class prim_class_X_AND16{
	//Verilog Parameters:
	int LOC;
	//Verilog Ports in definition order:
	NetFlow* O; // OUTPUT
	NetFlow* I0; // INPUT
	NetFlow* I1; // INPUT
	NetFlow* I2; // INPUT
	NetFlow* I3; // INPUT
	NetFlow* I4; // INPUT
	NetFlow* I5; // INPUT
	NetFlow* I6; // INPUT
	NetFlow* I7; // INPUT
	NetFlow* I8; // INPUT
	NetFlow* I9; // INPUT
	NetFlow* I10; // INPUT
	NetFlow* I11; // INPUT
	NetFlow* I12; // INPUT
	NetFlow* I13; // INPUT
	NetFlow* I14; // INPUT
	NetFlow* I15; // INPUT
	
	prim_class_X_AND16(
		//Verilog Parameters:
		int LOC, // Default: "UNPLACED"
		//Verilog Ports in definition order:
		NetFlow* O, // OUTPUT
		NetFlow* I0, // INPUT
		NetFlow* I1, // INPUT
		NetFlow* I2, // INPUT
		NetFlow* I3, // INPUT
		NetFlow* I4, // INPUT
		NetFlow* I5, // INPUT
		NetFlow* I6, // INPUT
		NetFlow* I7, // INPUT
		NetFlow* I8, // INPUT
		NetFlow* I9, // INPUT
		NetFlow* I10, // INPUT
		NetFlow* I11, // INPUT
		NetFlow* I12, // INPUT
		NetFlow* I13, // INPUT
		NetFlow* I14, // INPUT
		NetFlow* I15 // INPUT
		){
	
	// Assign parameters and ports: 
	//Verilog Parameters:
		this->LOC = LOC; // Default: "UNPLACED"
	//Verilog Ports in definition order:
		this->O = O; // OUTPUT
		this->I0 = I0; // INPUT
		this->I1 = I1; // INPUT
		this->I2 = I2; // INPUT
		this->I3 = I3; // INPUT
		this->I4 = I4; // INPUT
		this->I5 = I5; // INPUT
		this->I6 = I6; // INPUT
		this->I7 = I7; // INPUT
		this->I8 = I8; // INPUT
		this->I9 = I9; // INPUT
		this->I10 = I10; // INPUT
		this->I11 = I11; // INPUT
		this->I12 = I12; // INPUT
		this->I13 = I13; // INPUT
		this->I14 = I14; // INPUT
		this->I15 = I15; // INPUT
	
		register_wait_on_event_nets();
	
	}
	
	void register_wait_on_event_nets(){
	// TODO
	}
	void calculate(int time){
	// TODO
	}
};


class prim_class_X_AND3{
	//Verilog Parameters:
	int LOC;
	//Verilog Ports in definition order:
	NetFlow* O; // OUTPUT
	NetFlow* I0; // INPUT
	NetFlow* I1; // INPUT
	NetFlow* I2; // INPUT
	
	prim_class_X_AND3(
		//Verilog Parameters:
		int LOC, // Default: "UNPLACED"
		//Verilog Ports in definition order:
		NetFlow* O, // OUTPUT
		NetFlow* I0, // INPUT
		NetFlow* I1, // INPUT
		NetFlow* I2 // INPUT
		){
	
	// Assign parameters and ports: 
	//Verilog Parameters:
		this->LOC = LOC; // Default: "UNPLACED"
	//Verilog Ports in definition order:
		this->O = O; // OUTPUT
		this->I0 = I0; // INPUT
		this->I1 = I1; // INPUT
		this->I2 = I2; // INPUT
	
		register_wait_on_event_nets();
	
	}
	
	void register_wait_on_event_nets(){
	// TODO
	}
	void calculate(int time){
	// TODO
	}
};


class prim_class_X_AND2B1L{
	//Verilog Parameters:
	int LOC;
	//Verilog Ports in definition order:
	NetFlow* O; // OUTPUT
	NetFlow* SRI; // INPUT
	NetFlow* DI; // INPUT
	
	prim_class_X_AND2B1L(
		//Verilog Parameters:
		int LOC, // Default: "UNPLACED"
		//Verilog Ports in definition order:
		NetFlow* O, // OUTPUT
		NetFlow* SRI, // INPUT
		NetFlow* DI // INPUT
		){
	
	// Assign parameters and ports: 
	//Verilog Parameters:
		this->LOC = LOC; // Default: "UNPLACED"
	//Verilog Ports in definition order:
		this->O = O; // OUTPUT
		this->SRI = SRI; // INPUT
		this->DI = DI; // INPUT
	
		register_wait_on_event_nets();
	
	}
	
	void register_wait_on_event_nets(){
	// TODO
	}
	void calculate(int time){
	// TODO
	}
};


class prim_class_X_AND32{
	//Verilog Parameters:
	int LOC;
	//Verilog Ports in definition order:
	NetFlow* O; // OUTPUT
	NetFlow* I0; // INPUT
	NetFlow* I1; // INPUT
	NetFlow* I2; // INPUT
	NetFlow* I3; // INPUT
	NetFlow* I4; // INPUT
	NetFlow* I5; // INPUT
	NetFlow* I6; // INPUT
	NetFlow* I7; // INPUT
	NetFlow* I8; // INPUT
	NetFlow* I9; // INPUT
	NetFlow* I10; // INPUT
	NetFlow* I11; // INPUT
	NetFlow* I12; // INPUT
	NetFlow* I13; // INPUT
	NetFlow* I14; // INPUT
	NetFlow* I15; // INPUT
	NetFlow* I16; // INPUT
	NetFlow* I17; // INPUT
	NetFlow* I18; // INPUT
	NetFlow* I19; // INPUT
	NetFlow* I20; // INPUT
	NetFlow* I21; // INPUT
	NetFlow* I22; // INPUT
	NetFlow* I23; // INPUT
	NetFlow* I24; // INPUT
	NetFlow* I25; // INPUT
	NetFlow* I26; // INPUT
	NetFlow* I27; // INPUT
	NetFlow* I28; // INPUT
	NetFlow* I29; // INPUT
	NetFlow* I30; // INPUT
	NetFlow* I31; // INPUT
	
	prim_class_X_AND32(
		//Verilog Parameters:
		int LOC, // Default: "UNPLACED"
		//Verilog Ports in definition order:
		NetFlow* O, // OUTPUT
		NetFlow* I0, // INPUT
		NetFlow* I1, // INPUT
		NetFlow* I2, // INPUT
		NetFlow* I3, // INPUT
		NetFlow* I4, // INPUT
		NetFlow* I5, // INPUT
		NetFlow* I6, // INPUT
		NetFlow* I7, // INPUT
		NetFlow* I8, // INPUT
		NetFlow* I9, // INPUT
		NetFlow* I10, // INPUT
		NetFlow* I11, // INPUT
		NetFlow* I12, // INPUT
		NetFlow* I13, // INPUT
		NetFlow* I14, // INPUT
		NetFlow* I15, // INPUT
		NetFlow* I16, // INPUT
		NetFlow* I17, // INPUT
		NetFlow* I18, // INPUT
		NetFlow* I19, // INPUT
		NetFlow* I20, // INPUT
		NetFlow* I21, // INPUT
		NetFlow* I22, // INPUT
		NetFlow* I23, // INPUT
		NetFlow* I24, // INPUT
		NetFlow* I25, // INPUT
		NetFlow* I26, // INPUT
		NetFlow* I27, // INPUT
		NetFlow* I28, // INPUT
		NetFlow* I29, // INPUT
		NetFlow* I30, // INPUT
		NetFlow* I31 // INPUT
		){
	
	// Assign parameters and ports: 
	//Verilog Parameters:
		this->LOC = LOC; // Default: "UNPLACED"
	//Verilog Ports in definition order:
		this->O = O; // OUTPUT
		this->I0 = I0; // INPUT
		this->I1 = I1; // INPUT
		this->I2 = I2; // INPUT
		this->I3 = I3; // INPUT
		this->I4 = I4; // INPUT
		this->I5 = I5; // INPUT
		this->I6 = I6; // INPUT
		this->I7 = I7; // INPUT
		this->I8 = I8; // INPUT
		this->I9 = I9; // INPUT
		this->I10 = I10; // INPUT
		this->I11 = I11; // INPUT
		this->I12 = I12; // INPUT
		this->I13 = I13; // INPUT
		this->I14 = I14; // INPUT
		this->I15 = I15; // INPUT
		this->I16 = I16; // INPUT
		this->I17 = I17; // INPUT
		this->I18 = I18; // INPUT
		this->I19 = I19; // INPUT
		this->I20 = I20; // INPUT
		this->I21 = I21; // INPUT
		this->I22 = I22; // INPUT
		this->I23 = I23; // INPUT
		this->I24 = I24; // INPUT
		this->I25 = I25; // INPUT
		this->I26 = I26; // INPUT
		this->I27 = I27; // INPUT
		this->I28 = I28; // INPUT
		this->I29 = I29; // INPUT
		this->I30 = I30; // INPUT
		this->I31 = I31; // INPUT
	
		register_wait_on_event_nets();
	
	}
	
	void register_wait_on_event_nets(){
	// TODO
	}
	void calculate(int time){
	// TODO
	}
};


class prim_class_X_AND4{
	//Verilog Parameters:
	int LOC;
	//Verilog Ports in definition order:
	NetFlow* O; // OUTPUT
	NetFlow* I0; // INPUT
	NetFlow* I1; // INPUT
	NetFlow* I2; // INPUT
	NetFlow* I3; // INPUT
	
	prim_class_X_AND4(
		//Verilog Parameters:
		int LOC, // Default: "UNPLACED"
		//Verilog Ports in definition order:
		NetFlow* O, // OUTPUT
		NetFlow* I0, // INPUT
		NetFlow* I1, // INPUT
		NetFlow* I2, // INPUT
		NetFlow* I3 // INPUT
		){
	
	// Assign parameters and ports: 
	//Verilog Parameters:
		this->LOC = LOC; // Default: "UNPLACED"
	//Verilog Ports in definition order:
		this->O = O; // OUTPUT
		this->I0 = I0; // INPUT
		this->I1 = I1; // INPUT
		this->I2 = I2; // INPUT
		this->I3 = I3; // INPUT
	
		register_wait_on_event_nets();
	
	}
	
	void register_wait_on_event_nets(){
	// TODO
	}
	void calculate(int time){
	// TODO
	}
};


class prim_class_X_AND5{
	//Verilog Parameters:
	int LOC;
	//Verilog Ports in definition order:
	NetFlow* O; // OUTPUT
	NetFlow* I0; // INPUT
	NetFlow* I1; // INPUT
	NetFlow* I2; // INPUT
	NetFlow* I3; // INPUT
	NetFlow* I4; // INPUT
	
	prim_class_X_AND5(
		//Verilog Parameters:
		int LOC, // Default: "UNPLACED"
		//Verilog Ports in definition order:
		NetFlow* O, // OUTPUT
		NetFlow* I0, // INPUT
		NetFlow* I1, // INPUT
		NetFlow* I2, // INPUT
		NetFlow* I3, // INPUT
		NetFlow* I4 // INPUT
		){
	
	// Assign parameters and ports: 
	//Verilog Parameters:
		this->LOC = LOC; // Default: "UNPLACED"
	//Verilog Ports in definition order:
		this->O = O; // OUTPUT
		this->I0 = I0; // INPUT
		this->I1 = I1; // INPUT
		this->I2 = I2; // INPUT
		this->I3 = I3; // INPUT
		this->I4 = I4; // INPUT
	
		register_wait_on_event_nets();
	
	}
	
	void register_wait_on_event_nets(){
	// TODO
	}
	void calculate(int time){
	// TODO
	}
};


class prim_class_X_AND6{
	//Verilog Parameters:
	int LOC;
	//Verilog Ports in definition order:
	NetFlow* O; // OUTPUT
	NetFlow* I0; // INPUT
	NetFlow* I1; // INPUT
	NetFlow* I2; // INPUT
	NetFlow* I3; // INPUT
	NetFlow* I4; // INPUT
	NetFlow* I5; // INPUT
	
	prim_class_X_AND6(
		//Verilog Parameters:
		int LOC, // Default: "UNPLACED"
		//Verilog Ports in definition order:
		NetFlow* O, // OUTPUT
		NetFlow* I0, // INPUT
		NetFlow* I1, // INPUT
		NetFlow* I2, // INPUT
		NetFlow* I3, // INPUT
		NetFlow* I4, // INPUT
		NetFlow* I5 // INPUT
		){
	
	// Assign parameters and ports: 
	//Verilog Parameters:
		this->LOC = LOC; // Default: "UNPLACED"
	//Verilog Ports in definition order:
		this->O = O; // OUTPUT
		this->I0 = I0; // INPUT
		this->I1 = I1; // INPUT
		this->I2 = I2; // INPUT
		this->I3 = I3; // INPUT
		this->I4 = I4; // INPUT
		this->I5 = I5; // INPUT
	
		register_wait_on_event_nets();
	
	}
	
	void register_wait_on_event_nets(){
	// TODO
	}
	void calculate(int time){
	// TODO
	}
};


class prim_class_X_AND7{
	//Verilog Parameters:
	int LOC;
	//Verilog Ports in definition order:
	NetFlow* O; // OUTPUT
	NetFlow* I0; // INPUT
	NetFlow* I1; // INPUT
	NetFlow* I2; // INPUT
	NetFlow* I3; // INPUT
	NetFlow* I4; // INPUT
	NetFlow* I5; // INPUT
	NetFlow* I6; // INPUT
	
	prim_class_X_AND7(
		//Verilog Parameters:
		int LOC, // Default: "UNPLACED"
		//Verilog Ports in definition order:
		NetFlow* O, // OUTPUT
		NetFlow* I0, // INPUT
		NetFlow* I1, // INPUT
		NetFlow* I2, // INPUT
		NetFlow* I3, // INPUT
		NetFlow* I4, // INPUT
		NetFlow* I5, // INPUT
		NetFlow* I6 // INPUT
		){
	
	// Assign parameters and ports: 
	//Verilog Parameters:
		this->LOC = LOC; // Default: "UNPLACED"
	//Verilog Ports in definition order:
		this->O = O; // OUTPUT
		this->I0 = I0; // INPUT
		this->I1 = I1; // INPUT
		this->I2 = I2; // INPUT
		this->I3 = I3; // INPUT
		this->I4 = I4; // INPUT
		this->I5 = I5; // INPUT
		this->I6 = I6; // INPUT
	
		register_wait_on_event_nets();
	
	}
	
	void register_wait_on_event_nets(){
	// TODO
	}
	void calculate(int time){
	// TODO
	}
};


class prim_class_X_AND9{
	//Verilog Parameters:
	int LOC;
	//Verilog Ports in definition order:
	NetFlow* O; // OUTPUT
	NetFlow* I0; // INPUT
	NetFlow* I1; // INPUT
	NetFlow* I2; // INPUT
	NetFlow* I3; // INPUT
	NetFlow* I4; // INPUT
	NetFlow* I5; // INPUT
	NetFlow* I6; // INPUT
	NetFlow* I7; // INPUT
	NetFlow* I8; // INPUT
	
	prim_class_X_AND9(
		//Verilog Parameters:
		int LOC, // Default: "UNPLACED"
		//Verilog Ports in definition order:
		NetFlow* O, // OUTPUT
		NetFlow* I0, // INPUT
		NetFlow* I1, // INPUT
		NetFlow* I2, // INPUT
		NetFlow* I3, // INPUT
		NetFlow* I4, // INPUT
		NetFlow* I5, // INPUT
		NetFlow* I6, // INPUT
		NetFlow* I7, // INPUT
		NetFlow* I8 // INPUT
		){
	
	// Assign parameters and ports: 
	//Verilog Parameters:
		this->LOC = LOC; // Default: "UNPLACED"
	//Verilog Ports in definition order:
		this->O = O; // OUTPUT
		this->I0 = I0; // INPUT
		this->I1 = I1; // INPUT
		this->I2 = I2; // INPUT
		this->I3 = I3; // INPUT
		this->I4 = I4; // INPUT
		this->I5 = I5; // INPUT
		this->I6 = I6; // INPUT
		this->I7 = I7; // INPUT
		this->I8 = I8; // INPUT
	
		register_wait_on_event_nets();
	
	}
	
	void register_wait_on_event_nets(){
	// TODO
	}
	void calculate(int time){
	// TODO
	}
};


class prim_class_X_AND2{
	//Verilog Parameters:
	int LOC;
	//Verilog Ports in definition order:
	NetFlow* O; // OUTPUT
	NetFlow* I0; // INPUT
	NetFlow* I1; // INPUT
	
	prim_class_X_AND2(
		//Verilog Parameters:
		int LOC, // Default: "UNPLACED"
		//Verilog Ports in definition order:
		NetFlow* O, // OUTPUT
		NetFlow* I0, // INPUT
		NetFlow* I1 // INPUT
		){
	
	// Assign parameters and ports: 
	//Verilog Parameters:
		this->LOC = LOC; // Default: "UNPLACED"
	//Verilog Ports in definition order:
		this->O = O; // OUTPUT
		this->I0 = I0; // INPUT
		this->I1 = I1; // INPUT
	
		register_wait_on_event_nets();
	
	}
	
	void register_wait_on_event_nets(){
	// TODO
	}
	void calculate(int time){
	// TODO
	}
};


class prim_class_X_AUTOBUF{
	//Verilog Parameters:
	int BUFFER_TYPE;
	int LOC;
	//Verilog Ports in definition order:
	NetFlow* O; // OUTPUT
	NetFlow* I; // INPUT
	
	prim_class_X_AUTOBUF(
		//Verilog Parameters:
		int BUFFER_TYPE, // Default: "AUTO"
		int LOC, // Default: "UNPLACED"
		//Verilog Ports in definition order:
		NetFlow* O, // OUTPUT
		NetFlow* I // INPUT
		){
	
	// Assign parameters and ports: 
	//Verilog Parameters:
		this->BUFFER_TYPE = BUFFER_TYPE; // Default: "AUTO"
		this->LOC = LOC; // Default: "UNPLACED"
	//Verilog Ports in definition order:
		this->O = O; // OUTPUT
		this->I = I; // INPUT
	
		register_wait_on_event_nets();
	
	}
	
	void register_wait_on_event_nets(){
	// TODO
	}
	void calculate(int time){
	// TODO
	}
};


class prim_class_X_BPAD{
	//Verilog Parameters:
	int LOC;
	//Verilog Ports in definition order:
	NetFlow* PAD; // INOUT
	
	prim_class_X_BPAD(
		//Verilog Parameters:
		int LOC, // Default: "UNPLACED"
		//Verilog Ports in definition order:
		NetFlow* PAD // INOUT
		){
	
	// Assign parameters and ports: 
	//Verilog Parameters:
		this->LOC = LOC; // Default: "UNPLACED"
	//Verilog Ports in definition order:
		this->PAD = PAD; // INOUT
	
		register_wait_on_event_nets();
	
	}
	
	void register_wait_on_event_nets(){
	// TODO
	}
	void calculate(int time){
	// TODO
	}
};


class prim_class_X_AND8{
	//Verilog Parameters:
	int LOC;
	//Verilog Ports in definition order:
	NetFlow* O; // OUTPUT
	NetFlow* I0; // INPUT
	NetFlow* I1; // INPUT
	NetFlow* I2; // INPUT
	NetFlow* I3; // INPUT
	NetFlow* I4; // INPUT
	NetFlow* I5; // INPUT
	NetFlow* I6; // INPUT
	NetFlow* I7; // INPUT
	
	prim_class_X_AND8(
		//Verilog Parameters:
		int LOC, // Default: "UNPLACED"
		//Verilog Ports in definition order:
		NetFlow* O, // OUTPUT
		NetFlow* I0, // INPUT
		NetFlow* I1, // INPUT
		NetFlow* I2, // INPUT
		NetFlow* I3, // INPUT
		NetFlow* I4, // INPUT
		NetFlow* I5, // INPUT
		NetFlow* I6, // INPUT
		NetFlow* I7 // INPUT
		){
	
	// Assign parameters and ports: 
	//Verilog Parameters:
		this->LOC = LOC; // Default: "UNPLACED"
	//Verilog Ports in definition order:
		this->O = O; // OUTPUT
		this->I0 = I0; // INPUT
		this->I1 = I1; // INPUT
		this->I2 = I2; // INPUT
		this->I3 = I3; // INPUT
		this->I4 = I4; // INPUT
		this->I5 = I5; // INPUT
		this->I6 = I6; // INPUT
		this->I7 = I7; // INPUT
	
		register_wait_on_event_nets();
	
	}
	
	void register_wait_on_event_nets(){
	// TODO
	}
	void calculate(int time){
	// TODO
	}
};


class prim_class_X_BSCAN_FPGACORE{
	//Verilog Parameters:
	int LOC;
	//Verilog Ports in definition order:
	NetFlow* CAPTURE; // OUTPUT
	NetFlow* DRCK1; // OUTPUT
	NetFlow* DRCK2; // OUTPUT
	NetFlow* RESET; // OUTPUT
	NetFlow* SEL1; // OUTPUT
	NetFlow* SEL2; // OUTPUT
	NetFlow* SHIFT; // OUTPUT
	NetFlow* TDI; // OUTPUT
	NetFlow* UPDATE; // OUTPUT
	NetFlow* TDO1; // INPUT
	NetFlow* TDO2; // INPUT
	
	prim_class_X_BSCAN_FPGACORE(
		//Verilog Parameters:
		int LOC, // Default: "UNPLACED"
		//Verilog Ports in definition order:
		NetFlow* CAPTURE, // OUTPUT
		NetFlow* DRCK1, // OUTPUT
		NetFlow* DRCK2, // OUTPUT
		NetFlow* RESET, // OUTPUT
		NetFlow* SEL1, // OUTPUT
		NetFlow* SEL2, // OUTPUT
		NetFlow* SHIFT, // OUTPUT
		NetFlow* TDI, // OUTPUT
		NetFlow* UPDATE, // OUTPUT
		NetFlow* TDO1, // INPUT
		NetFlow* TDO2 // INPUT
		){
	
	// Assign parameters and ports: 
	//Verilog Parameters:
		this->LOC = LOC; // Default: "UNPLACED"
	//Verilog Ports in definition order:
		this->CAPTURE = CAPTURE; // OUTPUT
		this->DRCK1 = DRCK1; // OUTPUT
		this->DRCK2 = DRCK2; // OUTPUT
		this->RESET = RESET; // OUTPUT
		this->SEL1 = SEL1; // OUTPUT
		this->SEL2 = SEL2; // OUTPUT
		this->SHIFT = SHIFT; // OUTPUT
		this->TDI = TDI; // OUTPUT
		this->UPDATE = UPDATE; // OUTPUT
		this->TDO1 = TDO1; // INPUT
		this->TDO2 = TDO2; // INPUT
	
		register_wait_on_event_nets();
	
	}
	
	void register_wait_on_event_nets(){
	// TODO
	}
	void calculate(int time){
	// TODO
	}
};


class prim_class_X_BSCAN_SPARTAN3{
	//Verilog Parameters:
	int LOC;
	//Verilog Ports in definition order:
	NetFlow* CAPTURE; // OUTPUT
	NetFlow* DRCK1; // OUTPUT
	NetFlow* DRCK2; // OUTPUT
	NetFlow* RESET; // OUTPUT
	NetFlow* SEL1; // OUTPUT
	NetFlow* SEL2; // OUTPUT
	NetFlow* SHIFT; // OUTPUT
	NetFlow* TDI; // OUTPUT
	NetFlow* UPDATE; // OUTPUT
	NetFlow* TDO1; // INPUT
	NetFlow* TDO2; // INPUT
	
	prim_class_X_BSCAN_SPARTAN3(
		//Verilog Parameters:
		int LOC, // Default: "UNPLACED"
		//Verilog Ports in definition order:
		NetFlow* CAPTURE, // OUTPUT
		NetFlow* DRCK1, // OUTPUT
		NetFlow* DRCK2, // OUTPUT
		NetFlow* RESET, // OUTPUT
		NetFlow* SEL1, // OUTPUT
		NetFlow* SEL2, // OUTPUT
		NetFlow* SHIFT, // OUTPUT
		NetFlow* TDI, // OUTPUT
		NetFlow* UPDATE, // OUTPUT
		NetFlow* TDO1, // INPUT
		NetFlow* TDO2 // INPUT
		){
	
	// Assign parameters and ports: 
	//Verilog Parameters:
		this->LOC = LOC; // Default: "UNPLACED"
	//Verilog Ports in definition order:
		this->CAPTURE = CAPTURE; // OUTPUT
		this->DRCK1 = DRCK1; // OUTPUT
		this->DRCK2 = DRCK2; // OUTPUT
		this->RESET = RESET; // OUTPUT
		this->SEL1 = SEL1; // OUTPUT
		this->SEL2 = SEL2; // OUTPUT
		this->SHIFT = SHIFT; // OUTPUT
		this->TDI = TDI; // OUTPUT
		this->UPDATE = UPDATE; // OUTPUT
		this->TDO1 = TDO1; // INPUT
		this->TDO2 = TDO2; // INPUT
	
		register_wait_on_event_nets();
	
	}
	
	void register_wait_on_event_nets(){
	// TODO
	}
	void calculate(int time){
	// TODO
	}
};


class prim_class_X_BSCAN_SPARTAN3A{
	//Verilog Parameters:
	int LOC;
	//Verilog Ports in definition order:
	NetFlow* CAPTURE; // OUTPUT
	NetFlow* DRCK1; // OUTPUT
	NetFlow* DRCK2; // OUTPUT
	NetFlow* RESET; // OUTPUT
	NetFlow* SEL1; // OUTPUT
	NetFlow* SEL2; // OUTPUT
	NetFlow* SHIFT; // OUTPUT
	NetFlow* TCK; // OUTPUT
	NetFlow* TDI; // OUTPUT
	NetFlow* TMS; // OUTPUT
	NetFlow* UPDATE; // OUTPUT
	NetFlow* TDO1; // INPUT
	NetFlow* TDO2; // INPUT
	
	prim_class_X_BSCAN_SPARTAN3A(
		//Verilog Parameters:
		int LOC, // Default: "UNPLACED"
		//Verilog Ports in definition order:
		NetFlow* CAPTURE, // OUTPUT
		NetFlow* DRCK1, // OUTPUT
		NetFlow* DRCK2, // OUTPUT
		NetFlow* RESET, // OUTPUT
		NetFlow* SEL1, // OUTPUT
		NetFlow* SEL2, // OUTPUT
		NetFlow* SHIFT, // OUTPUT
		NetFlow* TCK, // OUTPUT
		NetFlow* TDI, // OUTPUT
		NetFlow* TMS, // OUTPUT
		NetFlow* UPDATE, // OUTPUT
		NetFlow* TDO1, // INPUT
		NetFlow* TDO2 // INPUT
		){
	
	// Assign parameters and ports: 
	//Verilog Parameters:
		this->LOC = LOC; // Default: "UNPLACED"
	//Verilog Ports in definition order:
		this->CAPTURE = CAPTURE; // OUTPUT
		this->DRCK1 = DRCK1; // OUTPUT
		this->DRCK2 = DRCK2; // OUTPUT
		this->RESET = RESET; // OUTPUT
		this->SEL1 = SEL1; // OUTPUT
		this->SEL2 = SEL2; // OUTPUT
		this->SHIFT = SHIFT; // OUTPUT
		this->TCK = TCK; // OUTPUT
		this->TDI = TDI; // OUTPUT
		this->TMS = TMS; // OUTPUT
		this->UPDATE = UPDATE; // OUTPUT
		this->TDO1 = TDO1; // INPUT
		this->TDO2 = TDO2; // INPUT
	
		register_wait_on_event_nets();
	
	}
	
	void register_wait_on_event_nets(){
	// TODO
	}
	void calculate(int time){
	// TODO
	}
};


class prim_class_X_BSCANE2{
	//Verilog Parameters:
	int DISABLE_JTAG;
	int JTAG_CHAIN;
	int LOC;
	//Verilog Ports in definition order:
	NetFlow* CAPTURE; // OUTPUT
	NetFlow* DRCK; // OUTPUT
	NetFlow* RESET; // OUTPUT
	NetFlow* RUNTEST; // OUTPUT
	NetFlow* SEL; // OUTPUT
	NetFlow* SHIFT; // OUTPUT
	NetFlow* TCK; // OUTPUT
	NetFlow* TDI; // OUTPUT
	NetFlow* TMS; // OUTPUT
	NetFlow* UPDATE; // OUTPUT
	NetFlow* TDO; // INPUT
	
	prim_class_X_BSCANE2(
		//Verilog Parameters:
		int DISABLE_JTAG, // Default: "FALSE"
		int JTAG_CHAIN, // Default: 1
		int LOC, // Default: "UNPLACED"
		//Verilog Ports in definition order:
		NetFlow* CAPTURE, // OUTPUT
		NetFlow* DRCK, // OUTPUT
		NetFlow* RESET, // OUTPUT
		NetFlow* RUNTEST, // OUTPUT
		NetFlow* SEL, // OUTPUT
		NetFlow* SHIFT, // OUTPUT
		NetFlow* TCK, // OUTPUT
		NetFlow* TDI, // OUTPUT
		NetFlow* TMS, // OUTPUT
		NetFlow* UPDATE, // OUTPUT
		NetFlow* TDO // INPUT
		){
	
	// Assign parameters and ports: 
	//Verilog Parameters:
		this->DISABLE_JTAG = DISABLE_JTAG; // Default: "FALSE"
		this->JTAG_CHAIN = JTAG_CHAIN; // Default: 1
		this->LOC = LOC; // Default: "UNPLACED"
	//Verilog Ports in definition order:
		this->CAPTURE = CAPTURE; // OUTPUT
		this->DRCK = DRCK; // OUTPUT
		this->RESET = RESET; // OUTPUT
		this->RUNTEST = RUNTEST; // OUTPUT
		this->SEL = SEL; // OUTPUT
		this->SHIFT = SHIFT; // OUTPUT
		this->TCK = TCK; // OUTPUT
		this->TDI = TDI; // OUTPUT
		this->TMS = TMS; // OUTPUT
		this->UPDATE = UPDATE; // OUTPUT
		this->TDO = TDO; // INPUT
	
		register_wait_on_event_nets();
	
	}
	
	void register_wait_on_event_nets(){
	// TODO
	}
	void calculate(int time){
	// TODO
	}
};


class prim_class_X_BSCAN_SPARTAN6{
	//Verilog Parameters:
	int JTAG_CHAIN;
	int LOC;
	//Verilog Ports in definition order:
	NetFlow* CAPTURE; // OUTPUT
	NetFlow* DRCK; // OUTPUT
	NetFlow* RESET; // OUTPUT
	NetFlow* RUNTEST; // OUTPUT
	NetFlow* SEL; // OUTPUT
	NetFlow* SHIFT; // OUTPUT
	NetFlow* TCK; // OUTPUT
	NetFlow* TDI; // OUTPUT
	NetFlow* TMS; // OUTPUT
	NetFlow* UPDATE; // OUTPUT
	NetFlow* TDO; // INPUT
	
	prim_class_X_BSCAN_SPARTAN6(
		//Verilog Parameters:
		int JTAG_CHAIN, // Default: 1
		int LOC, // Default: "UNPLACED"
		//Verilog Ports in definition order:
		NetFlow* CAPTURE, // OUTPUT
		NetFlow* DRCK, // OUTPUT
		NetFlow* RESET, // OUTPUT
		NetFlow* RUNTEST, // OUTPUT
		NetFlow* SEL, // OUTPUT
		NetFlow* SHIFT, // OUTPUT
		NetFlow* TCK, // OUTPUT
		NetFlow* TDI, // OUTPUT
		NetFlow* TMS, // OUTPUT
		NetFlow* UPDATE, // OUTPUT
		NetFlow* TDO // INPUT
		){
	
	// Assign parameters and ports: 
	//Verilog Parameters:
		this->JTAG_CHAIN = JTAG_CHAIN; // Default: 1
		this->LOC = LOC; // Default: "UNPLACED"
	//Verilog Ports in definition order:
		this->CAPTURE = CAPTURE; // OUTPUT
		this->DRCK = DRCK; // OUTPUT
		this->RESET = RESET; // OUTPUT
		this->RUNTEST = RUNTEST; // OUTPUT
		this->SEL = SEL; // OUTPUT
		this->SHIFT = SHIFT; // OUTPUT
		this->TCK = TCK; // OUTPUT
		this->TDI = TDI; // OUTPUT
		this->TMS = TMS; // OUTPUT
		this->UPDATE = UPDATE; // OUTPUT
		this->TDO = TDO; // INPUT
	
		register_wait_on_event_nets();
	
	}
	
	void register_wait_on_event_nets(){
	// TODO
	}
	void calculate(int time){
	// TODO
	}
};


class prim_class_X_BSCAN_VIRTEX4{
	//Verilog Parameters:
	int JTAG_CHAIN;
	int LOC;
	//Verilog Ports in definition order:
	NetFlow* CAPTURE; // OUTPUT
	NetFlow* DRCK; // OUTPUT
	NetFlow* RESET; // OUTPUT
	NetFlow* SEL; // OUTPUT
	NetFlow* SHIFT; // OUTPUT
	NetFlow* TDI; // OUTPUT
	NetFlow* UPDATE; // OUTPUT
	NetFlow* TDO; // INPUT
	
	prim_class_X_BSCAN_VIRTEX4(
		//Verilog Parameters:
		int JTAG_CHAIN, // Default: 1
		int LOC, // Default: "UNPLACED"
		//Verilog Ports in definition order:
		NetFlow* CAPTURE, // OUTPUT
		NetFlow* DRCK, // OUTPUT
		NetFlow* RESET, // OUTPUT
		NetFlow* SEL, // OUTPUT
		NetFlow* SHIFT, // OUTPUT
		NetFlow* TDI, // OUTPUT
		NetFlow* UPDATE, // OUTPUT
		NetFlow* TDO // INPUT
		){
	
	// Assign parameters and ports: 
	//Verilog Parameters:
		this->JTAG_CHAIN = JTAG_CHAIN; // Default: 1
		this->LOC = LOC; // Default: "UNPLACED"
	//Verilog Ports in definition order:
		this->CAPTURE = CAPTURE; // OUTPUT
		this->DRCK = DRCK; // OUTPUT
		this->RESET = RESET; // OUTPUT
		this->SEL = SEL; // OUTPUT
		this->SHIFT = SHIFT; // OUTPUT
		this->TDI = TDI; // OUTPUT
		this->UPDATE = UPDATE; // OUTPUT
		this->TDO = TDO; // INPUT
	
		register_wait_on_event_nets();
	
	}
	
	void register_wait_on_event_nets(){
	// TODO
	}
	void calculate(int time){
	// TODO
	}
};


class prim_class_X_BSCAN_VIRTEX5{
	//Verilog Parameters:
	int JTAG_CHAIN;
	int LOC;
	//Verilog Ports in definition order:
	NetFlow* CAPTURE; // OUTPUT
	NetFlow* DRCK; // OUTPUT
	NetFlow* RESET; // OUTPUT
	NetFlow* SEL; // OUTPUT
	NetFlow* SHIFT; // OUTPUT
	NetFlow* TDI; // OUTPUT
	NetFlow* UPDATE; // OUTPUT
	NetFlow* TDO; // INPUT
	
	prim_class_X_BSCAN_VIRTEX5(
		//Verilog Parameters:
		int JTAG_CHAIN, // Default: 1
		int LOC, // Default: "UNPLACED"
		//Verilog Ports in definition order:
		NetFlow* CAPTURE, // OUTPUT
		NetFlow* DRCK, // OUTPUT
		NetFlow* RESET, // OUTPUT
		NetFlow* SEL, // OUTPUT
		NetFlow* SHIFT, // OUTPUT
		NetFlow* TDI, // OUTPUT
		NetFlow* UPDATE, // OUTPUT
		NetFlow* TDO // INPUT
		){
	
	// Assign parameters and ports: 
	//Verilog Parameters:
		this->JTAG_CHAIN = JTAG_CHAIN; // Default: 1
		this->LOC = LOC; // Default: "UNPLACED"
	//Verilog Ports in definition order:
		this->CAPTURE = CAPTURE; // OUTPUT
		this->DRCK = DRCK; // OUTPUT
		this->RESET = RESET; // OUTPUT
		this->SEL = SEL; // OUTPUT
		this->SHIFT = SHIFT; // OUTPUT
		this->TDI = TDI; // OUTPUT
		this->UPDATE = UPDATE; // OUTPUT
		this->TDO = TDO; // INPUT
	
		register_wait_on_event_nets();
	
	}
	
	void register_wait_on_event_nets(){
	// TODO
	}
	void calculate(int time){
	// TODO
	}
};


class prim_class_X_BUF{
	//Verilog Parameters:
	int LOC;
	//Verilog Ports in definition order:
	NetFlow* O; // OUTPUT
	NetFlow* I; // INPUT
	
	prim_class_X_BUF(
		//Verilog Parameters:
		int LOC, // Default: "UNPLACED"
		//Verilog Ports in definition order:
		NetFlow* O, // OUTPUT
		NetFlow* I // INPUT
		){
	
	// Assign parameters and ports: 
	//Verilog Parameters:
		this->LOC = LOC; // Default: "UNPLACED"
	//Verilog Ports in definition order:
		this->O = O; // OUTPUT
		this->I = I; // INPUT
	
		register_wait_on_event_nets();
	
	}
	
	void register_wait_on_event_nets(){
	// TODO
	}
	void calculate(int time){
	// TODO
	}
};


class prim_class_X_BSCAN_VIRTEX6{
	//Verilog Parameters:
	int DISABLE_JTAG;
	int JTAG_CHAIN;
	int LOC;
	//Verilog Ports in definition order:
	NetFlow* CAPTURE; // OUTPUT
	NetFlow* DRCK; // OUTPUT
	NetFlow* RESET; // OUTPUT
	NetFlow* RUNTEST; // OUTPUT
	NetFlow* SEL; // OUTPUT
	NetFlow* SHIFT; // OUTPUT
	NetFlow* TCK; // OUTPUT
	NetFlow* TDI; // OUTPUT
	NetFlow* TMS; // OUTPUT
	NetFlow* UPDATE; // OUTPUT
	NetFlow* TDO; // INPUT
	
	prim_class_X_BSCAN_VIRTEX6(
		//Verilog Parameters:
		int DISABLE_JTAG, // Default: "FALSE"
		int JTAG_CHAIN, // Default: 1
		int LOC, // Default: "UNPLACED"
		//Verilog Ports in definition order:
		NetFlow* CAPTURE, // OUTPUT
		NetFlow* DRCK, // OUTPUT
		NetFlow* RESET, // OUTPUT
		NetFlow* RUNTEST, // OUTPUT
		NetFlow* SEL, // OUTPUT
		NetFlow* SHIFT, // OUTPUT
		NetFlow* TCK, // OUTPUT
		NetFlow* TDI, // OUTPUT
		NetFlow* TMS, // OUTPUT
		NetFlow* UPDATE, // OUTPUT
		NetFlow* TDO // INPUT
		){
	
	// Assign parameters and ports: 
	//Verilog Parameters:
		this->DISABLE_JTAG = DISABLE_JTAG; // Default: "FALSE"
		this->JTAG_CHAIN = JTAG_CHAIN; // Default: 1
		this->LOC = LOC; // Default: "UNPLACED"
	//Verilog Ports in definition order:
		this->CAPTURE = CAPTURE; // OUTPUT
		this->DRCK = DRCK; // OUTPUT
		this->RESET = RESET; // OUTPUT
		this->RUNTEST = RUNTEST; // OUTPUT
		this->SEL = SEL; // OUTPUT
		this->SHIFT = SHIFT; // OUTPUT
		this->TCK = TCK; // OUTPUT
		this->TDI = TDI; // OUTPUT
		this->TMS = TMS; // OUTPUT
		this->UPDATE = UPDATE; // OUTPUT
		this->TDO = TDO; // INPUT
	
		register_wait_on_event_nets();
	
	}
	
	void register_wait_on_event_nets(){
	// TODO
	}
	void calculate(int time){
	// TODO
	}
};


class prim_class_X_BUFGMUX{
	//Verilog Parameters:
	int CLK_SEL_TYPE;
	int LOC;
	//Verilog Ports in definition order:
	NetFlow* O; // OUTPUT
	NetFlow* I0; // INPUT
	NetFlow* I1; // INPUT
	NetFlow* S; // INPUT
	
	prim_class_X_BUFGMUX(
		//Verilog Parameters:
		int CLK_SEL_TYPE, // Default: "SYNC"
		int LOC, // Default: "UNPLACED"
		//Verilog Ports in definition order:
		NetFlow* O, // OUTPUT
		NetFlow* I0, // INPUT
		NetFlow* I1, // INPUT
		NetFlow* S // INPUT
		){
	
	// Assign parameters and ports: 
	//Verilog Parameters:
		this->CLK_SEL_TYPE = CLK_SEL_TYPE; // Default: "SYNC"
		this->LOC = LOC; // Default: "UNPLACED"
	//Verilog Ports in definition order:
		this->O = O; // OUTPUT
		this->I0 = I0; // INPUT
		this->I1 = I1; // INPUT
		this->S = S; // INPUT
	
		register_wait_on_event_nets();
	
	}
	
	void register_wait_on_event_nets(){
	// TODO
	}
	void calculate(int time){
	// TODO
	}
};


class prim_class_X_BUFGMUX_1{
	//Verilog Parameters:
	int CLK_SEL_TYPE;
	int LOC;
	//Verilog Ports in definition order:
	NetFlow* O; // OUTPUT
	NetFlow* I0; // INPUT
	NetFlow* I1; // INPUT
	NetFlow* S; // INPUT
	
	prim_class_X_BUFGMUX_1(
		//Verilog Parameters:
		int CLK_SEL_TYPE, // Default: "SYNC"
		int LOC, // Default: "UNPLACED"
		//Verilog Ports in definition order:
		NetFlow* O, // OUTPUT
		NetFlow* I0, // INPUT
		NetFlow* I1, // INPUT
		NetFlow* S // INPUT
		){
	
	// Assign parameters and ports: 
	//Verilog Parameters:
		this->CLK_SEL_TYPE = CLK_SEL_TYPE; // Default: "SYNC"
		this->LOC = LOC; // Default: "UNPLACED"
	//Verilog Ports in definition order:
		this->O = O; // OUTPUT
		this->I0 = I0; // INPUT
		this->I1 = I1; // INPUT
		this->S = S; // INPUT
	
		register_wait_on_event_nets();
	
	}
	
	void register_wait_on_event_nets(){
	// TODO
	}
	void calculate(int time){
	// TODO
	}
};


class prim_class_X_BUFG_LB{
	//Verilog Parameters:
	int LOC;
	//Verilog Ports in definition order:
	NetFlow* CLKOUT; // OUTPUT
	NetFlow* CLKIN; // INPUT
	
	prim_class_X_BUFG_LB(
		//Verilog Parameters:
		int LOC, // Default: "UNPLACED"
		//Verilog Ports in definition order:
		NetFlow* CLKOUT, // OUTPUT
		NetFlow* CLKIN // INPUT
		){
	
	// Assign parameters and ports: 
	//Verilog Parameters:
		this->LOC = LOC; // Default: "UNPLACED"
	//Verilog Ports in definition order:
		this->CLKOUT = CLKOUT; // OUTPUT
		this->CLKIN = CLKIN; // INPUT
	
		register_wait_on_event_nets();
	
	}
	
	void register_wait_on_event_nets(){
	// TODO
	}
	void calculate(int time){
	// TODO
	}
};


class prim_class_X_BUFHCE{
	//Verilog Parameters:
	int CE_TYPE;
	int INIT_OUT;
	int LOC;
	//Verilog Ports in definition order:
	NetFlow* O; // OUTPUT
	NetFlow* CE; // INPUT
	NetFlow* I; // INPUT
	
	prim_class_X_BUFHCE(
		//Verilog Parameters:
		int CE_TYPE, // Default: "SYNC"
		int INIT_OUT, // Default: 0
		int LOC, // Default: "UNPLACED"
		//Verilog Ports in definition order:
		NetFlow* O, // OUTPUT
		NetFlow* CE, // INPUT
		NetFlow* I // INPUT
		){
	
	// Assign parameters and ports: 
	//Verilog Parameters:
		this->CE_TYPE = CE_TYPE; // Default: "SYNC"
		this->INIT_OUT = INIT_OUT; // Default: 0
		this->LOC = LOC; // Default: "UNPLACED"
	//Verilog Ports in definition order:
		this->O = O; // OUTPUT
		this->CE = CE; // INPUT
		this->I = I; // INPUT
	
		register_wait_on_event_nets();
	
	}
	
	void register_wait_on_event_nets(){
	// TODO
	}
	void calculate(int time){
	// TODO
	}
};


class prim_class_X_BUFIO2{
	//Verilog Parameters:
	int DIVIDE_BYPASS;
	int DIVIDE;
	int I_INVERT;
	int USE_DOUBLER;
	int LOC;
	//Verilog Ports in definition order:
	NetFlow* DIVCLK; // OUTPUT
	NetFlow* IOCLK; // OUTPUT
	NetFlow* SERDESSTROBE; // OUTPUT
	NetFlow* I; // INPUT
	
	prim_class_X_BUFIO2(
		//Verilog Parameters:
		int DIVIDE_BYPASS, // Default: "TRUE"
		int DIVIDE, // Default: 1
		int I_INVERT, // Default: "FALSE"
		int USE_DOUBLER, // Default: "FALSE"
		int LOC, // Default: "UNPLACED"
		//Verilog Ports in definition order:
		NetFlow* DIVCLK, // OUTPUT
		NetFlow* IOCLK, // OUTPUT
		NetFlow* SERDESSTROBE, // OUTPUT
		NetFlow* I // INPUT
		){
	
	// Assign parameters and ports: 
	//Verilog Parameters:
		this->DIVIDE_BYPASS = DIVIDE_BYPASS; // Default: "TRUE"
		this->DIVIDE = DIVIDE; // Default: 1
		this->I_INVERT = I_INVERT; // Default: "FALSE"
		this->USE_DOUBLER = USE_DOUBLER; // Default: "FALSE"
		this->LOC = LOC; // Default: "UNPLACED"
	//Verilog Ports in definition order:
		this->DIVCLK = DIVCLK; // OUTPUT
		this->IOCLK = IOCLK; // OUTPUT
		this->SERDESSTROBE = SERDESSTROBE; // OUTPUT
		this->I = I; // INPUT
	
		register_wait_on_event_nets();
	
	}
	
	void register_wait_on_event_nets(){
	// TODO
	}
	void calculate(int time){
	// TODO
	}
};


class prim_class_X_BUFIO2FB{
	//Verilog Parameters:
	int DIVIDE_BYPASS;
	int LOC;
	//Verilog Ports in definition order:
	NetFlow* O; // OUTPUT
	NetFlow* I; // INPUT
	
	prim_class_X_BUFIO2FB(
		//Verilog Parameters:
		int DIVIDE_BYPASS, // Default: "TRUE"
		int LOC, // Default: "UNPLACED"
		//Verilog Ports in definition order:
		NetFlow* O, // OUTPUT
		NetFlow* I // INPUT
		){
	
	// Assign parameters and ports: 
	//Verilog Parameters:
		this->DIVIDE_BYPASS = DIVIDE_BYPASS; // Default: "TRUE"
		this->LOC = LOC; // Default: "UNPLACED"
	//Verilog Ports in definition order:
		this->O = O; // OUTPUT
		this->I = I; // INPUT
	
		register_wait_on_event_nets();
	
	}
	
	void register_wait_on_event_nets(){
	// TODO
	}
	void calculate(int time){
	// TODO
	}
};


class prim_class_X_BUFIO2_2CLK{
	//Verilog Parameters:
	int DIVIDE;
	int I_INVERT;
	int LOC;
	//Verilog Ports in definition order:
	NetFlow* DIVCLK; // OUTPUT
	NetFlow* IOCLK; // OUTPUT
	NetFlow* SERDESSTROBE; // OUTPUT
	NetFlow* I; // INPUT
	NetFlow* IB; // INPUT
	
	prim_class_X_BUFIO2_2CLK(
		//Verilog Parameters:
		int DIVIDE, // Default: 3
		int I_INVERT, // Default: "FALSE"
		int LOC, // Default: "UNPLACED"
		//Verilog Ports in definition order:
		NetFlow* DIVCLK, // OUTPUT
		NetFlow* IOCLK, // OUTPUT
		NetFlow* SERDESSTROBE, // OUTPUT
		NetFlow* I, // INPUT
		NetFlow* IB // INPUT
		){
	
	// Assign parameters and ports: 
	//Verilog Parameters:
		this->DIVIDE = DIVIDE; // Default: 3
		this->I_INVERT = I_INVERT; // Default: "FALSE"
		this->LOC = LOC; // Default: "UNPLACED"
	//Verilog Ports in definition order:
		this->DIVCLK = DIVCLK; // OUTPUT
		this->IOCLK = IOCLK; // OUTPUT
		this->SERDESSTROBE = SERDESSTROBE; // OUTPUT
		this->I = I; // INPUT
		this->IB = IB; // INPUT
	
		register_wait_on_event_nets();
	
	}
	
	void register_wait_on_event_nets(){
	// TODO
	}
	void calculate(int time){
	// TODO
	}
};


class prim_class_X_BUFIODQS{
	//Verilog Parameters:
	int DQSMASK_ENABLE;
	int LOC;
	//Verilog Ports in definition order:
	NetFlow* O; // OUTPUT
	NetFlow* DQSMASK; // INPUT
	NetFlow* I; // INPUT
	
	prim_class_X_BUFIODQS(
		//Verilog Parameters:
		int DQSMASK_ENABLE, // Default: "FALSE"
		int LOC, // Default: "UNPLACED"
		//Verilog Ports in definition order:
		NetFlow* O, // OUTPUT
		NetFlow* DQSMASK, // INPUT
		NetFlow* I // INPUT
		){
	
	// Assign parameters and ports: 
	//Verilog Parameters:
		this->DQSMASK_ENABLE = DQSMASK_ENABLE; // Default: "FALSE"
		this->LOC = LOC; // Default: "UNPLACED"
	//Verilog Ports in definition order:
		this->O = O; // OUTPUT
		this->DQSMASK = DQSMASK; // INPUT
		this->I = I; // INPUT
	
		register_wait_on_event_nets();
	
	}
	
	void register_wait_on_event_nets(){
	// TODO
	}
	void calculate(int time){
	// TODO
	}
};


class prim_class_X_BUFMRCE{
	//Verilog Parameters:
	int LOC;
	int CE_TYPE;
	int INIT_OUT;
	//Verilog Ports in definition order:
	NetFlow* O; // OUTPUT
	NetFlow* CE; // INPUT
	NetFlow* I; // INPUT
	
	prim_class_X_BUFMRCE(
		//Verilog Parameters:
		int LOC, // Default: "UNPLACED"
		int CE_TYPE, // Default: "SYNC"
		int INIT_OUT, // Default: 0
		//Verilog Ports in definition order:
		NetFlow* O, // OUTPUT
		NetFlow* CE, // INPUT
		NetFlow* I // INPUT
		){
	
	// Assign parameters and ports: 
	//Verilog Parameters:
		this->LOC = LOC; // Default: "UNPLACED"
		this->CE_TYPE = CE_TYPE; // Default: "SYNC"
		this->INIT_OUT = INIT_OUT; // Default: 0
	//Verilog Ports in definition order:
		this->O = O; // OUTPUT
		this->CE = CE; // INPUT
		this->I = I; // INPUT
	
		register_wait_on_event_nets();
	
	}
	
	void register_wait_on_event_nets(){
	// TODO
	}
	void calculate(int time){
	// TODO
	}
};


class prim_class_X_BUFGCTRL{
	//Verilog Parameters:
	int INIT_OUT;
	int LOC;
	int PRESELECT_I0;
	int PRESELECT_I1;
	//Verilog Ports in definition order:
	NetFlow* O; // OUTPUT
	NetFlow* CE0; // INPUT
	NetFlow* CE1; // INPUT
	NetFlow* I0; // INPUT
	NetFlow* I1; // INPUT
	NetFlow* IGNORE0; // INPUT
	NetFlow* IGNORE1; // INPUT
	NetFlow* S0; // INPUT
	NetFlow* S1; // INPUT
	
	prim_class_X_BUFGCTRL(
		//Verilog Parameters:
		int INIT_OUT, // Default: 0
		int LOC, // Default: "UNPLACED"
		int PRESELECT_I0, // Default: "FALSE"
		int PRESELECT_I1, // Default: "FALSE"
		//Verilog Ports in definition order:
		NetFlow* O, // OUTPUT
		NetFlow* CE0, // INPUT
		NetFlow* CE1, // INPUT
		NetFlow* I0, // INPUT
		NetFlow* I1, // INPUT
		NetFlow* IGNORE0, // INPUT
		NetFlow* IGNORE1, // INPUT
		NetFlow* S0, // INPUT
		NetFlow* S1 // INPUT
		){
	
	// Assign parameters and ports: 
	//Verilog Parameters:
		this->INIT_OUT = INIT_OUT; // Default: 0
		this->LOC = LOC; // Default: "UNPLACED"
		this->PRESELECT_I0 = PRESELECT_I0; // Default: "FALSE"
		this->PRESELECT_I1 = PRESELECT_I1; // Default: "FALSE"
	//Verilog Ports in definition order:
		this->O = O; // OUTPUT
		this->CE0 = CE0; // INPUT
		this->CE1 = CE1; // INPUT
		this->I0 = I0; // INPUT
		this->I1 = I1; // INPUT
		this->IGNORE0 = IGNORE0; // INPUT
		this->IGNORE1 = IGNORE1; // INPUT
		this->S0 = S0; // INPUT
		this->S1 = S1; // INPUT
	
		register_wait_on_event_nets();
	
	}
	
	void register_wait_on_event_nets(){
	// TODO
	}
	void calculate(int time){
	// TODO
	}
};


class prim_class_X_BUFPLL{
	//Verilog Parameters:
	int DIVIDE;
	int ENABLE_SYNC;
	int LOC;
	//Verilog Ports in definition order:
	NetFlow* IOCLK; // OUTPUT
	NetFlow* LOCK; // OUTPUT
	NetFlow* SERDESSTROBE; // OUTPUT
	NetFlow* GCLK; // INPUT
	NetFlow* LOCKED; // INPUT
	NetFlow* PLLIN; // INPUT
	
	prim_class_X_BUFPLL(
		//Verilog Parameters:
		int DIVIDE, // Default: 1
		int ENABLE_SYNC, // Default: "TRUE"
		int LOC, // Default: "UNPLACED"
		//Verilog Ports in definition order:
		NetFlow* IOCLK, // OUTPUT
		NetFlow* LOCK, // OUTPUT
		NetFlow* SERDESSTROBE, // OUTPUT
		NetFlow* GCLK, // INPUT
		NetFlow* LOCKED, // INPUT
		NetFlow* PLLIN // INPUT
		){
	
	// Assign parameters and ports: 
	//Verilog Parameters:
		this->DIVIDE = DIVIDE; // Default: 1
		this->ENABLE_SYNC = ENABLE_SYNC; // Default: "TRUE"
		this->LOC = LOC; // Default: "UNPLACED"
	//Verilog Ports in definition order:
		this->IOCLK = IOCLK; // OUTPUT
		this->LOCK = LOCK; // OUTPUT
		this->SERDESSTROBE = SERDESSTROBE; // OUTPUT
		this->GCLK = GCLK; // INPUT
		this->LOCKED = LOCKED; // INPUT
		this->PLLIN = PLLIN; // INPUT
	
		register_wait_on_event_nets();
	
	}
	
	void register_wait_on_event_nets(){
	// TODO
	}
	void calculate(int time){
	// TODO
	}
};


class prim_class_X_BUFPLL_MCB{
	//Verilog Parameters:
	int DIVIDE;
	int LOCK_SRC;
	int LOC;
	//Verilog Ports in definition order:
	NetFlow* IOCLK0; // OUTPUT
	NetFlow* IOCLK1; // OUTPUT
	NetFlow* LOCK; // OUTPUT
	NetFlow* SERDESSTROBE0; // OUTPUT
	NetFlow* SERDESSTROBE1; // OUTPUT
	NetFlow* GCLK; // INPUT
	NetFlow* LOCKED; // INPUT
	NetFlow* PLLIN0; // INPUT
	NetFlow* PLLIN1; // INPUT
	
	prim_class_X_BUFPLL_MCB(
		//Verilog Parameters:
		int DIVIDE, // Default: 2
		int LOCK_SRC, // Default: "LOCK_TO_0"
		int LOC, // Default: "UNPLACED"
		//Verilog Ports in definition order:
		NetFlow* IOCLK0, // OUTPUT
		NetFlow* IOCLK1, // OUTPUT
		NetFlow* LOCK, // OUTPUT
		NetFlow* SERDESSTROBE0, // OUTPUT
		NetFlow* SERDESSTROBE1, // OUTPUT
		NetFlow* GCLK, // INPUT
		NetFlow* LOCKED, // INPUT
		NetFlow* PLLIN0, // INPUT
		NetFlow* PLLIN1 // INPUT
		){
	
	// Assign parameters and ports: 
	//Verilog Parameters:
		this->DIVIDE = DIVIDE; // Default: 2
		this->LOCK_SRC = LOCK_SRC; // Default: "LOCK_TO_0"
		this->LOC = LOC; // Default: "UNPLACED"
	//Verilog Ports in definition order:
		this->IOCLK0 = IOCLK0; // OUTPUT
		this->IOCLK1 = IOCLK1; // OUTPUT
		this->LOCK = LOCK; // OUTPUT
		this->SERDESSTROBE0 = SERDESSTROBE0; // OUTPUT
		this->SERDESSTROBE1 = SERDESSTROBE1; // OUTPUT
		this->GCLK = GCLK; // INPUT
		this->LOCKED = LOCKED; // INPUT
		this->PLLIN0 = PLLIN0; // INPUT
		this->PLLIN1 = PLLIN1; // INPUT
	
		register_wait_on_event_nets();
	
	}
	
	void register_wait_on_event_nets(){
	// TODO
	}
	void calculate(int time){
	// TODO
	}
};


class prim_class_X_CAPTUREE2{
	//Verilog Parameters:
	int LOC;
	int ONESHOT;
	//Verilog Ports in definition order:
	NetFlow* CAP; // INPUT
	NetFlow* CLK; // INPUT
	
	prim_class_X_CAPTUREE2(
		//Verilog Parameters:
		int LOC, // Default: "UNPLACED"
		int ONESHOT, // Default: "TRUE"
		//Verilog Ports in definition order:
		NetFlow* CAP, // INPUT
		NetFlow* CLK // INPUT
		){
	
	// Assign parameters and ports: 
	//Verilog Parameters:
		this->LOC = LOC; // Default: "UNPLACED"
		this->ONESHOT = ONESHOT; // Default: "TRUE"
	//Verilog Ports in definition order:
		this->CAP = CAP; // INPUT
		this->CLK = CLK; // INPUT
	
		register_wait_on_event_nets();
	
	}
	
	void register_wait_on_event_nets(){
	// TODO
	}
	void calculate(int time){
	// TODO
	}
};


class prim_class_X_CAPTURE_VIRTEX6{
	//Verilog Parameters:
	int LOC;
	int ONESHOT;
	//Verilog Ports in definition order:
	NetFlow* CAP; // INPUT
	NetFlow* CLK; // INPUT
	
	prim_class_X_CAPTURE_VIRTEX6(
		//Verilog Parameters:
		int LOC, // Default: "UNPLACED"
		int ONESHOT, // Default: "TRUE"
		//Verilog Ports in definition order:
		NetFlow* CAP, // INPUT
		NetFlow* CLK // INPUT
		){
	
	// Assign parameters and ports: 
	//Verilog Parameters:
		this->LOC = LOC; // Default: "UNPLACED"
		this->ONESHOT = ONESHOT; // Default: "TRUE"
	//Verilog Ports in definition order:
		this->CAP = CAP; // INPUT
		this->CLK = CLK; // INPUT
	
		register_wait_on_event_nets();
	
	}
	
	void register_wait_on_event_nets(){
	// TODO
	}
	void calculate(int time){
	// TODO
	}
};


class prim_class_X_CARRY4{
	//Verilog Parameters:
	int LOC;
	//Verilog Ports in definition order:
	NetFlow* CO; // OUTPUT
	NetFlow* O; // OUTPUT
	NetFlow* CI; // INPUT
	NetFlow* CYINIT; // INPUT
	NetFlow* DI; // INPUT
	NetFlow* S; // INPUT
	
	prim_class_X_CARRY4(
		//Verilog Parameters:
		int LOC, // Default: "UNPLACED"
		//Verilog Ports in definition order:
		NetFlow* CO, // OUTPUT
		NetFlow* O, // OUTPUT
		NetFlow* CI, // INPUT
		NetFlow* CYINIT, // INPUT
		NetFlow* DI, // INPUT
		NetFlow* S // INPUT
		){
	
	// Assign parameters and ports: 
	//Verilog Parameters:
		this->LOC = LOC; // Default: "UNPLACED"
	//Verilog Ports in definition order:
		this->CO = CO; // OUTPUT
		this->O = O; // OUTPUT
		this->CI = CI; // INPUT
		this->CYINIT = CYINIT; // INPUT
		this->DI = DI; // INPUT
		this->S = S; // INPUT
	
		register_wait_on_event_nets();
	
	}
	
	void register_wait_on_event_nets(){
	// TODO
	}
	void calculate(int time){
	// TODO
	}
};


class prim_class_X_CKBUF{
	//Verilog Parameters:
	int LOC;
	//Verilog Ports in definition order:
	NetFlow* O; // OUTPUT
	NetFlow* I; // INPUT
	
	prim_class_X_CKBUF(
		//Verilog Parameters:
		int LOC, // Default: "UNPLACED"
		//Verilog Ports in definition order:
		NetFlow* O, // OUTPUT
		NetFlow* I // INPUT
		){
	
	// Assign parameters and ports: 
	//Verilog Parameters:
		this->LOC = LOC; // Default: "UNPLACED"
	//Verilog Ports in definition order:
		this->O = O; // OUTPUT
		this->I = I; // INPUT
	
		register_wait_on_event_nets();
	
	}
	
	void register_wait_on_event_nets(){
	// TODO
	}
	void calculate(int time){
	// TODO
	}
};


class prim_class_X_BUFR{
	//Verilog Parameters:
	int BUFR_DIVIDE;
	int SIM_DEVICE;
	int LOC;
	//Verilog Ports in definition order:
	NetFlow* O; // OUTPUT
	NetFlow* CE; // INPUT
	NetFlow* CLR; // INPUT
	NetFlow* I; // INPUT
	
	prim_class_X_BUFR(
		//Verilog Parameters:
		int BUFR_DIVIDE, // Default: "BYPASS"
		int SIM_DEVICE, // Default: "VIRTEX4"
		int LOC, // Default: "UNPLACED"
		//Verilog Ports in definition order:
		NetFlow* O, // OUTPUT
		NetFlow* CE, // INPUT
		NetFlow* CLR, // INPUT
		NetFlow* I // INPUT
		){
	
	// Assign parameters and ports: 
	//Verilog Parameters:
		this->BUFR_DIVIDE = BUFR_DIVIDE; // Default: "BYPASS"
		this->SIM_DEVICE = SIM_DEVICE; // Default: "VIRTEX4"
		this->LOC = LOC; // Default: "UNPLACED"
	//Verilog Ports in definition order:
		this->O = O; // OUTPUT
		this->CE = CE; // INPUT
		this->CLR = CLR; // INPUT
		this->I = I; // INPUT
	
		register_wait_on_event_nets();
	
	}
	
	void register_wait_on_event_nets(){
	// TODO
	}
	void calculate(int time){
	// TODO
	}
};


class prim_class_X_CLKDLLE{
	//Verilog Parameters:
	int CLKDV_DIVIDE;
	int DUTY_CYCLE_CORRECTION;
	int FACTORY_JF;
	int MAXPERCLKIN;
	int SIM_CLKIN_CYCLE_JITTER;
	int SIM_CLKIN_PERIOD_JITTER;
	int LOC;
	int STARTUP_WAIT;
	//Verilog Ports in definition order:
	NetFlow* CLK0; // OUTPUT
	NetFlow* CLK180; // OUTPUT
	NetFlow* CLK270; // OUTPUT
	NetFlow* CLK2X; // OUTPUT
	NetFlow* CLK2X180; // OUTPUT
	NetFlow* CLK90; // OUTPUT
	NetFlow* CLKDV; // OUTPUT
	NetFlow* LOCKED; // OUTPUT
	NetFlow* CLKFB; // INPUT
	NetFlow* CLKIN; // INPUT
	NetFlow* RST; // INPUT
	
	prim_class_X_CLKDLLE(
		//Verilog Parameters:
		int CLKDV_DIVIDE, // Default: 2.0
		int DUTY_CYCLE_CORRECTION, // Default: "TRUE"
		int FACTORY_JF, // Default: 16'hC080
		int MAXPERCLKIN, // Default: 40000
		int SIM_CLKIN_CYCLE_JITTER, // Default: 300
		int SIM_CLKIN_PERIOD_JITTER, // Default: 1000
		int LOC, // Default: "UNPLACED"
		int STARTUP_WAIT, // Default: "FALSE"
		//Verilog Ports in definition order:
		NetFlow* CLK0, // OUTPUT
		NetFlow* CLK180, // OUTPUT
		NetFlow* CLK270, // OUTPUT
		NetFlow* CLK2X, // OUTPUT
		NetFlow* CLK2X180, // OUTPUT
		NetFlow* CLK90, // OUTPUT
		NetFlow* CLKDV, // OUTPUT
		NetFlow* LOCKED, // OUTPUT
		NetFlow* CLKFB, // INPUT
		NetFlow* CLKIN, // INPUT
		NetFlow* RST // INPUT
		){
	
	// Assign parameters and ports: 
	//Verilog Parameters:
		this->CLKDV_DIVIDE = CLKDV_DIVIDE; // Default: 2.0
		this->DUTY_CYCLE_CORRECTION = DUTY_CYCLE_CORRECTION; // Default: "TRUE"
		this->FACTORY_JF = FACTORY_JF; // Default: 16'hC080
		this->MAXPERCLKIN = MAXPERCLKIN; // Default: 40000
		this->SIM_CLKIN_CYCLE_JITTER = SIM_CLKIN_CYCLE_JITTER; // Default: 300
		this->SIM_CLKIN_PERIOD_JITTER = SIM_CLKIN_PERIOD_JITTER; // Default: 1000
		this->LOC = LOC; // Default: "UNPLACED"
		this->STARTUP_WAIT = STARTUP_WAIT; // Default: "FALSE"
	//Verilog Ports in definition order:
		this->CLK0 = CLK0; // OUTPUT
		this->CLK180 = CLK180; // OUTPUT
		this->CLK270 = CLK270; // OUTPUT
		this->CLK2X = CLK2X; // OUTPUT
		this->CLK2X180 = CLK2X180; // OUTPUT
		this->CLK90 = CLK90; // OUTPUT
		this->CLKDV = CLKDV; // OUTPUT
		this->LOCKED = LOCKED; // OUTPUT
		this->CLKFB = CLKFB; // INPUT
		this->CLKIN = CLKIN; // INPUT
		this->RST = RST; // INPUT
	
		register_wait_on_event_nets();
	
	}
	
	void register_wait_on_event_nets(){
	// TODO
	}
	void calculate(int time){
	// TODO
	}
};


class prim_class_x_clkdlle_maximum_period_check{
	//Verilog Parameters:
	int clock_name;
	int maximum_period;
	//Verilog Ports in definition order:
	NetFlow* clock; // INPUT
	NetFlow* rst; // INPUT
	
	prim_class_x_clkdlle_maximum_period_check(
		//Verilog Parameters:
		int clock_name, // Default: ""
		int maximum_period, // Default: 0
		//Verilog Ports in definition order:
		NetFlow* clock, // INPUT
		NetFlow* rst // INPUT
		){
	
	// Assign parameters and ports: 
	//Verilog Parameters:
		this->clock_name = clock_name; // Default: ""
		this->maximum_period = maximum_period; // Default: 0
	//Verilog Ports in definition order:
		this->clock = clock; // INPUT
		this->rst = rst; // INPUT
	
		register_wait_on_event_nets();
	
	}
	
	void register_wait_on_event_nets(){
	// TODO
	}
	void calculate(int time){
	// TODO
	}
};


class prim_class_X_CLK_DIV{
	//Verilog Parameters:
	int DIVIDE_BY;
	int DIVIDER_DELAY;
	int LOC;
	//Verilog Ports in definition order:
	NetFlow* CLKDV; // OUTPUT
	NetFlow* CDRST; // INPUT
	NetFlow* CLKIN; // INPUT
	
	prim_class_X_CLK_DIV(
		//Verilog Parameters:
		int DIVIDE_BY, // Default: 2
		int DIVIDER_DELAY, // Default: 0
		int LOC, // Default: "UNPLACED"
		//Verilog Ports in definition order:
		NetFlow* CLKDV, // OUTPUT
		NetFlow* CDRST, // INPUT
		NetFlow* CLKIN // INPUT
		){
	
	// Assign parameters and ports: 
	//Verilog Parameters:
		this->DIVIDE_BY = DIVIDE_BY; // Default: 2
		this->DIVIDER_DELAY = DIVIDER_DELAY; // Default: 0
		this->LOC = LOC; // Default: "UNPLACED"
	//Verilog Ports in definition order:
		this->CLKDV = CLKDV; // OUTPUT
		this->CDRST = CDRST; // INPUT
		this->CLKIN = CLKIN; // INPUT
	
		register_wait_on_event_nets();
	
	}
	
	void register_wait_on_event_nets(){
	// TODO
	}
	void calculate(int time){
	// TODO
	}
};


class prim_class_X_CLKDLL{
	//Verilog Parameters:
	int CLKDV_DIVIDE;
	int DLL_FREQUENCY_MODE;
	int DUTY_CYCLE_CORRECTION;
	int FACTORY_JF;
	int MAXPERCLKIN;
	int SIM_CLKIN_CYCLE_JITTER;
	int SIM_CLKIN_PERIOD_JITTER;
	int LOC;
	int STARTUP_WAIT;
	//Verilog Ports in definition order:
	NetFlow* CLK0; // OUTPUT
	NetFlow* CLK180; // OUTPUT
	NetFlow* CLK270; // OUTPUT
	NetFlow* CLK2X; // OUTPUT
	NetFlow* CLK90; // OUTPUT
	NetFlow* CLKDV; // OUTPUT
	NetFlow* LOCKED; // OUTPUT
	NetFlow* CLKFB; // INPUT
	NetFlow* CLKIN; // INPUT
	NetFlow* RST; // INPUT
	
	prim_class_X_CLKDLL(
		//Verilog Parameters:
		int CLKDV_DIVIDE, // Default: 2.0
		int DLL_FREQUENCY_MODE, // Default: "LOW"
		int DUTY_CYCLE_CORRECTION, // Default: "TRUE"
		int FACTORY_JF, // Default: 16'hC080
		int MAXPERCLKIN, // Default: 40000
		int SIM_CLKIN_CYCLE_JITTER, // Default: 300
		int SIM_CLKIN_PERIOD_JITTER, // Default: 1000
		int LOC, // Default: "UNPLACED"
		int STARTUP_WAIT, // Default: "FALSE"
		//Verilog Ports in definition order:
		NetFlow* CLK0, // OUTPUT
		NetFlow* CLK180, // OUTPUT
		NetFlow* CLK270, // OUTPUT
		NetFlow* CLK2X, // OUTPUT
		NetFlow* CLK90, // OUTPUT
		NetFlow* CLKDV, // OUTPUT
		NetFlow* LOCKED, // OUTPUT
		NetFlow* CLKFB, // INPUT
		NetFlow* CLKIN, // INPUT
		NetFlow* RST // INPUT
		){
	
	// Assign parameters and ports: 
	//Verilog Parameters:
		this->CLKDV_DIVIDE = CLKDV_DIVIDE; // Default: 2.0
		this->DLL_FREQUENCY_MODE = DLL_FREQUENCY_MODE; // Default: "LOW"
		this->DUTY_CYCLE_CORRECTION = DUTY_CYCLE_CORRECTION; // Default: "TRUE"
		this->FACTORY_JF = FACTORY_JF; // Default: 16'hC080
		this->MAXPERCLKIN = MAXPERCLKIN; // Default: 40000
		this->SIM_CLKIN_CYCLE_JITTER = SIM_CLKIN_CYCLE_JITTER; // Default: 300
		this->SIM_CLKIN_PERIOD_JITTER = SIM_CLKIN_PERIOD_JITTER; // Default: 1000
		this->LOC = LOC; // Default: "UNPLACED"
		this->STARTUP_WAIT = STARTUP_WAIT; // Default: "FALSE"
	//Verilog Ports in definition order:
		this->CLK0 = CLK0; // OUTPUT
		this->CLK180 = CLK180; // OUTPUT
		this->CLK270 = CLK270; // OUTPUT
		this->CLK2X = CLK2X; // OUTPUT
		this->CLK90 = CLK90; // OUTPUT
		this->CLKDV = CLKDV; // OUTPUT
		this->LOCKED = LOCKED; // OUTPUT
		this->CLKFB = CLKFB; // INPUT
		this->CLKIN = CLKIN; // INPUT
		this->RST = RST; // INPUT
	
		register_wait_on_event_nets();
	
	}
	
	void register_wait_on_event_nets(){
	// TODO
	}
	void calculate(int time){
	// TODO
	}
};


class prim_class_x_clkdll_maximum_period_check{
	//Verilog Parameters:
	int clock_name;
	int maximum_period;
	//Verilog Ports in definition order:
	NetFlow* clock; // INPUT
	NetFlow* rst; // INPUT
	
	prim_class_x_clkdll_maximum_period_check(
		//Verilog Parameters:
		int clock_name, // Default: ""
		int maximum_period, // Default: 0
		//Verilog Ports in definition order:
		NetFlow* clock, // INPUT
		NetFlow* rst // INPUT
		){
	
	// Assign parameters and ports: 
	//Verilog Parameters:
		this->clock_name = clock_name; // Default: ""
		this->maximum_period = maximum_period; // Default: 0
	//Verilog Ports in definition order:
		this->clock = clock; // INPUT
		this->rst = rst; // INPUT
	
		register_wait_on_event_nets();
	
	}
	
	void register_wait_on_event_nets(){
	// TODO
	}
	void calculate(int time){
	// TODO
	}
};


class prim_class_X_CRC32{
	//Verilog Parameters:
	int CRC_INIT;
	int LOC;
	//Verilog Ports in definition order:
	NetFlow* CRCOUT; // OUTPUT
	NetFlow* CRCCLK; // INPUT
	NetFlow* CRCDATAVALID; // INPUT
	NetFlow* CRCDATAWIDTH; // INPUT
	NetFlow* CRCIN; // INPUT
	NetFlow* CRCRESET; // INPUT
	
	prim_class_X_CRC32(
		//Verilog Parameters:
		int CRC_INIT, // Default: 32'hFFFFFFFF
		int LOC, // Default: "UNPLACED"
		//Verilog Ports in definition order:
		NetFlow* CRCOUT, // OUTPUT
		NetFlow* CRCCLK, // INPUT
		NetFlow* CRCDATAVALID, // INPUT
		NetFlow* CRCDATAWIDTH, // INPUT
		NetFlow* CRCIN, // INPUT
		NetFlow* CRCRESET // INPUT
		){
	
	// Assign parameters and ports: 
	//Verilog Parameters:
		this->CRC_INIT = CRC_INIT; // Default: 32'hFFFFFFFF
		this->LOC = LOC; // Default: "UNPLACED"
	//Verilog Ports in definition order:
		this->CRCOUT = CRCOUT; // OUTPUT
		this->CRCCLK = CRCCLK; // INPUT
		this->CRCDATAVALID = CRCDATAVALID; // INPUT
		this->CRCDATAWIDTH = CRCDATAWIDTH; // INPUT
		this->CRCIN = CRCIN; // INPUT
		this->CRCRESET = CRCRESET; // INPUT
	
		register_wait_on_event_nets();
	
	}
	
	void register_wait_on_event_nets(){
	// TODO
	}
	void calculate(int time){
	// TODO
	}
};


class prim_class_X_CRC64{
	//Verilog Parameters:
	int CRC_INIT;
	int LOC;
	//Verilog Ports in definition order:
	NetFlow* CRCOUT; // OUTPUT
	NetFlow* CRCCLK; // INPUT
	NetFlow* CRCDATAVALID; // INPUT
	NetFlow* CRCDATAWIDTH; // INPUT
	NetFlow* CRCIN; // INPUT
	NetFlow* CRCRESET; // INPUT
	
	prim_class_X_CRC64(
		//Verilog Parameters:
		int CRC_INIT, // Default: 32'hFFFFFFFF
		int LOC, // Default: "UNPLACED"
		//Verilog Ports in definition order:
		NetFlow* CRCOUT, // OUTPUT
		NetFlow* CRCCLK, // INPUT
		NetFlow* CRCDATAVALID, // INPUT
		NetFlow* CRCDATAWIDTH, // INPUT
		NetFlow* CRCIN, // INPUT
		NetFlow* CRCRESET // INPUT
		){
	
	// Assign parameters and ports: 
	//Verilog Parameters:
		this->CRC_INIT = CRC_INIT; // Default: 32'hFFFFFFFF
		this->LOC = LOC; // Default: "UNPLACED"
	//Verilog Ports in definition order:
		this->CRCOUT = CRCOUT; // OUTPUT
		this->CRCCLK = CRCCLK; // INPUT
		this->CRCDATAVALID = CRCDATAVALID; // INPUT
		this->CRCDATAWIDTH = CRCDATAWIDTH; // INPUT
		this->CRCIN = CRCIN; // INPUT
		this->CRCRESET = CRCRESET; // INPUT
	
		register_wait_on_event_nets();
	
	}
	
	void register_wait_on_event_nets(){
	// TODO
	}
	void calculate(int time){
	// TODO
	}
};


class prim_class_X_DCM{
	//Verilog Parameters:
	int CLKDV_DIVIDE;
	int CLKFX_DIVIDE;
	int CLKFX_MULTIPLY;
	int CLKIN_DIVIDE_BY_2;
	int CLKIN_PERIOD;
	int CLKOUT_PHASE_SHIFT;
	int CLK_FEEDBACK;
	int DESKEW_ADJUST;
	int DFS_FREQUENCY_MODE;
	int DLL_FREQUENCY_MODE;
	int DSS_MODE;
	int DUTY_CYCLE_CORRECTION;
	int FACTORY_JF;
	int MAXPERCLKIN;
	int MAXPERPSCLK;
	int PHASE_SHIFT;
	int SIM_CLKIN_CYCLE_JITTER;
	int SIM_CLKIN_PERIOD_JITTER;
	int STARTUP_WAIT;
	int LOC;
	//Verilog Ports in definition order:
	NetFlow* CLK0; // OUTPUT
	NetFlow* CLK180; // OUTPUT
	NetFlow* CLK270; // OUTPUT
	NetFlow* CLK2X; // OUTPUT
	NetFlow* CLK2X180; // OUTPUT
	NetFlow* CLK90; // OUTPUT
	NetFlow* CLKDV; // OUTPUT
	NetFlow* CLKFX; // OUTPUT
	NetFlow* CLKFX180; // OUTPUT
	NetFlow* LOCKED; // OUTPUT
	NetFlow* PSDONE; // OUTPUT
	NetFlow* STATUS; // OUTPUT
	NetFlow* CLKFB; // INPUT
	NetFlow* CLKIN; // INPUT
	NetFlow* DSSEN; // INPUT
	NetFlow* PSCLK; // INPUT
	NetFlow* PSEN; // INPUT
	NetFlow* PSINCDEC; // INPUT
	NetFlow* RST; // INPUT
	
	prim_class_X_DCM(
		//Verilog Parameters:
		int CLKDV_DIVIDE, // Default: 2.0
		int CLKFX_DIVIDE, // Default: 1
		int CLKFX_MULTIPLY, // Default: 4
		int CLKIN_DIVIDE_BY_2, // Default: "FALSE"
		int CLKIN_PERIOD, // Default: 10.0
		int CLKOUT_PHASE_SHIFT, // Default: "NONE"
		int CLK_FEEDBACK, // Default: "1X"
		int DESKEW_ADJUST, // Default: "SYSTEM_SYNCHRONOUS"
		int DFS_FREQUENCY_MODE, // Default: "LOW"
		int DLL_FREQUENCY_MODE, // Default: "LOW"
		int DSS_MODE, // Default: "NONE"
		int DUTY_CYCLE_CORRECTION, // Default: "TRUE"
		int FACTORY_JF, // Default: 16'hC080
		int MAXPERCLKIN, // Default: 1000000
		int MAXPERPSCLK, // Default: 100000000
		int PHASE_SHIFT, // Default: 0
		int SIM_CLKIN_CYCLE_JITTER, // Default: 300
		int SIM_CLKIN_PERIOD_JITTER, // Default: 1000
		int STARTUP_WAIT, // Default: "FALSE"
		int LOC, // Default: "UNPLACED"
		//Verilog Ports in definition order:
		NetFlow* CLK0, // OUTPUT
		NetFlow* CLK180, // OUTPUT
		NetFlow* CLK270, // OUTPUT
		NetFlow* CLK2X, // OUTPUT
		NetFlow* CLK2X180, // OUTPUT
		NetFlow* CLK90, // OUTPUT
		NetFlow* CLKDV, // OUTPUT
		NetFlow* CLKFX, // OUTPUT
		NetFlow* CLKFX180, // OUTPUT
		NetFlow* LOCKED, // OUTPUT
		NetFlow* PSDONE, // OUTPUT
		NetFlow* STATUS, // OUTPUT
		NetFlow* CLKFB, // INPUT
		NetFlow* CLKIN, // INPUT
		NetFlow* DSSEN, // INPUT
		NetFlow* PSCLK, // INPUT
		NetFlow* PSEN, // INPUT
		NetFlow* PSINCDEC, // INPUT
		NetFlow* RST // INPUT
		){
	
	// Assign parameters and ports: 
	//Verilog Parameters:
		this->CLKDV_DIVIDE = CLKDV_DIVIDE; // Default: 2.0
		this->CLKFX_DIVIDE = CLKFX_DIVIDE; // Default: 1
		this->CLKFX_MULTIPLY = CLKFX_MULTIPLY; // Default: 4
		this->CLKIN_DIVIDE_BY_2 = CLKIN_DIVIDE_BY_2; // Default: "FALSE"
		this->CLKIN_PERIOD = CLKIN_PERIOD; // Default: 10.0
		this->CLKOUT_PHASE_SHIFT = CLKOUT_PHASE_SHIFT; // Default: "NONE"
		this->CLK_FEEDBACK = CLK_FEEDBACK; // Default: "1X"
		this->DESKEW_ADJUST = DESKEW_ADJUST; // Default: "SYSTEM_SYNCHRONOUS"
		this->DFS_FREQUENCY_MODE = DFS_FREQUENCY_MODE; // Default: "LOW"
		this->DLL_FREQUENCY_MODE = DLL_FREQUENCY_MODE; // Default: "LOW"
		this->DSS_MODE = DSS_MODE; // Default: "NONE"
		this->DUTY_CYCLE_CORRECTION = DUTY_CYCLE_CORRECTION; // Default: "TRUE"
		this->FACTORY_JF = FACTORY_JF; // Default: 16'hC080
		this->MAXPERCLKIN = MAXPERCLKIN; // Default: 1000000
		this->MAXPERPSCLK = MAXPERPSCLK; // Default: 100000000
		this->PHASE_SHIFT = PHASE_SHIFT; // Default: 0
		this->SIM_CLKIN_CYCLE_JITTER = SIM_CLKIN_CYCLE_JITTER; // Default: 300
		this->SIM_CLKIN_PERIOD_JITTER = SIM_CLKIN_PERIOD_JITTER; // Default: 1000
		this->STARTUP_WAIT = STARTUP_WAIT; // Default: "FALSE"
		this->LOC = LOC; // Default: "UNPLACED"
	//Verilog Ports in definition order:
		this->CLK0 = CLK0; // OUTPUT
		this->CLK180 = CLK180; // OUTPUT
		this->CLK270 = CLK270; // OUTPUT
		this->CLK2X = CLK2X; // OUTPUT
		this->CLK2X180 = CLK2X180; // OUTPUT
		this->CLK90 = CLK90; // OUTPUT
		this->CLKDV = CLKDV; // OUTPUT
		this->CLKFX = CLKFX; // OUTPUT
		this->CLKFX180 = CLKFX180; // OUTPUT
		this->LOCKED = LOCKED; // OUTPUT
		this->PSDONE = PSDONE; // OUTPUT
		this->STATUS = STATUS; // OUTPUT
		this->CLKFB = CLKFB; // INPUT
		this->CLKIN = CLKIN; // INPUT
		this->DSSEN = DSSEN; // INPUT
		this->PSCLK = PSCLK; // INPUT
		this->PSEN = PSEN; // INPUT
		this->PSINCDEC = PSINCDEC; // INPUT
		this->RST = RST; // INPUT
	
		register_wait_on_event_nets();
	
	}
	
	void register_wait_on_event_nets(){
	// TODO
	}
	void calculate(int time){
	// TODO
	}
};


class prim_class_x_dcm_clock_divide_by_2{
	//Verilog Parameters:
	//Verilog Ports in definition order:
	NetFlow* clock; // INPUT
	NetFlow* clock_type; // INPUT
	NetFlow* clock_out; // OUTPUT
	NetFlow* rst; // INPUT
	
	prim_class_x_dcm_clock_divide_by_2(
		//Verilog Parameters:
		//Verilog Ports in definition order:
		NetFlow* clock, // INPUT
		NetFlow* clock_type, // INPUT
		NetFlow* clock_out, // OUTPUT
		NetFlow* rst // INPUT
		){
	
	// Assign parameters and ports: 
	//Verilog Parameters:
	//Verilog Ports in definition order:
		this->clock = clock; // INPUT
		this->clock_type = clock_type; // INPUT
		this->clock_out = clock_out; // OUTPUT
		this->rst = rst; // INPUT
	
		register_wait_on_event_nets();
	
	}
	
	void register_wait_on_event_nets(){
	// TODO
	}
	void calculate(int time){
	// TODO
	}
};


class prim_class_x_dcm_maximum_period_check{
	//Verilog Parameters:
	int clock_name;
	int maximum_period;
	//Verilog Ports in definition order:
	NetFlow* clock; // INPUT
	
	prim_class_x_dcm_maximum_period_check(
		//Verilog Parameters:
		int clock_name, // Default: ""
		int maximum_period, // Default: 0
		//Verilog Ports in definition order:
		NetFlow* clock // INPUT
		){
	
	// Assign parameters and ports: 
	//Verilog Parameters:
		this->clock_name = clock_name; // Default: ""
		this->maximum_period = maximum_period; // Default: 0
	//Verilog Ports in definition order:
		this->clock = clock; // INPUT
	
		register_wait_on_event_nets();
	
	}
	
	void register_wait_on_event_nets(){
	// TODO
	}
	void calculate(int time){
	// TODO
	}
};


class prim_class_x_dcm_clock_lost{
	//Verilog Parameters:
	//Verilog Ports in definition order:
	NetFlow* clock; // INPUT
	NetFlow* enable; // INPUT
	NetFlow* lost; // OUTPUT
	NetFlow* rst; // INPUT
	
	prim_class_x_dcm_clock_lost(
		//Verilog Parameters:
		//Verilog Ports in definition order:
		NetFlow* clock, // INPUT
		NetFlow* enable, // INPUT
		NetFlow* lost, // OUTPUT
		NetFlow* rst // INPUT
		){
	
	// Assign parameters and ports: 
	//Verilog Parameters:
	//Verilog Ports in definition order:
		this->clock = clock; // INPUT
		this->enable = enable; // INPUT
		this->lost = lost; // OUTPUT
		this->rst = rst; // INPUT
	
		register_wait_on_event_nets();
	
	}
	
	void register_wait_on_event_nets(){
	// TODO
	}
	void calculate(int time){
	// TODO
	}
};


class prim_class_X_DCM_CLKGEN{
	//Verilog Parameters:
	int SPREAD_SPECTRUM;
	int STARTUP_WAIT;
	int CLKFXDV_DIVIDE;
	int CLKFX_DIVIDE;
	int CLKFX_MULTIPLY;
	int CLKFX_MD_MAX;
	int CLKIN_PERIOD;
	int LOC;
	//Verilog Ports in definition order:
	NetFlow* CLKFX; // OUTPUT
	NetFlow* CLKFX180; // OUTPUT
	NetFlow* CLKFXDV; // OUTPUT
	NetFlow* LOCKED; // OUTPUT
	NetFlow* PROGDONE; // OUTPUT
	NetFlow* STATUS; // OUTPUT
	NetFlow* CLKIN; // INPUT
	NetFlow* FREEZEDCM; // INPUT
	NetFlow* PROGCLK; // INPUT
	NetFlow* PROGDATA; // INPUT
	NetFlow* PROGEN; // INPUT
	NetFlow* RST; // INPUT
	
	prim_class_X_DCM_CLKGEN(
		//Verilog Parameters:
		int SPREAD_SPECTRUM, // Default: "NONE"
		int STARTUP_WAIT, // Default: "FALSE"
		int CLKFXDV_DIVIDE, // Default: 2
		int CLKFX_DIVIDE, // Default: 1
		int CLKFX_MULTIPLY, // Default: 4
		int CLKFX_MD_MAX, // Default: 0.0
		int CLKIN_PERIOD, // Default: 0.0
		int LOC, // Default: "UNPLACED"
		//Verilog Ports in definition order:
		NetFlow* CLKFX, // OUTPUT
		NetFlow* CLKFX180, // OUTPUT
		NetFlow* CLKFXDV, // OUTPUT
		NetFlow* LOCKED, // OUTPUT
		NetFlow* PROGDONE, // OUTPUT
		NetFlow* STATUS, // OUTPUT
		NetFlow* CLKIN, // INPUT
		NetFlow* FREEZEDCM, // INPUT
		NetFlow* PROGCLK, // INPUT
		NetFlow* PROGDATA, // INPUT
		NetFlow* PROGEN, // INPUT
		NetFlow* RST // INPUT
		){
	
	// Assign parameters and ports: 
	//Verilog Parameters:
		this->SPREAD_SPECTRUM = SPREAD_SPECTRUM; // Default: "NONE"
		this->STARTUP_WAIT = STARTUP_WAIT; // Default: "FALSE"
		this->CLKFXDV_DIVIDE = CLKFXDV_DIVIDE; // Default: 2
		this->CLKFX_DIVIDE = CLKFX_DIVIDE; // Default: 1
		this->CLKFX_MULTIPLY = CLKFX_MULTIPLY; // Default: 4
		this->CLKFX_MD_MAX = CLKFX_MD_MAX; // Default: 0.0
		this->CLKIN_PERIOD = CLKIN_PERIOD; // Default: 0.0
		this->LOC = LOC; // Default: "UNPLACED"
	//Verilog Ports in definition order:
		this->CLKFX = CLKFX; // OUTPUT
		this->CLKFX180 = CLKFX180; // OUTPUT
		this->CLKFXDV = CLKFXDV; // OUTPUT
		this->LOCKED = LOCKED; // OUTPUT
		this->PROGDONE = PROGDONE; // OUTPUT
		this->STATUS = STATUS; // OUTPUT
		this->CLKIN = CLKIN; // INPUT
		this->FREEZEDCM = FREEZEDCM; // INPUT
		this->PROGCLK = PROGCLK; // INPUT
		this->PROGDATA = PROGDATA; // INPUT
		this->PROGEN = PROGEN; // INPUT
		this->RST = RST; // INPUT
	
		register_wait_on_event_nets();
	
	}
	
	void register_wait_on_event_nets(){
	// TODO
	}
	void calculate(int time){
	// TODO
	}
};


class prim_class_X_DCM_SP{
	//Verilog Parameters:
	int CLKDV_DIVIDE;
	int CLKFX_DIVIDE;
	int CLKFX_MULTIPLY;
	int CLKIN_DIVIDE_BY_2;
	int CLKIN_PERIOD;
	int CLKOUT_PHASE_SHIFT;
	int CLK_FEEDBACK;
	int DESKEW_ADJUST;
	int DFS_FREQUENCY_MODE;
	int DLL_FREQUENCY_MODE;
	int DSS_MODE;
	int DUTY_CYCLE_CORRECTION;
	int FACTORY_JF;
	int MAXPERCLKIN;
	int MAXPERPSCLK;
	int PHASE_SHIFT;
	int SIM_CLKIN_CYCLE_JITTER;
	int SIM_CLKIN_PERIOD_JITTER;
	int STARTUP_WAIT;
	int LOC;
	//Verilog Ports in definition order:
	NetFlow* CLK0; // OUTPUT
	NetFlow* CLK180; // OUTPUT
	NetFlow* CLK270; // OUTPUT
	NetFlow* CLK2X; // OUTPUT
	NetFlow* CLK2X180; // OUTPUT
	NetFlow* CLK90; // OUTPUT
	NetFlow* CLKDV; // OUTPUT
	NetFlow* CLKFX; // OUTPUT
	NetFlow* CLKFX180; // OUTPUT
	NetFlow* LOCKED; // OUTPUT
	NetFlow* PSDONE; // OUTPUT
	NetFlow* STATUS; // OUTPUT
	NetFlow* CLKFB; // INPUT
	NetFlow* CLKIN; // INPUT
	NetFlow* DSSEN; // INPUT
	NetFlow* PSCLK; // INPUT
	NetFlow* PSEN; // INPUT
	NetFlow* PSINCDEC; // INPUT
	NetFlow* RST; // INPUT
	
	prim_class_X_DCM_SP(
		//Verilog Parameters:
		int CLKDV_DIVIDE, // Default: 2.0
		int CLKFX_DIVIDE, // Default: 1
		int CLKFX_MULTIPLY, // Default: 4
		int CLKIN_DIVIDE_BY_2, // Default: "FALSE"
		int CLKIN_PERIOD, // Default: 10.0
		int CLKOUT_PHASE_SHIFT, // Default: "NONE"
		int CLK_FEEDBACK, // Default: "1X"
		int DESKEW_ADJUST, // Default: "SYSTEM_SYNCHRONOUS"
		int DFS_FREQUENCY_MODE, // Default: "LOW"
		int DLL_FREQUENCY_MODE, // Default: "LOW"
		int DSS_MODE, // Default: "NONE"
		int DUTY_CYCLE_CORRECTION, // Default: "TRUE"
		int FACTORY_JF, // Default: 16'hC080
		int MAXPERCLKIN, // Default: 5000000
		int MAXPERPSCLK, // Default: 100000000
		int PHASE_SHIFT, // Default: 0
		int SIM_CLKIN_CYCLE_JITTER, // Default: 300
		int SIM_CLKIN_PERIOD_JITTER, // Default: 1000
		int STARTUP_WAIT, // Default: "FALSE"
		int LOC, // Default: "UNPLACED"
		//Verilog Ports in definition order:
		NetFlow* CLK0, // OUTPUT
		NetFlow* CLK180, // OUTPUT
		NetFlow* CLK270, // OUTPUT
		NetFlow* CLK2X, // OUTPUT
		NetFlow* CLK2X180, // OUTPUT
		NetFlow* CLK90, // OUTPUT
		NetFlow* CLKDV, // OUTPUT
		NetFlow* CLKFX, // OUTPUT
		NetFlow* CLKFX180, // OUTPUT
		NetFlow* LOCKED, // OUTPUT
		NetFlow* PSDONE, // OUTPUT
		NetFlow* STATUS, // OUTPUT
		NetFlow* CLKFB, // INPUT
		NetFlow* CLKIN, // INPUT
		NetFlow* DSSEN, // INPUT
		NetFlow* PSCLK, // INPUT
		NetFlow* PSEN, // INPUT
		NetFlow* PSINCDEC, // INPUT
		NetFlow* RST // INPUT
		){
	
	// Assign parameters and ports: 
	//Verilog Parameters:
		this->CLKDV_DIVIDE = CLKDV_DIVIDE; // Default: 2.0
		this->CLKFX_DIVIDE = CLKFX_DIVIDE; // Default: 1
		this->CLKFX_MULTIPLY = CLKFX_MULTIPLY; // Default: 4
		this->CLKIN_DIVIDE_BY_2 = CLKIN_DIVIDE_BY_2; // Default: "FALSE"
		this->CLKIN_PERIOD = CLKIN_PERIOD; // Default: 10.0
		this->CLKOUT_PHASE_SHIFT = CLKOUT_PHASE_SHIFT; // Default: "NONE"
		this->CLK_FEEDBACK = CLK_FEEDBACK; // Default: "1X"
		this->DESKEW_ADJUST = DESKEW_ADJUST; // Default: "SYSTEM_SYNCHRONOUS"
		this->DFS_FREQUENCY_MODE = DFS_FREQUENCY_MODE; // Default: "LOW"
		this->DLL_FREQUENCY_MODE = DLL_FREQUENCY_MODE; // Default: "LOW"
		this->DSS_MODE = DSS_MODE; // Default: "NONE"
		this->DUTY_CYCLE_CORRECTION = DUTY_CYCLE_CORRECTION; // Default: "TRUE"
		this->FACTORY_JF = FACTORY_JF; // Default: 16'hC080
		this->MAXPERCLKIN = MAXPERCLKIN; // Default: 5000000
		this->MAXPERPSCLK = MAXPERPSCLK; // Default: 100000000
		this->PHASE_SHIFT = PHASE_SHIFT; // Default: 0
		this->SIM_CLKIN_CYCLE_JITTER = SIM_CLKIN_CYCLE_JITTER; // Default: 300
		this->SIM_CLKIN_PERIOD_JITTER = SIM_CLKIN_PERIOD_JITTER; // Default: 1000
		this->STARTUP_WAIT = STARTUP_WAIT; // Default: "FALSE"
		this->LOC = LOC; // Default: "UNPLACED"
	//Verilog Ports in definition order:
		this->CLK0 = CLK0; // OUTPUT
		this->CLK180 = CLK180; // OUTPUT
		this->CLK270 = CLK270; // OUTPUT
		this->CLK2X = CLK2X; // OUTPUT
		this->CLK2X180 = CLK2X180; // OUTPUT
		this->CLK90 = CLK90; // OUTPUT
		this->CLKDV = CLKDV; // OUTPUT
		this->CLKFX = CLKFX; // OUTPUT
		this->CLKFX180 = CLKFX180; // OUTPUT
		this->LOCKED = LOCKED; // OUTPUT
		this->PSDONE = PSDONE; // OUTPUT
		this->STATUS = STATUS; // OUTPUT
		this->CLKFB = CLKFB; // INPUT
		this->CLKIN = CLKIN; // INPUT
		this->DSSEN = DSSEN; // INPUT
		this->PSCLK = PSCLK; // INPUT
		this->PSEN = PSEN; // INPUT
		this->PSINCDEC = PSINCDEC; // INPUT
		this->RST = RST; // INPUT
	
		register_wait_on_event_nets();
	
	}
	
	void register_wait_on_event_nets(){
	// TODO
	}
	void calculate(int time){
	// TODO
	}
};


class prim_class_x_dcm_sp_clock_divide_by_2{
	//Verilog Parameters:
	//Verilog Ports in definition order:
	NetFlow* clock; // INPUT
	NetFlow* clock_type; // INPUT
	NetFlow* clock_out; // OUTPUT
	NetFlow* rst; // INPUT
	
	prim_class_x_dcm_sp_clock_divide_by_2(
		//Verilog Parameters:
		//Verilog Ports in definition order:
		NetFlow* clock, // INPUT
		NetFlow* clock_type, // INPUT
		NetFlow* clock_out, // OUTPUT
		NetFlow* rst // INPUT
		){
	
	// Assign parameters and ports: 
	//Verilog Parameters:
	//Verilog Ports in definition order:
		this->clock = clock; // INPUT
		this->clock_type = clock_type; // INPUT
		this->clock_out = clock_out; // OUTPUT
		this->rst = rst; // INPUT
	
		register_wait_on_event_nets();
	
	}
	
	void register_wait_on_event_nets(){
	// TODO
	}
	void calculate(int time){
	// TODO
	}
};


class prim_class_x_dcm_sp_maximum_period_check{
	//Verilog Parameters:
	int clock_name;
	int maximum_period;
	//Verilog Ports in definition order:
	NetFlow* clock; // INPUT
	NetFlow* rst; // INPUT
	
	prim_class_x_dcm_sp_maximum_period_check(
		//Verilog Parameters:
		int clock_name, // Default: ""
		int maximum_period, // Default: 0
		//Verilog Ports in definition order:
		NetFlow* clock, // INPUT
		NetFlow* rst // INPUT
		){
	
	// Assign parameters and ports: 
	//Verilog Parameters:
		this->clock_name = clock_name; // Default: ""
		this->maximum_period = maximum_period; // Default: 0
	//Verilog Ports in definition order:
		this->clock = clock; // INPUT
		this->rst = rst; // INPUT
	
		register_wait_on_event_nets();
	
	}
	
	void register_wait_on_event_nets(){
	// TODO
	}
	void calculate(int time){
	// TODO
	}
};


class prim_class_x_dcm_sp_clock_lost{
	//Verilog Parameters:
	//Verilog Ports in definition order:
	NetFlow* clock; // INPUT
	NetFlow* enable; // INPUT
	NetFlow* lost; // OUTPUT
	NetFlow* rst; // INPUT
	
	prim_class_x_dcm_sp_clock_lost(
		//Verilog Parameters:
		//Verilog Ports in definition order:
		NetFlow* clock, // INPUT
		NetFlow* enable, // INPUT
		NetFlow* lost, // OUTPUT
		NetFlow* rst // INPUT
		){
	
	// Assign parameters and ports: 
	//Verilog Parameters:
	//Verilog Ports in definition order:
		this->clock = clock; // INPUT
		this->enable = enable; // INPUT
		this->lost = lost; // OUTPUT
		this->rst = rst; // INPUT
	
		register_wait_on_event_nets();
	
	}
	
	void register_wait_on_event_nets(){
	// TODO
	}
	void calculate(int time){
	// TODO
	}
};


class prim_class_X_DNA_PORT{
	//Verilog Parameters:
	int SIM_DNA_VALUE;
	int LOC;
	//Verilog Ports in definition order:
	NetFlow* DOUT; // OUTPUT
	NetFlow* CLK; // INPUT
	NetFlow* DIN; // INPUT
	NetFlow* READ; // INPUT
	NetFlow* SHIFT; // INPUT
	
	prim_class_X_DNA_PORT(
		//Verilog Parameters:
		int SIM_DNA_VALUE, // Default: 57'h0
		int LOC, // Default: "UNPLACED"
		//Verilog Ports in definition order:
		NetFlow* DOUT, // OUTPUT
		NetFlow* CLK, // INPUT
		NetFlow* DIN, // INPUT
		NetFlow* READ, // INPUT
		NetFlow* SHIFT // INPUT
		){
	
	// Assign parameters and ports: 
	//Verilog Parameters:
		this->SIM_DNA_VALUE = SIM_DNA_VALUE; // Default: 57'h0
		this->LOC = LOC; // Default: "UNPLACED"
	//Verilog Ports in definition order:
		this->DOUT = DOUT; // OUTPUT
		this->CLK = CLK; // INPUT
		this->DIN = DIN; // INPUT
		this->READ = READ; // INPUT
		this->SHIFT = SHIFT; // INPUT
	
		register_wait_on_event_nets();
	
	}
	
	void register_wait_on_event_nets(){
	// TODO
	}
	void calculate(int time){
	// TODO
	}
};


class prim_class_X_ARAMB36_INTERNAL{
	//Verilog Parameters:
	int DOA_REG;
	int DOB_REG;
	int EN_ECC_READ;
	int EN_ECC_SCRUB;
	int EN_ECC_WRITE;
	int INIT_A;
	int INIT_B;
	int RAM_EXTENSION_A;
	int RAM_EXTENSION_B;
	int READ_WIDTH_A;
	int READ_WIDTH_B;
	int SETUP_ALL;
	int SETUP_READ_FIRST;
	int SIM_COLLISION_CHECK;
	int SRVAL_A;
	int SRVAL_B;
	int WRITE_MODE_A;
	int WRITE_MODE_B;
	int WRITE_WIDTH_A;
	int WRITE_WIDTH_B;
	int INIT_FILE;
	int INIT_00;
	int INIT_01;
	int INIT_02;
	int INIT_03;
	int INIT_04;
	int INIT_05;
	int INIT_06;
	int INIT_07;
	int INIT_08;
	int INIT_09;
	int INIT_0A;
	int INIT_0B;
	int INIT_0C;
	int INIT_0D;
	int INIT_0E;
	int INIT_0F;
	int INIT_10;
	int INIT_11;
	int INIT_12;
	int INIT_13;
	int INIT_14;
	int INIT_15;
	int INIT_16;
	int INIT_17;
	int INIT_18;
	int INIT_19;
	int INIT_1A;
	int INIT_1B;
	int INIT_1C;
	int INIT_1D;
	int INIT_1E;
	int INIT_1F;
	int INIT_20;
	int INIT_21;
	int INIT_22;
	int INIT_23;
	int INIT_24;
	int INIT_25;
	int INIT_26;
	int INIT_27;
	int INIT_28;
	int INIT_29;
	int INIT_2A;
	int INIT_2B;
	int INIT_2C;
	int INIT_2D;
	int INIT_2E;
	int INIT_2F;
	int INIT_30;
	int INIT_31;
	int INIT_32;
	int INIT_33;
	int INIT_34;
	int INIT_35;
	int INIT_36;
	int INIT_37;
	int INIT_38;
	int INIT_39;
	int INIT_3A;
	int INIT_3B;
	int INIT_3C;
	int INIT_3D;
	int INIT_3E;
	int INIT_3F;
	int INIT_40;
	int INIT_41;
	int INIT_42;
	int INIT_43;
	int INIT_44;
	int INIT_45;
	int INIT_46;
	int INIT_47;
	int INIT_48;
	int INIT_49;
	int INIT_4A;
	int INIT_4B;
	int INIT_4C;
	int INIT_4D;
	int INIT_4E;
	int INIT_4F;
	int INIT_50;
	int INIT_51;
	int INIT_52;
	int INIT_53;
	int INIT_54;
	int INIT_55;
	int INIT_56;
	int INIT_57;
	int INIT_58;
	int INIT_59;
	int INIT_5A;
	int INIT_5B;
	int INIT_5C;
	int INIT_5D;
	int INIT_5E;
	int INIT_5F;
	int INIT_60;
	int INIT_61;
	int INIT_62;
	int INIT_63;
	int INIT_64;
	int INIT_65;
	int INIT_66;
	int INIT_67;
	int INIT_68;
	int INIT_69;
	int INIT_6A;
	int INIT_6B;
	int INIT_6C;
	int INIT_6D;
	int INIT_6E;
	int INIT_6F;
	int INIT_70;
	int INIT_71;
	int INIT_72;
	int INIT_73;
	int INIT_74;
	int INIT_75;
	int INIT_76;
	int INIT_77;
	int INIT_78;
	int INIT_79;
	int INIT_7A;
	int INIT_7B;
	int INIT_7C;
	int INIT_7D;
	int INIT_7E;
	int INIT_7F;
	int INITP_00;
	int INITP_01;
	int INITP_02;
	int INITP_03;
	int INITP_04;
	int INITP_05;
	int INITP_06;
	int INITP_07;
	int INITP_08;
	int INITP_09;
	int INITP_0A;
	int INITP_0B;
	int INITP_0C;
	int INITP_0D;
	int INITP_0E;
	int INITP_0F;
	int BRAM_MODE;
	int BRAM_SIZE;
	//Verilog Ports in definition order:
	NetFlow* CASCADEOUTLATA; // OUTPUT
	NetFlow* CASCADEOUTLATB; // OUTPUT
	NetFlow* CASCADEOUTREGA; // OUTPUT
	NetFlow* CASCADEOUTREGB; // OUTPUT
	NetFlow* DBITERR; // OUTPUT
	NetFlow* DOA; // OUTPUT
	NetFlow* DOB; // OUTPUT
	NetFlow* DOPA; // OUTPUT
	NetFlow* DOPB; // OUTPUT
	NetFlow* ECCPARITY; // OUTPUT
	NetFlow* SBITERR; // OUTPUT
	NetFlow* ADDRA; // INPUT
	NetFlow* ADDRB; // INPUT
	NetFlow* CASCADEINLATA; // INPUT
	NetFlow* CASCADEINLATB; // INPUT
	NetFlow* CASCADEINREGA; // INPUT
	NetFlow* CASCADEINREGB; // INPUT
	NetFlow* CLKA; // INPUT
	NetFlow* CLKB; // INPUT
	NetFlow* DIA; // INPUT
	NetFlow* DIB; // INPUT
	NetFlow* DIPA; // INPUT
	NetFlow* DIPB; // INPUT
	NetFlow* ENA; // INPUT
	NetFlow* ENB; // INPUT
	NetFlow* GSR; // INPUT
	NetFlow* REGCEA; // INPUT
	NetFlow* REGCEB; // INPUT
	NetFlow* REGCLKA; // INPUT
	NetFlow* REGCLKB; // INPUT
	NetFlow* SSRA; // INPUT
	NetFlow* SSRB; // INPUT
	NetFlow* WEA; // INPUT
	NetFlow* WEB; // INPUT
	
	prim_class_X_ARAMB36_INTERNAL(
		//Verilog Parameters:
		int DOA_REG, // Default: 0
		int DOB_REG, // Default: 0
		int EN_ECC_READ, // Default: "FALSE"
		int EN_ECC_SCRUB, // Default: "FALSE"
		int EN_ECC_WRITE, // Default: "FALSE"
		int INIT_A, // Default: 72'h0
		int INIT_B, // Default: 72'h0
		int RAM_EXTENSION_A, // Default: "NONE"
		int RAM_EXTENSION_B, // Default: "NONE"
		int READ_WIDTH_A, // Default: 0
		int READ_WIDTH_B, // Default: 0
		int SETUP_ALL, // Default: 1000
		int SETUP_READ_FIRST, // Default: 3000
		int SIM_COLLISION_CHECK, // Default: "ALL"
		int SRVAL_A, // Default: 72'h0
		int SRVAL_B, // Default: 72'h0
		int WRITE_MODE_A, // Default: "WRITE_FIRST"
		int WRITE_MODE_B, // Default: "WRITE_FIRST"
		int WRITE_WIDTH_A, // Default: 0
		int WRITE_WIDTH_B, // Default: 0
		int INIT_FILE, // Default: "NONE"
		int INIT_00, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_01, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_02, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_03, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_04, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_05, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_06, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_07, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_08, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_09, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_0A, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_0B, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_0C, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_0D, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_0E, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_0F, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_10, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_11, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_12, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_13, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_14, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_15, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_16, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_17, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_18, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_19, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_1A, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_1B, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_1C, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_1D, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_1E, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_1F, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_20, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_21, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_22, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_23, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_24, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_25, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_26, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_27, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_28, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_29, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_2A, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_2B, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_2C, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_2D, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_2E, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_2F, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_30, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_31, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_32, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_33, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_34, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_35, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_36, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_37, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_38, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_39, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_3A, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_3B, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_3C, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_3D, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_3E, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_3F, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_40, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_41, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_42, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_43, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_44, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_45, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_46, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_47, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_48, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_49, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_4A, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_4B, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_4C, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_4D, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_4E, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_4F, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_50, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_51, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_52, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_53, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_54, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_55, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_56, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_57, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_58, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_59, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_5A, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_5B, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_5C, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_5D, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_5E, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_5F, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_60, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_61, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_62, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_63, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_64, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_65, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_66, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_67, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_68, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_69, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_6A, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_6B, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_6C, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_6D, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_6E, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_6F, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_70, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_71, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_72, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_73, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_74, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_75, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_76, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_77, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_78, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_79, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_7A, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_7B, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_7C, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_7D, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_7E, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_7F, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INITP_00, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INITP_01, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INITP_02, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INITP_03, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INITP_04, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INITP_05, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INITP_06, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INITP_07, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INITP_08, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INITP_09, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INITP_0A, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INITP_0B, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INITP_0C, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INITP_0D, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INITP_0E, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INITP_0F, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int BRAM_MODE, // Default: "TRUE_DUAL_PORT"
		int BRAM_SIZE, // Default: 36
		//Verilog Ports in definition order:
		NetFlow* CASCADEOUTLATA, // OUTPUT
		NetFlow* CASCADEOUTLATB, // OUTPUT
		NetFlow* CASCADEOUTREGA, // OUTPUT
		NetFlow* CASCADEOUTREGB, // OUTPUT
		NetFlow* DBITERR, // OUTPUT
		NetFlow* DOA, // OUTPUT
		NetFlow* DOB, // OUTPUT
		NetFlow* DOPA, // OUTPUT
		NetFlow* DOPB, // OUTPUT
		NetFlow* ECCPARITY, // OUTPUT
		NetFlow* SBITERR, // OUTPUT
		NetFlow* ADDRA, // INPUT
		NetFlow* ADDRB, // INPUT
		NetFlow* CASCADEINLATA, // INPUT
		NetFlow* CASCADEINLATB, // INPUT
		NetFlow* CASCADEINREGA, // INPUT
		NetFlow* CASCADEINREGB, // INPUT
		NetFlow* CLKA, // INPUT
		NetFlow* CLKB, // INPUT
		NetFlow* DIA, // INPUT
		NetFlow* DIB, // INPUT
		NetFlow* DIPA, // INPUT
		NetFlow* DIPB, // INPUT
		NetFlow* ENA, // INPUT
		NetFlow* ENB, // INPUT
		NetFlow* GSR, // INPUT
		NetFlow* REGCEA, // INPUT
		NetFlow* REGCEB, // INPUT
		NetFlow* REGCLKA, // INPUT
		NetFlow* REGCLKB, // INPUT
		NetFlow* SSRA, // INPUT
		NetFlow* SSRB, // INPUT
		NetFlow* WEA, // INPUT
		NetFlow* WEB // INPUT
		){
	
	// Assign parameters and ports: 
	//Verilog Parameters:
		this->DOA_REG = DOA_REG; // Default: 0
		this->DOB_REG = DOB_REG; // Default: 0
		this->EN_ECC_READ = EN_ECC_READ; // Default: "FALSE"
		this->EN_ECC_SCRUB = EN_ECC_SCRUB; // Default: "FALSE"
		this->EN_ECC_WRITE = EN_ECC_WRITE; // Default: "FALSE"
		this->INIT_A = INIT_A; // Default: 72'h0
		this->INIT_B = INIT_B; // Default: 72'h0
		this->RAM_EXTENSION_A = RAM_EXTENSION_A; // Default: "NONE"
		this->RAM_EXTENSION_B = RAM_EXTENSION_B; // Default: "NONE"
		this->READ_WIDTH_A = READ_WIDTH_A; // Default: 0
		this->READ_WIDTH_B = READ_WIDTH_B; // Default: 0
		this->SETUP_ALL = SETUP_ALL; // Default: 1000
		this->SETUP_READ_FIRST = SETUP_READ_FIRST; // Default: 3000
		this->SIM_COLLISION_CHECK = SIM_COLLISION_CHECK; // Default: "ALL"
		this->SRVAL_A = SRVAL_A; // Default: 72'h0
		this->SRVAL_B = SRVAL_B; // Default: 72'h0
		this->WRITE_MODE_A = WRITE_MODE_A; // Default: "WRITE_FIRST"
		this->WRITE_MODE_B = WRITE_MODE_B; // Default: "WRITE_FIRST"
		this->WRITE_WIDTH_A = WRITE_WIDTH_A; // Default: 0
		this->WRITE_WIDTH_B = WRITE_WIDTH_B; // Default: 0
		this->INIT_FILE = INIT_FILE; // Default: "NONE"
		this->INIT_00 = INIT_00; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_01 = INIT_01; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_02 = INIT_02; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_03 = INIT_03; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_04 = INIT_04; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_05 = INIT_05; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_06 = INIT_06; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_07 = INIT_07; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_08 = INIT_08; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_09 = INIT_09; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_0A = INIT_0A; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_0B = INIT_0B; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_0C = INIT_0C; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_0D = INIT_0D; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_0E = INIT_0E; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_0F = INIT_0F; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_10 = INIT_10; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_11 = INIT_11; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_12 = INIT_12; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_13 = INIT_13; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_14 = INIT_14; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_15 = INIT_15; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_16 = INIT_16; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_17 = INIT_17; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_18 = INIT_18; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_19 = INIT_19; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_1A = INIT_1A; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_1B = INIT_1B; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_1C = INIT_1C; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_1D = INIT_1D; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_1E = INIT_1E; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_1F = INIT_1F; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_20 = INIT_20; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_21 = INIT_21; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_22 = INIT_22; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_23 = INIT_23; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_24 = INIT_24; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_25 = INIT_25; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_26 = INIT_26; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_27 = INIT_27; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_28 = INIT_28; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_29 = INIT_29; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_2A = INIT_2A; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_2B = INIT_2B; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_2C = INIT_2C; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_2D = INIT_2D; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_2E = INIT_2E; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_2F = INIT_2F; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_30 = INIT_30; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_31 = INIT_31; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_32 = INIT_32; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_33 = INIT_33; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_34 = INIT_34; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_35 = INIT_35; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_36 = INIT_36; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_37 = INIT_37; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_38 = INIT_38; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_39 = INIT_39; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_3A = INIT_3A; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_3B = INIT_3B; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_3C = INIT_3C; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_3D = INIT_3D; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_3E = INIT_3E; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_3F = INIT_3F; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_40 = INIT_40; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_41 = INIT_41; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_42 = INIT_42; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_43 = INIT_43; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_44 = INIT_44; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_45 = INIT_45; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_46 = INIT_46; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_47 = INIT_47; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_48 = INIT_48; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_49 = INIT_49; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_4A = INIT_4A; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_4B = INIT_4B; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_4C = INIT_4C; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_4D = INIT_4D; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_4E = INIT_4E; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_4F = INIT_4F; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_50 = INIT_50; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_51 = INIT_51; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_52 = INIT_52; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_53 = INIT_53; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_54 = INIT_54; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_55 = INIT_55; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_56 = INIT_56; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_57 = INIT_57; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_58 = INIT_58; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_59 = INIT_59; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_5A = INIT_5A; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_5B = INIT_5B; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_5C = INIT_5C; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_5D = INIT_5D; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_5E = INIT_5E; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_5F = INIT_5F; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_60 = INIT_60; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_61 = INIT_61; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_62 = INIT_62; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_63 = INIT_63; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_64 = INIT_64; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_65 = INIT_65; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_66 = INIT_66; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_67 = INIT_67; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_68 = INIT_68; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_69 = INIT_69; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_6A = INIT_6A; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_6B = INIT_6B; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_6C = INIT_6C; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_6D = INIT_6D; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_6E = INIT_6E; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_6F = INIT_6F; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_70 = INIT_70; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_71 = INIT_71; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_72 = INIT_72; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_73 = INIT_73; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_74 = INIT_74; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_75 = INIT_75; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_76 = INIT_76; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_77 = INIT_77; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_78 = INIT_78; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_79 = INIT_79; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_7A = INIT_7A; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_7B = INIT_7B; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_7C = INIT_7C; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_7D = INIT_7D; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_7E = INIT_7E; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_7F = INIT_7F; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INITP_00 = INITP_00; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INITP_01 = INITP_01; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INITP_02 = INITP_02; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INITP_03 = INITP_03; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INITP_04 = INITP_04; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INITP_05 = INITP_05; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INITP_06 = INITP_06; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INITP_07 = INITP_07; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INITP_08 = INITP_08; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INITP_09 = INITP_09; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INITP_0A = INITP_0A; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INITP_0B = INITP_0B; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INITP_0C = INITP_0C; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INITP_0D = INITP_0D; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INITP_0E = INITP_0E; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INITP_0F = INITP_0F; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->BRAM_MODE = BRAM_MODE; // Default: "TRUE_DUAL_PORT"
		this->BRAM_SIZE = BRAM_SIZE; // Default: 36
	//Verilog Ports in definition order:
		this->CASCADEOUTLATA = CASCADEOUTLATA; // OUTPUT
		this->CASCADEOUTLATB = CASCADEOUTLATB; // OUTPUT
		this->CASCADEOUTREGA = CASCADEOUTREGA; // OUTPUT
		this->CASCADEOUTREGB = CASCADEOUTREGB; // OUTPUT
		this->DBITERR = DBITERR; // OUTPUT
		this->DOA = DOA; // OUTPUT
		this->DOB = DOB; // OUTPUT
		this->DOPA = DOPA; // OUTPUT
		this->DOPB = DOPB; // OUTPUT
		this->ECCPARITY = ECCPARITY; // OUTPUT
		this->SBITERR = SBITERR; // OUTPUT
		this->ADDRA = ADDRA; // INPUT
		this->ADDRB = ADDRB; // INPUT
		this->CASCADEINLATA = CASCADEINLATA; // INPUT
		this->CASCADEINLATB = CASCADEINLATB; // INPUT
		this->CASCADEINREGA = CASCADEINREGA; // INPUT
		this->CASCADEINREGB = CASCADEINREGB; // INPUT
		this->CLKA = CLKA; // INPUT
		this->CLKB = CLKB; // INPUT
		this->DIA = DIA; // INPUT
		this->DIB = DIB; // INPUT
		this->DIPA = DIPA; // INPUT
		this->DIPB = DIPB; // INPUT
		this->ENA = ENA; // INPUT
		this->ENB = ENB; // INPUT
		this->GSR = GSR; // INPUT
		this->REGCEA = REGCEA; // INPUT
		this->REGCEB = REGCEB; // INPUT
		this->REGCLKA = REGCLKA; // INPUT
		this->REGCLKB = REGCLKB; // INPUT
		this->SSRA = SSRA; // INPUT
		this->SSRB = SSRB; // INPUT
		this->WEA = WEA; // INPUT
		this->WEB = WEB; // INPUT
	
		register_wait_on_event_nets();
	
	}
	
	void register_wait_on_event_nets(){
	// TODO
	}
	void calculate(int time){
	// TODO
	}
};


class prim_class_X_DSP48{
	//Verilog Parameters:
	int AREG;
	int BREG;
	int B_INPUT;
	int CARRYINREG;
	int CARRYINSELREG;
	int CREG;
	int LEGACY_MODE;
	int LOC;
	int MREG;
	int OPMODEREG;
	int PREG;
	int SUBTRACTREG;
	//Verilog Ports in definition order:
	NetFlow* BCOUT; // OUTPUT
	NetFlow* P; // OUTPUT
	NetFlow* PCOUT; // OUTPUT
	NetFlow* A; // INPUT
	NetFlow* B; // INPUT
	NetFlow* BCIN; // INPUT
	NetFlow* C; // INPUT
	NetFlow* CARRYIN; // INPUT
	NetFlow* CARRYINSEL; // INPUT
	NetFlow* CEA; // INPUT
	NetFlow* CEB; // INPUT
	NetFlow* CEC; // INPUT
	NetFlow* CECARRYIN; // INPUT
	NetFlow* CECINSUB; // INPUT
	NetFlow* CECTRL; // INPUT
	NetFlow* CEM; // INPUT
	NetFlow* CEP; // INPUT
	NetFlow* CLK; // INPUT
	NetFlow* OPMODE; // INPUT
	NetFlow* PCIN; // INPUT
	NetFlow* RSTA; // INPUT
	NetFlow* RSTB; // INPUT
	NetFlow* RSTC; // INPUT
	NetFlow* RSTCARRYIN; // INPUT
	NetFlow* RSTCTRL; // INPUT
	NetFlow* RSTM; // INPUT
	NetFlow* RSTP; // INPUT
	NetFlow* SUBTRACT; // INPUT
	
	prim_class_X_DSP48(
		//Verilog Parameters:
		int AREG, // Default: 1
		int BREG, // Default: 1
		int B_INPUT, // Default: "DIRECT"
		int CARRYINREG, // Default: 1
		int CARRYINSELREG, // Default: 1
		int CREG, // Default: 1
		int LEGACY_MODE, // Default: "MULT18X18S"
		int LOC, // Default: "UNPLACED"
		int MREG, // Default: 1
		int OPMODEREG, // Default: 1
		int PREG, // Default: 1
		int SUBTRACTREG, // Default: 1
		//Verilog Ports in definition order:
		NetFlow* BCOUT, // OUTPUT
		NetFlow* P, // OUTPUT
		NetFlow* PCOUT, // OUTPUT
		NetFlow* A, // INPUT
		NetFlow* B, // INPUT
		NetFlow* BCIN, // INPUT
		NetFlow* C, // INPUT
		NetFlow* CARRYIN, // INPUT
		NetFlow* CARRYINSEL, // INPUT
		NetFlow* CEA, // INPUT
		NetFlow* CEB, // INPUT
		NetFlow* CEC, // INPUT
		NetFlow* CECARRYIN, // INPUT
		NetFlow* CECINSUB, // INPUT
		NetFlow* CECTRL, // INPUT
		NetFlow* CEM, // INPUT
		NetFlow* CEP, // INPUT
		NetFlow* CLK, // INPUT
		NetFlow* OPMODE, // INPUT
		NetFlow* PCIN, // INPUT
		NetFlow* RSTA, // INPUT
		NetFlow* RSTB, // INPUT
		NetFlow* RSTC, // INPUT
		NetFlow* RSTCARRYIN, // INPUT
		NetFlow* RSTCTRL, // INPUT
		NetFlow* RSTM, // INPUT
		NetFlow* RSTP, // INPUT
		NetFlow* SUBTRACT // INPUT
		){
	
	// Assign parameters and ports: 
	//Verilog Parameters:
		this->AREG = AREG; // Default: 1
		this->BREG = BREG; // Default: 1
		this->B_INPUT = B_INPUT; // Default: "DIRECT"
		this->CARRYINREG = CARRYINREG; // Default: 1
		this->CARRYINSELREG = CARRYINSELREG; // Default: 1
		this->CREG = CREG; // Default: 1
		this->LEGACY_MODE = LEGACY_MODE; // Default: "MULT18X18S"
		this->LOC = LOC; // Default: "UNPLACED"
		this->MREG = MREG; // Default: 1
		this->OPMODEREG = OPMODEREG; // Default: 1
		this->PREG = PREG; // Default: 1
		this->SUBTRACTREG = SUBTRACTREG; // Default: 1
	//Verilog Ports in definition order:
		this->BCOUT = BCOUT; // OUTPUT
		this->P = P; // OUTPUT
		this->PCOUT = PCOUT; // OUTPUT
		this->A = A; // INPUT
		this->B = B; // INPUT
		this->BCIN = BCIN; // INPUT
		this->C = C; // INPUT
		this->CARRYIN = CARRYIN; // INPUT
		this->CARRYINSEL = CARRYINSEL; // INPUT
		this->CEA = CEA; // INPUT
		this->CEB = CEB; // INPUT
		this->CEC = CEC; // INPUT
		this->CECARRYIN = CECARRYIN; // INPUT
		this->CECINSUB = CECINSUB; // INPUT
		this->CECTRL = CECTRL; // INPUT
		this->CEM = CEM; // INPUT
		this->CEP = CEP; // INPUT
		this->CLK = CLK; // INPUT
		this->OPMODE = OPMODE; // INPUT
		this->PCIN = PCIN; // INPUT
		this->RSTA = RSTA; // INPUT
		this->RSTB = RSTB; // INPUT
		this->RSTC = RSTC; // INPUT
		this->RSTCARRYIN = RSTCARRYIN; // INPUT
		this->RSTCTRL = RSTCTRL; // INPUT
		this->RSTM = RSTM; // INPUT
		this->RSTP = RSTP; // INPUT
		this->SUBTRACT = SUBTRACT; // INPUT
	
		register_wait_on_event_nets();
	
	}
	
	void register_wait_on_event_nets(){
	// TODO
	}
	void calculate(int time){
	// TODO
	}
};


class prim_class_X_DCM_ADV{
	//Verilog Parameters:
	int CLKDV_DIVIDE;
	int CLKFX_DIVIDE;
	int CLKFX_MULTIPLY;
	int CLKIN_DIVIDE_BY_2;
	int CLKIN_PERIOD;
	int CLKOUT_PHASE_SHIFT;
	int CLK_FEEDBACK;
	int DCM_AUTOCALIBRATION;
	int DCM_PERFORMANCE_MODE;
	int DESKEW_ADJUST;
	int DFS_FREQUENCY_MODE;
	int DLL_FREQUENCY_MODE;
	int DUTY_CYCLE_CORRECTION;
	int FACTORY_JF;
	int MAXPERCLKIN;
	int MAXPERPSCLK;
	int PHASE_SHIFT;
	int SIM_CLKIN_CYCLE_JITTER;
	int SIM_CLKIN_PERIOD_JITTER;
	int SIM_DEVICE;
	int LOC;
	int STARTUP_WAIT;
	//Verilog Ports in definition order:
	NetFlow* CLK0; // OUTPUT
	NetFlow* CLK180; // OUTPUT
	NetFlow* CLK270; // OUTPUT
	NetFlow* CLK2X; // OUTPUT
	NetFlow* CLK2X180; // OUTPUT
	NetFlow* CLK90; // OUTPUT
	NetFlow* CLKDV; // OUTPUT
	NetFlow* CLKFX; // OUTPUT
	NetFlow* CLKFX180; // OUTPUT
	NetFlow* DO; // OUTPUT
	NetFlow* DRDY; // OUTPUT
	NetFlow* LOCKED; // OUTPUT
	NetFlow* PSDONE; // OUTPUT
	NetFlow* CLKFB; // INPUT
	NetFlow* CLKIN; // INPUT
	NetFlow* DADDR; // INPUT
	NetFlow* DCLK; // INPUT
	NetFlow* DEN; // INPUT
	NetFlow* DI; // INPUT
	NetFlow* DWE; // INPUT
	NetFlow* PSCLK; // INPUT
	NetFlow* PSEN; // INPUT
	NetFlow* PSINCDEC; // INPUT
	NetFlow* RST; // INPUT
	
	prim_class_X_DCM_ADV(
		//Verilog Parameters:
		int CLKDV_DIVIDE, // Default: 2.0
		int CLKFX_DIVIDE, // Default: 1
		int CLKFX_MULTIPLY, // Default: 4
		int CLKIN_DIVIDE_BY_2, // Default: "FALSE"
		int CLKIN_PERIOD, // Default: 10.0
		int CLKOUT_PHASE_SHIFT, // Default: "NONE"
		int CLK_FEEDBACK, // Default: "1X"
		int DCM_AUTOCALIBRATION, // Default: "TRUE"
		int DCM_PERFORMANCE_MODE, // Default: "MAX_SPEED"
		int DESKEW_ADJUST, // Default: "SYSTEM_SYNCHRONOUS"
		int DFS_FREQUENCY_MODE, // Default: "LOW"
		int DLL_FREQUENCY_MODE, // Default: "LOW"
		int DUTY_CYCLE_CORRECTION, // Default: "TRUE"
		int FACTORY_JF, // Default: 16'hF0F0
		int MAXPERCLKIN, // Default: 1000000
		int MAXPERPSCLK, // Default: 100000000
		int PHASE_SHIFT, // Default: 0
		int SIM_CLKIN_CYCLE_JITTER, // Default: 300
		int SIM_CLKIN_PERIOD_JITTER, // Default: 1000
		int SIM_DEVICE, // Default: "VIRTEX4"
		int LOC, // Default: "UNPLACED"
		int STARTUP_WAIT, // Default: "FALSE"
		//Verilog Ports in definition order:
		NetFlow* CLK0, // OUTPUT
		NetFlow* CLK180, // OUTPUT
		NetFlow* CLK270, // OUTPUT
		NetFlow* CLK2X, // OUTPUT
		NetFlow* CLK2X180, // OUTPUT
		NetFlow* CLK90, // OUTPUT
		NetFlow* CLKDV, // OUTPUT
		NetFlow* CLKFX, // OUTPUT
		NetFlow* CLKFX180, // OUTPUT
		NetFlow* DO, // OUTPUT
		NetFlow* DRDY, // OUTPUT
		NetFlow* LOCKED, // OUTPUT
		NetFlow* PSDONE, // OUTPUT
		NetFlow* CLKFB, // INPUT
		NetFlow* CLKIN, // INPUT
		NetFlow* DADDR, // INPUT
		NetFlow* DCLK, // INPUT
		NetFlow* DEN, // INPUT
		NetFlow* DI, // INPUT
		NetFlow* DWE, // INPUT
		NetFlow* PSCLK, // INPUT
		NetFlow* PSEN, // INPUT
		NetFlow* PSINCDEC, // INPUT
		NetFlow* RST // INPUT
		){
	
	// Assign parameters and ports: 
	//Verilog Parameters:
		this->CLKDV_DIVIDE = CLKDV_DIVIDE; // Default: 2.0
		this->CLKFX_DIVIDE = CLKFX_DIVIDE; // Default: 1
		this->CLKFX_MULTIPLY = CLKFX_MULTIPLY; // Default: 4
		this->CLKIN_DIVIDE_BY_2 = CLKIN_DIVIDE_BY_2; // Default: "FALSE"
		this->CLKIN_PERIOD = CLKIN_PERIOD; // Default: 10.0
		this->CLKOUT_PHASE_SHIFT = CLKOUT_PHASE_SHIFT; // Default: "NONE"
		this->CLK_FEEDBACK = CLK_FEEDBACK; // Default: "1X"
		this->DCM_AUTOCALIBRATION = DCM_AUTOCALIBRATION; // Default: "TRUE"
		this->DCM_PERFORMANCE_MODE = DCM_PERFORMANCE_MODE; // Default: "MAX_SPEED"
		this->DESKEW_ADJUST = DESKEW_ADJUST; // Default: "SYSTEM_SYNCHRONOUS"
		this->DFS_FREQUENCY_MODE = DFS_FREQUENCY_MODE; // Default: "LOW"
		this->DLL_FREQUENCY_MODE = DLL_FREQUENCY_MODE; // Default: "LOW"
		this->DUTY_CYCLE_CORRECTION = DUTY_CYCLE_CORRECTION; // Default: "TRUE"
		this->FACTORY_JF = FACTORY_JF; // Default: 16'hF0F0
		this->MAXPERCLKIN = MAXPERCLKIN; // Default: 1000000
		this->MAXPERPSCLK = MAXPERPSCLK; // Default: 100000000
		this->PHASE_SHIFT = PHASE_SHIFT; // Default: 0
		this->SIM_CLKIN_CYCLE_JITTER = SIM_CLKIN_CYCLE_JITTER; // Default: 300
		this->SIM_CLKIN_PERIOD_JITTER = SIM_CLKIN_PERIOD_JITTER; // Default: 1000
		this->SIM_DEVICE = SIM_DEVICE; // Default: "VIRTEX4"
		this->LOC = LOC; // Default: "UNPLACED"
		this->STARTUP_WAIT = STARTUP_WAIT; // Default: "FALSE"
	//Verilog Ports in definition order:
		this->CLK0 = CLK0; // OUTPUT
		this->CLK180 = CLK180; // OUTPUT
		this->CLK270 = CLK270; // OUTPUT
		this->CLK2X = CLK2X; // OUTPUT
		this->CLK2X180 = CLK2X180; // OUTPUT
		this->CLK90 = CLK90; // OUTPUT
		this->CLKDV = CLKDV; // OUTPUT
		this->CLKFX = CLKFX; // OUTPUT
		this->CLKFX180 = CLKFX180; // OUTPUT
		this->DO = DO; // OUTPUT
		this->DRDY = DRDY; // OUTPUT
		this->LOCKED = LOCKED; // OUTPUT
		this->PSDONE = PSDONE; // OUTPUT
		this->CLKFB = CLKFB; // INPUT
		this->CLKIN = CLKIN; // INPUT
		this->DADDR = DADDR; // INPUT
		this->DCLK = DCLK; // INPUT
		this->DEN = DEN; // INPUT
		this->DI = DI; // INPUT
		this->DWE = DWE; // INPUT
		this->PSCLK = PSCLK; // INPUT
		this->PSEN = PSEN; // INPUT
		this->PSINCDEC = PSINCDEC; // INPUT
		this->RST = RST; // INPUT
	
		register_wait_on_event_nets();
	
	}
	
	void register_wait_on_event_nets(){
	// TODO
	}
	void calculate(int time){
	// TODO
	}
};


class prim_class_x_dcm_adv_clock_divide_by_2{
	//Verilog Parameters:
	//Verilog Ports in definition order:
	NetFlow* clock; // INPUT
	NetFlow* clock_type; // INPUT
	NetFlow* clock_out; // OUTPUT
	NetFlow* rst; // INPUT
	
	prim_class_x_dcm_adv_clock_divide_by_2(
		//Verilog Parameters:
		//Verilog Ports in definition order:
		NetFlow* clock, // INPUT
		NetFlow* clock_type, // INPUT
		NetFlow* clock_out, // OUTPUT
		NetFlow* rst // INPUT
		){
	
	// Assign parameters and ports: 
	//Verilog Parameters:
	//Verilog Ports in definition order:
		this->clock = clock; // INPUT
		this->clock_type = clock_type; // INPUT
		this->clock_out = clock_out; // OUTPUT
		this->rst = rst; // INPUT
	
		register_wait_on_event_nets();
	
	}
	
	void register_wait_on_event_nets(){
	// TODO
	}
	void calculate(int time){
	// TODO
	}
};


class prim_class_x_dcm_adv_maximum_period_check{
	//Verilog Parameters:
	int clock_name;
	int maximum_period;
	//Verilog Ports in definition order:
	NetFlow* clock; // INPUT
	NetFlow* rst; // INPUT
	
	prim_class_x_dcm_adv_maximum_period_check(
		//Verilog Parameters:
		int clock_name, // Default: ""
		int maximum_period, // Default: 0
		//Verilog Ports in definition order:
		NetFlow* clock, // INPUT
		NetFlow* rst // INPUT
		){
	
	// Assign parameters and ports: 
	//Verilog Parameters:
		this->clock_name = clock_name; // Default: ""
		this->maximum_period = maximum_period; // Default: 0
	//Verilog Ports in definition order:
		this->clock = clock; // INPUT
		this->rst = rst; // INPUT
	
		register_wait_on_event_nets();
	
	}
	
	void register_wait_on_event_nets(){
	// TODO
	}
	void calculate(int time){
	// TODO
	}
};


class prim_class_x_dcm_adv_clock_lost{
	//Verilog Parameters:
	//Verilog Ports in definition order:
	NetFlow* clock; // INPUT
	NetFlow* enable; // INPUT
	NetFlow* lost; // OUTPUT
	NetFlow* rst; // INPUT
	
	prim_class_x_dcm_adv_clock_lost(
		//Verilog Parameters:
		//Verilog Ports in definition order:
		NetFlow* clock, // INPUT
		NetFlow* enable, // INPUT
		NetFlow* lost, // OUTPUT
		NetFlow* rst // INPUT
		){
	
	// Assign parameters and ports: 
	//Verilog Parameters:
	//Verilog Ports in definition order:
		this->clock = clock; // INPUT
		this->enable = enable; // INPUT
		this->lost = lost; // OUTPUT
		this->rst = rst; // INPUT
	
		register_wait_on_event_nets();
	
	}
	
	void register_wait_on_event_nets(){
	// TODO
	}
	void calculate(int time){
	// TODO
	}
};


class prim_class_X_AFIFO36_INTERNAL{
	//Verilog Parameters:
	int DATA_WIDTH;
	int DO_REG;
	int EN_SYN;
	int FIRST_WORD_FALL_THROUGH;
	int ALMOST_EMPTY_OFFSET;
	int ALMOST_FULL_OFFSET;
	int EN_ECC_WRITE;
	int EN_ECC_READ;
	int FIFO_SIZE;
	//Verilog Ports in definition order:
	NetFlow* ALMOSTEMPTY; // OUTPUT
	NetFlow* ALMOSTFULL; // OUTPUT
	NetFlow* DBITERR; // OUTPUT
	NetFlow* DO; // OUTPUT
	NetFlow* DOP; // OUTPUT
	NetFlow* ECCPARITY; // OUTPUT
	NetFlow* EMPTY; // OUTPUT
	NetFlow* FULL; // OUTPUT
	NetFlow* RDCOUNT; // OUTPUT
	NetFlow* RDERR; // OUTPUT
	NetFlow* SBITERR; // OUTPUT
	NetFlow* WRCOUNT; // OUTPUT
	NetFlow* WRERR; // OUTPUT
	NetFlow* DI; // INPUT
	NetFlow* DIP; // INPUT
	NetFlow* RDCLK; // INPUT
	NetFlow* RDEN; // INPUT
	NetFlow* RDRCLK; // INPUT
	NetFlow* RST; // INPUT
	NetFlow* WRCLK; // INPUT
	NetFlow* WREN; // INPUT
	
	prim_class_X_AFIFO36_INTERNAL(
		//Verilog Parameters:
		int DATA_WIDTH, // Default: 4
		int DO_REG, // Default: 1
		int EN_SYN, // Default: "FALSE"
		int FIRST_WORD_FALL_THROUGH, // Default: "FALSE"
		int ALMOST_EMPTY_OFFSET, // Default: 13'h0080
		int ALMOST_FULL_OFFSET, // Default: 13'h0080
		int EN_ECC_WRITE, // Default: "FALSE"
		int EN_ECC_READ, // Default: "FALSE"
		int FIFO_SIZE, // Default: 36
		//Verilog Ports in definition order:
		NetFlow* ALMOSTEMPTY, // OUTPUT
		NetFlow* ALMOSTFULL, // OUTPUT
		NetFlow* DBITERR, // OUTPUT
		NetFlow* DO, // OUTPUT
		NetFlow* DOP, // OUTPUT
		NetFlow* ECCPARITY, // OUTPUT
		NetFlow* EMPTY, // OUTPUT
		NetFlow* FULL, // OUTPUT
		NetFlow* RDCOUNT, // OUTPUT
		NetFlow* RDERR, // OUTPUT
		NetFlow* SBITERR, // OUTPUT
		NetFlow* WRCOUNT, // OUTPUT
		NetFlow* WRERR, // OUTPUT
		NetFlow* DI, // INPUT
		NetFlow* DIP, // INPUT
		NetFlow* RDCLK, // INPUT
		NetFlow* RDEN, // INPUT
		NetFlow* RDRCLK, // INPUT
		NetFlow* RST, // INPUT
		NetFlow* WRCLK, // INPUT
		NetFlow* WREN // INPUT
		){
	
	// Assign parameters and ports: 
	//Verilog Parameters:
		this->DATA_WIDTH = DATA_WIDTH; // Default: 4
		this->DO_REG = DO_REG; // Default: 1
		this->EN_SYN = EN_SYN; // Default: "FALSE"
		this->FIRST_WORD_FALL_THROUGH = FIRST_WORD_FALL_THROUGH; // Default: "FALSE"
		this->ALMOST_EMPTY_OFFSET = ALMOST_EMPTY_OFFSET; // Default: 13'h0080
		this->ALMOST_FULL_OFFSET = ALMOST_FULL_OFFSET; // Default: 13'h0080
		this->EN_ECC_WRITE = EN_ECC_WRITE; // Default: "FALSE"
		this->EN_ECC_READ = EN_ECC_READ; // Default: "FALSE"
		this->FIFO_SIZE = FIFO_SIZE; // Default: 36
	//Verilog Ports in definition order:
		this->ALMOSTEMPTY = ALMOSTEMPTY; // OUTPUT
		this->ALMOSTFULL = ALMOSTFULL; // OUTPUT
		this->DBITERR = DBITERR; // OUTPUT
		this->DO = DO; // OUTPUT
		this->DOP = DOP; // OUTPUT
		this->ECCPARITY = ECCPARITY; // OUTPUT
		this->EMPTY = EMPTY; // OUTPUT
		this->FULL = FULL; // OUTPUT
		this->RDCOUNT = RDCOUNT; // OUTPUT
		this->RDERR = RDERR; // OUTPUT
		this->SBITERR = SBITERR; // OUTPUT
		this->WRCOUNT = WRCOUNT; // OUTPUT
		this->WRERR = WRERR; // OUTPUT
		this->DI = DI; // INPUT
		this->DIP = DIP; // INPUT
		this->RDCLK = RDCLK; // INPUT
		this->RDEN = RDEN; // INPUT
		this->RDRCLK = RDRCLK; // INPUT
		this->RST = RST; // INPUT
		this->WRCLK = WRCLK; // INPUT
		this->WREN = WREN; // INPUT
	
		register_wait_on_event_nets();
	
	}
	
	void register_wait_on_event_nets(){
	// TODO
	}
	void calculate(int time){
	// TODO
	}
};


class prim_class_X_DSP48A{
	//Verilog Parameters:
	int A0REG;
	int A1REG;
	int B0REG;
	int B1REG;
	int CARRYINREG;
	int CARRYINSEL;
	int CREG;
	int DREG;
	int MREG;
	int OPMODEREG;
	int PREG;
	int RSTTYPE;
	int LOC;
	int B_INPUT;
	//Verilog Ports in definition order:
	NetFlow* BCOUT; // OUTPUT
	NetFlow* CARRYOUT; // OUTPUT
	NetFlow* P; // OUTPUT
	NetFlow* PCOUT; // OUTPUT
	NetFlow* A; // INPUT
	NetFlow* B; // INPUT
	NetFlow* BCIN; // INPUT
	NetFlow* C; // INPUT
	NetFlow* CARRYIN; // INPUT
	NetFlow* CEA; // INPUT
	NetFlow* CEB; // INPUT
	NetFlow* CEC; // INPUT
	NetFlow* CECARRYIN; // INPUT
	NetFlow* CED; // INPUT
	NetFlow* CEM; // INPUT
	NetFlow* CEOPMODE; // INPUT
	NetFlow* CEP; // INPUT
	NetFlow* CLK; // INPUT
	NetFlow* D; // INPUT
	NetFlow* OPMODE; // INPUT
	NetFlow* PCIN; // INPUT
	NetFlow* RSTA; // INPUT
	NetFlow* RSTB; // INPUT
	NetFlow* RSTC; // INPUT
	NetFlow* RSTCARRYIN; // INPUT
	NetFlow* RSTD; // INPUT
	NetFlow* RSTM; // INPUT
	NetFlow* RSTOPMODE; // INPUT
	NetFlow* RSTP; // INPUT
	
	prim_class_X_DSP48A(
		//Verilog Parameters:
		int A0REG, // Default: 0
		int A1REG, // Default: 1
		int B0REG, // Default: 0
		int B1REG, // Default: 1
		int CARRYINREG, // Default: 1
		int CARRYINSEL, // Default: "CARRYIN"
		int CREG, // Default: 1
		int DREG, // Default: 1
		int MREG, // Default: 1
		int OPMODEREG, // Default: 1
		int PREG, // Default: 1
		int RSTTYPE, // Default: "SYNC"
		int LOC, // Default: "UNPLACED"
		int B_INPUT, // Default: "DIRECT"
		//Verilog Ports in definition order:
		NetFlow* BCOUT, // OUTPUT
		NetFlow* CARRYOUT, // OUTPUT
		NetFlow* P, // OUTPUT
		NetFlow* PCOUT, // OUTPUT
		NetFlow* A, // INPUT
		NetFlow* B, // INPUT
		NetFlow* BCIN, // INPUT
		NetFlow* C, // INPUT
		NetFlow* CARRYIN, // INPUT
		NetFlow* CEA, // INPUT
		NetFlow* CEB, // INPUT
		NetFlow* CEC, // INPUT
		NetFlow* CECARRYIN, // INPUT
		NetFlow* CED, // INPUT
		NetFlow* CEM, // INPUT
		NetFlow* CEOPMODE, // INPUT
		NetFlow* CEP, // INPUT
		NetFlow* CLK, // INPUT
		NetFlow* D, // INPUT
		NetFlow* OPMODE, // INPUT
		NetFlow* PCIN, // INPUT
		NetFlow* RSTA, // INPUT
		NetFlow* RSTB, // INPUT
		NetFlow* RSTC, // INPUT
		NetFlow* RSTCARRYIN, // INPUT
		NetFlow* RSTD, // INPUT
		NetFlow* RSTM, // INPUT
		NetFlow* RSTOPMODE, // INPUT
		NetFlow* RSTP // INPUT
		){
	
	// Assign parameters and ports: 
	//Verilog Parameters:
		this->A0REG = A0REG; // Default: 0
		this->A1REG = A1REG; // Default: 1
		this->B0REG = B0REG; // Default: 0
		this->B1REG = B1REG; // Default: 1
		this->CARRYINREG = CARRYINREG; // Default: 1
		this->CARRYINSEL = CARRYINSEL; // Default: "CARRYIN"
		this->CREG = CREG; // Default: 1
		this->DREG = DREG; // Default: 1
		this->MREG = MREG; // Default: 1
		this->OPMODEREG = OPMODEREG; // Default: 1
		this->PREG = PREG; // Default: 1
		this->RSTTYPE = RSTTYPE; // Default: "SYNC"
		this->LOC = LOC; // Default: "UNPLACED"
		this->B_INPUT = B_INPUT; // Default: "DIRECT"
	//Verilog Ports in definition order:
		this->BCOUT = BCOUT; // OUTPUT
		this->CARRYOUT = CARRYOUT; // OUTPUT
		this->P = P; // OUTPUT
		this->PCOUT = PCOUT; // OUTPUT
		this->A = A; // INPUT
		this->B = B; // INPUT
		this->BCIN = BCIN; // INPUT
		this->C = C; // INPUT
		this->CARRYIN = CARRYIN; // INPUT
		this->CEA = CEA; // INPUT
		this->CEB = CEB; // INPUT
		this->CEC = CEC; // INPUT
		this->CECARRYIN = CECARRYIN; // INPUT
		this->CED = CED; // INPUT
		this->CEM = CEM; // INPUT
		this->CEOPMODE = CEOPMODE; // INPUT
		this->CEP = CEP; // INPUT
		this->CLK = CLK; // INPUT
		this->D = D; // INPUT
		this->OPMODE = OPMODE; // INPUT
		this->PCIN = PCIN; // INPUT
		this->RSTA = RSTA; // INPUT
		this->RSTB = RSTB; // INPUT
		this->RSTC = RSTC; // INPUT
		this->RSTCARRYIN = RSTCARRYIN; // INPUT
		this->RSTD = RSTD; // INPUT
		this->RSTM = RSTM; // INPUT
		this->RSTOPMODE = RSTOPMODE; // INPUT
		this->RSTP = RSTP; // INPUT
	
		register_wait_on_event_nets();
	
	}
	
	void register_wait_on_event_nets(){
	// TODO
	}
	void calculate(int time){
	// TODO
	}
};


class prim_class_X_EFUSE_USR{
	//Verilog Parameters:
	int LOC;
	int SIM_EFUSE_VALUE;
	//Verilog Ports in definition order:
	NetFlow* EFUSEUSR; // OUTPUT
	
	prim_class_X_EFUSE_USR(
		//Verilog Parameters:
		int LOC, // Default: "UNPLACED"
		int SIM_EFUSE_VALUE, // Default: 32'h00000000
		//Verilog Ports in definition order:
		NetFlow* EFUSEUSR // OUTPUT
		){
	
	// Assign parameters and ports: 
	//Verilog Parameters:
		this->LOC = LOC; // Default: "UNPLACED"
		this->SIM_EFUSE_VALUE = SIM_EFUSE_VALUE; // Default: 32'h00000000
	//Verilog Ports in definition order:
		this->EFUSEUSR = EFUSEUSR; // OUTPUT
	
		register_wait_on_event_nets();
	
	}
	
	void register_wait_on_event_nets(){
	// TODO
	}
	void calculate(int time){
	// TODO
	}
};


class prim_class_X_DSP48E1{
	//Verilog Parameters:
	int ACASCREG;
	int ADREG;
	int ALUMODEREG;
	int AREG;
	int AUTORESET_PATDET;
	int A_INPUT;
	int BCASCREG;
	int BREG;
	int B_INPUT;
	int CARRYINREG;
	int CARRYINSELREG;
	int CREG;
	int DREG;
	int INMODEREG;
	int MASK;
	int MREG;
	int OPMODEREG;
	int PATTERN;
	int PREG;
	int SEL_MASK;
	int SEL_PATTERN;
	int USE_DPORT;
	int USE_MULT;
	int USE_PATTERN_DETECT;
	int USE_SIMD;
	int LOC;
	//Verilog Ports in definition order:
	NetFlow* ACOUT; // OUTPUT
	NetFlow* BCOUT; // OUTPUT
	NetFlow* CARRYCASCOUT; // OUTPUT
	NetFlow* CARRYOUT; // OUTPUT
	NetFlow* MULTSIGNOUT; // OUTPUT
	NetFlow* OVERFLOW; // OUTPUT
	NetFlow* P; // OUTPUT
	NetFlow* PATTERNBDETECT; // OUTPUT
	NetFlow* PATTERNDETECT; // OUTPUT
	NetFlow* PCOUT; // OUTPUT
	NetFlow* UNDERFLOW; // OUTPUT
	NetFlow* A; // INPUT
	NetFlow* ACIN; // INPUT
	NetFlow* ALUMODE; // INPUT
	NetFlow* B; // INPUT
	NetFlow* BCIN; // INPUT
	NetFlow* C; // INPUT
	NetFlow* CARRYCASCIN; // INPUT
	NetFlow* CARRYIN; // INPUT
	NetFlow* CARRYINSEL; // INPUT
	NetFlow* CEA1; // INPUT
	NetFlow* CEA2; // INPUT
	NetFlow* CEAD; // INPUT
	NetFlow* CEALUMODE; // INPUT
	NetFlow* CEB1; // INPUT
	NetFlow* CEB2; // INPUT
	NetFlow* CEC; // INPUT
	NetFlow* CECARRYIN; // INPUT
	NetFlow* CECTRL; // INPUT
	NetFlow* CED; // INPUT
	NetFlow* CEINMODE; // INPUT
	NetFlow* CEM; // INPUT
	NetFlow* CEP; // INPUT
	NetFlow* CLK; // INPUT
	NetFlow* D; // INPUT
	NetFlow* INMODE; // INPUT
	NetFlow* MULTSIGNIN; // INPUT
	NetFlow* OPMODE; // INPUT
	NetFlow* PCIN; // INPUT
	NetFlow* RSTA; // INPUT
	NetFlow* RSTALLCARRYIN; // INPUT
	NetFlow* RSTALUMODE; // INPUT
	NetFlow* RSTB; // INPUT
	NetFlow* RSTC; // INPUT
	NetFlow* RSTCTRL; // INPUT
	NetFlow* RSTD; // INPUT
	NetFlow* RSTINMODE; // INPUT
	NetFlow* RSTM; // INPUT
	NetFlow* RSTP; // INPUT
	
	prim_class_X_DSP48E1(
		//Verilog Parameters:
		int ACASCREG, // Default: 1
		int ADREG, // Default: 1
		int ALUMODEREG, // Default: 1
		int AREG, // Default: 1
		int AUTORESET_PATDET, // Default: "NO_RESET"
		int A_INPUT, // Default: "DIRECT"
		int BCASCREG, // Default: 1
		int BREG, // Default: 1
		int B_INPUT, // Default: "DIRECT"
		int CARRYINREG, // Default: 1
		int CARRYINSELREG, // Default: 1
		int CREG, // Default: 1
		int DREG, // Default: 1
		int INMODEREG, // Default: 1
		int MASK, // Default: 48'h3FFFFFFFFFFF
		int MREG, // Default: 1
		int OPMODEREG, // Default: 1
		int PATTERN, // Default: 48'h000000000000
		int PREG, // Default: 1
		int SEL_MASK, // Default: "MASK"
		int SEL_PATTERN, // Default: "PATTERN"
		int USE_DPORT, // Default: "FALSE"
		int USE_MULT, // Default: "MULTIPLY"
		int USE_PATTERN_DETECT, // Default: "NO_PATDET"
		int USE_SIMD, // Default: "ONE48"
		int LOC, // Default: "UNPLACED"
		//Verilog Ports in definition order:
		NetFlow* ACOUT, // OUTPUT
		NetFlow* BCOUT, // OUTPUT
		NetFlow* CARRYCASCOUT, // OUTPUT
		NetFlow* CARRYOUT, // OUTPUT
		NetFlow* MULTSIGNOUT, // OUTPUT
		NetFlow* OVERFLOW, // OUTPUT
		NetFlow* P, // OUTPUT
		NetFlow* PATTERNBDETECT, // OUTPUT
		NetFlow* PATTERNDETECT, // OUTPUT
		NetFlow* PCOUT, // OUTPUT
		NetFlow* UNDERFLOW, // OUTPUT
		NetFlow* A, // INPUT
		NetFlow* ACIN, // INPUT
		NetFlow* ALUMODE, // INPUT
		NetFlow* B, // INPUT
		NetFlow* BCIN, // INPUT
		NetFlow* C, // INPUT
		NetFlow* CARRYCASCIN, // INPUT
		NetFlow* CARRYIN, // INPUT
		NetFlow* CARRYINSEL, // INPUT
		NetFlow* CEA1, // INPUT
		NetFlow* CEA2, // INPUT
		NetFlow* CEAD, // INPUT
		NetFlow* CEALUMODE, // INPUT
		NetFlow* CEB1, // INPUT
		NetFlow* CEB2, // INPUT
		NetFlow* CEC, // INPUT
		NetFlow* CECARRYIN, // INPUT
		NetFlow* CECTRL, // INPUT
		NetFlow* CED, // INPUT
		NetFlow* CEINMODE, // INPUT
		NetFlow* CEM, // INPUT
		NetFlow* CEP, // INPUT
		NetFlow* CLK, // INPUT
		NetFlow* D, // INPUT
		NetFlow* INMODE, // INPUT
		NetFlow* MULTSIGNIN, // INPUT
		NetFlow* OPMODE, // INPUT
		NetFlow* PCIN, // INPUT
		NetFlow* RSTA, // INPUT
		NetFlow* RSTALLCARRYIN, // INPUT
		NetFlow* RSTALUMODE, // INPUT
		NetFlow* RSTB, // INPUT
		NetFlow* RSTC, // INPUT
		NetFlow* RSTCTRL, // INPUT
		NetFlow* RSTD, // INPUT
		NetFlow* RSTINMODE, // INPUT
		NetFlow* RSTM, // INPUT
		NetFlow* RSTP // INPUT
		){
	
	// Assign parameters and ports: 
	//Verilog Parameters:
		this->ACASCREG = ACASCREG; // Default: 1
		this->ADREG = ADREG; // Default: 1
		this->ALUMODEREG = ALUMODEREG; // Default: 1
		this->AREG = AREG; // Default: 1
		this->AUTORESET_PATDET = AUTORESET_PATDET; // Default: "NO_RESET"
		this->A_INPUT = A_INPUT; // Default: "DIRECT"
		this->BCASCREG = BCASCREG; // Default: 1
		this->BREG = BREG; // Default: 1
		this->B_INPUT = B_INPUT; // Default: "DIRECT"
		this->CARRYINREG = CARRYINREG; // Default: 1
		this->CARRYINSELREG = CARRYINSELREG; // Default: 1
		this->CREG = CREG; // Default: 1
		this->DREG = DREG; // Default: 1
		this->INMODEREG = INMODEREG; // Default: 1
		this->MASK = MASK; // Default: 48'h3FFFFFFFFFFF
		this->MREG = MREG; // Default: 1
		this->OPMODEREG = OPMODEREG; // Default: 1
		this->PATTERN = PATTERN; // Default: 48'h000000000000
		this->PREG = PREG; // Default: 1
		this->SEL_MASK = SEL_MASK; // Default: "MASK"
		this->SEL_PATTERN = SEL_PATTERN; // Default: "PATTERN"
		this->USE_DPORT = USE_DPORT; // Default: "FALSE"
		this->USE_MULT = USE_MULT; // Default: "MULTIPLY"
		this->USE_PATTERN_DETECT = USE_PATTERN_DETECT; // Default: "NO_PATDET"
		this->USE_SIMD = USE_SIMD; // Default: "ONE48"
		this->LOC = LOC; // Default: "UNPLACED"
	//Verilog Ports in definition order:
		this->ACOUT = ACOUT; // OUTPUT
		this->BCOUT = BCOUT; // OUTPUT
		this->CARRYCASCOUT = CARRYCASCOUT; // OUTPUT
		this->CARRYOUT = CARRYOUT; // OUTPUT
		this->MULTSIGNOUT = MULTSIGNOUT; // OUTPUT
		this->OVERFLOW = OVERFLOW; // OUTPUT
		this->P = P; // OUTPUT
		this->PATTERNBDETECT = PATTERNBDETECT; // OUTPUT
		this->PATTERNDETECT = PATTERNDETECT; // OUTPUT
		this->PCOUT = PCOUT; // OUTPUT
		this->UNDERFLOW = UNDERFLOW; // OUTPUT
		this->A = A; // INPUT
		this->ACIN = ACIN; // INPUT
		this->ALUMODE = ALUMODE; // INPUT
		this->B = B; // INPUT
		this->BCIN = BCIN; // INPUT
		this->C = C; // INPUT
		this->CARRYCASCIN = CARRYCASCIN; // INPUT
		this->CARRYIN = CARRYIN; // INPUT
		this->CARRYINSEL = CARRYINSEL; // INPUT
		this->CEA1 = CEA1; // INPUT
		this->CEA2 = CEA2; // INPUT
		this->CEAD = CEAD; // INPUT
		this->CEALUMODE = CEALUMODE; // INPUT
		this->CEB1 = CEB1; // INPUT
		this->CEB2 = CEB2; // INPUT
		this->CEC = CEC; // INPUT
		this->CECARRYIN = CECARRYIN; // INPUT
		this->CECTRL = CECTRL; // INPUT
		this->CED = CED; // INPUT
		this->CEINMODE = CEINMODE; // INPUT
		this->CEM = CEM; // INPUT
		this->CEP = CEP; // INPUT
		this->CLK = CLK; // INPUT
		this->D = D; // INPUT
		this->INMODE = INMODE; // INPUT
		this->MULTSIGNIN = MULTSIGNIN; // INPUT
		this->OPMODE = OPMODE; // INPUT
		this->PCIN = PCIN; // INPUT
		this->RSTA = RSTA; // INPUT
		this->RSTALLCARRYIN = RSTALLCARRYIN; // INPUT
		this->RSTALUMODE = RSTALUMODE; // INPUT
		this->RSTB = RSTB; // INPUT
		this->RSTC = RSTC; // INPUT
		this->RSTCTRL = RSTCTRL; // INPUT
		this->RSTD = RSTD; // INPUT
		this->RSTINMODE = RSTINMODE; // INPUT
		this->RSTM = RSTM; // INPUT
		this->RSTP = RSTP; // INPUT
	
		register_wait_on_event_nets();
	
	}
	
	void register_wait_on_event_nets(){
	// TODO
	}
	void calculate(int time){
	// TODO
	}
};


class prim_class_X_FDD{
	//Verilog Parameters:
	int INIT;
	int LOC;
	//Verilog Ports in definition order:
	NetFlow* O; // OUTPUT
	NetFlow* CE; // INPUT
	NetFlow* CLK; // INPUT
	NetFlow* I; // INPUT
	NetFlow* RST; // INPUT
	NetFlow* SET; // INPUT
	
	prim_class_X_FDD(
		//Verilog Parameters:
		int INIT, // Default: 1'b0
		int LOC, // Default: "UNPLACED"
		//Verilog Ports in definition order:
		NetFlow* O, // OUTPUT
		NetFlow* CE, // INPUT
		NetFlow* CLK, // INPUT
		NetFlow* I, // INPUT
		NetFlow* RST, // INPUT
		NetFlow* SET // INPUT
		){
	
	// Assign parameters and ports: 
	//Verilog Parameters:
		this->INIT = INIT; // Default: 1'b0
		this->LOC = LOC; // Default: "UNPLACED"
	//Verilog Ports in definition order:
		this->O = O; // OUTPUT
		this->CE = CE; // INPUT
		this->CLK = CLK; // INPUT
		this->I = I; // INPUT
		this->RST = RST; // INPUT
		this->SET = SET; // INPUT
	
		register_wait_on_event_nets();
	
	}
	
	void register_wait_on_event_nets(){
	// TODO
	}
	void calculate(int time){
	// TODO
	}
};


class prim_class_X_FDDRCPE{
	//Verilog Parameters:
	int INIT;
	int LOC;
	//Verilog Ports in definition order:
	NetFlow* Q; // OUTPUT
	NetFlow* C0; // INPUT
	NetFlow* C1; // INPUT
	NetFlow* CE; // INPUT
	NetFlow* CLR; // INPUT
	NetFlow* D0; // INPUT
	NetFlow* D1; // INPUT
	NetFlow* PRE; // INPUT
	
	prim_class_X_FDDRCPE(
		//Verilog Parameters:
		int INIT, // Default: 1'b0
		int LOC, // Default: "UNPLACED"
		//Verilog Ports in definition order:
		NetFlow* Q, // OUTPUT
		NetFlow* C0, // INPUT
		NetFlow* C1, // INPUT
		NetFlow* CE, // INPUT
		NetFlow* CLR, // INPUT
		NetFlow* D0, // INPUT
		NetFlow* D1, // INPUT
		NetFlow* PRE // INPUT
		){
	
	// Assign parameters and ports: 
	//Verilog Parameters:
		this->INIT = INIT; // Default: 1'b0
		this->LOC = LOC; // Default: "UNPLACED"
	//Verilog Ports in definition order:
		this->Q = Q; // OUTPUT
		this->C0 = C0; // INPUT
		this->C1 = C1; // INPUT
		this->CE = CE; // INPUT
		this->CLR = CLR; // INPUT
		this->D0 = D0; // INPUT
		this->D1 = D1; // INPUT
		this->PRE = PRE; // INPUT
	
		register_wait_on_event_nets();
	
	}
	
	void register_wait_on_event_nets(){
	// TODO
	}
	void calculate(int time){
	// TODO
	}
};


class prim_class_X_DSP48A1{
	//Verilog Parameters:
	int A0REG;
	int A1REG;
	int B0REG;
	int B1REG;
	int CARRYINREG;
	int CARRYOUTREG;
	int CARRYINSEL;
	int CREG;
	int DREG;
	int MREG;
	int OPMODEREG;
	int PREG;
	int RSTTYPE;
	int LOC;
	int B_INPUT;
	//Verilog Ports in definition order:
	NetFlow* BCOUT; // OUTPUT
	NetFlow* CARRYOUT; // OUTPUT
	NetFlow* CARRYOUTF; // OUTPUT
	NetFlow* M; // OUTPUT
	NetFlow* P; // OUTPUT
	NetFlow* PCOUT; // OUTPUT
	NetFlow* A; // INPUT
	NetFlow* B; // INPUT
	NetFlow* BCIN; // INPUT
	NetFlow* C; // INPUT
	NetFlow* CARRYIN; // INPUT
	NetFlow* CEA; // INPUT
	NetFlow* CEB; // INPUT
	NetFlow* CEC; // INPUT
	NetFlow* CECARRYIN; // INPUT
	NetFlow* CED; // INPUT
	NetFlow* CEM; // INPUT
	NetFlow* CEOPMODE; // INPUT
	NetFlow* CEP; // INPUT
	NetFlow* CLK; // INPUT
	NetFlow* D; // INPUT
	NetFlow* OPMODE; // INPUT
	NetFlow* PCIN; // INPUT
	NetFlow* RSTA; // INPUT
	NetFlow* RSTB; // INPUT
	NetFlow* RSTC; // INPUT
	NetFlow* RSTCARRYIN; // INPUT
	NetFlow* RSTD; // INPUT
	NetFlow* RSTM; // INPUT
	NetFlow* RSTOPMODE; // INPUT
	NetFlow* RSTP; // INPUT
	
	prim_class_X_DSP48A1(
		//Verilog Parameters:
		int A0REG, // Default: 0
		int A1REG, // Default: 1
		int B0REG, // Default: 0
		int B1REG, // Default: 1
		int CARRYINREG, // Default: 1
		int CARRYOUTREG, // Default: 1
		int CARRYINSEL, // Default: "OPMODE5"
		int CREG, // Default: 1
		int DREG, // Default: 1
		int MREG, // Default: 1
		int OPMODEREG, // Default: 1
		int PREG, // Default: 1
		int RSTTYPE, // Default: "SYNC"
		int LOC, // Default: "UNPLACED"
		int B_INPUT, // Default: "DIRECT"
		//Verilog Ports in definition order:
		NetFlow* BCOUT, // OUTPUT
		NetFlow* CARRYOUT, // OUTPUT
		NetFlow* CARRYOUTF, // OUTPUT
		NetFlow* M, // OUTPUT
		NetFlow* P, // OUTPUT
		NetFlow* PCOUT, // OUTPUT
		NetFlow* A, // INPUT
		NetFlow* B, // INPUT
		NetFlow* BCIN, // INPUT
		NetFlow* C, // INPUT
		NetFlow* CARRYIN, // INPUT
		NetFlow* CEA, // INPUT
		NetFlow* CEB, // INPUT
		NetFlow* CEC, // INPUT
		NetFlow* CECARRYIN, // INPUT
		NetFlow* CED, // INPUT
		NetFlow* CEM, // INPUT
		NetFlow* CEOPMODE, // INPUT
		NetFlow* CEP, // INPUT
		NetFlow* CLK, // INPUT
		NetFlow* D, // INPUT
		NetFlow* OPMODE, // INPUT
		NetFlow* PCIN, // INPUT
		NetFlow* RSTA, // INPUT
		NetFlow* RSTB, // INPUT
		NetFlow* RSTC, // INPUT
		NetFlow* RSTCARRYIN, // INPUT
		NetFlow* RSTD, // INPUT
		NetFlow* RSTM, // INPUT
		NetFlow* RSTOPMODE, // INPUT
		NetFlow* RSTP // INPUT
		){
	
	// Assign parameters and ports: 
	//Verilog Parameters:
		this->A0REG = A0REG; // Default: 0
		this->A1REG = A1REG; // Default: 1
		this->B0REG = B0REG; // Default: 0
		this->B1REG = B1REG; // Default: 1
		this->CARRYINREG = CARRYINREG; // Default: 1
		this->CARRYOUTREG = CARRYOUTREG; // Default: 1
		this->CARRYINSEL = CARRYINSEL; // Default: "OPMODE5"
		this->CREG = CREG; // Default: 1
		this->DREG = DREG; // Default: 1
		this->MREG = MREG; // Default: 1
		this->OPMODEREG = OPMODEREG; // Default: 1
		this->PREG = PREG; // Default: 1
		this->RSTTYPE = RSTTYPE; // Default: "SYNC"
		this->LOC = LOC; // Default: "UNPLACED"
		this->B_INPUT = B_INPUT; // Default: "DIRECT"
	//Verilog Ports in definition order:
		this->BCOUT = BCOUT; // OUTPUT
		this->CARRYOUT = CARRYOUT; // OUTPUT
		this->CARRYOUTF = CARRYOUTF; // OUTPUT
		this->M = M; // OUTPUT
		this->P = P; // OUTPUT
		this->PCOUT = PCOUT; // OUTPUT
		this->A = A; // INPUT
		this->B = B; // INPUT
		this->BCIN = BCIN; // INPUT
		this->C = C; // INPUT
		this->CARRYIN = CARRYIN; // INPUT
		this->CEA = CEA; // INPUT
		this->CEB = CEB; // INPUT
		this->CEC = CEC; // INPUT
		this->CECARRYIN = CECARRYIN; // INPUT
		this->CED = CED; // INPUT
		this->CEM = CEM; // INPUT
		this->CEOPMODE = CEOPMODE; // INPUT
		this->CEP = CEP; // INPUT
		this->CLK = CLK; // INPUT
		this->D = D; // INPUT
		this->OPMODE = OPMODE; // INPUT
		this->PCIN = PCIN; // INPUT
		this->RSTA = RSTA; // INPUT
		this->RSTB = RSTB; // INPUT
		this->RSTC = RSTC; // INPUT
		this->RSTCARRYIN = RSTCARRYIN; // INPUT
		this->RSTD = RSTD; // INPUT
		this->RSTM = RSTM; // INPUT
		this->RSTOPMODE = RSTOPMODE; // INPUT
		this->RSTP = RSTP; // INPUT
	
		register_wait_on_event_nets();
	
	}
	
	void register_wait_on_event_nets(){
	// TODO
	}
	void calculate(int time){
	// TODO
	}
};


class prim_class_X_FF{
	//Verilog Parameters:
	int INIT;
	int LOC;
	int XON;
	int MSGON;
	//Verilog Ports in definition order:
	NetFlow* O; // OUTPUT
	NetFlow* CE; // INPUT
	NetFlow* CLK; // INPUT
	NetFlow* I; // INPUT
	NetFlow* RST; // INPUT
	NetFlow* SET; // INPUT
	
	prim_class_X_FF(
		//Verilog Parameters:
		int INIT, // Default: 1'b0
		int LOC, // Default: "UNPLACED"
		int XON, // Default: "TRUE"
		int MSGON, // Default: "TRUE"
		//Verilog Ports in definition order:
		NetFlow* O, // OUTPUT
		NetFlow* CE, // INPUT
		NetFlow* CLK, // INPUT
		NetFlow* I, // INPUT
		NetFlow* RST, // INPUT
		NetFlow* SET // INPUT
		){
	
	// Assign parameters and ports: 
	//Verilog Parameters:
		this->INIT = INIT; // Default: 1'b0
		this->LOC = LOC; // Default: "UNPLACED"
		this->XON = XON; // Default: "TRUE"
		this->MSGON = MSGON; // Default: "TRUE"
	//Verilog Ports in definition order:
		this->O = O; // OUTPUT
		this->CE = CE; // INPUT
		this->CLK = CLK; // INPUT
		this->I = I; // INPUT
		this->RST = RST; // INPUT
		this->SET = SET; // INPUT
	
		register_wait_on_event_nets();
	
	}
	
	void register_wait_on_event_nets(){
	// TODO
	}
	void calculate(int time){
	// TODO
	}
};


class prim_class_X_FDDRRSE{
	//Verilog Parameters:
	int INIT;
	int LOC;
	//Verilog Ports in definition order:
	NetFlow* Q; // OUTPUT
	NetFlow* C0; // INPUT
	NetFlow* C1; // INPUT
	NetFlow* CE; // INPUT
	NetFlow* D0; // INPUT
	NetFlow* D1; // INPUT
	NetFlow* R; // INPUT
	NetFlow* S; // INPUT
	
	prim_class_X_FDDRRSE(
		//Verilog Parameters:
		int INIT, // Default: 1'b0
		int LOC, // Default: "UNPLACED"
		//Verilog Ports in definition order:
		NetFlow* Q, // OUTPUT
		NetFlow* C0, // INPUT
		NetFlow* C1, // INPUT
		NetFlow* CE, // INPUT
		NetFlow* D0, // INPUT
		NetFlow* D1, // INPUT
		NetFlow* R, // INPUT
		NetFlow* S // INPUT
		){
	
	// Assign parameters and ports: 
	//Verilog Parameters:
		this->INIT = INIT; // Default: 1'b0
		this->LOC = LOC; // Default: "UNPLACED"
	//Verilog Ports in definition order:
		this->Q = Q; // OUTPUT
		this->C0 = C0; // INPUT
		this->C1 = C1; // INPUT
		this->CE = CE; // INPUT
		this->D0 = D0; // INPUT
		this->D1 = D1; // INPUT
		this->R = R; // INPUT
		this->S = S; // INPUT
	
		register_wait_on_event_nets();
	
	}
	
	void register_wait_on_event_nets(){
	// TODO
	}
	void calculate(int time){
	// TODO
	}
};


class prim_class_X_FF_CPLD{
	//Verilog Parameters:
	int INIT;
	int LOC;
	int XON;
	int MSGON;
	//Verilog Ports in definition order:
	NetFlow* O; // OUTPUT
	NetFlow* CE; // INPUT
	NetFlow* CLK; // INPUT
	NetFlow* I; // INPUT
	NetFlow* RST; // INPUT
	NetFlow* SET; // INPUT
	
	prim_class_X_FF_CPLD(
		//Verilog Parameters:
		int INIT, // Default: 1'b0
		int LOC, // Default: "UNPLACED"
		int XON, // Default: "TRUE"
		int MSGON, // Default: "TRUE"
		//Verilog Ports in definition order:
		NetFlow* O, // OUTPUT
		NetFlow* CE, // INPUT
		NetFlow* CLK, // INPUT
		NetFlow* I, // INPUT
		NetFlow* RST, // INPUT
		NetFlow* SET // INPUT
		){
	
	// Assign parameters and ports: 
	//Verilog Parameters:
		this->INIT = INIT; // Default: 1'b0
		this->LOC = LOC; // Default: "UNPLACED"
		this->XON = XON; // Default: "TRUE"
		this->MSGON = MSGON; // Default: "TRUE"
	//Verilog Ports in definition order:
		this->O = O; // OUTPUT
		this->CE = CE; // INPUT
		this->CLK = CLK; // INPUT
		this->I = I; // INPUT
		this->RST = RST; // INPUT
		this->SET = SET; // INPUT
	
		register_wait_on_event_nets();
	
	}
	
	void register_wait_on_event_nets(){
	// TODO
	}
	void calculate(int time){
	// TODO
	}
};


class prim_class_X_FIFO18{
	//Verilog Parameters:
	int ALMOST_EMPTY_OFFSET;
	int ALMOST_FULL_OFFSET;
	int DATA_WIDTH;
	int DO_REG;
	int EN_SYN;
	int FIRST_WORD_FALL_THROUGH;
	int LOC;
	//Verilog Ports in definition order:
	NetFlow* ALMOSTEMPTY; // OUTPUT
	NetFlow* ALMOSTFULL; // OUTPUT
	NetFlow* DO; // OUTPUT
	NetFlow* DOP; // OUTPUT
	NetFlow* EMPTY; // OUTPUT
	NetFlow* FULL; // OUTPUT
	NetFlow* RDCOUNT; // OUTPUT
	NetFlow* RDERR; // OUTPUT
	NetFlow* WRCOUNT; // OUTPUT
	NetFlow* WRERR; // OUTPUT
	NetFlow* DI; // INPUT
	NetFlow* DIP; // INPUT
	NetFlow* RDCLK; // INPUT
	NetFlow* RDEN; // INPUT
	NetFlow* RST; // INPUT
	NetFlow* WRCLK; // INPUT
	NetFlow* WREN; // INPUT
	
	prim_class_X_FIFO18(
		//Verilog Parameters:
		int ALMOST_EMPTY_OFFSET, // Default: 12'h080
		int ALMOST_FULL_OFFSET, // Default: 12'h080
		int DATA_WIDTH, // Default: 4
		int DO_REG, // Default: 1
		int EN_SYN, // Default: "FALSE"
		int FIRST_WORD_FALL_THROUGH, // Default: "FALSE"
		int LOC, // Default: "UNPLACED"
		//Verilog Ports in definition order:
		NetFlow* ALMOSTEMPTY, // OUTPUT
		NetFlow* ALMOSTFULL, // OUTPUT
		NetFlow* DO, // OUTPUT
		NetFlow* DOP, // OUTPUT
		NetFlow* EMPTY, // OUTPUT
		NetFlow* FULL, // OUTPUT
		NetFlow* RDCOUNT, // OUTPUT
		NetFlow* RDERR, // OUTPUT
		NetFlow* WRCOUNT, // OUTPUT
		NetFlow* WRERR, // OUTPUT
		NetFlow* DI, // INPUT
		NetFlow* DIP, // INPUT
		NetFlow* RDCLK, // INPUT
		NetFlow* RDEN, // INPUT
		NetFlow* RST, // INPUT
		NetFlow* WRCLK, // INPUT
		NetFlow* WREN // INPUT
		){
	
	// Assign parameters and ports: 
	//Verilog Parameters:
		this->ALMOST_EMPTY_OFFSET = ALMOST_EMPTY_OFFSET; // Default: 12'h080
		this->ALMOST_FULL_OFFSET = ALMOST_FULL_OFFSET; // Default: 12'h080
		this->DATA_WIDTH = DATA_WIDTH; // Default: 4
		this->DO_REG = DO_REG; // Default: 1
		this->EN_SYN = EN_SYN; // Default: "FALSE"
		this->FIRST_WORD_FALL_THROUGH = FIRST_WORD_FALL_THROUGH; // Default: "FALSE"
		this->LOC = LOC; // Default: "UNPLACED"
	//Verilog Ports in definition order:
		this->ALMOSTEMPTY = ALMOSTEMPTY; // OUTPUT
		this->ALMOSTFULL = ALMOSTFULL; // OUTPUT
		this->DO = DO; // OUTPUT
		this->DOP = DOP; // OUTPUT
		this->EMPTY = EMPTY; // OUTPUT
		this->FULL = FULL; // OUTPUT
		this->RDCOUNT = RDCOUNT; // OUTPUT
		this->RDERR = RDERR; // OUTPUT
		this->WRCOUNT = WRCOUNT; // OUTPUT
		this->WRERR = WRERR; // OUTPUT
		this->DI = DI; // INPUT
		this->DIP = DIP; // INPUT
		this->RDCLK = RDCLK; // INPUT
		this->RDEN = RDEN; // INPUT
		this->RST = RST; // INPUT
		this->WRCLK = WRCLK; // INPUT
		this->WREN = WREN; // INPUT
	
		register_wait_on_event_nets();
	
	}
	
	void register_wait_on_event_nets(){
	// TODO
	}
	void calculate(int time){
	// TODO
	}
};


class prim_class_X_EMAC{
	//Verilog Parameters:
	int LOC;
	//Verilog Ports in definition order:
	NetFlow* DCRHOSTDONEIR; // OUTPUT
	NetFlow* EMAC0CLIENTANINTERRUPT; // OUTPUT
	NetFlow* EMAC0CLIENTRXBADFRAME; // OUTPUT
	NetFlow* EMAC0CLIENTRXCLIENTCLKOUT; // OUTPUT
	NetFlow* EMAC0CLIENTRXD; // OUTPUT
	NetFlow* EMAC0CLIENTRXDVLD; // OUTPUT
	NetFlow* EMAC0CLIENTRXDVLDMSW; // OUTPUT
	NetFlow* EMAC0CLIENTRXDVREG6; // OUTPUT
	NetFlow* EMAC0CLIENTRXFRAMEDROP; // OUTPUT
	NetFlow* EMAC0CLIENTRXGOODFRAME; // OUTPUT
	NetFlow* EMAC0CLIENTRXSTATS; // OUTPUT
	NetFlow* EMAC0CLIENTRXSTATSBYTEVLD; // OUTPUT
	NetFlow* EMAC0CLIENTRXSTATSVLD; // OUTPUT
	NetFlow* EMAC0CLIENTTXACK; // OUTPUT
	NetFlow* EMAC0CLIENTTXCLIENTCLKOUT; // OUTPUT
	NetFlow* EMAC0CLIENTTXCOLLISION; // OUTPUT
	NetFlow* EMAC0CLIENTTXGMIIMIICLKOUT; // OUTPUT
	NetFlow* EMAC0CLIENTTXRETRANSMIT; // OUTPUT
	NetFlow* EMAC0CLIENTTXSTATS; // OUTPUT
	NetFlow* EMAC0CLIENTTXSTATSBYTEVLD; // OUTPUT
	NetFlow* EMAC0CLIENTTXSTATSVLD; // OUTPUT
	NetFlow* EMAC0PHYENCOMMAALIGN; // OUTPUT
	NetFlow* EMAC0PHYLOOPBACKMSB; // OUTPUT
	NetFlow* EMAC0PHYMCLKOUT; // OUTPUT
	NetFlow* EMAC0PHYMDOUT; // OUTPUT
	NetFlow* EMAC0PHYMDTRI; // OUTPUT
	NetFlow* EMAC0PHYMGTRXRESET; // OUTPUT
	NetFlow* EMAC0PHYMGTTXRESET; // OUTPUT
	NetFlow* EMAC0PHYPOWERDOWN; // OUTPUT
	NetFlow* EMAC0PHYSYNCACQSTATUS; // OUTPUT
	NetFlow* EMAC0PHYTXCHARDISPMODE; // OUTPUT
	NetFlow* EMAC0PHYTXCHARDISPVAL; // OUTPUT
	NetFlow* EMAC0PHYTXCHARISK; // OUTPUT
	NetFlow* EMAC0PHYTXCLK; // OUTPUT
	NetFlow* EMAC0PHYTXD; // OUTPUT
	NetFlow* EMAC0PHYTXEN; // OUTPUT
	NetFlow* EMAC0PHYTXER; // OUTPUT
	NetFlow* EMAC1CLIENTANINTERRUPT; // OUTPUT
	NetFlow* EMAC1CLIENTRXBADFRAME; // OUTPUT
	NetFlow* EMAC1CLIENTRXCLIENTCLKOUT; // OUTPUT
	NetFlow* EMAC1CLIENTRXD; // OUTPUT
	NetFlow* EMAC1CLIENTRXDVLD; // OUTPUT
	NetFlow* EMAC1CLIENTRXDVLDMSW; // OUTPUT
	NetFlow* EMAC1CLIENTRXDVREG6; // OUTPUT
	NetFlow* EMAC1CLIENTRXFRAMEDROP; // OUTPUT
	NetFlow* EMAC1CLIENTRXGOODFRAME; // OUTPUT
	NetFlow* EMAC1CLIENTRXSTATS; // OUTPUT
	NetFlow* EMAC1CLIENTRXSTATSBYTEVLD; // OUTPUT
	NetFlow* EMAC1CLIENTRXSTATSVLD; // OUTPUT
	NetFlow* EMAC1CLIENTTXACK; // OUTPUT
	NetFlow* EMAC1CLIENTTXCLIENTCLKOUT; // OUTPUT
	NetFlow* EMAC1CLIENTTXCOLLISION; // OUTPUT
	NetFlow* EMAC1CLIENTTXGMIIMIICLKOUT; // OUTPUT
	NetFlow* EMAC1CLIENTTXRETRANSMIT; // OUTPUT
	NetFlow* EMAC1CLIENTTXSTATS; // OUTPUT
	NetFlow* EMAC1CLIENTTXSTATSBYTEVLD; // OUTPUT
	NetFlow* EMAC1CLIENTTXSTATSVLD; // OUTPUT
	NetFlow* EMAC1PHYENCOMMAALIGN; // OUTPUT
	NetFlow* EMAC1PHYLOOPBACKMSB; // OUTPUT
	NetFlow* EMAC1PHYMCLKOUT; // OUTPUT
	NetFlow* EMAC1PHYMDOUT; // OUTPUT
	NetFlow* EMAC1PHYMDTRI; // OUTPUT
	NetFlow* EMAC1PHYMGTRXRESET; // OUTPUT
	NetFlow* EMAC1PHYMGTTXRESET; // OUTPUT
	NetFlow* EMAC1PHYPOWERDOWN; // OUTPUT
	NetFlow* EMAC1PHYSYNCACQSTATUS; // OUTPUT
	NetFlow* EMAC1PHYTXCHARDISPMODE; // OUTPUT
	NetFlow* EMAC1PHYTXCHARDISPVAL; // OUTPUT
	NetFlow* EMAC1PHYTXCHARISK; // OUTPUT
	NetFlow* EMAC1PHYTXCLK; // OUTPUT
	NetFlow* EMAC1PHYTXD; // OUTPUT
	NetFlow* EMAC1PHYTXEN; // OUTPUT
	NetFlow* EMAC1PHYTXER; // OUTPUT
	NetFlow* EMACDCRACK; // OUTPUT
	NetFlow* EMACDCRDBUS; // OUTPUT
	NetFlow* HOSTMIIMRDY; // OUTPUT
	NetFlow* HOSTRDDATA; // OUTPUT
	NetFlow* CLIENTEMAC0DCMLOCKED; // INPUT
	NetFlow* CLIENTEMAC0PAUSEREQ; // INPUT
	NetFlow* CLIENTEMAC0PAUSEVAL; // INPUT
	NetFlow* CLIENTEMAC0RXCLIENTCLKIN; // INPUT
	NetFlow* CLIENTEMAC0TXCLIENTCLKIN; // INPUT
	NetFlow* CLIENTEMAC0TXD; // INPUT
	NetFlow* CLIENTEMAC0TXDVLD; // INPUT
	NetFlow* CLIENTEMAC0TXDVLDMSW; // INPUT
	NetFlow* CLIENTEMAC0TXFIRSTBYTE; // INPUT
	NetFlow* CLIENTEMAC0TXGMIIMIICLKIN; // INPUT
	NetFlow* CLIENTEMAC0TXIFGDELAY; // INPUT
	NetFlow* CLIENTEMAC0TXUNDERRUN; // INPUT
	NetFlow* CLIENTEMAC1DCMLOCKED; // INPUT
	NetFlow* CLIENTEMAC1PAUSEREQ; // INPUT
	NetFlow* CLIENTEMAC1PAUSEVAL; // INPUT
	NetFlow* CLIENTEMAC1RXCLIENTCLKIN; // INPUT
	NetFlow* CLIENTEMAC1TXCLIENTCLKIN; // INPUT
	NetFlow* CLIENTEMAC1TXD; // INPUT
	NetFlow* CLIENTEMAC1TXDVLD; // INPUT
	NetFlow* CLIENTEMAC1TXDVLDMSW; // INPUT
	NetFlow* CLIENTEMAC1TXFIRSTBYTE; // INPUT
	NetFlow* CLIENTEMAC1TXGMIIMIICLKIN; // INPUT
	NetFlow* CLIENTEMAC1TXIFGDELAY; // INPUT
	NetFlow* CLIENTEMAC1TXUNDERRUN; // INPUT
	NetFlow* DCREMACABUS; // INPUT
	NetFlow* DCREMACCLK; // INPUT
	NetFlow* DCREMACDBUS; // INPUT
	NetFlow* DCREMACENABLE; // INPUT
	NetFlow* DCREMACREAD; // INPUT
	NetFlow* DCREMACWRITE; // INPUT
	NetFlow* HOSTADDR; // INPUT
	NetFlow* HOSTCLK; // INPUT
	NetFlow* HOSTEMAC1SEL; // INPUT
	NetFlow* HOSTMIIMSEL; // INPUT
	NetFlow* HOSTOPCODE; // INPUT
	NetFlow* HOSTREQ; // INPUT
	NetFlow* HOSTWRDATA; // INPUT
	NetFlow* PHYEMAC0COL; // INPUT
	NetFlow* PHYEMAC0CRS; // INPUT
	NetFlow* PHYEMAC0GTXCLK; // INPUT
	NetFlow* PHYEMAC0MCLKIN; // INPUT
	NetFlow* PHYEMAC0MDIN; // INPUT
	NetFlow* PHYEMAC0MIITXCLK; // INPUT
	NetFlow* PHYEMAC0PHYAD; // INPUT
	NetFlow* PHYEMAC0RXBUFERR; // INPUT
	NetFlow* PHYEMAC0RXBUFSTATUS; // INPUT
	NetFlow* PHYEMAC0RXCHARISCOMMA; // INPUT
	NetFlow* PHYEMAC0RXCHARISK; // INPUT
	NetFlow* PHYEMAC0RXCHECKINGCRC; // INPUT
	NetFlow* PHYEMAC0RXCLK; // INPUT
	NetFlow* PHYEMAC0RXCLKCORCNT; // INPUT
	NetFlow* PHYEMAC0RXCOMMADET; // INPUT
	NetFlow* PHYEMAC0RXD; // INPUT
	NetFlow* PHYEMAC0RXDISPERR; // INPUT
	NetFlow* PHYEMAC0RXDV; // INPUT
	NetFlow* PHYEMAC0RXER; // INPUT
	NetFlow* PHYEMAC0RXLOSSOFSYNC; // INPUT
	NetFlow* PHYEMAC0RXNOTINTABLE; // INPUT
	NetFlow* PHYEMAC0RXRUNDISP; // INPUT
	NetFlow* PHYEMAC0SIGNALDET; // INPUT
	NetFlow* PHYEMAC0TXBUFERR; // INPUT
	NetFlow* PHYEMAC1COL; // INPUT
	NetFlow* PHYEMAC1CRS; // INPUT
	NetFlow* PHYEMAC1GTXCLK; // INPUT
	NetFlow* PHYEMAC1MCLKIN; // INPUT
	NetFlow* PHYEMAC1MDIN; // INPUT
	NetFlow* PHYEMAC1MIITXCLK; // INPUT
	NetFlow* PHYEMAC1PHYAD; // INPUT
	NetFlow* PHYEMAC1RXBUFERR; // INPUT
	NetFlow* PHYEMAC1RXBUFSTATUS; // INPUT
	NetFlow* PHYEMAC1RXCHARISCOMMA; // INPUT
	NetFlow* PHYEMAC1RXCHARISK; // INPUT
	NetFlow* PHYEMAC1RXCHECKINGCRC; // INPUT
	NetFlow* PHYEMAC1RXCLK; // INPUT
	NetFlow* PHYEMAC1RXCLKCORCNT; // INPUT
	NetFlow* PHYEMAC1RXCOMMADET; // INPUT
	NetFlow* PHYEMAC1RXD; // INPUT
	NetFlow* PHYEMAC1RXDISPERR; // INPUT
	NetFlow* PHYEMAC1RXDV; // INPUT
	NetFlow* PHYEMAC1RXER; // INPUT
	NetFlow* PHYEMAC1RXLOSSOFSYNC; // INPUT
	NetFlow* PHYEMAC1RXNOTINTABLE; // INPUT
	NetFlow* PHYEMAC1RXRUNDISP; // INPUT
	NetFlow* PHYEMAC1SIGNALDET; // INPUT
	NetFlow* PHYEMAC1TXBUFERR; // INPUT
	NetFlow* RESET; // INPUT
	NetFlow* TIEEMAC0CONFIGVEC; // INPUT
	NetFlow* TIEEMAC0UNICASTADDR; // INPUT
	NetFlow* TIEEMAC1CONFIGVEC; // INPUT
	NetFlow* TIEEMAC1UNICASTADDR; // INPUT
	
	prim_class_X_EMAC(
		//Verilog Parameters:
		int LOC, // Default: "UNPLACED"
		//Verilog Ports in definition order:
		NetFlow* DCRHOSTDONEIR, // OUTPUT
		NetFlow* EMAC0CLIENTANINTERRUPT, // OUTPUT
		NetFlow* EMAC0CLIENTRXBADFRAME, // OUTPUT
		NetFlow* EMAC0CLIENTRXCLIENTCLKOUT, // OUTPUT
		NetFlow* EMAC0CLIENTRXD, // OUTPUT
		NetFlow* EMAC0CLIENTRXDVLD, // OUTPUT
		NetFlow* EMAC0CLIENTRXDVLDMSW, // OUTPUT
		NetFlow* EMAC0CLIENTRXDVREG6, // OUTPUT
		NetFlow* EMAC0CLIENTRXFRAMEDROP, // OUTPUT
		NetFlow* EMAC0CLIENTRXGOODFRAME, // OUTPUT
		NetFlow* EMAC0CLIENTRXSTATS, // OUTPUT
		NetFlow* EMAC0CLIENTRXSTATSBYTEVLD, // OUTPUT
		NetFlow* EMAC0CLIENTRXSTATSVLD, // OUTPUT
		NetFlow* EMAC0CLIENTTXACK, // OUTPUT
		NetFlow* EMAC0CLIENTTXCLIENTCLKOUT, // OUTPUT
		NetFlow* EMAC0CLIENTTXCOLLISION, // OUTPUT
		NetFlow* EMAC0CLIENTTXGMIIMIICLKOUT, // OUTPUT
		NetFlow* EMAC0CLIENTTXRETRANSMIT, // OUTPUT
		NetFlow* EMAC0CLIENTTXSTATS, // OUTPUT
		NetFlow* EMAC0CLIENTTXSTATSBYTEVLD, // OUTPUT
		NetFlow* EMAC0CLIENTTXSTATSVLD, // OUTPUT
		NetFlow* EMAC0PHYENCOMMAALIGN, // OUTPUT
		NetFlow* EMAC0PHYLOOPBACKMSB, // OUTPUT
		NetFlow* EMAC0PHYMCLKOUT, // OUTPUT
		NetFlow* EMAC0PHYMDOUT, // OUTPUT
		NetFlow* EMAC0PHYMDTRI, // OUTPUT
		NetFlow* EMAC0PHYMGTRXRESET, // OUTPUT
		NetFlow* EMAC0PHYMGTTXRESET, // OUTPUT
		NetFlow* EMAC0PHYPOWERDOWN, // OUTPUT
		NetFlow* EMAC0PHYSYNCACQSTATUS, // OUTPUT
		NetFlow* EMAC0PHYTXCHARDISPMODE, // OUTPUT
		NetFlow* EMAC0PHYTXCHARDISPVAL, // OUTPUT
		NetFlow* EMAC0PHYTXCHARISK, // OUTPUT
		NetFlow* EMAC0PHYTXCLK, // OUTPUT
		NetFlow* EMAC0PHYTXD, // OUTPUT
		NetFlow* EMAC0PHYTXEN, // OUTPUT
		NetFlow* EMAC0PHYTXER, // OUTPUT
		NetFlow* EMAC1CLIENTANINTERRUPT, // OUTPUT
		NetFlow* EMAC1CLIENTRXBADFRAME, // OUTPUT
		NetFlow* EMAC1CLIENTRXCLIENTCLKOUT, // OUTPUT
		NetFlow* EMAC1CLIENTRXD, // OUTPUT
		NetFlow* EMAC1CLIENTRXDVLD, // OUTPUT
		NetFlow* EMAC1CLIENTRXDVLDMSW, // OUTPUT
		NetFlow* EMAC1CLIENTRXDVREG6, // OUTPUT
		NetFlow* EMAC1CLIENTRXFRAMEDROP, // OUTPUT
		NetFlow* EMAC1CLIENTRXGOODFRAME, // OUTPUT
		NetFlow* EMAC1CLIENTRXSTATS, // OUTPUT
		NetFlow* EMAC1CLIENTRXSTATSBYTEVLD, // OUTPUT
		NetFlow* EMAC1CLIENTRXSTATSVLD, // OUTPUT
		NetFlow* EMAC1CLIENTTXACK, // OUTPUT
		NetFlow* EMAC1CLIENTTXCLIENTCLKOUT, // OUTPUT
		NetFlow* EMAC1CLIENTTXCOLLISION, // OUTPUT
		NetFlow* EMAC1CLIENTTXGMIIMIICLKOUT, // OUTPUT
		NetFlow* EMAC1CLIENTTXRETRANSMIT, // OUTPUT
		NetFlow* EMAC1CLIENTTXSTATS, // OUTPUT
		NetFlow* EMAC1CLIENTTXSTATSBYTEVLD, // OUTPUT
		NetFlow* EMAC1CLIENTTXSTATSVLD, // OUTPUT
		NetFlow* EMAC1PHYENCOMMAALIGN, // OUTPUT
		NetFlow* EMAC1PHYLOOPBACKMSB, // OUTPUT
		NetFlow* EMAC1PHYMCLKOUT, // OUTPUT
		NetFlow* EMAC1PHYMDOUT, // OUTPUT
		NetFlow* EMAC1PHYMDTRI, // OUTPUT
		NetFlow* EMAC1PHYMGTRXRESET, // OUTPUT
		NetFlow* EMAC1PHYMGTTXRESET, // OUTPUT
		NetFlow* EMAC1PHYPOWERDOWN, // OUTPUT
		NetFlow* EMAC1PHYSYNCACQSTATUS, // OUTPUT
		NetFlow* EMAC1PHYTXCHARDISPMODE, // OUTPUT
		NetFlow* EMAC1PHYTXCHARDISPVAL, // OUTPUT
		NetFlow* EMAC1PHYTXCHARISK, // OUTPUT
		NetFlow* EMAC1PHYTXCLK, // OUTPUT
		NetFlow* EMAC1PHYTXD, // OUTPUT
		NetFlow* EMAC1PHYTXEN, // OUTPUT
		NetFlow* EMAC1PHYTXER, // OUTPUT
		NetFlow* EMACDCRACK, // OUTPUT
		NetFlow* EMACDCRDBUS, // OUTPUT
		NetFlow* HOSTMIIMRDY, // OUTPUT
		NetFlow* HOSTRDDATA, // OUTPUT
		NetFlow* CLIENTEMAC0DCMLOCKED, // INPUT
		NetFlow* CLIENTEMAC0PAUSEREQ, // INPUT
		NetFlow* CLIENTEMAC0PAUSEVAL, // INPUT
		NetFlow* CLIENTEMAC0RXCLIENTCLKIN, // INPUT
		NetFlow* CLIENTEMAC0TXCLIENTCLKIN, // INPUT
		NetFlow* CLIENTEMAC0TXD, // INPUT
		NetFlow* CLIENTEMAC0TXDVLD, // INPUT
		NetFlow* CLIENTEMAC0TXDVLDMSW, // INPUT
		NetFlow* CLIENTEMAC0TXFIRSTBYTE, // INPUT
		NetFlow* CLIENTEMAC0TXGMIIMIICLKIN, // INPUT
		NetFlow* CLIENTEMAC0TXIFGDELAY, // INPUT
		NetFlow* CLIENTEMAC0TXUNDERRUN, // INPUT
		NetFlow* CLIENTEMAC1DCMLOCKED, // INPUT
		NetFlow* CLIENTEMAC1PAUSEREQ, // INPUT
		NetFlow* CLIENTEMAC1PAUSEVAL, // INPUT
		NetFlow* CLIENTEMAC1RXCLIENTCLKIN, // INPUT
		NetFlow* CLIENTEMAC1TXCLIENTCLKIN, // INPUT
		NetFlow* CLIENTEMAC1TXD, // INPUT
		NetFlow* CLIENTEMAC1TXDVLD, // INPUT
		NetFlow* CLIENTEMAC1TXDVLDMSW, // INPUT
		NetFlow* CLIENTEMAC1TXFIRSTBYTE, // INPUT
		NetFlow* CLIENTEMAC1TXGMIIMIICLKIN, // INPUT
		NetFlow* CLIENTEMAC1TXIFGDELAY, // INPUT
		NetFlow* CLIENTEMAC1TXUNDERRUN, // INPUT
		NetFlow* DCREMACABUS, // INPUT
		NetFlow* DCREMACCLK, // INPUT
		NetFlow* DCREMACDBUS, // INPUT
		NetFlow* DCREMACENABLE, // INPUT
		NetFlow* DCREMACREAD, // INPUT
		NetFlow* DCREMACWRITE, // INPUT
		NetFlow* HOSTADDR, // INPUT
		NetFlow* HOSTCLK, // INPUT
		NetFlow* HOSTEMAC1SEL, // INPUT
		NetFlow* HOSTMIIMSEL, // INPUT
		NetFlow* HOSTOPCODE, // INPUT
		NetFlow* HOSTREQ, // INPUT
		NetFlow* HOSTWRDATA, // INPUT
		NetFlow* PHYEMAC0COL, // INPUT
		NetFlow* PHYEMAC0CRS, // INPUT
		NetFlow* PHYEMAC0GTXCLK, // INPUT
		NetFlow* PHYEMAC0MCLKIN, // INPUT
		NetFlow* PHYEMAC0MDIN, // INPUT
		NetFlow* PHYEMAC0MIITXCLK, // INPUT
		NetFlow* PHYEMAC0PHYAD, // INPUT
		NetFlow* PHYEMAC0RXBUFERR, // INPUT
		NetFlow* PHYEMAC0RXBUFSTATUS, // INPUT
		NetFlow* PHYEMAC0RXCHARISCOMMA, // INPUT
		NetFlow* PHYEMAC0RXCHARISK, // INPUT
		NetFlow* PHYEMAC0RXCHECKINGCRC, // INPUT
		NetFlow* PHYEMAC0RXCLK, // INPUT
		NetFlow* PHYEMAC0RXCLKCORCNT, // INPUT
		NetFlow* PHYEMAC0RXCOMMADET, // INPUT
		NetFlow* PHYEMAC0RXD, // INPUT
		NetFlow* PHYEMAC0RXDISPERR, // INPUT
		NetFlow* PHYEMAC0RXDV, // INPUT
		NetFlow* PHYEMAC0RXER, // INPUT
		NetFlow* PHYEMAC0RXLOSSOFSYNC, // INPUT
		NetFlow* PHYEMAC0RXNOTINTABLE, // INPUT
		NetFlow* PHYEMAC0RXRUNDISP, // INPUT
		NetFlow* PHYEMAC0SIGNALDET, // INPUT
		NetFlow* PHYEMAC0TXBUFERR, // INPUT
		NetFlow* PHYEMAC1COL, // INPUT
		NetFlow* PHYEMAC1CRS, // INPUT
		NetFlow* PHYEMAC1GTXCLK, // INPUT
		NetFlow* PHYEMAC1MCLKIN, // INPUT
		NetFlow* PHYEMAC1MDIN, // INPUT
		NetFlow* PHYEMAC1MIITXCLK, // INPUT
		NetFlow* PHYEMAC1PHYAD, // INPUT
		NetFlow* PHYEMAC1RXBUFERR, // INPUT
		NetFlow* PHYEMAC1RXBUFSTATUS, // INPUT
		NetFlow* PHYEMAC1RXCHARISCOMMA, // INPUT
		NetFlow* PHYEMAC1RXCHARISK, // INPUT
		NetFlow* PHYEMAC1RXCHECKINGCRC, // INPUT
		NetFlow* PHYEMAC1RXCLK, // INPUT
		NetFlow* PHYEMAC1RXCLKCORCNT, // INPUT
		NetFlow* PHYEMAC1RXCOMMADET, // INPUT
		NetFlow* PHYEMAC1RXD, // INPUT
		NetFlow* PHYEMAC1RXDISPERR, // INPUT
		NetFlow* PHYEMAC1RXDV, // INPUT
		NetFlow* PHYEMAC1RXER, // INPUT
		NetFlow* PHYEMAC1RXLOSSOFSYNC, // INPUT
		NetFlow* PHYEMAC1RXNOTINTABLE, // INPUT
		NetFlow* PHYEMAC1RXRUNDISP, // INPUT
		NetFlow* PHYEMAC1SIGNALDET, // INPUT
		NetFlow* PHYEMAC1TXBUFERR, // INPUT
		NetFlow* RESET, // INPUT
		NetFlow* TIEEMAC0CONFIGVEC, // INPUT
		NetFlow* TIEEMAC0UNICASTADDR, // INPUT
		NetFlow* TIEEMAC1CONFIGVEC, // INPUT
		NetFlow* TIEEMAC1UNICASTADDR // INPUT
		){
	
	// Assign parameters and ports: 
	//Verilog Parameters:
		this->LOC = LOC; // Default: "UNPLACED"
	//Verilog Ports in definition order:
		this->DCRHOSTDONEIR = DCRHOSTDONEIR; // OUTPUT
		this->EMAC0CLIENTANINTERRUPT = EMAC0CLIENTANINTERRUPT; // OUTPUT
		this->EMAC0CLIENTRXBADFRAME = EMAC0CLIENTRXBADFRAME; // OUTPUT
		this->EMAC0CLIENTRXCLIENTCLKOUT = EMAC0CLIENTRXCLIENTCLKOUT; // OUTPUT
		this->EMAC0CLIENTRXD = EMAC0CLIENTRXD; // OUTPUT
		this->EMAC0CLIENTRXDVLD = EMAC0CLIENTRXDVLD; // OUTPUT
		this->EMAC0CLIENTRXDVLDMSW = EMAC0CLIENTRXDVLDMSW; // OUTPUT
		this->EMAC0CLIENTRXDVREG6 = EMAC0CLIENTRXDVREG6; // OUTPUT
		this->EMAC0CLIENTRXFRAMEDROP = EMAC0CLIENTRXFRAMEDROP; // OUTPUT
		this->EMAC0CLIENTRXGOODFRAME = EMAC0CLIENTRXGOODFRAME; // OUTPUT
		this->EMAC0CLIENTRXSTATS = EMAC0CLIENTRXSTATS; // OUTPUT
		this->EMAC0CLIENTRXSTATSBYTEVLD = EMAC0CLIENTRXSTATSBYTEVLD; // OUTPUT
		this->EMAC0CLIENTRXSTATSVLD = EMAC0CLIENTRXSTATSVLD; // OUTPUT
		this->EMAC0CLIENTTXACK = EMAC0CLIENTTXACK; // OUTPUT
		this->EMAC0CLIENTTXCLIENTCLKOUT = EMAC0CLIENTTXCLIENTCLKOUT; // OUTPUT
		this->EMAC0CLIENTTXCOLLISION = EMAC0CLIENTTXCOLLISION; // OUTPUT
		this->EMAC0CLIENTTXGMIIMIICLKOUT = EMAC0CLIENTTXGMIIMIICLKOUT; // OUTPUT
		this->EMAC0CLIENTTXRETRANSMIT = EMAC0CLIENTTXRETRANSMIT; // OUTPUT
		this->EMAC0CLIENTTXSTATS = EMAC0CLIENTTXSTATS; // OUTPUT
		this->EMAC0CLIENTTXSTATSBYTEVLD = EMAC0CLIENTTXSTATSBYTEVLD; // OUTPUT
		this->EMAC0CLIENTTXSTATSVLD = EMAC0CLIENTTXSTATSVLD; // OUTPUT
		this->EMAC0PHYENCOMMAALIGN = EMAC0PHYENCOMMAALIGN; // OUTPUT
		this->EMAC0PHYLOOPBACKMSB = EMAC0PHYLOOPBACKMSB; // OUTPUT
		this->EMAC0PHYMCLKOUT = EMAC0PHYMCLKOUT; // OUTPUT
		this->EMAC0PHYMDOUT = EMAC0PHYMDOUT; // OUTPUT
		this->EMAC0PHYMDTRI = EMAC0PHYMDTRI; // OUTPUT
		this->EMAC0PHYMGTRXRESET = EMAC0PHYMGTRXRESET; // OUTPUT
		this->EMAC0PHYMGTTXRESET = EMAC0PHYMGTTXRESET; // OUTPUT
		this->EMAC0PHYPOWERDOWN = EMAC0PHYPOWERDOWN; // OUTPUT
		this->EMAC0PHYSYNCACQSTATUS = EMAC0PHYSYNCACQSTATUS; // OUTPUT
		this->EMAC0PHYTXCHARDISPMODE = EMAC0PHYTXCHARDISPMODE; // OUTPUT
		this->EMAC0PHYTXCHARDISPVAL = EMAC0PHYTXCHARDISPVAL; // OUTPUT
		this->EMAC0PHYTXCHARISK = EMAC0PHYTXCHARISK; // OUTPUT
		this->EMAC0PHYTXCLK = EMAC0PHYTXCLK; // OUTPUT
		this->EMAC0PHYTXD = EMAC0PHYTXD; // OUTPUT
		this->EMAC0PHYTXEN = EMAC0PHYTXEN; // OUTPUT
		this->EMAC0PHYTXER = EMAC0PHYTXER; // OUTPUT
		this->EMAC1CLIENTANINTERRUPT = EMAC1CLIENTANINTERRUPT; // OUTPUT
		this->EMAC1CLIENTRXBADFRAME = EMAC1CLIENTRXBADFRAME; // OUTPUT
		this->EMAC1CLIENTRXCLIENTCLKOUT = EMAC1CLIENTRXCLIENTCLKOUT; // OUTPUT
		this->EMAC1CLIENTRXD = EMAC1CLIENTRXD; // OUTPUT
		this->EMAC1CLIENTRXDVLD = EMAC1CLIENTRXDVLD; // OUTPUT
		this->EMAC1CLIENTRXDVLDMSW = EMAC1CLIENTRXDVLDMSW; // OUTPUT
		this->EMAC1CLIENTRXDVREG6 = EMAC1CLIENTRXDVREG6; // OUTPUT
		this->EMAC1CLIENTRXFRAMEDROP = EMAC1CLIENTRXFRAMEDROP; // OUTPUT
		this->EMAC1CLIENTRXGOODFRAME = EMAC1CLIENTRXGOODFRAME; // OUTPUT
		this->EMAC1CLIENTRXSTATS = EMAC1CLIENTRXSTATS; // OUTPUT
		this->EMAC1CLIENTRXSTATSBYTEVLD = EMAC1CLIENTRXSTATSBYTEVLD; // OUTPUT
		this->EMAC1CLIENTRXSTATSVLD = EMAC1CLIENTRXSTATSVLD; // OUTPUT
		this->EMAC1CLIENTTXACK = EMAC1CLIENTTXACK; // OUTPUT
		this->EMAC1CLIENTTXCLIENTCLKOUT = EMAC1CLIENTTXCLIENTCLKOUT; // OUTPUT
		this->EMAC1CLIENTTXCOLLISION = EMAC1CLIENTTXCOLLISION; // OUTPUT
		this->EMAC1CLIENTTXGMIIMIICLKOUT = EMAC1CLIENTTXGMIIMIICLKOUT; // OUTPUT
		this->EMAC1CLIENTTXRETRANSMIT = EMAC1CLIENTTXRETRANSMIT; // OUTPUT
		this->EMAC1CLIENTTXSTATS = EMAC1CLIENTTXSTATS; // OUTPUT
		this->EMAC1CLIENTTXSTATSBYTEVLD = EMAC1CLIENTTXSTATSBYTEVLD; // OUTPUT
		this->EMAC1CLIENTTXSTATSVLD = EMAC1CLIENTTXSTATSVLD; // OUTPUT
		this->EMAC1PHYENCOMMAALIGN = EMAC1PHYENCOMMAALIGN; // OUTPUT
		this->EMAC1PHYLOOPBACKMSB = EMAC1PHYLOOPBACKMSB; // OUTPUT
		this->EMAC1PHYMCLKOUT = EMAC1PHYMCLKOUT; // OUTPUT
		this->EMAC1PHYMDOUT = EMAC1PHYMDOUT; // OUTPUT
		this->EMAC1PHYMDTRI = EMAC1PHYMDTRI; // OUTPUT
		this->EMAC1PHYMGTRXRESET = EMAC1PHYMGTRXRESET; // OUTPUT
		this->EMAC1PHYMGTTXRESET = EMAC1PHYMGTTXRESET; // OUTPUT
		this->EMAC1PHYPOWERDOWN = EMAC1PHYPOWERDOWN; // OUTPUT
		this->EMAC1PHYSYNCACQSTATUS = EMAC1PHYSYNCACQSTATUS; // OUTPUT
		this->EMAC1PHYTXCHARDISPMODE = EMAC1PHYTXCHARDISPMODE; // OUTPUT
		this->EMAC1PHYTXCHARDISPVAL = EMAC1PHYTXCHARDISPVAL; // OUTPUT
		this->EMAC1PHYTXCHARISK = EMAC1PHYTXCHARISK; // OUTPUT
		this->EMAC1PHYTXCLK = EMAC1PHYTXCLK; // OUTPUT
		this->EMAC1PHYTXD = EMAC1PHYTXD; // OUTPUT
		this->EMAC1PHYTXEN = EMAC1PHYTXEN; // OUTPUT
		this->EMAC1PHYTXER = EMAC1PHYTXER; // OUTPUT
		this->EMACDCRACK = EMACDCRACK; // OUTPUT
		this->EMACDCRDBUS = EMACDCRDBUS; // OUTPUT
		this->HOSTMIIMRDY = HOSTMIIMRDY; // OUTPUT
		this->HOSTRDDATA = HOSTRDDATA; // OUTPUT
		this->CLIENTEMAC0DCMLOCKED = CLIENTEMAC0DCMLOCKED; // INPUT
		this->CLIENTEMAC0PAUSEREQ = CLIENTEMAC0PAUSEREQ; // INPUT
		this->CLIENTEMAC0PAUSEVAL = CLIENTEMAC0PAUSEVAL; // INPUT
		this->CLIENTEMAC0RXCLIENTCLKIN = CLIENTEMAC0RXCLIENTCLKIN; // INPUT
		this->CLIENTEMAC0TXCLIENTCLKIN = CLIENTEMAC0TXCLIENTCLKIN; // INPUT
		this->CLIENTEMAC0TXD = CLIENTEMAC0TXD; // INPUT
		this->CLIENTEMAC0TXDVLD = CLIENTEMAC0TXDVLD; // INPUT
		this->CLIENTEMAC0TXDVLDMSW = CLIENTEMAC0TXDVLDMSW; // INPUT
		this->CLIENTEMAC0TXFIRSTBYTE = CLIENTEMAC0TXFIRSTBYTE; // INPUT
		this->CLIENTEMAC0TXGMIIMIICLKIN = CLIENTEMAC0TXGMIIMIICLKIN; // INPUT
		this->CLIENTEMAC0TXIFGDELAY = CLIENTEMAC0TXIFGDELAY; // INPUT
		this->CLIENTEMAC0TXUNDERRUN = CLIENTEMAC0TXUNDERRUN; // INPUT
		this->CLIENTEMAC1DCMLOCKED = CLIENTEMAC1DCMLOCKED; // INPUT
		this->CLIENTEMAC1PAUSEREQ = CLIENTEMAC1PAUSEREQ; // INPUT
		this->CLIENTEMAC1PAUSEVAL = CLIENTEMAC1PAUSEVAL; // INPUT
		this->CLIENTEMAC1RXCLIENTCLKIN = CLIENTEMAC1RXCLIENTCLKIN; // INPUT
		this->CLIENTEMAC1TXCLIENTCLKIN = CLIENTEMAC1TXCLIENTCLKIN; // INPUT
		this->CLIENTEMAC1TXD = CLIENTEMAC1TXD; // INPUT
		this->CLIENTEMAC1TXDVLD = CLIENTEMAC1TXDVLD; // INPUT
		this->CLIENTEMAC1TXDVLDMSW = CLIENTEMAC1TXDVLDMSW; // INPUT
		this->CLIENTEMAC1TXFIRSTBYTE = CLIENTEMAC1TXFIRSTBYTE; // INPUT
		this->CLIENTEMAC1TXGMIIMIICLKIN = CLIENTEMAC1TXGMIIMIICLKIN; // INPUT
		this->CLIENTEMAC1TXIFGDELAY = CLIENTEMAC1TXIFGDELAY; // INPUT
		this->CLIENTEMAC1TXUNDERRUN = CLIENTEMAC1TXUNDERRUN; // INPUT
		this->DCREMACABUS = DCREMACABUS; // INPUT
		this->DCREMACCLK = DCREMACCLK; // INPUT
		this->DCREMACDBUS = DCREMACDBUS; // INPUT
		this->DCREMACENABLE = DCREMACENABLE; // INPUT
		this->DCREMACREAD = DCREMACREAD; // INPUT
		this->DCREMACWRITE = DCREMACWRITE; // INPUT
		this->HOSTADDR = HOSTADDR; // INPUT
		this->HOSTCLK = HOSTCLK; // INPUT
		this->HOSTEMAC1SEL = HOSTEMAC1SEL; // INPUT
		this->HOSTMIIMSEL = HOSTMIIMSEL; // INPUT
		this->HOSTOPCODE = HOSTOPCODE; // INPUT
		this->HOSTREQ = HOSTREQ; // INPUT
		this->HOSTWRDATA = HOSTWRDATA; // INPUT
		this->PHYEMAC0COL = PHYEMAC0COL; // INPUT
		this->PHYEMAC0CRS = PHYEMAC0CRS; // INPUT
		this->PHYEMAC0GTXCLK = PHYEMAC0GTXCLK; // INPUT
		this->PHYEMAC0MCLKIN = PHYEMAC0MCLKIN; // INPUT
		this->PHYEMAC0MDIN = PHYEMAC0MDIN; // INPUT
		this->PHYEMAC0MIITXCLK = PHYEMAC0MIITXCLK; // INPUT
		this->PHYEMAC0PHYAD = PHYEMAC0PHYAD; // INPUT
		this->PHYEMAC0RXBUFERR = PHYEMAC0RXBUFERR; // INPUT
		this->PHYEMAC0RXBUFSTATUS = PHYEMAC0RXBUFSTATUS; // INPUT
		this->PHYEMAC0RXCHARISCOMMA = PHYEMAC0RXCHARISCOMMA; // INPUT
		this->PHYEMAC0RXCHARISK = PHYEMAC0RXCHARISK; // INPUT
		this->PHYEMAC0RXCHECKINGCRC = PHYEMAC0RXCHECKINGCRC; // INPUT
		this->PHYEMAC0RXCLK = PHYEMAC0RXCLK; // INPUT
		this->PHYEMAC0RXCLKCORCNT = PHYEMAC0RXCLKCORCNT; // INPUT
		this->PHYEMAC0RXCOMMADET = PHYEMAC0RXCOMMADET; // INPUT
		this->PHYEMAC0RXD = PHYEMAC0RXD; // INPUT
		this->PHYEMAC0RXDISPERR = PHYEMAC0RXDISPERR; // INPUT
		this->PHYEMAC0RXDV = PHYEMAC0RXDV; // INPUT
		this->PHYEMAC0RXER = PHYEMAC0RXER; // INPUT
		this->PHYEMAC0RXLOSSOFSYNC = PHYEMAC0RXLOSSOFSYNC; // INPUT
		this->PHYEMAC0RXNOTINTABLE = PHYEMAC0RXNOTINTABLE; // INPUT
		this->PHYEMAC0RXRUNDISP = PHYEMAC0RXRUNDISP; // INPUT
		this->PHYEMAC0SIGNALDET = PHYEMAC0SIGNALDET; // INPUT
		this->PHYEMAC0TXBUFERR = PHYEMAC0TXBUFERR; // INPUT
		this->PHYEMAC1COL = PHYEMAC1COL; // INPUT
		this->PHYEMAC1CRS = PHYEMAC1CRS; // INPUT
		this->PHYEMAC1GTXCLK = PHYEMAC1GTXCLK; // INPUT
		this->PHYEMAC1MCLKIN = PHYEMAC1MCLKIN; // INPUT
		this->PHYEMAC1MDIN = PHYEMAC1MDIN; // INPUT
		this->PHYEMAC1MIITXCLK = PHYEMAC1MIITXCLK; // INPUT
		this->PHYEMAC1PHYAD = PHYEMAC1PHYAD; // INPUT
		this->PHYEMAC1RXBUFERR = PHYEMAC1RXBUFERR; // INPUT
		this->PHYEMAC1RXBUFSTATUS = PHYEMAC1RXBUFSTATUS; // INPUT
		this->PHYEMAC1RXCHARISCOMMA = PHYEMAC1RXCHARISCOMMA; // INPUT
		this->PHYEMAC1RXCHARISK = PHYEMAC1RXCHARISK; // INPUT
		this->PHYEMAC1RXCHECKINGCRC = PHYEMAC1RXCHECKINGCRC; // INPUT
		this->PHYEMAC1RXCLK = PHYEMAC1RXCLK; // INPUT
		this->PHYEMAC1RXCLKCORCNT = PHYEMAC1RXCLKCORCNT; // INPUT
		this->PHYEMAC1RXCOMMADET = PHYEMAC1RXCOMMADET; // INPUT
		this->PHYEMAC1RXD = PHYEMAC1RXD; // INPUT
		this->PHYEMAC1RXDISPERR = PHYEMAC1RXDISPERR; // INPUT
		this->PHYEMAC1RXDV = PHYEMAC1RXDV; // INPUT
		this->PHYEMAC1RXER = PHYEMAC1RXER; // INPUT
		this->PHYEMAC1RXLOSSOFSYNC = PHYEMAC1RXLOSSOFSYNC; // INPUT
		this->PHYEMAC1RXNOTINTABLE = PHYEMAC1RXNOTINTABLE; // INPUT
		this->PHYEMAC1RXRUNDISP = PHYEMAC1RXRUNDISP; // INPUT
		this->PHYEMAC1SIGNALDET = PHYEMAC1SIGNALDET; // INPUT
		this->PHYEMAC1TXBUFERR = PHYEMAC1TXBUFERR; // INPUT
		this->RESET = RESET; // INPUT
		this->TIEEMAC0CONFIGVEC = TIEEMAC0CONFIGVEC; // INPUT
		this->TIEEMAC0UNICASTADDR = TIEEMAC0UNICASTADDR; // INPUT
		this->TIEEMAC1CONFIGVEC = TIEEMAC1CONFIGVEC; // INPUT
		this->TIEEMAC1UNICASTADDR = TIEEMAC1UNICASTADDR; // INPUT
	
		register_wait_on_event_nets();
	
	}
	
	void register_wait_on_event_nets(){
	// TODO
	}
	void calculate(int time){
	// TODO
	}
};


class prim_class_X_FIFO18_36{
	//Verilog Parameters:
	int ALMOST_EMPTY_OFFSET;
	int ALMOST_FULL_OFFSET;
	int DO_REG;
	int EN_SYN;
	int FIRST_WORD_FALL_THROUGH;
	int LOC;
	//Verilog Ports in definition order:
	NetFlow* ALMOSTEMPTY; // OUTPUT
	NetFlow* ALMOSTFULL; // OUTPUT
	NetFlow* DO; // OUTPUT
	NetFlow* DOP; // OUTPUT
	NetFlow* EMPTY; // OUTPUT
	NetFlow* FULL; // OUTPUT
	NetFlow* RDCOUNT; // OUTPUT
	NetFlow* RDERR; // OUTPUT
	NetFlow* WRCOUNT; // OUTPUT
	NetFlow* WRERR; // OUTPUT
	NetFlow* DI; // INPUT
	NetFlow* DIP; // INPUT
	NetFlow* RDCLK; // INPUT
	NetFlow* RDEN; // INPUT
	NetFlow* RST; // INPUT
	NetFlow* WRCLK; // INPUT
	NetFlow* WREN; // INPUT
	
	prim_class_X_FIFO18_36(
		//Verilog Parameters:
		int ALMOST_EMPTY_OFFSET, // Default: 12'h080
		int ALMOST_FULL_OFFSET, // Default: 12'h080
		int DO_REG, // Default: 1
		int EN_SYN, // Default: "FALSE"
		int FIRST_WORD_FALL_THROUGH, // Default: "FALSE"
		int LOC, // Default: "UNPLACED"
		//Verilog Ports in definition order:
		NetFlow* ALMOSTEMPTY, // OUTPUT
		NetFlow* ALMOSTFULL, // OUTPUT
		NetFlow* DO, // OUTPUT
		NetFlow* DOP, // OUTPUT
		NetFlow* EMPTY, // OUTPUT
		NetFlow* FULL, // OUTPUT
		NetFlow* RDCOUNT, // OUTPUT
		NetFlow* RDERR, // OUTPUT
		NetFlow* WRCOUNT, // OUTPUT
		NetFlow* WRERR, // OUTPUT
		NetFlow* DI, // INPUT
		NetFlow* DIP, // INPUT
		NetFlow* RDCLK, // INPUT
		NetFlow* RDEN, // INPUT
		NetFlow* RST, // INPUT
		NetFlow* WRCLK, // INPUT
		NetFlow* WREN // INPUT
		){
	
	// Assign parameters and ports: 
	//Verilog Parameters:
		this->ALMOST_EMPTY_OFFSET = ALMOST_EMPTY_OFFSET; // Default: 12'h080
		this->ALMOST_FULL_OFFSET = ALMOST_FULL_OFFSET; // Default: 12'h080
		this->DO_REG = DO_REG; // Default: 1
		this->EN_SYN = EN_SYN; // Default: "FALSE"
		this->FIRST_WORD_FALL_THROUGH = FIRST_WORD_FALL_THROUGH; // Default: "FALSE"
		this->LOC = LOC; // Default: "UNPLACED"
	//Verilog Ports in definition order:
		this->ALMOSTEMPTY = ALMOSTEMPTY; // OUTPUT
		this->ALMOSTFULL = ALMOSTFULL; // OUTPUT
		this->DO = DO; // OUTPUT
		this->DOP = DOP; // OUTPUT
		this->EMPTY = EMPTY; // OUTPUT
		this->FULL = FULL; // OUTPUT
		this->RDCOUNT = RDCOUNT; // OUTPUT
		this->RDERR = RDERR; // OUTPUT
		this->WRCOUNT = WRCOUNT; // OUTPUT
		this->WRERR = WRERR; // OUTPUT
		this->DI = DI; // INPUT
		this->DIP = DIP; // INPUT
		this->RDCLK = RDCLK; // INPUT
		this->RDEN = RDEN; // INPUT
		this->RST = RST; // INPUT
		this->WRCLK = WRCLK; // INPUT
		this->WREN = WREN; // INPUT
	
		register_wait_on_event_nets();
	
	}
	
	void register_wait_on_event_nets(){
	// TODO
	}
	void calculate(int time){
	// TODO
	}
};


class prim_class_X_DSP48E{
	//Verilog Parameters:
	int ACASCREG;
	int ALUMODEREG;
	int AREG;
	int AUTORESET_PATTERN_DETECT;
	int AUTORESET_PATTERN_DETECT_OPTINV;
	int A_INPUT;
	int BCASCREG;
	int BREG;
	int B_INPUT;
	int CARRYINREG;
	int CARRYINSELREG;
	int CREG;
	int MASK;
	int MREG;
	int MULTCARRYINREG;
	int OPMODEREG;
	int PATTERN;
	int PREG;
	int SEL_MASK;
	int SEL_PATTERN;
	int SEL_ROUNDING_MASK;
	int USE_MULT;
	int USE_PATTERN_DETECT;
	int USE_SIMD;
	int LOC;
	//Verilog Ports in definition order:
	NetFlow* ACOUT; // OUTPUT
	NetFlow* BCOUT; // OUTPUT
	NetFlow* CARRYCASCOUT; // OUTPUT
	NetFlow* CARRYOUT; // OUTPUT
	NetFlow* MULTSIGNOUT; // OUTPUT
	NetFlow* OVERFLOW; // OUTPUT
	NetFlow* P; // OUTPUT
	NetFlow* PATTERNBDETECT; // OUTPUT
	NetFlow* PATTERNDETECT; // OUTPUT
	NetFlow* PCOUT; // OUTPUT
	NetFlow* UNDERFLOW; // OUTPUT
	NetFlow* A; // INPUT
	NetFlow* ACIN; // INPUT
	NetFlow* ALUMODE; // INPUT
	NetFlow* B; // INPUT
	NetFlow* BCIN; // INPUT
	NetFlow* C; // INPUT
	NetFlow* CARRYCASCIN; // INPUT
	NetFlow* CARRYIN; // INPUT
	NetFlow* CARRYINSEL; // INPUT
	NetFlow* CEA1; // INPUT
	NetFlow* CEA2; // INPUT
	NetFlow* CEALUMODE; // INPUT
	NetFlow* CEB1; // INPUT
	NetFlow* CEB2; // INPUT
	NetFlow* CEC; // INPUT
	NetFlow* CECARRYIN; // INPUT
	NetFlow* CECTRL; // INPUT
	NetFlow* CEM; // INPUT
	NetFlow* CEMULTCARRYIN; // INPUT
	NetFlow* CEP; // INPUT
	NetFlow* CLK; // INPUT
	NetFlow* MULTSIGNIN; // INPUT
	NetFlow* OPMODE; // INPUT
	NetFlow* PCIN; // INPUT
	NetFlow* RSTA; // INPUT
	NetFlow* RSTALLCARRYIN; // INPUT
	NetFlow* RSTALUMODE; // INPUT
	NetFlow* RSTB; // INPUT
	NetFlow* RSTC; // INPUT
	NetFlow* RSTCTRL; // INPUT
	NetFlow* RSTM; // INPUT
	NetFlow* RSTP; // INPUT
	
	prim_class_X_DSP48E(
		//Verilog Parameters:
		int ACASCREG, // Default: 1
		int ALUMODEREG, // Default: 1
		int AREG, // Default: 1
		int AUTORESET_PATTERN_DETECT, // Default: "FALSE"
		int AUTORESET_PATTERN_DETECT_OPTINV, // Default: "MATCH"
		int A_INPUT, // Default: "DIRECT"
		int BCASCREG, // Default: 1
		int BREG, // Default: 1
		int B_INPUT, // Default: "DIRECT"
		int CARRYINREG, // Default: 1
		int CARRYINSELREG, // Default: 1
		int CREG, // Default: 1
		int MASK, // Default: 48'h3FFFFFFFFFFF
		int MREG, // Default: 1
		int MULTCARRYINREG, // Default: 1
		int OPMODEREG, // Default: 1
		int PATTERN, // Default: 48'h000000000000
		int PREG, // Default: 1
		int SEL_MASK, // Default: "MASK"
		int SEL_PATTERN, // Default: "PATTERN"
		int SEL_ROUNDING_MASK, // Default: "SEL_MASK"
		int USE_MULT, // Default: "MULT_S"
		int USE_PATTERN_DETECT, // Default: "NO_PATDET"
		int USE_SIMD, // Default: "ONE48"
		int LOC, // Default: "UNPLACED"
		//Verilog Ports in definition order:
		NetFlow* ACOUT, // OUTPUT
		NetFlow* BCOUT, // OUTPUT
		NetFlow* CARRYCASCOUT, // OUTPUT
		NetFlow* CARRYOUT, // OUTPUT
		NetFlow* MULTSIGNOUT, // OUTPUT
		NetFlow* OVERFLOW, // OUTPUT
		NetFlow* P, // OUTPUT
		NetFlow* PATTERNBDETECT, // OUTPUT
		NetFlow* PATTERNDETECT, // OUTPUT
		NetFlow* PCOUT, // OUTPUT
		NetFlow* UNDERFLOW, // OUTPUT
		NetFlow* A, // INPUT
		NetFlow* ACIN, // INPUT
		NetFlow* ALUMODE, // INPUT
		NetFlow* B, // INPUT
		NetFlow* BCIN, // INPUT
		NetFlow* C, // INPUT
		NetFlow* CARRYCASCIN, // INPUT
		NetFlow* CARRYIN, // INPUT
		NetFlow* CARRYINSEL, // INPUT
		NetFlow* CEA1, // INPUT
		NetFlow* CEA2, // INPUT
		NetFlow* CEALUMODE, // INPUT
		NetFlow* CEB1, // INPUT
		NetFlow* CEB2, // INPUT
		NetFlow* CEC, // INPUT
		NetFlow* CECARRYIN, // INPUT
		NetFlow* CECTRL, // INPUT
		NetFlow* CEM, // INPUT
		NetFlow* CEMULTCARRYIN, // INPUT
		NetFlow* CEP, // INPUT
		NetFlow* CLK, // INPUT
		NetFlow* MULTSIGNIN, // INPUT
		NetFlow* OPMODE, // INPUT
		NetFlow* PCIN, // INPUT
		NetFlow* RSTA, // INPUT
		NetFlow* RSTALLCARRYIN, // INPUT
		NetFlow* RSTALUMODE, // INPUT
		NetFlow* RSTB, // INPUT
		NetFlow* RSTC, // INPUT
		NetFlow* RSTCTRL, // INPUT
		NetFlow* RSTM, // INPUT
		NetFlow* RSTP // INPUT
		){
	
	// Assign parameters and ports: 
	//Verilog Parameters:
		this->ACASCREG = ACASCREG; // Default: 1
		this->ALUMODEREG = ALUMODEREG; // Default: 1
		this->AREG = AREG; // Default: 1
		this->AUTORESET_PATTERN_DETECT = AUTORESET_PATTERN_DETECT; // Default: "FALSE"
		this->AUTORESET_PATTERN_DETECT_OPTINV = AUTORESET_PATTERN_DETECT_OPTINV; // Default: "MATCH"
		this->A_INPUT = A_INPUT; // Default: "DIRECT"
		this->BCASCREG = BCASCREG; // Default: 1
		this->BREG = BREG; // Default: 1
		this->B_INPUT = B_INPUT; // Default: "DIRECT"
		this->CARRYINREG = CARRYINREG; // Default: 1
		this->CARRYINSELREG = CARRYINSELREG; // Default: 1
		this->CREG = CREG; // Default: 1
		this->MASK = MASK; // Default: 48'h3FFFFFFFFFFF
		this->MREG = MREG; // Default: 1
		this->MULTCARRYINREG = MULTCARRYINREG; // Default: 1
		this->OPMODEREG = OPMODEREG; // Default: 1
		this->PATTERN = PATTERN; // Default: 48'h000000000000
		this->PREG = PREG; // Default: 1
		this->SEL_MASK = SEL_MASK; // Default: "MASK"
		this->SEL_PATTERN = SEL_PATTERN; // Default: "PATTERN"
		this->SEL_ROUNDING_MASK = SEL_ROUNDING_MASK; // Default: "SEL_MASK"
		this->USE_MULT = USE_MULT; // Default: "MULT_S"
		this->USE_PATTERN_DETECT = USE_PATTERN_DETECT; // Default: "NO_PATDET"
		this->USE_SIMD = USE_SIMD; // Default: "ONE48"
		this->LOC = LOC; // Default: "UNPLACED"
	//Verilog Ports in definition order:
		this->ACOUT = ACOUT; // OUTPUT
		this->BCOUT = BCOUT; // OUTPUT
		this->CARRYCASCOUT = CARRYCASCOUT; // OUTPUT
		this->CARRYOUT = CARRYOUT; // OUTPUT
		this->MULTSIGNOUT = MULTSIGNOUT; // OUTPUT
		this->OVERFLOW = OVERFLOW; // OUTPUT
		this->P = P; // OUTPUT
		this->PATTERNBDETECT = PATTERNBDETECT; // OUTPUT
		this->PATTERNDETECT = PATTERNDETECT; // OUTPUT
		this->PCOUT = PCOUT; // OUTPUT
		this->UNDERFLOW = UNDERFLOW; // OUTPUT
		this->A = A; // INPUT
		this->ACIN = ACIN; // INPUT
		this->ALUMODE = ALUMODE; // INPUT
		this->B = B; // INPUT
		this->BCIN = BCIN; // INPUT
		this->C = C; // INPUT
		this->CARRYCASCIN = CARRYCASCIN; // INPUT
		this->CARRYIN = CARRYIN; // INPUT
		this->CARRYINSEL = CARRYINSEL; // INPUT
		this->CEA1 = CEA1; // INPUT
		this->CEA2 = CEA2; // INPUT
		this->CEALUMODE = CEALUMODE; // INPUT
		this->CEB1 = CEB1; // INPUT
		this->CEB2 = CEB2; // INPUT
		this->CEC = CEC; // INPUT
		this->CECARRYIN = CECARRYIN; // INPUT
		this->CECTRL = CECTRL; // INPUT
		this->CEM = CEM; // INPUT
		this->CEMULTCARRYIN = CEMULTCARRYIN; // INPUT
		this->CEP = CEP; // INPUT
		this->CLK = CLK; // INPUT
		this->MULTSIGNIN = MULTSIGNIN; // INPUT
		this->OPMODE = OPMODE; // INPUT
		this->PCIN = PCIN; // INPUT
		this->RSTA = RSTA; // INPUT
		this->RSTALLCARRYIN = RSTALLCARRYIN; // INPUT
		this->RSTALUMODE = RSTALUMODE; // INPUT
		this->RSTB = RSTB; // INPUT
		this->RSTC = RSTC; // INPUT
		this->RSTCTRL = RSTCTRL; // INPUT
		this->RSTM = RSTM; // INPUT
		this->RSTP = RSTP; // INPUT
	
		register_wait_on_event_nets();
	
	}
	
	void register_wait_on_event_nets(){
	// TODO
	}
	void calculate(int time){
	// TODO
	}
};


class prim_class_X_FIFO36_72_EXP{
	//Verilog Parameters:
	int ALMOST_EMPTY_OFFSET;
	int ALMOST_FULL_OFFSET;
	int DO_REG;
	int EN_ECC_WRITE;
	int EN_ECC_READ;
	int EN_SYN;
	int FIRST_WORD_FALL_THROUGH;
	int LOC;
	//Verilog Ports in definition order:
	NetFlow* ALMOSTEMPTY; // OUTPUT
	NetFlow* ALMOSTFULL; // OUTPUT
	NetFlow* DBITERR; // OUTPUT
	NetFlow* DO; // OUTPUT
	NetFlow* DOP; // OUTPUT
	NetFlow* ECCPARITY; // OUTPUT
	NetFlow* EMPTY; // OUTPUT
	NetFlow* FULL; // OUTPUT
	NetFlow* RDCOUNT; // OUTPUT
	NetFlow* RDERR; // OUTPUT
	NetFlow* SBITERR; // OUTPUT
	NetFlow* WRCOUNT; // OUTPUT
	NetFlow* WRERR; // OUTPUT
	NetFlow* DI; // INPUT
	NetFlow* DIP; // INPUT
	NetFlow* RDCLKL; // INPUT
	NetFlow* RDCLKU; // INPUT
	NetFlow* RDEN; // INPUT
	NetFlow* RDRCLKL; // INPUT
	NetFlow* RDRCLKU; // INPUT
	NetFlow* RST; // INPUT
	NetFlow* WRCLKL; // INPUT
	NetFlow* WRCLKU; // INPUT
	NetFlow* WREN; // INPUT
	
	prim_class_X_FIFO36_72_EXP(
		//Verilog Parameters:
		int ALMOST_EMPTY_OFFSET, // Default: 13'h0080
		int ALMOST_FULL_OFFSET, // Default: 13'h0080
		int DO_REG, // Default: 1
		int EN_ECC_WRITE, // Default: "FALSE"
		int EN_ECC_READ, // Default: "FALSE"
		int EN_SYN, // Default: "FALSE"
		int FIRST_WORD_FALL_THROUGH, // Default: "FALSE"
		int LOC, // Default: "UNPLACED"
		//Verilog Ports in definition order:
		NetFlow* ALMOSTEMPTY, // OUTPUT
		NetFlow* ALMOSTFULL, // OUTPUT
		NetFlow* DBITERR, // OUTPUT
		NetFlow* DO, // OUTPUT
		NetFlow* DOP, // OUTPUT
		NetFlow* ECCPARITY, // OUTPUT
		NetFlow* EMPTY, // OUTPUT
		NetFlow* FULL, // OUTPUT
		NetFlow* RDCOUNT, // OUTPUT
		NetFlow* RDERR, // OUTPUT
		NetFlow* SBITERR, // OUTPUT
		NetFlow* WRCOUNT, // OUTPUT
		NetFlow* WRERR, // OUTPUT
		NetFlow* DI, // INPUT
		NetFlow* DIP, // INPUT
		NetFlow* RDCLKL, // INPUT
		NetFlow* RDCLKU, // INPUT
		NetFlow* RDEN, // INPUT
		NetFlow* RDRCLKL, // INPUT
		NetFlow* RDRCLKU, // INPUT
		NetFlow* RST, // INPUT
		NetFlow* WRCLKL, // INPUT
		NetFlow* WRCLKU, // INPUT
		NetFlow* WREN // INPUT
		){
	
	// Assign parameters and ports: 
	//Verilog Parameters:
		this->ALMOST_EMPTY_OFFSET = ALMOST_EMPTY_OFFSET; // Default: 13'h0080
		this->ALMOST_FULL_OFFSET = ALMOST_FULL_OFFSET; // Default: 13'h0080
		this->DO_REG = DO_REG; // Default: 1
		this->EN_ECC_WRITE = EN_ECC_WRITE; // Default: "FALSE"
		this->EN_ECC_READ = EN_ECC_READ; // Default: "FALSE"
		this->EN_SYN = EN_SYN; // Default: "FALSE"
		this->FIRST_WORD_FALL_THROUGH = FIRST_WORD_FALL_THROUGH; // Default: "FALSE"
		this->LOC = LOC; // Default: "UNPLACED"
	//Verilog Ports in definition order:
		this->ALMOSTEMPTY = ALMOSTEMPTY; // OUTPUT
		this->ALMOSTFULL = ALMOSTFULL; // OUTPUT
		this->DBITERR = DBITERR; // OUTPUT
		this->DO = DO; // OUTPUT
		this->DOP = DOP; // OUTPUT
		this->ECCPARITY = ECCPARITY; // OUTPUT
		this->EMPTY = EMPTY; // OUTPUT
		this->FULL = FULL; // OUTPUT
		this->RDCOUNT = RDCOUNT; // OUTPUT
		this->RDERR = RDERR; // OUTPUT
		this->SBITERR = SBITERR; // OUTPUT
		this->WRCOUNT = WRCOUNT; // OUTPUT
		this->WRERR = WRERR; // OUTPUT
		this->DI = DI; // INPUT
		this->DIP = DIP; // INPUT
		this->RDCLKL = RDCLKL; // INPUT
		this->RDCLKU = RDCLKU; // INPUT
		this->RDEN = RDEN; // INPUT
		this->RDRCLKL = RDRCLKL; // INPUT
		this->RDRCLKU = RDRCLKU; // INPUT
		this->RST = RST; // INPUT
		this->WRCLKL = WRCLKL; // INPUT
		this->WRCLKU = WRCLKU; // INPUT
		this->WREN = WREN; // INPUT
	
		register_wait_on_event_nets();
	
	}
	
	void register_wait_on_event_nets(){
	// TODO
	}
	void calculate(int time){
	// TODO
	}
};


class prim_class_X_FIFO16{
	//Verilog Parameters:
	int ALMOST_FULL_OFFSET;
	int ALMOST_EMPTY_OFFSET;
	int DATA_WIDTH;
	int FIRST_WORD_FALL_THROUGH;
	int LOC;
	//Verilog Ports in definition order:
	NetFlow* ALMOSTEMPTY; // OUTPUT
	NetFlow* ALMOSTFULL; // OUTPUT
	NetFlow* DO; // OUTPUT
	NetFlow* DOP; // OUTPUT
	NetFlow* EMPTY; // OUTPUT
	NetFlow* FULL; // OUTPUT
	NetFlow* RDCOUNT; // OUTPUT
	NetFlow* RDERR; // OUTPUT
	NetFlow* WRCOUNT; // OUTPUT
	NetFlow* WRERR; // OUTPUT
	NetFlow* DI; // INPUT
	NetFlow* DIP; // INPUT
	NetFlow* RDCLK; // INPUT
	NetFlow* RDEN; // INPUT
	NetFlow* RST; // INPUT
	NetFlow* WRCLK; // INPUT
	NetFlow* WREN; // INPUT
	
	prim_class_X_FIFO16(
		//Verilog Parameters:
		int ALMOST_FULL_OFFSET, // Default: 12'h080
		int ALMOST_EMPTY_OFFSET, // Default: 12'h080
		int DATA_WIDTH, // Default: 36
		int FIRST_WORD_FALL_THROUGH, // Default: "FALSE"
		int LOC, // Default: "UNPLACED"
		//Verilog Ports in definition order:
		NetFlow* ALMOSTEMPTY, // OUTPUT
		NetFlow* ALMOSTFULL, // OUTPUT
		NetFlow* DO, // OUTPUT
		NetFlow* DOP, // OUTPUT
		NetFlow* EMPTY, // OUTPUT
		NetFlow* FULL, // OUTPUT
		NetFlow* RDCOUNT, // OUTPUT
		NetFlow* RDERR, // OUTPUT
		NetFlow* WRCOUNT, // OUTPUT
		NetFlow* WRERR, // OUTPUT
		NetFlow* DI, // INPUT
		NetFlow* DIP, // INPUT
		NetFlow* RDCLK, // INPUT
		NetFlow* RDEN, // INPUT
		NetFlow* RST, // INPUT
		NetFlow* WRCLK, // INPUT
		NetFlow* WREN // INPUT
		){
	
	// Assign parameters and ports: 
	//Verilog Parameters:
		this->ALMOST_FULL_OFFSET = ALMOST_FULL_OFFSET; // Default: 12'h080
		this->ALMOST_EMPTY_OFFSET = ALMOST_EMPTY_OFFSET; // Default: 12'h080
		this->DATA_WIDTH = DATA_WIDTH; // Default: 36
		this->FIRST_WORD_FALL_THROUGH = FIRST_WORD_FALL_THROUGH; // Default: "FALSE"
		this->LOC = LOC; // Default: "UNPLACED"
	//Verilog Ports in definition order:
		this->ALMOSTEMPTY = ALMOSTEMPTY; // OUTPUT
		this->ALMOSTFULL = ALMOSTFULL; // OUTPUT
		this->DO = DO; // OUTPUT
		this->DOP = DOP; // OUTPUT
		this->EMPTY = EMPTY; // OUTPUT
		this->FULL = FULL; // OUTPUT
		this->RDCOUNT = RDCOUNT; // OUTPUT
		this->RDERR = RDERR; // OUTPUT
		this->WRCOUNT = WRCOUNT; // OUTPUT
		this->WRERR = WRERR; // OUTPUT
		this->DI = DI; // INPUT
		this->DIP = DIP; // INPUT
		this->RDCLK = RDCLK; // INPUT
		this->RDEN = RDEN; // INPUT
		this->RST = RST; // INPUT
		this->WRCLK = WRCLK; // INPUT
		this->WREN = WREN; // INPUT
	
		register_wait_on_event_nets();
	
	}
	
	void register_wait_on_event_nets(){
	// TODO
	}
	void calculate(int time){
	// TODO
	}
};


class prim_class_X_FIFO36_EXP{
	//Verilog Parameters:
	int ALMOST_EMPTY_OFFSET;
	int ALMOST_FULL_OFFSET;
	int DATA_WIDTH;
	int DO_REG;
	int EN_SYN;
	int FIRST_WORD_FALL_THROUGH;
	int LOC;
	//Verilog Ports in definition order:
	NetFlow* ALMOSTEMPTY; // OUTPUT
	NetFlow* ALMOSTFULL; // OUTPUT
	NetFlow* DO; // OUTPUT
	NetFlow* DOP; // OUTPUT
	NetFlow* EMPTY; // OUTPUT
	NetFlow* FULL; // OUTPUT
	NetFlow* RDCOUNT; // OUTPUT
	NetFlow* RDERR; // OUTPUT
	NetFlow* WRCOUNT; // OUTPUT
	NetFlow* WRERR; // OUTPUT
	NetFlow* DI; // INPUT
	NetFlow* DIP; // INPUT
	NetFlow* RDCLKL; // INPUT
	NetFlow* RDCLKU; // INPUT
	NetFlow* RDEN; // INPUT
	NetFlow* RDRCLKL; // INPUT
	NetFlow* RDRCLKU; // INPUT
	NetFlow* RST; // INPUT
	NetFlow* WRCLKL; // INPUT
	NetFlow* WRCLKU; // INPUT
	NetFlow* WREN; // INPUT
	
	prim_class_X_FIFO36_EXP(
		//Verilog Parameters:
		int ALMOST_EMPTY_OFFSET, // Default: 13'h0080
		int ALMOST_FULL_OFFSET, // Default: 13'h0080
		int DATA_WIDTH, // Default: 4
		int DO_REG, // Default: 1
		int EN_SYN, // Default: "FALSE"
		int FIRST_WORD_FALL_THROUGH, // Default: "FALSE"
		int LOC, // Default: "UNPLACED"
		//Verilog Ports in definition order:
		NetFlow* ALMOSTEMPTY, // OUTPUT
		NetFlow* ALMOSTFULL, // OUTPUT
		NetFlow* DO, // OUTPUT
		NetFlow* DOP, // OUTPUT
		NetFlow* EMPTY, // OUTPUT
		NetFlow* FULL, // OUTPUT
		NetFlow* RDCOUNT, // OUTPUT
		NetFlow* RDERR, // OUTPUT
		NetFlow* WRCOUNT, // OUTPUT
		NetFlow* WRERR, // OUTPUT
		NetFlow* DI, // INPUT
		NetFlow* DIP, // INPUT
		NetFlow* RDCLKL, // INPUT
		NetFlow* RDCLKU, // INPUT
		NetFlow* RDEN, // INPUT
		NetFlow* RDRCLKL, // INPUT
		NetFlow* RDRCLKU, // INPUT
		NetFlow* RST, // INPUT
		NetFlow* WRCLKL, // INPUT
		NetFlow* WRCLKU, // INPUT
		NetFlow* WREN // INPUT
		){
	
	// Assign parameters and ports: 
	//Verilog Parameters:
		this->ALMOST_EMPTY_OFFSET = ALMOST_EMPTY_OFFSET; // Default: 13'h0080
		this->ALMOST_FULL_OFFSET = ALMOST_FULL_OFFSET; // Default: 13'h0080
		this->DATA_WIDTH = DATA_WIDTH; // Default: 4
		this->DO_REG = DO_REG; // Default: 1
		this->EN_SYN = EN_SYN; // Default: "FALSE"
		this->FIRST_WORD_FALL_THROUGH = FIRST_WORD_FALL_THROUGH; // Default: "FALSE"
		this->LOC = LOC; // Default: "UNPLACED"
	//Verilog Ports in definition order:
		this->ALMOSTEMPTY = ALMOSTEMPTY; // OUTPUT
		this->ALMOSTFULL = ALMOSTFULL; // OUTPUT
		this->DO = DO; // OUTPUT
		this->DOP = DOP; // OUTPUT
		this->EMPTY = EMPTY; // OUTPUT
		this->FULL = FULL; // OUTPUT
		this->RDCOUNT = RDCOUNT; // OUTPUT
		this->RDERR = RDERR; // OUTPUT
		this->WRCOUNT = WRCOUNT; // OUTPUT
		this->WRERR = WRERR; // OUTPUT
		this->DI = DI; // INPUT
		this->DIP = DIP; // INPUT
		this->RDCLKL = RDCLKL; // INPUT
		this->RDCLKU = RDCLKU; // INPUT
		this->RDEN = RDEN; // INPUT
		this->RDRCLKL = RDRCLKL; // INPUT
		this->RDRCLKU = RDRCLKU; // INPUT
		this->RST = RST; // INPUT
		this->WRCLKL = WRCLKL; // INPUT
		this->WRCLKU = WRCLKU; // INPUT
		this->WREN = WREN; // INPUT
	
		register_wait_on_event_nets();
	
	}
	
	void register_wait_on_event_nets(){
	// TODO
	}
	void calculate(int time){
	// TODO
	}
};


class prim_class_X_FRAME_ECC_VIRTEX6{
	//Verilog Parameters:
	int LOC;
	int FARSRC;
	int FRAME_RBT_IN_FILENAME;
	//Verilog Ports in definition order:
	NetFlow* CRCERROR; // OUTPUT
	NetFlow* ECCERROR; // OUTPUT
	NetFlow* ECCERRORSINGLE; // OUTPUT
	NetFlow* FAR; // OUTPUT
	NetFlow* SYNBIT; // OUTPUT
	NetFlow* SYNDROME; // OUTPUT
	NetFlow* SYNDROMEVALID; // OUTPUT
	NetFlow* SYNWORD; // OUTPUT
	
	prim_class_X_FRAME_ECC_VIRTEX6(
		//Verilog Parameters:
		int LOC, // Default: "UNPLACED"
		int FARSRC, // Default: "EFAR"
		int FRAME_RBT_IN_FILENAME, // Default: "NONE"
		//Verilog Ports in definition order:
		NetFlow* CRCERROR, // OUTPUT
		NetFlow* ECCERROR, // OUTPUT
		NetFlow* ECCERRORSINGLE, // OUTPUT
		NetFlow* FAR, // OUTPUT
		NetFlow* SYNBIT, // OUTPUT
		NetFlow* SYNDROME, // OUTPUT
		NetFlow* SYNDROMEVALID, // OUTPUT
		NetFlow* SYNWORD // OUTPUT
		){
	
	// Assign parameters and ports: 
	//Verilog Parameters:
		this->LOC = LOC; // Default: "UNPLACED"
		this->FARSRC = FARSRC; // Default: "EFAR"
		this->FRAME_RBT_IN_FILENAME = FRAME_RBT_IN_FILENAME; // Default: "NONE"
	//Verilog Ports in definition order:
		this->CRCERROR = CRCERROR; // OUTPUT
		this->ECCERROR = ECCERROR; // OUTPUT
		this->ECCERRORSINGLE = ECCERRORSINGLE; // OUTPUT
		this->FAR = FAR; // OUTPUT
		this->SYNBIT = SYNBIT; // OUTPUT
		this->SYNDROME = SYNDROME; // OUTPUT
		this->SYNDROMEVALID = SYNDROMEVALID; // OUTPUT
		this->SYNWORD = SYNWORD; // OUTPUT
	
		register_wait_on_event_nets();
	
	}
	
	void register_wait_on_event_nets(){
	// TODO
	}
	void calculate(int time){
	// TODO
	}
};


class prim_class_X_FRAME_ECCE2{
	//Verilog Parameters:
	int LOC;
	int FARSRC;
	int FRAME_RBT_IN_FILENAME;
	//Verilog Ports in definition order:
	NetFlow* CRCERROR; // OUTPUT
	NetFlow* ECCERROR; // OUTPUT
	NetFlow* ECCERRORSINGLE; // OUTPUT
	NetFlow* FAR; // OUTPUT
	NetFlow* SYNBIT; // OUTPUT
	NetFlow* SYNDROME; // OUTPUT
	NetFlow* SYNDROMEVALID; // OUTPUT
	NetFlow* SYNWORD; // OUTPUT
	
	prim_class_X_FRAME_ECCE2(
		//Verilog Parameters:
		int LOC, // Default: "UNPLACED"
		int FARSRC, // Default: "EFAR"
		int FRAME_RBT_IN_FILENAME, // Default: "NONE"
		//Verilog Ports in definition order:
		NetFlow* CRCERROR, // OUTPUT
		NetFlow* ECCERROR, // OUTPUT
		NetFlow* ECCERRORSINGLE, // OUTPUT
		NetFlow* FAR, // OUTPUT
		NetFlow* SYNBIT, // OUTPUT
		NetFlow* SYNDROME, // OUTPUT
		NetFlow* SYNDROMEVALID, // OUTPUT
		NetFlow* SYNWORD // OUTPUT
		){
	
	// Assign parameters and ports: 
	//Verilog Parameters:
		this->LOC = LOC; // Default: "UNPLACED"
		this->FARSRC = FARSRC; // Default: "EFAR"
		this->FRAME_RBT_IN_FILENAME = FRAME_RBT_IN_FILENAME; // Default: "NONE"
	//Verilog Ports in definition order:
		this->CRCERROR = CRCERROR; // OUTPUT
		this->ECCERROR = ECCERROR; // OUTPUT
		this->ECCERRORSINGLE = ECCERRORSINGLE; // OUTPUT
		this->FAR = FAR; // OUTPUT
		this->SYNBIT = SYNBIT; // OUTPUT
		this->SYNDROME = SYNDROME; // OUTPUT
		this->SYNDROMEVALID = SYNDROMEVALID; // OUTPUT
		this->SYNWORD = SYNWORD; // OUTPUT
	
		register_wait_on_event_nets();
	
	}
	
	void register_wait_on_event_nets(){
	// TODO
	}
	void calculate(int time){
	// TODO
	}
};


class prim_class_X_GT11CLK{
	//Verilog Parameters:
	int LOC;
	int REFCLKSEL;
	int SYNCLK1OUTEN;
	int SYNCLK2OUTEN;
	//Verilog Ports in definition order:
	NetFlow* SYNCLK1OUT; // OUTPUT
	NetFlow* SYNCLK2OUT; // OUTPUT
	NetFlow* MGTCLKN; // INPUT
	NetFlow* MGTCLKP; // INPUT
	NetFlow* REFCLK; // INPUT
	NetFlow* RXBCLK; // INPUT
	NetFlow* SYNCLK1IN; // INPUT
	NetFlow* SYNCLK2IN; // INPUT
	
	prim_class_X_GT11CLK(
		//Verilog Parameters:
		int LOC, // Default: "UNPLACED"
		int REFCLKSEL, // Default: "MGTCLK"
		int SYNCLK1OUTEN, // Default: "ENABLE"
		int SYNCLK2OUTEN, // Default: "DISABLE"
		//Verilog Ports in definition order:
		NetFlow* SYNCLK1OUT, // OUTPUT
		NetFlow* SYNCLK2OUT, // OUTPUT
		NetFlow* MGTCLKN, // INPUT
		NetFlow* MGTCLKP, // INPUT
		NetFlow* REFCLK, // INPUT
		NetFlow* RXBCLK, // INPUT
		NetFlow* SYNCLK1IN, // INPUT
		NetFlow* SYNCLK2IN // INPUT
		){
	
	// Assign parameters and ports: 
	//Verilog Parameters:
		this->LOC = LOC; // Default: "UNPLACED"
		this->REFCLKSEL = REFCLKSEL; // Default: "MGTCLK"
		this->SYNCLK1OUTEN = SYNCLK1OUTEN; // Default: "ENABLE"
		this->SYNCLK2OUTEN = SYNCLK2OUTEN; // Default: "DISABLE"
	//Verilog Ports in definition order:
		this->SYNCLK1OUT = SYNCLK1OUT; // OUTPUT
		this->SYNCLK2OUT = SYNCLK2OUT; // OUTPUT
		this->MGTCLKN = MGTCLKN; // INPUT
		this->MGTCLKP = MGTCLKP; // INPUT
		this->REFCLK = REFCLK; // INPUT
		this->RXBCLK = RXBCLK; // INPUT
		this->SYNCLK1IN = SYNCLK1IN; // INPUT
		this->SYNCLK2IN = SYNCLK2IN; // INPUT
	
		register_wait_on_event_nets();
	
	}
	
	void register_wait_on_event_nets(){
	// TODO
	}
	void calculate(int time){
	// TODO
	}
};


class prim_class_X_GT11{
	//Verilog Parameters:
	int LOC;
	int BANDGAPSEL;
	int BIASRESSEL;
	int CCCB_ARBITRATOR_DISABLE;
	int CHAN_BOND_MODE;
	int CHAN_BOND_ONE_SHOT;
	int CHAN_BOND_SEQ_1_1;
	int CHAN_BOND_SEQ_1_2;
	int CHAN_BOND_SEQ_1_3;
	int CHAN_BOND_SEQ_1_4;
	int CHAN_BOND_SEQ_1_MASK;
	int CHAN_BOND_SEQ_2_1;
	int CHAN_BOND_SEQ_2_2;
	int CHAN_BOND_SEQ_2_3;
	int CHAN_BOND_SEQ_2_4;
	int CHAN_BOND_SEQ_2_MASK;
	int CHAN_BOND_SEQ_2_USE;
	int CLK_CORRECT_USE;
	int CLK_COR_8B10B_DE;
	int CLK_COR_SEQ_1_1;
	int CLK_COR_SEQ_1_2;
	int CLK_COR_SEQ_1_3;
	int CLK_COR_SEQ_1_4;
	int CLK_COR_SEQ_1_MASK;
	int CLK_COR_SEQ_2_1;
	int CLK_COR_SEQ_2_2;
	int CLK_COR_SEQ_2_3;
	int CLK_COR_SEQ_2_4;
	int CLK_COR_SEQ_2_MASK;
	int CLK_COR_SEQ_2_USE;
	int CLK_COR_SEQ_DROP;
	int COMMA32;
	int COMMA_10B_MASK;
	int CYCLE_LIMIT_SEL;
	int DCDR_FILTER;
	int DEC_MCOMMA_DETECT;
	int DEC_PCOMMA_DETECT;
	int DEC_VALID_COMMA_ONLY;
	int DIGRX_FWDCLK;
	int DIGRX_SYNC_MODE;
	int ENABLE_DCDR;
	int FDET_HYS_CAL;
	int FDET_HYS_SEL;
	int FDET_LCK_CAL;
	int FDET_LCK_SEL;
	int GT11_MODE;
	int IREFBIASMODE;
	int LOOPCAL_WAIT;
	int MCOMMA_32B_VALUE;
	int MCOMMA_DETECT;
	int OPPOSITE_SELECT;
	int PCOMMA_32B_VALUE;
	int PCOMMA_DETECT;
	int PCS_BIT_SLIP;
	int PMACLKENABLE;
	int PMACOREPWRENABLE;
	int PMAIREFTRIM;
	int PMAVBGCTRL;
	int PMAVREFTRIM;
	int PMA_BIT_SLIP;
	int POWER_ENABLE;
	int REPEATER;
	int RXACTST;
	int RXAFEEQ;
	int RXAFEPD;
	int RXAFETST;
	int RXAPD;
	int RXAREGCTRL;
	int RXASYNCDIVIDE;
	int RXBY_32;
	int RXCDRLOS;
	int RXCLK0_FORCE_PMACLK;
	int RXCLKMODE;
	int RXCLMODE;
	int RXCMADJ;
	int RXCPSEL;
	int RXCPTST;
	int RXCRCCLOCKDOUBLE;
	int RXCRCENABLE;
	int RXCRCINITVAL;
	int RXCRCINVERTGEN;
	int RXCRCSAMECLOCK;
	int RXCTRL1;
	int RXCYCLE_LIMIT_SEL;
	int RXDATA_SEL;
	int RXDCCOUPLE;
	int RXDIGRESET;
	int RXDIGRX;
	int RXEQ;
	int RXFDCAL_CLOCK_DIVIDE;
	int RXFDET_HYS_CAL;
	int RXFDET_HYS_SEL;
	int RXFDET_LCK_CAL;
	int RXFDET_LCK_SEL;
	int RXFECONTROL1;
	int RXFECONTROL2;
	int RXFETUNE;
	int RXLB;
	int RXLKADJ;
	int RXLKAPD;
	int RXLOOPCAL_WAIT;
	int RXLOOPFILT;
	int RXMODE;
	int RXPD;
	int RXPDDTST;
	int RXPMACLKSEL;
	int RXRCPADJ;
	int RXRCPPD;
	int RXRECCLK1_USE_SYNC;
	int RXRIBADJ;
	int RXRPDPD;
	int RXRSDPD;
	int RXSLOWDOWN_CAL;
	int RXTUNE;
	int RXVCODAC_INIT;
	int RXVCO_CTRL_ENABLE;
	int RX_BUFFER_USE;
	int RX_CLOCK_DIVIDER;
	int SAMPLE_8X;
	int SLOWDOWN_CAL;
	int TXABPMACLKSEL;
	int TXAPD;
	int TXAREFBIASSEL;
	int TXASYNCDIVIDE;
	int TXCLK0_FORCE_PMACLK;
	int TXCLKMODE;
	int TXCLMODE;
	int TXCPSEL;
	int TXCRCCLOCKDOUBLE;
	int TXCRCENABLE;
	int TXCRCINITVAL;
	int TXCRCINVERTGEN;
	int TXCRCSAMECLOCK;
	int TXCTRL1;
	int TXDATA_SEL;
	int TXDAT_PRDRV_DAC;
	int TXDAT_TAP_DAC;
	int TXDIGPD;
	int TXFDCAL_CLOCK_DIVIDE;
	int TXHIGHSIGNALEN;
	int TXLOOPFILT;
	int TXLVLSHFTPD;
	int TXOUTCLK1_USE_SYNC;
	int TXPD;
	int TXPHASESEL;
	int TXPOST_PRDRV_DAC;
	int TXPOST_TAP_DAC;
	int TXPOST_TAP_PD;
	int TXPRE_PRDRV_DAC;
	int TXPRE_TAP_DAC;
	int TXPRE_TAP_PD;
	int TXSLEWRATE;
	int TXTERMTRIM;
	int TXTUNE;
	int TX_BUFFER_USE;
	int TX_CLOCK_DIVIDER;
	int VCODAC_INIT;
	int VCO_CTRL_ENABLE;
	int VREFBIASMODE;
	int ALIGN_COMMA_WORD;
	int CHAN_BOND_LIMIT;
	int CHAN_BOND_SEQ_LEN;
	int CLK_COR_MAX_LAT;
	int CLK_COR_MIN_LAT;
	int CLK_COR_SEQ_LEN;
	int RXOUTDIV2SEL;
	int RXPLLNDIVSEL;
	int RXUSRDIVISOR;
	int SH_CNT_MAX;
	int SH_INVALID_CNT_MAX;
	int TXOUTDIV2SEL;
	int TXPLLNDIVSEL;
	//Verilog Ports in definition order:
	NetFlow* CHBONDO; // OUTPUT
	NetFlow* COMBUSOUT; // OUTPUT
	NetFlow* DO; // OUTPUT
	NetFlow* DRDY; // OUTPUT
	NetFlow* RXBUFERR; // OUTPUT
	NetFlow* RXCALFAIL; // OUTPUT
	NetFlow* RXCHARISCOMMA; // OUTPUT
	NetFlow* RXCHARISK; // OUTPUT
	NetFlow* RXCOMMADET; // OUTPUT
	NetFlow* RXCRCOUT; // OUTPUT
	NetFlow* RXCYCLELIMIT; // OUTPUT
	NetFlow* RXDATA; // OUTPUT
	NetFlow* RXDISPERR; // OUTPUT
	NetFlow* RXLOCK; // OUTPUT
	NetFlow* RXLOSSOFSYNC; // OUTPUT
	NetFlow* RXMCLK; // OUTPUT
	NetFlow* RXNOTINTABLE; // OUTPUT
	NetFlow* RXPCSHCLKOUT; // OUTPUT
	NetFlow* RXREALIGN; // OUTPUT
	NetFlow* RXRECCLK1; // OUTPUT
	NetFlow* RXRECCLK2; // OUTPUT
	NetFlow* RXRUNDISP; // OUTPUT
	NetFlow* RXSIGDET; // OUTPUT
	NetFlow* RXSTATUS; // OUTPUT
	NetFlow* TX1N; // OUTPUT
	NetFlow* TX1P; // OUTPUT
	NetFlow* TXBUFERR; // OUTPUT
	NetFlow* TXCALFAIL; // OUTPUT
	NetFlow* TXCRCOUT; // OUTPUT
	NetFlow* TXCYCLELIMIT; // OUTPUT
	NetFlow* TXKERR; // OUTPUT
	NetFlow* TXLOCK; // OUTPUT
	NetFlow* TXOUTCLK1; // OUTPUT
	NetFlow* TXOUTCLK2; // OUTPUT
	NetFlow* TXPCSHCLKOUT; // OUTPUT
	NetFlow* TXRUNDISP; // OUTPUT
	NetFlow* CHBONDI; // INPUT
	NetFlow* COMBUSIN; // INPUT
	NetFlow* DADDR; // INPUT
	NetFlow* DCLK; // INPUT
	NetFlow* DEN; // INPUT
	NetFlow* DI; // INPUT
	NetFlow* DWE; // INPUT
	NetFlow* ENCHANSYNC; // INPUT
	NetFlow* ENMCOMMAALIGN; // INPUT
	NetFlow* ENPCOMMAALIGN; // INPUT
	NetFlow* GREFCLK; // INPUT
	NetFlow* LOOPBACK; // INPUT
	NetFlow* POWERDOWN; // INPUT
	NetFlow* REFCLK1; // INPUT
	NetFlow* REFCLK2; // INPUT
	NetFlow* RX1N; // INPUT
	NetFlow* RX1P; // INPUT
	NetFlow* RXBLOCKSYNC64B66BUSE; // INPUT
	NetFlow* RXCLKSTABLE; // INPUT
	NetFlow* RXCOMMADETUSE; // INPUT
	NetFlow* RXCRCCLK; // INPUT
	NetFlow* RXCRCDATAVALID; // INPUT
	NetFlow* RXCRCDATAWIDTH; // INPUT
	NetFlow* RXCRCIN; // INPUT
	NetFlow* RXCRCINIT; // INPUT
	NetFlow* RXCRCINTCLK; // INPUT
	NetFlow* RXCRCPD; // INPUT
	NetFlow* RXCRCRESET; // INPUT
	NetFlow* RXDATAWIDTH; // INPUT
	NetFlow* RXDEC64B66BUSE; // INPUT
	NetFlow* RXDEC8B10BUSE; // INPUT
	NetFlow* RXDESCRAM64B66BUSE; // INPUT
	NetFlow* RXIGNOREBTF; // INPUT
	NetFlow* RXINTDATAWIDTH; // INPUT
	NetFlow* RXPMARESET; // INPUT
	NetFlow* RXPOLARITY; // INPUT
	NetFlow* RXRESET; // INPUT
	NetFlow* RXSLIDE; // INPUT
	NetFlow* RXSYNC; // INPUT
	NetFlow* RXUSRCLK; // INPUT
	NetFlow* RXUSRCLK2; // INPUT
	NetFlow* TXBYPASS8B10B; // INPUT
	NetFlow* TXCHARDISPMODE; // INPUT
	NetFlow* TXCHARDISPVAL; // INPUT
	NetFlow* TXCHARISK; // INPUT
	NetFlow* TXCLKSTABLE; // INPUT
	NetFlow* TXCRCCLK; // INPUT
	NetFlow* TXCRCDATAVALID; // INPUT
	NetFlow* TXCRCDATAWIDTH; // INPUT
	NetFlow* TXCRCIN; // INPUT
	NetFlow* TXCRCINIT; // INPUT
	NetFlow* TXCRCINTCLK; // INPUT
	NetFlow* TXCRCPD; // INPUT
	NetFlow* TXCRCRESET; // INPUT
	NetFlow* TXDATA; // INPUT
	NetFlow* TXDATAWIDTH; // INPUT
	NetFlow* TXENC64B66BUSE; // INPUT
	NetFlow* TXENC8B10BUSE; // INPUT
	NetFlow* TXENOOB; // INPUT
	NetFlow* TXGEARBOX64B66BUSE; // INPUT
	NetFlow* TXINHIBIT; // INPUT
	NetFlow* TXINTDATAWIDTH; // INPUT
	NetFlow* TXPMARESET; // INPUT
	NetFlow* TXPOLARITY; // INPUT
	NetFlow* TXRESET; // INPUT
	NetFlow* TXSCRAM64B66BUSE; // INPUT
	NetFlow* TXSYNC; // INPUT
	NetFlow* TXUSRCLK; // INPUT
	NetFlow* TXUSRCLK2; // INPUT
	
	prim_class_X_GT11(
		//Verilog Parameters:
		int LOC, // Default: "UNPLACED"
		int BANDGAPSEL, // Default: "FALSE"
		int BIASRESSEL, // Default: "FALSE"
		int CCCB_ARBITRATOR_DISABLE, // Default: "FALSE"
		int CHAN_BOND_MODE, // Default: "NONE"
		int CHAN_BOND_ONE_SHOT, // Default: "FALSE"
		int CHAN_BOND_SEQ_1_1, // Default: 11'b00000000000
		int CHAN_BOND_SEQ_1_2, // Default: 11'b00000000000
		int CHAN_BOND_SEQ_1_3, // Default: 11'b00000000000
		int CHAN_BOND_SEQ_1_4, // Default: 11'b00000000000
		int CHAN_BOND_SEQ_1_MASK, // Default: 4'b1110
		int CHAN_BOND_SEQ_2_1, // Default: 11'b00000000000
		int CHAN_BOND_SEQ_2_2, // Default: 11'b00000000000
		int CHAN_BOND_SEQ_2_3, // Default: 11'b00000000000
		int CHAN_BOND_SEQ_2_4, // Default: 11'b00000000000
		int CHAN_BOND_SEQ_2_MASK, // Default: 4'b1110
		int CHAN_BOND_SEQ_2_USE, // Default: "FALSE"
		int CLK_CORRECT_USE, // Default: "FALSE"
		int CLK_COR_8B10B_DE, // Default: "FALSE"
		int CLK_COR_SEQ_1_1, // Default: 11'b00000000000
		int CLK_COR_SEQ_1_2, // Default: 11'b00000000000
		int CLK_COR_SEQ_1_3, // Default: 11'b00000000000
		int CLK_COR_SEQ_1_4, // Default: 11'b00000000000
		int CLK_COR_SEQ_1_MASK, // Default: 4'b1110
		int CLK_COR_SEQ_2_1, // Default: 11'b00000000000
		int CLK_COR_SEQ_2_2, // Default: 11'b00000000000
		int CLK_COR_SEQ_2_3, // Default: 11'b00000000000
		int CLK_COR_SEQ_2_4, // Default: 11'b00000000000
		int CLK_COR_SEQ_2_MASK, // Default: 4'b1110
		int CLK_COR_SEQ_2_USE, // Default: "FALSE"
		int CLK_COR_SEQ_DROP, // Default: "FALSE"
		int COMMA32, // Default: "FALSE"
		int COMMA_10B_MASK, // Default: 10'h3FF
		int CYCLE_LIMIT_SEL, // Default: 2'b00
		int DCDR_FILTER, // Default: 3'b010
		int DEC_MCOMMA_DETECT, // Default: "TRUE"
		int DEC_PCOMMA_DETECT, // Default: "TRUE"
		int DEC_VALID_COMMA_ONLY, // Default: "TRUE"
		int DIGRX_FWDCLK, // Default: 2'b00
		int DIGRX_SYNC_MODE, // Default: "FALSE"
		int ENABLE_DCDR, // Default: "FALSE"
		int FDET_HYS_CAL, // Default: 3'b010
		int FDET_HYS_SEL, // Default: 3'b100
		int FDET_LCK_CAL, // Default: 3'b100
		int FDET_LCK_SEL, // Default: 3'b001
		int GT11_MODE, // Default: "DONT_CARE"
		int IREFBIASMODE, // Default: 2'b11
		int LOOPCAL_WAIT, // Default: 2'b00
		int MCOMMA_32B_VALUE, // Default: 32'h00000000
		int MCOMMA_DETECT, // Default: "TRUE"
		int OPPOSITE_SELECT, // Default: "FALSE"
		int PCOMMA_32B_VALUE, // Default: 32'h00000000
		int PCOMMA_DETECT, // Default: "TRUE"
		int PCS_BIT_SLIP, // Default: "FALSE"
		int PMACLKENABLE, // Default: "TRUE"
		int PMACOREPWRENABLE, // Default: "TRUE"
		int PMAIREFTRIM, // Default: 4'b0111
		int PMAVBGCTRL, // Default: 5'b00000
		int PMAVREFTRIM, // Default: 4'b0111
		int PMA_BIT_SLIP, // Default: "FALSE"
		int POWER_ENABLE, // Default: "TRUE"
		int REPEATER, // Default: "FALSE"
		int RXACTST, // Default: "FALSE"
		int RXAFEEQ, // Default: 9'b000000000
		int RXAFEPD, // Default: "FALSE"
		int RXAFETST, // Default: "FALSE"
		int RXAPD, // Default: "FALSE"
		int RXAREGCTRL, // Default: 5'b00000
		int RXASYNCDIVIDE, // Default: 2'b11
		int RXBY_32, // Default: "FALSE"
		int RXCDRLOS, // Default: 6'b000000
		int RXCLK0_FORCE_PMACLK, // Default: "FALSE"
		int RXCLKMODE, // Default: 6'b110001
		int RXCLMODE, // Default: 2'b00
		int RXCMADJ, // Default: 2'b01
		int RXCPSEL, // Default: "TRUE"
		int RXCPTST, // Default: "FALSE"
		int RXCRCCLOCKDOUBLE, // Default: "FALSE"
		int RXCRCENABLE, // Default: "FALSE"
		int RXCRCINITVAL, // Default: 32'h00000000
		int RXCRCINVERTGEN, // Default: "FALSE"
		int RXCRCSAMECLOCK, // Default: "FALSE"
		int RXCTRL1, // Default: 10'h200
		int RXCYCLE_LIMIT_SEL, // Default: 2'b00
		int RXDATA_SEL, // Default: 2'b00
		int RXDCCOUPLE, // Default: "FALSE"
		int RXDIGRESET, // Default: "FALSE"
		int RXDIGRX, // Default: "FALSE"
		int RXEQ, // Default: 64'h4000000000000000
		int RXFDCAL_CLOCK_DIVIDE, // Default: "NONE"
		int RXFDET_HYS_CAL, // Default: 3'b010
		int RXFDET_HYS_SEL, // Default: 3'b100
		int RXFDET_LCK_CAL, // Default: 3'b100
		int RXFDET_LCK_SEL, // Default: 3'b001
		int RXFECONTROL1, // Default: 2'b00
		int RXFECONTROL2, // Default: 3'b000
		int RXFETUNE, // Default: 2'b01
		int RXLB, // Default: "FALSE"
		int RXLKADJ, // Default: 5'b00000
		int RXLKAPD, // Default: "FALSE"
		int RXLOOPCAL_WAIT, // Default: 2'b00
		int RXLOOPFILT, // Default: 4'b0111
		int RXMODE, // Default: 6'b000000
		int RXPD, // Default: "FALSE"
		int RXPDDTST, // Default: "TRUE"
		int RXPMACLKSEL, // Default: "REFCLK1"
		int RXRCPADJ, // Default: 3'b011
		int RXRCPPD, // Default: "FALSE"
		int RXRECCLK1_USE_SYNC, // Default: "FALSE"
		int RXRIBADJ, // Default: 2'b11
		int RXRPDPD, // Default: "FALSE"
		int RXRSDPD, // Default: "FALSE"
		int RXSLOWDOWN_CAL, // Default: 2'b00
		int RXTUNE, // Default: 13'h0000
		int RXVCODAC_INIT, // Default: 10'b1010000000
		int RXVCO_CTRL_ENABLE, // Default: "FALSE"
		int RX_BUFFER_USE, // Default: "TRUE"
		int RX_CLOCK_DIVIDER, // Default: 2'b00
		int SAMPLE_8X, // Default: "FALSE"
		int SLOWDOWN_CAL, // Default: 2'b00
		int TXABPMACLKSEL, // Default: "REFCLK1"
		int TXAPD, // Default: "FALSE"
		int TXAREFBIASSEL, // Default: "TRUE"
		int TXASYNCDIVIDE, // Default: 2'b11
		int TXCLK0_FORCE_PMACLK, // Default: "FALSE"
		int TXCLKMODE, // Default: 4'b1001
		int TXCLMODE, // Default: 2'b00
		int TXCPSEL, // Default: "TRUE"
		int TXCRCCLOCKDOUBLE, // Default: "FALSE"
		int TXCRCENABLE, // Default: "FALSE"
		int TXCRCINITVAL, // Default: 32'h00000000
		int TXCRCINVERTGEN, // Default: "FALSE"
		int TXCRCSAMECLOCK, // Default: "FALSE"
		int TXCTRL1, // Default: 10'h200
		int TXDATA_SEL, // Default: 2'b00
		int TXDAT_PRDRV_DAC, // Default: 3'b111
		int TXDAT_TAP_DAC, // Default: 5'b10110
		int TXDIGPD, // Default: "FALSE"
		int TXFDCAL_CLOCK_DIVIDE, // Default: "NONE"
		int TXHIGHSIGNALEN, // Default: "TRUE"
		int TXLOOPFILT, // Default: 4'b0111
		int TXLVLSHFTPD, // Default: "FALSE"
		int TXOUTCLK1_USE_SYNC, // Default: "FALSE"
		int TXPD, // Default: "FALSE"
		int TXPHASESEL, // Default: "FALSE"
		int TXPOST_PRDRV_DAC, // Default: 3'b111
		int TXPOST_TAP_DAC, // Default: 5'b01110
		int TXPOST_TAP_PD, // Default: "TRUE"
		int TXPRE_PRDRV_DAC, // Default: 3'b111
		int TXPRE_TAP_DAC, // Default: 5'b00000
		int TXPRE_TAP_PD, // Default: "TRUE"
		int TXSLEWRATE, // Default: "FALSE"
		int TXTERMTRIM, // Default: 4'b1100
		int TXTUNE, // Default: 13'h0000
		int TX_BUFFER_USE, // Default: "TRUE"
		int TX_CLOCK_DIVIDER, // Default: 2'b00
		int VCODAC_INIT, // Default: 10'b1010000000
		int VCO_CTRL_ENABLE, // Default: "FALSE"
		int VREFBIASMODE, // Default: 2'b11
		int ALIGN_COMMA_WORD, // Default: 4
		int CHAN_BOND_LIMIT, // Default: 16
		int CHAN_BOND_SEQ_LEN, // Default: 1
		int CLK_COR_MAX_LAT, // Default: 48
		int CLK_COR_MIN_LAT, // Default: 36
		int CLK_COR_SEQ_LEN, // Default: 1
		int RXOUTDIV2SEL, // Default: 1
		int RXPLLNDIVSEL, // Default: 8
		int RXUSRDIVISOR, // Default: 1
		int SH_CNT_MAX, // Default: 64
		int SH_INVALID_CNT_MAX, // Default: 16
		int TXOUTDIV2SEL, // Default: 1
		int TXPLLNDIVSEL, // Default: 8
		//Verilog Ports in definition order:
		NetFlow* CHBONDO, // OUTPUT
		NetFlow* COMBUSOUT, // OUTPUT
		NetFlow* DO, // OUTPUT
		NetFlow* DRDY, // OUTPUT
		NetFlow* RXBUFERR, // OUTPUT
		NetFlow* RXCALFAIL, // OUTPUT
		NetFlow* RXCHARISCOMMA, // OUTPUT
		NetFlow* RXCHARISK, // OUTPUT
		NetFlow* RXCOMMADET, // OUTPUT
		NetFlow* RXCRCOUT, // OUTPUT
		NetFlow* RXCYCLELIMIT, // OUTPUT
		NetFlow* RXDATA, // OUTPUT
		NetFlow* RXDISPERR, // OUTPUT
		NetFlow* RXLOCK, // OUTPUT
		NetFlow* RXLOSSOFSYNC, // OUTPUT
		NetFlow* RXMCLK, // OUTPUT
		NetFlow* RXNOTINTABLE, // OUTPUT
		NetFlow* RXPCSHCLKOUT, // OUTPUT
		NetFlow* RXREALIGN, // OUTPUT
		NetFlow* RXRECCLK1, // OUTPUT
		NetFlow* RXRECCLK2, // OUTPUT
		NetFlow* RXRUNDISP, // OUTPUT
		NetFlow* RXSIGDET, // OUTPUT
		NetFlow* RXSTATUS, // OUTPUT
		NetFlow* TX1N, // OUTPUT
		NetFlow* TX1P, // OUTPUT
		NetFlow* TXBUFERR, // OUTPUT
		NetFlow* TXCALFAIL, // OUTPUT
		NetFlow* TXCRCOUT, // OUTPUT
		NetFlow* TXCYCLELIMIT, // OUTPUT
		NetFlow* TXKERR, // OUTPUT
		NetFlow* TXLOCK, // OUTPUT
		NetFlow* TXOUTCLK1, // OUTPUT
		NetFlow* TXOUTCLK2, // OUTPUT
		NetFlow* TXPCSHCLKOUT, // OUTPUT
		NetFlow* TXRUNDISP, // OUTPUT
		NetFlow* CHBONDI, // INPUT
		NetFlow* COMBUSIN, // INPUT
		NetFlow* DADDR, // INPUT
		NetFlow* DCLK, // INPUT
		NetFlow* DEN, // INPUT
		NetFlow* DI, // INPUT
		NetFlow* DWE, // INPUT
		NetFlow* ENCHANSYNC, // INPUT
		NetFlow* ENMCOMMAALIGN, // INPUT
		NetFlow* ENPCOMMAALIGN, // INPUT
		NetFlow* GREFCLK, // INPUT
		NetFlow* LOOPBACK, // INPUT
		NetFlow* POWERDOWN, // INPUT
		NetFlow* REFCLK1, // INPUT
		NetFlow* REFCLK2, // INPUT
		NetFlow* RX1N, // INPUT
		NetFlow* RX1P, // INPUT
		NetFlow* RXBLOCKSYNC64B66BUSE, // INPUT
		NetFlow* RXCLKSTABLE, // INPUT
		NetFlow* RXCOMMADETUSE, // INPUT
		NetFlow* RXCRCCLK, // INPUT
		NetFlow* RXCRCDATAVALID, // INPUT
		NetFlow* RXCRCDATAWIDTH, // INPUT
		NetFlow* RXCRCIN, // INPUT
		NetFlow* RXCRCINIT, // INPUT
		NetFlow* RXCRCINTCLK, // INPUT
		NetFlow* RXCRCPD, // INPUT
		NetFlow* RXCRCRESET, // INPUT
		NetFlow* RXDATAWIDTH, // INPUT
		NetFlow* RXDEC64B66BUSE, // INPUT
		NetFlow* RXDEC8B10BUSE, // INPUT
		NetFlow* RXDESCRAM64B66BUSE, // INPUT
		NetFlow* RXIGNOREBTF, // INPUT
		NetFlow* RXINTDATAWIDTH, // INPUT
		NetFlow* RXPMARESET, // INPUT
		NetFlow* RXPOLARITY, // INPUT
		NetFlow* RXRESET, // INPUT
		NetFlow* RXSLIDE, // INPUT
		NetFlow* RXSYNC, // INPUT
		NetFlow* RXUSRCLK, // INPUT
		NetFlow* RXUSRCLK2, // INPUT
		NetFlow* TXBYPASS8B10B, // INPUT
		NetFlow* TXCHARDISPMODE, // INPUT
		NetFlow* TXCHARDISPVAL, // INPUT
		NetFlow* TXCHARISK, // INPUT
		NetFlow* TXCLKSTABLE, // INPUT
		NetFlow* TXCRCCLK, // INPUT
		NetFlow* TXCRCDATAVALID, // INPUT
		NetFlow* TXCRCDATAWIDTH, // INPUT
		NetFlow* TXCRCIN, // INPUT
		NetFlow* TXCRCINIT, // INPUT
		NetFlow* TXCRCINTCLK, // INPUT
		NetFlow* TXCRCPD, // INPUT
		NetFlow* TXCRCRESET, // INPUT
		NetFlow* TXDATA, // INPUT
		NetFlow* TXDATAWIDTH, // INPUT
		NetFlow* TXENC64B66BUSE, // INPUT
		NetFlow* TXENC8B10BUSE, // INPUT
		NetFlow* TXENOOB, // INPUT
		NetFlow* TXGEARBOX64B66BUSE, // INPUT
		NetFlow* TXINHIBIT, // INPUT
		NetFlow* TXINTDATAWIDTH, // INPUT
		NetFlow* TXPMARESET, // INPUT
		NetFlow* TXPOLARITY, // INPUT
		NetFlow* TXRESET, // INPUT
		NetFlow* TXSCRAM64B66BUSE, // INPUT
		NetFlow* TXSYNC, // INPUT
		NetFlow* TXUSRCLK, // INPUT
		NetFlow* TXUSRCLK2 // INPUT
		){
	
	// Assign parameters and ports: 
	//Verilog Parameters:
		this->LOC = LOC; // Default: "UNPLACED"
		this->BANDGAPSEL = BANDGAPSEL; // Default: "FALSE"
		this->BIASRESSEL = BIASRESSEL; // Default: "FALSE"
		this->CCCB_ARBITRATOR_DISABLE = CCCB_ARBITRATOR_DISABLE; // Default: "FALSE"
		this->CHAN_BOND_MODE = CHAN_BOND_MODE; // Default: "NONE"
		this->CHAN_BOND_ONE_SHOT = CHAN_BOND_ONE_SHOT; // Default: "FALSE"
		this->CHAN_BOND_SEQ_1_1 = CHAN_BOND_SEQ_1_1; // Default: 11'b00000000000
		this->CHAN_BOND_SEQ_1_2 = CHAN_BOND_SEQ_1_2; // Default: 11'b00000000000
		this->CHAN_BOND_SEQ_1_3 = CHAN_BOND_SEQ_1_3; // Default: 11'b00000000000
		this->CHAN_BOND_SEQ_1_4 = CHAN_BOND_SEQ_1_4; // Default: 11'b00000000000
		this->CHAN_BOND_SEQ_1_MASK = CHAN_BOND_SEQ_1_MASK; // Default: 4'b1110
		this->CHAN_BOND_SEQ_2_1 = CHAN_BOND_SEQ_2_1; // Default: 11'b00000000000
		this->CHAN_BOND_SEQ_2_2 = CHAN_BOND_SEQ_2_2; // Default: 11'b00000000000
		this->CHAN_BOND_SEQ_2_3 = CHAN_BOND_SEQ_2_3; // Default: 11'b00000000000
		this->CHAN_BOND_SEQ_2_4 = CHAN_BOND_SEQ_2_4; // Default: 11'b00000000000
		this->CHAN_BOND_SEQ_2_MASK = CHAN_BOND_SEQ_2_MASK; // Default: 4'b1110
		this->CHAN_BOND_SEQ_2_USE = CHAN_BOND_SEQ_2_USE; // Default: "FALSE"
		this->CLK_CORRECT_USE = CLK_CORRECT_USE; // Default: "FALSE"
		this->CLK_COR_8B10B_DE = CLK_COR_8B10B_DE; // Default: "FALSE"
		this->CLK_COR_SEQ_1_1 = CLK_COR_SEQ_1_1; // Default: 11'b00000000000
		this->CLK_COR_SEQ_1_2 = CLK_COR_SEQ_1_2; // Default: 11'b00000000000
		this->CLK_COR_SEQ_1_3 = CLK_COR_SEQ_1_3; // Default: 11'b00000000000
		this->CLK_COR_SEQ_1_4 = CLK_COR_SEQ_1_4; // Default: 11'b00000000000
		this->CLK_COR_SEQ_1_MASK = CLK_COR_SEQ_1_MASK; // Default: 4'b1110
		this->CLK_COR_SEQ_2_1 = CLK_COR_SEQ_2_1; // Default: 11'b00000000000
		this->CLK_COR_SEQ_2_2 = CLK_COR_SEQ_2_2; // Default: 11'b00000000000
		this->CLK_COR_SEQ_2_3 = CLK_COR_SEQ_2_3; // Default: 11'b00000000000
		this->CLK_COR_SEQ_2_4 = CLK_COR_SEQ_2_4; // Default: 11'b00000000000
		this->CLK_COR_SEQ_2_MASK = CLK_COR_SEQ_2_MASK; // Default: 4'b1110
		this->CLK_COR_SEQ_2_USE = CLK_COR_SEQ_2_USE; // Default: "FALSE"
		this->CLK_COR_SEQ_DROP = CLK_COR_SEQ_DROP; // Default: "FALSE"
		this->COMMA32 = COMMA32; // Default: "FALSE"
		this->COMMA_10B_MASK = COMMA_10B_MASK; // Default: 10'h3FF
		this->CYCLE_LIMIT_SEL = CYCLE_LIMIT_SEL; // Default: 2'b00
		this->DCDR_FILTER = DCDR_FILTER; // Default: 3'b010
		this->DEC_MCOMMA_DETECT = DEC_MCOMMA_DETECT; // Default: "TRUE"
		this->DEC_PCOMMA_DETECT = DEC_PCOMMA_DETECT; // Default: "TRUE"
		this->DEC_VALID_COMMA_ONLY = DEC_VALID_COMMA_ONLY; // Default: "TRUE"
		this->DIGRX_FWDCLK = DIGRX_FWDCLK; // Default: 2'b00
		this->DIGRX_SYNC_MODE = DIGRX_SYNC_MODE; // Default: "FALSE"
		this->ENABLE_DCDR = ENABLE_DCDR; // Default: "FALSE"
		this->FDET_HYS_CAL = FDET_HYS_CAL; // Default: 3'b010
		this->FDET_HYS_SEL = FDET_HYS_SEL; // Default: 3'b100
		this->FDET_LCK_CAL = FDET_LCK_CAL; // Default: 3'b100
		this->FDET_LCK_SEL = FDET_LCK_SEL; // Default: 3'b001
		this->GT11_MODE = GT11_MODE; // Default: "DONT_CARE"
		this->IREFBIASMODE = IREFBIASMODE; // Default: 2'b11
		this->LOOPCAL_WAIT = LOOPCAL_WAIT; // Default: 2'b00
		this->MCOMMA_32B_VALUE = MCOMMA_32B_VALUE; // Default: 32'h00000000
		this->MCOMMA_DETECT = MCOMMA_DETECT; // Default: "TRUE"
		this->OPPOSITE_SELECT = OPPOSITE_SELECT; // Default: "FALSE"
		this->PCOMMA_32B_VALUE = PCOMMA_32B_VALUE; // Default: 32'h00000000
		this->PCOMMA_DETECT = PCOMMA_DETECT; // Default: "TRUE"
		this->PCS_BIT_SLIP = PCS_BIT_SLIP; // Default: "FALSE"
		this->PMACLKENABLE = PMACLKENABLE; // Default: "TRUE"
		this->PMACOREPWRENABLE = PMACOREPWRENABLE; // Default: "TRUE"
		this->PMAIREFTRIM = PMAIREFTRIM; // Default: 4'b0111
		this->PMAVBGCTRL = PMAVBGCTRL; // Default: 5'b00000
		this->PMAVREFTRIM = PMAVREFTRIM; // Default: 4'b0111
		this->PMA_BIT_SLIP = PMA_BIT_SLIP; // Default: "FALSE"
		this->POWER_ENABLE = POWER_ENABLE; // Default: "TRUE"
		this->REPEATER = REPEATER; // Default: "FALSE"
		this->RXACTST = RXACTST; // Default: "FALSE"
		this->RXAFEEQ = RXAFEEQ; // Default: 9'b000000000
		this->RXAFEPD = RXAFEPD; // Default: "FALSE"
		this->RXAFETST = RXAFETST; // Default: "FALSE"
		this->RXAPD = RXAPD; // Default: "FALSE"
		this->RXAREGCTRL = RXAREGCTRL; // Default: 5'b00000
		this->RXASYNCDIVIDE = RXASYNCDIVIDE; // Default: 2'b11
		this->RXBY_32 = RXBY_32; // Default: "FALSE"
		this->RXCDRLOS = RXCDRLOS; // Default: 6'b000000
		this->RXCLK0_FORCE_PMACLK = RXCLK0_FORCE_PMACLK; // Default: "FALSE"
		this->RXCLKMODE = RXCLKMODE; // Default: 6'b110001
		this->RXCLMODE = RXCLMODE; // Default: 2'b00
		this->RXCMADJ = RXCMADJ; // Default: 2'b01
		this->RXCPSEL = RXCPSEL; // Default: "TRUE"
		this->RXCPTST = RXCPTST; // Default: "FALSE"
		this->RXCRCCLOCKDOUBLE = RXCRCCLOCKDOUBLE; // Default: "FALSE"
		this->RXCRCENABLE = RXCRCENABLE; // Default: "FALSE"
		this->RXCRCINITVAL = RXCRCINITVAL; // Default: 32'h00000000
		this->RXCRCINVERTGEN = RXCRCINVERTGEN; // Default: "FALSE"
		this->RXCRCSAMECLOCK = RXCRCSAMECLOCK; // Default: "FALSE"
		this->RXCTRL1 = RXCTRL1; // Default: 10'h200
		this->RXCYCLE_LIMIT_SEL = RXCYCLE_LIMIT_SEL; // Default: 2'b00
		this->RXDATA_SEL = RXDATA_SEL; // Default: 2'b00
		this->RXDCCOUPLE = RXDCCOUPLE; // Default: "FALSE"
		this->RXDIGRESET = RXDIGRESET; // Default: "FALSE"
		this->RXDIGRX = RXDIGRX; // Default: "FALSE"
		this->RXEQ = RXEQ; // Default: 64'h4000000000000000
		this->RXFDCAL_CLOCK_DIVIDE = RXFDCAL_CLOCK_DIVIDE; // Default: "NONE"
		this->RXFDET_HYS_CAL = RXFDET_HYS_CAL; // Default: 3'b010
		this->RXFDET_HYS_SEL = RXFDET_HYS_SEL; // Default: 3'b100
		this->RXFDET_LCK_CAL = RXFDET_LCK_CAL; // Default: 3'b100
		this->RXFDET_LCK_SEL = RXFDET_LCK_SEL; // Default: 3'b001
		this->RXFECONTROL1 = RXFECONTROL1; // Default: 2'b00
		this->RXFECONTROL2 = RXFECONTROL2; // Default: 3'b000
		this->RXFETUNE = RXFETUNE; // Default: 2'b01
		this->RXLB = RXLB; // Default: "FALSE"
		this->RXLKADJ = RXLKADJ; // Default: 5'b00000
		this->RXLKAPD = RXLKAPD; // Default: "FALSE"
		this->RXLOOPCAL_WAIT = RXLOOPCAL_WAIT; // Default: 2'b00
		this->RXLOOPFILT = RXLOOPFILT; // Default: 4'b0111
		this->RXMODE = RXMODE; // Default: 6'b000000
		this->RXPD = RXPD; // Default: "FALSE"
		this->RXPDDTST = RXPDDTST; // Default: "TRUE"
		this->RXPMACLKSEL = RXPMACLKSEL; // Default: "REFCLK1"
		this->RXRCPADJ = RXRCPADJ; // Default: 3'b011
		this->RXRCPPD = RXRCPPD; // Default: "FALSE"
		this->RXRECCLK1_USE_SYNC = RXRECCLK1_USE_SYNC; // Default: "FALSE"
		this->RXRIBADJ = RXRIBADJ; // Default: 2'b11
		this->RXRPDPD = RXRPDPD; // Default: "FALSE"
		this->RXRSDPD = RXRSDPD; // Default: "FALSE"
		this->RXSLOWDOWN_CAL = RXSLOWDOWN_CAL; // Default: 2'b00
		this->RXTUNE = RXTUNE; // Default: 13'h0000
		this->RXVCODAC_INIT = RXVCODAC_INIT; // Default: 10'b1010000000
		this->RXVCO_CTRL_ENABLE = RXVCO_CTRL_ENABLE; // Default: "FALSE"
		this->RX_BUFFER_USE = RX_BUFFER_USE; // Default: "TRUE"
		this->RX_CLOCK_DIVIDER = RX_CLOCK_DIVIDER; // Default: 2'b00
		this->SAMPLE_8X = SAMPLE_8X; // Default: "FALSE"
		this->SLOWDOWN_CAL = SLOWDOWN_CAL; // Default: 2'b00
		this->TXABPMACLKSEL = TXABPMACLKSEL; // Default: "REFCLK1"
		this->TXAPD = TXAPD; // Default: "FALSE"
		this->TXAREFBIASSEL = TXAREFBIASSEL; // Default: "TRUE"
		this->TXASYNCDIVIDE = TXASYNCDIVIDE; // Default: 2'b11
		this->TXCLK0_FORCE_PMACLK = TXCLK0_FORCE_PMACLK; // Default: "FALSE"
		this->TXCLKMODE = TXCLKMODE; // Default: 4'b1001
		this->TXCLMODE = TXCLMODE; // Default: 2'b00
		this->TXCPSEL = TXCPSEL; // Default: "TRUE"
		this->TXCRCCLOCKDOUBLE = TXCRCCLOCKDOUBLE; // Default: "FALSE"
		this->TXCRCENABLE = TXCRCENABLE; // Default: "FALSE"
		this->TXCRCINITVAL = TXCRCINITVAL; // Default: 32'h00000000
		this->TXCRCINVERTGEN = TXCRCINVERTGEN; // Default: "FALSE"
		this->TXCRCSAMECLOCK = TXCRCSAMECLOCK; // Default: "FALSE"
		this->TXCTRL1 = TXCTRL1; // Default: 10'h200
		this->TXDATA_SEL = TXDATA_SEL; // Default: 2'b00
		this->TXDAT_PRDRV_DAC = TXDAT_PRDRV_DAC; // Default: 3'b111
		this->TXDAT_TAP_DAC = TXDAT_TAP_DAC; // Default: 5'b10110
		this->TXDIGPD = TXDIGPD; // Default: "FALSE"
		this->TXFDCAL_CLOCK_DIVIDE = TXFDCAL_CLOCK_DIVIDE; // Default: "NONE"
		this->TXHIGHSIGNALEN = TXHIGHSIGNALEN; // Default: "TRUE"
		this->TXLOOPFILT = TXLOOPFILT; // Default: 4'b0111
		this->TXLVLSHFTPD = TXLVLSHFTPD; // Default: "FALSE"
		this->TXOUTCLK1_USE_SYNC = TXOUTCLK1_USE_SYNC; // Default: "FALSE"
		this->TXPD = TXPD; // Default: "FALSE"
		this->TXPHASESEL = TXPHASESEL; // Default: "FALSE"
		this->TXPOST_PRDRV_DAC = TXPOST_PRDRV_DAC; // Default: 3'b111
		this->TXPOST_TAP_DAC = TXPOST_TAP_DAC; // Default: 5'b01110
		this->TXPOST_TAP_PD = TXPOST_TAP_PD; // Default: "TRUE"
		this->TXPRE_PRDRV_DAC = TXPRE_PRDRV_DAC; // Default: 3'b111
		this->TXPRE_TAP_DAC = TXPRE_TAP_DAC; // Default: 5'b00000
		this->TXPRE_TAP_PD = TXPRE_TAP_PD; // Default: "TRUE"
		this->TXSLEWRATE = TXSLEWRATE; // Default: "FALSE"
		this->TXTERMTRIM = TXTERMTRIM; // Default: 4'b1100
		this->TXTUNE = TXTUNE; // Default: 13'h0000
		this->TX_BUFFER_USE = TX_BUFFER_USE; // Default: "TRUE"
		this->TX_CLOCK_DIVIDER = TX_CLOCK_DIVIDER; // Default: 2'b00
		this->VCODAC_INIT = VCODAC_INIT; // Default: 10'b1010000000
		this->VCO_CTRL_ENABLE = VCO_CTRL_ENABLE; // Default: "FALSE"
		this->VREFBIASMODE = VREFBIASMODE; // Default: 2'b11
		this->ALIGN_COMMA_WORD = ALIGN_COMMA_WORD; // Default: 4
		this->CHAN_BOND_LIMIT = CHAN_BOND_LIMIT; // Default: 16
		this->CHAN_BOND_SEQ_LEN = CHAN_BOND_SEQ_LEN; // Default: 1
		this->CLK_COR_MAX_LAT = CLK_COR_MAX_LAT; // Default: 48
		this->CLK_COR_MIN_LAT = CLK_COR_MIN_LAT; // Default: 36
		this->CLK_COR_SEQ_LEN = CLK_COR_SEQ_LEN; // Default: 1
		this->RXOUTDIV2SEL = RXOUTDIV2SEL; // Default: 1
		this->RXPLLNDIVSEL = RXPLLNDIVSEL; // Default: 8
		this->RXUSRDIVISOR = RXUSRDIVISOR; // Default: 1
		this->SH_CNT_MAX = SH_CNT_MAX; // Default: 64
		this->SH_INVALID_CNT_MAX = SH_INVALID_CNT_MAX; // Default: 16
		this->TXOUTDIV2SEL = TXOUTDIV2SEL; // Default: 1
		this->TXPLLNDIVSEL = TXPLLNDIVSEL; // Default: 8
	//Verilog Ports in definition order:
		this->CHBONDO = CHBONDO; // OUTPUT
		this->COMBUSOUT = COMBUSOUT; // OUTPUT
		this->DO = DO; // OUTPUT
		this->DRDY = DRDY; // OUTPUT
		this->RXBUFERR = RXBUFERR; // OUTPUT
		this->RXCALFAIL = RXCALFAIL; // OUTPUT
		this->RXCHARISCOMMA = RXCHARISCOMMA; // OUTPUT
		this->RXCHARISK = RXCHARISK; // OUTPUT
		this->RXCOMMADET = RXCOMMADET; // OUTPUT
		this->RXCRCOUT = RXCRCOUT; // OUTPUT
		this->RXCYCLELIMIT = RXCYCLELIMIT; // OUTPUT
		this->RXDATA = RXDATA; // OUTPUT
		this->RXDISPERR = RXDISPERR; // OUTPUT
		this->RXLOCK = RXLOCK; // OUTPUT
		this->RXLOSSOFSYNC = RXLOSSOFSYNC; // OUTPUT
		this->RXMCLK = RXMCLK; // OUTPUT
		this->RXNOTINTABLE = RXNOTINTABLE; // OUTPUT
		this->RXPCSHCLKOUT = RXPCSHCLKOUT; // OUTPUT
		this->RXREALIGN = RXREALIGN; // OUTPUT
		this->RXRECCLK1 = RXRECCLK1; // OUTPUT
		this->RXRECCLK2 = RXRECCLK2; // OUTPUT
		this->RXRUNDISP = RXRUNDISP; // OUTPUT
		this->RXSIGDET = RXSIGDET; // OUTPUT
		this->RXSTATUS = RXSTATUS; // OUTPUT
		this->TX1N = TX1N; // OUTPUT
		this->TX1P = TX1P; // OUTPUT
		this->TXBUFERR = TXBUFERR; // OUTPUT
		this->TXCALFAIL = TXCALFAIL; // OUTPUT
		this->TXCRCOUT = TXCRCOUT; // OUTPUT
		this->TXCYCLELIMIT = TXCYCLELIMIT; // OUTPUT
		this->TXKERR = TXKERR; // OUTPUT
		this->TXLOCK = TXLOCK; // OUTPUT
		this->TXOUTCLK1 = TXOUTCLK1; // OUTPUT
		this->TXOUTCLK2 = TXOUTCLK2; // OUTPUT
		this->TXPCSHCLKOUT = TXPCSHCLKOUT; // OUTPUT
		this->TXRUNDISP = TXRUNDISP; // OUTPUT
		this->CHBONDI = CHBONDI; // INPUT
		this->COMBUSIN = COMBUSIN; // INPUT
		this->DADDR = DADDR; // INPUT
		this->DCLK = DCLK; // INPUT
		this->DEN = DEN; // INPUT
		this->DI = DI; // INPUT
		this->DWE = DWE; // INPUT
		this->ENCHANSYNC = ENCHANSYNC; // INPUT
		this->ENMCOMMAALIGN = ENMCOMMAALIGN; // INPUT
		this->ENPCOMMAALIGN = ENPCOMMAALIGN; // INPUT
		this->GREFCLK = GREFCLK; // INPUT
		this->LOOPBACK = LOOPBACK; // INPUT
		this->POWERDOWN = POWERDOWN; // INPUT
		this->REFCLK1 = REFCLK1; // INPUT
		this->REFCLK2 = REFCLK2; // INPUT
		this->RX1N = RX1N; // INPUT
		this->RX1P = RX1P; // INPUT
		this->RXBLOCKSYNC64B66BUSE = RXBLOCKSYNC64B66BUSE; // INPUT
		this->RXCLKSTABLE = RXCLKSTABLE; // INPUT
		this->RXCOMMADETUSE = RXCOMMADETUSE; // INPUT
		this->RXCRCCLK = RXCRCCLK; // INPUT
		this->RXCRCDATAVALID = RXCRCDATAVALID; // INPUT
		this->RXCRCDATAWIDTH = RXCRCDATAWIDTH; // INPUT
		this->RXCRCIN = RXCRCIN; // INPUT
		this->RXCRCINIT = RXCRCINIT; // INPUT
		this->RXCRCINTCLK = RXCRCINTCLK; // INPUT
		this->RXCRCPD = RXCRCPD; // INPUT
		this->RXCRCRESET = RXCRCRESET; // INPUT
		this->RXDATAWIDTH = RXDATAWIDTH; // INPUT
		this->RXDEC64B66BUSE = RXDEC64B66BUSE; // INPUT
		this->RXDEC8B10BUSE = RXDEC8B10BUSE; // INPUT
		this->RXDESCRAM64B66BUSE = RXDESCRAM64B66BUSE; // INPUT
		this->RXIGNOREBTF = RXIGNOREBTF; // INPUT
		this->RXINTDATAWIDTH = RXINTDATAWIDTH; // INPUT
		this->RXPMARESET = RXPMARESET; // INPUT
		this->RXPOLARITY = RXPOLARITY; // INPUT
		this->RXRESET = RXRESET; // INPUT
		this->RXSLIDE = RXSLIDE; // INPUT
		this->RXSYNC = RXSYNC; // INPUT
		this->RXUSRCLK = RXUSRCLK; // INPUT
		this->RXUSRCLK2 = RXUSRCLK2; // INPUT
		this->TXBYPASS8B10B = TXBYPASS8B10B; // INPUT
		this->TXCHARDISPMODE = TXCHARDISPMODE; // INPUT
		this->TXCHARDISPVAL = TXCHARDISPVAL; // INPUT
		this->TXCHARISK = TXCHARISK; // INPUT
		this->TXCLKSTABLE = TXCLKSTABLE; // INPUT
		this->TXCRCCLK = TXCRCCLK; // INPUT
		this->TXCRCDATAVALID = TXCRCDATAVALID; // INPUT
		this->TXCRCDATAWIDTH = TXCRCDATAWIDTH; // INPUT
		this->TXCRCIN = TXCRCIN; // INPUT
		this->TXCRCINIT = TXCRCINIT; // INPUT
		this->TXCRCINTCLK = TXCRCINTCLK; // INPUT
		this->TXCRCPD = TXCRCPD; // INPUT
		this->TXCRCRESET = TXCRCRESET; // INPUT
		this->TXDATA = TXDATA; // INPUT
		this->TXDATAWIDTH = TXDATAWIDTH; // INPUT
		this->TXENC64B66BUSE = TXENC64B66BUSE; // INPUT
		this->TXENC8B10BUSE = TXENC8B10BUSE; // INPUT
		this->TXENOOB = TXENOOB; // INPUT
		this->TXGEARBOX64B66BUSE = TXGEARBOX64B66BUSE; // INPUT
		this->TXINHIBIT = TXINHIBIT; // INPUT
		this->TXINTDATAWIDTH = TXINTDATAWIDTH; // INPUT
		this->TXPMARESET = TXPMARESET; // INPUT
		this->TXPOLARITY = TXPOLARITY; // INPUT
		this->TXRESET = TXRESET; // INPUT
		this->TXSCRAM64B66BUSE = TXSCRAM64B66BUSE; // INPUT
		this->TXSYNC = TXSYNC; // INPUT
		this->TXUSRCLK = TXUSRCLK; // INPUT
		this->TXUSRCLK2 = TXUSRCLK2; // INPUT
	
		register_wait_on_event_nets();
	
	}
	
	void register_wait_on_event_nets(){
	// TODO
	}
	void calculate(int time){
	// TODO
	}
};


class prim_class_X_GTHE2_CHANNEL{
	//Verilog Parameters:
	int LOC;
	int ACJTAG_DEBUG_MODE;
	int ACJTAG_MODE;
	int ACJTAG_RESET;
	int ADAPT_CFG0;
	int ALIGN_COMMA_DOUBLE;
	int ALIGN_COMMA_ENABLE;
	int ALIGN_COMMA_WORD;
	int ALIGN_MCOMMA_DET;
	int ALIGN_MCOMMA_VALUE;
	int ALIGN_PCOMMA_DET;
	int ALIGN_PCOMMA_VALUE;
	int A_RXOSCALRESET;
	int CBCC_DATA_SOURCE_SEL;
	int CFOK_CFG;
	int CFOK_CFG2;
	int CFOK_CFG3;
	int CHAN_BOND_KEEP_ALIGN;
	int CHAN_BOND_MAX_SKEW;
	int CHAN_BOND_SEQ_1_1;
	int CHAN_BOND_SEQ_1_2;
	int CHAN_BOND_SEQ_1_3;
	int CHAN_BOND_SEQ_1_4;
	int CHAN_BOND_SEQ_1_ENABLE;
	int CHAN_BOND_SEQ_2_1;
	int CHAN_BOND_SEQ_2_2;
	int CHAN_BOND_SEQ_2_3;
	int CHAN_BOND_SEQ_2_4;
	int CHAN_BOND_SEQ_2_ENABLE;
	int CHAN_BOND_SEQ_2_USE;
	int CHAN_BOND_SEQ_LEN;
	int CLK_CORRECT_USE;
	int CLK_COR_KEEP_IDLE;
	int CLK_COR_MAX_LAT;
	int CLK_COR_MIN_LAT;
	int CLK_COR_PRECEDENCE;
	int CLK_COR_REPEAT_WAIT;
	int CLK_COR_SEQ_1_1;
	int CLK_COR_SEQ_1_2;
	int CLK_COR_SEQ_1_3;
	int CLK_COR_SEQ_1_4;
	int CLK_COR_SEQ_1_ENABLE;
	int CLK_COR_SEQ_2_1;
	int CLK_COR_SEQ_2_2;
	int CLK_COR_SEQ_2_3;
	int CLK_COR_SEQ_2_4;
	int CLK_COR_SEQ_2_ENABLE;
	int CLK_COR_SEQ_2_USE;
	int CLK_COR_SEQ_LEN;
	int CPLL_CFG;
	int CPLL_FBDIV;
	int CPLL_FBDIV_45;
	int CPLL_INIT_CFG;
	int CPLL_LOCK_CFG;
	int CPLL_REFCLK_DIV;
	int DEC_MCOMMA_DETECT;
	int DEC_PCOMMA_DETECT;
	int DEC_VALID_COMMA_ONLY;
	int DMONITOR_CFG;
	int ES_CLK_PHASE_SEL;
	int ES_CONTROL;
	int ES_ERRDET_EN;
	int ES_EYE_SCAN_EN;
	int ES_HORZ_OFFSET;
	int ES_PMA_CFG;
	int ES_PRESCALE;
	int ES_QUALIFIER;
	int ES_QUAL_MASK;
	int ES_SDATA_MASK;
	int ES_VERT_OFFSET;
	int FTS_DESKEW_SEQ_ENABLE;
	int FTS_LANE_DESKEW_CFG;
	int FTS_LANE_DESKEW_EN;
	int GEARBOX_MODE;
	int LOOPBACK_CFG;
	int OUTREFCLK_SEL_INV;
	int PCS_PCIE_EN;
	int PCS_RSVD_ATTR;
	int PD_TRANS_TIME_FROM_P2;
	int PD_TRANS_TIME_NONE_P2;
	int PD_TRANS_TIME_TO_P2;
	int PMA_RSV;
	int PMA_RSV2;
	int PMA_RSV3;
	int PMA_RSV4;
	int PMA_RSV5;
	int RESET_POWERSAVE_DISABLE;
	int RXBUFRESET_TIME;
	int RXBUF_ADDR_MODE;
	int RXBUF_EIDLE_HI_CNT;
	int RXBUF_EIDLE_LO_CNT;
	int RXBUF_EN;
	int RXBUF_RESET_ON_CB_CHANGE;
	int RXBUF_RESET_ON_COMMAALIGN;
	int RXBUF_RESET_ON_EIDLE;
	int RXBUF_RESET_ON_RATE_CHANGE;
	int RXBUF_THRESH_OVFLW;
	int RXBUF_THRESH_OVRD;
	int RXBUF_THRESH_UNDFLW;
	int RXCDRFREQRESET_TIME;
	int RXCDRPHRESET_TIME;
	int RXCDR_CFG;
	int RXCDR_FR_RESET_ON_EIDLE;
	int RXCDR_HOLD_DURING_EIDLE;
	int RXCDR_LOCK_CFG;
	int RXCDR_PH_RESET_ON_EIDLE;
	int RXDFELPMRESET_TIME;
	int RXDLY_CFG;
	int RXDLY_LCFG;
	int RXDLY_TAP_CFG;
	int RXGEARBOX_EN;
	int RXISCANRESET_TIME;
	int RXLPM_HF_CFG;
	int RXLPM_LF_CFG;
	int RXOOB_CFG;
	int RXOOB_CLK_CFG;
	int RXOSCALRESET_TIME;
	int RXOSCALRESET_TIMEOUT;
	int RXOUT_DIV;
	int RXPCSRESET_TIME;
	int RXPHDLY_CFG;
	int RXPH_CFG;
	int RXPH_MONITOR_SEL;
	int RXPI_CFG0;
	int RXPI_CFG1;
	int RXPI_CFG2;
	int RXPI_CFG3;
	int RXPI_CFG4;
	int RXPI_CFG5;
	int RXPI_CFG6;
	int RXPMARESET_TIME;
	int RXPRBS_ERR_LOOPBACK;
	int RXSLIDE_AUTO_WAIT;
	int RXSLIDE_MODE;
	int RXSYNC_MULTILANE;
	int RXSYNC_OVRD;
	int RXSYNC_SKIP_DA;
	int RX_BIAS_CFG;
	int RX_BUFFER_CFG;
	int RX_CLK25_DIV;
	int RX_CLKMUX_PD;
	int RX_CM_SEL;
	int RX_CM_TRIM;
	int RX_DATA_WIDTH;
	int RX_DDI_SEL;
	int RX_DEBUG_CFG;
	int RX_DEFER_RESET_BUF_EN;
	int RX_DFELPM_CFG0;
	int RX_DFELPM_CFG1;
	int RX_DFELPM_KLKH_AGC_STUP_EN;
	int RX_DFE_AGC_CFG0;
	int RX_DFE_AGC_CFG1;
	int RX_DFE_AGC_CFG2;
	int RX_DFE_AGC_OVRDEN;
	int RX_DFE_GAIN_CFG;
	int RX_DFE_H2_CFG;
	int RX_DFE_H3_CFG;
	int RX_DFE_H4_CFG;
	int RX_DFE_H5_CFG;
	int RX_DFE_H6_CFG;
	int RX_DFE_H7_CFG;
	int RX_DFE_KL_CFG;
	int RX_DFE_KL_LPM_KH_CFG0;
	int RX_DFE_KL_LPM_KH_CFG1;
	int RX_DFE_KL_LPM_KH_CFG2;
	int RX_DFE_KL_LPM_KH_OVRDEN;
	int RX_DFE_KL_LPM_KL_CFG0;
	int RX_DFE_KL_LPM_KL_CFG1;
	int RX_DFE_KL_LPM_KL_CFG2;
	int RX_DFE_KL_LPM_KL_OVRDEN;
	int RX_DFE_LPM_CFG;
	int RX_DFE_LPM_HOLD_DURING_EIDLE;
	int RX_DFE_ST_CFG;
	int RX_DFE_UT_CFG;
	int RX_DFE_VP_CFG;
	int RX_DISPERR_SEQ_MATCH;
	int RX_INT_DATAWIDTH;
	int RX_OS_CFG;
	int RX_SIG_VALID_DLY;
	int RX_XCLK_SEL;
	int SAS_MAX_COM;
	int SAS_MIN_COM;
	int SATA_BURST_SEQ_LEN;
	int SATA_BURST_VAL;
	int SATA_CPLL_CFG;
	int SATA_EIDLE_VAL;
	int SATA_MAX_BURST;
	int SATA_MAX_INIT;
	int SATA_MAX_WAKE;
	int SATA_MIN_BURST;
	int SATA_MIN_INIT;
	int SATA_MIN_WAKE;
	int SHOW_REALIGN_COMMA;
	int SIM_CPLLREFCLK_SEL;
	int SIM_RECEIVER_DETECT_PASS;
	int SIM_RESET_SPEEDUP;
	int SIM_TX_EIDLE_DRIVE_LEVEL;
	int SIM_VERSION;
	int TERM_RCAL_CFG;
	int TERM_RCAL_OVRD;
	int TRANS_TIME_RATE;
	int TST_RSV;
	int TXBUF_EN;
	int TXBUF_RESET_ON_RATE_CHANGE;
	int TXDLY_CFG;
	int TXDLY_LCFG;
	int TXDLY_TAP_CFG;
	int TXGEARBOX_EN;
	int TXOOB_CFG;
	int TXOUT_DIV;
	int TXPCSRESET_TIME;
	int TXPHDLY_CFG;
	int TXPH_CFG;
	int TXPH_MONITOR_SEL;
	int TXPI_CFG0;
	int TXPI_CFG1;
	int TXPI_CFG2;
	int TXPI_CFG3;
	int TXPI_CFG4;
	int TXPI_CFG5;
	int TXPI_GREY_SEL;
	int TXPI_INVSTROBE_SEL;
	int TXPI_PPMCLK_SEL;
	int TXPI_PPM_CFG;
	int TXPI_SYNFREQ_PPM;
	int TXPMARESET_TIME;
	int TXSYNC_MULTILANE;
	int TXSYNC_OVRD;
	int TXSYNC_SKIP_DA;
	int TX_CLK25_DIV;
	int TX_CLKMUX_PD;
	int TX_DATA_WIDTH;
	int TX_DEEMPH0;
	int TX_DEEMPH1;
	int TX_DRIVE_MODE;
	int TX_EIDLE_ASSERT_DELAY;
	int TX_EIDLE_DEASSERT_DELAY;
	int TX_INT_DATAWIDTH;
	int TX_LOOPBACK_DRIVE_HIZ;
	int TX_MAINCURSOR_SEL;
	int TX_MARGIN_FULL_0;
	int TX_MARGIN_FULL_1;
	int TX_MARGIN_FULL_2;
	int TX_MARGIN_FULL_3;
	int TX_MARGIN_FULL_4;
	int TX_MARGIN_LOW_0;
	int TX_MARGIN_LOW_1;
	int TX_MARGIN_LOW_2;
	int TX_MARGIN_LOW_3;
	int TX_MARGIN_LOW_4;
	int TX_QPI_STATUS_EN;
	int TX_RXDETECT_CFG;
	int TX_RXDETECT_PRECHARGE_TIME;
	int TX_RXDETECT_REF;
	int TX_XCLK_SEL;
	int UCODEER_CLR;
	int USE_PCS_CLK_PHASE_SEL;
	//Verilog Ports in definition order:
	NetFlow* CPLLFBCLKLOST; // OUTPUT
	NetFlow* CPLLLOCK; // OUTPUT
	NetFlow* CPLLREFCLKLOST; // OUTPUT
	NetFlow* DMONITOROUT; // OUTPUT
	NetFlow* DRPDO; // OUTPUT
	NetFlow* DRPRDY; // OUTPUT
	NetFlow* EYESCANDATAERROR; // OUTPUT
	NetFlow* GTHTXN; // OUTPUT
	NetFlow* GTHTXP; // OUTPUT
	NetFlow* GTREFCLKMONITOR; // OUTPUT
	NetFlow* PCSRSVDOUT; // OUTPUT
	NetFlow* PHYSTATUS; // OUTPUT
	NetFlow* RSOSINTDONE; // OUTPUT
	NetFlow* RXBUFSTATUS; // OUTPUT
	NetFlow* RXBYTEISALIGNED; // OUTPUT
	NetFlow* RXBYTEREALIGN; // OUTPUT
	NetFlow* RXCDRLOCK; // OUTPUT
	NetFlow* RXCHANBONDSEQ; // OUTPUT
	NetFlow* RXCHANISALIGNED; // OUTPUT
	NetFlow* RXCHANREALIGN; // OUTPUT
	NetFlow* RXCHARISCOMMA; // OUTPUT
	NetFlow* RXCHARISK; // OUTPUT
	NetFlow* RXCHBONDO; // OUTPUT
	NetFlow* RXCLKCORCNT; // OUTPUT
	NetFlow* RXCOMINITDET; // OUTPUT
	NetFlow* RXCOMMADET; // OUTPUT
	NetFlow* RXCOMSASDET; // OUTPUT
	NetFlow* RXCOMWAKEDET; // OUTPUT
	NetFlow* RXDATA; // OUTPUT
	NetFlow* RXDATAVALID; // OUTPUT
	NetFlow* RXDFESLIDETAPSTARTED; // OUTPUT
	NetFlow* RXDFESLIDETAPSTROBEDONE; // OUTPUT
	NetFlow* RXDFESLIDETAPSTROBESTARTED; // OUTPUT
	NetFlow* RXDFESTADAPTDONE; // OUTPUT
	NetFlow* RXDISPERR; // OUTPUT
	NetFlow* RXDLYSRESETDONE; // OUTPUT
	NetFlow* RXELECIDLE; // OUTPUT
	NetFlow* RXHEADER; // OUTPUT
	NetFlow* RXHEADERVALID; // OUTPUT
	NetFlow* RXMONITOROUT; // OUTPUT
	NetFlow* RXNOTINTABLE; // OUTPUT
	NetFlow* RXOSINTSTARTED; // OUTPUT
	NetFlow* RXOSINTSTROBEDONE; // OUTPUT
	NetFlow* RXOSINTSTROBESTARTED; // OUTPUT
	NetFlow* RXOUTCLK; // OUTPUT
	NetFlow* RXOUTCLKFABRIC; // OUTPUT
	NetFlow* RXOUTCLKPCS; // OUTPUT
	NetFlow* RXPHALIGNDONE; // OUTPUT
	NetFlow* RXPHMONITOR; // OUTPUT
	NetFlow* RXPHSLIPMONITOR; // OUTPUT
	NetFlow* RXPMARESETDONE; // OUTPUT
	NetFlow* RXPRBSERR; // OUTPUT
	NetFlow* RXQPISENN; // OUTPUT
	NetFlow* RXQPISENP; // OUTPUT
	NetFlow* RXRATEDONE; // OUTPUT
	NetFlow* RXRESETDONE; // OUTPUT
	NetFlow* RXSTARTOFSEQ; // OUTPUT
	NetFlow* RXSTATUS; // OUTPUT
	NetFlow* RXSYNCDONE; // OUTPUT
	NetFlow* RXSYNCOUT; // OUTPUT
	NetFlow* RXVALID; // OUTPUT
	NetFlow* TXBUFSTATUS; // OUTPUT
	NetFlow* TXCOMFINISH; // OUTPUT
	NetFlow* TXDLYSRESETDONE; // OUTPUT
	NetFlow* TXGEARBOXREADY; // OUTPUT
	NetFlow* TXOUTCLK; // OUTPUT
	NetFlow* TXOUTCLKFABRIC; // OUTPUT
	NetFlow* TXOUTCLKPCS; // OUTPUT
	NetFlow* TXPHALIGNDONE; // OUTPUT
	NetFlow* TXPHINITDONE; // OUTPUT
	NetFlow* TXPMARESETDONE; // OUTPUT
	NetFlow* TXQPISENN; // OUTPUT
	NetFlow* TXQPISENP; // OUTPUT
	NetFlow* TXRATEDONE; // OUTPUT
	NetFlow* TXRESETDONE; // OUTPUT
	NetFlow* TXSYNCDONE; // OUTPUT
	NetFlow* TXSYNCOUT; // OUTPUT
	NetFlow* CFGRESET; // INPUT
	NetFlow* CLKRSVD0; // INPUT
	NetFlow* CLKRSVD1; // INPUT
	NetFlow* CPLLLOCKDETCLK; // INPUT
	NetFlow* CPLLLOCKEN; // INPUT
	NetFlow* CPLLPD; // INPUT
	NetFlow* CPLLREFCLKSEL; // INPUT
	NetFlow* CPLLRESET; // INPUT
	NetFlow* DMONFIFORESET; // INPUT
	NetFlow* DMONITORCLK; // INPUT
	NetFlow* DRPADDR; // INPUT
	NetFlow* DRPCLK; // INPUT
	NetFlow* DRPDI; // INPUT
	NetFlow* DRPEN; // INPUT
	NetFlow* DRPWE; // INPUT
	NetFlow* EYESCANMODE; // INPUT
	NetFlow* EYESCANRESET; // INPUT
	NetFlow* EYESCANTRIGGER; // INPUT
	NetFlow* GTGREFCLK; // INPUT
	NetFlow* GTHRXN; // INPUT
	NetFlow* GTHRXP; // INPUT
	NetFlow* GTNORTHREFCLK0; // INPUT
	NetFlow* GTNORTHREFCLK1; // INPUT
	NetFlow* GTREFCLK0; // INPUT
	NetFlow* GTREFCLK1; // INPUT
	NetFlow* GTRESETSEL; // INPUT
	NetFlow* GTRSVD; // INPUT
	NetFlow* GTRXRESET; // INPUT
	NetFlow* GTSOUTHREFCLK0; // INPUT
	NetFlow* GTSOUTHREFCLK1; // INPUT
	NetFlow* GTTXRESET; // INPUT
	NetFlow* LOOPBACK; // INPUT
	NetFlow* PCSRSVDIN; // INPUT
	NetFlow* PCSRSVDIN2; // INPUT
	NetFlow* PMARSVDIN; // INPUT
	NetFlow* QPLLCLK; // INPUT
	NetFlow* QPLLREFCLK; // INPUT
	NetFlow* RESETOVRD; // INPUT
	NetFlow* RX8B10BEN; // INPUT
	NetFlow* RXADAPTSELTEST; // INPUT
	NetFlow* RXBUFRESET; // INPUT
	NetFlow* RXCDRFREQRESET; // INPUT
	NetFlow* RXCDRHOLD; // INPUT
	NetFlow* RXCDROVRDEN; // INPUT
	NetFlow* RXCDRRESET; // INPUT
	NetFlow* RXCDRRESETRSV; // INPUT
	NetFlow* RXCHBONDEN; // INPUT
	NetFlow* RXCHBONDI; // INPUT
	NetFlow* RXCHBONDLEVEL; // INPUT
	NetFlow* RXCHBONDMASTER; // INPUT
	NetFlow* RXCHBONDSLAVE; // INPUT
	NetFlow* RXCOMMADETEN; // INPUT
	NetFlow* RXDDIEN; // INPUT
	NetFlow* RXDFEAGCHOLD; // INPUT
	NetFlow* RXDFEAGCOVRDEN; // INPUT
	NetFlow* RXDFEAGCTRL; // INPUT
	NetFlow* RXDFECM1EN; // INPUT
	NetFlow* RXDFELFHOLD; // INPUT
	NetFlow* RXDFELFOVRDEN; // INPUT
	NetFlow* RXDFELPMRESET; // INPUT
	NetFlow* RXDFESLIDETAP; // INPUT
	NetFlow* RXDFESLIDETAPADAPTEN; // INPUT
	NetFlow* RXDFESLIDETAPHOLD; // INPUT
	NetFlow* RXDFESLIDETAPID; // INPUT
	NetFlow* RXDFESLIDETAPINITOVRDEN; // INPUT
	NetFlow* RXDFESLIDETAPONLYADAPTEN; // INPUT
	NetFlow* RXDFESLIDETAPOVRDEN; // INPUT
	NetFlow* RXDFESLIDETAPSTROBE; // INPUT
	NetFlow* RXDFETAP2HOLD; // INPUT
	NetFlow* RXDFETAP2OVRDEN; // INPUT
	NetFlow* RXDFETAP3HOLD; // INPUT
	NetFlow* RXDFETAP3OVRDEN; // INPUT
	NetFlow* RXDFETAP4HOLD; // INPUT
	NetFlow* RXDFETAP4OVRDEN; // INPUT
	NetFlow* RXDFETAP5HOLD; // INPUT
	NetFlow* RXDFETAP5OVRDEN; // INPUT
	NetFlow* RXDFETAP6HOLD; // INPUT
	NetFlow* RXDFETAP6OVRDEN; // INPUT
	NetFlow* RXDFETAP7HOLD; // INPUT
	NetFlow* RXDFETAP7OVRDEN; // INPUT
	NetFlow* RXDFEUTHOLD; // INPUT
	NetFlow* RXDFEUTOVRDEN; // INPUT
	NetFlow* RXDFEVPHOLD; // INPUT
	NetFlow* RXDFEVPOVRDEN; // INPUT
	NetFlow* RXDFEVSEN; // INPUT
	NetFlow* RXDFEXYDEN; // INPUT
	NetFlow* RXDLYBYPASS; // INPUT
	NetFlow* RXDLYEN; // INPUT
	NetFlow* RXDLYOVRDEN; // INPUT
	NetFlow* RXDLYSRESET; // INPUT
	NetFlow* RXELECIDLEMODE; // INPUT
	NetFlow* RXGEARBOXSLIP; // INPUT
	NetFlow* RXLPMEN; // INPUT
	NetFlow* RXLPMHFHOLD; // INPUT
	NetFlow* RXLPMHFOVRDEN; // INPUT
	NetFlow* RXLPMLFHOLD; // INPUT
	NetFlow* RXLPMLFKLOVRDEN; // INPUT
	NetFlow* RXMCOMMAALIGNEN; // INPUT
	NetFlow* RXMONITORSEL; // INPUT
	NetFlow* RXOOBRESET; // INPUT
	NetFlow* RXOSCALRESET; // INPUT
	NetFlow* RXOSHOLD; // INPUT
	NetFlow* RXOSINTCFG; // INPUT
	NetFlow* RXOSINTEN; // INPUT
	NetFlow* RXOSINTHOLD; // INPUT
	NetFlow* RXOSINTID0; // INPUT
	NetFlow* RXOSINTNTRLEN; // INPUT
	NetFlow* RXOSINTOVRDEN; // INPUT
	NetFlow* RXOSINTSTROBE; // INPUT
	NetFlow* RXOSINTTESTOVRDEN; // INPUT
	NetFlow* RXOSOVRDEN; // INPUT
	NetFlow* RXOUTCLKSEL; // INPUT
	NetFlow* RXPCOMMAALIGNEN; // INPUT
	NetFlow* RXPCSRESET; // INPUT
	NetFlow* RXPD; // INPUT
	NetFlow* RXPHALIGN; // INPUT
	NetFlow* RXPHALIGNEN; // INPUT
	NetFlow* RXPHDLYPD; // INPUT
	NetFlow* RXPHDLYRESET; // INPUT
	NetFlow* RXPHOVRDEN; // INPUT
	NetFlow* RXPMARESET; // INPUT
	NetFlow* RXPOLARITY; // INPUT
	NetFlow* RXPRBSCNTRESET; // INPUT
	NetFlow* RXPRBSSEL; // INPUT
	NetFlow* RXQPIEN; // INPUT
	NetFlow* RXRATE; // INPUT
	NetFlow* RXRATEMODE; // INPUT
	NetFlow* RXSLIDE; // INPUT
	NetFlow* RXSYNCALLIN; // INPUT
	NetFlow* RXSYNCIN; // INPUT
	NetFlow* RXSYNCMODE; // INPUT
	NetFlow* RXSYSCLKSEL; // INPUT
	NetFlow* RXUSERRDY; // INPUT
	NetFlow* RXUSRCLK; // INPUT
	NetFlow* RXUSRCLK2; // INPUT
	NetFlow* SETERRSTATUS; // INPUT
	NetFlow* SIGVALIDCLK; // INPUT
	NetFlow* TSTIN; // INPUT
	NetFlow* TX8B10BBYPASS; // INPUT
	NetFlow* TX8B10BEN; // INPUT
	NetFlow* TXBUFDIFFCTRL; // INPUT
	NetFlow* TXCHARDISPMODE; // INPUT
	NetFlow* TXCHARDISPVAL; // INPUT
	NetFlow* TXCHARISK; // INPUT
	NetFlow* TXCOMINIT; // INPUT
	NetFlow* TXCOMSAS; // INPUT
	NetFlow* TXCOMWAKE; // INPUT
	NetFlow* TXDATA; // INPUT
	NetFlow* TXDEEMPH; // INPUT
	NetFlow* TXDETECTRX; // INPUT
	NetFlow* TXDIFFCTRL; // INPUT
	NetFlow* TXDIFFPD; // INPUT
	NetFlow* TXDLYBYPASS; // INPUT
	NetFlow* TXDLYEN; // INPUT
	NetFlow* TXDLYHOLD; // INPUT
	NetFlow* TXDLYOVRDEN; // INPUT
	NetFlow* TXDLYSRESET; // INPUT
	NetFlow* TXDLYUPDOWN; // INPUT
	NetFlow* TXELECIDLE; // INPUT
	NetFlow* TXHEADER; // INPUT
	NetFlow* TXINHIBIT; // INPUT
	NetFlow* TXMAINCURSOR; // INPUT
	NetFlow* TXMARGIN; // INPUT
	NetFlow* TXOUTCLKSEL; // INPUT
	NetFlow* TXPCSRESET; // INPUT
	NetFlow* TXPD; // INPUT
	NetFlow* TXPDELECIDLEMODE; // INPUT
	NetFlow* TXPHALIGN; // INPUT
	NetFlow* TXPHALIGNEN; // INPUT
	NetFlow* TXPHDLYPD; // INPUT
	NetFlow* TXPHDLYRESET; // INPUT
	NetFlow* TXPHDLYTSTCLK; // INPUT
	NetFlow* TXPHINIT; // INPUT
	NetFlow* TXPHOVRDEN; // INPUT
	NetFlow* TXPIPPMEN; // INPUT
	NetFlow* TXPIPPMOVRDEN; // INPUT
	NetFlow* TXPIPPMPD; // INPUT
	NetFlow* TXPIPPMSEL; // INPUT
	NetFlow* TXPIPPMSTEPSIZE; // INPUT
	NetFlow* TXPISOPD; // INPUT
	NetFlow* TXPMARESET; // INPUT
	NetFlow* TXPOLARITY; // INPUT
	NetFlow* TXPOSTCURSOR; // INPUT
	NetFlow* TXPOSTCURSORINV; // INPUT
	NetFlow* TXPRBSFORCEERR; // INPUT
	NetFlow* TXPRBSSEL; // INPUT
	NetFlow* TXPRECURSOR; // INPUT
	NetFlow* TXPRECURSORINV; // INPUT
	NetFlow* TXQPIBIASEN; // INPUT
	NetFlow* TXQPISTRONGPDOWN; // INPUT
	NetFlow* TXQPIWEAKPUP; // INPUT
	NetFlow* TXRATE; // INPUT
	NetFlow* TXRATEMODE; // INPUT
	NetFlow* TXSEQUENCE; // INPUT
	NetFlow* TXSTARTSEQ; // INPUT
	NetFlow* TXSWING; // INPUT
	NetFlow* TXSYNCALLIN; // INPUT
	NetFlow* TXSYNCIN; // INPUT
	NetFlow* TXSYNCMODE; // INPUT
	NetFlow* TXSYSCLKSEL; // INPUT
	NetFlow* TXUSERRDY; // INPUT
	NetFlow* TXUSRCLK; // INPUT
	NetFlow* TXUSRCLK2; // INPUT
	
	prim_class_X_GTHE2_CHANNEL(
		//Verilog Parameters:
		int LOC, // Default: "UNPLACED"
		int ACJTAG_DEBUG_MODE, // Default: 1'b0
		int ACJTAG_MODE, // Default: 1'b0
		int ACJTAG_RESET, // Default: 1'b0
		int ADAPT_CFG0, // Default: 20'h00C10
		int ALIGN_COMMA_DOUBLE, // Default: "FALSE"
		int ALIGN_COMMA_ENABLE, // Default: 10'b0001111111
		int ALIGN_COMMA_WORD, // Default: 1
		int ALIGN_MCOMMA_DET, // Default: "TRUE"
		int ALIGN_MCOMMA_VALUE, // Default: 10'b1010000011
		int ALIGN_PCOMMA_DET, // Default: "TRUE"
		int ALIGN_PCOMMA_VALUE, // Default: 10'b0101111100
		int A_RXOSCALRESET, // Default: 1'b0
		int CBCC_DATA_SOURCE_SEL, // Default: "DECODED"
		int CFOK_CFG, // Default: 42'h24800040E80
		int CFOK_CFG2, // Default: 6'b100000
		int CFOK_CFG3, // Default: 6'b100000
		int CHAN_BOND_KEEP_ALIGN, // Default: "FALSE"
		int CHAN_BOND_MAX_SKEW, // Default: 7
		int CHAN_BOND_SEQ_1_1, // Default: 10'b0101111100
		int CHAN_BOND_SEQ_1_2, // Default: 10'b0000000000
		int CHAN_BOND_SEQ_1_3, // Default: 10'b0000000000
		int CHAN_BOND_SEQ_1_4, // Default: 10'b0000000000
		int CHAN_BOND_SEQ_1_ENABLE, // Default: 4'b1111
		int CHAN_BOND_SEQ_2_1, // Default: 10'b0100000000
		int CHAN_BOND_SEQ_2_2, // Default: 10'b0100000000
		int CHAN_BOND_SEQ_2_3, // Default: 10'b0100000000
		int CHAN_BOND_SEQ_2_4, // Default: 10'b0100000000
		int CHAN_BOND_SEQ_2_ENABLE, // Default: 4'b1111
		int CHAN_BOND_SEQ_2_USE, // Default: "FALSE"
		int CHAN_BOND_SEQ_LEN, // Default: 1
		int CLK_CORRECT_USE, // Default: "TRUE"
		int CLK_COR_KEEP_IDLE, // Default: "FALSE"
		int CLK_COR_MAX_LAT, // Default: 20
		int CLK_COR_MIN_LAT, // Default: 18
		int CLK_COR_PRECEDENCE, // Default: "TRUE"
		int CLK_COR_REPEAT_WAIT, // Default: 0
		int CLK_COR_SEQ_1_1, // Default: 10'b0100011100
		int CLK_COR_SEQ_1_2, // Default: 10'b0000000000
		int CLK_COR_SEQ_1_3, // Default: 10'b0000000000
		int CLK_COR_SEQ_1_4, // Default: 10'b0000000000
		int CLK_COR_SEQ_1_ENABLE, // Default: 4'b1111
		int CLK_COR_SEQ_2_1, // Default: 10'b0100000000
		int CLK_COR_SEQ_2_2, // Default: 10'b0100000000
		int CLK_COR_SEQ_2_3, // Default: 10'b0100000000
		int CLK_COR_SEQ_2_4, // Default: 10'b0100000000
		int CLK_COR_SEQ_2_ENABLE, // Default: 4'b1111
		int CLK_COR_SEQ_2_USE, // Default: "FALSE"
		int CLK_COR_SEQ_LEN, // Default: 1
		int CPLL_CFG, // Default: 29'h00BC07DC
		int CPLL_FBDIV, // Default: 4
		int CPLL_FBDIV_45, // Default: 5
		int CPLL_INIT_CFG, // Default: 24'h00001E
		int CPLL_LOCK_CFG, // Default: 16'h01E8
		int CPLL_REFCLK_DIV, // Default: 1
		int DEC_MCOMMA_DETECT, // Default: "TRUE"
		int DEC_PCOMMA_DETECT, // Default: "TRUE"
		int DEC_VALID_COMMA_ONLY, // Default: "TRUE"
		int DMONITOR_CFG, // Default: 24'h000A00
		int ES_CLK_PHASE_SEL, // Default: 1'b0
		int ES_CONTROL, // Default: 6'b000000
		int ES_ERRDET_EN, // Default: "FALSE"
		int ES_EYE_SCAN_EN, // Default: "TRUE"
		int ES_HORZ_OFFSET, // Default: 12'h000
		int ES_PMA_CFG, // Default: 10'b0000000000
		int ES_PRESCALE, // Default: 5'b00000
		int ES_QUALIFIER, // Default: 80'h00000000000000000000
		int ES_QUAL_MASK, // Default: 80'h00000000000000000000
		int ES_SDATA_MASK, // Default: 80'h00000000000000000000
		int ES_VERT_OFFSET, // Default: 9'b000000000
		int FTS_DESKEW_SEQ_ENABLE, // Default: 4'b1111
		int FTS_LANE_DESKEW_CFG, // Default: 4'b1111
		int FTS_LANE_DESKEW_EN, // Default: "FALSE"
		int GEARBOX_MODE, // Default: 3'b000
		int LOOPBACK_CFG, // Default: 1'b0
		int OUTREFCLK_SEL_INV, // Default: 2'b11
		int PCS_PCIE_EN, // Default: "FALSE"
		int PCS_RSVD_ATTR, // Default: 48'h000000000000
		int PD_TRANS_TIME_FROM_P2, // Default: 12'h03C
		int PD_TRANS_TIME_NONE_P2, // Default: 8'h19
		int PD_TRANS_TIME_TO_P2, // Default: 8'h64
		int PMA_RSV, // Default: 32'b00000000000000000000000010000000
		int PMA_RSV2, // Default: 32'b00011100000000000000000000001010
		int PMA_RSV3, // Default: 2'b00
		int PMA_RSV4, // Default: 15'b000000000001000
		int PMA_RSV5, // Default: 4'b0000
		int RESET_POWERSAVE_DISABLE, // Default: 1'b0
		int RXBUFRESET_TIME, // Default: 5'b00001
		int RXBUF_ADDR_MODE, // Default: "FULL"
		int RXBUF_EIDLE_HI_CNT, // Default: 4'b1000
		int RXBUF_EIDLE_LO_CNT, // Default: 4'b0000
		int RXBUF_EN, // Default: "TRUE"
		int RXBUF_RESET_ON_CB_CHANGE, // Default: "TRUE"
		int RXBUF_RESET_ON_COMMAALIGN, // Default: "FALSE"
		int RXBUF_RESET_ON_EIDLE, // Default: "FALSE"
		int RXBUF_RESET_ON_RATE_CHANGE, // Default: "TRUE"
		int RXBUF_THRESH_OVFLW, // Default: 61
		int RXBUF_THRESH_OVRD, // Default: "FALSE"
		int RXBUF_THRESH_UNDFLW, // Default: 4
		int RXCDRFREQRESET_TIME, // Default: 5'b00001
		int RXCDRPHRESET_TIME, // Default: 5'b00001
		int RXCDR_CFG, // Default: 83'h0002007FE2000C208001A
		int RXCDR_FR_RESET_ON_EIDLE, // Default: 1'b0
		int RXCDR_HOLD_DURING_EIDLE, // Default: 1'b0
		int RXCDR_LOCK_CFG, // Default: 6'b001001
		int RXCDR_PH_RESET_ON_EIDLE, // Default: 1'b0
		int RXDFELPMRESET_TIME, // Default: 7'b0001111
		int RXDLY_CFG, // Default: 16'h001F
		int RXDLY_LCFG, // Default: 9'h030
		int RXDLY_TAP_CFG, // Default: 16'h0000
		int RXGEARBOX_EN, // Default: "FALSE"
		int RXISCANRESET_TIME, // Default: 5'b00001
		int RXLPM_HF_CFG, // Default: 14'b00001000000000
		int RXLPM_LF_CFG, // Default: 18'b001001000000000000
		int RXOOB_CFG, // Default: 7'b0000110
		int RXOOB_CLK_CFG, // Default: "PMA"
		int RXOSCALRESET_TIME, // Default: 5'b00011
		int RXOSCALRESET_TIMEOUT, // Default: 5'b00000
		int RXOUT_DIV, // Default: 2
		int RXPCSRESET_TIME, // Default: 5'b00001
		int RXPHDLY_CFG, // Default: 24'h084020
		int RXPH_CFG, // Default: 24'hC00002
		int RXPH_MONITOR_SEL, // Default: 5'b00000
		int RXPI_CFG0, // Default: 2'b00
		int RXPI_CFG1, // Default: 2'b00
		int RXPI_CFG2, // Default: 2'b00
		int RXPI_CFG3, // Default: 2'b00
		int RXPI_CFG4, // Default: 1'b0
		int RXPI_CFG5, // Default: 1'b0
		int RXPI_CFG6, // Default: 3'b100
		int RXPMARESET_TIME, // Default: 5'b00011
		int RXPRBS_ERR_LOOPBACK, // Default: 1'b0
		int RXSLIDE_AUTO_WAIT, // Default: 7
		int RXSLIDE_MODE, // Default: "OFF"
		int RXSYNC_MULTILANE, // Default: 1'b0
		int RXSYNC_OVRD, // Default: 1'b0
		int RXSYNC_SKIP_DA, // Default: 1'b0
		int RX_BIAS_CFG, // Default: 24'b000011000000000000010000
		int RX_BUFFER_CFG, // Default: 6'b000000
		int RX_CLK25_DIV, // Default: 7
		int RX_CLKMUX_PD, // Default: 1'b1
		int RX_CM_SEL, // Default: 2'b11
		int RX_CM_TRIM, // Default: 4'b0100
		int RX_DATA_WIDTH, // Default: 20
		int RX_DDI_SEL, // Default: 6'b000000
		int RX_DEBUG_CFG, // Default: 14'b00000000000000
		int RX_DEFER_RESET_BUF_EN, // Default: "TRUE"
		int RX_DFELPM_CFG0, // Default: 4'b0110
		int RX_DFELPM_CFG1, // Default: 1'b0
		int RX_DFELPM_KLKH_AGC_STUP_EN, // Default: 1'b1
		int RX_DFE_AGC_CFG0, // Default: 2'b00
		int RX_DFE_AGC_CFG1, // Default: 3'b010
		int RX_DFE_AGC_CFG2, // Default: 4'b0000
		int RX_DFE_AGC_OVRDEN, // Default: 1'b1
		int RX_DFE_GAIN_CFG, // Default: 23'h0020C0
		int RX_DFE_H2_CFG, // Default: 12'b000000000000
		int RX_DFE_H3_CFG, // Default: 12'b000001000000
		int RX_DFE_H4_CFG, // Default: 11'b00011100000
		int RX_DFE_H5_CFG, // Default: 11'b00011100000
		int RX_DFE_H6_CFG, // Default: 11'b00000100000
		int RX_DFE_H7_CFG, // Default: 11'b00000100000
		int RX_DFE_KL_CFG, // Default: 33'b000000000000000000000001100010000
		int RX_DFE_KL_LPM_KH_CFG0, // Default: 2'b01
		int RX_DFE_KL_LPM_KH_CFG1, // Default: 3'b010
		int RX_DFE_KL_LPM_KH_CFG2, // Default: 4'b0010
		int RX_DFE_KL_LPM_KH_OVRDEN, // Default: 1'b1
		int RX_DFE_KL_LPM_KL_CFG0, // Default: 2'b10
		int RX_DFE_KL_LPM_KL_CFG1, // Default: 3'b010
		int RX_DFE_KL_LPM_KL_CFG2, // Default: 4'b0010
		int RX_DFE_KL_LPM_KL_OVRDEN, // Default: 1'b1
		int RX_DFE_LPM_CFG, // Default: 16'h0080
		int RX_DFE_LPM_HOLD_DURING_EIDLE, // Default: 1'b0
		int RX_DFE_ST_CFG, // Default: 54'h00E100000C003F
		int RX_DFE_UT_CFG, // Default: 17'b00011100000000000
		int RX_DFE_VP_CFG, // Default: 17'b00011101010100011
		int RX_DISPERR_SEQ_MATCH, // Default: "TRUE"
		int RX_INT_DATAWIDTH, // Default: 0
		int RX_OS_CFG, // Default: 13'b0000010000000
		int RX_SIG_VALID_DLY, // Default: 10
		int RX_XCLK_SEL, // Default: "RXREC"
		int SAS_MAX_COM, // Default: 64
		int SAS_MIN_COM, // Default: 36
		int SATA_BURST_SEQ_LEN, // Default: 4'b1111
		int SATA_BURST_VAL, // Default: 3'b100
		int SATA_CPLL_CFG, // Default: "VCO_3000MHZ"
		int SATA_EIDLE_VAL, // Default: 3'b100
		int SATA_MAX_BURST, // Default: 8
		int SATA_MAX_INIT, // Default: 21
		int SATA_MAX_WAKE, // Default: 7
		int SATA_MIN_BURST, // Default: 4
		int SATA_MIN_INIT, // Default: 12
		int SATA_MIN_WAKE, // Default: 4
		int SHOW_REALIGN_COMMA, // Default: "TRUE"
		int SIM_CPLLREFCLK_SEL, // Default: 3'b001
		int SIM_RECEIVER_DETECT_PASS, // Default: "TRUE"
		int SIM_RESET_SPEEDUP, // Default: "TRUE"
		int SIM_TX_EIDLE_DRIVE_LEVEL, // Default: "X"
		int SIM_VERSION, // Default: "1.1"
		int TERM_RCAL_CFG, // Default: 15'b100001000010000
		int TERM_RCAL_OVRD, // Default: 3'b000
		int TRANS_TIME_RATE, // Default: 8'h0E
		int TST_RSV, // Default: 32'h00000000
		int TXBUF_EN, // Default: "TRUE"
		int TXBUF_RESET_ON_RATE_CHANGE, // Default: "FALSE"
		int TXDLY_CFG, // Default: 16'h001F
		int TXDLY_LCFG, // Default: 9'h030
		int TXDLY_TAP_CFG, // Default: 16'h0000
		int TXGEARBOX_EN, // Default: "FALSE"
		int TXOOB_CFG, // Default: 1'b0
		int TXOUT_DIV, // Default: 2
		int TXPCSRESET_TIME, // Default: 5'b00001
		int TXPHDLY_CFG, // Default: 24'h084020
		int TXPH_CFG, // Default: 16'h0780
		int TXPH_MONITOR_SEL, // Default: 5'b00000
		int TXPI_CFG0, // Default: 2'b00
		int TXPI_CFG1, // Default: 2'b00
		int TXPI_CFG2, // Default: 2'b00
		int TXPI_CFG3, // Default: 1'b0
		int TXPI_CFG4, // Default: 1'b0
		int TXPI_CFG5, // Default: 3'b100
		int TXPI_GREY_SEL, // Default: 1'b0
		int TXPI_INVSTROBE_SEL, // Default: 1'b0
		int TXPI_PPMCLK_SEL, // Default: "TXUSRCLK2"
		int TXPI_PPM_CFG, // Default: 8'b00000000
		int TXPI_SYNFREQ_PPM, // Default: 3'b000
		int TXPMARESET_TIME, // Default: 5'b00001
		int TXSYNC_MULTILANE, // Default: 1'b0
		int TXSYNC_OVRD, // Default: 1'b0
		int TXSYNC_SKIP_DA, // Default: 1'b0
		int TX_CLK25_DIV, // Default: 7
		int TX_CLKMUX_PD, // Default: 1'b1
		int TX_DATA_WIDTH, // Default: 20
		int TX_DEEMPH0, // Default: 6'b000000
		int TX_DEEMPH1, // Default: 6'b000000
		int TX_DRIVE_MODE, // Default: "DIRECT"
		int TX_EIDLE_ASSERT_DELAY, // Default: 3'b110
		int TX_EIDLE_DEASSERT_DELAY, // Default: 3'b100
		int TX_INT_DATAWIDTH, // Default: 0
		int TX_LOOPBACK_DRIVE_HIZ, // Default: "FALSE"
		int TX_MAINCURSOR_SEL, // Default: 1'b0
		int TX_MARGIN_FULL_0, // Default: 7'b1001110
		int TX_MARGIN_FULL_1, // Default: 7'b1001001
		int TX_MARGIN_FULL_2, // Default: 7'b1000101
		int TX_MARGIN_FULL_3, // Default: 7'b1000010
		int TX_MARGIN_FULL_4, // Default: 7'b1000000
		int TX_MARGIN_LOW_0, // Default: 7'b1000110
		int TX_MARGIN_LOW_1, // Default: 7'b1000100
		int TX_MARGIN_LOW_2, // Default: 7'b1000010
		int TX_MARGIN_LOW_3, // Default: 7'b1000000
		int TX_MARGIN_LOW_4, // Default: 7'b1000000
		int TX_QPI_STATUS_EN, // Default: 1'b0
		int TX_RXDETECT_CFG, // Default: 14'h1832
		int TX_RXDETECT_PRECHARGE_TIME, // Default: 17'h00000
		int TX_RXDETECT_REF, // Default: 3'b100
		int TX_XCLK_SEL, // Default: "TXUSR"
		int UCODEER_CLR, // Default: 1'b0
		int USE_PCS_CLK_PHASE_SEL, // Default: 1'b0
		//Verilog Ports in definition order:
		NetFlow* CPLLFBCLKLOST, // OUTPUT
		NetFlow* CPLLLOCK, // OUTPUT
		NetFlow* CPLLREFCLKLOST, // OUTPUT
		NetFlow* DMONITOROUT, // OUTPUT
		NetFlow* DRPDO, // OUTPUT
		NetFlow* DRPRDY, // OUTPUT
		NetFlow* EYESCANDATAERROR, // OUTPUT
		NetFlow* GTHTXN, // OUTPUT
		NetFlow* GTHTXP, // OUTPUT
		NetFlow* GTREFCLKMONITOR, // OUTPUT
		NetFlow* PCSRSVDOUT, // OUTPUT
		NetFlow* PHYSTATUS, // OUTPUT
		NetFlow* RSOSINTDONE, // OUTPUT
		NetFlow* RXBUFSTATUS, // OUTPUT
		NetFlow* RXBYTEISALIGNED, // OUTPUT
		NetFlow* RXBYTEREALIGN, // OUTPUT
		NetFlow* RXCDRLOCK, // OUTPUT
		NetFlow* RXCHANBONDSEQ, // OUTPUT
		NetFlow* RXCHANISALIGNED, // OUTPUT
		NetFlow* RXCHANREALIGN, // OUTPUT
		NetFlow* RXCHARISCOMMA, // OUTPUT
		NetFlow* RXCHARISK, // OUTPUT
		NetFlow* RXCHBONDO, // OUTPUT
		NetFlow* RXCLKCORCNT, // OUTPUT
		NetFlow* RXCOMINITDET, // OUTPUT
		NetFlow* RXCOMMADET, // OUTPUT
		NetFlow* RXCOMSASDET, // OUTPUT
		NetFlow* RXCOMWAKEDET, // OUTPUT
		NetFlow* RXDATA, // OUTPUT
		NetFlow* RXDATAVALID, // OUTPUT
		NetFlow* RXDFESLIDETAPSTARTED, // OUTPUT
		NetFlow* RXDFESLIDETAPSTROBEDONE, // OUTPUT
		NetFlow* RXDFESLIDETAPSTROBESTARTED, // OUTPUT
		NetFlow* RXDFESTADAPTDONE, // OUTPUT
		NetFlow* RXDISPERR, // OUTPUT
		NetFlow* RXDLYSRESETDONE, // OUTPUT
		NetFlow* RXELECIDLE, // OUTPUT
		NetFlow* RXHEADER, // OUTPUT
		NetFlow* RXHEADERVALID, // OUTPUT
		NetFlow* RXMONITOROUT, // OUTPUT
		NetFlow* RXNOTINTABLE, // OUTPUT
		NetFlow* RXOSINTSTARTED, // OUTPUT
		NetFlow* RXOSINTSTROBEDONE, // OUTPUT
		NetFlow* RXOSINTSTROBESTARTED, // OUTPUT
		NetFlow* RXOUTCLK, // OUTPUT
		NetFlow* RXOUTCLKFABRIC, // OUTPUT
		NetFlow* RXOUTCLKPCS, // OUTPUT
		NetFlow* RXPHALIGNDONE, // OUTPUT
		NetFlow* RXPHMONITOR, // OUTPUT
		NetFlow* RXPHSLIPMONITOR, // OUTPUT
		NetFlow* RXPMARESETDONE, // OUTPUT
		NetFlow* RXPRBSERR, // OUTPUT
		NetFlow* RXQPISENN, // OUTPUT
		NetFlow* RXQPISENP, // OUTPUT
		NetFlow* RXRATEDONE, // OUTPUT
		NetFlow* RXRESETDONE, // OUTPUT
		NetFlow* RXSTARTOFSEQ, // OUTPUT
		NetFlow* RXSTATUS, // OUTPUT
		NetFlow* RXSYNCDONE, // OUTPUT
		NetFlow* RXSYNCOUT, // OUTPUT
		NetFlow* RXVALID, // OUTPUT
		NetFlow* TXBUFSTATUS, // OUTPUT
		NetFlow* TXCOMFINISH, // OUTPUT
		NetFlow* TXDLYSRESETDONE, // OUTPUT
		NetFlow* TXGEARBOXREADY, // OUTPUT
		NetFlow* TXOUTCLK, // OUTPUT
		NetFlow* TXOUTCLKFABRIC, // OUTPUT
		NetFlow* TXOUTCLKPCS, // OUTPUT
		NetFlow* TXPHALIGNDONE, // OUTPUT
		NetFlow* TXPHINITDONE, // OUTPUT
		NetFlow* TXPMARESETDONE, // OUTPUT
		NetFlow* TXQPISENN, // OUTPUT
		NetFlow* TXQPISENP, // OUTPUT
		NetFlow* TXRATEDONE, // OUTPUT
		NetFlow* TXRESETDONE, // OUTPUT
		NetFlow* TXSYNCDONE, // OUTPUT
		NetFlow* TXSYNCOUT, // OUTPUT
		NetFlow* CFGRESET, // INPUT
		NetFlow* CLKRSVD0, // INPUT
		NetFlow* CLKRSVD1, // INPUT
		NetFlow* CPLLLOCKDETCLK, // INPUT
		NetFlow* CPLLLOCKEN, // INPUT
		NetFlow* CPLLPD, // INPUT
		NetFlow* CPLLREFCLKSEL, // INPUT
		NetFlow* CPLLRESET, // INPUT
		NetFlow* DMONFIFORESET, // INPUT
		NetFlow* DMONITORCLK, // INPUT
		NetFlow* DRPADDR, // INPUT
		NetFlow* DRPCLK, // INPUT
		NetFlow* DRPDI, // INPUT
		NetFlow* DRPEN, // INPUT
		NetFlow* DRPWE, // INPUT
		NetFlow* EYESCANMODE, // INPUT
		NetFlow* EYESCANRESET, // INPUT
		NetFlow* EYESCANTRIGGER, // INPUT
		NetFlow* GTGREFCLK, // INPUT
		NetFlow* GTHRXN, // INPUT
		NetFlow* GTHRXP, // INPUT
		NetFlow* GTNORTHREFCLK0, // INPUT
		NetFlow* GTNORTHREFCLK1, // INPUT
		NetFlow* GTREFCLK0, // INPUT
		NetFlow* GTREFCLK1, // INPUT
		NetFlow* GTRESETSEL, // INPUT
		NetFlow* GTRSVD, // INPUT
		NetFlow* GTRXRESET, // INPUT
		NetFlow* GTSOUTHREFCLK0, // INPUT
		NetFlow* GTSOUTHREFCLK1, // INPUT
		NetFlow* GTTXRESET, // INPUT
		NetFlow* LOOPBACK, // INPUT
		NetFlow* PCSRSVDIN, // INPUT
		NetFlow* PCSRSVDIN2, // INPUT
		NetFlow* PMARSVDIN, // INPUT
		NetFlow* QPLLCLK, // INPUT
		NetFlow* QPLLREFCLK, // INPUT
		NetFlow* RESETOVRD, // INPUT
		NetFlow* RX8B10BEN, // INPUT
		NetFlow* RXADAPTSELTEST, // INPUT
		NetFlow* RXBUFRESET, // INPUT
		NetFlow* RXCDRFREQRESET, // INPUT
		NetFlow* RXCDRHOLD, // INPUT
		NetFlow* RXCDROVRDEN, // INPUT
		NetFlow* RXCDRRESET, // INPUT
		NetFlow* RXCDRRESETRSV, // INPUT
		NetFlow* RXCHBONDEN, // INPUT
		NetFlow* RXCHBONDI, // INPUT
		NetFlow* RXCHBONDLEVEL, // INPUT
		NetFlow* RXCHBONDMASTER, // INPUT
		NetFlow* RXCHBONDSLAVE, // INPUT
		NetFlow* RXCOMMADETEN, // INPUT
		NetFlow* RXDDIEN, // INPUT
		NetFlow* RXDFEAGCHOLD, // INPUT
		NetFlow* RXDFEAGCOVRDEN, // INPUT
		NetFlow* RXDFEAGCTRL, // INPUT
		NetFlow* RXDFECM1EN, // INPUT
		NetFlow* RXDFELFHOLD, // INPUT
		NetFlow* RXDFELFOVRDEN, // INPUT
		NetFlow* RXDFELPMRESET, // INPUT
		NetFlow* RXDFESLIDETAP, // INPUT
		NetFlow* RXDFESLIDETAPADAPTEN, // INPUT
		NetFlow* RXDFESLIDETAPHOLD, // INPUT
		NetFlow* RXDFESLIDETAPID, // INPUT
		NetFlow* RXDFESLIDETAPINITOVRDEN, // INPUT
		NetFlow* RXDFESLIDETAPONLYADAPTEN, // INPUT
		NetFlow* RXDFESLIDETAPOVRDEN, // INPUT
		NetFlow* RXDFESLIDETAPSTROBE, // INPUT
		NetFlow* RXDFETAP2HOLD, // INPUT
		NetFlow* RXDFETAP2OVRDEN, // INPUT
		NetFlow* RXDFETAP3HOLD, // INPUT
		NetFlow* RXDFETAP3OVRDEN, // INPUT
		NetFlow* RXDFETAP4HOLD, // INPUT
		NetFlow* RXDFETAP4OVRDEN, // INPUT
		NetFlow* RXDFETAP5HOLD, // INPUT
		NetFlow* RXDFETAP5OVRDEN, // INPUT
		NetFlow* RXDFETAP6HOLD, // INPUT
		NetFlow* RXDFETAP6OVRDEN, // INPUT
		NetFlow* RXDFETAP7HOLD, // INPUT
		NetFlow* RXDFETAP7OVRDEN, // INPUT
		NetFlow* RXDFEUTHOLD, // INPUT
		NetFlow* RXDFEUTOVRDEN, // INPUT
		NetFlow* RXDFEVPHOLD, // INPUT
		NetFlow* RXDFEVPOVRDEN, // INPUT
		NetFlow* RXDFEVSEN, // INPUT
		NetFlow* RXDFEXYDEN, // INPUT
		NetFlow* RXDLYBYPASS, // INPUT
		NetFlow* RXDLYEN, // INPUT
		NetFlow* RXDLYOVRDEN, // INPUT
		NetFlow* RXDLYSRESET, // INPUT
		NetFlow* RXELECIDLEMODE, // INPUT
		NetFlow* RXGEARBOXSLIP, // INPUT
		NetFlow* RXLPMEN, // INPUT
		NetFlow* RXLPMHFHOLD, // INPUT
		NetFlow* RXLPMHFOVRDEN, // INPUT
		NetFlow* RXLPMLFHOLD, // INPUT
		NetFlow* RXLPMLFKLOVRDEN, // INPUT
		NetFlow* RXMCOMMAALIGNEN, // INPUT
		NetFlow* RXMONITORSEL, // INPUT
		NetFlow* RXOOBRESET, // INPUT
		NetFlow* RXOSCALRESET, // INPUT
		NetFlow* RXOSHOLD, // INPUT
		NetFlow* RXOSINTCFG, // INPUT
		NetFlow* RXOSINTEN, // INPUT
		NetFlow* RXOSINTHOLD, // INPUT
		NetFlow* RXOSINTID0, // INPUT
		NetFlow* RXOSINTNTRLEN, // INPUT
		NetFlow* RXOSINTOVRDEN, // INPUT
		NetFlow* RXOSINTSTROBE, // INPUT
		NetFlow* RXOSINTTESTOVRDEN, // INPUT
		NetFlow* RXOSOVRDEN, // INPUT
		NetFlow* RXOUTCLKSEL, // INPUT
		NetFlow* RXPCOMMAALIGNEN, // INPUT
		NetFlow* RXPCSRESET, // INPUT
		NetFlow* RXPD, // INPUT
		NetFlow* RXPHALIGN, // INPUT
		NetFlow* RXPHALIGNEN, // INPUT
		NetFlow* RXPHDLYPD, // INPUT
		NetFlow* RXPHDLYRESET, // INPUT
		NetFlow* RXPHOVRDEN, // INPUT
		NetFlow* RXPMARESET, // INPUT
		NetFlow* RXPOLARITY, // INPUT
		NetFlow* RXPRBSCNTRESET, // INPUT
		NetFlow* RXPRBSSEL, // INPUT
		NetFlow* RXQPIEN, // INPUT
		NetFlow* RXRATE, // INPUT
		NetFlow* RXRATEMODE, // INPUT
		NetFlow* RXSLIDE, // INPUT
		NetFlow* RXSYNCALLIN, // INPUT
		NetFlow* RXSYNCIN, // INPUT
		NetFlow* RXSYNCMODE, // INPUT
		NetFlow* RXSYSCLKSEL, // INPUT
		NetFlow* RXUSERRDY, // INPUT
		NetFlow* RXUSRCLK, // INPUT
		NetFlow* RXUSRCLK2, // INPUT
		NetFlow* SETERRSTATUS, // INPUT
		NetFlow* SIGVALIDCLK, // INPUT
		NetFlow* TSTIN, // INPUT
		NetFlow* TX8B10BBYPASS, // INPUT
		NetFlow* TX8B10BEN, // INPUT
		NetFlow* TXBUFDIFFCTRL, // INPUT
		NetFlow* TXCHARDISPMODE, // INPUT
		NetFlow* TXCHARDISPVAL, // INPUT
		NetFlow* TXCHARISK, // INPUT
		NetFlow* TXCOMINIT, // INPUT
		NetFlow* TXCOMSAS, // INPUT
		NetFlow* TXCOMWAKE, // INPUT
		NetFlow* TXDATA, // INPUT
		NetFlow* TXDEEMPH, // INPUT
		NetFlow* TXDETECTRX, // INPUT
		NetFlow* TXDIFFCTRL, // INPUT
		NetFlow* TXDIFFPD, // INPUT
		NetFlow* TXDLYBYPASS, // INPUT
		NetFlow* TXDLYEN, // INPUT
		NetFlow* TXDLYHOLD, // INPUT
		NetFlow* TXDLYOVRDEN, // INPUT
		NetFlow* TXDLYSRESET, // INPUT
		NetFlow* TXDLYUPDOWN, // INPUT
		NetFlow* TXELECIDLE, // INPUT
		NetFlow* TXHEADER, // INPUT
		NetFlow* TXINHIBIT, // INPUT
		NetFlow* TXMAINCURSOR, // INPUT
		NetFlow* TXMARGIN, // INPUT
		NetFlow* TXOUTCLKSEL, // INPUT
		NetFlow* TXPCSRESET, // INPUT
		NetFlow* TXPD, // INPUT
		NetFlow* TXPDELECIDLEMODE, // INPUT
		NetFlow* TXPHALIGN, // INPUT
		NetFlow* TXPHALIGNEN, // INPUT
		NetFlow* TXPHDLYPD, // INPUT
		NetFlow* TXPHDLYRESET, // INPUT
		NetFlow* TXPHDLYTSTCLK, // INPUT
		NetFlow* TXPHINIT, // INPUT
		NetFlow* TXPHOVRDEN, // INPUT
		NetFlow* TXPIPPMEN, // INPUT
		NetFlow* TXPIPPMOVRDEN, // INPUT
		NetFlow* TXPIPPMPD, // INPUT
		NetFlow* TXPIPPMSEL, // INPUT
		NetFlow* TXPIPPMSTEPSIZE, // INPUT
		NetFlow* TXPISOPD, // INPUT
		NetFlow* TXPMARESET, // INPUT
		NetFlow* TXPOLARITY, // INPUT
		NetFlow* TXPOSTCURSOR, // INPUT
		NetFlow* TXPOSTCURSORINV, // INPUT
		NetFlow* TXPRBSFORCEERR, // INPUT
		NetFlow* TXPRBSSEL, // INPUT
		NetFlow* TXPRECURSOR, // INPUT
		NetFlow* TXPRECURSORINV, // INPUT
		NetFlow* TXQPIBIASEN, // INPUT
		NetFlow* TXQPISTRONGPDOWN, // INPUT
		NetFlow* TXQPIWEAKPUP, // INPUT
		NetFlow* TXRATE, // INPUT
		NetFlow* TXRATEMODE, // INPUT
		NetFlow* TXSEQUENCE, // INPUT
		NetFlow* TXSTARTSEQ, // INPUT
		NetFlow* TXSWING, // INPUT
		NetFlow* TXSYNCALLIN, // INPUT
		NetFlow* TXSYNCIN, // INPUT
		NetFlow* TXSYNCMODE, // INPUT
		NetFlow* TXSYSCLKSEL, // INPUT
		NetFlow* TXUSERRDY, // INPUT
		NetFlow* TXUSRCLK, // INPUT
		NetFlow* TXUSRCLK2 // INPUT
		){
	
	// Assign parameters and ports: 
	//Verilog Parameters:
		this->LOC = LOC; // Default: "UNPLACED"
		this->ACJTAG_DEBUG_MODE = ACJTAG_DEBUG_MODE; // Default: 1'b0
		this->ACJTAG_MODE = ACJTAG_MODE; // Default: 1'b0
		this->ACJTAG_RESET = ACJTAG_RESET; // Default: 1'b0
		this->ADAPT_CFG0 = ADAPT_CFG0; // Default: 20'h00C10
		this->ALIGN_COMMA_DOUBLE = ALIGN_COMMA_DOUBLE; // Default: "FALSE"
		this->ALIGN_COMMA_ENABLE = ALIGN_COMMA_ENABLE; // Default: 10'b0001111111
		this->ALIGN_COMMA_WORD = ALIGN_COMMA_WORD; // Default: 1
		this->ALIGN_MCOMMA_DET = ALIGN_MCOMMA_DET; // Default: "TRUE"
		this->ALIGN_MCOMMA_VALUE = ALIGN_MCOMMA_VALUE; // Default: 10'b1010000011
		this->ALIGN_PCOMMA_DET = ALIGN_PCOMMA_DET; // Default: "TRUE"
		this->ALIGN_PCOMMA_VALUE = ALIGN_PCOMMA_VALUE; // Default: 10'b0101111100
		this->A_RXOSCALRESET = A_RXOSCALRESET; // Default: 1'b0
		this->CBCC_DATA_SOURCE_SEL = CBCC_DATA_SOURCE_SEL; // Default: "DECODED"
		this->CFOK_CFG = CFOK_CFG; // Default: 42'h24800040E80
		this->CFOK_CFG2 = CFOK_CFG2; // Default: 6'b100000
		this->CFOK_CFG3 = CFOK_CFG3; // Default: 6'b100000
		this->CHAN_BOND_KEEP_ALIGN = CHAN_BOND_KEEP_ALIGN; // Default: "FALSE"
		this->CHAN_BOND_MAX_SKEW = CHAN_BOND_MAX_SKEW; // Default: 7
		this->CHAN_BOND_SEQ_1_1 = CHAN_BOND_SEQ_1_1; // Default: 10'b0101111100
		this->CHAN_BOND_SEQ_1_2 = CHAN_BOND_SEQ_1_2; // Default: 10'b0000000000
		this->CHAN_BOND_SEQ_1_3 = CHAN_BOND_SEQ_1_3; // Default: 10'b0000000000
		this->CHAN_BOND_SEQ_1_4 = CHAN_BOND_SEQ_1_4; // Default: 10'b0000000000
		this->CHAN_BOND_SEQ_1_ENABLE = CHAN_BOND_SEQ_1_ENABLE; // Default: 4'b1111
		this->CHAN_BOND_SEQ_2_1 = CHAN_BOND_SEQ_2_1; // Default: 10'b0100000000
		this->CHAN_BOND_SEQ_2_2 = CHAN_BOND_SEQ_2_2; // Default: 10'b0100000000
		this->CHAN_BOND_SEQ_2_3 = CHAN_BOND_SEQ_2_3; // Default: 10'b0100000000
		this->CHAN_BOND_SEQ_2_4 = CHAN_BOND_SEQ_2_4; // Default: 10'b0100000000
		this->CHAN_BOND_SEQ_2_ENABLE = CHAN_BOND_SEQ_2_ENABLE; // Default: 4'b1111
		this->CHAN_BOND_SEQ_2_USE = CHAN_BOND_SEQ_2_USE; // Default: "FALSE"
		this->CHAN_BOND_SEQ_LEN = CHAN_BOND_SEQ_LEN; // Default: 1
		this->CLK_CORRECT_USE = CLK_CORRECT_USE; // Default: "TRUE"
		this->CLK_COR_KEEP_IDLE = CLK_COR_KEEP_IDLE; // Default: "FALSE"
		this->CLK_COR_MAX_LAT = CLK_COR_MAX_LAT; // Default: 20
		this->CLK_COR_MIN_LAT = CLK_COR_MIN_LAT; // Default: 18
		this->CLK_COR_PRECEDENCE = CLK_COR_PRECEDENCE; // Default: "TRUE"
		this->CLK_COR_REPEAT_WAIT = CLK_COR_REPEAT_WAIT; // Default: 0
		this->CLK_COR_SEQ_1_1 = CLK_COR_SEQ_1_1; // Default: 10'b0100011100
		this->CLK_COR_SEQ_1_2 = CLK_COR_SEQ_1_2; // Default: 10'b0000000000
		this->CLK_COR_SEQ_1_3 = CLK_COR_SEQ_1_3; // Default: 10'b0000000000
		this->CLK_COR_SEQ_1_4 = CLK_COR_SEQ_1_4; // Default: 10'b0000000000
		this->CLK_COR_SEQ_1_ENABLE = CLK_COR_SEQ_1_ENABLE; // Default: 4'b1111
		this->CLK_COR_SEQ_2_1 = CLK_COR_SEQ_2_1; // Default: 10'b0100000000
		this->CLK_COR_SEQ_2_2 = CLK_COR_SEQ_2_2; // Default: 10'b0100000000
		this->CLK_COR_SEQ_2_3 = CLK_COR_SEQ_2_3; // Default: 10'b0100000000
		this->CLK_COR_SEQ_2_4 = CLK_COR_SEQ_2_4; // Default: 10'b0100000000
		this->CLK_COR_SEQ_2_ENABLE = CLK_COR_SEQ_2_ENABLE; // Default: 4'b1111
		this->CLK_COR_SEQ_2_USE = CLK_COR_SEQ_2_USE; // Default: "FALSE"
		this->CLK_COR_SEQ_LEN = CLK_COR_SEQ_LEN; // Default: 1
		this->CPLL_CFG = CPLL_CFG; // Default: 29'h00BC07DC
		this->CPLL_FBDIV = CPLL_FBDIV; // Default: 4
		this->CPLL_FBDIV_45 = CPLL_FBDIV_45; // Default: 5
		this->CPLL_INIT_CFG = CPLL_INIT_CFG; // Default: 24'h00001E
		this->CPLL_LOCK_CFG = CPLL_LOCK_CFG; // Default: 16'h01E8
		this->CPLL_REFCLK_DIV = CPLL_REFCLK_DIV; // Default: 1
		this->DEC_MCOMMA_DETECT = DEC_MCOMMA_DETECT; // Default: "TRUE"
		this->DEC_PCOMMA_DETECT = DEC_PCOMMA_DETECT; // Default: "TRUE"
		this->DEC_VALID_COMMA_ONLY = DEC_VALID_COMMA_ONLY; // Default: "TRUE"
		this->DMONITOR_CFG = DMONITOR_CFG; // Default: 24'h000A00
		this->ES_CLK_PHASE_SEL = ES_CLK_PHASE_SEL; // Default: 1'b0
		this->ES_CONTROL = ES_CONTROL; // Default: 6'b000000
		this->ES_ERRDET_EN = ES_ERRDET_EN; // Default: "FALSE"
		this->ES_EYE_SCAN_EN = ES_EYE_SCAN_EN; // Default: "TRUE"
		this->ES_HORZ_OFFSET = ES_HORZ_OFFSET; // Default: 12'h000
		this->ES_PMA_CFG = ES_PMA_CFG; // Default: 10'b0000000000
		this->ES_PRESCALE = ES_PRESCALE; // Default: 5'b00000
		this->ES_QUALIFIER = ES_QUALIFIER; // Default: 80'h00000000000000000000
		this->ES_QUAL_MASK = ES_QUAL_MASK; // Default: 80'h00000000000000000000
		this->ES_SDATA_MASK = ES_SDATA_MASK; // Default: 80'h00000000000000000000
		this->ES_VERT_OFFSET = ES_VERT_OFFSET; // Default: 9'b000000000
		this->FTS_DESKEW_SEQ_ENABLE = FTS_DESKEW_SEQ_ENABLE; // Default: 4'b1111
		this->FTS_LANE_DESKEW_CFG = FTS_LANE_DESKEW_CFG; // Default: 4'b1111
		this->FTS_LANE_DESKEW_EN = FTS_LANE_DESKEW_EN; // Default: "FALSE"
		this->GEARBOX_MODE = GEARBOX_MODE; // Default: 3'b000
		this->LOOPBACK_CFG = LOOPBACK_CFG; // Default: 1'b0
		this->OUTREFCLK_SEL_INV = OUTREFCLK_SEL_INV; // Default: 2'b11
		this->PCS_PCIE_EN = PCS_PCIE_EN; // Default: "FALSE"
		this->PCS_RSVD_ATTR = PCS_RSVD_ATTR; // Default: 48'h000000000000
		this->PD_TRANS_TIME_FROM_P2 = PD_TRANS_TIME_FROM_P2; // Default: 12'h03C
		this->PD_TRANS_TIME_NONE_P2 = PD_TRANS_TIME_NONE_P2; // Default: 8'h19
		this->PD_TRANS_TIME_TO_P2 = PD_TRANS_TIME_TO_P2; // Default: 8'h64
		this->PMA_RSV = PMA_RSV; // Default: 32'b00000000000000000000000010000000
		this->PMA_RSV2 = PMA_RSV2; // Default: 32'b00011100000000000000000000001010
		this->PMA_RSV3 = PMA_RSV3; // Default: 2'b00
		this->PMA_RSV4 = PMA_RSV4; // Default: 15'b000000000001000
		this->PMA_RSV5 = PMA_RSV5; // Default: 4'b0000
		this->RESET_POWERSAVE_DISABLE = RESET_POWERSAVE_DISABLE; // Default: 1'b0
		this->RXBUFRESET_TIME = RXBUFRESET_TIME; // Default: 5'b00001
		this->RXBUF_ADDR_MODE = RXBUF_ADDR_MODE; // Default: "FULL"
		this->RXBUF_EIDLE_HI_CNT = RXBUF_EIDLE_HI_CNT; // Default: 4'b1000
		this->RXBUF_EIDLE_LO_CNT = RXBUF_EIDLE_LO_CNT; // Default: 4'b0000
		this->RXBUF_EN = RXBUF_EN; // Default: "TRUE"
		this->RXBUF_RESET_ON_CB_CHANGE = RXBUF_RESET_ON_CB_CHANGE; // Default: "TRUE"
		this->RXBUF_RESET_ON_COMMAALIGN = RXBUF_RESET_ON_COMMAALIGN; // Default: "FALSE"
		this->RXBUF_RESET_ON_EIDLE = RXBUF_RESET_ON_EIDLE; // Default: "FALSE"
		this->RXBUF_RESET_ON_RATE_CHANGE = RXBUF_RESET_ON_RATE_CHANGE; // Default: "TRUE"
		this->RXBUF_THRESH_OVFLW = RXBUF_THRESH_OVFLW; // Default: 61
		this->RXBUF_THRESH_OVRD = RXBUF_THRESH_OVRD; // Default: "FALSE"
		this->RXBUF_THRESH_UNDFLW = RXBUF_THRESH_UNDFLW; // Default: 4
		this->RXCDRFREQRESET_TIME = RXCDRFREQRESET_TIME; // Default: 5'b00001
		this->RXCDRPHRESET_TIME = RXCDRPHRESET_TIME; // Default: 5'b00001
		this->RXCDR_CFG = RXCDR_CFG; // Default: 83'h0002007FE2000C208001A
		this->RXCDR_FR_RESET_ON_EIDLE = RXCDR_FR_RESET_ON_EIDLE; // Default: 1'b0
		this->RXCDR_HOLD_DURING_EIDLE = RXCDR_HOLD_DURING_EIDLE; // Default: 1'b0
		this->RXCDR_LOCK_CFG = RXCDR_LOCK_CFG; // Default: 6'b001001
		this->RXCDR_PH_RESET_ON_EIDLE = RXCDR_PH_RESET_ON_EIDLE; // Default: 1'b0
		this->RXDFELPMRESET_TIME = RXDFELPMRESET_TIME; // Default: 7'b0001111
		this->RXDLY_CFG = RXDLY_CFG; // Default: 16'h001F
		this->RXDLY_LCFG = RXDLY_LCFG; // Default: 9'h030
		this->RXDLY_TAP_CFG = RXDLY_TAP_CFG; // Default: 16'h0000
		this->RXGEARBOX_EN = RXGEARBOX_EN; // Default: "FALSE"
		this->RXISCANRESET_TIME = RXISCANRESET_TIME; // Default: 5'b00001
		this->RXLPM_HF_CFG = RXLPM_HF_CFG; // Default: 14'b00001000000000
		this->RXLPM_LF_CFG = RXLPM_LF_CFG; // Default: 18'b001001000000000000
		this->RXOOB_CFG = RXOOB_CFG; // Default: 7'b0000110
		this->RXOOB_CLK_CFG = RXOOB_CLK_CFG; // Default: "PMA"
		this->RXOSCALRESET_TIME = RXOSCALRESET_TIME; // Default: 5'b00011
		this->RXOSCALRESET_TIMEOUT = RXOSCALRESET_TIMEOUT; // Default: 5'b00000
		this->RXOUT_DIV = RXOUT_DIV; // Default: 2
		this->RXPCSRESET_TIME = RXPCSRESET_TIME; // Default: 5'b00001
		this->RXPHDLY_CFG = RXPHDLY_CFG; // Default: 24'h084020
		this->RXPH_CFG = RXPH_CFG; // Default: 24'hC00002
		this->RXPH_MONITOR_SEL = RXPH_MONITOR_SEL; // Default: 5'b00000
		this->RXPI_CFG0 = RXPI_CFG0; // Default: 2'b00
		this->RXPI_CFG1 = RXPI_CFG1; // Default: 2'b00
		this->RXPI_CFG2 = RXPI_CFG2; // Default: 2'b00
		this->RXPI_CFG3 = RXPI_CFG3; // Default: 2'b00
		this->RXPI_CFG4 = RXPI_CFG4; // Default: 1'b0
		this->RXPI_CFG5 = RXPI_CFG5; // Default: 1'b0
		this->RXPI_CFG6 = RXPI_CFG6; // Default: 3'b100
		this->RXPMARESET_TIME = RXPMARESET_TIME; // Default: 5'b00011
		this->RXPRBS_ERR_LOOPBACK = RXPRBS_ERR_LOOPBACK; // Default: 1'b0
		this->RXSLIDE_AUTO_WAIT = RXSLIDE_AUTO_WAIT; // Default: 7
		this->RXSLIDE_MODE = RXSLIDE_MODE; // Default: "OFF"
		this->RXSYNC_MULTILANE = RXSYNC_MULTILANE; // Default: 1'b0
		this->RXSYNC_OVRD = RXSYNC_OVRD; // Default: 1'b0
		this->RXSYNC_SKIP_DA = RXSYNC_SKIP_DA; // Default: 1'b0
		this->RX_BIAS_CFG = RX_BIAS_CFG; // Default: 24'b000011000000000000010000
		this->RX_BUFFER_CFG = RX_BUFFER_CFG; // Default: 6'b000000
		this->RX_CLK25_DIV = RX_CLK25_DIV; // Default: 7
		this->RX_CLKMUX_PD = RX_CLKMUX_PD; // Default: 1'b1
		this->RX_CM_SEL = RX_CM_SEL; // Default: 2'b11
		this->RX_CM_TRIM = RX_CM_TRIM; // Default: 4'b0100
		this->RX_DATA_WIDTH = RX_DATA_WIDTH; // Default: 20
		this->RX_DDI_SEL = RX_DDI_SEL; // Default: 6'b000000
		this->RX_DEBUG_CFG = RX_DEBUG_CFG; // Default: 14'b00000000000000
		this->RX_DEFER_RESET_BUF_EN = RX_DEFER_RESET_BUF_EN; // Default: "TRUE"
		this->RX_DFELPM_CFG0 = RX_DFELPM_CFG0; // Default: 4'b0110
		this->RX_DFELPM_CFG1 = RX_DFELPM_CFG1; // Default: 1'b0
		this->RX_DFELPM_KLKH_AGC_STUP_EN = RX_DFELPM_KLKH_AGC_STUP_EN; // Default: 1'b1
		this->RX_DFE_AGC_CFG0 = RX_DFE_AGC_CFG0; // Default: 2'b00
		this->RX_DFE_AGC_CFG1 = RX_DFE_AGC_CFG1; // Default: 3'b010
		this->RX_DFE_AGC_CFG2 = RX_DFE_AGC_CFG2; // Default: 4'b0000
		this->RX_DFE_AGC_OVRDEN = RX_DFE_AGC_OVRDEN; // Default: 1'b1
		this->RX_DFE_GAIN_CFG = RX_DFE_GAIN_CFG; // Default: 23'h0020C0
		this->RX_DFE_H2_CFG = RX_DFE_H2_CFG; // Default: 12'b000000000000
		this->RX_DFE_H3_CFG = RX_DFE_H3_CFG; // Default: 12'b000001000000
		this->RX_DFE_H4_CFG = RX_DFE_H4_CFG; // Default: 11'b00011100000
		this->RX_DFE_H5_CFG = RX_DFE_H5_CFG; // Default: 11'b00011100000
		this->RX_DFE_H6_CFG = RX_DFE_H6_CFG; // Default: 11'b00000100000
		this->RX_DFE_H7_CFG = RX_DFE_H7_CFG; // Default: 11'b00000100000
		this->RX_DFE_KL_CFG = RX_DFE_KL_CFG; // Default: 33'b000000000000000000000001100010000
		this->RX_DFE_KL_LPM_KH_CFG0 = RX_DFE_KL_LPM_KH_CFG0; // Default: 2'b01
		this->RX_DFE_KL_LPM_KH_CFG1 = RX_DFE_KL_LPM_KH_CFG1; // Default: 3'b010
		this->RX_DFE_KL_LPM_KH_CFG2 = RX_DFE_KL_LPM_KH_CFG2; // Default: 4'b0010
		this->RX_DFE_KL_LPM_KH_OVRDEN = RX_DFE_KL_LPM_KH_OVRDEN; // Default: 1'b1
		this->RX_DFE_KL_LPM_KL_CFG0 = RX_DFE_KL_LPM_KL_CFG0; // Default: 2'b10
		this->RX_DFE_KL_LPM_KL_CFG1 = RX_DFE_KL_LPM_KL_CFG1; // Default: 3'b010
		this->RX_DFE_KL_LPM_KL_CFG2 = RX_DFE_KL_LPM_KL_CFG2; // Default: 4'b0010
		this->RX_DFE_KL_LPM_KL_OVRDEN = RX_DFE_KL_LPM_KL_OVRDEN; // Default: 1'b1
		this->RX_DFE_LPM_CFG = RX_DFE_LPM_CFG; // Default: 16'h0080
		this->RX_DFE_LPM_HOLD_DURING_EIDLE = RX_DFE_LPM_HOLD_DURING_EIDLE; // Default: 1'b0
		this->RX_DFE_ST_CFG = RX_DFE_ST_CFG; // Default: 54'h00E100000C003F
		this->RX_DFE_UT_CFG = RX_DFE_UT_CFG; // Default: 17'b00011100000000000
		this->RX_DFE_VP_CFG = RX_DFE_VP_CFG; // Default: 17'b00011101010100011
		this->RX_DISPERR_SEQ_MATCH = RX_DISPERR_SEQ_MATCH; // Default: "TRUE"
		this->RX_INT_DATAWIDTH = RX_INT_DATAWIDTH; // Default: 0
		this->RX_OS_CFG = RX_OS_CFG; // Default: 13'b0000010000000
		this->RX_SIG_VALID_DLY = RX_SIG_VALID_DLY; // Default: 10
		this->RX_XCLK_SEL = RX_XCLK_SEL; // Default: "RXREC"
		this->SAS_MAX_COM = SAS_MAX_COM; // Default: 64
		this->SAS_MIN_COM = SAS_MIN_COM; // Default: 36
		this->SATA_BURST_SEQ_LEN = SATA_BURST_SEQ_LEN; // Default: 4'b1111
		this->SATA_BURST_VAL = SATA_BURST_VAL; // Default: 3'b100
		this->SATA_CPLL_CFG = SATA_CPLL_CFG; // Default: "VCO_3000MHZ"
		this->SATA_EIDLE_VAL = SATA_EIDLE_VAL; // Default: 3'b100
		this->SATA_MAX_BURST = SATA_MAX_BURST; // Default: 8
		this->SATA_MAX_INIT = SATA_MAX_INIT; // Default: 21
		this->SATA_MAX_WAKE = SATA_MAX_WAKE; // Default: 7
		this->SATA_MIN_BURST = SATA_MIN_BURST; // Default: 4
		this->SATA_MIN_INIT = SATA_MIN_INIT; // Default: 12
		this->SATA_MIN_WAKE = SATA_MIN_WAKE; // Default: 4
		this->SHOW_REALIGN_COMMA = SHOW_REALIGN_COMMA; // Default: "TRUE"
		this->SIM_CPLLREFCLK_SEL = SIM_CPLLREFCLK_SEL; // Default: 3'b001
		this->SIM_RECEIVER_DETECT_PASS = SIM_RECEIVER_DETECT_PASS; // Default: "TRUE"
		this->SIM_RESET_SPEEDUP = SIM_RESET_SPEEDUP; // Default: "TRUE"
		this->SIM_TX_EIDLE_DRIVE_LEVEL = SIM_TX_EIDLE_DRIVE_LEVEL; // Default: "X"
		this->SIM_VERSION = SIM_VERSION; // Default: "1.1"
		this->TERM_RCAL_CFG = TERM_RCAL_CFG; // Default: 15'b100001000010000
		this->TERM_RCAL_OVRD = TERM_RCAL_OVRD; // Default: 3'b000
		this->TRANS_TIME_RATE = TRANS_TIME_RATE; // Default: 8'h0E
		this->TST_RSV = TST_RSV; // Default: 32'h00000000
		this->TXBUF_EN = TXBUF_EN; // Default: "TRUE"
		this->TXBUF_RESET_ON_RATE_CHANGE = TXBUF_RESET_ON_RATE_CHANGE; // Default: "FALSE"
		this->TXDLY_CFG = TXDLY_CFG; // Default: 16'h001F
		this->TXDLY_LCFG = TXDLY_LCFG; // Default: 9'h030
		this->TXDLY_TAP_CFG = TXDLY_TAP_CFG; // Default: 16'h0000
		this->TXGEARBOX_EN = TXGEARBOX_EN; // Default: "FALSE"
		this->TXOOB_CFG = TXOOB_CFG; // Default: 1'b0
		this->TXOUT_DIV = TXOUT_DIV; // Default: 2
		this->TXPCSRESET_TIME = TXPCSRESET_TIME; // Default: 5'b00001
		this->TXPHDLY_CFG = TXPHDLY_CFG; // Default: 24'h084020
		this->TXPH_CFG = TXPH_CFG; // Default: 16'h0780
		this->TXPH_MONITOR_SEL = TXPH_MONITOR_SEL; // Default: 5'b00000
		this->TXPI_CFG0 = TXPI_CFG0; // Default: 2'b00
		this->TXPI_CFG1 = TXPI_CFG1; // Default: 2'b00
		this->TXPI_CFG2 = TXPI_CFG2; // Default: 2'b00
		this->TXPI_CFG3 = TXPI_CFG3; // Default: 1'b0
		this->TXPI_CFG4 = TXPI_CFG4; // Default: 1'b0
		this->TXPI_CFG5 = TXPI_CFG5; // Default: 3'b100
		this->TXPI_GREY_SEL = TXPI_GREY_SEL; // Default: 1'b0
		this->TXPI_INVSTROBE_SEL = TXPI_INVSTROBE_SEL; // Default: 1'b0
		this->TXPI_PPMCLK_SEL = TXPI_PPMCLK_SEL; // Default: "TXUSRCLK2"
		this->TXPI_PPM_CFG = TXPI_PPM_CFG; // Default: 8'b00000000
		this->TXPI_SYNFREQ_PPM = TXPI_SYNFREQ_PPM; // Default: 3'b000
		this->TXPMARESET_TIME = TXPMARESET_TIME; // Default: 5'b00001
		this->TXSYNC_MULTILANE = TXSYNC_MULTILANE; // Default: 1'b0
		this->TXSYNC_OVRD = TXSYNC_OVRD; // Default: 1'b0
		this->TXSYNC_SKIP_DA = TXSYNC_SKIP_DA; // Default: 1'b0
		this->TX_CLK25_DIV = TX_CLK25_DIV; // Default: 7
		this->TX_CLKMUX_PD = TX_CLKMUX_PD; // Default: 1'b1
		this->TX_DATA_WIDTH = TX_DATA_WIDTH; // Default: 20
		this->TX_DEEMPH0 = TX_DEEMPH0; // Default: 6'b000000
		this->TX_DEEMPH1 = TX_DEEMPH1; // Default: 6'b000000
		this->TX_DRIVE_MODE = TX_DRIVE_MODE; // Default: "DIRECT"
		this->TX_EIDLE_ASSERT_DELAY = TX_EIDLE_ASSERT_DELAY; // Default: 3'b110
		this->TX_EIDLE_DEASSERT_DELAY = TX_EIDLE_DEASSERT_DELAY; // Default: 3'b100
		this->TX_INT_DATAWIDTH = TX_INT_DATAWIDTH; // Default: 0
		this->TX_LOOPBACK_DRIVE_HIZ = TX_LOOPBACK_DRIVE_HIZ; // Default: "FALSE"
		this->TX_MAINCURSOR_SEL = TX_MAINCURSOR_SEL; // Default: 1'b0
		this->TX_MARGIN_FULL_0 = TX_MARGIN_FULL_0; // Default: 7'b1001110
		this->TX_MARGIN_FULL_1 = TX_MARGIN_FULL_1; // Default: 7'b1001001
		this->TX_MARGIN_FULL_2 = TX_MARGIN_FULL_2; // Default: 7'b1000101
		this->TX_MARGIN_FULL_3 = TX_MARGIN_FULL_3; // Default: 7'b1000010
		this->TX_MARGIN_FULL_4 = TX_MARGIN_FULL_4; // Default: 7'b1000000
		this->TX_MARGIN_LOW_0 = TX_MARGIN_LOW_0; // Default: 7'b1000110
		this->TX_MARGIN_LOW_1 = TX_MARGIN_LOW_1; // Default: 7'b1000100
		this->TX_MARGIN_LOW_2 = TX_MARGIN_LOW_2; // Default: 7'b1000010
		this->TX_MARGIN_LOW_3 = TX_MARGIN_LOW_3; // Default: 7'b1000000
		this->TX_MARGIN_LOW_4 = TX_MARGIN_LOW_4; // Default: 7'b1000000
		this->TX_QPI_STATUS_EN = TX_QPI_STATUS_EN; // Default: 1'b0
		this->TX_RXDETECT_CFG = TX_RXDETECT_CFG; // Default: 14'h1832
		this->TX_RXDETECT_PRECHARGE_TIME = TX_RXDETECT_PRECHARGE_TIME; // Default: 17'h00000
		this->TX_RXDETECT_REF = TX_RXDETECT_REF; // Default: 3'b100
		this->TX_XCLK_SEL = TX_XCLK_SEL; // Default: "TXUSR"
		this->UCODEER_CLR = UCODEER_CLR; // Default: 1'b0
		this->USE_PCS_CLK_PHASE_SEL = USE_PCS_CLK_PHASE_SEL; // Default: 1'b0
	//Verilog Ports in definition order:
		this->CPLLFBCLKLOST = CPLLFBCLKLOST; // OUTPUT
		this->CPLLLOCK = CPLLLOCK; // OUTPUT
		this->CPLLREFCLKLOST = CPLLREFCLKLOST; // OUTPUT
		this->DMONITOROUT = DMONITOROUT; // OUTPUT
		this->DRPDO = DRPDO; // OUTPUT
		this->DRPRDY = DRPRDY; // OUTPUT
		this->EYESCANDATAERROR = EYESCANDATAERROR; // OUTPUT
		this->GTHTXN = GTHTXN; // OUTPUT
		this->GTHTXP = GTHTXP; // OUTPUT
		this->GTREFCLKMONITOR = GTREFCLKMONITOR; // OUTPUT
		this->PCSRSVDOUT = PCSRSVDOUT; // OUTPUT
		this->PHYSTATUS = PHYSTATUS; // OUTPUT
		this->RSOSINTDONE = RSOSINTDONE; // OUTPUT
		this->RXBUFSTATUS = RXBUFSTATUS; // OUTPUT
		this->RXBYTEISALIGNED = RXBYTEISALIGNED; // OUTPUT
		this->RXBYTEREALIGN = RXBYTEREALIGN; // OUTPUT
		this->RXCDRLOCK = RXCDRLOCK; // OUTPUT
		this->RXCHANBONDSEQ = RXCHANBONDSEQ; // OUTPUT
		this->RXCHANISALIGNED = RXCHANISALIGNED; // OUTPUT
		this->RXCHANREALIGN = RXCHANREALIGN; // OUTPUT
		this->RXCHARISCOMMA = RXCHARISCOMMA; // OUTPUT
		this->RXCHARISK = RXCHARISK; // OUTPUT
		this->RXCHBONDO = RXCHBONDO; // OUTPUT
		this->RXCLKCORCNT = RXCLKCORCNT; // OUTPUT
		this->RXCOMINITDET = RXCOMINITDET; // OUTPUT
		this->RXCOMMADET = RXCOMMADET; // OUTPUT
		this->RXCOMSASDET = RXCOMSASDET; // OUTPUT
		this->RXCOMWAKEDET = RXCOMWAKEDET; // OUTPUT
		this->RXDATA = RXDATA; // OUTPUT
		this->RXDATAVALID = RXDATAVALID; // OUTPUT
		this->RXDFESLIDETAPSTARTED = RXDFESLIDETAPSTARTED; // OUTPUT
		this->RXDFESLIDETAPSTROBEDONE = RXDFESLIDETAPSTROBEDONE; // OUTPUT
		this->RXDFESLIDETAPSTROBESTARTED = RXDFESLIDETAPSTROBESTARTED; // OUTPUT
		this->RXDFESTADAPTDONE = RXDFESTADAPTDONE; // OUTPUT
		this->RXDISPERR = RXDISPERR; // OUTPUT
		this->RXDLYSRESETDONE = RXDLYSRESETDONE; // OUTPUT
		this->RXELECIDLE = RXELECIDLE; // OUTPUT
		this->RXHEADER = RXHEADER; // OUTPUT
		this->RXHEADERVALID = RXHEADERVALID; // OUTPUT
		this->RXMONITOROUT = RXMONITOROUT; // OUTPUT
		this->RXNOTINTABLE = RXNOTINTABLE; // OUTPUT
		this->RXOSINTSTARTED = RXOSINTSTARTED; // OUTPUT
		this->RXOSINTSTROBEDONE = RXOSINTSTROBEDONE; // OUTPUT
		this->RXOSINTSTROBESTARTED = RXOSINTSTROBESTARTED; // OUTPUT
		this->RXOUTCLK = RXOUTCLK; // OUTPUT
		this->RXOUTCLKFABRIC = RXOUTCLKFABRIC; // OUTPUT
		this->RXOUTCLKPCS = RXOUTCLKPCS; // OUTPUT
		this->RXPHALIGNDONE = RXPHALIGNDONE; // OUTPUT
		this->RXPHMONITOR = RXPHMONITOR; // OUTPUT
		this->RXPHSLIPMONITOR = RXPHSLIPMONITOR; // OUTPUT
		this->RXPMARESETDONE = RXPMARESETDONE; // OUTPUT
		this->RXPRBSERR = RXPRBSERR; // OUTPUT
		this->RXQPISENN = RXQPISENN; // OUTPUT
		this->RXQPISENP = RXQPISENP; // OUTPUT
		this->RXRATEDONE = RXRATEDONE; // OUTPUT
		this->RXRESETDONE = RXRESETDONE; // OUTPUT
		this->RXSTARTOFSEQ = RXSTARTOFSEQ; // OUTPUT
		this->RXSTATUS = RXSTATUS; // OUTPUT
		this->RXSYNCDONE = RXSYNCDONE; // OUTPUT
		this->RXSYNCOUT = RXSYNCOUT; // OUTPUT
		this->RXVALID = RXVALID; // OUTPUT
		this->TXBUFSTATUS = TXBUFSTATUS; // OUTPUT
		this->TXCOMFINISH = TXCOMFINISH; // OUTPUT
		this->TXDLYSRESETDONE = TXDLYSRESETDONE; // OUTPUT
		this->TXGEARBOXREADY = TXGEARBOXREADY; // OUTPUT
		this->TXOUTCLK = TXOUTCLK; // OUTPUT
		this->TXOUTCLKFABRIC = TXOUTCLKFABRIC; // OUTPUT
		this->TXOUTCLKPCS = TXOUTCLKPCS; // OUTPUT
		this->TXPHALIGNDONE = TXPHALIGNDONE; // OUTPUT
		this->TXPHINITDONE = TXPHINITDONE; // OUTPUT
		this->TXPMARESETDONE = TXPMARESETDONE; // OUTPUT
		this->TXQPISENN = TXQPISENN; // OUTPUT
		this->TXQPISENP = TXQPISENP; // OUTPUT
		this->TXRATEDONE = TXRATEDONE; // OUTPUT
		this->TXRESETDONE = TXRESETDONE; // OUTPUT
		this->TXSYNCDONE = TXSYNCDONE; // OUTPUT
		this->TXSYNCOUT = TXSYNCOUT; // OUTPUT
		this->CFGRESET = CFGRESET; // INPUT
		this->CLKRSVD0 = CLKRSVD0; // INPUT
		this->CLKRSVD1 = CLKRSVD1; // INPUT
		this->CPLLLOCKDETCLK = CPLLLOCKDETCLK; // INPUT
		this->CPLLLOCKEN = CPLLLOCKEN; // INPUT
		this->CPLLPD = CPLLPD; // INPUT
		this->CPLLREFCLKSEL = CPLLREFCLKSEL; // INPUT
		this->CPLLRESET = CPLLRESET; // INPUT
		this->DMONFIFORESET = DMONFIFORESET; // INPUT
		this->DMONITORCLK = DMONITORCLK; // INPUT
		this->DRPADDR = DRPADDR; // INPUT
		this->DRPCLK = DRPCLK; // INPUT
		this->DRPDI = DRPDI; // INPUT
		this->DRPEN = DRPEN; // INPUT
		this->DRPWE = DRPWE; // INPUT
		this->EYESCANMODE = EYESCANMODE; // INPUT
		this->EYESCANRESET = EYESCANRESET; // INPUT
		this->EYESCANTRIGGER = EYESCANTRIGGER; // INPUT
		this->GTGREFCLK = GTGREFCLK; // INPUT
		this->GTHRXN = GTHRXN; // INPUT
		this->GTHRXP = GTHRXP; // INPUT
		this->GTNORTHREFCLK0 = GTNORTHREFCLK0; // INPUT
		this->GTNORTHREFCLK1 = GTNORTHREFCLK1; // INPUT
		this->GTREFCLK0 = GTREFCLK0; // INPUT
		this->GTREFCLK1 = GTREFCLK1; // INPUT
		this->GTRESETSEL = GTRESETSEL; // INPUT
		this->GTRSVD = GTRSVD; // INPUT
		this->GTRXRESET = GTRXRESET; // INPUT
		this->GTSOUTHREFCLK0 = GTSOUTHREFCLK0; // INPUT
		this->GTSOUTHREFCLK1 = GTSOUTHREFCLK1; // INPUT
		this->GTTXRESET = GTTXRESET; // INPUT
		this->LOOPBACK = LOOPBACK; // INPUT
		this->PCSRSVDIN = PCSRSVDIN; // INPUT
		this->PCSRSVDIN2 = PCSRSVDIN2; // INPUT
		this->PMARSVDIN = PMARSVDIN; // INPUT
		this->QPLLCLK = QPLLCLK; // INPUT
		this->QPLLREFCLK = QPLLREFCLK; // INPUT
		this->RESETOVRD = RESETOVRD; // INPUT
		this->RX8B10BEN = RX8B10BEN; // INPUT
		this->RXADAPTSELTEST = RXADAPTSELTEST; // INPUT
		this->RXBUFRESET = RXBUFRESET; // INPUT
		this->RXCDRFREQRESET = RXCDRFREQRESET; // INPUT
		this->RXCDRHOLD = RXCDRHOLD; // INPUT
		this->RXCDROVRDEN = RXCDROVRDEN; // INPUT
		this->RXCDRRESET = RXCDRRESET; // INPUT
		this->RXCDRRESETRSV = RXCDRRESETRSV; // INPUT
		this->RXCHBONDEN = RXCHBONDEN; // INPUT
		this->RXCHBONDI = RXCHBONDI; // INPUT
		this->RXCHBONDLEVEL = RXCHBONDLEVEL; // INPUT
		this->RXCHBONDMASTER = RXCHBONDMASTER; // INPUT
		this->RXCHBONDSLAVE = RXCHBONDSLAVE; // INPUT
		this->RXCOMMADETEN = RXCOMMADETEN; // INPUT
		this->RXDDIEN = RXDDIEN; // INPUT
		this->RXDFEAGCHOLD = RXDFEAGCHOLD; // INPUT
		this->RXDFEAGCOVRDEN = RXDFEAGCOVRDEN; // INPUT
		this->RXDFEAGCTRL = RXDFEAGCTRL; // INPUT
		this->RXDFECM1EN = RXDFECM1EN; // INPUT
		this->RXDFELFHOLD = RXDFELFHOLD; // INPUT
		this->RXDFELFOVRDEN = RXDFELFOVRDEN; // INPUT
		this->RXDFELPMRESET = RXDFELPMRESET; // INPUT
		this->RXDFESLIDETAP = RXDFESLIDETAP; // INPUT
		this->RXDFESLIDETAPADAPTEN = RXDFESLIDETAPADAPTEN; // INPUT
		this->RXDFESLIDETAPHOLD = RXDFESLIDETAPHOLD; // INPUT
		this->RXDFESLIDETAPID = RXDFESLIDETAPID; // INPUT
		this->RXDFESLIDETAPINITOVRDEN = RXDFESLIDETAPINITOVRDEN; // INPUT
		this->RXDFESLIDETAPONLYADAPTEN = RXDFESLIDETAPONLYADAPTEN; // INPUT
		this->RXDFESLIDETAPOVRDEN = RXDFESLIDETAPOVRDEN; // INPUT
		this->RXDFESLIDETAPSTROBE = RXDFESLIDETAPSTROBE; // INPUT
		this->RXDFETAP2HOLD = RXDFETAP2HOLD; // INPUT
		this->RXDFETAP2OVRDEN = RXDFETAP2OVRDEN; // INPUT
		this->RXDFETAP3HOLD = RXDFETAP3HOLD; // INPUT
		this->RXDFETAP3OVRDEN = RXDFETAP3OVRDEN; // INPUT
		this->RXDFETAP4HOLD = RXDFETAP4HOLD; // INPUT
		this->RXDFETAP4OVRDEN = RXDFETAP4OVRDEN; // INPUT
		this->RXDFETAP5HOLD = RXDFETAP5HOLD; // INPUT
		this->RXDFETAP5OVRDEN = RXDFETAP5OVRDEN; // INPUT
		this->RXDFETAP6HOLD = RXDFETAP6HOLD; // INPUT
		this->RXDFETAP6OVRDEN = RXDFETAP6OVRDEN; // INPUT
		this->RXDFETAP7HOLD = RXDFETAP7HOLD; // INPUT
		this->RXDFETAP7OVRDEN = RXDFETAP7OVRDEN; // INPUT
		this->RXDFEUTHOLD = RXDFEUTHOLD; // INPUT
		this->RXDFEUTOVRDEN = RXDFEUTOVRDEN; // INPUT
		this->RXDFEVPHOLD = RXDFEVPHOLD; // INPUT
		this->RXDFEVPOVRDEN = RXDFEVPOVRDEN; // INPUT
		this->RXDFEVSEN = RXDFEVSEN; // INPUT
		this->RXDFEXYDEN = RXDFEXYDEN; // INPUT
		this->RXDLYBYPASS = RXDLYBYPASS; // INPUT
		this->RXDLYEN = RXDLYEN; // INPUT
		this->RXDLYOVRDEN = RXDLYOVRDEN; // INPUT
		this->RXDLYSRESET = RXDLYSRESET; // INPUT
		this->RXELECIDLEMODE = RXELECIDLEMODE; // INPUT
		this->RXGEARBOXSLIP = RXGEARBOXSLIP; // INPUT
		this->RXLPMEN = RXLPMEN; // INPUT
		this->RXLPMHFHOLD = RXLPMHFHOLD; // INPUT
		this->RXLPMHFOVRDEN = RXLPMHFOVRDEN; // INPUT
		this->RXLPMLFHOLD = RXLPMLFHOLD; // INPUT
		this->RXLPMLFKLOVRDEN = RXLPMLFKLOVRDEN; // INPUT
		this->RXMCOMMAALIGNEN = RXMCOMMAALIGNEN; // INPUT
		this->RXMONITORSEL = RXMONITORSEL; // INPUT
		this->RXOOBRESET = RXOOBRESET; // INPUT
		this->RXOSCALRESET = RXOSCALRESET; // INPUT
		this->RXOSHOLD = RXOSHOLD; // INPUT
		this->RXOSINTCFG = RXOSINTCFG; // INPUT
		this->RXOSINTEN = RXOSINTEN; // INPUT
		this->RXOSINTHOLD = RXOSINTHOLD; // INPUT
		this->RXOSINTID0 = RXOSINTID0; // INPUT
		this->RXOSINTNTRLEN = RXOSINTNTRLEN; // INPUT
		this->RXOSINTOVRDEN = RXOSINTOVRDEN; // INPUT
		this->RXOSINTSTROBE = RXOSINTSTROBE; // INPUT
		this->RXOSINTTESTOVRDEN = RXOSINTTESTOVRDEN; // INPUT
		this->RXOSOVRDEN = RXOSOVRDEN; // INPUT
		this->RXOUTCLKSEL = RXOUTCLKSEL; // INPUT
		this->RXPCOMMAALIGNEN = RXPCOMMAALIGNEN; // INPUT
		this->RXPCSRESET = RXPCSRESET; // INPUT
		this->RXPD = RXPD; // INPUT
		this->RXPHALIGN = RXPHALIGN; // INPUT
		this->RXPHALIGNEN = RXPHALIGNEN; // INPUT
		this->RXPHDLYPD = RXPHDLYPD; // INPUT
		this->RXPHDLYRESET = RXPHDLYRESET; // INPUT
		this->RXPHOVRDEN = RXPHOVRDEN; // INPUT
		this->RXPMARESET = RXPMARESET; // INPUT
		this->RXPOLARITY = RXPOLARITY; // INPUT
		this->RXPRBSCNTRESET = RXPRBSCNTRESET; // INPUT
		this->RXPRBSSEL = RXPRBSSEL; // INPUT
		this->RXQPIEN = RXQPIEN; // INPUT
		this->RXRATE = RXRATE; // INPUT
		this->RXRATEMODE = RXRATEMODE; // INPUT
		this->RXSLIDE = RXSLIDE; // INPUT
		this->RXSYNCALLIN = RXSYNCALLIN; // INPUT
		this->RXSYNCIN = RXSYNCIN; // INPUT
		this->RXSYNCMODE = RXSYNCMODE; // INPUT
		this->RXSYSCLKSEL = RXSYSCLKSEL; // INPUT
		this->RXUSERRDY = RXUSERRDY; // INPUT
		this->RXUSRCLK = RXUSRCLK; // INPUT
		this->RXUSRCLK2 = RXUSRCLK2; // INPUT
		this->SETERRSTATUS = SETERRSTATUS; // INPUT
		this->SIGVALIDCLK = SIGVALIDCLK; // INPUT
		this->TSTIN = TSTIN; // INPUT
		this->TX8B10BBYPASS = TX8B10BBYPASS; // INPUT
		this->TX8B10BEN = TX8B10BEN; // INPUT
		this->TXBUFDIFFCTRL = TXBUFDIFFCTRL; // INPUT
		this->TXCHARDISPMODE = TXCHARDISPMODE; // INPUT
		this->TXCHARDISPVAL = TXCHARDISPVAL; // INPUT
		this->TXCHARISK = TXCHARISK; // INPUT
		this->TXCOMINIT = TXCOMINIT; // INPUT
		this->TXCOMSAS = TXCOMSAS; // INPUT
		this->TXCOMWAKE = TXCOMWAKE; // INPUT
		this->TXDATA = TXDATA; // INPUT
		this->TXDEEMPH = TXDEEMPH; // INPUT
		this->TXDETECTRX = TXDETECTRX; // INPUT
		this->TXDIFFCTRL = TXDIFFCTRL; // INPUT
		this->TXDIFFPD = TXDIFFPD; // INPUT
		this->TXDLYBYPASS = TXDLYBYPASS; // INPUT
		this->TXDLYEN = TXDLYEN; // INPUT
		this->TXDLYHOLD = TXDLYHOLD; // INPUT
		this->TXDLYOVRDEN = TXDLYOVRDEN; // INPUT
		this->TXDLYSRESET = TXDLYSRESET; // INPUT
		this->TXDLYUPDOWN = TXDLYUPDOWN; // INPUT
		this->TXELECIDLE = TXELECIDLE; // INPUT
		this->TXHEADER = TXHEADER; // INPUT
		this->TXINHIBIT = TXINHIBIT; // INPUT
		this->TXMAINCURSOR = TXMAINCURSOR; // INPUT
		this->TXMARGIN = TXMARGIN; // INPUT
		this->TXOUTCLKSEL = TXOUTCLKSEL; // INPUT
		this->TXPCSRESET = TXPCSRESET; // INPUT
		this->TXPD = TXPD; // INPUT
		this->TXPDELECIDLEMODE = TXPDELECIDLEMODE; // INPUT
		this->TXPHALIGN = TXPHALIGN; // INPUT
		this->TXPHALIGNEN = TXPHALIGNEN; // INPUT
		this->TXPHDLYPD = TXPHDLYPD; // INPUT
		this->TXPHDLYRESET = TXPHDLYRESET; // INPUT
		this->TXPHDLYTSTCLK = TXPHDLYTSTCLK; // INPUT
		this->TXPHINIT = TXPHINIT; // INPUT
		this->TXPHOVRDEN = TXPHOVRDEN; // INPUT
		this->TXPIPPMEN = TXPIPPMEN; // INPUT
		this->TXPIPPMOVRDEN = TXPIPPMOVRDEN; // INPUT
		this->TXPIPPMPD = TXPIPPMPD; // INPUT
		this->TXPIPPMSEL = TXPIPPMSEL; // INPUT
		this->TXPIPPMSTEPSIZE = TXPIPPMSTEPSIZE; // INPUT
		this->TXPISOPD = TXPISOPD; // INPUT
		this->TXPMARESET = TXPMARESET; // INPUT
		this->TXPOLARITY = TXPOLARITY; // INPUT
		this->TXPOSTCURSOR = TXPOSTCURSOR; // INPUT
		this->TXPOSTCURSORINV = TXPOSTCURSORINV; // INPUT
		this->TXPRBSFORCEERR = TXPRBSFORCEERR; // INPUT
		this->TXPRBSSEL = TXPRBSSEL; // INPUT
		this->TXPRECURSOR = TXPRECURSOR; // INPUT
		this->TXPRECURSORINV = TXPRECURSORINV; // INPUT
		this->TXQPIBIASEN = TXQPIBIASEN; // INPUT
		this->TXQPISTRONGPDOWN = TXQPISTRONGPDOWN; // INPUT
		this->TXQPIWEAKPUP = TXQPIWEAKPUP; // INPUT
		this->TXRATE = TXRATE; // INPUT
		this->TXRATEMODE = TXRATEMODE; // INPUT
		this->TXSEQUENCE = TXSEQUENCE; // INPUT
		this->TXSTARTSEQ = TXSTARTSEQ; // INPUT
		this->TXSWING = TXSWING; // INPUT
		this->TXSYNCALLIN = TXSYNCALLIN; // INPUT
		this->TXSYNCIN = TXSYNCIN; // INPUT
		this->TXSYNCMODE = TXSYNCMODE; // INPUT
		this->TXSYSCLKSEL = TXSYSCLKSEL; // INPUT
		this->TXUSERRDY = TXUSERRDY; // INPUT
		this->TXUSRCLK = TXUSRCLK; // INPUT
		this->TXUSRCLK2 = TXUSRCLK2; // INPUT
	
		register_wait_on_event_nets();
	
	}
	
	void register_wait_on_event_nets(){
	// TODO
	}
	void calculate(int time){
	// TODO
	}
};


class prim_class_X_GTHE2_COMMON{
	//Verilog Parameters:
	int LOC;
	int BIAS_CFG;
	int COMMON_CFG;
	int QPLL_CFG;
	int QPLL_CLKOUT_CFG;
	int QPLL_COARSE_FREQ_OVRD;
	int QPLL_COARSE_FREQ_OVRD_EN;
	int QPLL_CP;
	int QPLL_CP_MONITOR_EN;
	int QPLL_DMONITOR_SEL;
	int QPLL_FBDIV;
	int QPLL_FBDIV_MONITOR_EN;
	int QPLL_FBDIV_RATIO;
	int QPLL_INIT_CFG;
	int QPLL_LOCK_CFG;
	int QPLL_LPF;
	int QPLL_REFCLK_DIV;
	int QPLL_RP_COMP;
	int QPLL_VTRL_RESET;
	int RCAL_CFG;
	int RSVD_ATTR0;
	int RSVD_ATTR1;
	int SIM_QPLLREFCLK_SEL;
	int SIM_RESET_SPEEDUP;
	int SIM_VERSION;
	//Verilog Ports in definition order:
	NetFlow* DRPDO; // OUTPUT
	NetFlow* DRPRDY; // OUTPUT
	NetFlow* PMARSVDOUT; // OUTPUT
	NetFlow* QPLLDMONITOR; // OUTPUT
	NetFlow* QPLLFBCLKLOST; // OUTPUT
	NetFlow* QPLLLOCK; // OUTPUT
	NetFlow* QPLLOUTCLK; // OUTPUT
	NetFlow* QPLLOUTREFCLK; // OUTPUT
	NetFlow* QPLLREFCLKLOST; // OUTPUT
	NetFlow* REFCLKOUTMONITOR; // OUTPUT
	NetFlow* BGBYPASSB; // INPUT
	NetFlow* BGMONITORENB; // INPUT
	NetFlow* BGPDB; // INPUT
	NetFlow* BGRCALOVRD; // INPUT
	NetFlow* BGRCALOVRDENB; // INPUT
	NetFlow* DRPADDR; // INPUT
	NetFlow* DRPCLK; // INPUT
	NetFlow* DRPDI; // INPUT
	NetFlow* DRPEN; // INPUT
	NetFlow* DRPWE; // INPUT
	NetFlow* GTGREFCLK; // INPUT
	NetFlow* GTNORTHREFCLK0; // INPUT
	NetFlow* GTNORTHREFCLK1; // INPUT
	NetFlow* GTREFCLK0; // INPUT
	NetFlow* GTREFCLK1; // INPUT
	NetFlow* GTSOUTHREFCLK0; // INPUT
	NetFlow* GTSOUTHREFCLK1; // INPUT
	NetFlow* PMARSVD; // INPUT
	NetFlow* QPLLLOCKDETCLK; // INPUT
	NetFlow* QPLLLOCKEN; // INPUT
	NetFlow* QPLLOUTRESET; // INPUT
	NetFlow* QPLLPD; // INPUT
	NetFlow* QPLLREFCLKSEL; // INPUT
	NetFlow* QPLLRESET; // INPUT
	NetFlow* QPLLRSVD1; // INPUT
	NetFlow* QPLLRSVD2; // INPUT
	NetFlow* RCALENB; // INPUT
	
	prim_class_X_GTHE2_COMMON(
		//Verilog Parameters:
		int LOC, // Default: "UNPLACED"
		int BIAS_CFG, // Default: 64'h0000040000001000
		int COMMON_CFG, // Default: 32'h0000001C
		int QPLL_CFG, // Default: 27'h0480181
		int QPLL_CLKOUT_CFG, // Default: 4'b0000
		int QPLL_COARSE_FREQ_OVRD, // Default: 6'b010000
		int QPLL_COARSE_FREQ_OVRD_EN, // Default: 1'b0
		int QPLL_CP, // Default: 10'b0000011111
		int QPLL_CP_MONITOR_EN, // Default: 1'b0
		int QPLL_DMONITOR_SEL, // Default: 1'b0
		int QPLL_FBDIV, // Default: 10'b0000000000
		int QPLL_FBDIV_MONITOR_EN, // Default: 1'b0
		int QPLL_FBDIV_RATIO, // Default: 1'b0
		int QPLL_INIT_CFG, // Default: 24'h000006
		int QPLL_LOCK_CFG, // Default: 16'h01E8
		int QPLL_LPF, // Default: 4'b1111
		int QPLL_REFCLK_DIV, // Default: 2
		int QPLL_RP_COMP, // Default: 1'b0
		int QPLL_VTRL_RESET, // Default: 2'b00
		int RCAL_CFG, // Default: 2'b00
		int RSVD_ATTR0, // Default: 16'h0000
		int RSVD_ATTR1, // Default: 16'h0000
		int SIM_QPLLREFCLK_SEL, // Default: 3'b001
		int SIM_RESET_SPEEDUP, // Default: "TRUE"
		int SIM_VERSION, // Default: "1.1"
		//Verilog Ports in definition order:
		NetFlow* DRPDO, // OUTPUT
		NetFlow* DRPRDY, // OUTPUT
		NetFlow* PMARSVDOUT, // OUTPUT
		NetFlow* QPLLDMONITOR, // OUTPUT
		NetFlow* QPLLFBCLKLOST, // OUTPUT
		NetFlow* QPLLLOCK, // OUTPUT
		NetFlow* QPLLOUTCLK, // OUTPUT
		NetFlow* QPLLOUTREFCLK, // OUTPUT
		NetFlow* QPLLREFCLKLOST, // OUTPUT
		NetFlow* REFCLKOUTMONITOR, // OUTPUT
		NetFlow* BGBYPASSB, // INPUT
		NetFlow* BGMONITORENB, // INPUT
		NetFlow* BGPDB, // INPUT
		NetFlow* BGRCALOVRD, // INPUT
		NetFlow* BGRCALOVRDENB, // INPUT
		NetFlow* DRPADDR, // INPUT
		NetFlow* DRPCLK, // INPUT
		NetFlow* DRPDI, // INPUT
		NetFlow* DRPEN, // INPUT
		NetFlow* DRPWE, // INPUT
		NetFlow* GTGREFCLK, // INPUT
		NetFlow* GTNORTHREFCLK0, // INPUT
		NetFlow* GTNORTHREFCLK1, // INPUT
		NetFlow* GTREFCLK0, // INPUT
		NetFlow* GTREFCLK1, // INPUT
		NetFlow* GTSOUTHREFCLK0, // INPUT
		NetFlow* GTSOUTHREFCLK1, // INPUT
		NetFlow* PMARSVD, // INPUT
		NetFlow* QPLLLOCKDETCLK, // INPUT
		NetFlow* QPLLLOCKEN, // INPUT
		NetFlow* QPLLOUTRESET, // INPUT
		NetFlow* QPLLPD, // INPUT
		NetFlow* QPLLREFCLKSEL, // INPUT
		NetFlow* QPLLRESET, // INPUT
		NetFlow* QPLLRSVD1, // INPUT
		NetFlow* QPLLRSVD2, // INPUT
		NetFlow* RCALENB // INPUT
		){
	
	// Assign parameters and ports: 
	//Verilog Parameters:
		this->LOC = LOC; // Default: "UNPLACED"
		this->BIAS_CFG = BIAS_CFG; // Default: 64'h0000040000001000
		this->COMMON_CFG = COMMON_CFG; // Default: 32'h0000001C
		this->QPLL_CFG = QPLL_CFG; // Default: 27'h0480181
		this->QPLL_CLKOUT_CFG = QPLL_CLKOUT_CFG; // Default: 4'b0000
		this->QPLL_COARSE_FREQ_OVRD = QPLL_COARSE_FREQ_OVRD; // Default: 6'b010000
		this->QPLL_COARSE_FREQ_OVRD_EN = QPLL_COARSE_FREQ_OVRD_EN; // Default: 1'b0
		this->QPLL_CP = QPLL_CP; // Default: 10'b0000011111
		this->QPLL_CP_MONITOR_EN = QPLL_CP_MONITOR_EN; // Default: 1'b0
		this->QPLL_DMONITOR_SEL = QPLL_DMONITOR_SEL; // Default: 1'b0
		this->QPLL_FBDIV = QPLL_FBDIV; // Default: 10'b0000000000
		this->QPLL_FBDIV_MONITOR_EN = QPLL_FBDIV_MONITOR_EN; // Default: 1'b0
		this->QPLL_FBDIV_RATIO = QPLL_FBDIV_RATIO; // Default: 1'b0
		this->QPLL_INIT_CFG = QPLL_INIT_CFG; // Default: 24'h000006
		this->QPLL_LOCK_CFG = QPLL_LOCK_CFG; // Default: 16'h01E8
		this->QPLL_LPF = QPLL_LPF; // Default: 4'b1111
		this->QPLL_REFCLK_DIV = QPLL_REFCLK_DIV; // Default: 2
		this->QPLL_RP_COMP = QPLL_RP_COMP; // Default: 1'b0
		this->QPLL_VTRL_RESET = QPLL_VTRL_RESET; // Default: 2'b00
		this->RCAL_CFG = RCAL_CFG; // Default: 2'b00
		this->RSVD_ATTR0 = RSVD_ATTR0; // Default: 16'h0000
		this->RSVD_ATTR1 = RSVD_ATTR1; // Default: 16'h0000
		this->SIM_QPLLREFCLK_SEL = SIM_QPLLREFCLK_SEL; // Default: 3'b001
		this->SIM_RESET_SPEEDUP = SIM_RESET_SPEEDUP; // Default: "TRUE"
		this->SIM_VERSION = SIM_VERSION; // Default: "1.1"
	//Verilog Ports in definition order:
		this->DRPDO = DRPDO; // OUTPUT
		this->DRPRDY = DRPRDY; // OUTPUT
		this->PMARSVDOUT = PMARSVDOUT; // OUTPUT
		this->QPLLDMONITOR = QPLLDMONITOR; // OUTPUT
		this->QPLLFBCLKLOST = QPLLFBCLKLOST; // OUTPUT
		this->QPLLLOCK = QPLLLOCK; // OUTPUT
		this->QPLLOUTCLK = QPLLOUTCLK; // OUTPUT
		this->QPLLOUTREFCLK = QPLLOUTREFCLK; // OUTPUT
		this->QPLLREFCLKLOST = QPLLREFCLKLOST; // OUTPUT
		this->REFCLKOUTMONITOR = REFCLKOUTMONITOR; // OUTPUT
		this->BGBYPASSB = BGBYPASSB; // INPUT
		this->BGMONITORENB = BGMONITORENB; // INPUT
		this->BGPDB = BGPDB; // INPUT
		this->BGRCALOVRD = BGRCALOVRD; // INPUT
		this->BGRCALOVRDENB = BGRCALOVRDENB; // INPUT
		this->DRPADDR = DRPADDR; // INPUT
		this->DRPCLK = DRPCLK; // INPUT
		this->DRPDI = DRPDI; // INPUT
		this->DRPEN = DRPEN; // INPUT
		this->DRPWE = DRPWE; // INPUT
		this->GTGREFCLK = GTGREFCLK; // INPUT
		this->GTNORTHREFCLK0 = GTNORTHREFCLK0; // INPUT
		this->GTNORTHREFCLK1 = GTNORTHREFCLK1; // INPUT
		this->GTREFCLK0 = GTREFCLK0; // INPUT
		this->GTREFCLK1 = GTREFCLK1; // INPUT
		this->GTSOUTHREFCLK0 = GTSOUTHREFCLK0; // INPUT
		this->GTSOUTHREFCLK1 = GTSOUTHREFCLK1; // INPUT
		this->PMARSVD = PMARSVD; // INPUT
		this->QPLLLOCKDETCLK = QPLLLOCKDETCLK; // INPUT
		this->QPLLLOCKEN = QPLLLOCKEN; // INPUT
		this->QPLLOUTRESET = QPLLOUTRESET; // INPUT
		this->QPLLPD = QPLLPD; // INPUT
		this->QPLLREFCLKSEL = QPLLREFCLKSEL; // INPUT
		this->QPLLRESET = QPLLRESET; // INPUT
		this->QPLLRSVD1 = QPLLRSVD1; // INPUT
		this->QPLLRSVD2 = QPLLRSVD2; // INPUT
		this->RCALENB = RCALENB; // INPUT
	
		register_wait_on_event_nets();
	
	}
	
	void register_wait_on_event_nets(){
	// TODO
	}
	void calculate(int time){
	// TODO
	}
};


class prim_class_X_GTPA1_DUAL{
	//Verilog Parameters:
	int AC_CAP_DIS_0;
	int AC_CAP_DIS_1;
	int ALIGN_COMMA_WORD_0;
	int ALIGN_COMMA_WORD_1;
	int CB2_INH_CC_PERIOD_0;
	int CB2_INH_CC_PERIOD_1;
	int CDR_PH_ADJ_TIME_0;
	int CDR_PH_ADJ_TIME_1;
	int CHAN_BOND_1_MAX_SKEW_0;
	int CHAN_BOND_1_MAX_SKEW_1;
	int CHAN_BOND_2_MAX_SKEW_0;
	int CHAN_BOND_2_MAX_SKEW_1;
	int CHAN_BOND_KEEP_ALIGN_0;
	int CHAN_BOND_KEEP_ALIGN_1;
	int CHAN_BOND_SEQ_1_1_0;
	int CHAN_BOND_SEQ_1_1_1;
	int CHAN_BOND_SEQ_1_2_0;
	int CHAN_BOND_SEQ_1_2_1;
	int CHAN_BOND_SEQ_1_3_0;
	int CHAN_BOND_SEQ_1_3_1;
	int CHAN_BOND_SEQ_1_4_0;
	int CHAN_BOND_SEQ_1_4_1;
	int CHAN_BOND_SEQ_1_ENABLE_0;
	int CHAN_BOND_SEQ_1_ENABLE_1;
	int CHAN_BOND_SEQ_2_1_0;
	int CHAN_BOND_SEQ_2_1_1;
	int CHAN_BOND_SEQ_2_2_0;
	int CHAN_BOND_SEQ_2_2_1;
	int CHAN_BOND_SEQ_2_3_0;
	int CHAN_BOND_SEQ_2_3_1;
	int CHAN_BOND_SEQ_2_4_0;
	int CHAN_BOND_SEQ_2_4_1;
	int CHAN_BOND_SEQ_2_ENABLE_0;
	int CHAN_BOND_SEQ_2_ENABLE_1;
	int CHAN_BOND_SEQ_2_USE_0;
	int CHAN_BOND_SEQ_2_USE_1;
	int CHAN_BOND_SEQ_LEN_0;
	int CHAN_BOND_SEQ_LEN_1;
	int CLK25_DIVIDER_0;
	int CLK25_DIVIDER_1;
	int CLKINDC_B_0;
	int CLKINDC_B_1;
	int CLKRCV_TRST_0;
	int CLKRCV_TRST_1;
	int CLK_CORRECT_USE_0;
	int CLK_CORRECT_USE_1;
	int CLK_COR_ADJ_LEN_0;
	int CLK_COR_ADJ_LEN_1;
	int CLK_COR_DET_LEN_0;
	int CLK_COR_DET_LEN_1;
	int CLK_COR_INSERT_IDLE_FLAG_0;
	int CLK_COR_INSERT_IDLE_FLAG_1;
	int CLK_COR_KEEP_IDLE_0;
	int CLK_COR_KEEP_IDLE_1;
	int CLK_COR_MAX_LAT_0;
	int CLK_COR_MAX_LAT_1;
	int CLK_COR_MIN_LAT_0;
	int CLK_COR_MIN_LAT_1;
	int CLK_COR_PRECEDENCE_0;
	int CLK_COR_PRECEDENCE_1;
	int CLK_COR_REPEAT_WAIT_0;
	int CLK_COR_REPEAT_WAIT_1;
	int CLK_COR_SEQ_1_1_0;
	int CLK_COR_SEQ_1_1_1;
	int CLK_COR_SEQ_1_2_0;
	int CLK_COR_SEQ_1_2_1;
	int CLK_COR_SEQ_1_3_0;
	int CLK_COR_SEQ_1_3_1;
	int CLK_COR_SEQ_1_4_0;
	int CLK_COR_SEQ_1_4_1;
	int CLK_COR_SEQ_1_ENABLE_0;
	int CLK_COR_SEQ_1_ENABLE_1;
	int CLK_COR_SEQ_2_1_0;
	int CLK_COR_SEQ_2_1_1;
	int CLK_COR_SEQ_2_2_0;
	int CLK_COR_SEQ_2_2_1;
	int CLK_COR_SEQ_2_3_0;
	int CLK_COR_SEQ_2_3_1;
	int CLK_COR_SEQ_2_4_0;
	int CLK_COR_SEQ_2_4_1;
	int CLK_COR_SEQ_2_ENABLE_0;
	int CLK_COR_SEQ_2_ENABLE_1;
	int CLK_COR_SEQ_2_USE_0;
	int CLK_COR_SEQ_2_USE_1;
	int CLK_OUT_GTP_SEL_0;
	int CLK_OUT_GTP_SEL_1;
	int CM_TRIM_0;
	int CM_TRIM_1;
	int COMMA_10B_ENABLE_0;
	int COMMA_10B_ENABLE_1;
	int COM_BURST_VAL_0;
	int COM_BURST_VAL_1;
	int DEC_MCOMMA_DETECT_0;
	int DEC_MCOMMA_DETECT_1;
	int DEC_PCOMMA_DETECT_0;
	int DEC_PCOMMA_DETECT_1;
	int DEC_VALID_COMMA_ONLY_0;
	int DEC_VALID_COMMA_ONLY_1;
	int GTP_CFG_PWRUP_0;
	int GTP_CFG_PWRUP_1;
	int MCOMMA_10B_VALUE_0;
	int MCOMMA_10B_VALUE_1;
	int MCOMMA_DETECT_0;
	int MCOMMA_DETECT_1;
	int OOBDETECT_THRESHOLD_0;
	int OOBDETECT_THRESHOLD_1;
	int OOB_CLK_DIVIDER_0;
	int OOB_CLK_DIVIDER_1;
	int PCI_EXPRESS_MODE_0;
	int PCI_EXPRESS_MODE_1;
	int PCOMMA_10B_VALUE_0;
	int PCOMMA_10B_VALUE_1;
	int PCOMMA_DETECT_0;
	int PCOMMA_DETECT_1;
	int PLLLKDET_CFG_0;
	int PLLLKDET_CFG_1;
	int PLL_COM_CFG_0;
	int PLL_COM_CFG_1;
	int PLL_CP_CFG_0;
	int PLL_CP_CFG_1;
	int PLL_DIVSEL_FB_0;
	int PLL_DIVSEL_FB_1;
	int PLL_DIVSEL_REF_0;
	int PLL_DIVSEL_REF_1;
	int PLL_RXDIVSEL_OUT_0;
	int PLL_RXDIVSEL_OUT_1;
	int PLL_SATA_0;
	int PLL_SATA_1;
	int PLL_SOURCE_0;
	int PLL_SOURCE_1;
	int PLL_TXDIVSEL_OUT_0;
	int PLL_TXDIVSEL_OUT_1;
	int PMA_CDR_SCAN_0;
	int PMA_CDR_SCAN_1;
	int PMA_COM_CFG_EAST;
	int PMA_COM_CFG_WEST;
	int PMA_RXSYNC_CFG_0;
	int PMA_RXSYNC_CFG_1;
	int PMA_RX_CFG_0;
	int PMA_RX_CFG_1;
	int PMA_TX_CFG_0;
	int PMA_TX_CFG_1;
	int RCV_TERM_GND_0;
	int RCV_TERM_GND_1;
	int RCV_TERM_VTTRX_0;
	int RCV_TERM_VTTRX_1;
	int RXEQ_CFG_0;
	int RXEQ_CFG_1;
	int RXPRBSERR_LOOPBACK_0;
	int RXPRBSERR_LOOPBACK_1;
	int RX_BUFFER_USE_0;
	int RX_BUFFER_USE_1;
	int RX_DECODE_SEQ_MATCH_0;
	int RX_DECODE_SEQ_MATCH_1;
	int RX_EN_IDLE_HOLD_CDR_0;
	int RX_EN_IDLE_HOLD_CDR_1;
	int RX_EN_IDLE_RESET_BUF_0;
	int RX_EN_IDLE_RESET_BUF_1;
	int RX_EN_IDLE_RESET_FR_0;
	int RX_EN_IDLE_RESET_FR_1;
	int RX_EN_IDLE_RESET_PH_0;
	int RX_EN_IDLE_RESET_PH_1;
	int RX_EN_MODE_RESET_BUF_0;
	int RX_EN_MODE_RESET_BUF_1;
	int RX_IDLE_HI_CNT_0;
	int RX_IDLE_HI_CNT_1;
	int RX_IDLE_LO_CNT_0;
	int RX_IDLE_LO_CNT_1;
	int RX_LOSS_OF_SYNC_FSM_0;
	int RX_LOSS_OF_SYNC_FSM_1;
	int RX_LOS_INVALID_INCR_0;
	int RX_LOS_INVALID_INCR_1;
	int RX_LOS_THRESHOLD_0;
	int RX_LOS_THRESHOLD_1;
	int RX_SLIDE_MODE_0;
	int RX_SLIDE_MODE_1;
	int RX_STATUS_FMT_0;
	int RX_STATUS_FMT_1;
	int RX_XCLK_SEL_0;
	int RX_XCLK_SEL_1;
	int SATA_BURST_VAL_0;
	int SATA_BURST_VAL_1;
	int SATA_IDLE_VAL_0;
	int SATA_IDLE_VAL_1;
	int SATA_MAX_BURST_0;
	int SATA_MAX_BURST_1;
	int SATA_MAX_INIT_0;
	int SATA_MAX_INIT_1;
	int SATA_MAX_WAKE_0;
	int SATA_MAX_WAKE_1;
	int SATA_MIN_BURST_0;
	int SATA_MIN_BURST_1;
	int SATA_MIN_INIT_0;
	int SATA_MIN_INIT_1;
	int SATA_MIN_WAKE_0;
	int SATA_MIN_WAKE_1;
	int SIM_GTPRESET_SPEEDUP;
	int SIM_RECEIVER_DETECT_PASS;
	int SIM_REFCLK0_SOURCE;
	int SIM_REFCLK1_SOURCE;
	int SIM_TX_ELEC_IDLE_LEVEL;
	int SIM_VERSION;
	int TERMINATION_CTRL_0;
	int TERMINATION_CTRL_1;
	int TERMINATION_OVRD_0;
	int TERMINATION_OVRD_1;
	int TRANS_TIME_FROM_P2_0;
	int TRANS_TIME_FROM_P2_1;
	int TRANS_TIME_NON_P2_0;
	int TRANS_TIME_NON_P2_1;
	int TRANS_TIME_TO_P2_0;
	int TRANS_TIME_TO_P2_1;
	int TST_ATTR_0;
	int TST_ATTR_1;
	int TXRX_INVERT_0;
	int TXRX_INVERT_1;
	int TX_BUFFER_USE_0;
	int TX_BUFFER_USE_1;
	int TX_DETECT_RX_CFG_0;
	int TX_DETECT_RX_CFG_1;
	int TX_IDLE_DELAY_0;
	int TX_IDLE_DELAY_1;
	int TX_TDCC_CFG_0;
	int TX_TDCC_CFG_1;
	int TX_XCLK_SEL_0;
	int TX_XCLK_SEL_1;
	int LOC;
	//Verilog Ports in definition order:
	NetFlow* DRDY; // OUTPUT
	NetFlow* DRPDO; // OUTPUT
	NetFlow* GTPCLKFBEAST; // OUTPUT
	NetFlow* GTPCLKFBWEST; // OUTPUT
	NetFlow* GTPCLKOUT0; // OUTPUT
	NetFlow* GTPCLKOUT1; // OUTPUT
	NetFlow* PHYSTATUS0; // OUTPUT
	NetFlow* PHYSTATUS1; // OUTPUT
	NetFlow* PLLLKDET0; // OUTPUT
	NetFlow* PLLLKDET1; // OUTPUT
	NetFlow* RCALOUTEAST; // OUTPUT
	NetFlow* RCALOUTWEST; // OUTPUT
	NetFlow* REFCLKOUT0; // OUTPUT
	NetFlow* REFCLKOUT1; // OUTPUT
	NetFlow* REFCLKPLL0; // OUTPUT
	NetFlow* REFCLKPLL1; // OUTPUT
	NetFlow* RESETDONE0; // OUTPUT
	NetFlow* RESETDONE1; // OUTPUT
	NetFlow* RXBUFSTATUS0; // OUTPUT
	NetFlow* RXBUFSTATUS1; // OUTPUT
	NetFlow* RXBYTEISALIGNED0; // OUTPUT
	NetFlow* RXBYTEISALIGNED1; // OUTPUT
	NetFlow* RXBYTEREALIGN0; // OUTPUT
	NetFlow* RXBYTEREALIGN1; // OUTPUT
	NetFlow* RXCHANBONDSEQ0; // OUTPUT
	NetFlow* RXCHANBONDSEQ1; // OUTPUT
	NetFlow* RXCHANISALIGNED0; // OUTPUT
	NetFlow* RXCHANISALIGNED1; // OUTPUT
	NetFlow* RXCHANREALIGN0; // OUTPUT
	NetFlow* RXCHANREALIGN1; // OUTPUT
	NetFlow* RXCHARISCOMMA0; // OUTPUT
	NetFlow* RXCHARISCOMMA1; // OUTPUT
	NetFlow* RXCHARISK0; // OUTPUT
	NetFlow* RXCHARISK1; // OUTPUT
	NetFlow* RXCHBONDO; // OUTPUT
	NetFlow* RXCLKCORCNT0; // OUTPUT
	NetFlow* RXCLKCORCNT1; // OUTPUT
	NetFlow* RXCOMMADET0; // OUTPUT
	NetFlow* RXCOMMADET1; // OUTPUT
	NetFlow* RXDATA0; // OUTPUT
	NetFlow* RXDATA1; // OUTPUT
	NetFlow* RXDISPERR0; // OUTPUT
	NetFlow* RXDISPERR1; // OUTPUT
	NetFlow* RXELECIDLE0; // OUTPUT
	NetFlow* RXELECIDLE1; // OUTPUT
	NetFlow* RXLOSSOFSYNC0; // OUTPUT
	NetFlow* RXLOSSOFSYNC1; // OUTPUT
	NetFlow* RXNOTINTABLE0; // OUTPUT
	NetFlow* RXNOTINTABLE1; // OUTPUT
	NetFlow* RXPRBSERR0; // OUTPUT
	NetFlow* RXPRBSERR1; // OUTPUT
	NetFlow* RXRECCLK0; // OUTPUT
	NetFlow* RXRECCLK1; // OUTPUT
	NetFlow* RXRUNDISP0; // OUTPUT
	NetFlow* RXRUNDISP1; // OUTPUT
	NetFlow* RXSTATUS0; // OUTPUT
	NetFlow* RXSTATUS1; // OUTPUT
	NetFlow* RXVALID0; // OUTPUT
	NetFlow* RXVALID1; // OUTPUT
	NetFlow* TSTOUT0; // OUTPUT
	NetFlow* TSTOUT1; // OUTPUT
	NetFlow* TXBUFSTATUS0; // OUTPUT
	NetFlow* TXBUFSTATUS1; // OUTPUT
	NetFlow* TXKERR0; // OUTPUT
	NetFlow* TXKERR1; // OUTPUT
	NetFlow* TXN0; // OUTPUT
	NetFlow* TXN1; // OUTPUT
	NetFlow* TXOUTCLK0; // OUTPUT
	NetFlow* TXOUTCLK1; // OUTPUT
	NetFlow* TXP0; // OUTPUT
	NetFlow* TXP1; // OUTPUT
	NetFlow* TXRUNDISP0; // OUTPUT
	NetFlow* TXRUNDISP1; // OUTPUT
	NetFlow* CLK00; // INPUT
	NetFlow* CLK01; // INPUT
	NetFlow* CLK10; // INPUT
	NetFlow* CLK11; // INPUT
	NetFlow* CLKINEAST0; // INPUT
	NetFlow* CLKINEAST1; // INPUT
	NetFlow* CLKINWEST0; // INPUT
	NetFlow* CLKINWEST1; // INPUT
	NetFlow* DADDR; // INPUT
	NetFlow* DCLK; // INPUT
	NetFlow* DEN; // INPUT
	NetFlow* DI; // INPUT
	NetFlow* DWE; // INPUT
	NetFlow* GATERXELECIDLE0; // INPUT
	NetFlow* GATERXELECIDLE1; // INPUT
	NetFlow* GCLK00; // INPUT
	NetFlow* GCLK01; // INPUT
	NetFlow* GCLK10; // INPUT
	NetFlow* GCLK11; // INPUT
	NetFlow* GTPCLKFBSEL0EAST; // INPUT
	NetFlow* GTPCLKFBSEL0WEST; // INPUT
	NetFlow* GTPCLKFBSEL1EAST; // INPUT
	NetFlow* GTPCLKFBSEL1WEST; // INPUT
	NetFlow* GTPRESET0; // INPUT
	NetFlow* GTPRESET1; // INPUT
	NetFlow* GTPTEST0; // INPUT
	NetFlow* GTPTEST1; // INPUT
	NetFlow* IGNORESIGDET0; // INPUT
	NetFlow* IGNORESIGDET1; // INPUT
	NetFlow* INTDATAWIDTH0; // INPUT
	NetFlow* INTDATAWIDTH1; // INPUT
	NetFlow* LOOPBACK0; // INPUT
	NetFlow* LOOPBACK1; // INPUT
	NetFlow* PLLCLK00; // INPUT
	NetFlow* PLLCLK01; // INPUT
	NetFlow* PLLCLK10; // INPUT
	NetFlow* PLLCLK11; // INPUT
	NetFlow* PLLLKDETEN0; // INPUT
	NetFlow* PLLLKDETEN1; // INPUT
	NetFlow* PLLPOWERDOWN0; // INPUT
	NetFlow* PLLPOWERDOWN1; // INPUT
	NetFlow* PRBSCNTRESET0; // INPUT
	NetFlow* PRBSCNTRESET1; // INPUT
	NetFlow* RCALINEAST; // INPUT
	NetFlow* RCALINWEST; // INPUT
	NetFlow* REFCLKPWRDNB0; // INPUT
	NetFlow* REFCLKPWRDNB1; // INPUT
	NetFlow* REFSELDYPLL0; // INPUT
	NetFlow* REFSELDYPLL1; // INPUT
	NetFlow* RXBUFRESET0; // INPUT
	NetFlow* RXBUFRESET1; // INPUT
	NetFlow* RXCDRRESET0; // INPUT
	NetFlow* RXCDRRESET1; // INPUT
	NetFlow* RXCHBONDI; // INPUT
	NetFlow* RXCHBONDMASTER0; // INPUT
	NetFlow* RXCHBONDMASTER1; // INPUT
	NetFlow* RXCHBONDSLAVE0; // INPUT
	NetFlow* RXCHBONDSLAVE1; // INPUT
	NetFlow* RXCOMMADETUSE0; // INPUT
	NetFlow* RXCOMMADETUSE1; // INPUT
	NetFlow* RXDATAWIDTH0; // INPUT
	NetFlow* RXDATAWIDTH1; // INPUT
	NetFlow* RXDEC8B10BUSE0; // INPUT
	NetFlow* RXDEC8B10BUSE1; // INPUT
	NetFlow* RXENCHANSYNC0; // INPUT
	NetFlow* RXENCHANSYNC1; // INPUT
	NetFlow* RXENMCOMMAALIGN0; // INPUT
	NetFlow* RXENMCOMMAALIGN1; // INPUT
	NetFlow* RXENPCOMMAALIGN0; // INPUT
	NetFlow* RXENPCOMMAALIGN1; // INPUT
	NetFlow* RXENPMAPHASEALIGN0; // INPUT
	NetFlow* RXENPMAPHASEALIGN1; // INPUT
	NetFlow* RXENPRBSTST0; // INPUT
	NetFlow* RXENPRBSTST1; // INPUT
	NetFlow* RXEQMIX0; // INPUT
	NetFlow* RXEQMIX1; // INPUT
	NetFlow* RXN0; // INPUT
	NetFlow* RXN1; // INPUT
	NetFlow* RXP0; // INPUT
	NetFlow* RXP1; // INPUT
	NetFlow* RXPMASETPHASE0; // INPUT
	NetFlow* RXPMASETPHASE1; // INPUT
	NetFlow* RXPOLARITY0; // INPUT
	NetFlow* RXPOLARITY1; // INPUT
	NetFlow* RXPOWERDOWN0; // INPUT
	NetFlow* RXPOWERDOWN1; // INPUT
	NetFlow* RXRESET0; // INPUT
	NetFlow* RXRESET1; // INPUT
	NetFlow* RXSLIDE0; // INPUT
	NetFlow* RXSLIDE1; // INPUT
	NetFlow* RXUSRCLK0; // INPUT
	NetFlow* RXUSRCLK1; // INPUT
	NetFlow* RXUSRCLK20; // INPUT
	NetFlow* RXUSRCLK21; // INPUT
	NetFlow* TSTCLK0; // INPUT
	NetFlow* TSTCLK1; // INPUT
	NetFlow* TSTIN0; // INPUT
	NetFlow* TSTIN1; // INPUT
	NetFlow* TXBUFDIFFCTRL0; // INPUT
	NetFlow* TXBUFDIFFCTRL1; // INPUT
	NetFlow* TXBYPASS8B10B0; // INPUT
	NetFlow* TXBYPASS8B10B1; // INPUT
	NetFlow* TXCHARDISPMODE0; // INPUT
	NetFlow* TXCHARDISPMODE1; // INPUT
	NetFlow* TXCHARDISPVAL0; // INPUT
	NetFlow* TXCHARDISPVAL1; // INPUT
	NetFlow* TXCHARISK0; // INPUT
	NetFlow* TXCHARISK1; // INPUT
	NetFlow* TXCOMSTART0; // INPUT
	NetFlow* TXCOMSTART1; // INPUT
	NetFlow* TXCOMTYPE0; // INPUT
	NetFlow* TXCOMTYPE1; // INPUT
	NetFlow* TXDATA0; // INPUT
	NetFlow* TXDATA1; // INPUT
	NetFlow* TXDATAWIDTH0; // INPUT
	NetFlow* TXDATAWIDTH1; // INPUT
	NetFlow* TXDETECTRX0; // INPUT
	NetFlow* TXDETECTRX1; // INPUT
	NetFlow* TXDIFFCTRL0; // INPUT
	NetFlow* TXDIFFCTRL1; // INPUT
	NetFlow* TXELECIDLE0; // INPUT
	NetFlow* TXELECIDLE1; // INPUT
	NetFlow* TXENC8B10BUSE0; // INPUT
	NetFlow* TXENC8B10BUSE1; // INPUT
	NetFlow* TXENPMAPHASEALIGN0; // INPUT
	NetFlow* TXENPMAPHASEALIGN1; // INPUT
	NetFlow* TXENPRBSTST0; // INPUT
	NetFlow* TXENPRBSTST1; // INPUT
	NetFlow* TXINHIBIT0; // INPUT
	NetFlow* TXINHIBIT1; // INPUT
	NetFlow* TXPDOWNASYNCH0; // INPUT
	NetFlow* TXPDOWNASYNCH1; // INPUT
	NetFlow* TXPMASETPHASE0; // INPUT
	NetFlow* TXPMASETPHASE1; // INPUT
	NetFlow* TXPOLARITY0; // INPUT
	NetFlow* TXPOLARITY1; // INPUT
	NetFlow* TXPOWERDOWN0; // INPUT
	NetFlow* TXPOWERDOWN1; // INPUT
	NetFlow* TXPRBSFORCEERR0; // INPUT
	NetFlow* TXPRBSFORCEERR1; // INPUT
	NetFlow* TXPREEMPHASIS0; // INPUT
	NetFlow* TXPREEMPHASIS1; // INPUT
	NetFlow* TXRESET0; // INPUT
	NetFlow* TXRESET1; // INPUT
	NetFlow* TXUSRCLK0; // INPUT
	NetFlow* TXUSRCLK1; // INPUT
	NetFlow* TXUSRCLK20; // INPUT
	NetFlow* TXUSRCLK21; // INPUT
	NetFlow* USRCODEERR0; // INPUT
	NetFlow* USRCODEERR1; // INPUT
	
	prim_class_X_GTPA1_DUAL(
		//Verilog Parameters:
		int AC_CAP_DIS_0, // Default: "TRUE"
		int AC_CAP_DIS_1, // Default: "TRUE"
		int ALIGN_COMMA_WORD_0, // Default: 1
		int ALIGN_COMMA_WORD_1, // Default: 1
		int CB2_INH_CC_PERIOD_0, // Default: 8
		int CB2_INH_CC_PERIOD_1, // Default: 8
		int CDR_PH_ADJ_TIME_0, // Default: 5'b01010
		int CDR_PH_ADJ_TIME_1, // Default: 5'b01010
		int CHAN_BOND_1_MAX_SKEW_0, // Default: 7
		int CHAN_BOND_1_MAX_SKEW_1, // Default: 7
		int CHAN_BOND_2_MAX_SKEW_0, // Default: 1
		int CHAN_BOND_2_MAX_SKEW_1, // Default: 1
		int CHAN_BOND_KEEP_ALIGN_0, // Default: "FALSE"
		int CHAN_BOND_KEEP_ALIGN_1, // Default: "FALSE"
		int CHAN_BOND_SEQ_1_1_0, // Default: 10'b0101111100
		int CHAN_BOND_SEQ_1_1_1, // Default: 10'b0101111100
		int CHAN_BOND_SEQ_1_2_0, // Default: 10'b0001001010
		int CHAN_BOND_SEQ_1_2_1, // Default: 10'b0001001010
		int CHAN_BOND_SEQ_1_3_0, // Default: 10'b0001001010
		int CHAN_BOND_SEQ_1_3_1, // Default: 10'b0001001010
		int CHAN_BOND_SEQ_1_4_0, // Default: 10'b0110111100
		int CHAN_BOND_SEQ_1_4_1, // Default: 10'b0110111100
		int CHAN_BOND_SEQ_1_ENABLE_0, // Default: 4'b1111
		int CHAN_BOND_SEQ_1_ENABLE_1, // Default: 4'b1111
		int CHAN_BOND_SEQ_2_1_0, // Default: 10'b0110111100
		int CHAN_BOND_SEQ_2_1_1, // Default: 10'b0110111100
		int CHAN_BOND_SEQ_2_2_0, // Default: 10'b0100111100
		int CHAN_BOND_SEQ_2_2_1, // Default: 10'b0100111100
		int CHAN_BOND_SEQ_2_3_0, // Default: 10'b0100111100
		int CHAN_BOND_SEQ_2_3_1, // Default: 10'b0100111100
		int CHAN_BOND_SEQ_2_4_0, // Default: 10'b0100111100
		int CHAN_BOND_SEQ_2_4_1, // Default: 10'b0100111100
		int CHAN_BOND_SEQ_2_ENABLE_0, // Default: 4'b1111
		int CHAN_BOND_SEQ_2_ENABLE_1, // Default: 4'b1111
		int CHAN_BOND_SEQ_2_USE_0, // Default: "FALSE"
		int CHAN_BOND_SEQ_2_USE_1, // Default: "FALSE"
		int CHAN_BOND_SEQ_LEN_0, // Default: 1
		int CHAN_BOND_SEQ_LEN_1, // Default: 1
		int CLK25_DIVIDER_0, // Default: 4
		int CLK25_DIVIDER_1, // Default: 4
		int CLKINDC_B_0, // Default: "TRUE"
		int CLKINDC_B_1, // Default: "TRUE"
		int CLKRCV_TRST_0, // Default: "TRUE"
		int CLKRCV_TRST_1, // Default: "TRUE"
		int CLK_CORRECT_USE_0, // Default: "TRUE"
		int CLK_CORRECT_USE_1, // Default: "TRUE"
		int CLK_COR_ADJ_LEN_0, // Default: 1
		int CLK_COR_ADJ_LEN_1, // Default: 1
		int CLK_COR_DET_LEN_0, // Default: 1
		int CLK_COR_DET_LEN_1, // Default: 1
		int CLK_COR_INSERT_IDLE_FLAG_0, // Default: "FALSE"
		int CLK_COR_INSERT_IDLE_FLAG_1, // Default: "FALSE"
		int CLK_COR_KEEP_IDLE_0, // Default: "FALSE"
		int CLK_COR_KEEP_IDLE_1, // Default: "FALSE"
		int CLK_COR_MAX_LAT_0, // Default: 20
		int CLK_COR_MAX_LAT_1, // Default: 20
		int CLK_COR_MIN_LAT_0, // Default: 18
		int CLK_COR_MIN_LAT_1, // Default: 18
		int CLK_COR_PRECEDENCE_0, // Default: "TRUE"
		int CLK_COR_PRECEDENCE_1, // Default: "TRUE"
		int CLK_COR_REPEAT_WAIT_0, // Default: 0
		int CLK_COR_REPEAT_WAIT_1, // Default: 0
		int CLK_COR_SEQ_1_1_0, // Default: 10'b0100011100
		int CLK_COR_SEQ_1_1_1, // Default: 10'b0100011100
		int CLK_COR_SEQ_1_2_0, // Default: 10'b0000000000
		int CLK_COR_SEQ_1_2_1, // Default: 10'b0000000000
		int CLK_COR_SEQ_1_3_0, // Default: 10'b0000000000
		int CLK_COR_SEQ_1_3_1, // Default: 10'b0000000000
		int CLK_COR_SEQ_1_4_0, // Default: 10'b0000000000
		int CLK_COR_SEQ_1_4_1, // Default: 10'b0000000000
		int CLK_COR_SEQ_1_ENABLE_0, // Default: 4'b1111
		int CLK_COR_SEQ_1_ENABLE_1, // Default: 4'b1111
		int CLK_COR_SEQ_2_1_0, // Default: 10'b0000000000
		int CLK_COR_SEQ_2_1_1, // Default: 10'b0000000000
		int CLK_COR_SEQ_2_2_0, // Default: 10'b0000000000
		int CLK_COR_SEQ_2_2_1, // Default: 10'b0000000000
		int CLK_COR_SEQ_2_3_0, // Default: 10'b0000000000
		int CLK_COR_SEQ_2_3_1, // Default: 10'b0000000000
		int CLK_COR_SEQ_2_4_0, // Default: 10'b0000000000
		int CLK_COR_SEQ_2_4_1, // Default: 10'b0000000000
		int CLK_COR_SEQ_2_ENABLE_0, // Default: 4'b1111
		int CLK_COR_SEQ_2_ENABLE_1, // Default: 4'b1111
		int CLK_COR_SEQ_2_USE_0, // Default: "FALSE"
		int CLK_COR_SEQ_2_USE_1, // Default: "FALSE"
		int CLK_OUT_GTP_SEL_0, // Default: "REFCLKPLL0"
		int CLK_OUT_GTP_SEL_1, // Default: "REFCLKPLL1"
		int CM_TRIM_0, // Default: 2'b00
		int CM_TRIM_1, // Default: 2'b00
		int COMMA_10B_ENABLE_0, // Default: 10'b1111111111
		int COMMA_10B_ENABLE_1, // Default: 10'b1111111111
		int COM_BURST_VAL_0, // Default: 4'b1111
		int COM_BURST_VAL_1, // Default: 4'b1111
		int DEC_MCOMMA_DETECT_0, // Default: "TRUE"
		int DEC_MCOMMA_DETECT_1, // Default: "TRUE"
		int DEC_PCOMMA_DETECT_0, // Default: "TRUE"
		int DEC_PCOMMA_DETECT_1, // Default: "TRUE"
		int DEC_VALID_COMMA_ONLY_0, // Default: "TRUE"
		int DEC_VALID_COMMA_ONLY_1, // Default: "TRUE"
		int GTP_CFG_PWRUP_0, // Default: "TRUE"
		int GTP_CFG_PWRUP_1, // Default: "TRUE"
		int MCOMMA_10B_VALUE_0, // Default: 10'b1010000011
		int MCOMMA_10B_VALUE_1, // Default: 10'b1010000011
		int MCOMMA_DETECT_0, // Default: "TRUE"
		int MCOMMA_DETECT_1, // Default: "TRUE"
		int OOBDETECT_THRESHOLD_0, // Default: 3'b110
		int OOBDETECT_THRESHOLD_1, // Default: 3'b110
		int OOB_CLK_DIVIDER_0, // Default: 4
		int OOB_CLK_DIVIDER_1, // Default: 4
		int PCI_EXPRESS_MODE_0, // Default: "FALSE"
		int PCI_EXPRESS_MODE_1, // Default: "FALSE"
		int PCOMMA_10B_VALUE_0, // Default: 10'b0101111100
		int PCOMMA_10B_VALUE_1, // Default: 10'b0101111100
		int PCOMMA_DETECT_0, // Default: "TRUE"
		int PCOMMA_DETECT_1, // Default: "TRUE"
		int PLLLKDET_CFG_0, // Default: 3'b101
		int PLLLKDET_CFG_1, // Default: 3'b101
		int PLL_COM_CFG_0, // Default: 24'h21680A
		int PLL_COM_CFG_1, // Default: 24'h21680A
		int PLL_CP_CFG_0, // Default: 8'h00
		int PLL_CP_CFG_1, // Default: 8'h00
		int PLL_DIVSEL_FB_0, // Default: 5
		int PLL_DIVSEL_FB_1, // Default: 5
		int PLL_DIVSEL_REF_0, // Default: 2
		int PLL_DIVSEL_REF_1, // Default: 2
		int PLL_RXDIVSEL_OUT_0, // Default: 1
		int PLL_RXDIVSEL_OUT_1, // Default: 1
		int PLL_SATA_0, // Default: "FALSE"
		int PLL_SATA_1, // Default: "FALSE"
		int PLL_SOURCE_0, // Default: "PLL0"
		int PLL_SOURCE_1, // Default: "PLL0"
		int PLL_TXDIVSEL_OUT_0, // Default: 1
		int PLL_TXDIVSEL_OUT_1, // Default: 1
		int PMA_CDR_SCAN_0, // Default: 27'h6404040
		int PMA_CDR_SCAN_1, // Default: 27'h6404040
		int PMA_COM_CFG_EAST, // Default: 36'h000008000
		int PMA_COM_CFG_WEST, // Default: 36'h00000A000
		int PMA_RXSYNC_CFG_0, // Default: 7'h00
		int PMA_RXSYNC_CFG_1, // Default: 7'h00
		int PMA_RX_CFG_0, // Default: 25'h05CE048
		int PMA_RX_CFG_1, // Default: 25'h05CE048
		int PMA_TX_CFG_0, // Default: 20'h00082
		int PMA_TX_CFG_1, // Default: 20'h00082
		int RCV_TERM_GND_0, // Default: "FALSE"
		int RCV_TERM_GND_1, // Default: "FALSE"
		int RCV_TERM_VTTRX_0, // Default: "TRUE"
		int RCV_TERM_VTTRX_1, // Default: "TRUE"
		int RXEQ_CFG_0, // Default: 8'b01111011
		int RXEQ_CFG_1, // Default: 8'b01111011
		int RXPRBSERR_LOOPBACK_0, // Default: 1'b0
		int RXPRBSERR_LOOPBACK_1, // Default: 1'b0
		int RX_BUFFER_USE_0, // Default: "TRUE"
		int RX_BUFFER_USE_1, // Default: "TRUE"
		int RX_DECODE_SEQ_MATCH_0, // Default: "TRUE"
		int RX_DECODE_SEQ_MATCH_1, // Default: "TRUE"
		int RX_EN_IDLE_HOLD_CDR_0, // Default: "FALSE"
		int RX_EN_IDLE_HOLD_CDR_1, // Default: "FALSE"
		int RX_EN_IDLE_RESET_BUF_0, // Default: "TRUE"
		int RX_EN_IDLE_RESET_BUF_1, // Default: "TRUE"
		int RX_EN_IDLE_RESET_FR_0, // Default: "TRUE"
		int RX_EN_IDLE_RESET_FR_1, // Default: "TRUE"
		int RX_EN_IDLE_RESET_PH_0, // Default: "TRUE"
		int RX_EN_IDLE_RESET_PH_1, // Default: "TRUE"
		int RX_EN_MODE_RESET_BUF_0, // Default: "TRUE"
		int RX_EN_MODE_RESET_BUF_1, // Default: "TRUE"
		int RX_IDLE_HI_CNT_0, // Default: 4'b1000
		int RX_IDLE_HI_CNT_1, // Default: 4'b1000
		int RX_IDLE_LO_CNT_0, // Default: 4'b0000
		int RX_IDLE_LO_CNT_1, // Default: 4'b0000
		int RX_LOSS_OF_SYNC_FSM_0, // Default: "FALSE"
		int RX_LOSS_OF_SYNC_FSM_1, // Default: "FALSE"
		int RX_LOS_INVALID_INCR_0, // Default: 1
		int RX_LOS_INVALID_INCR_1, // Default: 1
		int RX_LOS_THRESHOLD_0, // Default: 4
		int RX_LOS_THRESHOLD_1, // Default: 4
		int RX_SLIDE_MODE_0, // Default: "PCS"
		int RX_SLIDE_MODE_1, // Default: "PCS"
		int RX_STATUS_FMT_0, // Default: "PCIE"
		int RX_STATUS_FMT_1, // Default: "PCIE"
		int RX_XCLK_SEL_0, // Default: "RXREC"
		int RX_XCLK_SEL_1, // Default: "RXREC"
		int SATA_BURST_VAL_0, // Default: 3'b100
		int SATA_BURST_VAL_1, // Default: 3'b100
		int SATA_IDLE_VAL_0, // Default: 3'b011
		int SATA_IDLE_VAL_1, // Default: 3'b011
		int SATA_MAX_BURST_0, // Default: 7
		int SATA_MAX_BURST_1, // Default: 7
		int SATA_MAX_INIT_0, // Default: 22
		int SATA_MAX_INIT_1, // Default: 22
		int SATA_MAX_WAKE_0, // Default: 7
		int SATA_MAX_WAKE_1, // Default: 7
		int SATA_MIN_BURST_0, // Default: 4
		int SATA_MIN_BURST_1, // Default: 4
		int SATA_MIN_INIT_0, // Default: 12
		int SATA_MIN_INIT_1, // Default: 12
		int SATA_MIN_WAKE_0, // Default: 4
		int SATA_MIN_WAKE_1, // Default: 4
		int SIM_GTPRESET_SPEEDUP, // Default: 1
		int SIM_RECEIVER_DETECT_PASS, // Default: "TRUE"
		int SIM_REFCLK0_SOURCE, // Default: 3'b000
		int SIM_REFCLK1_SOURCE, // Default: 3'b000
		int SIM_TX_ELEC_IDLE_LEVEL, // Default: "X"
		int SIM_VERSION, // Default: "2.0"
		int TERMINATION_CTRL_0, // Default: 5'b10100
		int TERMINATION_CTRL_1, // Default: 5'b10100
		int TERMINATION_OVRD_0, // Default: "FALSE"
		int TERMINATION_OVRD_1, // Default: "FALSE"
		int TRANS_TIME_FROM_P2_0, // Default: 12'h03C
		int TRANS_TIME_FROM_P2_1, // Default: 12'h03C
		int TRANS_TIME_NON_P2_0, // Default: 8'h19
		int TRANS_TIME_NON_P2_1, // Default: 8'h19
		int TRANS_TIME_TO_P2_0, // Default: 10'h064
		int TRANS_TIME_TO_P2_1, // Default: 10'h064
		int TST_ATTR_0, // Default: 32'h00000000
		int TST_ATTR_1, // Default: 32'h00000000
		int TXRX_INVERT_0, // Default: 3'b011
		int TXRX_INVERT_1, // Default: 3'b011
		int TX_BUFFER_USE_0, // Default: "FALSE"
		int TX_BUFFER_USE_1, // Default: "FALSE"
		int TX_DETECT_RX_CFG_0, // Default: 14'h1832
		int TX_DETECT_RX_CFG_1, // Default: 14'h1832
		int TX_IDLE_DELAY_0, // Default: 3'b011
		int TX_IDLE_DELAY_1, // Default: 3'b011
		int TX_TDCC_CFG_0, // Default: 2'b00
		int TX_TDCC_CFG_1, // Default: 2'b00
		int TX_XCLK_SEL_0, // Default: "TXUSR"
		int TX_XCLK_SEL_1, // Default: "TXUSR"
		int LOC, // Default: "UNPLACED"
		//Verilog Ports in definition order:
		NetFlow* DRDY, // OUTPUT
		NetFlow* DRPDO, // OUTPUT
		NetFlow* GTPCLKFBEAST, // OUTPUT
		NetFlow* GTPCLKFBWEST, // OUTPUT
		NetFlow* GTPCLKOUT0, // OUTPUT
		NetFlow* GTPCLKOUT1, // OUTPUT
		NetFlow* PHYSTATUS0, // OUTPUT
		NetFlow* PHYSTATUS1, // OUTPUT
		NetFlow* PLLLKDET0, // OUTPUT
		NetFlow* PLLLKDET1, // OUTPUT
		NetFlow* RCALOUTEAST, // OUTPUT
		NetFlow* RCALOUTWEST, // OUTPUT
		NetFlow* REFCLKOUT0, // OUTPUT
		NetFlow* REFCLKOUT1, // OUTPUT
		NetFlow* REFCLKPLL0, // OUTPUT
		NetFlow* REFCLKPLL1, // OUTPUT
		NetFlow* RESETDONE0, // OUTPUT
		NetFlow* RESETDONE1, // OUTPUT
		NetFlow* RXBUFSTATUS0, // OUTPUT
		NetFlow* RXBUFSTATUS1, // OUTPUT
		NetFlow* RXBYTEISALIGNED0, // OUTPUT
		NetFlow* RXBYTEISALIGNED1, // OUTPUT
		NetFlow* RXBYTEREALIGN0, // OUTPUT
		NetFlow* RXBYTEREALIGN1, // OUTPUT
		NetFlow* RXCHANBONDSEQ0, // OUTPUT
		NetFlow* RXCHANBONDSEQ1, // OUTPUT
		NetFlow* RXCHANISALIGNED0, // OUTPUT
		NetFlow* RXCHANISALIGNED1, // OUTPUT
		NetFlow* RXCHANREALIGN0, // OUTPUT
		NetFlow* RXCHANREALIGN1, // OUTPUT
		NetFlow* RXCHARISCOMMA0, // OUTPUT
		NetFlow* RXCHARISCOMMA1, // OUTPUT
		NetFlow* RXCHARISK0, // OUTPUT
		NetFlow* RXCHARISK1, // OUTPUT
		NetFlow* RXCHBONDO, // OUTPUT
		NetFlow* RXCLKCORCNT0, // OUTPUT
		NetFlow* RXCLKCORCNT1, // OUTPUT
		NetFlow* RXCOMMADET0, // OUTPUT
		NetFlow* RXCOMMADET1, // OUTPUT
		NetFlow* RXDATA0, // OUTPUT
		NetFlow* RXDATA1, // OUTPUT
		NetFlow* RXDISPERR0, // OUTPUT
		NetFlow* RXDISPERR1, // OUTPUT
		NetFlow* RXELECIDLE0, // OUTPUT
		NetFlow* RXELECIDLE1, // OUTPUT
		NetFlow* RXLOSSOFSYNC0, // OUTPUT
		NetFlow* RXLOSSOFSYNC1, // OUTPUT
		NetFlow* RXNOTINTABLE0, // OUTPUT
		NetFlow* RXNOTINTABLE1, // OUTPUT
		NetFlow* RXPRBSERR0, // OUTPUT
		NetFlow* RXPRBSERR1, // OUTPUT
		NetFlow* RXRECCLK0, // OUTPUT
		NetFlow* RXRECCLK1, // OUTPUT
		NetFlow* RXRUNDISP0, // OUTPUT
		NetFlow* RXRUNDISP1, // OUTPUT
		NetFlow* RXSTATUS0, // OUTPUT
		NetFlow* RXSTATUS1, // OUTPUT
		NetFlow* RXVALID0, // OUTPUT
		NetFlow* RXVALID1, // OUTPUT
		NetFlow* TSTOUT0, // OUTPUT
		NetFlow* TSTOUT1, // OUTPUT
		NetFlow* TXBUFSTATUS0, // OUTPUT
		NetFlow* TXBUFSTATUS1, // OUTPUT
		NetFlow* TXKERR0, // OUTPUT
		NetFlow* TXKERR1, // OUTPUT
		NetFlow* TXN0, // OUTPUT
		NetFlow* TXN1, // OUTPUT
		NetFlow* TXOUTCLK0, // OUTPUT
		NetFlow* TXOUTCLK1, // OUTPUT
		NetFlow* TXP0, // OUTPUT
		NetFlow* TXP1, // OUTPUT
		NetFlow* TXRUNDISP0, // OUTPUT
		NetFlow* TXRUNDISP1, // OUTPUT
		NetFlow* CLK00, // INPUT
		NetFlow* CLK01, // INPUT
		NetFlow* CLK10, // INPUT
		NetFlow* CLK11, // INPUT
		NetFlow* CLKINEAST0, // INPUT
		NetFlow* CLKINEAST1, // INPUT
		NetFlow* CLKINWEST0, // INPUT
		NetFlow* CLKINWEST1, // INPUT
		NetFlow* DADDR, // INPUT
		NetFlow* DCLK, // INPUT
		NetFlow* DEN, // INPUT
		NetFlow* DI, // INPUT
		NetFlow* DWE, // INPUT
		NetFlow* GATERXELECIDLE0, // INPUT
		NetFlow* GATERXELECIDLE1, // INPUT
		NetFlow* GCLK00, // INPUT
		NetFlow* GCLK01, // INPUT
		NetFlow* GCLK10, // INPUT
		NetFlow* GCLK11, // INPUT
		NetFlow* GTPCLKFBSEL0EAST, // INPUT
		NetFlow* GTPCLKFBSEL0WEST, // INPUT
		NetFlow* GTPCLKFBSEL1EAST, // INPUT
		NetFlow* GTPCLKFBSEL1WEST, // INPUT
		NetFlow* GTPRESET0, // INPUT
		NetFlow* GTPRESET1, // INPUT
		NetFlow* GTPTEST0, // INPUT
		NetFlow* GTPTEST1, // INPUT
		NetFlow* IGNORESIGDET0, // INPUT
		NetFlow* IGNORESIGDET1, // INPUT
		NetFlow* INTDATAWIDTH0, // INPUT
		NetFlow* INTDATAWIDTH1, // INPUT
		NetFlow* LOOPBACK0, // INPUT
		NetFlow* LOOPBACK1, // INPUT
		NetFlow* PLLCLK00, // INPUT
		NetFlow* PLLCLK01, // INPUT
		NetFlow* PLLCLK10, // INPUT
		NetFlow* PLLCLK11, // INPUT
		NetFlow* PLLLKDETEN0, // INPUT
		NetFlow* PLLLKDETEN1, // INPUT
		NetFlow* PLLPOWERDOWN0, // INPUT
		NetFlow* PLLPOWERDOWN1, // INPUT
		NetFlow* PRBSCNTRESET0, // INPUT
		NetFlow* PRBSCNTRESET1, // INPUT
		NetFlow* RCALINEAST, // INPUT
		NetFlow* RCALINWEST, // INPUT
		NetFlow* REFCLKPWRDNB0, // INPUT
		NetFlow* REFCLKPWRDNB1, // INPUT
		NetFlow* REFSELDYPLL0, // INPUT
		NetFlow* REFSELDYPLL1, // INPUT
		NetFlow* RXBUFRESET0, // INPUT
		NetFlow* RXBUFRESET1, // INPUT
		NetFlow* RXCDRRESET0, // INPUT
		NetFlow* RXCDRRESET1, // INPUT
		NetFlow* RXCHBONDI, // INPUT
		NetFlow* RXCHBONDMASTER0, // INPUT
		NetFlow* RXCHBONDMASTER1, // INPUT
		NetFlow* RXCHBONDSLAVE0, // INPUT
		NetFlow* RXCHBONDSLAVE1, // INPUT
		NetFlow* RXCOMMADETUSE0, // INPUT
		NetFlow* RXCOMMADETUSE1, // INPUT
		NetFlow* RXDATAWIDTH0, // INPUT
		NetFlow* RXDATAWIDTH1, // INPUT
		NetFlow* RXDEC8B10BUSE0, // INPUT
		NetFlow* RXDEC8B10BUSE1, // INPUT
		NetFlow* RXENCHANSYNC0, // INPUT
		NetFlow* RXENCHANSYNC1, // INPUT
		NetFlow* RXENMCOMMAALIGN0, // INPUT
		NetFlow* RXENMCOMMAALIGN1, // INPUT
		NetFlow* RXENPCOMMAALIGN0, // INPUT
		NetFlow* RXENPCOMMAALIGN1, // INPUT
		NetFlow* RXENPMAPHASEALIGN0, // INPUT
		NetFlow* RXENPMAPHASEALIGN1, // INPUT
		NetFlow* RXENPRBSTST0, // INPUT
		NetFlow* RXENPRBSTST1, // INPUT
		NetFlow* RXEQMIX0, // INPUT
		NetFlow* RXEQMIX1, // INPUT
		NetFlow* RXN0, // INPUT
		NetFlow* RXN1, // INPUT
		NetFlow* RXP0, // INPUT
		NetFlow* RXP1, // INPUT
		NetFlow* RXPMASETPHASE0, // INPUT
		NetFlow* RXPMASETPHASE1, // INPUT
		NetFlow* RXPOLARITY0, // INPUT
		NetFlow* RXPOLARITY1, // INPUT
		NetFlow* RXPOWERDOWN0, // INPUT
		NetFlow* RXPOWERDOWN1, // INPUT
		NetFlow* RXRESET0, // INPUT
		NetFlow* RXRESET1, // INPUT
		NetFlow* RXSLIDE0, // INPUT
		NetFlow* RXSLIDE1, // INPUT
		NetFlow* RXUSRCLK0, // INPUT
		NetFlow* RXUSRCLK1, // INPUT
		NetFlow* RXUSRCLK20, // INPUT
		NetFlow* RXUSRCLK21, // INPUT
		NetFlow* TSTCLK0, // INPUT
		NetFlow* TSTCLK1, // INPUT
		NetFlow* TSTIN0, // INPUT
		NetFlow* TSTIN1, // INPUT
		NetFlow* TXBUFDIFFCTRL0, // INPUT
		NetFlow* TXBUFDIFFCTRL1, // INPUT
		NetFlow* TXBYPASS8B10B0, // INPUT
		NetFlow* TXBYPASS8B10B1, // INPUT
		NetFlow* TXCHARDISPMODE0, // INPUT
		NetFlow* TXCHARDISPMODE1, // INPUT
		NetFlow* TXCHARDISPVAL0, // INPUT
		NetFlow* TXCHARDISPVAL1, // INPUT
		NetFlow* TXCHARISK0, // INPUT
		NetFlow* TXCHARISK1, // INPUT
		NetFlow* TXCOMSTART0, // INPUT
		NetFlow* TXCOMSTART1, // INPUT
		NetFlow* TXCOMTYPE0, // INPUT
		NetFlow* TXCOMTYPE1, // INPUT
		NetFlow* TXDATA0, // INPUT
		NetFlow* TXDATA1, // INPUT
		NetFlow* TXDATAWIDTH0, // INPUT
		NetFlow* TXDATAWIDTH1, // INPUT
		NetFlow* TXDETECTRX0, // INPUT
		NetFlow* TXDETECTRX1, // INPUT
		NetFlow* TXDIFFCTRL0, // INPUT
		NetFlow* TXDIFFCTRL1, // INPUT
		NetFlow* TXELECIDLE0, // INPUT
		NetFlow* TXELECIDLE1, // INPUT
		NetFlow* TXENC8B10BUSE0, // INPUT
		NetFlow* TXENC8B10BUSE1, // INPUT
		NetFlow* TXENPMAPHASEALIGN0, // INPUT
		NetFlow* TXENPMAPHASEALIGN1, // INPUT
		NetFlow* TXENPRBSTST0, // INPUT
		NetFlow* TXENPRBSTST1, // INPUT
		NetFlow* TXINHIBIT0, // INPUT
		NetFlow* TXINHIBIT1, // INPUT
		NetFlow* TXPDOWNASYNCH0, // INPUT
		NetFlow* TXPDOWNASYNCH1, // INPUT
		NetFlow* TXPMASETPHASE0, // INPUT
		NetFlow* TXPMASETPHASE1, // INPUT
		NetFlow* TXPOLARITY0, // INPUT
		NetFlow* TXPOLARITY1, // INPUT
		NetFlow* TXPOWERDOWN0, // INPUT
		NetFlow* TXPOWERDOWN1, // INPUT
		NetFlow* TXPRBSFORCEERR0, // INPUT
		NetFlow* TXPRBSFORCEERR1, // INPUT
		NetFlow* TXPREEMPHASIS0, // INPUT
		NetFlow* TXPREEMPHASIS1, // INPUT
		NetFlow* TXRESET0, // INPUT
		NetFlow* TXRESET1, // INPUT
		NetFlow* TXUSRCLK0, // INPUT
		NetFlow* TXUSRCLK1, // INPUT
		NetFlow* TXUSRCLK20, // INPUT
		NetFlow* TXUSRCLK21, // INPUT
		NetFlow* USRCODEERR0, // INPUT
		NetFlow* USRCODEERR1 // INPUT
		){
	
	// Assign parameters and ports: 
	//Verilog Parameters:
		this->AC_CAP_DIS_0 = AC_CAP_DIS_0; // Default: "TRUE"
		this->AC_CAP_DIS_1 = AC_CAP_DIS_1; // Default: "TRUE"
		this->ALIGN_COMMA_WORD_0 = ALIGN_COMMA_WORD_0; // Default: 1
		this->ALIGN_COMMA_WORD_1 = ALIGN_COMMA_WORD_1; // Default: 1
		this->CB2_INH_CC_PERIOD_0 = CB2_INH_CC_PERIOD_0; // Default: 8
		this->CB2_INH_CC_PERIOD_1 = CB2_INH_CC_PERIOD_1; // Default: 8
		this->CDR_PH_ADJ_TIME_0 = CDR_PH_ADJ_TIME_0; // Default: 5'b01010
		this->CDR_PH_ADJ_TIME_1 = CDR_PH_ADJ_TIME_1; // Default: 5'b01010
		this->CHAN_BOND_1_MAX_SKEW_0 = CHAN_BOND_1_MAX_SKEW_0; // Default: 7
		this->CHAN_BOND_1_MAX_SKEW_1 = CHAN_BOND_1_MAX_SKEW_1; // Default: 7
		this->CHAN_BOND_2_MAX_SKEW_0 = CHAN_BOND_2_MAX_SKEW_0; // Default: 1
		this->CHAN_BOND_2_MAX_SKEW_1 = CHAN_BOND_2_MAX_SKEW_1; // Default: 1
		this->CHAN_BOND_KEEP_ALIGN_0 = CHAN_BOND_KEEP_ALIGN_0; // Default: "FALSE"
		this->CHAN_BOND_KEEP_ALIGN_1 = CHAN_BOND_KEEP_ALIGN_1; // Default: "FALSE"
		this->CHAN_BOND_SEQ_1_1_0 = CHAN_BOND_SEQ_1_1_0; // Default: 10'b0101111100
		this->CHAN_BOND_SEQ_1_1_1 = CHAN_BOND_SEQ_1_1_1; // Default: 10'b0101111100
		this->CHAN_BOND_SEQ_1_2_0 = CHAN_BOND_SEQ_1_2_0; // Default: 10'b0001001010
		this->CHAN_BOND_SEQ_1_2_1 = CHAN_BOND_SEQ_1_2_1; // Default: 10'b0001001010
		this->CHAN_BOND_SEQ_1_3_0 = CHAN_BOND_SEQ_1_3_0; // Default: 10'b0001001010
		this->CHAN_BOND_SEQ_1_3_1 = CHAN_BOND_SEQ_1_3_1; // Default: 10'b0001001010
		this->CHAN_BOND_SEQ_1_4_0 = CHAN_BOND_SEQ_1_4_0; // Default: 10'b0110111100
		this->CHAN_BOND_SEQ_1_4_1 = CHAN_BOND_SEQ_1_4_1; // Default: 10'b0110111100
		this->CHAN_BOND_SEQ_1_ENABLE_0 = CHAN_BOND_SEQ_1_ENABLE_0; // Default: 4'b1111
		this->CHAN_BOND_SEQ_1_ENABLE_1 = CHAN_BOND_SEQ_1_ENABLE_1; // Default: 4'b1111
		this->CHAN_BOND_SEQ_2_1_0 = CHAN_BOND_SEQ_2_1_0; // Default: 10'b0110111100
		this->CHAN_BOND_SEQ_2_1_1 = CHAN_BOND_SEQ_2_1_1; // Default: 10'b0110111100
		this->CHAN_BOND_SEQ_2_2_0 = CHAN_BOND_SEQ_2_2_0; // Default: 10'b0100111100
		this->CHAN_BOND_SEQ_2_2_1 = CHAN_BOND_SEQ_2_2_1; // Default: 10'b0100111100
		this->CHAN_BOND_SEQ_2_3_0 = CHAN_BOND_SEQ_2_3_0; // Default: 10'b0100111100
		this->CHAN_BOND_SEQ_2_3_1 = CHAN_BOND_SEQ_2_3_1; // Default: 10'b0100111100
		this->CHAN_BOND_SEQ_2_4_0 = CHAN_BOND_SEQ_2_4_0; // Default: 10'b0100111100
		this->CHAN_BOND_SEQ_2_4_1 = CHAN_BOND_SEQ_2_4_1; // Default: 10'b0100111100
		this->CHAN_BOND_SEQ_2_ENABLE_0 = CHAN_BOND_SEQ_2_ENABLE_0; // Default: 4'b1111
		this->CHAN_BOND_SEQ_2_ENABLE_1 = CHAN_BOND_SEQ_2_ENABLE_1; // Default: 4'b1111
		this->CHAN_BOND_SEQ_2_USE_0 = CHAN_BOND_SEQ_2_USE_0; // Default: "FALSE"
		this->CHAN_BOND_SEQ_2_USE_1 = CHAN_BOND_SEQ_2_USE_1; // Default: "FALSE"
		this->CHAN_BOND_SEQ_LEN_0 = CHAN_BOND_SEQ_LEN_0; // Default: 1
		this->CHAN_BOND_SEQ_LEN_1 = CHAN_BOND_SEQ_LEN_1; // Default: 1
		this->CLK25_DIVIDER_0 = CLK25_DIVIDER_0; // Default: 4
		this->CLK25_DIVIDER_1 = CLK25_DIVIDER_1; // Default: 4
		this->CLKINDC_B_0 = CLKINDC_B_0; // Default: "TRUE"
		this->CLKINDC_B_1 = CLKINDC_B_1; // Default: "TRUE"
		this->CLKRCV_TRST_0 = CLKRCV_TRST_0; // Default: "TRUE"
		this->CLKRCV_TRST_1 = CLKRCV_TRST_1; // Default: "TRUE"
		this->CLK_CORRECT_USE_0 = CLK_CORRECT_USE_0; // Default: "TRUE"
		this->CLK_CORRECT_USE_1 = CLK_CORRECT_USE_1; // Default: "TRUE"
		this->CLK_COR_ADJ_LEN_0 = CLK_COR_ADJ_LEN_0; // Default: 1
		this->CLK_COR_ADJ_LEN_1 = CLK_COR_ADJ_LEN_1; // Default: 1
		this->CLK_COR_DET_LEN_0 = CLK_COR_DET_LEN_0; // Default: 1
		this->CLK_COR_DET_LEN_1 = CLK_COR_DET_LEN_1; // Default: 1
		this->CLK_COR_INSERT_IDLE_FLAG_0 = CLK_COR_INSERT_IDLE_FLAG_0; // Default: "FALSE"
		this->CLK_COR_INSERT_IDLE_FLAG_1 = CLK_COR_INSERT_IDLE_FLAG_1; // Default: "FALSE"
		this->CLK_COR_KEEP_IDLE_0 = CLK_COR_KEEP_IDLE_0; // Default: "FALSE"
		this->CLK_COR_KEEP_IDLE_1 = CLK_COR_KEEP_IDLE_1; // Default: "FALSE"
		this->CLK_COR_MAX_LAT_0 = CLK_COR_MAX_LAT_0; // Default: 20
		this->CLK_COR_MAX_LAT_1 = CLK_COR_MAX_LAT_1; // Default: 20
		this->CLK_COR_MIN_LAT_0 = CLK_COR_MIN_LAT_0; // Default: 18
		this->CLK_COR_MIN_LAT_1 = CLK_COR_MIN_LAT_1; // Default: 18
		this->CLK_COR_PRECEDENCE_0 = CLK_COR_PRECEDENCE_0; // Default: "TRUE"
		this->CLK_COR_PRECEDENCE_1 = CLK_COR_PRECEDENCE_1; // Default: "TRUE"
		this->CLK_COR_REPEAT_WAIT_0 = CLK_COR_REPEAT_WAIT_0; // Default: 0
		this->CLK_COR_REPEAT_WAIT_1 = CLK_COR_REPEAT_WAIT_1; // Default: 0
		this->CLK_COR_SEQ_1_1_0 = CLK_COR_SEQ_1_1_0; // Default: 10'b0100011100
		this->CLK_COR_SEQ_1_1_1 = CLK_COR_SEQ_1_1_1; // Default: 10'b0100011100
		this->CLK_COR_SEQ_1_2_0 = CLK_COR_SEQ_1_2_0; // Default: 10'b0000000000
		this->CLK_COR_SEQ_1_2_1 = CLK_COR_SEQ_1_2_1; // Default: 10'b0000000000
		this->CLK_COR_SEQ_1_3_0 = CLK_COR_SEQ_1_3_0; // Default: 10'b0000000000
		this->CLK_COR_SEQ_1_3_1 = CLK_COR_SEQ_1_3_1; // Default: 10'b0000000000
		this->CLK_COR_SEQ_1_4_0 = CLK_COR_SEQ_1_4_0; // Default: 10'b0000000000
		this->CLK_COR_SEQ_1_4_1 = CLK_COR_SEQ_1_4_1; // Default: 10'b0000000000
		this->CLK_COR_SEQ_1_ENABLE_0 = CLK_COR_SEQ_1_ENABLE_0; // Default: 4'b1111
		this->CLK_COR_SEQ_1_ENABLE_1 = CLK_COR_SEQ_1_ENABLE_1; // Default: 4'b1111
		this->CLK_COR_SEQ_2_1_0 = CLK_COR_SEQ_2_1_0; // Default: 10'b0000000000
		this->CLK_COR_SEQ_2_1_1 = CLK_COR_SEQ_2_1_1; // Default: 10'b0000000000
		this->CLK_COR_SEQ_2_2_0 = CLK_COR_SEQ_2_2_0; // Default: 10'b0000000000
		this->CLK_COR_SEQ_2_2_1 = CLK_COR_SEQ_2_2_1; // Default: 10'b0000000000
		this->CLK_COR_SEQ_2_3_0 = CLK_COR_SEQ_2_3_0; // Default: 10'b0000000000
		this->CLK_COR_SEQ_2_3_1 = CLK_COR_SEQ_2_3_1; // Default: 10'b0000000000
		this->CLK_COR_SEQ_2_4_0 = CLK_COR_SEQ_2_4_0; // Default: 10'b0000000000
		this->CLK_COR_SEQ_2_4_1 = CLK_COR_SEQ_2_4_1; // Default: 10'b0000000000
		this->CLK_COR_SEQ_2_ENABLE_0 = CLK_COR_SEQ_2_ENABLE_0; // Default: 4'b1111
		this->CLK_COR_SEQ_2_ENABLE_1 = CLK_COR_SEQ_2_ENABLE_1; // Default: 4'b1111
		this->CLK_COR_SEQ_2_USE_0 = CLK_COR_SEQ_2_USE_0; // Default: "FALSE"
		this->CLK_COR_SEQ_2_USE_1 = CLK_COR_SEQ_2_USE_1; // Default: "FALSE"
		this->CLK_OUT_GTP_SEL_0 = CLK_OUT_GTP_SEL_0; // Default: "REFCLKPLL0"
		this->CLK_OUT_GTP_SEL_1 = CLK_OUT_GTP_SEL_1; // Default: "REFCLKPLL1"
		this->CM_TRIM_0 = CM_TRIM_0; // Default: 2'b00
		this->CM_TRIM_1 = CM_TRIM_1; // Default: 2'b00
		this->COMMA_10B_ENABLE_0 = COMMA_10B_ENABLE_0; // Default: 10'b1111111111
		this->COMMA_10B_ENABLE_1 = COMMA_10B_ENABLE_1; // Default: 10'b1111111111
		this->COM_BURST_VAL_0 = COM_BURST_VAL_0; // Default: 4'b1111
		this->COM_BURST_VAL_1 = COM_BURST_VAL_1; // Default: 4'b1111
		this->DEC_MCOMMA_DETECT_0 = DEC_MCOMMA_DETECT_0; // Default: "TRUE"
		this->DEC_MCOMMA_DETECT_1 = DEC_MCOMMA_DETECT_1; // Default: "TRUE"
		this->DEC_PCOMMA_DETECT_0 = DEC_PCOMMA_DETECT_0; // Default: "TRUE"
		this->DEC_PCOMMA_DETECT_1 = DEC_PCOMMA_DETECT_1; // Default: "TRUE"
		this->DEC_VALID_COMMA_ONLY_0 = DEC_VALID_COMMA_ONLY_0; // Default: "TRUE"
		this->DEC_VALID_COMMA_ONLY_1 = DEC_VALID_COMMA_ONLY_1; // Default: "TRUE"
		this->GTP_CFG_PWRUP_0 = GTP_CFG_PWRUP_0; // Default: "TRUE"
		this->GTP_CFG_PWRUP_1 = GTP_CFG_PWRUP_1; // Default: "TRUE"
		this->MCOMMA_10B_VALUE_0 = MCOMMA_10B_VALUE_0; // Default: 10'b1010000011
		this->MCOMMA_10B_VALUE_1 = MCOMMA_10B_VALUE_1; // Default: 10'b1010000011
		this->MCOMMA_DETECT_0 = MCOMMA_DETECT_0; // Default: "TRUE"
		this->MCOMMA_DETECT_1 = MCOMMA_DETECT_1; // Default: "TRUE"
		this->OOBDETECT_THRESHOLD_0 = OOBDETECT_THRESHOLD_0; // Default: 3'b110
		this->OOBDETECT_THRESHOLD_1 = OOBDETECT_THRESHOLD_1; // Default: 3'b110
		this->OOB_CLK_DIVIDER_0 = OOB_CLK_DIVIDER_0; // Default: 4
		this->OOB_CLK_DIVIDER_1 = OOB_CLK_DIVIDER_1; // Default: 4
		this->PCI_EXPRESS_MODE_0 = PCI_EXPRESS_MODE_0; // Default: "FALSE"
		this->PCI_EXPRESS_MODE_1 = PCI_EXPRESS_MODE_1; // Default: "FALSE"
		this->PCOMMA_10B_VALUE_0 = PCOMMA_10B_VALUE_0; // Default: 10'b0101111100
		this->PCOMMA_10B_VALUE_1 = PCOMMA_10B_VALUE_1; // Default: 10'b0101111100
		this->PCOMMA_DETECT_0 = PCOMMA_DETECT_0; // Default: "TRUE"
		this->PCOMMA_DETECT_1 = PCOMMA_DETECT_1; // Default: "TRUE"
		this->PLLLKDET_CFG_0 = PLLLKDET_CFG_0; // Default: 3'b101
		this->PLLLKDET_CFG_1 = PLLLKDET_CFG_1; // Default: 3'b101
		this->PLL_COM_CFG_0 = PLL_COM_CFG_0; // Default: 24'h21680A
		this->PLL_COM_CFG_1 = PLL_COM_CFG_1; // Default: 24'h21680A
		this->PLL_CP_CFG_0 = PLL_CP_CFG_0; // Default: 8'h00
		this->PLL_CP_CFG_1 = PLL_CP_CFG_1; // Default: 8'h00
		this->PLL_DIVSEL_FB_0 = PLL_DIVSEL_FB_0; // Default: 5
		this->PLL_DIVSEL_FB_1 = PLL_DIVSEL_FB_1; // Default: 5
		this->PLL_DIVSEL_REF_0 = PLL_DIVSEL_REF_0; // Default: 2
		this->PLL_DIVSEL_REF_1 = PLL_DIVSEL_REF_1; // Default: 2
		this->PLL_RXDIVSEL_OUT_0 = PLL_RXDIVSEL_OUT_0; // Default: 1
		this->PLL_RXDIVSEL_OUT_1 = PLL_RXDIVSEL_OUT_1; // Default: 1
		this->PLL_SATA_0 = PLL_SATA_0; // Default: "FALSE"
		this->PLL_SATA_1 = PLL_SATA_1; // Default: "FALSE"
		this->PLL_SOURCE_0 = PLL_SOURCE_0; // Default: "PLL0"
		this->PLL_SOURCE_1 = PLL_SOURCE_1; // Default: "PLL0"
		this->PLL_TXDIVSEL_OUT_0 = PLL_TXDIVSEL_OUT_0; // Default: 1
		this->PLL_TXDIVSEL_OUT_1 = PLL_TXDIVSEL_OUT_1; // Default: 1
		this->PMA_CDR_SCAN_0 = PMA_CDR_SCAN_0; // Default: 27'h6404040
		this->PMA_CDR_SCAN_1 = PMA_CDR_SCAN_1; // Default: 27'h6404040
		this->PMA_COM_CFG_EAST = PMA_COM_CFG_EAST; // Default: 36'h000008000
		this->PMA_COM_CFG_WEST = PMA_COM_CFG_WEST; // Default: 36'h00000A000
		this->PMA_RXSYNC_CFG_0 = PMA_RXSYNC_CFG_0; // Default: 7'h00
		this->PMA_RXSYNC_CFG_1 = PMA_RXSYNC_CFG_1; // Default: 7'h00
		this->PMA_RX_CFG_0 = PMA_RX_CFG_0; // Default: 25'h05CE048
		this->PMA_RX_CFG_1 = PMA_RX_CFG_1; // Default: 25'h05CE048
		this->PMA_TX_CFG_0 = PMA_TX_CFG_0; // Default: 20'h00082
		this->PMA_TX_CFG_1 = PMA_TX_CFG_1; // Default: 20'h00082
		this->RCV_TERM_GND_0 = RCV_TERM_GND_0; // Default: "FALSE"
		this->RCV_TERM_GND_1 = RCV_TERM_GND_1; // Default: "FALSE"
		this->RCV_TERM_VTTRX_0 = RCV_TERM_VTTRX_0; // Default: "TRUE"
		this->RCV_TERM_VTTRX_1 = RCV_TERM_VTTRX_1; // Default: "TRUE"
		this->RXEQ_CFG_0 = RXEQ_CFG_0; // Default: 8'b01111011
		this->RXEQ_CFG_1 = RXEQ_CFG_1; // Default: 8'b01111011
		this->RXPRBSERR_LOOPBACK_0 = RXPRBSERR_LOOPBACK_0; // Default: 1'b0
		this->RXPRBSERR_LOOPBACK_1 = RXPRBSERR_LOOPBACK_1; // Default: 1'b0
		this->RX_BUFFER_USE_0 = RX_BUFFER_USE_0; // Default: "TRUE"
		this->RX_BUFFER_USE_1 = RX_BUFFER_USE_1; // Default: "TRUE"
		this->RX_DECODE_SEQ_MATCH_0 = RX_DECODE_SEQ_MATCH_0; // Default: "TRUE"
		this->RX_DECODE_SEQ_MATCH_1 = RX_DECODE_SEQ_MATCH_1; // Default: "TRUE"
		this->RX_EN_IDLE_HOLD_CDR_0 = RX_EN_IDLE_HOLD_CDR_0; // Default: "FALSE"
		this->RX_EN_IDLE_HOLD_CDR_1 = RX_EN_IDLE_HOLD_CDR_1; // Default: "FALSE"
		this->RX_EN_IDLE_RESET_BUF_0 = RX_EN_IDLE_RESET_BUF_0; // Default: "TRUE"
		this->RX_EN_IDLE_RESET_BUF_1 = RX_EN_IDLE_RESET_BUF_1; // Default: "TRUE"
		this->RX_EN_IDLE_RESET_FR_0 = RX_EN_IDLE_RESET_FR_0; // Default: "TRUE"
		this->RX_EN_IDLE_RESET_FR_1 = RX_EN_IDLE_RESET_FR_1; // Default: "TRUE"
		this->RX_EN_IDLE_RESET_PH_0 = RX_EN_IDLE_RESET_PH_0; // Default: "TRUE"
		this->RX_EN_IDLE_RESET_PH_1 = RX_EN_IDLE_RESET_PH_1; // Default: "TRUE"
		this->RX_EN_MODE_RESET_BUF_0 = RX_EN_MODE_RESET_BUF_0; // Default: "TRUE"
		this->RX_EN_MODE_RESET_BUF_1 = RX_EN_MODE_RESET_BUF_1; // Default: "TRUE"
		this->RX_IDLE_HI_CNT_0 = RX_IDLE_HI_CNT_0; // Default: 4'b1000
		this->RX_IDLE_HI_CNT_1 = RX_IDLE_HI_CNT_1; // Default: 4'b1000
		this->RX_IDLE_LO_CNT_0 = RX_IDLE_LO_CNT_0; // Default: 4'b0000
		this->RX_IDLE_LO_CNT_1 = RX_IDLE_LO_CNT_1; // Default: 4'b0000
		this->RX_LOSS_OF_SYNC_FSM_0 = RX_LOSS_OF_SYNC_FSM_0; // Default: "FALSE"
		this->RX_LOSS_OF_SYNC_FSM_1 = RX_LOSS_OF_SYNC_FSM_1; // Default: "FALSE"
		this->RX_LOS_INVALID_INCR_0 = RX_LOS_INVALID_INCR_0; // Default: 1
		this->RX_LOS_INVALID_INCR_1 = RX_LOS_INVALID_INCR_1; // Default: 1
		this->RX_LOS_THRESHOLD_0 = RX_LOS_THRESHOLD_0; // Default: 4
		this->RX_LOS_THRESHOLD_1 = RX_LOS_THRESHOLD_1; // Default: 4
		this->RX_SLIDE_MODE_0 = RX_SLIDE_MODE_0; // Default: "PCS"
		this->RX_SLIDE_MODE_1 = RX_SLIDE_MODE_1; // Default: "PCS"
		this->RX_STATUS_FMT_0 = RX_STATUS_FMT_0; // Default: "PCIE"
		this->RX_STATUS_FMT_1 = RX_STATUS_FMT_1; // Default: "PCIE"
		this->RX_XCLK_SEL_0 = RX_XCLK_SEL_0; // Default: "RXREC"
		this->RX_XCLK_SEL_1 = RX_XCLK_SEL_1; // Default: "RXREC"
		this->SATA_BURST_VAL_0 = SATA_BURST_VAL_0; // Default: 3'b100
		this->SATA_BURST_VAL_1 = SATA_BURST_VAL_1; // Default: 3'b100
		this->SATA_IDLE_VAL_0 = SATA_IDLE_VAL_0; // Default: 3'b011
		this->SATA_IDLE_VAL_1 = SATA_IDLE_VAL_1; // Default: 3'b011
		this->SATA_MAX_BURST_0 = SATA_MAX_BURST_0; // Default: 7
		this->SATA_MAX_BURST_1 = SATA_MAX_BURST_1; // Default: 7
		this->SATA_MAX_INIT_0 = SATA_MAX_INIT_0; // Default: 22
		this->SATA_MAX_INIT_1 = SATA_MAX_INIT_1; // Default: 22
		this->SATA_MAX_WAKE_0 = SATA_MAX_WAKE_0; // Default: 7
		this->SATA_MAX_WAKE_1 = SATA_MAX_WAKE_1; // Default: 7
		this->SATA_MIN_BURST_0 = SATA_MIN_BURST_0; // Default: 4
		this->SATA_MIN_BURST_1 = SATA_MIN_BURST_1; // Default: 4
		this->SATA_MIN_INIT_0 = SATA_MIN_INIT_0; // Default: 12
		this->SATA_MIN_INIT_1 = SATA_MIN_INIT_1; // Default: 12
		this->SATA_MIN_WAKE_0 = SATA_MIN_WAKE_0; // Default: 4
		this->SATA_MIN_WAKE_1 = SATA_MIN_WAKE_1; // Default: 4
		this->SIM_GTPRESET_SPEEDUP = SIM_GTPRESET_SPEEDUP; // Default: 1
		this->SIM_RECEIVER_DETECT_PASS = SIM_RECEIVER_DETECT_PASS; // Default: "TRUE"
		this->SIM_REFCLK0_SOURCE = SIM_REFCLK0_SOURCE; // Default: 3'b000
		this->SIM_REFCLK1_SOURCE = SIM_REFCLK1_SOURCE; // Default: 3'b000
		this->SIM_TX_ELEC_IDLE_LEVEL = SIM_TX_ELEC_IDLE_LEVEL; // Default: "X"
		this->SIM_VERSION = SIM_VERSION; // Default: "2.0"
		this->TERMINATION_CTRL_0 = TERMINATION_CTRL_0; // Default: 5'b10100
		this->TERMINATION_CTRL_1 = TERMINATION_CTRL_1; // Default: 5'b10100
		this->TERMINATION_OVRD_0 = TERMINATION_OVRD_0; // Default: "FALSE"
		this->TERMINATION_OVRD_1 = TERMINATION_OVRD_1; // Default: "FALSE"
		this->TRANS_TIME_FROM_P2_0 = TRANS_TIME_FROM_P2_0; // Default: 12'h03C
		this->TRANS_TIME_FROM_P2_1 = TRANS_TIME_FROM_P2_1; // Default: 12'h03C
		this->TRANS_TIME_NON_P2_0 = TRANS_TIME_NON_P2_0; // Default: 8'h19
		this->TRANS_TIME_NON_P2_1 = TRANS_TIME_NON_P2_1; // Default: 8'h19
		this->TRANS_TIME_TO_P2_0 = TRANS_TIME_TO_P2_0; // Default: 10'h064
		this->TRANS_TIME_TO_P2_1 = TRANS_TIME_TO_P2_1; // Default: 10'h064
		this->TST_ATTR_0 = TST_ATTR_0; // Default: 32'h00000000
		this->TST_ATTR_1 = TST_ATTR_1; // Default: 32'h00000000
		this->TXRX_INVERT_0 = TXRX_INVERT_0; // Default: 3'b011
		this->TXRX_INVERT_1 = TXRX_INVERT_1; // Default: 3'b011
		this->TX_BUFFER_USE_0 = TX_BUFFER_USE_0; // Default: "FALSE"
		this->TX_BUFFER_USE_1 = TX_BUFFER_USE_1; // Default: "FALSE"
		this->TX_DETECT_RX_CFG_0 = TX_DETECT_RX_CFG_0; // Default: 14'h1832
		this->TX_DETECT_RX_CFG_1 = TX_DETECT_RX_CFG_1; // Default: 14'h1832
		this->TX_IDLE_DELAY_0 = TX_IDLE_DELAY_0; // Default: 3'b011
		this->TX_IDLE_DELAY_1 = TX_IDLE_DELAY_1; // Default: 3'b011
		this->TX_TDCC_CFG_0 = TX_TDCC_CFG_0; // Default: 2'b00
		this->TX_TDCC_CFG_1 = TX_TDCC_CFG_1; // Default: 2'b00
		this->TX_XCLK_SEL_0 = TX_XCLK_SEL_0; // Default: "TXUSR"
		this->TX_XCLK_SEL_1 = TX_XCLK_SEL_1; // Default: "TXUSR"
		this->LOC = LOC; // Default: "UNPLACED"
	//Verilog Ports in definition order:
		this->DRDY = DRDY; // OUTPUT
		this->DRPDO = DRPDO; // OUTPUT
		this->GTPCLKFBEAST = GTPCLKFBEAST; // OUTPUT
		this->GTPCLKFBWEST = GTPCLKFBWEST; // OUTPUT
		this->GTPCLKOUT0 = GTPCLKOUT0; // OUTPUT
		this->GTPCLKOUT1 = GTPCLKOUT1; // OUTPUT
		this->PHYSTATUS0 = PHYSTATUS0; // OUTPUT
		this->PHYSTATUS1 = PHYSTATUS1; // OUTPUT
		this->PLLLKDET0 = PLLLKDET0; // OUTPUT
		this->PLLLKDET1 = PLLLKDET1; // OUTPUT
		this->RCALOUTEAST = RCALOUTEAST; // OUTPUT
		this->RCALOUTWEST = RCALOUTWEST; // OUTPUT
		this->REFCLKOUT0 = REFCLKOUT0; // OUTPUT
		this->REFCLKOUT1 = REFCLKOUT1; // OUTPUT
		this->REFCLKPLL0 = REFCLKPLL0; // OUTPUT
		this->REFCLKPLL1 = REFCLKPLL1; // OUTPUT
		this->RESETDONE0 = RESETDONE0; // OUTPUT
		this->RESETDONE1 = RESETDONE1; // OUTPUT
		this->RXBUFSTATUS0 = RXBUFSTATUS0; // OUTPUT
		this->RXBUFSTATUS1 = RXBUFSTATUS1; // OUTPUT
		this->RXBYTEISALIGNED0 = RXBYTEISALIGNED0; // OUTPUT
		this->RXBYTEISALIGNED1 = RXBYTEISALIGNED1; // OUTPUT
		this->RXBYTEREALIGN0 = RXBYTEREALIGN0; // OUTPUT
		this->RXBYTEREALIGN1 = RXBYTEREALIGN1; // OUTPUT
		this->RXCHANBONDSEQ0 = RXCHANBONDSEQ0; // OUTPUT
		this->RXCHANBONDSEQ1 = RXCHANBONDSEQ1; // OUTPUT
		this->RXCHANISALIGNED0 = RXCHANISALIGNED0; // OUTPUT
		this->RXCHANISALIGNED1 = RXCHANISALIGNED1; // OUTPUT
		this->RXCHANREALIGN0 = RXCHANREALIGN0; // OUTPUT
		this->RXCHANREALIGN1 = RXCHANREALIGN1; // OUTPUT
		this->RXCHARISCOMMA0 = RXCHARISCOMMA0; // OUTPUT
		this->RXCHARISCOMMA1 = RXCHARISCOMMA1; // OUTPUT
		this->RXCHARISK0 = RXCHARISK0; // OUTPUT
		this->RXCHARISK1 = RXCHARISK1; // OUTPUT
		this->RXCHBONDO = RXCHBONDO; // OUTPUT
		this->RXCLKCORCNT0 = RXCLKCORCNT0; // OUTPUT
		this->RXCLKCORCNT1 = RXCLKCORCNT1; // OUTPUT
		this->RXCOMMADET0 = RXCOMMADET0; // OUTPUT
		this->RXCOMMADET1 = RXCOMMADET1; // OUTPUT
		this->RXDATA0 = RXDATA0; // OUTPUT
		this->RXDATA1 = RXDATA1; // OUTPUT
		this->RXDISPERR0 = RXDISPERR0; // OUTPUT
		this->RXDISPERR1 = RXDISPERR1; // OUTPUT
		this->RXELECIDLE0 = RXELECIDLE0; // OUTPUT
		this->RXELECIDLE1 = RXELECIDLE1; // OUTPUT
		this->RXLOSSOFSYNC0 = RXLOSSOFSYNC0; // OUTPUT
		this->RXLOSSOFSYNC1 = RXLOSSOFSYNC1; // OUTPUT
		this->RXNOTINTABLE0 = RXNOTINTABLE0; // OUTPUT
		this->RXNOTINTABLE1 = RXNOTINTABLE1; // OUTPUT
		this->RXPRBSERR0 = RXPRBSERR0; // OUTPUT
		this->RXPRBSERR1 = RXPRBSERR1; // OUTPUT
		this->RXRECCLK0 = RXRECCLK0; // OUTPUT
		this->RXRECCLK1 = RXRECCLK1; // OUTPUT
		this->RXRUNDISP0 = RXRUNDISP0; // OUTPUT
		this->RXRUNDISP1 = RXRUNDISP1; // OUTPUT
		this->RXSTATUS0 = RXSTATUS0; // OUTPUT
		this->RXSTATUS1 = RXSTATUS1; // OUTPUT
		this->RXVALID0 = RXVALID0; // OUTPUT
		this->RXVALID1 = RXVALID1; // OUTPUT
		this->TSTOUT0 = TSTOUT0; // OUTPUT
		this->TSTOUT1 = TSTOUT1; // OUTPUT
		this->TXBUFSTATUS0 = TXBUFSTATUS0; // OUTPUT
		this->TXBUFSTATUS1 = TXBUFSTATUS1; // OUTPUT
		this->TXKERR0 = TXKERR0; // OUTPUT
		this->TXKERR1 = TXKERR1; // OUTPUT
		this->TXN0 = TXN0; // OUTPUT
		this->TXN1 = TXN1; // OUTPUT
		this->TXOUTCLK0 = TXOUTCLK0; // OUTPUT
		this->TXOUTCLK1 = TXOUTCLK1; // OUTPUT
		this->TXP0 = TXP0; // OUTPUT
		this->TXP1 = TXP1; // OUTPUT
		this->TXRUNDISP0 = TXRUNDISP0; // OUTPUT
		this->TXRUNDISP1 = TXRUNDISP1; // OUTPUT
		this->CLK00 = CLK00; // INPUT
		this->CLK01 = CLK01; // INPUT
		this->CLK10 = CLK10; // INPUT
		this->CLK11 = CLK11; // INPUT
		this->CLKINEAST0 = CLKINEAST0; // INPUT
		this->CLKINEAST1 = CLKINEAST1; // INPUT
		this->CLKINWEST0 = CLKINWEST0; // INPUT
		this->CLKINWEST1 = CLKINWEST1; // INPUT
		this->DADDR = DADDR; // INPUT
		this->DCLK = DCLK; // INPUT
		this->DEN = DEN; // INPUT
		this->DI = DI; // INPUT
		this->DWE = DWE; // INPUT
		this->GATERXELECIDLE0 = GATERXELECIDLE0; // INPUT
		this->GATERXELECIDLE1 = GATERXELECIDLE1; // INPUT
		this->GCLK00 = GCLK00; // INPUT
		this->GCLK01 = GCLK01; // INPUT
		this->GCLK10 = GCLK10; // INPUT
		this->GCLK11 = GCLK11; // INPUT
		this->GTPCLKFBSEL0EAST = GTPCLKFBSEL0EAST; // INPUT
		this->GTPCLKFBSEL0WEST = GTPCLKFBSEL0WEST; // INPUT
		this->GTPCLKFBSEL1EAST = GTPCLKFBSEL1EAST; // INPUT
		this->GTPCLKFBSEL1WEST = GTPCLKFBSEL1WEST; // INPUT
		this->GTPRESET0 = GTPRESET0; // INPUT
		this->GTPRESET1 = GTPRESET1; // INPUT
		this->GTPTEST0 = GTPTEST0; // INPUT
		this->GTPTEST1 = GTPTEST1; // INPUT
		this->IGNORESIGDET0 = IGNORESIGDET0; // INPUT
		this->IGNORESIGDET1 = IGNORESIGDET1; // INPUT
		this->INTDATAWIDTH0 = INTDATAWIDTH0; // INPUT
		this->INTDATAWIDTH1 = INTDATAWIDTH1; // INPUT
		this->LOOPBACK0 = LOOPBACK0; // INPUT
		this->LOOPBACK1 = LOOPBACK1; // INPUT
		this->PLLCLK00 = PLLCLK00; // INPUT
		this->PLLCLK01 = PLLCLK01; // INPUT
		this->PLLCLK10 = PLLCLK10; // INPUT
		this->PLLCLK11 = PLLCLK11; // INPUT
		this->PLLLKDETEN0 = PLLLKDETEN0; // INPUT
		this->PLLLKDETEN1 = PLLLKDETEN1; // INPUT
		this->PLLPOWERDOWN0 = PLLPOWERDOWN0; // INPUT
		this->PLLPOWERDOWN1 = PLLPOWERDOWN1; // INPUT
		this->PRBSCNTRESET0 = PRBSCNTRESET0; // INPUT
		this->PRBSCNTRESET1 = PRBSCNTRESET1; // INPUT
		this->RCALINEAST = RCALINEAST; // INPUT
		this->RCALINWEST = RCALINWEST; // INPUT
		this->REFCLKPWRDNB0 = REFCLKPWRDNB0; // INPUT
		this->REFCLKPWRDNB1 = REFCLKPWRDNB1; // INPUT
		this->REFSELDYPLL0 = REFSELDYPLL0; // INPUT
		this->REFSELDYPLL1 = REFSELDYPLL1; // INPUT
		this->RXBUFRESET0 = RXBUFRESET0; // INPUT
		this->RXBUFRESET1 = RXBUFRESET1; // INPUT
		this->RXCDRRESET0 = RXCDRRESET0; // INPUT
		this->RXCDRRESET1 = RXCDRRESET1; // INPUT
		this->RXCHBONDI = RXCHBONDI; // INPUT
		this->RXCHBONDMASTER0 = RXCHBONDMASTER0; // INPUT
		this->RXCHBONDMASTER1 = RXCHBONDMASTER1; // INPUT
		this->RXCHBONDSLAVE0 = RXCHBONDSLAVE0; // INPUT
		this->RXCHBONDSLAVE1 = RXCHBONDSLAVE1; // INPUT
		this->RXCOMMADETUSE0 = RXCOMMADETUSE0; // INPUT
		this->RXCOMMADETUSE1 = RXCOMMADETUSE1; // INPUT
		this->RXDATAWIDTH0 = RXDATAWIDTH0; // INPUT
		this->RXDATAWIDTH1 = RXDATAWIDTH1; // INPUT
		this->RXDEC8B10BUSE0 = RXDEC8B10BUSE0; // INPUT
		this->RXDEC8B10BUSE1 = RXDEC8B10BUSE1; // INPUT
		this->RXENCHANSYNC0 = RXENCHANSYNC0; // INPUT
		this->RXENCHANSYNC1 = RXENCHANSYNC1; // INPUT
		this->RXENMCOMMAALIGN0 = RXENMCOMMAALIGN0; // INPUT
		this->RXENMCOMMAALIGN1 = RXENMCOMMAALIGN1; // INPUT
		this->RXENPCOMMAALIGN0 = RXENPCOMMAALIGN0; // INPUT
		this->RXENPCOMMAALIGN1 = RXENPCOMMAALIGN1; // INPUT
		this->RXENPMAPHASEALIGN0 = RXENPMAPHASEALIGN0; // INPUT
		this->RXENPMAPHASEALIGN1 = RXENPMAPHASEALIGN1; // INPUT
		this->RXENPRBSTST0 = RXENPRBSTST0; // INPUT
		this->RXENPRBSTST1 = RXENPRBSTST1; // INPUT
		this->RXEQMIX0 = RXEQMIX0; // INPUT
		this->RXEQMIX1 = RXEQMIX1; // INPUT
		this->RXN0 = RXN0; // INPUT
		this->RXN1 = RXN1; // INPUT
		this->RXP0 = RXP0; // INPUT
		this->RXP1 = RXP1; // INPUT
		this->RXPMASETPHASE0 = RXPMASETPHASE0; // INPUT
		this->RXPMASETPHASE1 = RXPMASETPHASE1; // INPUT
		this->RXPOLARITY0 = RXPOLARITY0; // INPUT
		this->RXPOLARITY1 = RXPOLARITY1; // INPUT
		this->RXPOWERDOWN0 = RXPOWERDOWN0; // INPUT
		this->RXPOWERDOWN1 = RXPOWERDOWN1; // INPUT
		this->RXRESET0 = RXRESET0; // INPUT
		this->RXRESET1 = RXRESET1; // INPUT
		this->RXSLIDE0 = RXSLIDE0; // INPUT
		this->RXSLIDE1 = RXSLIDE1; // INPUT
		this->RXUSRCLK0 = RXUSRCLK0; // INPUT
		this->RXUSRCLK1 = RXUSRCLK1; // INPUT
		this->RXUSRCLK20 = RXUSRCLK20; // INPUT
		this->RXUSRCLK21 = RXUSRCLK21; // INPUT
		this->TSTCLK0 = TSTCLK0; // INPUT
		this->TSTCLK1 = TSTCLK1; // INPUT
		this->TSTIN0 = TSTIN0; // INPUT
		this->TSTIN1 = TSTIN1; // INPUT
		this->TXBUFDIFFCTRL0 = TXBUFDIFFCTRL0; // INPUT
		this->TXBUFDIFFCTRL1 = TXBUFDIFFCTRL1; // INPUT
		this->TXBYPASS8B10B0 = TXBYPASS8B10B0; // INPUT
		this->TXBYPASS8B10B1 = TXBYPASS8B10B1; // INPUT
		this->TXCHARDISPMODE0 = TXCHARDISPMODE0; // INPUT
		this->TXCHARDISPMODE1 = TXCHARDISPMODE1; // INPUT
		this->TXCHARDISPVAL0 = TXCHARDISPVAL0; // INPUT
		this->TXCHARDISPVAL1 = TXCHARDISPVAL1; // INPUT
		this->TXCHARISK0 = TXCHARISK0; // INPUT
		this->TXCHARISK1 = TXCHARISK1; // INPUT
		this->TXCOMSTART0 = TXCOMSTART0; // INPUT
		this->TXCOMSTART1 = TXCOMSTART1; // INPUT
		this->TXCOMTYPE0 = TXCOMTYPE0; // INPUT
		this->TXCOMTYPE1 = TXCOMTYPE1; // INPUT
		this->TXDATA0 = TXDATA0; // INPUT
		this->TXDATA1 = TXDATA1; // INPUT
		this->TXDATAWIDTH0 = TXDATAWIDTH0; // INPUT
		this->TXDATAWIDTH1 = TXDATAWIDTH1; // INPUT
		this->TXDETECTRX0 = TXDETECTRX0; // INPUT
		this->TXDETECTRX1 = TXDETECTRX1; // INPUT
		this->TXDIFFCTRL0 = TXDIFFCTRL0; // INPUT
		this->TXDIFFCTRL1 = TXDIFFCTRL1; // INPUT
		this->TXELECIDLE0 = TXELECIDLE0; // INPUT
		this->TXELECIDLE1 = TXELECIDLE1; // INPUT
		this->TXENC8B10BUSE0 = TXENC8B10BUSE0; // INPUT
		this->TXENC8B10BUSE1 = TXENC8B10BUSE1; // INPUT
		this->TXENPMAPHASEALIGN0 = TXENPMAPHASEALIGN0; // INPUT
		this->TXENPMAPHASEALIGN1 = TXENPMAPHASEALIGN1; // INPUT
		this->TXENPRBSTST0 = TXENPRBSTST0; // INPUT
		this->TXENPRBSTST1 = TXENPRBSTST1; // INPUT
		this->TXINHIBIT0 = TXINHIBIT0; // INPUT
		this->TXINHIBIT1 = TXINHIBIT1; // INPUT
		this->TXPDOWNASYNCH0 = TXPDOWNASYNCH0; // INPUT
		this->TXPDOWNASYNCH1 = TXPDOWNASYNCH1; // INPUT
		this->TXPMASETPHASE0 = TXPMASETPHASE0; // INPUT
		this->TXPMASETPHASE1 = TXPMASETPHASE1; // INPUT
		this->TXPOLARITY0 = TXPOLARITY0; // INPUT
		this->TXPOLARITY1 = TXPOLARITY1; // INPUT
		this->TXPOWERDOWN0 = TXPOWERDOWN0; // INPUT
		this->TXPOWERDOWN1 = TXPOWERDOWN1; // INPUT
		this->TXPRBSFORCEERR0 = TXPRBSFORCEERR0; // INPUT
		this->TXPRBSFORCEERR1 = TXPRBSFORCEERR1; // INPUT
		this->TXPREEMPHASIS0 = TXPREEMPHASIS0; // INPUT
		this->TXPREEMPHASIS1 = TXPREEMPHASIS1; // INPUT
		this->TXRESET0 = TXRESET0; // INPUT
		this->TXRESET1 = TXRESET1; // INPUT
		this->TXUSRCLK0 = TXUSRCLK0; // INPUT
		this->TXUSRCLK1 = TXUSRCLK1; // INPUT
		this->TXUSRCLK20 = TXUSRCLK20; // INPUT
		this->TXUSRCLK21 = TXUSRCLK21; // INPUT
		this->USRCODEERR0 = USRCODEERR0; // INPUT
		this->USRCODEERR1 = USRCODEERR1; // INPUT
	
		register_wait_on_event_nets();
	
	}
	
	void register_wait_on_event_nets(){
	// TODO
	}
	void calculate(int time){
	// TODO
	}
};


class prim_class_X_GTHE1_QUAD{
	//Verilog Parameters:
	int LOC;
	int BER_CONST_PTRN0;
	int BER_CONST_PTRN1;
	int BUFFER_CONFIG_LANE0;
	int BUFFER_CONFIG_LANE1;
	int BUFFER_CONFIG_LANE2;
	int BUFFER_CONFIG_LANE3;
	int DFE_TRAIN_CTRL_LANE0;
	int DFE_TRAIN_CTRL_LANE1;
	int DFE_TRAIN_CTRL_LANE2;
	int DFE_TRAIN_CTRL_LANE3;
	int DLL_CFG0;
	int DLL_CFG1;
	int E10GBASEKR_LD_COEFF_UPD_LANE0;
	int E10GBASEKR_LD_COEFF_UPD_LANE1;
	int E10GBASEKR_LD_COEFF_UPD_LANE2;
	int E10GBASEKR_LD_COEFF_UPD_LANE3;
	int E10GBASEKR_LP_COEFF_UPD_LANE0;
	int E10GBASEKR_LP_COEFF_UPD_LANE1;
	int E10GBASEKR_LP_COEFF_UPD_LANE2;
	int E10GBASEKR_LP_COEFF_UPD_LANE3;
	int E10GBASEKR_PMA_CTRL_LANE0;
	int E10GBASEKR_PMA_CTRL_LANE1;
	int E10GBASEKR_PMA_CTRL_LANE2;
	int E10GBASEKR_PMA_CTRL_LANE3;
	int E10GBASEKX_CTRL_LANE0;
	int E10GBASEKX_CTRL_LANE1;
	int E10GBASEKX_CTRL_LANE2;
	int E10GBASEKX_CTRL_LANE3;
	int E10GBASER_PCS_CFG_LANE0;
	int E10GBASER_PCS_CFG_LANE1;
	int E10GBASER_PCS_CFG_LANE2;
	int E10GBASER_PCS_CFG_LANE3;
	int E10GBASER_PCS_SEEDA0_LANE0;
	int E10GBASER_PCS_SEEDA0_LANE1;
	int E10GBASER_PCS_SEEDA0_LANE2;
	int E10GBASER_PCS_SEEDA0_LANE3;
	int E10GBASER_PCS_SEEDA1_LANE0;
	int E10GBASER_PCS_SEEDA1_LANE1;
	int E10GBASER_PCS_SEEDA1_LANE2;
	int E10GBASER_PCS_SEEDA1_LANE3;
	int E10GBASER_PCS_SEEDA2_LANE0;
	int E10GBASER_PCS_SEEDA2_LANE1;
	int E10GBASER_PCS_SEEDA2_LANE2;
	int E10GBASER_PCS_SEEDA2_LANE3;
	int E10GBASER_PCS_SEEDA3_LANE0;
	int E10GBASER_PCS_SEEDA3_LANE1;
	int E10GBASER_PCS_SEEDA3_LANE2;
	int E10GBASER_PCS_SEEDA3_LANE3;
	int E10GBASER_PCS_SEEDB0_LANE0;
	int E10GBASER_PCS_SEEDB0_LANE1;
	int E10GBASER_PCS_SEEDB0_LANE2;
	int E10GBASER_PCS_SEEDB0_LANE3;
	int E10GBASER_PCS_SEEDB1_LANE0;
	int E10GBASER_PCS_SEEDB1_LANE1;
	int E10GBASER_PCS_SEEDB1_LANE2;
	int E10GBASER_PCS_SEEDB1_LANE3;
	int E10GBASER_PCS_SEEDB2_LANE0;
	int E10GBASER_PCS_SEEDB2_LANE1;
	int E10GBASER_PCS_SEEDB2_LANE2;
	int E10GBASER_PCS_SEEDB2_LANE3;
	int E10GBASER_PCS_SEEDB3_LANE0;
	int E10GBASER_PCS_SEEDB3_LANE1;
	int E10GBASER_PCS_SEEDB3_LANE2;
	int E10GBASER_PCS_SEEDB3_LANE3;
	int E10GBASER_PCS_TEST_CTRL_LANE0;
	int E10GBASER_PCS_TEST_CTRL_LANE1;
	int E10GBASER_PCS_TEST_CTRL_LANE2;
	int E10GBASER_PCS_TEST_CTRL_LANE3;
	int E10GBASEX_PCS_TSTCTRL_LANE0;
	int E10GBASEX_PCS_TSTCTRL_LANE1;
	int E10GBASEX_PCS_TSTCTRL_LANE2;
	int E10GBASEX_PCS_TSTCTRL_LANE3;
	int GLBL0_NOISE_CTRL;
	int GLBL_AMON_SEL;
	int GLBL_DMON_SEL;
	int GLBL_PWR_CTRL;
	int GTH_CFG_PWRUP_LANE0;
	int GTH_CFG_PWRUP_LANE1;
	int GTH_CFG_PWRUP_LANE2;
	int GTH_CFG_PWRUP_LANE3;
	int LANE_AMON_SEL;
	int LANE_DMON_SEL;
	int LANE_LNK_CFGOVRD;
	int LANE_PWR_CTRL_LANE0;
	int LANE_PWR_CTRL_LANE1;
	int LANE_PWR_CTRL_LANE2;
	int LANE_PWR_CTRL_LANE3;
	int LNK_TRN_CFG_LANE0;
	int LNK_TRN_CFG_LANE1;
	int LNK_TRN_CFG_LANE2;
	int LNK_TRN_CFG_LANE3;
	int LNK_TRN_COEFF_REQ_LANE0;
	int LNK_TRN_COEFF_REQ_LANE1;
	int LNK_TRN_COEFF_REQ_LANE2;
	int LNK_TRN_COEFF_REQ_LANE3;
	int MISC_CFG;
	int MODE_CFG1;
	int MODE_CFG2;
	int MODE_CFG3;
	int MODE_CFG4;
	int MODE_CFG5;
	int MODE_CFG6;
	int MODE_CFG7;
	int PCS_ABILITY_LANE0;
	int PCS_ABILITY_LANE1;
	int PCS_ABILITY_LANE2;
	int PCS_ABILITY_LANE3;
	int PCS_CTRL1_LANE0;
	int PCS_CTRL1_LANE1;
	int PCS_CTRL1_LANE2;
	int PCS_CTRL1_LANE3;
	int PCS_CTRL2_LANE0;
	int PCS_CTRL2_LANE1;
	int PCS_CTRL2_LANE2;
	int PCS_CTRL2_LANE3;
	int PCS_MISC_CFG_0_LANE0;
	int PCS_MISC_CFG_0_LANE1;
	int PCS_MISC_CFG_0_LANE2;
	int PCS_MISC_CFG_0_LANE3;
	int PCS_MISC_CFG_1_LANE0;
	int PCS_MISC_CFG_1_LANE1;
	int PCS_MISC_CFG_1_LANE2;
	int PCS_MISC_CFG_1_LANE3;
	int PCS_MODE_LANE0;
	int PCS_MODE_LANE1;
	int PCS_MODE_LANE2;
	int PCS_MODE_LANE3;
	int PCS_RESET_1_LANE0;
	int PCS_RESET_1_LANE1;
	int PCS_RESET_1_LANE2;
	int PCS_RESET_1_LANE3;
	int PCS_RESET_LANE0;
	int PCS_RESET_LANE1;
	int PCS_RESET_LANE2;
	int PCS_RESET_LANE3;
	int PCS_TYPE_LANE0;
	int PCS_TYPE_LANE1;
	int PCS_TYPE_LANE2;
	int PCS_TYPE_LANE3;
	int PLL_CFG0;
	int PLL_CFG1;
	int PLL_CFG2;
	int PMA_CTRL1_LANE0;
	int PMA_CTRL1_LANE1;
	int PMA_CTRL1_LANE2;
	int PMA_CTRL1_LANE3;
	int PMA_CTRL2_LANE0;
	int PMA_CTRL2_LANE1;
	int PMA_CTRL2_LANE2;
	int PMA_CTRL2_LANE3;
	int PMA_LPBK_CTRL_LANE0;
	int PMA_LPBK_CTRL_LANE1;
	int PMA_LPBK_CTRL_LANE2;
	int PMA_LPBK_CTRL_LANE3;
	int PRBS_BER_CFG0_LANE0;
	int PRBS_BER_CFG0_LANE1;
	int PRBS_BER_CFG0_LANE2;
	int PRBS_BER_CFG0_LANE3;
	int PRBS_BER_CFG1_LANE0;
	int PRBS_BER_CFG1_LANE1;
	int PRBS_BER_CFG1_LANE2;
	int PRBS_BER_CFG1_LANE3;
	int PRBS_CFG_LANE0;
	int PRBS_CFG_LANE1;
	int PRBS_CFG_LANE2;
	int PRBS_CFG_LANE3;
	int PTRN_CFG0_LSB;
	int PTRN_CFG0_MSB;
	int PTRN_LEN_CFG;
	int PWRUP_DLY;
	int RX_AEQ_VAL0_LANE0;
	int RX_AEQ_VAL0_LANE1;
	int RX_AEQ_VAL0_LANE2;
	int RX_AEQ_VAL0_LANE3;
	int RX_AEQ_VAL1_LANE0;
	int RX_AEQ_VAL1_LANE1;
	int RX_AEQ_VAL1_LANE2;
	int RX_AEQ_VAL1_LANE3;
	int RX_AGC_CTRL_LANE0;
	int RX_AGC_CTRL_LANE1;
	int RX_AGC_CTRL_LANE2;
	int RX_AGC_CTRL_LANE3;
	int RX_CDR_CTRL0_LANE0;
	int RX_CDR_CTRL0_LANE1;
	int RX_CDR_CTRL0_LANE2;
	int RX_CDR_CTRL0_LANE3;
	int RX_CDR_CTRL1_LANE0;
	int RX_CDR_CTRL1_LANE1;
	int RX_CDR_CTRL1_LANE2;
	int RX_CDR_CTRL1_LANE3;
	int RX_CDR_CTRL2_LANE0;
	int RX_CDR_CTRL2_LANE1;
	int RX_CDR_CTRL2_LANE2;
	int RX_CDR_CTRL2_LANE3;
	int RX_CFG0_LANE0;
	int RX_CFG0_LANE1;
	int RX_CFG0_LANE2;
	int RX_CFG0_LANE3;
	int RX_CFG1_LANE0;
	int RX_CFG1_LANE1;
	int RX_CFG1_LANE2;
	int RX_CFG1_LANE3;
	int RX_CFG2_LANE0;
	int RX_CFG2_LANE1;
	int RX_CFG2_LANE2;
	int RX_CFG2_LANE3;
	int RX_CTLE_CTRL_LANE0;
	int RX_CTLE_CTRL_LANE1;
	int RX_CTLE_CTRL_LANE2;
	int RX_CTLE_CTRL_LANE3;
	int RX_CTRL_OVRD_LANE0;
	int RX_CTRL_OVRD_LANE1;
	int RX_CTRL_OVRD_LANE2;
	int RX_CTRL_OVRD_LANE3;
	int RX_FABRIC_WIDTH0;
	int RX_FABRIC_WIDTH1;
	int RX_FABRIC_WIDTH2;
	int RX_FABRIC_WIDTH3;
	int RX_LOOP_CTRL_LANE0;
	int RX_LOOP_CTRL_LANE1;
	int RX_LOOP_CTRL_LANE2;
	int RX_LOOP_CTRL_LANE3;
	int RX_MVAL0_LANE0;
	int RX_MVAL0_LANE1;
	int RX_MVAL0_LANE2;
	int RX_MVAL0_LANE3;
	int RX_MVAL1_LANE0;
	int RX_MVAL1_LANE1;
	int RX_MVAL1_LANE2;
	int RX_MVAL1_LANE3;
	int RX_P0S_CTRL;
	int RX_P0_CTRL;
	int RX_P1_CTRL;
	int RX_P2_CTRL;
	int RX_PI_CTRL0;
	int RX_PI_CTRL1;
	int SIM_GTHRESET_SPEEDUP;
	int SIM_VERSION;
	int SLICE_CFG;
	int SLICE_NOISE_CTRL_0_LANE01;
	int SLICE_NOISE_CTRL_0_LANE23;
	int SLICE_NOISE_CTRL_1_LANE01;
	int SLICE_NOISE_CTRL_1_LANE23;
	int SLICE_NOISE_CTRL_2_LANE01;
	int SLICE_NOISE_CTRL_2_LANE23;
	int SLICE_TX_RESET_LANE01;
	int SLICE_TX_RESET_LANE23;
	int TERM_CTRL_LANE0;
	int TERM_CTRL_LANE1;
	int TERM_CTRL_LANE2;
	int TERM_CTRL_LANE3;
	int TX_CFG0_LANE0;
	int TX_CFG0_LANE1;
	int TX_CFG0_LANE2;
	int TX_CFG0_LANE3;
	int TX_CFG1_LANE0;
	int TX_CFG1_LANE1;
	int TX_CFG1_LANE2;
	int TX_CFG1_LANE3;
	int TX_CFG2_LANE0;
	int TX_CFG2_LANE1;
	int TX_CFG2_LANE2;
	int TX_CFG2_LANE3;
	int TX_CLK_SEL0_LANE0;
	int TX_CLK_SEL0_LANE1;
	int TX_CLK_SEL0_LANE2;
	int TX_CLK_SEL0_LANE3;
	int TX_CLK_SEL1_LANE0;
	int TX_CLK_SEL1_LANE1;
	int TX_CLK_SEL1_LANE2;
	int TX_CLK_SEL1_LANE3;
	int TX_DISABLE_LANE0;
	int TX_DISABLE_LANE1;
	int TX_DISABLE_LANE2;
	int TX_DISABLE_LANE3;
	int TX_FABRIC_WIDTH0;
	int TX_FABRIC_WIDTH1;
	int TX_FABRIC_WIDTH2;
	int TX_FABRIC_WIDTH3;
	int TX_P0P0S_CTRL;
	int TX_P1P2_CTRL;
	int TX_PREEMPH_LANE0;
	int TX_PREEMPH_LANE1;
	int TX_PREEMPH_LANE2;
	int TX_PREEMPH_LANE3;
	int TX_PWR_RATE_OVRD_LANE0;
	int TX_PWR_RATE_OVRD_LANE1;
	int TX_PWR_RATE_OVRD_LANE2;
	int TX_PWR_RATE_OVRD_LANE3;
	//Verilog Ports in definition order:
	NetFlow* DRDY; // OUTPUT
	NetFlow* DRPDO; // OUTPUT
	NetFlow* GTHINITDONE; // OUTPUT
	NetFlow* MGMTPCSRDACK; // OUTPUT
	NetFlow* MGMTPCSRDDATA; // OUTPUT
	NetFlow* RXCODEERR0; // OUTPUT
	NetFlow* RXCODEERR1; // OUTPUT
	NetFlow* RXCODEERR2; // OUTPUT
	NetFlow* RXCODEERR3; // OUTPUT
	NetFlow* RXCTRL0; // OUTPUT
	NetFlow* RXCTRL1; // OUTPUT
	NetFlow* RXCTRL2; // OUTPUT
	NetFlow* RXCTRL3; // OUTPUT
	NetFlow* RXCTRLACK0; // OUTPUT
	NetFlow* RXCTRLACK1; // OUTPUT
	NetFlow* RXCTRLACK2; // OUTPUT
	NetFlow* RXCTRLACK3; // OUTPUT
	NetFlow* RXDATA0; // OUTPUT
	NetFlow* RXDATA1; // OUTPUT
	NetFlow* RXDATA2; // OUTPUT
	NetFlow* RXDATA3; // OUTPUT
	NetFlow* RXDATATAP0; // OUTPUT
	NetFlow* RXDATATAP1; // OUTPUT
	NetFlow* RXDATATAP2; // OUTPUT
	NetFlow* RXDATATAP3; // OUTPUT
	NetFlow* RXDISPERR0; // OUTPUT
	NetFlow* RXDISPERR1; // OUTPUT
	NetFlow* RXDISPERR2; // OUTPUT
	NetFlow* RXDISPERR3; // OUTPUT
	NetFlow* RXPCSCLKSMPL0; // OUTPUT
	NetFlow* RXPCSCLKSMPL1; // OUTPUT
	NetFlow* RXPCSCLKSMPL2; // OUTPUT
	NetFlow* RXPCSCLKSMPL3; // OUTPUT
	NetFlow* RXUSERCLKOUT0; // OUTPUT
	NetFlow* RXUSERCLKOUT1; // OUTPUT
	NetFlow* RXUSERCLKOUT2; // OUTPUT
	NetFlow* RXUSERCLKOUT3; // OUTPUT
	NetFlow* RXVALID0; // OUTPUT
	NetFlow* RXVALID1; // OUTPUT
	NetFlow* RXVALID2; // OUTPUT
	NetFlow* RXVALID3; // OUTPUT
	NetFlow* TSTPATH; // OUTPUT
	NetFlow* TSTREFCLKFAB; // OUTPUT
	NetFlow* TSTREFCLKOUT; // OUTPUT
	NetFlow* TXCTRLACK0; // OUTPUT
	NetFlow* TXCTRLACK1; // OUTPUT
	NetFlow* TXCTRLACK2; // OUTPUT
	NetFlow* TXCTRLACK3; // OUTPUT
	NetFlow* TXDATATAP10; // OUTPUT
	NetFlow* TXDATATAP11; // OUTPUT
	NetFlow* TXDATATAP12; // OUTPUT
	NetFlow* TXDATATAP13; // OUTPUT
	NetFlow* TXDATATAP20; // OUTPUT
	NetFlow* TXDATATAP21; // OUTPUT
	NetFlow* TXDATATAP22; // OUTPUT
	NetFlow* TXDATATAP23; // OUTPUT
	NetFlow* TXN0; // OUTPUT
	NetFlow* TXN1; // OUTPUT
	NetFlow* TXN2; // OUTPUT
	NetFlow* TXN3; // OUTPUT
	NetFlow* TXP0; // OUTPUT
	NetFlow* TXP1; // OUTPUT
	NetFlow* TXP2; // OUTPUT
	NetFlow* TXP3; // OUTPUT
	NetFlow* TXPCSCLKSMPL0; // OUTPUT
	NetFlow* TXPCSCLKSMPL1; // OUTPUT
	NetFlow* TXPCSCLKSMPL2; // OUTPUT
	NetFlow* TXPCSCLKSMPL3; // OUTPUT
	NetFlow* TXUSERCLKOUT0; // OUTPUT
	NetFlow* TXUSERCLKOUT1; // OUTPUT
	NetFlow* TXUSERCLKOUT2; // OUTPUT
	NetFlow* TXUSERCLKOUT3; // OUTPUT
	NetFlow* DADDR; // INPUT
	NetFlow* DCLK; // INPUT
	NetFlow* DEN; // INPUT
	NetFlow* DFETRAINCTRL0; // INPUT
	NetFlow* DFETRAINCTRL1; // INPUT
	NetFlow* DFETRAINCTRL2; // INPUT
	NetFlow* DFETRAINCTRL3; // INPUT
	NetFlow* DI; // INPUT
	NetFlow* DISABLEDRP; // INPUT
	NetFlow* DWE; // INPUT
	NetFlow* GTHINIT; // INPUT
	NetFlow* GTHRESET; // INPUT
	NetFlow* GTHX2LANE01; // INPUT
	NetFlow* GTHX2LANE23; // INPUT
	NetFlow* GTHX4LANE; // INPUT
	NetFlow* MGMTPCSLANESEL; // INPUT
	NetFlow* MGMTPCSMMDADDR; // INPUT
	NetFlow* MGMTPCSREGADDR; // INPUT
	NetFlow* MGMTPCSREGRD; // INPUT
	NetFlow* MGMTPCSREGWR; // INPUT
	NetFlow* MGMTPCSWRDATA; // INPUT
	NetFlow* PLLPCSCLKDIV; // INPUT
	NetFlow* PLLREFCLKSEL; // INPUT
	NetFlow* POWERDOWN0; // INPUT
	NetFlow* POWERDOWN1; // INPUT
	NetFlow* POWERDOWN2; // INPUT
	NetFlow* POWERDOWN3; // INPUT
	NetFlow* REFCLK; // INPUT
	NetFlow* RXBUFRESET0; // INPUT
	NetFlow* RXBUFRESET1; // INPUT
	NetFlow* RXBUFRESET2; // INPUT
	NetFlow* RXBUFRESET3; // INPUT
	NetFlow* RXENCOMMADET0; // INPUT
	NetFlow* RXENCOMMADET1; // INPUT
	NetFlow* RXENCOMMADET2; // INPUT
	NetFlow* RXENCOMMADET3; // INPUT
	NetFlow* RXN0; // INPUT
	NetFlow* RXN1; // INPUT
	NetFlow* RXN2; // INPUT
	NetFlow* RXN3; // INPUT
	NetFlow* RXP0; // INPUT
	NetFlow* RXP1; // INPUT
	NetFlow* RXP2; // INPUT
	NetFlow* RXP3; // INPUT
	NetFlow* RXPOLARITY0; // INPUT
	NetFlow* RXPOLARITY1; // INPUT
	NetFlow* RXPOLARITY2; // INPUT
	NetFlow* RXPOLARITY3; // INPUT
	NetFlow* RXPOWERDOWN0; // INPUT
	NetFlow* RXPOWERDOWN1; // INPUT
	NetFlow* RXPOWERDOWN2; // INPUT
	NetFlow* RXPOWERDOWN3; // INPUT
	NetFlow* RXRATE0; // INPUT
	NetFlow* RXRATE1; // INPUT
	NetFlow* RXRATE2; // INPUT
	NetFlow* RXRATE3; // INPUT
	NetFlow* RXSLIP0; // INPUT
	NetFlow* RXSLIP1; // INPUT
	NetFlow* RXSLIP2; // INPUT
	NetFlow* RXSLIP3; // INPUT
	NetFlow* RXUSERCLKIN0; // INPUT
	NetFlow* RXUSERCLKIN1; // INPUT
	NetFlow* RXUSERCLKIN2; // INPUT
	NetFlow* RXUSERCLKIN3; // INPUT
	NetFlow* SAMPLERATE0; // INPUT
	NetFlow* SAMPLERATE1; // INPUT
	NetFlow* SAMPLERATE2; // INPUT
	NetFlow* SAMPLERATE3; // INPUT
	NetFlow* TXBUFRESET0; // INPUT
	NetFlow* TXBUFRESET1; // INPUT
	NetFlow* TXBUFRESET2; // INPUT
	NetFlow* TXBUFRESET3; // INPUT
	NetFlow* TXCTRL0; // INPUT
	NetFlow* TXCTRL1; // INPUT
	NetFlow* TXCTRL2; // INPUT
	NetFlow* TXCTRL3; // INPUT
	NetFlow* TXDATA0; // INPUT
	NetFlow* TXDATA1; // INPUT
	NetFlow* TXDATA2; // INPUT
	NetFlow* TXDATA3; // INPUT
	NetFlow* TXDATAMSB0; // INPUT
	NetFlow* TXDATAMSB1; // INPUT
	NetFlow* TXDATAMSB2; // INPUT
	NetFlow* TXDATAMSB3; // INPUT
	NetFlow* TXDEEMPH0; // INPUT
	NetFlow* TXDEEMPH1; // INPUT
	NetFlow* TXDEEMPH2; // INPUT
	NetFlow* TXDEEMPH3; // INPUT
	NetFlow* TXMARGIN0; // INPUT
	NetFlow* TXMARGIN1; // INPUT
	NetFlow* TXMARGIN2; // INPUT
	NetFlow* TXMARGIN3; // INPUT
	NetFlow* TXPOWERDOWN0; // INPUT
	NetFlow* TXPOWERDOWN1; // INPUT
	NetFlow* TXPOWERDOWN2; // INPUT
	NetFlow* TXPOWERDOWN3; // INPUT
	NetFlow* TXRATE0; // INPUT
	NetFlow* TXRATE1; // INPUT
	NetFlow* TXRATE2; // INPUT
	NetFlow* TXRATE3; // INPUT
	NetFlow* TXUSERCLKIN0; // INPUT
	NetFlow* TXUSERCLKIN1; // INPUT
	NetFlow* TXUSERCLKIN2; // INPUT
	NetFlow* TXUSERCLKIN3; // INPUT
	
	prim_class_X_GTHE1_QUAD(
		//Verilog Parameters:
		int LOC, // Default: "UNPLACED"
		int BER_CONST_PTRN0, // Default: 16'h0000
		int BER_CONST_PTRN1, // Default: 16'h0000
		int BUFFER_CONFIG_LANE0, // Default: 16'h4004
		int BUFFER_CONFIG_LANE1, // Default: 16'h4004
		int BUFFER_CONFIG_LANE2, // Default: 16'h4004
		int BUFFER_CONFIG_LANE3, // Default: 16'h4004
		int DFE_TRAIN_CTRL_LANE0, // Default: 16'h0000
		int DFE_TRAIN_CTRL_LANE1, // Default: 16'h0000
		int DFE_TRAIN_CTRL_LANE2, // Default: 16'h0000
		int DFE_TRAIN_CTRL_LANE3, // Default: 16'h0000
		int DLL_CFG0, // Default: 16'h8202
		int DLL_CFG1, // Default: 16'h0000
		int E10GBASEKR_LD_COEFF_UPD_LANE0, // Default: 16'h0000
		int E10GBASEKR_LD_COEFF_UPD_LANE1, // Default: 16'h0000
		int E10GBASEKR_LD_COEFF_UPD_LANE2, // Default: 16'h0000
		int E10GBASEKR_LD_COEFF_UPD_LANE3, // Default: 16'h0000
		int E10GBASEKR_LP_COEFF_UPD_LANE0, // Default: 16'h0000
		int E10GBASEKR_LP_COEFF_UPD_LANE1, // Default: 16'h0000
		int E10GBASEKR_LP_COEFF_UPD_LANE2, // Default: 16'h0000
		int E10GBASEKR_LP_COEFF_UPD_LANE3, // Default: 16'h0000
		int E10GBASEKR_PMA_CTRL_LANE0, // Default: 16'h0002
		int E10GBASEKR_PMA_CTRL_LANE1, // Default: 16'h0002
		int E10GBASEKR_PMA_CTRL_LANE2, // Default: 16'h0002
		int E10GBASEKR_PMA_CTRL_LANE3, // Default: 16'h0002
		int E10GBASEKX_CTRL_LANE0, // Default: 16'h0000
		int E10GBASEKX_CTRL_LANE1, // Default: 16'h0000
		int E10GBASEKX_CTRL_LANE2, // Default: 16'h0000
		int E10GBASEKX_CTRL_LANE3, // Default: 16'h0000
		int E10GBASER_PCS_CFG_LANE0, // Default: 16'h070C
		int E10GBASER_PCS_CFG_LANE1, // Default: 16'h070C
		int E10GBASER_PCS_CFG_LANE2, // Default: 16'h070C
		int E10GBASER_PCS_CFG_LANE3, // Default: 16'h070C
		int E10GBASER_PCS_SEEDA0_LANE0, // Default: 16'h0001
		int E10GBASER_PCS_SEEDA0_LANE1, // Default: 16'h0001
		int E10GBASER_PCS_SEEDA0_LANE2, // Default: 16'h0001
		int E10GBASER_PCS_SEEDA0_LANE3, // Default: 16'h0001
		int E10GBASER_PCS_SEEDA1_LANE0, // Default: 16'h0000
		int E10GBASER_PCS_SEEDA1_LANE1, // Default: 16'h0000
		int E10GBASER_PCS_SEEDA1_LANE2, // Default: 16'h0000
		int E10GBASER_PCS_SEEDA1_LANE3, // Default: 16'h0000
		int E10GBASER_PCS_SEEDA2_LANE0, // Default: 16'h0000
		int E10GBASER_PCS_SEEDA2_LANE1, // Default: 16'h0000
		int E10GBASER_PCS_SEEDA2_LANE2, // Default: 16'h0000
		int E10GBASER_PCS_SEEDA2_LANE3, // Default: 16'h0000
		int E10GBASER_PCS_SEEDA3_LANE0, // Default: 16'h0000
		int E10GBASER_PCS_SEEDA3_LANE1, // Default: 16'h0000
		int E10GBASER_PCS_SEEDA3_LANE2, // Default: 16'h0000
		int E10GBASER_PCS_SEEDA3_LANE3, // Default: 16'h0000
		int E10GBASER_PCS_SEEDB0_LANE0, // Default: 16'h0001
		int E10GBASER_PCS_SEEDB0_LANE1, // Default: 16'h0001
		int E10GBASER_PCS_SEEDB0_LANE2, // Default: 16'h0001
		int E10GBASER_PCS_SEEDB0_LANE3, // Default: 16'h0001
		int E10GBASER_PCS_SEEDB1_LANE0, // Default: 16'h0000
		int E10GBASER_PCS_SEEDB1_LANE1, // Default: 16'h0000
		int E10GBASER_PCS_SEEDB1_LANE2, // Default: 16'h0000
		int E10GBASER_PCS_SEEDB1_LANE3, // Default: 16'h0000
		int E10GBASER_PCS_SEEDB2_LANE0, // Default: 16'h0000
		int E10GBASER_PCS_SEEDB2_LANE1, // Default: 16'h0000
		int E10GBASER_PCS_SEEDB2_LANE2, // Default: 16'h0000
		int E10GBASER_PCS_SEEDB2_LANE3, // Default: 16'h0000
		int E10GBASER_PCS_SEEDB3_LANE0, // Default: 16'h0000
		int E10GBASER_PCS_SEEDB3_LANE1, // Default: 16'h0000
		int E10GBASER_PCS_SEEDB3_LANE2, // Default: 16'h0000
		int E10GBASER_PCS_SEEDB3_LANE3, // Default: 16'h0000
		int E10GBASER_PCS_TEST_CTRL_LANE0, // Default: 16'h0000
		int E10GBASER_PCS_TEST_CTRL_LANE1, // Default: 16'h0000
		int E10GBASER_PCS_TEST_CTRL_LANE2, // Default: 16'h0000
		int E10GBASER_PCS_TEST_CTRL_LANE3, // Default: 16'h0000
		int E10GBASEX_PCS_TSTCTRL_LANE0, // Default: 16'h0000
		int E10GBASEX_PCS_TSTCTRL_LANE1, // Default: 16'h0000
		int E10GBASEX_PCS_TSTCTRL_LANE2, // Default: 16'h0000
		int E10GBASEX_PCS_TSTCTRL_LANE3, // Default: 16'h0000
		int GLBL0_NOISE_CTRL, // Default: 16'hF0B8
		int GLBL_AMON_SEL, // Default: 16'h0000
		int GLBL_DMON_SEL, // Default: 16'h0200
		int GLBL_PWR_CTRL, // Default: 16'h0000
		int GTH_CFG_PWRUP_LANE0, // Default: 1'b1
		int GTH_CFG_PWRUP_LANE1, // Default: 1'b1
		int GTH_CFG_PWRUP_LANE2, // Default: 1'b1
		int GTH_CFG_PWRUP_LANE3, // Default: 1'b1
		int LANE_AMON_SEL, // Default: 16'h00F0
		int LANE_DMON_SEL, // Default: 16'h0000
		int LANE_LNK_CFGOVRD, // Default: 16'h0000
		int LANE_PWR_CTRL_LANE0, // Default: 16'h0400
		int LANE_PWR_CTRL_LANE1, // Default: 16'h0400
		int LANE_PWR_CTRL_LANE2, // Default: 16'h0400
		int LANE_PWR_CTRL_LANE3, // Default: 16'h0400
		int LNK_TRN_CFG_LANE0, // Default: 16'h0000
		int LNK_TRN_CFG_LANE1, // Default: 16'h0000
		int LNK_TRN_CFG_LANE2, // Default: 16'h0000
		int LNK_TRN_CFG_LANE3, // Default: 16'h0000
		int LNK_TRN_COEFF_REQ_LANE0, // Default: 16'h0000
		int LNK_TRN_COEFF_REQ_LANE1, // Default: 16'h0000
		int LNK_TRN_COEFF_REQ_LANE2, // Default: 16'h0000
		int LNK_TRN_COEFF_REQ_LANE3, // Default: 16'h0000
		int MISC_CFG, // Default: 16'h0008
		int MODE_CFG1, // Default: 16'h0000
		int MODE_CFG2, // Default: 16'h0000
		int MODE_CFG3, // Default: 16'h0000
		int MODE_CFG4, // Default: 16'h0000
		int MODE_CFG5, // Default: 16'h0000
		int MODE_CFG6, // Default: 16'h0000
		int MODE_CFG7, // Default: 16'h0000
		int PCS_ABILITY_LANE0, // Default: 16'h0010
		int PCS_ABILITY_LANE1, // Default: 16'h0010
		int PCS_ABILITY_LANE2, // Default: 16'h0010
		int PCS_ABILITY_LANE3, // Default: 16'h0010
		int PCS_CTRL1_LANE0, // Default: 16'h2040
		int PCS_CTRL1_LANE1, // Default: 16'h2040
		int PCS_CTRL1_LANE2, // Default: 16'h2040
		int PCS_CTRL1_LANE3, // Default: 16'h2040
		int PCS_CTRL2_LANE0, // Default: 16'h0000
		int PCS_CTRL2_LANE1, // Default: 16'h0000
		int PCS_CTRL2_LANE2, // Default: 16'h0000
		int PCS_CTRL2_LANE3, // Default: 16'h0000
		int PCS_MISC_CFG_0_LANE0, // Default: 16'h1116
		int PCS_MISC_CFG_0_LANE1, // Default: 16'h1116
		int PCS_MISC_CFG_0_LANE2, // Default: 16'h1116
		int PCS_MISC_CFG_0_LANE3, // Default: 16'h1116
		int PCS_MISC_CFG_1_LANE0, // Default: 16'h0000
		int PCS_MISC_CFG_1_LANE1, // Default: 16'h0000
		int PCS_MISC_CFG_1_LANE2, // Default: 16'h0000
		int PCS_MISC_CFG_1_LANE3, // Default: 16'h0000
		int PCS_MODE_LANE0, // Default: 16'h0000
		int PCS_MODE_LANE1, // Default: 16'h0000
		int PCS_MODE_LANE2, // Default: 16'h0000
		int PCS_MODE_LANE3, // Default: 16'h0000
		int PCS_RESET_1_LANE0, // Default: 16'h0002
		int PCS_RESET_1_LANE1, // Default: 16'h0002
		int PCS_RESET_1_LANE2, // Default: 16'h0002
		int PCS_RESET_1_LANE3, // Default: 16'h0002
		int PCS_RESET_LANE0, // Default: 16'h0000
		int PCS_RESET_LANE1, // Default: 16'h0000
		int PCS_RESET_LANE2, // Default: 16'h0000
		int PCS_RESET_LANE3, // Default: 16'h0000
		int PCS_TYPE_LANE0, // Default: 16'h002C
		int PCS_TYPE_LANE1, // Default: 16'h002C
		int PCS_TYPE_LANE2, // Default: 16'h002C
		int PCS_TYPE_LANE3, // Default: 16'h002C
		int PLL_CFG0, // Default: 16'h95DF
		int PLL_CFG1, // Default: 16'h81C0
		int PLL_CFG2, // Default: 16'h0424
		int PMA_CTRL1_LANE0, // Default: 16'h0000
		int PMA_CTRL1_LANE1, // Default: 16'h0000
		int PMA_CTRL1_LANE2, // Default: 16'h0000
		int PMA_CTRL1_LANE3, // Default: 16'h0000
		int PMA_CTRL2_LANE0, // Default: 16'h000B
		int PMA_CTRL2_LANE1, // Default: 16'h000B
		int PMA_CTRL2_LANE2, // Default: 16'h000B
		int PMA_CTRL2_LANE3, // Default: 16'h000B
		int PMA_LPBK_CTRL_LANE0, // Default: 16'h0004
		int PMA_LPBK_CTRL_LANE1, // Default: 16'h0004
		int PMA_LPBK_CTRL_LANE2, // Default: 16'h0004
		int PMA_LPBK_CTRL_LANE3, // Default: 16'h0004
		int PRBS_BER_CFG0_LANE0, // Default: 16'h0000
		int PRBS_BER_CFG0_LANE1, // Default: 16'h0000
		int PRBS_BER_CFG0_LANE2, // Default: 16'h0000
		int PRBS_BER_CFG0_LANE3, // Default: 16'h0000
		int PRBS_BER_CFG1_LANE0, // Default: 16'h0000
		int PRBS_BER_CFG1_LANE1, // Default: 16'h0000
		int PRBS_BER_CFG1_LANE2, // Default: 16'h0000
		int PRBS_BER_CFG1_LANE3, // Default: 16'h0000
		int PRBS_CFG_LANE0, // Default: 16'h000A
		int PRBS_CFG_LANE1, // Default: 16'h000A
		int PRBS_CFG_LANE2, // Default: 16'h000A
		int PRBS_CFG_LANE3, // Default: 16'h000A
		int PTRN_CFG0_LSB, // Default: 16'h5555
		int PTRN_CFG0_MSB, // Default: 16'h5555
		int PTRN_LEN_CFG, // Default: 16'h001F
		int PWRUP_DLY, // Default: 16'h0000
		int RX_AEQ_VAL0_LANE0, // Default: 16'h03C0
		int RX_AEQ_VAL0_LANE1, // Default: 16'h03C0
		int RX_AEQ_VAL0_LANE2, // Default: 16'h03C0
		int RX_AEQ_VAL0_LANE3, // Default: 16'h03C0
		int RX_AEQ_VAL1_LANE0, // Default: 16'h0000
		int RX_AEQ_VAL1_LANE1, // Default: 16'h0000
		int RX_AEQ_VAL1_LANE2, // Default: 16'h0000
		int RX_AEQ_VAL1_LANE3, // Default: 16'h0000
		int RX_AGC_CTRL_LANE0, // Default: 16'h0000
		int RX_AGC_CTRL_LANE1, // Default: 16'h0000
		int RX_AGC_CTRL_LANE2, // Default: 16'h0000
		int RX_AGC_CTRL_LANE3, // Default: 16'h0000
		int RX_CDR_CTRL0_LANE0, // Default: 16'h0005
		int RX_CDR_CTRL0_LANE1, // Default: 16'h0005
		int RX_CDR_CTRL0_LANE2, // Default: 16'h0005
		int RX_CDR_CTRL0_LANE3, // Default: 16'h0005
		int RX_CDR_CTRL1_LANE0, // Default: 16'h4200
		int RX_CDR_CTRL1_LANE1, // Default: 16'h4200
		int RX_CDR_CTRL1_LANE2, // Default: 16'h4200
		int RX_CDR_CTRL1_LANE3, // Default: 16'h4200
		int RX_CDR_CTRL2_LANE0, // Default: 16'h2000
		int RX_CDR_CTRL2_LANE1, // Default: 16'h2000
		int RX_CDR_CTRL2_LANE2, // Default: 16'h2000
		int RX_CDR_CTRL2_LANE3, // Default: 16'h2000
		int RX_CFG0_LANE0, // Default: 16'h0500
		int RX_CFG0_LANE1, // Default: 16'h0500
		int RX_CFG0_LANE2, // Default: 16'h0500
		int RX_CFG0_LANE3, // Default: 16'h0500
		int RX_CFG1_LANE0, // Default: 16'h821F
		int RX_CFG1_LANE1, // Default: 16'h821F
		int RX_CFG1_LANE2, // Default: 16'h821F
		int RX_CFG1_LANE3, // Default: 16'h821F
		int RX_CFG2_LANE0, // Default: 16'h1001
		int RX_CFG2_LANE1, // Default: 16'h1001
		int RX_CFG2_LANE2, // Default: 16'h1001
		int RX_CFG2_LANE3, // Default: 16'h1001
		int RX_CTLE_CTRL_LANE0, // Default: 16'h008F
		int RX_CTLE_CTRL_LANE1, // Default: 16'h008F
		int RX_CTLE_CTRL_LANE2, // Default: 16'h008F
		int RX_CTLE_CTRL_LANE3, // Default: 16'h008F
		int RX_CTRL_OVRD_LANE0, // Default: 16'h000C
		int RX_CTRL_OVRD_LANE1, // Default: 16'h000C
		int RX_CTRL_OVRD_LANE2, // Default: 16'h000C
		int RX_CTRL_OVRD_LANE3, // Default: 16'h000C
		int RX_FABRIC_WIDTH0, // Default: 6466
		int RX_FABRIC_WIDTH1, // Default: 6466
		int RX_FABRIC_WIDTH2, // Default: 6466
		int RX_FABRIC_WIDTH3, // Default: 6466
		int RX_LOOP_CTRL_LANE0, // Default: 16'h007F
		int RX_LOOP_CTRL_LANE1, // Default: 16'h007F
		int RX_LOOP_CTRL_LANE2, // Default: 16'h007F
		int RX_LOOP_CTRL_LANE3, // Default: 16'h007F
		int RX_MVAL0_LANE0, // Default: 16'h0000
		int RX_MVAL0_LANE1, // Default: 16'h0000
		int RX_MVAL0_LANE2, // Default: 16'h0000
		int RX_MVAL0_LANE3, // Default: 16'h0000
		int RX_MVAL1_LANE0, // Default: 16'h0000
		int RX_MVAL1_LANE1, // Default: 16'h0000
		int RX_MVAL1_LANE2, // Default: 16'h0000
		int RX_MVAL1_LANE3, // Default: 16'h0000
		int RX_P0S_CTRL, // Default: 16'h1206
		int RX_P0_CTRL, // Default: 16'h11F0
		int RX_P1_CTRL, // Default: 16'h120F
		int RX_P2_CTRL, // Default: 16'h0E0F
		int RX_PI_CTRL0, // Default: 16'hD2F0
		int RX_PI_CTRL1, // Default: 16'h0080
		int SIM_GTHRESET_SPEEDUP, // Default: 1
		int SIM_VERSION, // Default: "1.0"
		int SLICE_CFG, // Default: 16'h0000
		int SLICE_NOISE_CTRL_0_LANE01, // Default: 16'h0000
		int SLICE_NOISE_CTRL_0_LANE23, // Default: 16'h0000
		int SLICE_NOISE_CTRL_1_LANE01, // Default: 16'h0000
		int SLICE_NOISE_CTRL_1_LANE23, // Default: 16'h0000
		int SLICE_NOISE_CTRL_2_LANE01, // Default: 16'h7FFF
		int SLICE_NOISE_CTRL_2_LANE23, // Default: 16'h7FFF
		int SLICE_TX_RESET_LANE01, // Default: 16'h0000
		int SLICE_TX_RESET_LANE23, // Default: 16'h0000
		int TERM_CTRL_LANE0, // Default: 16'h5007
		int TERM_CTRL_LANE1, // Default: 16'h5007
		int TERM_CTRL_LANE2, // Default: 16'h5007
		int TERM_CTRL_LANE3, // Default: 16'h5007
		int TX_CFG0_LANE0, // Default: 16'h203D
		int TX_CFG0_LANE1, // Default: 16'h203D
		int TX_CFG0_LANE2, // Default: 16'h203D
		int TX_CFG0_LANE3, // Default: 16'h203D
		int TX_CFG1_LANE0, // Default: 16'h0F00
		int TX_CFG1_LANE1, // Default: 16'h0F00
		int TX_CFG1_LANE2, // Default: 16'h0F00
		int TX_CFG1_LANE3, // Default: 16'h0F00
		int TX_CFG2_LANE0, // Default: 16'h0081
		int TX_CFG2_LANE1, // Default: 16'h0081
		int TX_CFG2_LANE2, // Default: 16'h0081
		int TX_CFG2_LANE3, // Default: 16'h0081
		int TX_CLK_SEL0_LANE0, // Default: 16'h2121
		int TX_CLK_SEL0_LANE1, // Default: 16'h2121
		int TX_CLK_SEL0_LANE2, // Default: 16'h2121
		int TX_CLK_SEL0_LANE3, // Default: 16'h2121
		int TX_CLK_SEL1_LANE0, // Default: 16'h2121
		int TX_CLK_SEL1_LANE1, // Default: 16'h2121
		int TX_CLK_SEL1_LANE2, // Default: 16'h2121
		int TX_CLK_SEL1_LANE3, // Default: 16'h2121
		int TX_DISABLE_LANE0, // Default: 16'h0000
		int TX_DISABLE_LANE1, // Default: 16'h0000
		int TX_DISABLE_LANE2, // Default: 16'h0000
		int TX_DISABLE_LANE3, // Default: 16'h0000
		int TX_FABRIC_WIDTH0, // Default: 6466
		int TX_FABRIC_WIDTH1, // Default: 6466
		int TX_FABRIC_WIDTH2, // Default: 6466
		int TX_FABRIC_WIDTH3, // Default: 6466
		int TX_P0P0S_CTRL, // Default: 16'h060C
		int TX_P1P2_CTRL, // Default: 16'h0C39
		int TX_PREEMPH_LANE0, // Default: 16'h00A1
		int TX_PREEMPH_LANE1, // Default: 16'h00A1
		int TX_PREEMPH_LANE2, // Default: 16'h00A1
		int TX_PREEMPH_LANE3, // Default: 16'h00A1
		int TX_PWR_RATE_OVRD_LANE0, // Default: 16'h0060
		int TX_PWR_RATE_OVRD_LANE1, // Default: 16'h0060
		int TX_PWR_RATE_OVRD_LANE2, // Default: 16'h0060
		int TX_PWR_RATE_OVRD_LANE3, // Default: 16'h0060
		//Verilog Ports in definition order:
		NetFlow* DRDY, // OUTPUT
		NetFlow* DRPDO, // OUTPUT
		NetFlow* GTHINITDONE, // OUTPUT
		NetFlow* MGMTPCSRDACK, // OUTPUT
		NetFlow* MGMTPCSRDDATA, // OUTPUT
		NetFlow* RXCODEERR0, // OUTPUT
		NetFlow* RXCODEERR1, // OUTPUT
		NetFlow* RXCODEERR2, // OUTPUT
		NetFlow* RXCODEERR3, // OUTPUT
		NetFlow* RXCTRL0, // OUTPUT
		NetFlow* RXCTRL1, // OUTPUT
		NetFlow* RXCTRL2, // OUTPUT
		NetFlow* RXCTRL3, // OUTPUT
		NetFlow* RXCTRLACK0, // OUTPUT
		NetFlow* RXCTRLACK1, // OUTPUT
		NetFlow* RXCTRLACK2, // OUTPUT
		NetFlow* RXCTRLACK3, // OUTPUT
		NetFlow* RXDATA0, // OUTPUT
		NetFlow* RXDATA1, // OUTPUT
		NetFlow* RXDATA2, // OUTPUT
		NetFlow* RXDATA3, // OUTPUT
		NetFlow* RXDATATAP0, // OUTPUT
		NetFlow* RXDATATAP1, // OUTPUT
		NetFlow* RXDATATAP2, // OUTPUT
		NetFlow* RXDATATAP3, // OUTPUT
		NetFlow* RXDISPERR0, // OUTPUT
		NetFlow* RXDISPERR1, // OUTPUT
		NetFlow* RXDISPERR2, // OUTPUT
		NetFlow* RXDISPERR3, // OUTPUT
		NetFlow* RXPCSCLKSMPL0, // OUTPUT
		NetFlow* RXPCSCLKSMPL1, // OUTPUT
		NetFlow* RXPCSCLKSMPL2, // OUTPUT
		NetFlow* RXPCSCLKSMPL3, // OUTPUT
		NetFlow* RXUSERCLKOUT0, // OUTPUT
		NetFlow* RXUSERCLKOUT1, // OUTPUT
		NetFlow* RXUSERCLKOUT2, // OUTPUT
		NetFlow* RXUSERCLKOUT3, // OUTPUT
		NetFlow* RXVALID0, // OUTPUT
		NetFlow* RXVALID1, // OUTPUT
		NetFlow* RXVALID2, // OUTPUT
		NetFlow* RXVALID3, // OUTPUT
		NetFlow* TSTPATH, // OUTPUT
		NetFlow* TSTREFCLKFAB, // OUTPUT
		NetFlow* TSTREFCLKOUT, // OUTPUT
		NetFlow* TXCTRLACK0, // OUTPUT
		NetFlow* TXCTRLACK1, // OUTPUT
		NetFlow* TXCTRLACK2, // OUTPUT
		NetFlow* TXCTRLACK3, // OUTPUT
		NetFlow* TXDATATAP10, // OUTPUT
		NetFlow* TXDATATAP11, // OUTPUT
		NetFlow* TXDATATAP12, // OUTPUT
		NetFlow* TXDATATAP13, // OUTPUT
		NetFlow* TXDATATAP20, // OUTPUT
		NetFlow* TXDATATAP21, // OUTPUT
		NetFlow* TXDATATAP22, // OUTPUT
		NetFlow* TXDATATAP23, // OUTPUT
		NetFlow* TXN0, // OUTPUT
		NetFlow* TXN1, // OUTPUT
		NetFlow* TXN2, // OUTPUT
		NetFlow* TXN3, // OUTPUT
		NetFlow* TXP0, // OUTPUT
		NetFlow* TXP1, // OUTPUT
		NetFlow* TXP2, // OUTPUT
		NetFlow* TXP3, // OUTPUT
		NetFlow* TXPCSCLKSMPL0, // OUTPUT
		NetFlow* TXPCSCLKSMPL1, // OUTPUT
		NetFlow* TXPCSCLKSMPL2, // OUTPUT
		NetFlow* TXPCSCLKSMPL3, // OUTPUT
		NetFlow* TXUSERCLKOUT0, // OUTPUT
		NetFlow* TXUSERCLKOUT1, // OUTPUT
		NetFlow* TXUSERCLKOUT2, // OUTPUT
		NetFlow* TXUSERCLKOUT3, // OUTPUT
		NetFlow* DADDR, // INPUT
		NetFlow* DCLK, // INPUT
		NetFlow* DEN, // INPUT
		NetFlow* DFETRAINCTRL0, // INPUT
		NetFlow* DFETRAINCTRL1, // INPUT
		NetFlow* DFETRAINCTRL2, // INPUT
		NetFlow* DFETRAINCTRL3, // INPUT
		NetFlow* DI, // INPUT
		NetFlow* DISABLEDRP, // INPUT
		NetFlow* DWE, // INPUT
		NetFlow* GTHINIT, // INPUT
		NetFlow* GTHRESET, // INPUT
		NetFlow* GTHX2LANE01, // INPUT
		NetFlow* GTHX2LANE23, // INPUT
		NetFlow* GTHX4LANE, // INPUT
		NetFlow* MGMTPCSLANESEL, // INPUT
		NetFlow* MGMTPCSMMDADDR, // INPUT
		NetFlow* MGMTPCSREGADDR, // INPUT
		NetFlow* MGMTPCSREGRD, // INPUT
		NetFlow* MGMTPCSREGWR, // INPUT
		NetFlow* MGMTPCSWRDATA, // INPUT
		NetFlow* PLLPCSCLKDIV, // INPUT
		NetFlow* PLLREFCLKSEL, // INPUT
		NetFlow* POWERDOWN0, // INPUT
		NetFlow* POWERDOWN1, // INPUT
		NetFlow* POWERDOWN2, // INPUT
		NetFlow* POWERDOWN3, // INPUT
		NetFlow* REFCLK, // INPUT
		NetFlow* RXBUFRESET0, // INPUT
		NetFlow* RXBUFRESET1, // INPUT
		NetFlow* RXBUFRESET2, // INPUT
		NetFlow* RXBUFRESET3, // INPUT
		NetFlow* RXENCOMMADET0, // INPUT
		NetFlow* RXENCOMMADET1, // INPUT
		NetFlow* RXENCOMMADET2, // INPUT
		NetFlow* RXENCOMMADET3, // INPUT
		NetFlow* RXN0, // INPUT
		NetFlow* RXN1, // INPUT
		NetFlow* RXN2, // INPUT
		NetFlow* RXN3, // INPUT
		NetFlow* RXP0, // INPUT
		NetFlow* RXP1, // INPUT
		NetFlow* RXP2, // INPUT
		NetFlow* RXP3, // INPUT
		NetFlow* RXPOLARITY0, // INPUT
		NetFlow* RXPOLARITY1, // INPUT
		NetFlow* RXPOLARITY2, // INPUT
		NetFlow* RXPOLARITY3, // INPUT
		NetFlow* RXPOWERDOWN0, // INPUT
		NetFlow* RXPOWERDOWN1, // INPUT
		NetFlow* RXPOWERDOWN2, // INPUT
		NetFlow* RXPOWERDOWN3, // INPUT
		NetFlow* RXRATE0, // INPUT
		NetFlow* RXRATE1, // INPUT
		NetFlow* RXRATE2, // INPUT
		NetFlow* RXRATE3, // INPUT
		NetFlow* RXSLIP0, // INPUT
		NetFlow* RXSLIP1, // INPUT
		NetFlow* RXSLIP2, // INPUT
		NetFlow* RXSLIP3, // INPUT
		NetFlow* RXUSERCLKIN0, // INPUT
		NetFlow* RXUSERCLKIN1, // INPUT
		NetFlow* RXUSERCLKIN2, // INPUT
		NetFlow* RXUSERCLKIN3, // INPUT
		NetFlow* SAMPLERATE0, // INPUT
		NetFlow* SAMPLERATE1, // INPUT
		NetFlow* SAMPLERATE2, // INPUT
		NetFlow* SAMPLERATE3, // INPUT
		NetFlow* TXBUFRESET0, // INPUT
		NetFlow* TXBUFRESET1, // INPUT
		NetFlow* TXBUFRESET2, // INPUT
		NetFlow* TXBUFRESET3, // INPUT
		NetFlow* TXCTRL0, // INPUT
		NetFlow* TXCTRL1, // INPUT
		NetFlow* TXCTRL2, // INPUT
		NetFlow* TXCTRL3, // INPUT
		NetFlow* TXDATA0, // INPUT
		NetFlow* TXDATA1, // INPUT
		NetFlow* TXDATA2, // INPUT
		NetFlow* TXDATA3, // INPUT
		NetFlow* TXDATAMSB0, // INPUT
		NetFlow* TXDATAMSB1, // INPUT
		NetFlow* TXDATAMSB2, // INPUT
		NetFlow* TXDATAMSB3, // INPUT
		NetFlow* TXDEEMPH0, // INPUT
		NetFlow* TXDEEMPH1, // INPUT
		NetFlow* TXDEEMPH2, // INPUT
		NetFlow* TXDEEMPH3, // INPUT
		NetFlow* TXMARGIN0, // INPUT
		NetFlow* TXMARGIN1, // INPUT
		NetFlow* TXMARGIN2, // INPUT
		NetFlow* TXMARGIN3, // INPUT
		NetFlow* TXPOWERDOWN0, // INPUT
		NetFlow* TXPOWERDOWN1, // INPUT
		NetFlow* TXPOWERDOWN2, // INPUT
		NetFlow* TXPOWERDOWN3, // INPUT
		NetFlow* TXRATE0, // INPUT
		NetFlow* TXRATE1, // INPUT
		NetFlow* TXRATE2, // INPUT
		NetFlow* TXRATE3, // INPUT
		NetFlow* TXUSERCLKIN0, // INPUT
		NetFlow* TXUSERCLKIN1, // INPUT
		NetFlow* TXUSERCLKIN2, // INPUT
		NetFlow* TXUSERCLKIN3 // INPUT
		){
	
	// Assign parameters and ports: 
	//Verilog Parameters:
		this->LOC = LOC; // Default: "UNPLACED"
		this->BER_CONST_PTRN0 = BER_CONST_PTRN0; // Default: 16'h0000
		this->BER_CONST_PTRN1 = BER_CONST_PTRN1; // Default: 16'h0000
		this->BUFFER_CONFIG_LANE0 = BUFFER_CONFIG_LANE0; // Default: 16'h4004
		this->BUFFER_CONFIG_LANE1 = BUFFER_CONFIG_LANE1; // Default: 16'h4004
		this->BUFFER_CONFIG_LANE2 = BUFFER_CONFIG_LANE2; // Default: 16'h4004
		this->BUFFER_CONFIG_LANE3 = BUFFER_CONFIG_LANE3; // Default: 16'h4004
		this->DFE_TRAIN_CTRL_LANE0 = DFE_TRAIN_CTRL_LANE0; // Default: 16'h0000
		this->DFE_TRAIN_CTRL_LANE1 = DFE_TRAIN_CTRL_LANE1; // Default: 16'h0000
		this->DFE_TRAIN_CTRL_LANE2 = DFE_TRAIN_CTRL_LANE2; // Default: 16'h0000
		this->DFE_TRAIN_CTRL_LANE3 = DFE_TRAIN_CTRL_LANE3; // Default: 16'h0000
		this->DLL_CFG0 = DLL_CFG0; // Default: 16'h8202
		this->DLL_CFG1 = DLL_CFG1; // Default: 16'h0000
		this->E10GBASEKR_LD_COEFF_UPD_LANE0 = E10GBASEKR_LD_COEFF_UPD_LANE0; // Default: 16'h0000
		this->E10GBASEKR_LD_COEFF_UPD_LANE1 = E10GBASEKR_LD_COEFF_UPD_LANE1; // Default: 16'h0000
		this->E10GBASEKR_LD_COEFF_UPD_LANE2 = E10GBASEKR_LD_COEFF_UPD_LANE2; // Default: 16'h0000
		this->E10GBASEKR_LD_COEFF_UPD_LANE3 = E10GBASEKR_LD_COEFF_UPD_LANE3; // Default: 16'h0000
		this->E10GBASEKR_LP_COEFF_UPD_LANE0 = E10GBASEKR_LP_COEFF_UPD_LANE0; // Default: 16'h0000
		this->E10GBASEKR_LP_COEFF_UPD_LANE1 = E10GBASEKR_LP_COEFF_UPD_LANE1; // Default: 16'h0000
		this->E10GBASEKR_LP_COEFF_UPD_LANE2 = E10GBASEKR_LP_COEFF_UPD_LANE2; // Default: 16'h0000
		this->E10GBASEKR_LP_COEFF_UPD_LANE3 = E10GBASEKR_LP_COEFF_UPD_LANE3; // Default: 16'h0000
		this->E10GBASEKR_PMA_CTRL_LANE0 = E10GBASEKR_PMA_CTRL_LANE0; // Default: 16'h0002
		this->E10GBASEKR_PMA_CTRL_LANE1 = E10GBASEKR_PMA_CTRL_LANE1; // Default: 16'h0002
		this->E10GBASEKR_PMA_CTRL_LANE2 = E10GBASEKR_PMA_CTRL_LANE2; // Default: 16'h0002
		this->E10GBASEKR_PMA_CTRL_LANE3 = E10GBASEKR_PMA_CTRL_LANE3; // Default: 16'h0002
		this->E10GBASEKX_CTRL_LANE0 = E10GBASEKX_CTRL_LANE0; // Default: 16'h0000
		this->E10GBASEKX_CTRL_LANE1 = E10GBASEKX_CTRL_LANE1; // Default: 16'h0000
		this->E10GBASEKX_CTRL_LANE2 = E10GBASEKX_CTRL_LANE2; // Default: 16'h0000
		this->E10GBASEKX_CTRL_LANE3 = E10GBASEKX_CTRL_LANE3; // Default: 16'h0000
		this->E10GBASER_PCS_CFG_LANE0 = E10GBASER_PCS_CFG_LANE0; // Default: 16'h070C
		this->E10GBASER_PCS_CFG_LANE1 = E10GBASER_PCS_CFG_LANE1; // Default: 16'h070C
		this->E10GBASER_PCS_CFG_LANE2 = E10GBASER_PCS_CFG_LANE2; // Default: 16'h070C
		this->E10GBASER_PCS_CFG_LANE3 = E10GBASER_PCS_CFG_LANE3; // Default: 16'h070C
		this->E10GBASER_PCS_SEEDA0_LANE0 = E10GBASER_PCS_SEEDA0_LANE0; // Default: 16'h0001
		this->E10GBASER_PCS_SEEDA0_LANE1 = E10GBASER_PCS_SEEDA0_LANE1; // Default: 16'h0001
		this->E10GBASER_PCS_SEEDA0_LANE2 = E10GBASER_PCS_SEEDA0_LANE2; // Default: 16'h0001
		this->E10GBASER_PCS_SEEDA0_LANE3 = E10GBASER_PCS_SEEDA0_LANE3; // Default: 16'h0001
		this->E10GBASER_PCS_SEEDA1_LANE0 = E10GBASER_PCS_SEEDA1_LANE0; // Default: 16'h0000
		this->E10GBASER_PCS_SEEDA1_LANE1 = E10GBASER_PCS_SEEDA1_LANE1; // Default: 16'h0000
		this->E10GBASER_PCS_SEEDA1_LANE2 = E10GBASER_PCS_SEEDA1_LANE2; // Default: 16'h0000
		this->E10GBASER_PCS_SEEDA1_LANE3 = E10GBASER_PCS_SEEDA1_LANE3; // Default: 16'h0000
		this->E10GBASER_PCS_SEEDA2_LANE0 = E10GBASER_PCS_SEEDA2_LANE0; // Default: 16'h0000
		this->E10GBASER_PCS_SEEDA2_LANE1 = E10GBASER_PCS_SEEDA2_LANE1; // Default: 16'h0000
		this->E10GBASER_PCS_SEEDA2_LANE2 = E10GBASER_PCS_SEEDA2_LANE2; // Default: 16'h0000
		this->E10GBASER_PCS_SEEDA2_LANE3 = E10GBASER_PCS_SEEDA2_LANE3; // Default: 16'h0000
		this->E10GBASER_PCS_SEEDA3_LANE0 = E10GBASER_PCS_SEEDA3_LANE0; // Default: 16'h0000
		this->E10GBASER_PCS_SEEDA3_LANE1 = E10GBASER_PCS_SEEDA3_LANE1; // Default: 16'h0000
		this->E10GBASER_PCS_SEEDA3_LANE2 = E10GBASER_PCS_SEEDA3_LANE2; // Default: 16'h0000
		this->E10GBASER_PCS_SEEDA3_LANE3 = E10GBASER_PCS_SEEDA3_LANE3; // Default: 16'h0000
		this->E10GBASER_PCS_SEEDB0_LANE0 = E10GBASER_PCS_SEEDB0_LANE0; // Default: 16'h0001
		this->E10GBASER_PCS_SEEDB0_LANE1 = E10GBASER_PCS_SEEDB0_LANE1; // Default: 16'h0001
		this->E10GBASER_PCS_SEEDB0_LANE2 = E10GBASER_PCS_SEEDB0_LANE2; // Default: 16'h0001
		this->E10GBASER_PCS_SEEDB0_LANE3 = E10GBASER_PCS_SEEDB0_LANE3; // Default: 16'h0001
		this->E10GBASER_PCS_SEEDB1_LANE0 = E10GBASER_PCS_SEEDB1_LANE0; // Default: 16'h0000
		this->E10GBASER_PCS_SEEDB1_LANE1 = E10GBASER_PCS_SEEDB1_LANE1; // Default: 16'h0000
		this->E10GBASER_PCS_SEEDB1_LANE2 = E10GBASER_PCS_SEEDB1_LANE2; // Default: 16'h0000
		this->E10GBASER_PCS_SEEDB1_LANE3 = E10GBASER_PCS_SEEDB1_LANE3; // Default: 16'h0000
		this->E10GBASER_PCS_SEEDB2_LANE0 = E10GBASER_PCS_SEEDB2_LANE0; // Default: 16'h0000
		this->E10GBASER_PCS_SEEDB2_LANE1 = E10GBASER_PCS_SEEDB2_LANE1; // Default: 16'h0000
		this->E10GBASER_PCS_SEEDB2_LANE2 = E10GBASER_PCS_SEEDB2_LANE2; // Default: 16'h0000
		this->E10GBASER_PCS_SEEDB2_LANE3 = E10GBASER_PCS_SEEDB2_LANE3; // Default: 16'h0000
		this->E10GBASER_PCS_SEEDB3_LANE0 = E10GBASER_PCS_SEEDB3_LANE0; // Default: 16'h0000
		this->E10GBASER_PCS_SEEDB3_LANE1 = E10GBASER_PCS_SEEDB3_LANE1; // Default: 16'h0000
		this->E10GBASER_PCS_SEEDB3_LANE2 = E10GBASER_PCS_SEEDB3_LANE2; // Default: 16'h0000
		this->E10GBASER_PCS_SEEDB3_LANE3 = E10GBASER_PCS_SEEDB3_LANE3; // Default: 16'h0000
		this->E10GBASER_PCS_TEST_CTRL_LANE0 = E10GBASER_PCS_TEST_CTRL_LANE0; // Default: 16'h0000
		this->E10GBASER_PCS_TEST_CTRL_LANE1 = E10GBASER_PCS_TEST_CTRL_LANE1; // Default: 16'h0000
		this->E10GBASER_PCS_TEST_CTRL_LANE2 = E10GBASER_PCS_TEST_CTRL_LANE2; // Default: 16'h0000
		this->E10GBASER_PCS_TEST_CTRL_LANE3 = E10GBASER_PCS_TEST_CTRL_LANE3; // Default: 16'h0000
		this->E10GBASEX_PCS_TSTCTRL_LANE0 = E10GBASEX_PCS_TSTCTRL_LANE0; // Default: 16'h0000
		this->E10GBASEX_PCS_TSTCTRL_LANE1 = E10GBASEX_PCS_TSTCTRL_LANE1; // Default: 16'h0000
		this->E10GBASEX_PCS_TSTCTRL_LANE2 = E10GBASEX_PCS_TSTCTRL_LANE2; // Default: 16'h0000
		this->E10GBASEX_PCS_TSTCTRL_LANE3 = E10GBASEX_PCS_TSTCTRL_LANE3; // Default: 16'h0000
		this->GLBL0_NOISE_CTRL = GLBL0_NOISE_CTRL; // Default: 16'hF0B8
		this->GLBL_AMON_SEL = GLBL_AMON_SEL; // Default: 16'h0000
		this->GLBL_DMON_SEL = GLBL_DMON_SEL; // Default: 16'h0200
		this->GLBL_PWR_CTRL = GLBL_PWR_CTRL; // Default: 16'h0000
		this->GTH_CFG_PWRUP_LANE0 = GTH_CFG_PWRUP_LANE0; // Default: 1'b1
		this->GTH_CFG_PWRUP_LANE1 = GTH_CFG_PWRUP_LANE1; // Default: 1'b1
		this->GTH_CFG_PWRUP_LANE2 = GTH_CFG_PWRUP_LANE2; // Default: 1'b1
		this->GTH_CFG_PWRUP_LANE3 = GTH_CFG_PWRUP_LANE3; // Default: 1'b1
		this->LANE_AMON_SEL = LANE_AMON_SEL; // Default: 16'h00F0
		this->LANE_DMON_SEL = LANE_DMON_SEL; // Default: 16'h0000
		this->LANE_LNK_CFGOVRD = LANE_LNK_CFGOVRD; // Default: 16'h0000
		this->LANE_PWR_CTRL_LANE0 = LANE_PWR_CTRL_LANE0; // Default: 16'h0400
		this->LANE_PWR_CTRL_LANE1 = LANE_PWR_CTRL_LANE1; // Default: 16'h0400
		this->LANE_PWR_CTRL_LANE2 = LANE_PWR_CTRL_LANE2; // Default: 16'h0400
		this->LANE_PWR_CTRL_LANE3 = LANE_PWR_CTRL_LANE3; // Default: 16'h0400
		this->LNK_TRN_CFG_LANE0 = LNK_TRN_CFG_LANE0; // Default: 16'h0000
		this->LNK_TRN_CFG_LANE1 = LNK_TRN_CFG_LANE1; // Default: 16'h0000
		this->LNK_TRN_CFG_LANE2 = LNK_TRN_CFG_LANE2; // Default: 16'h0000
		this->LNK_TRN_CFG_LANE3 = LNK_TRN_CFG_LANE3; // Default: 16'h0000
		this->LNK_TRN_COEFF_REQ_LANE0 = LNK_TRN_COEFF_REQ_LANE0; // Default: 16'h0000
		this->LNK_TRN_COEFF_REQ_LANE1 = LNK_TRN_COEFF_REQ_LANE1; // Default: 16'h0000
		this->LNK_TRN_COEFF_REQ_LANE2 = LNK_TRN_COEFF_REQ_LANE2; // Default: 16'h0000
		this->LNK_TRN_COEFF_REQ_LANE3 = LNK_TRN_COEFF_REQ_LANE3; // Default: 16'h0000
		this->MISC_CFG = MISC_CFG; // Default: 16'h0008
		this->MODE_CFG1 = MODE_CFG1; // Default: 16'h0000
		this->MODE_CFG2 = MODE_CFG2; // Default: 16'h0000
		this->MODE_CFG3 = MODE_CFG3; // Default: 16'h0000
		this->MODE_CFG4 = MODE_CFG4; // Default: 16'h0000
		this->MODE_CFG5 = MODE_CFG5; // Default: 16'h0000
		this->MODE_CFG6 = MODE_CFG6; // Default: 16'h0000
		this->MODE_CFG7 = MODE_CFG7; // Default: 16'h0000
		this->PCS_ABILITY_LANE0 = PCS_ABILITY_LANE0; // Default: 16'h0010
		this->PCS_ABILITY_LANE1 = PCS_ABILITY_LANE1; // Default: 16'h0010
		this->PCS_ABILITY_LANE2 = PCS_ABILITY_LANE2; // Default: 16'h0010
		this->PCS_ABILITY_LANE3 = PCS_ABILITY_LANE3; // Default: 16'h0010
		this->PCS_CTRL1_LANE0 = PCS_CTRL1_LANE0; // Default: 16'h2040
		this->PCS_CTRL1_LANE1 = PCS_CTRL1_LANE1; // Default: 16'h2040
		this->PCS_CTRL1_LANE2 = PCS_CTRL1_LANE2; // Default: 16'h2040
		this->PCS_CTRL1_LANE3 = PCS_CTRL1_LANE3; // Default: 16'h2040
		this->PCS_CTRL2_LANE0 = PCS_CTRL2_LANE0; // Default: 16'h0000
		this->PCS_CTRL2_LANE1 = PCS_CTRL2_LANE1; // Default: 16'h0000
		this->PCS_CTRL2_LANE2 = PCS_CTRL2_LANE2; // Default: 16'h0000
		this->PCS_CTRL2_LANE3 = PCS_CTRL2_LANE3; // Default: 16'h0000
		this->PCS_MISC_CFG_0_LANE0 = PCS_MISC_CFG_0_LANE0; // Default: 16'h1116
		this->PCS_MISC_CFG_0_LANE1 = PCS_MISC_CFG_0_LANE1; // Default: 16'h1116
		this->PCS_MISC_CFG_0_LANE2 = PCS_MISC_CFG_0_LANE2; // Default: 16'h1116
		this->PCS_MISC_CFG_0_LANE3 = PCS_MISC_CFG_0_LANE3; // Default: 16'h1116
		this->PCS_MISC_CFG_1_LANE0 = PCS_MISC_CFG_1_LANE0; // Default: 16'h0000
		this->PCS_MISC_CFG_1_LANE1 = PCS_MISC_CFG_1_LANE1; // Default: 16'h0000
		this->PCS_MISC_CFG_1_LANE2 = PCS_MISC_CFG_1_LANE2; // Default: 16'h0000
		this->PCS_MISC_CFG_1_LANE3 = PCS_MISC_CFG_1_LANE3; // Default: 16'h0000
		this->PCS_MODE_LANE0 = PCS_MODE_LANE0; // Default: 16'h0000
		this->PCS_MODE_LANE1 = PCS_MODE_LANE1; // Default: 16'h0000
		this->PCS_MODE_LANE2 = PCS_MODE_LANE2; // Default: 16'h0000
		this->PCS_MODE_LANE3 = PCS_MODE_LANE3; // Default: 16'h0000
		this->PCS_RESET_1_LANE0 = PCS_RESET_1_LANE0; // Default: 16'h0002
		this->PCS_RESET_1_LANE1 = PCS_RESET_1_LANE1; // Default: 16'h0002
		this->PCS_RESET_1_LANE2 = PCS_RESET_1_LANE2; // Default: 16'h0002
		this->PCS_RESET_1_LANE3 = PCS_RESET_1_LANE3; // Default: 16'h0002
		this->PCS_RESET_LANE0 = PCS_RESET_LANE0; // Default: 16'h0000
		this->PCS_RESET_LANE1 = PCS_RESET_LANE1; // Default: 16'h0000
		this->PCS_RESET_LANE2 = PCS_RESET_LANE2; // Default: 16'h0000
		this->PCS_RESET_LANE3 = PCS_RESET_LANE3; // Default: 16'h0000
		this->PCS_TYPE_LANE0 = PCS_TYPE_LANE0; // Default: 16'h002C
		this->PCS_TYPE_LANE1 = PCS_TYPE_LANE1; // Default: 16'h002C
		this->PCS_TYPE_LANE2 = PCS_TYPE_LANE2; // Default: 16'h002C
		this->PCS_TYPE_LANE3 = PCS_TYPE_LANE3; // Default: 16'h002C
		this->PLL_CFG0 = PLL_CFG0; // Default: 16'h95DF
		this->PLL_CFG1 = PLL_CFG1; // Default: 16'h81C0
		this->PLL_CFG2 = PLL_CFG2; // Default: 16'h0424
		this->PMA_CTRL1_LANE0 = PMA_CTRL1_LANE0; // Default: 16'h0000
		this->PMA_CTRL1_LANE1 = PMA_CTRL1_LANE1; // Default: 16'h0000
		this->PMA_CTRL1_LANE2 = PMA_CTRL1_LANE2; // Default: 16'h0000
		this->PMA_CTRL1_LANE3 = PMA_CTRL1_LANE3; // Default: 16'h0000
		this->PMA_CTRL2_LANE0 = PMA_CTRL2_LANE0; // Default: 16'h000B
		this->PMA_CTRL2_LANE1 = PMA_CTRL2_LANE1; // Default: 16'h000B
		this->PMA_CTRL2_LANE2 = PMA_CTRL2_LANE2; // Default: 16'h000B
		this->PMA_CTRL2_LANE3 = PMA_CTRL2_LANE3; // Default: 16'h000B
		this->PMA_LPBK_CTRL_LANE0 = PMA_LPBK_CTRL_LANE0; // Default: 16'h0004
		this->PMA_LPBK_CTRL_LANE1 = PMA_LPBK_CTRL_LANE1; // Default: 16'h0004
		this->PMA_LPBK_CTRL_LANE2 = PMA_LPBK_CTRL_LANE2; // Default: 16'h0004
		this->PMA_LPBK_CTRL_LANE3 = PMA_LPBK_CTRL_LANE3; // Default: 16'h0004
		this->PRBS_BER_CFG0_LANE0 = PRBS_BER_CFG0_LANE0; // Default: 16'h0000
		this->PRBS_BER_CFG0_LANE1 = PRBS_BER_CFG0_LANE1; // Default: 16'h0000
		this->PRBS_BER_CFG0_LANE2 = PRBS_BER_CFG0_LANE2; // Default: 16'h0000
		this->PRBS_BER_CFG0_LANE3 = PRBS_BER_CFG0_LANE3; // Default: 16'h0000
		this->PRBS_BER_CFG1_LANE0 = PRBS_BER_CFG1_LANE0; // Default: 16'h0000
		this->PRBS_BER_CFG1_LANE1 = PRBS_BER_CFG1_LANE1; // Default: 16'h0000
		this->PRBS_BER_CFG1_LANE2 = PRBS_BER_CFG1_LANE2; // Default: 16'h0000
		this->PRBS_BER_CFG1_LANE3 = PRBS_BER_CFG1_LANE3; // Default: 16'h0000
		this->PRBS_CFG_LANE0 = PRBS_CFG_LANE0; // Default: 16'h000A
		this->PRBS_CFG_LANE1 = PRBS_CFG_LANE1; // Default: 16'h000A
		this->PRBS_CFG_LANE2 = PRBS_CFG_LANE2; // Default: 16'h000A
		this->PRBS_CFG_LANE3 = PRBS_CFG_LANE3; // Default: 16'h000A
		this->PTRN_CFG0_LSB = PTRN_CFG0_LSB; // Default: 16'h5555
		this->PTRN_CFG0_MSB = PTRN_CFG0_MSB; // Default: 16'h5555
		this->PTRN_LEN_CFG = PTRN_LEN_CFG; // Default: 16'h001F
		this->PWRUP_DLY = PWRUP_DLY; // Default: 16'h0000
		this->RX_AEQ_VAL0_LANE0 = RX_AEQ_VAL0_LANE0; // Default: 16'h03C0
		this->RX_AEQ_VAL0_LANE1 = RX_AEQ_VAL0_LANE1; // Default: 16'h03C0
		this->RX_AEQ_VAL0_LANE2 = RX_AEQ_VAL0_LANE2; // Default: 16'h03C0
		this->RX_AEQ_VAL0_LANE3 = RX_AEQ_VAL0_LANE3; // Default: 16'h03C0
		this->RX_AEQ_VAL1_LANE0 = RX_AEQ_VAL1_LANE0; // Default: 16'h0000
		this->RX_AEQ_VAL1_LANE1 = RX_AEQ_VAL1_LANE1; // Default: 16'h0000
		this->RX_AEQ_VAL1_LANE2 = RX_AEQ_VAL1_LANE2; // Default: 16'h0000
		this->RX_AEQ_VAL1_LANE3 = RX_AEQ_VAL1_LANE3; // Default: 16'h0000
		this->RX_AGC_CTRL_LANE0 = RX_AGC_CTRL_LANE0; // Default: 16'h0000
		this->RX_AGC_CTRL_LANE1 = RX_AGC_CTRL_LANE1; // Default: 16'h0000
		this->RX_AGC_CTRL_LANE2 = RX_AGC_CTRL_LANE2; // Default: 16'h0000
		this->RX_AGC_CTRL_LANE3 = RX_AGC_CTRL_LANE3; // Default: 16'h0000
		this->RX_CDR_CTRL0_LANE0 = RX_CDR_CTRL0_LANE0; // Default: 16'h0005
		this->RX_CDR_CTRL0_LANE1 = RX_CDR_CTRL0_LANE1; // Default: 16'h0005
		this->RX_CDR_CTRL0_LANE2 = RX_CDR_CTRL0_LANE2; // Default: 16'h0005
		this->RX_CDR_CTRL0_LANE3 = RX_CDR_CTRL0_LANE3; // Default: 16'h0005
		this->RX_CDR_CTRL1_LANE0 = RX_CDR_CTRL1_LANE0; // Default: 16'h4200
		this->RX_CDR_CTRL1_LANE1 = RX_CDR_CTRL1_LANE1; // Default: 16'h4200
		this->RX_CDR_CTRL1_LANE2 = RX_CDR_CTRL1_LANE2; // Default: 16'h4200
		this->RX_CDR_CTRL1_LANE3 = RX_CDR_CTRL1_LANE3; // Default: 16'h4200
		this->RX_CDR_CTRL2_LANE0 = RX_CDR_CTRL2_LANE0; // Default: 16'h2000
		this->RX_CDR_CTRL2_LANE1 = RX_CDR_CTRL2_LANE1; // Default: 16'h2000
		this->RX_CDR_CTRL2_LANE2 = RX_CDR_CTRL2_LANE2; // Default: 16'h2000
		this->RX_CDR_CTRL2_LANE3 = RX_CDR_CTRL2_LANE3; // Default: 16'h2000
		this->RX_CFG0_LANE0 = RX_CFG0_LANE0; // Default: 16'h0500
		this->RX_CFG0_LANE1 = RX_CFG0_LANE1; // Default: 16'h0500
		this->RX_CFG0_LANE2 = RX_CFG0_LANE2; // Default: 16'h0500
		this->RX_CFG0_LANE3 = RX_CFG0_LANE3; // Default: 16'h0500
		this->RX_CFG1_LANE0 = RX_CFG1_LANE0; // Default: 16'h821F
		this->RX_CFG1_LANE1 = RX_CFG1_LANE1; // Default: 16'h821F
		this->RX_CFG1_LANE2 = RX_CFG1_LANE2; // Default: 16'h821F
		this->RX_CFG1_LANE3 = RX_CFG1_LANE3; // Default: 16'h821F
		this->RX_CFG2_LANE0 = RX_CFG2_LANE0; // Default: 16'h1001
		this->RX_CFG2_LANE1 = RX_CFG2_LANE1; // Default: 16'h1001
		this->RX_CFG2_LANE2 = RX_CFG2_LANE2; // Default: 16'h1001
		this->RX_CFG2_LANE3 = RX_CFG2_LANE3; // Default: 16'h1001
		this->RX_CTLE_CTRL_LANE0 = RX_CTLE_CTRL_LANE0; // Default: 16'h008F
		this->RX_CTLE_CTRL_LANE1 = RX_CTLE_CTRL_LANE1; // Default: 16'h008F
		this->RX_CTLE_CTRL_LANE2 = RX_CTLE_CTRL_LANE2; // Default: 16'h008F
		this->RX_CTLE_CTRL_LANE3 = RX_CTLE_CTRL_LANE3; // Default: 16'h008F
		this->RX_CTRL_OVRD_LANE0 = RX_CTRL_OVRD_LANE0; // Default: 16'h000C
		this->RX_CTRL_OVRD_LANE1 = RX_CTRL_OVRD_LANE1; // Default: 16'h000C
		this->RX_CTRL_OVRD_LANE2 = RX_CTRL_OVRD_LANE2; // Default: 16'h000C
		this->RX_CTRL_OVRD_LANE3 = RX_CTRL_OVRD_LANE3; // Default: 16'h000C
		this->RX_FABRIC_WIDTH0 = RX_FABRIC_WIDTH0; // Default: 6466
		this->RX_FABRIC_WIDTH1 = RX_FABRIC_WIDTH1; // Default: 6466
		this->RX_FABRIC_WIDTH2 = RX_FABRIC_WIDTH2; // Default: 6466
		this->RX_FABRIC_WIDTH3 = RX_FABRIC_WIDTH3; // Default: 6466
		this->RX_LOOP_CTRL_LANE0 = RX_LOOP_CTRL_LANE0; // Default: 16'h007F
		this->RX_LOOP_CTRL_LANE1 = RX_LOOP_CTRL_LANE1; // Default: 16'h007F
		this->RX_LOOP_CTRL_LANE2 = RX_LOOP_CTRL_LANE2; // Default: 16'h007F
		this->RX_LOOP_CTRL_LANE3 = RX_LOOP_CTRL_LANE3; // Default: 16'h007F
		this->RX_MVAL0_LANE0 = RX_MVAL0_LANE0; // Default: 16'h0000
		this->RX_MVAL0_LANE1 = RX_MVAL0_LANE1; // Default: 16'h0000
		this->RX_MVAL0_LANE2 = RX_MVAL0_LANE2; // Default: 16'h0000
		this->RX_MVAL0_LANE3 = RX_MVAL0_LANE3; // Default: 16'h0000
		this->RX_MVAL1_LANE0 = RX_MVAL1_LANE0; // Default: 16'h0000
		this->RX_MVAL1_LANE1 = RX_MVAL1_LANE1; // Default: 16'h0000
		this->RX_MVAL1_LANE2 = RX_MVAL1_LANE2; // Default: 16'h0000
		this->RX_MVAL1_LANE3 = RX_MVAL1_LANE3; // Default: 16'h0000
		this->RX_P0S_CTRL = RX_P0S_CTRL; // Default: 16'h1206
		this->RX_P0_CTRL = RX_P0_CTRL; // Default: 16'h11F0
		this->RX_P1_CTRL = RX_P1_CTRL; // Default: 16'h120F
		this->RX_P2_CTRL = RX_P2_CTRL; // Default: 16'h0E0F
		this->RX_PI_CTRL0 = RX_PI_CTRL0; // Default: 16'hD2F0
		this->RX_PI_CTRL1 = RX_PI_CTRL1; // Default: 16'h0080
		this->SIM_GTHRESET_SPEEDUP = SIM_GTHRESET_SPEEDUP; // Default: 1
		this->SIM_VERSION = SIM_VERSION; // Default: "1.0"
		this->SLICE_CFG = SLICE_CFG; // Default: 16'h0000
		this->SLICE_NOISE_CTRL_0_LANE01 = SLICE_NOISE_CTRL_0_LANE01; // Default: 16'h0000
		this->SLICE_NOISE_CTRL_0_LANE23 = SLICE_NOISE_CTRL_0_LANE23; // Default: 16'h0000
		this->SLICE_NOISE_CTRL_1_LANE01 = SLICE_NOISE_CTRL_1_LANE01; // Default: 16'h0000
		this->SLICE_NOISE_CTRL_1_LANE23 = SLICE_NOISE_CTRL_1_LANE23; // Default: 16'h0000
		this->SLICE_NOISE_CTRL_2_LANE01 = SLICE_NOISE_CTRL_2_LANE01; // Default: 16'h7FFF
		this->SLICE_NOISE_CTRL_2_LANE23 = SLICE_NOISE_CTRL_2_LANE23; // Default: 16'h7FFF
		this->SLICE_TX_RESET_LANE01 = SLICE_TX_RESET_LANE01; // Default: 16'h0000
		this->SLICE_TX_RESET_LANE23 = SLICE_TX_RESET_LANE23; // Default: 16'h0000
		this->TERM_CTRL_LANE0 = TERM_CTRL_LANE0; // Default: 16'h5007
		this->TERM_CTRL_LANE1 = TERM_CTRL_LANE1; // Default: 16'h5007
		this->TERM_CTRL_LANE2 = TERM_CTRL_LANE2; // Default: 16'h5007
		this->TERM_CTRL_LANE3 = TERM_CTRL_LANE3; // Default: 16'h5007
		this->TX_CFG0_LANE0 = TX_CFG0_LANE0; // Default: 16'h203D
		this->TX_CFG0_LANE1 = TX_CFG0_LANE1; // Default: 16'h203D
		this->TX_CFG0_LANE2 = TX_CFG0_LANE2; // Default: 16'h203D
		this->TX_CFG0_LANE3 = TX_CFG0_LANE3; // Default: 16'h203D
		this->TX_CFG1_LANE0 = TX_CFG1_LANE0; // Default: 16'h0F00
		this->TX_CFG1_LANE1 = TX_CFG1_LANE1; // Default: 16'h0F00
		this->TX_CFG1_LANE2 = TX_CFG1_LANE2; // Default: 16'h0F00
		this->TX_CFG1_LANE3 = TX_CFG1_LANE3; // Default: 16'h0F00
		this->TX_CFG2_LANE0 = TX_CFG2_LANE0; // Default: 16'h0081
		this->TX_CFG2_LANE1 = TX_CFG2_LANE1; // Default: 16'h0081
		this->TX_CFG2_LANE2 = TX_CFG2_LANE2; // Default: 16'h0081
		this->TX_CFG2_LANE3 = TX_CFG2_LANE3; // Default: 16'h0081
		this->TX_CLK_SEL0_LANE0 = TX_CLK_SEL0_LANE0; // Default: 16'h2121
		this->TX_CLK_SEL0_LANE1 = TX_CLK_SEL0_LANE1; // Default: 16'h2121
		this->TX_CLK_SEL0_LANE2 = TX_CLK_SEL0_LANE2; // Default: 16'h2121
		this->TX_CLK_SEL0_LANE3 = TX_CLK_SEL0_LANE3; // Default: 16'h2121
		this->TX_CLK_SEL1_LANE0 = TX_CLK_SEL1_LANE0; // Default: 16'h2121
		this->TX_CLK_SEL1_LANE1 = TX_CLK_SEL1_LANE1; // Default: 16'h2121
		this->TX_CLK_SEL1_LANE2 = TX_CLK_SEL1_LANE2; // Default: 16'h2121
		this->TX_CLK_SEL1_LANE3 = TX_CLK_SEL1_LANE3; // Default: 16'h2121
		this->TX_DISABLE_LANE0 = TX_DISABLE_LANE0; // Default: 16'h0000
		this->TX_DISABLE_LANE1 = TX_DISABLE_LANE1; // Default: 16'h0000
		this->TX_DISABLE_LANE2 = TX_DISABLE_LANE2; // Default: 16'h0000
		this->TX_DISABLE_LANE3 = TX_DISABLE_LANE3; // Default: 16'h0000
		this->TX_FABRIC_WIDTH0 = TX_FABRIC_WIDTH0; // Default: 6466
		this->TX_FABRIC_WIDTH1 = TX_FABRIC_WIDTH1; // Default: 6466
		this->TX_FABRIC_WIDTH2 = TX_FABRIC_WIDTH2; // Default: 6466
		this->TX_FABRIC_WIDTH3 = TX_FABRIC_WIDTH3; // Default: 6466
		this->TX_P0P0S_CTRL = TX_P0P0S_CTRL; // Default: 16'h060C
		this->TX_P1P2_CTRL = TX_P1P2_CTRL; // Default: 16'h0C39
		this->TX_PREEMPH_LANE0 = TX_PREEMPH_LANE0; // Default: 16'h00A1
		this->TX_PREEMPH_LANE1 = TX_PREEMPH_LANE1; // Default: 16'h00A1
		this->TX_PREEMPH_LANE2 = TX_PREEMPH_LANE2; // Default: 16'h00A1
		this->TX_PREEMPH_LANE3 = TX_PREEMPH_LANE3; // Default: 16'h00A1
		this->TX_PWR_RATE_OVRD_LANE0 = TX_PWR_RATE_OVRD_LANE0; // Default: 16'h0060
		this->TX_PWR_RATE_OVRD_LANE1 = TX_PWR_RATE_OVRD_LANE1; // Default: 16'h0060
		this->TX_PWR_RATE_OVRD_LANE2 = TX_PWR_RATE_OVRD_LANE2; // Default: 16'h0060
		this->TX_PWR_RATE_OVRD_LANE3 = TX_PWR_RATE_OVRD_LANE3; // Default: 16'h0060
	//Verilog Ports in definition order:
		this->DRDY = DRDY; // OUTPUT
		this->DRPDO = DRPDO; // OUTPUT
		this->GTHINITDONE = GTHINITDONE; // OUTPUT
		this->MGMTPCSRDACK = MGMTPCSRDACK; // OUTPUT
		this->MGMTPCSRDDATA = MGMTPCSRDDATA; // OUTPUT
		this->RXCODEERR0 = RXCODEERR0; // OUTPUT
		this->RXCODEERR1 = RXCODEERR1; // OUTPUT
		this->RXCODEERR2 = RXCODEERR2; // OUTPUT
		this->RXCODEERR3 = RXCODEERR3; // OUTPUT
		this->RXCTRL0 = RXCTRL0; // OUTPUT
		this->RXCTRL1 = RXCTRL1; // OUTPUT
		this->RXCTRL2 = RXCTRL2; // OUTPUT
		this->RXCTRL3 = RXCTRL3; // OUTPUT
		this->RXCTRLACK0 = RXCTRLACK0; // OUTPUT
		this->RXCTRLACK1 = RXCTRLACK1; // OUTPUT
		this->RXCTRLACK2 = RXCTRLACK2; // OUTPUT
		this->RXCTRLACK3 = RXCTRLACK3; // OUTPUT
		this->RXDATA0 = RXDATA0; // OUTPUT
		this->RXDATA1 = RXDATA1; // OUTPUT
		this->RXDATA2 = RXDATA2; // OUTPUT
		this->RXDATA3 = RXDATA3; // OUTPUT
		this->RXDATATAP0 = RXDATATAP0; // OUTPUT
		this->RXDATATAP1 = RXDATATAP1; // OUTPUT
		this->RXDATATAP2 = RXDATATAP2; // OUTPUT
		this->RXDATATAP3 = RXDATATAP3; // OUTPUT
		this->RXDISPERR0 = RXDISPERR0; // OUTPUT
		this->RXDISPERR1 = RXDISPERR1; // OUTPUT
		this->RXDISPERR2 = RXDISPERR2; // OUTPUT
		this->RXDISPERR3 = RXDISPERR3; // OUTPUT
		this->RXPCSCLKSMPL0 = RXPCSCLKSMPL0; // OUTPUT
		this->RXPCSCLKSMPL1 = RXPCSCLKSMPL1; // OUTPUT
		this->RXPCSCLKSMPL2 = RXPCSCLKSMPL2; // OUTPUT
		this->RXPCSCLKSMPL3 = RXPCSCLKSMPL3; // OUTPUT
		this->RXUSERCLKOUT0 = RXUSERCLKOUT0; // OUTPUT
		this->RXUSERCLKOUT1 = RXUSERCLKOUT1; // OUTPUT
		this->RXUSERCLKOUT2 = RXUSERCLKOUT2; // OUTPUT
		this->RXUSERCLKOUT3 = RXUSERCLKOUT3; // OUTPUT
		this->RXVALID0 = RXVALID0; // OUTPUT
		this->RXVALID1 = RXVALID1; // OUTPUT
		this->RXVALID2 = RXVALID2; // OUTPUT
		this->RXVALID3 = RXVALID3; // OUTPUT
		this->TSTPATH = TSTPATH; // OUTPUT
		this->TSTREFCLKFAB = TSTREFCLKFAB; // OUTPUT
		this->TSTREFCLKOUT = TSTREFCLKOUT; // OUTPUT
		this->TXCTRLACK0 = TXCTRLACK0; // OUTPUT
		this->TXCTRLACK1 = TXCTRLACK1; // OUTPUT
		this->TXCTRLACK2 = TXCTRLACK2; // OUTPUT
		this->TXCTRLACK3 = TXCTRLACK3; // OUTPUT
		this->TXDATATAP10 = TXDATATAP10; // OUTPUT
		this->TXDATATAP11 = TXDATATAP11; // OUTPUT
		this->TXDATATAP12 = TXDATATAP12; // OUTPUT
		this->TXDATATAP13 = TXDATATAP13; // OUTPUT
		this->TXDATATAP20 = TXDATATAP20; // OUTPUT
		this->TXDATATAP21 = TXDATATAP21; // OUTPUT
		this->TXDATATAP22 = TXDATATAP22; // OUTPUT
		this->TXDATATAP23 = TXDATATAP23; // OUTPUT
		this->TXN0 = TXN0; // OUTPUT
		this->TXN1 = TXN1; // OUTPUT
		this->TXN2 = TXN2; // OUTPUT
		this->TXN3 = TXN3; // OUTPUT
		this->TXP0 = TXP0; // OUTPUT
		this->TXP1 = TXP1; // OUTPUT
		this->TXP2 = TXP2; // OUTPUT
		this->TXP3 = TXP3; // OUTPUT
		this->TXPCSCLKSMPL0 = TXPCSCLKSMPL0; // OUTPUT
		this->TXPCSCLKSMPL1 = TXPCSCLKSMPL1; // OUTPUT
		this->TXPCSCLKSMPL2 = TXPCSCLKSMPL2; // OUTPUT
		this->TXPCSCLKSMPL3 = TXPCSCLKSMPL3; // OUTPUT
		this->TXUSERCLKOUT0 = TXUSERCLKOUT0; // OUTPUT
		this->TXUSERCLKOUT1 = TXUSERCLKOUT1; // OUTPUT
		this->TXUSERCLKOUT2 = TXUSERCLKOUT2; // OUTPUT
		this->TXUSERCLKOUT3 = TXUSERCLKOUT3; // OUTPUT
		this->DADDR = DADDR; // INPUT
		this->DCLK = DCLK; // INPUT
		this->DEN = DEN; // INPUT
		this->DFETRAINCTRL0 = DFETRAINCTRL0; // INPUT
		this->DFETRAINCTRL1 = DFETRAINCTRL1; // INPUT
		this->DFETRAINCTRL2 = DFETRAINCTRL2; // INPUT
		this->DFETRAINCTRL3 = DFETRAINCTRL3; // INPUT
		this->DI = DI; // INPUT
		this->DISABLEDRP = DISABLEDRP; // INPUT
		this->DWE = DWE; // INPUT
		this->GTHINIT = GTHINIT; // INPUT
		this->GTHRESET = GTHRESET; // INPUT
		this->GTHX2LANE01 = GTHX2LANE01; // INPUT
		this->GTHX2LANE23 = GTHX2LANE23; // INPUT
		this->GTHX4LANE = GTHX4LANE; // INPUT
		this->MGMTPCSLANESEL = MGMTPCSLANESEL; // INPUT
		this->MGMTPCSMMDADDR = MGMTPCSMMDADDR; // INPUT
		this->MGMTPCSREGADDR = MGMTPCSREGADDR; // INPUT
		this->MGMTPCSREGRD = MGMTPCSREGRD; // INPUT
		this->MGMTPCSREGWR = MGMTPCSREGWR; // INPUT
		this->MGMTPCSWRDATA = MGMTPCSWRDATA; // INPUT
		this->PLLPCSCLKDIV = PLLPCSCLKDIV; // INPUT
		this->PLLREFCLKSEL = PLLREFCLKSEL; // INPUT
		this->POWERDOWN0 = POWERDOWN0; // INPUT
		this->POWERDOWN1 = POWERDOWN1; // INPUT
		this->POWERDOWN2 = POWERDOWN2; // INPUT
		this->POWERDOWN3 = POWERDOWN3; // INPUT
		this->REFCLK = REFCLK; // INPUT
		this->RXBUFRESET0 = RXBUFRESET0; // INPUT
		this->RXBUFRESET1 = RXBUFRESET1; // INPUT
		this->RXBUFRESET2 = RXBUFRESET2; // INPUT
		this->RXBUFRESET3 = RXBUFRESET3; // INPUT
		this->RXENCOMMADET0 = RXENCOMMADET0; // INPUT
		this->RXENCOMMADET1 = RXENCOMMADET1; // INPUT
		this->RXENCOMMADET2 = RXENCOMMADET2; // INPUT
		this->RXENCOMMADET3 = RXENCOMMADET3; // INPUT
		this->RXN0 = RXN0; // INPUT
		this->RXN1 = RXN1; // INPUT
		this->RXN2 = RXN2; // INPUT
		this->RXN3 = RXN3; // INPUT
		this->RXP0 = RXP0; // INPUT
		this->RXP1 = RXP1; // INPUT
		this->RXP2 = RXP2; // INPUT
		this->RXP3 = RXP3; // INPUT
		this->RXPOLARITY0 = RXPOLARITY0; // INPUT
		this->RXPOLARITY1 = RXPOLARITY1; // INPUT
		this->RXPOLARITY2 = RXPOLARITY2; // INPUT
		this->RXPOLARITY3 = RXPOLARITY3; // INPUT
		this->RXPOWERDOWN0 = RXPOWERDOWN0; // INPUT
		this->RXPOWERDOWN1 = RXPOWERDOWN1; // INPUT
		this->RXPOWERDOWN2 = RXPOWERDOWN2; // INPUT
		this->RXPOWERDOWN3 = RXPOWERDOWN3; // INPUT
		this->RXRATE0 = RXRATE0; // INPUT
		this->RXRATE1 = RXRATE1; // INPUT
		this->RXRATE2 = RXRATE2; // INPUT
		this->RXRATE3 = RXRATE3; // INPUT
		this->RXSLIP0 = RXSLIP0; // INPUT
		this->RXSLIP1 = RXSLIP1; // INPUT
		this->RXSLIP2 = RXSLIP2; // INPUT
		this->RXSLIP3 = RXSLIP3; // INPUT
		this->RXUSERCLKIN0 = RXUSERCLKIN0; // INPUT
		this->RXUSERCLKIN1 = RXUSERCLKIN1; // INPUT
		this->RXUSERCLKIN2 = RXUSERCLKIN2; // INPUT
		this->RXUSERCLKIN3 = RXUSERCLKIN3; // INPUT
		this->SAMPLERATE0 = SAMPLERATE0; // INPUT
		this->SAMPLERATE1 = SAMPLERATE1; // INPUT
		this->SAMPLERATE2 = SAMPLERATE2; // INPUT
		this->SAMPLERATE3 = SAMPLERATE3; // INPUT
		this->TXBUFRESET0 = TXBUFRESET0; // INPUT
		this->TXBUFRESET1 = TXBUFRESET1; // INPUT
		this->TXBUFRESET2 = TXBUFRESET2; // INPUT
		this->TXBUFRESET3 = TXBUFRESET3; // INPUT
		this->TXCTRL0 = TXCTRL0; // INPUT
		this->TXCTRL1 = TXCTRL1; // INPUT
		this->TXCTRL2 = TXCTRL2; // INPUT
		this->TXCTRL3 = TXCTRL3; // INPUT
		this->TXDATA0 = TXDATA0; // INPUT
		this->TXDATA1 = TXDATA1; // INPUT
		this->TXDATA2 = TXDATA2; // INPUT
		this->TXDATA3 = TXDATA3; // INPUT
		this->TXDATAMSB0 = TXDATAMSB0; // INPUT
		this->TXDATAMSB1 = TXDATAMSB1; // INPUT
		this->TXDATAMSB2 = TXDATAMSB2; // INPUT
		this->TXDATAMSB3 = TXDATAMSB3; // INPUT
		this->TXDEEMPH0 = TXDEEMPH0; // INPUT
		this->TXDEEMPH1 = TXDEEMPH1; // INPUT
		this->TXDEEMPH2 = TXDEEMPH2; // INPUT
		this->TXDEEMPH3 = TXDEEMPH3; // INPUT
		this->TXMARGIN0 = TXMARGIN0; // INPUT
		this->TXMARGIN1 = TXMARGIN1; // INPUT
		this->TXMARGIN2 = TXMARGIN2; // INPUT
		this->TXMARGIN3 = TXMARGIN3; // INPUT
		this->TXPOWERDOWN0 = TXPOWERDOWN0; // INPUT
		this->TXPOWERDOWN1 = TXPOWERDOWN1; // INPUT
		this->TXPOWERDOWN2 = TXPOWERDOWN2; // INPUT
		this->TXPOWERDOWN3 = TXPOWERDOWN3; // INPUT
		this->TXRATE0 = TXRATE0; // INPUT
		this->TXRATE1 = TXRATE1; // INPUT
		this->TXRATE2 = TXRATE2; // INPUT
		this->TXRATE3 = TXRATE3; // INPUT
		this->TXUSERCLKIN0 = TXUSERCLKIN0; // INPUT
		this->TXUSERCLKIN1 = TXUSERCLKIN1; // INPUT
		this->TXUSERCLKIN2 = TXUSERCLKIN2; // INPUT
		this->TXUSERCLKIN3 = TXUSERCLKIN3; // INPUT
	
		register_wait_on_event_nets();
	
	}
	
	void register_wait_on_event_nets(){
	// TODO
	}
	void calculate(int time){
	// TODO
	}
};


class prim_class_X_GTPE2_CHANNEL{
	//Verilog Parameters:
	int LOC;
	int ACJTAG_DEBUG_MODE;
	int ACJTAG_MODE;
	int ACJTAG_RESET;
	int ADAPT_CFG0;
	int ALIGN_COMMA_DOUBLE;
	int ALIGN_COMMA_ENABLE;
	int ALIGN_COMMA_WORD;
	int ALIGN_MCOMMA_DET;
	int ALIGN_MCOMMA_VALUE;
	int ALIGN_PCOMMA_DET;
	int ALIGN_PCOMMA_VALUE;
	int CBCC_DATA_SOURCE_SEL;
	int CFOK_CFG;
	int CFOK_CFG2;
	int CFOK_CFG3;
	int CFOK_CFG4;
	int CFOK_CFG5;
	int CFOK_CFG6;
	int CHAN_BOND_KEEP_ALIGN;
	int CHAN_BOND_MAX_SKEW;
	int CHAN_BOND_SEQ_1_1;
	int CHAN_BOND_SEQ_1_2;
	int CHAN_BOND_SEQ_1_3;
	int CHAN_BOND_SEQ_1_4;
	int CHAN_BOND_SEQ_1_ENABLE;
	int CHAN_BOND_SEQ_2_1;
	int CHAN_BOND_SEQ_2_2;
	int CHAN_BOND_SEQ_2_3;
	int CHAN_BOND_SEQ_2_4;
	int CHAN_BOND_SEQ_2_ENABLE;
	int CHAN_BOND_SEQ_2_USE;
	int CHAN_BOND_SEQ_LEN;
	int CLK_COMMON_SWING;
	int CLK_CORRECT_USE;
	int CLK_COR_KEEP_IDLE;
	int CLK_COR_MAX_LAT;
	int CLK_COR_MIN_LAT;
	int CLK_COR_PRECEDENCE;
	int CLK_COR_REPEAT_WAIT;
	int CLK_COR_SEQ_1_1;
	int CLK_COR_SEQ_1_2;
	int CLK_COR_SEQ_1_3;
	int CLK_COR_SEQ_1_4;
	int CLK_COR_SEQ_1_ENABLE;
	int CLK_COR_SEQ_2_1;
	int CLK_COR_SEQ_2_2;
	int CLK_COR_SEQ_2_3;
	int CLK_COR_SEQ_2_4;
	int CLK_COR_SEQ_2_ENABLE;
	int CLK_COR_SEQ_2_USE;
	int CLK_COR_SEQ_LEN;
	int DEC_MCOMMA_DETECT;
	int DEC_PCOMMA_DETECT;
	int DEC_VALID_COMMA_ONLY;
	int DMONITOR_CFG;
	int ES_CLK_PHASE_SEL;
	int ES_CONTROL;
	int ES_ERRDET_EN;
	int ES_EYE_SCAN_EN;
	int ES_HORZ_OFFSET;
	int ES_PMA_CFG;
	int ES_PRESCALE;
	int ES_QUALIFIER;
	int ES_QUAL_MASK;
	int ES_SDATA_MASK;
	int ES_VERT_OFFSET;
	int FTS_DESKEW_SEQ_ENABLE;
	int FTS_LANE_DESKEW_CFG;
	int FTS_LANE_DESKEW_EN;
	int GEARBOX_MODE;
	int LOOPBACK_CFG;
	int OUTREFCLK_SEL_INV;
	int PCS_PCIE_EN;
	int PCS_RSVD_ATTR;
	int PD_TRANS_TIME_FROM_P2;
	int PD_TRANS_TIME_NONE_P2;
	int PD_TRANS_TIME_TO_P2;
	int PMA_LOOPBACK_CFG;
	int PMA_RSV;
	int PMA_RSV2;
	int PMA_RSV3;
	int PMA_RSV4;
	int PMA_RSV5;
	int PMA_RSV6;
	int PMA_RSV7;
	int RXBUFRESET_TIME;
	int RXBUF_ADDR_MODE;
	int RXBUF_EIDLE_HI_CNT;
	int RXBUF_EIDLE_LO_CNT;
	int RXBUF_EN;
	int RXBUF_RESET_ON_CB_CHANGE;
	int RXBUF_RESET_ON_COMMAALIGN;
	int RXBUF_RESET_ON_EIDLE;
	int RXBUF_RESET_ON_RATE_CHANGE;
	int RXBUF_THRESH_OVFLW;
	int RXBUF_THRESH_OVRD;
	int RXBUF_THRESH_UNDFLW;
	int RXCDRFREQRESET_TIME;
	int RXCDRPHRESET_TIME;
	int RXCDR_CFG;
	int RXCDR_FR_RESET_ON_EIDLE;
	int RXCDR_HOLD_DURING_EIDLE;
	int RXCDR_LOCK_CFG;
	int RXCDR_PH_RESET_ON_EIDLE;
	int RXDLY_CFG;
	int RXDLY_LCFG;
	int RXDLY_TAP_CFG;
	int RXGEARBOX_EN;
	int RXISCANRESET_TIME;
	int RXLPMRESET_TIME;
	int RXLPM_BIAS_STARTUP_DISABLE;
	int RXLPM_CFG;
	int RXLPM_CFG1;
	int RXLPM_CM_CFG;
	int RXLPM_GC_CFG;
	int RXLPM_GC_CFG2;
	int RXLPM_HF_CFG;
	int RXLPM_HF_CFG2;
	int RXLPM_HF_CFG3;
	int RXLPM_HOLD_DURING_EIDLE;
	int RXLPM_INCM_CFG;
	int RXLPM_IPCM_CFG;
	int RXLPM_LF_CFG;
	int RXLPM_LF_CFG2;
	int RXLPM_OSINT_CFG;
	int RXOOB_CFG;
	int RXOOB_CLK_CFG;
	int RXOSCALRESET_TIME;
	int RXOSCALRESET_TIMEOUT;
	int RXOUT_DIV;
	int RXPCSRESET_TIME;
	int RXPHDLY_CFG;
	int RXPH_CFG;
	int RXPH_MONITOR_SEL;
	int RXPI_CFG0;
	int RXPI_CFG1;
	int RXPI_CFG2;
	int RXPMARESET_TIME;
	int RXPRBS_ERR_LOOPBACK;
	int RXSLIDE_AUTO_WAIT;
	int RXSLIDE_MODE;
	int RXSYNC_MULTILANE;
	int RXSYNC_OVRD;
	int RXSYNC_SKIP_DA;
	int RX_BIAS_CFG;
	int RX_BUFFER_CFG;
	int RX_CLK25_DIV;
	int RX_CLKMUX_EN;
	int RX_CM_SEL;
	int RX_CM_TRIM;
	int RX_DATA_WIDTH;
	int RX_DDI_SEL;
	int RX_DEBUG_CFG;
	int RX_DEFER_RESET_BUF_EN;
	int RX_DISPERR_SEQ_MATCH;
	int RX_OS_CFG;
	int RX_SIG_VALID_DLY;
	int RX_XCLK_SEL;
	int SAS_MAX_COM;
	int SAS_MIN_COM;
	int SATA_BURST_SEQ_LEN;
	int SATA_BURST_VAL;
	int SATA_EIDLE_VAL;
	int SATA_MAX_BURST;
	int SATA_MAX_INIT;
	int SATA_MAX_WAKE;
	int SATA_MIN_BURST;
	int SATA_MIN_INIT;
	int SATA_MIN_WAKE;
	int SATA_PLL_CFG;
	int SHOW_REALIGN_COMMA;
	int SIM_RECEIVER_DETECT_PASS;
	int SIM_RESET_SPEEDUP;
	int SIM_TX_EIDLE_DRIVE_LEVEL;
	int SIM_VERSION;
	int TERM_RCAL_CFG;
	int TERM_RCAL_OVRD;
	int TRANS_TIME_RATE;
	int TST_RSV;
	int TXBUF_EN;
	int TXBUF_RESET_ON_RATE_CHANGE;
	int TXDLY_CFG;
	int TXDLY_LCFG;
	int TXDLY_TAP_CFG;
	int TXGEARBOX_EN;
	int TXOOB_CFG;
	int TXOUT_DIV;
	int TXPCSRESET_TIME;
	int TXPHDLY_CFG;
	int TXPH_CFG;
	int TXPH_MONITOR_SEL;
	int TXPI_CFG0;
	int TXPI_CFG1;
	int TXPI_CFG2;
	int TXPI_CFG3;
	int TXPI_CFG4;
	int TXPI_CFG5;
	int TXPI_GREY_SEL;
	int TXPI_INVSTROBE_SEL;
	int TXPI_PPMCLK_SEL;
	int TXPI_PPM_CFG;
	int TXPI_SYNFREQ_PPM;
	int TXPMARESET_TIME;
	int TXSYNC_MULTILANE;
	int TXSYNC_OVRD;
	int TXSYNC_SKIP_DA;
	int TX_CLK25_DIV;
	int TX_CLKMUX_EN;
	int TX_DATA_WIDTH;
	int TX_DEEMPH0;
	int TX_DEEMPH1;
	int TX_DRIVE_MODE;
	int TX_EIDLE_ASSERT_DELAY;
	int TX_EIDLE_DEASSERT_DELAY;
	int TX_LOOPBACK_DRIVE_HIZ;
	int TX_MAINCURSOR_SEL;
	int TX_MARGIN_FULL_0;
	int TX_MARGIN_FULL_1;
	int TX_MARGIN_FULL_2;
	int TX_MARGIN_FULL_3;
	int TX_MARGIN_FULL_4;
	int TX_MARGIN_LOW_0;
	int TX_MARGIN_LOW_1;
	int TX_MARGIN_LOW_2;
	int TX_MARGIN_LOW_3;
	int TX_MARGIN_LOW_4;
	int TX_PREDRIVER_MODE;
	int TX_RXDETECT_CFG;
	int TX_RXDETECT_REF;
	int TX_XCLK_SEL;
	int UCODEER_CLR;
	int USE_PCS_CLK_PHASE_SEL;
	//Verilog Ports in definition order:
	NetFlow* DMONITOROUT; // OUTPUT
	NetFlow* DRPDO; // OUTPUT
	NetFlow* DRPRDY; // OUTPUT
	NetFlow* EYESCANDATAERROR; // OUTPUT
	NetFlow* GTPTXN; // OUTPUT
	NetFlow* GTPTXP; // OUTPUT
	NetFlow* PCSRSVDOUT; // OUTPUT
	NetFlow* PHYSTATUS; // OUTPUT
	NetFlow* PMARSVDOUT0; // OUTPUT
	NetFlow* PMARSVDOUT1; // OUTPUT
	NetFlow* RXBUFSTATUS; // OUTPUT
	NetFlow* RXBYTEISALIGNED; // OUTPUT
	NetFlow* RXBYTEREALIGN; // OUTPUT
	NetFlow* RXCDRLOCK; // OUTPUT
	NetFlow* RXCHANBONDSEQ; // OUTPUT
	NetFlow* RXCHANISALIGNED; // OUTPUT
	NetFlow* RXCHANREALIGN; // OUTPUT
	NetFlow* RXCHARISCOMMA; // OUTPUT
	NetFlow* RXCHARISK; // OUTPUT
	NetFlow* RXCHBONDO; // OUTPUT
	NetFlow* RXCLKCORCNT; // OUTPUT
	NetFlow* RXCOMINITDET; // OUTPUT
	NetFlow* RXCOMMADET; // OUTPUT
	NetFlow* RXCOMSASDET; // OUTPUT
	NetFlow* RXCOMWAKEDET; // OUTPUT
	NetFlow* RXDATA; // OUTPUT
	NetFlow* RXDATAVALID; // OUTPUT
	NetFlow* RXDISPERR; // OUTPUT
	NetFlow* RXDLYSRESETDONE; // OUTPUT
	NetFlow* RXELECIDLE; // OUTPUT
	NetFlow* RXHEADER; // OUTPUT
	NetFlow* RXHEADERVALID; // OUTPUT
	NetFlow* RXNOTINTABLE; // OUTPUT
	NetFlow* RXOSINTDONE; // OUTPUT
	NetFlow* RXOSINTSTARTED; // OUTPUT
	NetFlow* RXOSINTSTROBEDONE; // OUTPUT
	NetFlow* RXOSINTSTROBESTARTED; // OUTPUT
	NetFlow* RXOUTCLK; // OUTPUT
	NetFlow* RXOUTCLKFABRIC; // OUTPUT
	NetFlow* RXOUTCLKPCS; // OUTPUT
	NetFlow* RXPHALIGNDONE; // OUTPUT
	NetFlow* RXPHMONITOR; // OUTPUT
	NetFlow* RXPHSLIPMONITOR; // OUTPUT
	NetFlow* RXPMARESETDONE; // OUTPUT
	NetFlow* RXPRBSERR; // OUTPUT
	NetFlow* RXRATEDONE; // OUTPUT
	NetFlow* RXRESETDONE; // OUTPUT
	NetFlow* RXSTARTOFSEQ; // OUTPUT
	NetFlow* RXSTATUS; // OUTPUT
	NetFlow* RXSYNCDONE; // OUTPUT
	NetFlow* RXSYNCOUT; // OUTPUT
	NetFlow* RXVALID; // OUTPUT
	NetFlow* TXBUFSTATUS; // OUTPUT
	NetFlow* TXCOMFINISH; // OUTPUT
	NetFlow* TXDLYSRESETDONE; // OUTPUT
	NetFlow* TXGEARBOXREADY; // OUTPUT
	NetFlow* TXOUTCLK; // OUTPUT
	NetFlow* TXOUTCLKFABRIC; // OUTPUT
	NetFlow* TXOUTCLKPCS; // OUTPUT
	NetFlow* TXPHALIGNDONE; // OUTPUT
	NetFlow* TXPHINITDONE; // OUTPUT
	NetFlow* TXPMARESETDONE; // OUTPUT
	NetFlow* TXRATEDONE; // OUTPUT
	NetFlow* TXRESETDONE; // OUTPUT
	NetFlow* TXSYNCDONE; // OUTPUT
	NetFlow* TXSYNCOUT; // OUTPUT
	NetFlow* CFGRESET; // INPUT
	NetFlow* CLKRSVD0; // INPUT
	NetFlow* CLKRSVD1; // INPUT
	NetFlow* DMONFIFORESET; // INPUT
	NetFlow* DMONITORCLK; // INPUT
	NetFlow* DRPADDR; // INPUT
	NetFlow* DRPCLK; // INPUT
	NetFlow* DRPDI; // INPUT
	NetFlow* DRPEN; // INPUT
	NetFlow* DRPWE; // INPUT
	NetFlow* EYESCANMODE; // INPUT
	NetFlow* EYESCANRESET; // INPUT
	NetFlow* EYESCANTRIGGER; // INPUT
	NetFlow* GTPRXN; // INPUT
	NetFlow* GTPRXP; // INPUT
	NetFlow* GTRESETSEL; // INPUT
	NetFlow* GTRSVD; // INPUT
	NetFlow* GTRXRESET; // INPUT
	NetFlow* GTTXRESET; // INPUT
	NetFlow* LOOPBACK; // INPUT
	NetFlow* PCSRSVDIN; // INPUT
	NetFlow* PLL0CLK; // INPUT
	NetFlow* PLL0REFCLK; // INPUT
	NetFlow* PLL1CLK; // INPUT
	NetFlow* PLL1REFCLK; // INPUT
	NetFlow* PMARSVDIN0; // INPUT
	NetFlow* PMARSVDIN1; // INPUT
	NetFlow* PMARSVDIN2; // INPUT
	NetFlow* PMARSVDIN3; // INPUT
	NetFlow* PMARSVDIN4; // INPUT
	NetFlow* RESETOVRD; // INPUT
	NetFlow* RX8B10BEN; // INPUT
	NetFlow* RXADAPTSELTEST; // INPUT
	NetFlow* RXBUFRESET; // INPUT
	NetFlow* RXCDRFREQRESET; // INPUT
	NetFlow* RXCDRHOLD; // INPUT
	NetFlow* RXCDROVRDEN; // INPUT
	NetFlow* RXCDRRESET; // INPUT
	NetFlow* RXCDRRESETRSV; // INPUT
	NetFlow* RXCHBONDEN; // INPUT
	NetFlow* RXCHBONDI; // INPUT
	NetFlow* RXCHBONDLEVEL; // INPUT
	NetFlow* RXCHBONDMASTER; // INPUT
	NetFlow* RXCHBONDSLAVE; // INPUT
	NetFlow* RXCOMMADETEN; // INPUT
	NetFlow* RXDDIEN; // INPUT
	NetFlow* RXDFEXYDEN; // INPUT
	NetFlow* RXDLYBYPASS; // INPUT
	NetFlow* RXDLYEN; // INPUT
	NetFlow* RXDLYOVRDEN; // INPUT
	NetFlow* RXDLYSRESET; // INPUT
	NetFlow* RXELECIDLEMODE; // INPUT
	NetFlow* RXGEARBOXSLIP; // INPUT
	NetFlow* RXLPMHFHOLD; // INPUT
	NetFlow* RXLPMHFOVRDEN; // INPUT
	NetFlow* RXLPMLFHOLD; // INPUT
	NetFlow* RXLPMLFOVRDEN; // INPUT
	NetFlow* RXLPMOSINTNTRLEN; // INPUT
	NetFlow* RXLPMRESET; // INPUT
	NetFlow* RXMCOMMAALIGNEN; // INPUT
	NetFlow* RXOOBRESET; // INPUT
	NetFlow* RXOSCALRESET; // INPUT
	NetFlow* RXOSHOLD; // INPUT
	NetFlow* RXOSINTCFG; // INPUT
	NetFlow* RXOSINTEN; // INPUT
	NetFlow* RXOSINTHOLD; // INPUT
	NetFlow* RXOSINTID0; // INPUT
	NetFlow* RXOSINTNTRLEN; // INPUT
	NetFlow* RXOSINTOVRDEN; // INPUT
	NetFlow* RXOSINTPD; // INPUT
	NetFlow* RXOSINTSTROBE; // INPUT
	NetFlow* RXOSINTTESTOVRDEN; // INPUT
	NetFlow* RXOSOVRDEN; // INPUT
	NetFlow* RXOUTCLKSEL; // INPUT
	NetFlow* RXPCOMMAALIGNEN; // INPUT
	NetFlow* RXPCSRESET; // INPUT
	NetFlow* RXPD; // INPUT
	NetFlow* RXPHALIGN; // INPUT
	NetFlow* RXPHALIGNEN; // INPUT
	NetFlow* RXPHDLYPD; // INPUT
	NetFlow* RXPHDLYRESET; // INPUT
	NetFlow* RXPHOVRDEN; // INPUT
	NetFlow* RXPMARESET; // INPUT
	NetFlow* RXPOLARITY; // INPUT
	NetFlow* RXPRBSCNTRESET; // INPUT
	NetFlow* RXPRBSSEL; // INPUT
	NetFlow* RXRATE; // INPUT
	NetFlow* RXRATEMODE; // INPUT
	NetFlow* RXSLIDE; // INPUT
	NetFlow* RXSYNCALLIN; // INPUT
	NetFlow* RXSYNCIN; // INPUT
	NetFlow* RXSYNCMODE; // INPUT
	NetFlow* RXSYSCLKSEL; // INPUT
	NetFlow* RXUSERRDY; // INPUT
	NetFlow* RXUSRCLK; // INPUT
	NetFlow* RXUSRCLK2; // INPUT
	NetFlow* SETERRSTATUS; // INPUT
	NetFlow* SIGVALIDCLK; // INPUT
	NetFlow* TSTIN; // INPUT
	NetFlow* TX8B10BBYPASS; // INPUT
	NetFlow* TX8B10BEN; // INPUT
	NetFlow* TXBUFDIFFCTRL; // INPUT
	NetFlow* TXCHARDISPMODE; // INPUT
	NetFlow* TXCHARDISPVAL; // INPUT
	NetFlow* TXCHARISK; // INPUT
	NetFlow* TXCOMINIT; // INPUT
	NetFlow* TXCOMSAS; // INPUT
	NetFlow* TXCOMWAKE; // INPUT
	NetFlow* TXDATA; // INPUT
	NetFlow* TXDEEMPH; // INPUT
	NetFlow* TXDETECTRX; // INPUT
	NetFlow* TXDIFFCTRL; // INPUT
	NetFlow* TXDIFFPD; // INPUT
	NetFlow* TXDLYBYPASS; // INPUT
	NetFlow* TXDLYEN; // INPUT
	NetFlow* TXDLYHOLD; // INPUT
	NetFlow* TXDLYOVRDEN; // INPUT
	NetFlow* TXDLYSRESET; // INPUT
	NetFlow* TXDLYUPDOWN; // INPUT
	NetFlow* TXELECIDLE; // INPUT
	NetFlow* TXHEADER; // INPUT
	NetFlow* TXINHIBIT; // INPUT
	NetFlow* TXMAINCURSOR; // INPUT
	NetFlow* TXMARGIN; // INPUT
	NetFlow* TXOUTCLKSEL; // INPUT
	NetFlow* TXPCSRESET; // INPUT
	NetFlow* TXPD; // INPUT
	NetFlow* TXPDELECIDLEMODE; // INPUT
	NetFlow* TXPHALIGN; // INPUT
	NetFlow* TXPHALIGNEN; // INPUT
	NetFlow* TXPHDLYPD; // INPUT
	NetFlow* TXPHDLYRESET; // INPUT
	NetFlow* TXPHDLYTSTCLK; // INPUT
	NetFlow* TXPHINIT; // INPUT
	NetFlow* TXPHOVRDEN; // INPUT
	NetFlow* TXPIPPMEN; // INPUT
	NetFlow* TXPIPPMOVRDEN; // INPUT
	NetFlow* TXPIPPMPD; // INPUT
	NetFlow* TXPIPPMSEL; // INPUT
	NetFlow* TXPIPPMSTEPSIZE; // INPUT
	NetFlow* TXPISOPD; // INPUT
	NetFlow* TXPMARESET; // INPUT
	NetFlow* TXPOLARITY; // INPUT
	NetFlow* TXPOSTCURSOR; // INPUT
	NetFlow* TXPOSTCURSORINV; // INPUT
	NetFlow* TXPRBSFORCEERR; // INPUT
	NetFlow* TXPRBSSEL; // INPUT
	NetFlow* TXPRECURSOR; // INPUT
	NetFlow* TXPRECURSORINV; // INPUT
	NetFlow* TXRATE; // INPUT
	NetFlow* TXRATEMODE; // INPUT
	NetFlow* TXSEQUENCE; // INPUT
	NetFlow* TXSTARTSEQ; // INPUT
	NetFlow* TXSWING; // INPUT
	NetFlow* TXSYNCALLIN; // INPUT
	NetFlow* TXSYNCIN; // INPUT
	NetFlow* TXSYNCMODE; // INPUT
	NetFlow* TXSYSCLKSEL; // INPUT
	NetFlow* TXUSERRDY; // INPUT
	NetFlow* TXUSRCLK; // INPUT
	NetFlow* TXUSRCLK2; // INPUT
	
	prim_class_X_GTPE2_CHANNEL(
		//Verilog Parameters:
		int LOC, // Default: "UNPLACED"
		int ACJTAG_DEBUG_MODE, // Default: 1'b0
		int ACJTAG_MODE, // Default: 1'b0
		int ACJTAG_RESET, // Default: 1'b0
		int ADAPT_CFG0, // Default: 20'b00000000000000000000
		int ALIGN_COMMA_DOUBLE, // Default: "FALSE"
		int ALIGN_COMMA_ENABLE, // Default: 10'b0001111111
		int ALIGN_COMMA_WORD, // Default: 1
		int ALIGN_MCOMMA_DET, // Default: "TRUE"
		int ALIGN_MCOMMA_VALUE, // Default: 10'b1010000011
		int ALIGN_PCOMMA_DET, // Default: "TRUE"
		int ALIGN_PCOMMA_VALUE, // Default: 10'b0101111100
		int CBCC_DATA_SOURCE_SEL, // Default: "DECODED"
		int CFOK_CFG, // Default: 43'b1001001000000000000000001000000111010000000
		int CFOK_CFG2, // Default: 7'b0100000
		int CFOK_CFG3, // Default: 7'b0100000
		int CFOK_CFG4, // Default: 1'b0
		int CFOK_CFG5, // Default: 2'b00
		int CFOK_CFG6, // Default: 4'b0000
		int CHAN_BOND_KEEP_ALIGN, // Default: "FALSE"
		int CHAN_BOND_MAX_SKEW, // Default: 7
		int CHAN_BOND_SEQ_1_1, // Default: 10'b0101111100
		int CHAN_BOND_SEQ_1_2, // Default: 10'b0000000000
		int CHAN_BOND_SEQ_1_3, // Default: 10'b0000000000
		int CHAN_BOND_SEQ_1_4, // Default: 10'b0000000000
		int CHAN_BOND_SEQ_1_ENABLE, // Default: 4'b1111
		int CHAN_BOND_SEQ_2_1, // Default: 10'b0100000000
		int CHAN_BOND_SEQ_2_2, // Default: 10'b0100000000
		int CHAN_BOND_SEQ_2_3, // Default: 10'b0100000000
		int CHAN_BOND_SEQ_2_4, // Default: 10'b0100000000
		int CHAN_BOND_SEQ_2_ENABLE, // Default: 4'b1111
		int CHAN_BOND_SEQ_2_USE, // Default: "FALSE"
		int CHAN_BOND_SEQ_LEN, // Default: 1
		int CLK_COMMON_SWING, // Default: 1'b0
		int CLK_CORRECT_USE, // Default: "TRUE"
		int CLK_COR_KEEP_IDLE, // Default: "FALSE"
		int CLK_COR_MAX_LAT, // Default: 20
		int CLK_COR_MIN_LAT, // Default: 18
		int CLK_COR_PRECEDENCE, // Default: "TRUE"
		int CLK_COR_REPEAT_WAIT, // Default: 0
		int CLK_COR_SEQ_1_1, // Default: 10'b0100011100
		int CLK_COR_SEQ_1_2, // Default: 10'b0000000000
		int CLK_COR_SEQ_1_3, // Default: 10'b0000000000
		int CLK_COR_SEQ_1_4, // Default: 10'b0000000000
		int CLK_COR_SEQ_1_ENABLE, // Default: 4'b1111
		int CLK_COR_SEQ_2_1, // Default: 10'b0100000000
		int CLK_COR_SEQ_2_2, // Default: 10'b0100000000
		int CLK_COR_SEQ_2_3, // Default: 10'b0100000000
		int CLK_COR_SEQ_2_4, // Default: 10'b0100000000
		int CLK_COR_SEQ_2_ENABLE, // Default: 4'b1111
		int CLK_COR_SEQ_2_USE, // Default: "FALSE"
		int CLK_COR_SEQ_LEN, // Default: 1
		int DEC_MCOMMA_DETECT, // Default: "TRUE"
		int DEC_PCOMMA_DETECT, // Default: "TRUE"
		int DEC_VALID_COMMA_ONLY, // Default: "TRUE"
		int DMONITOR_CFG, // Default: 24'h000A00
		int ES_CLK_PHASE_SEL, // Default: 1'b0
		int ES_CONTROL, // Default: 6'b000000
		int ES_ERRDET_EN, // Default: "FALSE"
		int ES_EYE_SCAN_EN, // Default: "FALSE"
		int ES_HORZ_OFFSET, // Default: 12'h010
		int ES_PMA_CFG, // Default: 10'b0000000000
		int ES_PRESCALE, // Default: 5'b00000
		int ES_QUALIFIER, // Default: 80'h00000000000000000000
		int ES_QUAL_MASK, // Default: 80'h00000000000000000000
		int ES_SDATA_MASK, // Default: 80'h00000000000000000000
		int ES_VERT_OFFSET, // Default: 9'b000000000
		int FTS_DESKEW_SEQ_ENABLE, // Default: 4'b1111
		int FTS_LANE_DESKEW_CFG, // Default: 4'b1111
		int FTS_LANE_DESKEW_EN, // Default: "FALSE"
		int GEARBOX_MODE, // Default: 3'b000
		int LOOPBACK_CFG, // Default: 1'b0
		int OUTREFCLK_SEL_INV, // Default: 2'b11
		int PCS_PCIE_EN, // Default: "FALSE"
		int PCS_RSVD_ATTR, // Default: 48'h000000000000
		int PD_TRANS_TIME_FROM_P2, // Default: 12'h03C
		int PD_TRANS_TIME_NONE_P2, // Default: 8'h19
		int PD_TRANS_TIME_TO_P2, // Default: 8'h64
		int PMA_LOOPBACK_CFG, // Default: 1'b0
		int PMA_RSV, // Default: 32'h00000333
		int PMA_RSV2, // Default: 32'h00002050
		int PMA_RSV3, // Default: 2'b00
		int PMA_RSV4, // Default: 4'b0000
		int PMA_RSV5, // Default: 1'b0
		int PMA_RSV6, // Default: 1'b0
		int PMA_RSV7, // Default: 1'b0
		int RXBUFRESET_TIME, // Default: 5'b00001
		int RXBUF_ADDR_MODE, // Default: "FULL"
		int RXBUF_EIDLE_HI_CNT, // Default: 4'b1000
		int RXBUF_EIDLE_LO_CNT, // Default: 4'b0000
		int RXBUF_EN, // Default: "TRUE"
		int RXBUF_RESET_ON_CB_CHANGE, // Default: "TRUE"
		int RXBUF_RESET_ON_COMMAALIGN, // Default: "FALSE"
		int RXBUF_RESET_ON_EIDLE, // Default: "FALSE"
		int RXBUF_RESET_ON_RATE_CHANGE, // Default: "TRUE"
		int RXBUF_THRESH_OVFLW, // Default: 61
		int RXBUF_THRESH_OVRD, // Default: "FALSE"
		int RXBUF_THRESH_UNDFLW, // Default: 4
		int RXCDRFREQRESET_TIME, // Default: 5'b00001
		int RXCDRPHRESET_TIME, // Default: 5'b00001
		int RXCDR_CFG, // Default: 83'h0000107FE406001041010
		int RXCDR_FR_RESET_ON_EIDLE, // Default: 1'b0
		int RXCDR_HOLD_DURING_EIDLE, // Default: 1'b0
		int RXCDR_LOCK_CFG, // Default: 6'b001001
		int RXCDR_PH_RESET_ON_EIDLE, // Default: 1'b0
		int RXDLY_CFG, // Default: 16'h0010
		int RXDLY_LCFG, // Default: 9'h020
		int RXDLY_TAP_CFG, // Default: 16'h0000
		int RXGEARBOX_EN, // Default: "FALSE"
		int RXISCANRESET_TIME, // Default: 5'b00001
		int RXLPMRESET_TIME, // Default: 7'b0001111
		int RXLPM_BIAS_STARTUP_DISABLE, // Default: 1'b0
		int RXLPM_CFG, // Default: 4'b0110
		int RXLPM_CFG1, // Default: 1'b0
		int RXLPM_CM_CFG, // Default: 1'b0
		int RXLPM_GC_CFG, // Default: 9'b111100010
		int RXLPM_GC_CFG2, // Default: 3'b001
		int RXLPM_HF_CFG, // Default: 14'b00001111110000
		int RXLPM_HF_CFG2, // Default: 5'b01010
		int RXLPM_HF_CFG3, // Default: 4'b0000
		int RXLPM_HOLD_DURING_EIDLE, // Default: 1'b0
		int RXLPM_INCM_CFG, // Default: 1'b0
		int RXLPM_IPCM_CFG, // Default: 1'b0
		int RXLPM_LF_CFG, // Default: 18'b000000001111110000
		int RXLPM_LF_CFG2, // Default: 5'b01010
		int RXLPM_OSINT_CFG, // Default: 3'b100
		int RXOOB_CFG, // Default: 7'b0000110
		int RXOOB_CLK_CFG, // Default: "PMA"
		int RXOSCALRESET_TIME, // Default: 5'b00011
		int RXOSCALRESET_TIMEOUT, // Default: 5'b00000
		int RXOUT_DIV, // Default: 2
		int RXPCSRESET_TIME, // Default: 5'b00001
		int RXPHDLY_CFG, // Default: 24'h084000
		int RXPH_CFG, // Default: 24'hC00002
		int RXPH_MONITOR_SEL, // Default: 5'b00000
		int RXPI_CFG0, // Default: 3'b000
		int RXPI_CFG1, // Default: 1'b0
		int RXPI_CFG2, // Default: 1'b0
		int RXPMARESET_TIME, // Default: 5'b00011
		int RXPRBS_ERR_LOOPBACK, // Default: 1'b0
		int RXSLIDE_AUTO_WAIT, // Default: 7
		int RXSLIDE_MODE, // Default: "OFF"
		int RXSYNC_MULTILANE, // Default: 1'b0
		int RXSYNC_OVRD, // Default: 1'b0
		int RXSYNC_SKIP_DA, // Default: 1'b0
		int RX_BIAS_CFG, // Default: 16'b0000111100110011
		int RX_BUFFER_CFG, // Default: 6'b000000
		int RX_CLK25_DIV, // Default: 7
		int RX_CLKMUX_EN, // Default: 1'b1
		int RX_CM_SEL, // Default: 2'b11
		int RX_CM_TRIM, // Default: 4'b0100
		int RX_DATA_WIDTH, // Default: 20
		int RX_DDI_SEL, // Default: 6'b000000
		int RX_DEBUG_CFG, // Default: 14'b00000000000000
		int RX_DEFER_RESET_BUF_EN, // Default: "TRUE"
		int RX_DISPERR_SEQ_MATCH, // Default: "TRUE"
		int RX_OS_CFG, // Default: 13'b0001111110000
		int RX_SIG_VALID_DLY, // Default: 10
		int RX_XCLK_SEL, // Default: "RXREC"
		int SAS_MAX_COM, // Default: 64
		int SAS_MIN_COM, // Default: 36
		int SATA_BURST_SEQ_LEN, // Default: 4'b1111
		int SATA_BURST_VAL, // Default: 3'b100
		int SATA_EIDLE_VAL, // Default: 3'b100
		int SATA_MAX_BURST, // Default: 8
		int SATA_MAX_INIT, // Default: 21
		int SATA_MAX_WAKE, // Default: 7
		int SATA_MIN_BURST, // Default: 4
		int SATA_MIN_INIT, // Default: 12
		int SATA_MIN_WAKE, // Default: 4
		int SATA_PLL_CFG, // Default: "VCO_3000MHZ"
		int SHOW_REALIGN_COMMA, // Default: "TRUE"
		int SIM_RECEIVER_DETECT_PASS, // Default: "TRUE"
		int SIM_RESET_SPEEDUP, // Default: "TRUE"
		int SIM_TX_EIDLE_DRIVE_LEVEL, // Default: "X"
		int SIM_VERSION, // Default: "1.0"
		int TERM_RCAL_CFG, // Default: 15'b100001000010000
		int TERM_RCAL_OVRD, // Default: 3'b000
		int TRANS_TIME_RATE, // Default: 8'h0E
		int TST_RSV, // Default: 32'h00000000
		int TXBUF_EN, // Default: "TRUE"
		int TXBUF_RESET_ON_RATE_CHANGE, // Default: "FALSE"
		int TXDLY_CFG, // Default: 16'h0010
		int TXDLY_LCFG, // Default: 9'h020
		int TXDLY_TAP_CFG, // Default: 16'h0000
		int TXGEARBOX_EN, // Default: "FALSE"
		int TXOOB_CFG, // Default: 1'b0
		int TXOUT_DIV, // Default: 2
		int TXPCSRESET_TIME, // Default: 5'b00001
		int TXPHDLY_CFG, // Default: 24'h084000
		int TXPH_CFG, // Default: 16'h0400
		int TXPH_MONITOR_SEL, // Default: 5'b00000
		int TXPI_CFG0, // Default: 2'b00
		int TXPI_CFG1, // Default: 2'b00
		int TXPI_CFG2, // Default: 2'b00
		int TXPI_CFG3, // Default: 1'b0
		int TXPI_CFG4, // Default: 1'b0
		int TXPI_CFG5, // Default: 3'b000
		int TXPI_GREY_SEL, // Default: 1'b0
		int TXPI_INVSTROBE_SEL, // Default: 1'b0
		int TXPI_PPMCLK_SEL, // Default: "TXUSRCLK2"
		int TXPI_PPM_CFG, // Default: 8'b00000000
		int TXPI_SYNFREQ_PPM, // Default: 3'b000
		int TXPMARESET_TIME, // Default: 5'b00001
		int TXSYNC_MULTILANE, // Default: 1'b0
		int TXSYNC_OVRD, // Default: 1'b0
		int TXSYNC_SKIP_DA, // Default: 1'b0
		int TX_CLK25_DIV, // Default: 7
		int TX_CLKMUX_EN, // Default: 1'b1
		int TX_DATA_WIDTH, // Default: 20
		int TX_DEEMPH0, // Default: 6'b000000
		int TX_DEEMPH1, // Default: 6'b000000
		int TX_DRIVE_MODE, // Default: "DIRECT"
		int TX_EIDLE_ASSERT_DELAY, // Default: 3'b110
		int TX_EIDLE_DEASSERT_DELAY, // Default: 3'b100
		int TX_LOOPBACK_DRIVE_HIZ, // Default: "FALSE"
		int TX_MAINCURSOR_SEL, // Default: 1'b0
		int TX_MARGIN_FULL_0, // Default: 7'b1001110
		int TX_MARGIN_FULL_1, // Default: 7'b1001001
		int TX_MARGIN_FULL_2, // Default: 7'b1000101
		int TX_MARGIN_FULL_3, // Default: 7'b1000010
		int TX_MARGIN_FULL_4, // Default: 7'b1000000
		int TX_MARGIN_LOW_0, // Default: 7'b1000110
		int TX_MARGIN_LOW_1, // Default: 7'b1000100
		int TX_MARGIN_LOW_2, // Default: 7'b1000010
		int TX_MARGIN_LOW_3, // Default: 7'b1000000
		int TX_MARGIN_LOW_4, // Default: 7'b1000000
		int TX_PREDRIVER_MODE, // Default: 1'b0
		int TX_RXDETECT_CFG, // Default: 14'h1832
		int TX_RXDETECT_REF, // Default: 3'b100
		int TX_XCLK_SEL, // Default: "TXUSR"
		int UCODEER_CLR, // Default: 1'b0
		int USE_PCS_CLK_PHASE_SEL, // Default: 1'b0
		//Verilog Ports in definition order:
		NetFlow* DMONITOROUT, // OUTPUT
		NetFlow* DRPDO, // OUTPUT
		NetFlow* DRPRDY, // OUTPUT
		NetFlow* EYESCANDATAERROR, // OUTPUT
		NetFlow* GTPTXN, // OUTPUT
		NetFlow* GTPTXP, // OUTPUT
		NetFlow* PCSRSVDOUT, // OUTPUT
		NetFlow* PHYSTATUS, // OUTPUT
		NetFlow* PMARSVDOUT0, // OUTPUT
		NetFlow* PMARSVDOUT1, // OUTPUT
		NetFlow* RXBUFSTATUS, // OUTPUT
		NetFlow* RXBYTEISALIGNED, // OUTPUT
		NetFlow* RXBYTEREALIGN, // OUTPUT
		NetFlow* RXCDRLOCK, // OUTPUT
		NetFlow* RXCHANBONDSEQ, // OUTPUT
		NetFlow* RXCHANISALIGNED, // OUTPUT
		NetFlow* RXCHANREALIGN, // OUTPUT
		NetFlow* RXCHARISCOMMA, // OUTPUT
		NetFlow* RXCHARISK, // OUTPUT
		NetFlow* RXCHBONDO, // OUTPUT
		NetFlow* RXCLKCORCNT, // OUTPUT
		NetFlow* RXCOMINITDET, // OUTPUT
		NetFlow* RXCOMMADET, // OUTPUT
		NetFlow* RXCOMSASDET, // OUTPUT
		NetFlow* RXCOMWAKEDET, // OUTPUT
		NetFlow* RXDATA, // OUTPUT
		NetFlow* RXDATAVALID, // OUTPUT
		NetFlow* RXDISPERR, // OUTPUT
		NetFlow* RXDLYSRESETDONE, // OUTPUT
		NetFlow* RXELECIDLE, // OUTPUT
		NetFlow* RXHEADER, // OUTPUT
		NetFlow* RXHEADERVALID, // OUTPUT
		NetFlow* RXNOTINTABLE, // OUTPUT
		NetFlow* RXOSINTDONE, // OUTPUT
		NetFlow* RXOSINTSTARTED, // OUTPUT
		NetFlow* RXOSINTSTROBEDONE, // OUTPUT
		NetFlow* RXOSINTSTROBESTARTED, // OUTPUT
		NetFlow* RXOUTCLK, // OUTPUT
		NetFlow* RXOUTCLKFABRIC, // OUTPUT
		NetFlow* RXOUTCLKPCS, // OUTPUT
		NetFlow* RXPHALIGNDONE, // OUTPUT
		NetFlow* RXPHMONITOR, // OUTPUT
		NetFlow* RXPHSLIPMONITOR, // OUTPUT
		NetFlow* RXPMARESETDONE, // OUTPUT
		NetFlow* RXPRBSERR, // OUTPUT
		NetFlow* RXRATEDONE, // OUTPUT
		NetFlow* RXRESETDONE, // OUTPUT
		NetFlow* RXSTARTOFSEQ, // OUTPUT
		NetFlow* RXSTATUS, // OUTPUT
		NetFlow* RXSYNCDONE, // OUTPUT
		NetFlow* RXSYNCOUT, // OUTPUT
		NetFlow* RXVALID, // OUTPUT
		NetFlow* TXBUFSTATUS, // OUTPUT
		NetFlow* TXCOMFINISH, // OUTPUT
		NetFlow* TXDLYSRESETDONE, // OUTPUT
		NetFlow* TXGEARBOXREADY, // OUTPUT
		NetFlow* TXOUTCLK, // OUTPUT
		NetFlow* TXOUTCLKFABRIC, // OUTPUT
		NetFlow* TXOUTCLKPCS, // OUTPUT
		NetFlow* TXPHALIGNDONE, // OUTPUT
		NetFlow* TXPHINITDONE, // OUTPUT
		NetFlow* TXPMARESETDONE, // OUTPUT
		NetFlow* TXRATEDONE, // OUTPUT
		NetFlow* TXRESETDONE, // OUTPUT
		NetFlow* TXSYNCDONE, // OUTPUT
		NetFlow* TXSYNCOUT, // OUTPUT
		NetFlow* CFGRESET, // INPUT
		NetFlow* CLKRSVD0, // INPUT
		NetFlow* CLKRSVD1, // INPUT
		NetFlow* DMONFIFORESET, // INPUT
		NetFlow* DMONITORCLK, // INPUT
		NetFlow* DRPADDR, // INPUT
		NetFlow* DRPCLK, // INPUT
		NetFlow* DRPDI, // INPUT
		NetFlow* DRPEN, // INPUT
		NetFlow* DRPWE, // INPUT
		NetFlow* EYESCANMODE, // INPUT
		NetFlow* EYESCANRESET, // INPUT
		NetFlow* EYESCANTRIGGER, // INPUT
		NetFlow* GTPRXN, // INPUT
		NetFlow* GTPRXP, // INPUT
		NetFlow* GTRESETSEL, // INPUT
		NetFlow* GTRSVD, // INPUT
		NetFlow* GTRXRESET, // INPUT
		NetFlow* GTTXRESET, // INPUT
		NetFlow* LOOPBACK, // INPUT
		NetFlow* PCSRSVDIN, // INPUT
		NetFlow* PLL0CLK, // INPUT
		NetFlow* PLL0REFCLK, // INPUT
		NetFlow* PLL1CLK, // INPUT
		NetFlow* PLL1REFCLK, // INPUT
		NetFlow* PMARSVDIN0, // INPUT
		NetFlow* PMARSVDIN1, // INPUT
		NetFlow* PMARSVDIN2, // INPUT
		NetFlow* PMARSVDIN3, // INPUT
		NetFlow* PMARSVDIN4, // INPUT
		NetFlow* RESETOVRD, // INPUT
		NetFlow* RX8B10BEN, // INPUT
		NetFlow* RXADAPTSELTEST, // INPUT
		NetFlow* RXBUFRESET, // INPUT
		NetFlow* RXCDRFREQRESET, // INPUT
		NetFlow* RXCDRHOLD, // INPUT
		NetFlow* RXCDROVRDEN, // INPUT
		NetFlow* RXCDRRESET, // INPUT
		NetFlow* RXCDRRESETRSV, // INPUT
		NetFlow* RXCHBONDEN, // INPUT
		NetFlow* RXCHBONDI, // INPUT
		NetFlow* RXCHBONDLEVEL, // INPUT
		NetFlow* RXCHBONDMASTER, // INPUT
		NetFlow* RXCHBONDSLAVE, // INPUT
		NetFlow* RXCOMMADETEN, // INPUT
		NetFlow* RXDDIEN, // INPUT
		NetFlow* RXDFEXYDEN, // INPUT
		NetFlow* RXDLYBYPASS, // INPUT
		NetFlow* RXDLYEN, // INPUT
		NetFlow* RXDLYOVRDEN, // INPUT
		NetFlow* RXDLYSRESET, // INPUT
		NetFlow* RXELECIDLEMODE, // INPUT
		NetFlow* RXGEARBOXSLIP, // INPUT
		NetFlow* RXLPMHFHOLD, // INPUT
		NetFlow* RXLPMHFOVRDEN, // INPUT
		NetFlow* RXLPMLFHOLD, // INPUT
		NetFlow* RXLPMLFOVRDEN, // INPUT
		NetFlow* RXLPMOSINTNTRLEN, // INPUT
		NetFlow* RXLPMRESET, // INPUT
		NetFlow* RXMCOMMAALIGNEN, // INPUT
		NetFlow* RXOOBRESET, // INPUT
		NetFlow* RXOSCALRESET, // INPUT
		NetFlow* RXOSHOLD, // INPUT
		NetFlow* RXOSINTCFG, // INPUT
		NetFlow* RXOSINTEN, // INPUT
		NetFlow* RXOSINTHOLD, // INPUT
		NetFlow* RXOSINTID0, // INPUT
		NetFlow* RXOSINTNTRLEN, // INPUT
		NetFlow* RXOSINTOVRDEN, // INPUT
		NetFlow* RXOSINTPD, // INPUT
		NetFlow* RXOSINTSTROBE, // INPUT
		NetFlow* RXOSINTTESTOVRDEN, // INPUT
		NetFlow* RXOSOVRDEN, // INPUT
		NetFlow* RXOUTCLKSEL, // INPUT
		NetFlow* RXPCOMMAALIGNEN, // INPUT
		NetFlow* RXPCSRESET, // INPUT
		NetFlow* RXPD, // INPUT
		NetFlow* RXPHALIGN, // INPUT
		NetFlow* RXPHALIGNEN, // INPUT
		NetFlow* RXPHDLYPD, // INPUT
		NetFlow* RXPHDLYRESET, // INPUT
		NetFlow* RXPHOVRDEN, // INPUT
		NetFlow* RXPMARESET, // INPUT
		NetFlow* RXPOLARITY, // INPUT
		NetFlow* RXPRBSCNTRESET, // INPUT
		NetFlow* RXPRBSSEL, // INPUT
		NetFlow* RXRATE, // INPUT
		NetFlow* RXRATEMODE, // INPUT
		NetFlow* RXSLIDE, // INPUT
		NetFlow* RXSYNCALLIN, // INPUT
		NetFlow* RXSYNCIN, // INPUT
		NetFlow* RXSYNCMODE, // INPUT
		NetFlow* RXSYSCLKSEL, // INPUT
		NetFlow* RXUSERRDY, // INPUT
		NetFlow* RXUSRCLK, // INPUT
		NetFlow* RXUSRCLK2, // INPUT
		NetFlow* SETERRSTATUS, // INPUT
		NetFlow* SIGVALIDCLK, // INPUT
		NetFlow* TSTIN, // INPUT
		NetFlow* TX8B10BBYPASS, // INPUT
		NetFlow* TX8B10BEN, // INPUT
		NetFlow* TXBUFDIFFCTRL, // INPUT
		NetFlow* TXCHARDISPMODE, // INPUT
		NetFlow* TXCHARDISPVAL, // INPUT
		NetFlow* TXCHARISK, // INPUT
		NetFlow* TXCOMINIT, // INPUT
		NetFlow* TXCOMSAS, // INPUT
		NetFlow* TXCOMWAKE, // INPUT
		NetFlow* TXDATA, // INPUT
		NetFlow* TXDEEMPH, // INPUT
		NetFlow* TXDETECTRX, // INPUT
		NetFlow* TXDIFFCTRL, // INPUT
		NetFlow* TXDIFFPD, // INPUT
		NetFlow* TXDLYBYPASS, // INPUT
		NetFlow* TXDLYEN, // INPUT
		NetFlow* TXDLYHOLD, // INPUT
		NetFlow* TXDLYOVRDEN, // INPUT
		NetFlow* TXDLYSRESET, // INPUT
		NetFlow* TXDLYUPDOWN, // INPUT
		NetFlow* TXELECIDLE, // INPUT
		NetFlow* TXHEADER, // INPUT
		NetFlow* TXINHIBIT, // INPUT
		NetFlow* TXMAINCURSOR, // INPUT
		NetFlow* TXMARGIN, // INPUT
		NetFlow* TXOUTCLKSEL, // INPUT
		NetFlow* TXPCSRESET, // INPUT
		NetFlow* TXPD, // INPUT
		NetFlow* TXPDELECIDLEMODE, // INPUT
		NetFlow* TXPHALIGN, // INPUT
		NetFlow* TXPHALIGNEN, // INPUT
		NetFlow* TXPHDLYPD, // INPUT
		NetFlow* TXPHDLYRESET, // INPUT
		NetFlow* TXPHDLYTSTCLK, // INPUT
		NetFlow* TXPHINIT, // INPUT
		NetFlow* TXPHOVRDEN, // INPUT
		NetFlow* TXPIPPMEN, // INPUT
		NetFlow* TXPIPPMOVRDEN, // INPUT
		NetFlow* TXPIPPMPD, // INPUT
		NetFlow* TXPIPPMSEL, // INPUT
		NetFlow* TXPIPPMSTEPSIZE, // INPUT
		NetFlow* TXPISOPD, // INPUT
		NetFlow* TXPMARESET, // INPUT
		NetFlow* TXPOLARITY, // INPUT
		NetFlow* TXPOSTCURSOR, // INPUT
		NetFlow* TXPOSTCURSORINV, // INPUT
		NetFlow* TXPRBSFORCEERR, // INPUT
		NetFlow* TXPRBSSEL, // INPUT
		NetFlow* TXPRECURSOR, // INPUT
		NetFlow* TXPRECURSORINV, // INPUT
		NetFlow* TXRATE, // INPUT
		NetFlow* TXRATEMODE, // INPUT
		NetFlow* TXSEQUENCE, // INPUT
		NetFlow* TXSTARTSEQ, // INPUT
		NetFlow* TXSWING, // INPUT
		NetFlow* TXSYNCALLIN, // INPUT
		NetFlow* TXSYNCIN, // INPUT
		NetFlow* TXSYNCMODE, // INPUT
		NetFlow* TXSYSCLKSEL, // INPUT
		NetFlow* TXUSERRDY, // INPUT
		NetFlow* TXUSRCLK, // INPUT
		NetFlow* TXUSRCLK2 // INPUT
		){
	
	// Assign parameters and ports: 
	//Verilog Parameters:
		this->LOC = LOC; // Default: "UNPLACED"
		this->ACJTAG_DEBUG_MODE = ACJTAG_DEBUG_MODE; // Default: 1'b0
		this->ACJTAG_MODE = ACJTAG_MODE; // Default: 1'b0
		this->ACJTAG_RESET = ACJTAG_RESET; // Default: 1'b0
		this->ADAPT_CFG0 = ADAPT_CFG0; // Default: 20'b00000000000000000000
		this->ALIGN_COMMA_DOUBLE = ALIGN_COMMA_DOUBLE; // Default: "FALSE"
		this->ALIGN_COMMA_ENABLE = ALIGN_COMMA_ENABLE; // Default: 10'b0001111111
		this->ALIGN_COMMA_WORD = ALIGN_COMMA_WORD; // Default: 1
		this->ALIGN_MCOMMA_DET = ALIGN_MCOMMA_DET; // Default: "TRUE"
		this->ALIGN_MCOMMA_VALUE = ALIGN_MCOMMA_VALUE; // Default: 10'b1010000011
		this->ALIGN_PCOMMA_DET = ALIGN_PCOMMA_DET; // Default: "TRUE"
		this->ALIGN_PCOMMA_VALUE = ALIGN_PCOMMA_VALUE; // Default: 10'b0101111100
		this->CBCC_DATA_SOURCE_SEL = CBCC_DATA_SOURCE_SEL; // Default: "DECODED"
		this->CFOK_CFG = CFOK_CFG; // Default: 43'b1001001000000000000000001000000111010000000
		this->CFOK_CFG2 = CFOK_CFG2; // Default: 7'b0100000
		this->CFOK_CFG3 = CFOK_CFG3; // Default: 7'b0100000
		this->CFOK_CFG4 = CFOK_CFG4; // Default: 1'b0
		this->CFOK_CFG5 = CFOK_CFG5; // Default: 2'b00
		this->CFOK_CFG6 = CFOK_CFG6; // Default: 4'b0000
		this->CHAN_BOND_KEEP_ALIGN = CHAN_BOND_KEEP_ALIGN; // Default: "FALSE"
		this->CHAN_BOND_MAX_SKEW = CHAN_BOND_MAX_SKEW; // Default: 7
		this->CHAN_BOND_SEQ_1_1 = CHAN_BOND_SEQ_1_1; // Default: 10'b0101111100
		this->CHAN_BOND_SEQ_1_2 = CHAN_BOND_SEQ_1_2; // Default: 10'b0000000000
		this->CHAN_BOND_SEQ_1_3 = CHAN_BOND_SEQ_1_3; // Default: 10'b0000000000
		this->CHAN_BOND_SEQ_1_4 = CHAN_BOND_SEQ_1_4; // Default: 10'b0000000000
		this->CHAN_BOND_SEQ_1_ENABLE = CHAN_BOND_SEQ_1_ENABLE; // Default: 4'b1111
		this->CHAN_BOND_SEQ_2_1 = CHAN_BOND_SEQ_2_1; // Default: 10'b0100000000
		this->CHAN_BOND_SEQ_2_2 = CHAN_BOND_SEQ_2_2; // Default: 10'b0100000000
		this->CHAN_BOND_SEQ_2_3 = CHAN_BOND_SEQ_2_3; // Default: 10'b0100000000
		this->CHAN_BOND_SEQ_2_4 = CHAN_BOND_SEQ_2_4; // Default: 10'b0100000000
		this->CHAN_BOND_SEQ_2_ENABLE = CHAN_BOND_SEQ_2_ENABLE; // Default: 4'b1111
		this->CHAN_BOND_SEQ_2_USE = CHAN_BOND_SEQ_2_USE; // Default: "FALSE"
		this->CHAN_BOND_SEQ_LEN = CHAN_BOND_SEQ_LEN; // Default: 1
		this->CLK_COMMON_SWING = CLK_COMMON_SWING; // Default: 1'b0
		this->CLK_CORRECT_USE = CLK_CORRECT_USE; // Default: "TRUE"
		this->CLK_COR_KEEP_IDLE = CLK_COR_KEEP_IDLE; // Default: "FALSE"
		this->CLK_COR_MAX_LAT = CLK_COR_MAX_LAT; // Default: 20
		this->CLK_COR_MIN_LAT = CLK_COR_MIN_LAT; // Default: 18
		this->CLK_COR_PRECEDENCE = CLK_COR_PRECEDENCE; // Default: "TRUE"
		this->CLK_COR_REPEAT_WAIT = CLK_COR_REPEAT_WAIT; // Default: 0
		this->CLK_COR_SEQ_1_1 = CLK_COR_SEQ_1_1; // Default: 10'b0100011100
		this->CLK_COR_SEQ_1_2 = CLK_COR_SEQ_1_2; // Default: 10'b0000000000
		this->CLK_COR_SEQ_1_3 = CLK_COR_SEQ_1_3; // Default: 10'b0000000000
		this->CLK_COR_SEQ_1_4 = CLK_COR_SEQ_1_4; // Default: 10'b0000000000
		this->CLK_COR_SEQ_1_ENABLE = CLK_COR_SEQ_1_ENABLE; // Default: 4'b1111
		this->CLK_COR_SEQ_2_1 = CLK_COR_SEQ_2_1; // Default: 10'b0100000000
		this->CLK_COR_SEQ_2_2 = CLK_COR_SEQ_2_2; // Default: 10'b0100000000
		this->CLK_COR_SEQ_2_3 = CLK_COR_SEQ_2_3; // Default: 10'b0100000000
		this->CLK_COR_SEQ_2_4 = CLK_COR_SEQ_2_4; // Default: 10'b0100000000
		this->CLK_COR_SEQ_2_ENABLE = CLK_COR_SEQ_2_ENABLE; // Default: 4'b1111
		this->CLK_COR_SEQ_2_USE = CLK_COR_SEQ_2_USE; // Default: "FALSE"
		this->CLK_COR_SEQ_LEN = CLK_COR_SEQ_LEN; // Default: 1
		this->DEC_MCOMMA_DETECT = DEC_MCOMMA_DETECT; // Default: "TRUE"
		this->DEC_PCOMMA_DETECT = DEC_PCOMMA_DETECT; // Default: "TRUE"
		this->DEC_VALID_COMMA_ONLY = DEC_VALID_COMMA_ONLY; // Default: "TRUE"
		this->DMONITOR_CFG = DMONITOR_CFG; // Default: 24'h000A00
		this->ES_CLK_PHASE_SEL = ES_CLK_PHASE_SEL; // Default: 1'b0
		this->ES_CONTROL = ES_CONTROL; // Default: 6'b000000
		this->ES_ERRDET_EN = ES_ERRDET_EN; // Default: "FALSE"
		this->ES_EYE_SCAN_EN = ES_EYE_SCAN_EN; // Default: "FALSE"
		this->ES_HORZ_OFFSET = ES_HORZ_OFFSET; // Default: 12'h010
		this->ES_PMA_CFG = ES_PMA_CFG; // Default: 10'b0000000000
		this->ES_PRESCALE = ES_PRESCALE; // Default: 5'b00000
		this->ES_QUALIFIER = ES_QUALIFIER; // Default: 80'h00000000000000000000
		this->ES_QUAL_MASK = ES_QUAL_MASK; // Default: 80'h00000000000000000000
		this->ES_SDATA_MASK = ES_SDATA_MASK; // Default: 80'h00000000000000000000
		this->ES_VERT_OFFSET = ES_VERT_OFFSET; // Default: 9'b000000000
		this->FTS_DESKEW_SEQ_ENABLE = FTS_DESKEW_SEQ_ENABLE; // Default: 4'b1111
		this->FTS_LANE_DESKEW_CFG = FTS_LANE_DESKEW_CFG; // Default: 4'b1111
		this->FTS_LANE_DESKEW_EN = FTS_LANE_DESKEW_EN; // Default: "FALSE"
		this->GEARBOX_MODE = GEARBOX_MODE; // Default: 3'b000
		this->LOOPBACK_CFG = LOOPBACK_CFG; // Default: 1'b0
		this->OUTREFCLK_SEL_INV = OUTREFCLK_SEL_INV; // Default: 2'b11
		this->PCS_PCIE_EN = PCS_PCIE_EN; // Default: "FALSE"
		this->PCS_RSVD_ATTR = PCS_RSVD_ATTR; // Default: 48'h000000000000
		this->PD_TRANS_TIME_FROM_P2 = PD_TRANS_TIME_FROM_P2; // Default: 12'h03C
		this->PD_TRANS_TIME_NONE_P2 = PD_TRANS_TIME_NONE_P2; // Default: 8'h19
		this->PD_TRANS_TIME_TO_P2 = PD_TRANS_TIME_TO_P2; // Default: 8'h64
		this->PMA_LOOPBACK_CFG = PMA_LOOPBACK_CFG; // Default: 1'b0
		this->PMA_RSV = PMA_RSV; // Default: 32'h00000333
		this->PMA_RSV2 = PMA_RSV2; // Default: 32'h00002050
		this->PMA_RSV3 = PMA_RSV3; // Default: 2'b00
		this->PMA_RSV4 = PMA_RSV4; // Default: 4'b0000
		this->PMA_RSV5 = PMA_RSV5; // Default: 1'b0
		this->PMA_RSV6 = PMA_RSV6; // Default: 1'b0
		this->PMA_RSV7 = PMA_RSV7; // Default: 1'b0
		this->RXBUFRESET_TIME = RXBUFRESET_TIME; // Default: 5'b00001
		this->RXBUF_ADDR_MODE = RXBUF_ADDR_MODE; // Default: "FULL"
		this->RXBUF_EIDLE_HI_CNT = RXBUF_EIDLE_HI_CNT; // Default: 4'b1000
		this->RXBUF_EIDLE_LO_CNT = RXBUF_EIDLE_LO_CNT; // Default: 4'b0000
		this->RXBUF_EN = RXBUF_EN; // Default: "TRUE"
		this->RXBUF_RESET_ON_CB_CHANGE = RXBUF_RESET_ON_CB_CHANGE; // Default: "TRUE"
		this->RXBUF_RESET_ON_COMMAALIGN = RXBUF_RESET_ON_COMMAALIGN; // Default: "FALSE"
		this->RXBUF_RESET_ON_EIDLE = RXBUF_RESET_ON_EIDLE; // Default: "FALSE"
		this->RXBUF_RESET_ON_RATE_CHANGE = RXBUF_RESET_ON_RATE_CHANGE; // Default: "TRUE"
		this->RXBUF_THRESH_OVFLW = RXBUF_THRESH_OVFLW; // Default: 61
		this->RXBUF_THRESH_OVRD = RXBUF_THRESH_OVRD; // Default: "FALSE"
		this->RXBUF_THRESH_UNDFLW = RXBUF_THRESH_UNDFLW; // Default: 4
		this->RXCDRFREQRESET_TIME = RXCDRFREQRESET_TIME; // Default: 5'b00001
		this->RXCDRPHRESET_TIME = RXCDRPHRESET_TIME; // Default: 5'b00001
		this->RXCDR_CFG = RXCDR_CFG; // Default: 83'h0000107FE406001041010
		this->RXCDR_FR_RESET_ON_EIDLE = RXCDR_FR_RESET_ON_EIDLE; // Default: 1'b0
		this->RXCDR_HOLD_DURING_EIDLE = RXCDR_HOLD_DURING_EIDLE; // Default: 1'b0
		this->RXCDR_LOCK_CFG = RXCDR_LOCK_CFG; // Default: 6'b001001
		this->RXCDR_PH_RESET_ON_EIDLE = RXCDR_PH_RESET_ON_EIDLE; // Default: 1'b0
		this->RXDLY_CFG = RXDLY_CFG; // Default: 16'h0010
		this->RXDLY_LCFG = RXDLY_LCFG; // Default: 9'h020
		this->RXDLY_TAP_CFG = RXDLY_TAP_CFG; // Default: 16'h0000
		this->RXGEARBOX_EN = RXGEARBOX_EN; // Default: "FALSE"
		this->RXISCANRESET_TIME = RXISCANRESET_TIME; // Default: 5'b00001
		this->RXLPMRESET_TIME = RXLPMRESET_TIME; // Default: 7'b0001111
		this->RXLPM_BIAS_STARTUP_DISABLE = RXLPM_BIAS_STARTUP_DISABLE; // Default: 1'b0
		this->RXLPM_CFG = RXLPM_CFG; // Default: 4'b0110
		this->RXLPM_CFG1 = RXLPM_CFG1; // Default: 1'b0
		this->RXLPM_CM_CFG = RXLPM_CM_CFG; // Default: 1'b0
		this->RXLPM_GC_CFG = RXLPM_GC_CFG; // Default: 9'b111100010
		this->RXLPM_GC_CFG2 = RXLPM_GC_CFG2; // Default: 3'b001
		this->RXLPM_HF_CFG = RXLPM_HF_CFG; // Default: 14'b00001111110000
		this->RXLPM_HF_CFG2 = RXLPM_HF_CFG2; // Default: 5'b01010
		this->RXLPM_HF_CFG3 = RXLPM_HF_CFG3; // Default: 4'b0000
		this->RXLPM_HOLD_DURING_EIDLE = RXLPM_HOLD_DURING_EIDLE; // Default: 1'b0
		this->RXLPM_INCM_CFG = RXLPM_INCM_CFG; // Default: 1'b0
		this->RXLPM_IPCM_CFG = RXLPM_IPCM_CFG; // Default: 1'b0
		this->RXLPM_LF_CFG = RXLPM_LF_CFG; // Default: 18'b000000001111110000
		this->RXLPM_LF_CFG2 = RXLPM_LF_CFG2; // Default: 5'b01010
		this->RXLPM_OSINT_CFG = RXLPM_OSINT_CFG; // Default: 3'b100
		this->RXOOB_CFG = RXOOB_CFG; // Default: 7'b0000110
		this->RXOOB_CLK_CFG = RXOOB_CLK_CFG; // Default: "PMA"
		this->RXOSCALRESET_TIME = RXOSCALRESET_TIME; // Default: 5'b00011
		this->RXOSCALRESET_TIMEOUT = RXOSCALRESET_TIMEOUT; // Default: 5'b00000
		this->RXOUT_DIV = RXOUT_DIV; // Default: 2
		this->RXPCSRESET_TIME = RXPCSRESET_TIME; // Default: 5'b00001
		this->RXPHDLY_CFG = RXPHDLY_CFG; // Default: 24'h084000
		this->RXPH_CFG = RXPH_CFG; // Default: 24'hC00002
		this->RXPH_MONITOR_SEL = RXPH_MONITOR_SEL; // Default: 5'b00000
		this->RXPI_CFG0 = RXPI_CFG0; // Default: 3'b000
		this->RXPI_CFG1 = RXPI_CFG1; // Default: 1'b0
		this->RXPI_CFG2 = RXPI_CFG2; // Default: 1'b0
		this->RXPMARESET_TIME = RXPMARESET_TIME; // Default: 5'b00011
		this->RXPRBS_ERR_LOOPBACK = RXPRBS_ERR_LOOPBACK; // Default: 1'b0
		this->RXSLIDE_AUTO_WAIT = RXSLIDE_AUTO_WAIT; // Default: 7
		this->RXSLIDE_MODE = RXSLIDE_MODE; // Default: "OFF"
		this->RXSYNC_MULTILANE = RXSYNC_MULTILANE; // Default: 1'b0
		this->RXSYNC_OVRD = RXSYNC_OVRD; // Default: 1'b0
		this->RXSYNC_SKIP_DA = RXSYNC_SKIP_DA; // Default: 1'b0
		this->RX_BIAS_CFG = RX_BIAS_CFG; // Default: 16'b0000111100110011
		this->RX_BUFFER_CFG = RX_BUFFER_CFG; // Default: 6'b000000
		this->RX_CLK25_DIV = RX_CLK25_DIV; // Default: 7
		this->RX_CLKMUX_EN = RX_CLKMUX_EN; // Default: 1'b1
		this->RX_CM_SEL = RX_CM_SEL; // Default: 2'b11
		this->RX_CM_TRIM = RX_CM_TRIM; // Default: 4'b0100
		this->RX_DATA_WIDTH = RX_DATA_WIDTH; // Default: 20
		this->RX_DDI_SEL = RX_DDI_SEL; // Default: 6'b000000
		this->RX_DEBUG_CFG = RX_DEBUG_CFG; // Default: 14'b00000000000000
		this->RX_DEFER_RESET_BUF_EN = RX_DEFER_RESET_BUF_EN; // Default: "TRUE"
		this->RX_DISPERR_SEQ_MATCH = RX_DISPERR_SEQ_MATCH; // Default: "TRUE"
		this->RX_OS_CFG = RX_OS_CFG; // Default: 13'b0001111110000
		this->RX_SIG_VALID_DLY = RX_SIG_VALID_DLY; // Default: 10
		this->RX_XCLK_SEL = RX_XCLK_SEL; // Default: "RXREC"
		this->SAS_MAX_COM = SAS_MAX_COM; // Default: 64
		this->SAS_MIN_COM = SAS_MIN_COM; // Default: 36
		this->SATA_BURST_SEQ_LEN = SATA_BURST_SEQ_LEN; // Default: 4'b1111
		this->SATA_BURST_VAL = SATA_BURST_VAL; // Default: 3'b100
		this->SATA_EIDLE_VAL = SATA_EIDLE_VAL; // Default: 3'b100
		this->SATA_MAX_BURST = SATA_MAX_BURST; // Default: 8
		this->SATA_MAX_INIT = SATA_MAX_INIT; // Default: 21
		this->SATA_MAX_WAKE = SATA_MAX_WAKE; // Default: 7
		this->SATA_MIN_BURST = SATA_MIN_BURST; // Default: 4
		this->SATA_MIN_INIT = SATA_MIN_INIT; // Default: 12
		this->SATA_MIN_WAKE = SATA_MIN_WAKE; // Default: 4
		this->SATA_PLL_CFG = SATA_PLL_CFG; // Default: "VCO_3000MHZ"
		this->SHOW_REALIGN_COMMA = SHOW_REALIGN_COMMA; // Default: "TRUE"
		this->SIM_RECEIVER_DETECT_PASS = SIM_RECEIVER_DETECT_PASS; // Default: "TRUE"
		this->SIM_RESET_SPEEDUP = SIM_RESET_SPEEDUP; // Default: "TRUE"
		this->SIM_TX_EIDLE_DRIVE_LEVEL = SIM_TX_EIDLE_DRIVE_LEVEL; // Default: "X"
		this->SIM_VERSION = SIM_VERSION; // Default: "1.0"
		this->TERM_RCAL_CFG = TERM_RCAL_CFG; // Default: 15'b100001000010000
		this->TERM_RCAL_OVRD = TERM_RCAL_OVRD; // Default: 3'b000
		this->TRANS_TIME_RATE = TRANS_TIME_RATE; // Default: 8'h0E
		this->TST_RSV = TST_RSV; // Default: 32'h00000000
		this->TXBUF_EN = TXBUF_EN; // Default: "TRUE"
		this->TXBUF_RESET_ON_RATE_CHANGE = TXBUF_RESET_ON_RATE_CHANGE; // Default: "FALSE"
		this->TXDLY_CFG = TXDLY_CFG; // Default: 16'h0010
		this->TXDLY_LCFG = TXDLY_LCFG; // Default: 9'h020
		this->TXDLY_TAP_CFG = TXDLY_TAP_CFG; // Default: 16'h0000
		this->TXGEARBOX_EN = TXGEARBOX_EN; // Default: "FALSE"
		this->TXOOB_CFG = TXOOB_CFG; // Default: 1'b0
		this->TXOUT_DIV = TXOUT_DIV; // Default: 2
		this->TXPCSRESET_TIME = TXPCSRESET_TIME; // Default: 5'b00001
		this->TXPHDLY_CFG = TXPHDLY_CFG; // Default: 24'h084000
		this->TXPH_CFG = TXPH_CFG; // Default: 16'h0400
		this->TXPH_MONITOR_SEL = TXPH_MONITOR_SEL; // Default: 5'b00000
		this->TXPI_CFG0 = TXPI_CFG0; // Default: 2'b00
		this->TXPI_CFG1 = TXPI_CFG1; // Default: 2'b00
		this->TXPI_CFG2 = TXPI_CFG2; // Default: 2'b00
		this->TXPI_CFG3 = TXPI_CFG3; // Default: 1'b0
		this->TXPI_CFG4 = TXPI_CFG4; // Default: 1'b0
		this->TXPI_CFG5 = TXPI_CFG5; // Default: 3'b000
		this->TXPI_GREY_SEL = TXPI_GREY_SEL; // Default: 1'b0
		this->TXPI_INVSTROBE_SEL = TXPI_INVSTROBE_SEL; // Default: 1'b0
		this->TXPI_PPMCLK_SEL = TXPI_PPMCLK_SEL; // Default: "TXUSRCLK2"
		this->TXPI_PPM_CFG = TXPI_PPM_CFG; // Default: 8'b00000000
		this->TXPI_SYNFREQ_PPM = TXPI_SYNFREQ_PPM; // Default: 3'b000
		this->TXPMARESET_TIME = TXPMARESET_TIME; // Default: 5'b00001
		this->TXSYNC_MULTILANE = TXSYNC_MULTILANE; // Default: 1'b0
		this->TXSYNC_OVRD = TXSYNC_OVRD; // Default: 1'b0
		this->TXSYNC_SKIP_DA = TXSYNC_SKIP_DA; // Default: 1'b0
		this->TX_CLK25_DIV = TX_CLK25_DIV; // Default: 7
		this->TX_CLKMUX_EN = TX_CLKMUX_EN; // Default: 1'b1
		this->TX_DATA_WIDTH = TX_DATA_WIDTH; // Default: 20
		this->TX_DEEMPH0 = TX_DEEMPH0; // Default: 6'b000000
		this->TX_DEEMPH1 = TX_DEEMPH1; // Default: 6'b000000
		this->TX_DRIVE_MODE = TX_DRIVE_MODE; // Default: "DIRECT"
		this->TX_EIDLE_ASSERT_DELAY = TX_EIDLE_ASSERT_DELAY; // Default: 3'b110
		this->TX_EIDLE_DEASSERT_DELAY = TX_EIDLE_DEASSERT_DELAY; // Default: 3'b100
		this->TX_LOOPBACK_DRIVE_HIZ = TX_LOOPBACK_DRIVE_HIZ; // Default: "FALSE"
		this->TX_MAINCURSOR_SEL = TX_MAINCURSOR_SEL; // Default: 1'b0
		this->TX_MARGIN_FULL_0 = TX_MARGIN_FULL_0; // Default: 7'b1001110
		this->TX_MARGIN_FULL_1 = TX_MARGIN_FULL_1; // Default: 7'b1001001
		this->TX_MARGIN_FULL_2 = TX_MARGIN_FULL_2; // Default: 7'b1000101
		this->TX_MARGIN_FULL_3 = TX_MARGIN_FULL_3; // Default: 7'b1000010
		this->TX_MARGIN_FULL_4 = TX_MARGIN_FULL_4; // Default: 7'b1000000
		this->TX_MARGIN_LOW_0 = TX_MARGIN_LOW_0; // Default: 7'b1000110
		this->TX_MARGIN_LOW_1 = TX_MARGIN_LOW_1; // Default: 7'b1000100
		this->TX_MARGIN_LOW_2 = TX_MARGIN_LOW_2; // Default: 7'b1000010
		this->TX_MARGIN_LOW_3 = TX_MARGIN_LOW_3; // Default: 7'b1000000
		this->TX_MARGIN_LOW_4 = TX_MARGIN_LOW_4; // Default: 7'b1000000
		this->TX_PREDRIVER_MODE = TX_PREDRIVER_MODE; // Default: 1'b0
		this->TX_RXDETECT_CFG = TX_RXDETECT_CFG; // Default: 14'h1832
		this->TX_RXDETECT_REF = TX_RXDETECT_REF; // Default: 3'b100
		this->TX_XCLK_SEL = TX_XCLK_SEL; // Default: "TXUSR"
		this->UCODEER_CLR = UCODEER_CLR; // Default: 1'b0
		this->USE_PCS_CLK_PHASE_SEL = USE_PCS_CLK_PHASE_SEL; // Default: 1'b0
	//Verilog Ports in definition order:
		this->DMONITOROUT = DMONITOROUT; // OUTPUT
		this->DRPDO = DRPDO; // OUTPUT
		this->DRPRDY = DRPRDY; // OUTPUT
		this->EYESCANDATAERROR = EYESCANDATAERROR; // OUTPUT
		this->GTPTXN = GTPTXN; // OUTPUT
		this->GTPTXP = GTPTXP; // OUTPUT
		this->PCSRSVDOUT = PCSRSVDOUT; // OUTPUT
		this->PHYSTATUS = PHYSTATUS; // OUTPUT
		this->PMARSVDOUT0 = PMARSVDOUT0; // OUTPUT
		this->PMARSVDOUT1 = PMARSVDOUT1; // OUTPUT
		this->RXBUFSTATUS = RXBUFSTATUS; // OUTPUT
		this->RXBYTEISALIGNED = RXBYTEISALIGNED; // OUTPUT
		this->RXBYTEREALIGN = RXBYTEREALIGN; // OUTPUT
		this->RXCDRLOCK = RXCDRLOCK; // OUTPUT
		this->RXCHANBONDSEQ = RXCHANBONDSEQ; // OUTPUT
		this->RXCHANISALIGNED = RXCHANISALIGNED; // OUTPUT
		this->RXCHANREALIGN = RXCHANREALIGN; // OUTPUT
		this->RXCHARISCOMMA = RXCHARISCOMMA; // OUTPUT
		this->RXCHARISK = RXCHARISK; // OUTPUT
		this->RXCHBONDO = RXCHBONDO; // OUTPUT
		this->RXCLKCORCNT = RXCLKCORCNT; // OUTPUT
		this->RXCOMINITDET = RXCOMINITDET; // OUTPUT
		this->RXCOMMADET = RXCOMMADET; // OUTPUT
		this->RXCOMSASDET = RXCOMSASDET; // OUTPUT
		this->RXCOMWAKEDET = RXCOMWAKEDET; // OUTPUT
		this->RXDATA = RXDATA; // OUTPUT
		this->RXDATAVALID = RXDATAVALID; // OUTPUT
		this->RXDISPERR = RXDISPERR; // OUTPUT
		this->RXDLYSRESETDONE = RXDLYSRESETDONE; // OUTPUT
		this->RXELECIDLE = RXELECIDLE; // OUTPUT
		this->RXHEADER = RXHEADER; // OUTPUT
		this->RXHEADERVALID = RXHEADERVALID; // OUTPUT
		this->RXNOTINTABLE = RXNOTINTABLE; // OUTPUT
		this->RXOSINTDONE = RXOSINTDONE; // OUTPUT
		this->RXOSINTSTARTED = RXOSINTSTARTED; // OUTPUT
		this->RXOSINTSTROBEDONE = RXOSINTSTROBEDONE; // OUTPUT
		this->RXOSINTSTROBESTARTED = RXOSINTSTROBESTARTED; // OUTPUT
		this->RXOUTCLK = RXOUTCLK; // OUTPUT
		this->RXOUTCLKFABRIC = RXOUTCLKFABRIC; // OUTPUT
		this->RXOUTCLKPCS = RXOUTCLKPCS; // OUTPUT
		this->RXPHALIGNDONE = RXPHALIGNDONE; // OUTPUT
		this->RXPHMONITOR = RXPHMONITOR; // OUTPUT
		this->RXPHSLIPMONITOR = RXPHSLIPMONITOR; // OUTPUT
		this->RXPMARESETDONE = RXPMARESETDONE; // OUTPUT
		this->RXPRBSERR = RXPRBSERR; // OUTPUT
		this->RXRATEDONE = RXRATEDONE; // OUTPUT
		this->RXRESETDONE = RXRESETDONE; // OUTPUT
		this->RXSTARTOFSEQ = RXSTARTOFSEQ; // OUTPUT
		this->RXSTATUS = RXSTATUS; // OUTPUT
		this->RXSYNCDONE = RXSYNCDONE; // OUTPUT
		this->RXSYNCOUT = RXSYNCOUT; // OUTPUT
		this->RXVALID = RXVALID; // OUTPUT
		this->TXBUFSTATUS = TXBUFSTATUS; // OUTPUT
		this->TXCOMFINISH = TXCOMFINISH; // OUTPUT
		this->TXDLYSRESETDONE = TXDLYSRESETDONE; // OUTPUT
		this->TXGEARBOXREADY = TXGEARBOXREADY; // OUTPUT
		this->TXOUTCLK = TXOUTCLK; // OUTPUT
		this->TXOUTCLKFABRIC = TXOUTCLKFABRIC; // OUTPUT
		this->TXOUTCLKPCS = TXOUTCLKPCS; // OUTPUT
		this->TXPHALIGNDONE = TXPHALIGNDONE; // OUTPUT
		this->TXPHINITDONE = TXPHINITDONE; // OUTPUT
		this->TXPMARESETDONE = TXPMARESETDONE; // OUTPUT
		this->TXRATEDONE = TXRATEDONE; // OUTPUT
		this->TXRESETDONE = TXRESETDONE; // OUTPUT
		this->TXSYNCDONE = TXSYNCDONE; // OUTPUT
		this->TXSYNCOUT = TXSYNCOUT; // OUTPUT
		this->CFGRESET = CFGRESET; // INPUT
		this->CLKRSVD0 = CLKRSVD0; // INPUT
		this->CLKRSVD1 = CLKRSVD1; // INPUT
		this->DMONFIFORESET = DMONFIFORESET; // INPUT
		this->DMONITORCLK = DMONITORCLK; // INPUT
		this->DRPADDR = DRPADDR; // INPUT
		this->DRPCLK = DRPCLK; // INPUT
		this->DRPDI = DRPDI; // INPUT
		this->DRPEN = DRPEN; // INPUT
		this->DRPWE = DRPWE; // INPUT
		this->EYESCANMODE = EYESCANMODE; // INPUT
		this->EYESCANRESET = EYESCANRESET; // INPUT
		this->EYESCANTRIGGER = EYESCANTRIGGER; // INPUT
		this->GTPRXN = GTPRXN; // INPUT
		this->GTPRXP = GTPRXP; // INPUT
		this->GTRESETSEL = GTRESETSEL; // INPUT
		this->GTRSVD = GTRSVD; // INPUT
		this->GTRXRESET = GTRXRESET; // INPUT
		this->GTTXRESET = GTTXRESET; // INPUT
		this->LOOPBACK = LOOPBACK; // INPUT
		this->PCSRSVDIN = PCSRSVDIN; // INPUT
		this->PLL0CLK = PLL0CLK; // INPUT
		this->PLL0REFCLK = PLL0REFCLK; // INPUT
		this->PLL1CLK = PLL1CLK; // INPUT
		this->PLL1REFCLK = PLL1REFCLK; // INPUT
		this->PMARSVDIN0 = PMARSVDIN0; // INPUT
		this->PMARSVDIN1 = PMARSVDIN1; // INPUT
		this->PMARSVDIN2 = PMARSVDIN2; // INPUT
		this->PMARSVDIN3 = PMARSVDIN3; // INPUT
		this->PMARSVDIN4 = PMARSVDIN4; // INPUT
		this->RESETOVRD = RESETOVRD; // INPUT
		this->RX8B10BEN = RX8B10BEN; // INPUT
		this->RXADAPTSELTEST = RXADAPTSELTEST; // INPUT
		this->RXBUFRESET = RXBUFRESET; // INPUT
		this->RXCDRFREQRESET = RXCDRFREQRESET; // INPUT
		this->RXCDRHOLD = RXCDRHOLD; // INPUT
		this->RXCDROVRDEN = RXCDROVRDEN; // INPUT
		this->RXCDRRESET = RXCDRRESET; // INPUT
		this->RXCDRRESETRSV = RXCDRRESETRSV; // INPUT
		this->RXCHBONDEN = RXCHBONDEN; // INPUT
		this->RXCHBONDI = RXCHBONDI; // INPUT
		this->RXCHBONDLEVEL = RXCHBONDLEVEL; // INPUT
		this->RXCHBONDMASTER = RXCHBONDMASTER; // INPUT
		this->RXCHBONDSLAVE = RXCHBONDSLAVE; // INPUT
		this->RXCOMMADETEN = RXCOMMADETEN; // INPUT
		this->RXDDIEN = RXDDIEN; // INPUT
		this->RXDFEXYDEN = RXDFEXYDEN; // INPUT
		this->RXDLYBYPASS = RXDLYBYPASS; // INPUT
		this->RXDLYEN = RXDLYEN; // INPUT
		this->RXDLYOVRDEN = RXDLYOVRDEN; // INPUT
		this->RXDLYSRESET = RXDLYSRESET; // INPUT
		this->RXELECIDLEMODE = RXELECIDLEMODE; // INPUT
		this->RXGEARBOXSLIP = RXGEARBOXSLIP; // INPUT
		this->RXLPMHFHOLD = RXLPMHFHOLD; // INPUT
		this->RXLPMHFOVRDEN = RXLPMHFOVRDEN; // INPUT
		this->RXLPMLFHOLD = RXLPMLFHOLD; // INPUT
		this->RXLPMLFOVRDEN = RXLPMLFOVRDEN; // INPUT
		this->RXLPMOSINTNTRLEN = RXLPMOSINTNTRLEN; // INPUT
		this->RXLPMRESET = RXLPMRESET; // INPUT
		this->RXMCOMMAALIGNEN = RXMCOMMAALIGNEN; // INPUT
		this->RXOOBRESET = RXOOBRESET; // INPUT
		this->RXOSCALRESET = RXOSCALRESET; // INPUT
		this->RXOSHOLD = RXOSHOLD; // INPUT
		this->RXOSINTCFG = RXOSINTCFG; // INPUT
		this->RXOSINTEN = RXOSINTEN; // INPUT
		this->RXOSINTHOLD = RXOSINTHOLD; // INPUT
		this->RXOSINTID0 = RXOSINTID0; // INPUT
		this->RXOSINTNTRLEN = RXOSINTNTRLEN; // INPUT
		this->RXOSINTOVRDEN = RXOSINTOVRDEN; // INPUT
		this->RXOSINTPD = RXOSINTPD; // INPUT
		this->RXOSINTSTROBE = RXOSINTSTROBE; // INPUT
		this->RXOSINTTESTOVRDEN = RXOSINTTESTOVRDEN; // INPUT
		this->RXOSOVRDEN = RXOSOVRDEN; // INPUT
		this->RXOUTCLKSEL = RXOUTCLKSEL; // INPUT
		this->RXPCOMMAALIGNEN = RXPCOMMAALIGNEN; // INPUT
		this->RXPCSRESET = RXPCSRESET; // INPUT
		this->RXPD = RXPD; // INPUT
		this->RXPHALIGN = RXPHALIGN; // INPUT
		this->RXPHALIGNEN = RXPHALIGNEN; // INPUT
		this->RXPHDLYPD = RXPHDLYPD; // INPUT
		this->RXPHDLYRESET = RXPHDLYRESET; // INPUT
		this->RXPHOVRDEN = RXPHOVRDEN; // INPUT
		this->RXPMARESET = RXPMARESET; // INPUT
		this->RXPOLARITY = RXPOLARITY; // INPUT
		this->RXPRBSCNTRESET = RXPRBSCNTRESET; // INPUT
		this->RXPRBSSEL = RXPRBSSEL; // INPUT
		this->RXRATE = RXRATE; // INPUT
		this->RXRATEMODE = RXRATEMODE; // INPUT
		this->RXSLIDE = RXSLIDE; // INPUT
		this->RXSYNCALLIN = RXSYNCALLIN; // INPUT
		this->RXSYNCIN = RXSYNCIN; // INPUT
		this->RXSYNCMODE = RXSYNCMODE; // INPUT
		this->RXSYSCLKSEL = RXSYSCLKSEL; // INPUT
		this->RXUSERRDY = RXUSERRDY; // INPUT
		this->RXUSRCLK = RXUSRCLK; // INPUT
		this->RXUSRCLK2 = RXUSRCLK2; // INPUT
		this->SETERRSTATUS = SETERRSTATUS; // INPUT
		this->SIGVALIDCLK = SIGVALIDCLK; // INPUT
		this->TSTIN = TSTIN; // INPUT
		this->TX8B10BBYPASS = TX8B10BBYPASS; // INPUT
		this->TX8B10BEN = TX8B10BEN; // INPUT
		this->TXBUFDIFFCTRL = TXBUFDIFFCTRL; // INPUT
		this->TXCHARDISPMODE = TXCHARDISPMODE; // INPUT
		this->TXCHARDISPVAL = TXCHARDISPVAL; // INPUT
		this->TXCHARISK = TXCHARISK; // INPUT
		this->TXCOMINIT = TXCOMINIT; // INPUT
		this->TXCOMSAS = TXCOMSAS; // INPUT
		this->TXCOMWAKE = TXCOMWAKE; // INPUT
		this->TXDATA = TXDATA; // INPUT
		this->TXDEEMPH = TXDEEMPH; // INPUT
		this->TXDETECTRX = TXDETECTRX; // INPUT
		this->TXDIFFCTRL = TXDIFFCTRL; // INPUT
		this->TXDIFFPD = TXDIFFPD; // INPUT
		this->TXDLYBYPASS = TXDLYBYPASS; // INPUT
		this->TXDLYEN = TXDLYEN; // INPUT
		this->TXDLYHOLD = TXDLYHOLD; // INPUT
		this->TXDLYOVRDEN = TXDLYOVRDEN; // INPUT
		this->TXDLYSRESET = TXDLYSRESET; // INPUT
		this->TXDLYUPDOWN = TXDLYUPDOWN; // INPUT
		this->TXELECIDLE = TXELECIDLE; // INPUT
		this->TXHEADER = TXHEADER; // INPUT
		this->TXINHIBIT = TXINHIBIT; // INPUT
		this->TXMAINCURSOR = TXMAINCURSOR; // INPUT
		this->TXMARGIN = TXMARGIN; // INPUT
		this->TXOUTCLKSEL = TXOUTCLKSEL; // INPUT
		this->TXPCSRESET = TXPCSRESET; // INPUT
		this->TXPD = TXPD; // INPUT
		this->TXPDELECIDLEMODE = TXPDELECIDLEMODE; // INPUT
		this->TXPHALIGN = TXPHALIGN; // INPUT
		this->TXPHALIGNEN = TXPHALIGNEN; // INPUT
		this->TXPHDLYPD = TXPHDLYPD; // INPUT
		this->TXPHDLYRESET = TXPHDLYRESET; // INPUT
		this->TXPHDLYTSTCLK = TXPHDLYTSTCLK; // INPUT
		this->TXPHINIT = TXPHINIT; // INPUT
		this->TXPHOVRDEN = TXPHOVRDEN; // INPUT
		this->TXPIPPMEN = TXPIPPMEN; // INPUT
		this->TXPIPPMOVRDEN = TXPIPPMOVRDEN; // INPUT
		this->TXPIPPMPD = TXPIPPMPD; // INPUT
		this->TXPIPPMSEL = TXPIPPMSEL; // INPUT
		this->TXPIPPMSTEPSIZE = TXPIPPMSTEPSIZE; // INPUT
		this->TXPISOPD = TXPISOPD; // INPUT
		this->TXPMARESET = TXPMARESET; // INPUT
		this->TXPOLARITY = TXPOLARITY; // INPUT
		this->TXPOSTCURSOR = TXPOSTCURSOR; // INPUT
		this->TXPOSTCURSORINV = TXPOSTCURSORINV; // INPUT
		this->TXPRBSFORCEERR = TXPRBSFORCEERR; // INPUT
		this->TXPRBSSEL = TXPRBSSEL; // INPUT
		this->TXPRECURSOR = TXPRECURSOR; // INPUT
		this->TXPRECURSORINV = TXPRECURSORINV; // INPUT
		this->TXRATE = TXRATE; // INPUT
		this->TXRATEMODE = TXRATEMODE; // INPUT
		this->TXSEQUENCE = TXSEQUENCE; // INPUT
		this->TXSTARTSEQ = TXSTARTSEQ; // INPUT
		this->TXSWING = TXSWING; // INPUT
		this->TXSYNCALLIN = TXSYNCALLIN; // INPUT
		this->TXSYNCIN = TXSYNCIN; // INPUT
		this->TXSYNCMODE = TXSYNCMODE; // INPUT
		this->TXSYSCLKSEL = TXSYSCLKSEL; // INPUT
		this->TXUSERRDY = TXUSERRDY; // INPUT
		this->TXUSRCLK = TXUSRCLK; // INPUT
		this->TXUSRCLK2 = TXUSRCLK2; // INPUT
	
		register_wait_on_event_nets();
	
	}
	
	void register_wait_on_event_nets(){
	// TODO
	}
	void calculate(int time){
	// TODO
	}
};


class prim_class_X_GTPE2_COMMON{
	//Verilog Parameters:
	int LOC;
	int BIAS_CFG;
	int COMMON_CFG;
	int PLL0_CFG;
	int PLL0_DMON_CFG;
	int PLL0_FBDIV;
	int PLL0_FBDIV_45;
	int PLL0_INIT_CFG;
	int PLL0_LOCK_CFG;
	int PLL0_REFCLK_DIV;
	int PLL1_CFG;
	int PLL1_DMON_CFG;
	int PLL1_FBDIV;
	int PLL1_FBDIV_45;
	int PLL1_INIT_CFG;
	int PLL1_LOCK_CFG;
	int PLL1_REFCLK_DIV;
	int PLL_CLKOUT_CFG;
	int RSVD_ATTR0;
	int RSVD_ATTR1;
	int SIM_PLL0REFCLK_SEL;
	int SIM_PLL1REFCLK_SEL;
	int SIM_RESET_SPEEDUP;
	int SIM_VERSION;
	//Verilog Ports in definition order:
	NetFlow* DMONITOROUT; // OUTPUT
	NetFlow* DRPDO; // OUTPUT
	NetFlow* DRPRDY; // OUTPUT
	NetFlow* PLL0FBCLKLOST; // OUTPUT
	NetFlow* PLL0LOCK; // OUTPUT
	NetFlow* PLL0OUTCLK; // OUTPUT
	NetFlow* PLL0OUTREFCLK; // OUTPUT
	NetFlow* PLL0REFCLKLOST; // OUTPUT
	NetFlow* PLL1FBCLKLOST; // OUTPUT
	NetFlow* PLL1LOCK; // OUTPUT
	NetFlow* PLL1OUTCLK; // OUTPUT
	NetFlow* PLL1OUTREFCLK; // OUTPUT
	NetFlow* PLL1REFCLKLOST; // OUTPUT
	NetFlow* PMARSVDOUT; // OUTPUT
	NetFlow* REFCLKOUTMONITOR0; // OUTPUT
	NetFlow* REFCLKOUTMONITOR1; // OUTPUT
	NetFlow* BGBYPASSB; // INPUT
	NetFlow* BGMONITORENB; // INPUT
	NetFlow* BGPDB; // INPUT
	NetFlow* BGRCALOVRD; // INPUT
	NetFlow* BGRCALOVRDENB; // INPUT
	NetFlow* DRPADDR; // INPUT
	NetFlow* DRPCLK; // INPUT
	NetFlow* DRPDI; // INPUT
	NetFlow* DRPEN; // INPUT
	NetFlow* DRPWE; // INPUT
	NetFlow* GTEASTREFCLK0; // INPUT
	NetFlow* GTEASTREFCLK1; // INPUT
	NetFlow* GTGREFCLK0; // INPUT
	NetFlow* GTGREFCLK1; // INPUT
	NetFlow* GTREFCLK0; // INPUT
	NetFlow* GTREFCLK1; // INPUT
	NetFlow* GTWESTREFCLK0; // INPUT
	NetFlow* GTWESTREFCLK1; // INPUT
	NetFlow* PLL0LOCKDETCLK; // INPUT
	NetFlow* PLL0LOCKEN; // INPUT
	NetFlow* PLL0PD; // INPUT
	NetFlow* PLL0REFCLKSEL; // INPUT
	NetFlow* PLL0RESET; // INPUT
	NetFlow* PLL1LOCKDETCLK; // INPUT
	NetFlow* PLL1LOCKEN; // INPUT
	NetFlow* PLL1PD; // INPUT
	NetFlow* PLL1REFCLKSEL; // INPUT
	NetFlow* PLL1RESET; // INPUT
	NetFlow* PLLRSVD1; // INPUT
	NetFlow* PLLRSVD2; // INPUT
	NetFlow* PMARSVD; // INPUT
	NetFlow* RCALENB; // INPUT
	
	prim_class_X_GTPE2_COMMON(
		//Verilog Parameters:
		int LOC, // Default: "UNPLACED"
		int BIAS_CFG, // Default: 64'h0000000000000000
		int COMMON_CFG, // Default: 32'h00000000
		int PLL0_CFG, // Default: 27'h01F03DC
		int PLL0_DMON_CFG, // Default: 1'b0
		int PLL0_FBDIV, // Default: 4
		int PLL0_FBDIV_45, // Default: 5
		int PLL0_INIT_CFG, // Default: 24'h00001E
		int PLL0_LOCK_CFG, // Default: 9'h1E8
		int PLL0_REFCLK_DIV, // Default: 1
		int PLL1_CFG, // Default: 27'h01F03DC
		int PLL1_DMON_CFG, // Default: 1'b0
		int PLL1_FBDIV, // Default: 4
		int PLL1_FBDIV_45, // Default: 5
		int PLL1_INIT_CFG, // Default: 24'h00001E
		int PLL1_LOCK_CFG, // Default: 9'h1E8
		int PLL1_REFCLK_DIV, // Default: 1
		int PLL_CLKOUT_CFG, // Default: 8'b00000000
		int RSVD_ATTR0, // Default: 16'h0000
		int RSVD_ATTR1, // Default: 16'h0000
		int SIM_PLL0REFCLK_SEL, // Default: 3'b001
		int SIM_PLL1REFCLK_SEL, // Default: 3'b001
		int SIM_RESET_SPEEDUP, // Default: "TRUE"
		int SIM_VERSION, // Default: "1.0"
		//Verilog Ports in definition order:
		NetFlow* DMONITOROUT, // OUTPUT
		NetFlow* DRPDO, // OUTPUT
		NetFlow* DRPRDY, // OUTPUT
		NetFlow* PLL0FBCLKLOST, // OUTPUT
		NetFlow* PLL0LOCK, // OUTPUT
		NetFlow* PLL0OUTCLK, // OUTPUT
		NetFlow* PLL0OUTREFCLK, // OUTPUT
		NetFlow* PLL0REFCLKLOST, // OUTPUT
		NetFlow* PLL1FBCLKLOST, // OUTPUT
		NetFlow* PLL1LOCK, // OUTPUT
		NetFlow* PLL1OUTCLK, // OUTPUT
		NetFlow* PLL1OUTREFCLK, // OUTPUT
		NetFlow* PLL1REFCLKLOST, // OUTPUT
		NetFlow* PMARSVDOUT, // OUTPUT
		NetFlow* REFCLKOUTMONITOR0, // OUTPUT
		NetFlow* REFCLKOUTMONITOR1, // OUTPUT
		NetFlow* BGBYPASSB, // INPUT
		NetFlow* BGMONITORENB, // INPUT
		NetFlow* BGPDB, // INPUT
		NetFlow* BGRCALOVRD, // INPUT
		NetFlow* BGRCALOVRDENB, // INPUT
		NetFlow* DRPADDR, // INPUT
		NetFlow* DRPCLK, // INPUT
		NetFlow* DRPDI, // INPUT
		NetFlow* DRPEN, // INPUT
		NetFlow* DRPWE, // INPUT
		NetFlow* GTEASTREFCLK0, // INPUT
		NetFlow* GTEASTREFCLK1, // INPUT
		NetFlow* GTGREFCLK0, // INPUT
		NetFlow* GTGREFCLK1, // INPUT
		NetFlow* GTREFCLK0, // INPUT
		NetFlow* GTREFCLK1, // INPUT
		NetFlow* GTWESTREFCLK0, // INPUT
		NetFlow* GTWESTREFCLK1, // INPUT
		NetFlow* PLL0LOCKDETCLK, // INPUT
		NetFlow* PLL0LOCKEN, // INPUT
		NetFlow* PLL0PD, // INPUT
		NetFlow* PLL0REFCLKSEL, // INPUT
		NetFlow* PLL0RESET, // INPUT
		NetFlow* PLL1LOCKDETCLK, // INPUT
		NetFlow* PLL1LOCKEN, // INPUT
		NetFlow* PLL1PD, // INPUT
		NetFlow* PLL1REFCLKSEL, // INPUT
		NetFlow* PLL1RESET, // INPUT
		NetFlow* PLLRSVD1, // INPUT
		NetFlow* PLLRSVD2, // INPUT
		NetFlow* PMARSVD, // INPUT
		NetFlow* RCALENB // INPUT
		){
	
	// Assign parameters and ports: 
	//Verilog Parameters:
		this->LOC = LOC; // Default: "UNPLACED"
		this->BIAS_CFG = BIAS_CFG; // Default: 64'h0000000000000000
		this->COMMON_CFG = COMMON_CFG; // Default: 32'h00000000
		this->PLL0_CFG = PLL0_CFG; // Default: 27'h01F03DC
		this->PLL0_DMON_CFG = PLL0_DMON_CFG; // Default: 1'b0
		this->PLL0_FBDIV = PLL0_FBDIV; // Default: 4
		this->PLL0_FBDIV_45 = PLL0_FBDIV_45; // Default: 5
		this->PLL0_INIT_CFG = PLL0_INIT_CFG; // Default: 24'h00001E
		this->PLL0_LOCK_CFG = PLL0_LOCK_CFG; // Default: 9'h1E8
		this->PLL0_REFCLK_DIV = PLL0_REFCLK_DIV; // Default: 1
		this->PLL1_CFG = PLL1_CFG; // Default: 27'h01F03DC
		this->PLL1_DMON_CFG = PLL1_DMON_CFG; // Default: 1'b0
		this->PLL1_FBDIV = PLL1_FBDIV; // Default: 4
		this->PLL1_FBDIV_45 = PLL1_FBDIV_45; // Default: 5
		this->PLL1_INIT_CFG = PLL1_INIT_CFG; // Default: 24'h00001E
		this->PLL1_LOCK_CFG = PLL1_LOCK_CFG; // Default: 9'h1E8
		this->PLL1_REFCLK_DIV = PLL1_REFCLK_DIV; // Default: 1
		this->PLL_CLKOUT_CFG = PLL_CLKOUT_CFG; // Default: 8'b00000000
		this->RSVD_ATTR0 = RSVD_ATTR0; // Default: 16'h0000
		this->RSVD_ATTR1 = RSVD_ATTR1; // Default: 16'h0000
		this->SIM_PLL0REFCLK_SEL = SIM_PLL0REFCLK_SEL; // Default: 3'b001
		this->SIM_PLL1REFCLK_SEL = SIM_PLL1REFCLK_SEL; // Default: 3'b001
		this->SIM_RESET_SPEEDUP = SIM_RESET_SPEEDUP; // Default: "TRUE"
		this->SIM_VERSION = SIM_VERSION; // Default: "1.0"
	//Verilog Ports in definition order:
		this->DMONITOROUT = DMONITOROUT; // OUTPUT
		this->DRPDO = DRPDO; // OUTPUT
		this->DRPRDY = DRPRDY; // OUTPUT
		this->PLL0FBCLKLOST = PLL0FBCLKLOST; // OUTPUT
		this->PLL0LOCK = PLL0LOCK; // OUTPUT
		this->PLL0OUTCLK = PLL0OUTCLK; // OUTPUT
		this->PLL0OUTREFCLK = PLL0OUTREFCLK; // OUTPUT
		this->PLL0REFCLKLOST = PLL0REFCLKLOST; // OUTPUT
		this->PLL1FBCLKLOST = PLL1FBCLKLOST; // OUTPUT
		this->PLL1LOCK = PLL1LOCK; // OUTPUT
		this->PLL1OUTCLK = PLL1OUTCLK; // OUTPUT
		this->PLL1OUTREFCLK = PLL1OUTREFCLK; // OUTPUT
		this->PLL1REFCLKLOST = PLL1REFCLKLOST; // OUTPUT
		this->PMARSVDOUT = PMARSVDOUT; // OUTPUT
		this->REFCLKOUTMONITOR0 = REFCLKOUTMONITOR0; // OUTPUT
		this->REFCLKOUTMONITOR1 = REFCLKOUTMONITOR1; // OUTPUT
		this->BGBYPASSB = BGBYPASSB; // INPUT
		this->BGMONITORENB = BGMONITORENB; // INPUT
		this->BGPDB = BGPDB; // INPUT
		this->BGRCALOVRD = BGRCALOVRD; // INPUT
		this->BGRCALOVRDENB = BGRCALOVRDENB; // INPUT
		this->DRPADDR = DRPADDR; // INPUT
		this->DRPCLK = DRPCLK; // INPUT
		this->DRPDI = DRPDI; // INPUT
		this->DRPEN = DRPEN; // INPUT
		this->DRPWE = DRPWE; // INPUT
		this->GTEASTREFCLK0 = GTEASTREFCLK0; // INPUT
		this->GTEASTREFCLK1 = GTEASTREFCLK1; // INPUT
		this->GTGREFCLK0 = GTGREFCLK0; // INPUT
		this->GTGREFCLK1 = GTGREFCLK1; // INPUT
		this->GTREFCLK0 = GTREFCLK0; // INPUT
		this->GTREFCLK1 = GTREFCLK1; // INPUT
		this->GTWESTREFCLK0 = GTWESTREFCLK0; // INPUT
		this->GTWESTREFCLK1 = GTWESTREFCLK1; // INPUT
		this->PLL0LOCKDETCLK = PLL0LOCKDETCLK; // INPUT
		this->PLL0LOCKEN = PLL0LOCKEN; // INPUT
		this->PLL0PD = PLL0PD; // INPUT
		this->PLL0REFCLKSEL = PLL0REFCLKSEL; // INPUT
		this->PLL0RESET = PLL0RESET; // INPUT
		this->PLL1LOCKDETCLK = PLL1LOCKDETCLK; // INPUT
		this->PLL1LOCKEN = PLL1LOCKEN; // INPUT
		this->PLL1PD = PLL1PD; // INPUT
		this->PLL1REFCLKSEL = PLL1REFCLKSEL; // INPUT
		this->PLL1RESET = PLL1RESET; // INPUT
		this->PLLRSVD1 = PLLRSVD1; // INPUT
		this->PLLRSVD2 = PLLRSVD2; // INPUT
		this->PMARSVD = PMARSVD; // INPUT
		this->RCALENB = RCALENB; // INPUT
	
		register_wait_on_event_nets();
	
	}
	
	void register_wait_on_event_nets(){
	// TODO
	}
	void calculate(int time){
	// TODO
	}
};


class prim_class_X_GTP_DUAL{
	//Verilog Parameters:
	int LOC;
	int AC_CAP_DIS_0;
	int AC_CAP_DIS_1;
	int CHAN_BOND_MODE_0;
	int CHAN_BOND_MODE_1;
	int CHAN_BOND_SEQ_2_USE_0;
	int CHAN_BOND_SEQ_2_USE_1;
	int CLKINDC_B;
	int CLK_CORRECT_USE_0;
	int CLK_CORRECT_USE_1;
	int CLK_COR_INSERT_IDLE_FLAG_0;
	int CLK_COR_INSERT_IDLE_FLAG_1;
	int CLK_COR_KEEP_IDLE_0;
	int CLK_COR_KEEP_IDLE_1;
	int CLK_COR_PRECEDENCE_0;
	int CLK_COR_PRECEDENCE_1;
	int CLK_COR_SEQ_2_USE_0;
	int CLK_COR_SEQ_2_USE_1;
	int COMMA_DOUBLE_0;
	int COMMA_DOUBLE_1;
	int DEC_MCOMMA_DETECT_0;
	int DEC_MCOMMA_DETECT_1;
	int DEC_PCOMMA_DETECT_0;
	int DEC_PCOMMA_DETECT_1;
	int DEC_VALID_COMMA_ONLY_0;
	int DEC_VALID_COMMA_ONLY_1;
	int MCOMMA_DETECT_0;
	int MCOMMA_DETECT_1;
	int OVERSAMPLE_MODE;
	int PCI_EXPRESS_MODE_0;
	int PCI_EXPRESS_MODE_1;
	int PCOMMA_DETECT_0;
	int PCOMMA_DETECT_1;
	int PLL_SATA_0;
	int PLL_SATA_1;
	int RCV_TERM_GND_0;
	int RCV_TERM_GND_1;
	int RCV_TERM_MID_0;
	int RCV_TERM_MID_1;
	int RCV_TERM_VTTRX_0;
	int RCV_TERM_VTTRX_1;
	int RX_BUFFER_USE_0;
	int RX_BUFFER_USE_1;
	int RX_DECODE_SEQ_MATCH_0;
	int RX_DECODE_SEQ_MATCH_1;
	int RX_LOSS_OF_SYNC_FSM_0;
	int RX_LOSS_OF_SYNC_FSM_1;
	int RX_SLIDE_MODE_0;
	int RX_SLIDE_MODE_1;
	int RX_STATUS_FMT_0;
	int RX_STATUS_FMT_1;
	int RX_XCLK_SEL_0;
	int RX_XCLK_SEL_1;
	int SIM_MODE;
	int SIM_PLL_PERDIV2;
	int SIM_RECEIVER_DETECT_PASS0;
	int SIM_RECEIVER_DETECT_PASS1;
	int TERMINATION_OVRD;
	int TX_BUFFER_USE_0;
	int TX_BUFFER_USE_1;
	int TX_DIFF_BOOST_0;
	int TX_DIFF_BOOST_1;
	int TX_XCLK_SEL_0;
	int TX_XCLK_SEL_1;
	int TRANS_TIME_FROM_P2_0;
	int TRANS_TIME_FROM_P2_1;
	int TRANS_TIME_NON_P2_0;
	int TRANS_TIME_NON_P2_1;
	int TRANS_TIME_TO_P2_0;
	int TRANS_TIME_TO_P2_1;
	int PMA_RX_CFG_0;
	int PMA_RX_CFG_1;
	int PMA_CDR_SCAN_0;
	int PMA_CDR_SCAN_1;
	int PCS_COM_CFG;
	int OOBDETECT_THRESHOLD_0;
	int OOBDETECT_THRESHOLD_1;
	int SATA_BURST_VAL_0;
	int SATA_BURST_VAL_1;
	int SATA_IDLE_VAL_0;
	int SATA_IDLE_VAL_1;
	int PRBS_ERR_THRESHOLD_0;
	int PRBS_ERR_THRESHOLD_1;
	int CHAN_BOND_SEQ_1_ENABLE_0;
	int CHAN_BOND_SEQ_1_ENABLE_1;
	int CHAN_BOND_SEQ_2_ENABLE_0;
	int CHAN_BOND_SEQ_2_ENABLE_1;
	int CLK_COR_SEQ_1_ENABLE_0;
	int CLK_COR_SEQ_1_ENABLE_1;
	int CLK_COR_SEQ_2_ENABLE_0;
	int CLK_COR_SEQ_2_ENABLE_1;
	int COM_BURST_VAL_0;
	int COM_BURST_VAL_1;
	int TERMINATION_CTRL;
	int TXRX_INVERT_0;
	int TXRX_INVERT_1;
	int CHAN_BOND_SEQ_1_1_0;
	int CHAN_BOND_SEQ_1_1_1;
	int CHAN_BOND_SEQ_1_2_0;
	int CHAN_BOND_SEQ_1_2_1;
	int CHAN_BOND_SEQ_1_3_0;
	int CHAN_BOND_SEQ_1_3_1;
	int CHAN_BOND_SEQ_1_4_0;
	int CHAN_BOND_SEQ_1_4_1;
	int CHAN_BOND_SEQ_2_1_0;
	int CHAN_BOND_SEQ_2_1_1;
	int CHAN_BOND_SEQ_2_2_0;
	int CHAN_BOND_SEQ_2_2_1;
	int CHAN_BOND_SEQ_2_3_0;
	int CHAN_BOND_SEQ_2_3_1;
	int CHAN_BOND_SEQ_2_4_0;
	int CHAN_BOND_SEQ_2_4_1;
	int CLK_COR_SEQ_1_1_0;
	int CLK_COR_SEQ_1_1_1;
	int CLK_COR_SEQ_1_2_0;
	int CLK_COR_SEQ_1_2_1;
	int CLK_COR_SEQ_1_3_0;
	int CLK_COR_SEQ_1_3_1;
	int CLK_COR_SEQ_1_4_0;
	int CLK_COR_SEQ_1_4_1;
	int CLK_COR_SEQ_2_1_0;
	int CLK_COR_SEQ_2_1_1;
	int CLK_COR_SEQ_2_2_0;
	int CLK_COR_SEQ_2_2_1;
	int CLK_COR_SEQ_2_3_0;
	int CLK_COR_SEQ_2_3_1;
	int CLK_COR_SEQ_2_4_0;
	int CLK_COR_SEQ_2_4_1;
	int COMMA_10B_ENABLE_0;
	int COMMA_10B_ENABLE_1;
	int MCOMMA_10B_VALUE_0;
	int MCOMMA_10B_VALUE_1;
	int PCOMMA_10B_VALUE_0;
	int PCOMMA_10B_VALUE_1;
	int ALIGN_COMMA_WORD_0;
	int ALIGN_COMMA_WORD_1;
	int CHAN_BOND_1_MAX_SKEW_0;
	int CHAN_BOND_1_MAX_SKEW_1;
	int CHAN_BOND_2_MAX_SKEW_0;
	int CHAN_BOND_2_MAX_SKEW_1;
	int CHAN_BOND_LEVEL_0;
	int CHAN_BOND_LEVEL_1;
	int CHAN_BOND_SEQ_LEN_0;
	int CHAN_BOND_SEQ_LEN_1;
	int CLK25_DIVIDER;
	int CLK_COR_ADJ_LEN_0;
	int CLK_COR_ADJ_LEN_1;
	int CLK_COR_DET_LEN_0;
	int CLK_COR_DET_LEN_1;
	int CLK_COR_MAX_LAT_0;
	int CLK_COR_MAX_LAT_1;
	int CLK_COR_MIN_LAT_0;
	int CLK_COR_MIN_LAT_1;
	int CLK_COR_REPEAT_WAIT_0;
	int CLK_COR_REPEAT_WAIT_1;
	int OOB_CLK_DIVIDER;
	int PLL_DIVSEL_FB;
	int PLL_DIVSEL_REF;
	int PLL_RXDIVSEL_OUT_0;
	int PLL_RXDIVSEL_OUT_1;
	int PLL_TXDIVSEL_COMM_OUT;
	int PLL_TXDIVSEL_OUT_0;
	int PLL_TXDIVSEL_OUT_1;
	int RX_LOS_INVALID_INCR_0;
	int RX_LOS_INVALID_INCR_1;
	int RX_LOS_THRESHOLD_0;
	int RX_LOS_THRESHOLD_1;
	int SATA_MAX_BURST_0;
	int SATA_MAX_BURST_1;
	int SATA_MAX_INIT_0;
	int SATA_MAX_INIT_1;
	int SATA_MAX_WAKE_0;
	int SATA_MAX_WAKE_1;
	int SATA_MIN_BURST_0;
	int SATA_MIN_BURST_1;
	int SATA_MIN_INIT_0;
	int SATA_MIN_INIT_1;
	int SATA_MIN_WAKE_0;
	int SATA_MIN_WAKE_1;
	int SIM_GTPRESET_SPEEDUP;
	int TERMINATION_IMP_0;
	int TERMINATION_IMP_1;
	int TX_SYNC_FILTERB;
	//Verilog Ports in definition order:
	NetFlow* DO; // OUTPUT
	NetFlow* DRDY; // OUTPUT
	NetFlow* PHYSTATUS0; // OUTPUT
	NetFlow* PHYSTATUS1; // OUTPUT
	NetFlow* PLLLKDET; // OUTPUT
	NetFlow* REFCLKOUT; // OUTPUT
	NetFlow* RESETDONE0; // OUTPUT
	NetFlow* RESETDONE1; // OUTPUT
	NetFlow* RXBUFSTATUS0; // OUTPUT
	NetFlow* RXBUFSTATUS1; // OUTPUT
	NetFlow* RXBYTEISALIGNED0; // OUTPUT
	NetFlow* RXBYTEISALIGNED1; // OUTPUT
	NetFlow* RXBYTEREALIGN0; // OUTPUT
	NetFlow* RXBYTEREALIGN1; // OUTPUT
	NetFlow* RXCHANBONDSEQ0; // OUTPUT
	NetFlow* RXCHANBONDSEQ1; // OUTPUT
	NetFlow* RXCHANISALIGNED0; // OUTPUT
	NetFlow* RXCHANISALIGNED1; // OUTPUT
	NetFlow* RXCHANREALIGN0; // OUTPUT
	NetFlow* RXCHANREALIGN1; // OUTPUT
	NetFlow* RXCHARISCOMMA0; // OUTPUT
	NetFlow* RXCHARISCOMMA1; // OUTPUT
	NetFlow* RXCHARISK0; // OUTPUT
	NetFlow* RXCHARISK1; // OUTPUT
	NetFlow* RXCHBONDO0; // OUTPUT
	NetFlow* RXCHBONDO1; // OUTPUT
	NetFlow* RXCLKCORCNT0; // OUTPUT
	NetFlow* RXCLKCORCNT1; // OUTPUT
	NetFlow* RXCOMMADET0; // OUTPUT
	NetFlow* RXCOMMADET1; // OUTPUT
	NetFlow* RXDATA0; // OUTPUT
	NetFlow* RXDATA1; // OUTPUT
	NetFlow* RXDISPERR0; // OUTPUT
	NetFlow* RXDISPERR1; // OUTPUT
	NetFlow* RXELECIDLE0; // OUTPUT
	NetFlow* RXELECIDLE1; // OUTPUT
	NetFlow* RXLOSSOFSYNC0; // OUTPUT
	NetFlow* RXLOSSOFSYNC1; // OUTPUT
	NetFlow* RXNOTINTABLE0; // OUTPUT
	NetFlow* RXNOTINTABLE1; // OUTPUT
	NetFlow* RXOVERSAMPLEERR0; // OUTPUT
	NetFlow* RXOVERSAMPLEERR1; // OUTPUT
	NetFlow* RXPRBSERR0; // OUTPUT
	NetFlow* RXPRBSERR1; // OUTPUT
	NetFlow* RXRECCLK0; // OUTPUT
	NetFlow* RXRECCLK1; // OUTPUT
	NetFlow* RXRUNDISP0; // OUTPUT
	NetFlow* RXRUNDISP1; // OUTPUT
	NetFlow* RXSTATUS0; // OUTPUT
	NetFlow* RXSTATUS1; // OUTPUT
	NetFlow* RXVALID0; // OUTPUT
	NetFlow* RXVALID1; // OUTPUT
	NetFlow* TXBUFSTATUS0; // OUTPUT
	NetFlow* TXBUFSTATUS1; // OUTPUT
	NetFlow* TXKERR0; // OUTPUT
	NetFlow* TXKERR1; // OUTPUT
	NetFlow* TXN0; // OUTPUT
	NetFlow* TXN1; // OUTPUT
	NetFlow* TXOUTCLK0; // OUTPUT
	NetFlow* TXOUTCLK1; // OUTPUT
	NetFlow* TXP0; // OUTPUT
	NetFlow* TXP1; // OUTPUT
	NetFlow* TXRUNDISP0; // OUTPUT
	NetFlow* TXRUNDISP1; // OUTPUT
	NetFlow* CLKIN; // INPUT
	NetFlow* DADDR; // INPUT
	NetFlow* DCLK; // INPUT
	NetFlow* DEN; // INPUT
	NetFlow* DI; // INPUT
	NetFlow* DWE; // INPUT
	NetFlow* GTPRESET; // INPUT
	NetFlow* GTPTEST; // INPUT
	NetFlow* INTDATAWIDTH; // INPUT
	NetFlow* LOOPBACK0; // INPUT
	NetFlow* LOOPBACK1; // INPUT
	NetFlow* PLLLKDETEN; // INPUT
	NetFlow* PLLPOWERDOWN; // INPUT
	NetFlow* PRBSCNTRESET0; // INPUT
	NetFlow* PRBSCNTRESET1; // INPUT
	NetFlow* REFCLKPWRDNB; // INPUT
	NetFlow* RXBUFRESET0; // INPUT
	NetFlow* RXBUFRESET1; // INPUT
	NetFlow* RXCDRRESET0; // INPUT
	NetFlow* RXCDRRESET1; // INPUT
	NetFlow* RXCHBONDI0; // INPUT
	NetFlow* RXCHBONDI1; // INPUT
	NetFlow* RXCOMMADETUSE0; // INPUT
	NetFlow* RXCOMMADETUSE1; // INPUT
	NetFlow* RXDATAWIDTH0; // INPUT
	NetFlow* RXDATAWIDTH1; // INPUT
	NetFlow* RXDEC8B10BUSE0; // INPUT
	NetFlow* RXDEC8B10BUSE1; // INPUT
	NetFlow* RXELECIDLERESET0; // INPUT
	NetFlow* RXELECIDLERESET1; // INPUT
	NetFlow* RXENCHANSYNC0; // INPUT
	NetFlow* RXENCHANSYNC1; // INPUT
	NetFlow* RXENELECIDLERESETB; // INPUT
	NetFlow* RXENEQB0; // INPUT
	NetFlow* RXENEQB1; // INPUT
	NetFlow* RXENMCOMMAALIGN0; // INPUT
	NetFlow* RXENMCOMMAALIGN1; // INPUT
	NetFlow* RXENPCOMMAALIGN0; // INPUT
	NetFlow* RXENPCOMMAALIGN1; // INPUT
	NetFlow* RXENPRBSTST0; // INPUT
	NetFlow* RXENPRBSTST1; // INPUT
	NetFlow* RXENSAMPLEALIGN0; // INPUT
	NetFlow* RXENSAMPLEALIGN1; // INPUT
	NetFlow* RXEQMIX0; // INPUT
	NetFlow* RXEQMIX1; // INPUT
	NetFlow* RXEQPOLE0; // INPUT
	NetFlow* RXEQPOLE1; // INPUT
	NetFlow* RXN0; // INPUT
	NetFlow* RXN1; // INPUT
	NetFlow* RXP0; // INPUT
	NetFlow* RXP1; // INPUT
	NetFlow* RXPMASETPHASE0; // INPUT
	NetFlow* RXPMASETPHASE1; // INPUT
	NetFlow* RXPOLARITY0; // INPUT
	NetFlow* RXPOLARITY1; // INPUT
	NetFlow* RXPOWERDOWN0; // INPUT
	NetFlow* RXPOWERDOWN1; // INPUT
	NetFlow* RXRESET0; // INPUT
	NetFlow* RXRESET1; // INPUT
	NetFlow* RXSLIDE0; // INPUT
	NetFlow* RXSLIDE1; // INPUT
	NetFlow* RXUSRCLK0; // INPUT
	NetFlow* RXUSRCLK1; // INPUT
	NetFlow* RXUSRCLK20; // INPUT
	NetFlow* RXUSRCLK21; // INPUT
	NetFlow* TXBUFDIFFCTRL0; // INPUT
	NetFlow* TXBUFDIFFCTRL1; // INPUT
	NetFlow* TXBYPASS8B10B0; // INPUT
	NetFlow* TXBYPASS8B10B1; // INPUT
	NetFlow* TXCHARDISPMODE0; // INPUT
	NetFlow* TXCHARDISPMODE1; // INPUT
	NetFlow* TXCHARDISPVAL0; // INPUT
	NetFlow* TXCHARDISPVAL1; // INPUT
	NetFlow* TXCHARISK0; // INPUT
	NetFlow* TXCHARISK1; // INPUT
	NetFlow* TXCOMSTART0; // INPUT
	NetFlow* TXCOMSTART1; // INPUT
	NetFlow* TXCOMTYPE0; // INPUT
	NetFlow* TXCOMTYPE1; // INPUT
	NetFlow* TXDATA0; // INPUT
	NetFlow* TXDATA1; // INPUT
	NetFlow* TXDATAWIDTH0; // INPUT
	NetFlow* TXDATAWIDTH1; // INPUT
	NetFlow* TXDETECTRX0; // INPUT
	NetFlow* TXDETECTRX1; // INPUT
	NetFlow* TXDIFFCTRL0; // INPUT
	NetFlow* TXDIFFCTRL1; // INPUT
	NetFlow* TXELECIDLE0; // INPUT
	NetFlow* TXELECIDLE1; // INPUT
	NetFlow* TXENC8B10BUSE0; // INPUT
	NetFlow* TXENC8B10BUSE1; // INPUT
	NetFlow* TXENPMAPHASEALIGN; // INPUT
	NetFlow* TXENPRBSTST0; // INPUT
	NetFlow* TXENPRBSTST1; // INPUT
	NetFlow* TXINHIBIT0; // INPUT
	NetFlow* TXINHIBIT1; // INPUT
	NetFlow* TXPMASETPHASE; // INPUT
	NetFlow* TXPOLARITY0; // INPUT
	NetFlow* TXPOLARITY1; // INPUT
	NetFlow* TXPOWERDOWN0; // INPUT
	NetFlow* TXPOWERDOWN1; // INPUT
	NetFlow* TXPREEMPHASIS0; // INPUT
	NetFlow* TXPREEMPHASIS1; // INPUT
	NetFlow* TXRESET0; // INPUT
	NetFlow* TXRESET1; // INPUT
	NetFlow* TXUSRCLK0; // INPUT
	NetFlow* TXUSRCLK1; // INPUT
	NetFlow* TXUSRCLK20; // INPUT
	NetFlow* TXUSRCLK21; // INPUT
	
	prim_class_X_GTP_DUAL(
		//Verilog Parameters:
		int LOC, // Default: "UNPLACED"
		int AC_CAP_DIS_0, // Default: "TRUE"
		int AC_CAP_DIS_1, // Default: "TRUE"
		int CHAN_BOND_MODE_0, // Default: "OFF"
		int CHAN_BOND_MODE_1, // Default: "OFF"
		int CHAN_BOND_SEQ_2_USE_0, // Default: "TRUE"
		int CHAN_BOND_SEQ_2_USE_1, // Default: "TRUE"
		int CLKINDC_B, // Default: "TRUE"
		int CLK_CORRECT_USE_0, // Default: "TRUE"
		int CLK_CORRECT_USE_1, // Default: "TRUE"
		int CLK_COR_INSERT_IDLE_FLAG_0, // Default: "FALSE"
		int CLK_COR_INSERT_IDLE_FLAG_1, // Default: "FALSE"
		int CLK_COR_KEEP_IDLE_0, // Default: "FALSE"
		int CLK_COR_KEEP_IDLE_1, // Default: "FALSE"
		int CLK_COR_PRECEDENCE_0, // Default: "TRUE"
		int CLK_COR_PRECEDENCE_1, // Default: "TRUE"
		int CLK_COR_SEQ_2_USE_0, // Default: "FALSE"
		int CLK_COR_SEQ_2_USE_1, // Default: "FALSE"
		int COMMA_DOUBLE_0, // Default: "FALSE"
		int COMMA_DOUBLE_1, // Default: "FALSE"
		int DEC_MCOMMA_DETECT_0, // Default: "TRUE"
		int DEC_MCOMMA_DETECT_1, // Default: "TRUE"
		int DEC_PCOMMA_DETECT_0, // Default: "TRUE"
		int DEC_PCOMMA_DETECT_1, // Default: "TRUE"
		int DEC_VALID_COMMA_ONLY_0, // Default: "TRUE"
		int DEC_VALID_COMMA_ONLY_1, // Default: "TRUE"
		int MCOMMA_DETECT_0, // Default: "TRUE"
		int MCOMMA_DETECT_1, // Default: "TRUE"
		int OVERSAMPLE_MODE, // Default: "FALSE"
		int PCI_EXPRESS_MODE_0, // Default: "TRUE"
		int PCI_EXPRESS_MODE_1, // Default: "TRUE"
		int PCOMMA_DETECT_0, // Default: "TRUE"
		int PCOMMA_DETECT_1, // Default: "TRUE"
		int PLL_SATA_0, // Default: "FALSE"
		int PLL_SATA_1, // Default: "FALSE"
		int RCV_TERM_GND_0, // Default: "TRUE"
		int RCV_TERM_GND_1, // Default: "TRUE"
		int RCV_TERM_MID_0, // Default: "FALSE"
		int RCV_TERM_MID_1, // Default: "FALSE"
		int RCV_TERM_VTTRX_0, // Default: "FALSE"
		int RCV_TERM_VTTRX_1, // Default: "FALSE"
		int RX_BUFFER_USE_0, // Default: "TRUE"
		int RX_BUFFER_USE_1, // Default: "TRUE"
		int RX_DECODE_SEQ_MATCH_0, // Default: "TRUE"
		int RX_DECODE_SEQ_MATCH_1, // Default: "TRUE"
		int RX_LOSS_OF_SYNC_FSM_0, // Default: "FALSE"
		int RX_LOSS_OF_SYNC_FSM_1, // Default: "FALSE"
		int RX_SLIDE_MODE_0, // Default: "PCS"
		int RX_SLIDE_MODE_1, // Default: "PCS"
		int RX_STATUS_FMT_0, // Default: "PCIE"
		int RX_STATUS_FMT_1, // Default: "PCIE"
		int RX_XCLK_SEL_0, // Default: "RXREC"
		int RX_XCLK_SEL_1, // Default: "RXREC"
		int SIM_MODE, // Default: "FAST"
		int SIM_PLL_PERDIV2, // Default: 9'h190
		int SIM_RECEIVER_DETECT_PASS0, // Default: "FALSE"
		int SIM_RECEIVER_DETECT_PASS1, // Default: "FALSE"
		int TERMINATION_OVRD, // Default: "FALSE"
		int TX_BUFFER_USE_0, // Default: "TRUE"
		int TX_BUFFER_USE_1, // Default: "TRUE"
		int TX_DIFF_BOOST_0, // Default: "TRUE"
		int TX_DIFF_BOOST_1, // Default: "TRUE"
		int TX_XCLK_SEL_0, // Default: "TXUSR"
		int TX_XCLK_SEL_1, // Default: "TXUSR"
		int TRANS_TIME_FROM_P2_0, // Default: 16'h003c
		int TRANS_TIME_FROM_P2_1, // Default: 16'h003c
		int TRANS_TIME_NON_P2_0, // Default: 16'h0019
		int TRANS_TIME_NON_P2_1, // Default: 16'h0019
		int TRANS_TIME_TO_P2_0, // Default: 16'h0064
		int TRANS_TIME_TO_P2_1, // Default: 16'h0064
		int PMA_RX_CFG_0, // Default: 25'h09f0089
		int PMA_RX_CFG_1, // Default: 25'h09f0089
		int PMA_CDR_SCAN_0, // Default: 27'h6c07640
		int PMA_CDR_SCAN_1, // Default: 27'h6c07640
		int PCS_COM_CFG, // Default: 28'h1680a0e
		int OOBDETECT_THRESHOLD_0, // Default: 3'b001
		int OOBDETECT_THRESHOLD_1, // Default: 3'b001
		int SATA_BURST_VAL_0, // Default: 3'b100
		int SATA_BURST_VAL_1, // Default: 3'b100
		int SATA_IDLE_VAL_0, // Default: 3'b011
		int SATA_IDLE_VAL_1, // Default: 3'b011
		int PRBS_ERR_THRESHOLD_0, // Default: 32'h1
		int PRBS_ERR_THRESHOLD_1, // Default: 32'h1
		int CHAN_BOND_SEQ_1_ENABLE_0, // Default: 4'b1111
		int CHAN_BOND_SEQ_1_ENABLE_1, // Default: 4'b1111
		int CHAN_BOND_SEQ_2_ENABLE_0, // Default: 4'b1111
		int CHAN_BOND_SEQ_2_ENABLE_1, // Default: 4'b1111
		int CLK_COR_SEQ_1_ENABLE_0, // Default: 4'b1111
		int CLK_COR_SEQ_1_ENABLE_1, // Default: 4'b1111
		int CLK_COR_SEQ_2_ENABLE_0, // Default: 4'b1111
		int CLK_COR_SEQ_2_ENABLE_1, // Default: 4'b1111
		int COM_BURST_VAL_0, // Default: 4'b1111
		int COM_BURST_VAL_1, // Default: 4'b1111
		int TERMINATION_CTRL, // Default: 5'b10100
		int TXRX_INVERT_0, // Default: 5'b00000
		int TXRX_INVERT_1, // Default: 5'b00000
		int CHAN_BOND_SEQ_1_1_0, // Default: 10'b0001001010
		int CHAN_BOND_SEQ_1_1_1, // Default: 10'b0001001010
		int CHAN_BOND_SEQ_1_2_0, // Default: 10'b0001001010
		int CHAN_BOND_SEQ_1_2_1, // Default: 10'b0001001010
		int CHAN_BOND_SEQ_1_3_0, // Default: 10'b0001001010
		int CHAN_BOND_SEQ_1_3_1, // Default: 10'b0001001010
		int CHAN_BOND_SEQ_1_4_0, // Default: 10'b0110111100
		int CHAN_BOND_SEQ_1_4_1, // Default: 10'b0110111100
		int CHAN_BOND_SEQ_2_1_0, // Default: 10'b0110111100
		int CHAN_BOND_SEQ_2_1_1, // Default: 10'b0110111100
		int CHAN_BOND_SEQ_2_2_0, // Default: 10'b0100111100
		int CHAN_BOND_SEQ_2_2_1, // Default: 10'b0100111100
		int CHAN_BOND_SEQ_2_3_0, // Default: 10'b0100111100
		int CHAN_BOND_SEQ_2_3_1, // Default: 10'b0100111100
		int CHAN_BOND_SEQ_2_4_0, // Default: 10'b0100111100
		int CHAN_BOND_SEQ_2_4_1, // Default: 10'b0100111100
		int CLK_COR_SEQ_1_1_0, // Default: 10'b0100011100
		int CLK_COR_SEQ_1_1_1, // Default: 10'b0100011100
		int CLK_COR_SEQ_1_2_0, // Default: 10'b0
		int CLK_COR_SEQ_1_2_1, // Default: 10'b0
		int CLK_COR_SEQ_1_3_0, // Default: 10'b0
		int CLK_COR_SEQ_1_3_1, // Default: 10'b0
		int CLK_COR_SEQ_1_4_0, // Default: 10'b0
		int CLK_COR_SEQ_1_4_1, // Default: 10'b0
		int CLK_COR_SEQ_2_1_0, // Default: 10'b0
		int CLK_COR_SEQ_2_1_1, // Default: 10'b0
		int CLK_COR_SEQ_2_2_0, // Default: 10'b0
		int CLK_COR_SEQ_2_2_1, // Default: 10'b0
		int CLK_COR_SEQ_2_3_0, // Default: 10'b0
		int CLK_COR_SEQ_2_3_1, // Default: 10'b0
		int CLK_COR_SEQ_2_4_0, // Default: 10'b0
		int CLK_COR_SEQ_2_4_1, // Default: 10'b0
		int COMMA_10B_ENABLE_0, // Default: 10'b1111111111
		int COMMA_10B_ENABLE_1, // Default: 10'b1111111111
		int MCOMMA_10B_VALUE_0, // Default: 10'b1010000011
		int MCOMMA_10B_VALUE_1, // Default: 10'b1010000011
		int PCOMMA_10B_VALUE_0, // Default: 10'b0101111100
		int PCOMMA_10B_VALUE_1, // Default: 10'b0101111100
		int ALIGN_COMMA_WORD_0, // Default: 1
		int ALIGN_COMMA_WORD_1, // Default: 1
		int CHAN_BOND_1_MAX_SKEW_0, // Default: 7
		int CHAN_BOND_1_MAX_SKEW_1, // Default: 7
		int CHAN_BOND_2_MAX_SKEW_0, // Default: 1
		int CHAN_BOND_2_MAX_SKEW_1, // Default: 1
		int CHAN_BOND_LEVEL_0, // Default: 0
		int CHAN_BOND_LEVEL_1, // Default: 0
		int CHAN_BOND_SEQ_LEN_0, // Default: 4
		int CHAN_BOND_SEQ_LEN_1, // Default: 4
		int CLK25_DIVIDER, // Default: 4
		int CLK_COR_ADJ_LEN_0, // Default: 1
		int CLK_COR_ADJ_LEN_1, // Default: 1
		int CLK_COR_DET_LEN_0, // Default: 1
		int CLK_COR_DET_LEN_1, // Default: 1
		int CLK_COR_MAX_LAT_0, // Default: 18
		int CLK_COR_MAX_LAT_1, // Default: 18
		int CLK_COR_MIN_LAT_0, // Default: 16
		int CLK_COR_MIN_LAT_1, // Default: 16
		int CLK_COR_REPEAT_WAIT_0, // Default: 5
		int CLK_COR_REPEAT_WAIT_1, // Default: 5
		int OOB_CLK_DIVIDER, // Default: 4
		int PLL_DIVSEL_FB, // Default: 5
		int PLL_DIVSEL_REF, // Default: 2
		int PLL_RXDIVSEL_OUT_0, // Default: 1
		int PLL_RXDIVSEL_OUT_1, // Default: 1
		int PLL_TXDIVSEL_COMM_OUT, // Default: 1
		int PLL_TXDIVSEL_OUT_0, // Default: 1
		int PLL_TXDIVSEL_OUT_1, // Default: 1
		int RX_LOS_INVALID_INCR_0, // Default: 8
		int RX_LOS_INVALID_INCR_1, // Default: 8
		int RX_LOS_THRESHOLD_0, // Default: 128
		int RX_LOS_THRESHOLD_1, // Default: 128
		int SATA_MAX_BURST_0, // Default: 7
		int SATA_MAX_BURST_1, // Default: 7
		int SATA_MAX_INIT_0, // Default: 22
		int SATA_MAX_INIT_1, // Default: 22
		int SATA_MAX_WAKE_0, // Default: 7
		int SATA_MAX_WAKE_1, // Default: 7
		int SATA_MIN_BURST_0, // Default: 4
		int SATA_MIN_BURST_1, // Default: 4
		int SATA_MIN_INIT_0, // Default: 12
		int SATA_MIN_INIT_1, // Default: 12
		int SATA_MIN_WAKE_0, // Default: 4
		int SATA_MIN_WAKE_1, // Default: 4
		int SIM_GTPRESET_SPEEDUP, // Default: 0
		int TERMINATION_IMP_0, // Default: 50
		int TERMINATION_IMP_1, // Default: 50
		int TX_SYNC_FILTERB, // Default: 1
		//Verilog Ports in definition order:
		NetFlow* DO, // OUTPUT
		NetFlow* DRDY, // OUTPUT
		NetFlow* PHYSTATUS0, // OUTPUT
		NetFlow* PHYSTATUS1, // OUTPUT
		NetFlow* PLLLKDET, // OUTPUT
		NetFlow* REFCLKOUT, // OUTPUT
		NetFlow* RESETDONE0, // OUTPUT
		NetFlow* RESETDONE1, // OUTPUT
		NetFlow* RXBUFSTATUS0, // OUTPUT
		NetFlow* RXBUFSTATUS1, // OUTPUT
		NetFlow* RXBYTEISALIGNED0, // OUTPUT
		NetFlow* RXBYTEISALIGNED1, // OUTPUT
		NetFlow* RXBYTEREALIGN0, // OUTPUT
		NetFlow* RXBYTEREALIGN1, // OUTPUT
		NetFlow* RXCHANBONDSEQ0, // OUTPUT
		NetFlow* RXCHANBONDSEQ1, // OUTPUT
		NetFlow* RXCHANISALIGNED0, // OUTPUT
		NetFlow* RXCHANISALIGNED1, // OUTPUT
		NetFlow* RXCHANREALIGN0, // OUTPUT
		NetFlow* RXCHANREALIGN1, // OUTPUT
		NetFlow* RXCHARISCOMMA0, // OUTPUT
		NetFlow* RXCHARISCOMMA1, // OUTPUT
		NetFlow* RXCHARISK0, // OUTPUT
		NetFlow* RXCHARISK1, // OUTPUT
		NetFlow* RXCHBONDO0, // OUTPUT
		NetFlow* RXCHBONDO1, // OUTPUT
		NetFlow* RXCLKCORCNT0, // OUTPUT
		NetFlow* RXCLKCORCNT1, // OUTPUT
		NetFlow* RXCOMMADET0, // OUTPUT
		NetFlow* RXCOMMADET1, // OUTPUT
		NetFlow* RXDATA0, // OUTPUT
		NetFlow* RXDATA1, // OUTPUT
		NetFlow* RXDISPERR0, // OUTPUT
		NetFlow* RXDISPERR1, // OUTPUT
		NetFlow* RXELECIDLE0, // OUTPUT
		NetFlow* RXELECIDLE1, // OUTPUT
		NetFlow* RXLOSSOFSYNC0, // OUTPUT
		NetFlow* RXLOSSOFSYNC1, // OUTPUT
		NetFlow* RXNOTINTABLE0, // OUTPUT
		NetFlow* RXNOTINTABLE1, // OUTPUT
		NetFlow* RXOVERSAMPLEERR0, // OUTPUT
		NetFlow* RXOVERSAMPLEERR1, // OUTPUT
		NetFlow* RXPRBSERR0, // OUTPUT
		NetFlow* RXPRBSERR1, // OUTPUT
		NetFlow* RXRECCLK0, // OUTPUT
		NetFlow* RXRECCLK1, // OUTPUT
		NetFlow* RXRUNDISP0, // OUTPUT
		NetFlow* RXRUNDISP1, // OUTPUT
		NetFlow* RXSTATUS0, // OUTPUT
		NetFlow* RXSTATUS1, // OUTPUT
		NetFlow* RXVALID0, // OUTPUT
		NetFlow* RXVALID1, // OUTPUT
		NetFlow* TXBUFSTATUS0, // OUTPUT
		NetFlow* TXBUFSTATUS1, // OUTPUT
		NetFlow* TXKERR0, // OUTPUT
		NetFlow* TXKERR1, // OUTPUT
		NetFlow* TXN0, // OUTPUT
		NetFlow* TXN1, // OUTPUT
		NetFlow* TXOUTCLK0, // OUTPUT
		NetFlow* TXOUTCLK1, // OUTPUT
		NetFlow* TXP0, // OUTPUT
		NetFlow* TXP1, // OUTPUT
		NetFlow* TXRUNDISP0, // OUTPUT
		NetFlow* TXRUNDISP1, // OUTPUT
		NetFlow* CLKIN, // INPUT
		NetFlow* DADDR, // INPUT
		NetFlow* DCLK, // INPUT
		NetFlow* DEN, // INPUT
		NetFlow* DI, // INPUT
		NetFlow* DWE, // INPUT
		NetFlow* GTPRESET, // INPUT
		NetFlow* GTPTEST, // INPUT
		NetFlow* INTDATAWIDTH, // INPUT
		NetFlow* LOOPBACK0, // INPUT
		NetFlow* LOOPBACK1, // INPUT
		NetFlow* PLLLKDETEN, // INPUT
		NetFlow* PLLPOWERDOWN, // INPUT
		NetFlow* PRBSCNTRESET0, // INPUT
		NetFlow* PRBSCNTRESET1, // INPUT
		NetFlow* REFCLKPWRDNB, // INPUT
		NetFlow* RXBUFRESET0, // INPUT
		NetFlow* RXBUFRESET1, // INPUT
		NetFlow* RXCDRRESET0, // INPUT
		NetFlow* RXCDRRESET1, // INPUT
		NetFlow* RXCHBONDI0, // INPUT
		NetFlow* RXCHBONDI1, // INPUT
		NetFlow* RXCOMMADETUSE0, // INPUT
		NetFlow* RXCOMMADETUSE1, // INPUT
		NetFlow* RXDATAWIDTH0, // INPUT
		NetFlow* RXDATAWIDTH1, // INPUT
		NetFlow* RXDEC8B10BUSE0, // INPUT
		NetFlow* RXDEC8B10BUSE1, // INPUT
		NetFlow* RXELECIDLERESET0, // INPUT
		NetFlow* RXELECIDLERESET1, // INPUT
		NetFlow* RXENCHANSYNC0, // INPUT
		NetFlow* RXENCHANSYNC1, // INPUT
		NetFlow* RXENELECIDLERESETB, // INPUT
		NetFlow* RXENEQB0, // INPUT
		NetFlow* RXENEQB1, // INPUT
		NetFlow* RXENMCOMMAALIGN0, // INPUT
		NetFlow* RXENMCOMMAALIGN1, // INPUT
		NetFlow* RXENPCOMMAALIGN0, // INPUT
		NetFlow* RXENPCOMMAALIGN1, // INPUT
		NetFlow* RXENPRBSTST0, // INPUT
		NetFlow* RXENPRBSTST1, // INPUT
		NetFlow* RXENSAMPLEALIGN0, // INPUT
		NetFlow* RXENSAMPLEALIGN1, // INPUT
		NetFlow* RXEQMIX0, // INPUT
		NetFlow* RXEQMIX1, // INPUT
		NetFlow* RXEQPOLE0, // INPUT
		NetFlow* RXEQPOLE1, // INPUT
		NetFlow* RXN0, // INPUT
		NetFlow* RXN1, // INPUT
		NetFlow* RXP0, // INPUT
		NetFlow* RXP1, // INPUT
		NetFlow* RXPMASETPHASE0, // INPUT
		NetFlow* RXPMASETPHASE1, // INPUT
		NetFlow* RXPOLARITY0, // INPUT
		NetFlow* RXPOLARITY1, // INPUT
		NetFlow* RXPOWERDOWN0, // INPUT
		NetFlow* RXPOWERDOWN1, // INPUT
		NetFlow* RXRESET0, // INPUT
		NetFlow* RXRESET1, // INPUT
		NetFlow* RXSLIDE0, // INPUT
		NetFlow* RXSLIDE1, // INPUT
		NetFlow* RXUSRCLK0, // INPUT
		NetFlow* RXUSRCLK1, // INPUT
		NetFlow* RXUSRCLK20, // INPUT
		NetFlow* RXUSRCLK21, // INPUT
		NetFlow* TXBUFDIFFCTRL0, // INPUT
		NetFlow* TXBUFDIFFCTRL1, // INPUT
		NetFlow* TXBYPASS8B10B0, // INPUT
		NetFlow* TXBYPASS8B10B1, // INPUT
		NetFlow* TXCHARDISPMODE0, // INPUT
		NetFlow* TXCHARDISPMODE1, // INPUT
		NetFlow* TXCHARDISPVAL0, // INPUT
		NetFlow* TXCHARDISPVAL1, // INPUT
		NetFlow* TXCHARISK0, // INPUT
		NetFlow* TXCHARISK1, // INPUT
		NetFlow* TXCOMSTART0, // INPUT
		NetFlow* TXCOMSTART1, // INPUT
		NetFlow* TXCOMTYPE0, // INPUT
		NetFlow* TXCOMTYPE1, // INPUT
		NetFlow* TXDATA0, // INPUT
		NetFlow* TXDATA1, // INPUT
		NetFlow* TXDATAWIDTH0, // INPUT
		NetFlow* TXDATAWIDTH1, // INPUT
		NetFlow* TXDETECTRX0, // INPUT
		NetFlow* TXDETECTRX1, // INPUT
		NetFlow* TXDIFFCTRL0, // INPUT
		NetFlow* TXDIFFCTRL1, // INPUT
		NetFlow* TXELECIDLE0, // INPUT
		NetFlow* TXELECIDLE1, // INPUT
		NetFlow* TXENC8B10BUSE0, // INPUT
		NetFlow* TXENC8B10BUSE1, // INPUT
		NetFlow* TXENPMAPHASEALIGN, // INPUT
		NetFlow* TXENPRBSTST0, // INPUT
		NetFlow* TXENPRBSTST1, // INPUT
		NetFlow* TXINHIBIT0, // INPUT
		NetFlow* TXINHIBIT1, // INPUT
		NetFlow* TXPMASETPHASE, // INPUT
		NetFlow* TXPOLARITY0, // INPUT
		NetFlow* TXPOLARITY1, // INPUT
		NetFlow* TXPOWERDOWN0, // INPUT
		NetFlow* TXPOWERDOWN1, // INPUT
		NetFlow* TXPREEMPHASIS0, // INPUT
		NetFlow* TXPREEMPHASIS1, // INPUT
		NetFlow* TXRESET0, // INPUT
		NetFlow* TXRESET1, // INPUT
		NetFlow* TXUSRCLK0, // INPUT
		NetFlow* TXUSRCLK1, // INPUT
		NetFlow* TXUSRCLK20, // INPUT
		NetFlow* TXUSRCLK21 // INPUT
		){
	
	// Assign parameters and ports: 
	//Verilog Parameters:
		this->LOC = LOC; // Default: "UNPLACED"
		this->AC_CAP_DIS_0 = AC_CAP_DIS_0; // Default: "TRUE"
		this->AC_CAP_DIS_1 = AC_CAP_DIS_1; // Default: "TRUE"
		this->CHAN_BOND_MODE_0 = CHAN_BOND_MODE_0; // Default: "OFF"
		this->CHAN_BOND_MODE_1 = CHAN_BOND_MODE_1; // Default: "OFF"
		this->CHAN_BOND_SEQ_2_USE_0 = CHAN_BOND_SEQ_2_USE_0; // Default: "TRUE"
		this->CHAN_BOND_SEQ_2_USE_1 = CHAN_BOND_SEQ_2_USE_1; // Default: "TRUE"
		this->CLKINDC_B = CLKINDC_B; // Default: "TRUE"
		this->CLK_CORRECT_USE_0 = CLK_CORRECT_USE_0; // Default: "TRUE"
		this->CLK_CORRECT_USE_1 = CLK_CORRECT_USE_1; // Default: "TRUE"
		this->CLK_COR_INSERT_IDLE_FLAG_0 = CLK_COR_INSERT_IDLE_FLAG_0; // Default: "FALSE"
		this->CLK_COR_INSERT_IDLE_FLAG_1 = CLK_COR_INSERT_IDLE_FLAG_1; // Default: "FALSE"
		this->CLK_COR_KEEP_IDLE_0 = CLK_COR_KEEP_IDLE_0; // Default: "FALSE"
		this->CLK_COR_KEEP_IDLE_1 = CLK_COR_KEEP_IDLE_1; // Default: "FALSE"
		this->CLK_COR_PRECEDENCE_0 = CLK_COR_PRECEDENCE_0; // Default: "TRUE"
		this->CLK_COR_PRECEDENCE_1 = CLK_COR_PRECEDENCE_1; // Default: "TRUE"
		this->CLK_COR_SEQ_2_USE_0 = CLK_COR_SEQ_2_USE_0; // Default: "FALSE"
		this->CLK_COR_SEQ_2_USE_1 = CLK_COR_SEQ_2_USE_1; // Default: "FALSE"
		this->COMMA_DOUBLE_0 = COMMA_DOUBLE_0; // Default: "FALSE"
		this->COMMA_DOUBLE_1 = COMMA_DOUBLE_1; // Default: "FALSE"
		this->DEC_MCOMMA_DETECT_0 = DEC_MCOMMA_DETECT_0; // Default: "TRUE"
		this->DEC_MCOMMA_DETECT_1 = DEC_MCOMMA_DETECT_1; // Default: "TRUE"
		this->DEC_PCOMMA_DETECT_0 = DEC_PCOMMA_DETECT_0; // Default: "TRUE"
		this->DEC_PCOMMA_DETECT_1 = DEC_PCOMMA_DETECT_1; // Default: "TRUE"
		this->DEC_VALID_COMMA_ONLY_0 = DEC_VALID_COMMA_ONLY_0; // Default: "TRUE"
		this->DEC_VALID_COMMA_ONLY_1 = DEC_VALID_COMMA_ONLY_1; // Default: "TRUE"
		this->MCOMMA_DETECT_0 = MCOMMA_DETECT_0; // Default: "TRUE"
		this->MCOMMA_DETECT_1 = MCOMMA_DETECT_1; // Default: "TRUE"
		this->OVERSAMPLE_MODE = OVERSAMPLE_MODE; // Default: "FALSE"
		this->PCI_EXPRESS_MODE_0 = PCI_EXPRESS_MODE_0; // Default: "TRUE"
		this->PCI_EXPRESS_MODE_1 = PCI_EXPRESS_MODE_1; // Default: "TRUE"
		this->PCOMMA_DETECT_0 = PCOMMA_DETECT_0; // Default: "TRUE"
		this->PCOMMA_DETECT_1 = PCOMMA_DETECT_1; // Default: "TRUE"
		this->PLL_SATA_0 = PLL_SATA_0; // Default: "FALSE"
		this->PLL_SATA_1 = PLL_SATA_1; // Default: "FALSE"
		this->RCV_TERM_GND_0 = RCV_TERM_GND_0; // Default: "TRUE"
		this->RCV_TERM_GND_1 = RCV_TERM_GND_1; // Default: "TRUE"
		this->RCV_TERM_MID_0 = RCV_TERM_MID_0; // Default: "FALSE"
		this->RCV_TERM_MID_1 = RCV_TERM_MID_1; // Default: "FALSE"
		this->RCV_TERM_VTTRX_0 = RCV_TERM_VTTRX_0; // Default: "FALSE"
		this->RCV_TERM_VTTRX_1 = RCV_TERM_VTTRX_1; // Default: "FALSE"
		this->RX_BUFFER_USE_0 = RX_BUFFER_USE_0; // Default: "TRUE"
		this->RX_BUFFER_USE_1 = RX_BUFFER_USE_1; // Default: "TRUE"
		this->RX_DECODE_SEQ_MATCH_0 = RX_DECODE_SEQ_MATCH_0; // Default: "TRUE"
		this->RX_DECODE_SEQ_MATCH_1 = RX_DECODE_SEQ_MATCH_1; // Default: "TRUE"
		this->RX_LOSS_OF_SYNC_FSM_0 = RX_LOSS_OF_SYNC_FSM_0; // Default: "FALSE"
		this->RX_LOSS_OF_SYNC_FSM_1 = RX_LOSS_OF_SYNC_FSM_1; // Default: "FALSE"
		this->RX_SLIDE_MODE_0 = RX_SLIDE_MODE_0; // Default: "PCS"
		this->RX_SLIDE_MODE_1 = RX_SLIDE_MODE_1; // Default: "PCS"
		this->RX_STATUS_FMT_0 = RX_STATUS_FMT_0; // Default: "PCIE"
		this->RX_STATUS_FMT_1 = RX_STATUS_FMT_1; // Default: "PCIE"
		this->RX_XCLK_SEL_0 = RX_XCLK_SEL_0; // Default: "RXREC"
		this->RX_XCLK_SEL_1 = RX_XCLK_SEL_1; // Default: "RXREC"
		this->SIM_MODE = SIM_MODE; // Default: "FAST"
		this->SIM_PLL_PERDIV2 = SIM_PLL_PERDIV2; // Default: 9'h190
		this->SIM_RECEIVER_DETECT_PASS0 = SIM_RECEIVER_DETECT_PASS0; // Default: "FALSE"
		this->SIM_RECEIVER_DETECT_PASS1 = SIM_RECEIVER_DETECT_PASS1; // Default: "FALSE"
		this->TERMINATION_OVRD = TERMINATION_OVRD; // Default: "FALSE"
		this->TX_BUFFER_USE_0 = TX_BUFFER_USE_0; // Default: "TRUE"
		this->TX_BUFFER_USE_1 = TX_BUFFER_USE_1; // Default: "TRUE"
		this->TX_DIFF_BOOST_0 = TX_DIFF_BOOST_0; // Default: "TRUE"
		this->TX_DIFF_BOOST_1 = TX_DIFF_BOOST_1; // Default: "TRUE"
		this->TX_XCLK_SEL_0 = TX_XCLK_SEL_0; // Default: "TXUSR"
		this->TX_XCLK_SEL_1 = TX_XCLK_SEL_1; // Default: "TXUSR"
		this->TRANS_TIME_FROM_P2_0 = TRANS_TIME_FROM_P2_0; // Default: 16'h003c
		this->TRANS_TIME_FROM_P2_1 = TRANS_TIME_FROM_P2_1; // Default: 16'h003c
		this->TRANS_TIME_NON_P2_0 = TRANS_TIME_NON_P2_0; // Default: 16'h0019
		this->TRANS_TIME_NON_P2_1 = TRANS_TIME_NON_P2_1; // Default: 16'h0019
		this->TRANS_TIME_TO_P2_0 = TRANS_TIME_TO_P2_0; // Default: 16'h0064
		this->TRANS_TIME_TO_P2_1 = TRANS_TIME_TO_P2_1; // Default: 16'h0064
		this->PMA_RX_CFG_0 = PMA_RX_CFG_0; // Default: 25'h09f0089
		this->PMA_RX_CFG_1 = PMA_RX_CFG_1; // Default: 25'h09f0089
		this->PMA_CDR_SCAN_0 = PMA_CDR_SCAN_0; // Default: 27'h6c07640
		this->PMA_CDR_SCAN_1 = PMA_CDR_SCAN_1; // Default: 27'h6c07640
		this->PCS_COM_CFG = PCS_COM_CFG; // Default: 28'h1680a0e
		this->OOBDETECT_THRESHOLD_0 = OOBDETECT_THRESHOLD_0; // Default: 3'b001
		this->OOBDETECT_THRESHOLD_1 = OOBDETECT_THRESHOLD_1; // Default: 3'b001
		this->SATA_BURST_VAL_0 = SATA_BURST_VAL_0; // Default: 3'b100
		this->SATA_BURST_VAL_1 = SATA_BURST_VAL_1; // Default: 3'b100
		this->SATA_IDLE_VAL_0 = SATA_IDLE_VAL_0; // Default: 3'b011
		this->SATA_IDLE_VAL_1 = SATA_IDLE_VAL_1; // Default: 3'b011
		this->PRBS_ERR_THRESHOLD_0 = PRBS_ERR_THRESHOLD_0; // Default: 32'h1
		this->PRBS_ERR_THRESHOLD_1 = PRBS_ERR_THRESHOLD_1; // Default: 32'h1
		this->CHAN_BOND_SEQ_1_ENABLE_0 = CHAN_BOND_SEQ_1_ENABLE_0; // Default: 4'b1111
		this->CHAN_BOND_SEQ_1_ENABLE_1 = CHAN_BOND_SEQ_1_ENABLE_1; // Default: 4'b1111
		this->CHAN_BOND_SEQ_2_ENABLE_0 = CHAN_BOND_SEQ_2_ENABLE_0; // Default: 4'b1111
		this->CHAN_BOND_SEQ_2_ENABLE_1 = CHAN_BOND_SEQ_2_ENABLE_1; // Default: 4'b1111
		this->CLK_COR_SEQ_1_ENABLE_0 = CLK_COR_SEQ_1_ENABLE_0; // Default: 4'b1111
		this->CLK_COR_SEQ_1_ENABLE_1 = CLK_COR_SEQ_1_ENABLE_1; // Default: 4'b1111
		this->CLK_COR_SEQ_2_ENABLE_0 = CLK_COR_SEQ_2_ENABLE_0; // Default: 4'b1111
		this->CLK_COR_SEQ_2_ENABLE_1 = CLK_COR_SEQ_2_ENABLE_1; // Default: 4'b1111
		this->COM_BURST_VAL_0 = COM_BURST_VAL_0; // Default: 4'b1111
		this->COM_BURST_VAL_1 = COM_BURST_VAL_1; // Default: 4'b1111
		this->TERMINATION_CTRL = TERMINATION_CTRL; // Default: 5'b10100
		this->TXRX_INVERT_0 = TXRX_INVERT_0; // Default: 5'b00000
		this->TXRX_INVERT_1 = TXRX_INVERT_1; // Default: 5'b00000
		this->CHAN_BOND_SEQ_1_1_0 = CHAN_BOND_SEQ_1_1_0; // Default: 10'b0001001010
		this->CHAN_BOND_SEQ_1_1_1 = CHAN_BOND_SEQ_1_1_1; // Default: 10'b0001001010
		this->CHAN_BOND_SEQ_1_2_0 = CHAN_BOND_SEQ_1_2_0; // Default: 10'b0001001010
		this->CHAN_BOND_SEQ_1_2_1 = CHAN_BOND_SEQ_1_2_1; // Default: 10'b0001001010
		this->CHAN_BOND_SEQ_1_3_0 = CHAN_BOND_SEQ_1_3_0; // Default: 10'b0001001010
		this->CHAN_BOND_SEQ_1_3_1 = CHAN_BOND_SEQ_1_3_1; // Default: 10'b0001001010
		this->CHAN_BOND_SEQ_1_4_0 = CHAN_BOND_SEQ_1_4_0; // Default: 10'b0110111100
		this->CHAN_BOND_SEQ_1_4_1 = CHAN_BOND_SEQ_1_4_1; // Default: 10'b0110111100
		this->CHAN_BOND_SEQ_2_1_0 = CHAN_BOND_SEQ_2_1_0; // Default: 10'b0110111100
		this->CHAN_BOND_SEQ_2_1_1 = CHAN_BOND_SEQ_2_1_1; // Default: 10'b0110111100
		this->CHAN_BOND_SEQ_2_2_0 = CHAN_BOND_SEQ_2_2_0; // Default: 10'b0100111100
		this->CHAN_BOND_SEQ_2_2_1 = CHAN_BOND_SEQ_2_2_1; // Default: 10'b0100111100
		this->CHAN_BOND_SEQ_2_3_0 = CHAN_BOND_SEQ_2_3_0; // Default: 10'b0100111100
		this->CHAN_BOND_SEQ_2_3_1 = CHAN_BOND_SEQ_2_3_1; // Default: 10'b0100111100
		this->CHAN_BOND_SEQ_2_4_0 = CHAN_BOND_SEQ_2_4_0; // Default: 10'b0100111100
		this->CHAN_BOND_SEQ_2_4_1 = CHAN_BOND_SEQ_2_4_1; // Default: 10'b0100111100
		this->CLK_COR_SEQ_1_1_0 = CLK_COR_SEQ_1_1_0; // Default: 10'b0100011100
		this->CLK_COR_SEQ_1_1_1 = CLK_COR_SEQ_1_1_1; // Default: 10'b0100011100
		this->CLK_COR_SEQ_1_2_0 = CLK_COR_SEQ_1_2_0; // Default: 10'b0
		this->CLK_COR_SEQ_1_2_1 = CLK_COR_SEQ_1_2_1; // Default: 10'b0
		this->CLK_COR_SEQ_1_3_0 = CLK_COR_SEQ_1_3_0; // Default: 10'b0
		this->CLK_COR_SEQ_1_3_1 = CLK_COR_SEQ_1_3_1; // Default: 10'b0
		this->CLK_COR_SEQ_1_4_0 = CLK_COR_SEQ_1_4_0; // Default: 10'b0
		this->CLK_COR_SEQ_1_4_1 = CLK_COR_SEQ_1_4_1; // Default: 10'b0
		this->CLK_COR_SEQ_2_1_0 = CLK_COR_SEQ_2_1_0; // Default: 10'b0
		this->CLK_COR_SEQ_2_1_1 = CLK_COR_SEQ_2_1_1; // Default: 10'b0
		this->CLK_COR_SEQ_2_2_0 = CLK_COR_SEQ_2_2_0; // Default: 10'b0
		this->CLK_COR_SEQ_2_2_1 = CLK_COR_SEQ_2_2_1; // Default: 10'b0
		this->CLK_COR_SEQ_2_3_0 = CLK_COR_SEQ_2_3_0; // Default: 10'b0
		this->CLK_COR_SEQ_2_3_1 = CLK_COR_SEQ_2_3_1; // Default: 10'b0
		this->CLK_COR_SEQ_2_4_0 = CLK_COR_SEQ_2_4_0; // Default: 10'b0
		this->CLK_COR_SEQ_2_4_1 = CLK_COR_SEQ_2_4_1; // Default: 10'b0
		this->COMMA_10B_ENABLE_0 = COMMA_10B_ENABLE_0; // Default: 10'b1111111111
		this->COMMA_10B_ENABLE_1 = COMMA_10B_ENABLE_1; // Default: 10'b1111111111
		this->MCOMMA_10B_VALUE_0 = MCOMMA_10B_VALUE_0; // Default: 10'b1010000011
		this->MCOMMA_10B_VALUE_1 = MCOMMA_10B_VALUE_1; // Default: 10'b1010000011
		this->PCOMMA_10B_VALUE_0 = PCOMMA_10B_VALUE_0; // Default: 10'b0101111100
		this->PCOMMA_10B_VALUE_1 = PCOMMA_10B_VALUE_1; // Default: 10'b0101111100
		this->ALIGN_COMMA_WORD_0 = ALIGN_COMMA_WORD_0; // Default: 1
		this->ALIGN_COMMA_WORD_1 = ALIGN_COMMA_WORD_1; // Default: 1
		this->CHAN_BOND_1_MAX_SKEW_0 = CHAN_BOND_1_MAX_SKEW_0; // Default: 7
		this->CHAN_BOND_1_MAX_SKEW_1 = CHAN_BOND_1_MAX_SKEW_1; // Default: 7
		this->CHAN_BOND_2_MAX_SKEW_0 = CHAN_BOND_2_MAX_SKEW_0; // Default: 1
		this->CHAN_BOND_2_MAX_SKEW_1 = CHAN_BOND_2_MAX_SKEW_1; // Default: 1
		this->CHAN_BOND_LEVEL_0 = CHAN_BOND_LEVEL_0; // Default: 0
		this->CHAN_BOND_LEVEL_1 = CHAN_BOND_LEVEL_1; // Default: 0
		this->CHAN_BOND_SEQ_LEN_0 = CHAN_BOND_SEQ_LEN_0; // Default: 4
		this->CHAN_BOND_SEQ_LEN_1 = CHAN_BOND_SEQ_LEN_1; // Default: 4
		this->CLK25_DIVIDER = CLK25_DIVIDER; // Default: 4
		this->CLK_COR_ADJ_LEN_0 = CLK_COR_ADJ_LEN_0; // Default: 1
		this->CLK_COR_ADJ_LEN_1 = CLK_COR_ADJ_LEN_1; // Default: 1
		this->CLK_COR_DET_LEN_0 = CLK_COR_DET_LEN_0; // Default: 1
		this->CLK_COR_DET_LEN_1 = CLK_COR_DET_LEN_1; // Default: 1
		this->CLK_COR_MAX_LAT_0 = CLK_COR_MAX_LAT_0; // Default: 18
		this->CLK_COR_MAX_LAT_1 = CLK_COR_MAX_LAT_1; // Default: 18
		this->CLK_COR_MIN_LAT_0 = CLK_COR_MIN_LAT_0; // Default: 16
		this->CLK_COR_MIN_LAT_1 = CLK_COR_MIN_LAT_1; // Default: 16
		this->CLK_COR_REPEAT_WAIT_0 = CLK_COR_REPEAT_WAIT_0; // Default: 5
		this->CLK_COR_REPEAT_WAIT_1 = CLK_COR_REPEAT_WAIT_1; // Default: 5
		this->OOB_CLK_DIVIDER = OOB_CLK_DIVIDER; // Default: 4
		this->PLL_DIVSEL_FB = PLL_DIVSEL_FB; // Default: 5
		this->PLL_DIVSEL_REF = PLL_DIVSEL_REF; // Default: 2
		this->PLL_RXDIVSEL_OUT_0 = PLL_RXDIVSEL_OUT_0; // Default: 1
		this->PLL_RXDIVSEL_OUT_1 = PLL_RXDIVSEL_OUT_1; // Default: 1
		this->PLL_TXDIVSEL_COMM_OUT = PLL_TXDIVSEL_COMM_OUT; // Default: 1
		this->PLL_TXDIVSEL_OUT_0 = PLL_TXDIVSEL_OUT_0; // Default: 1
		this->PLL_TXDIVSEL_OUT_1 = PLL_TXDIVSEL_OUT_1; // Default: 1
		this->RX_LOS_INVALID_INCR_0 = RX_LOS_INVALID_INCR_0; // Default: 8
		this->RX_LOS_INVALID_INCR_1 = RX_LOS_INVALID_INCR_1; // Default: 8
		this->RX_LOS_THRESHOLD_0 = RX_LOS_THRESHOLD_0; // Default: 128
		this->RX_LOS_THRESHOLD_1 = RX_LOS_THRESHOLD_1; // Default: 128
		this->SATA_MAX_BURST_0 = SATA_MAX_BURST_0; // Default: 7
		this->SATA_MAX_BURST_1 = SATA_MAX_BURST_1; // Default: 7
		this->SATA_MAX_INIT_0 = SATA_MAX_INIT_0; // Default: 22
		this->SATA_MAX_INIT_1 = SATA_MAX_INIT_1; // Default: 22
		this->SATA_MAX_WAKE_0 = SATA_MAX_WAKE_0; // Default: 7
		this->SATA_MAX_WAKE_1 = SATA_MAX_WAKE_1; // Default: 7
		this->SATA_MIN_BURST_0 = SATA_MIN_BURST_0; // Default: 4
		this->SATA_MIN_BURST_1 = SATA_MIN_BURST_1; // Default: 4
		this->SATA_MIN_INIT_0 = SATA_MIN_INIT_0; // Default: 12
		this->SATA_MIN_INIT_1 = SATA_MIN_INIT_1; // Default: 12
		this->SATA_MIN_WAKE_0 = SATA_MIN_WAKE_0; // Default: 4
		this->SATA_MIN_WAKE_1 = SATA_MIN_WAKE_1; // Default: 4
		this->SIM_GTPRESET_SPEEDUP = SIM_GTPRESET_SPEEDUP; // Default: 0
		this->TERMINATION_IMP_0 = TERMINATION_IMP_0; // Default: 50
		this->TERMINATION_IMP_1 = TERMINATION_IMP_1; // Default: 50
		this->TX_SYNC_FILTERB = TX_SYNC_FILTERB; // Default: 1
	//Verilog Ports in definition order:
		this->DO = DO; // OUTPUT
		this->DRDY = DRDY; // OUTPUT
		this->PHYSTATUS0 = PHYSTATUS0; // OUTPUT
		this->PHYSTATUS1 = PHYSTATUS1; // OUTPUT
		this->PLLLKDET = PLLLKDET; // OUTPUT
		this->REFCLKOUT = REFCLKOUT; // OUTPUT
		this->RESETDONE0 = RESETDONE0; // OUTPUT
		this->RESETDONE1 = RESETDONE1; // OUTPUT
		this->RXBUFSTATUS0 = RXBUFSTATUS0; // OUTPUT
		this->RXBUFSTATUS1 = RXBUFSTATUS1; // OUTPUT
		this->RXBYTEISALIGNED0 = RXBYTEISALIGNED0; // OUTPUT
		this->RXBYTEISALIGNED1 = RXBYTEISALIGNED1; // OUTPUT
		this->RXBYTEREALIGN0 = RXBYTEREALIGN0; // OUTPUT
		this->RXBYTEREALIGN1 = RXBYTEREALIGN1; // OUTPUT
		this->RXCHANBONDSEQ0 = RXCHANBONDSEQ0; // OUTPUT
		this->RXCHANBONDSEQ1 = RXCHANBONDSEQ1; // OUTPUT
		this->RXCHANISALIGNED0 = RXCHANISALIGNED0; // OUTPUT
		this->RXCHANISALIGNED1 = RXCHANISALIGNED1; // OUTPUT
		this->RXCHANREALIGN0 = RXCHANREALIGN0; // OUTPUT
		this->RXCHANREALIGN1 = RXCHANREALIGN1; // OUTPUT
		this->RXCHARISCOMMA0 = RXCHARISCOMMA0; // OUTPUT
		this->RXCHARISCOMMA1 = RXCHARISCOMMA1; // OUTPUT
		this->RXCHARISK0 = RXCHARISK0; // OUTPUT
		this->RXCHARISK1 = RXCHARISK1; // OUTPUT
		this->RXCHBONDO0 = RXCHBONDO0; // OUTPUT
		this->RXCHBONDO1 = RXCHBONDO1; // OUTPUT
		this->RXCLKCORCNT0 = RXCLKCORCNT0; // OUTPUT
		this->RXCLKCORCNT1 = RXCLKCORCNT1; // OUTPUT
		this->RXCOMMADET0 = RXCOMMADET0; // OUTPUT
		this->RXCOMMADET1 = RXCOMMADET1; // OUTPUT
		this->RXDATA0 = RXDATA0; // OUTPUT
		this->RXDATA1 = RXDATA1; // OUTPUT
		this->RXDISPERR0 = RXDISPERR0; // OUTPUT
		this->RXDISPERR1 = RXDISPERR1; // OUTPUT
		this->RXELECIDLE0 = RXELECIDLE0; // OUTPUT
		this->RXELECIDLE1 = RXELECIDLE1; // OUTPUT
		this->RXLOSSOFSYNC0 = RXLOSSOFSYNC0; // OUTPUT
		this->RXLOSSOFSYNC1 = RXLOSSOFSYNC1; // OUTPUT
		this->RXNOTINTABLE0 = RXNOTINTABLE0; // OUTPUT
		this->RXNOTINTABLE1 = RXNOTINTABLE1; // OUTPUT
		this->RXOVERSAMPLEERR0 = RXOVERSAMPLEERR0; // OUTPUT
		this->RXOVERSAMPLEERR1 = RXOVERSAMPLEERR1; // OUTPUT
		this->RXPRBSERR0 = RXPRBSERR0; // OUTPUT
		this->RXPRBSERR1 = RXPRBSERR1; // OUTPUT
		this->RXRECCLK0 = RXRECCLK0; // OUTPUT
		this->RXRECCLK1 = RXRECCLK1; // OUTPUT
		this->RXRUNDISP0 = RXRUNDISP0; // OUTPUT
		this->RXRUNDISP1 = RXRUNDISP1; // OUTPUT
		this->RXSTATUS0 = RXSTATUS0; // OUTPUT
		this->RXSTATUS1 = RXSTATUS1; // OUTPUT
		this->RXVALID0 = RXVALID0; // OUTPUT
		this->RXVALID1 = RXVALID1; // OUTPUT
		this->TXBUFSTATUS0 = TXBUFSTATUS0; // OUTPUT
		this->TXBUFSTATUS1 = TXBUFSTATUS1; // OUTPUT
		this->TXKERR0 = TXKERR0; // OUTPUT
		this->TXKERR1 = TXKERR1; // OUTPUT
		this->TXN0 = TXN0; // OUTPUT
		this->TXN1 = TXN1; // OUTPUT
		this->TXOUTCLK0 = TXOUTCLK0; // OUTPUT
		this->TXOUTCLK1 = TXOUTCLK1; // OUTPUT
		this->TXP0 = TXP0; // OUTPUT
		this->TXP1 = TXP1; // OUTPUT
		this->TXRUNDISP0 = TXRUNDISP0; // OUTPUT
		this->TXRUNDISP1 = TXRUNDISP1; // OUTPUT
		this->CLKIN = CLKIN; // INPUT
		this->DADDR = DADDR; // INPUT
		this->DCLK = DCLK; // INPUT
		this->DEN = DEN; // INPUT
		this->DI = DI; // INPUT
		this->DWE = DWE; // INPUT
		this->GTPRESET = GTPRESET; // INPUT
		this->GTPTEST = GTPTEST; // INPUT
		this->INTDATAWIDTH = INTDATAWIDTH; // INPUT
		this->LOOPBACK0 = LOOPBACK0; // INPUT
		this->LOOPBACK1 = LOOPBACK1; // INPUT
		this->PLLLKDETEN = PLLLKDETEN; // INPUT
		this->PLLPOWERDOWN = PLLPOWERDOWN; // INPUT
		this->PRBSCNTRESET0 = PRBSCNTRESET0; // INPUT
		this->PRBSCNTRESET1 = PRBSCNTRESET1; // INPUT
		this->REFCLKPWRDNB = REFCLKPWRDNB; // INPUT
		this->RXBUFRESET0 = RXBUFRESET0; // INPUT
		this->RXBUFRESET1 = RXBUFRESET1; // INPUT
		this->RXCDRRESET0 = RXCDRRESET0; // INPUT
		this->RXCDRRESET1 = RXCDRRESET1; // INPUT
		this->RXCHBONDI0 = RXCHBONDI0; // INPUT
		this->RXCHBONDI1 = RXCHBONDI1; // INPUT
		this->RXCOMMADETUSE0 = RXCOMMADETUSE0; // INPUT
		this->RXCOMMADETUSE1 = RXCOMMADETUSE1; // INPUT
		this->RXDATAWIDTH0 = RXDATAWIDTH0; // INPUT
		this->RXDATAWIDTH1 = RXDATAWIDTH1; // INPUT
		this->RXDEC8B10BUSE0 = RXDEC8B10BUSE0; // INPUT
		this->RXDEC8B10BUSE1 = RXDEC8B10BUSE1; // INPUT
		this->RXELECIDLERESET0 = RXELECIDLERESET0; // INPUT
		this->RXELECIDLERESET1 = RXELECIDLERESET1; // INPUT
		this->RXENCHANSYNC0 = RXENCHANSYNC0; // INPUT
		this->RXENCHANSYNC1 = RXENCHANSYNC1; // INPUT
		this->RXENELECIDLERESETB = RXENELECIDLERESETB; // INPUT
		this->RXENEQB0 = RXENEQB0; // INPUT
		this->RXENEQB1 = RXENEQB1; // INPUT
		this->RXENMCOMMAALIGN0 = RXENMCOMMAALIGN0; // INPUT
		this->RXENMCOMMAALIGN1 = RXENMCOMMAALIGN1; // INPUT
		this->RXENPCOMMAALIGN0 = RXENPCOMMAALIGN0; // INPUT
		this->RXENPCOMMAALIGN1 = RXENPCOMMAALIGN1; // INPUT
		this->RXENPRBSTST0 = RXENPRBSTST0; // INPUT
		this->RXENPRBSTST1 = RXENPRBSTST1; // INPUT
		this->RXENSAMPLEALIGN0 = RXENSAMPLEALIGN0; // INPUT
		this->RXENSAMPLEALIGN1 = RXENSAMPLEALIGN1; // INPUT
		this->RXEQMIX0 = RXEQMIX0; // INPUT
		this->RXEQMIX1 = RXEQMIX1; // INPUT
		this->RXEQPOLE0 = RXEQPOLE0; // INPUT
		this->RXEQPOLE1 = RXEQPOLE1; // INPUT
		this->RXN0 = RXN0; // INPUT
		this->RXN1 = RXN1; // INPUT
		this->RXP0 = RXP0; // INPUT
		this->RXP1 = RXP1; // INPUT
		this->RXPMASETPHASE0 = RXPMASETPHASE0; // INPUT
		this->RXPMASETPHASE1 = RXPMASETPHASE1; // INPUT
		this->RXPOLARITY0 = RXPOLARITY0; // INPUT
		this->RXPOLARITY1 = RXPOLARITY1; // INPUT
		this->RXPOWERDOWN0 = RXPOWERDOWN0; // INPUT
		this->RXPOWERDOWN1 = RXPOWERDOWN1; // INPUT
		this->RXRESET0 = RXRESET0; // INPUT
		this->RXRESET1 = RXRESET1; // INPUT
		this->RXSLIDE0 = RXSLIDE0; // INPUT
		this->RXSLIDE1 = RXSLIDE1; // INPUT
		this->RXUSRCLK0 = RXUSRCLK0; // INPUT
		this->RXUSRCLK1 = RXUSRCLK1; // INPUT
		this->RXUSRCLK20 = RXUSRCLK20; // INPUT
		this->RXUSRCLK21 = RXUSRCLK21; // INPUT
		this->TXBUFDIFFCTRL0 = TXBUFDIFFCTRL0; // INPUT
		this->TXBUFDIFFCTRL1 = TXBUFDIFFCTRL1; // INPUT
		this->TXBYPASS8B10B0 = TXBYPASS8B10B0; // INPUT
		this->TXBYPASS8B10B1 = TXBYPASS8B10B1; // INPUT
		this->TXCHARDISPMODE0 = TXCHARDISPMODE0; // INPUT
		this->TXCHARDISPMODE1 = TXCHARDISPMODE1; // INPUT
		this->TXCHARDISPVAL0 = TXCHARDISPVAL0; // INPUT
		this->TXCHARDISPVAL1 = TXCHARDISPVAL1; // INPUT
		this->TXCHARISK0 = TXCHARISK0; // INPUT
		this->TXCHARISK1 = TXCHARISK1; // INPUT
		this->TXCOMSTART0 = TXCOMSTART0; // INPUT
		this->TXCOMSTART1 = TXCOMSTART1; // INPUT
		this->TXCOMTYPE0 = TXCOMTYPE0; // INPUT
		this->TXCOMTYPE1 = TXCOMTYPE1; // INPUT
		this->TXDATA0 = TXDATA0; // INPUT
		this->TXDATA1 = TXDATA1; // INPUT
		this->TXDATAWIDTH0 = TXDATAWIDTH0; // INPUT
		this->TXDATAWIDTH1 = TXDATAWIDTH1; // INPUT
		this->TXDETECTRX0 = TXDETECTRX0; // INPUT
		this->TXDETECTRX1 = TXDETECTRX1; // INPUT
		this->TXDIFFCTRL0 = TXDIFFCTRL0; // INPUT
		this->TXDIFFCTRL1 = TXDIFFCTRL1; // INPUT
		this->TXELECIDLE0 = TXELECIDLE0; // INPUT
		this->TXELECIDLE1 = TXELECIDLE1; // INPUT
		this->TXENC8B10BUSE0 = TXENC8B10BUSE0; // INPUT
		this->TXENC8B10BUSE1 = TXENC8B10BUSE1; // INPUT
		this->TXENPMAPHASEALIGN = TXENPMAPHASEALIGN; // INPUT
		this->TXENPRBSTST0 = TXENPRBSTST0; // INPUT
		this->TXENPRBSTST1 = TXENPRBSTST1; // INPUT
		this->TXINHIBIT0 = TXINHIBIT0; // INPUT
		this->TXINHIBIT1 = TXINHIBIT1; // INPUT
		this->TXPMASETPHASE = TXPMASETPHASE; // INPUT
		this->TXPOLARITY0 = TXPOLARITY0; // INPUT
		this->TXPOLARITY1 = TXPOLARITY1; // INPUT
		this->TXPOWERDOWN0 = TXPOWERDOWN0; // INPUT
		this->TXPOWERDOWN1 = TXPOWERDOWN1; // INPUT
		this->TXPREEMPHASIS0 = TXPREEMPHASIS0; // INPUT
		this->TXPREEMPHASIS1 = TXPREEMPHASIS1; // INPUT
		this->TXRESET0 = TXRESET0; // INPUT
		this->TXRESET1 = TXRESET1; // INPUT
		this->TXUSRCLK0 = TXUSRCLK0; // INPUT
		this->TXUSRCLK1 = TXUSRCLK1; // INPUT
		this->TXUSRCLK20 = TXUSRCLK20; // INPUT
		this->TXUSRCLK21 = TXUSRCLK21; // INPUT
	
		register_wait_on_event_nets();
	
	}
	
	void register_wait_on_event_nets(){
	// TODO
	}
	void calculate(int time){
	// TODO
	}
};


class prim_class_X_GTXE1{
	//Verilog Parameters:
	int LOC;
	int AC_CAP_DIS;
	int ALIGN_COMMA_WORD;
	int BGTEST_CFG;
	int BIAS_CFG;
	int CDR_PH_ADJ_TIME;
	int CHAN_BOND_1_MAX_SKEW;
	int CHAN_BOND_2_MAX_SKEW;
	int CHAN_BOND_KEEP_ALIGN;
	int CHAN_BOND_SEQ_1_1;
	int CHAN_BOND_SEQ_1_2;
	int CHAN_BOND_SEQ_1_3;
	int CHAN_BOND_SEQ_1_4;
	int CHAN_BOND_SEQ_1_ENABLE;
	int CHAN_BOND_SEQ_2_1;
	int CHAN_BOND_SEQ_2_2;
	int CHAN_BOND_SEQ_2_3;
	int CHAN_BOND_SEQ_2_4;
	int CHAN_BOND_SEQ_2_CFG;
	int CHAN_BOND_SEQ_2_ENABLE;
	int CHAN_BOND_SEQ_2_USE;
	int CHAN_BOND_SEQ_LEN;
	int CLK_CORRECT_USE;
	int CLK_COR_ADJ_LEN;
	int CLK_COR_DET_LEN;
	int CLK_COR_INSERT_IDLE_FLAG;
	int CLK_COR_KEEP_IDLE;
	int CLK_COR_MAX_LAT;
	int CLK_COR_MIN_LAT;
	int CLK_COR_PRECEDENCE;
	int CLK_COR_REPEAT_WAIT;
	int CLK_COR_SEQ_1_1;
	int CLK_COR_SEQ_1_2;
	int CLK_COR_SEQ_1_3;
	int CLK_COR_SEQ_1_4;
	int CLK_COR_SEQ_1_ENABLE;
	int CLK_COR_SEQ_2_1;
	int CLK_COR_SEQ_2_2;
	int CLK_COR_SEQ_2_3;
	int CLK_COR_SEQ_2_4;
	int CLK_COR_SEQ_2_ENABLE;
	int CLK_COR_SEQ_2_USE;
	int CM_TRIM;
	int COMMA_10B_ENABLE;
	int COMMA_DOUBLE;
	int COM_BURST_VAL;
	int DEC_MCOMMA_DETECT;
	int DEC_PCOMMA_DETECT;
	int DEC_VALID_COMMA_ONLY;
	int DFE_CAL_TIME;
	int DFE_CFG;
	int GEARBOX_ENDEC;
	int GEN_RXUSRCLK;
	int GEN_TXUSRCLK;
	int GTX_CFG_PWRUP;
	int MCOMMA_10B_VALUE;
	int MCOMMA_DETECT;
	int OOBDETECT_THRESHOLD;
	int PCI_EXPRESS_MODE;
	int PCOMMA_10B_VALUE;
	int PCOMMA_DETECT;
	int PMA_CAS_CLK_EN;
	int PMA_CDR_SCAN;
	int PMA_CFG;
	int PMA_RXSYNC_CFG;
	int PMA_RX_CFG;
	int PMA_TX_CFG;
	int POWER_SAVE;
	int RCV_TERM_GND;
	int RCV_TERM_VTTRX;
	int RXGEARBOX_USE;
	int RXPLL_COM_CFG;
	int RXPLL_CP_CFG;
	int RXPLL_DIVSEL45_FB;
	int RXPLL_DIVSEL_FB;
	int RXPLL_DIVSEL_OUT;
	int RXPLL_DIVSEL_REF;
	int RXPLL_LKDET_CFG;
	int RXPRBSERR_LOOPBACK;
	int RXRECCLK_CTRL;
	int RXRECCLK_DLY;
	int RXUSRCLK_DLY;
	int RX_BUFFER_USE;
	int RX_CLK25_DIVIDER;
	int RX_DATA_WIDTH;
	int RX_DECODE_SEQ_MATCH;
	int RX_DLYALIGN_CTRINC;
	int RX_DLYALIGN_EDGESET;
	int RX_DLYALIGN_LPFINC;
	int RX_DLYALIGN_MONSEL;
	int RX_DLYALIGN_OVRDSETTING;
	int RX_EN_IDLE_HOLD_CDR;
	int RX_EN_IDLE_HOLD_DFE;
	int RX_EN_IDLE_RESET_BUF;
	int RX_EN_IDLE_RESET_FR;
	int RX_EN_IDLE_RESET_PH;
	int RX_EN_MODE_RESET_BUF;
	int RX_EN_RATE_RESET_BUF;
	int RX_EN_REALIGN_RESET_BUF;
	int RX_EN_REALIGN_RESET_BUF2;
	int RX_EYE_OFFSET;
	int RX_EYE_SCANMODE;
	int RX_FIFO_ADDR_MODE;
	int RX_IDLE_HI_CNT;
	int RX_IDLE_LO_CNT;
	int RX_LOSS_OF_SYNC_FSM;
	int RX_LOS_INVALID_INCR;
	int RX_LOS_THRESHOLD;
	int RX_OVERSAMPLE_MODE;
	int RX_SLIDE_AUTO_WAIT;
	int RX_SLIDE_MODE;
	int RX_XCLK_SEL;
	int SAS_MAX_COMSAS;
	int SAS_MIN_COMSAS;
	int SATA_BURST_VAL;
	int SATA_IDLE_VAL;
	int SATA_MAX_BURST;
	int SATA_MAX_INIT;
	int SATA_MAX_WAKE;
	int SATA_MIN_BURST;
	int SATA_MIN_INIT;
	int SATA_MIN_WAKE;
	int SHOW_REALIGN_COMMA;
	int SIM_GTXRESET_SPEEDUP;
	int SIM_RECEIVER_DETECT_PASS;
	int SIM_RXREFCLK_SOURCE;
	int SIM_TXREFCLK_SOURCE;
	int SIM_TX_ELEC_IDLE_LEVEL;
	int SIM_VERSION;
	int TERMINATION_CTRL;
	int TERMINATION_OVRD;
	int TRANS_TIME_FROM_P2;
	int TRANS_TIME_NON_P2;
	int TRANS_TIME_RATE;
	int TRANS_TIME_TO_P2;
	int TST_ATTR;
	int TXDRIVE_LOOPBACK_HIZ;
	int TXDRIVE_LOOPBACK_PD;
	int TXGEARBOX_USE;
	int TXOUTCLK_CTRL;
	int TXOUTCLK_DLY;
	int TXPLL_COM_CFG;
	int TXPLL_CP_CFG;
	int TXPLL_DIVSEL45_FB;
	int TXPLL_DIVSEL_FB;
	int TXPLL_DIVSEL_OUT;
	int TXPLL_DIVSEL_REF;
	int TXPLL_LKDET_CFG;
	int TXPLL_SATA;
	int TX_BUFFER_USE;
	int TX_BYTECLK_CFG;
	int TX_CLK25_DIVIDER;
	int TX_CLK_SOURCE;
	int TX_DATA_WIDTH;
	int TX_DEEMPH_0;
	int TX_DEEMPH_1;
	int TX_DETECT_RX_CFG;
	int TX_DLYALIGN_CTRINC;
	int TX_DLYALIGN_LPFINC;
	int TX_DLYALIGN_MONSEL;
	int TX_DLYALIGN_OVRDSETTING;
	int TX_DRIVE_MODE;
	int TX_EN_RATE_RESET_BUF;
	int TX_IDLE_ASSERT_DELAY;
	int TX_IDLE_DEASSERT_DELAY;
	int TX_MARGIN_FULL_0;
	int TX_MARGIN_FULL_1;
	int TX_MARGIN_FULL_2;
	int TX_MARGIN_FULL_3;
	int TX_MARGIN_FULL_4;
	int TX_MARGIN_LOW_0;
	int TX_MARGIN_LOW_1;
	int TX_MARGIN_LOW_2;
	int TX_MARGIN_LOW_3;
	int TX_MARGIN_LOW_4;
	int TX_OVERSAMPLE_MODE;
	int TX_PMADATA_OPT;
	int TX_TDCC_CFG;
	int TX_USRCLK_CFG;
	int TX_XCLK_SEL;
	//Verilog Ports in definition order:
	NetFlow* COMFINISH; // OUTPUT
	NetFlow* COMINITDET; // OUTPUT
	NetFlow* COMSASDET; // OUTPUT
	NetFlow* COMWAKEDET; // OUTPUT
	NetFlow* DFECLKDLYADJMON; // OUTPUT
	NetFlow* DFEEYEDACMON; // OUTPUT
	NetFlow* DFESENSCAL; // OUTPUT
	NetFlow* DFETAP1MONITOR; // OUTPUT
	NetFlow* DFETAP2MONITOR; // OUTPUT
	NetFlow* DFETAP3MONITOR; // OUTPUT
	NetFlow* DFETAP4MONITOR; // OUTPUT
	NetFlow* DRDY; // OUTPUT
	NetFlow* DRPDO; // OUTPUT
	NetFlow* MGTREFCLKFAB; // OUTPUT
	NetFlow* PHYSTATUS; // OUTPUT
	NetFlow* RXBUFSTATUS; // OUTPUT
	NetFlow* RXBYTEISALIGNED; // OUTPUT
	NetFlow* RXBYTEREALIGN; // OUTPUT
	NetFlow* RXCHANBONDSEQ; // OUTPUT
	NetFlow* RXCHANISALIGNED; // OUTPUT
	NetFlow* RXCHANREALIGN; // OUTPUT
	NetFlow* RXCHARISCOMMA; // OUTPUT
	NetFlow* RXCHARISK; // OUTPUT
	NetFlow* RXCHBONDO; // OUTPUT
	NetFlow* RXCLKCORCNT; // OUTPUT
	NetFlow* RXCOMMADET; // OUTPUT
	NetFlow* RXDATA; // OUTPUT
	NetFlow* RXDATAVALID; // OUTPUT
	NetFlow* RXDISPERR; // OUTPUT
	NetFlow* RXDLYALIGNMONITOR; // OUTPUT
	NetFlow* RXELECIDLE; // OUTPUT
	NetFlow* RXHEADER; // OUTPUT
	NetFlow* RXHEADERVALID; // OUTPUT
	NetFlow* RXLOSSOFSYNC; // OUTPUT
	NetFlow* RXNOTINTABLE; // OUTPUT
	NetFlow* RXOVERSAMPLEERR; // OUTPUT
	NetFlow* RXPLLLKDET; // OUTPUT
	NetFlow* RXPRBSERR; // OUTPUT
	NetFlow* RXRATEDONE; // OUTPUT
	NetFlow* RXRECCLK; // OUTPUT
	NetFlow* RXRECCLKPCS; // OUTPUT
	NetFlow* RXRESETDONE; // OUTPUT
	NetFlow* RXRUNDISP; // OUTPUT
	NetFlow* RXSTARTOFSEQ; // OUTPUT
	NetFlow* RXSTATUS; // OUTPUT
	NetFlow* RXVALID; // OUTPUT
	NetFlow* TSTOUT; // OUTPUT
	NetFlow* TXBUFSTATUS; // OUTPUT
	NetFlow* TXDLYALIGNMONITOR; // OUTPUT
	NetFlow* TXGEARBOXREADY; // OUTPUT
	NetFlow* TXKERR; // OUTPUT
	NetFlow* TXN; // OUTPUT
	NetFlow* TXOUTCLK; // OUTPUT
	NetFlow* TXOUTCLKPCS; // OUTPUT
	NetFlow* TXP; // OUTPUT
	NetFlow* TXPLLLKDET; // OUTPUT
	NetFlow* TXRATEDONE; // OUTPUT
	NetFlow* TXRESETDONE; // OUTPUT
	NetFlow* TXRUNDISP; // OUTPUT
	NetFlow* DADDR; // INPUT
	NetFlow* DCLK; // INPUT
	NetFlow* DEN; // INPUT
	NetFlow* DFECLKDLYADJ; // INPUT
	NetFlow* DFEDLYOVRD; // INPUT
	NetFlow* DFETAP1; // INPUT
	NetFlow* DFETAP2; // INPUT
	NetFlow* DFETAP3; // INPUT
	NetFlow* DFETAP4; // INPUT
	NetFlow* DFETAPOVRD; // INPUT
	NetFlow* DI; // INPUT
	NetFlow* DWE; // INPUT
	NetFlow* GATERXELECIDLE; // INPUT
	NetFlow* GREFCLKRX; // INPUT
	NetFlow* GREFCLKTX; // INPUT
	NetFlow* GTXRXRESET; // INPUT
	NetFlow* GTXTEST; // INPUT
	NetFlow* GTXTXRESET; // INPUT
	NetFlow* IGNORESIGDET; // INPUT
	NetFlow* LOOPBACK; // INPUT
	NetFlow* MGTREFCLKRX; // INPUT
	NetFlow* MGTREFCLKTX; // INPUT
	NetFlow* NORTHREFCLKRX; // INPUT
	NetFlow* NORTHREFCLKTX; // INPUT
	NetFlow* PERFCLKRX; // INPUT
	NetFlow* PERFCLKTX; // INPUT
	NetFlow* PLLRXRESET; // INPUT
	NetFlow* PLLTXRESET; // INPUT
	NetFlow* PRBSCNTRESET; // INPUT
	NetFlow* RXBUFRESET; // INPUT
	NetFlow* RXCDRRESET; // INPUT
	NetFlow* RXCHBONDI; // INPUT
	NetFlow* RXCHBONDLEVEL; // INPUT
	NetFlow* RXCHBONDMASTER; // INPUT
	NetFlow* RXCHBONDSLAVE; // INPUT
	NetFlow* RXCOMMADETUSE; // INPUT
	NetFlow* RXDEC8B10BUSE; // INPUT
	NetFlow* RXDLYALIGNDISABLE; // INPUT
	NetFlow* RXDLYALIGNMONENB; // INPUT
	NetFlow* RXDLYALIGNOVERRIDE; // INPUT
	NetFlow* RXDLYALIGNRESET; // INPUT
	NetFlow* RXDLYALIGNSWPPRECURB; // INPUT
	NetFlow* RXDLYALIGNUPDSW; // INPUT
	NetFlow* RXENCHANSYNC; // INPUT
	NetFlow* RXENMCOMMAALIGN; // INPUT
	NetFlow* RXENPCOMMAALIGN; // INPUT
	NetFlow* RXENPMAPHASEALIGN; // INPUT
	NetFlow* RXENPRBSTST; // INPUT
	NetFlow* RXENSAMPLEALIGN; // INPUT
	NetFlow* RXEQMIX; // INPUT
	NetFlow* RXGEARBOXSLIP; // INPUT
	NetFlow* RXN; // INPUT
	NetFlow* RXP; // INPUT
	NetFlow* RXPLLLKDETEN; // INPUT
	NetFlow* RXPLLPOWERDOWN; // INPUT
	NetFlow* RXPLLREFSELDY; // INPUT
	NetFlow* RXPMASETPHASE; // INPUT
	NetFlow* RXPOLARITY; // INPUT
	NetFlow* RXPOWERDOWN; // INPUT
	NetFlow* RXRATE; // INPUT
	NetFlow* RXRESET; // INPUT
	NetFlow* RXSLIDE; // INPUT
	NetFlow* RXUSRCLK; // INPUT
	NetFlow* RXUSRCLK2; // INPUT
	NetFlow* SOUTHREFCLKRX; // INPUT
	NetFlow* SOUTHREFCLKTX; // INPUT
	NetFlow* TSTCLK0; // INPUT
	NetFlow* TSTCLK1; // INPUT
	NetFlow* TSTIN; // INPUT
	NetFlow* TXBUFDIFFCTRL; // INPUT
	NetFlow* TXBYPASS8B10B; // INPUT
	NetFlow* TXCHARDISPMODE; // INPUT
	NetFlow* TXCHARDISPVAL; // INPUT
	NetFlow* TXCHARISK; // INPUT
	NetFlow* TXCOMINIT; // INPUT
	NetFlow* TXCOMSAS; // INPUT
	NetFlow* TXCOMWAKE; // INPUT
	NetFlow* TXDATA; // INPUT
	NetFlow* TXDEEMPH; // INPUT
	NetFlow* TXDETECTRX; // INPUT
	NetFlow* TXDIFFCTRL; // INPUT
	NetFlow* TXDLYALIGNDISABLE; // INPUT
	NetFlow* TXDLYALIGNMONENB; // INPUT
	NetFlow* TXDLYALIGNOVERRIDE; // INPUT
	NetFlow* TXDLYALIGNRESET; // INPUT
	NetFlow* TXDLYALIGNUPDSW; // INPUT
	NetFlow* TXELECIDLE; // INPUT
	NetFlow* TXENC8B10BUSE; // INPUT
	NetFlow* TXENPMAPHASEALIGN; // INPUT
	NetFlow* TXENPRBSTST; // INPUT
	NetFlow* TXHEADER; // INPUT
	NetFlow* TXINHIBIT; // INPUT
	NetFlow* TXMARGIN; // INPUT
	NetFlow* TXPDOWNASYNCH; // INPUT
	NetFlow* TXPLLLKDETEN; // INPUT
	NetFlow* TXPLLPOWERDOWN; // INPUT
	NetFlow* TXPLLREFSELDY; // INPUT
	NetFlow* TXPMASETPHASE; // INPUT
	NetFlow* TXPOLARITY; // INPUT
	NetFlow* TXPOSTEMPHASIS; // INPUT
	NetFlow* TXPOWERDOWN; // INPUT
	NetFlow* TXPRBSFORCEERR; // INPUT
	NetFlow* TXPREEMPHASIS; // INPUT
	NetFlow* TXRATE; // INPUT
	NetFlow* TXRESET; // INPUT
	NetFlow* TXSEQUENCE; // INPUT
	NetFlow* TXSTARTSEQ; // INPUT
	NetFlow* TXSWING; // INPUT
	NetFlow* TXUSRCLK; // INPUT
	NetFlow* TXUSRCLK2; // INPUT
	NetFlow* USRCODEERR; // INPUT
	
	prim_class_X_GTXE1(
		//Verilog Parameters:
		int LOC, // Default: "UNPLACED"
		int AC_CAP_DIS, // Default: "TRUE"
		int ALIGN_COMMA_WORD, // Default: 1
		int BGTEST_CFG, // Default: 2'b00
		int BIAS_CFG, // Default: 17'h00000
		int CDR_PH_ADJ_TIME, // Default: 5'b10100
		int CHAN_BOND_1_MAX_SKEW, // Default: 7
		int CHAN_BOND_2_MAX_SKEW, // Default: 1
		int CHAN_BOND_KEEP_ALIGN, // Default: "FALSE"
		int CHAN_BOND_SEQ_1_1, // Default: 10'b0101111100
		int CHAN_BOND_SEQ_1_2, // Default: 10'b0001001010
		int CHAN_BOND_SEQ_1_3, // Default: 10'b0001001010
		int CHAN_BOND_SEQ_1_4, // Default: 10'b0110111100
		int CHAN_BOND_SEQ_1_ENABLE, // Default: 4'b1111
		int CHAN_BOND_SEQ_2_1, // Default: 10'b0100111100
		int CHAN_BOND_SEQ_2_2, // Default: 10'b0100111100
		int CHAN_BOND_SEQ_2_3, // Default: 10'b0110111100
		int CHAN_BOND_SEQ_2_4, // Default: 10'b0100111100
		int CHAN_BOND_SEQ_2_CFG, // Default: 5'b00000
		int CHAN_BOND_SEQ_2_ENABLE, // Default: 4'b1111
		int CHAN_BOND_SEQ_2_USE, // Default: "FALSE"
		int CHAN_BOND_SEQ_LEN, // Default: 1
		int CLK_CORRECT_USE, // Default: "TRUE"
		int CLK_COR_ADJ_LEN, // Default: 1
		int CLK_COR_DET_LEN, // Default: 1
		int CLK_COR_INSERT_IDLE_FLAG, // Default: "FALSE"
		int CLK_COR_KEEP_IDLE, // Default: "FALSE"
		int CLK_COR_MAX_LAT, // Default: 20
		int CLK_COR_MIN_LAT, // Default: 18
		int CLK_COR_PRECEDENCE, // Default: "TRUE"
		int CLK_COR_REPEAT_WAIT, // Default: 0
		int CLK_COR_SEQ_1_1, // Default: 10'b0100011100
		int CLK_COR_SEQ_1_2, // Default: 10'b0000000000
		int CLK_COR_SEQ_1_3, // Default: 10'b0000000000
		int CLK_COR_SEQ_1_4, // Default: 10'b0000000000
		int CLK_COR_SEQ_1_ENABLE, // Default: 4'b1111
		int CLK_COR_SEQ_2_1, // Default: 10'b0000000000
		int CLK_COR_SEQ_2_2, // Default: 10'b0000000000
		int CLK_COR_SEQ_2_3, // Default: 10'b0000000000
		int CLK_COR_SEQ_2_4, // Default: 10'b0000000000
		int CLK_COR_SEQ_2_ENABLE, // Default: 4'b1111
		int CLK_COR_SEQ_2_USE, // Default: "FALSE"
		int CM_TRIM, // Default: 2'b01
		int COMMA_10B_ENABLE, // Default: 10'b1111111111
		int COMMA_DOUBLE, // Default: "FALSE"
		int COM_BURST_VAL, // Default: 4'b1111
		int DEC_MCOMMA_DETECT, // Default: "TRUE"
		int DEC_PCOMMA_DETECT, // Default: "TRUE"
		int DEC_VALID_COMMA_ONLY, // Default: "TRUE"
		int DFE_CAL_TIME, // Default: 5'b01100
		int DFE_CFG, // Default: 8'b00011011
		int GEARBOX_ENDEC, // Default: 3'b000
		int GEN_RXUSRCLK, // Default: "TRUE"
		int GEN_TXUSRCLK, // Default: "TRUE"
		int GTX_CFG_PWRUP, // Default: "TRUE"
		int MCOMMA_10B_VALUE, // Default: 10'b1010000011
		int MCOMMA_DETECT, // Default: "TRUE"
		int OOBDETECT_THRESHOLD, // Default: 3'b011
		int PCI_EXPRESS_MODE, // Default: "FALSE"
		int PCOMMA_10B_VALUE, // Default: 10'b0101111100
		int PCOMMA_DETECT, // Default: "TRUE"
		int PMA_CAS_CLK_EN, // Default: "FALSE"
		int PMA_CDR_SCAN, // Default: 27'h640404C
		int PMA_CFG, // Default: 76'h0040000040000000003
		int PMA_RXSYNC_CFG, // Default: 7'h00
		int PMA_RX_CFG, // Default: 25'h05CE048
		int PMA_TX_CFG, // Default: 20'h00082
		int POWER_SAVE, // Default: 10'b0000110100
		int RCV_TERM_GND, // Default: "FALSE"
		int RCV_TERM_VTTRX, // Default: "TRUE"
		int RXGEARBOX_USE, // Default: "FALSE"
		int RXPLL_COM_CFG, // Default: 24'h21680A
		int RXPLL_CP_CFG, // Default: 8'h00
		int RXPLL_DIVSEL45_FB, // Default: 5
		int RXPLL_DIVSEL_FB, // Default: 2
		int RXPLL_DIVSEL_OUT, // Default: 1
		int RXPLL_DIVSEL_REF, // Default: 1
		int RXPLL_LKDET_CFG, // Default: 3'b111
		int RXPRBSERR_LOOPBACK, // Default: 1'b0
		int RXRECCLK_CTRL, // Default: "RXRECCLKPCS"
		int RXRECCLK_DLY, // Default: 10'b0000000000
		int RXUSRCLK_DLY, // Default: 16'h0000
		int RX_BUFFER_USE, // Default: "TRUE"
		int RX_CLK25_DIVIDER, // Default: 6
		int RX_DATA_WIDTH, // Default: 20
		int RX_DECODE_SEQ_MATCH, // Default: "TRUE"
		int RX_DLYALIGN_CTRINC, // Default: 4'b0100
		int RX_DLYALIGN_EDGESET, // Default: 5'b00110
		int RX_DLYALIGN_LPFINC, // Default: 4'b0111
		int RX_DLYALIGN_MONSEL, // Default: 3'b000
		int RX_DLYALIGN_OVRDSETTING, // Default: 8'b00000000
		int RX_EN_IDLE_HOLD_CDR, // Default: "FALSE"
		int RX_EN_IDLE_HOLD_DFE, // Default: "TRUE"
		int RX_EN_IDLE_RESET_BUF, // Default: "TRUE"
		int RX_EN_IDLE_RESET_FR, // Default: "TRUE"
		int RX_EN_IDLE_RESET_PH, // Default: "TRUE"
		int RX_EN_MODE_RESET_BUF, // Default: "TRUE"
		int RX_EN_RATE_RESET_BUF, // Default: "TRUE"
		int RX_EN_REALIGN_RESET_BUF, // Default: "FALSE"
		int RX_EN_REALIGN_RESET_BUF2, // Default: "FALSE"
		int RX_EYE_OFFSET, // Default: 8'h4C
		int RX_EYE_SCANMODE, // Default: 2'b00
		int RX_FIFO_ADDR_MODE, // Default: "FULL"
		int RX_IDLE_HI_CNT, // Default: 4'b1000
		int RX_IDLE_LO_CNT, // Default: 4'b0000
		int RX_LOSS_OF_SYNC_FSM, // Default: "FALSE"
		int RX_LOS_INVALID_INCR, // Default: 1
		int RX_LOS_THRESHOLD, // Default: 4
		int RX_OVERSAMPLE_MODE, // Default: "FALSE"
		int RX_SLIDE_AUTO_WAIT, // Default: 5
		int RX_SLIDE_MODE, // Default: "OFF"
		int RX_XCLK_SEL, // Default: "RXREC"
		int SAS_MAX_COMSAS, // Default: 52
		int SAS_MIN_COMSAS, // Default: 40
		int SATA_BURST_VAL, // Default: 3'b100
		int SATA_IDLE_VAL, // Default: 3'b100
		int SATA_MAX_BURST, // Default: 7
		int SATA_MAX_INIT, // Default: 22
		int SATA_MAX_WAKE, // Default: 7
		int SATA_MIN_BURST, // Default: 4
		int SATA_MIN_INIT, // Default: 12
		int SATA_MIN_WAKE, // Default: 4
		int SHOW_REALIGN_COMMA, // Default: "TRUE"
		int SIM_GTXRESET_SPEEDUP, // Default: 1
		int SIM_RECEIVER_DETECT_PASS, // Default: "TRUE"
		int SIM_RXREFCLK_SOURCE, // Default: 3'b000
		int SIM_TXREFCLK_SOURCE, // Default: 3'b000
		int SIM_TX_ELEC_IDLE_LEVEL, // Default: "X"
		int SIM_VERSION, // Default: "2.0"
		int TERMINATION_CTRL, // Default: 5'b10100
		int TERMINATION_OVRD, // Default: "FALSE"
		int TRANS_TIME_FROM_P2, // Default: 12'h03C
		int TRANS_TIME_NON_P2, // Default: 8'h19
		int TRANS_TIME_RATE, // Default: 8'h0E
		int TRANS_TIME_TO_P2, // Default: 10'h064
		int TST_ATTR, // Default: 32'h00000000
		int TXDRIVE_LOOPBACK_HIZ, // Default: "FALSE"
		int TXDRIVE_LOOPBACK_PD, // Default: "FALSE"
		int TXGEARBOX_USE, // Default: "FALSE"
		int TXOUTCLK_CTRL, // Default: "TXOUTCLKPCS"
		int TXOUTCLK_DLY, // Default: 10'b0000000000
		int TXPLL_COM_CFG, // Default: 24'h21680A
		int TXPLL_CP_CFG, // Default: 8'h00
		int TXPLL_DIVSEL45_FB, // Default: 5
		int TXPLL_DIVSEL_FB, // Default: 2
		int TXPLL_DIVSEL_OUT, // Default: 1
		int TXPLL_DIVSEL_REF, // Default: 1
		int TXPLL_LKDET_CFG, // Default: 3'b111
		int TXPLL_SATA, // Default: 2'b00
		int TX_BUFFER_USE, // Default: "TRUE"
		int TX_BYTECLK_CFG, // Default: 6'h00
		int TX_CLK25_DIVIDER, // Default: 6
		int TX_CLK_SOURCE, // Default: "RXPLL"
		int TX_DATA_WIDTH, // Default: 20
		int TX_DEEMPH_0, // Default: 5'b11010
		int TX_DEEMPH_1, // Default: 5'b10000
		int TX_DETECT_RX_CFG, // Default: 14'h1832
		int TX_DLYALIGN_CTRINC, // Default: 4'b0100
		int TX_DLYALIGN_LPFINC, // Default: 4'b0110
		int TX_DLYALIGN_MONSEL, // Default: 3'b000
		int TX_DLYALIGN_OVRDSETTING, // Default: 8'b10000000
		int TX_DRIVE_MODE, // Default: "DIRECT"
		int TX_EN_RATE_RESET_BUF, // Default: "TRUE"
		int TX_IDLE_ASSERT_DELAY, // Default: 3'b100
		int TX_IDLE_DEASSERT_DELAY, // Default: 3'b010
		int TX_MARGIN_FULL_0, // Default: 7'b1001110
		int TX_MARGIN_FULL_1, // Default: 7'b1001001
		int TX_MARGIN_FULL_2, // Default: 7'b1000101
		int TX_MARGIN_FULL_3, // Default: 7'b1000010
		int TX_MARGIN_FULL_4, // Default: 7'b1000000
		int TX_MARGIN_LOW_0, // Default: 7'b1000110
		int TX_MARGIN_LOW_1, // Default: 7'b1000100
		int TX_MARGIN_LOW_2, // Default: 7'b1000010
		int TX_MARGIN_LOW_3, // Default: 7'b1000000
		int TX_MARGIN_LOW_4, // Default: 7'b1000000
		int TX_OVERSAMPLE_MODE, // Default: "FALSE"
		int TX_PMADATA_OPT, // Default: 1'b0
		int TX_TDCC_CFG, // Default: 2'b11
		int TX_USRCLK_CFG, // Default: 6'h00
		int TX_XCLK_SEL, // Default: "TXUSR"
		//Verilog Ports in definition order:
		NetFlow* COMFINISH, // OUTPUT
		NetFlow* COMINITDET, // OUTPUT
		NetFlow* COMSASDET, // OUTPUT
		NetFlow* COMWAKEDET, // OUTPUT
		NetFlow* DFECLKDLYADJMON, // OUTPUT
		NetFlow* DFEEYEDACMON, // OUTPUT
		NetFlow* DFESENSCAL, // OUTPUT
		NetFlow* DFETAP1MONITOR, // OUTPUT
		NetFlow* DFETAP2MONITOR, // OUTPUT
		NetFlow* DFETAP3MONITOR, // OUTPUT
		NetFlow* DFETAP4MONITOR, // OUTPUT
		NetFlow* DRDY, // OUTPUT
		NetFlow* DRPDO, // OUTPUT
		NetFlow* MGTREFCLKFAB, // OUTPUT
		NetFlow* PHYSTATUS, // OUTPUT
		NetFlow* RXBUFSTATUS, // OUTPUT
		NetFlow* RXBYTEISALIGNED, // OUTPUT
		NetFlow* RXBYTEREALIGN, // OUTPUT
		NetFlow* RXCHANBONDSEQ, // OUTPUT
		NetFlow* RXCHANISALIGNED, // OUTPUT
		NetFlow* RXCHANREALIGN, // OUTPUT
		NetFlow* RXCHARISCOMMA, // OUTPUT
		NetFlow* RXCHARISK, // OUTPUT
		NetFlow* RXCHBONDO, // OUTPUT
		NetFlow* RXCLKCORCNT, // OUTPUT
		NetFlow* RXCOMMADET, // OUTPUT
		NetFlow* RXDATA, // OUTPUT
		NetFlow* RXDATAVALID, // OUTPUT
		NetFlow* RXDISPERR, // OUTPUT
		NetFlow* RXDLYALIGNMONITOR, // OUTPUT
		NetFlow* RXELECIDLE, // OUTPUT
		NetFlow* RXHEADER, // OUTPUT
		NetFlow* RXHEADERVALID, // OUTPUT
		NetFlow* RXLOSSOFSYNC, // OUTPUT
		NetFlow* RXNOTINTABLE, // OUTPUT
		NetFlow* RXOVERSAMPLEERR, // OUTPUT
		NetFlow* RXPLLLKDET, // OUTPUT
		NetFlow* RXPRBSERR, // OUTPUT
		NetFlow* RXRATEDONE, // OUTPUT
		NetFlow* RXRECCLK, // OUTPUT
		NetFlow* RXRECCLKPCS, // OUTPUT
		NetFlow* RXRESETDONE, // OUTPUT
		NetFlow* RXRUNDISP, // OUTPUT
		NetFlow* RXSTARTOFSEQ, // OUTPUT
		NetFlow* RXSTATUS, // OUTPUT
		NetFlow* RXVALID, // OUTPUT
		NetFlow* TSTOUT, // OUTPUT
		NetFlow* TXBUFSTATUS, // OUTPUT
		NetFlow* TXDLYALIGNMONITOR, // OUTPUT
		NetFlow* TXGEARBOXREADY, // OUTPUT
		NetFlow* TXKERR, // OUTPUT
		NetFlow* TXN, // OUTPUT
		NetFlow* TXOUTCLK, // OUTPUT
		NetFlow* TXOUTCLKPCS, // OUTPUT
		NetFlow* TXP, // OUTPUT
		NetFlow* TXPLLLKDET, // OUTPUT
		NetFlow* TXRATEDONE, // OUTPUT
		NetFlow* TXRESETDONE, // OUTPUT
		NetFlow* TXRUNDISP, // OUTPUT
		NetFlow* DADDR, // INPUT
		NetFlow* DCLK, // INPUT
		NetFlow* DEN, // INPUT
		NetFlow* DFECLKDLYADJ, // INPUT
		NetFlow* DFEDLYOVRD, // INPUT
		NetFlow* DFETAP1, // INPUT
		NetFlow* DFETAP2, // INPUT
		NetFlow* DFETAP3, // INPUT
		NetFlow* DFETAP4, // INPUT
		NetFlow* DFETAPOVRD, // INPUT
		NetFlow* DI, // INPUT
		NetFlow* DWE, // INPUT
		NetFlow* GATERXELECIDLE, // INPUT
		NetFlow* GREFCLKRX, // INPUT
		NetFlow* GREFCLKTX, // INPUT
		NetFlow* GTXRXRESET, // INPUT
		NetFlow* GTXTEST, // INPUT
		NetFlow* GTXTXRESET, // INPUT
		NetFlow* IGNORESIGDET, // INPUT
		NetFlow* LOOPBACK, // INPUT
		NetFlow* MGTREFCLKRX, // INPUT
		NetFlow* MGTREFCLKTX, // INPUT
		NetFlow* NORTHREFCLKRX, // INPUT
		NetFlow* NORTHREFCLKTX, // INPUT
		NetFlow* PERFCLKRX, // INPUT
		NetFlow* PERFCLKTX, // INPUT
		NetFlow* PLLRXRESET, // INPUT
		NetFlow* PLLTXRESET, // INPUT
		NetFlow* PRBSCNTRESET, // INPUT
		NetFlow* RXBUFRESET, // INPUT
		NetFlow* RXCDRRESET, // INPUT
		NetFlow* RXCHBONDI, // INPUT
		NetFlow* RXCHBONDLEVEL, // INPUT
		NetFlow* RXCHBONDMASTER, // INPUT
		NetFlow* RXCHBONDSLAVE, // INPUT
		NetFlow* RXCOMMADETUSE, // INPUT
		NetFlow* RXDEC8B10BUSE, // INPUT
		NetFlow* RXDLYALIGNDISABLE, // INPUT
		NetFlow* RXDLYALIGNMONENB, // INPUT
		NetFlow* RXDLYALIGNOVERRIDE, // INPUT
		NetFlow* RXDLYALIGNRESET, // INPUT
		NetFlow* RXDLYALIGNSWPPRECURB, // INPUT
		NetFlow* RXDLYALIGNUPDSW, // INPUT
		NetFlow* RXENCHANSYNC, // INPUT
		NetFlow* RXENMCOMMAALIGN, // INPUT
		NetFlow* RXENPCOMMAALIGN, // INPUT
		NetFlow* RXENPMAPHASEALIGN, // INPUT
		NetFlow* RXENPRBSTST, // INPUT
		NetFlow* RXENSAMPLEALIGN, // INPUT
		NetFlow* RXEQMIX, // INPUT
		NetFlow* RXGEARBOXSLIP, // INPUT
		NetFlow* RXN, // INPUT
		NetFlow* RXP, // INPUT
		NetFlow* RXPLLLKDETEN, // INPUT
		NetFlow* RXPLLPOWERDOWN, // INPUT
		NetFlow* RXPLLREFSELDY, // INPUT
		NetFlow* RXPMASETPHASE, // INPUT
		NetFlow* RXPOLARITY, // INPUT
		NetFlow* RXPOWERDOWN, // INPUT
		NetFlow* RXRATE, // INPUT
		NetFlow* RXRESET, // INPUT
		NetFlow* RXSLIDE, // INPUT
		NetFlow* RXUSRCLK, // INPUT
		NetFlow* RXUSRCLK2, // INPUT
		NetFlow* SOUTHREFCLKRX, // INPUT
		NetFlow* SOUTHREFCLKTX, // INPUT
		NetFlow* TSTCLK0, // INPUT
		NetFlow* TSTCLK1, // INPUT
		NetFlow* TSTIN, // INPUT
		NetFlow* TXBUFDIFFCTRL, // INPUT
		NetFlow* TXBYPASS8B10B, // INPUT
		NetFlow* TXCHARDISPMODE, // INPUT
		NetFlow* TXCHARDISPVAL, // INPUT
		NetFlow* TXCHARISK, // INPUT
		NetFlow* TXCOMINIT, // INPUT
		NetFlow* TXCOMSAS, // INPUT
		NetFlow* TXCOMWAKE, // INPUT
		NetFlow* TXDATA, // INPUT
		NetFlow* TXDEEMPH, // INPUT
		NetFlow* TXDETECTRX, // INPUT
		NetFlow* TXDIFFCTRL, // INPUT
		NetFlow* TXDLYALIGNDISABLE, // INPUT
		NetFlow* TXDLYALIGNMONENB, // INPUT
		NetFlow* TXDLYALIGNOVERRIDE, // INPUT
		NetFlow* TXDLYALIGNRESET, // INPUT
		NetFlow* TXDLYALIGNUPDSW, // INPUT
		NetFlow* TXELECIDLE, // INPUT
		NetFlow* TXENC8B10BUSE, // INPUT
		NetFlow* TXENPMAPHASEALIGN, // INPUT
		NetFlow* TXENPRBSTST, // INPUT
		NetFlow* TXHEADER, // INPUT
		NetFlow* TXINHIBIT, // INPUT
		NetFlow* TXMARGIN, // INPUT
		NetFlow* TXPDOWNASYNCH, // INPUT
		NetFlow* TXPLLLKDETEN, // INPUT
		NetFlow* TXPLLPOWERDOWN, // INPUT
		NetFlow* TXPLLREFSELDY, // INPUT
		NetFlow* TXPMASETPHASE, // INPUT
		NetFlow* TXPOLARITY, // INPUT
		NetFlow* TXPOSTEMPHASIS, // INPUT
		NetFlow* TXPOWERDOWN, // INPUT
		NetFlow* TXPRBSFORCEERR, // INPUT
		NetFlow* TXPREEMPHASIS, // INPUT
		NetFlow* TXRATE, // INPUT
		NetFlow* TXRESET, // INPUT
		NetFlow* TXSEQUENCE, // INPUT
		NetFlow* TXSTARTSEQ, // INPUT
		NetFlow* TXSWING, // INPUT
		NetFlow* TXUSRCLK, // INPUT
		NetFlow* TXUSRCLK2, // INPUT
		NetFlow* USRCODEERR // INPUT
		){
	
	// Assign parameters and ports: 
	//Verilog Parameters:
		this->LOC = LOC; // Default: "UNPLACED"
		this->AC_CAP_DIS = AC_CAP_DIS; // Default: "TRUE"
		this->ALIGN_COMMA_WORD = ALIGN_COMMA_WORD; // Default: 1
		this->BGTEST_CFG = BGTEST_CFG; // Default: 2'b00
		this->BIAS_CFG = BIAS_CFG; // Default: 17'h00000
		this->CDR_PH_ADJ_TIME = CDR_PH_ADJ_TIME; // Default: 5'b10100
		this->CHAN_BOND_1_MAX_SKEW = CHAN_BOND_1_MAX_SKEW; // Default: 7
		this->CHAN_BOND_2_MAX_SKEW = CHAN_BOND_2_MAX_SKEW; // Default: 1
		this->CHAN_BOND_KEEP_ALIGN = CHAN_BOND_KEEP_ALIGN; // Default: "FALSE"
		this->CHAN_BOND_SEQ_1_1 = CHAN_BOND_SEQ_1_1; // Default: 10'b0101111100
		this->CHAN_BOND_SEQ_1_2 = CHAN_BOND_SEQ_1_2; // Default: 10'b0001001010
		this->CHAN_BOND_SEQ_1_3 = CHAN_BOND_SEQ_1_3; // Default: 10'b0001001010
		this->CHAN_BOND_SEQ_1_4 = CHAN_BOND_SEQ_1_4; // Default: 10'b0110111100
		this->CHAN_BOND_SEQ_1_ENABLE = CHAN_BOND_SEQ_1_ENABLE; // Default: 4'b1111
		this->CHAN_BOND_SEQ_2_1 = CHAN_BOND_SEQ_2_1; // Default: 10'b0100111100
		this->CHAN_BOND_SEQ_2_2 = CHAN_BOND_SEQ_2_2; // Default: 10'b0100111100
		this->CHAN_BOND_SEQ_2_3 = CHAN_BOND_SEQ_2_3; // Default: 10'b0110111100
		this->CHAN_BOND_SEQ_2_4 = CHAN_BOND_SEQ_2_4; // Default: 10'b0100111100
		this->CHAN_BOND_SEQ_2_CFG = CHAN_BOND_SEQ_2_CFG; // Default: 5'b00000
		this->CHAN_BOND_SEQ_2_ENABLE = CHAN_BOND_SEQ_2_ENABLE; // Default: 4'b1111
		this->CHAN_BOND_SEQ_2_USE = CHAN_BOND_SEQ_2_USE; // Default: "FALSE"
		this->CHAN_BOND_SEQ_LEN = CHAN_BOND_SEQ_LEN; // Default: 1
		this->CLK_CORRECT_USE = CLK_CORRECT_USE; // Default: "TRUE"
		this->CLK_COR_ADJ_LEN = CLK_COR_ADJ_LEN; // Default: 1
		this->CLK_COR_DET_LEN = CLK_COR_DET_LEN; // Default: 1
		this->CLK_COR_INSERT_IDLE_FLAG = CLK_COR_INSERT_IDLE_FLAG; // Default: "FALSE"
		this->CLK_COR_KEEP_IDLE = CLK_COR_KEEP_IDLE; // Default: "FALSE"
		this->CLK_COR_MAX_LAT = CLK_COR_MAX_LAT; // Default: 20
		this->CLK_COR_MIN_LAT = CLK_COR_MIN_LAT; // Default: 18
		this->CLK_COR_PRECEDENCE = CLK_COR_PRECEDENCE; // Default: "TRUE"
		this->CLK_COR_REPEAT_WAIT = CLK_COR_REPEAT_WAIT; // Default: 0
		this->CLK_COR_SEQ_1_1 = CLK_COR_SEQ_1_1; // Default: 10'b0100011100
		this->CLK_COR_SEQ_1_2 = CLK_COR_SEQ_1_2; // Default: 10'b0000000000
		this->CLK_COR_SEQ_1_3 = CLK_COR_SEQ_1_3; // Default: 10'b0000000000
		this->CLK_COR_SEQ_1_4 = CLK_COR_SEQ_1_4; // Default: 10'b0000000000
		this->CLK_COR_SEQ_1_ENABLE = CLK_COR_SEQ_1_ENABLE; // Default: 4'b1111
		this->CLK_COR_SEQ_2_1 = CLK_COR_SEQ_2_1; // Default: 10'b0000000000
		this->CLK_COR_SEQ_2_2 = CLK_COR_SEQ_2_2; // Default: 10'b0000000000
		this->CLK_COR_SEQ_2_3 = CLK_COR_SEQ_2_3; // Default: 10'b0000000000
		this->CLK_COR_SEQ_2_4 = CLK_COR_SEQ_2_4; // Default: 10'b0000000000
		this->CLK_COR_SEQ_2_ENABLE = CLK_COR_SEQ_2_ENABLE; // Default: 4'b1111
		this->CLK_COR_SEQ_2_USE = CLK_COR_SEQ_2_USE; // Default: "FALSE"
		this->CM_TRIM = CM_TRIM; // Default: 2'b01
		this->COMMA_10B_ENABLE = COMMA_10B_ENABLE; // Default: 10'b1111111111
		this->COMMA_DOUBLE = COMMA_DOUBLE; // Default: "FALSE"
		this->COM_BURST_VAL = COM_BURST_VAL; // Default: 4'b1111
		this->DEC_MCOMMA_DETECT = DEC_MCOMMA_DETECT; // Default: "TRUE"
		this->DEC_PCOMMA_DETECT = DEC_PCOMMA_DETECT; // Default: "TRUE"
		this->DEC_VALID_COMMA_ONLY = DEC_VALID_COMMA_ONLY; // Default: "TRUE"
		this->DFE_CAL_TIME = DFE_CAL_TIME; // Default: 5'b01100
		this->DFE_CFG = DFE_CFG; // Default: 8'b00011011
		this->GEARBOX_ENDEC = GEARBOX_ENDEC; // Default: 3'b000
		this->GEN_RXUSRCLK = GEN_RXUSRCLK; // Default: "TRUE"
		this->GEN_TXUSRCLK = GEN_TXUSRCLK; // Default: "TRUE"
		this->GTX_CFG_PWRUP = GTX_CFG_PWRUP; // Default: "TRUE"
		this->MCOMMA_10B_VALUE = MCOMMA_10B_VALUE; // Default: 10'b1010000011
		this->MCOMMA_DETECT = MCOMMA_DETECT; // Default: "TRUE"
		this->OOBDETECT_THRESHOLD = OOBDETECT_THRESHOLD; // Default: 3'b011
		this->PCI_EXPRESS_MODE = PCI_EXPRESS_MODE; // Default: "FALSE"
		this->PCOMMA_10B_VALUE = PCOMMA_10B_VALUE; // Default: 10'b0101111100
		this->PCOMMA_DETECT = PCOMMA_DETECT; // Default: "TRUE"
		this->PMA_CAS_CLK_EN = PMA_CAS_CLK_EN; // Default: "FALSE"
		this->PMA_CDR_SCAN = PMA_CDR_SCAN; // Default: 27'h640404C
		this->PMA_CFG = PMA_CFG; // Default: 76'h0040000040000000003
		this->PMA_RXSYNC_CFG = PMA_RXSYNC_CFG; // Default: 7'h00
		this->PMA_RX_CFG = PMA_RX_CFG; // Default: 25'h05CE048
		this->PMA_TX_CFG = PMA_TX_CFG; // Default: 20'h00082
		this->POWER_SAVE = POWER_SAVE; // Default: 10'b0000110100
		this->RCV_TERM_GND = RCV_TERM_GND; // Default: "FALSE"
		this->RCV_TERM_VTTRX = RCV_TERM_VTTRX; // Default: "TRUE"
		this->RXGEARBOX_USE = RXGEARBOX_USE; // Default: "FALSE"
		this->RXPLL_COM_CFG = RXPLL_COM_CFG; // Default: 24'h21680A
		this->RXPLL_CP_CFG = RXPLL_CP_CFG; // Default: 8'h00
		this->RXPLL_DIVSEL45_FB = RXPLL_DIVSEL45_FB; // Default: 5
		this->RXPLL_DIVSEL_FB = RXPLL_DIVSEL_FB; // Default: 2
		this->RXPLL_DIVSEL_OUT = RXPLL_DIVSEL_OUT; // Default: 1
		this->RXPLL_DIVSEL_REF = RXPLL_DIVSEL_REF; // Default: 1
		this->RXPLL_LKDET_CFG = RXPLL_LKDET_CFG; // Default: 3'b111
		this->RXPRBSERR_LOOPBACK = RXPRBSERR_LOOPBACK; // Default: 1'b0
		this->RXRECCLK_CTRL = RXRECCLK_CTRL; // Default: "RXRECCLKPCS"
		this->RXRECCLK_DLY = RXRECCLK_DLY; // Default: 10'b0000000000
		this->RXUSRCLK_DLY = RXUSRCLK_DLY; // Default: 16'h0000
		this->RX_BUFFER_USE = RX_BUFFER_USE; // Default: "TRUE"
		this->RX_CLK25_DIVIDER = RX_CLK25_DIVIDER; // Default: 6
		this->RX_DATA_WIDTH = RX_DATA_WIDTH; // Default: 20
		this->RX_DECODE_SEQ_MATCH = RX_DECODE_SEQ_MATCH; // Default: "TRUE"
		this->RX_DLYALIGN_CTRINC = RX_DLYALIGN_CTRINC; // Default: 4'b0100
		this->RX_DLYALIGN_EDGESET = RX_DLYALIGN_EDGESET; // Default: 5'b00110
		this->RX_DLYALIGN_LPFINC = RX_DLYALIGN_LPFINC; // Default: 4'b0111
		this->RX_DLYALIGN_MONSEL = RX_DLYALIGN_MONSEL; // Default: 3'b000
		this->RX_DLYALIGN_OVRDSETTING = RX_DLYALIGN_OVRDSETTING; // Default: 8'b00000000
		this->RX_EN_IDLE_HOLD_CDR = RX_EN_IDLE_HOLD_CDR; // Default: "FALSE"
		this->RX_EN_IDLE_HOLD_DFE = RX_EN_IDLE_HOLD_DFE; // Default: "TRUE"
		this->RX_EN_IDLE_RESET_BUF = RX_EN_IDLE_RESET_BUF; // Default: "TRUE"
		this->RX_EN_IDLE_RESET_FR = RX_EN_IDLE_RESET_FR; // Default: "TRUE"
		this->RX_EN_IDLE_RESET_PH = RX_EN_IDLE_RESET_PH; // Default: "TRUE"
		this->RX_EN_MODE_RESET_BUF = RX_EN_MODE_RESET_BUF; // Default: "TRUE"
		this->RX_EN_RATE_RESET_BUF = RX_EN_RATE_RESET_BUF; // Default: "TRUE"
		this->RX_EN_REALIGN_RESET_BUF = RX_EN_REALIGN_RESET_BUF; // Default: "FALSE"
		this->RX_EN_REALIGN_RESET_BUF2 = RX_EN_REALIGN_RESET_BUF2; // Default: "FALSE"
		this->RX_EYE_OFFSET = RX_EYE_OFFSET; // Default: 8'h4C
		this->RX_EYE_SCANMODE = RX_EYE_SCANMODE; // Default: 2'b00
		this->RX_FIFO_ADDR_MODE = RX_FIFO_ADDR_MODE; // Default: "FULL"
		this->RX_IDLE_HI_CNT = RX_IDLE_HI_CNT; // Default: 4'b1000
		this->RX_IDLE_LO_CNT = RX_IDLE_LO_CNT; // Default: 4'b0000
		this->RX_LOSS_OF_SYNC_FSM = RX_LOSS_OF_SYNC_FSM; // Default: "FALSE"
		this->RX_LOS_INVALID_INCR = RX_LOS_INVALID_INCR; // Default: 1
		this->RX_LOS_THRESHOLD = RX_LOS_THRESHOLD; // Default: 4
		this->RX_OVERSAMPLE_MODE = RX_OVERSAMPLE_MODE; // Default: "FALSE"
		this->RX_SLIDE_AUTO_WAIT = RX_SLIDE_AUTO_WAIT; // Default: 5
		this->RX_SLIDE_MODE = RX_SLIDE_MODE; // Default: "OFF"
		this->RX_XCLK_SEL = RX_XCLK_SEL; // Default: "RXREC"
		this->SAS_MAX_COMSAS = SAS_MAX_COMSAS; // Default: 52
		this->SAS_MIN_COMSAS = SAS_MIN_COMSAS; // Default: 40
		this->SATA_BURST_VAL = SATA_BURST_VAL; // Default: 3'b100
		this->SATA_IDLE_VAL = SATA_IDLE_VAL; // Default: 3'b100
		this->SATA_MAX_BURST = SATA_MAX_BURST; // Default: 7
		this->SATA_MAX_INIT = SATA_MAX_INIT; // Default: 22
		this->SATA_MAX_WAKE = SATA_MAX_WAKE; // Default: 7
		this->SATA_MIN_BURST = SATA_MIN_BURST; // Default: 4
		this->SATA_MIN_INIT = SATA_MIN_INIT; // Default: 12
		this->SATA_MIN_WAKE = SATA_MIN_WAKE; // Default: 4
		this->SHOW_REALIGN_COMMA = SHOW_REALIGN_COMMA; // Default: "TRUE"
		this->SIM_GTXRESET_SPEEDUP = SIM_GTXRESET_SPEEDUP; // Default: 1
		this->SIM_RECEIVER_DETECT_PASS = SIM_RECEIVER_DETECT_PASS; // Default: "TRUE"
		this->SIM_RXREFCLK_SOURCE = SIM_RXREFCLK_SOURCE; // Default: 3'b000
		this->SIM_TXREFCLK_SOURCE = SIM_TXREFCLK_SOURCE; // Default: 3'b000
		this->SIM_TX_ELEC_IDLE_LEVEL = SIM_TX_ELEC_IDLE_LEVEL; // Default: "X"
		this->SIM_VERSION = SIM_VERSION; // Default: "2.0"
		this->TERMINATION_CTRL = TERMINATION_CTRL; // Default: 5'b10100
		this->TERMINATION_OVRD = TERMINATION_OVRD; // Default: "FALSE"
		this->TRANS_TIME_FROM_P2 = TRANS_TIME_FROM_P2; // Default: 12'h03C
		this->TRANS_TIME_NON_P2 = TRANS_TIME_NON_P2; // Default: 8'h19
		this->TRANS_TIME_RATE = TRANS_TIME_RATE; // Default: 8'h0E
		this->TRANS_TIME_TO_P2 = TRANS_TIME_TO_P2; // Default: 10'h064
		this->TST_ATTR = TST_ATTR; // Default: 32'h00000000
		this->TXDRIVE_LOOPBACK_HIZ = TXDRIVE_LOOPBACK_HIZ; // Default: "FALSE"
		this->TXDRIVE_LOOPBACK_PD = TXDRIVE_LOOPBACK_PD; // Default: "FALSE"
		this->TXGEARBOX_USE = TXGEARBOX_USE; // Default: "FALSE"
		this->TXOUTCLK_CTRL = TXOUTCLK_CTRL; // Default: "TXOUTCLKPCS"
		this->TXOUTCLK_DLY = TXOUTCLK_DLY; // Default: 10'b0000000000
		this->TXPLL_COM_CFG = TXPLL_COM_CFG; // Default: 24'h21680A
		this->TXPLL_CP_CFG = TXPLL_CP_CFG; // Default: 8'h00
		this->TXPLL_DIVSEL45_FB = TXPLL_DIVSEL45_FB; // Default: 5
		this->TXPLL_DIVSEL_FB = TXPLL_DIVSEL_FB; // Default: 2
		this->TXPLL_DIVSEL_OUT = TXPLL_DIVSEL_OUT; // Default: 1
		this->TXPLL_DIVSEL_REF = TXPLL_DIVSEL_REF; // Default: 1
		this->TXPLL_LKDET_CFG = TXPLL_LKDET_CFG; // Default: 3'b111
		this->TXPLL_SATA = TXPLL_SATA; // Default: 2'b00
		this->TX_BUFFER_USE = TX_BUFFER_USE; // Default: "TRUE"
		this->TX_BYTECLK_CFG = TX_BYTECLK_CFG; // Default: 6'h00
		this->TX_CLK25_DIVIDER = TX_CLK25_DIVIDER; // Default: 6
		this->TX_CLK_SOURCE = TX_CLK_SOURCE; // Default: "RXPLL"
		this->TX_DATA_WIDTH = TX_DATA_WIDTH; // Default: 20
		this->TX_DEEMPH_0 = TX_DEEMPH_0; // Default: 5'b11010
		this->TX_DEEMPH_1 = TX_DEEMPH_1; // Default: 5'b10000
		this->TX_DETECT_RX_CFG = TX_DETECT_RX_CFG; // Default: 14'h1832
		this->TX_DLYALIGN_CTRINC = TX_DLYALIGN_CTRINC; // Default: 4'b0100
		this->TX_DLYALIGN_LPFINC = TX_DLYALIGN_LPFINC; // Default: 4'b0110
		this->TX_DLYALIGN_MONSEL = TX_DLYALIGN_MONSEL; // Default: 3'b000
		this->TX_DLYALIGN_OVRDSETTING = TX_DLYALIGN_OVRDSETTING; // Default: 8'b10000000
		this->TX_DRIVE_MODE = TX_DRIVE_MODE; // Default: "DIRECT"
		this->TX_EN_RATE_RESET_BUF = TX_EN_RATE_RESET_BUF; // Default: "TRUE"
		this->TX_IDLE_ASSERT_DELAY = TX_IDLE_ASSERT_DELAY; // Default: 3'b100
		this->TX_IDLE_DEASSERT_DELAY = TX_IDLE_DEASSERT_DELAY; // Default: 3'b010
		this->TX_MARGIN_FULL_0 = TX_MARGIN_FULL_0; // Default: 7'b1001110
		this->TX_MARGIN_FULL_1 = TX_MARGIN_FULL_1; // Default: 7'b1001001
		this->TX_MARGIN_FULL_2 = TX_MARGIN_FULL_2; // Default: 7'b1000101
		this->TX_MARGIN_FULL_3 = TX_MARGIN_FULL_3; // Default: 7'b1000010
		this->TX_MARGIN_FULL_4 = TX_MARGIN_FULL_4; // Default: 7'b1000000
		this->TX_MARGIN_LOW_0 = TX_MARGIN_LOW_0; // Default: 7'b1000110
		this->TX_MARGIN_LOW_1 = TX_MARGIN_LOW_1; // Default: 7'b1000100
		this->TX_MARGIN_LOW_2 = TX_MARGIN_LOW_2; // Default: 7'b1000010
		this->TX_MARGIN_LOW_3 = TX_MARGIN_LOW_3; // Default: 7'b1000000
		this->TX_MARGIN_LOW_4 = TX_MARGIN_LOW_4; // Default: 7'b1000000
		this->TX_OVERSAMPLE_MODE = TX_OVERSAMPLE_MODE; // Default: "FALSE"
		this->TX_PMADATA_OPT = TX_PMADATA_OPT; // Default: 1'b0
		this->TX_TDCC_CFG = TX_TDCC_CFG; // Default: 2'b11
		this->TX_USRCLK_CFG = TX_USRCLK_CFG; // Default: 6'h00
		this->TX_XCLK_SEL = TX_XCLK_SEL; // Default: "TXUSR"
	//Verilog Ports in definition order:
		this->COMFINISH = COMFINISH; // OUTPUT
		this->COMINITDET = COMINITDET; // OUTPUT
		this->COMSASDET = COMSASDET; // OUTPUT
		this->COMWAKEDET = COMWAKEDET; // OUTPUT
		this->DFECLKDLYADJMON = DFECLKDLYADJMON; // OUTPUT
		this->DFEEYEDACMON = DFEEYEDACMON; // OUTPUT
		this->DFESENSCAL = DFESENSCAL; // OUTPUT
		this->DFETAP1MONITOR = DFETAP1MONITOR; // OUTPUT
		this->DFETAP2MONITOR = DFETAP2MONITOR; // OUTPUT
		this->DFETAP3MONITOR = DFETAP3MONITOR; // OUTPUT
		this->DFETAP4MONITOR = DFETAP4MONITOR; // OUTPUT
		this->DRDY = DRDY; // OUTPUT
		this->DRPDO = DRPDO; // OUTPUT
		this->MGTREFCLKFAB = MGTREFCLKFAB; // OUTPUT
		this->PHYSTATUS = PHYSTATUS; // OUTPUT
		this->RXBUFSTATUS = RXBUFSTATUS; // OUTPUT
		this->RXBYTEISALIGNED = RXBYTEISALIGNED; // OUTPUT
		this->RXBYTEREALIGN = RXBYTEREALIGN; // OUTPUT
		this->RXCHANBONDSEQ = RXCHANBONDSEQ; // OUTPUT
		this->RXCHANISALIGNED = RXCHANISALIGNED; // OUTPUT
		this->RXCHANREALIGN = RXCHANREALIGN; // OUTPUT
		this->RXCHARISCOMMA = RXCHARISCOMMA; // OUTPUT
		this->RXCHARISK = RXCHARISK; // OUTPUT
		this->RXCHBONDO = RXCHBONDO; // OUTPUT
		this->RXCLKCORCNT = RXCLKCORCNT; // OUTPUT
		this->RXCOMMADET = RXCOMMADET; // OUTPUT
		this->RXDATA = RXDATA; // OUTPUT
		this->RXDATAVALID = RXDATAVALID; // OUTPUT
		this->RXDISPERR = RXDISPERR; // OUTPUT
		this->RXDLYALIGNMONITOR = RXDLYALIGNMONITOR; // OUTPUT
		this->RXELECIDLE = RXELECIDLE; // OUTPUT
		this->RXHEADER = RXHEADER; // OUTPUT
		this->RXHEADERVALID = RXHEADERVALID; // OUTPUT
		this->RXLOSSOFSYNC = RXLOSSOFSYNC; // OUTPUT
		this->RXNOTINTABLE = RXNOTINTABLE; // OUTPUT
		this->RXOVERSAMPLEERR = RXOVERSAMPLEERR; // OUTPUT
		this->RXPLLLKDET = RXPLLLKDET; // OUTPUT
		this->RXPRBSERR = RXPRBSERR; // OUTPUT
		this->RXRATEDONE = RXRATEDONE; // OUTPUT
		this->RXRECCLK = RXRECCLK; // OUTPUT
		this->RXRECCLKPCS = RXRECCLKPCS; // OUTPUT
		this->RXRESETDONE = RXRESETDONE; // OUTPUT
		this->RXRUNDISP = RXRUNDISP; // OUTPUT
		this->RXSTARTOFSEQ = RXSTARTOFSEQ; // OUTPUT
		this->RXSTATUS = RXSTATUS; // OUTPUT
		this->RXVALID = RXVALID; // OUTPUT
		this->TSTOUT = TSTOUT; // OUTPUT
		this->TXBUFSTATUS = TXBUFSTATUS; // OUTPUT
		this->TXDLYALIGNMONITOR = TXDLYALIGNMONITOR; // OUTPUT
		this->TXGEARBOXREADY = TXGEARBOXREADY; // OUTPUT
		this->TXKERR = TXKERR; // OUTPUT
		this->TXN = TXN; // OUTPUT
		this->TXOUTCLK = TXOUTCLK; // OUTPUT
		this->TXOUTCLKPCS = TXOUTCLKPCS; // OUTPUT
		this->TXP = TXP; // OUTPUT
		this->TXPLLLKDET = TXPLLLKDET; // OUTPUT
		this->TXRATEDONE = TXRATEDONE; // OUTPUT
		this->TXRESETDONE = TXRESETDONE; // OUTPUT
		this->TXRUNDISP = TXRUNDISP; // OUTPUT
		this->DADDR = DADDR; // INPUT
		this->DCLK = DCLK; // INPUT
		this->DEN = DEN; // INPUT
		this->DFECLKDLYADJ = DFECLKDLYADJ; // INPUT
		this->DFEDLYOVRD = DFEDLYOVRD; // INPUT
		this->DFETAP1 = DFETAP1; // INPUT
		this->DFETAP2 = DFETAP2; // INPUT
		this->DFETAP3 = DFETAP3; // INPUT
		this->DFETAP4 = DFETAP4; // INPUT
		this->DFETAPOVRD = DFETAPOVRD; // INPUT
		this->DI = DI; // INPUT
		this->DWE = DWE; // INPUT
		this->GATERXELECIDLE = GATERXELECIDLE; // INPUT
		this->GREFCLKRX = GREFCLKRX; // INPUT
		this->GREFCLKTX = GREFCLKTX; // INPUT
		this->GTXRXRESET = GTXRXRESET; // INPUT
		this->GTXTEST = GTXTEST; // INPUT
		this->GTXTXRESET = GTXTXRESET; // INPUT
		this->IGNORESIGDET = IGNORESIGDET; // INPUT
		this->LOOPBACK = LOOPBACK; // INPUT
		this->MGTREFCLKRX = MGTREFCLKRX; // INPUT
		this->MGTREFCLKTX = MGTREFCLKTX; // INPUT
		this->NORTHREFCLKRX = NORTHREFCLKRX; // INPUT
		this->NORTHREFCLKTX = NORTHREFCLKTX; // INPUT
		this->PERFCLKRX = PERFCLKRX; // INPUT
		this->PERFCLKTX = PERFCLKTX; // INPUT
		this->PLLRXRESET = PLLRXRESET; // INPUT
		this->PLLTXRESET = PLLTXRESET; // INPUT
		this->PRBSCNTRESET = PRBSCNTRESET; // INPUT
		this->RXBUFRESET = RXBUFRESET; // INPUT
		this->RXCDRRESET = RXCDRRESET; // INPUT
		this->RXCHBONDI = RXCHBONDI; // INPUT
		this->RXCHBONDLEVEL = RXCHBONDLEVEL; // INPUT
		this->RXCHBONDMASTER = RXCHBONDMASTER; // INPUT
		this->RXCHBONDSLAVE = RXCHBONDSLAVE; // INPUT
		this->RXCOMMADETUSE = RXCOMMADETUSE; // INPUT
		this->RXDEC8B10BUSE = RXDEC8B10BUSE; // INPUT
		this->RXDLYALIGNDISABLE = RXDLYALIGNDISABLE; // INPUT
		this->RXDLYALIGNMONENB = RXDLYALIGNMONENB; // INPUT
		this->RXDLYALIGNOVERRIDE = RXDLYALIGNOVERRIDE; // INPUT
		this->RXDLYALIGNRESET = RXDLYALIGNRESET; // INPUT
		this->RXDLYALIGNSWPPRECURB = RXDLYALIGNSWPPRECURB; // INPUT
		this->RXDLYALIGNUPDSW = RXDLYALIGNUPDSW; // INPUT
		this->RXENCHANSYNC = RXENCHANSYNC; // INPUT
		this->RXENMCOMMAALIGN = RXENMCOMMAALIGN; // INPUT
		this->RXENPCOMMAALIGN = RXENPCOMMAALIGN; // INPUT
		this->RXENPMAPHASEALIGN = RXENPMAPHASEALIGN; // INPUT
		this->RXENPRBSTST = RXENPRBSTST; // INPUT
		this->RXENSAMPLEALIGN = RXENSAMPLEALIGN; // INPUT
		this->RXEQMIX = RXEQMIX; // INPUT
		this->RXGEARBOXSLIP = RXGEARBOXSLIP; // INPUT
		this->RXN = RXN; // INPUT
		this->RXP = RXP; // INPUT
		this->RXPLLLKDETEN = RXPLLLKDETEN; // INPUT
		this->RXPLLPOWERDOWN = RXPLLPOWERDOWN; // INPUT
		this->RXPLLREFSELDY = RXPLLREFSELDY; // INPUT
		this->RXPMASETPHASE = RXPMASETPHASE; // INPUT
		this->RXPOLARITY = RXPOLARITY; // INPUT
		this->RXPOWERDOWN = RXPOWERDOWN; // INPUT
		this->RXRATE = RXRATE; // INPUT
		this->RXRESET = RXRESET; // INPUT
		this->RXSLIDE = RXSLIDE; // INPUT
		this->RXUSRCLK = RXUSRCLK; // INPUT
		this->RXUSRCLK2 = RXUSRCLK2; // INPUT
		this->SOUTHREFCLKRX = SOUTHREFCLKRX; // INPUT
		this->SOUTHREFCLKTX = SOUTHREFCLKTX; // INPUT
		this->TSTCLK0 = TSTCLK0; // INPUT
		this->TSTCLK1 = TSTCLK1; // INPUT
		this->TSTIN = TSTIN; // INPUT
		this->TXBUFDIFFCTRL = TXBUFDIFFCTRL; // INPUT
		this->TXBYPASS8B10B = TXBYPASS8B10B; // INPUT
		this->TXCHARDISPMODE = TXCHARDISPMODE; // INPUT
		this->TXCHARDISPVAL = TXCHARDISPVAL; // INPUT
		this->TXCHARISK = TXCHARISK; // INPUT
		this->TXCOMINIT = TXCOMINIT; // INPUT
		this->TXCOMSAS = TXCOMSAS; // INPUT
		this->TXCOMWAKE = TXCOMWAKE; // INPUT
		this->TXDATA = TXDATA; // INPUT
		this->TXDEEMPH = TXDEEMPH; // INPUT
		this->TXDETECTRX = TXDETECTRX; // INPUT
		this->TXDIFFCTRL = TXDIFFCTRL; // INPUT
		this->TXDLYALIGNDISABLE = TXDLYALIGNDISABLE; // INPUT
		this->TXDLYALIGNMONENB = TXDLYALIGNMONENB; // INPUT
		this->TXDLYALIGNOVERRIDE = TXDLYALIGNOVERRIDE; // INPUT
		this->TXDLYALIGNRESET = TXDLYALIGNRESET; // INPUT
		this->TXDLYALIGNUPDSW = TXDLYALIGNUPDSW; // INPUT
		this->TXELECIDLE = TXELECIDLE; // INPUT
		this->TXENC8B10BUSE = TXENC8B10BUSE; // INPUT
		this->TXENPMAPHASEALIGN = TXENPMAPHASEALIGN; // INPUT
		this->TXENPRBSTST = TXENPRBSTST; // INPUT
		this->TXHEADER = TXHEADER; // INPUT
		this->TXINHIBIT = TXINHIBIT; // INPUT
		this->TXMARGIN = TXMARGIN; // INPUT
		this->TXPDOWNASYNCH = TXPDOWNASYNCH; // INPUT
		this->TXPLLLKDETEN = TXPLLLKDETEN; // INPUT
		this->TXPLLPOWERDOWN = TXPLLPOWERDOWN; // INPUT
		this->TXPLLREFSELDY = TXPLLREFSELDY; // INPUT
		this->TXPMASETPHASE = TXPMASETPHASE; // INPUT
		this->TXPOLARITY = TXPOLARITY; // INPUT
		this->TXPOSTEMPHASIS = TXPOSTEMPHASIS; // INPUT
		this->TXPOWERDOWN = TXPOWERDOWN; // INPUT
		this->TXPRBSFORCEERR = TXPRBSFORCEERR; // INPUT
		this->TXPREEMPHASIS = TXPREEMPHASIS; // INPUT
		this->TXRATE = TXRATE; // INPUT
		this->TXRESET = TXRESET; // INPUT
		this->TXSEQUENCE = TXSEQUENCE; // INPUT
		this->TXSTARTSEQ = TXSTARTSEQ; // INPUT
		this->TXSWING = TXSWING; // INPUT
		this->TXUSRCLK = TXUSRCLK; // INPUT
		this->TXUSRCLK2 = TXUSRCLK2; // INPUT
		this->USRCODEERR = USRCODEERR; // INPUT
	
		register_wait_on_event_nets();
	
	}
	
	void register_wait_on_event_nets(){
	// TODO
	}
	void calculate(int time){
	// TODO
	}
};


class prim_class_X_GTXE2_COMMON{
	//Verilog Parameters:
	int LOC;
	int BIAS_CFG;
	int COMMON_CFG;
	int QPLL_CFG;
	int QPLL_CLKOUT_CFG;
	int QPLL_COARSE_FREQ_OVRD;
	int QPLL_COARSE_FREQ_OVRD_EN;
	int QPLL_CP;
	int QPLL_CP_MONITOR_EN;
	int QPLL_DMONITOR_SEL;
	int QPLL_FBDIV;
	int QPLL_FBDIV_MONITOR_EN;
	int QPLL_FBDIV_RATIO;
	int QPLL_INIT_CFG;
	int QPLL_LOCK_CFG;
	int QPLL_LPF;
	int QPLL_REFCLK_DIV;
	int SIM_QPLLREFCLK_SEL;
	int SIM_RESET_SPEEDUP;
	int SIM_VERSION;
	//Verilog Ports in definition order:
	NetFlow* DRPDO; // OUTPUT
	NetFlow* DRPRDY; // OUTPUT
	NetFlow* QPLLDMONITOR; // OUTPUT
	NetFlow* QPLLFBCLKLOST; // OUTPUT
	NetFlow* QPLLLOCK; // OUTPUT
	NetFlow* QPLLOUTCLK; // OUTPUT
	NetFlow* QPLLOUTREFCLK; // OUTPUT
	NetFlow* QPLLREFCLKLOST; // OUTPUT
	NetFlow* REFCLKOUTMONITOR; // OUTPUT
	NetFlow* BGBYPASSB; // INPUT
	NetFlow* BGMONITORENB; // INPUT
	NetFlow* BGPDB; // INPUT
	NetFlow* BGRCALOVRD; // INPUT
	NetFlow* DRPADDR; // INPUT
	NetFlow* DRPCLK; // INPUT
	NetFlow* DRPDI; // INPUT
	NetFlow* DRPEN; // INPUT
	NetFlow* DRPWE; // INPUT
	NetFlow* GTGREFCLK; // INPUT
	NetFlow* GTNORTHREFCLK0; // INPUT
	NetFlow* GTNORTHREFCLK1; // INPUT
	NetFlow* GTREFCLK0; // INPUT
	NetFlow* GTREFCLK1; // INPUT
	NetFlow* GTSOUTHREFCLK0; // INPUT
	NetFlow* GTSOUTHREFCLK1; // INPUT
	NetFlow* PMARSVD; // INPUT
	NetFlow* QPLLLOCKDETCLK; // INPUT
	NetFlow* QPLLLOCKEN; // INPUT
	NetFlow* QPLLOUTRESET; // INPUT
	NetFlow* QPLLPD; // INPUT
	NetFlow* QPLLREFCLKSEL; // INPUT
	NetFlow* QPLLRESET; // INPUT
	NetFlow* QPLLRSVD1; // INPUT
	NetFlow* QPLLRSVD2; // INPUT
	NetFlow* RCALENB; // INPUT
	
	prim_class_X_GTXE2_COMMON(
		//Verilog Parameters:
		int LOC, // Default: "UNPLACED"
		int BIAS_CFG, // Default: 64'h0000040000001000
		int COMMON_CFG, // Default: 32'h00000000
		int QPLL_CFG, // Default: 27'h0680181
		int QPLL_CLKOUT_CFG, // Default: 4'b0000
		int QPLL_COARSE_FREQ_OVRD, // Default: 6'b010000
		int QPLL_COARSE_FREQ_OVRD_EN, // Default: 1'b0
		int QPLL_CP, // Default: 10'b0000011111
		int QPLL_CP_MONITOR_EN, // Default: 1'b0
		int QPLL_DMONITOR_SEL, // Default: 1'b0
		int QPLL_FBDIV, // Default: 10'b0000000000
		int QPLL_FBDIV_MONITOR_EN, // Default: 1'b0
		int QPLL_FBDIV_RATIO, // Default: 1'b0
		int QPLL_INIT_CFG, // Default: 24'h000006
		int QPLL_LOCK_CFG, // Default: 16'h21E8
		int QPLL_LPF, // Default: 4'b1111
		int QPLL_REFCLK_DIV, // Default: 2
		int SIM_QPLLREFCLK_SEL, // Default: 3'b001
		int SIM_RESET_SPEEDUP, // Default: "TRUE"
		int SIM_VERSION, // Default: "4.0"
		//Verilog Ports in definition order:
		NetFlow* DRPDO, // OUTPUT
		NetFlow* DRPRDY, // OUTPUT
		NetFlow* QPLLDMONITOR, // OUTPUT
		NetFlow* QPLLFBCLKLOST, // OUTPUT
		NetFlow* QPLLLOCK, // OUTPUT
		NetFlow* QPLLOUTCLK, // OUTPUT
		NetFlow* QPLLOUTREFCLK, // OUTPUT
		NetFlow* QPLLREFCLKLOST, // OUTPUT
		NetFlow* REFCLKOUTMONITOR, // OUTPUT
		NetFlow* BGBYPASSB, // INPUT
		NetFlow* BGMONITORENB, // INPUT
		NetFlow* BGPDB, // INPUT
		NetFlow* BGRCALOVRD, // INPUT
		NetFlow* DRPADDR, // INPUT
		NetFlow* DRPCLK, // INPUT
		NetFlow* DRPDI, // INPUT
		NetFlow* DRPEN, // INPUT
		NetFlow* DRPWE, // INPUT
		NetFlow* GTGREFCLK, // INPUT
		NetFlow* GTNORTHREFCLK0, // INPUT
		NetFlow* GTNORTHREFCLK1, // INPUT
		NetFlow* GTREFCLK0, // INPUT
		NetFlow* GTREFCLK1, // INPUT
		NetFlow* GTSOUTHREFCLK0, // INPUT
		NetFlow* GTSOUTHREFCLK1, // INPUT
		NetFlow* PMARSVD, // INPUT
		NetFlow* QPLLLOCKDETCLK, // INPUT
		NetFlow* QPLLLOCKEN, // INPUT
		NetFlow* QPLLOUTRESET, // INPUT
		NetFlow* QPLLPD, // INPUT
		NetFlow* QPLLREFCLKSEL, // INPUT
		NetFlow* QPLLRESET, // INPUT
		NetFlow* QPLLRSVD1, // INPUT
		NetFlow* QPLLRSVD2, // INPUT
		NetFlow* RCALENB // INPUT
		){
	
	// Assign parameters and ports: 
	//Verilog Parameters:
		this->LOC = LOC; // Default: "UNPLACED"
		this->BIAS_CFG = BIAS_CFG; // Default: 64'h0000040000001000
		this->COMMON_CFG = COMMON_CFG; // Default: 32'h00000000
		this->QPLL_CFG = QPLL_CFG; // Default: 27'h0680181
		this->QPLL_CLKOUT_CFG = QPLL_CLKOUT_CFG; // Default: 4'b0000
		this->QPLL_COARSE_FREQ_OVRD = QPLL_COARSE_FREQ_OVRD; // Default: 6'b010000
		this->QPLL_COARSE_FREQ_OVRD_EN = QPLL_COARSE_FREQ_OVRD_EN; // Default: 1'b0
		this->QPLL_CP = QPLL_CP; // Default: 10'b0000011111
		this->QPLL_CP_MONITOR_EN = QPLL_CP_MONITOR_EN; // Default: 1'b0
		this->QPLL_DMONITOR_SEL = QPLL_DMONITOR_SEL; // Default: 1'b0
		this->QPLL_FBDIV = QPLL_FBDIV; // Default: 10'b0000000000
		this->QPLL_FBDIV_MONITOR_EN = QPLL_FBDIV_MONITOR_EN; // Default: 1'b0
		this->QPLL_FBDIV_RATIO = QPLL_FBDIV_RATIO; // Default: 1'b0
		this->QPLL_INIT_CFG = QPLL_INIT_CFG; // Default: 24'h000006
		this->QPLL_LOCK_CFG = QPLL_LOCK_CFG; // Default: 16'h21E8
		this->QPLL_LPF = QPLL_LPF; // Default: 4'b1111
		this->QPLL_REFCLK_DIV = QPLL_REFCLK_DIV; // Default: 2
		this->SIM_QPLLREFCLK_SEL = SIM_QPLLREFCLK_SEL; // Default: 3'b001
		this->SIM_RESET_SPEEDUP = SIM_RESET_SPEEDUP; // Default: "TRUE"
		this->SIM_VERSION = SIM_VERSION; // Default: "4.0"
	//Verilog Ports in definition order:
		this->DRPDO = DRPDO; // OUTPUT
		this->DRPRDY = DRPRDY; // OUTPUT
		this->QPLLDMONITOR = QPLLDMONITOR; // OUTPUT
		this->QPLLFBCLKLOST = QPLLFBCLKLOST; // OUTPUT
		this->QPLLLOCK = QPLLLOCK; // OUTPUT
		this->QPLLOUTCLK = QPLLOUTCLK; // OUTPUT
		this->QPLLOUTREFCLK = QPLLOUTREFCLK; // OUTPUT
		this->QPLLREFCLKLOST = QPLLREFCLKLOST; // OUTPUT
		this->REFCLKOUTMONITOR = REFCLKOUTMONITOR; // OUTPUT
		this->BGBYPASSB = BGBYPASSB; // INPUT
		this->BGMONITORENB = BGMONITORENB; // INPUT
		this->BGPDB = BGPDB; // INPUT
		this->BGRCALOVRD = BGRCALOVRD; // INPUT
		this->DRPADDR = DRPADDR; // INPUT
		this->DRPCLK = DRPCLK; // INPUT
		this->DRPDI = DRPDI; // INPUT
		this->DRPEN = DRPEN; // INPUT
		this->DRPWE = DRPWE; // INPUT
		this->GTGREFCLK = GTGREFCLK; // INPUT
		this->GTNORTHREFCLK0 = GTNORTHREFCLK0; // INPUT
		this->GTNORTHREFCLK1 = GTNORTHREFCLK1; // INPUT
		this->GTREFCLK0 = GTREFCLK0; // INPUT
		this->GTREFCLK1 = GTREFCLK1; // INPUT
		this->GTSOUTHREFCLK0 = GTSOUTHREFCLK0; // INPUT
		this->GTSOUTHREFCLK1 = GTSOUTHREFCLK1; // INPUT
		this->PMARSVD = PMARSVD; // INPUT
		this->QPLLLOCKDETCLK = QPLLLOCKDETCLK; // INPUT
		this->QPLLLOCKEN = QPLLLOCKEN; // INPUT
		this->QPLLOUTRESET = QPLLOUTRESET; // INPUT
		this->QPLLPD = QPLLPD; // INPUT
		this->QPLLREFCLKSEL = QPLLREFCLKSEL; // INPUT
		this->QPLLRESET = QPLLRESET; // INPUT
		this->QPLLRSVD1 = QPLLRSVD1; // INPUT
		this->QPLLRSVD2 = QPLLRSVD2; // INPUT
		this->RCALENB = RCALENB; // INPUT
	
		register_wait_on_event_nets();
	
	}
	
	void register_wait_on_event_nets(){
	// TODO
	}
	void calculate(int time){
	// TODO
	}
};


class prim_class_X_GTXE2_CHANNEL{
	//Verilog Parameters:
	int LOC;
	int ALIGN_COMMA_DOUBLE;
	int ALIGN_COMMA_ENABLE;
	int ALIGN_COMMA_WORD;
	int ALIGN_MCOMMA_DET;
	int ALIGN_MCOMMA_VALUE;
	int ALIGN_PCOMMA_DET;
	int ALIGN_PCOMMA_VALUE;
	int CBCC_DATA_SOURCE_SEL;
	int CHAN_BOND_KEEP_ALIGN;
	int CHAN_BOND_MAX_SKEW;
	int CHAN_BOND_SEQ_1_1;
	int CHAN_BOND_SEQ_1_2;
	int CHAN_BOND_SEQ_1_3;
	int CHAN_BOND_SEQ_1_4;
	int CHAN_BOND_SEQ_1_ENABLE;
	int CHAN_BOND_SEQ_2_1;
	int CHAN_BOND_SEQ_2_2;
	int CHAN_BOND_SEQ_2_3;
	int CHAN_BOND_SEQ_2_4;
	int CHAN_BOND_SEQ_2_ENABLE;
	int CHAN_BOND_SEQ_2_USE;
	int CHAN_BOND_SEQ_LEN;
	int CLK_CORRECT_USE;
	int CLK_COR_KEEP_IDLE;
	int CLK_COR_MAX_LAT;
	int CLK_COR_MIN_LAT;
	int CLK_COR_PRECEDENCE;
	int CLK_COR_REPEAT_WAIT;
	int CLK_COR_SEQ_1_1;
	int CLK_COR_SEQ_1_2;
	int CLK_COR_SEQ_1_3;
	int CLK_COR_SEQ_1_4;
	int CLK_COR_SEQ_1_ENABLE;
	int CLK_COR_SEQ_2_1;
	int CLK_COR_SEQ_2_2;
	int CLK_COR_SEQ_2_3;
	int CLK_COR_SEQ_2_4;
	int CLK_COR_SEQ_2_ENABLE;
	int CLK_COR_SEQ_2_USE;
	int CLK_COR_SEQ_LEN;
	int CPLL_CFG;
	int CPLL_FBDIV;
	int CPLL_FBDIV_45;
	int CPLL_INIT_CFG;
	int CPLL_LOCK_CFG;
	int CPLL_REFCLK_DIV;
	int DEC_MCOMMA_DETECT;
	int DEC_PCOMMA_DETECT;
	int DEC_VALID_COMMA_ONLY;
	int DMONITOR_CFG;
	int ES_CONTROL;
	int ES_ERRDET_EN;
	int ES_EYE_SCAN_EN;
	int ES_HORZ_OFFSET;
	int ES_PMA_CFG;
	int ES_PRESCALE;
	int ES_QUALIFIER;
	int ES_QUAL_MASK;
	int ES_SDATA_MASK;
	int ES_VERT_OFFSET;
	int FTS_DESKEW_SEQ_ENABLE;
	int FTS_LANE_DESKEW_CFG;
	int FTS_LANE_DESKEW_EN;
	int GEARBOX_MODE;
	int OUTREFCLK_SEL_INV;
	int PCS_PCIE_EN;
	int PCS_RSVD_ATTR;
	int PD_TRANS_TIME_FROM_P2;
	int PD_TRANS_TIME_NONE_P2;
	int PD_TRANS_TIME_TO_P2;
	int PMA_RSV;
	int PMA_RSV2;
	int PMA_RSV3;
	int PMA_RSV4;
	int RXBUFRESET_TIME;
	int RXBUF_ADDR_MODE;
	int RXBUF_EIDLE_HI_CNT;
	int RXBUF_EIDLE_LO_CNT;
	int RXBUF_EN;
	int RXBUF_RESET_ON_CB_CHANGE;
	int RXBUF_RESET_ON_COMMAALIGN;
	int RXBUF_RESET_ON_EIDLE;
	int RXBUF_RESET_ON_RATE_CHANGE;
	int RXBUF_THRESH_OVFLW;
	int RXBUF_THRESH_OVRD;
	int RXBUF_THRESH_UNDFLW;
	int RXCDRFREQRESET_TIME;
	int RXCDRPHRESET_TIME;
	int RXCDR_CFG;
	int RXCDR_FR_RESET_ON_EIDLE;
	int RXCDR_HOLD_DURING_EIDLE;
	int RXCDR_LOCK_CFG;
	int RXCDR_PH_RESET_ON_EIDLE;
	int RXDFELPMRESET_TIME;
	int RXDLY_CFG;
	int RXDLY_LCFG;
	int RXDLY_TAP_CFG;
	int RXGEARBOX_EN;
	int RXISCANRESET_TIME;
	int RXLPM_HF_CFG;
	int RXLPM_LF_CFG;
	int RXOOB_CFG;
	int RXOUT_DIV;
	int RXPCSRESET_TIME;
	int RXPHDLY_CFG;
	int RXPH_CFG;
	int RXPH_MONITOR_SEL;
	int RXPMARESET_TIME;
	int RXPRBS_ERR_LOOPBACK;
	int RXSLIDE_AUTO_WAIT;
	int RXSLIDE_MODE;
	int RX_BIAS_CFG;
	int RX_BUFFER_CFG;
	int RX_CLK25_DIV;
	int RX_CLKMUX_PD;
	int RX_CM_SEL;
	int RX_CM_TRIM;
	int RX_DATA_WIDTH;
	int RX_DDI_SEL;
	int RX_DEBUG_CFG;
	int RX_DEFER_RESET_BUF_EN;
	int RX_DFE_GAIN_CFG;
	int RX_DFE_H2_CFG;
	int RX_DFE_H3_CFG;
	int RX_DFE_H4_CFG;
	int RX_DFE_H5_CFG;
	int RX_DFE_KL_CFG;
	int RX_DFE_KL_CFG2;
	int RX_DFE_LPM_CFG;
	int RX_DFE_LPM_HOLD_DURING_EIDLE;
	int RX_DFE_UT_CFG;
	int RX_DFE_VP_CFG;
	int RX_DFE_XYD_CFG;
	int RX_DISPERR_SEQ_MATCH;
	int RX_INT_DATAWIDTH;
	int RX_OS_CFG;
	int RX_SIG_VALID_DLY;
	int RX_XCLK_SEL;
	int SAS_MAX_COM;
	int SAS_MIN_COM;
	int SATA_BURST_SEQ_LEN;
	int SATA_BURST_VAL;
	int SATA_CPLL_CFG;
	int SATA_EIDLE_VAL;
	int SATA_MAX_BURST;
	int SATA_MAX_INIT;
	int SATA_MAX_WAKE;
	int SATA_MIN_BURST;
	int SATA_MIN_INIT;
	int SATA_MIN_WAKE;
	int SHOW_REALIGN_COMMA;
	int SIM_CPLLREFCLK_SEL;
	int SIM_RECEIVER_DETECT_PASS;
	int SIM_RESET_SPEEDUP;
	int SIM_TX_EIDLE_DRIVE_LEVEL;
	int SIM_VERSION;
	int TERM_RCAL_CFG;
	int TERM_RCAL_OVRD;
	int TRANS_TIME_RATE;
	int TST_RSV;
	int TXBUF_EN;
	int TXBUF_RESET_ON_RATE_CHANGE;
	int TXDLY_CFG;
	int TXDLY_LCFG;
	int TXDLY_TAP_CFG;
	int TXGEARBOX_EN;
	int TXOUT_DIV;
	int TXPCSRESET_TIME;
	int TXPHDLY_CFG;
	int TXPH_CFG;
	int TXPH_MONITOR_SEL;
	int TXPMARESET_TIME;
	int TX_CLK25_DIV;
	int TX_CLKMUX_PD;
	int TX_DATA_WIDTH;
	int TX_DEEMPH0;
	int TX_DEEMPH1;
	int TX_DRIVE_MODE;
	int TX_EIDLE_ASSERT_DELAY;
	int TX_EIDLE_DEASSERT_DELAY;
	int TX_INT_DATAWIDTH;
	int TX_LOOPBACK_DRIVE_HIZ;
	int TX_MAINCURSOR_SEL;
	int TX_MARGIN_FULL_0;
	int TX_MARGIN_FULL_1;
	int TX_MARGIN_FULL_2;
	int TX_MARGIN_FULL_3;
	int TX_MARGIN_FULL_4;
	int TX_MARGIN_LOW_0;
	int TX_MARGIN_LOW_1;
	int TX_MARGIN_LOW_2;
	int TX_MARGIN_LOW_3;
	int TX_MARGIN_LOW_4;
	int TX_PREDRIVER_MODE;
	int TX_QPI_STATUS_EN;
	int TX_RXDETECT_CFG;
	int TX_RXDETECT_REF;
	int TX_XCLK_SEL;
	int UCODEER_CLR;
	//Verilog Ports in definition order:
	NetFlow* CPLLFBCLKLOST; // OUTPUT
	NetFlow* CPLLLOCK; // OUTPUT
	NetFlow* CPLLREFCLKLOST; // OUTPUT
	NetFlow* DMONITOROUT; // OUTPUT
	NetFlow* DRPDO; // OUTPUT
	NetFlow* DRPRDY; // OUTPUT
	NetFlow* EYESCANDATAERROR; // OUTPUT
	NetFlow* GTREFCLKMONITOR; // OUTPUT
	NetFlow* GTXTXN; // OUTPUT
	NetFlow* GTXTXP; // OUTPUT
	NetFlow* PCSRSVDOUT; // OUTPUT
	NetFlow* PHYSTATUS; // OUTPUT
	NetFlow* RXBUFSTATUS; // OUTPUT
	NetFlow* RXBYTEISALIGNED; // OUTPUT
	NetFlow* RXBYTEREALIGN; // OUTPUT
	NetFlow* RXCDRLOCK; // OUTPUT
	NetFlow* RXCHANBONDSEQ; // OUTPUT
	NetFlow* RXCHANISALIGNED; // OUTPUT
	NetFlow* RXCHANREALIGN; // OUTPUT
	NetFlow* RXCHARISCOMMA; // OUTPUT
	NetFlow* RXCHARISK; // OUTPUT
	NetFlow* RXCHBONDO; // OUTPUT
	NetFlow* RXCLKCORCNT; // OUTPUT
	NetFlow* RXCOMINITDET; // OUTPUT
	NetFlow* RXCOMMADET; // OUTPUT
	NetFlow* RXCOMSASDET; // OUTPUT
	NetFlow* RXCOMWAKEDET; // OUTPUT
	NetFlow* RXDATA; // OUTPUT
	NetFlow* RXDATAVALID; // OUTPUT
	NetFlow* RXDISPERR; // OUTPUT
	NetFlow* RXDLYSRESETDONE; // OUTPUT
	NetFlow* RXELECIDLE; // OUTPUT
	NetFlow* RXHEADER; // OUTPUT
	NetFlow* RXHEADERVALID; // OUTPUT
	NetFlow* RXMONITOROUT; // OUTPUT
	NetFlow* RXNOTINTABLE; // OUTPUT
	NetFlow* RXOUTCLK; // OUTPUT
	NetFlow* RXOUTCLKFABRIC; // OUTPUT
	NetFlow* RXOUTCLKPCS; // OUTPUT
	NetFlow* RXPHALIGNDONE; // OUTPUT
	NetFlow* RXPHMONITOR; // OUTPUT
	NetFlow* RXPHSLIPMONITOR; // OUTPUT
	NetFlow* RXPRBSERR; // OUTPUT
	NetFlow* RXQPISENN; // OUTPUT
	NetFlow* RXQPISENP; // OUTPUT
	NetFlow* RXRATEDONE; // OUTPUT
	NetFlow* RXRESETDONE; // OUTPUT
	NetFlow* RXSTARTOFSEQ; // OUTPUT
	NetFlow* RXSTATUS; // OUTPUT
	NetFlow* RXVALID; // OUTPUT
	NetFlow* TSTOUT; // OUTPUT
	NetFlow* TXBUFSTATUS; // OUTPUT
	NetFlow* TXCOMFINISH; // OUTPUT
	NetFlow* TXDLYSRESETDONE; // OUTPUT
	NetFlow* TXGEARBOXREADY; // OUTPUT
	NetFlow* TXOUTCLK; // OUTPUT
	NetFlow* TXOUTCLKFABRIC; // OUTPUT
	NetFlow* TXOUTCLKPCS; // OUTPUT
	NetFlow* TXPHALIGNDONE; // OUTPUT
	NetFlow* TXPHINITDONE; // OUTPUT
	NetFlow* TXQPISENN; // OUTPUT
	NetFlow* TXQPISENP; // OUTPUT
	NetFlow* TXRATEDONE; // OUTPUT
	NetFlow* TXRESETDONE; // OUTPUT
	NetFlow* CFGRESET; // INPUT
	NetFlow* CLKRSVD; // INPUT
	NetFlow* CPLLLOCKDETCLK; // INPUT
	NetFlow* CPLLLOCKEN; // INPUT
	NetFlow* CPLLPD; // INPUT
	NetFlow* CPLLREFCLKSEL; // INPUT
	NetFlow* CPLLRESET; // INPUT
	NetFlow* DRPADDR; // INPUT
	NetFlow* DRPCLK; // INPUT
	NetFlow* DRPDI; // INPUT
	NetFlow* DRPEN; // INPUT
	NetFlow* DRPWE; // INPUT
	NetFlow* EYESCANMODE; // INPUT
	NetFlow* EYESCANRESET; // INPUT
	NetFlow* EYESCANTRIGGER; // INPUT
	NetFlow* GTGREFCLK; // INPUT
	NetFlow* GTNORTHREFCLK0; // INPUT
	NetFlow* GTNORTHREFCLK1; // INPUT
	NetFlow* GTREFCLK0; // INPUT
	NetFlow* GTREFCLK1; // INPUT
	NetFlow* GTRESETSEL; // INPUT
	NetFlow* GTRSVD; // INPUT
	NetFlow* GTRXRESET; // INPUT
	NetFlow* GTSOUTHREFCLK0; // INPUT
	NetFlow* GTSOUTHREFCLK1; // INPUT
	NetFlow* GTTXRESET; // INPUT
	NetFlow* GTXRXN; // INPUT
	NetFlow* GTXRXP; // INPUT
	NetFlow* LOOPBACK; // INPUT
	NetFlow* PCSRSVDIN; // INPUT
	NetFlow* PCSRSVDIN2; // INPUT
	NetFlow* PMARSVDIN; // INPUT
	NetFlow* PMARSVDIN2; // INPUT
	NetFlow* QPLLCLK; // INPUT
	NetFlow* QPLLREFCLK; // INPUT
	NetFlow* RESETOVRD; // INPUT
	NetFlow* RX8B10BEN; // INPUT
	NetFlow* RXBUFRESET; // INPUT
	NetFlow* RXCDRFREQRESET; // INPUT
	NetFlow* RXCDRHOLD; // INPUT
	NetFlow* RXCDROVRDEN; // INPUT
	NetFlow* RXCDRRESET; // INPUT
	NetFlow* RXCDRRESETRSV; // INPUT
	NetFlow* RXCHBONDEN; // INPUT
	NetFlow* RXCHBONDI; // INPUT
	NetFlow* RXCHBONDLEVEL; // INPUT
	NetFlow* RXCHBONDMASTER; // INPUT
	NetFlow* RXCHBONDSLAVE; // INPUT
	NetFlow* RXCOMMADETEN; // INPUT
	NetFlow* RXDDIEN; // INPUT
	NetFlow* RXDFEAGCHOLD; // INPUT
	NetFlow* RXDFEAGCOVRDEN; // INPUT
	NetFlow* RXDFECM1EN; // INPUT
	NetFlow* RXDFELFHOLD; // INPUT
	NetFlow* RXDFELFOVRDEN; // INPUT
	NetFlow* RXDFELPMRESET; // INPUT
	NetFlow* RXDFETAP2HOLD; // INPUT
	NetFlow* RXDFETAP2OVRDEN; // INPUT
	NetFlow* RXDFETAP3HOLD; // INPUT
	NetFlow* RXDFETAP3OVRDEN; // INPUT
	NetFlow* RXDFETAP4HOLD; // INPUT
	NetFlow* RXDFETAP4OVRDEN; // INPUT
	NetFlow* RXDFETAP5HOLD; // INPUT
	NetFlow* RXDFETAP5OVRDEN; // INPUT
	NetFlow* RXDFEUTHOLD; // INPUT
	NetFlow* RXDFEUTOVRDEN; // INPUT
	NetFlow* RXDFEVPHOLD; // INPUT
	NetFlow* RXDFEVPOVRDEN; // INPUT
	NetFlow* RXDFEVSEN; // INPUT
	NetFlow* RXDFEXYDEN; // INPUT
	NetFlow* RXDFEXYDHOLD; // INPUT
	NetFlow* RXDFEXYDOVRDEN; // INPUT
	NetFlow* RXDLYBYPASS; // INPUT
	NetFlow* RXDLYEN; // INPUT
	NetFlow* RXDLYOVRDEN; // INPUT
	NetFlow* RXDLYSRESET; // INPUT
	NetFlow* RXELECIDLEMODE; // INPUT
	NetFlow* RXGEARBOXSLIP; // INPUT
	NetFlow* RXLPMEN; // INPUT
	NetFlow* RXLPMHFHOLD; // INPUT
	NetFlow* RXLPMHFOVRDEN; // INPUT
	NetFlow* RXLPMLFHOLD; // INPUT
	NetFlow* RXLPMLFKLOVRDEN; // INPUT
	NetFlow* RXMCOMMAALIGNEN; // INPUT
	NetFlow* RXMONITORSEL; // INPUT
	NetFlow* RXOOBRESET; // INPUT
	NetFlow* RXOSHOLD; // INPUT
	NetFlow* RXOSOVRDEN; // INPUT
	NetFlow* RXOUTCLKSEL; // INPUT
	NetFlow* RXPCOMMAALIGNEN; // INPUT
	NetFlow* RXPCSRESET; // INPUT
	NetFlow* RXPD; // INPUT
	NetFlow* RXPHALIGN; // INPUT
	NetFlow* RXPHALIGNEN; // INPUT
	NetFlow* RXPHDLYPD; // INPUT
	NetFlow* RXPHDLYRESET; // INPUT
	NetFlow* RXPHOVRDEN; // INPUT
	NetFlow* RXPMARESET; // INPUT
	NetFlow* RXPOLARITY; // INPUT
	NetFlow* RXPRBSCNTRESET; // INPUT
	NetFlow* RXPRBSSEL; // INPUT
	NetFlow* RXQPIEN; // INPUT
	NetFlow* RXRATE; // INPUT
	NetFlow* RXSLIDE; // INPUT
	NetFlow* RXSYSCLKSEL; // INPUT
	NetFlow* RXUSERRDY; // INPUT
	NetFlow* RXUSRCLK; // INPUT
	NetFlow* RXUSRCLK2; // INPUT
	NetFlow* SETERRSTATUS; // INPUT
	NetFlow* TSTIN; // INPUT
	NetFlow* TX8B10BBYPASS; // INPUT
	NetFlow* TX8B10BEN; // INPUT
	NetFlow* TXBUFDIFFCTRL; // INPUT
	NetFlow* TXCHARDISPMODE; // INPUT
	NetFlow* TXCHARDISPVAL; // INPUT
	NetFlow* TXCHARISK; // INPUT
	NetFlow* TXCOMINIT; // INPUT
	NetFlow* TXCOMSAS; // INPUT
	NetFlow* TXCOMWAKE; // INPUT
	NetFlow* TXDATA; // INPUT
	NetFlow* TXDEEMPH; // INPUT
	NetFlow* TXDETECTRX; // INPUT
	NetFlow* TXDIFFCTRL; // INPUT
	NetFlow* TXDIFFPD; // INPUT
	NetFlow* TXDLYBYPASS; // INPUT
	NetFlow* TXDLYEN; // INPUT
	NetFlow* TXDLYHOLD; // INPUT
	NetFlow* TXDLYOVRDEN; // INPUT
	NetFlow* TXDLYSRESET; // INPUT
	NetFlow* TXDLYUPDOWN; // INPUT
	NetFlow* TXELECIDLE; // INPUT
	NetFlow* TXHEADER; // INPUT
	NetFlow* TXINHIBIT; // INPUT
	NetFlow* TXMAINCURSOR; // INPUT
	NetFlow* TXMARGIN; // INPUT
	NetFlow* TXOUTCLKSEL; // INPUT
	NetFlow* TXPCSRESET; // INPUT
	NetFlow* TXPD; // INPUT
	NetFlow* TXPDELECIDLEMODE; // INPUT
	NetFlow* TXPHALIGN; // INPUT
	NetFlow* TXPHALIGNEN; // INPUT
	NetFlow* TXPHDLYPD; // INPUT
	NetFlow* TXPHDLYRESET; // INPUT
	NetFlow* TXPHDLYTSTCLK; // INPUT
	NetFlow* TXPHINIT; // INPUT
	NetFlow* TXPHOVRDEN; // INPUT
	NetFlow* TXPISOPD; // INPUT
	NetFlow* TXPMARESET; // INPUT
	NetFlow* TXPOLARITY; // INPUT
	NetFlow* TXPOSTCURSOR; // INPUT
	NetFlow* TXPOSTCURSORINV; // INPUT
	NetFlow* TXPRBSFORCEERR; // INPUT
	NetFlow* TXPRBSSEL; // INPUT
	NetFlow* TXPRECURSOR; // INPUT
	NetFlow* TXPRECURSORINV; // INPUT
	NetFlow* TXQPIBIASEN; // INPUT
	NetFlow* TXQPISTRONGPDOWN; // INPUT
	NetFlow* TXQPIWEAKPUP; // INPUT
	NetFlow* TXRATE; // INPUT
	NetFlow* TXSEQUENCE; // INPUT
	NetFlow* TXSTARTSEQ; // INPUT
	NetFlow* TXSWING; // INPUT
	NetFlow* TXSYSCLKSEL; // INPUT
	NetFlow* TXUSERRDY; // INPUT
	NetFlow* TXUSRCLK; // INPUT
	NetFlow* TXUSRCLK2; // INPUT
	
	prim_class_X_GTXE2_CHANNEL(
		//Verilog Parameters:
		int LOC, // Default: "UNPLACED"
		int ALIGN_COMMA_DOUBLE, // Default: "FALSE"
		int ALIGN_COMMA_ENABLE, // Default: 10'b0001111111
		int ALIGN_COMMA_WORD, // Default: 1
		int ALIGN_MCOMMA_DET, // Default: "TRUE"
		int ALIGN_MCOMMA_VALUE, // Default: 10'b1010000011
		int ALIGN_PCOMMA_DET, // Default: "TRUE"
		int ALIGN_PCOMMA_VALUE, // Default: 10'b0101111100
		int CBCC_DATA_SOURCE_SEL, // Default: "DECODED"
		int CHAN_BOND_KEEP_ALIGN, // Default: "FALSE"
		int CHAN_BOND_MAX_SKEW, // Default: 7
		int CHAN_BOND_SEQ_1_1, // Default: 10'b0101111100
		int CHAN_BOND_SEQ_1_2, // Default: 10'b0000000000
		int CHAN_BOND_SEQ_1_3, // Default: 10'b0000000000
		int CHAN_BOND_SEQ_1_4, // Default: 10'b0000000000
		int CHAN_BOND_SEQ_1_ENABLE, // Default: 4'b1111
		int CHAN_BOND_SEQ_2_1, // Default: 10'b0100000000
		int CHAN_BOND_SEQ_2_2, // Default: 10'b0100000000
		int CHAN_BOND_SEQ_2_3, // Default: 10'b0100000000
		int CHAN_BOND_SEQ_2_4, // Default: 10'b0100000000
		int CHAN_BOND_SEQ_2_ENABLE, // Default: 4'b1111
		int CHAN_BOND_SEQ_2_USE, // Default: "FALSE"
		int CHAN_BOND_SEQ_LEN, // Default: 1
		int CLK_CORRECT_USE, // Default: "TRUE"
		int CLK_COR_KEEP_IDLE, // Default: "FALSE"
		int CLK_COR_MAX_LAT, // Default: 20
		int CLK_COR_MIN_LAT, // Default: 18
		int CLK_COR_PRECEDENCE, // Default: "TRUE"
		int CLK_COR_REPEAT_WAIT, // Default: 0
		int CLK_COR_SEQ_1_1, // Default: 10'b0100011100
		int CLK_COR_SEQ_1_2, // Default: 10'b0000000000
		int CLK_COR_SEQ_1_3, // Default: 10'b0000000000
		int CLK_COR_SEQ_1_4, // Default: 10'b0000000000
		int CLK_COR_SEQ_1_ENABLE, // Default: 4'b1111
		int CLK_COR_SEQ_2_1, // Default: 10'b0100000000
		int CLK_COR_SEQ_2_2, // Default: 10'b0100000000
		int CLK_COR_SEQ_2_3, // Default: 10'b0100000000
		int CLK_COR_SEQ_2_4, // Default: 10'b0100000000
		int CLK_COR_SEQ_2_ENABLE, // Default: 4'b1111
		int CLK_COR_SEQ_2_USE, // Default: "FALSE"
		int CLK_COR_SEQ_LEN, // Default: 1
		int CPLL_CFG, // Default: 24'hB007D8
		int CPLL_FBDIV, // Default: 4
		int CPLL_FBDIV_45, // Default: 5
		int CPLL_INIT_CFG, // Default: 24'h00001E
		int CPLL_LOCK_CFG, // Default: 16'h01E8
		int CPLL_REFCLK_DIV, // Default: 1
		int DEC_MCOMMA_DETECT, // Default: "TRUE"
		int DEC_PCOMMA_DETECT, // Default: "TRUE"
		int DEC_VALID_COMMA_ONLY, // Default: "TRUE"
		int DMONITOR_CFG, // Default: 24'h000A00
		int ES_CONTROL, // Default: 6'b000000
		int ES_ERRDET_EN, // Default: "FALSE"
		int ES_EYE_SCAN_EN, // Default: "FALSE"
		int ES_HORZ_OFFSET, // Default: 12'h000
		int ES_PMA_CFG, // Default: 10'b0000000000
		int ES_PRESCALE, // Default: 5'b00000
		int ES_QUALIFIER, // Default: 80'h00000000000000000000
		int ES_QUAL_MASK, // Default: 80'h00000000000000000000
		int ES_SDATA_MASK, // Default: 80'h00000000000000000000
		int ES_VERT_OFFSET, // Default: 9'b000000000
		int FTS_DESKEW_SEQ_ENABLE, // Default: 4'b1111
		int FTS_LANE_DESKEW_CFG, // Default: 4'b1111
		int FTS_LANE_DESKEW_EN, // Default: "FALSE"
		int GEARBOX_MODE, // Default: 3'b000
		int OUTREFCLK_SEL_INV, // Default: 2'b11
		int PCS_PCIE_EN, // Default: "FALSE"
		int PCS_RSVD_ATTR, // Default: 48'h000000000000
		int PD_TRANS_TIME_FROM_P2, // Default: 12'h03C
		int PD_TRANS_TIME_NONE_P2, // Default: 8'h19
		int PD_TRANS_TIME_TO_P2, // Default: 8'h64
		int PMA_RSV, // Default: 32'h00000000
		int PMA_RSV2, // Default: 16'h2050
		int PMA_RSV3, // Default: 2'b00
		int PMA_RSV4, // Default: 32'h00000000
		int RXBUFRESET_TIME, // Default: 5'b00001
		int RXBUF_ADDR_MODE, // Default: "FULL"
		int RXBUF_EIDLE_HI_CNT, // Default: 4'b1000
		int RXBUF_EIDLE_LO_CNT, // Default: 4'b0000
		int RXBUF_EN, // Default: "TRUE"
		int RXBUF_RESET_ON_CB_CHANGE, // Default: "TRUE"
		int RXBUF_RESET_ON_COMMAALIGN, // Default: "FALSE"
		int RXBUF_RESET_ON_EIDLE, // Default: "FALSE"
		int RXBUF_RESET_ON_RATE_CHANGE, // Default: "TRUE"
		int RXBUF_THRESH_OVFLW, // Default: 61
		int RXBUF_THRESH_OVRD, // Default: "FALSE"
		int RXBUF_THRESH_UNDFLW, // Default: 4
		int RXCDRFREQRESET_TIME, // Default: 5'b00001
		int RXCDRPHRESET_TIME, // Default: 5'b00001
		int RXCDR_CFG, // Default: 72'h0B000023FF20400020
		int RXCDR_FR_RESET_ON_EIDLE, // Default: 1'b0
		int RXCDR_HOLD_DURING_EIDLE, // Default: 1'b0
		int RXCDR_LOCK_CFG, // Default: 6'b010101
		int RXCDR_PH_RESET_ON_EIDLE, // Default: 1'b0
		int RXDFELPMRESET_TIME, // Default: 7'b0001111
		int RXDLY_CFG, // Default: 16'h001F
		int RXDLY_LCFG, // Default: 9'h030
		int RXDLY_TAP_CFG, // Default: 16'h0000
		int RXGEARBOX_EN, // Default: "FALSE"
		int RXISCANRESET_TIME, // Default: 5'b00001
		int RXLPM_HF_CFG, // Default: 14'b00000011110000
		int RXLPM_LF_CFG, // Default: 14'b00000011110000
		int RXOOB_CFG, // Default: 7'b0000110
		int RXOUT_DIV, // Default: 2
		int RXPCSRESET_TIME, // Default: 5'b00001
		int RXPHDLY_CFG, // Default: 24'h084020
		int RXPH_CFG, // Default: 24'h000000
		int RXPH_MONITOR_SEL, // Default: 5'b00000
		int RXPMARESET_TIME, // Default: 5'b00011
		int RXPRBS_ERR_LOOPBACK, // Default: 1'b0
		int RXSLIDE_AUTO_WAIT, // Default: 7
		int RXSLIDE_MODE, // Default: "OFF"
		int RX_BIAS_CFG, // Default: 12'b000000000000
		int RX_BUFFER_CFG, // Default: 6'b000000
		int RX_CLK25_DIV, // Default: 7
		int RX_CLKMUX_PD, // Default: 1'b1
		int RX_CM_SEL, // Default: 2'b11
		int RX_CM_TRIM, // Default: 3'b100
		int RX_DATA_WIDTH, // Default: 20
		int RX_DDI_SEL, // Default: 6'b000000
		int RX_DEBUG_CFG, // Default: 12'b000000000000
		int RX_DEFER_RESET_BUF_EN, // Default: "TRUE"
		int RX_DFE_GAIN_CFG, // Default: 23'h180E0F
		int RX_DFE_H2_CFG, // Default: 12'b000111100000
		int RX_DFE_H3_CFG, // Default: 12'b000111100000
		int RX_DFE_H4_CFG, // Default: 11'b00011110000
		int RX_DFE_H5_CFG, // Default: 11'b00011110000
		int RX_DFE_KL_CFG, // Default: 13'b0001111110000
		int RX_DFE_KL_CFG2, // Default: 32'h3008E56A
		int RX_DFE_LPM_CFG, // Default: 16'h0904
		int RX_DFE_LPM_HOLD_DURING_EIDLE, // Default: 1'b0
		int RX_DFE_UT_CFG, // Default: 17'b00111111000000000
		int RX_DFE_VP_CFG, // Default: 17'b00011111100000000
		int RX_DFE_XYD_CFG, // Default: 13'b0000000010000
		int RX_DISPERR_SEQ_MATCH, // Default: "TRUE"
		int RX_INT_DATAWIDTH, // Default: 0
		int RX_OS_CFG, // Default: 13'b0001111110000
		int RX_SIG_VALID_DLY, // Default: 10
		int RX_XCLK_SEL, // Default: "RXREC"
		int SAS_MAX_COM, // Default: 64
		int SAS_MIN_COM, // Default: 36
		int SATA_BURST_SEQ_LEN, // Default: 4'b1111
		int SATA_BURST_VAL, // Default: 3'b100
		int SATA_CPLL_CFG, // Default: "VCO_3000MHZ"
		int SATA_EIDLE_VAL, // Default: 3'b100
		int SATA_MAX_BURST, // Default: 8
		int SATA_MAX_INIT, // Default: 21
		int SATA_MAX_WAKE, // Default: 7
		int SATA_MIN_BURST, // Default: 4
		int SATA_MIN_INIT, // Default: 12
		int SATA_MIN_WAKE, // Default: 4
		int SHOW_REALIGN_COMMA, // Default: "TRUE"
		int SIM_CPLLREFCLK_SEL, // Default: 3'b001
		int SIM_RECEIVER_DETECT_PASS, // Default: "TRUE"
		int SIM_RESET_SPEEDUP, // Default: "TRUE"
		int SIM_TX_EIDLE_DRIVE_LEVEL, // Default: "X"
		int SIM_VERSION, // Default: "4.0"
		int TERM_RCAL_CFG, // Default: 5'b10000
		int TERM_RCAL_OVRD, // Default: 1'b0
		int TRANS_TIME_RATE, // Default: 8'h0E
		int TST_RSV, // Default: 32'h00000000
		int TXBUF_EN, // Default: "TRUE"
		int TXBUF_RESET_ON_RATE_CHANGE, // Default: "FALSE"
		int TXDLY_CFG, // Default: 16'h001F
		int TXDLY_LCFG, // Default: 9'h030
		int TXDLY_TAP_CFG, // Default: 16'h0000
		int TXGEARBOX_EN, // Default: "FALSE"
		int TXOUT_DIV, // Default: 2
		int TXPCSRESET_TIME, // Default: 5'b00001
		int TXPHDLY_CFG, // Default: 24'h084020
		int TXPH_CFG, // Default: 16'h0780
		int TXPH_MONITOR_SEL, // Default: 5'b00000
		int TXPMARESET_TIME, // Default: 5'b00001
		int TX_CLK25_DIV, // Default: 7
		int TX_CLKMUX_PD, // Default: 1'b1
		int TX_DATA_WIDTH, // Default: 20
		int TX_DEEMPH0, // Default: 5'b00000
		int TX_DEEMPH1, // Default: 5'b00000
		int TX_DRIVE_MODE, // Default: "DIRECT"
		int TX_EIDLE_ASSERT_DELAY, // Default: 3'b110
		int TX_EIDLE_DEASSERT_DELAY, // Default: 3'b100
		int TX_INT_DATAWIDTH, // Default: 0
		int TX_LOOPBACK_DRIVE_HIZ, // Default: "FALSE"
		int TX_MAINCURSOR_SEL, // Default: 1'b0
		int TX_MARGIN_FULL_0, // Default: 7'b1001110
		int TX_MARGIN_FULL_1, // Default: 7'b1001001
		int TX_MARGIN_FULL_2, // Default: 7'b1000101
		int TX_MARGIN_FULL_3, // Default: 7'b1000010
		int TX_MARGIN_FULL_4, // Default: 7'b1000000
		int TX_MARGIN_LOW_0, // Default: 7'b1000110
		int TX_MARGIN_LOW_1, // Default: 7'b1000100
		int TX_MARGIN_LOW_2, // Default: 7'b1000010
		int TX_MARGIN_LOW_3, // Default: 7'b1000000
		int TX_MARGIN_LOW_4, // Default: 7'b1000000
		int TX_PREDRIVER_MODE, // Default: 1'b0
		int TX_QPI_STATUS_EN, // Default: 1'b0
		int TX_RXDETECT_CFG, // Default: 14'h1832
		int TX_RXDETECT_REF, // Default: 3'b100
		int TX_XCLK_SEL, // Default: "TXUSR"
		int UCODEER_CLR, // Default: 1'b0
		//Verilog Ports in definition order:
		NetFlow* CPLLFBCLKLOST, // OUTPUT
		NetFlow* CPLLLOCK, // OUTPUT
		NetFlow* CPLLREFCLKLOST, // OUTPUT
		NetFlow* DMONITOROUT, // OUTPUT
		NetFlow* DRPDO, // OUTPUT
		NetFlow* DRPRDY, // OUTPUT
		NetFlow* EYESCANDATAERROR, // OUTPUT
		NetFlow* GTREFCLKMONITOR, // OUTPUT
		NetFlow* GTXTXN, // OUTPUT
		NetFlow* GTXTXP, // OUTPUT
		NetFlow* PCSRSVDOUT, // OUTPUT
		NetFlow* PHYSTATUS, // OUTPUT
		NetFlow* RXBUFSTATUS, // OUTPUT
		NetFlow* RXBYTEISALIGNED, // OUTPUT
		NetFlow* RXBYTEREALIGN, // OUTPUT
		NetFlow* RXCDRLOCK, // OUTPUT
		NetFlow* RXCHANBONDSEQ, // OUTPUT
		NetFlow* RXCHANISALIGNED, // OUTPUT
		NetFlow* RXCHANREALIGN, // OUTPUT
		NetFlow* RXCHARISCOMMA, // OUTPUT
		NetFlow* RXCHARISK, // OUTPUT
		NetFlow* RXCHBONDO, // OUTPUT
		NetFlow* RXCLKCORCNT, // OUTPUT
		NetFlow* RXCOMINITDET, // OUTPUT
		NetFlow* RXCOMMADET, // OUTPUT
		NetFlow* RXCOMSASDET, // OUTPUT
		NetFlow* RXCOMWAKEDET, // OUTPUT
		NetFlow* RXDATA, // OUTPUT
		NetFlow* RXDATAVALID, // OUTPUT
		NetFlow* RXDISPERR, // OUTPUT
		NetFlow* RXDLYSRESETDONE, // OUTPUT
		NetFlow* RXELECIDLE, // OUTPUT
		NetFlow* RXHEADER, // OUTPUT
		NetFlow* RXHEADERVALID, // OUTPUT
		NetFlow* RXMONITOROUT, // OUTPUT
		NetFlow* RXNOTINTABLE, // OUTPUT
		NetFlow* RXOUTCLK, // OUTPUT
		NetFlow* RXOUTCLKFABRIC, // OUTPUT
		NetFlow* RXOUTCLKPCS, // OUTPUT
		NetFlow* RXPHALIGNDONE, // OUTPUT
		NetFlow* RXPHMONITOR, // OUTPUT
		NetFlow* RXPHSLIPMONITOR, // OUTPUT
		NetFlow* RXPRBSERR, // OUTPUT
		NetFlow* RXQPISENN, // OUTPUT
		NetFlow* RXQPISENP, // OUTPUT
		NetFlow* RXRATEDONE, // OUTPUT
		NetFlow* RXRESETDONE, // OUTPUT
		NetFlow* RXSTARTOFSEQ, // OUTPUT
		NetFlow* RXSTATUS, // OUTPUT
		NetFlow* RXVALID, // OUTPUT
		NetFlow* TSTOUT, // OUTPUT
		NetFlow* TXBUFSTATUS, // OUTPUT
		NetFlow* TXCOMFINISH, // OUTPUT
		NetFlow* TXDLYSRESETDONE, // OUTPUT
		NetFlow* TXGEARBOXREADY, // OUTPUT
		NetFlow* TXOUTCLK, // OUTPUT
		NetFlow* TXOUTCLKFABRIC, // OUTPUT
		NetFlow* TXOUTCLKPCS, // OUTPUT
		NetFlow* TXPHALIGNDONE, // OUTPUT
		NetFlow* TXPHINITDONE, // OUTPUT
		NetFlow* TXQPISENN, // OUTPUT
		NetFlow* TXQPISENP, // OUTPUT
		NetFlow* TXRATEDONE, // OUTPUT
		NetFlow* TXRESETDONE, // OUTPUT
		NetFlow* CFGRESET, // INPUT
		NetFlow* CLKRSVD, // INPUT
		NetFlow* CPLLLOCKDETCLK, // INPUT
		NetFlow* CPLLLOCKEN, // INPUT
		NetFlow* CPLLPD, // INPUT
		NetFlow* CPLLREFCLKSEL, // INPUT
		NetFlow* CPLLRESET, // INPUT
		NetFlow* DRPADDR, // INPUT
		NetFlow* DRPCLK, // INPUT
		NetFlow* DRPDI, // INPUT
		NetFlow* DRPEN, // INPUT
		NetFlow* DRPWE, // INPUT
		NetFlow* EYESCANMODE, // INPUT
		NetFlow* EYESCANRESET, // INPUT
		NetFlow* EYESCANTRIGGER, // INPUT
		NetFlow* GTGREFCLK, // INPUT
		NetFlow* GTNORTHREFCLK0, // INPUT
		NetFlow* GTNORTHREFCLK1, // INPUT
		NetFlow* GTREFCLK0, // INPUT
		NetFlow* GTREFCLK1, // INPUT
		NetFlow* GTRESETSEL, // INPUT
		NetFlow* GTRSVD, // INPUT
		NetFlow* GTRXRESET, // INPUT
		NetFlow* GTSOUTHREFCLK0, // INPUT
		NetFlow* GTSOUTHREFCLK1, // INPUT
		NetFlow* GTTXRESET, // INPUT
		NetFlow* GTXRXN, // INPUT
		NetFlow* GTXRXP, // INPUT
		NetFlow* LOOPBACK, // INPUT
		NetFlow* PCSRSVDIN, // INPUT
		NetFlow* PCSRSVDIN2, // INPUT
		NetFlow* PMARSVDIN, // INPUT
		NetFlow* PMARSVDIN2, // INPUT
		NetFlow* QPLLCLK, // INPUT
		NetFlow* QPLLREFCLK, // INPUT
		NetFlow* RESETOVRD, // INPUT
		NetFlow* RX8B10BEN, // INPUT
		NetFlow* RXBUFRESET, // INPUT
		NetFlow* RXCDRFREQRESET, // INPUT
		NetFlow* RXCDRHOLD, // INPUT
		NetFlow* RXCDROVRDEN, // INPUT
		NetFlow* RXCDRRESET, // INPUT
		NetFlow* RXCDRRESETRSV, // INPUT
		NetFlow* RXCHBONDEN, // INPUT
		NetFlow* RXCHBONDI, // INPUT
		NetFlow* RXCHBONDLEVEL, // INPUT
		NetFlow* RXCHBONDMASTER, // INPUT
		NetFlow* RXCHBONDSLAVE, // INPUT
		NetFlow* RXCOMMADETEN, // INPUT
		NetFlow* RXDDIEN, // INPUT
		NetFlow* RXDFEAGCHOLD, // INPUT
		NetFlow* RXDFEAGCOVRDEN, // INPUT
		NetFlow* RXDFECM1EN, // INPUT
		NetFlow* RXDFELFHOLD, // INPUT
		NetFlow* RXDFELFOVRDEN, // INPUT
		NetFlow* RXDFELPMRESET, // INPUT
		NetFlow* RXDFETAP2HOLD, // INPUT
		NetFlow* RXDFETAP2OVRDEN, // INPUT
		NetFlow* RXDFETAP3HOLD, // INPUT
		NetFlow* RXDFETAP3OVRDEN, // INPUT
		NetFlow* RXDFETAP4HOLD, // INPUT
		NetFlow* RXDFETAP4OVRDEN, // INPUT
		NetFlow* RXDFETAP5HOLD, // INPUT
		NetFlow* RXDFETAP5OVRDEN, // INPUT
		NetFlow* RXDFEUTHOLD, // INPUT
		NetFlow* RXDFEUTOVRDEN, // INPUT
		NetFlow* RXDFEVPHOLD, // INPUT
		NetFlow* RXDFEVPOVRDEN, // INPUT
		NetFlow* RXDFEVSEN, // INPUT
		NetFlow* RXDFEXYDEN, // INPUT
		NetFlow* RXDFEXYDHOLD, // INPUT
		NetFlow* RXDFEXYDOVRDEN, // INPUT
		NetFlow* RXDLYBYPASS, // INPUT
		NetFlow* RXDLYEN, // INPUT
		NetFlow* RXDLYOVRDEN, // INPUT
		NetFlow* RXDLYSRESET, // INPUT
		NetFlow* RXELECIDLEMODE, // INPUT
		NetFlow* RXGEARBOXSLIP, // INPUT
		NetFlow* RXLPMEN, // INPUT
		NetFlow* RXLPMHFHOLD, // INPUT
		NetFlow* RXLPMHFOVRDEN, // INPUT
		NetFlow* RXLPMLFHOLD, // INPUT
		NetFlow* RXLPMLFKLOVRDEN, // INPUT
		NetFlow* RXMCOMMAALIGNEN, // INPUT
		NetFlow* RXMONITORSEL, // INPUT
		NetFlow* RXOOBRESET, // INPUT
		NetFlow* RXOSHOLD, // INPUT
		NetFlow* RXOSOVRDEN, // INPUT
		NetFlow* RXOUTCLKSEL, // INPUT
		NetFlow* RXPCOMMAALIGNEN, // INPUT
		NetFlow* RXPCSRESET, // INPUT
		NetFlow* RXPD, // INPUT
		NetFlow* RXPHALIGN, // INPUT
		NetFlow* RXPHALIGNEN, // INPUT
		NetFlow* RXPHDLYPD, // INPUT
		NetFlow* RXPHDLYRESET, // INPUT
		NetFlow* RXPHOVRDEN, // INPUT
		NetFlow* RXPMARESET, // INPUT
		NetFlow* RXPOLARITY, // INPUT
		NetFlow* RXPRBSCNTRESET, // INPUT
		NetFlow* RXPRBSSEL, // INPUT
		NetFlow* RXQPIEN, // INPUT
		NetFlow* RXRATE, // INPUT
		NetFlow* RXSLIDE, // INPUT
		NetFlow* RXSYSCLKSEL, // INPUT
		NetFlow* RXUSERRDY, // INPUT
		NetFlow* RXUSRCLK, // INPUT
		NetFlow* RXUSRCLK2, // INPUT
		NetFlow* SETERRSTATUS, // INPUT
		NetFlow* TSTIN, // INPUT
		NetFlow* TX8B10BBYPASS, // INPUT
		NetFlow* TX8B10BEN, // INPUT
		NetFlow* TXBUFDIFFCTRL, // INPUT
		NetFlow* TXCHARDISPMODE, // INPUT
		NetFlow* TXCHARDISPVAL, // INPUT
		NetFlow* TXCHARISK, // INPUT
		NetFlow* TXCOMINIT, // INPUT
		NetFlow* TXCOMSAS, // INPUT
		NetFlow* TXCOMWAKE, // INPUT
		NetFlow* TXDATA, // INPUT
		NetFlow* TXDEEMPH, // INPUT
		NetFlow* TXDETECTRX, // INPUT
		NetFlow* TXDIFFCTRL, // INPUT
		NetFlow* TXDIFFPD, // INPUT
		NetFlow* TXDLYBYPASS, // INPUT
		NetFlow* TXDLYEN, // INPUT
		NetFlow* TXDLYHOLD, // INPUT
		NetFlow* TXDLYOVRDEN, // INPUT
		NetFlow* TXDLYSRESET, // INPUT
		NetFlow* TXDLYUPDOWN, // INPUT
		NetFlow* TXELECIDLE, // INPUT
		NetFlow* TXHEADER, // INPUT
		NetFlow* TXINHIBIT, // INPUT
		NetFlow* TXMAINCURSOR, // INPUT
		NetFlow* TXMARGIN, // INPUT
		NetFlow* TXOUTCLKSEL, // INPUT
		NetFlow* TXPCSRESET, // INPUT
		NetFlow* TXPD, // INPUT
		NetFlow* TXPDELECIDLEMODE, // INPUT
		NetFlow* TXPHALIGN, // INPUT
		NetFlow* TXPHALIGNEN, // INPUT
		NetFlow* TXPHDLYPD, // INPUT
		NetFlow* TXPHDLYRESET, // INPUT
		NetFlow* TXPHDLYTSTCLK, // INPUT
		NetFlow* TXPHINIT, // INPUT
		NetFlow* TXPHOVRDEN, // INPUT
		NetFlow* TXPISOPD, // INPUT
		NetFlow* TXPMARESET, // INPUT
		NetFlow* TXPOLARITY, // INPUT
		NetFlow* TXPOSTCURSOR, // INPUT
		NetFlow* TXPOSTCURSORINV, // INPUT
		NetFlow* TXPRBSFORCEERR, // INPUT
		NetFlow* TXPRBSSEL, // INPUT
		NetFlow* TXPRECURSOR, // INPUT
		NetFlow* TXPRECURSORINV, // INPUT
		NetFlow* TXQPIBIASEN, // INPUT
		NetFlow* TXQPISTRONGPDOWN, // INPUT
		NetFlow* TXQPIWEAKPUP, // INPUT
		NetFlow* TXRATE, // INPUT
		NetFlow* TXSEQUENCE, // INPUT
		NetFlow* TXSTARTSEQ, // INPUT
		NetFlow* TXSWING, // INPUT
		NetFlow* TXSYSCLKSEL, // INPUT
		NetFlow* TXUSERRDY, // INPUT
		NetFlow* TXUSRCLK, // INPUT
		NetFlow* TXUSRCLK2 // INPUT
		){
	
	// Assign parameters and ports: 
	//Verilog Parameters:
		this->LOC = LOC; // Default: "UNPLACED"
		this->ALIGN_COMMA_DOUBLE = ALIGN_COMMA_DOUBLE; // Default: "FALSE"
		this->ALIGN_COMMA_ENABLE = ALIGN_COMMA_ENABLE; // Default: 10'b0001111111
		this->ALIGN_COMMA_WORD = ALIGN_COMMA_WORD; // Default: 1
		this->ALIGN_MCOMMA_DET = ALIGN_MCOMMA_DET; // Default: "TRUE"
		this->ALIGN_MCOMMA_VALUE = ALIGN_MCOMMA_VALUE; // Default: 10'b1010000011
		this->ALIGN_PCOMMA_DET = ALIGN_PCOMMA_DET; // Default: "TRUE"
		this->ALIGN_PCOMMA_VALUE = ALIGN_PCOMMA_VALUE; // Default: 10'b0101111100
		this->CBCC_DATA_SOURCE_SEL = CBCC_DATA_SOURCE_SEL; // Default: "DECODED"
		this->CHAN_BOND_KEEP_ALIGN = CHAN_BOND_KEEP_ALIGN; // Default: "FALSE"
		this->CHAN_BOND_MAX_SKEW = CHAN_BOND_MAX_SKEW; // Default: 7
		this->CHAN_BOND_SEQ_1_1 = CHAN_BOND_SEQ_1_1; // Default: 10'b0101111100
		this->CHAN_BOND_SEQ_1_2 = CHAN_BOND_SEQ_1_2; // Default: 10'b0000000000
		this->CHAN_BOND_SEQ_1_3 = CHAN_BOND_SEQ_1_3; // Default: 10'b0000000000
		this->CHAN_BOND_SEQ_1_4 = CHAN_BOND_SEQ_1_4; // Default: 10'b0000000000
		this->CHAN_BOND_SEQ_1_ENABLE = CHAN_BOND_SEQ_1_ENABLE; // Default: 4'b1111
		this->CHAN_BOND_SEQ_2_1 = CHAN_BOND_SEQ_2_1; // Default: 10'b0100000000
		this->CHAN_BOND_SEQ_2_2 = CHAN_BOND_SEQ_2_2; // Default: 10'b0100000000
		this->CHAN_BOND_SEQ_2_3 = CHAN_BOND_SEQ_2_3; // Default: 10'b0100000000
		this->CHAN_BOND_SEQ_2_4 = CHAN_BOND_SEQ_2_4; // Default: 10'b0100000000
		this->CHAN_BOND_SEQ_2_ENABLE = CHAN_BOND_SEQ_2_ENABLE; // Default: 4'b1111
		this->CHAN_BOND_SEQ_2_USE = CHAN_BOND_SEQ_2_USE; // Default: "FALSE"
		this->CHAN_BOND_SEQ_LEN = CHAN_BOND_SEQ_LEN; // Default: 1
		this->CLK_CORRECT_USE = CLK_CORRECT_USE; // Default: "TRUE"
		this->CLK_COR_KEEP_IDLE = CLK_COR_KEEP_IDLE; // Default: "FALSE"
		this->CLK_COR_MAX_LAT = CLK_COR_MAX_LAT; // Default: 20
		this->CLK_COR_MIN_LAT = CLK_COR_MIN_LAT; // Default: 18
		this->CLK_COR_PRECEDENCE = CLK_COR_PRECEDENCE; // Default: "TRUE"
		this->CLK_COR_REPEAT_WAIT = CLK_COR_REPEAT_WAIT; // Default: 0
		this->CLK_COR_SEQ_1_1 = CLK_COR_SEQ_1_1; // Default: 10'b0100011100
		this->CLK_COR_SEQ_1_2 = CLK_COR_SEQ_1_2; // Default: 10'b0000000000
		this->CLK_COR_SEQ_1_3 = CLK_COR_SEQ_1_3; // Default: 10'b0000000000
		this->CLK_COR_SEQ_1_4 = CLK_COR_SEQ_1_4; // Default: 10'b0000000000
		this->CLK_COR_SEQ_1_ENABLE = CLK_COR_SEQ_1_ENABLE; // Default: 4'b1111
		this->CLK_COR_SEQ_2_1 = CLK_COR_SEQ_2_1; // Default: 10'b0100000000
		this->CLK_COR_SEQ_2_2 = CLK_COR_SEQ_2_2; // Default: 10'b0100000000
		this->CLK_COR_SEQ_2_3 = CLK_COR_SEQ_2_3; // Default: 10'b0100000000
		this->CLK_COR_SEQ_2_4 = CLK_COR_SEQ_2_4; // Default: 10'b0100000000
		this->CLK_COR_SEQ_2_ENABLE = CLK_COR_SEQ_2_ENABLE; // Default: 4'b1111
		this->CLK_COR_SEQ_2_USE = CLK_COR_SEQ_2_USE; // Default: "FALSE"
		this->CLK_COR_SEQ_LEN = CLK_COR_SEQ_LEN; // Default: 1
		this->CPLL_CFG = CPLL_CFG; // Default: 24'hB007D8
		this->CPLL_FBDIV = CPLL_FBDIV; // Default: 4
		this->CPLL_FBDIV_45 = CPLL_FBDIV_45; // Default: 5
		this->CPLL_INIT_CFG = CPLL_INIT_CFG; // Default: 24'h00001E
		this->CPLL_LOCK_CFG = CPLL_LOCK_CFG; // Default: 16'h01E8
		this->CPLL_REFCLK_DIV = CPLL_REFCLK_DIV; // Default: 1
		this->DEC_MCOMMA_DETECT = DEC_MCOMMA_DETECT; // Default: "TRUE"
		this->DEC_PCOMMA_DETECT = DEC_PCOMMA_DETECT; // Default: "TRUE"
		this->DEC_VALID_COMMA_ONLY = DEC_VALID_COMMA_ONLY; // Default: "TRUE"
		this->DMONITOR_CFG = DMONITOR_CFG; // Default: 24'h000A00
		this->ES_CONTROL = ES_CONTROL; // Default: 6'b000000
		this->ES_ERRDET_EN = ES_ERRDET_EN; // Default: "FALSE"
		this->ES_EYE_SCAN_EN = ES_EYE_SCAN_EN; // Default: "FALSE"
		this->ES_HORZ_OFFSET = ES_HORZ_OFFSET; // Default: 12'h000
		this->ES_PMA_CFG = ES_PMA_CFG; // Default: 10'b0000000000
		this->ES_PRESCALE = ES_PRESCALE; // Default: 5'b00000
		this->ES_QUALIFIER = ES_QUALIFIER; // Default: 80'h00000000000000000000
		this->ES_QUAL_MASK = ES_QUAL_MASK; // Default: 80'h00000000000000000000
		this->ES_SDATA_MASK = ES_SDATA_MASK; // Default: 80'h00000000000000000000
		this->ES_VERT_OFFSET = ES_VERT_OFFSET; // Default: 9'b000000000
		this->FTS_DESKEW_SEQ_ENABLE = FTS_DESKEW_SEQ_ENABLE; // Default: 4'b1111
		this->FTS_LANE_DESKEW_CFG = FTS_LANE_DESKEW_CFG; // Default: 4'b1111
		this->FTS_LANE_DESKEW_EN = FTS_LANE_DESKEW_EN; // Default: "FALSE"
		this->GEARBOX_MODE = GEARBOX_MODE; // Default: 3'b000
		this->OUTREFCLK_SEL_INV = OUTREFCLK_SEL_INV; // Default: 2'b11
		this->PCS_PCIE_EN = PCS_PCIE_EN; // Default: "FALSE"
		this->PCS_RSVD_ATTR = PCS_RSVD_ATTR; // Default: 48'h000000000000
		this->PD_TRANS_TIME_FROM_P2 = PD_TRANS_TIME_FROM_P2; // Default: 12'h03C
		this->PD_TRANS_TIME_NONE_P2 = PD_TRANS_TIME_NONE_P2; // Default: 8'h19
		this->PD_TRANS_TIME_TO_P2 = PD_TRANS_TIME_TO_P2; // Default: 8'h64
		this->PMA_RSV = PMA_RSV; // Default: 32'h00000000
		this->PMA_RSV2 = PMA_RSV2; // Default: 16'h2050
		this->PMA_RSV3 = PMA_RSV3; // Default: 2'b00
		this->PMA_RSV4 = PMA_RSV4; // Default: 32'h00000000
		this->RXBUFRESET_TIME = RXBUFRESET_TIME; // Default: 5'b00001
		this->RXBUF_ADDR_MODE = RXBUF_ADDR_MODE; // Default: "FULL"
		this->RXBUF_EIDLE_HI_CNT = RXBUF_EIDLE_HI_CNT; // Default: 4'b1000
		this->RXBUF_EIDLE_LO_CNT = RXBUF_EIDLE_LO_CNT; // Default: 4'b0000
		this->RXBUF_EN = RXBUF_EN; // Default: "TRUE"
		this->RXBUF_RESET_ON_CB_CHANGE = RXBUF_RESET_ON_CB_CHANGE; // Default: "TRUE"
		this->RXBUF_RESET_ON_COMMAALIGN = RXBUF_RESET_ON_COMMAALIGN; // Default: "FALSE"
		this->RXBUF_RESET_ON_EIDLE = RXBUF_RESET_ON_EIDLE; // Default: "FALSE"
		this->RXBUF_RESET_ON_RATE_CHANGE = RXBUF_RESET_ON_RATE_CHANGE; // Default: "TRUE"
		this->RXBUF_THRESH_OVFLW = RXBUF_THRESH_OVFLW; // Default: 61
		this->RXBUF_THRESH_OVRD = RXBUF_THRESH_OVRD; // Default: "FALSE"
		this->RXBUF_THRESH_UNDFLW = RXBUF_THRESH_UNDFLW; // Default: 4
		this->RXCDRFREQRESET_TIME = RXCDRFREQRESET_TIME; // Default: 5'b00001
		this->RXCDRPHRESET_TIME = RXCDRPHRESET_TIME; // Default: 5'b00001
		this->RXCDR_CFG = RXCDR_CFG; // Default: 72'h0B000023FF20400020
		this->RXCDR_FR_RESET_ON_EIDLE = RXCDR_FR_RESET_ON_EIDLE; // Default: 1'b0
		this->RXCDR_HOLD_DURING_EIDLE = RXCDR_HOLD_DURING_EIDLE; // Default: 1'b0
		this->RXCDR_LOCK_CFG = RXCDR_LOCK_CFG; // Default: 6'b010101
		this->RXCDR_PH_RESET_ON_EIDLE = RXCDR_PH_RESET_ON_EIDLE; // Default: 1'b0
		this->RXDFELPMRESET_TIME = RXDFELPMRESET_TIME; // Default: 7'b0001111
		this->RXDLY_CFG = RXDLY_CFG; // Default: 16'h001F
		this->RXDLY_LCFG = RXDLY_LCFG; // Default: 9'h030
		this->RXDLY_TAP_CFG = RXDLY_TAP_CFG; // Default: 16'h0000
		this->RXGEARBOX_EN = RXGEARBOX_EN; // Default: "FALSE"
		this->RXISCANRESET_TIME = RXISCANRESET_TIME; // Default: 5'b00001
		this->RXLPM_HF_CFG = RXLPM_HF_CFG; // Default: 14'b00000011110000
		this->RXLPM_LF_CFG = RXLPM_LF_CFG; // Default: 14'b00000011110000
		this->RXOOB_CFG = RXOOB_CFG; // Default: 7'b0000110
		this->RXOUT_DIV = RXOUT_DIV; // Default: 2
		this->RXPCSRESET_TIME = RXPCSRESET_TIME; // Default: 5'b00001
		this->RXPHDLY_CFG = RXPHDLY_CFG; // Default: 24'h084020
		this->RXPH_CFG = RXPH_CFG; // Default: 24'h000000
		this->RXPH_MONITOR_SEL = RXPH_MONITOR_SEL; // Default: 5'b00000
		this->RXPMARESET_TIME = RXPMARESET_TIME; // Default: 5'b00011
		this->RXPRBS_ERR_LOOPBACK = RXPRBS_ERR_LOOPBACK; // Default: 1'b0
		this->RXSLIDE_AUTO_WAIT = RXSLIDE_AUTO_WAIT; // Default: 7
		this->RXSLIDE_MODE = RXSLIDE_MODE; // Default: "OFF"
		this->RX_BIAS_CFG = RX_BIAS_CFG; // Default: 12'b000000000000
		this->RX_BUFFER_CFG = RX_BUFFER_CFG; // Default: 6'b000000
		this->RX_CLK25_DIV = RX_CLK25_DIV; // Default: 7
		this->RX_CLKMUX_PD = RX_CLKMUX_PD; // Default: 1'b1
		this->RX_CM_SEL = RX_CM_SEL; // Default: 2'b11
		this->RX_CM_TRIM = RX_CM_TRIM; // Default: 3'b100
		this->RX_DATA_WIDTH = RX_DATA_WIDTH; // Default: 20
		this->RX_DDI_SEL = RX_DDI_SEL; // Default: 6'b000000
		this->RX_DEBUG_CFG = RX_DEBUG_CFG; // Default: 12'b000000000000
		this->RX_DEFER_RESET_BUF_EN = RX_DEFER_RESET_BUF_EN; // Default: "TRUE"
		this->RX_DFE_GAIN_CFG = RX_DFE_GAIN_CFG; // Default: 23'h180E0F
		this->RX_DFE_H2_CFG = RX_DFE_H2_CFG; // Default: 12'b000111100000
		this->RX_DFE_H3_CFG = RX_DFE_H3_CFG; // Default: 12'b000111100000
		this->RX_DFE_H4_CFG = RX_DFE_H4_CFG; // Default: 11'b00011110000
		this->RX_DFE_H5_CFG = RX_DFE_H5_CFG; // Default: 11'b00011110000
		this->RX_DFE_KL_CFG = RX_DFE_KL_CFG; // Default: 13'b0001111110000
		this->RX_DFE_KL_CFG2 = RX_DFE_KL_CFG2; // Default: 32'h3008E56A
		this->RX_DFE_LPM_CFG = RX_DFE_LPM_CFG; // Default: 16'h0904
		this->RX_DFE_LPM_HOLD_DURING_EIDLE = RX_DFE_LPM_HOLD_DURING_EIDLE; // Default: 1'b0
		this->RX_DFE_UT_CFG = RX_DFE_UT_CFG; // Default: 17'b00111111000000000
		this->RX_DFE_VP_CFG = RX_DFE_VP_CFG; // Default: 17'b00011111100000000
		this->RX_DFE_XYD_CFG = RX_DFE_XYD_CFG; // Default: 13'b0000000010000
		this->RX_DISPERR_SEQ_MATCH = RX_DISPERR_SEQ_MATCH; // Default: "TRUE"
		this->RX_INT_DATAWIDTH = RX_INT_DATAWIDTH; // Default: 0
		this->RX_OS_CFG = RX_OS_CFG; // Default: 13'b0001111110000
		this->RX_SIG_VALID_DLY = RX_SIG_VALID_DLY; // Default: 10
		this->RX_XCLK_SEL = RX_XCLK_SEL; // Default: "RXREC"
		this->SAS_MAX_COM = SAS_MAX_COM; // Default: 64
		this->SAS_MIN_COM = SAS_MIN_COM; // Default: 36
		this->SATA_BURST_SEQ_LEN = SATA_BURST_SEQ_LEN; // Default: 4'b1111
		this->SATA_BURST_VAL = SATA_BURST_VAL; // Default: 3'b100
		this->SATA_CPLL_CFG = SATA_CPLL_CFG; // Default: "VCO_3000MHZ"
		this->SATA_EIDLE_VAL = SATA_EIDLE_VAL; // Default: 3'b100
		this->SATA_MAX_BURST = SATA_MAX_BURST; // Default: 8
		this->SATA_MAX_INIT = SATA_MAX_INIT; // Default: 21
		this->SATA_MAX_WAKE = SATA_MAX_WAKE; // Default: 7
		this->SATA_MIN_BURST = SATA_MIN_BURST; // Default: 4
		this->SATA_MIN_INIT = SATA_MIN_INIT; // Default: 12
		this->SATA_MIN_WAKE = SATA_MIN_WAKE; // Default: 4
		this->SHOW_REALIGN_COMMA = SHOW_REALIGN_COMMA; // Default: "TRUE"
		this->SIM_CPLLREFCLK_SEL = SIM_CPLLREFCLK_SEL; // Default: 3'b001
		this->SIM_RECEIVER_DETECT_PASS = SIM_RECEIVER_DETECT_PASS; // Default: "TRUE"
		this->SIM_RESET_SPEEDUP = SIM_RESET_SPEEDUP; // Default: "TRUE"
		this->SIM_TX_EIDLE_DRIVE_LEVEL = SIM_TX_EIDLE_DRIVE_LEVEL; // Default: "X"
		this->SIM_VERSION = SIM_VERSION; // Default: "4.0"
		this->TERM_RCAL_CFG = TERM_RCAL_CFG; // Default: 5'b10000
		this->TERM_RCAL_OVRD = TERM_RCAL_OVRD; // Default: 1'b0
		this->TRANS_TIME_RATE = TRANS_TIME_RATE; // Default: 8'h0E
		this->TST_RSV = TST_RSV; // Default: 32'h00000000
		this->TXBUF_EN = TXBUF_EN; // Default: "TRUE"
		this->TXBUF_RESET_ON_RATE_CHANGE = TXBUF_RESET_ON_RATE_CHANGE; // Default: "FALSE"
		this->TXDLY_CFG = TXDLY_CFG; // Default: 16'h001F
		this->TXDLY_LCFG = TXDLY_LCFG; // Default: 9'h030
		this->TXDLY_TAP_CFG = TXDLY_TAP_CFG; // Default: 16'h0000
		this->TXGEARBOX_EN = TXGEARBOX_EN; // Default: "FALSE"
		this->TXOUT_DIV = TXOUT_DIV; // Default: 2
		this->TXPCSRESET_TIME = TXPCSRESET_TIME; // Default: 5'b00001
		this->TXPHDLY_CFG = TXPHDLY_CFG; // Default: 24'h084020
		this->TXPH_CFG = TXPH_CFG; // Default: 16'h0780
		this->TXPH_MONITOR_SEL = TXPH_MONITOR_SEL; // Default: 5'b00000
		this->TXPMARESET_TIME = TXPMARESET_TIME; // Default: 5'b00001
		this->TX_CLK25_DIV = TX_CLK25_DIV; // Default: 7
		this->TX_CLKMUX_PD = TX_CLKMUX_PD; // Default: 1'b1
		this->TX_DATA_WIDTH = TX_DATA_WIDTH; // Default: 20
		this->TX_DEEMPH0 = TX_DEEMPH0; // Default: 5'b00000
		this->TX_DEEMPH1 = TX_DEEMPH1; // Default: 5'b00000
		this->TX_DRIVE_MODE = TX_DRIVE_MODE; // Default: "DIRECT"
		this->TX_EIDLE_ASSERT_DELAY = TX_EIDLE_ASSERT_DELAY; // Default: 3'b110
		this->TX_EIDLE_DEASSERT_DELAY = TX_EIDLE_DEASSERT_DELAY; // Default: 3'b100
		this->TX_INT_DATAWIDTH = TX_INT_DATAWIDTH; // Default: 0
		this->TX_LOOPBACK_DRIVE_HIZ = TX_LOOPBACK_DRIVE_HIZ; // Default: "FALSE"
		this->TX_MAINCURSOR_SEL = TX_MAINCURSOR_SEL; // Default: 1'b0
		this->TX_MARGIN_FULL_0 = TX_MARGIN_FULL_0; // Default: 7'b1001110
		this->TX_MARGIN_FULL_1 = TX_MARGIN_FULL_1; // Default: 7'b1001001
		this->TX_MARGIN_FULL_2 = TX_MARGIN_FULL_2; // Default: 7'b1000101
		this->TX_MARGIN_FULL_3 = TX_MARGIN_FULL_3; // Default: 7'b1000010
		this->TX_MARGIN_FULL_4 = TX_MARGIN_FULL_4; // Default: 7'b1000000
		this->TX_MARGIN_LOW_0 = TX_MARGIN_LOW_0; // Default: 7'b1000110
		this->TX_MARGIN_LOW_1 = TX_MARGIN_LOW_1; // Default: 7'b1000100
		this->TX_MARGIN_LOW_2 = TX_MARGIN_LOW_2; // Default: 7'b1000010
		this->TX_MARGIN_LOW_3 = TX_MARGIN_LOW_3; // Default: 7'b1000000
		this->TX_MARGIN_LOW_4 = TX_MARGIN_LOW_4; // Default: 7'b1000000
		this->TX_PREDRIVER_MODE = TX_PREDRIVER_MODE; // Default: 1'b0
		this->TX_QPI_STATUS_EN = TX_QPI_STATUS_EN; // Default: 1'b0
		this->TX_RXDETECT_CFG = TX_RXDETECT_CFG; // Default: 14'h1832
		this->TX_RXDETECT_REF = TX_RXDETECT_REF; // Default: 3'b100
		this->TX_XCLK_SEL = TX_XCLK_SEL; // Default: "TXUSR"
		this->UCODEER_CLR = UCODEER_CLR; // Default: 1'b0
	//Verilog Ports in definition order:
		this->CPLLFBCLKLOST = CPLLFBCLKLOST; // OUTPUT
		this->CPLLLOCK = CPLLLOCK; // OUTPUT
		this->CPLLREFCLKLOST = CPLLREFCLKLOST; // OUTPUT
		this->DMONITOROUT = DMONITOROUT; // OUTPUT
		this->DRPDO = DRPDO; // OUTPUT
		this->DRPRDY = DRPRDY; // OUTPUT
		this->EYESCANDATAERROR = EYESCANDATAERROR; // OUTPUT
		this->GTREFCLKMONITOR = GTREFCLKMONITOR; // OUTPUT
		this->GTXTXN = GTXTXN; // OUTPUT
		this->GTXTXP = GTXTXP; // OUTPUT
		this->PCSRSVDOUT = PCSRSVDOUT; // OUTPUT
		this->PHYSTATUS = PHYSTATUS; // OUTPUT
		this->RXBUFSTATUS = RXBUFSTATUS; // OUTPUT
		this->RXBYTEISALIGNED = RXBYTEISALIGNED; // OUTPUT
		this->RXBYTEREALIGN = RXBYTEREALIGN; // OUTPUT
		this->RXCDRLOCK = RXCDRLOCK; // OUTPUT
		this->RXCHANBONDSEQ = RXCHANBONDSEQ; // OUTPUT
		this->RXCHANISALIGNED = RXCHANISALIGNED; // OUTPUT
		this->RXCHANREALIGN = RXCHANREALIGN; // OUTPUT
		this->RXCHARISCOMMA = RXCHARISCOMMA; // OUTPUT
		this->RXCHARISK = RXCHARISK; // OUTPUT
		this->RXCHBONDO = RXCHBONDO; // OUTPUT
		this->RXCLKCORCNT = RXCLKCORCNT; // OUTPUT
		this->RXCOMINITDET = RXCOMINITDET; // OUTPUT
		this->RXCOMMADET = RXCOMMADET; // OUTPUT
		this->RXCOMSASDET = RXCOMSASDET; // OUTPUT
		this->RXCOMWAKEDET = RXCOMWAKEDET; // OUTPUT
		this->RXDATA = RXDATA; // OUTPUT
		this->RXDATAVALID = RXDATAVALID; // OUTPUT
		this->RXDISPERR = RXDISPERR; // OUTPUT
		this->RXDLYSRESETDONE = RXDLYSRESETDONE; // OUTPUT
		this->RXELECIDLE = RXELECIDLE; // OUTPUT
		this->RXHEADER = RXHEADER; // OUTPUT
		this->RXHEADERVALID = RXHEADERVALID; // OUTPUT
		this->RXMONITOROUT = RXMONITOROUT; // OUTPUT
		this->RXNOTINTABLE = RXNOTINTABLE; // OUTPUT
		this->RXOUTCLK = RXOUTCLK; // OUTPUT
		this->RXOUTCLKFABRIC = RXOUTCLKFABRIC; // OUTPUT
		this->RXOUTCLKPCS = RXOUTCLKPCS; // OUTPUT
		this->RXPHALIGNDONE = RXPHALIGNDONE; // OUTPUT
		this->RXPHMONITOR = RXPHMONITOR; // OUTPUT
		this->RXPHSLIPMONITOR = RXPHSLIPMONITOR; // OUTPUT
		this->RXPRBSERR = RXPRBSERR; // OUTPUT
		this->RXQPISENN = RXQPISENN; // OUTPUT
		this->RXQPISENP = RXQPISENP; // OUTPUT
		this->RXRATEDONE = RXRATEDONE; // OUTPUT
		this->RXRESETDONE = RXRESETDONE; // OUTPUT
		this->RXSTARTOFSEQ = RXSTARTOFSEQ; // OUTPUT
		this->RXSTATUS = RXSTATUS; // OUTPUT
		this->RXVALID = RXVALID; // OUTPUT
		this->TSTOUT = TSTOUT; // OUTPUT
		this->TXBUFSTATUS = TXBUFSTATUS; // OUTPUT
		this->TXCOMFINISH = TXCOMFINISH; // OUTPUT
		this->TXDLYSRESETDONE = TXDLYSRESETDONE; // OUTPUT
		this->TXGEARBOXREADY = TXGEARBOXREADY; // OUTPUT
		this->TXOUTCLK = TXOUTCLK; // OUTPUT
		this->TXOUTCLKFABRIC = TXOUTCLKFABRIC; // OUTPUT
		this->TXOUTCLKPCS = TXOUTCLKPCS; // OUTPUT
		this->TXPHALIGNDONE = TXPHALIGNDONE; // OUTPUT
		this->TXPHINITDONE = TXPHINITDONE; // OUTPUT
		this->TXQPISENN = TXQPISENN; // OUTPUT
		this->TXQPISENP = TXQPISENP; // OUTPUT
		this->TXRATEDONE = TXRATEDONE; // OUTPUT
		this->TXRESETDONE = TXRESETDONE; // OUTPUT
		this->CFGRESET = CFGRESET; // INPUT
		this->CLKRSVD = CLKRSVD; // INPUT
		this->CPLLLOCKDETCLK = CPLLLOCKDETCLK; // INPUT
		this->CPLLLOCKEN = CPLLLOCKEN; // INPUT
		this->CPLLPD = CPLLPD; // INPUT
		this->CPLLREFCLKSEL = CPLLREFCLKSEL; // INPUT
		this->CPLLRESET = CPLLRESET; // INPUT
		this->DRPADDR = DRPADDR; // INPUT
		this->DRPCLK = DRPCLK; // INPUT
		this->DRPDI = DRPDI; // INPUT
		this->DRPEN = DRPEN; // INPUT
		this->DRPWE = DRPWE; // INPUT
		this->EYESCANMODE = EYESCANMODE; // INPUT
		this->EYESCANRESET = EYESCANRESET; // INPUT
		this->EYESCANTRIGGER = EYESCANTRIGGER; // INPUT
		this->GTGREFCLK = GTGREFCLK; // INPUT
		this->GTNORTHREFCLK0 = GTNORTHREFCLK0; // INPUT
		this->GTNORTHREFCLK1 = GTNORTHREFCLK1; // INPUT
		this->GTREFCLK0 = GTREFCLK0; // INPUT
		this->GTREFCLK1 = GTREFCLK1; // INPUT
		this->GTRESETSEL = GTRESETSEL; // INPUT
		this->GTRSVD = GTRSVD; // INPUT
		this->GTRXRESET = GTRXRESET; // INPUT
		this->GTSOUTHREFCLK0 = GTSOUTHREFCLK0; // INPUT
		this->GTSOUTHREFCLK1 = GTSOUTHREFCLK1; // INPUT
		this->GTTXRESET = GTTXRESET; // INPUT
		this->GTXRXN = GTXRXN; // INPUT
		this->GTXRXP = GTXRXP; // INPUT
		this->LOOPBACK = LOOPBACK; // INPUT
		this->PCSRSVDIN = PCSRSVDIN; // INPUT
		this->PCSRSVDIN2 = PCSRSVDIN2; // INPUT
		this->PMARSVDIN = PMARSVDIN; // INPUT
		this->PMARSVDIN2 = PMARSVDIN2; // INPUT
		this->QPLLCLK = QPLLCLK; // INPUT
		this->QPLLREFCLK = QPLLREFCLK; // INPUT
		this->RESETOVRD = RESETOVRD; // INPUT
		this->RX8B10BEN = RX8B10BEN; // INPUT
		this->RXBUFRESET = RXBUFRESET; // INPUT
		this->RXCDRFREQRESET = RXCDRFREQRESET; // INPUT
		this->RXCDRHOLD = RXCDRHOLD; // INPUT
		this->RXCDROVRDEN = RXCDROVRDEN; // INPUT
		this->RXCDRRESET = RXCDRRESET; // INPUT
		this->RXCDRRESETRSV = RXCDRRESETRSV; // INPUT
		this->RXCHBONDEN = RXCHBONDEN; // INPUT
		this->RXCHBONDI = RXCHBONDI; // INPUT
		this->RXCHBONDLEVEL = RXCHBONDLEVEL; // INPUT
		this->RXCHBONDMASTER = RXCHBONDMASTER; // INPUT
		this->RXCHBONDSLAVE = RXCHBONDSLAVE; // INPUT
		this->RXCOMMADETEN = RXCOMMADETEN; // INPUT
		this->RXDDIEN = RXDDIEN; // INPUT
		this->RXDFEAGCHOLD = RXDFEAGCHOLD; // INPUT
		this->RXDFEAGCOVRDEN = RXDFEAGCOVRDEN; // INPUT
		this->RXDFECM1EN = RXDFECM1EN; // INPUT
		this->RXDFELFHOLD = RXDFELFHOLD; // INPUT
		this->RXDFELFOVRDEN = RXDFELFOVRDEN; // INPUT
		this->RXDFELPMRESET = RXDFELPMRESET; // INPUT
		this->RXDFETAP2HOLD = RXDFETAP2HOLD; // INPUT
		this->RXDFETAP2OVRDEN = RXDFETAP2OVRDEN; // INPUT
		this->RXDFETAP3HOLD = RXDFETAP3HOLD; // INPUT
		this->RXDFETAP3OVRDEN = RXDFETAP3OVRDEN; // INPUT
		this->RXDFETAP4HOLD = RXDFETAP4HOLD; // INPUT
		this->RXDFETAP4OVRDEN = RXDFETAP4OVRDEN; // INPUT
		this->RXDFETAP5HOLD = RXDFETAP5HOLD; // INPUT
		this->RXDFETAP5OVRDEN = RXDFETAP5OVRDEN; // INPUT
		this->RXDFEUTHOLD = RXDFEUTHOLD; // INPUT
		this->RXDFEUTOVRDEN = RXDFEUTOVRDEN; // INPUT
		this->RXDFEVPHOLD = RXDFEVPHOLD; // INPUT
		this->RXDFEVPOVRDEN = RXDFEVPOVRDEN; // INPUT
		this->RXDFEVSEN = RXDFEVSEN; // INPUT
		this->RXDFEXYDEN = RXDFEXYDEN; // INPUT
		this->RXDFEXYDHOLD = RXDFEXYDHOLD; // INPUT
		this->RXDFEXYDOVRDEN = RXDFEXYDOVRDEN; // INPUT
		this->RXDLYBYPASS = RXDLYBYPASS; // INPUT
		this->RXDLYEN = RXDLYEN; // INPUT
		this->RXDLYOVRDEN = RXDLYOVRDEN; // INPUT
		this->RXDLYSRESET = RXDLYSRESET; // INPUT
		this->RXELECIDLEMODE = RXELECIDLEMODE; // INPUT
		this->RXGEARBOXSLIP = RXGEARBOXSLIP; // INPUT
		this->RXLPMEN = RXLPMEN; // INPUT
		this->RXLPMHFHOLD = RXLPMHFHOLD; // INPUT
		this->RXLPMHFOVRDEN = RXLPMHFOVRDEN; // INPUT
		this->RXLPMLFHOLD = RXLPMLFHOLD; // INPUT
		this->RXLPMLFKLOVRDEN = RXLPMLFKLOVRDEN; // INPUT
		this->RXMCOMMAALIGNEN = RXMCOMMAALIGNEN; // INPUT
		this->RXMONITORSEL = RXMONITORSEL; // INPUT
		this->RXOOBRESET = RXOOBRESET; // INPUT
		this->RXOSHOLD = RXOSHOLD; // INPUT
		this->RXOSOVRDEN = RXOSOVRDEN; // INPUT
		this->RXOUTCLKSEL = RXOUTCLKSEL; // INPUT
		this->RXPCOMMAALIGNEN = RXPCOMMAALIGNEN; // INPUT
		this->RXPCSRESET = RXPCSRESET; // INPUT
		this->RXPD = RXPD; // INPUT
		this->RXPHALIGN = RXPHALIGN; // INPUT
		this->RXPHALIGNEN = RXPHALIGNEN; // INPUT
		this->RXPHDLYPD = RXPHDLYPD; // INPUT
		this->RXPHDLYRESET = RXPHDLYRESET; // INPUT
		this->RXPHOVRDEN = RXPHOVRDEN; // INPUT
		this->RXPMARESET = RXPMARESET; // INPUT
		this->RXPOLARITY = RXPOLARITY; // INPUT
		this->RXPRBSCNTRESET = RXPRBSCNTRESET; // INPUT
		this->RXPRBSSEL = RXPRBSSEL; // INPUT
		this->RXQPIEN = RXQPIEN; // INPUT
		this->RXRATE = RXRATE; // INPUT
		this->RXSLIDE = RXSLIDE; // INPUT
		this->RXSYSCLKSEL = RXSYSCLKSEL; // INPUT
		this->RXUSERRDY = RXUSERRDY; // INPUT
		this->RXUSRCLK = RXUSRCLK; // INPUT
		this->RXUSRCLK2 = RXUSRCLK2; // INPUT
		this->SETERRSTATUS = SETERRSTATUS; // INPUT
		this->TSTIN = TSTIN; // INPUT
		this->TX8B10BBYPASS = TX8B10BBYPASS; // INPUT
		this->TX8B10BEN = TX8B10BEN; // INPUT
		this->TXBUFDIFFCTRL = TXBUFDIFFCTRL; // INPUT
		this->TXCHARDISPMODE = TXCHARDISPMODE; // INPUT
		this->TXCHARDISPVAL = TXCHARDISPVAL; // INPUT
		this->TXCHARISK = TXCHARISK; // INPUT
		this->TXCOMINIT = TXCOMINIT; // INPUT
		this->TXCOMSAS = TXCOMSAS; // INPUT
		this->TXCOMWAKE = TXCOMWAKE; // INPUT
		this->TXDATA = TXDATA; // INPUT
		this->TXDEEMPH = TXDEEMPH; // INPUT
		this->TXDETECTRX = TXDETECTRX; // INPUT
		this->TXDIFFCTRL = TXDIFFCTRL; // INPUT
		this->TXDIFFPD = TXDIFFPD; // INPUT
		this->TXDLYBYPASS = TXDLYBYPASS; // INPUT
		this->TXDLYEN = TXDLYEN; // INPUT
		this->TXDLYHOLD = TXDLYHOLD; // INPUT
		this->TXDLYOVRDEN = TXDLYOVRDEN; // INPUT
		this->TXDLYSRESET = TXDLYSRESET; // INPUT
		this->TXDLYUPDOWN = TXDLYUPDOWN; // INPUT
		this->TXELECIDLE = TXELECIDLE; // INPUT
		this->TXHEADER = TXHEADER; // INPUT
		this->TXINHIBIT = TXINHIBIT; // INPUT
		this->TXMAINCURSOR = TXMAINCURSOR; // INPUT
		this->TXMARGIN = TXMARGIN; // INPUT
		this->TXOUTCLKSEL = TXOUTCLKSEL; // INPUT
		this->TXPCSRESET = TXPCSRESET; // INPUT
		this->TXPD = TXPD; // INPUT
		this->TXPDELECIDLEMODE = TXPDELECIDLEMODE; // INPUT
		this->TXPHALIGN = TXPHALIGN; // INPUT
		this->TXPHALIGNEN = TXPHALIGNEN; // INPUT
		this->TXPHDLYPD = TXPHDLYPD; // INPUT
		this->TXPHDLYRESET = TXPHDLYRESET; // INPUT
		this->TXPHDLYTSTCLK = TXPHDLYTSTCLK; // INPUT
		this->TXPHINIT = TXPHINIT; // INPUT
		this->TXPHOVRDEN = TXPHOVRDEN; // INPUT
		this->TXPISOPD = TXPISOPD; // INPUT
		this->TXPMARESET = TXPMARESET; // INPUT
		this->TXPOLARITY = TXPOLARITY; // INPUT
		this->TXPOSTCURSOR = TXPOSTCURSOR; // INPUT
		this->TXPOSTCURSORINV = TXPOSTCURSORINV; // INPUT
		this->TXPRBSFORCEERR = TXPRBSFORCEERR; // INPUT
		this->TXPRBSSEL = TXPRBSSEL; // INPUT
		this->TXPRECURSOR = TXPRECURSOR; // INPUT
		this->TXPRECURSORINV = TXPRECURSORINV; // INPUT
		this->TXQPIBIASEN = TXQPIBIASEN; // INPUT
		this->TXQPISTRONGPDOWN = TXQPISTRONGPDOWN; // INPUT
		this->TXQPIWEAKPUP = TXQPIWEAKPUP; // INPUT
		this->TXRATE = TXRATE; // INPUT
		this->TXSEQUENCE = TXSEQUENCE; // INPUT
		this->TXSTARTSEQ = TXSTARTSEQ; // INPUT
		this->TXSWING = TXSWING; // INPUT
		this->TXSYSCLKSEL = TXSYSCLKSEL; // INPUT
		this->TXUSERRDY = TXUSERRDY; // INPUT
		this->TXUSRCLK = TXUSRCLK; // INPUT
		this->TXUSRCLK2 = TXUSRCLK2; // INPUT
	
		register_wait_on_event_nets();
	
	}
	
	void register_wait_on_event_nets(){
	// TODO
	}
	void calculate(int time){
	// TODO
	}
};


class prim_class_X_IBUFDS{
	//Verilog Parameters:
	int LOC;
	int CAPACITANCE;
	int DIFF_TERM;
	int DQS_BIAS;
	int IBUF_DELAY_VALUE;
	int IFD_DELAY_VALUE;
	int IOSTANDARD;
	//Verilog Ports in definition order:
	NetFlow* O; // OUTPUT
	NetFlow* I; // INPUT
	NetFlow* IB; // INPUT
	
	prim_class_X_IBUFDS(
		//Verilog Parameters:
		int LOC, // Default: "UNPLACED"
		int CAPACITANCE, // Default: "DONT_CARE"
		int DIFF_TERM, // Default: "FALSE"
		int DQS_BIAS, // Default: "FALSE"
		int IBUF_DELAY_VALUE, // Default: "0"
		int IFD_DELAY_VALUE, // Default: "AUTO"
		int IOSTANDARD, // Default: "DEFAULT"
		//Verilog Ports in definition order:
		NetFlow* O, // OUTPUT
		NetFlow* I, // INPUT
		NetFlow* IB // INPUT
		){
	
	// Assign parameters and ports: 
	//Verilog Parameters:
		this->LOC = LOC; // Default: "UNPLACED"
		this->CAPACITANCE = CAPACITANCE; // Default: "DONT_CARE"
		this->DIFF_TERM = DIFF_TERM; // Default: "FALSE"
		this->DQS_BIAS = DQS_BIAS; // Default: "FALSE"
		this->IBUF_DELAY_VALUE = IBUF_DELAY_VALUE; // Default: "0"
		this->IFD_DELAY_VALUE = IFD_DELAY_VALUE; // Default: "AUTO"
		this->IOSTANDARD = IOSTANDARD; // Default: "DEFAULT"
	//Verilog Ports in definition order:
		this->O = O; // OUTPUT
		this->I = I; // INPUT
		this->IB = IB; // INPUT
	
		register_wait_on_event_nets();
	
	}
	
	void register_wait_on_event_nets(){
	// TODO
	}
	void calculate(int time){
	// TODO
	}
};


class prim_class_X_IBUFDS_DIFF_OUT_IBUFDISABLE{
	//Verilog Parameters:
	int DIFF_TERM;
	int IBUF_LOW_PWR;
	int IOSTANDARD;
	int LOC;
	int USE_IBUFDISABLE;
	//Verilog Ports in definition order:
	NetFlow* O; // OUTPUT
	NetFlow* OB; // OUTPUT
	NetFlow* I; // INPUT
	NetFlow* IB; // INPUT
	NetFlow* IBUFDISABLE; // INPUT
	
	prim_class_X_IBUFDS_DIFF_OUT_IBUFDISABLE(
		//Verilog Parameters:
		int DIFF_TERM, // Default: "FALSE"
		int IBUF_LOW_PWR, // Default: "TRUE"
		int IOSTANDARD, // Default: "DEFAULT"
		int LOC, // Default: "UNPLACED"
		int USE_IBUFDISABLE, // Default: "TRUE"
		//Verilog Ports in definition order:
		NetFlow* O, // OUTPUT
		NetFlow* OB, // OUTPUT
		NetFlow* I, // INPUT
		NetFlow* IB, // INPUT
		NetFlow* IBUFDISABLE // INPUT
		){
	
	// Assign parameters and ports: 
	//Verilog Parameters:
		this->DIFF_TERM = DIFF_TERM; // Default: "FALSE"
		this->IBUF_LOW_PWR = IBUF_LOW_PWR; // Default: "TRUE"
		this->IOSTANDARD = IOSTANDARD; // Default: "DEFAULT"
		this->LOC = LOC; // Default: "UNPLACED"
		this->USE_IBUFDISABLE = USE_IBUFDISABLE; // Default: "TRUE"
	//Verilog Ports in definition order:
		this->O = O; // OUTPUT
		this->OB = OB; // OUTPUT
		this->I = I; // INPUT
		this->IB = IB; // INPUT
		this->IBUFDISABLE = IBUFDISABLE; // INPUT
	
		register_wait_on_event_nets();
	
	}
	
	void register_wait_on_event_nets(){
	// TODO
	}
	void calculate(int time){
	// TODO
	}
};


class prim_class_X_IBUFDS_DLY_ADJ{
	//Verilog Parameters:
	int DELAY_OFFSET;
	int DIFF_TERM;
	int IOSTANDARD;
	int LOC;
	int SIM_TAPDELAY_VALUE;
	int SIM_DELAY0;
	int SIM_DELAY1;
	int SIM_DELAY2;
	int SIM_DELAY3;
	int SIM_DELAY4;
	int SIM_DELAY5;
	int SIM_DELAY6;
	int SIM_DELAY7;
	int SIM_DELAY8;
	int SIM_DELAY9;
	int SIM_DELAY10;
	int SIM_DELAY11;
	int SIM_DELAY12;
	int SIM_DELAY13;
	int SIM_DELAY14;
	int SIM_DELAY15;
	int SIM_DELAY16;
	int SPECTRUM_OFFSET_DELAY;
	//Verilog Ports in definition order:
	NetFlow* O; // OUTPUT
	NetFlow* I; // INPUT
	NetFlow* IB; // INPUT
	NetFlow* S; // INPUT
	
	prim_class_X_IBUFDS_DLY_ADJ(
		//Verilog Parameters:
		int DELAY_OFFSET, // Default: "OFF"
		int DIFF_TERM, // Default: "FALSE"
		int IOSTANDARD, // Default: "DEFAULT"
		int LOC, // Default: "UNPLACED"
		int SIM_TAPDELAY_VALUE, // Default: 200
		int SIM_DELAY0, // Default: 0
		int SIM_DELAY1, // Default: 0
		int SIM_DELAY2, // Default: 0
		int SIM_DELAY3, // Default: 0
		int SIM_DELAY4, // Default: 0
		int SIM_DELAY5, // Default: 0
		int SIM_DELAY6, // Default: 0
		int SIM_DELAY7, // Default: 0
		int SIM_DELAY8, // Default: 0
		int SIM_DELAY9, // Default: 0
		int SIM_DELAY10, // Default: 0
		int SIM_DELAY11, // Default: 0
		int SIM_DELAY12, // Default: 0
		int SIM_DELAY13, // Default: 0
		int SIM_DELAY14, // Default: 0
		int SIM_DELAY15, // Default: 0
		int SIM_DELAY16, // Default: 0
		int SPECTRUM_OFFSET_DELAY, // Default: 1600
		//Verilog Ports in definition order:
		NetFlow* O, // OUTPUT
		NetFlow* I, // INPUT
		NetFlow* IB, // INPUT
		NetFlow* S // INPUT
		){
	
	// Assign parameters and ports: 
	//Verilog Parameters:
		this->DELAY_OFFSET = DELAY_OFFSET; // Default: "OFF"
		this->DIFF_TERM = DIFF_TERM; // Default: "FALSE"
		this->IOSTANDARD = IOSTANDARD; // Default: "DEFAULT"
		this->LOC = LOC; // Default: "UNPLACED"
		this->SIM_TAPDELAY_VALUE = SIM_TAPDELAY_VALUE; // Default: 200
		this->SIM_DELAY0 = SIM_DELAY0; // Default: 0
		this->SIM_DELAY1 = SIM_DELAY1; // Default: 0
		this->SIM_DELAY2 = SIM_DELAY2; // Default: 0
		this->SIM_DELAY3 = SIM_DELAY3; // Default: 0
		this->SIM_DELAY4 = SIM_DELAY4; // Default: 0
		this->SIM_DELAY5 = SIM_DELAY5; // Default: 0
		this->SIM_DELAY6 = SIM_DELAY6; // Default: 0
		this->SIM_DELAY7 = SIM_DELAY7; // Default: 0
		this->SIM_DELAY8 = SIM_DELAY8; // Default: 0
		this->SIM_DELAY9 = SIM_DELAY9; // Default: 0
		this->SIM_DELAY10 = SIM_DELAY10; // Default: 0
		this->SIM_DELAY11 = SIM_DELAY11; // Default: 0
		this->SIM_DELAY12 = SIM_DELAY12; // Default: 0
		this->SIM_DELAY13 = SIM_DELAY13; // Default: 0
		this->SIM_DELAY14 = SIM_DELAY14; // Default: 0
		this->SIM_DELAY15 = SIM_DELAY15; // Default: 0
		this->SIM_DELAY16 = SIM_DELAY16; // Default: 0
		this->SPECTRUM_OFFSET_DELAY = SPECTRUM_OFFSET_DELAY; // Default: 1600
	//Verilog Ports in definition order:
		this->O = O; // OUTPUT
		this->I = I; // INPUT
		this->IB = IB; // INPUT
		this->S = S; // INPUT
	
		register_wait_on_event_nets();
	
	}
	
	void register_wait_on_event_nets(){
	// TODO
	}
	void calculate(int time){
	// TODO
	}
};


class prim_class_X_IBUFDS_GTE2{
	//Verilog Parameters:
	int LOC;
	int CLKCM_CFG;
	int CLKRCV_TRST;
	int CLKSWING_CFG;
	//Verilog Ports in definition order:
	NetFlow* O; // OUTPUT
	NetFlow* ODIV2; // OUTPUT
	NetFlow* CEB; // INPUT
	NetFlow* I; // INPUT
	NetFlow* IB; // INPUT
	
	prim_class_X_IBUFDS_GTE2(
		//Verilog Parameters:
		int LOC, // Default: "UNPLACED"
		int CLKCM_CFG, // Default: "TRUE"
		int CLKRCV_TRST, // Default: "TRUE"
		int CLKSWING_CFG, // Default: 2'b11
		//Verilog Ports in definition order:
		NetFlow* O, // OUTPUT
		NetFlow* ODIV2, // OUTPUT
		NetFlow* CEB, // INPUT
		NetFlow* I, // INPUT
		NetFlow* IB // INPUT
		){
	
	// Assign parameters and ports: 
	//Verilog Parameters:
		this->LOC = LOC; // Default: "UNPLACED"
		this->CLKCM_CFG = CLKCM_CFG; // Default: "TRUE"
		this->CLKRCV_TRST = CLKRCV_TRST; // Default: "TRUE"
		this->CLKSWING_CFG = CLKSWING_CFG; // Default: 2'b11
	//Verilog Ports in definition order:
		this->O = O; // OUTPUT
		this->ODIV2 = ODIV2; // OUTPUT
		this->CEB = CEB; // INPUT
		this->I = I; // INPUT
		this->IB = IB; // INPUT
	
		register_wait_on_event_nets();
	
	}
	
	void register_wait_on_event_nets(){
	// TODO
	}
	void calculate(int time){
	// TODO
	}
};


class prim_class_X_IBUFDS_GTHE1{
	//Verilog Parameters:
	int LOC;
	//Verilog Ports in definition order:
	NetFlow* O; // OUTPUT
	NetFlow* I; // INPUT
	NetFlow* IB; // INPUT
	
	prim_class_X_IBUFDS_GTHE1(
		//Verilog Parameters:
		int LOC, // Default: "UNPLACED"
		//Verilog Ports in definition order:
		NetFlow* O, // OUTPUT
		NetFlow* I, // INPUT
		NetFlow* IB // INPUT
		){
	
	// Assign parameters and ports: 
	//Verilog Parameters:
		this->LOC = LOC; // Default: "UNPLACED"
	//Verilog Ports in definition order:
		this->O = O; // OUTPUT
		this->I = I; // INPUT
		this->IB = IB; // INPUT
	
		register_wait_on_event_nets();
	
	}
	
	void register_wait_on_event_nets(){
	// TODO
	}
	void calculate(int time){
	// TODO
	}
};


class prim_class_X_IBUFDS_GTXE1{
	//Verilog Parameters:
	int CLKCM_CFG;
	int CLKRCV_TRST;
	int REFCLKOUT_DLY;
	int LOC;
	//Verilog Ports in definition order:
	NetFlow* O; // OUTPUT
	NetFlow* ODIV2; // OUTPUT
	NetFlow* CEB; // INPUT
	NetFlow* I; // INPUT
	NetFlow* IB; // INPUT
	
	prim_class_X_IBUFDS_GTXE1(
		//Verilog Parameters:
		int CLKCM_CFG, // Default: "TRUE"
		int CLKRCV_TRST, // Default: "TRUE"
		int REFCLKOUT_DLY, // Default: 10'b0000000000
		int LOC, // Default: "UNPLACED"
		//Verilog Ports in definition order:
		NetFlow* O, // OUTPUT
		NetFlow* ODIV2, // OUTPUT
		NetFlow* CEB, // INPUT
		NetFlow* I, // INPUT
		NetFlow* IB // INPUT
		){
	
	// Assign parameters and ports: 
	//Verilog Parameters:
		this->CLKCM_CFG = CLKCM_CFG; // Default: "TRUE"
		this->CLKRCV_TRST = CLKRCV_TRST; // Default: "TRUE"
		this->REFCLKOUT_DLY = REFCLKOUT_DLY; // Default: 10'b0000000000
		this->LOC = LOC; // Default: "UNPLACED"
	//Verilog Ports in definition order:
		this->O = O; // OUTPUT
		this->ODIV2 = ODIV2; // OUTPUT
		this->CEB = CEB; // INPUT
		this->I = I; // INPUT
		this->IB = IB; // INPUT
	
		register_wait_on_event_nets();
	
	}
	
	void register_wait_on_event_nets(){
	// TODO
	}
	void calculate(int time){
	// TODO
	}
};


class prim_class_X_IBUFDS_IBUFDISABLE{
	//Verilog Parameters:
	int LOC;
	int DIFF_TERM;
	int DQS_BIAS;
	int IBUF_LOW_PWR;
	int IOSTANDARD;
	int USE_IBUFDISABLE;
	//Verilog Ports in definition order:
	NetFlow* O; // OUTPUT
	NetFlow* I; // INPUT
	NetFlow* IB; // INPUT
	NetFlow* IBUFDISABLE; // INPUT
	
	prim_class_X_IBUFDS_IBUFDISABLE(
		//Verilog Parameters:
		int LOC, // Default: "UNPLACED"
		int DIFF_TERM, // Default: "FALSE"
		int DQS_BIAS, // Default: "FALSE"
		int IBUF_LOW_PWR, // Default: "TRUE"
		int IOSTANDARD, // Default: "DEFAULT"
		int USE_IBUFDISABLE, // Default: "TRUE"
		//Verilog Ports in definition order:
		NetFlow* O, // OUTPUT
		NetFlow* I, // INPUT
		NetFlow* IB, // INPUT
		NetFlow* IBUFDISABLE // INPUT
		){
	
	// Assign parameters and ports: 
	//Verilog Parameters:
		this->LOC = LOC; // Default: "UNPLACED"
		this->DIFF_TERM = DIFF_TERM; // Default: "FALSE"
		this->DQS_BIAS = DQS_BIAS; // Default: "FALSE"
		this->IBUF_LOW_PWR = IBUF_LOW_PWR; // Default: "TRUE"
		this->IOSTANDARD = IOSTANDARD; // Default: "DEFAULT"
		this->USE_IBUFDISABLE = USE_IBUFDISABLE; // Default: "TRUE"
	//Verilog Ports in definition order:
		this->O = O; // OUTPUT
		this->I = I; // INPUT
		this->IB = IB; // INPUT
		this->IBUFDISABLE = IBUFDISABLE; // INPUT
	
		register_wait_on_event_nets();
	
	}
	
	void register_wait_on_event_nets(){
	// TODO
	}
	void calculate(int time){
	// TODO
	}
};


class prim_class_X_IBUFDS_IBUFDISABLE_TPWRGT{
	//Verilog Parameters:
	int DIFF_TERM;
	int IBUF_LOW_PWR;
	int IOSTANDARD;
	int LOC;
	int USE_IBUFDISABLE;
	//Verilog Ports in definition order:
	NetFlow* O; // OUTPUT
	NetFlow* I; // INPUT
	NetFlow* IB; // INPUT
	NetFlow* IBUFDISABLE; // INPUT
	NetFlow* TPWRGT; // INPUT
	
	prim_class_X_IBUFDS_IBUFDISABLE_TPWRGT(
		//Verilog Parameters:
		int DIFF_TERM, // Default: "FALSE"
		int IBUF_LOW_PWR, // Default: "TRUE"
		int IOSTANDARD, // Default: "DEFAULT"
		int LOC, // Default: "UNPLACED"
		int USE_IBUFDISABLE, // Default: "TRUE"
		//Verilog Ports in definition order:
		NetFlow* O, // OUTPUT
		NetFlow* I, // INPUT
		NetFlow* IB, // INPUT
		NetFlow* IBUFDISABLE, // INPUT
		NetFlow* TPWRGT // INPUT
		){
	
	// Assign parameters and ports: 
	//Verilog Parameters:
		this->DIFF_TERM = DIFF_TERM; // Default: "FALSE"
		this->IBUF_LOW_PWR = IBUF_LOW_PWR; // Default: "TRUE"
		this->IOSTANDARD = IOSTANDARD; // Default: "DEFAULT"
		this->LOC = LOC; // Default: "UNPLACED"
		this->USE_IBUFDISABLE = USE_IBUFDISABLE; // Default: "TRUE"
	//Verilog Ports in definition order:
		this->O = O; // OUTPUT
		this->I = I; // INPUT
		this->IB = IB; // INPUT
		this->IBUFDISABLE = IBUFDISABLE; // INPUT
		this->TPWRGT = TPWRGT; // INPUT
	
		register_wait_on_event_nets();
	
	}
	
	void register_wait_on_event_nets(){
	// TODO
	}
	void calculate(int time){
	// TODO
	}
};


class prim_class_X_IBUFDS_INTERMDISABLE{
	//Verilog Parameters:
	int LOC;
	int DIFF_TERM;
	int DQS_BIAS;
	int IBUF_LOW_PWR;
	int IOSTANDARD;
	int USE_IBUFDISABLE;
	//Verilog Ports in definition order:
	NetFlow* O; // OUTPUT
	NetFlow* I; // INPUT
	NetFlow* IB; // INPUT
	NetFlow* IBUFDISABLE; // INPUT
	NetFlow* INTERMDISABLE; // INPUT
	
	prim_class_X_IBUFDS_INTERMDISABLE(
		//Verilog Parameters:
		int LOC, // Default: "UNPLACED"
		int DIFF_TERM, // Default: "FALSE"
		int DQS_BIAS, // Default: "FALSE"
		int IBUF_LOW_PWR, // Default: "TRUE"
		int IOSTANDARD, // Default: "DEFAULT"
		int USE_IBUFDISABLE, // Default: "TRUE"
		//Verilog Ports in definition order:
		NetFlow* O, // OUTPUT
		NetFlow* I, // INPUT
		NetFlow* IB, // INPUT
		NetFlow* IBUFDISABLE, // INPUT
		NetFlow* INTERMDISABLE // INPUT
		){
	
	// Assign parameters and ports: 
	//Verilog Parameters:
		this->LOC = LOC; // Default: "UNPLACED"
		this->DIFF_TERM = DIFF_TERM; // Default: "FALSE"
		this->DQS_BIAS = DQS_BIAS; // Default: "FALSE"
		this->IBUF_LOW_PWR = IBUF_LOW_PWR; // Default: "TRUE"
		this->IOSTANDARD = IOSTANDARD; // Default: "DEFAULT"
		this->USE_IBUFDISABLE = USE_IBUFDISABLE; // Default: "TRUE"
	//Verilog Ports in definition order:
		this->O = O; // OUTPUT
		this->I = I; // INPUT
		this->IB = IB; // INPUT
		this->IBUFDISABLE = IBUFDISABLE; // INPUT
		this->INTERMDISABLE = INTERMDISABLE; // INPUT
	
		register_wait_on_event_nets();
	
	}
	
	void register_wait_on_event_nets(){
	// TODO
	}
	void calculate(int time){
	// TODO
	}
};


class prim_class_X_IBUFDS_INTERMDISABLE_TPWRGT{
	//Verilog Parameters:
	int DIFF_TERM;
	int IBUF_LOW_PWR;
	int IOSTANDARD;
	int LOC;
	int USE_IBUFDISABLE;
	//Verilog Ports in definition order:
	NetFlow* O; // OUTPUT
	NetFlow* I; // INPUT
	NetFlow* IB; // INPUT
	NetFlow* IBUFDISABLE; // INPUT
	NetFlow* INTERMDISABLE; // INPUT
	NetFlow* TPWRGT; // INPUT
	
	prim_class_X_IBUFDS_INTERMDISABLE_TPWRGT(
		//Verilog Parameters:
		int DIFF_TERM, // Default: "FALSE"
		int IBUF_LOW_PWR, // Default: "TRUE"
		int IOSTANDARD, // Default: "DEFAULT"
		int LOC, // Default: "UNPLACED"
		int USE_IBUFDISABLE, // Default: "TRUE"
		//Verilog Ports in definition order:
		NetFlow* O, // OUTPUT
		NetFlow* I, // INPUT
		NetFlow* IB, // INPUT
		NetFlow* IBUFDISABLE, // INPUT
		NetFlow* INTERMDISABLE, // INPUT
		NetFlow* TPWRGT // INPUT
		){
	
	// Assign parameters and ports: 
	//Verilog Parameters:
		this->DIFF_TERM = DIFF_TERM; // Default: "FALSE"
		this->IBUF_LOW_PWR = IBUF_LOW_PWR; // Default: "TRUE"
		this->IOSTANDARD = IOSTANDARD; // Default: "DEFAULT"
		this->LOC = LOC; // Default: "UNPLACED"
		this->USE_IBUFDISABLE = USE_IBUFDISABLE; // Default: "TRUE"
	//Verilog Ports in definition order:
		this->O = O; // OUTPUT
		this->I = I; // INPUT
		this->IB = IB; // INPUT
		this->IBUFDISABLE = IBUFDISABLE; // INPUT
		this->INTERMDISABLE = INTERMDISABLE; // INPUT
		this->TPWRGT = TPWRGT; // INPUT
	
		register_wait_on_event_nets();
	
	}
	
	void register_wait_on_event_nets(){
	// TODO
	}
	void calculate(int time){
	// TODO
	}
};


class prim_class_X_IBUF_DLY_ADJ{
	//Verilog Parameters:
	int DELAY_OFFSET;
	int IOSTANDARD;
	int LOC;
	int SIM_TAPDELAY_VALUE;
	int SIM_DELAY0;
	int SIM_DELAY1;
	int SIM_DELAY2;
	int SIM_DELAY3;
	int SIM_DELAY4;
	int SIM_DELAY5;
	int SIM_DELAY6;
	int SIM_DELAY7;
	int SIM_DELAY8;
	int SIM_DELAY9;
	int SIM_DELAY10;
	int SIM_DELAY11;
	int SIM_DELAY12;
	int SIM_DELAY13;
	int SIM_DELAY14;
	int SIM_DELAY15;
	int SIM_DELAY16;
	int SPECTRUM_OFFSET_DELAY;
	//Verilog Ports in definition order:
	NetFlow* O; // OUTPUT
	NetFlow* I; // INPUT
	NetFlow* S; // INPUT
	
	prim_class_X_IBUF_DLY_ADJ(
		//Verilog Parameters:
		int DELAY_OFFSET, // Default: "OFF"
		int IOSTANDARD, // Default: "DEFAULT"
		int LOC, // Default: "UNPLACED"
		int SIM_TAPDELAY_VALUE, // Default: 200
		int SIM_DELAY0, // Default: 0
		int SIM_DELAY1, // Default: 0
		int SIM_DELAY2, // Default: 0
		int SIM_DELAY3, // Default: 0
		int SIM_DELAY4, // Default: 0
		int SIM_DELAY5, // Default: 0
		int SIM_DELAY6, // Default: 0
		int SIM_DELAY7, // Default: 0
		int SIM_DELAY8, // Default: 0
		int SIM_DELAY9, // Default: 0
		int SIM_DELAY10, // Default: 0
		int SIM_DELAY11, // Default: 0
		int SIM_DELAY12, // Default: 0
		int SIM_DELAY13, // Default: 0
		int SIM_DELAY14, // Default: 0
		int SIM_DELAY15, // Default: 0
		int SIM_DELAY16, // Default: 0
		int SPECTRUM_OFFSET_DELAY, // Default: 1600
		//Verilog Ports in definition order:
		NetFlow* O, // OUTPUT
		NetFlow* I, // INPUT
		NetFlow* S // INPUT
		){
	
	// Assign parameters and ports: 
	//Verilog Parameters:
		this->DELAY_OFFSET = DELAY_OFFSET; // Default: "OFF"
		this->IOSTANDARD = IOSTANDARD; // Default: "DEFAULT"
		this->LOC = LOC; // Default: "UNPLACED"
		this->SIM_TAPDELAY_VALUE = SIM_TAPDELAY_VALUE; // Default: 200
		this->SIM_DELAY0 = SIM_DELAY0; // Default: 0
		this->SIM_DELAY1 = SIM_DELAY1; // Default: 0
		this->SIM_DELAY2 = SIM_DELAY2; // Default: 0
		this->SIM_DELAY3 = SIM_DELAY3; // Default: 0
		this->SIM_DELAY4 = SIM_DELAY4; // Default: 0
		this->SIM_DELAY5 = SIM_DELAY5; // Default: 0
		this->SIM_DELAY6 = SIM_DELAY6; // Default: 0
		this->SIM_DELAY7 = SIM_DELAY7; // Default: 0
		this->SIM_DELAY8 = SIM_DELAY8; // Default: 0
		this->SIM_DELAY9 = SIM_DELAY9; // Default: 0
		this->SIM_DELAY10 = SIM_DELAY10; // Default: 0
		this->SIM_DELAY11 = SIM_DELAY11; // Default: 0
		this->SIM_DELAY12 = SIM_DELAY12; // Default: 0
		this->SIM_DELAY13 = SIM_DELAY13; // Default: 0
		this->SIM_DELAY14 = SIM_DELAY14; // Default: 0
		this->SIM_DELAY15 = SIM_DELAY15; // Default: 0
		this->SIM_DELAY16 = SIM_DELAY16; // Default: 0
		this->SPECTRUM_OFFSET_DELAY = SPECTRUM_OFFSET_DELAY; // Default: 1600
	//Verilog Ports in definition order:
		this->O = O; // OUTPUT
		this->I = I; // INPUT
		this->S = S; // INPUT
	
		register_wait_on_event_nets();
	
	}
	
	void register_wait_on_event_nets(){
	// TODO
	}
	void calculate(int time){
	// TODO
	}
};


class prim_class_X_IBUF_IBUFDISABLE{
	//Verilog Parameters:
	int IBUF_LOW_PWR;
	int IOSTANDARD;
	int LOC;
	int USE_IBUFDISABLE;
	//Verilog Ports in definition order:
	NetFlow* O; // OUTPUT
	NetFlow* I; // INPUT
	NetFlow* IBUFDISABLE; // INPUT
	
	prim_class_X_IBUF_IBUFDISABLE(
		//Verilog Parameters:
		int IBUF_LOW_PWR, // Default: "TRUE"
		int IOSTANDARD, // Default: "DEFAULT"
		int LOC, // Default: "UNPLACED"
		int USE_IBUFDISABLE, // Default: "TRUE"
		//Verilog Ports in definition order:
		NetFlow* O, // OUTPUT
		NetFlow* I, // INPUT
		NetFlow* IBUFDISABLE // INPUT
		){
	
	// Assign parameters and ports: 
	//Verilog Parameters:
		this->IBUF_LOW_PWR = IBUF_LOW_PWR; // Default: "TRUE"
		this->IOSTANDARD = IOSTANDARD; // Default: "DEFAULT"
		this->LOC = LOC; // Default: "UNPLACED"
		this->USE_IBUFDISABLE = USE_IBUFDISABLE; // Default: "TRUE"
	//Verilog Ports in definition order:
		this->O = O; // OUTPUT
		this->I = I; // INPUT
		this->IBUFDISABLE = IBUFDISABLE; // INPUT
	
		register_wait_on_event_nets();
	
	}
	
	void register_wait_on_event_nets(){
	// TODO
	}
	void calculate(int time){
	// TODO
	}
};


class prim_class_X_IBUF_IBUFDISABLE_TPWRGT{
	//Verilog Parameters:
	int IBUF_LOW_PWR;
	int IOSTANDARD;
	int LOC;
	int USE_IBUFDISABLE;
	//Verilog Ports in definition order:
	NetFlow* O; // OUTPUT
	NetFlow* I; // INPUT
	NetFlow* IBUFDISABLE; // INPUT
	NetFlow* TPWRGT; // INPUT
	
	prim_class_X_IBUF_IBUFDISABLE_TPWRGT(
		//Verilog Parameters:
		int IBUF_LOW_PWR, // Default: "TRUE"
		int IOSTANDARD, // Default: "DEFAULT"
		int LOC, // Default: "UNPLACED"
		int USE_IBUFDISABLE, // Default: "TRUE"
		//Verilog Ports in definition order:
		NetFlow* O, // OUTPUT
		NetFlow* I, // INPUT
		NetFlow* IBUFDISABLE, // INPUT
		NetFlow* TPWRGT // INPUT
		){
	
	// Assign parameters and ports: 
	//Verilog Parameters:
		this->IBUF_LOW_PWR = IBUF_LOW_PWR; // Default: "TRUE"
		this->IOSTANDARD = IOSTANDARD; // Default: "DEFAULT"
		this->LOC = LOC; // Default: "UNPLACED"
		this->USE_IBUFDISABLE = USE_IBUFDISABLE; // Default: "TRUE"
	//Verilog Ports in definition order:
		this->O = O; // OUTPUT
		this->I = I; // INPUT
		this->IBUFDISABLE = IBUFDISABLE; // INPUT
		this->TPWRGT = TPWRGT; // INPUT
	
		register_wait_on_event_nets();
	
	}
	
	void register_wait_on_event_nets(){
	// TODO
	}
	void calculate(int time){
	// TODO
	}
};


class prim_class_X_IBUF_INTERMDISABLE{
	//Verilog Parameters:
	int IBUF_LOW_PWR;
	int IOSTANDARD;
	int LOC;
	int USE_IBUFDISABLE;
	//Verilog Ports in definition order:
	NetFlow* O; // OUTPUT
	NetFlow* I; // INPUT
	NetFlow* IBUFDISABLE; // INPUT
	NetFlow* INTERMDISABLE; // INPUT
	
	prim_class_X_IBUF_INTERMDISABLE(
		//Verilog Parameters:
		int IBUF_LOW_PWR, // Default: "TRUE"
		int IOSTANDARD, // Default: "DEFAULT"
		int LOC, // Default: "UNPLACED"
		int USE_IBUFDISABLE, // Default: "TRUE"
		//Verilog Ports in definition order:
		NetFlow* O, // OUTPUT
		NetFlow* I, // INPUT
		NetFlow* IBUFDISABLE, // INPUT
		NetFlow* INTERMDISABLE // INPUT
		){
	
	// Assign parameters and ports: 
	//Verilog Parameters:
		this->IBUF_LOW_PWR = IBUF_LOW_PWR; // Default: "TRUE"
		this->IOSTANDARD = IOSTANDARD; // Default: "DEFAULT"
		this->LOC = LOC; // Default: "UNPLACED"
		this->USE_IBUFDISABLE = USE_IBUFDISABLE; // Default: "TRUE"
	//Verilog Ports in definition order:
		this->O = O; // OUTPUT
		this->I = I; // INPUT
		this->IBUFDISABLE = IBUFDISABLE; // INPUT
		this->INTERMDISABLE = INTERMDISABLE; // INPUT
	
		register_wait_on_event_nets();
	
	}
	
	void register_wait_on_event_nets(){
	// TODO
	}
	void calculate(int time){
	// TODO
	}
};


class prim_class_X_IBUF_INTERMDISABLE_TPWRGT{
	//Verilog Parameters:
	int IBUF_LOW_PWR;
	int IOSTANDARD;
	int LOC;
	int USE_IBUFDISABLE;
	//Verilog Ports in definition order:
	NetFlow* O; // OUTPUT
	NetFlow* I; // INPUT
	NetFlow* IBUFDISABLE; // INPUT
	NetFlow* INTERMDISABLE; // INPUT
	NetFlow* TPWRGT; // INPUT
	
	prim_class_X_IBUF_INTERMDISABLE_TPWRGT(
		//Verilog Parameters:
		int IBUF_LOW_PWR, // Default: "TRUE"
		int IOSTANDARD, // Default: "DEFAULT"
		int LOC, // Default: "UNPLACED"
		int USE_IBUFDISABLE, // Default: "TRUE"
		//Verilog Ports in definition order:
		NetFlow* O, // OUTPUT
		NetFlow* I, // INPUT
		NetFlow* IBUFDISABLE, // INPUT
		NetFlow* INTERMDISABLE, // INPUT
		NetFlow* TPWRGT // INPUT
		){
	
	// Assign parameters and ports: 
	//Verilog Parameters:
		this->IBUF_LOW_PWR = IBUF_LOW_PWR; // Default: "TRUE"
		this->IOSTANDARD = IOSTANDARD; // Default: "DEFAULT"
		this->LOC = LOC; // Default: "UNPLACED"
		this->USE_IBUFDISABLE = USE_IBUFDISABLE; // Default: "TRUE"
	//Verilog Ports in definition order:
		this->O = O; // OUTPUT
		this->I = I; // INPUT
		this->IBUFDISABLE = IBUFDISABLE; // INPUT
		this->INTERMDISABLE = INTERMDISABLE; // INPUT
		this->TPWRGT = TPWRGT; // INPUT
	
		register_wait_on_event_nets();
	
	}
	
	void register_wait_on_event_nets(){
	// TODO
	}
	void calculate(int time){
	// TODO
	}
};


class prim_class_X_ICAPE2{
	//Verilog Parameters:
	int DEVICE_ID;
	int ICAP_WIDTH;
	int SIM_CFG_FILE_NAME;
	int LOC;
	//Verilog Ports in definition order:
	NetFlow* O; // OUTPUT
	NetFlow* CLK; // INPUT
	NetFlow* CSIB; // INPUT
	NetFlow* I; // INPUT
	NetFlow* RDWRB; // INPUT
	
	prim_class_X_ICAPE2(
		//Verilog Parameters:
		int DEVICE_ID, // Default: 32'h03651093
		int ICAP_WIDTH, // Default: "X32"
		int SIM_CFG_FILE_NAME, // Default: "NONE"
		int LOC, // Default: "UNPLACED"
		//Verilog Ports in definition order:
		NetFlow* O, // OUTPUT
		NetFlow* CLK, // INPUT
		NetFlow* CSIB, // INPUT
		NetFlow* I, // INPUT
		NetFlow* RDWRB // INPUT
		){
	
	// Assign parameters and ports: 
	//Verilog Parameters:
		this->DEVICE_ID = DEVICE_ID; // Default: 32'h03651093
		this->ICAP_WIDTH = ICAP_WIDTH; // Default: "X32"
		this->SIM_CFG_FILE_NAME = SIM_CFG_FILE_NAME; // Default: "NONE"
		this->LOC = LOC; // Default: "UNPLACED"
	//Verilog Ports in definition order:
		this->O = O; // OUTPUT
		this->CLK = CLK; // INPUT
		this->CSIB = CSIB; // INPUT
		this->I = I; // INPUT
		this->RDWRB = RDWRB; // INPUT
	
		register_wait_on_event_nets();
	
	}
	
	void register_wait_on_event_nets(){
	// TODO
	}
	void calculate(int time){
	// TODO
	}
};


class prim_class_X_ICAP_SPARTAN6{
	//Verilog Parameters:
	int DEVICE_ID;
	int LOC;
	int SIM_CFG_FILE_NAME;
	//Verilog Ports in definition order:
	NetFlow* BUSY; // OUTPUT
	NetFlow* O; // OUTPUT
	NetFlow* CE; // INPUT
	NetFlow* CLK; // INPUT
	NetFlow* I; // INPUT
	NetFlow* WRITE; // INPUT
	
	prim_class_X_ICAP_SPARTAN6(
		//Verilog Parameters:
		int DEVICE_ID, // Default: 32'h04000093
		int LOC, // Default: "UNPLACED"
		int SIM_CFG_FILE_NAME, // Default: "NONE"
		//Verilog Ports in definition order:
		NetFlow* BUSY, // OUTPUT
		NetFlow* O, // OUTPUT
		NetFlow* CE, // INPUT
		NetFlow* CLK, // INPUT
		NetFlow* I, // INPUT
		NetFlow* WRITE // INPUT
		){
	
	// Assign parameters and ports: 
	//Verilog Parameters:
		this->DEVICE_ID = DEVICE_ID; // Default: 32'h04000093
		this->LOC = LOC; // Default: "UNPLACED"
		this->SIM_CFG_FILE_NAME = SIM_CFG_FILE_NAME; // Default: "NONE"
	//Verilog Ports in definition order:
		this->BUSY = BUSY; // OUTPUT
		this->O = O; // OUTPUT
		this->CE = CE; // INPUT
		this->CLK = CLK; // INPUT
		this->I = I; // INPUT
		this->WRITE = WRITE; // INPUT
	
		register_wait_on_event_nets();
	
	}
	
	void register_wait_on_event_nets(){
	// TODO
	}
	void calculate(int time){
	// TODO
	}
};


class prim_class_X_ICAP_VIRTEX6{
	//Verilog Parameters:
	int DEVICE_ID;
	int LOC;
	int ICAP_WIDTH;
	int SIM_CFG_FILE_NAME;
	//Verilog Ports in definition order:
	NetFlow* BUSY; // OUTPUT
	NetFlow* O; // OUTPUT
	NetFlow* CLK; // INPUT
	NetFlow* CSB; // INPUT
	NetFlow* I; // INPUT
	NetFlow* RDWRB; // INPUT
	
	prim_class_X_ICAP_VIRTEX6(
		//Verilog Parameters:
		int DEVICE_ID, // Default: 32'h04244093
		int LOC, // Default: "UNPLACED"
		int ICAP_WIDTH, // Default: "X8"
		int SIM_CFG_FILE_NAME, // Default: "NONE"
		//Verilog Ports in definition order:
		NetFlow* BUSY, // OUTPUT
		NetFlow* O, // OUTPUT
		NetFlow* CLK, // INPUT
		NetFlow* CSB, // INPUT
		NetFlow* I, // INPUT
		NetFlow* RDWRB // INPUT
		){
	
	// Assign parameters and ports: 
	//Verilog Parameters:
		this->DEVICE_ID = DEVICE_ID; // Default: 32'h04244093
		this->LOC = LOC; // Default: "UNPLACED"
		this->ICAP_WIDTH = ICAP_WIDTH; // Default: "X8"
		this->SIM_CFG_FILE_NAME = SIM_CFG_FILE_NAME; // Default: "NONE"
	//Verilog Ports in definition order:
		this->BUSY = BUSY; // OUTPUT
		this->O = O; // OUTPUT
		this->CLK = CLK; // INPUT
		this->CSB = CSB; // INPUT
		this->I = I; // INPUT
		this->RDWRB = RDWRB; // INPUT
	
		register_wait_on_event_nets();
	
	}
	
	void register_wait_on_event_nets(){
	// TODO
	}
	void calculate(int time){
	// TODO
	}
};


class prim_class_X_IDDR{
	//Verilog Parameters:
	int DDR_CLK_EDGE;
	int INIT_Q1;
	int INIT_Q2;
	int SRTYPE;
	int LOC;
	int MSGON;
	int XON;
	//Verilog Ports in definition order:
	NetFlow* Q1; // OUTPUT
	NetFlow* Q2; // OUTPUT
	NetFlow* C; // INPUT
	NetFlow* CE; // INPUT
	NetFlow* D; // INPUT
	NetFlow* R; // INPUT
	NetFlow* S; // INPUT
	
	prim_class_X_IDDR(
		//Verilog Parameters:
		int DDR_CLK_EDGE, // Default: "OPPOSITE_EDGE"
		int INIT_Q1, // Default: 1'b0
		int INIT_Q2, // Default: 1'b0
		int SRTYPE, // Default: "SYNC"
		int LOC, // Default: "UNPLACED"
		int MSGON, // Default: "TRUE"
		int XON, // Default: "TRUE"
		//Verilog Ports in definition order:
		NetFlow* Q1, // OUTPUT
		NetFlow* Q2, // OUTPUT
		NetFlow* C, // INPUT
		NetFlow* CE, // INPUT
		NetFlow* D, // INPUT
		NetFlow* R, // INPUT
		NetFlow* S // INPUT
		){
	
	// Assign parameters and ports: 
	//Verilog Parameters:
		this->DDR_CLK_EDGE = DDR_CLK_EDGE; // Default: "OPPOSITE_EDGE"
		this->INIT_Q1 = INIT_Q1; // Default: 1'b0
		this->INIT_Q2 = INIT_Q2; // Default: 1'b0
		this->SRTYPE = SRTYPE; // Default: "SYNC"
		this->LOC = LOC; // Default: "UNPLACED"
		this->MSGON = MSGON; // Default: "TRUE"
		this->XON = XON; // Default: "TRUE"
	//Verilog Ports in definition order:
		this->Q1 = Q1; // OUTPUT
		this->Q2 = Q2; // OUTPUT
		this->C = C; // INPUT
		this->CE = CE; // INPUT
		this->D = D; // INPUT
		this->R = R; // INPUT
		this->S = S; // INPUT
	
		register_wait_on_event_nets();
	
	}
	
	void register_wait_on_event_nets(){
	// TODO
	}
	void calculate(int time){
	// TODO
	}
};


class prim_class_X_IDDR2{
	//Verilog Parameters:
	int DDR_ALIGNMENT;
	int INIT_Q0;
	int INIT_Q1;
	int LOC;
	int SRTYPE;
	//Verilog Ports in definition order:
	NetFlow* Q0; // OUTPUT
	NetFlow* Q1; // OUTPUT
	NetFlow* C0; // INPUT
	NetFlow* C1; // INPUT
	NetFlow* CE; // INPUT
	NetFlow* D; // INPUT
	NetFlow* R; // INPUT
	NetFlow* S; // INPUT
	
	prim_class_X_IDDR2(
		//Verilog Parameters:
		int DDR_ALIGNMENT, // Default: "NONE"
		int INIT_Q0, // Default: 1'b0
		int INIT_Q1, // Default: 1'b0
		int LOC, // Default: "UNPLACED"
		int SRTYPE, // Default: "SYNC"
		//Verilog Ports in definition order:
		NetFlow* Q0, // OUTPUT
		NetFlow* Q1, // OUTPUT
		NetFlow* C0, // INPUT
		NetFlow* C1, // INPUT
		NetFlow* CE, // INPUT
		NetFlow* D, // INPUT
		NetFlow* R, // INPUT
		NetFlow* S // INPUT
		){
	
	// Assign parameters and ports: 
	//Verilog Parameters:
		this->DDR_ALIGNMENT = DDR_ALIGNMENT; // Default: "NONE"
		this->INIT_Q0 = INIT_Q0; // Default: 1'b0
		this->INIT_Q1 = INIT_Q1; // Default: 1'b0
		this->LOC = LOC; // Default: "UNPLACED"
		this->SRTYPE = SRTYPE; // Default: "SYNC"
	//Verilog Ports in definition order:
		this->Q0 = Q0; // OUTPUT
		this->Q1 = Q1; // OUTPUT
		this->C0 = C0; // INPUT
		this->C1 = C1; // INPUT
		this->CE = CE; // INPUT
		this->D = D; // INPUT
		this->R = R; // INPUT
		this->S = S; // INPUT
	
		register_wait_on_event_nets();
	
	}
	
	void register_wait_on_event_nets(){
	// TODO
	}
	void calculate(int time){
	// TODO
	}
};


class prim_class_X_IDDR_2CLK{
	//Verilog Parameters:
	int DDR_CLK_EDGE;
	int INIT_Q1;
	int INIT_Q2;
	int SRTYPE;
	int LOC;
	//Verilog Ports in definition order:
	NetFlow* Q1; // OUTPUT
	NetFlow* Q2; // OUTPUT
	NetFlow* C; // INPUT
	NetFlow* CB; // INPUT
	NetFlow* CE; // INPUT
	NetFlow* D; // INPUT
	NetFlow* R; // INPUT
	NetFlow* S; // INPUT
	
	prim_class_X_IDDR_2CLK(
		//Verilog Parameters:
		int DDR_CLK_EDGE, // Default: "OPPOSITE_EDGE"
		int INIT_Q1, // Default: 1'b0
		int INIT_Q2, // Default: 1'b0
		int SRTYPE, // Default: "SYNC"
		int LOC, // Default: "UNPLACED"
		//Verilog Ports in definition order:
		NetFlow* Q1, // OUTPUT
		NetFlow* Q2, // OUTPUT
		NetFlow* C, // INPUT
		NetFlow* CB, // INPUT
		NetFlow* CE, // INPUT
		NetFlow* D, // INPUT
		NetFlow* R, // INPUT
		NetFlow* S // INPUT
		){
	
	// Assign parameters and ports: 
	//Verilog Parameters:
		this->DDR_CLK_EDGE = DDR_CLK_EDGE; // Default: "OPPOSITE_EDGE"
		this->INIT_Q1 = INIT_Q1; // Default: 1'b0
		this->INIT_Q2 = INIT_Q2; // Default: 1'b0
		this->SRTYPE = SRTYPE; // Default: "SYNC"
		this->LOC = LOC; // Default: "UNPLACED"
	//Verilog Ports in definition order:
		this->Q1 = Q1; // OUTPUT
		this->Q2 = Q2; // OUTPUT
		this->C = C; // INPUT
		this->CB = CB; // INPUT
		this->CE = CE; // INPUT
		this->D = D; // INPUT
		this->R = R; // INPUT
		this->S = S; // INPUT
	
		register_wait_on_event_nets();
	
	}
	
	void register_wait_on_event_nets(){
	// TODO
	}
	void calculate(int time){
	// TODO
	}
};


class prim_class_X_IDELAY{
	//Verilog Parameters:
	int IOBDELAY_TYPE;
	int IOBDELAY_VALUE;
	int LOC;
	int SIM_DELAY_D;
	int SIM_TAPDELAY_VALUE;
	//Verilog Ports in definition order:
	NetFlow* O; // OUTPUT
	NetFlow* C; // INPUT
	NetFlow* CE; // INPUT
	NetFlow* I; // INPUT
	NetFlow* INC; // INPUT
	NetFlow* RST; // INPUT
	
	prim_class_X_IDELAY(
		//Verilog Parameters:
		int IOBDELAY_TYPE, // Default: "DEFAULT"
		int IOBDELAY_VALUE, // Default: 0
		int LOC, // Default: "UNPLACED"
		int SIM_DELAY_D, // Default: 0
		int SIM_TAPDELAY_VALUE, // Default: 75
		//Verilog Ports in definition order:
		NetFlow* O, // OUTPUT
		NetFlow* C, // INPUT
		NetFlow* CE, // INPUT
		NetFlow* I, // INPUT
		NetFlow* INC, // INPUT
		NetFlow* RST // INPUT
		){
	
	// Assign parameters and ports: 
	//Verilog Parameters:
		this->IOBDELAY_TYPE = IOBDELAY_TYPE; // Default: "DEFAULT"
		this->IOBDELAY_VALUE = IOBDELAY_VALUE; // Default: 0
		this->LOC = LOC; // Default: "UNPLACED"
		this->SIM_DELAY_D = SIM_DELAY_D; // Default: 0
		this->SIM_TAPDELAY_VALUE = SIM_TAPDELAY_VALUE; // Default: 75
	//Verilog Ports in definition order:
		this->O = O; // OUTPUT
		this->C = C; // INPUT
		this->CE = CE; // INPUT
		this->I = I; // INPUT
		this->INC = INC; // INPUT
		this->RST = RST; // INPUT
	
		register_wait_on_event_nets();
	
	}
	
	void register_wait_on_event_nets(){
	// TODO
	}
	void calculate(int time){
	// TODO
	}
};


class prim_class_X_IDELAYCTRL{
	//Verilog Parameters:
	int LOC;
	//Verilog Ports in definition order:
	NetFlow* RDY; // OUTPUT
	NetFlow* REFCLK; // INPUT
	NetFlow* RST; // INPUT
	
	prim_class_X_IDELAYCTRL(
		//Verilog Parameters:
		int LOC, // Default: "UNPLACED"
		//Verilog Ports in definition order:
		NetFlow* RDY, // OUTPUT
		NetFlow* REFCLK, // INPUT
		NetFlow* RST // INPUT
		){
	
	// Assign parameters and ports: 
	//Verilog Parameters:
		this->LOC = LOC; // Default: "UNPLACED"
	//Verilog Ports in definition order:
		this->RDY = RDY; // OUTPUT
		this->REFCLK = REFCLK; // INPUT
		this->RST = RST; // INPUT
	
		register_wait_on_event_nets();
	
	}
	
	void register_wait_on_event_nets(){
	// TODO
	}
	void calculate(int time){
	// TODO
	}
};


class prim_class_X_GTX_DUAL{
	//Verilog Parameters:
	int LOC;
	int AC_CAP_DIS_0;
	int AC_CAP_DIS_1;
	int CHAN_BOND_KEEP_ALIGN_0;
	int CHAN_BOND_KEEP_ALIGN_1;
	int CHAN_BOND_MODE_0;
	int CHAN_BOND_MODE_1;
	int CHAN_BOND_SEQ_2_USE_0;
	int CHAN_BOND_SEQ_2_USE_1;
	int CLKINDC_B;
	int CLKRCV_TRST;
	int CLK_CORRECT_USE_0;
	int CLK_CORRECT_USE_1;
	int CLK_COR_INSERT_IDLE_FLAG_0;
	int CLK_COR_INSERT_IDLE_FLAG_1;
	int CLK_COR_KEEP_IDLE_0;
	int CLK_COR_KEEP_IDLE_1;
	int CLK_COR_PRECEDENCE_0;
	int CLK_COR_PRECEDENCE_1;
	int CLK_COR_SEQ_2_USE_0;
	int CLK_COR_SEQ_2_USE_1;
	int COMMA_DOUBLE_0;
	int COMMA_DOUBLE_1;
	int DEC_MCOMMA_DETECT_0;
	int DEC_MCOMMA_DETECT_1;
	int DEC_PCOMMA_DETECT_0;
	int DEC_PCOMMA_DETECT_1;
	int DEC_VALID_COMMA_ONLY_0;
	int DEC_VALID_COMMA_ONLY_1;
	int MCOMMA_DETECT_0;
	int MCOMMA_DETECT_1;
	int OVERSAMPLE_MODE;
	int PCI_EXPRESS_MODE_0;
	int PCI_EXPRESS_MODE_1;
	int PCOMMA_DETECT_0;
	int PCOMMA_DETECT_1;
	int PLL_FB_DCCEN;
	int PLL_SATA_0;
	int PLL_SATA_1;
	int RCV_TERM_GND_0;
	int RCV_TERM_GND_1;
	int RCV_TERM_VTTRX_0;
	int RCV_TERM_VTTRX_1;
	int RXGEARBOX_USE_0;
	int RXGEARBOX_USE_1;
	int RX_BUFFER_USE_0;
	int RX_BUFFER_USE_1;
	int RX_DECODE_SEQ_MATCH_0;
	int RX_DECODE_SEQ_MATCH_1;
	int RX_EN_IDLE_HOLD_CDR;
	int RX_EN_IDLE_HOLD_DFE_0;
	int RX_EN_IDLE_HOLD_DFE_1;
	int RX_EN_IDLE_RESET_BUF_0;
	int RX_EN_IDLE_RESET_BUF_1;
	int RX_EN_IDLE_RESET_FR;
	int RX_EN_IDLE_RESET_PH;
	int RX_LOSS_OF_SYNC_FSM_0;
	int RX_LOSS_OF_SYNC_FSM_1;
	int RX_SLIDE_MODE_0;
	int RX_SLIDE_MODE_1;
	int RX_STATUS_FMT_0;
	int RX_STATUS_FMT_1;
	int RX_XCLK_SEL_0;
	int RX_XCLK_SEL_1;
	int SIM_MODE;
	int SIM_PLL_PERDIV2;
	int SIM_RECEIVER_DETECT_PASS_0;
	int SIM_RECEIVER_DETECT_PASS_1;
	int TERMINATION_OVRD;
	int TXGEARBOX_USE_0;
	int TXGEARBOX_USE_1;
	int TX_BUFFER_USE_0;
	int TX_BUFFER_USE_1;
	int TX_XCLK_SEL_0;
	int TX_XCLK_SEL_1;
	int TRANS_TIME_FROM_P2_0;
	int TRANS_TIME_FROM_P2_1;
	int TX_DETECT_RX_CFG_0;
	int TX_DETECT_RX_CFG_1;
	int PMA_TX_CFG_0;
	int PMA_TX_CFG_1;
	int CM_TRIM_0;
	int CM_TRIM_1;
	int PLL_COM_CFG;
	int PMA_RX_CFG_0;
	int PMA_RX_CFG_1;
	int PMA_CDR_SCAN_0;
	int PMA_CDR_SCAN_1;
	int GEARBOX_ENDEC_0;
	int GEARBOX_ENDEC_1;
	int OOBDETECT_THRESHOLD_0;
	int OOBDETECT_THRESHOLD_1;
	int PLL_LKDET_CFG;
	int PLL_TDCC_CFG;
	int SATA_BURST_VAL_0;
	int SATA_BURST_VAL_1;
	int SATA_IDLE_VAL_0;
	int SATA_IDLE_VAL_1;
	int TXRX_INVERT_0;
	int TXRX_INVERT_1;
	int TX_IDLE_DELAY_0;
	int TX_IDLE_DELAY_1;
	int PRBS_ERR_THRESHOLD_0;
	int PRBS_ERR_THRESHOLD_1;
	int CHAN_BOND_SEQ_1_ENABLE_0;
	int CHAN_BOND_SEQ_1_ENABLE_1;
	int CHAN_BOND_SEQ_2_ENABLE_0;
	int CHAN_BOND_SEQ_2_ENABLE_1;
	int CLK_COR_SEQ_1_ENABLE_0;
	int CLK_COR_SEQ_1_ENABLE_1;
	int CLK_COR_SEQ_2_ENABLE_0;
	int CLK_COR_SEQ_2_ENABLE_1;
	int COM_BURST_VAL_0;
	int COM_BURST_VAL_1;
	int RX_IDLE_HI_CNT_0;
	int RX_IDLE_HI_CNT_1;
	int RX_IDLE_LO_CNT_0;
	int RX_IDLE_LO_CNT_1;
	int CDR_PH_ADJ_TIME;
	int DFE_CAL_TIME;
	int TERMINATION_CTRL;
	int PMA_COM_CFG;
	int PMA_RXSYNC_CFG_0;
	int PMA_RXSYNC_CFG_1;
	int PLL_CP_CFG;
	int TRANS_TIME_NON_P2_0;
	int TRANS_TIME_NON_P2_1;
	int CHAN_BOND_SEQ_1_1_0;
	int CHAN_BOND_SEQ_1_1_1;
	int CHAN_BOND_SEQ_1_2_0;
	int CHAN_BOND_SEQ_1_2_1;
	int CHAN_BOND_SEQ_1_3_0;
	int CHAN_BOND_SEQ_1_3_1;
	int CHAN_BOND_SEQ_1_4_0;
	int CHAN_BOND_SEQ_1_4_1;
	int CHAN_BOND_SEQ_2_1_0;
	int CHAN_BOND_SEQ_2_1_1;
	int CHAN_BOND_SEQ_2_2_0;
	int CHAN_BOND_SEQ_2_2_1;
	int CHAN_BOND_SEQ_2_3_0;
	int CHAN_BOND_SEQ_2_3_1;
	int CHAN_BOND_SEQ_2_4_0;
	int CHAN_BOND_SEQ_2_4_1;
	int CLK_COR_SEQ_1_1_0;
	int CLK_COR_SEQ_1_1_1;
	int CLK_COR_SEQ_1_2_0;
	int CLK_COR_SEQ_1_2_1;
	int CLK_COR_SEQ_1_3_0;
	int CLK_COR_SEQ_1_3_1;
	int CLK_COR_SEQ_1_4_0;
	int CLK_COR_SEQ_1_4_1;
	int CLK_COR_SEQ_2_1_0;
	int CLK_COR_SEQ_2_1_1;
	int CLK_COR_SEQ_2_2_0;
	int CLK_COR_SEQ_2_2_1;
	int CLK_COR_SEQ_2_3_0;
	int CLK_COR_SEQ_2_3_1;
	int CLK_COR_SEQ_2_4_0;
	int CLK_COR_SEQ_2_4_1;
	int COMMA_10B_ENABLE_0;
	int COMMA_10B_ENABLE_1;
	int DFE_CFG_0;
	int DFE_CFG_1;
	int MCOMMA_10B_VALUE_0;
	int MCOMMA_10B_VALUE_1;
	int PCOMMA_10B_VALUE_0;
	int PCOMMA_10B_VALUE_1;
	int TRANS_TIME_TO_P2_0;
	int TRANS_TIME_TO_P2_1;
	int ALIGN_COMMA_WORD_0;
	int ALIGN_COMMA_WORD_1;
	int CB2_INH_CC_PERIOD_0;
	int CB2_INH_CC_PERIOD_1;
	int CHAN_BOND_1_MAX_SKEW_0;
	int CHAN_BOND_1_MAX_SKEW_1;
	int CHAN_BOND_2_MAX_SKEW_0;
	int CHAN_BOND_2_MAX_SKEW_1;
	int CHAN_BOND_LEVEL_0;
	int CHAN_BOND_LEVEL_1;
	int CHAN_BOND_SEQ_LEN_0;
	int CHAN_BOND_SEQ_LEN_1;
	int CLK25_DIVIDER;
	int CLK_COR_ADJ_LEN_0;
	int CLK_COR_ADJ_LEN_1;
	int CLK_COR_DET_LEN_0;
	int CLK_COR_DET_LEN_1;
	int CLK_COR_MAX_LAT_0;
	int CLK_COR_MAX_LAT_1;
	int CLK_COR_MIN_LAT_0;
	int CLK_COR_MIN_LAT_1;
	int CLK_COR_REPEAT_WAIT_0;
	int CLK_COR_REPEAT_WAIT_1;
	int OOB_CLK_DIVIDER;
	int PLL_DIVSEL_FB;
	int PLL_DIVSEL_REF;
	int PLL_RXDIVSEL_OUT_0;
	int PLL_RXDIVSEL_OUT_1;
	int PLL_TXDIVSEL_OUT_0;
	int PLL_TXDIVSEL_OUT_1;
	int RX_LOS_INVALID_INCR_0;
	int RX_LOS_INVALID_INCR_1;
	int RX_LOS_THRESHOLD_0;
	int RX_LOS_THRESHOLD_1;
	int SATA_MAX_BURST_0;
	int SATA_MAX_BURST_1;
	int SATA_MAX_INIT_0;
	int SATA_MAX_INIT_1;
	int SATA_MAX_WAKE_0;
	int SATA_MAX_WAKE_1;
	int SATA_MIN_BURST_0;
	int SATA_MIN_BURST_1;
	int SATA_MIN_INIT_0;
	int SATA_MIN_INIT_1;
	int SATA_MIN_WAKE_0;
	int SATA_MIN_WAKE_1;
	int SIM_GTXRESET_SPEEDUP;
	int TERMINATION_IMP_0;
	int TERMINATION_IMP_1;
	//Verilog Ports in definition order:
	NetFlow* DFECLKDLYADJMONITOR0; // OUTPUT
	NetFlow* DFECLKDLYADJMONITOR1; // OUTPUT
	NetFlow* DFEEYEDACMONITOR0; // OUTPUT
	NetFlow* DFEEYEDACMONITOR1; // OUTPUT
	NetFlow* DFESENSCAL0; // OUTPUT
	NetFlow* DFESENSCAL1; // OUTPUT
	NetFlow* DFETAP1MONITOR0; // OUTPUT
	NetFlow* DFETAP1MONITOR1; // OUTPUT
	NetFlow* DFETAP2MONITOR0; // OUTPUT
	NetFlow* DFETAP2MONITOR1; // OUTPUT
	NetFlow* DFETAP3MONITOR0; // OUTPUT
	NetFlow* DFETAP3MONITOR1; // OUTPUT
	NetFlow* DFETAP4MONITOR0; // OUTPUT
	NetFlow* DFETAP4MONITOR1; // OUTPUT
	NetFlow* DO; // OUTPUT
	NetFlow* DRDY; // OUTPUT
	NetFlow* PHYSTATUS0; // OUTPUT
	NetFlow* PHYSTATUS1; // OUTPUT
	NetFlow* PLLLKDET; // OUTPUT
	NetFlow* REFCLKOUT; // OUTPUT
	NetFlow* RESETDONE0; // OUTPUT
	NetFlow* RESETDONE1; // OUTPUT
	NetFlow* RXBUFSTATUS0; // OUTPUT
	NetFlow* RXBUFSTATUS1; // OUTPUT
	NetFlow* RXBYTEISALIGNED0; // OUTPUT
	NetFlow* RXBYTEISALIGNED1; // OUTPUT
	NetFlow* RXBYTEREALIGN0; // OUTPUT
	NetFlow* RXBYTEREALIGN1; // OUTPUT
	NetFlow* RXCHANBONDSEQ0; // OUTPUT
	NetFlow* RXCHANBONDSEQ1; // OUTPUT
	NetFlow* RXCHANISALIGNED0; // OUTPUT
	NetFlow* RXCHANISALIGNED1; // OUTPUT
	NetFlow* RXCHANREALIGN0; // OUTPUT
	NetFlow* RXCHANREALIGN1; // OUTPUT
	NetFlow* RXCHARISCOMMA0; // OUTPUT
	NetFlow* RXCHARISCOMMA1; // OUTPUT
	NetFlow* RXCHARISK0; // OUTPUT
	NetFlow* RXCHARISK1; // OUTPUT
	NetFlow* RXCHBONDO0; // OUTPUT
	NetFlow* RXCHBONDO1; // OUTPUT
	NetFlow* RXCLKCORCNT0; // OUTPUT
	NetFlow* RXCLKCORCNT1; // OUTPUT
	NetFlow* RXCOMMADET0; // OUTPUT
	NetFlow* RXCOMMADET1; // OUTPUT
	NetFlow* RXDATA0; // OUTPUT
	NetFlow* RXDATA1; // OUTPUT
	NetFlow* RXDATAVALID0; // OUTPUT
	NetFlow* RXDATAVALID1; // OUTPUT
	NetFlow* RXDISPERR0; // OUTPUT
	NetFlow* RXDISPERR1; // OUTPUT
	NetFlow* RXELECIDLE0; // OUTPUT
	NetFlow* RXELECIDLE1; // OUTPUT
	NetFlow* RXHEADER0; // OUTPUT
	NetFlow* RXHEADER1; // OUTPUT
	NetFlow* RXHEADERVALID0; // OUTPUT
	NetFlow* RXHEADERVALID1; // OUTPUT
	NetFlow* RXLOSSOFSYNC0; // OUTPUT
	NetFlow* RXLOSSOFSYNC1; // OUTPUT
	NetFlow* RXNOTINTABLE0; // OUTPUT
	NetFlow* RXNOTINTABLE1; // OUTPUT
	NetFlow* RXOVERSAMPLEERR0; // OUTPUT
	NetFlow* RXOVERSAMPLEERR1; // OUTPUT
	NetFlow* RXPRBSERR0; // OUTPUT
	NetFlow* RXPRBSERR1; // OUTPUT
	NetFlow* RXRECCLK0; // OUTPUT
	NetFlow* RXRECCLK1; // OUTPUT
	NetFlow* RXRUNDISP0; // OUTPUT
	NetFlow* RXRUNDISP1; // OUTPUT
	NetFlow* RXSTARTOFSEQ0; // OUTPUT
	NetFlow* RXSTARTOFSEQ1; // OUTPUT
	NetFlow* RXSTATUS0; // OUTPUT
	NetFlow* RXSTATUS1; // OUTPUT
	NetFlow* RXVALID0; // OUTPUT
	NetFlow* RXVALID1; // OUTPUT
	NetFlow* TXBUFSTATUS0; // OUTPUT
	NetFlow* TXBUFSTATUS1; // OUTPUT
	NetFlow* TXGEARBOXREADY0; // OUTPUT
	NetFlow* TXGEARBOXREADY1; // OUTPUT
	NetFlow* TXKERR0; // OUTPUT
	NetFlow* TXKERR1; // OUTPUT
	NetFlow* TXN0; // OUTPUT
	NetFlow* TXN1; // OUTPUT
	NetFlow* TXOUTCLK0; // OUTPUT
	NetFlow* TXOUTCLK1; // OUTPUT
	NetFlow* TXP0; // OUTPUT
	NetFlow* TXP1; // OUTPUT
	NetFlow* TXRUNDISP0; // OUTPUT
	NetFlow* TXRUNDISP1; // OUTPUT
	NetFlow* CLKIN; // INPUT
	NetFlow* DADDR; // INPUT
	NetFlow* DCLK; // INPUT
	NetFlow* DEN; // INPUT
	NetFlow* DFECLKDLYADJ0; // INPUT
	NetFlow* DFECLKDLYADJ1; // INPUT
	NetFlow* DFETAP10; // INPUT
	NetFlow* DFETAP11; // INPUT
	NetFlow* DFETAP20; // INPUT
	NetFlow* DFETAP21; // INPUT
	NetFlow* DFETAP30; // INPUT
	NetFlow* DFETAP31; // INPUT
	NetFlow* DFETAP40; // INPUT
	NetFlow* DFETAP41; // INPUT
	NetFlow* DI; // INPUT
	NetFlow* DWE; // INPUT
	NetFlow* GTXRESET; // INPUT
	NetFlow* GTXTEST; // INPUT
	NetFlow* INTDATAWIDTH; // INPUT
	NetFlow* LOOPBACK0; // INPUT
	NetFlow* LOOPBACK1; // INPUT
	NetFlow* PLLLKDETEN; // INPUT
	NetFlow* PLLPOWERDOWN; // INPUT
	NetFlow* PRBSCNTRESET0; // INPUT
	NetFlow* PRBSCNTRESET1; // INPUT
	NetFlow* REFCLKPWRDNB; // INPUT
	NetFlow* RXBUFRESET0; // INPUT
	NetFlow* RXBUFRESET1; // INPUT
	NetFlow* RXCDRRESET0; // INPUT
	NetFlow* RXCDRRESET1; // INPUT
	NetFlow* RXCHBONDI0; // INPUT
	NetFlow* RXCHBONDI1; // INPUT
	NetFlow* RXCOMMADETUSE0; // INPUT
	NetFlow* RXCOMMADETUSE1; // INPUT
	NetFlow* RXDATAWIDTH0; // INPUT
	NetFlow* RXDATAWIDTH1; // INPUT
	NetFlow* RXDEC8B10BUSE0; // INPUT
	NetFlow* RXDEC8B10BUSE1; // INPUT
	NetFlow* RXENCHANSYNC0; // INPUT
	NetFlow* RXENCHANSYNC1; // INPUT
	NetFlow* RXENEQB0; // INPUT
	NetFlow* RXENEQB1; // INPUT
	NetFlow* RXENMCOMMAALIGN0; // INPUT
	NetFlow* RXENMCOMMAALIGN1; // INPUT
	NetFlow* RXENPCOMMAALIGN0; // INPUT
	NetFlow* RXENPCOMMAALIGN1; // INPUT
	NetFlow* RXENPMAPHASEALIGN0; // INPUT
	NetFlow* RXENPMAPHASEALIGN1; // INPUT
	NetFlow* RXENPRBSTST0; // INPUT
	NetFlow* RXENPRBSTST1; // INPUT
	NetFlow* RXENSAMPLEALIGN0; // INPUT
	NetFlow* RXENSAMPLEALIGN1; // INPUT
	NetFlow* RXEQMIX0; // INPUT
	NetFlow* RXEQMIX1; // INPUT
	NetFlow* RXEQPOLE0; // INPUT
	NetFlow* RXEQPOLE1; // INPUT
	NetFlow* RXGEARBOXSLIP0; // INPUT
	NetFlow* RXGEARBOXSLIP1; // INPUT
	NetFlow* RXN0; // INPUT
	NetFlow* RXN1; // INPUT
	NetFlow* RXP0; // INPUT
	NetFlow* RXP1; // INPUT
	NetFlow* RXPMASETPHASE0; // INPUT
	NetFlow* RXPMASETPHASE1; // INPUT
	NetFlow* RXPOLARITY0; // INPUT
	NetFlow* RXPOLARITY1; // INPUT
	NetFlow* RXPOWERDOWN0; // INPUT
	NetFlow* RXPOWERDOWN1; // INPUT
	NetFlow* RXRESET0; // INPUT
	NetFlow* RXRESET1; // INPUT
	NetFlow* RXSLIDE0; // INPUT
	NetFlow* RXSLIDE1; // INPUT
	NetFlow* RXUSRCLK0; // INPUT
	NetFlow* RXUSRCLK1; // INPUT
	NetFlow* RXUSRCLK20; // INPUT
	NetFlow* RXUSRCLK21; // INPUT
	NetFlow* TXBUFDIFFCTRL0; // INPUT
	NetFlow* TXBUFDIFFCTRL1; // INPUT
	NetFlow* TXBYPASS8B10B0; // INPUT
	NetFlow* TXBYPASS8B10B1; // INPUT
	NetFlow* TXCHARDISPMODE0; // INPUT
	NetFlow* TXCHARDISPMODE1; // INPUT
	NetFlow* TXCHARDISPVAL0; // INPUT
	NetFlow* TXCHARDISPVAL1; // INPUT
	NetFlow* TXCHARISK0; // INPUT
	NetFlow* TXCHARISK1; // INPUT
	NetFlow* TXCOMSTART0; // INPUT
	NetFlow* TXCOMSTART1; // INPUT
	NetFlow* TXCOMTYPE0; // INPUT
	NetFlow* TXCOMTYPE1; // INPUT
	NetFlow* TXDATA0; // INPUT
	NetFlow* TXDATA1; // INPUT
	NetFlow* TXDATAWIDTH0; // INPUT
	NetFlow* TXDATAWIDTH1; // INPUT
	NetFlow* TXDETECTRX0; // INPUT
	NetFlow* TXDETECTRX1; // INPUT
	NetFlow* TXDIFFCTRL0; // INPUT
	NetFlow* TXDIFFCTRL1; // INPUT
	NetFlow* TXELECIDLE0; // INPUT
	NetFlow* TXELECIDLE1; // INPUT
	NetFlow* TXENC8B10BUSE0; // INPUT
	NetFlow* TXENC8B10BUSE1; // INPUT
	NetFlow* TXENPMAPHASEALIGN0; // INPUT
	NetFlow* TXENPMAPHASEALIGN1; // INPUT
	NetFlow* TXENPRBSTST0; // INPUT
	NetFlow* TXENPRBSTST1; // INPUT
	NetFlow* TXHEADER0; // INPUT
	NetFlow* TXHEADER1; // INPUT
	NetFlow* TXINHIBIT0; // INPUT
	NetFlow* TXINHIBIT1; // INPUT
	NetFlow* TXPMASETPHASE0; // INPUT
	NetFlow* TXPMASETPHASE1; // INPUT
	NetFlow* TXPOLARITY0; // INPUT
	NetFlow* TXPOLARITY1; // INPUT
	NetFlow* TXPOWERDOWN0; // INPUT
	NetFlow* TXPOWERDOWN1; // INPUT
	NetFlow* TXPREEMPHASIS0; // INPUT
	NetFlow* TXPREEMPHASIS1; // INPUT
	NetFlow* TXRESET0; // INPUT
	NetFlow* TXRESET1; // INPUT
	NetFlow* TXSEQUENCE0; // INPUT
	NetFlow* TXSEQUENCE1; // INPUT
	NetFlow* TXSTARTSEQ0; // INPUT
	NetFlow* TXSTARTSEQ1; // INPUT
	NetFlow* TXUSRCLK0; // INPUT
	NetFlow* TXUSRCLK1; // INPUT
	NetFlow* TXUSRCLK20; // INPUT
	NetFlow* TXUSRCLK21; // INPUT
	
	prim_class_X_GTX_DUAL(
		//Verilog Parameters:
		int LOC, // Default: "UNPLACED"
		int AC_CAP_DIS_0, // Default: "TRUE"
		int AC_CAP_DIS_1, // Default: "TRUE"
		int CHAN_BOND_KEEP_ALIGN_0, // Default: "FALSE"
		int CHAN_BOND_KEEP_ALIGN_1, // Default: "FALSE"
		int CHAN_BOND_MODE_0, // Default: "OFF"
		int CHAN_BOND_MODE_1, // Default: "OFF"
		int CHAN_BOND_SEQ_2_USE_0, // Default: "FALSE"
		int CHAN_BOND_SEQ_2_USE_1, // Default: "FALSE"
		int CLKINDC_B, // Default: "TRUE"
		int CLKRCV_TRST, // Default: "TRUE"
		int CLK_CORRECT_USE_0, // Default: "TRUE"
		int CLK_CORRECT_USE_1, // Default: "TRUE"
		int CLK_COR_INSERT_IDLE_FLAG_0, // Default: "FALSE"
		int CLK_COR_INSERT_IDLE_FLAG_1, // Default: "FALSE"
		int CLK_COR_KEEP_IDLE_0, // Default: "FALSE"
		int CLK_COR_KEEP_IDLE_1, // Default: "FALSE"
		int CLK_COR_PRECEDENCE_0, // Default: "TRUE"
		int CLK_COR_PRECEDENCE_1, // Default: "TRUE"
		int CLK_COR_SEQ_2_USE_0, // Default: "FALSE"
		int CLK_COR_SEQ_2_USE_1, // Default: "FALSE"
		int COMMA_DOUBLE_0, // Default: "FALSE"
		int COMMA_DOUBLE_1, // Default: "FALSE"
		int DEC_MCOMMA_DETECT_0, // Default: "TRUE"
		int DEC_MCOMMA_DETECT_1, // Default: "TRUE"
		int DEC_PCOMMA_DETECT_0, // Default: "TRUE"
		int DEC_PCOMMA_DETECT_1, // Default: "TRUE"
		int DEC_VALID_COMMA_ONLY_0, // Default: "TRUE"
		int DEC_VALID_COMMA_ONLY_1, // Default: "TRUE"
		int MCOMMA_DETECT_0, // Default: "TRUE"
		int MCOMMA_DETECT_1, // Default: "TRUE"
		int OVERSAMPLE_MODE, // Default: "FALSE"
		int PCI_EXPRESS_MODE_0, // Default: "FALSE"
		int PCI_EXPRESS_MODE_1, // Default: "FALSE"
		int PCOMMA_DETECT_0, // Default: "TRUE"
		int PCOMMA_DETECT_1, // Default: "TRUE"
		int PLL_FB_DCCEN, // Default: "FALSE"
		int PLL_SATA_0, // Default: "FALSE"
		int PLL_SATA_1, // Default: "FALSE"
		int RCV_TERM_GND_0, // Default: "FALSE"
		int RCV_TERM_GND_1, // Default: "FALSE"
		int RCV_TERM_VTTRX_0, // Default: "FALSE"
		int RCV_TERM_VTTRX_1, // Default: "FALSE"
		int RXGEARBOX_USE_0, // Default: "FALSE"
		int RXGEARBOX_USE_1, // Default: "FALSE"
		int RX_BUFFER_USE_0, // Default: "TRUE"
		int RX_BUFFER_USE_1, // Default: "TRUE"
		int RX_DECODE_SEQ_MATCH_0, // Default: "TRUE"
		int RX_DECODE_SEQ_MATCH_1, // Default: "TRUE"
		int RX_EN_IDLE_HOLD_CDR, // Default: "FALSE"
		int RX_EN_IDLE_HOLD_DFE_0, // Default: "TRUE"
		int RX_EN_IDLE_HOLD_DFE_1, // Default: "TRUE"
		int RX_EN_IDLE_RESET_BUF_0, // Default: "TRUE"
		int RX_EN_IDLE_RESET_BUF_1, // Default: "TRUE"
		int RX_EN_IDLE_RESET_FR, // Default: "TRUE"
		int RX_EN_IDLE_RESET_PH, // Default: "TRUE"
		int RX_LOSS_OF_SYNC_FSM_0, // Default: "FALSE"
		int RX_LOSS_OF_SYNC_FSM_1, // Default: "FALSE"
		int RX_SLIDE_MODE_0, // Default: "PCS"
		int RX_SLIDE_MODE_1, // Default: "PCS"
		int RX_STATUS_FMT_0, // Default: "PCIE"
		int RX_STATUS_FMT_1, // Default: "PCIE"
		int RX_XCLK_SEL_0, // Default: "RXREC"
		int RX_XCLK_SEL_1, // Default: "RXREC"
		int SIM_MODE, // Default: "FAST"
		int SIM_PLL_PERDIV2, // Default: 9'h140
		int SIM_RECEIVER_DETECT_PASS_0, // Default: "TRUE"
		int SIM_RECEIVER_DETECT_PASS_1, // Default: "TRUE"
		int TERMINATION_OVRD, // Default: "FALSE"
		int TXGEARBOX_USE_0, // Default: "FALSE"
		int TXGEARBOX_USE_1, // Default: "FALSE"
		int TX_BUFFER_USE_0, // Default: "TRUE"
		int TX_BUFFER_USE_1, // Default: "TRUE"
		int TX_XCLK_SEL_0, // Default: "TXOUT"
		int TX_XCLK_SEL_1, // Default: "TXOUT"
		int TRANS_TIME_FROM_P2_0, // Default: 12'h03c
		int TRANS_TIME_FROM_P2_1, // Default: 12'h03c
		int TX_DETECT_RX_CFG_0, // Default: 14'h1832
		int TX_DETECT_RX_CFG_1, // Default: 14'h1832
		int PMA_TX_CFG_0, // Default: 20'h80082
		int PMA_TX_CFG_1, // Default: 20'h80082
		int CM_TRIM_0, // Default: 2'b10
		int CM_TRIM_1, // Default: 2'b10
		int PLL_COM_CFG, // Default: 24'h21680a
		int PMA_RX_CFG_0, // Default: 25'h0f44089
		int PMA_RX_CFG_1, // Default: 25'h0f44089
		int PMA_CDR_SCAN_0, // Default: 27'h6404035
		int PMA_CDR_SCAN_1, // Default: 27'h6404035
		int GEARBOX_ENDEC_0, // Default: 3'b000
		int GEARBOX_ENDEC_1, // Default: 3'b000
		int OOBDETECT_THRESHOLD_0, // Default: 3'b110
		int OOBDETECT_THRESHOLD_1, // Default: 3'b110
		int PLL_LKDET_CFG, // Default: 3'b101
		int PLL_TDCC_CFG, // Default: 3'b000
		int SATA_BURST_VAL_0, // Default: 3'b100
		int SATA_BURST_VAL_1, // Default: 3'b100
		int SATA_IDLE_VAL_0, // Default: 3'b100
		int SATA_IDLE_VAL_1, // Default: 3'b100
		int TXRX_INVERT_0, // Default: 3'b011
		int TXRX_INVERT_1, // Default: 3'b011
		int TX_IDLE_DELAY_0, // Default: 3'b010
		int TX_IDLE_DELAY_1, // Default: 3'b010
		int PRBS_ERR_THRESHOLD_0, // Default: 32'h00000001
		int PRBS_ERR_THRESHOLD_1, // Default: 32'h00000001
		int CHAN_BOND_SEQ_1_ENABLE_0, // Default: 4'b0001
		int CHAN_BOND_SEQ_1_ENABLE_1, // Default: 4'b0001
		int CHAN_BOND_SEQ_2_ENABLE_0, // Default: 4'b0000
		int CHAN_BOND_SEQ_2_ENABLE_1, // Default: 4'b0000
		int CLK_COR_SEQ_1_ENABLE_0, // Default: 4'b0001
		int CLK_COR_SEQ_1_ENABLE_1, // Default: 4'b0001
		int CLK_COR_SEQ_2_ENABLE_0, // Default: 4'b0000
		int CLK_COR_SEQ_2_ENABLE_1, // Default: 4'b0000
		int COM_BURST_VAL_0, // Default: 4'b1111
		int COM_BURST_VAL_1, // Default: 4'b1111
		int RX_IDLE_HI_CNT_0, // Default: 4'b1000
		int RX_IDLE_HI_CNT_1, // Default: 4'b1000
		int RX_IDLE_LO_CNT_0, // Default: 4'b0000
		int RX_IDLE_LO_CNT_1, // Default: 4'b0000
		int CDR_PH_ADJ_TIME, // Default: 5'b01010
		int DFE_CAL_TIME, // Default: 5'b00110
		int TERMINATION_CTRL, // Default: 5'b10100
		int PMA_COM_CFG, // Default: 69'h0
		int PMA_RXSYNC_CFG_0, // Default: 7'h0
		int PMA_RXSYNC_CFG_1, // Default: 7'h0
		int PLL_CP_CFG, // Default: 8'h00
		int TRANS_TIME_NON_P2_0, // Default: 8'h19
		int TRANS_TIME_NON_P2_1, // Default: 8'h19
		int CHAN_BOND_SEQ_1_1_0, // Default: 10'b0101111100
		int CHAN_BOND_SEQ_1_1_1, // Default: 10'b0101111100
		int CHAN_BOND_SEQ_1_2_0, // Default: 10'b0000000000
		int CHAN_BOND_SEQ_1_2_1, // Default: 10'b0000000000
		int CHAN_BOND_SEQ_1_3_0, // Default: 10'b0000000000
		int CHAN_BOND_SEQ_1_3_1, // Default: 10'b0000000000
		int CHAN_BOND_SEQ_1_4_0, // Default: 10'b0000000000
		int CHAN_BOND_SEQ_1_4_1, // Default: 10'b0000000000
		int CHAN_BOND_SEQ_2_1_0, // Default: 10'b0000000000
		int CHAN_BOND_SEQ_2_1_1, // Default: 10'b0000000000
		int CHAN_BOND_SEQ_2_2_0, // Default: 10'b0000000000
		int CHAN_BOND_SEQ_2_2_1, // Default: 10'b0000000000
		int CHAN_BOND_SEQ_2_3_0, // Default: 10'b0000000000
		int CHAN_BOND_SEQ_2_3_1, // Default: 10'b0000000000
		int CHAN_BOND_SEQ_2_4_0, // Default: 10'b0000000000
		int CHAN_BOND_SEQ_2_4_1, // Default: 10'b0000000000
		int CLK_COR_SEQ_1_1_0, // Default: 10'b0100011100
		int CLK_COR_SEQ_1_1_1, // Default: 10'b0100011100
		int CLK_COR_SEQ_1_2_0, // Default: 10'b0000000000
		int CLK_COR_SEQ_1_2_1, // Default: 10'b0000000000
		int CLK_COR_SEQ_1_3_0, // Default: 10'b0000000000
		int CLK_COR_SEQ_1_3_1, // Default: 10'b0000000000
		int CLK_COR_SEQ_1_4_0, // Default: 10'b0000000000
		int CLK_COR_SEQ_1_4_1, // Default: 10'b0000000000
		int CLK_COR_SEQ_2_1_0, // Default: 10'b0000000000
		int CLK_COR_SEQ_2_1_1, // Default: 10'b0000000000
		int CLK_COR_SEQ_2_2_0, // Default: 10'b0000000000
		int CLK_COR_SEQ_2_2_1, // Default: 10'b0000000000
		int CLK_COR_SEQ_2_3_0, // Default: 10'b0000000000
		int CLK_COR_SEQ_2_3_1, // Default: 10'b0000000000
		int CLK_COR_SEQ_2_4_0, // Default: 10'b0000000000
		int CLK_COR_SEQ_2_4_1, // Default: 10'b0000000000
		int COMMA_10B_ENABLE_0, // Default: 10'b0001111111
		int COMMA_10B_ENABLE_1, // Default: 10'b0001111111
		int DFE_CFG_0, // Default: 10'b1101111011
		int DFE_CFG_1, // Default: 10'b1101111011
		int MCOMMA_10B_VALUE_0, // Default: 10'b1010000011
		int MCOMMA_10B_VALUE_1, // Default: 10'b1010000011
		int PCOMMA_10B_VALUE_0, // Default: 10'b0101111100
		int PCOMMA_10B_VALUE_1, // Default: 10'b0101111100
		int TRANS_TIME_TO_P2_0, // Default: 10'h064
		int TRANS_TIME_TO_P2_1, // Default: 10'h064
		int ALIGN_COMMA_WORD_0, // Default: 1
		int ALIGN_COMMA_WORD_1, // Default: 1
		int CB2_INH_CC_PERIOD_0, // Default: 8
		int CB2_INH_CC_PERIOD_1, // Default: 8
		int CHAN_BOND_1_MAX_SKEW_0, // Default: 7
		int CHAN_BOND_1_MAX_SKEW_1, // Default: 7
		int CHAN_BOND_2_MAX_SKEW_0, // Default: 7
		int CHAN_BOND_2_MAX_SKEW_1, // Default: 7
		int CHAN_BOND_LEVEL_0, // Default: 0
		int CHAN_BOND_LEVEL_1, // Default: 0
		int CHAN_BOND_SEQ_LEN_0, // Default: 1
		int CHAN_BOND_SEQ_LEN_1, // Default: 1
		int CLK25_DIVIDER, // Default: 10
		int CLK_COR_ADJ_LEN_0, // Default: 1
		int CLK_COR_ADJ_LEN_1, // Default: 1
		int CLK_COR_DET_LEN_0, // Default: 1
		int CLK_COR_DET_LEN_1, // Default: 1
		int CLK_COR_MAX_LAT_0, // Default: 20
		int CLK_COR_MAX_LAT_1, // Default: 20
		int CLK_COR_MIN_LAT_0, // Default: 18
		int CLK_COR_MIN_LAT_1, // Default: 18
		int CLK_COR_REPEAT_WAIT_0, // Default: 0
		int CLK_COR_REPEAT_WAIT_1, // Default: 0
		int OOB_CLK_DIVIDER, // Default: 6
		int PLL_DIVSEL_FB, // Default: 2
		int PLL_DIVSEL_REF, // Default: 1
		int PLL_RXDIVSEL_OUT_0, // Default: 1
		int PLL_RXDIVSEL_OUT_1, // Default: 1
		int PLL_TXDIVSEL_OUT_0, // Default: 1
		int PLL_TXDIVSEL_OUT_1, // Default: 1
		int RX_LOS_INVALID_INCR_0, // Default: 1
		int RX_LOS_INVALID_INCR_1, // Default: 1
		int RX_LOS_THRESHOLD_0, // Default: 4
		int RX_LOS_THRESHOLD_1, // Default: 4
		int SATA_MAX_BURST_0, // Default: 7
		int SATA_MAX_BURST_1, // Default: 7
		int SATA_MAX_INIT_0, // Default: 22
		int SATA_MAX_INIT_1, // Default: 22
		int SATA_MAX_WAKE_0, // Default: 7
		int SATA_MAX_WAKE_1, // Default: 7
		int SATA_MIN_BURST_0, // Default: 4
		int SATA_MIN_BURST_1, // Default: 4
		int SATA_MIN_INIT_0, // Default: 12
		int SATA_MIN_INIT_1, // Default: 12
		int SATA_MIN_WAKE_0, // Default: 4
		int SATA_MIN_WAKE_1, // Default: 4
		int SIM_GTXRESET_SPEEDUP, // Default: 1
		int TERMINATION_IMP_0, // Default: 50
		int TERMINATION_IMP_1, // Default: 50
		//Verilog Ports in definition order:
		NetFlow* DFECLKDLYADJMONITOR0, // OUTPUT
		NetFlow* DFECLKDLYADJMONITOR1, // OUTPUT
		NetFlow* DFEEYEDACMONITOR0, // OUTPUT
		NetFlow* DFEEYEDACMONITOR1, // OUTPUT
		NetFlow* DFESENSCAL0, // OUTPUT
		NetFlow* DFESENSCAL1, // OUTPUT
		NetFlow* DFETAP1MONITOR0, // OUTPUT
		NetFlow* DFETAP1MONITOR1, // OUTPUT
		NetFlow* DFETAP2MONITOR0, // OUTPUT
		NetFlow* DFETAP2MONITOR1, // OUTPUT
		NetFlow* DFETAP3MONITOR0, // OUTPUT
		NetFlow* DFETAP3MONITOR1, // OUTPUT
		NetFlow* DFETAP4MONITOR0, // OUTPUT
		NetFlow* DFETAP4MONITOR1, // OUTPUT
		NetFlow* DO, // OUTPUT
		NetFlow* DRDY, // OUTPUT
		NetFlow* PHYSTATUS0, // OUTPUT
		NetFlow* PHYSTATUS1, // OUTPUT
		NetFlow* PLLLKDET, // OUTPUT
		NetFlow* REFCLKOUT, // OUTPUT
		NetFlow* RESETDONE0, // OUTPUT
		NetFlow* RESETDONE1, // OUTPUT
		NetFlow* RXBUFSTATUS0, // OUTPUT
		NetFlow* RXBUFSTATUS1, // OUTPUT
		NetFlow* RXBYTEISALIGNED0, // OUTPUT
		NetFlow* RXBYTEISALIGNED1, // OUTPUT
		NetFlow* RXBYTEREALIGN0, // OUTPUT
		NetFlow* RXBYTEREALIGN1, // OUTPUT
		NetFlow* RXCHANBONDSEQ0, // OUTPUT
		NetFlow* RXCHANBONDSEQ1, // OUTPUT
		NetFlow* RXCHANISALIGNED0, // OUTPUT
		NetFlow* RXCHANISALIGNED1, // OUTPUT
		NetFlow* RXCHANREALIGN0, // OUTPUT
		NetFlow* RXCHANREALIGN1, // OUTPUT
		NetFlow* RXCHARISCOMMA0, // OUTPUT
		NetFlow* RXCHARISCOMMA1, // OUTPUT
		NetFlow* RXCHARISK0, // OUTPUT
		NetFlow* RXCHARISK1, // OUTPUT
		NetFlow* RXCHBONDO0, // OUTPUT
		NetFlow* RXCHBONDO1, // OUTPUT
		NetFlow* RXCLKCORCNT0, // OUTPUT
		NetFlow* RXCLKCORCNT1, // OUTPUT
		NetFlow* RXCOMMADET0, // OUTPUT
		NetFlow* RXCOMMADET1, // OUTPUT
		NetFlow* RXDATA0, // OUTPUT
		NetFlow* RXDATA1, // OUTPUT
		NetFlow* RXDATAVALID0, // OUTPUT
		NetFlow* RXDATAVALID1, // OUTPUT
		NetFlow* RXDISPERR0, // OUTPUT
		NetFlow* RXDISPERR1, // OUTPUT
		NetFlow* RXELECIDLE0, // OUTPUT
		NetFlow* RXELECIDLE1, // OUTPUT
		NetFlow* RXHEADER0, // OUTPUT
		NetFlow* RXHEADER1, // OUTPUT
		NetFlow* RXHEADERVALID0, // OUTPUT
		NetFlow* RXHEADERVALID1, // OUTPUT
		NetFlow* RXLOSSOFSYNC0, // OUTPUT
		NetFlow* RXLOSSOFSYNC1, // OUTPUT
		NetFlow* RXNOTINTABLE0, // OUTPUT
		NetFlow* RXNOTINTABLE1, // OUTPUT
		NetFlow* RXOVERSAMPLEERR0, // OUTPUT
		NetFlow* RXOVERSAMPLEERR1, // OUTPUT
		NetFlow* RXPRBSERR0, // OUTPUT
		NetFlow* RXPRBSERR1, // OUTPUT
		NetFlow* RXRECCLK0, // OUTPUT
		NetFlow* RXRECCLK1, // OUTPUT
		NetFlow* RXRUNDISP0, // OUTPUT
		NetFlow* RXRUNDISP1, // OUTPUT
		NetFlow* RXSTARTOFSEQ0, // OUTPUT
		NetFlow* RXSTARTOFSEQ1, // OUTPUT
		NetFlow* RXSTATUS0, // OUTPUT
		NetFlow* RXSTATUS1, // OUTPUT
		NetFlow* RXVALID0, // OUTPUT
		NetFlow* RXVALID1, // OUTPUT
		NetFlow* TXBUFSTATUS0, // OUTPUT
		NetFlow* TXBUFSTATUS1, // OUTPUT
		NetFlow* TXGEARBOXREADY0, // OUTPUT
		NetFlow* TXGEARBOXREADY1, // OUTPUT
		NetFlow* TXKERR0, // OUTPUT
		NetFlow* TXKERR1, // OUTPUT
		NetFlow* TXN0, // OUTPUT
		NetFlow* TXN1, // OUTPUT
		NetFlow* TXOUTCLK0, // OUTPUT
		NetFlow* TXOUTCLK1, // OUTPUT
		NetFlow* TXP0, // OUTPUT
		NetFlow* TXP1, // OUTPUT
		NetFlow* TXRUNDISP0, // OUTPUT
		NetFlow* TXRUNDISP1, // OUTPUT
		NetFlow* CLKIN, // INPUT
		NetFlow* DADDR, // INPUT
		NetFlow* DCLK, // INPUT
		NetFlow* DEN, // INPUT
		NetFlow* DFECLKDLYADJ0, // INPUT
		NetFlow* DFECLKDLYADJ1, // INPUT
		NetFlow* DFETAP10, // INPUT
		NetFlow* DFETAP11, // INPUT
		NetFlow* DFETAP20, // INPUT
		NetFlow* DFETAP21, // INPUT
		NetFlow* DFETAP30, // INPUT
		NetFlow* DFETAP31, // INPUT
		NetFlow* DFETAP40, // INPUT
		NetFlow* DFETAP41, // INPUT
		NetFlow* DI, // INPUT
		NetFlow* DWE, // INPUT
		NetFlow* GTXRESET, // INPUT
		NetFlow* GTXTEST, // INPUT
		NetFlow* INTDATAWIDTH, // INPUT
		NetFlow* LOOPBACK0, // INPUT
		NetFlow* LOOPBACK1, // INPUT
		NetFlow* PLLLKDETEN, // INPUT
		NetFlow* PLLPOWERDOWN, // INPUT
		NetFlow* PRBSCNTRESET0, // INPUT
		NetFlow* PRBSCNTRESET1, // INPUT
		NetFlow* REFCLKPWRDNB, // INPUT
		NetFlow* RXBUFRESET0, // INPUT
		NetFlow* RXBUFRESET1, // INPUT
		NetFlow* RXCDRRESET0, // INPUT
		NetFlow* RXCDRRESET1, // INPUT
		NetFlow* RXCHBONDI0, // INPUT
		NetFlow* RXCHBONDI1, // INPUT
		NetFlow* RXCOMMADETUSE0, // INPUT
		NetFlow* RXCOMMADETUSE1, // INPUT
		NetFlow* RXDATAWIDTH0, // INPUT
		NetFlow* RXDATAWIDTH1, // INPUT
		NetFlow* RXDEC8B10BUSE0, // INPUT
		NetFlow* RXDEC8B10BUSE1, // INPUT
		NetFlow* RXENCHANSYNC0, // INPUT
		NetFlow* RXENCHANSYNC1, // INPUT
		NetFlow* RXENEQB0, // INPUT
		NetFlow* RXENEQB1, // INPUT
		NetFlow* RXENMCOMMAALIGN0, // INPUT
		NetFlow* RXENMCOMMAALIGN1, // INPUT
		NetFlow* RXENPCOMMAALIGN0, // INPUT
		NetFlow* RXENPCOMMAALIGN1, // INPUT
		NetFlow* RXENPMAPHASEALIGN0, // INPUT
		NetFlow* RXENPMAPHASEALIGN1, // INPUT
		NetFlow* RXENPRBSTST0, // INPUT
		NetFlow* RXENPRBSTST1, // INPUT
		NetFlow* RXENSAMPLEALIGN0, // INPUT
		NetFlow* RXENSAMPLEALIGN1, // INPUT
		NetFlow* RXEQMIX0, // INPUT
		NetFlow* RXEQMIX1, // INPUT
		NetFlow* RXEQPOLE0, // INPUT
		NetFlow* RXEQPOLE1, // INPUT
		NetFlow* RXGEARBOXSLIP0, // INPUT
		NetFlow* RXGEARBOXSLIP1, // INPUT
		NetFlow* RXN0, // INPUT
		NetFlow* RXN1, // INPUT
		NetFlow* RXP0, // INPUT
		NetFlow* RXP1, // INPUT
		NetFlow* RXPMASETPHASE0, // INPUT
		NetFlow* RXPMASETPHASE1, // INPUT
		NetFlow* RXPOLARITY0, // INPUT
		NetFlow* RXPOLARITY1, // INPUT
		NetFlow* RXPOWERDOWN0, // INPUT
		NetFlow* RXPOWERDOWN1, // INPUT
		NetFlow* RXRESET0, // INPUT
		NetFlow* RXRESET1, // INPUT
		NetFlow* RXSLIDE0, // INPUT
		NetFlow* RXSLIDE1, // INPUT
		NetFlow* RXUSRCLK0, // INPUT
		NetFlow* RXUSRCLK1, // INPUT
		NetFlow* RXUSRCLK20, // INPUT
		NetFlow* RXUSRCLK21, // INPUT
		NetFlow* TXBUFDIFFCTRL0, // INPUT
		NetFlow* TXBUFDIFFCTRL1, // INPUT
		NetFlow* TXBYPASS8B10B0, // INPUT
		NetFlow* TXBYPASS8B10B1, // INPUT
		NetFlow* TXCHARDISPMODE0, // INPUT
		NetFlow* TXCHARDISPMODE1, // INPUT
		NetFlow* TXCHARDISPVAL0, // INPUT
		NetFlow* TXCHARDISPVAL1, // INPUT
		NetFlow* TXCHARISK0, // INPUT
		NetFlow* TXCHARISK1, // INPUT
		NetFlow* TXCOMSTART0, // INPUT
		NetFlow* TXCOMSTART1, // INPUT
		NetFlow* TXCOMTYPE0, // INPUT
		NetFlow* TXCOMTYPE1, // INPUT
		NetFlow* TXDATA0, // INPUT
		NetFlow* TXDATA1, // INPUT
		NetFlow* TXDATAWIDTH0, // INPUT
		NetFlow* TXDATAWIDTH1, // INPUT
		NetFlow* TXDETECTRX0, // INPUT
		NetFlow* TXDETECTRX1, // INPUT
		NetFlow* TXDIFFCTRL0, // INPUT
		NetFlow* TXDIFFCTRL1, // INPUT
		NetFlow* TXELECIDLE0, // INPUT
		NetFlow* TXELECIDLE1, // INPUT
		NetFlow* TXENC8B10BUSE0, // INPUT
		NetFlow* TXENC8B10BUSE1, // INPUT
		NetFlow* TXENPMAPHASEALIGN0, // INPUT
		NetFlow* TXENPMAPHASEALIGN1, // INPUT
		NetFlow* TXENPRBSTST0, // INPUT
		NetFlow* TXENPRBSTST1, // INPUT
		NetFlow* TXHEADER0, // INPUT
		NetFlow* TXHEADER1, // INPUT
		NetFlow* TXINHIBIT0, // INPUT
		NetFlow* TXINHIBIT1, // INPUT
		NetFlow* TXPMASETPHASE0, // INPUT
		NetFlow* TXPMASETPHASE1, // INPUT
		NetFlow* TXPOLARITY0, // INPUT
		NetFlow* TXPOLARITY1, // INPUT
		NetFlow* TXPOWERDOWN0, // INPUT
		NetFlow* TXPOWERDOWN1, // INPUT
		NetFlow* TXPREEMPHASIS0, // INPUT
		NetFlow* TXPREEMPHASIS1, // INPUT
		NetFlow* TXRESET0, // INPUT
		NetFlow* TXRESET1, // INPUT
		NetFlow* TXSEQUENCE0, // INPUT
		NetFlow* TXSEQUENCE1, // INPUT
		NetFlow* TXSTARTSEQ0, // INPUT
		NetFlow* TXSTARTSEQ1, // INPUT
		NetFlow* TXUSRCLK0, // INPUT
		NetFlow* TXUSRCLK1, // INPUT
		NetFlow* TXUSRCLK20, // INPUT
		NetFlow* TXUSRCLK21 // INPUT
		){
	
	// Assign parameters and ports: 
	//Verilog Parameters:
		this->LOC = LOC; // Default: "UNPLACED"
		this->AC_CAP_DIS_0 = AC_CAP_DIS_0; // Default: "TRUE"
		this->AC_CAP_DIS_1 = AC_CAP_DIS_1; // Default: "TRUE"
		this->CHAN_BOND_KEEP_ALIGN_0 = CHAN_BOND_KEEP_ALIGN_0; // Default: "FALSE"
		this->CHAN_BOND_KEEP_ALIGN_1 = CHAN_BOND_KEEP_ALIGN_1; // Default: "FALSE"
		this->CHAN_BOND_MODE_0 = CHAN_BOND_MODE_0; // Default: "OFF"
		this->CHAN_BOND_MODE_1 = CHAN_BOND_MODE_1; // Default: "OFF"
		this->CHAN_BOND_SEQ_2_USE_0 = CHAN_BOND_SEQ_2_USE_0; // Default: "FALSE"
		this->CHAN_BOND_SEQ_2_USE_1 = CHAN_BOND_SEQ_2_USE_1; // Default: "FALSE"
		this->CLKINDC_B = CLKINDC_B; // Default: "TRUE"
		this->CLKRCV_TRST = CLKRCV_TRST; // Default: "TRUE"
		this->CLK_CORRECT_USE_0 = CLK_CORRECT_USE_0; // Default: "TRUE"
		this->CLK_CORRECT_USE_1 = CLK_CORRECT_USE_1; // Default: "TRUE"
		this->CLK_COR_INSERT_IDLE_FLAG_0 = CLK_COR_INSERT_IDLE_FLAG_0; // Default: "FALSE"
		this->CLK_COR_INSERT_IDLE_FLAG_1 = CLK_COR_INSERT_IDLE_FLAG_1; // Default: "FALSE"
		this->CLK_COR_KEEP_IDLE_0 = CLK_COR_KEEP_IDLE_0; // Default: "FALSE"
		this->CLK_COR_KEEP_IDLE_1 = CLK_COR_KEEP_IDLE_1; // Default: "FALSE"
		this->CLK_COR_PRECEDENCE_0 = CLK_COR_PRECEDENCE_0; // Default: "TRUE"
		this->CLK_COR_PRECEDENCE_1 = CLK_COR_PRECEDENCE_1; // Default: "TRUE"
		this->CLK_COR_SEQ_2_USE_0 = CLK_COR_SEQ_2_USE_0; // Default: "FALSE"
		this->CLK_COR_SEQ_2_USE_1 = CLK_COR_SEQ_2_USE_1; // Default: "FALSE"
		this->COMMA_DOUBLE_0 = COMMA_DOUBLE_0; // Default: "FALSE"
		this->COMMA_DOUBLE_1 = COMMA_DOUBLE_1; // Default: "FALSE"
		this->DEC_MCOMMA_DETECT_0 = DEC_MCOMMA_DETECT_0; // Default: "TRUE"
		this->DEC_MCOMMA_DETECT_1 = DEC_MCOMMA_DETECT_1; // Default: "TRUE"
		this->DEC_PCOMMA_DETECT_0 = DEC_PCOMMA_DETECT_0; // Default: "TRUE"
		this->DEC_PCOMMA_DETECT_1 = DEC_PCOMMA_DETECT_1; // Default: "TRUE"
		this->DEC_VALID_COMMA_ONLY_0 = DEC_VALID_COMMA_ONLY_0; // Default: "TRUE"
		this->DEC_VALID_COMMA_ONLY_1 = DEC_VALID_COMMA_ONLY_1; // Default: "TRUE"
		this->MCOMMA_DETECT_0 = MCOMMA_DETECT_0; // Default: "TRUE"
		this->MCOMMA_DETECT_1 = MCOMMA_DETECT_1; // Default: "TRUE"
		this->OVERSAMPLE_MODE = OVERSAMPLE_MODE; // Default: "FALSE"
		this->PCI_EXPRESS_MODE_0 = PCI_EXPRESS_MODE_0; // Default: "FALSE"
		this->PCI_EXPRESS_MODE_1 = PCI_EXPRESS_MODE_1; // Default: "FALSE"
		this->PCOMMA_DETECT_0 = PCOMMA_DETECT_0; // Default: "TRUE"
		this->PCOMMA_DETECT_1 = PCOMMA_DETECT_1; // Default: "TRUE"
		this->PLL_FB_DCCEN = PLL_FB_DCCEN; // Default: "FALSE"
		this->PLL_SATA_0 = PLL_SATA_0; // Default: "FALSE"
		this->PLL_SATA_1 = PLL_SATA_1; // Default: "FALSE"
		this->RCV_TERM_GND_0 = RCV_TERM_GND_0; // Default: "FALSE"
		this->RCV_TERM_GND_1 = RCV_TERM_GND_1; // Default: "FALSE"
		this->RCV_TERM_VTTRX_0 = RCV_TERM_VTTRX_0; // Default: "FALSE"
		this->RCV_TERM_VTTRX_1 = RCV_TERM_VTTRX_1; // Default: "FALSE"
		this->RXGEARBOX_USE_0 = RXGEARBOX_USE_0; // Default: "FALSE"
		this->RXGEARBOX_USE_1 = RXGEARBOX_USE_1; // Default: "FALSE"
		this->RX_BUFFER_USE_0 = RX_BUFFER_USE_0; // Default: "TRUE"
		this->RX_BUFFER_USE_1 = RX_BUFFER_USE_1; // Default: "TRUE"
		this->RX_DECODE_SEQ_MATCH_0 = RX_DECODE_SEQ_MATCH_0; // Default: "TRUE"
		this->RX_DECODE_SEQ_MATCH_1 = RX_DECODE_SEQ_MATCH_1; // Default: "TRUE"
		this->RX_EN_IDLE_HOLD_CDR = RX_EN_IDLE_HOLD_CDR; // Default: "FALSE"
		this->RX_EN_IDLE_HOLD_DFE_0 = RX_EN_IDLE_HOLD_DFE_0; // Default: "TRUE"
		this->RX_EN_IDLE_HOLD_DFE_1 = RX_EN_IDLE_HOLD_DFE_1; // Default: "TRUE"
		this->RX_EN_IDLE_RESET_BUF_0 = RX_EN_IDLE_RESET_BUF_0; // Default: "TRUE"
		this->RX_EN_IDLE_RESET_BUF_1 = RX_EN_IDLE_RESET_BUF_1; // Default: "TRUE"
		this->RX_EN_IDLE_RESET_FR = RX_EN_IDLE_RESET_FR; // Default: "TRUE"
		this->RX_EN_IDLE_RESET_PH = RX_EN_IDLE_RESET_PH; // Default: "TRUE"
		this->RX_LOSS_OF_SYNC_FSM_0 = RX_LOSS_OF_SYNC_FSM_0; // Default: "FALSE"
		this->RX_LOSS_OF_SYNC_FSM_1 = RX_LOSS_OF_SYNC_FSM_1; // Default: "FALSE"
		this->RX_SLIDE_MODE_0 = RX_SLIDE_MODE_0; // Default: "PCS"
		this->RX_SLIDE_MODE_1 = RX_SLIDE_MODE_1; // Default: "PCS"
		this->RX_STATUS_FMT_0 = RX_STATUS_FMT_0; // Default: "PCIE"
		this->RX_STATUS_FMT_1 = RX_STATUS_FMT_1; // Default: "PCIE"
		this->RX_XCLK_SEL_0 = RX_XCLK_SEL_0; // Default: "RXREC"
		this->RX_XCLK_SEL_1 = RX_XCLK_SEL_1; // Default: "RXREC"
		this->SIM_MODE = SIM_MODE; // Default: "FAST"
		this->SIM_PLL_PERDIV2 = SIM_PLL_PERDIV2; // Default: 9'h140
		this->SIM_RECEIVER_DETECT_PASS_0 = SIM_RECEIVER_DETECT_PASS_0; // Default: "TRUE"
		this->SIM_RECEIVER_DETECT_PASS_1 = SIM_RECEIVER_DETECT_PASS_1; // Default: "TRUE"
		this->TERMINATION_OVRD = TERMINATION_OVRD; // Default: "FALSE"
		this->TXGEARBOX_USE_0 = TXGEARBOX_USE_0; // Default: "FALSE"
		this->TXGEARBOX_USE_1 = TXGEARBOX_USE_1; // Default: "FALSE"
		this->TX_BUFFER_USE_0 = TX_BUFFER_USE_0; // Default: "TRUE"
		this->TX_BUFFER_USE_1 = TX_BUFFER_USE_1; // Default: "TRUE"
		this->TX_XCLK_SEL_0 = TX_XCLK_SEL_0; // Default: "TXOUT"
		this->TX_XCLK_SEL_1 = TX_XCLK_SEL_1; // Default: "TXOUT"
		this->TRANS_TIME_FROM_P2_0 = TRANS_TIME_FROM_P2_0; // Default: 12'h03c
		this->TRANS_TIME_FROM_P2_1 = TRANS_TIME_FROM_P2_1; // Default: 12'h03c
		this->TX_DETECT_RX_CFG_0 = TX_DETECT_RX_CFG_0; // Default: 14'h1832
		this->TX_DETECT_RX_CFG_1 = TX_DETECT_RX_CFG_1; // Default: 14'h1832
		this->PMA_TX_CFG_0 = PMA_TX_CFG_0; // Default: 20'h80082
		this->PMA_TX_CFG_1 = PMA_TX_CFG_1; // Default: 20'h80082
		this->CM_TRIM_0 = CM_TRIM_0; // Default: 2'b10
		this->CM_TRIM_1 = CM_TRIM_1; // Default: 2'b10
		this->PLL_COM_CFG = PLL_COM_CFG; // Default: 24'h21680a
		this->PMA_RX_CFG_0 = PMA_RX_CFG_0; // Default: 25'h0f44089
		this->PMA_RX_CFG_1 = PMA_RX_CFG_1; // Default: 25'h0f44089
		this->PMA_CDR_SCAN_0 = PMA_CDR_SCAN_0; // Default: 27'h6404035
		this->PMA_CDR_SCAN_1 = PMA_CDR_SCAN_1; // Default: 27'h6404035
		this->GEARBOX_ENDEC_0 = GEARBOX_ENDEC_0; // Default: 3'b000
		this->GEARBOX_ENDEC_1 = GEARBOX_ENDEC_1; // Default: 3'b000
		this->OOBDETECT_THRESHOLD_0 = OOBDETECT_THRESHOLD_0; // Default: 3'b110
		this->OOBDETECT_THRESHOLD_1 = OOBDETECT_THRESHOLD_1; // Default: 3'b110
		this->PLL_LKDET_CFG = PLL_LKDET_CFG; // Default: 3'b101
		this->PLL_TDCC_CFG = PLL_TDCC_CFG; // Default: 3'b000
		this->SATA_BURST_VAL_0 = SATA_BURST_VAL_0; // Default: 3'b100
		this->SATA_BURST_VAL_1 = SATA_BURST_VAL_1; // Default: 3'b100
		this->SATA_IDLE_VAL_0 = SATA_IDLE_VAL_0; // Default: 3'b100
		this->SATA_IDLE_VAL_1 = SATA_IDLE_VAL_1; // Default: 3'b100
		this->TXRX_INVERT_0 = TXRX_INVERT_0; // Default: 3'b011
		this->TXRX_INVERT_1 = TXRX_INVERT_1; // Default: 3'b011
		this->TX_IDLE_DELAY_0 = TX_IDLE_DELAY_0; // Default: 3'b010
		this->TX_IDLE_DELAY_1 = TX_IDLE_DELAY_1; // Default: 3'b010
		this->PRBS_ERR_THRESHOLD_0 = PRBS_ERR_THRESHOLD_0; // Default: 32'h00000001
		this->PRBS_ERR_THRESHOLD_1 = PRBS_ERR_THRESHOLD_1; // Default: 32'h00000001
		this->CHAN_BOND_SEQ_1_ENABLE_0 = CHAN_BOND_SEQ_1_ENABLE_0; // Default: 4'b0001
		this->CHAN_BOND_SEQ_1_ENABLE_1 = CHAN_BOND_SEQ_1_ENABLE_1; // Default: 4'b0001
		this->CHAN_BOND_SEQ_2_ENABLE_0 = CHAN_BOND_SEQ_2_ENABLE_0; // Default: 4'b0000
		this->CHAN_BOND_SEQ_2_ENABLE_1 = CHAN_BOND_SEQ_2_ENABLE_1; // Default: 4'b0000
		this->CLK_COR_SEQ_1_ENABLE_0 = CLK_COR_SEQ_1_ENABLE_0; // Default: 4'b0001
		this->CLK_COR_SEQ_1_ENABLE_1 = CLK_COR_SEQ_1_ENABLE_1; // Default: 4'b0001
		this->CLK_COR_SEQ_2_ENABLE_0 = CLK_COR_SEQ_2_ENABLE_0; // Default: 4'b0000
		this->CLK_COR_SEQ_2_ENABLE_1 = CLK_COR_SEQ_2_ENABLE_1; // Default: 4'b0000
		this->COM_BURST_VAL_0 = COM_BURST_VAL_0; // Default: 4'b1111
		this->COM_BURST_VAL_1 = COM_BURST_VAL_1; // Default: 4'b1111
		this->RX_IDLE_HI_CNT_0 = RX_IDLE_HI_CNT_0; // Default: 4'b1000
		this->RX_IDLE_HI_CNT_1 = RX_IDLE_HI_CNT_1; // Default: 4'b1000
		this->RX_IDLE_LO_CNT_0 = RX_IDLE_LO_CNT_0; // Default: 4'b0000
		this->RX_IDLE_LO_CNT_1 = RX_IDLE_LO_CNT_1; // Default: 4'b0000
		this->CDR_PH_ADJ_TIME = CDR_PH_ADJ_TIME; // Default: 5'b01010
		this->DFE_CAL_TIME = DFE_CAL_TIME; // Default: 5'b00110
		this->TERMINATION_CTRL = TERMINATION_CTRL; // Default: 5'b10100
		this->PMA_COM_CFG = PMA_COM_CFG; // Default: 69'h0
		this->PMA_RXSYNC_CFG_0 = PMA_RXSYNC_CFG_0; // Default: 7'h0
		this->PMA_RXSYNC_CFG_1 = PMA_RXSYNC_CFG_1; // Default: 7'h0
		this->PLL_CP_CFG = PLL_CP_CFG; // Default: 8'h00
		this->TRANS_TIME_NON_P2_0 = TRANS_TIME_NON_P2_0; // Default: 8'h19
		this->TRANS_TIME_NON_P2_1 = TRANS_TIME_NON_P2_1; // Default: 8'h19
		this->CHAN_BOND_SEQ_1_1_0 = CHAN_BOND_SEQ_1_1_0; // Default: 10'b0101111100
		this->CHAN_BOND_SEQ_1_1_1 = CHAN_BOND_SEQ_1_1_1; // Default: 10'b0101111100
		this->CHAN_BOND_SEQ_1_2_0 = CHAN_BOND_SEQ_1_2_0; // Default: 10'b0000000000
		this->CHAN_BOND_SEQ_1_2_1 = CHAN_BOND_SEQ_1_2_1; // Default: 10'b0000000000
		this->CHAN_BOND_SEQ_1_3_0 = CHAN_BOND_SEQ_1_3_0; // Default: 10'b0000000000
		this->CHAN_BOND_SEQ_1_3_1 = CHAN_BOND_SEQ_1_3_1; // Default: 10'b0000000000
		this->CHAN_BOND_SEQ_1_4_0 = CHAN_BOND_SEQ_1_4_0; // Default: 10'b0000000000
		this->CHAN_BOND_SEQ_1_4_1 = CHAN_BOND_SEQ_1_4_1; // Default: 10'b0000000000
		this->CHAN_BOND_SEQ_2_1_0 = CHAN_BOND_SEQ_2_1_0; // Default: 10'b0000000000
		this->CHAN_BOND_SEQ_2_1_1 = CHAN_BOND_SEQ_2_1_1; // Default: 10'b0000000000
		this->CHAN_BOND_SEQ_2_2_0 = CHAN_BOND_SEQ_2_2_0; // Default: 10'b0000000000
		this->CHAN_BOND_SEQ_2_2_1 = CHAN_BOND_SEQ_2_2_1; // Default: 10'b0000000000
		this->CHAN_BOND_SEQ_2_3_0 = CHAN_BOND_SEQ_2_3_0; // Default: 10'b0000000000
		this->CHAN_BOND_SEQ_2_3_1 = CHAN_BOND_SEQ_2_3_1; // Default: 10'b0000000000
		this->CHAN_BOND_SEQ_2_4_0 = CHAN_BOND_SEQ_2_4_0; // Default: 10'b0000000000
		this->CHAN_BOND_SEQ_2_4_1 = CHAN_BOND_SEQ_2_4_1; // Default: 10'b0000000000
		this->CLK_COR_SEQ_1_1_0 = CLK_COR_SEQ_1_1_0; // Default: 10'b0100011100
		this->CLK_COR_SEQ_1_1_1 = CLK_COR_SEQ_1_1_1; // Default: 10'b0100011100
		this->CLK_COR_SEQ_1_2_0 = CLK_COR_SEQ_1_2_0; // Default: 10'b0000000000
		this->CLK_COR_SEQ_1_2_1 = CLK_COR_SEQ_1_2_1; // Default: 10'b0000000000
		this->CLK_COR_SEQ_1_3_0 = CLK_COR_SEQ_1_3_0; // Default: 10'b0000000000
		this->CLK_COR_SEQ_1_3_1 = CLK_COR_SEQ_1_3_1; // Default: 10'b0000000000
		this->CLK_COR_SEQ_1_4_0 = CLK_COR_SEQ_1_4_0; // Default: 10'b0000000000
		this->CLK_COR_SEQ_1_4_1 = CLK_COR_SEQ_1_4_1; // Default: 10'b0000000000
		this->CLK_COR_SEQ_2_1_0 = CLK_COR_SEQ_2_1_0; // Default: 10'b0000000000
		this->CLK_COR_SEQ_2_1_1 = CLK_COR_SEQ_2_1_1; // Default: 10'b0000000000
		this->CLK_COR_SEQ_2_2_0 = CLK_COR_SEQ_2_2_0; // Default: 10'b0000000000
		this->CLK_COR_SEQ_2_2_1 = CLK_COR_SEQ_2_2_1; // Default: 10'b0000000000
		this->CLK_COR_SEQ_2_3_0 = CLK_COR_SEQ_2_3_0; // Default: 10'b0000000000
		this->CLK_COR_SEQ_2_3_1 = CLK_COR_SEQ_2_3_1; // Default: 10'b0000000000
		this->CLK_COR_SEQ_2_4_0 = CLK_COR_SEQ_2_4_0; // Default: 10'b0000000000
		this->CLK_COR_SEQ_2_4_1 = CLK_COR_SEQ_2_4_1; // Default: 10'b0000000000
		this->COMMA_10B_ENABLE_0 = COMMA_10B_ENABLE_0; // Default: 10'b0001111111
		this->COMMA_10B_ENABLE_1 = COMMA_10B_ENABLE_1; // Default: 10'b0001111111
		this->DFE_CFG_0 = DFE_CFG_0; // Default: 10'b1101111011
		this->DFE_CFG_1 = DFE_CFG_1; // Default: 10'b1101111011
		this->MCOMMA_10B_VALUE_0 = MCOMMA_10B_VALUE_0; // Default: 10'b1010000011
		this->MCOMMA_10B_VALUE_1 = MCOMMA_10B_VALUE_1; // Default: 10'b1010000011
		this->PCOMMA_10B_VALUE_0 = PCOMMA_10B_VALUE_0; // Default: 10'b0101111100
		this->PCOMMA_10B_VALUE_1 = PCOMMA_10B_VALUE_1; // Default: 10'b0101111100
		this->TRANS_TIME_TO_P2_0 = TRANS_TIME_TO_P2_0; // Default: 10'h064
		this->TRANS_TIME_TO_P2_1 = TRANS_TIME_TO_P2_1; // Default: 10'h064
		this->ALIGN_COMMA_WORD_0 = ALIGN_COMMA_WORD_0; // Default: 1
		this->ALIGN_COMMA_WORD_1 = ALIGN_COMMA_WORD_1; // Default: 1
		this->CB2_INH_CC_PERIOD_0 = CB2_INH_CC_PERIOD_0; // Default: 8
		this->CB2_INH_CC_PERIOD_1 = CB2_INH_CC_PERIOD_1; // Default: 8
		this->CHAN_BOND_1_MAX_SKEW_0 = CHAN_BOND_1_MAX_SKEW_0; // Default: 7
		this->CHAN_BOND_1_MAX_SKEW_1 = CHAN_BOND_1_MAX_SKEW_1; // Default: 7
		this->CHAN_BOND_2_MAX_SKEW_0 = CHAN_BOND_2_MAX_SKEW_0; // Default: 7
		this->CHAN_BOND_2_MAX_SKEW_1 = CHAN_BOND_2_MAX_SKEW_1; // Default: 7
		this->CHAN_BOND_LEVEL_0 = CHAN_BOND_LEVEL_0; // Default: 0
		this->CHAN_BOND_LEVEL_1 = CHAN_BOND_LEVEL_1; // Default: 0
		this->CHAN_BOND_SEQ_LEN_0 = CHAN_BOND_SEQ_LEN_0; // Default: 1
		this->CHAN_BOND_SEQ_LEN_1 = CHAN_BOND_SEQ_LEN_1; // Default: 1
		this->CLK25_DIVIDER = CLK25_DIVIDER; // Default: 10
		this->CLK_COR_ADJ_LEN_0 = CLK_COR_ADJ_LEN_0; // Default: 1
		this->CLK_COR_ADJ_LEN_1 = CLK_COR_ADJ_LEN_1; // Default: 1
		this->CLK_COR_DET_LEN_0 = CLK_COR_DET_LEN_0; // Default: 1
		this->CLK_COR_DET_LEN_1 = CLK_COR_DET_LEN_1; // Default: 1
		this->CLK_COR_MAX_LAT_0 = CLK_COR_MAX_LAT_0; // Default: 20
		this->CLK_COR_MAX_LAT_1 = CLK_COR_MAX_LAT_1; // Default: 20
		this->CLK_COR_MIN_LAT_0 = CLK_COR_MIN_LAT_0; // Default: 18
		this->CLK_COR_MIN_LAT_1 = CLK_COR_MIN_LAT_1; // Default: 18
		this->CLK_COR_REPEAT_WAIT_0 = CLK_COR_REPEAT_WAIT_0; // Default: 0
		this->CLK_COR_REPEAT_WAIT_1 = CLK_COR_REPEAT_WAIT_1; // Default: 0
		this->OOB_CLK_DIVIDER = OOB_CLK_DIVIDER; // Default: 6
		this->PLL_DIVSEL_FB = PLL_DIVSEL_FB; // Default: 2
		this->PLL_DIVSEL_REF = PLL_DIVSEL_REF; // Default: 1
		this->PLL_RXDIVSEL_OUT_0 = PLL_RXDIVSEL_OUT_0; // Default: 1
		this->PLL_RXDIVSEL_OUT_1 = PLL_RXDIVSEL_OUT_1; // Default: 1
		this->PLL_TXDIVSEL_OUT_0 = PLL_TXDIVSEL_OUT_0; // Default: 1
		this->PLL_TXDIVSEL_OUT_1 = PLL_TXDIVSEL_OUT_1; // Default: 1
		this->RX_LOS_INVALID_INCR_0 = RX_LOS_INVALID_INCR_0; // Default: 1
		this->RX_LOS_INVALID_INCR_1 = RX_LOS_INVALID_INCR_1; // Default: 1
		this->RX_LOS_THRESHOLD_0 = RX_LOS_THRESHOLD_0; // Default: 4
		this->RX_LOS_THRESHOLD_1 = RX_LOS_THRESHOLD_1; // Default: 4
		this->SATA_MAX_BURST_0 = SATA_MAX_BURST_0; // Default: 7
		this->SATA_MAX_BURST_1 = SATA_MAX_BURST_1; // Default: 7
		this->SATA_MAX_INIT_0 = SATA_MAX_INIT_0; // Default: 22
		this->SATA_MAX_INIT_1 = SATA_MAX_INIT_1; // Default: 22
		this->SATA_MAX_WAKE_0 = SATA_MAX_WAKE_0; // Default: 7
		this->SATA_MAX_WAKE_1 = SATA_MAX_WAKE_1; // Default: 7
		this->SATA_MIN_BURST_0 = SATA_MIN_BURST_0; // Default: 4
		this->SATA_MIN_BURST_1 = SATA_MIN_BURST_1; // Default: 4
		this->SATA_MIN_INIT_0 = SATA_MIN_INIT_0; // Default: 12
		this->SATA_MIN_INIT_1 = SATA_MIN_INIT_1; // Default: 12
		this->SATA_MIN_WAKE_0 = SATA_MIN_WAKE_0; // Default: 4
		this->SATA_MIN_WAKE_1 = SATA_MIN_WAKE_1; // Default: 4
		this->SIM_GTXRESET_SPEEDUP = SIM_GTXRESET_SPEEDUP; // Default: 1
		this->TERMINATION_IMP_0 = TERMINATION_IMP_0; // Default: 50
		this->TERMINATION_IMP_1 = TERMINATION_IMP_1; // Default: 50
	//Verilog Ports in definition order:
		this->DFECLKDLYADJMONITOR0 = DFECLKDLYADJMONITOR0; // OUTPUT
		this->DFECLKDLYADJMONITOR1 = DFECLKDLYADJMONITOR1; // OUTPUT
		this->DFEEYEDACMONITOR0 = DFEEYEDACMONITOR0; // OUTPUT
		this->DFEEYEDACMONITOR1 = DFEEYEDACMONITOR1; // OUTPUT
		this->DFESENSCAL0 = DFESENSCAL0; // OUTPUT
		this->DFESENSCAL1 = DFESENSCAL1; // OUTPUT
		this->DFETAP1MONITOR0 = DFETAP1MONITOR0; // OUTPUT
		this->DFETAP1MONITOR1 = DFETAP1MONITOR1; // OUTPUT
		this->DFETAP2MONITOR0 = DFETAP2MONITOR0; // OUTPUT
		this->DFETAP2MONITOR1 = DFETAP2MONITOR1; // OUTPUT
		this->DFETAP3MONITOR0 = DFETAP3MONITOR0; // OUTPUT
		this->DFETAP3MONITOR1 = DFETAP3MONITOR1; // OUTPUT
		this->DFETAP4MONITOR0 = DFETAP4MONITOR0; // OUTPUT
		this->DFETAP4MONITOR1 = DFETAP4MONITOR1; // OUTPUT
		this->DO = DO; // OUTPUT
		this->DRDY = DRDY; // OUTPUT
		this->PHYSTATUS0 = PHYSTATUS0; // OUTPUT
		this->PHYSTATUS1 = PHYSTATUS1; // OUTPUT
		this->PLLLKDET = PLLLKDET; // OUTPUT
		this->REFCLKOUT = REFCLKOUT; // OUTPUT
		this->RESETDONE0 = RESETDONE0; // OUTPUT
		this->RESETDONE1 = RESETDONE1; // OUTPUT
		this->RXBUFSTATUS0 = RXBUFSTATUS0; // OUTPUT
		this->RXBUFSTATUS1 = RXBUFSTATUS1; // OUTPUT
		this->RXBYTEISALIGNED0 = RXBYTEISALIGNED0; // OUTPUT
		this->RXBYTEISALIGNED1 = RXBYTEISALIGNED1; // OUTPUT
		this->RXBYTEREALIGN0 = RXBYTEREALIGN0; // OUTPUT
		this->RXBYTEREALIGN1 = RXBYTEREALIGN1; // OUTPUT
		this->RXCHANBONDSEQ0 = RXCHANBONDSEQ0; // OUTPUT
		this->RXCHANBONDSEQ1 = RXCHANBONDSEQ1; // OUTPUT
		this->RXCHANISALIGNED0 = RXCHANISALIGNED0; // OUTPUT
		this->RXCHANISALIGNED1 = RXCHANISALIGNED1; // OUTPUT
		this->RXCHANREALIGN0 = RXCHANREALIGN0; // OUTPUT
		this->RXCHANREALIGN1 = RXCHANREALIGN1; // OUTPUT
		this->RXCHARISCOMMA0 = RXCHARISCOMMA0; // OUTPUT
		this->RXCHARISCOMMA1 = RXCHARISCOMMA1; // OUTPUT
		this->RXCHARISK0 = RXCHARISK0; // OUTPUT
		this->RXCHARISK1 = RXCHARISK1; // OUTPUT
		this->RXCHBONDO0 = RXCHBONDO0; // OUTPUT
		this->RXCHBONDO1 = RXCHBONDO1; // OUTPUT
		this->RXCLKCORCNT0 = RXCLKCORCNT0; // OUTPUT
		this->RXCLKCORCNT1 = RXCLKCORCNT1; // OUTPUT
		this->RXCOMMADET0 = RXCOMMADET0; // OUTPUT
		this->RXCOMMADET1 = RXCOMMADET1; // OUTPUT
		this->RXDATA0 = RXDATA0; // OUTPUT
		this->RXDATA1 = RXDATA1; // OUTPUT
		this->RXDATAVALID0 = RXDATAVALID0; // OUTPUT
		this->RXDATAVALID1 = RXDATAVALID1; // OUTPUT
		this->RXDISPERR0 = RXDISPERR0; // OUTPUT
		this->RXDISPERR1 = RXDISPERR1; // OUTPUT
		this->RXELECIDLE0 = RXELECIDLE0; // OUTPUT
		this->RXELECIDLE1 = RXELECIDLE1; // OUTPUT
		this->RXHEADER0 = RXHEADER0; // OUTPUT
		this->RXHEADER1 = RXHEADER1; // OUTPUT
		this->RXHEADERVALID0 = RXHEADERVALID0; // OUTPUT
		this->RXHEADERVALID1 = RXHEADERVALID1; // OUTPUT
		this->RXLOSSOFSYNC0 = RXLOSSOFSYNC0; // OUTPUT
		this->RXLOSSOFSYNC1 = RXLOSSOFSYNC1; // OUTPUT
		this->RXNOTINTABLE0 = RXNOTINTABLE0; // OUTPUT
		this->RXNOTINTABLE1 = RXNOTINTABLE1; // OUTPUT
		this->RXOVERSAMPLEERR0 = RXOVERSAMPLEERR0; // OUTPUT
		this->RXOVERSAMPLEERR1 = RXOVERSAMPLEERR1; // OUTPUT
		this->RXPRBSERR0 = RXPRBSERR0; // OUTPUT
		this->RXPRBSERR1 = RXPRBSERR1; // OUTPUT
		this->RXRECCLK0 = RXRECCLK0; // OUTPUT
		this->RXRECCLK1 = RXRECCLK1; // OUTPUT
		this->RXRUNDISP0 = RXRUNDISP0; // OUTPUT
		this->RXRUNDISP1 = RXRUNDISP1; // OUTPUT
		this->RXSTARTOFSEQ0 = RXSTARTOFSEQ0; // OUTPUT
		this->RXSTARTOFSEQ1 = RXSTARTOFSEQ1; // OUTPUT
		this->RXSTATUS0 = RXSTATUS0; // OUTPUT
		this->RXSTATUS1 = RXSTATUS1; // OUTPUT
		this->RXVALID0 = RXVALID0; // OUTPUT
		this->RXVALID1 = RXVALID1; // OUTPUT
		this->TXBUFSTATUS0 = TXBUFSTATUS0; // OUTPUT
		this->TXBUFSTATUS1 = TXBUFSTATUS1; // OUTPUT
		this->TXGEARBOXREADY0 = TXGEARBOXREADY0; // OUTPUT
		this->TXGEARBOXREADY1 = TXGEARBOXREADY1; // OUTPUT
		this->TXKERR0 = TXKERR0; // OUTPUT
		this->TXKERR1 = TXKERR1; // OUTPUT
		this->TXN0 = TXN0; // OUTPUT
		this->TXN1 = TXN1; // OUTPUT
		this->TXOUTCLK0 = TXOUTCLK0; // OUTPUT
		this->TXOUTCLK1 = TXOUTCLK1; // OUTPUT
		this->TXP0 = TXP0; // OUTPUT
		this->TXP1 = TXP1; // OUTPUT
		this->TXRUNDISP0 = TXRUNDISP0; // OUTPUT
		this->TXRUNDISP1 = TXRUNDISP1; // OUTPUT
		this->CLKIN = CLKIN; // INPUT
		this->DADDR = DADDR; // INPUT
		this->DCLK = DCLK; // INPUT
		this->DEN = DEN; // INPUT
		this->DFECLKDLYADJ0 = DFECLKDLYADJ0; // INPUT
		this->DFECLKDLYADJ1 = DFECLKDLYADJ1; // INPUT
		this->DFETAP10 = DFETAP10; // INPUT
		this->DFETAP11 = DFETAP11; // INPUT
		this->DFETAP20 = DFETAP20; // INPUT
		this->DFETAP21 = DFETAP21; // INPUT
		this->DFETAP30 = DFETAP30; // INPUT
		this->DFETAP31 = DFETAP31; // INPUT
		this->DFETAP40 = DFETAP40; // INPUT
		this->DFETAP41 = DFETAP41; // INPUT
		this->DI = DI; // INPUT
		this->DWE = DWE; // INPUT
		this->GTXRESET = GTXRESET; // INPUT
		this->GTXTEST = GTXTEST; // INPUT
		this->INTDATAWIDTH = INTDATAWIDTH; // INPUT
		this->LOOPBACK0 = LOOPBACK0; // INPUT
		this->LOOPBACK1 = LOOPBACK1; // INPUT
		this->PLLLKDETEN = PLLLKDETEN; // INPUT
		this->PLLPOWERDOWN = PLLPOWERDOWN; // INPUT
		this->PRBSCNTRESET0 = PRBSCNTRESET0; // INPUT
		this->PRBSCNTRESET1 = PRBSCNTRESET1; // INPUT
		this->REFCLKPWRDNB = REFCLKPWRDNB; // INPUT
		this->RXBUFRESET0 = RXBUFRESET0; // INPUT
		this->RXBUFRESET1 = RXBUFRESET1; // INPUT
		this->RXCDRRESET0 = RXCDRRESET0; // INPUT
		this->RXCDRRESET1 = RXCDRRESET1; // INPUT
		this->RXCHBONDI0 = RXCHBONDI0; // INPUT
		this->RXCHBONDI1 = RXCHBONDI1; // INPUT
		this->RXCOMMADETUSE0 = RXCOMMADETUSE0; // INPUT
		this->RXCOMMADETUSE1 = RXCOMMADETUSE1; // INPUT
		this->RXDATAWIDTH0 = RXDATAWIDTH0; // INPUT
		this->RXDATAWIDTH1 = RXDATAWIDTH1; // INPUT
		this->RXDEC8B10BUSE0 = RXDEC8B10BUSE0; // INPUT
		this->RXDEC8B10BUSE1 = RXDEC8B10BUSE1; // INPUT
		this->RXENCHANSYNC0 = RXENCHANSYNC0; // INPUT
		this->RXENCHANSYNC1 = RXENCHANSYNC1; // INPUT
		this->RXENEQB0 = RXENEQB0; // INPUT
		this->RXENEQB1 = RXENEQB1; // INPUT
		this->RXENMCOMMAALIGN0 = RXENMCOMMAALIGN0; // INPUT
		this->RXENMCOMMAALIGN1 = RXENMCOMMAALIGN1; // INPUT
		this->RXENPCOMMAALIGN0 = RXENPCOMMAALIGN0; // INPUT
		this->RXENPCOMMAALIGN1 = RXENPCOMMAALIGN1; // INPUT
		this->RXENPMAPHASEALIGN0 = RXENPMAPHASEALIGN0; // INPUT
		this->RXENPMAPHASEALIGN1 = RXENPMAPHASEALIGN1; // INPUT
		this->RXENPRBSTST0 = RXENPRBSTST0; // INPUT
		this->RXENPRBSTST1 = RXENPRBSTST1; // INPUT
		this->RXENSAMPLEALIGN0 = RXENSAMPLEALIGN0; // INPUT
		this->RXENSAMPLEALIGN1 = RXENSAMPLEALIGN1; // INPUT
		this->RXEQMIX0 = RXEQMIX0; // INPUT
		this->RXEQMIX1 = RXEQMIX1; // INPUT
		this->RXEQPOLE0 = RXEQPOLE0; // INPUT
		this->RXEQPOLE1 = RXEQPOLE1; // INPUT
		this->RXGEARBOXSLIP0 = RXGEARBOXSLIP0; // INPUT
		this->RXGEARBOXSLIP1 = RXGEARBOXSLIP1; // INPUT
		this->RXN0 = RXN0; // INPUT
		this->RXN1 = RXN1; // INPUT
		this->RXP0 = RXP0; // INPUT
		this->RXP1 = RXP1; // INPUT
		this->RXPMASETPHASE0 = RXPMASETPHASE0; // INPUT
		this->RXPMASETPHASE1 = RXPMASETPHASE1; // INPUT
		this->RXPOLARITY0 = RXPOLARITY0; // INPUT
		this->RXPOLARITY1 = RXPOLARITY1; // INPUT
		this->RXPOWERDOWN0 = RXPOWERDOWN0; // INPUT
		this->RXPOWERDOWN1 = RXPOWERDOWN1; // INPUT
		this->RXRESET0 = RXRESET0; // INPUT
		this->RXRESET1 = RXRESET1; // INPUT
		this->RXSLIDE0 = RXSLIDE0; // INPUT
		this->RXSLIDE1 = RXSLIDE1; // INPUT
		this->RXUSRCLK0 = RXUSRCLK0; // INPUT
		this->RXUSRCLK1 = RXUSRCLK1; // INPUT
		this->RXUSRCLK20 = RXUSRCLK20; // INPUT
		this->RXUSRCLK21 = RXUSRCLK21; // INPUT
		this->TXBUFDIFFCTRL0 = TXBUFDIFFCTRL0; // INPUT
		this->TXBUFDIFFCTRL1 = TXBUFDIFFCTRL1; // INPUT
		this->TXBYPASS8B10B0 = TXBYPASS8B10B0; // INPUT
		this->TXBYPASS8B10B1 = TXBYPASS8B10B1; // INPUT
		this->TXCHARDISPMODE0 = TXCHARDISPMODE0; // INPUT
		this->TXCHARDISPMODE1 = TXCHARDISPMODE1; // INPUT
		this->TXCHARDISPVAL0 = TXCHARDISPVAL0; // INPUT
		this->TXCHARDISPVAL1 = TXCHARDISPVAL1; // INPUT
		this->TXCHARISK0 = TXCHARISK0; // INPUT
		this->TXCHARISK1 = TXCHARISK1; // INPUT
		this->TXCOMSTART0 = TXCOMSTART0; // INPUT
		this->TXCOMSTART1 = TXCOMSTART1; // INPUT
		this->TXCOMTYPE0 = TXCOMTYPE0; // INPUT
		this->TXCOMTYPE1 = TXCOMTYPE1; // INPUT
		this->TXDATA0 = TXDATA0; // INPUT
		this->TXDATA1 = TXDATA1; // INPUT
		this->TXDATAWIDTH0 = TXDATAWIDTH0; // INPUT
		this->TXDATAWIDTH1 = TXDATAWIDTH1; // INPUT
		this->TXDETECTRX0 = TXDETECTRX0; // INPUT
		this->TXDETECTRX1 = TXDETECTRX1; // INPUT
		this->TXDIFFCTRL0 = TXDIFFCTRL0; // INPUT
		this->TXDIFFCTRL1 = TXDIFFCTRL1; // INPUT
		this->TXELECIDLE0 = TXELECIDLE0; // INPUT
		this->TXELECIDLE1 = TXELECIDLE1; // INPUT
		this->TXENC8B10BUSE0 = TXENC8B10BUSE0; // INPUT
		this->TXENC8B10BUSE1 = TXENC8B10BUSE1; // INPUT
		this->TXENPMAPHASEALIGN0 = TXENPMAPHASEALIGN0; // INPUT
		this->TXENPMAPHASEALIGN1 = TXENPMAPHASEALIGN1; // INPUT
		this->TXENPRBSTST0 = TXENPRBSTST0; // INPUT
		this->TXENPRBSTST1 = TXENPRBSTST1; // INPUT
		this->TXHEADER0 = TXHEADER0; // INPUT
		this->TXHEADER1 = TXHEADER1; // INPUT
		this->TXINHIBIT0 = TXINHIBIT0; // INPUT
		this->TXINHIBIT1 = TXINHIBIT1; // INPUT
		this->TXPMASETPHASE0 = TXPMASETPHASE0; // INPUT
		this->TXPMASETPHASE1 = TXPMASETPHASE1; // INPUT
		this->TXPOLARITY0 = TXPOLARITY0; // INPUT
		this->TXPOLARITY1 = TXPOLARITY1; // INPUT
		this->TXPOWERDOWN0 = TXPOWERDOWN0; // INPUT
		this->TXPOWERDOWN1 = TXPOWERDOWN1; // INPUT
		this->TXPREEMPHASIS0 = TXPREEMPHASIS0; // INPUT
		this->TXPREEMPHASIS1 = TXPREEMPHASIS1; // INPUT
		this->TXRESET0 = TXRESET0; // INPUT
		this->TXRESET1 = TXRESET1; // INPUT
		this->TXSEQUENCE0 = TXSEQUENCE0; // INPUT
		this->TXSEQUENCE1 = TXSEQUENCE1; // INPUT
		this->TXSTARTSEQ0 = TXSTARTSEQ0; // INPUT
		this->TXSTARTSEQ1 = TXSTARTSEQ1; // INPUT
		this->TXUSRCLK0 = TXUSRCLK0; // INPUT
		this->TXUSRCLK1 = TXUSRCLK1; // INPUT
		this->TXUSRCLK20 = TXUSRCLK20; // INPUT
		this->TXUSRCLK21 = TXUSRCLK21; // INPUT
	
		register_wait_on_event_nets();
	
	}
	
	void register_wait_on_event_nets(){
	// TODO
	}
	void calculate(int time){
	// TODO
	}
};


class prim_class_X_IDELAYE2{
	//Verilog Parameters:
	int CINVCTRL_SEL;
	int DELAY_SRC;
	int HIGH_PERFORMANCE_MODE;
	int IDELAY_TYPE;
	int IDELAY_VALUE;
	int PIPE_SEL;
	int REFCLK_FREQUENCY;
	int SIGNAL_PATTERN;
	int LOC;
	int SIM_DELAY_D;
	//Verilog Ports in definition order:
	NetFlow* CNTVALUEOUT; // OUTPUT
	NetFlow* DATAOUT; // OUTPUT
	NetFlow* C; // INPUT
	NetFlow* CE; // INPUT
	NetFlow* CINVCTRL; // INPUT
	NetFlow* CNTVALUEIN; // INPUT
	NetFlow* DATAIN; // INPUT
	NetFlow* IDATAIN; // INPUT
	NetFlow* INC; // INPUT
	NetFlow* LD; // INPUT
	NetFlow* LDPIPEEN; // INPUT
	NetFlow* REGRST; // INPUT
	
	prim_class_X_IDELAYE2(
		//Verilog Parameters:
		int CINVCTRL_SEL, // Default: "FALSE"
		int DELAY_SRC, // Default: "IDATAIN"
		int HIGH_PERFORMANCE_MODE, // Default: "FALSE"
		int IDELAY_TYPE, // Default: "FIXED"
		int IDELAY_VALUE, // Default: 0
		int PIPE_SEL, // Default: "FALSE"
		int REFCLK_FREQUENCY, // Default: 200.0
		int SIGNAL_PATTERN, // Default: "DATA"
		int LOC, // Default: "UNPLACED"
		int SIM_DELAY_D, // Default: 0
		//Verilog Ports in definition order:
		NetFlow* CNTVALUEOUT, // OUTPUT
		NetFlow* DATAOUT, // OUTPUT
		NetFlow* C, // INPUT
		NetFlow* CE, // INPUT
		NetFlow* CINVCTRL, // INPUT
		NetFlow* CNTVALUEIN, // INPUT
		NetFlow* DATAIN, // INPUT
		NetFlow* IDATAIN, // INPUT
		NetFlow* INC, // INPUT
		NetFlow* LD, // INPUT
		NetFlow* LDPIPEEN, // INPUT
		NetFlow* REGRST // INPUT
		){
	
	// Assign parameters and ports: 
	//Verilog Parameters:
		this->CINVCTRL_SEL = CINVCTRL_SEL; // Default: "FALSE"
		this->DELAY_SRC = DELAY_SRC; // Default: "IDATAIN"
		this->HIGH_PERFORMANCE_MODE = HIGH_PERFORMANCE_MODE; // Default: "FALSE"
		this->IDELAY_TYPE = IDELAY_TYPE; // Default: "FIXED"
		this->IDELAY_VALUE = IDELAY_VALUE; // Default: 0
		this->PIPE_SEL = PIPE_SEL; // Default: "FALSE"
		this->REFCLK_FREQUENCY = REFCLK_FREQUENCY; // Default: 200.0
		this->SIGNAL_PATTERN = SIGNAL_PATTERN; // Default: "DATA"
		this->LOC = LOC; // Default: "UNPLACED"
		this->SIM_DELAY_D = SIM_DELAY_D; // Default: 0
	//Verilog Ports in definition order:
		this->CNTVALUEOUT = CNTVALUEOUT; // OUTPUT
		this->DATAOUT = DATAOUT; // OUTPUT
		this->C = C; // INPUT
		this->CE = CE; // INPUT
		this->CINVCTRL = CINVCTRL; // INPUT
		this->CNTVALUEIN = CNTVALUEIN; // INPUT
		this->DATAIN = DATAIN; // INPUT
		this->IDATAIN = IDATAIN; // INPUT
		this->INC = INC; // INPUT
		this->LD = LD; // INPUT
		this->LDPIPEEN = LDPIPEEN; // INPUT
		this->REGRST = REGRST; // INPUT
	
		register_wait_on_event_nets();
	
	}
	
	void register_wait_on_event_nets(){
	// TODO
	}
	void calculate(int time){
	// TODO
	}
};


class prim_class_X_INV{
	//Verilog Parameters:
	int LOC;
	//Verilog Ports in definition order:
	NetFlow* O; // OUTPUT
	NetFlow* I; // INPUT
	
	prim_class_X_INV(
		//Verilog Parameters:
		int LOC, // Default: "UNPLACED"
		//Verilog Ports in definition order:
		NetFlow* O, // OUTPUT
		NetFlow* I // INPUT
		){
	
	// Assign parameters and ports: 
	//Verilog Parameters:
		this->LOC = LOC; // Default: "UNPLACED"
	//Verilog Ports in definition order:
		this->O = O; // OUTPUT
		this->I = I; // INPUT
	
		register_wait_on_event_nets();
	
	}
	
	void register_wait_on_event_nets(){
	// TODO
	}
	void calculate(int time){
	// TODO
	}
};


class prim_class_X_IDELAYE2_FINEDELAY{
	//Verilog Parameters:
	int CINVCTRL_SEL;
	int DELAY_SRC;
	int FINEDELAY;
	int HIGH_PERFORMANCE_MODE;
	int IDELAY_TYPE;
	int IDELAY_VALUE;
	int PIPE_SEL;
	int REFCLK_FREQUENCY;
	int SIGNAL_PATTERN;
	int LOC;
	int SIM_DELAY_D;
	//Verilog Ports in definition order:
	NetFlow* CNTVALUEOUT; // OUTPUT
	NetFlow* DATAOUT; // OUTPUT
	NetFlow* C; // INPUT
	NetFlow* CE; // INPUT
	NetFlow* CINVCTRL; // INPUT
	NetFlow* CNTVALUEIN; // INPUT
	NetFlow* DATAIN; // INPUT
	NetFlow* IDATAIN; // INPUT
	NetFlow* IFDLY; // INPUT
	NetFlow* INC; // INPUT
	NetFlow* LD; // INPUT
	NetFlow* LDPIPEEN; // INPUT
	NetFlow* REGRST; // INPUT
	
	prim_class_X_IDELAYE2_FINEDELAY(
		//Verilog Parameters:
		int CINVCTRL_SEL, // Default: "FALSE"
		int DELAY_SRC, // Default: "IDATAIN"
		int FINEDELAY, // Default: "BYPASS"
		int HIGH_PERFORMANCE_MODE, // Default: "FALSE"
		int IDELAY_TYPE, // Default: "FIXED"
		int IDELAY_VALUE, // Default: 0
		int PIPE_SEL, // Default: "FALSE"
		int REFCLK_FREQUENCY, // Default: 200.0
		int SIGNAL_PATTERN, // Default: "DATA"
		int LOC, // Default: "UNPLACED"
		int SIM_DELAY_D, // Default: 0
		//Verilog Ports in definition order:
		NetFlow* CNTVALUEOUT, // OUTPUT
		NetFlow* DATAOUT, // OUTPUT
		NetFlow* C, // INPUT
		NetFlow* CE, // INPUT
		NetFlow* CINVCTRL, // INPUT
		NetFlow* CNTVALUEIN, // INPUT
		NetFlow* DATAIN, // INPUT
		NetFlow* IDATAIN, // INPUT
		NetFlow* IFDLY, // INPUT
		NetFlow* INC, // INPUT
		NetFlow* LD, // INPUT
		NetFlow* LDPIPEEN, // INPUT
		NetFlow* REGRST // INPUT
		){
	
	// Assign parameters and ports: 
	//Verilog Parameters:
		this->CINVCTRL_SEL = CINVCTRL_SEL; // Default: "FALSE"
		this->DELAY_SRC = DELAY_SRC; // Default: "IDATAIN"
		this->FINEDELAY = FINEDELAY; // Default: "BYPASS"
		this->HIGH_PERFORMANCE_MODE = HIGH_PERFORMANCE_MODE; // Default: "FALSE"
		this->IDELAY_TYPE = IDELAY_TYPE; // Default: "FIXED"
		this->IDELAY_VALUE = IDELAY_VALUE; // Default: 0
		this->PIPE_SEL = PIPE_SEL; // Default: "FALSE"
		this->REFCLK_FREQUENCY = REFCLK_FREQUENCY; // Default: 200.0
		this->SIGNAL_PATTERN = SIGNAL_PATTERN; // Default: "DATA"
		this->LOC = LOC; // Default: "UNPLACED"
		this->SIM_DELAY_D = SIM_DELAY_D; // Default: 0
	//Verilog Ports in definition order:
		this->CNTVALUEOUT = CNTVALUEOUT; // OUTPUT
		this->DATAOUT = DATAOUT; // OUTPUT
		this->C = C; // INPUT
		this->CE = CE; // INPUT
		this->CINVCTRL = CINVCTRL; // INPUT
		this->CNTVALUEIN = CNTVALUEIN; // INPUT
		this->DATAIN = DATAIN; // INPUT
		this->IDATAIN = IDATAIN; // INPUT
		this->IFDLY = IFDLY; // INPUT
		this->INC = INC; // INPUT
		this->LD = LD; // INPUT
		this->LDPIPEEN = LDPIPEEN; // INPUT
		this->REGRST = REGRST; // INPUT
	
		register_wait_on_event_nets();
	
	}
	
	void register_wait_on_event_nets(){
	// TODO
	}
	void calculate(int time){
	// TODO
	}
};


class prim_class_X_IN_FIFO{
	//Verilog Parameters:
	int LOC;
	int ALMOST_EMPTY_VALUE;
	int ALMOST_FULL_VALUE;
	int ARRAY_MODE;
	int SYNCHRONOUS_MODE;
	//Verilog Ports in definition order:
	NetFlow* ALMOSTEMPTY; // OUTPUT
	NetFlow* ALMOSTFULL; // OUTPUT
	NetFlow* EMPTY; // OUTPUT
	NetFlow* FULL; // OUTPUT
	NetFlow* Q0; // OUTPUT
	NetFlow* Q1; // OUTPUT
	NetFlow* Q2; // OUTPUT
	NetFlow* Q3; // OUTPUT
	NetFlow* Q4; // OUTPUT
	NetFlow* Q5; // OUTPUT
	NetFlow* Q6; // OUTPUT
	NetFlow* Q7; // OUTPUT
	NetFlow* Q8; // OUTPUT
	NetFlow* Q9; // OUTPUT
	NetFlow* D0; // INPUT
	NetFlow* D1; // INPUT
	NetFlow* D2; // INPUT
	NetFlow* D3; // INPUT
	NetFlow* D4; // INPUT
	NetFlow* D5; // INPUT
	NetFlow* D6; // INPUT
	NetFlow* D7; // INPUT
	NetFlow* D8; // INPUT
	NetFlow* D9; // INPUT
	NetFlow* RDCLK; // INPUT
	NetFlow* RDEN; // INPUT
	NetFlow* RESET; // INPUT
	NetFlow* WRCLK; // INPUT
	NetFlow* WREN; // INPUT
	
	prim_class_X_IN_FIFO(
		//Verilog Parameters:
		int LOC, // Default: "UNPLACED"
		int ALMOST_EMPTY_VALUE, // Default: 1
		int ALMOST_FULL_VALUE, // Default: 1
		int ARRAY_MODE, // Default: "ARRAY_MODE_4_X_8"
		int SYNCHRONOUS_MODE, // Default: "FALSE"
		//Verilog Ports in definition order:
		NetFlow* ALMOSTEMPTY, // OUTPUT
		NetFlow* ALMOSTFULL, // OUTPUT
		NetFlow* EMPTY, // OUTPUT
		NetFlow* FULL, // OUTPUT
		NetFlow* Q0, // OUTPUT
		NetFlow* Q1, // OUTPUT
		NetFlow* Q2, // OUTPUT
		NetFlow* Q3, // OUTPUT
		NetFlow* Q4, // OUTPUT
		NetFlow* Q5, // OUTPUT
		NetFlow* Q6, // OUTPUT
		NetFlow* Q7, // OUTPUT
		NetFlow* Q8, // OUTPUT
		NetFlow* Q9, // OUTPUT
		NetFlow* D0, // INPUT
		NetFlow* D1, // INPUT
		NetFlow* D2, // INPUT
		NetFlow* D3, // INPUT
		NetFlow* D4, // INPUT
		NetFlow* D5, // INPUT
		NetFlow* D6, // INPUT
		NetFlow* D7, // INPUT
		NetFlow* D8, // INPUT
		NetFlow* D9, // INPUT
		NetFlow* RDCLK, // INPUT
		NetFlow* RDEN, // INPUT
		NetFlow* RESET, // INPUT
		NetFlow* WRCLK, // INPUT
		NetFlow* WREN // INPUT
		){
	
	// Assign parameters and ports: 
	//Verilog Parameters:
		this->LOC = LOC; // Default: "UNPLACED"
		this->ALMOST_EMPTY_VALUE = ALMOST_EMPTY_VALUE; // Default: 1
		this->ALMOST_FULL_VALUE = ALMOST_FULL_VALUE; // Default: 1
		this->ARRAY_MODE = ARRAY_MODE; // Default: "ARRAY_MODE_4_X_8"
		this->SYNCHRONOUS_MODE = SYNCHRONOUS_MODE; // Default: "FALSE"
	//Verilog Ports in definition order:
		this->ALMOSTEMPTY = ALMOSTEMPTY; // OUTPUT
		this->ALMOSTFULL = ALMOSTFULL; // OUTPUT
		this->EMPTY = EMPTY; // OUTPUT
		this->FULL = FULL; // OUTPUT
		this->Q0 = Q0; // OUTPUT
		this->Q1 = Q1; // OUTPUT
		this->Q2 = Q2; // OUTPUT
		this->Q3 = Q3; // OUTPUT
		this->Q4 = Q4; // OUTPUT
		this->Q5 = Q5; // OUTPUT
		this->Q6 = Q6; // OUTPUT
		this->Q7 = Q7; // OUTPUT
		this->Q8 = Q8; // OUTPUT
		this->Q9 = Q9; // OUTPUT
		this->D0 = D0; // INPUT
		this->D1 = D1; // INPUT
		this->D2 = D2; // INPUT
		this->D3 = D3; // INPUT
		this->D4 = D4; // INPUT
		this->D5 = D5; // INPUT
		this->D6 = D6; // INPUT
		this->D7 = D7; // INPUT
		this->D8 = D8; // INPUT
		this->D9 = D9; // INPUT
		this->RDCLK = RDCLK; // INPUT
		this->RDEN = RDEN; // INPUT
		this->RESET = RESET; // INPUT
		this->WRCLK = WRCLK; // INPUT
		this->WREN = WREN; // INPUT
	
		register_wait_on_event_nets();
	
	}
	
	void register_wait_on_event_nets(){
	// TODO
	}
	void calculate(int time){
	// TODO
	}
};


class prim_class_X_IOBUFDS_DIFF_OUT_DCIEN{
	//Verilog Parameters:
	int DIFF_TERM;
	int IBUF_LOW_PWR;
	int IOSTANDARD;
	int LOC;
	int USE_IBUFDISABLE;
	//Verilog Ports in definition order:
	NetFlow* O; // OUTPUT
	NetFlow* OB; // OUTPUT
	NetFlow* IO; // INOUT
	NetFlow* IOB; // INOUT
	NetFlow* DCITERMDISABLE; // INPUT
	NetFlow* I; // INPUT
	NetFlow* IBUFDISABLE; // INPUT
	NetFlow* TM; // INPUT
	NetFlow* TS; // INPUT
	
	prim_class_X_IOBUFDS_DIFF_OUT_DCIEN(
		//Verilog Parameters:
		int DIFF_TERM, // Default: "FALSE"
		int IBUF_LOW_PWR, // Default: "TRUE"
		int IOSTANDARD, // Default: "DEFAULT"
		int LOC, // Default: "UNPLACED"
		int USE_IBUFDISABLE, // Default: "TRUE"
		//Verilog Ports in definition order:
		NetFlow* O, // OUTPUT
		NetFlow* OB, // OUTPUT
		NetFlow* IO, // INOUT
		NetFlow* IOB, // INOUT
		NetFlow* DCITERMDISABLE, // INPUT
		NetFlow* I, // INPUT
		NetFlow* IBUFDISABLE, // INPUT
		NetFlow* TM, // INPUT
		NetFlow* TS // INPUT
		){
	
	// Assign parameters and ports: 
	//Verilog Parameters:
		this->DIFF_TERM = DIFF_TERM; // Default: "FALSE"
		this->IBUF_LOW_PWR = IBUF_LOW_PWR; // Default: "TRUE"
		this->IOSTANDARD = IOSTANDARD; // Default: "DEFAULT"
		this->LOC = LOC; // Default: "UNPLACED"
		this->USE_IBUFDISABLE = USE_IBUFDISABLE; // Default: "TRUE"
	//Verilog Ports in definition order:
		this->O = O; // OUTPUT
		this->OB = OB; // OUTPUT
		this->IO = IO; // INOUT
		this->IOB = IOB; // INOUT
		this->DCITERMDISABLE = DCITERMDISABLE; // INPUT
		this->I = I; // INPUT
		this->IBUFDISABLE = IBUFDISABLE; // INPUT
		this->TM = TM; // INPUT
		this->TS = TS; // INPUT
	
		register_wait_on_event_nets();
	
	}
	
	void register_wait_on_event_nets(){
	// TODO
	}
	void calculate(int time){
	// TODO
	}
};


class prim_class_X_IOBUF_DCIEN{
	//Verilog Parameters:
	int DRIVE;
	int IBUF_LOW_PWR;
	int IOSTANDARD;
	int LOC;
	int SLEW;
	int USE_IBUFDISABLE;
	//Verilog Ports in definition order:
	NetFlow* O; // OUTPUT
	NetFlow* IO; // INOUT
	NetFlow* DCITERMDISABLE; // INPUT
	NetFlow* I; // INPUT
	NetFlow* IBUFDISABLE; // INPUT
	NetFlow* T; // INPUT
	
	prim_class_X_IOBUF_DCIEN(
		//Verilog Parameters:
		int DRIVE, // Default: 12
		int IBUF_LOW_PWR, // Default: "TRUE"
		int IOSTANDARD, // Default: "DEFAULT"
		int LOC, // Default: "UNPLACED"
		int SLEW, // Default: "SLOW"
		int USE_IBUFDISABLE, // Default: "TRUE"
		//Verilog Ports in definition order:
		NetFlow* O, // OUTPUT
		NetFlow* IO, // INOUT
		NetFlow* DCITERMDISABLE, // INPUT
		NetFlow* I, // INPUT
		NetFlow* IBUFDISABLE, // INPUT
		NetFlow* T // INPUT
		){
	
	// Assign parameters and ports: 
	//Verilog Parameters:
		this->DRIVE = DRIVE; // Default: 12
		this->IBUF_LOW_PWR = IBUF_LOW_PWR; // Default: "TRUE"
		this->IOSTANDARD = IOSTANDARD; // Default: "DEFAULT"
		this->LOC = LOC; // Default: "UNPLACED"
		this->SLEW = SLEW; // Default: "SLOW"
		this->USE_IBUFDISABLE = USE_IBUFDISABLE; // Default: "TRUE"
	//Verilog Ports in definition order:
		this->O = O; // OUTPUT
		this->IO = IO; // INOUT
		this->DCITERMDISABLE = DCITERMDISABLE; // INPUT
		this->I = I; // INPUT
		this->IBUFDISABLE = IBUFDISABLE; // INPUT
		this->T = T; // INPUT
	
		register_wait_on_event_nets();
	
	}
	
	void register_wait_on_event_nets(){
	// TODO
	}
	void calculate(int time){
	// TODO
	}
};


class prim_class_X_IOBUFDS_DCIEN{
	//Verilog Parameters:
	int LOC;
	int DIFF_TERM;
	int DQS_BIAS;
	int IBUF_LOW_PWR;
	int IOSTANDARD;
	int SLEW;
	int USE_IBUFDISABLE;
	//Verilog Ports in definition order:
	NetFlow* O; // OUTPUT
	NetFlow* IO; // INOUT
	NetFlow* IOB; // INOUT
	NetFlow* DCITERMDISABLE; // INPUT
	NetFlow* I; // INPUT
	NetFlow* IBUFDISABLE; // INPUT
	NetFlow* T; // INPUT
	
	prim_class_X_IOBUFDS_DCIEN(
		//Verilog Parameters:
		int LOC, // Default: "UNPLACED"
		int DIFF_TERM, // Default: "FALSE"
		int DQS_BIAS, // Default: "FALSE"
		int IBUF_LOW_PWR, // Default: "TRUE"
		int IOSTANDARD, // Default: "DEFAULT"
		int SLEW, // Default: "SLOW"
		int USE_IBUFDISABLE, // Default: "TRUE"
		//Verilog Ports in definition order:
		NetFlow* O, // OUTPUT
		NetFlow* IO, // INOUT
		NetFlow* IOB, // INOUT
		NetFlow* DCITERMDISABLE, // INPUT
		NetFlow* I, // INPUT
		NetFlow* IBUFDISABLE, // INPUT
		NetFlow* T // INPUT
		){
	
	// Assign parameters and ports: 
	//Verilog Parameters:
		this->LOC = LOC; // Default: "UNPLACED"
		this->DIFF_TERM = DIFF_TERM; // Default: "FALSE"
		this->DQS_BIAS = DQS_BIAS; // Default: "FALSE"
		this->IBUF_LOW_PWR = IBUF_LOW_PWR; // Default: "TRUE"
		this->IOSTANDARD = IOSTANDARD; // Default: "DEFAULT"
		this->SLEW = SLEW; // Default: "SLOW"
		this->USE_IBUFDISABLE = USE_IBUFDISABLE; // Default: "TRUE"
	//Verilog Ports in definition order:
		this->O = O; // OUTPUT
		this->IO = IO; // INOUT
		this->IOB = IOB; // INOUT
		this->DCITERMDISABLE = DCITERMDISABLE; // INPUT
		this->I = I; // INPUT
		this->IBUFDISABLE = IBUFDISABLE; // INPUT
		this->T = T; // INPUT
	
		register_wait_on_event_nets();
	
	}
	
	void register_wait_on_event_nets(){
	// TODO
	}
	void calculate(int time){
	// TODO
	}
};


class prim_class_X_IODELAY{
	//Verilog Parameters:
	int DELAY_SRC;
	int HIGH_PERFORMANCE_MODE;
	int IDELAY_TYPE;
	int IDELAY_VALUE;
	int ODELAY_VALUE;
	int REFCLK_FREQUENCY;
	int SIGNAL_PATTERN;
	int ILEAK_ADJUST;
	int D_IODELAY_OFFSET;
	int LOC;
	int SIM_DELAY_D;
	//Verilog Ports in definition order:
	NetFlow* DATAOUT; // OUTPUT
	NetFlow* C; // INPUT
	NetFlow* CE; // INPUT
	NetFlow* DATAIN; // INPUT
	NetFlow* IDATAIN; // INPUT
	NetFlow* INC; // INPUT
	NetFlow* ODATAIN; // INPUT
	NetFlow* RST; // INPUT
	NetFlow* T; // INPUT
	
	prim_class_X_IODELAY(
		//Verilog Parameters:
		int DELAY_SRC, // Default: "I"
		int HIGH_PERFORMANCE_MODE, // Default: "TRUE"
		int IDELAY_TYPE, // Default: "DEFAULT"
		int IDELAY_VALUE, // Default: 0
		int ODELAY_VALUE, // Default: 0
		int REFCLK_FREQUENCY, // Default: 200.0
		int SIGNAL_PATTERN, // Default: "DATA"
		int ILEAK_ADJUST, // Default: 1.0
		int D_IODELAY_OFFSET, // Default: 0.0
		int LOC, // Default: "UNPLACED"
		int SIM_DELAY_D, // Default: 0
		//Verilog Ports in definition order:
		NetFlow* DATAOUT, // OUTPUT
		NetFlow* C, // INPUT
		NetFlow* CE, // INPUT
		NetFlow* DATAIN, // INPUT
		NetFlow* IDATAIN, // INPUT
		NetFlow* INC, // INPUT
		NetFlow* ODATAIN, // INPUT
		NetFlow* RST, // INPUT
		NetFlow* T // INPUT
		){
	
	// Assign parameters and ports: 
	//Verilog Parameters:
		this->DELAY_SRC = DELAY_SRC; // Default: "I"
		this->HIGH_PERFORMANCE_MODE = HIGH_PERFORMANCE_MODE; // Default: "TRUE"
		this->IDELAY_TYPE = IDELAY_TYPE; // Default: "DEFAULT"
		this->IDELAY_VALUE = IDELAY_VALUE; // Default: 0
		this->ODELAY_VALUE = ODELAY_VALUE; // Default: 0
		this->REFCLK_FREQUENCY = REFCLK_FREQUENCY; // Default: 200.0
		this->SIGNAL_PATTERN = SIGNAL_PATTERN; // Default: "DATA"
		this->ILEAK_ADJUST = ILEAK_ADJUST; // Default: 1.0
		this->D_IODELAY_OFFSET = D_IODELAY_OFFSET; // Default: 0.0
		this->LOC = LOC; // Default: "UNPLACED"
		this->SIM_DELAY_D = SIM_DELAY_D; // Default: 0
	//Verilog Ports in definition order:
		this->DATAOUT = DATAOUT; // OUTPUT
		this->C = C; // INPUT
		this->CE = CE; // INPUT
		this->DATAIN = DATAIN; // INPUT
		this->IDATAIN = IDATAIN; // INPUT
		this->INC = INC; // INPUT
		this->ODATAIN = ODATAIN; // INPUT
		this->RST = RST; // INPUT
		this->T = T; // INPUT
	
		register_wait_on_event_nets();
	
	}
	
	void register_wait_on_event_nets(){
	// TODO
	}
	void calculate(int time){
	// TODO
	}
};


class prim_class_X_IODELAYE1{
	//Verilog Parameters:
	int CINVCTRL_SEL;
	int DELAY_SRC;
	int HIGH_PERFORMANCE_MODE;
	int IDELAY_TYPE;
	int IDELAY_VALUE;
	int ODELAY_TYPE;
	int ODELAY_VALUE;
	int REFCLK_FREQUENCY;
	int SIGNAL_PATTERN;
	int ILEAK_ADJUST;
	int D_IOBDELAY_OFFSET;
	int LOC;
	int SIM_DELAY_D;
	int SIM_ODELAY_D;
	//Verilog Ports in definition order:
	NetFlow* CNTVALUEOUT; // OUTPUT
	NetFlow* DATAOUT; // OUTPUT
	NetFlow* C; // INPUT
	NetFlow* CE; // INPUT
	NetFlow* CINVCTRL; // INPUT
	NetFlow* CLKIN; // INPUT
	NetFlow* CNTVALUEIN; // INPUT
	NetFlow* DATAIN; // INPUT
	NetFlow* IDATAIN; // INPUT
	NetFlow* INC; // INPUT
	NetFlow* ODATAIN; // INPUT
	NetFlow* RST; // INPUT
	NetFlow* T; // INPUT
	
	prim_class_X_IODELAYE1(
		//Verilog Parameters:
		int CINVCTRL_SEL, // Default: "FALSE"
		int DELAY_SRC, // Default: "I"
		int HIGH_PERFORMANCE_MODE, // Default: "FALSE"
		int IDELAY_TYPE, // Default: "DEFAULT"
		int IDELAY_VALUE, // Default: 0
		int ODELAY_TYPE, // Default: "FIXED"
		int ODELAY_VALUE, // Default: 0
		int REFCLK_FREQUENCY, // Default: 200.0
		int SIGNAL_PATTERN, // Default: "DATA"
		int ILEAK_ADJUST, // Default: 1.0
		int D_IOBDELAY_OFFSET, // Default: 0.0
		int LOC, // Default: "UNPLACED"
		int SIM_DELAY_D, // Default: 0
		int SIM_ODELAY_D, // Default: 0
		//Verilog Ports in definition order:
		NetFlow* CNTVALUEOUT, // OUTPUT
		NetFlow* DATAOUT, // OUTPUT
		NetFlow* C, // INPUT
		NetFlow* CE, // INPUT
		NetFlow* CINVCTRL, // INPUT
		NetFlow* CLKIN, // INPUT
		NetFlow* CNTVALUEIN, // INPUT
		NetFlow* DATAIN, // INPUT
		NetFlow* IDATAIN, // INPUT
		NetFlow* INC, // INPUT
		NetFlow* ODATAIN, // INPUT
		NetFlow* RST, // INPUT
		NetFlow* T // INPUT
		){
	
	// Assign parameters and ports: 
	//Verilog Parameters:
		this->CINVCTRL_SEL = CINVCTRL_SEL; // Default: "FALSE"
		this->DELAY_SRC = DELAY_SRC; // Default: "I"
		this->HIGH_PERFORMANCE_MODE = HIGH_PERFORMANCE_MODE; // Default: "FALSE"
		this->IDELAY_TYPE = IDELAY_TYPE; // Default: "DEFAULT"
		this->IDELAY_VALUE = IDELAY_VALUE; // Default: 0
		this->ODELAY_TYPE = ODELAY_TYPE; // Default: "FIXED"
		this->ODELAY_VALUE = ODELAY_VALUE; // Default: 0
		this->REFCLK_FREQUENCY = REFCLK_FREQUENCY; // Default: 200.0
		this->SIGNAL_PATTERN = SIGNAL_PATTERN; // Default: "DATA"
		this->ILEAK_ADJUST = ILEAK_ADJUST; // Default: 1.0
		this->D_IOBDELAY_OFFSET = D_IOBDELAY_OFFSET; // Default: 0.0
		this->LOC = LOC; // Default: "UNPLACED"
		this->SIM_DELAY_D = SIM_DELAY_D; // Default: 0
		this->SIM_ODELAY_D = SIM_ODELAY_D; // Default: 0
	//Verilog Ports in definition order:
		this->CNTVALUEOUT = CNTVALUEOUT; // OUTPUT
		this->DATAOUT = DATAOUT; // OUTPUT
		this->C = C; // INPUT
		this->CE = CE; // INPUT
		this->CINVCTRL = CINVCTRL; // INPUT
		this->CLKIN = CLKIN; // INPUT
		this->CNTVALUEIN = CNTVALUEIN; // INPUT
		this->DATAIN = DATAIN; // INPUT
		this->IDATAIN = IDATAIN; // INPUT
		this->INC = INC; // INPUT
		this->ODATAIN = ODATAIN; // INPUT
		this->RST = RST; // INPUT
		this->T = T; // INPUT
	
		register_wait_on_event_nets();
	
	}
	
	void register_wait_on_event_nets(){
	// TODO
	}
	void calculate(int time){
	// TODO
	}
};


class prim_class_X_IODELAY2{
	//Verilog Parameters:
	int LOC;
	int COUNTER_WRAPAROUND;
	int DATA_RATE;
	int DELAY_SRC;
	int IDELAY2_VALUE;
	int IDELAY_MODE;
	int IDELAY_TYPE;
	int IDELAY_VALUE;
	int ODELAY_VALUE;
	int SERDES_MODE;
	int SIM_IDATAIN_INDELAY;
	int SIM_ODATAIN_INDELAY;
	int SIM_TAPDELAY_VALUE;
	//Verilog Ports in definition order:
	NetFlow* BUSY; // OUTPUT
	NetFlow* DATAOUT; // OUTPUT
	NetFlow* DATAOUT2; // OUTPUT
	NetFlow* DOUT; // OUTPUT
	NetFlow* TOUT; // OUTPUT
	NetFlow* CAL; // INPUT
	NetFlow* CE; // INPUT
	NetFlow* CLK; // INPUT
	NetFlow* IDATAIN; // INPUT
	NetFlow* INC; // INPUT
	NetFlow* IOCLK0; // INPUT
	NetFlow* IOCLK1; // INPUT
	NetFlow* ODATAIN; // INPUT
	NetFlow* RST; // INPUT
	NetFlow* T; // INPUT
	
	prim_class_X_IODELAY2(
		//Verilog Parameters:
		int LOC, // Default: "UNPLACED"
		int COUNTER_WRAPAROUND, // Default: "WRAPAROUND"; // "WRAPAROUND", "STAY_AT_LIMIT"
		int DATA_RATE, // Default: "SDR";       // "SDR", "DDR"
		int DELAY_SRC, // Default: "IO";        // "IO", "IDATAIN", "ODATAIN"
		int IDELAY2_VALUE, // Default: 0
		int IDELAY_MODE, // Default: "NORMAL";  // "NORMAL", "PCI"
		int IDELAY_TYPE, // Default: "DEFAULT";    // "DEFAULT", "DIFF_PHASE_DETECTOR", "FIXED", "VARIABLE_FROM_HALF_MAX", "VARIABLE_FROM_ZERO"
		int IDELAY_VALUE, // Default: 0
		int ODELAY_VALUE, // Default: 0
		int SERDES_MODE, // Default: "NONE";       // "NONE", "MASTER", "SLAVE"
		int SIM_IDATAIN_INDELAY, // Default: 110
		int SIM_ODATAIN_INDELAY, // Default: 110
		int SIM_TAPDELAY_VALUE, // Default: 75
		//Verilog Ports in definition order:
		NetFlow* BUSY, // OUTPUT
		NetFlow* DATAOUT, // OUTPUT
		NetFlow* DATAOUT2, // OUTPUT
		NetFlow* DOUT, // OUTPUT
		NetFlow* TOUT, // OUTPUT
		NetFlow* CAL, // INPUT
		NetFlow* CE, // INPUT
		NetFlow* CLK, // INPUT
		NetFlow* IDATAIN, // INPUT
		NetFlow* INC, // INPUT
		NetFlow* IOCLK0, // INPUT
		NetFlow* IOCLK1, // INPUT
		NetFlow* ODATAIN, // INPUT
		NetFlow* RST, // INPUT
		NetFlow* T // INPUT
		){
	
	// Assign parameters and ports: 
	//Verilog Parameters:
		this->LOC = LOC; // Default: "UNPLACED"
		this->COUNTER_WRAPAROUND = COUNTER_WRAPAROUND; // Default: "WRAPAROUND"; // "WRAPAROUND", "STAY_AT_LIMIT"
		this->DATA_RATE = DATA_RATE; // Default: "SDR";       // "SDR", "DDR"
		this->DELAY_SRC = DELAY_SRC; // Default: "IO";        // "IO", "IDATAIN", "ODATAIN"
		this->IDELAY2_VALUE = IDELAY2_VALUE; // Default: 0
		this->IDELAY_MODE = IDELAY_MODE; // Default: "NORMAL";  // "NORMAL", "PCI"
		this->IDELAY_TYPE = IDELAY_TYPE; // Default: "DEFAULT";    // "DEFAULT", "DIFF_PHASE_DETECTOR", "FIXED", "VARIABLE_FROM_HALF_MAX", "VARIABLE_FROM_ZERO"
		this->IDELAY_VALUE = IDELAY_VALUE; // Default: 0
		this->ODELAY_VALUE = ODELAY_VALUE; // Default: 0
		this->SERDES_MODE = SERDES_MODE; // Default: "NONE";       // "NONE", "MASTER", "SLAVE"
		this->SIM_IDATAIN_INDELAY = SIM_IDATAIN_INDELAY; // Default: 110
		this->SIM_ODATAIN_INDELAY = SIM_ODATAIN_INDELAY; // Default: 110
		this->SIM_TAPDELAY_VALUE = SIM_TAPDELAY_VALUE; // Default: 75
	//Verilog Ports in definition order:
		this->BUSY = BUSY; // OUTPUT
		this->DATAOUT = DATAOUT; // OUTPUT
		this->DATAOUT2 = DATAOUT2; // OUTPUT
		this->DOUT = DOUT; // OUTPUT
		this->TOUT = TOUT; // OUTPUT
		this->CAL = CAL; // INPUT
		this->CE = CE; // INPUT
		this->CLK = CLK; // INPUT
		this->IDATAIN = IDATAIN; // INPUT
		this->INC = INC; // INPUT
		this->IOCLK0 = IOCLK0; // INPUT
		this->IOCLK1 = IOCLK1; // INPUT
		this->ODATAIN = ODATAIN; // INPUT
		this->RST = RST; // INPUT
		this->T = T; // INPUT
	
		register_wait_on_event_nets();
	
	}
	
	void register_wait_on_event_nets(){
	// TODO
	}
	void calculate(int time){
	// TODO
	}
};


class prim_class_X_IODRP2{
	//Verilog Parameters:
	int LOC;
	int DATA_RATE;
	int SIM_TAPDELAY_VALUE;
	//Verilog Ports in definition order:
	NetFlow* DATAOUT; // OUTPUT
	NetFlow* DATAOUT2; // OUTPUT
	NetFlow* DOUT; // OUTPUT
	NetFlow* SDO; // OUTPUT
	NetFlow* TOUT; // OUTPUT
	NetFlow* ADD; // INPUT
	NetFlow* BKST; // INPUT
	NetFlow* CLK; // INPUT
	NetFlow* CS; // INPUT
	NetFlow* IDATAIN; // INPUT
	NetFlow* IOCLK0; // INPUT
	NetFlow* IOCLK1; // INPUT
	NetFlow* ODATAIN; // INPUT
	NetFlow* SDI; // INPUT
	NetFlow* T; // INPUT
	
	prim_class_X_IODRP2(
		//Verilog Parameters:
		int LOC, // Default: "UNPLACED"
		int DATA_RATE, // Default: "SDR";       // "SDR", "DDR"
		int SIM_TAPDELAY_VALUE, // Default: 75
		//Verilog Ports in definition order:
		NetFlow* DATAOUT, // OUTPUT
		NetFlow* DATAOUT2, // OUTPUT
		NetFlow* DOUT, // OUTPUT
		NetFlow* SDO, // OUTPUT
		NetFlow* TOUT, // OUTPUT
		NetFlow* ADD, // INPUT
		NetFlow* BKST, // INPUT
		NetFlow* CLK, // INPUT
		NetFlow* CS, // INPUT
		NetFlow* IDATAIN, // INPUT
		NetFlow* IOCLK0, // INPUT
		NetFlow* IOCLK1, // INPUT
		NetFlow* ODATAIN, // INPUT
		NetFlow* SDI, // INPUT
		NetFlow* T // INPUT
		){
	
	// Assign parameters and ports: 
	//Verilog Parameters:
		this->LOC = LOC; // Default: "UNPLACED"
		this->DATA_RATE = DATA_RATE; // Default: "SDR";       // "SDR", "DDR"
		this->SIM_TAPDELAY_VALUE = SIM_TAPDELAY_VALUE; // Default: 75
	//Verilog Ports in definition order:
		this->DATAOUT = DATAOUT; // OUTPUT
		this->DATAOUT2 = DATAOUT2; // OUTPUT
		this->DOUT = DOUT; // OUTPUT
		this->SDO = SDO; // OUTPUT
		this->TOUT = TOUT; // OUTPUT
		this->ADD = ADD; // INPUT
		this->BKST = BKST; // INPUT
		this->CLK = CLK; // INPUT
		this->CS = CS; // INPUT
		this->IDATAIN = IDATAIN; // INPUT
		this->IOCLK0 = IOCLK0; // INPUT
		this->IOCLK1 = IOCLK1; // INPUT
		this->ODATAIN = ODATAIN; // INPUT
		this->SDI = SDI; // INPUT
		this->T = T; // INPUT
	
		register_wait_on_event_nets();
	
	}
	
	void register_wait_on_event_nets(){
	// TODO
	}
	void calculate(int time){
	// TODO
	}
};


class prim_class_X_IPAD{
	//Verilog Parameters:
	int LOC;
	//Verilog Ports in definition order:
	NetFlow* PAD; // INPUT
	
	prim_class_X_IPAD(
		//Verilog Parameters:
		int LOC, // Default: "UNPLACED"
		//Verilog Ports in definition order:
		NetFlow* PAD // INPUT
		){
	
	// Assign parameters and ports: 
	//Verilog Parameters:
		this->LOC = LOC; // Default: "UNPLACED"
	//Verilog Ports in definition order:
		this->PAD = PAD; // INPUT
	
		register_wait_on_event_nets();
	
	}
	
	void register_wait_on_event_nets(){
	// TODO
	}
	void calculate(int time){
	// TODO
	}
};


class prim_class_X_IODRP2_MCB{
	//Verilog Parameters:
	int LOC;
	int DATA_RATE;
	int IDELAY_VALUE;
	int MCB_ADDRESS;
	int ODELAY_VALUE;
	int SERDES_MODE;
	int SIM_TAPDELAY_VALUE;
	//Verilog Ports in definition order:
	NetFlow* AUXSDO; // OUTPUT
	NetFlow* DATAOUT; // OUTPUT
	NetFlow* DATAOUT2; // OUTPUT
	NetFlow* DOUT; // OUTPUT
	NetFlow* DQSOUTN; // OUTPUT
	NetFlow* DQSOUTP; // OUTPUT
	NetFlow* SDO; // OUTPUT
	NetFlow* TOUT; // OUTPUT
	NetFlow* ADD; // INPUT
	NetFlow* AUXADDR; // INPUT
	NetFlow* AUXSDOIN; // INPUT
	NetFlow* BKST; // INPUT
	NetFlow* CLK; // INPUT
	NetFlow* CS; // INPUT
	NetFlow* IDATAIN; // INPUT
	NetFlow* IOCLK0; // INPUT
	NetFlow* IOCLK1; // INPUT
	NetFlow* MEMUPDATE; // INPUT
	NetFlow* ODATAIN; // INPUT
	NetFlow* SDI; // INPUT
	NetFlow* T; // INPUT
	
	prim_class_X_IODRP2_MCB(
		//Verilog Parameters:
		int LOC, // Default: "UNPLACED"
		int DATA_RATE, // Default: "SDR";       // "SDR", "DDR"
		int IDELAY_VALUE, // Default: 0
		int MCB_ADDRESS, // Default: 0
		int ODELAY_VALUE, // Default: 0
		int SERDES_MODE, // Default: "NONE";       // "NONE", "MASTER", "SLAVE"
		int SIM_TAPDELAY_VALUE, // Default: 75
		//Verilog Ports in definition order:
		NetFlow* AUXSDO, // OUTPUT
		NetFlow* DATAOUT, // OUTPUT
		NetFlow* DATAOUT2, // OUTPUT
		NetFlow* DOUT, // OUTPUT
		NetFlow* DQSOUTN, // OUTPUT
		NetFlow* DQSOUTP, // OUTPUT
		NetFlow* SDO, // OUTPUT
		NetFlow* TOUT, // OUTPUT
		NetFlow* ADD, // INPUT
		NetFlow* AUXADDR, // INPUT
		NetFlow* AUXSDOIN, // INPUT
		NetFlow* BKST, // INPUT
		NetFlow* CLK, // INPUT
		NetFlow* CS, // INPUT
		NetFlow* IDATAIN, // INPUT
		NetFlow* IOCLK0, // INPUT
		NetFlow* IOCLK1, // INPUT
		NetFlow* MEMUPDATE, // INPUT
		NetFlow* ODATAIN, // INPUT
		NetFlow* SDI, // INPUT
		NetFlow* T // INPUT
		){
	
	// Assign parameters and ports: 
	//Verilog Parameters:
		this->LOC = LOC; // Default: "UNPLACED"
		this->DATA_RATE = DATA_RATE; // Default: "SDR";       // "SDR", "DDR"
		this->IDELAY_VALUE = IDELAY_VALUE; // Default: 0
		this->MCB_ADDRESS = MCB_ADDRESS; // Default: 0
		this->ODELAY_VALUE = ODELAY_VALUE; // Default: 0
		this->SERDES_MODE = SERDES_MODE; // Default: "NONE";       // "NONE", "MASTER", "SLAVE"
		this->SIM_TAPDELAY_VALUE = SIM_TAPDELAY_VALUE; // Default: 75
	//Verilog Ports in definition order:
		this->AUXSDO = AUXSDO; // OUTPUT
		this->DATAOUT = DATAOUT; // OUTPUT
		this->DATAOUT2 = DATAOUT2; // OUTPUT
		this->DOUT = DOUT; // OUTPUT
		this->DQSOUTN = DQSOUTN; // OUTPUT
		this->DQSOUTP = DQSOUTP; // OUTPUT
		this->SDO = SDO; // OUTPUT
		this->TOUT = TOUT; // OUTPUT
		this->ADD = ADD; // INPUT
		this->AUXADDR = AUXADDR; // INPUT
		this->AUXSDOIN = AUXSDOIN; // INPUT
		this->BKST = BKST; // INPUT
		this->CLK = CLK; // INPUT
		this->CS = CS; // INPUT
		this->IDATAIN = IDATAIN; // INPUT
		this->IOCLK0 = IOCLK0; // INPUT
		this->IOCLK1 = IOCLK1; // INPUT
		this->MEMUPDATE = MEMUPDATE; // INPUT
		this->ODATAIN = ODATAIN; // INPUT
		this->SDI = SDI; // INPUT
		this->T = T; // INPUT
	
		register_wait_on_event_nets();
	
	}
	
	void register_wait_on_event_nets(){
	// TODO
	}
	void calculate(int time){
	// TODO
	}
};


class prim_class_X_ISERDES{
	//Verilog Parameters:
	int BITSLIP_ENABLE;
	int DATA_RATE;
	int DATA_WIDTH;
	int INIT_Q1;
	int INIT_Q2;
	int INIT_Q3;
	int INIT_Q4;
	int INTERFACE_TYPE;
	int IOBDELAY;
	int IOBDELAY_TYPE;
	int IOBDELAY_VALUE;
	int NUM_CE;
	int SERDES_MODE;
	int SIM_DELAY_D;
	int SIM_SETUP_D_CLK;
	int SIM_HOLD_D_CLK;
	int SRVAL_Q1;
	int SRVAL_Q2;
	int SRVAL_Q3;
	int SRVAL_Q4;
	int LOC;
	int SIM_TAPDELAY_VALUE;
	//Verilog Ports in definition order:
	NetFlow* O; // OUTPUT
	NetFlow* Q1; // OUTPUT
	NetFlow* Q2; // OUTPUT
	NetFlow* Q3; // OUTPUT
	NetFlow* Q4; // OUTPUT
	NetFlow* Q5; // OUTPUT
	NetFlow* Q6; // OUTPUT
	NetFlow* SHIFTOUT1; // OUTPUT
	NetFlow* SHIFTOUT2; // OUTPUT
	NetFlow* BITSLIP; // INPUT
	NetFlow* CE1; // INPUT
	NetFlow* CE2; // INPUT
	NetFlow* CLK; // INPUT
	NetFlow* CLKDIV; // INPUT
	NetFlow* D; // INPUT
	NetFlow* DLYCE; // INPUT
	NetFlow* DLYINC; // INPUT
	NetFlow* DLYRST; // INPUT
	NetFlow* OCLK; // INPUT
	NetFlow* REV; // INPUT
	NetFlow* SHIFTIN1; // INPUT
	NetFlow* SHIFTIN2; // INPUT
	NetFlow* SR; // INPUT
	
	prim_class_X_ISERDES(
		//Verilog Parameters:
		int BITSLIP_ENABLE, // Default: "FALSE"
		int DATA_RATE, // Default: "DDR"
		int DATA_WIDTH, // Default: 4
		int INIT_Q1, // Default: 1'b0
		int INIT_Q2, // Default: 1'b0
		int INIT_Q3, // Default: 1'b0
		int INIT_Q4, // Default: 1'b0
		int INTERFACE_TYPE, // Default: "MEMORY"
		int IOBDELAY, // Default: "NONE"
		int IOBDELAY_TYPE, // Default: "DEFAULT"
		int IOBDELAY_VALUE, // Default: 0
		int NUM_CE, // Default: 2
		int SERDES_MODE, // Default: "MASTER"
		int SIM_DELAY_D, // Default: 0
		int SIM_SETUP_D_CLK, // Default: 0
		int SIM_HOLD_D_CLK, // Default: 0
		int SRVAL_Q1, // Default: 1'b0
		int SRVAL_Q2, // Default: 1'b0
		int SRVAL_Q3, // Default: 1'b0
		int SRVAL_Q4, // Default: 1'b0
		int LOC, // Default: "UNPLACED"
		int SIM_TAPDELAY_VALUE, // Default: 75
		//Verilog Ports in definition order:
		NetFlow* O, // OUTPUT
		NetFlow* Q1, // OUTPUT
		NetFlow* Q2, // OUTPUT
		NetFlow* Q3, // OUTPUT
		NetFlow* Q4, // OUTPUT
		NetFlow* Q5, // OUTPUT
		NetFlow* Q6, // OUTPUT
		NetFlow* SHIFTOUT1, // OUTPUT
		NetFlow* SHIFTOUT2, // OUTPUT
		NetFlow* BITSLIP, // INPUT
		NetFlow* CE1, // INPUT
		NetFlow* CE2, // INPUT
		NetFlow* CLK, // INPUT
		NetFlow* CLKDIV, // INPUT
		NetFlow* D, // INPUT
		NetFlow* DLYCE, // INPUT
		NetFlow* DLYINC, // INPUT
		NetFlow* DLYRST, // INPUT
		NetFlow* OCLK, // INPUT
		NetFlow* REV, // INPUT
		NetFlow* SHIFTIN1, // INPUT
		NetFlow* SHIFTIN2, // INPUT
		NetFlow* SR // INPUT
		){
	
	// Assign parameters and ports: 
	//Verilog Parameters:
		this->BITSLIP_ENABLE = BITSLIP_ENABLE; // Default: "FALSE"
		this->DATA_RATE = DATA_RATE; // Default: "DDR"
		this->DATA_WIDTH = DATA_WIDTH; // Default: 4
		this->INIT_Q1 = INIT_Q1; // Default: 1'b0
		this->INIT_Q2 = INIT_Q2; // Default: 1'b0
		this->INIT_Q3 = INIT_Q3; // Default: 1'b0
		this->INIT_Q4 = INIT_Q4; // Default: 1'b0
		this->INTERFACE_TYPE = INTERFACE_TYPE; // Default: "MEMORY"
		this->IOBDELAY = IOBDELAY; // Default: "NONE"
		this->IOBDELAY_TYPE = IOBDELAY_TYPE; // Default: "DEFAULT"
		this->IOBDELAY_VALUE = IOBDELAY_VALUE; // Default: 0
		this->NUM_CE = NUM_CE; // Default: 2
		this->SERDES_MODE = SERDES_MODE; // Default: "MASTER"
		this->SIM_DELAY_D = SIM_DELAY_D; // Default: 0
		this->SIM_SETUP_D_CLK = SIM_SETUP_D_CLK; // Default: 0
		this->SIM_HOLD_D_CLK = SIM_HOLD_D_CLK; // Default: 0
		this->SRVAL_Q1 = SRVAL_Q1; // Default: 1'b0
		this->SRVAL_Q2 = SRVAL_Q2; // Default: 1'b0
		this->SRVAL_Q3 = SRVAL_Q3; // Default: 1'b0
		this->SRVAL_Q4 = SRVAL_Q4; // Default: 1'b0
		this->LOC = LOC; // Default: "UNPLACED"
		this->SIM_TAPDELAY_VALUE = SIM_TAPDELAY_VALUE; // Default: 75
	//Verilog Ports in definition order:
		this->O = O; // OUTPUT
		this->Q1 = Q1; // OUTPUT
		this->Q2 = Q2; // OUTPUT
		this->Q3 = Q3; // OUTPUT
		this->Q4 = Q4; // OUTPUT
		this->Q5 = Q5; // OUTPUT
		this->Q6 = Q6; // OUTPUT
		this->SHIFTOUT1 = SHIFTOUT1; // OUTPUT
		this->SHIFTOUT2 = SHIFTOUT2; // OUTPUT
		this->BITSLIP = BITSLIP; // INPUT
		this->CE1 = CE1; // INPUT
		this->CE2 = CE2; // INPUT
		this->CLK = CLK; // INPUT
		this->CLKDIV = CLKDIV; // INPUT
		this->D = D; // INPUT
		this->DLYCE = DLYCE; // INPUT
		this->DLYINC = DLYINC; // INPUT
		this->DLYRST = DLYRST; // INPUT
		this->OCLK = OCLK; // INPUT
		this->REV = REV; // INPUT
		this->SHIFTIN1 = SHIFTIN1; // INPUT
		this->SHIFTIN2 = SHIFTIN2; // INPUT
		this->SR = SR; // INPUT
	
		register_wait_on_event_nets();
	
	}
	
	void register_wait_on_event_nets(){
	// TODO
	}
	void calculate(int time){
	// TODO
	}
};


class prim_class_X_ISERDES2{
	//Verilog Parameters:
	int BITSLIP_ENABLE;
	int DATA_RATE;
	int DATA_WIDTH;
	int INTERFACE_TYPE;
	int SERDES_MODE;
	int LOC;
	//Verilog Ports in definition order:
	NetFlow* CFB0; // OUTPUT
	NetFlow* CFB1; // OUTPUT
	NetFlow* DFB; // OUTPUT
	NetFlow* FABRICOUT; // OUTPUT
	NetFlow* INCDEC; // OUTPUT
	NetFlow* Q1; // OUTPUT
	NetFlow* Q2; // OUTPUT
	NetFlow* Q3; // OUTPUT
	NetFlow* Q4; // OUTPUT
	NetFlow* SHIFTOUT; // OUTPUT
	NetFlow* VALID; // OUTPUT
	NetFlow* BITSLIP; // INPUT
	NetFlow* CE0; // INPUT
	NetFlow* CLK0; // INPUT
	NetFlow* CLK1; // INPUT
	NetFlow* CLKDIV; // INPUT
	NetFlow* D; // INPUT
	NetFlow* IOCE; // INPUT
	NetFlow* RST; // INPUT
	NetFlow* SHIFTIN; // INPUT
	
	prim_class_X_ISERDES2(
		//Verilog Parameters:
		int BITSLIP_ENABLE, // Default: "FALSE"
		int DATA_RATE, // Default: "SDR"
		int DATA_WIDTH, // Default: 1
		int INTERFACE_TYPE, // Default: "NETWORKING"
		int SERDES_MODE, // Default: "NONE"
		int LOC, // Default: "UNPLACED"
		//Verilog Ports in definition order:
		NetFlow* CFB0, // OUTPUT
		NetFlow* CFB1, // OUTPUT
		NetFlow* DFB, // OUTPUT
		NetFlow* FABRICOUT, // OUTPUT
		NetFlow* INCDEC, // OUTPUT
		NetFlow* Q1, // OUTPUT
		NetFlow* Q2, // OUTPUT
		NetFlow* Q3, // OUTPUT
		NetFlow* Q4, // OUTPUT
		NetFlow* SHIFTOUT, // OUTPUT
		NetFlow* VALID, // OUTPUT
		NetFlow* BITSLIP, // INPUT
		NetFlow* CE0, // INPUT
		NetFlow* CLK0, // INPUT
		NetFlow* CLK1, // INPUT
		NetFlow* CLKDIV, // INPUT
		NetFlow* D, // INPUT
		NetFlow* IOCE, // INPUT
		NetFlow* RST, // INPUT
		NetFlow* SHIFTIN // INPUT
		){
	
	// Assign parameters and ports: 
	//Verilog Parameters:
		this->BITSLIP_ENABLE = BITSLIP_ENABLE; // Default: "FALSE"
		this->DATA_RATE = DATA_RATE; // Default: "SDR"
		this->DATA_WIDTH = DATA_WIDTH; // Default: 1
		this->INTERFACE_TYPE = INTERFACE_TYPE; // Default: "NETWORKING"
		this->SERDES_MODE = SERDES_MODE; // Default: "NONE"
		this->LOC = LOC; // Default: "UNPLACED"
	//Verilog Ports in definition order:
		this->CFB0 = CFB0; // OUTPUT
		this->CFB1 = CFB1; // OUTPUT
		this->DFB = DFB; // OUTPUT
		this->FABRICOUT = FABRICOUT; // OUTPUT
		this->INCDEC = INCDEC; // OUTPUT
		this->Q1 = Q1; // OUTPUT
		this->Q2 = Q2; // OUTPUT
		this->Q3 = Q3; // OUTPUT
		this->Q4 = Q4; // OUTPUT
		this->SHIFTOUT = SHIFTOUT; // OUTPUT
		this->VALID = VALID; // OUTPUT
		this->BITSLIP = BITSLIP; // INPUT
		this->CE0 = CE0; // INPUT
		this->CLK0 = CLK0; // INPUT
		this->CLK1 = CLK1; // INPUT
		this->CLKDIV = CLKDIV; // INPUT
		this->D = D; // INPUT
		this->IOCE = IOCE; // INPUT
		this->RST = RST; // INPUT
		this->SHIFTIN = SHIFTIN; // INPUT
	
		register_wait_on_event_nets();
	
	}
	
	void register_wait_on_event_nets(){
	// TODO
	}
	void calculate(int time){
	// TODO
	}
};


class prim_class_X_ISERDESE1{
	//Verilog Parameters:
	int DATA_RATE;
	int DATA_WIDTH;
	int DYN_CLKDIV_INV_EN;
	int DYN_CLK_INV_EN;
	int INIT_Q1;
	int INIT_Q2;
	int INIT_Q3;
	int INIT_Q4;
	int INTERFACE_TYPE;
	int NUM_CE;
	int IOBDELAY;
	int OFB_USED;
	int SERDES_MODE;
	int SRVAL_Q1;
	int SRVAL_Q2;
	int SRVAL_Q3;
	int SRVAL_Q4;
	int LOC;
	//Verilog Ports in definition order:
	NetFlow* O; // OUTPUT
	NetFlow* Q1; // OUTPUT
	NetFlow* Q2; // OUTPUT
	NetFlow* Q3; // OUTPUT
	NetFlow* Q4; // OUTPUT
	NetFlow* Q5; // OUTPUT
	NetFlow* Q6; // OUTPUT
	NetFlow* SHIFTOUT1; // OUTPUT
	NetFlow* SHIFTOUT2; // OUTPUT
	NetFlow* BITSLIP; // INPUT
	NetFlow* CE1; // INPUT
	NetFlow* CE2; // INPUT
	NetFlow* CLK; // INPUT
	NetFlow* CLKB; // INPUT
	NetFlow* CLKDIV; // INPUT
	NetFlow* D; // INPUT
	NetFlow* DDLY; // INPUT
	NetFlow* DYNCLKDIVSEL; // INPUT
	NetFlow* DYNCLKSEL; // INPUT
	NetFlow* OCLK; // INPUT
	NetFlow* OFB; // INPUT
	NetFlow* RST; // INPUT
	NetFlow* SHIFTIN1; // INPUT
	NetFlow* SHIFTIN2; // INPUT
	
	prim_class_X_ISERDESE1(
		//Verilog Parameters:
		int DATA_RATE, // Default: "DDR"
		int DATA_WIDTH, // Default: 4
		int DYN_CLKDIV_INV_EN, // Default: "FALSE"
		int DYN_CLK_INV_EN, // Default: "FALSE"
		int INIT_Q1, // Default: 1'b0
		int INIT_Q2, // Default: 1'b0
		int INIT_Q3, // Default: 1'b0
		int INIT_Q4, // Default: 1'b0
		int INTERFACE_TYPE, // Default: "MEMORY"
		int NUM_CE, // Default: 2
		int IOBDELAY, // Default: "NONE"
		int OFB_USED, // Default: "FALSE"
		int SERDES_MODE, // Default: "MASTER"
		int SRVAL_Q1, // Default: 1'b0
		int SRVAL_Q2, // Default: 1'b0
		int SRVAL_Q3, // Default: 1'b0
		int SRVAL_Q4, // Default: 1'b0
		int LOC, // Default: "UNPLACED"
		//Verilog Ports in definition order:
		NetFlow* O, // OUTPUT
		NetFlow* Q1, // OUTPUT
		NetFlow* Q2, // OUTPUT
		NetFlow* Q3, // OUTPUT
		NetFlow* Q4, // OUTPUT
		NetFlow* Q5, // OUTPUT
		NetFlow* Q6, // OUTPUT
		NetFlow* SHIFTOUT1, // OUTPUT
		NetFlow* SHIFTOUT2, // OUTPUT
		NetFlow* BITSLIP, // INPUT
		NetFlow* CE1, // INPUT
		NetFlow* CE2, // INPUT
		NetFlow* CLK, // INPUT
		NetFlow* CLKB, // INPUT
		NetFlow* CLKDIV, // INPUT
		NetFlow* D, // INPUT
		NetFlow* DDLY, // INPUT
		NetFlow* DYNCLKDIVSEL, // INPUT
		NetFlow* DYNCLKSEL, // INPUT
		NetFlow* OCLK, // INPUT
		NetFlow* OFB, // INPUT
		NetFlow* RST, // INPUT
		NetFlow* SHIFTIN1, // INPUT
		NetFlow* SHIFTIN2 // INPUT
		){
	
	// Assign parameters and ports: 
	//Verilog Parameters:
		this->DATA_RATE = DATA_RATE; // Default: "DDR"
		this->DATA_WIDTH = DATA_WIDTH; // Default: 4
		this->DYN_CLKDIV_INV_EN = DYN_CLKDIV_INV_EN; // Default: "FALSE"
		this->DYN_CLK_INV_EN = DYN_CLK_INV_EN; // Default: "FALSE"
		this->INIT_Q1 = INIT_Q1; // Default: 1'b0
		this->INIT_Q2 = INIT_Q2; // Default: 1'b0
		this->INIT_Q3 = INIT_Q3; // Default: 1'b0
		this->INIT_Q4 = INIT_Q4; // Default: 1'b0
		this->INTERFACE_TYPE = INTERFACE_TYPE; // Default: "MEMORY"
		this->NUM_CE = NUM_CE; // Default: 2
		this->IOBDELAY = IOBDELAY; // Default: "NONE"
		this->OFB_USED = OFB_USED; // Default: "FALSE"
		this->SERDES_MODE = SERDES_MODE; // Default: "MASTER"
		this->SRVAL_Q1 = SRVAL_Q1; // Default: 1'b0
		this->SRVAL_Q2 = SRVAL_Q2; // Default: 1'b0
		this->SRVAL_Q3 = SRVAL_Q3; // Default: 1'b0
		this->SRVAL_Q4 = SRVAL_Q4; // Default: 1'b0
		this->LOC = LOC; // Default: "UNPLACED"
	//Verilog Ports in definition order:
		this->O = O; // OUTPUT
		this->Q1 = Q1; // OUTPUT
		this->Q2 = Q2; // OUTPUT
		this->Q3 = Q3; // OUTPUT
		this->Q4 = Q4; // OUTPUT
		this->Q5 = Q5; // OUTPUT
		this->Q6 = Q6; // OUTPUT
		this->SHIFTOUT1 = SHIFTOUT1; // OUTPUT
		this->SHIFTOUT2 = SHIFTOUT2; // OUTPUT
		this->BITSLIP = BITSLIP; // INPUT
		this->CE1 = CE1; // INPUT
		this->CE2 = CE2; // INPUT
		this->CLK = CLK; // INPUT
		this->CLKB = CLKB; // INPUT
		this->CLKDIV = CLKDIV; // INPUT
		this->D = D; // INPUT
		this->DDLY = DDLY; // INPUT
		this->DYNCLKDIVSEL = DYNCLKDIVSEL; // INPUT
		this->DYNCLKSEL = DYNCLKSEL; // INPUT
		this->OCLK = OCLK; // INPUT
		this->OFB = OFB; // INPUT
		this->RST = RST; // INPUT
		this->SHIFTIN1 = SHIFTIN1; // INPUT
		this->SHIFTIN2 = SHIFTIN2; // INPUT
	
		register_wait_on_event_nets();
	
	}
	
	void register_wait_on_event_nets(){
	// TODO
	}
	void calculate(int time){
	// TODO
	}
};


class prim_class_bscntrl_iserdese1_vlog{
	//Verilog Parameters:
	//Verilog Ports in definition order:
	NetFlow* c23; // INPUT
	NetFlow* c45; // INPUT
	NetFlow* c67; // INPUT
	NetFlow* sel; // INPUT
	NetFlow* DATA_RATE; // INPUT
	NetFlow* bitslip; // INPUT
	NetFlow* clk; // INPUT
	NetFlow* clkdiv; // INPUT
	NetFlow* r; // INPUT
	NetFlow* clkdiv_int; // OUTPUT
	NetFlow* muxc; // OUTPUT
	
	prim_class_bscntrl_iserdese1_vlog(
		//Verilog Parameters:
		//Verilog Ports in definition order:
		NetFlow* c23, // INPUT
		NetFlow* c45, // INPUT
		NetFlow* c67, // INPUT
		NetFlow* sel, // INPUT
		NetFlow* DATA_RATE, // INPUT
		NetFlow* bitslip, // INPUT
		NetFlow* clk, // INPUT
		NetFlow* clkdiv, // INPUT
		NetFlow* r, // INPUT
		NetFlow* clkdiv_int, // OUTPUT
		NetFlow* muxc // OUTPUT
		){
	
	// Assign parameters and ports: 
	//Verilog Parameters:
	//Verilog Ports in definition order:
		this->c23 = c23; // INPUT
		this->c45 = c45; // INPUT
		this->c67 = c67; // INPUT
		this->sel = sel; // INPUT
		this->DATA_RATE = DATA_RATE; // INPUT
		this->bitslip = bitslip; // INPUT
		this->clk = clk; // INPUT
		this->clkdiv = clkdiv; // INPUT
		this->r = r; // INPUT
		this->clkdiv_int = clkdiv_int; // OUTPUT
		this->muxc = muxc; // OUTPUT
	
		register_wait_on_event_nets();
	
	}
	
	void register_wait_on_event_nets(){
	// TODO
	}
	void calculate(int time){
	// TODO
	}
};


class prim_class_ice_iserdese1_vlog{
	//Verilog Parameters:
	//Verilog Ports in definition order:
	NetFlow* ce1; // INPUT
	NetFlow* ce2; // INPUT
	NetFlow* NUM_CE; // INPUT
	NetFlow* clkdiv; // INPUT
	NetFlow* r; // INPUT
	NetFlow* ice; // OUTPUT
	
	prim_class_ice_iserdese1_vlog(
		//Verilog Parameters:
		//Verilog Ports in definition order:
		NetFlow* ce1, // INPUT
		NetFlow* ce2, // INPUT
		NetFlow* NUM_CE, // INPUT
		NetFlow* clkdiv, // INPUT
		NetFlow* r, // INPUT
		NetFlow* ice // OUTPUT
		){
	
	// Assign parameters and ports: 
	//Verilog Parameters:
	//Verilog Ports in definition order:
		this->ce1 = ce1; // INPUT
		this->ce2 = ce2; // INPUT
		this->NUM_CE = NUM_CE; // INPUT
		this->clkdiv = clkdiv; // INPUT
		this->r = r; // INPUT
		this->ice = ice; // OUTPUT
	
		register_wait_on_event_nets();
	
	}
	
	void register_wait_on_event_nets(){
	// TODO
	}
	void calculate(int time){
	// TODO
	}
};


class prim_class_X_ISERDESE2{
	//Verilog Parameters:
	int DATA_RATE;
	int DATA_WIDTH;
	int DYN_CLKDIV_INV_EN;
	int DYN_CLK_INV_EN;
	int INIT_Q1;
	int INIT_Q2;
	int INIT_Q3;
	int INIT_Q4;
	int INTERFACE_TYPE;
	int IOBDELAY;
	int LOC;
	int NUM_CE;
	int OFB_USED;
	int SERDES_MODE;
	int SRVAL_Q1;
	int SRVAL_Q2;
	int SRVAL_Q3;
	int SRVAL_Q4;
	//Verilog Ports in definition order:
	NetFlow* O; // OUTPUT
	NetFlow* Q1; // OUTPUT
	NetFlow* Q2; // OUTPUT
	NetFlow* Q3; // OUTPUT
	NetFlow* Q4; // OUTPUT
	NetFlow* Q5; // OUTPUT
	NetFlow* Q6; // OUTPUT
	NetFlow* Q7; // OUTPUT
	NetFlow* Q8; // OUTPUT
	NetFlow* SHIFTOUT1; // OUTPUT
	NetFlow* SHIFTOUT2; // OUTPUT
	NetFlow* BITSLIP; // INPUT
	NetFlow* CE1; // INPUT
	NetFlow* CE2; // INPUT
	NetFlow* CLK; // INPUT
	NetFlow* CLKB; // INPUT
	NetFlow* CLKDIV; // INPUT
	NetFlow* CLKDIVP; // INPUT
	NetFlow* D; // INPUT
	NetFlow* DDLY; // INPUT
	NetFlow* DYNCLKDIVSEL; // INPUT
	NetFlow* DYNCLKSEL; // INPUT
	NetFlow* OCLK; // INPUT
	NetFlow* OCLKB; // INPUT
	NetFlow* OFB; // INPUT
	NetFlow* RST; // INPUT
	NetFlow* SHIFTIN1; // INPUT
	NetFlow* SHIFTIN2; // INPUT
	
	prim_class_X_ISERDESE2(
		//Verilog Parameters:
		int DATA_RATE, // Default: "DDR"
		int DATA_WIDTH, // Default: 4
		int DYN_CLKDIV_INV_EN, // Default: "FALSE"
		int DYN_CLK_INV_EN, // Default: "FALSE"
		int INIT_Q1, // Default: 1'b0
		int INIT_Q2, // Default: 1'b0
		int INIT_Q3, // Default: 1'b0
		int INIT_Q4, // Default: 1'b0
		int INTERFACE_TYPE, // Default: "MEMORY"
		int IOBDELAY, // Default: "NONE"
		int LOC, // Default: "UNPLACED"
		int NUM_CE, // Default: 2
		int OFB_USED, // Default: "FALSE"
		int SERDES_MODE, // Default: "MASTER"
		int SRVAL_Q1, // Default: 1'b0
		int SRVAL_Q2, // Default: 1'b0
		int SRVAL_Q3, // Default: 1'b0
		int SRVAL_Q4, // Default: 1'b0
		//Verilog Ports in definition order:
		NetFlow* O, // OUTPUT
		NetFlow* Q1, // OUTPUT
		NetFlow* Q2, // OUTPUT
		NetFlow* Q3, // OUTPUT
		NetFlow* Q4, // OUTPUT
		NetFlow* Q5, // OUTPUT
		NetFlow* Q6, // OUTPUT
		NetFlow* Q7, // OUTPUT
		NetFlow* Q8, // OUTPUT
		NetFlow* SHIFTOUT1, // OUTPUT
		NetFlow* SHIFTOUT2, // OUTPUT
		NetFlow* BITSLIP, // INPUT
		NetFlow* CE1, // INPUT
		NetFlow* CE2, // INPUT
		NetFlow* CLK, // INPUT
		NetFlow* CLKB, // INPUT
		NetFlow* CLKDIV, // INPUT
		NetFlow* CLKDIVP, // INPUT
		NetFlow* D, // INPUT
		NetFlow* DDLY, // INPUT
		NetFlow* DYNCLKDIVSEL, // INPUT
		NetFlow* DYNCLKSEL, // INPUT
		NetFlow* OCLK, // INPUT
		NetFlow* OCLKB, // INPUT
		NetFlow* OFB, // INPUT
		NetFlow* RST, // INPUT
		NetFlow* SHIFTIN1, // INPUT
		NetFlow* SHIFTIN2 // INPUT
		){
	
	// Assign parameters and ports: 
	//Verilog Parameters:
		this->DATA_RATE = DATA_RATE; // Default: "DDR"
		this->DATA_WIDTH = DATA_WIDTH; // Default: 4
		this->DYN_CLKDIV_INV_EN = DYN_CLKDIV_INV_EN; // Default: "FALSE"
		this->DYN_CLK_INV_EN = DYN_CLK_INV_EN; // Default: "FALSE"
		this->INIT_Q1 = INIT_Q1; // Default: 1'b0
		this->INIT_Q2 = INIT_Q2; // Default: 1'b0
		this->INIT_Q3 = INIT_Q3; // Default: 1'b0
		this->INIT_Q4 = INIT_Q4; // Default: 1'b0
		this->INTERFACE_TYPE = INTERFACE_TYPE; // Default: "MEMORY"
		this->IOBDELAY = IOBDELAY; // Default: "NONE"
		this->LOC = LOC; // Default: "UNPLACED"
		this->NUM_CE = NUM_CE; // Default: 2
		this->OFB_USED = OFB_USED; // Default: "FALSE"
		this->SERDES_MODE = SERDES_MODE; // Default: "MASTER"
		this->SRVAL_Q1 = SRVAL_Q1; // Default: 1'b0
		this->SRVAL_Q2 = SRVAL_Q2; // Default: 1'b0
		this->SRVAL_Q3 = SRVAL_Q3; // Default: 1'b0
		this->SRVAL_Q4 = SRVAL_Q4; // Default: 1'b0
	//Verilog Ports in definition order:
		this->O = O; // OUTPUT
		this->Q1 = Q1; // OUTPUT
		this->Q2 = Q2; // OUTPUT
		this->Q3 = Q3; // OUTPUT
		this->Q4 = Q4; // OUTPUT
		this->Q5 = Q5; // OUTPUT
		this->Q6 = Q6; // OUTPUT
		this->Q7 = Q7; // OUTPUT
		this->Q8 = Q8; // OUTPUT
		this->SHIFTOUT1 = SHIFTOUT1; // OUTPUT
		this->SHIFTOUT2 = SHIFTOUT2; // OUTPUT
		this->BITSLIP = BITSLIP; // INPUT
		this->CE1 = CE1; // INPUT
		this->CE2 = CE2; // INPUT
		this->CLK = CLK; // INPUT
		this->CLKB = CLKB; // INPUT
		this->CLKDIV = CLKDIV; // INPUT
		this->CLKDIVP = CLKDIVP; // INPUT
		this->D = D; // INPUT
		this->DDLY = DDLY; // INPUT
		this->DYNCLKDIVSEL = DYNCLKDIVSEL; // INPUT
		this->DYNCLKSEL = DYNCLKSEL; // INPUT
		this->OCLK = OCLK; // INPUT
		this->OCLKB = OCLKB; // INPUT
		this->OFB = OFB; // INPUT
		this->RST = RST; // INPUT
		this->SHIFTIN1 = SHIFTIN1; // INPUT
		this->SHIFTIN2 = SHIFTIN2; // INPUT
	
		register_wait_on_event_nets();
	
	}
	
	void register_wait_on_event_nets(){
	// TODO
	}
	void calculate(int time){
	// TODO
	}
};


class prim_class_X_ISERDES_NODELAY{
	//Verilog Parameters:
	int BITSLIP_ENABLE;
	int DATA_RATE;
	int DATA_WIDTH;
	int INIT_Q1;
	int INIT_Q2;
	int INIT_Q3;
	int INIT_Q4;
	int INTERFACE_TYPE;
	int IOBDELAY;
	int LOC;
	int NUM_CE;
	int OFB_USED;
	int SERDES_MODE;
	int ffinp;
	int mxinp1;
	int mxinp2;
	int ffice;
	int mxice;
	int ffbsc;
	int mxbsc;
	int mxinp1_my;
	//Verilog Ports in definition order:
	NetFlow* O; // OUTPUT
	NetFlow* Q1; // OUTPUT
	NetFlow* Q2; // OUTPUT
	NetFlow* Q3; // OUTPUT
	NetFlow* Q4; // OUTPUT
	NetFlow* Q5; // OUTPUT
	NetFlow* Q6; // OUTPUT
	NetFlow* SHIFTOUT1; // OUTPUT
	NetFlow* SHIFTOUT2; // OUTPUT
	NetFlow* BITSLIP; // INPUT
	NetFlow* CE1; // INPUT
	NetFlow* CE2; // INPUT
	NetFlow* CLK; // INPUT
	NetFlow* CLKB; // INPUT
	NetFlow* CLKDIV; // INPUT
	NetFlow* D; // INPUT
	NetFlow* DDLY; // INPUT
	NetFlow* OCLK; // INPUT
	NetFlow* OFB; // INPUT
	NetFlow* RST; // INPUT
	NetFlow* SHIFTIN1; // INPUT
	NetFlow* SHIFTIN2; // INPUT
	
	prim_class_X_ISERDES_NODELAY(
		//Verilog Parameters:
		int BITSLIP_ENABLE, // Default: "FALSE"
		int DATA_RATE, // Default: "DDR"
		int DATA_WIDTH, // Default: 4
		int INIT_Q1, // Default: 1'b0
		int INIT_Q2, // Default: 1'b0
		int INIT_Q3, // Default: 1'b0
		int INIT_Q4, // Default: 1'b0
		int INTERFACE_TYPE, // Default: "MEMORY"
		int IOBDELAY, // Default: "NONE"
		int LOC, // Default: "UNPLACED"
		int NUM_CE, // Default: 2
		int OFB_USED, // Default: "FALSE"
		int SERDES_MODE, // Default: "MASTER"
		int ffinp, // Default: 300
		int mxinp1, // Default: 60
		int mxinp2, // Default: 120
		int ffice, // Default: 300
		int mxice, // Default: 60
		int ffbsc, // Default: 300
		int mxbsc, // Default: 60
		int mxinp1_my, // Default: 0
		//Verilog Ports in definition order:
		NetFlow* O, // OUTPUT
		NetFlow* Q1, // OUTPUT
		NetFlow* Q2, // OUTPUT
		NetFlow* Q3, // OUTPUT
		NetFlow* Q4, // OUTPUT
		NetFlow* Q5, // OUTPUT
		NetFlow* Q6, // OUTPUT
		NetFlow* SHIFTOUT1, // OUTPUT
		NetFlow* SHIFTOUT2, // OUTPUT
		NetFlow* BITSLIP, // INPUT
		NetFlow* CE1, // INPUT
		NetFlow* CE2, // INPUT
		NetFlow* CLK, // INPUT
		NetFlow* CLKB, // INPUT
		NetFlow* CLKDIV, // INPUT
		NetFlow* D, // INPUT
		NetFlow* DDLY, // INPUT
		NetFlow* OCLK, // INPUT
		NetFlow* OFB, // INPUT
		NetFlow* RST, // INPUT
		NetFlow* SHIFTIN1, // INPUT
		NetFlow* SHIFTIN2 // INPUT
		){
	
	// Assign parameters and ports: 
	//Verilog Parameters:
		this->BITSLIP_ENABLE = BITSLIP_ENABLE; // Default: "FALSE"
		this->DATA_RATE = DATA_RATE; // Default: "DDR"
		this->DATA_WIDTH = DATA_WIDTH; // Default: 4
		this->INIT_Q1 = INIT_Q1; // Default: 1'b0
		this->INIT_Q2 = INIT_Q2; // Default: 1'b0
		this->INIT_Q3 = INIT_Q3; // Default: 1'b0
		this->INIT_Q4 = INIT_Q4; // Default: 1'b0
		this->INTERFACE_TYPE = INTERFACE_TYPE; // Default: "MEMORY"
		this->IOBDELAY = IOBDELAY; // Default: "NONE"
		this->LOC = LOC; // Default: "UNPLACED"
		this->NUM_CE = NUM_CE; // Default: 2
		this->OFB_USED = OFB_USED; // Default: "FALSE"
		this->SERDES_MODE = SERDES_MODE; // Default: "MASTER"
		this->ffinp = ffinp; // Default: 300
		this->mxinp1 = mxinp1; // Default: 60
		this->mxinp2 = mxinp2; // Default: 120
		this->ffice = ffice; // Default: 300
		this->mxice = mxice; // Default: 60
		this->ffbsc = ffbsc; // Default: 300
		this->mxbsc = mxbsc; // Default: 60
		this->mxinp1_my = mxinp1_my; // Default: 0
	//Verilog Ports in definition order:
		this->O = O; // OUTPUT
		this->Q1 = Q1; // OUTPUT
		this->Q2 = Q2; // OUTPUT
		this->Q3 = Q3; // OUTPUT
		this->Q4 = Q4; // OUTPUT
		this->Q5 = Q5; // OUTPUT
		this->Q6 = Q6; // OUTPUT
		this->SHIFTOUT1 = SHIFTOUT1; // OUTPUT
		this->SHIFTOUT2 = SHIFTOUT2; // OUTPUT
		this->BITSLIP = BITSLIP; // INPUT
		this->CE1 = CE1; // INPUT
		this->CE2 = CE2; // INPUT
		this->CLK = CLK; // INPUT
		this->CLKB = CLKB; // INPUT
		this->CLKDIV = CLKDIV; // INPUT
		this->D = D; // INPUT
		this->DDLY = DDLY; // INPUT
		this->OCLK = OCLK; // INPUT
		this->OFB = OFB; // INPUT
		this->RST = RST; // INPUT
		this->SHIFTIN1 = SHIFTIN1; // INPUT
		this->SHIFTIN2 = SHIFTIN2; // INPUT
	
		register_wait_on_event_nets();
	
	}
	
	void register_wait_on_event_nets(){
	// TODO
	}
	void calculate(int time){
	// TODO
	}
};


class prim_class_X_JTAG_SIME2{
	//Verilog Parameters:
	int PART_NAME;
	//Verilog Ports in definition order:
	NetFlow* TDO; // OUTPUT
	NetFlow* TCK; // INPUT
	NetFlow* TDI; // INPUT
	NetFlow* TMS; // INPUT
	
	prim_class_X_JTAG_SIME2(
		//Verilog Parameters:
		int PART_NAME, // Default: "7A8"
		//Verilog Ports in definition order:
		NetFlow* TDO, // OUTPUT
		NetFlow* TCK, // INPUT
		NetFlow* TDI, // INPUT
		NetFlow* TMS // INPUT
		){
	
	// Assign parameters and ports: 
	//Verilog Parameters:
		this->PART_NAME = PART_NAME; // Default: "7A8"
	//Verilog Ports in definition order:
		this->TDO = TDO; // OUTPUT
		this->TCK = TCK; // INPUT
		this->TDI = TDI; // INPUT
		this->TMS = TMS; // INPUT
	
		register_wait_on_event_nets();
	
	}
	
	void register_wait_on_event_nets(){
	// TODO
	}
	void calculate(int time){
	// TODO
	}
};


class prim_class_X_JTAG_SIM_SPARTAN3A{
	//Verilog Parameters:
	int PART_NAME;
	//Verilog Ports in definition order:
	NetFlow* TDO; // OUTPUT
	NetFlow* TCK; // INPUT
	NetFlow* TDI; // INPUT
	NetFlow* TMS; // INPUT
	
	prim_class_X_JTAG_SIM_SPARTAN3A(
		//Verilog Parameters:
		int PART_NAME, // Default: "3S200A"
		//Verilog Ports in definition order:
		NetFlow* TDO, // OUTPUT
		NetFlow* TCK, // INPUT
		NetFlow* TDI, // INPUT
		NetFlow* TMS // INPUT
		){
	
	// Assign parameters and ports: 
	//Verilog Parameters:
		this->PART_NAME = PART_NAME; // Default: "3S200A"
	//Verilog Ports in definition order:
		this->TDO = TDO; // OUTPUT
		this->TCK = TCK; // INPUT
		this->TDI = TDI; // INPUT
		this->TMS = TMS; // INPUT
	
		register_wait_on_event_nets();
	
	}
	
	void register_wait_on_event_nets(){
	// TODO
	}
	void calculate(int time){
	// TODO
	}
};


class prim_class_X_JTAG_SIM_SPARTAN6{
	//Verilog Parameters:
	int PART_NAME;
	//Verilog Ports in definition order:
	NetFlow* TDO; // OUTPUT
	NetFlow* TCK; // INPUT
	NetFlow* TDI; // INPUT
	NetFlow* TMS; // INPUT
	
	prim_class_X_JTAG_SIM_SPARTAN6(
		//Verilog Parameters:
		int PART_NAME, // Default: "LX4"
		//Verilog Ports in definition order:
		NetFlow* TDO, // OUTPUT
		NetFlow* TCK, // INPUT
		NetFlow* TDI, // INPUT
		NetFlow* TMS // INPUT
		){
	
	// Assign parameters and ports: 
	//Verilog Parameters:
		this->PART_NAME = PART_NAME; // Default: "LX4"
	//Verilog Ports in definition order:
		this->TDO = TDO; // OUTPUT
		this->TCK = TCK; // INPUT
		this->TDI = TDI; // INPUT
		this->TMS = TMS; // INPUT
	
		register_wait_on_event_nets();
	
	}
	
	void register_wait_on_event_nets(){
	// TODO
	}
	void calculate(int time){
	// TODO
	}
};


class prim_class_X_JTAG_SIM_VIRTEX4{
	//Verilog Parameters:
	int PART_NAME;
	//Verilog Ports in definition order:
	NetFlow* TDO; // OUTPUT
	NetFlow* TCK; // INPUT
	NetFlow* TDI; // INPUT
	NetFlow* TMS; // INPUT
	
	prim_class_X_JTAG_SIM_VIRTEX4(
		//Verilog Parameters:
		int PART_NAME, // Default: "LX15"
		//Verilog Ports in definition order:
		NetFlow* TDO, // OUTPUT
		NetFlow* TCK, // INPUT
		NetFlow* TDI, // INPUT
		NetFlow* TMS // INPUT
		){
	
	// Assign parameters and ports: 
	//Verilog Parameters:
		this->PART_NAME = PART_NAME; // Default: "LX15"
	//Verilog Ports in definition order:
		this->TDO = TDO; // OUTPUT
		this->TCK = TCK; // INPUT
		this->TDI = TDI; // INPUT
		this->TMS = TMS; // INPUT
	
		register_wait_on_event_nets();
	
	}
	
	void register_wait_on_event_nets(){
	// TODO
	}
	void calculate(int time){
	// TODO
	}
};


class prim_class_X_JTAG_SIM_VIRTEX5{
	//Verilog Parameters:
	int PART_NAME;
	//Verilog Ports in definition order:
	NetFlow* TDO; // OUTPUT
	NetFlow* TCK; // INPUT
	NetFlow* TDI; // INPUT
	NetFlow* TMS; // INPUT
	
	prim_class_X_JTAG_SIM_VIRTEX5(
		//Verilog Parameters:
		int PART_NAME, // Default: "LX30"
		//Verilog Ports in definition order:
		NetFlow* TDO, // OUTPUT
		NetFlow* TCK, // INPUT
		NetFlow* TDI, // INPUT
		NetFlow* TMS // INPUT
		){
	
	// Assign parameters and ports: 
	//Verilog Parameters:
		this->PART_NAME = PART_NAME; // Default: "LX30"
	//Verilog Ports in definition order:
		this->TDO = TDO; // OUTPUT
		this->TCK = TCK; // INPUT
		this->TDI = TDI; // INPUT
		this->TMS = TMS; // INPUT
	
		register_wait_on_event_nets();
	
	}
	
	void register_wait_on_event_nets(){
	// TODO
	}
	void calculate(int time){
	// TODO
	}
};


class prim_class_X_KEEPER{
	//Verilog Parameters:
	int LOC;
	//Verilog Ports in definition order:
	NetFlow* O; // INOUT
	
	prim_class_X_KEEPER(
		//Verilog Parameters:
		int LOC, // Default: "UNPLACED"
		//Verilog Ports in definition order:
		NetFlow* O // INOUT
		){
	
	// Assign parameters and ports: 
	//Verilog Parameters:
		this->LOC = LOC; // Default: "UNPLACED"
	//Verilog Ports in definition order:
		this->O = O; // INOUT
	
		register_wait_on_event_nets();
	
	}
	
	void register_wait_on_event_nets(){
	// TODO
	}
	void calculate(int time){
	// TODO
	}
};


class prim_class_X_LATCH{
	//Verilog Parameters:
	int INIT;
	int LOC;
	int XON;
	int MSGON;
	//Verilog Ports in definition order:
	NetFlow* O; // OUTPUT
	NetFlow* CLK; // INPUT
	NetFlow* I; // INPUT
	NetFlow* RST; // INPUT
	NetFlow* SET; // INPUT
	
	prim_class_X_LATCH(
		//Verilog Parameters:
		int INIT, // Default: 1'b0
		int LOC, // Default: "UNPLACED"
		int XON, // Default: "TRUE"
		int MSGON, // Default: "TRUE"
		//Verilog Ports in definition order:
		NetFlow* O, // OUTPUT
		NetFlow* CLK, // INPUT
		NetFlow* I, // INPUT
		NetFlow* RST, // INPUT
		NetFlow* SET // INPUT
		){
	
	// Assign parameters and ports: 
	//Verilog Parameters:
		this->INIT = INIT; // Default: 1'b0
		this->LOC = LOC; // Default: "UNPLACED"
		this->XON = XON; // Default: "TRUE"
		this->MSGON = MSGON; // Default: "TRUE"
	//Verilog Ports in definition order:
		this->O = O; // OUTPUT
		this->CLK = CLK; // INPUT
		this->I = I; // INPUT
		this->RST = RST; // INPUT
		this->SET = SET; // INPUT
	
		register_wait_on_event_nets();
	
	}
	
	void register_wait_on_event_nets(){
	// TODO
	}
	void calculate(int time){
	// TODO
	}
};


class prim_class_X_LATCHE{
	//Verilog Parameters:
	int INIT;
	int LOC;
	int XON;
	int MSGON;
	//Verilog Ports in definition order:
	NetFlow* O; // OUTPUT
	NetFlow* CLK; // INPUT
	NetFlow* GE; // INPUT
	NetFlow* I; // INPUT
	NetFlow* RST; // INPUT
	NetFlow* SET; // INPUT
	
	prim_class_X_LATCHE(
		//Verilog Parameters:
		int INIT, // Default: 1'b0
		int LOC, // Default: "UNPLACED"
		int XON, // Default: "TRUE"
		int MSGON, // Default: "TRUE"
		//Verilog Ports in definition order:
		NetFlow* O, // OUTPUT
		NetFlow* CLK, // INPUT
		NetFlow* GE, // INPUT
		NetFlow* I, // INPUT
		NetFlow* RST, // INPUT
		NetFlow* SET // INPUT
		){
	
	// Assign parameters and ports: 
	//Verilog Parameters:
		this->INIT = INIT; // Default: 1'b0
		this->LOC = LOC; // Default: "UNPLACED"
		this->XON = XON; // Default: "TRUE"
		this->MSGON = MSGON; // Default: "TRUE"
	//Verilog Ports in definition order:
		this->O = O; // OUTPUT
		this->CLK = CLK; // INPUT
		this->GE = GE; // INPUT
		this->I = I; // INPUT
		this->RST = RST; // INPUT
		this->SET = SET; // INPUT
	
		register_wait_on_event_nets();
	
	}
	
	void register_wait_on_event_nets(){
	// TODO
	}
	void calculate(int time){
	// TODO
	}
};


class prim_class_X_LATCH_CPLD{
	//Verilog Parameters:
	int INIT;
	int LOC;
	int XON;
	int MSGON;
	//Verilog Ports in definition order:
	NetFlow* O; // OUTPUT
	NetFlow* CLK; // INPUT
	NetFlow* I; // INPUT
	NetFlow* RST; // INPUT
	NetFlow* SET; // INPUT
	
	prim_class_X_LATCH_CPLD(
		//Verilog Parameters:
		int INIT, // Default: 1'b0
		int LOC, // Default: "UNPLACED"
		int XON, // Default: "TRUE"
		int MSGON, // Default: "TRUE"
		//Verilog Ports in definition order:
		NetFlow* O, // OUTPUT
		NetFlow* CLK, // INPUT
		NetFlow* I, // INPUT
		NetFlow* RST, // INPUT
		NetFlow* SET // INPUT
		){
	
	// Assign parameters and ports: 
	//Verilog Parameters:
		this->INIT = INIT; // Default: 1'b0
		this->LOC = LOC; // Default: "UNPLACED"
		this->XON = XON; // Default: "TRUE"
		this->MSGON = MSGON; // Default: "TRUE"
	//Verilog Ports in definition order:
		this->O = O; // OUTPUT
		this->CLK = CLK; // INPUT
		this->I = I; // INPUT
		this->RST = RST; // INPUT
		this->SET = SET; // INPUT
	
		register_wait_on_event_nets();
	
	}
	
	void register_wait_on_event_nets(){
	// TODO
	}
	void calculate(int time){
	// TODO
	}
};


class prim_class_X_LUT2{
	//Verilog Parameters:
	int INIT;
	int LOC;
	//Verilog Ports in definition order:
	NetFlow* O; // OUTPUT
	NetFlow* ADR0; // INPUT
	NetFlow* ADR1; // INPUT
	
	prim_class_X_LUT2(
		//Verilog Parameters:
		int INIT, // Default: 4'h0
		int LOC, // Default: "UNPLACED"
		//Verilog Ports in definition order:
		NetFlow* O, // OUTPUT
		NetFlow* ADR0, // INPUT
		NetFlow* ADR1 // INPUT
		){
	
	// Assign parameters and ports: 
	//Verilog Parameters:
		this->INIT = INIT; // Default: 4'h0
		this->LOC = LOC; // Default: "UNPLACED"
	//Verilog Ports in definition order:
		this->O = O; // OUTPUT
		this->ADR0 = ADR0; // INPUT
		this->ADR1 = ADR1; // INPUT
	
		register_wait_on_event_nets();
	
	}
	
	void register_wait_on_event_nets(){
	// TODO
	}
	void calculate(int time){
	// TODO
	}
};


class prim_class_X_LUT3{
	//Verilog Parameters:
	int INIT;
	int LOC;
	//Verilog Ports in definition order:
	NetFlow* O; // OUTPUT
	NetFlow* ADR0; // INPUT
	NetFlow* ADR1; // INPUT
	NetFlow* ADR2; // INPUT
	
	prim_class_X_LUT3(
		//Verilog Parameters:
		int INIT, // Default: 8'h00
		int LOC, // Default: "UNPLACED"
		//Verilog Ports in definition order:
		NetFlow* O, // OUTPUT
		NetFlow* ADR0, // INPUT
		NetFlow* ADR1, // INPUT
		NetFlow* ADR2 // INPUT
		){
	
	// Assign parameters and ports: 
	//Verilog Parameters:
		this->INIT = INIT; // Default: 8'h00
		this->LOC = LOC; // Default: "UNPLACED"
	//Verilog Ports in definition order:
		this->O = O; // OUTPUT
		this->ADR0 = ADR0; // INPUT
		this->ADR1 = ADR1; // INPUT
		this->ADR2 = ADR2; // INPUT
	
		register_wait_on_event_nets();
	
	}
	
	void register_wait_on_event_nets(){
	// TODO
	}
	void calculate(int time){
	// TODO
	}
};


class prim_class_X_JTAG_SIM_VIRTEX6{
	//Verilog Parameters:
	int PART_NAME;
	//Verilog Ports in definition order:
	NetFlow* TDO; // OUTPUT
	NetFlow* TCK; // INPUT
	NetFlow* TDI; // INPUT
	NetFlow* TMS; // INPUT
	
	prim_class_X_JTAG_SIM_VIRTEX6(
		//Verilog Parameters:
		int PART_NAME, // Default: "LX75T"
		//Verilog Ports in definition order:
		NetFlow* TDO, // OUTPUT
		NetFlow* TCK, // INPUT
		NetFlow* TDI, // INPUT
		NetFlow* TMS // INPUT
		){
	
	// Assign parameters and ports: 
	//Verilog Parameters:
		this->PART_NAME = PART_NAME; // Default: "LX75T"
	//Verilog Ports in definition order:
		this->TDO = TDO; // OUTPUT
		this->TCK = TCK; // INPUT
		this->TDI = TDI; // INPUT
		this->TMS = TMS; // INPUT
	
		register_wait_on_event_nets();
	
	}
	
	void register_wait_on_event_nets(){
	// TODO
	}
	void calculate(int time){
	// TODO
	}
};


class prim_class_X_LUT4{
	//Verilog Parameters:
	int INIT;
	int LOC;
	//Verilog Ports in definition order:
	NetFlow* O; // OUTPUT
	NetFlow* ADR0; // INPUT
	NetFlow* ADR1; // INPUT
	NetFlow* ADR2; // INPUT
	NetFlow* ADR3; // INPUT
	
	prim_class_X_LUT4(
		//Verilog Parameters:
		int INIT, // Default: 16'h0000
		int LOC, // Default: "UNPLACED"
		//Verilog Ports in definition order:
		NetFlow* O, // OUTPUT
		NetFlow* ADR0, // INPUT
		NetFlow* ADR1, // INPUT
		NetFlow* ADR2, // INPUT
		NetFlow* ADR3 // INPUT
		){
	
	// Assign parameters and ports: 
	//Verilog Parameters:
		this->INIT = INIT; // Default: 16'h0000
		this->LOC = LOC; // Default: "UNPLACED"
	//Verilog Ports in definition order:
		this->O = O; // OUTPUT
		this->ADR0 = ADR0; // INPUT
		this->ADR1 = ADR1; // INPUT
		this->ADR2 = ADR2; // INPUT
		this->ADR3 = ADR3; // INPUT
	
		register_wait_on_event_nets();
	
	}
	
	void register_wait_on_event_nets(){
	// TODO
	}
	void calculate(int time){
	// TODO
	}
};


class prim_class_X_FIFO18E1{
	//Verilog Parameters:
	int ALMOST_EMPTY_OFFSET;
	int ALMOST_FULL_OFFSET;
	int DATA_WIDTH;
	int DO_REG;
	int EN_SYN;
	int FIFO_MODE;
	int FIRST_WORD_FALL_THROUGH;
	int INIT;
	int LOC;
	int SIM_DEVICE;
	int SRVAL;
	//Verilog Ports in definition order:
	NetFlow* ALMOSTEMPTY; // OUTPUT
	NetFlow* ALMOSTFULL; // OUTPUT
	NetFlow* DO; // OUTPUT
	NetFlow* DOP; // OUTPUT
	NetFlow* EMPTY; // OUTPUT
	NetFlow* FULL; // OUTPUT
	NetFlow* RDCOUNT; // OUTPUT
	NetFlow* RDERR; // OUTPUT
	NetFlow* WRCOUNT; // OUTPUT
	NetFlow* WRERR; // OUTPUT
	NetFlow* DI; // INPUT
	NetFlow* DIP; // INPUT
	NetFlow* RDCLK; // INPUT
	NetFlow* RDEN; // INPUT
	NetFlow* REGCE; // INPUT
	NetFlow* RST; // INPUT
	NetFlow* RSTREG; // INPUT
	NetFlow* WRCLK; // INPUT
	NetFlow* WREN; // INPUT
	
	prim_class_X_FIFO18E1(
		//Verilog Parameters:
		int ALMOST_EMPTY_OFFSET, // Default: 13'h0080
		int ALMOST_FULL_OFFSET, // Default: 13'h0080
		int DATA_WIDTH, // Default: 4
		int DO_REG, // Default: 1
		int EN_SYN, // Default: "FALSE"
		int FIFO_MODE, // Default: "FIFO18"
		int FIRST_WORD_FALL_THROUGH, // Default: "FALSE"
		int INIT, // Default: 36'h0
		int LOC, // Default: "UNPLACED"
		int SIM_DEVICE, // Default: "VIRTEX6"
		int SRVAL, // Default: 36'h0
		//Verilog Ports in definition order:
		NetFlow* ALMOSTEMPTY, // OUTPUT
		NetFlow* ALMOSTFULL, // OUTPUT
		NetFlow* DO, // OUTPUT
		NetFlow* DOP, // OUTPUT
		NetFlow* EMPTY, // OUTPUT
		NetFlow* FULL, // OUTPUT
		NetFlow* RDCOUNT, // OUTPUT
		NetFlow* RDERR, // OUTPUT
		NetFlow* WRCOUNT, // OUTPUT
		NetFlow* WRERR, // OUTPUT
		NetFlow* DI, // INPUT
		NetFlow* DIP, // INPUT
		NetFlow* RDCLK, // INPUT
		NetFlow* RDEN, // INPUT
		NetFlow* REGCE, // INPUT
		NetFlow* RST, // INPUT
		NetFlow* RSTREG, // INPUT
		NetFlow* WRCLK, // INPUT
		NetFlow* WREN // INPUT
		){
	
	// Assign parameters and ports: 
	//Verilog Parameters:
		this->ALMOST_EMPTY_OFFSET = ALMOST_EMPTY_OFFSET; // Default: 13'h0080
		this->ALMOST_FULL_OFFSET = ALMOST_FULL_OFFSET; // Default: 13'h0080
		this->DATA_WIDTH = DATA_WIDTH; // Default: 4
		this->DO_REG = DO_REG; // Default: 1
		this->EN_SYN = EN_SYN; // Default: "FALSE"
		this->FIFO_MODE = FIFO_MODE; // Default: "FIFO18"
		this->FIRST_WORD_FALL_THROUGH = FIRST_WORD_FALL_THROUGH; // Default: "FALSE"
		this->INIT = INIT; // Default: 36'h0
		this->LOC = LOC; // Default: "UNPLACED"
		this->SIM_DEVICE = SIM_DEVICE; // Default: "VIRTEX6"
		this->SRVAL = SRVAL; // Default: 36'h0
	//Verilog Ports in definition order:
		this->ALMOSTEMPTY = ALMOSTEMPTY; // OUTPUT
		this->ALMOSTFULL = ALMOSTFULL; // OUTPUT
		this->DO = DO; // OUTPUT
		this->DOP = DOP; // OUTPUT
		this->EMPTY = EMPTY; // OUTPUT
		this->FULL = FULL; // OUTPUT
		this->RDCOUNT = RDCOUNT; // OUTPUT
		this->RDERR = RDERR; // OUTPUT
		this->WRCOUNT = WRCOUNT; // OUTPUT
		this->WRERR = WRERR; // OUTPUT
		this->DI = DI; // INPUT
		this->DIP = DIP; // INPUT
		this->RDCLK = RDCLK; // INPUT
		this->RDEN = RDEN; // INPUT
		this->REGCE = REGCE; // INPUT
		this->RST = RST; // INPUT
		this->RSTREG = RSTREG; // INPUT
		this->WRCLK = WRCLK; // INPUT
		this->WREN = WREN; // INPUT
	
		register_wait_on_event_nets();
	
	}
	
	void register_wait_on_event_nets(){
	// TODO
	}
	void calculate(int time){
	// TODO
	}
};


class prim_class_X_FF18_INTERNAL_VLOG{
	//Verilog Parameters:
	int DATA_WIDTH;
	int DO_REG;
	int EN_SYN;
	int FIFO_MODE;
	int FIRST_WORD_FALL_THROUGH;
	int ALMOST_EMPTY_OFFSET;
	int ALMOST_FULL_OFFSET;
	int EN_ECC_WRITE;
	int EN_ECC_READ;
	int INIT;
	int SIM_DEVICE;
	int SRVAL;
	int FIFO_SIZE;
	//Verilog Ports in definition order:
	NetFlow* ALMOSTEMPTY; // OUTPUT
	NetFlow* ALMOSTFULL; // OUTPUT
	NetFlow* DBITERR; // OUTPUT
	NetFlow* DO; // OUTPUT
	NetFlow* DOP; // OUTPUT
	NetFlow* ECCPARITY; // OUTPUT
	NetFlow* EMPTY; // OUTPUT
	NetFlow* FULL; // OUTPUT
	NetFlow* RDCOUNT; // OUTPUT
	NetFlow* RDERR; // OUTPUT
	NetFlow* SBITERR; // OUTPUT
	NetFlow* WRCOUNT; // OUTPUT
	NetFlow* WRERR; // OUTPUT
	NetFlow* DI; // INPUT
	NetFlow* DIP; // INPUT
	NetFlow* GSR; // INPUT
	NetFlow* INJECTDBITERR; // INPUT
	NetFlow* INJECTSBITERR; // INPUT
	NetFlow* RDCLK; // INPUT
	NetFlow* RDEN; // INPUT
	NetFlow* REGCE; // INPUT
	NetFlow* RST; // INPUT
	NetFlow* RSTREG; // INPUT
	NetFlow* WRCLK; // INPUT
	NetFlow* WREN; // INPUT
	
	prim_class_X_FF18_INTERNAL_VLOG(
		//Verilog Parameters:
		int DATA_WIDTH, // Default: 4
		int DO_REG, // Default: 1
		int EN_SYN, // Default: "FALSE"
		int FIFO_MODE, // Default: "FIFO36"
		int FIRST_WORD_FALL_THROUGH, // Default: "FALSE"
		int ALMOST_EMPTY_OFFSET, // Default: 13'h0080
		int ALMOST_FULL_OFFSET, // Default: 13'h0080
		int EN_ECC_WRITE, // Default: "FALSE"
		int EN_ECC_READ, // Default: "FALSE"
		int INIT, // Default: 72'h0
		int SIM_DEVICE, // Default: "VIRTEX6"
		int SRVAL, // Default: 72'h0
		int FIFO_SIZE, // Default: 36
		//Verilog Ports in definition order:
		NetFlow* ALMOSTEMPTY, // OUTPUT
		NetFlow* ALMOSTFULL, // OUTPUT
		NetFlow* DBITERR, // OUTPUT
		NetFlow* DO, // OUTPUT
		NetFlow* DOP, // OUTPUT
		NetFlow* ECCPARITY, // OUTPUT
		NetFlow* EMPTY, // OUTPUT
		NetFlow* FULL, // OUTPUT
		NetFlow* RDCOUNT, // OUTPUT
		NetFlow* RDERR, // OUTPUT
		NetFlow* SBITERR, // OUTPUT
		NetFlow* WRCOUNT, // OUTPUT
		NetFlow* WRERR, // OUTPUT
		NetFlow* DI, // INPUT
		NetFlow* DIP, // INPUT
		NetFlow* GSR, // INPUT
		NetFlow* INJECTDBITERR, // INPUT
		NetFlow* INJECTSBITERR, // INPUT
		NetFlow* RDCLK, // INPUT
		NetFlow* RDEN, // INPUT
		NetFlow* REGCE, // INPUT
		NetFlow* RST, // INPUT
		NetFlow* RSTREG, // INPUT
		NetFlow* WRCLK, // INPUT
		NetFlow* WREN // INPUT
		){
	
	// Assign parameters and ports: 
	//Verilog Parameters:
		this->DATA_WIDTH = DATA_WIDTH; // Default: 4
		this->DO_REG = DO_REG; // Default: 1
		this->EN_SYN = EN_SYN; // Default: "FALSE"
		this->FIFO_MODE = FIFO_MODE; // Default: "FIFO36"
		this->FIRST_WORD_FALL_THROUGH = FIRST_WORD_FALL_THROUGH; // Default: "FALSE"
		this->ALMOST_EMPTY_OFFSET = ALMOST_EMPTY_OFFSET; // Default: 13'h0080
		this->ALMOST_FULL_OFFSET = ALMOST_FULL_OFFSET; // Default: 13'h0080
		this->EN_ECC_WRITE = EN_ECC_WRITE; // Default: "FALSE"
		this->EN_ECC_READ = EN_ECC_READ; // Default: "FALSE"
		this->INIT = INIT; // Default: 72'h0
		this->SIM_DEVICE = SIM_DEVICE; // Default: "VIRTEX6"
		this->SRVAL = SRVAL; // Default: 72'h0
		this->FIFO_SIZE = FIFO_SIZE; // Default: 36
	//Verilog Ports in definition order:
		this->ALMOSTEMPTY = ALMOSTEMPTY; // OUTPUT
		this->ALMOSTFULL = ALMOSTFULL; // OUTPUT
		this->DBITERR = DBITERR; // OUTPUT
		this->DO = DO; // OUTPUT
		this->DOP = DOP; // OUTPUT
		this->ECCPARITY = ECCPARITY; // OUTPUT
		this->EMPTY = EMPTY; // OUTPUT
		this->FULL = FULL; // OUTPUT
		this->RDCOUNT = RDCOUNT; // OUTPUT
		this->RDERR = RDERR; // OUTPUT
		this->SBITERR = SBITERR; // OUTPUT
		this->WRCOUNT = WRCOUNT; // OUTPUT
		this->WRERR = WRERR; // OUTPUT
		this->DI = DI; // INPUT
		this->DIP = DIP; // INPUT
		this->GSR = GSR; // INPUT
		this->INJECTDBITERR = INJECTDBITERR; // INPUT
		this->INJECTSBITERR = INJECTSBITERR; // INPUT
		this->RDCLK = RDCLK; // INPUT
		this->RDEN = RDEN; // INPUT
		this->REGCE = REGCE; // INPUT
		this->RST = RST; // INPUT
		this->RSTREG = RSTREG; // INPUT
		this->WRCLK = WRCLK; // INPUT
		this->WREN = WREN; // INPUT
	
		register_wait_on_event_nets();
	
	}
	
	void register_wait_on_event_nets(){
	// TODO
	}
	void calculate(int time){
	// TODO
	}
};


class prim_class_X_LUT5{
	//Verilog Parameters:
	int INIT;
	int LOC;
	//Verilog Ports in definition order:
	NetFlow* O; // OUTPUT
	NetFlow* ADR0; // INPUT
	NetFlow* ADR1; // INPUT
	NetFlow* ADR2; // INPUT
	NetFlow* ADR3; // INPUT
	NetFlow* ADR4; // INPUT
	
	prim_class_X_LUT5(
		//Verilog Parameters:
		int INIT, // Default: 32'h00000000
		int LOC, // Default: "UNPLACED"
		//Verilog Ports in definition order:
		NetFlow* O, // OUTPUT
		NetFlow* ADR0, // INPUT
		NetFlow* ADR1, // INPUT
		NetFlow* ADR2, // INPUT
		NetFlow* ADR3, // INPUT
		NetFlow* ADR4 // INPUT
		){
	
	// Assign parameters and ports: 
	//Verilog Parameters:
		this->INIT = INIT; // Default: 32'h00000000
		this->LOC = LOC; // Default: "UNPLACED"
	//Verilog Ports in definition order:
		this->O = O; // OUTPUT
		this->ADR0 = ADR0; // INPUT
		this->ADR1 = ADR1; // INPUT
		this->ADR2 = ADR2; // INPUT
		this->ADR3 = ADR3; // INPUT
		this->ADR4 = ADR4; // INPUT
	
		register_wait_on_event_nets();
	
	}
	
	void register_wait_on_event_nets(){
	// TODO
	}
	void calculate(int time){
	// TODO
	}
};


class prim_class_X_LUT7{
	//Verilog Parameters:
	int INIT;
	int LOC;
	//Verilog Ports in definition order:
	NetFlow* O; // OUTPUT
	NetFlow* ADR0; // INPUT
	NetFlow* ADR1; // INPUT
	NetFlow* ADR2; // INPUT
	NetFlow* ADR3; // INPUT
	NetFlow* ADR4; // INPUT
	NetFlow* ADR5; // INPUT
	NetFlow* ADR6; // INPUT
	
	prim_class_X_LUT7(
		//Verilog Parameters:
		int INIT, // Default: 128'h00000000000000000000000000000000
		int LOC, // Default: "UNPLACED"
		//Verilog Ports in definition order:
		NetFlow* O, // OUTPUT
		NetFlow* ADR0, // INPUT
		NetFlow* ADR1, // INPUT
		NetFlow* ADR2, // INPUT
		NetFlow* ADR3, // INPUT
		NetFlow* ADR4, // INPUT
		NetFlow* ADR5, // INPUT
		NetFlow* ADR6 // INPUT
		){
	
	// Assign parameters and ports: 
	//Verilog Parameters:
		this->INIT = INIT; // Default: 128'h00000000000000000000000000000000
		this->LOC = LOC; // Default: "UNPLACED"
	//Verilog Ports in definition order:
		this->O = O; // OUTPUT
		this->ADR0 = ADR0; // INPUT
		this->ADR1 = ADR1; // INPUT
		this->ADR2 = ADR2; // INPUT
		this->ADR3 = ADR3; // INPUT
		this->ADR4 = ADR4; // INPUT
		this->ADR5 = ADR5; // INPUT
		this->ADR6 = ADR6; // INPUT
	
		register_wait_on_event_nets();
	
	}
	
	void register_wait_on_event_nets(){
	// TODO
	}
	void calculate(int time){
	// TODO
	}
};


class prim_class_X_LUT8{
	//Verilog Parameters:
	int INIT;
	int LOC;
	//Verilog Ports in definition order:
	NetFlow* O; // OUTPUT
	NetFlow* ADR0; // INPUT
	NetFlow* ADR1; // INPUT
	NetFlow* ADR2; // INPUT
	NetFlow* ADR3; // INPUT
	NetFlow* ADR4; // INPUT
	NetFlow* ADR5; // INPUT
	NetFlow* ADR6; // INPUT
	NetFlow* ADR7; // INPUT
	
	prim_class_X_LUT8(
		//Verilog Parameters:
		int INIT, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int LOC, // Default: "UNPLACED"
		//Verilog Ports in definition order:
		NetFlow* O, // OUTPUT
		NetFlow* ADR0, // INPUT
		NetFlow* ADR1, // INPUT
		NetFlow* ADR2, // INPUT
		NetFlow* ADR3, // INPUT
		NetFlow* ADR4, // INPUT
		NetFlow* ADR5, // INPUT
		NetFlow* ADR6, // INPUT
		NetFlow* ADR7 // INPUT
		){
	
	// Assign parameters and ports: 
	//Verilog Parameters:
		this->INIT = INIT; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->LOC = LOC; // Default: "UNPLACED"
	//Verilog Ports in definition order:
		this->O = O; // OUTPUT
		this->ADR0 = ADR0; // INPUT
		this->ADR1 = ADR1; // INPUT
		this->ADR2 = ADR2; // INPUT
		this->ADR3 = ADR3; // INPUT
		this->ADR4 = ADR4; // INPUT
		this->ADR5 = ADR5; // INPUT
		this->ADR6 = ADR6; // INPUT
		this->ADR7 = ADR7; // INPUT
	
		register_wait_on_event_nets();
	
	}
	
	void register_wait_on_event_nets(){
	// TODO
	}
	void calculate(int time){
	// TODO
	}
};


class prim_class_X_FIFO36E1{
	//Verilog Parameters:
	int ALMOST_EMPTY_OFFSET;
	int ALMOST_FULL_OFFSET;
	int DATA_WIDTH;
	int DO_REG;
	int EN_ECC_READ;
	int EN_ECC_WRITE;
	int EN_SYN;
	int FIFO_MODE;
	int FIRST_WORD_FALL_THROUGH;
	int INIT;
	int LOC;
	int SIM_DEVICE;
	int SRVAL;
	//Verilog Ports in definition order:
	NetFlow* ALMOSTEMPTY; // OUTPUT
	NetFlow* ALMOSTFULL; // OUTPUT
	NetFlow* DBITERR; // OUTPUT
	NetFlow* DO; // OUTPUT
	NetFlow* DOP; // OUTPUT
	NetFlow* ECCPARITY; // OUTPUT
	NetFlow* EMPTY; // OUTPUT
	NetFlow* FULL; // OUTPUT
	NetFlow* RDCOUNT; // OUTPUT
	NetFlow* RDERR; // OUTPUT
	NetFlow* SBITERR; // OUTPUT
	NetFlow* WRCOUNT; // OUTPUT
	NetFlow* WRERR; // OUTPUT
	NetFlow* DI; // INPUT
	NetFlow* DIP; // INPUT
	NetFlow* INJECTDBITERR; // INPUT
	NetFlow* INJECTSBITERR; // INPUT
	NetFlow* RDCLK; // INPUT
	NetFlow* RDEN; // INPUT
	NetFlow* REGCE; // INPUT
	NetFlow* RST; // INPUT
	NetFlow* RSTREG; // INPUT
	NetFlow* WRCLK; // INPUT
	NetFlow* WREN; // INPUT
	
	prim_class_X_FIFO36E1(
		//Verilog Parameters:
		int ALMOST_EMPTY_OFFSET, // Default: 13'h0080
		int ALMOST_FULL_OFFSET, // Default: 13'h0080
		int DATA_WIDTH, // Default: 4
		int DO_REG, // Default: 1
		int EN_ECC_READ, // Default: "FALSE"
		int EN_ECC_WRITE, // Default: "FALSE"
		int EN_SYN, // Default: "FALSE"
		int FIFO_MODE, // Default: "FIFO36"
		int FIRST_WORD_FALL_THROUGH, // Default: "FALSE"
		int INIT, // Default: 72'h0
		int LOC, // Default: "UNPLACED"
		int SIM_DEVICE, // Default: "VIRTEX6"
		int SRVAL, // Default: 72'h0
		//Verilog Ports in definition order:
		NetFlow* ALMOSTEMPTY, // OUTPUT
		NetFlow* ALMOSTFULL, // OUTPUT
		NetFlow* DBITERR, // OUTPUT
		NetFlow* DO, // OUTPUT
		NetFlow* DOP, // OUTPUT
		NetFlow* ECCPARITY, // OUTPUT
		NetFlow* EMPTY, // OUTPUT
		NetFlow* FULL, // OUTPUT
		NetFlow* RDCOUNT, // OUTPUT
		NetFlow* RDERR, // OUTPUT
		NetFlow* SBITERR, // OUTPUT
		NetFlow* WRCOUNT, // OUTPUT
		NetFlow* WRERR, // OUTPUT
		NetFlow* DI, // INPUT
		NetFlow* DIP, // INPUT
		NetFlow* INJECTDBITERR, // INPUT
		NetFlow* INJECTSBITERR, // INPUT
		NetFlow* RDCLK, // INPUT
		NetFlow* RDEN, // INPUT
		NetFlow* REGCE, // INPUT
		NetFlow* RST, // INPUT
		NetFlow* RSTREG, // INPUT
		NetFlow* WRCLK, // INPUT
		NetFlow* WREN // INPUT
		){
	
	// Assign parameters and ports: 
	//Verilog Parameters:
		this->ALMOST_EMPTY_OFFSET = ALMOST_EMPTY_OFFSET; // Default: 13'h0080
		this->ALMOST_FULL_OFFSET = ALMOST_FULL_OFFSET; // Default: 13'h0080
		this->DATA_WIDTH = DATA_WIDTH; // Default: 4
		this->DO_REG = DO_REG; // Default: 1
		this->EN_ECC_READ = EN_ECC_READ; // Default: "FALSE"
		this->EN_ECC_WRITE = EN_ECC_WRITE; // Default: "FALSE"
		this->EN_SYN = EN_SYN; // Default: "FALSE"
		this->FIFO_MODE = FIFO_MODE; // Default: "FIFO36"
		this->FIRST_WORD_FALL_THROUGH = FIRST_WORD_FALL_THROUGH; // Default: "FALSE"
		this->INIT = INIT; // Default: 72'h0
		this->LOC = LOC; // Default: "UNPLACED"
		this->SIM_DEVICE = SIM_DEVICE; // Default: "VIRTEX6"
		this->SRVAL = SRVAL; // Default: 72'h0
	//Verilog Ports in definition order:
		this->ALMOSTEMPTY = ALMOSTEMPTY; // OUTPUT
		this->ALMOSTFULL = ALMOSTFULL; // OUTPUT
		this->DBITERR = DBITERR; // OUTPUT
		this->DO = DO; // OUTPUT
		this->DOP = DOP; // OUTPUT
		this->ECCPARITY = ECCPARITY; // OUTPUT
		this->EMPTY = EMPTY; // OUTPUT
		this->FULL = FULL; // OUTPUT
		this->RDCOUNT = RDCOUNT; // OUTPUT
		this->RDERR = RDERR; // OUTPUT
		this->SBITERR = SBITERR; // OUTPUT
		this->WRCOUNT = WRCOUNT; // OUTPUT
		this->WRERR = WRERR; // OUTPUT
		this->DI = DI; // INPUT
		this->DIP = DIP; // INPUT
		this->INJECTDBITERR = INJECTDBITERR; // INPUT
		this->INJECTSBITERR = INJECTSBITERR; // INPUT
		this->RDCLK = RDCLK; // INPUT
		this->RDEN = RDEN; // INPUT
		this->REGCE = REGCE; // INPUT
		this->RST = RST; // INPUT
		this->RSTREG = RSTREG; // INPUT
		this->WRCLK = WRCLK; // INPUT
		this->WREN = WREN; // INPUT
	
		register_wait_on_event_nets();
	
	}
	
	void register_wait_on_event_nets(){
	// TODO
	}
	void calculate(int time){
	// TODO
	}
};


class prim_class_X_FF36_INTERNAL_VLOG{
	//Verilog Parameters:
	int DATA_WIDTH;
	int DO_REG;
	int EN_SYN;
	int FIFO_MODE;
	int FIRST_WORD_FALL_THROUGH;
	int ALMOST_EMPTY_OFFSET;
	int ALMOST_FULL_OFFSET;
	int EN_ECC_WRITE;
	int EN_ECC_READ;
	int INIT;
	int SIM_DEVICE;
	int SRVAL;
	int FIFO_SIZE;
	//Verilog Ports in definition order:
	NetFlow* ALMOSTEMPTY; // OUTPUT
	NetFlow* ALMOSTFULL; // OUTPUT
	NetFlow* DBITERR; // OUTPUT
	NetFlow* DO; // OUTPUT
	NetFlow* DOP; // OUTPUT
	NetFlow* ECCPARITY; // OUTPUT
	NetFlow* EMPTY; // OUTPUT
	NetFlow* FULL; // OUTPUT
	NetFlow* RDCOUNT; // OUTPUT
	NetFlow* RDERR; // OUTPUT
	NetFlow* SBITERR; // OUTPUT
	NetFlow* WRCOUNT; // OUTPUT
	NetFlow* WRERR; // OUTPUT
	NetFlow* DI; // INPUT
	NetFlow* DIP; // INPUT
	NetFlow* GSR; // INPUT
	NetFlow* INJECTDBITERR; // INPUT
	NetFlow* INJECTSBITERR; // INPUT
	NetFlow* RDCLK; // INPUT
	NetFlow* RDEN; // INPUT
	NetFlow* REGCE; // INPUT
	NetFlow* RST; // INPUT
	NetFlow* RSTREG; // INPUT
	NetFlow* WRCLK; // INPUT
	NetFlow* WREN; // INPUT
	
	prim_class_X_FF36_INTERNAL_VLOG(
		//Verilog Parameters:
		int DATA_WIDTH, // Default: 4
		int DO_REG, // Default: 1
		int EN_SYN, // Default: "FALSE"
		int FIFO_MODE, // Default: "FIFO36"
		int FIRST_WORD_FALL_THROUGH, // Default: "FALSE"
		int ALMOST_EMPTY_OFFSET, // Default: 13'h0080
		int ALMOST_FULL_OFFSET, // Default: 13'h0080
		int EN_ECC_WRITE, // Default: "FALSE"
		int EN_ECC_READ, // Default: "FALSE"
		int INIT, // Default: 72'h0
		int SIM_DEVICE, // Default: "VIRTEX6"
		int SRVAL, // Default: 72'h0
		int FIFO_SIZE, // Default: 36
		//Verilog Ports in definition order:
		NetFlow* ALMOSTEMPTY, // OUTPUT
		NetFlow* ALMOSTFULL, // OUTPUT
		NetFlow* DBITERR, // OUTPUT
		NetFlow* DO, // OUTPUT
		NetFlow* DOP, // OUTPUT
		NetFlow* ECCPARITY, // OUTPUT
		NetFlow* EMPTY, // OUTPUT
		NetFlow* FULL, // OUTPUT
		NetFlow* RDCOUNT, // OUTPUT
		NetFlow* RDERR, // OUTPUT
		NetFlow* SBITERR, // OUTPUT
		NetFlow* WRCOUNT, // OUTPUT
		NetFlow* WRERR, // OUTPUT
		NetFlow* DI, // INPUT
		NetFlow* DIP, // INPUT
		NetFlow* GSR, // INPUT
		NetFlow* INJECTDBITERR, // INPUT
		NetFlow* INJECTSBITERR, // INPUT
		NetFlow* RDCLK, // INPUT
		NetFlow* RDEN, // INPUT
		NetFlow* REGCE, // INPUT
		NetFlow* RST, // INPUT
		NetFlow* RSTREG, // INPUT
		NetFlow* WRCLK, // INPUT
		NetFlow* WREN // INPUT
		){
	
	// Assign parameters and ports: 
	//Verilog Parameters:
		this->DATA_WIDTH = DATA_WIDTH; // Default: 4
		this->DO_REG = DO_REG; // Default: 1
		this->EN_SYN = EN_SYN; // Default: "FALSE"
		this->FIFO_MODE = FIFO_MODE; // Default: "FIFO36"
		this->FIRST_WORD_FALL_THROUGH = FIRST_WORD_FALL_THROUGH; // Default: "FALSE"
		this->ALMOST_EMPTY_OFFSET = ALMOST_EMPTY_OFFSET; // Default: 13'h0080
		this->ALMOST_FULL_OFFSET = ALMOST_FULL_OFFSET; // Default: 13'h0080
		this->EN_ECC_WRITE = EN_ECC_WRITE; // Default: "FALSE"
		this->EN_ECC_READ = EN_ECC_READ; // Default: "FALSE"
		this->INIT = INIT; // Default: 72'h0
		this->SIM_DEVICE = SIM_DEVICE; // Default: "VIRTEX6"
		this->SRVAL = SRVAL; // Default: 72'h0
		this->FIFO_SIZE = FIFO_SIZE; // Default: 36
	//Verilog Ports in definition order:
		this->ALMOSTEMPTY = ALMOSTEMPTY; // OUTPUT
		this->ALMOSTFULL = ALMOSTFULL; // OUTPUT
		this->DBITERR = DBITERR; // OUTPUT
		this->DO = DO; // OUTPUT
		this->DOP = DOP; // OUTPUT
		this->ECCPARITY = ECCPARITY; // OUTPUT
		this->EMPTY = EMPTY; // OUTPUT
		this->FULL = FULL; // OUTPUT
		this->RDCOUNT = RDCOUNT; // OUTPUT
		this->RDERR = RDERR; // OUTPUT
		this->SBITERR = SBITERR; // OUTPUT
		this->WRCOUNT = WRCOUNT; // OUTPUT
		this->WRERR = WRERR; // OUTPUT
		this->DI = DI; // INPUT
		this->DIP = DIP; // INPUT
		this->GSR = GSR; // INPUT
		this->INJECTDBITERR = INJECTDBITERR; // INPUT
		this->INJECTSBITERR = INJECTSBITERR; // INPUT
		this->RDCLK = RDCLK; // INPUT
		this->RDEN = RDEN; // INPUT
		this->REGCE = REGCE; // INPUT
		this->RST = RST; // INPUT
		this->RSTREG = RSTREG; // INPUT
		this->WRCLK = WRCLK; // INPUT
		this->WREN = WREN; // INPUT
	
		register_wait_on_event_nets();
	
	}
	
	void register_wait_on_event_nets(){
	// TODO
	}
	void calculate(int time){
	// TODO
	}
};


class prim_class_X_LUT6{
	//Verilog Parameters:
	int INIT;
	int LOC;
	//Verilog Ports in definition order:
	NetFlow* O; // OUTPUT
	NetFlow* ADR0; // INPUT
	NetFlow* ADR1; // INPUT
	NetFlow* ADR2; // INPUT
	NetFlow* ADR3; // INPUT
	NetFlow* ADR4; // INPUT
	NetFlow* ADR5; // INPUT
	
	prim_class_X_LUT6(
		//Verilog Parameters:
		int INIT, // Default: 64'h0000000000000000
		int LOC, // Default: "UNPLACED"
		//Verilog Ports in definition order:
		NetFlow* O, // OUTPUT
		NetFlow* ADR0, // INPUT
		NetFlow* ADR1, // INPUT
		NetFlow* ADR2, // INPUT
		NetFlow* ADR3, // INPUT
		NetFlow* ADR4, // INPUT
		NetFlow* ADR5 // INPUT
		){
	
	// Assign parameters and ports: 
	//Verilog Parameters:
		this->INIT = INIT; // Default: 64'h0000000000000000
		this->LOC = LOC; // Default: "UNPLACED"
	//Verilog Ports in definition order:
		this->O = O; // OUTPUT
		this->ADR0 = ADR0; // INPUT
		this->ADR1 = ADR1; // INPUT
		this->ADR2 = ADR2; // INPUT
		this->ADR3 = ADR3; // INPUT
		this->ADR4 = ADR4; // INPUT
		this->ADR5 = ADR5; // INPUT
	
		register_wait_on_event_nets();
	
	}
	
	void register_wait_on_event_nets(){
	// TODO
	}
	void calculate(int time){
	// TODO
	}
};


class prim_class_X_LUT6_2{
	//Verilog Parameters:
	int INIT;
	int LOC;
	//Verilog Ports in definition order:
	NetFlow* O5; // OUTPUT
	NetFlow* O6; // OUTPUT
	NetFlow* I0; // INPUT
	NetFlow* I1; // INPUT
	NetFlow* I2; // INPUT
	NetFlow* I3; // INPUT
	NetFlow* I4; // INPUT
	NetFlow* I5; // INPUT
	
	prim_class_X_LUT6_2(
		//Verilog Parameters:
		int INIT, // Default: 64'h0000000000000000
		int LOC, // Default: "UNPLACED"
		//Verilog Ports in definition order:
		NetFlow* O5, // OUTPUT
		NetFlow* O6, // OUTPUT
		NetFlow* I0, // INPUT
		NetFlow* I1, // INPUT
		NetFlow* I2, // INPUT
		NetFlow* I3, // INPUT
		NetFlow* I4, // INPUT
		NetFlow* I5 // INPUT
		){
	
	// Assign parameters and ports: 
	//Verilog Parameters:
		this->INIT = INIT; // Default: 64'h0000000000000000
		this->LOC = LOC; // Default: "UNPLACED"
	//Verilog Ports in definition order:
		this->O5 = O5; // OUTPUT
		this->O6 = O6; // OUTPUT
		this->I0 = I0; // INPUT
		this->I1 = I1; // INPUT
		this->I2 = I2; // INPUT
		this->I3 = I3; // INPUT
		this->I4 = I4; // INPUT
		this->I5 = I5; // INPUT
	
		register_wait_on_event_nets();
	
	}
	
	void register_wait_on_event_nets(){
	// TODO
	}
	void calculate(int time){
	// TODO
	}
};


class prim_class_X_MULT18X18{
	//Verilog Parameters:
	int LOC;
	//Verilog Ports in definition order:
	NetFlow* P; // OUTPUT
	NetFlow* A; // INPUT
	NetFlow* B; // INPUT
	
	prim_class_X_MULT18X18(
		//Verilog Parameters:
		int LOC, // Default: "UNPLACED"
		//Verilog Ports in definition order:
		NetFlow* P, // OUTPUT
		NetFlow* A, // INPUT
		NetFlow* B // INPUT
		){
	
	// Assign parameters and ports: 
	//Verilog Parameters:
		this->LOC = LOC; // Default: "UNPLACED"
	//Verilog Ports in definition order:
		this->P = P; // OUTPUT
		this->A = A; // INPUT
		this->B = B; // INPUT
	
		register_wait_on_event_nets();
	
	}
	
	void register_wait_on_event_nets(){
	// TODO
	}
	void calculate(int time){
	// TODO
	}
};


class prim_class_X_MULT18X18S{
	//Verilog Parameters:
	int LOC;
	//Verilog Ports in definition order:
	NetFlow* P; // OUTPUT
	NetFlow* A; // INPUT
	NetFlow* B; // INPUT
	NetFlow* C; // INPUT
	NetFlow* CE; // INPUT
	NetFlow* R; // INPUT
	
	prim_class_X_MULT18X18S(
		//Verilog Parameters:
		int LOC, // Default: "UNPLACED"
		//Verilog Ports in definition order:
		NetFlow* P, // OUTPUT
		NetFlow* A, // INPUT
		NetFlow* B, // INPUT
		NetFlow* C, // INPUT
		NetFlow* CE, // INPUT
		NetFlow* R // INPUT
		){
	
	// Assign parameters and ports: 
	//Verilog Parameters:
		this->LOC = LOC; // Default: "UNPLACED"
	//Verilog Ports in definition order:
		this->P = P; // OUTPUT
		this->A = A; // INPUT
		this->B = B; // INPUT
		this->C = C; // INPUT
		this->CE = CE; // INPUT
		this->R = R; // INPUT
	
		register_wait_on_event_nets();
	
	}
	
	void register_wait_on_event_nets(){
	// TODO
	}
	void calculate(int time){
	// TODO
	}
};


class prim_class_X_MMCME2_ADV{
	//Verilog Parameters:
	int BANDWIDTH;
	int CLKFBOUT_USE_FINE_PS;
	int CLKOUT0_USE_FINE_PS;
	int CLKOUT1_USE_FINE_PS;
	int CLKOUT2_USE_FINE_PS;
	int CLKOUT3_USE_FINE_PS;
	int CLKOUT4_CASCADE;
	int CLKOUT4_USE_FINE_PS;
	int CLKOUT5_USE_FINE_PS;
	int CLKOUT6_USE_FINE_PS;
	int COMPENSATION;
	int STARTUP_WAIT;
	int CLKOUT1_DIVIDE;
	int CLKOUT2_DIVIDE;
	int CLKOUT3_DIVIDE;
	int CLKOUT4_DIVIDE;
	int CLKOUT5_DIVIDE;
	int CLKOUT6_DIVIDE;
	int DIVCLK_DIVIDE;
	int CLKFBOUT_MULT_F;
	int CLKFBOUT_PHASE;
	int CLKIN1_PERIOD;
	int CLKIN2_PERIOD;
	int CLKOUT0_DIVIDE_F;
	int CLKOUT0_DUTY_CYCLE;
	int CLKOUT0_PHASE;
	int CLKOUT1_DUTY_CYCLE;
	int CLKOUT1_PHASE;
	int CLKOUT2_DUTY_CYCLE;
	int CLKOUT2_PHASE;
	int CLKOUT3_DUTY_CYCLE;
	int CLKOUT3_PHASE;
	int CLKOUT4_DUTY_CYCLE;
	int CLKOUT4_PHASE;
	int CLKOUT5_DUTY_CYCLE;
	int CLKOUT5_PHASE;
	int CLKOUT6_DUTY_CYCLE;
	int CLKOUT6_PHASE;
	int REF_JITTER1;
	int REF_JITTER2;
	int SS_EN;
	int SS_MODE;
	int SS_MOD_PERIOD;
	int VCOCLK_FREQ_MAX;
	int VCOCLK_FREQ_MIN;
	int CLKIN_FREQ_MAX;
	int CLKIN_FREQ_MIN;
	int CLKPFD_FREQ_MAX;
	int CLKPFD_FREQ_MIN;
	int LOC;
	//Verilog Ports in definition order:
	NetFlow* CLKFBOUT; // OUTPUT
	NetFlow* CLKFBOUTB; // OUTPUT
	NetFlow* CLKFBSTOPPED; // OUTPUT
	NetFlow* CLKINSTOPPED; // OUTPUT
	NetFlow* CLKOUT0; // OUTPUT
	NetFlow* CLKOUT0B; // OUTPUT
	NetFlow* CLKOUT1; // OUTPUT
	NetFlow* CLKOUT1B; // OUTPUT
	NetFlow* CLKOUT2; // OUTPUT
	NetFlow* CLKOUT2B; // OUTPUT
	NetFlow* CLKOUT3; // OUTPUT
	NetFlow* CLKOUT3B; // OUTPUT
	NetFlow* CLKOUT4; // OUTPUT
	NetFlow* CLKOUT5; // OUTPUT
	NetFlow* CLKOUT6; // OUTPUT
	NetFlow* DO; // OUTPUT
	NetFlow* DRDY; // OUTPUT
	NetFlow* LOCKED; // OUTPUT
	NetFlow* PSDONE; // OUTPUT
	NetFlow* CLKFBIN; // INPUT
	NetFlow* CLKIN1; // INPUT
	NetFlow* CLKIN2; // INPUT
	NetFlow* CLKINSEL; // INPUT
	NetFlow* DADDR; // INPUT
	NetFlow* DCLK; // INPUT
	NetFlow* DEN; // INPUT
	NetFlow* DI; // INPUT
	NetFlow* DWE; // INPUT
	NetFlow* PSCLK; // INPUT
	NetFlow* PSEN; // INPUT
	NetFlow* PSINCDEC; // INPUT
	NetFlow* PWRDWN; // INPUT
	NetFlow* RST; // INPUT
	
	prim_class_X_MMCME2_ADV(
		//Verilog Parameters:
		int BANDWIDTH, // Default: "OPTIMIZED"
		int CLKFBOUT_USE_FINE_PS, // Default: "FALSE"
		int CLKOUT0_USE_FINE_PS, // Default: "FALSE"
		int CLKOUT1_USE_FINE_PS, // Default: "FALSE"
		int CLKOUT2_USE_FINE_PS, // Default: "FALSE"
		int CLKOUT3_USE_FINE_PS, // Default: "FALSE"
		int CLKOUT4_CASCADE, // Default: "FALSE"
		int CLKOUT4_USE_FINE_PS, // Default: "FALSE"
		int CLKOUT5_USE_FINE_PS, // Default: "FALSE"
		int CLKOUT6_USE_FINE_PS, // Default: "FALSE"
		int COMPENSATION, // Default: "ZHOLD"
		int STARTUP_WAIT, // Default: "FALSE"
		int CLKOUT1_DIVIDE, // Default: 1
		int CLKOUT2_DIVIDE, // Default: 1
		int CLKOUT3_DIVIDE, // Default: 1
		int CLKOUT4_DIVIDE, // Default: 1
		int CLKOUT5_DIVIDE, // Default: 1
		int CLKOUT6_DIVIDE, // Default: 1
		int DIVCLK_DIVIDE, // Default: 1
		int CLKFBOUT_MULT_F, // Default: 5.000
		int CLKFBOUT_PHASE, // Default: 0.000
		int CLKIN1_PERIOD, // Default: 0.000
		int CLKIN2_PERIOD, // Default: 0.000
		int CLKOUT0_DIVIDE_F, // Default: 1.000
		int CLKOUT0_DUTY_CYCLE, // Default: 0.500
		int CLKOUT0_PHASE, // Default: 0.000
		int CLKOUT1_DUTY_CYCLE, // Default: 0.500
		int CLKOUT1_PHASE, // Default: 0.000
		int CLKOUT2_DUTY_CYCLE, // Default: 0.500
		int CLKOUT2_PHASE, // Default: 0.000
		int CLKOUT3_DUTY_CYCLE, // Default: 0.500
		int CLKOUT3_PHASE, // Default: 0.000
		int CLKOUT4_DUTY_CYCLE, // Default: 0.500
		int CLKOUT4_PHASE, // Default: 0.000
		int CLKOUT5_DUTY_CYCLE, // Default: 0.500
		int CLKOUT5_PHASE, // Default: 0.000
		int CLKOUT6_DUTY_CYCLE, // Default: 0.500
		int CLKOUT6_PHASE, // Default: 0.000
		int REF_JITTER1, // Default: 0.010
		int REF_JITTER2, // Default: 0.010
		int SS_EN, // Default: "FALSE"
		int SS_MODE, // Default: "CENTER_HIGH"
		int SS_MOD_PERIOD, // Default: 10000
		int VCOCLK_FREQ_MAX, // Default: 1600.0
		int VCOCLK_FREQ_MIN, // Default: 600.0
		int CLKIN_FREQ_MAX, // Default: 1066.0
		int CLKIN_FREQ_MIN, // Default: 10.0
		int CLKPFD_FREQ_MAX, // Default: 550.0
		int CLKPFD_FREQ_MIN, // Default: 10.0
		int LOC, // Default: "UNPLACED"
		//Verilog Ports in definition order:
		NetFlow* CLKFBOUT, // OUTPUT
		NetFlow* CLKFBOUTB, // OUTPUT
		NetFlow* CLKFBSTOPPED, // OUTPUT
		NetFlow* CLKINSTOPPED, // OUTPUT
		NetFlow* CLKOUT0, // OUTPUT
		NetFlow* CLKOUT0B, // OUTPUT
		NetFlow* CLKOUT1, // OUTPUT
		NetFlow* CLKOUT1B, // OUTPUT
		NetFlow* CLKOUT2, // OUTPUT
		NetFlow* CLKOUT2B, // OUTPUT
		NetFlow* CLKOUT3, // OUTPUT
		NetFlow* CLKOUT3B, // OUTPUT
		NetFlow* CLKOUT4, // OUTPUT
		NetFlow* CLKOUT5, // OUTPUT
		NetFlow* CLKOUT6, // OUTPUT
		NetFlow* DO, // OUTPUT
		NetFlow* DRDY, // OUTPUT
		NetFlow* LOCKED, // OUTPUT
		NetFlow* PSDONE, // OUTPUT
		NetFlow* CLKFBIN, // INPUT
		NetFlow* CLKIN1, // INPUT
		NetFlow* CLKIN2, // INPUT
		NetFlow* CLKINSEL, // INPUT
		NetFlow* DADDR, // INPUT
		NetFlow* DCLK, // INPUT
		NetFlow* DEN, // INPUT
		NetFlow* DI, // INPUT
		NetFlow* DWE, // INPUT
		NetFlow* PSCLK, // INPUT
		NetFlow* PSEN, // INPUT
		NetFlow* PSINCDEC, // INPUT
		NetFlow* PWRDWN, // INPUT
		NetFlow* RST // INPUT
		){
	
	// Assign parameters and ports: 
	//Verilog Parameters:
		this->BANDWIDTH = BANDWIDTH; // Default: "OPTIMIZED"
		this->CLKFBOUT_USE_FINE_PS = CLKFBOUT_USE_FINE_PS; // Default: "FALSE"
		this->CLKOUT0_USE_FINE_PS = CLKOUT0_USE_FINE_PS; // Default: "FALSE"
		this->CLKOUT1_USE_FINE_PS = CLKOUT1_USE_FINE_PS; // Default: "FALSE"
		this->CLKOUT2_USE_FINE_PS = CLKOUT2_USE_FINE_PS; // Default: "FALSE"
		this->CLKOUT3_USE_FINE_PS = CLKOUT3_USE_FINE_PS; // Default: "FALSE"
		this->CLKOUT4_CASCADE = CLKOUT4_CASCADE; // Default: "FALSE"
		this->CLKOUT4_USE_FINE_PS = CLKOUT4_USE_FINE_PS; // Default: "FALSE"
		this->CLKOUT5_USE_FINE_PS = CLKOUT5_USE_FINE_PS; // Default: "FALSE"
		this->CLKOUT6_USE_FINE_PS = CLKOUT6_USE_FINE_PS; // Default: "FALSE"
		this->COMPENSATION = COMPENSATION; // Default: "ZHOLD"
		this->STARTUP_WAIT = STARTUP_WAIT; // Default: "FALSE"
		this->CLKOUT1_DIVIDE = CLKOUT1_DIVIDE; // Default: 1
		this->CLKOUT2_DIVIDE = CLKOUT2_DIVIDE; // Default: 1
		this->CLKOUT3_DIVIDE = CLKOUT3_DIVIDE; // Default: 1
		this->CLKOUT4_DIVIDE = CLKOUT4_DIVIDE; // Default: 1
		this->CLKOUT5_DIVIDE = CLKOUT5_DIVIDE; // Default: 1
		this->CLKOUT6_DIVIDE = CLKOUT6_DIVIDE; // Default: 1
		this->DIVCLK_DIVIDE = DIVCLK_DIVIDE; // Default: 1
		this->CLKFBOUT_MULT_F = CLKFBOUT_MULT_F; // Default: 5.000
		this->CLKFBOUT_PHASE = CLKFBOUT_PHASE; // Default: 0.000
		this->CLKIN1_PERIOD = CLKIN1_PERIOD; // Default: 0.000
		this->CLKIN2_PERIOD = CLKIN2_PERIOD; // Default: 0.000
		this->CLKOUT0_DIVIDE_F = CLKOUT0_DIVIDE_F; // Default: 1.000
		this->CLKOUT0_DUTY_CYCLE = CLKOUT0_DUTY_CYCLE; // Default: 0.500
		this->CLKOUT0_PHASE = CLKOUT0_PHASE; // Default: 0.000
		this->CLKOUT1_DUTY_CYCLE = CLKOUT1_DUTY_CYCLE; // Default: 0.500
		this->CLKOUT1_PHASE = CLKOUT1_PHASE; // Default: 0.000
		this->CLKOUT2_DUTY_CYCLE = CLKOUT2_DUTY_CYCLE; // Default: 0.500
		this->CLKOUT2_PHASE = CLKOUT2_PHASE; // Default: 0.000
		this->CLKOUT3_DUTY_CYCLE = CLKOUT3_DUTY_CYCLE; // Default: 0.500
		this->CLKOUT3_PHASE = CLKOUT3_PHASE; // Default: 0.000
		this->CLKOUT4_DUTY_CYCLE = CLKOUT4_DUTY_CYCLE; // Default: 0.500
		this->CLKOUT4_PHASE = CLKOUT4_PHASE; // Default: 0.000
		this->CLKOUT5_DUTY_CYCLE = CLKOUT5_DUTY_CYCLE; // Default: 0.500
		this->CLKOUT5_PHASE = CLKOUT5_PHASE; // Default: 0.000
		this->CLKOUT6_DUTY_CYCLE = CLKOUT6_DUTY_CYCLE; // Default: 0.500
		this->CLKOUT6_PHASE = CLKOUT6_PHASE; // Default: 0.000
		this->REF_JITTER1 = REF_JITTER1; // Default: 0.010
		this->REF_JITTER2 = REF_JITTER2; // Default: 0.010
		this->SS_EN = SS_EN; // Default: "FALSE"
		this->SS_MODE = SS_MODE; // Default: "CENTER_HIGH"
		this->SS_MOD_PERIOD = SS_MOD_PERIOD; // Default: 10000
		this->VCOCLK_FREQ_MAX = VCOCLK_FREQ_MAX; // Default: 1600.0
		this->VCOCLK_FREQ_MIN = VCOCLK_FREQ_MIN; // Default: 600.0
		this->CLKIN_FREQ_MAX = CLKIN_FREQ_MAX; // Default: 1066.0
		this->CLKIN_FREQ_MIN = CLKIN_FREQ_MIN; // Default: 10.0
		this->CLKPFD_FREQ_MAX = CLKPFD_FREQ_MAX; // Default: 550.0
		this->CLKPFD_FREQ_MIN = CLKPFD_FREQ_MIN; // Default: 10.0
		this->LOC = LOC; // Default: "UNPLACED"
	//Verilog Ports in definition order:
		this->CLKFBOUT = CLKFBOUT; // OUTPUT
		this->CLKFBOUTB = CLKFBOUTB; // OUTPUT
		this->CLKFBSTOPPED = CLKFBSTOPPED; // OUTPUT
		this->CLKINSTOPPED = CLKINSTOPPED; // OUTPUT
		this->CLKOUT0 = CLKOUT0; // OUTPUT
		this->CLKOUT0B = CLKOUT0B; // OUTPUT
		this->CLKOUT1 = CLKOUT1; // OUTPUT
		this->CLKOUT1B = CLKOUT1B; // OUTPUT
		this->CLKOUT2 = CLKOUT2; // OUTPUT
		this->CLKOUT2B = CLKOUT2B; // OUTPUT
		this->CLKOUT3 = CLKOUT3; // OUTPUT
		this->CLKOUT3B = CLKOUT3B; // OUTPUT
		this->CLKOUT4 = CLKOUT4; // OUTPUT
		this->CLKOUT5 = CLKOUT5; // OUTPUT
		this->CLKOUT6 = CLKOUT6; // OUTPUT
		this->DO = DO; // OUTPUT
		this->DRDY = DRDY; // OUTPUT
		this->LOCKED = LOCKED; // OUTPUT
		this->PSDONE = PSDONE; // OUTPUT
		this->CLKFBIN = CLKFBIN; // INPUT
		this->CLKIN1 = CLKIN1; // INPUT
		this->CLKIN2 = CLKIN2; // INPUT
		this->CLKINSEL = CLKINSEL; // INPUT
		this->DADDR = DADDR; // INPUT
		this->DCLK = DCLK; // INPUT
		this->DEN = DEN; // INPUT
		this->DI = DI; // INPUT
		this->DWE = DWE; // INPUT
		this->PSCLK = PSCLK; // INPUT
		this->PSEN = PSEN; // INPUT
		this->PSINCDEC = PSINCDEC; // INPUT
		this->PWRDWN = PWRDWN; // INPUT
		this->RST = RST; // INPUT
	
		register_wait_on_event_nets();
	
	}
	
	void register_wait_on_event_nets(){
	// TODO
	}
	void calculate(int time){
	// TODO
	}
};


class prim_class_X_MUX2{
	//Verilog Parameters:
	int LOC;
	//Verilog Ports in definition order:
	NetFlow* O; // OUTPUT
	NetFlow* IA; // INPUT
	NetFlow* IB; // INPUT
	NetFlow* SEL; // INPUT
	
	prim_class_X_MUX2(
		//Verilog Parameters:
		int LOC, // Default: "UNPLACED"
		//Verilog Ports in definition order:
		NetFlow* O, // OUTPUT
		NetFlow* IA, // INPUT
		NetFlow* IB, // INPUT
		NetFlow* SEL // INPUT
		){
	
	// Assign parameters and ports: 
	//Verilog Parameters:
		this->LOC = LOC; // Default: "UNPLACED"
	//Verilog Ports in definition order:
		this->O = O; // OUTPUT
		this->IA = IA; // INPUT
		this->IB = IB; // INPUT
		this->SEL = SEL; // INPUT
	
		register_wait_on_event_nets();
	
	}
	
	void register_wait_on_event_nets(){
	// TODO
	}
	void calculate(int time){
	// TODO
	}
};


class prim_class_X_OBUF{
	//Verilog Parameters:
	int LOC;
	int CAPACITANCE;
	int DRIVE;
	int IOSTANDARD;
	int SLEW;
	//Verilog Ports in definition order:
	NetFlow* O; // OUTPUT
	NetFlow* I; // INPUT
	
	prim_class_X_OBUF(
		//Verilog Parameters:
		int LOC, // Default: " UNPLACED"
		int CAPACITANCE, // Default: "DONT_CARE"
		int DRIVE, // Default: 12
		int IOSTANDARD, // Default: "DEFAULT"
		int SLEW, // Default: "SLOW"
		//Verilog Ports in definition order:
		NetFlow* O, // OUTPUT
		NetFlow* I // INPUT
		){
	
	// Assign parameters and ports: 
	//Verilog Parameters:
		this->LOC = LOC; // Default: " UNPLACED"
		this->CAPACITANCE = CAPACITANCE; // Default: "DONT_CARE"
		this->DRIVE = DRIVE; // Default: 12
		this->IOSTANDARD = IOSTANDARD; // Default: "DEFAULT"
		this->SLEW = SLEW; // Default: "SLOW"
	//Verilog Ports in definition order:
		this->O = O; // OUTPUT
		this->I = I; // INPUT
	
		register_wait_on_event_nets();
	
	}
	
	void register_wait_on_event_nets(){
	// TODO
	}
	void calculate(int time){
	// TODO
	}
};


class prim_class_X_OBUFDS{
	//Verilog Parameters:
	int LOC;
	int CAPACITANCE;
	int IOSTANDARD;
	int SLEW;
	//Verilog Ports in definition order:
	NetFlow* O; // OUTPUT
	NetFlow* OB; // OUTPUT
	NetFlow* I; // INPUT
	
	prim_class_X_OBUFDS(
		//Verilog Parameters:
		int LOC, // Default: " UNPLACED"
		int CAPACITANCE, // Default: "DONT_CARE"
		int IOSTANDARD, // Default: "DEFAULT"
		int SLEW, // Default: "SLOW"
		//Verilog Ports in definition order:
		NetFlow* O, // OUTPUT
		NetFlow* OB, // OUTPUT
		NetFlow* I // INPUT
		){
	
	// Assign parameters and ports: 
	//Verilog Parameters:
		this->LOC = LOC; // Default: " UNPLACED"
		this->CAPACITANCE = CAPACITANCE; // Default: "DONT_CARE"
		this->IOSTANDARD = IOSTANDARD; // Default: "DEFAULT"
		this->SLEW = SLEW; // Default: "SLOW"
	//Verilog Ports in definition order:
		this->O = O; // OUTPUT
		this->OB = OB; // OUTPUT
		this->I = I; // INPUT
	
		register_wait_on_event_nets();
	
	}
	
	void register_wait_on_event_nets(){
	// TODO
	}
	void calculate(int time){
	// TODO
	}
};


class prim_class_X_OBUFT{
	//Verilog Parameters:
	int LOC;
	int CAPACITANCE;
	int DRIVE;
	int IOSTANDARD;
	int SLEW;
	//Verilog Ports in definition order:
	NetFlow* O; // OUTPUT
	NetFlow* CTL; // INPUT
	NetFlow* I; // INPUT
	
	prim_class_X_OBUFT(
		//Verilog Parameters:
		int LOC, // Default: " UNPLACED"
		int CAPACITANCE, // Default: "DONT_CARE"
		int DRIVE, // Default: 12
		int IOSTANDARD, // Default: "DEFAULT"
		int SLEW, // Default: "SLOW"
		//Verilog Ports in definition order:
		NetFlow* O, // OUTPUT
		NetFlow* CTL, // INPUT
		NetFlow* I // INPUT
		){
	
	// Assign parameters and ports: 
	//Verilog Parameters:
		this->LOC = LOC; // Default: " UNPLACED"
		this->CAPACITANCE = CAPACITANCE; // Default: "DONT_CARE"
		this->DRIVE = DRIVE; // Default: 12
		this->IOSTANDARD = IOSTANDARD; // Default: "DEFAULT"
		this->SLEW = SLEW; // Default: "SLOW"
	//Verilog Ports in definition order:
		this->O = O; // OUTPUT
		this->CTL = CTL; // INPUT
		this->I = I; // INPUT
	
		register_wait_on_event_nets();
	
	}
	
	void register_wait_on_event_nets(){
	// TODO
	}
	void calculate(int time){
	// TODO
	}
};


class prim_class_X_OBUFTDS{
	//Verilog Parameters:
	int LOC;
	int CAPACITANCE;
	int IOSTANDARD;
	int SLEW;
	//Verilog Ports in definition order:
	NetFlow* O; // OUTPUT
	NetFlow* OB; // OUTPUT
	NetFlow* I; // INPUT
	NetFlow* T; // INPUT
	
	prim_class_X_OBUFTDS(
		//Verilog Parameters:
		int LOC, // Default: " UNPLACED"
		int CAPACITANCE, // Default: "DONT_CARE"
		int IOSTANDARD, // Default: "DEFAULT"
		int SLEW, // Default: "SLOW"
		//Verilog Ports in definition order:
		NetFlow* O, // OUTPUT
		NetFlow* OB, // OUTPUT
		NetFlow* I, // INPUT
		NetFlow* T // INPUT
		){
	
	// Assign parameters and ports: 
	//Verilog Parameters:
		this->LOC = LOC; // Default: " UNPLACED"
		this->CAPACITANCE = CAPACITANCE; // Default: "DONT_CARE"
		this->IOSTANDARD = IOSTANDARD; // Default: "DEFAULT"
		this->SLEW = SLEW; // Default: "SLOW"
	//Verilog Ports in definition order:
		this->O = O; // OUTPUT
		this->OB = OB; // OUTPUT
		this->I = I; // INPUT
		this->T = T; // INPUT
	
		register_wait_on_event_nets();
	
	}
	
	void register_wait_on_event_nets(){
	// TODO
	}
	void calculate(int time){
	// TODO
	}
};


class prim_class_X_MMCM_ADV{
	//Verilog Parameters:
	int BANDWIDTH;
	int CLKFBOUT_USE_FINE_PS;
	int CLKOUT0_USE_FINE_PS;
	int CLKOUT1_USE_FINE_PS;
	int CLKOUT2_USE_FINE_PS;
	int CLKOUT3_USE_FINE_PS;
	int CLKOUT4_CASCADE;
	int CLKOUT4_USE_FINE_PS;
	int CLKOUT5_USE_FINE_PS;
	int CLKOUT6_USE_FINE_PS;
	int CLOCK_HOLD;
	int COMPENSATION;
	int STARTUP_WAIT;
	int CLKOUT1_DIVIDE;
	int CLKOUT2_DIVIDE;
	int CLKOUT3_DIVIDE;
	int CLKOUT4_DIVIDE;
	int CLKOUT5_DIVIDE;
	int CLKOUT6_DIVIDE;
	int DIVCLK_DIVIDE;
	int CLKFBOUT_MULT_F;
	int CLKFBOUT_PHASE;
	int CLKIN1_PERIOD;
	int CLKIN2_PERIOD;
	int CLKOUT0_DIVIDE_F;
	int CLKOUT0_DUTY_CYCLE;
	int CLKOUT0_PHASE;
	int CLKOUT1_DUTY_CYCLE;
	int CLKOUT1_PHASE;
	int CLKOUT2_DUTY_CYCLE;
	int CLKOUT2_PHASE;
	int CLKOUT3_DUTY_CYCLE;
	int CLKOUT3_PHASE;
	int CLKOUT4_DUTY_CYCLE;
	int CLKOUT4_PHASE;
	int CLKOUT5_DUTY_CYCLE;
	int CLKOUT5_PHASE;
	int CLKOUT6_DUTY_CYCLE;
	int CLKOUT6_PHASE;
	int REF_JITTER1;
	int REF_JITTER2;
	int VCOCLK_FREQ_MAX;
	int VCOCLK_FREQ_MIN;
	int CLKIN_FREQ_MAX;
	int CLKIN_FREQ_MIN;
	int CLKPFD_FREQ_MAX;
	int CLKPFD_FREQ_MIN;
	int LOC;
	//Verilog Ports in definition order:
	NetFlow* CLKFBOUT; // OUTPUT
	NetFlow* CLKFBOUTB; // OUTPUT
	NetFlow* CLKFBSTOPPED; // OUTPUT
	NetFlow* CLKINSTOPPED; // OUTPUT
	NetFlow* CLKOUT0; // OUTPUT
	NetFlow* CLKOUT0B; // OUTPUT
	NetFlow* CLKOUT1; // OUTPUT
	NetFlow* CLKOUT1B; // OUTPUT
	NetFlow* CLKOUT2; // OUTPUT
	NetFlow* CLKOUT2B; // OUTPUT
	NetFlow* CLKOUT3; // OUTPUT
	NetFlow* CLKOUT3B; // OUTPUT
	NetFlow* CLKOUT4; // OUTPUT
	NetFlow* CLKOUT5; // OUTPUT
	NetFlow* CLKOUT6; // OUTPUT
	NetFlow* DO; // OUTPUT
	NetFlow* DRDY; // OUTPUT
	NetFlow* LOCKED; // OUTPUT
	NetFlow* PSDONE; // OUTPUT
	NetFlow* CLKFBIN; // INPUT
	NetFlow* CLKIN1; // INPUT
	NetFlow* CLKIN2; // INPUT
	NetFlow* CLKINSEL; // INPUT
	NetFlow* DADDR; // INPUT
	NetFlow* DCLK; // INPUT
	NetFlow* DEN; // INPUT
	NetFlow* DI; // INPUT
	NetFlow* DWE; // INPUT
	NetFlow* PSCLK; // INPUT
	NetFlow* PSEN; // INPUT
	NetFlow* PSINCDEC; // INPUT
	NetFlow* PWRDWN; // INPUT
	NetFlow* RST; // INPUT
	
	prim_class_X_MMCM_ADV(
		//Verilog Parameters:
		int BANDWIDTH, // Default: "OPTIMIZED"
		int CLKFBOUT_USE_FINE_PS, // Default: "FALSE"
		int CLKOUT0_USE_FINE_PS, // Default: "FALSE"
		int CLKOUT1_USE_FINE_PS, // Default: "FALSE"
		int CLKOUT2_USE_FINE_PS, // Default: "FALSE"
		int CLKOUT3_USE_FINE_PS, // Default: "FALSE"
		int CLKOUT4_CASCADE, // Default: "FALSE"
		int CLKOUT4_USE_FINE_PS, // Default: "FALSE"
		int CLKOUT5_USE_FINE_PS, // Default: "FALSE"
		int CLKOUT6_USE_FINE_PS, // Default: "FALSE"
		int CLOCK_HOLD, // Default: "FALSE"
		int COMPENSATION, // Default: "ZHOLD"
		int STARTUP_WAIT, // Default: "FALSE"
		int CLKOUT1_DIVIDE, // Default: 1
		int CLKOUT2_DIVIDE, // Default: 1
		int CLKOUT3_DIVIDE, // Default: 1
		int CLKOUT4_DIVIDE, // Default: 1
		int CLKOUT5_DIVIDE, // Default: 1
		int CLKOUT6_DIVIDE, // Default: 1
		int DIVCLK_DIVIDE, // Default: 1
		int CLKFBOUT_MULT_F, // Default: 5.000
		int CLKFBOUT_PHASE, // Default: 0.000
		int CLKIN1_PERIOD, // Default: 0.000
		int CLKIN2_PERIOD, // Default: 0.000
		int CLKOUT0_DIVIDE_F, // Default: 1.000
		int CLKOUT0_DUTY_CYCLE, // Default: 0.500
		int CLKOUT0_PHASE, // Default: 0.000
		int CLKOUT1_DUTY_CYCLE, // Default: 0.500
		int CLKOUT1_PHASE, // Default: 0.000
		int CLKOUT2_DUTY_CYCLE, // Default: 0.500
		int CLKOUT2_PHASE, // Default: 0.000
		int CLKOUT3_DUTY_CYCLE, // Default: 0.500
		int CLKOUT3_PHASE, // Default: 0.000
		int CLKOUT4_DUTY_CYCLE, // Default: 0.500
		int CLKOUT4_PHASE, // Default: 0.000
		int CLKOUT5_DUTY_CYCLE, // Default: 0.500
		int CLKOUT5_PHASE, // Default: 0.000
		int CLKOUT6_DUTY_CYCLE, // Default: 0.500
		int CLKOUT6_PHASE, // Default: 0.000
		int REF_JITTER1, // Default: 0.010
		int REF_JITTER2, // Default: 0.010
		int VCOCLK_FREQ_MAX, // Default: 1600.0
		int VCOCLK_FREQ_MIN, // Default: 600.0
		int CLKIN_FREQ_MAX, // Default: 800.0
		int CLKIN_FREQ_MIN, // Default: 10.0
		int CLKPFD_FREQ_MAX, // Default: 550.0
		int CLKPFD_FREQ_MIN, // Default: 10.0
		int LOC, // Default: "UNPLACED"
		//Verilog Ports in definition order:
		NetFlow* CLKFBOUT, // OUTPUT
		NetFlow* CLKFBOUTB, // OUTPUT
		NetFlow* CLKFBSTOPPED, // OUTPUT
		NetFlow* CLKINSTOPPED, // OUTPUT
		NetFlow* CLKOUT0, // OUTPUT
		NetFlow* CLKOUT0B, // OUTPUT
		NetFlow* CLKOUT1, // OUTPUT
		NetFlow* CLKOUT1B, // OUTPUT
		NetFlow* CLKOUT2, // OUTPUT
		NetFlow* CLKOUT2B, // OUTPUT
		NetFlow* CLKOUT3, // OUTPUT
		NetFlow* CLKOUT3B, // OUTPUT
		NetFlow* CLKOUT4, // OUTPUT
		NetFlow* CLKOUT5, // OUTPUT
		NetFlow* CLKOUT6, // OUTPUT
		NetFlow* DO, // OUTPUT
		NetFlow* DRDY, // OUTPUT
		NetFlow* LOCKED, // OUTPUT
		NetFlow* PSDONE, // OUTPUT
		NetFlow* CLKFBIN, // INPUT
		NetFlow* CLKIN1, // INPUT
		NetFlow* CLKIN2, // INPUT
		NetFlow* CLKINSEL, // INPUT
		NetFlow* DADDR, // INPUT
		NetFlow* DCLK, // INPUT
		NetFlow* DEN, // INPUT
		NetFlow* DI, // INPUT
		NetFlow* DWE, // INPUT
		NetFlow* PSCLK, // INPUT
		NetFlow* PSEN, // INPUT
		NetFlow* PSINCDEC, // INPUT
		NetFlow* PWRDWN, // INPUT
		NetFlow* RST // INPUT
		){
	
	// Assign parameters and ports: 
	//Verilog Parameters:
		this->BANDWIDTH = BANDWIDTH; // Default: "OPTIMIZED"
		this->CLKFBOUT_USE_FINE_PS = CLKFBOUT_USE_FINE_PS; // Default: "FALSE"
		this->CLKOUT0_USE_FINE_PS = CLKOUT0_USE_FINE_PS; // Default: "FALSE"
		this->CLKOUT1_USE_FINE_PS = CLKOUT1_USE_FINE_PS; // Default: "FALSE"
		this->CLKOUT2_USE_FINE_PS = CLKOUT2_USE_FINE_PS; // Default: "FALSE"
		this->CLKOUT3_USE_FINE_PS = CLKOUT3_USE_FINE_PS; // Default: "FALSE"
		this->CLKOUT4_CASCADE = CLKOUT4_CASCADE; // Default: "FALSE"
		this->CLKOUT4_USE_FINE_PS = CLKOUT4_USE_FINE_PS; // Default: "FALSE"
		this->CLKOUT5_USE_FINE_PS = CLKOUT5_USE_FINE_PS; // Default: "FALSE"
		this->CLKOUT6_USE_FINE_PS = CLKOUT6_USE_FINE_PS; // Default: "FALSE"
		this->CLOCK_HOLD = CLOCK_HOLD; // Default: "FALSE"
		this->COMPENSATION = COMPENSATION; // Default: "ZHOLD"
		this->STARTUP_WAIT = STARTUP_WAIT; // Default: "FALSE"
		this->CLKOUT1_DIVIDE = CLKOUT1_DIVIDE; // Default: 1
		this->CLKOUT2_DIVIDE = CLKOUT2_DIVIDE; // Default: 1
		this->CLKOUT3_DIVIDE = CLKOUT3_DIVIDE; // Default: 1
		this->CLKOUT4_DIVIDE = CLKOUT4_DIVIDE; // Default: 1
		this->CLKOUT5_DIVIDE = CLKOUT5_DIVIDE; // Default: 1
		this->CLKOUT6_DIVIDE = CLKOUT6_DIVIDE; // Default: 1
		this->DIVCLK_DIVIDE = DIVCLK_DIVIDE; // Default: 1
		this->CLKFBOUT_MULT_F = CLKFBOUT_MULT_F; // Default: 5.000
		this->CLKFBOUT_PHASE = CLKFBOUT_PHASE; // Default: 0.000
		this->CLKIN1_PERIOD = CLKIN1_PERIOD; // Default: 0.000
		this->CLKIN2_PERIOD = CLKIN2_PERIOD; // Default: 0.000
		this->CLKOUT0_DIVIDE_F = CLKOUT0_DIVIDE_F; // Default: 1.000
		this->CLKOUT0_DUTY_CYCLE = CLKOUT0_DUTY_CYCLE; // Default: 0.500
		this->CLKOUT0_PHASE = CLKOUT0_PHASE; // Default: 0.000
		this->CLKOUT1_DUTY_CYCLE = CLKOUT1_DUTY_CYCLE; // Default: 0.500
		this->CLKOUT1_PHASE = CLKOUT1_PHASE; // Default: 0.000
		this->CLKOUT2_DUTY_CYCLE = CLKOUT2_DUTY_CYCLE; // Default: 0.500
		this->CLKOUT2_PHASE = CLKOUT2_PHASE; // Default: 0.000
		this->CLKOUT3_DUTY_CYCLE = CLKOUT3_DUTY_CYCLE; // Default: 0.500
		this->CLKOUT3_PHASE = CLKOUT3_PHASE; // Default: 0.000
		this->CLKOUT4_DUTY_CYCLE = CLKOUT4_DUTY_CYCLE; // Default: 0.500
		this->CLKOUT4_PHASE = CLKOUT4_PHASE; // Default: 0.000
		this->CLKOUT5_DUTY_CYCLE = CLKOUT5_DUTY_CYCLE; // Default: 0.500
		this->CLKOUT5_PHASE = CLKOUT5_PHASE; // Default: 0.000
		this->CLKOUT6_DUTY_CYCLE = CLKOUT6_DUTY_CYCLE; // Default: 0.500
		this->CLKOUT6_PHASE = CLKOUT6_PHASE; // Default: 0.000
		this->REF_JITTER1 = REF_JITTER1; // Default: 0.010
		this->REF_JITTER2 = REF_JITTER2; // Default: 0.010
		this->VCOCLK_FREQ_MAX = VCOCLK_FREQ_MAX; // Default: 1600.0
		this->VCOCLK_FREQ_MIN = VCOCLK_FREQ_MIN; // Default: 600.0
		this->CLKIN_FREQ_MAX = CLKIN_FREQ_MAX; // Default: 800.0
		this->CLKIN_FREQ_MIN = CLKIN_FREQ_MIN; // Default: 10.0
		this->CLKPFD_FREQ_MAX = CLKPFD_FREQ_MAX; // Default: 550.0
		this->CLKPFD_FREQ_MIN = CLKPFD_FREQ_MIN; // Default: 10.0
		this->LOC = LOC; // Default: "UNPLACED"
	//Verilog Ports in definition order:
		this->CLKFBOUT = CLKFBOUT; // OUTPUT
		this->CLKFBOUTB = CLKFBOUTB; // OUTPUT
		this->CLKFBSTOPPED = CLKFBSTOPPED; // OUTPUT
		this->CLKINSTOPPED = CLKINSTOPPED; // OUTPUT
		this->CLKOUT0 = CLKOUT0; // OUTPUT
		this->CLKOUT0B = CLKOUT0B; // OUTPUT
		this->CLKOUT1 = CLKOUT1; // OUTPUT
		this->CLKOUT1B = CLKOUT1B; // OUTPUT
		this->CLKOUT2 = CLKOUT2; // OUTPUT
		this->CLKOUT2B = CLKOUT2B; // OUTPUT
		this->CLKOUT3 = CLKOUT3; // OUTPUT
		this->CLKOUT3B = CLKOUT3B; // OUTPUT
		this->CLKOUT4 = CLKOUT4; // OUTPUT
		this->CLKOUT5 = CLKOUT5; // OUTPUT
		this->CLKOUT6 = CLKOUT6; // OUTPUT
		this->DO = DO; // OUTPUT
		this->DRDY = DRDY; // OUTPUT
		this->LOCKED = LOCKED; // OUTPUT
		this->PSDONE = PSDONE; // OUTPUT
		this->CLKFBIN = CLKFBIN; // INPUT
		this->CLKIN1 = CLKIN1; // INPUT
		this->CLKIN2 = CLKIN2; // INPUT
		this->CLKINSEL = CLKINSEL; // INPUT
		this->DADDR = DADDR; // INPUT
		this->DCLK = DCLK; // INPUT
		this->DEN = DEN; // INPUT
		this->DI = DI; // INPUT
		this->DWE = DWE; // INPUT
		this->PSCLK = PSCLK; // INPUT
		this->PSEN = PSEN; // INPUT
		this->PSINCDEC = PSINCDEC; // INPUT
		this->PWRDWN = PWRDWN; // INPUT
		this->RST = RST; // INPUT
	
		register_wait_on_event_nets();
	
	}
	
	void register_wait_on_event_nets(){
	// TODO
	}
	void calculate(int time){
	// TODO
	}
};


class prim_class_X_OBUFTDS_DCIEN{
	//Verilog Parameters:
	int IOSTANDARD;
	int LOC;
	//Verilog Ports in definition order:
	NetFlow* O; // OUTPUT
	NetFlow* OB; // OUTPUT
	NetFlow* DCITERMDISABLE; // INPUT
	NetFlow* I; // INPUT
	NetFlow* T; // INPUT
	
	prim_class_X_OBUFTDS_DCIEN(
		//Verilog Parameters:
		int IOSTANDARD, // Default: "DEFAULT"
		int LOC, // Default: "UNPLACED"
		//Verilog Ports in definition order:
		NetFlow* O, // OUTPUT
		NetFlow* OB, // OUTPUT
		NetFlow* DCITERMDISABLE, // INPUT
		NetFlow* I, // INPUT
		NetFlow* T // INPUT
		){
	
	// Assign parameters and ports: 
	//Verilog Parameters:
		this->IOSTANDARD = IOSTANDARD; // Default: "DEFAULT"
		this->LOC = LOC; // Default: "UNPLACED"
	//Verilog Ports in definition order:
		this->O = O; // OUTPUT
		this->OB = OB; // OUTPUT
		this->DCITERMDISABLE = DCITERMDISABLE; // INPUT
		this->I = I; // INPUT
		this->T = T; // INPUT
	
		register_wait_on_event_nets();
	
	}
	
	void register_wait_on_event_nets(){
	// TODO
	}
	void calculate(int time){
	// TODO
	}
};


class prim_class_X_OBUFT_DCIEN{
	//Verilog Parameters:
	int DRIVE;
	int IOSTANDARD;
	int SLEW;
	int LOC;
	//Verilog Ports in definition order:
	NetFlow* O; // OUTPUT
	NetFlow* DCITERMDISABLE; // INPUT
	NetFlow* I; // INPUT
	NetFlow* T; // INPUT
	
	prim_class_X_OBUFT_DCIEN(
		//Verilog Parameters:
		int DRIVE, // Default: 12
		int IOSTANDARD, // Default: "DEFAULT"
		int SLEW, // Default: "SLOW"
		int LOC, // Default: "UNPLACED"
		//Verilog Ports in definition order:
		NetFlow* O, // OUTPUT
		NetFlow* DCITERMDISABLE, // INPUT
		NetFlow* I, // INPUT
		NetFlow* T // INPUT
		){
	
	// Assign parameters and ports: 
	//Verilog Parameters:
		this->DRIVE = DRIVE; // Default: 12
		this->IOSTANDARD = IOSTANDARD; // Default: "DEFAULT"
		this->SLEW = SLEW; // Default: "SLOW"
		this->LOC = LOC; // Default: "UNPLACED"
	//Verilog Ports in definition order:
		this->O = O; // OUTPUT
		this->DCITERMDISABLE = DCITERMDISABLE; // INPUT
		this->I = I; // INPUT
		this->T = T; // INPUT
	
		register_wait_on_event_nets();
	
	}
	
	void register_wait_on_event_nets(){
	// TODO
	}
	void calculate(int time){
	// TODO
	}
};


class prim_class_X_ODDR2{
	//Verilog Parameters:
	int DDR_ALIGNMENT;
	int INIT;
	int LOC;
	int SRTYPE;
	//Verilog Ports in definition order:
	NetFlow* Q; // OUTPUT
	NetFlow* C0; // INPUT
	NetFlow* C1; // INPUT
	NetFlow* CE; // INPUT
	NetFlow* D0; // INPUT
	NetFlow* D1; // INPUT
	NetFlow* R; // INPUT
	NetFlow* S; // INPUT
	
	prim_class_X_ODDR2(
		//Verilog Parameters:
		int DDR_ALIGNMENT, // Default: "NONE"
		int INIT, // Default: 1'b0
		int LOC, // Default: "UNPLACED"
		int SRTYPE, // Default: "SYNC"
		//Verilog Ports in definition order:
		NetFlow* Q, // OUTPUT
		NetFlow* C0, // INPUT
		NetFlow* C1, // INPUT
		NetFlow* CE, // INPUT
		NetFlow* D0, // INPUT
		NetFlow* D1, // INPUT
		NetFlow* R, // INPUT
		NetFlow* S // INPUT
		){
	
	// Assign parameters and ports: 
	//Verilog Parameters:
		this->DDR_ALIGNMENT = DDR_ALIGNMENT; // Default: "NONE"
		this->INIT = INIT; // Default: 1'b0
		this->LOC = LOC; // Default: "UNPLACED"
		this->SRTYPE = SRTYPE; // Default: "SYNC"
	//Verilog Ports in definition order:
		this->Q = Q; // OUTPUT
		this->C0 = C0; // INPUT
		this->C1 = C1; // INPUT
		this->CE = CE; // INPUT
		this->D0 = D0; // INPUT
		this->D1 = D1; // INPUT
		this->R = R; // INPUT
		this->S = S; // INPUT
	
		register_wait_on_event_nets();
	
	}
	
	void register_wait_on_event_nets(){
	// TODO
	}
	void calculate(int time){
	// TODO
	}
};


class prim_class_X_ODDR{
	//Verilog Parameters:
	int DDR_CLK_EDGE;
	int INIT;
	int SRTYPE;
	int LOC;
	int MSGON;
	int XON;
	//Verilog Ports in definition order:
	NetFlow* Q; // OUTPUT
	NetFlow* C; // INPUT
	NetFlow* CE; // INPUT
	NetFlow* D1; // INPUT
	NetFlow* D2; // INPUT
	NetFlow* R; // INPUT
	NetFlow* S; // INPUT
	
	prim_class_X_ODDR(
		//Verilog Parameters:
		int DDR_CLK_EDGE, // Default: "OPPOSITE_EDGE"
		int INIT, // Default: 1'b0
		int SRTYPE, // Default: "SYNC"
		int LOC, // Default: "UNPLACED"
		int MSGON, // Default: "TRUE"
		int XON, // Default: "TRUE"
		//Verilog Ports in definition order:
		NetFlow* Q, // OUTPUT
		NetFlow* C, // INPUT
		NetFlow* CE, // INPUT
		NetFlow* D1, // INPUT
		NetFlow* D2, // INPUT
		NetFlow* R, // INPUT
		NetFlow* S // INPUT
		){
	
	// Assign parameters and ports: 
	//Verilog Parameters:
		this->DDR_CLK_EDGE = DDR_CLK_EDGE; // Default: "OPPOSITE_EDGE"
		this->INIT = INIT; // Default: 1'b0
		this->SRTYPE = SRTYPE; // Default: "SYNC"
		this->LOC = LOC; // Default: "UNPLACED"
		this->MSGON = MSGON; // Default: "TRUE"
		this->XON = XON; // Default: "TRUE"
	//Verilog Ports in definition order:
		this->Q = Q; // OUTPUT
		this->C = C; // INPUT
		this->CE = CE; // INPUT
		this->D1 = D1; // INPUT
		this->D2 = D2; // INPUT
		this->R = R; // INPUT
		this->S = S; // INPUT
	
		register_wait_on_event_nets();
	
	}
	
	void register_wait_on_event_nets(){
	// TODO
	}
	void calculate(int time){
	// TODO
	}
};


class prim_class_X_ODELAYE2{
	//Verilog Parameters:
	int CINVCTRL_SEL;
	int DELAY_SRC;
	int HIGH_PERFORMANCE_MODE;
	int ODELAY_TYPE;
	int ODELAY_VALUE;
	int PIPE_SEL;
	int REFCLK_FREQUENCY;
	int SIGNAL_PATTERN;
	int LOC;
	int SIM_DELAY_D;
	//Verilog Ports in definition order:
	NetFlow* CNTVALUEOUT; // OUTPUT
	NetFlow* DATAOUT; // OUTPUT
	NetFlow* C; // INPUT
	NetFlow* CE; // INPUT
	NetFlow* CINVCTRL; // INPUT
	NetFlow* CLKIN; // INPUT
	NetFlow* CNTVALUEIN; // INPUT
	NetFlow* INC; // INPUT
	NetFlow* LD; // INPUT
	NetFlow* LDPIPEEN; // INPUT
	NetFlow* ODATAIN; // INPUT
	NetFlow* REGRST; // INPUT
	
	prim_class_X_ODELAYE2(
		//Verilog Parameters:
		int CINVCTRL_SEL, // Default: "FALSE"
		int DELAY_SRC, // Default: "ODATAIN"
		int HIGH_PERFORMANCE_MODE, // Default: "FALSE"
		int ODELAY_TYPE, // Default: "FIXED"
		int ODELAY_VALUE, // Default: 0
		int PIPE_SEL, // Default: "FALSE"
		int REFCLK_FREQUENCY, // Default: 200.0
		int SIGNAL_PATTERN, // Default: "DATA"
		int LOC, // Default: "UNPLACED"
		int SIM_DELAY_D, // Default: 0
		//Verilog Ports in definition order:
		NetFlow* CNTVALUEOUT, // OUTPUT
		NetFlow* DATAOUT, // OUTPUT
		NetFlow* C, // INPUT
		NetFlow* CE, // INPUT
		NetFlow* CINVCTRL, // INPUT
		NetFlow* CLKIN, // INPUT
		NetFlow* CNTVALUEIN, // INPUT
		NetFlow* INC, // INPUT
		NetFlow* LD, // INPUT
		NetFlow* LDPIPEEN, // INPUT
		NetFlow* ODATAIN, // INPUT
		NetFlow* REGRST // INPUT
		){
	
	// Assign parameters and ports: 
	//Verilog Parameters:
		this->CINVCTRL_SEL = CINVCTRL_SEL; // Default: "FALSE"
		this->DELAY_SRC = DELAY_SRC; // Default: "ODATAIN"
		this->HIGH_PERFORMANCE_MODE = HIGH_PERFORMANCE_MODE; // Default: "FALSE"
		this->ODELAY_TYPE = ODELAY_TYPE; // Default: "FIXED"
		this->ODELAY_VALUE = ODELAY_VALUE; // Default: 0
		this->PIPE_SEL = PIPE_SEL; // Default: "FALSE"
		this->REFCLK_FREQUENCY = REFCLK_FREQUENCY; // Default: 200.0
		this->SIGNAL_PATTERN = SIGNAL_PATTERN; // Default: "DATA"
		this->LOC = LOC; // Default: "UNPLACED"
		this->SIM_DELAY_D = SIM_DELAY_D; // Default: 0
	//Verilog Ports in definition order:
		this->CNTVALUEOUT = CNTVALUEOUT; // OUTPUT
		this->DATAOUT = DATAOUT; // OUTPUT
		this->C = C; // INPUT
		this->CE = CE; // INPUT
		this->CINVCTRL = CINVCTRL; // INPUT
		this->CLKIN = CLKIN; // INPUT
		this->CNTVALUEIN = CNTVALUEIN; // INPUT
		this->INC = INC; // INPUT
		this->LD = LD; // INPUT
		this->LDPIPEEN = LDPIPEEN; // INPUT
		this->ODATAIN = ODATAIN; // INPUT
		this->REGRST = REGRST; // INPUT
	
		register_wait_on_event_nets();
	
	}
	
	void register_wait_on_event_nets(){
	// TODO
	}
	void calculate(int time){
	// TODO
	}
};


class prim_class_X_ONE{
	//Verilog Parameters:
	int LOC;
	//Verilog Ports in definition order:
	NetFlow* O; // OUTPUT
	
	prim_class_X_ONE(
		//Verilog Parameters:
		int LOC, // Default: "UNPLACED"
		//Verilog Ports in definition order:
		NetFlow* O // OUTPUT
		){
	
	// Assign parameters and ports: 
	//Verilog Parameters:
		this->LOC = LOC; // Default: "UNPLACED"
	//Verilog Ports in definition order:
		this->O = O; // OUTPUT
	
		register_wait_on_event_nets();
	
	}
	
	void register_wait_on_event_nets(){
	// TODO
	}
	void calculate(int time){
	// TODO
	}
};


class prim_class_X_OPAD{
	//Verilog Parameters:
	int LOC;
	//Verilog Ports in definition order:
	NetFlow* PAD; // OUTPUT
	
	prim_class_X_OPAD(
		//Verilog Parameters:
		int LOC, // Default: "UNPLACED"
		//Verilog Ports in definition order:
		NetFlow* PAD // OUTPUT
		){
	
	// Assign parameters and ports: 
	//Verilog Parameters:
		this->LOC = LOC; // Default: "UNPLACED"
	//Verilog Ports in definition order:
		this->PAD = PAD; // OUTPUT
	
		register_wait_on_event_nets();
	
	}
	
	void register_wait_on_event_nets(){
	// TODO
	}
	void calculate(int time){
	// TODO
	}
};


class prim_class_X_OR16{
	//Verilog Parameters:
	int LOC;
	//Verilog Ports in definition order:
	NetFlow* O; // OUTPUT
	NetFlow* I0; // INPUT
	NetFlow* I1; // INPUT
	NetFlow* I2; // INPUT
	NetFlow* I3; // INPUT
	NetFlow* I4; // INPUT
	NetFlow* I5; // INPUT
	NetFlow* I6; // INPUT
	NetFlow* I7; // INPUT
	NetFlow* I8; // INPUT
	NetFlow* I9; // INPUT
	NetFlow* I10; // INPUT
	NetFlow* I11; // INPUT
	NetFlow* I12; // INPUT
	NetFlow* I13; // INPUT
	NetFlow* I14; // INPUT
	NetFlow* I15; // INPUT
	
	prim_class_X_OR16(
		//Verilog Parameters:
		int LOC, // Default: "UNPLACED"
		//Verilog Ports in definition order:
		NetFlow* O, // OUTPUT
		NetFlow* I0, // INPUT
		NetFlow* I1, // INPUT
		NetFlow* I2, // INPUT
		NetFlow* I3, // INPUT
		NetFlow* I4, // INPUT
		NetFlow* I5, // INPUT
		NetFlow* I6, // INPUT
		NetFlow* I7, // INPUT
		NetFlow* I8, // INPUT
		NetFlow* I9, // INPUT
		NetFlow* I10, // INPUT
		NetFlow* I11, // INPUT
		NetFlow* I12, // INPUT
		NetFlow* I13, // INPUT
		NetFlow* I14, // INPUT
		NetFlow* I15 // INPUT
		){
	
	// Assign parameters and ports: 
	//Verilog Parameters:
		this->LOC = LOC; // Default: "UNPLACED"
	//Verilog Ports in definition order:
		this->O = O; // OUTPUT
		this->I0 = I0; // INPUT
		this->I1 = I1; // INPUT
		this->I2 = I2; // INPUT
		this->I3 = I3; // INPUT
		this->I4 = I4; // INPUT
		this->I5 = I5; // INPUT
		this->I6 = I6; // INPUT
		this->I7 = I7; // INPUT
		this->I8 = I8; // INPUT
		this->I9 = I9; // INPUT
		this->I10 = I10; // INPUT
		this->I11 = I11; // INPUT
		this->I12 = I12; // INPUT
		this->I13 = I13; // INPUT
		this->I14 = I14; // INPUT
		this->I15 = I15; // INPUT
	
		register_wait_on_event_nets();
	
	}
	
	void register_wait_on_event_nets(){
	// TODO
	}
	void calculate(int time){
	// TODO
	}
};


class prim_class_X_ODELAYE2_FINEDELAY{
	//Verilog Parameters:
	int CINVCTRL_SEL;
	int DELAY_SRC;
	int FINEDELAY;
	int HIGH_PERFORMANCE_MODE;
	int ODELAY_TYPE;
	int ODELAY_VALUE;
	int PIPE_SEL;
	int REFCLK_FREQUENCY;
	int SIGNAL_PATTERN;
	int LOC;
	int SIM_DELAY_D;
	//Verilog Ports in definition order:
	NetFlow* CNTVALUEOUT; // OUTPUT
	NetFlow* DATAOUT; // OUTPUT
	NetFlow* C; // INPUT
	NetFlow* CE; // INPUT
	NetFlow* CINVCTRL; // INPUT
	NetFlow* CLKIN; // INPUT
	NetFlow* CNTVALUEIN; // INPUT
	NetFlow* INC; // INPUT
	NetFlow* LD; // INPUT
	NetFlow* LDPIPEEN; // INPUT
	NetFlow* ODATAIN; // INPUT
	NetFlow* OFDLY; // INPUT
	NetFlow* REGRST; // INPUT
	
	prim_class_X_ODELAYE2_FINEDELAY(
		//Verilog Parameters:
		int CINVCTRL_SEL, // Default: "FALSE"
		int DELAY_SRC, // Default: "ODATAIN"
		int FINEDELAY, // Default: "BYPASS"
		int HIGH_PERFORMANCE_MODE, // Default: "FALSE"
		int ODELAY_TYPE, // Default: "FIXED"
		int ODELAY_VALUE, // Default: 0
		int PIPE_SEL, // Default: "FALSE"
		int REFCLK_FREQUENCY, // Default: 200.0
		int SIGNAL_PATTERN, // Default: "DATA"
		int LOC, // Default: "UNPLACED"
		int SIM_DELAY_D, // Default: 0
		//Verilog Ports in definition order:
		NetFlow* CNTVALUEOUT, // OUTPUT
		NetFlow* DATAOUT, // OUTPUT
		NetFlow* C, // INPUT
		NetFlow* CE, // INPUT
		NetFlow* CINVCTRL, // INPUT
		NetFlow* CLKIN, // INPUT
		NetFlow* CNTVALUEIN, // INPUT
		NetFlow* INC, // INPUT
		NetFlow* LD, // INPUT
		NetFlow* LDPIPEEN, // INPUT
		NetFlow* ODATAIN, // INPUT
		NetFlow* OFDLY, // INPUT
		NetFlow* REGRST // INPUT
		){
	
	// Assign parameters and ports: 
	//Verilog Parameters:
		this->CINVCTRL_SEL = CINVCTRL_SEL; // Default: "FALSE"
		this->DELAY_SRC = DELAY_SRC; // Default: "ODATAIN"
		this->FINEDELAY = FINEDELAY; // Default: "BYPASS"
		this->HIGH_PERFORMANCE_MODE = HIGH_PERFORMANCE_MODE; // Default: "FALSE"
		this->ODELAY_TYPE = ODELAY_TYPE; // Default: "FIXED"
		this->ODELAY_VALUE = ODELAY_VALUE; // Default: 0
		this->PIPE_SEL = PIPE_SEL; // Default: "FALSE"
		this->REFCLK_FREQUENCY = REFCLK_FREQUENCY; // Default: 200.0
		this->SIGNAL_PATTERN = SIGNAL_PATTERN; // Default: "DATA"
		this->LOC = LOC; // Default: "UNPLACED"
		this->SIM_DELAY_D = SIM_DELAY_D; // Default: 0
	//Verilog Ports in definition order:
		this->CNTVALUEOUT = CNTVALUEOUT; // OUTPUT
		this->DATAOUT = DATAOUT; // OUTPUT
		this->C = C; // INPUT
		this->CE = CE; // INPUT
		this->CINVCTRL = CINVCTRL; // INPUT
		this->CLKIN = CLKIN; // INPUT
		this->CNTVALUEIN = CNTVALUEIN; // INPUT
		this->INC = INC; // INPUT
		this->LD = LD; // INPUT
		this->LDPIPEEN = LDPIPEEN; // INPUT
		this->ODATAIN = ODATAIN; // INPUT
		this->OFDLY = OFDLY; // INPUT
		this->REGRST = REGRST; // INPUT
	
		register_wait_on_event_nets();
	
	}
	
	void register_wait_on_event_nets(){
	// TODO
	}
	void calculate(int time){
	// TODO
	}
};


class prim_class_X_OR2{
	//Verilog Parameters:
	int LOC;
	//Verilog Ports in definition order:
	NetFlow* O; // OUTPUT
	NetFlow* I0; // INPUT
	NetFlow* I1; // INPUT
	
	prim_class_X_OR2(
		//Verilog Parameters:
		int LOC, // Default: "UNPLACED"
		//Verilog Ports in definition order:
		NetFlow* O, // OUTPUT
		NetFlow* I0, // INPUT
		NetFlow* I1 // INPUT
		){
	
	// Assign parameters and ports: 
	//Verilog Parameters:
		this->LOC = LOC; // Default: "UNPLACED"
	//Verilog Ports in definition order:
		this->O = O; // OUTPUT
		this->I0 = I0; // INPUT
		this->I1 = I1; // INPUT
	
		register_wait_on_event_nets();
	
	}
	
	void register_wait_on_event_nets(){
	// TODO
	}
	void calculate(int time){
	// TODO
	}
};


class prim_class_X_OR2L{
	//Verilog Parameters:
	int LOC;
	//Verilog Ports in definition order:
	NetFlow* O; // OUTPUT
	NetFlow* DI; // INPUT
	NetFlow* SRI; // INPUT
	
	prim_class_X_OR2L(
		//Verilog Parameters:
		int LOC, // Default: "UNPLACED"
		//Verilog Ports in definition order:
		NetFlow* O, // OUTPUT
		NetFlow* DI, // INPUT
		NetFlow* SRI // INPUT
		){
	
	// Assign parameters and ports: 
	//Verilog Parameters:
		this->LOC = LOC; // Default: "UNPLACED"
	//Verilog Ports in definition order:
		this->O = O; // OUTPUT
		this->DI = DI; // INPUT
		this->SRI = SRI; // INPUT
	
		register_wait_on_event_nets();
	
	}
	
	void register_wait_on_event_nets(){
	// TODO
	}
	void calculate(int time){
	// TODO
	}
};


class prim_class_X_OR3{
	//Verilog Parameters:
	int LOC;
	//Verilog Ports in definition order:
	NetFlow* O; // OUTPUT
	NetFlow* I0; // INPUT
	NetFlow* I1; // INPUT
	NetFlow* I2; // INPUT
	
	prim_class_X_OR3(
		//Verilog Parameters:
		int LOC, // Default: "UNPLACED"
		//Verilog Ports in definition order:
		NetFlow* O, // OUTPUT
		NetFlow* I0, // INPUT
		NetFlow* I1, // INPUT
		NetFlow* I2 // INPUT
		){
	
	// Assign parameters and ports: 
	//Verilog Parameters:
		this->LOC = LOC; // Default: "UNPLACED"
	//Verilog Ports in definition order:
		this->O = O; // OUTPUT
		this->I0 = I0; // INPUT
		this->I1 = I1; // INPUT
		this->I2 = I2; // INPUT
	
		register_wait_on_event_nets();
	
	}
	
	void register_wait_on_event_nets(){
	// TODO
	}
	void calculate(int time){
	// TODO
	}
};


class prim_class_X_OR32{
	//Verilog Parameters:
	int LOC;
	//Verilog Ports in definition order:
	NetFlow* O; // OUTPUT
	NetFlow* I0; // INPUT
	NetFlow* I1; // INPUT
	NetFlow* I2; // INPUT
	NetFlow* I3; // INPUT
	NetFlow* I4; // INPUT
	NetFlow* I5; // INPUT
	NetFlow* I6; // INPUT
	NetFlow* I7; // INPUT
	NetFlow* I8; // INPUT
	NetFlow* I9; // INPUT
	NetFlow* I10; // INPUT
	NetFlow* I11; // INPUT
	NetFlow* I12; // INPUT
	NetFlow* I13; // INPUT
	NetFlow* I14; // INPUT
	NetFlow* I15; // INPUT
	NetFlow* I16; // INPUT
	NetFlow* I17; // INPUT
	NetFlow* I18; // INPUT
	NetFlow* I19; // INPUT
	NetFlow* I20; // INPUT
	NetFlow* I21; // INPUT
	NetFlow* I22; // INPUT
	NetFlow* I23; // INPUT
	NetFlow* I24; // INPUT
	NetFlow* I25; // INPUT
	NetFlow* I26; // INPUT
	NetFlow* I27; // INPUT
	NetFlow* I28; // INPUT
	NetFlow* I29; // INPUT
	NetFlow* I30; // INPUT
	NetFlow* I31; // INPUT
	
	prim_class_X_OR32(
		//Verilog Parameters:
		int LOC, // Default: "UNPLACED"
		//Verilog Ports in definition order:
		NetFlow* O, // OUTPUT
		NetFlow* I0, // INPUT
		NetFlow* I1, // INPUT
		NetFlow* I2, // INPUT
		NetFlow* I3, // INPUT
		NetFlow* I4, // INPUT
		NetFlow* I5, // INPUT
		NetFlow* I6, // INPUT
		NetFlow* I7, // INPUT
		NetFlow* I8, // INPUT
		NetFlow* I9, // INPUT
		NetFlow* I10, // INPUT
		NetFlow* I11, // INPUT
		NetFlow* I12, // INPUT
		NetFlow* I13, // INPUT
		NetFlow* I14, // INPUT
		NetFlow* I15, // INPUT
		NetFlow* I16, // INPUT
		NetFlow* I17, // INPUT
		NetFlow* I18, // INPUT
		NetFlow* I19, // INPUT
		NetFlow* I20, // INPUT
		NetFlow* I21, // INPUT
		NetFlow* I22, // INPUT
		NetFlow* I23, // INPUT
		NetFlow* I24, // INPUT
		NetFlow* I25, // INPUT
		NetFlow* I26, // INPUT
		NetFlow* I27, // INPUT
		NetFlow* I28, // INPUT
		NetFlow* I29, // INPUT
		NetFlow* I30, // INPUT
		NetFlow* I31 // INPUT
		){
	
	// Assign parameters and ports: 
	//Verilog Parameters:
		this->LOC = LOC; // Default: "UNPLACED"
	//Verilog Ports in definition order:
		this->O = O; // OUTPUT
		this->I0 = I0; // INPUT
		this->I1 = I1; // INPUT
		this->I2 = I2; // INPUT
		this->I3 = I3; // INPUT
		this->I4 = I4; // INPUT
		this->I5 = I5; // INPUT
		this->I6 = I6; // INPUT
		this->I7 = I7; // INPUT
		this->I8 = I8; // INPUT
		this->I9 = I9; // INPUT
		this->I10 = I10; // INPUT
		this->I11 = I11; // INPUT
		this->I12 = I12; // INPUT
		this->I13 = I13; // INPUT
		this->I14 = I14; // INPUT
		this->I15 = I15; // INPUT
		this->I16 = I16; // INPUT
		this->I17 = I17; // INPUT
		this->I18 = I18; // INPUT
		this->I19 = I19; // INPUT
		this->I20 = I20; // INPUT
		this->I21 = I21; // INPUT
		this->I22 = I22; // INPUT
		this->I23 = I23; // INPUT
		this->I24 = I24; // INPUT
		this->I25 = I25; // INPUT
		this->I26 = I26; // INPUT
		this->I27 = I27; // INPUT
		this->I28 = I28; // INPUT
		this->I29 = I29; // INPUT
		this->I30 = I30; // INPUT
		this->I31 = I31; // INPUT
	
		register_wait_on_event_nets();
	
	}
	
	void register_wait_on_event_nets(){
	// TODO
	}
	void calculate(int time){
	// TODO
	}
};


class prim_class_X_OR4{
	//Verilog Parameters:
	int LOC;
	//Verilog Ports in definition order:
	NetFlow* O; // OUTPUT
	NetFlow* I0; // INPUT
	NetFlow* I1; // INPUT
	NetFlow* I2; // INPUT
	NetFlow* I3; // INPUT
	
	prim_class_X_OR4(
		//Verilog Parameters:
		int LOC, // Default: "UNPLACED"
		//Verilog Ports in definition order:
		NetFlow* O, // OUTPUT
		NetFlow* I0, // INPUT
		NetFlow* I1, // INPUT
		NetFlow* I2, // INPUT
		NetFlow* I3 // INPUT
		){
	
	// Assign parameters and ports: 
	//Verilog Parameters:
		this->LOC = LOC; // Default: "UNPLACED"
	//Verilog Ports in definition order:
		this->O = O; // OUTPUT
		this->I0 = I0; // INPUT
		this->I1 = I1; // INPUT
		this->I2 = I2; // INPUT
		this->I3 = I3; // INPUT
	
		register_wait_on_event_nets();
	
	}
	
	void register_wait_on_event_nets(){
	// TODO
	}
	void calculate(int time){
	// TODO
	}
};


class prim_class_X_OR6{
	//Verilog Parameters:
	int LOC;
	//Verilog Ports in definition order:
	NetFlow* O; // OUTPUT
	NetFlow* I0; // INPUT
	NetFlow* I1; // INPUT
	NetFlow* I2; // INPUT
	NetFlow* I3; // INPUT
	NetFlow* I4; // INPUT
	NetFlow* I5; // INPUT
	
	prim_class_X_OR6(
		//Verilog Parameters:
		int LOC, // Default: "UNPLACED"
		//Verilog Ports in definition order:
		NetFlow* O, // OUTPUT
		NetFlow* I0, // INPUT
		NetFlow* I1, // INPUT
		NetFlow* I2, // INPUT
		NetFlow* I3, // INPUT
		NetFlow* I4, // INPUT
		NetFlow* I5 // INPUT
		){
	
	// Assign parameters and ports: 
	//Verilog Parameters:
		this->LOC = LOC; // Default: "UNPLACED"
	//Verilog Ports in definition order:
		this->O = O; // OUTPUT
		this->I0 = I0; // INPUT
		this->I1 = I1; // INPUT
		this->I2 = I2; // INPUT
		this->I3 = I3; // INPUT
		this->I4 = I4; // INPUT
		this->I5 = I5; // INPUT
	
		register_wait_on_event_nets();
	
	}
	
	void register_wait_on_event_nets(){
	// TODO
	}
	void calculate(int time){
	// TODO
	}
};


class prim_class_X_OR7{
	//Verilog Parameters:
	int LOC;
	//Verilog Ports in definition order:
	NetFlow* O; // OUTPUT
	NetFlow* I0; // INPUT
	NetFlow* I1; // INPUT
	NetFlow* I2; // INPUT
	NetFlow* I3; // INPUT
	NetFlow* I4; // INPUT
	NetFlow* I5; // INPUT
	NetFlow* I6; // INPUT
	
	prim_class_X_OR7(
		//Verilog Parameters:
		int LOC, // Default: "UNPLACED"
		//Verilog Ports in definition order:
		NetFlow* O, // OUTPUT
		NetFlow* I0, // INPUT
		NetFlow* I1, // INPUT
		NetFlow* I2, // INPUT
		NetFlow* I3, // INPUT
		NetFlow* I4, // INPUT
		NetFlow* I5, // INPUT
		NetFlow* I6 // INPUT
		){
	
	// Assign parameters and ports: 
	//Verilog Parameters:
		this->LOC = LOC; // Default: "UNPLACED"
	//Verilog Ports in definition order:
		this->O = O; // OUTPUT
		this->I0 = I0; // INPUT
		this->I1 = I1; // INPUT
		this->I2 = I2; // INPUT
		this->I3 = I3; // INPUT
		this->I4 = I4; // INPUT
		this->I5 = I5; // INPUT
		this->I6 = I6; // INPUT
	
		register_wait_on_event_nets();
	
	}
	
	void register_wait_on_event_nets(){
	// TODO
	}
	void calculate(int time){
	// TODO
	}
};


class prim_class_X_OR5{
	//Verilog Parameters:
	int LOC;
	//Verilog Ports in definition order:
	NetFlow* O; // OUTPUT
	NetFlow* I0; // INPUT
	NetFlow* I1; // INPUT
	NetFlow* I2; // INPUT
	NetFlow* I3; // INPUT
	NetFlow* I4; // INPUT
	
	prim_class_X_OR5(
		//Verilog Parameters:
		int LOC, // Default: "UNPLACED"
		//Verilog Ports in definition order:
		NetFlow* O, // OUTPUT
		NetFlow* I0, // INPUT
		NetFlow* I1, // INPUT
		NetFlow* I2, // INPUT
		NetFlow* I3, // INPUT
		NetFlow* I4 // INPUT
		){
	
	// Assign parameters and ports: 
	//Verilog Parameters:
		this->LOC = LOC; // Default: "UNPLACED"
	//Verilog Ports in definition order:
		this->O = O; // OUTPUT
		this->I0 = I0; // INPUT
		this->I1 = I1; // INPUT
		this->I2 = I2; // INPUT
		this->I3 = I3; // INPUT
		this->I4 = I4; // INPUT
	
		register_wait_on_event_nets();
	
	}
	
	void register_wait_on_event_nets(){
	// TODO
	}
	void calculate(int time){
	// TODO
	}
};


class prim_class_X_OR8{
	//Verilog Parameters:
	int LOC;
	//Verilog Ports in definition order:
	NetFlow* O; // OUTPUT
	NetFlow* I0; // INPUT
	NetFlow* I1; // INPUT
	NetFlow* I2; // INPUT
	NetFlow* I3; // INPUT
	NetFlow* I4; // INPUT
	NetFlow* I5; // INPUT
	NetFlow* I6; // INPUT
	NetFlow* I7; // INPUT
	
	prim_class_X_OR8(
		//Verilog Parameters:
		int LOC, // Default: "UNPLACED"
		//Verilog Ports in definition order:
		NetFlow* O, // OUTPUT
		NetFlow* I0, // INPUT
		NetFlow* I1, // INPUT
		NetFlow* I2, // INPUT
		NetFlow* I3, // INPUT
		NetFlow* I4, // INPUT
		NetFlow* I5, // INPUT
		NetFlow* I6, // INPUT
		NetFlow* I7 // INPUT
		){
	
	// Assign parameters and ports: 
	//Verilog Parameters:
		this->LOC = LOC; // Default: "UNPLACED"
	//Verilog Ports in definition order:
		this->O = O; // OUTPUT
		this->I0 = I0; // INPUT
		this->I1 = I1; // INPUT
		this->I2 = I2; // INPUT
		this->I3 = I3; // INPUT
		this->I4 = I4; // INPUT
		this->I5 = I5; // INPUT
		this->I6 = I6; // INPUT
		this->I7 = I7; // INPUT
	
		register_wait_on_event_nets();
	
	}
	
	void register_wait_on_event_nets(){
	// TODO
	}
	void calculate(int time){
	// TODO
	}
};


class prim_class_X_OR9{
	//Verilog Parameters:
	int LOC;
	//Verilog Ports in definition order:
	NetFlow* O; // OUTPUT
	NetFlow* I0; // INPUT
	NetFlow* I1; // INPUT
	NetFlow* I2; // INPUT
	NetFlow* I3; // INPUT
	NetFlow* I4; // INPUT
	NetFlow* I5; // INPUT
	NetFlow* I6; // INPUT
	NetFlow* I7; // INPUT
	NetFlow* I8; // INPUT
	
	prim_class_X_OR9(
		//Verilog Parameters:
		int LOC, // Default: "UNPLACED"
		//Verilog Ports in definition order:
		NetFlow* O, // OUTPUT
		NetFlow* I0, // INPUT
		NetFlow* I1, // INPUT
		NetFlow* I2, // INPUT
		NetFlow* I3, // INPUT
		NetFlow* I4, // INPUT
		NetFlow* I5, // INPUT
		NetFlow* I6, // INPUT
		NetFlow* I7, // INPUT
		NetFlow* I8 // INPUT
		){
	
	// Assign parameters and ports: 
	//Verilog Parameters:
		this->LOC = LOC; // Default: "UNPLACED"
	//Verilog Ports in definition order:
		this->O = O; // OUTPUT
		this->I0 = I0; // INPUT
		this->I1 = I1; // INPUT
		this->I2 = I2; // INPUT
		this->I3 = I3; // INPUT
		this->I4 = I4; // INPUT
		this->I5 = I5; // INPUT
		this->I6 = I6; // INPUT
		this->I7 = I7; // INPUT
		this->I8 = I8; // INPUT
	
		register_wait_on_event_nets();
	
	}
	
	void register_wait_on_event_nets(){
	// TODO
	}
	void calculate(int time){
	// TODO
	}
};


class prim_class_X_OSERDES2{
	//Verilog Parameters:
	int BYPASS_GCLK_FF;
	int DATA_RATE_OQ;
	int DATA_RATE_OT;
	int DATA_WIDTH;
	int OUTPUT_MODE;
	int SERDES_MODE;
	int TRAIN_PATTERN;
	int LOC;
	//Verilog Ports in definition order:
	NetFlow* OQ; // OUTPUT
	NetFlow* SHIFTOUT1; // OUTPUT
	NetFlow* SHIFTOUT2; // OUTPUT
	NetFlow* SHIFTOUT3; // OUTPUT
	NetFlow* SHIFTOUT4; // OUTPUT
	NetFlow* TQ; // OUTPUT
	NetFlow* CLK0; // INPUT
	NetFlow* CLK1; // INPUT
	NetFlow* CLKDIV; // INPUT
	NetFlow* D1; // INPUT
	NetFlow* D2; // INPUT
	NetFlow* D3; // INPUT
	NetFlow* D4; // INPUT
	NetFlow* IOCE; // INPUT
	NetFlow* OCE; // INPUT
	NetFlow* RST; // INPUT
	NetFlow* SHIFTIN1; // INPUT
	NetFlow* SHIFTIN2; // INPUT
	NetFlow* SHIFTIN3; // INPUT
	NetFlow* SHIFTIN4; // INPUT
	NetFlow* T1; // INPUT
	NetFlow* T2; // INPUT
	NetFlow* T3; // INPUT
	NetFlow* T4; // INPUT
	NetFlow* TCE; // INPUT
	NetFlow* TRAIN; // INPUT
	
	prim_class_X_OSERDES2(
		//Verilog Parameters:
		int BYPASS_GCLK_FF, // Default: "FALSE"
		int DATA_RATE_OQ, // Default: "DDR"
		int DATA_RATE_OT, // Default: "DDR"
		int DATA_WIDTH, // Default: 2
		int OUTPUT_MODE, // Default: "SINGLE_ENDED"
		int SERDES_MODE, // Default: "NONE"
		int TRAIN_PATTERN, // Default: 0
		int LOC, // Default: "UNPLACED"
		//Verilog Ports in definition order:
		NetFlow* OQ, // OUTPUT
		NetFlow* SHIFTOUT1, // OUTPUT
		NetFlow* SHIFTOUT2, // OUTPUT
		NetFlow* SHIFTOUT3, // OUTPUT
		NetFlow* SHIFTOUT4, // OUTPUT
		NetFlow* TQ, // OUTPUT
		NetFlow* CLK0, // INPUT
		NetFlow* CLK1, // INPUT
		NetFlow* CLKDIV, // INPUT
		NetFlow* D1, // INPUT
		NetFlow* D2, // INPUT
		NetFlow* D3, // INPUT
		NetFlow* D4, // INPUT
		NetFlow* IOCE, // INPUT
		NetFlow* OCE, // INPUT
		NetFlow* RST, // INPUT
		NetFlow* SHIFTIN1, // INPUT
		NetFlow* SHIFTIN2, // INPUT
		NetFlow* SHIFTIN3, // INPUT
		NetFlow* SHIFTIN4, // INPUT
		NetFlow* T1, // INPUT
		NetFlow* T2, // INPUT
		NetFlow* T3, // INPUT
		NetFlow* T4, // INPUT
		NetFlow* TCE, // INPUT
		NetFlow* TRAIN // INPUT
		){
	
	// Assign parameters and ports: 
	//Verilog Parameters:
		this->BYPASS_GCLK_FF = BYPASS_GCLK_FF; // Default: "FALSE"
		this->DATA_RATE_OQ = DATA_RATE_OQ; // Default: "DDR"
		this->DATA_RATE_OT = DATA_RATE_OT; // Default: "DDR"
		this->DATA_WIDTH = DATA_WIDTH; // Default: 2
		this->OUTPUT_MODE = OUTPUT_MODE; // Default: "SINGLE_ENDED"
		this->SERDES_MODE = SERDES_MODE; // Default: "NONE"
		this->TRAIN_PATTERN = TRAIN_PATTERN; // Default: 0
		this->LOC = LOC; // Default: "UNPLACED"
	//Verilog Ports in definition order:
		this->OQ = OQ; // OUTPUT
		this->SHIFTOUT1 = SHIFTOUT1; // OUTPUT
		this->SHIFTOUT2 = SHIFTOUT2; // OUTPUT
		this->SHIFTOUT3 = SHIFTOUT3; // OUTPUT
		this->SHIFTOUT4 = SHIFTOUT4; // OUTPUT
		this->TQ = TQ; // OUTPUT
		this->CLK0 = CLK0; // INPUT
		this->CLK1 = CLK1; // INPUT
		this->CLKDIV = CLKDIV; // INPUT
		this->D1 = D1; // INPUT
		this->D2 = D2; // INPUT
		this->D3 = D3; // INPUT
		this->D4 = D4; // INPUT
		this->IOCE = IOCE; // INPUT
		this->OCE = OCE; // INPUT
		this->RST = RST; // INPUT
		this->SHIFTIN1 = SHIFTIN1; // INPUT
		this->SHIFTIN2 = SHIFTIN2; // INPUT
		this->SHIFTIN3 = SHIFTIN3; // INPUT
		this->SHIFTIN4 = SHIFTIN4; // INPUT
		this->T1 = T1; // INPUT
		this->T2 = T2; // INPUT
		this->T3 = T3; // INPUT
		this->T4 = T4; // INPUT
		this->TCE = TCE; // INPUT
		this->TRAIN = TRAIN; // INPUT
	
		register_wait_on_event_nets();
	
	}
	
	void register_wait_on_event_nets(){
	// TODO
	}
	void calculate(int time){
	// TODO
	}
};


class prim_class_X_OSERDES{
	//Verilog Parameters:
	int DATA_RATE_OQ;
	int DATA_RATE_TQ;
	int DATA_WIDTH;
	int INIT_OQ;
	int INIT_TQ;
	int LOC;
	int SERDES_MODE;
	int SRVAL_OQ;
	int SRVAL_TQ;
	int TRISTATE_WIDTH;
	//Verilog Ports in definition order:
	NetFlow* OQ; // OUTPUT
	NetFlow* SHIFTOUT1; // OUTPUT
	NetFlow* SHIFTOUT2; // OUTPUT
	NetFlow* TQ; // OUTPUT
	NetFlow* CLK; // INPUT
	NetFlow* CLKDIV; // INPUT
	NetFlow* D1; // INPUT
	NetFlow* D2; // INPUT
	NetFlow* D3; // INPUT
	NetFlow* D4; // INPUT
	NetFlow* D5; // INPUT
	NetFlow* D6; // INPUT
	NetFlow* OCE; // INPUT
	NetFlow* REV; // INPUT
	NetFlow* SHIFTIN1; // INPUT
	NetFlow* SHIFTIN2; // INPUT
	NetFlow* SR; // INPUT
	NetFlow* T1; // INPUT
	NetFlow* T2; // INPUT
	NetFlow* T3; // INPUT
	NetFlow* T4; // INPUT
	NetFlow* TCE; // INPUT
	
	prim_class_X_OSERDES(
		//Verilog Parameters:
		int DATA_RATE_OQ, // Default: "DDR"
		int DATA_RATE_TQ, // Default: "DDR"
		int DATA_WIDTH, // Default: 4
		int INIT_OQ, // Default: 1'b0
		int INIT_TQ, // Default: 1'b0
		int LOC, // Default: "UNPLACED"
		int SERDES_MODE, // Default: "MASTER"
		int SRVAL_OQ, // Default: 1'b0
		int SRVAL_TQ, // Default: 1'b0
		int TRISTATE_WIDTH, // Default: 4
		//Verilog Ports in definition order:
		NetFlow* OQ, // OUTPUT
		NetFlow* SHIFTOUT1, // OUTPUT
		NetFlow* SHIFTOUT2, // OUTPUT
		NetFlow* TQ, // OUTPUT
		NetFlow* CLK, // INPUT
		NetFlow* CLKDIV, // INPUT
		NetFlow* D1, // INPUT
		NetFlow* D2, // INPUT
		NetFlow* D3, // INPUT
		NetFlow* D4, // INPUT
		NetFlow* D5, // INPUT
		NetFlow* D6, // INPUT
		NetFlow* OCE, // INPUT
		NetFlow* REV, // INPUT
		NetFlow* SHIFTIN1, // INPUT
		NetFlow* SHIFTIN2, // INPUT
		NetFlow* SR, // INPUT
		NetFlow* T1, // INPUT
		NetFlow* T2, // INPUT
		NetFlow* T3, // INPUT
		NetFlow* T4, // INPUT
		NetFlow* TCE // INPUT
		){
	
	// Assign parameters and ports: 
	//Verilog Parameters:
		this->DATA_RATE_OQ = DATA_RATE_OQ; // Default: "DDR"
		this->DATA_RATE_TQ = DATA_RATE_TQ; // Default: "DDR"
		this->DATA_WIDTH = DATA_WIDTH; // Default: 4
		this->INIT_OQ = INIT_OQ; // Default: 1'b0
		this->INIT_TQ = INIT_TQ; // Default: 1'b0
		this->LOC = LOC; // Default: "UNPLACED"
		this->SERDES_MODE = SERDES_MODE; // Default: "MASTER"
		this->SRVAL_OQ = SRVAL_OQ; // Default: 1'b0
		this->SRVAL_TQ = SRVAL_TQ; // Default: 1'b0
		this->TRISTATE_WIDTH = TRISTATE_WIDTH; // Default: 4
	//Verilog Ports in definition order:
		this->OQ = OQ; // OUTPUT
		this->SHIFTOUT1 = SHIFTOUT1; // OUTPUT
		this->SHIFTOUT2 = SHIFTOUT2; // OUTPUT
		this->TQ = TQ; // OUTPUT
		this->CLK = CLK; // INPUT
		this->CLKDIV = CLKDIV; // INPUT
		this->D1 = D1; // INPUT
		this->D2 = D2; // INPUT
		this->D3 = D3; // INPUT
		this->D4 = D4; // INPUT
		this->D5 = D5; // INPUT
		this->D6 = D6; // INPUT
		this->OCE = OCE; // INPUT
		this->REV = REV; // INPUT
		this->SHIFTIN1 = SHIFTIN1; // INPUT
		this->SHIFTIN2 = SHIFTIN2; // INPUT
		this->SR = SR; // INPUT
		this->T1 = T1; // INPUT
		this->T2 = T2; // INPUT
		this->T3 = T3; // INPUT
		this->T4 = T4; // INPUT
		this->TCE = TCE; // INPUT
	
		register_wait_on_event_nets();
	
	}
	
	void register_wait_on_event_nets(){
	// TODO
	}
	void calculate(int time){
	// TODO
	}
};


class prim_class_X_MULT18X18SIO{
	//Verilog Parameters:
	int AREG;
	int BREG;
	int B_INPUT;
	int LOC;
	int PREG;
	//Verilog Ports in definition order:
	NetFlow* BCOUT; // OUTPUT
	NetFlow* P; // OUTPUT
	NetFlow* A; // INPUT
	NetFlow* B; // INPUT
	NetFlow* BCIN; // INPUT
	NetFlow* CEA; // INPUT
	NetFlow* CEB; // INPUT
	NetFlow* CEP; // INPUT
	NetFlow* CLK; // INPUT
	NetFlow* RSTA; // INPUT
	NetFlow* RSTB; // INPUT
	NetFlow* RSTP; // INPUT
	
	prim_class_X_MULT18X18SIO(
		//Verilog Parameters:
		int AREG, // Default: 1
		int BREG, // Default: 1
		int B_INPUT, // Default: "DIRECT"
		int LOC, // Default: "UNPLACED"
		int PREG, // Default: 1
		//Verilog Ports in definition order:
		NetFlow* BCOUT, // OUTPUT
		NetFlow* P, // OUTPUT
		NetFlow* A, // INPUT
		NetFlow* B, // INPUT
		NetFlow* BCIN, // INPUT
		NetFlow* CEA, // INPUT
		NetFlow* CEB, // INPUT
		NetFlow* CEP, // INPUT
		NetFlow* CLK, // INPUT
		NetFlow* RSTA, // INPUT
		NetFlow* RSTB, // INPUT
		NetFlow* RSTP // INPUT
		){
	
	// Assign parameters and ports: 
	//Verilog Parameters:
		this->AREG = AREG; // Default: 1
		this->BREG = BREG; // Default: 1
		this->B_INPUT = B_INPUT; // Default: "DIRECT"
		this->LOC = LOC; // Default: "UNPLACED"
		this->PREG = PREG; // Default: 1
	//Verilog Ports in definition order:
		this->BCOUT = BCOUT; // OUTPUT
		this->P = P; // OUTPUT
		this->A = A; // INPUT
		this->B = B; // INPUT
		this->BCIN = BCIN; // INPUT
		this->CEA = CEA; // INPUT
		this->CEB = CEB; // INPUT
		this->CEP = CEP; // INPUT
		this->CLK = CLK; // INPUT
		this->RSTA = RSTA; // INPUT
		this->RSTB = RSTB; // INPUT
		this->RSTP = RSTP; // INPUT
	
		register_wait_on_event_nets();
	
	}
	
	void register_wait_on_event_nets(){
	// TODO
	}
	void calculate(int time){
	// TODO
	}
};


class prim_class_X_OSERDESE2{
	//Verilog Parameters:
	int DATA_RATE_OQ;
	int DATA_RATE_TQ;
	int DATA_WIDTH;
	int INIT_OQ;
	int INIT_TQ;
	int LOC;
	int SERDES_MODE;
	int SRVAL_OQ;
	int SRVAL_TQ;
	int TBYTE_CTL;
	int TBYTE_SRC;
	int TRISTATE_WIDTH;
	//Verilog Ports in definition order:
	NetFlow* OFB; // OUTPUT
	NetFlow* OQ; // OUTPUT
	NetFlow* SHIFTOUT1; // OUTPUT
	NetFlow* SHIFTOUT2; // OUTPUT
	NetFlow* TBYTEOUT; // OUTPUT
	NetFlow* TFB; // OUTPUT
	NetFlow* TQ; // OUTPUT
	NetFlow* CLK; // INPUT
	NetFlow* CLKDIV; // INPUT
	NetFlow* D1; // INPUT
	NetFlow* D2; // INPUT
	NetFlow* D3; // INPUT
	NetFlow* D4; // INPUT
	NetFlow* D5; // INPUT
	NetFlow* D6; // INPUT
	NetFlow* D7; // INPUT
	NetFlow* D8; // INPUT
	NetFlow* OCE; // INPUT
	NetFlow* RST; // INPUT
	NetFlow* SHIFTIN1; // INPUT
	NetFlow* SHIFTIN2; // INPUT
	NetFlow* T1; // INPUT
	NetFlow* T2; // INPUT
	NetFlow* T3; // INPUT
	NetFlow* T4; // INPUT
	NetFlow* TBYTEIN; // INPUT
	NetFlow* TCE; // INPUT
	
	prim_class_X_OSERDESE2(
		//Verilog Parameters:
		int DATA_RATE_OQ, // Default: "DDR"
		int DATA_RATE_TQ, // Default: "DDR"
		int DATA_WIDTH, // Default: 4
		int INIT_OQ, // Default: 1'b0
		int INIT_TQ, // Default: 1'b0
		int LOC, // Default: "UNPLACED"
		int SERDES_MODE, // Default: "MASTER"
		int SRVAL_OQ, // Default: 1'b0
		int SRVAL_TQ, // Default: 1'b0
		int TBYTE_CTL, // Default: "FALSE"
		int TBYTE_SRC, // Default: "FALSE"
		int TRISTATE_WIDTH, // Default: 4
		//Verilog Ports in definition order:
		NetFlow* OFB, // OUTPUT
		NetFlow* OQ, // OUTPUT
		NetFlow* SHIFTOUT1, // OUTPUT
		NetFlow* SHIFTOUT2, // OUTPUT
		NetFlow* TBYTEOUT, // OUTPUT
		NetFlow* TFB, // OUTPUT
		NetFlow* TQ, // OUTPUT
		NetFlow* CLK, // INPUT
		NetFlow* CLKDIV, // INPUT
		NetFlow* D1, // INPUT
		NetFlow* D2, // INPUT
		NetFlow* D3, // INPUT
		NetFlow* D4, // INPUT
		NetFlow* D5, // INPUT
		NetFlow* D6, // INPUT
		NetFlow* D7, // INPUT
		NetFlow* D8, // INPUT
		NetFlow* OCE, // INPUT
		NetFlow* RST, // INPUT
		NetFlow* SHIFTIN1, // INPUT
		NetFlow* SHIFTIN2, // INPUT
		NetFlow* T1, // INPUT
		NetFlow* T2, // INPUT
		NetFlow* T3, // INPUT
		NetFlow* T4, // INPUT
		NetFlow* TBYTEIN, // INPUT
		NetFlow* TCE // INPUT
		){
	
	// Assign parameters and ports: 
	//Verilog Parameters:
		this->DATA_RATE_OQ = DATA_RATE_OQ; // Default: "DDR"
		this->DATA_RATE_TQ = DATA_RATE_TQ; // Default: "DDR"
		this->DATA_WIDTH = DATA_WIDTH; // Default: 4
		this->INIT_OQ = INIT_OQ; // Default: 1'b0
		this->INIT_TQ = INIT_TQ; // Default: 1'b0
		this->LOC = LOC; // Default: "UNPLACED"
		this->SERDES_MODE = SERDES_MODE; // Default: "MASTER"
		this->SRVAL_OQ = SRVAL_OQ; // Default: 1'b0
		this->SRVAL_TQ = SRVAL_TQ; // Default: 1'b0
		this->TBYTE_CTL = TBYTE_CTL; // Default: "FALSE"
		this->TBYTE_SRC = TBYTE_SRC; // Default: "FALSE"
		this->TRISTATE_WIDTH = TRISTATE_WIDTH; // Default: 4
	//Verilog Ports in definition order:
		this->OFB = OFB; // OUTPUT
		this->OQ = OQ; // OUTPUT
		this->SHIFTOUT1 = SHIFTOUT1; // OUTPUT
		this->SHIFTOUT2 = SHIFTOUT2; // OUTPUT
		this->TBYTEOUT = TBYTEOUT; // OUTPUT
		this->TFB = TFB; // OUTPUT
		this->TQ = TQ; // OUTPUT
		this->CLK = CLK; // INPUT
		this->CLKDIV = CLKDIV; // INPUT
		this->D1 = D1; // INPUT
		this->D2 = D2; // INPUT
		this->D3 = D3; // INPUT
		this->D4 = D4; // INPUT
		this->D5 = D5; // INPUT
		this->D6 = D6; // INPUT
		this->D7 = D7; // INPUT
		this->D8 = D8; // INPUT
		this->OCE = OCE; // INPUT
		this->RST = RST; // INPUT
		this->SHIFTIN1 = SHIFTIN1; // INPUT
		this->SHIFTIN2 = SHIFTIN2; // INPUT
		this->T1 = T1; // INPUT
		this->T2 = T2; // INPUT
		this->T3 = T3; // INPUT
		this->T4 = T4; // INPUT
		this->TBYTEIN = TBYTEIN; // INPUT
		this->TCE = TCE; // INPUT
	
		register_wait_on_event_nets();
	
	}
	
	void register_wait_on_event_nets(){
	// TODO
	}
	void calculate(int time){
	// TODO
	}
};


class prim_class_X_OUT_FIFO{
	//Verilog Parameters:
	int LOC;
	int ALMOST_EMPTY_VALUE;
	int ALMOST_FULL_VALUE;
	int ARRAY_MODE;
	int OUTPUT_DISABLE;
	int SYNCHRONOUS_MODE;
	//Verilog Ports in definition order:
	NetFlow* ALMOSTEMPTY; // OUTPUT
	NetFlow* ALMOSTFULL; // OUTPUT
	NetFlow* EMPTY; // OUTPUT
	NetFlow* FULL; // OUTPUT
	NetFlow* Q0; // OUTPUT
	NetFlow* Q1; // OUTPUT
	NetFlow* Q2; // OUTPUT
	NetFlow* Q3; // OUTPUT
	NetFlow* Q4; // OUTPUT
	NetFlow* Q5; // OUTPUT
	NetFlow* Q6; // OUTPUT
	NetFlow* Q7; // OUTPUT
	NetFlow* Q8; // OUTPUT
	NetFlow* Q9; // OUTPUT
	NetFlow* D0; // INPUT
	NetFlow* D1; // INPUT
	NetFlow* D2; // INPUT
	NetFlow* D3; // INPUT
	NetFlow* D4; // INPUT
	NetFlow* D5; // INPUT
	NetFlow* D6; // INPUT
	NetFlow* D7; // INPUT
	NetFlow* D8; // INPUT
	NetFlow* D9; // INPUT
	NetFlow* RDCLK; // INPUT
	NetFlow* RDEN; // INPUT
	NetFlow* RESET; // INPUT
	NetFlow* WRCLK; // INPUT
	NetFlow* WREN; // INPUT
	
	prim_class_X_OUT_FIFO(
		//Verilog Parameters:
		int LOC, // Default: "UNPLACED"
		int ALMOST_EMPTY_VALUE, // Default: 1
		int ALMOST_FULL_VALUE, // Default: 1
		int ARRAY_MODE, // Default: "ARRAY_MODE_8_X_4"
		int OUTPUT_DISABLE, // Default: "FALSE"
		int SYNCHRONOUS_MODE, // Default: "FALSE"
		//Verilog Ports in definition order:
		NetFlow* ALMOSTEMPTY, // OUTPUT
		NetFlow* ALMOSTFULL, // OUTPUT
		NetFlow* EMPTY, // OUTPUT
		NetFlow* FULL, // OUTPUT
		NetFlow* Q0, // OUTPUT
		NetFlow* Q1, // OUTPUT
		NetFlow* Q2, // OUTPUT
		NetFlow* Q3, // OUTPUT
		NetFlow* Q4, // OUTPUT
		NetFlow* Q5, // OUTPUT
		NetFlow* Q6, // OUTPUT
		NetFlow* Q7, // OUTPUT
		NetFlow* Q8, // OUTPUT
		NetFlow* Q9, // OUTPUT
		NetFlow* D0, // INPUT
		NetFlow* D1, // INPUT
		NetFlow* D2, // INPUT
		NetFlow* D3, // INPUT
		NetFlow* D4, // INPUT
		NetFlow* D5, // INPUT
		NetFlow* D6, // INPUT
		NetFlow* D7, // INPUT
		NetFlow* D8, // INPUT
		NetFlow* D9, // INPUT
		NetFlow* RDCLK, // INPUT
		NetFlow* RDEN, // INPUT
		NetFlow* RESET, // INPUT
		NetFlow* WRCLK, // INPUT
		NetFlow* WREN // INPUT
		){
	
	// Assign parameters and ports: 
	//Verilog Parameters:
		this->LOC = LOC; // Default: "UNPLACED"
		this->ALMOST_EMPTY_VALUE = ALMOST_EMPTY_VALUE; // Default: 1
		this->ALMOST_FULL_VALUE = ALMOST_FULL_VALUE; // Default: 1
		this->ARRAY_MODE = ARRAY_MODE; // Default: "ARRAY_MODE_8_X_4"
		this->OUTPUT_DISABLE = OUTPUT_DISABLE; // Default: "FALSE"
		this->SYNCHRONOUS_MODE = SYNCHRONOUS_MODE; // Default: "FALSE"
	//Verilog Ports in definition order:
		this->ALMOSTEMPTY = ALMOSTEMPTY; // OUTPUT
		this->ALMOSTFULL = ALMOSTFULL; // OUTPUT
		this->EMPTY = EMPTY; // OUTPUT
		this->FULL = FULL; // OUTPUT
		this->Q0 = Q0; // OUTPUT
		this->Q1 = Q1; // OUTPUT
		this->Q2 = Q2; // OUTPUT
		this->Q3 = Q3; // OUTPUT
		this->Q4 = Q4; // OUTPUT
		this->Q5 = Q5; // OUTPUT
		this->Q6 = Q6; // OUTPUT
		this->Q7 = Q7; // OUTPUT
		this->Q8 = Q8; // OUTPUT
		this->Q9 = Q9; // OUTPUT
		this->D0 = D0; // INPUT
		this->D1 = D1; // INPUT
		this->D2 = D2; // INPUT
		this->D3 = D3; // INPUT
		this->D4 = D4; // INPUT
		this->D5 = D5; // INPUT
		this->D6 = D6; // INPUT
		this->D7 = D7; // INPUT
		this->D8 = D8; // INPUT
		this->D9 = D9; // INPUT
		this->RDCLK = RDCLK; // INPUT
		this->RDEN = RDEN; // INPUT
		this->RESET = RESET; // INPUT
		this->WRCLK = WRCLK; // INPUT
		this->WREN = WREN; // INPUT
	
		register_wait_on_event_nets();
	
	}
	
	void register_wait_on_event_nets(){
	// TODO
	}
	void calculate(int time){
	// TODO
	}
};


class prim_class_X_MCB{
	//Verilog Parameters:
	int LOC;
	int ARB_NUM_TIME_SLOTS;
	int ARB_TIME_SLOT_0;
	int ARB_TIME_SLOT_1;
	int ARB_TIME_SLOT_10;
	int ARB_TIME_SLOT_11;
	int ARB_TIME_SLOT_2;
	int ARB_TIME_SLOT_3;
	int ARB_TIME_SLOT_4;
	int ARB_TIME_SLOT_5;
	int ARB_TIME_SLOT_6;
	int ARB_TIME_SLOT_7;
	int ARB_TIME_SLOT_8;
	int ARB_TIME_SLOT_9;
	int CAL_BA;
	int CAL_BYPASS;
	int CAL_CA;
	int CAL_CALIBRATION_MODE;
	int CAL_CLK_DIV;
	int CAL_DELAY;
	int CAL_RA;
	int MEM_ADDR_ORDER;
	int MEM_BA_SIZE;
	int MEM_BURST_LEN;
	int MEM_CAS_LATENCY;
	int MEM_CA_SIZE;
	int MEM_DDR1_2_ODS;
	int MEM_DDR2_3_HIGH_TEMP_SR;
	int MEM_DDR2_3_PA_SR;
	int MEM_DDR2_ADD_LATENCY;
	int MEM_DDR2_DIFF_DQS_EN;
	int MEM_DDR2_RTT;
	int MEM_DDR2_WRT_RECOVERY;
	int MEM_DDR3_ADD_LATENCY;
	int MEM_DDR3_AUTO_SR;
	int MEM_DDR3_CAS_LATENCY;
	int MEM_DDR3_CAS_WR_LATENCY;
	int MEM_DDR3_DYN_WRT_ODT;
	int MEM_DDR3_ODS;
	int MEM_DDR3_RTT;
	int MEM_DDR3_WRT_RECOVERY;
	int MEM_MDDR_ODS;
	int MEM_MOBILE_PA_SR;
	int MEM_MOBILE_TC_SR;
	int MEM_RAS_VAL;
	int MEM_RA_SIZE;
	int MEM_RCD_VAL;
	int MEM_REFI_VAL;
	int MEM_RFC_VAL;
	int MEM_RP_VAL;
	int MEM_RTP_VAL;
	int MEM_TYPE;
	int MEM_WIDTH;
	int MEM_WR_VAL;
	int MEM_WTR_VAL;
	int PORT_CONFIG;
	//Verilog Ports in definition order:
	NetFlow* ADDR; // OUTPUT
	NetFlow* BA; // OUTPUT
	NetFlow* CAS; // OUTPUT
	NetFlow* CKE; // OUTPUT
	NetFlow* DQIOWEN0; // OUTPUT
	NetFlow* DQON; // OUTPUT
	NetFlow* DQOP; // OUTPUT
	NetFlow* DQSIOWEN90N; // OUTPUT
	NetFlow* DQSIOWEN90P; // OUTPUT
	NetFlow* IOIDRPADD; // OUTPUT
	NetFlow* IOIDRPADDR; // OUTPUT
	NetFlow* IOIDRPBROADCAST; // OUTPUT
	NetFlow* IOIDRPCLK; // OUTPUT
	NetFlow* IOIDRPCS; // OUTPUT
	NetFlow* IOIDRPSDO; // OUTPUT
	NetFlow* IOIDRPTRAIN; // OUTPUT
	NetFlow* IOIDRPUPDATE; // OUTPUT
	NetFlow* LDMN; // OUTPUT
	NetFlow* LDMP; // OUTPUT
	NetFlow* ODT; // OUTPUT
	NetFlow* P0CMDEMPTY; // OUTPUT
	NetFlow* P0CMDFULL; // OUTPUT
	NetFlow* P0RDCOUNT; // OUTPUT
	NetFlow* P0RDDATA; // OUTPUT
	NetFlow* P0RDEMPTY; // OUTPUT
	NetFlow* P0RDERROR; // OUTPUT
	NetFlow* P0RDFULL; // OUTPUT
	NetFlow* P0RDOVERFLOW; // OUTPUT
	NetFlow* P0WRCOUNT; // OUTPUT
	NetFlow* P0WREMPTY; // OUTPUT
	NetFlow* P0WRERROR; // OUTPUT
	NetFlow* P0WRFULL; // OUTPUT
	NetFlow* P0WRUNDERRUN; // OUTPUT
	NetFlow* P1CMDEMPTY; // OUTPUT
	NetFlow* P1CMDFULL; // OUTPUT
	NetFlow* P1RDCOUNT; // OUTPUT
	NetFlow* P1RDDATA; // OUTPUT
	NetFlow* P1RDEMPTY; // OUTPUT
	NetFlow* P1RDERROR; // OUTPUT
	NetFlow* P1RDFULL; // OUTPUT
	NetFlow* P1RDOVERFLOW; // OUTPUT
	NetFlow* P1WRCOUNT; // OUTPUT
	NetFlow* P1WREMPTY; // OUTPUT
	NetFlow* P1WRERROR; // OUTPUT
	NetFlow* P1WRFULL; // OUTPUT
	NetFlow* P1WRUNDERRUN; // OUTPUT
	NetFlow* P2CMDEMPTY; // OUTPUT
	NetFlow* P2CMDFULL; // OUTPUT
	NetFlow* P2COUNT; // OUTPUT
	NetFlow* P2EMPTY; // OUTPUT
	NetFlow* P2ERROR; // OUTPUT
	NetFlow* P2FULL; // OUTPUT
	NetFlow* P2RDDATA; // OUTPUT
	NetFlow* P2RDOVERFLOW; // OUTPUT
	NetFlow* P2WRUNDERRUN; // OUTPUT
	NetFlow* P3CMDEMPTY; // OUTPUT
	NetFlow* P3CMDFULL; // OUTPUT
	NetFlow* P3COUNT; // OUTPUT
	NetFlow* P3EMPTY; // OUTPUT
	NetFlow* P3ERROR; // OUTPUT
	NetFlow* P3FULL; // OUTPUT
	NetFlow* P3RDDATA; // OUTPUT
	NetFlow* P3RDOVERFLOW; // OUTPUT
	NetFlow* P3WRUNDERRUN; // OUTPUT
	NetFlow* P4CMDEMPTY; // OUTPUT
	NetFlow* P4CMDFULL; // OUTPUT
	NetFlow* P4COUNT; // OUTPUT
	NetFlow* P4EMPTY; // OUTPUT
	NetFlow* P4ERROR; // OUTPUT
	NetFlow* P4FULL; // OUTPUT
	NetFlow* P4RDDATA; // OUTPUT
	NetFlow* P4RDOVERFLOW; // OUTPUT
	NetFlow* P4WRUNDERRUN; // OUTPUT
	NetFlow* P5CMDEMPTY; // OUTPUT
	NetFlow* P5CMDFULL; // OUTPUT
	NetFlow* P5COUNT; // OUTPUT
	NetFlow* P5EMPTY; // OUTPUT
	NetFlow* P5ERROR; // OUTPUT
	NetFlow* P5FULL; // OUTPUT
	NetFlow* P5RDDATA; // OUTPUT
	NetFlow* P5RDOVERFLOW; // OUTPUT
	NetFlow* P5WRUNDERRUN; // OUTPUT
	NetFlow* RAS; // OUTPUT
	NetFlow* RST; // OUTPUT
	NetFlow* SELFREFRESHMODE; // OUTPUT
	NetFlow* STATUS; // OUTPUT
	NetFlow* UDMN; // OUTPUT
	NetFlow* UDMP; // OUTPUT
	NetFlow* UOCALSTART; // OUTPUT
	NetFlow* UOCMDREADYIN; // OUTPUT
	NetFlow* UODATA; // OUTPUT
	NetFlow* UODATAVALID; // OUTPUT
	NetFlow* UODONECAL; // OUTPUT
	NetFlow* UOREFRSHFLAG; // OUTPUT
	NetFlow* UOSDO; // OUTPUT
	NetFlow* WE; // OUTPUT
	NetFlow* DQI; // INPUT
	NetFlow* DQSIOIN; // INPUT
	NetFlow* DQSIOIP; // INPUT
	NetFlow* IOIDRPSDI; // INPUT
	NetFlow* P0ARBEN; // INPUT
	NetFlow* P0CMDBA; // INPUT
	NetFlow* P0CMDBL; // INPUT
	NetFlow* P0CMDCA; // INPUT
	NetFlow* P0CMDCLK; // INPUT
	NetFlow* P0CMDEN; // INPUT
	NetFlow* P0CMDINSTR; // INPUT
	NetFlow* P0CMDRA; // INPUT
	NetFlow* P0RDCLK; // INPUT
	NetFlow* P0RDEN; // INPUT
	NetFlow* P0RWRMASK; // INPUT
	NetFlow* P0WRCLK; // INPUT
	NetFlow* P0WRDATA; // INPUT
	NetFlow* P0WREN; // INPUT
	NetFlow* P1ARBEN; // INPUT
	NetFlow* P1CMDBA; // INPUT
	NetFlow* P1CMDBL; // INPUT
	NetFlow* P1CMDCA; // INPUT
	NetFlow* P1CMDCLK; // INPUT
	NetFlow* P1CMDEN; // INPUT
	NetFlow* P1CMDINSTR; // INPUT
	NetFlow* P1CMDRA; // INPUT
	NetFlow* P1RDCLK; // INPUT
	NetFlow* P1RDEN; // INPUT
	NetFlow* P1RWRMASK; // INPUT
	NetFlow* P1WRCLK; // INPUT
	NetFlow* P1WRDATA; // INPUT
	NetFlow* P1WREN; // INPUT
	NetFlow* P2ARBEN; // INPUT
	NetFlow* P2CLK; // INPUT
	NetFlow* P2CMDBA; // INPUT
	NetFlow* P2CMDBL; // INPUT
	NetFlow* P2CMDCA; // INPUT
	NetFlow* P2CMDCLK; // INPUT
	NetFlow* P2CMDEN; // INPUT
	NetFlow* P2CMDINSTR; // INPUT
	NetFlow* P2CMDRA; // INPUT
	NetFlow* P2EN; // INPUT
	NetFlow* P2WRDATA; // INPUT
	NetFlow* P2WRMASK; // INPUT
	NetFlow* P3ARBEN; // INPUT
	NetFlow* P3CLK; // INPUT
	NetFlow* P3CMDBA; // INPUT
	NetFlow* P3CMDBL; // INPUT
	NetFlow* P3CMDCA; // INPUT
	NetFlow* P3CMDCLK; // INPUT
	NetFlow* P3CMDEN; // INPUT
	NetFlow* P3CMDINSTR; // INPUT
	NetFlow* P3CMDRA; // INPUT
	NetFlow* P3EN; // INPUT
	NetFlow* P3WRDATA; // INPUT
	NetFlow* P3WRMASK; // INPUT
	NetFlow* P4ARBEN; // INPUT
	NetFlow* P4CLK; // INPUT
	NetFlow* P4CMDBA; // INPUT
	NetFlow* P4CMDBL; // INPUT
	NetFlow* P4CMDCA; // INPUT
	NetFlow* P4CMDCLK; // INPUT
	NetFlow* P4CMDEN; // INPUT
	NetFlow* P4CMDINSTR; // INPUT
	NetFlow* P4CMDRA; // INPUT
	NetFlow* P4EN; // INPUT
	NetFlow* P4WRDATA; // INPUT
	NetFlow* P4WRMASK; // INPUT
	NetFlow* P5ARBEN; // INPUT
	NetFlow* P5CLK; // INPUT
	NetFlow* P5CMDBA; // INPUT
	NetFlow* P5CMDBL; // INPUT
	NetFlow* P5CMDCA; // INPUT
	NetFlow* P5CMDCLK; // INPUT
	NetFlow* P5CMDEN; // INPUT
	NetFlow* P5CMDINSTR; // INPUT
	NetFlow* P5CMDRA; // INPUT
	NetFlow* P5EN; // INPUT
	NetFlow* P5WRDATA; // INPUT
	NetFlow* P5WRMASK; // INPUT
	NetFlow* PLLCE; // INPUT
	NetFlow* PLLCLK; // INPUT
	NetFlow* PLLLOCK; // INPUT
	NetFlow* RECAL; // INPUT
	NetFlow* SELFREFRESHENTER; // INPUT
	NetFlow* SYSRST; // INPUT
	NetFlow* UDQSIOIN; // INPUT
	NetFlow* UDQSIOIP; // INPUT
	NetFlow* UIADD; // INPUT
	NetFlow* UIADDR; // INPUT
	NetFlow* UIBROADCAST; // INPUT
	NetFlow* UICLK; // INPUT
	NetFlow* UICMD; // INPUT
	NetFlow* UICMDEN; // INPUT
	NetFlow* UICMDIN; // INPUT
	NetFlow* UICS; // INPUT
	NetFlow* UIDONECAL; // INPUT
	NetFlow* UIDQCOUNT; // INPUT
	NetFlow* UIDQLOWERDEC; // INPUT
	NetFlow* UIDQLOWERINC; // INPUT
	NetFlow* UIDQUPPERDEC; // INPUT
	NetFlow* UIDQUPPERINC; // INPUT
	NetFlow* UIDRPUPDATE; // INPUT
	NetFlow* UILDQSDEC; // INPUT
	NetFlow* UILDQSINC; // INPUT
	NetFlow* UIREAD; // INPUT
	NetFlow* UISDI; // INPUT
	NetFlow* UIUDQSDEC; // INPUT
	NetFlow* UIUDQSINC; // INPUT
	
	prim_class_X_MCB(
		//Verilog Parameters:
		int LOC, // Default: "UNPLACED"
		int ARB_NUM_TIME_SLOTS, // Default: 12
		int ARB_TIME_SLOT_0, // Default: 18'b111111111111111111
		int ARB_TIME_SLOT_1, // Default: 18'b111111111111111111
		int ARB_TIME_SLOT_10, // Default: 18'b111111111111111111
		int ARB_TIME_SLOT_11, // Default: 18'b111111111111111111
		int ARB_TIME_SLOT_2, // Default: 18'b111111111111111111
		int ARB_TIME_SLOT_3, // Default: 18'b111111111111111111
		int ARB_TIME_SLOT_4, // Default: 18'b111111111111111111
		int ARB_TIME_SLOT_5, // Default: 18'b111111111111111111
		int ARB_TIME_SLOT_6, // Default: 18'b111111111111111111
		int ARB_TIME_SLOT_7, // Default: 18'b111111111111111111
		int ARB_TIME_SLOT_8, // Default: 18'b111111111111111111
		int ARB_TIME_SLOT_9, // Default: 18'b111111111111111111
		int CAL_BA, // Default: 3'h0
		int CAL_BYPASS, // Default: "YES"
		int CAL_CA, // Default: 12'h000
		int CAL_CALIBRATION_MODE, // Default: "NOCALIBRATION"
		int CAL_CLK_DIV, // Default: 1
		int CAL_DELAY, // Default: "QUARTER"
		int CAL_RA, // Default: 15'h0000
		int MEM_ADDR_ORDER, // Default: "BANK_ROW_COLUMN"
		int MEM_BA_SIZE, // Default: 3
		int MEM_BURST_LEN, // Default: 8
		int MEM_CAS_LATENCY, // Default: 4
		int MEM_CA_SIZE, // Default: 11
		int MEM_DDR1_2_ODS, // Default: "FULL"
		int MEM_DDR2_3_HIGH_TEMP_SR, // Default: "NORMAL"
		int MEM_DDR2_3_PA_SR, // Default: "FULL"
		int MEM_DDR2_ADD_LATENCY, // Default: 0
		int MEM_DDR2_DIFF_DQS_EN, // Default: "YES"
		int MEM_DDR2_RTT, // Default: "50OHMS"
		int MEM_DDR2_WRT_RECOVERY, // Default: 4
		int MEM_DDR3_ADD_LATENCY, // Default: "OFF"
		int MEM_DDR3_AUTO_SR, // Default: "ENABLED"
		int MEM_DDR3_CAS_LATENCY, // Default: 7
		int MEM_DDR3_CAS_WR_LATENCY, // Default: 5
		int MEM_DDR3_DYN_WRT_ODT, // Default: "OFF"
		int MEM_DDR3_ODS, // Default: "DIV7"
		int MEM_DDR3_RTT, // Default: "DIV2"
		int MEM_DDR3_WRT_RECOVERY, // Default: 7
		int MEM_MDDR_ODS, // Default: "FULL"
		int MEM_MOBILE_PA_SR, // Default: "FULL"
		int MEM_MOBILE_TC_SR, // Default: 0
		int MEM_RAS_VAL, // Default: 0
		int MEM_RA_SIZE, // Default: 13
		int MEM_RCD_VAL, // Default: 1
		int MEM_REFI_VAL, // Default: 0
		int MEM_RFC_VAL, // Default: 0
		int MEM_RP_VAL, // Default: 0
		int MEM_RTP_VAL, // Default: 0
		int MEM_TYPE, // Default: "DDR3"
		int MEM_WIDTH, // Default: 4
		int MEM_WR_VAL, // Default: 0
		int MEM_WTR_VAL, // Default: 3
		int PORT_CONFIG, // Default: "B32_B32_B32_B32"
		//Verilog Ports in definition order:
		NetFlow* ADDR, // OUTPUT
		NetFlow* BA, // OUTPUT
		NetFlow* CAS, // OUTPUT
		NetFlow* CKE, // OUTPUT
		NetFlow* DQIOWEN0, // OUTPUT
		NetFlow* DQON, // OUTPUT
		NetFlow* DQOP, // OUTPUT
		NetFlow* DQSIOWEN90N, // OUTPUT
		NetFlow* DQSIOWEN90P, // OUTPUT
		NetFlow* IOIDRPADD, // OUTPUT
		NetFlow* IOIDRPADDR, // OUTPUT
		NetFlow* IOIDRPBROADCAST, // OUTPUT
		NetFlow* IOIDRPCLK, // OUTPUT
		NetFlow* IOIDRPCS, // OUTPUT
		NetFlow* IOIDRPSDO, // OUTPUT
		NetFlow* IOIDRPTRAIN, // OUTPUT
		NetFlow* IOIDRPUPDATE, // OUTPUT
		NetFlow* LDMN, // OUTPUT
		NetFlow* LDMP, // OUTPUT
		NetFlow* ODT, // OUTPUT
		NetFlow* P0CMDEMPTY, // OUTPUT
		NetFlow* P0CMDFULL, // OUTPUT
		NetFlow* P0RDCOUNT, // OUTPUT
		NetFlow* P0RDDATA, // OUTPUT
		NetFlow* P0RDEMPTY, // OUTPUT
		NetFlow* P0RDERROR, // OUTPUT
		NetFlow* P0RDFULL, // OUTPUT
		NetFlow* P0RDOVERFLOW, // OUTPUT
		NetFlow* P0WRCOUNT, // OUTPUT
		NetFlow* P0WREMPTY, // OUTPUT
		NetFlow* P0WRERROR, // OUTPUT
		NetFlow* P0WRFULL, // OUTPUT
		NetFlow* P0WRUNDERRUN, // OUTPUT
		NetFlow* P1CMDEMPTY, // OUTPUT
		NetFlow* P1CMDFULL, // OUTPUT
		NetFlow* P1RDCOUNT, // OUTPUT
		NetFlow* P1RDDATA, // OUTPUT
		NetFlow* P1RDEMPTY, // OUTPUT
		NetFlow* P1RDERROR, // OUTPUT
		NetFlow* P1RDFULL, // OUTPUT
		NetFlow* P1RDOVERFLOW, // OUTPUT
		NetFlow* P1WRCOUNT, // OUTPUT
		NetFlow* P1WREMPTY, // OUTPUT
		NetFlow* P1WRERROR, // OUTPUT
		NetFlow* P1WRFULL, // OUTPUT
		NetFlow* P1WRUNDERRUN, // OUTPUT
		NetFlow* P2CMDEMPTY, // OUTPUT
		NetFlow* P2CMDFULL, // OUTPUT
		NetFlow* P2COUNT, // OUTPUT
		NetFlow* P2EMPTY, // OUTPUT
		NetFlow* P2ERROR, // OUTPUT
		NetFlow* P2FULL, // OUTPUT
		NetFlow* P2RDDATA, // OUTPUT
		NetFlow* P2RDOVERFLOW, // OUTPUT
		NetFlow* P2WRUNDERRUN, // OUTPUT
		NetFlow* P3CMDEMPTY, // OUTPUT
		NetFlow* P3CMDFULL, // OUTPUT
		NetFlow* P3COUNT, // OUTPUT
		NetFlow* P3EMPTY, // OUTPUT
		NetFlow* P3ERROR, // OUTPUT
		NetFlow* P3FULL, // OUTPUT
		NetFlow* P3RDDATA, // OUTPUT
		NetFlow* P3RDOVERFLOW, // OUTPUT
		NetFlow* P3WRUNDERRUN, // OUTPUT
		NetFlow* P4CMDEMPTY, // OUTPUT
		NetFlow* P4CMDFULL, // OUTPUT
		NetFlow* P4COUNT, // OUTPUT
		NetFlow* P4EMPTY, // OUTPUT
		NetFlow* P4ERROR, // OUTPUT
		NetFlow* P4FULL, // OUTPUT
		NetFlow* P4RDDATA, // OUTPUT
		NetFlow* P4RDOVERFLOW, // OUTPUT
		NetFlow* P4WRUNDERRUN, // OUTPUT
		NetFlow* P5CMDEMPTY, // OUTPUT
		NetFlow* P5CMDFULL, // OUTPUT
		NetFlow* P5COUNT, // OUTPUT
		NetFlow* P5EMPTY, // OUTPUT
		NetFlow* P5ERROR, // OUTPUT
		NetFlow* P5FULL, // OUTPUT
		NetFlow* P5RDDATA, // OUTPUT
		NetFlow* P5RDOVERFLOW, // OUTPUT
		NetFlow* P5WRUNDERRUN, // OUTPUT
		NetFlow* RAS, // OUTPUT
		NetFlow* RST, // OUTPUT
		NetFlow* SELFREFRESHMODE, // OUTPUT
		NetFlow* STATUS, // OUTPUT
		NetFlow* UDMN, // OUTPUT
		NetFlow* UDMP, // OUTPUT
		NetFlow* UOCALSTART, // OUTPUT
		NetFlow* UOCMDREADYIN, // OUTPUT
		NetFlow* UODATA, // OUTPUT
		NetFlow* UODATAVALID, // OUTPUT
		NetFlow* UODONECAL, // OUTPUT
		NetFlow* UOREFRSHFLAG, // OUTPUT
		NetFlow* UOSDO, // OUTPUT
		NetFlow* WE, // OUTPUT
		NetFlow* DQI, // INPUT
		NetFlow* DQSIOIN, // INPUT
		NetFlow* DQSIOIP, // INPUT
		NetFlow* IOIDRPSDI, // INPUT
		NetFlow* P0ARBEN, // INPUT
		NetFlow* P0CMDBA, // INPUT
		NetFlow* P0CMDBL, // INPUT
		NetFlow* P0CMDCA, // INPUT
		NetFlow* P0CMDCLK, // INPUT
		NetFlow* P0CMDEN, // INPUT
		NetFlow* P0CMDINSTR, // INPUT
		NetFlow* P0CMDRA, // INPUT
		NetFlow* P0RDCLK, // INPUT
		NetFlow* P0RDEN, // INPUT
		NetFlow* P0RWRMASK, // INPUT
		NetFlow* P0WRCLK, // INPUT
		NetFlow* P0WRDATA, // INPUT
		NetFlow* P0WREN, // INPUT
		NetFlow* P1ARBEN, // INPUT
		NetFlow* P1CMDBA, // INPUT
		NetFlow* P1CMDBL, // INPUT
		NetFlow* P1CMDCA, // INPUT
		NetFlow* P1CMDCLK, // INPUT
		NetFlow* P1CMDEN, // INPUT
		NetFlow* P1CMDINSTR, // INPUT
		NetFlow* P1CMDRA, // INPUT
		NetFlow* P1RDCLK, // INPUT
		NetFlow* P1RDEN, // INPUT
		NetFlow* P1RWRMASK, // INPUT
		NetFlow* P1WRCLK, // INPUT
		NetFlow* P1WRDATA, // INPUT
		NetFlow* P1WREN, // INPUT
		NetFlow* P2ARBEN, // INPUT
		NetFlow* P2CLK, // INPUT
		NetFlow* P2CMDBA, // INPUT
		NetFlow* P2CMDBL, // INPUT
		NetFlow* P2CMDCA, // INPUT
		NetFlow* P2CMDCLK, // INPUT
		NetFlow* P2CMDEN, // INPUT
		NetFlow* P2CMDINSTR, // INPUT
		NetFlow* P2CMDRA, // INPUT
		NetFlow* P2EN, // INPUT
		NetFlow* P2WRDATA, // INPUT
		NetFlow* P2WRMASK, // INPUT
		NetFlow* P3ARBEN, // INPUT
		NetFlow* P3CLK, // INPUT
		NetFlow* P3CMDBA, // INPUT
		NetFlow* P3CMDBL, // INPUT
		NetFlow* P3CMDCA, // INPUT
		NetFlow* P3CMDCLK, // INPUT
		NetFlow* P3CMDEN, // INPUT
		NetFlow* P3CMDINSTR, // INPUT
		NetFlow* P3CMDRA, // INPUT
		NetFlow* P3EN, // INPUT
		NetFlow* P3WRDATA, // INPUT
		NetFlow* P3WRMASK, // INPUT
		NetFlow* P4ARBEN, // INPUT
		NetFlow* P4CLK, // INPUT
		NetFlow* P4CMDBA, // INPUT
		NetFlow* P4CMDBL, // INPUT
		NetFlow* P4CMDCA, // INPUT
		NetFlow* P4CMDCLK, // INPUT
		NetFlow* P4CMDEN, // INPUT
		NetFlow* P4CMDINSTR, // INPUT
		NetFlow* P4CMDRA, // INPUT
		NetFlow* P4EN, // INPUT
		NetFlow* P4WRDATA, // INPUT
		NetFlow* P4WRMASK, // INPUT
		NetFlow* P5ARBEN, // INPUT
		NetFlow* P5CLK, // INPUT
		NetFlow* P5CMDBA, // INPUT
		NetFlow* P5CMDBL, // INPUT
		NetFlow* P5CMDCA, // INPUT
		NetFlow* P5CMDCLK, // INPUT
		NetFlow* P5CMDEN, // INPUT
		NetFlow* P5CMDINSTR, // INPUT
		NetFlow* P5CMDRA, // INPUT
		NetFlow* P5EN, // INPUT
		NetFlow* P5WRDATA, // INPUT
		NetFlow* P5WRMASK, // INPUT
		NetFlow* PLLCE, // INPUT
		NetFlow* PLLCLK, // INPUT
		NetFlow* PLLLOCK, // INPUT
		NetFlow* RECAL, // INPUT
		NetFlow* SELFREFRESHENTER, // INPUT
		NetFlow* SYSRST, // INPUT
		NetFlow* UDQSIOIN, // INPUT
		NetFlow* UDQSIOIP, // INPUT
		NetFlow* UIADD, // INPUT
		NetFlow* UIADDR, // INPUT
		NetFlow* UIBROADCAST, // INPUT
		NetFlow* UICLK, // INPUT
		NetFlow* UICMD, // INPUT
		NetFlow* UICMDEN, // INPUT
		NetFlow* UICMDIN, // INPUT
		NetFlow* UICS, // INPUT
		NetFlow* UIDONECAL, // INPUT
		NetFlow* UIDQCOUNT, // INPUT
		NetFlow* UIDQLOWERDEC, // INPUT
		NetFlow* UIDQLOWERINC, // INPUT
		NetFlow* UIDQUPPERDEC, // INPUT
		NetFlow* UIDQUPPERINC, // INPUT
		NetFlow* UIDRPUPDATE, // INPUT
		NetFlow* UILDQSDEC, // INPUT
		NetFlow* UILDQSINC, // INPUT
		NetFlow* UIREAD, // INPUT
		NetFlow* UISDI, // INPUT
		NetFlow* UIUDQSDEC, // INPUT
		NetFlow* UIUDQSINC // INPUT
		){
	
	// Assign parameters and ports: 
	//Verilog Parameters:
		this->LOC = LOC; // Default: "UNPLACED"
		this->ARB_NUM_TIME_SLOTS = ARB_NUM_TIME_SLOTS; // Default: 12
		this->ARB_TIME_SLOT_0 = ARB_TIME_SLOT_0; // Default: 18'b111111111111111111
		this->ARB_TIME_SLOT_1 = ARB_TIME_SLOT_1; // Default: 18'b111111111111111111
		this->ARB_TIME_SLOT_10 = ARB_TIME_SLOT_10; // Default: 18'b111111111111111111
		this->ARB_TIME_SLOT_11 = ARB_TIME_SLOT_11; // Default: 18'b111111111111111111
		this->ARB_TIME_SLOT_2 = ARB_TIME_SLOT_2; // Default: 18'b111111111111111111
		this->ARB_TIME_SLOT_3 = ARB_TIME_SLOT_3; // Default: 18'b111111111111111111
		this->ARB_TIME_SLOT_4 = ARB_TIME_SLOT_4; // Default: 18'b111111111111111111
		this->ARB_TIME_SLOT_5 = ARB_TIME_SLOT_5; // Default: 18'b111111111111111111
		this->ARB_TIME_SLOT_6 = ARB_TIME_SLOT_6; // Default: 18'b111111111111111111
		this->ARB_TIME_SLOT_7 = ARB_TIME_SLOT_7; // Default: 18'b111111111111111111
		this->ARB_TIME_SLOT_8 = ARB_TIME_SLOT_8; // Default: 18'b111111111111111111
		this->ARB_TIME_SLOT_9 = ARB_TIME_SLOT_9; // Default: 18'b111111111111111111
		this->CAL_BA = CAL_BA; // Default: 3'h0
		this->CAL_BYPASS = CAL_BYPASS; // Default: "YES"
		this->CAL_CA = CAL_CA; // Default: 12'h000
		this->CAL_CALIBRATION_MODE = CAL_CALIBRATION_MODE; // Default: "NOCALIBRATION"
		this->CAL_CLK_DIV = CAL_CLK_DIV; // Default: 1
		this->CAL_DELAY = CAL_DELAY; // Default: "QUARTER"
		this->CAL_RA = CAL_RA; // Default: 15'h0000
		this->MEM_ADDR_ORDER = MEM_ADDR_ORDER; // Default: "BANK_ROW_COLUMN"
		this->MEM_BA_SIZE = MEM_BA_SIZE; // Default: 3
		this->MEM_BURST_LEN = MEM_BURST_LEN; // Default: 8
		this->MEM_CAS_LATENCY = MEM_CAS_LATENCY; // Default: 4
		this->MEM_CA_SIZE = MEM_CA_SIZE; // Default: 11
		this->MEM_DDR1_2_ODS = MEM_DDR1_2_ODS; // Default: "FULL"
		this->MEM_DDR2_3_HIGH_TEMP_SR = MEM_DDR2_3_HIGH_TEMP_SR; // Default: "NORMAL"
		this->MEM_DDR2_3_PA_SR = MEM_DDR2_3_PA_SR; // Default: "FULL"
		this->MEM_DDR2_ADD_LATENCY = MEM_DDR2_ADD_LATENCY; // Default: 0
		this->MEM_DDR2_DIFF_DQS_EN = MEM_DDR2_DIFF_DQS_EN; // Default: "YES"
		this->MEM_DDR2_RTT = MEM_DDR2_RTT; // Default: "50OHMS"
		this->MEM_DDR2_WRT_RECOVERY = MEM_DDR2_WRT_RECOVERY; // Default: 4
		this->MEM_DDR3_ADD_LATENCY = MEM_DDR3_ADD_LATENCY; // Default: "OFF"
		this->MEM_DDR3_AUTO_SR = MEM_DDR3_AUTO_SR; // Default: "ENABLED"
		this->MEM_DDR3_CAS_LATENCY = MEM_DDR3_CAS_LATENCY; // Default: 7
		this->MEM_DDR3_CAS_WR_LATENCY = MEM_DDR3_CAS_WR_LATENCY; // Default: 5
		this->MEM_DDR3_DYN_WRT_ODT = MEM_DDR3_DYN_WRT_ODT; // Default: "OFF"
		this->MEM_DDR3_ODS = MEM_DDR3_ODS; // Default: "DIV7"
		this->MEM_DDR3_RTT = MEM_DDR3_RTT; // Default: "DIV2"
		this->MEM_DDR3_WRT_RECOVERY = MEM_DDR3_WRT_RECOVERY; // Default: 7
		this->MEM_MDDR_ODS = MEM_MDDR_ODS; // Default: "FULL"
		this->MEM_MOBILE_PA_SR = MEM_MOBILE_PA_SR; // Default: "FULL"
		this->MEM_MOBILE_TC_SR = MEM_MOBILE_TC_SR; // Default: 0
		this->MEM_RAS_VAL = MEM_RAS_VAL; // Default: 0
		this->MEM_RA_SIZE = MEM_RA_SIZE; // Default: 13
		this->MEM_RCD_VAL = MEM_RCD_VAL; // Default: 1
		this->MEM_REFI_VAL = MEM_REFI_VAL; // Default: 0
		this->MEM_RFC_VAL = MEM_RFC_VAL; // Default: 0
		this->MEM_RP_VAL = MEM_RP_VAL; // Default: 0
		this->MEM_RTP_VAL = MEM_RTP_VAL; // Default: 0
		this->MEM_TYPE = MEM_TYPE; // Default: "DDR3"
		this->MEM_WIDTH = MEM_WIDTH; // Default: 4
		this->MEM_WR_VAL = MEM_WR_VAL; // Default: 0
		this->MEM_WTR_VAL = MEM_WTR_VAL; // Default: 3
		this->PORT_CONFIG = PORT_CONFIG; // Default: "B32_B32_B32_B32"
	//Verilog Ports in definition order:
		this->ADDR = ADDR; // OUTPUT
		this->BA = BA; // OUTPUT
		this->CAS = CAS; // OUTPUT
		this->CKE = CKE; // OUTPUT
		this->DQIOWEN0 = DQIOWEN0; // OUTPUT
		this->DQON = DQON; // OUTPUT
		this->DQOP = DQOP; // OUTPUT
		this->DQSIOWEN90N = DQSIOWEN90N; // OUTPUT
		this->DQSIOWEN90P = DQSIOWEN90P; // OUTPUT
		this->IOIDRPADD = IOIDRPADD; // OUTPUT
		this->IOIDRPADDR = IOIDRPADDR; // OUTPUT
		this->IOIDRPBROADCAST = IOIDRPBROADCAST; // OUTPUT
		this->IOIDRPCLK = IOIDRPCLK; // OUTPUT
		this->IOIDRPCS = IOIDRPCS; // OUTPUT
		this->IOIDRPSDO = IOIDRPSDO; // OUTPUT
		this->IOIDRPTRAIN = IOIDRPTRAIN; // OUTPUT
		this->IOIDRPUPDATE = IOIDRPUPDATE; // OUTPUT
		this->LDMN = LDMN; // OUTPUT
		this->LDMP = LDMP; // OUTPUT
		this->ODT = ODT; // OUTPUT
		this->P0CMDEMPTY = P0CMDEMPTY; // OUTPUT
		this->P0CMDFULL = P0CMDFULL; // OUTPUT
		this->P0RDCOUNT = P0RDCOUNT; // OUTPUT
		this->P0RDDATA = P0RDDATA; // OUTPUT
		this->P0RDEMPTY = P0RDEMPTY; // OUTPUT
		this->P0RDERROR = P0RDERROR; // OUTPUT
		this->P0RDFULL = P0RDFULL; // OUTPUT
		this->P0RDOVERFLOW = P0RDOVERFLOW; // OUTPUT
		this->P0WRCOUNT = P0WRCOUNT; // OUTPUT
		this->P0WREMPTY = P0WREMPTY; // OUTPUT
		this->P0WRERROR = P0WRERROR; // OUTPUT
		this->P0WRFULL = P0WRFULL; // OUTPUT
		this->P0WRUNDERRUN = P0WRUNDERRUN; // OUTPUT
		this->P1CMDEMPTY = P1CMDEMPTY; // OUTPUT
		this->P1CMDFULL = P1CMDFULL; // OUTPUT
		this->P1RDCOUNT = P1RDCOUNT; // OUTPUT
		this->P1RDDATA = P1RDDATA; // OUTPUT
		this->P1RDEMPTY = P1RDEMPTY; // OUTPUT
		this->P1RDERROR = P1RDERROR; // OUTPUT
		this->P1RDFULL = P1RDFULL; // OUTPUT
		this->P1RDOVERFLOW = P1RDOVERFLOW; // OUTPUT
		this->P1WRCOUNT = P1WRCOUNT; // OUTPUT
		this->P1WREMPTY = P1WREMPTY; // OUTPUT
		this->P1WRERROR = P1WRERROR; // OUTPUT
		this->P1WRFULL = P1WRFULL; // OUTPUT
		this->P1WRUNDERRUN = P1WRUNDERRUN; // OUTPUT
		this->P2CMDEMPTY = P2CMDEMPTY; // OUTPUT
		this->P2CMDFULL = P2CMDFULL; // OUTPUT
		this->P2COUNT = P2COUNT; // OUTPUT
		this->P2EMPTY = P2EMPTY; // OUTPUT
		this->P2ERROR = P2ERROR; // OUTPUT
		this->P2FULL = P2FULL; // OUTPUT
		this->P2RDDATA = P2RDDATA; // OUTPUT
		this->P2RDOVERFLOW = P2RDOVERFLOW; // OUTPUT
		this->P2WRUNDERRUN = P2WRUNDERRUN; // OUTPUT
		this->P3CMDEMPTY = P3CMDEMPTY; // OUTPUT
		this->P3CMDFULL = P3CMDFULL; // OUTPUT
		this->P3COUNT = P3COUNT; // OUTPUT
		this->P3EMPTY = P3EMPTY; // OUTPUT
		this->P3ERROR = P3ERROR; // OUTPUT
		this->P3FULL = P3FULL; // OUTPUT
		this->P3RDDATA = P3RDDATA; // OUTPUT
		this->P3RDOVERFLOW = P3RDOVERFLOW; // OUTPUT
		this->P3WRUNDERRUN = P3WRUNDERRUN; // OUTPUT
		this->P4CMDEMPTY = P4CMDEMPTY; // OUTPUT
		this->P4CMDFULL = P4CMDFULL; // OUTPUT
		this->P4COUNT = P4COUNT; // OUTPUT
		this->P4EMPTY = P4EMPTY; // OUTPUT
		this->P4ERROR = P4ERROR; // OUTPUT
		this->P4FULL = P4FULL; // OUTPUT
		this->P4RDDATA = P4RDDATA; // OUTPUT
		this->P4RDOVERFLOW = P4RDOVERFLOW; // OUTPUT
		this->P4WRUNDERRUN = P4WRUNDERRUN; // OUTPUT
		this->P5CMDEMPTY = P5CMDEMPTY; // OUTPUT
		this->P5CMDFULL = P5CMDFULL; // OUTPUT
		this->P5COUNT = P5COUNT; // OUTPUT
		this->P5EMPTY = P5EMPTY; // OUTPUT
		this->P5ERROR = P5ERROR; // OUTPUT
		this->P5FULL = P5FULL; // OUTPUT
		this->P5RDDATA = P5RDDATA; // OUTPUT
		this->P5RDOVERFLOW = P5RDOVERFLOW; // OUTPUT
		this->P5WRUNDERRUN = P5WRUNDERRUN; // OUTPUT
		this->RAS = RAS; // OUTPUT
		this->RST = RST; // OUTPUT
		this->SELFREFRESHMODE = SELFREFRESHMODE; // OUTPUT
		this->STATUS = STATUS; // OUTPUT
		this->UDMN = UDMN; // OUTPUT
		this->UDMP = UDMP; // OUTPUT
		this->UOCALSTART = UOCALSTART; // OUTPUT
		this->UOCMDREADYIN = UOCMDREADYIN; // OUTPUT
		this->UODATA = UODATA; // OUTPUT
		this->UODATAVALID = UODATAVALID; // OUTPUT
		this->UODONECAL = UODONECAL; // OUTPUT
		this->UOREFRSHFLAG = UOREFRSHFLAG; // OUTPUT
		this->UOSDO = UOSDO; // OUTPUT
		this->WE = WE; // OUTPUT
		this->DQI = DQI; // INPUT
		this->DQSIOIN = DQSIOIN; // INPUT
		this->DQSIOIP = DQSIOIP; // INPUT
		this->IOIDRPSDI = IOIDRPSDI; // INPUT
		this->P0ARBEN = P0ARBEN; // INPUT
		this->P0CMDBA = P0CMDBA; // INPUT
		this->P0CMDBL = P0CMDBL; // INPUT
		this->P0CMDCA = P0CMDCA; // INPUT
		this->P0CMDCLK = P0CMDCLK; // INPUT
		this->P0CMDEN = P0CMDEN; // INPUT
		this->P0CMDINSTR = P0CMDINSTR; // INPUT
		this->P0CMDRA = P0CMDRA; // INPUT
		this->P0RDCLK = P0RDCLK; // INPUT
		this->P0RDEN = P0RDEN; // INPUT
		this->P0RWRMASK = P0RWRMASK; // INPUT
		this->P0WRCLK = P0WRCLK; // INPUT
		this->P0WRDATA = P0WRDATA; // INPUT
		this->P0WREN = P0WREN; // INPUT
		this->P1ARBEN = P1ARBEN; // INPUT
		this->P1CMDBA = P1CMDBA; // INPUT
		this->P1CMDBL = P1CMDBL; // INPUT
		this->P1CMDCA = P1CMDCA; // INPUT
		this->P1CMDCLK = P1CMDCLK; // INPUT
		this->P1CMDEN = P1CMDEN; // INPUT
		this->P1CMDINSTR = P1CMDINSTR; // INPUT
		this->P1CMDRA = P1CMDRA; // INPUT
		this->P1RDCLK = P1RDCLK; // INPUT
		this->P1RDEN = P1RDEN; // INPUT
		this->P1RWRMASK = P1RWRMASK; // INPUT
		this->P1WRCLK = P1WRCLK; // INPUT
		this->P1WRDATA = P1WRDATA; // INPUT
		this->P1WREN = P1WREN; // INPUT
		this->P2ARBEN = P2ARBEN; // INPUT
		this->P2CLK = P2CLK; // INPUT
		this->P2CMDBA = P2CMDBA; // INPUT
		this->P2CMDBL = P2CMDBL; // INPUT
		this->P2CMDCA = P2CMDCA; // INPUT
		this->P2CMDCLK = P2CMDCLK; // INPUT
		this->P2CMDEN = P2CMDEN; // INPUT
		this->P2CMDINSTR = P2CMDINSTR; // INPUT
		this->P2CMDRA = P2CMDRA; // INPUT
		this->P2EN = P2EN; // INPUT
		this->P2WRDATA = P2WRDATA; // INPUT
		this->P2WRMASK = P2WRMASK; // INPUT
		this->P3ARBEN = P3ARBEN; // INPUT
		this->P3CLK = P3CLK; // INPUT
		this->P3CMDBA = P3CMDBA; // INPUT
		this->P3CMDBL = P3CMDBL; // INPUT
		this->P3CMDCA = P3CMDCA; // INPUT
		this->P3CMDCLK = P3CMDCLK; // INPUT
		this->P3CMDEN = P3CMDEN; // INPUT
		this->P3CMDINSTR = P3CMDINSTR; // INPUT
		this->P3CMDRA = P3CMDRA; // INPUT
		this->P3EN = P3EN; // INPUT
		this->P3WRDATA = P3WRDATA; // INPUT
		this->P3WRMASK = P3WRMASK; // INPUT
		this->P4ARBEN = P4ARBEN; // INPUT
		this->P4CLK = P4CLK; // INPUT
		this->P4CMDBA = P4CMDBA; // INPUT
		this->P4CMDBL = P4CMDBL; // INPUT
		this->P4CMDCA = P4CMDCA; // INPUT
		this->P4CMDCLK = P4CMDCLK; // INPUT
		this->P4CMDEN = P4CMDEN; // INPUT
		this->P4CMDINSTR = P4CMDINSTR; // INPUT
		this->P4CMDRA = P4CMDRA; // INPUT
		this->P4EN = P4EN; // INPUT
		this->P4WRDATA = P4WRDATA; // INPUT
		this->P4WRMASK = P4WRMASK; // INPUT
		this->P5ARBEN = P5ARBEN; // INPUT
		this->P5CLK = P5CLK; // INPUT
		this->P5CMDBA = P5CMDBA; // INPUT
		this->P5CMDBL = P5CMDBL; // INPUT
		this->P5CMDCA = P5CMDCA; // INPUT
		this->P5CMDCLK = P5CMDCLK; // INPUT
		this->P5CMDEN = P5CMDEN; // INPUT
		this->P5CMDINSTR = P5CMDINSTR; // INPUT
		this->P5CMDRA = P5CMDRA; // INPUT
		this->P5EN = P5EN; // INPUT
		this->P5WRDATA = P5WRDATA; // INPUT
		this->P5WRMASK = P5WRMASK; // INPUT
		this->PLLCE = PLLCE; // INPUT
		this->PLLCLK = PLLCLK; // INPUT
		this->PLLLOCK = PLLLOCK; // INPUT
		this->RECAL = RECAL; // INPUT
		this->SELFREFRESHENTER = SELFREFRESHENTER; // INPUT
		this->SYSRST = SYSRST; // INPUT
		this->UDQSIOIN = UDQSIOIN; // INPUT
		this->UDQSIOIP = UDQSIOIP; // INPUT
		this->UIADD = UIADD; // INPUT
		this->UIADDR = UIADDR; // INPUT
		this->UIBROADCAST = UIBROADCAST; // INPUT
		this->UICLK = UICLK; // INPUT
		this->UICMD = UICMD; // INPUT
		this->UICMDEN = UICMDEN; // INPUT
		this->UICMDIN = UICMDIN; // INPUT
		this->UICS = UICS; // INPUT
		this->UIDONECAL = UIDONECAL; // INPUT
		this->UIDQCOUNT = UIDQCOUNT; // INPUT
		this->UIDQLOWERDEC = UIDQLOWERDEC; // INPUT
		this->UIDQLOWERINC = UIDQLOWERINC; // INPUT
		this->UIDQUPPERDEC = UIDQUPPERDEC; // INPUT
		this->UIDQUPPERINC = UIDQUPPERINC; // INPUT
		this->UIDRPUPDATE = UIDRPUPDATE; // INPUT
		this->UILDQSDEC = UILDQSDEC; // INPUT
		this->UILDQSINC = UILDQSINC; // INPUT
		this->UIREAD = UIREAD; // INPUT
		this->UISDI = UISDI; // INPUT
		this->UIUDQSDEC = UIUDQSDEC; // INPUT
		this->UIUDQSINC = UIUDQSINC; // INPUT
	
		register_wait_on_event_nets();
	
	}
	
	void register_wait_on_event_nets(){
	// TODO
	}
	void calculate(int time){
	// TODO
	}
};


class prim_class_X_OSERDESE1{
	//Verilog Parameters:
	int DATA_RATE_OQ;
	int DATA_RATE_TQ;
	int DATA_WIDTH;
	int DDR3_DATA;
	int INIT_OQ;
	int INIT_TQ;
	int INTERFACE_TYPE;
	int ODELAY_USED;
	int SERDES_MODE;
	int SRVAL_OQ;
	int SRVAL_TQ;
	int TRISTATE_WIDTH;
	int LOC;
	//Verilog Ports in definition order:
	NetFlow* OCBEXTEND; // OUTPUT
	NetFlow* OFB; // OUTPUT
	NetFlow* OQ; // OUTPUT
	NetFlow* SHIFTOUT1; // OUTPUT
	NetFlow* SHIFTOUT2; // OUTPUT
	NetFlow* TFB; // OUTPUT
	NetFlow* TQ; // OUTPUT
	NetFlow* CLK; // INPUT
	NetFlow* CLKDIV; // INPUT
	NetFlow* CLKPERF; // INPUT
	NetFlow* CLKPERFDELAY; // INPUT
	NetFlow* D1; // INPUT
	NetFlow* D2; // INPUT
	NetFlow* D3; // INPUT
	NetFlow* D4; // INPUT
	NetFlow* D5; // INPUT
	NetFlow* D6; // INPUT
	NetFlow* OCE; // INPUT
	NetFlow* ODV; // INPUT
	NetFlow* RST; // INPUT
	NetFlow* SHIFTIN1; // INPUT
	NetFlow* SHIFTIN2; // INPUT
	NetFlow* T1; // INPUT
	NetFlow* T2; // INPUT
	NetFlow* T3; // INPUT
	NetFlow* T4; // INPUT
	NetFlow* TCE; // INPUT
	NetFlow* WC; // INPUT
	
	prim_class_X_OSERDESE1(
		//Verilog Parameters:
		int DATA_RATE_OQ, // Default: "DDR"
		int DATA_RATE_TQ, // Default: "DDR"
		int DATA_WIDTH, // Default: 4
		int DDR3_DATA, // Default: 1
		int INIT_OQ, // Default: 1'b0
		int INIT_TQ, // Default: 1'b0
		int INTERFACE_TYPE, // Default: "DEFAULT"
		int ODELAY_USED, // Default: 0
		int SERDES_MODE, // Default: "MASTER"
		int SRVAL_OQ, // Default: 1'b0
		int SRVAL_TQ, // Default: 1'b0
		int TRISTATE_WIDTH, // Default: 4
		int LOC, // Default: "UNPLACED"
		//Verilog Ports in definition order:
		NetFlow* OCBEXTEND, // OUTPUT
		NetFlow* OFB, // OUTPUT
		NetFlow* OQ, // OUTPUT
		NetFlow* SHIFTOUT1, // OUTPUT
		NetFlow* SHIFTOUT2, // OUTPUT
		NetFlow* TFB, // OUTPUT
		NetFlow* TQ, // OUTPUT
		NetFlow* CLK, // INPUT
		NetFlow* CLKDIV, // INPUT
		NetFlow* CLKPERF, // INPUT
		NetFlow* CLKPERFDELAY, // INPUT
		NetFlow* D1, // INPUT
		NetFlow* D2, // INPUT
		NetFlow* D3, // INPUT
		NetFlow* D4, // INPUT
		NetFlow* D5, // INPUT
		NetFlow* D6, // INPUT
		NetFlow* OCE, // INPUT
		NetFlow* ODV, // INPUT
		NetFlow* RST, // INPUT
		NetFlow* SHIFTIN1, // INPUT
		NetFlow* SHIFTIN2, // INPUT
		NetFlow* T1, // INPUT
		NetFlow* T2, // INPUT
		NetFlow* T3, // INPUT
		NetFlow* T4, // INPUT
		NetFlow* TCE, // INPUT
		NetFlow* WC // INPUT
		){
	
	// Assign parameters and ports: 
	//Verilog Parameters:
		this->DATA_RATE_OQ = DATA_RATE_OQ; // Default: "DDR"
		this->DATA_RATE_TQ = DATA_RATE_TQ; // Default: "DDR"
		this->DATA_WIDTH = DATA_WIDTH; // Default: 4
		this->DDR3_DATA = DDR3_DATA; // Default: 1
		this->INIT_OQ = INIT_OQ; // Default: 1'b0
		this->INIT_TQ = INIT_TQ; // Default: 1'b0
		this->INTERFACE_TYPE = INTERFACE_TYPE; // Default: "DEFAULT"
		this->ODELAY_USED = ODELAY_USED; // Default: 0
		this->SERDES_MODE = SERDES_MODE; // Default: "MASTER"
		this->SRVAL_OQ = SRVAL_OQ; // Default: 1'b0
		this->SRVAL_TQ = SRVAL_TQ; // Default: 1'b0
		this->TRISTATE_WIDTH = TRISTATE_WIDTH; // Default: 4
		this->LOC = LOC; // Default: "UNPLACED"
	//Verilog Ports in definition order:
		this->OCBEXTEND = OCBEXTEND; // OUTPUT
		this->OFB = OFB; // OUTPUT
		this->OQ = OQ; // OUTPUT
		this->SHIFTOUT1 = SHIFTOUT1; // OUTPUT
		this->SHIFTOUT2 = SHIFTOUT2; // OUTPUT
		this->TFB = TFB; // OUTPUT
		this->TQ = TQ; // OUTPUT
		this->CLK = CLK; // INPUT
		this->CLKDIV = CLKDIV; // INPUT
		this->CLKPERF = CLKPERF; // INPUT
		this->CLKPERFDELAY = CLKPERFDELAY; // INPUT
		this->D1 = D1; // INPUT
		this->D2 = D2; // INPUT
		this->D3 = D3; // INPUT
		this->D4 = D4; // INPUT
		this->D5 = D5; // INPUT
		this->D6 = D6; // INPUT
		this->OCE = OCE; // INPUT
		this->ODV = ODV; // INPUT
		this->RST = RST; // INPUT
		this->SHIFTIN1 = SHIFTIN1; // INPUT
		this->SHIFTIN2 = SHIFTIN2; // INPUT
		this->T1 = T1; // INPUT
		this->T2 = T2; // INPUT
		this->T3 = T3; // INPUT
		this->T4 = T4; // INPUT
		this->TCE = TCE; // INPUT
		this->WC = WC; // INPUT
	
		register_wait_on_event_nets();
	
	}
	
	void register_wait_on_event_nets(){
	// TODO
	}
	void calculate(int time){
	// TODO
	}
};


class prim_class_selfheal_oserdese1_vlog{
	//Verilog Parameters:
	int FFD;
	int FFCD;
	int MXD;
	int MXR1;
	//Verilog Ports in definition order:
	NetFlow* dq3; // INPUT
	NetFlow* dq2; // INPUT
	NetFlow* dq1; // INPUT
	NetFlow* dq0; // INPUT
	NetFlow* CLKDIV; // INPUT
	NetFlow* srint; // INPUT
	NetFlow* rst; // INPUT
	NetFlow* SHO; // OUTPUT
	
	prim_class_selfheal_oserdese1_vlog(
		//Verilog Parameters:
		int FFD, // Default: 10
		int FFCD, // Default: 10
		int MXD, // Default: 10
		int MXR1, // Default: 10
		//Verilog Ports in definition order:
		NetFlow* dq3, // INPUT
		NetFlow* dq2, // INPUT
		NetFlow* dq1, // INPUT
		NetFlow* dq0, // INPUT
		NetFlow* CLKDIV, // INPUT
		NetFlow* srint, // INPUT
		NetFlow* rst, // INPUT
		NetFlow* SHO // OUTPUT
		){
	
	// Assign parameters and ports: 
	//Verilog Parameters:
		this->FFD = FFD; // Default: 10
		this->FFCD = FFCD; // Default: 10
		this->MXD = MXD; // Default: 10
		this->MXR1 = MXR1; // Default: 10
	//Verilog Ports in definition order:
		this->dq3 = dq3; // INPUT
		this->dq2 = dq2; // INPUT
		this->dq1 = dq1; // INPUT
		this->dq0 = dq0; // INPUT
		this->CLKDIV = CLKDIV; // INPUT
		this->srint = srint; // INPUT
		this->rst = rst; // INPUT
		this->SHO = SHO; // OUTPUT
	
		register_wait_on_event_nets();
	
	}
	
	void register_wait_on_event_nets(){
	// TODO
	}
	void calculate(int time){
	// TODO
	}
};


class prim_class_plg_oserdese1_vlog{
	//Verilog Parameters:
	int ffdcnt;
	int mxdcnt;
	int FFRST;
	//Verilog Ports in definition order:
	NetFlow* c23; // INPUT
	NetFlow* c45; // INPUT
	NetFlow* c67; // INPUT
	NetFlow* sel; // INPUT
	NetFlow* clk; // INPUT
	NetFlow* clkdiv; // INPUT
	NetFlow* rst; // INPUT
	NetFlow* load; // OUTPUT
	NetFlow* IOCLK_GLITCH; // OUTPUT
	
	prim_class_plg_oserdese1_vlog(
		//Verilog Parameters:
		int ffdcnt, // Default: 1
		int mxdcnt, // Default: 1
		int FFRST, // Default: 145
		//Verilog Ports in definition order:
		NetFlow* c23, // INPUT
		NetFlow* c45, // INPUT
		NetFlow* c67, // INPUT
		NetFlow* sel, // INPUT
		NetFlow* clk, // INPUT
		NetFlow* clkdiv, // INPUT
		NetFlow* rst, // INPUT
		NetFlow* load, // OUTPUT
		NetFlow* IOCLK_GLITCH // OUTPUT
		){
	
	// Assign parameters and ports: 
	//Verilog Parameters:
		this->ffdcnt = ffdcnt; // Default: 1
		this->mxdcnt = mxdcnt; // Default: 1
		this->FFRST = FFRST; // Default: 145
	//Verilog Ports in definition order:
		this->c23 = c23; // INPUT
		this->c45 = c45; // INPUT
		this->c67 = c67; // INPUT
		this->sel = sel; // INPUT
		this->clk = clk; // INPUT
		this->clkdiv = clkdiv; // INPUT
		this->rst = rst; // INPUT
		this->load = load; // OUTPUT
		this->IOCLK_GLITCH = IOCLK_GLITCH; // OUTPUT
	
		register_wait_on_event_nets();
	
	}
	
	void register_wait_on_event_nets(){
	// TODO
	}
	void calculate(int time){
	// TODO
	}
};


class prim_class_rank12d_oserdese1_vlog{
	//Verilog Parameters:
	int FFD;
	int FFCD;
	int MXD;
	int MXR1;
	//Verilog Ports in definition order:
	NetFlow* D1; // INPUT
	NetFlow* D2; // INPUT
	NetFlow* D3; // INPUT
	NetFlow* D4; // INPUT
	NetFlow* D5; // INPUT
	NetFlow* D6; // INPUT
	NetFlow* d2rnk2; // INPUT
	NetFlow* SHIFTIN1; // INPUT
	NetFlow* SHIFTIN2; // INPUT
	NetFlow* C; // INPUT
	NetFlow* CLKDIV; // INPUT
	NetFlow* SR; // INPUT
	NetFlow* OCE; // INPUT
	NetFlow* data1; // OUTPUT
	NetFlow* data2; // OUTPUT
	NetFlow* SHIFTOUT1; // OUTPUT
	NetFlow* SHIFTOUT2; // OUTPUT
	NetFlow* DATA_RATE_OQ; // INPUT
	NetFlow* DATA_WIDTH; // INPUT
	NetFlow* SERDES_MODE; // INPUT
	NetFlow* load; // OUTPUT
	NetFlow* IOCLK_GLITCH; // OUTPUT
	NetFlow* INIT_OQ; // INPUT
	NetFlow* SRVAL_OQ; // INPUT
	
	prim_class_rank12d_oserdese1_vlog(
		//Verilog Parameters:
		int FFD, // Default: 1
		int FFCD, // Default: 1
		int MXD, // Default: 1
		int MXR1, // Default: 1
		//Verilog Ports in definition order:
		NetFlow* D1, // INPUT
		NetFlow* D2, // INPUT
		NetFlow* D3, // INPUT
		NetFlow* D4, // INPUT
		NetFlow* D5, // INPUT
		NetFlow* D6, // INPUT
		NetFlow* d2rnk2, // INPUT
		NetFlow* SHIFTIN1, // INPUT
		NetFlow* SHIFTIN2, // INPUT
		NetFlow* C, // INPUT
		NetFlow* CLKDIV, // INPUT
		NetFlow* SR, // INPUT
		NetFlow* OCE, // INPUT
		NetFlow* data1, // OUTPUT
		NetFlow* data2, // OUTPUT
		NetFlow* SHIFTOUT1, // OUTPUT
		NetFlow* SHIFTOUT2, // OUTPUT
		NetFlow* DATA_RATE_OQ, // INPUT
		NetFlow* DATA_WIDTH, // INPUT
		NetFlow* SERDES_MODE, // INPUT
		NetFlow* load, // OUTPUT
		NetFlow* IOCLK_GLITCH, // OUTPUT
		NetFlow* INIT_OQ, // INPUT
		NetFlow* SRVAL_OQ // INPUT
		){
	
	// Assign parameters and ports: 
	//Verilog Parameters:
		this->FFD = FFD; // Default: 1
		this->FFCD = FFCD; // Default: 1
		this->MXD = MXD; // Default: 1
		this->MXR1 = MXR1; // Default: 1
	//Verilog Ports in definition order:
		this->D1 = D1; // INPUT
		this->D2 = D2; // INPUT
		this->D3 = D3; // INPUT
		this->D4 = D4; // INPUT
		this->D5 = D5; // INPUT
		this->D6 = D6; // INPUT
		this->d2rnk2 = d2rnk2; // INPUT
		this->SHIFTIN1 = SHIFTIN1; // INPUT
		this->SHIFTIN2 = SHIFTIN2; // INPUT
		this->C = C; // INPUT
		this->CLKDIV = CLKDIV; // INPUT
		this->SR = SR; // INPUT
		this->OCE = OCE; // INPUT
		this->data1 = data1; // OUTPUT
		this->data2 = data2; // OUTPUT
		this->SHIFTOUT1 = SHIFTOUT1; // OUTPUT
		this->SHIFTOUT2 = SHIFTOUT2; // OUTPUT
		this->DATA_RATE_OQ = DATA_RATE_OQ; // INPUT
		this->DATA_WIDTH = DATA_WIDTH; // INPUT
		this->SERDES_MODE = SERDES_MODE; // INPUT
		this->load = load; // OUTPUT
		this->IOCLK_GLITCH = IOCLK_GLITCH; // OUTPUT
		this->INIT_OQ = INIT_OQ; // INPUT
		this->SRVAL_OQ = SRVAL_OQ; // INPUT
	
		register_wait_on_event_nets();
	
	}
	
	void register_wait_on_event_nets(){
	// TODO
	}
	void calculate(int time){
	// TODO
	}
};


class prim_class_trif_oserdese1_vlog{
	//Verilog Parameters:
	int ffd;
	int mxd;
	//Verilog Ports in definition order:
	NetFlow* T1; // INPUT
	NetFlow* T2; // INPUT
	NetFlow* T3; // INPUT
	NetFlow* T4; // INPUT
	NetFlow* load; // INPUT
	NetFlow* C; // INPUT
	NetFlow* CLKDIV; // INPUT
	NetFlow* SR; // INPUT
	NetFlow* TCE; // INPUT
	NetFlow* DATA_RATE_TQ; // INPUT
	NetFlow* TRISTATE_WIDTH; // INPUT
	NetFlow* INIT_TQ; // INPUT
	NetFlow* SRVAL_TQ; // INPUT
	NetFlow* data1; // OUTPUT
	NetFlow* data2; // OUTPUT
	
	prim_class_trif_oserdese1_vlog(
		//Verilog Parameters:
		int ffd, // Default: 1
		int mxd, // Default: 1
		//Verilog Ports in definition order:
		NetFlow* T1, // INPUT
		NetFlow* T2, // INPUT
		NetFlow* T3, // INPUT
		NetFlow* T4, // INPUT
		NetFlow* load, // INPUT
		NetFlow* C, // INPUT
		NetFlow* CLKDIV, // INPUT
		NetFlow* SR, // INPUT
		NetFlow* TCE, // INPUT
		NetFlow* DATA_RATE_TQ, // INPUT
		NetFlow* TRISTATE_WIDTH, // INPUT
		NetFlow* INIT_TQ, // INPUT
		NetFlow* SRVAL_TQ, // INPUT
		NetFlow* data1, // OUTPUT
		NetFlow* data2 // OUTPUT
		){
	
	// Assign parameters and ports: 
	//Verilog Parameters:
		this->ffd = ffd; // Default: 1
		this->mxd = mxd; // Default: 1
	//Verilog Ports in definition order:
		this->T1 = T1; // INPUT
		this->T2 = T2; // INPUT
		this->T3 = T3; // INPUT
		this->T4 = T4; // INPUT
		this->load = load; // INPUT
		this->C = C; // INPUT
		this->CLKDIV = CLKDIV; // INPUT
		this->SR = SR; // INPUT
		this->TCE = TCE; // INPUT
		this->DATA_RATE_TQ = DATA_RATE_TQ; // INPUT
		this->TRISTATE_WIDTH = TRISTATE_WIDTH; // INPUT
		this->INIT_TQ = INIT_TQ; // INPUT
		this->SRVAL_TQ = SRVAL_TQ; // INPUT
		this->data1 = data1; // OUTPUT
		this->data2 = data2; // OUTPUT
	
		register_wait_on_event_nets();
	
	}
	
	void register_wait_on_event_nets(){
	// TODO
	}
	void calculate(int time){
	// TODO
	}
};


class prim_class_txbuffer_oserdese1_vlog{
	//Verilog Parameters:
	//Verilog Ports in definition order:
	NetFlow* iodelay_state; // OUTPUT
	NetFlow* qmux1; // OUTPUT
	NetFlow* qmux2; // OUTPUT
	NetFlow* tmux1; // OUTPUT
	NetFlow* tmux2; // OUTPUT
	NetFlow* d1; // INPUT
	NetFlow* d2; // INPUT
	NetFlow* t1; // INPUT
	NetFlow* t2; // INPUT
	NetFlow* trif; // INPUT
	NetFlow* WC; // INPUT
	NetFlow* ODV; // INPUT
	NetFlow* extra; // OUTPUT
	NetFlow* clk; // INPUT
	NetFlow* clkdiv; // INPUT
	NetFlow* bufo; // INPUT
	NetFlow* bufop; // INPUT
	NetFlow* rst; // INPUT
	NetFlow* ODELAY_USED; // INPUT
	NetFlow* DDR3_DATA; // INPUT
	NetFlow* DDR3_MODE; // INPUT
	
	prim_class_txbuffer_oserdese1_vlog(
		//Verilog Parameters:
		//Verilog Ports in definition order:
		NetFlow* iodelay_state, // OUTPUT
		NetFlow* qmux1, // OUTPUT
		NetFlow* qmux2, // OUTPUT
		NetFlow* tmux1, // OUTPUT
		NetFlow* tmux2, // OUTPUT
		NetFlow* d1, // INPUT
		NetFlow* d2, // INPUT
		NetFlow* t1, // INPUT
		NetFlow* t2, // INPUT
		NetFlow* trif, // INPUT
		NetFlow* WC, // INPUT
		NetFlow* ODV, // INPUT
		NetFlow* extra, // OUTPUT
		NetFlow* clk, // INPUT
		NetFlow* clkdiv, // INPUT
		NetFlow* bufo, // INPUT
		NetFlow* bufop, // INPUT
		NetFlow* rst, // INPUT
		NetFlow* ODELAY_USED, // INPUT
		NetFlow* DDR3_DATA, // INPUT
		NetFlow* DDR3_MODE // INPUT
		){
	
	// Assign parameters and ports: 
	//Verilog Parameters:
	//Verilog Ports in definition order:
		this->iodelay_state = iodelay_state; // OUTPUT
		this->qmux1 = qmux1; // OUTPUT
		this->qmux2 = qmux2; // OUTPUT
		this->tmux1 = tmux1; // OUTPUT
		this->tmux2 = tmux2; // OUTPUT
		this->d1 = d1; // INPUT
		this->d2 = d2; // INPUT
		this->t1 = t1; // INPUT
		this->t2 = t2; // INPUT
		this->trif = trif; // INPUT
		this->WC = WC; // INPUT
		this->ODV = ODV; // INPUT
		this->extra = extra; // OUTPUT
		this->clk = clk; // INPUT
		this->clkdiv = clkdiv; // INPUT
		this->bufo = bufo; // INPUT
		this->bufop = bufop; // INPUT
		this->rst = rst; // INPUT
		this->ODELAY_USED = ODELAY_USED; // INPUT
		this->DDR3_DATA = DDR3_DATA; // INPUT
		this->DDR3_MODE = DDR3_MODE; // INPUT
	
		register_wait_on_event_nets();
	
	}
	
	void register_wait_on_event_nets(){
	// TODO
	}
	void calculate(int time){
	// TODO
	}
};


class prim_class_fifo_tdpipe_oserdese1_vlog{
	//Verilog Parameters:
	//Verilog Ports in definition order:
	NetFlow* muxout; // OUTPUT
	NetFlow* din; // INPUT
	NetFlow* qwc; // INPUT
	NetFlow* qrd; // INPUT
	NetFlow* rd_gap1; // INPUT
	NetFlow* bufg_clk; // INPUT
	NetFlow* bufo_clk; // INPUT
	NetFlow* rst_bufo_p; // INPUT
	NetFlow* rst_bufg_p; // INPUT
	NetFlow* DDR3_DATA; // INPUT
	NetFlow* extra; // INPUT
	NetFlow* ODV; // INPUT
	NetFlow* DDR3_MODE; // INPUT
	
	prim_class_fifo_tdpipe_oserdese1_vlog(
		//Verilog Parameters:
		//Verilog Ports in definition order:
		NetFlow* muxout, // OUTPUT
		NetFlow* din, // INPUT
		NetFlow* qwc, // INPUT
		NetFlow* qrd, // INPUT
		NetFlow* rd_gap1, // INPUT
		NetFlow* bufg_clk, // INPUT
		NetFlow* bufo_clk, // INPUT
		NetFlow* rst_bufo_p, // INPUT
		NetFlow* rst_bufg_p, // INPUT
		NetFlow* DDR3_DATA, // INPUT
		NetFlow* extra, // INPUT
		NetFlow* ODV, // INPUT
		NetFlow* DDR3_MODE // INPUT
		){
	
	// Assign parameters and ports: 
	//Verilog Parameters:
	//Verilog Ports in definition order:
		this->muxout = muxout; // OUTPUT
		this->din = din; // INPUT
		this->qwc = qwc; // INPUT
		this->qrd = qrd; // INPUT
		this->rd_gap1 = rd_gap1; // INPUT
		this->bufg_clk = bufg_clk; // INPUT
		this->bufo_clk = bufo_clk; // INPUT
		this->rst_bufo_p = rst_bufo_p; // INPUT
		this->rst_bufg_p = rst_bufg_p; // INPUT
		this->DDR3_DATA = DDR3_DATA; // INPUT
		this->extra = extra; // INPUT
		this->ODV = ODV; // INPUT
		this->DDR3_MODE = DDR3_MODE; // INPUT
	
		register_wait_on_event_nets();
	
	}
	
	void register_wait_on_event_nets(){
	// TODO
	}
	void calculate(int time){
	// TODO
	}
};


class prim_class_fifo_reset_oserdese1_vlog{
	//Verilog Parameters:
	//Verilog Ports in definition order:
	NetFlow* rst_bufo_p; // OUTPUT
	NetFlow* rst_bufo_rc; // OUTPUT
	NetFlow* rst_bufg_p; // OUTPUT
	NetFlow* rst_bufg_wc; // OUTPUT
	NetFlow* rst_cntr; // INPUT
	NetFlow* bufg_clk; // INPUT
	NetFlow* bufo_clk; // INPUT
	NetFlow* clkdiv; // INPUT
	NetFlow* rst; // INPUT
	NetFlow* divide_2; // INPUT
	NetFlow* bufop_clk; // INPUT
	NetFlow* rst_bufop_rc; // OUTPUT
	
	prim_class_fifo_reset_oserdese1_vlog(
		//Verilog Parameters:
		//Verilog Ports in definition order:
		NetFlow* rst_bufo_p, // OUTPUT
		NetFlow* rst_bufo_rc, // OUTPUT
		NetFlow* rst_bufg_p, // OUTPUT
		NetFlow* rst_bufg_wc, // OUTPUT
		NetFlow* rst_cntr, // INPUT
		NetFlow* bufg_clk, // INPUT
		NetFlow* bufo_clk, // INPUT
		NetFlow* clkdiv, // INPUT
		NetFlow* rst, // INPUT
		NetFlow* divide_2, // INPUT
		NetFlow* bufop_clk, // INPUT
		NetFlow* rst_bufop_rc // OUTPUT
		){
	
	// Assign parameters and ports: 
	//Verilog Parameters:
	//Verilog Ports in definition order:
		this->rst_bufo_p = rst_bufo_p; // OUTPUT
		this->rst_bufo_rc = rst_bufo_rc; // OUTPUT
		this->rst_bufg_p = rst_bufg_p; // OUTPUT
		this->rst_bufg_wc = rst_bufg_wc; // OUTPUT
		this->rst_cntr = rst_cntr; // INPUT
		this->bufg_clk = bufg_clk; // INPUT
		this->bufo_clk = bufo_clk; // INPUT
		this->clkdiv = clkdiv; // INPUT
		this->rst = rst; // INPUT
		this->divide_2 = divide_2; // INPUT
		this->bufop_clk = bufop_clk; // INPUT
		this->rst_bufop_rc = rst_bufop_rc; // OUTPUT
	
		register_wait_on_event_nets();
	
	}
	
	void register_wait_on_event_nets(){
	// TODO
	}
	void calculate(int time){
	// TODO
	}
};


class prim_class_fifo_addr_oserdese1_vlog{
	//Verilog Parameters:
	//Verilog Ports in definition order:
	NetFlow* qwc; // OUTPUT
	NetFlow* qrd; // OUTPUT
	NetFlow* rd_gap1; // OUTPUT
	NetFlow* rst_bufg_wc; // INPUT
	NetFlow* rst_bufo_rc; // INPUT
	NetFlow* bufg_clk; // INPUT
	NetFlow* bufo_clk; // INPUT
	NetFlow* data; // INPUT
	NetFlow* extra; // OUTPUT
	NetFlow* rst_bufop_rc; // INPUT
	NetFlow* bufop_clk; // INPUT
	
	prim_class_fifo_addr_oserdese1_vlog(
		//Verilog Parameters:
		//Verilog Ports in definition order:
		NetFlow* qwc, // OUTPUT
		NetFlow* qrd, // OUTPUT
		NetFlow* rd_gap1, // OUTPUT
		NetFlow* rst_bufg_wc, // INPUT
		NetFlow* rst_bufo_rc, // INPUT
		NetFlow* bufg_clk, // INPUT
		NetFlow* bufo_clk, // INPUT
		NetFlow* data, // INPUT
		NetFlow* extra, // OUTPUT
		NetFlow* rst_bufop_rc, // INPUT
		NetFlow* bufop_clk // INPUT
		){
	
	// Assign parameters and ports: 
	//Verilog Parameters:
	//Verilog Ports in definition order:
		this->qwc = qwc; // OUTPUT
		this->qrd = qrd; // OUTPUT
		this->rd_gap1 = rd_gap1; // OUTPUT
		this->rst_bufg_wc = rst_bufg_wc; // INPUT
		this->rst_bufo_rc = rst_bufo_rc; // INPUT
		this->bufg_clk = bufg_clk; // INPUT
		this->bufo_clk = bufo_clk; // INPUT
		this->data = data; // INPUT
		this->extra = extra; // OUTPUT
		this->rst_bufop_rc = rst_bufop_rc; // INPUT
		this->bufop_clk = bufop_clk; // INPUT
	
		register_wait_on_event_nets();
	
	}
	
	void register_wait_on_event_nets(){
	// TODO
	}
	void calculate(int time){
	// TODO
	}
};


class prim_class_iodlyctrl_npre_oserdese1_vlog{
	//Verilog Parameters:
	//Verilog Ports in definition order:
	NetFlow* iodelay_state; // OUTPUT
	NetFlow* bufo_out; // OUTPUT
	NetFlow* rst_cntr; // OUTPUT
	NetFlow* wc; // INPUT
	NetFlow* trif; // INPUT
	NetFlow* rst; // INPUT
	NetFlow* bufg_clk; // INPUT
	NetFlow* bufo_clk; // INPUT
	NetFlow* bufg_clkdiv; // INPUT
	NetFlow* ddr3_dimm; // INPUT
	NetFlow* wl6; // INPUT
	
	prim_class_iodlyctrl_npre_oserdese1_vlog(
		//Verilog Parameters:
		//Verilog Ports in definition order:
		NetFlow* iodelay_state, // OUTPUT
		NetFlow* bufo_out, // OUTPUT
		NetFlow* rst_cntr, // OUTPUT
		NetFlow* wc, // INPUT
		NetFlow* trif, // INPUT
		NetFlow* rst, // INPUT
		NetFlow* bufg_clk, // INPUT
		NetFlow* bufo_clk, // INPUT
		NetFlow* bufg_clkdiv, // INPUT
		NetFlow* ddr3_dimm, // INPUT
		NetFlow* wl6 // INPUT
		){
	
	// Assign parameters and ports: 
	//Verilog Parameters:
	//Verilog Ports in definition order:
		this->iodelay_state = iodelay_state; // OUTPUT
		this->bufo_out = bufo_out; // OUTPUT
		this->rst_cntr = rst_cntr; // OUTPUT
		this->wc = wc; // INPUT
		this->trif = trif; // INPUT
		this->rst = rst; // INPUT
		this->bufg_clk = bufg_clk; // INPUT
		this->bufo_clk = bufo_clk; // INPUT
		this->bufg_clkdiv = bufg_clkdiv; // INPUT
		this->ddr3_dimm = ddr3_dimm; // INPUT
		this->wl6 = wl6; // INPUT
	
		register_wait_on_event_nets();
	
	}
	
	void register_wait_on_event_nets(){
	// TODO
	}
	void calculate(int time){
	// TODO
	}
};


class prim_class_dout_oserdese1_vlog{
	//Verilog Parameters:
	int FFD;
	int FFCD;
	int MXD;
	int MXR1;
	//Verilog Ports in definition order:
	NetFlow* data1; // INPUT
	NetFlow* data2; // INPUT
	NetFlow* CLK; // INPUT
	NetFlow* BUFO; // INPUT
	NetFlow* SR; // INPUT
	NetFlow* OCE; // INPUT
	NetFlow* OQ; // OUTPUT
	NetFlow* d2rnk2; // OUTPUT
	NetFlow* DATA_RATE_OQ; // INPUT
	NetFlow* INIT_OQ; // INPUT
	NetFlow* SRVAL_OQ; // INPUT
	NetFlow* DDR3_MODE; // INPUT
	
	prim_class_dout_oserdese1_vlog(
		//Verilog Parameters:
		int FFD, // Default: 1
		int FFCD, // Default: 1
		int MXD, // Default: 1
		int MXR1, // Default: 1
		//Verilog Ports in definition order:
		NetFlow* data1, // INPUT
		NetFlow* data2, // INPUT
		NetFlow* CLK, // INPUT
		NetFlow* BUFO, // INPUT
		NetFlow* SR, // INPUT
		NetFlow* OCE, // INPUT
		NetFlow* OQ, // OUTPUT
		NetFlow* d2rnk2, // OUTPUT
		NetFlow* DATA_RATE_OQ, // INPUT
		NetFlow* INIT_OQ, // INPUT
		NetFlow* SRVAL_OQ, // INPUT
		NetFlow* DDR3_MODE // INPUT
		){
	
	// Assign parameters and ports: 
	//Verilog Parameters:
		this->FFD = FFD; // Default: 1
		this->FFCD = FFCD; // Default: 1
		this->MXD = MXD; // Default: 1
		this->MXR1 = MXR1; // Default: 1
	//Verilog Ports in definition order:
		this->data1 = data1; // INPUT
		this->data2 = data2; // INPUT
		this->CLK = CLK; // INPUT
		this->BUFO = BUFO; // INPUT
		this->SR = SR; // INPUT
		this->OCE = OCE; // INPUT
		this->OQ = OQ; // OUTPUT
		this->d2rnk2 = d2rnk2; // OUTPUT
		this->DATA_RATE_OQ = DATA_RATE_OQ; // INPUT
		this->INIT_OQ = INIT_OQ; // INPUT
		this->SRVAL_OQ = SRVAL_OQ; // INPUT
		this->DDR3_MODE = DDR3_MODE; // INPUT
	
		register_wait_on_event_nets();
	
	}
	
	void register_wait_on_event_nets(){
	// TODO
	}
	void calculate(int time){
	// TODO
	}
};


class prim_class_tout_oserdese1_vlog{
	//Verilog Parameters:
	int ffd;
	int mxd;
	//Verilog Ports in definition order:
	NetFlow* data1; // INPUT
	NetFlow* data2; // INPUT
	NetFlow* CLK; // INPUT
	NetFlow* BUFO; // INPUT
	NetFlow* SR; // INPUT
	NetFlow* TCE; // INPUT
	NetFlow* DATA_RATE_TQ; // INPUT
	NetFlow* TRISTATE_WIDTH; // INPUT
	NetFlow* INIT_TQ; // INPUT
	NetFlow* SRVAL_TQ; // INPUT
	NetFlow* TQ; // OUTPUT
	NetFlow* DDR3_MODE; // INPUT
	
	prim_class_tout_oserdese1_vlog(
		//Verilog Parameters:
		int ffd, // Default: 1
		int mxd, // Default: 1
		//Verilog Ports in definition order:
		NetFlow* data1, // INPUT
		NetFlow* data2, // INPUT
		NetFlow* CLK, // INPUT
		NetFlow* BUFO, // INPUT
		NetFlow* SR, // INPUT
		NetFlow* TCE, // INPUT
		NetFlow* DATA_RATE_TQ, // INPUT
		NetFlow* TRISTATE_WIDTH, // INPUT
		NetFlow* INIT_TQ, // INPUT
		NetFlow* SRVAL_TQ, // INPUT
		NetFlow* TQ, // OUTPUT
		NetFlow* DDR3_MODE // INPUT
		){
	
	// Assign parameters and ports: 
	//Verilog Parameters:
		this->ffd = ffd; // Default: 1
		this->mxd = mxd; // Default: 1
	//Verilog Ports in definition order:
		this->data1 = data1; // INPUT
		this->data2 = data2; // INPUT
		this->CLK = CLK; // INPUT
		this->BUFO = BUFO; // INPUT
		this->SR = SR; // INPUT
		this->TCE = TCE; // INPUT
		this->DATA_RATE_TQ = DATA_RATE_TQ; // INPUT
		this->TRISTATE_WIDTH = TRISTATE_WIDTH; // INPUT
		this->INIT_TQ = INIT_TQ; // INPUT
		this->SRVAL_TQ = SRVAL_TQ; // INPUT
		this->TQ = TQ; // OUTPUT
		this->DDR3_MODE = DDR3_MODE; // INPUT
	
		register_wait_on_event_nets();
	
	}
	
	void register_wait_on_event_nets(){
	// TODO
	}
	void calculate(int time){
	// TODO
	}
};


class prim_class_X_PCIE_A1{
	//Verilog Parameters:
	int LOC;
	int BAR0;
	int BAR1;
	int BAR2;
	int BAR3;
	int BAR4;
	int BAR5;
	int CARDBUS_CIS_POINTER;
	int CLASS_CODE;
	int DEV_CAP_ENDPOINT_L0S_LATENCY;
	int DEV_CAP_ENDPOINT_L1_LATENCY;
	int DEV_CAP_EXT_TAG_SUPPORTED;
	int DEV_CAP_MAX_PAYLOAD_SUPPORTED;
	int DEV_CAP_PHANTOM_FUNCTIONS_SUPPORT;
	int DEV_CAP_ROLE_BASED_ERROR;
	int DISABLE_BAR_FILTERING;
	int DISABLE_ID_CHECK;
	int DISABLE_SCRAMBLING;
	int ENABLE_RX_TD_ECRC_TRIM;
	int EXPANSION_ROM;
	int FAST_TRAIN;
	int GTP_SEL;
	int LINK_CAP_ASPM_SUPPORT;
	int LINK_CAP_L0S_EXIT_LATENCY;
	int LINK_CAP_L1_EXIT_LATENCY;
	int LINK_STATUS_SLOT_CLOCK_CONFIG;
	int LL_ACK_TIMEOUT;
	int LL_ACK_TIMEOUT_EN;
	int LL_REPLAY_TIMEOUT;
	int LL_REPLAY_TIMEOUT_EN;
	int MSI_CAP_MULTIMSGCAP;
	int MSI_CAP_MULTIMSG_EXTENSION;
	int PCIE_CAP_CAPABILITY_VERSION;
	int PCIE_CAP_DEVICE_PORT_TYPE;
	int PCIE_CAP_INT_MSG_NUM;
	int PCIE_CAP_SLOT_IMPLEMENTED;
	int PCIE_GENERIC;
	int PLM_AUTO_CONFIG;
	int PM_CAP_AUXCURRENT;
	int PM_CAP_D1SUPPORT;
	int PM_CAP_D2SUPPORT;
	int PM_CAP_DSI;
	int PM_CAP_PMESUPPORT;
	int PM_CAP_PME_CLOCK;
	int PM_CAP_VERSION;
	int PM_DATA0;
	int PM_DATA1;
	int PM_DATA2;
	int PM_DATA3;
	int PM_DATA4;
	int PM_DATA5;
	int PM_DATA6;
	int PM_DATA7;
	int PM_DATA_SCALE0;
	int PM_DATA_SCALE1;
	int PM_DATA_SCALE2;
	int PM_DATA_SCALE3;
	int PM_DATA_SCALE4;
	int PM_DATA_SCALE5;
	int PM_DATA_SCALE6;
	int PM_DATA_SCALE7;
	int SIM_VERSION;
	int SLOT_CAP_ATT_BUTTON_PRESENT;
	int SLOT_CAP_ATT_INDICATOR_PRESENT;
	int SLOT_CAP_POWER_INDICATOR_PRESENT;
	int TL_RX_RAM_RADDR_LATENCY;
	int TL_RX_RAM_RDATA_LATENCY;
	int TL_RX_RAM_WRITE_LATENCY;
	int TL_TFC_DISABLE;
	int TL_TX_CHECKS_DISABLE;
	int TL_TX_RAM_RADDR_LATENCY;
	int TL_TX_RAM_RDATA_LATENCY;
	int USR_CFG;
	int USR_EXT_CFG;
	int VC0_CPL_INFINITE;
	int VC0_RX_RAM_LIMIT;
	int VC0_TOTAL_CREDITS_CD;
	int VC0_TOTAL_CREDITS_CH;
	int VC0_TOTAL_CREDITS_NPH;
	int VC0_TOTAL_CREDITS_PD;
	int VC0_TOTAL_CREDITS_PH;
	int VC0_TX_LASTPACKET;
	//Verilog Ports in definition order:
	NetFlow* CFGBUSNUMBER; // OUTPUT
	NetFlow* CFGCOMMANDBUSMASTERENABLE; // OUTPUT
	NetFlow* CFGCOMMANDINTERRUPTDISABLE; // OUTPUT
	NetFlow* CFGCOMMANDIOENABLE; // OUTPUT
	NetFlow* CFGCOMMANDMEMENABLE; // OUTPUT
	NetFlow* CFGCOMMANDSERREN; // OUTPUT
	NetFlow* CFGDEVCONTROLAUXPOWEREN; // OUTPUT
	NetFlow* CFGDEVCONTROLCORRERRREPORTINGEN; // OUTPUT
	NetFlow* CFGDEVCONTROLENABLERO; // OUTPUT
	NetFlow* CFGDEVCONTROLEXTTAGEN; // OUTPUT
	NetFlow* CFGDEVCONTROLFATALERRREPORTINGEN; // OUTPUT
	NetFlow* CFGDEVCONTROLMAXPAYLOAD; // OUTPUT
	NetFlow* CFGDEVCONTROLMAXREADREQ; // OUTPUT
	NetFlow* CFGDEVCONTROLNONFATALREPORTINGEN; // OUTPUT
	NetFlow* CFGDEVCONTROLNOSNOOPEN; // OUTPUT
	NetFlow* CFGDEVCONTROLPHANTOMEN; // OUTPUT
	NetFlow* CFGDEVCONTROLURERRREPORTINGEN; // OUTPUT
	NetFlow* CFGDEVICENUMBER; // OUTPUT
	NetFlow* CFGDEVSTATUSCORRERRDETECTED; // OUTPUT
	NetFlow* CFGDEVSTATUSFATALERRDETECTED; // OUTPUT
	NetFlow* CFGDEVSTATUSNONFATALERRDETECTED; // OUTPUT
	NetFlow* CFGDEVSTATUSURDETECTED; // OUTPUT
	NetFlow* CFGDO; // OUTPUT
	NetFlow* CFGERRCPLRDYN; // OUTPUT
	NetFlow* CFGFUNCTIONNUMBER; // OUTPUT
	NetFlow* CFGINTERRUPTDO; // OUTPUT
	NetFlow* CFGINTERRUPTMMENABLE; // OUTPUT
	NetFlow* CFGINTERRUPTMSIENABLE; // OUTPUT
	NetFlow* CFGINTERRUPTRDYN; // OUTPUT
	NetFlow* CFGLINKCONTOLRCB; // OUTPUT
	NetFlow* CFGLINKCONTROLASPMCONTROL; // OUTPUT
	NetFlow* CFGLINKCONTROLCOMMONCLOCK; // OUTPUT
	NetFlow* CFGLINKCONTROLEXTENDEDSYNC; // OUTPUT
	NetFlow* CFGLTSSMSTATE; // OUTPUT
	NetFlow* CFGPCIELINKSTATEN; // OUTPUT
	NetFlow* CFGRDWRDONEN; // OUTPUT
	NetFlow* CFGTOTURNOFFN; // OUTPUT
	NetFlow* DBGBADDLLPSTATUS; // OUTPUT
	NetFlow* DBGBADTLPLCRC; // OUTPUT
	NetFlow* DBGBADTLPSEQNUM; // OUTPUT
	NetFlow* DBGBADTLPSTATUS; // OUTPUT
	NetFlow* DBGDLPROTOCOLSTATUS; // OUTPUT
	NetFlow* DBGFCPROTOCOLERRSTATUS; // OUTPUT
	NetFlow* DBGMLFRMDLENGTH; // OUTPUT
	NetFlow* DBGMLFRMDMPS; // OUTPUT
	NetFlow* DBGMLFRMDTCVC; // OUTPUT
	NetFlow* DBGMLFRMDTLPSTATUS; // OUTPUT
	NetFlow* DBGMLFRMDUNRECTYPE; // OUTPUT
	NetFlow* DBGPOISTLPSTATUS; // OUTPUT
	NetFlow* DBGRCVROVERFLOWSTATUS; // OUTPUT
	NetFlow* DBGREGDETECTEDCORRECTABLE; // OUTPUT
	NetFlow* DBGREGDETECTEDFATAL; // OUTPUT
	NetFlow* DBGREGDETECTEDNONFATAL; // OUTPUT
	NetFlow* DBGREGDETECTEDUNSUPPORTED; // OUTPUT
	NetFlow* DBGRPLYROLLOVERSTATUS; // OUTPUT
	NetFlow* DBGRPLYTIMEOUTSTATUS; // OUTPUT
	NetFlow* DBGURNOBARHIT; // OUTPUT
	NetFlow* DBGURPOISCFGWR; // OUTPUT
	NetFlow* DBGURSTATUS; // OUTPUT
	NetFlow* DBGURUNSUPMSG; // OUTPUT
	NetFlow* MIMRXRADDR; // OUTPUT
	NetFlow* MIMRXREN; // OUTPUT
	NetFlow* MIMRXWADDR; // OUTPUT
	NetFlow* MIMRXWDATA; // OUTPUT
	NetFlow* MIMRXWEN; // OUTPUT
	NetFlow* MIMTXRADDR; // OUTPUT
	NetFlow* MIMTXREN; // OUTPUT
	NetFlow* MIMTXWADDR; // OUTPUT
	NetFlow* MIMTXWDATA; // OUTPUT
	NetFlow* MIMTXWEN; // OUTPUT
	NetFlow* PIPEGTPOWERDOWNA; // OUTPUT
	NetFlow* PIPEGTPOWERDOWNB; // OUTPUT
	NetFlow* PIPEGTTXELECIDLEA; // OUTPUT
	NetFlow* PIPEGTTXELECIDLEB; // OUTPUT
	NetFlow* PIPERXPOLARITYA; // OUTPUT
	NetFlow* PIPERXPOLARITYB; // OUTPUT
	NetFlow* PIPERXRESETA; // OUTPUT
	NetFlow* PIPERXRESETB; // OUTPUT
	NetFlow* PIPETXCHARDISPMODEA; // OUTPUT
	NetFlow* PIPETXCHARDISPMODEB; // OUTPUT
	NetFlow* PIPETXCHARDISPVALA; // OUTPUT
	NetFlow* PIPETXCHARDISPVALB; // OUTPUT
	NetFlow* PIPETXCHARISKA; // OUTPUT
	NetFlow* PIPETXCHARISKB; // OUTPUT
	NetFlow* PIPETXDATAA; // OUTPUT
	NetFlow* PIPETXDATAB; // OUTPUT
	NetFlow* PIPETXRCVRDETA; // OUTPUT
	NetFlow* PIPETXRCVRDETB; // OUTPUT
	NetFlow* RECEIVEDHOTRESET; // OUTPUT
	NetFlow* TRNFCCPLD; // OUTPUT
	NetFlow* TRNFCCPLH; // OUTPUT
	NetFlow* TRNFCNPD; // OUTPUT
	NetFlow* TRNFCNPH; // OUTPUT
	NetFlow* TRNFCPD; // OUTPUT
	NetFlow* TRNFCPH; // OUTPUT
	NetFlow* TRNLNKUPN; // OUTPUT
	NetFlow* TRNRBARHITN; // OUTPUT
	NetFlow* TRNRD; // OUTPUT
	NetFlow* TRNREOFN; // OUTPUT
	NetFlow* TRNRERRFWDN; // OUTPUT
	NetFlow* TRNRSOFN; // OUTPUT
	NetFlow* TRNRSRCDSCN; // OUTPUT
	NetFlow* TRNRSRCRDYN; // OUTPUT
	NetFlow* TRNTBUFAV; // OUTPUT
	NetFlow* TRNTCFGREQN; // OUTPUT
	NetFlow* TRNTDSTRDYN; // OUTPUT
	NetFlow* TRNTERRDROPN; // OUTPUT
	NetFlow* USERRSTN; // OUTPUT
	NetFlow* CFGDEVID; // INPUT
	NetFlow* CFGDSN; // INPUT
	NetFlow* CFGDWADDR; // INPUT
	NetFlow* CFGERRCORN; // INPUT
	NetFlow* CFGERRCPLABORTN; // INPUT
	NetFlow* CFGERRCPLTIMEOUTN; // INPUT
	NetFlow* CFGERRECRCN; // INPUT
	NetFlow* CFGERRLOCKEDN; // INPUT
	NetFlow* CFGERRPOSTEDN; // INPUT
	NetFlow* CFGERRTLPCPLHEADER; // INPUT
	NetFlow* CFGERRURN; // INPUT
	NetFlow* CFGINTERRUPTASSERTN; // INPUT
	NetFlow* CFGINTERRUPTDI; // INPUT
	NetFlow* CFGINTERRUPTN; // INPUT
	NetFlow* CFGPMWAKEN; // INPUT
	NetFlow* CFGRDENN; // INPUT
	NetFlow* CFGREVID; // INPUT
	NetFlow* CFGSUBSYSID; // INPUT
	NetFlow* CFGSUBSYSVENID; // INPUT
	NetFlow* CFGTRNPENDINGN; // INPUT
	NetFlow* CFGTURNOFFOKN; // INPUT
	NetFlow* CFGVENID; // INPUT
	NetFlow* CLOCKLOCKED; // INPUT
	NetFlow* MGTCLK; // INPUT
	NetFlow* MIMRXRDATA; // INPUT
	NetFlow* MIMTXRDATA; // INPUT
	NetFlow* PIPEGTRESETDONEA; // INPUT
	NetFlow* PIPEGTRESETDONEB; // INPUT
	NetFlow* PIPEPHYSTATUSA; // INPUT
	NetFlow* PIPEPHYSTATUSB; // INPUT
	NetFlow* PIPERXCHARISKA; // INPUT
	NetFlow* PIPERXCHARISKB; // INPUT
	NetFlow* PIPERXDATAA; // INPUT
	NetFlow* PIPERXDATAB; // INPUT
	NetFlow* PIPERXENTERELECIDLEA; // INPUT
	NetFlow* PIPERXENTERELECIDLEB; // INPUT
	NetFlow* PIPERXSTATUSA; // INPUT
	NetFlow* PIPERXSTATUSB; // INPUT
	NetFlow* SYSRESETN; // INPUT
	NetFlow* TRNFCSEL; // INPUT
	NetFlow* TRNRDSTRDYN; // INPUT
	NetFlow* TRNRNPOKN; // INPUT
	NetFlow* TRNTCFGGNTN; // INPUT
	NetFlow* TRNTD; // INPUT
	NetFlow* TRNTEOFN; // INPUT
	NetFlow* TRNTERRFWDN; // INPUT
	NetFlow* TRNTSOFN; // INPUT
	NetFlow* TRNTSRCDSCN; // INPUT
	NetFlow* TRNTSRCRDYN; // INPUT
	NetFlow* TRNTSTRN; // INPUT
	NetFlow* USERCLK; // INPUT
	
	prim_class_X_PCIE_A1(
		//Verilog Parameters:
		int LOC, // Default: "UNPLACED"
		int BAR0, // Default: 32'h00000000
		int BAR1, // Default: 32'h00000000
		int BAR2, // Default: 32'h00000000
		int BAR3, // Default: 32'h00000000
		int BAR4, // Default: 32'h00000000
		int BAR5, // Default: 32'h00000000
		int CARDBUS_CIS_POINTER, // Default: 32'h00000000
		int CLASS_CODE, // Default: 24'h000000
		int DEV_CAP_ENDPOINT_L0S_LATENCY, // Default: 7
		int DEV_CAP_ENDPOINT_L1_LATENCY, // Default: 7
		int DEV_CAP_EXT_TAG_SUPPORTED, // Default: "FALSE"
		int DEV_CAP_MAX_PAYLOAD_SUPPORTED, // Default: 2
		int DEV_CAP_PHANTOM_FUNCTIONS_SUPPORT, // Default: 0
		int DEV_CAP_ROLE_BASED_ERROR, // Default: "TRUE"
		int DISABLE_BAR_FILTERING, // Default: "FALSE"
		int DISABLE_ID_CHECK, // Default: "FALSE"
		int DISABLE_SCRAMBLING, // Default: "FALSE"
		int ENABLE_RX_TD_ECRC_TRIM, // Default: "FALSE"
		int EXPANSION_ROM, // Default: 22'h000000
		int FAST_TRAIN, // Default: "FALSE"
		int GTP_SEL, // Default: 0
		int LINK_CAP_ASPM_SUPPORT, // Default: 1
		int LINK_CAP_L0S_EXIT_LATENCY, // Default: 7
		int LINK_CAP_L1_EXIT_LATENCY, // Default: 7
		int LINK_STATUS_SLOT_CLOCK_CONFIG, // Default: "FALSE"
		int LL_ACK_TIMEOUT, // Default: 15'h0204
		int LL_ACK_TIMEOUT_EN, // Default: "FALSE"
		int LL_REPLAY_TIMEOUT, // Default: 15'h060D
		int LL_REPLAY_TIMEOUT_EN, // Default: "FALSE"
		int MSI_CAP_MULTIMSGCAP, // Default: 0
		int MSI_CAP_MULTIMSG_EXTENSION, // Default: 0
		int PCIE_CAP_CAPABILITY_VERSION, // Default: 4'h1
		int PCIE_CAP_DEVICE_PORT_TYPE, // Default: 4'h0
		int PCIE_CAP_INT_MSG_NUM, // Default: 5'b00000
		int PCIE_CAP_SLOT_IMPLEMENTED, // Default: "FALSE"
		int PCIE_GENERIC, // Default: 12'h000
		int PLM_AUTO_CONFIG, // Default: "FALSE"
		int PM_CAP_AUXCURRENT, // Default: 0
		int PM_CAP_D1SUPPORT, // Default: "TRUE"
		int PM_CAP_D2SUPPORT, // Default: "TRUE"
		int PM_CAP_DSI, // Default: "FALSE"
		int PM_CAP_PMESUPPORT, // Default: 5'b01111
		int PM_CAP_PME_CLOCK, // Default: "FALSE"
		int PM_CAP_VERSION, // Default: 3
		int PM_DATA0, // Default: 8'h1E
		int PM_DATA1, // Default: 8'h1E
		int PM_DATA2, // Default: 8'h1E
		int PM_DATA3, // Default: 8'h1E
		int PM_DATA4, // Default: 8'h1E
		int PM_DATA5, // Default: 8'h1E
		int PM_DATA6, // Default: 8'h1E
		int PM_DATA7, // Default: 8'h1E
		int PM_DATA_SCALE0, // Default: 2'b01
		int PM_DATA_SCALE1, // Default: 2'b01
		int PM_DATA_SCALE2, // Default: 2'b01
		int PM_DATA_SCALE3, // Default: 2'b01
		int PM_DATA_SCALE4, // Default: 2'b01
		int PM_DATA_SCALE5, // Default: 2'b01
		int PM_DATA_SCALE6, // Default: 2'b01
		int PM_DATA_SCALE7, // Default: 2'b01
		int SIM_VERSION, // Default: "1.0"
		int SLOT_CAP_ATT_BUTTON_PRESENT, // Default: "FALSE"
		int SLOT_CAP_ATT_INDICATOR_PRESENT, // Default: "FALSE"
		int SLOT_CAP_POWER_INDICATOR_PRESENT, // Default: "FALSE"
		int TL_RX_RAM_RADDR_LATENCY, // Default: 1
		int TL_RX_RAM_RDATA_LATENCY, // Default: 2
		int TL_RX_RAM_WRITE_LATENCY, // Default: 0
		int TL_TFC_DISABLE, // Default: "FALSE"
		int TL_TX_CHECKS_DISABLE, // Default: "FALSE"
		int TL_TX_RAM_RADDR_LATENCY, // Default: 0
		int TL_TX_RAM_RDATA_LATENCY, // Default: 2
		int USR_CFG, // Default: "FALSE"
		int USR_EXT_CFG, // Default: "FALSE"
		int VC0_CPL_INFINITE, // Default: "TRUE"
		int VC0_RX_RAM_LIMIT, // Default: 12'h01E
		int VC0_TOTAL_CREDITS_CD, // Default: 104
		int VC0_TOTAL_CREDITS_CH, // Default: 36
		int VC0_TOTAL_CREDITS_NPH, // Default: 8
		int VC0_TOTAL_CREDITS_PD, // Default: 288
		int VC0_TOTAL_CREDITS_PH, // Default: 32
		int VC0_TX_LASTPACKET, // Default: 31
		//Verilog Ports in definition order:
		NetFlow* CFGBUSNUMBER, // OUTPUT
		NetFlow* CFGCOMMANDBUSMASTERENABLE, // OUTPUT
		NetFlow* CFGCOMMANDINTERRUPTDISABLE, // OUTPUT
		NetFlow* CFGCOMMANDIOENABLE, // OUTPUT
		NetFlow* CFGCOMMANDMEMENABLE, // OUTPUT
		NetFlow* CFGCOMMANDSERREN, // OUTPUT
		NetFlow* CFGDEVCONTROLAUXPOWEREN, // OUTPUT
		NetFlow* CFGDEVCONTROLCORRERRREPORTINGEN, // OUTPUT
		NetFlow* CFGDEVCONTROLENABLERO, // OUTPUT
		NetFlow* CFGDEVCONTROLEXTTAGEN, // OUTPUT
		NetFlow* CFGDEVCONTROLFATALERRREPORTINGEN, // OUTPUT
		NetFlow* CFGDEVCONTROLMAXPAYLOAD, // OUTPUT
		NetFlow* CFGDEVCONTROLMAXREADREQ, // OUTPUT
		NetFlow* CFGDEVCONTROLNONFATALREPORTINGEN, // OUTPUT
		NetFlow* CFGDEVCONTROLNOSNOOPEN, // OUTPUT
		NetFlow* CFGDEVCONTROLPHANTOMEN, // OUTPUT
		NetFlow* CFGDEVCONTROLURERRREPORTINGEN, // OUTPUT
		NetFlow* CFGDEVICENUMBER, // OUTPUT
		NetFlow* CFGDEVSTATUSCORRERRDETECTED, // OUTPUT
		NetFlow* CFGDEVSTATUSFATALERRDETECTED, // OUTPUT
		NetFlow* CFGDEVSTATUSNONFATALERRDETECTED, // OUTPUT
		NetFlow* CFGDEVSTATUSURDETECTED, // OUTPUT
		NetFlow* CFGDO, // OUTPUT
		NetFlow* CFGERRCPLRDYN, // OUTPUT
		NetFlow* CFGFUNCTIONNUMBER, // OUTPUT
		NetFlow* CFGINTERRUPTDO, // OUTPUT
		NetFlow* CFGINTERRUPTMMENABLE, // OUTPUT
		NetFlow* CFGINTERRUPTMSIENABLE, // OUTPUT
		NetFlow* CFGINTERRUPTRDYN, // OUTPUT
		NetFlow* CFGLINKCONTOLRCB, // OUTPUT
		NetFlow* CFGLINKCONTROLASPMCONTROL, // OUTPUT
		NetFlow* CFGLINKCONTROLCOMMONCLOCK, // OUTPUT
		NetFlow* CFGLINKCONTROLEXTENDEDSYNC, // OUTPUT
		NetFlow* CFGLTSSMSTATE, // OUTPUT
		NetFlow* CFGPCIELINKSTATEN, // OUTPUT
		NetFlow* CFGRDWRDONEN, // OUTPUT
		NetFlow* CFGTOTURNOFFN, // OUTPUT
		NetFlow* DBGBADDLLPSTATUS, // OUTPUT
		NetFlow* DBGBADTLPLCRC, // OUTPUT
		NetFlow* DBGBADTLPSEQNUM, // OUTPUT
		NetFlow* DBGBADTLPSTATUS, // OUTPUT
		NetFlow* DBGDLPROTOCOLSTATUS, // OUTPUT
		NetFlow* DBGFCPROTOCOLERRSTATUS, // OUTPUT
		NetFlow* DBGMLFRMDLENGTH, // OUTPUT
		NetFlow* DBGMLFRMDMPS, // OUTPUT
		NetFlow* DBGMLFRMDTCVC, // OUTPUT
		NetFlow* DBGMLFRMDTLPSTATUS, // OUTPUT
		NetFlow* DBGMLFRMDUNRECTYPE, // OUTPUT
		NetFlow* DBGPOISTLPSTATUS, // OUTPUT
		NetFlow* DBGRCVROVERFLOWSTATUS, // OUTPUT
		NetFlow* DBGREGDETECTEDCORRECTABLE, // OUTPUT
		NetFlow* DBGREGDETECTEDFATAL, // OUTPUT
		NetFlow* DBGREGDETECTEDNONFATAL, // OUTPUT
		NetFlow* DBGREGDETECTEDUNSUPPORTED, // OUTPUT
		NetFlow* DBGRPLYROLLOVERSTATUS, // OUTPUT
		NetFlow* DBGRPLYTIMEOUTSTATUS, // OUTPUT
		NetFlow* DBGURNOBARHIT, // OUTPUT
		NetFlow* DBGURPOISCFGWR, // OUTPUT
		NetFlow* DBGURSTATUS, // OUTPUT
		NetFlow* DBGURUNSUPMSG, // OUTPUT
		NetFlow* MIMRXRADDR, // OUTPUT
		NetFlow* MIMRXREN, // OUTPUT
		NetFlow* MIMRXWADDR, // OUTPUT
		NetFlow* MIMRXWDATA, // OUTPUT
		NetFlow* MIMRXWEN, // OUTPUT
		NetFlow* MIMTXRADDR, // OUTPUT
		NetFlow* MIMTXREN, // OUTPUT
		NetFlow* MIMTXWADDR, // OUTPUT
		NetFlow* MIMTXWDATA, // OUTPUT
		NetFlow* MIMTXWEN, // OUTPUT
		NetFlow* PIPEGTPOWERDOWNA, // OUTPUT
		NetFlow* PIPEGTPOWERDOWNB, // OUTPUT
		NetFlow* PIPEGTTXELECIDLEA, // OUTPUT
		NetFlow* PIPEGTTXELECIDLEB, // OUTPUT
		NetFlow* PIPERXPOLARITYA, // OUTPUT
		NetFlow* PIPERXPOLARITYB, // OUTPUT
		NetFlow* PIPERXRESETA, // OUTPUT
		NetFlow* PIPERXRESETB, // OUTPUT
		NetFlow* PIPETXCHARDISPMODEA, // OUTPUT
		NetFlow* PIPETXCHARDISPMODEB, // OUTPUT
		NetFlow* PIPETXCHARDISPVALA, // OUTPUT
		NetFlow* PIPETXCHARDISPVALB, // OUTPUT
		NetFlow* PIPETXCHARISKA, // OUTPUT
		NetFlow* PIPETXCHARISKB, // OUTPUT
		NetFlow* PIPETXDATAA, // OUTPUT
		NetFlow* PIPETXDATAB, // OUTPUT
		NetFlow* PIPETXRCVRDETA, // OUTPUT
		NetFlow* PIPETXRCVRDETB, // OUTPUT
		NetFlow* RECEIVEDHOTRESET, // OUTPUT
		NetFlow* TRNFCCPLD, // OUTPUT
		NetFlow* TRNFCCPLH, // OUTPUT
		NetFlow* TRNFCNPD, // OUTPUT
		NetFlow* TRNFCNPH, // OUTPUT
		NetFlow* TRNFCPD, // OUTPUT
		NetFlow* TRNFCPH, // OUTPUT
		NetFlow* TRNLNKUPN, // OUTPUT
		NetFlow* TRNRBARHITN, // OUTPUT
		NetFlow* TRNRD, // OUTPUT
		NetFlow* TRNREOFN, // OUTPUT
		NetFlow* TRNRERRFWDN, // OUTPUT
		NetFlow* TRNRSOFN, // OUTPUT
		NetFlow* TRNRSRCDSCN, // OUTPUT
		NetFlow* TRNRSRCRDYN, // OUTPUT
		NetFlow* TRNTBUFAV, // OUTPUT
		NetFlow* TRNTCFGREQN, // OUTPUT
		NetFlow* TRNTDSTRDYN, // OUTPUT
		NetFlow* TRNTERRDROPN, // OUTPUT
		NetFlow* USERRSTN, // OUTPUT
		NetFlow* CFGDEVID, // INPUT
		NetFlow* CFGDSN, // INPUT
		NetFlow* CFGDWADDR, // INPUT
		NetFlow* CFGERRCORN, // INPUT
		NetFlow* CFGERRCPLABORTN, // INPUT
		NetFlow* CFGERRCPLTIMEOUTN, // INPUT
		NetFlow* CFGERRECRCN, // INPUT
		NetFlow* CFGERRLOCKEDN, // INPUT
		NetFlow* CFGERRPOSTEDN, // INPUT
		NetFlow* CFGERRTLPCPLHEADER, // INPUT
		NetFlow* CFGERRURN, // INPUT
		NetFlow* CFGINTERRUPTASSERTN, // INPUT
		NetFlow* CFGINTERRUPTDI, // INPUT
		NetFlow* CFGINTERRUPTN, // INPUT
		NetFlow* CFGPMWAKEN, // INPUT
		NetFlow* CFGRDENN, // INPUT
		NetFlow* CFGREVID, // INPUT
		NetFlow* CFGSUBSYSID, // INPUT
		NetFlow* CFGSUBSYSVENID, // INPUT
		NetFlow* CFGTRNPENDINGN, // INPUT
		NetFlow* CFGTURNOFFOKN, // INPUT
		NetFlow* CFGVENID, // INPUT
		NetFlow* CLOCKLOCKED, // INPUT
		NetFlow* MGTCLK, // INPUT
		NetFlow* MIMRXRDATA, // INPUT
		NetFlow* MIMTXRDATA, // INPUT
		NetFlow* PIPEGTRESETDONEA, // INPUT
		NetFlow* PIPEGTRESETDONEB, // INPUT
		NetFlow* PIPEPHYSTATUSA, // INPUT
		NetFlow* PIPEPHYSTATUSB, // INPUT
		NetFlow* PIPERXCHARISKA, // INPUT
		NetFlow* PIPERXCHARISKB, // INPUT
		NetFlow* PIPERXDATAA, // INPUT
		NetFlow* PIPERXDATAB, // INPUT
		NetFlow* PIPERXENTERELECIDLEA, // INPUT
		NetFlow* PIPERXENTERELECIDLEB, // INPUT
		NetFlow* PIPERXSTATUSA, // INPUT
		NetFlow* PIPERXSTATUSB, // INPUT
		NetFlow* SYSRESETN, // INPUT
		NetFlow* TRNFCSEL, // INPUT
		NetFlow* TRNRDSTRDYN, // INPUT
		NetFlow* TRNRNPOKN, // INPUT
		NetFlow* TRNTCFGGNTN, // INPUT
		NetFlow* TRNTD, // INPUT
		NetFlow* TRNTEOFN, // INPUT
		NetFlow* TRNTERRFWDN, // INPUT
		NetFlow* TRNTSOFN, // INPUT
		NetFlow* TRNTSRCDSCN, // INPUT
		NetFlow* TRNTSRCRDYN, // INPUT
		NetFlow* TRNTSTRN, // INPUT
		NetFlow* USERCLK // INPUT
		){
	
	// Assign parameters and ports: 
	//Verilog Parameters:
		this->LOC = LOC; // Default: "UNPLACED"
		this->BAR0 = BAR0; // Default: 32'h00000000
		this->BAR1 = BAR1; // Default: 32'h00000000
		this->BAR2 = BAR2; // Default: 32'h00000000
		this->BAR3 = BAR3; // Default: 32'h00000000
		this->BAR4 = BAR4; // Default: 32'h00000000
		this->BAR5 = BAR5; // Default: 32'h00000000
		this->CARDBUS_CIS_POINTER = CARDBUS_CIS_POINTER; // Default: 32'h00000000
		this->CLASS_CODE = CLASS_CODE; // Default: 24'h000000
		this->DEV_CAP_ENDPOINT_L0S_LATENCY = DEV_CAP_ENDPOINT_L0S_LATENCY; // Default: 7
		this->DEV_CAP_ENDPOINT_L1_LATENCY = DEV_CAP_ENDPOINT_L1_LATENCY; // Default: 7
		this->DEV_CAP_EXT_TAG_SUPPORTED = DEV_CAP_EXT_TAG_SUPPORTED; // Default: "FALSE"
		this->DEV_CAP_MAX_PAYLOAD_SUPPORTED = DEV_CAP_MAX_PAYLOAD_SUPPORTED; // Default: 2
		this->DEV_CAP_PHANTOM_FUNCTIONS_SUPPORT = DEV_CAP_PHANTOM_FUNCTIONS_SUPPORT; // Default: 0
		this->DEV_CAP_ROLE_BASED_ERROR = DEV_CAP_ROLE_BASED_ERROR; // Default: "TRUE"
		this->DISABLE_BAR_FILTERING = DISABLE_BAR_FILTERING; // Default: "FALSE"
		this->DISABLE_ID_CHECK = DISABLE_ID_CHECK; // Default: "FALSE"
		this->DISABLE_SCRAMBLING = DISABLE_SCRAMBLING; // Default: "FALSE"
		this->ENABLE_RX_TD_ECRC_TRIM = ENABLE_RX_TD_ECRC_TRIM; // Default: "FALSE"
		this->EXPANSION_ROM = EXPANSION_ROM; // Default: 22'h000000
		this->FAST_TRAIN = FAST_TRAIN; // Default: "FALSE"
		this->GTP_SEL = GTP_SEL; // Default: 0
		this->LINK_CAP_ASPM_SUPPORT = LINK_CAP_ASPM_SUPPORT; // Default: 1
		this->LINK_CAP_L0S_EXIT_LATENCY = LINK_CAP_L0S_EXIT_LATENCY; // Default: 7
		this->LINK_CAP_L1_EXIT_LATENCY = LINK_CAP_L1_EXIT_LATENCY; // Default: 7
		this->LINK_STATUS_SLOT_CLOCK_CONFIG = LINK_STATUS_SLOT_CLOCK_CONFIG; // Default: "FALSE"
		this->LL_ACK_TIMEOUT = LL_ACK_TIMEOUT; // Default: 15'h0204
		this->LL_ACK_TIMEOUT_EN = LL_ACK_TIMEOUT_EN; // Default: "FALSE"
		this->LL_REPLAY_TIMEOUT = LL_REPLAY_TIMEOUT; // Default: 15'h060D
		this->LL_REPLAY_TIMEOUT_EN = LL_REPLAY_TIMEOUT_EN; // Default: "FALSE"
		this->MSI_CAP_MULTIMSGCAP = MSI_CAP_MULTIMSGCAP; // Default: 0
		this->MSI_CAP_MULTIMSG_EXTENSION = MSI_CAP_MULTIMSG_EXTENSION; // Default: 0
		this->PCIE_CAP_CAPABILITY_VERSION = PCIE_CAP_CAPABILITY_VERSION; // Default: 4'h1
		this->PCIE_CAP_DEVICE_PORT_TYPE = PCIE_CAP_DEVICE_PORT_TYPE; // Default: 4'h0
		this->PCIE_CAP_INT_MSG_NUM = PCIE_CAP_INT_MSG_NUM; // Default: 5'b00000
		this->PCIE_CAP_SLOT_IMPLEMENTED = PCIE_CAP_SLOT_IMPLEMENTED; // Default: "FALSE"
		this->PCIE_GENERIC = PCIE_GENERIC; // Default: 12'h000
		this->PLM_AUTO_CONFIG = PLM_AUTO_CONFIG; // Default: "FALSE"
		this->PM_CAP_AUXCURRENT = PM_CAP_AUXCURRENT; // Default: 0
		this->PM_CAP_D1SUPPORT = PM_CAP_D1SUPPORT; // Default: "TRUE"
		this->PM_CAP_D2SUPPORT = PM_CAP_D2SUPPORT; // Default: "TRUE"
		this->PM_CAP_DSI = PM_CAP_DSI; // Default: "FALSE"
		this->PM_CAP_PMESUPPORT = PM_CAP_PMESUPPORT; // Default: 5'b01111
		this->PM_CAP_PME_CLOCK = PM_CAP_PME_CLOCK; // Default: "FALSE"
		this->PM_CAP_VERSION = PM_CAP_VERSION; // Default: 3
		this->PM_DATA0 = PM_DATA0; // Default: 8'h1E
		this->PM_DATA1 = PM_DATA1; // Default: 8'h1E
		this->PM_DATA2 = PM_DATA2; // Default: 8'h1E
		this->PM_DATA3 = PM_DATA3; // Default: 8'h1E
		this->PM_DATA4 = PM_DATA4; // Default: 8'h1E
		this->PM_DATA5 = PM_DATA5; // Default: 8'h1E
		this->PM_DATA6 = PM_DATA6; // Default: 8'h1E
		this->PM_DATA7 = PM_DATA7; // Default: 8'h1E
		this->PM_DATA_SCALE0 = PM_DATA_SCALE0; // Default: 2'b01
		this->PM_DATA_SCALE1 = PM_DATA_SCALE1; // Default: 2'b01
		this->PM_DATA_SCALE2 = PM_DATA_SCALE2; // Default: 2'b01
		this->PM_DATA_SCALE3 = PM_DATA_SCALE3; // Default: 2'b01
		this->PM_DATA_SCALE4 = PM_DATA_SCALE4; // Default: 2'b01
		this->PM_DATA_SCALE5 = PM_DATA_SCALE5; // Default: 2'b01
		this->PM_DATA_SCALE6 = PM_DATA_SCALE6; // Default: 2'b01
		this->PM_DATA_SCALE7 = PM_DATA_SCALE7; // Default: 2'b01
		this->SIM_VERSION = SIM_VERSION; // Default: "1.0"
		this->SLOT_CAP_ATT_BUTTON_PRESENT = SLOT_CAP_ATT_BUTTON_PRESENT; // Default: "FALSE"
		this->SLOT_CAP_ATT_INDICATOR_PRESENT = SLOT_CAP_ATT_INDICATOR_PRESENT; // Default: "FALSE"
		this->SLOT_CAP_POWER_INDICATOR_PRESENT = SLOT_CAP_POWER_INDICATOR_PRESENT; // Default: "FALSE"
		this->TL_RX_RAM_RADDR_LATENCY = TL_RX_RAM_RADDR_LATENCY; // Default: 1
		this->TL_RX_RAM_RDATA_LATENCY = TL_RX_RAM_RDATA_LATENCY; // Default: 2
		this->TL_RX_RAM_WRITE_LATENCY = TL_RX_RAM_WRITE_LATENCY; // Default: 0
		this->TL_TFC_DISABLE = TL_TFC_DISABLE; // Default: "FALSE"
		this->TL_TX_CHECKS_DISABLE = TL_TX_CHECKS_DISABLE; // Default: "FALSE"
		this->TL_TX_RAM_RADDR_LATENCY = TL_TX_RAM_RADDR_LATENCY; // Default: 0
		this->TL_TX_RAM_RDATA_LATENCY = TL_TX_RAM_RDATA_LATENCY; // Default: 2
		this->USR_CFG = USR_CFG; // Default: "FALSE"
		this->USR_EXT_CFG = USR_EXT_CFG; // Default: "FALSE"
		this->VC0_CPL_INFINITE = VC0_CPL_INFINITE; // Default: "TRUE"
		this->VC0_RX_RAM_LIMIT = VC0_RX_RAM_LIMIT; // Default: 12'h01E
		this->VC0_TOTAL_CREDITS_CD = VC0_TOTAL_CREDITS_CD; // Default: 104
		this->VC0_TOTAL_CREDITS_CH = VC0_TOTAL_CREDITS_CH; // Default: 36
		this->VC0_TOTAL_CREDITS_NPH = VC0_TOTAL_CREDITS_NPH; // Default: 8
		this->VC0_TOTAL_CREDITS_PD = VC0_TOTAL_CREDITS_PD; // Default: 288
		this->VC0_TOTAL_CREDITS_PH = VC0_TOTAL_CREDITS_PH; // Default: 32
		this->VC0_TX_LASTPACKET = VC0_TX_LASTPACKET; // Default: 31
	//Verilog Ports in definition order:
		this->CFGBUSNUMBER = CFGBUSNUMBER; // OUTPUT
		this->CFGCOMMANDBUSMASTERENABLE = CFGCOMMANDBUSMASTERENABLE; // OUTPUT
		this->CFGCOMMANDINTERRUPTDISABLE = CFGCOMMANDINTERRUPTDISABLE; // OUTPUT
		this->CFGCOMMANDIOENABLE = CFGCOMMANDIOENABLE; // OUTPUT
		this->CFGCOMMANDMEMENABLE = CFGCOMMANDMEMENABLE; // OUTPUT
		this->CFGCOMMANDSERREN = CFGCOMMANDSERREN; // OUTPUT
		this->CFGDEVCONTROLAUXPOWEREN = CFGDEVCONTROLAUXPOWEREN; // OUTPUT
		this->CFGDEVCONTROLCORRERRREPORTINGEN = CFGDEVCONTROLCORRERRREPORTINGEN; // OUTPUT
		this->CFGDEVCONTROLENABLERO = CFGDEVCONTROLENABLERO; // OUTPUT
		this->CFGDEVCONTROLEXTTAGEN = CFGDEVCONTROLEXTTAGEN; // OUTPUT
		this->CFGDEVCONTROLFATALERRREPORTINGEN = CFGDEVCONTROLFATALERRREPORTINGEN; // OUTPUT
		this->CFGDEVCONTROLMAXPAYLOAD = CFGDEVCONTROLMAXPAYLOAD; // OUTPUT
		this->CFGDEVCONTROLMAXREADREQ = CFGDEVCONTROLMAXREADREQ; // OUTPUT
		this->CFGDEVCONTROLNONFATALREPORTINGEN = CFGDEVCONTROLNONFATALREPORTINGEN; // OUTPUT
		this->CFGDEVCONTROLNOSNOOPEN = CFGDEVCONTROLNOSNOOPEN; // OUTPUT
		this->CFGDEVCONTROLPHANTOMEN = CFGDEVCONTROLPHANTOMEN; // OUTPUT
		this->CFGDEVCONTROLURERRREPORTINGEN = CFGDEVCONTROLURERRREPORTINGEN; // OUTPUT
		this->CFGDEVICENUMBER = CFGDEVICENUMBER; // OUTPUT
		this->CFGDEVSTATUSCORRERRDETECTED = CFGDEVSTATUSCORRERRDETECTED; // OUTPUT
		this->CFGDEVSTATUSFATALERRDETECTED = CFGDEVSTATUSFATALERRDETECTED; // OUTPUT
		this->CFGDEVSTATUSNONFATALERRDETECTED = CFGDEVSTATUSNONFATALERRDETECTED; // OUTPUT
		this->CFGDEVSTATUSURDETECTED = CFGDEVSTATUSURDETECTED; // OUTPUT
		this->CFGDO = CFGDO; // OUTPUT
		this->CFGERRCPLRDYN = CFGERRCPLRDYN; // OUTPUT
		this->CFGFUNCTIONNUMBER = CFGFUNCTIONNUMBER; // OUTPUT
		this->CFGINTERRUPTDO = CFGINTERRUPTDO; // OUTPUT
		this->CFGINTERRUPTMMENABLE = CFGINTERRUPTMMENABLE; // OUTPUT
		this->CFGINTERRUPTMSIENABLE = CFGINTERRUPTMSIENABLE; // OUTPUT
		this->CFGINTERRUPTRDYN = CFGINTERRUPTRDYN; // OUTPUT
		this->CFGLINKCONTOLRCB = CFGLINKCONTOLRCB; // OUTPUT
		this->CFGLINKCONTROLASPMCONTROL = CFGLINKCONTROLASPMCONTROL; // OUTPUT
		this->CFGLINKCONTROLCOMMONCLOCK = CFGLINKCONTROLCOMMONCLOCK; // OUTPUT
		this->CFGLINKCONTROLEXTENDEDSYNC = CFGLINKCONTROLEXTENDEDSYNC; // OUTPUT
		this->CFGLTSSMSTATE = CFGLTSSMSTATE; // OUTPUT
		this->CFGPCIELINKSTATEN = CFGPCIELINKSTATEN; // OUTPUT
		this->CFGRDWRDONEN = CFGRDWRDONEN; // OUTPUT
		this->CFGTOTURNOFFN = CFGTOTURNOFFN; // OUTPUT
		this->DBGBADDLLPSTATUS = DBGBADDLLPSTATUS; // OUTPUT
		this->DBGBADTLPLCRC = DBGBADTLPLCRC; // OUTPUT
		this->DBGBADTLPSEQNUM = DBGBADTLPSEQNUM; // OUTPUT
		this->DBGBADTLPSTATUS = DBGBADTLPSTATUS; // OUTPUT
		this->DBGDLPROTOCOLSTATUS = DBGDLPROTOCOLSTATUS; // OUTPUT
		this->DBGFCPROTOCOLERRSTATUS = DBGFCPROTOCOLERRSTATUS; // OUTPUT
		this->DBGMLFRMDLENGTH = DBGMLFRMDLENGTH; // OUTPUT
		this->DBGMLFRMDMPS = DBGMLFRMDMPS; // OUTPUT
		this->DBGMLFRMDTCVC = DBGMLFRMDTCVC; // OUTPUT
		this->DBGMLFRMDTLPSTATUS = DBGMLFRMDTLPSTATUS; // OUTPUT
		this->DBGMLFRMDUNRECTYPE = DBGMLFRMDUNRECTYPE; // OUTPUT
		this->DBGPOISTLPSTATUS = DBGPOISTLPSTATUS; // OUTPUT
		this->DBGRCVROVERFLOWSTATUS = DBGRCVROVERFLOWSTATUS; // OUTPUT
		this->DBGREGDETECTEDCORRECTABLE = DBGREGDETECTEDCORRECTABLE; // OUTPUT
		this->DBGREGDETECTEDFATAL = DBGREGDETECTEDFATAL; // OUTPUT
		this->DBGREGDETECTEDNONFATAL = DBGREGDETECTEDNONFATAL; // OUTPUT
		this->DBGREGDETECTEDUNSUPPORTED = DBGREGDETECTEDUNSUPPORTED; // OUTPUT
		this->DBGRPLYROLLOVERSTATUS = DBGRPLYROLLOVERSTATUS; // OUTPUT
		this->DBGRPLYTIMEOUTSTATUS = DBGRPLYTIMEOUTSTATUS; // OUTPUT
		this->DBGURNOBARHIT = DBGURNOBARHIT; // OUTPUT
		this->DBGURPOISCFGWR = DBGURPOISCFGWR; // OUTPUT
		this->DBGURSTATUS = DBGURSTATUS; // OUTPUT
		this->DBGURUNSUPMSG = DBGURUNSUPMSG; // OUTPUT
		this->MIMRXRADDR = MIMRXRADDR; // OUTPUT
		this->MIMRXREN = MIMRXREN; // OUTPUT
		this->MIMRXWADDR = MIMRXWADDR; // OUTPUT
		this->MIMRXWDATA = MIMRXWDATA; // OUTPUT
		this->MIMRXWEN = MIMRXWEN; // OUTPUT
		this->MIMTXRADDR = MIMTXRADDR; // OUTPUT
		this->MIMTXREN = MIMTXREN; // OUTPUT
		this->MIMTXWADDR = MIMTXWADDR; // OUTPUT
		this->MIMTXWDATA = MIMTXWDATA; // OUTPUT
		this->MIMTXWEN = MIMTXWEN; // OUTPUT
		this->PIPEGTPOWERDOWNA = PIPEGTPOWERDOWNA; // OUTPUT
		this->PIPEGTPOWERDOWNB = PIPEGTPOWERDOWNB; // OUTPUT
		this->PIPEGTTXELECIDLEA = PIPEGTTXELECIDLEA; // OUTPUT
		this->PIPEGTTXELECIDLEB = PIPEGTTXELECIDLEB; // OUTPUT
		this->PIPERXPOLARITYA = PIPERXPOLARITYA; // OUTPUT
		this->PIPERXPOLARITYB = PIPERXPOLARITYB; // OUTPUT
		this->PIPERXRESETA = PIPERXRESETA; // OUTPUT
		this->PIPERXRESETB = PIPERXRESETB; // OUTPUT
		this->PIPETXCHARDISPMODEA = PIPETXCHARDISPMODEA; // OUTPUT
		this->PIPETXCHARDISPMODEB = PIPETXCHARDISPMODEB; // OUTPUT
		this->PIPETXCHARDISPVALA = PIPETXCHARDISPVALA; // OUTPUT
		this->PIPETXCHARDISPVALB = PIPETXCHARDISPVALB; // OUTPUT
		this->PIPETXCHARISKA = PIPETXCHARISKA; // OUTPUT
		this->PIPETXCHARISKB = PIPETXCHARISKB; // OUTPUT
		this->PIPETXDATAA = PIPETXDATAA; // OUTPUT
		this->PIPETXDATAB = PIPETXDATAB; // OUTPUT
		this->PIPETXRCVRDETA = PIPETXRCVRDETA; // OUTPUT
		this->PIPETXRCVRDETB = PIPETXRCVRDETB; // OUTPUT
		this->RECEIVEDHOTRESET = RECEIVEDHOTRESET; // OUTPUT
		this->TRNFCCPLD = TRNFCCPLD; // OUTPUT
		this->TRNFCCPLH = TRNFCCPLH; // OUTPUT
		this->TRNFCNPD = TRNFCNPD; // OUTPUT
		this->TRNFCNPH = TRNFCNPH; // OUTPUT
		this->TRNFCPD = TRNFCPD; // OUTPUT
		this->TRNFCPH = TRNFCPH; // OUTPUT
		this->TRNLNKUPN = TRNLNKUPN; // OUTPUT
		this->TRNRBARHITN = TRNRBARHITN; // OUTPUT
		this->TRNRD = TRNRD; // OUTPUT
		this->TRNREOFN = TRNREOFN; // OUTPUT
		this->TRNRERRFWDN = TRNRERRFWDN; // OUTPUT
		this->TRNRSOFN = TRNRSOFN; // OUTPUT
		this->TRNRSRCDSCN = TRNRSRCDSCN; // OUTPUT
		this->TRNRSRCRDYN = TRNRSRCRDYN; // OUTPUT
		this->TRNTBUFAV = TRNTBUFAV; // OUTPUT
		this->TRNTCFGREQN = TRNTCFGREQN; // OUTPUT
		this->TRNTDSTRDYN = TRNTDSTRDYN; // OUTPUT
		this->TRNTERRDROPN = TRNTERRDROPN; // OUTPUT
		this->USERRSTN = USERRSTN; // OUTPUT
		this->CFGDEVID = CFGDEVID; // INPUT
		this->CFGDSN = CFGDSN; // INPUT
		this->CFGDWADDR = CFGDWADDR; // INPUT
		this->CFGERRCORN = CFGERRCORN; // INPUT
		this->CFGERRCPLABORTN = CFGERRCPLABORTN; // INPUT
		this->CFGERRCPLTIMEOUTN = CFGERRCPLTIMEOUTN; // INPUT
		this->CFGERRECRCN = CFGERRECRCN; // INPUT
		this->CFGERRLOCKEDN = CFGERRLOCKEDN; // INPUT
		this->CFGERRPOSTEDN = CFGERRPOSTEDN; // INPUT
		this->CFGERRTLPCPLHEADER = CFGERRTLPCPLHEADER; // INPUT
		this->CFGERRURN = CFGERRURN; // INPUT
		this->CFGINTERRUPTASSERTN = CFGINTERRUPTASSERTN; // INPUT
		this->CFGINTERRUPTDI = CFGINTERRUPTDI; // INPUT
		this->CFGINTERRUPTN = CFGINTERRUPTN; // INPUT
		this->CFGPMWAKEN = CFGPMWAKEN; // INPUT
		this->CFGRDENN = CFGRDENN; // INPUT
		this->CFGREVID = CFGREVID; // INPUT
		this->CFGSUBSYSID = CFGSUBSYSID; // INPUT
		this->CFGSUBSYSVENID = CFGSUBSYSVENID; // INPUT
		this->CFGTRNPENDINGN = CFGTRNPENDINGN; // INPUT
		this->CFGTURNOFFOKN = CFGTURNOFFOKN; // INPUT
		this->CFGVENID = CFGVENID; // INPUT
		this->CLOCKLOCKED = CLOCKLOCKED; // INPUT
		this->MGTCLK = MGTCLK; // INPUT
		this->MIMRXRDATA = MIMRXRDATA; // INPUT
		this->MIMTXRDATA = MIMTXRDATA; // INPUT
		this->PIPEGTRESETDONEA = PIPEGTRESETDONEA; // INPUT
		this->PIPEGTRESETDONEB = PIPEGTRESETDONEB; // INPUT
		this->PIPEPHYSTATUSA = PIPEPHYSTATUSA; // INPUT
		this->PIPEPHYSTATUSB = PIPEPHYSTATUSB; // INPUT
		this->PIPERXCHARISKA = PIPERXCHARISKA; // INPUT
		this->PIPERXCHARISKB = PIPERXCHARISKB; // INPUT
		this->PIPERXDATAA = PIPERXDATAA; // INPUT
		this->PIPERXDATAB = PIPERXDATAB; // INPUT
		this->PIPERXENTERELECIDLEA = PIPERXENTERELECIDLEA; // INPUT
		this->PIPERXENTERELECIDLEB = PIPERXENTERELECIDLEB; // INPUT
		this->PIPERXSTATUSA = PIPERXSTATUSA; // INPUT
		this->PIPERXSTATUSB = PIPERXSTATUSB; // INPUT
		this->SYSRESETN = SYSRESETN; // INPUT
		this->TRNFCSEL = TRNFCSEL; // INPUT
		this->TRNRDSTRDYN = TRNRDSTRDYN; // INPUT
		this->TRNRNPOKN = TRNRNPOKN; // INPUT
		this->TRNTCFGGNTN = TRNTCFGGNTN; // INPUT
		this->TRNTD = TRNTD; // INPUT
		this->TRNTEOFN = TRNTEOFN; // INPUT
		this->TRNTERRFWDN = TRNTERRFWDN; // INPUT
		this->TRNTSOFN = TRNTSOFN; // INPUT
		this->TRNTSRCDSCN = TRNTSRCDSCN; // INPUT
		this->TRNTSRCRDYN = TRNTSRCRDYN; // INPUT
		this->TRNTSTRN = TRNTSTRN; // INPUT
		this->USERCLK = USERCLK; // INPUT
	
		register_wait_on_event_nets();
	
	}
	
	void register_wait_on_event_nets(){
	// TODO
	}
	void calculate(int time){
	// TODO
	}
};


class prim_class_X_PCIE_2_0{
	//Verilog Parameters:
	int LOC;
	int AER_BASE_PTR;
	int AER_CAP_ECRC_CHECK_CAPABLE;
	int AER_CAP_ECRC_GEN_CAPABLE;
	int AER_CAP_ID;
	int AER_CAP_INT_MSG_NUM_MSI;
	int AER_CAP_INT_MSG_NUM_MSIX;
	int AER_CAP_NEXTPTR;
	int AER_CAP_ON;
	int AER_CAP_PERMIT_ROOTERR_UPDATE;
	int AER_CAP_VERSION;
	int ALLOW_X8_GEN2;
	int BAR0;
	int BAR1;
	int BAR2;
	int BAR3;
	int BAR4;
	int BAR5;
	int CAPABILITIES_PTR;
	int CARDBUS_CIS_POINTER;
	int CLASS_CODE;
	int CMD_INTX_IMPLEMENTED;
	int CPL_TIMEOUT_DISABLE_SUPPORTED;
	int CPL_TIMEOUT_RANGES_SUPPORTED;
	int CRM_MODULE_RSTS;
	int DEVICE_ID;
	int DEV_CAP_ENABLE_SLOT_PWR_LIMIT_SCALE;
	int DEV_CAP_ENABLE_SLOT_PWR_LIMIT_VALUE;
	int DEV_CAP_ENDPOINT_L0S_LATENCY;
	int DEV_CAP_ENDPOINT_L1_LATENCY;
	int DEV_CAP_EXT_TAG_SUPPORTED;
	int DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE;
	int DEV_CAP_MAX_PAYLOAD_SUPPORTED;
	int DEV_CAP_PHANTOM_FUNCTIONS_SUPPORT;
	int DEV_CAP_ROLE_BASED_ERROR;
	int DEV_CAP_RSVD_14_12;
	int DEV_CAP_RSVD_17_16;
	int DEV_CAP_RSVD_31_29;
	int DEV_CONTROL_AUX_POWER_SUPPORTED;
	int DISABLE_ASPM_L1_TIMER;
	int DISABLE_BAR_FILTERING;
	int DISABLE_ID_CHECK;
	int DISABLE_LANE_REVERSAL;
	int DISABLE_RX_TC_FILTER;
	int DISABLE_SCRAMBLING;
	int DNSTREAM_LINK_NUM;
	int DSN_BASE_PTR;
	int DSN_CAP_ID;
	int DSN_CAP_NEXTPTR;
	int DSN_CAP_ON;
	int DSN_CAP_VERSION;
	int ENABLE_MSG_ROUTE;
	int ENABLE_RX_TD_ECRC_TRIM;
	int ENTER_RVRY_EI_L0;
	int EXIT_LOOPBACK_ON_EI;
	int EXPANSION_ROM;
	int EXT_CFG_CAP_PTR;
	int EXT_CFG_XP_CAP_PTR;
	int HEADER_TYPE;
	int INFER_EI;
	int INTERRUPT_PIN;
	int IS_SWITCH;
	int LAST_CONFIG_DWORD;
	int LINK_CAP_ASPM_SUPPORT;
	int LINK_CAP_CLOCK_POWER_MANAGEMENT;
	int LINK_CAP_DLL_LINK_ACTIVE_REPORTING_CAP;
	int LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN1;
	int LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN2;
	int LINK_CAP_L0S_EXIT_LATENCY_GEN1;
	int LINK_CAP_L0S_EXIT_LATENCY_GEN2;
	int LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN1;
	int LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN2;
	int LINK_CAP_L1_EXIT_LATENCY_GEN1;
	int LINK_CAP_L1_EXIT_LATENCY_GEN2;
	int LINK_CAP_LINK_BANDWIDTH_NOTIFICATION_CAP;
	int LINK_CAP_MAX_LINK_SPEED;
	int LINK_CAP_MAX_LINK_WIDTH;
	int LINK_CAP_RSVD_23_22;
	int LINK_CAP_SURPRISE_DOWN_ERROR_CAPABLE;
	int LINK_CONTROL_RCB;
	int LINK_CTRL2_DEEMPHASIS;
	int LINK_CTRL2_HW_AUTONOMOUS_SPEED_DISABLE;
	int LINK_CTRL2_TARGET_LINK_SPEED;
	int LINK_STATUS_SLOT_CLOCK_CONFIG;
	int LL_ACK_TIMEOUT;
	int LL_ACK_TIMEOUT_EN;
	int LL_ACK_TIMEOUT_FUNC;
	int LL_REPLAY_TIMEOUT;
	int LL_REPLAY_TIMEOUT_EN;
	int LL_REPLAY_TIMEOUT_FUNC;
	int LTSSM_MAX_LINK_WIDTH;
	int MSIX_BASE_PTR;
	int MSIX_CAP_ID;
	int MSIX_CAP_NEXTPTR;
	int MSIX_CAP_ON;
	int MSIX_CAP_PBA_BIR;
	int MSIX_CAP_PBA_OFFSET;
	int MSIX_CAP_TABLE_BIR;
	int MSIX_CAP_TABLE_OFFSET;
	int MSIX_CAP_TABLE_SIZE;
	int MSI_BASE_PTR;
	int MSI_CAP_64_BIT_ADDR_CAPABLE;
	int MSI_CAP_ID;
	int MSI_CAP_MULTIMSGCAP;
	int MSI_CAP_MULTIMSG_EXTENSION;
	int MSI_CAP_NEXTPTR;
	int MSI_CAP_ON;
	int MSI_CAP_PER_VECTOR_MASKING_CAPABLE;
	int N_FTS_COMCLK_GEN1;
	int N_FTS_COMCLK_GEN2;
	int N_FTS_GEN1;
	int N_FTS_GEN2;
	int PCIE_BASE_PTR;
	int PCIE_CAP_CAPABILITY_ID;
	int PCIE_CAP_CAPABILITY_VERSION;
	int PCIE_CAP_DEVICE_PORT_TYPE;
	int PCIE_CAP_INT_MSG_NUM;
	int PCIE_CAP_NEXTPTR;
	int PCIE_CAP_ON;
	int PCIE_CAP_RSVD_15_14;
	int PCIE_CAP_SLOT_IMPLEMENTED;
	int PCIE_REVISION;
	int PGL0_LANE;
	int PGL1_LANE;
	int PGL2_LANE;
	int PGL3_LANE;
	int PGL4_LANE;
	int PGL5_LANE;
	int PGL6_LANE;
	int PGL7_LANE;
	int PL_AUTO_CONFIG;
	int PL_FAST_TRAIN;
	int PM_BASE_PTR;
	int PM_CAP_AUXCURRENT;
	int PM_CAP_D1SUPPORT;
	int PM_CAP_D2SUPPORT;
	int PM_CAP_DSI;
	int PM_CAP_ID;
	int PM_CAP_NEXTPTR;
	int PM_CAP_ON;
	int PM_CAP_PMESUPPORT;
	int PM_CAP_PME_CLOCK;
	int PM_CAP_RSVD_04;
	int PM_CAP_VERSION;
	int PM_CSR_B2B3;
	int PM_CSR_BPCCEN;
	int PM_CSR_NOSOFTRST;
	int PM_DATA0;
	int PM_DATA1;
	int PM_DATA2;
	int PM_DATA3;
	int PM_DATA4;
	int PM_DATA5;
	int PM_DATA6;
	int PM_DATA7;
	int PM_DATA_SCALE0;
	int PM_DATA_SCALE1;
	int PM_DATA_SCALE2;
	int PM_DATA_SCALE3;
	int PM_DATA_SCALE4;
	int PM_DATA_SCALE5;
	int PM_DATA_SCALE6;
	int PM_DATA_SCALE7;
	int RECRC_CHK;
	int RECRC_CHK_TRIM;
	int REVISION_ID;
	int ROOT_CAP_CRS_SW_VISIBILITY;
	int SELECT_DLL_IF;
	int SIM_VERSION;
	int SLOT_CAP_ATT_BUTTON_PRESENT;
	int SLOT_CAP_ATT_INDICATOR_PRESENT;
	int SLOT_CAP_ELEC_INTERLOCK_PRESENT;
	int SLOT_CAP_HOTPLUG_CAPABLE;
	int SLOT_CAP_HOTPLUG_SURPRISE;
	int SLOT_CAP_MRL_SENSOR_PRESENT;
	int SLOT_CAP_NO_CMD_COMPLETED_SUPPORT;
	int SLOT_CAP_PHYSICAL_SLOT_NUM;
	int SLOT_CAP_POWER_CONTROLLER_PRESENT;
	int SLOT_CAP_POWER_INDICATOR_PRESENT;
	int SLOT_CAP_SLOT_POWER_LIMIT_SCALE;
	int SLOT_CAP_SLOT_POWER_LIMIT_VALUE;
	int SPARE_BIT0;
	int SPARE_BIT1;
	int SPARE_BIT2;
	int SPARE_BIT3;
	int SPARE_BIT4;
	int SPARE_BIT5;
	int SPARE_BIT6;
	int SPARE_BIT7;
	int SPARE_BIT8;
	int SPARE_BYTE0;
	int SPARE_BYTE1;
	int SPARE_BYTE2;
	int SPARE_BYTE3;
	int SPARE_WORD0;
	int SPARE_WORD1;
	int SPARE_WORD2;
	int SPARE_WORD3;
	int SUBSYSTEM_ID;
	int SUBSYSTEM_VENDOR_ID;
	int TL_RBYPASS;
	int TL_RX_RAM_RADDR_LATENCY;
	int TL_RX_RAM_RDATA_LATENCY;
	int TL_RX_RAM_WRITE_LATENCY;
	int TL_TFC_DISABLE;
	int TL_TX_CHECKS_DISABLE;
	int TL_TX_RAM_RADDR_LATENCY;
	int TL_TX_RAM_RDATA_LATENCY;
	int TL_TX_RAM_WRITE_LATENCY;
	int UPCONFIG_CAPABLE;
	int UPSTREAM_FACING;
	int UR_INV_REQ;
	int USER_CLK_FREQ;
	int VC0_CPL_INFINITE;
	int VC0_RX_RAM_LIMIT;
	int VC0_TOTAL_CREDITS_CD;
	int VC0_TOTAL_CREDITS_CH;
	int VC0_TOTAL_CREDITS_NPH;
	int VC0_TOTAL_CREDITS_PD;
	int VC0_TOTAL_CREDITS_PH;
	int VC0_TX_LASTPACKET;
	int VC_BASE_PTR;
	int VC_CAP_ID;
	int VC_CAP_NEXTPTR;
	int VC_CAP_ON;
	int VC_CAP_REJECT_SNOOP_TRANSACTIONS;
	int VC_CAP_VERSION;
	int VENDOR_ID;
	int VSEC_BASE_PTR;
	int VSEC_CAP_HDR_ID;
	int VSEC_CAP_HDR_LENGTH;
	int VSEC_CAP_HDR_REVISION;
	int VSEC_CAP_ID;
	int VSEC_CAP_IS_LINK_VISIBLE;
	int VSEC_CAP_NEXTPTR;
	int VSEC_CAP_ON;
	int VSEC_CAP_VERSION;
	//Verilog Ports in definition order:
	NetFlow* CFGAERECRCCHECKEN; // OUTPUT
	NetFlow* CFGAERECRCGENEN; // OUTPUT
	NetFlow* CFGCOMMANDBUSMASTERENABLE; // OUTPUT
	NetFlow* CFGCOMMANDINTERRUPTDISABLE; // OUTPUT
	NetFlow* CFGCOMMANDIOENABLE; // OUTPUT
	NetFlow* CFGCOMMANDMEMENABLE; // OUTPUT
	NetFlow* CFGCOMMANDSERREN; // OUTPUT
	NetFlow* CFGDEVCONTROL2CPLTIMEOUTDIS; // OUTPUT
	NetFlow* CFGDEVCONTROL2CPLTIMEOUTVAL; // OUTPUT
	NetFlow* CFGDEVCONTROLAUXPOWEREN; // OUTPUT
	NetFlow* CFGDEVCONTROLCORRERRREPORTINGEN; // OUTPUT
	NetFlow* CFGDEVCONTROLENABLERO; // OUTPUT
	NetFlow* CFGDEVCONTROLEXTTAGEN; // OUTPUT
	NetFlow* CFGDEVCONTROLFATALERRREPORTINGEN; // OUTPUT
	NetFlow* CFGDEVCONTROLMAXPAYLOAD; // OUTPUT
	NetFlow* CFGDEVCONTROLMAXREADREQ; // OUTPUT
	NetFlow* CFGDEVCONTROLNONFATALREPORTINGEN; // OUTPUT
	NetFlow* CFGDEVCONTROLNOSNOOPEN; // OUTPUT
	NetFlow* CFGDEVCONTROLPHANTOMEN; // OUTPUT
	NetFlow* CFGDEVCONTROLURERRREPORTINGEN; // OUTPUT
	NetFlow* CFGDEVSTATUSCORRERRDETECTED; // OUTPUT
	NetFlow* CFGDEVSTATUSFATALERRDETECTED; // OUTPUT
	NetFlow* CFGDEVSTATUSNONFATALERRDETECTED; // OUTPUT
	NetFlow* CFGDEVSTATUSURDETECTED; // OUTPUT
	NetFlow* CFGDO; // OUTPUT
	NetFlow* CFGERRAERHEADERLOGSETN; // OUTPUT
	NetFlow* CFGERRCPLRDYN; // OUTPUT
	NetFlow* CFGINTERRUPTDO; // OUTPUT
	NetFlow* CFGINTERRUPTMMENABLE; // OUTPUT
	NetFlow* CFGINTERRUPTMSIENABLE; // OUTPUT
	NetFlow* CFGINTERRUPTMSIXENABLE; // OUTPUT
	NetFlow* CFGINTERRUPTMSIXFM; // OUTPUT
	NetFlow* CFGINTERRUPTRDYN; // OUTPUT
	NetFlow* CFGLINKCONTROLASPMCONTROL; // OUTPUT
	NetFlow* CFGLINKCONTROLAUTOBANDWIDTHINTEN; // OUTPUT
	NetFlow* CFGLINKCONTROLBANDWIDTHINTEN; // OUTPUT
	NetFlow* CFGLINKCONTROLCLOCKPMEN; // OUTPUT
	NetFlow* CFGLINKCONTROLCOMMONCLOCK; // OUTPUT
	NetFlow* CFGLINKCONTROLEXTENDEDSYNC; // OUTPUT
	NetFlow* CFGLINKCONTROLHWAUTOWIDTHDIS; // OUTPUT
	NetFlow* CFGLINKCONTROLLINKDISABLE; // OUTPUT
	NetFlow* CFGLINKCONTROLRCB; // OUTPUT
	NetFlow* CFGLINKCONTROLRETRAINLINK; // OUTPUT
	NetFlow* CFGLINKSTATUSAUTOBANDWIDTHSTATUS; // OUTPUT
	NetFlow* CFGLINKSTATUSBANDWITHSTATUS; // OUTPUT
	NetFlow* CFGLINKSTATUSCURRENTSPEED; // OUTPUT
	NetFlow* CFGLINKSTATUSDLLACTIVE; // OUTPUT
	NetFlow* CFGLINKSTATUSLINKTRAINING; // OUTPUT
	NetFlow* CFGLINKSTATUSNEGOTIATEDWIDTH; // OUTPUT
	NetFlow* CFGMSGDATA; // OUTPUT
	NetFlow* CFGMSGRECEIVED; // OUTPUT
	NetFlow* CFGMSGRECEIVEDASSERTINTA; // OUTPUT
	NetFlow* CFGMSGRECEIVEDASSERTINTB; // OUTPUT
	NetFlow* CFGMSGRECEIVEDASSERTINTC; // OUTPUT
	NetFlow* CFGMSGRECEIVEDASSERTINTD; // OUTPUT
	NetFlow* CFGMSGRECEIVEDDEASSERTINTA; // OUTPUT
	NetFlow* CFGMSGRECEIVEDDEASSERTINTB; // OUTPUT
	NetFlow* CFGMSGRECEIVEDDEASSERTINTC; // OUTPUT
	NetFlow* CFGMSGRECEIVEDDEASSERTINTD; // OUTPUT
	NetFlow* CFGMSGRECEIVEDERRCOR; // OUTPUT
	NetFlow* CFGMSGRECEIVEDERRFATAL; // OUTPUT
	NetFlow* CFGMSGRECEIVEDERRNONFATAL; // OUTPUT
	NetFlow* CFGMSGRECEIVEDPMASNAK; // OUTPUT
	NetFlow* CFGMSGRECEIVEDPMETO; // OUTPUT
	NetFlow* CFGMSGRECEIVEDPMETOACK; // OUTPUT
	NetFlow* CFGMSGRECEIVEDPMPME; // OUTPUT
	NetFlow* CFGMSGRECEIVEDSETSLOTPOWERLIMIT; // OUTPUT
	NetFlow* CFGMSGRECEIVEDUNLOCK; // OUTPUT
	NetFlow* CFGPCIELINKSTATE; // OUTPUT
	NetFlow* CFGPMCSRPMEEN; // OUTPUT
	NetFlow* CFGPMCSRPMESTATUS; // OUTPUT
	NetFlow* CFGPMCSRPOWERSTATE; // OUTPUT
	NetFlow* CFGPMRCVASREQL1N; // OUTPUT
	NetFlow* CFGPMRCVENTERL1N; // OUTPUT
	NetFlow* CFGPMRCVENTERL23N; // OUTPUT
	NetFlow* CFGPMRCVREQACKN; // OUTPUT
	NetFlow* CFGRDWRDONEN; // OUTPUT
	NetFlow* CFGSLOTCONTROLELECTROMECHILCTLPULSE; // OUTPUT
	NetFlow* CFGTRANSACTION; // OUTPUT
	NetFlow* CFGTRANSACTIONADDR; // OUTPUT
	NetFlow* CFGTRANSACTIONTYPE; // OUTPUT
	NetFlow* CFGVCTCVCMAP; // OUTPUT
	NetFlow* DBGSCLRA; // OUTPUT
	NetFlow* DBGSCLRB; // OUTPUT
	NetFlow* DBGSCLRC; // OUTPUT
	NetFlow* DBGSCLRD; // OUTPUT
	NetFlow* DBGSCLRE; // OUTPUT
	NetFlow* DBGSCLRF; // OUTPUT
	NetFlow* DBGSCLRG; // OUTPUT
	NetFlow* DBGSCLRH; // OUTPUT
	NetFlow* DBGSCLRI; // OUTPUT
	NetFlow* DBGSCLRJ; // OUTPUT
	NetFlow* DBGSCLRK; // OUTPUT
	NetFlow* DBGVECA; // OUTPUT
	NetFlow* DBGVECB; // OUTPUT
	NetFlow* DBGVECC; // OUTPUT
	NetFlow* DRPDO; // OUTPUT
	NetFlow* DRPDRDY; // OUTPUT
	NetFlow* LL2BADDLLPERRN; // OUTPUT
	NetFlow* LL2BADTLPERRN; // OUTPUT
	NetFlow* LL2PROTOCOLERRN; // OUTPUT
	NetFlow* LL2REPLAYROERRN; // OUTPUT
	NetFlow* LL2REPLAYTOERRN; // OUTPUT
	NetFlow* LL2SUSPENDOKN; // OUTPUT
	NetFlow* LL2TFCINIT1SEQN; // OUTPUT
	NetFlow* LL2TFCINIT2SEQN; // OUTPUT
	NetFlow* LNKCLKEN; // OUTPUT
	NetFlow* MIMRXRADDR; // OUTPUT
	NetFlow* MIMRXRCE; // OUTPUT
	NetFlow* MIMRXREN; // OUTPUT
	NetFlow* MIMRXWADDR; // OUTPUT
	NetFlow* MIMRXWDATA; // OUTPUT
	NetFlow* MIMRXWEN; // OUTPUT
	NetFlow* MIMTXRADDR; // OUTPUT
	NetFlow* MIMTXRCE; // OUTPUT
	NetFlow* MIMTXREN; // OUTPUT
	NetFlow* MIMTXWADDR; // OUTPUT
	NetFlow* MIMTXWDATA; // OUTPUT
	NetFlow* MIMTXWEN; // OUTPUT
	NetFlow* PIPERX0POLARITY; // OUTPUT
	NetFlow* PIPERX1POLARITY; // OUTPUT
	NetFlow* PIPERX2POLARITY; // OUTPUT
	NetFlow* PIPERX3POLARITY; // OUTPUT
	NetFlow* PIPERX4POLARITY; // OUTPUT
	NetFlow* PIPERX5POLARITY; // OUTPUT
	NetFlow* PIPERX6POLARITY; // OUTPUT
	NetFlow* PIPERX7POLARITY; // OUTPUT
	NetFlow* PIPETX0CHARISK; // OUTPUT
	NetFlow* PIPETX0COMPLIANCE; // OUTPUT
	NetFlow* PIPETX0DATA; // OUTPUT
	NetFlow* PIPETX0ELECIDLE; // OUTPUT
	NetFlow* PIPETX0POWERDOWN; // OUTPUT
	NetFlow* PIPETX1CHARISK; // OUTPUT
	NetFlow* PIPETX1COMPLIANCE; // OUTPUT
	NetFlow* PIPETX1DATA; // OUTPUT
	NetFlow* PIPETX1ELECIDLE; // OUTPUT
	NetFlow* PIPETX1POWERDOWN; // OUTPUT
	NetFlow* PIPETX2CHARISK; // OUTPUT
	NetFlow* PIPETX2COMPLIANCE; // OUTPUT
	NetFlow* PIPETX2DATA; // OUTPUT
	NetFlow* PIPETX2ELECIDLE; // OUTPUT
	NetFlow* PIPETX2POWERDOWN; // OUTPUT
	NetFlow* PIPETX3CHARISK; // OUTPUT
	NetFlow* PIPETX3COMPLIANCE; // OUTPUT
	NetFlow* PIPETX3DATA; // OUTPUT
	NetFlow* PIPETX3ELECIDLE; // OUTPUT
	NetFlow* PIPETX3POWERDOWN; // OUTPUT
	NetFlow* PIPETX4CHARISK; // OUTPUT
	NetFlow* PIPETX4COMPLIANCE; // OUTPUT
	NetFlow* PIPETX4DATA; // OUTPUT
	NetFlow* PIPETX4ELECIDLE; // OUTPUT
	NetFlow* PIPETX4POWERDOWN; // OUTPUT
	NetFlow* PIPETX5CHARISK; // OUTPUT
	NetFlow* PIPETX5COMPLIANCE; // OUTPUT
	NetFlow* PIPETX5DATA; // OUTPUT
	NetFlow* PIPETX5ELECIDLE; // OUTPUT
	NetFlow* PIPETX5POWERDOWN; // OUTPUT
	NetFlow* PIPETX6CHARISK; // OUTPUT
	NetFlow* PIPETX6COMPLIANCE; // OUTPUT
	NetFlow* PIPETX6DATA; // OUTPUT
	NetFlow* PIPETX6ELECIDLE; // OUTPUT
	NetFlow* PIPETX6POWERDOWN; // OUTPUT
	NetFlow* PIPETX7CHARISK; // OUTPUT
	NetFlow* PIPETX7COMPLIANCE; // OUTPUT
	NetFlow* PIPETX7DATA; // OUTPUT
	NetFlow* PIPETX7ELECIDLE; // OUTPUT
	NetFlow* PIPETX7POWERDOWN; // OUTPUT
	NetFlow* PIPETXDEEMPH; // OUTPUT
	NetFlow* PIPETXMARGIN; // OUTPUT
	NetFlow* PIPETXRATE; // OUTPUT
	NetFlow* PIPETXRCVRDET; // OUTPUT
	NetFlow* PIPETXRESET; // OUTPUT
	NetFlow* PL2LINKUPN; // OUTPUT
	NetFlow* PL2RECEIVERERRN; // OUTPUT
	NetFlow* PL2RECOVERYN; // OUTPUT
	NetFlow* PL2RXELECIDLE; // OUTPUT
	NetFlow* PL2SUSPENDOK; // OUTPUT
	NetFlow* PLDBGVEC; // OUTPUT
	NetFlow* PLINITIALLINKWIDTH; // OUTPUT
	NetFlow* PLLANEREVERSALMODE; // OUTPUT
	NetFlow* PLLINKGEN2CAP; // OUTPUT
	NetFlow* PLLINKPARTNERGEN2SUPPORTED; // OUTPUT
	NetFlow* PLLINKUPCFGCAP; // OUTPUT
	NetFlow* PLLTSSMSTATE; // OUTPUT
	NetFlow* PLPHYLNKUPN; // OUTPUT
	NetFlow* PLRECEIVEDHOTRST; // OUTPUT
	NetFlow* PLRXPMSTATE; // OUTPUT
	NetFlow* PLSELLNKRATE; // OUTPUT
	NetFlow* PLSELLNKWIDTH; // OUTPUT
	NetFlow* PLTXPMSTATE; // OUTPUT
	NetFlow* RECEIVEDFUNCLVLRSTN; // OUTPUT
	NetFlow* TL2ASPMSUSPENDCREDITCHECKOKN; // OUTPUT
	NetFlow* TL2ASPMSUSPENDREQN; // OUTPUT
	NetFlow* TL2PPMSUSPENDOKN; // OUTPUT
	NetFlow* TRNFCCPLD; // OUTPUT
	NetFlow* TRNFCCPLH; // OUTPUT
	NetFlow* TRNFCNPD; // OUTPUT
	NetFlow* TRNFCNPH; // OUTPUT
	NetFlow* TRNFCPD; // OUTPUT
	NetFlow* TRNFCPH; // OUTPUT
	NetFlow* TRNLNKUPN; // OUTPUT
	NetFlow* TRNRBARHITN; // OUTPUT
	NetFlow* TRNRD; // OUTPUT
	NetFlow* TRNRDLLPDATA; // OUTPUT
	NetFlow* TRNRDLLPSRCRDYN; // OUTPUT
	NetFlow* TRNRECRCERRN; // OUTPUT
	NetFlow* TRNREOFN; // OUTPUT
	NetFlow* TRNRERRFWDN; // OUTPUT
	NetFlow* TRNRREMN; // OUTPUT
	NetFlow* TRNRSOFN; // OUTPUT
	NetFlow* TRNRSRCDSCN; // OUTPUT
	NetFlow* TRNRSRCRDYN; // OUTPUT
	NetFlow* TRNTBUFAV; // OUTPUT
	NetFlow* TRNTCFGREQN; // OUTPUT
	NetFlow* TRNTDLLPDSTRDYN; // OUTPUT
	NetFlow* TRNTDSTRDYN; // OUTPUT
	NetFlow* TRNTERRDROPN; // OUTPUT
	NetFlow* USERRSTN; // OUTPUT
	NetFlow* CFGBYTEENN; // INPUT
	NetFlow* CFGDI; // INPUT
	NetFlow* CFGDSBUSNUMBER; // INPUT
	NetFlow* CFGDSDEVICENUMBER; // INPUT
	NetFlow* CFGDSFUNCTIONNUMBER; // INPUT
	NetFlow* CFGDSN; // INPUT
	NetFlow* CFGDWADDR; // INPUT
	NetFlow* CFGERRACSN; // INPUT
	NetFlow* CFGERRAERHEADERLOG; // INPUT
	NetFlow* CFGERRCORN; // INPUT
	NetFlow* CFGERRCPLABORTN; // INPUT
	NetFlow* CFGERRCPLTIMEOUTN; // INPUT
	NetFlow* CFGERRCPLUNEXPECTN; // INPUT
	NetFlow* CFGERRECRCN; // INPUT
	NetFlow* CFGERRLOCKEDN; // INPUT
	NetFlow* CFGERRPOSTEDN; // INPUT
	NetFlow* CFGERRTLPCPLHEADER; // INPUT
	NetFlow* CFGERRURN; // INPUT
	NetFlow* CFGINTERRUPTASSERTN; // INPUT
	NetFlow* CFGINTERRUPTDI; // INPUT
	NetFlow* CFGINTERRUPTN; // INPUT
	NetFlow* CFGPMDIRECTASPML1N; // INPUT
	NetFlow* CFGPMSENDPMACKN; // INPUT
	NetFlow* CFGPMSENDPMETON; // INPUT
	NetFlow* CFGPMSENDPMNAKN; // INPUT
	NetFlow* CFGPMTURNOFFOKN; // INPUT
	NetFlow* CFGPMWAKEN; // INPUT
	NetFlow* CFGPORTNUMBER; // INPUT
	NetFlow* CFGRDENN; // INPUT
	NetFlow* CFGTRNPENDINGN; // INPUT
	NetFlow* CFGWRENN; // INPUT
	NetFlow* CFGWRREADONLYN; // INPUT
	NetFlow* CFGWRRW1CASRWN; // INPUT
	NetFlow* CMRSTN; // INPUT
	NetFlow* CMSTICKYRSTN; // INPUT
	NetFlow* DBGMODE; // INPUT
	NetFlow* DBGSUBMODE; // INPUT
	NetFlow* DLRSTN; // INPUT
	NetFlow* DRPCLK; // INPUT
	NetFlow* DRPDADDR; // INPUT
	NetFlow* DRPDEN; // INPUT
	NetFlow* DRPDI; // INPUT
	NetFlow* DRPDWE; // INPUT
	NetFlow* FUNCLVLRSTN; // INPUT
	NetFlow* LL2SENDASREQL1N; // INPUT
	NetFlow* LL2SENDENTERL1N; // INPUT
	NetFlow* LL2SENDENTERL23N; // INPUT
	NetFlow* LL2SUSPENDNOWN; // INPUT
	NetFlow* LL2TLPRCVN; // INPUT
	NetFlow* MIMRXRDATA; // INPUT
	NetFlow* MIMTXRDATA; // INPUT
	NetFlow* PIPECLK; // INPUT
	NetFlow* PIPERX0CHANISALIGNED; // INPUT
	NetFlow* PIPERX0CHARISK; // INPUT
	NetFlow* PIPERX0DATA; // INPUT
	NetFlow* PIPERX0ELECIDLE; // INPUT
	NetFlow* PIPERX0PHYSTATUS; // INPUT
	NetFlow* PIPERX0STATUS; // INPUT
	NetFlow* PIPERX0VALID; // INPUT
	NetFlow* PIPERX1CHANISALIGNED; // INPUT
	NetFlow* PIPERX1CHARISK; // INPUT
	NetFlow* PIPERX1DATA; // INPUT
	NetFlow* PIPERX1ELECIDLE; // INPUT
	NetFlow* PIPERX1PHYSTATUS; // INPUT
	NetFlow* PIPERX1STATUS; // INPUT
	NetFlow* PIPERX1VALID; // INPUT
	NetFlow* PIPERX2CHANISALIGNED; // INPUT
	NetFlow* PIPERX2CHARISK; // INPUT
	NetFlow* PIPERX2DATA; // INPUT
	NetFlow* PIPERX2ELECIDLE; // INPUT
	NetFlow* PIPERX2PHYSTATUS; // INPUT
	NetFlow* PIPERX2STATUS; // INPUT
	NetFlow* PIPERX2VALID; // INPUT
	NetFlow* PIPERX3CHANISALIGNED; // INPUT
	NetFlow* PIPERX3CHARISK; // INPUT
	NetFlow* PIPERX3DATA; // INPUT
	NetFlow* PIPERX3ELECIDLE; // INPUT
	NetFlow* PIPERX3PHYSTATUS; // INPUT
	NetFlow* PIPERX3STATUS; // INPUT
	NetFlow* PIPERX3VALID; // INPUT
	NetFlow* PIPERX4CHANISALIGNED; // INPUT
	NetFlow* PIPERX4CHARISK; // INPUT
	NetFlow* PIPERX4DATA; // INPUT
	NetFlow* PIPERX4ELECIDLE; // INPUT
	NetFlow* PIPERX4PHYSTATUS; // INPUT
	NetFlow* PIPERX4STATUS; // INPUT
	NetFlow* PIPERX4VALID; // INPUT
	NetFlow* PIPERX5CHANISALIGNED; // INPUT
	NetFlow* PIPERX5CHARISK; // INPUT
	NetFlow* PIPERX5DATA; // INPUT
	NetFlow* PIPERX5ELECIDLE; // INPUT
	NetFlow* PIPERX5PHYSTATUS; // INPUT
	NetFlow* PIPERX5STATUS; // INPUT
	NetFlow* PIPERX5VALID; // INPUT
	NetFlow* PIPERX6CHANISALIGNED; // INPUT
	NetFlow* PIPERX6CHARISK; // INPUT
	NetFlow* PIPERX6DATA; // INPUT
	NetFlow* PIPERX6ELECIDLE; // INPUT
	NetFlow* PIPERX6PHYSTATUS; // INPUT
	NetFlow* PIPERX6STATUS; // INPUT
	NetFlow* PIPERX6VALID; // INPUT
	NetFlow* PIPERX7CHANISALIGNED; // INPUT
	NetFlow* PIPERX7CHARISK; // INPUT
	NetFlow* PIPERX7DATA; // INPUT
	NetFlow* PIPERX7ELECIDLE; // INPUT
	NetFlow* PIPERX7PHYSTATUS; // INPUT
	NetFlow* PIPERX7STATUS; // INPUT
	NetFlow* PIPERX7VALID; // INPUT
	NetFlow* PL2DIRECTEDLSTATE; // INPUT
	NetFlow* PLDBGMODE; // INPUT
	NetFlow* PLDIRECTEDLINKAUTON; // INPUT
	NetFlow* PLDIRECTEDLINKCHANGE; // INPUT
	NetFlow* PLDIRECTEDLINKSPEED; // INPUT
	NetFlow* PLDIRECTEDLINKWIDTH; // INPUT
	NetFlow* PLDOWNSTREAMDEEMPHSOURCE; // INPUT
	NetFlow* PLRSTN; // INPUT
	NetFlow* PLTRANSMITHOTRST; // INPUT
	NetFlow* PLUPSTREAMPREFERDEEMPH; // INPUT
	NetFlow* SYSRSTN; // INPUT
	NetFlow* TL2ASPMSUSPENDCREDITCHECKN; // INPUT
	NetFlow* TL2PPMSUSPENDREQN; // INPUT
	NetFlow* TLRSTN; // INPUT
	NetFlow* TRNFCSEL; // INPUT
	NetFlow* TRNRDSTRDYN; // INPUT
	NetFlow* TRNRNPOKN; // INPUT
	NetFlow* TRNTCFGGNTN; // INPUT
	NetFlow* TRNTD; // INPUT
	NetFlow* TRNTDLLPDATA; // INPUT
	NetFlow* TRNTDLLPSRCRDYN; // INPUT
	NetFlow* TRNTECRCGENN; // INPUT
	NetFlow* TRNTEOFN; // INPUT
	NetFlow* TRNTERRFWDN; // INPUT
	NetFlow* TRNTREMN; // INPUT
	NetFlow* TRNTSOFN; // INPUT
	NetFlow* TRNTSRCDSCN; // INPUT
	NetFlow* TRNTSRCRDYN; // INPUT
	NetFlow* TRNTSTRN; // INPUT
	NetFlow* USERCLK; // INPUT
	
	prim_class_X_PCIE_2_0(
		//Verilog Parameters:
		int LOC, // Default: "UNPLACED"
		int AER_BASE_PTR, // Default: 12'h128
		int AER_CAP_ECRC_CHECK_CAPABLE, // Default: "FALSE"
		int AER_CAP_ECRC_GEN_CAPABLE, // Default: "FALSE"
		int AER_CAP_ID, // Default: 16'h0001
		int AER_CAP_INT_MSG_NUM_MSI, // Default: 5'h0A
		int AER_CAP_INT_MSG_NUM_MSIX, // Default: 5'h15
		int AER_CAP_NEXTPTR, // Default: 12'h160
		int AER_CAP_ON, // Default: "FALSE"
		int AER_CAP_PERMIT_ROOTERR_UPDATE, // Default: "TRUE"
		int AER_CAP_VERSION, // Default: 4'h1
		int ALLOW_X8_GEN2, // Default: "FALSE"
		int BAR0, // Default: 32'hFFFFFF00
		int BAR1, // Default: 32'hFFFF0000
		int BAR2, // Default: 32'hFFFF000C
		int BAR3, // Default: 32'hFFFFFFFF
		int BAR4, // Default: 32'h00000000
		int BAR5, // Default: 32'h00000000
		int CAPABILITIES_PTR, // Default: 8'h40
		int CARDBUS_CIS_POINTER, // Default: 32'h00000000
		int CLASS_CODE, // Default: 24'h000000
		int CMD_INTX_IMPLEMENTED, // Default: "TRUE"
		int CPL_TIMEOUT_DISABLE_SUPPORTED, // Default: "FALSE"
		int CPL_TIMEOUT_RANGES_SUPPORTED, // Default: 4'h0
		int CRM_MODULE_RSTS, // Default: 7'h00
		int DEVICE_ID, // Default: 16'h0007
		int DEV_CAP_ENABLE_SLOT_PWR_LIMIT_SCALE, // Default: "TRUE"
		int DEV_CAP_ENABLE_SLOT_PWR_LIMIT_VALUE, // Default: "TRUE"
		int DEV_CAP_ENDPOINT_L0S_LATENCY, // Default: 0
		int DEV_CAP_ENDPOINT_L1_LATENCY, // Default: 0
		int DEV_CAP_EXT_TAG_SUPPORTED, // Default: "TRUE"
		int DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE, // Default: "FALSE"
		int DEV_CAP_MAX_PAYLOAD_SUPPORTED, // Default: 2
		int DEV_CAP_PHANTOM_FUNCTIONS_SUPPORT, // Default: 0
		int DEV_CAP_ROLE_BASED_ERROR, // Default: "TRUE"
		int DEV_CAP_RSVD_14_12, // Default: 0
		int DEV_CAP_RSVD_17_16, // Default: 0
		int DEV_CAP_RSVD_31_29, // Default: 0
		int DEV_CONTROL_AUX_POWER_SUPPORTED, // Default: "FALSE"
		int DISABLE_ASPM_L1_TIMER, // Default: "FALSE"
		int DISABLE_BAR_FILTERING, // Default: "FALSE"
		int DISABLE_ID_CHECK, // Default: "FALSE"
		int DISABLE_LANE_REVERSAL, // Default: "FALSE"
		int DISABLE_RX_TC_FILTER, // Default: "FALSE"
		int DISABLE_SCRAMBLING, // Default: "FALSE"
		int DNSTREAM_LINK_NUM, // Default: 8'h00
		int DSN_BASE_PTR, // Default: 12'h100
		int DSN_CAP_ID, // Default: 16'h0003
		int DSN_CAP_NEXTPTR, // Default: 12'h000
		int DSN_CAP_ON, // Default: "TRUE"
		int DSN_CAP_VERSION, // Default: 4'h1
		int ENABLE_MSG_ROUTE, // Default: 11'h000
		int ENABLE_RX_TD_ECRC_TRIM, // Default: "FALSE"
		int ENTER_RVRY_EI_L0, // Default: "TRUE"
		int EXIT_LOOPBACK_ON_EI, // Default: "TRUE"
		int EXPANSION_ROM, // Default: 32'hFFFFF001
		int EXT_CFG_CAP_PTR, // Default: 6'h3F
		int EXT_CFG_XP_CAP_PTR, // Default: 10'h3FF
		int HEADER_TYPE, // Default: 8'h00
		int INFER_EI, // Default: 5'h00
		int INTERRUPT_PIN, // Default: 8'h01
		int IS_SWITCH, // Default: "FALSE"
		int LAST_CONFIG_DWORD, // Default: 10'h042
		int LINK_CAP_ASPM_SUPPORT, // Default: 1
		int LINK_CAP_CLOCK_POWER_MANAGEMENT, // Default: "FALSE"
		int LINK_CAP_DLL_LINK_ACTIVE_REPORTING_CAP, // Default: "FALSE"
		int LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN1, // Default: 7
		int LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN2, // Default: 7
		int LINK_CAP_L0S_EXIT_LATENCY_GEN1, // Default: 7
		int LINK_CAP_L0S_EXIT_LATENCY_GEN2, // Default: 7
		int LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN1, // Default: 7
		int LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN2, // Default: 7
		int LINK_CAP_L1_EXIT_LATENCY_GEN1, // Default: 7
		int LINK_CAP_L1_EXIT_LATENCY_GEN2, // Default: 7
		int LINK_CAP_LINK_BANDWIDTH_NOTIFICATION_CAP, // Default: "FALSE"
		int LINK_CAP_MAX_LINK_SPEED, // Default: 4'h1
		int LINK_CAP_MAX_LINK_WIDTH, // Default: 6'h08
		int LINK_CAP_RSVD_23_22, // Default: 0
		int LINK_CAP_SURPRISE_DOWN_ERROR_CAPABLE, // Default: "FALSE"
		int LINK_CONTROL_RCB, // Default: 0
		int LINK_CTRL2_DEEMPHASIS, // Default: "FALSE"
		int LINK_CTRL2_HW_AUTONOMOUS_SPEED_DISABLE, // Default: "FALSE"
		int LINK_CTRL2_TARGET_LINK_SPEED, // Default: 4'h2
		int LINK_STATUS_SLOT_CLOCK_CONFIG, // Default: "TRUE"
		int LL_ACK_TIMEOUT, // Default: 15'h0000
		int LL_ACK_TIMEOUT_EN, // Default: "FALSE"
		int LL_ACK_TIMEOUT_FUNC, // Default: 0
		int LL_REPLAY_TIMEOUT, // Default: 15'h0000
		int LL_REPLAY_TIMEOUT_EN, // Default: "FALSE"
		int LL_REPLAY_TIMEOUT_FUNC, // Default: 0
		int LTSSM_MAX_LINK_WIDTH, // Default: 6'h01
		int MSIX_BASE_PTR, // Default: 8'h9C
		int MSIX_CAP_ID, // Default: 8'h11
		int MSIX_CAP_NEXTPTR, // Default: 8'h00
		int MSIX_CAP_ON, // Default: "FALSE"
		int MSIX_CAP_PBA_BIR, // Default: 0
		int MSIX_CAP_PBA_OFFSET, // Default: 29'h00000050
		int MSIX_CAP_TABLE_BIR, // Default: 0
		int MSIX_CAP_TABLE_OFFSET, // Default: 29'h00000040
		int MSIX_CAP_TABLE_SIZE, // Default: 11'h000
		int MSI_BASE_PTR, // Default: 8'h48
		int MSI_CAP_64_BIT_ADDR_CAPABLE, // Default: "TRUE"
		int MSI_CAP_ID, // Default: 8'h05
		int MSI_CAP_MULTIMSGCAP, // Default: 0
		int MSI_CAP_MULTIMSG_EXTENSION, // Default: 0
		int MSI_CAP_NEXTPTR, // Default: 8'h60
		int MSI_CAP_ON, // Default: "FALSE"
		int MSI_CAP_PER_VECTOR_MASKING_CAPABLE, // Default: "TRUE"
		int N_FTS_COMCLK_GEN1, // Default: 255
		int N_FTS_COMCLK_GEN2, // Default: 255
		int N_FTS_GEN1, // Default: 255
		int N_FTS_GEN2, // Default: 255
		int PCIE_BASE_PTR, // Default: 8'h60
		int PCIE_CAP_CAPABILITY_ID, // Default: 8'h10
		int PCIE_CAP_CAPABILITY_VERSION, // Default: 4'h2
		int PCIE_CAP_DEVICE_PORT_TYPE, // Default: 4'h0
		int PCIE_CAP_INT_MSG_NUM, // Default: 5'h00
		int PCIE_CAP_NEXTPTR, // Default: 8'h00
		int PCIE_CAP_ON, // Default: "TRUE"
		int PCIE_CAP_RSVD_15_14, // Default: 0
		int PCIE_CAP_SLOT_IMPLEMENTED, // Default: "FALSE"
		int PCIE_REVISION, // Default: 2
		int PGL0_LANE, // Default: 0
		int PGL1_LANE, // Default: 1
		int PGL2_LANE, // Default: 2
		int PGL3_LANE, // Default: 3
		int PGL4_LANE, // Default: 4
		int PGL5_LANE, // Default: 5
		int PGL6_LANE, // Default: 6
		int PGL7_LANE, // Default: 7
		int PL_AUTO_CONFIG, // Default: 0
		int PL_FAST_TRAIN, // Default: "FALSE"
		int PM_BASE_PTR, // Default: 8'h40
		int PM_CAP_AUXCURRENT, // Default: 0
		int PM_CAP_D1SUPPORT, // Default: "TRUE"
		int PM_CAP_D2SUPPORT, // Default: "TRUE"
		int PM_CAP_DSI, // Default: "FALSE"
		int PM_CAP_ID, // Default: 8'h01
		int PM_CAP_NEXTPTR, // Default: 8'h48
		int PM_CAP_ON, // Default: "TRUE"
		int PM_CAP_PMESUPPORT, // Default: 5'h0F
		int PM_CAP_PME_CLOCK, // Default: "FALSE"
		int PM_CAP_RSVD_04, // Default: 0
		int PM_CAP_VERSION, // Default: 3
		int PM_CSR_B2B3, // Default: "FALSE"
		int PM_CSR_BPCCEN, // Default: "FALSE"
		int PM_CSR_NOSOFTRST, // Default: "TRUE"
		int PM_DATA0, // Default: 8'h01
		int PM_DATA1, // Default: 8'h01
		int PM_DATA2, // Default: 8'h01
		int PM_DATA3, // Default: 8'h01
		int PM_DATA4, // Default: 8'h01
		int PM_DATA5, // Default: 8'h01
		int PM_DATA6, // Default: 8'h01
		int PM_DATA7, // Default: 8'h01
		int PM_DATA_SCALE0, // Default: 2'h1
		int PM_DATA_SCALE1, // Default: 2'h1
		int PM_DATA_SCALE2, // Default: 2'h1
		int PM_DATA_SCALE3, // Default: 2'h1
		int PM_DATA_SCALE4, // Default: 2'h1
		int PM_DATA_SCALE5, // Default: 2'h1
		int PM_DATA_SCALE6, // Default: 2'h1
		int PM_DATA_SCALE7, // Default: 2'h1
		int RECRC_CHK, // Default: 0
		int RECRC_CHK_TRIM, // Default: "FALSE"
		int REVISION_ID, // Default: 8'h00
		int ROOT_CAP_CRS_SW_VISIBILITY, // Default: "FALSE"
		int SELECT_DLL_IF, // Default: "FALSE"
		int SIM_VERSION, // Default: "1.0"
		int SLOT_CAP_ATT_BUTTON_PRESENT, // Default: "FALSE"
		int SLOT_CAP_ATT_INDICATOR_PRESENT, // Default: "FALSE"
		int SLOT_CAP_ELEC_INTERLOCK_PRESENT, // Default: "FALSE"
		int SLOT_CAP_HOTPLUG_CAPABLE, // Default: "FALSE"
		int SLOT_CAP_HOTPLUG_SURPRISE, // Default: "FALSE"
		int SLOT_CAP_MRL_SENSOR_PRESENT, // Default: "FALSE"
		int SLOT_CAP_NO_CMD_COMPLETED_SUPPORT, // Default: "FALSE"
		int SLOT_CAP_PHYSICAL_SLOT_NUM, // Default: 13'h0000
		int SLOT_CAP_POWER_CONTROLLER_PRESENT, // Default: "FALSE"
		int SLOT_CAP_POWER_INDICATOR_PRESENT, // Default: "FALSE"
		int SLOT_CAP_SLOT_POWER_LIMIT_SCALE, // Default: 0
		int SLOT_CAP_SLOT_POWER_LIMIT_VALUE, // Default: 8'h00
		int SPARE_BIT0, // Default: 0
		int SPARE_BIT1, // Default: 0
		int SPARE_BIT2, // Default: 0
		int SPARE_BIT3, // Default: 0
		int SPARE_BIT4, // Default: 0
		int SPARE_BIT5, // Default: 0
		int SPARE_BIT6, // Default: 0
		int SPARE_BIT7, // Default: 0
		int SPARE_BIT8, // Default: 0
		int SPARE_BYTE0, // Default: 8'h00
		int SPARE_BYTE1, // Default: 8'h00
		int SPARE_BYTE2, // Default: 8'h00
		int SPARE_BYTE3, // Default: 8'h00
		int SPARE_WORD0, // Default: 32'h00000000
		int SPARE_WORD1, // Default: 32'h00000000
		int SPARE_WORD2, // Default: 32'h00000000
		int SPARE_WORD3, // Default: 32'h00000000
		int SUBSYSTEM_ID, // Default: 16'h0007
		int SUBSYSTEM_VENDOR_ID, // Default: 16'h10EE
		int TL_RBYPASS, // Default: "FALSE"
		int TL_RX_RAM_RADDR_LATENCY, // Default: 0
		int TL_RX_RAM_RDATA_LATENCY, // Default: 2
		int TL_RX_RAM_WRITE_LATENCY, // Default: 0
		int TL_TFC_DISABLE, // Default: "FALSE"
		int TL_TX_CHECKS_DISABLE, // Default: "FALSE"
		int TL_TX_RAM_RADDR_LATENCY, // Default: 0
		int TL_TX_RAM_RDATA_LATENCY, // Default: 2
		int TL_TX_RAM_WRITE_LATENCY, // Default: 0
		int UPCONFIG_CAPABLE, // Default: "TRUE"
		int UPSTREAM_FACING, // Default: "TRUE"
		int UR_INV_REQ, // Default: "TRUE"
		int USER_CLK_FREQ, // Default: 3
		int VC0_CPL_INFINITE, // Default: "TRUE"
		int VC0_RX_RAM_LIMIT, // Default: 13'h03FF
		int VC0_TOTAL_CREDITS_CD, // Default: 127
		int VC0_TOTAL_CREDITS_CH, // Default: 31
		int VC0_TOTAL_CREDITS_NPH, // Default: 12
		int VC0_TOTAL_CREDITS_PD, // Default: 288
		int VC0_TOTAL_CREDITS_PH, // Default: 32
		int VC0_TX_LASTPACKET, // Default: 31
		int VC_BASE_PTR, // Default: 12'h10C
		int VC_CAP_ID, // Default: 16'h0002
		int VC_CAP_NEXTPTR, // Default: 12'h000
		int VC_CAP_ON, // Default: "FALSE"
		int VC_CAP_REJECT_SNOOP_TRANSACTIONS, // Default: "FALSE"
		int VC_CAP_VERSION, // Default: 4'h1
		int VENDOR_ID, // Default: 16'h10EE
		int VSEC_BASE_PTR, // Default: 12'h160
		int VSEC_CAP_HDR_ID, // Default: 16'h1234
		int VSEC_CAP_HDR_LENGTH, // Default: 12'h018
		int VSEC_CAP_HDR_REVISION, // Default: 4'h1
		int VSEC_CAP_ID, // Default: 16'h000B
		int VSEC_CAP_IS_LINK_VISIBLE, // Default: "TRUE"
		int VSEC_CAP_NEXTPTR, // Default: 12'h000
		int VSEC_CAP_ON, // Default: "FALSE"
		int VSEC_CAP_VERSION, // Default: 4'h1
		//Verilog Ports in definition order:
		NetFlow* CFGAERECRCCHECKEN, // OUTPUT
		NetFlow* CFGAERECRCGENEN, // OUTPUT
		NetFlow* CFGCOMMANDBUSMASTERENABLE, // OUTPUT
		NetFlow* CFGCOMMANDINTERRUPTDISABLE, // OUTPUT
		NetFlow* CFGCOMMANDIOENABLE, // OUTPUT
		NetFlow* CFGCOMMANDMEMENABLE, // OUTPUT
		NetFlow* CFGCOMMANDSERREN, // OUTPUT
		NetFlow* CFGDEVCONTROL2CPLTIMEOUTDIS, // OUTPUT
		NetFlow* CFGDEVCONTROL2CPLTIMEOUTVAL, // OUTPUT
		NetFlow* CFGDEVCONTROLAUXPOWEREN, // OUTPUT
		NetFlow* CFGDEVCONTROLCORRERRREPORTINGEN, // OUTPUT
		NetFlow* CFGDEVCONTROLENABLERO, // OUTPUT
		NetFlow* CFGDEVCONTROLEXTTAGEN, // OUTPUT
		NetFlow* CFGDEVCONTROLFATALERRREPORTINGEN, // OUTPUT
		NetFlow* CFGDEVCONTROLMAXPAYLOAD, // OUTPUT
		NetFlow* CFGDEVCONTROLMAXREADREQ, // OUTPUT
		NetFlow* CFGDEVCONTROLNONFATALREPORTINGEN, // OUTPUT
		NetFlow* CFGDEVCONTROLNOSNOOPEN, // OUTPUT
		NetFlow* CFGDEVCONTROLPHANTOMEN, // OUTPUT
		NetFlow* CFGDEVCONTROLURERRREPORTINGEN, // OUTPUT
		NetFlow* CFGDEVSTATUSCORRERRDETECTED, // OUTPUT
		NetFlow* CFGDEVSTATUSFATALERRDETECTED, // OUTPUT
		NetFlow* CFGDEVSTATUSNONFATALERRDETECTED, // OUTPUT
		NetFlow* CFGDEVSTATUSURDETECTED, // OUTPUT
		NetFlow* CFGDO, // OUTPUT
		NetFlow* CFGERRAERHEADERLOGSETN, // OUTPUT
		NetFlow* CFGERRCPLRDYN, // OUTPUT
		NetFlow* CFGINTERRUPTDO, // OUTPUT
		NetFlow* CFGINTERRUPTMMENABLE, // OUTPUT
		NetFlow* CFGINTERRUPTMSIENABLE, // OUTPUT
		NetFlow* CFGINTERRUPTMSIXENABLE, // OUTPUT
		NetFlow* CFGINTERRUPTMSIXFM, // OUTPUT
		NetFlow* CFGINTERRUPTRDYN, // OUTPUT
		NetFlow* CFGLINKCONTROLASPMCONTROL, // OUTPUT
		NetFlow* CFGLINKCONTROLAUTOBANDWIDTHINTEN, // OUTPUT
		NetFlow* CFGLINKCONTROLBANDWIDTHINTEN, // OUTPUT
		NetFlow* CFGLINKCONTROLCLOCKPMEN, // OUTPUT
		NetFlow* CFGLINKCONTROLCOMMONCLOCK, // OUTPUT
		NetFlow* CFGLINKCONTROLEXTENDEDSYNC, // OUTPUT
		NetFlow* CFGLINKCONTROLHWAUTOWIDTHDIS, // OUTPUT
		NetFlow* CFGLINKCONTROLLINKDISABLE, // OUTPUT
		NetFlow* CFGLINKCONTROLRCB, // OUTPUT
		NetFlow* CFGLINKCONTROLRETRAINLINK, // OUTPUT
		NetFlow* CFGLINKSTATUSAUTOBANDWIDTHSTATUS, // OUTPUT
		NetFlow* CFGLINKSTATUSBANDWITHSTATUS, // OUTPUT
		NetFlow* CFGLINKSTATUSCURRENTSPEED, // OUTPUT
		NetFlow* CFGLINKSTATUSDLLACTIVE, // OUTPUT
		NetFlow* CFGLINKSTATUSLINKTRAINING, // OUTPUT
		NetFlow* CFGLINKSTATUSNEGOTIATEDWIDTH, // OUTPUT
		NetFlow* CFGMSGDATA, // OUTPUT
		NetFlow* CFGMSGRECEIVED, // OUTPUT
		NetFlow* CFGMSGRECEIVEDASSERTINTA, // OUTPUT
		NetFlow* CFGMSGRECEIVEDASSERTINTB, // OUTPUT
		NetFlow* CFGMSGRECEIVEDASSERTINTC, // OUTPUT
		NetFlow* CFGMSGRECEIVEDASSERTINTD, // OUTPUT
		NetFlow* CFGMSGRECEIVEDDEASSERTINTA, // OUTPUT
		NetFlow* CFGMSGRECEIVEDDEASSERTINTB, // OUTPUT
		NetFlow* CFGMSGRECEIVEDDEASSERTINTC, // OUTPUT
		NetFlow* CFGMSGRECEIVEDDEASSERTINTD, // OUTPUT
		NetFlow* CFGMSGRECEIVEDERRCOR, // OUTPUT
		NetFlow* CFGMSGRECEIVEDERRFATAL, // OUTPUT
		NetFlow* CFGMSGRECEIVEDERRNONFATAL, // OUTPUT
		NetFlow* CFGMSGRECEIVEDPMASNAK, // OUTPUT
		NetFlow* CFGMSGRECEIVEDPMETO, // OUTPUT
		NetFlow* CFGMSGRECEIVEDPMETOACK, // OUTPUT
		NetFlow* CFGMSGRECEIVEDPMPME, // OUTPUT
		NetFlow* CFGMSGRECEIVEDSETSLOTPOWERLIMIT, // OUTPUT
		NetFlow* CFGMSGRECEIVEDUNLOCK, // OUTPUT
		NetFlow* CFGPCIELINKSTATE, // OUTPUT
		NetFlow* CFGPMCSRPMEEN, // OUTPUT
		NetFlow* CFGPMCSRPMESTATUS, // OUTPUT
		NetFlow* CFGPMCSRPOWERSTATE, // OUTPUT
		NetFlow* CFGPMRCVASREQL1N, // OUTPUT
		NetFlow* CFGPMRCVENTERL1N, // OUTPUT
		NetFlow* CFGPMRCVENTERL23N, // OUTPUT
		NetFlow* CFGPMRCVREQACKN, // OUTPUT
		NetFlow* CFGRDWRDONEN, // OUTPUT
		NetFlow* CFGSLOTCONTROLELECTROMECHILCTLPULSE, // OUTPUT
		NetFlow* CFGTRANSACTION, // OUTPUT
		NetFlow* CFGTRANSACTIONADDR, // OUTPUT
		NetFlow* CFGTRANSACTIONTYPE, // OUTPUT
		NetFlow* CFGVCTCVCMAP, // OUTPUT
		NetFlow* DBGSCLRA, // OUTPUT
		NetFlow* DBGSCLRB, // OUTPUT
		NetFlow* DBGSCLRC, // OUTPUT
		NetFlow* DBGSCLRD, // OUTPUT
		NetFlow* DBGSCLRE, // OUTPUT
		NetFlow* DBGSCLRF, // OUTPUT
		NetFlow* DBGSCLRG, // OUTPUT
		NetFlow* DBGSCLRH, // OUTPUT
		NetFlow* DBGSCLRI, // OUTPUT
		NetFlow* DBGSCLRJ, // OUTPUT
		NetFlow* DBGSCLRK, // OUTPUT
		NetFlow* DBGVECA, // OUTPUT
		NetFlow* DBGVECB, // OUTPUT
		NetFlow* DBGVECC, // OUTPUT
		NetFlow* DRPDO, // OUTPUT
		NetFlow* DRPDRDY, // OUTPUT
		NetFlow* LL2BADDLLPERRN, // OUTPUT
		NetFlow* LL2BADTLPERRN, // OUTPUT
		NetFlow* LL2PROTOCOLERRN, // OUTPUT
		NetFlow* LL2REPLAYROERRN, // OUTPUT
		NetFlow* LL2REPLAYTOERRN, // OUTPUT
		NetFlow* LL2SUSPENDOKN, // OUTPUT
		NetFlow* LL2TFCINIT1SEQN, // OUTPUT
		NetFlow* LL2TFCINIT2SEQN, // OUTPUT
		NetFlow* LNKCLKEN, // OUTPUT
		NetFlow* MIMRXRADDR, // OUTPUT
		NetFlow* MIMRXRCE, // OUTPUT
		NetFlow* MIMRXREN, // OUTPUT
		NetFlow* MIMRXWADDR, // OUTPUT
		NetFlow* MIMRXWDATA, // OUTPUT
		NetFlow* MIMRXWEN, // OUTPUT
		NetFlow* MIMTXRADDR, // OUTPUT
		NetFlow* MIMTXRCE, // OUTPUT
		NetFlow* MIMTXREN, // OUTPUT
		NetFlow* MIMTXWADDR, // OUTPUT
		NetFlow* MIMTXWDATA, // OUTPUT
		NetFlow* MIMTXWEN, // OUTPUT
		NetFlow* PIPERX0POLARITY, // OUTPUT
		NetFlow* PIPERX1POLARITY, // OUTPUT
		NetFlow* PIPERX2POLARITY, // OUTPUT
		NetFlow* PIPERX3POLARITY, // OUTPUT
		NetFlow* PIPERX4POLARITY, // OUTPUT
		NetFlow* PIPERX5POLARITY, // OUTPUT
		NetFlow* PIPERX6POLARITY, // OUTPUT
		NetFlow* PIPERX7POLARITY, // OUTPUT
		NetFlow* PIPETX0CHARISK, // OUTPUT
		NetFlow* PIPETX0COMPLIANCE, // OUTPUT
		NetFlow* PIPETX0DATA, // OUTPUT
		NetFlow* PIPETX0ELECIDLE, // OUTPUT
		NetFlow* PIPETX0POWERDOWN, // OUTPUT
		NetFlow* PIPETX1CHARISK, // OUTPUT
		NetFlow* PIPETX1COMPLIANCE, // OUTPUT
		NetFlow* PIPETX1DATA, // OUTPUT
		NetFlow* PIPETX1ELECIDLE, // OUTPUT
		NetFlow* PIPETX1POWERDOWN, // OUTPUT
		NetFlow* PIPETX2CHARISK, // OUTPUT
		NetFlow* PIPETX2COMPLIANCE, // OUTPUT
		NetFlow* PIPETX2DATA, // OUTPUT
		NetFlow* PIPETX2ELECIDLE, // OUTPUT
		NetFlow* PIPETX2POWERDOWN, // OUTPUT
		NetFlow* PIPETX3CHARISK, // OUTPUT
		NetFlow* PIPETX3COMPLIANCE, // OUTPUT
		NetFlow* PIPETX3DATA, // OUTPUT
		NetFlow* PIPETX3ELECIDLE, // OUTPUT
		NetFlow* PIPETX3POWERDOWN, // OUTPUT
		NetFlow* PIPETX4CHARISK, // OUTPUT
		NetFlow* PIPETX4COMPLIANCE, // OUTPUT
		NetFlow* PIPETX4DATA, // OUTPUT
		NetFlow* PIPETX4ELECIDLE, // OUTPUT
		NetFlow* PIPETX4POWERDOWN, // OUTPUT
		NetFlow* PIPETX5CHARISK, // OUTPUT
		NetFlow* PIPETX5COMPLIANCE, // OUTPUT
		NetFlow* PIPETX5DATA, // OUTPUT
		NetFlow* PIPETX5ELECIDLE, // OUTPUT
		NetFlow* PIPETX5POWERDOWN, // OUTPUT
		NetFlow* PIPETX6CHARISK, // OUTPUT
		NetFlow* PIPETX6COMPLIANCE, // OUTPUT
		NetFlow* PIPETX6DATA, // OUTPUT
		NetFlow* PIPETX6ELECIDLE, // OUTPUT
		NetFlow* PIPETX6POWERDOWN, // OUTPUT
		NetFlow* PIPETX7CHARISK, // OUTPUT
		NetFlow* PIPETX7COMPLIANCE, // OUTPUT
		NetFlow* PIPETX7DATA, // OUTPUT
		NetFlow* PIPETX7ELECIDLE, // OUTPUT
		NetFlow* PIPETX7POWERDOWN, // OUTPUT
		NetFlow* PIPETXDEEMPH, // OUTPUT
		NetFlow* PIPETXMARGIN, // OUTPUT
		NetFlow* PIPETXRATE, // OUTPUT
		NetFlow* PIPETXRCVRDET, // OUTPUT
		NetFlow* PIPETXRESET, // OUTPUT
		NetFlow* PL2LINKUPN, // OUTPUT
		NetFlow* PL2RECEIVERERRN, // OUTPUT
		NetFlow* PL2RECOVERYN, // OUTPUT
		NetFlow* PL2RXELECIDLE, // OUTPUT
		NetFlow* PL2SUSPENDOK, // OUTPUT
		NetFlow* PLDBGVEC, // OUTPUT
		NetFlow* PLINITIALLINKWIDTH, // OUTPUT
		NetFlow* PLLANEREVERSALMODE, // OUTPUT
		NetFlow* PLLINKGEN2CAP, // OUTPUT
		NetFlow* PLLINKPARTNERGEN2SUPPORTED, // OUTPUT
		NetFlow* PLLINKUPCFGCAP, // OUTPUT
		NetFlow* PLLTSSMSTATE, // OUTPUT
		NetFlow* PLPHYLNKUPN, // OUTPUT
		NetFlow* PLRECEIVEDHOTRST, // OUTPUT
		NetFlow* PLRXPMSTATE, // OUTPUT
		NetFlow* PLSELLNKRATE, // OUTPUT
		NetFlow* PLSELLNKWIDTH, // OUTPUT
		NetFlow* PLTXPMSTATE, // OUTPUT
		NetFlow* RECEIVEDFUNCLVLRSTN, // OUTPUT
		NetFlow* TL2ASPMSUSPENDCREDITCHECKOKN, // OUTPUT
		NetFlow* TL2ASPMSUSPENDREQN, // OUTPUT
		NetFlow* TL2PPMSUSPENDOKN, // OUTPUT
		NetFlow* TRNFCCPLD, // OUTPUT
		NetFlow* TRNFCCPLH, // OUTPUT
		NetFlow* TRNFCNPD, // OUTPUT
		NetFlow* TRNFCNPH, // OUTPUT
		NetFlow* TRNFCPD, // OUTPUT
		NetFlow* TRNFCPH, // OUTPUT
		NetFlow* TRNLNKUPN, // OUTPUT
		NetFlow* TRNRBARHITN, // OUTPUT
		NetFlow* TRNRD, // OUTPUT
		NetFlow* TRNRDLLPDATA, // OUTPUT
		NetFlow* TRNRDLLPSRCRDYN, // OUTPUT
		NetFlow* TRNRECRCERRN, // OUTPUT
		NetFlow* TRNREOFN, // OUTPUT
		NetFlow* TRNRERRFWDN, // OUTPUT
		NetFlow* TRNRREMN, // OUTPUT
		NetFlow* TRNRSOFN, // OUTPUT
		NetFlow* TRNRSRCDSCN, // OUTPUT
		NetFlow* TRNRSRCRDYN, // OUTPUT
		NetFlow* TRNTBUFAV, // OUTPUT
		NetFlow* TRNTCFGREQN, // OUTPUT
		NetFlow* TRNTDLLPDSTRDYN, // OUTPUT
		NetFlow* TRNTDSTRDYN, // OUTPUT
		NetFlow* TRNTERRDROPN, // OUTPUT
		NetFlow* USERRSTN, // OUTPUT
		NetFlow* CFGBYTEENN, // INPUT
		NetFlow* CFGDI, // INPUT
		NetFlow* CFGDSBUSNUMBER, // INPUT
		NetFlow* CFGDSDEVICENUMBER, // INPUT
		NetFlow* CFGDSFUNCTIONNUMBER, // INPUT
		NetFlow* CFGDSN, // INPUT
		NetFlow* CFGDWADDR, // INPUT
		NetFlow* CFGERRACSN, // INPUT
		NetFlow* CFGERRAERHEADERLOG, // INPUT
		NetFlow* CFGERRCORN, // INPUT
		NetFlow* CFGERRCPLABORTN, // INPUT
		NetFlow* CFGERRCPLTIMEOUTN, // INPUT
		NetFlow* CFGERRCPLUNEXPECTN, // INPUT
		NetFlow* CFGERRECRCN, // INPUT
		NetFlow* CFGERRLOCKEDN, // INPUT
		NetFlow* CFGERRPOSTEDN, // INPUT
		NetFlow* CFGERRTLPCPLHEADER, // INPUT
		NetFlow* CFGERRURN, // INPUT
		NetFlow* CFGINTERRUPTASSERTN, // INPUT
		NetFlow* CFGINTERRUPTDI, // INPUT
		NetFlow* CFGINTERRUPTN, // INPUT
		NetFlow* CFGPMDIRECTASPML1N, // INPUT
		NetFlow* CFGPMSENDPMACKN, // INPUT
		NetFlow* CFGPMSENDPMETON, // INPUT
		NetFlow* CFGPMSENDPMNAKN, // INPUT
		NetFlow* CFGPMTURNOFFOKN, // INPUT
		NetFlow* CFGPMWAKEN, // INPUT
		NetFlow* CFGPORTNUMBER, // INPUT
		NetFlow* CFGRDENN, // INPUT
		NetFlow* CFGTRNPENDINGN, // INPUT
		NetFlow* CFGWRENN, // INPUT
		NetFlow* CFGWRREADONLYN, // INPUT
		NetFlow* CFGWRRW1CASRWN, // INPUT
		NetFlow* CMRSTN, // INPUT
		NetFlow* CMSTICKYRSTN, // INPUT
		NetFlow* DBGMODE, // INPUT
		NetFlow* DBGSUBMODE, // INPUT
		NetFlow* DLRSTN, // INPUT
		NetFlow* DRPCLK, // INPUT
		NetFlow* DRPDADDR, // INPUT
		NetFlow* DRPDEN, // INPUT
		NetFlow* DRPDI, // INPUT
		NetFlow* DRPDWE, // INPUT
		NetFlow* FUNCLVLRSTN, // INPUT
		NetFlow* LL2SENDASREQL1N, // INPUT
		NetFlow* LL2SENDENTERL1N, // INPUT
		NetFlow* LL2SENDENTERL23N, // INPUT
		NetFlow* LL2SUSPENDNOWN, // INPUT
		NetFlow* LL2TLPRCVN, // INPUT
		NetFlow* MIMRXRDATA, // INPUT
		NetFlow* MIMTXRDATA, // INPUT
		NetFlow* PIPECLK, // INPUT
		NetFlow* PIPERX0CHANISALIGNED, // INPUT
		NetFlow* PIPERX0CHARISK, // INPUT
		NetFlow* PIPERX0DATA, // INPUT
		NetFlow* PIPERX0ELECIDLE, // INPUT
		NetFlow* PIPERX0PHYSTATUS, // INPUT
		NetFlow* PIPERX0STATUS, // INPUT
		NetFlow* PIPERX0VALID, // INPUT
		NetFlow* PIPERX1CHANISALIGNED, // INPUT
		NetFlow* PIPERX1CHARISK, // INPUT
		NetFlow* PIPERX1DATA, // INPUT
		NetFlow* PIPERX1ELECIDLE, // INPUT
		NetFlow* PIPERX1PHYSTATUS, // INPUT
		NetFlow* PIPERX1STATUS, // INPUT
		NetFlow* PIPERX1VALID, // INPUT
		NetFlow* PIPERX2CHANISALIGNED, // INPUT
		NetFlow* PIPERX2CHARISK, // INPUT
		NetFlow* PIPERX2DATA, // INPUT
		NetFlow* PIPERX2ELECIDLE, // INPUT
		NetFlow* PIPERX2PHYSTATUS, // INPUT
		NetFlow* PIPERX2STATUS, // INPUT
		NetFlow* PIPERX2VALID, // INPUT
		NetFlow* PIPERX3CHANISALIGNED, // INPUT
		NetFlow* PIPERX3CHARISK, // INPUT
		NetFlow* PIPERX3DATA, // INPUT
		NetFlow* PIPERX3ELECIDLE, // INPUT
		NetFlow* PIPERX3PHYSTATUS, // INPUT
		NetFlow* PIPERX3STATUS, // INPUT
		NetFlow* PIPERX3VALID, // INPUT
		NetFlow* PIPERX4CHANISALIGNED, // INPUT
		NetFlow* PIPERX4CHARISK, // INPUT
		NetFlow* PIPERX4DATA, // INPUT
		NetFlow* PIPERX4ELECIDLE, // INPUT
		NetFlow* PIPERX4PHYSTATUS, // INPUT
		NetFlow* PIPERX4STATUS, // INPUT
		NetFlow* PIPERX4VALID, // INPUT
		NetFlow* PIPERX5CHANISALIGNED, // INPUT
		NetFlow* PIPERX5CHARISK, // INPUT
		NetFlow* PIPERX5DATA, // INPUT
		NetFlow* PIPERX5ELECIDLE, // INPUT
		NetFlow* PIPERX5PHYSTATUS, // INPUT
		NetFlow* PIPERX5STATUS, // INPUT
		NetFlow* PIPERX5VALID, // INPUT
		NetFlow* PIPERX6CHANISALIGNED, // INPUT
		NetFlow* PIPERX6CHARISK, // INPUT
		NetFlow* PIPERX6DATA, // INPUT
		NetFlow* PIPERX6ELECIDLE, // INPUT
		NetFlow* PIPERX6PHYSTATUS, // INPUT
		NetFlow* PIPERX6STATUS, // INPUT
		NetFlow* PIPERX6VALID, // INPUT
		NetFlow* PIPERX7CHANISALIGNED, // INPUT
		NetFlow* PIPERX7CHARISK, // INPUT
		NetFlow* PIPERX7DATA, // INPUT
		NetFlow* PIPERX7ELECIDLE, // INPUT
		NetFlow* PIPERX7PHYSTATUS, // INPUT
		NetFlow* PIPERX7STATUS, // INPUT
		NetFlow* PIPERX7VALID, // INPUT
		NetFlow* PL2DIRECTEDLSTATE, // INPUT
		NetFlow* PLDBGMODE, // INPUT
		NetFlow* PLDIRECTEDLINKAUTON, // INPUT
		NetFlow* PLDIRECTEDLINKCHANGE, // INPUT
		NetFlow* PLDIRECTEDLINKSPEED, // INPUT
		NetFlow* PLDIRECTEDLINKWIDTH, // INPUT
		NetFlow* PLDOWNSTREAMDEEMPHSOURCE, // INPUT
		NetFlow* PLRSTN, // INPUT
		NetFlow* PLTRANSMITHOTRST, // INPUT
		NetFlow* PLUPSTREAMPREFERDEEMPH, // INPUT
		NetFlow* SYSRSTN, // INPUT
		NetFlow* TL2ASPMSUSPENDCREDITCHECKN, // INPUT
		NetFlow* TL2PPMSUSPENDREQN, // INPUT
		NetFlow* TLRSTN, // INPUT
		NetFlow* TRNFCSEL, // INPUT
		NetFlow* TRNRDSTRDYN, // INPUT
		NetFlow* TRNRNPOKN, // INPUT
		NetFlow* TRNTCFGGNTN, // INPUT
		NetFlow* TRNTD, // INPUT
		NetFlow* TRNTDLLPDATA, // INPUT
		NetFlow* TRNTDLLPSRCRDYN, // INPUT
		NetFlow* TRNTECRCGENN, // INPUT
		NetFlow* TRNTEOFN, // INPUT
		NetFlow* TRNTERRFWDN, // INPUT
		NetFlow* TRNTREMN, // INPUT
		NetFlow* TRNTSOFN, // INPUT
		NetFlow* TRNTSRCDSCN, // INPUT
		NetFlow* TRNTSRCRDYN, // INPUT
		NetFlow* TRNTSTRN, // INPUT
		NetFlow* USERCLK // INPUT
		){
	
	// Assign parameters and ports: 
	//Verilog Parameters:
		this->LOC = LOC; // Default: "UNPLACED"
		this->AER_BASE_PTR = AER_BASE_PTR; // Default: 12'h128
		this->AER_CAP_ECRC_CHECK_CAPABLE = AER_CAP_ECRC_CHECK_CAPABLE; // Default: "FALSE"
		this->AER_CAP_ECRC_GEN_CAPABLE = AER_CAP_ECRC_GEN_CAPABLE; // Default: "FALSE"
		this->AER_CAP_ID = AER_CAP_ID; // Default: 16'h0001
		this->AER_CAP_INT_MSG_NUM_MSI = AER_CAP_INT_MSG_NUM_MSI; // Default: 5'h0A
		this->AER_CAP_INT_MSG_NUM_MSIX = AER_CAP_INT_MSG_NUM_MSIX; // Default: 5'h15
		this->AER_CAP_NEXTPTR = AER_CAP_NEXTPTR; // Default: 12'h160
		this->AER_CAP_ON = AER_CAP_ON; // Default: "FALSE"
		this->AER_CAP_PERMIT_ROOTERR_UPDATE = AER_CAP_PERMIT_ROOTERR_UPDATE; // Default: "TRUE"
		this->AER_CAP_VERSION = AER_CAP_VERSION; // Default: 4'h1
		this->ALLOW_X8_GEN2 = ALLOW_X8_GEN2; // Default: "FALSE"
		this->BAR0 = BAR0; // Default: 32'hFFFFFF00
		this->BAR1 = BAR1; // Default: 32'hFFFF0000
		this->BAR2 = BAR2; // Default: 32'hFFFF000C
		this->BAR3 = BAR3; // Default: 32'hFFFFFFFF
		this->BAR4 = BAR4; // Default: 32'h00000000
		this->BAR5 = BAR5; // Default: 32'h00000000
		this->CAPABILITIES_PTR = CAPABILITIES_PTR; // Default: 8'h40
		this->CARDBUS_CIS_POINTER = CARDBUS_CIS_POINTER; // Default: 32'h00000000
		this->CLASS_CODE = CLASS_CODE; // Default: 24'h000000
		this->CMD_INTX_IMPLEMENTED = CMD_INTX_IMPLEMENTED; // Default: "TRUE"
		this->CPL_TIMEOUT_DISABLE_SUPPORTED = CPL_TIMEOUT_DISABLE_SUPPORTED; // Default: "FALSE"
		this->CPL_TIMEOUT_RANGES_SUPPORTED = CPL_TIMEOUT_RANGES_SUPPORTED; // Default: 4'h0
		this->CRM_MODULE_RSTS = CRM_MODULE_RSTS; // Default: 7'h00
		this->DEVICE_ID = DEVICE_ID; // Default: 16'h0007
		this->DEV_CAP_ENABLE_SLOT_PWR_LIMIT_SCALE = DEV_CAP_ENABLE_SLOT_PWR_LIMIT_SCALE; // Default: "TRUE"
		this->DEV_CAP_ENABLE_SLOT_PWR_LIMIT_VALUE = DEV_CAP_ENABLE_SLOT_PWR_LIMIT_VALUE; // Default: "TRUE"
		this->DEV_CAP_ENDPOINT_L0S_LATENCY = DEV_CAP_ENDPOINT_L0S_LATENCY; // Default: 0
		this->DEV_CAP_ENDPOINT_L1_LATENCY = DEV_CAP_ENDPOINT_L1_LATENCY; // Default: 0
		this->DEV_CAP_EXT_TAG_SUPPORTED = DEV_CAP_EXT_TAG_SUPPORTED; // Default: "TRUE"
		this->DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE = DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE; // Default: "FALSE"
		this->DEV_CAP_MAX_PAYLOAD_SUPPORTED = DEV_CAP_MAX_PAYLOAD_SUPPORTED; // Default: 2
		this->DEV_CAP_PHANTOM_FUNCTIONS_SUPPORT = DEV_CAP_PHANTOM_FUNCTIONS_SUPPORT; // Default: 0
		this->DEV_CAP_ROLE_BASED_ERROR = DEV_CAP_ROLE_BASED_ERROR; // Default: "TRUE"
		this->DEV_CAP_RSVD_14_12 = DEV_CAP_RSVD_14_12; // Default: 0
		this->DEV_CAP_RSVD_17_16 = DEV_CAP_RSVD_17_16; // Default: 0
		this->DEV_CAP_RSVD_31_29 = DEV_CAP_RSVD_31_29; // Default: 0
		this->DEV_CONTROL_AUX_POWER_SUPPORTED = DEV_CONTROL_AUX_POWER_SUPPORTED; // Default: "FALSE"
		this->DISABLE_ASPM_L1_TIMER = DISABLE_ASPM_L1_TIMER; // Default: "FALSE"
		this->DISABLE_BAR_FILTERING = DISABLE_BAR_FILTERING; // Default: "FALSE"
		this->DISABLE_ID_CHECK = DISABLE_ID_CHECK; // Default: "FALSE"
		this->DISABLE_LANE_REVERSAL = DISABLE_LANE_REVERSAL; // Default: "FALSE"
		this->DISABLE_RX_TC_FILTER = DISABLE_RX_TC_FILTER; // Default: "FALSE"
		this->DISABLE_SCRAMBLING = DISABLE_SCRAMBLING; // Default: "FALSE"
		this->DNSTREAM_LINK_NUM = DNSTREAM_LINK_NUM; // Default: 8'h00
		this->DSN_BASE_PTR = DSN_BASE_PTR; // Default: 12'h100
		this->DSN_CAP_ID = DSN_CAP_ID; // Default: 16'h0003
		this->DSN_CAP_NEXTPTR = DSN_CAP_NEXTPTR; // Default: 12'h000
		this->DSN_CAP_ON = DSN_CAP_ON; // Default: "TRUE"
		this->DSN_CAP_VERSION = DSN_CAP_VERSION; // Default: 4'h1
		this->ENABLE_MSG_ROUTE = ENABLE_MSG_ROUTE; // Default: 11'h000
		this->ENABLE_RX_TD_ECRC_TRIM = ENABLE_RX_TD_ECRC_TRIM; // Default: "FALSE"
		this->ENTER_RVRY_EI_L0 = ENTER_RVRY_EI_L0; // Default: "TRUE"
		this->EXIT_LOOPBACK_ON_EI = EXIT_LOOPBACK_ON_EI; // Default: "TRUE"
		this->EXPANSION_ROM = EXPANSION_ROM; // Default: 32'hFFFFF001
		this->EXT_CFG_CAP_PTR = EXT_CFG_CAP_PTR; // Default: 6'h3F
		this->EXT_CFG_XP_CAP_PTR = EXT_CFG_XP_CAP_PTR; // Default: 10'h3FF
		this->HEADER_TYPE = HEADER_TYPE; // Default: 8'h00
		this->INFER_EI = INFER_EI; // Default: 5'h00
		this->INTERRUPT_PIN = INTERRUPT_PIN; // Default: 8'h01
		this->IS_SWITCH = IS_SWITCH; // Default: "FALSE"
		this->LAST_CONFIG_DWORD = LAST_CONFIG_DWORD; // Default: 10'h042
		this->LINK_CAP_ASPM_SUPPORT = LINK_CAP_ASPM_SUPPORT; // Default: 1
		this->LINK_CAP_CLOCK_POWER_MANAGEMENT = LINK_CAP_CLOCK_POWER_MANAGEMENT; // Default: "FALSE"
		this->LINK_CAP_DLL_LINK_ACTIVE_REPORTING_CAP = LINK_CAP_DLL_LINK_ACTIVE_REPORTING_CAP; // Default: "FALSE"
		this->LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN1 = LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN1; // Default: 7
		this->LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN2 = LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN2; // Default: 7
		this->LINK_CAP_L0S_EXIT_LATENCY_GEN1 = LINK_CAP_L0S_EXIT_LATENCY_GEN1; // Default: 7
		this->LINK_CAP_L0S_EXIT_LATENCY_GEN2 = LINK_CAP_L0S_EXIT_LATENCY_GEN2; // Default: 7
		this->LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN1 = LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN1; // Default: 7
		this->LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN2 = LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN2; // Default: 7
		this->LINK_CAP_L1_EXIT_LATENCY_GEN1 = LINK_CAP_L1_EXIT_LATENCY_GEN1; // Default: 7
		this->LINK_CAP_L1_EXIT_LATENCY_GEN2 = LINK_CAP_L1_EXIT_LATENCY_GEN2; // Default: 7
		this->LINK_CAP_LINK_BANDWIDTH_NOTIFICATION_CAP = LINK_CAP_LINK_BANDWIDTH_NOTIFICATION_CAP; // Default: "FALSE"
		this->LINK_CAP_MAX_LINK_SPEED = LINK_CAP_MAX_LINK_SPEED; // Default: 4'h1
		this->LINK_CAP_MAX_LINK_WIDTH = LINK_CAP_MAX_LINK_WIDTH; // Default: 6'h08
		this->LINK_CAP_RSVD_23_22 = LINK_CAP_RSVD_23_22; // Default: 0
		this->LINK_CAP_SURPRISE_DOWN_ERROR_CAPABLE = LINK_CAP_SURPRISE_DOWN_ERROR_CAPABLE; // Default: "FALSE"
		this->LINK_CONTROL_RCB = LINK_CONTROL_RCB; // Default: 0
		this->LINK_CTRL2_DEEMPHASIS = LINK_CTRL2_DEEMPHASIS; // Default: "FALSE"
		this->LINK_CTRL2_HW_AUTONOMOUS_SPEED_DISABLE = LINK_CTRL2_HW_AUTONOMOUS_SPEED_DISABLE; // Default: "FALSE"
		this->LINK_CTRL2_TARGET_LINK_SPEED = LINK_CTRL2_TARGET_LINK_SPEED; // Default: 4'h2
		this->LINK_STATUS_SLOT_CLOCK_CONFIG = LINK_STATUS_SLOT_CLOCK_CONFIG; // Default: "TRUE"
		this->LL_ACK_TIMEOUT = LL_ACK_TIMEOUT; // Default: 15'h0000
		this->LL_ACK_TIMEOUT_EN = LL_ACK_TIMEOUT_EN; // Default: "FALSE"
		this->LL_ACK_TIMEOUT_FUNC = LL_ACK_TIMEOUT_FUNC; // Default: 0
		this->LL_REPLAY_TIMEOUT = LL_REPLAY_TIMEOUT; // Default: 15'h0000
		this->LL_REPLAY_TIMEOUT_EN = LL_REPLAY_TIMEOUT_EN; // Default: "FALSE"
		this->LL_REPLAY_TIMEOUT_FUNC = LL_REPLAY_TIMEOUT_FUNC; // Default: 0
		this->LTSSM_MAX_LINK_WIDTH = LTSSM_MAX_LINK_WIDTH; // Default: 6'h01
		this->MSIX_BASE_PTR = MSIX_BASE_PTR; // Default: 8'h9C
		this->MSIX_CAP_ID = MSIX_CAP_ID; // Default: 8'h11
		this->MSIX_CAP_NEXTPTR = MSIX_CAP_NEXTPTR; // Default: 8'h00
		this->MSIX_CAP_ON = MSIX_CAP_ON; // Default: "FALSE"
		this->MSIX_CAP_PBA_BIR = MSIX_CAP_PBA_BIR; // Default: 0
		this->MSIX_CAP_PBA_OFFSET = MSIX_CAP_PBA_OFFSET; // Default: 29'h00000050
		this->MSIX_CAP_TABLE_BIR = MSIX_CAP_TABLE_BIR; // Default: 0
		this->MSIX_CAP_TABLE_OFFSET = MSIX_CAP_TABLE_OFFSET; // Default: 29'h00000040
		this->MSIX_CAP_TABLE_SIZE = MSIX_CAP_TABLE_SIZE; // Default: 11'h000
		this->MSI_BASE_PTR = MSI_BASE_PTR; // Default: 8'h48
		this->MSI_CAP_64_BIT_ADDR_CAPABLE = MSI_CAP_64_BIT_ADDR_CAPABLE; // Default: "TRUE"
		this->MSI_CAP_ID = MSI_CAP_ID; // Default: 8'h05
		this->MSI_CAP_MULTIMSGCAP = MSI_CAP_MULTIMSGCAP; // Default: 0
		this->MSI_CAP_MULTIMSG_EXTENSION = MSI_CAP_MULTIMSG_EXTENSION; // Default: 0
		this->MSI_CAP_NEXTPTR = MSI_CAP_NEXTPTR; // Default: 8'h60
		this->MSI_CAP_ON = MSI_CAP_ON; // Default: "FALSE"
		this->MSI_CAP_PER_VECTOR_MASKING_CAPABLE = MSI_CAP_PER_VECTOR_MASKING_CAPABLE; // Default: "TRUE"
		this->N_FTS_COMCLK_GEN1 = N_FTS_COMCLK_GEN1; // Default: 255
		this->N_FTS_COMCLK_GEN2 = N_FTS_COMCLK_GEN2; // Default: 255
		this->N_FTS_GEN1 = N_FTS_GEN1; // Default: 255
		this->N_FTS_GEN2 = N_FTS_GEN2; // Default: 255
		this->PCIE_BASE_PTR = PCIE_BASE_PTR; // Default: 8'h60
		this->PCIE_CAP_CAPABILITY_ID = PCIE_CAP_CAPABILITY_ID; // Default: 8'h10
		this->PCIE_CAP_CAPABILITY_VERSION = PCIE_CAP_CAPABILITY_VERSION; // Default: 4'h2
		this->PCIE_CAP_DEVICE_PORT_TYPE = PCIE_CAP_DEVICE_PORT_TYPE; // Default: 4'h0
		this->PCIE_CAP_INT_MSG_NUM = PCIE_CAP_INT_MSG_NUM; // Default: 5'h00
		this->PCIE_CAP_NEXTPTR = PCIE_CAP_NEXTPTR; // Default: 8'h00
		this->PCIE_CAP_ON = PCIE_CAP_ON; // Default: "TRUE"
		this->PCIE_CAP_RSVD_15_14 = PCIE_CAP_RSVD_15_14; // Default: 0
		this->PCIE_CAP_SLOT_IMPLEMENTED = PCIE_CAP_SLOT_IMPLEMENTED; // Default: "FALSE"
		this->PCIE_REVISION = PCIE_REVISION; // Default: 2
		this->PGL0_LANE = PGL0_LANE; // Default: 0
		this->PGL1_LANE = PGL1_LANE; // Default: 1
		this->PGL2_LANE = PGL2_LANE; // Default: 2
		this->PGL3_LANE = PGL3_LANE; // Default: 3
		this->PGL4_LANE = PGL4_LANE; // Default: 4
		this->PGL5_LANE = PGL5_LANE; // Default: 5
		this->PGL6_LANE = PGL6_LANE; // Default: 6
		this->PGL7_LANE = PGL7_LANE; // Default: 7
		this->PL_AUTO_CONFIG = PL_AUTO_CONFIG; // Default: 0
		this->PL_FAST_TRAIN = PL_FAST_TRAIN; // Default: "FALSE"
		this->PM_BASE_PTR = PM_BASE_PTR; // Default: 8'h40
		this->PM_CAP_AUXCURRENT = PM_CAP_AUXCURRENT; // Default: 0
		this->PM_CAP_D1SUPPORT = PM_CAP_D1SUPPORT; // Default: "TRUE"
		this->PM_CAP_D2SUPPORT = PM_CAP_D2SUPPORT; // Default: "TRUE"
		this->PM_CAP_DSI = PM_CAP_DSI; // Default: "FALSE"
		this->PM_CAP_ID = PM_CAP_ID; // Default: 8'h01
		this->PM_CAP_NEXTPTR = PM_CAP_NEXTPTR; // Default: 8'h48
		this->PM_CAP_ON = PM_CAP_ON; // Default: "TRUE"
		this->PM_CAP_PMESUPPORT = PM_CAP_PMESUPPORT; // Default: 5'h0F
		this->PM_CAP_PME_CLOCK = PM_CAP_PME_CLOCK; // Default: "FALSE"
		this->PM_CAP_RSVD_04 = PM_CAP_RSVD_04; // Default: 0
		this->PM_CAP_VERSION = PM_CAP_VERSION; // Default: 3
		this->PM_CSR_B2B3 = PM_CSR_B2B3; // Default: "FALSE"
		this->PM_CSR_BPCCEN = PM_CSR_BPCCEN; // Default: "FALSE"
		this->PM_CSR_NOSOFTRST = PM_CSR_NOSOFTRST; // Default: "TRUE"
		this->PM_DATA0 = PM_DATA0; // Default: 8'h01
		this->PM_DATA1 = PM_DATA1; // Default: 8'h01
		this->PM_DATA2 = PM_DATA2; // Default: 8'h01
		this->PM_DATA3 = PM_DATA3; // Default: 8'h01
		this->PM_DATA4 = PM_DATA4; // Default: 8'h01
		this->PM_DATA5 = PM_DATA5; // Default: 8'h01
		this->PM_DATA6 = PM_DATA6; // Default: 8'h01
		this->PM_DATA7 = PM_DATA7; // Default: 8'h01
		this->PM_DATA_SCALE0 = PM_DATA_SCALE0; // Default: 2'h1
		this->PM_DATA_SCALE1 = PM_DATA_SCALE1; // Default: 2'h1
		this->PM_DATA_SCALE2 = PM_DATA_SCALE2; // Default: 2'h1
		this->PM_DATA_SCALE3 = PM_DATA_SCALE3; // Default: 2'h1
		this->PM_DATA_SCALE4 = PM_DATA_SCALE4; // Default: 2'h1
		this->PM_DATA_SCALE5 = PM_DATA_SCALE5; // Default: 2'h1
		this->PM_DATA_SCALE6 = PM_DATA_SCALE6; // Default: 2'h1
		this->PM_DATA_SCALE7 = PM_DATA_SCALE7; // Default: 2'h1
		this->RECRC_CHK = RECRC_CHK; // Default: 0
		this->RECRC_CHK_TRIM = RECRC_CHK_TRIM; // Default: "FALSE"
		this->REVISION_ID = REVISION_ID; // Default: 8'h00
		this->ROOT_CAP_CRS_SW_VISIBILITY = ROOT_CAP_CRS_SW_VISIBILITY; // Default: "FALSE"
		this->SELECT_DLL_IF = SELECT_DLL_IF; // Default: "FALSE"
		this->SIM_VERSION = SIM_VERSION; // Default: "1.0"
		this->SLOT_CAP_ATT_BUTTON_PRESENT = SLOT_CAP_ATT_BUTTON_PRESENT; // Default: "FALSE"
		this->SLOT_CAP_ATT_INDICATOR_PRESENT = SLOT_CAP_ATT_INDICATOR_PRESENT; // Default: "FALSE"
		this->SLOT_CAP_ELEC_INTERLOCK_PRESENT = SLOT_CAP_ELEC_INTERLOCK_PRESENT; // Default: "FALSE"
		this->SLOT_CAP_HOTPLUG_CAPABLE = SLOT_CAP_HOTPLUG_CAPABLE; // Default: "FALSE"
		this->SLOT_CAP_HOTPLUG_SURPRISE = SLOT_CAP_HOTPLUG_SURPRISE; // Default: "FALSE"
		this->SLOT_CAP_MRL_SENSOR_PRESENT = SLOT_CAP_MRL_SENSOR_PRESENT; // Default: "FALSE"
		this->SLOT_CAP_NO_CMD_COMPLETED_SUPPORT = SLOT_CAP_NO_CMD_COMPLETED_SUPPORT; // Default: "FALSE"
		this->SLOT_CAP_PHYSICAL_SLOT_NUM = SLOT_CAP_PHYSICAL_SLOT_NUM; // Default: 13'h0000
		this->SLOT_CAP_POWER_CONTROLLER_PRESENT = SLOT_CAP_POWER_CONTROLLER_PRESENT; // Default: "FALSE"
		this->SLOT_CAP_POWER_INDICATOR_PRESENT = SLOT_CAP_POWER_INDICATOR_PRESENT; // Default: "FALSE"
		this->SLOT_CAP_SLOT_POWER_LIMIT_SCALE = SLOT_CAP_SLOT_POWER_LIMIT_SCALE; // Default: 0
		this->SLOT_CAP_SLOT_POWER_LIMIT_VALUE = SLOT_CAP_SLOT_POWER_LIMIT_VALUE; // Default: 8'h00
		this->SPARE_BIT0 = SPARE_BIT0; // Default: 0
		this->SPARE_BIT1 = SPARE_BIT1; // Default: 0
		this->SPARE_BIT2 = SPARE_BIT2; // Default: 0
		this->SPARE_BIT3 = SPARE_BIT3; // Default: 0
		this->SPARE_BIT4 = SPARE_BIT4; // Default: 0
		this->SPARE_BIT5 = SPARE_BIT5; // Default: 0
		this->SPARE_BIT6 = SPARE_BIT6; // Default: 0
		this->SPARE_BIT7 = SPARE_BIT7; // Default: 0
		this->SPARE_BIT8 = SPARE_BIT8; // Default: 0
		this->SPARE_BYTE0 = SPARE_BYTE0; // Default: 8'h00
		this->SPARE_BYTE1 = SPARE_BYTE1; // Default: 8'h00
		this->SPARE_BYTE2 = SPARE_BYTE2; // Default: 8'h00
		this->SPARE_BYTE3 = SPARE_BYTE3; // Default: 8'h00
		this->SPARE_WORD0 = SPARE_WORD0; // Default: 32'h00000000
		this->SPARE_WORD1 = SPARE_WORD1; // Default: 32'h00000000
		this->SPARE_WORD2 = SPARE_WORD2; // Default: 32'h00000000
		this->SPARE_WORD3 = SPARE_WORD3; // Default: 32'h00000000
		this->SUBSYSTEM_ID = SUBSYSTEM_ID; // Default: 16'h0007
		this->SUBSYSTEM_VENDOR_ID = SUBSYSTEM_VENDOR_ID; // Default: 16'h10EE
		this->TL_RBYPASS = TL_RBYPASS; // Default: "FALSE"
		this->TL_RX_RAM_RADDR_LATENCY = TL_RX_RAM_RADDR_LATENCY; // Default: 0
		this->TL_RX_RAM_RDATA_LATENCY = TL_RX_RAM_RDATA_LATENCY; // Default: 2
		this->TL_RX_RAM_WRITE_LATENCY = TL_RX_RAM_WRITE_LATENCY; // Default: 0
		this->TL_TFC_DISABLE = TL_TFC_DISABLE; // Default: "FALSE"
		this->TL_TX_CHECKS_DISABLE = TL_TX_CHECKS_DISABLE; // Default: "FALSE"
		this->TL_TX_RAM_RADDR_LATENCY = TL_TX_RAM_RADDR_LATENCY; // Default: 0
		this->TL_TX_RAM_RDATA_LATENCY = TL_TX_RAM_RDATA_LATENCY; // Default: 2
		this->TL_TX_RAM_WRITE_LATENCY = TL_TX_RAM_WRITE_LATENCY; // Default: 0
		this->UPCONFIG_CAPABLE = UPCONFIG_CAPABLE; // Default: "TRUE"
		this->UPSTREAM_FACING = UPSTREAM_FACING; // Default: "TRUE"
		this->UR_INV_REQ = UR_INV_REQ; // Default: "TRUE"
		this->USER_CLK_FREQ = USER_CLK_FREQ; // Default: 3
		this->VC0_CPL_INFINITE = VC0_CPL_INFINITE; // Default: "TRUE"
		this->VC0_RX_RAM_LIMIT = VC0_RX_RAM_LIMIT; // Default: 13'h03FF
		this->VC0_TOTAL_CREDITS_CD = VC0_TOTAL_CREDITS_CD; // Default: 127
		this->VC0_TOTAL_CREDITS_CH = VC0_TOTAL_CREDITS_CH; // Default: 31
		this->VC0_TOTAL_CREDITS_NPH = VC0_TOTAL_CREDITS_NPH; // Default: 12
		this->VC0_TOTAL_CREDITS_PD = VC0_TOTAL_CREDITS_PD; // Default: 288
		this->VC0_TOTAL_CREDITS_PH = VC0_TOTAL_CREDITS_PH; // Default: 32
		this->VC0_TX_LASTPACKET = VC0_TX_LASTPACKET; // Default: 31
		this->VC_BASE_PTR = VC_BASE_PTR; // Default: 12'h10C
		this->VC_CAP_ID = VC_CAP_ID; // Default: 16'h0002
		this->VC_CAP_NEXTPTR = VC_CAP_NEXTPTR; // Default: 12'h000
		this->VC_CAP_ON = VC_CAP_ON; // Default: "FALSE"
		this->VC_CAP_REJECT_SNOOP_TRANSACTIONS = VC_CAP_REJECT_SNOOP_TRANSACTIONS; // Default: "FALSE"
		this->VC_CAP_VERSION = VC_CAP_VERSION; // Default: 4'h1
		this->VENDOR_ID = VENDOR_ID; // Default: 16'h10EE
		this->VSEC_BASE_PTR = VSEC_BASE_PTR; // Default: 12'h160
		this->VSEC_CAP_HDR_ID = VSEC_CAP_HDR_ID; // Default: 16'h1234
		this->VSEC_CAP_HDR_LENGTH = VSEC_CAP_HDR_LENGTH; // Default: 12'h018
		this->VSEC_CAP_HDR_REVISION = VSEC_CAP_HDR_REVISION; // Default: 4'h1
		this->VSEC_CAP_ID = VSEC_CAP_ID; // Default: 16'h000B
		this->VSEC_CAP_IS_LINK_VISIBLE = VSEC_CAP_IS_LINK_VISIBLE; // Default: "TRUE"
		this->VSEC_CAP_NEXTPTR = VSEC_CAP_NEXTPTR; // Default: 12'h000
		this->VSEC_CAP_ON = VSEC_CAP_ON; // Default: "FALSE"
		this->VSEC_CAP_VERSION = VSEC_CAP_VERSION; // Default: 4'h1
	//Verilog Ports in definition order:
		this->CFGAERECRCCHECKEN = CFGAERECRCCHECKEN; // OUTPUT
		this->CFGAERECRCGENEN = CFGAERECRCGENEN; // OUTPUT
		this->CFGCOMMANDBUSMASTERENABLE = CFGCOMMANDBUSMASTERENABLE; // OUTPUT
		this->CFGCOMMANDINTERRUPTDISABLE = CFGCOMMANDINTERRUPTDISABLE; // OUTPUT
		this->CFGCOMMANDIOENABLE = CFGCOMMANDIOENABLE; // OUTPUT
		this->CFGCOMMANDMEMENABLE = CFGCOMMANDMEMENABLE; // OUTPUT
		this->CFGCOMMANDSERREN = CFGCOMMANDSERREN; // OUTPUT
		this->CFGDEVCONTROL2CPLTIMEOUTDIS = CFGDEVCONTROL2CPLTIMEOUTDIS; // OUTPUT
		this->CFGDEVCONTROL2CPLTIMEOUTVAL = CFGDEVCONTROL2CPLTIMEOUTVAL; // OUTPUT
		this->CFGDEVCONTROLAUXPOWEREN = CFGDEVCONTROLAUXPOWEREN; // OUTPUT
		this->CFGDEVCONTROLCORRERRREPORTINGEN = CFGDEVCONTROLCORRERRREPORTINGEN; // OUTPUT
		this->CFGDEVCONTROLENABLERO = CFGDEVCONTROLENABLERO; // OUTPUT
		this->CFGDEVCONTROLEXTTAGEN = CFGDEVCONTROLEXTTAGEN; // OUTPUT
		this->CFGDEVCONTROLFATALERRREPORTINGEN = CFGDEVCONTROLFATALERRREPORTINGEN; // OUTPUT
		this->CFGDEVCONTROLMAXPAYLOAD = CFGDEVCONTROLMAXPAYLOAD; // OUTPUT
		this->CFGDEVCONTROLMAXREADREQ = CFGDEVCONTROLMAXREADREQ; // OUTPUT
		this->CFGDEVCONTROLNONFATALREPORTINGEN = CFGDEVCONTROLNONFATALREPORTINGEN; // OUTPUT
		this->CFGDEVCONTROLNOSNOOPEN = CFGDEVCONTROLNOSNOOPEN; // OUTPUT
		this->CFGDEVCONTROLPHANTOMEN = CFGDEVCONTROLPHANTOMEN; // OUTPUT
		this->CFGDEVCONTROLURERRREPORTINGEN = CFGDEVCONTROLURERRREPORTINGEN; // OUTPUT
		this->CFGDEVSTATUSCORRERRDETECTED = CFGDEVSTATUSCORRERRDETECTED; // OUTPUT
		this->CFGDEVSTATUSFATALERRDETECTED = CFGDEVSTATUSFATALERRDETECTED; // OUTPUT
		this->CFGDEVSTATUSNONFATALERRDETECTED = CFGDEVSTATUSNONFATALERRDETECTED; // OUTPUT
		this->CFGDEVSTATUSURDETECTED = CFGDEVSTATUSURDETECTED; // OUTPUT
		this->CFGDO = CFGDO; // OUTPUT
		this->CFGERRAERHEADERLOGSETN = CFGERRAERHEADERLOGSETN; // OUTPUT
		this->CFGERRCPLRDYN = CFGERRCPLRDYN; // OUTPUT
		this->CFGINTERRUPTDO = CFGINTERRUPTDO; // OUTPUT
		this->CFGINTERRUPTMMENABLE = CFGINTERRUPTMMENABLE; // OUTPUT
		this->CFGINTERRUPTMSIENABLE = CFGINTERRUPTMSIENABLE; // OUTPUT
		this->CFGINTERRUPTMSIXENABLE = CFGINTERRUPTMSIXENABLE; // OUTPUT
		this->CFGINTERRUPTMSIXFM = CFGINTERRUPTMSIXFM; // OUTPUT
		this->CFGINTERRUPTRDYN = CFGINTERRUPTRDYN; // OUTPUT
		this->CFGLINKCONTROLASPMCONTROL = CFGLINKCONTROLASPMCONTROL; // OUTPUT
		this->CFGLINKCONTROLAUTOBANDWIDTHINTEN = CFGLINKCONTROLAUTOBANDWIDTHINTEN; // OUTPUT
		this->CFGLINKCONTROLBANDWIDTHINTEN = CFGLINKCONTROLBANDWIDTHINTEN; // OUTPUT
		this->CFGLINKCONTROLCLOCKPMEN = CFGLINKCONTROLCLOCKPMEN; // OUTPUT
		this->CFGLINKCONTROLCOMMONCLOCK = CFGLINKCONTROLCOMMONCLOCK; // OUTPUT
		this->CFGLINKCONTROLEXTENDEDSYNC = CFGLINKCONTROLEXTENDEDSYNC; // OUTPUT
		this->CFGLINKCONTROLHWAUTOWIDTHDIS = CFGLINKCONTROLHWAUTOWIDTHDIS; // OUTPUT
		this->CFGLINKCONTROLLINKDISABLE = CFGLINKCONTROLLINKDISABLE; // OUTPUT
		this->CFGLINKCONTROLRCB = CFGLINKCONTROLRCB; // OUTPUT
		this->CFGLINKCONTROLRETRAINLINK = CFGLINKCONTROLRETRAINLINK; // OUTPUT
		this->CFGLINKSTATUSAUTOBANDWIDTHSTATUS = CFGLINKSTATUSAUTOBANDWIDTHSTATUS; // OUTPUT
		this->CFGLINKSTATUSBANDWITHSTATUS = CFGLINKSTATUSBANDWITHSTATUS; // OUTPUT
		this->CFGLINKSTATUSCURRENTSPEED = CFGLINKSTATUSCURRENTSPEED; // OUTPUT
		this->CFGLINKSTATUSDLLACTIVE = CFGLINKSTATUSDLLACTIVE; // OUTPUT
		this->CFGLINKSTATUSLINKTRAINING = CFGLINKSTATUSLINKTRAINING; // OUTPUT
		this->CFGLINKSTATUSNEGOTIATEDWIDTH = CFGLINKSTATUSNEGOTIATEDWIDTH; // OUTPUT
		this->CFGMSGDATA = CFGMSGDATA; // OUTPUT
		this->CFGMSGRECEIVED = CFGMSGRECEIVED; // OUTPUT
		this->CFGMSGRECEIVEDASSERTINTA = CFGMSGRECEIVEDASSERTINTA; // OUTPUT
		this->CFGMSGRECEIVEDASSERTINTB = CFGMSGRECEIVEDASSERTINTB; // OUTPUT
		this->CFGMSGRECEIVEDASSERTINTC = CFGMSGRECEIVEDASSERTINTC; // OUTPUT
		this->CFGMSGRECEIVEDASSERTINTD = CFGMSGRECEIVEDASSERTINTD; // OUTPUT
		this->CFGMSGRECEIVEDDEASSERTINTA = CFGMSGRECEIVEDDEASSERTINTA; // OUTPUT
		this->CFGMSGRECEIVEDDEASSERTINTB = CFGMSGRECEIVEDDEASSERTINTB; // OUTPUT
		this->CFGMSGRECEIVEDDEASSERTINTC = CFGMSGRECEIVEDDEASSERTINTC; // OUTPUT
		this->CFGMSGRECEIVEDDEASSERTINTD = CFGMSGRECEIVEDDEASSERTINTD; // OUTPUT
		this->CFGMSGRECEIVEDERRCOR = CFGMSGRECEIVEDERRCOR; // OUTPUT
		this->CFGMSGRECEIVEDERRFATAL = CFGMSGRECEIVEDERRFATAL; // OUTPUT
		this->CFGMSGRECEIVEDERRNONFATAL = CFGMSGRECEIVEDERRNONFATAL; // OUTPUT
		this->CFGMSGRECEIVEDPMASNAK = CFGMSGRECEIVEDPMASNAK; // OUTPUT
		this->CFGMSGRECEIVEDPMETO = CFGMSGRECEIVEDPMETO; // OUTPUT
		this->CFGMSGRECEIVEDPMETOACK = CFGMSGRECEIVEDPMETOACK; // OUTPUT
		this->CFGMSGRECEIVEDPMPME = CFGMSGRECEIVEDPMPME; // OUTPUT
		this->CFGMSGRECEIVEDSETSLOTPOWERLIMIT = CFGMSGRECEIVEDSETSLOTPOWERLIMIT; // OUTPUT
		this->CFGMSGRECEIVEDUNLOCK = CFGMSGRECEIVEDUNLOCK; // OUTPUT
		this->CFGPCIELINKSTATE = CFGPCIELINKSTATE; // OUTPUT
		this->CFGPMCSRPMEEN = CFGPMCSRPMEEN; // OUTPUT
		this->CFGPMCSRPMESTATUS = CFGPMCSRPMESTATUS; // OUTPUT
		this->CFGPMCSRPOWERSTATE = CFGPMCSRPOWERSTATE; // OUTPUT
		this->CFGPMRCVASREQL1N = CFGPMRCVASREQL1N; // OUTPUT
		this->CFGPMRCVENTERL1N = CFGPMRCVENTERL1N; // OUTPUT
		this->CFGPMRCVENTERL23N = CFGPMRCVENTERL23N; // OUTPUT
		this->CFGPMRCVREQACKN = CFGPMRCVREQACKN; // OUTPUT
		this->CFGRDWRDONEN = CFGRDWRDONEN; // OUTPUT
		this->CFGSLOTCONTROLELECTROMECHILCTLPULSE = CFGSLOTCONTROLELECTROMECHILCTLPULSE; // OUTPUT
		this->CFGTRANSACTION = CFGTRANSACTION; // OUTPUT
		this->CFGTRANSACTIONADDR = CFGTRANSACTIONADDR; // OUTPUT
		this->CFGTRANSACTIONTYPE = CFGTRANSACTIONTYPE; // OUTPUT
		this->CFGVCTCVCMAP = CFGVCTCVCMAP; // OUTPUT
		this->DBGSCLRA = DBGSCLRA; // OUTPUT
		this->DBGSCLRB = DBGSCLRB; // OUTPUT
		this->DBGSCLRC = DBGSCLRC; // OUTPUT
		this->DBGSCLRD = DBGSCLRD; // OUTPUT
		this->DBGSCLRE = DBGSCLRE; // OUTPUT
		this->DBGSCLRF = DBGSCLRF; // OUTPUT
		this->DBGSCLRG = DBGSCLRG; // OUTPUT
		this->DBGSCLRH = DBGSCLRH; // OUTPUT
		this->DBGSCLRI = DBGSCLRI; // OUTPUT
		this->DBGSCLRJ = DBGSCLRJ; // OUTPUT
		this->DBGSCLRK = DBGSCLRK; // OUTPUT
		this->DBGVECA = DBGVECA; // OUTPUT
		this->DBGVECB = DBGVECB; // OUTPUT
		this->DBGVECC = DBGVECC; // OUTPUT
		this->DRPDO = DRPDO; // OUTPUT
		this->DRPDRDY = DRPDRDY; // OUTPUT
		this->LL2BADDLLPERRN = LL2BADDLLPERRN; // OUTPUT
		this->LL2BADTLPERRN = LL2BADTLPERRN; // OUTPUT
		this->LL2PROTOCOLERRN = LL2PROTOCOLERRN; // OUTPUT
		this->LL2REPLAYROERRN = LL2REPLAYROERRN; // OUTPUT
		this->LL2REPLAYTOERRN = LL2REPLAYTOERRN; // OUTPUT
		this->LL2SUSPENDOKN = LL2SUSPENDOKN; // OUTPUT
		this->LL2TFCINIT1SEQN = LL2TFCINIT1SEQN; // OUTPUT
		this->LL2TFCINIT2SEQN = LL2TFCINIT2SEQN; // OUTPUT
		this->LNKCLKEN = LNKCLKEN; // OUTPUT
		this->MIMRXRADDR = MIMRXRADDR; // OUTPUT
		this->MIMRXRCE = MIMRXRCE; // OUTPUT
		this->MIMRXREN = MIMRXREN; // OUTPUT
		this->MIMRXWADDR = MIMRXWADDR; // OUTPUT
		this->MIMRXWDATA = MIMRXWDATA; // OUTPUT
		this->MIMRXWEN = MIMRXWEN; // OUTPUT
		this->MIMTXRADDR = MIMTXRADDR; // OUTPUT
		this->MIMTXRCE = MIMTXRCE; // OUTPUT
		this->MIMTXREN = MIMTXREN; // OUTPUT
		this->MIMTXWADDR = MIMTXWADDR; // OUTPUT
		this->MIMTXWDATA = MIMTXWDATA; // OUTPUT
		this->MIMTXWEN = MIMTXWEN; // OUTPUT
		this->PIPERX0POLARITY = PIPERX0POLARITY; // OUTPUT
		this->PIPERX1POLARITY = PIPERX1POLARITY; // OUTPUT
		this->PIPERX2POLARITY = PIPERX2POLARITY; // OUTPUT
		this->PIPERX3POLARITY = PIPERX3POLARITY; // OUTPUT
		this->PIPERX4POLARITY = PIPERX4POLARITY; // OUTPUT
		this->PIPERX5POLARITY = PIPERX5POLARITY; // OUTPUT
		this->PIPERX6POLARITY = PIPERX6POLARITY; // OUTPUT
		this->PIPERX7POLARITY = PIPERX7POLARITY; // OUTPUT
		this->PIPETX0CHARISK = PIPETX0CHARISK; // OUTPUT
		this->PIPETX0COMPLIANCE = PIPETX0COMPLIANCE; // OUTPUT
		this->PIPETX0DATA = PIPETX0DATA; // OUTPUT
		this->PIPETX0ELECIDLE = PIPETX0ELECIDLE; // OUTPUT
		this->PIPETX0POWERDOWN = PIPETX0POWERDOWN; // OUTPUT
		this->PIPETX1CHARISK = PIPETX1CHARISK; // OUTPUT
		this->PIPETX1COMPLIANCE = PIPETX1COMPLIANCE; // OUTPUT
		this->PIPETX1DATA = PIPETX1DATA; // OUTPUT
		this->PIPETX1ELECIDLE = PIPETX1ELECIDLE; // OUTPUT
		this->PIPETX1POWERDOWN = PIPETX1POWERDOWN; // OUTPUT
		this->PIPETX2CHARISK = PIPETX2CHARISK; // OUTPUT
		this->PIPETX2COMPLIANCE = PIPETX2COMPLIANCE; // OUTPUT
		this->PIPETX2DATA = PIPETX2DATA; // OUTPUT
		this->PIPETX2ELECIDLE = PIPETX2ELECIDLE; // OUTPUT
		this->PIPETX2POWERDOWN = PIPETX2POWERDOWN; // OUTPUT
		this->PIPETX3CHARISK = PIPETX3CHARISK; // OUTPUT
		this->PIPETX3COMPLIANCE = PIPETX3COMPLIANCE; // OUTPUT
		this->PIPETX3DATA = PIPETX3DATA; // OUTPUT
		this->PIPETX3ELECIDLE = PIPETX3ELECIDLE; // OUTPUT
		this->PIPETX3POWERDOWN = PIPETX3POWERDOWN; // OUTPUT
		this->PIPETX4CHARISK = PIPETX4CHARISK; // OUTPUT
		this->PIPETX4COMPLIANCE = PIPETX4COMPLIANCE; // OUTPUT
		this->PIPETX4DATA = PIPETX4DATA; // OUTPUT
		this->PIPETX4ELECIDLE = PIPETX4ELECIDLE; // OUTPUT
		this->PIPETX4POWERDOWN = PIPETX4POWERDOWN; // OUTPUT
		this->PIPETX5CHARISK = PIPETX5CHARISK; // OUTPUT
		this->PIPETX5COMPLIANCE = PIPETX5COMPLIANCE; // OUTPUT
		this->PIPETX5DATA = PIPETX5DATA; // OUTPUT
		this->PIPETX5ELECIDLE = PIPETX5ELECIDLE; // OUTPUT
		this->PIPETX5POWERDOWN = PIPETX5POWERDOWN; // OUTPUT
		this->PIPETX6CHARISK = PIPETX6CHARISK; // OUTPUT
		this->PIPETX6COMPLIANCE = PIPETX6COMPLIANCE; // OUTPUT
		this->PIPETX6DATA = PIPETX6DATA; // OUTPUT
		this->PIPETX6ELECIDLE = PIPETX6ELECIDLE; // OUTPUT
		this->PIPETX6POWERDOWN = PIPETX6POWERDOWN; // OUTPUT
		this->PIPETX7CHARISK = PIPETX7CHARISK; // OUTPUT
		this->PIPETX7COMPLIANCE = PIPETX7COMPLIANCE; // OUTPUT
		this->PIPETX7DATA = PIPETX7DATA; // OUTPUT
		this->PIPETX7ELECIDLE = PIPETX7ELECIDLE; // OUTPUT
		this->PIPETX7POWERDOWN = PIPETX7POWERDOWN; // OUTPUT
		this->PIPETXDEEMPH = PIPETXDEEMPH; // OUTPUT
		this->PIPETXMARGIN = PIPETXMARGIN; // OUTPUT
		this->PIPETXRATE = PIPETXRATE; // OUTPUT
		this->PIPETXRCVRDET = PIPETXRCVRDET; // OUTPUT
		this->PIPETXRESET = PIPETXRESET; // OUTPUT
		this->PL2LINKUPN = PL2LINKUPN; // OUTPUT
		this->PL2RECEIVERERRN = PL2RECEIVERERRN; // OUTPUT
		this->PL2RECOVERYN = PL2RECOVERYN; // OUTPUT
		this->PL2RXELECIDLE = PL2RXELECIDLE; // OUTPUT
		this->PL2SUSPENDOK = PL2SUSPENDOK; // OUTPUT
		this->PLDBGVEC = PLDBGVEC; // OUTPUT
		this->PLINITIALLINKWIDTH = PLINITIALLINKWIDTH; // OUTPUT
		this->PLLANEREVERSALMODE = PLLANEREVERSALMODE; // OUTPUT
		this->PLLINKGEN2CAP = PLLINKGEN2CAP; // OUTPUT
		this->PLLINKPARTNERGEN2SUPPORTED = PLLINKPARTNERGEN2SUPPORTED; // OUTPUT
		this->PLLINKUPCFGCAP = PLLINKUPCFGCAP; // OUTPUT
		this->PLLTSSMSTATE = PLLTSSMSTATE; // OUTPUT
		this->PLPHYLNKUPN = PLPHYLNKUPN; // OUTPUT
		this->PLRECEIVEDHOTRST = PLRECEIVEDHOTRST; // OUTPUT
		this->PLRXPMSTATE = PLRXPMSTATE; // OUTPUT
		this->PLSELLNKRATE = PLSELLNKRATE; // OUTPUT
		this->PLSELLNKWIDTH = PLSELLNKWIDTH; // OUTPUT
		this->PLTXPMSTATE = PLTXPMSTATE; // OUTPUT
		this->RECEIVEDFUNCLVLRSTN = RECEIVEDFUNCLVLRSTN; // OUTPUT
		this->TL2ASPMSUSPENDCREDITCHECKOKN = TL2ASPMSUSPENDCREDITCHECKOKN; // OUTPUT
		this->TL2ASPMSUSPENDREQN = TL2ASPMSUSPENDREQN; // OUTPUT
		this->TL2PPMSUSPENDOKN = TL2PPMSUSPENDOKN; // OUTPUT
		this->TRNFCCPLD = TRNFCCPLD; // OUTPUT
		this->TRNFCCPLH = TRNFCCPLH; // OUTPUT
		this->TRNFCNPD = TRNFCNPD; // OUTPUT
		this->TRNFCNPH = TRNFCNPH; // OUTPUT
		this->TRNFCPD = TRNFCPD; // OUTPUT
		this->TRNFCPH = TRNFCPH; // OUTPUT
		this->TRNLNKUPN = TRNLNKUPN; // OUTPUT
		this->TRNRBARHITN = TRNRBARHITN; // OUTPUT
		this->TRNRD = TRNRD; // OUTPUT
		this->TRNRDLLPDATA = TRNRDLLPDATA; // OUTPUT
		this->TRNRDLLPSRCRDYN = TRNRDLLPSRCRDYN; // OUTPUT
		this->TRNRECRCERRN = TRNRECRCERRN; // OUTPUT
		this->TRNREOFN = TRNREOFN; // OUTPUT
		this->TRNRERRFWDN = TRNRERRFWDN; // OUTPUT
		this->TRNRREMN = TRNRREMN; // OUTPUT
		this->TRNRSOFN = TRNRSOFN; // OUTPUT
		this->TRNRSRCDSCN = TRNRSRCDSCN; // OUTPUT
		this->TRNRSRCRDYN = TRNRSRCRDYN; // OUTPUT
		this->TRNTBUFAV = TRNTBUFAV; // OUTPUT
		this->TRNTCFGREQN = TRNTCFGREQN; // OUTPUT
		this->TRNTDLLPDSTRDYN = TRNTDLLPDSTRDYN; // OUTPUT
		this->TRNTDSTRDYN = TRNTDSTRDYN; // OUTPUT
		this->TRNTERRDROPN = TRNTERRDROPN; // OUTPUT
		this->USERRSTN = USERRSTN; // OUTPUT
		this->CFGBYTEENN = CFGBYTEENN; // INPUT
		this->CFGDI = CFGDI; // INPUT
		this->CFGDSBUSNUMBER = CFGDSBUSNUMBER; // INPUT
		this->CFGDSDEVICENUMBER = CFGDSDEVICENUMBER; // INPUT
		this->CFGDSFUNCTIONNUMBER = CFGDSFUNCTIONNUMBER; // INPUT
		this->CFGDSN = CFGDSN; // INPUT
		this->CFGDWADDR = CFGDWADDR; // INPUT
		this->CFGERRACSN = CFGERRACSN; // INPUT
		this->CFGERRAERHEADERLOG = CFGERRAERHEADERLOG; // INPUT
		this->CFGERRCORN = CFGERRCORN; // INPUT
		this->CFGERRCPLABORTN = CFGERRCPLABORTN; // INPUT
		this->CFGERRCPLTIMEOUTN = CFGERRCPLTIMEOUTN; // INPUT
		this->CFGERRCPLUNEXPECTN = CFGERRCPLUNEXPECTN; // INPUT
		this->CFGERRECRCN = CFGERRECRCN; // INPUT
		this->CFGERRLOCKEDN = CFGERRLOCKEDN; // INPUT
		this->CFGERRPOSTEDN = CFGERRPOSTEDN; // INPUT
		this->CFGERRTLPCPLHEADER = CFGERRTLPCPLHEADER; // INPUT
		this->CFGERRURN = CFGERRURN; // INPUT
		this->CFGINTERRUPTASSERTN = CFGINTERRUPTASSERTN; // INPUT
		this->CFGINTERRUPTDI = CFGINTERRUPTDI; // INPUT
		this->CFGINTERRUPTN = CFGINTERRUPTN; // INPUT
		this->CFGPMDIRECTASPML1N = CFGPMDIRECTASPML1N; // INPUT
		this->CFGPMSENDPMACKN = CFGPMSENDPMACKN; // INPUT
		this->CFGPMSENDPMETON = CFGPMSENDPMETON; // INPUT
		this->CFGPMSENDPMNAKN = CFGPMSENDPMNAKN; // INPUT
		this->CFGPMTURNOFFOKN = CFGPMTURNOFFOKN; // INPUT
		this->CFGPMWAKEN = CFGPMWAKEN; // INPUT
		this->CFGPORTNUMBER = CFGPORTNUMBER; // INPUT
		this->CFGRDENN = CFGRDENN; // INPUT
		this->CFGTRNPENDINGN = CFGTRNPENDINGN; // INPUT
		this->CFGWRENN = CFGWRENN; // INPUT
		this->CFGWRREADONLYN = CFGWRREADONLYN; // INPUT
		this->CFGWRRW1CASRWN = CFGWRRW1CASRWN; // INPUT
		this->CMRSTN = CMRSTN; // INPUT
		this->CMSTICKYRSTN = CMSTICKYRSTN; // INPUT
		this->DBGMODE = DBGMODE; // INPUT
		this->DBGSUBMODE = DBGSUBMODE; // INPUT
		this->DLRSTN = DLRSTN; // INPUT
		this->DRPCLK = DRPCLK; // INPUT
		this->DRPDADDR = DRPDADDR; // INPUT
		this->DRPDEN = DRPDEN; // INPUT
		this->DRPDI = DRPDI; // INPUT
		this->DRPDWE = DRPDWE; // INPUT
		this->FUNCLVLRSTN = FUNCLVLRSTN; // INPUT
		this->LL2SENDASREQL1N = LL2SENDASREQL1N; // INPUT
		this->LL2SENDENTERL1N = LL2SENDENTERL1N; // INPUT
		this->LL2SENDENTERL23N = LL2SENDENTERL23N; // INPUT
		this->LL2SUSPENDNOWN = LL2SUSPENDNOWN; // INPUT
		this->LL2TLPRCVN = LL2TLPRCVN; // INPUT
		this->MIMRXRDATA = MIMRXRDATA; // INPUT
		this->MIMTXRDATA = MIMTXRDATA; // INPUT
		this->PIPECLK = PIPECLK; // INPUT
		this->PIPERX0CHANISALIGNED = PIPERX0CHANISALIGNED; // INPUT
		this->PIPERX0CHARISK = PIPERX0CHARISK; // INPUT
		this->PIPERX0DATA = PIPERX0DATA; // INPUT
		this->PIPERX0ELECIDLE = PIPERX0ELECIDLE; // INPUT
		this->PIPERX0PHYSTATUS = PIPERX0PHYSTATUS; // INPUT
		this->PIPERX0STATUS = PIPERX0STATUS; // INPUT
		this->PIPERX0VALID = PIPERX0VALID; // INPUT
		this->PIPERX1CHANISALIGNED = PIPERX1CHANISALIGNED; // INPUT
		this->PIPERX1CHARISK = PIPERX1CHARISK; // INPUT
		this->PIPERX1DATA = PIPERX1DATA; // INPUT
		this->PIPERX1ELECIDLE = PIPERX1ELECIDLE; // INPUT
		this->PIPERX1PHYSTATUS = PIPERX1PHYSTATUS; // INPUT
		this->PIPERX1STATUS = PIPERX1STATUS; // INPUT
		this->PIPERX1VALID = PIPERX1VALID; // INPUT
		this->PIPERX2CHANISALIGNED = PIPERX2CHANISALIGNED; // INPUT
		this->PIPERX2CHARISK = PIPERX2CHARISK; // INPUT
		this->PIPERX2DATA = PIPERX2DATA; // INPUT
		this->PIPERX2ELECIDLE = PIPERX2ELECIDLE; // INPUT
		this->PIPERX2PHYSTATUS = PIPERX2PHYSTATUS; // INPUT
		this->PIPERX2STATUS = PIPERX2STATUS; // INPUT
		this->PIPERX2VALID = PIPERX2VALID; // INPUT
		this->PIPERX3CHANISALIGNED = PIPERX3CHANISALIGNED; // INPUT
		this->PIPERX3CHARISK = PIPERX3CHARISK; // INPUT
		this->PIPERX3DATA = PIPERX3DATA; // INPUT
		this->PIPERX3ELECIDLE = PIPERX3ELECIDLE; // INPUT
		this->PIPERX3PHYSTATUS = PIPERX3PHYSTATUS; // INPUT
		this->PIPERX3STATUS = PIPERX3STATUS; // INPUT
		this->PIPERX3VALID = PIPERX3VALID; // INPUT
		this->PIPERX4CHANISALIGNED = PIPERX4CHANISALIGNED; // INPUT
		this->PIPERX4CHARISK = PIPERX4CHARISK; // INPUT
		this->PIPERX4DATA = PIPERX4DATA; // INPUT
		this->PIPERX4ELECIDLE = PIPERX4ELECIDLE; // INPUT
		this->PIPERX4PHYSTATUS = PIPERX4PHYSTATUS; // INPUT
		this->PIPERX4STATUS = PIPERX4STATUS; // INPUT
		this->PIPERX4VALID = PIPERX4VALID; // INPUT
		this->PIPERX5CHANISALIGNED = PIPERX5CHANISALIGNED; // INPUT
		this->PIPERX5CHARISK = PIPERX5CHARISK; // INPUT
		this->PIPERX5DATA = PIPERX5DATA; // INPUT
		this->PIPERX5ELECIDLE = PIPERX5ELECIDLE; // INPUT
		this->PIPERX5PHYSTATUS = PIPERX5PHYSTATUS; // INPUT
		this->PIPERX5STATUS = PIPERX5STATUS; // INPUT
		this->PIPERX5VALID = PIPERX5VALID; // INPUT
		this->PIPERX6CHANISALIGNED = PIPERX6CHANISALIGNED; // INPUT
		this->PIPERX6CHARISK = PIPERX6CHARISK; // INPUT
		this->PIPERX6DATA = PIPERX6DATA; // INPUT
		this->PIPERX6ELECIDLE = PIPERX6ELECIDLE; // INPUT
		this->PIPERX6PHYSTATUS = PIPERX6PHYSTATUS; // INPUT
		this->PIPERX6STATUS = PIPERX6STATUS; // INPUT
		this->PIPERX6VALID = PIPERX6VALID; // INPUT
		this->PIPERX7CHANISALIGNED = PIPERX7CHANISALIGNED; // INPUT
		this->PIPERX7CHARISK = PIPERX7CHARISK; // INPUT
		this->PIPERX7DATA = PIPERX7DATA; // INPUT
		this->PIPERX7ELECIDLE = PIPERX7ELECIDLE; // INPUT
		this->PIPERX7PHYSTATUS = PIPERX7PHYSTATUS; // INPUT
		this->PIPERX7STATUS = PIPERX7STATUS; // INPUT
		this->PIPERX7VALID = PIPERX7VALID; // INPUT
		this->PL2DIRECTEDLSTATE = PL2DIRECTEDLSTATE; // INPUT
		this->PLDBGMODE = PLDBGMODE; // INPUT
		this->PLDIRECTEDLINKAUTON = PLDIRECTEDLINKAUTON; // INPUT
		this->PLDIRECTEDLINKCHANGE = PLDIRECTEDLINKCHANGE; // INPUT
		this->PLDIRECTEDLINKSPEED = PLDIRECTEDLINKSPEED; // INPUT
		this->PLDIRECTEDLINKWIDTH = PLDIRECTEDLINKWIDTH; // INPUT
		this->PLDOWNSTREAMDEEMPHSOURCE = PLDOWNSTREAMDEEMPHSOURCE; // INPUT
		this->PLRSTN = PLRSTN; // INPUT
		this->PLTRANSMITHOTRST = PLTRANSMITHOTRST; // INPUT
		this->PLUPSTREAMPREFERDEEMPH = PLUPSTREAMPREFERDEEMPH; // INPUT
		this->SYSRSTN = SYSRSTN; // INPUT
		this->TL2ASPMSUSPENDCREDITCHECKN = TL2ASPMSUSPENDCREDITCHECKN; // INPUT
		this->TL2PPMSUSPENDREQN = TL2PPMSUSPENDREQN; // INPUT
		this->TLRSTN = TLRSTN; // INPUT
		this->TRNFCSEL = TRNFCSEL; // INPUT
		this->TRNRDSTRDYN = TRNRDSTRDYN; // INPUT
		this->TRNRNPOKN = TRNRNPOKN; // INPUT
		this->TRNTCFGGNTN = TRNTCFGGNTN; // INPUT
		this->TRNTD = TRNTD; // INPUT
		this->TRNTDLLPDATA = TRNTDLLPDATA; // INPUT
		this->TRNTDLLPSRCRDYN = TRNTDLLPSRCRDYN; // INPUT
		this->TRNTECRCGENN = TRNTECRCGENN; // INPUT
		this->TRNTEOFN = TRNTEOFN; // INPUT
		this->TRNTERRFWDN = TRNTERRFWDN; // INPUT
		this->TRNTREMN = TRNTREMN; // INPUT
		this->TRNTSOFN = TRNTSOFN; // INPUT
		this->TRNTSRCDSCN = TRNTSRCDSCN; // INPUT
		this->TRNTSRCRDYN = TRNTSRCRDYN; // INPUT
		this->TRNTSTRN = TRNTSTRN; // INPUT
		this->USERCLK = USERCLK; // INPUT
	
		register_wait_on_event_nets();
	
	}
	
	void register_wait_on_event_nets(){
	// TODO
	}
	void calculate(int time){
	// TODO
	}
};


class prim_class_X_PD{
	//Verilog Parameters:
	int LOC;
	//Verilog Ports in definition order:
	NetFlow* O; // OUTPUT
	
	prim_class_X_PD(
		//Verilog Parameters:
		int LOC, // Default: "UNPLACED"
		//Verilog Ports in definition order:
		NetFlow* O // OUTPUT
		){
	
	// Assign parameters and ports: 
	//Verilog Parameters:
		this->LOC = LOC; // Default: "UNPLACED"
	//Verilog Ports in definition order:
		this->O = O; // OUTPUT
	
		register_wait_on_event_nets();
	
	}
	
	void register_wait_on_event_nets(){
	// TODO
	}
	void calculate(int time){
	// TODO
	}
};


class prim_class_X_PHASER_IN{
	//Verilog Parameters:
	int LOC;
	int CLKOUT_DIV;
	int DQS_BIAS_MODE;
	int EN_ISERDES_RST;
	int FINE_DELAY;
	int FREQ_REF_DIV;
	int MEMREFCLK_PERIOD;
	int OUTPUT_CLK_SRC;
	int PHASEREFCLK_PERIOD;
	int REFCLK_PERIOD;
	int SEL_CLK_OFFSET;
	int SYNC_IN_DIV_RST;
	//Verilog Ports in definition order:
	NetFlow* COUNTERREADVAL; // OUTPUT
	NetFlow* FINEOVERFLOW; // OUTPUT
	NetFlow* ICLK; // OUTPUT
	NetFlow* ICLKDIV; // OUTPUT
	NetFlow* ISERDESRST; // OUTPUT
	NetFlow* RCLK; // OUTPUT
	NetFlow* COUNTERLOADEN; // INPUT
	NetFlow* COUNTERLOADVAL; // INPUT
	NetFlow* COUNTERREADEN; // INPUT
	NetFlow* DIVIDERST; // INPUT
	NetFlow* EDGEADV; // INPUT
	NetFlow* FINEENABLE; // INPUT
	NetFlow* FINEINC; // INPUT
	NetFlow* FREQREFCLK; // INPUT
	NetFlow* MEMREFCLK; // INPUT
	NetFlow* PHASEREFCLK; // INPUT
	NetFlow* RANKSEL; // INPUT
	NetFlow* RST; // INPUT
	NetFlow* SYNCIN; // INPUT
	NetFlow* SYSCLK; // INPUT
	
	prim_class_X_PHASER_IN(
		//Verilog Parameters:
		int LOC, // Default: "UNPLACED"
		int CLKOUT_DIV, // Default: 4
		int DQS_BIAS_MODE, // Default: "FALSE"
		int EN_ISERDES_RST, // Default: "FALSE"
		int FINE_DELAY, // Default: 0
		int FREQ_REF_DIV, // Default: "NONE"
		int MEMREFCLK_PERIOD, // Default: 0.000
		int OUTPUT_CLK_SRC, // Default: "PHASE_REF"
		int PHASEREFCLK_PERIOD, // Default: 0.000
		int REFCLK_PERIOD, // Default: 0.000
		int SEL_CLK_OFFSET, // Default: 5
		int SYNC_IN_DIV_RST, // Default: "FALSE"
		//Verilog Ports in definition order:
		NetFlow* COUNTERREADVAL, // OUTPUT
		NetFlow* FINEOVERFLOW, // OUTPUT
		NetFlow* ICLK, // OUTPUT
		NetFlow* ICLKDIV, // OUTPUT
		NetFlow* ISERDESRST, // OUTPUT
		NetFlow* RCLK, // OUTPUT
		NetFlow* COUNTERLOADEN, // INPUT
		NetFlow* COUNTERLOADVAL, // INPUT
		NetFlow* COUNTERREADEN, // INPUT
		NetFlow* DIVIDERST, // INPUT
		NetFlow* EDGEADV, // INPUT
		NetFlow* FINEENABLE, // INPUT
		NetFlow* FINEINC, // INPUT
		NetFlow* FREQREFCLK, // INPUT
		NetFlow* MEMREFCLK, // INPUT
		NetFlow* PHASEREFCLK, // INPUT
		NetFlow* RANKSEL, // INPUT
		NetFlow* RST, // INPUT
		NetFlow* SYNCIN, // INPUT
		NetFlow* SYSCLK // INPUT
		){
	
	// Assign parameters and ports: 
	//Verilog Parameters:
		this->LOC = LOC; // Default: "UNPLACED"
		this->CLKOUT_DIV = CLKOUT_DIV; // Default: 4
		this->DQS_BIAS_MODE = DQS_BIAS_MODE; // Default: "FALSE"
		this->EN_ISERDES_RST = EN_ISERDES_RST; // Default: "FALSE"
		this->FINE_DELAY = FINE_DELAY; // Default: 0
		this->FREQ_REF_DIV = FREQ_REF_DIV; // Default: "NONE"
		this->MEMREFCLK_PERIOD = MEMREFCLK_PERIOD; // Default: 0.000
		this->OUTPUT_CLK_SRC = OUTPUT_CLK_SRC; // Default: "PHASE_REF"
		this->PHASEREFCLK_PERIOD = PHASEREFCLK_PERIOD; // Default: 0.000
		this->REFCLK_PERIOD = REFCLK_PERIOD; // Default: 0.000
		this->SEL_CLK_OFFSET = SEL_CLK_OFFSET; // Default: 5
		this->SYNC_IN_DIV_RST = SYNC_IN_DIV_RST; // Default: "FALSE"
	//Verilog Ports in definition order:
		this->COUNTERREADVAL = COUNTERREADVAL; // OUTPUT
		this->FINEOVERFLOW = FINEOVERFLOW; // OUTPUT
		this->ICLK = ICLK; // OUTPUT
		this->ICLKDIV = ICLKDIV; // OUTPUT
		this->ISERDESRST = ISERDESRST; // OUTPUT
		this->RCLK = RCLK; // OUTPUT
		this->COUNTERLOADEN = COUNTERLOADEN; // INPUT
		this->COUNTERLOADVAL = COUNTERLOADVAL; // INPUT
		this->COUNTERREADEN = COUNTERREADEN; // INPUT
		this->DIVIDERST = DIVIDERST; // INPUT
		this->EDGEADV = EDGEADV; // INPUT
		this->FINEENABLE = FINEENABLE; // INPUT
		this->FINEINC = FINEINC; // INPUT
		this->FREQREFCLK = FREQREFCLK; // INPUT
		this->MEMREFCLK = MEMREFCLK; // INPUT
		this->PHASEREFCLK = PHASEREFCLK; // INPUT
		this->RANKSEL = RANKSEL; // INPUT
		this->RST = RST; // INPUT
		this->SYNCIN = SYNCIN; // INPUT
		this->SYSCLK = SYSCLK; // INPUT
	
		register_wait_on_event_nets();
	
	}
	
	void register_wait_on_event_nets(){
	// TODO
	}
	void calculate(int time){
	// TODO
	}
};


class prim_class_X_PHASER_IN_PHY{
	//Verilog Parameters:
	int LOC;
	int BURST_MODE;
	int CLKOUT_DIV;
	int DQS_AUTO_RECAL;
	int DQS_BIAS_MODE;
	int DQS_FIND_PATTERN;
	int FINE_DELAY;
	int FREQ_REF_DIV;
	int MEMREFCLK_PERIOD;
	int OUTPUT_CLK_SRC;
	int PHASEREFCLK_PERIOD;
	int REFCLK_PERIOD;
	int SEL_CLK_OFFSET;
	int SYNC_IN_DIV_RST;
	int WR_CYCLES;
	//Verilog Ports in definition order:
	NetFlow* COUNTERREADVAL; // OUTPUT
	NetFlow* DQSFOUND; // OUTPUT
	NetFlow* DQSOUTOFRANGE; // OUTPUT
	NetFlow* FINEOVERFLOW; // OUTPUT
	NetFlow* ICLK; // OUTPUT
	NetFlow* ICLKDIV; // OUTPUT
	NetFlow* ISERDESRST; // OUTPUT
	NetFlow* PHASELOCKED; // OUTPUT
	NetFlow* RCLK; // OUTPUT
	NetFlow* WRENABLE; // OUTPUT
	NetFlow* BURSTPENDINGPHY; // INPUT
	NetFlow* COUNTERLOADEN; // INPUT
	NetFlow* COUNTERLOADVAL; // INPUT
	NetFlow* COUNTERREADEN; // INPUT
	NetFlow* ENCALIBPHY; // INPUT
	NetFlow* FINEENABLE; // INPUT
	NetFlow* FINEINC; // INPUT
	NetFlow* FREQREFCLK; // INPUT
	NetFlow* MEMREFCLK; // INPUT
	NetFlow* PHASEREFCLK; // INPUT
	NetFlow* RANKSELPHY; // INPUT
	NetFlow* RST; // INPUT
	NetFlow* RSTDQSFIND; // INPUT
	NetFlow* SYNCIN; // INPUT
	NetFlow* SYSCLK; // INPUT
	
	prim_class_X_PHASER_IN_PHY(
		//Verilog Parameters:
		int LOC, // Default: "UNPLACED"
		int BURST_MODE, // Default: "FALSE"
		int CLKOUT_DIV, // Default: 4
		int DQS_AUTO_RECAL, // Default: 1'b1
		int DQS_BIAS_MODE, // Default: "FALSE"
		int DQS_FIND_PATTERN, // Default: 3'b001
		int FINE_DELAY, // Default: 0
		int FREQ_REF_DIV, // Default: "NONE"
		int MEMREFCLK_PERIOD, // Default: 0.000
		int OUTPUT_CLK_SRC, // Default: "PHASE_REF"
		int PHASEREFCLK_PERIOD, // Default: 0.000
		int REFCLK_PERIOD, // Default: 0.000
		int SEL_CLK_OFFSET, // Default: 5
		int SYNC_IN_DIV_RST, // Default: "FALSE"
		int WR_CYCLES, // Default: "FALSE"
		//Verilog Ports in definition order:
		NetFlow* COUNTERREADVAL, // OUTPUT
		NetFlow* DQSFOUND, // OUTPUT
		NetFlow* DQSOUTOFRANGE, // OUTPUT
		NetFlow* FINEOVERFLOW, // OUTPUT
		NetFlow* ICLK, // OUTPUT
		NetFlow* ICLKDIV, // OUTPUT
		NetFlow* ISERDESRST, // OUTPUT
		NetFlow* PHASELOCKED, // OUTPUT
		NetFlow* RCLK, // OUTPUT
		NetFlow* WRENABLE, // OUTPUT
		NetFlow* BURSTPENDINGPHY, // INPUT
		NetFlow* COUNTERLOADEN, // INPUT
		NetFlow* COUNTERLOADVAL, // INPUT
		NetFlow* COUNTERREADEN, // INPUT
		NetFlow* ENCALIBPHY, // INPUT
		NetFlow* FINEENABLE, // INPUT
		NetFlow* FINEINC, // INPUT
		NetFlow* FREQREFCLK, // INPUT
		NetFlow* MEMREFCLK, // INPUT
		NetFlow* PHASEREFCLK, // INPUT
		NetFlow* RANKSELPHY, // INPUT
		NetFlow* RST, // INPUT
		NetFlow* RSTDQSFIND, // INPUT
		NetFlow* SYNCIN, // INPUT
		NetFlow* SYSCLK // INPUT
		){
	
	// Assign parameters and ports: 
	//Verilog Parameters:
		this->LOC = LOC; // Default: "UNPLACED"
		this->BURST_MODE = BURST_MODE; // Default: "FALSE"
		this->CLKOUT_DIV = CLKOUT_DIV; // Default: 4
		this->DQS_AUTO_RECAL = DQS_AUTO_RECAL; // Default: 1'b1
		this->DQS_BIAS_MODE = DQS_BIAS_MODE; // Default: "FALSE"
		this->DQS_FIND_PATTERN = DQS_FIND_PATTERN; // Default: 3'b001
		this->FINE_DELAY = FINE_DELAY; // Default: 0
		this->FREQ_REF_DIV = FREQ_REF_DIV; // Default: "NONE"
		this->MEMREFCLK_PERIOD = MEMREFCLK_PERIOD; // Default: 0.000
		this->OUTPUT_CLK_SRC = OUTPUT_CLK_SRC; // Default: "PHASE_REF"
		this->PHASEREFCLK_PERIOD = PHASEREFCLK_PERIOD; // Default: 0.000
		this->REFCLK_PERIOD = REFCLK_PERIOD; // Default: 0.000
		this->SEL_CLK_OFFSET = SEL_CLK_OFFSET; // Default: 5
		this->SYNC_IN_DIV_RST = SYNC_IN_DIV_RST; // Default: "FALSE"
		this->WR_CYCLES = WR_CYCLES; // Default: "FALSE"
	//Verilog Ports in definition order:
		this->COUNTERREADVAL = COUNTERREADVAL; // OUTPUT
		this->DQSFOUND = DQSFOUND; // OUTPUT
		this->DQSOUTOFRANGE = DQSOUTOFRANGE; // OUTPUT
		this->FINEOVERFLOW = FINEOVERFLOW; // OUTPUT
		this->ICLK = ICLK; // OUTPUT
		this->ICLKDIV = ICLKDIV; // OUTPUT
		this->ISERDESRST = ISERDESRST; // OUTPUT
		this->PHASELOCKED = PHASELOCKED; // OUTPUT
		this->RCLK = RCLK; // OUTPUT
		this->WRENABLE = WRENABLE; // OUTPUT
		this->BURSTPENDINGPHY = BURSTPENDINGPHY; // INPUT
		this->COUNTERLOADEN = COUNTERLOADEN; // INPUT
		this->COUNTERLOADVAL = COUNTERLOADVAL; // INPUT
		this->COUNTERREADEN = COUNTERREADEN; // INPUT
		this->ENCALIBPHY = ENCALIBPHY; // INPUT
		this->FINEENABLE = FINEENABLE; // INPUT
		this->FINEINC = FINEINC; // INPUT
		this->FREQREFCLK = FREQREFCLK; // INPUT
		this->MEMREFCLK = MEMREFCLK; // INPUT
		this->PHASEREFCLK = PHASEREFCLK; // INPUT
		this->RANKSELPHY = RANKSELPHY; // INPUT
		this->RST = RST; // INPUT
		this->RSTDQSFIND = RSTDQSFIND; // INPUT
		this->SYNCIN = SYNCIN; // INPUT
		this->SYSCLK = SYSCLK; // INPUT
	
		register_wait_on_event_nets();
	
	}
	
	void register_wait_on_event_nets(){
	// TODO
	}
	void calculate(int time){
	// TODO
	}
};


class prim_class_X_PHASER_OUT{
	//Verilog Parameters:
	int LOC;
	int CLKOUT_DIV;
	int COARSE_BYPASS;
	int COARSE_DELAY;
	int EN_OSERDES_RST;
	int FINE_DELAY;
	int MEMREFCLK_PERIOD;
	int OCLKDELAY_INV;
	int OCLK_DELAY;
	int OUTPUT_CLK_SRC;
	int PHASEREFCLK_PERIOD;
	int PO;
	int REFCLK_PERIOD;
	int SYNC_IN_DIV_RST;
	//Verilog Ports in definition order:
	NetFlow* COARSEOVERFLOW; // OUTPUT
	NetFlow* COUNTERREADVAL; // OUTPUT
	NetFlow* FINEOVERFLOW; // OUTPUT
	NetFlow* OCLK; // OUTPUT
	NetFlow* OCLKDELAYED; // OUTPUT
	NetFlow* OCLKDIV; // OUTPUT
	NetFlow* OSERDESRST; // OUTPUT
	NetFlow* COARSEENABLE; // INPUT
	NetFlow* COARSEINC; // INPUT
	NetFlow* COUNTERLOADEN; // INPUT
	NetFlow* COUNTERLOADVAL; // INPUT
	NetFlow* COUNTERREADEN; // INPUT
	NetFlow* DIVIDERST; // INPUT
	NetFlow* EDGEADV; // INPUT
	NetFlow* FINEENABLE; // INPUT
	NetFlow* FINEINC; // INPUT
	NetFlow* FREQREFCLK; // INPUT
	NetFlow* MEMREFCLK; // INPUT
	NetFlow* PHASEREFCLK; // INPUT
	NetFlow* RST; // INPUT
	NetFlow* SELFINEOCLKDELAY; // INPUT
	NetFlow* SYNCIN; // INPUT
	NetFlow* SYSCLK; // INPUT
	
	prim_class_X_PHASER_OUT(
		//Verilog Parameters:
		int LOC, // Default: "UNPLACED"
		int CLKOUT_DIV, // Default: 4
		int COARSE_BYPASS, // Default: "FALSE"
		int COARSE_DELAY, // Default: 0
		int EN_OSERDES_RST, // Default: "FALSE"
		int FINE_DELAY, // Default: 0
		int MEMREFCLK_PERIOD, // Default: 0.000
		int OCLKDELAY_INV, // Default: "FALSE"
		int OCLK_DELAY, // Default: 0
		int OUTPUT_CLK_SRC, // Default: "PHASE_REF"
		int PHASEREFCLK_PERIOD, // Default: 0.000
		int PO, // Default: 3'b000
		int REFCLK_PERIOD, // Default: 0.000
		int SYNC_IN_DIV_RST, // Default: "FALSE"
		//Verilog Ports in definition order:
		NetFlow* COARSEOVERFLOW, // OUTPUT
		NetFlow* COUNTERREADVAL, // OUTPUT
		NetFlow* FINEOVERFLOW, // OUTPUT
		NetFlow* OCLK, // OUTPUT
		NetFlow* OCLKDELAYED, // OUTPUT
		NetFlow* OCLKDIV, // OUTPUT
		NetFlow* OSERDESRST, // OUTPUT
		NetFlow* COARSEENABLE, // INPUT
		NetFlow* COARSEINC, // INPUT
		NetFlow* COUNTERLOADEN, // INPUT
		NetFlow* COUNTERLOADVAL, // INPUT
		NetFlow* COUNTERREADEN, // INPUT
		NetFlow* DIVIDERST, // INPUT
		NetFlow* EDGEADV, // INPUT
		NetFlow* FINEENABLE, // INPUT
		NetFlow* FINEINC, // INPUT
		NetFlow* FREQREFCLK, // INPUT
		NetFlow* MEMREFCLK, // INPUT
		NetFlow* PHASEREFCLK, // INPUT
		NetFlow* RST, // INPUT
		NetFlow* SELFINEOCLKDELAY, // INPUT
		NetFlow* SYNCIN, // INPUT
		NetFlow* SYSCLK // INPUT
		){
	
	// Assign parameters and ports: 
	//Verilog Parameters:
		this->LOC = LOC; // Default: "UNPLACED"
		this->CLKOUT_DIV = CLKOUT_DIV; // Default: 4
		this->COARSE_BYPASS = COARSE_BYPASS; // Default: "FALSE"
		this->COARSE_DELAY = COARSE_DELAY; // Default: 0
		this->EN_OSERDES_RST = EN_OSERDES_RST; // Default: "FALSE"
		this->FINE_DELAY = FINE_DELAY; // Default: 0
		this->MEMREFCLK_PERIOD = MEMREFCLK_PERIOD; // Default: 0.000
		this->OCLKDELAY_INV = OCLKDELAY_INV; // Default: "FALSE"
		this->OCLK_DELAY = OCLK_DELAY; // Default: 0
		this->OUTPUT_CLK_SRC = OUTPUT_CLK_SRC; // Default: "PHASE_REF"
		this->PHASEREFCLK_PERIOD = PHASEREFCLK_PERIOD; // Default: 0.000
		this->PO = PO; // Default: 3'b000
		this->REFCLK_PERIOD = REFCLK_PERIOD; // Default: 0.000
		this->SYNC_IN_DIV_RST = SYNC_IN_DIV_RST; // Default: "FALSE"
	//Verilog Ports in definition order:
		this->COARSEOVERFLOW = COARSEOVERFLOW; // OUTPUT
		this->COUNTERREADVAL = COUNTERREADVAL; // OUTPUT
		this->FINEOVERFLOW = FINEOVERFLOW; // OUTPUT
		this->OCLK = OCLK; // OUTPUT
		this->OCLKDELAYED = OCLKDELAYED; // OUTPUT
		this->OCLKDIV = OCLKDIV; // OUTPUT
		this->OSERDESRST = OSERDESRST; // OUTPUT
		this->COARSEENABLE = COARSEENABLE; // INPUT
		this->COARSEINC = COARSEINC; // INPUT
		this->COUNTERLOADEN = COUNTERLOADEN; // INPUT
		this->COUNTERLOADVAL = COUNTERLOADVAL; // INPUT
		this->COUNTERREADEN = COUNTERREADEN; // INPUT
		this->DIVIDERST = DIVIDERST; // INPUT
		this->EDGEADV = EDGEADV; // INPUT
		this->FINEENABLE = FINEENABLE; // INPUT
		this->FINEINC = FINEINC; // INPUT
		this->FREQREFCLK = FREQREFCLK; // INPUT
		this->MEMREFCLK = MEMREFCLK; // INPUT
		this->PHASEREFCLK = PHASEREFCLK; // INPUT
		this->RST = RST; // INPUT
		this->SELFINEOCLKDELAY = SELFINEOCLKDELAY; // INPUT
		this->SYNCIN = SYNCIN; // INPUT
		this->SYSCLK = SYSCLK; // INPUT
	
		register_wait_on_event_nets();
	
	}
	
	void register_wait_on_event_nets(){
	// TODO
	}
	void calculate(int time){
	// TODO
	}
};


class prim_class_X_PHASER_OUT_PHY{
	//Verilog Parameters:
	int LOC;
	int CLKOUT_DIV;
	int COARSE_BYPASS;
	int COARSE_DELAY;
	int DATA_CTL_N;
	int DATA_RD_CYCLES;
	int FINE_DELAY;
	int MEMREFCLK_PERIOD;
	int OCLKDELAY_INV;
	int OCLK_DELAY;
	int OUTPUT_CLK_SRC;
	int PHASEREFCLK_PERIOD;
	int PO;
	int REFCLK_PERIOD;
	int SYNC_IN_DIV_RST;
	//Verilog Ports in definition order:
	NetFlow* COARSEOVERFLOW; // OUTPUT
	NetFlow* COUNTERREADVAL; // OUTPUT
	NetFlow* CTSBUS; // OUTPUT
	NetFlow* DQSBUS; // OUTPUT
	NetFlow* DTSBUS; // OUTPUT
	NetFlow* FINEOVERFLOW; // OUTPUT
	NetFlow* OCLK; // OUTPUT
	NetFlow* OCLKDELAYED; // OUTPUT
	NetFlow* OCLKDIV; // OUTPUT
	NetFlow* OSERDESRST; // OUTPUT
	NetFlow* RDENABLE; // OUTPUT
	NetFlow* BURSTPENDINGPHY; // INPUT
	NetFlow* COARSEENABLE; // INPUT
	NetFlow* COARSEINC; // INPUT
	NetFlow* COUNTERLOADEN; // INPUT
	NetFlow* COUNTERLOADVAL; // INPUT
	NetFlow* COUNTERREADEN; // INPUT
	NetFlow* ENCALIBPHY; // INPUT
	NetFlow* FINEENABLE; // INPUT
	NetFlow* FINEINC; // INPUT
	NetFlow* FREQREFCLK; // INPUT
	NetFlow* MEMREFCLK; // INPUT
	NetFlow* PHASEREFCLK; // INPUT
	NetFlow* RST; // INPUT
	NetFlow* SELFINEOCLKDELAY; // INPUT
	NetFlow* SYNCIN; // INPUT
	NetFlow* SYSCLK; // INPUT
	
	prim_class_X_PHASER_OUT_PHY(
		//Verilog Parameters:
		int LOC, // Default: "UNPLACED"
		int CLKOUT_DIV, // Default: 4
		int COARSE_BYPASS, // Default: "FALSE"
		int COARSE_DELAY, // Default: 0
		int DATA_CTL_N, // Default: "FALSE"
		int DATA_RD_CYCLES, // Default: "FALSE"
		int FINE_DELAY, // Default: 0
		int MEMREFCLK_PERIOD, // Default: 0.000
		int OCLKDELAY_INV, // Default: "FALSE"
		int OCLK_DELAY, // Default: 0
		int OUTPUT_CLK_SRC, // Default: "PHASE_REF"
		int PHASEREFCLK_PERIOD, // Default: 0.000
		int PO, // Default: 3'b000
		int REFCLK_PERIOD, // Default: 0.000
		int SYNC_IN_DIV_RST, // Default: "FALSE"
		//Verilog Ports in definition order:
		NetFlow* COARSEOVERFLOW, // OUTPUT
		NetFlow* COUNTERREADVAL, // OUTPUT
		NetFlow* CTSBUS, // OUTPUT
		NetFlow* DQSBUS, // OUTPUT
		NetFlow* DTSBUS, // OUTPUT
		NetFlow* FINEOVERFLOW, // OUTPUT
		NetFlow* OCLK, // OUTPUT
		NetFlow* OCLKDELAYED, // OUTPUT
		NetFlow* OCLKDIV, // OUTPUT
		NetFlow* OSERDESRST, // OUTPUT
		NetFlow* RDENABLE, // OUTPUT
		NetFlow* BURSTPENDINGPHY, // INPUT
		NetFlow* COARSEENABLE, // INPUT
		NetFlow* COARSEINC, // INPUT
		NetFlow* COUNTERLOADEN, // INPUT
		NetFlow* COUNTERLOADVAL, // INPUT
		NetFlow* COUNTERREADEN, // INPUT
		NetFlow* ENCALIBPHY, // INPUT
		NetFlow* FINEENABLE, // INPUT
		NetFlow* FINEINC, // INPUT
		NetFlow* FREQREFCLK, // INPUT
		NetFlow* MEMREFCLK, // INPUT
		NetFlow* PHASEREFCLK, // INPUT
		NetFlow* RST, // INPUT
		NetFlow* SELFINEOCLKDELAY, // INPUT
		NetFlow* SYNCIN, // INPUT
		NetFlow* SYSCLK // INPUT
		){
	
	// Assign parameters and ports: 
	//Verilog Parameters:
		this->LOC = LOC; // Default: "UNPLACED"
		this->CLKOUT_DIV = CLKOUT_DIV; // Default: 4
		this->COARSE_BYPASS = COARSE_BYPASS; // Default: "FALSE"
		this->COARSE_DELAY = COARSE_DELAY; // Default: 0
		this->DATA_CTL_N = DATA_CTL_N; // Default: "FALSE"
		this->DATA_RD_CYCLES = DATA_RD_CYCLES; // Default: "FALSE"
		this->FINE_DELAY = FINE_DELAY; // Default: 0
		this->MEMREFCLK_PERIOD = MEMREFCLK_PERIOD; // Default: 0.000
		this->OCLKDELAY_INV = OCLKDELAY_INV; // Default: "FALSE"
		this->OCLK_DELAY = OCLK_DELAY; // Default: 0
		this->OUTPUT_CLK_SRC = OUTPUT_CLK_SRC; // Default: "PHASE_REF"
		this->PHASEREFCLK_PERIOD = PHASEREFCLK_PERIOD; // Default: 0.000
		this->PO = PO; // Default: 3'b000
		this->REFCLK_PERIOD = REFCLK_PERIOD; // Default: 0.000
		this->SYNC_IN_DIV_RST = SYNC_IN_DIV_RST; // Default: "FALSE"
	//Verilog Ports in definition order:
		this->COARSEOVERFLOW = COARSEOVERFLOW; // OUTPUT
		this->COUNTERREADVAL = COUNTERREADVAL; // OUTPUT
		this->CTSBUS = CTSBUS; // OUTPUT
		this->DQSBUS = DQSBUS; // OUTPUT
		this->DTSBUS = DTSBUS; // OUTPUT
		this->FINEOVERFLOW = FINEOVERFLOW; // OUTPUT
		this->OCLK = OCLK; // OUTPUT
		this->OCLKDELAYED = OCLKDELAYED; // OUTPUT
		this->OCLKDIV = OCLKDIV; // OUTPUT
		this->OSERDESRST = OSERDESRST; // OUTPUT
		this->RDENABLE = RDENABLE; // OUTPUT
		this->BURSTPENDINGPHY = BURSTPENDINGPHY; // INPUT
		this->COARSEENABLE = COARSEENABLE; // INPUT
		this->COARSEINC = COARSEINC; // INPUT
		this->COUNTERLOADEN = COUNTERLOADEN; // INPUT
		this->COUNTERLOADVAL = COUNTERLOADVAL; // INPUT
		this->COUNTERREADEN = COUNTERREADEN; // INPUT
		this->ENCALIBPHY = ENCALIBPHY; // INPUT
		this->FINEENABLE = FINEENABLE; // INPUT
		this->FINEINC = FINEINC; // INPUT
		this->FREQREFCLK = FREQREFCLK; // INPUT
		this->MEMREFCLK = MEMREFCLK; // INPUT
		this->PHASEREFCLK = PHASEREFCLK; // INPUT
		this->RST = RST; // INPUT
		this->SELFINEOCLKDELAY = SELFINEOCLKDELAY; // INPUT
		this->SYNCIN = SYNCIN; // INPUT
		this->SYSCLK = SYSCLK; // INPUT
	
		register_wait_on_event_nets();
	
	}
	
	void register_wait_on_event_nets(){
	// TODO
	}
	void calculate(int time){
	// TODO
	}
};


class prim_class_X_PHASER_REF{
	//Verilog Parameters:
	int LOC;
	//Verilog Ports in definition order:
	NetFlow* LOCKED; // OUTPUT
	NetFlow* CLKIN; // INPUT
	NetFlow* PWRDWN; // INPUT
	NetFlow* RST; // INPUT
	
	prim_class_X_PHASER_REF(
		//Verilog Parameters:
		int LOC, // Default: "UNPLACED"
		//Verilog Ports in definition order:
		NetFlow* LOCKED, // OUTPUT
		NetFlow* CLKIN, // INPUT
		NetFlow* PWRDWN, // INPUT
		NetFlow* RST // INPUT
		){
	
	// Assign parameters and ports: 
	//Verilog Parameters:
		this->LOC = LOC; // Default: "UNPLACED"
	//Verilog Ports in definition order:
		this->LOCKED = LOCKED; // OUTPUT
		this->CLKIN = CLKIN; // INPUT
		this->PWRDWN = PWRDWN; // INPUT
		this->RST = RST; // INPUT
	
		register_wait_on_event_nets();
	
	}
	
	void register_wait_on_event_nets(){
	// TODO
	}
	void calculate(int time){
	// TODO
	}
};


class prim_class_X_PHY_CONTROL{
	//Verilog Parameters:
	int LOC;
	int AO_TOGGLE;
	int AO_WRLVL_EN;
	int BURST_MODE;
	int CLK_RATIO;
	int CMD_OFFSET;
	int CO_DURATION;
	int DATA_CTL_A_N;
	int DATA_CTL_B_N;
	int DATA_CTL_C_N;
	int DATA_CTL_D_N;
	int DISABLE_SEQ_MATCH;
	int DI_DURATION;
	int DO_DURATION;
	int EVENTS_DELAY;
	int FOUR_WINDOW_CLOCKS;
	int MULTI_REGION;
	int PHY_COUNT_ENABLE;
	int RD_CMD_OFFSET_0;
	int RD_CMD_OFFSET_1;
	int RD_CMD_OFFSET_2;
	int RD_CMD_OFFSET_3;
	int RD_DURATION_0;
	int RD_DURATION_1;
	int RD_DURATION_2;
	int RD_DURATION_3;
	int SYNC_MODE;
	int WR_CMD_OFFSET_0;
	int WR_CMD_OFFSET_1;
	int WR_CMD_OFFSET_2;
	int WR_CMD_OFFSET_3;
	int WR_DURATION_0;
	int WR_DURATION_1;
	int WR_DURATION_2;
	int WR_DURATION_3;
	//Verilog Ports in definition order:
	NetFlow* AUXOUTPUT; // OUTPUT
	NetFlow* INBURSTPENDING; // OUTPUT
	NetFlow* INRANKA; // OUTPUT
	NetFlow* INRANKB; // OUTPUT
	NetFlow* INRANKC; // OUTPUT
	NetFlow* INRANKD; // OUTPUT
	NetFlow* OUTBURSTPENDING; // OUTPUT
	NetFlow* PCENABLECALIB; // OUTPUT
	NetFlow* PHYCTLALMOSTFULL; // OUTPUT
	NetFlow* PHYCTLEMPTY; // OUTPUT
	NetFlow* PHYCTLFULL; // OUTPUT
	NetFlow* PHYCTLREADY; // OUTPUT
	NetFlow* MEMREFCLK; // INPUT
	NetFlow* PHYCLK; // INPUT
	NetFlow* PHYCTLMSTREMPTY; // INPUT
	NetFlow* PHYCTLWD; // INPUT
	NetFlow* PHYCTLWRENABLE; // INPUT
	NetFlow* PLLLOCK; // INPUT
	NetFlow* READCALIBENABLE; // INPUT
	NetFlow* REFDLLLOCK; // INPUT
	NetFlow* RESET; // INPUT
	NetFlow* SYNCIN; // INPUT
	NetFlow* WRITECALIBENABLE; // INPUT
	
	prim_class_X_PHY_CONTROL(
		//Verilog Parameters:
		int LOC, // Default: "UNPLACED"
		int AO_TOGGLE, // Default: 0
		int AO_WRLVL_EN, // Default: 4'b0000
		int BURST_MODE, // Default: "FALSE"
		int CLK_RATIO, // Default: 1
		int CMD_OFFSET, // Default: 0
		int CO_DURATION, // Default: 0
		int DATA_CTL_A_N, // Default: "FALSE"
		int DATA_CTL_B_N, // Default: "FALSE"
		int DATA_CTL_C_N, // Default: "FALSE"
		int DATA_CTL_D_N, // Default: "FALSE"
		int DISABLE_SEQ_MATCH, // Default: "TRUE"
		int DI_DURATION, // Default: 0
		int DO_DURATION, // Default: 0
		int EVENTS_DELAY, // Default: 63
		int FOUR_WINDOW_CLOCKS, // Default: 63
		int MULTI_REGION, // Default: "FALSE"
		int PHY_COUNT_ENABLE, // Default: "FALSE"
		int RD_CMD_OFFSET_0, // Default: 0
		int RD_CMD_OFFSET_1, // Default: 00
		int RD_CMD_OFFSET_2, // Default: 0
		int RD_CMD_OFFSET_3, // Default: 0
		int RD_DURATION_0, // Default: 0
		int RD_DURATION_1, // Default: 0
		int RD_DURATION_2, // Default: 0
		int RD_DURATION_3, // Default: 0
		int SYNC_MODE, // Default: "FALSE"
		int WR_CMD_OFFSET_0, // Default: 0
		int WR_CMD_OFFSET_1, // Default: 0
		int WR_CMD_OFFSET_2, // Default: 0
		int WR_CMD_OFFSET_3, // Default: 0
		int WR_DURATION_0, // Default: 0
		int WR_DURATION_1, // Default: 0
		int WR_DURATION_2, // Default: 0
		int WR_DURATION_3, // Default: 0
		//Verilog Ports in definition order:
		NetFlow* AUXOUTPUT, // OUTPUT
		NetFlow* INBURSTPENDING, // OUTPUT
		NetFlow* INRANKA, // OUTPUT
		NetFlow* INRANKB, // OUTPUT
		NetFlow* INRANKC, // OUTPUT
		NetFlow* INRANKD, // OUTPUT
		NetFlow* OUTBURSTPENDING, // OUTPUT
		NetFlow* PCENABLECALIB, // OUTPUT
		NetFlow* PHYCTLALMOSTFULL, // OUTPUT
		NetFlow* PHYCTLEMPTY, // OUTPUT
		NetFlow* PHYCTLFULL, // OUTPUT
		NetFlow* PHYCTLREADY, // OUTPUT
		NetFlow* MEMREFCLK, // INPUT
		NetFlow* PHYCLK, // INPUT
		NetFlow* PHYCTLMSTREMPTY, // INPUT
		NetFlow* PHYCTLWD, // INPUT
		NetFlow* PHYCTLWRENABLE, // INPUT
		NetFlow* PLLLOCK, // INPUT
		NetFlow* READCALIBENABLE, // INPUT
		NetFlow* REFDLLLOCK, // INPUT
		NetFlow* RESET, // INPUT
		NetFlow* SYNCIN, // INPUT
		NetFlow* WRITECALIBENABLE // INPUT
		){
	
	// Assign parameters and ports: 
	//Verilog Parameters:
		this->LOC = LOC; // Default: "UNPLACED"
		this->AO_TOGGLE = AO_TOGGLE; // Default: 0
		this->AO_WRLVL_EN = AO_WRLVL_EN; // Default: 4'b0000
		this->BURST_MODE = BURST_MODE; // Default: "FALSE"
		this->CLK_RATIO = CLK_RATIO; // Default: 1
		this->CMD_OFFSET = CMD_OFFSET; // Default: 0
		this->CO_DURATION = CO_DURATION; // Default: 0
		this->DATA_CTL_A_N = DATA_CTL_A_N; // Default: "FALSE"
		this->DATA_CTL_B_N = DATA_CTL_B_N; // Default: "FALSE"
		this->DATA_CTL_C_N = DATA_CTL_C_N; // Default: "FALSE"
		this->DATA_CTL_D_N = DATA_CTL_D_N; // Default: "FALSE"
		this->DISABLE_SEQ_MATCH = DISABLE_SEQ_MATCH; // Default: "TRUE"
		this->DI_DURATION = DI_DURATION; // Default: 0
		this->DO_DURATION = DO_DURATION; // Default: 0
		this->EVENTS_DELAY = EVENTS_DELAY; // Default: 63
		this->FOUR_WINDOW_CLOCKS = FOUR_WINDOW_CLOCKS; // Default: 63
		this->MULTI_REGION = MULTI_REGION; // Default: "FALSE"
		this->PHY_COUNT_ENABLE = PHY_COUNT_ENABLE; // Default: "FALSE"
		this->RD_CMD_OFFSET_0 = RD_CMD_OFFSET_0; // Default: 0
		this->RD_CMD_OFFSET_1 = RD_CMD_OFFSET_1; // Default: 00
		this->RD_CMD_OFFSET_2 = RD_CMD_OFFSET_2; // Default: 0
		this->RD_CMD_OFFSET_3 = RD_CMD_OFFSET_3; // Default: 0
		this->RD_DURATION_0 = RD_DURATION_0; // Default: 0
		this->RD_DURATION_1 = RD_DURATION_1; // Default: 0
		this->RD_DURATION_2 = RD_DURATION_2; // Default: 0
		this->RD_DURATION_3 = RD_DURATION_3; // Default: 0
		this->SYNC_MODE = SYNC_MODE; // Default: "FALSE"
		this->WR_CMD_OFFSET_0 = WR_CMD_OFFSET_0; // Default: 0
		this->WR_CMD_OFFSET_1 = WR_CMD_OFFSET_1; // Default: 0
		this->WR_CMD_OFFSET_2 = WR_CMD_OFFSET_2; // Default: 0
		this->WR_CMD_OFFSET_3 = WR_CMD_OFFSET_3; // Default: 0
		this->WR_DURATION_0 = WR_DURATION_0; // Default: 0
		this->WR_DURATION_1 = WR_DURATION_1; // Default: 0
		this->WR_DURATION_2 = WR_DURATION_2; // Default: 0
		this->WR_DURATION_3 = WR_DURATION_3; // Default: 0
	//Verilog Ports in definition order:
		this->AUXOUTPUT = AUXOUTPUT; // OUTPUT
		this->INBURSTPENDING = INBURSTPENDING; // OUTPUT
		this->INRANKA = INRANKA; // OUTPUT
		this->INRANKB = INRANKB; // OUTPUT
		this->INRANKC = INRANKC; // OUTPUT
		this->INRANKD = INRANKD; // OUTPUT
		this->OUTBURSTPENDING = OUTBURSTPENDING; // OUTPUT
		this->PCENABLECALIB = PCENABLECALIB; // OUTPUT
		this->PHYCTLALMOSTFULL = PHYCTLALMOSTFULL; // OUTPUT
		this->PHYCTLEMPTY = PHYCTLEMPTY; // OUTPUT
		this->PHYCTLFULL = PHYCTLFULL; // OUTPUT
		this->PHYCTLREADY = PHYCTLREADY; // OUTPUT
		this->MEMREFCLK = MEMREFCLK; // INPUT
		this->PHYCLK = PHYCLK; // INPUT
		this->PHYCTLMSTREMPTY = PHYCTLMSTREMPTY; // INPUT
		this->PHYCTLWD = PHYCTLWD; // INPUT
		this->PHYCTLWRENABLE = PHYCTLWRENABLE; // INPUT
		this->PLLLOCK = PLLLOCK; // INPUT
		this->READCALIBENABLE = READCALIBENABLE; // INPUT
		this->REFDLLLOCK = REFDLLLOCK; // INPUT
		this->RESET = RESET; // INPUT
		this->SYNCIN = SYNCIN; // INPUT
		this->WRITECALIBENABLE = WRITECALIBENABLE; // INPUT
	
		register_wait_on_event_nets();
	
	}
	
	void register_wait_on_event_nets(){
	// TODO
	}
	void calculate(int time){
	// TODO
	}
};


class prim_class_X_PCIE_2_1{
	//Verilog Parameters:
	int LOC;
	int AER_BASE_PTR;
	int AER_CAP_ECRC_CHECK_CAPABLE;
	int AER_CAP_ECRC_GEN_CAPABLE;
	int AER_CAP_ID;
	int AER_CAP_MULTIHEADER;
	int AER_CAP_NEXTPTR;
	int AER_CAP_ON;
	int AER_CAP_OPTIONAL_ERR_SUPPORT;
	int AER_CAP_PERMIT_ROOTERR_UPDATE;
	int AER_CAP_VERSION;
	int ALLOW_X8_GEN2;
	int BAR0;
	int BAR1;
	int BAR2;
	int BAR3;
	int BAR4;
	int BAR5;
	int CAPABILITIES_PTR;
	int CARDBUS_CIS_POINTER;
	int CFG_ECRC_ERR_CPLSTAT;
	int CLASS_CODE;
	int CMD_INTX_IMPLEMENTED;
	int CPL_TIMEOUT_DISABLE_SUPPORTED;
	int CPL_TIMEOUT_RANGES_SUPPORTED;
	int CRM_MODULE_RSTS;
	int DEV_CAP2_ARI_FORWARDING_SUPPORTED;
	int DEV_CAP2_ATOMICOP32_COMPLETER_SUPPORTED;
	int DEV_CAP2_ATOMICOP64_COMPLETER_SUPPORTED;
	int DEV_CAP2_ATOMICOP_ROUTING_SUPPORTED;
	int DEV_CAP2_CAS128_COMPLETER_SUPPORTED;
	int DEV_CAP2_ENDEND_TLP_PREFIX_SUPPORTED;
	int DEV_CAP2_EXTENDED_FMT_FIELD_SUPPORTED;
	int DEV_CAP2_LTR_MECHANISM_SUPPORTED;
	int DEV_CAP2_MAX_ENDEND_TLP_PREFIXES;
	int DEV_CAP2_NO_RO_ENABLED_PRPR_PASSING;
	int DEV_CAP2_TPH_COMPLETER_SUPPORTED;
	int DEV_CAP_ENABLE_SLOT_PWR_LIMIT_SCALE;
	int DEV_CAP_ENABLE_SLOT_PWR_LIMIT_VALUE;
	int DEV_CAP_ENDPOINT_L0S_LATENCY;
	int DEV_CAP_ENDPOINT_L1_LATENCY;
	int DEV_CAP_EXT_TAG_SUPPORTED;
	int DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE;
	int DEV_CAP_MAX_PAYLOAD_SUPPORTED;
	int DEV_CAP_PHANTOM_FUNCTIONS_SUPPORT;
	int DEV_CAP_ROLE_BASED_ERROR;
	int DEV_CAP_RSVD_14_12;
	int DEV_CAP_RSVD_17_16;
	int DEV_CAP_RSVD_31_29;
	int DEV_CONTROL_AUX_POWER_SUPPORTED;
	int DEV_CONTROL_EXT_TAG_DEFAULT;
	int DISABLE_ASPM_L1_TIMER;
	int DISABLE_BAR_FILTERING;
	int DISABLE_ERR_MSG;
	int DISABLE_ID_CHECK;
	int DISABLE_LANE_REVERSAL;
	int DISABLE_LOCKED_FILTER;
	int DISABLE_PPM_FILTER;
	int DISABLE_RX_POISONED_RESP;
	int DISABLE_RX_TC_FILTER;
	int DISABLE_SCRAMBLING;
	int DNSTREAM_LINK_NUM;
	int DSN_BASE_PTR;
	int DSN_CAP_ID;
	int DSN_CAP_NEXTPTR;
	int DSN_CAP_ON;
	int DSN_CAP_VERSION;
	int ENABLE_MSG_ROUTE;
	int ENABLE_RX_TD_ECRC_TRIM;
	int ENDEND_TLP_PREFIX_FORWARDING_SUPPORTED;
	int ENTER_RVRY_EI_L0;
	int EXIT_LOOPBACK_ON_EI;
	int EXPANSION_ROM;
	int EXT_CFG_CAP_PTR;
	int EXT_CFG_XP_CAP_PTR;
	int HEADER_TYPE;
	int INFER_EI;
	int INTERRUPT_PIN;
	int INTERRUPT_STAT_AUTO;
	int IS_SWITCH;
	int LAST_CONFIG_DWORD;
	int LINK_CAP_ASPM_OPTIONALITY;
	int LINK_CAP_ASPM_SUPPORT;
	int LINK_CAP_CLOCK_POWER_MANAGEMENT;
	int LINK_CAP_DLL_LINK_ACTIVE_REPORTING_CAP;
	int LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN1;
	int LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN2;
	int LINK_CAP_L0S_EXIT_LATENCY_GEN1;
	int LINK_CAP_L0S_EXIT_LATENCY_GEN2;
	int LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN1;
	int LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN2;
	int LINK_CAP_L1_EXIT_LATENCY_GEN1;
	int LINK_CAP_L1_EXIT_LATENCY_GEN2;
	int LINK_CAP_LINK_BANDWIDTH_NOTIFICATION_CAP;
	int LINK_CAP_MAX_LINK_SPEED;
	int LINK_CAP_MAX_LINK_WIDTH;
	int LINK_CAP_RSVD_23;
	int LINK_CAP_SURPRISE_DOWN_ERROR_CAPABLE;
	int LINK_CONTROL_RCB;
	int LINK_CTRL2_DEEMPHASIS;
	int LINK_CTRL2_HW_AUTONOMOUS_SPEED_DISABLE;
	int LINK_CTRL2_TARGET_LINK_SPEED;
	int LINK_STATUS_SLOT_CLOCK_CONFIG;
	int LL_ACK_TIMEOUT;
	int LL_ACK_TIMEOUT_EN;
	int LL_ACK_TIMEOUT_FUNC;
	int LL_REPLAY_TIMEOUT;
	int LL_REPLAY_TIMEOUT_EN;
	int LL_REPLAY_TIMEOUT_FUNC;
	int LTSSM_MAX_LINK_WIDTH;
	int MPS_FORCE;
	int MSIX_BASE_PTR;
	int MSIX_CAP_ID;
	int MSIX_CAP_NEXTPTR;
	int MSIX_CAP_ON;
	int MSIX_CAP_PBA_BIR;
	int MSIX_CAP_PBA_OFFSET;
	int MSIX_CAP_TABLE_BIR;
	int MSIX_CAP_TABLE_OFFSET;
	int MSIX_CAP_TABLE_SIZE;
	int MSI_BASE_PTR;
	int MSI_CAP_64_BIT_ADDR_CAPABLE;
	int MSI_CAP_ID;
	int MSI_CAP_MULTIMSGCAP;
	int MSI_CAP_MULTIMSG_EXTENSION;
	int MSI_CAP_NEXTPTR;
	int MSI_CAP_ON;
	int MSI_CAP_PER_VECTOR_MASKING_CAPABLE;
	int N_FTS_COMCLK_GEN1;
	int N_FTS_COMCLK_GEN2;
	int N_FTS_GEN1;
	int N_FTS_GEN2;
	int PCIE_BASE_PTR;
	int PCIE_CAP_CAPABILITY_ID;
	int PCIE_CAP_CAPABILITY_VERSION;
	int PCIE_CAP_DEVICE_PORT_TYPE;
	int PCIE_CAP_NEXTPTR;
	int PCIE_CAP_ON;
	int PCIE_CAP_RSVD_15_14;
	int PCIE_CAP_SLOT_IMPLEMENTED;
	int PCIE_REVISION;
	int PL_AUTO_CONFIG;
	int PL_FAST_TRAIN;
	int PM_ASPML0S_TIMEOUT;
	int PM_ASPML0S_TIMEOUT_EN;
	int PM_ASPML0S_TIMEOUT_FUNC;
	int PM_ASPM_FASTEXIT;
	int PM_BASE_PTR;
	int PM_CAP_AUXCURRENT;
	int PM_CAP_D1SUPPORT;
	int PM_CAP_D2SUPPORT;
	int PM_CAP_DSI;
	int PM_CAP_ID;
	int PM_CAP_NEXTPTR;
	int PM_CAP_ON;
	int PM_CAP_PMESUPPORT;
	int PM_CAP_PME_CLOCK;
	int PM_CAP_RSVD_04;
	int PM_CAP_VERSION;
	int PM_CSR_B2B3;
	int PM_CSR_BPCCEN;
	int PM_CSR_NOSOFTRST;
	int PM_DATA0;
	int PM_DATA1;
	int PM_DATA2;
	int PM_DATA3;
	int PM_DATA4;
	int PM_DATA5;
	int PM_DATA6;
	int PM_DATA7;
	int PM_DATA_SCALE0;
	int PM_DATA_SCALE1;
	int PM_DATA_SCALE2;
	int PM_DATA_SCALE3;
	int PM_DATA_SCALE4;
	int PM_DATA_SCALE5;
	int PM_DATA_SCALE6;
	int PM_DATA_SCALE7;
	int PM_MF;
	int RBAR_BASE_PTR;
	int RBAR_CAP_CONTROL_ENCODEDBAR0;
	int RBAR_CAP_CONTROL_ENCODEDBAR1;
	int RBAR_CAP_CONTROL_ENCODEDBAR2;
	int RBAR_CAP_CONTROL_ENCODEDBAR3;
	int RBAR_CAP_CONTROL_ENCODEDBAR4;
	int RBAR_CAP_CONTROL_ENCODEDBAR5;
	int RBAR_CAP_ID;
	int RBAR_CAP_INDEX0;
	int RBAR_CAP_INDEX1;
	int RBAR_CAP_INDEX2;
	int RBAR_CAP_INDEX3;
	int RBAR_CAP_INDEX4;
	int RBAR_CAP_INDEX5;
	int RBAR_CAP_NEXTPTR;
	int RBAR_CAP_ON;
	int RBAR_CAP_SUP0;
	int RBAR_CAP_SUP1;
	int RBAR_CAP_SUP2;
	int RBAR_CAP_SUP3;
	int RBAR_CAP_SUP4;
	int RBAR_CAP_SUP5;
	int RBAR_CAP_VERSION;
	int RBAR_NUM;
	int RECRC_CHK;
	int RECRC_CHK_TRIM;
	int ROOT_CAP_CRS_SW_VISIBILITY;
	int RP_AUTO_SPD;
	int RP_AUTO_SPD_LOOPCNT;
	int SELECT_DLL_IF;
	int SIM_VERSION;
	int SLOT_CAP_ATT_BUTTON_PRESENT;
	int SLOT_CAP_ATT_INDICATOR_PRESENT;
	int SLOT_CAP_ELEC_INTERLOCK_PRESENT;
	int SLOT_CAP_HOTPLUG_CAPABLE;
	int SLOT_CAP_HOTPLUG_SURPRISE;
	int SLOT_CAP_MRL_SENSOR_PRESENT;
	int SLOT_CAP_NO_CMD_COMPLETED_SUPPORT;
	int SLOT_CAP_PHYSICAL_SLOT_NUM;
	int SLOT_CAP_POWER_CONTROLLER_PRESENT;
	int SLOT_CAP_POWER_INDICATOR_PRESENT;
	int SLOT_CAP_SLOT_POWER_LIMIT_SCALE;
	int SLOT_CAP_SLOT_POWER_LIMIT_VALUE;
	int SPARE_BIT0;
	int SPARE_BIT1;
	int SPARE_BIT2;
	int SPARE_BIT3;
	int SPARE_BIT4;
	int SPARE_BIT5;
	int SPARE_BIT6;
	int SPARE_BIT7;
	int SPARE_BIT8;
	int SPARE_BYTE0;
	int SPARE_BYTE1;
	int SPARE_BYTE2;
	int SPARE_BYTE3;
	int SPARE_WORD0;
	int SPARE_WORD1;
	int SPARE_WORD2;
	int SPARE_WORD3;
	int SSL_MESSAGE_AUTO;
	int TECRC_EP_INV;
	int TL_RBYPASS;
	int TL_RX_RAM_RADDR_LATENCY;
	int TL_RX_RAM_RDATA_LATENCY;
	int TL_RX_RAM_WRITE_LATENCY;
	int TL_TFC_DISABLE;
	int TL_TX_CHECKS_DISABLE;
	int TL_TX_RAM_RADDR_LATENCY;
	int TL_TX_RAM_RDATA_LATENCY;
	int TL_TX_RAM_WRITE_LATENCY;
	int TRN_DW;
	int TRN_NP_FC;
	int UPCONFIG_CAPABLE;
	int UPSTREAM_FACING;
	int UR_ATOMIC;
	int UR_CFG1;
	int UR_INV_REQ;
	int UR_PRS_RESPONSE;
	int USER_CLK2_DIV2;
	int USER_CLK_FREQ;
	int USE_RID_PINS;
	int VC0_CPL_INFINITE;
	int VC0_RX_RAM_LIMIT;
	int VC0_TOTAL_CREDITS_CD;
	int VC0_TOTAL_CREDITS_CH;
	int VC0_TOTAL_CREDITS_NPD;
	int VC0_TOTAL_CREDITS_NPH;
	int VC0_TOTAL_CREDITS_PD;
	int VC0_TOTAL_CREDITS_PH;
	int VC0_TX_LASTPACKET;
	int VC_BASE_PTR;
	int VC_CAP_ID;
	int VC_CAP_NEXTPTR;
	int VC_CAP_ON;
	int VC_CAP_REJECT_SNOOP_TRANSACTIONS;
	int VC_CAP_VERSION;
	int VSEC_BASE_PTR;
	int VSEC_CAP_HDR_ID;
	int VSEC_CAP_HDR_LENGTH;
	int VSEC_CAP_HDR_REVISION;
	int VSEC_CAP_ID;
	int VSEC_CAP_IS_LINK_VISIBLE;
	int VSEC_CAP_NEXTPTR;
	int VSEC_CAP_ON;
	int VSEC_CAP_VERSION;
	//Verilog Ports in definition order:
	NetFlow* CFGAERECRCCHECKEN; // OUTPUT
	NetFlow* CFGAERECRCGENEN; // OUTPUT
	NetFlow* CFGAERROOTERRCORRERRRECEIVED; // OUTPUT
	NetFlow* CFGAERROOTERRCORRERRREPORTINGEN; // OUTPUT
	NetFlow* CFGAERROOTERRFATALERRRECEIVED; // OUTPUT
	NetFlow* CFGAERROOTERRFATALERRREPORTINGEN; // OUTPUT
	NetFlow* CFGAERROOTERRNONFATALERRRECEIVED; // OUTPUT
	NetFlow* CFGAERROOTERRNONFATALERRREPORTINGEN; // OUTPUT
	NetFlow* CFGBRIDGESERREN; // OUTPUT
	NetFlow* CFGCOMMANDBUSMASTERENABLE; // OUTPUT
	NetFlow* CFGCOMMANDINTERRUPTDISABLE; // OUTPUT
	NetFlow* CFGCOMMANDIOENABLE; // OUTPUT
	NetFlow* CFGCOMMANDMEMENABLE; // OUTPUT
	NetFlow* CFGCOMMANDSERREN; // OUTPUT
	NetFlow* CFGDEVCONTROL2ARIFORWARDEN; // OUTPUT
	NetFlow* CFGDEVCONTROL2ATOMICEGRESSBLOCK; // OUTPUT
	NetFlow* CFGDEVCONTROL2ATOMICREQUESTEREN; // OUTPUT
	NetFlow* CFGDEVCONTROL2CPLTIMEOUTDIS; // OUTPUT
	NetFlow* CFGDEVCONTROL2CPLTIMEOUTVAL; // OUTPUT
	NetFlow* CFGDEVCONTROL2IDOCPLEN; // OUTPUT
	NetFlow* CFGDEVCONTROL2IDOREQEN; // OUTPUT
	NetFlow* CFGDEVCONTROL2LTREN; // OUTPUT
	NetFlow* CFGDEVCONTROL2TLPPREFIXBLOCK; // OUTPUT
	NetFlow* CFGDEVCONTROLAUXPOWEREN; // OUTPUT
	NetFlow* CFGDEVCONTROLCORRERRREPORTINGEN; // OUTPUT
	NetFlow* CFGDEVCONTROLENABLERO; // OUTPUT
	NetFlow* CFGDEVCONTROLEXTTAGEN; // OUTPUT
	NetFlow* CFGDEVCONTROLFATALERRREPORTINGEN; // OUTPUT
	NetFlow* CFGDEVCONTROLMAXPAYLOAD; // OUTPUT
	NetFlow* CFGDEVCONTROLMAXREADREQ; // OUTPUT
	NetFlow* CFGDEVCONTROLNONFATALREPORTINGEN; // OUTPUT
	NetFlow* CFGDEVCONTROLNOSNOOPEN; // OUTPUT
	NetFlow* CFGDEVCONTROLPHANTOMEN; // OUTPUT
	NetFlow* CFGDEVCONTROLURERRREPORTINGEN; // OUTPUT
	NetFlow* CFGDEVSTATUSCORRERRDETECTED; // OUTPUT
	NetFlow* CFGDEVSTATUSFATALERRDETECTED; // OUTPUT
	NetFlow* CFGDEVSTATUSNONFATALERRDETECTED; // OUTPUT
	NetFlow* CFGDEVSTATUSURDETECTED; // OUTPUT
	NetFlow* CFGERRAERHEADERLOGSETN; // OUTPUT
	NetFlow* CFGERRCPLRDYN; // OUTPUT
	NetFlow* CFGINTERRUPTDO; // OUTPUT
	NetFlow* CFGINTERRUPTMMENABLE; // OUTPUT
	NetFlow* CFGINTERRUPTMSIENABLE; // OUTPUT
	NetFlow* CFGINTERRUPTMSIXENABLE; // OUTPUT
	NetFlow* CFGINTERRUPTMSIXFM; // OUTPUT
	NetFlow* CFGINTERRUPTRDYN; // OUTPUT
	NetFlow* CFGLINKCONTROLASPMCONTROL; // OUTPUT
	NetFlow* CFGLINKCONTROLAUTOBANDWIDTHINTEN; // OUTPUT
	NetFlow* CFGLINKCONTROLBANDWIDTHINTEN; // OUTPUT
	NetFlow* CFGLINKCONTROLCLOCKPMEN; // OUTPUT
	NetFlow* CFGLINKCONTROLCOMMONCLOCK; // OUTPUT
	NetFlow* CFGLINKCONTROLEXTENDEDSYNC; // OUTPUT
	NetFlow* CFGLINKCONTROLHWAUTOWIDTHDIS; // OUTPUT
	NetFlow* CFGLINKCONTROLLINKDISABLE; // OUTPUT
	NetFlow* CFGLINKCONTROLRCB; // OUTPUT
	NetFlow* CFGLINKCONTROLRETRAINLINK; // OUTPUT
	NetFlow* CFGLINKSTATUSAUTOBANDWIDTHSTATUS; // OUTPUT
	NetFlow* CFGLINKSTATUSBANDWIDTHSTATUS; // OUTPUT
	NetFlow* CFGLINKSTATUSCURRENTSPEED; // OUTPUT
	NetFlow* CFGLINKSTATUSDLLACTIVE; // OUTPUT
	NetFlow* CFGLINKSTATUSLINKTRAINING; // OUTPUT
	NetFlow* CFGLINKSTATUSNEGOTIATEDWIDTH; // OUTPUT
	NetFlow* CFGMGMTDO; // OUTPUT
	NetFlow* CFGMGMTRDWRDONEN; // OUTPUT
	NetFlow* CFGMSGDATA; // OUTPUT
	NetFlow* CFGMSGRECEIVED; // OUTPUT
	NetFlow* CFGMSGRECEIVEDASSERTINTA; // OUTPUT
	NetFlow* CFGMSGRECEIVEDASSERTINTB; // OUTPUT
	NetFlow* CFGMSGRECEIVEDASSERTINTC; // OUTPUT
	NetFlow* CFGMSGRECEIVEDASSERTINTD; // OUTPUT
	NetFlow* CFGMSGRECEIVEDDEASSERTINTA; // OUTPUT
	NetFlow* CFGMSGRECEIVEDDEASSERTINTB; // OUTPUT
	NetFlow* CFGMSGRECEIVEDDEASSERTINTC; // OUTPUT
	NetFlow* CFGMSGRECEIVEDDEASSERTINTD; // OUTPUT
	NetFlow* CFGMSGRECEIVEDERRCOR; // OUTPUT
	NetFlow* CFGMSGRECEIVEDERRFATAL; // OUTPUT
	NetFlow* CFGMSGRECEIVEDERRNONFATAL; // OUTPUT
	NetFlow* CFGMSGRECEIVEDPMASNAK; // OUTPUT
	NetFlow* CFGMSGRECEIVEDPMETO; // OUTPUT
	NetFlow* CFGMSGRECEIVEDPMETOACK; // OUTPUT
	NetFlow* CFGMSGRECEIVEDPMPME; // OUTPUT
	NetFlow* CFGMSGRECEIVEDSETSLOTPOWERLIMIT; // OUTPUT
	NetFlow* CFGMSGRECEIVEDUNLOCK; // OUTPUT
	NetFlow* CFGPCIELINKSTATE; // OUTPUT
	NetFlow* CFGPMCSRPMEEN; // OUTPUT
	NetFlow* CFGPMCSRPMESTATUS; // OUTPUT
	NetFlow* CFGPMCSRPOWERSTATE; // OUTPUT
	NetFlow* CFGPMRCVASREQL1N; // OUTPUT
	NetFlow* CFGPMRCVENTERL1N; // OUTPUT
	NetFlow* CFGPMRCVENTERL23N; // OUTPUT
	NetFlow* CFGPMRCVREQACKN; // OUTPUT
	NetFlow* CFGROOTCONTROLPMEINTEN; // OUTPUT
	NetFlow* CFGROOTCONTROLSYSERRCORRERREN; // OUTPUT
	NetFlow* CFGROOTCONTROLSYSERRFATALERREN; // OUTPUT
	NetFlow* CFGROOTCONTROLSYSERRNONFATALERREN; // OUTPUT
	NetFlow* CFGSLOTCONTROLELECTROMECHILCTLPULSE; // OUTPUT
	NetFlow* CFGTRANSACTION; // OUTPUT
	NetFlow* CFGTRANSACTIONADDR; // OUTPUT
	NetFlow* CFGTRANSACTIONTYPE; // OUTPUT
	NetFlow* CFGVCTCVCMAP; // OUTPUT
	NetFlow* DBGSCLRA; // OUTPUT
	NetFlow* DBGSCLRB; // OUTPUT
	NetFlow* DBGSCLRC; // OUTPUT
	NetFlow* DBGSCLRD; // OUTPUT
	NetFlow* DBGSCLRE; // OUTPUT
	NetFlow* DBGSCLRF; // OUTPUT
	NetFlow* DBGSCLRG; // OUTPUT
	NetFlow* DBGSCLRH; // OUTPUT
	NetFlow* DBGSCLRI; // OUTPUT
	NetFlow* DBGSCLRJ; // OUTPUT
	NetFlow* DBGSCLRK; // OUTPUT
	NetFlow* DBGVECA; // OUTPUT
	NetFlow* DBGVECB; // OUTPUT
	NetFlow* DBGVECC; // OUTPUT
	NetFlow* DRPDO; // OUTPUT
	NetFlow* DRPRDY; // OUTPUT
	NetFlow* LL2BADDLLPERR; // OUTPUT
	NetFlow* LL2BADTLPERR; // OUTPUT
	NetFlow* LL2LINKSTATUS; // OUTPUT
	NetFlow* LL2PROTOCOLERR; // OUTPUT
	NetFlow* LL2RECEIVERERR; // OUTPUT
	NetFlow* LL2REPLAYROERR; // OUTPUT
	NetFlow* LL2REPLAYTOERR; // OUTPUT
	NetFlow* LL2SUSPENDOK; // OUTPUT
	NetFlow* LL2TFCINIT1SEQ; // OUTPUT
	NetFlow* LL2TFCINIT2SEQ; // OUTPUT
	NetFlow* LL2TXIDLE; // OUTPUT
	NetFlow* LNKCLKEN; // OUTPUT
	NetFlow* MIMRXRADDR; // OUTPUT
	NetFlow* MIMRXREN; // OUTPUT
	NetFlow* MIMRXWADDR; // OUTPUT
	NetFlow* MIMRXWDATA; // OUTPUT
	NetFlow* MIMRXWEN; // OUTPUT
	NetFlow* MIMTXRADDR; // OUTPUT
	NetFlow* MIMTXREN; // OUTPUT
	NetFlow* MIMTXWADDR; // OUTPUT
	NetFlow* MIMTXWDATA; // OUTPUT
	NetFlow* MIMTXWEN; // OUTPUT
	NetFlow* PIPERX0POLARITY; // OUTPUT
	NetFlow* PIPERX1POLARITY; // OUTPUT
	NetFlow* PIPERX2POLARITY; // OUTPUT
	NetFlow* PIPERX3POLARITY; // OUTPUT
	NetFlow* PIPERX4POLARITY; // OUTPUT
	NetFlow* PIPERX5POLARITY; // OUTPUT
	NetFlow* PIPERX6POLARITY; // OUTPUT
	NetFlow* PIPERX7POLARITY; // OUTPUT
	NetFlow* PIPETX0CHARISK; // OUTPUT
	NetFlow* PIPETX0COMPLIANCE; // OUTPUT
	NetFlow* PIPETX0DATA; // OUTPUT
	NetFlow* PIPETX0ELECIDLE; // OUTPUT
	NetFlow* PIPETX0POWERDOWN; // OUTPUT
	NetFlow* PIPETX1CHARISK; // OUTPUT
	NetFlow* PIPETX1COMPLIANCE; // OUTPUT
	NetFlow* PIPETX1DATA; // OUTPUT
	NetFlow* PIPETX1ELECIDLE; // OUTPUT
	NetFlow* PIPETX1POWERDOWN; // OUTPUT
	NetFlow* PIPETX2CHARISK; // OUTPUT
	NetFlow* PIPETX2COMPLIANCE; // OUTPUT
	NetFlow* PIPETX2DATA; // OUTPUT
	NetFlow* PIPETX2ELECIDLE; // OUTPUT
	NetFlow* PIPETX2POWERDOWN; // OUTPUT
	NetFlow* PIPETX3CHARISK; // OUTPUT
	NetFlow* PIPETX3COMPLIANCE; // OUTPUT
	NetFlow* PIPETX3DATA; // OUTPUT
	NetFlow* PIPETX3ELECIDLE; // OUTPUT
	NetFlow* PIPETX3POWERDOWN; // OUTPUT
	NetFlow* PIPETX4CHARISK; // OUTPUT
	NetFlow* PIPETX4COMPLIANCE; // OUTPUT
	NetFlow* PIPETX4DATA; // OUTPUT
	NetFlow* PIPETX4ELECIDLE; // OUTPUT
	NetFlow* PIPETX4POWERDOWN; // OUTPUT
	NetFlow* PIPETX5CHARISK; // OUTPUT
	NetFlow* PIPETX5COMPLIANCE; // OUTPUT
	NetFlow* PIPETX5DATA; // OUTPUT
	NetFlow* PIPETX5ELECIDLE; // OUTPUT
	NetFlow* PIPETX5POWERDOWN; // OUTPUT
	NetFlow* PIPETX6CHARISK; // OUTPUT
	NetFlow* PIPETX6COMPLIANCE; // OUTPUT
	NetFlow* PIPETX6DATA; // OUTPUT
	NetFlow* PIPETX6ELECIDLE; // OUTPUT
	NetFlow* PIPETX6POWERDOWN; // OUTPUT
	NetFlow* PIPETX7CHARISK; // OUTPUT
	NetFlow* PIPETX7COMPLIANCE; // OUTPUT
	NetFlow* PIPETX7DATA; // OUTPUT
	NetFlow* PIPETX7ELECIDLE; // OUTPUT
	NetFlow* PIPETX7POWERDOWN; // OUTPUT
	NetFlow* PIPETXDEEMPH; // OUTPUT
	NetFlow* PIPETXMARGIN; // OUTPUT
	NetFlow* PIPETXRATE; // OUTPUT
	NetFlow* PIPETXRCVRDET; // OUTPUT
	NetFlow* PIPETXRESET; // OUTPUT
	NetFlow* PL2L0REQ; // OUTPUT
	NetFlow* PL2LINKUP; // OUTPUT
	NetFlow* PL2RECEIVERERR; // OUTPUT
	NetFlow* PL2RECOVERY; // OUTPUT
	NetFlow* PL2RXELECIDLE; // OUTPUT
	NetFlow* PL2RXPMSTATE; // OUTPUT
	NetFlow* PL2SUSPENDOK; // OUTPUT
	NetFlow* PLDBGVEC; // OUTPUT
	NetFlow* PLDIRECTEDCHANGEDONE; // OUTPUT
	NetFlow* PLINITIALLINKWIDTH; // OUTPUT
	NetFlow* PLLANEREVERSALMODE; // OUTPUT
	NetFlow* PLLINKGEN2CAP; // OUTPUT
	NetFlow* PLLINKPARTNERGEN2SUPPORTED; // OUTPUT
	NetFlow* PLLINKUPCFGCAP; // OUTPUT
	NetFlow* PLLTSSMSTATE; // OUTPUT
	NetFlow* PLPHYLNKUPN; // OUTPUT
	NetFlow* PLRECEIVEDHOTRST; // OUTPUT
	NetFlow* PLRXPMSTATE; // OUTPUT
	NetFlow* PLSELLNKRATE; // OUTPUT
	NetFlow* PLSELLNKWIDTH; // OUTPUT
	NetFlow* PLTXPMSTATE; // OUTPUT
	NetFlow* RECEIVEDFUNCLVLRSTN; // OUTPUT
	NetFlow* TL2ASPMSUSPENDCREDITCHECKOK; // OUTPUT
	NetFlow* TL2ASPMSUSPENDREQ; // OUTPUT
	NetFlow* TL2ERRFCPE; // OUTPUT
	NetFlow* TL2ERRHDR; // OUTPUT
	NetFlow* TL2ERRMALFORMED; // OUTPUT
	NetFlow* TL2ERRRXOVERFLOW; // OUTPUT
	NetFlow* TL2PPMSUSPENDOK; // OUTPUT
	NetFlow* TRNFCCPLD; // OUTPUT
	NetFlow* TRNFCCPLH; // OUTPUT
	NetFlow* TRNFCNPD; // OUTPUT
	NetFlow* TRNFCNPH; // OUTPUT
	NetFlow* TRNFCPD; // OUTPUT
	NetFlow* TRNFCPH; // OUTPUT
	NetFlow* TRNLNKUP; // OUTPUT
	NetFlow* TRNRBARHIT; // OUTPUT
	NetFlow* TRNRD; // OUTPUT
	NetFlow* TRNRDLLPDATA; // OUTPUT
	NetFlow* TRNRDLLPSRCRDY; // OUTPUT
	NetFlow* TRNRECRCERR; // OUTPUT
	NetFlow* TRNREOF; // OUTPUT
	NetFlow* TRNRERRFWD; // OUTPUT
	NetFlow* TRNRREM; // OUTPUT
	NetFlow* TRNRSOF; // OUTPUT
	NetFlow* TRNRSRCDSC; // OUTPUT
	NetFlow* TRNRSRCRDY; // OUTPUT
	NetFlow* TRNTBUFAV; // OUTPUT
	NetFlow* TRNTCFGREQ; // OUTPUT
	NetFlow* TRNTDLLPDSTRDY; // OUTPUT
	NetFlow* TRNTDSTRDY; // OUTPUT
	NetFlow* TRNTERRDROP; // OUTPUT
	NetFlow* USERRSTN; // OUTPUT
	NetFlow* CFGAERINTERRUPTMSGNUM; // INPUT
	NetFlow* CFGDEVID; // INPUT
	NetFlow* CFGDSBUSNUMBER; // INPUT
	NetFlow* CFGDSDEVICENUMBER; // INPUT
	NetFlow* CFGDSFUNCTIONNUMBER; // INPUT
	NetFlow* CFGDSN; // INPUT
	NetFlow* CFGERRACSN; // INPUT
	NetFlow* CFGERRAERHEADERLOG; // INPUT
	NetFlow* CFGERRATOMICEGRESSBLOCKEDN; // INPUT
	NetFlow* CFGERRCORN; // INPUT
	NetFlow* CFGERRCPLABORTN; // INPUT
	NetFlow* CFGERRCPLTIMEOUTN; // INPUT
	NetFlow* CFGERRCPLUNEXPECTN; // INPUT
	NetFlow* CFGERRECRCN; // INPUT
	NetFlow* CFGERRINTERNALCORN; // INPUT
	NetFlow* CFGERRINTERNALUNCORN; // INPUT
	NetFlow* CFGERRLOCKEDN; // INPUT
	NetFlow* CFGERRMALFORMEDN; // INPUT
	NetFlow* CFGERRMCBLOCKEDN; // INPUT
	NetFlow* CFGERRNORECOVERYN; // INPUT
	NetFlow* CFGERRPOISONEDN; // INPUT
	NetFlow* CFGERRPOSTEDN; // INPUT
	NetFlow* CFGERRTLPCPLHEADER; // INPUT
	NetFlow* CFGERRURN; // INPUT
	NetFlow* CFGFORCECOMMONCLOCKOFF; // INPUT
	NetFlow* CFGFORCEEXTENDEDSYNCON; // INPUT
	NetFlow* CFGFORCEMPS; // INPUT
	NetFlow* CFGINTERRUPTASSERTN; // INPUT
	NetFlow* CFGINTERRUPTDI; // INPUT
	NetFlow* CFGINTERRUPTN; // INPUT
	NetFlow* CFGINTERRUPTSTATN; // INPUT
	NetFlow* CFGMGMTBYTEENN; // INPUT
	NetFlow* CFGMGMTDI; // INPUT
	NetFlow* CFGMGMTDWADDR; // INPUT
	NetFlow* CFGMGMTRDENN; // INPUT
	NetFlow* CFGMGMTWRENN; // INPUT
	NetFlow* CFGMGMTWRREADONLYN; // INPUT
	NetFlow* CFGMGMTWRRW1CASRWN; // INPUT
	NetFlow* CFGPCIECAPINTERRUPTMSGNUM; // INPUT
	NetFlow* CFGPMFORCESTATE; // INPUT
	NetFlow* CFGPMFORCESTATEENN; // INPUT
	NetFlow* CFGPMHALTASPML0SN; // INPUT
	NetFlow* CFGPMHALTASPML1N; // INPUT
	NetFlow* CFGPMSENDPMETON; // INPUT
	NetFlow* CFGPMTURNOFFOKN; // INPUT
	NetFlow* CFGPMWAKEN; // INPUT
	NetFlow* CFGPORTNUMBER; // INPUT
	NetFlow* CFGREVID; // INPUT
	NetFlow* CFGSUBSYSID; // INPUT
	NetFlow* CFGSUBSYSVENDID; // INPUT
	NetFlow* CFGTRNPENDINGN; // INPUT
	NetFlow* CFGVENDID; // INPUT
	NetFlow* CMRSTN; // INPUT
	NetFlow* CMSTICKYRSTN; // INPUT
	NetFlow* DBGMODE; // INPUT
	NetFlow* DBGSUBMODE; // INPUT
	NetFlow* DLRSTN; // INPUT
	NetFlow* DRPADDR; // INPUT
	NetFlow* DRPCLK; // INPUT
	NetFlow* DRPDI; // INPUT
	NetFlow* DRPEN; // INPUT
	NetFlow* DRPWE; // INPUT
	NetFlow* FUNCLVLRSTN; // INPUT
	NetFlow* LL2SENDASREQL1; // INPUT
	NetFlow* LL2SENDENTERL1; // INPUT
	NetFlow* LL2SENDENTERL23; // INPUT
	NetFlow* LL2SENDPMACK; // INPUT
	NetFlow* LL2SUSPENDNOW; // INPUT
	NetFlow* LL2TLPRCV; // INPUT
	NetFlow* MIMRXRDATA; // INPUT
	NetFlow* MIMTXRDATA; // INPUT
	NetFlow* PIPECLK; // INPUT
	NetFlow* PIPERX0CHANISALIGNED; // INPUT
	NetFlow* PIPERX0CHARISK; // INPUT
	NetFlow* PIPERX0DATA; // INPUT
	NetFlow* PIPERX0ELECIDLE; // INPUT
	NetFlow* PIPERX0PHYSTATUS; // INPUT
	NetFlow* PIPERX0STATUS; // INPUT
	NetFlow* PIPERX0VALID; // INPUT
	NetFlow* PIPERX1CHANISALIGNED; // INPUT
	NetFlow* PIPERX1CHARISK; // INPUT
	NetFlow* PIPERX1DATA; // INPUT
	NetFlow* PIPERX1ELECIDLE; // INPUT
	NetFlow* PIPERX1PHYSTATUS; // INPUT
	NetFlow* PIPERX1STATUS; // INPUT
	NetFlow* PIPERX1VALID; // INPUT
	NetFlow* PIPERX2CHANISALIGNED; // INPUT
	NetFlow* PIPERX2CHARISK; // INPUT
	NetFlow* PIPERX2DATA; // INPUT
	NetFlow* PIPERX2ELECIDLE; // INPUT
	NetFlow* PIPERX2PHYSTATUS; // INPUT
	NetFlow* PIPERX2STATUS; // INPUT
	NetFlow* PIPERX2VALID; // INPUT
	NetFlow* PIPERX3CHANISALIGNED; // INPUT
	NetFlow* PIPERX3CHARISK; // INPUT
	NetFlow* PIPERX3DATA; // INPUT
	NetFlow* PIPERX3ELECIDLE; // INPUT
	NetFlow* PIPERX3PHYSTATUS; // INPUT
	NetFlow* PIPERX3STATUS; // INPUT
	NetFlow* PIPERX3VALID; // INPUT
	NetFlow* PIPERX4CHANISALIGNED; // INPUT
	NetFlow* PIPERX4CHARISK; // INPUT
	NetFlow* PIPERX4DATA; // INPUT
	NetFlow* PIPERX4ELECIDLE; // INPUT
	NetFlow* PIPERX4PHYSTATUS; // INPUT
	NetFlow* PIPERX4STATUS; // INPUT
	NetFlow* PIPERX4VALID; // INPUT
	NetFlow* PIPERX5CHANISALIGNED; // INPUT
	NetFlow* PIPERX5CHARISK; // INPUT
	NetFlow* PIPERX5DATA; // INPUT
	NetFlow* PIPERX5ELECIDLE; // INPUT
	NetFlow* PIPERX5PHYSTATUS; // INPUT
	NetFlow* PIPERX5STATUS; // INPUT
	NetFlow* PIPERX5VALID; // INPUT
	NetFlow* PIPERX6CHANISALIGNED; // INPUT
	NetFlow* PIPERX6CHARISK; // INPUT
	NetFlow* PIPERX6DATA; // INPUT
	NetFlow* PIPERX6ELECIDLE; // INPUT
	NetFlow* PIPERX6PHYSTATUS; // INPUT
	NetFlow* PIPERX6STATUS; // INPUT
	NetFlow* PIPERX6VALID; // INPUT
	NetFlow* PIPERX7CHANISALIGNED; // INPUT
	NetFlow* PIPERX7CHARISK; // INPUT
	NetFlow* PIPERX7DATA; // INPUT
	NetFlow* PIPERX7ELECIDLE; // INPUT
	NetFlow* PIPERX7PHYSTATUS; // INPUT
	NetFlow* PIPERX7STATUS; // INPUT
	NetFlow* PIPERX7VALID; // INPUT
	NetFlow* PL2DIRECTEDLSTATE; // INPUT
	NetFlow* PLDBGMODE; // INPUT
	NetFlow* PLDIRECTEDLINKAUTON; // INPUT
	NetFlow* PLDIRECTEDLINKCHANGE; // INPUT
	NetFlow* PLDIRECTEDLINKSPEED; // INPUT
	NetFlow* PLDIRECTEDLINKWIDTH; // INPUT
	NetFlow* PLDIRECTEDLTSSMNEW; // INPUT
	NetFlow* PLDIRECTEDLTSSMNEWVLD; // INPUT
	NetFlow* PLDIRECTEDLTSSMSTALL; // INPUT
	NetFlow* PLDOWNSTREAMDEEMPHSOURCE; // INPUT
	NetFlow* PLRSTN; // INPUT
	NetFlow* PLTRANSMITHOTRST; // INPUT
	NetFlow* PLUPSTREAMPREFERDEEMPH; // INPUT
	NetFlow* SYSRSTN; // INPUT
	NetFlow* TL2ASPMSUSPENDCREDITCHECK; // INPUT
	NetFlow* TL2PPMSUSPENDREQ; // INPUT
	NetFlow* TLRSTN; // INPUT
	NetFlow* TRNFCSEL; // INPUT
	NetFlow* TRNRDSTRDY; // INPUT
	NetFlow* TRNRFCPRET; // INPUT
	NetFlow* TRNRNPOK; // INPUT
	NetFlow* TRNRNPREQ; // INPUT
	NetFlow* TRNTCFGGNT; // INPUT
	NetFlow* TRNTD; // INPUT
	NetFlow* TRNTDLLPDATA; // INPUT
	NetFlow* TRNTDLLPSRCRDY; // INPUT
	NetFlow* TRNTECRCGEN; // INPUT
	NetFlow* TRNTEOF; // INPUT
	NetFlow* TRNTERRFWD; // INPUT
	NetFlow* TRNTREM; // INPUT
	NetFlow* TRNTSOF; // INPUT
	NetFlow* TRNTSRCDSC; // INPUT
	NetFlow* TRNTSRCRDY; // INPUT
	NetFlow* TRNTSTR; // INPUT
	NetFlow* USERCLK; // INPUT
	NetFlow* USERCLK2; // INPUT
	
	prim_class_X_PCIE_2_1(
		//Verilog Parameters:
		int LOC, // Default: "UNPLACED"
		int AER_BASE_PTR, // Default: 12'h140
		int AER_CAP_ECRC_CHECK_CAPABLE, // Default: "FALSE"
		int AER_CAP_ECRC_GEN_CAPABLE, // Default: "FALSE"
		int AER_CAP_ID, // Default: 16'h0001
		int AER_CAP_MULTIHEADER, // Default: "FALSE"
		int AER_CAP_NEXTPTR, // Default: 12'h178
		int AER_CAP_ON, // Default: "FALSE"
		int AER_CAP_OPTIONAL_ERR_SUPPORT, // Default: 24'h000000
		int AER_CAP_PERMIT_ROOTERR_UPDATE, // Default: "TRUE"
		int AER_CAP_VERSION, // Default: 4'h2
		int ALLOW_X8_GEN2, // Default: "FALSE"
		int BAR0, // Default: 32'hFFFFFF00
		int BAR1, // Default: 32'hFFFF0000
		int BAR2, // Default: 32'hFFFF000C
		int BAR3, // Default: 32'hFFFFFFFF
		int BAR4, // Default: 32'h00000000
		int BAR5, // Default: 32'h00000000
		int CAPABILITIES_PTR, // Default: 8'h40
		int CARDBUS_CIS_POINTER, // Default: 32'h00000000
		int CFG_ECRC_ERR_CPLSTAT, // Default: 0
		int CLASS_CODE, // Default: 24'h000000
		int CMD_INTX_IMPLEMENTED, // Default: "TRUE"
		int CPL_TIMEOUT_DISABLE_SUPPORTED, // Default: "FALSE"
		int CPL_TIMEOUT_RANGES_SUPPORTED, // Default: 4'h0
		int CRM_MODULE_RSTS, // Default: 7'h00
		int DEV_CAP2_ARI_FORWARDING_SUPPORTED, // Default: "FALSE"
		int DEV_CAP2_ATOMICOP32_COMPLETER_SUPPORTED, // Default: "FALSE"
		int DEV_CAP2_ATOMICOP64_COMPLETER_SUPPORTED, // Default: "FALSE"
		int DEV_CAP2_ATOMICOP_ROUTING_SUPPORTED, // Default: "FALSE"
		int DEV_CAP2_CAS128_COMPLETER_SUPPORTED, // Default: "FALSE"
		int DEV_CAP2_ENDEND_TLP_PREFIX_SUPPORTED, // Default: "FALSE"
		int DEV_CAP2_EXTENDED_FMT_FIELD_SUPPORTED, // Default: "FALSE"
		int DEV_CAP2_LTR_MECHANISM_SUPPORTED, // Default: "FALSE"
		int DEV_CAP2_MAX_ENDEND_TLP_PREFIXES, // Default: 2'h0
		int DEV_CAP2_NO_RO_ENABLED_PRPR_PASSING, // Default: "FALSE"
		int DEV_CAP2_TPH_COMPLETER_SUPPORTED, // Default: 2'h0
		int DEV_CAP_ENABLE_SLOT_PWR_LIMIT_SCALE, // Default: "TRUE"
		int DEV_CAP_ENABLE_SLOT_PWR_LIMIT_VALUE, // Default: "TRUE"
		int DEV_CAP_ENDPOINT_L0S_LATENCY, // Default: 0
		int DEV_CAP_ENDPOINT_L1_LATENCY, // Default: 0
		int DEV_CAP_EXT_TAG_SUPPORTED, // Default: "TRUE"
		int DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE, // Default: "FALSE"
		int DEV_CAP_MAX_PAYLOAD_SUPPORTED, // Default: 2
		int DEV_CAP_PHANTOM_FUNCTIONS_SUPPORT, // Default: 0
		int DEV_CAP_ROLE_BASED_ERROR, // Default: "TRUE"
		int DEV_CAP_RSVD_14_12, // Default: 0
		int DEV_CAP_RSVD_17_16, // Default: 0
		int DEV_CAP_RSVD_31_29, // Default: 0
		int DEV_CONTROL_AUX_POWER_SUPPORTED, // Default: "FALSE"
		int DEV_CONTROL_EXT_TAG_DEFAULT, // Default: "FALSE"
		int DISABLE_ASPM_L1_TIMER, // Default: "FALSE"
		int DISABLE_BAR_FILTERING, // Default: "FALSE"
		int DISABLE_ERR_MSG, // Default: "FALSE"
		int DISABLE_ID_CHECK, // Default: "FALSE"
		int DISABLE_LANE_REVERSAL, // Default: "FALSE"
		int DISABLE_LOCKED_FILTER, // Default: "FALSE"
		int DISABLE_PPM_FILTER, // Default: "FALSE"
		int DISABLE_RX_POISONED_RESP, // Default: "FALSE"
		int DISABLE_RX_TC_FILTER, // Default: "FALSE"
		int DISABLE_SCRAMBLING, // Default: "FALSE"
		int DNSTREAM_LINK_NUM, // Default: 8'h00
		int DSN_BASE_PTR, // Default: 12'h100
		int DSN_CAP_ID, // Default: 16'h0003
		int DSN_CAP_NEXTPTR, // Default: 12'h10C
		int DSN_CAP_ON, // Default: "TRUE"
		int DSN_CAP_VERSION, // Default: 4'h1
		int ENABLE_MSG_ROUTE, // Default: 11'h000
		int ENABLE_RX_TD_ECRC_TRIM, // Default: "FALSE"
		int ENDEND_TLP_PREFIX_FORWARDING_SUPPORTED, // Default: "FALSE"
		int ENTER_RVRY_EI_L0, // Default: "TRUE"
		int EXIT_LOOPBACK_ON_EI, // Default: "TRUE"
		int EXPANSION_ROM, // Default: 32'hFFFFF001
		int EXT_CFG_CAP_PTR, // Default: 6'h3F
		int EXT_CFG_XP_CAP_PTR, // Default: 10'h3FF
		int HEADER_TYPE, // Default: 8'h00
		int INFER_EI, // Default: 5'h00
		int INTERRUPT_PIN, // Default: 8'h01
		int INTERRUPT_STAT_AUTO, // Default: "TRUE"
		int IS_SWITCH, // Default: "FALSE"
		int LAST_CONFIG_DWORD, // Default: 10'h3FF
		int LINK_CAP_ASPM_OPTIONALITY, // Default: "TRUE"
		int LINK_CAP_ASPM_SUPPORT, // Default: 1
		int LINK_CAP_CLOCK_POWER_MANAGEMENT, // Default: "FALSE"
		int LINK_CAP_DLL_LINK_ACTIVE_REPORTING_CAP, // Default: "FALSE"
		int LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN1, // Default: 7
		int LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN2, // Default: 7
		int LINK_CAP_L0S_EXIT_LATENCY_GEN1, // Default: 7
		int LINK_CAP_L0S_EXIT_LATENCY_GEN2, // Default: 7
		int LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN1, // Default: 7
		int LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN2, // Default: 7
		int LINK_CAP_L1_EXIT_LATENCY_GEN1, // Default: 7
		int LINK_CAP_L1_EXIT_LATENCY_GEN2, // Default: 7
		int LINK_CAP_LINK_BANDWIDTH_NOTIFICATION_CAP, // Default: "FALSE"
		int LINK_CAP_MAX_LINK_SPEED, // Default: 4'h1
		int LINK_CAP_MAX_LINK_WIDTH, // Default: 6'h08
		int LINK_CAP_RSVD_23, // Default: 0
		int LINK_CAP_SURPRISE_DOWN_ERROR_CAPABLE, // Default: "FALSE"
		int LINK_CONTROL_RCB, // Default: 0
		int LINK_CTRL2_DEEMPHASIS, // Default: "FALSE"
		int LINK_CTRL2_HW_AUTONOMOUS_SPEED_DISABLE, // Default: "FALSE"
		int LINK_CTRL2_TARGET_LINK_SPEED, // Default: 4'h2
		int LINK_STATUS_SLOT_CLOCK_CONFIG, // Default: "TRUE"
		int LL_ACK_TIMEOUT, // Default: 15'h0000
		int LL_ACK_TIMEOUT_EN, // Default: "FALSE"
		int LL_ACK_TIMEOUT_FUNC, // Default: 0
		int LL_REPLAY_TIMEOUT, // Default: 15'h0000
		int LL_REPLAY_TIMEOUT_EN, // Default: "FALSE"
		int LL_REPLAY_TIMEOUT_FUNC, // Default: 0
		int LTSSM_MAX_LINK_WIDTH, // Default: 6'h01
		int MPS_FORCE, // Default: "FALSE"
		int MSIX_BASE_PTR, // Default: 8'h9C
		int MSIX_CAP_ID, // Default: 8'h11
		int MSIX_CAP_NEXTPTR, // Default: 8'h00
		int MSIX_CAP_ON, // Default: "FALSE"
		int MSIX_CAP_PBA_BIR, // Default: 0
		int MSIX_CAP_PBA_OFFSET, // Default: 29'h00000050
		int MSIX_CAP_TABLE_BIR, // Default: 0
		int MSIX_CAP_TABLE_OFFSET, // Default: 29'h00000040
		int MSIX_CAP_TABLE_SIZE, // Default: 11'h000
		int MSI_BASE_PTR, // Default: 8'h48
		int MSI_CAP_64_BIT_ADDR_CAPABLE, // Default: "TRUE"
		int MSI_CAP_ID, // Default: 8'h05
		int MSI_CAP_MULTIMSGCAP, // Default: 0
		int MSI_CAP_MULTIMSG_EXTENSION, // Default: 0
		int MSI_CAP_NEXTPTR, // Default: 8'h60
		int MSI_CAP_ON, // Default: "FALSE"
		int MSI_CAP_PER_VECTOR_MASKING_CAPABLE, // Default: "TRUE"
		int N_FTS_COMCLK_GEN1, // Default: 255
		int N_FTS_COMCLK_GEN2, // Default: 255
		int N_FTS_GEN1, // Default: 255
		int N_FTS_GEN2, // Default: 255
		int PCIE_BASE_PTR, // Default: 8'h60
		int PCIE_CAP_CAPABILITY_ID, // Default: 8'h10
		int PCIE_CAP_CAPABILITY_VERSION, // Default: 4'h2
		int PCIE_CAP_DEVICE_PORT_TYPE, // Default: 4'h0
		int PCIE_CAP_NEXTPTR, // Default: 8'h9C
		int PCIE_CAP_ON, // Default: "TRUE"
		int PCIE_CAP_RSVD_15_14, // Default: 0
		int PCIE_CAP_SLOT_IMPLEMENTED, // Default: "FALSE"
		int PCIE_REVISION, // Default: 2
		int PL_AUTO_CONFIG, // Default: 0
		int PL_FAST_TRAIN, // Default: "FALSE"
		int PM_ASPML0S_TIMEOUT, // Default: 15'h0000
		int PM_ASPML0S_TIMEOUT_EN, // Default: "FALSE"
		int PM_ASPML0S_TIMEOUT_FUNC, // Default: 0
		int PM_ASPM_FASTEXIT, // Default: "FALSE"
		int PM_BASE_PTR, // Default: 8'h40
		int PM_CAP_AUXCURRENT, // Default: 0
		int PM_CAP_D1SUPPORT, // Default: "TRUE"
		int PM_CAP_D2SUPPORT, // Default: "TRUE"
		int PM_CAP_DSI, // Default: "FALSE"
		int PM_CAP_ID, // Default: 8'h01
		int PM_CAP_NEXTPTR, // Default: 8'h48
		int PM_CAP_ON, // Default: "TRUE"
		int PM_CAP_PMESUPPORT, // Default: 5'h0F
		int PM_CAP_PME_CLOCK, // Default: "FALSE"
		int PM_CAP_RSVD_04, // Default: 0
		int PM_CAP_VERSION, // Default: 3
		int PM_CSR_B2B3, // Default: "FALSE"
		int PM_CSR_BPCCEN, // Default: "FALSE"
		int PM_CSR_NOSOFTRST, // Default: "TRUE"
		int PM_DATA0, // Default: 8'h01
		int PM_DATA1, // Default: 8'h01
		int PM_DATA2, // Default: 8'h01
		int PM_DATA3, // Default: 8'h01
		int PM_DATA4, // Default: 8'h01
		int PM_DATA5, // Default: 8'h01
		int PM_DATA6, // Default: 8'h01
		int PM_DATA7, // Default: 8'h01
		int PM_DATA_SCALE0, // Default: 2'h1
		int PM_DATA_SCALE1, // Default: 2'h1
		int PM_DATA_SCALE2, // Default: 2'h1
		int PM_DATA_SCALE3, // Default: 2'h1
		int PM_DATA_SCALE4, // Default: 2'h1
		int PM_DATA_SCALE5, // Default: 2'h1
		int PM_DATA_SCALE6, // Default: 2'h1
		int PM_DATA_SCALE7, // Default: 2'h1
		int PM_MF, // Default: "FALSE"
		int RBAR_BASE_PTR, // Default: 12'h178
		int RBAR_CAP_CONTROL_ENCODEDBAR0, // Default: 5'h00
		int RBAR_CAP_CONTROL_ENCODEDBAR1, // Default: 5'h00
		int RBAR_CAP_CONTROL_ENCODEDBAR2, // Default: 5'h00
		int RBAR_CAP_CONTROL_ENCODEDBAR3, // Default: 5'h00
		int RBAR_CAP_CONTROL_ENCODEDBAR4, // Default: 5'h00
		int RBAR_CAP_CONTROL_ENCODEDBAR5, // Default: 5'h00
		int RBAR_CAP_ID, // Default: 16'h0015
		int RBAR_CAP_INDEX0, // Default: 3'h0
		int RBAR_CAP_INDEX1, // Default: 3'h0
		int RBAR_CAP_INDEX2, // Default: 3'h0
		int RBAR_CAP_INDEX3, // Default: 3'h0
		int RBAR_CAP_INDEX4, // Default: 3'h0
		int RBAR_CAP_INDEX5, // Default: 3'h0
		int RBAR_CAP_NEXTPTR, // Default: 12'h000
		int RBAR_CAP_ON, // Default: "FALSE"
		int RBAR_CAP_SUP0, // Default: 32'h00000000
		int RBAR_CAP_SUP1, // Default: 32'h00000000
		int RBAR_CAP_SUP2, // Default: 32'h00000000
		int RBAR_CAP_SUP3, // Default: 32'h00000000
		int RBAR_CAP_SUP4, // Default: 32'h00000000
		int RBAR_CAP_SUP5, // Default: 32'h00000000
		int RBAR_CAP_VERSION, // Default: 4'h1
		int RBAR_NUM, // Default: 3'h1
		int RECRC_CHK, // Default: 0
		int RECRC_CHK_TRIM, // Default: "FALSE"
		int ROOT_CAP_CRS_SW_VISIBILITY, // Default: "FALSE"
		int RP_AUTO_SPD, // Default: 2'h1
		int RP_AUTO_SPD_LOOPCNT, // Default: 5'h1F
		int SELECT_DLL_IF, // Default: "FALSE"
		int SIM_VERSION, // Default: "1.0"
		int SLOT_CAP_ATT_BUTTON_PRESENT, // Default: "FALSE"
		int SLOT_CAP_ATT_INDICATOR_PRESENT, // Default: "FALSE"
		int SLOT_CAP_ELEC_INTERLOCK_PRESENT, // Default: "FALSE"
		int SLOT_CAP_HOTPLUG_CAPABLE, // Default: "FALSE"
		int SLOT_CAP_HOTPLUG_SURPRISE, // Default: "FALSE"
		int SLOT_CAP_MRL_SENSOR_PRESENT, // Default: "FALSE"
		int SLOT_CAP_NO_CMD_COMPLETED_SUPPORT, // Default: "FALSE"
		int SLOT_CAP_PHYSICAL_SLOT_NUM, // Default: 13'h0000
		int SLOT_CAP_POWER_CONTROLLER_PRESENT, // Default: "FALSE"
		int SLOT_CAP_POWER_INDICATOR_PRESENT, // Default: "FALSE"
		int SLOT_CAP_SLOT_POWER_LIMIT_SCALE, // Default: 0
		int SLOT_CAP_SLOT_POWER_LIMIT_VALUE, // Default: 8'h00
		int SPARE_BIT0, // Default: 0
		int SPARE_BIT1, // Default: 0
		int SPARE_BIT2, // Default: 0
		int SPARE_BIT3, // Default: 0
		int SPARE_BIT4, // Default: 0
		int SPARE_BIT5, // Default: 0
		int SPARE_BIT6, // Default: 0
		int SPARE_BIT7, // Default: 0
		int SPARE_BIT8, // Default: 0
		int SPARE_BYTE0, // Default: 8'h00
		int SPARE_BYTE1, // Default: 8'h00
		int SPARE_BYTE2, // Default: 8'h00
		int SPARE_BYTE3, // Default: 8'h00
		int SPARE_WORD0, // Default: 32'h00000000
		int SPARE_WORD1, // Default: 32'h00000000
		int SPARE_WORD2, // Default: 32'h00000000
		int SPARE_WORD3, // Default: 32'h00000000
		int SSL_MESSAGE_AUTO, // Default: "FALSE"
		int TECRC_EP_INV, // Default: "FALSE"
		int TL_RBYPASS, // Default: "FALSE"
		int TL_RX_RAM_RADDR_LATENCY, // Default: 0
		int TL_RX_RAM_RDATA_LATENCY, // Default: 2
		int TL_RX_RAM_WRITE_LATENCY, // Default: 0
		int TL_TFC_DISABLE, // Default: "FALSE"
		int TL_TX_CHECKS_DISABLE, // Default: "FALSE"
		int TL_TX_RAM_RADDR_LATENCY, // Default: 0
		int TL_TX_RAM_RDATA_LATENCY, // Default: 2
		int TL_TX_RAM_WRITE_LATENCY, // Default: 0
		int TRN_DW, // Default: "FALSE"
		int TRN_NP_FC, // Default: "FALSE"
		int UPCONFIG_CAPABLE, // Default: "TRUE"
		int UPSTREAM_FACING, // Default: "TRUE"
		int UR_ATOMIC, // Default: "TRUE"
		int UR_CFG1, // Default: "TRUE"
		int UR_INV_REQ, // Default: "TRUE"
		int UR_PRS_RESPONSE, // Default: "TRUE"
		int USER_CLK2_DIV2, // Default: "FALSE"
		int USER_CLK_FREQ, // Default: 3
		int USE_RID_PINS, // Default: "FALSE"
		int VC0_CPL_INFINITE, // Default: "TRUE"
		int VC0_RX_RAM_LIMIT, // Default: 13'h03FF
		int VC0_TOTAL_CREDITS_CD, // Default: 127
		int VC0_TOTAL_CREDITS_CH, // Default: 31
		int VC0_TOTAL_CREDITS_NPD, // Default: 24
		int VC0_TOTAL_CREDITS_NPH, // Default: 12
		int VC0_TOTAL_CREDITS_PD, // Default: 288
		int VC0_TOTAL_CREDITS_PH, // Default: 32
		int VC0_TX_LASTPACKET, // Default: 31
		int VC_BASE_PTR, // Default: 12'h10C
		int VC_CAP_ID, // Default: 16'h0002
		int VC_CAP_NEXTPTR, // Default: 12'h000
		int VC_CAP_ON, // Default: "FALSE"
		int VC_CAP_REJECT_SNOOP_TRANSACTIONS, // Default: "FALSE"
		int VC_CAP_VERSION, // Default: 4'h1
		int VSEC_BASE_PTR, // Default: 12'h128
		int VSEC_CAP_HDR_ID, // Default: 16'h1234
		int VSEC_CAP_HDR_LENGTH, // Default: 12'h018
		int VSEC_CAP_HDR_REVISION, // Default: 4'h1
		int VSEC_CAP_ID, // Default: 16'h000B
		int VSEC_CAP_IS_LINK_VISIBLE, // Default: "TRUE"
		int VSEC_CAP_NEXTPTR, // Default: 12'h140
		int VSEC_CAP_ON, // Default: "FALSE"
		int VSEC_CAP_VERSION, // Default: 4'h1
		//Verilog Ports in definition order:
		NetFlow* CFGAERECRCCHECKEN, // OUTPUT
		NetFlow* CFGAERECRCGENEN, // OUTPUT
		NetFlow* CFGAERROOTERRCORRERRRECEIVED, // OUTPUT
		NetFlow* CFGAERROOTERRCORRERRREPORTINGEN, // OUTPUT
		NetFlow* CFGAERROOTERRFATALERRRECEIVED, // OUTPUT
		NetFlow* CFGAERROOTERRFATALERRREPORTINGEN, // OUTPUT
		NetFlow* CFGAERROOTERRNONFATALERRRECEIVED, // OUTPUT
		NetFlow* CFGAERROOTERRNONFATALERRREPORTINGEN, // OUTPUT
		NetFlow* CFGBRIDGESERREN, // OUTPUT
		NetFlow* CFGCOMMANDBUSMASTERENABLE, // OUTPUT
		NetFlow* CFGCOMMANDINTERRUPTDISABLE, // OUTPUT
		NetFlow* CFGCOMMANDIOENABLE, // OUTPUT
		NetFlow* CFGCOMMANDMEMENABLE, // OUTPUT
		NetFlow* CFGCOMMANDSERREN, // OUTPUT
		NetFlow* CFGDEVCONTROL2ARIFORWARDEN, // OUTPUT
		NetFlow* CFGDEVCONTROL2ATOMICEGRESSBLOCK, // OUTPUT
		NetFlow* CFGDEVCONTROL2ATOMICREQUESTEREN, // OUTPUT
		NetFlow* CFGDEVCONTROL2CPLTIMEOUTDIS, // OUTPUT
		NetFlow* CFGDEVCONTROL2CPLTIMEOUTVAL, // OUTPUT
		NetFlow* CFGDEVCONTROL2IDOCPLEN, // OUTPUT
		NetFlow* CFGDEVCONTROL2IDOREQEN, // OUTPUT
		NetFlow* CFGDEVCONTROL2LTREN, // OUTPUT
		NetFlow* CFGDEVCONTROL2TLPPREFIXBLOCK, // OUTPUT
		NetFlow* CFGDEVCONTROLAUXPOWEREN, // OUTPUT
		NetFlow* CFGDEVCONTROLCORRERRREPORTINGEN, // OUTPUT
		NetFlow* CFGDEVCONTROLENABLERO, // OUTPUT
		NetFlow* CFGDEVCONTROLEXTTAGEN, // OUTPUT
		NetFlow* CFGDEVCONTROLFATALERRREPORTINGEN, // OUTPUT
		NetFlow* CFGDEVCONTROLMAXPAYLOAD, // OUTPUT
		NetFlow* CFGDEVCONTROLMAXREADREQ, // OUTPUT
		NetFlow* CFGDEVCONTROLNONFATALREPORTINGEN, // OUTPUT
		NetFlow* CFGDEVCONTROLNOSNOOPEN, // OUTPUT
		NetFlow* CFGDEVCONTROLPHANTOMEN, // OUTPUT
		NetFlow* CFGDEVCONTROLURERRREPORTINGEN, // OUTPUT
		NetFlow* CFGDEVSTATUSCORRERRDETECTED, // OUTPUT
		NetFlow* CFGDEVSTATUSFATALERRDETECTED, // OUTPUT
		NetFlow* CFGDEVSTATUSNONFATALERRDETECTED, // OUTPUT
		NetFlow* CFGDEVSTATUSURDETECTED, // OUTPUT
		NetFlow* CFGERRAERHEADERLOGSETN, // OUTPUT
		NetFlow* CFGERRCPLRDYN, // OUTPUT
		NetFlow* CFGINTERRUPTDO, // OUTPUT
		NetFlow* CFGINTERRUPTMMENABLE, // OUTPUT
		NetFlow* CFGINTERRUPTMSIENABLE, // OUTPUT
		NetFlow* CFGINTERRUPTMSIXENABLE, // OUTPUT
		NetFlow* CFGINTERRUPTMSIXFM, // OUTPUT
		NetFlow* CFGINTERRUPTRDYN, // OUTPUT
		NetFlow* CFGLINKCONTROLASPMCONTROL, // OUTPUT
		NetFlow* CFGLINKCONTROLAUTOBANDWIDTHINTEN, // OUTPUT
		NetFlow* CFGLINKCONTROLBANDWIDTHINTEN, // OUTPUT
		NetFlow* CFGLINKCONTROLCLOCKPMEN, // OUTPUT
		NetFlow* CFGLINKCONTROLCOMMONCLOCK, // OUTPUT
		NetFlow* CFGLINKCONTROLEXTENDEDSYNC, // OUTPUT
		NetFlow* CFGLINKCONTROLHWAUTOWIDTHDIS, // OUTPUT
		NetFlow* CFGLINKCONTROLLINKDISABLE, // OUTPUT
		NetFlow* CFGLINKCONTROLRCB, // OUTPUT
		NetFlow* CFGLINKCONTROLRETRAINLINK, // OUTPUT
		NetFlow* CFGLINKSTATUSAUTOBANDWIDTHSTATUS, // OUTPUT
		NetFlow* CFGLINKSTATUSBANDWIDTHSTATUS, // OUTPUT
		NetFlow* CFGLINKSTATUSCURRENTSPEED, // OUTPUT
		NetFlow* CFGLINKSTATUSDLLACTIVE, // OUTPUT
		NetFlow* CFGLINKSTATUSLINKTRAINING, // OUTPUT
		NetFlow* CFGLINKSTATUSNEGOTIATEDWIDTH, // OUTPUT
		NetFlow* CFGMGMTDO, // OUTPUT
		NetFlow* CFGMGMTRDWRDONEN, // OUTPUT
		NetFlow* CFGMSGDATA, // OUTPUT
		NetFlow* CFGMSGRECEIVED, // OUTPUT
		NetFlow* CFGMSGRECEIVEDASSERTINTA, // OUTPUT
		NetFlow* CFGMSGRECEIVEDASSERTINTB, // OUTPUT
		NetFlow* CFGMSGRECEIVEDASSERTINTC, // OUTPUT
		NetFlow* CFGMSGRECEIVEDASSERTINTD, // OUTPUT
		NetFlow* CFGMSGRECEIVEDDEASSERTINTA, // OUTPUT
		NetFlow* CFGMSGRECEIVEDDEASSERTINTB, // OUTPUT
		NetFlow* CFGMSGRECEIVEDDEASSERTINTC, // OUTPUT
		NetFlow* CFGMSGRECEIVEDDEASSERTINTD, // OUTPUT
		NetFlow* CFGMSGRECEIVEDERRCOR, // OUTPUT
		NetFlow* CFGMSGRECEIVEDERRFATAL, // OUTPUT
		NetFlow* CFGMSGRECEIVEDERRNONFATAL, // OUTPUT
		NetFlow* CFGMSGRECEIVEDPMASNAK, // OUTPUT
		NetFlow* CFGMSGRECEIVEDPMETO, // OUTPUT
		NetFlow* CFGMSGRECEIVEDPMETOACK, // OUTPUT
		NetFlow* CFGMSGRECEIVEDPMPME, // OUTPUT
		NetFlow* CFGMSGRECEIVEDSETSLOTPOWERLIMIT, // OUTPUT
		NetFlow* CFGMSGRECEIVEDUNLOCK, // OUTPUT
		NetFlow* CFGPCIELINKSTATE, // OUTPUT
		NetFlow* CFGPMCSRPMEEN, // OUTPUT
		NetFlow* CFGPMCSRPMESTATUS, // OUTPUT
		NetFlow* CFGPMCSRPOWERSTATE, // OUTPUT
		NetFlow* CFGPMRCVASREQL1N, // OUTPUT
		NetFlow* CFGPMRCVENTERL1N, // OUTPUT
		NetFlow* CFGPMRCVENTERL23N, // OUTPUT
		NetFlow* CFGPMRCVREQACKN, // OUTPUT
		NetFlow* CFGROOTCONTROLPMEINTEN, // OUTPUT
		NetFlow* CFGROOTCONTROLSYSERRCORRERREN, // OUTPUT
		NetFlow* CFGROOTCONTROLSYSERRFATALERREN, // OUTPUT
		NetFlow* CFGROOTCONTROLSYSERRNONFATALERREN, // OUTPUT
		NetFlow* CFGSLOTCONTROLELECTROMECHILCTLPULSE, // OUTPUT
		NetFlow* CFGTRANSACTION, // OUTPUT
		NetFlow* CFGTRANSACTIONADDR, // OUTPUT
		NetFlow* CFGTRANSACTIONTYPE, // OUTPUT
		NetFlow* CFGVCTCVCMAP, // OUTPUT
		NetFlow* DBGSCLRA, // OUTPUT
		NetFlow* DBGSCLRB, // OUTPUT
		NetFlow* DBGSCLRC, // OUTPUT
		NetFlow* DBGSCLRD, // OUTPUT
		NetFlow* DBGSCLRE, // OUTPUT
		NetFlow* DBGSCLRF, // OUTPUT
		NetFlow* DBGSCLRG, // OUTPUT
		NetFlow* DBGSCLRH, // OUTPUT
		NetFlow* DBGSCLRI, // OUTPUT
		NetFlow* DBGSCLRJ, // OUTPUT
		NetFlow* DBGSCLRK, // OUTPUT
		NetFlow* DBGVECA, // OUTPUT
		NetFlow* DBGVECB, // OUTPUT
		NetFlow* DBGVECC, // OUTPUT
		NetFlow* DRPDO, // OUTPUT
		NetFlow* DRPRDY, // OUTPUT
		NetFlow* LL2BADDLLPERR, // OUTPUT
		NetFlow* LL2BADTLPERR, // OUTPUT
		NetFlow* LL2LINKSTATUS, // OUTPUT
		NetFlow* LL2PROTOCOLERR, // OUTPUT
		NetFlow* LL2RECEIVERERR, // OUTPUT
		NetFlow* LL2REPLAYROERR, // OUTPUT
		NetFlow* LL2REPLAYTOERR, // OUTPUT
		NetFlow* LL2SUSPENDOK, // OUTPUT
		NetFlow* LL2TFCINIT1SEQ, // OUTPUT
		NetFlow* LL2TFCINIT2SEQ, // OUTPUT
		NetFlow* LL2TXIDLE, // OUTPUT
		NetFlow* LNKCLKEN, // OUTPUT
		NetFlow* MIMRXRADDR, // OUTPUT
		NetFlow* MIMRXREN, // OUTPUT
		NetFlow* MIMRXWADDR, // OUTPUT
		NetFlow* MIMRXWDATA, // OUTPUT
		NetFlow* MIMRXWEN, // OUTPUT
		NetFlow* MIMTXRADDR, // OUTPUT
		NetFlow* MIMTXREN, // OUTPUT
		NetFlow* MIMTXWADDR, // OUTPUT
		NetFlow* MIMTXWDATA, // OUTPUT
		NetFlow* MIMTXWEN, // OUTPUT
		NetFlow* PIPERX0POLARITY, // OUTPUT
		NetFlow* PIPERX1POLARITY, // OUTPUT
		NetFlow* PIPERX2POLARITY, // OUTPUT
		NetFlow* PIPERX3POLARITY, // OUTPUT
		NetFlow* PIPERX4POLARITY, // OUTPUT
		NetFlow* PIPERX5POLARITY, // OUTPUT
		NetFlow* PIPERX6POLARITY, // OUTPUT
		NetFlow* PIPERX7POLARITY, // OUTPUT
		NetFlow* PIPETX0CHARISK, // OUTPUT
		NetFlow* PIPETX0COMPLIANCE, // OUTPUT
		NetFlow* PIPETX0DATA, // OUTPUT
		NetFlow* PIPETX0ELECIDLE, // OUTPUT
		NetFlow* PIPETX0POWERDOWN, // OUTPUT
		NetFlow* PIPETX1CHARISK, // OUTPUT
		NetFlow* PIPETX1COMPLIANCE, // OUTPUT
		NetFlow* PIPETX1DATA, // OUTPUT
		NetFlow* PIPETX1ELECIDLE, // OUTPUT
		NetFlow* PIPETX1POWERDOWN, // OUTPUT
		NetFlow* PIPETX2CHARISK, // OUTPUT
		NetFlow* PIPETX2COMPLIANCE, // OUTPUT
		NetFlow* PIPETX2DATA, // OUTPUT
		NetFlow* PIPETX2ELECIDLE, // OUTPUT
		NetFlow* PIPETX2POWERDOWN, // OUTPUT
		NetFlow* PIPETX3CHARISK, // OUTPUT
		NetFlow* PIPETX3COMPLIANCE, // OUTPUT
		NetFlow* PIPETX3DATA, // OUTPUT
		NetFlow* PIPETX3ELECIDLE, // OUTPUT
		NetFlow* PIPETX3POWERDOWN, // OUTPUT
		NetFlow* PIPETX4CHARISK, // OUTPUT
		NetFlow* PIPETX4COMPLIANCE, // OUTPUT
		NetFlow* PIPETX4DATA, // OUTPUT
		NetFlow* PIPETX4ELECIDLE, // OUTPUT
		NetFlow* PIPETX4POWERDOWN, // OUTPUT
		NetFlow* PIPETX5CHARISK, // OUTPUT
		NetFlow* PIPETX5COMPLIANCE, // OUTPUT
		NetFlow* PIPETX5DATA, // OUTPUT
		NetFlow* PIPETX5ELECIDLE, // OUTPUT
		NetFlow* PIPETX5POWERDOWN, // OUTPUT
		NetFlow* PIPETX6CHARISK, // OUTPUT
		NetFlow* PIPETX6COMPLIANCE, // OUTPUT
		NetFlow* PIPETX6DATA, // OUTPUT
		NetFlow* PIPETX6ELECIDLE, // OUTPUT
		NetFlow* PIPETX6POWERDOWN, // OUTPUT
		NetFlow* PIPETX7CHARISK, // OUTPUT
		NetFlow* PIPETX7COMPLIANCE, // OUTPUT
		NetFlow* PIPETX7DATA, // OUTPUT
		NetFlow* PIPETX7ELECIDLE, // OUTPUT
		NetFlow* PIPETX7POWERDOWN, // OUTPUT
		NetFlow* PIPETXDEEMPH, // OUTPUT
		NetFlow* PIPETXMARGIN, // OUTPUT
		NetFlow* PIPETXRATE, // OUTPUT
		NetFlow* PIPETXRCVRDET, // OUTPUT
		NetFlow* PIPETXRESET, // OUTPUT
		NetFlow* PL2L0REQ, // OUTPUT
		NetFlow* PL2LINKUP, // OUTPUT
		NetFlow* PL2RECEIVERERR, // OUTPUT
		NetFlow* PL2RECOVERY, // OUTPUT
		NetFlow* PL2RXELECIDLE, // OUTPUT
		NetFlow* PL2RXPMSTATE, // OUTPUT
		NetFlow* PL2SUSPENDOK, // OUTPUT
		NetFlow* PLDBGVEC, // OUTPUT
		NetFlow* PLDIRECTEDCHANGEDONE, // OUTPUT
		NetFlow* PLINITIALLINKWIDTH, // OUTPUT
		NetFlow* PLLANEREVERSALMODE, // OUTPUT
		NetFlow* PLLINKGEN2CAP, // OUTPUT
		NetFlow* PLLINKPARTNERGEN2SUPPORTED, // OUTPUT
		NetFlow* PLLINKUPCFGCAP, // OUTPUT
		NetFlow* PLLTSSMSTATE, // OUTPUT
		NetFlow* PLPHYLNKUPN, // OUTPUT
		NetFlow* PLRECEIVEDHOTRST, // OUTPUT
		NetFlow* PLRXPMSTATE, // OUTPUT
		NetFlow* PLSELLNKRATE, // OUTPUT
		NetFlow* PLSELLNKWIDTH, // OUTPUT
		NetFlow* PLTXPMSTATE, // OUTPUT
		NetFlow* RECEIVEDFUNCLVLRSTN, // OUTPUT
		NetFlow* TL2ASPMSUSPENDCREDITCHECKOK, // OUTPUT
		NetFlow* TL2ASPMSUSPENDREQ, // OUTPUT
		NetFlow* TL2ERRFCPE, // OUTPUT
		NetFlow* TL2ERRHDR, // OUTPUT
		NetFlow* TL2ERRMALFORMED, // OUTPUT
		NetFlow* TL2ERRRXOVERFLOW, // OUTPUT
		NetFlow* TL2PPMSUSPENDOK, // OUTPUT
		NetFlow* TRNFCCPLD, // OUTPUT
		NetFlow* TRNFCCPLH, // OUTPUT
		NetFlow* TRNFCNPD, // OUTPUT
		NetFlow* TRNFCNPH, // OUTPUT
		NetFlow* TRNFCPD, // OUTPUT
		NetFlow* TRNFCPH, // OUTPUT
		NetFlow* TRNLNKUP, // OUTPUT
		NetFlow* TRNRBARHIT, // OUTPUT
		NetFlow* TRNRD, // OUTPUT
		NetFlow* TRNRDLLPDATA, // OUTPUT
		NetFlow* TRNRDLLPSRCRDY, // OUTPUT
		NetFlow* TRNRECRCERR, // OUTPUT
		NetFlow* TRNREOF, // OUTPUT
		NetFlow* TRNRERRFWD, // OUTPUT
		NetFlow* TRNRREM, // OUTPUT
		NetFlow* TRNRSOF, // OUTPUT
		NetFlow* TRNRSRCDSC, // OUTPUT
		NetFlow* TRNRSRCRDY, // OUTPUT
		NetFlow* TRNTBUFAV, // OUTPUT
		NetFlow* TRNTCFGREQ, // OUTPUT
		NetFlow* TRNTDLLPDSTRDY, // OUTPUT
		NetFlow* TRNTDSTRDY, // OUTPUT
		NetFlow* TRNTERRDROP, // OUTPUT
		NetFlow* USERRSTN, // OUTPUT
		NetFlow* CFGAERINTERRUPTMSGNUM, // INPUT
		NetFlow* CFGDEVID, // INPUT
		NetFlow* CFGDSBUSNUMBER, // INPUT
		NetFlow* CFGDSDEVICENUMBER, // INPUT
		NetFlow* CFGDSFUNCTIONNUMBER, // INPUT
		NetFlow* CFGDSN, // INPUT
		NetFlow* CFGERRACSN, // INPUT
		NetFlow* CFGERRAERHEADERLOG, // INPUT
		NetFlow* CFGERRATOMICEGRESSBLOCKEDN, // INPUT
		NetFlow* CFGERRCORN, // INPUT
		NetFlow* CFGERRCPLABORTN, // INPUT
		NetFlow* CFGERRCPLTIMEOUTN, // INPUT
		NetFlow* CFGERRCPLUNEXPECTN, // INPUT
		NetFlow* CFGERRECRCN, // INPUT
		NetFlow* CFGERRINTERNALCORN, // INPUT
		NetFlow* CFGERRINTERNALUNCORN, // INPUT
		NetFlow* CFGERRLOCKEDN, // INPUT
		NetFlow* CFGERRMALFORMEDN, // INPUT
		NetFlow* CFGERRMCBLOCKEDN, // INPUT
		NetFlow* CFGERRNORECOVERYN, // INPUT
		NetFlow* CFGERRPOISONEDN, // INPUT
		NetFlow* CFGERRPOSTEDN, // INPUT
		NetFlow* CFGERRTLPCPLHEADER, // INPUT
		NetFlow* CFGERRURN, // INPUT
		NetFlow* CFGFORCECOMMONCLOCKOFF, // INPUT
		NetFlow* CFGFORCEEXTENDEDSYNCON, // INPUT
		NetFlow* CFGFORCEMPS, // INPUT
		NetFlow* CFGINTERRUPTASSERTN, // INPUT
		NetFlow* CFGINTERRUPTDI, // INPUT
		NetFlow* CFGINTERRUPTN, // INPUT
		NetFlow* CFGINTERRUPTSTATN, // INPUT
		NetFlow* CFGMGMTBYTEENN, // INPUT
		NetFlow* CFGMGMTDI, // INPUT
		NetFlow* CFGMGMTDWADDR, // INPUT
		NetFlow* CFGMGMTRDENN, // INPUT
		NetFlow* CFGMGMTWRENN, // INPUT
		NetFlow* CFGMGMTWRREADONLYN, // INPUT
		NetFlow* CFGMGMTWRRW1CASRWN, // INPUT
		NetFlow* CFGPCIECAPINTERRUPTMSGNUM, // INPUT
		NetFlow* CFGPMFORCESTATE, // INPUT
		NetFlow* CFGPMFORCESTATEENN, // INPUT
		NetFlow* CFGPMHALTASPML0SN, // INPUT
		NetFlow* CFGPMHALTASPML1N, // INPUT
		NetFlow* CFGPMSENDPMETON, // INPUT
		NetFlow* CFGPMTURNOFFOKN, // INPUT
		NetFlow* CFGPMWAKEN, // INPUT
		NetFlow* CFGPORTNUMBER, // INPUT
		NetFlow* CFGREVID, // INPUT
		NetFlow* CFGSUBSYSID, // INPUT
		NetFlow* CFGSUBSYSVENDID, // INPUT
		NetFlow* CFGTRNPENDINGN, // INPUT
		NetFlow* CFGVENDID, // INPUT
		NetFlow* CMRSTN, // INPUT
		NetFlow* CMSTICKYRSTN, // INPUT
		NetFlow* DBGMODE, // INPUT
		NetFlow* DBGSUBMODE, // INPUT
		NetFlow* DLRSTN, // INPUT
		NetFlow* DRPADDR, // INPUT
		NetFlow* DRPCLK, // INPUT
		NetFlow* DRPDI, // INPUT
		NetFlow* DRPEN, // INPUT
		NetFlow* DRPWE, // INPUT
		NetFlow* FUNCLVLRSTN, // INPUT
		NetFlow* LL2SENDASREQL1, // INPUT
		NetFlow* LL2SENDENTERL1, // INPUT
		NetFlow* LL2SENDENTERL23, // INPUT
		NetFlow* LL2SENDPMACK, // INPUT
		NetFlow* LL2SUSPENDNOW, // INPUT
		NetFlow* LL2TLPRCV, // INPUT
		NetFlow* MIMRXRDATA, // INPUT
		NetFlow* MIMTXRDATA, // INPUT
		NetFlow* PIPECLK, // INPUT
		NetFlow* PIPERX0CHANISALIGNED, // INPUT
		NetFlow* PIPERX0CHARISK, // INPUT
		NetFlow* PIPERX0DATA, // INPUT
		NetFlow* PIPERX0ELECIDLE, // INPUT
		NetFlow* PIPERX0PHYSTATUS, // INPUT
		NetFlow* PIPERX0STATUS, // INPUT
		NetFlow* PIPERX0VALID, // INPUT
		NetFlow* PIPERX1CHANISALIGNED, // INPUT
		NetFlow* PIPERX1CHARISK, // INPUT
		NetFlow* PIPERX1DATA, // INPUT
		NetFlow* PIPERX1ELECIDLE, // INPUT
		NetFlow* PIPERX1PHYSTATUS, // INPUT
		NetFlow* PIPERX1STATUS, // INPUT
		NetFlow* PIPERX1VALID, // INPUT
		NetFlow* PIPERX2CHANISALIGNED, // INPUT
		NetFlow* PIPERX2CHARISK, // INPUT
		NetFlow* PIPERX2DATA, // INPUT
		NetFlow* PIPERX2ELECIDLE, // INPUT
		NetFlow* PIPERX2PHYSTATUS, // INPUT
		NetFlow* PIPERX2STATUS, // INPUT
		NetFlow* PIPERX2VALID, // INPUT
		NetFlow* PIPERX3CHANISALIGNED, // INPUT
		NetFlow* PIPERX3CHARISK, // INPUT
		NetFlow* PIPERX3DATA, // INPUT
		NetFlow* PIPERX3ELECIDLE, // INPUT
		NetFlow* PIPERX3PHYSTATUS, // INPUT
		NetFlow* PIPERX3STATUS, // INPUT
		NetFlow* PIPERX3VALID, // INPUT
		NetFlow* PIPERX4CHANISALIGNED, // INPUT
		NetFlow* PIPERX4CHARISK, // INPUT
		NetFlow* PIPERX4DATA, // INPUT
		NetFlow* PIPERX4ELECIDLE, // INPUT
		NetFlow* PIPERX4PHYSTATUS, // INPUT
		NetFlow* PIPERX4STATUS, // INPUT
		NetFlow* PIPERX4VALID, // INPUT
		NetFlow* PIPERX5CHANISALIGNED, // INPUT
		NetFlow* PIPERX5CHARISK, // INPUT
		NetFlow* PIPERX5DATA, // INPUT
		NetFlow* PIPERX5ELECIDLE, // INPUT
		NetFlow* PIPERX5PHYSTATUS, // INPUT
		NetFlow* PIPERX5STATUS, // INPUT
		NetFlow* PIPERX5VALID, // INPUT
		NetFlow* PIPERX6CHANISALIGNED, // INPUT
		NetFlow* PIPERX6CHARISK, // INPUT
		NetFlow* PIPERX6DATA, // INPUT
		NetFlow* PIPERX6ELECIDLE, // INPUT
		NetFlow* PIPERX6PHYSTATUS, // INPUT
		NetFlow* PIPERX6STATUS, // INPUT
		NetFlow* PIPERX6VALID, // INPUT
		NetFlow* PIPERX7CHANISALIGNED, // INPUT
		NetFlow* PIPERX7CHARISK, // INPUT
		NetFlow* PIPERX7DATA, // INPUT
		NetFlow* PIPERX7ELECIDLE, // INPUT
		NetFlow* PIPERX7PHYSTATUS, // INPUT
		NetFlow* PIPERX7STATUS, // INPUT
		NetFlow* PIPERX7VALID, // INPUT
		NetFlow* PL2DIRECTEDLSTATE, // INPUT
		NetFlow* PLDBGMODE, // INPUT
		NetFlow* PLDIRECTEDLINKAUTON, // INPUT
		NetFlow* PLDIRECTEDLINKCHANGE, // INPUT
		NetFlow* PLDIRECTEDLINKSPEED, // INPUT
		NetFlow* PLDIRECTEDLINKWIDTH, // INPUT
		NetFlow* PLDIRECTEDLTSSMNEW, // INPUT
		NetFlow* PLDIRECTEDLTSSMNEWVLD, // INPUT
		NetFlow* PLDIRECTEDLTSSMSTALL, // INPUT
		NetFlow* PLDOWNSTREAMDEEMPHSOURCE, // INPUT
		NetFlow* PLRSTN, // INPUT
		NetFlow* PLTRANSMITHOTRST, // INPUT
		NetFlow* PLUPSTREAMPREFERDEEMPH, // INPUT
		NetFlow* SYSRSTN, // INPUT
		NetFlow* TL2ASPMSUSPENDCREDITCHECK, // INPUT
		NetFlow* TL2PPMSUSPENDREQ, // INPUT
		NetFlow* TLRSTN, // INPUT
		NetFlow* TRNFCSEL, // INPUT
		NetFlow* TRNRDSTRDY, // INPUT
		NetFlow* TRNRFCPRET, // INPUT
		NetFlow* TRNRNPOK, // INPUT
		NetFlow* TRNRNPREQ, // INPUT
		NetFlow* TRNTCFGGNT, // INPUT
		NetFlow* TRNTD, // INPUT
		NetFlow* TRNTDLLPDATA, // INPUT
		NetFlow* TRNTDLLPSRCRDY, // INPUT
		NetFlow* TRNTECRCGEN, // INPUT
		NetFlow* TRNTEOF, // INPUT
		NetFlow* TRNTERRFWD, // INPUT
		NetFlow* TRNTREM, // INPUT
		NetFlow* TRNTSOF, // INPUT
		NetFlow* TRNTSRCDSC, // INPUT
		NetFlow* TRNTSRCRDY, // INPUT
		NetFlow* TRNTSTR, // INPUT
		NetFlow* USERCLK, // INPUT
		NetFlow* USERCLK2 // INPUT
		){
	
	// Assign parameters and ports: 
	//Verilog Parameters:
		this->LOC = LOC; // Default: "UNPLACED"
		this->AER_BASE_PTR = AER_BASE_PTR; // Default: 12'h140
		this->AER_CAP_ECRC_CHECK_CAPABLE = AER_CAP_ECRC_CHECK_CAPABLE; // Default: "FALSE"
		this->AER_CAP_ECRC_GEN_CAPABLE = AER_CAP_ECRC_GEN_CAPABLE; // Default: "FALSE"
		this->AER_CAP_ID = AER_CAP_ID; // Default: 16'h0001
		this->AER_CAP_MULTIHEADER = AER_CAP_MULTIHEADER; // Default: "FALSE"
		this->AER_CAP_NEXTPTR = AER_CAP_NEXTPTR; // Default: 12'h178
		this->AER_CAP_ON = AER_CAP_ON; // Default: "FALSE"
		this->AER_CAP_OPTIONAL_ERR_SUPPORT = AER_CAP_OPTIONAL_ERR_SUPPORT; // Default: 24'h000000
		this->AER_CAP_PERMIT_ROOTERR_UPDATE = AER_CAP_PERMIT_ROOTERR_UPDATE; // Default: "TRUE"
		this->AER_CAP_VERSION = AER_CAP_VERSION; // Default: 4'h2
		this->ALLOW_X8_GEN2 = ALLOW_X8_GEN2; // Default: "FALSE"
		this->BAR0 = BAR0; // Default: 32'hFFFFFF00
		this->BAR1 = BAR1; // Default: 32'hFFFF0000
		this->BAR2 = BAR2; // Default: 32'hFFFF000C
		this->BAR3 = BAR3; // Default: 32'hFFFFFFFF
		this->BAR4 = BAR4; // Default: 32'h00000000
		this->BAR5 = BAR5; // Default: 32'h00000000
		this->CAPABILITIES_PTR = CAPABILITIES_PTR; // Default: 8'h40
		this->CARDBUS_CIS_POINTER = CARDBUS_CIS_POINTER; // Default: 32'h00000000
		this->CFG_ECRC_ERR_CPLSTAT = CFG_ECRC_ERR_CPLSTAT; // Default: 0
		this->CLASS_CODE = CLASS_CODE; // Default: 24'h000000
		this->CMD_INTX_IMPLEMENTED = CMD_INTX_IMPLEMENTED; // Default: "TRUE"
		this->CPL_TIMEOUT_DISABLE_SUPPORTED = CPL_TIMEOUT_DISABLE_SUPPORTED; // Default: "FALSE"
		this->CPL_TIMEOUT_RANGES_SUPPORTED = CPL_TIMEOUT_RANGES_SUPPORTED; // Default: 4'h0
		this->CRM_MODULE_RSTS = CRM_MODULE_RSTS; // Default: 7'h00
		this->DEV_CAP2_ARI_FORWARDING_SUPPORTED = DEV_CAP2_ARI_FORWARDING_SUPPORTED; // Default: "FALSE"
		this->DEV_CAP2_ATOMICOP32_COMPLETER_SUPPORTED = DEV_CAP2_ATOMICOP32_COMPLETER_SUPPORTED; // Default: "FALSE"
		this->DEV_CAP2_ATOMICOP64_COMPLETER_SUPPORTED = DEV_CAP2_ATOMICOP64_COMPLETER_SUPPORTED; // Default: "FALSE"
		this->DEV_CAP2_ATOMICOP_ROUTING_SUPPORTED = DEV_CAP2_ATOMICOP_ROUTING_SUPPORTED; // Default: "FALSE"
		this->DEV_CAP2_CAS128_COMPLETER_SUPPORTED = DEV_CAP2_CAS128_COMPLETER_SUPPORTED; // Default: "FALSE"
		this->DEV_CAP2_ENDEND_TLP_PREFIX_SUPPORTED = DEV_CAP2_ENDEND_TLP_PREFIX_SUPPORTED; // Default: "FALSE"
		this->DEV_CAP2_EXTENDED_FMT_FIELD_SUPPORTED = DEV_CAP2_EXTENDED_FMT_FIELD_SUPPORTED; // Default: "FALSE"
		this->DEV_CAP2_LTR_MECHANISM_SUPPORTED = DEV_CAP2_LTR_MECHANISM_SUPPORTED; // Default: "FALSE"
		this->DEV_CAP2_MAX_ENDEND_TLP_PREFIXES = DEV_CAP2_MAX_ENDEND_TLP_PREFIXES; // Default: 2'h0
		this->DEV_CAP2_NO_RO_ENABLED_PRPR_PASSING = DEV_CAP2_NO_RO_ENABLED_PRPR_PASSING; // Default: "FALSE"
		this->DEV_CAP2_TPH_COMPLETER_SUPPORTED = DEV_CAP2_TPH_COMPLETER_SUPPORTED; // Default: 2'h0
		this->DEV_CAP_ENABLE_SLOT_PWR_LIMIT_SCALE = DEV_CAP_ENABLE_SLOT_PWR_LIMIT_SCALE; // Default: "TRUE"
		this->DEV_CAP_ENABLE_SLOT_PWR_LIMIT_VALUE = DEV_CAP_ENABLE_SLOT_PWR_LIMIT_VALUE; // Default: "TRUE"
		this->DEV_CAP_ENDPOINT_L0S_LATENCY = DEV_CAP_ENDPOINT_L0S_LATENCY; // Default: 0
		this->DEV_CAP_ENDPOINT_L1_LATENCY = DEV_CAP_ENDPOINT_L1_LATENCY; // Default: 0
		this->DEV_CAP_EXT_TAG_SUPPORTED = DEV_CAP_EXT_TAG_SUPPORTED; // Default: "TRUE"
		this->DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE = DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE; // Default: "FALSE"
		this->DEV_CAP_MAX_PAYLOAD_SUPPORTED = DEV_CAP_MAX_PAYLOAD_SUPPORTED; // Default: 2
		this->DEV_CAP_PHANTOM_FUNCTIONS_SUPPORT = DEV_CAP_PHANTOM_FUNCTIONS_SUPPORT; // Default: 0
		this->DEV_CAP_ROLE_BASED_ERROR = DEV_CAP_ROLE_BASED_ERROR; // Default: "TRUE"
		this->DEV_CAP_RSVD_14_12 = DEV_CAP_RSVD_14_12; // Default: 0
		this->DEV_CAP_RSVD_17_16 = DEV_CAP_RSVD_17_16; // Default: 0
		this->DEV_CAP_RSVD_31_29 = DEV_CAP_RSVD_31_29; // Default: 0
		this->DEV_CONTROL_AUX_POWER_SUPPORTED = DEV_CONTROL_AUX_POWER_SUPPORTED; // Default: "FALSE"
		this->DEV_CONTROL_EXT_TAG_DEFAULT = DEV_CONTROL_EXT_TAG_DEFAULT; // Default: "FALSE"
		this->DISABLE_ASPM_L1_TIMER = DISABLE_ASPM_L1_TIMER; // Default: "FALSE"
		this->DISABLE_BAR_FILTERING = DISABLE_BAR_FILTERING; // Default: "FALSE"
		this->DISABLE_ERR_MSG = DISABLE_ERR_MSG; // Default: "FALSE"
		this->DISABLE_ID_CHECK = DISABLE_ID_CHECK; // Default: "FALSE"
		this->DISABLE_LANE_REVERSAL = DISABLE_LANE_REVERSAL; // Default: "FALSE"
		this->DISABLE_LOCKED_FILTER = DISABLE_LOCKED_FILTER; // Default: "FALSE"
		this->DISABLE_PPM_FILTER = DISABLE_PPM_FILTER; // Default: "FALSE"
		this->DISABLE_RX_POISONED_RESP = DISABLE_RX_POISONED_RESP; // Default: "FALSE"
		this->DISABLE_RX_TC_FILTER = DISABLE_RX_TC_FILTER; // Default: "FALSE"
		this->DISABLE_SCRAMBLING = DISABLE_SCRAMBLING; // Default: "FALSE"
		this->DNSTREAM_LINK_NUM = DNSTREAM_LINK_NUM; // Default: 8'h00
		this->DSN_BASE_PTR = DSN_BASE_PTR; // Default: 12'h100
		this->DSN_CAP_ID = DSN_CAP_ID; // Default: 16'h0003
		this->DSN_CAP_NEXTPTR = DSN_CAP_NEXTPTR; // Default: 12'h10C
		this->DSN_CAP_ON = DSN_CAP_ON; // Default: "TRUE"
		this->DSN_CAP_VERSION = DSN_CAP_VERSION; // Default: 4'h1
		this->ENABLE_MSG_ROUTE = ENABLE_MSG_ROUTE; // Default: 11'h000
		this->ENABLE_RX_TD_ECRC_TRIM = ENABLE_RX_TD_ECRC_TRIM; // Default: "FALSE"
		this->ENDEND_TLP_PREFIX_FORWARDING_SUPPORTED = ENDEND_TLP_PREFIX_FORWARDING_SUPPORTED; // Default: "FALSE"
		this->ENTER_RVRY_EI_L0 = ENTER_RVRY_EI_L0; // Default: "TRUE"
		this->EXIT_LOOPBACK_ON_EI = EXIT_LOOPBACK_ON_EI; // Default: "TRUE"
		this->EXPANSION_ROM = EXPANSION_ROM; // Default: 32'hFFFFF001
		this->EXT_CFG_CAP_PTR = EXT_CFG_CAP_PTR; // Default: 6'h3F
		this->EXT_CFG_XP_CAP_PTR = EXT_CFG_XP_CAP_PTR; // Default: 10'h3FF
		this->HEADER_TYPE = HEADER_TYPE; // Default: 8'h00
		this->INFER_EI = INFER_EI; // Default: 5'h00
		this->INTERRUPT_PIN = INTERRUPT_PIN; // Default: 8'h01
		this->INTERRUPT_STAT_AUTO = INTERRUPT_STAT_AUTO; // Default: "TRUE"
		this->IS_SWITCH = IS_SWITCH; // Default: "FALSE"
		this->LAST_CONFIG_DWORD = LAST_CONFIG_DWORD; // Default: 10'h3FF
		this->LINK_CAP_ASPM_OPTIONALITY = LINK_CAP_ASPM_OPTIONALITY; // Default: "TRUE"
		this->LINK_CAP_ASPM_SUPPORT = LINK_CAP_ASPM_SUPPORT; // Default: 1
		this->LINK_CAP_CLOCK_POWER_MANAGEMENT = LINK_CAP_CLOCK_POWER_MANAGEMENT; // Default: "FALSE"
		this->LINK_CAP_DLL_LINK_ACTIVE_REPORTING_CAP = LINK_CAP_DLL_LINK_ACTIVE_REPORTING_CAP; // Default: "FALSE"
		this->LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN1 = LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN1; // Default: 7
		this->LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN2 = LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN2; // Default: 7
		this->LINK_CAP_L0S_EXIT_LATENCY_GEN1 = LINK_CAP_L0S_EXIT_LATENCY_GEN1; // Default: 7
		this->LINK_CAP_L0S_EXIT_LATENCY_GEN2 = LINK_CAP_L0S_EXIT_LATENCY_GEN2; // Default: 7
		this->LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN1 = LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN1; // Default: 7
		this->LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN2 = LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN2; // Default: 7
		this->LINK_CAP_L1_EXIT_LATENCY_GEN1 = LINK_CAP_L1_EXIT_LATENCY_GEN1; // Default: 7
		this->LINK_CAP_L1_EXIT_LATENCY_GEN2 = LINK_CAP_L1_EXIT_LATENCY_GEN2; // Default: 7
		this->LINK_CAP_LINK_BANDWIDTH_NOTIFICATION_CAP = LINK_CAP_LINK_BANDWIDTH_NOTIFICATION_CAP; // Default: "FALSE"
		this->LINK_CAP_MAX_LINK_SPEED = LINK_CAP_MAX_LINK_SPEED; // Default: 4'h1
		this->LINK_CAP_MAX_LINK_WIDTH = LINK_CAP_MAX_LINK_WIDTH; // Default: 6'h08
		this->LINK_CAP_RSVD_23 = LINK_CAP_RSVD_23; // Default: 0
		this->LINK_CAP_SURPRISE_DOWN_ERROR_CAPABLE = LINK_CAP_SURPRISE_DOWN_ERROR_CAPABLE; // Default: "FALSE"
		this->LINK_CONTROL_RCB = LINK_CONTROL_RCB; // Default: 0
		this->LINK_CTRL2_DEEMPHASIS = LINK_CTRL2_DEEMPHASIS; // Default: "FALSE"
		this->LINK_CTRL2_HW_AUTONOMOUS_SPEED_DISABLE = LINK_CTRL2_HW_AUTONOMOUS_SPEED_DISABLE; // Default: "FALSE"
		this->LINK_CTRL2_TARGET_LINK_SPEED = LINK_CTRL2_TARGET_LINK_SPEED; // Default: 4'h2
		this->LINK_STATUS_SLOT_CLOCK_CONFIG = LINK_STATUS_SLOT_CLOCK_CONFIG; // Default: "TRUE"
		this->LL_ACK_TIMEOUT = LL_ACK_TIMEOUT; // Default: 15'h0000
		this->LL_ACK_TIMEOUT_EN = LL_ACK_TIMEOUT_EN; // Default: "FALSE"
		this->LL_ACK_TIMEOUT_FUNC = LL_ACK_TIMEOUT_FUNC; // Default: 0
		this->LL_REPLAY_TIMEOUT = LL_REPLAY_TIMEOUT; // Default: 15'h0000
		this->LL_REPLAY_TIMEOUT_EN = LL_REPLAY_TIMEOUT_EN; // Default: "FALSE"
		this->LL_REPLAY_TIMEOUT_FUNC = LL_REPLAY_TIMEOUT_FUNC; // Default: 0
		this->LTSSM_MAX_LINK_WIDTH = LTSSM_MAX_LINK_WIDTH; // Default: 6'h01
		this->MPS_FORCE = MPS_FORCE; // Default: "FALSE"
		this->MSIX_BASE_PTR = MSIX_BASE_PTR; // Default: 8'h9C
		this->MSIX_CAP_ID = MSIX_CAP_ID; // Default: 8'h11
		this->MSIX_CAP_NEXTPTR = MSIX_CAP_NEXTPTR; // Default: 8'h00
		this->MSIX_CAP_ON = MSIX_CAP_ON; // Default: "FALSE"
		this->MSIX_CAP_PBA_BIR = MSIX_CAP_PBA_BIR; // Default: 0
		this->MSIX_CAP_PBA_OFFSET = MSIX_CAP_PBA_OFFSET; // Default: 29'h00000050
		this->MSIX_CAP_TABLE_BIR = MSIX_CAP_TABLE_BIR; // Default: 0
		this->MSIX_CAP_TABLE_OFFSET = MSIX_CAP_TABLE_OFFSET; // Default: 29'h00000040
		this->MSIX_CAP_TABLE_SIZE = MSIX_CAP_TABLE_SIZE; // Default: 11'h000
		this->MSI_BASE_PTR = MSI_BASE_PTR; // Default: 8'h48
		this->MSI_CAP_64_BIT_ADDR_CAPABLE = MSI_CAP_64_BIT_ADDR_CAPABLE; // Default: "TRUE"
		this->MSI_CAP_ID = MSI_CAP_ID; // Default: 8'h05
		this->MSI_CAP_MULTIMSGCAP = MSI_CAP_MULTIMSGCAP; // Default: 0
		this->MSI_CAP_MULTIMSG_EXTENSION = MSI_CAP_MULTIMSG_EXTENSION; // Default: 0
		this->MSI_CAP_NEXTPTR = MSI_CAP_NEXTPTR; // Default: 8'h60
		this->MSI_CAP_ON = MSI_CAP_ON; // Default: "FALSE"
		this->MSI_CAP_PER_VECTOR_MASKING_CAPABLE = MSI_CAP_PER_VECTOR_MASKING_CAPABLE; // Default: "TRUE"
		this->N_FTS_COMCLK_GEN1 = N_FTS_COMCLK_GEN1; // Default: 255
		this->N_FTS_COMCLK_GEN2 = N_FTS_COMCLK_GEN2; // Default: 255
		this->N_FTS_GEN1 = N_FTS_GEN1; // Default: 255
		this->N_FTS_GEN2 = N_FTS_GEN2; // Default: 255
		this->PCIE_BASE_PTR = PCIE_BASE_PTR; // Default: 8'h60
		this->PCIE_CAP_CAPABILITY_ID = PCIE_CAP_CAPABILITY_ID; // Default: 8'h10
		this->PCIE_CAP_CAPABILITY_VERSION = PCIE_CAP_CAPABILITY_VERSION; // Default: 4'h2
		this->PCIE_CAP_DEVICE_PORT_TYPE = PCIE_CAP_DEVICE_PORT_TYPE; // Default: 4'h0
		this->PCIE_CAP_NEXTPTR = PCIE_CAP_NEXTPTR; // Default: 8'h9C
		this->PCIE_CAP_ON = PCIE_CAP_ON; // Default: "TRUE"
		this->PCIE_CAP_RSVD_15_14 = PCIE_CAP_RSVD_15_14; // Default: 0
		this->PCIE_CAP_SLOT_IMPLEMENTED = PCIE_CAP_SLOT_IMPLEMENTED; // Default: "FALSE"
		this->PCIE_REVISION = PCIE_REVISION; // Default: 2
		this->PL_AUTO_CONFIG = PL_AUTO_CONFIG; // Default: 0
		this->PL_FAST_TRAIN = PL_FAST_TRAIN; // Default: "FALSE"
		this->PM_ASPML0S_TIMEOUT = PM_ASPML0S_TIMEOUT; // Default: 15'h0000
		this->PM_ASPML0S_TIMEOUT_EN = PM_ASPML0S_TIMEOUT_EN; // Default: "FALSE"
		this->PM_ASPML0S_TIMEOUT_FUNC = PM_ASPML0S_TIMEOUT_FUNC; // Default: 0
		this->PM_ASPM_FASTEXIT = PM_ASPM_FASTEXIT; // Default: "FALSE"
		this->PM_BASE_PTR = PM_BASE_PTR; // Default: 8'h40
		this->PM_CAP_AUXCURRENT = PM_CAP_AUXCURRENT; // Default: 0
		this->PM_CAP_D1SUPPORT = PM_CAP_D1SUPPORT; // Default: "TRUE"
		this->PM_CAP_D2SUPPORT = PM_CAP_D2SUPPORT; // Default: "TRUE"
		this->PM_CAP_DSI = PM_CAP_DSI; // Default: "FALSE"
		this->PM_CAP_ID = PM_CAP_ID; // Default: 8'h01
		this->PM_CAP_NEXTPTR = PM_CAP_NEXTPTR; // Default: 8'h48
		this->PM_CAP_ON = PM_CAP_ON; // Default: "TRUE"
		this->PM_CAP_PMESUPPORT = PM_CAP_PMESUPPORT; // Default: 5'h0F
		this->PM_CAP_PME_CLOCK = PM_CAP_PME_CLOCK; // Default: "FALSE"
		this->PM_CAP_RSVD_04 = PM_CAP_RSVD_04; // Default: 0
		this->PM_CAP_VERSION = PM_CAP_VERSION; // Default: 3
		this->PM_CSR_B2B3 = PM_CSR_B2B3; // Default: "FALSE"
		this->PM_CSR_BPCCEN = PM_CSR_BPCCEN; // Default: "FALSE"
		this->PM_CSR_NOSOFTRST = PM_CSR_NOSOFTRST; // Default: "TRUE"
		this->PM_DATA0 = PM_DATA0; // Default: 8'h01
		this->PM_DATA1 = PM_DATA1; // Default: 8'h01
		this->PM_DATA2 = PM_DATA2; // Default: 8'h01
		this->PM_DATA3 = PM_DATA3; // Default: 8'h01
		this->PM_DATA4 = PM_DATA4; // Default: 8'h01
		this->PM_DATA5 = PM_DATA5; // Default: 8'h01
		this->PM_DATA6 = PM_DATA6; // Default: 8'h01
		this->PM_DATA7 = PM_DATA7; // Default: 8'h01
		this->PM_DATA_SCALE0 = PM_DATA_SCALE0; // Default: 2'h1
		this->PM_DATA_SCALE1 = PM_DATA_SCALE1; // Default: 2'h1
		this->PM_DATA_SCALE2 = PM_DATA_SCALE2; // Default: 2'h1
		this->PM_DATA_SCALE3 = PM_DATA_SCALE3; // Default: 2'h1
		this->PM_DATA_SCALE4 = PM_DATA_SCALE4; // Default: 2'h1
		this->PM_DATA_SCALE5 = PM_DATA_SCALE5; // Default: 2'h1
		this->PM_DATA_SCALE6 = PM_DATA_SCALE6; // Default: 2'h1
		this->PM_DATA_SCALE7 = PM_DATA_SCALE7; // Default: 2'h1
		this->PM_MF = PM_MF; // Default: "FALSE"
		this->RBAR_BASE_PTR = RBAR_BASE_PTR; // Default: 12'h178
		this->RBAR_CAP_CONTROL_ENCODEDBAR0 = RBAR_CAP_CONTROL_ENCODEDBAR0; // Default: 5'h00
		this->RBAR_CAP_CONTROL_ENCODEDBAR1 = RBAR_CAP_CONTROL_ENCODEDBAR1; // Default: 5'h00
		this->RBAR_CAP_CONTROL_ENCODEDBAR2 = RBAR_CAP_CONTROL_ENCODEDBAR2; // Default: 5'h00
		this->RBAR_CAP_CONTROL_ENCODEDBAR3 = RBAR_CAP_CONTROL_ENCODEDBAR3; // Default: 5'h00
		this->RBAR_CAP_CONTROL_ENCODEDBAR4 = RBAR_CAP_CONTROL_ENCODEDBAR4; // Default: 5'h00
		this->RBAR_CAP_CONTROL_ENCODEDBAR5 = RBAR_CAP_CONTROL_ENCODEDBAR5; // Default: 5'h00
		this->RBAR_CAP_ID = RBAR_CAP_ID; // Default: 16'h0015
		this->RBAR_CAP_INDEX0 = RBAR_CAP_INDEX0; // Default: 3'h0
		this->RBAR_CAP_INDEX1 = RBAR_CAP_INDEX1; // Default: 3'h0
		this->RBAR_CAP_INDEX2 = RBAR_CAP_INDEX2; // Default: 3'h0
		this->RBAR_CAP_INDEX3 = RBAR_CAP_INDEX3; // Default: 3'h0
		this->RBAR_CAP_INDEX4 = RBAR_CAP_INDEX4; // Default: 3'h0
		this->RBAR_CAP_INDEX5 = RBAR_CAP_INDEX5; // Default: 3'h0
		this->RBAR_CAP_NEXTPTR = RBAR_CAP_NEXTPTR; // Default: 12'h000
		this->RBAR_CAP_ON = RBAR_CAP_ON; // Default: "FALSE"
		this->RBAR_CAP_SUP0 = RBAR_CAP_SUP0; // Default: 32'h00000000
		this->RBAR_CAP_SUP1 = RBAR_CAP_SUP1; // Default: 32'h00000000
		this->RBAR_CAP_SUP2 = RBAR_CAP_SUP2; // Default: 32'h00000000
		this->RBAR_CAP_SUP3 = RBAR_CAP_SUP3; // Default: 32'h00000000
		this->RBAR_CAP_SUP4 = RBAR_CAP_SUP4; // Default: 32'h00000000
		this->RBAR_CAP_SUP5 = RBAR_CAP_SUP5; // Default: 32'h00000000
		this->RBAR_CAP_VERSION = RBAR_CAP_VERSION; // Default: 4'h1
		this->RBAR_NUM = RBAR_NUM; // Default: 3'h1
		this->RECRC_CHK = RECRC_CHK; // Default: 0
		this->RECRC_CHK_TRIM = RECRC_CHK_TRIM; // Default: "FALSE"
		this->ROOT_CAP_CRS_SW_VISIBILITY = ROOT_CAP_CRS_SW_VISIBILITY; // Default: "FALSE"
		this->RP_AUTO_SPD = RP_AUTO_SPD; // Default: 2'h1
		this->RP_AUTO_SPD_LOOPCNT = RP_AUTO_SPD_LOOPCNT; // Default: 5'h1F
		this->SELECT_DLL_IF = SELECT_DLL_IF; // Default: "FALSE"
		this->SIM_VERSION = SIM_VERSION; // Default: "1.0"
		this->SLOT_CAP_ATT_BUTTON_PRESENT = SLOT_CAP_ATT_BUTTON_PRESENT; // Default: "FALSE"
		this->SLOT_CAP_ATT_INDICATOR_PRESENT = SLOT_CAP_ATT_INDICATOR_PRESENT; // Default: "FALSE"
		this->SLOT_CAP_ELEC_INTERLOCK_PRESENT = SLOT_CAP_ELEC_INTERLOCK_PRESENT; // Default: "FALSE"
		this->SLOT_CAP_HOTPLUG_CAPABLE = SLOT_CAP_HOTPLUG_CAPABLE; // Default: "FALSE"
		this->SLOT_CAP_HOTPLUG_SURPRISE = SLOT_CAP_HOTPLUG_SURPRISE; // Default: "FALSE"
		this->SLOT_CAP_MRL_SENSOR_PRESENT = SLOT_CAP_MRL_SENSOR_PRESENT; // Default: "FALSE"
		this->SLOT_CAP_NO_CMD_COMPLETED_SUPPORT = SLOT_CAP_NO_CMD_COMPLETED_SUPPORT; // Default: "FALSE"
		this->SLOT_CAP_PHYSICAL_SLOT_NUM = SLOT_CAP_PHYSICAL_SLOT_NUM; // Default: 13'h0000
		this->SLOT_CAP_POWER_CONTROLLER_PRESENT = SLOT_CAP_POWER_CONTROLLER_PRESENT; // Default: "FALSE"
		this->SLOT_CAP_POWER_INDICATOR_PRESENT = SLOT_CAP_POWER_INDICATOR_PRESENT; // Default: "FALSE"
		this->SLOT_CAP_SLOT_POWER_LIMIT_SCALE = SLOT_CAP_SLOT_POWER_LIMIT_SCALE; // Default: 0
		this->SLOT_CAP_SLOT_POWER_LIMIT_VALUE = SLOT_CAP_SLOT_POWER_LIMIT_VALUE; // Default: 8'h00
		this->SPARE_BIT0 = SPARE_BIT0; // Default: 0
		this->SPARE_BIT1 = SPARE_BIT1; // Default: 0
		this->SPARE_BIT2 = SPARE_BIT2; // Default: 0
		this->SPARE_BIT3 = SPARE_BIT3; // Default: 0
		this->SPARE_BIT4 = SPARE_BIT4; // Default: 0
		this->SPARE_BIT5 = SPARE_BIT5; // Default: 0
		this->SPARE_BIT6 = SPARE_BIT6; // Default: 0
		this->SPARE_BIT7 = SPARE_BIT7; // Default: 0
		this->SPARE_BIT8 = SPARE_BIT8; // Default: 0
		this->SPARE_BYTE0 = SPARE_BYTE0; // Default: 8'h00
		this->SPARE_BYTE1 = SPARE_BYTE1; // Default: 8'h00
		this->SPARE_BYTE2 = SPARE_BYTE2; // Default: 8'h00
		this->SPARE_BYTE3 = SPARE_BYTE3; // Default: 8'h00
		this->SPARE_WORD0 = SPARE_WORD0; // Default: 32'h00000000
		this->SPARE_WORD1 = SPARE_WORD1; // Default: 32'h00000000
		this->SPARE_WORD2 = SPARE_WORD2; // Default: 32'h00000000
		this->SPARE_WORD3 = SPARE_WORD3; // Default: 32'h00000000
		this->SSL_MESSAGE_AUTO = SSL_MESSAGE_AUTO; // Default: "FALSE"
		this->TECRC_EP_INV = TECRC_EP_INV; // Default: "FALSE"
		this->TL_RBYPASS = TL_RBYPASS; // Default: "FALSE"
		this->TL_RX_RAM_RADDR_LATENCY = TL_RX_RAM_RADDR_LATENCY; // Default: 0
		this->TL_RX_RAM_RDATA_LATENCY = TL_RX_RAM_RDATA_LATENCY; // Default: 2
		this->TL_RX_RAM_WRITE_LATENCY = TL_RX_RAM_WRITE_LATENCY; // Default: 0
		this->TL_TFC_DISABLE = TL_TFC_DISABLE; // Default: "FALSE"
		this->TL_TX_CHECKS_DISABLE = TL_TX_CHECKS_DISABLE; // Default: "FALSE"
		this->TL_TX_RAM_RADDR_LATENCY = TL_TX_RAM_RADDR_LATENCY; // Default: 0
		this->TL_TX_RAM_RDATA_LATENCY = TL_TX_RAM_RDATA_LATENCY; // Default: 2
		this->TL_TX_RAM_WRITE_LATENCY = TL_TX_RAM_WRITE_LATENCY; // Default: 0
		this->TRN_DW = TRN_DW; // Default: "FALSE"
		this->TRN_NP_FC = TRN_NP_FC; // Default: "FALSE"
		this->UPCONFIG_CAPABLE = UPCONFIG_CAPABLE; // Default: "TRUE"
		this->UPSTREAM_FACING = UPSTREAM_FACING; // Default: "TRUE"
		this->UR_ATOMIC = UR_ATOMIC; // Default: "TRUE"
		this->UR_CFG1 = UR_CFG1; // Default: "TRUE"
		this->UR_INV_REQ = UR_INV_REQ; // Default: "TRUE"
		this->UR_PRS_RESPONSE = UR_PRS_RESPONSE; // Default: "TRUE"
		this->USER_CLK2_DIV2 = USER_CLK2_DIV2; // Default: "FALSE"
		this->USER_CLK_FREQ = USER_CLK_FREQ; // Default: 3
		this->USE_RID_PINS = USE_RID_PINS; // Default: "FALSE"
		this->VC0_CPL_INFINITE = VC0_CPL_INFINITE; // Default: "TRUE"
		this->VC0_RX_RAM_LIMIT = VC0_RX_RAM_LIMIT; // Default: 13'h03FF
		this->VC0_TOTAL_CREDITS_CD = VC0_TOTAL_CREDITS_CD; // Default: 127
		this->VC0_TOTAL_CREDITS_CH = VC0_TOTAL_CREDITS_CH; // Default: 31
		this->VC0_TOTAL_CREDITS_NPD = VC0_TOTAL_CREDITS_NPD; // Default: 24
		this->VC0_TOTAL_CREDITS_NPH = VC0_TOTAL_CREDITS_NPH; // Default: 12
		this->VC0_TOTAL_CREDITS_PD = VC0_TOTAL_CREDITS_PD; // Default: 288
		this->VC0_TOTAL_CREDITS_PH = VC0_TOTAL_CREDITS_PH; // Default: 32
		this->VC0_TX_LASTPACKET = VC0_TX_LASTPACKET; // Default: 31
		this->VC_BASE_PTR = VC_BASE_PTR; // Default: 12'h10C
		this->VC_CAP_ID = VC_CAP_ID; // Default: 16'h0002
		this->VC_CAP_NEXTPTR = VC_CAP_NEXTPTR; // Default: 12'h000
		this->VC_CAP_ON = VC_CAP_ON; // Default: "FALSE"
		this->VC_CAP_REJECT_SNOOP_TRANSACTIONS = VC_CAP_REJECT_SNOOP_TRANSACTIONS; // Default: "FALSE"
		this->VC_CAP_VERSION = VC_CAP_VERSION; // Default: 4'h1
		this->VSEC_BASE_PTR = VSEC_BASE_PTR; // Default: 12'h128
		this->VSEC_CAP_HDR_ID = VSEC_CAP_HDR_ID; // Default: 16'h1234
		this->VSEC_CAP_HDR_LENGTH = VSEC_CAP_HDR_LENGTH; // Default: 12'h018
		this->VSEC_CAP_HDR_REVISION = VSEC_CAP_HDR_REVISION; // Default: 4'h1
		this->VSEC_CAP_ID = VSEC_CAP_ID; // Default: 16'h000B
		this->VSEC_CAP_IS_LINK_VISIBLE = VSEC_CAP_IS_LINK_VISIBLE; // Default: "TRUE"
		this->VSEC_CAP_NEXTPTR = VSEC_CAP_NEXTPTR; // Default: 12'h140
		this->VSEC_CAP_ON = VSEC_CAP_ON; // Default: "FALSE"
		this->VSEC_CAP_VERSION = VSEC_CAP_VERSION; // Default: 4'h1
	//Verilog Ports in definition order:
		this->CFGAERECRCCHECKEN = CFGAERECRCCHECKEN; // OUTPUT
		this->CFGAERECRCGENEN = CFGAERECRCGENEN; // OUTPUT
		this->CFGAERROOTERRCORRERRRECEIVED = CFGAERROOTERRCORRERRRECEIVED; // OUTPUT
		this->CFGAERROOTERRCORRERRREPORTINGEN = CFGAERROOTERRCORRERRREPORTINGEN; // OUTPUT
		this->CFGAERROOTERRFATALERRRECEIVED = CFGAERROOTERRFATALERRRECEIVED; // OUTPUT
		this->CFGAERROOTERRFATALERRREPORTINGEN = CFGAERROOTERRFATALERRREPORTINGEN; // OUTPUT
		this->CFGAERROOTERRNONFATALERRRECEIVED = CFGAERROOTERRNONFATALERRRECEIVED; // OUTPUT
		this->CFGAERROOTERRNONFATALERRREPORTINGEN = CFGAERROOTERRNONFATALERRREPORTINGEN; // OUTPUT
		this->CFGBRIDGESERREN = CFGBRIDGESERREN; // OUTPUT
		this->CFGCOMMANDBUSMASTERENABLE = CFGCOMMANDBUSMASTERENABLE; // OUTPUT
		this->CFGCOMMANDINTERRUPTDISABLE = CFGCOMMANDINTERRUPTDISABLE; // OUTPUT
		this->CFGCOMMANDIOENABLE = CFGCOMMANDIOENABLE; // OUTPUT
		this->CFGCOMMANDMEMENABLE = CFGCOMMANDMEMENABLE; // OUTPUT
		this->CFGCOMMANDSERREN = CFGCOMMANDSERREN; // OUTPUT
		this->CFGDEVCONTROL2ARIFORWARDEN = CFGDEVCONTROL2ARIFORWARDEN; // OUTPUT
		this->CFGDEVCONTROL2ATOMICEGRESSBLOCK = CFGDEVCONTROL2ATOMICEGRESSBLOCK; // OUTPUT
		this->CFGDEVCONTROL2ATOMICREQUESTEREN = CFGDEVCONTROL2ATOMICREQUESTEREN; // OUTPUT
		this->CFGDEVCONTROL2CPLTIMEOUTDIS = CFGDEVCONTROL2CPLTIMEOUTDIS; // OUTPUT
		this->CFGDEVCONTROL2CPLTIMEOUTVAL = CFGDEVCONTROL2CPLTIMEOUTVAL; // OUTPUT
		this->CFGDEVCONTROL2IDOCPLEN = CFGDEVCONTROL2IDOCPLEN; // OUTPUT
		this->CFGDEVCONTROL2IDOREQEN = CFGDEVCONTROL2IDOREQEN; // OUTPUT
		this->CFGDEVCONTROL2LTREN = CFGDEVCONTROL2LTREN; // OUTPUT
		this->CFGDEVCONTROL2TLPPREFIXBLOCK = CFGDEVCONTROL2TLPPREFIXBLOCK; // OUTPUT
		this->CFGDEVCONTROLAUXPOWEREN = CFGDEVCONTROLAUXPOWEREN; // OUTPUT
		this->CFGDEVCONTROLCORRERRREPORTINGEN = CFGDEVCONTROLCORRERRREPORTINGEN; // OUTPUT
		this->CFGDEVCONTROLENABLERO = CFGDEVCONTROLENABLERO; // OUTPUT
		this->CFGDEVCONTROLEXTTAGEN = CFGDEVCONTROLEXTTAGEN; // OUTPUT
		this->CFGDEVCONTROLFATALERRREPORTINGEN = CFGDEVCONTROLFATALERRREPORTINGEN; // OUTPUT
		this->CFGDEVCONTROLMAXPAYLOAD = CFGDEVCONTROLMAXPAYLOAD; // OUTPUT
		this->CFGDEVCONTROLMAXREADREQ = CFGDEVCONTROLMAXREADREQ; // OUTPUT
		this->CFGDEVCONTROLNONFATALREPORTINGEN = CFGDEVCONTROLNONFATALREPORTINGEN; // OUTPUT
		this->CFGDEVCONTROLNOSNOOPEN = CFGDEVCONTROLNOSNOOPEN; // OUTPUT
		this->CFGDEVCONTROLPHANTOMEN = CFGDEVCONTROLPHANTOMEN; // OUTPUT
		this->CFGDEVCONTROLURERRREPORTINGEN = CFGDEVCONTROLURERRREPORTINGEN; // OUTPUT
		this->CFGDEVSTATUSCORRERRDETECTED = CFGDEVSTATUSCORRERRDETECTED; // OUTPUT
		this->CFGDEVSTATUSFATALERRDETECTED = CFGDEVSTATUSFATALERRDETECTED; // OUTPUT
		this->CFGDEVSTATUSNONFATALERRDETECTED = CFGDEVSTATUSNONFATALERRDETECTED; // OUTPUT
		this->CFGDEVSTATUSURDETECTED = CFGDEVSTATUSURDETECTED; // OUTPUT
		this->CFGERRAERHEADERLOGSETN = CFGERRAERHEADERLOGSETN; // OUTPUT
		this->CFGERRCPLRDYN = CFGERRCPLRDYN; // OUTPUT
		this->CFGINTERRUPTDO = CFGINTERRUPTDO; // OUTPUT
		this->CFGINTERRUPTMMENABLE = CFGINTERRUPTMMENABLE; // OUTPUT
		this->CFGINTERRUPTMSIENABLE = CFGINTERRUPTMSIENABLE; // OUTPUT
		this->CFGINTERRUPTMSIXENABLE = CFGINTERRUPTMSIXENABLE; // OUTPUT
		this->CFGINTERRUPTMSIXFM = CFGINTERRUPTMSIXFM; // OUTPUT
		this->CFGINTERRUPTRDYN = CFGINTERRUPTRDYN; // OUTPUT
		this->CFGLINKCONTROLASPMCONTROL = CFGLINKCONTROLASPMCONTROL; // OUTPUT
		this->CFGLINKCONTROLAUTOBANDWIDTHINTEN = CFGLINKCONTROLAUTOBANDWIDTHINTEN; // OUTPUT
		this->CFGLINKCONTROLBANDWIDTHINTEN = CFGLINKCONTROLBANDWIDTHINTEN; // OUTPUT
		this->CFGLINKCONTROLCLOCKPMEN = CFGLINKCONTROLCLOCKPMEN; // OUTPUT
		this->CFGLINKCONTROLCOMMONCLOCK = CFGLINKCONTROLCOMMONCLOCK; // OUTPUT
		this->CFGLINKCONTROLEXTENDEDSYNC = CFGLINKCONTROLEXTENDEDSYNC; // OUTPUT
		this->CFGLINKCONTROLHWAUTOWIDTHDIS = CFGLINKCONTROLHWAUTOWIDTHDIS; // OUTPUT
		this->CFGLINKCONTROLLINKDISABLE = CFGLINKCONTROLLINKDISABLE; // OUTPUT
		this->CFGLINKCONTROLRCB = CFGLINKCONTROLRCB; // OUTPUT
		this->CFGLINKCONTROLRETRAINLINK = CFGLINKCONTROLRETRAINLINK; // OUTPUT
		this->CFGLINKSTATUSAUTOBANDWIDTHSTATUS = CFGLINKSTATUSAUTOBANDWIDTHSTATUS; // OUTPUT
		this->CFGLINKSTATUSBANDWIDTHSTATUS = CFGLINKSTATUSBANDWIDTHSTATUS; // OUTPUT
		this->CFGLINKSTATUSCURRENTSPEED = CFGLINKSTATUSCURRENTSPEED; // OUTPUT
		this->CFGLINKSTATUSDLLACTIVE = CFGLINKSTATUSDLLACTIVE; // OUTPUT
		this->CFGLINKSTATUSLINKTRAINING = CFGLINKSTATUSLINKTRAINING; // OUTPUT
		this->CFGLINKSTATUSNEGOTIATEDWIDTH = CFGLINKSTATUSNEGOTIATEDWIDTH; // OUTPUT
		this->CFGMGMTDO = CFGMGMTDO; // OUTPUT
		this->CFGMGMTRDWRDONEN = CFGMGMTRDWRDONEN; // OUTPUT
		this->CFGMSGDATA = CFGMSGDATA; // OUTPUT
		this->CFGMSGRECEIVED = CFGMSGRECEIVED; // OUTPUT
		this->CFGMSGRECEIVEDASSERTINTA = CFGMSGRECEIVEDASSERTINTA; // OUTPUT
		this->CFGMSGRECEIVEDASSERTINTB = CFGMSGRECEIVEDASSERTINTB; // OUTPUT
		this->CFGMSGRECEIVEDASSERTINTC = CFGMSGRECEIVEDASSERTINTC; // OUTPUT
		this->CFGMSGRECEIVEDASSERTINTD = CFGMSGRECEIVEDASSERTINTD; // OUTPUT
		this->CFGMSGRECEIVEDDEASSERTINTA = CFGMSGRECEIVEDDEASSERTINTA; // OUTPUT
		this->CFGMSGRECEIVEDDEASSERTINTB = CFGMSGRECEIVEDDEASSERTINTB; // OUTPUT
		this->CFGMSGRECEIVEDDEASSERTINTC = CFGMSGRECEIVEDDEASSERTINTC; // OUTPUT
		this->CFGMSGRECEIVEDDEASSERTINTD = CFGMSGRECEIVEDDEASSERTINTD; // OUTPUT
		this->CFGMSGRECEIVEDERRCOR = CFGMSGRECEIVEDERRCOR; // OUTPUT
		this->CFGMSGRECEIVEDERRFATAL = CFGMSGRECEIVEDERRFATAL; // OUTPUT
		this->CFGMSGRECEIVEDERRNONFATAL = CFGMSGRECEIVEDERRNONFATAL; // OUTPUT
		this->CFGMSGRECEIVEDPMASNAK = CFGMSGRECEIVEDPMASNAK; // OUTPUT
		this->CFGMSGRECEIVEDPMETO = CFGMSGRECEIVEDPMETO; // OUTPUT
		this->CFGMSGRECEIVEDPMETOACK = CFGMSGRECEIVEDPMETOACK; // OUTPUT
		this->CFGMSGRECEIVEDPMPME = CFGMSGRECEIVEDPMPME; // OUTPUT
		this->CFGMSGRECEIVEDSETSLOTPOWERLIMIT = CFGMSGRECEIVEDSETSLOTPOWERLIMIT; // OUTPUT
		this->CFGMSGRECEIVEDUNLOCK = CFGMSGRECEIVEDUNLOCK; // OUTPUT
		this->CFGPCIELINKSTATE = CFGPCIELINKSTATE; // OUTPUT
		this->CFGPMCSRPMEEN = CFGPMCSRPMEEN; // OUTPUT
		this->CFGPMCSRPMESTATUS = CFGPMCSRPMESTATUS; // OUTPUT
		this->CFGPMCSRPOWERSTATE = CFGPMCSRPOWERSTATE; // OUTPUT
		this->CFGPMRCVASREQL1N = CFGPMRCVASREQL1N; // OUTPUT
		this->CFGPMRCVENTERL1N = CFGPMRCVENTERL1N; // OUTPUT
		this->CFGPMRCVENTERL23N = CFGPMRCVENTERL23N; // OUTPUT
		this->CFGPMRCVREQACKN = CFGPMRCVREQACKN; // OUTPUT
		this->CFGROOTCONTROLPMEINTEN = CFGROOTCONTROLPMEINTEN; // OUTPUT
		this->CFGROOTCONTROLSYSERRCORRERREN = CFGROOTCONTROLSYSERRCORRERREN; // OUTPUT
		this->CFGROOTCONTROLSYSERRFATALERREN = CFGROOTCONTROLSYSERRFATALERREN; // OUTPUT
		this->CFGROOTCONTROLSYSERRNONFATALERREN = CFGROOTCONTROLSYSERRNONFATALERREN; // OUTPUT
		this->CFGSLOTCONTROLELECTROMECHILCTLPULSE = CFGSLOTCONTROLELECTROMECHILCTLPULSE; // OUTPUT
		this->CFGTRANSACTION = CFGTRANSACTION; // OUTPUT
		this->CFGTRANSACTIONADDR = CFGTRANSACTIONADDR; // OUTPUT
		this->CFGTRANSACTIONTYPE = CFGTRANSACTIONTYPE; // OUTPUT
		this->CFGVCTCVCMAP = CFGVCTCVCMAP; // OUTPUT
		this->DBGSCLRA = DBGSCLRA; // OUTPUT
		this->DBGSCLRB = DBGSCLRB; // OUTPUT
		this->DBGSCLRC = DBGSCLRC; // OUTPUT
		this->DBGSCLRD = DBGSCLRD; // OUTPUT
		this->DBGSCLRE = DBGSCLRE; // OUTPUT
		this->DBGSCLRF = DBGSCLRF; // OUTPUT
		this->DBGSCLRG = DBGSCLRG; // OUTPUT
		this->DBGSCLRH = DBGSCLRH; // OUTPUT
		this->DBGSCLRI = DBGSCLRI; // OUTPUT
		this->DBGSCLRJ = DBGSCLRJ; // OUTPUT
		this->DBGSCLRK = DBGSCLRK; // OUTPUT
		this->DBGVECA = DBGVECA; // OUTPUT
		this->DBGVECB = DBGVECB; // OUTPUT
		this->DBGVECC = DBGVECC; // OUTPUT
		this->DRPDO = DRPDO; // OUTPUT
		this->DRPRDY = DRPRDY; // OUTPUT
		this->LL2BADDLLPERR = LL2BADDLLPERR; // OUTPUT
		this->LL2BADTLPERR = LL2BADTLPERR; // OUTPUT
		this->LL2LINKSTATUS = LL2LINKSTATUS; // OUTPUT
		this->LL2PROTOCOLERR = LL2PROTOCOLERR; // OUTPUT
		this->LL2RECEIVERERR = LL2RECEIVERERR; // OUTPUT
		this->LL2REPLAYROERR = LL2REPLAYROERR; // OUTPUT
		this->LL2REPLAYTOERR = LL2REPLAYTOERR; // OUTPUT
		this->LL2SUSPENDOK = LL2SUSPENDOK; // OUTPUT
		this->LL2TFCINIT1SEQ = LL2TFCINIT1SEQ; // OUTPUT
		this->LL2TFCINIT2SEQ = LL2TFCINIT2SEQ; // OUTPUT
		this->LL2TXIDLE = LL2TXIDLE; // OUTPUT
		this->LNKCLKEN = LNKCLKEN; // OUTPUT
		this->MIMRXRADDR = MIMRXRADDR; // OUTPUT
		this->MIMRXREN = MIMRXREN; // OUTPUT
		this->MIMRXWADDR = MIMRXWADDR; // OUTPUT
		this->MIMRXWDATA = MIMRXWDATA; // OUTPUT
		this->MIMRXWEN = MIMRXWEN; // OUTPUT
		this->MIMTXRADDR = MIMTXRADDR; // OUTPUT
		this->MIMTXREN = MIMTXREN; // OUTPUT
		this->MIMTXWADDR = MIMTXWADDR; // OUTPUT
		this->MIMTXWDATA = MIMTXWDATA; // OUTPUT
		this->MIMTXWEN = MIMTXWEN; // OUTPUT
		this->PIPERX0POLARITY = PIPERX0POLARITY; // OUTPUT
		this->PIPERX1POLARITY = PIPERX1POLARITY; // OUTPUT
		this->PIPERX2POLARITY = PIPERX2POLARITY; // OUTPUT
		this->PIPERX3POLARITY = PIPERX3POLARITY; // OUTPUT
		this->PIPERX4POLARITY = PIPERX4POLARITY; // OUTPUT
		this->PIPERX5POLARITY = PIPERX5POLARITY; // OUTPUT
		this->PIPERX6POLARITY = PIPERX6POLARITY; // OUTPUT
		this->PIPERX7POLARITY = PIPERX7POLARITY; // OUTPUT
		this->PIPETX0CHARISK = PIPETX0CHARISK; // OUTPUT
		this->PIPETX0COMPLIANCE = PIPETX0COMPLIANCE; // OUTPUT
		this->PIPETX0DATA = PIPETX0DATA; // OUTPUT
		this->PIPETX0ELECIDLE = PIPETX0ELECIDLE; // OUTPUT
		this->PIPETX0POWERDOWN = PIPETX0POWERDOWN; // OUTPUT
		this->PIPETX1CHARISK = PIPETX1CHARISK; // OUTPUT
		this->PIPETX1COMPLIANCE = PIPETX1COMPLIANCE; // OUTPUT
		this->PIPETX1DATA = PIPETX1DATA; // OUTPUT
		this->PIPETX1ELECIDLE = PIPETX1ELECIDLE; // OUTPUT
		this->PIPETX1POWERDOWN = PIPETX1POWERDOWN; // OUTPUT
		this->PIPETX2CHARISK = PIPETX2CHARISK; // OUTPUT
		this->PIPETX2COMPLIANCE = PIPETX2COMPLIANCE; // OUTPUT
		this->PIPETX2DATA = PIPETX2DATA; // OUTPUT
		this->PIPETX2ELECIDLE = PIPETX2ELECIDLE; // OUTPUT
		this->PIPETX2POWERDOWN = PIPETX2POWERDOWN; // OUTPUT
		this->PIPETX3CHARISK = PIPETX3CHARISK; // OUTPUT
		this->PIPETX3COMPLIANCE = PIPETX3COMPLIANCE; // OUTPUT
		this->PIPETX3DATA = PIPETX3DATA; // OUTPUT
		this->PIPETX3ELECIDLE = PIPETX3ELECIDLE; // OUTPUT
		this->PIPETX3POWERDOWN = PIPETX3POWERDOWN; // OUTPUT
		this->PIPETX4CHARISK = PIPETX4CHARISK; // OUTPUT
		this->PIPETX4COMPLIANCE = PIPETX4COMPLIANCE; // OUTPUT
		this->PIPETX4DATA = PIPETX4DATA; // OUTPUT
		this->PIPETX4ELECIDLE = PIPETX4ELECIDLE; // OUTPUT
		this->PIPETX4POWERDOWN = PIPETX4POWERDOWN; // OUTPUT
		this->PIPETX5CHARISK = PIPETX5CHARISK; // OUTPUT
		this->PIPETX5COMPLIANCE = PIPETX5COMPLIANCE; // OUTPUT
		this->PIPETX5DATA = PIPETX5DATA; // OUTPUT
		this->PIPETX5ELECIDLE = PIPETX5ELECIDLE; // OUTPUT
		this->PIPETX5POWERDOWN = PIPETX5POWERDOWN; // OUTPUT
		this->PIPETX6CHARISK = PIPETX6CHARISK; // OUTPUT
		this->PIPETX6COMPLIANCE = PIPETX6COMPLIANCE; // OUTPUT
		this->PIPETX6DATA = PIPETX6DATA; // OUTPUT
		this->PIPETX6ELECIDLE = PIPETX6ELECIDLE; // OUTPUT
		this->PIPETX6POWERDOWN = PIPETX6POWERDOWN; // OUTPUT
		this->PIPETX7CHARISK = PIPETX7CHARISK; // OUTPUT
		this->PIPETX7COMPLIANCE = PIPETX7COMPLIANCE; // OUTPUT
		this->PIPETX7DATA = PIPETX7DATA; // OUTPUT
		this->PIPETX7ELECIDLE = PIPETX7ELECIDLE; // OUTPUT
		this->PIPETX7POWERDOWN = PIPETX7POWERDOWN; // OUTPUT
		this->PIPETXDEEMPH = PIPETXDEEMPH; // OUTPUT
		this->PIPETXMARGIN = PIPETXMARGIN; // OUTPUT
		this->PIPETXRATE = PIPETXRATE; // OUTPUT
		this->PIPETXRCVRDET = PIPETXRCVRDET; // OUTPUT
		this->PIPETXRESET = PIPETXRESET; // OUTPUT
		this->PL2L0REQ = PL2L0REQ; // OUTPUT
		this->PL2LINKUP = PL2LINKUP; // OUTPUT
		this->PL2RECEIVERERR = PL2RECEIVERERR; // OUTPUT
		this->PL2RECOVERY = PL2RECOVERY; // OUTPUT
		this->PL2RXELECIDLE = PL2RXELECIDLE; // OUTPUT
		this->PL2RXPMSTATE = PL2RXPMSTATE; // OUTPUT
		this->PL2SUSPENDOK = PL2SUSPENDOK; // OUTPUT
		this->PLDBGVEC = PLDBGVEC; // OUTPUT
		this->PLDIRECTEDCHANGEDONE = PLDIRECTEDCHANGEDONE; // OUTPUT
		this->PLINITIALLINKWIDTH = PLINITIALLINKWIDTH; // OUTPUT
		this->PLLANEREVERSALMODE = PLLANEREVERSALMODE; // OUTPUT
		this->PLLINKGEN2CAP = PLLINKGEN2CAP; // OUTPUT
		this->PLLINKPARTNERGEN2SUPPORTED = PLLINKPARTNERGEN2SUPPORTED; // OUTPUT
		this->PLLINKUPCFGCAP = PLLINKUPCFGCAP; // OUTPUT
		this->PLLTSSMSTATE = PLLTSSMSTATE; // OUTPUT
		this->PLPHYLNKUPN = PLPHYLNKUPN; // OUTPUT
		this->PLRECEIVEDHOTRST = PLRECEIVEDHOTRST; // OUTPUT
		this->PLRXPMSTATE = PLRXPMSTATE; // OUTPUT
		this->PLSELLNKRATE = PLSELLNKRATE; // OUTPUT
		this->PLSELLNKWIDTH = PLSELLNKWIDTH; // OUTPUT
		this->PLTXPMSTATE = PLTXPMSTATE; // OUTPUT
		this->RECEIVEDFUNCLVLRSTN = RECEIVEDFUNCLVLRSTN; // OUTPUT
		this->TL2ASPMSUSPENDCREDITCHECKOK = TL2ASPMSUSPENDCREDITCHECKOK; // OUTPUT
		this->TL2ASPMSUSPENDREQ = TL2ASPMSUSPENDREQ; // OUTPUT
		this->TL2ERRFCPE = TL2ERRFCPE; // OUTPUT
		this->TL2ERRHDR = TL2ERRHDR; // OUTPUT
		this->TL2ERRMALFORMED = TL2ERRMALFORMED; // OUTPUT
		this->TL2ERRRXOVERFLOW = TL2ERRRXOVERFLOW; // OUTPUT
		this->TL2PPMSUSPENDOK = TL2PPMSUSPENDOK; // OUTPUT
		this->TRNFCCPLD = TRNFCCPLD; // OUTPUT
		this->TRNFCCPLH = TRNFCCPLH; // OUTPUT
		this->TRNFCNPD = TRNFCNPD; // OUTPUT
		this->TRNFCNPH = TRNFCNPH; // OUTPUT
		this->TRNFCPD = TRNFCPD; // OUTPUT
		this->TRNFCPH = TRNFCPH; // OUTPUT
		this->TRNLNKUP = TRNLNKUP; // OUTPUT
		this->TRNRBARHIT = TRNRBARHIT; // OUTPUT
		this->TRNRD = TRNRD; // OUTPUT
		this->TRNRDLLPDATA = TRNRDLLPDATA; // OUTPUT
		this->TRNRDLLPSRCRDY = TRNRDLLPSRCRDY; // OUTPUT
		this->TRNRECRCERR = TRNRECRCERR; // OUTPUT
		this->TRNREOF = TRNREOF; // OUTPUT
		this->TRNRERRFWD = TRNRERRFWD; // OUTPUT
		this->TRNRREM = TRNRREM; // OUTPUT
		this->TRNRSOF = TRNRSOF; // OUTPUT
		this->TRNRSRCDSC = TRNRSRCDSC; // OUTPUT
		this->TRNRSRCRDY = TRNRSRCRDY; // OUTPUT
		this->TRNTBUFAV = TRNTBUFAV; // OUTPUT
		this->TRNTCFGREQ = TRNTCFGREQ; // OUTPUT
		this->TRNTDLLPDSTRDY = TRNTDLLPDSTRDY; // OUTPUT
		this->TRNTDSTRDY = TRNTDSTRDY; // OUTPUT
		this->TRNTERRDROP = TRNTERRDROP; // OUTPUT
		this->USERRSTN = USERRSTN; // OUTPUT
		this->CFGAERINTERRUPTMSGNUM = CFGAERINTERRUPTMSGNUM; // INPUT
		this->CFGDEVID = CFGDEVID; // INPUT
		this->CFGDSBUSNUMBER = CFGDSBUSNUMBER; // INPUT
		this->CFGDSDEVICENUMBER = CFGDSDEVICENUMBER; // INPUT
		this->CFGDSFUNCTIONNUMBER = CFGDSFUNCTIONNUMBER; // INPUT
		this->CFGDSN = CFGDSN; // INPUT
		this->CFGERRACSN = CFGERRACSN; // INPUT
		this->CFGERRAERHEADERLOG = CFGERRAERHEADERLOG; // INPUT
		this->CFGERRATOMICEGRESSBLOCKEDN = CFGERRATOMICEGRESSBLOCKEDN; // INPUT
		this->CFGERRCORN = CFGERRCORN; // INPUT
		this->CFGERRCPLABORTN = CFGERRCPLABORTN; // INPUT
		this->CFGERRCPLTIMEOUTN = CFGERRCPLTIMEOUTN; // INPUT
		this->CFGERRCPLUNEXPECTN = CFGERRCPLUNEXPECTN; // INPUT
		this->CFGERRECRCN = CFGERRECRCN; // INPUT
		this->CFGERRINTERNALCORN = CFGERRINTERNALCORN; // INPUT
		this->CFGERRINTERNALUNCORN = CFGERRINTERNALUNCORN; // INPUT
		this->CFGERRLOCKEDN = CFGERRLOCKEDN; // INPUT
		this->CFGERRMALFORMEDN = CFGERRMALFORMEDN; // INPUT
		this->CFGERRMCBLOCKEDN = CFGERRMCBLOCKEDN; // INPUT
		this->CFGERRNORECOVERYN = CFGERRNORECOVERYN; // INPUT
		this->CFGERRPOISONEDN = CFGERRPOISONEDN; // INPUT
		this->CFGERRPOSTEDN = CFGERRPOSTEDN; // INPUT
		this->CFGERRTLPCPLHEADER = CFGERRTLPCPLHEADER; // INPUT
		this->CFGERRURN = CFGERRURN; // INPUT
		this->CFGFORCECOMMONCLOCKOFF = CFGFORCECOMMONCLOCKOFF; // INPUT
		this->CFGFORCEEXTENDEDSYNCON = CFGFORCEEXTENDEDSYNCON; // INPUT
		this->CFGFORCEMPS = CFGFORCEMPS; // INPUT
		this->CFGINTERRUPTASSERTN = CFGINTERRUPTASSERTN; // INPUT
		this->CFGINTERRUPTDI = CFGINTERRUPTDI; // INPUT
		this->CFGINTERRUPTN = CFGINTERRUPTN; // INPUT
		this->CFGINTERRUPTSTATN = CFGINTERRUPTSTATN; // INPUT
		this->CFGMGMTBYTEENN = CFGMGMTBYTEENN; // INPUT
		this->CFGMGMTDI = CFGMGMTDI; // INPUT
		this->CFGMGMTDWADDR = CFGMGMTDWADDR; // INPUT
		this->CFGMGMTRDENN = CFGMGMTRDENN; // INPUT
		this->CFGMGMTWRENN = CFGMGMTWRENN; // INPUT
		this->CFGMGMTWRREADONLYN = CFGMGMTWRREADONLYN; // INPUT
		this->CFGMGMTWRRW1CASRWN = CFGMGMTWRRW1CASRWN; // INPUT
		this->CFGPCIECAPINTERRUPTMSGNUM = CFGPCIECAPINTERRUPTMSGNUM; // INPUT
		this->CFGPMFORCESTATE = CFGPMFORCESTATE; // INPUT
		this->CFGPMFORCESTATEENN = CFGPMFORCESTATEENN; // INPUT
		this->CFGPMHALTASPML0SN = CFGPMHALTASPML0SN; // INPUT
		this->CFGPMHALTASPML1N = CFGPMHALTASPML1N; // INPUT
		this->CFGPMSENDPMETON = CFGPMSENDPMETON; // INPUT
		this->CFGPMTURNOFFOKN = CFGPMTURNOFFOKN; // INPUT
		this->CFGPMWAKEN = CFGPMWAKEN; // INPUT
		this->CFGPORTNUMBER = CFGPORTNUMBER; // INPUT
		this->CFGREVID = CFGREVID; // INPUT
		this->CFGSUBSYSID = CFGSUBSYSID; // INPUT
		this->CFGSUBSYSVENDID = CFGSUBSYSVENDID; // INPUT
		this->CFGTRNPENDINGN = CFGTRNPENDINGN; // INPUT
		this->CFGVENDID = CFGVENDID; // INPUT
		this->CMRSTN = CMRSTN; // INPUT
		this->CMSTICKYRSTN = CMSTICKYRSTN; // INPUT
		this->DBGMODE = DBGMODE; // INPUT
		this->DBGSUBMODE = DBGSUBMODE; // INPUT
		this->DLRSTN = DLRSTN; // INPUT
		this->DRPADDR = DRPADDR; // INPUT
		this->DRPCLK = DRPCLK; // INPUT
		this->DRPDI = DRPDI; // INPUT
		this->DRPEN = DRPEN; // INPUT
		this->DRPWE = DRPWE; // INPUT
		this->FUNCLVLRSTN = FUNCLVLRSTN; // INPUT
		this->LL2SENDASREQL1 = LL2SENDASREQL1; // INPUT
		this->LL2SENDENTERL1 = LL2SENDENTERL1; // INPUT
		this->LL2SENDENTERL23 = LL2SENDENTERL23; // INPUT
		this->LL2SENDPMACK = LL2SENDPMACK; // INPUT
		this->LL2SUSPENDNOW = LL2SUSPENDNOW; // INPUT
		this->LL2TLPRCV = LL2TLPRCV; // INPUT
		this->MIMRXRDATA = MIMRXRDATA; // INPUT
		this->MIMTXRDATA = MIMTXRDATA; // INPUT
		this->PIPECLK = PIPECLK; // INPUT
		this->PIPERX0CHANISALIGNED = PIPERX0CHANISALIGNED; // INPUT
		this->PIPERX0CHARISK = PIPERX0CHARISK; // INPUT
		this->PIPERX0DATA = PIPERX0DATA; // INPUT
		this->PIPERX0ELECIDLE = PIPERX0ELECIDLE; // INPUT
		this->PIPERX0PHYSTATUS = PIPERX0PHYSTATUS; // INPUT
		this->PIPERX0STATUS = PIPERX0STATUS; // INPUT
		this->PIPERX0VALID = PIPERX0VALID; // INPUT
		this->PIPERX1CHANISALIGNED = PIPERX1CHANISALIGNED; // INPUT
		this->PIPERX1CHARISK = PIPERX1CHARISK; // INPUT
		this->PIPERX1DATA = PIPERX1DATA; // INPUT
		this->PIPERX1ELECIDLE = PIPERX1ELECIDLE; // INPUT
		this->PIPERX1PHYSTATUS = PIPERX1PHYSTATUS; // INPUT
		this->PIPERX1STATUS = PIPERX1STATUS; // INPUT
		this->PIPERX1VALID = PIPERX1VALID; // INPUT
		this->PIPERX2CHANISALIGNED = PIPERX2CHANISALIGNED; // INPUT
		this->PIPERX2CHARISK = PIPERX2CHARISK; // INPUT
		this->PIPERX2DATA = PIPERX2DATA; // INPUT
		this->PIPERX2ELECIDLE = PIPERX2ELECIDLE; // INPUT
		this->PIPERX2PHYSTATUS = PIPERX2PHYSTATUS; // INPUT
		this->PIPERX2STATUS = PIPERX2STATUS; // INPUT
		this->PIPERX2VALID = PIPERX2VALID; // INPUT
		this->PIPERX3CHANISALIGNED = PIPERX3CHANISALIGNED; // INPUT
		this->PIPERX3CHARISK = PIPERX3CHARISK; // INPUT
		this->PIPERX3DATA = PIPERX3DATA; // INPUT
		this->PIPERX3ELECIDLE = PIPERX3ELECIDLE; // INPUT
		this->PIPERX3PHYSTATUS = PIPERX3PHYSTATUS; // INPUT
		this->PIPERX3STATUS = PIPERX3STATUS; // INPUT
		this->PIPERX3VALID = PIPERX3VALID; // INPUT
		this->PIPERX4CHANISALIGNED = PIPERX4CHANISALIGNED; // INPUT
		this->PIPERX4CHARISK = PIPERX4CHARISK; // INPUT
		this->PIPERX4DATA = PIPERX4DATA; // INPUT
		this->PIPERX4ELECIDLE = PIPERX4ELECIDLE; // INPUT
		this->PIPERX4PHYSTATUS = PIPERX4PHYSTATUS; // INPUT
		this->PIPERX4STATUS = PIPERX4STATUS; // INPUT
		this->PIPERX4VALID = PIPERX4VALID; // INPUT
		this->PIPERX5CHANISALIGNED = PIPERX5CHANISALIGNED; // INPUT
		this->PIPERX5CHARISK = PIPERX5CHARISK; // INPUT
		this->PIPERX5DATA = PIPERX5DATA; // INPUT
		this->PIPERX5ELECIDLE = PIPERX5ELECIDLE; // INPUT
		this->PIPERX5PHYSTATUS = PIPERX5PHYSTATUS; // INPUT
		this->PIPERX5STATUS = PIPERX5STATUS; // INPUT
		this->PIPERX5VALID = PIPERX5VALID; // INPUT
		this->PIPERX6CHANISALIGNED = PIPERX6CHANISALIGNED; // INPUT
		this->PIPERX6CHARISK = PIPERX6CHARISK; // INPUT
		this->PIPERX6DATA = PIPERX6DATA; // INPUT
		this->PIPERX6ELECIDLE = PIPERX6ELECIDLE; // INPUT
		this->PIPERX6PHYSTATUS = PIPERX6PHYSTATUS; // INPUT
		this->PIPERX6STATUS = PIPERX6STATUS; // INPUT
		this->PIPERX6VALID = PIPERX6VALID; // INPUT
		this->PIPERX7CHANISALIGNED = PIPERX7CHANISALIGNED; // INPUT
		this->PIPERX7CHARISK = PIPERX7CHARISK; // INPUT
		this->PIPERX7DATA = PIPERX7DATA; // INPUT
		this->PIPERX7ELECIDLE = PIPERX7ELECIDLE; // INPUT
		this->PIPERX7PHYSTATUS = PIPERX7PHYSTATUS; // INPUT
		this->PIPERX7STATUS = PIPERX7STATUS; // INPUT
		this->PIPERX7VALID = PIPERX7VALID; // INPUT
		this->PL2DIRECTEDLSTATE = PL2DIRECTEDLSTATE; // INPUT
		this->PLDBGMODE = PLDBGMODE; // INPUT
		this->PLDIRECTEDLINKAUTON = PLDIRECTEDLINKAUTON; // INPUT
		this->PLDIRECTEDLINKCHANGE = PLDIRECTEDLINKCHANGE; // INPUT
		this->PLDIRECTEDLINKSPEED = PLDIRECTEDLINKSPEED; // INPUT
		this->PLDIRECTEDLINKWIDTH = PLDIRECTEDLINKWIDTH; // INPUT
		this->PLDIRECTEDLTSSMNEW = PLDIRECTEDLTSSMNEW; // INPUT
		this->PLDIRECTEDLTSSMNEWVLD = PLDIRECTEDLTSSMNEWVLD; // INPUT
		this->PLDIRECTEDLTSSMSTALL = PLDIRECTEDLTSSMSTALL; // INPUT
		this->PLDOWNSTREAMDEEMPHSOURCE = PLDOWNSTREAMDEEMPHSOURCE; // INPUT
		this->PLRSTN = PLRSTN; // INPUT
		this->PLTRANSMITHOTRST = PLTRANSMITHOTRST; // INPUT
		this->PLUPSTREAMPREFERDEEMPH = PLUPSTREAMPREFERDEEMPH; // INPUT
		this->SYSRSTN = SYSRSTN; // INPUT
		this->TL2ASPMSUSPENDCREDITCHECK = TL2ASPMSUSPENDCREDITCHECK; // INPUT
		this->TL2PPMSUSPENDREQ = TL2PPMSUSPENDREQ; // INPUT
		this->TLRSTN = TLRSTN; // INPUT
		this->TRNFCSEL = TRNFCSEL; // INPUT
		this->TRNRDSTRDY = TRNRDSTRDY; // INPUT
		this->TRNRFCPRET = TRNRFCPRET; // INPUT
		this->TRNRNPOK = TRNRNPOK; // INPUT
		this->TRNRNPREQ = TRNRNPREQ; // INPUT
		this->TRNTCFGGNT = TRNTCFGGNT; // INPUT
		this->TRNTD = TRNTD; // INPUT
		this->TRNTDLLPDATA = TRNTDLLPDATA; // INPUT
		this->TRNTDLLPSRCRDY = TRNTDLLPSRCRDY; // INPUT
		this->TRNTECRCGEN = TRNTECRCGEN; // INPUT
		this->TRNTEOF = TRNTEOF; // INPUT
		this->TRNTERRFWD = TRNTERRFWD; // INPUT
		this->TRNTREM = TRNTREM; // INPUT
		this->TRNTSOF = TRNTSOF; // INPUT
		this->TRNTSRCDSC = TRNTSRCDSC; // INPUT
		this->TRNTSRCRDY = TRNTSRCRDY; // INPUT
		this->TRNTSTR = TRNTSTR; // INPUT
		this->USERCLK = USERCLK; // INPUT
		this->USERCLK2 = USERCLK2; // INPUT
	
		register_wait_on_event_nets();
	
	}
	
	void register_wait_on_event_nets(){
	// TODO
	}
	void calculate(int time){
	// TODO
	}
};


class prim_class_X_PLLE2_ADV{
	//Verilog Parameters:
	int BANDWIDTH;
	int COMPENSATION;
	int STARTUP_WAIT;
	int CLKOUT0_DIVIDE;
	int CLKOUT1_DIVIDE;
	int CLKOUT2_DIVIDE;
	int CLKOUT3_DIVIDE;
	int CLKOUT4_DIVIDE;
	int CLKOUT5_DIVIDE;
	int DIVCLK_DIVIDE;
	int CLKFBOUT_MULT;
	int CLKFBOUT_PHASE;
	int CLKIN1_PERIOD;
	int CLKIN2_PERIOD;
	int CLKOUT0_DUTY_CYCLE;
	int CLKOUT0_PHASE;
	int CLKOUT1_DUTY_CYCLE;
	int CLKOUT1_PHASE;
	int CLKOUT2_DUTY_CYCLE;
	int CLKOUT2_PHASE;
	int CLKOUT3_DUTY_CYCLE;
	int CLKOUT3_PHASE;
	int CLKOUT4_DUTY_CYCLE;
	int CLKOUT4_PHASE;
	int CLKOUT5_DUTY_CYCLE;
	int CLKOUT5_PHASE;
	int REF_JITTER1;
	int REF_JITTER2;
	int VCOCLK_FREQ_MAX;
	int VCOCLK_FREQ_MIN;
	int CLKIN_FREQ_MAX;
	int CLKIN_FREQ_MIN;
	int CLKPFD_FREQ_MAX;
	int CLKPFD_FREQ_MIN;
	int LOC;
	//Verilog Ports in definition order:
	NetFlow* CLKFBOUT; // OUTPUT
	NetFlow* CLKOUT0; // OUTPUT
	NetFlow* CLKOUT1; // OUTPUT
	NetFlow* CLKOUT2; // OUTPUT
	NetFlow* CLKOUT3; // OUTPUT
	NetFlow* CLKOUT4; // OUTPUT
	NetFlow* CLKOUT5; // OUTPUT
	NetFlow* DO; // OUTPUT
	NetFlow* DRDY; // OUTPUT
	NetFlow* LOCKED; // OUTPUT
	NetFlow* CLKFBIN; // INPUT
	NetFlow* CLKIN1; // INPUT
	NetFlow* CLKIN2; // INPUT
	NetFlow* CLKINSEL; // INPUT
	NetFlow* DADDR; // INPUT
	NetFlow* DCLK; // INPUT
	NetFlow* DEN; // INPUT
	NetFlow* DI; // INPUT
	NetFlow* DWE; // INPUT
	NetFlow* PWRDWN; // INPUT
	NetFlow* RST; // INPUT
	
	prim_class_X_PLLE2_ADV(
		//Verilog Parameters:
		int BANDWIDTH, // Default: "OPTIMIZED"
		int COMPENSATION, // Default: "ZHOLD"
		int STARTUP_WAIT, // Default: "FALSE"
		int CLKOUT0_DIVIDE, // Default: 1
		int CLKOUT1_DIVIDE, // Default: 1
		int CLKOUT2_DIVIDE, // Default: 1
		int CLKOUT3_DIVIDE, // Default: 1
		int CLKOUT4_DIVIDE, // Default: 1
		int CLKOUT5_DIVIDE, // Default: 1
		int DIVCLK_DIVIDE, // Default: 1
		int CLKFBOUT_MULT, // Default: 5
		int CLKFBOUT_PHASE, // Default: 0.000
		int CLKIN1_PERIOD, // Default: 0.000
		int CLKIN2_PERIOD, // Default: 0.000
		int CLKOUT0_DUTY_CYCLE, // Default: 0.500
		int CLKOUT0_PHASE, // Default: 0.000
		int CLKOUT1_DUTY_CYCLE, // Default: 0.500
		int CLKOUT1_PHASE, // Default: 0.000
		int CLKOUT2_DUTY_CYCLE, // Default: 0.500
		int CLKOUT2_PHASE, // Default: 0.000
		int CLKOUT3_DUTY_CYCLE, // Default: 0.500
		int CLKOUT3_PHASE, // Default: 0.000
		int CLKOUT4_DUTY_CYCLE, // Default: 0.500
		int CLKOUT4_PHASE, // Default: 0.000
		int CLKOUT5_DUTY_CYCLE, // Default: 0.500
		int CLKOUT5_PHASE, // Default: 0.000
		int REF_JITTER1, // Default: 0.010
		int REF_JITTER2, // Default: 0.010
		int VCOCLK_FREQ_MAX, // Default: 2133.000
		int VCOCLK_FREQ_MIN, // Default: 800.000
		int CLKIN_FREQ_MAX, // Default: 1066.000
		int CLKIN_FREQ_MIN, // Default: 19.000
		int CLKPFD_FREQ_MAX, // Default: 550.0
		int CLKPFD_FREQ_MIN, // Default: 19.0
		int LOC, // Default: "UNPLACED"
		//Verilog Ports in definition order:
		NetFlow* CLKFBOUT, // OUTPUT
		NetFlow* CLKOUT0, // OUTPUT
		NetFlow* CLKOUT1, // OUTPUT
		NetFlow* CLKOUT2, // OUTPUT
		NetFlow* CLKOUT3, // OUTPUT
		NetFlow* CLKOUT4, // OUTPUT
		NetFlow* CLKOUT5, // OUTPUT
		NetFlow* DO, // OUTPUT
		NetFlow* DRDY, // OUTPUT
		NetFlow* LOCKED, // OUTPUT
		NetFlow* CLKFBIN, // INPUT
		NetFlow* CLKIN1, // INPUT
		NetFlow* CLKIN2, // INPUT
		NetFlow* CLKINSEL, // INPUT
		NetFlow* DADDR, // INPUT
		NetFlow* DCLK, // INPUT
		NetFlow* DEN, // INPUT
		NetFlow* DI, // INPUT
		NetFlow* DWE, // INPUT
		NetFlow* PWRDWN, // INPUT
		NetFlow* RST // INPUT
		){
	
	// Assign parameters and ports: 
	//Verilog Parameters:
		this->BANDWIDTH = BANDWIDTH; // Default: "OPTIMIZED"
		this->COMPENSATION = COMPENSATION; // Default: "ZHOLD"
		this->STARTUP_WAIT = STARTUP_WAIT; // Default: "FALSE"
		this->CLKOUT0_DIVIDE = CLKOUT0_DIVIDE; // Default: 1
		this->CLKOUT1_DIVIDE = CLKOUT1_DIVIDE; // Default: 1
		this->CLKOUT2_DIVIDE = CLKOUT2_DIVIDE; // Default: 1
		this->CLKOUT3_DIVIDE = CLKOUT3_DIVIDE; // Default: 1
		this->CLKOUT4_DIVIDE = CLKOUT4_DIVIDE; // Default: 1
		this->CLKOUT5_DIVIDE = CLKOUT5_DIVIDE; // Default: 1
		this->DIVCLK_DIVIDE = DIVCLK_DIVIDE; // Default: 1
		this->CLKFBOUT_MULT = CLKFBOUT_MULT; // Default: 5
		this->CLKFBOUT_PHASE = CLKFBOUT_PHASE; // Default: 0.000
		this->CLKIN1_PERIOD = CLKIN1_PERIOD; // Default: 0.000
		this->CLKIN2_PERIOD = CLKIN2_PERIOD; // Default: 0.000
		this->CLKOUT0_DUTY_CYCLE = CLKOUT0_DUTY_CYCLE; // Default: 0.500
		this->CLKOUT0_PHASE = CLKOUT0_PHASE; // Default: 0.000
		this->CLKOUT1_DUTY_CYCLE = CLKOUT1_DUTY_CYCLE; // Default: 0.500
		this->CLKOUT1_PHASE = CLKOUT1_PHASE; // Default: 0.000
		this->CLKOUT2_DUTY_CYCLE = CLKOUT2_DUTY_CYCLE; // Default: 0.500
		this->CLKOUT2_PHASE = CLKOUT2_PHASE; // Default: 0.000
		this->CLKOUT3_DUTY_CYCLE = CLKOUT3_DUTY_CYCLE; // Default: 0.500
		this->CLKOUT3_PHASE = CLKOUT3_PHASE; // Default: 0.000
		this->CLKOUT4_DUTY_CYCLE = CLKOUT4_DUTY_CYCLE; // Default: 0.500
		this->CLKOUT4_PHASE = CLKOUT4_PHASE; // Default: 0.000
		this->CLKOUT5_DUTY_CYCLE = CLKOUT5_DUTY_CYCLE; // Default: 0.500
		this->CLKOUT5_PHASE = CLKOUT5_PHASE; // Default: 0.000
		this->REF_JITTER1 = REF_JITTER1; // Default: 0.010
		this->REF_JITTER2 = REF_JITTER2; // Default: 0.010
		this->VCOCLK_FREQ_MAX = VCOCLK_FREQ_MAX; // Default: 2133.000
		this->VCOCLK_FREQ_MIN = VCOCLK_FREQ_MIN; // Default: 800.000
		this->CLKIN_FREQ_MAX = CLKIN_FREQ_MAX; // Default: 1066.000
		this->CLKIN_FREQ_MIN = CLKIN_FREQ_MIN; // Default: 19.000
		this->CLKPFD_FREQ_MAX = CLKPFD_FREQ_MAX; // Default: 550.0
		this->CLKPFD_FREQ_MIN = CLKPFD_FREQ_MIN; // Default: 19.0
		this->LOC = LOC; // Default: "UNPLACED"
	//Verilog Ports in definition order:
		this->CLKFBOUT = CLKFBOUT; // OUTPUT
		this->CLKOUT0 = CLKOUT0; // OUTPUT
		this->CLKOUT1 = CLKOUT1; // OUTPUT
		this->CLKOUT2 = CLKOUT2; // OUTPUT
		this->CLKOUT3 = CLKOUT3; // OUTPUT
		this->CLKOUT4 = CLKOUT4; // OUTPUT
		this->CLKOUT5 = CLKOUT5; // OUTPUT
		this->DO = DO; // OUTPUT
		this->DRDY = DRDY; // OUTPUT
		this->LOCKED = LOCKED; // OUTPUT
		this->CLKFBIN = CLKFBIN; // INPUT
		this->CLKIN1 = CLKIN1; // INPUT
		this->CLKIN2 = CLKIN2; // INPUT
		this->CLKINSEL = CLKINSEL; // INPUT
		this->DADDR = DADDR; // INPUT
		this->DCLK = DCLK; // INPUT
		this->DEN = DEN; // INPUT
		this->DI = DI; // INPUT
		this->DWE = DWE; // INPUT
		this->PWRDWN = PWRDWN; // INPUT
		this->RST = RST; // INPUT
	
		register_wait_on_event_nets();
	
	}
	
	void register_wait_on_event_nets(){
	// TODO
	}
	void calculate(int time){
	// TODO
	}
};


class prim_class_X_PMCD{
	//Verilog Parameters:
	int EN_REL;
	int RST_DEASSERT_CLK;
	int LOC;
	//Verilog Ports in definition order:
	NetFlow* CLKA1; // OUTPUT
	NetFlow* CLKA1D2; // OUTPUT
	NetFlow* CLKA1D4; // OUTPUT
	NetFlow* CLKA1D8; // OUTPUT
	NetFlow* CLKB1; // OUTPUT
	NetFlow* CLKC1; // OUTPUT
	NetFlow* CLKD1; // OUTPUT
	NetFlow* CLKA; // INPUT
	NetFlow* CLKB; // INPUT
	NetFlow* CLKC; // INPUT
	NetFlow* CLKD; // INPUT
	NetFlow* REL; // INPUT
	NetFlow* RST; // INPUT
	
	prim_class_X_PMCD(
		//Verilog Parameters:
		int EN_REL, // Default: "FALSE"
		int RST_DEASSERT_CLK, // Default: "CLKA"
		int LOC, // Default: "UNPLACED"
		//Verilog Ports in definition order:
		NetFlow* CLKA1, // OUTPUT
		NetFlow* CLKA1D2, // OUTPUT
		NetFlow* CLKA1D4, // OUTPUT
		NetFlow* CLKA1D8, // OUTPUT
		NetFlow* CLKB1, // OUTPUT
		NetFlow* CLKC1, // OUTPUT
		NetFlow* CLKD1, // OUTPUT
		NetFlow* CLKA, // INPUT
		NetFlow* CLKB, // INPUT
		NetFlow* CLKC, // INPUT
		NetFlow* CLKD, // INPUT
		NetFlow* REL, // INPUT
		NetFlow* RST // INPUT
		){
	
	// Assign parameters and ports: 
	//Verilog Parameters:
		this->EN_REL = EN_REL; // Default: "FALSE"
		this->RST_DEASSERT_CLK = RST_DEASSERT_CLK; // Default: "CLKA"
		this->LOC = LOC; // Default: "UNPLACED"
	//Verilog Ports in definition order:
		this->CLKA1 = CLKA1; // OUTPUT
		this->CLKA1D2 = CLKA1D2; // OUTPUT
		this->CLKA1D4 = CLKA1D4; // OUTPUT
		this->CLKA1D8 = CLKA1D8; // OUTPUT
		this->CLKB1 = CLKB1; // OUTPUT
		this->CLKC1 = CLKC1; // OUTPUT
		this->CLKD1 = CLKD1; // OUTPUT
		this->CLKA = CLKA; // INPUT
		this->CLKB = CLKB; // INPUT
		this->CLKC = CLKC; // INPUT
		this->CLKD = CLKD; // INPUT
		this->REL = REL; // INPUT
		this->RST = RST; // INPUT
	
		register_wait_on_event_nets();
	
	}
	
	void register_wait_on_event_nets(){
	// TODO
	}
	void calculate(int time){
	// TODO
	}
};


class prim_class_X_POST_CRC_INTERNAL{
	//Verilog Parameters:
	//Verilog Ports in definition order:
	NetFlow* CRCERROR; // OUTPUT
	
	prim_class_X_POST_CRC_INTERNAL(
		//Verilog Parameters:
		//Verilog Ports in definition order:
		NetFlow* CRCERROR // OUTPUT
		){
	
	// Assign parameters and ports: 
	//Verilog Parameters:
	//Verilog Ports in definition order:
		this->CRCERROR = CRCERROR; // OUTPUT
	
		register_wait_on_event_nets();
	
	}
	
	void register_wait_on_event_nets(){
	// TODO
	}
	void calculate(int time){
	// TODO
	}
};


class prim_class_X_PLL_ADV{
	//Verilog Parameters:
	int BANDWIDTH;
	int CLK_FEEDBACK;
	int CLKFBOUT_DESKEW_ADJUST;
	int CLKOUT0_DESKEW_ADJUST;
	int CLKOUT1_DESKEW_ADJUST;
	int CLKOUT2_DESKEW_ADJUST;
	int CLKOUT3_DESKEW_ADJUST;
	int CLKOUT4_DESKEW_ADJUST;
	int CLKOUT5_DESKEW_ADJUST;
	int CLKFBOUT_MULT;
	int CLKFBOUT_PHASE;
	int CLKIN1_PERIOD;
	int CLKIN2_PERIOD;
	int CLKOUT0_DIVIDE;
	int CLKOUT0_DUTY_CYCLE;
	int CLKOUT0_PHASE;
	int CLKOUT1_DIVIDE;
	int CLKOUT1_DUTY_CYCLE;
	int CLKOUT1_PHASE;
	int CLKOUT2_DIVIDE;
	int CLKOUT2_DUTY_CYCLE;
	int CLKOUT2_PHASE;
	int CLKOUT3_DIVIDE;
	int CLKOUT3_DUTY_CYCLE;
	int CLKOUT3_PHASE;
	int CLKOUT4_DIVIDE;
	int CLKOUT4_DUTY_CYCLE;
	int CLKOUT4_PHASE;
	int CLKOUT5_DIVIDE;
	int CLKOUT5_DUTY_CYCLE;
	int CLKOUT5_PHASE;
	int COMPENSATION;
	int DIVCLK_DIVIDE;
	int EN_REL;
	int PLL_PMCD_MODE;
	int REF_JITTER;
	int RESET_ON_LOSS_OF_LOCK;
	int RST_DEASSERT_CLK;
	int SIM_DEVICE;
	int LOC;
	int VCOCLK_FREQ_MAX;
	int VCOCLK_FREQ_MIN;
	int CLKIN_FREQ_MAX;
	int CLKIN_FREQ_MIN;
	int CLKPFD_FREQ_MAX;
	int CLKPFD_FREQ_MIN;
	//Verilog Ports in definition order:
	NetFlow* CLKFBDCM; // OUTPUT
	NetFlow* CLKFBOUT; // OUTPUT
	NetFlow* CLKOUT0; // OUTPUT
	NetFlow* CLKOUT1; // OUTPUT
	NetFlow* CLKOUT2; // OUTPUT
	NetFlow* CLKOUT3; // OUTPUT
	NetFlow* CLKOUT4; // OUTPUT
	NetFlow* CLKOUT5; // OUTPUT
	NetFlow* CLKOUTDCM0; // OUTPUT
	NetFlow* CLKOUTDCM1; // OUTPUT
	NetFlow* CLKOUTDCM2; // OUTPUT
	NetFlow* CLKOUTDCM3; // OUTPUT
	NetFlow* CLKOUTDCM4; // OUTPUT
	NetFlow* CLKOUTDCM5; // OUTPUT
	NetFlow* DO; // OUTPUT
	NetFlow* DRDY; // OUTPUT
	NetFlow* LOCKED; // OUTPUT
	NetFlow* CLKFBIN; // INPUT
	NetFlow* CLKIN1; // INPUT
	NetFlow* CLKIN2; // INPUT
	NetFlow* CLKINSEL; // INPUT
	NetFlow* DADDR; // INPUT
	NetFlow* DCLK; // INPUT
	NetFlow* DEN; // INPUT
	NetFlow* DI; // INPUT
	NetFlow* DWE; // INPUT
	NetFlow* REL; // INPUT
	NetFlow* RST; // INPUT
	
	prim_class_X_PLL_ADV(
		//Verilog Parameters:
		int BANDWIDTH, // Default: "OPTIMIZED"
		int CLK_FEEDBACK, // Default: "CLKFBOUT"
		int CLKFBOUT_DESKEW_ADJUST, // Default: "NONE"
		int CLKOUT0_DESKEW_ADJUST, // Default: "NONE"
		int CLKOUT1_DESKEW_ADJUST, // Default: "NONE"
		int CLKOUT2_DESKEW_ADJUST, // Default: "NONE"
		int CLKOUT3_DESKEW_ADJUST, // Default: "NONE"
		int CLKOUT4_DESKEW_ADJUST, // Default: "NONE"
		int CLKOUT5_DESKEW_ADJUST, // Default: "NONE"
		int CLKFBOUT_MULT, // Default: 1
		int CLKFBOUT_PHASE, // Default: 0.0
		int CLKIN1_PERIOD, // Default: 0.000
		int CLKIN2_PERIOD, // Default: 0.000
		int CLKOUT0_DIVIDE, // Default: 1
		int CLKOUT0_DUTY_CYCLE, // Default: 0.5
		int CLKOUT0_PHASE, // Default: 0.0
		int CLKOUT1_DIVIDE, // Default: 1
		int CLKOUT1_DUTY_CYCLE, // Default: 0.5
		int CLKOUT1_PHASE, // Default: 0.0
		int CLKOUT2_DIVIDE, // Default: 1
		int CLKOUT2_DUTY_CYCLE, // Default: 0.5
		int CLKOUT2_PHASE, // Default: 0.0
		int CLKOUT3_DIVIDE, // Default: 1
		int CLKOUT3_DUTY_CYCLE, // Default: 0.5
		int CLKOUT3_PHASE, // Default: 0.0
		int CLKOUT4_DIVIDE, // Default: 1
		int CLKOUT4_DUTY_CYCLE, // Default: 0.5
		int CLKOUT4_PHASE, // Default: 0.0
		int CLKOUT5_DIVIDE, // Default: 1
		int CLKOUT5_DUTY_CYCLE, // Default: 0.5
		int CLKOUT5_PHASE, // Default: 0.0
		int COMPENSATION, // Default: "SYSTEM_SYNCHRONOUS"
		int DIVCLK_DIVIDE, // Default: 1
		int EN_REL, // Default: "FALSE"
		int PLL_PMCD_MODE, // Default: "FALSE"
		int REF_JITTER, // Default: 0.100
		int RESET_ON_LOSS_OF_LOCK, // Default: "FALSE"
		int RST_DEASSERT_CLK, // Default: "CLKIN1"
		int SIM_DEVICE, // Default: "VIRTEX5"
		int LOC, // Default: "UNPLACED"
		int VCOCLK_FREQ_MAX, // Default: 1440.0
		int VCOCLK_FREQ_MIN, // Default: 400.0
		int CLKIN_FREQ_MAX, // Default: 710.0
		int CLKIN_FREQ_MIN, // Default: 19.0
		int CLKPFD_FREQ_MAX, // Default: 550.0
		int CLKPFD_FREQ_MIN, // Default: 19.0
		//Verilog Ports in definition order:
		NetFlow* CLKFBDCM, // OUTPUT
		NetFlow* CLKFBOUT, // OUTPUT
		NetFlow* CLKOUT0, // OUTPUT
		NetFlow* CLKOUT1, // OUTPUT
		NetFlow* CLKOUT2, // OUTPUT
		NetFlow* CLKOUT3, // OUTPUT
		NetFlow* CLKOUT4, // OUTPUT
		NetFlow* CLKOUT5, // OUTPUT
		NetFlow* CLKOUTDCM0, // OUTPUT
		NetFlow* CLKOUTDCM1, // OUTPUT
		NetFlow* CLKOUTDCM2, // OUTPUT
		NetFlow* CLKOUTDCM3, // OUTPUT
		NetFlow* CLKOUTDCM4, // OUTPUT
		NetFlow* CLKOUTDCM5, // OUTPUT
		NetFlow* DO, // OUTPUT
		NetFlow* DRDY, // OUTPUT
		NetFlow* LOCKED, // OUTPUT
		NetFlow* CLKFBIN, // INPUT
		NetFlow* CLKIN1, // INPUT
		NetFlow* CLKIN2, // INPUT
		NetFlow* CLKINSEL, // INPUT
		NetFlow* DADDR, // INPUT
		NetFlow* DCLK, // INPUT
		NetFlow* DEN, // INPUT
		NetFlow* DI, // INPUT
		NetFlow* DWE, // INPUT
		NetFlow* REL, // INPUT
		NetFlow* RST // INPUT
		){
	
	// Assign parameters and ports: 
	//Verilog Parameters:
		this->BANDWIDTH = BANDWIDTH; // Default: "OPTIMIZED"
		this->CLK_FEEDBACK = CLK_FEEDBACK; // Default: "CLKFBOUT"
		this->CLKFBOUT_DESKEW_ADJUST = CLKFBOUT_DESKEW_ADJUST; // Default: "NONE"
		this->CLKOUT0_DESKEW_ADJUST = CLKOUT0_DESKEW_ADJUST; // Default: "NONE"
		this->CLKOUT1_DESKEW_ADJUST = CLKOUT1_DESKEW_ADJUST; // Default: "NONE"
		this->CLKOUT2_DESKEW_ADJUST = CLKOUT2_DESKEW_ADJUST; // Default: "NONE"
		this->CLKOUT3_DESKEW_ADJUST = CLKOUT3_DESKEW_ADJUST; // Default: "NONE"
		this->CLKOUT4_DESKEW_ADJUST = CLKOUT4_DESKEW_ADJUST; // Default: "NONE"
		this->CLKOUT5_DESKEW_ADJUST = CLKOUT5_DESKEW_ADJUST; // Default: "NONE"
		this->CLKFBOUT_MULT = CLKFBOUT_MULT; // Default: 1
		this->CLKFBOUT_PHASE = CLKFBOUT_PHASE; // Default: 0.0
		this->CLKIN1_PERIOD = CLKIN1_PERIOD; // Default: 0.000
		this->CLKIN2_PERIOD = CLKIN2_PERIOD; // Default: 0.000
		this->CLKOUT0_DIVIDE = CLKOUT0_DIVIDE; // Default: 1
		this->CLKOUT0_DUTY_CYCLE = CLKOUT0_DUTY_CYCLE; // Default: 0.5
		this->CLKOUT0_PHASE = CLKOUT0_PHASE; // Default: 0.0
		this->CLKOUT1_DIVIDE = CLKOUT1_DIVIDE; // Default: 1
		this->CLKOUT1_DUTY_CYCLE = CLKOUT1_DUTY_CYCLE; // Default: 0.5
		this->CLKOUT1_PHASE = CLKOUT1_PHASE; // Default: 0.0
		this->CLKOUT2_DIVIDE = CLKOUT2_DIVIDE; // Default: 1
		this->CLKOUT2_DUTY_CYCLE = CLKOUT2_DUTY_CYCLE; // Default: 0.5
		this->CLKOUT2_PHASE = CLKOUT2_PHASE; // Default: 0.0
		this->CLKOUT3_DIVIDE = CLKOUT3_DIVIDE; // Default: 1
		this->CLKOUT3_DUTY_CYCLE = CLKOUT3_DUTY_CYCLE; // Default: 0.5
		this->CLKOUT3_PHASE = CLKOUT3_PHASE; // Default: 0.0
		this->CLKOUT4_DIVIDE = CLKOUT4_DIVIDE; // Default: 1
		this->CLKOUT4_DUTY_CYCLE = CLKOUT4_DUTY_CYCLE; // Default: 0.5
		this->CLKOUT4_PHASE = CLKOUT4_PHASE; // Default: 0.0
		this->CLKOUT5_DIVIDE = CLKOUT5_DIVIDE; // Default: 1
		this->CLKOUT5_DUTY_CYCLE = CLKOUT5_DUTY_CYCLE; // Default: 0.5
		this->CLKOUT5_PHASE = CLKOUT5_PHASE; // Default: 0.0
		this->COMPENSATION = COMPENSATION; // Default: "SYSTEM_SYNCHRONOUS"
		this->DIVCLK_DIVIDE = DIVCLK_DIVIDE; // Default: 1
		this->EN_REL = EN_REL; // Default: "FALSE"
		this->PLL_PMCD_MODE = PLL_PMCD_MODE; // Default: "FALSE"
		this->REF_JITTER = REF_JITTER; // Default: 0.100
		this->RESET_ON_LOSS_OF_LOCK = RESET_ON_LOSS_OF_LOCK; // Default: "FALSE"
		this->RST_DEASSERT_CLK = RST_DEASSERT_CLK; // Default: "CLKIN1"
		this->SIM_DEVICE = SIM_DEVICE; // Default: "VIRTEX5"
		this->LOC = LOC; // Default: "UNPLACED"
		this->VCOCLK_FREQ_MAX = VCOCLK_FREQ_MAX; // Default: 1440.0
		this->VCOCLK_FREQ_MIN = VCOCLK_FREQ_MIN; // Default: 400.0
		this->CLKIN_FREQ_MAX = CLKIN_FREQ_MAX; // Default: 710.0
		this->CLKIN_FREQ_MIN = CLKIN_FREQ_MIN; // Default: 19.0
		this->CLKPFD_FREQ_MAX = CLKPFD_FREQ_MAX; // Default: 550.0
		this->CLKPFD_FREQ_MIN = CLKPFD_FREQ_MIN; // Default: 19.0
	//Verilog Ports in definition order:
		this->CLKFBDCM = CLKFBDCM; // OUTPUT
		this->CLKFBOUT = CLKFBOUT; // OUTPUT
		this->CLKOUT0 = CLKOUT0; // OUTPUT
		this->CLKOUT1 = CLKOUT1; // OUTPUT
		this->CLKOUT2 = CLKOUT2; // OUTPUT
		this->CLKOUT3 = CLKOUT3; // OUTPUT
		this->CLKOUT4 = CLKOUT4; // OUTPUT
		this->CLKOUT5 = CLKOUT5; // OUTPUT
		this->CLKOUTDCM0 = CLKOUTDCM0; // OUTPUT
		this->CLKOUTDCM1 = CLKOUTDCM1; // OUTPUT
		this->CLKOUTDCM2 = CLKOUTDCM2; // OUTPUT
		this->CLKOUTDCM3 = CLKOUTDCM3; // OUTPUT
		this->CLKOUTDCM4 = CLKOUTDCM4; // OUTPUT
		this->CLKOUTDCM5 = CLKOUTDCM5; // OUTPUT
		this->DO = DO; // OUTPUT
		this->DRDY = DRDY; // OUTPUT
		this->LOCKED = LOCKED; // OUTPUT
		this->CLKFBIN = CLKFBIN; // INPUT
		this->CLKIN1 = CLKIN1; // INPUT
		this->CLKIN2 = CLKIN2; // INPUT
		this->CLKINSEL = CLKINSEL; // INPUT
		this->DADDR = DADDR; // INPUT
		this->DCLK = DCLK; // INPUT
		this->DEN = DEN; // INPUT
		this->DI = DI; // INPUT
		this->DWE = DWE; // INPUT
		this->REL = REL; // INPUT
		this->RST = RST; // INPUT
	
		register_wait_on_event_nets();
	
	}
	
	void register_wait_on_event_nets(){
	// TODO
	}
	void calculate(int time){
	// TODO
	}
};


class prim_class_X_PPC405_ADV{
	//Verilog Parameters:
	int LOC;
	int in_delay;
	int out_delay;
	//Verilog Ports in definition order:
	NetFlow* APUFCMDECODED; // OUTPUT
	NetFlow* APUFCMDECUDI; // OUTPUT
	NetFlow* APUFCMDECUDIVALID; // OUTPUT
	NetFlow* APUFCMENDIAN; // OUTPUT
	NetFlow* APUFCMFLUSH; // OUTPUT
	NetFlow* APUFCMINSTRUCTION; // OUTPUT
	NetFlow* APUFCMINSTRVALID; // OUTPUT
	NetFlow* APUFCMLOADBYTEEN; // OUTPUT
	NetFlow* APUFCMLOADDATA; // OUTPUT
	NetFlow* APUFCMLOADDVALID; // OUTPUT
	NetFlow* APUFCMOPERANDVALID; // OUTPUT
	NetFlow* APUFCMRADATA; // OUTPUT
	NetFlow* APUFCMRBDATA; // OUTPUT
	NetFlow* APUFCMWRITEBACKOK; // OUTPUT
	NetFlow* APUFCMXERCA; // OUTPUT
	NetFlow* C405CPMCORESLEEPREQ; // OUTPUT
	NetFlow* C405CPMMSRCE; // OUTPUT
	NetFlow* C405CPMMSREE; // OUTPUT
	NetFlow* C405CPMTIMERIRQ; // OUTPUT
	NetFlow* C405CPMTIMERRESETREQ; // OUTPUT
	NetFlow* C405DBGLOADDATAONAPUDBUS; // OUTPUT
	NetFlow* C405DBGMSRWE; // OUTPUT
	NetFlow* C405DBGSTOPACK; // OUTPUT
	NetFlow* C405DBGWBCOMPLETE; // OUTPUT
	NetFlow* C405DBGWBFULL; // OUTPUT
	NetFlow* C405DBGWBIAR; // OUTPUT
	NetFlow* C405JTGCAPTUREDR; // OUTPUT
	NetFlow* C405JTGEXTEST; // OUTPUT
	NetFlow* C405JTGPGMOUT; // OUTPUT
	NetFlow* C405JTGSHIFTDR; // OUTPUT
	NetFlow* C405JTGTDO; // OUTPUT
	NetFlow* C405JTGTDOEN; // OUTPUT
	NetFlow* C405JTGUPDATEDR; // OUTPUT
	NetFlow* C405PLBDCUABORT; // OUTPUT
	NetFlow* C405PLBDCUABUS; // OUTPUT
	NetFlow* C405PLBDCUBE; // OUTPUT
	NetFlow* C405PLBDCUCACHEABLE; // OUTPUT
	NetFlow* C405PLBDCUGUARDED; // OUTPUT
	NetFlow* C405PLBDCUPRIORITY; // OUTPUT
	NetFlow* C405PLBDCUREQUEST; // OUTPUT
	NetFlow* C405PLBDCURNW; // OUTPUT
	NetFlow* C405PLBDCUSIZE2; // OUTPUT
	NetFlow* C405PLBDCUU0ATTR; // OUTPUT
	NetFlow* C405PLBDCUWRDBUS; // OUTPUT
	NetFlow* C405PLBDCUWRITETHRU; // OUTPUT
	NetFlow* C405PLBICUABORT; // OUTPUT
	NetFlow* C405PLBICUABUS; // OUTPUT
	NetFlow* C405PLBICUCACHEABLE; // OUTPUT
	NetFlow* C405PLBICUPRIORITY; // OUTPUT
	NetFlow* C405PLBICUREQUEST; // OUTPUT
	NetFlow* C405PLBICUSIZE; // OUTPUT
	NetFlow* C405PLBICUU0ATTR; // OUTPUT
	NetFlow* C405RSTCHIPRESETREQ; // OUTPUT
	NetFlow* C405RSTCORERESETREQ; // OUTPUT
	NetFlow* C405RSTSYSRESETREQ; // OUTPUT
	NetFlow* C405TRCCYCLE; // OUTPUT
	NetFlow* C405TRCEVENEXECUTIONSTATUS; // OUTPUT
	NetFlow* C405TRCODDEXECUTIONSTATUS; // OUTPUT
	NetFlow* C405TRCTRACESTATUS; // OUTPUT
	NetFlow* C405TRCTRIGGEREVENTOUT; // OUTPUT
	NetFlow* C405TRCTRIGGEREVENTTYPE; // OUTPUT
	NetFlow* C405XXXMACHINECHECK; // OUTPUT
	NetFlow* DCREMACABUS; // OUTPUT
	NetFlow* DCREMACCLK; // OUTPUT
	NetFlow* DCREMACDBUS; // OUTPUT
	NetFlow* DCREMACENABLER; // OUTPUT
	NetFlow* DCREMACREAD; // OUTPUT
	NetFlow* DCREMACWRITE; // OUTPUT
	NetFlow* DSOCMBRAMABUS; // OUTPUT
	NetFlow* DSOCMBRAMBYTEWRITE; // OUTPUT
	NetFlow* DSOCMBRAMEN; // OUTPUT
	NetFlow* DSOCMBRAMWRDBUS; // OUTPUT
	NetFlow* DSOCMBUSY; // OUTPUT
	NetFlow* DSOCMRDADDRVALID; // OUTPUT
	NetFlow* DSOCMWRADDRVALID; // OUTPUT
	NetFlow* EXTDCRABUS; // OUTPUT
	NetFlow* EXTDCRDBUSOUT; // OUTPUT
	NetFlow* EXTDCRREAD; // OUTPUT
	NetFlow* EXTDCRWRITE; // OUTPUT
	NetFlow* ISOCMBRAMEN; // OUTPUT
	NetFlow* ISOCMBRAMEVENWRITEEN; // OUTPUT
	NetFlow* ISOCMBRAMODDWRITEEN; // OUTPUT
	NetFlow* ISOCMBRAMRDABUS; // OUTPUT
	NetFlow* ISOCMBRAMWRABUS; // OUTPUT
	NetFlow* ISOCMBRAMWRDBUS; // OUTPUT
	NetFlow* ISOCMDCRBRAMEVENEN; // OUTPUT
	NetFlow* ISOCMDCRBRAMODDEN; // OUTPUT
	NetFlow* ISOCMDCRBRAMRDSELECT; // OUTPUT
	NetFlow* BRAMDSOCMCLK; // INPUT
	NetFlow* BRAMDSOCMRDDBUS; // INPUT
	NetFlow* BRAMISOCMCLK; // INPUT
	NetFlow* BRAMISOCMDCRRDDBUS; // INPUT
	NetFlow* BRAMISOCMRDDBUS; // INPUT
	NetFlow* CPMC405CLOCK; // INPUT
	NetFlow* CPMC405CORECLKINACTIVE; // INPUT
	NetFlow* CPMC405CPUCLKEN; // INPUT
	NetFlow* CPMC405JTAGCLKEN; // INPUT
	NetFlow* CPMC405SYNCBYPASS; // INPUT
	NetFlow* CPMC405TIMERCLKEN; // INPUT
	NetFlow* CPMC405TIMERTICK; // INPUT
	NetFlow* CPMDCRCLK; // INPUT
	NetFlow* CPMFCMCLK; // INPUT
	NetFlow* DBGC405DEBUGHALT; // INPUT
	NetFlow* DBGC405EXTBUSHOLDACK; // INPUT
	NetFlow* DBGC405UNCONDDEBUGEVENT; // INPUT
	NetFlow* DSARCVALUE; // INPUT
	NetFlow* DSCNTLVALUE; // INPUT
	NetFlow* DSOCMRWCOMPLETE; // INPUT
	NetFlow* EICC405CRITINPUTIRQ; // INPUT
	NetFlow* EICC405EXTINPUTIRQ; // INPUT
	NetFlow* EMACDCRACK; // INPUT
	NetFlow* EMACDCRDBUS; // INPUT
	NetFlow* EXTDCRACK; // INPUT
	NetFlow* EXTDCRDBUSIN; // INPUT
	NetFlow* FCMAPUCR; // INPUT
	NetFlow* FCMAPUDCDCREN; // INPUT
	NetFlow* FCMAPUDCDFORCEALIGN; // INPUT
	NetFlow* FCMAPUDCDFORCEBESTEERING; // INPUT
	NetFlow* FCMAPUDCDFPUOP; // INPUT
	NetFlow* FCMAPUDCDGPRWRITE; // INPUT
	NetFlow* FCMAPUDCDLDSTBYTE; // INPUT
	NetFlow* FCMAPUDCDLDSTDW; // INPUT
	NetFlow* FCMAPUDCDLDSTHW; // INPUT
	NetFlow* FCMAPUDCDLDSTQW; // INPUT
	NetFlow* FCMAPUDCDLDSTWD; // INPUT
	NetFlow* FCMAPUDCDLOAD; // INPUT
	NetFlow* FCMAPUDCDPRIVOP; // INPUT
	NetFlow* FCMAPUDCDRAEN; // INPUT
	NetFlow* FCMAPUDCDRBEN; // INPUT
	NetFlow* FCMAPUDCDSTORE; // INPUT
	NetFlow* FCMAPUDCDTRAPBE; // INPUT
	NetFlow* FCMAPUDCDTRAPLE; // INPUT
	NetFlow* FCMAPUDCDUPDATE; // INPUT
	NetFlow* FCMAPUDCDXERCAEN; // INPUT
	NetFlow* FCMAPUDCDXEROVEN; // INPUT
	NetFlow* FCMAPUDECODEBUSY; // INPUT
	NetFlow* FCMAPUDONE; // INPUT
	NetFlow* FCMAPUEXCEPTION; // INPUT
	NetFlow* FCMAPUEXEBLOCKINGMCO; // INPUT
	NetFlow* FCMAPUEXECRFIELD; // INPUT
	NetFlow* FCMAPUEXENONBLOCKINGMCO; // INPUT
	NetFlow* FCMAPUINSTRACK; // INPUT
	NetFlow* FCMAPULOADWAIT; // INPUT
	NetFlow* FCMAPURESULT; // INPUT
	NetFlow* FCMAPURESULTVALID; // INPUT
	NetFlow* FCMAPUSLEEPNOTREADY; // INPUT
	NetFlow* FCMAPUXERCA; // INPUT
	NetFlow* FCMAPUXEROV; // INPUT
	NetFlow* ISARCVALUE; // INPUT
	NetFlow* ISCNTLVALUE; // INPUT
	NetFlow* JTGC405BNDSCANTDO; // INPUT
	NetFlow* JTGC405TCK; // INPUT
	NetFlow* JTGC405TDI; // INPUT
	NetFlow* JTGC405TMS; // INPUT
	NetFlow* JTGC405TRSTNEG; // INPUT
	NetFlow* MCBCPUCLKEN; // INPUT
	NetFlow* MCBJTAGEN; // INPUT
	NetFlow* MCBTIMEREN; // INPUT
	NetFlow* MCPPCRST; // INPUT
	NetFlow* PLBC405DCUADDRACK; // INPUT
	NetFlow* PLBC405DCUBUSY; // INPUT
	NetFlow* PLBC405DCUERR; // INPUT
	NetFlow* PLBC405DCURDDACK; // INPUT
	NetFlow* PLBC405DCURDDBUS; // INPUT
	NetFlow* PLBC405DCURDWDADDR; // INPUT
	NetFlow* PLBC405DCUSSIZE1; // INPUT
	NetFlow* PLBC405DCUWRDACK; // INPUT
	NetFlow* PLBC405ICUADDRACK; // INPUT
	NetFlow* PLBC405ICUBUSY; // INPUT
	NetFlow* PLBC405ICUERR; // INPUT
	NetFlow* PLBC405ICURDDACK; // INPUT
	NetFlow* PLBC405ICURDDBUS; // INPUT
	NetFlow* PLBC405ICURDWDADDR; // INPUT
	NetFlow* PLBC405ICUSSIZE1; // INPUT
	NetFlow* PLBCLK; // INPUT
	NetFlow* RSTC405RESETCHIP; // INPUT
	NetFlow* RSTC405RESETCORE; // INPUT
	NetFlow* RSTC405RESETSYS; // INPUT
	NetFlow* TIEAPUCONTROL; // INPUT
	NetFlow* TIEAPUUDI1; // INPUT
	NetFlow* TIEAPUUDI2; // INPUT
	NetFlow* TIEAPUUDI3; // INPUT
	NetFlow* TIEAPUUDI4; // INPUT
	NetFlow* TIEAPUUDI5; // INPUT
	NetFlow* TIEAPUUDI6; // INPUT
	NetFlow* TIEAPUUDI7; // INPUT
	NetFlow* TIEAPUUDI8; // INPUT
	NetFlow* TIEC405DETERMINISTICMULT; // INPUT
	NetFlow* TIEC405DISOPERANDFWD; // INPUT
	NetFlow* TIEC405MMUEN; // INPUT
	NetFlow* TIEDCRADDR; // INPUT
	NetFlow* TIEPVRBIT10; // INPUT
	NetFlow* TIEPVRBIT11; // INPUT
	NetFlow* TIEPVRBIT28; // INPUT
	NetFlow* TIEPVRBIT29; // INPUT
	NetFlow* TIEPVRBIT30; // INPUT
	NetFlow* TIEPVRBIT31; // INPUT
	NetFlow* TIEPVRBIT8; // INPUT
	NetFlow* TIEPVRBIT9; // INPUT
	NetFlow* TRCC405TRACEDISABLE; // INPUT
	NetFlow* TRCC405TRIGGEREVENTIN; // INPUT
	
	prim_class_X_PPC405_ADV(
		//Verilog Parameters:
		int LOC, // Default: "UNPLACED"
		int in_delay, // Default: 1
		int out_delay, // Default: 0
		//Verilog Ports in definition order:
		NetFlow* APUFCMDECODED, // OUTPUT
		NetFlow* APUFCMDECUDI, // OUTPUT
		NetFlow* APUFCMDECUDIVALID, // OUTPUT
		NetFlow* APUFCMENDIAN, // OUTPUT
		NetFlow* APUFCMFLUSH, // OUTPUT
		NetFlow* APUFCMINSTRUCTION, // OUTPUT
		NetFlow* APUFCMINSTRVALID, // OUTPUT
		NetFlow* APUFCMLOADBYTEEN, // OUTPUT
		NetFlow* APUFCMLOADDATA, // OUTPUT
		NetFlow* APUFCMLOADDVALID, // OUTPUT
		NetFlow* APUFCMOPERANDVALID, // OUTPUT
		NetFlow* APUFCMRADATA, // OUTPUT
		NetFlow* APUFCMRBDATA, // OUTPUT
		NetFlow* APUFCMWRITEBACKOK, // OUTPUT
		NetFlow* APUFCMXERCA, // OUTPUT
		NetFlow* C405CPMCORESLEEPREQ, // OUTPUT
		NetFlow* C405CPMMSRCE, // OUTPUT
		NetFlow* C405CPMMSREE, // OUTPUT
		NetFlow* C405CPMTIMERIRQ, // OUTPUT
		NetFlow* C405CPMTIMERRESETREQ, // OUTPUT
		NetFlow* C405DBGLOADDATAONAPUDBUS, // OUTPUT
		NetFlow* C405DBGMSRWE, // OUTPUT
		NetFlow* C405DBGSTOPACK, // OUTPUT
		NetFlow* C405DBGWBCOMPLETE, // OUTPUT
		NetFlow* C405DBGWBFULL, // OUTPUT
		NetFlow* C405DBGWBIAR, // OUTPUT
		NetFlow* C405JTGCAPTUREDR, // OUTPUT
		NetFlow* C405JTGEXTEST, // OUTPUT
		NetFlow* C405JTGPGMOUT, // OUTPUT
		NetFlow* C405JTGSHIFTDR, // OUTPUT
		NetFlow* C405JTGTDO, // OUTPUT
		NetFlow* C405JTGTDOEN, // OUTPUT
		NetFlow* C405JTGUPDATEDR, // OUTPUT
		NetFlow* C405PLBDCUABORT, // OUTPUT
		NetFlow* C405PLBDCUABUS, // OUTPUT
		NetFlow* C405PLBDCUBE, // OUTPUT
		NetFlow* C405PLBDCUCACHEABLE, // OUTPUT
		NetFlow* C405PLBDCUGUARDED, // OUTPUT
		NetFlow* C405PLBDCUPRIORITY, // OUTPUT
		NetFlow* C405PLBDCUREQUEST, // OUTPUT
		NetFlow* C405PLBDCURNW, // OUTPUT
		NetFlow* C405PLBDCUSIZE2, // OUTPUT
		NetFlow* C405PLBDCUU0ATTR, // OUTPUT
		NetFlow* C405PLBDCUWRDBUS, // OUTPUT
		NetFlow* C405PLBDCUWRITETHRU, // OUTPUT
		NetFlow* C405PLBICUABORT, // OUTPUT
		NetFlow* C405PLBICUABUS, // OUTPUT
		NetFlow* C405PLBICUCACHEABLE, // OUTPUT
		NetFlow* C405PLBICUPRIORITY, // OUTPUT
		NetFlow* C405PLBICUREQUEST, // OUTPUT
		NetFlow* C405PLBICUSIZE, // OUTPUT
		NetFlow* C405PLBICUU0ATTR, // OUTPUT
		NetFlow* C405RSTCHIPRESETREQ, // OUTPUT
		NetFlow* C405RSTCORERESETREQ, // OUTPUT
		NetFlow* C405RSTSYSRESETREQ, // OUTPUT
		NetFlow* C405TRCCYCLE, // OUTPUT
		NetFlow* C405TRCEVENEXECUTIONSTATUS, // OUTPUT
		NetFlow* C405TRCODDEXECUTIONSTATUS, // OUTPUT
		NetFlow* C405TRCTRACESTATUS, // OUTPUT
		NetFlow* C405TRCTRIGGEREVENTOUT, // OUTPUT
		NetFlow* C405TRCTRIGGEREVENTTYPE, // OUTPUT
		NetFlow* C405XXXMACHINECHECK, // OUTPUT
		NetFlow* DCREMACABUS, // OUTPUT
		NetFlow* DCREMACCLK, // OUTPUT
		NetFlow* DCREMACDBUS, // OUTPUT
		NetFlow* DCREMACENABLER, // OUTPUT
		NetFlow* DCREMACREAD, // OUTPUT
		NetFlow* DCREMACWRITE, // OUTPUT
		NetFlow* DSOCMBRAMABUS, // OUTPUT
		NetFlow* DSOCMBRAMBYTEWRITE, // OUTPUT
		NetFlow* DSOCMBRAMEN, // OUTPUT
		NetFlow* DSOCMBRAMWRDBUS, // OUTPUT
		NetFlow* DSOCMBUSY, // OUTPUT
		NetFlow* DSOCMRDADDRVALID, // OUTPUT
		NetFlow* DSOCMWRADDRVALID, // OUTPUT
		NetFlow* EXTDCRABUS, // OUTPUT
		NetFlow* EXTDCRDBUSOUT, // OUTPUT
		NetFlow* EXTDCRREAD, // OUTPUT
		NetFlow* EXTDCRWRITE, // OUTPUT
		NetFlow* ISOCMBRAMEN, // OUTPUT
		NetFlow* ISOCMBRAMEVENWRITEEN, // OUTPUT
		NetFlow* ISOCMBRAMODDWRITEEN, // OUTPUT
		NetFlow* ISOCMBRAMRDABUS, // OUTPUT
		NetFlow* ISOCMBRAMWRABUS, // OUTPUT
		NetFlow* ISOCMBRAMWRDBUS, // OUTPUT
		NetFlow* ISOCMDCRBRAMEVENEN, // OUTPUT
		NetFlow* ISOCMDCRBRAMODDEN, // OUTPUT
		NetFlow* ISOCMDCRBRAMRDSELECT, // OUTPUT
		NetFlow* BRAMDSOCMCLK, // INPUT
		NetFlow* BRAMDSOCMRDDBUS, // INPUT
		NetFlow* BRAMISOCMCLK, // INPUT
		NetFlow* BRAMISOCMDCRRDDBUS, // INPUT
		NetFlow* BRAMISOCMRDDBUS, // INPUT
		NetFlow* CPMC405CLOCK, // INPUT
		NetFlow* CPMC405CORECLKINACTIVE, // INPUT
		NetFlow* CPMC405CPUCLKEN, // INPUT
		NetFlow* CPMC405JTAGCLKEN, // INPUT
		NetFlow* CPMC405SYNCBYPASS, // INPUT
		NetFlow* CPMC405TIMERCLKEN, // INPUT
		NetFlow* CPMC405TIMERTICK, // INPUT
		NetFlow* CPMDCRCLK, // INPUT
		NetFlow* CPMFCMCLK, // INPUT
		NetFlow* DBGC405DEBUGHALT, // INPUT
		NetFlow* DBGC405EXTBUSHOLDACK, // INPUT
		NetFlow* DBGC405UNCONDDEBUGEVENT, // INPUT
		NetFlow* DSARCVALUE, // INPUT
		NetFlow* DSCNTLVALUE, // INPUT
		NetFlow* DSOCMRWCOMPLETE, // INPUT
		NetFlow* EICC405CRITINPUTIRQ, // INPUT
		NetFlow* EICC405EXTINPUTIRQ, // INPUT
		NetFlow* EMACDCRACK, // INPUT
		NetFlow* EMACDCRDBUS, // INPUT
		NetFlow* EXTDCRACK, // INPUT
		NetFlow* EXTDCRDBUSIN, // INPUT
		NetFlow* FCMAPUCR, // INPUT
		NetFlow* FCMAPUDCDCREN, // INPUT
		NetFlow* FCMAPUDCDFORCEALIGN, // INPUT
		NetFlow* FCMAPUDCDFORCEBESTEERING, // INPUT
		NetFlow* FCMAPUDCDFPUOP, // INPUT
		NetFlow* FCMAPUDCDGPRWRITE, // INPUT
		NetFlow* FCMAPUDCDLDSTBYTE, // INPUT
		NetFlow* FCMAPUDCDLDSTDW, // INPUT
		NetFlow* FCMAPUDCDLDSTHW, // INPUT
		NetFlow* FCMAPUDCDLDSTQW, // INPUT
		NetFlow* FCMAPUDCDLDSTWD, // INPUT
		NetFlow* FCMAPUDCDLOAD, // INPUT
		NetFlow* FCMAPUDCDPRIVOP, // INPUT
		NetFlow* FCMAPUDCDRAEN, // INPUT
		NetFlow* FCMAPUDCDRBEN, // INPUT
		NetFlow* FCMAPUDCDSTORE, // INPUT
		NetFlow* FCMAPUDCDTRAPBE, // INPUT
		NetFlow* FCMAPUDCDTRAPLE, // INPUT
		NetFlow* FCMAPUDCDUPDATE, // INPUT
		NetFlow* FCMAPUDCDXERCAEN, // INPUT
		NetFlow* FCMAPUDCDXEROVEN, // INPUT
		NetFlow* FCMAPUDECODEBUSY, // INPUT
		NetFlow* FCMAPUDONE, // INPUT
		NetFlow* FCMAPUEXCEPTION, // INPUT
		NetFlow* FCMAPUEXEBLOCKINGMCO, // INPUT
		NetFlow* FCMAPUEXECRFIELD, // INPUT
		NetFlow* FCMAPUEXENONBLOCKINGMCO, // INPUT
		NetFlow* FCMAPUINSTRACK, // INPUT
		NetFlow* FCMAPULOADWAIT, // INPUT
		NetFlow* FCMAPURESULT, // INPUT
		NetFlow* FCMAPURESULTVALID, // INPUT
		NetFlow* FCMAPUSLEEPNOTREADY, // INPUT
		NetFlow* FCMAPUXERCA, // INPUT
		NetFlow* FCMAPUXEROV, // INPUT
		NetFlow* ISARCVALUE, // INPUT
		NetFlow* ISCNTLVALUE, // INPUT
		NetFlow* JTGC405BNDSCANTDO, // INPUT
		NetFlow* JTGC405TCK, // INPUT
		NetFlow* JTGC405TDI, // INPUT
		NetFlow* JTGC405TMS, // INPUT
		NetFlow* JTGC405TRSTNEG, // INPUT
		NetFlow* MCBCPUCLKEN, // INPUT
		NetFlow* MCBJTAGEN, // INPUT
		NetFlow* MCBTIMEREN, // INPUT
		NetFlow* MCPPCRST, // INPUT
		NetFlow* PLBC405DCUADDRACK, // INPUT
		NetFlow* PLBC405DCUBUSY, // INPUT
		NetFlow* PLBC405DCUERR, // INPUT
		NetFlow* PLBC405DCURDDACK, // INPUT
		NetFlow* PLBC405DCURDDBUS, // INPUT
		NetFlow* PLBC405DCURDWDADDR, // INPUT
		NetFlow* PLBC405DCUSSIZE1, // INPUT
		NetFlow* PLBC405DCUWRDACK, // INPUT
		NetFlow* PLBC405ICUADDRACK, // INPUT
		NetFlow* PLBC405ICUBUSY, // INPUT
		NetFlow* PLBC405ICUERR, // INPUT
		NetFlow* PLBC405ICURDDACK, // INPUT
		NetFlow* PLBC405ICURDDBUS, // INPUT
		NetFlow* PLBC405ICURDWDADDR, // INPUT
		NetFlow* PLBC405ICUSSIZE1, // INPUT
		NetFlow* PLBCLK, // INPUT
		NetFlow* RSTC405RESETCHIP, // INPUT
		NetFlow* RSTC405RESETCORE, // INPUT
		NetFlow* RSTC405RESETSYS, // INPUT
		NetFlow* TIEAPUCONTROL, // INPUT
		NetFlow* TIEAPUUDI1, // INPUT
		NetFlow* TIEAPUUDI2, // INPUT
		NetFlow* TIEAPUUDI3, // INPUT
		NetFlow* TIEAPUUDI4, // INPUT
		NetFlow* TIEAPUUDI5, // INPUT
		NetFlow* TIEAPUUDI6, // INPUT
		NetFlow* TIEAPUUDI7, // INPUT
		NetFlow* TIEAPUUDI8, // INPUT
		NetFlow* TIEC405DETERMINISTICMULT, // INPUT
		NetFlow* TIEC405DISOPERANDFWD, // INPUT
		NetFlow* TIEC405MMUEN, // INPUT
		NetFlow* TIEDCRADDR, // INPUT
		NetFlow* TIEPVRBIT10, // INPUT
		NetFlow* TIEPVRBIT11, // INPUT
		NetFlow* TIEPVRBIT28, // INPUT
		NetFlow* TIEPVRBIT29, // INPUT
		NetFlow* TIEPVRBIT30, // INPUT
		NetFlow* TIEPVRBIT31, // INPUT
		NetFlow* TIEPVRBIT8, // INPUT
		NetFlow* TIEPVRBIT9, // INPUT
		NetFlow* TRCC405TRACEDISABLE, // INPUT
		NetFlow* TRCC405TRIGGEREVENTIN // INPUT
		){
	
	// Assign parameters and ports: 
	//Verilog Parameters:
		this->LOC = LOC; // Default: "UNPLACED"
		this->in_delay = in_delay; // Default: 1
		this->out_delay = out_delay; // Default: 0
	//Verilog Ports in definition order:
		this->APUFCMDECODED = APUFCMDECODED; // OUTPUT
		this->APUFCMDECUDI = APUFCMDECUDI; // OUTPUT
		this->APUFCMDECUDIVALID = APUFCMDECUDIVALID; // OUTPUT
		this->APUFCMENDIAN = APUFCMENDIAN; // OUTPUT
		this->APUFCMFLUSH = APUFCMFLUSH; // OUTPUT
		this->APUFCMINSTRUCTION = APUFCMINSTRUCTION; // OUTPUT
		this->APUFCMINSTRVALID = APUFCMINSTRVALID; // OUTPUT
		this->APUFCMLOADBYTEEN = APUFCMLOADBYTEEN; // OUTPUT
		this->APUFCMLOADDATA = APUFCMLOADDATA; // OUTPUT
		this->APUFCMLOADDVALID = APUFCMLOADDVALID; // OUTPUT
		this->APUFCMOPERANDVALID = APUFCMOPERANDVALID; // OUTPUT
		this->APUFCMRADATA = APUFCMRADATA; // OUTPUT
		this->APUFCMRBDATA = APUFCMRBDATA; // OUTPUT
		this->APUFCMWRITEBACKOK = APUFCMWRITEBACKOK; // OUTPUT
		this->APUFCMXERCA = APUFCMXERCA; // OUTPUT
		this->C405CPMCORESLEEPREQ = C405CPMCORESLEEPREQ; // OUTPUT
		this->C405CPMMSRCE = C405CPMMSRCE; // OUTPUT
		this->C405CPMMSREE = C405CPMMSREE; // OUTPUT
		this->C405CPMTIMERIRQ = C405CPMTIMERIRQ; // OUTPUT
		this->C405CPMTIMERRESETREQ = C405CPMTIMERRESETREQ; // OUTPUT
		this->C405DBGLOADDATAONAPUDBUS = C405DBGLOADDATAONAPUDBUS; // OUTPUT
		this->C405DBGMSRWE = C405DBGMSRWE; // OUTPUT
		this->C405DBGSTOPACK = C405DBGSTOPACK; // OUTPUT
		this->C405DBGWBCOMPLETE = C405DBGWBCOMPLETE; // OUTPUT
		this->C405DBGWBFULL = C405DBGWBFULL; // OUTPUT
		this->C405DBGWBIAR = C405DBGWBIAR; // OUTPUT
		this->C405JTGCAPTUREDR = C405JTGCAPTUREDR; // OUTPUT
		this->C405JTGEXTEST = C405JTGEXTEST; // OUTPUT
		this->C405JTGPGMOUT = C405JTGPGMOUT; // OUTPUT
		this->C405JTGSHIFTDR = C405JTGSHIFTDR; // OUTPUT
		this->C405JTGTDO = C405JTGTDO; // OUTPUT
		this->C405JTGTDOEN = C405JTGTDOEN; // OUTPUT
		this->C405JTGUPDATEDR = C405JTGUPDATEDR; // OUTPUT
		this->C405PLBDCUABORT = C405PLBDCUABORT; // OUTPUT
		this->C405PLBDCUABUS = C405PLBDCUABUS; // OUTPUT
		this->C405PLBDCUBE = C405PLBDCUBE; // OUTPUT
		this->C405PLBDCUCACHEABLE = C405PLBDCUCACHEABLE; // OUTPUT
		this->C405PLBDCUGUARDED = C405PLBDCUGUARDED; // OUTPUT
		this->C405PLBDCUPRIORITY = C405PLBDCUPRIORITY; // OUTPUT
		this->C405PLBDCUREQUEST = C405PLBDCUREQUEST; // OUTPUT
		this->C405PLBDCURNW = C405PLBDCURNW; // OUTPUT
		this->C405PLBDCUSIZE2 = C405PLBDCUSIZE2; // OUTPUT
		this->C405PLBDCUU0ATTR = C405PLBDCUU0ATTR; // OUTPUT
		this->C405PLBDCUWRDBUS = C405PLBDCUWRDBUS; // OUTPUT
		this->C405PLBDCUWRITETHRU = C405PLBDCUWRITETHRU; // OUTPUT
		this->C405PLBICUABORT = C405PLBICUABORT; // OUTPUT
		this->C405PLBICUABUS = C405PLBICUABUS; // OUTPUT
		this->C405PLBICUCACHEABLE = C405PLBICUCACHEABLE; // OUTPUT
		this->C405PLBICUPRIORITY = C405PLBICUPRIORITY; // OUTPUT
		this->C405PLBICUREQUEST = C405PLBICUREQUEST; // OUTPUT
		this->C405PLBICUSIZE = C405PLBICUSIZE; // OUTPUT
		this->C405PLBICUU0ATTR = C405PLBICUU0ATTR; // OUTPUT
		this->C405RSTCHIPRESETREQ = C405RSTCHIPRESETREQ; // OUTPUT
		this->C405RSTCORERESETREQ = C405RSTCORERESETREQ; // OUTPUT
		this->C405RSTSYSRESETREQ = C405RSTSYSRESETREQ; // OUTPUT
		this->C405TRCCYCLE = C405TRCCYCLE; // OUTPUT
		this->C405TRCEVENEXECUTIONSTATUS = C405TRCEVENEXECUTIONSTATUS; // OUTPUT
		this->C405TRCODDEXECUTIONSTATUS = C405TRCODDEXECUTIONSTATUS; // OUTPUT
		this->C405TRCTRACESTATUS = C405TRCTRACESTATUS; // OUTPUT
		this->C405TRCTRIGGEREVENTOUT = C405TRCTRIGGEREVENTOUT; // OUTPUT
		this->C405TRCTRIGGEREVENTTYPE = C405TRCTRIGGEREVENTTYPE; // OUTPUT
		this->C405XXXMACHINECHECK = C405XXXMACHINECHECK; // OUTPUT
		this->DCREMACABUS = DCREMACABUS; // OUTPUT
		this->DCREMACCLK = DCREMACCLK; // OUTPUT
		this->DCREMACDBUS = DCREMACDBUS; // OUTPUT
		this->DCREMACENABLER = DCREMACENABLER; // OUTPUT
		this->DCREMACREAD = DCREMACREAD; // OUTPUT
		this->DCREMACWRITE = DCREMACWRITE; // OUTPUT
		this->DSOCMBRAMABUS = DSOCMBRAMABUS; // OUTPUT
		this->DSOCMBRAMBYTEWRITE = DSOCMBRAMBYTEWRITE; // OUTPUT
		this->DSOCMBRAMEN = DSOCMBRAMEN; // OUTPUT
		this->DSOCMBRAMWRDBUS = DSOCMBRAMWRDBUS; // OUTPUT
		this->DSOCMBUSY = DSOCMBUSY; // OUTPUT
		this->DSOCMRDADDRVALID = DSOCMRDADDRVALID; // OUTPUT
		this->DSOCMWRADDRVALID = DSOCMWRADDRVALID; // OUTPUT
		this->EXTDCRABUS = EXTDCRABUS; // OUTPUT
		this->EXTDCRDBUSOUT = EXTDCRDBUSOUT; // OUTPUT
		this->EXTDCRREAD = EXTDCRREAD; // OUTPUT
		this->EXTDCRWRITE = EXTDCRWRITE; // OUTPUT
		this->ISOCMBRAMEN = ISOCMBRAMEN; // OUTPUT
		this->ISOCMBRAMEVENWRITEEN = ISOCMBRAMEVENWRITEEN; // OUTPUT
		this->ISOCMBRAMODDWRITEEN = ISOCMBRAMODDWRITEEN; // OUTPUT
		this->ISOCMBRAMRDABUS = ISOCMBRAMRDABUS; // OUTPUT
		this->ISOCMBRAMWRABUS = ISOCMBRAMWRABUS; // OUTPUT
		this->ISOCMBRAMWRDBUS = ISOCMBRAMWRDBUS; // OUTPUT
		this->ISOCMDCRBRAMEVENEN = ISOCMDCRBRAMEVENEN; // OUTPUT
		this->ISOCMDCRBRAMODDEN = ISOCMDCRBRAMODDEN; // OUTPUT
		this->ISOCMDCRBRAMRDSELECT = ISOCMDCRBRAMRDSELECT; // OUTPUT
		this->BRAMDSOCMCLK = BRAMDSOCMCLK; // INPUT
		this->BRAMDSOCMRDDBUS = BRAMDSOCMRDDBUS; // INPUT
		this->BRAMISOCMCLK = BRAMISOCMCLK; // INPUT
		this->BRAMISOCMDCRRDDBUS = BRAMISOCMDCRRDDBUS; // INPUT
		this->BRAMISOCMRDDBUS = BRAMISOCMRDDBUS; // INPUT
		this->CPMC405CLOCK = CPMC405CLOCK; // INPUT
		this->CPMC405CORECLKINACTIVE = CPMC405CORECLKINACTIVE; // INPUT
		this->CPMC405CPUCLKEN = CPMC405CPUCLKEN; // INPUT
		this->CPMC405JTAGCLKEN = CPMC405JTAGCLKEN; // INPUT
		this->CPMC405SYNCBYPASS = CPMC405SYNCBYPASS; // INPUT
		this->CPMC405TIMERCLKEN = CPMC405TIMERCLKEN; // INPUT
		this->CPMC405TIMERTICK = CPMC405TIMERTICK; // INPUT
		this->CPMDCRCLK = CPMDCRCLK; // INPUT
		this->CPMFCMCLK = CPMFCMCLK; // INPUT
		this->DBGC405DEBUGHALT = DBGC405DEBUGHALT; // INPUT
		this->DBGC405EXTBUSHOLDACK = DBGC405EXTBUSHOLDACK; // INPUT
		this->DBGC405UNCONDDEBUGEVENT = DBGC405UNCONDDEBUGEVENT; // INPUT
		this->DSARCVALUE = DSARCVALUE; // INPUT
		this->DSCNTLVALUE = DSCNTLVALUE; // INPUT
		this->DSOCMRWCOMPLETE = DSOCMRWCOMPLETE; // INPUT
		this->EICC405CRITINPUTIRQ = EICC405CRITINPUTIRQ; // INPUT
		this->EICC405EXTINPUTIRQ = EICC405EXTINPUTIRQ; // INPUT
		this->EMACDCRACK = EMACDCRACK; // INPUT
		this->EMACDCRDBUS = EMACDCRDBUS; // INPUT
		this->EXTDCRACK = EXTDCRACK; // INPUT
		this->EXTDCRDBUSIN = EXTDCRDBUSIN; // INPUT
		this->FCMAPUCR = FCMAPUCR; // INPUT
		this->FCMAPUDCDCREN = FCMAPUDCDCREN; // INPUT
		this->FCMAPUDCDFORCEALIGN = FCMAPUDCDFORCEALIGN; // INPUT
		this->FCMAPUDCDFORCEBESTEERING = FCMAPUDCDFORCEBESTEERING; // INPUT
		this->FCMAPUDCDFPUOP = FCMAPUDCDFPUOP; // INPUT
		this->FCMAPUDCDGPRWRITE = FCMAPUDCDGPRWRITE; // INPUT
		this->FCMAPUDCDLDSTBYTE = FCMAPUDCDLDSTBYTE; // INPUT
		this->FCMAPUDCDLDSTDW = FCMAPUDCDLDSTDW; // INPUT
		this->FCMAPUDCDLDSTHW = FCMAPUDCDLDSTHW; // INPUT
		this->FCMAPUDCDLDSTQW = FCMAPUDCDLDSTQW; // INPUT
		this->FCMAPUDCDLDSTWD = FCMAPUDCDLDSTWD; // INPUT
		this->FCMAPUDCDLOAD = FCMAPUDCDLOAD; // INPUT
		this->FCMAPUDCDPRIVOP = FCMAPUDCDPRIVOP; // INPUT
		this->FCMAPUDCDRAEN = FCMAPUDCDRAEN; // INPUT
		this->FCMAPUDCDRBEN = FCMAPUDCDRBEN; // INPUT
		this->FCMAPUDCDSTORE = FCMAPUDCDSTORE; // INPUT
		this->FCMAPUDCDTRAPBE = FCMAPUDCDTRAPBE; // INPUT
		this->FCMAPUDCDTRAPLE = FCMAPUDCDTRAPLE; // INPUT
		this->FCMAPUDCDUPDATE = FCMAPUDCDUPDATE; // INPUT
		this->FCMAPUDCDXERCAEN = FCMAPUDCDXERCAEN; // INPUT
		this->FCMAPUDCDXEROVEN = FCMAPUDCDXEROVEN; // INPUT
		this->FCMAPUDECODEBUSY = FCMAPUDECODEBUSY; // INPUT
		this->FCMAPUDONE = FCMAPUDONE; // INPUT
		this->FCMAPUEXCEPTION = FCMAPUEXCEPTION; // INPUT
		this->FCMAPUEXEBLOCKINGMCO = FCMAPUEXEBLOCKINGMCO; // INPUT
		this->FCMAPUEXECRFIELD = FCMAPUEXECRFIELD; // INPUT
		this->FCMAPUEXENONBLOCKINGMCO = FCMAPUEXENONBLOCKINGMCO; // INPUT
		this->FCMAPUINSTRACK = FCMAPUINSTRACK; // INPUT
		this->FCMAPULOADWAIT = FCMAPULOADWAIT; // INPUT
		this->FCMAPURESULT = FCMAPURESULT; // INPUT
		this->FCMAPURESULTVALID = FCMAPURESULTVALID; // INPUT
		this->FCMAPUSLEEPNOTREADY = FCMAPUSLEEPNOTREADY; // INPUT
		this->FCMAPUXERCA = FCMAPUXERCA; // INPUT
		this->FCMAPUXEROV = FCMAPUXEROV; // INPUT
		this->ISARCVALUE = ISARCVALUE; // INPUT
		this->ISCNTLVALUE = ISCNTLVALUE; // INPUT
		this->JTGC405BNDSCANTDO = JTGC405BNDSCANTDO; // INPUT
		this->JTGC405TCK = JTGC405TCK; // INPUT
		this->JTGC405TDI = JTGC405TDI; // INPUT
		this->JTGC405TMS = JTGC405TMS; // INPUT
		this->JTGC405TRSTNEG = JTGC405TRSTNEG; // INPUT
		this->MCBCPUCLKEN = MCBCPUCLKEN; // INPUT
		this->MCBJTAGEN = MCBJTAGEN; // INPUT
		this->MCBTIMEREN = MCBTIMEREN; // INPUT
		this->MCPPCRST = MCPPCRST; // INPUT
		this->PLBC405DCUADDRACK = PLBC405DCUADDRACK; // INPUT
		this->PLBC405DCUBUSY = PLBC405DCUBUSY; // INPUT
		this->PLBC405DCUERR = PLBC405DCUERR; // INPUT
		this->PLBC405DCURDDACK = PLBC405DCURDDACK; // INPUT
		this->PLBC405DCURDDBUS = PLBC405DCURDDBUS; // INPUT
		this->PLBC405DCURDWDADDR = PLBC405DCURDWDADDR; // INPUT
		this->PLBC405DCUSSIZE1 = PLBC405DCUSSIZE1; // INPUT
		this->PLBC405DCUWRDACK = PLBC405DCUWRDACK; // INPUT
		this->PLBC405ICUADDRACK = PLBC405ICUADDRACK; // INPUT
		this->PLBC405ICUBUSY = PLBC405ICUBUSY; // INPUT
		this->PLBC405ICUERR = PLBC405ICUERR; // INPUT
		this->PLBC405ICURDDACK = PLBC405ICURDDACK; // INPUT
		this->PLBC405ICURDDBUS = PLBC405ICURDDBUS; // INPUT
		this->PLBC405ICURDWDADDR = PLBC405ICURDWDADDR; // INPUT
		this->PLBC405ICUSSIZE1 = PLBC405ICUSSIZE1; // INPUT
		this->PLBCLK = PLBCLK; // INPUT
		this->RSTC405RESETCHIP = RSTC405RESETCHIP; // INPUT
		this->RSTC405RESETCORE = RSTC405RESETCORE; // INPUT
		this->RSTC405RESETSYS = RSTC405RESETSYS; // INPUT
		this->TIEAPUCONTROL = TIEAPUCONTROL; // INPUT
		this->TIEAPUUDI1 = TIEAPUUDI1; // INPUT
		this->TIEAPUUDI2 = TIEAPUUDI2; // INPUT
		this->TIEAPUUDI3 = TIEAPUUDI3; // INPUT
		this->TIEAPUUDI4 = TIEAPUUDI4; // INPUT
		this->TIEAPUUDI5 = TIEAPUUDI5; // INPUT
		this->TIEAPUUDI6 = TIEAPUUDI6; // INPUT
		this->TIEAPUUDI7 = TIEAPUUDI7; // INPUT
		this->TIEAPUUDI8 = TIEAPUUDI8; // INPUT
		this->TIEC405DETERMINISTICMULT = TIEC405DETERMINISTICMULT; // INPUT
		this->TIEC405DISOPERANDFWD = TIEC405DISOPERANDFWD; // INPUT
		this->TIEC405MMUEN = TIEC405MMUEN; // INPUT
		this->TIEDCRADDR = TIEDCRADDR; // INPUT
		this->TIEPVRBIT10 = TIEPVRBIT10; // INPUT
		this->TIEPVRBIT11 = TIEPVRBIT11; // INPUT
		this->TIEPVRBIT28 = TIEPVRBIT28; // INPUT
		this->TIEPVRBIT29 = TIEPVRBIT29; // INPUT
		this->TIEPVRBIT30 = TIEPVRBIT30; // INPUT
		this->TIEPVRBIT31 = TIEPVRBIT31; // INPUT
		this->TIEPVRBIT8 = TIEPVRBIT8; // INPUT
		this->TIEPVRBIT9 = TIEPVRBIT9; // INPUT
		this->TRCC405TRACEDISABLE = TRCC405TRACEDISABLE; // INPUT
		this->TRCC405TRIGGEREVENTIN = TRCC405TRIGGEREVENTIN; // INPUT
	
		register_wait_on_event_nets();
	
	}
	
	void register_wait_on_event_nets(){
	// TODO
	}
	void calculate(int time){
	// TODO
	}
};


class prim_class_FPGA_startup_VIRTEX4{
	//Verilog Parameters:
	//Verilog Ports in definition order:
	NetFlow* bus_reset; // OUTPUT
	NetFlow* ghigh_b; // OUTPUT
	NetFlow* gsr; // OUTPUT
	NetFlow* done; // OUTPUT
	NetFlow* gwe; // OUTPUT
	NetFlow* gts_b; // OUTPUT
	NetFlow* shutdown; // INPUT
	NetFlow* cclk; // INPUT
	NetFlow* por; // INPUT
	
	prim_class_FPGA_startup_VIRTEX4(
		//Verilog Parameters:
		//Verilog Ports in definition order:
		NetFlow* bus_reset, // OUTPUT
		NetFlow* ghigh_b, // OUTPUT
		NetFlow* gsr, // OUTPUT
		NetFlow* done, // OUTPUT
		NetFlow* gwe, // OUTPUT
		NetFlow* gts_b, // OUTPUT
		NetFlow* shutdown, // INPUT
		NetFlow* cclk, // INPUT
		NetFlow* por // INPUT
		){
	
	// Assign parameters and ports: 
	//Verilog Parameters:
	//Verilog Ports in definition order:
		this->bus_reset = bus_reset; // OUTPUT
		this->ghigh_b = ghigh_b; // OUTPUT
		this->gsr = gsr; // OUTPUT
		this->done = done; // OUTPUT
		this->gwe = gwe; // OUTPUT
		this->gts_b = gts_b; // OUTPUT
		this->shutdown = shutdown; // INPUT
		this->cclk = cclk; // INPUT
		this->por = por; // INPUT
	
		register_wait_on_event_nets();
	
	}
	
	void register_wait_on_event_nets(){
	// TODO
	}
	void calculate(int time){
	// TODO
	}
};


class prim_class_X_PS7{
	//Verilog Parameters:
	int LOC;
	//Verilog Ports in definition order:
	NetFlow* DMA0DATYPE; // OUTPUT
	NetFlow* DMA0DAVALID; // OUTPUT
	NetFlow* DMA0DRREADY; // OUTPUT
	NetFlow* DMA0RSTN; // OUTPUT
	NetFlow* DMA1DATYPE; // OUTPUT
	NetFlow* DMA1DAVALID; // OUTPUT
	NetFlow* DMA1DRREADY; // OUTPUT
	NetFlow* DMA1RSTN; // OUTPUT
	NetFlow* DMA2DATYPE; // OUTPUT
	NetFlow* DMA2DAVALID; // OUTPUT
	NetFlow* DMA2DRREADY; // OUTPUT
	NetFlow* DMA2RSTN; // OUTPUT
	NetFlow* DMA3DATYPE; // OUTPUT
	NetFlow* DMA3DAVALID; // OUTPUT
	NetFlow* DMA3DRREADY; // OUTPUT
	NetFlow* DMA3RSTN; // OUTPUT
	NetFlow* EMIOCAN0PHYTX; // OUTPUT
	NetFlow* EMIOCAN1PHYTX; // OUTPUT
	NetFlow* EMIOENET0GMIITXD; // OUTPUT
	NetFlow* EMIOENET0GMIITXEN; // OUTPUT
	NetFlow* EMIOENET0GMIITXER; // OUTPUT
	NetFlow* EMIOENET0MDIOMDC; // OUTPUT
	NetFlow* EMIOENET0MDIOO; // OUTPUT
	NetFlow* EMIOENET0MDIOTN; // OUTPUT
	NetFlow* EMIOENET0PTPDELAYREQRX; // OUTPUT
	NetFlow* EMIOENET0PTPDELAYREQTX; // OUTPUT
	NetFlow* EMIOENET0PTPPDELAYREQRX; // OUTPUT
	NetFlow* EMIOENET0PTPPDELAYREQTX; // OUTPUT
	NetFlow* EMIOENET0PTPPDELAYRESPRX; // OUTPUT
	NetFlow* EMIOENET0PTPPDELAYRESPTX; // OUTPUT
	NetFlow* EMIOENET0PTPSYNCFRAMERX; // OUTPUT
	NetFlow* EMIOENET0PTPSYNCFRAMETX; // OUTPUT
	NetFlow* EMIOENET0SOFRX; // OUTPUT
	NetFlow* EMIOENET0SOFTX; // OUTPUT
	NetFlow* EMIOENET1GMIITXD; // OUTPUT
	NetFlow* EMIOENET1GMIITXEN; // OUTPUT
	NetFlow* EMIOENET1GMIITXER; // OUTPUT
	NetFlow* EMIOENET1MDIOMDC; // OUTPUT
	NetFlow* EMIOENET1MDIOO; // OUTPUT
	NetFlow* EMIOENET1MDIOTN; // OUTPUT
	NetFlow* EMIOENET1PTPDELAYREQRX; // OUTPUT
	NetFlow* EMIOENET1PTPDELAYREQTX; // OUTPUT
	NetFlow* EMIOENET1PTPPDELAYREQRX; // OUTPUT
	NetFlow* EMIOENET1PTPPDELAYREQTX; // OUTPUT
	NetFlow* EMIOENET1PTPPDELAYRESPRX; // OUTPUT
	NetFlow* EMIOENET1PTPPDELAYRESPTX; // OUTPUT
	NetFlow* EMIOENET1PTPSYNCFRAMERX; // OUTPUT
	NetFlow* EMIOENET1PTPSYNCFRAMETX; // OUTPUT
	NetFlow* EMIOENET1SOFRX; // OUTPUT
	NetFlow* EMIOENET1SOFTX; // OUTPUT
	NetFlow* EMIOGPIOO; // OUTPUT
	NetFlow* EMIOGPIOTN; // OUTPUT
	NetFlow* EMIOI2C0SCLO; // OUTPUT
	NetFlow* EMIOI2C0SCLTN; // OUTPUT
	NetFlow* EMIOI2C0SDAO; // OUTPUT
	NetFlow* EMIOI2C0SDATN; // OUTPUT
	NetFlow* EMIOI2C1SCLO; // OUTPUT
	NetFlow* EMIOI2C1SCLTN; // OUTPUT
	NetFlow* EMIOI2C1SDAO; // OUTPUT
	NetFlow* EMIOI2C1SDATN; // OUTPUT
	NetFlow* EMIOPJTAGTDO; // OUTPUT
	NetFlow* EMIOPJTAGTDTN; // OUTPUT
	NetFlow* EMIOSDIO0BUSPOW; // OUTPUT
	NetFlow* EMIOSDIO0BUSVOLT; // OUTPUT
	NetFlow* EMIOSDIO0CLK; // OUTPUT
	NetFlow* EMIOSDIO0CMDO; // OUTPUT
	NetFlow* EMIOSDIO0CMDTN; // OUTPUT
	NetFlow* EMIOSDIO0DATAO; // OUTPUT
	NetFlow* EMIOSDIO0DATATN; // OUTPUT
	NetFlow* EMIOSDIO0LED; // OUTPUT
	NetFlow* EMIOSDIO1BUSPOW; // OUTPUT
	NetFlow* EMIOSDIO1BUSVOLT; // OUTPUT
	NetFlow* EMIOSDIO1CLK; // OUTPUT
	NetFlow* EMIOSDIO1CMDO; // OUTPUT
	NetFlow* EMIOSDIO1CMDTN; // OUTPUT
	NetFlow* EMIOSDIO1DATAO; // OUTPUT
	NetFlow* EMIOSDIO1DATATN; // OUTPUT
	NetFlow* EMIOSDIO1LED; // OUTPUT
	NetFlow* EMIOSPI0MO; // OUTPUT
	NetFlow* EMIOSPI0MOTN; // OUTPUT
	NetFlow* EMIOSPI0SCLKO; // OUTPUT
	NetFlow* EMIOSPI0SCLKTN; // OUTPUT
	NetFlow* EMIOSPI0SO; // OUTPUT
	NetFlow* EMIOSPI0SSNTN; // OUTPUT
	NetFlow* EMIOSPI0SSON; // OUTPUT
	NetFlow* EMIOSPI0STN; // OUTPUT
	NetFlow* EMIOSPI1MO; // OUTPUT
	NetFlow* EMIOSPI1MOTN; // OUTPUT
	NetFlow* EMIOSPI1SCLKO; // OUTPUT
	NetFlow* EMIOSPI1SCLKTN; // OUTPUT
	NetFlow* EMIOSPI1SO; // OUTPUT
	NetFlow* EMIOSPI1SSNTN; // OUTPUT
	NetFlow* EMIOSPI1SSON; // OUTPUT
	NetFlow* EMIOSPI1STN; // OUTPUT
	NetFlow* EMIOTRACECTL; // OUTPUT
	NetFlow* EMIOTRACEDATA; // OUTPUT
	NetFlow* EMIOTTC0WAVEO; // OUTPUT
	NetFlow* EMIOTTC1WAVEO; // OUTPUT
	NetFlow* EMIOUART0DTRN; // OUTPUT
	NetFlow* EMIOUART0RTSN; // OUTPUT
	NetFlow* EMIOUART0TX; // OUTPUT
	NetFlow* EMIOUART1DTRN; // OUTPUT
	NetFlow* EMIOUART1RTSN; // OUTPUT
	NetFlow* EMIOUART1TX; // OUTPUT
	NetFlow* EMIOUSB0PORTINDCTL; // OUTPUT
	NetFlow* EMIOUSB0VBUSPWRSELECT; // OUTPUT
	NetFlow* EMIOUSB1PORTINDCTL; // OUTPUT
	NetFlow* EMIOUSB1VBUSPWRSELECT; // OUTPUT
	NetFlow* EMIOWDTRSTO; // OUTPUT
	NetFlow* EVENTEVENTO; // OUTPUT
	NetFlow* EVENTSTANDBYWFE; // OUTPUT
	NetFlow* EVENTSTANDBYWFI; // OUTPUT
	NetFlow* FCLKCLK; // OUTPUT
	NetFlow* FCLKRESETN; // OUTPUT
	NetFlow* FTMTF2PTRIGACK; // OUTPUT
	NetFlow* FTMTP2FDEBUG; // OUTPUT
	NetFlow* FTMTP2FTRIG; // OUTPUT
	NetFlow* IRQP2F; // OUTPUT
	NetFlow* MAXIGP0ARADDR; // OUTPUT
	NetFlow* MAXIGP0ARBURST; // OUTPUT
	NetFlow* MAXIGP0ARCACHE; // OUTPUT
	NetFlow* MAXIGP0ARESETN; // OUTPUT
	NetFlow* MAXIGP0ARID; // OUTPUT
	NetFlow* MAXIGP0ARLEN; // OUTPUT
	NetFlow* MAXIGP0ARLOCK; // OUTPUT
	NetFlow* MAXIGP0ARPROT; // OUTPUT
	NetFlow* MAXIGP0ARQOS; // OUTPUT
	NetFlow* MAXIGP0ARSIZE; // OUTPUT
	NetFlow* MAXIGP0ARVALID; // OUTPUT
	NetFlow* MAXIGP0AWADDR; // OUTPUT
	NetFlow* MAXIGP0AWBURST; // OUTPUT
	NetFlow* MAXIGP0AWCACHE; // OUTPUT
	NetFlow* MAXIGP0AWID; // OUTPUT
	NetFlow* MAXIGP0AWLEN; // OUTPUT
	NetFlow* MAXIGP0AWLOCK; // OUTPUT
	NetFlow* MAXIGP0AWPROT; // OUTPUT
	NetFlow* MAXIGP0AWQOS; // OUTPUT
	NetFlow* MAXIGP0AWSIZE; // OUTPUT
	NetFlow* MAXIGP0AWVALID; // OUTPUT
	NetFlow* MAXIGP0BREADY; // OUTPUT
	NetFlow* MAXIGP0RREADY; // OUTPUT
	NetFlow* MAXIGP0WDATA; // OUTPUT
	NetFlow* MAXIGP0WID; // OUTPUT
	NetFlow* MAXIGP0WLAST; // OUTPUT
	NetFlow* MAXIGP0WSTRB; // OUTPUT
	NetFlow* MAXIGP0WVALID; // OUTPUT
	NetFlow* MAXIGP1ARADDR; // OUTPUT
	NetFlow* MAXIGP1ARBURST; // OUTPUT
	NetFlow* MAXIGP1ARCACHE; // OUTPUT
	NetFlow* MAXIGP1ARESETN; // OUTPUT
	NetFlow* MAXIGP1ARID; // OUTPUT
	NetFlow* MAXIGP1ARLEN; // OUTPUT
	NetFlow* MAXIGP1ARLOCK; // OUTPUT
	NetFlow* MAXIGP1ARPROT; // OUTPUT
	NetFlow* MAXIGP1ARQOS; // OUTPUT
	NetFlow* MAXIGP1ARSIZE; // OUTPUT
	NetFlow* MAXIGP1ARVALID; // OUTPUT
	NetFlow* MAXIGP1AWADDR; // OUTPUT
	NetFlow* MAXIGP1AWBURST; // OUTPUT
	NetFlow* MAXIGP1AWCACHE; // OUTPUT
	NetFlow* MAXIGP1AWID; // OUTPUT
	NetFlow* MAXIGP1AWLEN; // OUTPUT
	NetFlow* MAXIGP1AWLOCK; // OUTPUT
	NetFlow* MAXIGP1AWPROT; // OUTPUT
	NetFlow* MAXIGP1AWQOS; // OUTPUT
	NetFlow* MAXIGP1AWSIZE; // OUTPUT
	NetFlow* MAXIGP1AWVALID; // OUTPUT
	NetFlow* MAXIGP1BREADY; // OUTPUT
	NetFlow* MAXIGP1RREADY; // OUTPUT
	NetFlow* MAXIGP1WDATA; // OUTPUT
	NetFlow* MAXIGP1WID; // OUTPUT
	NetFlow* MAXIGP1WLAST; // OUTPUT
	NetFlow* MAXIGP1WSTRB; // OUTPUT
	NetFlow* MAXIGP1WVALID; // OUTPUT
	NetFlow* SAXIACPARESETN; // OUTPUT
	NetFlow* SAXIACPARREADY; // OUTPUT
	NetFlow* SAXIACPAWREADY; // OUTPUT
	NetFlow* SAXIACPBID; // OUTPUT
	NetFlow* SAXIACPBRESP; // OUTPUT
	NetFlow* SAXIACPBVALID; // OUTPUT
	NetFlow* SAXIACPRDATA; // OUTPUT
	NetFlow* SAXIACPRID; // OUTPUT
	NetFlow* SAXIACPRLAST; // OUTPUT
	NetFlow* SAXIACPRRESP; // OUTPUT
	NetFlow* SAXIACPRVALID; // OUTPUT
	NetFlow* SAXIACPWREADY; // OUTPUT
	NetFlow* SAXIGP0ARESETN; // OUTPUT
	NetFlow* SAXIGP0ARREADY; // OUTPUT
	NetFlow* SAXIGP0AWREADY; // OUTPUT
	NetFlow* SAXIGP0BID; // OUTPUT
	NetFlow* SAXIGP0BRESP; // OUTPUT
	NetFlow* SAXIGP0BVALID; // OUTPUT
	NetFlow* SAXIGP0RDATA; // OUTPUT
	NetFlow* SAXIGP0RID; // OUTPUT
	NetFlow* SAXIGP0RLAST; // OUTPUT
	NetFlow* SAXIGP0RRESP; // OUTPUT
	NetFlow* SAXIGP0RVALID; // OUTPUT
	NetFlow* SAXIGP0WREADY; // OUTPUT
	NetFlow* SAXIGP1ARESETN; // OUTPUT
	NetFlow* SAXIGP1ARREADY; // OUTPUT
	NetFlow* SAXIGP1AWREADY; // OUTPUT
	NetFlow* SAXIGP1BID; // OUTPUT
	NetFlow* SAXIGP1BRESP; // OUTPUT
	NetFlow* SAXIGP1BVALID; // OUTPUT
	NetFlow* SAXIGP1RDATA; // OUTPUT
	NetFlow* SAXIGP1RID; // OUTPUT
	NetFlow* SAXIGP1RLAST; // OUTPUT
	NetFlow* SAXIGP1RRESP; // OUTPUT
	NetFlow* SAXIGP1RVALID; // OUTPUT
	NetFlow* SAXIGP1WREADY; // OUTPUT
	NetFlow* SAXIHP0ARESETN; // OUTPUT
	NetFlow* SAXIHP0ARREADY; // OUTPUT
	NetFlow* SAXIHP0AWREADY; // OUTPUT
	NetFlow* SAXIHP0BID; // OUTPUT
	NetFlow* SAXIHP0BRESP; // OUTPUT
	NetFlow* SAXIHP0BVALID; // OUTPUT
	NetFlow* SAXIHP0RACOUNT; // OUTPUT
	NetFlow* SAXIHP0RCOUNT; // OUTPUT
	NetFlow* SAXIHP0RDATA; // OUTPUT
	NetFlow* SAXIHP0RID; // OUTPUT
	NetFlow* SAXIHP0RLAST; // OUTPUT
	NetFlow* SAXIHP0RRESP; // OUTPUT
	NetFlow* SAXIHP0RVALID; // OUTPUT
	NetFlow* SAXIHP0WACOUNT; // OUTPUT
	NetFlow* SAXIHP0WCOUNT; // OUTPUT
	NetFlow* SAXIHP0WREADY; // OUTPUT
	NetFlow* SAXIHP1ARESETN; // OUTPUT
	NetFlow* SAXIHP1ARREADY; // OUTPUT
	NetFlow* SAXIHP1AWREADY; // OUTPUT
	NetFlow* SAXIHP1BID; // OUTPUT
	NetFlow* SAXIHP1BRESP; // OUTPUT
	NetFlow* SAXIHP1BVALID; // OUTPUT
	NetFlow* SAXIHP1RACOUNT; // OUTPUT
	NetFlow* SAXIHP1RCOUNT; // OUTPUT
	NetFlow* SAXIHP1RDATA; // OUTPUT
	NetFlow* SAXIHP1RID; // OUTPUT
	NetFlow* SAXIHP1RLAST; // OUTPUT
	NetFlow* SAXIHP1RRESP; // OUTPUT
	NetFlow* SAXIHP1RVALID; // OUTPUT
	NetFlow* SAXIHP1WACOUNT; // OUTPUT
	NetFlow* SAXIHP1WCOUNT; // OUTPUT
	NetFlow* SAXIHP1WREADY; // OUTPUT
	NetFlow* SAXIHP2ARESETN; // OUTPUT
	NetFlow* SAXIHP2ARREADY; // OUTPUT
	NetFlow* SAXIHP2AWREADY; // OUTPUT
	NetFlow* SAXIHP2BID; // OUTPUT
	NetFlow* SAXIHP2BRESP; // OUTPUT
	NetFlow* SAXIHP2BVALID; // OUTPUT
	NetFlow* SAXIHP2RACOUNT; // OUTPUT
	NetFlow* SAXIHP2RCOUNT; // OUTPUT
	NetFlow* SAXIHP2RDATA; // OUTPUT
	NetFlow* SAXIHP2RID; // OUTPUT
	NetFlow* SAXIHP2RLAST; // OUTPUT
	NetFlow* SAXIHP2RRESP; // OUTPUT
	NetFlow* SAXIHP2RVALID; // OUTPUT
	NetFlow* SAXIHP2WACOUNT; // OUTPUT
	NetFlow* SAXIHP2WCOUNT; // OUTPUT
	NetFlow* SAXIHP2WREADY; // OUTPUT
	NetFlow* SAXIHP3ARESETN; // OUTPUT
	NetFlow* SAXIHP3ARREADY; // OUTPUT
	NetFlow* SAXIHP3AWREADY; // OUTPUT
	NetFlow* SAXIHP3BID; // OUTPUT
	NetFlow* SAXIHP3BRESP; // OUTPUT
	NetFlow* SAXIHP3BVALID; // OUTPUT
	NetFlow* SAXIHP3RACOUNT; // OUTPUT
	NetFlow* SAXIHP3RCOUNT; // OUTPUT
	NetFlow* SAXIHP3RDATA; // OUTPUT
	NetFlow* SAXIHP3RID; // OUTPUT
	NetFlow* SAXIHP3RLAST; // OUTPUT
	NetFlow* SAXIHP3RRESP; // OUTPUT
	NetFlow* SAXIHP3RVALID; // OUTPUT
	NetFlow* SAXIHP3WACOUNT; // OUTPUT
	NetFlow* SAXIHP3WCOUNT; // OUTPUT
	NetFlow* SAXIHP3WREADY; // OUTPUT
	NetFlow* DDRA; // INOUT
	NetFlow* DDRBA; // INOUT
	NetFlow* DDRCASB; // INOUT
	NetFlow* DDRCKE; // INOUT
	NetFlow* DDRCKN; // INOUT
	NetFlow* DDRCKP; // INOUT
	NetFlow* DDRCSB; // INOUT
	NetFlow* DDRDM; // INOUT
	NetFlow* DDRDQ; // INOUT
	NetFlow* DDRDQSN; // INOUT
	NetFlow* DDRDQSP; // INOUT
	NetFlow* DDRDRSTB; // INOUT
	NetFlow* DDRODT; // INOUT
	NetFlow* DDRRASB; // INOUT
	NetFlow* DDRVRN; // INOUT
	NetFlow* DDRVRP; // INOUT
	NetFlow* DDRWEB; // INOUT
	NetFlow* MIO; // INOUT
	NetFlow* PSCLK; // INOUT
	NetFlow* PSPORB; // INOUT
	NetFlow* PSSRSTB; // INOUT
	NetFlow* DDRARB; // INPUT
	NetFlow* DMA0ACLK; // INPUT
	NetFlow* DMA0DAREADY; // INPUT
	NetFlow* DMA0DRLAST; // INPUT
	NetFlow* DMA0DRTYPE; // INPUT
	NetFlow* DMA0DRVALID; // INPUT
	NetFlow* DMA1ACLK; // INPUT
	NetFlow* DMA1DAREADY; // INPUT
	NetFlow* DMA1DRLAST; // INPUT
	NetFlow* DMA1DRTYPE; // INPUT
	NetFlow* DMA1DRVALID; // INPUT
	NetFlow* DMA2ACLK; // INPUT
	NetFlow* DMA2DAREADY; // INPUT
	NetFlow* DMA2DRLAST; // INPUT
	NetFlow* DMA2DRTYPE; // INPUT
	NetFlow* DMA2DRVALID; // INPUT
	NetFlow* DMA3ACLK; // INPUT
	NetFlow* DMA3DAREADY; // INPUT
	NetFlow* DMA3DRLAST; // INPUT
	NetFlow* DMA3DRTYPE; // INPUT
	NetFlow* DMA3DRVALID; // INPUT
	NetFlow* EMIOCAN0PHYRX; // INPUT
	NetFlow* EMIOCAN1PHYRX; // INPUT
	NetFlow* EMIOENET0EXTINTIN; // INPUT
	NetFlow* EMIOENET0GMIICOL; // INPUT
	NetFlow* EMIOENET0GMIICRS; // INPUT
	NetFlow* EMIOENET0GMIIRXCLK; // INPUT
	NetFlow* EMIOENET0GMIIRXD; // INPUT
	NetFlow* EMIOENET0GMIIRXDV; // INPUT
	NetFlow* EMIOENET0GMIIRXER; // INPUT
	NetFlow* EMIOENET0GMIITXCLK; // INPUT
	NetFlow* EMIOENET0MDIOI; // INPUT
	NetFlow* EMIOENET1EXTINTIN; // INPUT
	NetFlow* EMIOENET1GMIICOL; // INPUT
	NetFlow* EMIOENET1GMIICRS; // INPUT
	NetFlow* EMIOENET1GMIIRXCLK; // INPUT
	NetFlow* EMIOENET1GMIIRXD; // INPUT
	NetFlow* EMIOENET1GMIIRXDV; // INPUT
	NetFlow* EMIOENET1GMIIRXER; // INPUT
	NetFlow* EMIOENET1GMIITXCLK; // INPUT
	NetFlow* EMIOENET1MDIOI; // INPUT
	NetFlow* EMIOGPIOI; // INPUT
	NetFlow* EMIOI2C0SCLI; // INPUT
	NetFlow* EMIOI2C0SDAI; // INPUT
	NetFlow* EMIOI2C1SCLI; // INPUT
	NetFlow* EMIOI2C1SDAI; // INPUT
	NetFlow* EMIOPJTAGTCK; // INPUT
	NetFlow* EMIOPJTAGTDI; // INPUT
	NetFlow* EMIOPJTAGTMS; // INPUT
	NetFlow* EMIOSDIO0CDN; // INPUT
	NetFlow* EMIOSDIO0CLKFB; // INPUT
	NetFlow* EMIOSDIO0CMDI; // INPUT
	NetFlow* EMIOSDIO0DATAI; // INPUT
	NetFlow* EMIOSDIO0WP; // INPUT
	NetFlow* EMIOSDIO1CDN; // INPUT
	NetFlow* EMIOSDIO1CLKFB; // INPUT
	NetFlow* EMIOSDIO1CMDI; // INPUT
	NetFlow* EMIOSDIO1DATAI; // INPUT
	NetFlow* EMIOSDIO1WP; // INPUT
	NetFlow* EMIOSPI0MI; // INPUT
	NetFlow* EMIOSPI0SCLKI; // INPUT
	NetFlow* EMIOSPI0SI; // INPUT
	NetFlow* EMIOSPI0SSIN; // INPUT
	NetFlow* EMIOSPI1MI; // INPUT
	NetFlow* EMIOSPI1SCLKI; // INPUT
	NetFlow* EMIOSPI1SI; // INPUT
	NetFlow* EMIOSPI1SSIN; // INPUT
	NetFlow* EMIOSRAMINTIN; // INPUT
	NetFlow* EMIOTRACECLK; // INPUT
	NetFlow* EMIOTTC0CLKI; // INPUT
	NetFlow* EMIOTTC1CLKI; // INPUT
	NetFlow* EMIOUART0CTSN; // INPUT
	NetFlow* EMIOUART0DCDN; // INPUT
	NetFlow* EMIOUART0DSRN; // INPUT
	NetFlow* EMIOUART0RIN; // INPUT
	NetFlow* EMIOUART0RX; // INPUT
	NetFlow* EMIOUART1CTSN; // INPUT
	NetFlow* EMIOUART1DCDN; // INPUT
	NetFlow* EMIOUART1DSRN; // INPUT
	NetFlow* EMIOUART1RIN; // INPUT
	NetFlow* EMIOUART1RX; // INPUT
	NetFlow* EMIOUSB0VBUSPWRFAULT; // INPUT
	NetFlow* EMIOUSB1VBUSPWRFAULT; // INPUT
	NetFlow* EMIOWDTCLKI; // INPUT
	NetFlow* EVENTEVENTI; // INPUT
	NetFlow* FCLKCLKTRIGN; // INPUT
	NetFlow* FPGAIDLEN; // INPUT
	NetFlow* FTMDTRACEINATID; // INPUT
	NetFlow* FTMDTRACEINCLOCK; // INPUT
	NetFlow* FTMDTRACEINDATA; // INPUT
	NetFlow* FTMDTRACEINVALID; // INPUT
	NetFlow* FTMTF2PDEBUG; // INPUT
	NetFlow* FTMTF2PTRIG; // INPUT
	NetFlow* FTMTP2FTRIGACK; // INPUT
	NetFlow* IRQF2P; // INPUT
	NetFlow* MAXIGP0ACLK; // INPUT
	NetFlow* MAXIGP0ARREADY; // INPUT
	NetFlow* MAXIGP0AWREADY; // INPUT
	NetFlow* MAXIGP0BID; // INPUT
	NetFlow* MAXIGP0BRESP; // INPUT
	NetFlow* MAXIGP0BVALID; // INPUT
	NetFlow* MAXIGP0RDATA; // INPUT
	NetFlow* MAXIGP0RID; // INPUT
	NetFlow* MAXIGP0RLAST; // INPUT
	NetFlow* MAXIGP0RRESP; // INPUT
	NetFlow* MAXIGP0RVALID; // INPUT
	NetFlow* MAXIGP0WREADY; // INPUT
	NetFlow* MAXIGP1ACLK; // INPUT
	NetFlow* MAXIGP1ARREADY; // INPUT
	NetFlow* MAXIGP1AWREADY; // INPUT
	NetFlow* MAXIGP1BID; // INPUT
	NetFlow* MAXIGP1BRESP; // INPUT
	NetFlow* MAXIGP1BVALID; // INPUT
	NetFlow* MAXIGP1RDATA; // INPUT
	NetFlow* MAXIGP1RID; // INPUT
	NetFlow* MAXIGP1RLAST; // INPUT
	NetFlow* MAXIGP1RRESP; // INPUT
	NetFlow* MAXIGP1RVALID; // INPUT
	NetFlow* MAXIGP1WREADY; // INPUT
	NetFlow* SAXIACPACLK; // INPUT
	NetFlow* SAXIACPARADDR; // INPUT
	NetFlow* SAXIACPARBURST; // INPUT
	NetFlow* SAXIACPARCACHE; // INPUT
	NetFlow* SAXIACPARID; // INPUT
	NetFlow* SAXIACPARLEN; // INPUT
	NetFlow* SAXIACPARLOCK; // INPUT
	NetFlow* SAXIACPARPROT; // INPUT
	NetFlow* SAXIACPARQOS; // INPUT
	NetFlow* SAXIACPARSIZE; // INPUT
	NetFlow* SAXIACPARUSER; // INPUT
	NetFlow* SAXIACPARVALID; // INPUT
	NetFlow* SAXIACPAWADDR; // INPUT
	NetFlow* SAXIACPAWBURST; // INPUT
	NetFlow* SAXIACPAWCACHE; // INPUT
	NetFlow* SAXIACPAWID; // INPUT
	NetFlow* SAXIACPAWLEN; // INPUT
	NetFlow* SAXIACPAWLOCK; // INPUT
	NetFlow* SAXIACPAWPROT; // INPUT
	NetFlow* SAXIACPAWQOS; // INPUT
	NetFlow* SAXIACPAWSIZE; // INPUT
	NetFlow* SAXIACPAWUSER; // INPUT
	NetFlow* SAXIACPAWVALID; // INPUT
	NetFlow* SAXIACPBREADY; // INPUT
	NetFlow* SAXIACPRREADY; // INPUT
	NetFlow* SAXIACPWDATA; // INPUT
	NetFlow* SAXIACPWID; // INPUT
	NetFlow* SAXIACPWLAST; // INPUT
	NetFlow* SAXIACPWSTRB; // INPUT
	NetFlow* SAXIACPWVALID; // INPUT
	NetFlow* SAXIGP0ACLK; // INPUT
	NetFlow* SAXIGP0ARADDR; // INPUT
	NetFlow* SAXIGP0ARBURST; // INPUT
	NetFlow* SAXIGP0ARCACHE; // INPUT
	NetFlow* SAXIGP0ARID; // INPUT
	NetFlow* SAXIGP0ARLEN; // INPUT
	NetFlow* SAXIGP0ARLOCK; // INPUT
	NetFlow* SAXIGP0ARPROT; // INPUT
	NetFlow* SAXIGP0ARQOS; // INPUT
	NetFlow* SAXIGP0ARSIZE; // INPUT
	NetFlow* SAXIGP0ARVALID; // INPUT
	NetFlow* SAXIGP0AWADDR; // INPUT
	NetFlow* SAXIGP0AWBURST; // INPUT
	NetFlow* SAXIGP0AWCACHE; // INPUT
	NetFlow* SAXIGP0AWID; // INPUT
	NetFlow* SAXIGP0AWLEN; // INPUT
	NetFlow* SAXIGP0AWLOCK; // INPUT
	NetFlow* SAXIGP0AWPROT; // INPUT
	NetFlow* SAXIGP0AWQOS; // INPUT
	NetFlow* SAXIGP0AWSIZE; // INPUT
	NetFlow* SAXIGP0AWVALID; // INPUT
	NetFlow* SAXIGP0BREADY; // INPUT
	NetFlow* SAXIGP0RREADY; // INPUT
	NetFlow* SAXIGP0WDATA; // INPUT
	NetFlow* SAXIGP0WID; // INPUT
	NetFlow* SAXIGP0WLAST; // INPUT
	NetFlow* SAXIGP0WSTRB; // INPUT
	NetFlow* SAXIGP0WVALID; // INPUT
	NetFlow* SAXIGP1ACLK; // INPUT
	NetFlow* SAXIGP1ARADDR; // INPUT
	NetFlow* SAXIGP1ARBURST; // INPUT
	NetFlow* SAXIGP1ARCACHE; // INPUT
	NetFlow* SAXIGP1ARID; // INPUT
	NetFlow* SAXIGP1ARLEN; // INPUT
	NetFlow* SAXIGP1ARLOCK; // INPUT
	NetFlow* SAXIGP1ARPROT; // INPUT
	NetFlow* SAXIGP1ARQOS; // INPUT
	NetFlow* SAXIGP1ARSIZE; // INPUT
	NetFlow* SAXIGP1ARVALID; // INPUT
	NetFlow* SAXIGP1AWADDR; // INPUT
	NetFlow* SAXIGP1AWBURST; // INPUT
	NetFlow* SAXIGP1AWCACHE; // INPUT
	NetFlow* SAXIGP1AWID; // INPUT
	NetFlow* SAXIGP1AWLEN; // INPUT
	NetFlow* SAXIGP1AWLOCK; // INPUT
	NetFlow* SAXIGP1AWPROT; // INPUT
	NetFlow* SAXIGP1AWQOS; // INPUT
	NetFlow* SAXIGP1AWSIZE; // INPUT
	NetFlow* SAXIGP1AWVALID; // INPUT
	NetFlow* SAXIGP1BREADY; // INPUT
	NetFlow* SAXIGP1RREADY; // INPUT
	NetFlow* SAXIGP1WDATA; // INPUT
	NetFlow* SAXIGP1WID; // INPUT
	NetFlow* SAXIGP1WLAST; // INPUT
	NetFlow* SAXIGP1WSTRB; // INPUT
	NetFlow* SAXIGP1WVALID; // INPUT
	NetFlow* SAXIHP0ACLK; // INPUT
	NetFlow* SAXIHP0ARADDR; // INPUT
	NetFlow* SAXIHP0ARBURST; // INPUT
	NetFlow* SAXIHP0ARCACHE; // INPUT
	NetFlow* SAXIHP0ARID; // INPUT
	NetFlow* SAXIHP0ARLEN; // INPUT
	NetFlow* SAXIHP0ARLOCK; // INPUT
	NetFlow* SAXIHP0ARPROT; // INPUT
	NetFlow* SAXIHP0ARQOS; // INPUT
	NetFlow* SAXIHP0ARSIZE; // INPUT
	NetFlow* SAXIHP0ARVALID; // INPUT
	NetFlow* SAXIHP0AWADDR; // INPUT
	NetFlow* SAXIHP0AWBURST; // INPUT
	NetFlow* SAXIHP0AWCACHE; // INPUT
	NetFlow* SAXIHP0AWID; // INPUT
	NetFlow* SAXIHP0AWLEN; // INPUT
	NetFlow* SAXIHP0AWLOCK; // INPUT
	NetFlow* SAXIHP0AWPROT; // INPUT
	NetFlow* SAXIHP0AWQOS; // INPUT
	NetFlow* SAXIHP0AWSIZE; // INPUT
	NetFlow* SAXIHP0AWVALID; // INPUT
	NetFlow* SAXIHP0BREADY; // INPUT
	NetFlow* SAXIHP0RDISSUECAP1EN; // INPUT
	NetFlow* SAXIHP0RREADY; // INPUT
	NetFlow* SAXIHP0WDATA; // INPUT
	NetFlow* SAXIHP0WID; // INPUT
	NetFlow* SAXIHP0WLAST; // INPUT
	NetFlow* SAXIHP0WRISSUECAP1EN; // INPUT
	NetFlow* SAXIHP0WSTRB; // INPUT
	NetFlow* SAXIHP0WVALID; // INPUT
	NetFlow* SAXIHP1ACLK; // INPUT
	NetFlow* SAXIHP1ARADDR; // INPUT
	NetFlow* SAXIHP1ARBURST; // INPUT
	NetFlow* SAXIHP1ARCACHE; // INPUT
	NetFlow* SAXIHP1ARID; // INPUT
	NetFlow* SAXIHP1ARLEN; // INPUT
	NetFlow* SAXIHP1ARLOCK; // INPUT
	NetFlow* SAXIHP1ARPROT; // INPUT
	NetFlow* SAXIHP1ARQOS; // INPUT
	NetFlow* SAXIHP1ARSIZE; // INPUT
	NetFlow* SAXIHP1ARVALID; // INPUT
	NetFlow* SAXIHP1AWADDR; // INPUT
	NetFlow* SAXIHP1AWBURST; // INPUT
	NetFlow* SAXIHP1AWCACHE; // INPUT
	NetFlow* SAXIHP1AWID; // INPUT
	NetFlow* SAXIHP1AWLEN; // INPUT
	NetFlow* SAXIHP1AWLOCK; // INPUT
	NetFlow* SAXIHP1AWPROT; // INPUT
	NetFlow* SAXIHP1AWQOS; // INPUT
	NetFlow* SAXIHP1AWSIZE; // INPUT
	NetFlow* SAXIHP1AWVALID; // INPUT
	NetFlow* SAXIHP1BREADY; // INPUT
	NetFlow* SAXIHP1RDISSUECAP1EN; // INPUT
	NetFlow* SAXIHP1RREADY; // INPUT
	NetFlow* SAXIHP1WDATA; // INPUT
	NetFlow* SAXIHP1WID; // INPUT
	NetFlow* SAXIHP1WLAST; // INPUT
	NetFlow* SAXIHP1WRISSUECAP1EN; // INPUT
	NetFlow* SAXIHP1WSTRB; // INPUT
	NetFlow* SAXIHP1WVALID; // INPUT
	NetFlow* SAXIHP2ACLK; // INPUT
	NetFlow* SAXIHP2ARADDR; // INPUT
	NetFlow* SAXIHP2ARBURST; // INPUT
	NetFlow* SAXIHP2ARCACHE; // INPUT
	NetFlow* SAXIHP2ARID; // INPUT
	NetFlow* SAXIHP2ARLEN; // INPUT
	NetFlow* SAXIHP2ARLOCK; // INPUT
	NetFlow* SAXIHP2ARPROT; // INPUT
	NetFlow* SAXIHP2ARQOS; // INPUT
	NetFlow* SAXIHP2ARSIZE; // INPUT
	NetFlow* SAXIHP2ARVALID; // INPUT
	NetFlow* SAXIHP2AWADDR; // INPUT
	NetFlow* SAXIHP2AWBURST; // INPUT
	NetFlow* SAXIHP2AWCACHE; // INPUT
	NetFlow* SAXIHP2AWID; // INPUT
	NetFlow* SAXIHP2AWLEN; // INPUT
	NetFlow* SAXIHP2AWLOCK; // INPUT
	NetFlow* SAXIHP2AWPROT; // INPUT
	NetFlow* SAXIHP2AWQOS; // INPUT
	NetFlow* SAXIHP2AWSIZE; // INPUT
	NetFlow* SAXIHP2AWVALID; // INPUT
	NetFlow* SAXIHP2BREADY; // INPUT
	NetFlow* SAXIHP2RDISSUECAP1EN; // INPUT
	NetFlow* SAXIHP2RREADY; // INPUT
	NetFlow* SAXIHP2WDATA; // INPUT
	NetFlow* SAXIHP2WID; // INPUT
	NetFlow* SAXIHP2WLAST; // INPUT
	NetFlow* SAXIHP2WRISSUECAP1EN; // INPUT
	NetFlow* SAXIHP2WSTRB; // INPUT
	NetFlow* SAXIHP2WVALID; // INPUT
	NetFlow* SAXIHP3ACLK; // INPUT
	NetFlow* SAXIHP3ARADDR; // INPUT
	NetFlow* SAXIHP3ARBURST; // INPUT
	NetFlow* SAXIHP3ARCACHE; // INPUT
	NetFlow* SAXIHP3ARID; // INPUT
	NetFlow* SAXIHP3ARLEN; // INPUT
	NetFlow* SAXIHP3ARLOCK; // INPUT
	NetFlow* SAXIHP3ARPROT; // INPUT
	NetFlow* SAXIHP3ARQOS; // INPUT
	NetFlow* SAXIHP3ARSIZE; // INPUT
	NetFlow* SAXIHP3ARVALID; // INPUT
	NetFlow* SAXIHP3AWADDR; // INPUT
	NetFlow* SAXIHP3AWBURST; // INPUT
	NetFlow* SAXIHP3AWCACHE; // INPUT
	NetFlow* SAXIHP3AWID; // INPUT
	NetFlow* SAXIHP3AWLEN; // INPUT
	NetFlow* SAXIHP3AWLOCK; // INPUT
	NetFlow* SAXIHP3AWPROT; // INPUT
	NetFlow* SAXIHP3AWQOS; // INPUT
	NetFlow* SAXIHP3AWSIZE; // INPUT
	NetFlow* SAXIHP3AWVALID; // INPUT
	NetFlow* SAXIHP3BREADY; // INPUT
	NetFlow* SAXIHP3RDISSUECAP1EN; // INPUT
	NetFlow* SAXIHP3RREADY; // INPUT
	NetFlow* SAXIHP3WDATA; // INPUT
	NetFlow* SAXIHP3WID; // INPUT
	NetFlow* SAXIHP3WLAST; // INPUT
	NetFlow* SAXIHP3WRISSUECAP1EN; // INPUT
	NetFlow* SAXIHP3WSTRB; // INPUT
	NetFlow* SAXIHP3WVALID; // INPUT
	
	prim_class_X_PS7(
		//Verilog Parameters:
		int LOC, // Default: "UNPLACED"
		//Verilog Ports in definition order:
		NetFlow* DMA0DATYPE, // OUTPUT
		NetFlow* DMA0DAVALID, // OUTPUT
		NetFlow* DMA0DRREADY, // OUTPUT
		NetFlow* DMA0RSTN, // OUTPUT
		NetFlow* DMA1DATYPE, // OUTPUT
		NetFlow* DMA1DAVALID, // OUTPUT
		NetFlow* DMA1DRREADY, // OUTPUT
		NetFlow* DMA1RSTN, // OUTPUT
		NetFlow* DMA2DATYPE, // OUTPUT
		NetFlow* DMA2DAVALID, // OUTPUT
		NetFlow* DMA2DRREADY, // OUTPUT
		NetFlow* DMA2RSTN, // OUTPUT
		NetFlow* DMA3DATYPE, // OUTPUT
		NetFlow* DMA3DAVALID, // OUTPUT
		NetFlow* DMA3DRREADY, // OUTPUT
		NetFlow* DMA3RSTN, // OUTPUT
		NetFlow* EMIOCAN0PHYTX, // OUTPUT
		NetFlow* EMIOCAN1PHYTX, // OUTPUT
		NetFlow* EMIOENET0GMIITXD, // OUTPUT
		NetFlow* EMIOENET0GMIITXEN, // OUTPUT
		NetFlow* EMIOENET0GMIITXER, // OUTPUT
		NetFlow* EMIOENET0MDIOMDC, // OUTPUT
		NetFlow* EMIOENET0MDIOO, // OUTPUT
		NetFlow* EMIOENET0MDIOTN, // OUTPUT
		NetFlow* EMIOENET0PTPDELAYREQRX, // OUTPUT
		NetFlow* EMIOENET0PTPDELAYREQTX, // OUTPUT
		NetFlow* EMIOENET0PTPPDELAYREQRX, // OUTPUT
		NetFlow* EMIOENET0PTPPDELAYREQTX, // OUTPUT
		NetFlow* EMIOENET0PTPPDELAYRESPRX, // OUTPUT
		NetFlow* EMIOENET0PTPPDELAYRESPTX, // OUTPUT
		NetFlow* EMIOENET0PTPSYNCFRAMERX, // OUTPUT
		NetFlow* EMIOENET0PTPSYNCFRAMETX, // OUTPUT
		NetFlow* EMIOENET0SOFRX, // OUTPUT
		NetFlow* EMIOENET0SOFTX, // OUTPUT
		NetFlow* EMIOENET1GMIITXD, // OUTPUT
		NetFlow* EMIOENET1GMIITXEN, // OUTPUT
		NetFlow* EMIOENET1GMIITXER, // OUTPUT
		NetFlow* EMIOENET1MDIOMDC, // OUTPUT
		NetFlow* EMIOENET1MDIOO, // OUTPUT
		NetFlow* EMIOENET1MDIOTN, // OUTPUT
		NetFlow* EMIOENET1PTPDELAYREQRX, // OUTPUT
		NetFlow* EMIOENET1PTPDELAYREQTX, // OUTPUT
		NetFlow* EMIOENET1PTPPDELAYREQRX, // OUTPUT
		NetFlow* EMIOENET1PTPPDELAYREQTX, // OUTPUT
		NetFlow* EMIOENET1PTPPDELAYRESPRX, // OUTPUT
		NetFlow* EMIOENET1PTPPDELAYRESPTX, // OUTPUT
		NetFlow* EMIOENET1PTPSYNCFRAMERX, // OUTPUT
		NetFlow* EMIOENET1PTPSYNCFRAMETX, // OUTPUT
		NetFlow* EMIOENET1SOFRX, // OUTPUT
		NetFlow* EMIOENET1SOFTX, // OUTPUT
		NetFlow* EMIOGPIOO, // OUTPUT
		NetFlow* EMIOGPIOTN, // OUTPUT
		NetFlow* EMIOI2C0SCLO, // OUTPUT
		NetFlow* EMIOI2C0SCLTN, // OUTPUT
		NetFlow* EMIOI2C0SDAO, // OUTPUT
		NetFlow* EMIOI2C0SDATN, // OUTPUT
		NetFlow* EMIOI2C1SCLO, // OUTPUT
		NetFlow* EMIOI2C1SCLTN, // OUTPUT
		NetFlow* EMIOI2C1SDAO, // OUTPUT
		NetFlow* EMIOI2C1SDATN, // OUTPUT
		NetFlow* EMIOPJTAGTDO, // OUTPUT
		NetFlow* EMIOPJTAGTDTN, // OUTPUT
		NetFlow* EMIOSDIO0BUSPOW, // OUTPUT
		NetFlow* EMIOSDIO0BUSVOLT, // OUTPUT
		NetFlow* EMIOSDIO0CLK, // OUTPUT
		NetFlow* EMIOSDIO0CMDO, // OUTPUT
		NetFlow* EMIOSDIO0CMDTN, // OUTPUT
		NetFlow* EMIOSDIO0DATAO, // OUTPUT
		NetFlow* EMIOSDIO0DATATN, // OUTPUT
		NetFlow* EMIOSDIO0LED, // OUTPUT
		NetFlow* EMIOSDIO1BUSPOW, // OUTPUT
		NetFlow* EMIOSDIO1BUSVOLT, // OUTPUT
		NetFlow* EMIOSDIO1CLK, // OUTPUT
		NetFlow* EMIOSDIO1CMDO, // OUTPUT
		NetFlow* EMIOSDIO1CMDTN, // OUTPUT
		NetFlow* EMIOSDIO1DATAO, // OUTPUT
		NetFlow* EMIOSDIO1DATATN, // OUTPUT
		NetFlow* EMIOSDIO1LED, // OUTPUT
		NetFlow* EMIOSPI0MO, // OUTPUT
		NetFlow* EMIOSPI0MOTN, // OUTPUT
		NetFlow* EMIOSPI0SCLKO, // OUTPUT
		NetFlow* EMIOSPI0SCLKTN, // OUTPUT
		NetFlow* EMIOSPI0SO, // OUTPUT
		NetFlow* EMIOSPI0SSNTN, // OUTPUT
		NetFlow* EMIOSPI0SSON, // OUTPUT
		NetFlow* EMIOSPI0STN, // OUTPUT
		NetFlow* EMIOSPI1MO, // OUTPUT
		NetFlow* EMIOSPI1MOTN, // OUTPUT
		NetFlow* EMIOSPI1SCLKO, // OUTPUT
		NetFlow* EMIOSPI1SCLKTN, // OUTPUT
		NetFlow* EMIOSPI1SO, // OUTPUT
		NetFlow* EMIOSPI1SSNTN, // OUTPUT
		NetFlow* EMIOSPI1SSON, // OUTPUT
		NetFlow* EMIOSPI1STN, // OUTPUT
		NetFlow* EMIOTRACECTL, // OUTPUT
		NetFlow* EMIOTRACEDATA, // OUTPUT
		NetFlow* EMIOTTC0WAVEO, // OUTPUT
		NetFlow* EMIOTTC1WAVEO, // OUTPUT
		NetFlow* EMIOUART0DTRN, // OUTPUT
		NetFlow* EMIOUART0RTSN, // OUTPUT
		NetFlow* EMIOUART0TX, // OUTPUT
		NetFlow* EMIOUART1DTRN, // OUTPUT
		NetFlow* EMIOUART1RTSN, // OUTPUT
		NetFlow* EMIOUART1TX, // OUTPUT
		NetFlow* EMIOUSB0PORTINDCTL, // OUTPUT
		NetFlow* EMIOUSB0VBUSPWRSELECT, // OUTPUT
		NetFlow* EMIOUSB1PORTINDCTL, // OUTPUT
		NetFlow* EMIOUSB1VBUSPWRSELECT, // OUTPUT
		NetFlow* EMIOWDTRSTO, // OUTPUT
		NetFlow* EVENTEVENTO, // OUTPUT
		NetFlow* EVENTSTANDBYWFE, // OUTPUT
		NetFlow* EVENTSTANDBYWFI, // OUTPUT
		NetFlow* FCLKCLK, // OUTPUT
		NetFlow* FCLKRESETN, // OUTPUT
		NetFlow* FTMTF2PTRIGACK, // OUTPUT
		NetFlow* FTMTP2FDEBUG, // OUTPUT
		NetFlow* FTMTP2FTRIG, // OUTPUT
		NetFlow* IRQP2F, // OUTPUT
		NetFlow* MAXIGP0ARADDR, // OUTPUT
		NetFlow* MAXIGP0ARBURST, // OUTPUT
		NetFlow* MAXIGP0ARCACHE, // OUTPUT
		NetFlow* MAXIGP0ARESETN, // OUTPUT
		NetFlow* MAXIGP0ARID, // OUTPUT
		NetFlow* MAXIGP0ARLEN, // OUTPUT
		NetFlow* MAXIGP0ARLOCK, // OUTPUT
		NetFlow* MAXIGP0ARPROT, // OUTPUT
		NetFlow* MAXIGP0ARQOS, // OUTPUT
		NetFlow* MAXIGP0ARSIZE, // OUTPUT
		NetFlow* MAXIGP0ARVALID, // OUTPUT
		NetFlow* MAXIGP0AWADDR, // OUTPUT
		NetFlow* MAXIGP0AWBURST, // OUTPUT
		NetFlow* MAXIGP0AWCACHE, // OUTPUT
		NetFlow* MAXIGP0AWID, // OUTPUT
		NetFlow* MAXIGP0AWLEN, // OUTPUT
		NetFlow* MAXIGP0AWLOCK, // OUTPUT
		NetFlow* MAXIGP0AWPROT, // OUTPUT
		NetFlow* MAXIGP0AWQOS, // OUTPUT
		NetFlow* MAXIGP0AWSIZE, // OUTPUT
		NetFlow* MAXIGP0AWVALID, // OUTPUT
		NetFlow* MAXIGP0BREADY, // OUTPUT
		NetFlow* MAXIGP0RREADY, // OUTPUT
		NetFlow* MAXIGP0WDATA, // OUTPUT
		NetFlow* MAXIGP0WID, // OUTPUT
		NetFlow* MAXIGP0WLAST, // OUTPUT
		NetFlow* MAXIGP0WSTRB, // OUTPUT
		NetFlow* MAXIGP0WVALID, // OUTPUT
		NetFlow* MAXIGP1ARADDR, // OUTPUT
		NetFlow* MAXIGP1ARBURST, // OUTPUT
		NetFlow* MAXIGP1ARCACHE, // OUTPUT
		NetFlow* MAXIGP1ARESETN, // OUTPUT
		NetFlow* MAXIGP1ARID, // OUTPUT
		NetFlow* MAXIGP1ARLEN, // OUTPUT
		NetFlow* MAXIGP1ARLOCK, // OUTPUT
		NetFlow* MAXIGP1ARPROT, // OUTPUT
		NetFlow* MAXIGP1ARQOS, // OUTPUT
		NetFlow* MAXIGP1ARSIZE, // OUTPUT
		NetFlow* MAXIGP1ARVALID, // OUTPUT
		NetFlow* MAXIGP1AWADDR, // OUTPUT
		NetFlow* MAXIGP1AWBURST, // OUTPUT
		NetFlow* MAXIGP1AWCACHE, // OUTPUT
		NetFlow* MAXIGP1AWID, // OUTPUT
		NetFlow* MAXIGP1AWLEN, // OUTPUT
		NetFlow* MAXIGP1AWLOCK, // OUTPUT
		NetFlow* MAXIGP1AWPROT, // OUTPUT
		NetFlow* MAXIGP1AWQOS, // OUTPUT
		NetFlow* MAXIGP1AWSIZE, // OUTPUT
		NetFlow* MAXIGP1AWVALID, // OUTPUT
		NetFlow* MAXIGP1BREADY, // OUTPUT
		NetFlow* MAXIGP1RREADY, // OUTPUT
		NetFlow* MAXIGP1WDATA, // OUTPUT
		NetFlow* MAXIGP1WID, // OUTPUT
		NetFlow* MAXIGP1WLAST, // OUTPUT
		NetFlow* MAXIGP1WSTRB, // OUTPUT
		NetFlow* MAXIGP1WVALID, // OUTPUT
		NetFlow* SAXIACPARESETN, // OUTPUT
		NetFlow* SAXIACPARREADY, // OUTPUT
		NetFlow* SAXIACPAWREADY, // OUTPUT
		NetFlow* SAXIACPBID, // OUTPUT
		NetFlow* SAXIACPBRESP, // OUTPUT
		NetFlow* SAXIACPBVALID, // OUTPUT
		NetFlow* SAXIACPRDATA, // OUTPUT
		NetFlow* SAXIACPRID, // OUTPUT
		NetFlow* SAXIACPRLAST, // OUTPUT
		NetFlow* SAXIACPRRESP, // OUTPUT
		NetFlow* SAXIACPRVALID, // OUTPUT
		NetFlow* SAXIACPWREADY, // OUTPUT
		NetFlow* SAXIGP0ARESETN, // OUTPUT
		NetFlow* SAXIGP0ARREADY, // OUTPUT
		NetFlow* SAXIGP0AWREADY, // OUTPUT
		NetFlow* SAXIGP0BID, // OUTPUT
		NetFlow* SAXIGP0BRESP, // OUTPUT
		NetFlow* SAXIGP0BVALID, // OUTPUT
		NetFlow* SAXIGP0RDATA, // OUTPUT
		NetFlow* SAXIGP0RID, // OUTPUT
		NetFlow* SAXIGP0RLAST, // OUTPUT
		NetFlow* SAXIGP0RRESP, // OUTPUT
		NetFlow* SAXIGP0RVALID, // OUTPUT
		NetFlow* SAXIGP0WREADY, // OUTPUT
		NetFlow* SAXIGP1ARESETN, // OUTPUT
		NetFlow* SAXIGP1ARREADY, // OUTPUT
		NetFlow* SAXIGP1AWREADY, // OUTPUT
		NetFlow* SAXIGP1BID, // OUTPUT
		NetFlow* SAXIGP1BRESP, // OUTPUT
		NetFlow* SAXIGP1BVALID, // OUTPUT
		NetFlow* SAXIGP1RDATA, // OUTPUT
		NetFlow* SAXIGP1RID, // OUTPUT
		NetFlow* SAXIGP1RLAST, // OUTPUT
		NetFlow* SAXIGP1RRESP, // OUTPUT
		NetFlow* SAXIGP1RVALID, // OUTPUT
		NetFlow* SAXIGP1WREADY, // OUTPUT
		NetFlow* SAXIHP0ARESETN, // OUTPUT
		NetFlow* SAXIHP0ARREADY, // OUTPUT
		NetFlow* SAXIHP0AWREADY, // OUTPUT
		NetFlow* SAXIHP0BID, // OUTPUT
		NetFlow* SAXIHP0BRESP, // OUTPUT
		NetFlow* SAXIHP0BVALID, // OUTPUT
		NetFlow* SAXIHP0RACOUNT, // OUTPUT
		NetFlow* SAXIHP0RCOUNT, // OUTPUT
		NetFlow* SAXIHP0RDATA, // OUTPUT
		NetFlow* SAXIHP0RID, // OUTPUT
		NetFlow* SAXIHP0RLAST, // OUTPUT
		NetFlow* SAXIHP0RRESP, // OUTPUT
		NetFlow* SAXIHP0RVALID, // OUTPUT
		NetFlow* SAXIHP0WACOUNT, // OUTPUT
		NetFlow* SAXIHP0WCOUNT, // OUTPUT
		NetFlow* SAXIHP0WREADY, // OUTPUT
		NetFlow* SAXIHP1ARESETN, // OUTPUT
		NetFlow* SAXIHP1ARREADY, // OUTPUT
		NetFlow* SAXIHP1AWREADY, // OUTPUT
		NetFlow* SAXIHP1BID, // OUTPUT
		NetFlow* SAXIHP1BRESP, // OUTPUT
		NetFlow* SAXIHP1BVALID, // OUTPUT
		NetFlow* SAXIHP1RACOUNT, // OUTPUT
		NetFlow* SAXIHP1RCOUNT, // OUTPUT
		NetFlow* SAXIHP1RDATA, // OUTPUT
		NetFlow* SAXIHP1RID, // OUTPUT
		NetFlow* SAXIHP1RLAST, // OUTPUT
		NetFlow* SAXIHP1RRESP, // OUTPUT
		NetFlow* SAXIHP1RVALID, // OUTPUT
		NetFlow* SAXIHP1WACOUNT, // OUTPUT
		NetFlow* SAXIHP1WCOUNT, // OUTPUT
		NetFlow* SAXIHP1WREADY, // OUTPUT
		NetFlow* SAXIHP2ARESETN, // OUTPUT
		NetFlow* SAXIHP2ARREADY, // OUTPUT
		NetFlow* SAXIHP2AWREADY, // OUTPUT
		NetFlow* SAXIHP2BID, // OUTPUT
		NetFlow* SAXIHP2BRESP, // OUTPUT
		NetFlow* SAXIHP2BVALID, // OUTPUT
		NetFlow* SAXIHP2RACOUNT, // OUTPUT
		NetFlow* SAXIHP2RCOUNT, // OUTPUT
		NetFlow* SAXIHP2RDATA, // OUTPUT
		NetFlow* SAXIHP2RID, // OUTPUT
		NetFlow* SAXIHP2RLAST, // OUTPUT
		NetFlow* SAXIHP2RRESP, // OUTPUT
		NetFlow* SAXIHP2RVALID, // OUTPUT
		NetFlow* SAXIHP2WACOUNT, // OUTPUT
		NetFlow* SAXIHP2WCOUNT, // OUTPUT
		NetFlow* SAXIHP2WREADY, // OUTPUT
		NetFlow* SAXIHP3ARESETN, // OUTPUT
		NetFlow* SAXIHP3ARREADY, // OUTPUT
		NetFlow* SAXIHP3AWREADY, // OUTPUT
		NetFlow* SAXIHP3BID, // OUTPUT
		NetFlow* SAXIHP3BRESP, // OUTPUT
		NetFlow* SAXIHP3BVALID, // OUTPUT
		NetFlow* SAXIHP3RACOUNT, // OUTPUT
		NetFlow* SAXIHP3RCOUNT, // OUTPUT
		NetFlow* SAXIHP3RDATA, // OUTPUT
		NetFlow* SAXIHP3RID, // OUTPUT
		NetFlow* SAXIHP3RLAST, // OUTPUT
		NetFlow* SAXIHP3RRESP, // OUTPUT
		NetFlow* SAXIHP3RVALID, // OUTPUT
		NetFlow* SAXIHP3WACOUNT, // OUTPUT
		NetFlow* SAXIHP3WCOUNT, // OUTPUT
		NetFlow* SAXIHP3WREADY, // OUTPUT
		NetFlow* DDRA, // INOUT
		NetFlow* DDRBA, // INOUT
		NetFlow* DDRCASB, // INOUT
		NetFlow* DDRCKE, // INOUT
		NetFlow* DDRCKN, // INOUT
		NetFlow* DDRCKP, // INOUT
		NetFlow* DDRCSB, // INOUT
		NetFlow* DDRDM, // INOUT
		NetFlow* DDRDQ, // INOUT
		NetFlow* DDRDQSN, // INOUT
		NetFlow* DDRDQSP, // INOUT
		NetFlow* DDRDRSTB, // INOUT
		NetFlow* DDRODT, // INOUT
		NetFlow* DDRRASB, // INOUT
		NetFlow* DDRVRN, // INOUT
		NetFlow* DDRVRP, // INOUT
		NetFlow* DDRWEB, // INOUT
		NetFlow* MIO, // INOUT
		NetFlow* PSCLK, // INOUT
		NetFlow* PSPORB, // INOUT
		NetFlow* PSSRSTB, // INOUT
		NetFlow* DDRARB, // INPUT
		NetFlow* DMA0ACLK, // INPUT
		NetFlow* DMA0DAREADY, // INPUT
		NetFlow* DMA0DRLAST, // INPUT
		NetFlow* DMA0DRTYPE, // INPUT
		NetFlow* DMA0DRVALID, // INPUT
		NetFlow* DMA1ACLK, // INPUT
		NetFlow* DMA1DAREADY, // INPUT
		NetFlow* DMA1DRLAST, // INPUT
		NetFlow* DMA1DRTYPE, // INPUT
		NetFlow* DMA1DRVALID, // INPUT
		NetFlow* DMA2ACLK, // INPUT
		NetFlow* DMA2DAREADY, // INPUT
		NetFlow* DMA2DRLAST, // INPUT
		NetFlow* DMA2DRTYPE, // INPUT
		NetFlow* DMA2DRVALID, // INPUT
		NetFlow* DMA3ACLK, // INPUT
		NetFlow* DMA3DAREADY, // INPUT
		NetFlow* DMA3DRLAST, // INPUT
		NetFlow* DMA3DRTYPE, // INPUT
		NetFlow* DMA3DRVALID, // INPUT
		NetFlow* EMIOCAN0PHYRX, // INPUT
		NetFlow* EMIOCAN1PHYRX, // INPUT
		NetFlow* EMIOENET0EXTINTIN, // INPUT
		NetFlow* EMIOENET0GMIICOL, // INPUT
		NetFlow* EMIOENET0GMIICRS, // INPUT
		NetFlow* EMIOENET0GMIIRXCLK, // INPUT
		NetFlow* EMIOENET0GMIIRXD, // INPUT
		NetFlow* EMIOENET0GMIIRXDV, // INPUT
		NetFlow* EMIOENET0GMIIRXER, // INPUT
		NetFlow* EMIOENET0GMIITXCLK, // INPUT
		NetFlow* EMIOENET0MDIOI, // INPUT
		NetFlow* EMIOENET1EXTINTIN, // INPUT
		NetFlow* EMIOENET1GMIICOL, // INPUT
		NetFlow* EMIOENET1GMIICRS, // INPUT
		NetFlow* EMIOENET1GMIIRXCLK, // INPUT
		NetFlow* EMIOENET1GMIIRXD, // INPUT
		NetFlow* EMIOENET1GMIIRXDV, // INPUT
		NetFlow* EMIOENET1GMIIRXER, // INPUT
		NetFlow* EMIOENET1GMIITXCLK, // INPUT
		NetFlow* EMIOENET1MDIOI, // INPUT
		NetFlow* EMIOGPIOI, // INPUT
		NetFlow* EMIOI2C0SCLI, // INPUT
		NetFlow* EMIOI2C0SDAI, // INPUT
		NetFlow* EMIOI2C1SCLI, // INPUT
		NetFlow* EMIOI2C1SDAI, // INPUT
		NetFlow* EMIOPJTAGTCK, // INPUT
		NetFlow* EMIOPJTAGTDI, // INPUT
		NetFlow* EMIOPJTAGTMS, // INPUT
		NetFlow* EMIOSDIO0CDN, // INPUT
		NetFlow* EMIOSDIO0CLKFB, // INPUT
		NetFlow* EMIOSDIO0CMDI, // INPUT
		NetFlow* EMIOSDIO0DATAI, // INPUT
		NetFlow* EMIOSDIO0WP, // INPUT
		NetFlow* EMIOSDIO1CDN, // INPUT
		NetFlow* EMIOSDIO1CLKFB, // INPUT
		NetFlow* EMIOSDIO1CMDI, // INPUT
		NetFlow* EMIOSDIO1DATAI, // INPUT
		NetFlow* EMIOSDIO1WP, // INPUT
		NetFlow* EMIOSPI0MI, // INPUT
		NetFlow* EMIOSPI0SCLKI, // INPUT
		NetFlow* EMIOSPI0SI, // INPUT
		NetFlow* EMIOSPI0SSIN, // INPUT
		NetFlow* EMIOSPI1MI, // INPUT
		NetFlow* EMIOSPI1SCLKI, // INPUT
		NetFlow* EMIOSPI1SI, // INPUT
		NetFlow* EMIOSPI1SSIN, // INPUT
		NetFlow* EMIOSRAMINTIN, // INPUT
		NetFlow* EMIOTRACECLK, // INPUT
		NetFlow* EMIOTTC0CLKI, // INPUT
		NetFlow* EMIOTTC1CLKI, // INPUT
		NetFlow* EMIOUART0CTSN, // INPUT
		NetFlow* EMIOUART0DCDN, // INPUT
		NetFlow* EMIOUART0DSRN, // INPUT
		NetFlow* EMIOUART0RIN, // INPUT
		NetFlow* EMIOUART0RX, // INPUT
		NetFlow* EMIOUART1CTSN, // INPUT
		NetFlow* EMIOUART1DCDN, // INPUT
		NetFlow* EMIOUART1DSRN, // INPUT
		NetFlow* EMIOUART1RIN, // INPUT
		NetFlow* EMIOUART1RX, // INPUT
		NetFlow* EMIOUSB0VBUSPWRFAULT, // INPUT
		NetFlow* EMIOUSB1VBUSPWRFAULT, // INPUT
		NetFlow* EMIOWDTCLKI, // INPUT
		NetFlow* EVENTEVENTI, // INPUT
		NetFlow* FCLKCLKTRIGN, // INPUT
		NetFlow* FPGAIDLEN, // INPUT
		NetFlow* FTMDTRACEINATID, // INPUT
		NetFlow* FTMDTRACEINCLOCK, // INPUT
		NetFlow* FTMDTRACEINDATA, // INPUT
		NetFlow* FTMDTRACEINVALID, // INPUT
		NetFlow* FTMTF2PDEBUG, // INPUT
		NetFlow* FTMTF2PTRIG, // INPUT
		NetFlow* FTMTP2FTRIGACK, // INPUT
		NetFlow* IRQF2P, // INPUT
		NetFlow* MAXIGP0ACLK, // INPUT
		NetFlow* MAXIGP0ARREADY, // INPUT
		NetFlow* MAXIGP0AWREADY, // INPUT
		NetFlow* MAXIGP0BID, // INPUT
		NetFlow* MAXIGP0BRESP, // INPUT
		NetFlow* MAXIGP0BVALID, // INPUT
		NetFlow* MAXIGP0RDATA, // INPUT
		NetFlow* MAXIGP0RID, // INPUT
		NetFlow* MAXIGP0RLAST, // INPUT
		NetFlow* MAXIGP0RRESP, // INPUT
		NetFlow* MAXIGP0RVALID, // INPUT
		NetFlow* MAXIGP0WREADY, // INPUT
		NetFlow* MAXIGP1ACLK, // INPUT
		NetFlow* MAXIGP1ARREADY, // INPUT
		NetFlow* MAXIGP1AWREADY, // INPUT
		NetFlow* MAXIGP1BID, // INPUT
		NetFlow* MAXIGP1BRESP, // INPUT
		NetFlow* MAXIGP1BVALID, // INPUT
		NetFlow* MAXIGP1RDATA, // INPUT
		NetFlow* MAXIGP1RID, // INPUT
		NetFlow* MAXIGP1RLAST, // INPUT
		NetFlow* MAXIGP1RRESP, // INPUT
		NetFlow* MAXIGP1RVALID, // INPUT
		NetFlow* MAXIGP1WREADY, // INPUT
		NetFlow* SAXIACPACLK, // INPUT
		NetFlow* SAXIACPARADDR, // INPUT
		NetFlow* SAXIACPARBURST, // INPUT
		NetFlow* SAXIACPARCACHE, // INPUT
		NetFlow* SAXIACPARID, // INPUT
		NetFlow* SAXIACPARLEN, // INPUT
		NetFlow* SAXIACPARLOCK, // INPUT
		NetFlow* SAXIACPARPROT, // INPUT
		NetFlow* SAXIACPARQOS, // INPUT
		NetFlow* SAXIACPARSIZE, // INPUT
		NetFlow* SAXIACPARUSER, // INPUT
		NetFlow* SAXIACPARVALID, // INPUT
		NetFlow* SAXIACPAWADDR, // INPUT
		NetFlow* SAXIACPAWBURST, // INPUT
		NetFlow* SAXIACPAWCACHE, // INPUT
		NetFlow* SAXIACPAWID, // INPUT
		NetFlow* SAXIACPAWLEN, // INPUT
		NetFlow* SAXIACPAWLOCK, // INPUT
		NetFlow* SAXIACPAWPROT, // INPUT
		NetFlow* SAXIACPAWQOS, // INPUT
		NetFlow* SAXIACPAWSIZE, // INPUT
		NetFlow* SAXIACPAWUSER, // INPUT
		NetFlow* SAXIACPAWVALID, // INPUT
		NetFlow* SAXIACPBREADY, // INPUT
		NetFlow* SAXIACPRREADY, // INPUT
		NetFlow* SAXIACPWDATA, // INPUT
		NetFlow* SAXIACPWID, // INPUT
		NetFlow* SAXIACPWLAST, // INPUT
		NetFlow* SAXIACPWSTRB, // INPUT
		NetFlow* SAXIACPWVALID, // INPUT
		NetFlow* SAXIGP0ACLK, // INPUT
		NetFlow* SAXIGP0ARADDR, // INPUT
		NetFlow* SAXIGP0ARBURST, // INPUT
		NetFlow* SAXIGP0ARCACHE, // INPUT
		NetFlow* SAXIGP0ARID, // INPUT
		NetFlow* SAXIGP0ARLEN, // INPUT
		NetFlow* SAXIGP0ARLOCK, // INPUT
		NetFlow* SAXIGP0ARPROT, // INPUT
		NetFlow* SAXIGP0ARQOS, // INPUT
		NetFlow* SAXIGP0ARSIZE, // INPUT
		NetFlow* SAXIGP0ARVALID, // INPUT
		NetFlow* SAXIGP0AWADDR, // INPUT
		NetFlow* SAXIGP0AWBURST, // INPUT
		NetFlow* SAXIGP0AWCACHE, // INPUT
		NetFlow* SAXIGP0AWID, // INPUT
		NetFlow* SAXIGP0AWLEN, // INPUT
		NetFlow* SAXIGP0AWLOCK, // INPUT
		NetFlow* SAXIGP0AWPROT, // INPUT
		NetFlow* SAXIGP0AWQOS, // INPUT
		NetFlow* SAXIGP0AWSIZE, // INPUT
		NetFlow* SAXIGP0AWVALID, // INPUT
		NetFlow* SAXIGP0BREADY, // INPUT
		NetFlow* SAXIGP0RREADY, // INPUT
		NetFlow* SAXIGP0WDATA, // INPUT
		NetFlow* SAXIGP0WID, // INPUT
		NetFlow* SAXIGP0WLAST, // INPUT
		NetFlow* SAXIGP0WSTRB, // INPUT
		NetFlow* SAXIGP0WVALID, // INPUT
		NetFlow* SAXIGP1ACLK, // INPUT
		NetFlow* SAXIGP1ARADDR, // INPUT
		NetFlow* SAXIGP1ARBURST, // INPUT
		NetFlow* SAXIGP1ARCACHE, // INPUT
		NetFlow* SAXIGP1ARID, // INPUT
		NetFlow* SAXIGP1ARLEN, // INPUT
		NetFlow* SAXIGP1ARLOCK, // INPUT
		NetFlow* SAXIGP1ARPROT, // INPUT
		NetFlow* SAXIGP1ARQOS, // INPUT
		NetFlow* SAXIGP1ARSIZE, // INPUT
		NetFlow* SAXIGP1ARVALID, // INPUT
		NetFlow* SAXIGP1AWADDR, // INPUT
		NetFlow* SAXIGP1AWBURST, // INPUT
		NetFlow* SAXIGP1AWCACHE, // INPUT
		NetFlow* SAXIGP1AWID, // INPUT
		NetFlow* SAXIGP1AWLEN, // INPUT
		NetFlow* SAXIGP1AWLOCK, // INPUT
		NetFlow* SAXIGP1AWPROT, // INPUT
		NetFlow* SAXIGP1AWQOS, // INPUT
		NetFlow* SAXIGP1AWSIZE, // INPUT
		NetFlow* SAXIGP1AWVALID, // INPUT
		NetFlow* SAXIGP1BREADY, // INPUT
		NetFlow* SAXIGP1RREADY, // INPUT
		NetFlow* SAXIGP1WDATA, // INPUT
		NetFlow* SAXIGP1WID, // INPUT
		NetFlow* SAXIGP1WLAST, // INPUT
		NetFlow* SAXIGP1WSTRB, // INPUT
		NetFlow* SAXIGP1WVALID, // INPUT
		NetFlow* SAXIHP0ACLK, // INPUT
		NetFlow* SAXIHP0ARADDR, // INPUT
		NetFlow* SAXIHP0ARBURST, // INPUT
		NetFlow* SAXIHP0ARCACHE, // INPUT
		NetFlow* SAXIHP0ARID, // INPUT
		NetFlow* SAXIHP0ARLEN, // INPUT
		NetFlow* SAXIHP0ARLOCK, // INPUT
		NetFlow* SAXIHP0ARPROT, // INPUT
		NetFlow* SAXIHP0ARQOS, // INPUT
		NetFlow* SAXIHP0ARSIZE, // INPUT
		NetFlow* SAXIHP0ARVALID, // INPUT
		NetFlow* SAXIHP0AWADDR, // INPUT
		NetFlow* SAXIHP0AWBURST, // INPUT
		NetFlow* SAXIHP0AWCACHE, // INPUT
		NetFlow* SAXIHP0AWID, // INPUT
		NetFlow* SAXIHP0AWLEN, // INPUT
		NetFlow* SAXIHP0AWLOCK, // INPUT
		NetFlow* SAXIHP0AWPROT, // INPUT
		NetFlow* SAXIHP0AWQOS, // INPUT
		NetFlow* SAXIHP0AWSIZE, // INPUT
		NetFlow* SAXIHP0AWVALID, // INPUT
		NetFlow* SAXIHP0BREADY, // INPUT
		NetFlow* SAXIHP0RDISSUECAP1EN, // INPUT
		NetFlow* SAXIHP0RREADY, // INPUT
		NetFlow* SAXIHP0WDATA, // INPUT
		NetFlow* SAXIHP0WID, // INPUT
		NetFlow* SAXIHP0WLAST, // INPUT
		NetFlow* SAXIHP0WRISSUECAP1EN, // INPUT
		NetFlow* SAXIHP0WSTRB, // INPUT
		NetFlow* SAXIHP0WVALID, // INPUT
		NetFlow* SAXIHP1ACLK, // INPUT
		NetFlow* SAXIHP1ARADDR, // INPUT
		NetFlow* SAXIHP1ARBURST, // INPUT
		NetFlow* SAXIHP1ARCACHE, // INPUT
		NetFlow* SAXIHP1ARID, // INPUT
		NetFlow* SAXIHP1ARLEN, // INPUT
		NetFlow* SAXIHP1ARLOCK, // INPUT
		NetFlow* SAXIHP1ARPROT, // INPUT
		NetFlow* SAXIHP1ARQOS, // INPUT
		NetFlow* SAXIHP1ARSIZE, // INPUT
		NetFlow* SAXIHP1ARVALID, // INPUT
		NetFlow* SAXIHP1AWADDR, // INPUT
		NetFlow* SAXIHP1AWBURST, // INPUT
		NetFlow* SAXIHP1AWCACHE, // INPUT
		NetFlow* SAXIHP1AWID, // INPUT
		NetFlow* SAXIHP1AWLEN, // INPUT
		NetFlow* SAXIHP1AWLOCK, // INPUT
		NetFlow* SAXIHP1AWPROT, // INPUT
		NetFlow* SAXIHP1AWQOS, // INPUT
		NetFlow* SAXIHP1AWSIZE, // INPUT
		NetFlow* SAXIHP1AWVALID, // INPUT
		NetFlow* SAXIHP1BREADY, // INPUT
		NetFlow* SAXIHP1RDISSUECAP1EN, // INPUT
		NetFlow* SAXIHP1RREADY, // INPUT
		NetFlow* SAXIHP1WDATA, // INPUT
		NetFlow* SAXIHP1WID, // INPUT
		NetFlow* SAXIHP1WLAST, // INPUT
		NetFlow* SAXIHP1WRISSUECAP1EN, // INPUT
		NetFlow* SAXIHP1WSTRB, // INPUT
		NetFlow* SAXIHP1WVALID, // INPUT
		NetFlow* SAXIHP2ACLK, // INPUT
		NetFlow* SAXIHP2ARADDR, // INPUT
		NetFlow* SAXIHP2ARBURST, // INPUT
		NetFlow* SAXIHP2ARCACHE, // INPUT
		NetFlow* SAXIHP2ARID, // INPUT
		NetFlow* SAXIHP2ARLEN, // INPUT
		NetFlow* SAXIHP2ARLOCK, // INPUT
		NetFlow* SAXIHP2ARPROT, // INPUT
		NetFlow* SAXIHP2ARQOS, // INPUT
		NetFlow* SAXIHP2ARSIZE, // INPUT
		NetFlow* SAXIHP2ARVALID, // INPUT
		NetFlow* SAXIHP2AWADDR, // INPUT
		NetFlow* SAXIHP2AWBURST, // INPUT
		NetFlow* SAXIHP2AWCACHE, // INPUT
		NetFlow* SAXIHP2AWID, // INPUT
		NetFlow* SAXIHP2AWLEN, // INPUT
		NetFlow* SAXIHP2AWLOCK, // INPUT
		NetFlow* SAXIHP2AWPROT, // INPUT
		NetFlow* SAXIHP2AWQOS, // INPUT
		NetFlow* SAXIHP2AWSIZE, // INPUT
		NetFlow* SAXIHP2AWVALID, // INPUT
		NetFlow* SAXIHP2BREADY, // INPUT
		NetFlow* SAXIHP2RDISSUECAP1EN, // INPUT
		NetFlow* SAXIHP2RREADY, // INPUT
		NetFlow* SAXIHP2WDATA, // INPUT
		NetFlow* SAXIHP2WID, // INPUT
		NetFlow* SAXIHP2WLAST, // INPUT
		NetFlow* SAXIHP2WRISSUECAP1EN, // INPUT
		NetFlow* SAXIHP2WSTRB, // INPUT
		NetFlow* SAXIHP2WVALID, // INPUT
		NetFlow* SAXIHP3ACLK, // INPUT
		NetFlow* SAXIHP3ARADDR, // INPUT
		NetFlow* SAXIHP3ARBURST, // INPUT
		NetFlow* SAXIHP3ARCACHE, // INPUT
		NetFlow* SAXIHP3ARID, // INPUT
		NetFlow* SAXIHP3ARLEN, // INPUT
		NetFlow* SAXIHP3ARLOCK, // INPUT
		NetFlow* SAXIHP3ARPROT, // INPUT
		NetFlow* SAXIHP3ARQOS, // INPUT
		NetFlow* SAXIHP3ARSIZE, // INPUT
		NetFlow* SAXIHP3ARVALID, // INPUT
		NetFlow* SAXIHP3AWADDR, // INPUT
		NetFlow* SAXIHP3AWBURST, // INPUT
		NetFlow* SAXIHP3AWCACHE, // INPUT
		NetFlow* SAXIHP3AWID, // INPUT
		NetFlow* SAXIHP3AWLEN, // INPUT
		NetFlow* SAXIHP3AWLOCK, // INPUT
		NetFlow* SAXIHP3AWPROT, // INPUT
		NetFlow* SAXIHP3AWQOS, // INPUT
		NetFlow* SAXIHP3AWSIZE, // INPUT
		NetFlow* SAXIHP3AWVALID, // INPUT
		NetFlow* SAXIHP3BREADY, // INPUT
		NetFlow* SAXIHP3RDISSUECAP1EN, // INPUT
		NetFlow* SAXIHP3RREADY, // INPUT
		NetFlow* SAXIHP3WDATA, // INPUT
		NetFlow* SAXIHP3WID, // INPUT
		NetFlow* SAXIHP3WLAST, // INPUT
		NetFlow* SAXIHP3WRISSUECAP1EN, // INPUT
		NetFlow* SAXIHP3WSTRB, // INPUT
		NetFlow* SAXIHP3WVALID // INPUT
		){
	
	// Assign parameters and ports: 
	//Verilog Parameters:
		this->LOC = LOC; // Default: "UNPLACED"
	//Verilog Ports in definition order:
		this->DMA0DATYPE = DMA0DATYPE; // OUTPUT
		this->DMA0DAVALID = DMA0DAVALID; // OUTPUT
		this->DMA0DRREADY = DMA0DRREADY; // OUTPUT
		this->DMA0RSTN = DMA0RSTN; // OUTPUT
		this->DMA1DATYPE = DMA1DATYPE; // OUTPUT
		this->DMA1DAVALID = DMA1DAVALID; // OUTPUT
		this->DMA1DRREADY = DMA1DRREADY; // OUTPUT
		this->DMA1RSTN = DMA1RSTN; // OUTPUT
		this->DMA2DATYPE = DMA2DATYPE; // OUTPUT
		this->DMA2DAVALID = DMA2DAVALID; // OUTPUT
		this->DMA2DRREADY = DMA2DRREADY; // OUTPUT
		this->DMA2RSTN = DMA2RSTN; // OUTPUT
		this->DMA3DATYPE = DMA3DATYPE; // OUTPUT
		this->DMA3DAVALID = DMA3DAVALID; // OUTPUT
		this->DMA3DRREADY = DMA3DRREADY; // OUTPUT
		this->DMA3RSTN = DMA3RSTN; // OUTPUT
		this->EMIOCAN0PHYTX = EMIOCAN0PHYTX; // OUTPUT
		this->EMIOCAN1PHYTX = EMIOCAN1PHYTX; // OUTPUT
		this->EMIOENET0GMIITXD = EMIOENET0GMIITXD; // OUTPUT
		this->EMIOENET0GMIITXEN = EMIOENET0GMIITXEN; // OUTPUT
		this->EMIOENET0GMIITXER = EMIOENET0GMIITXER; // OUTPUT
		this->EMIOENET0MDIOMDC = EMIOENET0MDIOMDC; // OUTPUT
		this->EMIOENET0MDIOO = EMIOENET0MDIOO; // OUTPUT
		this->EMIOENET0MDIOTN = EMIOENET0MDIOTN; // OUTPUT
		this->EMIOENET0PTPDELAYREQRX = EMIOENET0PTPDELAYREQRX; // OUTPUT
		this->EMIOENET0PTPDELAYREQTX = EMIOENET0PTPDELAYREQTX; // OUTPUT
		this->EMIOENET0PTPPDELAYREQRX = EMIOENET0PTPPDELAYREQRX; // OUTPUT
		this->EMIOENET0PTPPDELAYREQTX = EMIOENET0PTPPDELAYREQTX; // OUTPUT
		this->EMIOENET0PTPPDELAYRESPRX = EMIOENET0PTPPDELAYRESPRX; // OUTPUT
		this->EMIOENET0PTPPDELAYRESPTX = EMIOENET0PTPPDELAYRESPTX; // OUTPUT
		this->EMIOENET0PTPSYNCFRAMERX = EMIOENET0PTPSYNCFRAMERX; // OUTPUT
		this->EMIOENET0PTPSYNCFRAMETX = EMIOENET0PTPSYNCFRAMETX; // OUTPUT
		this->EMIOENET0SOFRX = EMIOENET0SOFRX; // OUTPUT
		this->EMIOENET0SOFTX = EMIOENET0SOFTX; // OUTPUT
		this->EMIOENET1GMIITXD = EMIOENET1GMIITXD; // OUTPUT
		this->EMIOENET1GMIITXEN = EMIOENET1GMIITXEN; // OUTPUT
		this->EMIOENET1GMIITXER = EMIOENET1GMIITXER; // OUTPUT
		this->EMIOENET1MDIOMDC = EMIOENET1MDIOMDC; // OUTPUT
		this->EMIOENET1MDIOO = EMIOENET1MDIOO; // OUTPUT
		this->EMIOENET1MDIOTN = EMIOENET1MDIOTN; // OUTPUT
		this->EMIOENET1PTPDELAYREQRX = EMIOENET1PTPDELAYREQRX; // OUTPUT
		this->EMIOENET1PTPDELAYREQTX = EMIOENET1PTPDELAYREQTX; // OUTPUT
		this->EMIOENET1PTPPDELAYREQRX = EMIOENET1PTPPDELAYREQRX; // OUTPUT
		this->EMIOENET1PTPPDELAYREQTX = EMIOENET1PTPPDELAYREQTX; // OUTPUT
		this->EMIOENET1PTPPDELAYRESPRX = EMIOENET1PTPPDELAYRESPRX; // OUTPUT
		this->EMIOENET1PTPPDELAYRESPTX = EMIOENET1PTPPDELAYRESPTX; // OUTPUT
		this->EMIOENET1PTPSYNCFRAMERX = EMIOENET1PTPSYNCFRAMERX; // OUTPUT
		this->EMIOENET1PTPSYNCFRAMETX = EMIOENET1PTPSYNCFRAMETX; // OUTPUT
		this->EMIOENET1SOFRX = EMIOENET1SOFRX; // OUTPUT
		this->EMIOENET1SOFTX = EMIOENET1SOFTX; // OUTPUT
		this->EMIOGPIOO = EMIOGPIOO; // OUTPUT
		this->EMIOGPIOTN = EMIOGPIOTN; // OUTPUT
		this->EMIOI2C0SCLO = EMIOI2C0SCLO; // OUTPUT
		this->EMIOI2C0SCLTN = EMIOI2C0SCLTN; // OUTPUT
		this->EMIOI2C0SDAO = EMIOI2C0SDAO; // OUTPUT
		this->EMIOI2C0SDATN = EMIOI2C0SDATN; // OUTPUT
		this->EMIOI2C1SCLO = EMIOI2C1SCLO; // OUTPUT
		this->EMIOI2C1SCLTN = EMIOI2C1SCLTN; // OUTPUT
		this->EMIOI2C1SDAO = EMIOI2C1SDAO; // OUTPUT
		this->EMIOI2C1SDATN = EMIOI2C1SDATN; // OUTPUT
		this->EMIOPJTAGTDO = EMIOPJTAGTDO; // OUTPUT
		this->EMIOPJTAGTDTN = EMIOPJTAGTDTN; // OUTPUT
		this->EMIOSDIO0BUSPOW = EMIOSDIO0BUSPOW; // OUTPUT
		this->EMIOSDIO0BUSVOLT = EMIOSDIO0BUSVOLT; // OUTPUT
		this->EMIOSDIO0CLK = EMIOSDIO0CLK; // OUTPUT
		this->EMIOSDIO0CMDO = EMIOSDIO0CMDO; // OUTPUT
		this->EMIOSDIO0CMDTN = EMIOSDIO0CMDTN; // OUTPUT
		this->EMIOSDIO0DATAO = EMIOSDIO0DATAO; // OUTPUT
		this->EMIOSDIO0DATATN = EMIOSDIO0DATATN; // OUTPUT
		this->EMIOSDIO0LED = EMIOSDIO0LED; // OUTPUT
		this->EMIOSDIO1BUSPOW = EMIOSDIO1BUSPOW; // OUTPUT
		this->EMIOSDIO1BUSVOLT = EMIOSDIO1BUSVOLT; // OUTPUT
		this->EMIOSDIO1CLK = EMIOSDIO1CLK; // OUTPUT
		this->EMIOSDIO1CMDO = EMIOSDIO1CMDO; // OUTPUT
		this->EMIOSDIO1CMDTN = EMIOSDIO1CMDTN; // OUTPUT
		this->EMIOSDIO1DATAO = EMIOSDIO1DATAO; // OUTPUT
		this->EMIOSDIO1DATATN = EMIOSDIO1DATATN; // OUTPUT
		this->EMIOSDIO1LED = EMIOSDIO1LED; // OUTPUT
		this->EMIOSPI0MO = EMIOSPI0MO; // OUTPUT
		this->EMIOSPI0MOTN = EMIOSPI0MOTN; // OUTPUT
		this->EMIOSPI0SCLKO = EMIOSPI0SCLKO; // OUTPUT
		this->EMIOSPI0SCLKTN = EMIOSPI0SCLKTN; // OUTPUT
		this->EMIOSPI0SO = EMIOSPI0SO; // OUTPUT
		this->EMIOSPI0SSNTN = EMIOSPI0SSNTN; // OUTPUT
		this->EMIOSPI0SSON = EMIOSPI0SSON; // OUTPUT
		this->EMIOSPI0STN = EMIOSPI0STN; // OUTPUT
		this->EMIOSPI1MO = EMIOSPI1MO; // OUTPUT
		this->EMIOSPI1MOTN = EMIOSPI1MOTN; // OUTPUT
		this->EMIOSPI1SCLKO = EMIOSPI1SCLKO; // OUTPUT
		this->EMIOSPI1SCLKTN = EMIOSPI1SCLKTN; // OUTPUT
		this->EMIOSPI1SO = EMIOSPI1SO; // OUTPUT
		this->EMIOSPI1SSNTN = EMIOSPI1SSNTN; // OUTPUT
		this->EMIOSPI1SSON = EMIOSPI1SSON; // OUTPUT
		this->EMIOSPI1STN = EMIOSPI1STN; // OUTPUT
		this->EMIOTRACECTL = EMIOTRACECTL; // OUTPUT
		this->EMIOTRACEDATA = EMIOTRACEDATA; // OUTPUT
		this->EMIOTTC0WAVEO = EMIOTTC0WAVEO; // OUTPUT
		this->EMIOTTC1WAVEO = EMIOTTC1WAVEO; // OUTPUT
		this->EMIOUART0DTRN = EMIOUART0DTRN; // OUTPUT
		this->EMIOUART0RTSN = EMIOUART0RTSN; // OUTPUT
		this->EMIOUART0TX = EMIOUART0TX; // OUTPUT
		this->EMIOUART1DTRN = EMIOUART1DTRN; // OUTPUT
		this->EMIOUART1RTSN = EMIOUART1RTSN; // OUTPUT
		this->EMIOUART1TX = EMIOUART1TX; // OUTPUT
		this->EMIOUSB0PORTINDCTL = EMIOUSB0PORTINDCTL; // OUTPUT
		this->EMIOUSB0VBUSPWRSELECT = EMIOUSB0VBUSPWRSELECT; // OUTPUT
		this->EMIOUSB1PORTINDCTL = EMIOUSB1PORTINDCTL; // OUTPUT
		this->EMIOUSB1VBUSPWRSELECT = EMIOUSB1VBUSPWRSELECT; // OUTPUT
		this->EMIOWDTRSTO = EMIOWDTRSTO; // OUTPUT
		this->EVENTEVENTO = EVENTEVENTO; // OUTPUT
		this->EVENTSTANDBYWFE = EVENTSTANDBYWFE; // OUTPUT
		this->EVENTSTANDBYWFI = EVENTSTANDBYWFI; // OUTPUT
		this->FCLKCLK = FCLKCLK; // OUTPUT
		this->FCLKRESETN = FCLKRESETN; // OUTPUT
		this->FTMTF2PTRIGACK = FTMTF2PTRIGACK; // OUTPUT
		this->FTMTP2FDEBUG = FTMTP2FDEBUG; // OUTPUT
		this->FTMTP2FTRIG = FTMTP2FTRIG; // OUTPUT
		this->IRQP2F = IRQP2F; // OUTPUT
		this->MAXIGP0ARADDR = MAXIGP0ARADDR; // OUTPUT
		this->MAXIGP0ARBURST = MAXIGP0ARBURST; // OUTPUT
		this->MAXIGP0ARCACHE = MAXIGP0ARCACHE; // OUTPUT
		this->MAXIGP0ARESETN = MAXIGP0ARESETN; // OUTPUT
		this->MAXIGP0ARID = MAXIGP0ARID; // OUTPUT
		this->MAXIGP0ARLEN = MAXIGP0ARLEN; // OUTPUT
		this->MAXIGP0ARLOCK = MAXIGP0ARLOCK; // OUTPUT
		this->MAXIGP0ARPROT = MAXIGP0ARPROT; // OUTPUT
		this->MAXIGP0ARQOS = MAXIGP0ARQOS; // OUTPUT
		this->MAXIGP0ARSIZE = MAXIGP0ARSIZE; // OUTPUT
		this->MAXIGP0ARVALID = MAXIGP0ARVALID; // OUTPUT
		this->MAXIGP0AWADDR = MAXIGP0AWADDR; // OUTPUT
		this->MAXIGP0AWBURST = MAXIGP0AWBURST; // OUTPUT
		this->MAXIGP0AWCACHE = MAXIGP0AWCACHE; // OUTPUT
		this->MAXIGP0AWID = MAXIGP0AWID; // OUTPUT
		this->MAXIGP0AWLEN = MAXIGP0AWLEN; // OUTPUT
		this->MAXIGP0AWLOCK = MAXIGP0AWLOCK; // OUTPUT
		this->MAXIGP0AWPROT = MAXIGP0AWPROT; // OUTPUT
		this->MAXIGP0AWQOS = MAXIGP0AWQOS; // OUTPUT
		this->MAXIGP0AWSIZE = MAXIGP0AWSIZE; // OUTPUT
		this->MAXIGP0AWVALID = MAXIGP0AWVALID; // OUTPUT
		this->MAXIGP0BREADY = MAXIGP0BREADY; // OUTPUT
		this->MAXIGP0RREADY = MAXIGP0RREADY; // OUTPUT
		this->MAXIGP0WDATA = MAXIGP0WDATA; // OUTPUT
		this->MAXIGP0WID = MAXIGP0WID; // OUTPUT
		this->MAXIGP0WLAST = MAXIGP0WLAST; // OUTPUT
		this->MAXIGP0WSTRB = MAXIGP0WSTRB; // OUTPUT
		this->MAXIGP0WVALID = MAXIGP0WVALID; // OUTPUT
		this->MAXIGP1ARADDR = MAXIGP1ARADDR; // OUTPUT
		this->MAXIGP1ARBURST = MAXIGP1ARBURST; // OUTPUT
		this->MAXIGP1ARCACHE = MAXIGP1ARCACHE; // OUTPUT
		this->MAXIGP1ARESETN = MAXIGP1ARESETN; // OUTPUT
		this->MAXIGP1ARID = MAXIGP1ARID; // OUTPUT
		this->MAXIGP1ARLEN = MAXIGP1ARLEN; // OUTPUT
		this->MAXIGP1ARLOCK = MAXIGP1ARLOCK; // OUTPUT
		this->MAXIGP1ARPROT = MAXIGP1ARPROT; // OUTPUT
		this->MAXIGP1ARQOS = MAXIGP1ARQOS; // OUTPUT
		this->MAXIGP1ARSIZE = MAXIGP1ARSIZE; // OUTPUT
		this->MAXIGP1ARVALID = MAXIGP1ARVALID; // OUTPUT
		this->MAXIGP1AWADDR = MAXIGP1AWADDR; // OUTPUT
		this->MAXIGP1AWBURST = MAXIGP1AWBURST; // OUTPUT
		this->MAXIGP1AWCACHE = MAXIGP1AWCACHE; // OUTPUT
		this->MAXIGP1AWID = MAXIGP1AWID; // OUTPUT
		this->MAXIGP1AWLEN = MAXIGP1AWLEN; // OUTPUT
		this->MAXIGP1AWLOCK = MAXIGP1AWLOCK; // OUTPUT
		this->MAXIGP1AWPROT = MAXIGP1AWPROT; // OUTPUT
		this->MAXIGP1AWQOS = MAXIGP1AWQOS; // OUTPUT
		this->MAXIGP1AWSIZE = MAXIGP1AWSIZE; // OUTPUT
		this->MAXIGP1AWVALID = MAXIGP1AWVALID; // OUTPUT
		this->MAXIGP1BREADY = MAXIGP1BREADY; // OUTPUT
		this->MAXIGP1RREADY = MAXIGP1RREADY; // OUTPUT
		this->MAXIGP1WDATA = MAXIGP1WDATA; // OUTPUT
		this->MAXIGP1WID = MAXIGP1WID; // OUTPUT
		this->MAXIGP1WLAST = MAXIGP1WLAST; // OUTPUT
		this->MAXIGP1WSTRB = MAXIGP1WSTRB; // OUTPUT
		this->MAXIGP1WVALID = MAXIGP1WVALID; // OUTPUT
		this->SAXIACPARESETN = SAXIACPARESETN; // OUTPUT
		this->SAXIACPARREADY = SAXIACPARREADY; // OUTPUT
		this->SAXIACPAWREADY = SAXIACPAWREADY; // OUTPUT
		this->SAXIACPBID = SAXIACPBID; // OUTPUT
		this->SAXIACPBRESP = SAXIACPBRESP; // OUTPUT
		this->SAXIACPBVALID = SAXIACPBVALID; // OUTPUT
		this->SAXIACPRDATA = SAXIACPRDATA; // OUTPUT
		this->SAXIACPRID = SAXIACPRID; // OUTPUT
		this->SAXIACPRLAST = SAXIACPRLAST; // OUTPUT
		this->SAXIACPRRESP = SAXIACPRRESP; // OUTPUT
		this->SAXIACPRVALID = SAXIACPRVALID; // OUTPUT
		this->SAXIACPWREADY = SAXIACPWREADY; // OUTPUT
		this->SAXIGP0ARESETN = SAXIGP0ARESETN; // OUTPUT
		this->SAXIGP0ARREADY = SAXIGP0ARREADY; // OUTPUT
		this->SAXIGP0AWREADY = SAXIGP0AWREADY; // OUTPUT
		this->SAXIGP0BID = SAXIGP0BID; // OUTPUT
		this->SAXIGP0BRESP = SAXIGP0BRESP; // OUTPUT
		this->SAXIGP0BVALID = SAXIGP0BVALID; // OUTPUT
		this->SAXIGP0RDATA = SAXIGP0RDATA; // OUTPUT
		this->SAXIGP0RID = SAXIGP0RID; // OUTPUT
		this->SAXIGP0RLAST = SAXIGP0RLAST; // OUTPUT
		this->SAXIGP0RRESP = SAXIGP0RRESP; // OUTPUT
		this->SAXIGP0RVALID = SAXIGP0RVALID; // OUTPUT
		this->SAXIGP0WREADY = SAXIGP0WREADY; // OUTPUT
		this->SAXIGP1ARESETN = SAXIGP1ARESETN; // OUTPUT
		this->SAXIGP1ARREADY = SAXIGP1ARREADY; // OUTPUT
		this->SAXIGP1AWREADY = SAXIGP1AWREADY; // OUTPUT
		this->SAXIGP1BID = SAXIGP1BID; // OUTPUT
		this->SAXIGP1BRESP = SAXIGP1BRESP; // OUTPUT
		this->SAXIGP1BVALID = SAXIGP1BVALID; // OUTPUT
		this->SAXIGP1RDATA = SAXIGP1RDATA; // OUTPUT
		this->SAXIGP1RID = SAXIGP1RID; // OUTPUT
		this->SAXIGP1RLAST = SAXIGP1RLAST; // OUTPUT
		this->SAXIGP1RRESP = SAXIGP1RRESP; // OUTPUT
		this->SAXIGP1RVALID = SAXIGP1RVALID; // OUTPUT
		this->SAXIGP1WREADY = SAXIGP1WREADY; // OUTPUT
		this->SAXIHP0ARESETN = SAXIHP0ARESETN; // OUTPUT
		this->SAXIHP0ARREADY = SAXIHP0ARREADY; // OUTPUT
		this->SAXIHP0AWREADY = SAXIHP0AWREADY; // OUTPUT
		this->SAXIHP0BID = SAXIHP0BID; // OUTPUT
		this->SAXIHP0BRESP = SAXIHP0BRESP; // OUTPUT
		this->SAXIHP0BVALID = SAXIHP0BVALID; // OUTPUT
		this->SAXIHP0RACOUNT = SAXIHP0RACOUNT; // OUTPUT
		this->SAXIHP0RCOUNT = SAXIHP0RCOUNT; // OUTPUT
		this->SAXIHP0RDATA = SAXIHP0RDATA; // OUTPUT
		this->SAXIHP0RID = SAXIHP0RID; // OUTPUT
		this->SAXIHP0RLAST = SAXIHP0RLAST; // OUTPUT
		this->SAXIHP0RRESP = SAXIHP0RRESP; // OUTPUT
		this->SAXIHP0RVALID = SAXIHP0RVALID; // OUTPUT
		this->SAXIHP0WACOUNT = SAXIHP0WACOUNT; // OUTPUT
		this->SAXIHP0WCOUNT = SAXIHP0WCOUNT; // OUTPUT
		this->SAXIHP0WREADY = SAXIHP0WREADY; // OUTPUT
		this->SAXIHP1ARESETN = SAXIHP1ARESETN; // OUTPUT
		this->SAXIHP1ARREADY = SAXIHP1ARREADY; // OUTPUT
		this->SAXIHP1AWREADY = SAXIHP1AWREADY; // OUTPUT
		this->SAXIHP1BID = SAXIHP1BID; // OUTPUT
		this->SAXIHP1BRESP = SAXIHP1BRESP; // OUTPUT
		this->SAXIHP1BVALID = SAXIHP1BVALID; // OUTPUT
		this->SAXIHP1RACOUNT = SAXIHP1RACOUNT; // OUTPUT
		this->SAXIHP1RCOUNT = SAXIHP1RCOUNT; // OUTPUT
		this->SAXIHP1RDATA = SAXIHP1RDATA; // OUTPUT
		this->SAXIHP1RID = SAXIHP1RID; // OUTPUT
		this->SAXIHP1RLAST = SAXIHP1RLAST; // OUTPUT
		this->SAXIHP1RRESP = SAXIHP1RRESP; // OUTPUT
		this->SAXIHP1RVALID = SAXIHP1RVALID; // OUTPUT
		this->SAXIHP1WACOUNT = SAXIHP1WACOUNT; // OUTPUT
		this->SAXIHP1WCOUNT = SAXIHP1WCOUNT; // OUTPUT
		this->SAXIHP1WREADY = SAXIHP1WREADY; // OUTPUT
		this->SAXIHP2ARESETN = SAXIHP2ARESETN; // OUTPUT
		this->SAXIHP2ARREADY = SAXIHP2ARREADY; // OUTPUT
		this->SAXIHP2AWREADY = SAXIHP2AWREADY; // OUTPUT
		this->SAXIHP2BID = SAXIHP2BID; // OUTPUT
		this->SAXIHP2BRESP = SAXIHP2BRESP; // OUTPUT
		this->SAXIHP2BVALID = SAXIHP2BVALID; // OUTPUT
		this->SAXIHP2RACOUNT = SAXIHP2RACOUNT; // OUTPUT
		this->SAXIHP2RCOUNT = SAXIHP2RCOUNT; // OUTPUT
		this->SAXIHP2RDATA = SAXIHP2RDATA; // OUTPUT
		this->SAXIHP2RID = SAXIHP2RID; // OUTPUT
		this->SAXIHP2RLAST = SAXIHP2RLAST; // OUTPUT
		this->SAXIHP2RRESP = SAXIHP2RRESP; // OUTPUT
		this->SAXIHP2RVALID = SAXIHP2RVALID; // OUTPUT
		this->SAXIHP2WACOUNT = SAXIHP2WACOUNT; // OUTPUT
		this->SAXIHP2WCOUNT = SAXIHP2WCOUNT; // OUTPUT
		this->SAXIHP2WREADY = SAXIHP2WREADY; // OUTPUT
		this->SAXIHP3ARESETN = SAXIHP3ARESETN; // OUTPUT
		this->SAXIHP3ARREADY = SAXIHP3ARREADY; // OUTPUT
		this->SAXIHP3AWREADY = SAXIHP3AWREADY; // OUTPUT
		this->SAXIHP3BID = SAXIHP3BID; // OUTPUT
		this->SAXIHP3BRESP = SAXIHP3BRESP; // OUTPUT
		this->SAXIHP3BVALID = SAXIHP3BVALID; // OUTPUT
		this->SAXIHP3RACOUNT = SAXIHP3RACOUNT; // OUTPUT
		this->SAXIHP3RCOUNT = SAXIHP3RCOUNT; // OUTPUT
		this->SAXIHP3RDATA = SAXIHP3RDATA; // OUTPUT
		this->SAXIHP3RID = SAXIHP3RID; // OUTPUT
		this->SAXIHP3RLAST = SAXIHP3RLAST; // OUTPUT
		this->SAXIHP3RRESP = SAXIHP3RRESP; // OUTPUT
		this->SAXIHP3RVALID = SAXIHP3RVALID; // OUTPUT
		this->SAXIHP3WACOUNT = SAXIHP3WACOUNT; // OUTPUT
		this->SAXIHP3WCOUNT = SAXIHP3WCOUNT; // OUTPUT
		this->SAXIHP3WREADY = SAXIHP3WREADY; // OUTPUT
		this->DDRA = DDRA; // INOUT
		this->DDRBA = DDRBA; // INOUT
		this->DDRCASB = DDRCASB; // INOUT
		this->DDRCKE = DDRCKE; // INOUT
		this->DDRCKN = DDRCKN; // INOUT
		this->DDRCKP = DDRCKP; // INOUT
		this->DDRCSB = DDRCSB; // INOUT
		this->DDRDM = DDRDM; // INOUT
		this->DDRDQ = DDRDQ; // INOUT
		this->DDRDQSN = DDRDQSN; // INOUT
		this->DDRDQSP = DDRDQSP; // INOUT
		this->DDRDRSTB = DDRDRSTB; // INOUT
		this->DDRODT = DDRODT; // INOUT
		this->DDRRASB = DDRRASB; // INOUT
		this->DDRVRN = DDRVRN; // INOUT
		this->DDRVRP = DDRVRP; // INOUT
		this->DDRWEB = DDRWEB; // INOUT
		this->MIO = MIO; // INOUT
		this->PSCLK = PSCLK; // INOUT
		this->PSPORB = PSPORB; // INOUT
		this->PSSRSTB = PSSRSTB; // INOUT
		this->DDRARB = DDRARB; // INPUT
		this->DMA0ACLK = DMA0ACLK; // INPUT
		this->DMA0DAREADY = DMA0DAREADY; // INPUT
		this->DMA0DRLAST = DMA0DRLAST; // INPUT
		this->DMA0DRTYPE = DMA0DRTYPE; // INPUT
		this->DMA0DRVALID = DMA0DRVALID; // INPUT
		this->DMA1ACLK = DMA1ACLK; // INPUT
		this->DMA1DAREADY = DMA1DAREADY; // INPUT
		this->DMA1DRLAST = DMA1DRLAST; // INPUT
		this->DMA1DRTYPE = DMA1DRTYPE; // INPUT
		this->DMA1DRVALID = DMA1DRVALID; // INPUT
		this->DMA2ACLK = DMA2ACLK; // INPUT
		this->DMA2DAREADY = DMA2DAREADY; // INPUT
		this->DMA2DRLAST = DMA2DRLAST; // INPUT
		this->DMA2DRTYPE = DMA2DRTYPE; // INPUT
		this->DMA2DRVALID = DMA2DRVALID; // INPUT
		this->DMA3ACLK = DMA3ACLK; // INPUT
		this->DMA3DAREADY = DMA3DAREADY; // INPUT
		this->DMA3DRLAST = DMA3DRLAST; // INPUT
		this->DMA3DRTYPE = DMA3DRTYPE; // INPUT
		this->DMA3DRVALID = DMA3DRVALID; // INPUT
		this->EMIOCAN0PHYRX = EMIOCAN0PHYRX; // INPUT
		this->EMIOCAN1PHYRX = EMIOCAN1PHYRX; // INPUT
		this->EMIOENET0EXTINTIN = EMIOENET0EXTINTIN; // INPUT
		this->EMIOENET0GMIICOL = EMIOENET0GMIICOL; // INPUT
		this->EMIOENET0GMIICRS = EMIOENET0GMIICRS; // INPUT
		this->EMIOENET0GMIIRXCLK = EMIOENET0GMIIRXCLK; // INPUT
		this->EMIOENET0GMIIRXD = EMIOENET0GMIIRXD; // INPUT
		this->EMIOENET0GMIIRXDV = EMIOENET0GMIIRXDV; // INPUT
		this->EMIOENET0GMIIRXER = EMIOENET0GMIIRXER; // INPUT
		this->EMIOENET0GMIITXCLK = EMIOENET0GMIITXCLK; // INPUT
		this->EMIOENET0MDIOI = EMIOENET0MDIOI; // INPUT
		this->EMIOENET1EXTINTIN = EMIOENET1EXTINTIN; // INPUT
		this->EMIOENET1GMIICOL = EMIOENET1GMIICOL; // INPUT
		this->EMIOENET1GMIICRS = EMIOENET1GMIICRS; // INPUT
		this->EMIOENET1GMIIRXCLK = EMIOENET1GMIIRXCLK; // INPUT
		this->EMIOENET1GMIIRXD = EMIOENET1GMIIRXD; // INPUT
		this->EMIOENET1GMIIRXDV = EMIOENET1GMIIRXDV; // INPUT
		this->EMIOENET1GMIIRXER = EMIOENET1GMIIRXER; // INPUT
		this->EMIOENET1GMIITXCLK = EMIOENET1GMIITXCLK; // INPUT
		this->EMIOENET1MDIOI = EMIOENET1MDIOI; // INPUT
		this->EMIOGPIOI = EMIOGPIOI; // INPUT
		this->EMIOI2C0SCLI = EMIOI2C0SCLI; // INPUT
		this->EMIOI2C0SDAI = EMIOI2C0SDAI; // INPUT
		this->EMIOI2C1SCLI = EMIOI2C1SCLI; // INPUT
		this->EMIOI2C1SDAI = EMIOI2C1SDAI; // INPUT
		this->EMIOPJTAGTCK = EMIOPJTAGTCK; // INPUT
		this->EMIOPJTAGTDI = EMIOPJTAGTDI; // INPUT
		this->EMIOPJTAGTMS = EMIOPJTAGTMS; // INPUT
		this->EMIOSDIO0CDN = EMIOSDIO0CDN; // INPUT
		this->EMIOSDIO0CLKFB = EMIOSDIO0CLKFB; // INPUT
		this->EMIOSDIO0CMDI = EMIOSDIO0CMDI; // INPUT
		this->EMIOSDIO0DATAI = EMIOSDIO0DATAI; // INPUT
		this->EMIOSDIO0WP = EMIOSDIO0WP; // INPUT
		this->EMIOSDIO1CDN = EMIOSDIO1CDN; // INPUT
		this->EMIOSDIO1CLKFB = EMIOSDIO1CLKFB; // INPUT
		this->EMIOSDIO1CMDI = EMIOSDIO1CMDI; // INPUT
		this->EMIOSDIO1DATAI = EMIOSDIO1DATAI; // INPUT
		this->EMIOSDIO1WP = EMIOSDIO1WP; // INPUT
		this->EMIOSPI0MI = EMIOSPI0MI; // INPUT
		this->EMIOSPI0SCLKI = EMIOSPI0SCLKI; // INPUT
		this->EMIOSPI0SI = EMIOSPI0SI; // INPUT
		this->EMIOSPI0SSIN = EMIOSPI0SSIN; // INPUT
		this->EMIOSPI1MI = EMIOSPI1MI; // INPUT
		this->EMIOSPI1SCLKI = EMIOSPI1SCLKI; // INPUT
		this->EMIOSPI1SI = EMIOSPI1SI; // INPUT
		this->EMIOSPI1SSIN = EMIOSPI1SSIN; // INPUT
		this->EMIOSRAMINTIN = EMIOSRAMINTIN; // INPUT
		this->EMIOTRACECLK = EMIOTRACECLK; // INPUT
		this->EMIOTTC0CLKI = EMIOTTC0CLKI; // INPUT
		this->EMIOTTC1CLKI = EMIOTTC1CLKI; // INPUT
		this->EMIOUART0CTSN = EMIOUART0CTSN; // INPUT
		this->EMIOUART0DCDN = EMIOUART0DCDN; // INPUT
		this->EMIOUART0DSRN = EMIOUART0DSRN; // INPUT
		this->EMIOUART0RIN = EMIOUART0RIN; // INPUT
		this->EMIOUART0RX = EMIOUART0RX; // INPUT
		this->EMIOUART1CTSN = EMIOUART1CTSN; // INPUT
		this->EMIOUART1DCDN = EMIOUART1DCDN; // INPUT
		this->EMIOUART1DSRN = EMIOUART1DSRN; // INPUT
		this->EMIOUART1RIN = EMIOUART1RIN; // INPUT
		this->EMIOUART1RX = EMIOUART1RX; // INPUT
		this->EMIOUSB0VBUSPWRFAULT = EMIOUSB0VBUSPWRFAULT; // INPUT
		this->EMIOUSB1VBUSPWRFAULT = EMIOUSB1VBUSPWRFAULT; // INPUT
		this->EMIOWDTCLKI = EMIOWDTCLKI; // INPUT
		this->EVENTEVENTI = EVENTEVENTI; // INPUT
		this->FCLKCLKTRIGN = FCLKCLKTRIGN; // INPUT
		this->FPGAIDLEN = FPGAIDLEN; // INPUT
		this->FTMDTRACEINATID = FTMDTRACEINATID; // INPUT
		this->FTMDTRACEINCLOCK = FTMDTRACEINCLOCK; // INPUT
		this->FTMDTRACEINDATA = FTMDTRACEINDATA; // INPUT
		this->FTMDTRACEINVALID = FTMDTRACEINVALID; // INPUT
		this->FTMTF2PDEBUG = FTMTF2PDEBUG; // INPUT
		this->FTMTF2PTRIG = FTMTF2PTRIG; // INPUT
		this->FTMTP2FTRIGACK = FTMTP2FTRIGACK; // INPUT
		this->IRQF2P = IRQF2P; // INPUT
		this->MAXIGP0ACLK = MAXIGP0ACLK; // INPUT
		this->MAXIGP0ARREADY = MAXIGP0ARREADY; // INPUT
		this->MAXIGP0AWREADY = MAXIGP0AWREADY; // INPUT
		this->MAXIGP0BID = MAXIGP0BID; // INPUT
		this->MAXIGP0BRESP = MAXIGP0BRESP; // INPUT
		this->MAXIGP0BVALID = MAXIGP0BVALID; // INPUT
		this->MAXIGP0RDATA = MAXIGP0RDATA; // INPUT
		this->MAXIGP0RID = MAXIGP0RID; // INPUT
		this->MAXIGP0RLAST = MAXIGP0RLAST; // INPUT
		this->MAXIGP0RRESP = MAXIGP0RRESP; // INPUT
		this->MAXIGP0RVALID = MAXIGP0RVALID; // INPUT
		this->MAXIGP0WREADY = MAXIGP0WREADY; // INPUT
		this->MAXIGP1ACLK = MAXIGP1ACLK; // INPUT
		this->MAXIGP1ARREADY = MAXIGP1ARREADY; // INPUT
		this->MAXIGP1AWREADY = MAXIGP1AWREADY; // INPUT
		this->MAXIGP1BID = MAXIGP1BID; // INPUT
		this->MAXIGP1BRESP = MAXIGP1BRESP; // INPUT
		this->MAXIGP1BVALID = MAXIGP1BVALID; // INPUT
		this->MAXIGP1RDATA = MAXIGP1RDATA; // INPUT
		this->MAXIGP1RID = MAXIGP1RID; // INPUT
		this->MAXIGP1RLAST = MAXIGP1RLAST; // INPUT
		this->MAXIGP1RRESP = MAXIGP1RRESP; // INPUT
		this->MAXIGP1RVALID = MAXIGP1RVALID; // INPUT
		this->MAXIGP1WREADY = MAXIGP1WREADY; // INPUT
		this->SAXIACPACLK = SAXIACPACLK; // INPUT
		this->SAXIACPARADDR = SAXIACPARADDR; // INPUT
		this->SAXIACPARBURST = SAXIACPARBURST; // INPUT
		this->SAXIACPARCACHE = SAXIACPARCACHE; // INPUT
		this->SAXIACPARID = SAXIACPARID; // INPUT
		this->SAXIACPARLEN = SAXIACPARLEN; // INPUT
		this->SAXIACPARLOCK = SAXIACPARLOCK; // INPUT
		this->SAXIACPARPROT = SAXIACPARPROT; // INPUT
		this->SAXIACPARQOS = SAXIACPARQOS; // INPUT
		this->SAXIACPARSIZE = SAXIACPARSIZE; // INPUT
		this->SAXIACPARUSER = SAXIACPARUSER; // INPUT
		this->SAXIACPARVALID = SAXIACPARVALID; // INPUT
		this->SAXIACPAWADDR = SAXIACPAWADDR; // INPUT
		this->SAXIACPAWBURST = SAXIACPAWBURST; // INPUT
		this->SAXIACPAWCACHE = SAXIACPAWCACHE; // INPUT
		this->SAXIACPAWID = SAXIACPAWID; // INPUT
		this->SAXIACPAWLEN = SAXIACPAWLEN; // INPUT
		this->SAXIACPAWLOCK = SAXIACPAWLOCK; // INPUT
		this->SAXIACPAWPROT = SAXIACPAWPROT; // INPUT
		this->SAXIACPAWQOS = SAXIACPAWQOS; // INPUT
		this->SAXIACPAWSIZE = SAXIACPAWSIZE; // INPUT
		this->SAXIACPAWUSER = SAXIACPAWUSER; // INPUT
		this->SAXIACPAWVALID = SAXIACPAWVALID; // INPUT
		this->SAXIACPBREADY = SAXIACPBREADY; // INPUT
		this->SAXIACPRREADY = SAXIACPRREADY; // INPUT
		this->SAXIACPWDATA = SAXIACPWDATA; // INPUT
		this->SAXIACPWID = SAXIACPWID; // INPUT
		this->SAXIACPWLAST = SAXIACPWLAST; // INPUT
		this->SAXIACPWSTRB = SAXIACPWSTRB; // INPUT
		this->SAXIACPWVALID = SAXIACPWVALID; // INPUT
		this->SAXIGP0ACLK = SAXIGP0ACLK; // INPUT
		this->SAXIGP0ARADDR = SAXIGP0ARADDR; // INPUT
		this->SAXIGP0ARBURST = SAXIGP0ARBURST; // INPUT
		this->SAXIGP0ARCACHE = SAXIGP0ARCACHE; // INPUT
		this->SAXIGP0ARID = SAXIGP0ARID; // INPUT
		this->SAXIGP0ARLEN = SAXIGP0ARLEN; // INPUT
		this->SAXIGP0ARLOCK = SAXIGP0ARLOCK; // INPUT
		this->SAXIGP0ARPROT = SAXIGP0ARPROT; // INPUT
		this->SAXIGP0ARQOS = SAXIGP0ARQOS; // INPUT
		this->SAXIGP0ARSIZE = SAXIGP0ARSIZE; // INPUT
		this->SAXIGP0ARVALID = SAXIGP0ARVALID; // INPUT
		this->SAXIGP0AWADDR = SAXIGP0AWADDR; // INPUT
		this->SAXIGP0AWBURST = SAXIGP0AWBURST; // INPUT
		this->SAXIGP0AWCACHE = SAXIGP0AWCACHE; // INPUT
		this->SAXIGP0AWID = SAXIGP0AWID; // INPUT
		this->SAXIGP0AWLEN = SAXIGP0AWLEN; // INPUT
		this->SAXIGP0AWLOCK = SAXIGP0AWLOCK; // INPUT
		this->SAXIGP0AWPROT = SAXIGP0AWPROT; // INPUT
		this->SAXIGP0AWQOS = SAXIGP0AWQOS; // INPUT
		this->SAXIGP0AWSIZE = SAXIGP0AWSIZE; // INPUT
		this->SAXIGP0AWVALID = SAXIGP0AWVALID; // INPUT
		this->SAXIGP0BREADY = SAXIGP0BREADY; // INPUT
		this->SAXIGP0RREADY = SAXIGP0RREADY; // INPUT
		this->SAXIGP0WDATA = SAXIGP0WDATA; // INPUT
		this->SAXIGP0WID = SAXIGP0WID; // INPUT
		this->SAXIGP0WLAST = SAXIGP0WLAST; // INPUT
		this->SAXIGP0WSTRB = SAXIGP0WSTRB; // INPUT
		this->SAXIGP0WVALID = SAXIGP0WVALID; // INPUT
		this->SAXIGP1ACLK = SAXIGP1ACLK; // INPUT
		this->SAXIGP1ARADDR = SAXIGP1ARADDR; // INPUT
		this->SAXIGP1ARBURST = SAXIGP1ARBURST; // INPUT
		this->SAXIGP1ARCACHE = SAXIGP1ARCACHE; // INPUT
		this->SAXIGP1ARID = SAXIGP1ARID; // INPUT
		this->SAXIGP1ARLEN = SAXIGP1ARLEN; // INPUT
		this->SAXIGP1ARLOCK = SAXIGP1ARLOCK; // INPUT
		this->SAXIGP1ARPROT = SAXIGP1ARPROT; // INPUT
		this->SAXIGP1ARQOS = SAXIGP1ARQOS; // INPUT
		this->SAXIGP1ARSIZE = SAXIGP1ARSIZE; // INPUT
		this->SAXIGP1ARVALID = SAXIGP1ARVALID; // INPUT
		this->SAXIGP1AWADDR = SAXIGP1AWADDR; // INPUT
		this->SAXIGP1AWBURST = SAXIGP1AWBURST; // INPUT
		this->SAXIGP1AWCACHE = SAXIGP1AWCACHE; // INPUT
		this->SAXIGP1AWID = SAXIGP1AWID; // INPUT
		this->SAXIGP1AWLEN = SAXIGP1AWLEN; // INPUT
		this->SAXIGP1AWLOCK = SAXIGP1AWLOCK; // INPUT
		this->SAXIGP1AWPROT = SAXIGP1AWPROT; // INPUT
		this->SAXIGP1AWQOS = SAXIGP1AWQOS; // INPUT
		this->SAXIGP1AWSIZE = SAXIGP1AWSIZE; // INPUT
		this->SAXIGP1AWVALID = SAXIGP1AWVALID; // INPUT
		this->SAXIGP1BREADY = SAXIGP1BREADY; // INPUT
		this->SAXIGP1RREADY = SAXIGP1RREADY; // INPUT
		this->SAXIGP1WDATA = SAXIGP1WDATA; // INPUT
		this->SAXIGP1WID = SAXIGP1WID; // INPUT
		this->SAXIGP1WLAST = SAXIGP1WLAST; // INPUT
		this->SAXIGP1WSTRB = SAXIGP1WSTRB; // INPUT
		this->SAXIGP1WVALID = SAXIGP1WVALID; // INPUT
		this->SAXIHP0ACLK = SAXIHP0ACLK; // INPUT
		this->SAXIHP0ARADDR = SAXIHP0ARADDR; // INPUT
		this->SAXIHP0ARBURST = SAXIHP0ARBURST; // INPUT
		this->SAXIHP0ARCACHE = SAXIHP0ARCACHE; // INPUT
		this->SAXIHP0ARID = SAXIHP0ARID; // INPUT
		this->SAXIHP0ARLEN = SAXIHP0ARLEN; // INPUT
		this->SAXIHP0ARLOCK = SAXIHP0ARLOCK; // INPUT
		this->SAXIHP0ARPROT = SAXIHP0ARPROT; // INPUT
		this->SAXIHP0ARQOS = SAXIHP0ARQOS; // INPUT
		this->SAXIHP0ARSIZE = SAXIHP0ARSIZE; // INPUT
		this->SAXIHP0ARVALID = SAXIHP0ARVALID; // INPUT
		this->SAXIHP0AWADDR = SAXIHP0AWADDR; // INPUT
		this->SAXIHP0AWBURST = SAXIHP0AWBURST; // INPUT
		this->SAXIHP0AWCACHE = SAXIHP0AWCACHE; // INPUT
		this->SAXIHP0AWID = SAXIHP0AWID; // INPUT
		this->SAXIHP0AWLEN = SAXIHP0AWLEN; // INPUT
		this->SAXIHP0AWLOCK = SAXIHP0AWLOCK; // INPUT
		this->SAXIHP0AWPROT = SAXIHP0AWPROT; // INPUT
		this->SAXIHP0AWQOS = SAXIHP0AWQOS; // INPUT
		this->SAXIHP0AWSIZE = SAXIHP0AWSIZE; // INPUT
		this->SAXIHP0AWVALID = SAXIHP0AWVALID; // INPUT
		this->SAXIHP0BREADY = SAXIHP0BREADY; // INPUT
		this->SAXIHP0RDISSUECAP1EN = SAXIHP0RDISSUECAP1EN; // INPUT
		this->SAXIHP0RREADY = SAXIHP0RREADY; // INPUT
		this->SAXIHP0WDATA = SAXIHP0WDATA; // INPUT
		this->SAXIHP0WID = SAXIHP0WID; // INPUT
		this->SAXIHP0WLAST = SAXIHP0WLAST; // INPUT
		this->SAXIHP0WRISSUECAP1EN = SAXIHP0WRISSUECAP1EN; // INPUT
		this->SAXIHP0WSTRB = SAXIHP0WSTRB; // INPUT
		this->SAXIHP0WVALID = SAXIHP0WVALID; // INPUT
		this->SAXIHP1ACLK = SAXIHP1ACLK; // INPUT
		this->SAXIHP1ARADDR = SAXIHP1ARADDR; // INPUT
		this->SAXIHP1ARBURST = SAXIHP1ARBURST; // INPUT
		this->SAXIHP1ARCACHE = SAXIHP1ARCACHE; // INPUT
		this->SAXIHP1ARID = SAXIHP1ARID; // INPUT
		this->SAXIHP1ARLEN = SAXIHP1ARLEN; // INPUT
		this->SAXIHP1ARLOCK = SAXIHP1ARLOCK; // INPUT
		this->SAXIHP1ARPROT = SAXIHP1ARPROT; // INPUT
		this->SAXIHP1ARQOS = SAXIHP1ARQOS; // INPUT
		this->SAXIHP1ARSIZE = SAXIHP1ARSIZE; // INPUT
		this->SAXIHP1ARVALID = SAXIHP1ARVALID; // INPUT
		this->SAXIHP1AWADDR = SAXIHP1AWADDR; // INPUT
		this->SAXIHP1AWBURST = SAXIHP1AWBURST; // INPUT
		this->SAXIHP1AWCACHE = SAXIHP1AWCACHE; // INPUT
		this->SAXIHP1AWID = SAXIHP1AWID; // INPUT
		this->SAXIHP1AWLEN = SAXIHP1AWLEN; // INPUT
		this->SAXIHP1AWLOCK = SAXIHP1AWLOCK; // INPUT
		this->SAXIHP1AWPROT = SAXIHP1AWPROT; // INPUT
		this->SAXIHP1AWQOS = SAXIHP1AWQOS; // INPUT
		this->SAXIHP1AWSIZE = SAXIHP1AWSIZE; // INPUT
		this->SAXIHP1AWVALID = SAXIHP1AWVALID; // INPUT
		this->SAXIHP1BREADY = SAXIHP1BREADY; // INPUT
		this->SAXIHP1RDISSUECAP1EN = SAXIHP1RDISSUECAP1EN; // INPUT
		this->SAXIHP1RREADY = SAXIHP1RREADY; // INPUT
		this->SAXIHP1WDATA = SAXIHP1WDATA; // INPUT
		this->SAXIHP1WID = SAXIHP1WID; // INPUT
		this->SAXIHP1WLAST = SAXIHP1WLAST; // INPUT
		this->SAXIHP1WRISSUECAP1EN = SAXIHP1WRISSUECAP1EN; // INPUT
		this->SAXIHP1WSTRB = SAXIHP1WSTRB; // INPUT
		this->SAXIHP1WVALID = SAXIHP1WVALID; // INPUT
		this->SAXIHP2ACLK = SAXIHP2ACLK; // INPUT
		this->SAXIHP2ARADDR = SAXIHP2ARADDR; // INPUT
		this->SAXIHP2ARBURST = SAXIHP2ARBURST; // INPUT
		this->SAXIHP2ARCACHE = SAXIHP2ARCACHE; // INPUT
		this->SAXIHP2ARID = SAXIHP2ARID; // INPUT
		this->SAXIHP2ARLEN = SAXIHP2ARLEN; // INPUT
		this->SAXIHP2ARLOCK = SAXIHP2ARLOCK; // INPUT
		this->SAXIHP2ARPROT = SAXIHP2ARPROT; // INPUT
		this->SAXIHP2ARQOS = SAXIHP2ARQOS; // INPUT
		this->SAXIHP2ARSIZE = SAXIHP2ARSIZE; // INPUT
		this->SAXIHP2ARVALID = SAXIHP2ARVALID; // INPUT
		this->SAXIHP2AWADDR = SAXIHP2AWADDR; // INPUT
		this->SAXIHP2AWBURST = SAXIHP2AWBURST; // INPUT
		this->SAXIHP2AWCACHE = SAXIHP2AWCACHE; // INPUT
		this->SAXIHP2AWID = SAXIHP2AWID; // INPUT
		this->SAXIHP2AWLEN = SAXIHP2AWLEN; // INPUT
		this->SAXIHP2AWLOCK = SAXIHP2AWLOCK; // INPUT
		this->SAXIHP2AWPROT = SAXIHP2AWPROT; // INPUT
		this->SAXIHP2AWQOS = SAXIHP2AWQOS; // INPUT
		this->SAXIHP2AWSIZE = SAXIHP2AWSIZE; // INPUT
		this->SAXIHP2AWVALID = SAXIHP2AWVALID; // INPUT
		this->SAXIHP2BREADY = SAXIHP2BREADY; // INPUT
		this->SAXIHP2RDISSUECAP1EN = SAXIHP2RDISSUECAP1EN; // INPUT
		this->SAXIHP2RREADY = SAXIHP2RREADY; // INPUT
		this->SAXIHP2WDATA = SAXIHP2WDATA; // INPUT
		this->SAXIHP2WID = SAXIHP2WID; // INPUT
		this->SAXIHP2WLAST = SAXIHP2WLAST; // INPUT
		this->SAXIHP2WRISSUECAP1EN = SAXIHP2WRISSUECAP1EN; // INPUT
		this->SAXIHP2WSTRB = SAXIHP2WSTRB; // INPUT
		this->SAXIHP2WVALID = SAXIHP2WVALID; // INPUT
		this->SAXIHP3ACLK = SAXIHP3ACLK; // INPUT
		this->SAXIHP3ARADDR = SAXIHP3ARADDR; // INPUT
		this->SAXIHP3ARBURST = SAXIHP3ARBURST; // INPUT
		this->SAXIHP3ARCACHE = SAXIHP3ARCACHE; // INPUT
		this->SAXIHP3ARID = SAXIHP3ARID; // INPUT
		this->SAXIHP3ARLEN = SAXIHP3ARLEN; // INPUT
		this->SAXIHP3ARLOCK = SAXIHP3ARLOCK; // INPUT
		this->SAXIHP3ARPROT = SAXIHP3ARPROT; // INPUT
		this->SAXIHP3ARQOS = SAXIHP3ARQOS; // INPUT
		this->SAXIHP3ARSIZE = SAXIHP3ARSIZE; // INPUT
		this->SAXIHP3ARVALID = SAXIHP3ARVALID; // INPUT
		this->SAXIHP3AWADDR = SAXIHP3AWADDR; // INPUT
		this->SAXIHP3AWBURST = SAXIHP3AWBURST; // INPUT
		this->SAXIHP3AWCACHE = SAXIHP3AWCACHE; // INPUT
		this->SAXIHP3AWID = SAXIHP3AWID; // INPUT
		this->SAXIHP3AWLEN = SAXIHP3AWLEN; // INPUT
		this->SAXIHP3AWLOCK = SAXIHP3AWLOCK; // INPUT
		this->SAXIHP3AWPROT = SAXIHP3AWPROT; // INPUT
		this->SAXIHP3AWQOS = SAXIHP3AWQOS; // INPUT
		this->SAXIHP3AWSIZE = SAXIHP3AWSIZE; // INPUT
		this->SAXIHP3AWVALID = SAXIHP3AWVALID; // INPUT
		this->SAXIHP3BREADY = SAXIHP3BREADY; // INPUT
		this->SAXIHP3RDISSUECAP1EN = SAXIHP3RDISSUECAP1EN; // INPUT
		this->SAXIHP3RREADY = SAXIHP3RREADY; // INPUT
		this->SAXIHP3WDATA = SAXIHP3WDATA; // INPUT
		this->SAXIHP3WID = SAXIHP3WID; // INPUT
		this->SAXIHP3WLAST = SAXIHP3WLAST; // INPUT
		this->SAXIHP3WRISSUECAP1EN = SAXIHP3WRISSUECAP1EN; // INPUT
		this->SAXIHP3WSTRB = SAXIHP3WSTRB; // INPUT
		this->SAXIHP3WVALID = SAXIHP3WVALID; // INPUT
	
		register_wait_on_event_nets();
	
	}
	
	void register_wait_on_event_nets(){
	// TODO
	}
	void calculate(int time){
	// TODO
	}
};


class prim_class_X_PU{
	//Verilog Parameters:
	int LOC;
	//Verilog Ports in definition order:
	NetFlow* O; // OUTPUT
	
	prim_class_X_PU(
		//Verilog Parameters:
		int LOC, // Default: "UNPLACED"
		//Verilog Ports in definition order:
		NetFlow* O // OUTPUT
		){
	
	// Assign parameters and ports: 
	//Verilog Parameters:
		this->LOC = LOC; // Default: "UNPLACED"
	//Verilog Ports in definition order:
		this->O = O; // OUTPUT
	
		register_wait_on_event_nets();
	
	}
	
	void register_wait_on_event_nets(){
	// TODO
	}
	void calculate(int time){
	// TODO
	}
};


class prim_class_X_RAM32M{
	//Verilog Parameters:
	int INIT_A;
	int INIT_B;
	int INIT_C;
	int INIT_D;
	int LOC;
	//Verilog Ports in definition order:
	NetFlow* DOA; // OUTPUT
	NetFlow* DOB; // OUTPUT
	NetFlow* DOC; // OUTPUT
	NetFlow* DOD; // OUTPUT
	NetFlow* ADDRA; // INPUT
	NetFlow* ADDRB; // INPUT
	NetFlow* ADDRC; // INPUT
	NetFlow* ADDRD; // INPUT
	NetFlow* DIA; // INPUT
	NetFlow* DIB; // INPUT
	NetFlow* DIC; // INPUT
	NetFlow* DID; // INPUT
	NetFlow* WCLK; // INPUT
	NetFlow* WE; // INPUT
	
	prim_class_X_RAM32M(
		//Verilog Parameters:
		int INIT_A, // Default: 64'h0000000000000000
		int INIT_B, // Default: 64'h0000000000000000
		int INIT_C, // Default: 64'h0000000000000000
		int INIT_D, // Default: 64'h0000000000000000
		int LOC, // Default: "UNPLACED"
		//Verilog Ports in definition order:
		NetFlow* DOA, // OUTPUT
		NetFlow* DOB, // OUTPUT
		NetFlow* DOC, // OUTPUT
		NetFlow* DOD, // OUTPUT
		NetFlow* ADDRA, // INPUT
		NetFlow* ADDRB, // INPUT
		NetFlow* ADDRC, // INPUT
		NetFlow* ADDRD, // INPUT
		NetFlow* DIA, // INPUT
		NetFlow* DIB, // INPUT
		NetFlow* DIC, // INPUT
		NetFlow* DID, // INPUT
		NetFlow* WCLK, // INPUT
		NetFlow* WE // INPUT
		){
	
	// Assign parameters and ports: 
	//Verilog Parameters:
		this->INIT_A = INIT_A; // Default: 64'h0000000000000000
		this->INIT_B = INIT_B; // Default: 64'h0000000000000000
		this->INIT_C = INIT_C; // Default: 64'h0000000000000000
		this->INIT_D = INIT_D; // Default: 64'h0000000000000000
		this->LOC = LOC; // Default: "UNPLACED"
	//Verilog Ports in definition order:
		this->DOA = DOA; // OUTPUT
		this->DOB = DOB; // OUTPUT
		this->DOC = DOC; // OUTPUT
		this->DOD = DOD; // OUTPUT
		this->ADDRA = ADDRA; // INPUT
		this->ADDRB = ADDRB; // INPUT
		this->ADDRC = ADDRC; // INPUT
		this->ADDRD = ADDRD; // INPUT
		this->DIA = DIA; // INPUT
		this->DIB = DIB; // INPUT
		this->DIC = DIC; // INPUT
		this->DID = DID; // INPUT
		this->WCLK = WCLK; // INPUT
		this->WE = WE; // INPUT
	
		register_wait_on_event_nets();
	
	}
	
	void register_wait_on_event_nets(){
	// TODO
	}
	void calculate(int time){
	// TODO
	}
};


class prim_class_X_RAM64M{
	//Verilog Parameters:
	int INIT_A;
	int INIT_B;
	int INIT_C;
	int INIT_D;
	int LOC;
	//Verilog Ports in definition order:
	NetFlow* DOA; // OUTPUT
	NetFlow* DOB; // OUTPUT
	NetFlow* DOC; // OUTPUT
	NetFlow* DOD; // OUTPUT
	NetFlow* ADDRA; // INPUT
	NetFlow* ADDRB; // INPUT
	NetFlow* ADDRC; // INPUT
	NetFlow* ADDRD; // INPUT
	NetFlow* DIA; // INPUT
	NetFlow* DIB; // INPUT
	NetFlow* DIC; // INPUT
	NetFlow* DID; // INPUT
	NetFlow* WCLK; // INPUT
	NetFlow* WE; // INPUT
	
	prim_class_X_RAM64M(
		//Verilog Parameters:
		int INIT_A, // Default: 64'h0000000000000000
		int INIT_B, // Default: 64'h0000000000000000
		int INIT_C, // Default: 64'h0000000000000000
		int INIT_D, // Default: 64'h0000000000000000
		int LOC, // Default: "UNPLACED"
		//Verilog Ports in definition order:
		NetFlow* DOA, // OUTPUT
		NetFlow* DOB, // OUTPUT
		NetFlow* DOC, // OUTPUT
		NetFlow* DOD, // OUTPUT
		NetFlow* ADDRA, // INPUT
		NetFlow* ADDRB, // INPUT
		NetFlow* ADDRC, // INPUT
		NetFlow* ADDRD, // INPUT
		NetFlow* DIA, // INPUT
		NetFlow* DIB, // INPUT
		NetFlow* DIC, // INPUT
		NetFlow* DID, // INPUT
		NetFlow* WCLK, // INPUT
		NetFlow* WE // INPUT
		){
	
	// Assign parameters and ports: 
	//Verilog Parameters:
		this->INIT_A = INIT_A; // Default: 64'h0000000000000000
		this->INIT_B = INIT_B; // Default: 64'h0000000000000000
		this->INIT_C = INIT_C; // Default: 64'h0000000000000000
		this->INIT_D = INIT_D; // Default: 64'h0000000000000000
		this->LOC = LOC; // Default: "UNPLACED"
	//Verilog Ports in definition order:
		this->DOA = DOA; // OUTPUT
		this->DOB = DOB; // OUTPUT
		this->DOC = DOC; // OUTPUT
		this->DOD = DOD; // OUTPUT
		this->ADDRA = ADDRA; // INPUT
		this->ADDRB = ADDRB; // INPUT
		this->ADDRC = ADDRC; // INPUT
		this->ADDRD = ADDRD; // INPUT
		this->DIA = DIA; // INPUT
		this->DIB = DIB; // INPUT
		this->DIC = DIC; // INPUT
		this->DID = DID; // INPUT
		this->WCLK = WCLK; // INPUT
		this->WE = WE; // INPUT
	
		register_wait_on_event_nets();
	
	}
	
	void register_wait_on_event_nets(){
	// TODO
	}
	void calculate(int time){
	// TODO
	}
};


class prim_class_X_RAMB16{
	//Verilog Parameters:
	int DOA_REG;
	int DOB_REG;
	int EN_ECC_READ;
	int EN_ECC_WRITE;
	int INITP_00;
	int INITP_01;
	int INITP_02;
	int INITP_03;
	int INITP_04;
	int INITP_05;
	int INITP_06;
	int INITP_07;
	int INIT_00;
	int INIT_01;
	int INIT_02;
	int INIT_03;
	int INIT_04;
	int INIT_05;
	int INIT_06;
	int INIT_07;
	int INIT_08;
	int INIT_09;
	int INIT_0A;
	int INIT_0B;
	int INIT_0C;
	int INIT_0D;
	int INIT_0E;
	int INIT_0F;
	int INIT_10;
	int INIT_11;
	int INIT_12;
	int INIT_13;
	int INIT_14;
	int INIT_15;
	int INIT_16;
	int INIT_17;
	int INIT_18;
	int INIT_19;
	int INIT_1A;
	int INIT_1B;
	int INIT_1C;
	int INIT_1D;
	int INIT_1E;
	int INIT_1F;
	int INIT_20;
	int INIT_21;
	int INIT_22;
	int INIT_23;
	int INIT_24;
	int INIT_25;
	int INIT_26;
	int INIT_27;
	int INIT_28;
	int INIT_29;
	int INIT_2A;
	int INIT_2B;
	int INIT_2C;
	int INIT_2D;
	int INIT_2E;
	int INIT_2F;
	int INIT_30;
	int INIT_31;
	int INIT_32;
	int INIT_33;
	int INIT_34;
	int INIT_35;
	int INIT_36;
	int INIT_37;
	int INIT_38;
	int INIT_39;
	int INIT_3A;
	int INIT_3B;
	int INIT_3C;
	int INIT_3D;
	int INIT_3E;
	int INIT_3F;
	int INIT_A;
	int INIT_B;
	int INIT_FILE;
	int INVERT_CLK_DOA_REG;
	int INVERT_CLK_DOB_REG;
	int LOC;
	int RAM_EXTENSION_A;
	int RAM_EXTENSION_B;
	int READ_WIDTH_A;
	int READ_WIDTH_B;
	int SETUP_ALL;
	int SETUP_READ_FIRST;
	int SIM_COLLISION_CHECK;
	int SRVAL_A;
	int SRVAL_B;
	int WRITE_MODE_A;
	int WRITE_MODE_B;
	int WRITE_WIDTH_A;
	int WRITE_WIDTH_B;
	//Verilog Ports in definition order:
	NetFlow* CASCADEOUTA; // OUTPUT
	NetFlow* CASCADEOUTB; // OUTPUT
	NetFlow* DOA; // OUTPUT
	NetFlow* DOB; // OUTPUT
	NetFlow* DOPA; // OUTPUT
	NetFlow* DOPB; // OUTPUT
	NetFlow* ADDRA; // INPUT
	NetFlow* ADDRB; // INPUT
	NetFlow* CASCADEINA; // INPUT
	NetFlow* CASCADEINB; // INPUT
	NetFlow* CLKA; // INPUT
	NetFlow* CLKB; // INPUT
	NetFlow* DIA; // INPUT
	NetFlow* DIB; // INPUT
	NetFlow* DIPA; // INPUT
	NetFlow* DIPB; // INPUT
	NetFlow* ENA; // INPUT
	NetFlow* ENB; // INPUT
	NetFlow* REGCEA; // INPUT
	NetFlow* REGCEB; // INPUT
	NetFlow* SSRA; // INPUT
	NetFlow* SSRB; // INPUT
	NetFlow* WEA; // INPUT
	NetFlow* WEB; // INPUT
	
	prim_class_X_RAMB16(
		//Verilog Parameters:
		int DOA_REG, // Default: 0
		int DOB_REG, // Default: 0
		int EN_ECC_READ, // Default: "FALSE"
		int EN_ECC_WRITE, // Default: "FALSE"
		int INITP_00, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INITP_01, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INITP_02, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INITP_03, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INITP_04, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INITP_05, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INITP_06, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INITP_07, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_00, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_01, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_02, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_03, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_04, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_05, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_06, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_07, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_08, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_09, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_0A, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_0B, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_0C, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_0D, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_0E, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_0F, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_10, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_11, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_12, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_13, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_14, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_15, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_16, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_17, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_18, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_19, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_1A, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_1B, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_1C, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_1D, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_1E, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_1F, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_20, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_21, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_22, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_23, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_24, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_25, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_26, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_27, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_28, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_29, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_2A, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_2B, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_2C, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_2D, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_2E, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_2F, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_30, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_31, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_32, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_33, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_34, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_35, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_36, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_37, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_38, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_39, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_3A, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_3B, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_3C, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_3D, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_3E, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_3F, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_A, // Default: 36'h0
		int INIT_B, // Default: 36'h0
		int INIT_FILE, // Default: "NONE"
		int INVERT_CLK_DOA_REG, // Default: "FALSE"
		int INVERT_CLK_DOB_REG, // Default: "FALSE"
		int LOC, // Default: "UNPLACED"
		int RAM_EXTENSION_A, // Default: "NONE"
		int RAM_EXTENSION_B, // Default: "NONE"
		int READ_WIDTH_A, // Default: 0
		int READ_WIDTH_B, // Default: 0
		int SETUP_ALL, // Default: 1000
		int SETUP_READ_FIRST, // Default: 3000
		int SIM_COLLISION_CHECK, // Default: "ALL"
		int SRVAL_A, // Default: 36'h0
		int SRVAL_B, // Default: 36'h0
		int WRITE_MODE_A, // Default: "WRITE_FIRST"
		int WRITE_MODE_B, // Default: "WRITE_FIRST"
		int WRITE_WIDTH_A, // Default: 0
		int WRITE_WIDTH_B, // Default: 0
		//Verilog Ports in definition order:
		NetFlow* CASCADEOUTA, // OUTPUT
		NetFlow* CASCADEOUTB, // OUTPUT
		NetFlow* DOA, // OUTPUT
		NetFlow* DOB, // OUTPUT
		NetFlow* DOPA, // OUTPUT
		NetFlow* DOPB, // OUTPUT
		NetFlow* ADDRA, // INPUT
		NetFlow* ADDRB, // INPUT
		NetFlow* CASCADEINA, // INPUT
		NetFlow* CASCADEINB, // INPUT
		NetFlow* CLKA, // INPUT
		NetFlow* CLKB, // INPUT
		NetFlow* DIA, // INPUT
		NetFlow* DIB, // INPUT
		NetFlow* DIPA, // INPUT
		NetFlow* DIPB, // INPUT
		NetFlow* ENA, // INPUT
		NetFlow* ENB, // INPUT
		NetFlow* REGCEA, // INPUT
		NetFlow* REGCEB, // INPUT
		NetFlow* SSRA, // INPUT
		NetFlow* SSRB, // INPUT
		NetFlow* WEA, // INPUT
		NetFlow* WEB // INPUT
		){
	
	// Assign parameters and ports: 
	//Verilog Parameters:
		this->DOA_REG = DOA_REG; // Default: 0
		this->DOB_REG = DOB_REG; // Default: 0
		this->EN_ECC_READ = EN_ECC_READ; // Default: "FALSE"
		this->EN_ECC_WRITE = EN_ECC_WRITE; // Default: "FALSE"
		this->INITP_00 = INITP_00; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INITP_01 = INITP_01; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INITP_02 = INITP_02; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INITP_03 = INITP_03; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INITP_04 = INITP_04; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INITP_05 = INITP_05; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INITP_06 = INITP_06; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INITP_07 = INITP_07; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_00 = INIT_00; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_01 = INIT_01; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_02 = INIT_02; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_03 = INIT_03; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_04 = INIT_04; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_05 = INIT_05; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_06 = INIT_06; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_07 = INIT_07; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_08 = INIT_08; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_09 = INIT_09; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_0A = INIT_0A; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_0B = INIT_0B; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_0C = INIT_0C; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_0D = INIT_0D; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_0E = INIT_0E; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_0F = INIT_0F; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_10 = INIT_10; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_11 = INIT_11; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_12 = INIT_12; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_13 = INIT_13; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_14 = INIT_14; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_15 = INIT_15; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_16 = INIT_16; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_17 = INIT_17; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_18 = INIT_18; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_19 = INIT_19; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_1A = INIT_1A; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_1B = INIT_1B; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_1C = INIT_1C; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_1D = INIT_1D; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_1E = INIT_1E; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_1F = INIT_1F; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_20 = INIT_20; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_21 = INIT_21; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_22 = INIT_22; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_23 = INIT_23; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_24 = INIT_24; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_25 = INIT_25; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_26 = INIT_26; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_27 = INIT_27; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_28 = INIT_28; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_29 = INIT_29; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_2A = INIT_2A; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_2B = INIT_2B; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_2C = INIT_2C; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_2D = INIT_2D; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_2E = INIT_2E; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_2F = INIT_2F; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_30 = INIT_30; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_31 = INIT_31; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_32 = INIT_32; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_33 = INIT_33; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_34 = INIT_34; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_35 = INIT_35; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_36 = INIT_36; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_37 = INIT_37; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_38 = INIT_38; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_39 = INIT_39; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_3A = INIT_3A; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_3B = INIT_3B; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_3C = INIT_3C; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_3D = INIT_3D; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_3E = INIT_3E; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_3F = INIT_3F; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_A = INIT_A; // Default: 36'h0
		this->INIT_B = INIT_B; // Default: 36'h0
		this->INIT_FILE = INIT_FILE; // Default: "NONE"
		this->INVERT_CLK_DOA_REG = INVERT_CLK_DOA_REG; // Default: "FALSE"
		this->INVERT_CLK_DOB_REG = INVERT_CLK_DOB_REG; // Default: "FALSE"
		this->LOC = LOC; // Default: "UNPLACED"
		this->RAM_EXTENSION_A = RAM_EXTENSION_A; // Default: "NONE"
		this->RAM_EXTENSION_B = RAM_EXTENSION_B; // Default: "NONE"
		this->READ_WIDTH_A = READ_WIDTH_A; // Default: 0
		this->READ_WIDTH_B = READ_WIDTH_B; // Default: 0
		this->SETUP_ALL = SETUP_ALL; // Default: 1000
		this->SETUP_READ_FIRST = SETUP_READ_FIRST; // Default: 3000
		this->SIM_COLLISION_CHECK = SIM_COLLISION_CHECK; // Default: "ALL"
		this->SRVAL_A = SRVAL_A; // Default: 36'h0
		this->SRVAL_B = SRVAL_B; // Default: 36'h0
		this->WRITE_MODE_A = WRITE_MODE_A; // Default: "WRITE_FIRST"
		this->WRITE_MODE_B = WRITE_MODE_B; // Default: "WRITE_FIRST"
		this->WRITE_WIDTH_A = WRITE_WIDTH_A; // Default: 0
		this->WRITE_WIDTH_B = WRITE_WIDTH_B; // Default: 0
	//Verilog Ports in definition order:
		this->CASCADEOUTA = CASCADEOUTA; // OUTPUT
		this->CASCADEOUTB = CASCADEOUTB; // OUTPUT
		this->DOA = DOA; // OUTPUT
		this->DOB = DOB; // OUTPUT
		this->DOPA = DOPA; // OUTPUT
		this->DOPB = DOPB; // OUTPUT
		this->ADDRA = ADDRA; // INPUT
		this->ADDRB = ADDRB; // INPUT
		this->CASCADEINA = CASCADEINA; // INPUT
		this->CASCADEINB = CASCADEINB; // INPUT
		this->CLKA = CLKA; // INPUT
		this->CLKB = CLKB; // INPUT
		this->DIA = DIA; // INPUT
		this->DIB = DIB; // INPUT
		this->DIPA = DIPA; // INPUT
		this->DIPB = DIPB; // INPUT
		this->ENA = ENA; // INPUT
		this->ENB = ENB; // INPUT
		this->REGCEA = REGCEA; // INPUT
		this->REGCEB = REGCEB; // INPUT
		this->SSRA = SSRA; // INPUT
		this->SSRB = SSRB; // INPUT
		this->WEA = WEA; // INPUT
		this->WEB = WEB; // INPUT
	
		register_wait_on_event_nets();
	
	}
	
	void register_wait_on_event_nets(){
	// TODO
	}
	void calculate(int time){
	// TODO
	}
};


class prim_class_X_PCIE_INTERNAL_1_1{
	//Verilog Parameters:
	int LOC;
	int AERCAPABILITYECRCCHECKCAPABLE;
	int AERCAPABILITYECRCGENCAPABLE;
	int BAR0EXIST;
	int BAR0PREFETCHABLE;
	int BAR1EXIST;
	int BAR1PREFETCHABLE;
	int BAR2EXIST;
	int BAR2PREFETCHABLE;
	int BAR3EXIST;
	int BAR3PREFETCHABLE;
	int BAR4EXIST;
	int BAR4PREFETCHABLE;
	int BAR5EXIST;
	int BAR5PREFETCHABLE;
	int CLKDIVIDED;
	int DUALCOREENABLE;
	int DUALCORESLAVE;
	int INFINITECOMPLETIONS;
	int ISSWITCH;
	int LINKSTATUSSLOTCLOCKCONFIG;
	int LLKBYPASS;
	int PBCAPABILITYSYSTEMALLOCATED;
	int PCIECAPABILITYSLOTIMPL;
	int PMCAPABILITYD1SUPPORT;
	int PMCAPABILITYD2SUPPORT;
	int PMCAPABILITYDSI;
	int RAMSHARETXRX;
	int RESETMODE;
	int RETRYREADADDRPIPE;
	int RETRYREADDATAPIPE;
	int RETRYWRITEPIPE;
	int RXREADADDRPIPE;
	int RXREADDATAPIPE;
	int RXWRITEPIPE;
	int SELECTASMODE;
	int SELECTDLLIF;
	int SLOTCAPABILITYATTBUTTONPRESENT;
	int SLOTCAPABILITYATTINDICATORPRESENT;
	int SLOTCAPABILITYHOTPLUGCAPABLE;
	int SLOTCAPABILITYHOTPLUGSURPRISE;
	int SLOTCAPABILITYMSLSENSORPRESENT;
	int SLOTCAPABILITYPOWERCONTROLLERPRESENT;
	int SLOTCAPABILITYPOWERINDICATORPRESENT;
	int SLOTIMPLEMENTED;
	int TXREADADDRPIPE;
	int TXREADDATAPIPE;
	int TXWRITEPIPE;
	int UPSTREAMFACING;
	int XLINKSUPPORTED;
	int VC0TOTALCREDITSCD;
	int VC0TOTALCREDITSPD;
	int VC1TOTALCREDITSCD;
	int VC1TOTALCREDITSPD;
	int AERBASEPTR;
	int AERCAPABILITYNEXTPTR;
	int DSNBASEPTR;
	int DSNCAPABILITYNEXTPTR;
	int EXTCFGXPCAPPTR;
	int MSIBASEPTR;
	int PBBASEPTR;
	int PBCAPABILITYNEXTPTR;
	int PMBASEPTR;
	int RETRYRAMSIZE;
	int VCBASEPTR;
	int VCCAPABILITYNEXTPTR;
	int SLOTCAPABILITYPHYSICALSLOTNUM;
	int VC0RXFIFOBASEC;
	int VC0RXFIFOBASENP;
	int VC0RXFIFOBASEP;
	int VC0RXFIFOLIMITC;
	int VC0RXFIFOLIMITNP;
	int VC0RXFIFOLIMITP;
	int VC0TXFIFOBASEC;
	int VC0TXFIFOBASENP;
	int VC0TXFIFOBASEP;
	int VC0TXFIFOLIMITC;
	int VC0TXFIFOLIMITNP;
	int VC0TXFIFOLIMITP;
	int VC1RXFIFOBASEC;
	int VC1RXFIFOBASENP;
	int VC1RXFIFOBASEP;
	int VC1RXFIFOLIMITC;
	int VC1RXFIFOLIMITNP;
	int VC1RXFIFOLIMITP;
	int VC1TXFIFOBASEC;
	int VC1TXFIFOBASENP;
	int VC1TXFIFOBASEP;
	int VC1TXFIFOLIMITC;
	int VC1TXFIFOLIMITNP;
	int VC1TXFIFOLIMITP;
	int DEVICEID;
	int SUBSYSTEMID;
	int SUBSYSTEMVENDORID;
	int VENDORID;
	int LINKCAPABILITYASPMSUPPORT;
	int PBCAPABILITYDW0DATASCALE;
	int PBCAPABILITYDW0PMSTATE;
	int PBCAPABILITYDW1DATASCALE;
	int PBCAPABILITYDW1PMSTATE;
	int PBCAPABILITYDW2DATASCALE;
	int PBCAPABILITYDW2PMSTATE;
	int PBCAPABILITYDW3DATASCALE;
	int PBCAPABILITYDW3PMSTATE;
	int PMSTATUSCONTROLDATASCALE;
	int SLOTCAPABILITYSLOTPOWERLIMITSCALE;
	int CLASSCODE;
	int CONFIGROUTING;
	int DEVICECAPABILITYENDPOINTL0SLATENCY;
	int DEVICECAPABILITYENDPOINTL1LATENCY;
	int MSICAPABILITYMULTIMSGCAP;
	int PBCAPABILITYDW0PMSUBSTATE;
	int PBCAPABILITYDW0POWERRAIL;
	int PBCAPABILITYDW0TYPE;
	int PBCAPABILITYDW1PMSUBSTATE;
	int PBCAPABILITYDW1POWERRAIL;
	int PBCAPABILITYDW1TYPE;
	int PBCAPABILITYDW2PMSUBSTATE;
	int PBCAPABILITYDW2POWERRAIL;
	int PBCAPABILITYDW2TYPE;
	int PBCAPABILITYDW3PMSUBSTATE;
	int PBCAPABILITYDW3POWERRAIL;
	int PBCAPABILITYDW3TYPE;
	int PMCAPABILITYAUXCURRENT;
	int PORTVCCAPABILITYEXTENDEDVCCOUNT;
	int CARDBUSCISPOINTER;
	int XPDEVICEPORTTYPE;
	int PCIECAPABILITYINTMSGNUM;
	int PMCAPABILITYPMESUPPORT;
	int BAR0MASKWIDTH;
	int BAR1MASKWIDTH;
	int BAR2MASKWIDTH;
	int BAR3MASKWIDTH;
	int BAR4MASKWIDTH;
	int BAR5MASKWIDTH;
	int LINKCAPABILITYMAXLINKWIDTH;
	int DEVICESERIALNUMBER;
	int VC0TOTALCREDITSCH;
	int VC0TOTALCREDITSNPH;
	int VC0TOTALCREDITSPH;
	int VC1TOTALCREDITSCH;
	int VC1TOTALCREDITSNPH;
	int VC1TOTALCREDITSPH;
	int ACTIVELANESIN;
	int CAPABILITIESPOINTER;
	int EXTCFGCAPPTR;
	int HEADERTYPE;
	int INTERRUPTPIN;
	int MSICAPABILITYNEXTPTR;
	int PBCAPABILITYDW0BASEPOWER;
	int PBCAPABILITYDW1BASEPOWER;
	int PBCAPABILITYDW2BASEPOWER;
	int PBCAPABILITYDW3BASEPOWER;
	int PCIECAPABILITYNEXTPTR;
	int PMCAPABILITYNEXTPTR;
	int PMDATA0;
	int PMDATA1;
	int PMDATA2;
	int PMDATA3;
	int PMDATA4;
	int PMDATA5;
	int PMDATA6;
	int PMDATA7;
	int PMDATA8;
	int PORTVCCAPABILITYVCARBCAP;
	int PORTVCCAPABILITYVCARBTABLEOFFSET;
	int REVISIONID;
	int SLOTCAPABILITYSLOTPOWERLIMITVALUE;
	int XPBASEPTR;
	int BAR0ADDRWIDTH;
	int BAR0IOMEMN;
	int BAR1ADDRWIDTH;
	int BAR1IOMEMN;
	int BAR2ADDRWIDTH;
	int BAR2IOMEMN;
	int BAR3ADDRWIDTH;
	int BAR3IOMEMN;
	int BAR4ADDRWIDTH;
	int BAR4IOMEMN;
	int BAR5IOMEMN;
	int DUALROLECFGCNTRLROOTEPN;
	int L0SEXITLATENCY;
	int L0SEXITLATENCYCOMCLK;
	int L1EXITLATENCY;
	int L1EXITLATENCYCOMCLK;
	int LOWPRIORITYVCCOUNT;
	int PCIEREVISION;
	int PMDATASCALE0;
	int PMDATASCALE1;
	int PMDATASCALE2;
	int PMDATASCALE3;
	int PMDATASCALE4;
	int PMDATASCALE5;
	int PMDATASCALE6;
	int PMDATASCALE7;
	int PMDATASCALE8;
	int RETRYRAMREADLATENCY;
	int RETRYRAMWIDTH;
	int RETRYRAMWRITELATENCY;
	int TLRAMREADLATENCY;
	int TLRAMWIDTH;
	int TLRAMWRITELATENCY;
	int TXTSNFTS;
	int TXTSNFTSCOMCLK;
	int XPMAXPAYLOAD;
	int XPRCBCONTROL;
	//Verilog Ports in definition order:
	NetFlow* BUSMASTERENABLE; // OUTPUT
	NetFlow* CRMDOHOTRESETN; // OUTPUT
	NetFlow* CRMPWRSOFTRESETN; // OUTPUT
	NetFlow* CRMRXHOTRESETN; // OUTPUT
	NetFlow* DLLTXPMDLLPOUTSTANDING; // OUTPUT
	NetFlow* INTERRUPTDISABLE; // OUTPUT
	NetFlow* IOSPACEENABLE; // OUTPUT
	NetFlow* L0ASAUTONOMOUSINITCOMPLETED; // OUTPUT
	NetFlow* L0ATTENTIONINDICATORCONTROL; // OUTPUT
	NetFlow* L0CFGLOOPBACKACK; // OUTPUT
	NetFlow* L0COMPLETERID; // OUTPUT
	NetFlow* L0CORRERRMSGRCVD; // OUTPUT
	NetFlow* L0DLLASRXSTATE; // OUTPUT
	NetFlow* L0DLLASTXSTATE; // OUTPUT
	NetFlow* L0DLLERRORVECTOR; // OUTPUT
	NetFlow* L0DLLRXACKOUTSTANDING; // OUTPUT
	NetFlow* L0DLLTXNONFCOUTSTANDING; // OUTPUT
	NetFlow* L0DLLTXOUTSTANDING; // OUTPUT
	NetFlow* L0DLLVCSTATUS; // OUTPUT
	NetFlow* L0DLUPDOWN; // OUTPUT
	NetFlow* L0ERRMSGREQID; // OUTPUT
	NetFlow* L0FATALERRMSGRCVD; // OUTPUT
	NetFlow* L0FIRSTCFGWRITEOCCURRED; // OUTPUT
	NetFlow* L0FWDCORRERROUT; // OUTPUT
	NetFlow* L0FWDFATALERROUT; // OUTPUT
	NetFlow* L0FWDNONFATALERROUT; // OUTPUT
	NetFlow* L0LTSSMSTATE; // OUTPUT
	NetFlow* L0MACENTEREDL0; // OUTPUT
	NetFlow* L0MACLINKTRAINING; // OUTPUT
	NetFlow* L0MACLINKUP; // OUTPUT
	NetFlow* L0MACNEGOTIATEDLINKWIDTH; // OUTPUT
	NetFlow* L0MACNEWSTATEACK; // OUTPUT
	NetFlow* L0MACRXL0SSTATE; // OUTPUT
	NetFlow* L0MACUPSTREAMDOWNSTREAM; // OUTPUT
	NetFlow* L0MCFOUND; // OUTPUT
	NetFlow* L0MSIENABLE0; // OUTPUT
	NetFlow* L0MULTIMSGEN0; // OUTPUT
	NetFlow* L0NONFATALERRMSGRCVD; // OUTPUT
	NetFlow* L0PMEACK; // OUTPUT
	NetFlow* L0PMEEN; // OUTPUT
	NetFlow* L0PMEREQOUT; // OUTPUT
	NetFlow* L0POWERCONTROLLERCONTROL; // OUTPUT
	NetFlow* L0POWERINDICATORCONTROL; // OUTPUT
	NetFlow* L0PWRINHIBITTRANSFERS; // OUTPUT
	NetFlow* L0PWRL1STATE; // OUTPUT
	NetFlow* L0PWRL23READYDEVICE; // OUTPUT
	NetFlow* L0PWRL23READYSTATE; // OUTPUT
	NetFlow* L0PWRSTATE0; // OUTPUT
	NetFlow* L0PWRTURNOFFREQ; // OUTPUT
	NetFlow* L0PWRTXL0SSTATE; // OUTPUT
	NetFlow* L0RECEIVEDASSERTINTALEGACYINT; // OUTPUT
	NetFlow* L0RECEIVEDASSERTINTBLEGACYINT; // OUTPUT
	NetFlow* L0RECEIVEDASSERTINTCLEGACYINT; // OUTPUT
	NetFlow* L0RECEIVEDASSERTINTDLEGACYINT; // OUTPUT
	NetFlow* L0RECEIVEDDEASSERTINTALEGACYINT; // OUTPUT
	NetFlow* L0RECEIVEDDEASSERTINTBLEGACYINT; // OUTPUT
	NetFlow* L0RECEIVEDDEASSERTINTCLEGACYINT; // OUTPUT
	NetFlow* L0RECEIVEDDEASSERTINTDLEGACYINT; // OUTPUT
	NetFlow* L0RXBEACON; // OUTPUT
	NetFlow* L0RXDLLFCCMPLMCCRED; // OUTPUT
	NetFlow* L0RXDLLFCCMPLMCUPDATE; // OUTPUT
	NetFlow* L0RXDLLFCNPOSTBYPCRED; // OUTPUT
	NetFlow* L0RXDLLFCNPOSTBYPUPDATE; // OUTPUT
	NetFlow* L0RXDLLFCPOSTORDCRED; // OUTPUT
	NetFlow* L0RXDLLFCPOSTORDUPDATE; // OUTPUT
	NetFlow* L0RXDLLPM; // OUTPUT
	NetFlow* L0RXDLLPMTYPE; // OUTPUT
	NetFlow* L0RXDLLSBFCDATA; // OUTPUT
	NetFlow* L0RXDLLSBFCUPDATE; // OUTPUT
	NetFlow* L0RXDLLTLPECRCOK; // OUTPUT
	NetFlow* L0RXDLLTLPEND; // OUTPUT
	NetFlow* L0RXMACLINKERROR; // OUTPUT
	NetFlow* L0STATSCFGOTHERRECEIVED; // OUTPUT
	NetFlow* L0STATSCFGOTHERTRANSMITTED; // OUTPUT
	NetFlow* L0STATSCFGRECEIVED; // OUTPUT
	NetFlow* L0STATSCFGTRANSMITTED; // OUTPUT
	NetFlow* L0STATSDLLPRECEIVED; // OUTPUT
	NetFlow* L0STATSDLLPTRANSMITTED; // OUTPUT
	NetFlow* L0STATSOSRECEIVED; // OUTPUT
	NetFlow* L0STATSOSTRANSMITTED; // OUTPUT
	NetFlow* L0STATSTLPRECEIVED; // OUTPUT
	NetFlow* L0STATSTLPTRANSMITTED; // OUTPUT
	NetFlow* L0TOGGLEELECTROMECHANICALINTERLOCK; // OUTPUT
	NetFlow* L0TRANSFORMEDVC; // OUTPUT
	NetFlow* L0TXDLLFCCMPLMCUPDATED; // OUTPUT
	NetFlow* L0TXDLLFCNPOSTBYPUPDATED; // OUTPUT
	NetFlow* L0TXDLLFCPOSTORDUPDATED; // OUTPUT
	NetFlow* L0TXDLLPMUPDATED; // OUTPUT
	NetFlow* L0TXDLLSBFCUPDATED; // OUTPUT
	NetFlow* L0UCBYPFOUND; // OUTPUT
	NetFlow* L0UCORDFOUND; // OUTPUT
	NetFlow* L0UNLOCKRECEIVED; // OUTPUT
	NetFlow* LLKRX4DWHEADERN; // OUTPUT
	NetFlow* LLKRXCHCOMPLETIONAVAILABLEN; // OUTPUT
	NetFlow* LLKRXCHCOMPLETIONPARTIALN; // OUTPUT
	NetFlow* LLKRXCHCONFIGAVAILABLEN; // OUTPUT
	NetFlow* LLKRXCHCONFIGPARTIALN; // OUTPUT
	NetFlow* LLKRXCHNONPOSTEDAVAILABLEN; // OUTPUT
	NetFlow* LLKRXCHNONPOSTEDPARTIALN; // OUTPUT
	NetFlow* LLKRXCHPOSTEDAVAILABLEN; // OUTPUT
	NetFlow* LLKRXCHPOSTEDPARTIALN; // OUTPUT
	NetFlow* LLKRXDATA; // OUTPUT
	NetFlow* LLKRXECRCBADN; // OUTPUT
	NetFlow* LLKRXEOFN; // OUTPUT
	NetFlow* LLKRXEOPN; // OUTPUT
	NetFlow* LLKRXPREFERREDTYPE; // OUTPUT
	NetFlow* LLKRXSOFN; // OUTPUT
	NetFlow* LLKRXSOPN; // OUTPUT
	NetFlow* LLKRXSRCDSCN; // OUTPUT
	NetFlow* LLKRXSRCLASTREQN; // OUTPUT
	NetFlow* LLKRXSRCRDYN; // OUTPUT
	NetFlow* LLKRXVALIDN; // OUTPUT
	NetFlow* LLKTCSTATUS; // OUTPUT
	NetFlow* LLKTXCHANSPACE; // OUTPUT
	NetFlow* LLKTXCHCOMPLETIONREADYN; // OUTPUT
	NetFlow* LLKTXCHNONPOSTEDREADYN; // OUTPUT
	NetFlow* LLKTXCHPOSTEDREADYN; // OUTPUT
	NetFlow* LLKTXCONFIGREADYN; // OUTPUT
	NetFlow* LLKTXDSTRDYN; // OUTPUT
	NetFlow* MAXPAYLOADSIZE; // OUTPUT
	NetFlow* MAXREADREQUESTSIZE; // OUTPUT
	NetFlow* MEMSPACEENABLE; // OUTPUT
	NetFlow* MGMTPSO; // OUTPUT
	NetFlow* MGMTRDATA; // OUTPUT
	NetFlow* MGMTSTATSCREDIT; // OUTPUT
	NetFlow* MIMDLLBRADD; // OUTPUT
	NetFlow* MIMDLLBREN; // OUTPUT
	NetFlow* MIMDLLBWADD; // OUTPUT
	NetFlow* MIMDLLBWDATA; // OUTPUT
	NetFlow* MIMDLLBWEN; // OUTPUT
	NetFlow* MIMRXBRADD; // OUTPUT
	NetFlow* MIMRXBREN; // OUTPUT
	NetFlow* MIMRXBWADD; // OUTPUT
	NetFlow* MIMRXBWDATA; // OUTPUT
	NetFlow* MIMRXBWEN; // OUTPUT
	NetFlow* MIMTXBRADD; // OUTPUT
	NetFlow* MIMTXBREN; // OUTPUT
	NetFlow* MIMTXBWADD; // OUTPUT
	NetFlow* MIMTXBWDATA; // OUTPUT
	NetFlow* MIMTXBWEN; // OUTPUT
	NetFlow* PARITYERRORRESPONSE; // OUTPUT
	NetFlow* PIPEDESKEWLANESL0; // OUTPUT
	NetFlow* PIPEDESKEWLANESL1; // OUTPUT
	NetFlow* PIPEDESKEWLANESL2; // OUTPUT
	NetFlow* PIPEDESKEWLANESL3; // OUTPUT
	NetFlow* PIPEDESKEWLANESL4; // OUTPUT
	NetFlow* PIPEDESKEWLANESL5; // OUTPUT
	NetFlow* PIPEDESKEWLANESL6; // OUTPUT
	NetFlow* PIPEDESKEWLANESL7; // OUTPUT
	NetFlow* PIPEPOWERDOWNL0; // OUTPUT
	NetFlow* PIPEPOWERDOWNL1; // OUTPUT
	NetFlow* PIPEPOWERDOWNL2; // OUTPUT
	NetFlow* PIPEPOWERDOWNL3; // OUTPUT
	NetFlow* PIPEPOWERDOWNL4; // OUTPUT
	NetFlow* PIPEPOWERDOWNL5; // OUTPUT
	NetFlow* PIPEPOWERDOWNL6; // OUTPUT
	NetFlow* PIPEPOWERDOWNL7; // OUTPUT
	NetFlow* PIPERESETL0; // OUTPUT
	NetFlow* PIPERESETL1; // OUTPUT
	NetFlow* PIPERESETL2; // OUTPUT
	NetFlow* PIPERESETL3; // OUTPUT
	NetFlow* PIPERESETL4; // OUTPUT
	NetFlow* PIPERESETL5; // OUTPUT
	NetFlow* PIPERESETL6; // OUTPUT
	NetFlow* PIPERESETL7; // OUTPUT
	NetFlow* PIPERXPOLARITYL0; // OUTPUT
	NetFlow* PIPERXPOLARITYL1; // OUTPUT
	NetFlow* PIPERXPOLARITYL2; // OUTPUT
	NetFlow* PIPERXPOLARITYL3; // OUTPUT
	NetFlow* PIPERXPOLARITYL4; // OUTPUT
	NetFlow* PIPERXPOLARITYL5; // OUTPUT
	NetFlow* PIPERXPOLARITYL6; // OUTPUT
	NetFlow* PIPERXPOLARITYL7; // OUTPUT
	NetFlow* PIPETXCOMPLIANCEL0; // OUTPUT
	NetFlow* PIPETXCOMPLIANCEL1; // OUTPUT
	NetFlow* PIPETXCOMPLIANCEL2; // OUTPUT
	NetFlow* PIPETXCOMPLIANCEL3; // OUTPUT
	NetFlow* PIPETXCOMPLIANCEL4; // OUTPUT
	NetFlow* PIPETXCOMPLIANCEL5; // OUTPUT
	NetFlow* PIPETXCOMPLIANCEL6; // OUTPUT
	NetFlow* PIPETXCOMPLIANCEL7; // OUTPUT
	NetFlow* PIPETXDATAKL0; // OUTPUT
	NetFlow* PIPETXDATAKL1; // OUTPUT
	NetFlow* PIPETXDATAKL2; // OUTPUT
	NetFlow* PIPETXDATAKL3; // OUTPUT
	NetFlow* PIPETXDATAKL4; // OUTPUT
	NetFlow* PIPETXDATAKL5; // OUTPUT
	NetFlow* PIPETXDATAKL6; // OUTPUT
	NetFlow* PIPETXDATAKL7; // OUTPUT
	NetFlow* PIPETXDATAL0; // OUTPUT
	NetFlow* PIPETXDATAL1; // OUTPUT
	NetFlow* PIPETXDATAL2; // OUTPUT
	NetFlow* PIPETXDATAL3; // OUTPUT
	NetFlow* PIPETXDATAL4; // OUTPUT
	NetFlow* PIPETXDATAL5; // OUTPUT
	NetFlow* PIPETXDATAL6; // OUTPUT
	NetFlow* PIPETXDATAL7; // OUTPUT
	NetFlow* PIPETXDETECTRXLOOPBACKL0; // OUTPUT
	NetFlow* PIPETXDETECTRXLOOPBACKL1; // OUTPUT
	NetFlow* PIPETXDETECTRXLOOPBACKL2; // OUTPUT
	NetFlow* PIPETXDETECTRXLOOPBACKL3; // OUTPUT
	NetFlow* PIPETXDETECTRXLOOPBACKL4; // OUTPUT
	NetFlow* PIPETXDETECTRXLOOPBACKL5; // OUTPUT
	NetFlow* PIPETXDETECTRXLOOPBACKL6; // OUTPUT
	NetFlow* PIPETXDETECTRXLOOPBACKL7; // OUTPUT
	NetFlow* PIPETXELECIDLEL0; // OUTPUT
	NetFlow* PIPETXELECIDLEL1; // OUTPUT
	NetFlow* PIPETXELECIDLEL2; // OUTPUT
	NetFlow* PIPETXELECIDLEL3; // OUTPUT
	NetFlow* PIPETXELECIDLEL4; // OUTPUT
	NetFlow* PIPETXELECIDLEL5; // OUTPUT
	NetFlow* PIPETXELECIDLEL6; // OUTPUT
	NetFlow* PIPETXELECIDLEL7; // OUTPUT
	NetFlow* SERRENABLE; // OUTPUT
	NetFlow* URREPORTINGENABLE; // OUTPUT
	NetFlow* AUXPOWER; // INPUT
	NetFlow* CFGNEGOTIATEDLINKWIDTH; // INPUT
	NetFlow* COMPLIANCEAVOID; // INPUT
	NetFlow* CRMCFGBRIDGEHOTRESET; // INPUT
	NetFlow* CRMCORECLK; // INPUT
	NetFlow* CRMCORECLKDLO; // INPUT
	NetFlow* CRMCORECLKRXO; // INPUT
	NetFlow* CRMCORECLKTXO; // INPUT
	NetFlow* CRMLINKRSTN; // INPUT
	NetFlow* CRMMACRSTN; // INPUT
	NetFlow* CRMMGMTRSTN; // INPUT
	NetFlow* CRMNVRSTN; // INPUT
	NetFlow* CRMTXHOTRESETN; // INPUT
	NetFlow* CRMURSTN; // INPUT
	NetFlow* CRMUSERCFGRSTN; // INPUT
	NetFlow* CRMUSERCLK; // INPUT
	NetFlow* CRMUSERCLKRXO; // INPUT
	NetFlow* CRMUSERCLKTXO; // INPUT
	NetFlow* CROSSLINKSEED; // INPUT
	NetFlow* L0ACKNAKTIMERADJUSTMENT; // INPUT
	NetFlow* L0ALLDOWNPORTSINL1; // INPUT
	NetFlow* L0ALLDOWNRXPORTSINL0S; // INPUT
	NetFlow* L0ASE; // INPUT
	NetFlow* L0ASPORTCOUNT; // INPUT
	NetFlow* L0ASTURNPOOLBITSCONSUMED; // INPUT
	NetFlow* L0ATTENTIONBUTTONPRESSED; // INPUT
	NetFlow* L0CFGASSPANTREEOWNEDSTATE; // INPUT
	NetFlow* L0CFGASSTATECHANGECMD; // INPUT
	NetFlow* L0CFGDISABLESCRAMBLE; // INPUT
	NetFlow* L0CFGEXTENDEDSYNC; // INPUT
	NetFlow* L0CFGL0SENTRYENABLE; // INPUT
	NetFlow* L0CFGL0SENTRYSUP; // INPUT
	NetFlow* L0CFGL0SEXITLAT; // INPUT
	NetFlow* L0CFGLINKDISABLE; // INPUT
	NetFlow* L0CFGLOOPBACKMASTER; // INPUT
	NetFlow* L0CFGNEGOTIATEDMAXP; // INPUT
	NetFlow* L0CFGVCENABLE; // INPUT
	NetFlow* L0CFGVCID; // INPUT
	NetFlow* L0DLLHOLDLINKUP; // INPUT
	NetFlow* L0ELECTROMECHANICALINTERLOCKENGAGED; // INPUT
	NetFlow* L0FWDASSERTINTALEGACYINT; // INPUT
	NetFlow* L0FWDASSERTINTBLEGACYINT; // INPUT
	NetFlow* L0FWDASSERTINTCLEGACYINT; // INPUT
	NetFlow* L0FWDASSERTINTDLEGACYINT; // INPUT
	NetFlow* L0FWDCORRERRIN; // INPUT
	NetFlow* L0FWDDEASSERTINTALEGACYINT; // INPUT
	NetFlow* L0FWDDEASSERTINTBLEGACYINT; // INPUT
	NetFlow* L0FWDDEASSERTINTCLEGACYINT; // INPUT
	NetFlow* L0FWDDEASSERTINTDLEGACYINT; // INPUT
	NetFlow* L0FWDFATALERRIN; // INPUT
	NetFlow* L0FWDNONFATALERRIN; // INPUT
	NetFlow* L0LEGACYINTFUNCT0; // INPUT
	NetFlow* L0MRLSENSORCLOSEDN; // INPUT
	NetFlow* L0MSIREQUEST0; // INPUT
	NetFlow* L0PACKETHEADERFROMUSER; // INPUT
	NetFlow* L0PMEREQIN; // INPUT
	NetFlow* L0PORTNUMBER; // INPUT
	NetFlow* L0POWERFAULTDETECTED; // INPUT
	NetFlow* L0PRESENCEDETECTSLOTEMPTYN; // INPUT
	NetFlow* L0PWRNEWSTATEREQ; // INPUT
	NetFlow* L0PWRNEXTLINKSTATE; // INPUT
	NetFlow* L0REPLAYTIMERADJUSTMENT; // INPUT
	NetFlow* L0ROOTTURNOFFREQ; // INPUT
	NetFlow* L0RXTLTLPNONINITIALIZEDVC; // INPUT
	NetFlow* L0SENDUNLOCKMESSAGE; // INPUT
	NetFlow* L0SETCOMPLETERABORTERROR; // INPUT
	NetFlow* L0SETCOMPLETIONTIMEOUTCORRERROR; // INPUT
	NetFlow* L0SETCOMPLETIONTIMEOUTUNCORRERROR; // INPUT
	NetFlow* L0SETDETECTEDCORRERROR; // INPUT
	NetFlow* L0SETDETECTEDFATALERROR; // INPUT
	NetFlow* L0SETDETECTEDNONFATALERROR; // INPUT
	NetFlow* L0SETLINKDETECTEDPARITYERROR; // INPUT
	NetFlow* L0SETLINKMASTERDATAPARITY; // INPUT
	NetFlow* L0SETLINKRECEIVEDMASTERABORT; // INPUT
	NetFlow* L0SETLINKRECEIVEDTARGETABORT; // INPUT
	NetFlow* L0SETLINKSIGNALLEDTARGETABORT; // INPUT
	NetFlow* L0SETLINKSYSTEMERROR; // INPUT
	NetFlow* L0SETUNEXPECTEDCOMPLETIONCORRERROR; // INPUT
	NetFlow* L0SETUNEXPECTEDCOMPLETIONUNCORRERROR; // INPUT
	NetFlow* L0SETUNSUPPORTEDREQUESTNONPOSTEDERROR; // INPUT
	NetFlow* L0SETUNSUPPORTEDREQUESTOTHERERROR; // INPUT
	NetFlow* L0SETUSERDETECTEDPARITYERROR; // INPUT
	NetFlow* L0SETUSERMASTERDATAPARITY; // INPUT
	NetFlow* L0SETUSERRECEIVEDMASTERABORT; // INPUT
	NetFlow* L0SETUSERRECEIVEDTARGETABORT; // INPUT
	NetFlow* L0SETUSERSIGNALLEDTARGETABORT; // INPUT
	NetFlow* L0SETUSERSYSTEMERROR; // INPUT
	NetFlow* L0TLASFCCREDSTARVATION; // INPUT
	NetFlow* L0TLLINKRETRAIN; // INPUT
	NetFlow* L0TRANSACTIONSPENDING; // INPUT
	NetFlow* L0TXBEACON; // INPUT
	NetFlow* L0TXCFGPM; // INPUT
	NetFlow* L0TXCFGPMTYPE; // INPUT
	NetFlow* L0TXTLFCCMPLMCCRED; // INPUT
	NetFlow* L0TXTLFCCMPLMCUPDATE; // INPUT
	NetFlow* L0TXTLFCNPOSTBYPCRED; // INPUT
	NetFlow* L0TXTLFCNPOSTBYPUPDATE; // INPUT
	NetFlow* L0TXTLFCPOSTORDCRED; // INPUT
	NetFlow* L0TXTLFCPOSTORDUPDATE; // INPUT
	NetFlow* L0TXTLSBFCDATA; // INPUT
	NetFlow* L0TXTLSBFCUPDATE; // INPUT
	NetFlow* L0TXTLTLPDATA; // INPUT
	NetFlow* L0TXTLTLPEDB; // INPUT
	NetFlow* L0TXTLTLPENABLE; // INPUT
	NetFlow* L0TXTLTLPEND; // INPUT
	NetFlow* L0TXTLTLPLATENCY; // INPUT
	NetFlow* L0TXTLTLPREQ; // INPUT
	NetFlow* L0TXTLTLPREQEND; // INPUT
	NetFlow* L0TXTLTLPWIDTH; // INPUT
	NetFlow* L0UPSTREAMRXPORTINL0S; // INPUT
	NetFlow* L0VC0PREVIEWEXPAND; // INPUT
	NetFlow* L0WAKEN; // INPUT
	NetFlow* LLKRXCHFIFO; // INPUT
	NetFlow* LLKRXCHTC; // INPUT
	NetFlow* LLKRXDSTCONTREQN; // INPUT
	NetFlow* LLKRXDSTREQN; // INPUT
	NetFlow* LLKTX4DWHEADERN; // INPUT
	NetFlow* LLKTXCHFIFO; // INPUT
	NetFlow* LLKTXCHTC; // INPUT
	NetFlow* LLKTXCOMPLETEN; // INPUT
	NetFlow* LLKTXCREATEECRCN; // INPUT
	NetFlow* LLKTXDATA; // INPUT
	NetFlow* LLKTXENABLEN; // INPUT
	NetFlow* LLKTXEOFN; // INPUT
	NetFlow* LLKTXEOPN; // INPUT
	NetFlow* LLKTXSOFN; // INPUT
	NetFlow* LLKTXSOPN; // INPUT
	NetFlow* LLKTXSRCDSCN; // INPUT
	NetFlow* LLKTXSRCRDYN; // INPUT
	NetFlow* MAINPOWER; // INPUT
	NetFlow* MGMTADDR; // INPUT
	NetFlow* MGMTBWREN; // INPUT
	NetFlow* MGMTRDEN; // INPUT
	NetFlow* MGMTSTATSCREDITSEL; // INPUT
	NetFlow* MGMTWDATA; // INPUT
	NetFlow* MGMTWREN; // INPUT
	NetFlow* MIMDLLBRDATA; // INPUT
	NetFlow* MIMRXBRDATA; // INPUT
	NetFlow* MIMTXBRDATA; // INPUT
	NetFlow* PIPEPHYSTATUSL0; // INPUT
	NetFlow* PIPEPHYSTATUSL1; // INPUT
	NetFlow* PIPEPHYSTATUSL2; // INPUT
	NetFlow* PIPEPHYSTATUSL3; // INPUT
	NetFlow* PIPEPHYSTATUSL4; // INPUT
	NetFlow* PIPEPHYSTATUSL5; // INPUT
	NetFlow* PIPEPHYSTATUSL6; // INPUT
	NetFlow* PIPEPHYSTATUSL7; // INPUT
	NetFlow* PIPERXCHANISALIGNEDL0; // INPUT
	NetFlow* PIPERXCHANISALIGNEDL1; // INPUT
	NetFlow* PIPERXCHANISALIGNEDL2; // INPUT
	NetFlow* PIPERXCHANISALIGNEDL3; // INPUT
	NetFlow* PIPERXCHANISALIGNEDL4; // INPUT
	NetFlow* PIPERXCHANISALIGNEDL5; // INPUT
	NetFlow* PIPERXCHANISALIGNEDL6; // INPUT
	NetFlow* PIPERXCHANISALIGNEDL7; // INPUT
	NetFlow* PIPERXDATAKL0; // INPUT
	NetFlow* PIPERXDATAKL1; // INPUT
	NetFlow* PIPERXDATAKL2; // INPUT
	NetFlow* PIPERXDATAKL3; // INPUT
	NetFlow* PIPERXDATAKL4; // INPUT
	NetFlow* PIPERXDATAKL5; // INPUT
	NetFlow* PIPERXDATAKL6; // INPUT
	NetFlow* PIPERXDATAKL7; // INPUT
	NetFlow* PIPERXDATAL0; // INPUT
	NetFlow* PIPERXDATAL1; // INPUT
	NetFlow* PIPERXDATAL2; // INPUT
	NetFlow* PIPERXDATAL3; // INPUT
	NetFlow* PIPERXDATAL4; // INPUT
	NetFlow* PIPERXDATAL5; // INPUT
	NetFlow* PIPERXDATAL6; // INPUT
	NetFlow* PIPERXDATAL7; // INPUT
	NetFlow* PIPERXELECIDLEL0; // INPUT
	NetFlow* PIPERXELECIDLEL1; // INPUT
	NetFlow* PIPERXELECIDLEL2; // INPUT
	NetFlow* PIPERXELECIDLEL3; // INPUT
	NetFlow* PIPERXELECIDLEL4; // INPUT
	NetFlow* PIPERXELECIDLEL5; // INPUT
	NetFlow* PIPERXELECIDLEL6; // INPUT
	NetFlow* PIPERXELECIDLEL7; // INPUT
	NetFlow* PIPERXSTATUSL0; // INPUT
	NetFlow* PIPERXSTATUSL1; // INPUT
	NetFlow* PIPERXSTATUSL2; // INPUT
	NetFlow* PIPERXSTATUSL3; // INPUT
	NetFlow* PIPERXSTATUSL4; // INPUT
	NetFlow* PIPERXSTATUSL5; // INPUT
	NetFlow* PIPERXSTATUSL6; // INPUT
	NetFlow* PIPERXSTATUSL7; // INPUT
	NetFlow* PIPERXVALIDL0; // INPUT
	NetFlow* PIPERXVALIDL1; // INPUT
	NetFlow* PIPERXVALIDL2; // INPUT
	NetFlow* PIPERXVALIDL3; // INPUT
	NetFlow* PIPERXVALIDL4; // INPUT
	NetFlow* PIPERXVALIDL5; // INPUT
	NetFlow* PIPERXVALIDL6; // INPUT
	NetFlow* PIPERXVALIDL7; // INPUT
	
	prim_class_X_PCIE_INTERNAL_1_1(
		//Verilog Parameters:
		int LOC, // Default: "UNPLACED"
		int AERCAPABILITYECRCCHECKCAPABLE, // Default: "FALSE"
		int AERCAPABILITYECRCGENCAPABLE, // Default: "FALSE"
		int BAR0EXIST, // Default: "TRUE"
		int BAR0PREFETCHABLE, // Default: "TRUE"
		int BAR1EXIST, // Default: "FALSE"
		int BAR1PREFETCHABLE, // Default: "FALSE"
		int BAR2EXIST, // Default: "FALSE"
		int BAR2PREFETCHABLE, // Default: "FALSE"
		int BAR3EXIST, // Default: "FALSE"
		int BAR3PREFETCHABLE, // Default: "FALSE"
		int BAR4EXIST, // Default: "FALSE"
		int BAR4PREFETCHABLE, // Default: "FALSE"
		int BAR5EXIST, // Default: "FALSE"
		int BAR5PREFETCHABLE, // Default: "FALSE"
		int CLKDIVIDED, // Default: "FALSE"
		int DUALCOREENABLE, // Default: "FALSE"
		int DUALCORESLAVE, // Default: "FALSE"
		int INFINITECOMPLETIONS, // Default: "TRUE"
		int ISSWITCH, // Default: "FALSE"
		int LINKSTATUSSLOTCLOCKCONFIG, // Default: "FALSE"
		int LLKBYPASS, // Default: "FALSE"
		int PBCAPABILITYSYSTEMALLOCATED, // Default: "FALSE"
		int PCIECAPABILITYSLOTIMPL, // Default: "FALSE"
		int PMCAPABILITYD1SUPPORT, // Default: "FALSE"
		int PMCAPABILITYD2SUPPORT, // Default: "FALSE"
		int PMCAPABILITYDSI, // Default: "TRUE"
		int RAMSHARETXRX, // Default: "FALSE"
		int RESETMODE, // Default: "FALSE"
		int RETRYREADADDRPIPE, // Default: "FALSE"
		int RETRYREADDATAPIPE, // Default: "FALSE"
		int RETRYWRITEPIPE, // Default: "FALSE"
		int RXREADADDRPIPE, // Default: "FALSE"
		int RXREADDATAPIPE, // Default: "FALSE"
		int RXWRITEPIPE, // Default: "FALSE"
		int SELECTASMODE, // Default: "FALSE"
		int SELECTDLLIF, // Default: "FALSE"
		int SLOTCAPABILITYATTBUTTONPRESENT, // Default: "FALSE"
		int SLOTCAPABILITYATTINDICATORPRESENT, // Default: "FALSE"
		int SLOTCAPABILITYHOTPLUGCAPABLE, // Default: "FALSE"
		int SLOTCAPABILITYHOTPLUGSURPRISE, // Default: "FALSE"
		int SLOTCAPABILITYMSLSENSORPRESENT, // Default: "FALSE"
		int SLOTCAPABILITYPOWERCONTROLLERPRESENT, // Default: "FALSE"
		int SLOTCAPABILITYPOWERINDICATORPRESENT, // Default: "FALSE"
		int SLOTIMPLEMENTED, // Default: "FALSE"
		int TXREADADDRPIPE, // Default: "FALSE"
		int TXREADDATAPIPE, // Default: "FALSE"
		int TXWRITEPIPE, // Default: "FALSE"
		int UPSTREAMFACING, // Default: "TRUE"
		int XLINKSUPPORTED, // Default: "FALSE"
		int VC0TOTALCREDITSCD, // Default: 11'h0
		int VC0TOTALCREDITSPD, // Default: 11'h34
		int VC1TOTALCREDITSCD, // Default: 11'h0
		int VC1TOTALCREDITSPD, // Default: 11'h0
		int AERBASEPTR, // Default: 12'h110
		int AERCAPABILITYNEXTPTR, // Default: 12'h138
		int DSNBASEPTR, // Default: 12'h148
		int DSNCAPABILITYNEXTPTR, // Default: 12'h154
		int EXTCFGXPCAPPTR, // Default: 12'h0
		int MSIBASEPTR, // Default: 12'h48
		int PBBASEPTR, // Default: 12'h138
		int PBCAPABILITYNEXTPTR, // Default: 12'h148
		int PMBASEPTR, // Default: 12'h40
		int RETRYRAMSIZE, // Default: 12'h9
		int VCBASEPTR, // Default: 12'h154
		int VCCAPABILITYNEXTPTR, // Default: 12'h0
		int SLOTCAPABILITYPHYSICALSLOTNUM, // Default: 13'h0
		int VC0RXFIFOBASEC, // Default: 13'h98
		int VC0RXFIFOBASENP, // Default: 13'h80
		int VC0RXFIFOBASEP, // Default: 13'h0
		int VC0RXFIFOLIMITC, // Default: 13'h117
		int VC0RXFIFOLIMITNP, // Default: 13'h97
		int VC0RXFIFOLIMITP, // Default: 13'h7f
		int VC0TXFIFOBASEC, // Default: 13'h98
		int VC0TXFIFOBASENP, // Default: 13'h80
		int VC0TXFIFOBASEP, // Default: 13'h0
		int VC0TXFIFOLIMITC, // Default: 13'h117
		int VC0TXFIFOLIMITNP, // Default: 13'h97
		int VC0TXFIFOLIMITP, // Default: 13'h7f
		int VC1RXFIFOBASEC, // Default: 13'h118
		int VC1RXFIFOBASENP, // Default: 13'h118
		int VC1RXFIFOBASEP, // Default: 13'h118
		int VC1RXFIFOLIMITC, // Default: 13'h118
		int VC1RXFIFOLIMITNP, // Default: 13'h118
		int VC1RXFIFOLIMITP, // Default: 13'h118
		int VC1TXFIFOBASEC, // Default: 13'h118
		int VC1TXFIFOBASENP, // Default: 13'h118
		int VC1TXFIFOBASEP, // Default: 13'h118
		int VC1TXFIFOLIMITC, // Default: 13'h118
		int VC1TXFIFOLIMITNP, // Default: 13'h118
		int VC1TXFIFOLIMITP, // Default: 13'h118
		int DEVICEID, // Default: 16'h5050
		int SUBSYSTEMID, // Default: 16'h5050
		int SUBSYSTEMVENDORID, // Default: 16'h10EE
		int VENDORID, // Default: 16'h10EE
		int LINKCAPABILITYASPMSUPPORT, // Default: 2'h1
		int PBCAPABILITYDW0DATASCALE, // Default: 2'h0
		int PBCAPABILITYDW0PMSTATE, // Default: 2'h0
		int PBCAPABILITYDW1DATASCALE, // Default: 2'h0
		int PBCAPABILITYDW1PMSTATE, // Default: 2'h0
		int PBCAPABILITYDW2DATASCALE, // Default: 2'h0
		int PBCAPABILITYDW2PMSTATE, // Default: 2'h0
		int PBCAPABILITYDW3DATASCALE, // Default: 2'h0
		int PBCAPABILITYDW3PMSTATE, // Default: 2'h0
		int PMSTATUSCONTROLDATASCALE, // Default: 2'h0
		int SLOTCAPABILITYSLOTPOWERLIMITSCALE, // Default: 2'h0
		int CLASSCODE, // Default: 24'h058000
		int CONFIGROUTING, // Default: 3'h1
		int DEVICECAPABILITYENDPOINTL0SLATENCY, // Default: 3'h0
		int DEVICECAPABILITYENDPOINTL1LATENCY, // Default: 3'h0
		int MSICAPABILITYMULTIMSGCAP, // Default: 3'h0
		int PBCAPABILITYDW0PMSUBSTATE, // Default: 3'h0
		int PBCAPABILITYDW0POWERRAIL, // Default: 3'h0
		int PBCAPABILITYDW0TYPE, // Default: 3'h0
		int PBCAPABILITYDW1PMSUBSTATE, // Default: 3'h0
		int PBCAPABILITYDW1POWERRAIL, // Default: 3'h0
		int PBCAPABILITYDW1TYPE, // Default: 3'h0
		int PBCAPABILITYDW2PMSUBSTATE, // Default: 3'h0
		int PBCAPABILITYDW2POWERRAIL, // Default: 3'h0
		int PBCAPABILITYDW2TYPE, // Default: 3'h0
		int PBCAPABILITYDW3PMSUBSTATE, // Default: 3'h0
		int PBCAPABILITYDW3POWERRAIL, // Default: 3'h0
		int PBCAPABILITYDW3TYPE, // Default: 3'h0
		int PMCAPABILITYAUXCURRENT, // Default: 3'h0
		int PORTVCCAPABILITYEXTENDEDVCCOUNT, // Default: 3'h0
		int CARDBUSCISPOINTER, // Default: 32'h0
		int XPDEVICEPORTTYPE, // Default: 4'h0
		int PCIECAPABILITYINTMSGNUM, // Default: 5'h0
		int PMCAPABILITYPMESUPPORT, // Default: 5'h0
		int BAR0MASKWIDTH, // Default: 6'h14
		int BAR1MASKWIDTH, // Default: 6'h0
		int BAR2MASKWIDTH, // Default: 6'h0
		int BAR3MASKWIDTH, // Default: 6'h0
		int BAR4MASKWIDTH, // Default: 6'h0
		int BAR5MASKWIDTH, // Default: 6'h0
		int LINKCAPABILITYMAXLINKWIDTH, // Default: 6'h01
		int DEVICESERIALNUMBER, // Default: 64'hE000000001000A35
		int VC0TOTALCREDITSCH, // Default: 7'h0
		int VC0TOTALCREDITSNPH, // Default: 7'h08
		int VC0TOTALCREDITSPH, // Default: 7'h08
		int VC1TOTALCREDITSCH, // Default: 7'h0
		int VC1TOTALCREDITSNPH, // Default: 7'h0
		int VC1TOTALCREDITSPH, // Default: 7'h0
		int ACTIVELANESIN, // Default: 8'h1
		int CAPABILITIESPOINTER, // Default: 8'h40
		int EXTCFGCAPPTR, // Default: 8'h0
		int HEADERTYPE, // Default: 8'h0
		int INTERRUPTPIN, // Default: 8'h0
		int MSICAPABILITYNEXTPTR, // Default: 8'h60
		int PBCAPABILITYDW0BASEPOWER, // Default: 8'h0
		int PBCAPABILITYDW1BASEPOWER, // Default: 8'h0
		int PBCAPABILITYDW2BASEPOWER, // Default: 8'h0
		int PBCAPABILITYDW3BASEPOWER, // Default: 8'h0
		int PCIECAPABILITYNEXTPTR, // Default: 8'h0
		int PMCAPABILITYNEXTPTR, // Default: 8'h60
		int PMDATA0, // Default: 8'h0
		int PMDATA1, // Default: 8'h0
		int PMDATA2, // Default: 8'h0
		int PMDATA3, // Default: 8'h0
		int PMDATA4, // Default: 8'h0
		int PMDATA5, // Default: 8'h0
		int PMDATA6, // Default: 8'h0
		int PMDATA7, // Default: 8'h0
		int PMDATA8, // Default: 8'h0
		int PORTVCCAPABILITYVCARBCAP, // Default: 8'h0
		int PORTVCCAPABILITYVCARBTABLEOFFSET, // Default: 8'h0
		int REVISIONID, // Default: 8'h0
		int SLOTCAPABILITYSLOTPOWERLIMITVALUE, // Default: 8'h0
		int XPBASEPTR, // Default: 8'h60
		int BAR0ADDRWIDTH, // Default: 0
		int BAR0IOMEMN, // Default: 0
		int BAR1ADDRWIDTH, // Default: 0
		int BAR1IOMEMN, // Default: 0
		int BAR2ADDRWIDTH, // Default: 0
		int BAR2IOMEMN, // Default: 0
		int BAR3ADDRWIDTH, // Default: 0
		int BAR3IOMEMN, // Default: 0
		int BAR4ADDRWIDTH, // Default: 0
		int BAR4IOMEMN, // Default: 0
		int BAR5IOMEMN, // Default: 0
		int DUALROLECFGCNTRLROOTEPN, // Default: 0
		int L0SEXITLATENCY, // Default: 7
		int L0SEXITLATENCYCOMCLK, // Default: 7
		int L1EXITLATENCY, // Default: 7
		int L1EXITLATENCYCOMCLK, // Default: 7
		int LOWPRIORITYVCCOUNT, // Default: 0
		int PCIEREVISION, // Default: 1
		int PMDATASCALE0, // Default: 0
		int PMDATASCALE1, // Default: 0
		int PMDATASCALE2, // Default: 0
		int PMDATASCALE3, // Default: 0
		int PMDATASCALE4, // Default: 0
		int PMDATASCALE5, // Default: 0
		int PMDATASCALE6, // Default: 0
		int PMDATASCALE7, // Default: 0
		int PMDATASCALE8, // Default: 0
		int RETRYRAMREADLATENCY, // Default: 3
		int RETRYRAMWIDTH, // Default: 0
		int RETRYRAMWRITELATENCY, // Default: 1
		int TLRAMREADLATENCY, // Default: 3
		int TLRAMWIDTH, // Default: 0
		int TLRAMWRITELATENCY, // Default: 1
		int TXTSNFTS, // Default: 255
		int TXTSNFTSCOMCLK, // Default: 255
		int XPMAXPAYLOAD, // Default: 0
		int XPRCBCONTROL, // Default: 0
		//Verilog Ports in definition order:
		NetFlow* BUSMASTERENABLE, // OUTPUT
		NetFlow* CRMDOHOTRESETN, // OUTPUT
		NetFlow* CRMPWRSOFTRESETN, // OUTPUT
		NetFlow* CRMRXHOTRESETN, // OUTPUT
		NetFlow* DLLTXPMDLLPOUTSTANDING, // OUTPUT
		NetFlow* INTERRUPTDISABLE, // OUTPUT
		NetFlow* IOSPACEENABLE, // OUTPUT
		NetFlow* L0ASAUTONOMOUSINITCOMPLETED, // OUTPUT
		NetFlow* L0ATTENTIONINDICATORCONTROL, // OUTPUT
		NetFlow* L0CFGLOOPBACKACK, // OUTPUT
		NetFlow* L0COMPLETERID, // OUTPUT
		NetFlow* L0CORRERRMSGRCVD, // OUTPUT
		NetFlow* L0DLLASRXSTATE, // OUTPUT
		NetFlow* L0DLLASTXSTATE, // OUTPUT
		NetFlow* L0DLLERRORVECTOR, // OUTPUT
		NetFlow* L0DLLRXACKOUTSTANDING, // OUTPUT
		NetFlow* L0DLLTXNONFCOUTSTANDING, // OUTPUT
		NetFlow* L0DLLTXOUTSTANDING, // OUTPUT
		NetFlow* L0DLLVCSTATUS, // OUTPUT
		NetFlow* L0DLUPDOWN, // OUTPUT
		NetFlow* L0ERRMSGREQID, // OUTPUT
		NetFlow* L0FATALERRMSGRCVD, // OUTPUT
		NetFlow* L0FIRSTCFGWRITEOCCURRED, // OUTPUT
		NetFlow* L0FWDCORRERROUT, // OUTPUT
		NetFlow* L0FWDFATALERROUT, // OUTPUT
		NetFlow* L0FWDNONFATALERROUT, // OUTPUT
		NetFlow* L0LTSSMSTATE, // OUTPUT
		NetFlow* L0MACENTEREDL0, // OUTPUT
		NetFlow* L0MACLINKTRAINING, // OUTPUT
		NetFlow* L0MACLINKUP, // OUTPUT
		NetFlow* L0MACNEGOTIATEDLINKWIDTH, // OUTPUT
		NetFlow* L0MACNEWSTATEACK, // OUTPUT
		NetFlow* L0MACRXL0SSTATE, // OUTPUT
		NetFlow* L0MACUPSTREAMDOWNSTREAM, // OUTPUT
		NetFlow* L0MCFOUND, // OUTPUT
		NetFlow* L0MSIENABLE0, // OUTPUT
		NetFlow* L0MULTIMSGEN0, // OUTPUT
		NetFlow* L0NONFATALERRMSGRCVD, // OUTPUT
		NetFlow* L0PMEACK, // OUTPUT
		NetFlow* L0PMEEN, // OUTPUT
		NetFlow* L0PMEREQOUT, // OUTPUT
		NetFlow* L0POWERCONTROLLERCONTROL, // OUTPUT
		NetFlow* L0POWERINDICATORCONTROL, // OUTPUT
		NetFlow* L0PWRINHIBITTRANSFERS, // OUTPUT
		NetFlow* L0PWRL1STATE, // OUTPUT
		NetFlow* L0PWRL23READYDEVICE, // OUTPUT
		NetFlow* L0PWRL23READYSTATE, // OUTPUT
		NetFlow* L0PWRSTATE0, // OUTPUT
		NetFlow* L0PWRTURNOFFREQ, // OUTPUT
		NetFlow* L0PWRTXL0SSTATE, // OUTPUT
		NetFlow* L0RECEIVEDASSERTINTALEGACYINT, // OUTPUT
		NetFlow* L0RECEIVEDASSERTINTBLEGACYINT, // OUTPUT
		NetFlow* L0RECEIVEDASSERTINTCLEGACYINT, // OUTPUT
		NetFlow* L0RECEIVEDASSERTINTDLEGACYINT, // OUTPUT
		NetFlow* L0RECEIVEDDEASSERTINTALEGACYINT, // OUTPUT
		NetFlow* L0RECEIVEDDEASSERTINTBLEGACYINT, // OUTPUT
		NetFlow* L0RECEIVEDDEASSERTINTCLEGACYINT, // OUTPUT
		NetFlow* L0RECEIVEDDEASSERTINTDLEGACYINT, // OUTPUT
		NetFlow* L0RXBEACON, // OUTPUT
		NetFlow* L0RXDLLFCCMPLMCCRED, // OUTPUT
		NetFlow* L0RXDLLFCCMPLMCUPDATE, // OUTPUT
		NetFlow* L0RXDLLFCNPOSTBYPCRED, // OUTPUT
		NetFlow* L0RXDLLFCNPOSTBYPUPDATE, // OUTPUT
		NetFlow* L0RXDLLFCPOSTORDCRED, // OUTPUT
		NetFlow* L0RXDLLFCPOSTORDUPDATE, // OUTPUT
		NetFlow* L0RXDLLPM, // OUTPUT
		NetFlow* L0RXDLLPMTYPE, // OUTPUT
		NetFlow* L0RXDLLSBFCDATA, // OUTPUT
		NetFlow* L0RXDLLSBFCUPDATE, // OUTPUT
		NetFlow* L0RXDLLTLPECRCOK, // OUTPUT
		NetFlow* L0RXDLLTLPEND, // OUTPUT
		NetFlow* L0RXMACLINKERROR, // OUTPUT
		NetFlow* L0STATSCFGOTHERRECEIVED, // OUTPUT
		NetFlow* L0STATSCFGOTHERTRANSMITTED, // OUTPUT
		NetFlow* L0STATSCFGRECEIVED, // OUTPUT
		NetFlow* L0STATSCFGTRANSMITTED, // OUTPUT
		NetFlow* L0STATSDLLPRECEIVED, // OUTPUT
		NetFlow* L0STATSDLLPTRANSMITTED, // OUTPUT
		NetFlow* L0STATSOSRECEIVED, // OUTPUT
		NetFlow* L0STATSOSTRANSMITTED, // OUTPUT
		NetFlow* L0STATSTLPRECEIVED, // OUTPUT
		NetFlow* L0STATSTLPTRANSMITTED, // OUTPUT
		NetFlow* L0TOGGLEELECTROMECHANICALINTERLOCK, // OUTPUT
		NetFlow* L0TRANSFORMEDVC, // OUTPUT
		NetFlow* L0TXDLLFCCMPLMCUPDATED, // OUTPUT
		NetFlow* L0TXDLLFCNPOSTBYPUPDATED, // OUTPUT
		NetFlow* L0TXDLLFCPOSTORDUPDATED, // OUTPUT
		NetFlow* L0TXDLLPMUPDATED, // OUTPUT
		NetFlow* L0TXDLLSBFCUPDATED, // OUTPUT
		NetFlow* L0UCBYPFOUND, // OUTPUT
		NetFlow* L0UCORDFOUND, // OUTPUT
		NetFlow* L0UNLOCKRECEIVED, // OUTPUT
		NetFlow* LLKRX4DWHEADERN, // OUTPUT
		NetFlow* LLKRXCHCOMPLETIONAVAILABLEN, // OUTPUT
		NetFlow* LLKRXCHCOMPLETIONPARTIALN, // OUTPUT
		NetFlow* LLKRXCHCONFIGAVAILABLEN, // OUTPUT
		NetFlow* LLKRXCHCONFIGPARTIALN, // OUTPUT
		NetFlow* LLKRXCHNONPOSTEDAVAILABLEN, // OUTPUT
		NetFlow* LLKRXCHNONPOSTEDPARTIALN, // OUTPUT
		NetFlow* LLKRXCHPOSTEDAVAILABLEN, // OUTPUT
		NetFlow* LLKRXCHPOSTEDPARTIALN, // OUTPUT
		NetFlow* LLKRXDATA, // OUTPUT
		NetFlow* LLKRXECRCBADN, // OUTPUT
		NetFlow* LLKRXEOFN, // OUTPUT
		NetFlow* LLKRXEOPN, // OUTPUT
		NetFlow* LLKRXPREFERREDTYPE, // OUTPUT
		NetFlow* LLKRXSOFN, // OUTPUT
		NetFlow* LLKRXSOPN, // OUTPUT
		NetFlow* LLKRXSRCDSCN, // OUTPUT
		NetFlow* LLKRXSRCLASTREQN, // OUTPUT
		NetFlow* LLKRXSRCRDYN, // OUTPUT
		NetFlow* LLKRXVALIDN, // OUTPUT
		NetFlow* LLKTCSTATUS, // OUTPUT
		NetFlow* LLKTXCHANSPACE, // OUTPUT
		NetFlow* LLKTXCHCOMPLETIONREADYN, // OUTPUT
		NetFlow* LLKTXCHNONPOSTEDREADYN, // OUTPUT
		NetFlow* LLKTXCHPOSTEDREADYN, // OUTPUT
		NetFlow* LLKTXCONFIGREADYN, // OUTPUT
		NetFlow* LLKTXDSTRDYN, // OUTPUT
		NetFlow* MAXPAYLOADSIZE, // OUTPUT
		NetFlow* MAXREADREQUESTSIZE, // OUTPUT
		NetFlow* MEMSPACEENABLE, // OUTPUT
		NetFlow* MGMTPSO, // OUTPUT
		NetFlow* MGMTRDATA, // OUTPUT
		NetFlow* MGMTSTATSCREDIT, // OUTPUT
		NetFlow* MIMDLLBRADD, // OUTPUT
		NetFlow* MIMDLLBREN, // OUTPUT
		NetFlow* MIMDLLBWADD, // OUTPUT
		NetFlow* MIMDLLBWDATA, // OUTPUT
		NetFlow* MIMDLLBWEN, // OUTPUT
		NetFlow* MIMRXBRADD, // OUTPUT
		NetFlow* MIMRXBREN, // OUTPUT
		NetFlow* MIMRXBWADD, // OUTPUT
		NetFlow* MIMRXBWDATA, // OUTPUT
		NetFlow* MIMRXBWEN, // OUTPUT
		NetFlow* MIMTXBRADD, // OUTPUT
		NetFlow* MIMTXBREN, // OUTPUT
		NetFlow* MIMTXBWADD, // OUTPUT
		NetFlow* MIMTXBWDATA, // OUTPUT
		NetFlow* MIMTXBWEN, // OUTPUT
		NetFlow* PARITYERRORRESPONSE, // OUTPUT
		NetFlow* PIPEDESKEWLANESL0, // OUTPUT
		NetFlow* PIPEDESKEWLANESL1, // OUTPUT
		NetFlow* PIPEDESKEWLANESL2, // OUTPUT
		NetFlow* PIPEDESKEWLANESL3, // OUTPUT
		NetFlow* PIPEDESKEWLANESL4, // OUTPUT
		NetFlow* PIPEDESKEWLANESL5, // OUTPUT
		NetFlow* PIPEDESKEWLANESL6, // OUTPUT
		NetFlow* PIPEDESKEWLANESL7, // OUTPUT
		NetFlow* PIPEPOWERDOWNL0, // OUTPUT
		NetFlow* PIPEPOWERDOWNL1, // OUTPUT
		NetFlow* PIPEPOWERDOWNL2, // OUTPUT
		NetFlow* PIPEPOWERDOWNL3, // OUTPUT
		NetFlow* PIPEPOWERDOWNL4, // OUTPUT
		NetFlow* PIPEPOWERDOWNL5, // OUTPUT
		NetFlow* PIPEPOWERDOWNL6, // OUTPUT
		NetFlow* PIPEPOWERDOWNL7, // OUTPUT
		NetFlow* PIPERESETL0, // OUTPUT
		NetFlow* PIPERESETL1, // OUTPUT
		NetFlow* PIPERESETL2, // OUTPUT
		NetFlow* PIPERESETL3, // OUTPUT
		NetFlow* PIPERESETL4, // OUTPUT
		NetFlow* PIPERESETL5, // OUTPUT
		NetFlow* PIPERESETL6, // OUTPUT
		NetFlow* PIPERESETL7, // OUTPUT
		NetFlow* PIPERXPOLARITYL0, // OUTPUT
		NetFlow* PIPERXPOLARITYL1, // OUTPUT
		NetFlow* PIPERXPOLARITYL2, // OUTPUT
		NetFlow* PIPERXPOLARITYL3, // OUTPUT
		NetFlow* PIPERXPOLARITYL4, // OUTPUT
		NetFlow* PIPERXPOLARITYL5, // OUTPUT
		NetFlow* PIPERXPOLARITYL6, // OUTPUT
		NetFlow* PIPERXPOLARITYL7, // OUTPUT
		NetFlow* PIPETXCOMPLIANCEL0, // OUTPUT
		NetFlow* PIPETXCOMPLIANCEL1, // OUTPUT
		NetFlow* PIPETXCOMPLIANCEL2, // OUTPUT
		NetFlow* PIPETXCOMPLIANCEL3, // OUTPUT
		NetFlow* PIPETXCOMPLIANCEL4, // OUTPUT
		NetFlow* PIPETXCOMPLIANCEL5, // OUTPUT
		NetFlow* PIPETXCOMPLIANCEL6, // OUTPUT
		NetFlow* PIPETXCOMPLIANCEL7, // OUTPUT
		NetFlow* PIPETXDATAKL0, // OUTPUT
		NetFlow* PIPETXDATAKL1, // OUTPUT
		NetFlow* PIPETXDATAKL2, // OUTPUT
		NetFlow* PIPETXDATAKL3, // OUTPUT
		NetFlow* PIPETXDATAKL4, // OUTPUT
		NetFlow* PIPETXDATAKL5, // OUTPUT
		NetFlow* PIPETXDATAKL6, // OUTPUT
		NetFlow* PIPETXDATAKL7, // OUTPUT
		NetFlow* PIPETXDATAL0, // OUTPUT
		NetFlow* PIPETXDATAL1, // OUTPUT
		NetFlow* PIPETXDATAL2, // OUTPUT
		NetFlow* PIPETXDATAL3, // OUTPUT
		NetFlow* PIPETXDATAL4, // OUTPUT
		NetFlow* PIPETXDATAL5, // OUTPUT
		NetFlow* PIPETXDATAL6, // OUTPUT
		NetFlow* PIPETXDATAL7, // OUTPUT
		NetFlow* PIPETXDETECTRXLOOPBACKL0, // OUTPUT
		NetFlow* PIPETXDETECTRXLOOPBACKL1, // OUTPUT
		NetFlow* PIPETXDETECTRXLOOPBACKL2, // OUTPUT
		NetFlow* PIPETXDETECTRXLOOPBACKL3, // OUTPUT
		NetFlow* PIPETXDETECTRXLOOPBACKL4, // OUTPUT
		NetFlow* PIPETXDETECTRXLOOPBACKL5, // OUTPUT
		NetFlow* PIPETXDETECTRXLOOPBACKL6, // OUTPUT
		NetFlow* PIPETXDETECTRXLOOPBACKL7, // OUTPUT
		NetFlow* PIPETXELECIDLEL0, // OUTPUT
		NetFlow* PIPETXELECIDLEL1, // OUTPUT
		NetFlow* PIPETXELECIDLEL2, // OUTPUT
		NetFlow* PIPETXELECIDLEL3, // OUTPUT
		NetFlow* PIPETXELECIDLEL4, // OUTPUT
		NetFlow* PIPETXELECIDLEL5, // OUTPUT
		NetFlow* PIPETXELECIDLEL6, // OUTPUT
		NetFlow* PIPETXELECIDLEL7, // OUTPUT
		NetFlow* SERRENABLE, // OUTPUT
		NetFlow* URREPORTINGENABLE, // OUTPUT
		NetFlow* AUXPOWER, // INPUT
		NetFlow* CFGNEGOTIATEDLINKWIDTH, // INPUT
		NetFlow* COMPLIANCEAVOID, // INPUT
		NetFlow* CRMCFGBRIDGEHOTRESET, // INPUT
		NetFlow* CRMCORECLK, // INPUT
		NetFlow* CRMCORECLKDLO, // INPUT
		NetFlow* CRMCORECLKRXO, // INPUT
		NetFlow* CRMCORECLKTXO, // INPUT
		NetFlow* CRMLINKRSTN, // INPUT
		NetFlow* CRMMACRSTN, // INPUT
		NetFlow* CRMMGMTRSTN, // INPUT
		NetFlow* CRMNVRSTN, // INPUT
		NetFlow* CRMTXHOTRESETN, // INPUT
		NetFlow* CRMURSTN, // INPUT
		NetFlow* CRMUSERCFGRSTN, // INPUT
		NetFlow* CRMUSERCLK, // INPUT
		NetFlow* CRMUSERCLKRXO, // INPUT
		NetFlow* CRMUSERCLKTXO, // INPUT
		NetFlow* CROSSLINKSEED, // INPUT
		NetFlow* L0ACKNAKTIMERADJUSTMENT, // INPUT
		NetFlow* L0ALLDOWNPORTSINL1, // INPUT
		NetFlow* L0ALLDOWNRXPORTSINL0S, // INPUT
		NetFlow* L0ASE, // INPUT
		NetFlow* L0ASPORTCOUNT, // INPUT
		NetFlow* L0ASTURNPOOLBITSCONSUMED, // INPUT
		NetFlow* L0ATTENTIONBUTTONPRESSED, // INPUT
		NetFlow* L0CFGASSPANTREEOWNEDSTATE, // INPUT
		NetFlow* L0CFGASSTATECHANGECMD, // INPUT
		NetFlow* L0CFGDISABLESCRAMBLE, // INPUT
		NetFlow* L0CFGEXTENDEDSYNC, // INPUT
		NetFlow* L0CFGL0SENTRYENABLE, // INPUT
		NetFlow* L0CFGL0SENTRYSUP, // INPUT
		NetFlow* L0CFGL0SEXITLAT, // INPUT
		NetFlow* L0CFGLINKDISABLE, // INPUT
		NetFlow* L0CFGLOOPBACKMASTER, // INPUT
		NetFlow* L0CFGNEGOTIATEDMAXP, // INPUT
		NetFlow* L0CFGVCENABLE, // INPUT
		NetFlow* L0CFGVCID, // INPUT
		NetFlow* L0DLLHOLDLINKUP, // INPUT
		NetFlow* L0ELECTROMECHANICALINTERLOCKENGAGED, // INPUT
		NetFlow* L0FWDASSERTINTALEGACYINT, // INPUT
		NetFlow* L0FWDASSERTINTBLEGACYINT, // INPUT
		NetFlow* L0FWDASSERTINTCLEGACYINT, // INPUT
		NetFlow* L0FWDASSERTINTDLEGACYINT, // INPUT
		NetFlow* L0FWDCORRERRIN, // INPUT
		NetFlow* L0FWDDEASSERTINTALEGACYINT, // INPUT
		NetFlow* L0FWDDEASSERTINTBLEGACYINT, // INPUT
		NetFlow* L0FWDDEASSERTINTCLEGACYINT, // INPUT
		NetFlow* L0FWDDEASSERTINTDLEGACYINT, // INPUT
		NetFlow* L0FWDFATALERRIN, // INPUT
		NetFlow* L0FWDNONFATALERRIN, // INPUT
		NetFlow* L0LEGACYINTFUNCT0, // INPUT
		NetFlow* L0MRLSENSORCLOSEDN, // INPUT
		NetFlow* L0MSIREQUEST0, // INPUT
		NetFlow* L0PACKETHEADERFROMUSER, // INPUT
		NetFlow* L0PMEREQIN, // INPUT
		NetFlow* L0PORTNUMBER, // INPUT
		NetFlow* L0POWERFAULTDETECTED, // INPUT
		NetFlow* L0PRESENCEDETECTSLOTEMPTYN, // INPUT
		NetFlow* L0PWRNEWSTATEREQ, // INPUT
		NetFlow* L0PWRNEXTLINKSTATE, // INPUT
		NetFlow* L0REPLAYTIMERADJUSTMENT, // INPUT
		NetFlow* L0ROOTTURNOFFREQ, // INPUT
		NetFlow* L0RXTLTLPNONINITIALIZEDVC, // INPUT
		NetFlow* L0SENDUNLOCKMESSAGE, // INPUT
		NetFlow* L0SETCOMPLETERABORTERROR, // INPUT
		NetFlow* L0SETCOMPLETIONTIMEOUTCORRERROR, // INPUT
		NetFlow* L0SETCOMPLETIONTIMEOUTUNCORRERROR, // INPUT
		NetFlow* L0SETDETECTEDCORRERROR, // INPUT
		NetFlow* L0SETDETECTEDFATALERROR, // INPUT
		NetFlow* L0SETDETECTEDNONFATALERROR, // INPUT
		NetFlow* L0SETLINKDETECTEDPARITYERROR, // INPUT
		NetFlow* L0SETLINKMASTERDATAPARITY, // INPUT
		NetFlow* L0SETLINKRECEIVEDMASTERABORT, // INPUT
		NetFlow* L0SETLINKRECEIVEDTARGETABORT, // INPUT
		NetFlow* L0SETLINKSIGNALLEDTARGETABORT, // INPUT
		NetFlow* L0SETLINKSYSTEMERROR, // INPUT
		NetFlow* L0SETUNEXPECTEDCOMPLETIONCORRERROR, // INPUT
		NetFlow* L0SETUNEXPECTEDCOMPLETIONUNCORRERROR, // INPUT
		NetFlow* L0SETUNSUPPORTEDREQUESTNONPOSTEDERROR, // INPUT
		NetFlow* L0SETUNSUPPORTEDREQUESTOTHERERROR, // INPUT
		NetFlow* L0SETUSERDETECTEDPARITYERROR, // INPUT
		NetFlow* L0SETUSERMASTERDATAPARITY, // INPUT
		NetFlow* L0SETUSERRECEIVEDMASTERABORT, // INPUT
		NetFlow* L0SETUSERRECEIVEDTARGETABORT, // INPUT
		NetFlow* L0SETUSERSIGNALLEDTARGETABORT, // INPUT
		NetFlow* L0SETUSERSYSTEMERROR, // INPUT
		NetFlow* L0TLASFCCREDSTARVATION, // INPUT
		NetFlow* L0TLLINKRETRAIN, // INPUT
		NetFlow* L0TRANSACTIONSPENDING, // INPUT
		NetFlow* L0TXBEACON, // INPUT
		NetFlow* L0TXCFGPM, // INPUT
		NetFlow* L0TXCFGPMTYPE, // INPUT
		NetFlow* L0TXTLFCCMPLMCCRED, // INPUT
		NetFlow* L0TXTLFCCMPLMCUPDATE, // INPUT
		NetFlow* L0TXTLFCNPOSTBYPCRED, // INPUT
		NetFlow* L0TXTLFCNPOSTBYPUPDATE, // INPUT
		NetFlow* L0TXTLFCPOSTORDCRED, // INPUT
		NetFlow* L0TXTLFCPOSTORDUPDATE, // INPUT
		NetFlow* L0TXTLSBFCDATA, // INPUT
		NetFlow* L0TXTLSBFCUPDATE, // INPUT
		NetFlow* L0TXTLTLPDATA, // INPUT
		NetFlow* L0TXTLTLPEDB, // INPUT
		NetFlow* L0TXTLTLPENABLE, // INPUT
		NetFlow* L0TXTLTLPEND, // INPUT
		NetFlow* L0TXTLTLPLATENCY, // INPUT
		NetFlow* L0TXTLTLPREQ, // INPUT
		NetFlow* L0TXTLTLPREQEND, // INPUT
		NetFlow* L0TXTLTLPWIDTH, // INPUT
		NetFlow* L0UPSTREAMRXPORTINL0S, // INPUT
		NetFlow* L0VC0PREVIEWEXPAND, // INPUT
		NetFlow* L0WAKEN, // INPUT
		NetFlow* LLKRXCHFIFO, // INPUT
		NetFlow* LLKRXCHTC, // INPUT
		NetFlow* LLKRXDSTCONTREQN, // INPUT
		NetFlow* LLKRXDSTREQN, // INPUT
		NetFlow* LLKTX4DWHEADERN, // INPUT
		NetFlow* LLKTXCHFIFO, // INPUT
		NetFlow* LLKTXCHTC, // INPUT
		NetFlow* LLKTXCOMPLETEN, // INPUT
		NetFlow* LLKTXCREATEECRCN, // INPUT
		NetFlow* LLKTXDATA, // INPUT
		NetFlow* LLKTXENABLEN, // INPUT
		NetFlow* LLKTXEOFN, // INPUT
		NetFlow* LLKTXEOPN, // INPUT
		NetFlow* LLKTXSOFN, // INPUT
		NetFlow* LLKTXSOPN, // INPUT
		NetFlow* LLKTXSRCDSCN, // INPUT
		NetFlow* LLKTXSRCRDYN, // INPUT
		NetFlow* MAINPOWER, // INPUT
		NetFlow* MGMTADDR, // INPUT
		NetFlow* MGMTBWREN, // INPUT
		NetFlow* MGMTRDEN, // INPUT
		NetFlow* MGMTSTATSCREDITSEL, // INPUT
		NetFlow* MGMTWDATA, // INPUT
		NetFlow* MGMTWREN, // INPUT
		NetFlow* MIMDLLBRDATA, // INPUT
		NetFlow* MIMRXBRDATA, // INPUT
		NetFlow* MIMTXBRDATA, // INPUT
		NetFlow* PIPEPHYSTATUSL0, // INPUT
		NetFlow* PIPEPHYSTATUSL1, // INPUT
		NetFlow* PIPEPHYSTATUSL2, // INPUT
		NetFlow* PIPEPHYSTATUSL3, // INPUT
		NetFlow* PIPEPHYSTATUSL4, // INPUT
		NetFlow* PIPEPHYSTATUSL5, // INPUT
		NetFlow* PIPEPHYSTATUSL6, // INPUT
		NetFlow* PIPEPHYSTATUSL7, // INPUT
		NetFlow* PIPERXCHANISALIGNEDL0, // INPUT
		NetFlow* PIPERXCHANISALIGNEDL1, // INPUT
		NetFlow* PIPERXCHANISALIGNEDL2, // INPUT
		NetFlow* PIPERXCHANISALIGNEDL3, // INPUT
		NetFlow* PIPERXCHANISALIGNEDL4, // INPUT
		NetFlow* PIPERXCHANISALIGNEDL5, // INPUT
		NetFlow* PIPERXCHANISALIGNEDL6, // INPUT
		NetFlow* PIPERXCHANISALIGNEDL7, // INPUT
		NetFlow* PIPERXDATAKL0, // INPUT
		NetFlow* PIPERXDATAKL1, // INPUT
		NetFlow* PIPERXDATAKL2, // INPUT
		NetFlow* PIPERXDATAKL3, // INPUT
		NetFlow* PIPERXDATAKL4, // INPUT
		NetFlow* PIPERXDATAKL5, // INPUT
		NetFlow* PIPERXDATAKL6, // INPUT
		NetFlow* PIPERXDATAKL7, // INPUT
		NetFlow* PIPERXDATAL0, // INPUT
		NetFlow* PIPERXDATAL1, // INPUT
		NetFlow* PIPERXDATAL2, // INPUT
		NetFlow* PIPERXDATAL3, // INPUT
		NetFlow* PIPERXDATAL4, // INPUT
		NetFlow* PIPERXDATAL5, // INPUT
		NetFlow* PIPERXDATAL6, // INPUT
		NetFlow* PIPERXDATAL7, // INPUT
		NetFlow* PIPERXELECIDLEL0, // INPUT
		NetFlow* PIPERXELECIDLEL1, // INPUT
		NetFlow* PIPERXELECIDLEL2, // INPUT
		NetFlow* PIPERXELECIDLEL3, // INPUT
		NetFlow* PIPERXELECIDLEL4, // INPUT
		NetFlow* PIPERXELECIDLEL5, // INPUT
		NetFlow* PIPERXELECIDLEL6, // INPUT
		NetFlow* PIPERXELECIDLEL7, // INPUT
		NetFlow* PIPERXSTATUSL0, // INPUT
		NetFlow* PIPERXSTATUSL1, // INPUT
		NetFlow* PIPERXSTATUSL2, // INPUT
		NetFlow* PIPERXSTATUSL3, // INPUT
		NetFlow* PIPERXSTATUSL4, // INPUT
		NetFlow* PIPERXSTATUSL5, // INPUT
		NetFlow* PIPERXSTATUSL6, // INPUT
		NetFlow* PIPERXSTATUSL7, // INPUT
		NetFlow* PIPERXVALIDL0, // INPUT
		NetFlow* PIPERXVALIDL1, // INPUT
		NetFlow* PIPERXVALIDL2, // INPUT
		NetFlow* PIPERXVALIDL3, // INPUT
		NetFlow* PIPERXVALIDL4, // INPUT
		NetFlow* PIPERXVALIDL5, // INPUT
		NetFlow* PIPERXVALIDL6, // INPUT
		NetFlow* PIPERXVALIDL7 // INPUT
		){
	
	// Assign parameters and ports: 
	//Verilog Parameters:
		this->LOC = LOC; // Default: "UNPLACED"
		this->AERCAPABILITYECRCCHECKCAPABLE = AERCAPABILITYECRCCHECKCAPABLE; // Default: "FALSE"
		this->AERCAPABILITYECRCGENCAPABLE = AERCAPABILITYECRCGENCAPABLE; // Default: "FALSE"
		this->BAR0EXIST = BAR0EXIST; // Default: "TRUE"
		this->BAR0PREFETCHABLE = BAR0PREFETCHABLE; // Default: "TRUE"
		this->BAR1EXIST = BAR1EXIST; // Default: "FALSE"
		this->BAR1PREFETCHABLE = BAR1PREFETCHABLE; // Default: "FALSE"
		this->BAR2EXIST = BAR2EXIST; // Default: "FALSE"
		this->BAR2PREFETCHABLE = BAR2PREFETCHABLE; // Default: "FALSE"
		this->BAR3EXIST = BAR3EXIST; // Default: "FALSE"
		this->BAR3PREFETCHABLE = BAR3PREFETCHABLE; // Default: "FALSE"
		this->BAR4EXIST = BAR4EXIST; // Default: "FALSE"
		this->BAR4PREFETCHABLE = BAR4PREFETCHABLE; // Default: "FALSE"
		this->BAR5EXIST = BAR5EXIST; // Default: "FALSE"
		this->BAR5PREFETCHABLE = BAR5PREFETCHABLE; // Default: "FALSE"
		this->CLKDIVIDED = CLKDIVIDED; // Default: "FALSE"
		this->DUALCOREENABLE = DUALCOREENABLE; // Default: "FALSE"
		this->DUALCORESLAVE = DUALCORESLAVE; // Default: "FALSE"
		this->INFINITECOMPLETIONS = INFINITECOMPLETIONS; // Default: "TRUE"
		this->ISSWITCH = ISSWITCH; // Default: "FALSE"
		this->LINKSTATUSSLOTCLOCKCONFIG = LINKSTATUSSLOTCLOCKCONFIG; // Default: "FALSE"
		this->LLKBYPASS = LLKBYPASS; // Default: "FALSE"
		this->PBCAPABILITYSYSTEMALLOCATED = PBCAPABILITYSYSTEMALLOCATED; // Default: "FALSE"
		this->PCIECAPABILITYSLOTIMPL = PCIECAPABILITYSLOTIMPL; // Default: "FALSE"
		this->PMCAPABILITYD1SUPPORT = PMCAPABILITYD1SUPPORT; // Default: "FALSE"
		this->PMCAPABILITYD2SUPPORT = PMCAPABILITYD2SUPPORT; // Default: "FALSE"
		this->PMCAPABILITYDSI = PMCAPABILITYDSI; // Default: "TRUE"
		this->RAMSHARETXRX = RAMSHARETXRX; // Default: "FALSE"
		this->RESETMODE = RESETMODE; // Default: "FALSE"
		this->RETRYREADADDRPIPE = RETRYREADADDRPIPE; // Default: "FALSE"
		this->RETRYREADDATAPIPE = RETRYREADDATAPIPE; // Default: "FALSE"
		this->RETRYWRITEPIPE = RETRYWRITEPIPE; // Default: "FALSE"
		this->RXREADADDRPIPE = RXREADADDRPIPE; // Default: "FALSE"
		this->RXREADDATAPIPE = RXREADDATAPIPE; // Default: "FALSE"
		this->RXWRITEPIPE = RXWRITEPIPE; // Default: "FALSE"
		this->SELECTASMODE = SELECTASMODE; // Default: "FALSE"
		this->SELECTDLLIF = SELECTDLLIF; // Default: "FALSE"
		this->SLOTCAPABILITYATTBUTTONPRESENT = SLOTCAPABILITYATTBUTTONPRESENT; // Default: "FALSE"
		this->SLOTCAPABILITYATTINDICATORPRESENT = SLOTCAPABILITYATTINDICATORPRESENT; // Default: "FALSE"
		this->SLOTCAPABILITYHOTPLUGCAPABLE = SLOTCAPABILITYHOTPLUGCAPABLE; // Default: "FALSE"
		this->SLOTCAPABILITYHOTPLUGSURPRISE = SLOTCAPABILITYHOTPLUGSURPRISE; // Default: "FALSE"
		this->SLOTCAPABILITYMSLSENSORPRESENT = SLOTCAPABILITYMSLSENSORPRESENT; // Default: "FALSE"
		this->SLOTCAPABILITYPOWERCONTROLLERPRESENT = SLOTCAPABILITYPOWERCONTROLLERPRESENT; // Default: "FALSE"
		this->SLOTCAPABILITYPOWERINDICATORPRESENT = SLOTCAPABILITYPOWERINDICATORPRESENT; // Default: "FALSE"
		this->SLOTIMPLEMENTED = SLOTIMPLEMENTED; // Default: "FALSE"
		this->TXREADADDRPIPE = TXREADADDRPIPE; // Default: "FALSE"
		this->TXREADDATAPIPE = TXREADDATAPIPE; // Default: "FALSE"
		this->TXWRITEPIPE = TXWRITEPIPE; // Default: "FALSE"
		this->UPSTREAMFACING = UPSTREAMFACING; // Default: "TRUE"
		this->XLINKSUPPORTED = XLINKSUPPORTED; // Default: "FALSE"
		this->VC0TOTALCREDITSCD = VC0TOTALCREDITSCD; // Default: 11'h0
		this->VC0TOTALCREDITSPD = VC0TOTALCREDITSPD; // Default: 11'h34
		this->VC1TOTALCREDITSCD = VC1TOTALCREDITSCD; // Default: 11'h0
		this->VC1TOTALCREDITSPD = VC1TOTALCREDITSPD; // Default: 11'h0
		this->AERBASEPTR = AERBASEPTR; // Default: 12'h110
		this->AERCAPABILITYNEXTPTR = AERCAPABILITYNEXTPTR; // Default: 12'h138
		this->DSNBASEPTR = DSNBASEPTR; // Default: 12'h148
		this->DSNCAPABILITYNEXTPTR = DSNCAPABILITYNEXTPTR; // Default: 12'h154
		this->EXTCFGXPCAPPTR = EXTCFGXPCAPPTR; // Default: 12'h0
		this->MSIBASEPTR = MSIBASEPTR; // Default: 12'h48
		this->PBBASEPTR = PBBASEPTR; // Default: 12'h138
		this->PBCAPABILITYNEXTPTR = PBCAPABILITYNEXTPTR; // Default: 12'h148
		this->PMBASEPTR = PMBASEPTR; // Default: 12'h40
		this->RETRYRAMSIZE = RETRYRAMSIZE; // Default: 12'h9
		this->VCBASEPTR = VCBASEPTR; // Default: 12'h154
		this->VCCAPABILITYNEXTPTR = VCCAPABILITYNEXTPTR; // Default: 12'h0
		this->SLOTCAPABILITYPHYSICALSLOTNUM = SLOTCAPABILITYPHYSICALSLOTNUM; // Default: 13'h0
		this->VC0RXFIFOBASEC = VC0RXFIFOBASEC; // Default: 13'h98
		this->VC0RXFIFOBASENP = VC0RXFIFOBASENP; // Default: 13'h80
		this->VC0RXFIFOBASEP = VC0RXFIFOBASEP; // Default: 13'h0
		this->VC0RXFIFOLIMITC = VC0RXFIFOLIMITC; // Default: 13'h117
		this->VC0RXFIFOLIMITNP = VC0RXFIFOLIMITNP; // Default: 13'h97
		this->VC0RXFIFOLIMITP = VC0RXFIFOLIMITP; // Default: 13'h7f
		this->VC0TXFIFOBASEC = VC0TXFIFOBASEC; // Default: 13'h98
		this->VC0TXFIFOBASENP = VC0TXFIFOBASENP; // Default: 13'h80
		this->VC0TXFIFOBASEP = VC0TXFIFOBASEP; // Default: 13'h0
		this->VC0TXFIFOLIMITC = VC0TXFIFOLIMITC; // Default: 13'h117
		this->VC0TXFIFOLIMITNP = VC0TXFIFOLIMITNP; // Default: 13'h97
		this->VC0TXFIFOLIMITP = VC0TXFIFOLIMITP; // Default: 13'h7f
		this->VC1RXFIFOBASEC = VC1RXFIFOBASEC; // Default: 13'h118
		this->VC1RXFIFOBASENP = VC1RXFIFOBASENP; // Default: 13'h118
		this->VC1RXFIFOBASEP = VC1RXFIFOBASEP; // Default: 13'h118
		this->VC1RXFIFOLIMITC = VC1RXFIFOLIMITC; // Default: 13'h118
		this->VC1RXFIFOLIMITNP = VC1RXFIFOLIMITNP; // Default: 13'h118
		this->VC1RXFIFOLIMITP = VC1RXFIFOLIMITP; // Default: 13'h118
		this->VC1TXFIFOBASEC = VC1TXFIFOBASEC; // Default: 13'h118
		this->VC1TXFIFOBASENP = VC1TXFIFOBASENP; // Default: 13'h118
		this->VC1TXFIFOBASEP = VC1TXFIFOBASEP; // Default: 13'h118
		this->VC1TXFIFOLIMITC = VC1TXFIFOLIMITC; // Default: 13'h118
		this->VC1TXFIFOLIMITNP = VC1TXFIFOLIMITNP; // Default: 13'h118
		this->VC1TXFIFOLIMITP = VC1TXFIFOLIMITP; // Default: 13'h118
		this->DEVICEID = DEVICEID; // Default: 16'h5050
		this->SUBSYSTEMID = SUBSYSTEMID; // Default: 16'h5050
		this->SUBSYSTEMVENDORID = SUBSYSTEMVENDORID; // Default: 16'h10EE
		this->VENDORID = VENDORID; // Default: 16'h10EE
		this->LINKCAPABILITYASPMSUPPORT = LINKCAPABILITYASPMSUPPORT; // Default: 2'h1
		this->PBCAPABILITYDW0DATASCALE = PBCAPABILITYDW0DATASCALE; // Default: 2'h0
		this->PBCAPABILITYDW0PMSTATE = PBCAPABILITYDW0PMSTATE; // Default: 2'h0
		this->PBCAPABILITYDW1DATASCALE = PBCAPABILITYDW1DATASCALE; // Default: 2'h0
		this->PBCAPABILITYDW1PMSTATE = PBCAPABILITYDW1PMSTATE; // Default: 2'h0
		this->PBCAPABILITYDW2DATASCALE = PBCAPABILITYDW2DATASCALE; // Default: 2'h0
		this->PBCAPABILITYDW2PMSTATE = PBCAPABILITYDW2PMSTATE; // Default: 2'h0
		this->PBCAPABILITYDW3DATASCALE = PBCAPABILITYDW3DATASCALE; // Default: 2'h0
		this->PBCAPABILITYDW3PMSTATE = PBCAPABILITYDW3PMSTATE; // Default: 2'h0
		this->PMSTATUSCONTROLDATASCALE = PMSTATUSCONTROLDATASCALE; // Default: 2'h0
		this->SLOTCAPABILITYSLOTPOWERLIMITSCALE = SLOTCAPABILITYSLOTPOWERLIMITSCALE; // Default: 2'h0
		this->CLASSCODE = CLASSCODE; // Default: 24'h058000
		this->CONFIGROUTING = CONFIGROUTING; // Default: 3'h1
		this->DEVICECAPABILITYENDPOINTL0SLATENCY = DEVICECAPABILITYENDPOINTL0SLATENCY; // Default: 3'h0
		this->DEVICECAPABILITYENDPOINTL1LATENCY = DEVICECAPABILITYENDPOINTL1LATENCY; // Default: 3'h0
		this->MSICAPABILITYMULTIMSGCAP = MSICAPABILITYMULTIMSGCAP; // Default: 3'h0
		this->PBCAPABILITYDW0PMSUBSTATE = PBCAPABILITYDW0PMSUBSTATE; // Default: 3'h0
		this->PBCAPABILITYDW0POWERRAIL = PBCAPABILITYDW0POWERRAIL; // Default: 3'h0
		this->PBCAPABILITYDW0TYPE = PBCAPABILITYDW0TYPE; // Default: 3'h0
		this->PBCAPABILITYDW1PMSUBSTATE = PBCAPABILITYDW1PMSUBSTATE; // Default: 3'h0
		this->PBCAPABILITYDW1POWERRAIL = PBCAPABILITYDW1POWERRAIL; // Default: 3'h0
		this->PBCAPABILITYDW1TYPE = PBCAPABILITYDW1TYPE; // Default: 3'h0
		this->PBCAPABILITYDW2PMSUBSTATE = PBCAPABILITYDW2PMSUBSTATE; // Default: 3'h0
		this->PBCAPABILITYDW2POWERRAIL = PBCAPABILITYDW2POWERRAIL; // Default: 3'h0
		this->PBCAPABILITYDW2TYPE = PBCAPABILITYDW2TYPE; // Default: 3'h0
		this->PBCAPABILITYDW3PMSUBSTATE = PBCAPABILITYDW3PMSUBSTATE; // Default: 3'h0
		this->PBCAPABILITYDW3POWERRAIL = PBCAPABILITYDW3POWERRAIL; // Default: 3'h0
		this->PBCAPABILITYDW3TYPE = PBCAPABILITYDW3TYPE; // Default: 3'h0
		this->PMCAPABILITYAUXCURRENT = PMCAPABILITYAUXCURRENT; // Default: 3'h0
		this->PORTVCCAPABILITYEXTENDEDVCCOUNT = PORTVCCAPABILITYEXTENDEDVCCOUNT; // Default: 3'h0
		this->CARDBUSCISPOINTER = CARDBUSCISPOINTER; // Default: 32'h0
		this->XPDEVICEPORTTYPE = XPDEVICEPORTTYPE; // Default: 4'h0
		this->PCIECAPABILITYINTMSGNUM = PCIECAPABILITYINTMSGNUM; // Default: 5'h0
		this->PMCAPABILITYPMESUPPORT = PMCAPABILITYPMESUPPORT; // Default: 5'h0
		this->BAR0MASKWIDTH = BAR0MASKWIDTH; // Default: 6'h14
		this->BAR1MASKWIDTH = BAR1MASKWIDTH; // Default: 6'h0
		this->BAR2MASKWIDTH = BAR2MASKWIDTH; // Default: 6'h0
		this->BAR3MASKWIDTH = BAR3MASKWIDTH; // Default: 6'h0
		this->BAR4MASKWIDTH = BAR4MASKWIDTH; // Default: 6'h0
		this->BAR5MASKWIDTH = BAR5MASKWIDTH; // Default: 6'h0
		this->LINKCAPABILITYMAXLINKWIDTH = LINKCAPABILITYMAXLINKWIDTH; // Default: 6'h01
		this->DEVICESERIALNUMBER = DEVICESERIALNUMBER; // Default: 64'hE000000001000A35
		this->VC0TOTALCREDITSCH = VC0TOTALCREDITSCH; // Default: 7'h0
		this->VC0TOTALCREDITSNPH = VC0TOTALCREDITSNPH; // Default: 7'h08
		this->VC0TOTALCREDITSPH = VC0TOTALCREDITSPH; // Default: 7'h08
		this->VC1TOTALCREDITSCH = VC1TOTALCREDITSCH; // Default: 7'h0
		this->VC1TOTALCREDITSNPH = VC1TOTALCREDITSNPH; // Default: 7'h0
		this->VC1TOTALCREDITSPH = VC1TOTALCREDITSPH; // Default: 7'h0
		this->ACTIVELANESIN = ACTIVELANESIN; // Default: 8'h1
		this->CAPABILITIESPOINTER = CAPABILITIESPOINTER; // Default: 8'h40
		this->EXTCFGCAPPTR = EXTCFGCAPPTR; // Default: 8'h0
		this->HEADERTYPE = HEADERTYPE; // Default: 8'h0
		this->INTERRUPTPIN = INTERRUPTPIN; // Default: 8'h0
		this->MSICAPABILITYNEXTPTR = MSICAPABILITYNEXTPTR; // Default: 8'h60
		this->PBCAPABILITYDW0BASEPOWER = PBCAPABILITYDW0BASEPOWER; // Default: 8'h0
		this->PBCAPABILITYDW1BASEPOWER = PBCAPABILITYDW1BASEPOWER; // Default: 8'h0
		this->PBCAPABILITYDW2BASEPOWER = PBCAPABILITYDW2BASEPOWER; // Default: 8'h0
		this->PBCAPABILITYDW3BASEPOWER = PBCAPABILITYDW3BASEPOWER; // Default: 8'h0
		this->PCIECAPABILITYNEXTPTR = PCIECAPABILITYNEXTPTR; // Default: 8'h0
		this->PMCAPABILITYNEXTPTR = PMCAPABILITYNEXTPTR; // Default: 8'h60
		this->PMDATA0 = PMDATA0; // Default: 8'h0
		this->PMDATA1 = PMDATA1; // Default: 8'h0
		this->PMDATA2 = PMDATA2; // Default: 8'h0
		this->PMDATA3 = PMDATA3; // Default: 8'h0
		this->PMDATA4 = PMDATA4; // Default: 8'h0
		this->PMDATA5 = PMDATA5; // Default: 8'h0
		this->PMDATA6 = PMDATA6; // Default: 8'h0
		this->PMDATA7 = PMDATA7; // Default: 8'h0
		this->PMDATA8 = PMDATA8; // Default: 8'h0
		this->PORTVCCAPABILITYVCARBCAP = PORTVCCAPABILITYVCARBCAP; // Default: 8'h0
		this->PORTVCCAPABILITYVCARBTABLEOFFSET = PORTVCCAPABILITYVCARBTABLEOFFSET; // Default: 8'h0
		this->REVISIONID = REVISIONID; // Default: 8'h0
		this->SLOTCAPABILITYSLOTPOWERLIMITVALUE = SLOTCAPABILITYSLOTPOWERLIMITVALUE; // Default: 8'h0
		this->XPBASEPTR = XPBASEPTR; // Default: 8'h60
		this->BAR0ADDRWIDTH = BAR0ADDRWIDTH; // Default: 0
		this->BAR0IOMEMN = BAR0IOMEMN; // Default: 0
		this->BAR1ADDRWIDTH = BAR1ADDRWIDTH; // Default: 0
		this->BAR1IOMEMN = BAR1IOMEMN; // Default: 0
		this->BAR2ADDRWIDTH = BAR2ADDRWIDTH; // Default: 0
		this->BAR2IOMEMN = BAR2IOMEMN; // Default: 0
		this->BAR3ADDRWIDTH = BAR3ADDRWIDTH; // Default: 0
		this->BAR3IOMEMN = BAR3IOMEMN; // Default: 0
		this->BAR4ADDRWIDTH = BAR4ADDRWIDTH; // Default: 0
		this->BAR4IOMEMN = BAR4IOMEMN; // Default: 0
		this->BAR5IOMEMN = BAR5IOMEMN; // Default: 0
		this->DUALROLECFGCNTRLROOTEPN = DUALROLECFGCNTRLROOTEPN; // Default: 0
		this->L0SEXITLATENCY = L0SEXITLATENCY; // Default: 7
		this->L0SEXITLATENCYCOMCLK = L0SEXITLATENCYCOMCLK; // Default: 7
		this->L1EXITLATENCY = L1EXITLATENCY; // Default: 7
		this->L1EXITLATENCYCOMCLK = L1EXITLATENCYCOMCLK; // Default: 7
		this->LOWPRIORITYVCCOUNT = LOWPRIORITYVCCOUNT; // Default: 0
		this->PCIEREVISION = PCIEREVISION; // Default: 1
		this->PMDATASCALE0 = PMDATASCALE0; // Default: 0
		this->PMDATASCALE1 = PMDATASCALE1; // Default: 0
		this->PMDATASCALE2 = PMDATASCALE2; // Default: 0
		this->PMDATASCALE3 = PMDATASCALE3; // Default: 0
		this->PMDATASCALE4 = PMDATASCALE4; // Default: 0
		this->PMDATASCALE5 = PMDATASCALE5; // Default: 0
		this->PMDATASCALE6 = PMDATASCALE6; // Default: 0
		this->PMDATASCALE7 = PMDATASCALE7; // Default: 0
		this->PMDATASCALE8 = PMDATASCALE8; // Default: 0
		this->RETRYRAMREADLATENCY = RETRYRAMREADLATENCY; // Default: 3
		this->RETRYRAMWIDTH = RETRYRAMWIDTH; // Default: 0
		this->RETRYRAMWRITELATENCY = RETRYRAMWRITELATENCY; // Default: 1
		this->TLRAMREADLATENCY = TLRAMREADLATENCY; // Default: 3
		this->TLRAMWIDTH = TLRAMWIDTH; // Default: 0
		this->TLRAMWRITELATENCY = TLRAMWRITELATENCY; // Default: 1
		this->TXTSNFTS = TXTSNFTS; // Default: 255
		this->TXTSNFTSCOMCLK = TXTSNFTSCOMCLK; // Default: 255
		this->XPMAXPAYLOAD = XPMAXPAYLOAD; // Default: 0
		this->XPRCBCONTROL = XPRCBCONTROL; // Default: 0
	//Verilog Ports in definition order:
		this->BUSMASTERENABLE = BUSMASTERENABLE; // OUTPUT
		this->CRMDOHOTRESETN = CRMDOHOTRESETN; // OUTPUT
		this->CRMPWRSOFTRESETN = CRMPWRSOFTRESETN; // OUTPUT
		this->CRMRXHOTRESETN = CRMRXHOTRESETN; // OUTPUT
		this->DLLTXPMDLLPOUTSTANDING = DLLTXPMDLLPOUTSTANDING; // OUTPUT
		this->INTERRUPTDISABLE = INTERRUPTDISABLE; // OUTPUT
		this->IOSPACEENABLE = IOSPACEENABLE; // OUTPUT
		this->L0ASAUTONOMOUSINITCOMPLETED = L0ASAUTONOMOUSINITCOMPLETED; // OUTPUT
		this->L0ATTENTIONINDICATORCONTROL = L0ATTENTIONINDICATORCONTROL; // OUTPUT
		this->L0CFGLOOPBACKACK = L0CFGLOOPBACKACK; // OUTPUT
		this->L0COMPLETERID = L0COMPLETERID; // OUTPUT
		this->L0CORRERRMSGRCVD = L0CORRERRMSGRCVD; // OUTPUT
		this->L0DLLASRXSTATE = L0DLLASRXSTATE; // OUTPUT
		this->L0DLLASTXSTATE = L0DLLASTXSTATE; // OUTPUT
		this->L0DLLERRORVECTOR = L0DLLERRORVECTOR; // OUTPUT
		this->L0DLLRXACKOUTSTANDING = L0DLLRXACKOUTSTANDING; // OUTPUT
		this->L0DLLTXNONFCOUTSTANDING = L0DLLTXNONFCOUTSTANDING; // OUTPUT
		this->L0DLLTXOUTSTANDING = L0DLLTXOUTSTANDING; // OUTPUT
		this->L0DLLVCSTATUS = L0DLLVCSTATUS; // OUTPUT
		this->L0DLUPDOWN = L0DLUPDOWN; // OUTPUT
		this->L0ERRMSGREQID = L0ERRMSGREQID; // OUTPUT
		this->L0FATALERRMSGRCVD = L0FATALERRMSGRCVD; // OUTPUT
		this->L0FIRSTCFGWRITEOCCURRED = L0FIRSTCFGWRITEOCCURRED; // OUTPUT
		this->L0FWDCORRERROUT = L0FWDCORRERROUT; // OUTPUT
		this->L0FWDFATALERROUT = L0FWDFATALERROUT; // OUTPUT
		this->L0FWDNONFATALERROUT = L0FWDNONFATALERROUT; // OUTPUT
		this->L0LTSSMSTATE = L0LTSSMSTATE; // OUTPUT
		this->L0MACENTEREDL0 = L0MACENTEREDL0; // OUTPUT
		this->L0MACLINKTRAINING = L0MACLINKTRAINING; // OUTPUT
		this->L0MACLINKUP = L0MACLINKUP; // OUTPUT
		this->L0MACNEGOTIATEDLINKWIDTH = L0MACNEGOTIATEDLINKWIDTH; // OUTPUT
		this->L0MACNEWSTATEACK = L0MACNEWSTATEACK; // OUTPUT
		this->L0MACRXL0SSTATE = L0MACRXL0SSTATE; // OUTPUT
		this->L0MACUPSTREAMDOWNSTREAM = L0MACUPSTREAMDOWNSTREAM; // OUTPUT
		this->L0MCFOUND = L0MCFOUND; // OUTPUT
		this->L0MSIENABLE0 = L0MSIENABLE0; // OUTPUT
		this->L0MULTIMSGEN0 = L0MULTIMSGEN0; // OUTPUT
		this->L0NONFATALERRMSGRCVD = L0NONFATALERRMSGRCVD; // OUTPUT
		this->L0PMEACK = L0PMEACK; // OUTPUT
		this->L0PMEEN = L0PMEEN; // OUTPUT
		this->L0PMEREQOUT = L0PMEREQOUT; // OUTPUT
		this->L0POWERCONTROLLERCONTROL = L0POWERCONTROLLERCONTROL; // OUTPUT
		this->L0POWERINDICATORCONTROL = L0POWERINDICATORCONTROL; // OUTPUT
		this->L0PWRINHIBITTRANSFERS = L0PWRINHIBITTRANSFERS; // OUTPUT
		this->L0PWRL1STATE = L0PWRL1STATE; // OUTPUT
		this->L0PWRL23READYDEVICE = L0PWRL23READYDEVICE; // OUTPUT
		this->L0PWRL23READYSTATE = L0PWRL23READYSTATE; // OUTPUT
		this->L0PWRSTATE0 = L0PWRSTATE0; // OUTPUT
		this->L0PWRTURNOFFREQ = L0PWRTURNOFFREQ; // OUTPUT
		this->L0PWRTXL0SSTATE = L0PWRTXL0SSTATE; // OUTPUT
		this->L0RECEIVEDASSERTINTALEGACYINT = L0RECEIVEDASSERTINTALEGACYINT; // OUTPUT
		this->L0RECEIVEDASSERTINTBLEGACYINT = L0RECEIVEDASSERTINTBLEGACYINT; // OUTPUT
		this->L0RECEIVEDASSERTINTCLEGACYINT = L0RECEIVEDASSERTINTCLEGACYINT; // OUTPUT
		this->L0RECEIVEDASSERTINTDLEGACYINT = L0RECEIVEDASSERTINTDLEGACYINT; // OUTPUT
		this->L0RECEIVEDDEASSERTINTALEGACYINT = L0RECEIVEDDEASSERTINTALEGACYINT; // OUTPUT
		this->L0RECEIVEDDEASSERTINTBLEGACYINT = L0RECEIVEDDEASSERTINTBLEGACYINT; // OUTPUT
		this->L0RECEIVEDDEASSERTINTCLEGACYINT = L0RECEIVEDDEASSERTINTCLEGACYINT; // OUTPUT
		this->L0RECEIVEDDEASSERTINTDLEGACYINT = L0RECEIVEDDEASSERTINTDLEGACYINT; // OUTPUT
		this->L0RXBEACON = L0RXBEACON; // OUTPUT
		this->L0RXDLLFCCMPLMCCRED = L0RXDLLFCCMPLMCCRED; // OUTPUT
		this->L0RXDLLFCCMPLMCUPDATE = L0RXDLLFCCMPLMCUPDATE; // OUTPUT
		this->L0RXDLLFCNPOSTBYPCRED = L0RXDLLFCNPOSTBYPCRED; // OUTPUT
		this->L0RXDLLFCNPOSTBYPUPDATE = L0RXDLLFCNPOSTBYPUPDATE; // OUTPUT
		this->L0RXDLLFCPOSTORDCRED = L0RXDLLFCPOSTORDCRED; // OUTPUT
		this->L0RXDLLFCPOSTORDUPDATE = L0RXDLLFCPOSTORDUPDATE; // OUTPUT
		this->L0RXDLLPM = L0RXDLLPM; // OUTPUT
		this->L0RXDLLPMTYPE = L0RXDLLPMTYPE; // OUTPUT
		this->L0RXDLLSBFCDATA = L0RXDLLSBFCDATA; // OUTPUT
		this->L0RXDLLSBFCUPDATE = L0RXDLLSBFCUPDATE; // OUTPUT
		this->L0RXDLLTLPECRCOK = L0RXDLLTLPECRCOK; // OUTPUT
		this->L0RXDLLTLPEND = L0RXDLLTLPEND; // OUTPUT
		this->L0RXMACLINKERROR = L0RXMACLINKERROR; // OUTPUT
		this->L0STATSCFGOTHERRECEIVED = L0STATSCFGOTHERRECEIVED; // OUTPUT
		this->L0STATSCFGOTHERTRANSMITTED = L0STATSCFGOTHERTRANSMITTED; // OUTPUT
		this->L0STATSCFGRECEIVED = L0STATSCFGRECEIVED; // OUTPUT
		this->L0STATSCFGTRANSMITTED = L0STATSCFGTRANSMITTED; // OUTPUT
		this->L0STATSDLLPRECEIVED = L0STATSDLLPRECEIVED; // OUTPUT
		this->L0STATSDLLPTRANSMITTED = L0STATSDLLPTRANSMITTED; // OUTPUT
		this->L0STATSOSRECEIVED = L0STATSOSRECEIVED; // OUTPUT
		this->L0STATSOSTRANSMITTED = L0STATSOSTRANSMITTED; // OUTPUT
		this->L0STATSTLPRECEIVED = L0STATSTLPRECEIVED; // OUTPUT
		this->L0STATSTLPTRANSMITTED = L0STATSTLPTRANSMITTED; // OUTPUT
		this->L0TOGGLEELECTROMECHANICALINTERLOCK = L0TOGGLEELECTROMECHANICALINTERLOCK; // OUTPUT
		this->L0TRANSFORMEDVC = L0TRANSFORMEDVC; // OUTPUT
		this->L0TXDLLFCCMPLMCUPDATED = L0TXDLLFCCMPLMCUPDATED; // OUTPUT
		this->L0TXDLLFCNPOSTBYPUPDATED = L0TXDLLFCNPOSTBYPUPDATED; // OUTPUT
		this->L0TXDLLFCPOSTORDUPDATED = L0TXDLLFCPOSTORDUPDATED; // OUTPUT
		this->L0TXDLLPMUPDATED = L0TXDLLPMUPDATED; // OUTPUT
		this->L0TXDLLSBFCUPDATED = L0TXDLLSBFCUPDATED; // OUTPUT
		this->L0UCBYPFOUND = L0UCBYPFOUND; // OUTPUT
		this->L0UCORDFOUND = L0UCORDFOUND; // OUTPUT
		this->L0UNLOCKRECEIVED = L0UNLOCKRECEIVED; // OUTPUT
		this->LLKRX4DWHEADERN = LLKRX4DWHEADERN; // OUTPUT
		this->LLKRXCHCOMPLETIONAVAILABLEN = LLKRXCHCOMPLETIONAVAILABLEN; // OUTPUT
		this->LLKRXCHCOMPLETIONPARTIALN = LLKRXCHCOMPLETIONPARTIALN; // OUTPUT
		this->LLKRXCHCONFIGAVAILABLEN = LLKRXCHCONFIGAVAILABLEN; // OUTPUT
		this->LLKRXCHCONFIGPARTIALN = LLKRXCHCONFIGPARTIALN; // OUTPUT
		this->LLKRXCHNONPOSTEDAVAILABLEN = LLKRXCHNONPOSTEDAVAILABLEN; // OUTPUT
		this->LLKRXCHNONPOSTEDPARTIALN = LLKRXCHNONPOSTEDPARTIALN; // OUTPUT
		this->LLKRXCHPOSTEDAVAILABLEN = LLKRXCHPOSTEDAVAILABLEN; // OUTPUT
		this->LLKRXCHPOSTEDPARTIALN = LLKRXCHPOSTEDPARTIALN; // OUTPUT
		this->LLKRXDATA = LLKRXDATA; // OUTPUT
		this->LLKRXECRCBADN = LLKRXECRCBADN; // OUTPUT
		this->LLKRXEOFN = LLKRXEOFN; // OUTPUT
		this->LLKRXEOPN = LLKRXEOPN; // OUTPUT
		this->LLKRXPREFERREDTYPE = LLKRXPREFERREDTYPE; // OUTPUT
		this->LLKRXSOFN = LLKRXSOFN; // OUTPUT
		this->LLKRXSOPN = LLKRXSOPN; // OUTPUT
		this->LLKRXSRCDSCN = LLKRXSRCDSCN; // OUTPUT
		this->LLKRXSRCLASTREQN = LLKRXSRCLASTREQN; // OUTPUT
		this->LLKRXSRCRDYN = LLKRXSRCRDYN; // OUTPUT
		this->LLKRXVALIDN = LLKRXVALIDN; // OUTPUT
		this->LLKTCSTATUS = LLKTCSTATUS; // OUTPUT
		this->LLKTXCHANSPACE = LLKTXCHANSPACE; // OUTPUT
		this->LLKTXCHCOMPLETIONREADYN = LLKTXCHCOMPLETIONREADYN; // OUTPUT
		this->LLKTXCHNONPOSTEDREADYN = LLKTXCHNONPOSTEDREADYN; // OUTPUT
		this->LLKTXCHPOSTEDREADYN = LLKTXCHPOSTEDREADYN; // OUTPUT
		this->LLKTXCONFIGREADYN = LLKTXCONFIGREADYN; // OUTPUT
		this->LLKTXDSTRDYN = LLKTXDSTRDYN; // OUTPUT
		this->MAXPAYLOADSIZE = MAXPAYLOADSIZE; // OUTPUT
		this->MAXREADREQUESTSIZE = MAXREADREQUESTSIZE; // OUTPUT
		this->MEMSPACEENABLE = MEMSPACEENABLE; // OUTPUT
		this->MGMTPSO = MGMTPSO; // OUTPUT
		this->MGMTRDATA = MGMTRDATA; // OUTPUT
		this->MGMTSTATSCREDIT = MGMTSTATSCREDIT; // OUTPUT
		this->MIMDLLBRADD = MIMDLLBRADD; // OUTPUT
		this->MIMDLLBREN = MIMDLLBREN; // OUTPUT
		this->MIMDLLBWADD = MIMDLLBWADD; // OUTPUT
		this->MIMDLLBWDATA = MIMDLLBWDATA; // OUTPUT
		this->MIMDLLBWEN = MIMDLLBWEN; // OUTPUT
		this->MIMRXBRADD = MIMRXBRADD; // OUTPUT
		this->MIMRXBREN = MIMRXBREN; // OUTPUT
		this->MIMRXBWADD = MIMRXBWADD; // OUTPUT
		this->MIMRXBWDATA = MIMRXBWDATA; // OUTPUT
		this->MIMRXBWEN = MIMRXBWEN; // OUTPUT
		this->MIMTXBRADD = MIMTXBRADD; // OUTPUT
		this->MIMTXBREN = MIMTXBREN; // OUTPUT
		this->MIMTXBWADD = MIMTXBWADD; // OUTPUT
		this->MIMTXBWDATA = MIMTXBWDATA; // OUTPUT
		this->MIMTXBWEN = MIMTXBWEN; // OUTPUT
		this->PARITYERRORRESPONSE = PARITYERRORRESPONSE; // OUTPUT
		this->PIPEDESKEWLANESL0 = PIPEDESKEWLANESL0; // OUTPUT
		this->PIPEDESKEWLANESL1 = PIPEDESKEWLANESL1; // OUTPUT
		this->PIPEDESKEWLANESL2 = PIPEDESKEWLANESL2; // OUTPUT
		this->PIPEDESKEWLANESL3 = PIPEDESKEWLANESL3; // OUTPUT
		this->PIPEDESKEWLANESL4 = PIPEDESKEWLANESL4; // OUTPUT
		this->PIPEDESKEWLANESL5 = PIPEDESKEWLANESL5; // OUTPUT
		this->PIPEDESKEWLANESL6 = PIPEDESKEWLANESL6; // OUTPUT
		this->PIPEDESKEWLANESL7 = PIPEDESKEWLANESL7; // OUTPUT
		this->PIPEPOWERDOWNL0 = PIPEPOWERDOWNL0; // OUTPUT
		this->PIPEPOWERDOWNL1 = PIPEPOWERDOWNL1; // OUTPUT
		this->PIPEPOWERDOWNL2 = PIPEPOWERDOWNL2; // OUTPUT
		this->PIPEPOWERDOWNL3 = PIPEPOWERDOWNL3; // OUTPUT
		this->PIPEPOWERDOWNL4 = PIPEPOWERDOWNL4; // OUTPUT
		this->PIPEPOWERDOWNL5 = PIPEPOWERDOWNL5; // OUTPUT
		this->PIPEPOWERDOWNL6 = PIPEPOWERDOWNL6; // OUTPUT
		this->PIPEPOWERDOWNL7 = PIPEPOWERDOWNL7; // OUTPUT
		this->PIPERESETL0 = PIPERESETL0; // OUTPUT
		this->PIPERESETL1 = PIPERESETL1; // OUTPUT
		this->PIPERESETL2 = PIPERESETL2; // OUTPUT
		this->PIPERESETL3 = PIPERESETL3; // OUTPUT
		this->PIPERESETL4 = PIPERESETL4; // OUTPUT
		this->PIPERESETL5 = PIPERESETL5; // OUTPUT
		this->PIPERESETL6 = PIPERESETL6; // OUTPUT
		this->PIPERESETL7 = PIPERESETL7; // OUTPUT
		this->PIPERXPOLARITYL0 = PIPERXPOLARITYL0; // OUTPUT
		this->PIPERXPOLARITYL1 = PIPERXPOLARITYL1; // OUTPUT
		this->PIPERXPOLARITYL2 = PIPERXPOLARITYL2; // OUTPUT
		this->PIPERXPOLARITYL3 = PIPERXPOLARITYL3; // OUTPUT
		this->PIPERXPOLARITYL4 = PIPERXPOLARITYL4; // OUTPUT
		this->PIPERXPOLARITYL5 = PIPERXPOLARITYL5; // OUTPUT
		this->PIPERXPOLARITYL6 = PIPERXPOLARITYL6; // OUTPUT
		this->PIPERXPOLARITYL7 = PIPERXPOLARITYL7; // OUTPUT
		this->PIPETXCOMPLIANCEL0 = PIPETXCOMPLIANCEL0; // OUTPUT
		this->PIPETXCOMPLIANCEL1 = PIPETXCOMPLIANCEL1; // OUTPUT
		this->PIPETXCOMPLIANCEL2 = PIPETXCOMPLIANCEL2; // OUTPUT
		this->PIPETXCOMPLIANCEL3 = PIPETXCOMPLIANCEL3; // OUTPUT
		this->PIPETXCOMPLIANCEL4 = PIPETXCOMPLIANCEL4; // OUTPUT
		this->PIPETXCOMPLIANCEL5 = PIPETXCOMPLIANCEL5; // OUTPUT
		this->PIPETXCOMPLIANCEL6 = PIPETXCOMPLIANCEL6; // OUTPUT
		this->PIPETXCOMPLIANCEL7 = PIPETXCOMPLIANCEL7; // OUTPUT
		this->PIPETXDATAKL0 = PIPETXDATAKL0; // OUTPUT
		this->PIPETXDATAKL1 = PIPETXDATAKL1; // OUTPUT
		this->PIPETXDATAKL2 = PIPETXDATAKL2; // OUTPUT
		this->PIPETXDATAKL3 = PIPETXDATAKL3; // OUTPUT
		this->PIPETXDATAKL4 = PIPETXDATAKL4; // OUTPUT
		this->PIPETXDATAKL5 = PIPETXDATAKL5; // OUTPUT
		this->PIPETXDATAKL6 = PIPETXDATAKL6; // OUTPUT
		this->PIPETXDATAKL7 = PIPETXDATAKL7; // OUTPUT
		this->PIPETXDATAL0 = PIPETXDATAL0; // OUTPUT
		this->PIPETXDATAL1 = PIPETXDATAL1; // OUTPUT
		this->PIPETXDATAL2 = PIPETXDATAL2; // OUTPUT
		this->PIPETXDATAL3 = PIPETXDATAL3; // OUTPUT
		this->PIPETXDATAL4 = PIPETXDATAL4; // OUTPUT
		this->PIPETXDATAL5 = PIPETXDATAL5; // OUTPUT
		this->PIPETXDATAL6 = PIPETXDATAL6; // OUTPUT
		this->PIPETXDATAL7 = PIPETXDATAL7; // OUTPUT
		this->PIPETXDETECTRXLOOPBACKL0 = PIPETXDETECTRXLOOPBACKL0; // OUTPUT
		this->PIPETXDETECTRXLOOPBACKL1 = PIPETXDETECTRXLOOPBACKL1; // OUTPUT
		this->PIPETXDETECTRXLOOPBACKL2 = PIPETXDETECTRXLOOPBACKL2; // OUTPUT
		this->PIPETXDETECTRXLOOPBACKL3 = PIPETXDETECTRXLOOPBACKL3; // OUTPUT
		this->PIPETXDETECTRXLOOPBACKL4 = PIPETXDETECTRXLOOPBACKL4; // OUTPUT
		this->PIPETXDETECTRXLOOPBACKL5 = PIPETXDETECTRXLOOPBACKL5; // OUTPUT
		this->PIPETXDETECTRXLOOPBACKL6 = PIPETXDETECTRXLOOPBACKL6; // OUTPUT
		this->PIPETXDETECTRXLOOPBACKL7 = PIPETXDETECTRXLOOPBACKL7; // OUTPUT
		this->PIPETXELECIDLEL0 = PIPETXELECIDLEL0; // OUTPUT
		this->PIPETXELECIDLEL1 = PIPETXELECIDLEL1; // OUTPUT
		this->PIPETXELECIDLEL2 = PIPETXELECIDLEL2; // OUTPUT
		this->PIPETXELECIDLEL3 = PIPETXELECIDLEL3; // OUTPUT
		this->PIPETXELECIDLEL4 = PIPETXELECIDLEL4; // OUTPUT
		this->PIPETXELECIDLEL5 = PIPETXELECIDLEL5; // OUTPUT
		this->PIPETXELECIDLEL6 = PIPETXELECIDLEL6; // OUTPUT
		this->PIPETXELECIDLEL7 = PIPETXELECIDLEL7; // OUTPUT
		this->SERRENABLE = SERRENABLE; // OUTPUT
		this->URREPORTINGENABLE = URREPORTINGENABLE; // OUTPUT
		this->AUXPOWER = AUXPOWER; // INPUT
		this->CFGNEGOTIATEDLINKWIDTH = CFGNEGOTIATEDLINKWIDTH; // INPUT
		this->COMPLIANCEAVOID = COMPLIANCEAVOID; // INPUT
		this->CRMCFGBRIDGEHOTRESET = CRMCFGBRIDGEHOTRESET; // INPUT
		this->CRMCORECLK = CRMCORECLK; // INPUT
		this->CRMCORECLKDLO = CRMCORECLKDLO; // INPUT
		this->CRMCORECLKRXO = CRMCORECLKRXO; // INPUT
		this->CRMCORECLKTXO = CRMCORECLKTXO; // INPUT
		this->CRMLINKRSTN = CRMLINKRSTN; // INPUT
		this->CRMMACRSTN = CRMMACRSTN; // INPUT
		this->CRMMGMTRSTN = CRMMGMTRSTN; // INPUT
		this->CRMNVRSTN = CRMNVRSTN; // INPUT
		this->CRMTXHOTRESETN = CRMTXHOTRESETN; // INPUT
		this->CRMURSTN = CRMURSTN; // INPUT
		this->CRMUSERCFGRSTN = CRMUSERCFGRSTN; // INPUT
		this->CRMUSERCLK = CRMUSERCLK; // INPUT
		this->CRMUSERCLKRXO = CRMUSERCLKRXO; // INPUT
		this->CRMUSERCLKTXO = CRMUSERCLKTXO; // INPUT
		this->CROSSLINKSEED = CROSSLINKSEED; // INPUT
		this->L0ACKNAKTIMERADJUSTMENT = L0ACKNAKTIMERADJUSTMENT; // INPUT
		this->L0ALLDOWNPORTSINL1 = L0ALLDOWNPORTSINL1; // INPUT
		this->L0ALLDOWNRXPORTSINL0S = L0ALLDOWNRXPORTSINL0S; // INPUT
		this->L0ASE = L0ASE; // INPUT
		this->L0ASPORTCOUNT = L0ASPORTCOUNT; // INPUT
		this->L0ASTURNPOOLBITSCONSUMED = L0ASTURNPOOLBITSCONSUMED; // INPUT
		this->L0ATTENTIONBUTTONPRESSED = L0ATTENTIONBUTTONPRESSED; // INPUT
		this->L0CFGASSPANTREEOWNEDSTATE = L0CFGASSPANTREEOWNEDSTATE; // INPUT
		this->L0CFGASSTATECHANGECMD = L0CFGASSTATECHANGECMD; // INPUT
		this->L0CFGDISABLESCRAMBLE = L0CFGDISABLESCRAMBLE; // INPUT
		this->L0CFGEXTENDEDSYNC = L0CFGEXTENDEDSYNC; // INPUT
		this->L0CFGL0SENTRYENABLE = L0CFGL0SENTRYENABLE; // INPUT
		this->L0CFGL0SENTRYSUP = L0CFGL0SENTRYSUP; // INPUT
		this->L0CFGL0SEXITLAT = L0CFGL0SEXITLAT; // INPUT
		this->L0CFGLINKDISABLE = L0CFGLINKDISABLE; // INPUT
		this->L0CFGLOOPBACKMASTER = L0CFGLOOPBACKMASTER; // INPUT
		this->L0CFGNEGOTIATEDMAXP = L0CFGNEGOTIATEDMAXP; // INPUT
		this->L0CFGVCENABLE = L0CFGVCENABLE; // INPUT
		this->L0CFGVCID = L0CFGVCID; // INPUT
		this->L0DLLHOLDLINKUP = L0DLLHOLDLINKUP; // INPUT
		this->L0ELECTROMECHANICALINTERLOCKENGAGED = L0ELECTROMECHANICALINTERLOCKENGAGED; // INPUT
		this->L0FWDASSERTINTALEGACYINT = L0FWDASSERTINTALEGACYINT; // INPUT
		this->L0FWDASSERTINTBLEGACYINT = L0FWDASSERTINTBLEGACYINT; // INPUT
		this->L0FWDASSERTINTCLEGACYINT = L0FWDASSERTINTCLEGACYINT; // INPUT
		this->L0FWDASSERTINTDLEGACYINT = L0FWDASSERTINTDLEGACYINT; // INPUT
		this->L0FWDCORRERRIN = L0FWDCORRERRIN; // INPUT
		this->L0FWDDEASSERTINTALEGACYINT = L0FWDDEASSERTINTALEGACYINT; // INPUT
		this->L0FWDDEASSERTINTBLEGACYINT = L0FWDDEASSERTINTBLEGACYINT; // INPUT
		this->L0FWDDEASSERTINTCLEGACYINT = L0FWDDEASSERTINTCLEGACYINT; // INPUT
		this->L0FWDDEASSERTINTDLEGACYINT = L0FWDDEASSERTINTDLEGACYINT; // INPUT
		this->L0FWDFATALERRIN = L0FWDFATALERRIN; // INPUT
		this->L0FWDNONFATALERRIN = L0FWDNONFATALERRIN; // INPUT
		this->L0LEGACYINTFUNCT0 = L0LEGACYINTFUNCT0; // INPUT
		this->L0MRLSENSORCLOSEDN = L0MRLSENSORCLOSEDN; // INPUT
		this->L0MSIREQUEST0 = L0MSIREQUEST0; // INPUT
		this->L0PACKETHEADERFROMUSER = L0PACKETHEADERFROMUSER; // INPUT
		this->L0PMEREQIN = L0PMEREQIN; // INPUT
		this->L0PORTNUMBER = L0PORTNUMBER; // INPUT
		this->L0POWERFAULTDETECTED = L0POWERFAULTDETECTED; // INPUT
		this->L0PRESENCEDETECTSLOTEMPTYN = L0PRESENCEDETECTSLOTEMPTYN; // INPUT
		this->L0PWRNEWSTATEREQ = L0PWRNEWSTATEREQ; // INPUT
		this->L0PWRNEXTLINKSTATE = L0PWRNEXTLINKSTATE; // INPUT
		this->L0REPLAYTIMERADJUSTMENT = L0REPLAYTIMERADJUSTMENT; // INPUT
		this->L0ROOTTURNOFFREQ = L0ROOTTURNOFFREQ; // INPUT
		this->L0RXTLTLPNONINITIALIZEDVC = L0RXTLTLPNONINITIALIZEDVC; // INPUT
		this->L0SENDUNLOCKMESSAGE = L0SENDUNLOCKMESSAGE; // INPUT
		this->L0SETCOMPLETERABORTERROR = L0SETCOMPLETERABORTERROR; // INPUT
		this->L0SETCOMPLETIONTIMEOUTCORRERROR = L0SETCOMPLETIONTIMEOUTCORRERROR; // INPUT
		this->L0SETCOMPLETIONTIMEOUTUNCORRERROR = L0SETCOMPLETIONTIMEOUTUNCORRERROR; // INPUT
		this->L0SETDETECTEDCORRERROR = L0SETDETECTEDCORRERROR; // INPUT
		this->L0SETDETECTEDFATALERROR = L0SETDETECTEDFATALERROR; // INPUT
		this->L0SETDETECTEDNONFATALERROR = L0SETDETECTEDNONFATALERROR; // INPUT
		this->L0SETLINKDETECTEDPARITYERROR = L0SETLINKDETECTEDPARITYERROR; // INPUT
		this->L0SETLINKMASTERDATAPARITY = L0SETLINKMASTERDATAPARITY; // INPUT
		this->L0SETLINKRECEIVEDMASTERABORT = L0SETLINKRECEIVEDMASTERABORT; // INPUT
		this->L0SETLINKRECEIVEDTARGETABORT = L0SETLINKRECEIVEDTARGETABORT; // INPUT
		this->L0SETLINKSIGNALLEDTARGETABORT = L0SETLINKSIGNALLEDTARGETABORT; // INPUT
		this->L0SETLINKSYSTEMERROR = L0SETLINKSYSTEMERROR; // INPUT
		this->L0SETUNEXPECTEDCOMPLETIONCORRERROR = L0SETUNEXPECTEDCOMPLETIONCORRERROR; // INPUT
		this->L0SETUNEXPECTEDCOMPLETIONUNCORRERROR = L0SETUNEXPECTEDCOMPLETIONUNCORRERROR; // INPUT
		this->L0SETUNSUPPORTEDREQUESTNONPOSTEDERROR = L0SETUNSUPPORTEDREQUESTNONPOSTEDERROR; // INPUT
		this->L0SETUNSUPPORTEDREQUESTOTHERERROR = L0SETUNSUPPORTEDREQUESTOTHERERROR; // INPUT
		this->L0SETUSERDETECTEDPARITYERROR = L0SETUSERDETECTEDPARITYERROR; // INPUT
		this->L0SETUSERMASTERDATAPARITY = L0SETUSERMASTERDATAPARITY; // INPUT
		this->L0SETUSERRECEIVEDMASTERABORT = L0SETUSERRECEIVEDMASTERABORT; // INPUT
		this->L0SETUSERRECEIVEDTARGETABORT = L0SETUSERRECEIVEDTARGETABORT; // INPUT
		this->L0SETUSERSIGNALLEDTARGETABORT = L0SETUSERSIGNALLEDTARGETABORT; // INPUT
		this->L0SETUSERSYSTEMERROR = L0SETUSERSYSTEMERROR; // INPUT
		this->L0TLASFCCREDSTARVATION = L0TLASFCCREDSTARVATION; // INPUT
		this->L0TLLINKRETRAIN = L0TLLINKRETRAIN; // INPUT
		this->L0TRANSACTIONSPENDING = L0TRANSACTIONSPENDING; // INPUT
		this->L0TXBEACON = L0TXBEACON; // INPUT
		this->L0TXCFGPM = L0TXCFGPM; // INPUT
		this->L0TXCFGPMTYPE = L0TXCFGPMTYPE; // INPUT
		this->L0TXTLFCCMPLMCCRED = L0TXTLFCCMPLMCCRED; // INPUT
		this->L0TXTLFCCMPLMCUPDATE = L0TXTLFCCMPLMCUPDATE; // INPUT
		this->L0TXTLFCNPOSTBYPCRED = L0TXTLFCNPOSTBYPCRED; // INPUT
		this->L0TXTLFCNPOSTBYPUPDATE = L0TXTLFCNPOSTBYPUPDATE; // INPUT
		this->L0TXTLFCPOSTORDCRED = L0TXTLFCPOSTORDCRED; // INPUT
		this->L0TXTLFCPOSTORDUPDATE = L0TXTLFCPOSTORDUPDATE; // INPUT
		this->L0TXTLSBFCDATA = L0TXTLSBFCDATA; // INPUT
		this->L0TXTLSBFCUPDATE = L0TXTLSBFCUPDATE; // INPUT
		this->L0TXTLTLPDATA = L0TXTLTLPDATA; // INPUT
		this->L0TXTLTLPEDB = L0TXTLTLPEDB; // INPUT
		this->L0TXTLTLPENABLE = L0TXTLTLPENABLE; // INPUT
		this->L0TXTLTLPEND = L0TXTLTLPEND; // INPUT
		this->L0TXTLTLPLATENCY = L0TXTLTLPLATENCY; // INPUT
		this->L0TXTLTLPREQ = L0TXTLTLPREQ; // INPUT
		this->L0TXTLTLPREQEND = L0TXTLTLPREQEND; // INPUT
		this->L0TXTLTLPWIDTH = L0TXTLTLPWIDTH; // INPUT
		this->L0UPSTREAMRXPORTINL0S = L0UPSTREAMRXPORTINL0S; // INPUT
		this->L0VC0PREVIEWEXPAND = L0VC0PREVIEWEXPAND; // INPUT
		this->L0WAKEN = L0WAKEN; // INPUT
		this->LLKRXCHFIFO = LLKRXCHFIFO; // INPUT
		this->LLKRXCHTC = LLKRXCHTC; // INPUT
		this->LLKRXDSTCONTREQN = LLKRXDSTCONTREQN; // INPUT
		this->LLKRXDSTREQN = LLKRXDSTREQN; // INPUT
		this->LLKTX4DWHEADERN = LLKTX4DWHEADERN; // INPUT
		this->LLKTXCHFIFO = LLKTXCHFIFO; // INPUT
		this->LLKTXCHTC = LLKTXCHTC; // INPUT
		this->LLKTXCOMPLETEN = LLKTXCOMPLETEN; // INPUT
		this->LLKTXCREATEECRCN = LLKTXCREATEECRCN; // INPUT
		this->LLKTXDATA = LLKTXDATA; // INPUT
		this->LLKTXENABLEN = LLKTXENABLEN; // INPUT
		this->LLKTXEOFN = LLKTXEOFN; // INPUT
		this->LLKTXEOPN = LLKTXEOPN; // INPUT
		this->LLKTXSOFN = LLKTXSOFN; // INPUT
		this->LLKTXSOPN = LLKTXSOPN; // INPUT
		this->LLKTXSRCDSCN = LLKTXSRCDSCN; // INPUT
		this->LLKTXSRCRDYN = LLKTXSRCRDYN; // INPUT
		this->MAINPOWER = MAINPOWER; // INPUT
		this->MGMTADDR = MGMTADDR; // INPUT
		this->MGMTBWREN = MGMTBWREN; // INPUT
		this->MGMTRDEN = MGMTRDEN; // INPUT
		this->MGMTSTATSCREDITSEL = MGMTSTATSCREDITSEL; // INPUT
		this->MGMTWDATA = MGMTWDATA; // INPUT
		this->MGMTWREN = MGMTWREN; // INPUT
		this->MIMDLLBRDATA = MIMDLLBRDATA; // INPUT
		this->MIMRXBRDATA = MIMRXBRDATA; // INPUT
		this->MIMTXBRDATA = MIMTXBRDATA; // INPUT
		this->PIPEPHYSTATUSL0 = PIPEPHYSTATUSL0; // INPUT
		this->PIPEPHYSTATUSL1 = PIPEPHYSTATUSL1; // INPUT
		this->PIPEPHYSTATUSL2 = PIPEPHYSTATUSL2; // INPUT
		this->PIPEPHYSTATUSL3 = PIPEPHYSTATUSL3; // INPUT
		this->PIPEPHYSTATUSL4 = PIPEPHYSTATUSL4; // INPUT
		this->PIPEPHYSTATUSL5 = PIPEPHYSTATUSL5; // INPUT
		this->PIPEPHYSTATUSL6 = PIPEPHYSTATUSL6; // INPUT
		this->PIPEPHYSTATUSL7 = PIPEPHYSTATUSL7; // INPUT
		this->PIPERXCHANISALIGNEDL0 = PIPERXCHANISALIGNEDL0; // INPUT
		this->PIPERXCHANISALIGNEDL1 = PIPERXCHANISALIGNEDL1; // INPUT
		this->PIPERXCHANISALIGNEDL2 = PIPERXCHANISALIGNEDL2; // INPUT
		this->PIPERXCHANISALIGNEDL3 = PIPERXCHANISALIGNEDL3; // INPUT
		this->PIPERXCHANISALIGNEDL4 = PIPERXCHANISALIGNEDL4; // INPUT
		this->PIPERXCHANISALIGNEDL5 = PIPERXCHANISALIGNEDL5; // INPUT
		this->PIPERXCHANISALIGNEDL6 = PIPERXCHANISALIGNEDL6; // INPUT
		this->PIPERXCHANISALIGNEDL7 = PIPERXCHANISALIGNEDL7; // INPUT
		this->PIPERXDATAKL0 = PIPERXDATAKL0; // INPUT
		this->PIPERXDATAKL1 = PIPERXDATAKL1; // INPUT
		this->PIPERXDATAKL2 = PIPERXDATAKL2; // INPUT
		this->PIPERXDATAKL3 = PIPERXDATAKL3; // INPUT
		this->PIPERXDATAKL4 = PIPERXDATAKL4; // INPUT
		this->PIPERXDATAKL5 = PIPERXDATAKL5; // INPUT
		this->PIPERXDATAKL6 = PIPERXDATAKL6; // INPUT
		this->PIPERXDATAKL7 = PIPERXDATAKL7; // INPUT
		this->PIPERXDATAL0 = PIPERXDATAL0; // INPUT
		this->PIPERXDATAL1 = PIPERXDATAL1; // INPUT
		this->PIPERXDATAL2 = PIPERXDATAL2; // INPUT
		this->PIPERXDATAL3 = PIPERXDATAL3; // INPUT
		this->PIPERXDATAL4 = PIPERXDATAL4; // INPUT
		this->PIPERXDATAL5 = PIPERXDATAL5; // INPUT
		this->PIPERXDATAL6 = PIPERXDATAL6; // INPUT
		this->PIPERXDATAL7 = PIPERXDATAL7; // INPUT
		this->PIPERXELECIDLEL0 = PIPERXELECIDLEL0; // INPUT
		this->PIPERXELECIDLEL1 = PIPERXELECIDLEL1; // INPUT
		this->PIPERXELECIDLEL2 = PIPERXELECIDLEL2; // INPUT
		this->PIPERXELECIDLEL3 = PIPERXELECIDLEL3; // INPUT
		this->PIPERXELECIDLEL4 = PIPERXELECIDLEL4; // INPUT
		this->PIPERXELECIDLEL5 = PIPERXELECIDLEL5; // INPUT
		this->PIPERXELECIDLEL6 = PIPERXELECIDLEL6; // INPUT
		this->PIPERXELECIDLEL7 = PIPERXELECIDLEL7; // INPUT
		this->PIPERXSTATUSL0 = PIPERXSTATUSL0; // INPUT
		this->PIPERXSTATUSL1 = PIPERXSTATUSL1; // INPUT
		this->PIPERXSTATUSL2 = PIPERXSTATUSL2; // INPUT
		this->PIPERXSTATUSL3 = PIPERXSTATUSL3; // INPUT
		this->PIPERXSTATUSL4 = PIPERXSTATUSL4; // INPUT
		this->PIPERXSTATUSL5 = PIPERXSTATUSL5; // INPUT
		this->PIPERXSTATUSL6 = PIPERXSTATUSL6; // INPUT
		this->PIPERXSTATUSL7 = PIPERXSTATUSL7; // INPUT
		this->PIPERXVALIDL0 = PIPERXVALIDL0; // INPUT
		this->PIPERXVALIDL1 = PIPERXVALIDL1; // INPUT
		this->PIPERXVALIDL2 = PIPERXVALIDL2; // INPUT
		this->PIPERXVALIDL3 = PIPERXVALIDL3; // INPUT
		this->PIPERXVALIDL4 = PIPERXVALIDL4; // INPUT
		this->PIPERXVALIDL5 = PIPERXVALIDL5; // INPUT
		this->PIPERXVALIDL6 = PIPERXVALIDL6; // INPUT
		this->PIPERXVALIDL7 = PIPERXVALIDL7; // INPUT
	
		register_wait_on_event_nets();
	
	}
	
	void register_wait_on_event_nets(){
	// TODO
	}
	void calculate(int time){
	// TODO
	}
};


class prim_class_X_RAMB16BWE{
	//Verilog Parameters:
	int DATA_WIDTH_A;
	int DATA_WIDTH_B;
	int INITP_00;
	int INITP_01;
	int INITP_02;
	int INITP_03;
	int INITP_04;
	int INITP_05;
	int INITP_06;
	int INITP_07;
	int INIT_00;
	int INIT_01;
	int INIT_02;
	int INIT_03;
	int INIT_04;
	int INIT_05;
	int INIT_06;
	int INIT_07;
	int INIT_08;
	int INIT_09;
	int INIT_0A;
	int INIT_0B;
	int INIT_0C;
	int INIT_0D;
	int INIT_0E;
	int INIT_0F;
	int INIT_10;
	int INIT_11;
	int INIT_12;
	int INIT_13;
	int INIT_14;
	int INIT_15;
	int INIT_16;
	int INIT_17;
	int INIT_18;
	int INIT_19;
	int INIT_1A;
	int INIT_1B;
	int INIT_1C;
	int INIT_1D;
	int INIT_1E;
	int INIT_1F;
	int INIT_20;
	int INIT_21;
	int INIT_22;
	int INIT_23;
	int INIT_24;
	int INIT_25;
	int INIT_26;
	int INIT_27;
	int INIT_28;
	int INIT_29;
	int INIT_2A;
	int INIT_2B;
	int INIT_2C;
	int INIT_2D;
	int INIT_2E;
	int INIT_2F;
	int INIT_30;
	int INIT_31;
	int INIT_32;
	int INIT_33;
	int INIT_34;
	int INIT_35;
	int INIT_36;
	int INIT_37;
	int INIT_38;
	int INIT_39;
	int INIT_3A;
	int INIT_3B;
	int INIT_3C;
	int INIT_3D;
	int INIT_3E;
	int INIT_3F;
	int INIT_A;
	int INIT_B;
	int INIT_FILE;
	int LOC;
	int SIM_COLLISION_CHECK;
	int SRVAL_A;
	int SRVAL_B;
	int WRITE_MODE_A;
	int WRITE_MODE_B;
	//Verilog Ports in definition order:
	NetFlow* DOA; // OUTPUT
	NetFlow* DOB; // OUTPUT
	NetFlow* DOPA; // OUTPUT
	NetFlow* DOPB; // OUTPUT
	NetFlow* ADDRA; // INPUT
	NetFlow* ADDRB; // INPUT
	NetFlow* CLKA; // INPUT
	NetFlow* CLKB; // INPUT
	NetFlow* DIA; // INPUT
	NetFlow* DIB; // INPUT
	NetFlow* DIPA; // INPUT
	NetFlow* DIPB; // INPUT
	NetFlow* ENA; // INPUT
	NetFlow* ENB; // INPUT
	NetFlow* SSRA; // INPUT
	NetFlow* SSRB; // INPUT
	NetFlow* WEA; // INPUT
	NetFlow* WEB; // INPUT
	
	prim_class_X_RAMB16BWE(
		//Verilog Parameters:
		int DATA_WIDTH_A, // Default: 0
		int DATA_WIDTH_B, // Default: 0
		int INITP_00, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INITP_01, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INITP_02, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INITP_03, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INITP_04, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INITP_05, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INITP_06, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INITP_07, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_00, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_01, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_02, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_03, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_04, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_05, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_06, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_07, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_08, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_09, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_0A, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_0B, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_0C, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_0D, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_0E, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_0F, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_10, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_11, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_12, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_13, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_14, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_15, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_16, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_17, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_18, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_19, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_1A, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_1B, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_1C, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_1D, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_1E, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_1F, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_20, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_21, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_22, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_23, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_24, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_25, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_26, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_27, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_28, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_29, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_2A, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_2B, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_2C, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_2D, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_2E, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_2F, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_30, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_31, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_32, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_33, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_34, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_35, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_36, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_37, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_38, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_39, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_3A, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_3B, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_3C, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_3D, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_3E, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_3F, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_A, // Default: 36'h0
		int INIT_B, // Default: 36'h0
		int INIT_FILE, // Default: "NONE"
		int LOC, // Default: "UNPLACED"
		int SIM_COLLISION_CHECK, // Default: "ALL"
		int SRVAL_A, // Default: 36'h0
		int SRVAL_B, // Default: 36'h0
		int WRITE_MODE_A, // Default: "WRITE_FIRST"
		int WRITE_MODE_B, // Default: "WRITE_FIRST"
		//Verilog Ports in definition order:
		NetFlow* DOA, // OUTPUT
		NetFlow* DOB, // OUTPUT
		NetFlow* DOPA, // OUTPUT
		NetFlow* DOPB, // OUTPUT
		NetFlow* ADDRA, // INPUT
		NetFlow* ADDRB, // INPUT
		NetFlow* CLKA, // INPUT
		NetFlow* CLKB, // INPUT
		NetFlow* DIA, // INPUT
		NetFlow* DIB, // INPUT
		NetFlow* DIPA, // INPUT
		NetFlow* DIPB, // INPUT
		NetFlow* ENA, // INPUT
		NetFlow* ENB, // INPUT
		NetFlow* SSRA, // INPUT
		NetFlow* SSRB, // INPUT
		NetFlow* WEA, // INPUT
		NetFlow* WEB // INPUT
		){
	
	// Assign parameters and ports: 
	//Verilog Parameters:
		this->DATA_WIDTH_A = DATA_WIDTH_A; // Default: 0
		this->DATA_WIDTH_B = DATA_WIDTH_B; // Default: 0
		this->INITP_00 = INITP_00; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INITP_01 = INITP_01; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INITP_02 = INITP_02; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INITP_03 = INITP_03; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INITP_04 = INITP_04; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INITP_05 = INITP_05; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INITP_06 = INITP_06; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INITP_07 = INITP_07; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_00 = INIT_00; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_01 = INIT_01; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_02 = INIT_02; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_03 = INIT_03; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_04 = INIT_04; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_05 = INIT_05; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_06 = INIT_06; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_07 = INIT_07; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_08 = INIT_08; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_09 = INIT_09; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_0A = INIT_0A; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_0B = INIT_0B; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_0C = INIT_0C; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_0D = INIT_0D; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_0E = INIT_0E; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_0F = INIT_0F; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_10 = INIT_10; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_11 = INIT_11; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_12 = INIT_12; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_13 = INIT_13; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_14 = INIT_14; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_15 = INIT_15; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_16 = INIT_16; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_17 = INIT_17; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_18 = INIT_18; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_19 = INIT_19; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_1A = INIT_1A; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_1B = INIT_1B; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_1C = INIT_1C; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_1D = INIT_1D; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_1E = INIT_1E; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_1F = INIT_1F; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_20 = INIT_20; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_21 = INIT_21; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_22 = INIT_22; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_23 = INIT_23; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_24 = INIT_24; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_25 = INIT_25; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_26 = INIT_26; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_27 = INIT_27; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_28 = INIT_28; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_29 = INIT_29; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_2A = INIT_2A; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_2B = INIT_2B; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_2C = INIT_2C; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_2D = INIT_2D; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_2E = INIT_2E; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_2F = INIT_2F; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_30 = INIT_30; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_31 = INIT_31; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_32 = INIT_32; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_33 = INIT_33; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_34 = INIT_34; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_35 = INIT_35; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_36 = INIT_36; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_37 = INIT_37; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_38 = INIT_38; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_39 = INIT_39; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_3A = INIT_3A; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_3B = INIT_3B; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_3C = INIT_3C; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_3D = INIT_3D; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_3E = INIT_3E; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_3F = INIT_3F; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_A = INIT_A; // Default: 36'h0
		this->INIT_B = INIT_B; // Default: 36'h0
		this->INIT_FILE = INIT_FILE; // Default: "NONE"
		this->LOC = LOC; // Default: "UNPLACED"
		this->SIM_COLLISION_CHECK = SIM_COLLISION_CHECK; // Default: "ALL"
		this->SRVAL_A = SRVAL_A; // Default: 36'h0
		this->SRVAL_B = SRVAL_B; // Default: 36'h0
		this->WRITE_MODE_A = WRITE_MODE_A; // Default: "WRITE_FIRST"
		this->WRITE_MODE_B = WRITE_MODE_B; // Default: "WRITE_FIRST"
	//Verilog Ports in definition order:
		this->DOA = DOA; // OUTPUT
		this->DOB = DOB; // OUTPUT
		this->DOPA = DOPA; // OUTPUT
		this->DOPB = DOPB; // OUTPUT
		this->ADDRA = ADDRA; // INPUT
		this->ADDRB = ADDRB; // INPUT
		this->CLKA = CLKA; // INPUT
		this->CLKB = CLKB; // INPUT
		this->DIA = DIA; // INPUT
		this->DIB = DIB; // INPUT
		this->DIPA = DIPA; // INPUT
		this->DIPB = DIPB; // INPUT
		this->ENA = ENA; // INPUT
		this->ENB = ENB; // INPUT
		this->SSRA = SSRA; // INPUT
		this->SSRB = SSRB; // INPUT
		this->WEA = WEA; // INPUT
		this->WEB = WEB; // INPUT
	
		register_wait_on_event_nets();
	
	}
	
	void register_wait_on_event_nets(){
	// TODO
	}
	void calculate(int time){
	// TODO
	}
};


class prim_class_X_RAMB18{
	//Verilog Parameters:
	int DOA_REG;
	int DOB_REG;
	int INITP_00;
	int INITP_01;
	int INITP_02;
	int INITP_03;
	int INITP_04;
	int INITP_05;
	int INITP_06;
	int INITP_07;
	int INIT_00;
	int INIT_01;
	int INIT_02;
	int INIT_03;
	int INIT_04;
	int INIT_05;
	int INIT_06;
	int INIT_07;
	int INIT_08;
	int INIT_09;
	int INIT_0A;
	int INIT_0B;
	int INIT_0C;
	int INIT_0D;
	int INIT_0E;
	int INIT_0F;
	int INIT_10;
	int INIT_11;
	int INIT_12;
	int INIT_13;
	int INIT_14;
	int INIT_15;
	int INIT_16;
	int INIT_17;
	int INIT_18;
	int INIT_19;
	int INIT_1A;
	int INIT_1B;
	int INIT_1C;
	int INIT_1D;
	int INIT_1E;
	int INIT_1F;
	int INIT_20;
	int INIT_21;
	int INIT_22;
	int INIT_23;
	int INIT_24;
	int INIT_25;
	int INIT_26;
	int INIT_27;
	int INIT_28;
	int INIT_29;
	int INIT_2A;
	int INIT_2B;
	int INIT_2C;
	int INIT_2D;
	int INIT_2E;
	int INIT_2F;
	int INIT_30;
	int INIT_31;
	int INIT_32;
	int INIT_33;
	int INIT_34;
	int INIT_35;
	int INIT_36;
	int INIT_37;
	int INIT_38;
	int INIT_39;
	int INIT_3A;
	int INIT_3B;
	int INIT_3C;
	int INIT_3D;
	int INIT_3E;
	int INIT_3F;
	int INIT_A;
	int INIT_B;
	int INIT_FILE;
	int LOC;
	int READ_WIDTH_A;
	int READ_WIDTH_B;
	int SETUP_ALL;
	int SETUP_READ_FIRST;
	int SIM_COLLISION_CHECK;
	int SRVAL_A;
	int SRVAL_B;
	int WRITE_MODE_A;
	int WRITE_MODE_B;
	int WRITE_WIDTH_A;
	int WRITE_WIDTH_B;
	//Verilog Ports in definition order:
	NetFlow* DOA; // OUTPUT
	NetFlow* DOB; // OUTPUT
	NetFlow* DOPA; // OUTPUT
	NetFlow* DOPB; // OUTPUT
	NetFlow* ADDRA; // INPUT
	NetFlow* ADDRB; // INPUT
	NetFlow* CLKA; // INPUT
	NetFlow* CLKB; // INPUT
	NetFlow* DIA; // INPUT
	NetFlow* DIB; // INPUT
	NetFlow* DIPA; // INPUT
	NetFlow* DIPB; // INPUT
	NetFlow* ENA; // INPUT
	NetFlow* ENB; // INPUT
	NetFlow* REGCEA; // INPUT
	NetFlow* REGCEB; // INPUT
	NetFlow* SSRA; // INPUT
	NetFlow* SSRB; // INPUT
	NetFlow* WEA; // INPUT
	NetFlow* WEB; // INPUT
	
	prim_class_X_RAMB18(
		//Verilog Parameters:
		int DOA_REG, // Default: 0
		int DOB_REG, // Default: 0
		int INITP_00, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INITP_01, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INITP_02, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INITP_03, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INITP_04, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INITP_05, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INITP_06, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INITP_07, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_00, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_01, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_02, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_03, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_04, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_05, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_06, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_07, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_08, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_09, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_0A, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_0B, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_0C, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_0D, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_0E, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_0F, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_10, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_11, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_12, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_13, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_14, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_15, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_16, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_17, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_18, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_19, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_1A, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_1B, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_1C, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_1D, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_1E, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_1F, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_20, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_21, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_22, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_23, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_24, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_25, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_26, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_27, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_28, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_29, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_2A, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_2B, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_2C, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_2D, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_2E, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_2F, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_30, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_31, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_32, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_33, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_34, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_35, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_36, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_37, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_38, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_39, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_3A, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_3B, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_3C, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_3D, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_3E, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_3F, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_A, // Default: 18'h0
		int INIT_B, // Default: 18'h0
		int INIT_FILE, // Default: "NONE"
		int LOC, // Default: "UNPLACED"
		int READ_WIDTH_A, // Default: 0
		int READ_WIDTH_B, // Default: 0
		int SETUP_ALL, // Default: 1000
		int SETUP_READ_FIRST, // Default: 3000
		int SIM_COLLISION_CHECK, // Default: "ALL"
		int SRVAL_A, // Default: 18'h0
		int SRVAL_B, // Default: 18'h0
		int WRITE_MODE_A, // Default: "WRITE_FIRST"
		int WRITE_MODE_B, // Default: "WRITE_FIRST"
		int WRITE_WIDTH_A, // Default: 0
		int WRITE_WIDTH_B, // Default: 0
		//Verilog Ports in definition order:
		NetFlow* DOA, // OUTPUT
		NetFlow* DOB, // OUTPUT
		NetFlow* DOPA, // OUTPUT
		NetFlow* DOPB, // OUTPUT
		NetFlow* ADDRA, // INPUT
		NetFlow* ADDRB, // INPUT
		NetFlow* CLKA, // INPUT
		NetFlow* CLKB, // INPUT
		NetFlow* DIA, // INPUT
		NetFlow* DIB, // INPUT
		NetFlow* DIPA, // INPUT
		NetFlow* DIPB, // INPUT
		NetFlow* ENA, // INPUT
		NetFlow* ENB, // INPUT
		NetFlow* REGCEA, // INPUT
		NetFlow* REGCEB, // INPUT
		NetFlow* SSRA, // INPUT
		NetFlow* SSRB, // INPUT
		NetFlow* WEA, // INPUT
		NetFlow* WEB // INPUT
		){
	
	// Assign parameters and ports: 
	//Verilog Parameters:
		this->DOA_REG = DOA_REG; // Default: 0
		this->DOB_REG = DOB_REG; // Default: 0
		this->INITP_00 = INITP_00; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INITP_01 = INITP_01; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INITP_02 = INITP_02; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INITP_03 = INITP_03; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INITP_04 = INITP_04; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INITP_05 = INITP_05; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INITP_06 = INITP_06; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INITP_07 = INITP_07; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_00 = INIT_00; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_01 = INIT_01; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_02 = INIT_02; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_03 = INIT_03; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_04 = INIT_04; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_05 = INIT_05; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_06 = INIT_06; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_07 = INIT_07; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_08 = INIT_08; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_09 = INIT_09; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_0A = INIT_0A; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_0B = INIT_0B; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_0C = INIT_0C; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_0D = INIT_0D; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_0E = INIT_0E; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_0F = INIT_0F; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_10 = INIT_10; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_11 = INIT_11; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_12 = INIT_12; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_13 = INIT_13; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_14 = INIT_14; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_15 = INIT_15; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_16 = INIT_16; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_17 = INIT_17; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_18 = INIT_18; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_19 = INIT_19; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_1A = INIT_1A; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_1B = INIT_1B; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_1C = INIT_1C; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_1D = INIT_1D; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_1E = INIT_1E; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_1F = INIT_1F; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_20 = INIT_20; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_21 = INIT_21; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_22 = INIT_22; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_23 = INIT_23; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_24 = INIT_24; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_25 = INIT_25; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_26 = INIT_26; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_27 = INIT_27; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_28 = INIT_28; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_29 = INIT_29; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_2A = INIT_2A; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_2B = INIT_2B; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_2C = INIT_2C; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_2D = INIT_2D; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_2E = INIT_2E; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_2F = INIT_2F; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_30 = INIT_30; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_31 = INIT_31; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_32 = INIT_32; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_33 = INIT_33; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_34 = INIT_34; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_35 = INIT_35; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_36 = INIT_36; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_37 = INIT_37; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_38 = INIT_38; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_39 = INIT_39; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_3A = INIT_3A; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_3B = INIT_3B; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_3C = INIT_3C; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_3D = INIT_3D; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_3E = INIT_3E; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_3F = INIT_3F; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_A = INIT_A; // Default: 18'h0
		this->INIT_B = INIT_B; // Default: 18'h0
		this->INIT_FILE = INIT_FILE; // Default: "NONE"
		this->LOC = LOC; // Default: "UNPLACED"
		this->READ_WIDTH_A = READ_WIDTH_A; // Default: 0
		this->READ_WIDTH_B = READ_WIDTH_B; // Default: 0
		this->SETUP_ALL = SETUP_ALL; // Default: 1000
		this->SETUP_READ_FIRST = SETUP_READ_FIRST; // Default: 3000
		this->SIM_COLLISION_CHECK = SIM_COLLISION_CHECK; // Default: "ALL"
		this->SRVAL_A = SRVAL_A; // Default: 18'h0
		this->SRVAL_B = SRVAL_B; // Default: 18'h0
		this->WRITE_MODE_A = WRITE_MODE_A; // Default: "WRITE_FIRST"
		this->WRITE_MODE_B = WRITE_MODE_B; // Default: "WRITE_FIRST"
		this->WRITE_WIDTH_A = WRITE_WIDTH_A; // Default: 0
		this->WRITE_WIDTH_B = WRITE_WIDTH_B; // Default: 0
	//Verilog Ports in definition order:
		this->DOA = DOA; // OUTPUT
		this->DOB = DOB; // OUTPUT
		this->DOPA = DOPA; // OUTPUT
		this->DOPB = DOPB; // OUTPUT
		this->ADDRA = ADDRA; // INPUT
		this->ADDRB = ADDRB; // INPUT
		this->CLKA = CLKA; // INPUT
		this->CLKB = CLKB; // INPUT
		this->DIA = DIA; // INPUT
		this->DIB = DIB; // INPUT
		this->DIPA = DIPA; // INPUT
		this->DIPB = DIPB; // INPUT
		this->ENA = ENA; // INPUT
		this->ENB = ENB; // INPUT
		this->REGCEA = REGCEA; // INPUT
		this->REGCEB = REGCEB; // INPUT
		this->SSRA = SSRA; // INPUT
		this->SSRB = SSRB; // INPUT
		this->WEA = WEA; // INPUT
		this->WEB = WEB; // INPUT
	
		register_wait_on_event_nets();
	
	}
	
	void register_wait_on_event_nets(){
	// TODO
	}
	void calculate(int time){
	// TODO
	}
};


class prim_class_X_PCIE_3_0{
	//Verilog Parameters:
	int LOC;
	int ARI_CAP_ENABLE;
	int AXISTEN_IF_CC_ALIGNMENT_MODE;
	int AXISTEN_IF_CC_PARITY_CHK;
	int AXISTEN_IF_CQ_ALIGNMENT_MODE;
	int AXISTEN_IF_ENABLE_CLIENT_TAG;
	int AXISTEN_IF_ENABLE_MSG_ROUTE;
	int AXISTEN_IF_ENABLE_RX_MSG_INTFC;
	int AXISTEN_IF_RC_ALIGNMENT_MODE;
	int AXISTEN_IF_RC_STRADDLE;
	int AXISTEN_IF_RQ_ALIGNMENT_MODE;
	int AXISTEN_IF_RQ_PARITY_CHK;
	int AXISTEN_IF_WIDTH;
	int CRM_CORE_CLK_FREQ_500;
	int CRM_USER_CLK_FREQ;
	int DNSTREAM_LINK_NUM;
	int GEN3_PCS_AUTO_REALIGN;
	int GEN3_PCS_RX_ELECIDLE_INTERNAL;
	int LL_ACK_TIMEOUT;
	int LL_ACK_TIMEOUT_EN;
	int LL_ACK_TIMEOUT_FUNC;
	int LL_CPL_FC_UPDATE_TIMER;
	int LL_CPL_FC_UPDATE_TIMER_OVERRIDE;
	int LL_FC_UPDATE_TIMER;
	int LL_FC_UPDATE_TIMER_OVERRIDE;
	int LL_NP_FC_UPDATE_TIMER;
	int LL_NP_FC_UPDATE_TIMER_OVERRIDE;
	int LL_P_FC_UPDATE_TIMER;
	int LL_P_FC_UPDATE_TIMER_OVERRIDE;
	int LL_REPLAY_TIMEOUT;
	int LL_REPLAY_TIMEOUT_EN;
	int LL_REPLAY_TIMEOUT_FUNC;
	int LTR_TX_MESSAGE_MINIMUM_INTERVAL;
	int LTR_TX_MESSAGE_ON_FUNC_POWER_STATE_CHANGE;
	int LTR_TX_MESSAGE_ON_LTR_ENABLE;
	int PF0_AER_CAP_ECRC_CHECK_CAPABLE;
	int PF0_AER_CAP_ECRC_GEN_CAPABLE;
	int PF0_AER_CAP_NEXTPTR;
	int PF0_ARI_CAP_NEXTPTR;
	int PF0_ARI_CAP_NEXT_FUNC;
	int PF0_ARI_CAP_VER;
	int PF0_BAR0_APERTURE_SIZE;
	int PF0_BAR0_CONTROL;
	int PF0_BAR1_APERTURE_SIZE;
	int PF0_BAR1_CONTROL;
	int PF0_BAR2_APERTURE_SIZE;
	int PF0_BAR2_CONTROL;
	int PF0_BAR3_APERTURE_SIZE;
	int PF0_BAR3_CONTROL;
	int PF0_BAR4_APERTURE_SIZE;
	int PF0_BAR4_CONTROL;
	int PF0_BAR5_APERTURE_SIZE;
	int PF0_BAR5_CONTROL;
	int PF0_BIST_REGISTER;
	int PF0_CAPABILITY_POINTER;
	int PF0_CLASS_CODE;
	int PF0_DEVICE_ID;
	int PF0_DEV_CAP2_128B_CAS_ATOMIC_COMPLETER_SUPPORT;
	int PF0_DEV_CAP2_32B_ATOMIC_COMPLETER_SUPPORT;
	int PF0_DEV_CAP2_64B_ATOMIC_COMPLETER_SUPPORT;
	int PF0_DEV_CAP2_CPL_TIMEOUT_DISABLE;
	int PF0_DEV_CAP2_LTR_SUPPORT;
	int PF0_DEV_CAP2_OBFF_SUPPORT;
	int PF0_DEV_CAP2_TPH_COMPLETER_SUPPORT;
	int PF0_DEV_CAP_ENDPOINT_L0S_LATENCY;
	int PF0_DEV_CAP_ENDPOINT_L1_LATENCY;
	int PF0_DEV_CAP_EXT_TAG_SUPPORTED;
	int PF0_DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE;
	int PF0_DEV_CAP_MAX_PAYLOAD_SIZE;
	int PF0_DPA_CAP_NEXTPTR;
	int PF0_DPA_CAP_SUB_STATE_CONTROL;
	int PF0_DPA_CAP_SUB_STATE_CONTROL_EN;
	int PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION0;
	int PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION1;
	int PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION2;
	int PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION3;
	int PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION4;
	int PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION5;
	int PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION6;
	int PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION7;
	int PF0_DPA_CAP_VER;
	int PF0_DSN_CAP_NEXTPTR;
	int PF0_EXPANSION_ROM_APERTURE_SIZE;
	int PF0_EXPANSION_ROM_ENABLE;
	int PF0_INTERRUPT_LINE;
	int PF0_INTERRUPT_PIN;
	int PF0_LINK_CAP_ASPM_SUPPORT;
	int PF0_LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN1;
	int PF0_LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN2;
	int PF0_LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN3;
	int PF0_LINK_CAP_L0S_EXIT_LATENCY_GEN1;
	int PF0_LINK_CAP_L0S_EXIT_LATENCY_GEN2;
	int PF0_LINK_CAP_L0S_EXIT_LATENCY_GEN3;
	int PF0_LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN1;
	int PF0_LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN2;
	int PF0_LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN3;
	int PF0_LINK_CAP_L1_EXIT_LATENCY_GEN1;
	int PF0_LINK_CAP_L1_EXIT_LATENCY_GEN2;
	int PF0_LINK_CAP_L1_EXIT_LATENCY_GEN3;
	int PF0_LINK_STATUS_SLOT_CLOCK_CONFIG;
	int PF0_LTR_CAP_MAX_NOSNOOP_LAT;
	int PF0_LTR_CAP_MAX_SNOOP_LAT;
	int PF0_LTR_CAP_NEXTPTR;
	int PF0_LTR_CAP_VER;
	int PF0_MSIX_CAP_NEXTPTR;
	int PF0_MSIX_CAP_PBA_BIR;
	int PF0_MSIX_CAP_PBA_OFFSET;
	int PF0_MSIX_CAP_TABLE_BIR;
	int PF0_MSIX_CAP_TABLE_OFFSET;
	int PF0_MSIX_CAP_TABLE_SIZE;
	int PF0_MSI_CAP_MULTIMSGCAP;
	int PF0_MSI_CAP_NEXTPTR;
	int PF0_PB_CAP_NEXTPTR;
	int PF0_PB_CAP_SYSTEM_ALLOCATED;
	int PF0_PB_CAP_VER;
	int PF0_PM_CAP_ID;
	int PF0_PM_CAP_NEXTPTR;
	int PF0_PM_CAP_PMESUPPORT_D0;
	int PF0_PM_CAP_PMESUPPORT_D1;
	int PF0_PM_CAP_PMESUPPORT_D3HOT;
	int PF0_PM_CAP_SUPP_D1_STATE;
	int PF0_PM_CAP_VER_ID;
	int PF0_PM_CSR_NOSOFTRESET;
	int PF0_RBAR_CAP_ENABLE;
	int PF0_RBAR_CAP_INDEX0;
	int PF0_RBAR_CAP_INDEX1;
	int PF0_RBAR_CAP_INDEX2;
	int PF0_RBAR_CAP_NEXTPTR;
	int PF0_RBAR_CAP_SIZE0;
	int PF0_RBAR_CAP_SIZE1;
	int PF0_RBAR_CAP_SIZE2;
	int PF0_RBAR_CAP_VER;
	int PF0_RBAR_NUM;
	int PF0_REVISION_ID;
	int PF0_SRIOV_BAR0_APERTURE_SIZE;
	int PF0_SRIOV_BAR0_CONTROL;
	int PF0_SRIOV_BAR1_APERTURE_SIZE;
	int PF0_SRIOV_BAR1_CONTROL;
	int PF0_SRIOV_BAR2_APERTURE_SIZE;
	int PF0_SRIOV_BAR2_CONTROL;
	int PF0_SRIOV_BAR3_APERTURE_SIZE;
	int PF0_SRIOV_BAR3_CONTROL;
	int PF0_SRIOV_BAR4_APERTURE_SIZE;
	int PF0_SRIOV_BAR4_CONTROL;
	int PF0_SRIOV_BAR5_APERTURE_SIZE;
	int PF0_SRIOV_BAR5_CONTROL;
	int PF0_SRIOV_CAP_INITIAL_VF;
	int PF0_SRIOV_CAP_NEXTPTR;
	int PF0_SRIOV_CAP_TOTAL_VF;
	int PF0_SRIOV_CAP_VER;
	int PF0_SRIOV_FIRST_VF_OFFSET;
	int PF0_SRIOV_FUNC_DEP_LINK;
	int PF0_SRIOV_SUPPORTED_PAGE_SIZE;
	int PF0_SRIOV_VF_DEVICE_ID;
	int PF0_SUBSYSTEM_ID;
	int PF0_TPHR_CAP_DEV_SPECIFIC_MODE;
	int PF0_TPHR_CAP_ENABLE;
	int PF0_TPHR_CAP_INT_VEC_MODE;
	int PF0_TPHR_CAP_NEXTPTR;
	int PF0_TPHR_CAP_ST_MODE_SEL;
	int PF0_TPHR_CAP_ST_TABLE_LOC;
	int PF0_TPHR_CAP_ST_TABLE_SIZE;
	int PF0_TPHR_CAP_VER;
	int PF0_VC_CAP_NEXTPTR;
	int PF0_VC_CAP_VER;
	int PF1_AER_CAP_ECRC_CHECK_CAPABLE;
	int PF1_AER_CAP_ECRC_GEN_CAPABLE;
	int PF1_AER_CAP_NEXTPTR;
	int PF1_ARI_CAP_NEXTPTR;
	int PF1_ARI_CAP_NEXT_FUNC;
	int PF1_BAR0_APERTURE_SIZE;
	int PF1_BAR0_CONTROL;
	int PF1_BAR1_APERTURE_SIZE;
	int PF1_BAR1_CONTROL;
	int PF1_BAR2_APERTURE_SIZE;
	int PF1_BAR2_CONTROL;
	int PF1_BAR3_APERTURE_SIZE;
	int PF1_BAR3_CONTROL;
	int PF1_BAR4_APERTURE_SIZE;
	int PF1_BAR4_CONTROL;
	int PF1_BAR5_APERTURE_SIZE;
	int PF1_BAR5_CONTROL;
	int PF1_BIST_REGISTER;
	int PF1_CAPABILITY_POINTER;
	int PF1_CLASS_CODE;
	int PF1_DEVICE_ID;
	int PF1_DEV_CAP_MAX_PAYLOAD_SIZE;
	int PF1_DPA_CAP_NEXTPTR;
	int PF1_DPA_CAP_SUB_STATE_CONTROL;
	int PF1_DPA_CAP_SUB_STATE_CONTROL_EN;
	int PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION0;
	int PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION1;
	int PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION2;
	int PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION3;
	int PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION4;
	int PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION5;
	int PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION6;
	int PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION7;
	int PF1_DPA_CAP_VER;
	int PF1_DSN_CAP_NEXTPTR;
	int PF1_EXPANSION_ROM_APERTURE_SIZE;
	int PF1_EXPANSION_ROM_ENABLE;
	int PF1_INTERRUPT_LINE;
	int PF1_INTERRUPT_PIN;
	int PF1_MSIX_CAP_NEXTPTR;
	int PF1_MSIX_CAP_PBA_BIR;
	int PF1_MSIX_CAP_PBA_OFFSET;
	int PF1_MSIX_CAP_TABLE_BIR;
	int PF1_MSIX_CAP_TABLE_OFFSET;
	int PF1_MSIX_CAP_TABLE_SIZE;
	int PF1_MSI_CAP_MULTIMSGCAP;
	int PF1_MSI_CAP_NEXTPTR;
	int PF1_PB_CAP_NEXTPTR;
	int PF1_PB_CAP_SYSTEM_ALLOCATED;
	int PF1_PB_CAP_VER;
	int PF1_PM_CAP_ID;
	int PF1_PM_CAP_NEXTPTR;
	int PF1_PM_CAP_VER_ID;
	int PF1_RBAR_CAP_ENABLE;
	int PF1_RBAR_CAP_INDEX0;
	int PF1_RBAR_CAP_INDEX1;
	int PF1_RBAR_CAP_INDEX2;
	int PF1_RBAR_CAP_NEXTPTR;
	int PF1_RBAR_CAP_SIZE0;
	int PF1_RBAR_CAP_SIZE1;
	int PF1_RBAR_CAP_SIZE2;
	int PF1_RBAR_CAP_VER;
	int PF1_RBAR_NUM;
	int PF1_REVISION_ID;
	int PF1_SRIOV_BAR0_APERTURE_SIZE;
	int PF1_SRIOV_BAR0_CONTROL;
	int PF1_SRIOV_BAR1_APERTURE_SIZE;
	int PF1_SRIOV_BAR1_CONTROL;
	int PF1_SRIOV_BAR2_APERTURE_SIZE;
	int PF1_SRIOV_BAR2_CONTROL;
	int PF1_SRIOV_BAR3_APERTURE_SIZE;
	int PF1_SRIOV_BAR3_CONTROL;
	int PF1_SRIOV_BAR4_APERTURE_SIZE;
	int PF1_SRIOV_BAR4_CONTROL;
	int PF1_SRIOV_BAR5_APERTURE_SIZE;
	int PF1_SRIOV_BAR5_CONTROL;
	int PF1_SRIOV_CAP_INITIAL_VF;
	int PF1_SRIOV_CAP_NEXTPTR;
	int PF1_SRIOV_CAP_TOTAL_VF;
	int PF1_SRIOV_CAP_VER;
	int PF1_SRIOV_FIRST_VF_OFFSET;
	int PF1_SRIOV_FUNC_DEP_LINK;
	int PF1_SRIOV_SUPPORTED_PAGE_SIZE;
	int PF1_SRIOV_VF_DEVICE_ID;
	int PF1_SUBSYSTEM_ID;
	int PF1_TPHR_CAP_DEV_SPECIFIC_MODE;
	int PF1_TPHR_CAP_ENABLE;
	int PF1_TPHR_CAP_INT_VEC_MODE;
	int PF1_TPHR_CAP_NEXTPTR;
	int PF1_TPHR_CAP_ST_MODE_SEL;
	int PF1_TPHR_CAP_ST_TABLE_LOC;
	int PF1_TPHR_CAP_ST_TABLE_SIZE;
	int PF1_TPHR_CAP_VER;
	int PL_DISABLE_EI_INFER_IN_L0;
	int PL_DISABLE_GEN3_DC_BALANCE;
	int PL_DISABLE_SCRAMBLING;
	int PL_DISABLE_UPCONFIG_CAPABLE;
	int PL_EQ_ADAPT_DISABLE_COEFF_CHECK;
	int PL_EQ_ADAPT_DISABLE_PRESET_CHECK;
	int PL_EQ_ADAPT_ITER_COUNT;
	int PL_EQ_ADAPT_REJECT_RETRY_COUNT;
	int PL_EQ_BYPASS_PHASE23;
	int PL_EQ_SHORT_ADAPT_PHASE;
	int PL_LANE0_EQ_CONTROL;
	int PL_LANE1_EQ_CONTROL;
	int PL_LANE2_EQ_CONTROL;
	int PL_LANE3_EQ_CONTROL;
	int PL_LANE4_EQ_CONTROL;
	int PL_LANE5_EQ_CONTROL;
	int PL_LANE6_EQ_CONTROL;
	int PL_LANE7_EQ_CONTROL;
	int PL_LINK_CAP_MAX_LINK_SPEED;
	int PL_LINK_CAP_MAX_LINK_WIDTH;
	int PL_N_FTS_COMCLK_GEN1;
	int PL_N_FTS_COMCLK_GEN2;
	int PL_N_FTS_COMCLK_GEN3;
	int PL_N_FTS_GEN1;
	int PL_N_FTS_GEN2;
	int PL_N_FTS_GEN3;
	int PL_SIM_FAST_LINK_TRAINING;
	int PL_UPSTREAM_FACING;
	int PM_ASPML0S_TIMEOUT;
	int PM_ASPML1_ENTRY_DELAY;
	int PM_ENABLE_SLOT_POWER_CAPTURE;
	int PM_L1_REENTRY_DELAY;
	int PM_PME_SERVICE_TIMEOUT_DELAY;
	int PM_PME_TURNOFF_ACK_DELAY;
	int SIM_VERSION;
	int SPARE_BIT0;
	int SPARE_BIT1;
	int SPARE_BIT2;
	int SPARE_BIT3;
	int SPARE_BIT4;
	int SPARE_BIT5;
	int SPARE_BIT6;
	int SPARE_BIT7;
	int SPARE_BIT8;
	int SPARE_BYTE0;
	int SPARE_BYTE1;
	int SPARE_BYTE2;
	int SPARE_BYTE3;
	int SPARE_WORD0;
	int SPARE_WORD1;
	int SPARE_WORD2;
	int SPARE_WORD3;
	int SRIOV_CAP_ENABLE;
	int TL_COMPL_TIMEOUT_REG0;
	int TL_COMPL_TIMEOUT_REG1;
	int TL_CREDITS_CD;
	int TL_CREDITS_CH;
	int TL_CREDITS_NPD;
	int TL_CREDITS_NPH;
	int TL_CREDITS_PD;
	int TL_CREDITS_PH;
	int TL_ENABLE_MESSAGE_RID_CHECK_ENABLE;
	int TL_EXTENDED_CFG_EXTEND_INTERFACE_ENABLE;
	int TL_LEGACY_CFG_EXTEND_INTERFACE_ENABLE;
	int TL_LEGACY_MODE_ENABLE;
	int TL_PF_ENABLE_REG;
	int TL_TAG_MGMT_ENABLE;
	int VF0_ARI_CAP_NEXTPTR;
	int VF0_CAPABILITY_POINTER;
	int VF0_MSIX_CAP_PBA_BIR;
	int VF0_MSIX_CAP_PBA_OFFSET;
	int VF0_MSIX_CAP_TABLE_BIR;
	int VF0_MSIX_CAP_TABLE_OFFSET;
	int VF0_MSIX_CAP_TABLE_SIZE;
	int VF0_MSI_CAP_MULTIMSGCAP;
	int VF0_PM_CAP_ID;
	int VF0_PM_CAP_NEXTPTR;
	int VF0_PM_CAP_VER_ID;
	int VF0_TPHR_CAP_DEV_SPECIFIC_MODE;
	int VF0_TPHR_CAP_ENABLE;
	int VF0_TPHR_CAP_INT_VEC_MODE;
	int VF0_TPHR_CAP_NEXTPTR;
	int VF0_TPHR_CAP_ST_MODE_SEL;
	int VF0_TPHR_CAP_ST_TABLE_LOC;
	int VF0_TPHR_CAP_ST_TABLE_SIZE;
	int VF0_TPHR_CAP_VER;
	int VF1_ARI_CAP_NEXTPTR;
	int VF1_MSIX_CAP_PBA_BIR;
	int VF1_MSIX_CAP_PBA_OFFSET;
	int VF1_MSIX_CAP_TABLE_BIR;
	int VF1_MSIX_CAP_TABLE_OFFSET;
	int VF1_MSIX_CAP_TABLE_SIZE;
	int VF1_MSI_CAP_MULTIMSGCAP;
	int VF1_PM_CAP_ID;
	int VF1_PM_CAP_NEXTPTR;
	int VF1_PM_CAP_VER_ID;
	int VF1_TPHR_CAP_DEV_SPECIFIC_MODE;
	int VF1_TPHR_CAP_ENABLE;
	int VF1_TPHR_CAP_INT_VEC_MODE;
	int VF1_TPHR_CAP_NEXTPTR;
	int VF1_TPHR_CAP_ST_MODE_SEL;
	int VF1_TPHR_CAP_ST_TABLE_LOC;
	int VF1_TPHR_CAP_ST_TABLE_SIZE;
	int VF1_TPHR_CAP_VER;
	int VF2_ARI_CAP_NEXTPTR;
	int VF2_MSIX_CAP_PBA_BIR;
	int VF2_MSIX_CAP_PBA_OFFSET;
	int VF2_MSIX_CAP_TABLE_BIR;
	int VF2_MSIX_CAP_TABLE_OFFSET;
	int VF2_MSIX_CAP_TABLE_SIZE;
	int VF2_MSI_CAP_MULTIMSGCAP;
	int VF2_PM_CAP_ID;
	int VF2_PM_CAP_NEXTPTR;
	int VF2_PM_CAP_VER_ID;
	int VF2_TPHR_CAP_DEV_SPECIFIC_MODE;
	int VF2_TPHR_CAP_ENABLE;
	int VF2_TPHR_CAP_INT_VEC_MODE;
	int VF2_TPHR_CAP_NEXTPTR;
	int VF2_TPHR_CAP_ST_MODE_SEL;
	int VF2_TPHR_CAP_ST_TABLE_LOC;
	int VF2_TPHR_CAP_ST_TABLE_SIZE;
	int VF2_TPHR_CAP_VER;
	int VF3_ARI_CAP_NEXTPTR;
	int VF3_MSIX_CAP_PBA_BIR;
	int VF3_MSIX_CAP_PBA_OFFSET;
	int VF3_MSIX_CAP_TABLE_BIR;
	int VF3_MSIX_CAP_TABLE_OFFSET;
	int VF3_MSIX_CAP_TABLE_SIZE;
	int VF3_MSI_CAP_MULTIMSGCAP;
	int VF3_PM_CAP_ID;
	int VF3_PM_CAP_NEXTPTR;
	int VF3_PM_CAP_VER_ID;
	int VF3_TPHR_CAP_DEV_SPECIFIC_MODE;
	int VF3_TPHR_CAP_ENABLE;
	int VF3_TPHR_CAP_INT_VEC_MODE;
	int VF3_TPHR_CAP_NEXTPTR;
	int VF3_TPHR_CAP_ST_MODE_SEL;
	int VF3_TPHR_CAP_ST_TABLE_LOC;
	int VF3_TPHR_CAP_ST_TABLE_SIZE;
	int VF3_TPHR_CAP_VER;
	int VF4_ARI_CAP_NEXTPTR;
	int VF4_MSIX_CAP_PBA_BIR;
	int VF4_MSIX_CAP_PBA_OFFSET;
	int VF4_MSIX_CAP_TABLE_BIR;
	int VF4_MSIX_CAP_TABLE_OFFSET;
	int VF4_MSIX_CAP_TABLE_SIZE;
	int VF4_MSI_CAP_MULTIMSGCAP;
	int VF4_PM_CAP_ID;
	int VF4_PM_CAP_NEXTPTR;
	int VF4_PM_CAP_VER_ID;
	int VF4_TPHR_CAP_DEV_SPECIFIC_MODE;
	int VF4_TPHR_CAP_ENABLE;
	int VF4_TPHR_CAP_INT_VEC_MODE;
	int VF4_TPHR_CAP_NEXTPTR;
	int VF4_TPHR_CAP_ST_MODE_SEL;
	int VF4_TPHR_CAP_ST_TABLE_LOC;
	int VF4_TPHR_CAP_ST_TABLE_SIZE;
	int VF4_TPHR_CAP_VER;
	int VF5_ARI_CAP_NEXTPTR;
	int VF5_MSIX_CAP_PBA_BIR;
	int VF5_MSIX_CAP_PBA_OFFSET;
	int VF5_MSIX_CAP_TABLE_BIR;
	int VF5_MSIX_CAP_TABLE_OFFSET;
	int VF5_MSIX_CAP_TABLE_SIZE;
	int VF5_MSI_CAP_MULTIMSGCAP;
	int VF5_PM_CAP_ID;
	int VF5_PM_CAP_NEXTPTR;
	int VF5_PM_CAP_VER_ID;
	int VF5_TPHR_CAP_DEV_SPECIFIC_MODE;
	int VF5_TPHR_CAP_ENABLE;
	int VF5_TPHR_CAP_INT_VEC_MODE;
	int VF5_TPHR_CAP_NEXTPTR;
	int VF5_TPHR_CAP_ST_MODE_SEL;
	int VF5_TPHR_CAP_ST_TABLE_LOC;
	int VF5_TPHR_CAP_ST_TABLE_SIZE;
	int VF5_TPHR_CAP_VER;
	//Verilog Ports in definition order:
	NetFlow* CFGCURRENTSPEED; // OUTPUT
	NetFlow* CFGDPASUBSTATECHANGE; // OUTPUT
	NetFlow* CFGERRCOROUT; // OUTPUT
	NetFlow* CFGERRFATALOUT; // OUTPUT
	NetFlow* CFGERRNONFATALOUT; // OUTPUT
	NetFlow* CFGEXTFUNCTIONNUMBER; // OUTPUT
	NetFlow* CFGEXTREADRECEIVED; // OUTPUT
	NetFlow* CFGEXTREGISTERNUMBER; // OUTPUT
	NetFlow* CFGEXTWRITEBYTEENABLE; // OUTPUT
	NetFlow* CFGEXTWRITEDATA; // OUTPUT
	NetFlow* CFGEXTWRITERECEIVED; // OUTPUT
	NetFlow* CFGFCCPLD; // OUTPUT
	NetFlow* CFGFCCPLH; // OUTPUT
	NetFlow* CFGFCNPD; // OUTPUT
	NetFlow* CFGFCNPH; // OUTPUT
	NetFlow* CFGFCPD; // OUTPUT
	NetFlow* CFGFCPH; // OUTPUT
	NetFlow* CFGFLRINPROCESS; // OUTPUT
	NetFlow* CFGFUNCTIONPOWERSTATE; // OUTPUT
	NetFlow* CFGFUNCTIONSTATUS; // OUTPUT
	NetFlow* CFGHOTRESETOUT; // OUTPUT
	NetFlow* CFGINPUTUPDATEDONE; // OUTPUT
	NetFlow* CFGINTERRUPTAOUTPUT; // OUTPUT
	NetFlow* CFGINTERRUPTBOUTPUT; // OUTPUT
	NetFlow* CFGINTERRUPTCOUTPUT; // OUTPUT
	NetFlow* CFGINTERRUPTDOUTPUT; // OUTPUT
	NetFlow* CFGINTERRUPTMSIDATA; // OUTPUT
	NetFlow* CFGINTERRUPTMSIENABLE; // OUTPUT
	NetFlow* CFGINTERRUPTMSIFAIL; // OUTPUT
	NetFlow* CFGINTERRUPTMSIMASKUPDATE; // OUTPUT
	NetFlow* CFGINTERRUPTMSIMMENABLE; // OUTPUT
	NetFlow* CFGINTERRUPTMSISENT; // OUTPUT
	NetFlow* CFGINTERRUPTMSIVFENABLE; // OUTPUT
	NetFlow* CFGINTERRUPTMSIXENABLE; // OUTPUT
	NetFlow* CFGINTERRUPTMSIXFAIL; // OUTPUT
	NetFlow* CFGINTERRUPTMSIXMASK; // OUTPUT
	NetFlow* CFGINTERRUPTMSIXSENT; // OUTPUT
	NetFlow* CFGINTERRUPTMSIXVFENABLE; // OUTPUT
	NetFlow* CFGINTERRUPTMSIXVFMASK; // OUTPUT
	NetFlow* CFGINTERRUPTSENT; // OUTPUT
	NetFlow* CFGLINKPOWERSTATE; // OUTPUT
	NetFlow* CFGLOCALERROR; // OUTPUT
	NetFlow* CFGLTRENABLE; // OUTPUT
	NetFlow* CFGLTSSMSTATE; // OUTPUT
	NetFlow* CFGMAXPAYLOAD; // OUTPUT
	NetFlow* CFGMAXREADREQ; // OUTPUT
	NetFlow* CFGMCUPDATEDONE; // OUTPUT
	NetFlow* CFGMGMTREADDATA; // OUTPUT
	NetFlow* CFGMGMTREADWRITEDONE; // OUTPUT
	NetFlow* CFGMSGRECEIVED; // OUTPUT
	NetFlow* CFGMSGRECEIVEDDATA; // OUTPUT
	NetFlow* CFGMSGRECEIVEDTYPE; // OUTPUT
	NetFlow* CFGMSGTRANSMITDONE; // OUTPUT
	NetFlow* CFGNEGOTIATEDWIDTH; // OUTPUT
	NetFlow* CFGOBFFENABLE; // OUTPUT
	NetFlow* CFGPERFUNCSTATUSDATA; // OUTPUT
	NetFlow* CFGPERFUNCTIONUPDATEDONE; // OUTPUT
	NetFlow* CFGPHYLINKDOWN; // OUTPUT
	NetFlow* CFGPHYLINKSTATUS; // OUTPUT
	NetFlow* CFGPLSTATUSCHANGE; // OUTPUT
	NetFlow* CFGPOWERSTATECHANGEINTERRUPT; // OUTPUT
	NetFlow* CFGRCBSTATUS; // OUTPUT
	NetFlow* CFGTPHFUNCTIONNUM; // OUTPUT
	NetFlow* CFGTPHREQUESTERENABLE; // OUTPUT
	NetFlow* CFGTPHSTMODE; // OUTPUT
	NetFlow* CFGTPHSTTADDRESS; // OUTPUT
	NetFlow* CFGTPHSTTREADENABLE; // OUTPUT
	NetFlow* CFGTPHSTTWRITEBYTEVALID; // OUTPUT
	NetFlow* CFGTPHSTTWRITEDATA; // OUTPUT
	NetFlow* CFGTPHSTTWRITEENABLE; // OUTPUT
	NetFlow* CFGVFFLRINPROCESS; // OUTPUT
	NetFlow* CFGVFPOWERSTATE; // OUTPUT
	NetFlow* CFGVFSTATUS; // OUTPUT
	NetFlow* CFGVFTPHREQUESTERENABLE; // OUTPUT
	NetFlow* CFGVFTPHSTMODE; // OUTPUT
	NetFlow* DBGDATAOUT; // OUTPUT
	NetFlow* DRPDO; // OUTPUT
	NetFlow* DRPRDY; // OUTPUT
	NetFlow* MAXISCQTDATA; // OUTPUT
	NetFlow* MAXISCQTKEEP; // OUTPUT
	NetFlow* MAXISCQTLAST; // OUTPUT
	NetFlow* MAXISCQTUSER; // OUTPUT
	NetFlow* MAXISCQTVALID; // OUTPUT
	NetFlow* MAXISRCTDATA; // OUTPUT
	NetFlow* MAXISRCTKEEP; // OUTPUT
	NetFlow* MAXISRCTLAST; // OUTPUT
	NetFlow* MAXISRCTUSER; // OUTPUT
	NetFlow* MAXISRCTVALID; // OUTPUT
	NetFlow* MICOMPLETIONRAMREADADDRESSAL; // OUTPUT
	NetFlow* MICOMPLETIONRAMREADADDRESSAU; // OUTPUT
	NetFlow* MICOMPLETIONRAMREADADDRESSBL; // OUTPUT
	NetFlow* MICOMPLETIONRAMREADADDRESSBU; // OUTPUT
	NetFlow* MICOMPLETIONRAMREADENABLEL; // OUTPUT
	NetFlow* MICOMPLETIONRAMREADENABLEU; // OUTPUT
	NetFlow* MICOMPLETIONRAMWRITEADDRESSAL; // OUTPUT
	NetFlow* MICOMPLETIONRAMWRITEADDRESSAU; // OUTPUT
	NetFlow* MICOMPLETIONRAMWRITEADDRESSBL; // OUTPUT
	NetFlow* MICOMPLETIONRAMWRITEADDRESSBU; // OUTPUT
	NetFlow* MICOMPLETIONRAMWRITEDATAL; // OUTPUT
	NetFlow* MICOMPLETIONRAMWRITEDATAU; // OUTPUT
	NetFlow* MICOMPLETIONRAMWRITEENABLEL; // OUTPUT
	NetFlow* MICOMPLETIONRAMWRITEENABLEU; // OUTPUT
	NetFlow* MIREPLAYRAMADDRESS; // OUTPUT
	NetFlow* MIREPLAYRAMREADENABLE; // OUTPUT
	NetFlow* MIREPLAYRAMWRITEDATA; // OUTPUT
	NetFlow* MIREPLAYRAMWRITEENABLE; // OUTPUT
	NetFlow* MIREQUESTRAMREADADDRESSA; // OUTPUT
	NetFlow* MIREQUESTRAMREADADDRESSB; // OUTPUT
	NetFlow* MIREQUESTRAMREADENABLE; // OUTPUT
	NetFlow* MIREQUESTRAMWRITEADDRESSA; // OUTPUT
	NetFlow* MIREQUESTRAMWRITEADDRESSB; // OUTPUT
	NetFlow* MIREQUESTRAMWRITEDATA; // OUTPUT
	NetFlow* MIREQUESTRAMWRITEENABLE; // OUTPUT
	NetFlow* PCIECQNPREQCOUNT; // OUTPUT
	NetFlow* PCIERQSEQNUM; // OUTPUT
	NetFlow* PCIERQSEQNUMVLD; // OUTPUT
	NetFlow* PCIERQTAG; // OUTPUT
	NetFlow* PCIERQTAGAV; // OUTPUT
	NetFlow* PCIERQTAGVLD; // OUTPUT
	NetFlow* PCIETFCNPDAV; // OUTPUT
	NetFlow* PCIETFCNPHAV; // OUTPUT
	NetFlow* PIPERX0EQCONTROL; // OUTPUT
	NetFlow* PIPERX0EQLPLFFS; // OUTPUT
	NetFlow* PIPERX0EQLPTXPRESET; // OUTPUT
	NetFlow* PIPERX0EQPRESET; // OUTPUT
	NetFlow* PIPERX0POLARITY; // OUTPUT
	NetFlow* PIPERX1EQCONTROL; // OUTPUT
	NetFlow* PIPERX1EQLPLFFS; // OUTPUT
	NetFlow* PIPERX1EQLPTXPRESET; // OUTPUT
	NetFlow* PIPERX1EQPRESET; // OUTPUT
	NetFlow* PIPERX1POLARITY; // OUTPUT
	NetFlow* PIPERX2EQCONTROL; // OUTPUT
	NetFlow* PIPERX2EQLPLFFS; // OUTPUT
	NetFlow* PIPERX2EQLPTXPRESET; // OUTPUT
	NetFlow* PIPERX2EQPRESET; // OUTPUT
	NetFlow* PIPERX2POLARITY; // OUTPUT
	NetFlow* PIPERX3EQCONTROL; // OUTPUT
	NetFlow* PIPERX3EQLPLFFS; // OUTPUT
	NetFlow* PIPERX3EQLPTXPRESET; // OUTPUT
	NetFlow* PIPERX3EQPRESET; // OUTPUT
	NetFlow* PIPERX3POLARITY; // OUTPUT
	NetFlow* PIPERX4EQCONTROL; // OUTPUT
	NetFlow* PIPERX4EQLPLFFS; // OUTPUT
	NetFlow* PIPERX4EQLPTXPRESET; // OUTPUT
	NetFlow* PIPERX4EQPRESET; // OUTPUT
	NetFlow* PIPERX4POLARITY; // OUTPUT
	NetFlow* PIPERX5EQCONTROL; // OUTPUT
	NetFlow* PIPERX5EQLPLFFS; // OUTPUT
	NetFlow* PIPERX5EQLPTXPRESET; // OUTPUT
	NetFlow* PIPERX5EQPRESET; // OUTPUT
	NetFlow* PIPERX5POLARITY; // OUTPUT
	NetFlow* PIPERX6EQCONTROL; // OUTPUT
	NetFlow* PIPERX6EQLPLFFS; // OUTPUT
	NetFlow* PIPERX6EQLPTXPRESET; // OUTPUT
	NetFlow* PIPERX6EQPRESET; // OUTPUT
	NetFlow* PIPERX6POLARITY; // OUTPUT
	NetFlow* PIPERX7EQCONTROL; // OUTPUT
	NetFlow* PIPERX7EQLPLFFS; // OUTPUT
	NetFlow* PIPERX7EQLPTXPRESET; // OUTPUT
	NetFlow* PIPERX7EQPRESET; // OUTPUT
	NetFlow* PIPERX7POLARITY; // OUTPUT
	NetFlow* PIPETX0CHARISK; // OUTPUT
	NetFlow* PIPETX0COMPLIANCE; // OUTPUT
	NetFlow* PIPETX0DATA; // OUTPUT
	NetFlow* PIPETX0DATAVALID; // OUTPUT
	NetFlow* PIPETX0ELECIDLE; // OUTPUT
	NetFlow* PIPETX0EQCONTROL; // OUTPUT
	NetFlow* PIPETX0EQDEEMPH; // OUTPUT
	NetFlow* PIPETX0EQPRESET; // OUTPUT
	NetFlow* PIPETX0POWERDOWN; // OUTPUT
	NetFlow* PIPETX0STARTBLOCK; // OUTPUT
	NetFlow* PIPETX0SYNCHEADER; // OUTPUT
	NetFlow* PIPETX1CHARISK; // OUTPUT
	NetFlow* PIPETX1COMPLIANCE; // OUTPUT
	NetFlow* PIPETX1DATA; // OUTPUT
	NetFlow* PIPETX1DATAVALID; // OUTPUT
	NetFlow* PIPETX1ELECIDLE; // OUTPUT
	NetFlow* PIPETX1EQCONTROL; // OUTPUT
	NetFlow* PIPETX1EQDEEMPH; // OUTPUT
	NetFlow* PIPETX1EQPRESET; // OUTPUT
	NetFlow* PIPETX1POWERDOWN; // OUTPUT
	NetFlow* PIPETX1STARTBLOCK; // OUTPUT
	NetFlow* PIPETX1SYNCHEADER; // OUTPUT
	NetFlow* PIPETX2CHARISK; // OUTPUT
	NetFlow* PIPETX2COMPLIANCE; // OUTPUT
	NetFlow* PIPETX2DATA; // OUTPUT
	NetFlow* PIPETX2DATAVALID; // OUTPUT
	NetFlow* PIPETX2ELECIDLE; // OUTPUT
	NetFlow* PIPETX2EQCONTROL; // OUTPUT
	NetFlow* PIPETX2EQDEEMPH; // OUTPUT
	NetFlow* PIPETX2EQPRESET; // OUTPUT
	NetFlow* PIPETX2POWERDOWN; // OUTPUT
	NetFlow* PIPETX2STARTBLOCK; // OUTPUT
	NetFlow* PIPETX2SYNCHEADER; // OUTPUT
	NetFlow* PIPETX3CHARISK; // OUTPUT
	NetFlow* PIPETX3COMPLIANCE; // OUTPUT
	NetFlow* PIPETX3DATA; // OUTPUT
	NetFlow* PIPETX3DATAVALID; // OUTPUT
	NetFlow* PIPETX3ELECIDLE; // OUTPUT
	NetFlow* PIPETX3EQCONTROL; // OUTPUT
	NetFlow* PIPETX3EQDEEMPH; // OUTPUT
	NetFlow* PIPETX3EQPRESET; // OUTPUT
	NetFlow* PIPETX3POWERDOWN; // OUTPUT
	NetFlow* PIPETX3STARTBLOCK; // OUTPUT
	NetFlow* PIPETX3SYNCHEADER; // OUTPUT
	NetFlow* PIPETX4CHARISK; // OUTPUT
	NetFlow* PIPETX4COMPLIANCE; // OUTPUT
	NetFlow* PIPETX4DATA; // OUTPUT
	NetFlow* PIPETX4DATAVALID; // OUTPUT
	NetFlow* PIPETX4ELECIDLE; // OUTPUT
	NetFlow* PIPETX4EQCONTROL; // OUTPUT
	NetFlow* PIPETX4EQDEEMPH; // OUTPUT
	NetFlow* PIPETX4EQPRESET; // OUTPUT
	NetFlow* PIPETX4POWERDOWN; // OUTPUT
	NetFlow* PIPETX4STARTBLOCK; // OUTPUT
	NetFlow* PIPETX4SYNCHEADER; // OUTPUT
	NetFlow* PIPETX5CHARISK; // OUTPUT
	NetFlow* PIPETX5COMPLIANCE; // OUTPUT
	NetFlow* PIPETX5DATA; // OUTPUT
	NetFlow* PIPETX5DATAVALID; // OUTPUT
	NetFlow* PIPETX5ELECIDLE; // OUTPUT
	NetFlow* PIPETX5EQCONTROL; // OUTPUT
	NetFlow* PIPETX5EQDEEMPH; // OUTPUT
	NetFlow* PIPETX5EQPRESET; // OUTPUT
	NetFlow* PIPETX5POWERDOWN; // OUTPUT
	NetFlow* PIPETX5STARTBLOCK; // OUTPUT
	NetFlow* PIPETX5SYNCHEADER; // OUTPUT
	NetFlow* PIPETX6CHARISK; // OUTPUT
	NetFlow* PIPETX6COMPLIANCE; // OUTPUT
	NetFlow* PIPETX6DATA; // OUTPUT
	NetFlow* PIPETX6DATAVALID; // OUTPUT
	NetFlow* PIPETX6ELECIDLE; // OUTPUT
	NetFlow* PIPETX6EQCONTROL; // OUTPUT
	NetFlow* PIPETX6EQDEEMPH; // OUTPUT
	NetFlow* PIPETX6EQPRESET; // OUTPUT
	NetFlow* PIPETX6POWERDOWN; // OUTPUT
	NetFlow* PIPETX6STARTBLOCK; // OUTPUT
	NetFlow* PIPETX6SYNCHEADER; // OUTPUT
	NetFlow* PIPETX7CHARISK; // OUTPUT
	NetFlow* PIPETX7COMPLIANCE; // OUTPUT
	NetFlow* PIPETX7DATA; // OUTPUT
	NetFlow* PIPETX7DATAVALID; // OUTPUT
	NetFlow* PIPETX7ELECIDLE; // OUTPUT
	NetFlow* PIPETX7EQCONTROL; // OUTPUT
	NetFlow* PIPETX7EQDEEMPH; // OUTPUT
	NetFlow* PIPETX7EQPRESET; // OUTPUT
	NetFlow* PIPETX7POWERDOWN; // OUTPUT
	NetFlow* PIPETX7STARTBLOCK; // OUTPUT
	NetFlow* PIPETX7SYNCHEADER; // OUTPUT
	NetFlow* PIPETXDEEMPH; // OUTPUT
	NetFlow* PIPETXMARGIN; // OUTPUT
	NetFlow* PIPETXRATE; // OUTPUT
	NetFlow* PIPETXRCVRDET; // OUTPUT
	NetFlow* PIPETXRESET; // OUTPUT
	NetFlow* PIPETXSWING; // OUTPUT
	NetFlow* PLEQINPROGRESS; // OUTPUT
	NetFlow* PLEQPHASE; // OUTPUT
	NetFlow* PLGEN3PCSRXSLIDE; // OUTPUT
	NetFlow* SAXISCCTREADY; // OUTPUT
	NetFlow* SAXISRQTREADY; // OUTPUT
	NetFlow* CFGCONFIGSPACEENABLE; // INPUT
	NetFlow* CFGDEVID; // INPUT
	NetFlow* CFGDSBUSNUMBER; // INPUT
	NetFlow* CFGDSDEVICENUMBER; // INPUT
	NetFlow* CFGDSFUNCTIONNUMBER; // INPUT
	NetFlow* CFGDSN; // INPUT
	NetFlow* CFGDSPORTNUMBER; // INPUT
	NetFlow* CFGERRCORIN; // INPUT
	NetFlow* CFGERRUNCORIN; // INPUT
	NetFlow* CFGEXTREADDATA; // INPUT
	NetFlow* CFGEXTREADDATAVALID; // INPUT
	NetFlow* CFGFCSEL; // INPUT
	NetFlow* CFGFLRDONE; // INPUT
	NetFlow* CFGHOTRESETIN; // INPUT
	NetFlow* CFGINPUTUPDATEREQUEST; // INPUT
	NetFlow* CFGINTERRUPTINT; // INPUT
	NetFlow* CFGINTERRUPTMSIATTR; // INPUT
	NetFlow* CFGINTERRUPTMSIFUNCTIONNUMBER; // INPUT
	NetFlow* CFGINTERRUPTMSIINT; // INPUT
	NetFlow* CFGINTERRUPTMSIPENDINGSTATUS; // INPUT
	NetFlow* CFGINTERRUPTMSISELECT; // INPUT
	NetFlow* CFGINTERRUPTMSITPHPRESENT; // INPUT
	NetFlow* CFGINTERRUPTMSITPHSTTAG; // INPUT
	NetFlow* CFGINTERRUPTMSITPHTYPE; // INPUT
	NetFlow* CFGINTERRUPTMSIXADDRESS; // INPUT
	NetFlow* CFGINTERRUPTMSIXDATA; // INPUT
	NetFlow* CFGINTERRUPTMSIXINT; // INPUT
	NetFlow* CFGINTERRUPTPENDING; // INPUT
	NetFlow* CFGLINKTRAININGENABLE; // INPUT
	NetFlow* CFGMCUPDATEREQUEST; // INPUT
	NetFlow* CFGMGMTADDR; // INPUT
	NetFlow* CFGMGMTBYTEENABLE; // INPUT
	NetFlow* CFGMGMTREAD; // INPUT
	NetFlow* CFGMGMTTYPE1CFGREGACCESS; // INPUT
	NetFlow* CFGMGMTWRITE; // INPUT
	NetFlow* CFGMGMTWRITEDATA; // INPUT
	NetFlow* CFGMSGTRANSMIT; // INPUT
	NetFlow* CFGMSGTRANSMITDATA; // INPUT
	NetFlow* CFGMSGTRANSMITTYPE; // INPUT
	NetFlow* CFGPERFUNCSTATUSCONTROL; // INPUT
	NetFlow* CFGPERFUNCTIONNUMBER; // INPUT
	NetFlow* CFGPERFUNCTIONOUTPUTREQUEST; // INPUT
	NetFlow* CFGPOWERSTATECHANGEACK; // INPUT
	NetFlow* CFGREQPMTRANSITIONL23READY; // INPUT
	NetFlow* CFGREVID; // INPUT
	NetFlow* CFGSUBSYSID; // INPUT
	NetFlow* CFGSUBSYSVENDID; // INPUT
	NetFlow* CFGTPHSTTREADDATA; // INPUT
	NetFlow* CFGTPHSTTREADDATAVALID; // INPUT
	NetFlow* CFGVENDID; // INPUT
	NetFlow* CFGVFFLRDONE; // INPUT
	NetFlow* CORECLK; // INPUT
	NetFlow* CORECLKMICOMPLETIONRAML; // INPUT
	NetFlow* CORECLKMICOMPLETIONRAMU; // INPUT
	NetFlow* CORECLKMIREPLAYRAM; // INPUT
	NetFlow* CORECLKMIREQUESTRAM; // INPUT
	NetFlow* DRPADDR; // INPUT
	NetFlow* DRPCLK; // INPUT
	NetFlow* DRPDI; // INPUT
	NetFlow* DRPEN; // INPUT
	NetFlow* DRPWE; // INPUT
	NetFlow* MAXISCQTREADY; // INPUT
	NetFlow* MAXISRCTREADY; // INPUT
	NetFlow* MGMTRESETN; // INPUT
	NetFlow* MGMTSTICKYRESETN; // INPUT
	NetFlow* MICOMPLETIONRAMREADDATA; // INPUT
	NetFlow* MIREPLAYRAMREADDATA; // INPUT
	NetFlow* MIREQUESTRAMREADDATA; // INPUT
	NetFlow* PCIECQNPREQ; // INPUT
	NetFlow* PIPECLK; // INPUT
	NetFlow* PIPEEQFS; // INPUT
	NetFlow* PIPEEQLF; // INPUT
	NetFlow* PIPERESETN; // INPUT
	NetFlow* PIPERX0CHARISK; // INPUT
	NetFlow* PIPERX0DATA; // INPUT
	NetFlow* PIPERX0DATAVALID; // INPUT
	NetFlow* PIPERX0ELECIDLE; // INPUT
	NetFlow* PIPERX0EQDONE; // INPUT
	NetFlow* PIPERX0EQLPADAPTDONE; // INPUT
	NetFlow* PIPERX0EQLPLFFSSEL; // INPUT
	NetFlow* PIPERX0EQLPNEWTXCOEFFORPRESET; // INPUT
	NetFlow* PIPERX0PHYSTATUS; // INPUT
	NetFlow* PIPERX0STARTBLOCK; // INPUT
	NetFlow* PIPERX0STATUS; // INPUT
	NetFlow* PIPERX0SYNCHEADER; // INPUT
	NetFlow* PIPERX0VALID; // INPUT
	NetFlow* PIPERX1CHARISK; // INPUT
	NetFlow* PIPERX1DATA; // INPUT
	NetFlow* PIPERX1DATAVALID; // INPUT
	NetFlow* PIPERX1ELECIDLE; // INPUT
	NetFlow* PIPERX1EQDONE; // INPUT
	NetFlow* PIPERX1EQLPADAPTDONE; // INPUT
	NetFlow* PIPERX1EQLPLFFSSEL; // INPUT
	NetFlow* PIPERX1EQLPNEWTXCOEFFORPRESET; // INPUT
	NetFlow* PIPERX1PHYSTATUS; // INPUT
	NetFlow* PIPERX1STARTBLOCK; // INPUT
	NetFlow* PIPERX1STATUS; // INPUT
	NetFlow* PIPERX1SYNCHEADER; // INPUT
	NetFlow* PIPERX1VALID; // INPUT
	NetFlow* PIPERX2CHARISK; // INPUT
	NetFlow* PIPERX2DATA; // INPUT
	NetFlow* PIPERX2DATAVALID; // INPUT
	NetFlow* PIPERX2ELECIDLE; // INPUT
	NetFlow* PIPERX2EQDONE; // INPUT
	NetFlow* PIPERX2EQLPADAPTDONE; // INPUT
	NetFlow* PIPERX2EQLPLFFSSEL; // INPUT
	NetFlow* PIPERX2EQLPNEWTXCOEFFORPRESET; // INPUT
	NetFlow* PIPERX2PHYSTATUS; // INPUT
	NetFlow* PIPERX2STARTBLOCK; // INPUT
	NetFlow* PIPERX2STATUS; // INPUT
	NetFlow* PIPERX2SYNCHEADER; // INPUT
	NetFlow* PIPERX2VALID; // INPUT
	NetFlow* PIPERX3CHARISK; // INPUT
	NetFlow* PIPERX3DATA; // INPUT
	NetFlow* PIPERX3DATAVALID; // INPUT
	NetFlow* PIPERX3ELECIDLE; // INPUT
	NetFlow* PIPERX3EQDONE; // INPUT
	NetFlow* PIPERX3EQLPADAPTDONE; // INPUT
	NetFlow* PIPERX3EQLPLFFSSEL; // INPUT
	NetFlow* PIPERX3EQLPNEWTXCOEFFORPRESET; // INPUT
	NetFlow* PIPERX3PHYSTATUS; // INPUT
	NetFlow* PIPERX3STARTBLOCK; // INPUT
	NetFlow* PIPERX3STATUS; // INPUT
	NetFlow* PIPERX3SYNCHEADER; // INPUT
	NetFlow* PIPERX3VALID; // INPUT
	NetFlow* PIPERX4CHARISK; // INPUT
	NetFlow* PIPERX4DATA; // INPUT
	NetFlow* PIPERX4DATAVALID; // INPUT
	NetFlow* PIPERX4ELECIDLE; // INPUT
	NetFlow* PIPERX4EQDONE; // INPUT
	NetFlow* PIPERX4EQLPADAPTDONE; // INPUT
	NetFlow* PIPERX4EQLPLFFSSEL; // INPUT
	NetFlow* PIPERX4EQLPNEWTXCOEFFORPRESET; // INPUT
	NetFlow* PIPERX4PHYSTATUS; // INPUT
	NetFlow* PIPERX4STARTBLOCK; // INPUT
	NetFlow* PIPERX4STATUS; // INPUT
	NetFlow* PIPERX4SYNCHEADER; // INPUT
	NetFlow* PIPERX4VALID; // INPUT
	NetFlow* PIPERX5CHARISK; // INPUT
	NetFlow* PIPERX5DATA; // INPUT
	NetFlow* PIPERX5DATAVALID; // INPUT
	NetFlow* PIPERX5ELECIDLE; // INPUT
	NetFlow* PIPERX5EQDONE; // INPUT
	NetFlow* PIPERX5EQLPADAPTDONE; // INPUT
	NetFlow* PIPERX5EQLPLFFSSEL; // INPUT
	NetFlow* PIPERX5EQLPNEWTXCOEFFORPRESET; // INPUT
	NetFlow* PIPERX5PHYSTATUS; // INPUT
	NetFlow* PIPERX5STARTBLOCK; // INPUT
	NetFlow* PIPERX5STATUS; // INPUT
	NetFlow* PIPERX5SYNCHEADER; // INPUT
	NetFlow* PIPERX5VALID; // INPUT
	NetFlow* PIPERX6CHARISK; // INPUT
	NetFlow* PIPERX6DATA; // INPUT
	NetFlow* PIPERX6DATAVALID; // INPUT
	NetFlow* PIPERX6ELECIDLE; // INPUT
	NetFlow* PIPERX6EQDONE; // INPUT
	NetFlow* PIPERX6EQLPADAPTDONE; // INPUT
	NetFlow* PIPERX6EQLPLFFSSEL; // INPUT
	NetFlow* PIPERX6EQLPNEWTXCOEFFORPRESET; // INPUT
	NetFlow* PIPERX6PHYSTATUS; // INPUT
	NetFlow* PIPERX6STARTBLOCK; // INPUT
	NetFlow* PIPERX6STATUS; // INPUT
	NetFlow* PIPERX6SYNCHEADER; // INPUT
	NetFlow* PIPERX6VALID; // INPUT
	NetFlow* PIPERX7CHARISK; // INPUT
	NetFlow* PIPERX7DATA; // INPUT
	NetFlow* PIPERX7DATAVALID; // INPUT
	NetFlow* PIPERX7ELECIDLE; // INPUT
	NetFlow* PIPERX7EQDONE; // INPUT
	NetFlow* PIPERX7EQLPADAPTDONE; // INPUT
	NetFlow* PIPERX7EQLPLFFSSEL; // INPUT
	NetFlow* PIPERX7EQLPNEWTXCOEFFORPRESET; // INPUT
	NetFlow* PIPERX7PHYSTATUS; // INPUT
	NetFlow* PIPERX7STARTBLOCK; // INPUT
	NetFlow* PIPERX7STATUS; // INPUT
	NetFlow* PIPERX7SYNCHEADER; // INPUT
	NetFlow* PIPERX7VALID; // INPUT
	NetFlow* PIPETX0EQCOEFF; // INPUT
	NetFlow* PIPETX0EQDONE; // INPUT
	NetFlow* PIPETX1EQCOEFF; // INPUT
	NetFlow* PIPETX1EQDONE; // INPUT
	NetFlow* PIPETX2EQCOEFF; // INPUT
	NetFlow* PIPETX2EQDONE; // INPUT
	NetFlow* PIPETX3EQCOEFF; // INPUT
	NetFlow* PIPETX3EQDONE; // INPUT
	NetFlow* PIPETX4EQCOEFF; // INPUT
	NetFlow* PIPETX4EQDONE; // INPUT
	NetFlow* PIPETX5EQCOEFF; // INPUT
	NetFlow* PIPETX5EQDONE; // INPUT
	NetFlow* PIPETX6EQCOEFF; // INPUT
	NetFlow* PIPETX6EQDONE; // INPUT
	NetFlow* PIPETX7EQCOEFF; // INPUT
	NetFlow* PIPETX7EQDONE; // INPUT
	NetFlow* PLDISABLESCRAMBLER; // INPUT
	NetFlow* PLEQRESETEIEOSCOUNT; // INPUT
	NetFlow* PLGEN3PCSDISABLE; // INPUT
	NetFlow* PLGEN3PCSRXSYNCDONE; // INPUT
	NetFlow* RECCLK; // INPUT
	NetFlow* RESETN; // INPUT
	NetFlow* SAXISCCTDATA; // INPUT
	NetFlow* SAXISCCTKEEP; // INPUT
	NetFlow* SAXISCCTLAST; // INPUT
	NetFlow* SAXISCCTUSER; // INPUT
	NetFlow* SAXISCCTVALID; // INPUT
	NetFlow* SAXISRQTDATA; // INPUT
	NetFlow* SAXISRQTKEEP; // INPUT
	NetFlow* SAXISRQTLAST; // INPUT
	NetFlow* SAXISRQTUSER; // INPUT
	NetFlow* SAXISRQTVALID; // INPUT
	NetFlow* USERCLK; // INPUT
	
	prim_class_X_PCIE_3_0(
		//Verilog Parameters:
		int LOC, // Default: "UNPLACED"
		int ARI_CAP_ENABLE, // Default: "FALSE"
		int AXISTEN_IF_CC_ALIGNMENT_MODE, // Default: "FALSE"
		int AXISTEN_IF_CC_PARITY_CHK, // Default: "TRUE"
		int AXISTEN_IF_CQ_ALIGNMENT_MODE, // Default: "FALSE"
		int AXISTEN_IF_ENABLE_CLIENT_TAG, // Default: "FALSE"
		int AXISTEN_IF_ENABLE_MSG_ROUTE, // Default: 18'h00000
		int AXISTEN_IF_ENABLE_RX_MSG_INTFC, // Default: "FALSE"
		int AXISTEN_IF_RC_ALIGNMENT_MODE, // Default: "FALSE"
		int AXISTEN_IF_RC_STRADDLE, // Default: "FALSE"
		int AXISTEN_IF_RQ_ALIGNMENT_MODE, // Default: "FALSE"
		int AXISTEN_IF_RQ_PARITY_CHK, // Default: "TRUE"
		int AXISTEN_IF_WIDTH, // Default: 2'h2
		int CRM_CORE_CLK_FREQ_500, // Default: "TRUE"
		int CRM_USER_CLK_FREQ, // Default: 2'h2
		int DNSTREAM_LINK_NUM, // Default: 8'h00
		int GEN3_PCS_AUTO_REALIGN, // Default: 2'h1
		int GEN3_PCS_RX_ELECIDLE_INTERNAL, // Default: "TRUE"
		int LL_ACK_TIMEOUT, // Default: 9'h000
		int LL_ACK_TIMEOUT_EN, // Default: "FALSE"
		int LL_ACK_TIMEOUT_FUNC, // Default: 0
		int LL_CPL_FC_UPDATE_TIMER, // Default: 16'h0000
		int LL_CPL_FC_UPDATE_TIMER_OVERRIDE, // Default: "FALSE"
		int LL_FC_UPDATE_TIMER, // Default: 16'h0000
		int LL_FC_UPDATE_TIMER_OVERRIDE, // Default: "FALSE"
		int LL_NP_FC_UPDATE_TIMER, // Default: 16'h0000
		int LL_NP_FC_UPDATE_TIMER_OVERRIDE, // Default: "FALSE"
		int LL_P_FC_UPDATE_TIMER, // Default: 16'h0000
		int LL_P_FC_UPDATE_TIMER_OVERRIDE, // Default: "FALSE"
		int LL_REPLAY_TIMEOUT, // Default: 9'h000
		int LL_REPLAY_TIMEOUT_EN, // Default: "FALSE"
		int LL_REPLAY_TIMEOUT_FUNC, // Default: 0
		int LTR_TX_MESSAGE_MINIMUM_INTERVAL, // Default: 10'h0FA
		int LTR_TX_MESSAGE_ON_FUNC_POWER_STATE_CHANGE, // Default: "FALSE"
		int LTR_TX_MESSAGE_ON_LTR_ENABLE, // Default: "FALSE"
		int PF0_AER_CAP_ECRC_CHECK_CAPABLE, // Default: "FALSE"
		int PF0_AER_CAP_ECRC_GEN_CAPABLE, // Default: "FALSE"
		int PF0_AER_CAP_NEXTPTR, // Default: 12'h000
		int PF0_ARI_CAP_NEXTPTR, // Default: 12'h000
		int PF0_ARI_CAP_NEXT_FUNC, // Default: 8'h00
		int PF0_ARI_CAP_VER, // Default: 4'h1
		int PF0_BAR0_APERTURE_SIZE, // Default: 5'h03
		int PF0_BAR0_CONTROL, // Default: 3'h4
		int PF0_BAR1_APERTURE_SIZE, // Default: 5'h00
		int PF0_BAR1_CONTROL, // Default: 3'h0
		int PF0_BAR2_APERTURE_SIZE, // Default: 5'h03
		int PF0_BAR2_CONTROL, // Default: 3'h4
		int PF0_BAR3_APERTURE_SIZE, // Default: 5'h03
		int PF0_BAR3_CONTROL, // Default: 3'h0
		int PF0_BAR4_APERTURE_SIZE, // Default: 5'h03
		int PF0_BAR4_CONTROL, // Default: 3'h4
		int PF0_BAR5_APERTURE_SIZE, // Default: 5'h03
		int PF0_BAR5_CONTROL, // Default: 3'h0
		int PF0_BIST_REGISTER, // Default: 8'h00
		int PF0_CAPABILITY_POINTER, // Default: 8'h50
		int PF0_CLASS_CODE, // Default: 24'h000000
		int PF0_DEVICE_ID, // Default: 16'h0000
		int PF0_DEV_CAP2_128B_CAS_ATOMIC_COMPLETER_SUPPORT, // Default: "TRUE"
		int PF0_DEV_CAP2_32B_ATOMIC_COMPLETER_SUPPORT, // Default: "TRUE"
		int PF0_DEV_CAP2_64B_ATOMIC_COMPLETER_SUPPORT, // Default: "TRUE"
		int PF0_DEV_CAP2_CPL_TIMEOUT_DISABLE, // Default: "TRUE"
		int PF0_DEV_CAP2_LTR_SUPPORT, // Default: "TRUE"
		int PF0_DEV_CAP2_OBFF_SUPPORT, // Default: 2'h0
		int PF0_DEV_CAP2_TPH_COMPLETER_SUPPORT, // Default: "FALSE"
		int PF0_DEV_CAP_ENDPOINT_L0S_LATENCY, // Default: 0
		int PF0_DEV_CAP_ENDPOINT_L1_LATENCY, // Default: 0
		int PF0_DEV_CAP_EXT_TAG_SUPPORTED, // Default: "TRUE"
		int PF0_DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE, // Default: "TRUE"
		int PF0_DEV_CAP_MAX_PAYLOAD_SIZE, // Default: 3'h3
		int PF0_DPA_CAP_NEXTPTR, // Default: 12'h000
		int PF0_DPA_CAP_SUB_STATE_CONTROL, // Default: 5'h00
		int PF0_DPA_CAP_SUB_STATE_CONTROL_EN, // Default: "TRUE"
		int PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION0, // Default: 8'h00
		int PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION1, // Default: 8'h00
		int PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION2, // Default: 8'h00
		int PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION3, // Default: 8'h00
		int PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION4, // Default: 8'h00
		int PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION5, // Default: 8'h00
		int PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION6, // Default: 8'h00
		int PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION7, // Default: 8'h00
		int PF0_DPA_CAP_VER, // Default: 4'h1
		int PF0_DSN_CAP_NEXTPTR, // Default: 12'h10C
		int PF0_EXPANSION_ROM_APERTURE_SIZE, // Default: 5'h03
		int PF0_EXPANSION_ROM_ENABLE, // Default: "FALSE"
		int PF0_INTERRUPT_LINE, // Default: 8'h00
		int PF0_INTERRUPT_PIN, // Default: 3'h1
		int PF0_LINK_CAP_ASPM_SUPPORT, // Default: 0
		int PF0_LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN1, // Default: 7
		int PF0_LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN2, // Default: 7
		int PF0_LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN3, // Default: 7
		int PF0_LINK_CAP_L0S_EXIT_LATENCY_GEN1, // Default: 7
		int PF0_LINK_CAP_L0S_EXIT_LATENCY_GEN2, // Default: 7
		int PF0_LINK_CAP_L0S_EXIT_LATENCY_GEN3, // Default: 7
		int PF0_LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN1, // Default: 7
		int PF0_LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN2, // Default: 7
		int PF0_LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN3, // Default: 7
		int PF0_LINK_CAP_L1_EXIT_LATENCY_GEN1, // Default: 7
		int PF0_LINK_CAP_L1_EXIT_LATENCY_GEN2, // Default: 7
		int PF0_LINK_CAP_L1_EXIT_LATENCY_GEN3, // Default: 7
		int PF0_LINK_STATUS_SLOT_CLOCK_CONFIG, // Default: "TRUE"
		int PF0_LTR_CAP_MAX_NOSNOOP_LAT, // Default: 10'h000
		int PF0_LTR_CAP_MAX_SNOOP_LAT, // Default: 10'h000
		int PF0_LTR_CAP_NEXTPTR, // Default: 12'h000
		int PF0_LTR_CAP_VER, // Default: 4'h1
		int PF0_MSIX_CAP_NEXTPTR, // Default: 8'h00
		int PF0_MSIX_CAP_PBA_BIR, // Default: 0
		int PF0_MSIX_CAP_PBA_OFFSET, // Default: 29'h00000050
		int PF0_MSIX_CAP_TABLE_BIR, // Default: 0
		int PF0_MSIX_CAP_TABLE_OFFSET, // Default: 29'h00000040
		int PF0_MSIX_CAP_TABLE_SIZE, // Default: 11'h000
		int PF0_MSI_CAP_MULTIMSGCAP, // Default: 0
		int PF0_MSI_CAP_NEXTPTR, // Default: 8'h00
		int PF0_PB_CAP_NEXTPTR, // Default: 12'h000
		int PF0_PB_CAP_SYSTEM_ALLOCATED, // Default: "FALSE"
		int PF0_PB_CAP_VER, // Default: 4'h1
		int PF0_PM_CAP_ID, // Default: 8'h01
		int PF0_PM_CAP_NEXTPTR, // Default: 8'h00
		int PF0_PM_CAP_PMESUPPORT_D0, // Default: "TRUE"
		int PF0_PM_CAP_PMESUPPORT_D1, // Default: "TRUE"
		int PF0_PM_CAP_PMESUPPORT_D3HOT, // Default: "TRUE"
		int PF0_PM_CAP_SUPP_D1_STATE, // Default: "TRUE"
		int PF0_PM_CAP_VER_ID, // Default: 3'h3
		int PF0_PM_CSR_NOSOFTRESET, // Default: "TRUE"
		int PF0_RBAR_CAP_ENABLE, // Default: "FALSE"
		int PF0_RBAR_CAP_INDEX0, // Default: 3'h0
		int PF0_RBAR_CAP_INDEX1, // Default: 3'h0
		int PF0_RBAR_CAP_INDEX2, // Default: 3'h0
		int PF0_RBAR_CAP_NEXTPTR, // Default: 12'h000
		int PF0_RBAR_CAP_SIZE0, // Default: 20'h00000
		int PF0_RBAR_CAP_SIZE1, // Default: 20'h00000
		int PF0_RBAR_CAP_SIZE2, // Default: 20'h00000
		int PF0_RBAR_CAP_VER, // Default: 4'h1
		int PF0_RBAR_NUM, // Default: 3'h1
		int PF0_REVISION_ID, // Default: 8'h00
		int PF0_SRIOV_BAR0_APERTURE_SIZE, // Default: 5'h03
		int PF0_SRIOV_BAR0_CONTROL, // Default: 3'h4
		int PF0_SRIOV_BAR1_APERTURE_SIZE, // Default: 5'h00
		int PF0_SRIOV_BAR1_CONTROL, // Default: 3'h0
		int PF0_SRIOV_BAR2_APERTURE_SIZE, // Default: 5'h03
		int PF0_SRIOV_BAR2_CONTROL, // Default: 3'h4
		int PF0_SRIOV_BAR3_APERTURE_SIZE, // Default: 5'h03
		int PF0_SRIOV_BAR3_CONTROL, // Default: 3'h0
		int PF0_SRIOV_BAR4_APERTURE_SIZE, // Default: 5'h03
		int PF0_SRIOV_BAR4_CONTROL, // Default: 3'h4
		int PF0_SRIOV_BAR5_APERTURE_SIZE, // Default: 5'h03
		int PF0_SRIOV_BAR5_CONTROL, // Default: 3'h0
		int PF0_SRIOV_CAP_INITIAL_VF, // Default: 16'h0000
		int PF0_SRIOV_CAP_NEXTPTR, // Default: 12'h000
		int PF0_SRIOV_CAP_TOTAL_VF, // Default: 16'h0000
		int PF0_SRIOV_CAP_VER, // Default: 4'h1
		int PF0_SRIOV_FIRST_VF_OFFSET, // Default: 16'h0000
		int PF0_SRIOV_FUNC_DEP_LINK, // Default: 16'h0000
		int PF0_SRIOV_SUPPORTED_PAGE_SIZE, // Default: 32'h00000000
		int PF0_SRIOV_VF_DEVICE_ID, // Default: 16'h0000
		int PF0_SUBSYSTEM_ID, // Default: 16'h0000
		int PF0_TPHR_CAP_DEV_SPECIFIC_MODE, // Default: "TRUE"
		int PF0_TPHR_CAP_ENABLE, // Default: "FALSE"
		int PF0_TPHR_CAP_INT_VEC_MODE, // Default: "TRUE"
		int PF0_TPHR_CAP_NEXTPTR, // Default: 12'h000
		int PF0_TPHR_CAP_ST_MODE_SEL, // Default: 3'h0
		int PF0_TPHR_CAP_ST_TABLE_LOC, // Default: 2'h0
		int PF0_TPHR_CAP_ST_TABLE_SIZE, // Default: 11'h000
		int PF0_TPHR_CAP_VER, // Default: 4'h1
		int PF0_VC_CAP_NEXTPTR, // Default: 12'h000
		int PF0_VC_CAP_VER, // Default: 4'h1
		int PF1_AER_CAP_ECRC_CHECK_CAPABLE, // Default: "FALSE"
		int PF1_AER_CAP_ECRC_GEN_CAPABLE, // Default: "FALSE"
		int PF1_AER_CAP_NEXTPTR, // Default: 12'h000
		int PF1_ARI_CAP_NEXTPTR, // Default: 12'h000
		int PF1_ARI_CAP_NEXT_FUNC, // Default: 8'h00
		int PF1_BAR0_APERTURE_SIZE, // Default: 5'h03
		int PF1_BAR0_CONTROL, // Default: 3'h4
		int PF1_BAR1_APERTURE_SIZE, // Default: 5'h00
		int PF1_BAR1_CONTROL, // Default: 3'h0
		int PF1_BAR2_APERTURE_SIZE, // Default: 5'h03
		int PF1_BAR2_CONTROL, // Default: 3'h4
		int PF1_BAR3_APERTURE_SIZE, // Default: 5'h03
		int PF1_BAR3_CONTROL, // Default: 3'h0
		int PF1_BAR4_APERTURE_SIZE, // Default: 5'h03
		int PF1_BAR4_CONTROL, // Default: 3'h4
		int PF1_BAR5_APERTURE_SIZE, // Default: 5'h03
		int PF1_BAR5_CONTROL, // Default: 3'h0
		int PF1_BIST_REGISTER, // Default: 8'h00
		int PF1_CAPABILITY_POINTER, // Default: 8'h50
		int PF1_CLASS_CODE, // Default: 24'h000000
		int PF1_DEVICE_ID, // Default: 16'h0000
		int PF1_DEV_CAP_MAX_PAYLOAD_SIZE, // Default: 3'h3
		int PF1_DPA_CAP_NEXTPTR, // Default: 12'h000
		int PF1_DPA_CAP_SUB_STATE_CONTROL, // Default: 5'h00
		int PF1_DPA_CAP_SUB_STATE_CONTROL_EN, // Default: "TRUE"
		int PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION0, // Default: 8'h00
		int PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION1, // Default: 8'h00
		int PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION2, // Default: 8'h00
		int PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION3, // Default: 8'h00
		int PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION4, // Default: 8'h00
		int PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION5, // Default: 8'h00
		int PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION6, // Default: 8'h00
		int PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION7, // Default: 8'h00
		int PF1_DPA_CAP_VER, // Default: 4'h1
		int PF1_DSN_CAP_NEXTPTR, // Default: 12'h10C
		int PF1_EXPANSION_ROM_APERTURE_SIZE, // Default: 5'h03
		int PF1_EXPANSION_ROM_ENABLE, // Default: "FALSE"
		int PF1_INTERRUPT_LINE, // Default: 8'h00
		int PF1_INTERRUPT_PIN, // Default: 3'h1
		int PF1_MSIX_CAP_NEXTPTR, // Default: 8'h00
		int PF1_MSIX_CAP_PBA_BIR, // Default: 0
		int PF1_MSIX_CAP_PBA_OFFSET, // Default: 29'h00000050
		int PF1_MSIX_CAP_TABLE_BIR, // Default: 0
		int PF1_MSIX_CAP_TABLE_OFFSET, // Default: 29'h00000040
		int PF1_MSIX_CAP_TABLE_SIZE, // Default: 11'h000
		int PF1_MSI_CAP_MULTIMSGCAP, // Default: 0
		int PF1_MSI_CAP_NEXTPTR, // Default: 8'h00
		int PF1_PB_CAP_NEXTPTR, // Default: 12'h000
		int PF1_PB_CAP_SYSTEM_ALLOCATED, // Default: "FALSE"
		int PF1_PB_CAP_VER, // Default: 4'h1
		int PF1_PM_CAP_ID, // Default: 8'h01
		int PF1_PM_CAP_NEXTPTR, // Default: 8'h00
		int PF1_PM_CAP_VER_ID, // Default: 3'h3
		int PF1_RBAR_CAP_ENABLE, // Default: "FALSE"
		int PF1_RBAR_CAP_INDEX0, // Default: 3'h0
		int PF1_RBAR_CAP_INDEX1, // Default: 3'h0
		int PF1_RBAR_CAP_INDEX2, // Default: 3'h0
		int PF1_RBAR_CAP_NEXTPTR, // Default: 12'h000
		int PF1_RBAR_CAP_SIZE0, // Default: 20'h00000
		int PF1_RBAR_CAP_SIZE1, // Default: 20'h00000
		int PF1_RBAR_CAP_SIZE2, // Default: 20'h00000
		int PF1_RBAR_CAP_VER, // Default: 4'h1
		int PF1_RBAR_NUM, // Default: 3'h1
		int PF1_REVISION_ID, // Default: 8'h00
		int PF1_SRIOV_BAR0_APERTURE_SIZE, // Default: 5'h03
		int PF1_SRIOV_BAR0_CONTROL, // Default: 3'h4
		int PF1_SRIOV_BAR1_APERTURE_SIZE, // Default: 5'h00
		int PF1_SRIOV_BAR1_CONTROL, // Default: 3'h0
		int PF1_SRIOV_BAR2_APERTURE_SIZE, // Default: 5'h03
		int PF1_SRIOV_BAR2_CONTROL, // Default: 3'h4
		int PF1_SRIOV_BAR3_APERTURE_SIZE, // Default: 5'h03
		int PF1_SRIOV_BAR3_CONTROL, // Default: 3'h0
		int PF1_SRIOV_BAR4_APERTURE_SIZE, // Default: 5'h03
		int PF1_SRIOV_BAR4_CONTROL, // Default: 3'h4
		int PF1_SRIOV_BAR5_APERTURE_SIZE, // Default: 5'h03
		int PF1_SRIOV_BAR5_CONTROL, // Default: 3'h0
		int PF1_SRIOV_CAP_INITIAL_VF, // Default: 16'h0000
		int PF1_SRIOV_CAP_NEXTPTR, // Default: 12'h000
		int PF1_SRIOV_CAP_TOTAL_VF, // Default: 16'h0000
		int PF1_SRIOV_CAP_VER, // Default: 4'h1
		int PF1_SRIOV_FIRST_VF_OFFSET, // Default: 16'h0000
		int PF1_SRIOV_FUNC_DEP_LINK, // Default: 16'h0000
		int PF1_SRIOV_SUPPORTED_PAGE_SIZE, // Default: 32'h00000000
		int PF1_SRIOV_VF_DEVICE_ID, // Default: 16'h0000
		int PF1_SUBSYSTEM_ID, // Default: 16'h0000
		int PF1_TPHR_CAP_DEV_SPECIFIC_MODE, // Default: "TRUE"
		int PF1_TPHR_CAP_ENABLE, // Default: "FALSE"
		int PF1_TPHR_CAP_INT_VEC_MODE, // Default: "TRUE"
		int PF1_TPHR_CAP_NEXTPTR, // Default: 12'h000
		int PF1_TPHR_CAP_ST_MODE_SEL, // Default: 3'h0
		int PF1_TPHR_CAP_ST_TABLE_LOC, // Default: 2'h0
		int PF1_TPHR_CAP_ST_TABLE_SIZE, // Default: 11'h000
		int PF1_TPHR_CAP_VER, // Default: 4'h1
		int PL_DISABLE_EI_INFER_IN_L0, // Default: "FALSE"
		int PL_DISABLE_GEN3_DC_BALANCE, // Default: "FALSE"
		int PL_DISABLE_SCRAMBLING, // Default: "FALSE"
		int PL_DISABLE_UPCONFIG_CAPABLE, // Default: "FALSE"
		int PL_EQ_ADAPT_DISABLE_COEFF_CHECK, // Default: "FALSE"
		int PL_EQ_ADAPT_DISABLE_PRESET_CHECK, // Default: "FALSE"
		int PL_EQ_ADAPT_ITER_COUNT, // Default: 5'h02
		int PL_EQ_ADAPT_REJECT_RETRY_COUNT, // Default: 2'h1
		int PL_EQ_BYPASS_PHASE23, // Default: "FALSE"
		int PL_EQ_SHORT_ADAPT_PHASE, // Default: "FALSE"
		int PL_LANE0_EQ_CONTROL, // Default: 16'h3F00
		int PL_LANE1_EQ_CONTROL, // Default: 16'h3F00
		int PL_LANE2_EQ_CONTROL, // Default: 16'h3F00
		int PL_LANE3_EQ_CONTROL, // Default: 16'h3F00
		int PL_LANE4_EQ_CONTROL, // Default: 16'h3F00
		int PL_LANE5_EQ_CONTROL, // Default: 16'h3F00
		int PL_LANE6_EQ_CONTROL, // Default: 16'h3F00
		int PL_LANE7_EQ_CONTROL, // Default: 16'h3F00
		int PL_LINK_CAP_MAX_LINK_SPEED, // Default: 3'h4
		int PL_LINK_CAP_MAX_LINK_WIDTH, // Default: 4'h8
		int PL_N_FTS_COMCLK_GEN1, // Default: 255
		int PL_N_FTS_COMCLK_GEN2, // Default: 255
		int PL_N_FTS_COMCLK_GEN3, // Default: 255
		int PL_N_FTS_GEN1, // Default: 255
		int PL_N_FTS_GEN2, // Default: 255
		int PL_N_FTS_GEN3, // Default: 255
		int PL_SIM_FAST_LINK_TRAINING, // Default: "FALSE"
		int PL_UPSTREAM_FACING, // Default: "TRUE"
		int PM_ASPML0S_TIMEOUT, // Default: 16'h05DC
		int PM_ASPML1_ENTRY_DELAY, // Default: 20'h00000
		int PM_ENABLE_SLOT_POWER_CAPTURE, // Default: "TRUE"
		int PM_L1_REENTRY_DELAY, // Default: 32'h00000000
		int PM_PME_SERVICE_TIMEOUT_DELAY, // Default: 20'h186A0
		int PM_PME_TURNOFF_ACK_DELAY, // Default: 16'h0064
		int SIM_VERSION, // Default: "1.0"
		int SPARE_BIT0, // Default: 0
		int SPARE_BIT1, // Default: 0
		int SPARE_BIT2, // Default: 0
		int SPARE_BIT3, // Default: 0
		int SPARE_BIT4, // Default: 0
		int SPARE_BIT5, // Default: 0
		int SPARE_BIT6, // Default: 0
		int SPARE_BIT7, // Default: 0
		int SPARE_BIT8, // Default: 0
		int SPARE_BYTE0, // Default: 8'h00
		int SPARE_BYTE1, // Default: 8'h00
		int SPARE_BYTE2, // Default: 8'h00
		int SPARE_BYTE3, // Default: 8'h00
		int SPARE_WORD0, // Default: 32'h00000000
		int SPARE_WORD1, // Default: 32'h00000000
		int SPARE_WORD2, // Default: 32'h00000000
		int SPARE_WORD3, // Default: 32'h00000000
		int SRIOV_CAP_ENABLE, // Default: "FALSE"
		int TL_COMPL_TIMEOUT_REG0, // Default: 24'hBEBC20
		int TL_COMPL_TIMEOUT_REG1, // Default: 28'h0000000
		int TL_CREDITS_CD, // Default: 12'h3E0
		int TL_CREDITS_CH, // Default: 8'h20
		int TL_CREDITS_NPD, // Default: 12'h028
		int TL_CREDITS_NPH, // Default: 8'h20
		int TL_CREDITS_PD, // Default: 12'h198
		int TL_CREDITS_PH, // Default: 8'h20
		int TL_ENABLE_MESSAGE_RID_CHECK_ENABLE, // Default: "TRUE"
		int TL_EXTENDED_CFG_EXTEND_INTERFACE_ENABLE, // Default: "FALSE"
		int TL_LEGACY_CFG_EXTEND_INTERFACE_ENABLE, // Default: "FALSE"
		int TL_LEGACY_MODE_ENABLE, // Default: "FALSE"
		int TL_PF_ENABLE_REG, // Default: "FALSE"
		int TL_TAG_MGMT_ENABLE, // Default: "TRUE"
		int VF0_ARI_CAP_NEXTPTR, // Default: 12'h000
		int VF0_CAPABILITY_POINTER, // Default: 8'h50
		int VF0_MSIX_CAP_PBA_BIR, // Default: 0
		int VF0_MSIX_CAP_PBA_OFFSET, // Default: 29'h00000050
		int VF0_MSIX_CAP_TABLE_BIR, // Default: 0
		int VF0_MSIX_CAP_TABLE_OFFSET, // Default: 29'h00000040
		int VF0_MSIX_CAP_TABLE_SIZE, // Default: 11'h000
		int VF0_MSI_CAP_MULTIMSGCAP, // Default: 0
		int VF0_PM_CAP_ID, // Default: 8'h01
		int VF0_PM_CAP_NEXTPTR, // Default: 8'h00
		int VF0_PM_CAP_VER_ID, // Default: 3'h3
		int VF0_TPHR_CAP_DEV_SPECIFIC_MODE, // Default: "TRUE"
		int VF0_TPHR_CAP_ENABLE, // Default: "FALSE"
		int VF0_TPHR_CAP_INT_VEC_MODE, // Default: "TRUE"
		int VF0_TPHR_CAP_NEXTPTR, // Default: 12'h000
		int VF0_TPHR_CAP_ST_MODE_SEL, // Default: 3'h0
		int VF0_TPHR_CAP_ST_TABLE_LOC, // Default: 2'h0
		int VF0_TPHR_CAP_ST_TABLE_SIZE, // Default: 11'h000
		int VF0_TPHR_CAP_VER, // Default: 4'h1
		int VF1_ARI_CAP_NEXTPTR, // Default: 12'h000
		int VF1_MSIX_CAP_PBA_BIR, // Default: 0
		int VF1_MSIX_CAP_PBA_OFFSET, // Default: 29'h00000050
		int VF1_MSIX_CAP_TABLE_BIR, // Default: 0
		int VF1_MSIX_CAP_TABLE_OFFSET, // Default: 29'h00000040
		int VF1_MSIX_CAP_TABLE_SIZE, // Default: 11'h000
		int VF1_MSI_CAP_MULTIMSGCAP, // Default: 0
		int VF1_PM_CAP_ID, // Default: 8'h01
		int VF1_PM_CAP_NEXTPTR, // Default: 8'h00
		int VF1_PM_CAP_VER_ID, // Default: 3'h3
		int VF1_TPHR_CAP_DEV_SPECIFIC_MODE, // Default: "TRUE"
		int VF1_TPHR_CAP_ENABLE, // Default: "FALSE"
		int VF1_TPHR_CAP_INT_VEC_MODE, // Default: "TRUE"
		int VF1_TPHR_CAP_NEXTPTR, // Default: 12'h000
		int VF1_TPHR_CAP_ST_MODE_SEL, // Default: 3'h0
		int VF1_TPHR_CAP_ST_TABLE_LOC, // Default: 2'h0
		int VF1_TPHR_CAP_ST_TABLE_SIZE, // Default: 11'h000
		int VF1_TPHR_CAP_VER, // Default: 4'h1
		int VF2_ARI_CAP_NEXTPTR, // Default: 12'h000
		int VF2_MSIX_CAP_PBA_BIR, // Default: 0
		int VF2_MSIX_CAP_PBA_OFFSET, // Default: 29'h00000050
		int VF2_MSIX_CAP_TABLE_BIR, // Default: 0
		int VF2_MSIX_CAP_TABLE_OFFSET, // Default: 29'h00000040
		int VF2_MSIX_CAP_TABLE_SIZE, // Default: 11'h000
		int VF2_MSI_CAP_MULTIMSGCAP, // Default: 0
		int VF2_PM_CAP_ID, // Default: 8'h01
		int VF2_PM_CAP_NEXTPTR, // Default: 8'h00
		int VF2_PM_CAP_VER_ID, // Default: 3'h3
		int VF2_TPHR_CAP_DEV_SPECIFIC_MODE, // Default: "TRUE"
		int VF2_TPHR_CAP_ENABLE, // Default: "FALSE"
		int VF2_TPHR_CAP_INT_VEC_MODE, // Default: "TRUE"
		int VF2_TPHR_CAP_NEXTPTR, // Default: 12'h000
		int VF2_TPHR_CAP_ST_MODE_SEL, // Default: 3'h0
		int VF2_TPHR_CAP_ST_TABLE_LOC, // Default: 2'h0
		int VF2_TPHR_CAP_ST_TABLE_SIZE, // Default: 11'h000
		int VF2_TPHR_CAP_VER, // Default: 4'h1
		int VF3_ARI_CAP_NEXTPTR, // Default: 12'h000
		int VF3_MSIX_CAP_PBA_BIR, // Default: 0
		int VF3_MSIX_CAP_PBA_OFFSET, // Default: 29'h00000050
		int VF3_MSIX_CAP_TABLE_BIR, // Default: 0
		int VF3_MSIX_CAP_TABLE_OFFSET, // Default: 29'h00000040
		int VF3_MSIX_CAP_TABLE_SIZE, // Default: 11'h000
		int VF3_MSI_CAP_MULTIMSGCAP, // Default: 0
		int VF3_PM_CAP_ID, // Default: 8'h01
		int VF3_PM_CAP_NEXTPTR, // Default: 8'h00
		int VF3_PM_CAP_VER_ID, // Default: 3'h3
		int VF3_TPHR_CAP_DEV_SPECIFIC_MODE, // Default: "TRUE"
		int VF3_TPHR_CAP_ENABLE, // Default: "FALSE"
		int VF3_TPHR_CAP_INT_VEC_MODE, // Default: "TRUE"
		int VF3_TPHR_CAP_NEXTPTR, // Default: 12'h000
		int VF3_TPHR_CAP_ST_MODE_SEL, // Default: 3'h0
		int VF3_TPHR_CAP_ST_TABLE_LOC, // Default: 2'h0
		int VF3_TPHR_CAP_ST_TABLE_SIZE, // Default: 11'h000
		int VF3_TPHR_CAP_VER, // Default: 4'h1
		int VF4_ARI_CAP_NEXTPTR, // Default: 12'h000
		int VF4_MSIX_CAP_PBA_BIR, // Default: 0
		int VF4_MSIX_CAP_PBA_OFFSET, // Default: 29'h00000050
		int VF4_MSIX_CAP_TABLE_BIR, // Default: 0
		int VF4_MSIX_CAP_TABLE_OFFSET, // Default: 29'h00000040
		int VF4_MSIX_CAP_TABLE_SIZE, // Default: 11'h000
		int VF4_MSI_CAP_MULTIMSGCAP, // Default: 0
		int VF4_PM_CAP_ID, // Default: 8'h01
		int VF4_PM_CAP_NEXTPTR, // Default: 8'h00
		int VF4_PM_CAP_VER_ID, // Default: 3'h3
		int VF4_TPHR_CAP_DEV_SPECIFIC_MODE, // Default: "TRUE"
		int VF4_TPHR_CAP_ENABLE, // Default: "FALSE"
		int VF4_TPHR_CAP_INT_VEC_MODE, // Default: "TRUE"
		int VF4_TPHR_CAP_NEXTPTR, // Default: 12'h000
		int VF4_TPHR_CAP_ST_MODE_SEL, // Default: 3'h0
		int VF4_TPHR_CAP_ST_TABLE_LOC, // Default: 2'h0
		int VF4_TPHR_CAP_ST_TABLE_SIZE, // Default: 11'h000
		int VF4_TPHR_CAP_VER, // Default: 4'h1
		int VF5_ARI_CAP_NEXTPTR, // Default: 12'h000
		int VF5_MSIX_CAP_PBA_BIR, // Default: 0
		int VF5_MSIX_CAP_PBA_OFFSET, // Default: 29'h00000050
		int VF5_MSIX_CAP_TABLE_BIR, // Default: 0
		int VF5_MSIX_CAP_TABLE_OFFSET, // Default: 29'h00000040
		int VF5_MSIX_CAP_TABLE_SIZE, // Default: 11'h000
		int VF5_MSI_CAP_MULTIMSGCAP, // Default: 0
		int VF5_PM_CAP_ID, // Default: 8'h01
		int VF5_PM_CAP_NEXTPTR, // Default: 8'h00
		int VF5_PM_CAP_VER_ID, // Default: 3'h3
		int VF5_TPHR_CAP_DEV_SPECIFIC_MODE, // Default: "TRUE"
		int VF5_TPHR_CAP_ENABLE, // Default: "FALSE"
		int VF5_TPHR_CAP_INT_VEC_MODE, // Default: "TRUE"
		int VF5_TPHR_CAP_NEXTPTR, // Default: 12'h000
		int VF5_TPHR_CAP_ST_MODE_SEL, // Default: 3'h0
		int VF5_TPHR_CAP_ST_TABLE_LOC, // Default: 2'h0
		int VF5_TPHR_CAP_ST_TABLE_SIZE, // Default: 11'h000
		int VF5_TPHR_CAP_VER, // Default: 4'h1
		//Verilog Ports in definition order:
		NetFlow* CFGCURRENTSPEED, // OUTPUT
		NetFlow* CFGDPASUBSTATECHANGE, // OUTPUT
		NetFlow* CFGERRCOROUT, // OUTPUT
		NetFlow* CFGERRFATALOUT, // OUTPUT
		NetFlow* CFGERRNONFATALOUT, // OUTPUT
		NetFlow* CFGEXTFUNCTIONNUMBER, // OUTPUT
		NetFlow* CFGEXTREADRECEIVED, // OUTPUT
		NetFlow* CFGEXTREGISTERNUMBER, // OUTPUT
		NetFlow* CFGEXTWRITEBYTEENABLE, // OUTPUT
		NetFlow* CFGEXTWRITEDATA, // OUTPUT
		NetFlow* CFGEXTWRITERECEIVED, // OUTPUT
		NetFlow* CFGFCCPLD, // OUTPUT
		NetFlow* CFGFCCPLH, // OUTPUT
		NetFlow* CFGFCNPD, // OUTPUT
		NetFlow* CFGFCNPH, // OUTPUT
		NetFlow* CFGFCPD, // OUTPUT
		NetFlow* CFGFCPH, // OUTPUT
		NetFlow* CFGFLRINPROCESS, // OUTPUT
		NetFlow* CFGFUNCTIONPOWERSTATE, // OUTPUT
		NetFlow* CFGFUNCTIONSTATUS, // OUTPUT
		NetFlow* CFGHOTRESETOUT, // OUTPUT
		NetFlow* CFGINPUTUPDATEDONE, // OUTPUT
		NetFlow* CFGINTERRUPTAOUTPUT, // OUTPUT
		NetFlow* CFGINTERRUPTBOUTPUT, // OUTPUT
		NetFlow* CFGINTERRUPTCOUTPUT, // OUTPUT
		NetFlow* CFGINTERRUPTDOUTPUT, // OUTPUT
		NetFlow* CFGINTERRUPTMSIDATA, // OUTPUT
		NetFlow* CFGINTERRUPTMSIENABLE, // OUTPUT
		NetFlow* CFGINTERRUPTMSIFAIL, // OUTPUT
		NetFlow* CFGINTERRUPTMSIMASKUPDATE, // OUTPUT
		NetFlow* CFGINTERRUPTMSIMMENABLE, // OUTPUT
		NetFlow* CFGINTERRUPTMSISENT, // OUTPUT
		NetFlow* CFGINTERRUPTMSIVFENABLE, // OUTPUT
		NetFlow* CFGINTERRUPTMSIXENABLE, // OUTPUT
		NetFlow* CFGINTERRUPTMSIXFAIL, // OUTPUT
		NetFlow* CFGINTERRUPTMSIXMASK, // OUTPUT
		NetFlow* CFGINTERRUPTMSIXSENT, // OUTPUT
		NetFlow* CFGINTERRUPTMSIXVFENABLE, // OUTPUT
		NetFlow* CFGINTERRUPTMSIXVFMASK, // OUTPUT
		NetFlow* CFGINTERRUPTSENT, // OUTPUT
		NetFlow* CFGLINKPOWERSTATE, // OUTPUT
		NetFlow* CFGLOCALERROR, // OUTPUT
		NetFlow* CFGLTRENABLE, // OUTPUT
		NetFlow* CFGLTSSMSTATE, // OUTPUT
		NetFlow* CFGMAXPAYLOAD, // OUTPUT
		NetFlow* CFGMAXREADREQ, // OUTPUT
		NetFlow* CFGMCUPDATEDONE, // OUTPUT
		NetFlow* CFGMGMTREADDATA, // OUTPUT
		NetFlow* CFGMGMTREADWRITEDONE, // OUTPUT
		NetFlow* CFGMSGRECEIVED, // OUTPUT
		NetFlow* CFGMSGRECEIVEDDATA, // OUTPUT
		NetFlow* CFGMSGRECEIVEDTYPE, // OUTPUT
		NetFlow* CFGMSGTRANSMITDONE, // OUTPUT
		NetFlow* CFGNEGOTIATEDWIDTH, // OUTPUT
		NetFlow* CFGOBFFENABLE, // OUTPUT
		NetFlow* CFGPERFUNCSTATUSDATA, // OUTPUT
		NetFlow* CFGPERFUNCTIONUPDATEDONE, // OUTPUT
		NetFlow* CFGPHYLINKDOWN, // OUTPUT
		NetFlow* CFGPHYLINKSTATUS, // OUTPUT
		NetFlow* CFGPLSTATUSCHANGE, // OUTPUT
		NetFlow* CFGPOWERSTATECHANGEINTERRUPT, // OUTPUT
		NetFlow* CFGRCBSTATUS, // OUTPUT
		NetFlow* CFGTPHFUNCTIONNUM, // OUTPUT
		NetFlow* CFGTPHREQUESTERENABLE, // OUTPUT
		NetFlow* CFGTPHSTMODE, // OUTPUT
		NetFlow* CFGTPHSTTADDRESS, // OUTPUT
		NetFlow* CFGTPHSTTREADENABLE, // OUTPUT
		NetFlow* CFGTPHSTTWRITEBYTEVALID, // OUTPUT
		NetFlow* CFGTPHSTTWRITEDATA, // OUTPUT
		NetFlow* CFGTPHSTTWRITEENABLE, // OUTPUT
		NetFlow* CFGVFFLRINPROCESS, // OUTPUT
		NetFlow* CFGVFPOWERSTATE, // OUTPUT
		NetFlow* CFGVFSTATUS, // OUTPUT
		NetFlow* CFGVFTPHREQUESTERENABLE, // OUTPUT
		NetFlow* CFGVFTPHSTMODE, // OUTPUT
		NetFlow* DBGDATAOUT, // OUTPUT
		NetFlow* DRPDO, // OUTPUT
		NetFlow* DRPRDY, // OUTPUT
		NetFlow* MAXISCQTDATA, // OUTPUT
		NetFlow* MAXISCQTKEEP, // OUTPUT
		NetFlow* MAXISCQTLAST, // OUTPUT
		NetFlow* MAXISCQTUSER, // OUTPUT
		NetFlow* MAXISCQTVALID, // OUTPUT
		NetFlow* MAXISRCTDATA, // OUTPUT
		NetFlow* MAXISRCTKEEP, // OUTPUT
		NetFlow* MAXISRCTLAST, // OUTPUT
		NetFlow* MAXISRCTUSER, // OUTPUT
		NetFlow* MAXISRCTVALID, // OUTPUT
		NetFlow* MICOMPLETIONRAMREADADDRESSAL, // OUTPUT
		NetFlow* MICOMPLETIONRAMREADADDRESSAU, // OUTPUT
		NetFlow* MICOMPLETIONRAMREADADDRESSBL, // OUTPUT
		NetFlow* MICOMPLETIONRAMREADADDRESSBU, // OUTPUT
		NetFlow* MICOMPLETIONRAMREADENABLEL, // OUTPUT
		NetFlow* MICOMPLETIONRAMREADENABLEU, // OUTPUT
		NetFlow* MICOMPLETIONRAMWRITEADDRESSAL, // OUTPUT
		NetFlow* MICOMPLETIONRAMWRITEADDRESSAU, // OUTPUT
		NetFlow* MICOMPLETIONRAMWRITEADDRESSBL, // OUTPUT
		NetFlow* MICOMPLETIONRAMWRITEADDRESSBU, // OUTPUT
		NetFlow* MICOMPLETIONRAMWRITEDATAL, // OUTPUT
		NetFlow* MICOMPLETIONRAMWRITEDATAU, // OUTPUT
		NetFlow* MICOMPLETIONRAMWRITEENABLEL, // OUTPUT
		NetFlow* MICOMPLETIONRAMWRITEENABLEU, // OUTPUT
		NetFlow* MIREPLAYRAMADDRESS, // OUTPUT
		NetFlow* MIREPLAYRAMREADENABLE, // OUTPUT
		NetFlow* MIREPLAYRAMWRITEDATA, // OUTPUT
		NetFlow* MIREPLAYRAMWRITEENABLE, // OUTPUT
		NetFlow* MIREQUESTRAMREADADDRESSA, // OUTPUT
		NetFlow* MIREQUESTRAMREADADDRESSB, // OUTPUT
		NetFlow* MIREQUESTRAMREADENABLE, // OUTPUT
		NetFlow* MIREQUESTRAMWRITEADDRESSA, // OUTPUT
		NetFlow* MIREQUESTRAMWRITEADDRESSB, // OUTPUT
		NetFlow* MIREQUESTRAMWRITEDATA, // OUTPUT
		NetFlow* MIREQUESTRAMWRITEENABLE, // OUTPUT
		NetFlow* PCIECQNPREQCOUNT, // OUTPUT
		NetFlow* PCIERQSEQNUM, // OUTPUT
		NetFlow* PCIERQSEQNUMVLD, // OUTPUT
		NetFlow* PCIERQTAG, // OUTPUT
		NetFlow* PCIERQTAGAV, // OUTPUT
		NetFlow* PCIERQTAGVLD, // OUTPUT
		NetFlow* PCIETFCNPDAV, // OUTPUT
		NetFlow* PCIETFCNPHAV, // OUTPUT
		NetFlow* PIPERX0EQCONTROL, // OUTPUT
		NetFlow* PIPERX0EQLPLFFS, // OUTPUT
		NetFlow* PIPERX0EQLPTXPRESET, // OUTPUT
		NetFlow* PIPERX0EQPRESET, // OUTPUT
		NetFlow* PIPERX0POLARITY, // OUTPUT
		NetFlow* PIPERX1EQCONTROL, // OUTPUT
		NetFlow* PIPERX1EQLPLFFS, // OUTPUT
		NetFlow* PIPERX1EQLPTXPRESET, // OUTPUT
		NetFlow* PIPERX1EQPRESET, // OUTPUT
		NetFlow* PIPERX1POLARITY, // OUTPUT
		NetFlow* PIPERX2EQCONTROL, // OUTPUT
		NetFlow* PIPERX2EQLPLFFS, // OUTPUT
		NetFlow* PIPERX2EQLPTXPRESET, // OUTPUT
		NetFlow* PIPERX2EQPRESET, // OUTPUT
		NetFlow* PIPERX2POLARITY, // OUTPUT
		NetFlow* PIPERX3EQCONTROL, // OUTPUT
		NetFlow* PIPERX3EQLPLFFS, // OUTPUT
		NetFlow* PIPERX3EQLPTXPRESET, // OUTPUT
		NetFlow* PIPERX3EQPRESET, // OUTPUT
		NetFlow* PIPERX3POLARITY, // OUTPUT
		NetFlow* PIPERX4EQCONTROL, // OUTPUT
		NetFlow* PIPERX4EQLPLFFS, // OUTPUT
		NetFlow* PIPERX4EQLPTXPRESET, // OUTPUT
		NetFlow* PIPERX4EQPRESET, // OUTPUT
		NetFlow* PIPERX4POLARITY, // OUTPUT
		NetFlow* PIPERX5EQCONTROL, // OUTPUT
		NetFlow* PIPERX5EQLPLFFS, // OUTPUT
		NetFlow* PIPERX5EQLPTXPRESET, // OUTPUT
		NetFlow* PIPERX5EQPRESET, // OUTPUT
		NetFlow* PIPERX5POLARITY, // OUTPUT
		NetFlow* PIPERX6EQCONTROL, // OUTPUT
		NetFlow* PIPERX6EQLPLFFS, // OUTPUT
		NetFlow* PIPERX6EQLPTXPRESET, // OUTPUT
		NetFlow* PIPERX6EQPRESET, // OUTPUT
		NetFlow* PIPERX6POLARITY, // OUTPUT
		NetFlow* PIPERX7EQCONTROL, // OUTPUT
		NetFlow* PIPERX7EQLPLFFS, // OUTPUT
		NetFlow* PIPERX7EQLPTXPRESET, // OUTPUT
		NetFlow* PIPERX7EQPRESET, // OUTPUT
		NetFlow* PIPERX7POLARITY, // OUTPUT
		NetFlow* PIPETX0CHARISK, // OUTPUT
		NetFlow* PIPETX0COMPLIANCE, // OUTPUT
		NetFlow* PIPETX0DATA, // OUTPUT
		NetFlow* PIPETX0DATAVALID, // OUTPUT
		NetFlow* PIPETX0ELECIDLE, // OUTPUT
		NetFlow* PIPETX0EQCONTROL, // OUTPUT
		NetFlow* PIPETX0EQDEEMPH, // OUTPUT
		NetFlow* PIPETX0EQPRESET, // OUTPUT
		NetFlow* PIPETX0POWERDOWN, // OUTPUT
		NetFlow* PIPETX0STARTBLOCK, // OUTPUT
		NetFlow* PIPETX0SYNCHEADER, // OUTPUT
		NetFlow* PIPETX1CHARISK, // OUTPUT
		NetFlow* PIPETX1COMPLIANCE, // OUTPUT
		NetFlow* PIPETX1DATA, // OUTPUT
		NetFlow* PIPETX1DATAVALID, // OUTPUT
		NetFlow* PIPETX1ELECIDLE, // OUTPUT
		NetFlow* PIPETX1EQCONTROL, // OUTPUT
		NetFlow* PIPETX1EQDEEMPH, // OUTPUT
		NetFlow* PIPETX1EQPRESET, // OUTPUT
		NetFlow* PIPETX1POWERDOWN, // OUTPUT
		NetFlow* PIPETX1STARTBLOCK, // OUTPUT
		NetFlow* PIPETX1SYNCHEADER, // OUTPUT
		NetFlow* PIPETX2CHARISK, // OUTPUT
		NetFlow* PIPETX2COMPLIANCE, // OUTPUT
		NetFlow* PIPETX2DATA, // OUTPUT
		NetFlow* PIPETX2DATAVALID, // OUTPUT
		NetFlow* PIPETX2ELECIDLE, // OUTPUT
		NetFlow* PIPETX2EQCONTROL, // OUTPUT
		NetFlow* PIPETX2EQDEEMPH, // OUTPUT
		NetFlow* PIPETX2EQPRESET, // OUTPUT
		NetFlow* PIPETX2POWERDOWN, // OUTPUT
		NetFlow* PIPETX2STARTBLOCK, // OUTPUT
		NetFlow* PIPETX2SYNCHEADER, // OUTPUT
		NetFlow* PIPETX3CHARISK, // OUTPUT
		NetFlow* PIPETX3COMPLIANCE, // OUTPUT
		NetFlow* PIPETX3DATA, // OUTPUT
		NetFlow* PIPETX3DATAVALID, // OUTPUT
		NetFlow* PIPETX3ELECIDLE, // OUTPUT
		NetFlow* PIPETX3EQCONTROL, // OUTPUT
		NetFlow* PIPETX3EQDEEMPH, // OUTPUT
		NetFlow* PIPETX3EQPRESET, // OUTPUT
		NetFlow* PIPETX3POWERDOWN, // OUTPUT
		NetFlow* PIPETX3STARTBLOCK, // OUTPUT
		NetFlow* PIPETX3SYNCHEADER, // OUTPUT
		NetFlow* PIPETX4CHARISK, // OUTPUT
		NetFlow* PIPETX4COMPLIANCE, // OUTPUT
		NetFlow* PIPETX4DATA, // OUTPUT
		NetFlow* PIPETX4DATAVALID, // OUTPUT
		NetFlow* PIPETX4ELECIDLE, // OUTPUT
		NetFlow* PIPETX4EQCONTROL, // OUTPUT
		NetFlow* PIPETX4EQDEEMPH, // OUTPUT
		NetFlow* PIPETX4EQPRESET, // OUTPUT
		NetFlow* PIPETX4POWERDOWN, // OUTPUT
		NetFlow* PIPETX4STARTBLOCK, // OUTPUT
		NetFlow* PIPETX4SYNCHEADER, // OUTPUT
		NetFlow* PIPETX5CHARISK, // OUTPUT
		NetFlow* PIPETX5COMPLIANCE, // OUTPUT
		NetFlow* PIPETX5DATA, // OUTPUT
		NetFlow* PIPETX5DATAVALID, // OUTPUT
		NetFlow* PIPETX5ELECIDLE, // OUTPUT
		NetFlow* PIPETX5EQCONTROL, // OUTPUT
		NetFlow* PIPETX5EQDEEMPH, // OUTPUT
		NetFlow* PIPETX5EQPRESET, // OUTPUT
		NetFlow* PIPETX5POWERDOWN, // OUTPUT
		NetFlow* PIPETX5STARTBLOCK, // OUTPUT
		NetFlow* PIPETX5SYNCHEADER, // OUTPUT
		NetFlow* PIPETX6CHARISK, // OUTPUT
		NetFlow* PIPETX6COMPLIANCE, // OUTPUT
		NetFlow* PIPETX6DATA, // OUTPUT
		NetFlow* PIPETX6DATAVALID, // OUTPUT
		NetFlow* PIPETX6ELECIDLE, // OUTPUT
		NetFlow* PIPETX6EQCONTROL, // OUTPUT
		NetFlow* PIPETX6EQDEEMPH, // OUTPUT
		NetFlow* PIPETX6EQPRESET, // OUTPUT
		NetFlow* PIPETX6POWERDOWN, // OUTPUT
		NetFlow* PIPETX6STARTBLOCK, // OUTPUT
		NetFlow* PIPETX6SYNCHEADER, // OUTPUT
		NetFlow* PIPETX7CHARISK, // OUTPUT
		NetFlow* PIPETX7COMPLIANCE, // OUTPUT
		NetFlow* PIPETX7DATA, // OUTPUT
		NetFlow* PIPETX7DATAVALID, // OUTPUT
		NetFlow* PIPETX7ELECIDLE, // OUTPUT
		NetFlow* PIPETX7EQCONTROL, // OUTPUT
		NetFlow* PIPETX7EQDEEMPH, // OUTPUT
		NetFlow* PIPETX7EQPRESET, // OUTPUT
		NetFlow* PIPETX7POWERDOWN, // OUTPUT
		NetFlow* PIPETX7STARTBLOCK, // OUTPUT
		NetFlow* PIPETX7SYNCHEADER, // OUTPUT
		NetFlow* PIPETXDEEMPH, // OUTPUT
		NetFlow* PIPETXMARGIN, // OUTPUT
		NetFlow* PIPETXRATE, // OUTPUT
		NetFlow* PIPETXRCVRDET, // OUTPUT
		NetFlow* PIPETXRESET, // OUTPUT
		NetFlow* PIPETXSWING, // OUTPUT
		NetFlow* PLEQINPROGRESS, // OUTPUT
		NetFlow* PLEQPHASE, // OUTPUT
		NetFlow* PLGEN3PCSRXSLIDE, // OUTPUT
		NetFlow* SAXISCCTREADY, // OUTPUT
		NetFlow* SAXISRQTREADY, // OUTPUT
		NetFlow* CFGCONFIGSPACEENABLE, // INPUT
		NetFlow* CFGDEVID, // INPUT
		NetFlow* CFGDSBUSNUMBER, // INPUT
		NetFlow* CFGDSDEVICENUMBER, // INPUT
		NetFlow* CFGDSFUNCTIONNUMBER, // INPUT
		NetFlow* CFGDSN, // INPUT
		NetFlow* CFGDSPORTNUMBER, // INPUT
		NetFlow* CFGERRCORIN, // INPUT
		NetFlow* CFGERRUNCORIN, // INPUT
		NetFlow* CFGEXTREADDATA, // INPUT
		NetFlow* CFGEXTREADDATAVALID, // INPUT
		NetFlow* CFGFCSEL, // INPUT
		NetFlow* CFGFLRDONE, // INPUT
		NetFlow* CFGHOTRESETIN, // INPUT
		NetFlow* CFGINPUTUPDATEREQUEST, // INPUT
		NetFlow* CFGINTERRUPTINT, // INPUT
		NetFlow* CFGINTERRUPTMSIATTR, // INPUT
		NetFlow* CFGINTERRUPTMSIFUNCTIONNUMBER, // INPUT
		NetFlow* CFGINTERRUPTMSIINT, // INPUT
		NetFlow* CFGINTERRUPTMSIPENDINGSTATUS, // INPUT
		NetFlow* CFGINTERRUPTMSISELECT, // INPUT
		NetFlow* CFGINTERRUPTMSITPHPRESENT, // INPUT
		NetFlow* CFGINTERRUPTMSITPHSTTAG, // INPUT
		NetFlow* CFGINTERRUPTMSITPHTYPE, // INPUT
		NetFlow* CFGINTERRUPTMSIXADDRESS, // INPUT
		NetFlow* CFGINTERRUPTMSIXDATA, // INPUT
		NetFlow* CFGINTERRUPTMSIXINT, // INPUT
		NetFlow* CFGINTERRUPTPENDING, // INPUT
		NetFlow* CFGLINKTRAININGENABLE, // INPUT
		NetFlow* CFGMCUPDATEREQUEST, // INPUT
		NetFlow* CFGMGMTADDR, // INPUT
		NetFlow* CFGMGMTBYTEENABLE, // INPUT
		NetFlow* CFGMGMTREAD, // INPUT
		NetFlow* CFGMGMTTYPE1CFGREGACCESS, // INPUT
		NetFlow* CFGMGMTWRITE, // INPUT
		NetFlow* CFGMGMTWRITEDATA, // INPUT
		NetFlow* CFGMSGTRANSMIT, // INPUT
		NetFlow* CFGMSGTRANSMITDATA, // INPUT
		NetFlow* CFGMSGTRANSMITTYPE, // INPUT
		NetFlow* CFGPERFUNCSTATUSCONTROL, // INPUT
		NetFlow* CFGPERFUNCTIONNUMBER, // INPUT
		NetFlow* CFGPERFUNCTIONOUTPUTREQUEST, // INPUT
		NetFlow* CFGPOWERSTATECHANGEACK, // INPUT
		NetFlow* CFGREQPMTRANSITIONL23READY, // INPUT
		NetFlow* CFGREVID, // INPUT
		NetFlow* CFGSUBSYSID, // INPUT
		NetFlow* CFGSUBSYSVENDID, // INPUT
		NetFlow* CFGTPHSTTREADDATA, // INPUT
		NetFlow* CFGTPHSTTREADDATAVALID, // INPUT
		NetFlow* CFGVENDID, // INPUT
		NetFlow* CFGVFFLRDONE, // INPUT
		NetFlow* CORECLK, // INPUT
		NetFlow* CORECLKMICOMPLETIONRAML, // INPUT
		NetFlow* CORECLKMICOMPLETIONRAMU, // INPUT
		NetFlow* CORECLKMIREPLAYRAM, // INPUT
		NetFlow* CORECLKMIREQUESTRAM, // INPUT
		NetFlow* DRPADDR, // INPUT
		NetFlow* DRPCLK, // INPUT
		NetFlow* DRPDI, // INPUT
		NetFlow* DRPEN, // INPUT
		NetFlow* DRPWE, // INPUT
		NetFlow* MAXISCQTREADY, // INPUT
		NetFlow* MAXISRCTREADY, // INPUT
		NetFlow* MGMTRESETN, // INPUT
		NetFlow* MGMTSTICKYRESETN, // INPUT
		NetFlow* MICOMPLETIONRAMREADDATA, // INPUT
		NetFlow* MIREPLAYRAMREADDATA, // INPUT
		NetFlow* MIREQUESTRAMREADDATA, // INPUT
		NetFlow* PCIECQNPREQ, // INPUT
		NetFlow* PIPECLK, // INPUT
		NetFlow* PIPEEQFS, // INPUT
		NetFlow* PIPEEQLF, // INPUT
		NetFlow* PIPERESETN, // INPUT
		NetFlow* PIPERX0CHARISK, // INPUT
		NetFlow* PIPERX0DATA, // INPUT
		NetFlow* PIPERX0DATAVALID, // INPUT
		NetFlow* PIPERX0ELECIDLE, // INPUT
		NetFlow* PIPERX0EQDONE, // INPUT
		NetFlow* PIPERX0EQLPADAPTDONE, // INPUT
		NetFlow* PIPERX0EQLPLFFSSEL, // INPUT
		NetFlow* PIPERX0EQLPNEWTXCOEFFORPRESET, // INPUT
		NetFlow* PIPERX0PHYSTATUS, // INPUT
		NetFlow* PIPERX0STARTBLOCK, // INPUT
		NetFlow* PIPERX0STATUS, // INPUT
		NetFlow* PIPERX0SYNCHEADER, // INPUT
		NetFlow* PIPERX0VALID, // INPUT
		NetFlow* PIPERX1CHARISK, // INPUT
		NetFlow* PIPERX1DATA, // INPUT
		NetFlow* PIPERX1DATAVALID, // INPUT
		NetFlow* PIPERX1ELECIDLE, // INPUT
		NetFlow* PIPERX1EQDONE, // INPUT
		NetFlow* PIPERX1EQLPADAPTDONE, // INPUT
		NetFlow* PIPERX1EQLPLFFSSEL, // INPUT
		NetFlow* PIPERX1EQLPNEWTXCOEFFORPRESET, // INPUT
		NetFlow* PIPERX1PHYSTATUS, // INPUT
		NetFlow* PIPERX1STARTBLOCK, // INPUT
		NetFlow* PIPERX1STATUS, // INPUT
		NetFlow* PIPERX1SYNCHEADER, // INPUT
		NetFlow* PIPERX1VALID, // INPUT
		NetFlow* PIPERX2CHARISK, // INPUT
		NetFlow* PIPERX2DATA, // INPUT
		NetFlow* PIPERX2DATAVALID, // INPUT
		NetFlow* PIPERX2ELECIDLE, // INPUT
		NetFlow* PIPERX2EQDONE, // INPUT
		NetFlow* PIPERX2EQLPADAPTDONE, // INPUT
		NetFlow* PIPERX2EQLPLFFSSEL, // INPUT
		NetFlow* PIPERX2EQLPNEWTXCOEFFORPRESET, // INPUT
		NetFlow* PIPERX2PHYSTATUS, // INPUT
		NetFlow* PIPERX2STARTBLOCK, // INPUT
		NetFlow* PIPERX2STATUS, // INPUT
		NetFlow* PIPERX2SYNCHEADER, // INPUT
		NetFlow* PIPERX2VALID, // INPUT
		NetFlow* PIPERX3CHARISK, // INPUT
		NetFlow* PIPERX3DATA, // INPUT
		NetFlow* PIPERX3DATAVALID, // INPUT
		NetFlow* PIPERX3ELECIDLE, // INPUT
		NetFlow* PIPERX3EQDONE, // INPUT
		NetFlow* PIPERX3EQLPADAPTDONE, // INPUT
		NetFlow* PIPERX3EQLPLFFSSEL, // INPUT
		NetFlow* PIPERX3EQLPNEWTXCOEFFORPRESET, // INPUT
		NetFlow* PIPERX3PHYSTATUS, // INPUT
		NetFlow* PIPERX3STARTBLOCK, // INPUT
		NetFlow* PIPERX3STATUS, // INPUT
		NetFlow* PIPERX3SYNCHEADER, // INPUT
		NetFlow* PIPERX3VALID, // INPUT
		NetFlow* PIPERX4CHARISK, // INPUT
		NetFlow* PIPERX4DATA, // INPUT
		NetFlow* PIPERX4DATAVALID, // INPUT
		NetFlow* PIPERX4ELECIDLE, // INPUT
		NetFlow* PIPERX4EQDONE, // INPUT
		NetFlow* PIPERX4EQLPADAPTDONE, // INPUT
		NetFlow* PIPERX4EQLPLFFSSEL, // INPUT
		NetFlow* PIPERX4EQLPNEWTXCOEFFORPRESET, // INPUT
		NetFlow* PIPERX4PHYSTATUS, // INPUT
		NetFlow* PIPERX4STARTBLOCK, // INPUT
		NetFlow* PIPERX4STATUS, // INPUT
		NetFlow* PIPERX4SYNCHEADER, // INPUT
		NetFlow* PIPERX4VALID, // INPUT
		NetFlow* PIPERX5CHARISK, // INPUT
		NetFlow* PIPERX5DATA, // INPUT
		NetFlow* PIPERX5DATAVALID, // INPUT
		NetFlow* PIPERX5ELECIDLE, // INPUT
		NetFlow* PIPERX5EQDONE, // INPUT
		NetFlow* PIPERX5EQLPADAPTDONE, // INPUT
		NetFlow* PIPERX5EQLPLFFSSEL, // INPUT
		NetFlow* PIPERX5EQLPNEWTXCOEFFORPRESET, // INPUT
		NetFlow* PIPERX5PHYSTATUS, // INPUT
		NetFlow* PIPERX5STARTBLOCK, // INPUT
		NetFlow* PIPERX5STATUS, // INPUT
		NetFlow* PIPERX5SYNCHEADER, // INPUT
		NetFlow* PIPERX5VALID, // INPUT
		NetFlow* PIPERX6CHARISK, // INPUT
		NetFlow* PIPERX6DATA, // INPUT
		NetFlow* PIPERX6DATAVALID, // INPUT
		NetFlow* PIPERX6ELECIDLE, // INPUT
		NetFlow* PIPERX6EQDONE, // INPUT
		NetFlow* PIPERX6EQLPADAPTDONE, // INPUT
		NetFlow* PIPERX6EQLPLFFSSEL, // INPUT
		NetFlow* PIPERX6EQLPNEWTXCOEFFORPRESET, // INPUT
		NetFlow* PIPERX6PHYSTATUS, // INPUT
		NetFlow* PIPERX6STARTBLOCK, // INPUT
		NetFlow* PIPERX6STATUS, // INPUT
		NetFlow* PIPERX6SYNCHEADER, // INPUT
		NetFlow* PIPERX6VALID, // INPUT
		NetFlow* PIPERX7CHARISK, // INPUT
		NetFlow* PIPERX7DATA, // INPUT
		NetFlow* PIPERX7DATAVALID, // INPUT
		NetFlow* PIPERX7ELECIDLE, // INPUT
		NetFlow* PIPERX7EQDONE, // INPUT
		NetFlow* PIPERX7EQLPADAPTDONE, // INPUT
		NetFlow* PIPERX7EQLPLFFSSEL, // INPUT
		NetFlow* PIPERX7EQLPNEWTXCOEFFORPRESET, // INPUT
		NetFlow* PIPERX7PHYSTATUS, // INPUT
		NetFlow* PIPERX7STARTBLOCK, // INPUT
		NetFlow* PIPERX7STATUS, // INPUT
		NetFlow* PIPERX7SYNCHEADER, // INPUT
		NetFlow* PIPERX7VALID, // INPUT
		NetFlow* PIPETX0EQCOEFF, // INPUT
		NetFlow* PIPETX0EQDONE, // INPUT
		NetFlow* PIPETX1EQCOEFF, // INPUT
		NetFlow* PIPETX1EQDONE, // INPUT
		NetFlow* PIPETX2EQCOEFF, // INPUT
		NetFlow* PIPETX2EQDONE, // INPUT
		NetFlow* PIPETX3EQCOEFF, // INPUT
		NetFlow* PIPETX3EQDONE, // INPUT
		NetFlow* PIPETX4EQCOEFF, // INPUT
		NetFlow* PIPETX4EQDONE, // INPUT
		NetFlow* PIPETX5EQCOEFF, // INPUT
		NetFlow* PIPETX5EQDONE, // INPUT
		NetFlow* PIPETX6EQCOEFF, // INPUT
		NetFlow* PIPETX6EQDONE, // INPUT
		NetFlow* PIPETX7EQCOEFF, // INPUT
		NetFlow* PIPETX7EQDONE, // INPUT
		NetFlow* PLDISABLESCRAMBLER, // INPUT
		NetFlow* PLEQRESETEIEOSCOUNT, // INPUT
		NetFlow* PLGEN3PCSDISABLE, // INPUT
		NetFlow* PLGEN3PCSRXSYNCDONE, // INPUT
		NetFlow* RECCLK, // INPUT
		NetFlow* RESETN, // INPUT
		NetFlow* SAXISCCTDATA, // INPUT
		NetFlow* SAXISCCTKEEP, // INPUT
		NetFlow* SAXISCCTLAST, // INPUT
		NetFlow* SAXISCCTUSER, // INPUT
		NetFlow* SAXISCCTVALID, // INPUT
		NetFlow* SAXISRQTDATA, // INPUT
		NetFlow* SAXISRQTKEEP, // INPUT
		NetFlow* SAXISRQTLAST, // INPUT
		NetFlow* SAXISRQTUSER, // INPUT
		NetFlow* SAXISRQTVALID, // INPUT
		NetFlow* USERCLK // INPUT
		){
	
	// Assign parameters and ports: 
	//Verilog Parameters:
		this->LOC = LOC; // Default: "UNPLACED"
		this->ARI_CAP_ENABLE = ARI_CAP_ENABLE; // Default: "FALSE"
		this->AXISTEN_IF_CC_ALIGNMENT_MODE = AXISTEN_IF_CC_ALIGNMENT_MODE; // Default: "FALSE"
		this->AXISTEN_IF_CC_PARITY_CHK = AXISTEN_IF_CC_PARITY_CHK; // Default: "TRUE"
		this->AXISTEN_IF_CQ_ALIGNMENT_MODE = AXISTEN_IF_CQ_ALIGNMENT_MODE; // Default: "FALSE"
		this->AXISTEN_IF_ENABLE_CLIENT_TAG = AXISTEN_IF_ENABLE_CLIENT_TAG; // Default: "FALSE"
		this->AXISTEN_IF_ENABLE_MSG_ROUTE = AXISTEN_IF_ENABLE_MSG_ROUTE; // Default: 18'h00000
		this->AXISTEN_IF_ENABLE_RX_MSG_INTFC = AXISTEN_IF_ENABLE_RX_MSG_INTFC; // Default: "FALSE"
		this->AXISTEN_IF_RC_ALIGNMENT_MODE = AXISTEN_IF_RC_ALIGNMENT_MODE; // Default: "FALSE"
		this->AXISTEN_IF_RC_STRADDLE = AXISTEN_IF_RC_STRADDLE; // Default: "FALSE"
		this->AXISTEN_IF_RQ_ALIGNMENT_MODE = AXISTEN_IF_RQ_ALIGNMENT_MODE; // Default: "FALSE"
		this->AXISTEN_IF_RQ_PARITY_CHK = AXISTEN_IF_RQ_PARITY_CHK; // Default: "TRUE"
		this->AXISTEN_IF_WIDTH = AXISTEN_IF_WIDTH; // Default: 2'h2
		this->CRM_CORE_CLK_FREQ_500 = CRM_CORE_CLK_FREQ_500; // Default: "TRUE"
		this->CRM_USER_CLK_FREQ = CRM_USER_CLK_FREQ; // Default: 2'h2
		this->DNSTREAM_LINK_NUM = DNSTREAM_LINK_NUM; // Default: 8'h00
		this->GEN3_PCS_AUTO_REALIGN = GEN3_PCS_AUTO_REALIGN; // Default: 2'h1
		this->GEN3_PCS_RX_ELECIDLE_INTERNAL = GEN3_PCS_RX_ELECIDLE_INTERNAL; // Default: "TRUE"
		this->LL_ACK_TIMEOUT = LL_ACK_TIMEOUT; // Default: 9'h000
		this->LL_ACK_TIMEOUT_EN = LL_ACK_TIMEOUT_EN; // Default: "FALSE"
		this->LL_ACK_TIMEOUT_FUNC = LL_ACK_TIMEOUT_FUNC; // Default: 0
		this->LL_CPL_FC_UPDATE_TIMER = LL_CPL_FC_UPDATE_TIMER; // Default: 16'h0000
		this->LL_CPL_FC_UPDATE_TIMER_OVERRIDE = LL_CPL_FC_UPDATE_TIMER_OVERRIDE; // Default: "FALSE"
		this->LL_FC_UPDATE_TIMER = LL_FC_UPDATE_TIMER; // Default: 16'h0000
		this->LL_FC_UPDATE_TIMER_OVERRIDE = LL_FC_UPDATE_TIMER_OVERRIDE; // Default: "FALSE"
		this->LL_NP_FC_UPDATE_TIMER = LL_NP_FC_UPDATE_TIMER; // Default: 16'h0000
		this->LL_NP_FC_UPDATE_TIMER_OVERRIDE = LL_NP_FC_UPDATE_TIMER_OVERRIDE; // Default: "FALSE"
		this->LL_P_FC_UPDATE_TIMER = LL_P_FC_UPDATE_TIMER; // Default: 16'h0000
		this->LL_P_FC_UPDATE_TIMER_OVERRIDE = LL_P_FC_UPDATE_TIMER_OVERRIDE; // Default: "FALSE"
		this->LL_REPLAY_TIMEOUT = LL_REPLAY_TIMEOUT; // Default: 9'h000
		this->LL_REPLAY_TIMEOUT_EN = LL_REPLAY_TIMEOUT_EN; // Default: "FALSE"
		this->LL_REPLAY_TIMEOUT_FUNC = LL_REPLAY_TIMEOUT_FUNC; // Default: 0
		this->LTR_TX_MESSAGE_MINIMUM_INTERVAL = LTR_TX_MESSAGE_MINIMUM_INTERVAL; // Default: 10'h0FA
		this->LTR_TX_MESSAGE_ON_FUNC_POWER_STATE_CHANGE = LTR_TX_MESSAGE_ON_FUNC_POWER_STATE_CHANGE; // Default: "FALSE"
		this->LTR_TX_MESSAGE_ON_LTR_ENABLE = LTR_TX_MESSAGE_ON_LTR_ENABLE; // Default: "FALSE"
		this->PF0_AER_CAP_ECRC_CHECK_CAPABLE = PF0_AER_CAP_ECRC_CHECK_CAPABLE; // Default: "FALSE"
		this->PF0_AER_CAP_ECRC_GEN_CAPABLE = PF0_AER_CAP_ECRC_GEN_CAPABLE; // Default: "FALSE"
		this->PF0_AER_CAP_NEXTPTR = PF0_AER_CAP_NEXTPTR; // Default: 12'h000
		this->PF0_ARI_CAP_NEXTPTR = PF0_ARI_CAP_NEXTPTR; // Default: 12'h000
		this->PF0_ARI_CAP_NEXT_FUNC = PF0_ARI_CAP_NEXT_FUNC; // Default: 8'h00
		this->PF0_ARI_CAP_VER = PF0_ARI_CAP_VER; // Default: 4'h1
		this->PF0_BAR0_APERTURE_SIZE = PF0_BAR0_APERTURE_SIZE; // Default: 5'h03
		this->PF0_BAR0_CONTROL = PF0_BAR0_CONTROL; // Default: 3'h4
		this->PF0_BAR1_APERTURE_SIZE = PF0_BAR1_APERTURE_SIZE; // Default: 5'h00
		this->PF0_BAR1_CONTROL = PF0_BAR1_CONTROL; // Default: 3'h0
		this->PF0_BAR2_APERTURE_SIZE = PF0_BAR2_APERTURE_SIZE; // Default: 5'h03
		this->PF0_BAR2_CONTROL = PF0_BAR2_CONTROL; // Default: 3'h4
		this->PF0_BAR3_APERTURE_SIZE = PF0_BAR3_APERTURE_SIZE; // Default: 5'h03
		this->PF0_BAR3_CONTROL = PF0_BAR3_CONTROL; // Default: 3'h0
		this->PF0_BAR4_APERTURE_SIZE = PF0_BAR4_APERTURE_SIZE; // Default: 5'h03
		this->PF0_BAR4_CONTROL = PF0_BAR4_CONTROL; // Default: 3'h4
		this->PF0_BAR5_APERTURE_SIZE = PF0_BAR5_APERTURE_SIZE; // Default: 5'h03
		this->PF0_BAR5_CONTROL = PF0_BAR5_CONTROL; // Default: 3'h0
		this->PF0_BIST_REGISTER = PF0_BIST_REGISTER; // Default: 8'h00
		this->PF0_CAPABILITY_POINTER = PF0_CAPABILITY_POINTER; // Default: 8'h50
		this->PF0_CLASS_CODE = PF0_CLASS_CODE; // Default: 24'h000000
		this->PF0_DEVICE_ID = PF0_DEVICE_ID; // Default: 16'h0000
		this->PF0_DEV_CAP2_128B_CAS_ATOMIC_COMPLETER_SUPPORT = PF0_DEV_CAP2_128B_CAS_ATOMIC_COMPLETER_SUPPORT; // Default: "TRUE"
		this->PF0_DEV_CAP2_32B_ATOMIC_COMPLETER_SUPPORT = PF0_DEV_CAP2_32B_ATOMIC_COMPLETER_SUPPORT; // Default: "TRUE"
		this->PF0_DEV_CAP2_64B_ATOMIC_COMPLETER_SUPPORT = PF0_DEV_CAP2_64B_ATOMIC_COMPLETER_SUPPORT; // Default: "TRUE"
		this->PF0_DEV_CAP2_CPL_TIMEOUT_DISABLE = PF0_DEV_CAP2_CPL_TIMEOUT_DISABLE; // Default: "TRUE"
		this->PF0_DEV_CAP2_LTR_SUPPORT = PF0_DEV_CAP2_LTR_SUPPORT; // Default: "TRUE"
		this->PF0_DEV_CAP2_OBFF_SUPPORT = PF0_DEV_CAP2_OBFF_SUPPORT; // Default: 2'h0
		this->PF0_DEV_CAP2_TPH_COMPLETER_SUPPORT = PF0_DEV_CAP2_TPH_COMPLETER_SUPPORT; // Default: "FALSE"
		this->PF0_DEV_CAP_ENDPOINT_L0S_LATENCY = PF0_DEV_CAP_ENDPOINT_L0S_LATENCY; // Default: 0
		this->PF0_DEV_CAP_ENDPOINT_L1_LATENCY = PF0_DEV_CAP_ENDPOINT_L1_LATENCY; // Default: 0
		this->PF0_DEV_CAP_EXT_TAG_SUPPORTED = PF0_DEV_CAP_EXT_TAG_SUPPORTED; // Default: "TRUE"
		this->PF0_DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE = PF0_DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE; // Default: "TRUE"
		this->PF0_DEV_CAP_MAX_PAYLOAD_SIZE = PF0_DEV_CAP_MAX_PAYLOAD_SIZE; // Default: 3'h3
		this->PF0_DPA_CAP_NEXTPTR = PF0_DPA_CAP_NEXTPTR; // Default: 12'h000
		this->PF0_DPA_CAP_SUB_STATE_CONTROL = PF0_DPA_CAP_SUB_STATE_CONTROL; // Default: 5'h00
		this->PF0_DPA_CAP_SUB_STATE_CONTROL_EN = PF0_DPA_CAP_SUB_STATE_CONTROL_EN; // Default: "TRUE"
		this->PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION0 = PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION0; // Default: 8'h00
		this->PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION1 = PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION1; // Default: 8'h00
		this->PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION2 = PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION2; // Default: 8'h00
		this->PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION3 = PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION3; // Default: 8'h00
		this->PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION4 = PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION4; // Default: 8'h00
		this->PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION5 = PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION5; // Default: 8'h00
		this->PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION6 = PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION6; // Default: 8'h00
		this->PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION7 = PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION7; // Default: 8'h00
		this->PF0_DPA_CAP_VER = PF0_DPA_CAP_VER; // Default: 4'h1
		this->PF0_DSN_CAP_NEXTPTR = PF0_DSN_CAP_NEXTPTR; // Default: 12'h10C
		this->PF0_EXPANSION_ROM_APERTURE_SIZE = PF0_EXPANSION_ROM_APERTURE_SIZE; // Default: 5'h03
		this->PF0_EXPANSION_ROM_ENABLE = PF0_EXPANSION_ROM_ENABLE; // Default: "FALSE"
		this->PF0_INTERRUPT_LINE = PF0_INTERRUPT_LINE; // Default: 8'h00
		this->PF0_INTERRUPT_PIN = PF0_INTERRUPT_PIN; // Default: 3'h1
		this->PF0_LINK_CAP_ASPM_SUPPORT = PF0_LINK_CAP_ASPM_SUPPORT; // Default: 0
		this->PF0_LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN1 = PF0_LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN1; // Default: 7
		this->PF0_LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN2 = PF0_LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN2; // Default: 7
		this->PF0_LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN3 = PF0_LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN3; // Default: 7
		this->PF0_LINK_CAP_L0S_EXIT_LATENCY_GEN1 = PF0_LINK_CAP_L0S_EXIT_LATENCY_GEN1; // Default: 7
		this->PF0_LINK_CAP_L0S_EXIT_LATENCY_GEN2 = PF0_LINK_CAP_L0S_EXIT_LATENCY_GEN2; // Default: 7
		this->PF0_LINK_CAP_L0S_EXIT_LATENCY_GEN3 = PF0_LINK_CAP_L0S_EXIT_LATENCY_GEN3; // Default: 7
		this->PF0_LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN1 = PF0_LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN1; // Default: 7
		this->PF0_LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN2 = PF0_LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN2; // Default: 7
		this->PF0_LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN3 = PF0_LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN3; // Default: 7
		this->PF0_LINK_CAP_L1_EXIT_LATENCY_GEN1 = PF0_LINK_CAP_L1_EXIT_LATENCY_GEN1; // Default: 7
		this->PF0_LINK_CAP_L1_EXIT_LATENCY_GEN2 = PF0_LINK_CAP_L1_EXIT_LATENCY_GEN2; // Default: 7
		this->PF0_LINK_CAP_L1_EXIT_LATENCY_GEN3 = PF0_LINK_CAP_L1_EXIT_LATENCY_GEN3; // Default: 7
		this->PF0_LINK_STATUS_SLOT_CLOCK_CONFIG = PF0_LINK_STATUS_SLOT_CLOCK_CONFIG; // Default: "TRUE"
		this->PF0_LTR_CAP_MAX_NOSNOOP_LAT = PF0_LTR_CAP_MAX_NOSNOOP_LAT; // Default: 10'h000
		this->PF0_LTR_CAP_MAX_SNOOP_LAT = PF0_LTR_CAP_MAX_SNOOP_LAT; // Default: 10'h000
		this->PF0_LTR_CAP_NEXTPTR = PF0_LTR_CAP_NEXTPTR; // Default: 12'h000
		this->PF0_LTR_CAP_VER = PF0_LTR_CAP_VER; // Default: 4'h1
		this->PF0_MSIX_CAP_NEXTPTR = PF0_MSIX_CAP_NEXTPTR; // Default: 8'h00
		this->PF0_MSIX_CAP_PBA_BIR = PF0_MSIX_CAP_PBA_BIR; // Default: 0
		this->PF0_MSIX_CAP_PBA_OFFSET = PF0_MSIX_CAP_PBA_OFFSET; // Default: 29'h00000050
		this->PF0_MSIX_CAP_TABLE_BIR = PF0_MSIX_CAP_TABLE_BIR; // Default: 0
		this->PF0_MSIX_CAP_TABLE_OFFSET = PF0_MSIX_CAP_TABLE_OFFSET; // Default: 29'h00000040
		this->PF0_MSIX_CAP_TABLE_SIZE = PF0_MSIX_CAP_TABLE_SIZE; // Default: 11'h000
		this->PF0_MSI_CAP_MULTIMSGCAP = PF0_MSI_CAP_MULTIMSGCAP; // Default: 0
		this->PF0_MSI_CAP_NEXTPTR = PF0_MSI_CAP_NEXTPTR; // Default: 8'h00
		this->PF0_PB_CAP_NEXTPTR = PF0_PB_CAP_NEXTPTR; // Default: 12'h000
		this->PF0_PB_CAP_SYSTEM_ALLOCATED = PF0_PB_CAP_SYSTEM_ALLOCATED; // Default: "FALSE"
		this->PF0_PB_CAP_VER = PF0_PB_CAP_VER; // Default: 4'h1
		this->PF0_PM_CAP_ID = PF0_PM_CAP_ID; // Default: 8'h01
		this->PF0_PM_CAP_NEXTPTR = PF0_PM_CAP_NEXTPTR; // Default: 8'h00
		this->PF0_PM_CAP_PMESUPPORT_D0 = PF0_PM_CAP_PMESUPPORT_D0; // Default: "TRUE"
		this->PF0_PM_CAP_PMESUPPORT_D1 = PF0_PM_CAP_PMESUPPORT_D1; // Default: "TRUE"
		this->PF0_PM_CAP_PMESUPPORT_D3HOT = PF0_PM_CAP_PMESUPPORT_D3HOT; // Default: "TRUE"
		this->PF0_PM_CAP_SUPP_D1_STATE = PF0_PM_CAP_SUPP_D1_STATE; // Default: "TRUE"
		this->PF0_PM_CAP_VER_ID = PF0_PM_CAP_VER_ID; // Default: 3'h3
		this->PF0_PM_CSR_NOSOFTRESET = PF0_PM_CSR_NOSOFTRESET; // Default: "TRUE"
		this->PF0_RBAR_CAP_ENABLE = PF0_RBAR_CAP_ENABLE; // Default: "FALSE"
		this->PF0_RBAR_CAP_INDEX0 = PF0_RBAR_CAP_INDEX0; // Default: 3'h0
		this->PF0_RBAR_CAP_INDEX1 = PF0_RBAR_CAP_INDEX1; // Default: 3'h0
		this->PF0_RBAR_CAP_INDEX2 = PF0_RBAR_CAP_INDEX2; // Default: 3'h0
		this->PF0_RBAR_CAP_NEXTPTR = PF0_RBAR_CAP_NEXTPTR; // Default: 12'h000
		this->PF0_RBAR_CAP_SIZE0 = PF0_RBAR_CAP_SIZE0; // Default: 20'h00000
		this->PF0_RBAR_CAP_SIZE1 = PF0_RBAR_CAP_SIZE1; // Default: 20'h00000
		this->PF0_RBAR_CAP_SIZE2 = PF0_RBAR_CAP_SIZE2; // Default: 20'h00000
		this->PF0_RBAR_CAP_VER = PF0_RBAR_CAP_VER; // Default: 4'h1
		this->PF0_RBAR_NUM = PF0_RBAR_NUM; // Default: 3'h1
		this->PF0_REVISION_ID = PF0_REVISION_ID; // Default: 8'h00
		this->PF0_SRIOV_BAR0_APERTURE_SIZE = PF0_SRIOV_BAR0_APERTURE_SIZE; // Default: 5'h03
		this->PF0_SRIOV_BAR0_CONTROL = PF0_SRIOV_BAR0_CONTROL; // Default: 3'h4
		this->PF0_SRIOV_BAR1_APERTURE_SIZE = PF0_SRIOV_BAR1_APERTURE_SIZE; // Default: 5'h00
		this->PF0_SRIOV_BAR1_CONTROL = PF0_SRIOV_BAR1_CONTROL; // Default: 3'h0
		this->PF0_SRIOV_BAR2_APERTURE_SIZE = PF0_SRIOV_BAR2_APERTURE_SIZE; // Default: 5'h03
		this->PF0_SRIOV_BAR2_CONTROL = PF0_SRIOV_BAR2_CONTROL; // Default: 3'h4
		this->PF0_SRIOV_BAR3_APERTURE_SIZE = PF0_SRIOV_BAR3_APERTURE_SIZE; // Default: 5'h03
		this->PF0_SRIOV_BAR3_CONTROL = PF0_SRIOV_BAR3_CONTROL; // Default: 3'h0
		this->PF0_SRIOV_BAR4_APERTURE_SIZE = PF0_SRIOV_BAR4_APERTURE_SIZE; // Default: 5'h03
		this->PF0_SRIOV_BAR4_CONTROL = PF0_SRIOV_BAR4_CONTROL; // Default: 3'h4
		this->PF0_SRIOV_BAR5_APERTURE_SIZE = PF0_SRIOV_BAR5_APERTURE_SIZE; // Default: 5'h03
		this->PF0_SRIOV_BAR5_CONTROL = PF0_SRIOV_BAR5_CONTROL; // Default: 3'h0
		this->PF0_SRIOV_CAP_INITIAL_VF = PF0_SRIOV_CAP_INITIAL_VF; // Default: 16'h0000
		this->PF0_SRIOV_CAP_NEXTPTR = PF0_SRIOV_CAP_NEXTPTR; // Default: 12'h000
		this->PF0_SRIOV_CAP_TOTAL_VF = PF0_SRIOV_CAP_TOTAL_VF; // Default: 16'h0000
		this->PF0_SRIOV_CAP_VER = PF0_SRIOV_CAP_VER; // Default: 4'h1
		this->PF0_SRIOV_FIRST_VF_OFFSET = PF0_SRIOV_FIRST_VF_OFFSET; // Default: 16'h0000
		this->PF0_SRIOV_FUNC_DEP_LINK = PF0_SRIOV_FUNC_DEP_LINK; // Default: 16'h0000
		this->PF0_SRIOV_SUPPORTED_PAGE_SIZE = PF0_SRIOV_SUPPORTED_PAGE_SIZE; // Default: 32'h00000000
		this->PF0_SRIOV_VF_DEVICE_ID = PF0_SRIOV_VF_DEVICE_ID; // Default: 16'h0000
		this->PF0_SUBSYSTEM_ID = PF0_SUBSYSTEM_ID; // Default: 16'h0000
		this->PF0_TPHR_CAP_DEV_SPECIFIC_MODE = PF0_TPHR_CAP_DEV_SPECIFIC_MODE; // Default: "TRUE"
		this->PF0_TPHR_CAP_ENABLE = PF0_TPHR_CAP_ENABLE; // Default: "FALSE"
		this->PF0_TPHR_CAP_INT_VEC_MODE = PF0_TPHR_CAP_INT_VEC_MODE; // Default: "TRUE"
		this->PF0_TPHR_CAP_NEXTPTR = PF0_TPHR_CAP_NEXTPTR; // Default: 12'h000
		this->PF0_TPHR_CAP_ST_MODE_SEL = PF0_TPHR_CAP_ST_MODE_SEL; // Default: 3'h0
		this->PF0_TPHR_CAP_ST_TABLE_LOC = PF0_TPHR_CAP_ST_TABLE_LOC; // Default: 2'h0
		this->PF0_TPHR_CAP_ST_TABLE_SIZE = PF0_TPHR_CAP_ST_TABLE_SIZE; // Default: 11'h000
		this->PF0_TPHR_CAP_VER = PF0_TPHR_CAP_VER; // Default: 4'h1
		this->PF0_VC_CAP_NEXTPTR = PF0_VC_CAP_NEXTPTR; // Default: 12'h000
		this->PF0_VC_CAP_VER = PF0_VC_CAP_VER; // Default: 4'h1
		this->PF1_AER_CAP_ECRC_CHECK_CAPABLE = PF1_AER_CAP_ECRC_CHECK_CAPABLE; // Default: "FALSE"
		this->PF1_AER_CAP_ECRC_GEN_CAPABLE = PF1_AER_CAP_ECRC_GEN_CAPABLE; // Default: "FALSE"
		this->PF1_AER_CAP_NEXTPTR = PF1_AER_CAP_NEXTPTR; // Default: 12'h000
		this->PF1_ARI_CAP_NEXTPTR = PF1_ARI_CAP_NEXTPTR; // Default: 12'h000
		this->PF1_ARI_CAP_NEXT_FUNC = PF1_ARI_CAP_NEXT_FUNC; // Default: 8'h00
		this->PF1_BAR0_APERTURE_SIZE = PF1_BAR0_APERTURE_SIZE; // Default: 5'h03
		this->PF1_BAR0_CONTROL = PF1_BAR0_CONTROL; // Default: 3'h4
		this->PF1_BAR1_APERTURE_SIZE = PF1_BAR1_APERTURE_SIZE; // Default: 5'h00
		this->PF1_BAR1_CONTROL = PF1_BAR1_CONTROL; // Default: 3'h0
		this->PF1_BAR2_APERTURE_SIZE = PF1_BAR2_APERTURE_SIZE; // Default: 5'h03
		this->PF1_BAR2_CONTROL = PF1_BAR2_CONTROL; // Default: 3'h4
		this->PF1_BAR3_APERTURE_SIZE = PF1_BAR3_APERTURE_SIZE; // Default: 5'h03
		this->PF1_BAR3_CONTROL = PF1_BAR3_CONTROL; // Default: 3'h0
		this->PF1_BAR4_APERTURE_SIZE = PF1_BAR4_APERTURE_SIZE; // Default: 5'h03
		this->PF1_BAR4_CONTROL = PF1_BAR4_CONTROL; // Default: 3'h4
		this->PF1_BAR5_APERTURE_SIZE = PF1_BAR5_APERTURE_SIZE; // Default: 5'h03
		this->PF1_BAR5_CONTROL = PF1_BAR5_CONTROL; // Default: 3'h0
		this->PF1_BIST_REGISTER = PF1_BIST_REGISTER; // Default: 8'h00
		this->PF1_CAPABILITY_POINTER = PF1_CAPABILITY_POINTER; // Default: 8'h50
		this->PF1_CLASS_CODE = PF1_CLASS_CODE; // Default: 24'h000000
		this->PF1_DEVICE_ID = PF1_DEVICE_ID; // Default: 16'h0000
		this->PF1_DEV_CAP_MAX_PAYLOAD_SIZE = PF1_DEV_CAP_MAX_PAYLOAD_SIZE; // Default: 3'h3
		this->PF1_DPA_CAP_NEXTPTR = PF1_DPA_CAP_NEXTPTR; // Default: 12'h000
		this->PF1_DPA_CAP_SUB_STATE_CONTROL = PF1_DPA_CAP_SUB_STATE_CONTROL; // Default: 5'h00
		this->PF1_DPA_CAP_SUB_STATE_CONTROL_EN = PF1_DPA_CAP_SUB_STATE_CONTROL_EN; // Default: "TRUE"
		this->PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION0 = PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION0; // Default: 8'h00
		this->PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION1 = PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION1; // Default: 8'h00
		this->PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION2 = PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION2; // Default: 8'h00
		this->PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION3 = PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION3; // Default: 8'h00
		this->PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION4 = PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION4; // Default: 8'h00
		this->PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION5 = PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION5; // Default: 8'h00
		this->PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION6 = PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION6; // Default: 8'h00
		this->PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION7 = PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION7; // Default: 8'h00
		this->PF1_DPA_CAP_VER = PF1_DPA_CAP_VER; // Default: 4'h1
		this->PF1_DSN_CAP_NEXTPTR = PF1_DSN_CAP_NEXTPTR; // Default: 12'h10C
		this->PF1_EXPANSION_ROM_APERTURE_SIZE = PF1_EXPANSION_ROM_APERTURE_SIZE; // Default: 5'h03
		this->PF1_EXPANSION_ROM_ENABLE = PF1_EXPANSION_ROM_ENABLE; // Default: "FALSE"
		this->PF1_INTERRUPT_LINE = PF1_INTERRUPT_LINE; // Default: 8'h00
		this->PF1_INTERRUPT_PIN = PF1_INTERRUPT_PIN; // Default: 3'h1
		this->PF1_MSIX_CAP_NEXTPTR = PF1_MSIX_CAP_NEXTPTR; // Default: 8'h00
		this->PF1_MSIX_CAP_PBA_BIR = PF1_MSIX_CAP_PBA_BIR; // Default: 0
		this->PF1_MSIX_CAP_PBA_OFFSET = PF1_MSIX_CAP_PBA_OFFSET; // Default: 29'h00000050
		this->PF1_MSIX_CAP_TABLE_BIR = PF1_MSIX_CAP_TABLE_BIR; // Default: 0
		this->PF1_MSIX_CAP_TABLE_OFFSET = PF1_MSIX_CAP_TABLE_OFFSET; // Default: 29'h00000040
		this->PF1_MSIX_CAP_TABLE_SIZE = PF1_MSIX_CAP_TABLE_SIZE; // Default: 11'h000
		this->PF1_MSI_CAP_MULTIMSGCAP = PF1_MSI_CAP_MULTIMSGCAP; // Default: 0
		this->PF1_MSI_CAP_NEXTPTR = PF1_MSI_CAP_NEXTPTR; // Default: 8'h00
		this->PF1_PB_CAP_NEXTPTR = PF1_PB_CAP_NEXTPTR; // Default: 12'h000
		this->PF1_PB_CAP_SYSTEM_ALLOCATED = PF1_PB_CAP_SYSTEM_ALLOCATED; // Default: "FALSE"
		this->PF1_PB_CAP_VER = PF1_PB_CAP_VER; // Default: 4'h1
		this->PF1_PM_CAP_ID = PF1_PM_CAP_ID; // Default: 8'h01
		this->PF1_PM_CAP_NEXTPTR = PF1_PM_CAP_NEXTPTR; // Default: 8'h00
		this->PF1_PM_CAP_VER_ID = PF1_PM_CAP_VER_ID; // Default: 3'h3
		this->PF1_RBAR_CAP_ENABLE = PF1_RBAR_CAP_ENABLE; // Default: "FALSE"
		this->PF1_RBAR_CAP_INDEX0 = PF1_RBAR_CAP_INDEX0; // Default: 3'h0
		this->PF1_RBAR_CAP_INDEX1 = PF1_RBAR_CAP_INDEX1; // Default: 3'h0
		this->PF1_RBAR_CAP_INDEX2 = PF1_RBAR_CAP_INDEX2; // Default: 3'h0
		this->PF1_RBAR_CAP_NEXTPTR = PF1_RBAR_CAP_NEXTPTR; // Default: 12'h000
		this->PF1_RBAR_CAP_SIZE0 = PF1_RBAR_CAP_SIZE0; // Default: 20'h00000
		this->PF1_RBAR_CAP_SIZE1 = PF1_RBAR_CAP_SIZE1; // Default: 20'h00000
		this->PF1_RBAR_CAP_SIZE2 = PF1_RBAR_CAP_SIZE2; // Default: 20'h00000
		this->PF1_RBAR_CAP_VER = PF1_RBAR_CAP_VER; // Default: 4'h1
		this->PF1_RBAR_NUM = PF1_RBAR_NUM; // Default: 3'h1
		this->PF1_REVISION_ID = PF1_REVISION_ID; // Default: 8'h00
		this->PF1_SRIOV_BAR0_APERTURE_SIZE = PF1_SRIOV_BAR0_APERTURE_SIZE; // Default: 5'h03
		this->PF1_SRIOV_BAR0_CONTROL = PF1_SRIOV_BAR0_CONTROL; // Default: 3'h4
		this->PF1_SRIOV_BAR1_APERTURE_SIZE = PF1_SRIOV_BAR1_APERTURE_SIZE; // Default: 5'h00
		this->PF1_SRIOV_BAR1_CONTROL = PF1_SRIOV_BAR1_CONTROL; // Default: 3'h0
		this->PF1_SRIOV_BAR2_APERTURE_SIZE = PF1_SRIOV_BAR2_APERTURE_SIZE; // Default: 5'h03
		this->PF1_SRIOV_BAR2_CONTROL = PF1_SRIOV_BAR2_CONTROL; // Default: 3'h4
		this->PF1_SRIOV_BAR3_APERTURE_SIZE = PF1_SRIOV_BAR3_APERTURE_SIZE; // Default: 5'h03
		this->PF1_SRIOV_BAR3_CONTROL = PF1_SRIOV_BAR3_CONTROL; // Default: 3'h0
		this->PF1_SRIOV_BAR4_APERTURE_SIZE = PF1_SRIOV_BAR4_APERTURE_SIZE; // Default: 5'h03
		this->PF1_SRIOV_BAR4_CONTROL = PF1_SRIOV_BAR4_CONTROL; // Default: 3'h4
		this->PF1_SRIOV_BAR5_APERTURE_SIZE = PF1_SRIOV_BAR5_APERTURE_SIZE; // Default: 5'h03
		this->PF1_SRIOV_BAR5_CONTROL = PF1_SRIOV_BAR5_CONTROL; // Default: 3'h0
		this->PF1_SRIOV_CAP_INITIAL_VF = PF1_SRIOV_CAP_INITIAL_VF; // Default: 16'h0000
		this->PF1_SRIOV_CAP_NEXTPTR = PF1_SRIOV_CAP_NEXTPTR; // Default: 12'h000
		this->PF1_SRIOV_CAP_TOTAL_VF = PF1_SRIOV_CAP_TOTAL_VF; // Default: 16'h0000
		this->PF1_SRIOV_CAP_VER = PF1_SRIOV_CAP_VER; // Default: 4'h1
		this->PF1_SRIOV_FIRST_VF_OFFSET = PF1_SRIOV_FIRST_VF_OFFSET; // Default: 16'h0000
		this->PF1_SRIOV_FUNC_DEP_LINK = PF1_SRIOV_FUNC_DEP_LINK; // Default: 16'h0000
		this->PF1_SRIOV_SUPPORTED_PAGE_SIZE = PF1_SRIOV_SUPPORTED_PAGE_SIZE; // Default: 32'h00000000
		this->PF1_SRIOV_VF_DEVICE_ID = PF1_SRIOV_VF_DEVICE_ID; // Default: 16'h0000
		this->PF1_SUBSYSTEM_ID = PF1_SUBSYSTEM_ID; // Default: 16'h0000
		this->PF1_TPHR_CAP_DEV_SPECIFIC_MODE = PF1_TPHR_CAP_DEV_SPECIFIC_MODE; // Default: "TRUE"
		this->PF1_TPHR_CAP_ENABLE = PF1_TPHR_CAP_ENABLE; // Default: "FALSE"
		this->PF1_TPHR_CAP_INT_VEC_MODE = PF1_TPHR_CAP_INT_VEC_MODE; // Default: "TRUE"
		this->PF1_TPHR_CAP_NEXTPTR = PF1_TPHR_CAP_NEXTPTR; // Default: 12'h000
		this->PF1_TPHR_CAP_ST_MODE_SEL = PF1_TPHR_CAP_ST_MODE_SEL; // Default: 3'h0
		this->PF1_TPHR_CAP_ST_TABLE_LOC = PF1_TPHR_CAP_ST_TABLE_LOC; // Default: 2'h0
		this->PF1_TPHR_CAP_ST_TABLE_SIZE = PF1_TPHR_CAP_ST_TABLE_SIZE; // Default: 11'h000
		this->PF1_TPHR_CAP_VER = PF1_TPHR_CAP_VER; // Default: 4'h1
		this->PL_DISABLE_EI_INFER_IN_L0 = PL_DISABLE_EI_INFER_IN_L0; // Default: "FALSE"
		this->PL_DISABLE_GEN3_DC_BALANCE = PL_DISABLE_GEN3_DC_BALANCE; // Default: "FALSE"
		this->PL_DISABLE_SCRAMBLING = PL_DISABLE_SCRAMBLING; // Default: "FALSE"
		this->PL_DISABLE_UPCONFIG_CAPABLE = PL_DISABLE_UPCONFIG_CAPABLE; // Default: "FALSE"
		this->PL_EQ_ADAPT_DISABLE_COEFF_CHECK = PL_EQ_ADAPT_DISABLE_COEFF_CHECK; // Default: "FALSE"
		this->PL_EQ_ADAPT_DISABLE_PRESET_CHECK = PL_EQ_ADAPT_DISABLE_PRESET_CHECK; // Default: "FALSE"
		this->PL_EQ_ADAPT_ITER_COUNT = PL_EQ_ADAPT_ITER_COUNT; // Default: 5'h02
		this->PL_EQ_ADAPT_REJECT_RETRY_COUNT = PL_EQ_ADAPT_REJECT_RETRY_COUNT; // Default: 2'h1
		this->PL_EQ_BYPASS_PHASE23 = PL_EQ_BYPASS_PHASE23; // Default: "FALSE"
		this->PL_EQ_SHORT_ADAPT_PHASE = PL_EQ_SHORT_ADAPT_PHASE; // Default: "FALSE"
		this->PL_LANE0_EQ_CONTROL = PL_LANE0_EQ_CONTROL; // Default: 16'h3F00
		this->PL_LANE1_EQ_CONTROL = PL_LANE1_EQ_CONTROL; // Default: 16'h3F00
		this->PL_LANE2_EQ_CONTROL = PL_LANE2_EQ_CONTROL; // Default: 16'h3F00
		this->PL_LANE3_EQ_CONTROL = PL_LANE3_EQ_CONTROL; // Default: 16'h3F00
		this->PL_LANE4_EQ_CONTROL = PL_LANE4_EQ_CONTROL; // Default: 16'h3F00
		this->PL_LANE5_EQ_CONTROL = PL_LANE5_EQ_CONTROL; // Default: 16'h3F00
		this->PL_LANE6_EQ_CONTROL = PL_LANE6_EQ_CONTROL; // Default: 16'h3F00
		this->PL_LANE7_EQ_CONTROL = PL_LANE7_EQ_CONTROL; // Default: 16'h3F00
		this->PL_LINK_CAP_MAX_LINK_SPEED = PL_LINK_CAP_MAX_LINK_SPEED; // Default: 3'h4
		this->PL_LINK_CAP_MAX_LINK_WIDTH = PL_LINK_CAP_MAX_LINK_WIDTH; // Default: 4'h8
		this->PL_N_FTS_COMCLK_GEN1 = PL_N_FTS_COMCLK_GEN1; // Default: 255
		this->PL_N_FTS_COMCLK_GEN2 = PL_N_FTS_COMCLK_GEN2; // Default: 255
		this->PL_N_FTS_COMCLK_GEN3 = PL_N_FTS_COMCLK_GEN3; // Default: 255
		this->PL_N_FTS_GEN1 = PL_N_FTS_GEN1; // Default: 255
		this->PL_N_FTS_GEN2 = PL_N_FTS_GEN2; // Default: 255
		this->PL_N_FTS_GEN3 = PL_N_FTS_GEN3; // Default: 255
		this->PL_SIM_FAST_LINK_TRAINING = PL_SIM_FAST_LINK_TRAINING; // Default: "FALSE"
		this->PL_UPSTREAM_FACING = PL_UPSTREAM_FACING; // Default: "TRUE"
		this->PM_ASPML0S_TIMEOUT = PM_ASPML0S_TIMEOUT; // Default: 16'h05DC
		this->PM_ASPML1_ENTRY_DELAY = PM_ASPML1_ENTRY_DELAY; // Default: 20'h00000
		this->PM_ENABLE_SLOT_POWER_CAPTURE = PM_ENABLE_SLOT_POWER_CAPTURE; // Default: "TRUE"
		this->PM_L1_REENTRY_DELAY = PM_L1_REENTRY_DELAY; // Default: 32'h00000000
		this->PM_PME_SERVICE_TIMEOUT_DELAY = PM_PME_SERVICE_TIMEOUT_DELAY; // Default: 20'h186A0
		this->PM_PME_TURNOFF_ACK_DELAY = PM_PME_TURNOFF_ACK_DELAY; // Default: 16'h0064
		this->SIM_VERSION = SIM_VERSION; // Default: "1.0"
		this->SPARE_BIT0 = SPARE_BIT0; // Default: 0
		this->SPARE_BIT1 = SPARE_BIT1; // Default: 0
		this->SPARE_BIT2 = SPARE_BIT2; // Default: 0
		this->SPARE_BIT3 = SPARE_BIT3; // Default: 0
		this->SPARE_BIT4 = SPARE_BIT4; // Default: 0
		this->SPARE_BIT5 = SPARE_BIT5; // Default: 0
		this->SPARE_BIT6 = SPARE_BIT6; // Default: 0
		this->SPARE_BIT7 = SPARE_BIT7; // Default: 0
		this->SPARE_BIT8 = SPARE_BIT8; // Default: 0
		this->SPARE_BYTE0 = SPARE_BYTE0; // Default: 8'h00
		this->SPARE_BYTE1 = SPARE_BYTE1; // Default: 8'h00
		this->SPARE_BYTE2 = SPARE_BYTE2; // Default: 8'h00
		this->SPARE_BYTE3 = SPARE_BYTE3; // Default: 8'h00
		this->SPARE_WORD0 = SPARE_WORD0; // Default: 32'h00000000
		this->SPARE_WORD1 = SPARE_WORD1; // Default: 32'h00000000
		this->SPARE_WORD2 = SPARE_WORD2; // Default: 32'h00000000
		this->SPARE_WORD3 = SPARE_WORD3; // Default: 32'h00000000
		this->SRIOV_CAP_ENABLE = SRIOV_CAP_ENABLE; // Default: "FALSE"
		this->TL_COMPL_TIMEOUT_REG0 = TL_COMPL_TIMEOUT_REG0; // Default: 24'hBEBC20
		this->TL_COMPL_TIMEOUT_REG1 = TL_COMPL_TIMEOUT_REG1; // Default: 28'h0000000
		this->TL_CREDITS_CD = TL_CREDITS_CD; // Default: 12'h3E0
		this->TL_CREDITS_CH = TL_CREDITS_CH; // Default: 8'h20
		this->TL_CREDITS_NPD = TL_CREDITS_NPD; // Default: 12'h028
		this->TL_CREDITS_NPH = TL_CREDITS_NPH; // Default: 8'h20
		this->TL_CREDITS_PD = TL_CREDITS_PD; // Default: 12'h198
		this->TL_CREDITS_PH = TL_CREDITS_PH; // Default: 8'h20
		this->TL_ENABLE_MESSAGE_RID_CHECK_ENABLE = TL_ENABLE_MESSAGE_RID_CHECK_ENABLE; // Default: "TRUE"
		this->TL_EXTENDED_CFG_EXTEND_INTERFACE_ENABLE = TL_EXTENDED_CFG_EXTEND_INTERFACE_ENABLE; // Default: "FALSE"
		this->TL_LEGACY_CFG_EXTEND_INTERFACE_ENABLE = TL_LEGACY_CFG_EXTEND_INTERFACE_ENABLE; // Default: "FALSE"
		this->TL_LEGACY_MODE_ENABLE = TL_LEGACY_MODE_ENABLE; // Default: "FALSE"
		this->TL_PF_ENABLE_REG = TL_PF_ENABLE_REG; // Default: "FALSE"
		this->TL_TAG_MGMT_ENABLE = TL_TAG_MGMT_ENABLE; // Default: "TRUE"
		this->VF0_ARI_CAP_NEXTPTR = VF0_ARI_CAP_NEXTPTR; // Default: 12'h000
		this->VF0_CAPABILITY_POINTER = VF0_CAPABILITY_POINTER; // Default: 8'h50
		this->VF0_MSIX_CAP_PBA_BIR = VF0_MSIX_CAP_PBA_BIR; // Default: 0
		this->VF0_MSIX_CAP_PBA_OFFSET = VF0_MSIX_CAP_PBA_OFFSET; // Default: 29'h00000050
		this->VF0_MSIX_CAP_TABLE_BIR = VF0_MSIX_CAP_TABLE_BIR; // Default: 0
		this->VF0_MSIX_CAP_TABLE_OFFSET = VF0_MSIX_CAP_TABLE_OFFSET; // Default: 29'h00000040
		this->VF0_MSIX_CAP_TABLE_SIZE = VF0_MSIX_CAP_TABLE_SIZE; // Default: 11'h000
		this->VF0_MSI_CAP_MULTIMSGCAP = VF0_MSI_CAP_MULTIMSGCAP; // Default: 0
		this->VF0_PM_CAP_ID = VF0_PM_CAP_ID; // Default: 8'h01
		this->VF0_PM_CAP_NEXTPTR = VF0_PM_CAP_NEXTPTR; // Default: 8'h00
		this->VF0_PM_CAP_VER_ID = VF0_PM_CAP_VER_ID; // Default: 3'h3
		this->VF0_TPHR_CAP_DEV_SPECIFIC_MODE = VF0_TPHR_CAP_DEV_SPECIFIC_MODE; // Default: "TRUE"
		this->VF0_TPHR_CAP_ENABLE = VF0_TPHR_CAP_ENABLE; // Default: "FALSE"
		this->VF0_TPHR_CAP_INT_VEC_MODE = VF0_TPHR_CAP_INT_VEC_MODE; // Default: "TRUE"
		this->VF0_TPHR_CAP_NEXTPTR = VF0_TPHR_CAP_NEXTPTR; // Default: 12'h000
		this->VF0_TPHR_CAP_ST_MODE_SEL = VF0_TPHR_CAP_ST_MODE_SEL; // Default: 3'h0
		this->VF0_TPHR_CAP_ST_TABLE_LOC = VF0_TPHR_CAP_ST_TABLE_LOC; // Default: 2'h0
		this->VF0_TPHR_CAP_ST_TABLE_SIZE = VF0_TPHR_CAP_ST_TABLE_SIZE; // Default: 11'h000
		this->VF0_TPHR_CAP_VER = VF0_TPHR_CAP_VER; // Default: 4'h1
		this->VF1_ARI_CAP_NEXTPTR = VF1_ARI_CAP_NEXTPTR; // Default: 12'h000
		this->VF1_MSIX_CAP_PBA_BIR = VF1_MSIX_CAP_PBA_BIR; // Default: 0
		this->VF1_MSIX_CAP_PBA_OFFSET = VF1_MSIX_CAP_PBA_OFFSET; // Default: 29'h00000050
		this->VF1_MSIX_CAP_TABLE_BIR = VF1_MSIX_CAP_TABLE_BIR; // Default: 0
		this->VF1_MSIX_CAP_TABLE_OFFSET = VF1_MSIX_CAP_TABLE_OFFSET; // Default: 29'h00000040
		this->VF1_MSIX_CAP_TABLE_SIZE = VF1_MSIX_CAP_TABLE_SIZE; // Default: 11'h000
		this->VF1_MSI_CAP_MULTIMSGCAP = VF1_MSI_CAP_MULTIMSGCAP; // Default: 0
		this->VF1_PM_CAP_ID = VF1_PM_CAP_ID; // Default: 8'h01
		this->VF1_PM_CAP_NEXTPTR = VF1_PM_CAP_NEXTPTR; // Default: 8'h00
		this->VF1_PM_CAP_VER_ID = VF1_PM_CAP_VER_ID; // Default: 3'h3
		this->VF1_TPHR_CAP_DEV_SPECIFIC_MODE = VF1_TPHR_CAP_DEV_SPECIFIC_MODE; // Default: "TRUE"
		this->VF1_TPHR_CAP_ENABLE = VF1_TPHR_CAP_ENABLE; // Default: "FALSE"
		this->VF1_TPHR_CAP_INT_VEC_MODE = VF1_TPHR_CAP_INT_VEC_MODE; // Default: "TRUE"
		this->VF1_TPHR_CAP_NEXTPTR = VF1_TPHR_CAP_NEXTPTR; // Default: 12'h000
		this->VF1_TPHR_CAP_ST_MODE_SEL = VF1_TPHR_CAP_ST_MODE_SEL; // Default: 3'h0
		this->VF1_TPHR_CAP_ST_TABLE_LOC = VF1_TPHR_CAP_ST_TABLE_LOC; // Default: 2'h0
		this->VF1_TPHR_CAP_ST_TABLE_SIZE = VF1_TPHR_CAP_ST_TABLE_SIZE; // Default: 11'h000
		this->VF1_TPHR_CAP_VER = VF1_TPHR_CAP_VER; // Default: 4'h1
		this->VF2_ARI_CAP_NEXTPTR = VF2_ARI_CAP_NEXTPTR; // Default: 12'h000
		this->VF2_MSIX_CAP_PBA_BIR = VF2_MSIX_CAP_PBA_BIR; // Default: 0
		this->VF2_MSIX_CAP_PBA_OFFSET = VF2_MSIX_CAP_PBA_OFFSET; // Default: 29'h00000050
		this->VF2_MSIX_CAP_TABLE_BIR = VF2_MSIX_CAP_TABLE_BIR; // Default: 0
		this->VF2_MSIX_CAP_TABLE_OFFSET = VF2_MSIX_CAP_TABLE_OFFSET; // Default: 29'h00000040
		this->VF2_MSIX_CAP_TABLE_SIZE = VF2_MSIX_CAP_TABLE_SIZE; // Default: 11'h000
		this->VF2_MSI_CAP_MULTIMSGCAP = VF2_MSI_CAP_MULTIMSGCAP; // Default: 0
		this->VF2_PM_CAP_ID = VF2_PM_CAP_ID; // Default: 8'h01
		this->VF2_PM_CAP_NEXTPTR = VF2_PM_CAP_NEXTPTR; // Default: 8'h00
		this->VF2_PM_CAP_VER_ID = VF2_PM_CAP_VER_ID; // Default: 3'h3
		this->VF2_TPHR_CAP_DEV_SPECIFIC_MODE = VF2_TPHR_CAP_DEV_SPECIFIC_MODE; // Default: "TRUE"
		this->VF2_TPHR_CAP_ENABLE = VF2_TPHR_CAP_ENABLE; // Default: "FALSE"
		this->VF2_TPHR_CAP_INT_VEC_MODE = VF2_TPHR_CAP_INT_VEC_MODE; // Default: "TRUE"
		this->VF2_TPHR_CAP_NEXTPTR = VF2_TPHR_CAP_NEXTPTR; // Default: 12'h000
		this->VF2_TPHR_CAP_ST_MODE_SEL = VF2_TPHR_CAP_ST_MODE_SEL; // Default: 3'h0
		this->VF2_TPHR_CAP_ST_TABLE_LOC = VF2_TPHR_CAP_ST_TABLE_LOC; // Default: 2'h0
		this->VF2_TPHR_CAP_ST_TABLE_SIZE = VF2_TPHR_CAP_ST_TABLE_SIZE; // Default: 11'h000
		this->VF2_TPHR_CAP_VER = VF2_TPHR_CAP_VER; // Default: 4'h1
		this->VF3_ARI_CAP_NEXTPTR = VF3_ARI_CAP_NEXTPTR; // Default: 12'h000
		this->VF3_MSIX_CAP_PBA_BIR = VF3_MSIX_CAP_PBA_BIR; // Default: 0
		this->VF3_MSIX_CAP_PBA_OFFSET = VF3_MSIX_CAP_PBA_OFFSET; // Default: 29'h00000050
		this->VF3_MSIX_CAP_TABLE_BIR = VF3_MSIX_CAP_TABLE_BIR; // Default: 0
		this->VF3_MSIX_CAP_TABLE_OFFSET = VF3_MSIX_CAP_TABLE_OFFSET; // Default: 29'h00000040
		this->VF3_MSIX_CAP_TABLE_SIZE = VF3_MSIX_CAP_TABLE_SIZE; // Default: 11'h000
		this->VF3_MSI_CAP_MULTIMSGCAP = VF3_MSI_CAP_MULTIMSGCAP; // Default: 0
		this->VF3_PM_CAP_ID = VF3_PM_CAP_ID; // Default: 8'h01
		this->VF3_PM_CAP_NEXTPTR = VF3_PM_CAP_NEXTPTR; // Default: 8'h00
		this->VF3_PM_CAP_VER_ID = VF3_PM_CAP_VER_ID; // Default: 3'h3
		this->VF3_TPHR_CAP_DEV_SPECIFIC_MODE = VF3_TPHR_CAP_DEV_SPECIFIC_MODE; // Default: "TRUE"
		this->VF3_TPHR_CAP_ENABLE = VF3_TPHR_CAP_ENABLE; // Default: "FALSE"
		this->VF3_TPHR_CAP_INT_VEC_MODE = VF3_TPHR_CAP_INT_VEC_MODE; // Default: "TRUE"
		this->VF3_TPHR_CAP_NEXTPTR = VF3_TPHR_CAP_NEXTPTR; // Default: 12'h000
		this->VF3_TPHR_CAP_ST_MODE_SEL = VF3_TPHR_CAP_ST_MODE_SEL; // Default: 3'h0
		this->VF3_TPHR_CAP_ST_TABLE_LOC = VF3_TPHR_CAP_ST_TABLE_LOC; // Default: 2'h0
		this->VF3_TPHR_CAP_ST_TABLE_SIZE = VF3_TPHR_CAP_ST_TABLE_SIZE; // Default: 11'h000
		this->VF3_TPHR_CAP_VER = VF3_TPHR_CAP_VER; // Default: 4'h1
		this->VF4_ARI_CAP_NEXTPTR = VF4_ARI_CAP_NEXTPTR; // Default: 12'h000
		this->VF4_MSIX_CAP_PBA_BIR = VF4_MSIX_CAP_PBA_BIR; // Default: 0
		this->VF4_MSIX_CAP_PBA_OFFSET = VF4_MSIX_CAP_PBA_OFFSET; // Default: 29'h00000050
		this->VF4_MSIX_CAP_TABLE_BIR = VF4_MSIX_CAP_TABLE_BIR; // Default: 0
		this->VF4_MSIX_CAP_TABLE_OFFSET = VF4_MSIX_CAP_TABLE_OFFSET; // Default: 29'h00000040
		this->VF4_MSIX_CAP_TABLE_SIZE = VF4_MSIX_CAP_TABLE_SIZE; // Default: 11'h000
		this->VF4_MSI_CAP_MULTIMSGCAP = VF4_MSI_CAP_MULTIMSGCAP; // Default: 0
		this->VF4_PM_CAP_ID = VF4_PM_CAP_ID; // Default: 8'h01
		this->VF4_PM_CAP_NEXTPTR = VF4_PM_CAP_NEXTPTR; // Default: 8'h00
		this->VF4_PM_CAP_VER_ID = VF4_PM_CAP_VER_ID; // Default: 3'h3
		this->VF4_TPHR_CAP_DEV_SPECIFIC_MODE = VF4_TPHR_CAP_DEV_SPECIFIC_MODE; // Default: "TRUE"
		this->VF4_TPHR_CAP_ENABLE = VF4_TPHR_CAP_ENABLE; // Default: "FALSE"
		this->VF4_TPHR_CAP_INT_VEC_MODE = VF4_TPHR_CAP_INT_VEC_MODE; // Default: "TRUE"
		this->VF4_TPHR_CAP_NEXTPTR = VF4_TPHR_CAP_NEXTPTR; // Default: 12'h000
		this->VF4_TPHR_CAP_ST_MODE_SEL = VF4_TPHR_CAP_ST_MODE_SEL; // Default: 3'h0
		this->VF4_TPHR_CAP_ST_TABLE_LOC = VF4_TPHR_CAP_ST_TABLE_LOC; // Default: 2'h0
		this->VF4_TPHR_CAP_ST_TABLE_SIZE = VF4_TPHR_CAP_ST_TABLE_SIZE; // Default: 11'h000
		this->VF4_TPHR_CAP_VER = VF4_TPHR_CAP_VER; // Default: 4'h1
		this->VF5_ARI_CAP_NEXTPTR = VF5_ARI_CAP_NEXTPTR; // Default: 12'h000
		this->VF5_MSIX_CAP_PBA_BIR = VF5_MSIX_CAP_PBA_BIR; // Default: 0
		this->VF5_MSIX_CAP_PBA_OFFSET = VF5_MSIX_CAP_PBA_OFFSET; // Default: 29'h00000050
		this->VF5_MSIX_CAP_TABLE_BIR = VF5_MSIX_CAP_TABLE_BIR; // Default: 0
		this->VF5_MSIX_CAP_TABLE_OFFSET = VF5_MSIX_CAP_TABLE_OFFSET; // Default: 29'h00000040
		this->VF5_MSIX_CAP_TABLE_SIZE = VF5_MSIX_CAP_TABLE_SIZE; // Default: 11'h000
		this->VF5_MSI_CAP_MULTIMSGCAP = VF5_MSI_CAP_MULTIMSGCAP; // Default: 0
		this->VF5_PM_CAP_ID = VF5_PM_CAP_ID; // Default: 8'h01
		this->VF5_PM_CAP_NEXTPTR = VF5_PM_CAP_NEXTPTR; // Default: 8'h00
		this->VF5_PM_CAP_VER_ID = VF5_PM_CAP_VER_ID; // Default: 3'h3
		this->VF5_TPHR_CAP_DEV_SPECIFIC_MODE = VF5_TPHR_CAP_DEV_SPECIFIC_MODE; // Default: "TRUE"
		this->VF5_TPHR_CAP_ENABLE = VF5_TPHR_CAP_ENABLE; // Default: "FALSE"
		this->VF5_TPHR_CAP_INT_VEC_MODE = VF5_TPHR_CAP_INT_VEC_MODE; // Default: "TRUE"
		this->VF5_TPHR_CAP_NEXTPTR = VF5_TPHR_CAP_NEXTPTR; // Default: 12'h000
		this->VF5_TPHR_CAP_ST_MODE_SEL = VF5_TPHR_CAP_ST_MODE_SEL; // Default: 3'h0
		this->VF5_TPHR_CAP_ST_TABLE_LOC = VF5_TPHR_CAP_ST_TABLE_LOC; // Default: 2'h0
		this->VF5_TPHR_CAP_ST_TABLE_SIZE = VF5_TPHR_CAP_ST_TABLE_SIZE; // Default: 11'h000
		this->VF5_TPHR_CAP_VER = VF5_TPHR_CAP_VER; // Default: 4'h1
	//Verilog Ports in definition order:
		this->CFGCURRENTSPEED = CFGCURRENTSPEED; // OUTPUT
		this->CFGDPASUBSTATECHANGE = CFGDPASUBSTATECHANGE; // OUTPUT
		this->CFGERRCOROUT = CFGERRCOROUT; // OUTPUT
		this->CFGERRFATALOUT = CFGERRFATALOUT; // OUTPUT
		this->CFGERRNONFATALOUT = CFGERRNONFATALOUT; // OUTPUT
		this->CFGEXTFUNCTIONNUMBER = CFGEXTFUNCTIONNUMBER; // OUTPUT
		this->CFGEXTREADRECEIVED = CFGEXTREADRECEIVED; // OUTPUT
		this->CFGEXTREGISTERNUMBER = CFGEXTREGISTERNUMBER; // OUTPUT
		this->CFGEXTWRITEBYTEENABLE = CFGEXTWRITEBYTEENABLE; // OUTPUT
		this->CFGEXTWRITEDATA = CFGEXTWRITEDATA; // OUTPUT
		this->CFGEXTWRITERECEIVED = CFGEXTWRITERECEIVED; // OUTPUT
		this->CFGFCCPLD = CFGFCCPLD; // OUTPUT
		this->CFGFCCPLH = CFGFCCPLH; // OUTPUT
		this->CFGFCNPD = CFGFCNPD; // OUTPUT
		this->CFGFCNPH = CFGFCNPH; // OUTPUT
		this->CFGFCPD = CFGFCPD; // OUTPUT
		this->CFGFCPH = CFGFCPH; // OUTPUT
		this->CFGFLRINPROCESS = CFGFLRINPROCESS; // OUTPUT
		this->CFGFUNCTIONPOWERSTATE = CFGFUNCTIONPOWERSTATE; // OUTPUT
		this->CFGFUNCTIONSTATUS = CFGFUNCTIONSTATUS; // OUTPUT
		this->CFGHOTRESETOUT = CFGHOTRESETOUT; // OUTPUT
		this->CFGINPUTUPDATEDONE = CFGINPUTUPDATEDONE; // OUTPUT
		this->CFGINTERRUPTAOUTPUT = CFGINTERRUPTAOUTPUT; // OUTPUT
		this->CFGINTERRUPTBOUTPUT = CFGINTERRUPTBOUTPUT; // OUTPUT
		this->CFGINTERRUPTCOUTPUT = CFGINTERRUPTCOUTPUT; // OUTPUT
		this->CFGINTERRUPTDOUTPUT = CFGINTERRUPTDOUTPUT; // OUTPUT
		this->CFGINTERRUPTMSIDATA = CFGINTERRUPTMSIDATA; // OUTPUT
		this->CFGINTERRUPTMSIENABLE = CFGINTERRUPTMSIENABLE; // OUTPUT
		this->CFGINTERRUPTMSIFAIL = CFGINTERRUPTMSIFAIL; // OUTPUT
		this->CFGINTERRUPTMSIMASKUPDATE = CFGINTERRUPTMSIMASKUPDATE; // OUTPUT
		this->CFGINTERRUPTMSIMMENABLE = CFGINTERRUPTMSIMMENABLE; // OUTPUT
		this->CFGINTERRUPTMSISENT = CFGINTERRUPTMSISENT; // OUTPUT
		this->CFGINTERRUPTMSIVFENABLE = CFGINTERRUPTMSIVFENABLE; // OUTPUT
		this->CFGINTERRUPTMSIXENABLE = CFGINTERRUPTMSIXENABLE; // OUTPUT
		this->CFGINTERRUPTMSIXFAIL = CFGINTERRUPTMSIXFAIL; // OUTPUT
		this->CFGINTERRUPTMSIXMASK = CFGINTERRUPTMSIXMASK; // OUTPUT
		this->CFGINTERRUPTMSIXSENT = CFGINTERRUPTMSIXSENT; // OUTPUT
		this->CFGINTERRUPTMSIXVFENABLE = CFGINTERRUPTMSIXVFENABLE; // OUTPUT
		this->CFGINTERRUPTMSIXVFMASK = CFGINTERRUPTMSIXVFMASK; // OUTPUT
		this->CFGINTERRUPTSENT = CFGINTERRUPTSENT; // OUTPUT
		this->CFGLINKPOWERSTATE = CFGLINKPOWERSTATE; // OUTPUT
		this->CFGLOCALERROR = CFGLOCALERROR; // OUTPUT
		this->CFGLTRENABLE = CFGLTRENABLE; // OUTPUT
		this->CFGLTSSMSTATE = CFGLTSSMSTATE; // OUTPUT
		this->CFGMAXPAYLOAD = CFGMAXPAYLOAD; // OUTPUT
		this->CFGMAXREADREQ = CFGMAXREADREQ; // OUTPUT
		this->CFGMCUPDATEDONE = CFGMCUPDATEDONE; // OUTPUT
		this->CFGMGMTREADDATA = CFGMGMTREADDATA; // OUTPUT
		this->CFGMGMTREADWRITEDONE = CFGMGMTREADWRITEDONE; // OUTPUT
		this->CFGMSGRECEIVED = CFGMSGRECEIVED; // OUTPUT
		this->CFGMSGRECEIVEDDATA = CFGMSGRECEIVEDDATA; // OUTPUT
		this->CFGMSGRECEIVEDTYPE = CFGMSGRECEIVEDTYPE; // OUTPUT
		this->CFGMSGTRANSMITDONE = CFGMSGTRANSMITDONE; // OUTPUT
		this->CFGNEGOTIATEDWIDTH = CFGNEGOTIATEDWIDTH; // OUTPUT
		this->CFGOBFFENABLE = CFGOBFFENABLE; // OUTPUT
		this->CFGPERFUNCSTATUSDATA = CFGPERFUNCSTATUSDATA; // OUTPUT
		this->CFGPERFUNCTIONUPDATEDONE = CFGPERFUNCTIONUPDATEDONE; // OUTPUT
		this->CFGPHYLINKDOWN = CFGPHYLINKDOWN; // OUTPUT
		this->CFGPHYLINKSTATUS = CFGPHYLINKSTATUS; // OUTPUT
		this->CFGPLSTATUSCHANGE = CFGPLSTATUSCHANGE; // OUTPUT
		this->CFGPOWERSTATECHANGEINTERRUPT = CFGPOWERSTATECHANGEINTERRUPT; // OUTPUT
		this->CFGRCBSTATUS = CFGRCBSTATUS; // OUTPUT
		this->CFGTPHFUNCTIONNUM = CFGTPHFUNCTIONNUM; // OUTPUT
		this->CFGTPHREQUESTERENABLE = CFGTPHREQUESTERENABLE; // OUTPUT
		this->CFGTPHSTMODE = CFGTPHSTMODE; // OUTPUT
		this->CFGTPHSTTADDRESS = CFGTPHSTTADDRESS; // OUTPUT
		this->CFGTPHSTTREADENABLE = CFGTPHSTTREADENABLE; // OUTPUT
		this->CFGTPHSTTWRITEBYTEVALID = CFGTPHSTTWRITEBYTEVALID; // OUTPUT
		this->CFGTPHSTTWRITEDATA = CFGTPHSTTWRITEDATA; // OUTPUT
		this->CFGTPHSTTWRITEENABLE = CFGTPHSTTWRITEENABLE; // OUTPUT
		this->CFGVFFLRINPROCESS = CFGVFFLRINPROCESS; // OUTPUT
		this->CFGVFPOWERSTATE = CFGVFPOWERSTATE; // OUTPUT
		this->CFGVFSTATUS = CFGVFSTATUS; // OUTPUT
		this->CFGVFTPHREQUESTERENABLE = CFGVFTPHREQUESTERENABLE; // OUTPUT
		this->CFGVFTPHSTMODE = CFGVFTPHSTMODE; // OUTPUT
		this->DBGDATAOUT = DBGDATAOUT; // OUTPUT
		this->DRPDO = DRPDO; // OUTPUT
		this->DRPRDY = DRPRDY; // OUTPUT
		this->MAXISCQTDATA = MAXISCQTDATA; // OUTPUT
		this->MAXISCQTKEEP = MAXISCQTKEEP; // OUTPUT
		this->MAXISCQTLAST = MAXISCQTLAST; // OUTPUT
		this->MAXISCQTUSER = MAXISCQTUSER; // OUTPUT
		this->MAXISCQTVALID = MAXISCQTVALID; // OUTPUT
		this->MAXISRCTDATA = MAXISRCTDATA; // OUTPUT
		this->MAXISRCTKEEP = MAXISRCTKEEP; // OUTPUT
		this->MAXISRCTLAST = MAXISRCTLAST; // OUTPUT
		this->MAXISRCTUSER = MAXISRCTUSER; // OUTPUT
		this->MAXISRCTVALID = MAXISRCTVALID; // OUTPUT
		this->MICOMPLETIONRAMREADADDRESSAL = MICOMPLETIONRAMREADADDRESSAL; // OUTPUT
		this->MICOMPLETIONRAMREADADDRESSAU = MICOMPLETIONRAMREADADDRESSAU; // OUTPUT
		this->MICOMPLETIONRAMREADADDRESSBL = MICOMPLETIONRAMREADADDRESSBL; // OUTPUT
		this->MICOMPLETIONRAMREADADDRESSBU = MICOMPLETIONRAMREADADDRESSBU; // OUTPUT
		this->MICOMPLETIONRAMREADENABLEL = MICOMPLETIONRAMREADENABLEL; // OUTPUT
		this->MICOMPLETIONRAMREADENABLEU = MICOMPLETIONRAMREADENABLEU; // OUTPUT
		this->MICOMPLETIONRAMWRITEADDRESSAL = MICOMPLETIONRAMWRITEADDRESSAL; // OUTPUT
		this->MICOMPLETIONRAMWRITEADDRESSAU = MICOMPLETIONRAMWRITEADDRESSAU; // OUTPUT
		this->MICOMPLETIONRAMWRITEADDRESSBL = MICOMPLETIONRAMWRITEADDRESSBL; // OUTPUT
		this->MICOMPLETIONRAMWRITEADDRESSBU = MICOMPLETIONRAMWRITEADDRESSBU; // OUTPUT
		this->MICOMPLETIONRAMWRITEDATAL = MICOMPLETIONRAMWRITEDATAL; // OUTPUT
		this->MICOMPLETIONRAMWRITEDATAU = MICOMPLETIONRAMWRITEDATAU; // OUTPUT
		this->MICOMPLETIONRAMWRITEENABLEL = MICOMPLETIONRAMWRITEENABLEL; // OUTPUT
		this->MICOMPLETIONRAMWRITEENABLEU = MICOMPLETIONRAMWRITEENABLEU; // OUTPUT
		this->MIREPLAYRAMADDRESS = MIREPLAYRAMADDRESS; // OUTPUT
		this->MIREPLAYRAMREADENABLE = MIREPLAYRAMREADENABLE; // OUTPUT
		this->MIREPLAYRAMWRITEDATA = MIREPLAYRAMWRITEDATA; // OUTPUT
		this->MIREPLAYRAMWRITEENABLE = MIREPLAYRAMWRITEENABLE; // OUTPUT
		this->MIREQUESTRAMREADADDRESSA = MIREQUESTRAMREADADDRESSA; // OUTPUT
		this->MIREQUESTRAMREADADDRESSB = MIREQUESTRAMREADADDRESSB; // OUTPUT
		this->MIREQUESTRAMREADENABLE = MIREQUESTRAMREADENABLE; // OUTPUT
		this->MIREQUESTRAMWRITEADDRESSA = MIREQUESTRAMWRITEADDRESSA; // OUTPUT
		this->MIREQUESTRAMWRITEADDRESSB = MIREQUESTRAMWRITEADDRESSB; // OUTPUT
		this->MIREQUESTRAMWRITEDATA = MIREQUESTRAMWRITEDATA; // OUTPUT
		this->MIREQUESTRAMWRITEENABLE = MIREQUESTRAMWRITEENABLE; // OUTPUT
		this->PCIECQNPREQCOUNT = PCIECQNPREQCOUNT; // OUTPUT
		this->PCIERQSEQNUM = PCIERQSEQNUM; // OUTPUT
		this->PCIERQSEQNUMVLD = PCIERQSEQNUMVLD; // OUTPUT
		this->PCIERQTAG = PCIERQTAG; // OUTPUT
		this->PCIERQTAGAV = PCIERQTAGAV; // OUTPUT
		this->PCIERQTAGVLD = PCIERQTAGVLD; // OUTPUT
		this->PCIETFCNPDAV = PCIETFCNPDAV; // OUTPUT
		this->PCIETFCNPHAV = PCIETFCNPHAV; // OUTPUT
		this->PIPERX0EQCONTROL = PIPERX0EQCONTROL; // OUTPUT
		this->PIPERX0EQLPLFFS = PIPERX0EQLPLFFS; // OUTPUT
		this->PIPERX0EQLPTXPRESET = PIPERX0EQLPTXPRESET; // OUTPUT
		this->PIPERX0EQPRESET = PIPERX0EQPRESET; // OUTPUT
		this->PIPERX0POLARITY = PIPERX0POLARITY; // OUTPUT
		this->PIPERX1EQCONTROL = PIPERX1EQCONTROL; // OUTPUT
		this->PIPERX1EQLPLFFS = PIPERX1EQLPLFFS; // OUTPUT
		this->PIPERX1EQLPTXPRESET = PIPERX1EQLPTXPRESET; // OUTPUT
		this->PIPERX1EQPRESET = PIPERX1EQPRESET; // OUTPUT
		this->PIPERX1POLARITY = PIPERX1POLARITY; // OUTPUT
		this->PIPERX2EQCONTROL = PIPERX2EQCONTROL; // OUTPUT
		this->PIPERX2EQLPLFFS = PIPERX2EQLPLFFS; // OUTPUT
		this->PIPERX2EQLPTXPRESET = PIPERX2EQLPTXPRESET; // OUTPUT
		this->PIPERX2EQPRESET = PIPERX2EQPRESET; // OUTPUT
		this->PIPERX2POLARITY = PIPERX2POLARITY; // OUTPUT
		this->PIPERX3EQCONTROL = PIPERX3EQCONTROL; // OUTPUT
		this->PIPERX3EQLPLFFS = PIPERX3EQLPLFFS; // OUTPUT
		this->PIPERX3EQLPTXPRESET = PIPERX3EQLPTXPRESET; // OUTPUT
		this->PIPERX3EQPRESET = PIPERX3EQPRESET; // OUTPUT
		this->PIPERX3POLARITY = PIPERX3POLARITY; // OUTPUT
		this->PIPERX4EQCONTROL = PIPERX4EQCONTROL; // OUTPUT
		this->PIPERX4EQLPLFFS = PIPERX4EQLPLFFS; // OUTPUT
		this->PIPERX4EQLPTXPRESET = PIPERX4EQLPTXPRESET; // OUTPUT
		this->PIPERX4EQPRESET = PIPERX4EQPRESET; // OUTPUT
		this->PIPERX4POLARITY = PIPERX4POLARITY; // OUTPUT
		this->PIPERX5EQCONTROL = PIPERX5EQCONTROL; // OUTPUT
		this->PIPERX5EQLPLFFS = PIPERX5EQLPLFFS; // OUTPUT
		this->PIPERX5EQLPTXPRESET = PIPERX5EQLPTXPRESET; // OUTPUT
		this->PIPERX5EQPRESET = PIPERX5EQPRESET; // OUTPUT
		this->PIPERX5POLARITY = PIPERX5POLARITY; // OUTPUT
		this->PIPERX6EQCONTROL = PIPERX6EQCONTROL; // OUTPUT
		this->PIPERX6EQLPLFFS = PIPERX6EQLPLFFS; // OUTPUT
		this->PIPERX6EQLPTXPRESET = PIPERX6EQLPTXPRESET; // OUTPUT
		this->PIPERX6EQPRESET = PIPERX6EQPRESET; // OUTPUT
		this->PIPERX6POLARITY = PIPERX6POLARITY; // OUTPUT
		this->PIPERX7EQCONTROL = PIPERX7EQCONTROL; // OUTPUT
		this->PIPERX7EQLPLFFS = PIPERX7EQLPLFFS; // OUTPUT
		this->PIPERX7EQLPTXPRESET = PIPERX7EQLPTXPRESET; // OUTPUT
		this->PIPERX7EQPRESET = PIPERX7EQPRESET; // OUTPUT
		this->PIPERX7POLARITY = PIPERX7POLARITY; // OUTPUT
		this->PIPETX0CHARISK = PIPETX0CHARISK; // OUTPUT
		this->PIPETX0COMPLIANCE = PIPETX0COMPLIANCE; // OUTPUT
		this->PIPETX0DATA = PIPETX0DATA; // OUTPUT
		this->PIPETX0DATAVALID = PIPETX0DATAVALID; // OUTPUT
		this->PIPETX0ELECIDLE = PIPETX0ELECIDLE; // OUTPUT
		this->PIPETX0EQCONTROL = PIPETX0EQCONTROL; // OUTPUT
		this->PIPETX0EQDEEMPH = PIPETX0EQDEEMPH; // OUTPUT
		this->PIPETX0EQPRESET = PIPETX0EQPRESET; // OUTPUT
		this->PIPETX0POWERDOWN = PIPETX0POWERDOWN; // OUTPUT
		this->PIPETX0STARTBLOCK = PIPETX0STARTBLOCK; // OUTPUT
		this->PIPETX0SYNCHEADER = PIPETX0SYNCHEADER; // OUTPUT
		this->PIPETX1CHARISK = PIPETX1CHARISK; // OUTPUT
		this->PIPETX1COMPLIANCE = PIPETX1COMPLIANCE; // OUTPUT
		this->PIPETX1DATA = PIPETX1DATA; // OUTPUT
		this->PIPETX1DATAVALID = PIPETX1DATAVALID; // OUTPUT
		this->PIPETX1ELECIDLE = PIPETX1ELECIDLE; // OUTPUT
		this->PIPETX1EQCONTROL = PIPETX1EQCONTROL; // OUTPUT
		this->PIPETX1EQDEEMPH = PIPETX1EQDEEMPH; // OUTPUT
		this->PIPETX1EQPRESET = PIPETX1EQPRESET; // OUTPUT
		this->PIPETX1POWERDOWN = PIPETX1POWERDOWN; // OUTPUT
		this->PIPETX1STARTBLOCK = PIPETX1STARTBLOCK; // OUTPUT
		this->PIPETX1SYNCHEADER = PIPETX1SYNCHEADER; // OUTPUT
		this->PIPETX2CHARISK = PIPETX2CHARISK; // OUTPUT
		this->PIPETX2COMPLIANCE = PIPETX2COMPLIANCE; // OUTPUT
		this->PIPETX2DATA = PIPETX2DATA; // OUTPUT
		this->PIPETX2DATAVALID = PIPETX2DATAVALID; // OUTPUT
		this->PIPETX2ELECIDLE = PIPETX2ELECIDLE; // OUTPUT
		this->PIPETX2EQCONTROL = PIPETX2EQCONTROL; // OUTPUT
		this->PIPETX2EQDEEMPH = PIPETX2EQDEEMPH; // OUTPUT
		this->PIPETX2EQPRESET = PIPETX2EQPRESET; // OUTPUT
		this->PIPETX2POWERDOWN = PIPETX2POWERDOWN; // OUTPUT
		this->PIPETX2STARTBLOCK = PIPETX2STARTBLOCK; // OUTPUT
		this->PIPETX2SYNCHEADER = PIPETX2SYNCHEADER; // OUTPUT
		this->PIPETX3CHARISK = PIPETX3CHARISK; // OUTPUT
		this->PIPETX3COMPLIANCE = PIPETX3COMPLIANCE; // OUTPUT
		this->PIPETX3DATA = PIPETX3DATA; // OUTPUT
		this->PIPETX3DATAVALID = PIPETX3DATAVALID; // OUTPUT
		this->PIPETX3ELECIDLE = PIPETX3ELECIDLE; // OUTPUT
		this->PIPETX3EQCONTROL = PIPETX3EQCONTROL; // OUTPUT
		this->PIPETX3EQDEEMPH = PIPETX3EQDEEMPH; // OUTPUT
		this->PIPETX3EQPRESET = PIPETX3EQPRESET; // OUTPUT
		this->PIPETX3POWERDOWN = PIPETX3POWERDOWN; // OUTPUT
		this->PIPETX3STARTBLOCK = PIPETX3STARTBLOCK; // OUTPUT
		this->PIPETX3SYNCHEADER = PIPETX3SYNCHEADER; // OUTPUT
		this->PIPETX4CHARISK = PIPETX4CHARISK; // OUTPUT
		this->PIPETX4COMPLIANCE = PIPETX4COMPLIANCE; // OUTPUT
		this->PIPETX4DATA = PIPETX4DATA; // OUTPUT
		this->PIPETX4DATAVALID = PIPETX4DATAVALID; // OUTPUT
		this->PIPETX4ELECIDLE = PIPETX4ELECIDLE; // OUTPUT
		this->PIPETX4EQCONTROL = PIPETX4EQCONTROL; // OUTPUT
		this->PIPETX4EQDEEMPH = PIPETX4EQDEEMPH; // OUTPUT
		this->PIPETX4EQPRESET = PIPETX4EQPRESET; // OUTPUT
		this->PIPETX4POWERDOWN = PIPETX4POWERDOWN; // OUTPUT
		this->PIPETX4STARTBLOCK = PIPETX4STARTBLOCK; // OUTPUT
		this->PIPETX4SYNCHEADER = PIPETX4SYNCHEADER; // OUTPUT
		this->PIPETX5CHARISK = PIPETX5CHARISK; // OUTPUT
		this->PIPETX5COMPLIANCE = PIPETX5COMPLIANCE; // OUTPUT
		this->PIPETX5DATA = PIPETX5DATA; // OUTPUT
		this->PIPETX5DATAVALID = PIPETX5DATAVALID; // OUTPUT
		this->PIPETX5ELECIDLE = PIPETX5ELECIDLE; // OUTPUT
		this->PIPETX5EQCONTROL = PIPETX5EQCONTROL; // OUTPUT
		this->PIPETX5EQDEEMPH = PIPETX5EQDEEMPH; // OUTPUT
		this->PIPETX5EQPRESET = PIPETX5EQPRESET; // OUTPUT
		this->PIPETX5POWERDOWN = PIPETX5POWERDOWN; // OUTPUT
		this->PIPETX5STARTBLOCK = PIPETX5STARTBLOCK; // OUTPUT
		this->PIPETX5SYNCHEADER = PIPETX5SYNCHEADER; // OUTPUT
		this->PIPETX6CHARISK = PIPETX6CHARISK; // OUTPUT
		this->PIPETX6COMPLIANCE = PIPETX6COMPLIANCE; // OUTPUT
		this->PIPETX6DATA = PIPETX6DATA; // OUTPUT
		this->PIPETX6DATAVALID = PIPETX6DATAVALID; // OUTPUT
		this->PIPETX6ELECIDLE = PIPETX6ELECIDLE; // OUTPUT
		this->PIPETX6EQCONTROL = PIPETX6EQCONTROL; // OUTPUT
		this->PIPETX6EQDEEMPH = PIPETX6EQDEEMPH; // OUTPUT
		this->PIPETX6EQPRESET = PIPETX6EQPRESET; // OUTPUT
		this->PIPETX6POWERDOWN = PIPETX6POWERDOWN; // OUTPUT
		this->PIPETX6STARTBLOCK = PIPETX6STARTBLOCK; // OUTPUT
		this->PIPETX6SYNCHEADER = PIPETX6SYNCHEADER; // OUTPUT
		this->PIPETX7CHARISK = PIPETX7CHARISK; // OUTPUT
		this->PIPETX7COMPLIANCE = PIPETX7COMPLIANCE; // OUTPUT
		this->PIPETX7DATA = PIPETX7DATA; // OUTPUT
		this->PIPETX7DATAVALID = PIPETX7DATAVALID; // OUTPUT
		this->PIPETX7ELECIDLE = PIPETX7ELECIDLE; // OUTPUT
		this->PIPETX7EQCONTROL = PIPETX7EQCONTROL; // OUTPUT
		this->PIPETX7EQDEEMPH = PIPETX7EQDEEMPH; // OUTPUT
		this->PIPETX7EQPRESET = PIPETX7EQPRESET; // OUTPUT
		this->PIPETX7POWERDOWN = PIPETX7POWERDOWN; // OUTPUT
		this->PIPETX7STARTBLOCK = PIPETX7STARTBLOCK; // OUTPUT
		this->PIPETX7SYNCHEADER = PIPETX7SYNCHEADER; // OUTPUT
		this->PIPETXDEEMPH = PIPETXDEEMPH; // OUTPUT
		this->PIPETXMARGIN = PIPETXMARGIN; // OUTPUT
		this->PIPETXRATE = PIPETXRATE; // OUTPUT
		this->PIPETXRCVRDET = PIPETXRCVRDET; // OUTPUT
		this->PIPETXRESET = PIPETXRESET; // OUTPUT
		this->PIPETXSWING = PIPETXSWING; // OUTPUT
		this->PLEQINPROGRESS = PLEQINPROGRESS; // OUTPUT
		this->PLEQPHASE = PLEQPHASE; // OUTPUT
		this->PLGEN3PCSRXSLIDE = PLGEN3PCSRXSLIDE; // OUTPUT
		this->SAXISCCTREADY = SAXISCCTREADY; // OUTPUT
		this->SAXISRQTREADY = SAXISRQTREADY; // OUTPUT
		this->CFGCONFIGSPACEENABLE = CFGCONFIGSPACEENABLE; // INPUT
		this->CFGDEVID = CFGDEVID; // INPUT
		this->CFGDSBUSNUMBER = CFGDSBUSNUMBER; // INPUT
		this->CFGDSDEVICENUMBER = CFGDSDEVICENUMBER; // INPUT
		this->CFGDSFUNCTIONNUMBER = CFGDSFUNCTIONNUMBER; // INPUT
		this->CFGDSN = CFGDSN; // INPUT
		this->CFGDSPORTNUMBER = CFGDSPORTNUMBER; // INPUT
		this->CFGERRCORIN = CFGERRCORIN; // INPUT
		this->CFGERRUNCORIN = CFGERRUNCORIN; // INPUT
		this->CFGEXTREADDATA = CFGEXTREADDATA; // INPUT
		this->CFGEXTREADDATAVALID = CFGEXTREADDATAVALID; // INPUT
		this->CFGFCSEL = CFGFCSEL; // INPUT
		this->CFGFLRDONE = CFGFLRDONE; // INPUT
		this->CFGHOTRESETIN = CFGHOTRESETIN; // INPUT
		this->CFGINPUTUPDATEREQUEST = CFGINPUTUPDATEREQUEST; // INPUT
		this->CFGINTERRUPTINT = CFGINTERRUPTINT; // INPUT
		this->CFGINTERRUPTMSIATTR = CFGINTERRUPTMSIATTR; // INPUT
		this->CFGINTERRUPTMSIFUNCTIONNUMBER = CFGINTERRUPTMSIFUNCTIONNUMBER; // INPUT
		this->CFGINTERRUPTMSIINT = CFGINTERRUPTMSIINT; // INPUT
		this->CFGINTERRUPTMSIPENDINGSTATUS = CFGINTERRUPTMSIPENDINGSTATUS; // INPUT
		this->CFGINTERRUPTMSISELECT = CFGINTERRUPTMSISELECT; // INPUT
		this->CFGINTERRUPTMSITPHPRESENT = CFGINTERRUPTMSITPHPRESENT; // INPUT
		this->CFGINTERRUPTMSITPHSTTAG = CFGINTERRUPTMSITPHSTTAG; // INPUT
		this->CFGINTERRUPTMSITPHTYPE = CFGINTERRUPTMSITPHTYPE; // INPUT
		this->CFGINTERRUPTMSIXADDRESS = CFGINTERRUPTMSIXADDRESS; // INPUT
		this->CFGINTERRUPTMSIXDATA = CFGINTERRUPTMSIXDATA; // INPUT
		this->CFGINTERRUPTMSIXINT = CFGINTERRUPTMSIXINT; // INPUT
		this->CFGINTERRUPTPENDING = CFGINTERRUPTPENDING; // INPUT
		this->CFGLINKTRAININGENABLE = CFGLINKTRAININGENABLE; // INPUT
		this->CFGMCUPDATEREQUEST = CFGMCUPDATEREQUEST; // INPUT
		this->CFGMGMTADDR = CFGMGMTADDR; // INPUT
		this->CFGMGMTBYTEENABLE = CFGMGMTBYTEENABLE; // INPUT
		this->CFGMGMTREAD = CFGMGMTREAD; // INPUT
		this->CFGMGMTTYPE1CFGREGACCESS = CFGMGMTTYPE1CFGREGACCESS; // INPUT
		this->CFGMGMTWRITE = CFGMGMTWRITE; // INPUT
		this->CFGMGMTWRITEDATA = CFGMGMTWRITEDATA; // INPUT
		this->CFGMSGTRANSMIT = CFGMSGTRANSMIT; // INPUT
		this->CFGMSGTRANSMITDATA = CFGMSGTRANSMITDATA; // INPUT
		this->CFGMSGTRANSMITTYPE = CFGMSGTRANSMITTYPE; // INPUT
		this->CFGPERFUNCSTATUSCONTROL = CFGPERFUNCSTATUSCONTROL; // INPUT
		this->CFGPERFUNCTIONNUMBER = CFGPERFUNCTIONNUMBER; // INPUT
		this->CFGPERFUNCTIONOUTPUTREQUEST = CFGPERFUNCTIONOUTPUTREQUEST; // INPUT
		this->CFGPOWERSTATECHANGEACK = CFGPOWERSTATECHANGEACK; // INPUT
		this->CFGREQPMTRANSITIONL23READY = CFGREQPMTRANSITIONL23READY; // INPUT
		this->CFGREVID = CFGREVID; // INPUT
		this->CFGSUBSYSID = CFGSUBSYSID; // INPUT
		this->CFGSUBSYSVENDID = CFGSUBSYSVENDID; // INPUT
		this->CFGTPHSTTREADDATA = CFGTPHSTTREADDATA; // INPUT
		this->CFGTPHSTTREADDATAVALID = CFGTPHSTTREADDATAVALID; // INPUT
		this->CFGVENDID = CFGVENDID; // INPUT
		this->CFGVFFLRDONE = CFGVFFLRDONE; // INPUT
		this->CORECLK = CORECLK; // INPUT
		this->CORECLKMICOMPLETIONRAML = CORECLKMICOMPLETIONRAML; // INPUT
		this->CORECLKMICOMPLETIONRAMU = CORECLKMICOMPLETIONRAMU; // INPUT
		this->CORECLKMIREPLAYRAM = CORECLKMIREPLAYRAM; // INPUT
		this->CORECLKMIREQUESTRAM = CORECLKMIREQUESTRAM; // INPUT
		this->DRPADDR = DRPADDR; // INPUT
		this->DRPCLK = DRPCLK; // INPUT
		this->DRPDI = DRPDI; // INPUT
		this->DRPEN = DRPEN; // INPUT
		this->DRPWE = DRPWE; // INPUT
		this->MAXISCQTREADY = MAXISCQTREADY; // INPUT
		this->MAXISRCTREADY = MAXISRCTREADY; // INPUT
		this->MGMTRESETN = MGMTRESETN; // INPUT
		this->MGMTSTICKYRESETN = MGMTSTICKYRESETN; // INPUT
		this->MICOMPLETIONRAMREADDATA = MICOMPLETIONRAMREADDATA; // INPUT
		this->MIREPLAYRAMREADDATA = MIREPLAYRAMREADDATA; // INPUT
		this->MIREQUESTRAMREADDATA = MIREQUESTRAMREADDATA; // INPUT
		this->PCIECQNPREQ = PCIECQNPREQ; // INPUT
		this->PIPECLK = PIPECLK; // INPUT
		this->PIPEEQFS = PIPEEQFS; // INPUT
		this->PIPEEQLF = PIPEEQLF; // INPUT
		this->PIPERESETN = PIPERESETN; // INPUT
		this->PIPERX0CHARISK = PIPERX0CHARISK; // INPUT
		this->PIPERX0DATA = PIPERX0DATA; // INPUT
		this->PIPERX0DATAVALID = PIPERX0DATAVALID; // INPUT
		this->PIPERX0ELECIDLE = PIPERX0ELECIDLE; // INPUT
		this->PIPERX0EQDONE = PIPERX0EQDONE; // INPUT
		this->PIPERX0EQLPADAPTDONE = PIPERX0EQLPADAPTDONE; // INPUT
		this->PIPERX0EQLPLFFSSEL = PIPERX0EQLPLFFSSEL; // INPUT
		this->PIPERX0EQLPNEWTXCOEFFORPRESET = PIPERX0EQLPNEWTXCOEFFORPRESET; // INPUT
		this->PIPERX0PHYSTATUS = PIPERX0PHYSTATUS; // INPUT
		this->PIPERX0STARTBLOCK = PIPERX0STARTBLOCK; // INPUT
		this->PIPERX0STATUS = PIPERX0STATUS; // INPUT
		this->PIPERX0SYNCHEADER = PIPERX0SYNCHEADER; // INPUT
		this->PIPERX0VALID = PIPERX0VALID; // INPUT
		this->PIPERX1CHARISK = PIPERX1CHARISK; // INPUT
		this->PIPERX1DATA = PIPERX1DATA; // INPUT
		this->PIPERX1DATAVALID = PIPERX1DATAVALID; // INPUT
		this->PIPERX1ELECIDLE = PIPERX1ELECIDLE; // INPUT
		this->PIPERX1EQDONE = PIPERX1EQDONE; // INPUT
		this->PIPERX1EQLPADAPTDONE = PIPERX1EQLPADAPTDONE; // INPUT
		this->PIPERX1EQLPLFFSSEL = PIPERX1EQLPLFFSSEL; // INPUT
		this->PIPERX1EQLPNEWTXCOEFFORPRESET = PIPERX1EQLPNEWTXCOEFFORPRESET; // INPUT
		this->PIPERX1PHYSTATUS = PIPERX1PHYSTATUS; // INPUT
		this->PIPERX1STARTBLOCK = PIPERX1STARTBLOCK; // INPUT
		this->PIPERX1STATUS = PIPERX1STATUS; // INPUT
		this->PIPERX1SYNCHEADER = PIPERX1SYNCHEADER; // INPUT
		this->PIPERX1VALID = PIPERX1VALID; // INPUT
		this->PIPERX2CHARISK = PIPERX2CHARISK; // INPUT
		this->PIPERX2DATA = PIPERX2DATA; // INPUT
		this->PIPERX2DATAVALID = PIPERX2DATAVALID; // INPUT
		this->PIPERX2ELECIDLE = PIPERX2ELECIDLE; // INPUT
		this->PIPERX2EQDONE = PIPERX2EQDONE; // INPUT
		this->PIPERX2EQLPADAPTDONE = PIPERX2EQLPADAPTDONE; // INPUT
		this->PIPERX2EQLPLFFSSEL = PIPERX2EQLPLFFSSEL; // INPUT
		this->PIPERX2EQLPNEWTXCOEFFORPRESET = PIPERX2EQLPNEWTXCOEFFORPRESET; // INPUT
		this->PIPERX2PHYSTATUS = PIPERX2PHYSTATUS; // INPUT
		this->PIPERX2STARTBLOCK = PIPERX2STARTBLOCK; // INPUT
		this->PIPERX2STATUS = PIPERX2STATUS; // INPUT
		this->PIPERX2SYNCHEADER = PIPERX2SYNCHEADER; // INPUT
		this->PIPERX2VALID = PIPERX2VALID; // INPUT
		this->PIPERX3CHARISK = PIPERX3CHARISK; // INPUT
		this->PIPERX3DATA = PIPERX3DATA; // INPUT
		this->PIPERX3DATAVALID = PIPERX3DATAVALID; // INPUT
		this->PIPERX3ELECIDLE = PIPERX3ELECIDLE; // INPUT
		this->PIPERX3EQDONE = PIPERX3EQDONE; // INPUT
		this->PIPERX3EQLPADAPTDONE = PIPERX3EQLPADAPTDONE; // INPUT
		this->PIPERX3EQLPLFFSSEL = PIPERX3EQLPLFFSSEL; // INPUT
		this->PIPERX3EQLPNEWTXCOEFFORPRESET = PIPERX3EQLPNEWTXCOEFFORPRESET; // INPUT
		this->PIPERX3PHYSTATUS = PIPERX3PHYSTATUS; // INPUT
		this->PIPERX3STARTBLOCK = PIPERX3STARTBLOCK; // INPUT
		this->PIPERX3STATUS = PIPERX3STATUS; // INPUT
		this->PIPERX3SYNCHEADER = PIPERX3SYNCHEADER; // INPUT
		this->PIPERX3VALID = PIPERX3VALID; // INPUT
		this->PIPERX4CHARISK = PIPERX4CHARISK; // INPUT
		this->PIPERX4DATA = PIPERX4DATA; // INPUT
		this->PIPERX4DATAVALID = PIPERX4DATAVALID; // INPUT
		this->PIPERX4ELECIDLE = PIPERX4ELECIDLE; // INPUT
		this->PIPERX4EQDONE = PIPERX4EQDONE; // INPUT
		this->PIPERX4EQLPADAPTDONE = PIPERX4EQLPADAPTDONE; // INPUT
		this->PIPERX4EQLPLFFSSEL = PIPERX4EQLPLFFSSEL; // INPUT
		this->PIPERX4EQLPNEWTXCOEFFORPRESET = PIPERX4EQLPNEWTXCOEFFORPRESET; // INPUT
		this->PIPERX4PHYSTATUS = PIPERX4PHYSTATUS; // INPUT
		this->PIPERX4STARTBLOCK = PIPERX4STARTBLOCK; // INPUT
		this->PIPERX4STATUS = PIPERX4STATUS; // INPUT
		this->PIPERX4SYNCHEADER = PIPERX4SYNCHEADER; // INPUT
		this->PIPERX4VALID = PIPERX4VALID; // INPUT
		this->PIPERX5CHARISK = PIPERX5CHARISK; // INPUT
		this->PIPERX5DATA = PIPERX5DATA; // INPUT
		this->PIPERX5DATAVALID = PIPERX5DATAVALID; // INPUT
		this->PIPERX5ELECIDLE = PIPERX5ELECIDLE; // INPUT
		this->PIPERX5EQDONE = PIPERX5EQDONE; // INPUT
		this->PIPERX5EQLPADAPTDONE = PIPERX5EQLPADAPTDONE; // INPUT
		this->PIPERX5EQLPLFFSSEL = PIPERX5EQLPLFFSSEL; // INPUT
		this->PIPERX5EQLPNEWTXCOEFFORPRESET = PIPERX5EQLPNEWTXCOEFFORPRESET; // INPUT
		this->PIPERX5PHYSTATUS = PIPERX5PHYSTATUS; // INPUT
		this->PIPERX5STARTBLOCK = PIPERX5STARTBLOCK; // INPUT
		this->PIPERX5STATUS = PIPERX5STATUS; // INPUT
		this->PIPERX5SYNCHEADER = PIPERX5SYNCHEADER; // INPUT
		this->PIPERX5VALID = PIPERX5VALID; // INPUT
		this->PIPERX6CHARISK = PIPERX6CHARISK; // INPUT
		this->PIPERX6DATA = PIPERX6DATA; // INPUT
		this->PIPERX6DATAVALID = PIPERX6DATAVALID; // INPUT
		this->PIPERX6ELECIDLE = PIPERX6ELECIDLE; // INPUT
		this->PIPERX6EQDONE = PIPERX6EQDONE; // INPUT
		this->PIPERX6EQLPADAPTDONE = PIPERX6EQLPADAPTDONE; // INPUT
		this->PIPERX6EQLPLFFSSEL = PIPERX6EQLPLFFSSEL; // INPUT
		this->PIPERX6EQLPNEWTXCOEFFORPRESET = PIPERX6EQLPNEWTXCOEFFORPRESET; // INPUT
		this->PIPERX6PHYSTATUS = PIPERX6PHYSTATUS; // INPUT
		this->PIPERX6STARTBLOCK = PIPERX6STARTBLOCK; // INPUT
		this->PIPERX6STATUS = PIPERX6STATUS; // INPUT
		this->PIPERX6SYNCHEADER = PIPERX6SYNCHEADER; // INPUT
		this->PIPERX6VALID = PIPERX6VALID; // INPUT
		this->PIPERX7CHARISK = PIPERX7CHARISK; // INPUT
		this->PIPERX7DATA = PIPERX7DATA; // INPUT
		this->PIPERX7DATAVALID = PIPERX7DATAVALID; // INPUT
		this->PIPERX7ELECIDLE = PIPERX7ELECIDLE; // INPUT
		this->PIPERX7EQDONE = PIPERX7EQDONE; // INPUT
		this->PIPERX7EQLPADAPTDONE = PIPERX7EQLPADAPTDONE; // INPUT
		this->PIPERX7EQLPLFFSSEL = PIPERX7EQLPLFFSSEL; // INPUT
		this->PIPERX7EQLPNEWTXCOEFFORPRESET = PIPERX7EQLPNEWTXCOEFFORPRESET; // INPUT
		this->PIPERX7PHYSTATUS = PIPERX7PHYSTATUS; // INPUT
		this->PIPERX7STARTBLOCK = PIPERX7STARTBLOCK; // INPUT
		this->PIPERX7STATUS = PIPERX7STATUS; // INPUT
		this->PIPERX7SYNCHEADER = PIPERX7SYNCHEADER; // INPUT
		this->PIPERX7VALID = PIPERX7VALID; // INPUT
		this->PIPETX0EQCOEFF = PIPETX0EQCOEFF; // INPUT
		this->PIPETX0EQDONE = PIPETX0EQDONE; // INPUT
		this->PIPETX1EQCOEFF = PIPETX1EQCOEFF; // INPUT
		this->PIPETX1EQDONE = PIPETX1EQDONE; // INPUT
		this->PIPETX2EQCOEFF = PIPETX2EQCOEFF; // INPUT
		this->PIPETX2EQDONE = PIPETX2EQDONE; // INPUT
		this->PIPETX3EQCOEFF = PIPETX3EQCOEFF; // INPUT
		this->PIPETX3EQDONE = PIPETX3EQDONE; // INPUT
		this->PIPETX4EQCOEFF = PIPETX4EQCOEFF; // INPUT
		this->PIPETX4EQDONE = PIPETX4EQDONE; // INPUT
		this->PIPETX5EQCOEFF = PIPETX5EQCOEFF; // INPUT
		this->PIPETX5EQDONE = PIPETX5EQDONE; // INPUT
		this->PIPETX6EQCOEFF = PIPETX6EQCOEFF; // INPUT
		this->PIPETX6EQDONE = PIPETX6EQDONE; // INPUT
		this->PIPETX7EQCOEFF = PIPETX7EQCOEFF; // INPUT
		this->PIPETX7EQDONE = PIPETX7EQDONE; // INPUT
		this->PLDISABLESCRAMBLER = PLDISABLESCRAMBLER; // INPUT
		this->PLEQRESETEIEOSCOUNT = PLEQRESETEIEOSCOUNT; // INPUT
		this->PLGEN3PCSDISABLE = PLGEN3PCSDISABLE; // INPUT
		this->PLGEN3PCSRXSYNCDONE = PLGEN3PCSRXSYNCDONE; // INPUT
		this->RECCLK = RECCLK; // INPUT
		this->RESETN = RESETN; // INPUT
		this->SAXISCCTDATA = SAXISCCTDATA; // INPUT
		this->SAXISCCTKEEP = SAXISCCTKEEP; // INPUT
		this->SAXISCCTLAST = SAXISCCTLAST; // INPUT
		this->SAXISCCTUSER = SAXISCCTUSER; // INPUT
		this->SAXISCCTVALID = SAXISCCTVALID; // INPUT
		this->SAXISRQTDATA = SAXISRQTDATA; // INPUT
		this->SAXISRQTKEEP = SAXISRQTKEEP; // INPUT
		this->SAXISRQTLAST = SAXISRQTLAST; // INPUT
		this->SAXISRQTUSER = SAXISRQTUSER; // INPUT
		this->SAXISRQTVALID = SAXISRQTVALID; // INPUT
		this->USERCLK = USERCLK; // INPUT
	
		register_wait_on_event_nets();
	
	}
	
	void register_wait_on_event_nets(){
	// TODO
	}
	void calculate(int time){
	// TODO
	}
};


class prim_class_X_RAMB18SDP{
	//Verilog Parameters:
	int DO_REG;
	int INIT;
	int INITP_00;
	int INITP_01;
	int INITP_02;
	int INITP_03;
	int INITP_04;
	int INITP_05;
	int INITP_06;
	int INITP_07;
	int INIT_00;
	int INIT_01;
	int INIT_02;
	int INIT_03;
	int INIT_04;
	int INIT_05;
	int INIT_06;
	int INIT_07;
	int INIT_08;
	int INIT_09;
	int INIT_0A;
	int INIT_0B;
	int INIT_0C;
	int INIT_0D;
	int INIT_0E;
	int INIT_0F;
	int INIT_10;
	int INIT_11;
	int INIT_12;
	int INIT_13;
	int INIT_14;
	int INIT_15;
	int INIT_16;
	int INIT_17;
	int INIT_18;
	int INIT_19;
	int INIT_1A;
	int INIT_1B;
	int INIT_1C;
	int INIT_1D;
	int INIT_1E;
	int INIT_1F;
	int INIT_20;
	int INIT_21;
	int INIT_22;
	int INIT_23;
	int INIT_24;
	int INIT_25;
	int INIT_26;
	int INIT_27;
	int INIT_28;
	int INIT_29;
	int INIT_2A;
	int INIT_2B;
	int INIT_2C;
	int INIT_2D;
	int INIT_2E;
	int INIT_2F;
	int INIT_30;
	int INIT_31;
	int INIT_32;
	int INIT_33;
	int INIT_34;
	int INIT_35;
	int INIT_36;
	int INIT_37;
	int INIT_38;
	int INIT_39;
	int INIT_3A;
	int INIT_3B;
	int INIT_3C;
	int INIT_3D;
	int INIT_3E;
	int INIT_3F;
	int INIT_FILE;
	int LOC;
	int SETUP_ALL;
	int SETUP_READ_FIRST;
	int SIM_COLLISION_CHECK;
	int SRVAL;
	//Verilog Ports in definition order:
	NetFlow* DO; // OUTPUT
	NetFlow* DOP; // OUTPUT
	NetFlow* DI; // INPUT
	NetFlow* DIP; // INPUT
	NetFlow* RDADDR; // INPUT
	NetFlow* RDCLK; // INPUT
	NetFlow* RDEN; // INPUT
	NetFlow* REGCE; // INPUT
	NetFlow* SSR; // INPUT
	NetFlow* WE; // INPUT
	NetFlow* WRADDR; // INPUT
	NetFlow* WRCLK; // INPUT
	NetFlow* WREN; // INPUT
	
	prim_class_X_RAMB18SDP(
		//Verilog Parameters:
		int DO_REG, // Default: 0
		int INIT, // Default: 36'h0
		int INITP_00, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INITP_01, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INITP_02, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INITP_03, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INITP_04, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INITP_05, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INITP_06, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INITP_07, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_00, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_01, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_02, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_03, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_04, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_05, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_06, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_07, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_08, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_09, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_0A, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_0B, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_0C, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_0D, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_0E, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_0F, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_10, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_11, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_12, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_13, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_14, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_15, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_16, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_17, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_18, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_19, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_1A, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_1B, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_1C, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_1D, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_1E, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_1F, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_20, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_21, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_22, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_23, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_24, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_25, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_26, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_27, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_28, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_29, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_2A, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_2B, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_2C, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_2D, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_2E, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_2F, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_30, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_31, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_32, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_33, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_34, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_35, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_36, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_37, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_38, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_39, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_3A, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_3B, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_3C, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_3D, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_3E, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_3F, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_FILE, // Default: "NONE"
		int LOC, // Default: "UNPLACED"
		int SETUP_ALL, // Default: 1000
		int SETUP_READ_FIRST, // Default: 3000
		int SIM_COLLISION_CHECK, // Default: "ALL"
		int SRVAL, // Default: 36'h0
		//Verilog Ports in definition order:
		NetFlow* DO, // OUTPUT
		NetFlow* DOP, // OUTPUT
		NetFlow* DI, // INPUT
		NetFlow* DIP, // INPUT
		NetFlow* RDADDR, // INPUT
		NetFlow* RDCLK, // INPUT
		NetFlow* RDEN, // INPUT
		NetFlow* REGCE, // INPUT
		NetFlow* SSR, // INPUT
		NetFlow* WE, // INPUT
		NetFlow* WRADDR, // INPUT
		NetFlow* WRCLK, // INPUT
		NetFlow* WREN // INPUT
		){
	
	// Assign parameters and ports: 
	//Verilog Parameters:
		this->DO_REG = DO_REG; // Default: 0
		this->INIT = INIT; // Default: 36'h0
		this->INITP_00 = INITP_00; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INITP_01 = INITP_01; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INITP_02 = INITP_02; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INITP_03 = INITP_03; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INITP_04 = INITP_04; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INITP_05 = INITP_05; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INITP_06 = INITP_06; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INITP_07 = INITP_07; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_00 = INIT_00; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_01 = INIT_01; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_02 = INIT_02; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_03 = INIT_03; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_04 = INIT_04; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_05 = INIT_05; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_06 = INIT_06; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_07 = INIT_07; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_08 = INIT_08; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_09 = INIT_09; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_0A = INIT_0A; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_0B = INIT_0B; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_0C = INIT_0C; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_0D = INIT_0D; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_0E = INIT_0E; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_0F = INIT_0F; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_10 = INIT_10; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_11 = INIT_11; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_12 = INIT_12; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_13 = INIT_13; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_14 = INIT_14; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_15 = INIT_15; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_16 = INIT_16; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_17 = INIT_17; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_18 = INIT_18; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_19 = INIT_19; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_1A = INIT_1A; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_1B = INIT_1B; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_1C = INIT_1C; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_1D = INIT_1D; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_1E = INIT_1E; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_1F = INIT_1F; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_20 = INIT_20; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_21 = INIT_21; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_22 = INIT_22; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_23 = INIT_23; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_24 = INIT_24; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_25 = INIT_25; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_26 = INIT_26; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_27 = INIT_27; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_28 = INIT_28; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_29 = INIT_29; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_2A = INIT_2A; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_2B = INIT_2B; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_2C = INIT_2C; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_2D = INIT_2D; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_2E = INIT_2E; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_2F = INIT_2F; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_30 = INIT_30; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_31 = INIT_31; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_32 = INIT_32; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_33 = INIT_33; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_34 = INIT_34; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_35 = INIT_35; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_36 = INIT_36; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_37 = INIT_37; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_38 = INIT_38; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_39 = INIT_39; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_3A = INIT_3A; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_3B = INIT_3B; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_3C = INIT_3C; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_3D = INIT_3D; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_3E = INIT_3E; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_3F = INIT_3F; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_FILE = INIT_FILE; // Default: "NONE"
		this->LOC = LOC; // Default: "UNPLACED"
		this->SETUP_ALL = SETUP_ALL; // Default: 1000
		this->SETUP_READ_FIRST = SETUP_READ_FIRST; // Default: 3000
		this->SIM_COLLISION_CHECK = SIM_COLLISION_CHECK; // Default: "ALL"
		this->SRVAL = SRVAL; // Default: 36'h0
	//Verilog Ports in definition order:
		this->DO = DO; // OUTPUT
		this->DOP = DOP; // OUTPUT
		this->DI = DI; // INPUT
		this->DIP = DIP; // INPUT
		this->RDADDR = RDADDR; // INPUT
		this->RDCLK = RDCLK; // INPUT
		this->RDEN = RDEN; // INPUT
		this->REGCE = REGCE; // INPUT
		this->SSR = SSR; // INPUT
		this->WE = WE; // INPUT
		this->WRADDR = WRADDR; // INPUT
		this->WRCLK = WRCLK; // INPUT
		this->WREN = WREN; // INPUT
	
		register_wait_on_event_nets();
	
	}
	
	void register_wait_on_event_nets(){
	// TODO
	}
	void calculate(int time){
	// TODO
	}
};


class prim_class_X_PPC440{
	//Verilog Parameters:
	int LOC;
	int CLOCK_DELAY;
	int DCR_AUTOLOCK_ENABLE;
	int PPCDM_ASYNCMODE;
	int PPCDS_ASYNCMODE;
	int PPCS0_WIDTH_128N64;
	int PPCS1_WIDTH_128N64;
	int APU_CONTROL;
	int APU_UDI0;
	int APU_UDI1;
	int APU_UDI10;
	int APU_UDI11;
	int APU_UDI12;
	int APU_UDI13;
	int APU_UDI14;
	int APU_UDI15;
	int APU_UDI2;
	int APU_UDI3;
	int APU_UDI4;
	int APU_UDI5;
	int APU_UDI6;
	int APU_UDI7;
	int APU_UDI8;
	int APU_UDI9;
	int DMA0_RXCHANNELCTRL;
	int DMA0_TXCHANNELCTRL;
	int DMA1_RXCHANNELCTRL;
	int DMA1_TXCHANNELCTRL;
	int DMA2_RXCHANNELCTRL;
	int DMA2_TXCHANNELCTRL;
	int DMA3_RXCHANNELCTRL;
	int DMA3_TXCHANNELCTRL;
	int INTERCONNECT_IMASK;
	int INTERCONNECT_TMPL_SEL;
	int MI_ARBCONFIG;
	int MI_BANKCONFLICT_MASK;
	int MI_CONTROL;
	int MI_ROWCONFLICT_MASK;
	int PPCM_ARBCONFIG;
	int PPCM_CONTROL;
	int PPCM_COUNTER;
	int PPCS0_ADDRMAP_TMPL0;
	int PPCS0_ADDRMAP_TMPL1;
	int PPCS0_ADDRMAP_TMPL2;
	int PPCS0_ADDRMAP_TMPL3;
	int PPCS0_CONTROL;
	int PPCS1_ADDRMAP_TMPL0;
	int PPCS1_ADDRMAP_TMPL1;
	int PPCS1_ADDRMAP_TMPL2;
	int PPCS1_ADDRMAP_TMPL3;
	int PPCS1_CONTROL;
	int XBAR_ADDRMAP_TMPL0;
	int XBAR_ADDRMAP_TMPL1;
	int XBAR_ADDRMAP_TMPL2;
	int XBAR_ADDRMAP_TMPL3;
	int DMA0_CONTROL;
	int DMA1_CONTROL;
	int DMA2_CONTROL;
	int DMA3_CONTROL;
	int DMA0_RXIRQTIMER;
	int DMA0_TXIRQTIMER;
	int DMA1_RXIRQTIMER;
	int DMA1_TXIRQTIMER;
	int DMA2_RXIRQTIMER;
	int DMA2_TXIRQTIMER;
	int DMA3_RXIRQTIMER;
	int DMA3_TXIRQTIMER;
	//Verilog Ports in definition order:
	NetFlow* APUFCMDECFPUOP; // OUTPUT
	NetFlow* APUFCMDECLDSTXFERSIZE; // OUTPUT
	NetFlow* APUFCMDECLOAD; // OUTPUT
	NetFlow* APUFCMDECNONAUTON; // OUTPUT
	NetFlow* APUFCMDECSTORE; // OUTPUT
	NetFlow* APUFCMDECUDI; // OUTPUT
	NetFlow* APUFCMDECUDIVALID; // OUTPUT
	NetFlow* APUFCMENDIAN; // OUTPUT
	NetFlow* APUFCMFLUSH; // OUTPUT
	NetFlow* APUFCMINSTRUCTION; // OUTPUT
	NetFlow* APUFCMINSTRVALID; // OUTPUT
	NetFlow* APUFCMLOADBYTEADDR; // OUTPUT
	NetFlow* APUFCMLOADDATA; // OUTPUT
	NetFlow* APUFCMLOADDVALID; // OUTPUT
	NetFlow* APUFCMMSRFE0; // OUTPUT
	NetFlow* APUFCMMSRFE1; // OUTPUT
	NetFlow* APUFCMNEXTINSTRREADY; // OUTPUT
	NetFlow* APUFCMOPERANDVALID; // OUTPUT
	NetFlow* APUFCMRADATA; // OUTPUT
	NetFlow* APUFCMRBDATA; // OUTPUT
	NetFlow* APUFCMWRITEBACKOK; // OUTPUT
	NetFlow* C440CPMCORESLEEPREQ; // OUTPUT
	NetFlow* C440CPMDECIRPTREQ; // OUTPUT
	NetFlow* C440CPMFITIRPTREQ; // OUTPUT
	NetFlow* C440CPMMSRCE; // OUTPUT
	NetFlow* C440CPMMSREE; // OUTPUT
	NetFlow* C440CPMTIMERRESETREQ; // OUTPUT
	NetFlow* C440CPMWDIRPTREQ; // OUTPUT
	NetFlow* C440DBGSYSTEMCONTROL; // OUTPUT
	NetFlow* C440JTGTDO; // OUTPUT
	NetFlow* C440JTGTDOEN; // OUTPUT
	NetFlow* C440MACHINECHECK; // OUTPUT
	NetFlow* C440RSTCHIPRESETREQ; // OUTPUT
	NetFlow* C440RSTCORERESETREQ; // OUTPUT
	NetFlow* C440RSTSYSTEMRESETREQ; // OUTPUT
	NetFlow* C440TRCBRANCHSTATUS; // OUTPUT
	NetFlow* C440TRCCYCLE; // OUTPUT
	NetFlow* C440TRCEXECUTIONSTATUS; // OUTPUT
	NetFlow* C440TRCTRACESTATUS; // OUTPUT
	NetFlow* C440TRCTRIGGEREVENTOUT; // OUTPUT
	NetFlow* C440TRCTRIGGEREVENTTYPE; // OUTPUT
	NetFlow* DMA0LLRSTENGINEACK; // OUTPUT
	NetFlow* DMA0LLRXDSTRDYN; // OUTPUT
	NetFlow* DMA0LLTXD; // OUTPUT
	NetFlow* DMA0LLTXEOFN; // OUTPUT
	NetFlow* DMA0LLTXEOPN; // OUTPUT
	NetFlow* DMA0LLTXREM; // OUTPUT
	NetFlow* DMA0LLTXSOFN; // OUTPUT
	NetFlow* DMA0LLTXSOPN; // OUTPUT
	NetFlow* DMA0LLTXSRCRDYN; // OUTPUT
	NetFlow* DMA0RXIRQ; // OUTPUT
	NetFlow* DMA0TXIRQ; // OUTPUT
	NetFlow* DMA1LLRSTENGINEACK; // OUTPUT
	NetFlow* DMA1LLRXDSTRDYN; // OUTPUT
	NetFlow* DMA1LLTXD; // OUTPUT
	NetFlow* DMA1LLTXEOFN; // OUTPUT
	NetFlow* DMA1LLTXEOPN; // OUTPUT
	NetFlow* DMA1LLTXREM; // OUTPUT
	NetFlow* DMA1LLTXSOFN; // OUTPUT
	NetFlow* DMA1LLTXSOPN; // OUTPUT
	NetFlow* DMA1LLTXSRCRDYN; // OUTPUT
	NetFlow* DMA1RXIRQ; // OUTPUT
	NetFlow* DMA1TXIRQ; // OUTPUT
	NetFlow* DMA2LLRSTENGINEACK; // OUTPUT
	NetFlow* DMA2LLRXDSTRDYN; // OUTPUT
	NetFlow* DMA2LLTXD; // OUTPUT
	NetFlow* DMA2LLTXEOFN; // OUTPUT
	NetFlow* DMA2LLTXEOPN; // OUTPUT
	NetFlow* DMA2LLTXREM; // OUTPUT
	NetFlow* DMA2LLTXSOFN; // OUTPUT
	NetFlow* DMA2LLTXSOPN; // OUTPUT
	NetFlow* DMA2LLTXSRCRDYN; // OUTPUT
	NetFlow* DMA2RXIRQ; // OUTPUT
	NetFlow* DMA2TXIRQ; // OUTPUT
	NetFlow* DMA3LLRSTENGINEACK; // OUTPUT
	NetFlow* DMA3LLRXDSTRDYN; // OUTPUT
	NetFlow* DMA3LLTXD; // OUTPUT
	NetFlow* DMA3LLTXEOFN; // OUTPUT
	NetFlow* DMA3LLTXEOPN; // OUTPUT
	NetFlow* DMA3LLTXREM; // OUTPUT
	NetFlow* DMA3LLTXSOFN; // OUTPUT
	NetFlow* DMA3LLTXSOPN; // OUTPUT
	NetFlow* DMA3LLTXSRCRDYN; // OUTPUT
	NetFlow* DMA3RXIRQ; // OUTPUT
	NetFlow* DMA3TXIRQ; // OUTPUT
	NetFlow* MIMCADDRESS; // OUTPUT
	NetFlow* MIMCADDRESSVALID; // OUTPUT
	NetFlow* MIMCBANKCONFLICT; // OUTPUT
	NetFlow* MIMCBYTEENABLE; // OUTPUT
	NetFlow* MIMCREADNOTWRITE; // OUTPUT
	NetFlow* MIMCROWCONFLICT; // OUTPUT
	NetFlow* MIMCWRITEDATA; // OUTPUT
	NetFlow* MIMCWRITEDATAVALID; // OUTPUT
	NetFlow* PPCCPMINTERCONNECTBUSY; // OUTPUT
	NetFlow* PPCDMDCRABUS; // OUTPUT
	NetFlow* PPCDMDCRDBUSOUT; // OUTPUT
	NetFlow* PPCDMDCRREAD; // OUTPUT
	NetFlow* PPCDMDCRUABUS; // OUTPUT
	NetFlow* PPCDMDCRWRITE; // OUTPUT
	NetFlow* PPCDSDCRACK; // OUTPUT
	NetFlow* PPCDSDCRDBUSIN; // OUTPUT
	NetFlow* PPCDSDCRTIMEOUTWAIT; // OUTPUT
	NetFlow* PPCEICINTERCONNECTIRQ; // OUTPUT
	NetFlow* PPCMPLBABORT; // OUTPUT
	NetFlow* PPCMPLBABUS; // OUTPUT
	NetFlow* PPCMPLBBE; // OUTPUT
	NetFlow* PPCMPLBBUSLOCK; // OUTPUT
	NetFlow* PPCMPLBLOCKERR; // OUTPUT
	NetFlow* PPCMPLBPRIORITY; // OUTPUT
	NetFlow* PPCMPLBRDBURST; // OUTPUT
	NetFlow* PPCMPLBREQUEST; // OUTPUT
	NetFlow* PPCMPLBRNW; // OUTPUT
	NetFlow* PPCMPLBSIZE; // OUTPUT
	NetFlow* PPCMPLBTATTRIBUTE; // OUTPUT
	NetFlow* PPCMPLBTYPE; // OUTPUT
	NetFlow* PPCMPLBUABUS; // OUTPUT
	NetFlow* PPCMPLBWRBURST; // OUTPUT
	NetFlow* PPCMPLBWRDBUS; // OUTPUT
	NetFlow* PPCS0PLBADDRACK; // OUTPUT
	NetFlow* PPCS0PLBMBUSY; // OUTPUT
	NetFlow* PPCS0PLBMIRQ; // OUTPUT
	NetFlow* PPCS0PLBMRDERR; // OUTPUT
	NetFlow* PPCS0PLBMWRERR; // OUTPUT
	NetFlow* PPCS0PLBRDBTERM; // OUTPUT
	NetFlow* PPCS0PLBRDCOMP; // OUTPUT
	NetFlow* PPCS0PLBRDDACK; // OUTPUT
	NetFlow* PPCS0PLBRDDBUS; // OUTPUT
	NetFlow* PPCS0PLBRDWDADDR; // OUTPUT
	NetFlow* PPCS0PLBREARBITRATE; // OUTPUT
	NetFlow* PPCS0PLBSSIZE; // OUTPUT
	NetFlow* PPCS0PLBWAIT; // OUTPUT
	NetFlow* PPCS0PLBWRBTERM; // OUTPUT
	NetFlow* PPCS0PLBWRCOMP; // OUTPUT
	NetFlow* PPCS0PLBWRDACK; // OUTPUT
	NetFlow* PPCS1PLBADDRACK; // OUTPUT
	NetFlow* PPCS1PLBMBUSY; // OUTPUT
	NetFlow* PPCS1PLBMIRQ; // OUTPUT
	NetFlow* PPCS1PLBMRDERR; // OUTPUT
	NetFlow* PPCS1PLBMWRERR; // OUTPUT
	NetFlow* PPCS1PLBRDBTERM; // OUTPUT
	NetFlow* PPCS1PLBRDCOMP; // OUTPUT
	NetFlow* PPCS1PLBRDDACK; // OUTPUT
	NetFlow* PPCS1PLBRDDBUS; // OUTPUT
	NetFlow* PPCS1PLBRDWDADDR; // OUTPUT
	NetFlow* PPCS1PLBREARBITRATE; // OUTPUT
	NetFlow* PPCS1PLBSSIZE; // OUTPUT
	NetFlow* PPCS1PLBWAIT; // OUTPUT
	NetFlow* PPCS1PLBWRBTERM; // OUTPUT
	NetFlow* PPCS1PLBWRCOMP; // OUTPUT
	NetFlow* PPCS1PLBWRDACK; // OUTPUT
	NetFlow* CPMC440CLK; // INPUT
	NetFlow* CPMC440CLKEN; // INPUT
	NetFlow* CPMC440CORECLOCKINACTIVE; // INPUT
	NetFlow* CPMC440TIMERCLOCK; // INPUT
	NetFlow* CPMDCRCLK; // INPUT
	NetFlow* CPMDMA0LLCLK; // INPUT
	NetFlow* CPMDMA1LLCLK; // INPUT
	NetFlow* CPMDMA2LLCLK; // INPUT
	NetFlow* CPMDMA3LLCLK; // INPUT
	NetFlow* CPMFCMCLK; // INPUT
	NetFlow* CPMINTERCONNECTCLK; // INPUT
	NetFlow* CPMINTERCONNECTCLKEN; // INPUT
	NetFlow* CPMINTERCONNECTCLKNTO1; // INPUT
	NetFlow* CPMMCCLK; // INPUT
	NetFlow* CPMPPCMPLBCLK; // INPUT
	NetFlow* CPMPPCS0PLBCLK; // INPUT
	NetFlow* CPMPPCS1PLBCLK; // INPUT
	NetFlow* DBGC440DEBUGHALT; // INPUT
	NetFlow* DBGC440SYSTEMSTATUS; // INPUT
	NetFlow* DBGC440UNCONDDEBUGEVENT; // INPUT
	NetFlow* DCRPPCDMACK; // INPUT
	NetFlow* DCRPPCDMDBUSIN; // INPUT
	NetFlow* DCRPPCDMTIMEOUTWAIT; // INPUT
	NetFlow* DCRPPCDSABUS; // INPUT
	NetFlow* DCRPPCDSDBUSOUT; // INPUT
	NetFlow* DCRPPCDSREAD; // INPUT
	NetFlow* DCRPPCDSWRITE; // INPUT
	NetFlow* EICC440CRITIRQ; // INPUT
	NetFlow* EICC440EXTIRQ; // INPUT
	NetFlow* FCMAPUCONFIRMINSTR; // INPUT
	NetFlow* FCMAPUCR; // INPUT
	NetFlow* FCMAPUDONE; // INPUT
	NetFlow* FCMAPUEXCEPTION; // INPUT
	NetFlow* FCMAPUFPSCRFEX; // INPUT
	NetFlow* FCMAPURESULT; // INPUT
	NetFlow* FCMAPURESULTVALID; // INPUT
	NetFlow* FCMAPUSLEEPNOTREADY; // INPUT
	NetFlow* FCMAPUSTOREDATA; // INPUT
	NetFlow* JTGC440TCK; // INPUT
	NetFlow* JTGC440TDI; // INPUT
	NetFlow* JTGC440TMS; // INPUT
	NetFlow* JTGC440TRSTNEG; // INPUT
	NetFlow* LLDMA0RSTENGINEREQ; // INPUT
	NetFlow* LLDMA0RXD; // INPUT
	NetFlow* LLDMA0RXEOFN; // INPUT
	NetFlow* LLDMA0RXEOPN; // INPUT
	NetFlow* LLDMA0RXREM; // INPUT
	NetFlow* LLDMA0RXSOFN; // INPUT
	NetFlow* LLDMA0RXSOPN; // INPUT
	NetFlow* LLDMA0RXSRCRDYN; // INPUT
	NetFlow* LLDMA0TXDSTRDYN; // INPUT
	NetFlow* LLDMA1RSTENGINEREQ; // INPUT
	NetFlow* LLDMA1RXD; // INPUT
	NetFlow* LLDMA1RXEOFN; // INPUT
	NetFlow* LLDMA1RXEOPN; // INPUT
	NetFlow* LLDMA1RXREM; // INPUT
	NetFlow* LLDMA1RXSOFN; // INPUT
	NetFlow* LLDMA1RXSOPN; // INPUT
	NetFlow* LLDMA1RXSRCRDYN; // INPUT
	NetFlow* LLDMA1TXDSTRDYN; // INPUT
	NetFlow* LLDMA2RSTENGINEREQ; // INPUT
	NetFlow* LLDMA2RXD; // INPUT
	NetFlow* LLDMA2RXEOFN; // INPUT
	NetFlow* LLDMA2RXEOPN; // INPUT
	NetFlow* LLDMA2RXREM; // INPUT
	NetFlow* LLDMA2RXSOFN; // INPUT
	NetFlow* LLDMA2RXSOPN; // INPUT
	NetFlow* LLDMA2RXSRCRDYN; // INPUT
	NetFlow* LLDMA2TXDSTRDYN; // INPUT
	NetFlow* LLDMA3RSTENGINEREQ; // INPUT
	NetFlow* LLDMA3RXD; // INPUT
	NetFlow* LLDMA3RXEOFN; // INPUT
	NetFlow* LLDMA3RXEOPN; // INPUT
	NetFlow* LLDMA3RXREM; // INPUT
	NetFlow* LLDMA3RXSOFN; // INPUT
	NetFlow* LLDMA3RXSOPN; // INPUT
	NetFlow* LLDMA3RXSRCRDYN; // INPUT
	NetFlow* LLDMA3TXDSTRDYN; // INPUT
	NetFlow* MCMIADDRREADYTOACCEPT; // INPUT
	NetFlow* MCMIREADDATA; // INPUT
	NetFlow* MCMIREADDATAERR; // INPUT
	NetFlow* MCMIREADDATAVALID; // INPUT
	NetFlow* PLBPPCMADDRACK; // INPUT
	NetFlow* PLBPPCMMBUSY; // INPUT
	NetFlow* PLBPPCMMIRQ; // INPUT
	NetFlow* PLBPPCMMRDERR; // INPUT
	NetFlow* PLBPPCMMWRERR; // INPUT
	NetFlow* PLBPPCMRDBTERM; // INPUT
	NetFlow* PLBPPCMRDDACK; // INPUT
	NetFlow* PLBPPCMRDDBUS; // INPUT
	NetFlow* PLBPPCMRDPENDPRI; // INPUT
	NetFlow* PLBPPCMRDPENDREQ; // INPUT
	NetFlow* PLBPPCMRDWDADDR; // INPUT
	NetFlow* PLBPPCMREARBITRATE; // INPUT
	NetFlow* PLBPPCMREQPRI; // INPUT
	NetFlow* PLBPPCMSSIZE; // INPUT
	NetFlow* PLBPPCMTIMEOUT; // INPUT
	NetFlow* PLBPPCMWRBTERM; // INPUT
	NetFlow* PLBPPCMWRDACK; // INPUT
	NetFlow* PLBPPCMWRPENDPRI; // INPUT
	NetFlow* PLBPPCMWRPENDREQ; // INPUT
	NetFlow* PLBPPCS0ABORT; // INPUT
	NetFlow* PLBPPCS0ABUS; // INPUT
	NetFlow* PLBPPCS0BE; // INPUT
	NetFlow* PLBPPCS0BUSLOCK; // INPUT
	NetFlow* PLBPPCS0LOCKERR; // INPUT
	NetFlow* PLBPPCS0MASTERID; // INPUT
	NetFlow* PLBPPCS0MSIZE; // INPUT
	NetFlow* PLBPPCS0PAVALID; // INPUT
	NetFlow* PLBPPCS0RDBURST; // INPUT
	NetFlow* PLBPPCS0RDPENDPRI; // INPUT
	NetFlow* PLBPPCS0RDPENDREQ; // INPUT
	NetFlow* PLBPPCS0RDPRIM; // INPUT
	NetFlow* PLBPPCS0REQPRI; // INPUT
	NetFlow* PLBPPCS0RNW; // INPUT
	NetFlow* PLBPPCS0SAVALID; // INPUT
	NetFlow* PLBPPCS0SIZE; // INPUT
	NetFlow* PLBPPCS0TATTRIBUTE; // INPUT
	NetFlow* PLBPPCS0TYPE; // INPUT
	NetFlow* PLBPPCS0UABUS; // INPUT
	NetFlow* PLBPPCS0WRBURST; // INPUT
	NetFlow* PLBPPCS0WRDBUS; // INPUT
	NetFlow* PLBPPCS0WRPENDPRI; // INPUT
	NetFlow* PLBPPCS0WRPENDREQ; // INPUT
	NetFlow* PLBPPCS0WRPRIM; // INPUT
	NetFlow* PLBPPCS1ABORT; // INPUT
	NetFlow* PLBPPCS1ABUS; // INPUT
	NetFlow* PLBPPCS1BE; // INPUT
	NetFlow* PLBPPCS1BUSLOCK; // INPUT
	NetFlow* PLBPPCS1LOCKERR; // INPUT
	NetFlow* PLBPPCS1MASTERID; // INPUT
	NetFlow* PLBPPCS1MSIZE; // INPUT
	NetFlow* PLBPPCS1PAVALID; // INPUT
	NetFlow* PLBPPCS1RDBURST; // INPUT
	NetFlow* PLBPPCS1RDPENDPRI; // INPUT
	NetFlow* PLBPPCS1RDPENDREQ; // INPUT
	NetFlow* PLBPPCS1RDPRIM; // INPUT
	NetFlow* PLBPPCS1REQPRI; // INPUT
	NetFlow* PLBPPCS1RNW; // INPUT
	NetFlow* PLBPPCS1SAVALID; // INPUT
	NetFlow* PLBPPCS1SIZE; // INPUT
	NetFlow* PLBPPCS1TATTRIBUTE; // INPUT
	NetFlow* PLBPPCS1TYPE; // INPUT
	NetFlow* PLBPPCS1UABUS; // INPUT
	NetFlow* PLBPPCS1WRBURST; // INPUT
	NetFlow* PLBPPCS1WRDBUS; // INPUT
	NetFlow* PLBPPCS1WRPENDPRI; // INPUT
	NetFlow* PLBPPCS1WRPENDREQ; // INPUT
	NetFlow* PLBPPCS1WRPRIM; // INPUT
	NetFlow* RSTC440RESETCHIP; // INPUT
	NetFlow* RSTC440RESETCORE; // INPUT
	NetFlow* RSTC440RESETSYSTEM; // INPUT
	NetFlow* TIEC440DCURDLDCACHEPLBPRIO; // INPUT
	NetFlow* TIEC440DCURDNONCACHEPLBPRIO; // INPUT
	NetFlow* TIEC440DCURDTOUCHPLBPRIO; // INPUT
	NetFlow* TIEC440DCURDURGENTPLBPRIO; // INPUT
	NetFlow* TIEC440DCUWRFLUSHPLBPRIO; // INPUT
	NetFlow* TIEC440DCUWRSTOREPLBPRIO; // INPUT
	NetFlow* TIEC440DCUWRURGENTPLBPRIO; // INPUT
	NetFlow* TIEC440ENDIANRESET; // INPUT
	NetFlow* TIEC440ERPNRESET; // INPUT
	NetFlow* TIEC440ICURDFETCHPLBPRIO; // INPUT
	NetFlow* TIEC440ICURDSPECPLBPRIO; // INPUT
	NetFlow* TIEC440ICURDTOUCHPLBPRIO; // INPUT
	NetFlow* TIEC440PIR; // INPUT
	NetFlow* TIEC440PVR; // INPUT
	NetFlow* TIEC440USERRESET; // INPUT
	NetFlow* TIEDCRBASEADDR; // INPUT
	NetFlow* TRCC440TRACEDISABLE; // INPUT
	NetFlow* TRCC440TRIGGEREVENTIN; // INPUT
	
	prim_class_X_PPC440(
		//Verilog Parameters:
		int LOC, // Default: "UNPLACED"
		int CLOCK_DELAY, // Default: "FALSE"
		int DCR_AUTOLOCK_ENABLE, // Default: "TRUE"
		int PPCDM_ASYNCMODE, // Default: "FALSE"
		int PPCDS_ASYNCMODE, // Default: "FALSE"
		int PPCS0_WIDTH_128N64, // Default: "TRUE"
		int PPCS1_WIDTH_128N64, // Default: "TRUE"
		int APU_CONTROL, // Default: 17'h02000
		int APU_UDI0, // Default: 24'h000000
		int APU_UDI1, // Default: 24'h000000
		int APU_UDI10, // Default: 24'h000000
		int APU_UDI11, // Default: 24'h000000
		int APU_UDI12, // Default: 24'h000000
		int APU_UDI13, // Default: 24'h000000
		int APU_UDI14, // Default: 24'h000000
		int APU_UDI15, // Default: 24'h000000
		int APU_UDI2, // Default: 24'h000000
		int APU_UDI3, // Default: 24'h000000
		int APU_UDI4, // Default: 24'h000000
		int APU_UDI5, // Default: 24'h000000
		int APU_UDI6, // Default: 24'h000000
		int APU_UDI7, // Default: 24'h000000
		int APU_UDI8, // Default: 24'h000000
		int APU_UDI9, // Default: 24'h000000
		int DMA0_RXCHANNELCTRL, // Default: 32'h01010000
		int DMA0_TXCHANNELCTRL, // Default: 32'h01010000
		int DMA1_RXCHANNELCTRL, // Default: 32'h01010000
		int DMA1_TXCHANNELCTRL, // Default: 32'h01010000
		int DMA2_RXCHANNELCTRL, // Default: 32'h01010000
		int DMA2_TXCHANNELCTRL, // Default: 32'h01010000
		int DMA3_RXCHANNELCTRL, // Default: 32'h01010000
		int DMA3_TXCHANNELCTRL, // Default: 32'h01010000
		int INTERCONNECT_IMASK, // Default: 32'hFFFFFFFF
		int INTERCONNECT_TMPL_SEL, // Default: 32'h3FFFFFFF
		int MI_ARBCONFIG, // Default: 32'h00432010
		int MI_BANKCONFLICT_MASK, // Default: 32'h00000000
		int MI_CONTROL, // Default: 32'h0000008F
		int MI_ROWCONFLICT_MASK, // Default: 32'h00000000
		int PPCM_ARBCONFIG, // Default: 32'h00432010
		int PPCM_CONTROL, // Default: 32'h8000009F
		int PPCM_COUNTER, // Default: 32'h00000500
		int PPCS0_ADDRMAP_TMPL0, // Default: 32'hFFFFFFFF
		int PPCS0_ADDRMAP_TMPL1, // Default: 32'hFFFFFFFF
		int PPCS0_ADDRMAP_TMPL2, // Default: 32'hFFFFFFFF
		int PPCS0_ADDRMAP_TMPL3, // Default: 32'hFFFFFFFF
		int PPCS0_CONTROL, // Default: 32'h8033336C
		int PPCS1_ADDRMAP_TMPL0, // Default: 32'hFFFFFFFF
		int PPCS1_ADDRMAP_TMPL1, // Default: 32'hFFFFFFFF
		int PPCS1_ADDRMAP_TMPL2, // Default: 32'hFFFFFFFF
		int PPCS1_ADDRMAP_TMPL3, // Default: 32'hFFFFFFFF
		int PPCS1_CONTROL, // Default: 32'h8033336C
		int XBAR_ADDRMAP_TMPL0, // Default: 32'hFFFF0000
		int XBAR_ADDRMAP_TMPL1, // Default: 32'h00000000
		int XBAR_ADDRMAP_TMPL2, // Default: 32'h00000000
		int XBAR_ADDRMAP_TMPL3, // Default: 32'h00000000
		int DMA0_CONTROL, // Default: 8'h00
		int DMA1_CONTROL, // Default: 8'h00
		int DMA2_CONTROL, // Default: 8'h00
		int DMA3_CONTROL, // Default: 8'h00
		int DMA0_RXIRQTIMER, // Default: 10'h3FF
		int DMA0_TXIRQTIMER, // Default: 10'h3FF
		int DMA1_RXIRQTIMER, // Default: 10'h3FF
		int DMA1_TXIRQTIMER, // Default: 10'h3FF
		int DMA2_RXIRQTIMER, // Default: 10'h3FF
		int DMA2_TXIRQTIMER, // Default: 10'h3FF
		int DMA3_RXIRQTIMER, // Default: 10'h3FF
		int DMA3_TXIRQTIMER, // Default: 10'h3FF
		//Verilog Ports in definition order:
		NetFlow* APUFCMDECFPUOP, // OUTPUT
		NetFlow* APUFCMDECLDSTXFERSIZE, // OUTPUT
		NetFlow* APUFCMDECLOAD, // OUTPUT
		NetFlow* APUFCMDECNONAUTON, // OUTPUT
		NetFlow* APUFCMDECSTORE, // OUTPUT
		NetFlow* APUFCMDECUDI, // OUTPUT
		NetFlow* APUFCMDECUDIVALID, // OUTPUT
		NetFlow* APUFCMENDIAN, // OUTPUT
		NetFlow* APUFCMFLUSH, // OUTPUT
		NetFlow* APUFCMINSTRUCTION, // OUTPUT
		NetFlow* APUFCMINSTRVALID, // OUTPUT
		NetFlow* APUFCMLOADBYTEADDR, // OUTPUT
		NetFlow* APUFCMLOADDATA, // OUTPUT
		NetFlow* APUFCMLOADDVALID, // OUTPUT
		NetFlow* APUFCMMSRFE0, // OUTPUT
		NetFlow* APUFCMMSRFE1, // OUTPUT
		NetFlow* APUFCMNEXTINSTRREADY, // OUTPUT
		NetFlow* APUFCMOPERANDVALID, // OUTPUT
		NetFlow* APUFCMRADATA, // OUTPUT
		NetFlow* APUFCMRBDATA, // OUTPUT
		NetFlow* APUFCMWRITEBACKOK, // OUTPUT
		NetFlow* C440CPMCORESLEEPREQ, // OUTPUT
		NetFlow* C440CPMDECIRPTREQ, // OUTPUT
		NetFlow* C440CPMFITIRPTREQ, // OUTPUT
		NetFlow* C440CPMMSRCE, // OUTPUT
		NetFlow* C440CPMMSREE, // OUTPUT
		NetFlow* C440CPMTIMERRESETREQ, // OUTPUT
		NetFlow* C440CPMWDIRPTREQ, // OUTPUT
		NetFlow* C440DBGSYSTEMCONTROL, // OUTPUT
		NetFlow* C440JTGTDO, // OUTPUT
		NetFlow* C440JTGTDOEN, // OUTPUT
		NetFlow* C440MACHINECHECK, // OUTPUT
		NetFlow* C440RSTCHIPRESETREQ, // OUTPUT
		NetFlow* C440RSTCORERESETREQ, // OUTPUT
		NetFlow* C440RSTSYSTEMRESETREQ, // OUTPUT
		NetFlow* C440TRCBRANCHSTATUS, // OUTPUT
		NetFlow* C440TRCCYCLE, // OUTPUT
		NetFlow* C440TRCEXECUTIONSTATUS, // OUTPUT
		NetFlow* C440TRCTRACESTATUS, // OUTPUT
		NetFlow* C440TRCTRIGGEREVENTOUT, // OUTPUT
		NetFlow* C440TRCTRIGGEREVENTTYPE, // OUTPUT
		NetFlow* DMA0LLRSTENGINEACK, // OUTPUT
		NetFlow* DMA0LLRXDSTRDYN, // OUTPUT
		NetFlow* DMA0LLTXD, // OUTPUT
		NetFlow* DMA0LLTXEOFN, // OUTPUT
		NetFlow* DMA0LLTXEOPN, // OUTPUT
		NetFlow* DMA0LLTXREM, // OUTPUT
		NetFlow* DMA0LLTXSOFN, // OUTPUT
		NetFlow* DMA0LLTXSOPN, // OUTPUT
		NetFlow* DMA0LLTXSRCRDYN, // OUTPUT
		NetFlow* DMA0RXIRQ, // OUTPUT
		NetFlow* DMA0TXIRQ, // OUTPUT
		NetFlow* DMA1LLRSTENGINEACK, // OUTPUT
		NetFlow* DMA1LLRXDSTRDYN, // OUTPUT
		NetFlow* DMA1LLTXD, // OUTPUT
		NetFlow* DMA1LLTXEOFN, // OUTPUT
		NetFlow* DMA1LLTXEOPN, // OUTPUT
		NetFlow* DMA1LLTXREM, // OUTPUT
		NetFlow* DMA1LLTXSOFN, // OUTPUT
		NetFlow* DMA1LLTXSOPN, // OUTPUT
		NetFlow* DMA1LLTXSRCRDYN, // OUTPUT
		NetFlow* DMA1RXIRQ, // OUTPUT
		NetFlow* DMA1TXIRQ, // OUTPUT
		NetFlow* DMA2LLRSTENGINEACK, // OUTPUT
		NetFlow* DMA2LLRXDSTRDYN, // OUTPUT
		NetFlow* DMA2LLTXD, // OUTPUT
		NetFlow* DMA2LLTXEOFN, // OUTPUT
		NetFlow* DMA2LLTXEOPN, // OUTPUT
		NetFlow* DMA2LLTXREM, // OUTPUT
		NetFlow* DMA2LLTXSOFN, // OUTPUT
		NetFlow* DMA2LLTXSOPN, // OUTPUT
		NetFlow* DMA2LLTXSRCRDYN, // OUTPUT
		NetFlow* DMA2RXIRQ, // OUTPUT
		NetFlow* DMA2TXIRQ, // OUTPUT
		NetFlow* DMA3LLRSTENGINEACK, // OUTPUT
		NetFlow* DMA3LLRXDSTRDYN, // OUTPUT
		NetFlow* DMA3LLTXD, // OUTPUT
		NetFlow* DMA3LLTXEOFN, // OUTPUT
		NetFlow* DMA3LLTXEOPN, // OUTPUT
		NetFlow* DMA3LLTXREM, // OUTPUT
		NetFlow* DMA3LLTXSOFN, // OUTPUT
		NetFlow* DMA3LLTXSOPN, // OUTPUT
		NetFlow* DMA3LLTXSRCRDYN, // OUTPUT
		NetFlow* DMA3RXIRQ, // OUTPUT
		NetFlow* DMA3TXIRQ, // OUTPUT
		NetFlow* MIMCADDRESS, // OUTPUT
		NetFlow* MIMCADDRESSVALID, // OUTPUT
		NetFlow* MIMCBANKCONFLICT, // OUTPUT
		NetFlow* MIMCBYTEENABLE, // OUTPUT
		NetFlow* MIMCREADNOTWRITE, // OUTPUT
		NetFlow* MIMCROWCONFLICT, // OUTPUT
		NetFlow* MIMCWRITEDATA, // OUTPUT
		NetFlow* MIMCWRITEDATAVALID, // OUTPUT
		NetFlow* PPCCPMINTERCONNECTBUSY, // OUTPUT
		NetFlow* PPCDMDCRABUS, // OUTPUT
		NetFlow* PPCDMDCRDBUSOUT, // OUTPUT
		NetFlow* PPCDMDCRREAD, // OUTPUT
		NetFlow* PPCDMDCRUABUS, // OUTPUT
		NetFlow* PPCDMDCRWRITE, // OUTPUT
		NetFlow* PPCDSDCRACK, // OUTPUT
		NetFlow* PPCDSDCRDBUSIN, // OUTPUT
		NetFlow* PPCDSDCRTIMEOUTWAIT, // OUTPUT
		NetFlow* PPCEICINTERCONNECTIRQ, // OUTPUT
		NetFlow* PPCMPLBABORT, // OUTPUT
		NetFlow* PPCMPLBABUS, // OUTPUT
		NetFlow* PPCMPLBBE, // OUTPUT
		NetFlow* PPCMPLBBUSLOCK, // OUTPUT
		NetFlow* PPCMPLBLOCKERR, // OUTPUT
		NetFlow* PPCMPLBPRIORITY, // OUTPUT
		NetFlow* PPCMPLBRDBURST, // OUTPUT
		NetFlow* PPCMPLBREQUEST, // OUTPUT
		NetFlow* PPCMPLBRNW, // OUTPUT
		NetFlow* PPCMPLBSIZE, // OUTPUT
		NetFlow* PPCMPLBTATTRIBUTE, // OUTPUT
		NetFlow* PPCMPLBTYPE, // OUTPUT
		NetFlow* PPCMPLBUABUS, // OUTPUT
		NetFlow* PPCMPLBWRBURST, // OUTPUT
		NetFlow* PPCMPLBWRDBUS, // OUTPUT
		NetFlow* PPCS0PLBADDRACK, // OUTPUT
		NetFlow* PPCS0PLBMBUSY, // OUTPUT
		NetFlow* PPCS0PLBMIRQ, // OUTPUT
		NetFlow* PPCS0PLBMRDERR, // OUTPUT
		NetFlow* PPCS0PLBMWRERR, // OUTPUT
		NetFlow* PPCS0PLBRDBTERM, // OUTPUT
		NetFlow* PPCS0PLBRDCOMP, // OUTPUT
		NetFlow* PPCS0PLBRDDACK, // OUTPUT
		NetFlow* PPCS0PLBRDDBUS, // OUTPUT
		NetFlow* PPCS0PLBRDWDADDR, // OUTPUT
		NetFlow* PPCS0PLBREARBITRATE, // OUTPUT
		NetFlow* PPCS0PLBSSIZE, // OUTPUT
		NetFlow* PPCS0PLBWAIT, // OUTPUT
		NetFlow* PPCS0PLBWRBTERM, // OUTPUT
		NetFlow* PPCS0PLBWRCOMP, // OUTPUT
		NetFlow* PPCS0PLBWRDACK, // OUTPUT
		NetFlow* PPCS1PLBADDRACK, // OUTPUT
		NetFlow* PPCS1PLBMBUSY, // OUTPUT
		NetFlow* PPCS1PLBMIRQ, // OUTPUT
		NetFlow* PPCS1PLBMRDERR, // OUTPUT
		NetFlow* PPCS1PLBMWRERR, // OUTPUT
		NetFlow* PPCS1PLBRDBTERM, // OUTPUT
		NetFlow* PPCS1PLBRDCOMP, // OUTPUT
		NetFlow* PPCS1PLBRDDACK, // OUTPUT
		NetFlow* PPCS1PLBRDDBUS, // OUTPUT
		NetFlow* PPCS1PLBRDWDADDR, // OUTPUT
		NetFlow* PPCS1PLBREARBITRATE, // OUTPUT
		NetFlow* PPCS1PLBSSIZE, // OUTPUT
		NetFlow* PPCS1PLBWAIT, // OUTPUT
		NetFlow* PPCS1PLBWRBTERM, // OUTPUT
		NetFlow* PPCS1PLBWRCOMP, // OUTPUT
		NetFlow* PPCS1PLBWRDACK, // OUTPUT
		NetFlow* CPMC440CLK, // INPUT
		NetFlow* CPMC440CLKEN, // INPUT
		NetFlow* CPMC440CORECLOCKINACTIVE, // INPUT
		NetFlow* CPMC440TIMERCLOCK, // INPUT
		NetFlow* CPMDCRCLK, // INPUT
		NetFlow* CPMDMA0LLCLK, // INPUT
		NetFlow* CPMDMA1LLCLK, // INPUT
		NetFlow* CPMDMA2LLCLK, // INPUT
		NetFlow* CPMDMA3LLCLK, // INPUT
		NetFlow* CPMFCMCLK, // INPUT
		NetFlow* CPMINTERCONNECTCLK, // INPUT
		NetFlow* CPMINTERCONNECTCLKEN, // INPUT
		NetFlow* CPMINTERCONNECTCLKNTO1, // INPUT
		NetFlow* CPMMCCLK, // INPUT
		NetFlow* CPMPPCMPLBCLK, // INPUT
		NetFlow* CPMPPCS0PLBCLK, // INPUT
		NetFlow* CPMPPCS1PLBCLK, // INPUT
		NetFlow* DBGC440DEBUGHALT, // INPUT
		NetFlow* DBGC440SYSTEMSTATUS, // INPUT
		NetFlow* DBGC440UNCONDDEBUGEVENT, // INPUT
		NetFlow* DCRPPCDMACK, // INPUT
		NetFlow* DCRPPCDMDBUSIN, // INPUT
		NetFlow* DCRPPCDMTIMEOUTWAIT, // INPUT
		NetFlow* DCRPPCDSABUS, // INPUT
		NetFlow* DCRPPCDSDBUSOUT, // INPUT
		NetFlow* DCRPPCDSREAD, // INPUT
		NetFlow* DCRPPCDSWRITE, // INPUT
		NetFlow* EICC440CRITIRQ, // INPUT
		NetFlow* EICC440EXTIRQ, // INPUT
		NetFlow* FCMAPUCONFIRMINSTR, // INPUT
		NetFlow* FCMAPUCR, // INPUT
		NetFlow* FCMAPUDONE, // INPUT
		NetFlow* FCMAPUEXCEPTION, // INPUT
		NetFlow* FCMAPUFPSCRFEX, // INPUT
		NetFlow* FCMAPURESULT, // INPUT
		NetFlow* FCMAPURESULTVALID, // INPUT
		NetFlow* FCMAPUSLEEPNOTREADY, // INPUT
		NetFlow* FCMAPUSTOREDATA, // INPUT
		NetFlow* JTGC440TCK, // INPUT
		NetFlow* JTGC440TDI, // INPUT
		NetFlow* JTGC440TMS, // INPUT
		NetFlow* JTGC440TRSTNEG, // INPUT
		NetFlow* LLDMA0RSTENGINEREQ, // INPUT
		NetFlow* LLDMA0RXD, // INPUT
		NetFlow* LLDMA0RXEOFN, // INPUT
		NetFlow* LLDMA0RXEOPN, // INPUT
		NetFlow* LLDMA0RXREM, // INPUT
		NetFlow* LLDMA0RXSOFN, // INPUT
		NetFlow* LLDMA0RXSOPN, // INPUT
		NetFlow* LLDMA0RXSRCRDYN, // INPUT
		NetFlow* LLDMA0TXDSTRDYN, // INPUT
		NetFlow* LLDMA1RSTENGINEREQ, // INPUT
		NetFlow* LLDMA1RXD, // INPUT
		NetFlow* LLDMA1RXEOFN, // INPUT
		NetFlow* LLDMA1RXEOPN, // INPUT
		NetFlow* LLDMA1RXREM, // INPUT
		NetFlow* LLDMA1RXSOFN, // INPUT
		NetFlow* LLDMA1RXSOPN, // INPUT
		NetFlow* LLDMA1RXSRCRDYN, // INPUT
		NetFlow* LLDMA1TXDSTRDYN, // INPUT
		NetFlow* LLDMA2RSTENGINEREQ, // INPUT
		NetFlow* LLDMA2RXD, // INPUT
		NetFlow* LLDMA2RXEOFN, // INPUT
		NetFlow* LLDMA2RXEOPN, // INPUT
		NetFlow* LLDMA2RXREM, // INPUT
		NetFlow* LLDMA2RXSOFN, // INPUT
		NetFlow* LLDMA2RXSOPN, // INPUT
		NetFlow* LLDMA2RXSRCRDYN, // INPUT
		NetFlow* LLDMA2TXDSTRDYN, // INPUT
		NetFlow* LLDMA3RSTENGINEREQ, // INPUT
		NetFlow* LLDMA3RXD, // INPUT
		NetFlow* LLDMA3RXEOFN, // INPUT
		NetFlow* LLDMA3RXEOPN, // INPUT
		NetFlow* LLDMA3RXREM, // INPUT
		NetFlow* LLDMA3RXSOFN, // INPUT
		NetFlow* LLDMA3RXSOPN, // INPUT
		NetFlow* LLDMA3RXSRCRDYN, // INPUT
		NetFlow* LLDMA3TXDSTRDYN, // INPUT
		NetFlow* MCMIADDRREADYTOACCEPT, // INPUT
		NetFlow* MCMIREADDATA, // INPUT
		NetFlow* MCMIREADDATAERR, // INPUT
		NetFlow* MCMIREADDATAVALID, // INPUT
		NetFlow* PLBPPCMADDRACK, // INPUT
		NetFlow* PLBPPCMMBUSY, // INPUT
		NetFlow* PLBPPCMMIRQ, // INPUT
		NetFlow* PLBPPCMMRDERR, // INPUT
		NetFlow* PLBPPCMMWRERR, // INPUT
		NetFlow* PLBPPCMRDBTERM, // INPUT
		NetFlow* PLBPPCMRDDACK, // INPUT
		NetFlow* PLBPPCMRDDBUS, // INPUT
		NetFlow* PLBPPCMRDPENDPRI, // INPUT
		NetFlow* PLBPPCMRDPENDREQ, // INPUT
		NetFlow* PLBPPCMRDWDADDR, // INPUT
		NetFlow* PLBPPCMREARBITRATE, // INPUT
		NetFlow* PLBPPCMREQPRI, // INPUT
		NetFlow* PLBPPCMSSIZE, // INPUT
		NetFlow* PLBPPCMTIMEOUT, // INPUT
		NetFlow* PLBPPCMWRBTERM, // INPUT
		NetFlow* PLBPPCMWRDACK, // INPUT
		NetFlow* PLBPPCMWRPENDPRI, // INPUT
		NetFlow* PLBPPCMWRPENDREQ, // INPUT
		NetFlow* PLBPPCS0ABORT, // INPUT
		NetFlow* PLBPPCS0ABUS, // INPUT
		NetFlow* PLBPPCS0BE, // INPUT
		NetFlow* PLBPPCS0BUSLOCK, // INPUT
		NetFlow* PLBPPCS0LOCKERR, // INPUT
		NetFlow* PLBPPCS0MASTERID, // INPUT
		NetFlow* PLBPPCS0MSIZE, // INPUT
		NetFlow* PLBPPCS0PAVALID, // INPUT
		NetFlow* PLBPPCS0RDBURST, // INPUT
		NetFlow* PLBPPCS0RDPENDPRI, // INPUT
		NetFlow* PLBPPCS0RDPENDREQ, // INPUT
		NetFlow* PLBPPCS0RDPRIM, // INPUT
		NetFlow* PLBPPCS0REQPRI, // INPUT
		NetFlow* PLBPPCS0RNW, // INPUT
		NetFlow* PLBPPCS0SAVALID, // INPUT
		NetFlow* PLBPPCS0SIZE, // INPUT
		NetFlow* PLBPPCS0TATTRIBUTE, // INPUT
		NetFlow* PLBPPCS0TYPE, // INPUT
		NetFlow* PLBPPCS0UABUS, // INPUT
		NetFlow* PLBPPCS0WRBURST, // INPUT
		NetFlow* PLBPPCS0WRDBUS, // INPUT
		NetFlow* PLBPPCS0WRPENDPRI, // INPUT
		NetFlow* PLBPPCS0WRPENDREQ, // INPUT
		NetFlow* PLBPPCS0WRPRIM, // INPUT
		NetFlow* PLBPPCS1ABORT, // INPUT
		NetFlow* PLBPPCS1ABUS, // INPUT
		NetFlow* PLBPPCS1BE, // INPUT
		NetFlow* PLBPPCS1BUSLOCK, // INPUT
		NetFlow* PLBPPCS1LOCKERR, // INPUT
		NetFlow* PLBPPCS1MASTERID, // INPUT
		NetFlow* PLBPPCS1MSIZE, // INPUT
		NetFlow* PLBPPCS1PAVALID, // INPUT
		NetFlow* PLBPPCS1RDBURST, // INPUT
		NetFlow* PLBPPCS1RDPENDPRI, // INPUT
		NetFlow* PLBPPCS1RDPENDREQ, // INPUT
		NetFlow* PLBPPCS1RDPRIM, // INPUT
		NetFlow* PLBPPCS1REQPRI, // INPUT
		NetFlow* PLBPPCS1RNW, // INPUT
		NetFlow* PLBPPCS1SAVALID, // INPUT
		NetFlow* PLBPPCS1SIZE, // INPUT
		NetFlow* PLBPPCS1TATTRIBUTE, // INPUT
		NetFlow* PLBPPCS1TYPE, // INPUT
		NetFlow* PLBPPCS1UABUS, // INPUT
		NetFlow* PLBPPCS1WRBURST, // INPUT
		NetFlow* PLBPPCS1WRDBUS, // INPUT
		NetFlow* PLBPPCS1WRPENDPRI, // INPUT
		NetFlow* PLBPPCS1WRPENDREQ, // INPUT
		NetFlow* PLBPPCS1WRPRIM, // INPUT
		NetFlow* RSTC440RESETCHIP, // INPUT
		NetFlow* RSTC440RESETCORE, // INPUT
		NetFlow* RSTC440RESETSYSTEM, // INPUT
		NetFlow* TIEC440DCURDLDCACHEPLBPRIO, // INPUT
		NetFlow* TIEC440DCURDNONCACHEPLBPRIO, // INPUT
		NetFlow* TIEC440DCURDTOUCHPLBPRIO, // INPUT
		NetFlow* TIEC440DCURDURGENTPLBPRIO, // INPUT
		NetFlow* TIEC440DCUWRFLUSHPLBPRIO, // INPUT
		NetFlow* TIEC440DCUWRSTOREPLBPRIO, // INPUT
		NetFlow* TIEC440DCUWRURGENTPLBPRIO, // INPUT
		NetFlow* TIEC440ENDIANRESET, // INPUT
		NetFlow* TIEC440ERPNRESET, // INPUT
		NetFlow* TIEC440ICURDFETCHPLBPRIO, // INPUT
		NetFlow* TIEC440ICURDSPECPLBPRIO, // INPUT
		NetFlow* TIEC440ICURDTOUCHPLBPRIO, // INPUT
		NetFlow* TIEC440PIR, // INPUT
		NetFlow* TIEC440PVR, // INPUT
		NetFlow* TIEC440USERRESET, // INPUT
		NetFlow* TIEDCRBASEADDR, // INPUT
		NetFlow* TRCC440TRACEDISABLE, // INPUT
		NetFlow* TRCC440TRIGGEREVENTIN // INPUT
		){
	
	// Assign parameters and ports: 
	//Verilog Parameters:
		this->LOC = LOC; // Default: "UNPLACED"
		this->CLOCK_DELAY = CLOCK_DELAY; // Default: "FALSE"
		this->DCR_AUTOLOCK_ENABLE = DCR_AUTOLOCK_ENABLE; // Default: "TRUE"
		this->PPCDM_ASYNCMODE = PPCDM_ASYNCMODE; // Default: "FALSE"
		this->PPCDS_ASYNCMODE = PPCDS_ASYNCMODE; // Default: "FALSE"
		this->PPCS0_WIDTH_128N64 = PPCS0_WIDTH_128N64; // Default: "TRUE"
		this->PPCS1_WIDTH_128N64 = PPCS1_WIDTH_128N64; // Default: "TRUE"
		this->APU_CONTROL = APU_CONTROL; // Default: 17'h02000
		this->APU_UDI0 = APU_UDI0; // Default: 24'h000000
		this->APU_UDI1 = APU_UDI1; // Default: 24'h000000
		this->APU_UDI10 = APU_UDI10; // Default: 24'h000000
		this->APU_UDI11 = APU_UDI11; // Default: 24'h000000
		this->APU_UDI12 = APU_UDI12; // Default: 24'h000000
		this->APU_UDI13 = APU_UDI13; // Default: 24'h000000
		this->APU_UDI14 = APU_UDI14; // Default: 24'h000000
		this->APU_UDI15 = APU_UDI15; // Default: 24'h000000
		this->APU_UDI2 = APU_UDI2; // Default: 24'h000000
		this->APU_UDI3 = APU_UDI3; // Default: 24'h000000
		this->APU_UDI4 = APU_UDI4; // Default: 24'h000000
		this->APU_UDI5 = APU_UDI5; // Default: 24'h000000
		this->APU_UDI6 = APU_UDI6; // Default: 24'h000000
		this->APU_UDI7 = APU_UDI7; // Default: 24'h000000
		this->APU_UDI8 = APU_UDI8; // Default: 24'h000000
		this->APU_UDI9 = APU_UDI9; // Default: 24'h000000
		this->DMA0_RXCHANNELCTRL = DMA0_RXCHANNELCTRL; // Default: 32'h01010000
		this->DMA0_TXCHANNELCTRL = DMA0_TXCHANNELCTRL; // Default: 32'h01010000
		this->DMA1_RXCHANNELCTRL = DMA1_RXCHANNELCTRL; // Default: 32'h01010000
		this->DMA1_TXCHANNELCTRL = DMA1_TXCHANNELCTRL; // Default: 32'h01010000
		this->DMA2_RXCHANNELCTRL = DMA2_RXCHANNELCTRL; // Default: 32'h01010000
		this->DMA2_TXCHANNELCTRL = DMA2_TXCHANNELCTRL; // Default: 32'h01010000
		this->DMA3_RXCHANNELCTRL = DMA3_RXCHANNELCTRL; // Default: 32'h01010000
		this->DMA3_TXCHANNELCTRL = DMA3_TXCHANNELCTRL; // Default: 32'h01010000
		this->INTERCONNECT_IMASK = INTERCONNECT_IMASK; // Default: 32'hFFFFFFFF
		this->INTERCONNECT_TMPL_SEL = INTERCONNECT_TMPL_SEL; // Default: 32'h3FFFFFFF
		this->MI_ARBCONFIG = MI_ARBCONFIG; // Default: 32'h00432010
		this->MI_BANKCONFLICT_MASK = MI_BANKCONFLICT_MASK; // Default: 32'h00000000
		this->MI_CONTROL = MI_CONTROL; // Default: 32'h0000008F
		this->MI_ROWCONFLICT_MASK = MI_ROWCONFLICT_MASK; // Default: 32'h00000000
		this->PPCM_ARBCONFIG = PPCM_ARBCONFIG; // Default: 32'h00432010
		this->PPCM_CONTROL = PPCM_CONTROL; // Default: 32'h8000009F
		this->PPCM_COUNTER = PPCM_COUNTER; // Default: 32'h00000500
		this->PPCS0_ADDRMAP_TMPL0 = PPCS0_ADDRMAP_TMPL0; // Default: 32'hFFFFFFFF
		this->PPCS0_ADDRMAP_TMPL1 = PPCS0_ADDRMAP_TMPL1; // Default: 32'hFFFFFFFF
		this->PPCS0_ADDRMAP_TMPL2 = PPCS0_ADDRMAP_TMPL2; // Default: 32'hFFFFFFFF
		this->PPCS0_ADDRMAP_TMPL3 = PPCS0_ADDRMAP_TMPL3; // Default: 32'hFFFFFFFF
		this->PPCS0_CONTROL = PPCS0_CONTROL; // Default: 32'h8033336C
		this->PPCS1_ADDRMAP_TMPL0 = PPCS1_ADDRMAP_TMPL0; // Default: 32'hFFFFFFFF
		this->PPCS1_ADDRMAP_TMPL1 = PPCS1_ADDRMAP_TMPL1; // Default: 32'hFFFFFFFF
		this->PPCS1_ADDRMAP_TMPL2 = PPCS1_ADDRMAP_TMPL2; // Default: 32'hFFFFFFFF
		this->PPCS1_ADDRMAP_TMPL3 = PPCS1_ADDRMAP_TMPL3; // Default: 32'hFFFFFFFF
		this->PPCS1_CONTROL = PPCS1_CONTROL; // Default: 32'h8033336C
		this->XBAR_ADDRMAP_TMPL0 = XBAR_ADDRMAP_TMPL0; // Default: 32'hFFFF0000
		this->XBAR_ADDRMAP_TMPL1 = XBAR_ADDRMAP_TMPL1; // Default: 32'h00000000
		this->XBAR_ADDRMAP_TMPL2 = XBAR_ADDRMAP_TMPL2; // Default: 32'h00000000
		this->XBAR_ADDRMAP_TMPL3 = XBAR_ADDRMAP_TMPL3; // Default: 32'h00000000
		this->DMA0_CONTROL = DMA0_CONTROL; // Default: 8'h00
		this->DMA1_CONTROL = DMA1_CONTROL; // Default: 8'h00
		this->DMA2_CONTROL = DMA2_CONTROL; // Default: 8'h00
		this->DMA3_CONTROL = DMA3_CONTROL; // Default: 8'h00
		this->DMA0_RXIRQTIMER = DMA0_RXIRQTIMER; // Default: 10'h3FF
		this->DMA0_TXIRQTIMER = DMA0_TXIRQTIMER; // Default: 10'h3FF
		this->DMA1_RXIRQTIMER = DMA1_RXIRQTIMER; // Default: 10'h3FF
		this->DMA1_TXIRQTIMER = DMA1_TXIRQTIMER; // Default: 10'h3FF
		this->DMA2_RXIRQTIMER = DMA2_RXIRQTIMER; // Default: 10'h3FF
		this->DMA2_TXIRQTIMER = DMA2_TXIRQTIMER; // Default: 10'h3FF
		this->DMA3_RXIRQTIMER = DMA3_RXIRQTIMER; // Default: 10'h3FF
		this->DMA3_TXIRQTIMER = DMA3_TXIRQTIMER; // Default: 10'h3FF
	//Verilog Ports in definition order:
		this->APUFCMDECFPUOP = APUFCMDECFPUOP; // OUTPUT
		this->APUFCMDECLDSTXFERSIZE = APUFCMDECLDSTXFERSIZE; // OUTPUT
		this->APUFCMDECLOAD = APUFCMDECLOAD; // OUTPUT
		this->APUFCMDECNONAUTON = APUFCMDECNONAUTON; // OUTPUT
		this->APUFCMDECSTORE = APUFCMDECSTORE; // OUTPUT
		this->APUFCMDECUDI = APUFCMDECUDI; // OUTPUT
		this->APUFCMDECUDIVALID = APUFCMDECUDIVALID; // OUTPUT
		this->APUFCMENDIAN = APUFCMENDIAN; // OUTPUT
		this->APUFCMFLUSH = APUFCMFLUSH; // OUTPUT
		this->APUFCMINSTRUCTION = APUFCMINSTRUCTION; // OUTPUT
		this->APUFCMINSTRVALID = APUFCMINSTRVALID; // OUTPUT
		this->APUFCMLOADBYTEADDR = APUFCMLOADBYTEADDR; // OUTPUT
		this->APUFCMLOADDATA = APUFCMLOADDATA; // OUTPUT
		this->APUFCMLOADDVALID = APUFCMLOADDVALID; // OUTPUT
		this->APUFCMMSRFE0 = APUFCMMSRFE0; // OUTPUT
		this->APUFCMMSRFE1 = APUFCMMSRFE1; // OUTPUT
		this->APUFCMNEXTINSTRREADY = APUFCMNEXTINSTRREADY; // OUTPUT
		this->APUFCMOPERANDVALID = APUFCMOPERANDVALID; // OUTPUT
		this->APUFCMRADATA = APUFCMRADATA; // OUTPUT
		this->APUFCMRBDATA = APUFCMRBDATA; // OUTPUT
		this->APUFCMWRITEBACKOK = APUFCMWRITEBACKOK; // OUTPUT
		this->C440CPMCORESLEEPREQ = C440CPMCORESLEEPREQ; // OUTPUT
		this->C440CPMDECIRPTREQ = C440CPMDECIRPTREQ; // OUTPUT
		this->C440CPMFITIRPTREQ = C440CPMFITIRPTREQ; // OUTPUT
		this->C440CPMMSRCE = C440CPMMSRCE; // OUTPUT
		this->C440CPMMSREE = C440CPMMSREE; // OUTPUT
		this->C440CPMTIMERRESETREQ = C440CPMTIMERRESETREQ; // OUTPUT
		this->C440CPMWDIRPTREQ = C440CPMWDIRPTREQ; // OUTPUT
		this->C440DBGSYSTEMCONTROL = C440DBGSYSTEMCONTROL; // OUTPUT
		this->C440JTGTDO = C440JTGTDO; // OUTPUT
		this->C440JTGTDOEN = C440JTGTDOEN; // OUTPUT
		this->C440MACHINECHECK = C440MACHINECHECK; // OUTPUT
		this->C440RSTCHIPRESETREQ = C440RSTCHIPRESETREQ; // OUTPUT
		this->C440RSTCORERESETREQ = C440RSTCORERESETREQ; // OUTPUT
		this->C440RSTSYSTEMRESETREQ = C440RSTSYSTEMRESETREQ; // OUTPUT
		this->C440TRCBRANCHSTATUS = C440TRCBRANCHSTATUS; // OUTPUT
		this->C440TRCCYCLE = C440TRCCYCLE; // OUTPUT
		this->C440TRCEXECUTIONSTATUS = C440TRCEXECUTIONSTATUS; // OUTPUT
		this->C440TRCTRACESTATUS = C440TRCTRACESTATUS; // OUTPUT
		this->C440TRCTRIGGEREVENTOUT = C440TRCTRIGGEREVENTOUT; // OUTPUT
		this->C440TRCTRIGGEREVENTTYPE = C440TRCTRIGGEREVENTTYPE; // OUTPUT
		this->DMA0LLRSTENGINEACK = DMA0LLRSTENGINEACK; // OUTPUT
		this->DMA0LLRXDSTRDYN = DMA0LLRXDSTRDYN; // OUTPUT
		this->DMA0LLTXD = DMA0LLTXD; // OUTPUT
		this->DMA0LLTXEOFN = DMA0LLTXEOFN; // OUTPUT
		this->DMA0LLTXEOPN = DMA0LLTXEOPN; // OUTPUT
		this->DMA0LLTXREM = DMA0LLTXREM; // OUTPUT
		this->DMA0LLTXSOFN = DMA0LLTXSOFN; // OUTPUT
		this->DMA0LLTXSOPN = DMA0LLTXSOPN; // OUTPUT
		this->DMA0LLTXSRCRDYN = DMA0LLTXSRCRDYN; // OUTPUT
		this->DMA0RXIRQ = DMA0RXIRQ; // OUTPUT
		this->DMA0TXIRQ = DMA0TXIRQ; // OUTPUT
		this->DMA1LLRSTENGINEACK = DMA1LLRSTENGINEACK; // OUTPUT
		this->DMA1LLRXDSTRDYN = DMA1LLRXDSTRDYN; // OUTPUT
		this->DMA1LLTXD = DMA1LLTXD; // OUTPUT
		this->DMA1LLTXEOFN = DMA1LLTXEOFN; // OUTPUT
		this->DMA1LLTXEOPN = DMA1LLTXEOPN; // OUTPUT
		this->DMA1LLTXREM = DMA1LLTXREM; // OUTPUT
		this->DMA1LLTXSOFN = DMA1LLTXSOFN; // OUTPUT
		this->DMA1LLTXSOPN = DMA1LLTXSOPN; // OUTPUT
		this->DMA1LLTXSRCRDYN = DMA1LLTXSRCRDYN; // OUTPUT
		this->DMA1RXIRQ = DMA1RXIRQ; // OUTPUT
		this->DMA1TXIRQ = DMA1TXIRQ; // OUTPUT
		this->DMA2LLRSTENGINEACK = DMA2LLRSTENGINEACK; // OUTPUT
		this->DMA2LLRXDSTRDYN = DMA2LLRXDSTRDYN; // OUTPUT
		this->DMA2LLTXD = DMA2LLTXD; // OUTPUT
		this->DMA2LLTXEOFN = DMA2LLTXEOFN; // OUTPUT
		this->DMA2LLTXEOPN = DMA2LLTXEOPN; // OUTPUT
		this->DMA2LLTXREM = DMA2LLTXREM; // OUTPUT
		this->DMA2LLTXSOFN = DMA2LLTXSOFN; // OUTPUT
		this->DMA2LLTXSOPN = DMA2LLTXSOPN; // OUTPUT
		this->DMA2LLTXSRCRDYN = DMA2LLTXSRCRDYN; // OUTPUT
		this->DMA2RXIRQ = DMA2RXIRQ; // OUTPUT
		this->DMA2TXIRQ = DMA2TXIRQ; // OUTPUT
		this->DMA3LLRSTENGINEACK = DMA3LLRSTENGINEACK; // OUTPUT
		this->DMA3LLRXDSTRDYN = DMA3LLRXDSTRDYN; // OUTPUT
		this->DMA3LLTXD = DMA3LLTXD; // OUTPUT
		this->DMA3LLTXEOFN = DMA3LLTXEOFN; // OUTPUT
		this->DMA3LLTXEOPN = DMA3LLTXEOPN; // OUTPUT
		this->DMA3LLTXREM = DMA3LLTXREM; // OUTPUT
		this->DMA3LLTXSOFN = DMA3LLTXSOFN; // OUTPUT
		this->DMA3LLTXSOPN = DMA3LLTXSOPN; // OUTPUT
		this->DMA3LLTXSRCRDYN = DMA3LLTXSRCRDYN; // OUTPUT
		this->DMA3RXIRQ = DMA3RXIRQ; // OUTPUT
		this->DMA3TXIRQ = DMA3TXIRQ; // OUTPUT
		this->MIMCADDRESS = MIMCADDRESS; // OUTPUT
		this->MIMCADDRESSVALID = MIMCADDRESSVALID; // OUTPUT
		this->MIMCBANKCONFLICT = MIMCBANKCONFLICT; // OUTPUT
		this->MIMCBYTEENABLE = MIMCBYTEENABLE; // OUTPUT
		this->MIMCREADNOTWRITE = MIMCREADNOTWRITE; // OUTPUT
		this->MIMCROWCONFLICT = MIMCROWCONFLICT; // OUTPUT
		this->MIMCWRITEDATA = MIMCWRITEDATA; // OUTPUT
		this->MIMCWRITEDATAVALID = MIMCWRITEDATAVALID; // OUTPUT
		this->PPCCPMINTERCONNECTBUSY = PPCCPMINTERCONNECTBUSY; // OUTPUT
		this->PPCDMDCRABUS = PPCDMDCRABUS; // OUTPUT
		this->PPCDMDCRDBUSOUT = PPCDMDCRDBUSOUT; // OUTPUT
		this->PPCDMDCRREAD = PPCDMDCRREAD; // OUTPUT
		this->PPCDMDCRUABUS = PPCDMDCRUABUS; // OUTPUT
		this->PPCDMDCRWRITE = PPCDMDCRWRITE; // OUTPUT
		this->PPCDSDCRACK = PPCDSDCRACK; // OUTPUT
		this->PPCDSDCRDBUSIN = PPCDSDCRDBUSIN; // OUTPUT
		this->PPCDSDCRTIMEOUTWAIT = PPCDSDCRTIMEOUTWAIT; // OUTPUT
		this->PPCEICINTERCONNECTIRQ = PPCEICINTERCONNECTIRQ; // OUTPUT
		this->PPCMPLBABORT = PPCMPLBABORT; // OUTPUT
		this->PPCMPLBABUS = PPCMPLBABUS; // OUTPUT
		this->PPCMPLBBE = PPCMPLBBE; // OUTPUT
		this->PPCMPLBBUSLOCK = PPCMPLBBUSLOCK; // OUTPUT
		this->PPCMPLBLOCKERR = PPCMPLBLOCKERR; // OUTPUT
		this->PPCMPLBPRIORITY = PPCMPLBPRIORITY; // OUTPUT
		this->PPCMPLBRDBURST = PPCMPLBRDBURST; // OUTPUT
		this->PPCMPLBREQUEST = PPCMPLBREQUEST; // OUTPUT
		this->PPCMPLBRNW = PPCMPLBRNW; // OUTPUT
		this->PPCMPLBSIZE = PPCMPLBSIZE; // OUTPUT
		this->PPCMPLBTATTRIBUTE = PPCMPLBTATTRIBUTE; // OUTPUT
		this->PPCMPLBTYPE = PPCMPLBTYPE; // OUTPUT
		this->PPCMPLBUABUS = PPCMPLBUABUS; // OUTPUT
		this->PPCMPLBWRBURST = PPCMPLBWRBURST; // OUTPUT
		this->PPCMPLBWRDBUS = PPCMPLBWRDBUS; // OUTPUT
		this->PPCS0PLBADDRACK = PPCS0PLBADDRACK; // OUTPUT
		this->PPCS0PLBMBUSY = PPCS0PLBMBUSY; // OUTPUT
		this->PPCS0PLBMIRQ = PPCS0PLBMIRQ; // OUTPUT
		this->PPCS0PLBMRDERR = PPCS0PLBMRDERR; // OUTPUT
		this->PPCS0PLBMWRERR = PPCS0PLBMWRERR; // OUTPUT
		this->PPCS0PLBRDBTERM = PPCS0PLBRDBTERM; // OUTPUT
		this->PPCS0PLBRDCOMP = PPCS0PLBRDCOMP; // OUTPUT
		this->PPCS0PLBRDDACK = PPCS0PLBRDDACK; // OUTPUT
		this->PPCS0PLBRDDBUS = PPCS0PLBRDDBUS; // OUTPUT
		this->PPCS0PLBRDWDADDR = PPCS0PLBRDWDADDR; // OUTPUT
		this->PPCS0PLBREARBITRATE = PPCS0PLBREARBITRATE; // OUTPUT
		this->PPCS0PLBSSIZE = PPCS0PLBSSIZE; // OUTPUT
		this->PPCS0PLBWAIT = PPCS0PLBWAIT; // OUTPUT
		this->PPCS0PLBWRBTERM = PPCS0PLBWRBTERM; // OUTPUT
		this->PPCS0PLBWRCOMP = PPCS0PLBWRCOMP; // OUTPUT
		this->PPCS0PLBWRDACK = PPCS0PLBWRDACK; // OUTPUT
		this->PPCS1PLBADDRACK = PPCS1PLBADDRACK; // OUTPUT
		this->PPCS1PLBMBUSY = PPCS1PLBMBUSY; // OUTPUT
		this->PPCS1PLBMIRQ = PPCS1PLBMIRQ; // OUTPUT
		this->PPCS1PLBMRDERR = PPCS1PLBMRDERR; // OUTPUT
		this->PPCS1PLBMWRERR = PPCS1PLBMWRERR; // OUTPUT
		this->PPCS1PLBRDBTERM = PPCS1PLBRDBTERM; // OUTPUT
		this->PPCS1PLBRDCOMP = PPCS1PLBRDCOMP; // OUTPUT
		this->PPCS1PLBRDDACK = PPCS1PLBRDDACK; // OUTPUT
		this->PPCS1PLBRDDBUS = PPCS1PLBRDDBUS; // OUTPUT
		this->PPCS1PLBRDWDADDR = PPCS1PLBRDWDADDR; // OUTPUT
		this->PPCS1PLBREARBITRATE = PPCS1PLBREARBITRATE; // OUTPUT
		this->PPCS1PLBSSIZE = PPCS1PLBSSIZE; // OUTPUT
		this->PPCS1PLBWAIT = PPCS1PLBWAIT; // OUTPUT
		this->PPCS1PLBWRBTERM = PPCS1PLBWRBTERM; // OUTPUT
		this->PPCS1PLBWRCOMP = PPCS1PLBWRCOMP; // OUTPUT
		this->PPCS1PLBWRDACK = PPCS1PLBWRDACK; // OUTPUT
		this->CPMC440CLK = CPMC440CLK; // INPUT
		this->CPMC440CLKEN = CPMC440CLKEN; // INPUT
		this->CPMC440CORECLOCKINACTIVE = CPMC440CORECLOCKINACTIVE; // INPUT
		this->CPMC440TIMERCLOCK = CPMC440TIMERCLOCK; // INPUT
		this->CPMDCRCLK = CPMDCRCLK; // INPUT
		this->CPMDMA0LLCLK = CPMDMA0LLCLK; // INPUT
		this->CPMDMA1LLCLK = CPMDMA1LLCLK; // INPUT
		this->CPMDMA2LLCLK = CPMDMA2LLCLK; // INPUT
		this->CPMDMA3LLCLK = CPMDMA3LLCLK; // INPUT
		this->CPMFCMCLK = CPMFCMCLK; // INPUT
		this->CPMINTERCONNECTCLK = CPMINTERCONNECTCLK; // INPUT
		this->CPMINTERCONNECTCLKEN = CPMINTERCONNECTCLKEN; // INPUT
		this->CPMINTERCONNECTCLKNTO1 = CPMINTERCONNECTCLKNTO1; // INPUT
		this->CPMMCCLK = CPMMCCLK; // INPUT
		this->CPMPPCMPLBCLK = CPMPPCMPLBCLK; // INPUT
		this->CPMPPCS0PLBCLK = CPMPPCS0PLBCLK; // INPUT
		this->CPMPPCS1PLBCLK = CPMPPCS1PLBCLK; // INPUT
		this->DBGC440DEBUGHALT = DBGC440DEBUGHALT; // INPUT
		this->DBGC440SYSTEMSTATUS = DBGC440SYSTEMSTATUS; // INPUT
		this->DBGC440UNCONDDEBUGEVENT = DBGC440UNCONDDEBUGEVENT; // INPUT
		this->DCRPPCDMACK = DCRPPCDMACK; // INPUT
		this->DCRPPCDMDBUSIN = DCRPPCDMDBUSIN; // INPUT
		this->DCRPPCDMTIMEOUTWAIT = DCRPPCDMTIMEOUTWAIT; // INPUT
		this->DCRPPCDSABUS = DCRPPCDSABUS; // INPUT
		this->DCRPPCDSDBUSOUT = DCRPPCDSDBUSOUT; // INPUT
		this->DCRPPCDSREAD = DCRPPCDSREAD; // INPUT
		this->DCRPPCDSWRITE = DCRPPCDSWRITE; // INPUT
		this->EICC440CRITIRQ = EICC440CRITIRQ; // INPUT
		this->EICC440EXTIRQ = EICC440EXTIRQ; // INPUT
		this->FCMAPUCONFIRMINSTR = FCMAPUCONFIRMINSTR; // INPUT
		this->FCMAPUCR = FCMAPUCR; // INPUT
		this->FCMAPUDONE = FCMAPUDONE; // INPUT
		this->FCMAPUEXCEPTION = FCMAPUEXCEPTION; // INPUT
		this->FCMAPUFPSCRFEX = FCMAPUFPSCRFEX; // INPUT
		this->FCMAPURESULT = FCMAPURESULT; // INPUT
		this->FCMAPURESULTVALID = FCMAPURESULTVALID; // INPUT
		this->FCMAPUSLEEPNOTREADY = FCMAPUSLEEPNOTREADY; // INPUT
		this->FCMAPUSTOREDATA = FCMAPUSTOREDATA; // INPUT
		this->JTGC440TCK = JTGC440TCK; // INPUT
		this->JTGC440TDI = JTGC440TDI; // INPUT
		this->JTGC440TMS = JTGC440TMS; // INPUT
		this->JTGC440TRSTNEG = JTGC440TRSTNEG; // INPUT
		this->LLDMA0RSTENGINEREQ = LLDMA0RSTENGINEREQ; // INPUT
		this->LLDMA0RXD = LLDMA0RXD; // INPUT
		this->LLDMA0RXEOFN = LLDMA0RXEOFN; // INPUT
		this->LLDMA0RXEOPN = LLDMA0RXEOPN; // INPUT
		this->LLDMA0RXREM = LLDMA0RXREM; // INPUT
		this->LLDMA0RXSOFN = LLDMA0RXSOFN; // INPUT
		this->LLDMA0RXSOPN = LLDMA0RXSOPN; // INPUT
		this->LLDMA0RXSRCRDYN = LLDMA0RXSRCRDYN; // INPUT
		this->LLDMA0TXDSTRDYN = LLDMA0TXDSTRDYN; // INPUT
		this->LLDMA1RSTENGINEREQ = LLDMA1RSTENGINEREQ; // INPUT
		this->LLDMA1RXD = LLDMA1RXD; // INPUT
		this->LLDMA1RXEOFN = LLDMA1RXEOFN; // INPUT
		this->LLDMA1RXEOPN = LLDMA1RXEOPN; // INPUT
		this->LLDMA1RXREM = LLDMA1RXREM; // INPUT
		this->LLDMA1RXSOFN = LLDMA1RXSOFN; // INPUT
		this->LLDMA1RXSOPN = LLDMA1RXSOPN; // INPUT
		this->LLDMA1RXSRCRDYN = LLDMA1RXSRCRDYN; // INPUT
		this->LLDMA1TXDSTRDYN = LLDMA1TXDSTRDYN; // INPUT
		this->LLDMA2RSTENGINEREQ = LLDMA2RSTENGINEREQ; // INPUT
		this->LLDMA2RXD = LLDMA2RXD; // INPUT
		this->LLDMA2RXEOFN = LLDMA2RXEOFN; // INPUT
		this->LLDMA2RXEOPN = LLDMA2RXEOPN; // INPUT
		this->LLDMA2RXREM = LLDMA2RXREM; // INPUT
		this->LLDMA2RXSOFN = LLDMA2RXSOFN; // INPUT
		this->LLDMA2RXSOPN = LLDMA2RXSOPN; // INPUT
		this->LLDMA2RXSRCRDYN = LLDMA2RXSRCRDYN; // INPUT
		this->LLDMA2TXDSTRDYN = LLDMA2TXDSTRDYN; // INPUT
		this->LLDMA3RSTENGINEREQ = LLDMA3RSTENGINEREQ; // INPUT
		this->LLDMA3RXD = LLDMA3RXD; // INPUT
		this->LLDMA3RXEOFN = LLDMA3RXEOFN; // INPUT
		this->LLDMA3RXEOPN = LLDMA3RXEOPN; // INPUT
		this->LLDMA3RXREM = LLDMA3RXREM; // INPUT
		this->LLDMA3RXSOFN = LLDMA3RXSOFN; // INPUT
		this->LLDMA3RXSOPN = LLDMA3RXSOPN; // INPUT
		this->LLDMA3RXSRCRDYN = LLDMA3RXSRCRDYN; // INPUT
		this->LLDMA3TXDSTRDYN = LLDMA3TXDSTRDYN; // INPUT
		this->MCMIADDRREADYTOACCEPT = MCMIADDRREADYTOACCEPT; // INPUT
		this->MCMIREADDATA = MCMIREADDATA; // INPUT
		this->MCMIREADDATAERR = MCMIREADDATAERR; // INPUT
		this->MCMIREADDATAVALID = MCMIREADDATAVALID; // INPUT
		this->PLBPPCMADDRACK = PLBPPCMADDRACK; // INPUT
		this->PLBPPCMMBUSY = PLBPPCMMBUSY; // INPUT
		this->PLBPPCMMIRQ = PLBPPCMMIRQ; // INPUT
		this->PLBPPCMMRDERR = PLBPPCMMRDERR; // INPUT
		this->PLBPPCMMWRERR = PLBPPCMMWRERR; // INPUT
		this->PLBPPCMRDBTERM = PLBPPCMRDBTERM; // INPUT
		this->PLBPPCMRDDACK = PLBPPCMRDDACK; // INPUT
		this->PLBPPCMRDDBUS = PLBPPCMRDDBUS; // INPUT
		this->PLBPPCMRDPENDPRI = PLBPPCMRDPENDPRI; // INPUT
		this->PLBPPCMRDPENDREQ = PLBPPCMRDPENDREQ; // INPUT
		this->PLBPPCMRDWDADDR = PLBPPCMRDWDADDR; // INPUT
		this->PLBPPCMREARBITRATE = PLBPPCMREARBITRATE; // INPUT
		this->PLBPPCMREQPRI = PLBPPCMREQPRI; // INPUT
		this->PLBPPCMSSIZE = PLBPPCMSSIZE; // INPUT
		this->PLBPPCMTIMEOUT = PLBPPCMTIMEOUT; // INPUT
		this->PLBPPCMWRBTERM = PLBPPCMWRBTERM; // INPUT
		this->PLBPPCMWRDACK = PLBPPCMWRDACK; // INPUT
		this->PLBPPCMWRPENDPRI = PLBPPCMWRPENDPRI; // INPUT
		this->PLBPPCMWRPENDREQ = PLBPPCMWRPENDREQ; // INPUT
		this->PLBPPCS0ABORT = PLBPPCS0ABORT; // INPUT
		this->PLBPPCS0ABUS = PLBPPCS0ABUS; // INPUT
		this->PLBPPCS0BE = PLBPPCS0BE; // INPUT
		this->PLBPPCS0BUSLOCK = PLBPPCS0BUSLOCK; // INPUT
		this->PLBPPCS0LOCKERR = PLBPPCS0LOCKERR; // INPUT
		this->PLBPPCS0MASTERID = PLBPPCS0MASTERID; // INPUT
		this->PLBPPCS0MSIZE = PLBPPCS0MSIZE; // INPUT
		this->PLBPPCS0PAVALID = PLBPPCS0PAVALID; // INPUT
		this->PLBPPCS0RDBURST = PLBPPCS0RDBURST; // INPUT
		this->PLBPPCS0RDPENDPRI = PLBPPCS0RDPENDPRI; // INPUT
		this->PLBPPCS0RDPENDREQ = PLBPPCS0RDPENDREQ; // INPUT
		this->PLBPPCS0RDPRIM = PLBPPCS0RDPRIM; // INPUT
		this->PLBPPCS0REQPRI = PLBPPCS0REQPRI; // INPUT
		this->PLBPPCS0RNW = PLBPPCS0RNW; // INPUT
		this->PLBPPCS0SAVALID = PLBPPCS0SAVALID; // INPUT
		this->PLBPPCS0SIZE = PLBPPCS0SIZE; // INPUT
		this->PLBPPCS0TATTRIBUTE = PLBPPCS0TATTRIBUTE; // INPUT
		this->PLBPPCS0TYPE = PLBPPCS0TYPE; // INPUT
		this->PLBPPCS0UABUS = PLBPPCS0UABUS; // INPUT
		this->PLBPPCS0WRBURST = PLBPPCS0WRBURST; // INPUT
		this->PLBPPCS0WRDBUS = PLBPPCS0WRDBUS; // INPUT
		this->PLBPPCS0WRPENDPRI = PLBPPCS0WRPENDPRI; // INPUT
		this->PLBPPCS0WRPENDREQ = PLBPPCS0WRPENDREQ; // INPUT
		this->PLBPPCS0WRPRIM = PLBPPCS0WRPRIM; // INPUT
		this->PLBPPCS1ABORT = PLBPPCS1ABORT; // INPUT
		this->PLBPPCS1ABUS = PLBPPCS1ABUS; // INPUT
		this->PLBPPCS1BE = PLBPPCS1BE; // INPUT
		this->PLBPPCS1BUSLOCK = PLBPPCS1BUSLOCK; // INPUT
		this->PLBPPCS1LOCKERR = PLBPPCS1LOCKERR; // INPUT
		this->PLBPPCS1MASTERID = PLBPPCS1MASTERID; // INPUT
		this->PLBPPCS1MSIZE = PLBPPCS1MSIZE; // INPUT
		this->PLBPPCS1PAVALID = PLBPPCS1PAVALID; // INPUT
		this->PLBPPCS1RDBURST = PLBPPCS1RDBURST; // INPUT
		this->PLBPPCS1RDPENDPRI = PLBPPCS1RDPENDPRI; // INPUT
		this->PLBPPCS1RDPENDREQ = PLBPPCS1RDPENDREQ; // INPUT
		this->PLBPPCS1RDPRIM = PLBPPCS1RDPRIM; // INPUT
		this->PLBPPCS1REQPRI = PLBPPCS1REQPRI; // INPUT
		this->PLBPPCS1RNW = PLBPPCS1RNW; // INPUT
		this->PLBPPCS1SAVALID = PLBPPCS1SAVALID; // INPUT
		this->PLBPPCS1SIZE = PLBPPCS1SIZE; // INPUT
		this->PLBPPCS1TATTRIBUTE = PLBPPCS1TATTRIBUTE; // INPUT
		this->PLBPPCS1TYPE = PLBPPCS1TYPE; // INPUT
		this->PLBPPCS1UABUS = PLBPPCS1UABUS; // INPUT
		this->PLBPPCS1WRBURST = PLBPPCS1WRBURST; // INPUT
		this->PLBPPCS1WRDBUS = PLBPPCS1WRDBUS; // INPUT
		this->PLBPPCS1WRPENDPRI = PLBPPCS1WRPENDPRI; // INPUT
		this->PLBPPCS1WRPENDREQ = PLBPPCS1WRPENDREQ; // INPUT
		this->PLBPPCS1WRPRIM = PLBPPCS1WRPRIM; // INPUT
		this->RSTC440RESETCHIP = RSTC440RESETCHIP; // INPUT
		this->RSTC440RESETCORE = RSTC440RESETCORE; // INPUT
		this->RSTC440RESETSYSTEM = RSTC440RESETSYSTEM; // INPUT
		this->TIEC440DCURDLDCACHEPLBPRIO = TIEC440DCURDLDCACHEPLBPRIO; // INPUT
		this->TIEC440DCURDNONCACHEPLBPRIO = TIEC440DCURDNONCACHEPLBPRIO; // INPUT
		this->TIEC440DCURDTOUCHPLBPRIO = TIEC440DCURDTOUCHPLBPRIO; // INPUT
		this->TIEC440DCURDURGENTPLBPRIO = TIEC440DCURDURGENTPLBPRIO; // INPUT
		this->TIEC440DCUWRFLUSHPLBPRIO = TIEC440DCUWRFLUSHPLBPRIO; // INPUT
		this->TIEC440DCUWRSTOREPLBPRIO = TIEC440DCUWRSTOREPLBPRIO; // INPUT
		this->TIEC440DCUWRURGENTPLBPRIO = TIEC440DCUWRURGENTPLBPRIO; // INPUT
		this->TIEC440ENDIANRESET = TIEC440ENDIANRESET; // INPUT
		this->TIEC440ERPNRESET = TIEC440ERPNRESET; // INPUT
		this->TIEC440ICURDFETCHPLBPRIO = TIEC440ICURDFETCHPLBPRIO; // INPUT
		this->TIEC440ICURDSPECPLBPRIO = TIEC440ICURDSPECPLBPRIO; // INPUT
		this->TIEC440ICURDTOUCHPLBPRIO = TIEC440ICURDTOUCHPLBPRIO; // INPUT
		this->TIEC440PIR = TIEC440PIR; // INPUT
		this->TIEC440PVR = TIEC440PVR; // INPUT
		this->TIEC440USERRESET = TIEC440USERRESET; // INPUT
		this->TIEDCRBASEADDR = TIEDCRBASEADDR; // INPUT
		this->TRCC440TRACEDISABLE = TRCC440TRACEDISABLE; // INPUT
		this->TRCC440TRIGGEREVENTIN = TRCC440TRIGGEREVENTIN; // INPUT
	
		register_wait_on_event_nets();
	
	}
	
	void register_wait_on_event_nets(){
	// TODO
	}
	void calculate(int time){
	// TODO
	}
};


class prim_class_X_RAMB36SDP_EXP{
	//Verilog Parameters:
	int DO_REG;
	int EN_ECC_READ;
	int EN_ECC_SCRUB;
	int EN_ECC_WRITE;
	int INIT;
	int INITP_00;
	int INITP_01;
	int INITP_02;
	int INITP_03;
	int INITP_04;
	int INITP_05;
	int INITP_06;
	int INITP_07;
	int INITP_08;
	int INITP_09;
	int INITP_0A;
	int INITP_0B;
	int INITP_0C;
	int INITP_0D;
	int INITP_0E;
	int INITP_0F;
	int INIT_00;
	int INIT_01;
	int INIT_02;
	int INIT_03;
	int INIT_04;
	int INIT_05;
	int INIT_06;
	int INIT_07;
	int INIT_08;
	int INIT_09;
	int INIT_0A;
	int INIT_0B;
	int INIT_0C;
	int INIT_0D;
	int INIT_0E;
	int INIT_0F;
	int INIT_10;
	int INIT_11;
	int INIT_12;
	int INIT_13;
	int INIT_14;
	int INIT_15;
	int INIT_16;
	int INIT_17;
	int INIT_18;
	int INIT_19;
	int INIT_1A;
	int INIT_1B;
	int INIT_1C;
	int INIT_1D;
	int INIT_1E;
	int INIT_1F;
	int INIT_20;
	int INIT_21;
	int INIT_22;
	int INIT_23;
	int INIT_24;
	int INIT_25;
	int INIT_26;
	int INIT_27;
	int INIT_28;
	int INIT_29;
	int INIT_2A;
	int INIT_2B;
	int INIT_2C;
	int INIT_2D;
	int INIT_2E;
	int INIT_2F;
	int INIT_30;
	int INIT_31;
	int INIT_32;
	int INIT_33;
	int INIT_34;
	int INIT_35;
	int INIT_36;
	int INIT_37;
	int INIT_38;
	int INIT_39;
	int INIT_3A;
	int INIT_3B;
	int INIT_3C;
	int INIT_3D;
	int INIT_3E;
	int INIT_3F;
	int INIT_40;
	int INIT_41;
	int INIT_42;
	int INIT_43;
	int INIT_44;
	int INIT_45;
	int INIT_46;
	int INIT_47;
	int INIT_48;
	int INIT_49;
	int INIT_4A;
	int INIT_4B;
	int INIT_4C;
	int INIT_4D;
	int INIT_4E;
	int INIT_4F;
	int INIT_50;
	int INIT_51;
	int INIT_52;
	int INIT_53;
	int INIT_54;
	int INIT_55;
	int INIT_56;
	int INIT_57;
	int INIT_58;
	int INIT_59;
	int INIT_5A;
	int INIT_5B;
	int INIT_5C;
	int INIT_5D;
	int INIT_5E;
	int INIT_5F;
	int INIT_60;
	int INIT_61;
	int INIT_62;
	int INIT_63;
	int INIT_64;
	int INIT_65;
	int INIT_66;
	int INIT_67;
	int INIT_68;
	int INIT_69;
	int INIT_6A;
	int INIT_6B;
	int INIT_6C;
	int INIT_6D;
	int INIT_6E;
	int INIT_6F;
	int INIT_70;
	int INIT_71;
	int INIT_72;
	int INIT_73;
	int INIT_74;
	int INIT_75;
	int INIT_76;
	int INIT_77;
	int INIT_78;
	int INIT_79;
	int INIT_7A;
	int INIT_7B;
	int INIT_7C;
	int INIT_7D;
	int INIT_7E;
	int INIT_7F;
	int INIT_FILE;
	int LOC;
	int SETUP_ALL;
	int SETUP_READ_FIRST;
	int SIM_COLLISION_CHECK;
	int SRVAL;
	//Verilog Ports in definition order:
	NetFlow* DBITERR; // OUTPUT
	NetFlow* DO; // OUTPUT
	NetFlow* DOP; // OUTPUT
	NetFlow* ECCPARITY; // OUTPUT
	NetFlow* SBITERR; // OUTPUT
	NetFlow* DI; // INPUT
	NetFlow* DIP; // INPUT
	NetFlow* RDADDRL; // INPUT
	NetFlow* RDADDRU; // INPUT
	NetFlow* RDCLKL; // INPUT
	NetFlow* RDCLKU; // INPUT
	NetFlow* RDENL; // INPUT
	NetFlow* RDENU; // INPUT
	NetFlow* RDRCLKL; // INPUT
	NetFlow* RDRCLKU; // INPUT
	NetFlow* REGCEL; // INPUT
	NetFlow* REGCEU; // INPUT
	NetFlow* SSRL; // INPUT
	NetFlow* SSRU; // INPUT
	NetFlow* WEL; // INPUT
	NetFlow* WEU; // INPUT
	NetFlow* WRADDRL; // INPUT
	NetFlow* WRADDRU; // INPUT
	NetFlow* WRCLKL; // INPUT
	NetFlow* WRCLKU; // INPUT
	NetFlow* WRENL; // INPUT
	NetFlow* WRENU; // INPUT
	
	prim_class_X_RAMB36SDP_EXP(
		//Verilog Parameters:
		int DO_REG, // Default: 0
		int EN_ECC_READ, // Default: "FALSE"
		int EN_ECC_SCRUB, // Default: "FALSE"
		int EN_ECC_WRITE, // Default: "FALSE"
		int INIT, // Default: 72'h0
		int INITP_00, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INITP_01, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INITP_02, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INITP_03, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INITP_04, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INITP_05, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INITP_06, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INITP_07, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INITP_08, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INITP_09, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INITP_0A, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INITP_0B, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INITP_0C, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INITP_0D, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INITP_0E, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INITP_0F, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_00, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_01, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_02, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_03, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_04, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_05, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_06, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_07, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_08, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_09, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_0A, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_0B, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_0C, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_0D, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_0E, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_0F, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_10, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_11, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_12, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_13, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_14, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_15, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_16, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_17, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_18, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_19, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_1A, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_1B, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_1C, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_1D, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_1E, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_1F, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_20, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_21, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_22, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_23, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_24, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_25, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_26, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_27, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_28, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_29, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_2A, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_2B, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_2C, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_2D, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_2E, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_2F, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_30, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_31, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_32, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_33, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_34, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_35, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_36, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_37, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_38, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_39, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_3A, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_3B, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_3C, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_3D, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_3E, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_3F, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_40, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_41, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_42, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_43, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_44, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_45, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_46, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_47, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_48, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_49, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_4A, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_4B, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_4C, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_4D, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_4E, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_4F, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_50, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_51, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_52, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_53, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_54, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_55, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_56, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_57, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_58, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_59, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_5A, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_5B, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_5C, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_5D, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_5E, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_5F, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_60, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_61, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_62, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_63, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_64, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_65, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_66, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_67, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_68, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_69, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_6A, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_6B, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_6C, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_6D, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_6E, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_6F, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_70, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_71, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_72, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_73, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_74, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_75, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_76, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_77, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_78, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_79, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_7A, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_7B, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_7C, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_7D, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_7E, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_7F, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_FILE, // Default: "NONE"
		int LOC, // Default: "UNPLACED"
		int SETUP_ALL, // Default: 1000
		int SETUP_READ_FIRST, // Default: 3000
		int SIM_COLLISION_CHECK, // Default: "ALL"
		int SRVAL, // Default: 72'h0
		//Verilog Ports in definition order:
		NetFlow* DBITERR, // OUTPUT
		NetFlow* DO, // OUTPUT
		NetFlow* DOP, // OUTPUT
		NetFlow* ECCPARITY, // OUTPUT
		NetFlow* SBITERR, // OUTPUT
		NetFlow* DI, // INPUT
		NetFlow* DIP, // INPUT
		NetFlow* RDADDRL, // INPUT
		NetFlow* RDADDRU, // INPUT
		NetFlow* RDCLKL, // INPUT
		NetFlow* RDCLKU, // INPUT
		NetFlow* RDENL, // INPUT
		NetFlow* RDENU, // INPUT
		NetFlow* RDRCLKL, // INPUT
		NetFlow* RDRCLKU, // INPUT
		NetFlow* REGCEL, // INPUT
		NetFlow* REGCEU, // INPUT
		NetFlow* SSRL, // INPUT
		NetFlow* SSRU, // INPUT
		NetFlow* WEL, // INPUT
		NetFlow* WEU, // INPUT
		NetFlow* WRADDRL, // INPUT
		NetFlow* WRADDRU, // INPUT
		NetFlow* WRCLKL, // INPUT
		NetFlow* WRCLKU, // INPUT
		NetFlow* WRENL, // INPUT
		NetFlow* WRENU // INPUT
		){
	
	// Assign parameters and ports: 
	//Verilog Parameters:
		this->DO_REG = DO_REG; // Default: 0
		this->EN_ECC_READ = EN_ECC_READ; // Default: "FALSE"
		this->EN_ECC_SCRUB = EN_ECC_SCRUB; // Default: "FALSE"
		this->EN_ECC_WRITE = EN_ECC_WRITE; // Default: "FALSE"
		this->INIT = INIT; // Default: 72'h0
		this->INITP_00 = INITP_00; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INITP_01 = INITP_01; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INITP_02 = INITP_02; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INITP_03 = INITP_03; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INITP_04 = INITP_04; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INITP_05 = INITP_05; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INITP_06 = INITP_06; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INITP_07 = INITP_07; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INITP_08 = INITP_08; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INITP_09 = INITP_09; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INITP_0A = INITP_0A; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INITP_0B = INITP_0B; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INITP_0C = INITP_0C; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INITP_0D = INITP_0D; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INITP_0E = INITP_0E; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INITP_0F = INITP_0F; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_00 = INIT_00; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_01 = INIT_01; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_02 = INIT_02; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_03 = INIT_03; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_04 = INIT_04; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_05 = INIT_05; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_06 = INIT_06; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_07 = INIT_07; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_08 = INIT_08; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_09 = INIT_09; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_0A = INIT_0A; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_0B = INIT_0B; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_0C = INIT_0C; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_0D = INIT_0D; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_0E = INIT_0E; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_0F = INIT_0F; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_10 = INIT_10; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_11 = INIT_11; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_12 = INIT_12; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_13 = INIT_13; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_14 = INIT_14; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_15 = INIT_15; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_16 = INIT_16; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_17 = INIT_17; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_18 = INIT_18; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_19 = INIT_19; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_1A = INIT_1A; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_1B = INIT_1B; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_1C = INIT_1C; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_1D = INIT_1D; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_1E = INIT_1E; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_1F = INIT_1F; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_20 = INIT_20; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_21 = INIT_21; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_22 = INIT_22; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_23 = INIT_23; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_24 = INIT_24; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_25 = INIT_25; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_26 = INIT_26; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_27 = INIT_27; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_28 = INIT_28; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_29 = INIT_29; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_2A = INIT_2A; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_2B = INIT_2B; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_2C = INIT_2C; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_2D = INIT_2D; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_2E = INIT_2E; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_2F = INIT_2F; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_30 = INIT_30; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_31 = INIT_31; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_32 = INIT_32; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_33 = INIT_33; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_34 = INIT_34; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_35 = INIT_35; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_36 = INIT_36; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_37 = INIT_37; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_38 = INIT_38; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_39 = INIT_39; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_3A = INIT_3A; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_3B = INIT_3B; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_3C = INIT_3C; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_3D = INIT_3D; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_3E = INIT_3E; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_3F = INIT_3F; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_40 = INIT_40; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_41 = INIT_41; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_42 = INIT_42; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_43 = INIT_43; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_44 = INIT_44; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_45 = INIT_45; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_46 = INIT_46; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_47 = INIT_47; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_48 = INIT_48; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_49 = INIT_49; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_4A = INIT_4A; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_4B = INIT_4B; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_4C = INIT_4C; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_4D = INIT_4D; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_4E = INIT_4E; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_4F = INIT_4F; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_50 = INIT_50; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_51 = INIT_51; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_52 = INIT_52; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_53 = INIT_53; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_54 = INIT_54; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_55 = INIT_55; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_56 = INIT_56; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_57 = INIT_57; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_58 = INIT_58; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_59 = INIT_59; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_5A = INIT_5A; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_5B = INIT_5B; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_5C = INIT_5C; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_5D = INIT_5D; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_5E = INIT_5E; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_5F = INIT_5F; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_60 = INIT_60; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_61 = INIT_61; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_62 = INIT_62; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_63 = INIT_63; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_64 = INIT_64; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_65 = INIT_65; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_66 = INIT_66; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_67 = INIT_67; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_68 = INIT_68; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_69 = INIT_69; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_6A = INIT_6A; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_6B = INIT_6B; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_6C = INIT_6C; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_6D = INIT_6D; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_6E = INIT_6E; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_6F = INIT_6F; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_70 = INIT_70; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_71 = INIT_71; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_72 = INIT_72; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_73 = INIT_73; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_74 = INIT_74; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_75 = INIT_75; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_76 = INIT_76; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_77 = INIT_77; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_78 = INIT_78; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_79 = INIT_79; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_7A = INIT_7A; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_7B = INIT_7B; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_7C = INIT_7C; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_7D = INIT_7D; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_7E = INIT_7E; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_7F = INIT_7F; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_FILE = INIT_FILE; // Default: "NONE"
		this->LOC = LOC; // Default: "UNPLACED"
		this->SETUP_ALL = SETUP_ALL; // Default: 1000
		this->SETUP_READ_FIRST = SETUP_READ_FIRST; // Default: 3000
		this->SIM_COLLISION_CHECK = SIM_COLLISION_CHECK; // Default: "ALL"
		this->SRVAL = SRVAL; // Default: 72'h0
	//Verilog Ports in definition order:
		this->DBITERR = DBITERR; // OUTPUT
		this->DO = DO; // OUTPUT
		this->DOP = DOP; // OUTPUT
		this->ECCPARITY = ECCPARITY; // OUTPUT
		this->SBITERR = SBITERR; // OUTPUT
		this->DI = DI; // INPUT
		this->DIP = DIP; // INPUT
		this->RDADDRL = RDADDRL; // INPUT
		this->RDADDRU = RDADDRU; // INPUT
		this->RDCLKL = RDCLKL; // INPUT
		this->RDCLKU = RDCLKU; // INPUT
		this->RDENL = RDENL; // INPUT
		this->RDENU = RDENU; // INPUT
		this->RDRCLKL = RDRCLKL; // INPUT
		this->RDRCLKU = RDRCLKU; // INPUT
		this->REGCEL = REGCEL; // INPUT
		this->REGCEU = REGCEU; // INPUT
		this->SSRL = SSRL; // INPUT
		this->SSRU = SSRU; // INPUT
		this->WEL = WEL; // INPUT
		this->WEU = WEU; // INPUT
		this->WRADDRL = WRADDRL; // INPUT
		this->WRADDRU = WRADDRU; // INPUT
		this->WRCLKL = WRCLKL; // INPUT
		this->WRCLKU = WRCLKU; // INPUT
		this->WRENL = WRENL; // INPUT
		this->WRENU = WRENU; // INPUT
	
		register_wait_on_event_nets();
	
	}
	
	void register_wait_on_event_nets(){
	// TODO
	}
	void calculate(int time){
	// TODO
	}
};


class prim_class_X_RAMB36_EXP{
	//Verilog Parameters:
	int DOA_REG;
	int DOB_REG;
	int INITP_00;
	int INITP_01;
	int INITP_02;
	int INITP_03;
	int INITP_04;
	int INITP_05;
	int INITP_06;
	int INITP_07;
	int INITP_08;
	int INITP_09;
	int INITP_0A;
	int INITP_0B;
	int INITP_0C;
	int INITP_0D;
	int INITP_0E;
	int INITP_0F;
	int INIT_00;
	int INIT_01;
	int INIT_02;
	int INIT_03;
	int INIT_04;
	int INIT_05;
	int INIT_06;
	int INIT_07;
	int INIT_08;
	int INIT_09;
	int INIT_0A;
	int INIT_0B;
	int INIT_0C;
	int INIT_0D;
	int INIT_0E;
	int INIT_0F;
	int INIT_10;
	int INIT_11;
	int INIT_12;
	int INIT_13;
	int INIT_14;
	int INIT_15;
	int INIT_16;
	int INIT_17;
	int INIT_18;
	int INIT_19;
	int INIT_1A;
	int INIT_1B;
	int INIT_1C;
	int INIT_1D;
	int INIT_1E;
	int INIT_1F;
	int INIT_20;
	int INIT_21;
	int INIT_22;
	int INIT_23;
	int INIT_24;
	int INIT_25;
	int INIT_26;
	int INIT_27;
	int INIT_28;
	int INIT_29;
	int INIT_2A;
	int INIT_2B;
	int INIT_2C;
	int INIT_2D;
	int INIT_2E;
	int INIT_2F;
	int INIT_30;
	int INIT_31;
	int INIT_32;
	int INIT_33;
	int INIT_34;
	int INIT_35;
	int INIT_36;
	int INIT_37;
	int INIT_38;
	int INIT_39;
	int INIT_3A;
	int INIT_3B;
	int INIT_3C;
	int INIT_3D;
	int INIT_3E;
	int INIT_3F;
	int INIT_40;
	int INIT_41;
	int INIT_42;
	int INIT_43;
	int INIT_44;
	int INIT_45;
	int INIT_46;
	int INIT_47;
	int INIT_48;
	int INIT_49;
	int INIT_4A;
	int INIT_4B;
	int INIT_4C;
	int INIT_4D;
	int INIT_4E;
	int INIT_4F;
	int INIT_50;
	int INIT_51;
	int INIT_52;
	int INIT_53;
	int INIT_54;
	int INIT_55;
	int INIT_56;
	int INIT_57;
	int INIT_58;
	int INIT_59;
	int INIT_5A;
	int INIT_5B;
	int INIT_5C;
	int INIT_5D;
	int INIT_5E;
	int INIT_5F;
	int INIT_60;
	int INIT_61;
	int INIT_62;
	int INIT_63;
	int INIT_64;
	int INIT_65;
	int INIT_66;
	int INIT_67;
	int INIT_68;
	int INIT_69;
	int INIT_6A;
	int INIT_6B;
	int INIT_6C;
	int INIT_6D;
	int INIT_6E;
	int INIT_6F;
	int INIT_70;
	int INIT_71;
	int INIT_72;
	int INIT_73;
	int INIT_74;
	int INIT_75;
	int INIT_76;
	int INIT_77;
	int INIT_78;
	int INIT_79;
	int INIT_7A;
	int INIT_7B;
	int INIT_7C;
	int INIT_7D;
	int INIT_7E;
	int INIT_7F;
	int INIT_A;
	int INIT_B;
	int INIT_FILE;
	int LOC;
	int RAM_EXTENSION_A;
	int RAM_EXTENSION_B;
	int READ_WIDTH_A;
	int READ_WIDTH_B;
	int SETUP_ALL;
	int SETUP_READ_FIRST;
	int SIM_COLLISION_CHECK;
	int SRVAL_A;
	int SRVAL_B;
	int WRITE_MODE_A;
	int WRITE_MODE_B;
	int WRITE_WIDTH_A;
	int WRITE_WIDTH_B;
	//Verilog Ports in definition order:
	NetFlow* CASCADEOUTLATA; // OUTPUT
	NetFlow* CASCADEOUTLATB; // OUTPUT
	NetFlow* CASCADEOUTREGA; // OUTPUT
	NetFlow* CASCADEOUTREGB; // OUTPUT
	NetFlow* DOA; // OUTPUT
	NetFlow* DOB; // OUTPUT
	NetFlow* DOPA; // OUTPUT
	NetFlow* DOPB; // OUTPUT
	NetFlow* ADDRAL; // INPUT
	NetFlow* ADDRAU; // INPUT
	NetFlow* ADDRBL; // INPUT
	NetFlow* ADDRBU; // INPUT
	NetFlow* CASCADEINLATA; // INPUT
	NetFlow* CASCADEINLATB; // INPUT
	NetFlow* CASCADEINREGA; // INPUT
	NetFlow* CASCADEINREGB; // INPUT
	NetFlow* CLKAL; // INPUT
	NetFlow* CLKAU; // INPUT
	NetFlow* CLKBL; // INPUT
	NetFlow* CLKBU; // INPUT
	NetFlow* DIA; // INPUT
	NetFlow* DIB; // INPUT
	NetFlow* DIPA; // INPUT
	NetFlow* DIPB; // INPUT
	NetFlow* ENAL; // INPUT
	NetFlow* ENAU; // INPUT
	NetFlow* ENBL; // INPUT
	NetFlow* ENBU; // INPUT
	NetFlow* REGCEAL; // INPUT
	NetFlow* REGCEAU; // INPUT
	NetFlow* REGCEBL; // INPUT
	NetFlow* REGCEBU; // INPUT
	NetFlow* REGCLKAL; // INPUT
	NetFlow* REGCLKAU; // INPUT
	NetFlow* REGCLKBL; // INPUT
	NetFlow* REGCLKBU; // INPUT
	NetFlow* SSRAL; // INPUT
	NetFlow* SSRAU; // INPUT
	NetFlow* SSRBL; // INPUT
	NetFlow* SSRBU; // INPUT
	NetFlow* WEAL; // INPUT
	NetFlow* WEAU; // INPUT
	NetFlow* WEBL; // INPUT
	NetFlow* WEBU; // INPUT
	
	prim_class_X_RAMB36_EXP(
		//Verilog Parameters:
		int DOA_REG, // Default: 0
		int DOB_REG, // Default: 0
		int INITP_00, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INITP_01, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INITP_02, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INITP_03, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INITP_04, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INITP_05, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INITP_06, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INITP_07, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INITP_08, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INITP_09, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INITP_0A, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INITP_0B, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INITP_0C, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INITP_0D, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INITP_0E, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INITP_0F, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_00, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_01, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_02, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_03, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_04, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_05, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_06, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_07, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_08, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_09, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_0A, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_0B, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_0C, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_0D, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_0E, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_0F, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_10, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_11, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_12, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_13, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_14, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_15, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_16, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_17, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_18, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_19, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_1A, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_1B, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_1C, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_1D, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_1E, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_1F, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_20, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_21, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_22, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_23, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_24, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_25, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_26, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_27, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_28, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_29, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_2A, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_2B, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_2C, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_2D, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_2E, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_2F, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_30, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_31, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_32, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_33, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_34, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_35, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_36, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_37, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_38, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_39, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_3A, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_3B, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_3C, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_3D, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_3E, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_3F, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_40, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_41, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_42, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_43, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_44, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_45, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_46, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_47, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_48, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_49, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_4A, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_4B, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_4C, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_4D, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_4E, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_4F, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_50, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_51, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_52, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_53, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_54, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_55, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_56, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_57, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_58, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_59, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_5A, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_5B, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_5C, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_5D, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_5E, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_5F, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_60, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_61, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_62, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_63, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_64, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_65, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_66, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_67, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_68, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_69, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_6A, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_6B, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_6C, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_6D, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_6E, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_6F, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_70, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_71, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_72, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_73, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_74, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_75, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_76, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_77, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_78, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_79, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_7A, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_7B, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_7C, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_7D, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_7E, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_7F, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_A, // Default: 36'h0
		int INIT_B, // Default: 36'h0
		int INIT_FILE, // Default: "NONE"
		int LOC, // Default: "UNPLACED"
		int RAM_EXTENSION_A, // Default: "NONE"
		int RAM_EXTENSION_B, // Default: "NONE"
		int READ_WIDTH_A, // Default: 0
		int READ_WIDTH_B, // Default: 0
		int SETUP_ALL, // Default: 1000
		int SETUP_READ_FIRST, // Default: 3000
		int SIM_COLLISION_CHECK, // Default: "ALL"
		int SRVAL_A, // Default: 36'h0
		int SRVAL_B, // Default: 36'h0
		int WRITE_MODE_A, // Default: "WRITE_FIRST"
		int WRITE_MODE_B, // Default: "WRITE_FIRST"
		int WRITE_WIDTH_A, // Default: 0
		int WRITE_WIDTH_B, // Default: 0
		//Verilog Ports in definition order:
		NetFlow* CASCADEOUTLATA, // OUTPUT
		NetFlow* CASCADEOUTLATB, // OUTPUT
		NetFlow* CASCADEOUTREGA, // OUTPUT
		NetFlow* CASCADEOUTREGB, // OUTPUT
		NetFlow* DOA, // OUTPUT
		NetFlow* DOB, // OUTPUT
		NetFlow* DOPA, // OUTPUT
		NetFlow* DOPB, // OUTPUT
		NetFlow* ADDRAL, // INPUT
		NetFlow* ADDRAU, // INPUT
		NetFlow* ADDRBL, // INPUT
		NetFlow* ADDRBU, // INPUT
		NetFlow* CASCADEINLATA, // INPUT
		NetFlow* CASCADEINLATB, // INPUT
		NetFlow* CASCADEINREGA, // INPUT
		NetFlow* CASCADEINREGB, // INPUT
		NetFlow* CLKAL, // INPUT
		NetFlow* CLKAU, // INPUT
		NetFlow* CLKBL, // INPUT
		NetFlow* CLKBU, // INPUT
		NetFlow* DIA, // INPUT
		NetFlow* DIB, // INPUT
		NetFlow* DIPA, // INPUT
		NetFlow* DIPB, // INPUT
		NetFlow* ENAL, // INPUT
		NetFlow* ENAU, // INPUT
		NetFlow* ENBL, // INPUT
		NetFlow* ENBU, // INPUT
		NetFlow* REGCEAL, // INPUT
		NetFlow* REGCEAU, // INPUT
		NetFlow* REGCEBL, // INPUT
		NetFlow* REGCEBU, // INPUT
		NetFlow* REGCLKAL, // INPUT
		NetFlow* REGCLKAU, // INPUT
		NetFlow* REGCLKBL, // INPUT
		NetFlow* REGCLKBU, // INPUT
		NetFlow* SSRAL, // INPUT
		NetFlow* SSRAU, // INPUT
		NetFlow* SSRBL, // INPUT
		NetFlow* SSRBU, // INPUT
		NetFlow* WEAL, // INPUT
		NetFlow* WEAU, // INPUT
		NetFlow* WEBL, // INPUT
		NetFlow* WEBU // INPUT
		){
	
	// Assign parameters and ports: 
	//Verilog Parameters:
		this->DOA_REG = DOA_REG; // Default: 0
		this->DOB_REG = DOB_REG; // Default: 0
		this->INITP_00 = INITP_00; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INITP_01 = INITP_01; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INITP_02 = INITP_02; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INITP_03 = INITP_03; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INITP_04 = INITP_04; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INITP_05 = INITP_05; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INITP_06 = INITP_06; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INITP_07 = INITP_07; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INITP_08 = INITP_08; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INITP_09 = INITP_09; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INITP_0A = INITP_0A; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INITP_0B = INITP_0B; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INITP_0C = INITP_0C; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INITP_0D = INITP_0D; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INITP_0E = INITP_0E; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INITP_0F = INITP_0F; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_00 = INIT_00; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_01 = INIT_01; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_02 = INIT_02; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_03 = INIT_03; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_04 = INIT_04; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_05 = INIT_05; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_06 = INIT_06; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_07 = INIT_07; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_08 = INIT_08; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_09 = INIT_09; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_0A = INIT_0A; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_0B = INIT_0B; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_0C = INIT_0C; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_0D = INIT_0D; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_0E = INIT_0E; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_0F = INIT_0F; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_10 = INIT_10; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_11 = INIT_11; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_12 = INIT_12; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_13 = INIT_13; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_14 = INIT_14; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_15 = INIT_15; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_16 = INIT_16; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_17 = INIT_17; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_18 = INIT_18; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_19 = INIT_19; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_1A = INIT_1A; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_1B = INIT_1B; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_1C = INIT_1C; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_1D = INIT_1D; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_1E = INIT_1E; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_1F = INIT_1F; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_20 = INIT_20; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_21 = INIT_21; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_22 = INIT_22; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_23 = INIT_23; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_24 = INIT_24; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_25 = INIT_25; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_26 = INIT_26; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_27 = INIT_27; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_28 = INIT_28; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_29 = INIT_29; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_2A = INIT_2A; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_2B = INIT_2B; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_2C = INIT_2C; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_2D = INIT_2D; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_2E = INIT_2E; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_2F = INIT_2F; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_30 = INIT_30; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_31 = INIT_31; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_32 = INIT_32; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_33 = INIT_33; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_34 = INIT_34; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_35 = INIT_35; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_36 = INIT_36; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_37 = INIT_37; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_38 = INIT_38; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_39 = INIT_39; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_3A = INIT_3A; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_3B = INIT_3B; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_3C = INIT_3C; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_3D = INIT_3D; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_3E = INIT_3E; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_3F = INIT_3F; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_40 = INIT_40; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_41 = INIT_41; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_42 = INIT_42; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_43 = INIT_43; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_44 = INIT_44; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_45 = INIT_45; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_46 = INIT_46; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_47 = INIT_47; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_48 = INIT_48; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_49 = INIT_49; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_4A = INIT_4A; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_4B = INIT_4B; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_4C = INIT_4C; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_4D = INIT_4D; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_4E = INIT_4E; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_4F = INIT_4F; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_50 = INIT_50; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_51 = INIT_51; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_52 = INIT_52; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_53 = INIT_53; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_54 = INIT_54; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_55 = INIT_55; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_56 = INIT_56; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_57 = INIT_57; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_58 = INIT_58; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_59 = INIT_59; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_5A = INIT_5A; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_5B = INIT_5B; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_5C = INIT_5C; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_5D = INIT_5D; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_5E = INIT_5E; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_5F = INIT_5F; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_60 = INIT_60; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_61 = INIT_61; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_62 = INIT_62; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_63 = INIT_63; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_64 = INIT_64; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_65 = INIT_65; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_66 = INIT_66; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_67 = INIT_67; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_68 = INIT_68; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_69 = INIT_69; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_6A = INIT_6A; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_6B = INIT_6B; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_6C = INIT_6C; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_6D = INIT_6D; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_6E = INIT_6E; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_6F = INIT_6F; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_70 = INIT_70; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_71 = INIT_71; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_72 = INIT_72; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_73 = INIT_73; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_74 = INIT_74; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_75 = INIT_75; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_76 = INIT_76; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_77 = INIT_77; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_78 = INIT_78; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_79 = INIT_79; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_7A = INIT_7A; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_7B = INIT_7B; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_7C = INIT_7C; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_7D = INIT_7D; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_7E = INIT_7E; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_7F = INIT_7F; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_A = INIT_A; // Default: 36'h0
		this->INIT_B = INIT_B; // Default: 36'h0
		this->INIT_FILE = INIT_FILE; // Default: "NONE"
		this->LOC = LOC; // Default: "UNPLACED"
		this->RAM_EXTENSION_A = RAM_EXTENSION_A; // Default: "NONE"
		this->RAM_EXTENSION_B = RAM_EXTENSION_B; // Default: "NONE"
		this->READ_WIDTH_A = READ_WIDTH_A; // Default: 0
		this->READ_WIDTH_B = READ_WIDTH_B; // Default: 0
		this->SETUP_ALL = SETUP_ALL; // Default: 1000
		this->SETUP_READ_FIRST = SETUP_READ_FIRST; // Default: 3000
		this->SIM_COLLISION_CHECK = SIM_COLLISION_CHECK; // Default: "ALL"
		this->SRVAL_A = SRVAL_A; // Default: 36'h0
		this->SRVAL_B = SRVAL_B; // Default: 36'h0
		this->WRITE_MODE_A = WRITE_MODE_A; // Default: "WRITE_FIRST"
		this->WRITE_MODE_B = WRITE_MODE_B; // Default: "WRITE_FIRST"
		this->WRITE_WIDTH_A = WRITE_WIDTH_A; // Default: 0
		this->WRITE_WIDTH_B = WRITE_WIDTH_B; // Default: 0
	//Verilog Ports in definition order:
		this->CASCADEOUTLATA = CASCADEOUTLATA; // OUTPUT
		this->CASCADEOUTLATB = CASCADEOUTLATB; // OUTPUT
		this->CASCADEOUTREGA = CASCADEOUTREGA; // OUTPUT
		this->CASCADEOUTREGB = CASCADEOUTREGB; // OUTPUT
		this->DOA = DOA; // OUTPUT
		this->DOB = DOB; // OUTPUT
		this->DOPA = DOPA; // OUTPUT
		this->DOPB = DOPB; // OUTPUT
		this->ADDRAL = ADDRAL; // INPUT
		this->ADDRAU = ADDRAU; // INPUT
		this->ADDRBL = ADDRBL; // INPUT
		this->ADDRBU = ADDRBU; // INPUT
		this->CASCADEINLATA = CASCADEINLATA; // INPUT
		this->CASCADEINLATB = CASCADEINLATB; // INPUT
		this->CASCADEINREGA = CASCADEINREGA; // INPUT
		this->CASCADEINREGB = CASCADEINREGB; // INPUT
		this->CLKAL = CLKAL; // INPUT
		this->CLKAU = CLKAU; // INPUT
		this->CLKBL = CLKBL; // INPUT
		this->CLKBU = CLKBU; // INPUT
		this->DIA = DIA; // INPUT
		this->DIB = DIB; // INPUT
		this->DIPA = DIPA; // INPUT
		this->DIPB = DIPB; // INPUT
		this->ENAL = ENAL; // INPUT
		this->ENAU = ENAU; // INPUT
		this->ENBL = ENBL; // INPUT
		this->ENBU = ENBU; // INPUT
		this->REGCEAL = REGCEAL; // INPUT
		this->REGCEAU = REGCEAU; // INPUT
		this->REGCEBL = REGCEBL; // INPUT
		this->REGCEBU = REGCEBU; // INPUT
		this->REGCLKAL = REGCLKAL; // INPUT
		this->REGCLKAU = REGCLKAU; // INPUT
		this->REGCLKBL = REGCLKBL; // INPUT
		this->REGCLKBU = REGCLKBU; // INPUT
		this->SSRAL = SSRAL; // INPUT
		this->SSRAU = SSRAU; // INPUT
		this->SSRBL = SSRBL; // INPUT
		this->SSRBU = SSRBU; // INPUT
		this->WEAL = WEAL; // INPUT
		this->WEAU = WEAU; // INPUT
		this->WEBL = WEBL; // INPUT
		this->WEBU = WEBU; // INPUT
	
		register_wait_on_event_nets();
	
	}
	
	void register_wait_on_event_nets(){
	// TODO
	}
	void calculate(int time){
	// TODO
	}
};


class prim_class_X_RAMB16BWER{
	//Verilog Parameters:
	int DATA_WIDTH_A;
	int DATA_WIDTH_B;
	int DOA_REG;
	int DOB_REG;
	int EN_RSTRAM_A;
	int EN_RSTRAM_B;
	int INITP_00;
	int INITP_01;
	int INITP_02;
	int INITP_03;
	int INITP_04;
	int INITP_05;
	int INITP_06;
	int INITP_07;
	int INIT_00;
	int INIT_01;
	int INIT_02;
	int INIT_03;
	int INIT_04;
	int INIT_05;
	int INIT_06;
	int INIT_07;
	int INIT_08;
	int INIT_09;
	int INIT_0A;
	int INIT_0B;
	int INIT_0C;
	int INIT_0D;
	int INIT_0E;
	int INIT_0F;
	int INIT_10;
	int INIT_11;
	int INIT_12;
	int INIT_13;
	int INIT_14;
	int INIT_15;
	int INIT_16;
	int INIT_17;
	int INIT_18;
	int INIT_19;
	int INIT_1A;
	int INIT_1B;
	int INIT_1C;
	int INIT_1D;
	int INIT_1E;
	int INIT_1F;
	int INIT_20;
	int INIT_21;
	int INIT_22;
	int INIT_23;
	int INIT_24;
	int INIT_25;
	int INIT_26;
	int INIT_27;
	int INIT_28;
	int INIT_29;
	int INIT_2A;
	int INIT_2B;
	int INIT_2C;
	int INIT_2D;
	int INIT_2E;
	int INIT_2F;
	int INIT_30;
	int INIT_31;
	int INIT_32;
	int INIT_33;
	int INIT_34;
	int INIT_35;
	int INIT_36;
	int INIT_37;
	int INIT_38;
	int INIT_39;
	int INIT_3A;
	int INIT_3B;
	int INIT_3C;
	int INIT_3D;
	int INIT_3E;
	int INIT_3F;
	int INIT_A;
	int INIT_B;
	int INIT_FILE;
	int LOC;
	int RSTTYPE;
	int RST_PRIORITY_A;
	int RST_PRIORITY_B;
	int SETUP_ALL;
	int SETUP_READ_FIRST;
	int SIM_DEVICE;
	int SIM_COLLISION_CHECK;
	int SRVAL_A;
	int SRVAL_B;
	int WRITE_MODE_A;
	int WRITE_MODE_B;
	//Verilog Ports in definition order:
	NetFlow* DOA; // OUTPUT
	NetFlow* DOB; // OUTPUT
	NetFlow* DOPA; // OUTPUT
	NetFlow* DOPB; // OUTPUT
	NetFlow* ADDRA; // INPUT
	NetFlow* ADDRB; // INPUT
	NetFlow* CLKA; // INPUT
	NetFlow* CLKB; // INPUT
	NetFlow* DIA; // INPUT
	NetFlow* DIB; // INPUT
	NetFlow* DIPA; // INPUT
	NetFlow* DIPB; // INPUT
	NetFlow* ENA; // INPUT
	NetFlow* ENB; // INPUT
	NetFlow* REGCEA; // INPUT
	NetFlow* REGCEB; // INPUT
	NetFlow* RSTA; // INPUT
	NetFlow* RSTB; // INPUT
	NetFlow* WEA; // INPUT
	NetFlow* WEB; // INPUT
	
	prim_class_X_RAMB16BWER(
		//Verilog Parameters:
		int DATA_WIDTH_A, // Default: 0
		int DATA_WIDTH_B, // Default: 0
		int DOA_REG, // Default: 0
		int DOB_REG, // Default: 0
		int EN_RSTRAM_A, // Default: "TRUE"
		int EN_RSTRAM_B, // Default: "TRUE"
		int INITP_00, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INITP_01, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INITP_02, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INITP_03, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INITP_04, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INITP_05, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INITP_06, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INITP_07, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_00, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_01, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_02, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_03, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_04, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_05, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_06, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_07, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_08, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_09, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_0A, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_0B, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_0C, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_0D, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_0E, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_0F, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_10, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_11, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_12, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_13, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_14, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_15, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_16, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_17, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_18, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_19, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_1A, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_1B, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_1C, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_1D, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_1E, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_1F, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_20, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_21, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_22, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_23, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_24, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_25, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_26, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_27, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_28, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_29, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_2A, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_2B, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_2C, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_2D, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_2E, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_2F, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_30, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_31, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_32, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_33, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_34, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_35, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_36, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_37, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_38, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_39, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_3A, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_3B, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_3C, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_3D, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_3E, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_3F, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_A, // Default: 36'h0
		int INIT_B, // Default: 36'h0
		int INIT_FILE, // Default: "NONE"
		int LOC, // Default: "UNPLACED"
		int RSTTYPE, // Default: "SYNC"
		int RST_PRIORITY_A, // Default: "CE"
		int RST_PRIORITY_B, // Default: "CE"
		int SETUP_ALL, // Default: 1000
		int SETUP_READ_FIRST, // Default: 3000
		int SIM_DEVICE, // Default: "SPARTAN3ADSP"
		int SIM_COLLISION_CHECK, // Default: "ALL"
		int SRVAL_A, // Default: 36'h0
		int SRVAL_B, // Default: 36'h0
		int WRITE_MODE_A, // Default: "WRITE_FIRST"
		int WRITE_MODE_B, // Default: "WRITE_FIRST"
		//Verilog Ports in definition order:
		NetFlow* DOA, // OUTPUT
		NetFlow* DOB, // OUTPUT
		NetFlow* DOPA, // OUTPUT
		NetFlow* DOPB, // OUTPUT
		NetFlow* ADDRA, // INPUT
		NetFlow* ADDRB, // INPUT
		NetFlow* CLKA, // INPUT
		NetFlow* CLKB, // INPUT
		NetFlow* DIA, // INPUT
		NetFlow* DIB, // INPUT
		NetFlow* DIPA, // INPUT
		NetFlow* DIPB, // INPUT
		NetFlow* ENA, // INPUT
		NetFlow* ENB, // INPUT
		NetFlow* REGCEA, // INPUT
		NetFlow* REGCEB, // INPUT
		NetFlow* RSTA, // INPUT
		NetFlow* RSTB, // INPUT
		NetFlow* WEA, // INPUT
		NetFlow* WEB // INPUT
		){
	
	// Assign parameters and ports: 
	//Verilog Parameters:
		this->DATA_WIDTH_A = DATA_WIDTH_A; // Default: 0
		this->DATA_WIDTH_B = DATA_WIDTH_B; // Default: 0
		this->DOA_REG = DOA_REG; // Default: 0
		this->DOB_REG = DOB_REG; // Default: 0
		this->EN_RSTRAM_A = EN_RSTRAM_A; // Default: "TRUE"
		this->EN_RSTRAM_B = EN_RSTRAM_B; // Default: "TRUE"
		this->INITP_00 = INITP_00; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INITP_01 = INITP_01; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INITP_02 = INITP_02; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INITP_03 = INITP_03; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INITP_04 = INITP_04; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INITP_05 = INITP_05; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INITP_06 = INITP_06; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INITP_07 = INITP_07; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_00 = INIT_00; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_01 = INIT_01; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_02 = INIT_02; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_03 = INIT_03; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_04 = INIT_04; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_05 = INIT_05; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_06 = INIT_06; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_07 = INIT_07; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_08 = INIT_08; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_09 = INIT_09; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_0A = INIT_0A; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_0B = INIT_0B; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_0C = INIT_0C; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_0D = INIT_0D; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_0E = INIT_0E; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_0F = INIT_0F; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_10 = INIT_10; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_11 = INIT_11; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_12 = INIT_12; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_13 = INIT_13; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_14 = INIT_14; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_15 = INIT_15; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_16 = INIT_16; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_17 = INIT_17; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_18 = INIT_18; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_19 = INIT_19; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_1A = INIT_1A; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_1B = INIT_1B; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_1C = INIT_1C; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_1D = INIT_1D; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_1E = INIT_1E; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_1F = INIT_1F; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_20 = INIT_20; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_21 = INIT_21; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_22 = INIT_22; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_23 = INIT_23; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_24 = INIT_24; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_25 = INIT_25; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_26 = INIT_26; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_27 = INIT_27; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_28 = INIT_28; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_29 = INIT_29; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_2A = INIT_2A; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_2B = INIT_2B; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_2C = INIT_2C; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_2D = INIT_2D; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_2E = INIT_2E; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_2F = INIT_2F; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_30 = INIT_30; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_31 = INIT_31; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_32 = INIT_32; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_33 = INIT_33; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_34 = INIT_34; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_35 = INIT_35; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_36 = INIT_36; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_37 = INIT_37; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_38 = INIT_38; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_39 = INIT_39; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_3A = INIT_3A; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_3B = INIT_3B; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_3C = INIT_3C; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_3D = INIT_3D; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_3E = INIT_3E; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_3F = INIT_3F; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_A = INIT_A; // Default: 36'h0
		this->INIT_B = INIT_B; // Default: 36'h0
		this->INIT_FILE = INIT_FILE; // Default: "NONE"
		this->LOC = LOC; // Default: "UNPLACED"
		this->RSTTYPE = RSTTYPE; // Default: "SYNC"
		this->RST_PRIORITY_A = RST_PRIORITY_A; // Default: "CE"
		this->RST_PRIORITY_B = RST_PRIORITY_B; // Default: "CE"
		this->SETUP_ALL = SETUP_ALL; // Default: 1000
		this->SETUP_READ_FIRST = SETUP_READ_FIRST; // Default: 3000
		this->SIM_DEVICE = SIM_DEVICE; // Default: "SPARTAN3ADSP"
		this->SIM_COLLISION_CHECK = SIM_COLLISION_CHECK; // Default: "ALL"
		this->SRVAL_A = SRVAL_A; // Default: 36'h0
		this->SRVAL_B = SRVAL_B; // Default: 36'h0
		this->WRITE_MODE_A = WRITE_MODE_A; // Default: "WRITE_FIRST"
		this->WRITE_MODE_B = WRITE_MODE_B; // Default: "WRITE_FIRST"
	//Verilog Ports in definition order:
		this->DOA = DOA; // OUTPUT
		this->DOB = DOB; // OUTPUT
		this->DOPA = DOPA; // OUTPUT
		this->DOPB = DOPB; // OUTPUT
		this->ADDRA = ADDRA; // INPUT
		this->ADDRB = ADDRB; // INPUT
		this->CLKA = CLKA; // INPUT
		this->CLKB = CLKB; // INPUT
		this->DIA = DIA; // INPUT
		this->DIB = DIB; // INPUT
		this->DIPA = DIPA; // INPUT
		this->DIPB = DIPB; // INPUT
		this->ENA = ENA; // INPUT
		this->ENB = ENB; // INPUT
		this->REGCEA = REGCEA; // INPUT
		this->REGCEB = REGCEB; // INPUT
		this->RSTA = RSTA; // INPUT
		this->RSTB = RSTB; // INPUT
		this->WEA = WEA; // INPUT
		this->WEB = WEB; // INPUT
	
		register_wait_on_event_nets();
	
	}
	
	void register_wait_on_event_nets(){
	// TODO
	}
	void calculate(int time){
	// TODO
	}
};


class prim_class_X_RAMD128{
	//Verilog Parameters:
	int INIT;
	int LOC;
	//Verilog Ports in definition order:
	NetFlow* O; // OUTPUT
	NetFlow* CLK; // INPUT
	NetFlow* I; // INPUT
	NetFlow* RADR0; // INPUT
	NetFlow* RADR1; // INPUT
	NetFlow* RADR2; // INPUT
	NetFlow* RADR3; // INPUT
	NetFlow* RADR4; // INPUT
	NetFlow* RADR5; // INPUT
	NetFlow* RADR6; // INPUT
	NetFlow* WADR0; // INPUT
	NetFlow* WADR1; // INPUT
	NetFlow* WADR2; // INPUT
	NetFlow* WADR3; // INPUT
	NetFlow* WADR4; // INPUT
	NetFlow* WADR5; // INPUT
	NetFlow* WADR6; // INPUT
	NetFlow* WE; // INPUT
	
	prim_class_X_RAMD128(
		//Verilog Parameters:
		int INIT, // Default: 128'h0
		int LOC, // Default: "UNPLACED"
		//Verilog Ports in definition order:
		NetFlow* O, // OUTPUT
		NetFlow* CLK, // INPUT
		NetFlow* I, // INPUT
		NetFlow* RADR0, // INPUT
		NetFlow* RADR1, // INPUT
		NetFlow* RADR2, // INPUT
		NetFlow* RADR3, // INPUT
		NetFlow* RADR4, // INPUT
		NetFlow* RADR5, // INPUT
		NetFlow* RADR6, // INPUT
		NetFlow* WADR0, // INPUT
		NetFlow* WADR1, // INPUT
		NetFlow* WADR2, // INPUT
		NetFlow* WADR3, // INPUT
		NetFlow* WADR4, // INPUT
		NetFlow* WADR5, // INPUT
		NetFlow* WADR6, // INPUT
		NetFlow* WE // INPUT
		){
	
	// Assign parameters and ports: 
	//Verilog Parameters:
		this->INIT = INIT; // Default: 128'h0
		this->LOC = LOC; // Default: "UNPLACED"
	//Verilog Ports in definition order:
		this->O = O; // OUTPUT
		this->CLK = CLK; // INPUT
		this->I = I; // INPUT
		this->RADR0 = RADR0; // INPUT
		this->RADR1 = RADR1; // INPUT
		this->RADR2 = RADR2; // INPUT
		this->RADR3 = RADR3; // INPUT
		this->RADR4 = RADR4; // INPUT
		this->RADR5 = RADR5; // INPUT
		this->RADR6 = RADR6; // INPUT
		this->WADR0 = WADR0; // INPUT
		this->WADR1 = WADR1; // INPUT
		this->WADR2 = WADR2; // INPUT
		this->WADR3 = WADR3; // INPUT
		this->WADR4 = WADR4; // INPUT
		this->WADR5 = WADR5; // INPUT
		this->WADR6 = WADR6; // INPUT
		this->WE = WE; // INPUT
	
		register_wait_on_event_nets();
	
	}
	
	void register_wait_on_event_nets(){
	// TODO
	}
	void calculate(int time){
	// TODO
	}
};


class prim_class_X_RAMD16{
	//Verilog Parameters:
	int INIT;
	int LOC;
	//Verilog Ports in definition order:
	NetFlow* O; // OUTPUT
	NetFlow* CLK; // INPUT
	NetFlow* I; // INPUT
	NetFlow* RADR0; // INPUT
	NetFlow* RADR1; // INPUT
	NetFlow* RADR2; // INPUT
	NetFlow* RADR3; // INPUT
	NetFlow* WADR0; // INPUT
	NetFlow* WADR1; // INPUT
	NetFlow* WADR2; // INPUT
	NetFlow* WADR3; // INPUT
	NetFlow* WE; // INPUT
	
	prim_class_X_RAMD16(
		//Verilog Parameters:
		int INIT, // Default: 16'h0000
		int LOC, // Default: "UNPLACED"
		//Verilog Ports in definition order:
		NetFlow* O, // OUTPUT
		NetFlow* CLK, // INPUT
		NetFlow* I, // INPUT
		NetFlow* RADR0, // INPUT
		NetFlow* RADR1, // INPUT
		NetFlow* RADR2, // INPUT
		NetFlow* RADR3, // INPUT
		NetFlow* WADR0, // INPUT
		NetFlow* WADR1, // INPUT
		NetFlow* WADR2, // INPUT
		NetFlow* WADR3, // INPUT
		NetFlow* WE // INPUT
		){
	
	// Assign parameters and ports: 
	//Verilog Parameters:
		this->INIT = INIT; // Default: 16'h0000
		this->LOC = LOC; // Default: "UNPLACED"
	//Verilog Ports in definition order:
		this->O = O; // OUTPUT
		this->CLK = CLK; // INPUT
		this->I = I; // INPUT
		this->RADR0 = RADR0; // INPUT
		this->RADR1 = RADR1; // INPUT
		this->RADR2 = RADR2; // INPUT
		this->RADR3 = RADR3; // INPUT
		this->WADR0 = WADR0; // INPUT
		this->WADR1 = WADR1; // INPUT
		this->WADR2 = WADR2; // INPUT
		this->WADR3 = WADR3; // INPUT
		this->WE = WE; // INPUT
	
		register_wait_on_event_nets();
	
	}
	
	void register_wait_on_event_nets(){
	// TODO
	}
	void calculate(int time){
	// TODO
	}
};


class prim_class_X_RAMD32{
	//Verilog Parameters:
	int INIT;
	int LOC;
	//Verilog Ports in definition order:
	NetFlow* O; // OUTPUT
	NetFlow* CLK; // INPUT
	NetFlow* I; // INPUT
	NetFlow* RADR0; // INPUT
	NetFlow* RADR1; // INPUT
	NetFlow* RADR2; // INPUT
	NetFlow* RADR3; // INPUT
	NetFlow* RADR4; // INPUT
	NetFlow* WADR0; // INPUT
	NetFlow* WADR1; // INPUT
	NetFlow* WADR2; // INPUT
	NetFlow* WADR3; // INPUT
	NetFlow* WADR4; // INPUT
	NetFlow* WE; // INPUT
	
	prim_class_X_RAMD32(
		//Verilog Parameters:
		int INIT, // Default: 32'h00000000
		int LOC, // Default: "UNPLACED"
		//Verilog Ports in definition order:
		NetFlow* O, // OUTPUT
		NetFlow* CLK, // INPUT
		NetFlow* I, // INPUT
		NetFlow* RADR0, // INPUT
		NetFlow* RADR1, // INPUT
		NetFlow* RADR2, // INPUT
		NetFlow* RADR3, // INPUT
		NetFlow* RADR4, // INPUT
		NetFlow* WADR0, // INPUT
		NetFlow* WADR1, // INPUT
		NetFlow* WADR2, // INPUT
		NetFlow* WADR3, // INPUT
		NetFlow* WADR4, // INPUT
		NetFlow* WE // INPUT
		){
	
	// Assign parameters and ports: 
	//Verilog Parameters:
		this->INIT = INIT; // Default: 32'h00000000
		this->LOC = LOC; // Default: "UNPLACED"
	//Verilog Ports in definition order:
		this->O = O; // OUTPUT
		this->CLK = CLK; // INPUT
		this->I = I; // INPUT
		this->RADR0 = RADR0; // INPUT
		this->RADR1 = RADR1; // INPUT
		this->RADR2 = RADR2; // INPUT
		this->RADR3 = RADR3; // INPUT
		this->RADR4 = RADR4; // INPUT
		this->WADR0 = WADR0; // INPUT
		this->WADR1 = WADR1; // INPUT
		this->WADR2 = WADR2; // INPUT
		this->WADR3 = WADR3; // INPUT
		this->WADR4 = WADR4; // INPUT
		this->WE = WE; // INPUT
	
		register_wait_on_event_nets();
	
	}
	
	void register_wait_on_event_nets(){
	// TODO
	}
	void calculate(int time){
	// TODO
	}
};


class prim_class_X_RAMD64{
	//Verilog Parameters:
	int INIT;
	int LOC;
	//Verilog Ports in definition order:
	NetFlow* O; // OUTPUT
	NetFlow* CLK; // INPUT
	NetFlow* I; // INPUT
	NetFlow* RADR0; // INPUT
	NetFlow* RADR1; // INPUT
	NetFlow* RADR2; // INPUT
	NetFlow* RADR3; // INPUT
	NetFlow* RADR4; // INPUT
	NetFlow* RADR5; // INPUT
	NetFlow* WADR0; // INPUT
	NetFlow* WADR1; // INPUT
	NetFlow* WADR2; // INPUT
	NetFlow* WADR3; // INPUT
	NetFlow* WADR4; // INPUT
	NetFlow* WADR5; // INPUT
	NetFlow* WE; // INPUT
	
	prim_class_X_RAMD64(
		//Verilog Parameters:
		int INIT, // Default: 64'h0000000000000000
		int LOC, // Default: "UNPLACED"
		//Verilog Ports in definition order:
		NetFlow* O, // OUTPUT
		NetFlow* CLK, // INPUT
		NetFlow* I, // INPUT
		NetFlow* RADR0, // INPUT
		NetFlow* RADR1, // INPUT
		NetFlow* RADR2, // INPUT
		NetFlow* RADR3, // INPUT
		NetFlow* RADR4, // INPUT
		NetFlow* RADR5, // INPUT
		NetFlow* WADR0, // INPUT
		NetFlow* WADR1, // INPUT
		NetFlow* WADR2, // INPUT
		NetFlow* WADR3, // INPUT
		NetFlow* WADR4, // INPUT
		NetFlow* WADR5, // INPUT
		NetFlow* WE // INPUT
		){
	
	// Assign parameters and ports: 
	//Verilog Parameters:
		this->INIT = INIT; // Default: 64'h0000000000000000
		this->LOC = LOC; // Default: "UNPLACED"
	//Verilog Ports in definition order:
		this->O = O; // OUTPUT
		this->CLK = CLK; // INPUT
		this->I = I; // INPUT
		this->RADR0 = RADR0; // INPUT
		this->RADR1 = RADR1; // INPUT
		this->RADR2 = RADR2; // INPUT
		this->RADR3 = RADR3; // INPUT
		this->RADR4 = RADR4; // INPUT
		this->RADR5 = RADR5; // INPUT
		this->WADR0 = WADR0; // INPUT
		this->WADR1 = WADR1; // INPUT
		this->WADR2 = WADR2; // INPUT
		this->WADR3 = WADR3; // INPUT
		this->WADR4 = WADR4; // INPUT
		this->WADR5 = WADR5; // INPUT
		this->WE = WE; // INPUT
	
		register_wait_on_event_nets();
	
	}
	
	void register_wait_on_event_nets(){
	// TODO
	}
	void calculate(int time){
	// TODO
	}
};


class prim_class_X_RAMD64_ADV{
	//Verilog Parameters:
	int INIT;
	int LOC;
	//Verilog Ports in definition order:
	NetFlow* O; // OUTPUT
	NetFlow* CLK; // INPUT
	NetFlow* I; // INPUT
	NetFlow* RADR0; // INPUT
	NetFlow* RADR1; // INPUT
	NetFlow* RADR2; // INPUT
	NetFlow* RADR3; // INPUT
	NetFlow* RADR4; // INPUT
	NetFlow* RADR5; // INPUT
	NetFlow* WADR0; // INPUT
	NetFlow* WADR1; // INPUT
	NetFlow* WADR2; // INPUT
	NetFlow* WADR3; // INPUT
	NetFlow* WADR4; // INPUT
	NetFlow* WADR5; // INPUT
	NetFlow* WE; // INPUT
	NetFlow* WE1; // INPUT
	NetFlow* WE2; // INPUT
	
	prim_class_X_RAMD64_ADV(
		//Verilog Parameters:
		int INIT, // Default: 64'h0000000000000000
		int LOC, // Default: "UNPLACED"
		//Verilog Ports in definition order:
		NetFlow* O, // OUTPUT
		NetFlow* CLK, // INPUT
		NetFlow* I, // INPUT
		NetFlow* RADR0, // INPUT
		NetFlow* RADR1, // INPUT
		NetFlow* RADR2, // INPUT
		NetFlow* RADR3, // INPUT
		NetFlow* RADR4, // INPUT
		NetFlow* RADR5, // INPUT
		NetFlow* WADR0, // INPUT
		NetFlow* WADR1, // INPUT
		NetFlow* WADR2, // INPUT
		NetFlow* WADR3, // INPUT
		NetFlow* WADR4, // INPUT
		NetFlow* WADR5, // INPUT
		NetFlow* WE, // INPUT
		NetFlow* WE1, // INPUT
		NetFlow* WE2 // INPUT
		){
	
	// Assign parameters and ports: 
	//Verilog Parameters:
		this->INIT = INIT; // Default: 64'h0000000000000000
		this->LOC = LOC; // Default: "UNPLACED"
	//Verilog Ports in definition order:
		this->O = O; // OUTPUT
		this->CLK = CLK; // INPUT
		this->I = I; // INPUT
		this->RADR0 = RADR0; // INPUT
		this->RADR1 = RADR1; // INPUT
		this->RADR2 = RADR2; // INPUT
		this->RADR3 = RADR3; // INPUT
		this->RADR4 = RADR4; // INPUT
		this->RADR5 = RADR5; // INPUT
		this->WADR0 = WADR0; // INPUT
		this->WADR1 = WADR1; // INPUT
		this->WADR2 = WADR2; // INPUT
		this->WADR3 = WADR3; // INPUT
		this->WADR4 = WADR4; // INPUT
		this->WADR5 = WADR5; // INPUT
		this->WE = WE; // INPUT
		this->WE1 = WE1; // INPUT
		this->WE2 = WE2; // INPUT
	
		register_wait_on_event_nets();
	
	}
	
	void register_wait_on_event_nets(){
	// TODO
	}
	void calculate(int time){
	// TODO
	}
};


class prim_class_X_RAMS128{
	//Verilog Parameters:
	int INIT;
	int LOC;
	//Verilog Ports in definition order:
	NetFlow* O; // OUTPUT
	NetFlow* ADR0; // INPUT
	NetFlow* ADR1; // INPUT
	NetFlow* ADR2; // INPUT
	NetFlow* ADR3; // INPUT
	NetFlow* ADR4; // INPUT
	NetFlow* ADR5; // INPUT
	NetFlow* ADR6; // INPUT
	NetFlow* CLK; // INPUT
	NetFlow* I; // INPUT
	NetFlow* WE; // INPUT
	
	prim_class_X_RAMS128(
		//Verilog Parameters:
		int INIT, // Default: 128'h00000000000000000000000000000000
		int LOC, // Default: "UNPLACED"
		//Verilog Ports in definition order:
		NetFlow* O, // OUTPUT
		NetFlow* ADR0, // INPUT
		NetFlow* ADR1, // INPUT
		NetFlow* ADR2, // INPUT
		NetFlow* ADR3, // INPUT
		NetFlow* ADR4, // INPUT
		NetFlow* ADR5, // INPUT
		NetFlow* ADR6, // INPUT
		NetFlow* CLK, // INPUT
		NetFlow* I, // INPUT
		NetFlow* WE // INPUT
		){
	
	// Assign parameters and ports: 
	//Verilog Parameters:
		this->INIT = INIT; // Default: 128'h00000000000000000000000000000000
		this->LOC = LOC; // Default: "UNPLACED"
	//Verilog Ports in definition order:
		this->O = O; // OUTPUT
		this->ADR0 = ADR0; // INPUT
		this->ADR1 = ADR1; // INPUT
		this->ADR2 = ADR2; // INPUT
		this->ADR3 = ADR3; // INPUT
		this->ADR4 = ADR4; // INPUT
		this->ADR5 = ADR5; // INPUT
		this->ADR6 = ADR6; // INPUT
		this->CLK = CLK; // INPUT
		this->I = I; // INPUT
		this->WE = WE; // INPUT
	
		register_wait_on_event_nets();
	
	}
	
	void register_wait_on_event_nets(){
	// TODO
	}
	void calculate(int time){
	// TODO
	}
};


class prim_class_X_RAMS16{
	//Verilog Parameters:
	int INIT;
	int LOC;
	//Verilog Ports in definition order:
	NetFlow* O; // OUTPUT
	NetFlow* ADR0; // INPUT
	NetFlow* ADR1; // INPUT
	NetFlow* ADR2; // INPUT
	NetFlow* ADR3; // INPUT
	NetFlow* CLK; // INPUT
	NetFlow* I; // INPUT
	NetFlow* WE; // INPUT
	
	prim_class_X_RAMS16(
		//Verilog Parameters:
		int INIT, // Default: 16'h0000
		int LOC, // Default: "UNPLACED"
		//Verilog Ports in definition order:
		NetFlow* O, // OUTPUT
		NetFlow* ADR0, // INPUT
		NetFlow* ADR1, // INPUT
		NetFlow* ADR2, // INPUT
		NetFlow* ADR3, // INPUT
		NetFlow* CLK, // INPUT
		NetFlow* I, // INPUT
		NetFlow* WE // INPUT
		){
	
	// Assign parameters and ports: 
	//Verilog Parameters:
		this->INIT = INIT; // Default: 16'h0000
		this->LOC = LOC; // Default: "UNPLACED"
	//Verilog Ports in definition order:
		this->O = O; // OUTPUT
		this->ADR0 = ADR0; // INPUT
		this->ADR1 = ADR1; // INPUT
		this->ADR2 = ADR2; // INPUT
		this->ADR3 = ADR3; // INPUT
		this->CLK = CLK; // INPUT
		this->I = I; // INPUT
		this->WE = WE; // INPUT
	
		register_wait_on_event_nets();
	
	}
	
	void register_wait_on_event_nets(){
	// TODO
	}
	void calculate(int time){
	// TODO
	}
};


class prim_class_X_RAMS256{
	//Verilog Parameters:
	int INIT;
	int LOC;
	//Verilog Ports in definition order:
	NetFlow* O; // OUTPUT
	NetFlow* ADR0; // INPUT
	NetFlow* ADR1; // INPUT
	NetFlow* ADR2; // INPUT
	NetFlow* ADR3; // INPUT
	NetFlow* ADR4; // INPUT
	NetFlow* ADR5; // INPUT
	NetFlow* ADR6; // INPUT
	NetFlow* ADR7; // INPUT
	NetFlow* CLK; // INPUT
	NetFlow* I; // INPUT
	NetFlow* WE; // INPUT
	
	prim_class_X_RAMS256(
		//Verilog Parameters:
		int INIT, // Default: 256'h0
		int LOC, // Default: "UNPLACED"
		//Verilog Ports in definition order:
		NetFlow* O, // OUTPUT
		NetFlow* ADR0, // INPUT
		NetFlow* ADR1, // INPUT
		NetFlow* ADR2, // INPUT
		NetFlow* ADR3, // INPUT
		NetFlow* ADR4, // INPUT
		NetFlow* ADR5, // INPUT
		NetFlow* ADR6, // INPUT
		NetFlow* ADR7, // INPUT
		NetFlow* CLK, // INPUT
		NetFlow* I, // INPUT
		NetFlow* WE // INPUT
		){
	
	// Assign parameters and ports: 
	//Verilog Parameters:
		this->INIT = INIT; // Default: 256'h0
		this->LOC = LOC; // Default: "UNPLACED"
	//Verilog Ports in definition order:
		this->O = O; // OUTPUT
		this->ADR0 = ADR0; // INPUT
		this->ADR1 = ADR1; // INPUT
		this->ADR2 = ADR2; // INPUT
		this->ADR3 = ADR3; // INPUT
		this->ADR4 = ADR4; // INPUT
		this->ADR5 = ADR5; // INPUT
		this->ADR6 = ADR6; // INPUT
		this->ADR7 = ADR7; // INPUT
		this->CLK = CLK; // INPUT
		this->I = I; // INPUT
		this->WE = WE; // INPUT
	
		register_wait_on_event_nets();
	
	}
	
	void register_wait_on_event_nets(){
	// TODO
	}
	void calculate(int time){
	// TODO
	}
};


class prim_class_X_RAMS32{
	//Verilog Parameters:
	int INIT;
	int LOC;
	//Verilog Ports in definition order:
	NetFlow* O; // OUTPUT
	NetFlow* ADR0; // INPUT
	NetFlow* ADR1; // INPUT
	NetFlow* ADR2; // INPUT
	NetFlow* ADR3; // INPUT
	NetFlow* ADR4; // INPUT
	NetFlow* CLK; // INPUT
	NetFlow* I; // INPUT
	NetFlow* WE; // INPUT
	
	prim_class_X_RAMS32(
		//Verilog Parameters:
		int INIT, // Default: 32'h00000000
		int LOC, // Default: "UNPLACED"
		//Verilog Ports in definition order:
		NetFlow* O, // OUTPUT
		NetFlow* ADR0, // INPUT
		NetFlow* ADR1, // INPUT
		NetFlow* ADR2, // INPUT
		NetFlow* ADR3, // INPUT
		NetFlow* ADR4, // INPUT
		NetFlow* CLK, // INPUT
		NetFlow* I, // INPUT
		NetFlow* WE // INPUT
		){
	
	// Assign parameters and ports: 
	//Verilog Parameters:
		this->INIT = INIT; // Default: 32'h00000000
		this->LOC = LOC; // Default: "UNPLACED"
	//Verilog Ports in definition order:
		this->O = O; // OUTPUT
		this->ADR0 = ADR0; // INPUT
		this->ADR1 = ADR1; // INPUT
		this->ADR2 = ADR2; // INPUT
		this->ADR3 = ADR3; // INPUT
		this->ADR4 = ADR4; // INPUT
		this->CLK = CLK; // INPUT
		this->I = I; // INPUT
		this->WE = WE; // INPUT
	
		register_wait_on_event_nets();
	
	}
	
	void register_wait_on_event_nets(){
	// TODO
	}
	void calculate(int time){
	// TODO
	}
};


class prim_class_X_RAMS64{
	//Verilog Parameters:
	int INIT;
	int LOC;
	//Verilog Ports in definition order:
	NetFlow* O; // OUTPUT
	NetFlow* ADR0; // INPUT
	NetFlow* ADR1; // INPUT
	NetFlow* ADR2; // INPUT
	NetFlow* ADR3; // INPUT
	NetFlow* ADR4; // INPUT
	NetFlow* ADR5; // INPUT
	NetFlow* CLK; // INPUT
	NetFlow* I; // INPUT
	NetFlow* WE; // INPUT
	
	prim_class_X_RAMS64(
		//Verilog Parameters:
		int INIT, // Default: 64'h0000000000000000
		int LOC, // Default: "UNPLACED"
		//Verilog Ports in definition order:
		NetFlow* O, // OUTPUT
		NetFlow* ADR0, // INPUT
		NetFlow* ADR1, // INPUT
		NetFlow* ADR2, // INPUT
		NetFlow* ADR3, // INPUT
		NetFlow* ADR4, // INPUT
		NetFlow* ADR5, // INPUT
		NetFlow* CLK, // INPUT
		NetFlow* I, // INPUT
		NetFlow* WE // INPUT
		){
	
	// Assign parameters and ports: 
	//Verilog Parameters:
		this->INIT = INIT; // Default: 64'h0000000000000000
		this->LOC = LOC; // Default: "UNPLACED"
	//Verilog Ports in definition order:
		this->O = O; // OUTPUT
		this->ADR0 = ADR0; // INPUT
		this->ADR1 = ADR1; // INPUT
		this->ADR2 = ADR2; // INPUT
		this->ADR3 = ADR3; // INPUT
		this->ADR4 = ADR4; // INPUT
		this->ADR5 = ADR5; // INPUT
		this->CLK = CLK; // INPUT
		this->I = I; // INPUT
		this->WE = WE; // INPUT
	
		register_wait_on_event_nets();
	
	}
	
	void register_wait_on_event_nets(){
	// TODO
	}
	void calculate(int time){
	// TODO
	}
};


class prim_class_X_RAMS64_ADV{
	//Verilog Parameters:
	int INIT;
	int LOC;
	//Verilog Ports in definition order:
	NetFlow* O; // OUTPUT
	NetFlow* ADR0; // INPUT
	NetFlow* ADR1; // INPUT
	NetFlow* ADR2; // INPUT
	NetFlow* ADR3; // INPUT
	NetFlow* ADR4; // INPUT
	NetFlow* ADR5; // INPUT
	NetFlow* CLK; // INPUT
	NetFlow* I; // INPUT
	NetFlow* WE; // INPUT
	NetFlow* WE1; // INPUT
	NetFlow* WE2; // INPUT
	
	prim_class_X_RAMS64_ADV(
		//Verilog Parameters:
		int INIT, // Default: 64'h0000000000000000
		int LOC, // Default: "UNPLACED"
		//Verilog Ports in definition order:
		NetFlow* O, // OUTPUT
		NetFlow* ADR0, // INPUT
		NetFlow* ADR1, // INPUT
		NetFlow* ADR2, // INPUT
		NetFlow* ADR3, // INPUT
		NetFlow* ADR4, // INPUT
		NetFlow* ADR5, // INPUT
		NetFlow* CLK, // INPUT
		NetFlow* I, // INPUT
		NetFlow* WE, // INPUT
		NetFlow* WE1, // INPUT
		NetFlow* WE2 // INPUT
		){
	
	// Assign parameters and ports: 
	//Verilog Parameters:
		this->INIT = INIT; // Default: 64'h0000000000000000
		this->LOC = LOC; // Default: "UNPLACED"
	//Verilog Ports in definition order:
		this->O = O; // OUTPUT
		this->ADR0 = ADR0; // INPUT
		this->ADR1 = ADR1; // INPUT
		this->ADR2 = ADR2; // INPUT
		this->ADR3 = ADR3; // INPUT
		this->ADR4 = ADR4; // INPUT
		this->ADR5 = ADR5; // INPUT
		this->CLK = CLK; // INPUT
		this->I = I; // INPUT
		this->WE = WE; // INPUT
		this->WE1 = WE1; // INPUT
		this->WE2 = WE2; // INPUT
	
		register_wait_on_event_nets();
	
	}
	
	void register_wait_on_event_nets(){
	// TODO
	}
	void calculate(int time){
	// TODO
	}
};


class prim_class_X_SFF{
	//Verilog Parameters:
	int INIT;
	int LOC;
	int XON;
	int MSGON;
	//Verilog Ports in definition order:
	NetFlow* O; // OUTPUT
	NetFlow* CE; // INPUT
	NetFlow* CLK; // INPUT
	NetFlow* I; // INPUT
	NetFlow* RST; // INPUT
	NetFlow* SET; // INPUT
	NetFlow* SRST; // INPUT
	NetFlow* SSET; // INPUT
	
	prim_class_X_SFF(
		//Verilog Parameters:
		int INIT, // Default: 1'b0
		int LOC, // Default: "UNPLACED"
		int XON, // Default: "TRUE"
		int MSGON, // Default: "TRUE"
		//Verilog Ports in definition order:
		NetFlow* O, // OUTPUT
		NetFlow* CE, // INPUT
		NetFlow* CLK, // INPUT
		NetFlow* I, // INPUT
		NetFlow* RST, // INPUT
		NetFlow* SET, // INPUT
		NetFlow* SRST, // INPUT
		NetFlow* SSET // INPUT
		){
	
	// Assign parameters and ports: 
	//Verilog Parameters:
		this->INIT = INIT; // Default: 1'b0
		this->LOC = LOC; // Default: "UNPLACED"
		this->XON = XON; // Default: "TRUE"
		this->MSGON = MSGON; // Default: "TRUE"
	//Verilog Ports in definition order:
		this->O = O; // OUTPUT
		this->CE = CE; // INPUT
		this->CLK = CLK; // INPUT
		this->I = I; // INPUT
		this->RST = RST; // INPUT
		this->SET = SET; // INPUT
		this->SRST = SRST; // INPUT
		this->SSET = SSET; // INPUT
	
		register_wait_on_event_nets();
	
	}
	
	void register_wait_on_event_nets(){
	// TODO
	}
	void calculate(int time){
	// TODO
	}
};


class prim_class_X_RAMB8BWER{
	//Verilog Parameters:
	int DATA_WIDTH_A;
	int DATA_WIDTH_B;
	int DOA_REG;
	int DOB_REG;
	int EN_RSTRAM_A;
	int EN_RSTRAM_B;
	int INITP_00;
	int INITP_01;
	int INITP_02;
	int INITP_03;
	int INIT_00;
	int INIT_01;
	int INIT_02;
	int INIT_03;
	int INIT_04;
	int INIT_05;
	int INIT_06;
	int INIT_07;
	int INIT_08;
	int INIT_09;
	int INIT_0A;
	int INIT_0B;
	int INIT_0C;
	int INIT_0D;
	int INIT_0E;
	int INIT_0F;
	int INIT_10;
	int INIT_11;
	int INIT_12;
	int INIT_13;
	int INIT_14;
	int INIT_15;
	int INIT_16;
	int INIT_17;
	int INIT_18;
	int INIT_19;
	int INIT_1A;
	int INIT_1B;
	int INIT_1C;
	int INIT_1D;
	int INIT_1E;
	int INIT_1F;
	int INIT_A;
	int INIT_B;
	int INIT_FILE;
	int LOC;
	int RAM_MODE;
	int RSTTYPE;
	int RST_PRIORITY_A;
	int RST_PRIORITY_B;
	int SETUP_ALL;
	int SETUP_READ_FIRST;
	int SIM_COLLISION_CHECK;
	int SRVAL_A;
	int SRVAL_B;
	int WRITE_MODE_A;
	int WRITE_MODE_B;
	//Verilog Ports in definition order:
	NetFlow* DOADO; // OUTPUT
	NetFlow* DOBDO; // OUTPUT
	NetFlow* DOPADOP; // OUTPUT
	NetFlow* DOPBDOP; // OUTPUT
	NetFlow* ADDRAWRADDR; // INPUT
	NetFlow* ADDRBRDADDR; // INPUT
	NetFlow* CLKAWRCLK; // INPUT
	NetFlow* CLKBRDCLK; // INPUT
	NetFlow* DIADI; // INPUT
	NetFlow* DIBDI; // INPUT
	NetFlow* DIPADIP; // INPUT
	NetFlow* DIPBDIP; // INPUT
	NetFlow* ENAWREN; // INPUT
	NetFlow* ENBRDEN; // INPUT
	NetFlow* REGCEA; // INPUT
	NetFlow* REGCEBREGCE; // INPUT
	NetFlow* RSTA; // INPUT
	NetFlow* RSTBRST; // INPUT
	NetFlow* WEAWEL; // INPUT
	NetFlow* WEBWEU; // INPUT
	
	prim_class_X_RAMB8BWER(
		//Verilog Parameters:
		int DATA_WIDTH_A, // Default: 0
		int DATA_WIDTH_B, // Default: 0
		int DOA_REG, // Default: 0
		int DOB_REG, // Default: 0
		int EN_RSTRAM_A, // Default: "TRUE"
		int EN_RSTRAM_B, // Default: "TRUE"
		int INITP_00, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INITP_01, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INITP_02, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INITP_03, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_00, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_01, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_02, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_03, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_04, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_05, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_06, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_07, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_08, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_09, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_0A, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_0B, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_0C, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_0D, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_0E, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_0F, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_10, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_11, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_12, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_13, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_14, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_15, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_16, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_17, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_18, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_19, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_1A, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_1B, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_1C, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_1D, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_1E, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_1F, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_A, // Default: 18'h0
		int INIT_B, // Default: 18'h0
		int INIT_FILE, // Default: "NONE"
		int LOC, // Default: "UNPLACED"
		int RAM_MODE, // Default: "TDP"
		int RSTTYPE, // Default: "SYNC"
		int RST_PRIORITY_A, // Default: "CE"
		int RST_PRIORITY_B, // Default: "CE"
		int SETUP_ALL, // Default: 1000
		int SETUP_READ_FIRST, // Default: 3000
		int SIM_COLLISION_CHECK, // Default: "ALL"
		int SRVAL_A, // Default: 18'h0
		int SRVAL_B, // Default: 18'h0
		int WRITE_MODE_A, // Default: "WRITE_FIRST"
		int WRITE_MODE_B, // Default: "WRITE_FIRST"
		//Verilog Ports in definition order:
		NetFlow* DOADO, // OUTPUT
		NetFlow* DOBDO, // OUTPUT
		NetFlow* DOPADOP, // OUTPUT
		NetFlow* DOPBDOP, // OUTPUT
		NetFlow* ADDRAWRADDR, // INPUT
		NetFlow* ADDRBRDADDR, // INPUT
		NetFlow* CLKAWRCLK, // INPUT
		NetFlow* CLKBRDCLK, // INPUT
		NetFlow* DIADI, // INPUT
		NetFlow* DIBDI, // INPUT
		NetFlow* DIPADIP, // INPUT
		NetFlow* DIPBDIP, // INPUT
		NetFlow* ENAWREN, // INPUT
		NetFlow* ENBRDEN, // INPUT
		NetFlow* REGCEA, // INPUT
		NetFlow* REGCEBREGCE, // INPUT
		NetFlow* RSTA, // INPUT
		NetFlow* RSTBRST, // INPUT
		NetFlow* WEAWEL, // INPUT
		NetFlow* WEBWEU // INPUT
		){
	
	// Assign parameters and ports: 
	//Verilog Parameters:
		this->DATA_WIDTH_A = DATA_WIDTH_A; // Default: 0
		this->DATA_WIDTH_B = DATA_WIDTH_B; // Default: 0
		this->DOA_REG = DOA_REG; // Default: 0
		this->DOB_REG = DOB_REG; // Default: 0
		this->EN_RSTRAM_A = EN_RSTRAM_A; // Default: "TRUE"
		this->EN_RSTRAM_B = EN_RSTRAM_B; // Default: "TRUE"
		this->INITP_00 = INITP_00; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INITP_01 = INITP_01; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INITP_02 = INITP_02; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INITP_03 = INITP_03; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_00 = INIT_00; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_01 = INIT_01; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_02 = INIT_02; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_03 = INIT_03; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_04 = INIT_04; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_05 = INIT_05; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_06 = INIT_06; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_07 = INIT_07; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_08 = INIT_08; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_09 = INIT_09; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_0A = INIT_0A; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_0B = INIT_0B; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_0C = INIT_0C; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_0D = INIT_0D; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_0E = INIT_0E; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_0F = INIT_0F; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_10 = INIT_10; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_11 = INIT_11; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_12 = INIT_12; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_13 = INIT_13; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_14 = INIT_14; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_15 = INIT_15; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_16 = INIT_16; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_17 = INIT_17; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_18 = INIT_18; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_19 = INIT_19; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_1A = INIT_1A; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_1B = INIT_1B; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_1C = INIT_1C; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_1D = INIT_1D; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_1E = INIT_1E; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_1F = INIT_1F; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_A = INIT_A; // Default: 18'h0
		this->INIT_B = INIT_B; // Default: 18'h0
		this->INIT_FILE = INIT_FILE; // Default: "NONE"
		this->LOC = LOC; // Default: "UNPLACED"
		this->RAM_MODE = RAM_MODE; // Default: "TDP"
		this->RSTTYPE = RSTTYPE; // Default: "SYNC"
		this->RST_PRIORITY_A = RST_PRIORITY_A; // Default: "CE"
		this->RST_PRIORITY_B = RST_PRIORITY_B; // Default: "CE"
		this->SETUP_ALL = SETUP_ALL; // Default: 1000
		this->SETUP_READ_FIRST = SETUP_READ_FIRST; // Default: 3000
		this->SIM_COLLISION_CHECK = SIM_COLLISION_CHECK; // Default: "ALL"
		this->SRVAL_A = SRVAL_A; // Default: 18'h0
		this->SRVAL_B = SRVAL_B; // Default: 18'h0
		this->WRITE_MODE_A = WRITE_MODE_A; // Default: "WRITE_FIRST"
		this->WRITE_MODE_B = WRITE_MODE_B; // Default: "WRITE_FIRST"
	//Verilog Ports in definition order:
		this->DOADO = DOADO; // OUTPUT
		this->DOBDO = DOBDO; // OUTPUT
		this->DOPADOP = DOPADOP; // OUTPUT
		this->DOPBDOP = DOPBDOP; // OUTPUT
		this->ADDRAWRADDR = ADDRAWRADDR; // INPUT
		this->ADDRBRDADDR = ADDRBRDADDR; // INPUT
		this->CLKAWRCLK = CLKAWRCLK; // INPUT
		this->CLKBRDCLK = CLKBRDCLK; // INPUT
		this->DIADI = DIADI; // INPUT
		this->DIBDI = DIBDI; // INPUT
		this->DIPADIP = DIPADIP; // INPUT
		this->DIPBDIP = DIPBDIP; // INPUT
		this->ENAWREN = ENAWREN; // INPUT
		this->ENBRDEN = ENBRDEN; // INPUT
		this->REGCEA = REGCEA; // INPUT
		this->REGCEBREGCE = REGCEBREGCE; // INPUT
		this->RSTA = RSTA; // INPUT
		this->RSTBRST = RSTBRST; // INPUT
		this->WEAWEL = WEAWEL; // INPUT
		this->WEBWEU = WEBWEU; // INPUT
	
		register_wait_on_event_nets();
	
	}
	
	void register_wait_on_event_nets(){
	// TODO
	}
	void calculate(int time){
	// TODO
	}
};


class prim_class_X_RAMB18E1{
	//Verilog Parameters:
	int DOA_REG;
	int DOB_REG;
	int INITP_00;
	int INITP_01;
	int INITP_02;
	int INITP_03;
	int INITP_04;
	int INITP_05;
	int INITP_06;
	int INITP_07;
	int INIT_00;
	int INIT_01;
	int INIT_02;
	int INIT_03;
	int INIT_04;
	int INIT_05;
	int INIT_06;
	int INIT_07;
	int INIT_08;
	int INIT_09;
	int INIT_0A;
	int INIT_0B;
	int INIT_0C;
	int INIT_0D;
	int INIT_0E;
	int INIT_0F;
	int INIT_10;
	int INIT_11;
	int INIT_12;
	int INIT_13;
	int INIT_14;
	int INIT_15;
	int INIT_16;
	int INIT_17;
	int INIT_18;
	int INIT_19;
	int INIT_1A;
	int INIT_1B;
	int INIT_1C;
	int INIT_1D;
	int INIT_1E;
	int INIT_1F;
	int INIT_20;
	int INIT_21;
	int INIT_22;
	int INIT_23;
	int INIT_24;
	int INIT_25;
	int INIT_26;
	int INIT_27;
	int INIT_28;
	int INIT_29;
	int INIT_2A;
	int INIT_2B;
	int INIT_2C;
	int INIT_2D;
	int INIT_2E;
	int INIT_2F;
	int INIT_30;
	int INIT_31;
	int INIT_32;
	int INIT_33;
	int INIT_34;
	int INIT_35;
	int INIT_36;
	int INIT_37;
	int INIT_38;
	int INIT_39;
	int INIT_3A;
	int INIT_3B;
	int INIT_3C;
	int INIT_3D;
	int INIT_3E;
	int INIT_3F;
	int INIT_A;
	int INIT_B;
	int INIT_FILE;
	int LOC;
	int RAM_MODE;
	int RDADDR_COLLISION_HWCONFIG;
	int READ_WIDTH_A;
	int READ_WIDTH_B;
	int RSTREG_PRIORITY_A;
	int RSTREG_PRIORITY_B;
	int SIM_COLLISION_CHECK;
	int SIM_DEVICE;
	int SRVAL_A;
	int SRVAL_B;
	int WRITE_MODE_A;
	int WRITE_MODE_B;
	int WRITE_WIDTH_A;
	int WRITE_WIDTH_B;
	//Verilog Ports in definition order:
	NetFlow* DOADO; // OUTPUT
	NetFlow* DOBDO; // OUTPUT
	NetFlow* DOPADOP; // OUTPUT
	NetFlow* DOPBDOP; // OUTPUT
	NetFlow* ADDRARDADDR; // INPUT
	NetFlow* ADDRBWRADDR; // INPUT
	NetFlow* CLKARDCLK; // INPUT
	NetFlow* CLKBWRCLK; // INPUT
	NetFlow* DIADI; // INPUT
	NetFlow* DIBDI; // INPUT
	NetFlow* DIPADIP; // INPUT
	NetFlow* DIPBDIP; // INPUT
	NetFlow* ENARDEN; // INPUT
	NetFlow* ENBWREN; // INPUT
	NetFlow* REGCEAREGCE; // INPUT
	NetFlow* REGCEB; // INPUT
	NetFlow* RSTRAMARSTRAM; // INPUT
	NetFlow* RSTRAMB; // INPUT
	NetFlow* RSTREGARSTREG; // INPUT
	NetFlow* RSTREGB; // INPUT
	NetFlow* WEA; // INPUT
	NetFlow* WEBWE; // INPUT
	
	prim_class_X_RAMB18E1(
		//Verilog Parameters:
		int DOA_REG, // Default: 0
		int DOB_REG, // Default: 0
		int INITP_00, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INITP_01, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INITP_02, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INITP_03, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INITP_04, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INITP_05, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INITP_06, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INITP_07, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_00, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_01, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_02, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_03, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_04, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_05, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_06, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_07, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_08, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_09, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_0A, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_0B, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_0C, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_0D, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_0E, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_0F, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_10, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_11, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_12, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_13, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_14, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_15, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_16, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_17, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_18, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_19, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_1A, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_1B, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_1C, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_1D, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_1E, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_1F, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_20, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_21, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_22, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_23, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_24, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_25, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_26, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_27, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_28, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_29, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_2A, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_2B, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_2C, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_2D, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_2E, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_2F, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_30, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_31, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_32, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_33, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_34, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_35, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_36, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_37, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_38, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_39, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_3A, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_3B, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_3C, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_3D, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_3E, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_3F, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_A, // Default: 18'h0
		int INIT_B, // Default: 18'h0
		int INIT_FILE, // Default: "NONE"
		int LOC, // Default: "UNPLACED"
		int RAM_MODE, // Default: "TDP"
		int RDADDR_COLLISION_HWCONFIG, // Default: "DELAYED_WRITE"
		int READ_WIDTH_A, // Default: 0
		int READ_WIDTH_B, // Default: 0
		int RSTREG_PRIORITY_A, // Default: "RSTREG"
		int RSTREG_PRIORITY_B, // Default: "RSTREG"
		int SIM_COLLISION_CHECK, // Default: "ALL"
		int SIM_DEVICE, // Default: "VIRTEX6"
		int SRVAL_A, // Default: 18'h0
		int SRVAL_B, // Default: 18'h0
		int WRITE_MODE_A, // Default: "WRITE_FIRST"
		int WRITE_MODE_B, // Default: "WRITE_FIRST"
		int WRITE_WIDTH_A, // Default: 0
		int WRITE_WIDTH_B, // Default: 0
		//Verilog Ports in definition order:
		NetFlow* DOADO, // OUTPUT
		NetFlow* DOBDO, // OUTPUT
		NetFlow* DOPADOP, // OUTPUT
		NetFlow* DOPBDOP, // OUTPUT
		NetFlow* ADDRARDADDR, // INPUT
		NetFlow* ADDRBWRADDR, // INPUT
		NetFlow* CLKARDCLK, // INPUT
		NetFlow* CLKBWRCLK, // INPUT
		NetFlow* DIADI, // INPUT
		NetFlow* DIBDI, // INPUT
		NetFlow* DIPADIP, // INPUT
		NetFlow* DIPBDIP, // INPUT
		NetFlow* ENARDEN, // INPUT
		NetFlow* ENBWREN, // INPUT
		NetFlow* REGCEAREGCE, // INPUT
		NetFlow* REGCEB, // INPUT
		NetFlow* RSTRAMARSTRAM, // INPUT
		NetFlow* RSTRAMB, // INPUT
		NetFlow* RSTREGARSTREG, // INPUT
		NetFlow* RSTREGB, // INPUT
		NetFlow* WEA, // INPUT
		NetFlow* WEBWE // INPUT
		){
	
	// Assign parameters and ports: 
	//Verilog Parameters:
		this->DOA_REG = DOA_REG; // Default: 0
		this->DOB_REG = DOB_REG; // Default: 0
		this->INITP_00 = INITP_00; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INITP_01 = INITP_01; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INITP_02 = INITP_02; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INITP_03 = INITP_03; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INITP_04 = INITP_04; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INITP_05 = INITP_05; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INITP_06 = INITP_06; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INITP_07 = INITP_07; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_00 = INIT_00; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_01 = INIT_01; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_02 = INIT_02; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_03 = INIT_03; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_04 = INIT_04; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_05 = INIT_05; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_06 = INIT_06; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_07 = INIT_07; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_08 = INIT_08; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_09 = INIT_09; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_0A = INIT_0A; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_0B = INIT_0B; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_0C = INIT_0C; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_0D = INIT_0D; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_0E = INIT_0E; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_0F = INIT_0F; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_10 = INIT_10; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_11 = INIT_11; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_12 = INIT_12; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_13 = INIT_13; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_14 = INIT_14; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_15 = INIT_15; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_16 = INIT_16; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_17 = INIT_17; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_18 = INIT_18; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_19 = INIT_19; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_1A = INIT_1A; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_1B = INIT_1B; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_1C = INIT_1C; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_1D = INIT_1D; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_1E = INIT_1E; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_1F = INIT_1F; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_20 = INIT_20; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_21 = INIT_21; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_22 = INIT_22; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_23 = INIT_23; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_24 = INIT_24; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_25 = INIT_25; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_26 = INIT_26; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_27 = INIT_27; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_28 = INIT_28; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_29 = INIT_29; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_2A = INIT_2A; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_2B = INIT_2B; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_2C = INIT_2C; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_2D = INIT_2D; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_2E = INIT_2E; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_2F = INIT_2F; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_30 = INIT_30; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_31 = INIT_31; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_32 = INIT_32; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_33 = INIT_33; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_34 = INIT_34; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_35 = INIT_35; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_36 = INIT_36; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_37 = INIT_37; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_38 = INIT_38; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_39 = INIT_39; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_3A = INIT_3A; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_3B = INIT_3B; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_3C = INIT_3C; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_3D = INIT_3D; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_3E = INIT_3E; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_3F = INIT_3F; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_A = INIT_A; // Default: 18'h0
		this->INIT_B = INIT_B; // Default: 18'h0
		this->INIT_FILE = INIT_FILE; // Default: "NONE"
		this->LOC = LOC; // Default: "UNPLACED"
		this->RAM_MODE = RAM_MODE; // Default: "TDP"
		this->RDADDR_COLLISION_HWCONFIG = RDADDR_COLLISION_HWCONFIG; // Default: "DELAYED_WRITE"
		this->READ_WIDTH_A = READ_WIDTH_A; // Default: 0
		this->READ_WIDTH_B = READ_WIDTH_B; // Default: 0
		this->RSTREG_PRIORITY_A = RSTREG_PRIORITY_A; // Default: "RSTREG"
		this->RSTREG_PRIORITY_B = RSTREG_PRIORITY_B; // Default: "RSTREG"
		this->SIM_COLLISION_CHECK = SIM_COLLISION_CHECK; // Default: "ALL"
		this->SIM_DEVICE = SIM_DEVICE; // Default: "VIRTEX6"
		this->SRVAL_A = SRVAL_A; // Default: 18'h0
		this->SRVAL_B = SRVAL_B; // Default: 18'h0
		this->WRITE_MODE_A = WRITE_MODE_A; // Default: "WRITE_FIRST"
		this->WRITE_MODE_B = WRITE_MODE_B; // Default: "WRITE_FIRST"
		this->WRITE_WIDTH_A = WRITE_WIDTH_A; // Default: 0
		this->WRITE_WIDTH_B = WRITE_WIDTH_B; // Default: 0
	//Verilog Ports in definition order:
		this->DOADO = DOADO; // OUTPUT
		this->DOBDO = DOBDO; // OUTPUT
		this->DOPADOP = DOPADOP; // OUTPUT
		this->DOPBDOP = DOPBDOP; // OUTPUT
		this->ADDRARDADDR = ADDRARDADDR; // INPUT
		this->ADDRBWRADDR = ADDRBWRADDR; // INPUT
		this->CLKARDCLK = CLKARDCLK; // INPUT
		this->CLKBWRCLK = CLKBWRCLK; // INPUT
		this->DIADI = DIADI; // INPUT
		this->DIBDI = DIBDI; // INPUT
		this->DIPADIP = DIPADIP; // INPUT
		this->DIPBDIP = DIPBDIP; // INPUT
		this->ENARDEN = ENARDEN; // INPUT
		this->ENBWREN = ENBWREN; // INPUT
		this->REGCEAREGCE = REGCEAREGCE; // INPUT
		this->REGCEB = REGCEB; // INPUT
		this->RSTRAMARSTRAM = RSTRAMARSTRAM; // INPUT
		this->RSTRAMB = RSTRAMB; // INPUT
		this->RSTREGARSTREG = RSTREGARSTREG; // INPUT
		this->RSTREGB = RSTREGB; // INPUT
		this->WEA = WEA; // INPUT
		this->WEBWE = WEBWE; // INPUT
	
		register_wait_on_event_nets();
	
	}
	
	void register_wait_on_event_nets(){
	// TODO
	}
	void calculate(int time){
	// TODO
	}
};


class prim_class_X_RB18_INTERNAL_VLOG{
	//Verilog Parameters:
	int DOA_REG;
	int DOB_REG;
	int EN_ECC_READ;
	int EN_ECC_WRITE;
	int INIT_A;
	int INIT_B;
	int RAM_EXTENSION_A;
	int RAM_EXTENSION_B;
	int RAM_MODE;
	int RDADDR_COLLISION_HWCONFIG;
	int READ_WIDTH_A;
	int READ_WIDTH_B;
	int RSTREG_PRIORITY_A;
	int RSTREG_PRIORITY_B;
	int SETUP_ALL;
	int SETUP_READ_FIRST;
	int SIM_COLLISION_CHECK;
	int SIM_DEVICE;
	int SRVAL_A;
	int SRVAL_B;
	int WRITE_MODE_A;
	int WRITE_MODE_B;
	int WRITE_WIDTH_A;
	int WRITE_WIDTH_B;
	int INIT_FILE;
	int INIT_00;
	int INIT_01;
	int INIT_02;
	int INIT_03;
	int INIT_04;
	int INIT_05;
	int INIT_06;
	int INIT_07;
	int INIT_08;
	int INIT_09;
	int INIT_0A;
	int INIT_0B;
	int INIT_0C;
	int INIT_0D;
	int INIT_0E;
	int INIT_0F;
	int INIT_10;
	int INIT_11;
	int INIT_12;
	int INIT_13;
	int INIT_14;
	int INIT_15;
	int INIT_16;
	int INIT_17;
	int INIT_18;
	int INIT_19;
	int INIT_1A;
	int INIT_1B;
	int INIT_1C;
	int INIT_1D;
	int INIT_1E;
	int INIT_1F;
	int INIT_20;
	int INIT_21;
	int INIT_22;
	int INIT_23;
	int INIT_24;
	int INIT_25;
	int INIT_26;
	int INIT_27;
	int INIT_28;
	int INIT_29;
	int INIT_2A;
	int INIT_2B;
	int INIT_2C;
	int INIT_2D;
	int INIT_2E;
	int INIT_2F;
	int INIT_30;
	int INIT_31;
	int INIT_32;
	int INIT_33;
	int INIT_34;
	int INIT_35;
	int INIT_36;
	int INIT_37;
	int INIT_38;
	int INIT_39;
	int INIT_3A;
	int INIT_3B;
	int INIT_3C;
	int INIT_3D;
	int INIT_3E;
	int INIT_3F;
	int INIT_40;
	int INIT_41;
	int INIT_42;
	int INIT_43;
	int INIT_44;
	int INIT_45;
	int INIT_46;
	int INIT_47;
	int INIT_48;
	int INIT_49;
	int INIT_4A;
	int INIT_4B;
	int INIT_4C;
	int INIT_4D;
	int INIT_4E;
	int INIT_4F;
	int INIT_50;
	int INIT_51;
	int INIT_52;
	int INIT_53;
	int INIT_54;
	int INIT_55;
	int INIT_56;
	int INIT_57;
	int INIT_58;
	int INIT_59;
	int INIT_5A;
	int INIT_5B;
	int INIT_5C;
	int INIT_5D;
	int INIT_5E;
	int INIT_5F;
	int INIT_60;
	int INIT_61;
	int INIT_62;
	int INIT_63;
	int INIT_64;
	int INIT_65;
	int INIT_66;
	int INIT_67;
	int INIT_68;
	int INIT_69;
	int INIT_6A;
	int INIT_6B;
	int INIT_6C;
	int INIT_6D;
	int INIT_6E;
	int INIT_6F;
	int INIT_70;
	int INIT_71;
	int INIT_72;
	int INIT_73;
	int INIT_74;
	int INIT_75;
	int INIT_76;
	int INIT_77;
	int INIT_78;
	int INIT_79;
	int INIT_7A;
	int INIT_7B;
	int INIT_7C;
	int INIT_7D;
	int INIT_7E;
	int INIT_7F;
	int INITP_00;
	int INITP_01;
	int INITP_02;
	int INITP_03;
	int INITP_04;
	int INITP_05;
	int INITP_06;
	int INITP_07;
	int INITP_08;
	int INITP_09;
	int INITP_0A;
	int INITP_0B;
	int INITP_0C;
	int INITP_0D;
	int INITP_0E;
	int INITP_0F;
	int BRAM_SIZE;
	//Verilog Ports in definition order:
	NetFlow* CASCADEOUTA; // OUTPUT
	NetFlow* CASCADEOUTB; // OUTPUT
	NetFlow* DBITERR; // OUTPUT
	NetFlow* DOA; // OUTPUT
	NetFlow* DOB; // OUTPUT
	NetFlow* DOPA; // OUTPUT
	NetFlow* DOPB; // OUTPUT
	NetFlow* ECCPARITY; // OUTPUT
	NetFlow* RDADDRECC; // OUTPUT
	NetFlow* SBITERR; // OUTPUT
	NetFlow* ADDRA; // INPUT
	NetFlow* ADDRB; // INPUT
	NetFlow* CASCADEINA; // INPUT
	NetFlow* CASCADEINB; // INPUT
	NetFlow* CLKA; // INPUT
	NetFlow* CLKB; // INPUT
	NetFlow* DIA; // INPUT
	NetFlow* DIB; // INPUT
	NetFlow* DIPA; // INPUT
	NetFlow* DIPB; // INPUT
	NetFlow* ENA; // INPUT
	NetFlow* ENB; // INPUT
	NetFlow* GSR; // INPUT
	NetFlow* INJECTDBITERR; // INPUT
	NetFlow* INJECTSBITERR; // INPUT
	NetFlow* REGCEA; // INPUT
	NetFlow* REGCEB; // INPUT
	NetFlow* RSTRAMA; // INPUT
	NetFlow* RSTRAMB; // INPUT
	NetFlow* RSTREGA; // INPUT
	NetFlow* RSTREGB; // INPUT
	NetFlow* WEA; // INPUT
	NetFlow* WEB; // INPUT
	
	prim_class_X_RB18_INTERNAL_VLOG(
		//Verilog Parameters:
		int DOA_REG, // Default: 0
		int DOB_REG, // Default: 0
		int EN_ECC_READ, // Default: "FALSE"
		int EN_ECC_WRITE, // Default: "FALSE"
		int INIT_A, // Default: 72'h0
		int INIT_B, // Default: 72'h0
		int RAM_EXTENSION_A, // Default: "NONE"
		int RAM_EXTENSION_B, // Default: "NONE"
		int RAM_MODE, // Default: "TDP"
		int RDADDR_COLLISION_HWCONFIG, // Default: "DELAYED_WRITE"
		int READ_WIDTH_A, // Default: 0
		int READ_WIDTH_B, // Default: 0
		int RSTREG_PRIORITY_A, // Default: "RSTREG"
		int RSTREG_PRIORITY_B, // Default: "RSTREG"
		int SETUP_ALL, // Default: 1000
		int SETUP_READ_FIRST, // Default: 3000
		int SIM_COLLISION_CHECK, // Default: "ALL"
		int SIM_DEVICE, // Default: "VIRTEX6"
		int SRVAL_A, // Default: 72'h0
		int SRVAL_B, // Default: 72'h0
		int WRITE_MODE_A, // Default: "WRITE_FIRST"
		int WRITE_MODE_B, // Default: "WRITE_FIRST"
		int WRITE_WIDTH_A, // Default: 0
		int WRITE_WIDTH_B, // Default: 0
		int INIT_FILE, // Default: "NONE"
		int INIT_00, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_01, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_02, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_03, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_04, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_05, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_06, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_07, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_08, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_09, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_0A, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_0B, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_0C, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_0D, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_0E, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_0F, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_10, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_11, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_12, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_13, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_14, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_15, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_16, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_17, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_18, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_19, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_1A, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_1B, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_1C, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_1D, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_1E, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_1F, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_20, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_21, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_22, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_23, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_24, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_25, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_26, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_27, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_28, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_29, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_2A, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_2B, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_2C, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_2D, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_2E, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_2F, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_30, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_31, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_32, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_33, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_34, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_35, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_36, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_37, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_38, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_39, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_3A, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_3B, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_3C, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_3D, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_3E, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_3F, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_40, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_41, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_42, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_43, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_44, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_45, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_46, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_47, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_48, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_49, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_4A, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_4B, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_4C, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_4D, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_4E, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_4F, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_50, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_51, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_52, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_53, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_54, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_55, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_56, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_57, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_58, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_59, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_5A, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_5B, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_5C, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_5D, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_5E, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_5F, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_60, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_61, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_62, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_63, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_64, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_65, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_66, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_67, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_68, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_69, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_6A, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_6B, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_6C, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_6D, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_6E, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_6F, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_70, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_71, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_72, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_73, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_74, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_75, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_76, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_77, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_78, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_79, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_7A, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_7B, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_7C, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_7D, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_7E, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_7F, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INITP_00, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INITP_01, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INITP_02, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INITP_03, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INITP_04, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INITP_05, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INITP_06, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INITP_07, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INITP_08, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INITP_09, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INITP_0A, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INITP_0B, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INITP_0C, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INITP_0D, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INITP_0E, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INITP_0F, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int BRAM_SIZE, // Default: 36
		//Verilog Ports in definition order:
		NetFlow* CASCADEOUTA, // OUTPUT
		NetFlow* CASCADEOUTB, // OUTPUT
		NetFlow* DBITERR, // OUTPUT
		NetFlow* DOA, // OUTPUT
		NetFlow* DOB, // OUTPUT
		NetFlow* DOPA, // OUTPUT
		NetFlow* DOPB, // OUTPUT
		NetFlow* ECCPARITY, // OUTPUT
		NetFlow* RDADDRECC, // OUTPUT
		NetFlow* SBITERR, // OUTPUT
		NetFlow* ADDRA, // INPUT
		NetFlow* ADDRB, // INPUT
		NetFlow* CASCADEINA, // INPUT
		NetFlow* CASCADEINB, // INPUT
		NetFlow* CLKA, // INPUT
		NetFlow* CLKB, // INPUT
		NetFlow* DIA, // INPUT
		NetFlow* DIB, // INPUT
		NetFlow* DIPA, // INPUT
		NetFlow* DIPB, // INPUT
		NetFlow* ENA, // INPUT
		NetFlow* ENB, // INPUT
		NetFlow* GSR, // INPUT
		NetFlow* INJECTDBITERR, // INPUT
		NetFlow* INJECTSBITERR, // INPUT
		NetFlow* REGCEA, // INPUT
		NetFlow* REGCEB, // INPUT
		NetFlow* RSTRAMA, // INPUT
		NetFlow* RSTRAMB, // INPUT
		NetFlow* RSTREGA, // INPUT
		NetFlow* RSTREGB, // INPUT
		NetFlow* WEA, // INPUT
		NetFlow* WEB // INPUT
		){
	
	// Assign parameters and ports: 
	//Verilog Parameters:
		this->DOA_REG = DOA_REG; // Default: 0
		this->DOB_REG = DOB_REG; // Default: 0
		this->EN_ECC_READ = EN_ECC_READ; // Default: "FALSE"
		this->EN_ECC_WRITE = EN_ECC_WRITE; // Default: "FALSE"
		this->INIT_A = INIT_A; // Default: 72'h0
		this->INIT_B = INIT_B; // Default: 72'h0
		this->RAM_EXTENSION_A = RAM_EXTENSION_A; // Default: "NONE"
		this->RAM_EXTENSION_B = RAM_EXTENSION_B; // Default: "NONE"
		this->RAM_MODE = RAM_MODE; // Default: "TDP"
		this->RDADDR_COLLISION_HWCONFIG = RDADDR_COLLISION_HWCONFIG; // Default: "DELAYED_WRITE"
		this->READ_WIDTH_A = READ_WIDTH_A; // Default: 0
		this->READ_WIDTH_B = READ_WIDTH_B; // Default: 0
		this->RSTREG_PRIORITY_A = RSTREG_PRIORITY_A; // Default: "RSTREG"
		this->RSTREG_PRIORITY_B = RSTREG_PRIORITY_B; // Default: "RSTREG"
		this->SETUP_ALL = SETUP_ALL; // Default: 1000
		this->SETUP_READ_FIRST = SETUP_READ_FIRST; // Default: 3000
		this->SIM_COLLISION_CHECK = SIM_COLLISION_CHECK; // Default: "ALL"
		this->SIM_DEVICE = SIM_DEVICE; // Default: "VIRTEX6"
		this->SRVAL_A = SRVAL_A; // Default: 72'h0
		this->SRVAL_B = SRVAL_B; // Default: 72'h0
		this->WRITE_MODE_A = WRITE_MODE_A; // Default: "WRITE_FIRST"
		this->WRITE_MODE_B = WRITE_MODE_B; // Default: "WRITE_FIRST"
		this->WRITE_WIDTH_A = WRITE_WIDTH_A; // Default: 0
		this->WRITE_WIDTH_B = WRITE_WIDTH_B; // Default: 0
		this->INIT_FILE = INIT_FILE; // Default: "NONE"
		this->INIT_00 = INIT_00; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_01 = INIT_01; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_02 = INIT_02; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_03 = INIT_03; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_04 = INIT_04; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_05 = INIT_05; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_06 = INIT_06; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_07 = INIT_07; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_08 = INIT_08; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_09 = INIT_09; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_0A = INIT_0A; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_0B = INIT_0B; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_0C = INIT_0C; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_0D = INIT_0D; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_0E = INIT_0E; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_0F = INIT_0F; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_10 = INIT_10; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_11 = INIT_11; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_12 = INIT_12; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_13 = INIT_13; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_14 = INIT_14; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_15 = INIT_15; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_16 = INIT_16; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_17 = INIT_17; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_18 = INIT_18; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_19 = INIT_19; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_1A = INIT_1A; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_1B = INIT_1B; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_1C = INIT_1C; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_1D = INIT_1D; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_1E = INIT_1E; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_1F = INIT_1F; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_20 = INIT_20; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_21 = INIT_21; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_22 = INIT_22; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_23 = INIT_23; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_24 = INIT_24; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_25 = INIT_25; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_26 = INIT_26; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_27 = INIT_27; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_28 = INIT_28; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_29 = INIT_29; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_2A = INIT_2A; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_2B = INIT_2B; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_2C = INIT_2C; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_2D = INIT_2D; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_2E = INIT_2E; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_2F = INIT_2F; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_30 = INIT_30; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_31 = INIT_31; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_32 = INIT_32; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_33 = INIT_33; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_34 = INIT_34; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_35 = INIT_35; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_36 = INIT_36; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_37 = INIT_37; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_38 = INIT_38; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_39 = INIT_39; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_3A = INIT_3A; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_3B = INIT_3B; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_3C = INIT_3C; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_3D = INIT_3D; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_3E = INIT_3E; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_3F = INIT_3F; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_40 = INIT_40; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_41 = INIT_41; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_42 = INIT_42; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_43 = INIT_43; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_44 = INIT_44; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_45 = INIT_45; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_46 = INIT_46; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_47 = INIT_47; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_48 = INIT_48; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_49 = INIT_49; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_4A = INIT_4A; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_4B = INIT_4B; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_4C = INIT_4C; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_4D = INIT_4D; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_4E = INIT_4E; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_4F = INIT_4F; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_50 = INIT_50; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_51 = INIT_51; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_52 = INIT_52; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_53 = INIT_53; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_54 = INIT_54; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_55 = INIT_55; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_56 = INIT_56; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_57 = INIT_57; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_58 = INIT_58; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_59 = INIT_59; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_5A = INIT_5A; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_5B = INIT_5B; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_5C = INIT_5C; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_5D = INIT_5D; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_5E = INIT_5E; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_5F = INIT_5F; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_60 = INIT_60; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_61 = INIT_61; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_62 = INIT_62; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_63 = INIT_63; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_64 = INIT_64; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_65 = INIT_65; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_66 = INIT_66; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_67 = INIT_67; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_68 = INIT_68; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_69 = INIT_69; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_6A = INIT_6A; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_6B = INIT_6B; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_6C = INIT_6C; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_6D = INIT_6D; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_6E = INIT_6E; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_6F = INIT_6F; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_70 = INIT_70; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_71 = INIT_71; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_72 = INIT_72; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_73 = INIT_73; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_74 = INIT_74; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_75 = INIT_75; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_76 = INIT_76; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_77 = INIT_77; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_78 = INIT_78; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_79 = INIT_79; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_7A = INIT_7A; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_7B = INIT_7B; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_7C = INIT_7C; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_7D = INIT_7D; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_7E = INIT_7E; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_7F = INIT_7F; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INITP_00 = INITP_00; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INITP_01 = INITP_01; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INITP_02 = INITP_02; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INITP_03 = INITP_03; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INITP_04 = INITP_04; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INITP_05 = INITP_05; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INITP_06 = INITP_06; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INITP_07 = INITP_07; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INITP_08 = INITP_08; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INITP_09 = INITP_09; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INITP_0A = INITP_0A; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INITP_0B = INITP_0B; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INITP_0C = INITP_0C; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INITP_0D = INITP_0D; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INITP_0E = INITP_0E; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INITP_0F = INITP_0F; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->BRAM_SIZE = BRAM_SIZE; // Default: 36
	//Verilog Ports in definition order:
		this->CASCADEOUTA = CASCADEOUTA; // OUTPUT
		this->CASCADEOUTB = CASCADEOUTB; // OUTPUT
		this->DBITERR = DBITERR; // OUTPUT
		this->DOA = DOA; // OUTPUT
		this->DOB = DOB; // OUTPUT
		this->DOPA = DOPA; // OUTPUT
		this->DOPB = DOPB; // OUTPUT
		this->ECCPARITY = ECCPARITY; // OUTPUT
		this->RDADDRECC = RDADDRECC; // OUTPUT
		this->SBITERR = SBITERR; // OUTPUT
		this->ADDRA = ADDRA; // INPUT
		this->ADDRB = ADDRB; // INPUT
		this->CASCADEINA = CASCADEINA; // INPUT
		this->CASCADEINB = CASCADEINB; // INPUT
		this->CLKA = CLKA; // INPUT
		this->CLKB = CLKB; // INPUT
		this->DIA = DIA; // INPUT
		this->DIB = DIB; // INPUT
		this->DIPA = DIPA; // INPUT
		this->DIPB = DIPB; // INPUT
		this->ENA = ENA; // INPUT
		this->ENB = ENB; // INPUT
		this->GSR = GSR; // INPUT
		this->INJECTDBITERR = INJECTDBITERR; // INPUT
		this->INJECTSBITERR = INJECTSBITERR; // INPUT
		this->REGCEA = REGCEA; // INPUT
		this->REGCEB = REGCEB; // INPUT
		this->RSTRAMA = RSTRAMA; // INPUT
		this->RSTRAMB = RSTRAMB; // INPUT
		this->RSTREGA = RSTREGA; // INPUT
		this->RSTREGB = RSTREGB; // INPUT
		this->WEA = WEA; // INPUT
		this->WEB = WEB; // INPUT
	
		register_wait_on_event_nets();
	
	}
	
	void register_wait_on_event_nets(){
	// TODO
	}
	void calculate(int time){
	// TODO
	}
};


class prim_class_X_SIM_CONFIG_S6_SERIAL{
	//Verilog Parameters:
	int DEVICE_ID;
	int LOC;
	//Verilog Ports in definition order:
	NetFlow* DONE; // INOUT
	NetFlow* CCLK; // INPUT
	NetFlow* DIN; // INPUT
	NetFlow* INITB; // INOUT
	NetFlow* M; // INPUT
	NetFlow* PROGB; // INPUT
	
	prim_class_X_SIM_CONFIG_S6_SERIAL(
		//Verilog Parameters:
		int DEVICE_ID, // Default: 32'h0
		int LOC, // Default: "UNPLACED"
		//Verilog Ports in definition order:
		NetFlow* DONE, // INOUT
		NetFlow* CCLK, // INPUT
		NetFlow* DIN, // INPUT
		NetFlow* INITB, // INOUT
		NetFlow* M, // INPUT
		NetFlow* PROGB // INPUT
		){
	
	// Assign parameters and ports: 
	//Verilog Parameters:
		this->DEVICE_ID = DEVICE_ID; // Default: 32'h0
		this->LOC = LOC; // Default: "UNPLACED"
	//Verilog Ports in definition order:
		this->DONE = DONE; // INOUT
		this->CCLK = CCLK; // INPUT
		this->DIN = DIN; // INPUT
		this->INITB = INITB; // INOUT
		this->M = M; // INPUT
		this->PROGB = PROGB; // INPUT
	
		register_wait_on_event_nets();
	
	}
	
	void register_wait_on_event_nets(){
	// TODO
	}
	void calculate(int time){
	// TODO
	}
};


class prim_class_X_SIM_CONFIG_S6{
	//Verilog Parameters:
	int cfg_Tprog;
	int cfg_Tpl;
	int DEVICE_ID;
	int ICAP_SUPPORT;
	int LOC;
	//Verilog Ports in definition order:
	NetFlow* BUSY; // OUTPUT
	NetFlow* CSOB; // OUTPUT
	NetFlow* DONE; // INOUT
	NetFlow* CCLK; // INPUT
	NetFlow* D; // INOUT
	NetFlow* CSIB; // INPUT
	NetFlow* INITB; // INOUT
	NetFlow* M; // INPUT
	NetFlow* PROGB; // INPUT
	NetFlow* RDWRB; // INPUT
	
	prim_class_X_SIM_CONFIG_S6(
		//Verilog Parameters:
		int cfg_Tprog, // Default: 500000
		int cfg_Tpl, // Default: 5000000
		int DEVICE_ID, // Default: 32'h0
		int ICAP_SUPPORT, // Default: "FALSE"
		int LOC, // Default: "UNPLACED"
		//Verilog Ports in definition order:
		NetFlow* BUSY, // OUTPUT
		NetFlow* CSOB, // OUTPUT
		NetFlow* DONE, // INOUT
		NetFlow* CCLK, // INPUT
		NetFlow* D, // INOUT
		NetFlow* CSIB, // INPUT
		NetFlow* INITB, // INOUT
		NetFlow* M, // INPUT
		NetFlow* PROGB, // INPUT
		NetFlow* RDWRB // INPUT
		){
	
	// Assign parameters and ports: 
	//Verilog Parameters:
		this->cfg_Tprog = cfg_Tprog; // Default: 500000
		this->cfg_Tpl = cfg_Tpl; // Default: 5000000
		this->DEVICE_ID = DEVICE_ID; // Default: 32'h0
		this->ICAP_SUPPORT = ICAP_SUPPORT; // Default: "FALSE"
		this->LOC = LOC; // Default: "UNPLACED"
	//Verilog Ports in definition order:
		this->BUSY = BUSY; // OUTPUT
		this->CSOB = CSOB; // OUTPUT
		this->DONE = DONE; // INOUT
		this->CCLK = CCLK; // INPUT
		this->D = D; // INOUT
		this->CSIB = CSIB; // INPUT
		this->INITB = INITB; // INOUT
		this->M = M; // INPUT
		this->PROGB = PROGB; // INPUT
		this->RDWRB = RDWRB; // INPUT
	
		register_wait_on_event_nets();
	
	}
	
	void register_wait_on_event_nets(){
	// TODO
	}
	void calculate(int time){
	// TODO
	}
};


class prim_class_X_RAMB36E1{
	//Verilog Parameters:
	int DOA_REG;
	int DOB_REG;
	int EN_ECC_READ;
	int EN_ECC_WRITE;
	int INITP_00;
	int INITP_01;
	int INITP_02;
	int INITP_03;
	int INITP_04;
	int INITP_05;
	int INITP_06;
	int INITP_07;
	int INITP_08;
	int INITP_09;
	int INITP_0A;
	int INITP_0B;
	int INITP_0C;
	int INITP_0D;
	int INITP_0E;
	int INITP_0F;
	int INIT_00;
	int INIT_01;
	int INIT_02;
	int INIT_03;
	int INIT_04;
	int INIT_05;
	int INIT_06;
	int INIT_07;
	int INIT_08;
	int INIT_09;
	int INIT_0A;
	int INIT_0B;
	int INIT_0C;
	int INIT_0D;
	int INIT_0E;
	int INIT_0F;
	int INIT_10;
	int INIT_11;
	int INIT_12;
	int INIT_13;
	int INIT_14;
	int INIT_15;
	int INIT_16;
	int INIT_17;
	int INIT_18;
	int INIT_19;
	int INIT_1A;
	int INIT_1B;
	int INIT_1C;
	int INIT_1D;
	int INIT_1E;
	int INIT_1F;
	int INIT_20;
	int INIT_21;
	int INIT_22;
	int INIT_23;
	int INIT_24;
	int INIT_25;
	int INIT_26;
	int INIT_27;
	int INIT_28;
	int INIT_29;
	int INIT_2A;
	int INIT_2B;
	int INIT_2C;
	int INIT_2D;
	int INIT_2E;
	int INIT_2F;
	int INIT_30;
	int INIT_31;
	int INIT_32;
	int INIT_33;
	int INIT_34;
	int INIT_35;
	int INIT_36;
	int INIT_37;
	int INIT_38;
	int INIT_39;
	int INIT_3A;
	int INIT_3B;
	int INIT_3C;
	int INIT_3D;
	int INIT_3E;
	int INIT_3F;
	int INIT_40;
	int INIT_41;
	int INIT_42;
	int INIT_43;
	int INIT_44;
	int INIT_45;
	int INIT_46;
	int INIT_47;
	int INIT_48;
	int INIT_49;
	int INIT_4A;
	int INIT_4B;
	int INIT_4C;
	int INIT_4D;
	int INIT_4E;
	int INIT_4F;
	int INIT_50;
	int INIT_51;
	int INIT_52;
	int INIT_53;
	int INIT_54;
	int INIT_55;
	int INIT_56;
	int INIT_57;
	int INIT_58;
	int INIT_59;
	int INIT_5A;
	int INIT_5B;
	int INIT_5C;
	int INIT_5D;
	int INIT_5E;
	int INIT_5F;
	int INIT_60;
	int INIT_61;
	int INIT_62;
	int INIT_63;
	int INIT_64;
	int INIT_65;
	int INIT_66;
	int INIT_67;
	int INIT_68;
	int INIT_69;
	int INIT_6A;
	int INIT_6B;
	int INIT_6C;
	int INIT_6D;
	int INIT_6E;
	int INIT_6F;
	int INIT_70;
	int INIT_71;
	int INIT_72;
	int INIT_73;
	int INIT_74;
	int INIT_75;
	int INIT_76;
	int INIT_77;
	int INIT_78;
	int INIT_79;
	int INIT_7A;
	int INIT_7B;
	int INIT_7C;
	int INIT_7D;
	int INIT_7E;
	int INIT_7F;
	int INIT_A;
	int INIT_B;
	int INIT_FILE;
	int LOC;
	int RAM_EXTENSION_A;
	int RAM_EXTENSION_B;
	int RAM_MODE;
	int RDADDR_COLLISION_HWCONFIG;
	int READ_WIDTH_A;
	int READ_WIDTH_B;
	int RSTREG_PRIORITY_A;
	int RSTREG_PRIORITY_B;
	int SIM_COLLISION_CHECK;
	int SIM_DEVICE;
	int SRVAL_A;
	int SRVAL_B;
	int WRITE_MODE_A;
	int WRITE_MODE_B;
	int WRITE_WIDTH_A;
	int WRITE_WIDTH_B;
	//Verilog Ports in definition order:
	NetFlow* CASCADEOUTA; // OUTPUT
	NetFlow* CASCADEOUTB; // OUTPUT
	NetFlow* DBITERR; // OUTPUT
	NetFlow* DOADO; // OUTPUT
	NetFlow* DOBDO; // OUTPUT
	NetFlow* DOPADOP; // OUTPUT
	NetFlow* DOPBDOP; // OUTPUT
	NetFlow* ECCPARITY; // OUTPUT
	NetFlow* RDADDRECC; // OUTPUT
	NetFlow* SBITERR; // OUTPUT
	NetFlow* ADDRARDADDR; // INPUT
	NetFlow* ADDRBWRADDR; // INPUT
	NetFlow* CASCADEINA; // INPUT
	NetFlow* CASCADEINB; // INPUT
	NetFlow* CLKARDCLK; // INPUT
	NetFlow* CLKBWRCLK; // INPUT
	NetFlow* DIADI; // INPUT
	NetFlow* DIBDI; // INPUT
	NetFlow* DIPADIP; // INPUT
	NetFlow* DIPBDIP; // INPUT
	NetFlow* ENARDEN; // INPUT
	NetFlow* ENBWREN; // INPUT
	NetFlow* INJECTDBITERR; // INPUT
	NetFlow* INJECTSBITERR; // INPUT
	NetFlow* REGCEAREGCE; // INPUT
	NetFlow* REGCEB; // INPUT
	NetFlow* RSTRAMARSTRAM; // INPUT
	NetFlow* RSTRAMB; // INPUT
	NetFlow* RSTREGARSTREG; // INPUT
	NetFlow* RSTREGB; // INPUT
	NetFlow* WEA; // INPUT
	NetFlow* WEBWE; // INPUT
	
	prim_class_X_RAMB36E1(
		//Verilog Parameters:
		int DOA_REG, // Default: 0
		int DOB_REG, // Default: 0
		int EN_ECC_READ, // Default: "FALSE"
		int EN_ECC_WRITE, // Default: "FALSE"
		int INITP_00, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INITP_01, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INITP_02, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INITP_03, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INITP_04, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INITP_05, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INITP_06, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INITP_07, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INITP_08, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INITP_09, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INITP_0A, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INITP_0B, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INITP_0C, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INITP_0D, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INITP_0E, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INITP_0F, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_00, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_01, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_02, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_03, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_04, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_05, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_06, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_07, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_08, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_09, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_0A, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_0B, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_0C, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_0D, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_0E, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_0F, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_10, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_11, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_12, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_13, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_14, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_15, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_16, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_17, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_18, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_19, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_1A, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_1B, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_1C, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_1D, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_1E, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_1F, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_20, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_21, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_22, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_23, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_24, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_25, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_26, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_27, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_28, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_29, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_2A, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_2B, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_2C, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_2D, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_2E, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_2F, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_30, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_31, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_32, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_33, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_34, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_35, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_36, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_37, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_38, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_39, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_3A, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_3B, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_3C, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_3D, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_3E, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_3F, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_40, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_41, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_42, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_43, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_44, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_45, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_46, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_47, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_48, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_49, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_4A, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_4B, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_4C, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_4D, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_4E, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_4F, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_50, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_51, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_52, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_53, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_54, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_55, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_56, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_57, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_58, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_59, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_5A, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_5B, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_5C, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_5D, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_5E, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_5F, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_60, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_61, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_62, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_63, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_64, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_65, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_66, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_67, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_68, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_69, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_6A, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_6B, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_6C, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_6D, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_6E, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_6F, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_70, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_71, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_72, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_73, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_74, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_75, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_76, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_77, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_78, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_79, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_7A, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_7B, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_7C, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_7D, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_7E, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_7F, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_A, // Default: 36'h0
		int INIT_B, // Default: 36'h0
		int INIT_FILE, // Default: "NONE"
		int LOC, // Default: "UNPLACED"
		int RAM_EXTENSION_A, // Default: "NONE"
		int RAM_EXTENSION_B, // Default: "NONE"
		int RAM_MODE, // Default: "TDP"
		int RDADDR_COLLISION_HWCONFIG, // Default: "DELAYED_WRITE"
		int READ_WIDTH_A, // Default: 0
		int READ_WIDTH_B, // Default: 0
		int RSTREG_PRIORITY_A, // Default: "RSTREG"
		int RSTREG_PRIORITY_B, // Default: "RSTREG"
		int SIM_COLLISION_CHECK, // Default: "ALL"
		int SIM_DEVICE, // Default: "VIRTEX6"
		int SRVAL_A, // Default: 36'h0
		int SRVAL_B, // Default: 36'h0
		int WRITE_MODE_A, // Default: "WRITE_FIRST"
		int WRITE_MODE_B, // Default: "WRITE_FIRST"
		int WRITE_WIDTH_A, // Default: 0
		int WRITE_WIDTH_B, // Default: 0
		//Verilog Ports in definition order:
		NetFlow* CASCADEOUTA, // OUTPUT
		NetFlow* CASCADEOUTB, // OUTPUT
		NetFlow* DBITERR, // OUTPUT
		NetFlow* DOADO, // OUTPUT
		NetFlow* DOBDO, // OUTPUT
		NetFlow* DOPADOP, // OUTPUT
		NetFlow* DOPBDOP, // OUTPUT
		NetFlow* ECCPARITY, // OUTPUT
		NetFlow* RDADDRECC, // OUTPUT
		NetFlow* SBITERR, // OUTPUT
		NetFlow* ADDRARDADDR, // INPUT
		NetFlow* ADDRBWRADDR, // INPUT
		NetFlow* CASCADEINA, // INPUT
		NetFlow* CASCADEINB, // INPUT
		NetFlow* CLKARDCLK, // INPUT
		NetFlow* CLKBWRCLK, // INPUT
		NetFlow* DIADI, // INPUT
		NetFlow* DIBDI, // INPUT
		NetFlow* DIPADIP, // INPUT
		NetFlow* DIPBDIP, // INPUT
		NetFlow* ENARDEN, // INPUT
		NetFlow* ENBWREN, // INPUT
		NetFlow* INJECTDBITERR, // INPUT
		NetFlow* INJECTSBITERR, // INPUT
		NetFlow* REGCEAREGCE, // INPUT
		NetFlow* REGCEB, // INPUT
		NetFlow* RSTRAMARSTRAM, // INPUT
		NetFlow* RSTRAMB, // INPUT
		NetFlow* RSTREGARSTREG, // INPUT
		NetFlow* RSTREGB, // INPUT
		NetFlow* WEA, // INPUT
		NetFlow* WEBWE // INPUT
		){
	
	// Assign parameters and ports: 
	//Verilog Parameters:
		this->DOA_REG = DOA_REG; // Default: 0
		this->DOB_REG = DOB_REG; // Default: 0
		this->EN_ECC_READ = EN_ECC_READ; // Default: "FALSE"
		this->EN_ECC_WRITE = EN_ECC_WRITE; // Default: "FALSE"
		this->INITP_00 = INITP_00; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INITP_01 = INITP_01; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INITP_02 = INITP_02; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INITP_03 = INITP_03; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INITP_04 = INITP_04; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INITP_05 = INITP_05; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INITP_06 = INITP_06; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INITP_07 = INITP_07; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INITP_08 = INITP_08; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INITP_09 = INITP_09; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INITP_0A = INITP_0A; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INITP_0B = INITP_0B; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INITP_0C = INITP_0C; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INITP_0D = INITP_0D; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INITP_0E = INITP_0E; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INITP_0F = INITP_0F; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_00 = INIT_00; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_01 = INIT_01; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_02 = INIT_02; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_03 = INIT_03; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_04 = INIT_04; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_05 = INIT_05; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_06 = INIT_06; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_07 = INIT_07; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_08 = INIT_08; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_09 = INIT_09; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_0A = INIT_0A; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_0B = INIT_0B; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_0C = INIT_0C; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_0D = INIT_0D; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_0E = INIT_0E; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_0F = INIT_0F; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_10 = INIT_10; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_11 = INIT_11; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_12 = INIT_12; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_13 = INIT_13; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_14 = INIT_14; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_15 = INIT_15; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_16 = INIT_16; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_17 = INIT_17; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_18 = INIT_18; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_19 = INIT_19; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_1A = INIT_1A; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_1B = INIT_1B; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_1C = INIT_1C; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_1D = INIT_1D; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_1E = INIT_1E; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_1F = INIT_1F; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_20 = INIT_20; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_21 = INIT_21; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_22 = INIT_22; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_23 = INIT_23; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_24 = INIT_24; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_25 = INIT_25; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_26 = INIT_26; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_27 = INIT_27; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_28 = INIT_28; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_29 = INIT_29; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_2A = INIT_2A; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_2B = INIT_2B; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_2C = INIT_2C; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_2D = INIT_2D; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_2E = INIT_2E; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_2F = INIT_2F; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_30 = INIT_30; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_31 = INIT_31; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_32 = INIT_32; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_33 = INIT_33; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_34 = INIT_34; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_35 = INIT_35; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_36 = INIT_36; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_37 = INIT_37; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_38 = INIT_38; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_39 = INIT_39; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_3A = INIT_3A; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_3B = INIT_3B; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_3C = INIT_3C; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_3D = INIT_3D; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_3E = INIT_3E; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_3F = INIT_3F; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_40 = INIT_40; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_41 = INIT_41; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_42 = INIT_42; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_43 = INIT_43; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_44 = INIT_44; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_45 = INIT_45; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_46 = INIT_46; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_47 = INIT_47; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_48 = INIT_48; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_49 = INIT_49; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_4A = INIT_4A; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_4B = INIT_4B; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_4C = INIT_4C; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_4D = INIT_4D; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_4E = INIT_4E; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_4F = INIT_4F; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_50 = INIT_50; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_51 = INIT_51; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_52 = INIT_52; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_53 = INIT_53; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_54 = INIT_54; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_55 = INIT_55; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_56 = INIT_56; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_57 = INIT_57; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_58 = INIT_58; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_59 = INIT_59; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_5A = INIT_5A; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_5B = INIT_5B; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_5C = INIT_5C; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_5D = INIT_5D; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_5E = INIT_5E; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_5F = INIT_5F; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_60 = INIT_60; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_61 = INIT_61; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_62 = INIT_62; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_63 = INIT_63; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_64 = INIT_64; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_65 = INIT_65; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_66 = INIT_66; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_67 = INIT_67; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_68 = INIT_68; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_69 = INIT_69; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_6A = INIT_6A; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_6B = INIT_6B; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_6C = INIT_6C; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_6D = INIT_6D; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_6E = INIT_6E; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_6F = INIT_6F; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_70 = INIT_70; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_71 = INIT_71; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_72 = INIT_72; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_73 = INIT_73; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_74 = INIT_74; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_75 = INIT_75; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_76 = INIT_76; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_77 = INIT_77; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_78 = INIT_78; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_79 = INIT_79; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_7A = INIT_7A; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_7B = INIT_7B; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_7C = INIT_7C; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_7D = INIT_7D; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_7E = INIT_7E; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_7F = INIT_7F; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_A = INIT_A; // Default: 36'h0
		this->INIT_B = INIT_B; // Default: 36'h0
		this->INIT_FILE = INIT_FILE; // Default: "NONE"
		this->LOC = LOC; // Default: "UNPLACED"
		this->RAM_EXTENSION_A = RAM_EXTENSION_A; // Default: "NONE"
		this->RAM_EXTENSION_B = RAM_EXTENSION_B; // Default: "NONE"
		this->RAM_MODE = RAM_MODE; // Default: "TDP"
		this->RDADDR_COLLISION_HWCONFIG = RDADDR_COLLISION_HWCONFIG; // Default: "DELAYED_WRITE"
		this->READ_WIDTH_A = READ_WIDTH_A; // Default: 0
		this->READ_WIDTH_B = READ_WIDTH_B; // Default: 0
		this->RSTREG_PRIORITY_A = RSTREG_PRIORITY_A; // Default: "RSTREG"
		this->RSTREG_PRIORITY_B = RSTREG_PRIORITY_B; // Default: "RSTREG"
		this->SIM_COLLISION_CHECK = SIM_COLLISION_CHECK; // Default: "ALL"
		this->SIM_DEVICE = SIM_DEVICE; // Default: "VIRTEX6"
		this->SRVAL_A = SRVAL_A; // Default: 36'h0
		this->SRVAL_B = SRVAL_B; // Default: 36'h0
		this->WRITE_MODE_A = WRITE_MODE_A; // Default: "WRITE_FIRST"
		this->WRITE_MODE_B = WRITE_MODE_B; // Default: "WRITE_FIRST"
		this->WRITE_WIDTH_A = WRITE_WIDTH_A; // Default: 0
		this->WRITE_WIDTH_B = WRITE_WIDTH_B; // Default: 0
	//Verilog Ports in definition order:
		this->CASCADEOUTA = CASCADEOUTA; // OUTPUT
		this->CASCADEOUTB = CASCADEOUTB; // OUTPUT
		this->DBITERR = DBITERR; // OUTPUT
		this->DOADO = DOADO; // OUTPUT
		this->DOBDO = DOBDO; // OUTPUT
		this->DOPADOP = DOPADOP; // OUTPUT
		this->DOPBDOP = DOPBDOP; // OUTPUT
		this->ECCPARITY = ECCPARITY; // OUTPUT
		this->RDADDRECC = RDADDRECC; // OUTPUT
		this->SBITERR = SBITERR; // OUTPUT
		this->ADDRARDADDR = ADDRARDADDR; // INPUT
		this->ADDRBWRADDR = ADDRBWRADDR; // INPUT
		this->CASCADEINA = CASCADEINA; // INPUT
		this->CASCADEINB = CASCADEINB; // INPUT
		this->CLKARDCLK = CLKARDCLK; // INPUT
		this->CLKBWRCLK = CLKBWRCLK; // INPUT
		this->DIADI = DIADI; // INPUT
		this->DIBDI = DIBDI; // INPUT
		this->DIPADIP = DIPADIP; // INPUT
		this->DIPBDIP = DIPBDIP; // INPUT
		this->ENARDEN = ENARDEN; // INPUT
		this->ENBWREN = ENBWREN; // INPUT
		this->INJECTDBITERR = INJECTDBITERR; // INPUT
		this->INJECTSBITERR = INJECTSBITERR; // INPUT
		this->REGCEAREGCE = REGCEAREGCE; // INPUT
		this->REGCEB = REGCEB; // INPUT
		this->RSTRAMARSTRAM = RSTRAMARSTRAM; // INPUT
		this->RSTRAMB = RSTRAMB; // INPUT
		this->RSTREGARSTREG = RSTREGARSTREG; // INPUT
		this->RSTREGB = RSTREGB; // INPUT
		this->WEA = WEA; // INPUT
		this->WEBWE = WEBWE; // INPUT
	
		register_wait_on_event_nets();
	
	}
	
	void register_wait_on_event_nets(){
	// TODO
	}
	void calculate(int time){
	// TODO
	}
};


class prim_class_X_RB36_INTERNAL_VLOG{
	//Verilog Parameters:
	int DOA_REG;
	int DOB_REG;
	int EN_ECC_READ;
	int EN_ECC_WRITE;
	int INIT_A;
	int INIT_B;
	int RAM_EXTENSION_A;
	int RAM_EXTENSION_B;
	int RAM_MODE;
	int RDADDR_COLLISION_HWCONFIG;
	int READ_WIDTH_A;
	int READ_WIDTH_B;
	int RSTREG_PRIORITY_A;
	int RSTREG_PRIORITY_B;
	int SETUP_ALL;
	int SETUP_READ_FIRST;
	int SIM_COLLISION_CHECK;
	int SIM_DEVICE;
	int SRVAL_A;
	int SRVAL_B;
	int WRITE_MODE_A;
	int WRITE_MODE_B;
	int WRITE_WIDTH_A;
	int WRITE_WIDTH_B;
	int INIT_FILE;
	int INIT_00;
	int INIT_01;
	int INIT_02;
	int INIT_03;
	int INIT_04;
	int INIT_05;
	int INIT_06;
	int INIT_07;
	int INIT_08;
	int INIT_09;
	int INIT_0A;
	int INIT_0B;
	int INIT_0C;
	int INIT_0D;
	int INIT_0E;
	int INIT_0F;
	int INIT_10;
	int INIT_11;
	int INIT_12;
	int INIT_13;
	int INIT_14;
	int INIT_15;
	int INIT_16;
	int INIT_17;
	int INIT_18;
	int INIT_19;
	int INIT_1A;
	int INIT_1B;
	int INIT_1C;
	int INIT_1D;
	int INIT_1E;
	int INIT_1F;
	int INIT_20;
	int INIT_21;
	int INIT_22;
	int INIT_23;
	int INIT_24;
	int INIT_25;
	int INIT_26;
	int INIT_27;
	int INIT_28;
	int INIT_29;
	int INIT_2A;
	int INIT_2B;
	int INIT_2C;
	int INIT_2D;
	int INIT_2E;
	int INIT_2F;
	int INIT_30;
	int INIT_31;
	int INIT_32;
	int INIT_33;
	int INIT_34;
	int INIT_35;
	int INIT_36;
	int INIT_37;
	int INIT_38;
	int INIT_39;
	int INIT_3A;
	int INIT_3B;
	int INIT_3C;
	int INIT_3D;
	int INIT_3E;
	int INIT_3F;
	int INIT_40;
	int INIT_41;
	int INIT_42;
	int INIT_43;
	int INIT_44;
	int INIT_45;
	int INIT_46;
	int INIT_47;
	int INIT_48;
	int INIT_49;
	int INIT_4A;
	int INIT_4B;
	int INIT_4C;
	int INIT_4D;
	int INIT_4E;
	int INIT_4F;
	int INIT_50;
	int INIT_51;
	int INIT_52;
	int INIT_53;
	int INIT_54;
	int INIT_55;
	int INIT_56;
	int INIT_57;
	int INIT_58;
	int INIT_59;
	int INIT_5A;
	int INIT_5B;
	int INIT_5C;
	int INIT_5D;
	int INIT_5E;
	int INIT_5F;
	int INIT_60;
	int INIT_61;
	int INIT_62;
	int INIT_63;
	int INIT_64;
	int INIT_65;
	int INIT_66;
	int INIT_67;
	int INIT_68;
	int INIT_69;
	int INIT_6A;
	int INIT_6B;
	int INIT_6C;
	int INIT_6D;
	int INIT_6E;
	int INIT_6F;
	int INIT_70;
	int INIT_71;
	int INIT_72;
	int INIT_73;
	int INIT_74;
	int INIT_75;
	int INIT_76;
	int INIT_77;
	int INIT_78;
	int INIT_79;
	int INIT_7A;
	int INIT_7B;
	int INIT_7C;
	int INIT_7D;
	int INIT_7E;
	int INIT_7F;
	int INITP_00;
	int INITP_01;
	int INITP_02;
	int INITP_03;
	int INITP_04;
	int INITP_05;
	int INITP_06;
	int INITP_07;
	int INITP_08;
	int INITP_09;
	int INITP_0A;
	int INITP_0B;
	int INITP_0C;
	int INITP_0D;
	int INITP_0E;
	int INITP_0F;
	int BRAM_SIZE;
	//Verilog Ports in definition order:
	NetFlow* CASCADEOUTA; // OUTPUT
	NetFlow* CASCADEOUTB; // OUTPUT
	NetFlow* DBITERR; // OUTPUT
	NetFlow* DOA; // OUTPUT
	NetFlow* DOB; // OUTPUT
	NetFlow* DOPA; // OUTPUT
	NetFlow* DOPB; // OUTPUT
	NetFlow* ECCPARITY; // OUTPUT
	NetFlow* RDADDRECC; // OUTPUT
	NetFlow* SBITERR; // OUTPUT
	NetFlow* ADDRA; // INPUT
	NetFlow* ADDRB; // INPUT
	NetFlow* CASCADEINA; // INPUT
	NetFlow* CASCADEINB; // INPUT
	NetFlow* CLKA; // INPUT
	NetFlow* CLKB; // INPUT
	NetFlow* DIA; // INPUT
	NetFlow* DIB; // INPUT
	NetFlow* DIPA; // INPUT
	NetFlow* DIPB; // INPUT
	NetFlow* ENA; // INPUT
	NetFlow* ENB; // INPUT
	NetFlow* GSR; // INPUT
	NetFlow* INJECTDBITERR; // INPUT
	NetFlow* INJECTSBITERR; // INPUT
	NetFlow* REGCEA; // INPUT
	NetFlow* REGCEB; // INPUT
	NetFlow* RSTRAMA; // INPUT
	NetFlow* RSTRAMB; // INPUT
	NetFlow* RSTREGA; // INPUT
	NetFlow* RSTREGB; // INPUT
	NetFlow* WEA; // INPUT
	NetFlow* WEB; // INPUT
	
	prim_class_X_RB36_INTERNAL_VLOG(
		//Verilog Parameters:
		int DOA_REG, // Default: 0
		int DOB_REG, // Default: 0
		int EN_ECC_READ, // Default: "FALSE"
		int EN_ECC_WRITE, // Default: "FALSE"
		int INIT_A, // Default: 72'h0
		int INIT_B, // Default: 72'h0
		int RAM_EXTENSION_A, // Default: "NONE"
		int RAM_EXTENSION_B, // Default: "NONE"
		int RAM_MODE, // Default: "TDP"
		int RDADDR_COLLISION_HWCONFIG, // Default: "DELAYED_WRITE"
		int READ_WIDTH_A, // Default: 0
		int READ_WIDTH_B, // Default: 0
		int RSTREG_PRIORITY_A, // Default: "RSTREG"
		int RSTREG_PRIORITY_B, // Default: "RSTREG"
		int SETUP_ALL, // Default: 1000
		int SETUP_READ_FIRST, // Default: 3000
		int SIM_COLLISION_CHECK, // Default: "ALL"
		int SIM_DEVICE, // Default: "VIRTEX6"
		int SRVAL_A, // Default: 72'h0
		int SRVAL_B, // Default: 72'h0
		int WRITE_MODE_A, // Default: "WRITE_FIRST"
		int WRITE_MODE_B, // Default: "WRITE_FIRST"
		int WRITE_WIDTH_A, // Default: 0
		int WRITE_WIDTH_B, // Default: 0
		int INIT_FILE, // Default: "NONE"
		int INIT_00, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_01, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_02, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_03, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_04, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_05, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_06, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_07, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_08, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_09, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_0A, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_0B, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_0C, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_0D, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_0E, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_0F, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_10, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_11, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_12, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_13, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_14, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_15, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_16, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_17, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_18, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_19, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_1A, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_1B, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_1C, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_1D, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_1E, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_1F, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_20, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_21, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_22, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_23, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_24, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_25, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_26, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_27, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_28, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_29, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_2A, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_2B, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_2C, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_2D, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_2E, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_2F, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_30, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_31, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_32, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_33, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_34, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_35, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_36, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_37, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_38, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_39, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_3A, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_3B, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_3C, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_3D, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_3E, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_3F, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_40, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_41, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_42, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_43, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_44, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_45, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_46, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_47, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_48, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_49, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_4A, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_4B, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_4C, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_4D, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_4E, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_4F, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_50, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_51, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_52, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_53, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_54, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_55, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_56, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_57, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_58, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_59, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_5A, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_5B, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_5C, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_5D, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_5E, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_5F, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_60, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_61, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_62, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_63, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_64, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_65, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_66, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_67, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_68, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_69, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_6A, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_6B, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_6C, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_6D, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_6E, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_6F, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_70, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_71, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_72, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_73, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_74, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_75, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_76, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_77, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_78, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_79, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_7A, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_7B, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_7C, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_7D, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_7E, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INIT_7F, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INITP_00, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INITP_01, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INITP_02, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INITP_03, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INITP_04, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INITP_05, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INITP_06, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INITP_07, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INITP_08, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INITP_09, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INITP_0A, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INITP_0B, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INITP_0C, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INITP_0D, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INITP_0E, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int INITP_0F, // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		int BRAM_SIZE, // Default: 36
		//Verilog Ports in definition order:
		NetFlow* CASCADEOUTA, // OUTPUT
		NetFlow* CASCADEOUTB, // OUTPUT
		NetFlow* DBITERR, // OUTPUT
		NetFlow* DOA, // OUTPUT
		NetFlow* DOB, // OUTPUT
		NetFlow* DOPA, // OUTPUT
		NetFlow* DOPB, // OUTPUT
		NetFlow* ECCPARITY, // OUTPUT
		NetFlow* RDADDRECC, // OUTPUT
		NetFlow* SBITERR, // OUTPUT
		NetFlow* ADDRA, // INPUT
		NetFlow* ADDRB, // INPUT
		NetFlow* CASCADEINA, // INPUT
		NetFlow* CASCADEINB, // INPUT
		NetFlow* CLKA, // INPUT
		NetFlow* CLKB, // INPUT
		NetFlow* DIA, // INPUT
		NetFlow* DIB, // INPUT
		NetFlow* DIPA, // INPUT
		NetFlow* DIPB, // INPUT
		NetFlow* ENA, // INPUT
		NetFlow* ENB, // INPUT
		NetFlow* GSR, // INPUT
		NetFlow* INJECTDBITERR, // INPUT
		NetFlow* INJECTSBITERR, // INPUT
		NetFlow* REGCEA, // INPUT
		NetFlow* REGCEB, // INPUT
		NetFlow* RSTRAMA, // INPUT
		NetFlow* RSTRAMB, // INPUT
		NetFlow* RSTREGA, // INPUT
		NetFlow* RSTREGB, // INPUT
		NetFlow* WEA, // INPUT
		NetFlow* WEB // INPUT
		){
	
	// Assign parameters and ports: 
	//Verilog Parameters:
		this->DOA_REG = DOA_REG; // Default: 0
		this->DOB_REG = DOB_REG; // Default: 0
		this->EN_ECC_READ = EN_ECC_READ; // Default: "FALSE"
		this->EN_ECC_WRITE = EN_ECC_WRITE; // Default: "FALSE"
		this->INIT_A = INIT_A; // Default: 72'h0
		this->INIT_B = INIT_B; // Default: 72'h0
		this->RAM_EXTENSION_A = RAM_EXTENSION_A; // Default: "NONE"
		this->RAM_EXTENSION_B = RAM_EXTENSION_B; // Default: "NONE"
		this->RAM_MODE = RAM_MODE; // Default: "TDP"
		this->RDADDR_COLLISION_HWCONFIG = RDADDR_COLLISION_HWCONFIG; // Default: "DELAYED_WRITE"
		this->READ_WIDTH_A = READ_WIDTH_A; // Default: 0
		this->READ_WIDTH_B = READ_WIDTH_B; // Default: 0
		this->RSTREG_PRIORITY_A = RSTREG_PRIORITY_A; // Default: "RSTREG"
		this->RSTREG_PRIORITY_B = RSTREG_PRIORITY_B; // Default: "RSTREG"
		this->SETUP_ALL = SETUP_ALL; // Default: 1000
		this->SETUP_READ_FIRST = SETUP_READ_FIRST; // Default: 3000
		this->SIM_COLLISION_CHECK = SIM_COLLISION_CHECK; // Default: "ALL"
		this->SIM_DEVICE = SIM_DEVICE; // Default: "VIRTEX6"
		this->SRVAL_A = SRVAL_A; // Default: 72'h0
		this->SRVAL_B = SRVAL_B; // Default: 72'h0
		this->WRITE_MODE_A = WRITE_MODE_A; // Default: "WRITE_FIRST"
		this->WRITE_MODE_B = WRITE_MODE_B; // Default: "WRITE_FIRST"
		this->WRITE_WIDTH_A = WRITE_WIDTH_A; // Default: 0
		this->WRITE_WIDTH_B = WRITE_WIDTH_B; // Default: 0
		this->INIT_FILE = INIT_FILE; // Default: "NONE"
		this->INIT_00 = INIT_00; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_01 = INIT_01; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_02 = INIT_02; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_03 = INIT_03; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_04 = INIT_04; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_05 = INIT_05; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_06 = INIT_06; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_07 = INIT_07; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_08 = INIT_08; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_09 = INIT_09; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_0A = INIT_0A; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_0B = INIT_0B; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_0C = INIT_0C; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_0D = INIT_0D; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_0E = INIT_0E; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_0F = INIT_0F; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_10 = INIT_10; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_11 = INIT_11; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_12 = INIT_12; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_13 = INIT_13; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_14 = INIT_14; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_15 = INIT_15; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_16 = INIT_16; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_17 = INIT_17; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_18 = INIT_18; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_19 = INIT_19; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_1A = INIT_1A; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_1B = INIT_1B; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_1C = INIT_1C; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_1D = INIT_1D; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_1E = INIT_1E; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_1F = INIT_1F; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_20 = INIT_20; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_21 = INIT_21; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_22 = INIT_22; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_23 = INIT_23; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_24 = INIT_24; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_25 = INIT_25; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_26 = INIT_26; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_27 = INIT_27; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_28 = INIT_28; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_29 = INIT_29; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_2A = INIT_2A; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_2B = INIT_2B; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_2C = INIT_2C; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_2D = INIT_2D; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_2E = INIT_2E; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_2F = INIT_2F; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_30 = INIT_30; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_31 = INIT_31; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_32 = INIT_32; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_33 = INIT_33; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_34 = INIT_34; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_35 = INIT_35; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_36 = INIT_36; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_37 = INIT_37; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_38 = INIT_38; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_39 = INIT_39; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_3A = INIT_3A; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_3B = INIT_3B; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_3C = INIT_3C; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_3D = INIT_3D; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_3E = INIT_3E; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_3F = INIT_3F; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_40 = INIT_40; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_41 = INIT_41; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_42 = INIT_42; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_43 = INIT_43; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_44 = INIT_44; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_45 = INIT_45; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_46 = INIT_46; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_47 = INIT_47; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_48 = INIT_48; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_49 = INIT_49; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_4A = INIT_4A; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_4B = INIT_4B; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_4C = INIT_4C; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_4D = INIT_4D; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_4E = INIT_4E; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_4F = INIT_4F; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_50 = INIT_50; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_51 = INIT_51; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_52 = INIT_52; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_53 = INIT_53; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_54 = INIT_54; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_55 = INIT_55; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_56 = INIT_56; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_57 = INIT_57; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_58 = INIT_58; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_59 = INIT_59; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_5A = INIT_5A; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_5B = INIT_5B; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_5C = INIT_5C; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_5D = INIT_5D; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_5E = INIT_5E; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_5F = INIT_5F; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_60 = INIT_60; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_61 = INIT_61; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_62 = INIT_62; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_63 = INIT_63; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_64 = INIT_64; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_65 = INIT_65; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_66 = INIT_66; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_67 = INIT_67; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_68 = INIT_68; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_69 = INIT_69; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_6A = INIT_6A; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_6B = INIT_6B; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_6C = INIT_6C; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_6D = INIT_6D; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_6E = INIT_6E; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_6F = INIT_6F; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_70 = INIT_70; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_71 = INIT_71; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_72 = INIT_72; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_73 = INIT_73; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_74 = INIT_74; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_75 = INIT_75; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_76 = INIT_76; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_77 = INIT_77; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_78 = INIT_78; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_79 = INIT_79; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_7A = INIT_7A; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_7B = INIT_7B; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_7C = INIT_7C; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_7D = INIT_7D; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_7E = INIT_7E; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INIT_7F = INIT_7F; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INITP_00 = INITP_00; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INITP_01 = INITP_01; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INITP_02 = INITP_02; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INITP_03 = INITP_03; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INITP_04 = INITP_04; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INITP_05 = INITP_05; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INITP_06 = INITP_06; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INITP_07 = INITP_07; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INITP_08 = INITP_08; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INITP_09 = INITP_09; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INITP_0A = INITP_0A; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INITP_0B = INITP_0B; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INITP_0C = INITP_0C; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INITP_0D = INITP_0D; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INITP_0E = INITP_0E; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->INITP_0F = INITP_0F; // Default: 256'h0000000000000000000000000000000000000000000000000000000000000000
		this->BRAM_SIZE = BRAM_SIZE; // Default: 36
	//Verilog Ports in definition order:
		this->CASCADEOUTA = CASCADEOUTA; // OUTPUT
		this->CASCADEOUTB = CASCADEOUTB; // OUTPUT
		this->DBITERR = DBITERR; // OUTPUT
		this->DOA = DOA; // OUTPUT
		this->DOB = DOB; // OUTPUT
		this->DOPA = DOPA; // OUTPUT
		this->DOPB = DOPB; // OUTPUT
		this->ECCPARITY = ECCPARITY; // OUTPUT
		this->RDADDRECC = RDADDRECC; // OUTPUT
		this->SBITERR = SBITERR; // OUTPUT
		this->ADDRA = ADDRA; // INPUT
		this->ADDRB = ADDRB; // INPUT
		this->CASCADEINA = CASCADEINA; // INPUT
		this->CASCADEINB = CASCADEINB; // INPUT
		this->CLKA = CLKA; // INPUT
		this->CLKB = CLKB; // INPUT
		this->DIA = DIA; // INPUT
		this->DIB = DIB; // INPUT
		this->DIPA = DIPA; // INPUT
		this->DIPB = DIPB; // INPUT
		this->ENA = ENA; // INPUT
		this->ENB = ENB; // INPUT
		this->GSR = GSR; // INPUT
		this->INJECTDBITERR = INJECTDBITERR; // INPUT
		this->INJECTSBITERR = INJECTSBITERR; // INPUT
		this->REGCEA = REGCEA; // INPUT
		this->REGCEB = REGCEB; // INPUT
		this->RSTRAMA = RSTRAMA; // INPUT
		this->RSTRAMB = RSTRAMB; // INPUT
		this->RSTREGA = RSTREGA; // INPUT
		this->RSTREGB = RSTREGB; // INPUT
		this->WEA = WEA; // INPUT
		this->WEB = WEB; // INPUT
	
		register_wait_on_event_nets();
	
	}
	
	void register_wait_on_event_nets(){
	// TODO
	}
	void calculate(int time){
	// TODO
	}
};


class prim_class_X_SIM_CONFIGE2{
	//Verilog Parameters:
	int DEVICE_ID;
	int ICAP_SUPPORT;
	int ICAP_WIDTH;
	int LOC;
	//Verilog Ports in definition order:
	NetFlow* CSOB; // OUTPUT
	NetFlow* DONE; // INOUT
	NetFlow* CCLK; // INPUT
	NetFlow* CSB; // INPUT
	NetFlow* D; // INOUT
	NetFlow* INITB; // INOUT
	NetFlow* M; // INPUT
	NetFlow* PROGB; // INPUT
	NetFlow* RDWRB; // INPUT
	
	prim_class_X_SIM_CONFIGE2(
		//Verilog Parameters:
		int DEVICE_ID, // Default: 32'h0
		int ICAP_SUPPORT, // Default: "FALSE"
		int ICAP_WIDTH, // Default: "X8"
		int LOC, // Default: "UNPLACED"
		//Verilog Ports in definition order:
		NetFlow* CSOB, // OUTPUT
		NetFlow* DONE, // INOUT
		NetFlow* CCLK, // INPUT
		NetFlow* CSB, // INPUT
		NetFlow* D, // INOUT
		NetFlow* INITB, // INOUT
		NetFlow* M, // INPUT
		NetFlow* PROGB, // INPUT
		NetFlow* RDWRB // INPUT
		){
	
	// Assign parameters and ports: 
	//Verilog Parameters:
		this->DEVICE_ID = DEVICE_ID; // Default: 32'h0
		this->ICAP_SUPPORT = ICAP_SUPPORT; // Default: "FALSE"
		this->ICAP_WIDTH = ICAP_WIDTH; // Default: "X8"
		this->LOC = LOC; // Default: "UNPLACED"
	//Verilog Ports in definition order:
		this->CSOB = CSOB; // OUTPUT
		this->DONE = DONE; // INOUT
		this->CCLK = CCLK; // INPUT
		this->CSB = CSB; // INPUT
		this->D = D; // INOUT
		this->INITB = INITB; // INOUT
		this->M = M; // INPUT
		this->PROGB = PROGB; // INPUT
		this->RDWRB = RDWRB; // INPUT
	
		register_wait_on_event_nets();
	
	}
	
	void register_wait_on_event_nets(){
	// TODO
	}
	void calculate(int time){
	// TODO
	}
};


class prim_class_X_SPI_ACCESS{
	//Verilog Parameters:
	int SIM_DELAY_TYPE;
	int SIM_DEVICE;
	int SIM_FACTORY_ID;
	int SIM_USER_ID;
	int SIM_MEM_FILE;
	int LOC;
	//Verilog Ports in definition order:
	NetFlow* MISO; // OUTPUT
	NetFlow* CLK; // INPUT
	NetFlow* CSB; // INPUT
	NetFlow* MOSI; // INPUT
	
	prim_class_X_SPI_ACCESS(
		//Verilog Parameters:
		int SIM_DELAY_TYPE, // Default: "SCALED"
		int SIM_DEVICE, // Default: "3S1400AN"
		int SIM_FACTORY_ID, // Default: 512'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
		int SIM_USER_ID, // Default: 512'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF
		int SIM_MEM_FILE, // Default: "NONE"
		int LOC, // Default: "UNPLACED"
		//Verilog Ports in definition order:
		NetFlow* MISO, // OUTPUT
		NetFlow* CLK, // INPUT
		NetFlow* CSB, // INPUT
		NetFlow* MOSI // INPUT
		){
	
	// Assign parameters and ports: 
	//Verilog Parameters:
		this->SIM_DELAY_TYPE = SIM_DELAY_TYPE; // Default: "SCALED"
		this->SIM_DEVICE = SIM_DEVICE; // Default: "3S1400AN"
		this->SIM_FACTORY_ID = SIM_FACTORY_ID; // Default: 512'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
		this->SIM_USER_ID = SIM_USER_ID; // Default: 512'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF
		this->SIM_MEM_FILE = SIM_MEM_FILE; // Default: "NONE"
		this->LOC = LOC; // Default: "UNPLACED"
	//Verilog Ports in definition order:
		this->MISO = MISO; // OUTPUT
		this->CLK = CLK; // INPUT
		this->CSB = CSB; // INPUT
		this->MOSI = MOSI; // INPUT
	
		register_wait_on_event_nets();
	
	}
	
	void register_wait_on_event_nets(){
	// TODO
	}
	void calculate(int time){
	// TODO
	}
};


class prim_class_X_SRL16E{
	//Verilog Parameters:
	int INIT;
	int LOC;
	//Verilog Ports in definition order:
	NetFlow* Q; // OUTPUT
	NetFlow* A0; // INPUT
	NetFlow* A1; // INPUT
	NetFlow* A2; // INPUT
	NetFlow* A3; // INPUT
	NetFlow* CE; // INPUT
	NetFlow* CLK; // INPUT
	NetFlow* D; // INPUT
	
	prim_class_X_SRL16E(
		//Verilog Parameters:
		int INIT, // Default: 16'h0000
		int LOC, // Default: "UNPLACED"
		//Verilog Ports in definition order:
		NetFlow* Q, // OUTPUT
		NetFlow* A0, // INPUT
		NetFlow* A1, // INPUT
		NetFlow* A2, // INPUT
		NetFlow* A3, // INPUT
		NetFlow* CE, // INPUT
		NetFlow* CLK, // INPUT
		NetFlow* D // INPUT
		){
	
	// Assign parameters and ports: 
	//Verilog Parameters:
		this->INIT = INIT; // Default: 16'h0000
		this->LOC = LOC; // Default: "UNPLACED"
	//Verilog Ports in definition order:
		this->Q = Q; // OUTPUT
		this->A0 = A0; // INPUT
		this->A1 = A1; // INPUT
		this->A2 = A2; // INPUT
		this->A3 = A3; // INPUT
		this->CE = CE; // INPUT
		this->CLK = CLK; // INPUT
		this->D = D; // INPUT
	
		register_wait_on_event_nets();
	
	}
	
	void register_wait_on_event_nets(){
	// TODO
	}
	void calculate(int time){
	// TODO
	}
};


class prim_class_X_SRLC16E{
	//Verilog Parameters:
	int INIT;
	int LOC;
	//Verilog Ports in definition order:
	NetFlow* Q; // OUTPUT
	NetFlow* Q15; // OUTPUT
	NetFlow* A0; // INPUT
	NetFlow* A1; // INPUT
	NetFlow* A2; // INPUT
	NetFlow* A3; // INPUT
	NetFlow* CE; // INPUT
	NetFlow* CLK; // INPUT
	NetFlow* D; // INPUT
	
	prim_class_X_SRLC16E(
		//Verilog Parameters:
		int INIT, // Default: 16'h0000
		int LOC, // Default: "UNPLACED"
		//Verilog Ports in definition order:
		NetFlow* Q, // OUTPUT
		NetFlow* Q15, // OUTPUT
		NetFlow* A0, // INPUT
		NetFlow* A1, // INPUT
		NetFlow* A2, // INPUT
		NetFlow* A3, // INPUT
		NetFlow* CE, // INPUT
		NetFlow* CLK, // INPUT
		NetFlow* D // INPUT
		){
	
	// Assign parameters and ports: 
	//Verilog Parameters:
		this->INIT = INIT; // Default: 16'h0000
		this->LOC = LOC; // Default: "UNPLACED"
	//Verilog Ports in definition order:
		this->Q = Q; // OUTPUT
		this->Q15 = Q15; // OUTPUT
		this->A0 = A0; // INPUT
		this->A1 = A1; // INPUT
		this->A2 = A2; // INPUT
		this->A3 = A3; // INPUT
		this->CE = CE; // INPUT
		this->CLK = CLK; // INPUT
		this->D = D; // INPUT
	
		register_wait_on_event_nets();
	
	}
	
	void register_wait_on_event_nets(){
	// TODO
	}
	void calculate(int time){
	// TODO
	}
};


class prim_class_X_SRLC32E{
	//Verilog Parameters:
	int INIT;
	int LOC;
	//Verilog Ports in definition order:
	NetFlow* Q; // OUTPUT
	NetFlow* Q31; // OUTPUT
	NetFlow* A; // INPUT
	NetFlow* CE; // INPUT
	NetFlow* CLK; // INPUT
	NetFlow* D; // INPUT
	
	prim_class_X_SRLC32E(
		//Verilog Parameters:
		int INIT, // Default: 32'h00000000
		int LOC, // Default: "UNPLACED"
		//Verilog Ports in definition order:
		NetFlow* Q, // OUTPUT
		NetFlow* Q31, // OUTPUT
		NetFlow* A, // INPUT
		NetFlow* CE, // INPUT
		NetFlow* CLK, // INPUT
		NetFlow* D // INPUT
		){
	
	// Assign parameters and ports: 
	//Verilog Parameters:
		this->INIT = INIT; // Default: 32'h00000000
		this->LOC = LOC; // Default: "UNPLACED"
	//Verilog Ports in definition order:
		this->Q = Q; // OUTPUT
		this->Q31 = Q31; // OUTPUT
		this->A = A; // INPUT
		this->CE = CE; // INPUT
		this->CLK = CLK; // INPUT
		this->D = D; // INPUT
	
		register_wait_on_event_nets();
	
	}
	
	void register_wait_on_event_nets(){
	// TODO
	}
	void calculate(int time){
	// TODO
	}
};


class prim_class_X_STARTUPE2{
	//Verilog Parameters:
	int LOC;
	int PROG_USR;
	int SIM_CCLK_FREQ;
	//Verilog Ports in definition order:
	NetFlow* CFGCLK; // OUTPUT
	NetFlow* CFGMCLK; // OUTPUT
	NetFlow* EOS; // OUTPUT
	NetFlow* PREQ; // OUTPUT
	NetFlow* CLK; // INPUT
	NetFlow* GSR; // INPUT
	NetFlow* GTS; // INPUT
	NetFlow* KEYCLEARB; // INPUT
	NetFlow* PACK; // INPUT
	NetFlow* USRCCLKO; // INPUT
	NetFlow* USRCCLKTS; // INPUT
	NetFlow* USRDONEO; // INPUT
	NetFlow* USRDONETS; // INPUT
	
	prim_class_X_STARTUPE2(
		//Verilog Parameters:
		int LOC, // Default: "UNPLACED"
		int PROG_USR, // Default: "FALSE"
		int SIM_CCLK_FREQ, // Default: 0.0
		//Verilog Ports in definition order:
		NetFlow* CFGCLK, // OUTPUT
		NetFlow* CFGMCLK, // OUTPUT
		NetFlow* EOS, // OUTPUT
		NetFlow* PREQ, // OUTPUT
		NetFlow* CLK, // INPUT
		NetFlow* GSR, // INPUT
		NetFlow* GTS, // INPUT
		NetFlow* KEYCLEARB, // INPUT
		NetFlow* PACK, // INPUT
		NetFlow* USRCCLKO, // INPUT
		NetFlow* USRCCLKTS, // INPUT
		NetFlow* USRDONEO, // INPUT
		NetFlow* USRDONETS // INPUT
		){
	
	// Assign parameters and ports: 
	//Verilog Parameters:
		this->LOC = LOC; // Default: "UNPLACED"
		this->PROG_USR = PROG_USR; // Default: "FALSE"
		this->SIM_CCLK_FREQ = SIM_CCLK_FREQ; // Default: 0.0
	//Verilog Ports in definition order:
		this->CFGCLK = CFGCLK; // OUTPUT
		this->CFGMCLK = CFGMCLK; // OUTPUT
		this->EOS = EOS; // OUTPUT
		this->PREQ = PREQ; // OUTPUT
		this->CLK = CLK; // INPUT
		this->GSR = GSR; // INPUT
		this->GTS = GTS; // INPUT
		this->KEYCLEARB = KEYCLEARB; // INPUT
		this->PACK = PACK; // INPUT
		this->USRCCLKO = USRCCLKO; // INPUT
		this->USRCCLKTS = USRCCLKTS; // INPUT
		this->USRDONEO = USRDONEO; // INPUT
		this->USRDONETS = USRDONETS; // INPUT
	
		register_wait_on_event_nets();
	
	}
	
	void register_wait_on_event_nets(){
	// TODO
	}
	void calculate(int time){
	// TODO
	}
};


class prim_class_X_STARTUP_FPGACORE{
	//Verilog Parameters:
	//Verilog Ports in definition order:
	NetFlow* CLK; // INPUT
	NetFlow* GSR; // INPUT
	
	prim_class_X_STARTUP_FPGACORE(
		//Verilog Parameters:
		//Verilog Ports in definition order:
		NetFlow* CLK, // INPUT
		NetFlow* GSR // INPUT
		){
	
	// Assign parameters and ports: 
	//Verilog Parameters:
	//Verilog Ports in definition order:
		this->CLK = CLK; // INPUT
		this->GSR = GSR; // INPUT
	
		register_wait_on_event_nets();
	
	}
	
	void register_wait_on_event_nets(){
	// TODO
	}
	void calculate(int time){
	// TODO
	}
};


class prim_class_X_STARTUP_SPARTAN3{
	//Verilog Parameters:
	//Verilog Ports in definition order:
	NetFlow* CLK; // INPUT
	NetFlow* GSR; // INPUT
	NetFlow* GTS; // INPUT
	
	prim_class_X_STARTUP_SPARTAN3(
		//Verilog Parameters:
		//Verilog Ports in definition order:
		NetFlow* CLK, // INPUT
		NetFlow* GSR, // INPUT
		NetFlow* GTS // INPUT
		){
	
	// Assign parameters and ports: 
	//Verilog Parameters:
	//Verilog Ports in definition order:
		this->CLK = CLK; // INPUT
		this->GSR = GSR; // INPUT
		this->GTS = GTS; // INPUT
	
		register_wait_on_event_nets();
	
	}
	
	void register_wait_on_event_nets(){
	// TODO
	}
	void calculate(int time){
	// TODO
	}
};


class prim_class_X_STARTUP_SPARTAN3A{
	//Verilog Parameters:
	//Verilog Ports in definition order:
	NetFlow* CLK; // INPUT
	NetFlow* GSR; // INPUT
	NetFlow* GTS; // INPUT
	
	prim_class_X_STARTUP_SPARTAN3A(
		//Verilog Parameters:
		//Verilog Ports in definition order:
		NetFlow* CLK, // INPUT
		NetFlow* GSR, // INPUT
		NetFlow* GTS // INPUT
		){
	
	// Assign parameters and ports: 
	//Verilog Parameters:
	//Verilog Ports in definition order:
		this->CLK = CLK; // INPUT
		this->GSR = GSR; // INPUT
		this->GTS = GTS; // INPUT
	
		register_wait_on_event_nets();
	
	}
	
	void register_wait_on_event_nets(){
	// TODO
	}
	void calculate(int time){
	// TODO
	}
};


class prim_class_X_STARTUP_SPARTAN3E{
	//Verilog Parameters:
	//Verilog Ports in definition order:
	NetFlow* CLK; // INPUT
	NetFlow* GSR; // INPUT
	NetFlow* GTS; // INPUT
	NetFlow* MBT; // INPUT
	
	prim_class_X_STARTUP_SPARTAN3E(
		//Verilog Parameters:
		//Verilog Ports in definition order:
		NetFlow* CLK, // INPUT
		NetFlow* GSR, // INPUT
		NetFlow* GTS, // INPUT
		NetFlow* MBT // INPUT
		){
	
	// Assign parameters and ports: 
	//Verilog Parameters:
	//Verilog Ports in definition order:
		this->CLK = CLK; // INPUT
		this->GSR = GSR; // INPUT
		this->GTS = GTS; // INPUT
		this->MBT = MBT; // INPUT
	
		register_wait_on_event_nets();
	
	}
	
	void register_wait_on_event_nets(){
	// TODO
	}
	void calculate(int time){
	// TODO
	}
};


class prim_class_X_STARTUP_SPARTAN6{
	//Verilog Parameters:
	int LOC;
	//Verilog Ports in definition order:
	NetFlow* CFGCLK; // OUTPUT
	NetFlow* CFGMCLK; // OUTPUT
	NetFlow* EOS; // OUTPUT
	NetFlow* CLK; // INPUT
	NetFlow* GSR; // INPUT
	NetFlow* GTS; // INPUT
	NetFlow* KEYCLEARB; // INPUT
	
	prim_class_X_STARTUP_SPARTAN6(
		//Verilog Parameters:
		int LOC, // Default: "UNPLACED"
		//Verilog Ports in definition order:
		NetFlow* CFGCLK, // OUTPUT
		NetFlow* CFGMCLK, // OUTPUT
		NetFlow* EOS, // OUTPUT
		NetFlow* CLK, // INPUT
		NetFlow* GSR, // INPUT
		NetFlow* GTS, // INPUT
		NetFlow* KEYCLEARB // INPUT
		){
	
	// Assign parameters and ports: 
	//Verilog Parameters:
		this->LOC = LOC; // Default: "UNPLACED"
	//Verilog Ports in definition order:
		this->CFGCLK = CFGCLK; // OUTPUT
		this->CFGMCLK = CFGMCLK; // OUTPUT
		this->EOS = EOS; // OUTPUT
		this->CLK = CLK; // INPUT
		this->GSR = GSR; // INPUT
		this->GTS = GTS; // INPUT
		this->KEYCLEARB = KEYCLEARB; // INPUT
	
		register_wait_on_event_nets();
	
	}
	
	void register_wait_on_event_nets(){
	// TODO
	}
	void calculate(int time){
	// TODO
	}
};


class prim_class_X_STARTUP_VIRTEX4{
	//Verilog Parameters:
	//Verilog Ports in definition order:
	NetFlow* EOS; // OUTPUT
	NetFlow* CLK; // INPUT
	NetFlow* GSR; // INPUT
	NetFlow* GTS; // INPUT
	NetFlow* USRCCLKO; // INPUT
	NetFlow* USRCCLKTS; // INPUT
	NetFlow* USRDONEO; // INPUT
	NetFlow* USRDONETS; // INPUT
	
	prim_class_X_STARTUP_VIRTEX4(
		//Verilog Parameters:
		//Verilog Ports in definition order:
		NetFlow* EOS, // OUTPUT
		NetFlow* CLK, // INPUT
		NetFlow* GSR, // INPUT
		NetFlow* GTS, // INPUT
		NetFlow* USRCCLKO, // INPUT
		NetFlow* USRCCLKTS, // INPUT
		NetFlow* USRDONEO, // INPUT
		NetFlow* USRDONETS // INPUT
		){
	
	// Assign parameters and ports: 
	//Verilog Parameters:
	//Verilog Ports in definition order:
		this->EOS = EOS; // OUTPUT
		this->CLK = CLK; // INPUT
		this->GSR = GSR; // INPUT
		this->GTS = GTS; // INPUT
		this->USRCCLKO = USRCCLKO; // INPUT
		this->USRCCLKTS = USRCCLKTS; // INPUT
		this->USRDONEO = USRDONEO; // INPUT
		this->USRDONETS = USRDONETS; // INPUT
	
		register_wait_on_event_nets();
	
	}
	
	void register_wait_on_event_nets(){
	// TODO
	}
	void calculate(int time){
	// TODO
	}
};


class prim_class_X_STARTUP_VIRTEX5{
	//Verilog Parameters:
	//Verilog Ports in definition order:
	NetFlow* CFGCLK; // OUTPUT
	NetFlow* CFGMCLK; // OUTPUT
	NetFlow* DINSPI; // OUTPUT
	NetFlow* EOS; // OUTPUT
	NetFlow* TCKSPI; // OUTPUT
	NetFlow* CLK; // INPUT
	NetFlow* GSR; // INPUT
	NetFlow* GTS; // INPUT
	NetFlow* USRCCLKO; // INPUT
	NetFlow* USRCCLKTS; // INPUT
	NetFlow* USRDONEO; // INPUT
	NetFlow* USRDONETS; // INPUT
	
	prim_class_X_STARTUP_VIRTEX5(
		//Verilog Parameters:
		//Verilog Ports in definition order:
		NetFlow* CFGCLK, // OUTPUT
		NetFlow* CFGMCLK, // OUTPUT
		NetFlow* DINSPI, // OUTPUT
		NetFlow* EOS, // OUTPUT
		NetFlow* TCKSPI, // OUTPUT
		NetFlow* CLK, // INPUT
		NetFlow* GSR, // INPUT
		NetFlow* GTS, // INPUT
		NetFlow* USRCCLKO, // INPUT
		NetFlow* USRCCLKTS, // INPUT
		NetFlow* USRDONEO, // INPUT
		NetFlow* USRDONETS // INPUT
		){
	
	// Assign parameters and ports: 
	//Verilog Parameters:
	//Verilog Ports in definition order:
		this->CFGCLK = CFGCLK; // OUTPUT
		this->CFGMCLK = CFGMCLK; // OUTPUT
		this->DINSPI = DINSPI; // OUTPUT
		this->EOS = EOS; // OUTPUT
		this->TCKSPI = TCKSPI; // OUTPUT
		this->CLK = CLK; // INPUT
		this->GSR = GSR; // INPUT
		this->GTS = GTS; // INPUT
		this->USRCCLKO = USRCCLKO; // INPUT
		this->USRCCLKTS = USRCCLKTS; // INPUT
		this->USRDONEO = USRDONEO; // INPUT
		this->USRDONETS = USRDONETS; // INPUT
	
		register_wait_on_event_nets();
	
	}
	
	void register_wait_on_event_nets(){
	// TODO
	}
	void calculate(int time){
	// TODO
	}
};


class prim_class_X_STARTUP_VIRTEX6{
	//Verilog Parameters:
	int LOC;
	int PROG_USR;
	//Verilog Ports in definition order:
	NetFlow* CFGCLK; // OUTPUT
	NetFlow* CFGMCLK; // OUTPUT
	NetFlow* DINSPI; // OUTPUT
	NetFlow* EOS; // OUTPUT
	NetFlow* PREQ; // OUTPUT
	NetFlow* TCKSPI; // OUTPUT
	NetFlow* CLK; // INPUT
	NetFlow* GSR; // INPUT
	NetFlow* GTS; // INPUT
	NetFlow* KEYCLEARB; // INPUT
	NetFlow* PACK; // INPUT
	NetFlow* USRCCLKO; // INPUT
	NetFlow* USRCCLKTS; // INPUT
	NetFlow* USRDONEO; // INPUT
	NetFlow* USRDONETS; // INPUT
	
	prim_class_X_STARTUP_VIRTEX6(
		//Verilog Parameters:
		int LOC, // Default: "UNPLACED"
		int PROG_USR, // Default: "FALSE"
		//Verilog Ports in definition order:
		NetFlow* CFGCLK, // OUTPUT
		NetFlow* CFGMCLK, // OUTPUT
		NetFlow* DINSPI, // OUTPUT
		NetFlow* EOS, // OUTPUT
		NetFlow* PREQ, // OUTPUT
		NetFlow* TCKSPI, // OUTPUT
		NetFlow* CLK, // INPUT
		NetFlow* GSR, // INPUT
		NetFlow* GTS, // INPUT
		NetFlow* KEYCLEARB, // INPUT
		NetFlow* PACK, // INPUT
		NetFlow* USRCCLKO, // INPUT
		NetFlow* USRCCLKTS, // INPUT
		NetFlow* USRDONEO, // INPUT
		NetFlow* USRDONETS // INPUT
		){
	
	// Assign parameters and ports: 
	//Verilog Parameters:
		this->LOC = LOC; // Default: "UNPLACED"
		this->PROG_USR = PROG_USR; // Default: "FALSE"
	//Verilog Ports in definition order:
		this->CFGCLK = CFGCLK; // OUTPUT
		this->CFGMCLK = CFGMCLK; // OUTPUT
		this->DINSPI = DINSPI; // OUTPUT
		this->EOS = EOS; // OUTPUT
		this->PREQ = PREQ; // OUTPUT
		this->TCKSPI = TCKSPI; // OUTPUT
		this->CLK = CLK; // INPUT
		this->GSR = GSR; // INPUT
		this->GTS = GTS; // INPUT
		this->KEYCLEARB = KEYCLEARB; // INPUT
		this->PACK = PACK; // INPUT
		this->USRCCLKO = USRCCLKO; // INPUT
		this->USRCCLKTS = USRCCLKTS; // INPUT
		this->USRDONEO = USRDONEO; // INPUT
		this->USRDONETS = USRDONETS; // INPUT
	
		register_wait_on_event_nets();
	
	}
	
	void register_wait_on_event_nets(){
	// TODO
	}
	void calculate(int time){
	// TODO
	}
};


class prim_class_X_STARTUP_VIRTEX6_SELF_TIMING{
	//Verilog Parameters:
	int LOC;
	int PROG_USR;
	//Verilog Ports in definition order:
	NetFlow* CFGCLK; // OUTPUT
	NetFlow* CFGMCLK; // OUTPUT
	NetFlow* DINSPI; // OUTPUT
	NetFlow* EOS; // OUTPUT
	NetFlow* PREQ; // OUTPUT
	NetFlow* TCKSPI; // OUTPUT
	NetFlow* CLK; // INPUT
	NetFlow* GSR; // INPUT
	NetFlow* GTS; // INPUT
	NetFlow* KEYCLEARB; // INPUT
	NetFlow* PACK; // INPUT
	NetFlow* USRCCLKO; // INPUT
	NetFlow* USRCCLKTS; // INPUT
	NetFlow* USRDONEO; // INPUT
	NetFlow* USRDONETS; // INPUT
	
	prim_class_X_STARTUP_VIRTEX6_SELF_TIMING(
		//Verilog Parameters:
		int LOC, // Default: "UNPLACED"
		int PROG_USR, // Default: "FALSE"
		//Verilog Ports in definition order:
		NetFlow* CFGCLK, // OUTPUT
		NetFlow* CFGMCLK, // OUTPUT
		NetFlow* DINSPI, // OUTPUT
		NetFlow* EOS, // OUTPUT
		NetFlow* PREQ, // OUTPUT
		NetFlow* TCKSPI, // OUTPUT
		NetFlow* CLK, // INPUT
		NetFlow* GSR, // INPUT
		NetFlow* GTS, // INPUT
		NetFlow* KEYCLEARB, // INPUT
		NetFlow* PACK, // INPUT
		NetFlow* USRCCLKO, // INPUT
		NetFlow* USRCCLKTS, // INPUT
		NetFlow* USRDONEO, // INPUT
		NetFlow* USRDONETS // INPUT
		){
	
	// Assign parameters and ports: 
	//Verilog Parameters:
		this->LOC = LOC; // Default: "UNPLACED"
		this->PROG_USR = PROG_USR; // Default: "FALSE"
	//Verilog Ports in definition order:
		this->CFGCLK = CFGCLK; // OUTPUT
		this->CFGMCLK = CFGMCLK; // OUTPUT
		this->DINSPI = DINSPI; // OUTPUT
		this->EOS = EOS; // OUTPUT
		this->PREQ = PREQ; // OUTPUT
		this->TCKSPI = TCKSPI; // OUTPUT
		this->CLK = CLK; // INPUT
		this->GSR = GSR; // INPUT
		this->GTS = GTS; // INPUT
		this->KEYCLEARB = KEYCLEARB; // INPUT
		this->PACK = PACK; // INPUT
		this->USRCCLKO = USRCCLKO; // INPUT
		this->USRCCLKTS = USRCCLKTS; // INPUT
		this->USRDONEO = USRDONEO; // INPUT
		this->USRDONETS = USRDONETS; // INPUT
	
		register_wait_on_event_nets();
	
	}
	
	void register_wait_on_event_nets(){
	// TODO
	}
	void calculate(int time){
	// TODO
	}
};


class prim_class_X_SUH{
	//Verilog Parameters:
	int LOC;
	//Verilog Ports in definition order:
	NetFlow* I; // INPUT
	NetFlow* CE; // INPUT
	NetFlow* CLK; // INPUT
	
	prim_class_X_SUH(
		//Verilog Parameters:
		int LOC, // Default: "UNPLACED"
		//Verilog Ports in definition order:
		NetFlow* I, // INPUT
		NetFlow* CE, // INPUT
		NetFlow* CLK // INPUT
		){
	
	// Assign parameters and ports: 
	//Verilog Parameters:
		this->LOC = LOC; // Default: "UNPLACED"
	//Verilog Ports in definition order:
		this->I = I; // INPUT
		this->CE = CE; // INPUT
		this->CLK = CLK; // INPUT
	
		register_wait_on_event_nets();
	
	}
	
	void register_wait_on_event_nets(){
	// TODO
	}
	void calculate(int time){
	// TODO
	}
};


class prim_class_X_SUSPEND_SYNC{
	//Verilog Parameters:
	int LOC;
	//Verilog Ports in definition order:
	NetFlow* SREQ; // OUTPUT
	NetFlow* CLK; // INPUT
	NetFlow* SACK; // INPUT
	
	prim_class_X_SUSPEND_SYNC(
		//Verilog Parameters:
		int LOC, // Default: "UNPLACED"
		//Verilog Ports in definition order:
		NetFlow* SREQ, // OUTPUT
		NetFlow* CLK, // INPUT
		NetFlow* SACK // INPUT
		){
	
	// Assign parameters and ports: 
	//Verilog Parameters:
		this->LOC = LOC; // Default: "UNPLACED"
	//Verilog Ports in definition order:
		this->SREQ = SREQ; // OUTPUT
		this->CLK = CLK; // INPUT
		this->SACK = SACK; // INPUT
	
		register_wait_on_event_nets();
	
	}
	
	void register_wait_on_event_nets(){
	// TODO
	}
	void calculate(int time){
	// TODO
	}
};


class prim_class_X_SIM_CONFIG_V6_SERIAL{
	//Verilog Parameters:
	int DEVICE_ID;
	int LOC;
	//Verilog Ports in definition order:
	NetFlow* DONE; // INOUT
	NetFlow* DOUT; // OUTPUT
	NetFlow* CCLK; // INPUT
	NetFlow* DIN; // INPUT
	NetFlow* INITB; // INOUT
	NetFlow* M; // INPUT
	NetFlow* PROGB; // INPUT
	
	prim_class_X_SIM_CONFIG_V6_SERIAL(
		//Verilog Parameters:
		int DEVICE_ID, // Default: 32'h0
		int LOC, // Default: "UNPLACED"
		//Verilog Ports in definition order:
		NetFlow* DONE, // INOUT
		NetFlow* DOUT, // OUTPUT
		NetFlow* CCLK, // INPUT
		NetFlow* DIN, // INPUT
		NetFlow* INITB, // INOUT
		NetFlow* M, // INPUT
		NetFlow* PROGB // INPUT
		){
	
	// Assign parameters and ports: 
	//Verilog Parameters:
		this->DEVICE_ID = DEVICE_ID; // Default: 32'h0
		this->LOC = LOC; // Default: "UNPLACED"
	//Verilog Ports in definition order:
		this->DONE = DONE; // INOUT
		this->DOUT = DOUT; // OUTPUT
		this->CCLK = CCLK; // INPUT
		this->DIN = DIN; // INPUT
		this->INITB = INITB; // INOUT
		this->M = M; // INPUT
		this->PROGB = PROGB; // INPUT
	
		register_wait_on_event_nets();
	
	}
	
	void register_wait_on_event_nets(){
	// TODO
	}
	void calculate(int time){
	// TODO
	}
};


class prim_class_X_SIM_CONFIG_V6{
	//Verilog Parameters:
	int DEVICE_ID;
	int ICAP_SUPPORT;
	int ICAP_WIDTH;
	int LOC;
	//Verilog Ports in definition order:
	NetFlow* BUSY; // OUTPUT
	NetFlow* CSOB; // OUTPUT
	NetFlow* DONE; // INOUT
	NetFlow* CCLK; // INPUT
	NetFlow* CSB; // INPUT
	NetFlow* D; // INOUT
	NetFlow* INITB; // INOUT
	NetFlow* M; // INPUT
	NetFlow* PROGB; // INPUT
	NetFlow* RDWRB; // INPUT
	
	prim_class_X_SIM_CONFIG_V6(
		//Verilog Parameters:
		int DEVICE_ID, // Default: 32'h0
		int ICAP_SUPPORT, // Default: "FALSE"
		int ICAP_WIDTH, // Default: "X8"
		int LOC, // Default: "UNPLACED"
		//Verilog Ports in definition order:
		NetFlow* BUSY, // OUTPUT
		NetFlow* CSOB, // OUTPUT
		NetFlow* DONE, // INOUT
		NetFlow* CCLK, // INPUT
		NetFlow* CSB, // INPUT
		NetFlow* D, // INOUT
		NetFlow* INITB, // INOUT
		NetFlow* M, // INPUT
		NetFlow* PROGB, // INPUT
		NetFlow* RDWRB // INPUT
		){
	
	// Assign parameters and ports: 
	//Verilog Parameters:
		this->DEVICE_ID = DEVICE_ID; // Default: 32'h0
		this->ICAP_SUPPORT = ICAP_SUPPORT; // Default: "FALSE"
		this->ICAP_WIDTH = ICAP_WIDTH; // Default: "X8"
		this->LOC = LOC; // Default: "UNPLACED"
	//Verilog Ports in definition order:
		this->BUSY = BUSY; // OUTPUT
		this->CSOB = CSOB; // OUTPUT
		this->DONE = DONE; // INOUT
		this->CCLK = CCLK; // INPUT
		this->CSB = CSB; // INPUT
		this->D = D; // INOUT
		this->INITB = INITB; // INOUT
		this->M = M; // INPUT
		this->PROGB = PROGB; // INPUT
		this->RDWRB = RDWRB; // INPUT
	
		register_wait_on_event_nets();
	
	}
	
	void register_wait_on_event_nets(){
	// TODO
	}
	void calculate(int time){
	// TODO
	}
};


class prim_class_X_SIM_CONFIG_V5{
	//Verilog Parameters:
	int DEVICE_ID;
	int LOC;
	//Verilog Ports in definition order:
	NetFlow* BUSY; // OUTPUT
	NetFlow* CSOB; // OUTPUT
	NetFlow* DONE; // INOUT
	NetFlow* CCLK; // INPUT
	NetFlow* CSB; // INPUT
	NetFlow* D; // INOUT
	NetFlow* DCMLOCK; // INPUT
	NetFlow* INITB; // INOUT
	NetFlow* M; // INPUT
	NetFlow* PROGB; // INPUT
	NetFlow* RDWRB; // INPUT
	
	prim_class_X_SIM_CONFIG_V5(
		//Verilog Parameters:
		int DEVICE_ID, // Default: 32'h0
		int LOC, // Default: "UNPLACED"
		//Verilog Ports in definition order:
		NetFlow* BUSY, // OUTPUT
		NetFlow* CSOB, // OUTPUT
		NetFlow* DONE, // INOUT
		NetFlow* CCLK, // INPUT
		NetFlow* CSB, // INPUT
		NetFlow* D, // INOUT
		NetFlow* DCMLOCK, // INPUT
		NetFlow* INITB, // INOUT
		NetFlow* M, // INPUT
		NetFlow* PROGB, // INPUT
		NetFlow* RDWRB // INPUT
		){
	
	// Assign parameters and ports: 
	//Verilog Parameters:
		this->DEVICE_ID = DEVICE_ID; // Default: 32'h0
		this->LOC = LOC; // Default: "UNPLACED"
	//Verilog Ports in definition order:
		this->BUSY = BUSY; // OUTPUT
		this->CSOB = CSOB; // OUTPUT
		this->DONE = DONE; // INOUT
		this->CCLK = CCLK; // INPUT
		this->CSB = CSB; // INPUT
		this->D = D; // INOUT
		this->DCMLOCK = DCMLOCK; // INPUT
		this->INITB = INITB; // INOUT
		this->M = M; // INPUT
		this->PROGB = PROGB; // INPUT
		this->RDWRB = RDWRB; // INPUT
	
		register_wait_on_event_nets();
	
	}
	
	void register_wait_on_event_nets(){
	// TODO
	}
	void calculate(int time){
	// TODO
	}
};


class prim_class_X_TRI{
	//Verilog Parameters:
	int LOC;
	//Verilog Ports in definition order:
	NetFlow* O; // OUTPUT
	NetFlow* CTL; // INPUT
	NetFlow* I; // INPUT
	
	prim_class_X_TRI(
		//Verilog Parameters:
		int LOC, // Default: "UNPLACED"
		//Verilog Ports in definition order:
		NetFlow* O, // OUTPUT
		NetFlow* CTL, // INPUT
		NetFlow* I // INPUT
		){
	
	// Assign parameters and ports: 
	//Verilog Parameters:
		this->LOC = LOC; // Default: "UNPLACED"
	//Verilog Ports in definition order:
		this->O = O; // OUTPUT
		this->CTL = CTL; // INPUT
		this->I = I; // INPUT
	
		register_wait_on_event_nets();
	
	}
	
	void register_wait_on_event_nets(){
	// TODO
	}
	void calculate(int time){
	// TODO
	}
};


class prim_class_X_UPAD{
	//Verilog Parameters:
	int LOC;
	//Verilog Ports in definition order:
	NetFlow* PAD; // INOUT
	
	prim_class_X_UPAD(
		//Verilog Parameters:
		int LOC, // Default: "UNPLACED"
		//Verilog Ports in definition order:
		NetFlow* PAD // INOUT
		){
	
	// Assign parameters and ports: 
	//Verilog Parameters:
		this->LOC = LOC; // Default: "UNPLACED"
	//Verilog Ports in definition order:
		this->PAD = PAD; // INOUT
	
		register_wait_on_event_nets();
	
	}
	
	void register_wait_on_event_nets(){
	// TODO
	}
	void calculate(int time){
	// TODO
	}
};


class prim_class_X_USR_ACCESSE2{
	//Verilog Parameters:
	int LOC;
	//Verilog Ports in definition order:
	NetFlow* CFGCLK; // OUTPUT
	NetFlow* DATA; // OUTPUT
	NetFlow* DATAVALID; // OUTPUT
	
	prim_class_X_USR_ACCESSE2(
		//Verilog Parameters:
		int LOC, // Default: "UNPLACED"
		//Verilog Ports in definition order:
		NetFlow* CFGCLK, // OUTPUT
		NetFlow* DATA, // OUTPUT
		NetFlow* DATAVALID // OUTPUT
		){
	
	// Assign parameters and ports: 
	//Verilog Parameters:
		this->LOC = LOC; // Default: "UNPLACED"
	//Verilog Ports in definition order:
		this->CFGCLK = CFGCLK; // OUTPUT
		this->DATA = DATA; // OUTPUT
		this->DATAVALID = DATAVALID; // OUTPUT
	
		register_wait_on_event_nets();
	
	}
	
	void register_wait_on_event_nets(){
	// TODO
	}
	void calculate(int time){
	// TODO
	}
};


class prim_class_X_USR_ACCESS_VIRTEX6{
	//Verilog Parameters:
	int LOC;
	//Verilog Ports in definition order:
	NetFlow* CFGCLK; // OUTPUT
	NetFlow* DATA; // OUTPUT
	NetFlow* DATAVALID; // OUTPUT
	
	prim_class_X_USR_ACCESS_VIRTEX6(
		//Verilog Parameters:
		int LOC, // Default: "UNPLACED"
		//Verilog Ports in definition order:
		NetFlow* CFGCLK, // OUTPUT
		NetFlow* DATA, // OUTPUT
		NetFlow* DATAVALID // OUTPUT
		){
	
	// Assign parameters and ports: 
	//Verilog Parameters:
		this->LOC = LOC; // Default: "UNPLACED"
	//Verilog Ports in definition order:
		this->CFGCLK = CFGCLK; // OUTPUT
		this->DATA = DATA; // OUTPUT
		this->DATAVALID = DATAVALID; // OUTPUT
	
		register_wait_on_event_nets();
	
	}
	
	void register_wait_on_event_nets(){
	// TODO
	}
	void calculate(int time){
	// TODO
	}
};


class prim_class_X_TEMAC{
	//Verilog Parameters:
	int LOC;
	int EMAC0_1000BASEX_ENABLE;
	int EMAC0_ADDRFILTER_ENABLE;
	int EMAC0_BYTEPHY;
	int EMAC0_CONFIGVEC_79;
	int EMAC0_GTLOOPBACK;
	int EMAC0_HOST_ENABLE;
	int EMAC0_LTCHECK_DISABLE;
	int EMAC0_MDIO_ENABLE;
	int EMAC0_PHYINITAUTONEG_ENABLE;
	int EMAC0_PHYISOLATE;
	int EMAC0_PHYLOOPBACKMSB;
	int EMAC0_PHYPOWERDOWN;
	int EMAC0_PHYRESET;
	int EMAC0_RGMII_ENABLE;
	int EMAC0_RX16BITCLIENT_ENABLE;
	int EMAC0_RXFLOWCTRL_ENABLE;
	int EMAC0_RXHALFDUPLEX;
	int EMAC0_RXINBANDFCS_ENABLE;
	int EMAC0_RXJUMBOFRAME_ENABLE;
	int EMAC0_RXRESET;
	int EMAC0_RXVLAN_ENABLE;
	int EMAC0_RX_ENABLE;
	int EMAC0_SGMII_ENABLE;
	int EMAC0_SPEED_LSB;
	int EMAC0_SPEED_MSB;
	int EMAC0_TX16BITCLIENT_ENABLE;
	int EMAC0_TXFLOWCTRL_ENABLE;
	int EMAC0_TXHALFDUPLEX;
	int EMAC0_TXIFGADJUST_ENABLE;
	int EMAC0_TXINBANDFCS_ENABLE;
	int EMAC0_TXJUMBOFRAME_ENABLE;
	int EMAC0_TXRESET;
	int EMAC0_TXVLAN_ENABLE;
	int EMAC0_TX_ENABLE;
	int EMAC0_UNIDIRECTION_ENABLE;
	int EMAC0_USECLKEN;
	int EMAC1_1000BASEX_ENABLE;
	int EMAC1_ADDRFILTER_ENABLE;
	int EMAC1_BYTEPHY;
	int EMAC1_CONFIGVEC_79;
	int EMAC1_GTLOOPBACK;
	int EMAC1_HOST_ENABLE;
	int EMAC1_LTCHECK_DISABLE;
	int EMAC1_MDIO_ENABLE;
	int EMAC1_PHYINITAUTONEG_ENABLE;
	int EMAC1_PHYISOLATE;
	int EMAC1_PHYLOOPBACKMSB;
	int EMAC1_PHYPOWERDOWN;
	int EMAC1_PHYRESET;
	int EMAC1_RGMII_ENABLE;
	int EMAC1_RX16BITCLIENT_ENABLE;
	int EMAC1_RXFLOWCTRL_ENABLE;
	int EMAC1_RXHALFDUPLEX;
	int EMAC1_RXINBANDFCS_ENABLE;
	int EMAC1_RXJUMBOFRAME_ENABLE;
	int EMAC1_RXRESET;
	int EMAC1_RXVLAN_ENABLE;
	int EMAC1_RX_ENABLE;
	int EMAC1_SGMII_ENABLE;
	int EMAC1_SPEED_LSB;
	int EMAC1_SPEED_MSB;
	int EMAC1_TX16BITCLIENT_ENABLE;
	int EMAC1_TXFLOWCTRL_ENABLE;
	int EMAC1_TXHALFDUPLEX;
	int EMAC1_TXIFGADJUST_ENABLE;
	int EMAC1_TXINBANDFCS_ENABLE;
	int EMAC1_TXJUMBOFRAME_ENABLE;
	int EMAC1_TXRESET;
	int EMAC1_TXVLAN_ENABLE;
	int EMAC1_TX_ENABLE;
	int EMAC1_UNIDIRECTION_ENABLE;
	int EMAC1_USECLKEN;
	int EMAC0_DCRBASEADDR;
	int EMAC1_DCRBASEADDR;
	int EMAC0_PAUSEADDR;
	int EMAC0_UNICASTADDR;
	int EMAC1_PAUSEADDR;
	int EMAC1_UNICASTADDR;
	int EMAC0_LINKTIMERVAL;
	int EMAC1_LINKTIMERVAL;
	//Verilog Ports in definition order:
	NetFlow* DCRHOSTDONEIR; // OUTPUT
	NetFlow* EMAC0CLIENTANINTERRUPT; // OUTPUT
	NetFlow* EMAC0CLIENTRXBADFRAME; // OUTPUT
	NetFlow* EMAC0CLIENTRXCLIENTCLKOUT; // OUTPUT
	NetFlow* EMAC0CLIENTRXD; // OUTPUT
	NetFlow* EMAC0CLIENTRXDVLD; // OUTPUT
	NetFlow* EMAC0CLIENTRXDVLDMSW; // OUTPUT
	NetFlow* EMAC0CLIENTRXFRAMEDROP; // OUTPUT
	NetFlow* EMAC0CLIENTRXGOODFRAME; // OUTPUT
	NetFlow* EMAC0CLIENTRXSTATS; // OUTPUT
	NetFlow* EMAC0CLIENTRXSTATSBYTEVLD; // OUTPUT
	NetFlow* EMAC0CLIENTRXSTATSVLD; // OUTPUT
	NetFlow* EMAC0CLIENTTXACK; // OUTPUT
	NetFlow* EMAC0CLIENTTXCLIENTCLKOUT; // OUTPUT
	NetFlow* EMAC0CLIENTTXCOLLISION; // OUTPUT
	NetFlow* EMAC0CLIENTTXRETRANSMIT; // OUTPUT
	NetFlow* EMAC0CLIENTTXSTATS; // OUTPUT
	NetFlow* EMAC0CLIENTTXSTATSBYTEVLD; // OUTPUT
	NetFlow* EMAC0CLIENTTXSTATSVLD; // OUTPUT
	NetFlow* EMAC0PHYENCOMMAALIGN; // OUTPUT
	NetFlow* EMAC0PHYLOOPBACKMSB; // OUTPUT
	NetFlow* EMAC0PHYMCLKOUT; // OUTPUT
	NetFlow* EMAC0PHYMDOUT; // OUTPUT
	NetFlow* EMAC0PHYMDTRI; // OUTPUT
	NetFlow* EMAC0PHYMGTRXRESET; // OUTPUT
	NetFlow* EMAC0PHYMGTTXRESET; // OUTPUT
	NetFlow* EMAC0PHYPOWERDOWN; // OUTPUT
	NetFlow* EMAC0PHYSYNCACQSTATUS; // OUTPUT
	NetFlow* EMAC0PHYTXCHARDISPMODE; // OUTPUT
	NetFlow* EMAC0PHYTXCHARDISPVAL; // OUTPUT
	NetFlow* EMAC0PHYTXCHARISK; // OUTPUT
	NetFlow* EMAC0PHYTXCLK; // OUTPUT
	NetFlow* EMAC0PHYTXD; // OUTPUT
	NetFlow* EMAC0PHYTXEN; // OUTPUT
	NetFlow* EMAC0PHYTXER; // OUTPUT
	NetFlow* EMAC0PHYTXGMIIMIICLKOUT; // OUTPUT
	NetFlow* EMAC0SPEEDIS10100; // OUTPUT
	NetFlow* EMAC1CLIENTANINTERRUPT; // OUTPUT
	NetFlow* EMAC1CLIENTRXBADFRAME; // OUTPUT
	NetFlow* EMAC1CLIENTRXCLIENTCLKOUT; // OUTPUT
	NetFlow* EMAC1CLIENTRXD; // OUTPUT
	NetFlow* EMAC1CLIENTRXDVLD; // OUTPUT
	NetFlow* EMAC1CLIENTRXDVLDMSW; // OUTPUT
	NetFlow* EMAC1CLIENTRXFRAMEDROP; // OUTPUT
	NetFlow* EMAC1CLIENTRXGOODFRAME; // OUTPUT
	NetFlow* EMAC1CLIENTRXSTATS; // OUTPUT
	NetFlow* EMAC1CLIENTRXSTATSBYTEVLD; // OUTPUT
	NetFlow* EMAC1CLIENTRXSTATSVLD; // OUTPUT
	NetFlow* EMAC1CLIENTTXACK; // OUTPUT
	NetFlow* EMAC1CLIENTTXCLIENTCLKOUT; // OUTPUT
	NetFlow* EMAC1CLIENTTXCOLLISION; // OUTPUT
	NetFlow* EMAC1CLIENTTXRETRANSMIT; // OUTPUT
	NetFlow* EMAC1CLIENTTXSTATS; // OUTPUT
	NetFlow* EMAC1CLIENTTXSTATSBYTEVLD; // OUTPUT
	NetFlow* EMAC1CLIENTTXSTATSVLD; // OUTPUT
	NetFlow* EMAC1PHYENCOMMAALIGN; // OUTPUT
	NetFlow* EMAC1PHYLOOPBACKMSB; // OUTPUT
	NetFlow* EMAC1PHYMCLKOUT; // OUTPUT
	NetFlow* EMAC1PHYMDOUT; // OUTPUT
	NetFlow* EMAC1PHYMDTRI; // OUTPUT
	NetFlow* EMAC1PHYMGTRXRESET; // OUTPUT
	NetFlow* EMAC1PHYMGTTXRESET; // OUTPUT
	NetFlow* EMAC1PHYPOWERDOWN; // OUTPUT
	NetFlow* EMAC1PHYSYNCACQSTATUS; // OUTPUT
	NetFlow* EMAC1PHYTXCHARDISPMODE; // OUTPUT
	NetFlow* EMAC1PHYTXCHARDISPVAL; // OUTPUT
	NetFlow* EMAC1PHYTXCHARISK; // OUTPUT
	NetFlow* EMAC1PHYTXCLK; // OUTPUT
	NetFlow* EMAC1PHYTXD; // OUTPUT
	NetFlow* EMAC1PHYTXEN; // OUTPUT
	NetFlow* EMAC1PHYTXER; // OUTPUT
	NetFlow* EMAC1PHYTXGMIIMIICLKOUT; // OUTPUT
	NetFlow* EMAC1SPEEDIS10100; // OUTPUT
	NetFlow* EMACDCRACK; // OUTPUT
	NetFlow* EMACDCRDBUS; // OUTPUT
	NetFlow* HOSTMIIMRDY; // OUTPUT
	NetFlow* HOSTRDDATA; // OUTPUT
	NetFlow* CLIENTEMAC0DCMLOCKED; // INPUT
	NetFlow* CLIENTEMAC0PAUSEREQ; // INPUT
	NetFlow* CLIENTEMAC0PAUSEVAL; // INPUT
	NetFlow* CLIENTEMAC0RXCLIENTCLKIN; // INPUT
	NetFlow* CLIENTEMAC0TXCLIENTCLKIN; // INPUT
	NetFlow* CLIENTEMAC0TXD; // INPUT
	NetFlow* CLIENTEMAC0TXDVLD; // INPUT
	NetFlow* CLIENTEMAC0TXDVLDMSW; // INPUT
	NetFlow* CLIENTEMAC0TXFIRSTBYTE; // INPUT
	NetFlow* CLIENTEMAC0TXIFGDELAY; // INPUT
	NetFlow* CLIENTEMAC0TXUNDERRUN; // INPUT
	NetFlow* CLIENTEMAC1DCMLOCKED; // INPUT
	NetFlow* CLIENTEMAC1PAUSEREQ; // INPUT
	NetFlow* CLIENTEMAC1PAUSEVAL; // INPUT
	NetFlow* CLIENTEMAC1RXCLIENTCLKIN; // INPUT
	NetFlow* CLIENTEMAC1TXCLIENTCLKIN; // INPUT
	NetFlow* CLIENTEMAC1TXD; // INPUT
	NetFlow* CLIENTEMAC1TXDVLD; // INPUT
	NetFlow* CLIENTEMAC1TXDVLDMSW; // INPUT
	NetFlow* CLIENTEMAC1TXFIRSTBYTE; // INPUT
	NetFlow* CLIENTEMAC1TXIFGDELAY; // INPUT
	NetFlow* CLIENTEMAC1TXUNDERRUN; // INPUT
	NetFlow* DCREMACABUS; // INPUT
	NetFlow* DCREMACCLK; // INPUT
	NetFlow* DCREMACDBUS; // INPUT
	NetFlow* DCREMACENABLE; // INPUT
	NetFlow* DCREMACREAD; // INPUT
	NetFlow* DCREMACWRITE; // INPUT
	NetFlow* HOSTADDR; // INPUT
	NetFlow* HOSTCLK; // INPUT
	NetFlow* HOSTEMAC1SEL; // INPUT
	NetFlow* HOSTMIIMSEL; // INPUT
	NetFlow* HOSTOPCODE; // INPUT
	NetFlow* HOSTREQ; // INPUT
	NetFlow* HOSTWRDATA; // INPUT
	NetFlow* PHYEMAC0COL; // INPUT
	NetFlow* PHYEMAC0CRS; // INPUT
	NetFlow* PHYEMAC0GTXCLK; // INPUT
	NetFlow* PHYEMAC0MCLKIN; // INPUT
	NetFlow* PHYEMAC0MDIN; // INPUT
	NetFlow* PHYEMAC0MIITXCLK; // INPUT
	NetFlow* PHYEMAC0PHYAD; // INPUT
	NetFlow* PHYEMAC0RXBUFERR; // INPUT
	NetFlow* PHYEMAC0RXBUFSTATUS; // INPUT
	NetFlow* PHYEMAC0RXCHARISCOMMA; // INPUT
	NetFlow* PHYEMAC0RXCHARISK; // INPUT
	NetFlow* PHYEMAC0RXCHECKINGCRC; // INPUT
	NetFlow* PHYEMAC0RXCLK; // INPUT
	NetFlow* PHYEMAC0RXCLKCORCNT; // INPUT
	NetFlow* PHYEMAC0RXCOMMADET; // INPUT
	NetFlow* PHYEMAC0RXD; // INPUT
	NetFlow* PHYEMAC0RXDISPERR; // INPUT
	NetFlow* PHYEMAC0RXDV; // INPUT
	NetFlow* PHYEMAC0RXER; // INPUT
	NetFlow* PHYEMAC0RXLOSSOFSYNC; // INPUT
	NetFlow* PHYEMAC0RXNOTINTABLE; // INPUT
	NetFlow* PHYEMAC0RXRUNDISP; // INPUT
	NetFlow* PHYEMAC0SIGNALDET; // INPUT
	NetFlow* PHYEMAC0TXBUFERR; // INPUT
	NetFlow* PHYEMAC0TXGMIIMIICLKIN; // INPUT
	NetFlow* PHYEMAC1COL; // INPUT
	NetFlow* PHYEMAC1CRS; // INPUT
	NetFlow* PHYEMAC1GTXCLK; // INPUT
	NetFlow* PHYEMAC1MCLKIN; // INPUT
	NetFlow* PHYEMAC1MDIN; // INPUT
	NetFlow* PHYEMAC1MIITXCLK; // INPUT
	NetFlow* PHYEMAC1PHYAD; // INPUT
	NetFlow* PHYEMAC1RXBUFERR; // INPUT
	NetFlow* PHYEMAC1RXBUFSTATUS; // INPUT
	NetFlow* PHYEMAC1RXCHARISCOMMA; // INPUT
	NetFlow* PHYEMAC1RXCHARISK; // INPUT
	NetFlow* PHYEMAC1RXCHECKINGCRC; // INPUT
	NetFlow* PHYEMAC1RXCLK; // INPUT
	NetFlow* PHYEMAC1RXCLKCORCNT; // INPUT
	NetFlow* PHYEMAC1RXCOMMADET; // INPUT
	NetFlow* PHYEMAC1RXD; // INPUT
	NetFlow* PHYEMAC1RXDISPERR; // INPUT
	NetFlow* PHYEMAC1RXDV; // INPUT
	NetFlow* PHYEMAC1RXER; // INPUT
	NetFlow* PHYEMAC1RXLOSSOFSYNC; // INPUT
	NetFlow* PHYEMAC1RXNOTINTABLE; // INPUT
	NetFlow* PHYEMAC1RXRUNDISP; // INPUT
	NetFlow* PHYEMAC1SIGNALDET; // INPUT
	NetFlow* PHYEMAC1TXBUFERR; // INPUT
	NetFlow* PHYEMAC1TXGMIIMIICLKIN; // INPUT
	NetFlow* RESET; // INPUT
	
	prim_class_X_TEMAC(
		//Verilog Parameters:
		int LOC, // Default: "UNPLACED"
		int EMAC0_1000BASEX_ENABLE, // Default: "FALSE"
		int EMAC0_ADDRFILTER_ENABLE, // Default: "FALSE"
		int EMAC0_BYTEPHY, // Default: "FALSE"
		int EMAC0_CONFIGVEC_79, // Default: "FALSE"
		int EMAC0_GTLOOPBACK, // Default: "FALSE"
		int EMAC0_HOST_ENABLE, // Default: "FALSE"
		int EMAC0_LTCHECK_DISABLE, // Default: "FALSE"
		int EMAC0_MDIO_ENABLE, // Default: "FALSE"
		int EMAC0_PHYINITAUTONEG_ENABLE, // Default: "FALSE"
		int EMAC0_PHYISOLATE, // Default: "FALSE"
		int EMAC0_PHYLOOPBACKMSB, // Default: "FALSE"
		int EMAC0_PHYPOWERDOWN, // Default: "FALSE"
		int EMAC0_PHYRESET, // Default: "FALSE"
		int EMAC0_RGMII_ENABLE, // Default: "FALSE"
		int EMAC0_RX16BITCLIENT_ENABLE, // Default: "FALSE"
		int EMAC0_RXFLOWCTRL_ENABLE, // Default: "FALSE"
		int EMAC0_RXHALFDUPLEX, // Default: "FALSE"
		int EMAC0_RXINBANDFCS_ENABLE, // Default: "FALSE"
		int EMAC0_RXJUMBOFRAME_ENABLE, // Default: "FALSE"
		int EMAC0_RXRESET, // Default: "FALSE"
		int EMAC0_RXVLAN_ENABLE, // Default: "FALSE"
		int EMAC0_RX_ENABLE, // Default: "FALSE"
		int EMAC0_SGMII_ENABLE, // Default: "FALSE"
		int EMAC0_SPEED_LSB, // Default: "FALSE"
		int EMAC0_SPEED_MSB, // Default: "FALSE"
		int EMAC0_TX16BITCLIENT_ENABLE, // Default: "FALSE"
		int EMAC0_TXFLOWCTRL_ENABLE, // Default: "FALSE"
		int EMAC0_TXHALFDUPLEX, // Default: "FALSE"
		int EMAC0_TXIFGADJUST_ENABLE, // Default: "FALSE"
		int EMAC0_TXINBANDFCS_ENABLE, // Default: "FALSE"
		int EMAC0_TXJUMBOFRAME_ENABLE, // Default: "FALSE"
		int EMAC0_TXRESET, // Default: "FALSE"
		int EMAC0_TXVLAN_ENABLE, // Default: "FALSE"
		int EMAC0_TX_ENABLE, // Default: "FALSE"
		int EMAC0_UNIDIRECTION_ENABLE, // Default: "FALSE"
		int EMAC0_USECLKEN, // Default: "FALSE"
		int EMAC1_1000BASEX_ENABLE, // Default: "FALSE"
		int EMAC1_ADDRFILTER_ENABLE, // Default: "FALSE"
		int EMAC1_BYTEPHY, // Default: "FALSE"
		int EMAC1_CONFIGVEC_79, // Default: "FALSE"
		int EMAC1_GTLOOPBACK, // Default: "FALSE"
		int EMAC1_HOST_ENABLE, // Default: "FALSE"
		int EMAC1_LTCHECK_DISABLE, // Default: "FALSE"
		int EMAC1_MDIO_ENABLE, // Default: "FALSE"
		int EMAC1_PHYINITAUTONEG_ENABLE, // Default: "FALSE"
		int EMAC1_PHYISOLATE, // Default: "FALSE"
		int EMAC1_PHYLOOPBACKMSB, // Default: "FALSE"
		int EMAC1_PHYPOWERDOWN, // Default: "FALSE"
		int EMAC1_PHYRESET, // Default: "FALSE"
		int EMAC1_RGMII_ENABLE, // Default: "FALSE"
		int EMAC1_RX16BITCLIENT_ENABLE, // Default: "FALSE"
		int EMAC1_RXFLOWCTRL_ENABLE, // Default: "FALSE"
		int EMAC1_RXHALFDUPLEX, // Default: "FALSE"
		int EMAC1_RXINBANDFCS_ENABLE, // Default: "FALSE"
		int EMAC1_RXJUMBOFRAME_ENABLE, // Default: "FALSE"
		int EMAC1_RXRESET, // Default: "FALSE"
		int EMAC1_RXVLAN_ENABLE, // Default: "FALSE"
		int EMAC1_RX_ENABLE, // Default: "FALSE"
		int EMAC1_SGMII_ENABLE, // Default: "FALSE"
		int EMAC1_SPEED_LSB, // Default: "FALSE"
		int EMAC1_SPEED_MSB, // Default: "FALSE"
		int EMAC1_TX16BITCLIENT_ENABLE, // Default: "FALSE"
		int EMAC1_TXFLOWCTRL_ENABLE, // Default: "FALSE"
		int EMAC1_TXHALFDUPLEX, // Default: "FALSE"
		int EMAC1_TXIFGADJUST_ENABLE, // Default: "FALSE"
		int EMAC1_TXINBANDFCS_ENABLE, // Default: "FALSE"
		int EMAC1_TXJUMBOFRAME_ENABLE, // Default: "FALSE"
		int EMAC1_TXRESET, // Default: "FALSE"
		int EMAC1_TXVLAN_ENABLE, // Default: "FALSE"
		int EMAC1_TX_ENABLE, // Default: "FALSE"
		int EMAC1_UNIDIRECTION_ENABLE, // Default: "FALSE"
		int EMAC1_USECLKEN, // Default: "FALSE"
		int EMAC0_DCRBASEADDR, // Default: 8'h00
		int EMAC1_DCRBASEADDR, // Default: 8'h00
		int EMAC0_PAUSEADDR, // Default: 48'h000000000000
		int EMAC0_UNICASTADDR, // Default: 48'h000000000000
		int EMAC1_PAUSEADDR, // Default: 48'h000000000000
		int EMAC1_UNICASTADDR, // Default: 48'h000000000000
		int EMAC0_LINKTIMERVAL, // Default: 9'h000
		int EMAC1_LINKTIMERVAL, // Default: 9'h000
		//Verilog Ports in definition order:
		NetFlow* DCRHOSTDONEIR, // OUTPUT
		NetFlow* EMAC0CLIENTANINTERRUPT, // OUTPUT
		NetFlow* EMAC0CLIENTRXBADFRAME, // OUTPUT
		NetFlow* EMAC0CLIENTRXCLIENTCLKOUT, // OUTPUT
		NetFlow* EMAC0CLIENTRXD, // OUTPUT
		NetFlow* EMAC0CLIENTRXDVLD, // OUTPUT
		NetFlow* EMAC0CLIENTRXDVLDMSW, // OUTPUT
		NetFlow* EMAC0CLIENTRXFRAMEDROP, // OUTPUT
		NetFlow* EMAC0CLIENTRXGOODFRAME, // OUTPUT
		NetFlow* EMAC0CLIENTRXSTATS, // OUTPUT
		NetFlow* EMAC0CLIENTRXSTATSBYTEVLD, // OUTPUT
		NetFlow* EMAC0CLIENTRXSTATSVLD, // OUTPUT
		NetFlow* EMAC0CLIENTTXACK, // OUTPUT
		NetFlow* EMAC0CLIENTTXCLIENTCLKOUT, // OUTPUT
		NetFlow* EMAC0CLIENTTXCOLLISION, // OUTPUT
		NetFlow* EMAC0CLIENTTXRETRANSMIT, // OUTPUT
		NetFlow* EMAC0CLIENTTXSTATS, // OUTPUT
		NetFlow* EMAC0CLIENTTXSTATSBYTEVLD, // OUTPUT
		NetFlow* EMAC0CLIENTTXSTATSVLD, // OUTPUT
		NetFlow* EMAC0PHYENCOMMAALIGN, // OUTPUT
		NetFlow* EMAC0PHYLOOPBACKMSB, // OUTPUT
		NetFlow* EMAC0PHYMCLKOUT, // OUTPUT
		NetFlow* EMAC0PHYMDOUT, // OUTPUT
		NetFlow* EMAC0PHYMDTRI, // OUTPUT
		NetFlow* EMAC0PHYMGTRXRESET, // OUTPUT
		NetFlow* EMAC0PHYMGTTXRESET, // OUTPUT
		NetFlow* EMAC0PHYPOWERDOWN, // OUTPUT
		NetFlow* EMAC0PHYSYNCACQSTATUS, // OUTPUT
		NetFlow* EMAC0PHYTXCHARDISPMODE, // OUTPUT
		NetFlow* EMAC0PHYTXCHARDISPVAL, // OUTPUT
		NetFlow* EMAC0PHYTXCHARISK, // OUTPUT
		NetFlow* EMAC0PHYTXCLK, // OUTPUT
		NetFlow* EMAC0PHYTXD, // OUTPUT
		NetFlow* EMAC0PHYTXEN, // OUTPUT
		NetFlow* EMAC0PHYTXER, // OUTPUT
		NetFlow* EMAC0PHYTXGMIIMIICLKOUT, // OUTPUT
		NetFlow* EMAC0SPEEDIS10100, // OUTPUT
		NetFlow* EMAC1CLIENTANINTERRUPT, // OUTPUT
		NetFlow* EMAC1CLIENTRXBADFRAME, // OUTPUT
		NetFlow* EMAC1CLIENTRXCLIENTCLKOUT, // OUTPUT
		NetFlow* EMAC1CLIENTRXD, // OUTPUT
		NetFlow* EMAC1CLIENTRXDVLD, // OUTPUT
		NetFlow* EMAC1CLIENTRXDVLDMSW, // OUTPUT
		NetFlow* EMAC1CLIENTRXFRAMEDROP, // OUTPUT
		NetFlow* EMAC1CLIENTRXGOODFRAME, // OUTPUT
		NetFlow* EMAC1CLIENTRXSTATS, // OUTPUT
		NetFlow* EMAC1CLIENTRXSTATSBYTEVLD, // OUTPUT
		NetFlow* EMAC1CLIENTRXSTATSVLD, // OUTPUT
		NetFlow* EMAC1CLIENTTXACK, // OUTPUT
		NetFlow* EMAC1CLIENTTXCLIENTCLKOUT, // OUTPUT
		NetFlow* EMAC1CLIENTTXCOLLISION, // OUTPUT
		NetFlow* EMAC1CLIENTTXRETRANSMIT, // OUTPUT
		NetFlow* EMAC1CLIENTTXSTATS, // OUTPUT
		NetFlow* EMAC1CLIENTTXSTATSBYTEVLD, // OUTPUT
		NetFlow* EMAC1CLIENTTXSTATSVLD, // OUTPUT
		NetFlow* EMAC1PHYENCOMMAALIGN, // OUTPUT
		NetFlow* EMAC1PHYLOOPBACKMSB, // OUTPUT
		NetFlow* EMAC1PHYMCLKOUT, // OUTPUT
		NetFlow* EMAC1PHYMDOUT, // OUTPUT
		NetFlow* EMAC1PHYMDTRI, // OUTPUT
		NetFlow* EMAC1PHYMGTRXRESET, // OUTPUT
		NetFlow* EMAC1PHYMGTTXRESET, // OUTPUT
		NetFlow* EMAC1PHYPOWERDOWN, // OUTPUT
		NetFlow* EMAC1PHYSYNCACQSTATUS, // OUTPUT
		NetFlow* EMAC1PHYTXCHARDISPMODE, // OUTPUT
		NetFlow* EMAC1PHYTXCHARDISPVAL, // OUTPUT
		NetFlow* EMAC1PHYTXCHARISK, // OUTPUT
		NetFlow* EMAC1PHYTXCLK, // OUTPUT
		NetFlow* EMAC1PHYTXD, // OUTPUT
		NetFlow* EMAC1PHYTXEN, // OUTPUT
		NetFlow* EMAC1PHYTXER, // OUTPUT
		NetFlow* EMAC1PHYTXGMIIMIICLKOUT, // OUTPUT
		NetFlow* EMAC1SPEEDIS10100, // OUTPUT
		NetFlow* EMACDCRACK, // OUTPUT
		NetFlow* EMACDCRDBUS, // OUTPUT
		NetFlow* HOSTMIIMRDY, // OUTPUT
		NetFlow* HOSTRDDATA, // OUTPUT
		NetFlow* CLIENTEMAC0DCMLOCKED, // INPUT
		NetFlow* CLIENTEMAC0PAUSEREQ, // INPUT
		NetFlow* CLIENTEMAC0PAUSEVAL, // INPUT
		NetFlow* CLIENTEMAC0RXCLIENTCLKIN, // INPUT
		NetFlow* CLIENTEMAC0TXCLIENTCLKIN, // INPUT
		NetFlow* CLIENTEMAC0TXD, // INPUT
		NetFlow* CLIENTEMAC0TXDVLD, // INPUT
		NetFlow* CLIENTEMAC0TXDVLDMSW, // INPUT
		NetFlow* CLIENTEMAC0TXFIRSTBYTE, // INPUT
		NetFlow* CLIENTEMAC0TXIFGDELAY, // INPUT
		NetFlow* CLIENTEMAC0TXUNDERRUN, // INPUT
		NetFlow* CLIENTEMAC1DCMLOCKED, // INPUT
		NetFlow* CLIENTEMAC1PAUSEREQ, // INPUT
		NetFlow* CLIENTEMAC1PAUSEVAL, // INPUT
		NetFlow* CLIENTEMAC1RXCLIENTCLKIN, // INPUT
		NetFlow* CLIENTEMAC1TXCLIENTCLKIN, // INPUT
		NetFlow* CLIENTEMAC1TXD, // INPUT
		NetFlow* CLIENTEMAC1TXDVLD, // INPUT
		NetFlow* CLIENTEMAC1TXDVLDMSW, // INPUT
		NetFlow* CLIENTEMAC1TXFIRSTBYTE, // INPUT
		NetFlow* CLIENTEMAC1TXIFGDELAY, // INPUT
		NetFlow* CLIENTEMAC1TXUNDERRUN, // INPUT
		NetFlow* DCREMACABUS, // INPUT
		NetFlow* DCREMACCLK, // INPUT
		NetFlow* DCREMACDBUS, // INPUT
		NetFlow* DCREMACENABLE, // INPUT
		NetFlow* DCREMACREAD, // INPUT
		NetFlow* DCREMACWRITE, // INPUT
		NetFlow* HOSTADDR, // INPUT
		NetFlow* HOSTCLK, // INPUT
		NetFlow* HOSTEMAC1SEL, // INPUT
		NetFlow* HOSTMIIMSEL, // INPUT
		NetFlow* HOSTOPCODE, // INPUT
		NetFlow* HOSTREQ, // INPUT
		NetFlow* HOSTWRDATA, // INPUT
		NetFlow* PHYEMAC0COL, // INPUT
		NetFlow* PHYEMAC0CRS, // INPUT
		NetFlow* PHYEMAC0GTXCLK, // INPUT
		NetFlow* PHYEMAC0MCLKIN, // INPUT
		NetFlow* PHYEMAC0MDIN, // INPUT
		NetFlow* PHYEMAC0MIITXCLK, // INPUT
		NetFlow* PHYEMAC0PHYAD, // INPUT
		NetFlow* PHYEMAC0RXBUFERR, // INPUT
		NetFlow* PHYEMAC0RXBUFSTATUS, // INPUT
		NetFlow* PHYEMAC0RXCHARISCOMMA, // INPUT
		NetFlow* PHYEMAC0RXCHARISK, // INPUT
		NetFlow* PHYEMAC0RXCHECKINGCRC, // INPUT
		NetFlow* PHYEMAC0RXCLK, // INPUT
		NetFlow* PHYEMAC0RXCLKCORCNT, // INPUT
		NetFlow* PHYEMAC0RXCOMMADET, // INPUT
		NetFlow* PHYEMAC0RXD, // INPUT
		NetFlow* PHYEMAC0RXDISPERR, // INPUT
		NetFlow* PHYEMAC0RXDV, // INPUT
		NetFlow* PHYEMAC0RXER, // INPUT
		NetFlow* PHYEMAC0RXLOSSOFSYNC, // INPUT
		NetFlow* PHYEMAC0RXNOTINTABLE, // INPUT
		NetFlow* PHYEMAC0RXRUNDISP, // INPUT
		NetFlow* PHYEMAC0SIGNALDET, // INPUT
		NetFlow* PHYEMAC0TXBUFERR, // INPUT
		NetFlow* PHYEMAC0TXGMIIMIICLKIN, // INPUT
		NetFlow* PHYEMAC1COL, // INPUT
		NetFlow* PHYEMAC1CRS, // INPUT
		NetFlow* PHYEMAC1GTXCLK, // INPUT
		NetFlow* PHYEMAC1MCLKIN, // INPUT
		NetFlow* PHYEMAC1MDIN, // INPUT
		NetFlow* PHYEMAC1MIITXCLK, // INPUT
		NetFlow* PHYEMAC1PHYAD, // INPUT
		NetFlow* PHYEMAC1RXBUFERR, // INPUT
		NetFlow* PHYEMAC1RXBUFSTATUS, // INPUT
		NetFlow* PHYEMAC1RXCHARISCOMMA, // INPUT
		NetFlow* PHYEMAC1RXCHARISK, // INPUT
		NetFlow* PHYEMAC1RXCHECKINGCRC, // INPUT
		NetFlow* PHYEMAC1RXCLK, // INPUT
		NetFlow* PHYEMAC1RXCLKCORCNT, // INPUT
		NetFlow* PHYEMAC1RXCOMMADET, // INPUT
		NetFlow* PHYEMAC1RXD, // INPUT
		NetFlow* PHYEMAC1RXDISPERR, // INPUT
		NetFlow* PHYEMAC1RXDV, // INPUT
		NetFlow* PHYEMAC1RXER, // INPUT
		NetFlow* PHYEMAC1RXLOSSOFSYNC, // INPUT
		NetFlow* PHYEMAC1RXNOTINTABLE, // INPUT
		NetFlow* PHYEMAC1RXRUNDISP, // INPUT
		NetFlow* PHYEMAC1SIGNALDET, // INPUT
		NetFlow* PHYEMAC1TXBUFERR, // INPUT
		NetFlow* PHYEMAC1TXGMIIMIICLKIN, // INPUT
		NetFlow* RESET // INPUT
		){
	
	// Assign parameters and ports: 
	//Verilog Parameters:
		this->LOC = LOC; // Default: "UNPLACED"
		this->EMAC0_1000BASEX_ENABLE = EMAC0_1000BASEX_ENABLE; // Default: "FALSE"
		this->EMAC0_ADDRFILTER_ENABLE = EMAC0_ADDRFILTER_ENABLE; // Default: "FALSE"
		this->EMAC0_BYTEPHY = EMAC0_BYTEPHY; // Default: "FALSE"
		this->EMAC0_CONFIGVEC_79 = EMAC0_CONFIGVEC_79; // Default: "FALSE"
		this->EMAC0_GTLOOPBACK = EMAC0_GTLOOPBACK; // Default: "FALSE"
		this->EMAC0_HOST_ENABLE = EMAC0_HOST_ENABLE; // Default: "FALSE"
		this->EMAC0_LTCHECK_DISABLE = EMAC0_LTCHECK_DISABLE; // Default: "FALSE"
		this->EMAC0_MDIO_ENABLE = EMAC0_MDIO_ENABLE; // Default: "FALSE"
		this->EMAC0_PHYINITAUTONEG_ENABLE = EMAC0_PHYINITAUTONEG_ENABLE; // Default: "FALSE"
		this->EMAC0_PHYISOLATE = EMAC0_PHYISOLATE; // Default: "FALSE"
		this->EMAC0_PHYLOOPBACKMSB = EMAC0_PHYLOOPBACKMSB; // Default: "FALSE"
		this->EMAC0_PHYPOWERDOWN = EMAC0_PHYPOWERDOWN; // Default: "FALSE"
		this->EMAC0_PHYRESET = EMAC0_PHYRESET; // Default: "FALSE"
		this->EMAC0_RGMII_ENABLE = EMAC0_RGMII_ENABLE; // Default: "FALSE"
		this->EMAC0_RX16BITCLIENT_ENABLE = EMAC0_RX16BITCLIENT_ENABLE; // Default: "FALSE"
		this->EMAC0_RXFLOWCTRL_ENABLE = EMAC0_RXFLOWCTRL_ENABLE; // Default: "FALSE"
		this->EMAC0_RXHALFDUPLEX = EMAC0_RXHALFDUPLEX; // Default: "FALSE"
		this->EMAC0_RXINBANDFCS_ENABLE = EMAC0_RXINBANDFCS_ENABLE; // Default: "FALSE"
		this->EMAC0_RXJUMBOFRAME_ENABLE = EMAC0_RXJUMBOFRAME_ENABLE; // Default: "FALSE"
		this->EMAC0_RXRESET = EMAC0_RXRESET; // Default: "FALSE"
		this->EMAC0_RXVLAN_ENABLE = EMAC0_RXVLAN_ENABLE; // Default: "FALSE"
		this->EMAC0_RX_ENABLE = EMAC0_RX_ENABLE; // Default: "FALSE"
		this->EMAC0_SGMII_ENABLE = EMAC0_SGMII_ENABLE; // Default: "FALSE"
		this->EMAC0_SPEED_LSB = EMAC0_SPEED_LSB; // Default: "FALSE"
		this->EMAC0_SPEED_MSB = EMAC0_SPEED_MSB; // Default: "FALSE"
		this->EMAC0_TX16BITCLIENT_ENABLE = EMAC0_TX16BITCLIENT_ENABLE; // Default: "FALSE"
		this->EMAC0_TXFLOWCTRL_ENABLE = EMAC0_TXFLOWCTRL_ENABLE; // Default: "FALSE"
		this->EMAC0_TXHALFDUPLEX = EMAC0_TXHALFDUPLEX; // Default: "FALSE"
		this->EMAC0_TXIFGADJUST_ENABLE = EMAC0_TXIFGADJUST_ENABLE; // Default: "FALSE"
		this->EMAC0_TXINBANDFCS_ENABLE = EMAC0_TXINBANDFCS_ENABLE; // Default: "FALSE"
		this->EMAC0_TXJUMBOFRAME_ENABLE = EMAC0_TXJUMBOFRAME_ENABLE; // Default: "FALSE"
		this->EMAC0_TXRESET = EMAC0_TXRESET; // Default: "FALSE"
		this->EMAC0_TXVLAN_ENABLE = EMAC0_TXVLAN_ENABLE; // Default: "FALSE"
		this->EMAC0_TX_ENABLE = EMAC0_TX_ENABLE; // Default: "FALSE"
		this->EMAC0_UNIDIRECTION_ENABLE = EMAC0_UNIDIRECTION_ENABLE; // Default: "FALSE"
		this->EMAC0_USECLKEN = EMAC0_USECLKEN; // Default: "FALSE"
		this->EMAC1_1000BASEX_ENABLE = EMAC1_1000BASEX_ENABLE; // Default: "FALSE"
		this->EMAC1_ADDRFILTER_ENABLE = EMAC1_ADDRFILTER_ENABLE; // Default: "FALSE"
		this->EMAC1_BYTEPHY = EMAC1_BYTEPHY; // Default: "FALSE"
		this->EMAC1_CONFIGVEC_79 = EMAC1_CONFIGVEC_79; // Default: "FALSE"
		this->EMAC1_GTLOOPBACK = EMAC1_GTLOOPBACK; // Default: "FALSE"
		this->EMAC1_HOST_ENABLE = EMAC1_HOST_ENABLE; // Default: "FALSE"
		this->EMAC1_LTCHECK_DISABLE = EMAC1_LTCHECK_DISABLE; // Default: "FALSE"
		this->EMAC1_MDIO_ENABLE = EMAC1_MDIO_ENABLE; // Default: "FALSE"
		this->EMAC1_PHYINITAUTONEG_ENABLE = EMAC1_PHYINITAUTONEG_ENABLE; // Default: "FALSE"
		this->EMAC1_PHYISOLATE = EMAC1_PHYISOLATE; // Default: "FALSE"
		this->EMAC1_PHYLOOPBACKMSB = EMAC1_PHYLOOPBACKMSB; // Default: "FALSE"
		this->EMAC1_PHYPOWERDOWN = EMAC1_PHYPOWERDOWN; // Default: "FALSE"
		this->EMAC1_PHYRESET = EMAC1_PHYRESET; // Default: "FALSE"
		this->EMAC1_RGMII_ENABLE = EMAC1_RGMII_ENABLE; // Default: "FALSE"
		this->EMAC1_RX16BITCLIENT_ENABLE = EMAC1_RX16BITCLIENT_ENABLE; // Default: "FALSE"
		this->EMAC1_RXFLOWCTRL_ENABLE = EMAC1_RXFLOWCTRL_ENABLE; // Default: "FALSE"
		this->EMAC1_RXHALFDUPLEX = EMAC1_RXHALFDUPLEX; // Default: "FALSE"
		this->EMAC1_RXINBANDFCS_ENABLE = EMAC1_RXINBANDFCS_ENABLE; // Default: "FALSE"
		this->EMAC1_RXJUMBOFRAME_ENABLE = EMAC1_RXJUMBOFRAME_ENABLE; // Default: "FALSE"
		this->EMAC1_RXRESET = EMAC1_RXRESET; // Default: "FALSE"
		this->EMAC1_RXVLAN_ENABLE = EMAC1_RXVLAN_ENABLE; // Default: "FALSE"
		this->EMAC1_RX_ENABLE = EMAC1_RX_ENABLE; // Default: "FALSE"
		this->EMAC1_SGMII_ENABLE = EMAC1_SGMII_ENABLE; // Default: "FALSE"
		this->EMAC1_SPEED_LSB = EMAC1_SPEED_LSB; // Default: "FALSE"
		this->EMAC1_SPEED_MSB = EMAC1_SPEED_MSB; // Default: "FALSE"
		this->EMAC1_TX16BITCLIENT_ENABLE = EMAC1_TX16BITCLIENT_ENABLE; // Default: "FALSE"
		this->EMAC1_TXFLOWCTRL_ENABLE = EMAC1_TXFLOWCTRL_ENABLE; // Default: "FALSE"
		this->EMAC1_TXHALFDUPLEX = EMAC1_TXHALFDUPLEX; // Default: "FALSE"
		this->EMAC1_TXIFGADJUST_ENABLE = EMAC1_TXIFGADJUST_ENABLE; // Default: "FALSE"
		this->EMAC1_TXINBANDFCS_ENABLE = EMAC1_TXINBANDFCS_ENABLE; // Default: "FALSE"
		this->EMAC1_TXJUMBOFRAME_ENABLE = EMAC1_TXJUMBOFRAME_ENABLE; // Default: "FALSE"
		this->EMAC1_TXRESET = EMAC1_TXRESET; // Default: "FALSE"
		this->EMAC1_TXVLAN_ENABLE = EMAC1_TXVLAN_ENABLE; // Default: "FALSE"
		this->EMAC1_TX_ENABLE = EMAC1_TX_ENABLE; // Default: "FALSE"
		this->EMAC1_UNIDIRECTION_ENABLE = EMAC1_UNIDIRECTION_ENABLE; // Default: "FALSE"
		this->EMAC1_USECLKEN = EMAC1_USECLKEN; // Default: "FALSE"
		this->EMAC0_DCRBASEADDR = EMAC0_DCRBASEADDR; // Default: 8'h00
		this->EMAC1_DCRBASEADDR = EMAC1_DCRBASEADDR; // Default: 8'h00
		this->EMAC0_PAUSEADDR = EMAC0_PAUSEADDR; // Default: 48'h000000000000
		this->EMAC0_UNICASTADDR = EMAC0_UNICASTADDR; // Default: 48'h000000000000
		this->EMAC1_PAUSEADDR = EMAC1_PAUSEADDR; // Default: 48'h000000000000
		this->EMAC1_UNICASTADDR = EMAC1_UNICASTADDR; // Default: 48'h000000000000
		this->EMAC0_LINKTIMERVAL = EMAC0_LINKTIMERVAL; // Default: 9'h000
		this->EMAC1_LINKTIMERVAL = EMAC1_LINKTIMERVAL; // Default: 9'h000
	//Verilog Ports in definition order:
		this->DCRHOSTDONEIR = DCRHOSTDONEIR; // OUTPUT
		this->EMAC0CLIENTANINTERRUPT = EMAC0CLIENTANINTERRUPT; // OUTPUT
		this->EMAC0CLIENTRXBADFRAME = EMAC0CLIENTRXBADFRAME; // OUTPUT
		this->EMAC0CLIENTRXCLIENTCLKOUT = EMAC0CLIENTRXCLIENTCLKOUT; // OUTPUT
		this->EMAC0CLIENTRXD = EMAC0CLIENTRXD; // OUTPUT
		this->EMAC0CLIENTRXDVLD = EMAC0CLIENTRXDVLD; // OUTPUT
		this->EMAC0CLIENTRXDVLDMSW = EMAC0CLIENTRXDVLDMSW; // OUTPUT
		this->EMAC0CLIENTRXFRAMEDROP = EMAC0CLIENTRXFRAMEDROP; // OUTPUT
		this->EMAC0CLIENTRXGOODFRAME = EMAC0CLIENTRXGOODFRAME; // OUTPUT
		this->EMAC0CLIENTRXSTATS = EMAC0CLIENTRXSTATS; // OUTPUT
		this->EMAC0CLIENTRXSTATSBYTEVLD = EMAC0CLIENTRXSTATSBYTEVLD; // OUTPUT
		this->EMAC0CLIENTRXSTATSVLD = EMAC0CLIENTRXSTATSVLD; // OUTPUT
		this->EMAC0CLIENTTXACK = EMAC0CLIENTTXACK; // OUTPUT
		this->EMAC0CLIENTTXCLIENTCLKOUT = EMAC0CLIENTTXCLIENTCLKOUT; // OUTPUT
		this->EMAC0CLIENTTXCOLLISION = EMAC0CLIENTTXCOLLISION; // OUTPUT
		this->EMAC0CLIENTTXRETRANSMIT = EMAC0CLIENTTXRETRANSMIT; // OUTPUT
		this->EMAC0CLIENTTXSTATS = EMAC0CLIENTTXSTATS; // OUTPUT
		this->EMAC0CLIENTTXSTATSBYTEVLD = EMAC0CLIENTTXSTATSBYTEVLD; // OUTPUT
		this->EMAC0CLIENTTXSTATSVLD = EMAC0CLIENTTXSTATSVLD; // OUTPUT
		this->EMAC0PHYENCOMMAALIGN = EMAC0PHYENCOMMAALIGN; // OUTPUT
		this->EMAC0PHYLOOPBACKMSB = EMAC0PHYLOOPBACKMSB; // OUTPUT
		this->EMAC0PHYMCLKOUT = EMAC0PHYMCLKOUT; // OUTPUT
		this->EMAC0PHYMDOUT = EMAC0PHYMDOUT; // OUTPUT
		this->EMAC0PHYMDTRI = EMAC0PHYMDTRI; // OUTPUT
		this->EMAC0PHYMGTRXRESET = EMAC0PHYMGTRXRESET; // OUTPUT
		this->EMAC0PHYMGTTXRESET = EMAC0PHYMGTTXRESET; // OUTPUT
		this->EMAC0PHYPOWERDOWN = EMAC0PHYPOWERDOWN; // OUTPUT
		this->EMAC0PHYSYNCACQSTATUS = EMAC0PHYSYNCACQSTATUS; // OUTPUT
		this->EMAC0PHYTXCHARDISPMODE = EMAC0PHYTXCHARDISPMODE; // OUTPUT
		this->EMAC0PHYTXCHARDISPVAL = EMAC0PHYTXCHARDISPVAL; // OUTPUT
		this->EMAC0PHYTXCHARISK = EMAC0PHYTXCHARISK; // OUTPUT
		this->EMAC0PHYTXCLK = EMAC0PHYTXCLK; // OUTPUT
		this->EMAC0PHYTXD = EMAC0PHYTXD; // OUTPUT
		this->EMAC0PHYTXEN = EMAC0PHYTXEN; // OUTPUT
		this->EMAC0PHYTXER = EMAC0PHYTXER; // OUTPUT
		this->EMAC0PHYTXGMIIMIICLKOUT = EMAC0PHYTXGMIIMIICLKOUT; // OUTPUT
		this->EMAC0SPEEDIS10100 = EMAC0SPEEDIS10100; // OUTPUT
		this->EMAC1CLIENTANINTERRUPT = EMAC1CLIENTANINTERRUPT; // OUTPUT
		this->EMAC1CLIENTRXBADFRAME = EMAC1CLIENTRXBADFRAME; // OUTPUT
		this->EMAC1CLIENTRXCLIENTCLKOUT = EMAC1CLIENTRXCLIENTCLKOUT; // OUTPUT
		this->EMAC1CLIENTRXD = EMAC1CLIENTRXD; // OUTPUT
		this->EMAC1CLIENTRXDVLD = EMAC1CLIENTRXDVLD; // OUTPUT
		this->EMAC1CLIENTRXDVLDMSW = EMAC1CLIENTRXDVLDMSW; // OUTPUT
		this->EMAC1CLIENTRXFRAMEDROP = EMAC1CLIENTRXFRAMEDROP; // OUTPUT
		this->EMAC1CLIENTRXGOODFRAME = EMAC1CLIENTRXGOODFRAME; // OUTPUT
		this->EMAC1CLIENTRXSTATS = EMAC1CLIENTRXSTATS; // OUTPUT
		this->EMAC1CLIENTRXSTATSBYTEVLD = EMAC1CLIENTRXSTATSBYTEVLD; // OUTPUT
		this->EMAC1CLIENTRXSTATSVLD = EMAC1CLIENTRXSTATSVLD; // OUTPUT
		this->EMAC1CLIENTTXACK = EMAC1CLIENTTXACK; // OUTPUT
		this->EMAC1CLIENTTXCLIENTCLKOUT = EMAC1CLIENTTXCLIENTCLKOUT; // OUTPUT
		this->EMAC1CLIENTTXCOLLISION = EMAC1CLIENTTXCOLLISION; // OUTPUT
		this->EMAC1CLIENTTXRETRANSMIT = EMAC1CLIENTTXRETRANSMIT; // OUTPUT
		this->EMAC1CLIENTTXSTATS = EMAC1CLIENTTXSTATS; // OUTPUT
		this->EMAC1CLIENTTXSTATSBYTEVLD = EMAC1CLIENTTXSTATSBYTEVLD; // OUTPUT
		this->EMAC1CLIENTTXSTATSVLD = EMAC1CLIENTTXSTATSVLD; // OUTPUT
		this->EMAC1PHYENCOMMAALIGN = EMAC1PHYENCOMMAALIGN; // OUTPUT
		this->EMAC1PHYLOOPBACKMSB = EMAC1PHYLOOPBACKMSB; // OUTPUT
		this->EMAC1PHYMCLKOUT = EMAC1PHYMCLKOUT; // OUTPUT
		this->EMAC1PHYMDOUT = EMAC1PHYMDOUT; // OUTPUT
		this->EMAC1PHYMDTRI = EMAC1PHYMDTRI; // OUTPUT
		this->EMAC1PHYMGTRXRESET = EMAC1PHYMGTRXRESET; // OUTPUT
		this->EMAC1PHYMGTTXRESET = EMAC1PHYMGTTXRESET; // OUTPUT
		this->EMAC1PHYPOWERDOWN = EMAC1PHYPOWERDOWN; // OUTPUT
		this->EMAC1PHYSYNCACQSTATUS = EMAC1PHYSYNCACQSTATUS; // OUTPUT
		this->EMAC1PHYTXCHARDISPMODE = EMAC1PHYTXCHARDISPMODE; // OUTPUT
		this->EMAC1PHYTXCHARDISPVAL = EMAC1PHYTXCHARDISPVAL; // OUTPUT
		this->EMAC1PHYTXCHARISK = EMAC1PHYTXCHARISK; // OUTPUT
		this->EMAC1PHYTXCLK = EMAC1PHYTXCLK; // OUTPUT
		this->EMAC1PHYTXD = EMAC1PHYTXD; // OUTPUT
		this->EMAC1PHYTXEN = EMAC1PHYTXEN; // OUTPUT
		this->EMAC1PHYTXER = EMAC1PHYTXER; // OUTPUT
		this->EMAC1PHYTXGMIIMIICLKOUT = EMAC1PHYTXGMIIMIICLKOUT; // OUTPUT
		this->EMAC1SPEEDIS10100 = EMAC1SPEEDIS10100; // OUTPUT
		this->EMACDCRACK = EMACDCRACK; // OUTPUT
		this->EMACDCRDBUS = EMACDCRDBUS; // OUTPUT
		this->HOSTMIIMRDY = HOSTMIIMRDY; // OUTPUT
		this->HOSTRDDATA = HOSTRDDATA; // OUTPUT
		this->CLIENTEMAC0DCMLOCKED = CLIENTEMAC0DCMLOCKED; // INPUT
		this->CLIENTEMAC0PAUSEREQ = CLIENTEMAC0PAUSEREQ; // INPUT
		this->CLIENTEMAC0PAUSEVAL = CLIENTEMAC0PAUSEVAL; // INPUT
		this->CLIENTEMAC0RXCLIENTCLKIN = CLIENTEMAC0RXCLIENTCLKIN; // INPUT
		this->CLIENTEMAC0TXCLIENTCLKIN = CLIENTEMAC0TXCLIENTCLKIN; // INPUT
		this->CLIENTEMAC0TXD = CLIENTEMAC0TXD; // INPUT
		this->CLIENTEMAC0TXDVLD = CLIENTEMAC0TXDVLD; // INPUT
		this->CLIENTEMAC0TXDVLDMSW = CLIENTEMAC0TXDVLDMSW; // INPUT
		this->CLIENTEMAC0TXFIRSTBYTE = CLIENTEMAC0TXFIRSTBYTE; // INPUT
		this->CLIENTEMAC0TXIFGDELAY = CLIENTEMAC0TXIFGDELAY; // INPUT
		this->CLIENTEMAC0TXUNDERRUN = CLIENTEMAC0TXUNDERRUN; // INPUT
		this->CLIENTEMAC1DCMLOCKED = CLIENTEMAC1DCMLOCKED; // INPUT
		this->CLIENTEMAC1PAUSEREQ = CLIENTEMAC1PAUSEREQ; // INPUT
		this->CLIENTEMAC1PAUSEVAL = CLIENTEMAC1PAUSEVAL; // INPUT
		this->CLIENTEMAC1RXCLIENTCLKIN = CLIENTEMAC1RXCLIENTCLKIN; // INPUT
		this->CLIENTEMAC1TXCLIENTCLKIN = CLIENTEMAC1TXCLIENTCLKIN; // INPUT
		this->CLIENTEMAC1TXD = CLIENTEMAC1TXD; // INPUT
		this->CLIENTEMAC1TXDVLD = CLIENTEMAC1TXDVLD; // INPUT
		this->CLIENTEMAC1TXDVLDMSW = CLIENTEMAC1TXDVLDMSW; // INPUT
		this->CLIENTEMAC1TXFIRSTBYTE = CLIENTEMAC1TXFIRSTBYTE; // INPUT
		this->CLIENTEMAC1TXIFGDELAY = CLIENTEMAC1TXIFGDELAY; // INPUT
		this->CLIENTEMAC1TXUNDERRUN = CLIENTEMAC1TXUNDERRUN; // INPUT
		this->DCREMACABUS = DCREMACABUS; // INPUT
		this->DCREMACCLK = DCREMACCLK; // INPUT
		this->DCREMACDBUS = DCREMACDBUS; // INPUT
		this->DCREMACENABLE = DCREMACENABLE; // INPUT
		this->DCREMACREAD = DCREMACREAD; // INPUT
		this->DCREMACWRITE = DCREMACWRITE; // INPUT
		this->HOSTADDR = HOSTADDR; // INPUT
		this->HOSTCLK = HOSTCLK; // INPUT
		this->HOSTEMAC1SEL = HOSTEMAC1SEL; // INPUT
		this->HOSTMIIMSEL = HOSTMIIMSEL; // INPUT
		this->HOSTOPCODE = HOSTOPCODE; // INPUT
		this->HOSTREQ = HOSTREQ; // INPUT
		this->HOSTWRDATA = HOSTWRDATA; // INPUT
		this->PHYEMAC0COL = PHYEMAC0COL; // INPUT
		this->PHYEMAC0CRS = PHYEMAC0CRS; // INPUT
		this->PHYEMAC0GTXCLK = PHYEMAC0GTXCLK; // INPUT
		this->PHYEMAC0MCLKIN = PHYEMAC0MCLKIN; // INPUT
		this->PHYEMAC0MDIN = PHYEMAC0MDIN; // INPUT
		this->PHYEMAC0MIITXCLK = PHYEMAC0MIITXCLK; // INPUT
		this->PHYEMAC0PHYAD = PHYEMAC0PHYAD; // INPUT
		this->PHYEMAC0RXBUFERR = PHYEMAC0RXBUFERR; // INPUT
		this->PHYEMAC0RXBUFSTATUS = PHYEMAC0RXBUFSTATUS; // INPUT
		this->PHYEMAC0RXCHARISCOMMA = PHYEMAC0RXCHARISCOMMA; // INPUT
		this->PHYEMAC0RXCHARISK = PHYEMAC0RXCHARISK; // INPUT
		this->PHYEMAC0RXCHECKINGCRC = PHYEMAC0RXCHECKINGCRC; // INPUT
		this->PHYEMAC0RXCLK = PHYEMAC0RXCLK; // INPUT
		this->PHYEMAC0RXCLKCORCNT = PHYEMAC0RXCLKCORCNT; // INPUT
		this->PHYEMAC0RXCOMMADET = PHYEMAC0RXCOMMADET; // INPUT
		this->PHYEMAC0RXD = PHYEMAC0RXD; // INPUT
		this->PHYEMAC0RXDISPERR = PHYEMAC0RXDISPERR; // INPUT
		this->PHYEMAC0RXDV = PHYEMAC0RXDV; // INPUT
		this->PHYEMAC0RXER = PHYEMAC0RXER; // INPUT
		this->PHYEMAC0RXLOSSOFSYNC = PHYEMAC0RXLOSSOFSYNC; // INPUT
		this->PHYEMAC0RXNOTINTABLE = PHYEMAC0RXNOTINTABLE; // INPUT
		this->PHYEMAC0RXRUNDISP = PHYEMAC0RXRUNDISP; // INPUT
		this->PHYEMAC0SIGNALDET = PHYEMAC0SIGNALDET; // INPUT
		this->PHYEMAC0TXBUFERR = PHYEMAC0TXBUFERR; // INPUT
		this->PHYEMAC0TXGMIIMIICLKIN = PHYEMAC0TXGMIIMIICLKIN; // INPUT
		this->PHYEMAC1COL = PHYEMAC1COL; // INPUT
		this->PHYEMAC1CRS = PHYEMAC1CRS; // INPUT
		this->PHYEMAC1GTXCLK = PHYEMAC1GTXCLK; // INPUT
		this->PHYEMAC1MCLKIN = PHYEMAC1MCLKIN; // INPUT
		this->PHYEMAC1MDIN = PHYEMAC1MDIN; // INPUT
		this->PHYEMAC1MIITXCLK = PHYEMAC1MIITXCLK; // INPUT
		this->PHYEMAC1PHYAD = PHYEMAC1PHYAD; // INPUT
		this->PHYEMAC1RXBUFERR = PHYEMAC1RXBUFERR; // INPUT
		this->PHYEMAC1RXBUFSTATUS = PHYEMAC1RXBUFSTATUS; // INPUT
		this->PHYEMAC1RXCHARISCOMMA = PHYEMAC1RXCHARISCOMMA; // INPUT
		this->PHYEMAC1RXCHARISK = PHYEMAC1RXCHARISK; // INPUT
		this->PHYEMAC1RXCHECKINGCRC = PHYEMAC1RXCHECKINGCRC; // INPUT
		this->PHYEMAC1RXCLK = PHYEMAC1RXCLK; // INPUT
		this->PHYEMAC1RXCLKCORCNT = PHYEMAC1RXCLKCORCNT; // INPUT
		this->PHYEMAC1RXCOMMADET = PHYEMAC1RXCOMMADET; // INPUT
		this->PHYEMAC1RXD = PHYEMAC1RXD; // INPUT
		this->PHYEMAC1RXDISPERR = PHYEMAC1RXDISPERR; // INPUT
		this->PHYEMAC1RXDV = PHYEMAC1RXDV; // INPUT
		this->PHYEMAC1RXER = PHYEMAC1RXER; // INPUT
		this->PHYEMAC1RXLOSSOFSYNC = PHYEMAC1RXLOSSOFSYNC; // INPUT
		this->PHYEMAC1RXNOTINTABLE = PHYEMAC1RXNOTINTABLE; // INPUT
		this->PHYEMAC1RXRUNDISP = PHYEMAC1RXRUNDISP; // INPUT
		this->PHYEMAC1SIGNALDET = PHYEMAC1SIGNALDET; // INPUT
		this->PHYEMAC1TXBUFERR = PHYEMAC1TXBUFERR; // INPUT
		this->PHYEMAC1TXGMIIMIICLKIN = PHYEMAC1TXGMIIMIICLKIN; // INPUT
		this->RESET = RESET; // INPUT
	
		register_wait_on_event_nets();
	
	}
	
	void register_wait_on_event_nets(){
	// TODO
	}
	void calculate(int time){
	// TODO
	}
};


class prim_class_X_XOR16{
	//Verilog Parameters:
	int LOC;
	//Verilog Ports in definition order:
	NetFlow* O; // OUTPUT
	NetFlow* I0; // INPUT
	NetFlow* I1; // INPUT
	NetFlow* I2; // INPUT
	NetFlow* I3; // INPUT
	NetFlow* I4; // INPUT
	NetFlow* I5; // INPUT
	NetFlow* I6; // INPUT
	NetFlow* I7; // INPUT
	NetFlow* I8; // INPUT
	NetFlow* I9; // INPUT
	NetFlow* I10; // INPUT
	NetFlow* I11; // INPUT
	NetFlow* I12; // INPUT
	NetFlow* I13; // INPUT
	NetFlow* I14; // INPUT
	NetFlow* I15; // INPUT
	
	prim_class_X_XOR16(
		//Verilog Parameters:
		int LOC, // Default: "UNPLACED"
		//Verilog Ports in definition order:
		NetFlow* O, // OUTPUT
		NetFlow* I0, // INPUT
		NetFlow* I1, // INPUT
		NetFlow* I2, // INPUT
		NetFlow* I3, // INPUT
		NetFlow* I4, // INPUT
		NetFlow* I5, // INPUT
		NetFlow* I6, // INPUT
		NetFlow* I7, // INPUT
		NetFlow* I8, // INPUT
		NetFlow* I9, // INPUT
		NetFlow* I10, // INPUT
		NetFlow* I11, // INPUT
		NetFlow* I12, // INPUT
		NetFlow* I13, // INPUT
		NetFlow* I14, // INPUT
		NetFlow* I15 // INPUT
		){
	
	// Assign parameters and ports: 
	//Verilog Parameters:
		this->LOC = LOC; // Default: "UNPLACED"
	//Verilog Ports in definition order:
		this->O = O; // OUTPUT
		this->I0 = I0; // INPUT
		this->I1 = I1; // INPUT
		this->I2 = I2; // INPUT
		this->I3 = I3; // INPUT
		this->I4 = I4; // INPUT
		this->I5 = I5; // INPUT
		this->I6 = I6; // INPUT
		this->I7 = I7; // INPUT
		this->I8 = I8; // INPUT
		this->I9 = I9; // INPUT
		this->I10 = I10; // INPUT
		this->I11 = I11; // INPUT
		this->I12 = I12; // INPUT
		this->I13 = I13; // INPUT
		this->I14 = I14; // INPUT
		this->I15 = I15; // INPUT
	
		register_wait_on_event_nets();
	
	}
	
	void register_wait_on_event_nets(){
	// TODO
	}
	void calculate(int time){
	// TODO
	}
};


class prim_class_X_XOR2{
	//Verilog Parameters:
	int LOC;
	//Verilog Ports in definition order:
	NetFlow* O; // OUTPUT
	NetFlow* I0; // INPUT
	NetFlow* I1; // INPUT
	
	prim_class_X_XOR2(
		//Verilog Parameters:
		int LOC, // Default: "UNPLACED"
		//Verilog Ports in definition order:
		NetFlow* O, // OUTPUT
		NetFlow* I0, // INPUT
		NetFlow* I1 // INPUT
		){
	
	// Assign parameters and ports: 
	//Verilog Parameters:
		this->LOC = LOC; // Default: "UNPLACED"
	//Verilog Ports in definition order:
		this->O = O; // OUTPUT
		this->I0 = I0; // INPUT
		this->I1 = I1; // INPUT
	
		register_wait_on_event_nets();
	
	}
	
	void register_wait_on_event_nets(){
	// TODO
	}
	void calculate(int time){
	// TODO
	}
};


class prim_class_X_XOR3{
	//Verilog Parameters:
	int LOC;
	//Verilog Ports in definition order:
	NetFlow* O; // OUTPUT
	NetFlow* I0; // INPUT
	NetFlow* I1; // INPUT
	NetFlow* I2; // INPUT
	
	prim_class_X_XOR3(
		//Verilog Parameters:
		int LOC, // Default: "UNPLACED"
		//Verilog Ports in definition order:
		NetFlow* O, // OUTPUT
		NetFlow* I0, // INPUT
		NetFlow* I1, // INPUT
		NetFlow* I2 // INPUT
		){
	
	// Assign parameters and ports: 
	//Verilog Parameters:
		this->LOC = LOC; // Default: "UNPLACED"
	//Verilog Ports in definition order:
		this->O = O; // OUTPUT
		this->I0 = I0; // INPUT
		this->I1 = I1; // INPUT
		this->I2 = I2; // INPUT
	
		register_wait_on_event_nets();
	
	}
	
	void register_wait_on_event_nets(){
	// TODO
	}
	void calculate(int time){
	// TODO
	}
};


class prim_class_X_XOR32{
	//Verilog Parameters:
	int LOC;
	//Verilog Ports in definition order:
	NetFlow* O; // OUTPUT
	NetFlow* I0; // INPUT
	NetFlow* I1; // INPUT
	NetFlow* I2; // INPUT
	NetFlow* I3; // INPUT
	NetFlow* I4; // INPUT
	NetFlow* I5; // INPUT
	NetFlow* I6; // INPUT
	NetFlow* I7; // INPUT
	NetFlow* I8; // INPUT
	NetFlow* I9; // INPUT
	NetFlow* I10; // INPUT
	NetFlow* I11; // INPUT
	NetFlow* I12; // INPUT
	NetFlow* I13; // INPUT
	NetFlow* I14; // INPUT
	NetFlow* I15; // INPUT
	NetFlow* I16; // INPUT
	NetFlow* I17; // INPUT
	NetFlow* I18; // INPUT
	NetFlow* I19; // INPUT
	NetFlow* I20; // INPUT
	NetFlow* I21; // INPUT
	NetFlow* I22; // INPUT
	NetFlow* I23; // INPUT
	NetFlow* I24; // INPUT
	NetFlow* I25; // INPUT
	NetFlow* I26; // INPUT
	NetFlow* I27; // INPUT
	NetFlow* I28; // INPUT
	NetFlow* I29; // INPUT
	NetFlow* I30; // INPUT
	NetFlow* I31; // INPUT
	
	prim_class_X_XOR32(
		//Verilog Parameters:
		int LOC, // Default: "UNPLACED"
		//Verilog Ports in definition order:
		NetFlow* O, // OUTPUT
		NetFlow* I0, // INPUT
		NetFlow* I1, // INPUT
		NetFlow* I2, // INPUT
		NetFlow* I3, // INPUT
		NetFlow* I4, // INPUT
		NetFlow* I5, // INPUT
		NetFlow* I6, // INPUT
		NetFlow* I7, // INPUT
		NetFlow* I8, // INPUT
		NetFlow* I9, // INPUT
		NetFlow* I10, // INPUT
		NetFlow* I11, // INPUT
		NetFlow* I12, // INPUT
		NetFlow* I13, // INPUT
		NetFlow* I14, // INPUT
		NetFlow* I15, // INPUT
		NetFlow* I16, // INPUT
		NetFlow* I17, // INPUT
		NetFlow* I18, // INPUT
		NetFlow* I19, // INPUT
		NetFlow* I20, // INPUT
		NetFlow* I21, // INPUT
		NetFlow* I22, // INPUT
		NetFlow* I23, // INPUT
		NetFlow* I24, // INPUT
		NetFlow* I25, // INPUT
		NetFlow* I26, // INPUT
		NetFlow* I27, // INPUT
		NetFlow* I28, // INPUT
		NetFlow* I29, // INPUT
		NetFlow* I30, // INPUT
		NetFlow* I31 // INPUT
		){
	
	// Assign parameters and ports: 
	//Verilog Parameters:
		this->LOC = LOC; // Default: "UNPLACED"
	//Verilog Ports in definition order:
		this->O = O; // OUTPUT
		this->I0 = I0; // INPUT
		this->I1 = I1; // INPUT
		this->I2 = I2; // INPUT
		this->I3 = I3; // INPUT
		this->I4 = I4; // INPUT
		this->I5 = I5; // INPUT
		this->I6 = I6; // INPUT
		this->I7 = I7; // INPUT
		this->I8 = I8; // INPUT
		this->I9 = I9; // INPUT
		this->I10 = I10; // INPUT
		this->I11 = I11; // INPUT
		this->I12 = I12; // INPUT
		this->I13 = I13; // INPUT
		this->I14 = I14; // INPUT
		this->I15 = I15; // INPUT
		this->I16 = I16; // INPUT
		this->I17 = I17; // INPUT
		this->I18 = I18; // INPUT
		this->I19 = I19; // INPUT
		this->I20 = I20; // INPUT
		this->I21 = I21; // INPUT
		this->I22 = I22; // INPUT
		this->I23 = I23; // INPUT
		this->I24 = I24; // INPUT
		this->I25 = I25; // INPUT
		this->I26 = I26; // INPUT
		this->I27 = I27; // INPUT
		this->I28 = I28; // INPUT
		this->I29 = I29; // INPUT
		this->I30 = I30; // INPUT
		this->I31 = I31; // INPUT
	
		register_wait_on_event_nets();
	
	}
	
	void register_wait_on_event_nets(){
	// TODO
	}
	void calculate(int time){
	// TODO
	}
};


class prim_class_X_XOR4{
	//Verilog Parameters:
	int LOC;
	//Verilog Ports in definition order:
	NetFlow* O; // OUTPUT
	NetFlow* I0; // INPUT
	NetFlow* I1; // INPUT
	NetFlow* I2; // INPUT
	NetFlow* I3; // INPUT
	
	prim_class_X_XOR4(
		//Verilog Parameters:
		int LOC, // Default: "UNPLACED"
		//Verilog Ports in definition order:
		NetFlow* O, // OUTPUT
		NetFlow* I0, // INPUT
		NetFlow* I1, // INPUT
		NetFlow* I2, // INPUT
		NetFlow* I3 // INPUT
		){
	
	// Assign parameters and ports: 
	//Verilog Parameters:
		this->LOC = LOC; // Default: "UNPLACED"
	//Verilog Ports in definition order:
		this->O = O; // OUTPUT
		this->I0 = I0; // INPUT
		this->I1 = I1; // INPUT
		this->I2 = I2; // INPUT
		this->I3 = I3; // INPUT
	
		register_wait_on_event_nets();
	
	}
	
	void register_wait_on_event_nets(){
	// TODO
	}
	void calculate(int time){
	// TODO
	}
};


class prim_class_X_XOR5{
	//Verilog Parameters:
	int LOC;
	//Verilog Ports in definition order:
	NetFlow* O; // OUTPUT
	NetFlow* I0; // INPUT
	NetFlow* I1; // INPUT
	NetFlow* I2; // INPUT
	NetFlow* I3; // INPUT
	NetFlow* I4; // INPUT
	
	prim_class_X_XOR5(
		//Verilog Parameters:
		int LOC, // Default: "UNPLACED"
		//Verilog Ports in definition order:
		NetFlow* O, // OUTPUT
		NetFlow* I0, // INPUT
		NetFlow* I1, // INPUT
		NetFlow* I2, // INPUT
		NetFlow* I3, // INPUT
		NetFlow* I4 // INPUT
		){
	
	// Assign parameters and ports: 
	//Verilog Parameters:
		this->LOC = LOC; // Default: "UNPLACED"
	//Verilog Ports in definition order:
		this->O = O; // OUTPUT
		this->I0 = I0; // INPUT
		this->I1 = I1; // INPUT
		this->I2 = I2; // INPUT
		this->I3 = I3; // INPUT
		this->I4 = I4; // INPUT
	
		register_wait_on_event_nets();
	
	}
	
	void register_wait_on_event_nets(){
	// TODO
	}
	void calculate(int time){
	// TODO
	}
};


class prim_class_X_XOR6{
	//Verilog Parameters:
	int LOC;
	//Verilog Ports in definition order:
	NetFlow* O; // OUTPUT
	NetFlow* I0; // INPUT
	NetFlow* I1; // INPUT
	NetFlow* I2; // INPUT
	NetFlow* I3; // INPUT
	NetFlow* I4; // INPUT
	NetFlow* I5; // INPUT
	
	prim_class_X_XOR6(
		//Verilog Parameters:
		int LOC, // Default: "UNPLACED"
		//Verilog Ports in definition order:
		NetFlow* O, // OUTPUT
		NetFlow* I0, // INPUT
		NetFlow* I1, // INPUT
		NetFlow* I2, // INPUT
		NetFlow* I3, // INPUT
		NetFlow* I4, // INPUT
		NetFlow* I5 // INPUT
		){
	
	// Assign parameters and ports: 
	//Verilog Parameters:
		this->LOC = LOC; // Default: "UNPLACED"
	//Verilog Ports in definition order:
		this->O = O; // OUTPUT
		this->I0 = I0; // INPUT
		this->I1 = I1; // INPUT
		this->I2 = I2; // INPUT
		this->I3 = I3; // INPUT
		this->I4 = I4; // INPUT
		this->I5 = I5; // INPUT
	
		register_wait_on_event_nets();
	
	}
	
	void register_wait_on_event_nets(){
	// TODO
	}
	void calculate(int time){
	// TODO
	}
};


class prim_class_X_XOR7{
	//Verilog Parameters:
	int LOC;
	//Verilog Ports in definition order:
	NetFlow* O; // OUTPUT
	NetFlow* I0; // INPUT
	NetFlow* I1; // INPUT
	NetFlow* I2; // INPUT
	NetFlow* I3; // INPUT
	NetFlow* I4; // INPUT
	NetFlow* I5; // INPUT
	NetFlow* I6; // INPUT
	
	prim_class_X_XOR7(
		//Verilog Parameters:
		int LOC, // Default: "UNPLACED"
		//Verilog Ports in definition order:
		NetFlow* O, // OUTPUT
		NetFlow* I0, // INPUT
		NetFlow* I1, // INPUT
		NetFlow* I2, // INPUT
		NetFlow* I3, // INPUT
		NetFlow* I4, // INPUT
		NetFlow* I5, // INPUT
		NetFlow* I6 // INPUT
		){
	
	// Assign parameters and ports: 
	//Verilog Parameters:
		this->LOC = LOC; // Default: "UNPLACED"
	//Verilog Ports in definition order:
		this->O = O; // OUTPUT
		this->I0 = I0; // INPUT
		this->I1 = I1; // INPUT
		this->I2 = I2; // INPUT
		this->I3 = I3; // INPUT
		this->I4 = I4; // INPUT
		this->I5 = I5; // INPUT
		this->I6 = I6; // INPUT
	
		register_wait_on_event_nets();
	
	}
	
	void register_wait_on_event_nets(){
	// TODO
	}
	void calculate(int time){
	// TODO
	}
};


class prim_class_X_XOR8{
	//Verilog Parameters:
	int LOC;
	//Verilog Ports in definition order:
	NetFlow* O; // OUTPUT
	NetFlow* I0; // INPUT
	NetFlow* I1; // INPUT
	NetFlow* I2; // INPUT
	NetFlow* I3; // INPUT
	NetFlow* I4; // INPUT
	NetFlow* I5; // INPUT
	NetFlow* I6; // INPUT
	NetFlow* I7; // INPUT
	
	prim_class_X_XOR8(
		//Verilog Parameters:
		int LOC, // Default: "UNPLACED"
		//Verilog Ports in definition order:
		NetFlow* O, // OUTPUT
		NetFlow* I0, // INPUT
		NetFlow* I1, // INPUT
		NetFlow* I2, // INPUT
		NetFlow* I3, // INPUT
		NetFlow* I4, // INPUT
		NetFlow* I5, // INPUT
		NetFlow* I6, // INPUT
		NetFlow* I7 // INPUT
		){
	
	// Assign parameters and ports: 
	//Verilog Parameters:
		this->LOC = LOC; // Default: "UNPLACED"
	//Verilog Ports in definition order:
		this->O = O; // OUTPUT
		this->I0 = I0; // INPUT
		this->I1 = I1; // INPUT
		this->I2 = I2; // INPUT
		this->I3 = I3; // INPUT
		this->I4 = I4; // INPUT
		this->I5 = I5; // INPUT
		this->I6 = I6; // INPUT
		this->I7 = I7; // INPUT
	
		register_wait_on_event_nets();
	
	}
	
	void register_wait_on_event_nets(){
	// TODO
	}
	void calculate(int time){
	// TODO
	}
};


class prim_class_X_ZERO{
	//Verilog Parameters:
	int LOC;
	//Verilog Ports in definition order:
	NetFlow* O; // OUTPUT
	
	prim_class_X_ZERO(
		//Verilog Parameters:
		int LOC, // Default: "UNPLACED"
		//Verilog Ports in definition order:
		NetFlow* O // OUTPUT
		){
	
	// Assign parameters and ports: 
	//Verilog Parameters:
		this->LOC = LOC; // Default: "UNPLACED"
	//Verilog Ports in definition order:
		this->O = O; // OUTPUT
	
		register_wait_on_event_nets();
	
	}
	
	void register_wait_on_event_nets(){
	// TODO
	}
	void calculate(int time){
	// TODO
	}
};


class prim_class_X_ZHOLD_DELAY{
	//Verilog Parameters:
	int ZHOLD_FABRIC;
	int ZHOLD_IFF;
	int LOC;
	//Verilog Ports in definition order:
	NetFlow* DLYFABRIC; // OUTPUT
	NetFlow* DLYIFF; // OUTPUT
	NetFlow* DLYIN; // INPUT
	
	prim_class_X_ZHOLD_DELAY(
		//Verilog Parameters:
		int ZHOLD_FABRIC, // Default: "DEFAULT"; // {"DEFAULT", "0", .... "31"}
		int ZHOLD_IFF, // Default: "DEFAULT"; // {"DEFAULT", "0", .... "31"}
		int LOC, // Default: "UNPLACED"
		//Verilog Ports in definition order:
		NetFlow* DLYFABRIC, // OUTPUT
		NetFlow* DLYIFF, // OUTPUT
		NetFlow* DLYIN // INPUT
		){
	
	// Assign parameters and ports: 
	//Verilog Parameters:
		this->ZHOLD_FABRIC = ZHOLD_FABRIC; // Default: "DEFAULT"; // {"DEFAULT", "0", .... "31"}
		this->ZHOLD_IFF = ZHOLD_IFF; // Default: "DEFAULT"; // {"DEFAULT", "0", .... "31"}
		this->LOC = LOC; // Default: "UNPLACED"
	//Verilog Ports in definition order:
		this->DLYFABRIC = DLYFABRIC; // OUTPUT
		this->DLYIFF = DLYIFF; // OUTPUT
		this->DLYIN = DLYIN; // INPUT
	
		register_wait_on_event_nets();
	
	}
	
	void register_wait_on_event_nets(){
	// TODO
	}
	void calculate(int time){
	// TODO
	}
};


class prim_class_X_SYSMON{
	//Verilog Parameters:
	int INIT_40;
	int INIT_41;
	int INIT_42;
	int INIT_43;
	int INIT_44;
	int INIT_45;
	int INIT_46;
	int INIT_47;
	int INIT_48;
	int INIT_49;
	int INIT_4A;
	int INIT_4B;
	int INIT_4C;
	int INIT_4D;
	int INIT_4E;
	int INIT_4F;
	int INIT_50;
	int INIT_51;
	int INIT_52;
	int INIT_53;
	int INIT_54;
	int INIT_55;
	int INIT_56;
	int INIT_57;
	int SIM_DEVICE;
	int SIM_MONITOR_FILE;
	int LOC;
	//Verilog Ports in definition order:
	NetFlow* ALM; // OUTPUT
	NetFlow* BUSY; // OUTPUT
	NetFlow* CHANNEL; // OUTPUT
	NetFlow* DO; // OUTPUT
	NetFlow* DRDY; // OUTPUT
	NetFlow* EOC; // OUTPUT
	NetFlow* EOS; // OUTPUT
	NetFlow* JTAGBUSY; // OUTPUT
	NetFlow* JTAGLOCKED; // OUTPUT
	NetFlow* JTAGMODIFIED; // OUTPUT
	NetFlow* OT; // OUTPUT
	NetFlow* CONVST; // INPUT
	NetFlow* CONVSTCLK; // INPUT
	NetFlow* DADDR; // INPUT
	NetFlow* DCLK; // INPUT
	NetFlow* DEN; // INPUT
	NetFlow* DI; // INPUT
	NetFlow* DWE; // INPUT
	NetFlow* RESET; // INPUT
	NetFlow* VAUXN; // INPUT
	NetFlow* VAUXP; // INPUT
	NetFlow* VN; // INPUT
	NetFlow* VP; // INPUT
	
	prim_class_X_SYSMON(
		//Verilog Parameters:
		int INIT_40, // Default: 16'h0
		int INIT_41, // Default: 16'h0
		int INIT_42, // Default: 16'h0800
		int INIT_43, // Default: 16'h0
		int INIT_44, // Default: 16'h0
		int INIT_45, // Default: 16'h0
		int INIT_46, // Default: 16'h0
		int INIT_47, // Default: 16'h0
		int INIT_48, // Default: 16'h0
		int INIT_49, // Default: 16'h0
		int INIT_4A, // Default: 16'h0
		int INIT_4B, // Default: 16'h0
		int INIT_4C, // Default: 16'h0
		int INIT_4D, // Default: 16'h0
		int INIT_4E, // Default: 16'h0
		int INIT_4F, // Default: 16'h0
		int INIT_50, // Default: 16'h0
		int INIT_51, // Default: 16'h0
		int INIT_52, // Default: 16'h0
		int INIT_53, // Default: 16'h0
		int INIT_54, // Default: 16'h0
		int INIT_55, // Default: 16'h0
		int INIT_56, // Default: 16'h0
		int INIT_57, // Default: 16'h0
		int SIM_DEVICE, // Default: "VIRTEX5"
		int SIM_MONITOR_FILE, // Default: "design.txt"
		int LOC, // Default: "UNPLACED"
		//Verilog Ports in definition order:
		NetFlow* ALM, // OUTPUT
		NetFlow* BUSY, // OUTPUT
		NetFlow* CHANNEL, // OUTPUT
		NetFlow* DO, // OUTPUT
		NetFlow* DRDY, // OUTPUT
		NetFlow* EOC, // OUTPUT
		NetFlow* EOS, // OUTPUT
		NetFlow* JTAGBUSY, // OUTPUT
		NetFlow* JTAGLOCKED, // OUTPUT
		NetFlow* JTAGMODIFIED, // OUTPUT
		NetFlow* OT, // OUTPUT
		NetFlow* CONVST, // INPUT
		NetFlow* CONVSTCLK, // INPUT
		NetFlow* DADDR, // INPUT
		NetFlow* DCLK, // INPUT
		NetFlow* DEN, // INPUT
		NetFlow* DI, // INPUT
		NetFlow* DWE, // INPUT
		NetFlow* RESET, // INPUT
		NetFlow* VAUXN, // INPUT
		NetFlow* VAUXP, // INPUT
		NetFlow* VN, // INPUT
		NetFlow* VP // INPUT
		){
	
	// Assign parameters and ports: 
	//Verilog Parameters:
		this->INIT_40 = INIT_40; // Default: 16'h0
		this->INIT_41 = INIT_41; // Default: 16'h0
		this->INIT_42 = INIT_42; // Default: 16'h0800
		this->INIT_43 = INIT_43; // Default: 16'h0
		this->INIT_44 = INIT_44; // Default: 16'h0
		this->INIT_45 = INIT_45; // Default: 16'h0
		this->INIT_46 = INIT_46; // Default: 16'h0
		this->INIT_47 = INIT_47; // Default: 16'h0
		this->INIT_48 = INIT_48; // Default: 16'h0
		this->INIT_49 = INIT_49; // Default: 16'h0
		this->INIT_4A = INIT_4A; // Default: 16'h0
		this->INIT_4B = INIT_4B; // Default: 16'h0
		this->INIT_4C = INIT_4C; // Default: 16'h0
		this->INIT_4D = INIT_4D; // Default: 16'h0
		this->INIT_4E = INIT_4E; // Default: 16'h0
		this->INIT_4F = INIT_4F; // Default: 16'h0
		this->INIT_50 = INIT_50; // Default: 16'h0
		this->INIT_51 = INIT_51; // Default: 16'h0
		this->INIT_52 = INIT_52; // Default: 16'h0
		this->INIT_53 = INIT_53; // Default: 16'h0
		this->INIT_54 = INIT_54; // Default: 16'h0
		this->INIT_55 = INIT_55; // Default: 16'h0
		this->INIT_56 = INIT_56; // Default: 16'h0
		this->INIT_57 = INIT_57; // Default: 16'h0
		this->SIM_DEVICE = SIM_DEVICE; // Default: "VIRTEX5"
		this->SIM_MONITOR_FILE = SIM_MONITOR_FILE; // Default: "design.txt"
		this->LOC = LOC; // Default: "UNPLACED"
	//Verilog Ports in definition order:
		this->ALM = ALM; // OUTPUT
		this->BUSY = BUSY; // OUTPUT
		this->CHANNEL = CHANNEL; // OUTPUT
		this->DO = DO; // OUTPUT
		this->DRDY = DRDY; // OUTPUT
		this->EOC = EOC; // OUTPUT
		this->EOS = EOS; // OUTPUT
		this->JTAGBUSY = JTAGBUSY; // OUTPUT
		this->JTAGLOCKED = JTAGLOCKED; // OUTPUT
		this->JTAGMODIFIED = JTAGMODIFIED; // OUTPUT
		this->OT = OT; // OUTPUT
		this->CONVST = CONVST; // INPUT
		this->CONVSTCLK = CONVSTCLK; // INPUT
		this->DADDR = DADDR; // INPUT
		this->DCLK = DCLK; // INPUT
		this->DEN = DEN; // INPUT
		this->DI = DI; // INPUT
		this->DWE = DWE; // INPUT
		this->RESET = RESET; // INPUT
		this->VAUXN = VAUXN; // INPUT
		this->VAUXP = VAUXP; // INPUT
		this->VN = VN; // INPUT
		this->VP = VP; // INPUT
	
		register_wait_on_event_nets();
	
	}
	
	void register_wait_on_event_nets(){
	// TODO
	}
	void calculate(int time){
	// TODO
	}
};


class prim_class_X_TEMAC_SINGLE{
	//Verilog Parameters:
	int LOC;
	int EMAC_1000BASEX_ENABLE;
	int EMAC_ADDRFILTER_ENABLE;
	int EMAC_BYTEPHY;
	int EMAC_CTRLLENCHECK_DISABLE;
	int EMAC_DCRBASEADDR;
	int EMAC_GTLOOPBACK;
	int EMAC_HOST_ENABLE;
	int EMAC_LINKTIMERVAL;
	int EMAC_LTCHECK_DISABLE;
	int EMAC_MDIO_ENABLE;
	int EMAC_MDIO_IGNORE_PHYADZERO;
	int EMAC_PAUSEADDR;
	int EMAC_PHYINITAUTONEG_ENABLE;
	int EMAC_PHYISOLATE;
	int EMAC_PHYLOOPBACKMSB;
	int EMAC_PHYPOWERDOWN;
	int EMAC_PHYRESET;
	int EMAC_RGMII_ENABLE;
	int EMAC_RX16BITCLIENT_ENABLE;
	int EMAC_RXFLOWCTRL_ENABLE;
	int EMAC_RXHALFDUPLEX;
	int EMAC_RXINBANDFCS_ENABLE;
	int EMAC_RXJUMBOFRAME_ENABLE;
	int EMAC_RXRESET;
	int EMAC_RXVLAN_ENABLE;
	int EMAC_RX_ENABLE;
	int EMAC_SGMII_ENABLE;
	int EMAC_SPEED_LSB;
	int EMAC_SPEED_MSB;
	int EMAC_TX16BITCLIENT_ENABLE;
	int EMAC_TXFLOWCTRL_ENABLE;
	int EMAC_TXHALFDUPLEX;
	int EMAC_TXIFGADJUST_ENABLE;
	int EMAC_TXINBANDFCS_ENABLE;
	int EMAC_TXJUMBOFRAME_ENABLE;
	int EMAC_TXRESET;
	int EMAC_TXVLAN_ENABLE;
	int EMAC_TX_ENABLE;
	int EMAC_UNICASTADDR;
	int EMAC_UNIDIRECTION_ENABLE;
	int EMAC_USECLKEN;
	int SIM_VERSION;
	//Verilog Ports in definition order:
	NetFlow* DCRHOSTDONEIR; // OUTPUT
	NetFlow* EMACCLIENTANINTERRUPT; // OUTPUT
	NetFlow* EMACCLIENTRXBADFRAME; // OUTPUT
	NetFlow* EMACCLIENTRXCLIENTCLKOUT; // OUTPUT
	NetFlow* EMACCLIENTRXD; // OUTPUT
	NetFlow* EMACCLIENTRXDVLD; // OUTPUT
	NetFlow* EMACCLIENTRXDVLDMSW; // OUTPUT
	NetFlow* EMACCLIENTRXFRAMEDROP; // OUTPUT
	NetFlow* EMACCLIENTRXGOODFRAME; // OUTPUT
	NetFlow* EMACCLIENTRXSTATS; // OUTPUT
	NetFlow* EMACCLIENTRXSTATSBYTEVLD; // OUTPUT
	NetFlow* EMACCLIENTRXSTATSVLD; // OUTPUT
	NetFlow* EMACCLIENTTXACK; // OUTPUT
	NetFlow* EMACCLIENTTXCLIENTCLKOUT; // OUTPUT
	NetFlow* EMACCLIENTTXCOLLISION; // OUTPUT
	NetFlow* EMACCLIENTTXRETRANSMIT; // OUTPUT
	NetFlow* EMACCLIENTTXSTATS; // OUTPUT
	NetFlow* EMACCLIENTTXSTATSBYTEVLD; // OUTPUT
	NetFlow* EMACCLIENTTXSTATSVLD; // OUTPUT
	NetFlow* EMACDCRACK; // OUTPUT
	NetFlow* EMACDCRDBUS; // OUTPUT
	NetFlow* EMACPHYENCOMMAALIGN; // OUTPUT
	NetFlow* EMACPHYLOOPBACKMSB; // OUTPUT
	NetFlow* EMACPHYMCLKOUT; // OUTPUT
	NetFlow* EMACPHYMDOUT; // OUTPUT
	NetFlow* EMACPHYMDTRI; // OUTPUT
	NetFlow* EMACPHYMGTRXRESET; // OUTPUT
	NetFlow* EMACPHYMGTTXRESET; // OUTPUT
	NetFlow* EMACPHYPOWERDOWN; // OUTPUT
	NetFlow* EMACPHYSYNCACQSTATUS; // OUTPUT
	NetFlow* EMACPHYTXCHARDISPMODE; // OUTPUT
	NetFlow* EMACPHYTXCHARDISPVAL; // OUTPUT
	NetFlow* EMACPHYTXCHARISK; // OUTPUT
	NetFlow* EMACPHYTXCLK; // OUTPUT
	NetFlow* EMACPHYTXD; // OUTPUT
	NetFlow* EMACPHYTXEN; // OUTPUT
	NetFlow* EMACPHYTXER; // OUTPUT
	NetFlow* EMACPHYTXGMIIMIICLKOUT; // OUTPUT
	NetFlow* EMACSPEEDIS10100; // OUTPUT
	NetFlow* HOSTMIIMRDY; // OUTPUT
	NetFlow* HOSTRDDATA; // OUTPUT
	NetFlow* CLIENTEMACDCMLOCKED; // INPUT
	NetFlow* CLIENTEMACPAUSEREQ; // INPUT
	NetFlow* CLIENTEMACPAUSEVAL; // INPUT
	NetFlow* CLIENTEMACRXCLIENTCLKIN; // INPUT
	NetFlow* CLIENTEMACTXCLIENTCLKIN; // INPUT
	NetFlow* CLIENTEMACTXD; // INPUT
	NetFlow* CLIENTEMACTXDVLD; // INPUT
	NetFlow* CLIENTEMACTXDVLDMSW; // INPUT
	NetFlow* CLIENTEMACTXFIRSTBYTE; // INPUT
	NetFlow* CLIENTEMACTXIFGDELAY; // INPUT
	NetFlow* CLIENTEMACTXUNDERRUN; // INPUT
	NetFlow* DCREMACABUS; // INPUT
	NetFlow* DCREMACCLK; // INPUT
	NetFlow* DCREMACDBUS; // INPUT
	NetFlow* DCREMACENABLE; // INPUT
	NetFlow* DCREMACREAD; // INPUT
	NetFlow* DCREMACWRITE; // INPUT
	NetFlow* HOSTADDR; // INPUT
	NetFlow* HOSTCLK; // INPUT
	NetFlow* HOSTMIIMSEL; // INPUT
	NetFlow* HOSTOPCODE; // INPUT
	NetFlow* HOSTREQ; // INPUT
	NetFlow* HOSTWRDATA; // INPUT
	NetFlow* PHYEMACCOL; // INPUT
	NetFlow* PHYEMACCRS; // INPUT
	NetFlow* PHYEMACGTXCLK; // INPUT
	NetFlow* PHYEMACMCLKIN; // INPUT
	NetFlow* PHYEMACMDIN; // INPUT
	NetFlow* PHYEMACMIITXCLK; // INPUT
	NetFlow* PHYEMACPHYAD; // INPUT
	NetFlow* PHYEMACRXBUFSTATUS; // INPUT
	NetFlow* PHYEMACRXCHARISCOMMA; // INPUT
	NetFlow* PHYEMACRXCHARISK; // INPUT
	NetFlow* PHYEMACRXCLK; // INPUT
	NetFlow* PHYEMACRXCLKCORCNT; // INPUT
	NetFlow* PHYEMACRXD; // INPUT
	NetFlow* PHYEMACRXDISPERR; // INPUT
	NetFlow* PHYEMACRXDV; // INPUT
	NetFlow* PHYEMACRXER; // INPUT
	NetFlow* PHYEMACRXNOTINTABLE; // INPUT
	NetFlow* PHYEMACRXRUNDISP; // INPUT
	NetFlow* PHYEMACSIGNALDET; // INPUT
	NetFlow* PHYEMACTXBUFERR; // INPUT
	NetFlow* PHYEMACTXGMIIMIICLKIN; // INPUT
	NetFlow* RESET; // INPUT
	
	prim_class_X_TEMAC_SINGLE(
		//Verilog Parameters:
		int LOC, // Default: "UNPLACED"
		int EMAC_1000BASEX_ENABLE, // Default: "FALSE"
		int EMAC_ADDRFILTER_ENABLE, // Default: "FALSE"
		int EMAC_BYTEPHY, // Default: "FALSE"
		int EMAC_CTRLLENCHECK_DISABLE, // Default: "FALSE"
		int EMAC_DCRBASEADDR, // Default: 8'h00
		int EMAC_GTLOOPBACK, // Default: "FALSE"
		int EMAC_HOST_ENABLE, // Default: "FALSE"
		int EMAC_LINKTIMERVAL, // Default: 9'h000
		int EMAC_LTCHECK_DISABLE, // Default: "FALSE"
		int EMAC_MDIO_ENABLE, // Default: "FALSE"
		int EMAC_MDIO_IGNORE_PHYADZERO, // Default: "FALSE"
		int EMAC_PAUSEADDR, // Default: 48'h000000000000
		int EMAC_PHYINITAUTONEG_ENABLE, // Default: "FALSE"
		int EMAC_PHYISOLATE, // Default: "FALSE"
		int EMAC_PHYLOOPBACKMSB, // Default: "FALSE"
		int EMAC_PHYPOWERDOWN, // Default: "FALSE"
		int EMAC_PHYRESET, // Default: "FALSE"
		int EMAC_RGMII_ENABLE, // Default: "FALSE"
		int EMAC_RX16BITCLIENT_ENABLE, // Default: "FALSE"
		int EMAC_RXFLOWCTRL_ENABLE, // Default: "FALSE"
		int EMAC_RXHALFDUPLEX, // Default: "FALSE"
		int EMAC_RXINBANDFCS_ENABLE, // Default: "FALSE"
		int EMAC_RXJUMBOFRAME_ENABLE, // Default: "FALSE"
		int EMAC_RXRESET, // Default: "FALSE"
		int EMAC_RXVLAN_ENABLE, // Default: "FALSE"
		int EMAC_RX_ENABLE, // Default: "TRUE"
		int EMAC_SGMII_ENABLE, // Default: "FALSE"
		int EMAC_SPEED_LSB, // Default: "FALSE"
		int EMAC_SPEED_MSB, // Default: "FALSE"
		int EMAC_TX16BITCLIENT_ENABLE, // Default: "FALSE"
		int EMAC_TXFLOWCTRL_ENABLE, // Default: "FALSE"
		int EMAC_TXHALFDUPLEX, // Default: "FALSE"
		int EMAC_TXIFGADJUST_ENABLE, // Default: "FALSE"
		int EMAC_TXINBANDFCS_ENABLE, // Default: "FALSE"
		int EMAC_TXJUMBOFRAME_ENABLE, // Default: "FALSE"
		int EMAC_TXRESET, // Default: "FALSE"
		int EMAC_TXVLAN_ENABLE, // Default: "FALSE"
		int EMAC_TX_ENABLE, // Default: "TRUE"
		int EMAC_UNICASTADDR, // Default: 48'h000000000000
		int EMAC_UNIDIRECTION_ENABLE, // Default: "FALSE"
		int EMAC_USECLKEN, // Default: "FALSE"
		int SIM_VERSION, // Default: "1.0"
		//Verilog Ports in definition order:
		NetFlow* DCRHOSTDONEIR, // OUTPUT
		NetFlow* EMACCLIENTANINTERRUPT, // OUTPUT
		NetFlow* EMACCLIENTRXBADFRAME, // OUTPUT
		NetFlow* EMACCLIENTRXCLIENTCLKOUT, // OUTPUT
		NetFlow* EMACCLIENTRXD, // OUTPUT
		NetFlow* EMACCLIENTRXDVLD, // OUTPUT
		NetFlow* EMACCLIENTRXDVLDMSW, // OUTPUT
		NetFlow* EMACCLIENTRXFRAMEDROP, // OUTPUT
		NetFlow* EMACCLIENTRXGOODFRAME, // OUTPUT
		NetFlow* EMACCLIENTRXSTATS, // OUTPUT
		NetFlow* EMACCLIENTRXSTATSBYTEVLD, // OUTPUT
		NetFlow* EMACCLIENTRXSTATSVLD, // OUTPUT
		NetFlow* EMACCLIENTTXACK, // OUTPUT
		NetFlow* EMACCLIENTTXCLIENTCLKOUT, // OUTPUT
		NetFlow* EMACCLIENTTXCOLLISION, // OUTPUT
		NetFlow* EMACCLIENTTXRETRANSMIT, // OUTPUT
		NetFlow* EMACCLIENTTXSTATS, // OUTPUT
		NetFlow* EMACCLIENTTXSTATSBYTEVLD, // OUTPUT
		NetFlow* EMACCLIENTTXSTATSVLD, // OUTPUT
		NetFlow* EMACDCRACK, // OUTPUT
		NetFlow* EMACDCRDBUS, // OUTPUT
		NetFlow* EMACPHYENCOMMAALIGN, // OUTPUT
		NetFlow* EMACPHYLOOPBACKMSB, // OUTPUT
		NetFlow* EMACPHYMCLKOUT, // OUTPUT
		NetFlow* EMACPHYMDOUT, // OUTPUT
		NetFlow* EMACPHYMDTRI, // OUTPUT
		NetFlow* EMACPHYMGTRXRESET, // OUTPUT
		NetFlow* EMACPHYMGTTXRESET, // OUTPUT
		NetFlow* EMACPHYPOWERDOWN, // OUTPUT
		NetFlow* EMACPHYSYNCACQSTATUS, // OUTPUT
		NetFlow* EMACPHYTXCHARDISPMODE, // OUTPUT
		NetFlow* EMACPHYTXCHARDISPVAL, // OUTPUT
		NetFlow* EMACPHYTXCHARISK, // OUTPUT
		NetFlow* EMACPHYTXCLK, // OUTPUT
		NetFlow* EMACPHYTXD, // OUTPUT
		NetFlow* EMACPHYTXEN, // OUTPUT
		NetFlow* EMACPHYTXER, // OUTPUT
		NetFlow* EMACPHYTXGMIIMIICLKOUT, // OUTPUT
		NetFlow* EMACSPEEDIS10100, // OUTPUT
		NetFlow* HOSTMIIMRDY, // OUTPUT
		NetFlow* HOSTRDDATA, // OUTPUT
		NetFlow* CLIENTEMACDCMLOCKED, // INPUT
		NetFlow* CLIENTEMACPAUSEREQ, // INPUT
		NetFlow* CLIENTEMACPAUSEVAL, // INPUT
		NetFlow* CLIENTEMACRXCLIENTCLKIN, // INPUT
		NetFlow* CLIENTEMACTXCLIENTCLKIN, // INPUT
		NetFlow* CLIENTEMACTXD, // INPUT
		NetFlow* CLIENTEMACTXDVLD, // INPUT
		NetFlow* CLIENTEMACTXDVLDMSW, // INPUT
		NetFlow* CLIENTEMACTXFIRSTBYTE, // INPUT
		NetFlow* CLIENTEMACTXIFGDELAY, // INPUT
		NetFlow* CLIENTEMACTXUNDERRUN, // INPUT
		NetFlow* DCREMACABUS, // INPUT
		NetFlow* DCREMACCLK, // INPUT
		NetFlow* DCREMACDBUS, // INPUT
		NetFlow* DCREMACENABLE, // INPUT
		NetFlow* DCREMACREAD, // INPUT
		NetFlow* DCREMACWRITE, // INPUT
		NetFlow* HOSTADDR, // INPUT
		NetFlow* HOSTCLK, // INPUT
		NetFlow* HOSTMIIMSEL, // INPUT
		NetFlow* HOSTOPCODE, // INPUT
		NetFlow* HOSTREQ, // INPUT
		NetFlow* HOSTWRDATA, // INPUT
		NetFlow* PHYEMACCOL, // INPUT
		NetFlow* PHYEMACCRS, // INPUT
		NetFlow* PHYEMACGTXCLK, // INPUT
		NetFlow* PHYEMACMCLKIN, // INPUT
		NetFlow* PHYEMACMDIN, // INPUT
		NetFlow* PHYEMACMIITXCLK, // INPUT
		NetFlow* PHYEMACPHYAD, // INPUT
		NetFlow* PHYEMACRXBUFSTATUS, // INPUT
		NetFlow* PHYEMACRXCHARISCOMMA, // INPUT
		NetFlow* PHYEMACRXCHARISK, // INPUT
		NetFlow* PHYEMACRXCLK, // INPUT
		NetFlow* PHYEMACRXCLKCORCNT, // INPUT
		NetFlow* PHYEMACRXD, // INPUT
		NetFlow* PHYEMACRXDISPERR, // INPUT
		NetFlow* PHYEMACRXDV, // INPUT
		NetFlow* PHYEMACRXER, // INPUT
		NetFlow* PHYEMACRXNOTINTABLE, // INPUT
		NetFlow* PHYEMACRXRUNDISP, // INPUT
		NetFlow* PHYEMACSIGNALDET, // INPUT
		NetFlow* PHYEMACTXBUFERR, // INPUT
		NetFlow* PHYEMACTXGMIIMIICLKIN, // INPUT
		NetFlow* RESET // INPUT
		){
	
	// Assign parameters and ports: 
	//Verilog Parameters:
		this->LOC = LOC; // Default: "UNPLACED"
		this->EMAC_1000BASEX_ENABLE = EMAC_1000BASEX_ENABLE; // Default: "FALSE"
		this->EMAC_ADDRFILTER_ENABLE = EMAC_ADDRFILTER_ENABLE; // Default: "FALSE"
		this->EMAC_BYTEPHY = EMAC_BYTEPHY; // Default: "FALSE"
		this->EMAC_CTRLLENCHECK_DISABLE = EMAC_CTRLLENCHECK_DISABLE; // Default: "FALSE"
		this->EMAC_DCRBASEADDR = EMAC_DCRBASEADDR; // Default: 8'h00
		this->EMAC_GTLOOPBACK = EMAC_GTLOOPBACK; // Default: "FALSE"
		this->EMAC_HOST_ENABLE = EMAC_HOST_ENABLE; // Default: "FALSE"
		this->EMAC_LINKTIMERVAL = EMAC_LINKTIMERVAL; // Default: 9'h000
		this->EMAC_LTCHECK_DISABLE = EMAC_LTCHECK_DISABLE; // Default: "FALSE"
		this->EMAC_MDIO_ENABLE = EMAC_MDIO_ENABLE; // Default: "FALSE"
		this->EMAC_MDIO_IGNORE_PHYADZERO = EMAC_MDIO_IGNORE_PHYADZERO; // Default: "FALSE"
		this->EMAC_PAUSEADDR = EMAC_PAUSEADDR; // Default: 48'h000000000000
		this->EMAC_PHYINITAUTONEG_ENABLE = EMAC_PHYINITAUTONEG_ENABLE; // Default: "FALSE"
		this->EMAC_PHYISOLATE = EMAC_PHYISOLATE; // Default: "FALSE"
		this->EMAC_PHYLOOPBACKMSB = EMAC_PHYLOOPBACKMSB; // Default: "FALSE"
		this->EMAC_PHYPOWERDOWN = EMAC_PHYPOWERDOWN; // Default: "FALSE"
		this->EMAC_PHYRESET = EMAC_PHYRESET; // Default: "FALSE"
		this->EMAC_RGMII_ENABLE = EMAC_RGMII_ENABLE; // Default: "FALSE"
		this->EMAC_RX16BITCLIENT_ENABLE = EMAC_RX16BITCLIENT_ENABLE; // Default: "FALSE"
		this->EMAC_RXFLOWCTRL_ENABLE = EMAC_RXFLOWCTRL_ENABLE; // Default: "FALSE"
		this->EMAC_RXHALFDUPLEX = EMAC_RXHALFDUPLEX; // Default: "FALSE"
		this->EMAC_RXINBANDFCS_ENABLE = EMAC_RXINBANDFCS_ENABLE; // Default: "FALSE"
		this->EMAC_RXJUMBOFRAME_ENABLE = EMAC_RXJUMBOFRAME_ENABLE; // Default: "FALSE"
		this->EMAC_RXRESET = EMAC_RXRESET; // Default: "FALSE"
		this->EMAC_RXVLAN_ENABLE = EMAC_RXVLAN_ENABLE; // Default: "FALSE"
		this->EMAC_RX_ENABLE = EMAC_RX_ENABLE; // Default: "TRUE"
		this->EMAC_SGMII_ENABLE = EMAC_SGMII_ENABLE; // Default: "FALSE"
		this->EMAC_SPEED_LSB = EMAC_SPEED_LSB; // Default: "FALSE"
		this->EMAC_SPEED_MSB = EMAC_SPEED_MSB; // Default: "FALSE"
		this->EMAC_TX16BITCLIENT_ENABLE = EMAC_TX16BITCLIENT_ENABLE; // Default: "FALSE"
		this->EMAC_TXFLOWCTRL_ENABLE = EMAC_TXFLOWCTRL_ENABLE; // Default: "FALSE"
		this->EMAC_TXHALFDUPLEX = EMAC_TXHALFDUPLEX; // Default: "FALSE"
		this->EMAC_TXIFGADJUST_ENABLE = EMAC_TXIFGADJUST_ENABLE; // Default: "FALSE"
		this->EMAC_TXINBANDFCS_ENABLE = EMAC_TXINBANDFCS_ENABLE; // Default: "FALSE"
		this->EMAC_TXJUMBOFRAME_ENABLE = EMAC_TXJUMBOFRAME_ENABLE; // Default: "FALSE"
		this->EMAC_TXRESET = EMAC_TXRESET; // Default: "FALSE"
		this->EMAC_TXVLAN_ENABLE = EMAC_TXVLAN_ENABLE; // Default: "FALSE"
		this->EMAC_TX_ENABLE = EMAC_TX_ENABLE; // Default: "TRUE"
		this->EMAC_UNICASTADDR = EMAC_UNICASTADDR; // Default: 48'h000000000000
		this->EMAC_UNIDIRECTION_ENABLE = EMAC_UNIDIRECTION_ENABLE; // Default: "FALSE"
		this->EMAC_USECLKEN = EMAC_USECLKEN; // Default: "FALSE"
		this->SIM_VERSION = SIM_VERSION; // Default: "1.0"
	//Verilog Ports in definition order:
		this->DCRHOSTDONEIR = DCRHOSTDONEIR; // OUTPUT
		this->EMACCLIENTANINTERRUPT = EMACCLIENTANINTERRUPT; // OUTPUT
		this->EMACCLIENTRXBADFRAME = EMACCLIENTRXBADFRAME; // OUTPUT
		this->EMACCLIENTRXCLIENTCLKOUT = EMACCLIENTRXCLIENTCLKOUT; // OUTPUT
		this->EMACCLIENTRXD = EMACCLIENTRXD; // OUTPUT
		this->EMACCLIENTRXDVLD = EMACCLIENTRXDVLD; // OUTPUT
		this->EMACCLIENTRXDVLDMSW = EMACCLIENTRXDVLDMSW; // OUTPUT
		this->EMACCLIENTRXFRAMEDROP = EMACCLIENTRXFRAMEDROP; // OUTPUT
		this->EMACCLIENTRXGOODFRAME = EMACCLIENTRXGOODFRAME; // OUTPUT
		this->EMACCLIENTRXSTATS = EMACCLIENTRXSTATS; // OUTPUT
		this->EMACCLIENTRXSTATSBYTEVLD = EMACCLIENTRXSTATSBYTEVLD; // OUTPUT
		this->EMACCLIENTRXSTATSVLD = EMACCLIENTRXSTATSVLD; // OUTPUT
		this->EMACCLIENTTXACK = EMACCLIENTTXACK; // OUTPUT
		this->EMACCLIENTTXCLIENTCLKOUT = EMACCLIENTTXCLIENTCLKOUT; // OUTPUT
		this->EMACCLIENTTXCOLLISION = EMACCLIENTTXCOLLISION; // OUTPUT
		this->EMACCLIENTTXRETRANSMIT = EMACCLIENTTXRETRANSMIT; // OUTPUT
		this->EMACCLIENTTXSTATS = EMACCLIENTTXSTATS; // OUTPUT
		this->EMACCLIENTTXSTATSBYTEVLD = EMACCLIENTTXSTATSBYTEVLD; // OUTPUT
		this->EMACCLIENTTXSTATSVLD = EMACCLIENTTXSTATSVLD; // OUTPUT
		this->EMACDCRACK = EMACDCRACK; // OUTPUT
		this->EMACDCRDBUS = EMACDCRDBUS; // OUTPUT
		this->EMACPHYENCOMMAALIGN = EMACPHYENCOMMAALIGN; // OUTPUT
		this->EMACPHYLOOPBACKMSB = EMACPHYLOOPBACKMSB; // OUTPUT
		this->EMACPHYMCLKOUT = EMACPHYMCLKOUT; // OUTPUT
		this->EMACPHYMDOUT = EMACPHYMDOUT; // OUTPUT
		this->EMACPHYMDTRI = EMACPHYMDTRI; // OUTPUT
		this->EMACPHYMGTRXRESET = EMACPHYMGTRXRESET; // OUTPUT
		this->EMACPHYMGTTXRESET = EMACPHYMGTTXRESET; // OUTPUT
		this->EMACPHYPOWERDOWN = EMACPHYPOWERDOWN; // OUTPUT
		this->EMACPHYSYNCACQSTATUS = EMACPHYSYNCACQSTATUS; // OUTPUT
		this->EMACPHYTXCHARDISPMODE = EMACPHYTXCHARDISPMODE; // OUTPUT
		this->EMACPHYTXCHARDISPVAL = EMACPHYTXCHARDISPVAL; // OUTPUT
		this->EMACPHYTXCHARISK = EMACPHYTXCHARISK; // OUTPUT
		this->EMACPHYTXCLK = EMACPHYTXCLK; // OUTPUT
		this->EMACPHYTXD = EMACPHYTXD; // OUTPUT
		this->EMACPHYTXEN = EMACPHYTXEN; // OUTPUT
		this->EMACPHYTXER = EMACPHYTXER; // OUTPUT
		this->EMACPHYTXGMIIMIICLKOUT = EMACPHYTXGMIIMIICLKOUT; // OUTPUT
		this->EMACSPEEDIS10100 = EMACSPEEDIS10100; // OUTPUT
		this->HOSTMIIMRDY = HOSTMIIMRDY; // OUTPUT
		this->HOSTRDDATA = HOSTRDDATA; // OUTPUT
		this->CLIENTEMACDCMLOCKED = CLIENTEMACDCMLOCKED; // INPUT
		this->CLIENTEMACPAUSEREQ = CLIENTEMACPAUSEREQ; // INPUT
		this->CLIENTEMACPAUSEVAL = CLIENTEMACPAUSEVAL; // INPUT
		this->CLIENTEMACRXCLIENTCLKIN = CLIENTEMACRXCLIENTCLKIN; // INPUT
		this->CLIENTEMACTXCLIENTCLKIN = CLIENTEMACTXCLIENTCLKIN; // INPUT
		this->CLIENTEMACTXD = CLIENTEMACTXD; // INPUT
		this->CLIENTEMACTXDVLD = CLIENTEMACTXDVLD; // INPUT
		this->CLIENTEMACTXDVLDMSW = CLIENTEMACTXDVLDMSW; // INPUT
		this->CLIENTEMACTXFIRSTBYTE = CLIENTEMACTXFIRSTBYTE; // INPUT
		this->CLIENTEMACTXIFGDELAY = CLIENTEMACTXIFGDELAY; // INPUT
		this->CLIENTEMACTXUNDERRUN = CLIENTEMACTXUNDERRUN; // INPUT
		this->DCREMACABUS = DCREMACABUS; // INPUT
		this->DCREMACCLK = DCREMACCLK; // INPUT
		this->DCREMACDBUS = DCREMACDBUS; // INPUT
		this->DCREMACENABLE = DCREMACENABLE; // INPUT
		this->DCREMACREAD = DCREMACREAD; // INPUT
		this->DCREMACWRITE = DCREMACWRITE; // INPUT
		this->HOSTADDR = HOSTADDR; // INPUT
		this->HOSTCLK = HOSTCLK; // INPUT
		this->HOSTMIIMSEL = HOSTMIIMSEL; // INPUT
		this->HOSTOPCODE = HOSTOPCODE; // INPUT
		this->HOSTREQ = HOSTREQ; // INPUT
		this->HOSTWRDATA = HOSTWRDATA; // INPUT
		this->PHYEMACCOL = PHYEMACCOL; // INPUT
		this->PHYEMACCRS = PHYEMACCRS; // INPUT
		this->PHYEMACGTXCLK = PHYEMACGTXCLK; // INPUT
		this->PHYEMACMCLKIN = PHYEMACMCLKIN; // INPUT
		this->PHYEMACMDIN = PHYEMACMDIN; // INPUT
		this->PHYEMACMIITXCLK = PHYEMACMIITXCLK; // INPUT
		this->PHYEMACPHYAD = PHYEMACPHYAD; // INPUT
		this->PHYEMACRXBUFSTATUS = PHYEMACRXBUFSTATUS; // INPUT
		this->PHYEMACRXCHARISCOMMA = PHYEMACRXCHARISCOMMA; // INPUT
		this->PHYEMACRXCHARISK = PHYEMACRXCHARISK; // INPUT
		this->PHYEMACRXCLK = PHYEMACRXCLK; // INPUT
		this->PHYEMACRXCLKCORCNT = PHYEMACRXCLKCORCNT; // INPUT
		this->PHYEMACRXD = PHYEMACRXD; // INPUT
		this->PHYEMACRXDISPERR = PHYEMACRXDISPERR; // INPUT
		this->PHYEMACRXDV = PHYEMACRXDV; // INPUT
		this->PHYEMACRXER = PHYEMACRXER; // INPUT
		this->PHYEMACRXNOTINTABLE = PHYEMACRXNOTINTABLE; // INPUT
		this->PHYEMACRXRUNDISP = PHYEMACRXRUNDISP; // INPUT
		this->PHYEMACSIGNALDET = PHYEMACSIGNALDET; // INPUT
		this->PHYEMACTXBUFERR = PHYEMACTXBUFERR; // INPUT
		this->PHYEMACTXGMIIMIICLKIN = PHYEMACTXGMIIMIICLKIN; // INPUT
		this->RESET = RESET; // INPUT
	
		register_wait_on_event_nets();
	
	}
	
	void register_wait_on_event_nets(){
	// TODO
	}
	void calculate(int time){
	// TODO
	}
};


class prim_class_X_XADC{
	//Verilog Parameters:
	int INIT_40;
	int INIT_41;
	int INIT_42;
	int INIT_43;
	int INIT_44;
	int INIT_45;
	int INIT_46;
	int INIT_47;
	int INIT_48;
	int INIT_49;
	int INIT_4A;
	int INIT_4B;
	int INIT_4C;
	int INIT_4D;
	int INIT_4E;
	int INIT_4F;
	int INIT_50;
	int INIT_51;
	int INIT_52;
	int INIT_53;
	int INIT_54;
	int INIT_55;
	int INIT_56;
	int INIT_57;
	int INIT_58;
	int INIT_59;
	int INIT_5A;
	int INIT_5B;
	int INIT_5C;
	int INIT_5D;
	int INIT_5E;
	int INIT_5F;
	int SIM_DEVICE;
	int SIM_MONITOR_FILE;
	int LOC;
	//Verilog Ports in definition order:
	NetFlow* ALM; // OUTPUT
	NetFlow* BUSY; // OUTPUT
	NetFlow* CHANNEL; // OUTPUT
	NetFlow* DO; // OUTPUT
	NetFlow* DRDY; // OUTPUT
	NetFlow* EOC; // OUTPUT
	NetFlow* EOS; // OUTPUT
	NetFlow* JTAGBUSY; // OUTPUT
	NetFlow* JTAGLOCKED; // OUTPUT
	NetFlow* JTAGMODIFIED; // OUTPUT
	NetFlow* MUXADDR; // OUTPUT
	NetFlow* OT; // OUTPUT
	NetFlow* CONVST; // INPUT
	NetFlow* CONVSTCLK; // INPUT
	NetFlow* DADDR; // INPUT
	NetFlow* DCLK; // INPUT
	NetFlow* DEN; // INPUT
	NetFlow* DI; // INPUT
	NetFlow* DWE; // INPUT
	NetFlow* RESET; // INPUT
	NetFlow* VAUXN; // INPUT
	NetFlow* VAUXP; // INPUT
	NetFlow* VN; // INPUT
	NetFlow* VP; // INPUT
	
	prim_class_X_XADC(
		//Verilog Parameters:
		int INIT_40, // Default: 16'h0
		int INIT_41, // Default: 16'h0
		int INIT_42, // Default: 16'h0800
		int INIT_43, // Default: 16'h0
		int INIT_44, // Default: 16'h0
		int INIT_45, // Default: 16'h0
		int INIT_46, // Default: 16'h0
		int INIT_47, // Default: 16'h0
		int INIT_48, // Default: 16'h0
		int INIT_49, // Default: 16'h0
		int INIT_4A, // Default: 16'h0
		int INIT_4B, // Default: 16'h0
		int INIT_4C, // Default: 16'h0
		int INIT_4D, // Default: 16'h0
		int INIT_4E, // Default: 16'h0
		int INIT_4F, // Default: 16'h0
		int INIT_50, // Default: 16'h0
		int INIT_51, // Default: 16'h0
		int INIT_52, // Default: 16'h0
		int INIT_53, // Default: 16'h0
		int INIT_54, // Default: 16'h0
		int INIT_55, // Default: 16'h0
		int INIT_56, // Default: 16'h0
		int INIT_57, // Default: 16'h0
		int INIT_58, // Default: 16'h0
		int INIT_59, // Default: 16'h0
		int INIT_5A, // Default: 16'h0
		int INIT_5B, // Default: 16'h0
		int INIT_5C, // Default: 16'h0
		int INIT_5D, // Default: 16'h0
		int INIT_5E, // Default: 16'h0
		int INIT_5F, // Default: 16'h0
		int SIM_DEVICE, // Default: "7SERIES"
		int SIM_MONITOR_FILE, // Default: "design.txt"
		int LOC, // Default: "UNPLACED"
		//Verilog Ports in definition order:
		NetFlow* ALM, // OUTPUT
		NetFlow* BUSY, // OUTPUT
		NetFlow* CHANNEL, // OUTPUT
		NetFlow* DO, // OUTPUT
		NetFlow* DRDY, // OUTPUT
		NetFlow* EOC, // OUTPUT
		NetFlow* EOS, // OUTPUT
		NetFlow* JTAGBUSY, // OUTPUT
		NetFlow* JTAGLOCKED, // OUTPUT
		NetFlow* JTAGMODIFIED, // OUTPUT
		NetFlow* MUXADDR, // OUTPUT
		NetFlow* OT, // OUTPUT
		NetFlow* CONVST, // INPUT
		NetFlow* CONVSTCLK, // INPUT
		NetFlow* DADDR, // INPUT
		NetFlow* DCLK, // INPUT
		NetFlow* DEN, // INPUT
		NetFlow* DI, // INPUT
		NetFlow* DWE, // INPUT
		NetFlow* RESET, // INPUT
		NetFlow* VAUXN, // INPUT
		NetFlow* VAUXP, // INPUT
		NetFlow* VN, // INPUT
		NetFlow* VP // INPUT
		){
	
	// Assign parameters and ports: 
	//Verilog Parameters:
		this->INIT_40 = INIT_40; // Default: 16'h0
		this->INIT_41 = INIT_41; // Default: 16'h0
		this->INIT_42 = INIT_42; // Default: 16'h0800
		this->INIT_43 = INIT_43; // Default: 16'h0
		this->INIT_44 = INIT_44; // Default: 16'h0
		this->INIT_45 = INIT_45; // Default: 16'h0
		this->INIT_46 = INIT_46; // Default: 16'h0
		this->INIT_47 = INIT_47; // Default: 16'h0
		this->INIT_48 = INIT_48; // Default: 16'h0
		this->INIT_49 = INIT_49; // Default: 16'h0
		this->INIT_4A = INIT_4A; // Default: 16'h0
		this->INIT_4B = INIT_4B; // Default: 16'h0
		this->INIT_4C = INIT_4C; // Default: 16'h0
		this->INIT_4D = INIT_4D; // Default: 16'h0
		this->INIT_4E = INIT_4E; // Default: 16'h0
		this->INIT_4F = INIT_4F; // Default: 16'h0
		this->INIT_50 = INIT_50; // Default: 16'h0
		this->INIT_51 = INIT_51; // Default: 16'h0
		this->INIT_52 = INIT_52; // Default: 16'h0
		this->INIT_53 = INIT_53; // Default: 16'h0
		this->INIT_54 = INIT_54; // Default: 16'h0
		this->INIT_55 = INIT_55; // Default: 16'h0
		this->INIT_56 = INIT_56; // Default: 16'h0
		this->INIT_57 = INIT_57; // Default: 16'h0
		this->INIT_58 = INIT_58; // Default: 16'h0
		this->INIT_59 = INIT_59; // Default: 16'h0
		this->INIT_5A = INIT_5A; // Default: 16'h0
		this->INIT_5B = INIT_5B; // Default: 16'h0
		this->INIT_5C = INIT_5C; // Default: 16'h0
		this->INIT_5D = INIT_5D; // Default: 16'h0
		this->INIT_5E = INIT_5E; // Default: 16'h0
		this->INIT_5F = INIT_5F; // Default: 16'h0
		this->SIM_DEVICE = SIM_DEVICE; // Default: "7SERIES"
		this->SIM_MONITOR_FILE = SIM_MONITOR_FILE; // Default: "design.txt"
		this->LOC = LOC; // Default: "UNPLACED"
	//Verilog Ports in definition order:
		this->ALM = ALM; // OUTPUT
		this->BUSY = BUSY; // OUTPUT
		this->CHANNEL = CHANNEL; // OUTPUT
		this->DO = DO; // OUTPUT
		this->DRDY = DRDY; // OUTPUT
		this->EOC = EOC; // OUTPUT
		this->EOS = EOS; // OUTPUT
		this->JTAGBUSY = JTAGBUSY; // OUTPUT
		this->JTAGLOCKED = JTAGLOCKED; // OUTPUT
		this->JTAGMODIFIED = JTAGMODIFIED; // OUTPUT
		this->MUXADDR = MUXADDR; // OUTPUT
		this->OT = OT; // OUTPUT
		this->CONVST = CONVST; // INPUT
		this->CONVSTCLK = CONVSTCLK; // INPUT
		this->DADDR = DADDR; // INPUT
		this->DCLK = DCLK; // INPUT
		this->DEN = DEN; // INPUT
		this->DI = DI; // INPUT
		this->DWE = DWE; // INPUT
		this->RESET = RESET; // INPUT
		this->VAUXN = VAUXN; // INPUT
		this->VAUXP = VAUXP; // INPUT
		this->VN = VN; // INPUT
		this->VP = VP; // INPUT
	
		register_wait_on_event_nets();
	
	}
	
	void register_wait_on_event_nets(){
	// TODO
	}
	void calculate(int time){
	// TODO
	}
};


