Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.51 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.52 secs
 
--> Reading design: BAMF_Datapath.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "BAMF_Datapath.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "BAMF_Datapath"
Output Format                      : NGC
Target Device                      : xc3s500e-4-fg320

---- Source Options
Top Module Name                    : BAMF_Datapath
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"../ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/osmantf/Google Drive/2016 School/Comp Arch/Comp Arch Project/SVN/Implementation/Processor_Project/ipcore_dir/Memory.vhd" in Library work.
Architecture memory_a of Entity memory is up to date.
Compiling vhdl file "C:/Users/osmantf/Google Drive/2016 School/Comp Arch/Comp Arch Project/SVN/Implementation/Processor_Project/work/BAMF_Datapath.vhf" in Library work.
Entity <bamf_datapath> compiled.
Entity <bamf_datapath> (Architecture <behavioral>) compiled.
Compiling verilog file "../zero_extender_8in_16out.v" in library work
Compiling verilog file "../zero_extender_12in_16out.v" in library work
Module <zero_extender_8in_16out> compiled
Compiling verilog file "../sign_extender_8in_16out.v" in library work
Module <zero_extender_12in_16out> compiled
Compiling verilog file "../sign_extender_12in_16out.v" in library work
Module <sign_extender_8in_16out> compiled
Compiling verilog file "../Register_File.v" in library work
Module <sign_extender_12in_16out> compiled
Compiling verilog file "../PC_Register.v" in library work
Module <Register_File> compiled
Compiling verilog file "../Control.v" in library work
Module <PC_Register> compiled
Compiling verilog file "../clock_delay.v" in library work
Module <Control> compiled
Compiling verilog file "../bmux_8.v" in library work
Module <clock_delay> compiled
Compiling verilog file "../bmux_4.v" in library work
Module <bmux_8> compiled
Compiling verilog file "../bmux_2.v" in library work
Module <bmux_4> compiled
Compiling verilog file "../bmux_16.v" in library work
Module <bmux_2> compiled
Compiling verilog file "../bmux_10.v" in library work
Module <bmux_16> compiled
Compiling verilog file "../ALU.v" in library work
Module <bmux_10> compiled
Compiling verilog file "../add_2_10bit.v" in library work
Module <ALU> compiled
Compiling verilog file "../addby2.v" in library work
Module <add_2_10bit> compiled
Module <addby2> compiled
No errors in compilation
Analysis of file <"BAMF_Datapath.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <BAMF_Datapath> in library <work> (architecture <behavioral>).

Analyzing hierarchy for module <Register_File> in library <work>.

Analyzing hierarchy for module <bmux_16> in library <work>.

Analyzing hierarchy for module <bmux_8> in library <work>.

Analyzing hierarchy for module <PC_Register> in library <work>.

Analyzing hierarchy for module <addby2> in library <work>.

Analyzing hierarchy for module <bmux_2> in library <work>.

Analyzing hierarchy for module <ALU> in library <work>.

Analyzing hierarchy for module <zero_extender_12in_16out> in library <work>.

Analyzing hierarchy for module <sign_extender_12in_16out> in library <work>.

Analyzing hierarchy for module <zero_extender_8in_16out> in library <work>.

Analyzing hierarchy for module <sign_extender_8in_16out> in library <work>.

Analyzing hierarchy for module <bmux_4> in library <work>.

Analyzing hierarchy for module <Control> in library <work>.

Analyzing hierarchy for module <clock_delay> in library <work>.

Analyzing hierarchy for module <add_2_10bit> in library <work>.

Analyzing hierarchy for module <bmux_10> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <BAMF_Datapath> in library <work> (Architecture <behavioral>).
WARNING:Xst:2211 - "C:/Users/osmantf/Google Drive/2016 School/Comp Arch/Comp Arch Project/SVN/Implementation/Processor_Project/work/BAMF_Datapath.vhf" line 366: Instantiating black box module <Memory>.
WARNING:Xst:753 - "C:/Users/osmantf/Google Drive/2016 School/Comp Arch/Comp Arch Project/SVN/Implementation/Processor_Project/work/BAMF_Datapath.vhf" line 411: Unconnected output port 'zero_indicator' of component 'ALU'.
Entity <BAMF_Datapath> analyzed. Unit <BAMF_Datapath> generated.

Analyzing module <Register_File> in library <work>.
Module <Register_File> is correct for synthesis.
 
Analyzing module <bmux_16> in library <work>.
Module <bmux_16> is correct for synthesis.
 
Analyzing module <bmux_8> in library <work>.
Module <bmux_8> is correct for synthesis.
 
Analyzing module <PC_Register> in library <work>.
Module <PC_Register> is correct for synthesis.
 
Analyzing module <addby2> in library <work>.
Module <addby2> is correct for synthesis.
 
Analyzing module <bmux_2> in library <work>.
Module <bmux_2> is correct for synthesis.
 
Analyzing module <ALU> in library <work>.
Module <ALU> is correct for synthesis.
 
Analyzing module <zero_extender_12in_16out> in library <work>.
Module <zero_extender_12in_16out> is correct for synthesis.
 
Analyzing module <sign_extender_12in_16out> in library <work>.
Module <sign_extender_12in_16out> is correct for synthesis.
 
Analyzing module <zero_extender_8in_16out> in library <work>.
Module <zero_extender_8in_16out> is correct for synthesis.
 
Analyzing module <sign_extender_8in_16out> in library <work>.
Module <sign_extender_8in_16out> is correct for synthesis.
 
Analyzing module <bmux_4> in library <work>.
Module <bmux_4> is correct for synthesis.
 
Analyzing module <Control> in library <work>.
Module <Control> is correct for synthesis.
 
Analyzing module <clock_delay> in library <work>.
WARNING:Xst:916 - "../clock_delay.v" line 29: Delay is ignored for synthesis.
WARNING:Xst:916 - "../clock_delay.v" line 31: Delay is ignored for synthesis.
Module <clock_delay> is correct for synthesis.
 
Analyzing module <add_2_10bit> in library <work>.
Module <add_2_10bit> is correct for synthesis.
 
Analyzing module <bmux_10> in library <work>.
Module <bmux_10> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <Register_File>.
    Related source file is "../Register_File.v".
WARNING:Xst:737 - Found 16-bit latch for signal <r>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <backup>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <outport>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 4-bit latch for signal <page>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 3-bit latch for signal <compare>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <stack_pointer>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <return_address>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 9-bit latch for signal <interrupt>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 16-bit register for signal <stack_pointer_output>.
    Found 16-bit register for signal <flag_output>.
    Found 16-bit register for signal <return_address_output>.
    Found 16-bit register for signal <r_output>.
    Summary:
	inferred  64 D-type flip-flop(s).
Unit <Register_File> synthesized.


Synthesizing Unit <bmux_16>.
    Related source file is "../bmux_16.v".
    Found 16-bit 16-to-1 multiplexer for signal <r>.
    Summary:
	inferred  16 Multiplexer(s).
Unit <bmux_16> synthesized.


Synthesizing Unit <bmux_8>.
    Related source file is "../bmux_8.v".
    Found 16-bit 8-to-1 multiplexer for signal <r>.
    Summary:
	inferred  16 Multiplexer(s).
Unit <bmux_8> synthesized.


Synthesizing Unit <PC_Register>.
    Related source file is "../PC_Register.v".
    Found 16-bit register for signal <current_PC>.
    Summary:
	inferred  16 D-type flip-flop(s).
Unit <PC_Register> synthesized.


Synthesizing Unit <addby2>.
    Related source file is "../addby2.v".
    Found 16-bit adder for signal <addedto>.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <addby2> synthesized.


Synthesizing Unit <bmux_2>.
    Related source file is "../bmux_2.v".
Unit <bmux_2> synthesized.


Synthesizing Unit <ALU>.
    Related source file is "../ALU.v".
WARNING:Xst:737 - Found 16-bit latch for signal <ALU_res>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <zero>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <skip>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 3-bit latch for signal <cmp>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 16-bit comparator equal for signal <cmp$cmp_eq0001> created at line 167.
    Found 16-bit comparator greater for signal <cmp$cmp_gt0000> created at line 175.
    Found 16-bit comparator less for signal <cmp$cmp_lt0000> created at line 171.
    Found 16-bit shifter logical left for signal <old_ALU_res_8$shift0000>.
    Found 16-bit shifter logical right for signal <old_ALU_res_9$shift0000>.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred   3 Comparator(s).
	inferred   2 Combinational logic shifter(s).
Unit <ALU> synthesized.


Synthesizing Unit <zero_extender_12in_16out>.
    Related source file is "../zero_extender_12in_16out.v".
Unit <zero_extender_12in_16out> synthesized.


Synthesizing Unit <sign_extender_12in_16out>.
    Related source file is "../sign_extender_12in_16out.v".
Unit <sign_extender_12in_16out> synthesized.


Synthesizing Unit <zero_extender_8in_16out>.
    Related source file is "../zero_extender_8in_16out.v".
Unit <zero_extender_8in_16out> synthesized.


Synthesizing Unit <sign_extender_8in_16out>.
    Related source file is "../sign_extender_8in_16out.v".
Unit <sign_extender_8in_16out> synthesized.


Synthesizing Unit <bmux_4>.
    Related source file is "../bmux_4.v".
    Found 16-bit 4-to-1 multiplexer for signal <r>.
    Summary:
	inferred  16 Multiplexer(s).
Unit <bmux_4> synthesized.


Synthesizing Unit <Control>.
    Related source file is "../Control.v".
Unit <Control> synthesized.


Synthesizing Unit <clock_delay>.
    Related source file is "../clock_delay.v".
WARNING:Xst:647 - Input <clock_in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <clock_delay> synthesized.


Synthesizing Unit <add_2_10bit>.
    Related source file is "../add_2_10bit.v".
    Found 10-bit adder for signal <output_10_bit>.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <add_2_10bit> synthesized.


Synthesizing Unit <bmux_10>.
    Related source file is "../bmux_10.v".
    Found 10-bit 4-to-1 multiplexer for signal <output_0>.
    Summary:
	inferred  10 Multiplexer(s).
Unit <bmux_10> synthesized.


Synthesizing Unit <BAMF_Datapath>.
    Related source file is "C:/Users/osmantf/Google Drive/2016 School/Comp Arch/Comp Arch Project/SVN/Implementation/Processor_Project/work/BAMF_Datapath.vhf".
WARNING:Xst:646 - Signal <addrb<15:10>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <XLXN_259> is used but never assigned. This sourceless signal will be automatically connected to value 0000000000000000.
WARNING:Xst:646 - Signal <XLXN_258> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <XLXN_253> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <XLXI_66_input_3_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0000000000.
WARNING:Xst:653 - Signal <XLXI_66_input_2_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0000000000.
WARNING:Xst:653 - Signal <XLXI_5_dina_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0000000000000000.
WARNING:Xst:653 - Signal <XLXI_59_D_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0000000000000000.
WARNING:Xst:653 - Signal <XLXI_4_H_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0000000000000000.
WARNING:Xst:653 - Signal <XLXI_4_G_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0000000000000000.
WARNING:Xst:653 - Signal <XLXI_3_P_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0000000000000000.
WARNING:Xst:653 - Signal <XLXI_3_O_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0000000000000000.
WARNING:Xst:653 - Signal <XLXI_3_N_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0000000000000000.
WARNING:Xst:653 - Signal <XLXI_27_D_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0000000000000000.
WARNING:Xst:653 - Signal <XLXI_1_interrupt_write_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXI_1_interrupt_input_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 000000000.
Unit <BAMF_Datapath> synthesized.

WARNING:Xst:524 - All outputs of the instance <XLXI_61> of the block <bmux_2> are unconnected in block <BAMF_Datapath>.
   This instance will be removed from the design along with all underlying logic

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 5
 10-bit adder                                          : 1
 16-bit adder                                          : 3
 16-bit subtractor                                     : 1
# Registers                                            : 5
 16-bit register                                       : 5
# Latches                                              : 12
 1-bit latch                                           : 2
 16-bit latch                                          : 6
 3-bit latch                                           : 2
 4-bit latch                                           : 1
 9-bit latch                                           : 1
# Comparators                                          : 3
 16-bit comparator equal                               : 1
 16-bit comparator greater                             : 1
 16-bit comparator less                                : 1
# Multiplexers                                         : 5
 10-bit 4-to-1 multiplexer                             : 1
 16-bit 16-to-1 multiplexer                            : 1
 16-bit 4-to-1 multiplexer                             : 2
 16-bit 8-to-1 multiplexer                             : 1
# Logic shifters                                       : 2
 16-bit shifter logical left                           : 1
 16-bit shifter logical right                          : 1
# Xors                                                 : 1
 16-bit xor2                                           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <../ipcore_dir/Memory.ngc>.
Loading core <Memory> for timing and area information for instance <XLXI_5>.
WARNING:Xst:1710 - FF/Latch <flag_output_11> (without init value) has a constant value of 0 in block <XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <flag_output_10> (without init value) has a constant value of 0 in block <XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <flag_output_9> (without init value) has a constant value of 0 in block <XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <flag_output_8> (without init value) has a constant value of 0 in block <XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <flag_output_7> (without init value) has a constant value of 0 in block <XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <flag_output_6> (without init value) has a constant value of 0 in block <XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <flag_output_5> (without init value) has a constant value of 0 in block <XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <flag_output_4> (without init value) has a constant value of 0 in block <XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <flag_output_3> (without init value) has a constant value of 0 in block <XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <0>. This FF/Latch will be trimmed during the optimization process.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 5
 10-bit adder                                          : 1
 16-bit adder                                          : 3
 16-bit subtractor                                     : 1
# Registers                                            : 80
 Flip-Flops                                            : 80
# Latches                                              : 12
 1-bit latch                                           : 2
 16-bit latch                                          : 6
 3-bit latch                                           : 2
 4-bit latch                                           : 1
 9-bit latch                                           : 1
# Comparators                                          : 3
 16-bit comparator equal                               : 1
 16-bit comparator greater                             : 1
 16-bit comparator less                                : 1
# Multiplexers                                         : 5
 10-bit 4-to-1 multiplexer                             : 1
 16-bit 16-to-1 multiplexer                            : 1
 16-bit 4-to-1 multiplexer                             : 2
 16-bit 8-to-1 multiplexer                             : 1
# Logic shifters                                       : 2
 16-bit shifter logical left                           : 1
 16-bit shifter logical right                          : 1
# Xors                                                 : 1
 16-bit xor2                                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <interrupt_8> (without init value) has a constant value of 0 in block <Register_File>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <interrupt_7> (without init value) has a constant value of 0 in block <Register_File>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <interrupt_6> (without init value) has a constant value of 0 in block <Register_File>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <interrupt_5> (without init value) has a constant value of 0 in block <Register_File>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <interrupt_4> (without init value) has a constant value of 0 in block <Register_File>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <interrupt_3> (without init value) has a constant value of 0 in block <Register_File>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <interrupt_2> (without init value) has a constant value of 0 in block <Register_File>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <interrupt_1> (without init value) has a constant value of 0 in block <Register_File>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <interrupt_0> (without init value) has a constant value of 0 in block <Register_File>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <flag_output_11> (without init value) has a constant value of 0 in block <Register_File>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <flag_output_10> (without init value) has a constant value of 0 in block <Register_File>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <flag_output_9> (without init value) has a constant value of 0 in block <Register_File>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <flag_output_8> (without init value) has a constant value of 0 in block <Register_File>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <flag_output_7> (without init value) has a constant value of 0 in block <Register_File>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <flag_output_6> (without init value) has a constant value of 0 in block <Register_File>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <flag_output_5> (without init value) has a constant value of 0 in block <Register_File>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <flag_output_4> (without init value) has a constant value of 0 in block <Register_File>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <flag_output_3> (without init value) has a constant value of 0 in block <Register_File>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2170 - Unit Control : the following signal(s) form a combinatorial loop: _old_mem_shift_20, _old_mem_shift_42, mem_shift.
WARNING:Xst:2170 - Unit Control : the following signal(s) form a combinatorial loop: r_restore, _old_r_restore_50.
WARNING:Xst:2170 - Unit Control : the following signal(s) form a combinatorial loop: should_jump, _old_should_jump_47, _old_should_jump_25.
WARNING:Xst:2170 - Unit Control : the following signal(s) form a combinatorial loop: r_inport, _old_r_inport_57.
WARNING:Xst:2170 - Unit Control : the following signal(s) form a combinatorial loop: r_src, _old_r_src_38, _old_r_src_16.
WARNING:Xst:2170 - Unit Control : the following signal(s) form a combinatorial loop: memory_write, _old_memory_write_43, _old_memory_write_21.
WARNING:Xst:2170 - Unit Control : the following signal(s) form a combinatorial loop: _old_cmp_write_30, _old_cmp_write_52, cmp_write.
WARNING:Xst:2170 - Unit Control : the following signal(s) form a combinatorial loop: _old_ra_write_32, _old_ra_write_54, ra_write.
WARNING:Xst:2170 - Unit Control : the following signal(s) form a combinatorial loop: sp_write, _old_sp_write_53.
WARNING:Xst:2170 - Unit Control : the following signal(s) form a combinatorial loop: _old_page_write_51, page_write.
WARNING:Xst:2170 - Unit Control : the following signal(s) form a combinatorial loop: _old_r_write_26, _old_r_write_48, r_write.
WARNING:Xst:2170 - Unit Control : the following signal(s) form a combinatorial loop: can_skip, _old_can_skip_46.
WARNING:Xst:2170 - Unit Control : the following signal(s) form a combinatorial loop: r_backup, _old_r_backup_49.
WARNING:Xst:2170 - Unit Control : the following signal(s) form a combinatorial loop: _old_ra_src_39, ra_src.
WARNING:Xst:2170 - Unit Control : the following signal(s) form a combinatorial loop: r_outport, _old_r_outport_58.
WARNING:Xst:2170 - Unit Control : the following signal(s) form a combinatorial loop: _old_sp_add_56<1>, sp_add<1>.
WARNING:Xst:2170 - Unit Control : the following signal(s) form a combinatorial loop: _old_sp_add_56<0>, sp_add<0>.
WARNING:Xst:2170 - Unit Control : the following signal(s) form a combinatorial loop: ALUOp<3>, _old_ALUOp_33<3>, _old_ALUOp_55<3>.
WARNING:Xst:2170 - Unit Control : the following signal(s) form a combinatorial loop: _old_ALUOp_33<2>, _old_ALUOp_55<2>, ALUOp<2>.
WARNING:Xst:2170 - Unit Control : the following signal(s) form a combinatorial loop: _old_ALUOp_33<1>, _old_ALUOp_55<1>, ALUOp<1>.
WARNING:Xst:2170 - Unit Control : the following signal(s) form a combinatorial loop: ALUOp<0>, _old_ALUOp_33<0>, _old_ALUOp_55<0>.
WARNING:Xst:2170 - Unit Control : the following signal(s) form a combinatorial loop: memory_addr_src<1>, _old_memory_addr_src_45<1>.
WARNING:Xst:2170 - Unit Control : the following signal(s) form a combinatorial loop: _old_memory_addr_src_45<0>, memory_addr_src<0>.
WARNING:Xst:2170 - Unit Control : the following signal(s) form a combinatorial loop: _old_ALU_src_A_40<2>, _old_ALU_src_A_18<2>, ALU_src_A<2>.
WARNING:Xst:2170 - Unit Control : the following signal(s) form a combinatorial loop: _old_ALU_src_A_40<1>, ALU_src_A<1>.
WARNING:Xst:2170 - Unit Control : the following signal(s) form a combinatorial loop: _old_ALU_src_A_40<0>, ALU_src_A<0>.
WARNING:Xst:2170 - Unit Control : the following signal(s) form a combinatorial loop: _old_ALU_src_B_41<3>, ALU_src_B<3>, _old_ALU_src_B_19<3>.
WARNING:Xst:2170 - Unit Control : the following signal(s) form a combinatorial loop: _old_ALU_src_B_19<2>, ALU_src_B<2>, _old_ALU_src_B_41<2>.
WARNING:Xst:2170 - Unit Control : the following signal(s) form a combinatorial loop: _old_ALU_src_B_41<1>, ALU_src_B<1>, _old_ALU_src_B_19<1>.
WARNING:Xst:2170 - Unit Control : the following signal(s) form a combinatorial loop: ALU_src_B<0>, _old_ALU_src_B_19<0>, _old_ALU_src_B_41<0>.
WARNING:Xst:2170 - Unit Control : the following signal(s) form a combinatorial loop: memory_save_src<1>, _old_memory_save_src_44<1>.
WARNING:Xst:2170 - Unit Control : the following signal(s) form a combinatorial loop: _old_memory_save_src_22<0>, memory_save_src<0>, _old_memory_save_src_44<0>.

Optimizing unit <BAMF_Datapath> ...

Optimizing unit <Control> ...

Optimizing unit <PC_Register> ...

Optimizing unit <Register_File> ...

Optimizing unit <ALU> ...
WARNING:Xst:2677 - Node <XLXI_15/zero> of sequential type is unconnected in block <BAMF_Datapath>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block BAMF_Datapath, actual ratio is 12.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 71
 Flip-Flops                                            : 71

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : BAMF_Datapath.ngr
Top Level Output File Name         : BAMF_Datapath
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 114

Cell Usage :
# BELS                             : 1433
#      AND2                        : 1
#      GND                         : 2
#      INV                         : 1
#      LUT1                        : 15
#      LUT2                        : 78
#      LUT2_D                      : 5
#      LUT2_L                      : 11
#      LUT3                        : 354
#      LUT3_D                      : 18
#      LUT3_L                      : 37
#      LUT4                        : 413
#      LUT4_D                      : 45
#      LUT4_L                      : 84
#      MUXCY                       : 109
#      MUXF5                       : 174
#      MUXF6                       : 10
#      VCC                         : 2
#      XORCY                       : 74
# FlipFlops/Latches                : 178
#      FD_1                        : 23
#      FDE_1                       : 48
#      LD                          : 17
#      LD_1                        : 16
#      LDE                         : 3
#      LDE_1                       : 71
# RAMS                             : 1
#      RAMB16_S18_S18              : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 97
#      IBUF                        : 33
#      OBUF                        : 64
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-4 

 Number of Slices:                      568  out of   4656    12%  
 Number of Slice Flip Flops:            178  out of   9312     1%  
 Number of 4 input LUTs:               1061  out of   9312    11%  
 Number of IOs:                         114
 Number of bonded IOBs:                  98  out of    232    42%  
 Number of BRAMs:                         1  out of     20     5%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------------------------------------------------------------------------------------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)                                                                                                        | Load  |
-----------------------------------+------------------------------------------------------------------------------------------------------------------------------+-------+
clk                                | BUFGP                                                                                                                        | 179   |
N1                                 | NONE(XLXI_5/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/dpram.dp18x18.ram)| 1     |
-----------------------------------+------------------------------------------------------------------------------------------------------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 44.107ns (Maximum Frequency: 22.672MHz)
   Minimum input arrival time before clock: 21.436ns
   Maximum output required time after clock: 4.830ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 44.107ns (frequency: 22.672MHz)
  Total number of paths / destination ports: 2127242 / 310
-------------------------------------------------------------------------
Delay:               22.054ns (Levels of Logic = 15)
  Source:            XLXI_5/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/dpram.dp18x18.ram (RAM)
  Destination:       XLXI_15/ALU_res_5 (LATCH)
  Source Clock:      clk rising
  Destination Clock: clk falling

  Data Path: XLXI_5/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/dpram.dp18x18.ram to XLXI_15/ALU_res_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB16_S18_S18:CLKA->DOA14    2   2.800   0.482  U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/dpram.dp18x18.ram (douta<14>)
     end scope: 'XLXI_5'
     LUT3_D:I2->O         14   0.704   1.175  XLXI_60/r<14>1 (instruction<14>)
     LUT4:I0->O           18   0.704   1.072  XLXI_30/_old_ALUOp_55<3>11 (XLXI_30/old_r_src_16_cmp_eq0000)
     LUT4:I3->O            9   0.704   0.899  XLXI_30/_old_ALU_src_A_40<1>1 (XLXI_30/N01)
     LUT3_L:I1->LO         1   0.704   0.104  XLXI_30/ALU_src_B<3>37 (XLXI_30/ALU_src_B<3>37)
     LUT4:I3->O            1   0.704   0.424  XLXI_30/ALU_src_B<3>69 (XLXI_30/ALU_src_B<3>69)
     LUT4:I3->O           78   0.704   1.281  XLXI_30/ALU_src_B<3>81 (XLXN_58<3>)
     LUT4:I3->O            1   0.704   0.455  XLXI_3/Mmux_r879 (XLXI_3/Mmux_r879)
     LUT4:I2->O            3   0.704   0.535  XLXI_3/Mmux_r893 (XLXI_3/Mmux_r893)
     LUT4:I3->O            6   0.704   0.673  XLXI_3/Mmux_r8124 (XLXN_79<11>)
     LUT4:I3->O           11   0.704   0.937  XLXI_15/old_ALU_res_8_or00005 (XLXI_15/old_ALU_res_8_or00005)
     LUT4_D:I3->O         11   0.704   1.012  XLXI_15/ALU_res_mux0000<12>1 (XLXI_15/N26)
     LUT2:I1->O            1   0.704   0.000  XLXI_15/ALU_res_mux0000<1>233_F (N738)
     MUXF5:I0->O           1   0.321   0.424  XLXI_15/ALU_res_mux0000<1>233 (XLXI_15/ALU_res_mux0000<1>233)
     LUT4:I3->O            1   0.704   0.000  XLXI_15/ALU_res_mux0000<1>244 (XLXI_15/ALU_res_mux0000<1>)
     LD:D                      0.308          XLXI_15/ALU_res_1
    ----------------------------------------
    Total                     22.054ns (12.581ns logic, 9.473ns route)
                                       (57.0% logic, 43.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'N1'
  Total number of paths / destination ports: 77256 / 27
-------------------------------------------------------------------------
Offset:              18.668ns (Levels of Logic = 22)
  Source:            debug (PAD)
  Destination:       XLXI_5/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/dpram.dp18x18.ram (RAM)
  Destination Clock: N1 rising

  Data Path: debug to XLXI_5/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/dpram.dp18x18.ram
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            60   1.218   1.446  debug_IBUF (debug_IBUF)
     LUT3_D:I0->O         14   0.704   1.175  XLXI_60/r<14>1 (instruction<14>)
     LUT4:I0->O           18   0.704   1.072  XLXI_30/_old_ALUOp_55<3>11 (XLXI_30/old_r_src_16_cmp_eq0000)
     LUT4_D:I3->O          2   0.704   0.451  XLXI_30/r_src_cmp_eq0000_1 (XLXI_30/r_src_cmp_eq00001)
     LUT4_D:I3->O         23   0.704   1.377  XLXI_30/ALU_src_A<1>1121 (XLXI_30/N11)
     LUT3:I0->O            1   0.704   0.455  XLXI_30/memory_addr_src<0>12 (XLXI_30/memory_addr_src<0>12)
     LUT3:I2->O           21   0.704   1.303  XLXI_30/memory_addr_src<0>14 (XLXN_101<0>)
     LUT4:I0->O            2   0.704   0.526  addrb<0>_inv_SW1 (N86)
     LUT3:I1->O            1   0.704   0.000  XLXI_65/Madd_output_10_bit_lut<0> (XLXI_65/Madd_output_10_bit_lut<0>)
     MUXCY:S->O            1   0.464   0.000  XLXI_65/Madd_output_10_bit_cy<0> (XLXI_65/Madd_output_10_bit_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_65/Madd_output_10_bit_cy<1> (XLXI_65/Madd_output_10_bit_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_65/Madd_output_10_bit_cy<2> (XLXI_65/Madd_output_10_bit_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_65/Madd_output_10_bit_cy<3> (XLXI_65/Madd_output_10_bit_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_65/Madd_output_10_bit_cy<4> (XLXI_65/Madd_output_10_bit_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_65/Madd_output_10_bit_cy<5> (XLXI_65/Madd_output_10_bit_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_65/Madd_output_10_bit_cy<6> (XLXI_65/Madd_output_10_bit_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_65/Madd_output_10_bit_cy<7> (XLXI_65/Madd_output_10_bit_cy<7>)
     MUXCY:CI->O           0   0.059   0.000  XLXI_65/Madd_output_10_bit_cy<8> (XLXI_65/Madd_output_10_bit_cy<8>)
     XORCY:CI->O           2   0.804   0.451  XLXI_65/Madd_output_10_bit_xor<9> (XLXN_274<9>)
     LUT4:I3->O            1   0.704   0.000  XLXI_66/Mmux_output_02011 (XLXI_66/Mmux_output_0201)
     MUXF5:I1->O           1   0.321   0.420  XLXI_66/Mmux_output_0201_f5 (XLXN_277<9>)
     begin scope: 'XLXI_5'
     RAMB16_S18_S18:ADDRB9        0.377          U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/dpram.dp18x18.ram
    ----------------------------------------
    Total                     18.668ns (9.992ns logic, 8.676ns route)
                                       (53.5% logic, 46.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 3586685 / 238
-------------------------------------------------------------------------
Offset:              21.436ns (Levels of Logic = 15)
  Source:            debug (PAD)
  Destination:       XLXI_15/ALU_res_5 (LATCH)
  Destination Clock: clk falling

  Data Path: debug to XLXI_15/ALU_res_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            60   1.218   1.446  debug_IBUF (debug_IBUF)
     LUT3_D:I0->O         14   0.704   1.175  XLXI_60/r<14>1 (instruction<14>)
     LUT4:I0->O           18   0.704   1.072  XLXI_30/_old_ALUOp_55<3>11 (XLXI_30/old_r_src_16_cmp_eq0000)
     LUT4:I3->O            9   0.704   0.899  XLXI_30/_old_ALU_src_A_40<1>1 (XLXI_30/N01)
     LUT3_L:I1->LO         1   0.704   0.104  XLXI_30/ALU_src_B<3>37 (XLXI_30/ALU_src_B<3>37)
     LUT4:I3->O            1   0.704   0.424  XLXI_30/ALU_src_B<3>69 (XLXI_30/ALU_src_B<3>69)
     LUT4:I3->O           78   0.704   1.281  XLXI_30/ALU_src_B<3>81 (XLXN_58<3>)
     LUT4:I3->O            1   0.704   0.455  XLXI_3/Mmux_r879 (XLXI_3/Mmux_r879)
     LUT4:I2->O            3   0.704   0.535  XLXI_3/Mmux_r893 (XLXI_3/Mmux_r893)
     LUT4:I3->O            6   0.704   0.673  XLXI_3/Mmux_r8124 (XLXN_79<11>)
     LUT4:I3->O           11   0.704   0.937  XLXI_15/old_ALU_res_8_or00005 (XLXI_15/old_ALU_res_8_or00005)
     LUT4_D:I3->O         11   0.704   1.012  XLXI_15/ALU_res_mux0000<12>1 (XLXI_15/N26)
     LUT2:I1->O            1   0.704   0.000  XLXI_15/ALU_res_mux0000<1>233_F (N738)
     MUXF5:I0->O           1   0.321   0.424  XLXI_15/ALU_res_mux0000<1>233 (XLXI_15/ALU_res_mux0000<1>233)
     LUT4:I3->O            1   0.704   0.000  XLXI_15/ALU_res_mux0000<1>244 (XLXI_15/ALU_res_mux0000<1>)
     LD:D                      0.308          XLXI_15/ALU_res_1
    ----------------------------------------
    Total                     21.436ns (10.999ns logic, 10.437ns route)
                                       (51.3% logic, 48.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 64 / 64
-------------------------------------------------------------------------
Offset:              4.830ns (Levels of Logic = 1)
  Source:            XLXI_15/ALU_res_3 (LATCH)
  Destination:       aluout<3> (PAD)
  Source Clock:      clk falling

  Data Path: XLXI_15/ALU_res_3 to aluout<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q              10   0.676   0.882  XLXI_15/ALU_res_3 (XLXI_15/ALU_res_3)
     OBUF:I->O                 3.272          aluout_3_OBUF (aluout<3>)
    ----------------------------------------
    Total                      4.830ns (3.948ns logic, 0.882ns route)
                                       (81.7% logic, 18.3% route)

=========================================================================


Total REAL time to Xst completion: 124.00 secs
Total CPU time to Xst completion: 124.40 secs
 
--> 

Total memory usage is 498360 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  103 (   0 filtered)
Number of infos    :    1 (   0 filtered)

