// Seed: 3524535112
module module_0 (
    output uwire id_0,
    input  tri   id_1,
    input  tri0  id_2
);
endmodule
module module_1 (
    input supply1 id_0,
    input tri0 id_1
);
  always id_3 = id_1;
  generate
    wire id_4;
  endgenerate
  wire id_5;
  assign id_3 = -1'd0;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3
  );
  assign modCall_1.id_1 = 0;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  assign module_3.type_6 = 0;
endmodule
program module_3 (
    output wor id_0,
    output wor id_1
);
  tri0 id_3;
  wire id_4;
  assign id_3 = ~id_3;
  wire id_5;
  module_2 modCall_1 (
      id_4,
      id_4,
      id_5
  );
endmodule
