// Seed: 622666555
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  logic id_8 = id_8;
  generate
    logic id_9;
    assign id_5 = id_2;
  endgenerate
endmodule
module module_1 #(
    parameter id_9 = 32'd8
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    _id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18
);
  output wire id_18;
  output wire id_17;
  output wire id_16;
  output tri id_15;
  module_0 modCall_1 (
      id_5,
      id_12,
      id_2,
      id_4,
      id_16,
      id_4,
      id_7
  );
  output logic [7:0] id_14;
  inout wire id_13;
  input wire id_12;
  input wire id_11;
  input logic [7:0] id_10;
  input wire _id_9;
  input wire id_8;
  output wire id_7;
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_15 = -1'd0;
  final $signed(54);
  ;
endmodule
