
*** Running vivado
    with args -log Cordic_top.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source Cordic_top.tcl -notrace


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source Cordic_top.tcl -notrace
Command: link_design -top Cordic_top -part xc7a35tcpg236-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 716 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [E:/Vivado/Cordic_calculator_vga_ps2/Cordic_calculator.srcs/constrs_1/new/Cordic_calculator.xdc]
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [E:/Vivado/Cordic_calculator_vga_ps2/Cordic_calculator.srcs/constrs_1/new/Cordic_calculator.xdc:133]
Finished Parsing XDC File [E:/Vivado/Cordic_calculator_vga_ps2/Cordic_calculator.srcs/constrs_1/new/Cordic_calculator.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 687.387 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

8 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 691.355 ; gain = 336.809
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.370 . Memory (MB): peak = 694.969 ; gain = 3.613

Starting Cache Timing Information Task
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [E:/Vivado/Cordic_calculator_vga_ps2/Cordic_calculator.srcs/constrs_1/new/Cordic_calculator.xdc:133]
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1169f1573

Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1251.059 ; gain = 556.090

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 114ede90f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.195 . Memory (MB): peak = 1347.988 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 1 cells and removed 35 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 14e472435

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.238 . Memory (MB): peak = 1347.988 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1d8b8c8a3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.340 . Memory (MB): peak = 1347.988 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1d8b8c8a3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.435 . Memory (MB): peak = 1347.988 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 1d8931d5e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.885 . Memory (MB): peak = 1347.988 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1d8931d5e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.905 . Memory (MB): peak = 1347.988 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               1  |              35  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1347.988 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1d8931d5e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.917 . Memory (MB): peak = 1347.988 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1d8931d5e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1347.988 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1d8931d5e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1347.988 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1347.988 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 1d8931d5e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1347.988 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
25 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1347.988 ; gain = 656.633
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1347.988 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 1347.988 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1347.988 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'E:/Vivado/Cordic_calculator_vga_ps2/Cordic_calculator.runs/impl_1/Cordic_top_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file Cordic_top_drc_opted.rpt -pb Cordic_top_drc_opted.pb -rpx Cordic_top_drc_opted.rpx
Command: report_drc -file Cordic_top_drc_opted.rpt -pb Cordic_top_drc_opted.pb -rpx Cordic_top_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.3/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file E:/Vivado/Cordic_calculator_vga_ps2/Cordic_calculator.runs/impl_1/Cordic_top_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1347.988 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1b6e442e9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1347.988 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1347.988 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [E:/Vivado/Cordic_calculator_vga_ps2/Cordic_calculator.srcs/constrs_1/new/Cordic_calculator.xdc:133]
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: d88aad93

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.866 . Memory (MB): peak = 1354.586 ; gain = 6.598

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: f4c5b112

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1356.449 ; gain = 8.461

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: f4c5b112

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1356.449 ; gain = 8.461
Phase 1 Placer Initialization | Checksum: f4c5b112

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1356.449 ; gain = 8.461

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: f4c5b112

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1357.328 ; gain = 9.340
WARNING: [Place 46-29] place_design is not in timing mode. Skip physical synthesis in placer
Phase 2 Global Placement | Checksum: 1226e5ca0

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1363.129 ; gain = 15.141

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1226e5ca0

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1363.129 ; gain = 15.141

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 16a5c0c77

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1365.023 ; gain = 17.035

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 15aa3a616

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1365.062 ; gain = 17.074

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: b6051e66

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1365.062 ; gain = 17.074

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: eac17caf

Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 1370.215 ; gain = 22.227

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: eac17caf

Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 1370.215 ; gain = 22.227

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: eac17caf

Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 1370.215 ; gain = 22.227
Phase 3 Detail Placement | Checksum: eac17caf

Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 1370.215 ; gain = 22.227

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: eac17caf

Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 1370.215 ; gain = 22.227

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: eac17caf

Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 1370.215 ; gain = 22.227

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: eac17caf

Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 1370.215 ; gain = 22.227

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1370.215 ; gain = 0.000
Phase 4.4 Final Placement Cleanup | Checksum: 6e8a0d07

Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 1370.215 ; gain = 22.227
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 6e8a0d07

Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 1370.215 ; gain = 22.227
Ending Placer Task | Checksum: 3ba6f9bc

Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 1370.215 ; gain = 22.227
INFO: [Common 17-83] Releasing license: Implementation
44 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1370.215 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1376.809 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.218 . Memory (MB): peak = 1380.766 ; gain = 10.551
INFO: [Common 17-1381] The checkpoint 'E:/Vivado/Cordic_calculator_vga_ps2/Cordic_calculator.runs/impl_1/Cordic_top_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file Cordic_top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 1380.766 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file Cordic_top_utilization_placed.rpt -pb Cordic_top_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file Cordic_top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1380.766 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 1b4f6fe8 ConstDB: 0 ShapeSum: 205789d4 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 485f1ad8

Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 1502.672 ; gain = 121.906
Post Restoration Checksum: NetGraph: 2d88440c NumContArr: 1ad6d6cc Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 485f1ad8

Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 1534.965 ; gain = 154.199

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 485f1ad8

Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 1541.020 ; gain = 160.254

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 485f1ad8

Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 1541.020 ; gain = 160.254
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1c171c582

Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 1548.602 ; gain = 167.836
Phase 2 Router Initialization | Checksum: 1c171c582

Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 1548.602 ; gain = 167.836

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 105fd2c63

Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 1557.824 ; gain = 177.059

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 101
 Number of Nodes with overlaps = 0
Phase 4.1 Global Iteration 0 | Checksum: facb2804

Time (s): cpu = 00:00:04 ; elapsed = 00:00:14 . Memory (MB): peak = 1557.824 ; gain = 177.059
Phase 4 Rip-up And Reroute | Checksum: facb2804

Time (s): cpu = 00:00:04 ; elapsed = 00:00:14 . Memory (MB): peak = 1557.824 ; gain = 177.059

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: facb2804

Time (s): cpu = 00:00:04 ; elapsed = 00:00:14 . Memory (MB): peak = 1557.824 ; gain = 177.059

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: facb2804

Time (s): cpu = 00:00:04 ; elapsed = 00:00:14 . Memory (MB): peak = 1557.824 ; gain = 177.059
Phase 5 Delay and Skew Optimization | Checksum: facb2804

Time (s): cpu = 00:00:04 ; elapsed = 00:00:14 . Memory (MB): peak = 1557.824 ; gain = 177.059

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: facb2804

Time (s): cpu = 00:00:04 ; elapsed = 00:00:14 . Memory (MB): peak = 1557.824 ; gain = 177.059
Phase 6.1 Hold Fix Iter | Checksum: facb2804

Time (s): cpu = 00:00:04 ; elapsed = 00:00:14 . Memory (MB): peak = 1557.824 ; gain = 177.059
Phase 6 Post Hold Fix | Checksum: facb2804

Time (s): cpu = 00:00:04 ; elapsed = 00:00:14 . Memory (MB): peak = 1557.824 ; gain = 177.059

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.45922 %
  Global Horizontal Routing Utilization  = 1.55505 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: facb2804

Time (s): cpu = 00:00:04 ; elapsed = 00:00:14 . Memory (MB): peak = 1557.824 ; gain = 177.059

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: facb2804

Time (s): cpu = 00:00:04 ; elapsed = 00:00:14 . Memory (MB): peak = 1557.824 ; gain = 177.059

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 12c998f3d

Time (s): cpu = 00:00:04 ; elapsed = 00:00:14 . Memory (MB): peak = 1557.824 ; gain = 177.059

Phase 10 Post Router Timing
Phase 10 Post Router Timing | Checksum: 12c998f3d

Time (s): cpu = 00:00:04 ; elapsed = 00:00:14 . Memory (MB): peak = 1557.824 ; gain = 177.059
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:04 ; elapsed = 00:00:14 . Memory (MB): peak = 1557.824 ; gain = 177.059

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
56 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:04 ; elapsed = 00:00:15 . Memory (MB): peak = 1557.824 ; gain = 177.059
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1557.824 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1557.824 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.257 . Memory (MB): peak = 1560.727 ; gain = 2.902
INFO: [Common 17-1381] The checkpoint 'E:/Vivado/Cordic_calculator_vga_ps2/Cordic_calculator.runs/impl_1/Cordic_top_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file Cordic_top_drc_routed.rpt -pb Cordic_top_drc_routed.pb -rpx Cordic_top_drc_routed.rpx
Command: report_drc -file Cordic_top_drc_routed.rpt -pb Cordic_top_drc_routed.pb -rpx Cordic_top_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file E:/Vivado/Cordic_calculator_vga_ps2/Cordic_calculator.runs/impl_1/Cordic_top_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file Cordic_top_methodology_drc_routed.rpt -pb Cordic_top_methodology_drc_routed.pb -rpx Cordic_top_methodology_drc_routed.rpx
Command: report_methodology -file Cordic_top_methodology_drc_routed.rpt -pb Cordic_top_methodology_drc_routed.pb -rpx Cordic_top_methodology_drc_routed.rpx
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [E:/Vivado/Cordic_calculator_vga_ps2/Cordic_calculator.srcs/constrs_1/new/Cordic_calculator.xdc:133]
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file E:/Vivado/Cordic_calculator_vga_ps2/Cordic_calculator.runs/impl_1/Cordic_top_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file Cordic_top_power_routed.rpt -pb Cordic_top_power_summary_routed.pb -rpx Cordic_top_power_routed.rpx
Command: report_power -file Cordic_top_power_routed.rpt -pb Cordic_top_power_summary_routed.pb -rpx Cordic_top_power_routed.rpx
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [E:/Vivado/Cordic_calculator_vga_ps2/Cordic_calculator.srcs/constrs_1/new/Cordic_calculator.xdc:133]
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
70 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file Cordic_top_route_status.rpt -pb Cordic_top_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file Cordic_top_timing_summary_routed.rpt -pb Cordic_top_timing_summary_routed.pb -rpx Cordic_top_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file Cordic_top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file Cordic_top_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file Cordic_top_bus_skew_routed.rpt -pb Cordic_top_bus_skew_routed.pb -rpx Cordic_top_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Sun Jan 21 16:42:30 2024...
