DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
dmPackageRefs [
(DmPackageRef
library "ieee"
unitName "std_logic_1164"
)
(DmPackageRef
library "ieee"
unitName "std_logic_unsigned"
)
(DmPackageRef
library "ieee"
unitName "std_logic_arith"
)
]
instances [
(Instance
name "U_1"
duLibraryName "idx_fpga_lib"
duName "i2c_half_switch"
elements [
(GiElement
name "N_ISBITS"
type "integer range 20 downto 2"
value "N_SWBITS"
)
]
mwi 0
uid 249,0
)
(Instance
name "U_0"
duLibraryName "idx_fpga_lib"
duName "i2c_slave"
elements [
(GiElement
name "I2C_ADDR"
type "std_logic_vector(6 DOWNTO 0)"
value "I2C_ADDR"
)
]
mwi 0
uid 279,0
)
(Instance
name "U_2"
duLibraryName "idx_fpga_lib"
duName "i2c_half_switch"
elements [
(GiElement
name "N_ISBITS"
type "integer range 20 downto 2"
value "N_SWBITS"
)
]
mwi 0
uid 353,0
)
]
libraryRefs [
"ieee"
]
)
version "30.1"
appVersion "2010.3 (Build 21)"
noEmbeddedEditors 1
model (BlockDiag
VExpander (VariableExpander
vvMap [
(vvPair
variable "HDLDir"
value "C:\\HDS\\idx_fpga\\idx_fpga_lib\\hdl"
)
(vvPair
variable "HDSDir"
value "C:\\HDS\\idx_fpga\\idx_fpga_lib\\hds"
)
(vvPair
variable "SideDataDesignDir"
value "C:\\HDS\\idx_fpga\\idx_fpga_lib\\hds\\i2c_ext_switch\\struct.bd.info"
)
(vvPair
variable "SideDataUserDir"
value "C:\\HDS\\idx_fpga\\idx_fpga_lib\\hds\\i2c_ext_switch\\struct.bd.user"
)
(vvPair
variable "SourceDir"
value "C:\\HDS\\idx_fpga\\idx_fpga_lib\\hds"
)
(vvPair
variable "appl"
value "HDL Designer"
)
(vvPair
variable "arch_name"
value "struct"
)
(vvPair
variable "config"
value "%(unit)_%(view)_config"
)
(vvPair
variable "d"
value "C:\\HDS\\idx_fpga\\idx_fpga_lib\\hds\\i2c_ext_switch"
)
(vvPair
variable "d_logical"
value "C:\\HDS\\idx_fpga\\idx_fpga_lib\\hds\\i2c_ext_switch"
)
(vvPair
variable "date"
value "11/23/2011"
)
(vvPair
variable "day"
value "Wed"
)
(vvPair
variable "day_long"
value "Wednesday"
)
(vvPair
variable "dd"
value "23"
)
(vvPair
variable "entity_name"
value "i2c_ext_switch"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "struct.bd"
)
(vvPair
variable "f_logical"
value "struct.bd"
)
(vvPair
variable "f_noext"
value "struct"
)
(vvPair
variable "group"
value "UNKNOWN"
)
(vvPair
variable "host"
value "NORT-NBX200T"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "idx_fpga_lib"
)
(vvPair
variable "library_downstream_HdsLintPlugin"
value "$HDS_PROJECT_DIR/idx_fpga_lib/designcheck"
)
(vvPair
variable "library_downstream_ModelSimCompiler"
value "$HDS_PROJECT_DIR/idx_fpga_lib/work"
)
(vvPair
variable "mm"
value "11"
)
(vvPair
variable "module_name"
value "i2c_ext_switch"
)
(vvPair
variable "month"
value "Nov"
)
(vvPair
variable "month_long"
value "November"
)
(vvPair
variable "p"
value "C:\\HDS\\idx_fpga\\idx_fpga_lib\\hds\\i2c_ext_switch\\struct.bd"
)
(vvPair
variable "p_logical"
value "C:\\HDS\\idx_fpga\\idx_fpga_lib\\hds\\i2c_ext_switch\\struct.bd"
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
value "idx_fpga"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "task_DesignCompilerPath"
value "<TBD>"
)
(vvPair
variable "task_LeonardoPath"
value "<TBD>"
)
(vvPair
variable "task_ModelSimPath"
value "C:/modeltech_10.0c/win32"
)
(vvPair
variable "task_NC-SimPath"
value "<TBD>"
)
(vvPair
variable "task_PrecisionRTLPath"
value "<TBD>"
)
(vvPair
variable "task_QuestaSimPath"
value "<TBD>"
)
(vvPair
variable "task_VCSPath"
value "<TBD>"
)
(vvPair
variable "this_ext"
value "bd"
)
(vvPair
variable "this_file"
value "struct"
)
(vvPair
variable "this_file_logical"
value "struct"
)
(vvPair
variable "time"
value "14:06:05"
)
(vvPair
variable "unit"
value "i2c_ext_switch"
)
(vvPair
variable "user"
value "nort"
)
(vvPair
variable "version"
value "2010.3 (Build 21)"
)
(vvPair
variable "view"
value "struct"
)
(vvPair
variable "year"
value "2011"
)
(vvPair
variable "yy"
value "11"
)
]
)
LanguageMgr "VhdlLangMgr"
uid 52,0
optionalChildren [
*1 (Grouping
uid 9,0
optionalChildren [
*2 (CommentText
uid 11,0
shape (Rectangle
uid 12,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "31000,50000,48000,51000"
)
oxt "18000,70000,35000,71000"
text (MLText
uid 13,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "31200,50000,39900,51000"
st "
by %user on %dd %month %year
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*3 (CommentText
uid 14,0
shape (Rectangle
uid 15,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "48000,46000,52000,47000"
)
oxt "35000,66000,39000,67000"
text (MLText
uid 16,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "48200,46000,51200,47000"
st "
Project:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*4 (CommentText
uid 17,0
shape (Rectangle
uid 18,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "31000,48000,48000,49000"
)
oxt "18000,68000,35000,69000"
text (MLText
uid 19,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "31200,48000,41200,49000"
st "
<enter diagram title here>
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*5 (CommentText
uid 20,0
shape (Rectangle
uid 21,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "27000,48000,31000,49000"
)
oxt "14000,68000,18000,69000"
text (MLText
uid 22,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "27200,48000,29300,49000"
st "
Title:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*6 (CommentText
uid 23,0
shape (Rectangle
uid 24,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "48000,47000,68000,51000"
)
oxt "35000,67000,55000,71000"
text (MLText
uid 25,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "48200,47200,57400,48200"
st "
<enter comments here>
"
tm "CommentText"
wrapOption 3
visibleHeight 4000
visibleWidth 20000
)
ignorePrefs 1
titleBlock 1
)
*7 (CommentText
uid 26,0
shape (Rectangle
uid 27,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "52000,46000,68000,47000"
)
oxt "39000,66000,55000,67000"
text (MLText
uid 28,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "52200,46000,55400,47000"
st "
%project_name
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 16000
)
position 1
ignorePrefs 1
titleBlock 1
)
*8 (CommentText
uid 29,0
shape (Rectangle
uid 30,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "27000,46000,48000,48000"
)
oxt "14000,66000,35000,68000"
text (MLText
uid 31,0
va (VaSet
fg "32768,0,0"
)
xt "34150,46500,40850,47500"
st "
<company name>
"
ju 0
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 21000
)
position 1
ignorePrefs 1
titleBlock 1
)
*9 (CommentText
uid 32,0
shape (Rectangle
uid 33,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "27000,49000,31000,50000"
)
oxt "14000,69000,18000,70000"
text (MLText
uid 34,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "27200,49000,29300,50000"
st "
Path:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*10 (CommentText
uid 35,0
shape (Rectangle
uid 36,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "27000,50000,31000,51000"
)
oxt "14000,70000,18000,71000"
text (MLText
uid 37,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "27200,50000,29900,51000"
st "
Edited:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*11 (CommentText
uid 38,0
shape (Rectangle
uid 39,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "31000,49000,48000,50000"
)
oxt "18000,69000,35000,70000"
text (MLText
uid 40,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "31200,49000,43500,50000"
st "
%library/%unit/%view
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
]
shape (GroupingShape
uid 10,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "27000,46000,68000,51000"
)
oxt "14000,66000,55000,71000"
)
*12 (SaComponent
uid 249,0
optionalChildren [
*13 (CptPort
uid 229,0
ps "OnEdgeStrategy"
shape (Triangle
uid 230,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "38250,15625,39000,16375"
)
tg (CPTG
uid 231,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 232,0
va (VaSet
font "arial,8,0"
)
xt "40000,15500,47600,16500"
st "En : (N_ISBITS-1:0)"
blo "40000,16300"
)
)
thePort (LogicalPort
decl (Decl
n "En"
t "std_ulogic_vector"
b "(N_ISBITS-1 DOWNTO 0)"
o 1
)
)
)
*14 (CptPort
uid 233,0
ps "OnEdgeStrategy"
shape (Triangle
uid 234,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "38250,16625,39000,17375"
)
tg (CPTG
uid 235,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 236,0
va (VaSet
font "arial,8,0"
)
xt "40000,16500,42400,17500"
st "pad_o"
blo "40000,17300"
)
)
thePort (LogicalPort
decl (Decl
n "pad_o"
t "std_logic"
o 2
)
)
)
*15 (CptPort
uid 237,0
ps "OnEdgeStrategy"
shape (Triangle
uid 238,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "38250,17625,39000,18375"
)
tg (CPTG
uid 239,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 240,0
va (VaSet
font "arial,8,0"
)
xt "40000,17500,43600,18500"
st "padoen_o"
blo "40000,18300"
)
)
thePort (LogicalPort
decl (Decl
n "padoen_o"
t "std_logic"
o 3
)
)
)
*16 (CptPort
uid 241,0
ps "OnEdgeStrategy"
shape (Triangle
uid 242,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "38250,18625,39000,19375"
)
tg (CPTG
uid 243,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 244,0
va (VaSet
font "arial,8,0"
)
xt "40000,18500,42200,19500"
st "pad_i"
blo "40000,19300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "pad_i"
t "std_logic"
o 4
)
)
)
*17 (CptPort
uid 245,0
ps "OnEdgeStrategy"
shape (Diamond
uid 246,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "58000,17625,58750,18375"
)
tg (CPTG
uid 247,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 248,0
va (VaSet
font "arial,8,0"
)
xt "48700,17500,57000,18500"
st "pad : (N_ISBITS-1:0)"
ju 2
blo "57000,18300"
)
)
thePort (LogicalPort
m 2
decl (Decl
n "pad"
t "std_logic_vector"
b "(N_ISBITS-1 DOWNTO 0)"
o 5
)
)
)
]
shape (Rectangle
uid 250,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "39000,15000,58000,22000"
)
ttg (MlTextGroup
uid 251,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*18 (Text
uid 252,0
va (VaSet
font "arial,8,1"
)
xt "45350,20000,50650,21000"
st "idx_fpga_lib"
blo "45350,20800"
tm "BdLibraryNameMgr"
)
*19 (Text
uid 253,0
va (VaSet
font "arial,8,1"
)
xt "45350,21000,51650,22000"
st "i2c_half_switch"
blo "45350,21800"
tm "CptNameMgr"
)
*20 (Text
uid 254,0
va (VaSet
font "arial,8,1"
)
xt "45350,22000,47150,23000"
st "U_1"
blo "45350,22800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 255,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 256,0
text (MLText
uid 257,0
va (VaSet
font "Courier New,8,0"
)
xt "39000,14200,68000,15000"
st "N_ISBITS = N_SWBITS    ( integer range 20 downto 2 )  "
)
header ""
)
elements [
(GiElement
name "N_ISBITS"
type "integer range 20 downto 2"
value "N_SWBITS"
)
]
)
viewicon (ZoomableIcon
uid 258,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "39250,20250,40750,21750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*21 (SaComponent
uid 279,0
optionalChildren [
*22 (CptPort
uid 259,0
ps "OnEdgeStrategy"
shape (Triangle
uid 260,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "15250,15625,16000,16375"
)
tg (CPTG
uid 261,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 262,0
va (VaSet
font "arial,8,0"
)
xt "17000,15500,18300,16500"
st "clk"
blo "17000,16300"
)
)
thePort (LogicalPort
decl (Decl
n "clk"
t "std_ulogic"
o 1
suid 1,0
)
)
)
*23 (CptPort
uid 263,0
ps "OnEdgeStrategy"
shape (Triangle
uid 264,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "15250,16625,16000,17375"
)
tg (CPTG
uid 265,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 266,0
va (VaSet
font "arial,8,0"
)
xt "17000,16500,18300,17500"
st "rst"
blo "17000,17300"
)
)
thePort (LogicalPort
decl (Decl
n "rst"
t "std_ulogic"
o 2
suid 2,0
)
)
)
*24 (CptPort
uid 267,0
ps "OnEdgeStrategy"
shape (Triangle
uid 268,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "15250,14625,16000,15375"
)
tg (CPTG
uid 269,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 270,0
va (VaSet
font "arial,8,0"
)
xt "17000,14500,18400,15500"
st "scl"
blo "17000,15300"
)
)
thePort (LogicalPort
decl (Decl
n "scl"
t "std_logic"
o 3
suid 3,0
)
)
)
*25 (CptPort
uid 271,0
ps "OnEdgeStrategy"
shape (Diamond
uid 272,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "15250,13625,16000,14375"
)
tg (CPTG
uid 273,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 274,0
va (VaSet
font "arial,8,0"
)
xt "17000,13500,18600,14500"
st "sda"
blo "17000,14300"
)
)
thePort (LogicalPort
m 2
decl (Decl
n "sda"
t "std_logic"
o 5
suid 4,0
)
)
)
*26 (CptPort
uid 275,0
ps "OnEdgeStrategy"
shape (Triangle
uid 276,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "26000,15625,26750,16375"
)
tg (CPTG
uid 277,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 278,0
va (VaSet
font "arial,8,0"
)
xt "20100,15500,25000,16500"
st "wdata : (7:0)"
ju 2
blo "25000,16300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "wdata"
t "std_ulogic_vector"
b "(7 DOWNTO 0)"
o 4
suid 5,0
)
)
)
]
shape (Rectangle
uid 280,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "16000,13000,26000,19000"
)
oxt "12000,18000,22000,24000"
ttg (MlTextGroup
uid 281,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*27 (Text
uid 282,0
va (VaSet
font "arial,8,1"
)
xt "18200,19000,23500,20000"
st "idx_fpga_lib"
blo "18200,19800"
tm "BdLibraryNameMgr"
)
*28 (Text
uid 283,0
va (VaSet
font "arial,8,1"
)
xt "18200,20000,21900,21000"
st "i2c_slave"
blo "18200,20800"
tm "CptNameMgr"
)
*29 (Text
uid 284,0
va (VaSet
font "arial,8,1"
)
xt "18200,21000,20000,22000"
st "U_0"
blo "18200,21800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 285,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 286,0
text (MLText
uid 287,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "16000,12200,46500,13000"
st "I2C_ADDR = I2C_ADDR    ( std_logic_vector(6 DOWNTO 0) )  
"
)
header ""
)
elements [
(GiElement
name "I2C_ADDR"
type "std_logic_vector(6 DOWNTO 0)"
value "I2C_ADDR"
)
]
)
viewicon (ZoomableIcon
uid 288,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "16250,17250,17750,18750"
iconName "BlockDiagram.png"
iconMaskName "BlockDiagram.msk"
ftype 1
)
viewiconposition 0
portVis (PortSigDisplay
sIVOD 1
)
archFileType "UNKNOWN"
)
*30 (Net
uid 289,0
decl (Decl
n "sda"
t "std_logic"
o 6
suid 1,0
)
declText (MLText
uid 290,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,6000,31500,6800"
st "sda   : std_logic
"
)
)
*31 (PortIoInOut
uid 295,0
shape (CompositeShape
uid 296,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
uid 297,0
sl 0
ro 180
xt "7000,13625,8500,14375"
)
(Line
uid 298,0
sl 0
ro 180
xt "8500,14000,9000,14000"
pts [
"9000,14000"
"8500,14000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 299,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 300,0
va (VaSet
font "arial,8,0"
)
xt "4400,13500,6000,14500"
st "sda"
ju 2
blo "6000,14300"
tm "WireNameMgr"
)
)
)
*32 (Net
uid 301,0
decl (Decl
n "scl"
t "std_logic"
o 3
suid 2,0
)
declText (MLText
uid 302,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,3600,31500,4400"
st "scl   : std_logic
"
)
)
*33 (PortIoIn
uid 307,0
shape (CompositeShape
uid 308,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 309,0
sl 0
ro 270
xt "7000,14625,8500,15375"
)
(Line
uid 310,0
sl 0
ro 270
xt "8500,15000,9000,15000"
pts [
"8500,15000"
"9000,15000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 311,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 312,0
va (VaSet
font "arial,8,0"
)
xt "4600,14500,6000,15500"
st "scl"
ju 2
blo "6000,15300"
tm "WireNameMgr"
)
)
)
*34 (Net
uid 313,0
decl (Decl
n "clk"
t "std_ulogic"
o 1
suid 3,0
)
declText (MLText
uid 314,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,2000,32000,2800"
st "clk   : std_ulogic
"
)
)
*35 (PortIoIn
uid 319,0
shape (CompositeShape
uid 320,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 321,0
sl 0
ro 270
xt "7000,15625,8500,16375"
)
(Line
uid 322,0
sl 0
ro 270
xt "8500,16000,9000,16000"
pts [
"8500,16000"
"9000,16000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 323,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 324,0
va (VaSet
font "arial,8,0"
)
xt "4700,15500,6000,16500"
st "clk"
ju 2
blo "6000,16300"
tm "WireNameMgr"
)
)
)
*36 (Net
uid 325,0
decl (Decl
n "rst"
t "std_ulogic"
o 2
suid 4,0
)
declText (MLText
uid 326,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,2800,32000,3600"
st "rst   : std_ulogic
"
)
)
*37 (PortIoIn
uid 331,0
shape (CompositeShape
uid 332,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 333,0
sl 0
ro 270
xt "7000,16625,8500,17375"
)
(Line
uid 334,0
sl 0
ro 270
xt "8500,17000,9000,17000"
pts [
"8500,17000"
"9000,17000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 335,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 336,0
va (VaSet
font "arial,8,0"
)
xt "4700,16500,6000,17500"
st "rst"
ju 2
blo "6000,17300"
tm "WireNameMgr"
)
)
)
*38 (Net
uid 347,0
decl (Decl
n "wdata"
t "std_ulogic_vector"
b "(7 DOWNTO 0)"
o 7
suid 5,0
)
declText (MLText
uid 348,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,7800,46000,8600"
st "SIGNAL wdata : std_ulogic_vector(7 DOWNTO 0)
"
)
)
*39 (SaComponent
uid 353,0
optionalChildren [
*40 (CptPort
uid 363,0
ps "OnEdgeStrategy"
shape (Triangle
uid 364,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "38250,25625,39000,26375"
)
tg (CPTG
uid 365,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 366,0
va (VaSet
font "arial,8,0"
)
xt "40000,25500,47600,26500"
st "En : (N_ISBITS-1:0)"
blo "40000,26300"
)
)
thePort (LogicalPort
decl (Decl
n "En"
t "std_ulogic_vector"
b "(N_ISBITS-1 DOWNTO 0)"
o 1
)
)
)
*41 (CptPort
uid 367,0
ps "OnEdgeStrategy"
shape (Triangle
uid 368,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "38250,26625,39000,27375"
)
tg (CPTG
uid 369,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 370,0
va (VaSet
font "arial,8,0"
)
xt "40000,26500,42400,27500"
st "pad_o"
blo "40000,27300"
)
)
thePort (LogicalPort
decl (Decl
n "pad_o"
t "std_logic"
o 2
)
)
)
*42 (CptPort
uid 371,0
ps "OnEdgeStrategy"
shape (Triangle
uid 372,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "38250,27625,39000,28375"
)
tg (CPTG
uid 373,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 374,0
va (VaSet
font "arial,8,0"
)
xt "40000,27500,43600,28500"
st "padoen_o"
blo "40000,28300"
)
)
thePort (LogicalPort
decl (Decl
n "padoen_o"
t "std_logic"
o 3
)
)
)
*43 (CptPort
uid 375,0
ps "OnEdgeStrategy"
shape (Triangle
uid 376,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "38250,28625,39000,29375"
)
tg (CPTG
uid 377,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 378,0
va (VaSet
font "arial,8,0"
)
xt "40000,28500,42200,29500"
st "pad_i"
blo "40000,29300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "pad_i"
t "std_logic"
o 4
)
)
)
*44 (CptPort
uid 379,0
ps "OnEdgeStrategy"
shape (Diamond
uid 380,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "58000,27625,58750,28375"
)
tg (CPTG
uid 381,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 382,0
va (VaSet
font "arial,8,0"
)
xt "48700,27500,57000,28500"
st "pad : (N_ISBITS-1:0)"
ju 2
blo "57000,28300"
)
)
thePort (LogicalPort
m 2
decl (Decl
n "pad"
t "std_logic_vector"
b "(N_ISBITS-1 DOWNTO 0)"
o 5
)
)
)
]
shape (Rectangle
uid 354,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "39000,25000,58000,32000"
)
ttg (MlTextGroup
uid 355,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*45 (Text
uid 356,0
va (VaSet
font "arial,8,1"
)
xt "45350,30000,50650,31000"
st "idx_fpga_lib"
blo "45350,30800"
tm "BdLibraryNameMgr"
)
*46 (Text
uid 357,0
va (VaSet
font "arial,8,1"
)
xt "45350,31000,51650,32000"
st "i2c_half_switch"
blo "45350,31800"
tm "CptNameMgr"
)
*47 (Text
uid 358,0
va (VaSet
font "arial,8,1"
)
xt "45350,32000,47150,33000"
st "U_2"
blo "45350,32800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 359,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 360,0
text (MLText
uid 361,0
va (VaSet
font "Courier New,8,0"
)
xt "39000,24200,68000,25000"
st "N_ISBITS = N_SWBITS    ( integer range 20 downto 2 )  "
)
header ""
)
elements [
(GiElement
name "N_ISBITS"
type "integer range 20 downto 2"
value "N_SWBITS"
)
]
)
viewicon (ZoomableIcon
uid 362,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "39250,30250,40750,31750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*48 (PortIoInOut
uid 425,0
shape (CompositeShape
uid 426,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
uid 427,0
sl 0
xt "61500,17625,63000,18375"
)
(Line
uid 428,0
sl 0
xt "61000,18000,61500,18000"
pts [
"61000,18000"
"61500,18000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 429,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 430,0
va (VaSet
font "arial,8,0"
)
xt "64000,17500,66600,18500"
st "m_sda"
blo "64000,18300"
tm "WireNameMgr"
)
)
)
*49 (PortIoInOut
uid 437,0
shape (CompositeShape
uid 438,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
uid 439,0
sl 0
xt "61500,27625,63000,28375"
)
(Line
uid 440,0
sl 0
xt "61000,28000,61500,28000"
pts [
"61000,28000"
"61500,28000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 441,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 442,0
va (VaSet
font "arial,8,0"
)
xt "64000,27500,66400,28500"
st "m_scl"
blo "64000,28300"
tm "WireNameMgr"
)
)
)
*50 (Net
uid 443,0
decl (Decl
n "m_sda"
t "std_logic_vector"
b "(N_SWBITS-1 DOWNTO 0)"
o 5
suid 8,0
)
declText (MLText
uid 444,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,5200,46500,6000"
st "m_sda : std_logic_vector(N_SWBITS-1 DOWNTO 0)
"
)
)
*51 (Net
uid 445,0
decl (Decl
n "m_scl"
t "std_logic_vector"
b "(N_SWBITS-1 DOWNTO 0)"
o 4
suid 9,0
)
declText (MLText
uid 446,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,4400,46500,5200"
st "m_scl : std_logic_vector(N_SWBITS-1 DOWNTO 0)
"
)
)
*52 (Wire
uid 291,0
optionalChildren [
*53 (BdJunction
uid 393,0
ps "OnConnectorStrategy"
shape (Circle
uid 394,0
va (VaSet
vasetType 1
)
xt "13600,13600,14400,14400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 292,0
va (VaSet
vasetType 3
)
xt "9000,14000,15250,14000"
pts [
"15250,14000"
"9000,14000"
]
)
start &25
end &31
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 293,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 294,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "12250,13000,13850,14000"
st "sda"
blo "12250,13800"
tm "WireNameMgr"
)
)
on &30
)
*54 (Wire
uid 303,0
optionalChildren [
*55 (BdJunction
uid 411,0
ps "OnConnectorStrategy"
shape (Circle
uid 412,0
va (VaSet
vasetType 1
)
xt "13600,14600,14400,15400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 304,0
va (VaSet
vasetType 3
)
xt "9000,15000,15250,15000"
pts [
"15250,15000"
"9000,15000"
]
)
start &24
end &33
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 305,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 306,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "13250,14000,14650,15000"
st "scl"
blo "13250,14800"
tm "WireNameMgr"
)
)
on &32
)
*56 (Wire
uid 315,0
shape (OrthoPolyLine
uid 316,0
va (VaSet
vasetType 3
)
xt "9000,16000,15250,16000"
pts [
"15250,16000"
"9000,16000"
]
)
start &22
end &35
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 317,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 318,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "13250,15000,14550,16000"
st "clk"
blo "13250,15800"
tm "WireNameMgr"
)
)
on &34
)
*57 (Wire
uid 327,0
shape (OrthoPolyLine
uid 328,0
va (VaSet
vasetType 3
)
xt "9000,17000,15250,17000"
pts [
"15250,17000"
"9000,17000"
]
)
start &23
end &37
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 329,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 330,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "13250,16000,14550,17000"
st "rst"
blo "13250,16800"
tm "WireNameMgr"
)
)
on &36
)
*58 (Wire
uid 349,0
optionalChildren [
*59 (BdJunction
uid 387,0
ps "OnConnectorStrategy"
shape (Circle
uid 388,0
va (VaSet
vasetType 1
)
xt "34600,15600,35400,16400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 350,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "26750,16000,38250,16000"
pts [
"26750,16000"
"38250,16000"
]
)
start &26
end &13
sat 32
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 351,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 352,0
va (VaSet
font "arial,8,0"
)
xt "28750,15000,33650,16000"
st "wdata : (7:0)"
blo "28750,15800"
tm "WireNameMgr"
)
)
on &38
)
*60 (Wire
uid 383,0
shape (OrthoPolyLine
uid 384,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "35000,16000,38250,26000"
pts [
"35000,16000"
"35000,26000"
"38250,26000"
]
)
start &59
end &40
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 385,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 386,0
va (VaSet
font "arial,8,0"
)
xt "35250,25000,37550,26000"
st "wdata"
blo "35250,25800"
tm "WireNameMgr"
)
)
on &38
)
*61 (Wire
uid 389,0
optionalChildren [
*62 (BdJunction
uid 399,0
ps "OnConnectorStrategy"
shape (Circle
uid 400,0
va (VaSet
vasetType 1
)
xt "36600,17600,37400,18400"
radius 400
)
)
*63 (BdJunction
uid 405,0
ps "OnConnectorStrategy"
shape (Circle
uid 406,0
va (VaSet
vasetType 1
)
xt "36600,16600,37400,17400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 390,0
va (VaSet
vasetType 3
)
xt "14000,12000,38250,18000"
pts [
"14000,14000"
"14000,12000"
"37000,12000"
"37000,18000"
"38250,18000"
]
)
start &53
end &15
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 391,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 392,0
va (VaSet
font "arial,8,0"
)
xt "35250,17000,36850,18000"
st "sda"
blo "35250,17800"
tm "WireNameMgr"
)
)
on &30
)
*64 (Wire
uid 395,0
shape (OrthoPolyLine
uid 396,0
va (VaSet
vasetType 3
)
xt "37000,18000,38250,19000"
pts [
"37000,18000"
"37000,19000"
"38250,19000"
]
)
start &62
end &16
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 397,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 398,0
va (VaSet
font "arial,8,0"
)
xt "35250,18000,36850,19000"
st "sda"
blo "35250,18800"
tm "WireNameMgr"
)
)
on &30
)
*65 (Wire
uid 401,0
shape (OrthoPolyLine
uid 402,0
va (VaSet
vasetType 3
)
xt "37000,17000,38250,17000"
pts [
"37000,17000"
"38250,17000"
]
)
start &63
end &14
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 403,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 404,0
va (VaSet
font "arial,8,0"
)
xt "35250,16000,36850,17000"
st "sda"
blo "35250,16800"
tm "WireNameMgr"
)
)
on &30
)
*66 (Wire
uid 407,0
optionalChildren [
*67 (BdJunction
uid 417,0
ps "OnConnectorStrategy"
shape (Circle
uid 418,0
va (VaSet
vasetType 1
)
xt "34600,26600,35400,27400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 408,0
va (VaSet
vasetType 3
)
xt "14000,15000,38250,27000"
pts [
"14000,15000"
"14000,27000"
"38250,27000"
]
)
start &55
end &41
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 409,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 410,0
va (VaSet
font "arial,8,0"
)
xt "36250,26000,37650,27000"
st "scl"
blo "36250,26800"
tm "WireNameMgr"
)
)
on &32
)
*68 (Wire
uid 413,0
shape (OrthoPolyLine
uid 414,0
va (VaSet
vasetType 3
)
xt "35000,27000,38250,28000"
pts [
"35000,27000"
"35000,28000"
"38250,28000"
]
)
start &67
end &42
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 415,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 416,0
va (VaSet
font "arial,8,0"
)
xt "36250,27000,37650,28000"
st "scl"
blo "36250,27800"
tm "WireNameMgr"
)
)
on &32
)
*69 (Wire
uid 421,0
shape (OrthoPolyLine
uid 422,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "58750,18000,61000,18000"
pts [
"58750,18000"
"61000,18000"
]
)
start &17
end &48
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 423,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 424,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "58750,17000,61350,18000"
st "m_sda"
blo "58750,17800"
tm "WireNameMgr"
)
)
on &50
)
*70 (Wire
uid 433,0
shape (OrthoPolyLine
uid 434,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "58750,28000,61000,28000"
pts [
"58750,28000"
"61000,28000"
]
)
start &44
end &49
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 435,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 436,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "58750,27000,61150,28000"
st "m_scl"
blo "58750,27800"
tm "WireNameMgr"
)
)
on &51
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 1
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "26368,26368,26368"
)
packageList *71 (PackageList
uid 41,0
stg "VerticalLayoutStrategy"
textVec [
*72 (Text
uid 42,0
va (VaSet
font "arial,8,1"
)
xt "0,0,5400,1000"
st "Package List"
blo "0,800"
)
*73 (MLText
uid 43,0
va (VaSet
font "arial,8,0"
)
xt "0,1000,12400,5000"
st "LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.std_logic_unsigned.all;
USE ieee.std_logic_arith.all;"
tm "PackageList"
)
]
)
compDirBlock (MlTextGroup
uid 44,0
stg "VerticalLayoutStrategy"
textVec [
*74 (Text
uid 45,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "20000,0,28100,1000"
st "Compiler Directives"
blo "20000,800"
)
*75 (Text
uid 46,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "20000,1000,29600,2000"
st "Pre-module directives:"
blo "20000,1800"
)
*76 (MLText
uid 47,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "20000,2000,27500,4000"
st "`resetall
`timescale 1ns/10ps"
tm "BdCompilerDirectivesTextMgr"
)
*77 (Text
uid 48,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "20000,4000,30100,5000"
st "Post-module directives:"
blo "20000,4800"
)
*78 (MLText
uid 49,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "20000,0,20000,0"
tm "BdCompilerDirectivesTextMgr"
)
*79 (Text
uid 50,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "20000,5000,29900,6000"
st "End-module directives:"
blo "20000,5800"
)
*80 (MLText
uid 51,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "20000,6000,20000,6000"
tm "BdCompilerDirectivesTextMgr"
)
]
associable 1
)
windowSize "256,204,1273,894"
viewArea "-1000,-1000,77106,52018"
cachedDiagramExtent "0,0,68000,51000"
hasePageBreakOrigin 1
pageBreakOrigin "0,0"
lastUid 477,0
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "0,0,32768"
font "arial,8,0"
)
xt "200,200,2000,1200"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultRequirementText (RequirementText
shape (ZoomableIcon
layer 0
va (VaSet
vasetType 1
fg "59904,39936,65280"
lineColor "0,0,32768"
)
xt "0,0,1500,1750"
iconName "reqTracerRequirement.bmp"
iconMaskName "reqTracerRequirement.msk"
)
autoResize 1
text (MLText
va (VaSet
fg "0,0,32768"
font "arial,8,0"
)
xt "500,2150,1400,3150"
st "
Text
"
tm "RequirementText"
wrapOption 3
visibleHeight 1350
visibleWidth 1100
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
font "arial,8,1"
)
xt "1000,1000,3800,2000"
st "Panel0"
blo "1000,1800"
tm "PanelText"
)
)
)
defaultBlk (Blk
shape (Rectangle
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*81 (Text
va (VaSet
font "arial,8,1"
)
xt "2200,3500,5800,4500"
st "<library>"
blo "2200,4300"
tm "BdLibraryNameMgr"
)
*82 (Text
va (VaSet
font "arial,8,1"
)
xt "2200,4500,5600,5500"
st "<block>"
blo "2200,5300"
tm "BlkNameMgr"
)
*83 (Text
va (VaSet
font "arial,8,1"
)
xt "2200,5500,4000,6500"
st "U_0"
blo "2200,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "2200,13500,2200,13500"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultMWComponent (MWC
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*84 (Text
va (VaSet
font "arial,8,1"
)
xt "550,3500,3450,4500"
st "Library"
blo "550,4300"
)
*85 (Text
va (VaSet
font "arial,8,1"
)
xt "550,4500,7450,5500"
st "MWComponent"
blo "550,5300"
)
*86 (Text
va (VaSet
font "arial,8,1"
)
xt "550,5500,2350,6500"
st "U_0"
blo "550,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6450,1500,-6450,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
defaultSaComponent (SaComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*87 (Text
va (VaSet
font "arial,8,1"
)
xt "900,3500,3800,4500"
st "Library"
blo "900,4300"
tm "BdLibraryNameMgr"
)
*88 (Text
va (VaSet
font "arial,8,1"
)
xt "900,4500,7100,5500"
st "SaComponent"
blo "900,5300"
tm "CptNameMgr"
)
*89 (Text
va (VaSet
font "arial,8,1"
)
xt "900,5500,2700,6500"
st "U_0"
blo "900,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6100,1500,-6100,1500"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
defaultVhdlComponent (VhdlComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*90 (Text
va (VaSet
font "arial,8,1"
)
xt "500,3500,3400,4500"
st "Library"
blo "500,4300"
)
*91 (Text
va (VaSet
font "arial,8,1"
)
xt "500,4500,7500,5500"
st "VhdlComponent"
blo "500,5300"
)
*92 (Text
va (VaSet
font "arial,8,1"
)
xt "500,5500,2300,6500"
st "U_0"
blo "500,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6500,1500,-6500,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
entityPath ""
archName ""
archPath ""
)
defaultVerilogComponent (VerilogComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-450,0,8450,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*93 (Text
va (VaSet
font "arial,8,1"
)
xt "50,3500,2950,4500"
st "Library"
blo "50,4300"
)
*94 (Text
va (VaSet
font "arial,8,1"
)
xt "50,4500,7950,5500"
st "VerilogComponent"
blo "50,5300"
)
*95 (Text
va (VaSet
font "arial,8,1"
)
xt "50,5500,1850,6500"
st "U_0"
blo "50,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6950,1500,-6950,1500"
)
header ""
)
elements [
]
)
entityPath ""
)
defaultHdlText (HdlText
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*96 (Text
va (VaSet
font "arial,8,1"
)
xt "3150,4000,4850,5000"
st "eb1"
blo "3150,4800"
tm "HdlTextNameMgr"
)
*97 (Text
va (VaSet
font "arial,8,1"
)
xt "3150,5000,3950,6000"
st "1"
blo "3150,5800"
tm "HdlTextNumberMgr"
)
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultEmbeddedText (EmbeddedText
commentText (CommentText
ps "CenterOffsetStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,18000,5000"
)
text (MLText
va (VaSet
font "arial,8,0"
)
xt "200,200,2000,1200"
st "
Text
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
defaultGlobalConnector (GlobalConnector
shape (Circle
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "-1000,-1000,1000,1000"
radius 1000
)
name (Text
va (VaSet
font "arial,8,1"
)
xt "-500,-500,500,500"
st "G"
blo "-500,300"
)
)
defaultRipper (Ripper
ps "OnConnectorStrategy"
shape (Line2D
pts [
"0,0"
"1000,1000"
]
va (VaSet
vasetType 1
)
xt "0,0,1000,1000"
)
)
defaultBdJunction (BdJunction
ps "OnConnectorStrategy"
shape (Circle
va (VaSet
vasetType 1
)
xt "-400,-400,400,400"
radius 400
)
)
defaultPortIoIn (PortIoIn
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "-2000,-375,-500,375"
)
(Line
sl 0
ro 270
xt "-500,0,0,0"
pts [
"-500,0"
"0,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "-1375,-1000,-1375,-1000"
ju 2
blo "-1375,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoOut (PortIoOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "500,-375,2000,375"
)
(Line
sl 0
ro 270
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "625,-1000,625,-1000"
blo "625,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoInOut (PortIoInOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultPortIoBuffer (PortIoBuffer
shape (CompositeShape
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultSignal (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,0,1900,1000"
st "sig0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBus (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,0,2400,1000"
st "dbus0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBundle (Bundle
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineColor "32768,0,0"
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
textGroup (BiTextGroup
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
font "arial,8,0"
)
xt "0,0,3000,1000"
st "bundle0"
blo "0,800"
tm "BundleNameMgr"
)
second (MLText
va (VaSet
font "arial,8,0"
)
xt "0,1000,1000,2000"
st "()"
tm "BundleContentsMgr"
)
)
bundleNet &0
)
defaultPortMapFrame (PortMapFrame
ps "PortMapFrameStrategy"
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,10000,12000"
)
portMapText (BiTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
va (VaSet
font "arial,8,0"
)
)
second (MLText
va (VaSet
font "arial,8,0"
)
tm "PortMapTextMgr"
)
)
)
defaultGenFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 2
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
font "arial,8,0"
)
xt "0,-1100,12600,-100"
st "g0: FOR i IN 0 TO n GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1250,1450"
)
num (Text
va (VaSet
font "arial,8,0"
)
xt "250,250,1050,1250"
st "1"
blo "250,1050"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*98 (Text
va (VaSet
font "arial,8,1"
)
xt "14100,20000,22000,21000"
st "Frame Declarations"
blo "14100,20800"
)
*99 (MLText
va (VaSet
font "arial,8,0"
)
xt "14100,21000,14100,21000"
tm "BdFrameDeclTextMgr"
)
]
)
)
defaultBlockFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 1
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
font "arial,8,0"
)
xt "0,-1100,7400,-100"
st "b0: BLOCK (guard)"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1250,1450"
)
num (Text
va (VaSet
font "arial,8,0"
)
xt "250,250,1050,1250"
st "1"
blo "250,1050"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*100 (Text
va (VaSet
font "arial,8,1"
)
xt "14100,20000,22000,21000"
st "Frame Declarations"
blo "14100,20800"
)
*101 (MLText
va (VaSet
font "arial,8,0"
)
xt "14100,21000,14100,21000"
tm "BdFrameDeclTextMgr"
)
]
)
style 3
)
defaultSaCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,750,1800,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultSaCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,750,1800,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
m 3
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultDeclText (MLText
va (VaSet
font "Courier New,8,0"
)
)
archDeclarativeBlock (BdArchDeclBlock
uid 1,0
stg "BdArchDeclBlockLS"
declLabel (Text
uid 2,0
va (VaSet
font "arial,8,1"
)
xt "20000,0,25400,1000"
st "Declarations"
blo "20000,800"
)
portLabel (Text
uid 3,0
va (VaSet
font "arial,8,1"
)
xt "20000,1000,22700,2000"
st "Ports:"
blo "20000,1800"
)
preUserLabel (Text
uid 4,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "20000,0,23800,1000"
st "Pre User:"
blo "20000,800"
)
preUserText (MLText
uid 5,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "20000,0,20000,0"
tm "BdDeclarativeTextMgr"
)
diagSignalLabel (Text
uid 6,0
va (VaSet
font "arial,8,1"
)
xt "20000,6800,27100,7800"
st "Diagram Signals:"
blo "20000,7600"
)
postUserLabel (Text
uid 7,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "20000,0,24700,1000"
st "Post User:"
blo "20000,800"
)
postUserText (MLText
uid 8,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "20000,0,20000,0"
tm "BdDeclarativeTextMgr"
)
)
commonDM (CommonDM
ldm (LogicalDM
suid 9,0
usingSuid 1
emptyRow *102 (LEmptyRow
)
uid 54,0
optionalChildren [
*103 (RefLabelRowHdr
)
*104 (TitleRowHdr
)
*105 (FilterRowHdr
)
*106 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*107 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*108 (GroupColHdr
tm "GroupColHdrMgr"
)
*109 (NameColHdr
tm "BlockDiagramNameColHdrMgr"
)
*110 (ModeColHdr
tm "BlockDiagramModeColHdrMgr"
)
*111 (TypeColHdr
tm "BlockDiagramTypeColHdrMgr"
)
*112 (BoundsColHdr
tm "BlockDiagramBoundsColHdrMgr"
)
*113 (InitColHdr
tm "BlockDiagramInitColHdrMgr"
)
*114 (EolColHdr
tm "BlockDiagramEolColHdrMgr"
)
*115 (LeafLogPort
port (LogicalPort
m 2
decl (Decl
n "sda"
t "std_logic"
o 6
suid 1,0
)
)
uid 337,0
)
*116 (LeafLogPort
port (LogicalPort
decl (Decl
n "scl"
t "std_logic"
o 3
suid 2,0
)
)
uid 339,0
)
*117 (LeafLogPort
port (LogicalPort
decl (Decl
n "clk"
t "std_ulogic"
o 1
suid 3,0
)
)
uid 341,0
)
*118 (LeafLogPort
port (LogicalPort
decl (Decl
n "rst"
t "std_ulogic"
o 2
suid 4,0
)
)
uid 343,0
)
*119 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "wdata"
t "std_ulogic_vector"
b "(7 DOWNTO 0)"
o 7
suid 5,0
)
)
uid 447,0
)
*120 (LeafLogPort
port (LogicalPort
m 2
decl (Decl
n "m_sda"
t "std_logic_vector"
b "(N_SWBITS-1 DOWNTO 0)"
o 5
suid 8,0
)
)
uid 449,0
)
*121 (LeafLogPort
port (LogicalPort
m 2
decl (Decl
n "m_scl"
t "std_logic_vector"
b "(N_SWBITS-1 DOWNTO 0)"
o 4
suid 9,0
)
)
uid 451,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 67,0
optionalChildren [
*122 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *123 (MRCItem
litem &102
pos 7
dimension 20
)
uid 69,0
optionalChildren [
*124 (MRCItem
litem &103
pos 0
dimension 20
uid 70,0
)
*125 (MRCItem
litem &104
pos 1
dimension 23
uid 71,0
)
*126 (MRCItem
litem &105
pos 2
hidden 1
dimension 20
uid 72,0
)
*127 (MRCItem
litem &115
pos 3
dimension 20
uid 338,0
)
*128 (MRCItem
litem &116
pos 0
dimension 20
uid 340,0
)
*129 (MRCItem
litem &117
pos 1
dimension 20
uid 342,0
)
*130 (MRCItem
litem &118
pos 2
dimension 20
uid 344,0
)
*131 (MRCItem
litem &119
pos 6
dimension 20
uid 448,0
)
*132 (MRCItem
litem &120
pos 4
dimension 20
uid 450,0
)
*133 (MRCItem
litem &121
pos 5
dimension 20
uid 452,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 73,0
optionalChildren [
*134 (MRCItem
litem &106
pos 0
dimension 20
uid 74,0
)
*135 (MRCItem
litem &108
pos 1
dimension 50
uid 75,0
)
*136 (MRCItem
litem &109
pos 2
dimension 100
uid 76,0
)
*137 (MRCItem
litem &110
pos 3
dimension 50
uid 77,0
)
*138 (MRCItem
litem &111
pos 4
dimension 100
uid 78,0
)
*139 (MRCItem
litem &112
pos 5
dimension 100
uid 79,0
)
*140 (MRCItem
litem &113
pos 6
dimension 50
uid 80,0
)
*141 (MRCItem
litem &114
pos 7
dimension 80
uid 81,0
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
uid 68,0
vaOverrides [
]
)
]
)
uid 53,0
)
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *142 (LEmptyRow
)
uid 83,0
optionalChildren [
*143 (RefLabelRowHdr
)
*144 (TitleRowHdr
)
*145 (FilterRowHdr
)
*146 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*147 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*148 (GroupColHdr
tm "GroupColHdrMgr"
)
*149 (NameColHdr
tm "GenericNameColHdrMgr"
)
*150 (TypeColHdr
tm "GenericTypeColHdrMgr"
)
*151 (InitColHdr
tm "GenericValueColHdrMgr"
)
*152 (PragmaColHdr
tm "GenericPragmaColHdrMgr"
)
*153 (EolColHdr
tm "GenericEolColHdrMgr"
)
*154 (LogGeneric
generic (GiElement
name "N_SWBITS"
type "integer"
value "8"
)
uid 345,0
)
*155 (LogGeneric
generic (GiElement
name "I2C_ADDR"
type "std_logic_vector(6 downto 0)"
value "\"1110000\""
)
uid 476,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 95,0
optionalChildren [
*156 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *157 (MRCItem
litem &142
pos 2
dimension 20
)
uid 97,0
optionalChildren [
*158 (MRCItem
litem &143
pos 0
dimension 20
uid 98,0
)
*159 (MRCItem
litem &144
pos 1
dimension 23
uid 99,0
)
*160 (MRCItem
litem &145
pos 2
hidden 1
dimension 20
uid 100,0
)
*161 (MRCItem
litem &154
pos 0
dimension 20
uid 346,0
)
*162 (MRCItem
litem &155
pos 1
dimension 20
uid 477,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 101,0
optionalChildren [
*163 (MRCItem
litem &146
pos 0
dimension 20
uid 102,0
)
*164 (MRCItem
litem &148
pos 1
dimension 50
uid 103,0
)
*165 (MRCItem
litem &149
pos 2
dimension 100
uid 104,0
)
*166 (MRCItem
litem &150
pos 3
dimension 148
uid 105,0
)
*167 (MRCItem
litem &151
pos 4
dimension 53
uid 106,0
)
*168 (MRCItem
litem &152
pos 5
dimension 50
uid 107,0
)
*169 (MRCItem
litem &153
pos 6
dimension 80
uid 108,0
)
]
)
fixedCol 3
fixedRow 2
name "Ports"
uid 96,0
vaOverrides [
]
)
]
)
uid 82,0
type 1
)
activeModelName "BlockDiag"
)
