data Bit = Zero | One

bitAnd :: Bit -> Bit -> Bit
{-# INLINE bitAnd #-}
bitAnd = nativeVhdl "prim_bitAnd" undefined

bitNot :: Bit -> Bit
{-# INLINE bitNot #-}
bitNot = nativeVhdl "prim_bitNot" undefined

go :: ReT Bit Bit I Bit
go = do
      x <- signal Zero
      y <- case x of { One  -> signal Zero ; Zero -> signal x }
      z <- signal (bitAnd (case y of { One -> x ; Zero -> bitAnd x x }) y)
      go

start :: ReT Bit Bit I Bit
start = go
