LIBLIST                  = lib.list
DC_TIMING_CON            = $WORKAREA/src/constraints/devtlb_clocks.tcl  $WORKAREA/src/constraints/devtlb_io_constraints.tcl
DC_AFTER_LOAD_UPF        = $WORKAREA/src/constraints/devtlb_set_voltage.tcl
TOP                      = devtlb
PASS                     = devtlb
DC_VERSION               = 
DC_UPF_CON               = $WORKAREA/src/upf/devtlb.upf
CLEAN_COMPILE            = false
RUN_NETBATCH             = false
QUEUE_NAME               = pdx_normal  
QUEUE_SLOT               = /pds/fast
CLASS                    = SLES11&&10G
CFG_PROJECT              = 
CTECH_PATH_SYN           = /p/hdk/cad/ctech/c4v20ww51e_hdk162/source/p1274/ec0/ln 
CTECH_EXP_PATH_SYN       = /p/hdk/cad/ctech/c4v20ww51e_hdk162/source/p1274/ec0/ln
DC_TOPO                  = false 
VERILOG_ANALYZE_OPTS     = +define+INTEL_SVA_OFF +define+DEVTLB_EXT_RF_EN +define+DEVTLB_SVA_OFF
HIP_LIBLIST              =
