# Digital_VLSI_SoC_Design_And_Planning
# Sponsored by NASSCOM <!-- Red -->
____________________________________
# Contents (Day 1 - Day 5)
# Table of Contents

- [Sky130 Day 1 - Inception of open-source EDA, OpenLANE and Sky130 PDK](#section-1)  <!-- Blue -->
  - [KY130_D1_SK1 - How to talk to computers](#subsection-11)
    - [SKY_L1 - Introduction to QFN-48 Package, chip, pads, core, die and IPs](#sub-subsection-111)
    - [SKY_L2 - Introduction to RISC-V](#sub-subsection-112)
    - [SKY_L3 - From Software Applications to Hardware](#sub-subsection-113)
  - [SKY130_D1_SK2 - SoC design and OpenLANE](#subsection-12)
    - [SKY_L1 - Introduction to all components of open-source digital asic design](#sub-subsection-121)
    - [SKY_L2 - Simplified RTL2GDS flow](#sub-subsection-122)
    - [SKY_L3 - Introduction to OpenLANE and Strive chipsets](#sub-subsection-123)
    - [SKY_L4 - Introduction to OpenLANE detailed ASIC design flow](#sub-subsection-124)
  - [SKY130_D1_SK3 - Get familiar to open-source EDA tools](#subsection-13)
    - [SKY_L1 - OpenLANE Directory structure in detail](#sub-subsection-131)
    - [SKY_L2 - Design Preparation Step](#sub-subsection-132)
    - [SKY_L3 - Review files after design prep and run synthesis](#sub-subsection-133)
    - [SKY_L4 - OpenLANE Project Git Link Description](#sub-subsection-134)
    - [SKY_L5 - Steps to characterize synthesis results](#sub-subsection-135)
- [Section 2](#section-2)
  - [Subsection 2.1](#subsection-21)
    - [Sub-subsection 2.1.1](#sub-subsection-211)
  - [Subsection 2.2](#subsection-22)
    - [Sub-subsection 2.2.1](#sub-subsection-221)
  - [Subsection 2.3](#subsection-23)
    - [Sub-subsection 2.3.1](#sub-subsection-231)
- [Section 3](#section-3)
  - [Subsection 3.1](#subsection-31)
    - [Sub-subsection 3.1.1](#sub-subsection-311)
  - [Subsection 3.2](#subsection-22)
    - [Sub-subsection 3.2.1](#sub-subsection-321)
  - [Subsection 3.3](#subsection-33)
    - [Sub-subsection 3.3.1](#sub-subsection-331)
- [Section 4](#section-4)
  - [Subsection 4.1](#subsection-41)
    - [Sub-subsection 4.1.1](#sub-subsection-411)
  - [Subsection 4.2](#subsection-42)
    - [Sub-subsection 4.2.1](#sub-subsection-421)
  - [Subsection 4.3](#subsection-43)
    - [Sub-subsection 4.3.1](#sub-subsection-431)
- [Section 5](#section-5)
  - [Subsection 5.1](#subsection-51)
    - [Sub-subsection 5.1.1](#sub-subsection-511)
  - [Subsection 5.2](#subsection-42)
    - [Sub-subsection 5.2.1](#sub-subsection-521)
  - [Subsection 5.3](#subsection-53)
    - [Sub-subsection 5.3.1](#sub-subsection-531)
_______________________________________________________________________
## Sky130 Day 1 - Inception of open-source EDA, OpenLANE and Sky130 PDK
### KY130_D1_SK1 - How to talk to computers
#### SKY_L1 - Introduction to QFN-48 Package, chip, pads, core, die and IPs




    

      
    


  
