{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1596563709666 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1596563709667 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Aug 04 11:55:09 2020 " "Processing started: Tue Aug 04 11:55:09 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1596563709667 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1596563709667 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off arm -c arm --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off arm -c arm --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1596563709667 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1596563710479 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1596563710479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file modules/controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "Modules/controller.sv" "" { Text "C:/Proyecto_Final/Decodification_ARM/Modules/controller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596563738250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1596563738250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/condlogic.sv 1 1 " "Found 1 design units, including 1 entities, in source file modules/condlogic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 condlogic " "Found entity 1: condlogic" {  } { { "Modules/condlogic.sv" "" { Text "C:/Proyecto_Final/Decodification_ARM/Modules/condlogic.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596563738253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1596563738253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/condcheck.sv 1 1 " "Found 1 design units, including 1 entities, in source file modules/condcheck.sv" { { "Info" "ISGN_ENTITY_NAME" "1 condcheck " "Found entity 1: condcheck" {  } { { "Modules/condcheck.sv" "" { Text "C:/Proyecto_Final/Decodification_ARM/Modules/condcheck.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596563738255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1596563738255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arm.sv 1 1 " "Found 1 design units, including 1 entities, in source file arm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 arm " "Found entity 1: arm" {  } { { "arm.sv" "" { Text "C:/Proyecto_Final/Decodification_ARM/arm.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596563738257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1596563738257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/mux2a4.sv 1 1 " "Found 1 design units, including 1 entities, in source file modules/mux2a4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2a4 " "Found entity 1: mux2a4" {  } { { "Modules/mux2a4.sv" "" { Text "C:/Proyecto_Final/Decodification_ARM/Modules/mux2a4.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596563738259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1596563738259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/mux3a8.sv 1 1 " "Found 1 design units, including 1 entities, in source file modules/mux3a8.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux3a8 " "Found entity 1: mux3a8" {  } { { "Modules/mux3a8.sv" "" { Text "C:/Proyecto_Final/Decodification_ARM/Modules/mux3a8.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596563738261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1596563738261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/mux1a2.sv 1 1 " "Found 1 design units, including 1 entities, in source file modules/mux1a2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux1a2 " "Found entity 1: mux1a2" {  } { { "Modules/mux1a2.sv" "" { Text "C:/Proyecto_Final/Decodification_ARM/Modules/mux1a2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596563738267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1596563738267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/flags/flag_overflow.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/flags/flag_overflow.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flag_overflow " "Found entity 1: flag_overflow" {  } { { "ALU/Flags/flag_overflow.sv" "" { Text "C:/Proyecto_Final/Decodification_ARM/ALU/Flags/flag_overflow.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596563738270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1596563738270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/flags/flag_negativo.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/flags/flag_negativo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flag_negativo " "Found entity 1: flag_negativo" {  } { { "ALU/Flags/flag_negativo.sv" "" { Text "C:/Proyecto_Final/Decodification_ARM/ALU/Flags/flag_negativo.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596563738273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1596563738273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/flags/flag_cero.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/flags/flag_cero.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flag_cero " "Found entity 1: flag_cero" {  } { { "ALU/Flags/flag_cero.sv" "" { Text "C:/Proyecto_Final/Decodification_ARM/ALU/Flags/flag_cero.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596563738275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1596563738275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/flags/flag_carry.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/flags/flag_carry.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flag_carry " "Found entity 1: flag_carry" {  } { { "ALU/Flags/flag_carry.sv" "" { Text "C:/Proyecto_Final/Decodification_ARM/ALU/Flags/flag_carry.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596563738277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1596563738277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/operaciones/sumador.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/operaciones/sumador.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sumador " "Found entity 1: sumador" {  } { { "ALU/Operaciones/sumador.sv" "" { Text "C:/Proyecto_Final/Decodification_ARM/ALU/Operaciones/sumador.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596563738279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1596563738279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/operaciones/restador.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/operaciones/restador.sv" { { "Info" "ISGN_ENTITY_NAME" "1 restador " "Found entity 1: restador" {  } { { "ALU/Operaciones/restador.sv" "" { Text "C:/Proyecto_Final/Decodification_ARM/ALU/Operaciones/restador.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596563738281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1596563738281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/operaciones/corrimiento_circular.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/operaciones/corrimiento_circular.sv" { { "Info" "ISGN_ENTITY_NAME" "1 corrimiento_circular " "Found entity 1: corrimiento_circular" {  } { { "ALU/Operaciones/corrimiento_circular.sv" "" { Text "C:/Proyecto_Final/Decodification_ARM/ALU/Operaciones/corrimiento_circular.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596563738283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1596563738283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/operaciones/compuerta_xor.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/operaciones/compuerta_xor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 compuerta_xor " "Found entity 1: compuerta_xor" {  } { { "ALU/Operaciones/compuerta_xor.sv" "" { Text "C:/Proyecto_Final/Decodification_ARM/ALU/Operaciones/compuerta_xor.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596563738285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1596563738285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/unidad_logico_aritmetica.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/unidad_logico_aritmetica.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unidad_logico_aritmetica " "Found entity 1: unidad_logico_aritmetica" {  } { { "ALU/unidad_logico_aritmetica.sv" "" { Text "C:/Proyecto_Final/Decodification_ARM/ALU/unidad_logico_aritmetica.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596563738287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1596563738287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tests/overflow_flag_test.sv 1 1 " "Found 1 design units, including 1 entities, in source file tests/overflow_flag_test.sv" { { "Info" "ISGN_ENTITY_NAME" "1 overflow_flag_test " "Found entity 1: overflow_flag_test" {  } { { "Tests/overflow_flag_test.sv" "" { Text "C:/Proyecto_Final/Decodification_ARM/Tests/overflow_flag_test.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596563738289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1596563738289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tests/corrimiento_circular_test.sv 1 1 " "Found 1 design units, including 1 entities, in source file tests/corrimiento_circular_test.sv" { { "Info" "ISGN_ENTITY_NAME" "1 corrimiento_circular_test " "Found entity 1: corrimiento_circular_test" {  } { { "Tests/corrimiento_circular_test.sv" "" { Text "C:/Proyecto_Final/Decodification_ARM/Tests/corrimiento_circular_test.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596563738291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1596563738291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tests/unidad_logico_aritmetica_test.sv 1 1 " "Found 1 design units, including 1 entities, in source file tests/unidad_logico_aritmetica_test.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unidad_logico_aritmetica_test " "Found entity 1: unidad_logico_aritmetica_test" {  } { { "Tests/unidad_logico_aritmetica_test.sv" "" { Text "C:/Proyecto_Final/Decodification_ARM/Tests/unidad_logico_aritmetica_test.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596563738293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1596563738293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/register.sv 1 1 " "Found 1 design units, including 1 entities, in source file modules/register.sv" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "Modules/register.sv" "" { Text "C:/Proyecto_Final/Decodification_ARM/Modules/register.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596563738297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1596563738297 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "extender.sv(16) " "Verilog HDL warning at extender.sv(16): extended using \"x\" or \"z\"" {  } { { "Modules/extender.sv" "" { Text "C:/Proyecto_Final/Decodification_ARM/Modules/extender.sv" 16 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1596563738299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/extender.sv 1 1 " "Found 1 design units, including 1 entities, in source file modules/extender.sv" { { "Info" "ISGN_ENTITY_NAME" "1 extender " "Found entity 1: extender" {  } { { "Modules/extender.sv" "" { Text "C:/Proyecto_Final/Decodification_ARM/Modules/extender.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596563738299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1596563738299 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "decoder.sv(33) " "Verilog HDL warning at decoder.sv(33): extended using \"x\" or \"z\"" {  } { { "Modules/decoder.sv" "" { Text "C:/Proyecto_Final/Decodification_ARM/Modules/decoder.sv" 33 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1596563738301 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "decoder.sv(54) " "Verilog HDL warning at decoder.sv(54): extended using \"x\" or \"z\"" {  } { { "Modules/decoder.sv" "" { Text "C:/Proyecto_Final/Decodification_ARM/Modules/decoder.sv" 54 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1596563738301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file modules/decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "Modules/decoder.sv" "" { Text "C:/Proyecto_Final/Decodification_ARM/Modules/decoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596563738302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1596563738302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/chipset.sv 1 1 " "Found 1 design units, including 1 entities, in source file modules/chipset.sv" { { "Info" "ISGN_ENTITY_NAME" "1 chipset " "Found entity 1: chipset" {  } { { "Modules/chipset.sv" "" { Text "C:/Proyecto_Final/Decodification_ARM/Modules/chipset.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596563738304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1596563738304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tests/chipset_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file tests/chipset_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 chipset_tb " "Found entity 1: chipset_tb" {  } { { "Tests/chipset_tb.sv" "" { Text "C:/Proyecto_Final/Decodification_ARM/Tests/chipset_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596563738307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1596563738307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/pc_selection.sv 1 1 " "Found 1 design units, including 1 entities, in source file modules/pc_selection.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PC_selection " "Found entity 1: PC_selection" {  } { { "Modules/PC_selection.sv" "" { Text "C:/Proyecto_Final/Decodification_ARM/Modules/PC_selection.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596563738309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1596563738309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tests/pc_sel_test.sv 1 1 " "Found 1 design units, including 1 entities, in source file tests/pc_sel_test.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pc_sel_test " "Found entity 1: pc_sel_test" {  } { { "Tests/pc_sel_test.sv" "" { Text "C:/Proyecto_Final/Decodification_ARM/Tests/pc_sel_test.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596563738311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1596563738311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tests/instructionmem_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file tests/instructionmem_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 instructionMem_tb " "Found entity 1: instructionMem_tb" {  } { { "Tests/instructionMem_tb.sv" "" { Text "C:/Proyecto_Final/Decodification_ARM/Tests/instructionMem_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596563738316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1596563738316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/datamem.sv 1 1 " "Found 1 design units, including 1 entities, in source file modules/datamem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dataMem " "Found entity 1: dataMem" {  } { { "Modules/dataMem.sv" "" { Text "C:/Proyecto_Final/Decodification_ARM/Modules/dataMem.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596563738319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1596563738319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tests/datamem_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file tests/datamem_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dataMem_tb " "Found entity 1: dataMem_tb" {  } { { "Tests/dataMem_tb.sv" "" { Text "C:/Proyecto_Final/Decodification_ARM/Tests/dataMem_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596563738323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1596563738323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/messagemem.sv 1 1 " "Found 1 design units, including 1 entities, in source file modules/messagemem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 messageMem " "Found entity 1: messageMem" {  } { { "Modules/messageMem.sv" "" { Text "C:/Proyecto_Final/Decodification_ARM/Modules/messageMem.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596563738327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1596563738327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/instructionmem.sv 1 1 " "Found 1 design units, including 1 entities, in source file modules/instructionmem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 instructionMem " "Found entity 1: instructionMem" {  } { { "Modules/instructionMem.sv" "" { Text "C:/Proyecto_Final/Decodification_ARM/Modules/instructionMem.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596563738330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1596563738330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/imem.sv 1 1 " "Found 1 design units, including 1 entities, in source file modules/imem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 imem " "Found entity 1: imem" {  } { { "Modules/imem.sv" "" { Text "C:/Proyecto_Final/Decodification_ARM/Modules/imem.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596563738331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1596563738331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/top.sv 1 1 " "Found 1 design units, including 1 entities, in source file modules/top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "Modules/top.sv" "" { Text "C:/Proyecto_Final/Decodification_ARM/Modules/top.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596563738334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1596563738334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/flopenr.sv 1 1 " "Found 1 design units, including 1 entities, in source file modules/flopenr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flopenr " "Found entity 1: flopenr" {  } { { "Modules/flopenr.sv" "" { Text "C:/Proyecto_Final/Decodification_ARM/Modules/flopenr.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596563738336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1596563738336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file modules/datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "Modules/datapath.sv" "" { Text "C:/Proyecto_Final/Decodification_ARM/Modules/datapath.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596563738338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1596563738338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/dmem.sv 1 1 " "Found 1 design units, including 1 entities, in source file modules/dmem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dmem " "Found entity 1: dmem" {  } { { "Modules/dmem.sv" "" { Text "C:/Proyecto_Final/Decodification_ARM/Modules/dmem.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596563738340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1596563738340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/flopr.sv 1 1 " "Found 1 design units, including 1 entities, in source file modules/flopr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flopr " "Found entity 1: flopr" {  } { { "Modules/flopr.sv" "" { Text "C:/Proyecto_Final/Decodification_ARM/Modules/flopr.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596563738342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1596563738342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/mux2.sv 1 1 " "Found 1 design units, including 1 entities, in source file modules/mux2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "Modules/mux2.sv" "" { Text "C:/Proyecto_Final/Decodification_ARM/Modules/mux2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596563738344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1596563738344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/regfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file modules/regfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "Modules/regfile.sv" "" { Text "C:/Proyecto_Final/Decodification_ARM/Modules/regfile.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596563738349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1596563738349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file modules/adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "Modules/adder.sv" "" { Text "C:/Proyecto_Final/Decodification_ARM/Modules/adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596563738351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1596563738351 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "extend.sv(16) " "Verilog HDL warning at extend.sv(16): extended using \"x\" or \"z\"" {  } { { "Modules/extend.sv" "" { Text "C:/Proyecto_Final/Decodification_ARM/Modules/extend.sv" 16 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1596563738353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/extend.sv 1 1 " "Found 1 design units, including 1 entities, in source file modules/extend.sv" { { "Info" "ISGN_ENTITY_NAME" "1 extend " "Found entity 1: extend" {  } { { "Modules/extend.sv" "" { Text "C:/Proyecto_Final/Decodification_ARM/Modules/extend.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596563738353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1596563738353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tests/testbench.sv 1 1 " "Found 1 design units, including 1 entities, in source file tests/testbench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "Tests/testbench.sv" "" { Text "C:/Proyecto_Final/Decodification_ARM/Tests/testbench.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596563738355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1596563738355 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "testbench " "Elaborating entity \"testbench\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1596563738487 ""}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "testbench.sv(31) " "Verilog HDL warning at testbench.sv(31): ignoring unsupported system task" {  } { { "Tests/testbench.sv" "" { Text "C:/Proyecto_Final/Decodification_ARM/Tests/testbench.sv" 31 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Design Software" 0 -1 1596563738488 "|testbench"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "testbench.sv(34) " "Verilog HDL warning at testbench.sv(34): ignoring unsupported system task" {  } { { "Tests/testbench.sv" "" { Text "C:/Proyecto_Final/Decodification_ARM/Tests/testbench.sv" 34 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Design Software" 0 -1 1596563738488 "|testbench"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top top:dut " "Elaborating entity \"top\" for hierarchy \"top:dut\"" {  } { { "Tests/testbench.sv" "dut" { Text "C:/Proyecto_Final/Decodification_ARM/Tests/testbench.sv" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1596563738489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arm top:dut\|arm:arm " "Elaborating entity \"arm\" for hierarchy \"top:dut\|arm:arm\"" {  } { { "Modules/top.sv" "arm" { Text "C:/Proyecto_Final/Decodification_ARM/Modules/top.sv" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1596563738492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller top:dut\|arm:arm\|controller:c " "Elaborating entity \"controller\" for hierarchy \"top:dut\|arm:arm\|controller:c\"" {  } { { "arm.sv" "c" { Text "C:/Proyecto_Final/Decodification_ARM/arm.sv" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1596563738494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder top:dut\|arm:arm\|controller:c\|decoder:dec " "Elaborating entity \"decoder\" for hierarchy \"top:dut\|arm:arm\|controller:c\|decoder:dec\"" {  } { { "Modules/controller.sv" "dec" { Text "C:/Proyecto_Final/Decodification_ARM/Modules/controller.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1596563738496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "condlogic top:dut\|arm:arm\|controller:c\|condlogic:cl " "Elaborating entity \"condlogic\" for hierarchy \"top:dut\|arm:arm\|controller:c\|condlogic:cl\"" {  } { { "Modules/controller.sv" "cl" { Text "C:/Proyecto_Final/Decodification_ARM/Modules/controller.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1596563738497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flopenr top:dut\|arm:arm\|controller:c\|condlogic:cl\|flopenr:flagreg1 " "Elaborating entity \"flopenr\" for hierarchy \"top:dut\|arm:arm\|controller:c\|condlogic:cl\|flopenr:flagreg1\"" {  } { { "Modules/condlogic.sv" "flagreg1" { Text "C:/Proyecto_Final/Decodification_ARM/Modules/condlogic.sv" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1596563738499 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "condcheck top:dut\|arm:arm\|controller:c\|condlogic:cl\|condcheck:cc " "Elaborating entity \"condcheck\" for hierarchy \"top:dut\|arm:arm\|controller:c\|condlogic:cl\|condcheck:cc\"" {  } { { "Modules/condlogic.sv" "cc" { Text "C:/Proyecto_Final/Decodification_ARM/Modules/condlogic.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1596563738501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath top:dut\|arm:arm\|datapath:dp " "Elaborating entity \"datapath\" for hierarchy \"top:dut\|arm:arm\|datapath:dp\"" {  } { { "arm.sv" "dp" { Text "C:/Proyecto_Final/Decodification_ARM/arm.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1596563738503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 top:dut\|arm:arm\|datapath:dp\|mux2:pcmux " "Elaborating entity \"mux2\" for hierarchy \"top:dut\|arm:arm\|datapath:dp\|mux2:pcmux\"" {  } { { "Modules/datapath.sv" "pcmux" { Text "C:/Proyecto_Final/Decodification_ARM/Modules/datapath.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1596563738542 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flopr top:dut\|arm:arm\|datapath:dp\|flopr:pcreg " "Elaborating entity \"flopr\" for hierarchy \"top:dut\|arm:arm\|datapath:dp\|flopr:pcreg\"" {  } { { "Modules/datapath.sv" "pcreg" { Text "C:/Proyecto_Final/Decodification_ARM/Modules/datapath.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1596563738549 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder top:dut\|arm:arm\|datapath:dp\|adder:pcadd1 " "Elaborating entity \"adder\" for hierarchy \"top:dut\|arm:arm\|datapath:dp\|adder:pcadd1\"" {  } { { "Modules/datapath.sv" "pcadd1" { Text "C:/Proyecto_Final/Decodification_ARM/Modules/datapath.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1596563738552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 top:dut\|arm:arm\|datapath:dp\|mux2:ra1mux " "Elaborating entity \"mux2\" for hierarchy \"top:dut\|arm:arm\|datapath:dp\|mux2:ra1mux\"" {  } { { "Modules/datapath.sv" "ra1mux" { Text "C:/Proyecto_Final/Decodification_ARM/Modules/datapath.sv" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1596563738554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile top:dut\|arm:arm\|datapath:dp\|regfile:rf " "Elaborating entity \"regfile\" for hierarchy \"top:dut\|arm:arm\|datapath:dp\|regfile:rf\"" {  } { { "Modules/datapath.sv" "rf" { Text "C:/Proyecto_Final/Decodification_ARM/Modules/datapath.sv" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1596563738556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extend top:dut\|arm:arm\|datapath:dp\|extend:ext " "Elaborating entity \"extend\" for hierarchy \"top:dut\|arm:arm\|datapath:dp\|extend:ext\"" {  } { { "Modules/datapath.sv" "ext" { Text "C:/Proyecto_Final/Decodification_ARM/Modules/datapath.sv" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1596563738559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unidad_logico_aritmetica top:dut\|arm:arm\|datapath:dp\|unidad_logico_aritmetica:alu " "Elaborating entity \"unidad_logico_aritmetica\" for hierarchy \"top:dut\|arm:arm\|datapath:dp\|unidad_logico_aritmetica:alu\"" {  } { { "Modules/datapath.sv" "alu" { Text "C:/Proyecto_Final/Decodification_ARM/Modules/datapath.sv" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1596563738561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sumador top:dut\|arm:arm\|datapath:dp\|unidad_logico_aritmetica:alu\|sumador:Add " "Elaborating entity \"sumador\" for hierarchy \"top:dut\|arm:arm\|datapath:dp\|unidad_logico_aritmetica:alu\|sumador:Add\"" {  } { { "ALU/unidad_logico_aritmetica.sv" "Add" { Text "C:/Proyecto_Final/Decodification_ARM/ALU/unidad_logico_aritmetica.sv" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1596563738566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "restador top:dut\|arm:arm\|datapath:dp\|unidad_logico_aritmetica:alu\|restador:Minus " "Elaborating entity \"restador\" for hierarchy \"top:dut\|arm:arm\|datapath:dp\|unidad_logico_aritmetica:alu\|restador:Minus\"" {  } { { "ALU/unidad_logico_aritmetica.sv" "Minus" { Text "C:/Proyecto_Final/Decodification_ARM/ALU/unidad_logico_aritmetica.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1596563738567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compuerta_xor top:dut\|arm:arm\|datapath:dp\|unidad_logico_aritmetica:alu\|compuerta_xor:Xor " "Elaborating entity \"compuerta_xor\" for hierarchy \"top:dut\|arm:arm\|datapath:dp\|unidad_logico_aritmetica:alu\|compuerta_xor:Xor\"" {  } { { "ALU/unidad_logico_aritmetica.sv" "Xor" { Text "C:/Proyecto_Final/Decodification_ARM/ALU/unidad_logico_aritmetica.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1596563738569 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "corrimiento_circular top:dut\|arm:arm\|datapath:dp\|unidad_logico_aritmetica:alu\|corrimiento_circular:CirShift " "Elaborating entity \"corrimiento_circular\" for hierarchy \"top:dut\|arm:arm\|datapath:dp\|unidad_logico_aritmetica:alu\|corrimiento_circular:CirShift\"" {  } { { "ALU/unidad_logico_aritmetica.sv" "CirShift" { Text "C:/Proyecto_Final/Decodification_ARM/ALU/unidad_logico_aritmetica.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1596563738570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux3a8 top:dut\|arm:arm\|datapath:dp\|unidad_logico_aritmetica:alu\|mux3a8:Mux " "Elaborating entity \"mux3a8\" for hierarchy \"top:dut\|arm:arm\|datapath:dp\|unidad_logico_aritmetica:alu\|mux3a8:Mux\"" {  } { { "ALU/unidad_logico_aritmetica.sv" "Mux" { Text "C:/Proyecto_Final/Decodification_ARM/ALU/unidad_logico_aritmetica.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1596563738572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flag_negativo top:dut\|arm:arm\|datapath:dp\|unidad_logico_aritmetica:alu\|flag_negativo:Fnegativo " "Elaborating entity \"flag_negativo\" for hierarchy \"top:dut\|arm:arm\|datapath:dp\|unidad_logico_aritmetica:alu\|flag_negativo:Fnegativo\"" {  } { { "ALU/unidad_logico_aritmetica.sv" "Fnegativo" { Text "C:/Proyecto_Final/Decodification_ARM/ALU/unidad_logico_aritmetica.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1596563738574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flag_cero top:dut\|arm:arm\|datapath:dp\|unidad_logico_aritmetica:alu\|flag_cero:FCero " "Elaborating entity \"flag_cero\" for hierarchy \"top:dut\|arm:arm\|datapath:dp\|unidad_logico_aritmetica:alu\|flag_cero:FCero\"" {  } { { "ALU/unidad_logico_aritmetica.sv" "FCero" { Text "C:/Proyecto_Final/Decodification_ARM/ALU/unidad_logico_aritmetica.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1596563738576 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flag_overflow top:dut\|arm:arm\|datapath:dp\|unidad_logico_aritmetica:alu\|flag_overflow:FOverflow " "Elaborating entity \"flag_overflow\" for hierarchy \"top:dut\|arm:arm\|datapath:dp\|unidad_logico_aritmetica:alu\|flag_overflow:FOverflow\"" {  } { { "ALU/unidad_logico_aritmetica.sv" "FOverflow" { Text "C:/Proyecto_Final/Decodification_ARM/ALU/unidad_logico_aritmetica.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1596563738577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flag_carry top:dut\|arm:arm\|datapath:dp\|unidad_logico_aritmetica:alu\|flag_carry:FCarry " "Elaborating entity \"flag_carry\" for hierarchy \"top:dut\|arm:arm\|datapath:dp\|unidad_logico_aritmetica:alu\|flag_carry:FCarry\"" {  } { { "ALU/unidad_logico_aritmetica.sv" "FCarry" { Text "C:/Proyecto_Final/Decodification_ARM/ALU/unidad_logico_aritmetica.sv" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1596563738580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "imem top:dut\|imem:imem " "Elaborating entity \"imem\" for hierarchy \"top:dut\|imem:imem\"" {  } { { "Modules/top.sv" "imem" { Text "C:/Proyecto_Final/Decodification_ARM/Modules/top.sv" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1596563738583 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "23 0 256 imem.sv(7) " "Verilog HDL warning at imem.sv(7): number of words (23) in memory file does not match the number of elements in the address range \[0:256\]" {  } { { "Modules/imem.sv" "" { Text "C:/Proyecto_Final/Decodification_ARM/Modules/imem.sv" 7 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Design Software" 0 -1 1596563738583 "|testbench|top:dut|imem:imem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "RAM.data_a 0 imem.sv(4) " "Net \"RAM.data_a\" at imem.sv(4) has no driver or initial value, using a default initial value '0'" {  } { { "Modules/imem.sv" "" { Text "C:/Proyecto_Final/Decodification_ARM/Modules/imem.sv" 4 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1596563738583 "|testbench|top:dut|imem:imem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "RAM.waddr_a 0 imem.sv(4) " "Net \"RAM.waddr_a\" at imem.sv(4) has no driver or initial value, using a default initial value '0'" {  } { { "Modules/imem.sv" "" { Text "C:/Proyecto_Final/Decodification_ARM/Modules/imem.sv" 4 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1596563738584 "|testbench|top:dut|imem:imem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "RAM.we_a 0 imem.sv(4) " "Net \"RAM.we_a\" at imem.sv(4) has no driver or initial value, using a default initial value '0'" {  } { { "Modules/imem.sv" "" { Text "C:/Proyecto_Final/Decodification_ARM/Modules/imem.sv" 4 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1596563738584 "|testbench|top:dut|imem:imem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dmem top:dut\|dmem:dmem " "Elaborating entity \"dmem\" for hierarchy \"top:dut\|dmem:dmem\"" {  } { { "Modules/top.sv" "dmem" { Text "C:/Proyecto_Final/Decodification_ARM/Modules/top.sv" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1596563738585 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Design Software" 0 -1 1596563738918 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Proyecto_Final/Decodification_ARM/output_files/arm.map.smsg " "Generated suppressed messages file C:/Proyecto_Final/Decodification_ARM/output_files/arm.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1596563738994 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 8 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4778 " "Peak virtual memory: 4778 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1596563739049 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Aug 04 11:55:39 2020 " "Processing ended: Tue Aug 04 11:55:39 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1596563739049 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:30 " "Elapsed time: 00:00:30" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1596563739049 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:42 " "Total CPU time (on all processors): 00:00:42" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1596563739049 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1596563739049 ""}
