I 000046 55 1465          1499229523291 UC_CD
(_unit VHDL (uc_cached 0 28(uc_cd 0 49))
	(_version vd0)
	(_time 1499229523292 2017.07.05 01:38:43)
	(_source (\./../src/uc_cached.vhd\))
	(_parameters tan)
	(_code 28792b2c237c2a3e222939727a2e202e2d2e2c2f2d)
	(_ent
		(_time 1499229523289)
	)
	(_object
		(_port (_int CLK -1 0 30(_ent(_in)(_event))))
		(_port (_int HitD -1 0 31(_ent(_in))))
		(_port (_int RWDP -1 0 32(_ent(_in))))
		(_port (_int MenableDProc -1 0 33(_ent(_in))))
		(_port (_int ReadyMD -1 0 34(_ent(_in))))
		(_port (_int OvfO -1 0 35(_ent(_in))))
		(_port (_int ReadyMEM -1 0 36(_ent(_in))))
		(_port (_int RWD -1 0 37(_ent(_out))))
		(_port (_int MenableD -1 0 38(_ent(_out))))
		(_port (_int ReadyDProc -1 0 39(_ent(_out))))
		(_port (_int RWDM -1 0 40(_ent(_out))))
		(_port (_int RWM -1 0 41(_ent(_out))))
		(_port (_int OvfI -1 0 42(_ent(_out))))
		(_port (_int MenableMEM -1 0 43(_ent(_out))))
		(_type (_int STATE 0 50(_enum1 i missd rhitd whitd rdd mprdyd ibuff rhitdbuff whitdbuff rddbuff (_to i 0 i 9))))
		(_sig (_int estado 0 0 51(_arch(_uni((i 0))))))
		(_sig (_int next_estado 0 0 52(_arch(_uni))))
		(_prcs
			(line__54(_arch 0 0 54(_prcs (_simple)(_trgt(7)(8)(9)(10)(11)(12)(13)(15))(_sens(1)(2)(3)(4)(5)(6)(14)))))
			(line__169(_arch 1 0 169(_prcs (_trgt(14))(_sens(0)(15))(_dssslsensitivity 1))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . UC_CD 2 -1)
)
I 000051 55 2477          1499229523364 Cache_Inst
(_unit VHDL (cache_inst 0 29(cache_inst 0 45))
	(_version vd0)
	(_time 1499229523365 2017.07.05 01:38:43)
	(_source (\./../src/cache_inst.vhd\))
	(_parameters tan)
	(_code 76267377712121607d24632f71707f702371757172)
	(_ent
		(_time 1499229523362)
	)
	(_object
		(_gen (_int Tacesso -1 0 31 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_port (_int menable -2 0 34(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 35(_array -2 ((_dto i 15 i 0)))))
		(_port (_int Ender 0 0 35(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{511~downto~0}~12 0 36(_array -2 ((_dto i 511 i 0)))))
		(_port (_int Dados_from_mem 1 0 36(_ent(_in))))
		(_port (_int W -2 0 37(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 38(_array -2 ((_dto i 31 i 0)))))
		(_port (_int Dados_cache 2 0 38(_ent(_out))))
		(_port (_int Hit -2 0 39(_ent(_out))))
		(_port (_int ReadyMI -2 0 40(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 46(_array -2 ((_dto i 31 i 0)))))
		(_type (_int cache 0 46(_array 3 ((_to i 0 i 4095)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 47(_array -2 ((_dto i 1 i 0)))))
		(_type (_int tabela_tag 0 47(_array 5 ((_to i 0 i 255)))))
		(_sig (_int CacheI 4 0 49(_arch(_uni((_others(_others(i 2))))))))
		(_sig (_int Tag_tab 6 0 50(_arch(_uni((_others(_others(i 2))))))))
		(_type (_int ~STD_LOGIC_VECTOR{255~downto~0}~13 0 51(_array -2 ((_dto i 255 i 0)))))
		(_sig (_int Valid_tab 7 0 51(_arch(_uni((_others(i 2)))))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~132 0 52(_array -2 ((_dto i 1 i 0)))))
		(_sig (_int Tag_eq 8 0 52(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__55(_arch 0 0 55(_prcs (_simple)(_trgt(7)(8)(9)(10)(4)(5)(6))(_sens(0)(3))(_mon)(_read(7)(8)(9)(10(1))(10(0))(1(d_15_14))(1(d_13_2))(1(15))(1(14))(1(d_13_6))(2(d_31_0))(2(d_63_32))(2(d_95_64))(2(d_127_96))(2(d_159_128))(2(d_191_160))(2(d_223_192))(2(d_255_224))(2(d_287_256))(2(d_319_288))(2(d_351_320))(2(d_383_352))(2(d_415_384))(2(d_447_416))(2(d_479_448))(2(d_511_480))))))
		)
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (1 STD_LOGIC_VECTOR)))
	)
	(_split (7)(8)(9)
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
	)
	(_model . Cache_Inst 1 -1)
)
I 000055 55 2580          1499229523480 comportamental
(_unit VHDL (minst 0 5(comportamental 0 12))
	(_version vd0)
	(_time 1499229523481 2017.07.05 01:38:43)
	(_source (\./../src/minst.vhd\))
	(_parameters tan)
	(_code e3b3b1b0e9b4e2f4e1b1f7b9e6e5eae5b6e4e0e4e7)
	(_ent
		(_time 1499229523478)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 7(_array -1 ((_dto i 11 i 0)))))
		(_port (_int ReadAddr 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int Inst 1 0 8(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 13(_array -1 ((_dto i 31 i 0)))))
		(_type (_int memoria 0 13(_array 2 ((_to i 0 i 4095)))))
		(_sig (_int mem 3 0 14(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment (_trgt(2(0))))))
			(line__17(_arch 1 0 17(_assignment (_trgt(2(1))))))
			(line__18(_arch 2 0 18(_assignment (_trgt(2(2))))))
			(line__19(_arch 3 0 19(_assignment (_trgt(2(3))))))
			(line__20(_arch 4 0 20(_assignment (_trgt(2(4))))))
			(line__21(_arch 5 0 21(_assignment (_trgt(2(8))))))
			(line__22(_arch 6 0 22(_assignment (_trgt(2(16))))))
			(line__23(_arch 7 0 23(_assignment (_trgt(2(1024))))))
			(line__24(_arch 8 0 24(_assignment (_trgt(2(1027))))))
			(line__25(_arch 9 0 25(_assignment (_trgt(2(1028))))))
			(line__26(_arch 10 0 26(_assignment (_trgt(2(1029))))))
			(line__27(_arch 11 0 27(_prcs (_simple)(_trgt(1))(_sens(0))(_mon)(_read(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33751554 33686018 33686018 33686018 50463234 33686018 33686018 33686275)
		(33686018 33686018 33686018 50463234 33686018 33686019 33751554 33686018)
		(33686018 33686018 33686274 33686018 33686018 33686019 33751554 33751555)
		(33686018 33686018 33686274 50463234 50463234 33686018 33686018 33686018)
		(50463234 33686018 33751810 33686274 33686018 33686018 33686018 33751555)
		(33686018 33686018 33751811 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686019 33686018 33686018 33686018 33686274 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019)
		(33751555 33686275 33686274 33686018 33686018 33686018 33686018 33751554)
		(33686019 33686275 33686274 50463234 33686018 33686018 33686018 33751554)
		(33686018 33686275 33686018 33686018 33686018 33686018 33686018 33686019)
	)
	(_model . comportamental 12 -1)
)
I 000055 55 969           1499229523529 comportamental
(_unit VHDL (mux_4x1_32b 0 4(comportamental 0 10))
	(_version vd0)
	(_time 1499229523530 2017.07.05 01:38:43)
	(_source (\./../src/mux_4x1_32b.vhd\))
	(_parameters tan)
	(_code 1242411415444e07451406494b1113174411111110)
	(_ent
		(_time 1499229523527)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 5(_array -1 ((_dto i 31 i 0)))))
		(_port (_int E1 0 0 5(_ent(_in))))
		(_port (_int E2 0 0 5(_ent(_in))))
		(_port (_int E3 0 0 5(_ent(_in))))
		(_port (_int E4 0 0 5(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1 ((_dto i 1 i 0)))))
		(_port (_int sel 1 0 6(_ent(_in))))
		(_port (_int S 0 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs (_simple)(_trgt(5))(_sens(0)(1)(2)(3)(4)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . comportamental 1 -1)
)
I 000046 55 1082          1499229523560 UCMPA
(_unit VHDL (uc_mp 0 28(ucmpa 0 40))
	(_version vd0)
	(_time 1499229523561 2017.07.05 01:38:43)
	(_source (\./../src/uc_mp.vhd\))
	(_parameters tan)
	(_code 326330373366302465632269663431376434663532)
	(_ent
		(_time 1499229523558)
	)
	(_object
		(_port (_int CLK -1 0 30(_ent(_in)(_event))))
		(_port (_int MenableD -1 0 31(_ent(_in))))
		(_port (_int MenableI -1 0 32(_ent(_in))))
		(_port (_int OvfO -1 0 33(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 34(_array -1 ((_dto i 1 i 0)))))
		(_port (_int Sel 0 0 34(_ent(_out))))
		(_type (_int STATE 0 41(_enum1 s i d b (_to i 0 i 3))))
		(_sig (_int estado 1 0 42(_arch(_uni((i 0))))))
		(_sig (_int next_estado 1 0 43(_arch(_uni))))
		(_prcs
			(line__45(_arch 0 0 45(_prcs (_simple)(_trgt(4)(6))(_sens(1)(2)(3)(5)))))
			(line__81(_arch 1 0 81(_prcs (_trgt(5))(_sens(0)(6))(_dssslsensitivity 1))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(771)
	)
	(_model . UCMPA 2 -1)
)
I 000054 55 1202          1499229523585 UC_CACHEI_ASM
(_unit VHDL (uc_cachei 0 28(uc_cachei_asm 0 44))
	(_version vd0)
	(_time 1499229523586 2017.07.05 01:38:43)
	(_source (\./../src/uc_cachei.vhd\))
	(_parameters tan)
	(_code 51005352530553475604400b035759575457585654)
	(_ent
		(_time 1499229523583)
	)
	(_object
		(_port (_int CLK -1 0 30(_ent(_in)(_event))))
		(_port (_int HitI -1 0 31(_ent(_in))))
		(_port (_int MenableProc -1 0 32(_ent(_in))))
		(_port (_int ReadyMI -1 0 33(_ent(_in))))
		(_port (_int ReadyMEM -1 0 34(_ent(_in))))
		(_port (_int MenableI -1 0 35(_ent(_out))))
		(_port (_int RWI -1 0 36(_ent(_out))))
		(_port (_int MenableMem -1 0 37(_ent(_out))))
		(_port (_int ReadyIProc -1 0 38(_ent(_out))))
		(_type (_int STATE 0 45(_enum1 i missi hi mprdyi rdi (_to i 0 i 4))))
		(_sig (_int estado 0 0 46(_arch(_uni((i 0))))))
		(_sig (_int next_estado 0 0 47(_arch(_uni))))
		(_prcs
			(line__49(_arch 0 0 49(_prcs (_simple)(_trgt(5)(6)(7)(8)(10))(_sens(1)(2)(3)(4)(9)))))
			(line__95(_arch 1 0 95(_prcs (_trgt(9))(_sens(0)(10))(_dssslsensitivity 1))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . UC_CACHEI_ASM 2 -1)
)
I 000055 55 667           1499229523669 comportamental
(_unit VHDL (mux_2x1_1b 0 4(comportamental 0 10))
	(_version vd0)
	(_time 1499229523670 2017.07.05 01:38:43)
	(_source (\./../src/mux_2x1_1b.vhd\))
	(_parameters tan)
	(_code 9fcfcc91ccc9c38ac9cf8dc4c69c9e9ac99c9e999d)
	(_ent
		(_time 1499229523667)
	)
	(_object
		(_port (_int E0 -1 0 5(_ent(_in))))
		(_port (_int E1 -1 0 5(_ent(_in))))
		(_port (_int sel -1 0 6(_ent(_in))))
		(_port (_int S -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment (_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . comportamental 1 -1)
)
I 000062 55 6766          1499229523710 UCP_CarimboEstrutural
(_unit VHDL (ucp_carimbo 0 4(ucp_carimboestrutural 0 37))
	(_version vd0)
	(_time 1499229523711 2017.07.05 01:38:43)
	(_source (\./../src/ucp_carimbo.vhd\))
	(_parameters tan)
	(_code ce9fcc9b98989adb9ec8dd949ec9ccc8c7c89ac8cc)
	(_ent
		(_time 1499229523708)
	)
	(_comp
		(Carimbo_UC
			(_object
				(_port (_int CLK -1 0 40(_ent (_in))))
				(_port (_int Reset -1 0 41(_ent (_in))))
				(_port (_int HitD -1 0 42(_ent (_in))))
				(_port (_int HitI -1 0 43(_ent (_in))))
				(_port (_int Zero -1 0 44(_ent (_in))))
				(_port (_int Start -1 0 45(_ent (_in))))
				(_port (_int Funct 5 0 46(_ent (_in))))
				(_port (_int Cop 5 0 47(_ent (_in))))
				(_port (_int rw -1 0 48(_ent (_out))))
				(_port (_int menableD -1 0 49(_ent (_out))))
				(_port (_int menableI -1 0 50(_ent (_out))))
				(_port (_int ce_ri -1 0 51(_ent (_out))))
				(_port (_int ce_pc -1 0 52(_ent (_out))))
				(_port (_int RegWrite -1 0 53(_ent (_out))))
				(_port (_int RegDest 6 0 54(_ent (_out))))
				(_port (_int ALUSrc -1 0 55(_ent (_out))))
				(_port (_int MemtoReg 6 0 56(_ent (_out))))
				(_port (_int Branch 6 0 57(_ent (_out))))
				(_port (_int ALUop 7 0 58(_ent (_out))))
			)
		)
		(FD_Estrut
			(_object
				(_port (_int Reset -1 0 64(_ent (_in))))
				(_port (_int clk -1 0 65(_ent (_in))))
				(_port (_int ce_ri -1 0 66(_ent (_in))))
				(_port (_int ce_pc -1 0 67(_ent (_in))))
				(_port (_int RegWrite -1 0 68(_ent (_in))))
				(_port (_int RegDest 8 0 69(_ent (_in))))
				(_port (_int ALUSrc -1 0 70(_ent (_in))))
				(_port (_int MemtoReg 8 0 71(_ent (_in))))
				(_port (_int Branch 8 0 72(_ent (_in))))
				(_port (_int ALUop 9 0 73(_ent (_in))))
				(_port (_int MI_Dado 10 0 74(_ent (_in))))
				(_port (_int MD_Dado 10 0 75(_ent (_in))))
				(_port (_int MI_ADDR 11 0 76(_ent (_out))))
				(_port (_int MD_ADDR 11 0 77(_ent (_out))))
				(_port (_int MD_WD 10 0 78(_ent (_out))))
				(_port (_int Zero -1 0 79(_ent (_out))))
				(_port (_int Cop 12 0 80(_ent (_out))))
				(_port (_int Funct 12 0 81(_ent (_out))))
			)
		)
	)
	(_inst UC 0 90(_comp Carimbo_UC)
		(_port
			((CLK)(clk))
			((Reset)(reset))
			((HitD)(HitD))
			((HitI)(HitI))
			((Zero)(Zero))
			((Start)(start))
			((Funct)(COPExt))
			((Cop)(COP))
			((rw)(RWM))
			((menableD)(MEND))
			((menableI)(MENI))
			((ce_ri)(ce_ri))
			((ce_pc)(ce_pc))
			((RegWrite)(RegWrite))
			((RegDest)(RegDest))
			((ALUSrc)(ALUSrc))
			((MemtoReg)(MemtoReg))
			((Branch)(Branch))
			((ALUop)(ALUop))
		)
		(_use (_implicit)
			(_port
				((CLK)(CLK))
				((Reset)(Reset))
				((HitD)(HitD))
				((HitI)(HitI))
				((Zero)(Zero))
				((Start)(Start))
				((Funct)(Funct))
				((Cop)(Cop))
				((rw)(rw))
				((menableD)(menableD))
				((menableI)(menableI))
				((ce_ri)(ce_ri))
				((ce_pc)(ce_pc))
				((RegWrite)(RegWrite))
				((RegDest)(RegDest))
				((ALUSrc)(ALUSrc))
				((MemtoReg)(MemtoReg))
				((Branch)(Branch))
				((ALUop)(ALUop))
			)
		)
	)
	(_inst FD 0 91(_comp FD_Estrut)
		(_port
			((Reset)(reset))
			((clk)(clk))
			((ce_ri)(ce_ri))
			((ce_pc)(ce_pc))
			((RegWrite)(RegWrite))
			((RegDest)(RegDest))
			((ALUSrc)(ALUSrc))
			((MemtoReg)(MemtoReg))
			((Branch)(Branch))
			((ALUop)(ALUop))
			((MI_Dado)(MI_Dado))
			((MD_Dado)(MD_Dado))
			((MI_ADDR)(MI_ADDR))
			((MD_ADDR)(MD_ADDR))
			((MD_WD)(MD_WD))
			((Zero)(Zero))
			((Cop)(COP))
			((Funct)(COPExt))
		)
		(_use (_implicit)
			(_port
				((Reset)(Reset))
				((clk)(clk))
				((ce_ri)(ce_ri))
				((ce_pc)(ce_pc))
				((RegWrite)(RegWrite))
				((RegDest)(RegDest))
				((ALUSrc)(ALUSrc))
				((MemtoReg)(MemtoReg))
				((Branch)(Branch))
				((ALUop)(ALUop))
				((MI_Dado)(MI_Dado))
				((MD_Dado)(MD_Dado))
				((MI_ADDR)(MI_ADDR))
				((MD_ADDR)(MD_ADDR))
				((MD_WD)(MD_WD))
				((Zero)(Zero))
				((Cop)(Cop))
				((Funct)(Funct))
			)
		)
	)
	(_object
		(_port (_int reset -1 0 6(_ent(_in))))
		(_port (_int clk -1 0 7(_ent(_in))))
		(_port (_int HitD -1 0 8(_ent(_in))))
		(_port (_int HitI -1 0 9(_ent(_in))))
		(_port (_int start -1 0 10(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 12(_array -1 ((_dto i 31 i 0)))))
		(_port (_int MI_Dado 0 0 12(_ent(_in))))
		(_port (_int MD_Dado 0 0 13(_ent(_in))))
		(_port (_int zero -1 0 15(_ent(_buffer))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 16(_array -1 ((_dto i 5 i 0)))))
		(_port (_int COP 1 0 16(_ent(_buffer))))
		(_port (_int COPExt 1 0 17(_ent(_buffer))))
		(_port (_int ce_ri -1 0 19(_ent(_buffer))))
		(_port (_int ce_pc -1 0 20(_ent(_buffer))))
		(_port (_int RegWrite -1 0 21(_ent(_buffer))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 22(_array -1 ((_dto i 1 i 0)))))
		(_port (_int RegDest 2 0 22(_ent(_buffer))))
		(_port (_int ALUSrc -1 0 23(_ent(_buffer))))
		(_port (_int MemtoReg 2 0 24(_ent(_buffer))))
		(_port (_int Branch 2 0 25(_ent(_buffer))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 26(_array -1 ((_dto i 3 i 0)))))
		(_port (_int ALUop 3 0 26(_ent(_buffer))))
		(_port (_int menableD -1 0 28(_ent(_out))))
		(_port (_int menableI -1 0 29(_ent(_out))))
		(_port (_int rw -1 0 30(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 31(_array -1 ((_dto i 11 i 0)))))
		(_port (_int MI_ADDR 4 0 31(_ent(_out))))
		(_port (_int MD_ADDR 4 0 32(_ent(_out))))
		(_port (_int MD_WD 0 0 33(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 46(_array -1 ((_dto i 5 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 54(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 58(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~132 0 69(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 73(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 74(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 76(_array -1 ((_dto i 11 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~136 0 80(_array -1 ((_dto i 5 i 0)))))
		(_sig (_int MEND -1 0 85(_arch(_uni))))
		(_sig (_int MENI -1 0 86(_arch(_uni))))
		(_sig (_int RWM -1 0 87(_arch(_uni))))
		(_prcs
			(line__93(_arch 0 0 93(_assignment (_alias((menableD)(MEND)))(_simpleassign BUF)(_trgt(18))(_sens(24)))))
			(line__94(_arch 1 0 94(_assignment (_alias((menableI)(MENI)))(_simpleassign BUF)(_trgt(19))(_sens(25)))))
			(line__95(_arch 2 0 95(_assignment (_alias((rw)(RWM)))(_simpleassign BUF)(_trgt(20))(_sens(26)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . UCP_CarimboEstrutural 3 -1)
)
I 000055 55 1073          1499229523734 comportamental
(_unit VHDL (sign_extend 0 4(comportamental 0 11))
	(_version vd0)
	(_time 1499229523735 2017.07.05 01:38:43)
	(_source (\./../src/sign_extend.vhd\))
	(_parameters tan)
	(_code dd8cd98f808a8ecb89de9b8789dad5dad9dbd8db88)
	(_ent
		(_time 1499229523732)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 6(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Entrada 0 0 6(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1 ((_dto i 31 i 0)))))
		(_port (_int Saida 1 0 7(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 12(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int vetor 2 0 12(_arch(_uni))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs (_simple)(_trgt(1)(2))(_sens(0)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_static
		(50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
	)
	(_model . comportamental 1 -1)
)
I 000055 55 908           1499229523863 comportamental
(_unit VHDL (reg_32 0 4(comportamental 0 12))
	(_version vd0)
	(_time 1499229523864 2017.07.05 01:38:43)
	(_source (\./../src/reg_32.vhd\))
	(_parameters tan)
	(_code 5a0b50590e0d094f0d5a4905095d585c5f5c5d5f0c)
	(_ent
		(_time 1499229523861)
	)
	(_object
		(_port (_int CLK -1 0 6(_ent(_in)(_event))))
		(_port (_int ce -1 0 6(_ent(_in))))
		(_port (_int reset -1 0 6(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1 ((_dto i 31 i 0)))))
		(_port (_int E 0 0 7(_ent(_in))))
		(_port (_int S 0 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs (_trgt(4))(_sens(0)(2)(3))(_dssslsensitivity 1)(_read(1)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . comportamental 1 -1)
)
I 000055 55 1277          1499229523945 comportamental
(_unit VHDL (mdado 0 5(comportamental 0 12))
	(_version vd0)
	(_time 1499229523946 2017.07.05 01:38:43)
	(_source (\./../src/mdado.vhd\))
	(_parameters tan)
	(_code b8e8e4ecb4efedaebdbbfee2bdbebcbeb9bebcbeee)
	(_ent
		(_time 1499229523943)
	)
	(_object
		(_port (_int CLK -1 0 6(_ent(_in)(_event))))
		(_port (_int Menable -1 0 6(_ent(_in))))
		(_port (_int rw -1 0 6(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 7(_array -1 ((_dto i 11 i 0)))))
		(_port (_int Addr 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int WriteData 1 0 8(_ent(_in))))
		(_port (_int ReadData 1 0 9(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 13(_array -1 ((_dto i 31 i 0)))))
		(_type (_int memoria 0 13(_array 2 ((_to i 0 i 4095)))))
		(_sig (_int mem 3 0 14(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs (_simple)(_trgt(5)(6))(_sens(0)(1)(2)(3))(_mon)(_read(4)(6)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . comportamental 1 -1)
)
I 000050 55 10519         1499229524005 Debugural
(_unit VHDL (fd_debug 0 4(debugural 0 33))
	(_version vd0)
	(_time 1499229524006 2017.07.05 01:38:44)
	(_source (\./../src/fd_debug.vhd\))
	(_parameters tan)
	(_code f7a7f9a7f4a3f5e1faf1e2ada4f0f2f1f0f1f1f1f3)
	(_ent
		(_time 1499229524002)
	)
	(_comp
		(Mdado
			(_object
				(_port (_int CLK -1 0 36(_ent (_in))))
				(_port (_int Menable -1 0 36(_ent (_in))))
				(_port (_int rw -1 0 36(_ent (_in))))
				(_port (_int Addr 5 0 37(_ent (_in))))
				(_port (_int WriteData 6 0 38(_ent (_in))))
				(_port (_int ReadData 6 0 39(_ent (_out))))
			)
		)
		(Minst
			(_object
				(_port (_int ReadAddr 10 0 60(_ent (_in))))
				(_port (_int Inst 11 0 61(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port (_int ALUop 7 0 43(_ent (_in))))
				(_port (_int a 8 0 44(_ent (_in))))
				(_port (_int b 8 0 45(_ent (_in))))
				(_port (_int zero -1 0 46(_ent (_out))))
				(_port (_int ALUrst 8 0 47(_ent (_out))))
			)
		)
		(Add_32
			(_object
				(_port (_int E1 9 0 52(_ent (_in))))
				(_port (_int E2 9 0 53(_ent (_in))))
				(_port (_int S 9 0 54(_ent (_out))))
			)
		)
		(Mux_4x1_32b
			(_object
				(_port (_int E1 15 0 83(_ent (_in))))
				(_port (_int E2 15 0 83(_ent (_in))))
				(_port (_int E3 15 0 83(_ent (_in))))
				(_port (_int E4 15 0 83(_ent (_in))))
				(_port (_int sel 16 0 84(_ent (_in))))
				(_port (_int S 15 0 85(_ent (_out))))
			)
		)
		(Mux_2x1_32b
			(_object
				(_port (_int E1 14 0 77(_ent (_in))))
				(_port (_int E2 14 0 77(_ent (_in))))
				(_port (_int sel -1 0 78(_ent (_in))))
				(_port (_int S 14 0 79(_ent (_out))))
			)
		)
		(Mux_4x1_5b
			(_object
				(_port (_int E0 12 0 67(_ent (_in))))
				(_port (_int E1 12 0 68(_ent (_in))))
				(_port (_int E2 12 0 69(_ent (_in))))
				(_port (_int E3 12 0 70(_ent (_in))))
				(_port (_int sel 13 0 71(_ent (_in))))
				(_port (_int S 12 0 72(_ent (_out))))
			)
		)
		(Reg_32
			(_object
				(_port (_int CLK -1 0 90(_ent (_in))))
				(_port (_int ce -1 0 90(_ent (_in))))
				(_port (_int reset -1 0 90(_ent (_in))))
				(_port (_int E 17 0 91(_ent (_in))))
				(_port (_int S 17 0 92(_ent (_out))))
			)
		)
		(Sign_Extend
			(_object
				(_port (_int Entrada 19 0 103(_ent (_in))))
				(_port (_int Saida 20 0 104(_ent (_out))))
			)
		)
		(Shift_Left_2
			(_object
				(_port (_int E 18 0 97(_ent (_in))))
				(_port (_int S 18 0 98(_ent (_out))))
			)
		)
		(RegFile
			(_object
				(_port (_int Reset -1 0 110(_ent (_in))))
				(_port (_int Clk -1 0 111(_ent (_in))))
				(_port (_int RegWrite -1 0 112(_ent (_in))))
				(_port (_int ReadReg1 21 0 113(_ent (_in))))
				(_port (_int ReadReg2 21 0 114(_ent (_in))))
				(_port (_int WriteReg 21 0 115(_ent (_in))))
				(_port (_int WriteData 22 0 116(_ent (_in))))
				(_port (_int ReadData1 22 0 117(_ent (_out))))
				(_port (_int ReadData2 22 0 118(_ent (_out))))
			)
		)
	)
	(_inst MD 0 130(_comp Mdado)
		(_port
			((CLK)(clk))
			((Menable)(Menable))
			((rw)(rw))
			((Addr)(ALU_Rst(d_11_0)))
			((WriteData)(Reg_2))
			((ReadData)(MD_Out))
		)
		(_use (_ent . Mdado)
		)
	)
	(_inst MI 0 131(_comp Minst)
		(_port
			((ReadAddr)(Inst_Addr(d_13_2)))
			((Inst)(MI_Out))
		)
		(_use (_ent . Minst)
		)
	)
	(_inst ALU1 0 132(_comp ALU)
		(_port
			((ALUop)(ALUop))
			((a)(Reg_1))
			((b)(B))
			((zero)(Zero))
			((ALUrst)(ALU_Rst))
		)
		(_use (_implicit)
			(_port
				((ALUop)(ALUop))
				((a)(a))
				((b)(b))
				((zero)(zero))
				((ALUrst)(ALUrst))
			)
		)
	)
	(_inst Add1 0 133(_comp Add_32)
		(_port
			((E1)(Inst_Addr))
			((E2)(_string \"00000000000000000000000000000100"\))
			((S)(PC_Incr))
		)
		(_use (_implicit)
			(_port
				((E1)(E1))
				((E2)(E2))
				((S)(S))
			)
		)
	)
	(_inst Add2 0 134(_comp Add_32)
		(_port
			((E1)(PC_Incr))
			((E2)(Displacement))
			((S)(PC_Branch))
		)
		(_use (_implicit)
			(_port
				((E1)(E1))
				((E2)(E2))
				((S)(S))
			)
		)
	)
	(_inst Mux1 0 135(_comp Mux_4x1_32b)
		(_port
			((E1)(PC_Incr))
			((E2)(PC_JMP))
			((E3)(PC_Branch))
			((E4)(Reg_1))
			((sel)(Branch))
			((S)(Nxt_Addr))
		)
		(_use (_ent . Mux_4x1_32b)
		)
	)
	(_inst Mux2 0 136(_comp Mux_2x1_32b)
		(_port
			((E1)(Reg_2))
			((E2)(Imed))
			((sel)(ALUSrc))
			((S)(B))
		)
		(_use (_implicit)
			(_port
				((E1)(E1))
				((E2)(E2))
				((sel)(sel))
				((S)(S))
			)
		)
	)
	(_inst Mux3 0 137(_comp Mux_4x1_32b)
		(_port
			((E1)(ALU_Rst))
			((E2)(MD_Out))
			((E3)(PC_Incr))
			((E4)(_string \"00000000000000000000000000000000"\))
			((sel)(MemtoReg))
			((S)(Write_Data))
		)
		(_use (_ent . Mux_4x1_32b)
			(_port
				((E1)(E1))
				((E2)(E2))
				((E3)(E3))
				((E4)(E4))
				((sel)(sel))
				((S)(S))
			)
		)
	)
	(_inst Mux4 0 138(_comp Mux_4x1_5b)
		(_port
			((E0)(Inst(d_20_16)))
			((E1)(Inst(d_15_11)))
			((E2)(_string \"00111"\))
			((E3)(_string \"10000"\))
			((sel)(RegDest))
			((S)(Write_Reg))
		)
		(_use (_implicit)
			(_port
				((E0)(E0))
				((E1)(E1))
				((E2)(E2))
				((E3)(E3))
				((sel)(sel))
				((S)(S))
			)
		)
	)
	(_inst PC 0 139(_comp Reg_32)
		(_port
			((CLK)(clk))
			((ce)(ce_pc))
			((reset)(Reset))
			((E)(Nxt_Addr))
			((S)(Inst_Addr))
		)
		(_use (_ent . Reg_32)
		)
	)
	(_inst RI 0 140(_comp Reg_32)
		(_port
			((CLK)(clk))
			((ce)(ce_ri))
			((reset)(Reset))
			((E)(MI_Out))
			((S)(Inst))
		)
		(_use (_ent . Reg_32)
		)
	)
	(_inst Sign_Ext 0 141(_comp Sign_Extend)
		(_port
			((Entrada)(Inst(d_15_0)))
			((Saida)(Imed))
		)
		(_use (_ent . Sign_Extend)
		)
	)
	(_inst SL2 0 142(_comp Shift_Left_2)
		(_port
			((E)(Imed))
			((S)(Displacement))
		)
		(_use (_implicit)
			(_port
				((E)(E))
				((S)(S))
			)
		)
	)
	(_inst SL2_2 0 143(_comp Shift_Left_2)
		(_port
			((E)(JMP_Addr))
			((S)(PC_JMP))
		)
		(_use (_implicit)
			(_port
				((E)(E))
				((S)(S))
			)
		)
	)
	(_inst Reg_File 0 144(_comp RegFile)
		(_port
			((Reset)(Reset))
			((Clk)(clk))
			((RegWrite)(RegWrite))
			((ReadReg1)(Inst(d_25_21)))
			((ReadReg2)(Inst(d_20_16)))
			((WriteReg)(Write_Reg))
			((WriteData)(Write_Data))
			((ReadData1)(Reg_1))
			((ReadData2)(Reg_2))
		)
		(_use (_implicit)
			(_port
				((Reset)(Reset))
				((Clk)(Clk))
				((RegWrite)(RegWrite))
				((ReadReg1)(ReadReg1))
				((ReadReg2)(ReadReg2))
				((WriteReg)(WriteReg))
				((WriteData)(WriteData))
				((ReadData1)(ReadData1))
				((ReadData2)(ReadData2))
			)
		)
	)
	(_object
		(_port (_int Reset -1 0 6(_ent(_in))))
		(_port (_int clk -1 0 7(_ent(_in))))
		(_port (_int menable -1 0 8(_ent(_in))))
		(_port (_int rw -1 0 9(_ent(_in))))
		(_port (_int ce_ri -1 0 10(_ent(_in))))
		(_port (_int ce_pc -1 0 11(_ent(_in))))
		(_port (_int RegWrite -1 0 12(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -1 ((_dto i 1 i 0)))))
		(_port (_int RegDest 0 0 13(_ent(_in))))
		(_port (_int ALUSrc -1 0 14(_ent(_in))))
		(_port (_int MemtoReg 0 0 15(_ent(_in))))
		(_port (_int Branch 0 0 16(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 17(_array -1 ((_dto i 3 i 0)))))
		(_port (_int ALUop 1 0 17(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 19(_array -1 ((_dto i 4 i 0)))))
		(_port (_int Write_Reg 2 0 19(_ent(_buffer))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 20(_array -1 ((_dto i 31 i 0)))))
		(_port (_int Reg_1 3 0 20(_ent(_buffer))))
		(_port (_int Reg_2 3 0 20(_ent(_buffer))))
		(_port (_int Write_Data 3 0 20(_ent(_buffer))))
		(_port (_int B 3 0 21(_ent(_buffer))))
		(_port (_int ALU_Rst 3 0 21(_ent(_buffer))))
		(_port (_int Inst_Addr 3 0 22(_ent(_buffer))))
		(_port (_int Nxt_Addr 3 0 22(_ent(_buffer))))
		(_port (_int PC_Incr 3 0 22(_ent(_buffer))))
		(_port (_int PC_Branch 3 0 22(_ent(_buffer))))
		(_port (_int PC_JMP 3 0 22(_ent(_buffer))))
		(_port (_int Imed 3 0 23(_ent(_buffer))))
		(_port (_int Displacement 3 0 23(_ent(_buffer))))
		(_port (_int MI_Out 3 0 24(_ent(_buffer))))
		(_port (_int Inst 3 0 24(_ent(_buffer))))
		(_port (_int JMP_Addr 3 0 24(_ent(_buffer))))
		(_port (_int MD_Out 3 0 25(_ent(_buffer))))
		(_port (_int Zero -1 0 27(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 28(_array -1 ((_dto i 5 i 0)))))
		(_port (_int Cop 4 0 28(_ent(_out))))
		(_port (_int Funct 4 0 29(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 37(_array -1 ((_dto i 11 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 38(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 43(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 44(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 52(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~136 0 60(_array -1 ((_dto i 11 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 61(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 67(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 71(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 77(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 83(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 84(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~1316 0 91(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~1318 0 97(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 103(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 104(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1322 0 113(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~1324 0 116(_array -1 ((_dto i 31 i 0)))))
		(_prcs
			(line__124(_arch 0 0 124(_assignment (_alias((Cop)(Inst(d_31_26))))(_trgt(30))(_sens(26(d_31_26))))))
			(line__125(_arch 1 0 125(_assignment (_alias((Funct)(Inst(d_5_0))))(_trgt(31))(_sens(26(d_5_0))))))
			(line__126(_arch 2 0 126(_assignment (_trgt(27))(_sens(18(d_31_28))(26(d_25_0))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
	)
	(_model . Debugural 3 -1)
)
I 000055 55 1208          1499229524055 comportamental
(_unit VHDL (alu 0 5(comportamental 0 13))
	(_version vd0)
	(_time 1499229524056 2017.07.05 01:38:44)
	(_source (\./../src/alu.vhd\))
	(_parameters tan)
	(_code 26762e22737077302676657d722027207521232027)
	(_ent
		(_time 1499229524053)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1 ((_dto i 3 i 0)))))
		(_port (_int ALUop 0 0 6(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1 ((_dto i 31 i 0)))))
		(_port (_int a 1 0 7(_ent(_in))))
		(_port (_int b 1 0 8(_ent(_in))))
		(_port (_int zero -1 0 9(_ent(_out))))
		(_port (_int ALUrst 1 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int saida 2 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs (_simple)(_trgt(3)(4)(5))(_sens(0)(1)(2)(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(514)
	)
	(_model . comportamental 1 -1)
)
I 000057 55 3630          1499229524082 UCPCarimboTBArch
(_unit VHDL (ucpcarimbotb 0 4(ucpcarimbotbarch 0 7))
	(_version vd0)
	(_time 1499229524083 2017.07.05 01:38:44)
	(_source (\./../src/ucp_carimbotb.vhd\))
	(_parameters tan)
	(_code 45144947431311531016541e16434c431143474313)
	(_ent
		(_time 1499229524080)
	)
	(_comp
		(UCP_Carimbo
			(_object
				(_port (_int reset -1 0 10(_ent (_in))))
				(_port (_int clk -1 0 11(_ent (_in))))
				(_port (_int HitD -1 0 12(_ent (_in))))
				(_port (_int HitI -1 0 13(_ent (_in))))
				(_port (_int start -1 0 14(_ent (_in))))
				(_port (_int zero -1 0 16(_ent (_buffer))))
				(_port (_int COP 0 0 17(_ent (_buffer))))
				(_port (_int COPExt 0 0 18(_ent (_buffer))))
				(_port (_int menable -1 0 20(_ent (_buffer))))
				(_port (_int rw -1 0 21(_ent (_buffer))))
				(_port (_int ce_ri -1 0 22(_ent (_buffer))))
				(_port (_int ce_pc -1 0 23(_ent (_buffer))))
				(_port (_int RegWrite -1 0 24(_ent (_buffer))))
				(_port (_int RegDest 1 0 25(_ent (_buffer))))
				(_port (_int ALUSrc -1 0 26(_ent (_buffer))))
				(_port (_int MemtoReg 1 0 27(_ent (_buffer))))
				(_port (_int Branch 1 0 28(_ent (_buffer))))
				(_port (_int ALUop 2 0 29(_ent (_buffer))))
			)
		)
	)
	(_inst UCPC 0 55(_comp UCP_Carimbo)
		(_port
			((reset)(reset))
			((clk)(clk))
			((HitD)(HitD))
			((HitI)(HitI))
			((start)(start))
			((zero)(zero))
			((COP)(COP))
			((COPExt)(Funct))
			((menable)(menable))
			((rw)(rw))
			((ce_ri)(ce_ri))
			((ce_pc)(ce_pc))
			((RegWrite)(RegWrite))
			((RegDest)(RegDest))
			((ALUSrc)(ALUSrc))
			((MemtoReg)(MemtoReg))
			((Branch)(Branch))
			((ALUop)(ALUop))
		)
		(_use (_implicit)
			(_port
				((reset)(reset))
				((clk)(clk))
				((HitD)(HitD))
				((HitI)(HitI))
				((start)(start))
				((zero)(zero))
				((COP)(COP))
				((COPExt)(COPExt))
				((menable)(menable))
				((rw)(rw))
				((ce_ri)(ce_ri))
				((ce_pc)(ce_pc))
				((RegWrite)(RegWrite))
				((RegDest)(RegDest))
				((ALUSrc)(ALUSrc))
				((MemtoReg)(MemtoReg))
				((Branch)(Branch))
				((ALUop)(ALUop))
			)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 17(_array -1 ((_dto i 5 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 25(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 29(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int reset -1 0 32(_arch(_uni))))
		(_sig (_int clk -1 0 33(_arch(_uni))))
		(_sig (_int HitD -1 0 34(_arch(_uni))))
		(_sig (_int HitI -1 0 35(_arch(_uni))))
		(_sig (_int zero -1 0 37(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 38(_array -1 ((_dto i 5 i 0)))))
		(_sig (_int COP 3 0 38(_arch(_uni))))
		(_sig (_int Funct 3 0 39(_arch(_uni))))
		(_sig (_int menable -1 0 41(_arch(_uni))))
		(_sig (_int rw -1 0 42(_arch(_uni))))
		(_sig (_int ce_ri -1 0 43(_arch(_uni))))
		(_sig (_int ce_pc -1 0 44(_arch(_uni))))
		(_sig (_int RegWrite -1 0 45(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 46(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int RegDest 4 0 46(_arch(_uni))))
		(_sig (_int ALUSrc -1 0 47(_arch(_uni))))
		(_sig (_int MemtoReg 4 0 48(_arch(_uni))))
		(_sig (_int Branch 4 0 49(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 50(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int ALUop 5 0 50(_arch(_uni))))
		(_sig (_int start -1 0 52(_arch(_uni))))
		(_prcs
			(line__56(_arch 0 0 56(_prcs (_wait_for)(_trgt(0)(1)(2)(3)(17)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . UCPCarimboTBArch 1 -1)
)
I 000055 55 971           1499229524115 comportamental
(_unit VHDL (mux_4x1_16b 0 4(comportamental 0 15))
	(_version vd0)
	(_time 1499229524116 2017.07.05 01:38:44)
	(_source (\./../src/mux_4x1_5b.vhd\))
	(_parameters tan)
	(_code 64343965653238713336703f3d6765613267656762)
	(_ent
		(_time 1499229524113)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 6(_array -1 ((_dto i 15 i 0)))))
		(_port (_int E0 0 0 6(_ent(_in))))
		(_port (_int E1 0 0 7(_ent(_in))))
		(_port (_int E2 0 0 8(_ent(_in))))
		(_port (_int E3 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1 ((_dto i 1 i 0)))))
		(_port (_int sel 1 0 10(_ent(_in))))
		(_port (_int S 0 0 11(_ent(_out))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs (_simple)(_trgt(5))(_sens(0)(1)(2)(3)(4)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . comportamental 1 -1)
)
I 000052 55 4135          1499229524194 Cache_dados
(_unit VHDL (cache_dados 0 29(cache_dados 0 51))
	(_version vd0)
	(_time 1499229524195 2017.07.05 01:38:44)
	(_source (\./../src/cache_dados.vhd\))
	(_parameters tan)
	(_code b2e2b8e6b1e5e5a4ebe1a7ebb5b4b6b4b3b4b6b4e4)
	(_ent
		(_time 1499229524187)
	)
	(_object
		(_gen (_int Tacesso -1 0 31 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_port (_int menable -2 0 34(_ent(_in)(_event))))
		(_port (_int OvfI -2 0 35(_ent(_in)(_event))))
		(_port (_int RW -2 0 36(_ent(_in))))
		(_port (_int RW_mem -2 0 37(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 38(_array -2 ((_dto i 15 i 0)))))
		(_port (_int Ender 0 0 38(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 39(_array -2 ((_dto i 31 i 0)))))
		(_port (_int Dados_entrada 1 0 39(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{511~downto~0}~12 0 40(_array -2 ((_dto i 511 i 0)))))
		(_port (_int Dados_mem 2 0 40(_ent(_in))))
		(_port (_int Dados_buffer 2 0 41(_ent(_out))))
		(_port (_int Ender_buffer 0 0 42(_ent(_out))))
		(_port (_int Dados_saida 1 0 43(_ent(_out))))
		(_port (_int Hit -2 0 44(_ent(_out))))
		(_port (_int OvfO -2 0 45(_ent(_out))))
		(_port (_int ReadyMD -2 0 46(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 52(_array -2 ((_dto i 31 i 0)))))
		(_type (_int cache 0 52(_array 3 ((_to i 0 i 2047)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 53(_array -2 ((_dto i 2 i 0)))))
		(_type (_int tabela_tag 0 53(_array 5 ((_to i 0 i 127)))))
		(_sig (_int CacheD1 4 0 54(_arch(_uni((_others(_others(i 2))))))))
		(_sig (_int CacheD2 4 0 55(_arch(_uni((_others(_others(i 2))))))))
		(_sig (_int Tag_tab1 6 0 56(_arch(_uni((_others(_others(i 2))))))))
		(_sig (_int Tag_tab2 6 0 57(_arch(_uni((_others(_others(i 2))))))))
		(_type (_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 58(_array -2 ((_dto i 127 i 0)))))
		(_sig (_int Valid_tab1 7 0 58(_arch(_uni((_others(i 2)))))))
		(_sig (_int Valid_tab2 7 0 59(_arch(_uni((_others(i 2)))))))
		(_sig (_int LRU_tab1 7 0 60(_arch(_uni((_others(i 3)))))))
		(_sig (_int LRU_tab2 7 0 61(_arch(_uni((_others(i 2)))))))
		(_sig (_int Dirty1 7 0 62(_arch(_uni((_others(i 2)))))))
		(_sig (_int Dirty2 7 0 63(_arch(_uni((_others(i 2)))))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 64(_array -2 ((_dto i 2 i 0)))))
		(_sig (_int Tag_eq1 8 0 64(_arch(_uni((_others(i 2)))))))
		(_sig (_int Tag_eq2 8 0 65(_arch(_uni((_others(i 2)))))))
		(_sig (_int Hit1 -2 0 66(_arch(_uni((i 2))))))
		(_sig (_int Hit2 -2 0 67(_arch(_uni((i 2))))))
		(_prcs
			(line__72(_arch 0 0 72(_assignment (_trgt(23))(_sens(4(d_12_6))(15))(_mon))))
			(line__73(_arch 1 0 73(_assignment (_trgt(24))(_sens(4(d_12_6))(16))(_mon))))
			(line__74(_arch 2 0 74(_assignment (_trgt(25))(_sens(4(d_12_6))(4(15))(4(14))(4(13))(17)(23(2))(23(1))(23(0)))(_mon))))
			(line__75(_arch 3 0 75(_assignment (_trgt(26))(_sens(4(d_12_6))(4(15))(4(14))(4(13))(18)(24(2))(24(1))(24(0)))(_mon))))
			(line__76(_arch 4 0 76(_assignment (_trgt(10))(_sens(25)(26)))))
			(line__77(_arch 5 0 77(_prcs (_simple)(_trgt(7(d_31_0))(7(d_63_32))(7(d_95_64))(7(d_127_96))(7(d_159_128))(7(d_191_160))(7(d_223_192))(7(d_255_224))(7(d_287_256))(7(d_319_288))(7(d_351_320))(7(d_383_352))(7(d_415_384))(7(d_447_416))(7(d_479_448))(7(d_511_480))(8)(9)(11)(12)(13)(14)(15)(16)(17)(18)(19)(20)(21)(22))(_sens(0)(1)(2)(3))(_mon)(_read(4(d_12_2))(4(d_15_13))(4(d_12_6))(5)(6(d_31_0))(6(d_63_32))(6(d_95_64))(6(d_127_96))(6(d_159_128))(6(d_191_160))(6(d_223_192))(6(d_255_224))(6(d_287_256))(6(d_319_288))(6(d_351_320))(6(d_383_352))(6(d_415_384))(6(d_447_416))(6(d_479_448))(6(d_511_480))(13)(14)(15)(16)(17)(18)(19)(20)(21)(22)(25)(26)))))
		)
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (1 STD_LOGIC_VECTOR)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(33686018 514)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
	)
	(_model . Cache_dados 6 -1)
)
I 000055 55 2085          1499229524241 comportamental
(_unit VHDL (regfile 0 6(comportamental 0 20))
	(_version vd0)
	(_time 1499229524242 2017.07.05 01:38:44)
	(_source (\./../src/regfile.vhd\))
	(_parameters tan)
	(_code e1b0eab2e5b6b2f7e5eff8bbe3e7e4e6e3e7e4e7e6)
	(_ent
		(_time 1499229524239)
	)
	(_object
		(_port (_int Reset -1 0 8(_ent(_in))))
		(_port (_int Clk -1 0 9(_ent(_in)(_event))))
		(_port (_int RegWrite -1 0 10(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 11(_array -1 ((_dto i 4 i 0)))))
		(_port (_int ReadReg1 0 0 11(_ent(_in))))
		(_port (_int ReadReg2 0 0 12(_ent(_in))))
		(_port (_int WriteReg 0 0 13(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 14(_array -1 ((_dto i 31 i 0)))))
		(_port (_int WriteData 1 0 14(_ent(_in))))
		(_port (_int ReadData1 1 0 15(_ent(_out))))
		(_port (_int ReadData2 1 0 16(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 23(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rede_reg 0 23(_array 2 ((_to i 0 i 31)))))
		(_var (_int regfile 3 0 24(_prcs 0((_others(_others(i 2)))))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs (_simple)(_trgt(7)(8))(_sens(0)(1)(2)(3)(4)(5))(_mon)(_read(6)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(std_logic_arith)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . comportamental 1 -1)
)
I 000055 55 5457          1499229524329 comportamental
(_unit VHDL (fd_tb 0 4(comportamental 0 7))
	(_version vd0)
	(_time 1499229524330 2017.07.05 01:38:44)
	(_source (\./../src/fd_tstb.vhd\))
	(_parameters tan)
	(_code 2f7f782b7d7b2d382b28297a39757a2a79282b292d2929)
	(_ent
		(_time 1499229524312)
	)
	(_comp
		(FD_Debug
			(_object
				(_port (_int Reset -1 0 11(_ent (_in))))
				(_port (_int clk -1 0 12(_ent (_in))))
				(_port (_int menable -1 0 13(_ent (_in))))
				(_port (_int rw -1 0 14(_ent (_in))))
				(_port (_int ce_ri -1 0 15(_ent (_in))))
				(_port (_int ce_pc -1 0 16(_ent (_in))))
				(_port (_int RegWrite -1 0 17(_ent (_in))))
				(_port (_int RegDest 0 0 18(_ent (_in))))
				(_port (_int ALUSrc -1 0 19(_ent (_in))))
				(_port (_int MemtoReg 0 0 20(_ent (_in))))
				(_port (_int Branch 0 0 21(_ent (_in))))
				(_port (_int ALUop 1 0 22(_ent (_in))))
				(_port (_int Write_Reg 2 0 24(_ent (_buffer))))
				(_port (_int Reg_1 3 0 25(_ent (_buffer))))
				(_port (_int Reg_2 3 0 25(_ent (_buffer))))
				(_port (_int Write_Data 3 0 25(_ent (_buffer))))
				(_port (_int B 3 0 26(_ent (_buffer))))
				(_port (_int ALU_Rst 3 0 26(_ent (_buffer))))
				(_port (_int Inst_Addr 3 0 27(_ent (_buffer))))
				(_port (_int Nxt_Addr 3 0 27(_ent (_buffer))))
				(_port (_int PC_Incr 3 0 27(_ent (_buffer))))
				(_port (_int PC_Branch 3 0 27(_ent (_buffer))))
				(_port (_int PC_JMP 3 0 27(_ent (_buffer))))
				(_port (_int Imed 3 0 28(_ent (_buffer))))
				(_port (_int Displacement 3 0 28(_ent (_buffer))))
				(_port (_int MI_Out 3 0 29(_ent (_buffer))))
				(_port (_int Inst 3 0 29(_ent (_buffer))))
				(_port (_int JMP_Addr 3 0 29(_ent (_buffer))))
				(_port (_int MD_Out 3 0 30(_ent (_buffer))))
				(_port (_int Zero -1 0 32(_ent (_out))))
				(_port (_int Cop 4 0 33(_ent (_out))))
				(_port (_int Funct 4 0 34(_ent (_out))))
			)
		)
	)
	(_inst M1 0 64(_comp FD_Debug)
		(_port
			((Reset)(Reset))
			((clk)(clk))
			((menable)(menable))
			((rw)(rw))
			((ce_ri)(ce_ri))
			((ce_pc)(ce_pc))
			((RegWrite)(RegWrite))
			((RegDest)(RegDest))
			((ALUSrc)(ALUSrc))
			((MemtoReg)(MemtoReg))
			((Branch)(Branch))
			((ALUop)(ALUop))
			((Write_Reg)(Write_Reg))
			((Reg_1)(Reg_1))
			((Reg_2)(Reg_2))
			((Write_Data)(Write_Data))
			((B)(B))
			((ALU_Rst)(ALU_Rst))
			((Inst_Addr)(Inst_Addr))
			((Nxt_Addr)(Nxt_Addr))
			((PC_Incr)(PC_Incr))
			((PC_Branch)(PC_Branch))
			((PC_JMP)(PC_JMP))
			((Imed)(Imed))
			((Displacement)(Displacement))
			((MI_Out)(MI_Out))
			((Inst)(Inst))
			((JMP_Addr)(JMP_Addr))
			((MD_Out)(MD_Out))
			((Zero)(Zero))
			((Cop)(Cop))
			((Funct)(Funct))
		)
		(_use (_ent . FD_Debug)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 18(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 22(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 24(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 25(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 33(_array -1 ((_dto i 5 i 0)))))
		(_sig (_int Reset -1 0 38(_arch(_uni((i 2))))))
		(_sig (_int clk -1 0 39(_arch(_uni((i 2))))))
		(_sig (_int menable -1 0 40(_arch(_uni((i 2))))))
		(_sig (_int rw -1 0 41(_arch(_uni((i 2))))))
		(_sig (_int ce_ri -1 0 42(_arch(_uni((i 2))))))
		(_sig (_int ce_pc -1 0 43(_arch(_uni((i 2))))))
		(_sig (_int RegWrite -1 0 44(_arch(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~132 0 45(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int RegDest 5 0 45(_arch(_uni(_string \"00"\)))))
		(_sig (_int ALUSrc -1 0 46(_arch(_uni((i 2))))))
		(_sig (_int MemtoReg 5 0 47(_arch(_uni((_others(i 2)))))))
		(_sig (_int Branch 5 0 48(_arch(_uni((_others(i 2)))))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 49(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int ALUop 6 0 49(_arch(_uni((_others(i 2)))))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~136 0 51(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int Write_Reg 7 0 51(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 52(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int Reg_1 8 0 52(_arch(_uni))))
		(_sig (_int Reg_2 8 0 52(_arch(_uni))))
		(_sig (_int Write_Data 8 0 52(_arch(_uni))))
		(_sig (_int B 8 0 53(_arch(_uni))))
		(_sig (_int ALU_Rst 8 0 53(_arch(_uni))))
		(_sig (_int Inst_Addr 8 0 54(_arch(_uni))))
		(_sig (_int Nxt_Addr 8 0 54(_arch(_uni))))
		(_sig (_int PC_Incr 8 0 54(_arch(_uni))))
		(_sig (_int PC_Branch 8 0 54(_arch(_uni))))
		(_sig (_int PC_JMP 8 0 54(_arch(_uni))))
		(_sig (_int Imed 8 0 55(_arch(_uni))))
		(_sig (_int Displacement 8 0 55(_arch(_uni))))
		(_sig (_int MI_Out 8 0 56(_arch(_uni))))
		(_sig (_int Inst 8 0 56(_arch(_uni))))
		(_sig (_int JMP_Addr 8 0 56(_arch(_uni))))
		(_sig (_int MD_Out 8 0 57(_arch(_uni))))
		(_sig (_int Zero -1 0 59(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~1310 0 60(_array -1 ((_dto i 5 i 0)))))
		(_sig (_int Cop 9 0 60(_arch(_uni))))
		(_sig (_int Funct 9 0 61(_arch(_uni))))
		(_prcs
			(line__65(_arch 0 0 65(_prcs (_wait_for)(_trgt(0)(1)(2)(3)(4)(5)(6)(7)(8)(9)(10)(11)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_static
		(770)
		(514)
		(33686274)
		(33686018)
		(50463490)
		(50463234)
		(515)
		(771)
	)
	(_model . comportamental 1 -1)
)
I 000055 55 710           1499229524408 UC_Cache_dados
(_unit VHDL (uc_cache_dados 0 4(uc_cache_dados 0 17))
	(_version vd0)
	(_time 1499229524409 2017.07.05 01:38:44)
	(_source (\./../src/uc_cache_dados.vhd\))
	(_parameters tan)
	(_code 7d2c297c2a297f6b7f7e6c272f7b757b78782b7b79)
	(_ent
		(_time 1499229524406)
	)
	(_object
		(_port (_int RW -1 0 6(_ent(_in))))
		(_port (_int Valid_proc -1 0 7(_ent(_in))))
		(_port (_int Valid_mem -1 0 8(_ent(_out))))
		(_port (_int Hit -1 0 9(_ent(_in))))
		(_port (_int Ready_mem -1 0 10(_ent(_in))))
		(_port (_int RW_mem -1 0 11(_ent(_out))))
		(_port (_int Ready -1 0 12(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
)
I 000055 55 724           1499229524414 comportamental
(_unit VHDL (add_32 0 5(comportamental 0 13))
	(_version vd0)
	(_time 1499229524415 2017.07.05 01:38:44)
	(_source (\./../src/add_32.vhd\))
	(_parameters tan)
	(_code 8ddddd83dddadd98dbd89ed2de8b8c8b898b8988db)
	(_ent
		(_time 1499229524412)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1 ((_dto i 31 i 0)))))
		(_port (_int E1 0 0 7(_ent(_in))))
		(_port (_int E2 0 0 8(_ent(_in))))
		(_port (_int S 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment (_trgt(2))(_sens(0)(1)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . comportamental 1 -1)
)
I 000051 55 9463          1499229524460 estrutural
(_unit VHDL (fd_estrut 0 4(estrutural 0 27))
	(_version vd0)
	(_time 1499229524461 2017.07.05 01:38:44)
	(_source (\./../src/fd_estrut.vhd\))
	(_parameters tan)
	(_code bcecebe8ebe8beaab1bfafe7e9bbbebbb9bbb8baba)
	(_ent
		(_time 1499229524457)
	)
	(_comp
		(ALU
			(_object
				(_port (_int ALUop 5 0 30(_ent (_in))))
				(_port (_int a 6 0 31(_ent (_in))))
				(_port (_int b 6 0 32(_ent (_in))))
				(_port (_int zero -1 0 33(_ent (_out))))
				(_port (_int ALUrst 6 0 34(_ent (_out))))
			)
		)
		(Add_32
			(_object
				(_port (_int E1 7 0 39(_ent (_in))))
				(_port (_int E2 7 0 40(_ent (_in))))
				(_port (_int S 7 0 41(_ent (_out))))
			)
		)
		(Mux_4x1_32b
			(_object
				(_port (_int E1 11 0 63(_ent (_in))))
				(_port (_int E2 11 0 63(_ent (_in))))
				(_port (_int E3 11 0 63(_ent (_in))))
				(_port (_int E4 11 0 63(_ent (_in))))
				(_port (_int sel 12 0 64(_ent (_in))))
				(_port (_int S 11 0 65(_ent (_out))))
			)
		)
		(Mux_2x1_32b
			(_object
				(_port (_int E1 10 0 57(_ent (_in))))
				(_port (_int E2 10 0 57(_ent (_in))))
				(_port (_int sel -1 0 58(_ent (_in))))
				(_port (_int S 10 0 59(_ent (_out))))
			)
		)
		(Mux_4x1_5b
			(_object
				(_port (_int E0 8 0 47(_ent (_in))))
				(_port (_int E1 8 0 48(_ent (_in))))
				(_port (_int E2 8 0 49(_ent (_in))))
				(_port (_int E3 8 0 50(_ent (_in))))
				(_port (_int sel 9 0 51(_ent (_in))))
				(_port (_int S 8 0 52(_ent (_out))))
			)
		)
		(Reg_32
			(_object
				(_port (_int CLK -1 0 70(_ent (_in))))
				(_port (_int ce -1 0 70(_ent (_in))))
				(_port (_int reset -1 0 70(_ent (_in))))
				(_port (_int E 13 0 71(_ent (_in))))
				(_port (_int S 13 0 72(_ent (_out))))
			)
		)
		(Sign_Extend
			(_object
				(_port (_int Entrada 15 0 83(_ent (_in))))
				(_port (_int Saida 16 0 84(_ent (_out))))
			)
		)
		(Shift_Left_2
			(_object
				(_port (_int E 14 0 77(_ent (_in))))
				(_port (_int S 14 0 78(_ent (_out))))
			)
		)
		(RegFile
			(_object
				(_port (_int Reset -1 0 90(_ent (_in))))
				(_port (_int Clk -1 0 91(_ent (_in))))
				(_port (_int RegWrite -1 0 92(_ent (_in))))
				(_port (_int ReadReg1 17 0 93(_ent (_in))))
				(_port (_int ReadReg2 17 0 94(_ent (_in))))
				(_port (_int WriteReg 17 0 95(_ent (_in))))
				(_port (_int WriteData 18 0 96(_ent (_in))))
				(_port (_int ReadData1 18 0 97(_ent (_out))))
				(_port (_int ReadData2 18 0 98(_ent (_out))))
			)
		)
	)
	(_inst ALU1 0 115(_comp ALU)
		(_port
			((ALUop)(ALUop))
			((a)(Reg_1))
			((b)(B))
			((zero)(Zero))
			((ALUrst)(ALU_Rst))
		)
		(_use (_ent . ALU)
		)
	)
	(_inst Add1 0 116(_comp Add_32)
		(_port
			((E1)(Inst_Addr))
			((E2)(_string \"00000000000000000000000000000100"\))
			((S)(PC_Incr))
		)
		(_use (_ent . Add_32)
			(_port
				((E1)(E1))
				((E2)(E2))
				((S)(S))
			)
		)
	)
	(_inst Add2 0 117(_comp Add_32)
		(_port
			((E1)(PC_Incr))
			((E2)(Displacement))
			((S)(PC_Branch))
		)
		(_use (_ent . Add_32)
		)
	)
	(_inst Mux1 0 118(_comp Mux_4x1_32b)
		(_port
			((E1)(PC_Incr))
			((E2)(PC_JMP))
			((E3)(PC_Branch))
			((E4)(Reg_1))
			((sel)(Branch))
			((S)(Nxt_Addr))
		)
		(_use (_ent . Mux_4x1_32b)
		)
	)
	(_inst Mux2 0 119(_comp Mux_2x1_32b)
		(_port
			((E1)(Reg_2))
			((E2)(Imed))
			((sel)(ALUSrc))
			((S)(B))
		)
		(_use (_implicit)
			(_port
				((E1)(E1))
				((E2)(E2))
				((sel)(sel))
				((S)(S))
			)
		)
	)
	(_inst Mux3 0 120(_comp Mux_4x1_32b)
		(_port
			((E1)(ALU_Rst))
			((E2)(MD_Dado))
			((E3)(PC_Incr))
			((E4)(_string \"00000000000000000000000000000000"\))
			((sel)(MemtoReg))
			((S)(Write_Data))
		)
		(_use (_ent . Mux_4x1_32b)
			(_port
				((E1)(E1))
				((E2)(E2))
				((E3)(E3))
				((E4)(E4))
				((sel)(sel))
				((S)(S))
			)
		)
	)
	(_inst Mux4 0 121(_comp Mux_4x1_5b)
		(_port
			((E0)(Inst(d_20_16)))
			((E1)(Inst(d_15_11)))
			((E2)(_string \"00111"\))
			((E3)(_string \"10000"\))
			((sel)(RegDest))
			((S)(Write_Reg))
		)
		(_use (_implicit)
			(_port
				((E0)(E0))
				((E1)(E1))
				((E2)(E2))
				((E3)(E3))
				((sel)(sel))
				((S)(S))
			)
		)
	)
	(_inst PC 0 122(_comp Reg_32)
		(_port
			((CLK)(clk))
			((ce)(ce_pc))
			((reset)(Reset))
			((E)(Nxt_Addr))
			((S)(Inst_Addr))
		)
		(_use (_ent . Reg_32)
		)
	)
	(_inst RI 0 123(_comp Reg_32)
		(_port
			((CLK)(clk))
			((ce)(ce_ri))
			((reset)(Reset))
			((E)(MI_Dado))
			((S)(Inst))
		)
		(_use (_ent . Reg_32)
		)
	)
	(_inst Sign_Ext 0 124(_comp Sign_Extend)
		(_port
			((Entrada)(Inst(d_15_0)))
			((Saida)(Imed))
		)
		(_use (_ent . Sign_Extend)
		)
	)
	(_inst SL2 0 125(_comp Shift_Left_2)
		(_port
			((E)(Imed))
			((S)(Displacement))
		)
		(_use (_implicit)
			(_port
				((E)(E))
				((S)(S))
			)
		)
	)
	(_inst SL2_2 0 126(_comp Shift_Left_2)
		(_port
			((E)(JMP_Addr))
			((S)(PC_JMP))
		)
		(_use (_implicit)
			(_port
				((E)(E))
				((S)(S))
			)
		)
	)
	(_inst Reg_File 0 127(_comp RegFile)
		(_port
			((Reset)(Reset))
			((Clk)(clk))
			((RegWrite)(RegWrite))
			((ReadReg1)(Inst(d_25_21)))
			((ReadReg2)(Inst(d_20_16)))
			((WriteReg)(Write_Reg))
			((WriteData)(Write_Data))
			((ReadData1)(Reg_1))
			((ReadData2)(Reg_2))
		)
		(_use (_ent . RegFile)
		)
	)
	(_object
		(_port (_int Reset -1 0 6(_ent(_in))))
		(_port (_int clk -1 0 7(_ent(_in))))
		(_port (_int ce_ri -1 0 8(_ent(_in))))
		(_port (_int ce_pc -1 0 9(_ent(_in))))
		(_port (_int RegWrite -1 0 10(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 11(_array -1 ((_dto i 1 i 0)))))
		(_port (_int RegDest 0 0 11(_ent(_in))))
		(_port (_int ALUSrc -1 0 12(_ent(_in))))
		(_port (_int MemtoReg 0 0 13(_ent(_in))))
		(_port (_int Branch 0 0 14(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15(_array -1 ((_dto i 3 i 0)))))
		(_port (_int ALUop 1 0 15(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 16(_array -1 ((_dto i 31 i 0)))))
		(_port (_int MI_Dado 2 0 16(_ent(_in))))
		(_port (_int MD_Dado 2 0 17(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 18(_array -1 ((_dto i 11 i 0)))))
		(_port (_int MI_ADDR 3 0 18(_ent(_out))))
		(_port (_int MD_ADDR 3 0 19(_ent(_out))))
		(_port (_int MD_WD 2 0 20(_ent(_out))))
		(_port (_int Zero -1 0 21(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 22(_array -1 ((_dto i 5 i 0)))))
		(_port (_int Cop 4 0 22(_ent(_out))))
		(_port (_int Funct 4 0 23(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 30(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 31(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 39(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 47(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 51(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 57(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 63(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~138 0 64(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 71(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 77(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 83(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 84(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1316 0 93(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~1318 0 96(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 102(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int Write_Reg 19 0 102(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~1322 0 103(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int Reg_1 20 0 103(_arch(_uni))))
		(_sig (_int Reg_2 20 0 103(_arch(_uni))))
		(_sig (_int Write_Data 20 0 103(_arch(_uni))))
		(_sig (_int B 20 0 104(_arch(_uni))))
		(_sig (_int ALU_Rst 20 0 104(_arch(_uni))))
		(_sig (_int Inst_Addr 20 0 105(_arch(_uni))))
		(_sig (_int Nxt_Addr 20 0 105(_arch(_uni))))
		(_sig (_int PC_Incr 20 0 105(_arch(_uni))))
		(_sig (_int PC_Branch 20 0 105(_arch(_uni))))
		(_sig (_int PC_JMP 20 0 105(_arch(_uni))))
		(_sig (_int Imed 20 0 106(_arch(_uni))))
		(_sig (_int Displacement 20 0 106(_arch(_uni))))
		(_sig (_int Inst 20 0 107(_arch(_uni))))
		(_sig (_int JMP_Addr 20 0 107(_arch(_uni))))
		(_prcs
			(line__111(_arch 0 0 111(_assignment (_alias((Cop)(Inst(d_31_26))))(_trgt(16))(_sens(31(d_31_26))))))
			(line__112(_arch 1 0 112(_assignment (_alias((Funct)(Inst(d_5_0))))(_trgt(17))(_sens(31(d_5_0))))))
			(line__113(_arch 2 0 113(_assignment (_trgt(32))(_sens(24(d_31_28))(31(d_25_0))))))
			(line__129(_arch 3 0 129(_assignment (_alias((MI_ADDR)(Inst_Addr(d_13_2))))(_trgt(12))(_sens(24(d_13_2))))))
			(line__130(_arch 4 0 130(_assignment (_alias((MD_ADDR)(ALU_Rst(d_11_0))))(_trgt(13))(_sens(23(d_11_0))))))
			(line__131(_arch 5 0 131(_assignment (_alias((MD_WD)(Reg_2)))(_trgt(14))(_sens(20)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
	)
	(_model . estrutural 6 -1)
)
I 000055 55 699           1499229524486 comportamental
(_unit VHDL (shift_left_2 0 4(comportamental 0 9))
	(_version vd0)
	(_time 1499229524487 2017.07.05 01:38:44)
	(_source (\./../src/shift_left_2.vhd\))
	(_parameters tan)
	(_code cb9a999e919c96ddcd9edf92cccd98cdcecdcdcccf)
	(_ent
		(_time 1499229524484)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 5(_array -1 ((_dto i 31 i 0)))))
		(_port (_int E 0 0 5(_ent(_in))))
		(_port (_int S 0 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment (_trgt(1))(_sens(0(d_29_0))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
	)
	(_model . comportamental 1 -1)
)
I 000055 55 788           1499229524516 comportamental
(_unit VHDL (re 0 4(comportamental 0 13))
	(_version vd0)
	(_time 1499229524517 2017.07.05 01:38:44)
	(_source (\./../src/re.vhd\))
	(_parameters tan)
	(_code ebbab8b8bcbdbdfdefe8f9b1bfece9edeeece9edee)
	(_ent
		(_time 1499229524514)
	)
	(_object
		(_port (_int CLK -1 0 6(_ent(_in)(_event))))
		(_port (_int Reset -1 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1 ((_dto i 4 i 0)))))
		(_port (_int D 0 0 8(_ent(_in))))
		(_port (_int S 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs (_trgt(3))(_sens(0)(1)(2))(_dssslsensitivity 1))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 2)
	)
	(_model . comportamental 1 -1)
)
I 000055 55 890           1499229524541 comportamental
(_unit VHDL (mux_4x1_1b 0 4(comportamental 0 15))
	(_version vd0)
	(_time 1499229524542 2017.07.05 01:38:44)
	(_source (\./../src/mux_4x1_1b.vhd\))
	(_parameters tan)
	(_code 0a5a0c0d5e5c561f5d581e5153090b0f5c090b0c08)
	(_ent
		(_time 1499229524539)
	)
	(_object
		(_port (_int E0 -1 0 6(_ent(_in))))
		(_port (_int E1 -1 0 7(_ent(_in))))
		(_port (_int E2 -1 0 8(_ent(_in))))
		(_port (_int E3 -1 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1 ((_dto i 1 i 0)))))
		(_port (_int sel 0 0 10(_ent(_in))))
		(_port (_int S -1 0 11(_ent(_out))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs (_simple)(_trgt(5))(_sens(0)(1)(2)(3)(4)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . comportamental 1 -1)
)
I 000044 55 3225          1499229524577 Ram
(_unit VHDL (ram 0 27(ram 0 46))
	(_version vd0)
	(_time 1499229524578 2017.07.05 01:38:44)
	(_source (\./../src/ram.vhd\))
	(_parameters tan)
	(_code 2978792d217e293e2c2d38732c2e2b2f282f7d2e2b)
	(_ent
		(_time 1499229524575)
	)
	(_object
		(_gen (_int BE -1 0 29 \16\ (_ent gms((i 16)))))
		(_gen (_int BP -1 0 30 \32\ (_ent gms((i 32)))))
		(_type (_int ~STRING~12 0 31(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int NA 0 0 31(_ent(_string \"mram.txt"\))))
		(_gen (_int Tz -3 0 32 \1.5 ns\ (_ent((ns 4609434218613702656)))))
		(_gen (_int Twrite -3 0 33 \1 ns\ (_ent((ns 4636737291354636288)))))
		(_gen (_int Tsetup -3 0 34 \1 ns\ (_ent gms((ns 4607182418800017408)))))
		(_gen (_int Tread -3 0 35 \1 ns\ (_ent gms((ns 4636737291354636288)))))
		(_port (_int enable -4 0 38(_ent(_in)(_event))))
		(_port (_int rw -4 0 39(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~12 0 40(_array -4 ((_dto c 2 i 0)))))
		(_port (_int ender 1 0 40(_ent(_in)(_lastevent))))
		(_port (_int pronto -4 0 41(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~12 0 42(_array -4 ((_dto c 3 i 0)))))
		(_port (_int dado 2 0 42(_ent(_inout)(_lastevent))))
		(_type (_int ~STD_LOGIC_VECTOR{BP/4-1~downto~0}~13 0 49(_array -4 ((_dto c 4 i 0)))))
		(_type (_int tipo_memoria 0 49(_array 3 ((_to i 0 c 5)))))
		(_sig (_int Mram 4 0 50(_arch(_uni((_others(_others(i 2)))))(_param_in)(_param_out))))
		(_type (_int ~INTEGER~range~0~to~{2**BE-1}~13 0 58(_scalar (_to i 0 c 6))))
		(_var (_int endereco 5 0 58(_prcs 0)))
		(_type (_int ~INTEGER~range~0~to~{2**BE-1}~131 0 59(_scalar (_to i 0 c 7))))
		(_var (_int endereco1 6 0 59(_prcs 0)))
		(_type (_int ~INTEGER~range~0~to~{2**BE-1}~132 0 60(_scalar (_to i 0 c 8))))
		(_var (_int endereco2 7 0 60(_prcs 0)))
		(_type (_int ~INTEGER~range~0~to~{2**BE-1}~133 0 61(_scalar (_to i 0 c 9))))
		(_var (_int endereco3 8 0 61(_prcs 0)))
		(_var (_int inicio -4 0 62(_prcs 0((i 3)))))
		(_type (_int HexTable 0 64(_array -1 ((_uto i 0 i 255(_enum -2))))))
		(_type (_int ~HexTable{'0'~to~'F'}~13 0 66(_array -1 ((_to i 48 i 70(_enum -2))))))
		(_cnst (_int lookup 10 0 66(_int(((i 0))((i 1))((i 2))((i 3))((i 4))((i 5))((i 6))((i 7))((i 8))((i 9))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i 10))((i 11))((i 12))((i 13))((i 14))((i 15))))))
		(_prcs
			(Carga_Inicial_e_Ram_Memoria(_arch 0 0 57(_prcs (_simple)(_trgt(3)(4)(5))(_sens(0))(_mon)(_read(1)(2)(4)(5)))))
		)
		(_subprogram
			(_int fill_memory 1 0 63(_arch(_proc)))
			(_ext READLINE (2 0))
			(_ext READ (2 14))
			(_ext READ (2 10))
		)
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extstd.TEXTIO.TEXT (2 TEXT)))
		(_type (_ext ~extstd.TEXTIO.LINE (2 LINE)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (1 STD_LOGIC_VECTOR)))
	)
	(_split (5)
	)
	(_use (std(standard))(ieee(std_logic_1164))(std(TEXTIO))(ieee(STD_LOGIC_SIGNED))(ieee(std_logic_arith)))
	(_model . Ram 10 -1)
)
I 000055 55 1807          1499229524663 comportamental
(_unit VHDL (maprom_cop 0 5(comportamental 0 13))
	(_version vd0)
	(_time 1499229524664 2017.07.05 01:38:44)
	(_source (\./../src/maprom_cop.vhd\))
	(_parameters tan)
	(_code 87d7818981d1d39084d4c1dd8282d1818481d18087)
	(_ent
		(_time 1499229524661)
	)
	(_object
		(_port (_int CLK -1 0 7(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8(_array -1 ((_dto i 5 i 0)))))
		(_port (_int cop 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 9(_array -1 ((_dto i 4 i 0)))))
		(_port (_int Lcop 1 0 9(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 14(_array -1 ((_dto i 4 i 0)))))
		(_type (_int memoria 0 14(_array 2 ((_to i 0 i 63)))))
		(_sig (_int mem 3 0 15(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__17(_arch 0 0 17(_assignment (_trgt(3(2))))))
			(line__18(_arch 1 0 18(_assignment (_trgt(3(3))))))
			(line__19(_arch 2 0 19(_assignment (_trgt(3(4))))))
			(line__20(_arch 3 0 20(_assignment (_trgt(3(5))))))
			(line__21(_arch 4 0 21(_assignment (_trgt(3(8))))))
			(line__22(_arch 5 0 22(_assignment (_trgt(3(10))))))
			(line__23(_arch 6 0 23(_assignment (_trgt(3(35))))))
			(line__24(_arch 7 0 24(_assignment (_trgt(3(43))))))
			(line__25(_arch 8 0 25(_assignment (_trgt(3(63))))))
			(line__26(_arch 9 0 26(_prcs (_trgt(2))(_sens(0)(1)(3))(_dssslsensitivity 1)(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50463235 2)
		(50463235 3)
		(50529026 2)
		(33686019 2)
		(50528770 2)
		(33751810 2)
		(50463234 3)
		(33751554 2)
		(33686018 2)
	)
	(_model . comportamental 10 -1)
)
I 000054 55 815           1499229524699 UC_Cache_Inst
(_unit VHDL (uc_cache_inst 0 5(uc_cache_inst 0 20))
	(_version vd0)
	(_time 1499229524700 2017.07.05 01:38:44)
	(_source (\./../src/uc_cache_inst.vhd\))
	(_parameters tan)
	(_code a6f7f1f1a3f2a4b0a4a7b7fcf4a0aea0a3a3f0a0af)
	(_ent
		(_time 1499229524697)
	)
	(_object
		(_gen (_int Tacesso -1 0 7 \5 ns\ (_ent((ns 4617315517961601024)))))
		(_port (_int Valid_proc -2 0 10(_ent(_in))))
		(_port (_int Valid_mem -2 0 11(_ent(_out))))
		(_port (_int Hit -2 0 12(_ent(_in))))
		(_port (_int Ready -2 0 13(_ent(_out))))
		(_port (_int Ready_mem -2 0 14(_ent(_in))))
		(_port (_int RW_mem -2 0 15(_ent(_out))))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
)
I 000043 55 4802          1499229524709 Mp
(_unit VHDL (mp 0 7(mp 0 26))
	(_version vd0)
	(_time 1499229524710 2017.07.05 01:38:44)
	(_source (\./../src/mp.vhd\))
	(_parameters tan)
	(_code b6e6b0e3b0e1b6a1e4b5f2ede7b0e2b1b6b0e2b1b6)
	(_ent
		(_time 1499229524703)
	)
	(_object
		(_gen (_int BE -1 0 9 \16\ (_ent gms((i 16)))))
		(_gen (_int BP -1 0 10 \32\ (_ent((i 32)))))
		(_gen (_int Tz -2 0 11 \1.5 ns\ (_ent((ns 4609434218613702656)))))
		(_gen (_int Twrite -2 0 12 \1 ns\ (_ent((ns 4636737291354636288)))))
		(_gen (_int Tsetup -2 0 13 \1 ns\ (_ent((ns 4607182418800017408)))))
		(_gen (_int Tread -2 0 14 \1 ns\ (_ent gms((ns 4636737291354636288)))))
		(_port (_int enable -3 0 17(_ent(_in)(_event))))
		(_port (_int rw -3 0 18(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~12 0 19(_array -3 ((_dto c 1 i 0)))))
		(_port (_int ender 0 0 19(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{511~downto~0}~12 0 20(_array -3 ((_dto i 511 i 0)))))
		(_port (_int dado 1 0 20(_ent(_in))))
		(_port (_int pronto -3 0 21(_ent(_out))))
		(_port (_int dadoOut 1 0 22(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{BP/4-1~downto~0}~13 0 29(_array -3 ((_dto c 2 i 0)))))
		(_type (_int tipo_memoria 0 29(_array 2 ((_to i 0 c 3)))))
		(_sig (_int MMp 3 0 30(_arch(_uni((_others(_others(i 2))))))))
		(_type (_int ~INTEGER~range~0~to~{2**BE-1}~13 0 33(_scalar (_to i 0 c 4))))
		(_var (_int endereco 4 0 33(_prcs 0)))
		(_prcs
			(line__32(_arch 0 0 32(_prcs (_simple)(_trgt(4)(5)(5(d_7_0))(5(d_15_8))(5(d_23_16))(5(d_31_24))(5(d_39_32))(5(d_47_40))(5(d_55_48))(5(d_63_56))(5(d_71_64))(5(d_79_72))(5(d_87_80))(5(d_95_88))(5(d_103_96))(5(d_111_104))(5(d_119_112))(5(d_127_120))(5(d_135_128))(5(d_143_136))(5(d_151_144))(5(d_159_152))(5(d_167_160))(5(d_175_168))(5(d_183_176))(5(d_191_184))(5(d_199_192))(5(d_207_200))(5(d_215_208))(5(d_223_216))(5(d_231_224))(5(d_239_232))(5(d_247_240))(5(d_255_248))(5(d_263_256))(5(d_271_264))(5(d_279_272))(5(d_287_280))(5(d_295_288))(5(d_303_296))(5(d_311_304))(5(d_319_312))(5(d_327_320))(5(d_335_328))(5(d_343_336))(5(d_351_344))(5(d_359_352))(5(d_367_360))(5(d_375_368))(5(d_383_376))(5(d_391_384))(5(d_399_392))(5(d_407_400))(5(d_415_408))(5(d_423_416))(5(d_431_424))(5(d_439_432))(5(d_447_440))(5(d_455_448))(5(d_463_456))(5(d_471_464))(5(d_479_472))(5(d_487_480))(5(d_495_488))(5(d_503_496))(5(d_511_504))(6))(_sens(0))(_mon)(_read(1)(2)(3(d_7_0))(3(d_15_8))(3(d_23_16))(3(d_31_24))(3(d_39_32))(3(d_47_40))(3(d_55_48))(3(d_63_56))(3(d_71_64))(3(d_79_72))(3(d_87_80))(3(d_95_88))(3(d_103_96))(3(d_111_104))(3(d_119_112))(3(d_127_120))(3(d_135_128))(3(d_143_136))(3(d_151_144))(3(d_159_152))(3(d_167_160))(3(d_175_168))(3(d_183_176))(3(d_191_184))(3(d_199_192))(3(d_207_200))(3(d_215_208))(3(d_223_216))(3(d_231_224))(3(d_239_232))(3(d_247_240))(3(d_255_248))(3(d_263_256))(3(d_271_264))(3(d_279_272))(3(d_287_280))(3(d_295_288))(3(d_303_296))(3(d_311_304))(3(d_319_312))(3(d_327_320))(3(d_335_328))(3(d_343_336))(3(d_351_344))(3(d_359_352))(3(d_367_360))(3(d_375_368))(3(d_383_376))(3(d_391_384))(3(d_399_392))(3(d_407_400))(3(d_415_408))(3(d_423_416))(3(d_431_424))(3(d_439_432))(3(d_447_440))(3(d_455_448))(3(d_463_456))(3(d_471_464))(3(d_479_472))(3(d_487_480))(3(d_495_488))(3(d_503_496))(3(d_511_504))(6)))))
		)
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (1 STD_LOGIC_VECTOR)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_static
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
	)
	(_model . Mp 5 -1)
)
I 000055 55 751           1499229524769 comportamental
(_unit VHDL (mux_2x1_32b 0 4(comportamental 0 10))
	(_version vd0)
	(_time 1499229524770 2017.07.05 01:38:44)
	(_source (\./../src/mux_2x1_32b.vhd\))
	(_parameters tan)
	(_code f4a4f2a5f5a2a8e1a2a4e6afadf7f5f1a2f7f7f7f6)
	(_ent
		(_time 1499229524767)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 5(_array -1 ((_dto i 31 i 0)))))
		(_port (_int E1 0 0 5(_ent(_in))))
		(_port (_int E2 0 0 5(_ent(_in))))
		(_port (_int sel -1 0 6(_ent(_in))))
		(_port (_int S 0 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment (_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . comportamental 1 -1)
)
I 000055 55 747           1499229524793 comportamental
(_unit VHDL (mux_2x1_5b 0 5(comportamental 0 11))
	(_version vd0)
	(_time 1499229524794 2017.07.05 01:38:44)
	(_source (\./../src/mux_2x1_5b.vhd\))
	(_parameters tan)
	(_code 04540303055258115253165f5d0705015207010206)
	(_ent
		(_time 1499229524791)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1 ((_dto i 4 i 0)))))
		(_port (_int E0 0 0 6(_ent(_in))))
		(_port (_int E1 0 0 6(_ent(_in))))
		(_port (_int sel -1 0 7(_ent(_in))))
		(_port (_int S 0 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment (_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . comportamental 1 -1)
)
I 000055 55 3846          1499229524828 comportamental
(_unit VHDL (mc 0 5(comportamental 0 13))
	(_version vd0)
	(_time 1499229524829 2017.07.05 01:38:44)
	(_source (\./../src/mc.vhd\))
	(_parameters tan)
	(_code 237324272374233522776779712577252025772520)
	(_ent
		(_time 1499229524826)
	)
	(_object
		(_port (_int CLK -1 0 7(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1 ((_dto i 4 i 0)))))
		(_port (_int Estd 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{29~downto~0}~12 0 9(_array -1 ((_dto i 29 i 0)))))
		(_port (_int MicroInst 1 0 9(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{29~downto~0}~13 0 14(_array -1 ((_dto i 29 i 0)))))
		(_type (_int memoria 0 14(_array 2 ((_to i 0 i 31)))))
		(_sig (_int mem 3 0 15(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__17(_arch 0 0 17(_assignment (_trgt(3(0))))))
			(line__18(_arch 1 0 18(_assignment (_trgt(3(1))))))
			(line__19(_arch 2 0 19(_assignment (_trgt(3(2))))))
			(line__20(_arch 3 0 20(_assignment (_trgt(3(3))))))
			(line__21(_arch 4 0 21(_assignment (_trgt(3(4))))))
			(line__22(_arch 5 0 22(_assignment (_trgt(3(5))))))
			(line__23(_arch 6 0 23(_assignment (_trgt(3(6))))))
			(line__24(_arch 7 0 24(_assignment (_trgt(3(7))))))
			(line__25(_arch 8 0 25(_assignment (_trgt(3(8))))))
			(line__26(_arch 9 0 26(_assignment (_trgt(3(9))))))
			(line__27(_arch 10 0 27(_assignment (_trgt(3(10))))))
			(line__28(_arch 11 0 28(_assignment (_trgt(3(11))))))
			(line__29(_arch 12 0 29(_assignment (_trgt(3(12))))))
			(line__30(_arch 13 0 30(_assignment (_trgt(3(13))))))
			(line__31(_arch 14 0 31(_assignment (_trgt(3(14))))))
			(line__32(_arch 15 0 32(_assignment (_trgt(3(15))))))
			(line__33(_arch 16 0 33(_assignment (_trgt(3(16))))))
			(line__34(_arch 17 0 34(_assignment (_trgt(3(17))))))
			(line__35(_arch 18 0 35(_assignment (_trgt(3(18))))))
			(line__36(_arch 19 0 36(_assignment (_trgt(3(19))))))
			(line__37(_arch 20 0 37(_assignment (_trgt(3(20))))))
			(line__38(_arch 21 0 38(_assignment (_trgt(3(21))))))
			(line__39(_arch 22 0 39(_prcs (_trgt(2))(_sens(0)(1)(3))(_dssslsensitivity 1)(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 50463234 33686018 33686018 33686018 33686018 33686018 514)
		(33686274 33751554 33686018 33686019 33686018 33686018 33751554 770)
		(33686019 50463234 33686018 33686019 33686018 33686018 33686274 514)
		(33751810 50463234 50463234 33686019 33686018 33686275 33686019 515)
		(33751810 50463234 33751554 33686018 33686018 33686274 50463234 515)
		(33686018 50463234 33686018 33686019 33686018 50463234 33686019 514)
		(33686018 50463234 33686018 33686019 33686018 33686274 33686019 514)
		(33686018 50463234 33686018 50528771 33686018 50463234 33686019 514)
		(33686018 50463234 33686018 33686019 33686019 50463234 33686019 514)
		(33686018 50463234 33686018 50463235 33686018 50463234 33686019 514)
		(33686018 50463234 33686018 50463235 33686019 50463234 33686019 514)
		(33686018 50463234 33686018 33751555 33686018 50463234 33686019 514)
		(33686018 50463234 33686018 33751555 33686018 50463490 33686019 514)
		(33686018 50463234 33686018 33751555 33686019 50463234 33686019 514)
		(33751554 50529027 33686018 33686019 33686019 33686018 33686018 514)
		(33751554 50463234 33686018 33686019 33686274 33686018 33686274 514)
		(33751554 50463234 33686019 33686019 33686019 33686018 33686018 514)
		(33686018 50463234 33686018 33686019 33751554 33686018 33686274 514)
		(50463234 33686274 33751555 33686018 50463234 33751554 33686019 514)
		(33686018 50463234 33686018 33686019 33751810 33686018 33686274 514)
	)
	(_model . comportamental 23 -1)
)
I 000051 55 9958          1499229524857 estrutural
(_unit VHDL (hierarq_estrut 0 4(estrutural 0 20))
	(_version vd0)
	(_time 1499229524858 2017.07.05 01:38:44)
	(_source (\./../src/hierarq_mem.vhd\))
	(_parameters tan)
	(_code 421219404915135549125319114543471444474541)
	(_ent
		(_time 1499229524854)
	)
	(_comp
		(Cache_Inst
			(_object
				(_gen (_int Tacesso -2 0 47(_ent((ns 4617315517961601024)))))
				(_port (_int menable -1 0 50(_ent (_in))))
				(_port (_int Ender 6 0 51(_ent (_in))))
				(_port (_int Dados_from_mem 7 0 52(_ent (_in))))
				(_port (_int W -1 0 53(_ent (_in))))
				(_port (_int Dados_cache 8 0 54(_ent (_out))))
				(_port (_int Hit -1 0 55(_ent (_out))))
				(_port (_int ReadyMI -1 0 56(_ent (_out))))
			)
		)
		(UC_CACHEI
			(_object
				(_port (_int CLK -1 0 81(_ent (_in))))
				(_port (_int HitI -1 0 82(_ent (_in))))
				(_port (_int MenableProc -1 0 83(_ent (_in))))
				(_port (_int ReadyMI -1 0 84(_ent (_in))))
				(_port (_int ReadyMEM -1 0 85(_ent (_in))))
				(_port (_int MenableI -1 0 86(_ent (_out))))
				(_port (_int RWI -1 0 87(_ent (_out))))
				(_port (_int MenableMem -1 0 88(_ent (_out))))
				(_port (_int ReadyIProc -1 0 89(_ent (_out))))
			)
		)
		(Cache_dados
			(_object
				(_gen (_int Tacesso -2 0 26(_ent((ns 4617315517961601024)))))
				(_port (_int menable -1 0 29(_ent (_in))))
				(_port (_int OvfI -1 0 30(_ent (_in))))
				(_port (_int RW -1 0 31(_ent (_in))))
				(_port (_int RW_mem -1 0 32(_ent (_in))))
				(_port (_int Ender 3 0 33(_ent (_in))))
				(_port (_int Dados_entrada 4 0 34(_ent (_in))))
				(_port (_int Dados_mem 5 0 35(_ent (_in))))
				(_port (_int Dados_buffer 5 0 36(_ent (_out))))
				(_port (_int Ender_buffer 3 0 37(_ent (_out))))
				(_port (_int Dados_saida 4 0 38(_ent (_out))))
				(_port (_int Hit -1 0 39(_ent (_out))))
				(_port (_int OvfO -1 0 40(_ent (_out))))
				(_port (_int ReadyMD -1 0 41(_ent (_out))))
			)
		)
		(UC_CACHED
			(_object
				(_port (_int CLK -1 0 95(_ent (_in))))
				(_port (_int HitD -1 0 96(_ent (_in))))
				(_port (_int RWDP -1 0 97(_ent (_in))))
				(_port (_int MenableDProc -1 0 98(_ent (_in))))
				(_port (_int ReadyMD -1 0 99(_ent (_in))))
				(_port (_int OvfO -1 0 100(_ent (_in))))
				(_port (_int ReadyMEM -1 0 101(_ent (_in))))
				(_port (_int RWD -1 0 102(_ent (_out))))
				(_port (_int MenableD -1 0 103(_ent (_out))))
				(_port (_int ReadyDProc -1 0 104(_ent (_out))))
				(_port (_int RWDM -1 0 105(_ent (_out))))
				(_port (_int RWM -1 0 106(_ent (_out))))
				(_port (_int OvfI -1 0 107(_ent (_out))))
				(_port (_int MenableMEM -1 0 108(_ent (_out))))
			)
		)
		(Mp
			(_object
				(_gen (_int BE -3 0 62(_ent((i 16)))))
				(_gen (_int BP -3 0 63(_ent((i 32)))))
				(_gen (_int Tz -2 0 64(_ent((ns 4609434218613702656)))))
				(_gen (_int Twrite -2 0 65(_ent((ns 4636737291354636288)))))
				(_gen (_int Tsetup -2 0 66(_ent((ns 4607182418800017408)))))
				(_gen (_int Tread -2 0 67(_ent((ns 4636737291354636288)))))
				(_port (_int enable -1 0 70(_ent (_in))))
				(_port (_int rw -1 0 71(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~13 0 72(_array -1 ((_dto c 2 i 0)))))
				(_port (_int ender 16 0 72(_ent (_in))))
				(_port (_int dado 9 0 73(_ent (_in))))
				(_port (_int pronto -1 0 74(_ent (_out))))
				(_port (_int dadoOut 9 0 75(_ent (_out))))
			)
		)
		(UC_MP
			(_object
				(_port (_int CLK -1 0 114(_ent (_in))))
				(_port (_int MenableD -1 0 115(_ent (_in))))
				(_port (_int MenableI -1 0 116(_ent (_in))))
				(_port (_int OvfO -1 0 117(_ent (_in))))
				(_port (_int Sel 10 0 118(_ent (_out))))
			)
		)
		(Mux_2x1_1b
			(_object
				(_port (_int E0 -1 0 134(_ent (_in))))
				(_port (_int E1 -1 0 134(_ent (_in))))
				(_port (_int sel -1 0 135(_ent (_in))))
				(_port (_int S -1 0 136(_ent (_out))))
			)
		)
		(Mux_4x1_16b
			(_object
				(_port (_int E0 11 0 124(_ent (_in))))
				(_port (_int E1 11 0 125(_ent (_in))))
				(_port (_int E2 11 0 126(_ent (_in))))
				(_port (_int E3 11 0 127(_ent (_in))))
				(_port (_int sel 12 0 128(_ent (_in))))
				(_port (_int S 11 0 129(_ent (_out))))
			)
		)
	)
	(_inst CI 0 150(_comp Cache_Inst)
		(_port
			((menable)(MeI))
			((Ender)(EnderI))
			((Dados_from_mem)(DadosMem))
			((W)(RWI))
			((Dados_cache)(DadosOutI))
			((Hit)(HitI))
			((ReadyMI)(RdCI))
		)
		(_use (_ent . Cache_Inst)
		)
	)
	(_inst UCI 0 151(_comp UC_CACHEI)
		(_port
			((CLK)(CLK))
			((HitI)(HitI))
			((MenableProc)(MenablePI))
			((ReadyMI)(RdCI))
			((ReadyMEM)(RdM))
			((MenableI)(MeI))
			((RWI)(RWI))
			((MenableMem)(MeMI))
			((ReadyIProc)(ReadyI))
		)
		(_use (_ent . UC_CACHEI)
		)
	)
	(_inst CD 0 152(_comp Cache_dados)
		(_port
			((menable)(MeD))
			((OvfI)(OvfI))
			((RW)(RWD))
			((RW_mem)(RWD_M))
			((Ender)(EnderD))
			((Dados_entrada)(DadosInD))
			((Dados_mem)(DadosMem))
			((Dados_buffer)(DadosBuffer))
			((Ender_buffer)(EnderBuffer))
			((Dados_saida)(DadosOutD))
			((Hit)(HitD))
			((OvfO)(OvfO))
			((ReadyMD)(RdCD))
		)
		(_use (_ent . Cache_dados)
		)
	)
	(_inst UCD 0 153(_comp UC_CACHED)
		(_port
			((CLK)(CLK))
			((HitD)(HitD))
			((RWDP)(RWDP))
			((MenableDProc)(MenablePD))
			((ReadyMD)(RdCD))
			((OvfO)(OvfO))
			((ReadyMEM)(RdM))
			((RWD)(RWD))
			((MenableD)(MeD))
			((ReadyDProc)(ReadyD))
			((RWDM)(RWD_M))
			((RWM)(RWM))
			((OvfI)(OvfI))
			((MenableMEM)(MeMD))
		)
		(_use (_ent . UC_CACHED)
		)
	)
	(_inst M_p 0 154(_comp Mp)
		(_port
			((enable)(MeM))
			((rw)(RWM))
			((ender)(EnderM))
			((dado)(DadosBuffer))
			((pronto)(RdM))
			((dadoOut)(DadosMem))
		)
		(_use (_ent . Mp)
			(_port
				((enable)(enable))
				((rw)(rw))
				((ender)(ender))
				((dado)(dado))
				((pronto)(pronto))
				((dadoOut)(dadoOut))
			)
		)
	)
	(_inst UCMP 0 155(_comp UC_MP)
		(_port
			((CLK)(CLK))
			((MenableD)(MeMD))
			((MenableI)(MeMI))
			((OvfO)(OvfO))
			((Sel)(Sel))
		)
		(_use (_ent . UC_MP)
		)
	)
	(_inst MuxMe 0 157(_comp Mux_2x1_1b)
		(_port
			((E0)(MeMI))
			((E1)(MeMD))
			((sel)(Sel(0)))
			((S)(MeM))
		)
		(_use (_ent . Mux_2x1_1b)
		)
	)
	(_inst MuxEnd 0 158(_comp Mux_4x1_16b)
		(_port
			((E0)(EnderMI))
			((E1)(EnderMD))
			((E2)(_string \"0000000000000000"\))
			((E3)(EnderBuffer))
			((sel)(Sel))
			((S)(EnderM))
		)
		(_use (_ent . Mux_4x1_16b)
			(_port
				((E0)(E0))
				((E1)(E1))
				((E2)(E2))
				((E3)(E3))
				((sel)(sel))
				((S)(S))
			)
		)
	)
	(_object
		(_port (_int CLK -1 0 6(_ent(_in))))
		(_port (_int RWDP -1 0 7(_ent(_in))))
		(_port (_int MenablePD -1 0 8(_ent(_in))))
		(_port (_int MenablePI -1 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1 ((_dto i 15 i 0)))))
		(_port (_int EnderD 0 0 10(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 11(_array -1 ((_dto i 31 i 0)))))
		(_port (_int DadosInD 1 0 11(_ent(_in))))
		(_port (_int EnderI 0 0 12(_ent(_in))))
		(_port (_int ReadyD -1 0 13(_ent(_out))))
		(_port (_int ReadyI -1 0 14(_ent(_out))))
		(_port (_int DadosOutD 1 0 15(_ent(_out))))
		(_port (_int DadosOutI 1 0 16(_ent(_out))))
		(_type (_int STATE 0 22(_enum1 i missd rhitd whitd rdd mprdyd ibuff rhitdbuff whitdbuff rddbuff (_to i 0 i 9))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 33(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 34(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{511~downto~0}~13 0 35(_array -1 ((_dto i 511 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 51(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{511~downto~0}~134 0 52(_array -1 ((_dto i 511 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 54(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{511~downto~0}~138 0 73(_array -1 ((_dto i 511 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 118(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 124(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 128(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int MeI -1 0 139(_arch(_uni))))
		(_sig (_int RWI -1 0 139(_arch(_uni))))
		(_sig (_int HitI -1 0 139(_arch(_uni))))
		(_sig (_int RdCI -1 0 139(_arch(_uni))))
		(_sig (_int MeD -1 0 140(_arch(_uni))))
		(_sig (_int OvfI -1 0 140(_arch(_uni))))
		(_sig (_int RWD -1 0 140(_arch(_uni))))
		(_sig (_int RWD_M -1 0 140(_arch(_uni))))
		(_sig (_int HitD -1 0 140(_arch(_uni))))
		(_sig (_int OvfO -1 0 140(_arch(_uni))))
		(_sig (_int RdCD -1 0 140(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 141(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int EnderBuffer 13 0 141(_arch(_uni))))
		(_sig (_int EnderM 13 0 141(_arch(_uni))))
		(_sig (_int EnderMI 13 0 141(_arch(_uni))))
		(_sig (_int EnderMD 13 0 141(_arch(_uni))))
		(_sig (_int MeM -1 0 142(_arch(_uni))))
		(_sig (_int MeMI -1 0 142(_arch(_uni))))
		(_sig (_int MeMD -1 0 142(_arch(_uni))))
		(_sig (_int RWM -1 0 142(_arch(_uni))))
		(_sig (_int RdM -1 0 142(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{511~downto~0}~1316 0 143(_array -1 ((_dto i 511 i 0)))))
		(_sig (_int DadosMem 14 0 143(_arch(_uni))))
		(_sig (_int DadosBuffer 14 0 143(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~1318 0 144(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int Sel 15 0 144(_arch(_uni))))
		(_prcs
			(line__147(_arch 0 0 147(_assignment (_trgt(24))(_sens(6(d_15_6))))))
			(line__148(_arch 1 0 148(_assignment (_trgt(25))(_sens(4(d_15_6))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.TIME (1 TIME)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 514)
	)
	(_model . estrutural 3 -1)
)
I 000055 55 1089          1499229524883 comportamental
(_unit VHDL (mux_8x1_32b 0 4(comportamental 0 19))
	(_version vd0)
	(_time 1499229524884 2017.07.05 01:38:44)
	(_source (\./../src/mux_8x1_32b.vhd\))
	(_parameters tan)
	(_code 6232656365343e7736637a393b6163673461616160)
	(_ent
		(_time 1499229524881)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1 ((_dto i 31 i 0)))))
		(_port (_int E0 0 0 6(_ent(_in))))
		(_port (_int E1 0 0 7(_ent(_in))))
		(_port (_int E2 0 0 8(_ent(_in))))
		(_port (_int E3 0 0 9(_ent(_in))))
		(_port (_int E4 0 0 10(_ent(_in))))
		(_port (_int E5 0 0 11(_ent(_in))))
		(_port (_int E6 0 0 12(_ent(_in))))
		(_port (_int E7 0 0 13(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 14(_array -1 ((_dto i 2 i 0)))))
		(_port (_int sel 1 0 14(_ent(_in))))
		(_port (_int S 0 0 15(_ent(_out))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs (_simple)(_trgt(9))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . comportamental 1 -1)
)
I 000051 55 7525          1499229524942 estrutural
(_unit VHDL (carimbo_uc 0 4(estrutural 0 28))
	(_version vd0)
	(_time 1499229524943 2017.07.05 01:38:44)
	(_source (\./../src/carimbo_uc.vhd\))
	(_parameters tan)
	(_code a0f0f0f7a1f6f6b6aea6e4faf3a6f6a5f6a7a5a6a3)
	(_ent
		(_time 1499229524940)
	)
	(_comp
		(MC
			(_object
				(_port (_int CLK -1 0 32(_ent (_in))))
				(_port (_int Estd 3 0 33(_ent (_in))))
				(_port (_int MicroInst 4 0 34(_ent (_out))))
			)
		)
		(MaPROM_cop
			(_object
				(_port (_int CLK -1 0 48(_ent (_in))))
				(_port (_int cop 7 0 49(_ent (_in))))
				(_port (_int Lcop 8 0 50(_ent (_out))))
			)
		)
		(MaPROM_funct
			(_object
				(_port (_int CLK -1 0 40(_ent (_in))))
				(_port (_int cop 5 0 41(_ent (_in))))
				(_port (_int Lcop 6 0 42(_ent (_out))))
			)
		)
		(Mux_4x1_1b
			(_object
				(_port (_int E0 -1 0 56(_ent (_in))))
				(_port (_int E1 -1 0 57(_ent (_in))))
				(_port (_int E2 -1 0 58(_ent (_in))))
				(_port (_int E3 -1 0 59(_ent (_in))))
				(_port (_int sel 9 0 60(_ent (_in))))
				(_port (_int S -1 0 61(_ent (_out))))
			)
		)
		(Mux_2x1_5b
			(_object
				(_port (_int E0 10 0 66(_ent (_in))))
				(_port (_int E1 10 0 66(_ent (_in))))
				(_port (_int sel -1 0 67(_ent (_in))))
				(_port (_int S 10 0 68(_ent (_out))))
			)
		)
		(RE
			(_object
				(_port (_int CLK -1 0 73(_ent (_in))))
				(_port (_int Reset -1 0 74(_ent (_in))))
				(_port (_int D 11 0 75(_ent (_in))))
				(_port (_int S 11 0 76(_ent (_out))))
			)
		)
	)
	(_inst M_C 0 104(_comp MC)
		(_port
			((CLK)(CLK))
			((Estd)(Estd))
			((MicroInst)(MicroInst))
		)
		(_use (_ent . MC)
		)
	)
	(_inst MaPROMcop 0 105(_comp MaPROM_cop)
		(_port
			((CLK)(CLK))
			((cop)(Cop))
			((Lcop)(Lcop))
		)
		(_use (_ent . MaPROM_cop)
		)
	)
	(_inst MaPROMfunct 0 106(_comp MaPROM_funct)
		(_port
			((CLK)(CLK))
			((cop)(Funct))
			((Lcop)(Lfunct))
		)
		(_use (_implicit)
			(_port
				((CLK)(CLK))
				((cop)(cop))
				((Lcop)(Lcop))
			)
		)
	)
	(_inst MuxIn 0 107(_comp Mux_4x1_1b)
		(_port
			((E0)(Start))
			((E1)(Zero))
			((E2)(HitI))
			((E3)(HitD))
			((sel)(Teste))
			((S)(SelVF))
		)
		(_use (_ent . Mux_4x1_1b)
		)
	)
	(_inst MuxMap 0 108(_comp Mux_2x1_5b)
		(_port
			((E0)(Lfunct))
			((E1)(Lcop))
			((sel)(InstType))
			((S)(LInst))
		)
		(_use (_ent . Mux_2x1_5b)
		)
	)
	(_inst MuxVF 0 109(_comp Mux_2x1_5b)
		(_port
			((E0)(Lf))
			((E1)(Lv))
			((sel)(SelVF))
			((S)(Lvf))
		)
		(_use (_ent . Mux_2x1_5b)
		)
	)
	(_inst MuxE 0 110(_comp Mux_2x1_5b)
		(_port
			((E0)(Lvf))
			((E1)(LInst))
			((sel)(Decode))
			((S)(NextEstd))
		)
		(_use (_ent . Mux_2x1_5b)
		)
	)
	(_inst R_E 0 111(_comp RE)
		(_port
			((CLK)(CLK))
			((Reset)(Reset))
			((D)(NextEstd))
			((S)(Estd))
		)
		(_use (_ent . RE)
		)
	)
	(_object
		(_port (_int CLK -1 0 6(_ent(_in))))
		(_port (_int Reset -1 0 7(_ent(_in))))
		(_port (_int HitD -1 0 8(_ent(_in))))
		(_port (_int HitI -1 0 9(_ent(_in))))
		(_port (_int Zero -1 0 10(_ent(_in))))
		(_port (_int Start -1 0 11(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 12(_array -1 ((_dto i 5 i 0)))))
		(_port (_int Funct 0 0 12(_ent(_in))))
		(_port (_int Cop 0 0 13(_ent(_in))))
		(_port (_int rw -1 0 14(_ent(_out))))
		(_port (_int menableD -1 0 15(_ent(_out))))
		(_port (_int menableI -1 0 16(_ent(_out))))
		(_port (_int ce_ri -1 0 17(_ent(_out))))
		(_port (_int ce_pc -1 0 18(_ent(_out))))
		(_port (_int RegWrite -1 0 19(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 20(_array -1 ((_dto i 1 i 0)))))
		(_port (_int RegDest 1 0 20(_ent(_out))))
		(_port (_int ALUSrc -1 0 21(_ent(_out))))
		(_port (_int MemtoReg 1 0 22(_ent(_out))))
		(_port (_int Branch 1 0 23(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 24(_array -1 ((_dto i 3 i 0)))))
		(_port (_int ALUop 2 0 24(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 33(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{29~downto~0}~13 0 34(_array -1 ((_dto i 29 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 41(_array -1 ((_dto i 5 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 42(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~134 0 49(_array -1 ((_dto i 5 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~136 0 50(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 60(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~138 0 66(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 75(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 80(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int NextEstd 12 0 80(_arch(_uni))))
		(_sig (_int Estd 12 0 80(_arch(_uni))))
		(_sig (_int Lv 12 0 80(_arch(_uni))))
		(_sig (_int Lf 12 0 80(_arch(_uni))))
		(_sig (_int Lcop 12 0 80(_arch(_uni))))
		(_sig (_int Lfunct 12 0 80(_arch(_uni))))
		(_sig (_int LInst 12 0 80(_arch(_uni))))
		(_sig (_int Lvf 12 0 80(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{29~downto~0}~1314 0 81(_array -1 ((_dto i 29 i 0)))))
		(_sig (_int MicroInst 13 0 81(_arch(_uni))))
		(_sig (_int SelVF -1 0 82(_arch(_uni))))
		(_sig (_int Decode -1 0 82(_arch(_uni))))
		(_sig (_int InstType -1 0 82(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~1316 0 83(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int Teste 14 0 83(_arch(_uni))))
		(_prcs
			(line__86(_arch 0 0 86(_assignment (_trgt(30))(_sens(7(5))(7(4))(7(3))(7(2))(7(1))(7(0))))))
			(line__87(_arch 1 0 87(_assignment (_alias((menableI)(MicroInst(0))))(_simpleassign BUF)(_trgt(10))(_sens(27(0))))))
			(line__88(_arch 2 0 88(_assignment (_alias((menableD)(MicroInst(1))))(_simpleassign BUF)(_trgt(9))(_sens(27(1))))))
			(line__89(_arch 3 0 89(_assignment (_alias((rw)(MicroInst(2))))(_simpleassign BUF)(_trgt(8))(_sens(27(2))))))
			(line__90(_arch 4 0 90(_assignment (_alias((ce_ri)(MicroInst(3))))(_simpleassign BUF)(_trgt(11))(_sens(27(3))))))
			(line__91(_arch 5 0 91(_assignment (_alias((ce_pc)(MicroInst(4))))(_simpleassign BUF)(_trgt(12))(_sens(27(4))))))
			(line__92(_arch 6 0 92(_assignment (_alias((RegWrite)(MicroInst(5))))(_simpleassign BUF)(_trgt(13))(_sens(27(5))))))
			(line__93(_arch 7 0 93(_assignment (_alias((RegDest)(MicroInst(d_7_6))))(_trgt(14))(_sens(27(d_7_6))))))
			(line__94(_arch 8 0 94(_assignment (_alias((ALUSrc)(MicroInst(8))))(_simpleassign BUF)(_trgt(15))(_sens(27(8))))))
			(line__95(_arch 9 0 95(_assignment (_alias((MemtoReg)(MicroInst(d_10_9))))(_trgt(16))(_sens(27(d_10_9))))))
			(line__96(_arch 10 0 96(_assignment (_alias((Branch)(MicroInst(d_12_11))))(_trgt(17))(_sens(27(d_12_11))))))
			(line__97(_arch 11 0 97(_assignment (_alias((ALUop)(MicroInst(d_16_13))))(_trgt(18))(_sens(27(d_16_13))))))
			(line__99(_arch 12 0 99(_assignment (_alias((Lf)(MicroInst(d_21_17))))(_trgt(22))(_sens(27(d_21_17))))))
			(line__100(_arch 13 0 100(_assignment (_alias((Lv)(MicroInst(d_26_22))))(_trgt(21))(_sens(27(d_26_22))))))
			(line__101(_arch 14 0 101(_assignment (_alias((Teste)(MicroInst(d_28_27))))(_trgt(31))(_sens(27(d_28_27))))))
			(line__102(_arch 15 0 102(_assignment (_alias((Decode)(MicroInst(29))))(_simpleassign BUF)(_trgt(29))(_sens(27(29))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . estrutural 16 -1)
)
I 000051 55 3952          1499229524986 estrutural
(_unit VHDL (carimbo_tb 0 4(estrutural 0 7))
	(_version vd0)
	(_time 1499229524987 2017.07.05 01:38:44)
	(_source (\./../src/carimbo_tb.vhd\))
	(_parameters tan)
	(_code cf9f9f9a989999d9c6c8cfcbdd95c8ca99c8cbc9cdc9cc)
	(_ent
		(_time 1499229524969)
	)
	(_comp
		(Carimbo_UC
			(_object
				(_port (_int CLK -1 0 11(_ent (_in))))
				(_port (_int Reset -1 0 12(_ent (_in))))
				(_port (_int HitD -1 0 13(_ent (_in))))
				(_port (_int HitI -1 0 14(_ent (_in))))
				(_port (_int Zero -1 0 15(_ent (_in))))
				(_port (_int Start -1 0 16(_ent (_in))))
				(_port (_int Funct 0 0 17(_ent (_in))))
				(_port (_int Cop 0 0 18(_ent (_in))))
				(_port (_int rw -1 0 19(_ent (_out))))
				(_port (_int menable -1 0 20(_ent (_out))))
				(_port (_int ce_ri -1 0 21(_ent (_out))))
				(_port (_int ce_pc -1 0 22(_ent (_out))))
				(_port (_int RegWrite -1 0 23(_ent (_out))))
				(_port (_int RegDest 1 0 24(_ent (_out))))
				(_port (_int ALUSrc -1 0 25(_ent (_out))))
				(_port (_int MemtoReg 1 0 26(_ent (_out))))
				(_port (_int Branch 1 0 27(_ent (_out))))
				(_port (_int ALUop 2 0 28(_ent (_out))))
			)
		)
	)
	(_inst M1 0 52(_comp Carimbo_UC)
		(_port
			((CLK)(CLK))
			((Reset)(Reset))
			((HitD)(HitD))
			((HitI)(HitI))
			((Zero)(Zero))
			((Start)(Start))
			((Funct)(Funct))
			((Cop)(Cop))
			((rw)(rw))
			((menable)(menable))
			((ce_ri)(ce_ri))
			((ce_pc)(ce_pc))
			((RegWrite)(RegWrite))
			((RegDest)(RegDest))
			((ALUSrc)(ALUSrc))
			((MemtoReg)(MemtoReg))
			((Branch)(Branch))
			((ALUop)(ALUop))
		)
		(_use (_implicit)
			(_port
				((CLK)(CLK))
				((Reset)(Reset))
				((HitD)(HitD))
				((HitI)(HitI))
				((Zero)(Zero))
				((Start)(Start))
				((Funct)(Funct))
				((Cop)(Cop))
				((rw)(rw))
				((menable)(menable))
				((ce_ri)(ce_ri))
				((ce_pc)(ce_pc))
				((RegWrite)(RegWrite))
				((RegDest)(RegDest))
				((ALUSrc)(ALUSrc))
				((MemtoReg)(MemtoReg))
				((Branch)(Branch))
				((ALUop)(ALUop))
			)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 17(_array -1 ((_dto i 5 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 24(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 28(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int CLK -1 0 32(_arch(_uni((i 2))))))
		(_sig (_int Reset -1 0 33(_arch(_uni((i 2))))))
		(_sig (_int HitD -1 0 34(_arch(_uni((i 2))))))
		(_sig (_int HitI -1 0 35(_arch(_uni((i 2))))))
		(_sig (_int Zero -1 0 36(_arch(_uni((i 2))))))
		(_sig (_int Start -1 0 37(_arch(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 38(_array -1 ((_dto i 5 i 0)))))
		(_sig (_int Funct 3 0 38(_arch(_uni((_others(i 2)))))))
		(_sig (_int Cop 3 0 39(_arch(_uni((_others(i 2)))))))
		(_sig (_int rw -1 0 40(_arch(_uni))))
		(_sig (_int menable -1 0 41(_arch(_uni))))
		(_sig (_int ce_ri -1 0 42(_arch(_uni))))
		(_sig (_int ce_pc -1 0 43(_arch(_uni))))
		(_sig (_int RegWrite -1 0 44(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 45(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int RegDest 4 0 45(_arch(_uni))))
		(_sig (_int ALUSrc -1 0 46(_arch(_uni))))
		(_sig (_int MemtoReg 4 0 47(_arch(_uni))))
		(_sig (_int Branch 4 0 48(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 49(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int ALUop 5 0 49(_arch(_uni))))
		(_prcs
			(line__53(_arch 0 0 53(_prcs (_wait_for)(_trgt(0)(1)(2)(3)(4)(5)(6)(7)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 514)
		(33751554 514)
		(33686019 514)
		(33686019 770)
		(33686019 515)
		(50463235 514)
		(50463235 770)
		(33751555 515)
		(33686018 515)
		(33686018 771)
		(50463234 514)
		(50463234 770)
		(33751554 515)
		(33686019 771)
		(33751555 771)
		(50529027 771)
	)
	(_model . estrutural 1 -1)
)
I 000055 55 1740          1499229525055 comportamental
(_unit VHDL (maprom_funct 0 5(comportamental 0 13))
	(_version vd0)
	(_time 1499229525056 2017.07.05 01:38:45)
	(_source (\./../src/maprom_funct.vhd\))
	(_parameters tan)
	(_code 0e5e0e085a585a190d5c48540b0b580808090b085b)
	(_ent
		(_time 1499229525053)
	)
	(_object
		(_port (_int CLK -1 0 7(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8(_array -1 ((_dto i 5 i 0)))))
		(_port (_int cop 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 9(_array -1 ((_dto i 4 i 0)))))
		(_port (_int Lcop 1 0 9(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 14(_array -1 ((_dto i 4 i 0)))))
		(_type (_int memoria 0 14(_array 2 ((_to i 0 i 63)))))
		(_sig (_int mem 3 0 15(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__17(_arch 0 0 17(_assignment (_trgt(3(0))))))
			(line__18(_arch 1 0 18(_assignment (_trgt(3(8))))))
			(line__19(_arch 2 0 19(_assignment (_trgt(3(32))))))
			(line__20(_arch 3 0 20(_assignment (_trgt(3(33))))))
			(line__21(_arch 4 0 21(_assignment (_trgt(3(34))))))
			(line__22(_arch 5 0 22(_assignment (_trgt(3(36))))))
			(line__23(_arch 6 0 23(_assignment (_trgt(3(37))))))
			(line__24(_arch 7 0 24(_assignment (_trgt(3(42))))))
			(line__25(_arch 8 0 25(_prcs (_trgt(2))(_sens(0)(1)(3))(_dssslsensitivity 1)(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33751810 3)
		(33751555 3)
		(33751554 3)
		(50528770 3)
		(33686274 2)
		(33686274 3)
		(50463490 2)
		(50463490 3)
	)
	(_model . comportamental 9 -1)
)
I 000051 55 7462          1499229525646 estrutural
(_unit VHDL (carimbo_uc 0 4(estrutural 0 28))
	(_version vd0)
	(_time 1499229525647 2017.07.05 01:38:45)
	(_source (\./../src/carimbo_uc.vhd\))
	(_parameters tan)
	(_code 5f0f0a5c0809094951591b050c59095a09585a595c)
	(_ent
		(_time 1499229524939)
	)
	(_comp
		(MC
			(_object
				(_port (_int CLK -1 0 32(_ent (_in))))
				(_port (_int Estd 3 0 33(_ent (_in))))
				(_port (_int MicroInst 4 0 34(_ent (_out))))
			)
		)
		(MaPROM_cop
			(_object
				(_port (_int CLK -1 0 48(_ent (_in))))
				(_port (_int cop 7 0 49(_ent (_in))))
				(_port (_int Lcop 8 0 50(_ent (_out))))
			)
		)
		(MaPROM_funct
			(_object
				(_port (_int CLK -1 0 40(_ent (_in))))
				(_port (_int cop 5 0 41(_ent (_in))))
				(_port (_int Lcop 6 0 42(_ent (_out))))
			)
		)
		(Mux_4x1_1b
			(_object
				(_port (_int E0 -1 0 56(_ent (_in))))
				(_port (_int E1 -1 0 57(_ent (_in))))
				(_port (_int E2 -1 0 58(_ent (_in))))
				(_port (_int E3 -1 0 59(_ent (_in))))
				(_port (_int sel 9 0 60(_ent (_in))))
				(_port (_int S -1 0 61(_ent (_out))))
			)
		)
		(Mux_2x1_5b
			(_object
				(_port (_int E0 10 0 66(_ent (_in))))
				(_port (_int E1 10 0 66(_ent (_in))))
				(_port (_int sel -1 0 67(_ent (_in))))
				(_port (_int S 10 0 68(_ent (_out))))
			)
		)
		(RE
			(_object
				(_port (_int CLK -1 0 73(_ent (_in))))
				(_port (_int Reset -1 0 74(_ent (_in))))
				(_port (_int D 11 0 75(_ent (_in))))
				(_port (_int S 11 0 76(_ent (_out))))
			)
		)
	)
	(_inst M_C 0 104(_comp MC)
		(_port
			((CLK)(CLK))
			((Estd)(Estd))
			((MicroInst)(MicroInst))
		)
		(_use (_ent . MC)
		)
	)
	(_inst MaPROMcop 0 105(_comp MaPROM_cop)
		(_port
			((CLK)(CLK))
			((cop)(Cop))
			((Lcop)(Lcop))
		)
		(_use (_ent . MaPROM_cop)
		)
	)
	(_inst MaPROMfunct 0 106(_comp MaPROM_funct)
		(_port
			((CLK)(CLK))
			((cop)(Funct))
			((Lcop)(Lfunct))
		)
		(_use (_ent . MaPROM_funct)
		)
	)
	(_inst MuxIn 0 107(_comp Mux_4x1_1b)
		(_port
			((E0)(Start))
			((E1)(Zero))
			((E2)(HitI))
			((E3)(HitD))
			((sel)(Teste))
			((S)(SelVF))
		)
		(_use (_ent . Mux_4x1_1b)
		)
	)
	(_inst MuxMap 0 108(_comp Mux_2x1_5b)
		(_port
			((E0)(Lfunct))
			((E1)(Lcop))
			((sel)(InstType))
			((S)(LInst))
		)
		(_use (_ent . Mux_2x1_5b)
		)
	)
	(_inst MuxVF 0 109(_comp Mux_2x1_5b)
		(_port
			((E0)(Lf))
			((E1)(Lv))
			((sel)(SelVF))
			((S)(Lvf))
		)
		(_use (_ent . Mux_2x1_5b)
		)
	)
	(_inst MuxE 0 110(_comp Mux_2x1_5b)
		(_port
			((E0)(Lvf))
			((E1)(LInst))
			((sel)(Decode))
			((S)(NextEstd))
		)
		(_use (_ent . Mux_2x1_5b)
		)
	)
	(_inst R_E 0 111(_comp RE)
		(_port
			((CLK)(CLK))
			((Reset)(Reset))
			((D)(NextEstd))
			((S)(Estd))
		)
		(_use (_ent . RE)
		)
	)
	(_object
		(_port (_int CLK -1 0 6(_ent(_in))))
		(_port (_int Reset -1 0 7(_ent(_in))))
		(_port (_int HitD -1 0 8(_ent(_in))))
		(_port (_int HitI -1 0 9(_ent(_in))))
		(_port (_int Zero -1 0 10(_ent(_in))))
		(_port (_int Start -1 0 11(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 12(_array -1 ((_dto i 5 i 0)))))
		(_port (_int Funct 0 0 12(_ent(_in))))
		(_port (_int Cop 0 0 13(_ent(_in))))
		(_port (_int rw -1 0 14(_ent(_out))))
		(_port (_int menableD -1 0 15(_ent(_out))))
		(_port (_int menableI -1 0 16(_ent(_out))))
		(_port (_int ce_ri -1 0 17(_ent(_out))))
		(_port (_int ce_pc -1 0 18(_ent(_out))))
		(_port (_int RegWrite -1 0 19(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 20(_array -1 ((_dto i 1 i 0)))))
		(_port (_int RegDest 1 0 20(_ent(_out))))
		(_port (_int ALUSrc -1 0 21(_ent(_out))))
		(_port (_int MemtoReg 1 0 22(_ent(_out))))
		(_port (_int Branch 1 0 23(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 24(_array -1 ((_dto i 3 i 0)))))
		(_port (_int ALUop 2 0 24(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 33(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{29~downto~0}~13 0 34(_array -1 ((_dto i 29 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 41(_array -1 ((_dto i 5 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 42(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~134 0 49(_array -1 ((_dto i 5 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~136 0 50(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 60(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~138 0 66(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 75(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 80(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int NextEstd 12 0 80(_arch(_uni))))
		(_sig (_int Estd 12 0 80(_arch(_uni))))
		(_sig (_int Lv 12 0 80(_arch(_uni))))
		(_sig (_int Lf 12 0 80(_arch(_uni))))
		(_sig (_int Lcop 12 0 80(_arch(_uni))))
		(_sig (_int Lfunct 12 0 80(_arch(_uni))))
		(_sig (_int LInst 12 0 80(_arch(_uni))))
		(_sig (_int Lvf 12 0 80(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{29~downto~0}~1314 0 81(_array -1 ((_dto i 29 i 0)))))
		(_sig (_int MicroInst 13 0 81(_arch(_uni))))
		(_sig (_int SelVF -1 0 82(_arch(_uni))))
		(_sig (_int Decode -1 0 82(_arch(_uni))))
		(_sig (_int InstType -1 0 82(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~1316 0 83(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int Teste 14 0 83(_arch(_uni))))
		(_prcs
			(line__86(_arch 0 0 86(_assignment (_trgt(30))(_sens(7(5))(7(4))(7(3))(7(2))(7(1))(7(0))))))
			(line__87(_arch 1 0 87(_assignment (_alias((menableI)(MicroInst(0))))(_simpleassign BUF)(_trgt(10))(_sens(27(0))))))
			(line__88(_arch 2 0 88(_assignment (_alias((menableD)(MicroInst(1))))(_simpleassign BUF)(_trgt(9))(_sens(27(1))))))
			(line__89(_arch 3 0 89(_assignment (_alias((rw)(MicroInst(2))))(_simpleassign BUF)(_trgt(8))(_sens(27(2))))))
			(line__90(_arch 4 0 90(_assignment (_alias((ce_ri)(MicroInst(3))))(_simpleassign BUF)(_trgt(11))(_sens(27(3))))))
			(line__91(_arch 5 0 91(_assignment (_alias((ce_pc)(MicroInst(4))))(_simpleassign BUF)(_trgt(12))(_sens(27(4))))))
			(line__92(_arch 6 0 92(_assignment (_alias((RegWrite)(MicroInst(5))))(_simpleassign BUF)(_trgt(13))(_sens(27(5))))))
			(line__93(_arch 7 0 93(_assignment (_alias((RegDest)(MicroInst(d_7_6))))(_trgt(14))(_sens(27(d_7_6))))))
			(line__94(_arch 8 0 94(_assignment (_alias((ALUSrc)(MicroInst(8))))(_simpleassign BUF)(_trgt(15))(_sens(27(8))))))
			(line__95(_arch 9 0 95(_assignment (_alias((MemtoReg)(MicroInst(d_10_9))))(_trgt(16))(_sens(27(d_10_9))))))
			(line__96(_arch 10 0 96(_assignment (_alias((Branch)(MicroInst(d_12_11))))(_trgt(17))(_sens(27(d_12_11))))))
			(line__97(_arch 11 0 97(_assignment (_alias((ALUop)(MicroInst(d_16_13))))(_trgt(18))(_sens(27(d_16_13))))))
			(line__99(_arch 12 0 99(_assignment (_alias((Lf)(MicroInst(d_21_17))))(_trgt(22))(_sens(27(d_21_17))))))
			(line__100(_arch 13 0 100(_assignment (_alias((Lv)(MicroInst(d_26_22))))(_trgt(21))(_sens(27(d_26_22))))))
			(line__101(_arch 14 0 101(_assignment (_alias((Teste)(MicroInst(d_28_27))))(_trgt(31))(_sens(27(d_28_27))))))
			(line__102(_arch 15 0 102(_assignment (_alias((Decode)(MicroInst(29))))(_simpleassign BUF)(_trgt(29))(_sens(27(29))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . estrutural 16 -1)
)
I 000051 55 9321          1499229525675 estrutural
(_unit VHDL (fd_estrut 0 4(estrutural 0 27))
	(_version vd0)
	(_time 1499229525676 2017.07.05 01:38:45)
	(_source (\./../src/fd_estrut.vhd\))
	(_parameters tan)
	(_code 7f2f2f7e2d2b7d69727c6c242a787d787a787b7979)
	(_ent
		(_time 1499229524456)
	)
	(_comp
		(ALU
			(_object
				(_port (_int ALUop 5 0 30(_ent (_in))))
				(_port (_int a 6 0 31(_ent (_in))))
				(_port (_int b 6 0 32(_ent (_in))))
				(_port (_int zero -1 0 33(_ent (_out))))
				(_port (_int ALUrst 6 0 34(_ent (_out))))
			)
		)
		(Add_32
			(_object
				(_port (_int E1 7 0 39(_ent (_in))))
				(_port (_int E2 7 0 40(_ent (_in))))
				(_port (_int S 7 0 41(_ent (_out))))
			)
		)
		(Mux_4x1_32b
			(_object
				(_port (_int E1 11 0 63(_ent (_in))))
				(_port (_int E2 11 0 63(_ent (_in))))
				(_port (_int E3 11 0 63(_ent (_in))))
				(_port (_int E4 11 0 63(_ent (_in))))
				(_port (_int sel 12 0 64(_ent (_in))))
				(_port (_int S 11 0 65(_ent (_out))))
			)
		)
		(Mux_2x1_32b
			(_object
				(_port (_int E1 10 0 57(_ent (_in))))
				(_port (_int E2 10 0 57(_ent (_in))))
				(_port (_int sel -1 0 58(_ent (_in))))
				(_port (_int S 10 0 59(_ent (_out))))
			)
		)
		(Mux_4x1_5b
			(_object
				(_port (_int E0 8 0 47(_ent (_in))))
				(_port (_int E1 8 0 48(_ent (_in))))
				(_port (_int E2 8 0 49(_ent (_in))))
				(_port (_int E3 8 0 50(_ent (_in))))
				(_port (_int sel 9 0 51(_ent (_in))))
				(_port (_int S 8 0 52(_ent (_out))))
			)
		)
		(Reg_32
			(_object
				(_port (_int CLK -1 0 70(_ent (_in))))
				(_port (_int ce -1 0 70(_ent (_in))))
				(_port (_int reset -1 0 70(_ent (_in))))
				(_port (_int E 13 0 71(_ent (_in))))
				(_port (_int S 13 0 72(_ent (_out))))
			)
		)
		(Sign_Extend
			(_object
				(_port (_int Entrada 15 0 83(_ent (_in))))
				(_port (_int Saida 16 0 84(_ent (_out))))
			)
		)
		(Shift_Left_2
			(_object
				(_port (_int E 14 0 77(_ent (_in))))
				(_port (_int S 14 0 78(_ent (_out))))
			)
		)
		(RegFile
			(_object
				(_port (_int Reset -1 0 90(_ent (_in))))
				(_port (_int Clk -1 0 91(_ent (_in))))
				(_port (_int RegWrite -1 0 92(_ent (_in))))
				(_port (_int ReadReg1 17 0 93(_ent (_in))))
				(_port (_int ReadReg2 17 0 94(_ent (_in))))
				(_port (_int WriteReg 17 0 95(_ent (_in))))
				(_port (_int WriteData 18 0 96(_ent (_in))))
				(_port (_int ReadData1 18 0 97(_ent (_out))))
				(_port (_int ReadData2 18 0 98(_ent (_out))))
			)
		)
	)
	(_inst ALU1 0 115(_comp ALU)
		(_port
			((ALUop)(ALUop))
			((a)(Reg_1))
			((b)(B))
			((zero)(Zero))
			((ALUrst)(ALU_Rst))
		)
		(_use (_ent . ALU)
		)
	)
	(_inst Add1 0 116(_comp Add_32)
		(_port
			((E1)(Inst_Addr))
			((E2)(_string \"00000000000000000000000000000100"\))
			((S)(PC_Incr))
		)
		(_use (_ent . Add_32)
			(_port
				((E1)(E1))
				((E2)(E2))
				((S)(S))
			)
		)
	)
	(_inst Add2 0 117(_comp Add_32)
		(_port
			((E1)(PC_Incr))
			((E2)(Displacement))
			((S)(PC_Branch))
		)
		(_use (_ent . Add_32)
		)
	)
	(_inst Mux1 0 118(_comp Mux_4x1_32b)
		(_port
			((E1)(PC_Incr))
			((E2)(PC_JMP))
			((E3)(PC_Branch))
			((E4)(Reg_1))
			((sel)(Branch))
			((S)(Nxt_Addr))
		)
		(_use (_ent . Mux_4x1_32b)
		)
	)
	(_inst Mux2 0 119(_comp Mux_2x1_32b)
		(_port
			((E1)(Reg_2))
			((E2)(Imed))
			((sel)(ALUSrc))
			((S)(B))
		)
		(_use (_ent . Mux_2x1_32b)
		)
	)
	(_inst Mux3 0 120(_comp Mux_4x1_32b)
		(_port
			((E1)(ALU_Rst))
			((E2)(MD_Dado))
			((E3)(PC_Incr))
			((E4)(_string \"00000000000000000000000000000000"\))
			((sel)(MemtoReg))
			((S)(Write_Data))
		)
		(_use (_ent . Mux_4x1_32b)
			(_port
				((E1)(E1))
				((E2)(E2))
				((E3)(E3))
				((E4)(E4))
				((sel)(sel))
				((S)(S))
			)
		)
	)
	(_inst Mux4 0 121(_comp Mux_4x1_5b)
		(_port
			((E0)(Inst(d_20_16)))
			((E1)(Inst(d_15_11)))
			((E2)(_string \"00111"\))
			((E3)(_string \"10000"\))
			((sel)(RegDest))
			((S)(Write_Reg))
		)
		(_use (_implicit)
			(_port
				((E0)(E0))
				((E1)(E1))
				((E2)(E2))
				((E3)(E3))
				((sel)(sel))
				((S)(S))
			)
		)
	)
	(_inst PC 0 122(_comp Reg_32)
		(_port
			((CLK)(clk))
			((ce)(ce_pc))
			((reset)(Reset))
			((E)(Nxt_Addr))
			((S)(Inst_Addr))
		)
		(_use (_ent . Reg_32)
		)
	)
	(_inst RI 0 123(_comp Reg_32)
		(_port
			((CLK)(clk))
			((ce)(ce_ri))
			((reset)(Reset))
			((E)(MI_Dado))
			((S)(Inst))
		)
		(_use (_ent . Reg_32)
		)
	)
	(_inst Sign_Ext 0 124(_comp Sign_Extend)
		(_port
			((Entrada)(Inst(d_15_0)))
			((Saida)(Imed))
		)
		(_use (_ent . Sign_Extend)
		)
	)
	(_inst SL2 0 125(_comp Shift_Left_2)
		(_port
			((E)(Imed))
			((S)(Displacement))
		)
		(_use (_ent . Shift_Left_2)
		)
	)
	(_inst SL2_2 0 126(_comp Shift_Left_2)
		(_port
			((E)(JMP_Addr))
			((S)(PC_JMP))
		)
		(_use (_ent . Shift_Left_2)
		)
	)
	(_inst Reg_File 0 127(_comp RegFile)
		(_port
			((Reset)(Reset))
			((Clk)(clk))
			((RegWrite)(RegWrite))
			((ReadReg1)(Inst(d_25_21)))
			((ReadReg2)(Inst(d_20_16)))
			((WriteReg)(Write_Reg))
			((WriteData)(Write_Data))
			((ReadData1)(Reg_1))
			((ReadData2)(Reg_2))
		)
		(_use (_ent . RegFile)
		)
	)
	(_object
		(_port (_int Reset -1 0 6(_ent(_in))))
		(_port (_int clk -1 0 7(_ent(_in))))
		(_port (_int ce_ri -1 0 8(_ent(_in))))
		(_port (_int ce_pc -1 0 9(_ent(_in))))
		(_port (_int RegWrite -1 0 10(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 11(_array -1 ((_dto i 1 i 0)))))
		(_port (_int RegDest 0 0 11(_ent(_in))))
		(_port (_int ALUSrc -1 0 12(_ent(_in))))
		(_port (_int MemtoReg 0 0 13(_ent(_in))))
		(_port (_int Branch 0 0 14(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15(_array -1 ((_dto i 3 i 0)))))
		(_port (_int ALUop 1 0 15(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 16(_array -1 ((_dto i 31 i 0)))))
		(_port (_int MI_Dado 2 0 16(_ent(_in))))
		(_port (_int MD_Dado 2 0 17(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 18(_array -1 ((_dto i 11 i 0)))))
		(_port (_int MI_ADDR 3 0 18(_ent(_out))))
		(_port (_int MD_ADDR 3 0 19(_ent(_out))))
		(_port (_int MD_WD 2 0 20(_ent(_out))))
		(_port (_int Zero -1 0 21(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 22(_array -1 ((_dto i 5 i 0)))))
		(_port (_int Cop 4 0 22(_ent(_out))))
		(_port (_int Funct 4 0 23(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 30(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 31(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 39(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 47(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 51(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 57(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 63(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~138 0 64(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 71(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 77(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 83(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 84(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1316 0 93(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~1318 0 96(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 102(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int Write_Reg 19 0 102(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~1322 0 103(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int Reg_1 20 0 103(_arch(_uni))))
		(_sig (_int Reg_2 20 0 103(_arch(_uni))))
		(_sig (_int Write_Data 20 0 103(_arch(_uni))))
		(_sig (_int B 20 0 104(_arch(_uni))))
		(_sig (_int ALU_Rst 20 0 104(_arch(_uni))))
		(_sig (_int Inst_Addr 20 0 105(_arch(_uni))))
		(_sig (_int Nxt_Addr 20 0 105(_arch(_uni))))
		(_sig (_int PC_Incr 20 0 105(_arch(_uni))))
		(_sig (_int PC_Branch 20 0 105(_arch(_uni))))
		(_sig (_int PC_JMP 20 0 105(_arch(_uni))))
		(_sig (_int Imed 20 0 106(_arch(_uni))))
		(_sig (_int Displacement 20 0 106(_arch(_uni))))
		(_sig (_int Inst 20 0 107(_arch(_uni))))
		(_sig (_int JMP_Addr 20 0 107(_arch(_uni))))
		(_prcs
			(line__111(_arch 0 0 111(_assignment (_alias((Cop)(Inst(d_31_26))))(_trgt(16))(_sens(31(d_31_26))))))
			(line__112(_arch 1 0 112(_assignment (_alias((Funct)(Inst(d_5_0))))(_trgt(17))(_sens(31(d_5_0))))))
			(line__113(_arch 2 0 113(_assignment (_trgt(32))(_sens(24(d_31_28))(31(d_25_0))))))
			(line__129(_arch 3 0 129(_assignment (_alias((MI_ADDR)(Inst_Addr(d_13_2))))(_trgt(12))(_sens(24(d_13_2))))))
			(line__130(_arch 4 0 130(_assignment (_alias((MD_ADDR)(ALU_Rst(d_11_0))))(_trgt(13))(_sens(23(d_11_0))))))
			(line__131(_arch 5 0 131(_assignment (_alias((MD_WD)(Reg_2)))(_trgt(14))(_sens(20)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
	)
	(_model . estrutural 6 -1)
)
I 000050 55 9958          1499229525702 Debugural
(_unit VHDL (fd_debug 0 4(debugural 0 33))
	(_version vd0)
	(_time 1499229525703 2017.07.05 01:38:45)
	(_source (\./../src/fd_debug.vhd\))
	(_parameters tan)
	(_code 8edede80dfda8c9883889bd4dd898b88898888888a)
	(_ent
		(_time 1499229524001)
	)
	(_comp
		(Mdado
			(_object
				(_port (_int CLK -1 0 36(_ent (_in))))
				(_port (_int Menable -1 0 36(_ent (_in))))
				(_port (_int rw -1 0 36(_ent (_in))))
				(_port (_int Addr 5 0 37(_ent (_in))))
				(_port (_int WriteData 6 0 38(_ent (_in))))
				(_port (_int ReadData 6 0 39(_ent (_out))))
			)
		)
		(Minst
			(_object
				(_port (_int ReadAddr 10 0 60(_ent (_in))))
				(_port (_int Inst 11 0 61(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port (_int ALUop 7 0 43(_ent (_in))))
				(_port (_int a 8 0 44(_ent (_in))))
				(_port (_int b 8 0 45(_ent (_in))))
				(_port (_int zero -1 0 46(_ent (_out))))
				(_port (_int ALUrst 8 0 47(_ent (_out))))
			)
		)
		(Add_32
			(_object
				(_port (_int E1 9 0 52(_ent (_in))))
				(_port (_int E2 9 0 53(_ent (_in))))
				(_port (_int S 9 0 54(_ent (_out))))
			)
		)
		(Mux_4x1_32b
			(_object
				(_port (_int E1 15 0 83(_ent (_in))))
				(_port (_int E2 15 0 83(_ent (_in))))
				(_port (_int E3 15 0 83(_ent (_in))))
				(_port (_int E4 15 0 83(_ent (_in))))
				(_port (_int sel 16 0 84(_ent (_in))))
				(_port (_int S 15 0 85(_ent (_out))))
			)
		)
		(Mux_2x1_32b
			(_object
				(_port (_int E1 14 0 77(_ent (_in))))
				(_port (_int E2 14 0 77(_ent (_in))))
				(_port (_int sel -1 0 78(_ent (_in))))
				(_port (_int S 14 0 79(_ent (_out))))
			)
		)
		(Mux_4x1_5b
			(_object
				(_port (_int E0 12 0 67(_ent (_in))))
				(_port (_int E1 12 0 68(_ent (_in))))
				(_port (_int E2 12 0 69(_ent (_in))))
				(_port (_int E3 12 0 70(_ent (_in))))
				(_port (_int sel 13 0 71(_ent (_in))))
				(_port (_int S 12 0 72(_ent (_out))))
			)
		)
		(Reg_32
			(_object
				(_port (_int CLK -1 0 90(_ent (_in))))
				(_port (_int ce -1 0 90(_ent (_in))))
				(_port (_int reset -1 0 90(_ent (_in))))
				(_port (_int E 17 0 91(_ent (_in))))
				(_port (_int S 17 0 92(_ent (_out))))
			)
		)
		(Sign_Extend
			(_object
				(_port (_int Entrada 19 0 103(_ent (_in))))
				(_port (_int Saida 20 0 104(_ent (_out))))
			)
		)
		(Shift_Left_2
			(_object
				(_port (_int E 18 0 97(_ent (_in))))
				(_port (_int S 18 0 98(_ent (_out))))
			)
		)
		(RegFile
			(_object
				(_port (_int Reset -1 0 110(_ent (_in))))
				(_port (_int Clk -1 0 111(_ent (_in))))
				(_port (_int RegWrite -1 0 112(_ent (_in))))
				(_port (_int ReadReg1 21 0 113(_ent (_in))))
				(_port (_int ReadReg2 21 0 114(_ent (_in))))
				(_port (_int WriteReg 21 0 115(_ent (_in))))
				(_port (_int WriteData 22 0 116(_ent (_in))))
				(_port (_int ReadData1 22 0 117(_ent (_out))))
				(_port (_int ReadData2 22 0 118(_ent (_out))))
			)
		)
	)
	(_inst MD 0 130(_comp Mdado)
		(_port
			((CLK)(clk))
			((Menable)(Menable))
			((rw)(rw))
			((Addr)(ALU_Rst(d_11_0)))
			((WriteData)(Reg_2))
			((ReadData)(MD_Out))
		)
		(_use (_ent . Mdado)
		)
	)
	(_inst MI 0 131(_comp Minst)
		(_port
			((ReadAddr)(Inst_Addr(d_13_2)))
			((Inst)(MI_Out))
		)
		(_use (_ent . Minst)
		)
	)
	(_inst ALU1 0 132(_comp ALU)
		(_port
			((ALUop)(ALUop))
			((a)(Reg_1))
			((b)(B))
			((zero)(Zero))
			((ALUrst)(ALU_Rst))
		)
		(_use (_ent . ALU)
		)
	)
	(_inst Add1 0 133(_comp Add_32)
		(_port
			((E1)(Inst_Addr))
			((E2)(_string \"00000000000000000000000000000100"\))
			((S)(PC_Incr))
		)
		(_use (_ent . Add_32)
			(_port
				((E1)(E1))
				((E2)(E2))
				((S)(S))
			)
		)
	)
	(_inst Add2 0 134(_comp Add_32)
		(_port
			((E1)(PC_Incr))
			((E2)(Displacement))
			((S)(PC_Branch))
		)
		(_use (_ent . Add_32)
		)
	)
	(_inst Mux1 0 135(_comp Mux_4x1_32b)
		(_port
			((E1)(PC_Incr))
			((E2)(PC_JMP))
			((E3)(PC_Branch))
			((E4)(Reg_1))
			((sel)(Branch))
			((S)(Nxt_Addr))
		)
		(_use (_ent . Mux_4x1_32b)
		)
	)
	(_inst Mux2 0 136(_comp Mux_2x1_32b)
		(_port
			((E1)(Reg_2))
			((E2)(Imed))
			((sel)(ALUSrc))
			((S)(B))
		)
		(_use (_ent . Mux_2x1_32b)
		)
	)
	(_inst Mux3 0 137(_comp Mux_4x1_32b)
		(_port
			((E1)(ALU_Rst))
			((E2)(MD_Out))
			((E3)(PC_Incr))
			((E4)(_string \"00000000000000000000000000000000"\))
			((sel)(MemtoReg))
			((S)(Write_Data))
		)
		(_use (_ent . Mux_4x1_32b)
			(_port
				((E1)(E1))
				((E2)(E2))
				((E3)(E3))
				((E4)(E4))
				((sel)(sel))
				((S)(S))
			)
		)
	)
	(_inst Mux4 0 138(_comp Mux_4x1_5b)
		(_port
			((E0)(Inst(d_20_16)))
			((E1)(Inst(d_15_11)))
			((E2)(_string \"00111"\))
			((E3)(_string \"10000"\))
			((sel)(RegDest))
			((S)(Write_Reg))
		)
		(_use (_implicit)
			(_port
				((E0)(E0))
				((E1)(E1))
				((E2)(E2))
				((E3)(E3))
				((sel)(sel))
				((S)(S))
			)
		)
	)
	(_inst PC 0 139(_comp Reg_32)
		(_port
			((CLK)(clk))
			((ce)(ce_pc))
			((reset)(Reset))
			((E)(Nxt_Addr))
			((S)(Inst_Addr))
		)
		(_use (_ent . Reg_32)
		)
	)
	(_inst RI 0 140(_comp Reg_32)
		(_port
			((CLK)(clk))
			((ce)(ce_ri))
			((reset)(Reset))
			((E)(MI_Out))
			((S)(Inst))
		)
		(_use (_ent . Reg_32)
		)
	)
	(_inst Sign_Ext 0 141(_comp Sign_Extend)
		(_port
			((Entrada)(Inst(d_15_0)))
			((Saida)(Imed))
		)
		(_use (_ent . Sign_Extend)
		)
	)
	(_inst SL2 0 142(_comp Shift_Left_2)
		(_port
			((E)(Imed))
			((S)(Displacement))
		)
		(_use (_ent . Shift_Left_2)
		)
	)
	(_inst SL2_2 0 143(_comp Shift_Left_2)
		(_port
			((E)(JMP_Addr))
			((S)(PC_JMP))
		)
		(_use (_ent . Shift_Left_2)
		)
	)
	(_inst Reg_File 0 144(_comp RegFile)
		(_port
			((Reset)(Reset))
			((Clk)(clk))
			((RegWrite)(RegWrite))
			((ReadReg1)(Inst(d_25_21)))
			((ReadReg2)(Inst(d_20_16)))
			((WriteReg)(Write_Reg))
			((WriteData)(Write_Data))
			((ReadData1)(Reg_1))
			((ReadData2)(Reg_2))
		)
		(_use (_ent . RegFile)
		)
	)
	(_object
		(_port (_int Reset -1 0 6(_ent(_in))))
		(_port (_int clk -1 0 7(_ent(_in))))
		(_port (_int menable -1 0 8(_ent(_in))))
		(_port (_int rw -1 0 9(_ent(_in))))
		(_port (_int ce_ri -1 0 10(_ent(_in))))
		(_port (_int ce_pc -1 0 11(_ent(_in))))
		(_port (_int RegWrite -1 0 12(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -1 ((_dto i 1 i 0)))))
		(_port (_int RegDest 0 0 13(_ent(_in))))
		(_port (_int ALUSrc -1 0 14(_ent(_in))))
		(_port (_int MemtoReg 0 0 15(_ent(_in))))
		(_port (_int Branch 0 0 16(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 17(_array -1 ((_dto i 3 i 0)))))
		(_port (_int ALUop 1 0 17(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 19(_array -1 ((_dto i 4 i 0)))))
		(_port (_int Write_Reg 2 0 19(_ent(_buffer))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 20(_array -1 ((_dto i 31 i 0)))))
		(_port (_int Reg_1 3 0 20(_ent(_buffer))))
		(_port (_int Reg_2 3 0 20(_ent(_buffer))))
		(_port (_int Write_Data 3 0 20(_ent(_buffer))))
		(_port (_int B 3 0 21(_ent(_buffer))))
		(_port (_int ALU_Rst 3 0 21(_ent(_buffer))))
		(_port (_int Inst_Addr 3 0 22(_ent(_buffer))))
		(_port (_int Nxt_Addr 3 0 22(_ent(_buffer))))
		(_port (_int PC_Incr 3 0 22(_ent(_buffer))))
		(_port (_int PC_Branch 3 0 22(_ent(_buffer))))
		(_port (_int PC_JMP 3 0 22(_ent(_buffer))))
		(_port (_int Imed 3 0 23(_ent(_buffer))))
		(_port (_int Displacement 3 0 23(_ent(_buffer))))
		(_port (_int MI_Out 3 0 24(_ent(_buffer))))
		(_port (_int Inst 3 0 24(_ent(_buffer))))
		(_port (_int JMP_Addr 3 0 24(_ent(_buffer))))
		(_port (_int MD_Out 3 0 25(_ent(_buffer))))
		(_port (_int Zero -1 0 27(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 28(_array -1 ((_dto i 5 i 0)))))
		(_port (_int Cop 4 0 28(_ent(_out))))
		(_port (_int Funct 4 0 29(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 37(_array -1 ((_dto i 11 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 38(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 43(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 44(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 52(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~136 0 60(_array -1 ((_dto i 11 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 61(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 67(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 71(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 77(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 83(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 84(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~1316 0 91(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~1318 0 97(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 103(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 104(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1322 0 113(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~1324 0 116(_array -1 ((_dto i 31 i 0)))))
		(_prcs
			(line__124(_arch 0 0 124(_assignment (_alias((Cop)(Inst(d_31_26))))(_trgt(30))(_sens(26(d_31_26))))))
			(line__125(_arch 1 0 125(_assignment (_alias((Funct)(Inst(d_5_0))))(_trgt(31))(_sens(26(d_5_0))))))
			(line__126(_arch 2 0 126(_assignment (_trgt(27))(_sens(18(d_31_28))(26(d_25_0))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
	)
	(_model . Debugural 3 -1)
)
I 000062 55 5895          1499229525729 UCP_CarimboEstrutural
(_unit VHDL (ucp_carimbo 0 4(ucp_carimboestrutural 0 37))
	(_version vd0)
	(_time 1499229525730 2017.07.05 01:38:45)
	(_source (\./../src/ucp_carimbo.vhd\))
	(_parameters tan)
	(_code adfcfefafafbf9b8fdabbef7fdaaafaba4abf9abaf)
	(_ent
		(_time 1499229523707)
	)
	(_comp
		(Carimbo_UC
			(_object
				(_port (_int CLK -1 0 40(_ent (_in))))
				(_port (_int Reset -1 0 41(_ent (_in))))
				(_port (_int HitD -1 0 42(_ent (_in))))
				(_port (_int HitI -1 0 43(_ent (_in))))
				(_port (_int Zero -1 0 44(_ent (_in))))
				(_port (_int Start -1 0 45(_ent (_in))))
				(_port (_int Funct 5 0 46(_ent (_in))))
				(_port (_int Cop 5 0 47(_ent (_in))))
				(_port (_int rw -1 0 48(_ent (_out))))
				(_port (_int menableD -1 0 49(_ent (_out))))
				(_port (_int menableI -1 0 50(_ent (_out))))
				(_port (_int ce_ri -1 0 51(_ent (_out))))
				(_port (_int ce_pc -1 0 52(_ent (_out))))
				(_port (_int RegWrite -1 0 53(_ent (_out))))
				(_port (_int RegDest 6 0 54(_ent (_out))))
				(_port (_int ALUSrc -1 0 55(_ent (_out))))
				(_port (_int MemtoReg 6 0 56(_ent (_out))))
				(_port (_int Branch 6 0 57(_ent (_out))))
				(_port (_int ALUop 7 0 58(_ent (_out))))
			)
		)
		(FD_Estrut
			(_object
				(_port (_int Reset -1 0 64(_ent (_in))))
				(_port (_int clk -1 0 65(_ent (_in))))
				(_port (_int ce_ri -1 0 66(_ent (_in))))
				(_port (_int ce_pc -1 0 67(_ent (_in))))
				(_port (_int RegWrite -1 0 68(_ent (_in))))
				(_port (_int RegDest 8 0 69(_ent (_in))))
				(_port (_int ALUSrc -1 0 70(_ent (_in))))
				(_port (_int MemtoReg 8 0 71(_ent (_in))))
				(_port (_int Branch 8 0 72(_ent (_in))))
				(_port (_int ALUop 9 0 73(_ent (_in))))
				(_port (_int MI_Dado 10 0 74(_ent (_in))))
				(_port (_int MD_Dado 10 0 75(_ent (_in))))
				(_port (_int MI_ADDR 11 0 76(_ent (_out))))
				(_port (_int MD_ADDR 11 0 77(_ent (_out))))
				(_port (_int MD_WD 10 0 78(_ent (_out))))
				(_port (_int Zero -1 0 79(_ent (_out))))
				(_port (_int Cop 12 0 80(_ent (_out))))
				(_port (_int Funct 12 0 81(_ent (_out))))
			)
		)
	)
	(_inst UC 0 90(_comp Carimbo_UC)
		(_port
			((CLK)(clk))
			((Reset)(reset))
			((HitD)(HitD))
			((HitI)(HitI))
			((Zero)(Zero))
			((Start)(start))
			((Funct)(COPExt))
			((Cop)(COP))
			((rw)(RWM))
			((menableD)(MEND))
			((menableI)(MENI))
			((ce_ri)(ce_ri))
			((ce_pc)(ce_pc))
			((RegWrite)(RegWrite))
			((RegDest)(RegDest))
			((ALUSrc)(ALUSrc))
			((MemtoReg)(MemtoReg))
			((Branch)(Branch))
			((ALUop)(ALUop))
		)
		(_use (_ent . Carimbo_UC)
		)
	)
	(_inst FD 0 91(_comp FD_Estrut)
		(_port
			((Reset)(reset))
			((clk)(clk))
			((ce_ri)(ce_ri))
			((ce_pc)(ce_pc))
			((RegWrite)(RegWrite))
			((RegDest)(RegDest))
			((ALUSrc)(ALUSrc))
			((MemtoReg)(MemtoReg))
			((Branch)(Branch))
			((ALUop)(ALUop))
			((MI_Dado)(MI_Dado))
			((MD_Dado)(MD_Dado))
			((MI_ADDR)(MI_ADDR))
			((MD_ADDR)(MD_ADDR))
			((MD_WD)(MD_WD))
			((Zero)(Zero))
			((Cop)(COP))
			((Funct)(COPExt))
		)
		(_use (_ent . FD_Estrut)
		)
	)
	(_object
		(_port (_int reset -1 0 6(_ent(_in))))
		(_port (_int clk -1 0 7(_ent(_in))))
		(_port (_int HitD -1 0 8(_ent(_in))))
		(_port (_int HitI -1 0 9(_ent(_in))))
		(_port (_int start -1 0 10(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 12(_array -1 ((_dto i 31 i 0)))))
		(_port (_int MI_Dado 0 0 12(_ent(_in))))
		(_port (_int MD_Dado 0 0 13(_ent(_in))))
		(_port (_int zero -1 0 15(_ent(_buffer))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 16(_array -1 ((_dto i 5 i 0)))))
		(_port (_int COP 1 0 16(_ent(_buffer))))
		(_port (_int COPExt 1 0 17(_ent(_buffer))))
		(_port (_int ce_ri -1 0 19(_ent(_buffer))))
		(_port (_int ce_pc -1 0 20(_ent(_buffer))))
		(_port (_int RegWrite -1 0 21(_ent(_buffer))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 22(_array -1 ((_dto i 1 i 0)))))
		(_port (_int RegDest 2 0 22(_ent(_buffer))))
		(_port (_int ALUSrc -1 0 23(_ent(_buffer))))
		(_port (_int MemtoReg 2 0 24(_ent(_buffer))))
		(_port (_int Branch 2 0 25(_ent(_buffer))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 26(_array -1 ((_dto i 3 i 0)))))
		(_port (_int ALUop 3 0 26(_ent(_buffer))))
		(_port (_int menableD -1 0 28(_ent(_out))))
		(_port (_int menableI -1 0 29(_ent(_out))))
		(_port (_int rw -1 0 30(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 31(_array -1 ((_dto i 11 i 0)))))
		(_port (_int MI_ADDR 4 0 31(_ent(_out))))
		(_port (_int MD_ADDR 4 0 32(_ent(_out))))
		(_port (_int MD_WD 0 0 33(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 46(_array -1 ((_dto i 5 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 54(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 58(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~132 0 69(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 73(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 74(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 76(_array -1 ((_dto i 11 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~136 0 80(_array -1 ((_dto i 5 i 0)))))
		(_sig (_int MEND -1 0 85(_arch(_uni))))
		(_sig (_int MENI -1 0 86(_arch(_uni))))
		(_sig (_int RWM -1 0 87(_arch(_uni))))
		(_prcs
			(line__93(_arch 0 0 93(_assignment (_alias((menableD)(MEND)))(_simpleassign BUF)(_trgt(18))(_sens(24)))))
			(line__94(_arch 1 0 94(_assignment (_alias((menableI)(MENI)))(_simpleassign BUF)(_trgt(19))(_sens(25)))))
			(line__95(_arch 2 0 95(_assignment (_alias((rw)(RWM)))(_simpleassign BUF)(_trgt(20))(_sens(26)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . UCP_CarimboEstrutural 3 -1)
)
I 000055 55 710           1499229547009 UC_Cache_dados
(_unit VHDL (uc_cache_dados 0 4(uc_cache_dados 0 17))
	(_version vd0)
	(_time 1499229547010 2017.07.05 01:39:07)
	(_source (\./../src/uc_cache_dados.vhd\))
	(_parameters tan)
	(_code cfcdc89a9a9bcdd9cdccde959dc9c7c9caca99c9cb)
	(_ent
		(_time 1499229524405)
	)
	(_object
		(_port (_int RW -1 0 6(_ent(_in))))
		(_port (_int Valid_proc -1 0 7(_ent(_in))))
		(_port (_int Valid_mem -1 0 8(_ent(_out))))
		(_port (_int Hit -1 0 9(_ent(_in))))
		(_port (_int Ready_mem -1 0 10(_ent(_in))))
		(_port (_int RW_mem -1 0 11(_ent(_out))))
		(_port (_int Ready -1 0 12(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
)
I 000054 55 815           1499229547015 UC_Cache_Inst
(_unit VHDL (uc_cache_inst 0 5(uc_cache_inst 0 20))
	(_version vd0)
	(_time 1499229547016 2017.07.05 01:39:07)
	(_source (\./../src/uc_cache_inst.vhd\))
	(_parameters tan)
	(_code cfcdc89a9a9bcdd9cdcede959dc9c7c9caca99c9c6)
	(_ent
		(_time 1499229524696)
	)
	(_object
		(_gen (_int Tacesso -1 0 7 \5 ns\ (_ent((ns 4617315517961601024)))))
		(_port (_int Valid_proc -2 0 10(_ent(_in))))
		(_port (_int Valid_mem -2 0 11(_ent(_out))))
		(_port (_int Hit -2 0 12(_ent(_in))))
		(_port (_int Ready -2 0 13(_ent(_out))))
		(_port (_int Ready_mem -2 0 14(_ent(_in))))
		(_port (_int RW_mem -2 0 15(_ent(_out))))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
)
I 000055 55 1089          1499229547021 comportamental
(_unit VHDL (mux_8x1_32b 0 4(comportamental 0 19))
	(_version vd0)
	(_time 1499229547022 2017.07.05 01:39:07)
	(_source (\./../src/mux_8x1_32b.vhd\))
	(_parameters tan)
	(_code cfcc999b9c9993da9bced79496ccceca99cccccccd)
	(_ent
		(_time 1499229524880)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1 ((_dto i 31 i 0)))))
		(_port (_int E0 0 0 6(_ent(_in))))
		(_port (_int E1 0 0 7(_ent(_in))))
		(_port (_int E2 0 0 8(_ent(_in))))
		(_port (_int E3 0 0 9(_ent(_in))))
		(_port (_int E4 0 0 10(_ent(_in))))
		(_port (_int E5 0 0 11(_ent(_in))))
		(_port (_int E6 0 0 12(_ent(_in))))
		(_port (_int E7 0 0 13(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 14(_array -1 ((_dto i 2 i 0)))))
		(_port (_int sel 1 0 14(_ent(_in))))
		(_port (_int S 0 0 15(_ent(_out))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs (_simple)(_trgt(9))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . comportamental 1 -1)
)
I 000044 55 3225          1499229547069 Ram
(_unit VHDL (ram 0 27(ram 0 46))
	(_version vd0)
	(_time 1499229547070 2017.07.05 01:39:07)
	(_source (\./../src/ram.vhd\))
	(_parameters tan)
	(_code 0d0f0c0b585a0d1a08091c57080a0f0b0c0b590a0f)
	(_ent
		(_time 1499229524574)
	)
	(_object
		(_gen (_int BE -1 0 29 \16\ (_ent gms((i 16)))))
		(_gen (_int BP -1 0 30 \32\ (_ent gms((i 32)))))
		(_type (_int ~STRING~12 0 31(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int NA 0 0 31(_ent(_string \"mram.txt"\))))
		(_gen (_int Tz -3 0 32 \1.5 ns\ (_ent((ns 4609434218613702656)))))
		(_gen (_int Twrite -3 0 33 \1 ns\ (_ent((ns 4636737291354636288)))))
		(_gen (_int Tsetup -3 0 34 \1 ns\ (_ent gms((ns 4607182418800017408)))))
		(_gen (_int Tread -3 0 35 \1 ns\ (_ent gms((ns 4636737291354636288)))))
		(_port (_int enable -4 0 38(_ent(_in)(_event))))
		(_port (_int rw -4 0 39(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~12 0 40(_array -4 ((_dto c 2 i 0)))))
		(_port (_int ender 1 0 40(_ent(_in)(_lastevent))))
		(_port (_int pronto -4 0 41(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~12 0 42(_array -4 ((_dto c 3 i 0)))))
		(_port (_int dado 2 0 42(_ent(_inout)(_lastevent))))
		(_type (_int ~STD_LOGIC_VECTOR{BP/4-1~downto~0}~13 0 49(_array -4 ((_dto c 4 i 0)))))
		(_type (_int tipo_memoria 0 49(_array 3 ((_to i 0 c 5)))))
		(_sig (_int Mram 4 0 50(_arch(_uni((_others(_others(i 2)))))(_param_in)(_param_out))))
		(_type (_int ~INTEGER~range~0~to~{2**BE-1}~13 0 58(_scalar (_to i 0 c 6))))
		(_var (_int endereco 5 0 58(_prcs 0)))
		(_type (_int ~INTEGER~range~0~to~{2**BE-1}~131 0 59(_scalar (_to i 0 c 7))))
		(_var (_int endereco1 6 0 59(_prcs 0)))
		(_type (_int ~INTEGER~range~0~to~{2**BE-1}~132 0 60(_scalar (_to i 0 c 8))))
		(_var (_int endereco2 7 0 60(_prcs 0)))
		(_type (_int ~INTEGER~range~0~to~{2**BE-1}~133 0 61(_scalar (_to i 0 c 9))))
		(_var (_int endereco3 8 0 61(_prcs 0)))
		(_var (_int inicio -4 0 62(_prcs 0((i 3)))))
		(_type (_int HexTable 0 64(_array -1 ((_uto i 0 i 255(_enum -2))))))
		(_type (_int ~HexTable{'0'~to~'F'}~13 0 66(_array -1 ((_to i 48 i 70(_enum -2))))))
		(_cnst (_int lookup 10 0 66(_int(((i 0))((i 1))((i 2))((i 3))((i 4))((i 5))((i 6))((i 7))((i 8))((i 9))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i 10))((i 11))((i 12))((i 13))((i 14))((i 15))))))
		(_prcs
			(Carga_Inicial_e_Ram_Memoria(_arch 0 0 57(_prcs (_simple)(_trgt(5)(3)(4))(_sens(0))(_mon)(_read(5)(1)(2)(4)))))
		)
		(_subprogram
			(_int fill_memory 1 0 63(_arch(_proc)))
			(_ext READLINE (2 0))
			(_ext READ (2 14))
			(_ext READ (2 10))
		)
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extstd.TEXTIO.TEXT (2 TEXT)))
		(_type (_ext ~extstd.TEXTIO.LINE (2 LINE)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (1 STD_LOGIC_VECTOR)))
	)
	(_split (5)
	)
	(_use (std(standard))(ieee(std_logic_1164))(std(TEXTIO))(ieee(STD_LOGIC_SIGNED))(ieee(std_logic_arith)))
	(_model . Ram 10 -1)
)
I 000055 55 969           1499229547101 comportamental
(_unit VHDL (mux_4x1_32b 0 4(comportamental 0 10))
	(_version vd0)
	(_time 1499229547102 2017.07.05 01:39:07)
	(_source (\./../src/mux_4x1_32b.vhd\))
	(_parameters tan)
	(_code 2c2f7b297a7a70397b2a3877752f2d297a2f2f2f2e)
	(_ent
		(_time 1499229523526)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 5(_array -1 ((_dto i 31 i 0)))))
		(_port (_int E1 0 0 5(_ent(_in))))
		(_port (_int E2 0 0 5(_ent(_in))))
		(_port (_int E3 0 0 5(_ent(_in))))
		(_port (_int E4 0 0 5(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1 ((_dto i 1 i 0)))))
		(_port (_int sel 1 0 6(_ent(_in))))
		(_port (_int S 0 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs (_simple)(_trgt(5))(_sens(0)(1)(2)(3)(4)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . comportamental 1 -1)
)
I 000046 55 1465          1499229547132 UC_CD
(_unit VHDL (uc_cached 0 28(uc_cd 0 49))
	(_version vd0)
	(_time 1499229547133 2017.07.05 01:39:07)
	(_source (\./../src/uc_cached.vhd\))
	(_parameters tan)
	(_code 4c4e4a4e1c184e5a464d5d161e4a444a494a484b49)
	(_ent
		(_time 1499229523288)
	)
	(_object
		(_port (_int CLK -1 0 30(_ent(_in)(_event))))
		(_port (_int HitD -1 0 31(_ent(_in))))
		(_port (_int RWDP -1 0 32(_ent(_in))))
		(_port (_int MenableDProc -1 0 33(_ent(_in))))
		(_port (_int ReadyMD -1 0 34(_ent(_in))))
		(_port (_int OvfO -1 0 35(_ent(_in))))
		(_port (_int ReadyMEM -1 0 36(_ent(_in))))
		(_port (_int RWD -1 0 37(_ent(_out))))
		(_port (_int MenableD -1 0 38(_ent(_out))))
		(_port (_int ReadyDProc -1 0 39(_ent(_out))))
		(_port (_int RWDM -1 0 40(_ent(_out))))
		(_port (_int RWM -1 0 41(_ent(_out))))
		(_port (_int OvfI -1 0 42(_ent(_out))))
		(_port (_int MenableMEM -1 0 43(_ent(_out))))
		(_type (_int STATE 0 50(_enum1 i missd rhitd whitd rdd mprdyd ibuff rhitdbuff whitdbuff rddbuff (_to i 0 i 9))))
		(_sig (_int estado 0 0 51(_arch(_uni((i 0))))))
		(_sig (_int next_estado 0 0 52(_arch(_uni))))
		(_prcs
			(line__54(_arch 0 0 54(_prcs (_simple)(_trgt(15)(7)(8)(9)(10)(11)(12)(13))(_sens(14)(1)(2)(3)(4)(5)(6)))))
			(line__169(_arch 1 0 169(_prcs (_trgt(14))(_sens(0)(15))(_dssslsensitivity 1))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . UC_CD 2 -1)
)
I 000046 55 1082          1499229547196 UCMPA
(_unit VHDL (uc_mp 0 28(ucmpa 0 40))
	(_version vd0)
	(_time 1499229547197 2017.07.05 01:39:07)
	(_source (\./../src/uc_mp.vhd\))
	(_parameters tan)
	(_code 8a888c84d8de889cdddb9ad1de8c898fdc8cde8d8a)
	(_ent
		(_time 1499229523557)
	)
	(_object
		(_port (_int CLK -1 0 30(_ent(_in)(_event))))
		(_port (_int MenableD -1 0 31(_ent(_in))))
		(_port (_int MenableI -1 0 32(_ent(_in))))
		(_port (_int OvfO -1 0 33(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 34(_array -1 ((_dto i 1 i 0)))))
		(_port (_int Sel 0 0 34(_ent(_out))))
		(_type (_int STATE 0 41(_enum1 s i d b (_to i 0 i 3))))
		(_sig (_int estado 1 0 42(_arch(_uni((i 0))))))
		(_sig (_int next_estado 1 0 43(_arch(_uni))))
		(_prcs
			(line__45(_arch 0 0 45(_prcs (_simple)(_trgt(6)(4))(_sens(5)(1)(2)(3)))))
			(line__81(_arch 1 0 81(_prcs (_trgt(5))(_sens(0)(6))(_dssslsensitivity 1))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(771)
	)
	(_model . UCMPA 2 -1)
)
I 000054 55 1202          1499229547228 UC_CACHEI_ASM
(_unit VHDL (uc_cachei 0 28(uc_cachei_asm 0 44))
	(_version vd0)
	(_time 1499229547229 2017.07.05 01:39:07)
	(_source (\./../src/uc_cachei.vhd\))
	(_parameters tan)
	(_code a9abaffea3fdabbfaefcb8f3fbafa1afacafa0aeac)
	(_ent
		(_time 1499229523582)
	)
	(_object
		(_port (_int CLK -1 0 30(_ent(_in)(_event))))
		(_port (_int HitI -1 0 31(_ent(_in))))
		(_port (_int MenableProc -1 0 32(_ent(_in))))
		(_port (_int ReadyMI -1 0 33(_ent(_in))))
		(_port (_int ReadyMEM -1 0 34(_ent(_in))))
		(_port (_int MenableI -1 0 35(_ent(_out))))
		(_port (_int RWI -1 0 36(_ent(_out))))
		(_port (_int MenableMem -1 0 37(_ent(_out))))
		(_port (_int ReadyIProc -1 0 38(_ent(_out))))
		(_type (_int STATE 0 45(_enum1 i missi hi mprdyi rdi (_to i 0 i 4))))
		(_sig (_int estado 0 0 46(_arch(_uni((i 0))))))
		(_sig (_int next_estado 0 0 47(_arch(_uni))))
		(_prcs
			(line__49(_arch 0 0 49(_prcs (_simple)(_trgt(10)(5)(6)(7)(8))(_sens(9)(1)(2)(3)(4)))))
			(line__95(_arch 1 0 95(_prcs (_trgt(9))(_sens(0)(10))(_dssslsensitivity 1))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . UC_CACHEI_ASM 2 -1)
)
I 000055 55 2085          1499229547263 comportamental
(_unit VHDL (regfile 0 6(comportamental 0 20))
	(_version vd0)
	(_time 1499229547264 2017.07.05 01:39:07)
	(_source (\./../src/regfile.vhd\))
	(_parameters tan)
	(_code c9cbc89cc59e9adfcdc7d093cbcfcccecbcfcccfce)
	(_ent
		(_time 1499229524238)
	)
	(_object
		(_port (_int Reset -1 0 8(_ent(_in))))
		(_port (_int Clk -1 0 9(_ent(_in)(_event))))
		(_port (_int RegWrite -1 0 10(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 11(_array -1 ((_dto i 4 i 0)))))
		(_port (_int ReadReg1 0 0 11(_ent(_in))))
		(_port (_int ReadReg2 0 0 12(_ent(_in))))
		(_port (_int WriteReg 0 0 13(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 14(_array -1 ((_dto i 31 i 0)))))
		(_port (_int WriteData 1 0 14(_ent(_in))))
		(_port (_int ReadData1 1 0 15(_ent(_out))))
		(_port (_int ReadData2 1 0 16(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 23(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rede_reg 0 23(_array 2 ((_to i 0 i 31)))))
		(_var (_int regfile 3 0 24(_prcs 0((_others(_others(i 2)))))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs (_simple)(_trgt(7)(8))(_sens(0)(1)(2)(3)(4)(5))(_mon)(_read(6)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(std_logic_arith)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . comportamental 1 -1)
)
I 000055 55 1073          1499229547337 comportamental
(_unit VHDL (sign_extend 0 4(comportamental 0 11))
	(_version vd0)
	(_time 1499229547338 2017.07.05 01:39:07)
	(_source (\./../src/sign_extend.vhd\))
	(_parameters tan)
	(_code 17151010194044014314514d43101f101311121142)
	(_ent
		(_time 1499229523731)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 6(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Entrada 0 0 6(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1 ((_dto i 31 i 0)))))
		(_port (_int Saida 1 0 7(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 12(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int vetor 2 0 12(_arch(_uni))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs (_simple)(_trgt(1)(2))(_sens(0)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_static
		(50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
	)
	(_model . comportamental 1 -1)
)
I 000055 55 699           1499229547416 comportamental
(_unit VHDL (shift_left_2 0 4(comportamental 0 9))
	(_version vd0)
	(_time 1499229547417 2017.07.05 01:39:07)
	(_source (\./../src/shift_left_2.vhd\))
	(_parameters tan)
	(_code 65676265683238736330713c626336636063636261)
	(_ent
		(_time 1499229524483)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 5(_array -1 ((_dto i 31 i 0)))))
		(_port (_int E 0 0 5(_ent(_in))))
		(_port (_int S 0 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment (_trgt(1))(_sens(0(d_29_0))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
	)
	(_model . comportamental 1 -1)
)
I 000055 55 788           1499229547440 comportamental
(_unit VHDL (re 0 4(comportamental 0 13))
	(_version vd0)
	(_time 1499229547441 2017.07.05 01:39:07)
	(_source (\./../src/re.vhd\))
	(_parameters tan)
	(_code 75777374752323637176672f217277737072777370)
	(_ent
		(_time 1499229524513)
	)
	(_object
		(_port (_int CLK -1 0 6(_ent(_in)(_event))))
		(_port (_int Reset -1 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1 ((_dto i 4 i 0)))))
		(_port (_int D 0 0 8(_ent(_in))))
		(_port (_int S 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs (_trgt(3))(_sens(0)(1)(2))(_dssslsensitivity 1))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 2)
	)
	(_model . comportamental 1 -1)
)
I 000055 55 908           1499229547465 comportamental
(_unit VHDL (reg_32 0 4(comportamental 0 12))
	(_version vd0)
	(_time 1499229547466 2017.07.05 01:39:07)
	(_source (\./../src/reg_32.vhd\))
	(_parameters tan)
	(_code 9496929b95c3c781c39487cbc793969291929391c2)
	(_ent
		(_time 1499229523860)
	)
	(_object
		(_port (_int CLK -1 0 6(_ent(_in)(_event))))
		(_port (_int ce -1 0 6(_ent(_in))))
		(_port (_int reset -1 0 6(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1 ((_dto i 31 i 0)))))
		(_port (_int E 0 0 7(_ent(_in))))
		(_port (_int S 0 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs (_trgt(4))(_sens(0)(2)(3))(_dssslsensitivity 1)(_read(1)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . comportamental 1 -1)
)
I 000055 55 971           1499229547496 comportamental
(_unit VHDL (mux_4x1_16b 0 4(comportamental 0 15))
	(_version vd0)
	(_time 1499229547497 2017.07.05 01:39:07)
	(_source (\./../src/mux_4x1_5b.vhd\))
	(_parameters tan)
	(_code b3b0e3e6b5e5efa6e4e1a7e8eab0b2b6e5b0b2b0b5)
	(_ent
		(_time 1499229524112)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 6(_array -1 ((_dto i 15 i 0)))))
		(_port (_int E0 0 0 6(_ent(_in))))
		(_port (_int E1 0 0 7(_ent(_in))))
		(_port (_int E2 0 0 8(_ent(_in))))
		(_port (_int E3 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1 ((_dto i 1 i 0)))))
		(_port (_int sel 1 0 10(_ent(_in))))
		(_port (_int S 0 0 11(_ent(_out))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs (_simple)(_trgt(5))(_sens(0)(1)(2)(3)(4)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . comportamental 1 -1)
)
I 000055 55 2580          1499229547530 comportamental
(_unit VHDL (minst 0 5(comportamental 0 12))
	(_version vd0)
	(_time 1499229547531 2017.07.05 01:39:07)
	(_source (\./../src/minst.vhd\))
	(_parameters tan)
	(_code d2d18280d985d3c5d080c688d7d4dbd487d5d1d5d6)
	(_ent
		(_time 1499229523477)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 7(_array -1 ((_dto i 11 i 0)))))
		(_port (_int ReadAddr 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int Inst 1 0 8(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 13(_array -1 ((_dto i 31 i 0)))))
		(_type (_int memoria 0 13(_array 2 ((_to i 0 i 4095)))))
		(_sig (_int mem 3 0 14(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment (_trgt(2(0))))))
			(line__17(_arch 1 0 17(_assignment (_trgt(2(1))))))
			(line__18(_arch 2 0 18(_assignment (_trgt(2(2))))))
			(line__19(_arch 3 0 19(_assignment (_trgt(2(3))))))
			(line__20(_arch 4 0 20(_assignment (_trgt(2(4))))))
			(line__21(_arch 5 0 21(_assignment (_trgt(2(8))))))
			(line__22(_arch 6 0 22(_assignment (_trgt(2(16))))))
			(line__23(_arch 7 0 23(_assignment (_trgt(2(1024))))))
			(line__24(_arch 8 0 24(_assignment (_trgt(2(1027))))))
			(line__25(_arch 9 0 25(_assignment (_trgt(2(1028))))))
			(line__26(_arch 10 0 26(_assignment (_trgt(2(1029))))))
			(line__27(_arch 11 0 27(_prcs (_simple)(_trgt(1))(_sens(0))(_mon)(_read(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33751554 33686018 33686018 33686018 50463234 33686018 33686018 33686275)
		(33686018 33686018 33686018 50463234 33686018 33686019 33751554 33686018)
		(33686018 33686018 33686274 33686018 33686018 33686019 33751554 33751555)
		(33686018 33686018 33686274 50463234 50463234 33686018 33686018 33686018)
		(50463234 33686018 33751810 33686274 33686018 33686018 33686018 33751555)
		(33686018 33686018 33751811 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686019 33686018 33686018 33686018 33686274 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019)
		(33751555 33686275 33686274 33686018 33686018 33686018 33686018 33751554)
		(33686019 33686275 33686274 50463234 33686018 33686018 33686018 33751554)
		(33686018 33686275 33686018 33686018 33686018 33686018 33686018 33686019)
	)
	(_model . comportamental 12 -1)
)
I 000055 55 667           1499229547554 comportamental
(_unit VHDL (mux_2x1_1b 0 4(comportamental 0 10))
	(_version vd0)
	(_time 1499229547555 2017.07.05 01:39:07)
	(_source (\./../src/mux_2x1_1b.vhd\))
	(_parameters tan)
	(_code f2f1a2a3f5a4aee7a4a2e0a9abf1f3f7a4f1f3f4f0)
	(_ent
		(_time 1499229523666)
	)
	(_object
		(_port (_int E0 -1 0 5(_ent(_in))))
		(_port (_int E1 -1 0 5(_ent(_in))))
		(_port (_int sel -1 0 6(_ent(_in))))
		(_port (_int S -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment (_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . comportamental 1 -1)
)
I 000055 55 747           1499229547577 comportamental
(_unit VHDL (mux_2x1_5b 0 5(comportamental 0 11))
	(_version vd0)
	(_time 1499229547578 2017.07.05 01:39:07)
	(_source (\./../src/mux_2x1_5b.vhd\))
	(_parameters tan)
	(_code 0102500605575d145756135a580200045702040703)
	(_ent
		(_time 1499229524790)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1 ((_dto i 4 i 0)))))
		(_port (_int E0 0 0 6(_ent(_in))))
		(_port (_int E1 0 0 6(_ent(_in))))
		(_port (_int sel -1 0 7(_ent(_in))))
		(_port (_int S 0 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment (_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . comportamental 1 -1)
)
I 000055 55 890           1499229547599 comportamental
(_unit VHDL (mux_4x1_1b 0 4(comportamental 0 15))
	(_version vd0)
	(_time 1499229547600 2017.07.05 01:39:07)
	(_source (\./../src/mux_4x1_1b.vhd\))
	(_parameters tan)
	(_code 2023712525767c357772347b792321257623212622)
	(_ent
		(_time 1499229524538)
	)
	(_object
		(_port (_int E0 -1 0 6(_ent(_in))))
		(_port (_int E1 -1 0 7(_ent(_in))))
		(_port (_int E2 -1 0 8(_ent(_in))))
		(_port (_int E3 -1 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1 ((_dto i 1 i 0)))))
		(_port (_int sel 0 0 10(_ent(_in))))
		(_port (_int S -1 0 11(_ent(_out))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs (_simple)(_trgt(5))(_sens(0)(1)(2)(3)(4)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . comportamental 1 -1)
)
I 000055 55 751           1499229547623 comportamental
(_unit VHDL (mux_2x1_32b 0 4(comportamental 0 10))
	(_version vd0)
	(_time 1499229547624 2017.07.05 01:39:07)
	(_source (\./../src/mux_2x1_32b.vhd\))
	(_parameters tan)
	(_code 3033613435666c256660226b693331356633333332)
	(_ent
		(_time 1499229524766)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 5(_array -1 ((_dto i 31 i 0)))))
		(_port (_int E1 0 0 5(_ent(_in))))
		(_port (_int E2 0 0 5(_ent(_in))))
		(_port (_int sel -1 0 6(_ent(_in))))
		(_port (_int S 0 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment (_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . comportamental 1 -1)
)
I 000043 55 4802          1499229547652 Mp
(_unit VHDL (mp 0 7(mp 0 26))
	(_version vd0)
	(_time 1499229547653 2017.07.05 01:39:07)
	(_source (\./../src/mp.vhd\))
	(_parameters tan)
	(_code 4f4c1e4c19184f581d4c0b141e491b484f491b484f)
	(_ent
		(_time 1499229524702)
	)
	(_object
		(_gen (_int BE -1 0 9 \16\ (_ent gms((i 16)))))
		(_gen (_int BP -1 0 10 \32\ (_ent((i 32)))))
		(_gen (_int Tz -2 0 11 \1.5 ns\ (_ent((ns 4609434218613702656)))))
		(_gen (_int Twrite -2 0 12 \1 ns\ (_ent((ns 4636737291354636288)))))
		(_gen (_int Tsetup -2 0 13 \1 ns\ (_ent((ns 4607182418800017408)))))
		(_gen (_int Tread -2 0 14 \1 ns\ (_ent gms((ns 4636737291354636288)))))
		(_port (_int enable -3 0 17(_ent(_in)(_event))))
		(_port (_int rw -3 0 18(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~12 0 19(_array -3 ((_dto c 1 i 0)))))
		(_port (_int ender 0 0 19(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{511~downto~0}~12 0 20(_array -3 ((_dto i 511 i 0)))))
		(_port (_int dado 1 0 20(_ent(_in))))
		(_port (_int pronto -3 0 21(_ent(_out))))
		(_port (_int dadoOut 1 0 22(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{BP/4-1~downto~0}~13 0 29(_array -3 ((_dto c 2 i 0)))))
		(_type (_int tipo_memoria 0 29(_array 2 ((_to i 0 c 3)))))
		(_sig (_int MMp 3 0 30(_arch(_uni((_others(_others(i 2))))))))
		(_type (_int ~INTEGER~range~0~to~{2**BE-1}~13 0 33(_scalar (_to i 0 c 4))))
		(_var (_int endereco 4 0 33(_prcs 0)))
		(_prcs
			(line__32(_arch 0 0 32(_prcs (_simple)(_trgt(4)(5)(5(d_7_0))(5(d_15_8))(5(d_23_16))(5(d_31_24))(5(d_39_32))(5(d_47_40))(5(d_55_48))(5(d_63_56))(5(d_71_64))(5(d_79_72))(5(d_87_80))(5(d_95_88))(5(d_103_96))(5(d_111_104))(5(d_119_112))(5(d_127_120))(5(d_135_128))(5(d_143_136))(5(d_151_144))(5(d_159_152))(5(d_167_160))(5(d_175_168))(5(d_183_176))(5(d_191_184))(5(d_199_192))(5(d_207_200))(5(d_215_208))(5(d_223_216))(5(d_231_224))(5(d_239_232))(5(d_247_240))(5(d_255_248))(5(d_263_256))(5(d_271_264))(5(d_279_272))(5(d_287_280))(5(d_295_288))(5(d_303_296))(5(d_311_304))(5(d_319_312))(5(d_327_320))(5(d_335_328))(5(d_343_336))(5(d_351_344))(5(d_359_352))(5(d_367_360))(5(d_375_368))(5(d_383_376))(5(d_391_384))(5(d_399_392))(5(d_407_400))(5(d_415_408))(5(d_423_416))(5(d_431_424))(5(d_439_432))(5(d_447_440))(5(d_455_448))(5(d_463_456))(5(d_471_464))(5(d_479_472))(5(d_487_480))(5(d_495_488))(5(d_503_496))(5(d_511_504))(6))(_sens(0))(_mon)(_read(1)(2)(3(d_7_0))(3(d_15_8))(3(d_23_16))(3(d_31_24))(3(d_39_32))(3(d_47_40))(3(d_55_48))(3(d_63_56))(3(d_71_64))(3(d_79_72))(3(d_87_80))(3(d_95_88))(3(d_103_96))(3(d_111_104))(3(d_119_112))(3(d_127_120))(3(d_135_128))(3(d_143_136))(3(d_151_144))(3(d_159_152))(3(d_167_160))(3(d_175_168))(3(d_183_176))(3(d_191_184))(3(d_199_192))(3(d_207_200))(3(d_215_208))(3(d_223_216))(3(d_231_224))(3(d_239_232))(3(d_247_240))(3(d_255_248))(3(d_263_256))(3(d_271_264))(3(d_279_272))(3(d_287_280))(3(d_295_288))(3(d_303_296))(3(d_311_304))(3(d_319_312))(3(d_327_320))(3(d_335_328))(3(d_343_336))(3(d_351_344))(3(d_359_352))(3(d_367_360))(3(d_375_368))(3(d_383_376))(3(d_391_384))(3(d_399_392))(3(d_407_400))(3(d_415_408))(3(d_423_416))(3(d_431_424))(3(d_439_432))(3(d_447_440))(3(d_455_448))(3(d_463_456))(3(d_471_464))(3(d_479_472))(3(d_487_480))(3(d_495_488))(3(d_503_496))(3(d_511_504))(6)))))
		)
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (1 STD_LOGIC_VECTOR)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_static
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
	)
	(_model . Mp 5 -1)
)
I 000055 55 1807          1499229547705 comportamental
(_unit VHDL (maprom_cop 0 5(comportamental 0 13))
	(_version vd0)
	(_time 1499229547706 2017.07.05 01:39:07)
	(_source (\./../src/maprom_cop.vhd\))
	(_parameters tan)
	(_code 7e7d2f7f2a282a697d2d38247b7b28787d7828797e)
	(_ent
		(_time 1499229524660)
	)
	(_object
		(_port (_int CLK -1 0 7(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8(_array -1 ((_dto i 5 i 0)))))
		(_port (_int cop 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 9(_array -1 ((_dto i 4 i 0)))))
		(_port (_int Lcop 1 0 9(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 14(_array -1 ((_dto i 4 i 0)))))
		(_type (_int memoria 0 14(_array 2 ((_to i 0 i 63)))))
		(_sig (_int mem 3 0 15(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__17(_arch 0 0 17(_assignment (_trgt(3(2))))))
			(line__18(_arch 1 0 18(_assignment (_trgt(3(3))))))
			(line__19(_arch 2 0 19(_assignment (_trgt(3(4))))))
			(line__20(_arch 3 0 20(_assignment (_trgt(3(5))))))
			(line__21(_arch 4 0 21(_assignment (_trgt(3(8))))))
			(line__22(_arch 5 0 22(_assignment (_trgt(3(10))))))
			(line__23(_arch 6 0 23(_assignment (_trgt(3(35))))))
			(line__24(_arch 7 0 24(_assignment (_trgt(3(43))))))
			(line__25(_arch 8 0 25(_assignment (_trgt(3(63))))))
			(line__26(_arch 9 0 26(_prcs (_trgt(2))(_sens(0)(1)(3))(_dssslsensitivity 1)(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50463235 2)
		(50463235 3)
		(50529026 2)
		(33686019 2)
		(50528770 2)
		(33751810 2)
		(50463234 3)
		(33751554 2)
		(33686018 2)
	)
	(_model . comportamental 10 -1)
)
I 000055 55 3846          1499229547731 comportamental
(_unit VHDL (mc 0 5(comportamental 0 13))
	(_version vd0)
	(_time 1499229547732 2017.07.05 01:39:07)
	(_source (\./../src/mc.vhd\))
	(_parameters tan)
	(_code 9d9ecc92caca9d8b9cc9d9c7cf9bc99b9e9bc99b9e)
	(_ent
		(_time 1499229524825)
	)
	(_object
		(_port (_int CLK -1 0 7(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1 ((_dto i 4 i 0)))))
		(_port (_int Estd 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{29~downto~0}~12 0 9(_array -1 ((_dto i 29 i 0)))))
		(_port (_int MicroInst 1 0 9(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{29~downto~0}~13 0 14(_array -1 ((_dto i 29 i 0)))))
		(_type (_int memoria 0 14(_array 2 ((_to i 0 i 31)))))
		(_sig (_int mem 3 0 15(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__17(_arch 0 0 17(_assignment (_trgt(3(0))))))
			(line__18(_arch 1 0 18(_assignment (_trgt(3(1))))))
			(line__19(_arch 2 0 19(_assignment (_trgt(3(2))))))
			(line__20(_arch 3 0 20(_assignment (_trgt(3(3))))))
			(line__21(_arch 4 0 21(_assignment (_trgt(3(4))))))
			(line__22(_arch 5 0 22(_assignment (_trgt(3(5))))))
			(line__23(_arch 6 0 23(_assignment (_trgt(3(6))))))
			(line__24(_arch 7 0 24(_assignment (_trgt(3(7))))))
			(line__25(_arch 8 0 25(_assignment (_trgt(3(8))))))
			(line__26(_arch 9 0 26(_assignment (_trgt(3(9))))))
			(line__27(_arch 10 0 27(_assignment (_trgt(3(10))))))
			(line__28(_arch 11 0 28(_assignment (_trgt(3(11))))))
			(line__29(_arch 12 0 29(_assignment (_trgt(3(12))))))
			(line__30(_arch 13 0 30(_assignment (_trgt(3(13))))))
			(line__31(_arch 14 0 31(_assignment (_trgt(3(14))))))
			(line__32(_arch 15 0 32(_assignment (_trgt(3(15))))))
			(line__33(_arch 16 0 33(_assignment (_trgt(3(16))))))
			(line__34(_arch 17 0 34(_assignment (_trgt(3(17))))))
			(line__35(_arch 18 0 35(_assignment (_trgt(3(18))))))
			(line__36(_arch 19 0 36(_assignment (_trgt(3(19))))))
			(line__37(_arch 20 0 37(_assignment (_trgt(3(20))))))
			(line__38(_arch 21 0 38(_assignment (_trgt(3(21))))))
			(line__39(_arch 22 0 39(_prcs (_trgt(2))(_sens(0)(1)(3))(_dssslsensitivity 1)(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 50463234 33686018 33686018 33686018 33686018 33686018 514)
		(33686274 33751554 33686018 33686019 33686018 33686018 33751554 770)
		(33686019 50463234 33686018 33686019 33686018 33686018 33686274 514)
		(33751810 50463234 50463234 33686019 33686018 33686275 33686019 515)
		(33751810 50463234 33751554 33686018 33686018 33686274 50463234 515)
		(33686018 50463234 33686018 33686019 33686018 50463234 33686019 514)
		(33686018 50463234 33686018 33686019 33686018 33686274 33686019 514)
		(33686018 50463234 33686018 50528771 33686018 50463234 33686019 514)
		(33686018 50463234 33686018 33686019 33686019 50463234 33686019 514)
		(33686018 50463234 33686018 50463235 33686018 50463234 33686019 514)
		(33686018 50463234 33686018 50463235 33686019 50463234 33686019 514)
		(33686018 50463234 33686018 33751555 33686018 50463234 33686019 514)
		(33686018 50463234 33686018 33751555 33686018 50463490 33686019 514)
		(33686018 50463234 33686018 33751555 33686019 50463234 33686019 514)
		(33751554 50529027 33686018 33686019 33686019 33686018 33686018 514)
		(33751554 50463234 33686018 33686019 33686274 33686018 33686274 514)
		(33751554 50463234 33686019 33686019 33686019 33686018 33686018 514)
		(33686018 50463234 33686018 33686019 33751554 33686018 33686274 514)
		(50463234 33686274 33751555 33686018 50463234 33751554 33686019 514)
		(33686018 50463234 33686018 33686019 33751810 33686018 33686274 514)
	)
	(_model . comportamental 23 -1)
)
I 000055 55 1277          1499229547757 comportamental
(_unit VHDL (mdado 0 5(comportamental 0 12))
	(_version vd0)
	(_time 1499229547758 2017.07.05 01:39:07)
	(_source (\./../src/mdado.vhd\))
	(_parameters tan)
	(_code bdbeece9edeae8abb8befbe7b8bbb9bbbcbbb9bbeb)
	(_ent
		(_time 1499229523942)
	)
	(_object
		(_port (_int CLK -1 0 6(_ent(_in)(_event))))
		(_port (_int Menable -1 0 6(_ent(_in))))
		(_port (_int rw -1 0 6(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 7(_array -1 ((_dto i 11 i 0)))))
		(_port (_int Addr 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int WriteData 1 0 8(_ent(_in))))
		(_port (_int ReadData 1 0 9(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 13(_array -1 ((_dto i 31 i 0)))))
		(_type (_int memoria 0 13(_array 2 ((_to i 0 i 4095)))))
		(_sig (_int mem 3 0 14(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs (_simple)(_trgt(5)(6))(_sens(0)(1)(2)(3))(_mon)(_read(4)(6)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . comportamental 1 -1)
)
I 000055 55 1740          1499229547784 comportamental
(_unit VHDL (maprom_funct 0 5(comportamental 0 13))
	(_version vd0)
	(_time 1499229547785 2017.07.05 01:39:07)
	(_source (\./../src/maprom_funct.vhd\))
	(_parameters tan)
	(_code cccf9d999e9a98dbcf9e8a96c9c99acacacbc9ca99)
	(_ent
		(_time 1499229525052)
	)
	(_object
		(_port (_int CLK -1 0 7(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8(_array -1 ((_dto i 5 i 0)))))
		(_port (_int cop 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 9(_array -1 ((_dto i 4 i 0)))))
		(_port (_int Lcop 1 0 9(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 14(_array -1 ((_dto i 4 i 0)))))
		(_type (_int memoria 0 14(_array 2 ((_to i 0 i 63)))))
		(_sig (_int mem 3 0 15(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__17(_arch 0 0 17(_assignment (_trgt(3(0))))))
			(line__18(_arch 1 0 18(_assignment (_trgt(3(8))))))
			(line__19(_arch 2 0 19(_assignment (_trgt(3(32))))))
			(line__20(_arch 3 0 20(_assignment (_trgt(3(33))))))
			(line__21(_arch 4 0 21(_assignment (_trgt(3(34))))))
			(line__22(_arch 5 0 22(_assignment (_trgt(3(36))))))
			(line__23(_arch 6 0 23(_assignment (_trgt(3(37))))))
			(line__24(_arch 7 0 24(_assignment (_trgt(3(42))))))
			(line__25(_arch 8 0 25(_prcs (_trgt(2))(_sens(0)(1)(3))(_dssslsensitivity 1)(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33751810 3)
		(33751555 3)
		(33751554 3)
		(50528770 3)
		(33686274 2)
		(33686274 3)
		(50463490 2)
		(50463490 3)
	)
	(_model . comportamental 9 -1)
)
I 000052 55 4135          1499229547816 Cache_dados
(_unit VHDL (cache_dados 0 29(cache_dados 0 51))
	(_version vd0)
	(_time 1499229547817 2017.07.05 01:39:07)
	(_source (\./../src/cache_dados.vhd\))
	(_parameters tan)
	(_code fbf8fdaba8acaceda2a8eea2fcfdfffdfafdfffdad)
	(_ent
		(_time 1499229524186)
	)
	(_object
		(_gen (_int Tacesso -1 0 31 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_port (_int menable -2 0 34(_ent(_in)(_event))))
		(_port (_int OvfI -2 0 35(_ent(_in)(_event))))
		(_port (_int RW -2 0 36(_ent(_in))))
		(_port (_int RW_mem -2 0 37(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 38(_array -2 ((_dto i 15 i 0)))))
		(_port (_int Ender 0 0 38(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 39(_array -2 ((_dto i 31 i 0)))))
		(_port (_int Dados_entrada 1 0 39(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{511~downto~0}~12 0 40(_array -2 ((_dto i 511 i 0)))))
		(_port (_int Dados_mem 2 0 40(_ent(_in))))
		(_port (_int Dados_buffer 2 0 41(_ent(_out))))
		(_port (_int Ender_buffer 0 0 42(_ent(_out))))
		(_port (_int Dados_saida 1 0 43(_ent(_out))))
		(_port (_int Hit -2 0 44(_ent(_out))))
		(_port (_int OvfO -2 0 45(_ent(_out))))
		(_port (_int ReadyMD -2 0 46(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 52(_array -2 ((_dto i 31 i 0)))))
		(_type (_int cache 0 52(_array 3 ((_to i 0 i 2047)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 53(_array -2 ((_dto i 2 i 0)))))
		(_type (_int tabela_tag 0 53(_array 5 ((_to i 0 i 127)))))
		(_sig (_int CacheD1 4 0 54(_arch(_uni((_others(_others(i 2))))))))
		(_sig (_int CacheD2 4 0 55(_arch(_uni((_others(_others(i 2))))))))
		(_sig (_int Tag_tab1 6 0 56(_arch(_uni((_others(_others(i 2))))))))
		(_sig (_int Tag_tab2 6 0 57(_arch(_uni((_others(_others(i 2))))))))
		(_type (_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 58(_array -2 ((_dto i 127 i 0)))))
		(_sig (_int Valid_tab1 7 0 58(_arch(_uni((_others(i 2)))))))
		(_sig (_int Valid_tab2 7 0 59(_arch(_uni((_others(i 2)))))))
		(_sig (_int LRU_tab1 7 0 60(_arch(_uni((_others(i 3)))))))
		(_sig (_int LRU_tab2 7 0 61(_arch(_uni((_others(i 2)))))))
		(_sig (_int Dirty1 7 0 62(_arch(_uni((_others(i 2)))))))
		(_sig (_int Dirty2 7 0 63(_arch(_uni((_others(i 2)))))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 64(_array -2 ((_dto i 2 i 0)))))
		(_sig (_int Tag_eq1 8 0 64(_arch(_uni((_others(i 2)))))))
		(_sig (_int Tag_eq2 8 0 65(_arch(_uni((_others(i 2)))))))
		(_sig (_int Hit1 -2 0 66(_arch(_uni((i 2))))))
		(_sig (_int Hit2 -2 0 67(_arch(_uni((i 2))))))
		(_prcs
			(line__72(_arch 0 0 72(_assignment (_trgt(23))(_sens(4(d_12_6))(15))(_mon))))
			(line__73(_arch 1 0 73(_assignment (_trgt(24))(_sens(4(d_12_6))(16))(_mon))))
			(line__74(_arch 2 0 74(_assignment (_trgt(25))(_sens(4(d_12_6))(4(15))(4(14))(4(13))(17)(23(2))(23(1))(23(0)))(_mon))))
			(line__75(_arch 3 0 75(_assignment (_trgt(26))(_sens(4(d_12_6))(4(15))(4(14))(4(13))(18)(24(2))(24(1))(24(0)))(_mon))))
			(line__76(_arch 4 0 76(_assignment (_trgt(10))(_sens(25)(26)))))
			(line__77(_arch 5 0 77(_prcs (_simple)(_trgt(7(d_31_0))(7(d_63_32))(7(d_95_64))(7(d_127_96))(7(d_159_128))(7(d_191_160))(7(d_223_192))(7(d_255_224))(7(d_287_256))(7(d_319_288))(7(d_351_320))(7(d_383_352))(7(d_415_384))(7(d_447_416))(7(d_479_448))(7(d_511_480))(8)(9)(11)(12)(13)(14)(15)(16)(17)(18)(19)(20)(21)(22))(_sens(0)(1)(2)(3))(_mon)(_read(4(d_12_2))(4(d_15_13))(4(d_12_6))(5)(6(d_31_0))(6(d_63_32))(6(d_95_64))(6(d_127_96))(6(d_159_128))(6(d_191_160))(6(d_223_192))(6(d_255_224))(6(d_287_256))(6(d_319_288))(6(d_351_320))(6(d_383_352))(6(d_415_384))(6(d_447_416))(6(d_479_448))(6(d_511_480))(13)(14)(15)(16)(17)(18)(19)(20)(21)(22)(25)(26)))))
		)
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (1 STD_LOGIC_VECTOR)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(33686018 514)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
	)
	(_model . Cache_dados 6 -1)
)
I 000051 55 2477          1499229547862 Cache_Inst
(_unit VHDL (cache_inst 0 29(cache_inst 0 45))
	(_version vd0)
	(_time 1499229547863 2017.07.05 01:39:07)
	(_source (\./../src/cache_inst.vhd\))
	(_parameters tan)
	(_code 2a292f2e7a7d7d3c21783f732d2c232c7f2d292d2e)
	(_ent
		(_time 1499229523361)
	)
	(_object
		(_gen (_int Tacesso -1 0 31 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_port (_int menable -2 0 34(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 35(_array -2 ((_dto i 15 i 0)))))
		(_port (_int Ender 0 0 35(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{511~downto~0}~12 0 36(_array -2 ((_dto i 511 i 0)))))
		(_port (_int Dados_from_mem 1 0 36(_ent(_in))))
		(_port (_int W -2 0 37(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 38(_array -2 ((_dto i 31 i 0)))))
		(_port (_int Dados_cache 2 0 38(_ent(_out))))
		(_port (_int Hit -2 0 39(_ent(_out))))
		(_port (_int ReadyMI -2 0 40(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 46(_array -2 ((_dto i 31 i 0)))))
		(_type (_int cache 0 46(_array 3 ((_to i 0 i 4095)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 47(_array -2 ((_dto i 1 i 0)))))
		(_type (_int tabela_tag 0 47(_array 5 ((_to i 0 i 255)))))
		(_sig (_int CacheI 4 0 49(_arch(_uni((_others(_others(i 2))))))))
		(_sig (_int Tag_tab 6 0 50(_arch(_uni((_others(_others(i 2))))))))
		(_type (_int ~STD_LOGIC_VECTOR{255~downto~0}~13 0 51(_array -2 ((_dto i 255 i 0)))))
		(_sig (_int Valid_tab 7 0 51(_arch(_uni((_others(i 2)))))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~132 0 52(_array -2 ((_dto i 1 i 0)))))
		(_sig (_int Tag_eq 8 0 52(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__55(_arch 0 0 55(_prcs (_simple)(_trgt(4)(5)(6)(7)(8)(9)(10))(_sens(0)(3))(_mon)(_read(1(d_15_14))(1(d_13_2))(1(15))(1(14))(1(d_13_6))(2(d_31_0))(2(d_63_32))(2(d_95_64))(2(d_127_96))(2(d_159_128))(2(d_191_160))(2(d_223_192))(2(d_255_224))(2(d_287_256))(2(d_319_288))(2(d_351_320))(2(d_383_352))(2(d_415_384))(2(d_447_416))(2(d_479_448))(2(d_511_480))(7)(8)(9)(10(1))(10(0))))))
		)
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (1 STD_LOGIC_VECTOR)))
	)
	(_split (7)(8)(9)
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
	)
	(_model . Cache_Inst 1 -1)
)
I 000055 55 1208          1499229547892 comportamental
(_unit VHDL (alu 0 5(comportamental 0 13))
	(_version vd0)
	(_time 1499229547893 2017.07.05 01:39:07)
	(_source (\./../src/alu.vhd\))
	(_parameters tan)
	(_code 3a393d3f386c6b2c3a6a79616e3c3b3c693d3f3c3b)
	(_ent
		(_time 1499229524052)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1 ((_dto i 3 i 0)))))
		(_port (_int ALUop 0 0 6(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1 ((_dto i 31 i 0)))))
		(_port (_int a 1 0 7(_ent(_in))))
		(_port (_int b 1 0 8(_ent(_in))))
		(_port (_int zero -1 0 9(_ent(_out))))
		(_port (_int ALUrst 1 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int saida 2 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs (_simple)(_trgt(3)(4)(5))(_sens(0)(1)(2)(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(514)
	)
	(_model . comportamental 1 -1)
)
I 000055 55 724           1499229547918 comportamental
(_unit VHDL (add_32 0 5(comportamental 0 13))
	(_version vd0)
	(_time 1499229547919 2017.07.05 01:39:07)
	(_source (\./../src/add_32.vhd\))
	(_parameters tan)
	(_code 595a5e5a540e094c0f0c4a060a5f585f5d5f5d5c0f)
	(_ent
		(_time 1499229524411)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1 ((_dto i 31 i 0)))))
		(_port (_int E1 0 0 7(_ent(_in))))
		(_port (_int E2 0 0 8(_ent(_in))))
		(_port (_int S 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment (_trgt(2))(_sens(0)(1)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . comportamental 1 -1)
)
I 000051 55 7462          1499229547942 estrutural
(_unit VHDL (carimbo_uc 0 4(estrutural 0 28))
	(_version vd0)
	(_time 1499229547943 2017.07.05 01:39:07)
	(_source (\./../src/carimbo_uc.vhd\))
	(_parameters tan)
	(_code 787b7d79712e2e6e767e3c222b7e2e7d2e7f7d7e7b)
	(_ent
		(_time 1499229524939)
	)
	(_comp
		(MC
			(_object
				(_port (_int CLK -1 0 32(_ent (_in))))
				(_port (_int Estd 3 0 33(_ent (_in))))
				(_port (_int MicroInst 4 0 34(_ent (_out))))
			)
		)
		(MaPROM_cop
			(_object
				(_port (_int CLK -1 0 48(_ent (_in))))
				(_port (_int cop 7 0 49(_ent (_in))))
				(_port (_int Lcop 8 0 50(_ent (_out))))
			)
		)
		(MaPROM_funct
			(_object
				(_port (_int CLK -1 0 40(_ent (_in))))
				(_port (_int cop 5 0 41(_ent (_in))))
				(_port (_int Lcop 6 0 42(_ent (_out))))
			)
		)
		(Mux_4x1_1b
			(_object
				(_port (_int E0 -1 0 56(_ent (_in))))
				(_port (_int E1 -1 0 57(_ent (_in))))
				(_port (_int E2 -1 0 58(_ent (_in))))
				(_port (_int E3 -1 0 59(_ent (_in))))
				(_port (_int sel 9 0 60(_ent (_in))))
				(_port (_int S -1 0 61(_ent (_out))))
			)
		)
		(Mux_2x1_5b
			(_object
				(_port (_int E0 10 0 66(_ent (_in))))
				(_port (_int E1 10 0 66(_ent (_in))))
				(_port (_int sel -1 0 67(_ent (_in))))
				(_port (_int S 10 0 68(_ent (_out))))
			)
		)
		(RE
			(_object
				(_port (_int CLK -1 0 73(_ent (_in))))
				(_port (_int Reset -1 0 74(_ent (_in))))
				(_port (_int D 11 0 75(_ent (_in))))
				(_port (_int S 11 0 76(_ent (_out))))
			)
		)
	)
	(_inst M_C 0 104(_comp MC)
		(_port
			((CLK)(CLK))
			((Estd)(Estd))
			((MicroInst)(MicroInst))
		)
		(_use (_ent . MC)
		)
	)
	(_inst MaPROMcop 0 105(_comp MaPROM_cop)
		(_port
			((CLK)(CLK))
			((cop)(Cop))
			((Lcop)(Lcop))
		)
		(_use (_ent . MaPROM_cop)
		)
	)
	(_inst MaPROMfunct 0 106(_comp MaPROM_funct)
		(_port
			((CLK)(CLK))
			((cop)(Funct))
			((Lcop)(Lfunct))
		)
		(_use (_ent . MaPROM_funct)
		)
	)
	(_inst MuxIn 0 107(_comp Mux_4x1_1b)
		(_port
			((E0)(Start))
			((E1)(Zero))
			((E2)(HitI))
			((E3)(HitD))
			((sel)(Teste))
			((S)(SelVF))
		)
		(_use (_ent . Mux_4x1_1b)
		)
	)
	(_inst MuxMap 0 108(_comp Mux_2x1_5b)
		(_port
			((E0)(Lfunct))
			((E1)(Lcop))
			((sel)(InstType))
			((S)(LInst))
		)
		(_use (_ent . Mux_2x1_5b)
		)
	)
	(_inst MuxVF 0 109(_comp Mux_2x1_5b)
		(_port
			((E0)(Lf))
			((E1)(Lv))
			((sel)(SelVF))
			((S)(Lvf))
		)
		(_use (_ent . Mux_2x1_5b)
		)
	)
	(_inst MuxE 0 110(_comp Mux_2x1_5b)
		(_port
			((E0)(Lvf))
			((E1)(LInst))
			((sel)(Decode))
			((S)(NextEstd))
		)
		(_use (_ent . Mux_2x1_5b)
		)
	)
	(_inst R_E 0 111(_comp RE)
		(_port
			((CLK)(CLK))
			((Reset)(Reset))
			((D)(NextEstd))
			((S)(Estd))
		)
		(_use (_ent . RE)
		)
	)
	(_object
		(_port (_int CLK -1 0 6(_ent(_in))))
		(_port (_int Reset -1 0 7(_ent(_in))))
		(_port (_int HitD -1 0 8(_ent(_in))))
		(_port (_int HitI -1 0 9(_ent(_in))))
		(_port (_int Zero -1 0 10(_ent(_in))))
		(_port (_int Start -1 0 11(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 12(_array -1 ((_dto i 5 i 0)))))
		(_port (_int Funct 0 0 12(_ent(_in))))
		(_port (_int Cop 0 0 13(_ent(_in))))
		(_port (_int rw -1 0 14(_ent(_out))))
		(_port (_int menableD -1 0 15(_ent(_out))))
		(_port (_int menableI -1 0 16(_ent(_out))))
		(_port (_int ce_ri -1 0 17(_ent(_out))))
		(_port (_int ce_pc -1 0 18(_ent(_out))))
		(_port (_int RegWrite -1 0 19(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 20(_array -1 ((_dto i 1 i 0)))))
		(_port (_int RegDest 1 0 20(_ent(_out))))
		(_port (_int ALUSrc -1 0 21(_ent(_out))))
		(_port (_int MemtoReg 1 0 22(_ent(_out))))
		(_port (_int Branch 1 0 23(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 24(_array -1 ((_dto i 3 i 0)))))
		(_port (_int ALUop 2 0 24(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 33(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{29~downto~0}~13 0 34(_array -1 ((_dto i 29 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 41(_array -1 ((_dto i 5 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 42(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~134 0 49(_array -1 ((_dto i 5 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~136 0 50(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 60(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~138 0 66(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 75(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 80(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int NextEstd 12 0 80(_arch(_uni))))
		(_sig (_int Estd 12 0 80(_arch(_uni))))
		(_sig (_int Lv 12 0 80(_arch(_uni))))
		(_sig (_int Lf 12 0 80(_arch(_uni))))
		(_sig (_int Lcop 12 0 80(_arch(_uni))))
		(_sig (_int Lfunct 12 0 80(_arch(_uni))))
		(_sig (_int LInst 12 0 80(_arch(_uni))))
		(_sig (_int Lvf 12 0 80(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{29~downto~0}~1314 0 81(_array -1 ((_dto i 29 i 0)))))
		(_sig (_int MicroInst 13 0 81(_arch(_uni))))
		(_sig (_int SelVF -1 0 82(_arch(_uni))))
		(_sig (_int Decode -1 0 82(_arch(_uni))))
		(_sig (_int InstType -1 0 82(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~1316 0 83(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int Teste 14 0 83(_arch(_uni))))
		(_prcs
			(line__86(_arch 0 0 86(_assignment (_trgt(30))(_sens(7(5))(7(4))(7(3))(7(2))(7(1))(7(0))))))
			(line__87(_arch 1 0 87(_assignment (_alias((menableI)(MicroInst(0))))(_simpleassign BUF)(_trgt(10))(_sens(27(0))))))
			(line__88(_arch 2 0 88(_assignment (_alias((menableD)(MicroInst(1))))(_simpleassign BUF)(_trgt(9))(_sens(27(1))))))
			(line__89(_arch 3 0 89(_assignment (_alias((rw)(MicroInst(2))))(_simpleassign BUF)(_trgt(8))(_sens(27(2))))))
			(line__90(_arch 4 0 90(_assignment (_alias((ce_ri)(MicroInst(3))))(_simpleassign BUF)(_trgt(11))(_sens(27(3))))))
			(line__91(_arch 5 0 91(_assignment (_alias((ce_pc)(MicroInst(4))))(_simpleassign BUF)(_trgt(12))(_sens(27(4))))))
			(line__92(_arch 6 0 92(_assignment (_alias((RegWrite)(MicroInst(5))))(_simpleassign BUF)(_trgt(13))(_sens(27(5))))))
			(line__93(_arch 7 0 93(_assignment (_alias((RegDest)(MicroInst(d_7_6))))(_trgt(14))(_sens(27(d_7_6))))))
			(line__94(_arch 8 0 94(_assignment (_alias((ALUSrc)(MicroInst(8))))(_simpleassign BUF)(_trgt(15))(_sens(27(8))))))
			(line__95(_arch 9 0 95(_assignment (_alias((MemtoReg)(MicroInst(d_10_9))))(_trgt(16))(_sens(27(d_10_9))))))
			(line__96(_arch 10 0 96(_assignment (_alias((Branch)(MicroInst(d_12_11))))(_trgt(17))(_sens(27(d_12_11))))))
			(line__97(_arch 11 0 97(_assignment (_alias((ALUop)(MicroInst(d_16_13))))(_trgt(18))(_sens(27(d_16_13))))))
			(line__99(_arch 12 0 99(_assignment (_alias((Lf)(MicroInst(d_21_17))))(_trgt(22))(_sens(27(d_21_17))))))
			(line__100(_arch 13 0 100(_assignment (_alias((Lv)(MicroInst(d_26_22))))(_trgt(21))(_sens(27(d_26_22))))))
			(line__101(_arch 14 0 101(_assignment (_alias((Teste)(MicroInst(d_28_27))))(_trgt(31))(_sens(27(d_28_27))))))
			(line__102(_arch 15 0 102(_assignment (_alias((Decode)(MicroInst(29))))(_simpleassign BUF)(_trgt(29))(_sens(27(29))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . estrutural 16 -1)
)
I 000051 55 9321          1499229547971 estrutural
(_unit VHDL (fd_estrut 0 4(estrutural 0 27))
	(_version vd0)
	(_time 1499229547972 2017.07.05 01:39:07)
	(_source (\./../src/fd_estrut.vhd\))
	(_parameters tan)
	(_code 9794979894c395819a9484ccc29095909290939191)
	(_ent
		(_time 1499229524456)
	)
	(_comp
		(ALU
			(_object
				(_port (_int ALUop 5 0 30(_ent (_in))))
				(_port (_int a 6 0 31(_ent (_in))))
				(_port (_int b 6 0 32(_ent (_in))))
				(_port (_int zero -1 0 33(_ent (_out))))
				(_port (_int ALUrst 6 0 34(_ent (_out))))
			)
		)
		(Add_32
			(_object
				(_port (_int E1 7 0 39(_ent (_in))))
				(_port (_int E2 7 0 40(_ent (_in))))
				(_port (_int S 7 0 41(_ent (_out))))
			)
		)
		(Mux_4x1_32b
			(_object
				(_port (_int E1 11 0 63(_ent (_in))))
				(_port (_int E2 11 0 63(_ent (_in))))
				(_port (_int E3 11 0 63(_ent (_in))))
				(_port (_int E4 11 0 63(_ent (_in))))
				(_port (_int sel 12 0 64(_ent (_in))))
				(_port (_int S 11 0 65(_ent (_out))))
			)
		)
		(Mux_2x1_32b
			(_object
				(_port (_int E1 10 0 57(_ent (_in))))
				(_port (_int E2 10 0 57(_ent (_in))))
				(_port (_int sel -1 0 58(_ent (_in))))
				(_port (_int S 10 0 59(_ent (_out))))
			)
		)
		(Mux_4x1_5b
			(_object
				(_port (_int E0 8 0 47(_ent (_in))))
				(_port (_int E1 8 0 48(_ent (_in))))
				(_port (_int E2 8 0 49(_ent (_in))))
				(_port (_int E3 8 0 50(_ent (_in))))
				(_port (_int sel 9 0 51(_ent (_in))))
				(_port (_int S 8 0 52(_ent (_out))))
			)
		)
		(Reg_32
			(_object
				(_port (_int CLK -1 0 70(_ent (_in))))
				(_port (_int ce -1 0 70(_ent (_in))))
				(_port (_int reset -1 0 70(_ent (_in))))
				(_port (_int E 13 0 71(_ent (_in))))
				(_port (_int S 13 0 72(_ent (_out))))
			)
		)
		(Sign_Extend
			(_object
				(_port (_int Entrada 15 0 83(_ent (_in))))
				(_port (_int Saida 16 0 84(_ent (_out))))
			)
		)
		(Shift_Left_2
			(_object
				(_port (_int E 14 0 77(_ent (_in))))
				(_port (_int S 14 0 78(_ent (_out))))
			)
		)
		(RegFile
			(_object
				(_port (_int Reset -1 0 90(_ent (_in))))
				(_port (_int Clk -1 0 91(_ent (_in))))
				(_port (_int RegWrite -1 0 92(_ent (_in))))
				(_port (_int ReadReg1 17 0 93(_ent (_in))))
				(_port (_int ReadReg2 17 0 94(_ent (_in))))
				(_port (_int WriteReg 17 0 95(_ent (_in))))
				(_port (_int WriteData 18 0 96(_ent (_in))))
				(_port (_int ReadData1 18 0 97(_ent (_out))))
				(_port (_int ReadData2 18 0 98(_ent (_out))))
			)
		)
	)
	(_inst ALU1 0 115(_comp ALU)
		(_port
			((ALUop)(ALUop))
			((a)(Reg_1))
			((b)(B))
			((zero)(Zero))
			((ALUrst)(ALU_Rst))
		)
		(_use (_ent . ALU)
		)
	)
	(_inst Add1 0 116(_comp Add_32)
		(_port
			((E1)(Inst_Addr))
			((E2)(_string \"00000000000000000000000000000100"\))
			((S)(PC_Incr))
		)
		(_use (_ent . Add_32)
			(_port
				((E1)(E1))
				((E2)(E2))
				((S)(S))
			)
		)
	)
	(_inst Add2 0 117(_comp Add_32)
		(_port
			((E1)(PC_Incr))
			((E2)(Displacement))
			((S)(PC_Branch))
		)
		(_use (_ent . Add_32)
		)
	)
	(_inst Mux1 0 118(_comp Mux_4x1_32b)
		(_port
			((E1)(PC_Incr))
			((E2)(PC_JMP))
			((E3)(PC_Branch))
			((E4)(Reg_1))
			((sel)(Branch))
			((S)(Nxt_Addr))
		)
		(_use (_ent . Mux_4x1_32b)
		)
	)
	(_inst Mux2 0 119(_comp Mux_2x1_32b)
		(_port
			((E1)(Reg_2))
			((E2)(Imed))
			((sel)(ALUSrc))
			((S)(B))
		)
		(_use (_ent . Mux_2x1_32b)
		)
	)
	(_inst Mux3 0 120(_comp Mux_4x1_32b)
		(_port
			((E1)(ALU_Rst))
			((E2)(MD_Dado))
			((E3)(PC_Incr))
			((E4)(_string \"00000000000000000000000000000000"\))
			((sel)(MemtoReg))
			((S)(Write_Data))
		)
		(_use (_ent . Mux_4x1_32b)
			(_port
				((E1)(E1))
				((E2)(E2))
				((E3)(E3))
				((E4)(E4))
				((sel)(sel))
				((S)(S))
			)
		)
	)
	(_inst Mux4 0 121(_comp Mux_4x1_5b)
		(_port
			((E0)(Inst(d_20_16)))
			((E1)(Inst(d_15_11)))
			((E2)(_string \"00111"\))
			((E3)(_string \"10000"\))
			((sel)(RegDest))
			((S)(Write_Reg))
		)
		(_use (_implicit)
			(_port
				((E0)(E0))
				((E1)(E1))
				((E2)(E2))
				((E3)(E3))
				((sel)(sel))
				((S)(S))
			)
		)
	)
	(_inst PC 0 122(_comp Reg_32)
		(_port
			((CLK)(clk))
			((ce)(ce_pc))
			((reset)(Reset))
			((E)(Nxt_Addr))
			((S)(Inst_Addr))
		)
		(_use (_ent . Reg_32)
		)
	)
	(_inst RI 0 123(_comp Reg_32)
		(_port
			((CLK)(clk))
			((ce)(ce_ri))
			((reset)(Reset))
			((E)(MI_Dado))
			((S)(Inst))
		)
		(_use (_ent . Reg_32)
		)
	)
	(_inst Sign_Ext 0 124(_comp Sign_Extend)
		(_port
			((Entrada)(Inst(d_15_0)))
			((Saida)(Imed))
		)
		(_use (_ent . Sign_Extend)
		)
	)
	(_inst SL2 0 125(_comp Shift_Left_2)
		(_port
			((E)(Imed))
			((S)(Displacement))
		)
		(_use (_ent . Shift_Left_2)
		)
	)
	(_inst SL2_2 0 126(_comp Shift_Left_2)
		(_port
			((E)(JMP_Addr))
			((S)(PC_JMP))
		)
		(_use (_ent . Shift_Left_2)
		)
	)
	(_inst Reg_File 0 127(_comp RegFile)
		(_port
			((Reset)(Reset))
			((Clk)(clk))
			((RegWrite)(RegWrite))
			((ReadReg1)(Inst(d_25_21)))
			((ReadReg2)(Inst(d_20_16)))
			((WriteReg)(Write_Reg))
			((WriteData)(Write_Data))
			((ReadData1)(Reg_1))
			((ReadData2)(Reg_2))
		)
		(_use (_ent . RegFile)
		)
	)
	(_object
		(_port (_int Reset -1 0 6(_ent(_in))))
		(_port (_int clk -1 0 7(_ent(_in))))
		(_port (_int ce_ri -1 0 8(_ent(_in))))
		(_port (_int ce_pc -1 0 9(_ent(_in))))
		(_port (_int RegWrite -1 0 10(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 11(_array -1 ((_dto i 1 i 0)))))
		(_port (_int RegDest 0 0 11(_ent(_in))))
		(_port (_int ALUSrc -1 0 12(_ent(_in))))
		(_port (_int MemtoReg 0 0 13(_ent(_in))))
		(_port (_int Branch 0 0 14(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15(_array -1 ((_dto i 3 i 0)))))
		(_port (_int ALUop 1 0 15(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 16(_array -1 ((_dto i 31 i 0)))))
		(_port (_int MI_Dado 2 0 16(_ent(_in))))
		(_port (_int MD_Dado 2 0 17(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 18(_array -1 ((_dto i 11 i 0)))))
		(_port (_int MI_ADDR 3 0 18(_ent(_out))))
		(_port (_int MD_ADDR 3 0 19(_ent(_out))))
		(_port (_int MD_WD 2 0 20(_ent(_out))))
		(_port (_int Zero -1 0 21(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 22(_array -1 ((_dto i 5 i 0)))))
		(_port (_int Cop 4 0 22(_ent(_out))))
		(_port (_int Funct 4 0 23(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 30(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 31(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 39(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 47(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 51(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 57(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 63(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~138 0 64(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 71(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 77(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 83(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 84(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1316 0 93(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~1318 0 96(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 102(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int Write_Reg 19 0 102(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~1322 0 103(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int Reg_1 20 0 103(_arch(_uni))))
		(_sig (_int Reg_2 20 0 103(_arch(_uni))))
		(_sig (_int Write_Data 20 0 103(_arch(_uni))))
		(_sig (_int B 20 0 104(_arch(_uni))))
		(_sig (_int ALU_Rst 20 0 104(_arch(_uni))))
		(_sig (_int Inst_Addr 20 0 105(_arch(_uni))))
		(_sig (_int Nxt_Addr 20 0 105(_arch(_uni))))
		(_sig (_int PC_Incr 20 0 105(_arch(_uni))))
		(_sig (_int PC_Branch 20 0 105(_arch(_uni))))
		(_sig (_int PC_JMP 20 0 105(_arch(_uni))))
		(_sig (_int Imed 20 0 106(_arch(_uni))))
		(_sig (_int Displacement 20 0 106(_arch(_uni))))
		(_sig (_int Inst 20 0 107(_arch(_uni))))
		(_sig (_int JMP_Addr 20 0 107(_arch(_uni))))
		(_prcs
			(line__111(_arch 0 0 111(_assignment (_alias((Cop)(Inst(d_31_26))))(_trgt(16))(_sens(31(d_31_26))))))
			(line__112(_arch 1 0 112(_assignment (_alias((Funct)(Inst(d_5_0))))(_trgt(17))(_sens(31(d_5_0))))))
			(line__113(_arch 2 0 113(_assignment (_trgt(32))(_sens(24(d_31_28))(31(d_25_0))))))
			(line__129(_arch 3 0 129(_assignment (_alias((MI_ADDR)(Inst_Addr(d_13_2))))(_trgt(12))(_sens(24(d_13_2))))))
			(line__130(_arch 4 0 130(_assignment (_alias((MD_ADDR)(ALU_Rst(d_11_0))))(_trgt(13))(_sens(23(d_11_0))))))
			(line__131(_arch 5 0 131(_assignment (_alias((MD_WD)(Reg_2)))(_trgt(14))(_sens(20)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
	)
	(_model . estrutural 6 -1)
)
I 000050 55 9958          1499229548000 Debugural
(_unit VHDL (fd_debug 0 4(debugural 0 33))
	(_version vd0)
	(_time 1499229548001 2017.07.05 01:39:07)
	(_source (\./../src/fd_debug.vhd\))
	(_parameters tan)
	(_code a7a4a7f0a4f3a5b1aaa1b2fdf4a0a2a1a0a1a1a1a3)
	(_ent
		(_time 1499229524001)
	)
	(_comp
		(Mdado
			(_object
				(_port (_int CLK -1 0 36(_ent (_in))))
				(_port (_int Menable -1 0 36(_ent (_in))))
				(_port (_int rw -1 0 36(_ent (_in))))
				(_port (_int Addr 5 0 37(_ent (_in))))
				(_port (_int WriteData 6 0 38(_ent (_in))))
				(_port (_int ReadData 6 0 39(_ent (_out))))
			)
		)
		(Minst
			(_object
				(_port (_int ReadAddr 10 0 60(_ent (_in))))
				(_port (_int Inst 11 0 61(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port (_int ALUop 7 0 43(_ent (_in))))
				(_port (_int a 8 0 44(_ent (_in))))
				(_port (_int b 8 0 45(_ent (_in))))
				(_port (_int zero -1 0 46(_ent (_out))))
				(_port (_int ALUrst 8 0 47(_ent (_out))))
			)
		)
		(Add_32
			(_object
				(_port (_int E1 9 0 52(_ent (_in))))
				(_port (_int E2 9 0 53(_ent (_in))))
				(_port (_int S 9 0 54(_ent (_out))))
			)
		)
		(Mux_4x1_32b
			(_object
				(_port (_int E1 15 0 83(_ent (_in))))
				(_port (_int E2 15 0 83(_ent (_in))))
				(_port (_int E3 15 0 83(_ent (_in))))
				(_port (_int E4 15 0 83(_ent (_in))))
				(_port (_int sel 16 0 84(_ent (_in))))
				(_port (_int S 15 0 85(_ent (_out))))
			)
		)
		(Mux_2x1_32b
			(_object
				(_port (_int E1 14 0 77(_ent (_in))))
				(_port (_int E2 14 0 77(_ent (_in))))
				(_port (_int sel -1 0 78(_ent (_in))))
				(_port (_int S 14 0 79(_ent (_out))))
			)
		)
		(Mux_4x1_5b
			(_object
				(_port (_int E0 12 0 67(_ent (_in))))
				(_port (_int E1 12 0 68(_ent (_in))))
				(_port (_int E2 12 0 69(_ent (_in))))
				(_port (_int E3 12 0 70(_ent (_in))))
				(_port (_int sel 13 0 71(_ent (_in))))
				(_port (_int S 12 0 72(_ent (_out))))
			)
		)
		(Reg_32
			(_object
				(_port (_int CLK -1 0 90(_ent (_in))))
				(_port (_int ce -1 0 90(_ent (_in))))
				(_port (_int reset -1 0 90(_ent (_in))))
				(_port (_int E 17 0 91(_ent (_in))))
				(_port (_int S 17 0 92(_ent (_out))))
			)
		)
		(Sign_Extend
			(_object
				(_port (_int Entrada 19 0 103(_ent (_in))))
				(_port (_int Saida 20 0 104(_ent (_out))))
			)
		)
		(Shift_Left_2
			(_object
				(_port (_int E 18 0 97(_ent (_in))))
				(_port (_int S 18 0 98(_ent (_out))))
			)
		)
		(RegFile
			(_object
				(_port (_int Reset -1 0 110(_ent (_in))))
				(_port (_int Clk -1 0 111(_ent (_in))))
				(_port (_int RegWrite -1 0 112(_ent (_in))))
				(_port (_int ReadReg1 21 0 113(_ent (_in))))
				(_port (_int ReadReg2 21 0 114(_ent (_in))))
				(_port (_int WriteReg 21 0 115(_ent (_in))))
				(_port (_int WriteData 22 0 116(_ent (_in))))
				(_port (_int ReadData1 22 0 117(_ent (_out))))
				(_port (_int ReadData2 22 0 118(_ent (_out))))
			)
		)
	)
	(_inst MD 0 130(_comp Mdado)
		(_port
			((CLK)(clk))
			((Menable)(Menable))
			((rw)(rw))
			((Addr)(ALU_Rst(d_11_0)))
			((WriteData)(Reg_2))
			((ReadData)(MD_Out))
		)
		(_use (_ent . Mdado)
		)
	)
	(_inst MI 0 131(_comp Minst)
		(_port
			((ReadAddr)(Inst_Addr(d_13_2)))
			((Inst)(MI_Out))
		)
		(_use (_ent . Minst)
		)
	)
	(_inst ALU1 0 132(_comp ALU)
		(_port
			((ALUop)(ALUop))
			((a)(Reg_1))
			((b)(B))
			((zero)(Zero))
			((ALUrst)(ALU_Rst))
		)
		(_use (_ent . ALU)
		)
	)
	(_inst Add1 0 133(_comp Add_32)
		(_port
			((E1)(Inst_Addr))
			((E2)(_string \"00000000000000000000000000000100"\))
			((S)(PC_Incr))
		)
		(_use (_ent . Add_32)
			(_port
				((E1)(E1))
				((E2)(E2))
				((S)(S))
			)
		)
	)
	(_inst Add2 0 134(_comp Add_32)
		(_port
			((E1)(PC_Incr))
			((E2)(Displacement))
			((S)(PC_Branch))
		)
		(_use (_ent . Add_32)
		)
	)
	(_inst Mux1 0 135(_comp Mux_4x1_32b)
		(_port
			((E1)(PC_Incr))
			((E2)(PC_JMP))
			((E3)(PC_Branch))
			((E4)(Reg_1))
			((sel)(Branch))
			((S)(Nxt_Addr))
		)
		(_use (_ent . Mux_4x1_32b)
		)
	)
	(_inst Mux2 0 136(_comp Mux_2x1_32b)
		(_port
			((E1)(Reg_2))
			((E2)(Imed))
			((sel)(ALUSrc))
			((S)(B))
		)
		(_use (_ent . Mux_2x1_32b)
		)
	)
	(_inst Mux3 0 137(_comp Mux_4x1_32b)
		(_port
			((E1)(ALU_Rst))
			((E2)(MD_Out))
			((E3)(PC_Incr))
			((E4)(_string \"00000000000000000000000000000000"\))
			((sel)(MemtoReg))
			((S)(Write_Data))
		)
		(_use (_ent . Mux_4x1_32b)
			(_port
				((E1)(E1))
				((E2)(E2))
				((E3)(E3))
				((E4)(E4))
				((sel)(sel))
				((S)(S))
			)
		)
	)
	(_inst Mux4 0 138(_comp Mux_4x1_5b)
		(_port
			((E0)(Inst(d_20_16)))
			((E1)(Inst(d_15_11)))
			((E2)(_string \"00111"\))
			((E3)(_string \"10000"\))
			((sel)(RegDest))
			((S)(Write_Reg))
		)
		(_use (_implicit)
			(_port
				((E0)(E0))
				((E1)(E1))
				((E2)(E2))
				((E3)(E3))
				((sel)(sel))
				((S)(S))
			)
		)
	)
	(_inst PC 0 139(_comp Reg_32)
		(_port
			((CLK)(clk))
			((ce)(ce_pc))
			((reset)(Reset))
			((E)(Nxt_Addr))
			((S)(Inst_Addr))
		)
		(_use (_ent . Reg_32)
		)
	)
	(_inst RI 0 140(_comp Reg_32)
		(_port
			((CLK)(clk))
			((ce)(ce_ri))
			((reset)(Reset))
			((E)(MI_Out))
			((S)(Inst))
		)
		(_use (_ent . Reg_32)
		)
	)
	(_inst Sign_Ext 0 141(_comp Sign_Extend)
		(_port
			((Entrada)(Inst(d_15_0)))
			((Saida)(Imed))
		)
		(_use (_ent . Sign_Extend)
		)
	)
	(_inst SL2 0 142(_comp Shift_Left_2)
		(_port
			((E)(Imed))
			((S)(Displacement))
		)
		(_use (_ent . Shift_Left_2)
		)
	)
	(_inst SL2_2 0 143(_comp Shift_Left_2)
		(_port
			((E)(JMP_Addr))
			((S)(PC_JMP))
		)
		(_use (_ent . Shift_Left_2)
		)
	)
	(_inst Reg_File 0 144(_comp RegFile)
		(_port
			((Reset)(Reset))
			((Clk)(clk))
			((RegWrite)(RegWrite))
			((ReadReg1)(Inst(d_25_21)))
			((ReadReg2)(Inst(d_20_16)))
			((WriteReg)(Write_Reg))
			((WriteData)(Write_Data))
			((ReadData1)(Reg_1))
			((ReadData2)(Reg_2))
		)
		(_use (_ent . RegFile)
		)
	)
	(_object
		(_port (_int Reset -1 0 6(_ent(_in))))
		(_port (_int clk -1 0 7(_ent(_in))))
		(_port (_int menable -1 0 8(_ent(_in))))
		(_port (_int rw -1 0 9(_ent(_in))))
		(_port (_int ce_ri -1 0 10(_ent(_in))))
		(_port (_int ce_pc -1 0 11(_ent(_in))))
		(_port (_int RegWrite -1 0 12(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -1 ((_dto i 1 i 0)))))
		(_port (_int RegDest 0 0 13(_ent(_in))))
		(_port (_int ALUSrc -1 0 14(_ent(_in))))
		(_port (_int MemtoReg 0 0 15(_ent(_in))))
		(_port (_int Branch 0 0 16(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 17(_array -1 ((_dto i 3 i 0)))))
		(_port (_int ALUop 1 0 17(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 19(_array -1 ((_dto i 4 i 0)))))
		(_port (_int Write_Reg 2 0 19(_ent(_buffer))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 20(_array -1 ((_dto i 31 i 0)))))
		(_port (_int Reg_1 3 0 20(_ent(_buffer))))
		(_port (_int Reg_2 3 0 20(_ent(_buffer))))
		(_port (_int Write_Data 3 0 20(_ent(_buffer))))
		(_port (_int B 3 0 21(_ent(_buffer))))
		(_port (_int ALU_Rst 3 0 21(_ent(_buffer))))
		(_port (_int Inst_Addr 3 0 22(_ent(_buffer))))
		(_port (_int Nxt_Addr 3 0 22(_ent(_buffer))))
		(_port (_int PC_Incr 3 0 22(_ent(_buffer))))
		(_port (_int PC_Branch 3 0 22(_ent(_buffer))))
		(_port (_int PC_JMP 3 0 22(_ent(_buffer))))
		(_port (_int Imed 3 0 23(_ent(_buffer))))
		(_port (_int Displacement 3 0 23(_ent(_buffer))))
		(_port (_int MI_Out 3 0 24(_ent(_buffer))))
		(_port (_int Inst 3 0 24(_ent(_buffer))))
		(_port (_int JMP_Addr 3 0 24(_ent(_buffer))))
		(_port (_int MD_Out 3 0 25(_ent(_buffer))))
		(_port (_int Zero -1 0 27(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 28(_array -1 ((_dto i 5 i 0)))))
		(_port (_int Cop 4 0 28(_ent(_out))))
		(_port (_int Funct 4 0 29(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 37(_array -1 ((_dto i 11 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 38(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 43(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 44(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 52(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~136 0 60(_array -1 ((_dto i 11 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 61(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 67(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 71(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 77(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 83(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 84(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~1316 0 91(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~1318 0 97(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 103(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 104(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1322 0 113(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~1324 0 116(_array -1 ((_dto i 31 i 0)))))
		(_prcs
			(line__124(_arch 0 0 124(_assignment (_alias((Cop)(Inst(d_31_26))))(_trgt(30))(_sens(26(d_31_26))))))
			(line__125(_arch 1 0 125(_assignment (_alias((Funct)(Inst(d_5_0))))(_trgt(31))(_sens(26(d_5_0))))))
			(line__126(_arch 2 0 126(_assignment (_trgt(27))(_sens(18(d_31_28))(26(d_25_0))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
	)
	(_model . Debugural 3 -1)
)
I 000062 55 5895          1499229548026 UCP_CarimboEstrutural
(_unit VHDL (ucp_carimbo 0 4(ucp_carimboestrutural 0 37))
	(_version vd0)
	(_time 1499229548027 2017.07.05 01:39:08)
	(_source (\./../src/ucp_carimbo.vhd\))
	(_parameters tan)
	(_code c6c4c593c39092d396c0d59c96c1c4c0cfc092c0c4)
	(_ent
		(_time 1499229523707)
	)
	(_comp
		(Carimbo_UC
			(_object
				(_port (_int CLK -1 0 40(_ent (_in))))
				(_port (_int Reset -1 0 41(_ent (_in))))
				(_port (_int HitD -1 0 42(_ent (_in))))
				(_port (_int HitI -1 0 43(_ent (_in))))
				(_port (_int Zero -1 0 44(_ent (_in))))
				(_port (_int Start -1 0 45(_ent (_in))))
				(_port (_int Funct 5 0 46(_ent (_in))))
				(_port (_int Cop 5 0 47(_ent (_in))))
				(_port (_int rw -1 0 48(_ent (_out))))
				(_port (_int menableD -1 0 49(_ent (_out))))
				(_port (_int menableI -1 0 50(_ent (_out))))
				(_port (_int ce_ri -1 0 51(_ent (_out))))
				(_port (_int ce_pc -1 0 52(_ent (_out))))
				(_port (_int RegWrite -1 0 53(_ent (_out))))
				(_port (_int RegDest 6 0 54(_ent (_out))))
				(_port (_int ALUSrc -1 0 55(_ent (_out))))
				(_port (_int MemtoReg 6 0 56(_ent (_out))))
				(_port (_int Branch 6 0 57(_ent (_out))))
				(_port (_int ALUop 7 0 58(_ent (_out))))
			)
		)
		(FD_Estrut
			(_object
				(_port (_int Reset -1 0 64(_ent (_in))))
				(_port (_int clk -1 0 65(_ent (_in))))
				(_port (_int ce_ri -1 0 66(_ent (_in))))
				(_port (_int ce_pc -1 0 67(_ent (_in))))
				(_port (_int RegWrite -1 0 68(_ent (_in))))
				(_port (_int RegDest 8 0 69(_ent (_in))))
				(_port (_int ALUSrc -1 0 70(_ent (_in))))
				(_port (_int MemtoReg 8 0 71(_ent (_in))))
				(_port (_int Branch 8 0 72(_ent (_in))))
				(_port (_int ALUop 9 0 73(_ent (_in))))
				(_port (_int MI_Dado 10 0 74(_ent (_in))))
				(_port (_int MD_Dado 10 0 75(_ent (_in))))
				(_port (_int MI_ADDR 11 0 76(_ent (_out))))
				(_port (_int MD_ADDR 11 0 77(_ent (_out))))
				(_port (_int MD_WD 10 0 78(_ent (_out))))
				(_port (_int Zero -1 0 79(_ent (_out))))
				(_port (_int Cop 12 0 80(_ent (_out))))
				(_port (_int Funct 12 0 81(_ent (_out))))
			)
		)
	)
	(_inst UC 0 90(_comp Carimbo_UC)
		(_port
			((CLK)(clk))
			((Reset)(reset))
			((HitD)(HitD))
			((HitI)(HitI))
			((Zero)(Zero))
			((Start)(start))
			((Funct)(COPExt))
			((Cop)(COP))
			((rw)(RWM))
			((menableD)(MEND))
			((menableI)(MENI))
			((ce_ri)(ce_ri))
			((ce_pc)(ce_pc))
			((RegWrite)(RegWrite))
			((RegDest)(RegDest))
			((ALUSrc)(ALUSrc))
			((MemtoReg)(MemtoReg))
			((Branch)(Branch))
			((ALUop)(ALUop))
		)
		(_use (_ent . Carimbo_UC)
		)
	)
	(_inst FD 0 91(_comp FD_Estrut)
		(_port
			((Reset)(reset))
			((clk)(clk))
			((ce_ri)(ce_ri))
			((ce_pc)(ce_pc))
			((RegWrite)(RegWrite))
			((RegDest)(RegDest))
			((ALUSrc)(ALUSrc))
			((MemtoReg)(MemtoReg))
			((Branch)(Branch))
			((ALUop)(ALUop))
			((MI_Dado)(MI_Dado))
			((MD_Dado)(MD_Dado))
			((MI_ADDR)(MI_ADDR))
			((MD_ADDR)(MD_ADDR))
			((MD_WD)(MD_WD))
			((Zero)(Zero))
			((Cop)(COP))
			((Funct)(COPExt))
		)
		(_use (_ent . FD_Estrut)
		)
	)
	(_object
		(_port (_int reset -1 0 6(_ent(_in))))
		(_port (_int clk -1 0 7(_ent(_in))))
		(_port (_int HitD -1 0 8(_ent(_in))))
		(_port (_int HitI -1 0 9(_ent(_in))))
		(_port (_int start -1 0 10(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 12(_array -1 ((_dto i 31 i 0)))))
		(_port (_int MI_Dado 0 0 12(_ent(_in))))
		(_port (_int MD_Dado 0 0 13(_ent(_in))))
		(_port (_int zero -1 0 15(_ent(_buffer))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 16(_array -1 ((_dto i 5 i 0)))))
		(_port (_int COP 1 0 16(_ent(_buffer))))
		(_port (_int COPExt 1 0 17(_ent(_buffer))))
		(_port (_int ce_ri -1 0 19(_ent(_buffer))))
		(_port (_int ce_pc -1 0 20(_ent(_buffer))))
		(_port (_int RegWrite -1 0 21(_ent(_buffer))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 22(_array -1 ((_dto i 1 i 0)))))
		(_port (_int RegDest 2 0 22(_ent(_buffer))))
		(_port (_int ALUSrc -1 0 23(_ent(_buffer))))
		(_port (_int MemtoReg 2 0 24(_ent(_buffer))))
		(_port (_int Branch 2 0 25(_ent(_buffer))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 26(_array -1 ((_dto i 3 i 0)))))
		(_port (_int ALUop 3 0 26(_ent(_buffer))))
		(_port (_int menableD -1 0 28(_ent(_out))))
		(_port (_int menableI -1 0 29(_ent(_out))))
		(_port (_int rw -1 0 30(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 31(_array -1 ((_dto i 11 i 0)))))
		(_port (_int MI_ADDR 4 0 31(_ent(_out))))
		(_port (_int MD_ADDR 4 0 32(_ent(_out))))
		(_port (_int MD_WD 0 0 33(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 46(_array -1 ((_dto i 5 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 54(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 58(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~132 0 69(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 73(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 74(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 76(_array -1 ((_dto i 11 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~136 0 80(_array -1 ((_dto i 5 i 0)))))
		(_sig (_int MEND -1 0 85(_arch(_uni))))
		(_sig (_int MENI -1 0 86(_arch(_uni))))
		(_sig (_int RWM -1 0 87(_arch(_uni))))
		(_prcs
			(line__93(_arch 0 0 93(_assignment (_alias((menableD)(MEND)))(_simpleassign BUF)(_trgt(18))(_sens(24)))))
			(line__94(_arch 1 0 94(_assignment (_alias((menableI)(MENI)))(_simpleassign BUF)(_trgt(19))(_sens(25)))))
			(line__95(_arch 2 0 95(_assignment (_alias((rw)(RWM)))(_simpleassign BUF)(_trgt(20))(_sens(26)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . UCP_CarimboEstrutural 3 -1)
)
I 000057 55 3630          1499229548050 UCPCarimboTBArch
(_unit VHDL (ucpcarimbotb 0 4(ucpcarimbotbarch 0 7))
	(_version vd0)
	(_time 1499229548051 2017.07.05 01:39:08)
	(_source (\./../src/ucp_carimbotb.vhd\))
	(_parameters tan)
	(_code e6e4e5b5e3b0b2f0b3b5f7bdb5e0efe0b2e0e4e0b0)
	(_ent
		(_time 1499229524079)
	)
	(_comp
		(UCP_Carimbo
			(_object
				(_port (_int reset -1 0 10(_ent (_in))))
				(_port (_int clk -1 0 11(_ent (_in))))
				(_port (_int HitD -1 0 12(_ent (_in))))
				(_port (_int HitI -1 0 13(_ent (_in))))
				(_port (_int start -1 0 14(_ent (_in))))
				(_port (_int zero -1 0 16(_ent (_buffer))))
				(_port (_int COP 0 0 17(_ent (_buffer))))
				(_port (_int COPExt 0 0 18(_ent (_buffer))))
				(_port (_int menable -1 0 20(_ent (_buffer))))
				(_port (_int rw -1 0 21(_ent (_buffer))))
				(_port (_int ce_ri -1 0 22(_ent (_buffer))))
				(_port (_int ce_pc -1 0 23(_ent (_buffer))))
				(_port (_int RegWrite -1 0 24(_ent (_buffer))))
				(_port (_int RegDest 1 0 25(_ent (_buffer))))
				(_port (_int ALUSrc -1 0 26(_ent (_buffer))))
				(_port (_int MemtoReg 1 0 27(_ent (_buffer))))
				(_port (_int Branch 1 0 28(_ent (_buffer))))
				(_port (_int ALUop 2 0 29(_ent (_buffer))))
			)
		)
	)
	(_inst UCPC 0 55(_comp UCP_Carimbo)
		(_port
			((reset)(reset))
			((clk)(clk))
			((HitD)(HitD))
			((HitI)(HitI))
			((start)(start))
			((zero)(zero))
			((COP)(COP))
			((COPExt)(Funct))
			((menable)(menable))
			((rw)(rw))
			((ce_ri)(ce_ri))
			((ce_pc)(ce_pc))
			((RegWrite)(RegWrite))
			((RegDest)(RegDest))
			((ALUSrc)(ALUSrc))
			((MemtoReg)(MemtoReg))
			((Branch)(Branch))
			((ALUop)(ALUop))
		)
		(_use (_implicit)
			(_port
				((reset)(reset))
				((clk)(clk))
				((HitD)(HitD))
				((HitI)(HitI))
				((start)(start))
				((zero)(zero))
				((COP)(COP))
				((COPExt)(COPExt))
				((menable)(menable))
				((rw)(rw))
				((ce_ri)(ce_ri))
				((ce_pc)(ce_pc))
				((RegWrite)(RegWrite))
				((RegDest)(RegDest))
				((ALUSrc)(ALUSrc))
				((MemtoReg)(MemtoReg))
				((Branch)(Branch))
				((ALUop)(ALUop))
			)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 17(_array -1 ((_dto i 5 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 25(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 29(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int reset -1 0 32(_arch(_uni))))
		(_sig (_int clk -1 0 33(_arch(_uni))))
		(_sig (_int HitD -1 0 34(_arch(_uni))))
		(_sig (_int HitI -1 0 35(_arch(_uni))))
		(_sig (_int zero -1 0 37(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 38(_array -1 ((_dto i 5 i 0)))))
		(_sig (_int COP 3 0 38(_arch(_uni))))
		(_sig (_int Funct 3 0 39(_arch(_uni))))
		(_sig (_int menable -1 0 41(_arch(_uni))))
		(_sig (_int rw -1 0 42(_arch(_uni))))
		(_sig (_int ce_ri -1 0 43(_arch(_uni))))
		(_sig (_int ce_pc -1 0 44(_arch(_uni))))
		(_sig (_int RegWrite -1 0 45(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 46(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int RegDest 4 0 46(_arch(_uni))))
		(_sig (_int ALUSrc -1 0 47(_arch(_uni))))
		(_sig (_int MemtoReg 4 0 48(_arch(_uni))))
		(_sig (_int Branch 4 0 49(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 50(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int ALUop 5 0 50(_arch(_uni))))
		(_sig (_int start -1 0 52(_arch(_uni))))
		(_prcs
			(line__56(_arch 0 0 56(_prcs (_wait_for)(_trgt(0)(1)(2)(3)(17)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . UCPCarimboTBArch 1 -1)
)
I 000055 55 5457          1499229548097 comportamental
(_unit VHDL (fd_tb 0 4(comportamental 0 7))
	(_version vd0)
	(_time 1499229548098 2017.07.05 01:39:08)
	(_source (\./../src/fd_tstb.vhd\))
	(_parameters tan)
	(_code 141715131440160310131241024e411142131012161212)
	(_ent
		(_time 1499229524311)
	)
	(_comp
		(FD_Debug
			(_object
				(_port (_int Reset -1 0 11(_ent (_in))))
				(_port (_int clk -1 0 12(_ent (_in))))
				(_port (_int menable -1 0 13(_ent (_in))))
				(_port (_int rw -1 0 14(_ent (_in))))
				(_port (_int ce_ri -1 0 15(_ent (_in))))
				(_port (_int ce_pc -1 0 16(_ent (_in))))
				(_port (_int RegWrite -1 0 17(_ent (_in))))
				(_port (_int RegDest 0 0 18(_ent (_in))))
				(_port (_int ALUSrc -1 0 19(_ent (_in))))
				(_port (_int MemtoReg 0 0 20(_ent (_in))))
				(_port (_int Branch 0 0 21(_ent (_in))))
				(_port (_int ALUop 1 0 22(_ent (_in))))
				(_port (_int Write_Reg 2 0 24(_ent (_buffer))))
				(_port (_int Reg_1 3 0 25(_ent (_buffer))))
				(_port (_int Reg_2 3 0 25(_ent (_buffer))))
				(_port (_int Write_Data 3 0 25(_ent (_buffer))))
				(_port (_int B 3 0 26(_ent (_buffer))))
				(_port (_int ALU_Rst 3 0 26(_ent (_buffer))))
				(_port (_int Inst_Addr 3 0 27(_ent (_buffer))))
				(_port (_int Nxt_Addr 3 0 27(_ent (_buffer))))
				(_port (_int PC_Incr 3 0 27(_ent (_buffer))))
				(_port (_int PC_Branch 3 0 27(_ent (_buffer))))
				(_port (_int PC_JMP 3 0 27(_ent (_buffer))))
				(_port (_int Imed 3 0 28(_ent (_buffer))))
				(_port (_int Displacement 3 0 28(_ent (_buffer))))
				(_port (_int MI_Out 3 0 29(_ent (_buffer))))
				(_port (_int Inst 3 0 29(_ent (_buffer))))
				(_port (_int JMP_Addr 3 0 29(_ent (_buffer))))
				(_port (_int MD_Out 3 0 30(_ent (_buffer))))
				(_port (_int Zero -1 0 32(_ent (_out))))
				(_port (_int Cop 4 0 33(_ent (_out))))
				(_port (_int Funct 4 0 34(_ent (_out))))
			)
		)
	)
	(_inst M1 0 64(_comp FD_Debug)
		(_port
			((Reset)(Reset))
			((clk)(clk))
			((menable)(menable))
			((rw)(rw))
			((ce_ri)(ce_ri))
			((ce_pc)(ce_pc))
			((RegWrite)(RegWrite))
			((RegDest)(RegDest))
			((ALUSrc)(ALUSrc))
			((MemtoReg)(MemtoReg))
			((Branch)(Branch))
			((ALUop)(ALUop))
			((Write_Reg)(Write_Reg))
			((Reg_1)(Reg_1))
			((Reg_2)(Reg_2))
			((Write_Data)(Write_Data))
			((B)(B))
			((ALU_Rst)(ALU_Rst))
			((Inst_Addr)(Inst_Addr))
			((Nxt_Addr)(Nxt_Addr))
			((PC_Incr)(PC_Incr))
			((PC_Branch)(PC_Branch))
			((PC_JMP)(PC_JMP))
			((Imed)(Imed))
			((Displacement)(Displacement))
			((MI_Out)(MI_Out))
			((Inst)(Inst))
			((JMP_Addr)(JMP_Addr))
			((MD_Out)(MD_Out))
			((Zero)(Zero))
			((Cop)(Cop))
			((Funct)(Funct))
		)
		(_use (_ent . FD_Debug)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 18(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 22(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 24(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 25(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 33(_array -1 ((_dto i 5 i 0)))))
		(_sig (_int Reset -1 0 38(_arch(_uni((i 2))))))
		(_sig (_int clk -1 0 39(_arch(_uni((i 2))))))
		(_sig (_int menable -1 0 40(_arch(_uni((i 2))))))
		(_sig (_int rw -1 0 41(_arch(_uni((i 2))))))
		(_sig (_int ce_ri -1 0 42(_arch(_uni((i 2))))))
		(_sig (_int ce_pc -1 0 43(_arch(_uni((i 2))))))
		(_sig (_int RegWrite -1 0 44(_arch(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~132 0 45(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int RegDest 5 0 45(_arch(_uni(_string \"00"\)))))
		(_sig (_int ALUSrc -1 0 46(_arch(_uni((i 2))))))
		(_sig (_int MemtoReg 5 0 47(_arch(_uni((_others(i 2)))))))
		(_sig (_int Branch 5 0 48(_arch(_uni((_others(i 2)))))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 49(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int ALUop 6 0 49(_arch(_uni((_others(i 2)))))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~136 0 51(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int Write_Reg 7 0 51(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 52(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int Reg_1 8 0 52(_arch(_uni))))
		(_sig (_int Reg_2 8 0 52(_arch(_uni))))
		(_sig (_int Write_Data 8 0 52(_arch(_uni))))
		(_sig (_int B 8 0 53(_arch(_uni))))
		(_sig (_int ALU_Rst 8 0 53(_arch(_uni))))
		(_sig (_int Inst_Addr 8 0 54(_arch(_uni))))
		(_sig (_int Nxt_Addr 8 0 54(_arch(_uni))))
		(_sig (_int PC_Incr 8 0 54(_arch(_uni))))
		(_sig (_int PC_Branch 8 0 54(_arch(_uni))))
		(_sig (_int PC_JMP 8 0 54(_arch(_uni))))
		(_sig (_int Imed 8 0 55(_arch(_uni))))
		(_sig (_int Displacement 8 0 55(_arch(_uni))))
		(_sig (_int MI_Out 8 0 56(_arch(_uni))))
		(_sig (_int Inst 8 0 56(_arch(_uni))))
		(_sig (_int JMP_Addr 8 0 56(_arch(_uni))))
		(_sig (_int MD_Out 8 0 57(_arch(_uni))))
		(_sig (_int Zero -1 0 59(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~1310 0 60(_array -1 ((_dto i 5 i 0)))))
		(_sig (_int Cop 9 0 60(_arch(_uni))))
		(_sig (_int Funct 9 0 61(_arch(_uni))))
		(_prcs
			(line__65(_arch 0 0 65(_prcs (_wait_for)(_trgt(0)(1)(2)(3)(4)(5)(6)(7)(8)(9)(10)(11)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_static
		(770)
		(514)
		(33686274)
		(33686018)
		(50463490)
		(50463234)
		(515)
		(771)
	)
	(_model . comportamental 1 -1)
)
I 000051 55 9958          1499229548133 estrutural
(_unit VHDL (hierarq_estrut 0 4(estrutural 0 20))
	(_version vd0)
	(_time 1499229548134 2017.07.05 01:39:08)
	(_source (\./../src/hierarq_mem.vhd\))
	(_parameters tan)
	(_code 34373b31396365233f64256f673335316232313337)
	(_ent
		(_time 1499229524853)
	)
	(_comp
		(Cache_Inst
			(_object
				(_gen (_int Tacesso -2 0 47(_ent((ns 4617315517961601024)))))
				(_port (_int menable -1 0 50(_ent (_in))))
				(_port (_int Ender 6 0 51(_ent (_in))))
				(_port (_int Dados_from_mem 7 0 52(_ent (_in))))
				(_port (_int W -1 0 53(_ent (_in))))
				(_port (_int Dados_cache 8 0 54(_ent (_out))))
				(_port (_int Hit -1 0 55(_ent (_out))))
				(_port (_int ReadyMI -1 0 56(_ent (_out))))
			)
		)
		(UC_CACHEI
			(_object
				(_port (_int CLK -1 0 81(_ent (_in))))
				(_port (_int HitI -1 0 82(_ent (_in))))
				(_port (_int MenableProc -1 0 83(_ent (_in))))
				(_port (_int ReadyMI -1 0 84(_ent (_in))))
				(_port (_int ReadyMEM -1 0 85(_ent (_in))))
				(_port (_int MenableI -1 0 86(_ent (_out))))
				(_port (_int RWI -1 0 87(_ent (_out))))
				(_port (_int MenableMem -1 0 88(_ent (_out))))
				(_port (_int ReadyIProc -1 0 89(_ent (_out))))
			)
		)
		(Cache_dados
			(_object
				(_gen (_int Tacesso -2 0 26(_ent((ns 4617315517961601024)))))
				(_port (_int menable -1 0 29(_ent (_in))))
				(_port (_int OvfI -1 0 30(_ent (_in))))
				(_port (_int RW -1 0 31(_ent (_in))))
				(_port (_int RW_mem -1 0 32(_ent (_in))))
				(_port (_int Ender 3 0 33(_ent (_in))))
				(_port (_int Dados_entrada 4 0 34(_ent (_in))))
				(_port (_int Dados_mem 5 0 35(_ent (_in))))
				(_port (_int Dados_buffer 5 0 36(_ent (_out))))
				(_port (_int Ender_buffer 3 0 37(_ent (_out))))
				(_port (_int Dados_saida 4 0 38(_ent (_out))))
				(_port (_int Hit -1 0 39(_ent (_out))))
				(_port (_int OvfO -1 0 40(_ent (_out))))
				(_port (_int ReadyMD -1 0 41(_ent (_out))))
			)
		)
		(UC_CACHED
			(_object
				(_port (_int CLK -1 0 95(_ent (_in))))
				(_port (_int HitD -1 0 96(_ent (_in))))
				(_port (_int RWDP -1 0 97(_ent (_in))))
				(_port (_int MenableDProc -1 0 98(_ent (_in))))
				(_port (_int ReadyMD -1 0 99(_ent (_in))))
				(_port (_int OvfO -1 0 100(_ent (_in))))
				(_port (_int ReadyMEM -1 0 101(_ent (_in))))
				(_port (_int RWD -1 0 102(_ent (_out))))
				(_port (_int MenableD -1 0 103(_ent (_out))))
				(_port (_int ReadyDProc -1 0 104(_ent (_out))))
				(_port (_int RWDM -1 0 105(_ent (_out))))
				(_port (_int RWM -1 0 106(_ent (_out))))
				(_port (_int OvfI -1 0 107(_ent (_out))))
				(_port (_int MenableMEM -1 0 108(_ent (_out))))
			)
		)
		(Mp
			(_object
				(_gen (_int BE -3 0 62(_ent((i 16)))))
				(_gen (_int BP -3 0 63(_ent((i 32)))))
				(_gen (_int Tz -2 0 64(_ent((ns 4609434218613702656)))))
				(_gen (_int Twrite -2 0 65(_ent((ns 4636737291354636288)))))
				(_gen (_int Tsetup -2 0 66(_ent((ns 4607182418800017408)))))
				(_gen (_int Tread -2 0 67(_ent((ns 4636737291354636288)))))
				(_port (_int enable -1 0 70(_ent (_in))))
				(_port (_int rw -1 0 71(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~13 0 72(_array -1 ((_dto c 2 i 0)))))
				(_port (_int ender 16 0 72(_ent (_in))))
				(_port (_int dado 9 0 73(_ent (_in))))
				(_port (_int pronto -1 0 74(_ent (_out))))
				(_port (_int dadoOut 9 0 75(_ent (_out))))
			)
		)
		(UC_MP
			(_object
				(_port (_int CLK -1 0 114(_ent (_in))))
				(_port (_int MenableD -1 0 115(_ent (_in))))
				(_port (_int MenableI -1 0 116(_ent (_in))))
				(_port (_int OvfO -1 0 117(_ent (_in))))
				(_port (_int Sel 10 0 118(_ent (_out))))
			)
		)
		(Mux_2x1_1b
			(_object
				(_port (_int E0 -1 0 134(_ent (_in))))
				(_port (_int E1 -1 0 134(_ent (_in))))
				(_port (_int sel -1 0 135(_ent (_in))))
				(_port (_int S -1 0 136(_ent (_out))))
			)
		)
		(Mux_4x1_16b
			(_object
				(_port (_int E0 11 0 124(_ent (_in))))
				(_port (_int E1 11 0 125(_ent (_in))))
				(_port (_int E2 11 0 126(_ent (_in))))
				(_port (_int E3 11 0 127(_ent (_in))))
				(_port (_int sel 12 0 128(_ent (_in))))
				(_port (_int S 11 0 129(_ent (_out))))
			)
		)
	)
	(_inst CI 0 150(_comp Cache_Inst)
		(_port
			((menable)(MeI))
			((Ender)(EnderI))
			((Dados_from_mem)(DadosMem))
			((W)(RWI))
			((Dados_cache)(DadosOutI))
			((Hit)(HitI))
			((ReadyMI)(RdCI))
		)
		(_use (_ent . Cache_Inst)
		)
	)
	(_inst UCI 0 151(_comp UC_CACHEI)
		(_port
			((CLK)(CLK))
			((HitI)(HitI))
			((MenableProc)(MenablePI))
			((ReadyMI)(RdCI))
			((ReadyMEM)(RdM))
			((MenableI)(MeI))
			((RWI)(RWI))
			((MenableMem)(MeMI))
			((ReadyIProc)(ReadyI))
		)
		(_use (_ent . UC_CACHEI)
		)
	)
	(_inst CD 0 152(_comp Cache_dados)
		(_port
			((menable)(MeD))
			((OvfI)(OvfI))
			((RW)(RWD))
			((RW_mem)(RWD_M))
			((Ender)(EnderD))
			((Dados_entrada)(DadosInD))
			((Dados_mem)(DadosMem))
			((Dados_buffer)(DadosBuffer))
			((Ender_buffer)(EnderBuffer))
			((Dados_saida)(DadosOutD))
			((Hit)(HitD))
			((OvfO)(OvfO))
			((ReadyMD)(RdCD))
		)
		(_use (_ent . Cache_dados)
		)
	)
	(_inst UCD 0 153(_comp UC_CACHED)
		(_port
			((CLK)(CLK))
			((HitD)(HitD))
			((RWDP)(RWDP))
			((MenableDProc)(MenablePD))
			((ReadyMD)(RdCD))
			((OvfO)(OvfO))
			((ReadyMEM)(RdM))
			((RWD)(RWD))
			((MenableD)(MeD))
			((ReadyDProc)(ReadyD))
			((RWDM)(RWD_M))
			((RWM)(RWM))
			((OvfI)(OvfI))
			((MenableMEM)(MeMD))
		)
		(_use (_ent . UC_CACHED)
		)
	)
	(_inst M_p 0 154(_comp Mp)
		(_port
			((enable)(MeM))
			((rw)(RWM))
			((ender)(EnderM))
			((dado)(DadosBuffer))
			((pronto)(RdM))
			((dadoOut)(DadosMem))
		)
		(_use (_ent . Mp)
			(_port
				((enable)(enable))
				((rw)(rw))
				((ender)(ender))
				((dado)(dado))
				((pronto)(pronto))
				((dadoOut)(dadoOut))
			)
		)
	)
	(_inst UCMP 0 155(_comp UC_MP)
		(_port
			((CLK)(CLK))
			((MenableD)(MeMD))
			((MenableI)(MeMI))
			((OvfO)(OvfO))
			((Sel)(Sel))
		)
		(_use (_ent . UC_MP)
		)
	)
	(_inst MuxMe 0 157(_comp Mux_2x1_1b)
		(_port
			((E0)(MeMI))
			((E1)(MeMD))
			((sel)(Sel(0)))
			((S)(MeM))
		)
		(_use (_ent . Mux_2x1_1b)
		)
	)
	(_inst MuxEnd 0 158(_comp Mux_4x1_16b)
		(_port
			((E0)(EnderMI))
			((E1)(EnderMD))
			((E2)(_string \"0000000000000000"\))
			((E3)(EnderBuffer))
			((sel)(Sel))
			((S)(EnderM))
		)
		(_use (_ent . Mux_4x1_16b)
			(_port
				((E0)(E0))
				((E1)(E1))
				((E2)(E2))
				((E3)(E3))
				((sel)(sel))
				((S)(S))
			)
		)
	)
	(_object
		(_port (_int CLK -1 0 6(_ent(_in))))
		(_port (_int RWDP -1 0 7(_ent(_in))))
		(_port (_int MenablePD -1 0 8(_ent(_in))))
		(_port (_int MenablePI -1 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1 ((_dto i 15 i 0)))))
		(_port (_int EnderD 0 0 10(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 11(_array -1 ((_dto i 31 i 0)))))
		(_port (_int DadosInD 1 0 11(_ent(_in))))
		(_port (_int EnderI 0 0 12(_ent(_in))))
		(_port (_int ReadyD -1 0 13(_ent(_out))))
		(_port (_int ReadyI -1 0 14(_ent(_out))))
		(_port (_int DadosOutD 1 0 15(_ent(_out))))
		(_port (_int DadosOutI 1 0 16(_ent(_out))))
		(_type (_int STATE 0 22(_enum1 i missd rhitd whitd rdd mprdyd ibuff rhitdbuff whitdbuff rddbuff (_to i 0 i 9))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 33(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 34(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{511~downto~0}~13 0 35(_array -1 ((_dto i 511 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 51(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{511~downto~0}~134 0 52(_array -1 ((_dto i 511 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 54(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{511~downto~0}~138 0 73(_array -1 ((_dto i 511 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 118(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 124(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 128(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int MeI -1 0 139(_arch(_uni))))
		(_sig (_int RWI -1 0 139(_arch(_uni))))
		(_sig (_int HitI -1 0 139(_arch(_uni))))
		(_sig (_int RdCI -1 0 139(_arch(_uni))))
		(_sig (_int MeD -1 0 140(_arch(_uni))))
		(_sig (_int OvfI -1 0 140(_arch(_uni))))
		(_sig (_int RWD -1 0 140(_arch(_uni))))
		(_sig (_int RWD_M -1 0 140(_arch(_uni))))
		(_sig (_int HitD -1 0 140(_arch(_uni))))
		(_sig (_int OvfO -1 0 140(_arch(_uni))))
		(_sig (_int RdCD -1 0 140(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 141(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int EnderBuffer 13 0 141(_arch(_uni))))
		(_sig (_int EnderM 13 0 141(_arch(_uni))))
		(_sig (_int EnderMI 13 0 141(_arch(_uni))))
		(_sig (_int EnderMD 13 0 141(_arch(_uni))))
		(_sig (_int MeM -1 0 142(_arch(_uni))))
		(_sig (_int MeMI -1 0 142(_arch(_uni))))
		(_sig (_int MeMD -1 0 142(_arch(_uni))))
		(_sig (_int RWM -1 0 142(_arch(_uni))))
		(_sig (_int RdM -1 0 142(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{511~downto~0}~1316 0 143(_array -1 ((_dto i 511 i 0)))))
		(_sig (_int DadosMem 14 0 143(_arch(_uni))))
		(_sig (_int DadosBuffer 14 0 143(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~1318 0 144(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int Sel 15 0 144(_arch(_uni))))
		(_prcs
			(line__147(_arch 0 0 147(_assignment (_trgt(24))(_sens(6(d_15_6))))))
			(line__148(_arch 1 0 148(_assignment (_trgt(25))(_sens(4(d_15_6))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.TIME (1 TIME)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 514)
	)
	(_model . estrutural 3 -1)
)
I 000051 55 3952          1499229548174 estrutural
(_unit VHDL (carimbo_tb 0 4(estrutural 0 7))
	(_version vd0)
	(_time 1499229548175 2017.07.05 01:39:08)
	(_source (\./../src/carimbo_tb.vhd\))
	(_parameters tan)
	(_code 53505750510505455a5453574109545605545755515550)
	(_ent
		(_time 1499229524968)
	)
	(_comp
		(Carimbo_UC
			(_object
				(_port (_int CLK -1 0 11(_ent (_in))))
				(_port (_int Reset -1 0 12(_ent (_in))))
				(_port (_int HitD -1 0 13(_ent (_in))))
				(_port (_int HitI -1 0 14(_ent (_in))))
				(_port (_int Zero -1 0 15(_ent (_in))))
				(_port (_int Start -1 0 16(_ent (_in))))
				(_port (_int Funct 0 0 17(_ent (_in))))
				(_port (_int Cop 0 0 18(_ent (_in))))
				(_port (_int rw -1 0 19(_ent (_out))))
				(_port (_int menable -1 0 20(_ent (_out))))
				(_port (_int ce_ri -1 0 21(_ent (_out))))
				(_port (_int ce_pc -1 0 22(_ent (_out))))
				(_port (_int RegWrite -1 0 23(_ent (_out))))
				(_port (_int RegDest 1 0 24(_ent (_out))))
				(_port (_int ALUSrc -1 0 25(_ent (_out))))
				(_port (_int MemtoReg 1 0 26(_ent (_out))))
				(_port (_int Branch 1 0 27(_ent (_out))))
				(_port (_int ALUop 2 0 28(_ent (_out))))
			)
		)
	)
	(_inst M1 0 52(_comp Carimbo_UC)
		(_port
			((CLK)(CLK))
			((Reset)(Reset))
			((HitD)(HitD))
			((HitI)(HitI))
			((Zero)(Zero))
			((Start)(Start))
			((Funct)(Funct))
			((Cop)(Cop))
			((rw)(rw))
			((menable)(menable))
			((ce_ri)(ce_ri))
			((ce_pc)(ce_pc))
			((RegWrite)(RegWrite))
			((RegDest)(RegDest))
			((ALUSrc)(ALUSrc))
			((MemtoReg)(MemtoReg))
			((Branch)(Branch))
			((ALUop)(ALUop))
		)
		(_use (_implicit)
			(_port
				((CLK)(CLK))
				((Reset)(Reset))
				((HitD)(HitD))
				((HitI)(HitI))
				((Zero)(Zero))
				((Start)(Start))
				((Funct)(Funct))
				((Cop)(Cop))
				((rw)(rw))
				((menable)(menable))
				((ce_ri)(ce_ri))
				((ce_pc)(ce_pc))
				((RegWrite)(RegWrite))
				((RegDest)(RegDest))
				((ALUSrc)(ALUSrc))
				((MemtoReg)(MemtoReg))
				((Branch)(Branch))
				((ALUop)(ALUop))
			)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 17(_array -1 ((_dto i 5 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 24(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 28(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int CLK -1 0 32(_arch(_uni((i 2))))))
		(_sig (_int Reset -1 0 33(_arch(_uni((i 2))))))
		(_sig (_int HitD -1 0 34(_arch(_uni((i 2))))))
		(_sig (_int HitI -1 0 35(_arch(_uni((i 2))))))
		(_sig (_int Zero -1 0 36(_arch(_uni((i 2))))))
		(_sig (_int Start -1 0 37(_arch(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 38(_array -1 ((_dto i 5 i 0)))))
		(_sig (_int Funct 3 0 38(_arch(_uni((_others(i 2)))))))
		(_sig (_int Cop 3 0 39(_arch(_uni((_others(i 2)))))))
		(_sig (_int rw -1 0 40(_arch(_uni))))
		(_sig (_int menable -1 0 41(_arch(_uni))))
		(_sig (_int ce_ri -1 0 42(_arch(_uni))))
		(_sig (_int ce_pc -1 0 43(_arch(_uni))))
		(_sig (_int RegWrite -1 0 44(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 45(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int RegDest 4 0 45(_arch(_uni))))
		(_sig (_int ALUSrc -1 0 46(_arch(_uni))))
		(_sig (_int MemtoReg 4 0 47(_arch(_uni))))
		(_sig (_int Branch 4 0 48(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 49(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int ALUop 5 0 49(_arch(_uni))))
		(_prcs
			(line__53(_arch 0 0 53(_prcs (_wait_for)(_trgt(0)(1)(2)(3)(4)(5)(6)(7)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 514)
		(33751554 514)
		(33686019 514)
		(33686019 770)
		(33686019 515)
		(50463235 514)
		(50463235 770)
		(33751555 515)
		(33686018 515)
		(33686018 771)
		(50463234 514)
		(50463234 770)
		(33751554 515)
		(33686019 771)
		(33751555 771)
		(50529027 771)
	)
	(_model . estrutural 1 -1)
)
I 000051 55 9321          1499229562998 estrutural
(_unit VHDL (fd_estrut 0 4(estrutural 0 27))
	(_version vd0)
	(_time 1499229562999 2017.07.05 01:39:22)
	(_source (\./../src/fd_estrut.vhd\))
	(_parameters tan)
	(_code 3f30383a6d6b3d29323c2c646a383d383a383b3939)
	(_ent
		(_time 1499229524456)
	)
	(_comp
		(ALU
			(_object
				(_port (_int ALUop 5 0 30(_ent (_in))))
				(_port (_int a 6 0 31(_ent (_in))))
				(_port (_int b 6 0 32(_ent (_in))))
				(_port (_int zero -1 0 33(_ent (_out))))
				(_port (_int ALUrst 6 0 34(_ent (_out))))
			)
		)
		(Add_32
			(_object
				(_port (_int E1 7 0 39(_ent (_in))))
				(_port (_int E2 7 0 40(_ent (_in))))
				(_port (_int S 7 0 41(_ent (_out))))
			)
		)
		(Mux_4x1_32b
			(_object
				(_port (_int E1 11 0 63(_ent (_in))))
				(_port (_int E2 11 0 63(_ent (_in))))
				(_port (_int E3 11 0 63(_ent (_in))))
				(_port (_int E4 11 0 63(_ent (_in))))
				(_port (_int sel 12 0 64(_ent (_in))))
				(_port (_int S 11 0 65(_ent (_out))))
			)
		)
		(Mux_2x1_32b
			(_object
				(_port (_int E1 10 0 57(_ent (_in))))
				(_port (_int E2 10 0 57(_ent (_in))))
				(_port (_int sel -1 0 58(_ent (_in))))
				(_port (_int S 10 0 59(_ent (_out))))
			)
		)
		(Mux_4x1_5b
			(_object
				(_port (_int E0 8 0 47(_ent (_in))))
				(_port (_int E1 8 0 48(_ent (_in))))
				(_port (_int E2 8 0 49(_ent (_in))))
				(_port (_int E3 8 0 50(_ent (_in))))
				(_port (_int sel 9 0 51(_ent (_in))))
				(_port (_int S 8 0 52(_ent (_out))))
			)
		)
		(Reg_32
			(_object
				(_port (_int CLK -1 0 70(_ent (_in))))
				(_port (_int ce -1 0 70(_ent (_in))))
				(_port (_int reset -1 0 70(_ent (_in))))
				(_port (_int E 13 0 71(_ent (_in))))
				(_port (_int S 13 0 72(_ent (_out))))
			)
		)
		(Sign_Extend
			(_object
				(_port (_int Entrada 15 0 83(_ent (_in))))
				(_port (_int Saida 16 0 84(_ent (_out))))
			)
		)
		(Shift_Left_2
			(_object
				(_port (_int E 14 0 77(_ent (_in))))
				(_port (_int S 14 0 78(_ent (_out))))
			)
		)
		(RegFile
			(_object
				(_port (_int Reset -1 0 90(_ent (_in))))
				(_port (_int Clk -1 0 91(_ent (_in))))
				(_port (_int RegWrite -1 0 92(_ent (_in))))
				(_port (_int ReadReg1 17 0 93(_ent (_in))))
				(_port (_int ReadReg2 17 0 94(_ent (_in))))
				(_port (_int WriteReg 17 0 95(_ent (_in))))
				(_port (_int WriteData 18 0 96(_ent (_in))))
				(_port (_int ReadData1 18 0 97(_ent (_out))))
				(_port (_int ReadData2 18 0 98(_ent (_out))))
			)
		)
	)
	(_inst ALU1 0 115(_comp ALU)
		(_port
			((ALUop)(ALUop))
			((a)(Reg_1))
			((b)(B))
			((zero)(Zero))
			((ALUrst)(ALU_Rst))
		)
		(_use (_ent . ALU)
		)
	)
	(_inst Add1 0 116(_comp Add_32)
		(_port
			((E1)(Inst_Addr))
			((E2)(_string \"00000000000000000000000000000100"\))
			((S)(PC_Incr))
		)
		(_use (_ent . Add_32)
			(_port
				((E1)(E1))
				((E2)(E2))
				((S)(S))
			)
		)
	)
	(_inst Add2 0 117(_comp Add_32)
		(_port
			((E1)(PC_Incr))
			((E2)(Displacement))
			((S)(PC_Branch))
		)
		(_use (_ent . Add_32)
		)
	)
	(_inst Mux1 0 118(_comp Mux_4x1_32b)
		(_port
			((E1)(PC_Incr))
			((E2)(PC_JMP))
			((E3)(PC_Branch))
			((E4)(Reg_1))
			((sel)(Branch))
			((S)(Nxt_Addr))
		)
		(_use (_ent . Mux_4x1_32b)
		)
	)
	(_inst Mux2 0 119(_comp Mux_2x1_32b)
		(_port
			((E1)(Reg_2))
			((E2)(Imed))
			((sel)(ALUSrc))
			((S)(B))
		)
		(_use (_ent . Mux_2x1_32b)
		)
	)
	(_inst Mux3 0 120(_comp Mux_4x1_32b)
		(_port
			((E1)(ALU_Rst))
			((E2)(MD_Dado))
			((E3)(PC_Incr))
			((E4)(_string \"00000000000000000000000000000000"\))
			((sel)(MemtoReg))
			((S)(Write_Data))
		)
		(_use (_ent . Mux_4x1_32b)
			(_port
				((E1)(E1))
				((E2)(E2))
				((E3)(E3))
				((E4)(E4))
				((sel)(sel))
				((S)(S))
			)
		)
	)
	(_inst Mux4 0 121(_comp Mux_4x1_5b)
		(_port
			((E0)(Inst(d_20_16)))
			((E1)(Inst(d_15_11)))
			((E2)(_string \"00111"\))
			((E3)(_string \"10000"\))
			((sel)(RegDest))
			((S)(Write_Reg))
		)
		(_use (_implicit)
			(_port
				((E0)(E0))
				((E1)(E1))
				((E2)(E2))
				((E3)(E3))
				((sel)(sel))
				((S)(S))
			)
		)
	)
	(_inst PC 0 122(_comp Reg_32)
		(_port
			((CLK)(clk))
			((ce)(ce_pc))
			((reset)(Reset))
			((E)(Nxt_Addr))
			((S)(Inst_Addr))
		)
		(_use (_ent . Reg_32)
		)
	)
	(_inst RI 0 123(_comp Reg_32)
		(_port
			((CLK)(clk))
			((ce)(ce_ri))
			((reset)(Reset))
			((E)(MI_Dado))
			((S)(Inst))
		)
		(_use (_ent . Reg_32)
		)
	)
	(_inst Sign_Ext 0 124(_comp Sign_Extend)
		(_port
			((Entrada)(Inst(d_15_0)))
			((Saida)(Imed))
		)
		(_use (_ent . Sign_Extend)
		)
	)
	(_inst SL2 0 125(_comp Shift_Left_2)
		(_port
			((E)(Imed))
			((S)(Displacement))
		)
		(_use (_ent . Shift_Left_2)
		)
	)
	(_inst SL2_2 0 126(_comp Shift_Left_2)
		(_port
			((E)(JMP_Addr))
			((S)(PC_JMP))
		)
		(_use (_ent . Shift_Left_2)
		)
	)
	(_inst Reg_File 0 127(_comp RegFile)
		(_port
			((Reset)(Reset))
			((Clk)(clk))
			((RegWrite)(RegWrite))
			((ReadReg1)(Inst(d_25_21)))
			((ReadReg2)(Inst(d_20_16)))
			((WriteReg)(Write_Reg))
			((WriteData)(Write_Data))
			((ReadData1)(Reg_1))
			((ReadData2)(Reg_2))
		)
		(_use (_ent . RegFile)
		)
	)
	(_object
		(_port (_int Reset -1 0 6(_ent(_in))))
		(_port (_int clk -1 0 7(_ent(_in))))
		(_port (_int ce_ri -1 0 8(_ent(_in))))
		(_port (_int ce_pc -1 0 9(_ent(_in))))
		(_port (_int RegWrite -1 0 10(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 11(_array -1 ((_dto i 1 i 0)))))
		(_port (_int RegDest 0 0 11(_ent(_in))))
		(_port (_int ALUSrc -1 0 12(_ent(_in))))
		(_port (_int MemtoReg 0 0 13(_ent(_in))))
		(_port (_int Branch 0 0 14(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15(_array -1 ((_dto i 3 i 0)))))
		(_port (_int ALUop 1 0 15(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 16(_array -1 ((_dto i 31 i 0)))))
		(_port (_int MI_Dado 2 0 16(_ent(_in))))
		(_port (_int MD_Dado 2 0 17(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 18(_array -1 ((_dto i 11 i 0)))))
		(_port (_int MI_ADDR 3 0 18(_ent(_out))))
		(_port (_int MD_ADDR 3 0 19(_ent(_out))))
		(_port (_int MD_WD 2 0 20(_ent(_out))))
		(_port (_int Zero -1 0 21(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 22(_array -1 ((_dto i 5 i 0)))))
		(_port (_int Cop 4 0 22(_ent(_out))))
		(_port (_int Funct 4 0 23(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 30(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 31(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 39(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 47(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 51(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 57(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 63(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~138 0 64(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 71(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 77(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 83(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 84(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1316 0 93(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~1318 0 96(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 102(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int Write_Reg 19 0 102(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~1322 0 103(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int Reg_1 20 0 103(_arch(_uni))))
		(_sig (_int Reg_2 20 0 103(_arch(_uni))))
		(_sig (_int Write_Data 20 0 103(_arch(_uni))))
		(_sig (_int B 20 0 104(_arch(_uni))))
		(_sig (_int ALU_Rst 20 0 104(_arch(_uni))))
		(_sig (_int Inst_Addr 20 0 105(_arch(_uni))))
		(_sig (_int Nxt_Addr 20 0 105(_arch(_uni))))
		(_sig (_int PC_Incr 20 0 105(_arch(_uni))))
		(_sig (_int PC_Branch 20 0 105(_arch(_uni))))
		(_sig (_int PC_JMP 20 0 105(_arch(_uni))))
		(_sig (_int Imed 20 0 106(_arch(_uni))))
		(_sig (_int Displacement 20 0 106(_arch(_uni))))
		(_sig (_int Inst 20 0 107(_arch(_uni))))
		(_sig (_int JMP_Addr 20 0 107(_arch(_uni))))
		(_prcs
			(line__111(_arch 0 0 111(_assignment (_alias((Cop)(Inst(d_31_26))))(_trgt(16))(_sens(31(d_31_26))))))
			(line__112(_arch 1 0 112(_assignment (_alias((Funct)(Inst(d_5_0))))(_trgt(17))(_sens(31(d_5_0))))))
			(line__113(_arch 2 0 113(_assignment (_trgt(32))(_sens(24(d_31_28))(31(d_25_0))))))
			(line__129(_arch 3 0 129(_assignment (_alias((MI_ADDR)(Inst_Addr(d_13_2))))(_trgt(12))(_sens(24(d_13_2))))))
			(line__130(_arch 4 0 130(_assignment (_alias((MD_ADDR)(ALU_Rst(d_11_0))))(_trgt(13))(_sens(23(d_11_0))))))
			(line__131(_arch 5 0 131(_assignment (_alias((MD_WD)(Reg_2)))(_trgt(14))(_sens(20)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
	)
	(_model . estrutural 6 -1)
)
I 000055 55 710           1499229628973 UC_Cache_dados
(_unit VHDL (uc_cache_dados 0 4(uc_cache_dados 0 17))
	(_version vd0)
	(_time 1499229628974 2017.07.05 01:40:28)
	(_source (\./../src/uc_cache_dados.vhd\))
	(_parameters tan)
	(_code fff1f8afaaabfde9fdfceea5adf9f7f9fafaa9f9fb)
	(_ent
		(_time 1499229524405)
	)
	(_object
		(_port (_int RW -1 0 6(_ent(_in))))
		(_port (_int Valid_proc -1 0 7(_ent(_in))))
		(_port (_int Valid_mem -1 0 8(_ent(_out))))
		(_port (_int Hit -1 0 9(_ent(_in))))
		(_port (_int Ready_mem -1 0 10(_ent(_in))))
		(_port (_int RW_mem -1 0 11(_ent(_out))))
		(_port (_int Ready -1 0 12(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
)
I 000054 55 815           1499229628979 UC_Cache_Inst
(_unit VHDL (uc_cache_inst 0 5(uc_cache_inst 0 20))
	(_version vd0)
	(_time 1499229628980 2017.07.05 01:40:28)
	(_source (\./../src/uc_cache_inst.vhd\))
	(_parameters tan)
	(_code fff1f8afaaabfde9fdfeeea5adf9f7f9fafaa9f9f6)
	(_ent
		(_time 1499229524696)
	)
	(_object
		(_gen (_int Tacesso -1 0 7 \5 ns\ (_ent((ns 4617315517961601024)))))
		(_port (_int Valid_proc -2 0 10(_ent(_in))))
		(_port (_int Valid_mem -2 0 11(_ent(_out))))
		(_port (_int Hit -2 0 12(_ent(_in))))
		(_port (_int Ready -2 0 13(_ent(_out))))
		(_port (_int Ready_mem -2 0 14(_ent(_in))))
		(_port (_int RW_mem -2 0 15(_ent(_out))))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
)
I 000055 55 1089          1499229628985 comportamental
(_unit VHDL (mux_8x1_32b 0 4(comportamental 0 19))
	(_version vd0)
	(_time 1499229628986 2017.07.05 01:40:28)
	(_source (\./../src/mux_8x1_32b.vhd\))
	(_parameters tan)
	(_code fff0a9aeaca9a3eaabfee7a4a6fcfefaa9fcfcfcfd)
	(_ent
		(_time 1499229524880)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1 ((_dto i 31 i 0)))))
		(_port (_int E0 0 0 6(_ent(_in))))
		(_port (_int E1 0 0 7(_ent(_in))))
		(_port (_int E2 0 0 8(_ent(_in))))
		(_port (_int E3 0 0 9(_ent(_in))))
		(_port (_int E4 0 0 10(_ent(_in))))
		(_port (_int E5 0 0 11(_ent(_in))))
		(_port (_int E6 0 0 12(_ent(_in))))
		(_port (_int E7 0 0 13(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 14(_array -1 ((_dto i 2 i 0)))))
		(_port (_int sel 1 0 14(_ent(_in))))
		(_port (_int S 0 0 15(_ent(_out))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs (_simple)(_trgt(9))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . comportamental 1 -1)
)
I 000044 55 3225          1499229629007 Ram
(_unit VHDL (ram 0 27(ram 0 46))
	(_version vd0)
	(_time 1499229629008 2017.07.05 01:40:29)
	(_source (\./../src/ram.vhd\))
	(_parameters tan)
	(_code 1f111e1848481f081a1b0e451a181d191e194b181d)
	(_ent
		(_time 1499229524574)
	)
	(_object
		(_gen (_int BE -1 0 29 \16\ (_ent gms((i 16)))))
		(_gen (_int BP -1 0 30 \32\ (_ent gms((i 32)))))
		(_type (_int ~STRING~12 0 31(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int NA 0 0 31(_ent(_string \"mram.txt"\))))
		(_gen (_int Tz -3 0 32 \1.5 ns\ (_ent((ns 4609434218613702656)))))
		(_gen (_int Twrite -3 0 33 \1 ns\ (_ent((ns 4636737291354636288)))))
		(_gen (_int Tsetup -3 0 34 \1 ns\ (_ent gms((ns 4607182418800017408)))))
		(_gen (_int Tread -3 0 35 \1 ns\ (_ent gms((ns 4636737291354636288)))))
		(_port (_int enable -4 0 38(_ent(_in)(_event))))
		(_port (_int rw -4 0 39(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~12 0 40(_array -4 ((_dto c 2 i 0)))))
		(_port (_int ender 1 0 40(_ent(_in)(_lastevent))))
		(_port (_int pronto -4 0 41(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~12 0 42(_array -4 ((_dto c 3 i 0)))))
		(_port (_int dado 2 0 42(_ent(_inout)(_lastevent))))
		(_type (_int ~STD_LOGIC_VECTOR{BP/4-1~downto~0}~13 0 49(_array -4 ((_dto c 4 i 0)))))
		(_type (_int tipo_memoria 0 49(_array 3 ((_to i 0 c 5)))))
		(_sig (_int Mram 4 0 50(_arch(_uni((_others(_others(i 2)))))(_param_in)(_param_out))))
		(_type (_int ~INTEGER~range~0~to~{2**BE-1}~13 0 58(_scalar (_to i 0 c 6))))
		(_var (_int endereco 5 0 58(_prcs 0)))
		(_type (_int ~INTEGER~range~0~to~{2**BE-1}~131 0 59(_scalar (_to i 0 c 7))))
		(_var (_int endereco1 6 0 59(_prcs 0)))
		(_type (_int ~INTEGER~range~0~to~{2**BE-1}~132 0 60(_scalar (_to i 0 c 8))))
		(_var (_int endereco2 7 0 60(_prcs 0)))
		(_type (_int ~INTEGER~range~0~to~{2**BE-1}~133 0 61(_scalar (_to i 0 c 9))))
		(_var (_int endereco3 8 0 61(_prcs 0)))
		(_var (_int inicio -4 0 62(_prcs 0((i 3)))))
		(_type (_int HexTable 0 64(_array -1 ((_uto i 0 i 255(_enum -2))))))
		(_type (_int ~HexTable{'0'~to~'F'}~13 0 66(_array -1 ((_to i 48 i 70(_enum -2))))))
		(_cnst (_int lookup 10 0 66(_int(((i 0))((i 1))((i 2))((i 3))((i 4))((i 5))((i 6))((i 7))((i 8))((i 9))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i 10))((i 11))((i 12))((i 13))((i 14))((i 15))))))
		(_prcs
			(Carga_Inicial_e_Ram_Memoria(_arch 0 0 57(_prcs (_simple)(_trgt(5)(3)(4))(_sens(0))(_mon)(_read(5)(1)(2)(4)))))
		)
		(_subprogram
			(_int fill_memory 1 0 63(_arch(_proc)))
			(_ext READLINE (2 0))
			(_ext READ (2 14))
			(_ext READ (2 10))
		)
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extstd.TEXTIO.TEXT (2 TEXT)))
		(_type (_ext ~extstd.TEXTIO.LINE (2 LINE)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (1 STD_LOGIC_VECTOR)))
	)
	(_split (5)
	)
	(_use (std(standard))(ieee(std_logic_1164))(std(TEXTIO))(ieee(STD_LOGIC_SIGNED))(ieee(std_logic_arith)))
	(_model . Ram 10 -1)
)
I 000055 55 969           1499229629039 comportamental
(_unit VHDL (mux_4x1_32b 0 4(comportamental 0 10))
	(_version vd0)
	(_time 1499229629040 2017.07.05 01:40:29)
	(_source (\./../src/mux_4x1_32b.vhd\))
	(_parameters tan)
	(_code 3e31693a6e68622b69382a65673d3f3b683d3d3d3c)
	(_ent
		(_time 1499229523526)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 5(_array -1 ((_dto i 31 i 0)))))
		(_port (_int E1 0 0 5(_ent(_in))))
		(_port (_int E2 0 0 5(_ent(_in))))
		(_port (_int E3 0 0 5(_ent(_in))))
		(_port (_int E4 0 0 5(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1 ((_dto i 1 i 0)))))
		(_port (_int sel 1 0 6(_ent(_in))))
		(_port (_int S 0 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs (_simple)(_trgt(5))(_sens(0)(1)(2)(3)(4)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . comportamental 1 -1)
)
I 000046 55 1465          1499229629069 UC_CD
(_unit VHDL (uc_cached 0 28(uc_cd 0 49))
	(_version vd0)
	(_time 1499229629070 2017.07.05 01:40:29)
	(_source (\./../src/uc_cached.vhd\))
	(_parameters tan)
	(_code 5d535b5e0a095f4b575c4c070f5b555b585b595a58)
	(_ent
		(_time 1499229523288)
	)
	(_object
		(_port (_int CLK -1 0 30(_ent(_in)(_event))))
		(_port (_int HitD -1 0 31(_ent(_in))))
		(_port (_int RWDP -1 0 32(_ent(_in))))
		(_port (_int MenableDProc -1 0 33(_ent(_in))))
		(_port (_int ReadyMD -1 0 34(_ent(_in))))
		(_port (_int OvfO -1 0 35(_ent(_in))))
		(_port (_int ReadyMEM -1 0 36(_ent(_in))))
		(_port (_int RWD -1 0 37(_ent(_out))))
		(_port (_int MenableD -1 0 38(_ent(_out))))
		(_port (_int ReadyDProc -1 0 39(_ent(_out))))
		(_port (_int RWDM -1 0 40(_ent(_out))))
		(_port (_int RWM -1 0 41(_ent(_out))))
		(_port (_int OvfI -1 0 42(_ent(_out))))
		(_port (_int MenableMEM -1 0 43(_ent(_out))))
		(_type (_int STATE 0 50(_enum1 i missd rhitd whitd rdd mprdyd ibuff rhitdbuff whitdbuff rddbuff (_to i 0 i 9))))
		(_sig (_int estado 0 0 51(_arch(_uni((i 0))))))
		(_sig (_int next_estado 0 0 52(_arch(_uni))))
		(_prcs
			(line__54(_arch 0 0 54(_prcs (_simple)(_trgt(7)(8)(9)(10)(11)(12)(13)(15))(_sens(1)(2)(3)(4)(5)(6)(14)))))
			(line__169(_arch 1 0 169(_prcs (_trgt(14))(_sens(0)(15))(_dssslsensitivity 1))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . UC_CD 2 -1)
)
I 000046 55 1082          1499229629098 UCMPA
(_unit VHDL (uc_mp 0 28(ucmpa 0 40))
	(_version vd0)
	(_time 1499229629099 2017.07.05 01:40:29)
	(_source (\./../src/uc_mp.vhd\))
	(_parameters tan)
	(_code 7c727a7d2c287e6a2b2d6c27287a7f792a7a287b7c)
	(_ent
		(_time 1499229523557)
	)
	(_object
		(_port (_int CLK -1 0 30(_ent(_in)(_event))))
		(_port (_int MenableD -1 0 31(_ent(_in))))
		(_port (_int MenableI -1 0 32(_ent(_in))))
		(_port (_int OvfO -1 0 33(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 34(_array -1 ((_dto i 1 i 0)))))
		(_port (_int Sel 0 0 34(_ent(_out))))
		(_type (_int STATE 0 41(_enum1 s i d b (_to i 0 i 3))))
		(_sig (_int estado 1 0 42(_arch(_uni((i 0))))))
		(_sig (_int next_estado 1 0 43(_arch(_uni))))
		(_prcs
			(line__45(_arch 0 0 45(_prcs (_simple)(_trgt(4)(6))(_sens(1)(2)(3)(5)))))
			(line__81(_arch 1 0 81(_prcs (_trgt(5))(_sens(0)(6))(_dssslsensitivity 1))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(771)
	)
	(_model . UCMPA 2 -1)
)
I 000054 55 1202          1499229629123 UC_CACHEI_ASM
(_unit VHDL (uc_cachei 0 28(uc_cachei_asm 0 44))
	(_version vd0)
	(_time 1499229629124 2017.07.05 01:40:29)
	(_source (\./../src/uc_cachei.vhd\))
	(_parameters tan)
	(_code 8c828a82dcd88e9a8bd99dd6de8a848a898a858b89)
	(_ent
		(_time 1499229523582)
	)
	(_object
		(_port (_int CLK -1 0 30(_ent(_in)(_event))))
		(_port (_int HitI -1 0 31(_ent(_in))))
		(_port (_int MenableProc -1 0 32(_ent(_in))))
		(_port (_int ReadyMI -1 0 33(_ent(_in))))
		(_port (_int ReadyMEM -1 0 34(_ent(_in))))
		(_port (_int MenableI -1 0 35(_ent(_out))))
		(_port (_int RWI -1 0 36(_ent(_out))))
		(_port (_int MenableMem -1 0 37(_ent(_out))))
		(_port (_int ReadyIProc -1 0 38(_ent(_out))))
		(_type (_int STATE 0 45(_enum1 i missi hi mprdyi rdi (_to i 0 i 4))))
		(_sig (_int estado 0 0 46(_arch(_uni((i 0))))))
		(_sig (_int next_estado 0 0 47(_arch(_uni))))
		(_prcs
			(line__49(_arch 0 0 49(_prcs (_simple)(_trgt(5)(6)(7)(8)(10))(_sens(1)(2)(3)(4)(9)))))
			(line__95(_arch 1 0 95(_prcs (_trgt(9))(_sens(0)(10))(_dssslsensitivity 1))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . UC_CACHEI_ASM 2 -1)
)
I 000055 55 2085          1499229629150 comportamental
(_unit VHDL (regfile 0 6(comportamental 0 20))
	(_version vd0)
	(_time 1499229629151 2017.07.05 01:40:29)
	(_source (\./../src/regfile.vhd\))
	(_parameters tan)
	(_code aba5aafcfcfcf8bdafa5b2f1a9adaeaca9adaeadac)
	(_ent
		(_time 1499229524238)
	)
	(_object
		(_port (_int Reset -1 0 8(_ent(_in))))
		(_port (_int Clk -1 0 9(_ent(_in)(_event))))
		(_port (_int RegWrite -1 0 10(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 11(_array -1 ((_dto i 4 i 0)))))
		(_port (_int ReadReg1 0 0 11(_ent(_in))))
		(_port (_int ReadReg2 0 0 12(_ent(_in))))
		(_port (_int WriteReg 0 0 13(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 14(_array -1 ((_dto i 31 i 0)))))
		(_port (_int WriteData 1 0 14(_ent(_in))))
		(_port (_int ReadData1 1 0 15(_ent(_out))))
		(_port (_int ReadData2 1 0 16(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 23(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rede_reg 0 23(_array 2 ((_to i 0 i 31)))))
		(_var (_int regfile 3 0 24(_prcs 0((_others(_others(i 2)))))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs (_simple)(_trgt(7)(8))(_sens(0)(1)(2)(3)(4)(5))(_mon)(_read(6)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(std_logic_arith)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . comportamental 1 -1)
)
I 000055 55 1073          1499229629223 comportamental
(_unit VHDL (sign_extend 0 4(comportamental 0 11))
	(_version vd0)
	(_time 1499229629224 2017.07.05 01:40:29)
	(_source (\./../src/sign_extend.vhd\))
	(_parameters tan)
	(_code f9f7f9a9f9aeaaefadfabfa3adfef1fefdfffcffac)
	(_ent
		(_time 1499229523731)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 6(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Entrada 0 0 6(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1 ((_dto i 31 i 0)))))
		(_port (_int Saida 1 0 7(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 12(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int vetor 2 0 12(_arch(_uni))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs (_simple)(_trgt(1)(2))(_sens(0)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_static
		(50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
	)
	(_model . comportamental 1 -1)
)
I 000055 55 699           1499229629301 comportamental
(_unit VHDL (shift_left_2 0 4(comportamental 0 9))
	(_version vd0)
	(_time 1499229629302 2017.07.05 01:40:29)
	(_source (\./../src/shift_left_2.vhd\))
	(_parameters tan)
	(_code 48464f4a481f155e4e1d5c114f4e1b4e4d4e4e4f4c)
	(_ent
		(_time 1499229524483)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 5(_array -1 ((_dto i 31 i 0)))))
		(_port (_int E 0 0 5(_ent(_in))))
		(_port (_int S 0 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment (_trgt(1))(_sens(0(d_29_0))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
	)
	(_model . comportamental 1 -1)
)
I 000055 55 788           1499229629326 comportamental
(_unit VHDL (re 0 4(comportamental 0 13))
	(_version vd0)
	(_time 1499229629327 2017.07.05 01:40:29)
	(_source (\./../src/re.vhd\))
	(_parameters tan)
	(_code 57595154550101415354450d035055515250555152)
	(_ent
		(_time 1499229524513)
	)
	(_object
		(_port (_int CLK -1 0 6(_ent(_in)(_event))))
		(_port (_int Reset -1 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1 ((_dto i 4 i 0)))))
		(_port (_int D 0 0 8(_ent(_in))))
		(_port (_int S 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs (_trgt(3))(_sens(0)(1)(2))(_dssslsensitivity 1))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 2)
	)
	(_model . comportamental 1 -1)
)
I 000055 55 908           1499229629349 comportamental
(_unit VHDL (reg_32 0 4(comportamental 0 12))
	(_version vd0)
	(_time 1499229629350 2017.07.05 01:40:29)
	(_source (\./../src/reg_32.vhd\))
	(_parameters tan)
	(_code 767870777521256321766529257174707370717320)
	(_ent
		(_time 1499229523860)
	)
	(_object
		(_port (_int CLK -1 0 6(_ent(_in)(_event))))
		(_port (_int ce -1 0 6(_ent(_in))))
		(_port (_int reset -1 0 6(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1 ((_dto i 31 i 0)))))
		(_port (_int E 0 0 7(_ent(_in))))
		(_port (_int S 0 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs (_trgt(4))(_sens(0)(2)(3))(_dssslsensitivity 1)(_read(1)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . comportamental 1 -1)
)
I 000055 55 971           1499229629373 comportamental
(_unit VHDL (mux_4x1_16b 0 4(comportamental 0 15))
	(_version vd0)
	(_time 1499229629374 2017.07.05 01:40:29)
	(_source (\./../src/mux_4x1_5b.vhd\))
	(_parameters tan)
	(_code 8689d68985d0da93d1d492dddf858783d085878580)
	(_ent
		(_time 1499229524112)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 6(_array -1 ((_dto i 15 i 0)))))
		(_port (_int E0 0 0 6(_ent(_in))))
		(_port (_int E1 0 0 7(_ent(_in))))
		(_port (_int E2 0 0 8(_ent(_in))))
		(_port (_int E3 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1 ((_dto i 1 i 0)))))
		(_port (_int sel 1 0 10(_ent(_in))))
		(_port (_int S 0 0 11(_ent(_out))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs (_simple)(_trgt(5))(_sens(0)(1)(2)(3)(4)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . comportamental 1 -1)
)
I 000055 55 2580          1499229629403 comportamental
(_unit VHDL (minst 0 5(comportamental 0 12))
	(_version vd0)
	(_time 1499229629404 2017.07.05 01:40:29)
	(_source (\./../src/minst.vhd\))
	(_parameters tan)
	(_code a5aaf5f2a9f2a4b2a7f7b1ffa0a3aca3f0a2a6a2a1)
	(_ent
		(_time 1499229523477)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 7(_array -1 ((_dto i 11 i 0)))))
		(_port (_int ReadAddr 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int Inst 1 0 8(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 13(_array -1 ((_dto i 31 i 0)))))
		(_type (_int memoria 0 13(_array 2 ((_to i 0 i 4095)))))
		(_sig (_int mem 3 0 14(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment (_trgt(2(0))))))
			(line__17(_arch 1 0 17(_assignment (_trgt(2(1))))))
			(line__18(_arch 2 0 18(_assignment (_trgt(2(2))))))
			(line__19(_arch 3 0 19(_assignment (_trgt(2(3))))))
			(line__20(_arch 4 0 20(_assignment (_trgt(2(4))))))
			(line__21(_arch 5 0 21(_assignment (_trgt(2(8))))))
			(line__22(_arch 6 0 22(_assignment (_trgt(2(16))))))
			(line__23(_arch 7 0 23(_assignment (_trgt(2(1024))))))
			(line__24(_arch 8 0 24(_assignment (_trgt(2(1027))))))
			(line__25(_arch 9 0 25(_assignment (_trgt(2(1028))))))
			(line__26(_arch 10 0 26(_assignment (_trgt(2(1029))))))
			(line__27(_arch 11 0 27(_prcs (_simple)(_trgt(1))(_sens(0))(_mon)(_read(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33751554 33686018 33686018 33686018 50463234 33686018 33686018 33686275)
		(33686018 33686018 33686018 50463234 33686018 33686019 33751554 33686018)
		(33686018 33686018 33686274 33686018 33686018 33686019 33751554 33751555)
		(33686018 33686018 33686274 50463234 50463234 33686018 33686018 33686018)
		(50463234 33686018 33751810 33686274 33686018 33686018 33686018 33751555)
		(33686018 33686018 33751811 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686019 33686018 33686018 33686018 33686274 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019)
		(33751555 33686275 33686274 33686018 33686018 33686018 33686018 33751554)
		(33686019 33686275 33686274 50463234 33686018 33686018 33686018 33751554)
		(33686018 33686275 33686018 33686018 33686018 33686018 33686018 33686019)
	)
	(_model . comportamental 12 -1)
)
I 000055 55 667           1499229629428 comportamental
(_unit VHDL (mux_2x1_1b 0 4(comportamental 0 10))
	(_version vd0)
	(_time 1499229629429 2017.07.05 01:40:29)
	(_source (\./../src/mux_2x1_1b.vhd\))
	(_parameters tan)
	(_code c5ca9591c59399d09395d79e9cc6c4c093c6c4c3c7)
	(_ent
		(_time 1499229523666)
	)
	(_object
		(_port (_int E0 -1 0 5(_ent(_in))))
		(_port (_int E1 -1 0 5(_ent(_in))))
		(_port (_int sel -1 0 6(_ent(_in))))
		(_port (_int S -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment (_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . comportamental 1 -1)
)
I 000055 55 747           1499229629450 comportamental
(_unit VHDL (mux_2x1_5b 0 5(comportamental 0 11))
	(_version vd0)
	(_time 1499229629451 2017.07.05 01:40:29)
	(_source (\./../src/mux_2x1_5b.vhd\))
	(_parameters tan)
	(_code d4db8487d58288c18283c68f8dd7d5d182d7d1d2d6)
	(_ent
		(_time 1499229524790)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1 ((_dto i 4 i 0)))))
		(_port (_int E0 0 0 6(_ent(_in))))
		(_port (_int E1 0 0 6(_ent(_in))))
		(_port (_int sel -1 0 7(_ent(_in))))
		(_port (_int S 0 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment (_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . comportamental 1 -1)
)
I 000055 55 890           1499229629473 comportamental
(_unit VHDL (mux_4x1_1b 0 4(comportamental 0 15))
	(_version vd0)
	(_time 1499229629474 2017.07.05 01:40:29)
	(_source (\./../src/mux_4x1_1b.vhd\))
	(_parameters tan)
	(_code f3fca3a2f5a5afe6a4a1e7a8aaf0f2f6a5f0f2f5f1)
	(_ent
		(_time 1499229524538)
	)
	(_object
		(_port (_int E0 -1 0 6(_ent(_in))))
		(_port (_int E1 -1 0 7(_ent(_in))))
		(_port (_int E2 -1 0 8(_ent(_in))))
		(_port (_int E3 -1 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1 ((_dto i 1 i 0)))))
		(_port (_int sel 0 0 10(_ent(_in))))
		(_port (_int S -1 0 11(_ent(_out))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs (_simple)(_trgt(5))(_sens(0)(1)(2)(3)(4)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . comportamental 1 -1)
)
I 000055 55 751           1499229629497 comportamental
(_unit VHDL (mux_2x1_32b 0 4(comportamental 0 10))
	(_version vd0)
	(_time 1499229629498 2017.07.05 01:40:29)
	(_source (\./../src/mux_2x1_32b.vhd\))
	(_parameters tan)
	(_code 030c520405555f16555311585a0002065500000001)
	(_ent
		(_time 1499229524766)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 5(_array -1 ((_dto i 31 i 0)))))
		(_port (_int E1 0 0 5(_ent(_in))))
		(_port (_int E2 0 0 5(_ent(_in))))
		(_port (_int sel -1 0 6(_ent(_in))))
		(_port (_int S 0 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment (_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . comportamental 1 -1)
)
I 000043 55 4802          1499229629526 Mp
(_unit VHDL (mp 0 7(mp 0 26))
	(_version vd0)
	(_time 1499229629527 2017.07.05 01:40:29)
	(_source (\./../src/mp.vhd\))
	(_parameters tan)
	(_code 222d73272075223570216679732476252224762522)
	(_ent
		(_time 1499229524702)
	)
	(_object
		(_gen (_int BE -1 0 9 \16\ (_ent gms((i 16)))))
		(_gen (_int BP -1 0 10 \32\ (_ent((i 32)))))
		(_gen (_int Tz -2 0 11 \1.5 ns\ (_ent((ns 4609434218613702656)))))
		(_gen (_int Twrite -2 0 12 \1 ns\ (_ent((ns 4636737291354636288)))))
		(_gen (_int Tsetup -2 0 13 \1 ns\ (_ent((ns 4607182418800017408)))))
		(_gen (_int Tread -2 0 14 \1 ns\ (_ent gms((ns 4636737291354636288)))))
		(_port (_int enable -3 0 17(_ent(_in)(_event))))
		(_port (_int rw -3 0 18(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~12 0 19(_array -3 ((_dto c 1 i 0)))))
		(_port (_int ender 0 0 19(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{511~downto~0}~12 0 20(_array -3 ((_dto i 511 i 0)))))
		(_port (_int dado 1 0 20(_ent(_in))))
		(_port (_int pronto -3 0 21(_ent(_out))))
		(_port (_int dadoOut 1 0 22(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{BP/4-1~downto~0}~13 0 29(_array -3 ((_dto c 2 i 0)))))
		(_type (_int tipo_memoria 0 29(_array 2 ((_to i 0 c 3)))))
		(_sig (_int MMp 3 0 30(_arch(_uni((_others(_others(i 2))))))))
		(_type (_int ~INTEGER~range~0~to~{2**BE-1}~13 0 33(_scalar (_to i 0 c 4))))
		(_var (_int endereco 4 0 33(_prcs 0)))
		(_prcs
			(line__32(_arch 0 0 32(_prcs (_simple)(_trgt(4)(5)(5(d_7_0))(5(d_15_8))(5(d_23_16))(5(d_31_24))(5(d_39_32))(5(d_47_40))(5(d_55_48))(5(d_63_56))(5(d_71_64))(5(d_79_72))(5(d_87_80))(5(d_95_88))(5(d_103_96))(5(d_111_104))(5(d_119_112))(5(d_127_120))(5(d_135_128))(5(d_143_136))(5(d_151_144))(5(d_159_152))(5(d_167_160))(5(d_175_168))(5(d_183_176))(5(d_191_184))(5(d_199_192))(5(d_207_200))(5(d_215_208))(5(d_223_216))(5(d_231_224))(5(d_239_232))(5(d_247_240))(5(d_255_248))(5(d_263_256))(5(d_271_264))(5(d_279_272))(5(d_287_280))(5(d_295_288))(5(d_303_296))(5(d_311_304))(5(d_319_312))(5(d_327_320))(5(d_335_328))(5(d_343_336))(5(d_351_344))(5(d_359_352))(5(d_367_360))(5(d_375_368))(5(d_383_376))(5(d_391_384))(5(d_399_392))(5(d_407_400))(5(d_415_408))(5(d_423_416))(5(d_431_424))(5(d_439_432))(5(d_447_440))(5(d_455_448))(5(d_463_456))(5(d_471_464))(5(d_479_472))(5(d_487_480))(5(d_495_488))(5(d_503_496))(5(d_511_504))(6))(_sens(0))(_mon)(_read(1)(2)(3(d_7_0))(3(d_15_8))(3(d_23_16))(3(d_31_24))(3(d_39_32))(3(d_47_40))(3(d_55_48))(3(d_63_56))(3(d_71_64))(3(d_79_72))(3(d_87_80))(3(d_95_88))(3(d_103_96))(3(d_111_104))(3(d_119_112))(3(d_127_120))(3(d_135_128))(3(d_143_136))(3(d_151_144))(3(d_159_152))(3(d_167_160))(3(d_175_168))(3(d_183_176))(3(d_191_184))(3(d_199_192))(3(d_207_200))(3(d_215_208))(3(d_223_216))(3(d_231_224))(3(d_239_232))(3(d_247_240))(3(d_255_248))(3(d_263_256))(3(d_271_264))(3(d_279_272))(3(d_287_280))(3(d_295_288))(3(d_303_296))(3(d_311_304))(3(d_319_312))(3(d_327_320))(3(d_335_328))(3(d_343_336))(3(d_351_344))(3(d_359_352))(3(d_367_360))(3(d_375_368))(3(d_383_376))(3(d_391_384))(3(d_399_392))(3(d_407_400))(3(d_415_408))(3(d_423_416))(3(d_431_424))(3(d_439_432))(3(d_447_440))(3(d_455_448))(3(d_463_456))(3(d_471_464))(3(d_479_472))(3(d_487_480))(3(d_495_488))(3(d_503_496))(3(d_511_504))(6)))))
		)
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (1 STD_LOGIC_VECTOR)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_static
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
	)
	(_model . Mp 5 -1)
)
I 000055 55 1807          1499229629577 comportamental
(_unit VHDL (maprom_cop 0 5(comportamental 0 13))
	(_version vd0)
	(_time 1499229629578 2017.07.05 01:40:29)
	(_source (\./../src/maprom_cop.vhd\))
	(_parameters tan)
	(_code 515e0052510705465202170b545407575257075651)
	(_ent
		(_time 1499229524660)
	)
	(_object
		(_port (_int CLK -1 0 7(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8(_array -1 ((_dto i 5 i 0)))))
		(_port (_int cop 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 9(_array -1 ((_dto i 4 i 0)))))
		(_port (_int Lcop 1 0 9(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 14(_array -1 ((_dto i 4 i 0)))))
		(_type (_int memoria 0 14(_array 2 ((_to i 0 i 63)))))
		(_sig (_int mem 3 0 15(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__17(_arch 0 0 17(_assignment (_trgt(3(2))))))
			(line__18(_arch 1 0 18(_assignment (_trgt(3(3))))))
			(line__19(_arch 2 0 19(_assignment (_trgt(3(4))))))
			(line__20(_arch 3 0 20(_assignment (_trgt(3(5))))))
			(line__21(_arch 4 0 21(_assignment (_trgt(3(8))))))
			(line__22(_arch 5 0 22(_assignment (_trgt(3(10))))))
			(line__23(_arch 6 0 23(_assignment (_trgt(3(35))))))
			(line__24(_arch 7 0 24(_assignment (_trgt(3(43))))))
			(line__25(_arch 8 0 25(_assignment (_trgt(3(63))))))
			(line__26(_arch 9 0 26(_prcs (_trgt(2))(_sens(0)(1)(3))(_dssslsensitivity 1)(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50463235 2)
		(50463235 3)
		(50529026 2)
		(33686019 2)
		(50528770 2)
		(33751810 2)
		(50463234 3)
		(33751554 2)
		(33686018 2)
	)
	(_model . comportamental 10 -1)
)
I 000055 55 3846          1499229629603 comportamental
(_unit VHDL (mc 0 5(comportamental 0 13))
	(_version vd0)
	(_time 1499229629604 2017.07.05 01:40:29)
	(_source (\./../src/mc.vhd\))
	(_parameters tan)
	(_code 707f2171732770667124342a227624767376247673)
	(_ent
		(_time 1499229524825)
	)
	(_object
		(_port (_int CLK -1 0 7(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1 ((_dto i 4 i 0)))))
		(_port (_int Estd 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{29~downto~0}~12 0 9(_array -1 ((_dto i 29 i 0)))))
		(_port (_int MicroInst 1 0 9(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{29~downto~0}~13 0 14(_array -1 ((_dto i 29 i 0)))))
		(_type (_int memoria 0 14(_array 2 ((_to i 0 i 31)))))
		(_sig (_int mem 3 0 15(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__17(_arch 0 0 17(_assignment (_trgt(3(0))))))
			(line__18(_arch 1 0 18(_assignment (_trgt(3(1))))))
			(line__19(_arch 2 0 19(_assignment (_trgt(3(2))))))
			(line__20(_arch 3 0 20(_assignment (_trgt(3(3))))))
			(line__21(_arch 4 0 21(_assignment (_trgt(3(4))))))
			(line__22(_arch 5 0 22(_assignment (_trgt(3(5))))))
			(line__23(_arch 6 0 23(_assignment (_trgt(3(6))))))
			(line__24(_arch 7 0 24(_assignment (_trgt(3(7))))))
			(line__25(_arch 8 0 25(_assignment (_trgt(3(8))))))
			(line__26(_arch 9 0 26(_assignment (_trgt(3(9))))))
			(line__27(_arch 10 0 27(_assignment (_trgt(3(10))))))
			(line__28(_arch 11 0 28(_assignment (_trgt(3(11))))))
			(line__29(_arch 12 0 29(_assignment (_trgt(3(12))))))
			(line__30(_arch 13 0 30(_assignment (_trgt(3(13))))))
			(line__31(_arch 14 0 31(_assignment (_trgt(3(14))))))
			(line__32(_arch 15 0 32(_assignment (_trgt(3(15))))))
			(line__33(_arch 16 0 33(_assignment (_trgt(3(16))))))
			(line__34(_arch 17 0 34(_assignment (_trgt(3(17))))))
			(line__35(_arch 18 0 35(_assignment (_trgt(3(18))))))
			(line__36(_arch 19 0 36(_assignment (_trgt(3(19))))))
			(line__37(_arch 20 0 37(_assignment (_trgt(3(20))))))
			(line__38(_arch 21 0 38(_assignment (_trgt(3(21))))))
			(line__39(_arch 22 0 39(_prcs (_trgt(2))(_sens(0)(3)(1))(_dssslsensitivity 1)(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 50463234 33686018 33686018 33686018 33686018 33686018 514)
		(33686274 33751554 33686018 33686019 33686018 33686018 33751554 770)
		(33686019 50463234 33686018 33686019 33686018 33686018 33686274 514)
		(33751810 50463234 50463234 33686019 33686018 33686275 33686019 515)
		(33751810 50463234 33751554 33686018 33686018 33686274 50463234 515)
		(33686018 50463234 33686018 33686019 33686018 50463234 33686019 514)
		(33686018 50463234 33686018 33686019 33686018 33686274 33686019 514)
		(33686018 50463234 33686018 50528771 33686018 50463234 33686019 514)
		(33686018 50463234 33686018 33686019 33686019 50463234 33686019 514)
		(33686018 50463234 33686018 50463235 33686018 50463234 33686019 514)
		(33686018 50463234 33686018 50463235 33686019 50463234 33686019 514)
		(33686018 50463234 33686018 33751555 33686018 50463234 33686019 514)
		(33686018 50463234 33686018 33751555 33686018 50463490 33686019 514)
		(33686018 50463234 33686018 33751555 33686019 50463234 33686019 514)
		(33751554 50529027 33686018 33686019 33686019 33686018 33686018 514)
		(33751554 50463234 33686018 33686019 33686274 33686018 33686274 514)
		(33751554 50463234 33686019 33686019 33686019 33686018 33686018 514)
		(33686018 50463234 33686018 33686019 33751554 33686018 33686274 514)
		(50463234 33686274 33751555 33686018 50463234 33751554 33686019 514)
		(33686018 50463234 33686018 33686019 33751810 33686018 33686274 514)
	)
	(_model . comportamental 23 -1)
)
I 000055 55 1277          1499229629629 comportamental
(_unit VHDL (mdado 0 5(comportamental 0 12))
	(_version vd0)
	(_time 1499229629630 2017.07.05 01:40:29)
	(_source (\./../src/mdado.vhd\))
	(_parameters tan)
	(_code 909fc19f94c7c5869593d6ca9596949691969496c6)
	(_ent
		(_time 1499229523942)
	)
	(_object
		(_port (_int CLK -1 0 6(_ent(_in)(_event))))
		(_port (_int Menable -1 0 6(_ent(_in))))
		(_port (_int rw -1 0 6(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 7(_array -1 ((_dto i 11 i 0)))))
		(_port (_int Addr 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int WriteData 1 0 8(_ent(_in))))
		(_port (_int ReadData 1 0 9(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 13(_array -1 ((_dto i 31 i 0)))))
		(_type (_int memoria 0 13(_array 2 ((_to i 0 i 4095)))))
		(_sig (_int mem 3 0 14(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs (_simple)(_trgt(6)(5))(_sens(0)(1)(2)(3))(_mon)(_read(6)(4)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . comportamental 1 -1)
)
I 000055 55 1740          1499229629655 comportamental
(_unit VHDL (maprom_funct 0 5(comportamental 0 13))
	(_version vd0)
	(_time 1499229629656 2017.07.05 01:40:29)
	(_source (\./../src/maprom_funct.vhd\))
	(_parameters tan)
	(_code 9f90ce90c8c9cb889ccdd9c59a9ac99999989a99ca)
	(_ent
		(_time 1499229525052)
	)
	(_object
		(_port (_int CLK -1 0 7(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8(_array -1 ((_dto i 5 i 0)))))
		(_port (_int cop 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 9(_array -1 ((_dto i 4 i 0)))))
		(_port (_int Lcop 1 0 9(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 14(_array -1 ((_dto i 4 i 0)))))
		(_type (_int memoria 0 14(_array 2 ((_to i 0 i 63)))))
		(_sig (_int mem 3 0 15(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__17(_arch 0 0 17(_assignment (_trgt(3(0))))))
			(line__18(_arch 1 0 18(_assignment (_trgt(3(8))))))
			(line__19(_arch 2 0 19(_assignment (_trgt(3(32))))))
			(line__20(_arch 3 0 20(_assignment (_trgt(3(33))))))
			(line__21(_arch 4 0 21(_assignment (_trgt(3(34))))))
			(line__22(_arch 5 0 22(_assignment (_trgt(3(36))))))
			(line__23(_arch 6 0 23(_assignment (_trgt(3(37))))))
			(line__24(_arch 7 0 24(_assignment (_trgt(3(42))))))
			(line__25(_arch 8 0 25(_prcs (_trgt(2))(_sens(0)(3)(1))(_dssslsensitivity 1)(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33751810 3)
		(33751555 3)
		(33751554 3)
		(50528770 3)
		(33686274 2)
		(33686274 3)
		(50463490 2)
		(50463490 3)
	)
	(_model . comportamental 9 -1)
)
I 000052 55 4135          1499229629739 Cache_dados
(_unit VHDL (cache_dados 0 29(cache_dados 0 51))
	(_version vd0)
	(_time 1499229629740 2017.07.05 01:40:29)
	(_source (\./../src/cache_dados.vhd\))
	(_parameters tan)
	(_code fdf2fbada8aaaaeba4aee8a4fafbf9fbfcfbf9fbab)
	(_ent
		(_time 1499229524186)
	)
	(_object
		(_gen (_int Tacesso -1 0 31 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_port (_int menable -2 0 34(_ent(_in)(_event))))
		(_port (_int OvfI -2 0 35(_ent(_in)(_event))))
		(_port (_int RW -2 0 36(_ent(_in))))
		(_port (_int RW_mem -2 0 37(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 38(_array -2 ((_dto i 15 i 0)))))
		(_port (_int Ender 0 0 38(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 39(_array -2 ((_dto i 31 i 0)))))
		(_port (_int Dados_entrada 1 0 39(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{511~downto~0}~12 0 40(_array -2 ((_dto i 511 i 0)))))
		(_port (_int Dados_mem 2 0 40(_ent(_in))))
		(_port (_int Dados_buffer 2 0 41(_ent(_out))))
		(_port (_int Ender_buffer 0 0 42(_ent(_out))))
		(_port (_int Dados_saida 1 0 43(_ent(_out))))
		(_port (_int Hit -2 0 44(_ent(_out))))
		(_port (_int OvfO -2 0 45(_ent(_out))))
		(_port (_int ReadyMD -2 0 46(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 52(_array -2 ((_dto i 31 i 0)))))
		(_type (_int cache 0 52(_array 3 ((_to i 0 i 2047)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 53(_array -2 ((_dto i 2 i 0)))))
		(_type (_int tabela_tag 0 53(_array 5 ((_to i 0 i 127)))))
		(_sig (_int CacheD1 4 0 54(_arch(_uni((_others(_others(i 2))))))))
		(_sig (_int CacheD2 4 0 55(_arch(_uni((_others(_others(i 2))))))))
		(_sig (_int Tag_tab1 6 0 56(_arch(_uni((_others(_others(i 2))))))))
		(_sig (_int Tag_tab2 6 0 57(_arch(_uni((_others(_others(i 2))))))))
		(_type (_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 58(_array -2 ((_dto i 127 i 0)))))
		(_sig (_int Valid_tab1 7 0 58(_arch(_uni((_others(i 2)))))))
		(_sig (_int Valid_tab2 7 0 59(_arch(_uni((_others(i 2)))))))
		(_sig (_int LRU_tab1 7 0 60(_arch(_uni((_others(i 3)))))))
		(_sig (_int LRU_tab2 7 0 61(_arch(_uni((_others(i 2)))))))
		(_sig (_int Dirty1 7 0 62(_arch(_uni((_others(i 2)))))))
		(_sig (_int Dirty2 7 0 63(_arch(_uni((_others(i 2)))))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 64(_array -2 ((_dto i 2 i 0)))))
		(_sig (_int Tag_eq1 8 0 64(_arch(_uni((_others(i 2)))))))
		(_sig (_int Tag_eq2 8 0 65(_arch(_uni((_others(i 2)))))))
		(_sig (_int Hit1 -2 0 66(_arch(_uni((i 2))))))
		(_sig (_int Hit2 -2 0 67(_arch(_uni((i 2))))))
		(_prcs
			(line__72(_arch 0 0 72(_assignment (_trgt(23))(_sens(15)(4(d_12_6)))(_mon))))
			(line__73(_arch 1 0 73(_assignment (_trgt(24))(_sens(16)(4(d_12_6)))(_mon))))
			(line__74(_arch 2 0 74(_assignment (_trgt(25))(_sens(17)(23(2))(23(1))(23(0))(4(d_12_6))(4(15))(4(14))(4(13)))(_mon))))
			(line__75(_arch 3 0 75(_assignment (_trgt(26))(_sens(18)(24(2))(24(1))(24(0))(4(d_12_6))(4(15))(4(14))(4(13)))(_mon))))
			(line__76(_arch 4 0 76(_assignment (_trgt(10))(_sens(25)(26)))))
			(line__77(_arch 5 0 77(_prcs (_simple)(_trgt(13)(14)(15)(16)(17)(18)(19)(20)(21)(22)(7(d_31_0))(7(d_63_32))(7(d_95_64))(7(d_127_96))(7(d_159_128))(7(d_191_160))(7(d_223_192))(7(d_255_224))(7(d_287_256))(7(d_319_288))(7(d_351_320))(7(d_383_352))(7(d_415_384))(7(d_447_416))(7(d_479_448))(7(d_511_480))(8)(9)(11)(12))(_sens(0)(1)(2)(3))(_mon)(_read(13)(14)(15)(16)(17)(18)(19)(20)(21)(22)(25)(26)(4(d_12_2))(4(d_15_13))(4(d_12_6))(5)(6(d_31_0))(6(d_63_32))(6(d_95_64))(6(d_127_96))(6(d_159_128))(6(d_191_160))(6(d_223_192))(6(d_255_224))(6(d_287_256))(6(d_319_288))(6(d_351_320))(6(d_383_352))(6(d_415_384))(6(d_447_416))(6(d_479_448))(6(d_511_480))))))
		)
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (1 STD_LOGIC_VECTOR)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(33686018 514)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
	)
	(_model . Cache_dados 6 -1)
)
I 000051 55 2477          1499229629801 Cache_Inst
(_unit VHDL (cache_inst 0 29(cache_inst 0 45))
	(_version vd0)
	(_time 1499229629802 2017.07.05 01:40:29)
	(_source (\./../src/cache_inst.vhd\))
	(_parameters tan)
	(_code 3c3339396e6b6b2a376e29653b3a353a693b3f3b38)
	(_ent
		(_time 1499229523361)
	)
	(_object
		(_gen (_int Tacesso -1 0 31 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_port (_int menable -2 0 34(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 35(_array -2 ((_dto i 15 i 0)))))
		(_port (_int Ender 0 0 35(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{511~downto~0}~12 0 36(_array -2 ((_dto i 511 i 0)))))
		(_port (_int Dados_from_mem 1 0 36(_ent(_in))))
		(_port (_int W -2 0 37(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 38(_array -2 ((_dto i 31 i 0)))))
		(_port (_int Dados_cache 2 0 38(_ent(_out))))
		(_port (_int Hit -2 0 39(_ent(_out))))
		(_port (_int ReadyMI -2 0 40(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 46(_array -2 ((_dto i 31 i 0)))))
		(_type (_int cache 0 46(_array 3 ((_to i 0 i 4095)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 47(_array -2 ((_dto i 1 i 0)))))
		(_type (_int tabela_tag 0 47(_array 5 ((_to i 0 i 255)))))
		(_sig (_int CacheI 4 0 49(_arch(_uni((_others(_others(i 2))))))))
		(_sig (_int Tag_tab 6 0 50(_arch(_uni((_others(_others(i 2))))))))
		(_type (_int ~STD_LOGIC_VECTOR{255~downto~0}~13 0 51(_array -2 ((_dto i 255 i 0)))))
		(_sig (_int Valid_tab 7 0 51(_arch(_uni((_others(i 2)))))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~132 0 52(_array -2 ((_dto i 1 i 0)))))
		(_sig (_int Tag_eq 8 0 52(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__55(_arch 0 0 55(_prcs (_simple)(_trgt(4)(5)(6)(7)(8)(9)(10))(_sens(0)(3))(_mon)(_read(1(d_15_14))(1(d_13_2))(1(15))(1(14))(1(d_13_6))(2(d_31_0))(2(d_63_32))(2(d_95_64))(2(d_127_96))(2(d_159_128))(2(d_191_160))(2(d_223_192))(2(d_255_224))(2(d_287_256))(2(d_319_288))(2(d_351_320))(2(d_383_352))(2(d_415_384))(2(d_447_416))(2(d_479_448))(2(d_511_480))(7)(8)(9)(10(1))(10(0))))))
		)
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (1 STD_LOGIC_VECTOR)))
	)
	(_split (7)(8)(9)
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
	)
	(_model . Cache_Inst 1 -1)
)
I 000055 55 1208          1499229629831 comportamental
(_unit VHDL (alu 0 5(comportamental 0 13))
	(_version vd0)
	(_time 1499229629832 2017.07.05 01:40:29)
	(_source (\./../src/alu.vhd\))
	(_parameters tan)
	(_code 4b444c494a1d1a5d4b1b08101f4d4a4d184c4e4d4a)
	(_ent
		(_time 1499229524052)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1 ((_dto i 3 i 0)))))
		(_port (_int ALUop 0 0 6(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1 ((_dto i 31 i 0)))))
		(_port (_int a 1 0 7(_ent(_in))))
		(_port (_int b 1 0 8(_ent(_in))))
		(_port (_int zero -1 0 9(_ent(_out))))
		(_port (_int ALUrst 1 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int saida 2 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs (_simple)(_trgt(5)(3)(4))(_sens(5)(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(514)
	)
	(_model . comportamental 1 -1)
)
I 000055 55 724           1499229629857 comportamental
(_unit VHDL (add_32 0 5(comportamental 0 13))
	(_version vd0)
	(_time 1499229629858 2017.07.05 01:40:29)
	(_source (\./../src/add_32.vhd\))
	(_parameters tan)
	(_code 6a656d6a3f3d3a7f3c3f7935396c6b6c6e6c6e6f3c)
	(_ent
		(_time 1499229524411)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1 ((_dto i 31 i 0)))))
		(_port (_int E1 0 0 7(_ent(_in))))
		(_port (_int E2 0 0 8(_ent(_in))))
		(_port (_int S 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment (_trgt(2))(_sens(0)(1)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . comportamental 1 -1)
)
I 000051 55 7462          1499229629886 estrutural
(_unit VHDL (carimbo_uc 0 4(estrutural 0 28))
	(_version vd0)
	(_time 1499229629887 2017.07.05 01:40:29)
	(_source (\./../src/carimbo_uc.vhd\))
	(_parameters tan)
	(_code 8a858f84dadcdc9c848cced0d98cdc8fdc8d8f8c89)
	(_ent
		(_time 1499229524939)
	)
	(_comp
		(MC
			(_object
				(_port (_int CLK -1 0 32(_ent (_in))))
				(_port (_int Estd 3 0 33(_ent (_in))))
				(_port (_int MicroInst 4 0 34(_ent (_out))))
			)
		)
		(MaPROM_cop
			(_object
				(_port (_int CLK -1 0 48(_ent (_in))))
				(_port (_int cop 7 0 49(_ent (_in))))
				(_port (_int Lcop 8 0 50(_ent (_out))))
			)
		)
		(MaPROM_funct
			(_object
				(_port (_int CLK -1 0 40(_ent (_in))))
				(_port (_int cop 5 0 41(_ent (_in))))
				(_port (_int Lcop 6 0 42(_ent (_out))))
			)
		)
		(Mux_4x1_1b
			(_object
				(_port (_int E0 -1 0 56(_ent (_in))))
				(_port (_int E1 -1 0 57(_ent (_in))))
				(_port (_int E2 -1 0 58(_ent (_in))))
				(_port (_int E3 -1 0 59(_ent (_in))))
				(_port (_int sel 9 0 60(_ent (_in))))
				(_port (_int S -1 0 61(_ent (_out))))
			)
		)
		(Mux_2x1_5b
			(_object
				(_port (_int E0 10 0 66(_ent (_in))))
				(_port (_int E1 10 0 66(_ent (_in))))
				(_port (_int sel -1 0 67(_ent (_in))))
				(_port (_int S 10 0 68(_ent (_out))))
			)
		)
		(RE
			(_object
				(_port (_int CLK -1 0 73(_ent (_in))))
				(_port (_int Reset -1 0 74(_ent (_in))))
				(_port (_int D 11 0 75(_ent (_in))))
				(_port (_int S 11 0 76(_ent (_out))))
			)
		)
	)
	(_inst M_C 0 104(_comp MC)
		(_port
			((CLK)(CLK))
			((Estd)(Estd))
			((MicroInst)(MicroInst))
		)
		(_use (_ent . MC)
		)
	)
	(_inst MaPROMcop 0 105(_comp MaPROM_cop)
		(_port
			((CLK)(CLK))
			((cop)(Cop))
			((Lcop)(Lcop))
		)
		(_use (_ent . MaPROM_cop)
		)
	)
	(_inst MaPROMfunct 0 106(_comp MaPROM_funct)
		(_port
			((CLK)(CLK))
			((cop)(Funct))
			((Lcop)(Lfunct))
		)
		(_use (_ent . MaPROM_funct)
		)
	)
	(_inst MuxIn 0 107(_comp Mux_4x1_1b)
		(_port
			((E0)(Start))
			((E1)(Zero))
			((E2)(HitI))
			((E3)(HitD))
			((sel)(Teste))
			((S)(SelVF))
		)
		(_use (_ent . Mux_4x1_1b)
		)
	)
	(_inst MuxMap 0 108(_comp Mux_2x1_5b)
		(_port
			((E0)(Lfunct))
			((E1)(Lcop))
			((sel)(InstType))
			((S)(LInst))
		)
		(_use (_ent . Mux_2x1_5b)
		)
	)
	(_inst MuxVF 0 109(_comp Mux_2x1_5b)
		(_port
			((E0)(Lf))
			((E1)(Lv))
			((sel)(SelVF))
			((S)(Lvf))
		)
		(_use (_ent . Mux_2x1_5b)
		)
	)
	(_inst MuxE 0 110(_comp Mux_2x1_5b)
		(_port
			((E0)(Lvf))
			((E1)(LInst))
			((sel)(Decode))
			((S)(NextEstd))
		)
		(_use (_ent . Mux_2x1_5b)
		)
	)
	(_inst R_E 0 111(_comp RE)
		(_port
			((CLK)(CLK))
			((Reset)(Reset))
			((D)(NextEstd))
			((S)(Estd))
		)
		(_use (_ent . RE)
		)
	)
	(_object
		(_port (_int CLK -1 0 6(_ent(_in))))
		(_port (_int Reset -1 0 7(_ent(_in))))
		(_port (_int HitD -1 0 8(_ent(_in))))
		(_port (_int HitI -1 0 9(_ent(_in))))
		(_port (_int Zero -1 0 10(_ent(_in))))
		(_port (_int Start -1 0 11(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 12(_array -1 ((_dto i 5 i 0)))))
		(_port (_int Funct 0 0 12(_ent(_in))))
		(_port (_int Cop 0 0 13(_ent(_in))))
		(_port (_int rw -1 0 14(_ent(_out))))
		(_port (_int menableD -1 0 15(_ent(_out))))
		(_port (_int menableI -1 0 16(_ent(_out))))
		(_port (_int ce_ri -1 0 17(_ent(_out))))
		(_port (_int ce_pc -1 0 18(_ent(_out))))
		(_port (_int RegWrite -1 0 19(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 20(_array -1 ((_dto i 1 i 0)))))
		(_port (_int RegDest 1 0 20(_ent(_out))))
		(_port (_int ALUSrc -1 0 21(_ent(_out))))
		(_port (_int MemtoReg 1 0 22(_ent(_out))))
		(_port (_int Branch 1 0 23(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 24(_array -1 ((_dto i 3 i 0)))))
		(_port (_int ALUop 2 0 24(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 33(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{29~downto~0}~13 0 34(_array -1 ((_dto i 29 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 41(_array -1 ((_dto i 5 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 42(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~134 0 49(_array -1 ((_dto i 5 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~136 0 50(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 60(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~138 0 66(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 75(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 80(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int NextEstd 12 0 80(_arch(_uni))))
		(_sig (_int Estd 12 0 80(_arch(_uni))))
		(_sig (_int Lv 12 0 80(_arch(_uni))))
		(_sig (_int Lf 12 0 80(_arch(_uni))))
		(_sig (_int Lcop 12 0 80(_arch(_uni))))
		(_sig (_int Lfunct 12 0 80(_arch(_uni))))
		(_sig (_int LInst 12 0 80(_arch(_uni))))
		(_sig (_int Lvf 12 0 80(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{29~downto~0}~1314 0 81(_array -1 ((_dto i 29 i 0)))))
		(_sig (_int MicroInst 13 0 81(_arch(_uni))))
		(_sig (_int SelVF -1 0 82(_arch(_uni))))
		(_sig (_int Decode -1 0 82(_arch(_uni))))
		(_sig (_int InstType -1 0 82(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~1316 0 83(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int Teste 14 0 83(_arch(_uni))))
		(_prcs
			(line__86(_arch 0 0 86(_assignment (_trgt(30))(_sens(7(5))(7(4))(7(3))(7(2))(7(1))(7(0))))))
			(line__87(_arch 1 0 87(_assignment (_alias((menableI)(MicroInst(0))))(_simpleassign BUF)(_trgt(10))(_sens(27(0))))))
			(line__88(_arch 2 0 88(_assignment (_alias((menableD)(MicroInst(1))))(_simpleassign BUF)(_trgt(9))(_sens(27(1))))))
			(line__89(_arch 3 0 89(_assignment (_alias((rw)(MicroInst(2))))(_simpleassign BUF)(_trgt(8))(_sens(27(2))))))
			(line__90(_arch 4 0 90(_assignment (_alias((ce_ri)(MicroInst(3))))(_simpleassign BUF)(_trgt(11))(_sens(27(3))))))
			(line__91(_arch 5 0 91(_assignment (_alias((ce_pc)(MicroInst(4))))(_simpleassign BUF)(_trgt(12))(_sens(27(4))))))
			(line__92(_arch 6 0 92(_assignment (_alias((RegWrite)(MicroInst(5))))(_simpleassign BUF)(_trgt(13))(_sens(27(5))))))
			(line__93(_arch 7 0 93(_assignment (_alias((RegDest)(MicroInst(d_7_6))))(_trgt(14))(_sens(27(d_7_6))))))
			(line__94(_arch 8 0 94(_assignment (_alias((ALUSrc)(MicroInst(8))))(_simpleassign BUF)(_trgt(15))(_sens(27(8))))))
			(line__95(_arch 9 0 95(_assignment (_alias((MemtoReg)(MicroInst(d_10_9))))(_trgt(16))(_sens(27(d_10_9))))))
			(line__96(_arch 10 0 96(_assignment (_alias((Branch)(MicroInst(d_12_11))))(_trgt(17))(_sens(27(d_12_11))))))
			(line__97(_arch 11 0 97(_assignment (_alias((ALUop)(MicroInst(d_16_13))))(_trgt(18))(_sens(27(d_16_13))))))
			(line__99(_arch 12 0 99(_assignment (_alias((Lf)(MicroInst(d_21_17))))(_trgt(22))(_sens(27(d_21_17))))))
			(line__100(_arch 13 0 100(_assignment (_alias((Lv)(MicroInst(d_26_22))))(_trgt(21))(_sens(27(d_26_22))))))
			(line__101(_arch 14 0 101(_assignment (_alias((Teste)(MicroInst(d_28_27))))(_trgt(31))(_sens(27(d_28_27))))))
			(line__102(_arch 15 0 102(_assignment (_alias((Decode)(MicroInst(29))))(_simpleassign BUF)(_trgt(29))(_sens(27(29))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . estrutural 16 -1)
)
I 000051 55 9321          1499229629916 estrutural
(_unit VHDL (fd_estrut 0 4(estrutural 0 27))
	(_version vd0)
	(_time 1499229629917 2017.07.05 01:40:29)
	(_source (\./../src/fd_estrut.vhd\))
	(_parameters tan)
	(_code a9a6a9fea4fdabbfa4aabaf2fcaeabaeacaeadafaf)
	(_ent
		(_time 1499229524456)
	)
	(_comp
		(ALU
			(_object
				(_port (_int ALUop 5 0 30(_ent (_in))))
				(_port (_int a 6 0 31(_ent (_in))))
				(_port (_int b 6 0 32(_ent (_in))))
				(_port (_int zero -1 0 33(_ent (_out))))
				(_port (_int ALUrst 6 0 34(_ent (_out))))
			)
		)
		(Add_32
			(_object
				(_port (_int E1 7 0 39(_ent (_in))))
				(_port (_int E2 7 0 40(_ent (_in))))
				(_port (_int S 7 0 41(_ent (_out))))
			)
		)
		(Mux_4x1_32b
			(_object
				(_port (_int E1 11 0 63(_ent (_in))))
				(_port (_int E2 11 0 63(_ent (_in))))
				(_port (_int E3 11 0 63(_ent (_in))))
				(_port (_int E4 11 0 63(_ent (_in))))
				(_port (_int sel 12 0 64(_ent (_in))))
				(_port (_int S 11 0 65(_ent (_out))))
			)
		)
		(Mux_2x1_32b
			(_object
				(_port (_int E1 10 0 57(_ent (_in))))
				(_port (_int E2 10 0 57(_ent (_in))))
				(_port (_int sel -1 0 58(_ent (_in))))
				(_port (_int S 10 0 59(_ent (_out))))
			)
		)
		(Mux_4x1_5b
			(_object
				(_port (_int E0 8 0 47(_ent (_in))))
				(_port (_int E1 8 0 48(_ent (_in))))
				(_port (_int E2 8 0 49(_ent (_in))))
				(_port (_int E3 8 0 50(_ent (_in))))
				(_port (_int sel 9 0 51(_ent (_in))))
				(_port (_int S 8 0 52(_ent (_out))))
			)
		)
		(Reg_32
			(_object
				(_port (_int CLK -1 0 70(_ent (_in))))
				(_port (_int ce -1 0 70(_ent (_in))))
				(_port (_int reset -1 0 70(_ent (_in))))
				(_port (_int E 13 0 71(_ent (_in))))
				(_port (_int S 13 0 72(_ent (_out))))
			)
		)
		(Sign_Extend
			(_object
				(_port (_int Entrada 15 0 83(_ent (_in))))
				(_port (_int Saida 16 0 84(_ent (_out))))
			)
		)
		(Shift_Left_2
			(_object
				(_port (_int E 14 0 77(_ent (_in))))
				(_port (_int S 14 0 78(_ent (_out))))
			)
		)
		(RegFile
			(_object
				(_port (_int Reset -1 0 90(_ent (_in))))
				(_port (_int Clk -1 0 91(_ent (_in))))
				(_port (_int RegWrite -1 0 92(_ent (_in))))
				(_port (_int ReadReg1 17 0 93(_ent (_in))))
				(_port (_int ReadReg2 17 0 94(_ent (_in))))
				(_port (_int WriteReg 17 0 95(_ent (_in))))
				(_port (_int WriteData 18 0 96(_ent (_in))))
				(_port (_int ReadData1 18 0 97(_ent (_out))))
				(_port (_int ReadData2 18 0 98(_ent (_out))))
			)
		)
	)
	(_inst ALU1 0 115(_comp ALU)
		(_port
			((ALUop)(ALUop))
			((a)(Reg_1))
			((b)(B))
			((zero)(Zero))
			((ALUrst)(ALU_Rst))
		)
		(_use (_ent . ALU)
		)
	)
	(_inst Add1 0 116(_comp Add_32)
		(_port
			((E1)(Inst_Addr))
			((E2)(_string \"00000000000000000000000000000100"\))
			((S)(PC_Incr))
		)
		(_use (_ent . Add_32)
			(_port
				((E1)(E1))
				((E2)(E2))
				((S)(S))
			)
		)
	)
	(_inst Add2 0 117(_comp Add_32)
		(_port
			((E1)(PC_Incr))
			((E2)(Displacement))
			((S)(PC_Branch))
		)
		(_use (_ent . Add_32)
		)
	)
	(_inst Mux1 0 118(_comp Mux_4x1_32b)
		(_port
			((E1)(PC_Incr))
			((E2)(PC_JMP))
			((E3)(PC_Branch))
			((E4)(Reg_1))
			((sel)(Branch))
			((S)(Nxt_Addr))
		)
		(_use (_ent . Mux_4x1_32b)
		)
	)
	(_inst Mux2 0 119(_comp Mux_2x1_32b)
		(_port
			((E1)(Reg_2))
			((E2)(Imed))
			((sel)(ALUSrc))
			((S)(B))
		)
		(_use (_ent . Mux_2x1_32b)
		)
	)
	(_inst Mux3 0 120(_comp Mux_4x1_32b)
		(_port
			((E1)(ALU_Rst))
			((E2)(MD_Dado))
			((E3)(PC_Incr))
			((E4)(_string \"00000000000000000000000000000000"\))
			((sel)(MemtoReg))
			((S)(Write_Data))
		)
		(_use (_ent . Mux_4x1_32b)
			(_port
				((E1)(E1))
				((E2)(E2))
				((E3)(E3))
				((E4)(E4))
				((sel)(sel))
				((S)(S))
			)
		)
	)
	(_inst Mux4 0 121(_comp Mux_4x1_5b)
		(_port
			((E0)(Inst(d_20_16)))
			((E1)(Inst(d_15_11)))
			((E2)(_string \"00111"\))
			((E3)(_string \"10000"\))
			((sel)(RegDest))
			((S)(Write_Reg))
		)
		(_use (_implicit)
			(_port
				((E0)(E0))
				((E1)(E1))
				((E2)(E2))
				((E3)(E3))
				((sel)(sel))
				((S)(S))
			)
		)
	)
	(_inst PC 0 122(_comp Reg_32)
		(_port
			((CLK)(clk))
			((ce)(ce_pc))
			((reset)(Reset))
			((E)(Nxt_Addr))
			((S)(Inst_Addr))
		)
		(_use (_ent . Reg_32)
		)
	)
	(_inst RI 0 123(_comp Reg_32)
		(_port
			((CLK)(clk))
			((ce)(ce_ri))
			((reset)(Reset))
			((E)(MI_Dado))
			((S)(Inst))
		)
		(_use (_ent . Reg_32)
		)
	)
	(_inst Sign_Ext 0 124(_comp Sign_Extend)
		(_port
			((Entrada)(Inst(d_15_0)))
			((Saida)(Imed))
		)
		(_use (_ent . Sign_Extend)
		)
	)
	(_inst SL2 0 125(_comp Shift_Left_2)
		(_port
			((E)(Imed))
			((S)(Displacement))
		)
		(_use (_ent . Shift_Left_2)
		)
	)
	(_inst SL2_2 0 126(_comp Shift_Left_2)
		(_port
			((E)(JMP_Addr))
			((S)(PC_JMP))
		)
		(_use (_ent . Shift_Left_2)
		)
	)
	(_inst Reg_File 0 127(_comp RegFile)
		(_port
			((Reset)(Reset))
			((Clk)(clk))
			((RegWrite)(RegWrite))
			((ReadReg1)(Inst(d_25_21)))
			((ReadReg2)(Inst(d_20_16)))
			((WriteReg)(Write_Reg))
			((WriteData)(Write_Data))
			((ReadData1)(Reg_1))
			((ReadData2)(Reg_2))
		)
		(_use (_ent . RegFile)
		)
	)
	(_object
		(_port (_int Reset -1 0 6(_ent(_in))))
		(_port (_int clk -1 0 7(_ent(_in))))
		(_port (_int ce_ri -1 0 8(_ent(_in))))
		(_port (_int ce_pc -1 0 9(_ent(_in))))
		(_port (_int RegWrite -1 0 10(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 11(_array -1 ((_dto i 1 i 0)))))
		(_port (_int RegDest 0 0 11(_ent(_in))))
		(_port (_int ALUSrc -1 0 12(_ent(_in))))
		(_port (_int MemtoReg 0 0 13(_ent(_in))))
		(_port (_int Branch 0 0 14(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15(_array -1 ((_dto i 3 i 0)))))
		(_port (_int ALUop 1 0 15(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 16(_array -1 ((_dto i 31 i 0)))))
		(_port (_int MI_Dado 2 0 16(_ent(_in))))
		(_port (_int MD_Dado 2 0 17(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 18(_array -1 ((_dto i 11 i 0)))))
		(_port (_int MI_ADDR 3 0 18(_ent(_out))))
		(_port (_int MD_ADDR 3 0 19(_ent(_out))))
		(_port (_int MD_WD 2 0 20(_ent(_out))))
		(_port (_int Zero -1 0 21(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 22(_array -1 ((_dto i 5 i 0)))))
		(_port (_int Cop 4 0 22(_ent(_out))))
		(_port (_int Funct 4 0 23(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 30(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 31(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 39(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 47(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 51(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 57(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 63(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~138 0 64(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 71(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 77(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 83(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 84(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1316 0 93(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~1318 0 96(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 102(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int Write_Reg 19 0 102(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~1322 0 103(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int Reg_1 20 0 103(_arch(_uni))))
		(_sig (_int Reg_2 20 0 103(_arch(_uni))))
		(_sig (_int Write_Data 20 0 103(_arch(_uni))))
		(_sig (_int B 20 0 104(_arch(_uni))))
		(_sig (_int ALU_Rst 20 0 104(_arch(_uni))))
		(_sig (_int Inst_Addr 20 0 105(_arch(_uni))))
		(_sig (_int Nxt_Addr 20 0 105(_arch(_uni))))
		(_sig (_int PC_Incr 20 0 105(_arch(_uni))))
		(_sig (_int PC_Branch 20 0 105(_arch(_uni))))
		(_sig (_int PC_JMP 20 0 105(_arch(_uni))))
		(_sig (_int Imed 20 0 106(_arch(_uni))))
		(_sig (_int Displacement 20 0 106(_arch(_uni))))
		(_sig (_int Inst 20 0 107(_arch(_uni))))
		(_sig (_int JMP_Addr 20 0 107(_arch(_uni))))
		(_prcs
			(line__111(_arch 0 0 111(_assignment (_alias((Cop)(Inst(d_31_26))))(_trgt(16))(_sens(31(d_31_26))))))
			(line__112(_arch 1 0 112(_assignment (_alias((Funct)(Inst(d_5_0))))(_trgt(17))(_sens(31(d_5_0))))))
			(line__113(_arch 2 0 113(_assignment (_trgt(32))(_sens(24(d_31_28))(31(d_25_0))))))
			(line__129(_arch 3 0 129(_assignment (_alias((MI_ADDR)(Inst_Addr(d_13_2))))(_trgt(12))(_sens(24(d_13_2))))))
			(line__130(_arch 4 0 130(_assignment (_alias((MD_ADDR)(ALU_Rst(d_11_0))))(_trgt(13))(_sens(23(d_11_0))))))
			(line__131(_arch 5 0 131(_assignment (_alias((MD_WD)(Reg_2)))(_trgt(14))(_sens(20)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
	)
	(_model . estrutural 6 -1)
)
I 000050 55 9958          1499229629943 Debugural
(_unit VHDL (fd_debug 0 4(debugural 0 33))
	(_version vd0)
	(_time 1499229629944 2017.07.05 01:40:29)
	(_source (\./../src/fd_debug.vhd\))
	(_parameters tan)
	(_code c8c7c89dc49ccadec5cedd929bcfcdcecfcecececc)
	(_ent
		(_time 1499229524001)
	)
	(_comp
		(Mdado
			(_object
				(_port (_int CLK -1 0 36(_ent (_in))))
				(_port (_int Menable -1 0 36(_ent (_in))))
				(_port (_int rw -1 0 36(_ent (_in))))
				(_port (_int Addr 5 0 37(_ent (_in))))
				(_port (_int WriteData 6 0 38(_ent (_in))))
				(_port (_int ReadData 6 0 39(_ent (_out))))
			)
		)
		(Minst
			(_object
				(_port (_int ReadAddr 10 0 60(_ent (_in))))
				(_port (_int Inst 11 0 61(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port (_int ALUop 7 0 43(_ent (_in))))
				(_port (_int a 8 0 44(_ent (_in))))
				(_port (_int b 8 0 45(_ent (_in))))
				(_port (_int zero -1 0 46(_ent (_out))))
				(_port (_int ALUrst 8 0 47(_ent (_out))))
			)
		)
		(Add_32
			(_object
				(_port (_int E1 9 0 52(_ent (_in))))
				(_port (_int E2 9 0 53(_ent (_in))))
				(_port (_int S 9 0 54(_ent (_out))))
			)
		)
		(Mux_4x1_32b
			(_object
				(_port (_int E1 15 0 83(_ent (_in))))
				(_port (_int E2 15 0 83(_ent (_in))))
				(_port (_int E3 15 0 83(_ent (_in))))
				(_port (_int E4 15 0 83(_ent (_in))))
				(_port (_int sel 16 0 84(_ent (_in))))
				(_port (_int S 15 0 85(_ent (_out))))
			)
		)
		(Mux_2x1_32b
			(_object
				(_port (_int E1 14 0 77(_ent (_in))))
				(_port (_int E2 14 0 77(_ent (_in))))
				(_port (_int sel -1 0 78(_ent (_in))))
				(_port (_int S 14 0 79(_ent (_out))))
			)
		)
		(Mux_4x1_5b
			(_object
				(_port (_int E0 12 0 67(_ent (_in))))
				(_port (_int E1 12 0 68(_ent (_in))))
				(_port (_int E2 12 0 69(_ent (_in))))
				(_port (_int E3 12 0 70(_ent (_in))))
				(_port (_int sel 13 0 71(_ent (_in))))
				(_port (_int S 12 0 72(_ent (_out))))
			)
		)
		(Reg_32
			(_object
				(_port (_int CLK -1 0 90(_ent (_in))))
				(_port (_int ce -1 0 90(_ent (_in))))
				(_port (_int reset -1 0 90(_ent (_in))))
				(_port (_int E 17 0 91(_ent (_in))))
				(_port (_int S 17 0 92(_ent (_out))))
			)
		)
		(Sign_Extend
			(_object
				(_port (_int Entrada 19 0 103(_ent (_in))))
				(_port (_int Saida 20 0 104(_ent (_out))))
			)
		)
		(Shift_Left_2
			(_object
				(_port (_int E 18 0 97(_ent (_in))))
				(_port (_int S 18 0 98(_ent (_out))))
			)
		)
		(RegFile
			(_object
				(_port (_int Reset -1 0 110(_ent (_in))))
				(_port (_int Clk -1 0 111(_ent (_in))))
				(_port (_int RegWrite -1 0 112(_ent (_in))))
				(_port (_int ReadReg1 21 0 113(_ent (_in))))
				(_port (_int ReadReg2 21 0 114(_ent (_in))))
				(_port (_int WriteReg 21 0 115(_ent (_in))))
				(_port (_int WriteData 22 0 116(_ent (_in))))
				(_port (_int ReadData1 22 0 117(_ent (_out))))
				(_port (_int ReadData2 22 0 118(_ent (_out))))
			)
		)
	)
	(_inst MD 0 130(_comp Mdado)
		(_port
			((CLK)(clk))
			((Menable)(Menable))
			((rw)(rw))
			((Addr)(ALU_Rst(d_11_0)))
			((WriteData)(Reg_2))
			((ReadData)(MD_Out))
		)
		(_use (_ent . Mdado)
		)
	)
	(_inst MI 0 131(_comp Minst)
		(_port
			((ReadAddr)(Inst_Addr(d_13_2)))
			((Inst)(MI_Out))
		)
		(_use (_ent . Minst)
		)
	)
	(_inst ALU1 0 132(_comp ALU)
		(_port
			((ALUop)(ALUop))
			((a)(Reg_1))
			((b)(B))
			((zero)(Zero))
			((ALUrst)(ALU_Rst))
		)
		(_use (_ent . ALU)
		)
	)
	(_inst Add1 0 133(_comp Add_32)
		(_port
			((E1)(Inst_Addr))
			((E2)(_string \"00000000000000000000000000000100"\))
			((S)(PC_Incr))
		)
		(_use (_ent . Add_32)
			(_port
				((E1)(E1))
				((E2)(E2))
				((S)(S))
			)
		)
	)
	(_inst Add2 0 134(_comp Add_32)
		(_port
			((E1)(PC_Incr))
			((E2)(Displacement))
			((S)(PC_Branch))
		)
		(_use (_ent . Add_32)
		)
	)
	(_inst Mux1 0 135(_comp Mux_4x1_32b)
		(_port
			((E1)(PC_Incr))
			((E2)(PC_JMP))
			((E3)(PC_Branch))
			((E4)(Reg_1))
			((sel)(Branch))
			((S)(Nxt_Addr))
		)
		(_use (_ent . Mux_4x1_32b)
		)
	)
	(_inst Mux2 0 136(_comp Mux_2x1_32b)
		(_port
			((E1)(Reg_2))
			((E2)(Imed))
			((sel)(ALUSrc))
			((S)(B))
		)
		(_use (_ent . Mux_2x1_32b)
		)
	)
	(_inst Mux3 0 137(_comp Mux_4x1_32b)
		(_port
			((E1)(ALU_Rst))
			((E2)(MD_Out))
			((E3)(PC_Incr))
			((E4)(_string \"00000000000000000000000000000000"\))
			((sel)(MemtoReg))
			((S)(Write_Data))
		)
		(_use (_ent . Mux_4x1_32b)
			(_port
				((E1)(E1))
				((E2)(E2))
				((E3)(E3))
				((E4)(E4))
				((sel)(sel))
				((S)(S))
			)
		)
	)
	(_inst Mux4 0 138(_comp Mux_4x1_5b)
		(_port
			((E0)(Inst(d_20_16)))
			((E1)(Inst(d_15_11)))
			((E2)(_string \"00111"\))
			((E3)(_string \"10000"\))
			((sel)(RegDest))
			((S)(Write_Reg))
		)
		(_use (_implicit)
			(_port
				((E0)(E0))
				((E1)(E1))
				((E2)(E2))
				((E3)(E3))
				((sel)(sel))
				((S)(S))
			)
		)
	)
	(_inst PC 0 139(_comp Reg_32)
		(_port
			((CLK)(clk))
			((ce)(ce_pc))
			((reset)(Reset))
			((E)(Nxt_Addr))
			((S)(Inst_Addr))
		)
		(_use (_ent . Reg_32)
		)
	)
	(_inst RI 0 140(_comp Reg_32)
		(_port
			((CLK)(clk))
			((ce)(ce_ri))
			((reset)(Reset))
			((E)(MI_Out))
			((S)(Inst))
		)
		(_use (_ent . Reg_32)
		)
	)
	(_inst Sign_Ext 0 141(_comp Sign_Extend)
		(_port
			((Entrada)(Inst(d_15_0)))
			((Saida)(Imed))
		)
		(_use (_ent . Sign_Extend)
		)
	)
	(_inst SL2 0 142(_comp Shift_Left_2)
		(_port
			((E)(Imed))
			((S)(Displacement))
		)
		(_use (_ent . Shift_Left_2)
		)
	)
	(_inst SL2_2 0 143(_comp Shift_Left_2)
		(_port
			((E)(JMP_Addr))
			((S)(PC_JMP))
		)
		(_use (_ent . Shift_Left_2)
		)
	)
	(_inst Reg_File 0 144(_comp RegFile)
		(_port
			((Reset)(Reset))
			((Clk)(clk))
			((RegWrite)(RegWrite))
			((ReadReg1)(Inst(d_25_21)))
			((ReadReg2)(Inst(d_20_16)))
			((WriteReg)(Write_Reg))
			((WriteData)(Write_Data))
			((ReadData1)(Reg_1))
			((ReadData2)(Reg_2))
		)
		(_use (_ent . RegFile)
		)
	)
	(_object
		(_port (_int Reset -1 0 6(_ent(_in))))
		(_port (_int clk -1 0 7(_ent(_in))))
		(_port (_int menable -1 0 8(_ent(_in))))
		(_port (_int rw -1 0 9(_ent(_in))))
		(_port (_int ce_ri -1 0 10(_ent(_in))))
		(_port (_int ce_pc -1 0 11(_ent(_in))))
		(_port (_int RegWrite -1 0 12(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -1 ((_dto i 1 i 0)))))
		(_port (_int RegDest 0 0 13(_ent(_in))))
		(_port (_int ALUSrc -1 0 14(_ent(_in))))
		(_port (_int MemtoReg 0 0 15(_ent(_in))))
		(_port (_int Branch 0 0 16(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 17(_array -1 ((_dto i 3 i 0)))))
		(_port (_int ALUop 1 0 17(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 19(_array -1 ((_dto i 4 i 0)))))
		(_port (_int Write_Reg 2 0 19(_ent(_buffer))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 20(_array -1 ((_dto i 31 i 0)))))
		(_port (_int Reg_1 3 0 20(_ent(_buffer))))
		(_port (_int Reg_2 3 0 20(_ent(_buffer))))
		(_port (_int Write_Data 3 0 20(_ent(_buffer))))
		(_port (_int B 3 0 21(_ent(_buffer))))
		(_port (_int ALU_Rst 3 0 21(_ent(_buffer))))
		(_port (_int Inst_Addr 3 0 22(_ent(_buffer))))
		(_port (_int Nxt_Addr 3 0 22(_ent(_buffer))))
		(_port (_int PC_Incr 3 0 22(_ent(_buffer))))
		(_port (_int PC_Branch 3 0 22(_ent(_buffer))))
		(_port (_int PC_JMP 3 0 22(_ent(_buffer))))
		(_port (_int Imed 3 0 23(_ent(_buffer))))
		(_port (_int Displacement 3 0 23(_ent(_buffer))))
		(_port (_int MI_Out 3 0 24(_ent(_buffer))))
		(_port (_int Inst 3 0 24(_ent(_buffer))))
		(_port (_int JMP_Addr 3 0 24(_ent(_buffer))))
		(_port (_int MD_Out 3 0 25(_ent(_buffer))))
		(_port (_int Zero -1 0 27(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 28(_array -1 ((_dto i 5 i 0)))))
		(_port (_int Cop 4 0 28(_ent(_out))))
		(_port (_int Funct 4 0 29(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 37(_array -1 ((_dto i 11 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 38(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 43(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 44(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 52(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~136 0 60(_array -1 ((_dto i 11 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 61(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 67(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 71(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 77(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 83(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 84(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~1316 0 91(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~1318 0 97(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 103(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 104(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1322 0 113(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~1324 0 116(_array -1 ((_dto i 31 i 0)))))
		(_prcs
			(line__124(_arch 0 0 124(_assignment (_alias((Cop)(Inst(d_31_26))))(_trgt(30))(_sens(26(d_31_26))))))
			(line__125(_arch 1 0 125(_assignment (_alias((Funct)(Inst(d_5_0))))(_trgt(31))(_sens(26(d_5_0))))))
			(line__126(_arch 2 0 126(_assignment (_trgt(27))(_sens(18(d_31_28))(26(d_25_0))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
	)
	(_model . Debugural 3 -1)
)
I 000062 55 5895          1499229629969 UCP_CarimboEstrutural
(_unit VHDL (ucp_carimbo 0 4(ucp_carimboestrutural 0 37))
	(_version vd0)
	(_time 1499229629970 2017.07.05 01:40:29)
	(_source (\./../src/ucp_carimbo.vhd\))
	(_parameters tan)
	(_code d8d6db8ad38e8ccd88decb8288dfdaded1de8cdeda)
	(_ent
		(_time 1499229523707)
	)
	(_comp
		(Carimbo_UC
			(_object
				(_port (_int CLK -1 0 40(_ent (_in))))
				(_port (_int Reset -1 0 41(_ent (_in))))
				(_port (_int HitD -1 0 42(_ent (_in))))
				(_port (_int HitI -1 0 43(_ent (_in))))
				(_port (_int Zero -1 0 44(_ent (_in))))
				(_port (_int Start -1 0 45(_ent (_in))))
				(_port (_int Funct 5 0 46(_ent (_in))))
				(_port (_int Cop 5 0 47(_ent (_in))))
				(_port (_int rw -1 0 48(_ent (_out))))
				(_port (_int menableD -1 0 49(_ent (_out))))
				(_port (_int menableI -1 0 50(_ent (_out))))
				(_port (_int ce_ri -1 0 51(_ent (_out))))
				(_port (_int ce_pc -1 0 52(_ent (_out))))
				(_port (_int RegWrite -1 0 53(_ent (_out))))
				(_port (_int RegDest 6 0 54(_ent (_out))))
				(_port (_int ALUSrc -1 0 55(_ent (_out))))
				(_port (_int MemtoReg 6 0 56(_ent (_out))))
				(_port (_int Branch 6 0 57(_ent (_out))))
				(_port (_int ALUop 7 0 58(_ent (_out))))
			)
		)
		(FD_Estrut
			(_object
				(_port (_int Reset -1 0 64(_ent (_in))))
				(_port (_int clk -1 0 65(_ent (_in))))
				(_port (_int ce_ri -1 0 66(_ent (_in))))
				(_port (_int ce_pc -1 0 67(_ent (_in))))
				(_port (_int RegWrite -1 0 68(_ent (_in))))
				(_port (_int RegDest 8 0 69(_ent (_in))))
				(_port (_int ALUSrc -1 0 70(_ent (_in))))
				(_port (_int MemtoReg 8 0 71(_ent (_in))))
				(_port (_int Branch 8 0 72(_ent (_in))))
				(_port (_int ALUop 9 0 73(_ent (_in))))
				(_port (_int MI_Dado 10 0 74(_ent (_in))))
				(_port (_int MD_Dado 10 0 75(_ent (_in))))
				(_port (_int MI_ADDR 11 0 76(_ent (_out))))
				(_port (_int MD_ADDR 11 0 77(_ent (_out))))
				(_port (_int MD_WD 10 0 78(_ent (_out))))
				(_port (_int Zero -1 0 79(_ent (_out))))
				(_port (_int Cop 12 0 80(_ent (_out))))
				(_port (_int Funct 12 0 81(_ent (_out))))
			)
		)
	)
	(_inst UC 0 90(_comp Carimbo_UC)
		(_port
			((CLK)(clk))
			((Reset)(reset))
			((HitD)(HitD))
			((HitI)(HitI))
			((Zero)(Zero))
			((Start)(start))
			((Funct)(COPExt))
			((Cop)(COP))
			((rw)(RWM))
			((menableD)(MEND))
			((menableI)(MENI))
			((ce_ri)(ce_ri))
			((ce_pc)(ce_pc))
			((RegWrite)(RegWrite))
			((RegDest)(RegDest))
			((ALUSrc)(ALUSrc))
			((MemtoReg)(MemtoReg))
			((Branch)(Branch))
			((ALUop)(ALUop))
		)
		(_use (_ent . Carimbo_UC)
		)
	)
	(_inst FD 0 91(_comp FD_Estrut)
		(_port
			((Reset)(reset))
			((clk)(clk))
			((ce_ri)(ce_ri))
			((ce_pc)(ce_pc))
			((RegWrite)(RegWrite))
			((RegDest)(RegDest))
			((ALUSrc)(ALUSrc))
			((MemtoReg)(MemtoReg))
			((Branch)(Branch))
			((ALUop)(ALUop))
			((MI_Dado)(MI_Dado))
			((MD_Dado)(MD_Dado))
			((MI_ADDR)(MI_ADDR))
			((MD_ADDR)(MD_ADDR))
			((MD_WD)(MD_WD))
			((Zero)(Zero))
			((Cop)(COP))
			((Funct)(COPExt))
		)
		(_use (_ent . FD_Estrut)
		)
	)
	(_object
		(_port (_int reset -1 0 6(_ent(_in))))
		(_port (_int clk -1 0 7(_ent(_in))))
		(_port (_int HitD -1 0 8(_ent(_in))))
		(_port (_int HitI -1 0 9(_ent(_in))))
		(_port (_int start -1 0 10(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 12(_array -1 ((_dto i 31 i 0)))))
		(_port (_int MI_Dado 0 0 12(_ent(_in))))
		(_port (_int MD_Dado 0 0 13(_ent(_in))))
		(_port (_int zero -1 0 15(_ent(_buffer))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 16(_array -1 ((_dto i 5 i 0)))))
		(_port (_int COP 1 0 16(_ent(_buffer))))
		(_port (_int COPExt 1 0 17(_ent(_buffer))))
		(_port (_int ce_ri -1 0 19(_ent(_buffer))))
		(_port (_int ce_pc -1 0 20(_ent(_buffer))))
		(_port (_int RegWrite -1 0 21(_ent(_buffer))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 22(_array -1 ((_dto i 1 i 0)))))
		(_port (_int RegDest 2 0 22(_ent(_buffer))))
		(_port (_int ALUSrc -1 0 23(_ent(_buffer))))
		(_port (_int MemtoReg 2 0 24(_ent(_buffer))))
		(_port (_int Branch 2 0 25(_ent(_buffer))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 26(_array -1 ((_dto i 3 i 0)))))
		(_port (_int ALUop 3 0 26(_ent(_buffer))))
		(_port (_int menableD -1 0 28(_ent(_out))))
		(_port (_int menableI -1 0 29(_ent(_out))))
		(_port (_int rw -1 0 30(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 31(_array -1 ((_dto i 11 i 0)))))
		(_port (_int MI_ADDR 4 0 31(_ent(_out))))
		(_port (_int MD_ADDR 4 0 32(_ent(_out))))
		(_port (_int MD_WD 0 0 33(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 46(_array -1 ((_dto i 5 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 54(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 58(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~132 0 69(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 73(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 74(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 76(_array -1 ((_dto i 11 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~136 0 80(_array -1 ((_dto i 5 i 0)))))
		(_sig (_int MEND -1 0 85(_arch(_uni))))
		(_sig (_int MENI -1 0 86(_arch(_uni))))
		(_sig (_int RWM -1 0 87(_arch(_uni))))
		(_prcs
			(line__93(_arch 0 0 93(_assignment (_alias((menableD)(MEND)))(_simpleassign BUF)(_trgt(18))(_sens(24)))))
			(line__94(_arch 1 0 94(_assignment (_alias((menableI)(MENI)))(_simpleassign BUF)(_trgt(19))(_sens(25)))))
			(line__95(_arch 2 0 95(_assignment (_alias((rw)(RWM)))(_simpleassign BUF)(_trgt(20))(_sens(26)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . UCP_CarimboEstrutural 3 -1)
)
I 000057 55 3630          1499229629993 UCPCarimboTBArch
(_unit VHDL (ucpcarimbotb 0 4(ucpcarimbotbarch 0 7))
	(_version vd0)
	(_time 1499229629994 2017.07.05 01:40:29)
	(_source (\./../src/ucp_carimbotb.vhd\))
	(_parameters tan)
	(_code f7f9f4a7f3a1a3e1a2a4e6aca4f1fef1a3f1f5f1a1)
	(_ent
		(_time 1499229524079)
	)
	(_comp
		(UCP_Carimbo
			(_object
				(_port (_int reset -1 0 10(_ent (_in))))
				(_port (_int clk -1 0 11(_ent (_in))))
				(_port (_int HitD -1 0 12(_ent (_in))))
				(_port (_int HitI -1 0 13(_ent (_in))))
				(_port (_int start -1 0 14(_ent (_in))))
				(_port (_int zero -1 0 16(_ent (_buffer))))
				(_port (_int COP 0 0 17(_ent (_buffer))))
				(_port (_int COPExt 0 0 18(_ent (_buffer))))
				(_port (_int menable -1 0 20(_ent (_buffer))))
				(_port (_int rw -1 0 21(_ent (_buffer))))
				(_port (_int ce_ri -1 0 22(_ent (_buffer))))
				(_port (_int ce_pc -1 0 23(_ent (_buffer))))
				(_port (_int RegWrite -1 0 24(_ent (_buffer))))
				(_port (_int RegDest 1 0 25(_ent (_buffer))))
				(_port (_int ALUSrc -1 0 26(_ent (_buffer))))
				(_port (_int MemtoReg 1 0 27(_ent (_buffer))))
				(_port (_int Branch 1 0 28(_ent (_buffer))))
				(_port (_int ALUop 2 0 29(_ent (_buffer))))
			)
		)
	)
	(_inst UCPC 0 55(_comp UCP_Carimbo)
		(_port
			((reset)(reset))
			((clk)(clk))
			((HitD)(HitD))
			((HitI)(HitI))
			((start)(start))
			((zero)(zero))
			((COP)(COP))
			((COPExt)(Funct))
			((menable)(menable))
			((rw)(rw))
			((ce_ri)(ce_ri))
			((ce_pc)(ce_pc))
			((RegWrite)(RegWrite))
			((RegDest)(RegDest))
			((ALUSrc)(ALUSrc))
			((MemtoReg)(MemtoReg))
			((Branch)(Branch))
			((ALUop)(ALUop))
		)
		(_use (_implicit)
			(_port
				((reset)(reset))
				((clk)(clk))
				((HitD)(HitD))
				((HitI)(HitI))
				((start)(start))
				((zero)(zero))
				((COP)(COP))
				((COPExt)(COPExt))
				((menable)(menable))
				((rw)(rw))
				((ce_ri)(ce_ri))
				((ce_pc)(ce_pc))
				((RegWrite)(RegWrite))
				((RegDest)(RegDest))
				((ALUSrc)(ALUSrc))
				((MemtoReg)(MemtoReg))
				((Branch)(Branch))
				((ALUop)(ALUop))
			)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 17(_array -1 ((_dto i 5 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 25(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 29(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int reset -1 0 32(_arch(_uni))))
		(_sig (_int clk -1 0 33(_arch(_uni))))
		(_sig (_int HitD -1 0 34(_arch(_uni))))
		(_sig (_int HitI -1 0 35(_arch(_uni))))
		(_sig (_int zero -1 0 37(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 38(_array -1 ((_dto i 5 i 0)))))
		(_sig (_int COP 3 0 38(_arch(_uni))))
		(_sig (_int Funct 3 0 39(_arch(_uni))))
		(_sig (_int menable -1 0 41(_arch(_uni))))
		(_sig (_int rw -1 0 42(_arch(_uni))))
		(_sig (_int ce_ri -1 0 43(_arch(_uni))))
		(_sig (_int ce_pc -1 0 44(_arch(_uni))))
		(_sig (_int RegWrite -1 0 45(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 46(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int RegDest 4 0 46(_arch(_uni))))
		(_sig (_int ALUSrc -1 0 47(_arch(_uni))))
		(_sig (_int MemtoReg 4 0 48(_arch(_uni))))
		(_sig (_int Branch 4 0 49(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 50(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int ALUop 5 0 50(_arch(_uni))))
		(_sig (_int start -1 0 52(_arch(_uni))))
		(_prcs
			(line__56(_arch 0 0 56(_prcs (_wait_for)(_trgt(0)(1)(2)(3)(17)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . UCPCarimboTBArch 1 -1)
)
I 000055 55 5457          1499229630038 comportamental
(_unit VHDL (fd_tb 0 4(comportamental 0 7))
	(_version vd0)
	(_time 1499229630039 2017.07.05 01:40:30)
	(_source (\./../src/fd_tstb.vhd\))
	(_parameters tan)
	(_code 262927222472243122212073307c732370212220242020)
	(_ent
		(_time 1499229524311)
	)
	(_comp
		(FD_Debug
			(_object
				(_port (_int Reset -1 0 11(_ent (_in))))
				(_port (_int clk -1 0 12(_ent (_in))))
				(_port (_int menable -1 0 13(_ent (_in))))
				(_port (_int rw -1 0 14(_ent (_in))))
				(_port (_int ce_ri -1 0 15(_ent (_in))))
				(_port (_int ce_pc -1 0 16(_ent (_in))))
				(_port (_int RegWrite -1 0 17(_ent (_in))))
				(_port (_int RegDest 0 0 18(_ent (_in))))
				(_port (_int ALUSrc -1 0 19(_ent (_in))))
				(_port (_int MemtoReg 0 0 20(_ent (_in))))
				(_port (_int Branch 0 0 21(_ent (_in))))
				(_port (_int ALUop 1 0 22(_ent (_in))))
				(_port (_int Write_Reg 2 0 24(_ent (_buffer))))
				(_port (_int Reg_1 3 0 25(_ent (_buffer))))
				(_port (_int Reg_2 3 0 25(_ent (_buffer))))
				(_port (_int Write_Data 3 0 25(_ent (_buffer))))
				(_port (_int B 3 0 26(_ent (_buffer))))
				(_port (_int ALU_Rst 3 0 26(_ent (_buffer))))
				(_port (_int Inst_Addr 3 0 27(_ent (_buffer))))
				(_port (_int Nxt_Addr 3 0 27(_ent (_buffer))))
				(_port (_int PC_Incr 3 0 27(_ent (_buffer))))
				(_port (_int PC_Branch 3 0 27(_ent (_buffer))))
				(_port (_int PC_JMP 3 0 27(_ent (_buffer))))
				(_port (_int Imed 3 0 28(_ent (_buffer))))
				(_port (_int Displacement 3 0 28(_ent (_buffer))))
				(_port (_int MI_Out 3 0 29(_ent (_buffer))))
				(_port (_int Inst 3 0 29(_ent (_buffer))))
				(_port (_int JMP_Addr 3 0 29(_ent (_buffer))))
				(_port (_int MD_Out 3 0 30(_ent (_buffer))))
				(_port (_int Zero -1 0 32(_ent (_out))))
				(_port (_int Cop 4 0 33(_ent (_out))))
				(_port (_int Funct 4 0 34(_ent (_out))))
			)
		)
	)
	(_inst M1 0 64(_comp FD_Debug)
		(_port
			((Reset)(Reset))
			((clk)(clk))
			((menable)(menable))
			((rw)(rw))
			((ce_ri)(ce_ri))
			((ce_pc)(ce_pc))
			((RegWrite)(RegWrite))
			((RegDest)(RegDest))
			((ALUSrc)(ALUSrc))
			((MemtoReg)(MemtoReg))
			((Branch)(Branch))
			((ALUop)(ALUop))
			((Write_Reg)(Write_Reg))
			((Reg_1)(Reg_1))
			((Reg_2)(Reg_2))
			((Write_Data)(Write_Data))
			((B)(B))
			((ALU_Rst)(ALU_Rst))
			((Inst_Addr)(Inst_Addr))
			((Nxt_Addr)(Nxt_Addr))
			((PC_Incr)(PC_Incr))
			((PC_Branch)(PC_Branch))
			((PC_JMP)(PC_JMP))
			((Imed)(Imed))
			((Displacement)(Displacement))
			((MI_Out)(MI_Out))
			((Inst)(Inst))
			((JMP_Addr)(JMP_Addr))
			((MD_Out)(MD_Out))
			((Zero)(Zero))
			((Cop)(Cop))
			((Funct)(Funct))
		)
		(_use (_ent . FD_Debug)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 18(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 22(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 24(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 25(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 33(_array -1 ((_dto i 5 i 0)))))
		(_sig (_int Reset -1 0 38(_arch(_uni((i 2))))))
		(_sig (_int clk -1 0 39(_arch(_uni((i 2))))))
		(_sig (_int menable -1 0 40(_arch(_uni((i 2))))))
		(_sig (_int rw -1 0 41(_arch(_uni((i 2))))))
		(_sig (_int ce_ri -1 0 42(_arch(_uni((i 2))))))
		(_sig (_int ce_pc -1 0 43(_arch(_uni((i 2))))))
		(_sig (_int RegWrite -1 0 44(_arch(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~132 0 45(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int RegDest 5 0 45(_arch(_uni(_string \"00"\)))))
		(_sig (_int ALUSrc -1 0 46(_arch(_uni((i 2))))))
		(_sig (_int MemtoReg 5 0 47(_arch(_uni((_others(i 2)))))))
		(_sig (_int Branch 5 0 48(_arch(_uni((_others(i 2)))))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 49(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int ALUop 6 0 49(_arch(_uni((_others(i 2)))))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~136 0 51(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int Write_Reg 7 0 51(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 52(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int Reg_1 8 0 52(_arch(_uni))))
		(_sig (_int Reg_2 8 0 52(_arch(_uni))))
		(_sig (_int Write_Data 8 0 52(_arch(_uni))))
		(_sig (_int B 8 0 53(_arch(_uni))))
		(_sig (_int ALU_Rst 8 0 53(_arch(_uni))))
		(_sig (_int Inst_Addr 8 0 54(_arch(_uni))))
		(_sig (_int Nxt_Addr 8 0 54(_arch(_uni))))
		(_sig (_int PC_Incr 8 0 54(_arch(_uni))))
		(_sig (_int PC_Branch 8 0 54(_arch(_uni))))
		(_sig (_int PC_JMP 8 0 54(_arch(_uni))))
		(_sig (_int Imed 8 0 55(_arch(_uni))))
		(_sig (_int Displacement 8 0 55(_arch(_uni))))
		(_sig (_int MI_Out 8 0 56(_arch(_uni))))
		(_sig (_int Inst 8 0 56(_arch(_uni))))
		(_sig (_int JMP_Addr 8 0 56(_arch(_uni))))
		(_sig (_int MD_Out 8 0 57(_arch(_uni))))
		(_sig (_int Zero -1 0 59(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~1310 0 60(_array -1 ((_dto i 5 i 0)))))
		(_sig (_int Cop 9 0 60(_arch(_uni))))
		(_sig (_int Funct 9 0 61(_arch(_uni))))
		(_prcs
			(line__65(_arch 0 0 65(_prcs (_wait_for)(_trgt(0)(1)(2)(3)(4)(5)(6)(7)(8)(9)(10)(11)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_static
		(770)
		(514)
		(33686274)
		(33686018)
		(50463490)
		(50463234)
		(515)
		(771)
	)
	(_model . comportamental 1 -1)
)
I 000051 55 9958          1499229630074 estrutural
(_unit VHDL (hierarq_estrut 0 4(estrutural 0 20))
	(_version vd0)
	(_time 1499229630075 2017.07.05 01:40:30)
	(_source (\./../src/hierarq_mem.vhd\))
	(_parameters tan)
	(_code 454a4a47491214524e15541e164244401343404246)
	(_ent
		(_time 1499229524853)
	)
	(_comp
		(Cache_Inst
			(_object
				(_gen (_int Tacesso -2 0 47(_ent((ns 4617315517961601024)))))
				(_port (_int menable -1 0 50(_ent (_in))))
				(_port (_int Ender 6 0 51(_ent (_in))))
				(_port (_int Dados_from_mem 7 0 52(_ent (_in))))
				(_port (_int W -1 0 53(_ent (_in))))
				(_port (_int Dados_cache 8 0 54(_ent (_out))))
				(_port (_int Hit -1 0 55(_ent (_out))))
				(_port (_int ReadyMI -1 0 56(_ent (_out))))
			)
		)
		(UC_CACHEI
			(_object
				(_port (_int CLK -1 0 81(_ent (_in))))
				(_port (_int HitI -1 0 82(_ent (_in))))
				(_port (_int MenableProc -1 0 83(_ent (_in))))
				(_port (_int ReadyMI -1 0 84(_ent (_in))))
				(_port (_int ReadyMEM -1 0 85(_ent (_in))))
				(_port (_int MenableI -1 0 86(_ent (_out))))
				(_port (_int RWI -1 0 87(_ent (_out))))
				(_port (_int MenableMem -1 0 88(_ent (_out))))
				(_port (_int ReadyIProc -1 0 89(_ent (_out))))
			)
		)
		(Cache_dados
			(_object
				(_gen (_int Tacesso -2 0 26(_ent((ns 4617315517961601024)))))
				(_port (_int menable -1 0 29(_ent (_in))))
				(_port (_int OvfI -1 0 30(_ent (_in))))
				(_port (_int RW -1 0 31(_ent (_in))))
				(_port (_int RW_mem -1 0 32(_ent (_in))))
				(_port (_int Ender 3 0 33(_ent (_in))))
				(_port (_int Dados_entrada 4 0 34(_ent (_in))))
				(_port (_int Dados_mem 5 0 35(_ent (_in))))
				(_port (_int Dados_buffer 5 0 36(_ent (_out))))
				(_port (_int Ender_buffer 3 0 37(_ent (_out))))
				(_port (_int Dados_saida 4 0 38(_ent (_out))))
				(_port (_int Hit -1 0 39(_ent (_out))))
				(_port (_int OvfO -1 0 40(_ent (_out))))
				(_port (_int ReadyMD -1 0 41(_ent (_out))))
			)
		)
		(UC_CACHED
			(_object
				(_port (_int CLK -1 0 95(_ent (_in))))
				(_port (_int HitD -1 0 96(_ent (_in))))
				(_port (_int RWDP -1 0 97(_ent (_in))))
				(_port (_int MenableDProc -1 0 98(_ent (_in))))
				(_port (_int ReadyMD -1 0 99(_ent (_in))))
				(_port (_int OvfO -1 0 100(_ent (_in))))
				(_port (_int ReadyMEM -1 0 101(_ent (_in))))
				(_port (_int RWD -1 0 102(_ent (_out))))
				(_port (_int MenableD -1 0 103(_ent (_out))))
				(_port (_int ReadyDProc -1 0 104(_ent (_out))))
				(_port (_int RWDM -1 0 105(_ent (_out))))
				(_port (_int RWM -1 0 106(_ent (_out))))
				(_port (_int OvfI -1 0 107(_ent (_out))))
				(_port (_int MenableMEM -1 0 108(_ent (_out))))
			)
		)
		(Mp
			(_object
				(_gen (_int BE -3 0 62(_ent((i 16)))))
				(_gen (_int BP -3 0 63(_ent((i 32)))))
				(_gen (_int Tz -2 0 64(_ent((ns 4609434218613702656)))))
				(_gen (_int Twrite -2 0 65(_ent((ns 4636737291354636288)))))
				(_gen (_int Tsetup -2 0 66(_ent((ns 4607182418800017408)))))
				(_gen (_int Tread -2 0 67(_ent((ns 4636737291354636288)))))
				(_port (_int enable -1 0 70(_ent (_in))))
				(_port (_int rw -1 0 71(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~13 0 72(_array -1 ((_dto c 2 i 0)))))
				(_port (_int ender 16 0 72(_ent (_in))))
				(_port (_int dado 9 0 73(_ent (_in))))
				(_port (_int pronto -1 0 74(_ent (_out))))
				(_port (_int dadoOut 9 0 75(_ent (_out))))
			)
		)
		(UC_MP
			(_object
				(_port (_int CLK -1 0 114(_ent (_in))))
				(_port (_int MenableD -1 0 115(_ent (_in))))
				(_port (_int MenableI -1 0 116(_ent (_in))))
				(_port (_int OvfO -1 0 117(_ent (_in))))
				(_port (_int Sel 10 0 118(_ent (_out))))
			)
		)
		(Mux_2x1_1b
			(_object
				(_port (_int E0 -1 0 134(_ent (_in))))
				(_port (_int E1 -1 0 134(_ent (_in))))
				(_port (_int sel -1 0 135(_ent (_in))))
				(_port (_int S -1 0 136(_ent (_out))))
			)
		)
		(Mux_4x1_16b
			(_object
				(_port (_int E0 11 0 124(_ent (_in))))
				(_port (_int E1 11 0 125(_ent (_in))))
				(_port (_int E2 11 0 126(_ent (_in))))
				(_port (_int E3 11 0 127(_ent (_in))))
				(_port (_int sel 12 0 128(_ent (_in))))
				(_port (_int S 11 0 129(_ent (_out))))
			)
		)
	)
	(_inst CI 0 150(_comp Cache_Inst)
		(_port
			((menable)(MeI))
			((Ender)(EnderI))
			((Dados_from_mem)(DadosMem))
			((W)(RWI))
			((Dados_cache)(DadosOutI))
			((Hit)(HitI))
			((ReadyMI)(RdCI))
		)
		(_use (_ent . Cache_Inst)
		)
	)
	(_inst UCI 0 151(_comp UC_CACHEI)
		(_port
			((CLK)(CLK))
			((HitI)(HitI))
			((MenableProc)(MenablePI))
			((ReadyMI)(RdCI))
			((ReadyMEM)(RdM))
			((MenableI)(MeI))
			((RWI)(RWI))
			((MenableMem)(MeMI))
			((ReadyIProc)(ReadyI))
		)
		(_use (_ent . UC_CACHEI)
		)
	)
	(_inst CD 0 152(_comp Cache_dados)
		(_port
			((menable)(MeD))
			((OvfI)(OvfI))
			((RW)(RWD))
			((RW_mem)(RWD_M))
			((Ender)(EnderD))
			((Dados_entrada)(DadosInD))
			((Dados_mem)(DadosMem))
			((Dados_buffer)(DadosBuffer))
			((Ender_buffer)(EnderBuffer))
			((Dados_saida)(DadosOutD))
			((Hit)(HitD))
			((OvfO)(OvfO))
			((ReadyMD)(RdCD))
		)
		(_use (_ent . Cache_dados)
		)
	)
	(_inst UCD 0 153(_comp UC_CACHED)
		(_port
			((CLK)(CLK))
			((HitD)(HitD))
			((RWDP)(RWDP))
			((MenableDProc)(MenablePD))
			((ReadyMD)(RdCD))
			((OvfO)(OvfO))
			((ReadyMEM)(RdM))
			((RWD)(RWD))
			((MenableD)(MeD))
			((ReadyDProc)(ReadyD))
			((RWDM)(RWD_M))
			((RWM)(RWM))
			((OvfI)(OvfI))
			((MenableMEM)(MeMD))
		)
		(_use (_ent . UC_CACHED)
		)
	)
	(_inst M_p 0 154(_comp Mp)
		(_port
			((enable)(MeM))
			((rw)(RWM))
			((ender)(EnderM))
			((dado)(DadosBuffer))
			((pronto)(RdM))
			((dadoOut)(DadosMem))
		)
		(_use (_ent . Mp)
			(_port
				((enable)(enable))
				((rw)(rw))
				((ender)(ender))
				((dado)(dado))
				((pronto)(pronto))
				((dadoOut)(dadoOut))
			)
		)
	)
	(_inst UCMP 0 155(_comp UC_MP)
		(_port
			((CLK)(CLK))
			((MenableD)(MeMD))
			((MenableI)(MeMI))
			((OvfO)(OvfO))
			((Sel)(Sel))
		)
		(_use (_ent . UC_MP)
		)
	)
	(_inst MuxMe 0 157(_comp Mux_2x1_1b)
		(_port
			((E0)(MeMI))
			((E1)(MeMD))
			((sel)(Sel(0)))
			((S)(MeM))
		)
		(_use (_ent . Mux_2x1_1b)
		)
	)
	(_inst MuxEnd 0 158(_comp Mux_4x1_16b)
		(_port
			((E0)(EnderMI))
			((E1)(EnderMD))
			((E2)(_string \"0000000000000000"\))
			((E3)(EnderBuffer))
			((sel)(Sel))
			((S)(EnderM))
		)
		(_use (_ent . Mux_4x1_16b)
			(_port
				((E0)(E0))
				((E1)(E1))
				((E2)(E2))
				((E3)(E3))
				((sel)(sel))
				((S)(S))
			)
		)
	)
	(_object
		(_port (_int CLK -1 0 6(_ent(_in))))
		(_port (_int RWDP -1 0 7(_ent(_in))))
		(_port (_int MenablePD -1 0 8(_ent(_in))))
		(_port (_int MenablePI -1 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1 ((_dto i 15 i 0)))))
		(_port (_int EnderD 0 0 10(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 11(_array -1 ((_dto i 31 i 0)))))
		(_port (_int DadosInD 1 0 11(_ent(_in))))
		(_port (_int EnderI 0 0 12(_ent(_in))))
		(_port (_int ReadyD -1 0 13(_ent(_out))))
		(_port (_int ReadyI -1 0 14(_ent(_out))))
		(_port (_int DadosOutD 1 0 15(_ent(_out))))
		(_port (_int DadosOutI 1 0 16(_ent(_out))))
		(_type (_int STATE 0 22(_enum1 i missd rhitd whitd rdd mprdyd ibuff rhitdbuff whitdbuff rddbuff (_to i 0 i 9))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 33(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 34(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{511~downto~0}~13 0 35(_array -1 ((_dto i 511 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 51(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{511~downto~0}~134 0 52(_array -1 ((_dto i 511 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 54(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{511~downto~0}~138 0 73(_array -1 ((_dto i 511 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 118(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 124(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 128(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int MeI -1 0 139(_arch(_uni))))
		(_sig (_int RWI -1 0 139(_arch(_uni))))
		(_sig (_int HitI -1 0 139(_arch(_uni))))
		(_sig (_int RdCI -1 0 139(_arch(_uni))))
		(_sig (_int MeD -1 0 140(_arch(_uni))))
		(_sig (_int OvfI -1 0 140(_arch(_uni))))
		(_sig (_int RWD -1 0 140(_arch(_uni))))
		(_sig (_int RWD_M -1 0 140(_arch(_uni))))
		(_sig (_int HitD -1 0 140(_arch(_uni))))
		(_sig (_int OvfO -1 0 140(_arch(_uni))))
		(_sig (_int RdCD -1 0 140(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 141(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int EnderBuffer 13 0 141(_arch(_uni))))
		(_sig (_int EnderM 13 0 141(_arch(_uni))))
		(_sig (_int EnderMI 13 0 141(_arch(_uni))))
		(_sig (_int EnderMD 13 0 141(_arch(_uni))))
		(_sig (_int MeM -1 0 142(_arch(_uni))))
		(_sig (_int MeMI -1 0 142(_arch(_uni))))
		(_sig (_int MeMD -1 0 142(_arch(_uni))))
		(_sig (_int RWM -1 0 142(_arch(_uni))))
		(_sig (_int RdM -1 0 142(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{511~downto~0}~1316 0 143(_array -1 ((_dto i 511 i 0)))))
		(_sig (_int DadosMem 14 0 143(_arch(_uni))))
		(_sig (_int DadosBuffer 14 0 143(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~1318 0 144(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int Sel 15 0 144(_arch(_uni))))
		(_prcs
			(line__147(_arch 0 0 147(_assignment (_trgt(24))(_sens(6(d_15_6))))))
			(line__148(_arch 1 0 148(_assignment (_trgt(25))(_sens(4(d_15_6))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.TIME (1 TIME)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 514)
	)
	(_model . estrutural 3 -1)
)
I 000051 55 3952          1499229630115 estrutural
(_unit VHDL (carimbo_tb 0 4(estrutural 0 7))
	(_version vd0)
	(_time 1499229630116 2017.07.05 01:40:30)
	(_source (\./../src/carimbo_tb.vhd\))
	(_parameters tan)
	(_code 747b7075712222627d737470662e737122737072767277)
	(_ent
		(_time 1499229524968)
	)
	(_comp
		(Carimbo_UC
			(_object
				(_port (_int CLK -1 0 11(_ent (_in))))
				(_port (_int Reset -1 0 12(_ent (_in))))
				(_port (_int HitD -1 0 13(_ent (_in))))
				(_port (_int HitI -1 0 14(_ent (_in))))
				(_port (_int Zero -1 0 15(_ent (_in))))
				(_port (_int Start -1 0 16(_ent (_in))))
				(_port (_int Funct 0 0 17(_ent (_in))))
				(_port (_int Cop 0 0 18(_ent (_in))))
				(_port (_int rw -1 0 19(_ent (_out))))
				(_port (_int menable -1 0 20(_ent (_out))))
				(_port (_int ce_ri -1 0 21(_ent (_out))))
				(_port (_int ce_pc -1 0 22(_ent (_out))))
				(_port (_int RegWrite -1 0 23(_ent (_out))))
				(_port (_int RegDest 1 0 24(_ent (_out))))
				(_port (_int ALUSrc -1 0 25(_ent (_out))))
				(_port (_int MemtoReg 1 0 26(_ent (_out))))
				(_port (_int Branch 1 0 27(_ent (_out))))
				(_port (_int ALUop 2 0 28(_ent (_out))))
			)
		)
	)
	(_inst M1 0 52(_comp Carimbo_UC)
		(_port
			((CLK)(CLK))
			((Reset)(Reset))
			((HitD)(HitD))
			((HitI)(HitI))
			((Zero)(Zero))
			((Start)(Start))
			((Funct)(Funct))
			((Cop)(Cop))
			((rw)(rw))
			((menable)(menable))
			((ce_ri)(ce_ri))
			((ce_pc)(ce_pc))
			((RegWrite)(RegWrite))
			((RegDest)(RegDest))
			((ALUSrc)(ALUSrc))
			((MemtoReg)(MemtoReg))
			((Branch)(Branch))
			((ALUop)(ALUop))
		)
		(_use (_implicit)
			(_port
				((CLK)(CLK))
				((Reset)(Reset))
				((HitD)(HitD))
				((HitI)(HitI))
				((Zero)(Zero))
				((Start)(Start))
				((Funct)(Funct))
				((Cop)(Cop))
				((rw)(rw))
				((menable)(menable))
				((ce_ri)(ce_ri))
				((ce_pc)(ce_pc))
				((RegWrite)(RegWrite))
				((RegDest)(RegDest))
				((ALUSrc)(ALUSrc))
				((MemtoReg)(MemtoReg))
				((Branch)(Branch))
				((ALUop)(ALUop))
			)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 17(_array -1 ((_dto i 5 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 24(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 28(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int CLK -1 0 32(_arch(_uni((i 2))))))
		(_sig (_int Reset -1 0 33(_arch(_uni((i 2))))))
		(_sig (_int HitD -1 0 34(_arch(_uni((i 2))))))
		(_sig (_int HitI -1 0 35(_arch(_uni((i 2))))))
		(_sig (_int Zero -1 0 36(_arch(_uni((i 2))))))
		(_sig (_int Start -1 0 37(_arch(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 38(_array -1 ((_dto i 5 i 0)))))
		(_sig (_int Funct 3 0 38(_arch(_uni((_others(i 2)))))))
		(_sig (_int Cop 3 0 39(_arch(_uni((_others(i 2)))))))
		(_sig (_int rw -1 0 40(_arch(_uni))))
		(_sig (_int menable -1 0 41(_arch(_uni))))
		(_sig (_int ce_ri -1 0 42(_arch(_uni))))
		(_sig (_int ce_pc -1 0 43(_arch(_uni))))
		(_sig (_int RegWrite -1 0 44(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 45(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int RegDest 4 0 45(_arch(_uni))))
		(_sig (_int ALUSrc -1 0 46(_arch(_uni))))
		(_sig (_int MemtoReg 4 0 47(_arch(_uni))))
		(_sig (_int Branch 4 0 48(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 49(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int ALUop 5 0 49(_arch(_uni))))
		(_prcs
			(line__53(_arch 0 0 53(_prcs (_wait_for)(_trgt(0)(1)(2)(3)(4)(5)(6)(7)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 514)
		(33751554 514)
		(33686019 514)
		(33686019 770)
		(33686019 515)
		(50463235 514)
		(50463235 770)
		(33751555 515)
		(33686018 515)
		(33686018 771)
		(50463234 514)
		(50463234 770)
		(33751554 515)
		(33686019 771)
		(33751555 771)
		(50529027 771)
	)
	(_model . estrutural 1 -1)
)
I 000055 55 890           1499229708771 comportamental
(_unit VHDL (mux_4x1_1b 0 4(comportamental 0 15))
	(_version vd0)
	(_time 1499229708772 2017.07.05 01:41:48)
	(_source (\./../src/mux_4x1_1b.vhd\))
	(_parameters tan)
	(_code b4e1b1e1b5e2e8a1e3e6a0efedb7b5b1e2b7b5b2b6)
	(_ent
		(_time 1499229524538)
	)
	(_object
		(_port (_int E0 -1 0 6(_ent(_in))))
		(_port (_int E1 -1 0 7(_ent(_in))))
		(_port (_int E2 -1 0 8(_ent(_in))))
		(_port (_int E3 -1 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1 ((_dto i 1 i 0)))))
		(_port (_int sel 0 0 10(_ent(_in))))
		(_port (_int S -1 0 11(_ent(_out))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs (_simple)(_trgt(5))(_sens(0)(1)(2)(3)(4)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . comportamental 1 -1)
)
I 000055 55 971           1499229751378 comportamental
(_unit VHDL (mux_4x1_16b 0 4(comportamental 0 15))
	(_version vd0)
	(_time 1499229751379 2017.07.05 01:42:31)
	(_source (\./../src/mux_4x1_5b.vhd\))
	(_parameters tan)
	(_code 1617431015404a034144024d4f1517134015171510)
	(_ent
		(_time 1499229524112)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 6(_array -1 ((_dto i 15 i 0)))))
		(_port (_int E0 0 0 6(_ent(_in))))
		(_port (_int E1 0 0 7(_ent(_in))))
		(_port (_int E2 0 0 8(_ent(_in))))
		(_port (_int E3 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1 ((_dto i 1 i 0)))))
		(_port (_int sel 1 0 10(_ent(_in))))
		(_port (_int S 0 0 11(_ent(_out))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs (_simple)(_trgt(5))(_sens(0)(1)(2)(3)(4)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . comportamental 1 -1)
)
I 000051 55 9321          1499229764537 estrutural
(_unit VHDL (fd_estrut 0 4(estrutural 0 27))
	(_version vd0)
	(_time 1499229764538 2017.07.05 01:42:44)
	(_source (\./../src/fd_estrut.vhd\))
	(_parameters tan)
	(_code 8add8884dfde889c878999d1df8d888d8f8d8e8c8c)
	(_ent
		(_time 1499229524456)
	)
	(_comp
		(ALU
			(_object
				(_port (_int ALUop 5 0 30(_ent (_in))))
				(_port (_int a 6 0 31(_ent (_in))))
				(_port (_int b 6 0 32(_ent (_in))))
				(_port (_int zero -1 0 33(_ent (_out))))
				(_port (_int ALUrst 6 0 34(_ent (_out))))
			)
		)
		(Add_32
			(_object
				(_port (_int E1 7 0 39(_ent (_in))))
				(_port (_int E2 7 0 40(_ent (_in))))
				(_port (_int S 7 0 41(_ent (_out))))
			)
		)
		(Mux_4x1_32b
			(_object
				(_port (_int E1 11 0 63(_ent (_in))))
				(_port (_int E2 11 0 63(_ent (_in))))
				(_port (_int E3 11 0 63(_ent (_in))))
				(_port (_int E4 11 0 63(_ent (_in))))
				(_port (_int sel 12 0 64(_ent (_in))))
				(_port (_int S 11 0 65(_ent (_out))))
			)
		)
		(Mux_2x1_32b
			(_object
				(_port (_int E1 10 0 57(_ent (_in))))
				(_port (_int E2 10 0 57(_ent (_in))))
				(_port (_int sel -1 0 58(_ent (_in))))
				(_port (_int S 10 0 59(_ent (_out))))
			)
		)
		(Mux_4x1_5b
			(_object
				(_port (_int E0 8 0 47(_ent (_in))))
				(_port (_int E1 8 0 48(_ent (_in))))
				(_port (_int E2 8 0 49(_ent (_in))))
				(_port (_int E3 8 0 50(_ent (_in))))
				(_port (_int sel 9 0 51(_ent (_in))))
				(_port (_int S 8 0 52(_ent (_out))))
			)
		)
		(Reg_32
			(_object
				(_port (_int CLK -1 0 70(_ent (_in))))
				(_port (_int ce -1 0 70(_ent (_in))))
				(_port (_int reset -1 0 70(_ent (_in))))
				(_port (_int E 13 0 71(_ent (_in))))
				(_port (_int S 13 0 72(_ent (_out))))
			)
		)
		(Sign_Extend
			(_object
				(_port (_int Entrada 15 0 83(_ent (_in))))
				(_port (_int Saida 16 0 84(_ent (_out))))
			)
		)
		(Shift_Left_2
			(_object
				(_port (_int E 14 0 77(_ent (_in))))
				(_port (_int S 14 0 78(_ent (_out))))
			)
		)
		(RegFile
			(_object
				(_port (_int Reset -1 0 90(_ent (_in))))
				(_port (_int Clk -1 0 91(_ent (_in))))
				(_port (_int RegWrite -1 0 92(_ent (_in))))
				(_port (_int ReadReg1 17 0 93(_ent (_in))))
				(_port (_int ReadReg2 17 0 94(_ent (_in))))
				(_port (_int WriteReg 17 0 95(_ent (_in))))
				(_port (_int WriteData 18 0 96(_ent (_in))))
				(_port (_int ReadData1 18 0 97(_ent (_out))))
				(_port (_int ReadData2 18 0 98(_ent (_out))))
			)
		)
	)
	(_inst ALU1 0 115(_comp ALU)
		(_port
			((ALUop)(ALUop))
			((a)(Reg_1))
			((b)(B))
			((zero)(Zero))
			((ALUrst)(ALU_Rst))
		)
		(_use (_ent . ALU)
		)
	)
	(_inst Add1 0 116(_comp Add_32)
		(_port
			((E1)(Inst_Addr))
			((E2)(_string \"00000000000000000000000000000100"\))
			((S)(PC_Incr))
		)
		(_use (_ent . Add_32)
			(_port
				((E1)(E1))
				((E2)(E2))
				((S)(S))
			)
		)
	)
	(_inst Add2 0 117(_comp Add_32)
		(_port
			((E1)(PC_Incr))
			((E2)(Displacement))
			((S)(PC_Branch))
		)
		(_use (_ent . Add_32)
		)
	)
	(_inst Mux1 0 118(_comp Mux_4x1_32b)
		(_port
			((E1)(PC_Incr))
			((E2)(PC_JMP))
			((E3)(PC_Branch))
			((E4)(Reg_1))
			((sel)(Branch))
			((S)(Nxt_Addr))
		)
		(_use (_ent . Mux_4x1_32b)
		)
	)
	(_inst Mux2 0 119(_comp Mux_2x1_32b)
		(_port
			((E1)(Reg_2))
			((E2)(Imed))
			((sel)(ALUSrc))
			((S)(B))
		)
		(_use (_ent . Mux_2x1_32b)
		)
	)
	(_inst Mux3 0 120(_comp Mux_4x1_32b)
		(_port
			((E1)(ALU_Rst))
			((E2)(MD_Dado))
			((E3)(PC_Incr))
			((E4)(_string \"00000000000000000000000000000000"\))
			((sel)(MemtoReg))
			((S)(Write_Data))
		)
		(_use (_ent . Mux_4x1_32b)
			(_port
				((E1)(E1))
				((E2)(E2))
				((E3)(E3))
				((E4)(E4))
				((sel)(sel))
				((S)(S))
			)
		)
	)
	(_inst Mux4 0 121(_comp Mux_4x1_5b)
		(_port
			((E0)(Inst(d_20_16)))
			((E1)(Inst(d_15_11)))
			((E2)(_string \"00111"\))
			((E3)(_string \"10000"\))
			((sel)(RegDest))
			((S)(Write_Reg))
		)
		(_use (_implicit)
			(_port
				((E0)(E0))
				((E1)(E1))
				((E2)(E2))
				((E3)(E3))
				((sel)(sel))
				((S)(S))
			)
		)
	)
	(_inst PC 0 122(_comp Reg_32)
		(_port
			((CLK)(clk))
			((ce)(ce_pc))
			((reset)(Reset))
			((E)(Nxt_Addr))
			((S)(Inst_Addr))
		)
		(_use (_ent . Reg_32)
		)
	)
	(_inst RI 0 123(_comp Reg_32)
		(_port
			((CLK)(clk))
			((ce)(ce_ri))
			((reset)(Reset))
			((E)(MI_Dado))
			((S)(Inst))
		)
		(_use (_ent . Reg_32)
		)
	)
	(_inst Sign_Ext 0 124(_comp Sign_Extend)
		(_port
			((Entrada)(Inst(d_15_0)))
			((Saida)(Imed))
		)
		(_use (_ent . Sign_Extend)
		)
	)
	(_inst SL2 0 125(_comp Shift_Left_2)
		(_port
			((E)(Imed))
			((S)(Displacement))
		)
		(_use (_ent . Shift_Left_2)
		)
	)
	(_inst SL2_2 0 126(_comp Shift_Left_2)
		(_port
			((E)(JMP_Addr))
			((S)(PC_JMP))
		)
		(_use (_ent . Shift_Left_2)
		)
	)
	(_inst Reg_File 0 127(_comp RegFile)
		(_port
			((Reset)(Reset))
			((Clk)(clk))
			((RegWrite)(RegWrite))
			((ReadReg1)(Inst(d_25_21)))
			((ReadReg2)(Inst(d_20_16)))
			((WriteReg)(Write_Reg))
			((WriteData)(Write_Data))
			((ReadData1)(Reg_1))
			((ReadData2)(Reg_2))
		)
		(_use (_ent . RegFile)
		)
	)
	(_object
		(_port (_int Reset -1 0 6(_ent(_in))))
		(_port (_int clk -1 0 7(_ent(_in))))
		(_port (_int ce_ri -1 0 8(_ent(_in))))
		(_port (_int ce_pc -1 0 9(_ent(_in))))
		(_port (_int RegWrite -1 0 10(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 11(_array -1 ((_dto i 1 i 0)))))
		(_port (_int RegDest 0 0 11(_ent(_in))))
		(_port (_int ALUSrc -1 0 12(_ent(_in))))
		(_port (_int MemtoReg 0 0 13(_ent(_in))))
		(_port (_int Branch 0 0 14(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15(_array -1 ((_dto i 3 i 0)))))
		(_port (_int ALUop 1 0 15(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 16(_array -1 ((_dto i 31 i 0)))))
		(_port (_int MI_Dado 2 0 16(_ent(_in))))
		(_port (_int MD_Dado 2 0 17(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 18(_array -1 ((_dto i 11 i 0)))))
		(_port (_int MI_ADDR 3 0 18(_ent(_out))))
		(_port (_int MD_ADDR 3 0 19(_ent(_out))))
		(_port (_int MD_WD 2 0 20(_ent(_out))))
		(_port (_int Zero -1 0 21(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 22(_array -1 ((_dto i 5 i 0)))))
		(_port (_int Cop 4 0 22(_ent(_out))))
		(_port (_int Funct 4 0 23(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 30(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 31(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 39(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 47(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 51(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 57(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 63(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~138 0 64(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 71(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 77(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 83(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 84(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1316 0 93(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~1318 0 96(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 102(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int Write_Reg 19 0 102(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~1322 0 103(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int Reg_1 20 0 103(_arch(_uni))))
		(_sig (_int Reg_2 20 0 103(_arch(_uni))))
		(_sig (_int Write_Data 20 0 103(_arch(_uni))))
		(_sig (_int B 20 0 104(_arch(_uni))))
		(_sig (_int ALU_Rst 20 0 104(_arch(_uni))))
		(_sig (_int Inst_Addr 20 0 105(_arch(_uni))))
		(_sig (_int Nxt_Addr 20 0 105(_arch(_uni))))
		(_sig (_int PC_Incr 20 0 105(_arch(_uni))))
		(_sig (_int PC_Branch 20 0 105(_arch(_uni))))
		(_sig (_int PC_JMP 20 0 105(_arch(_uni))))
		(_sig (_int Imed 20 0 106(_arch(_uni))))
		(_sig (_int Displacement 20 0 106(_arch(_uni))))
		(_sig (_int Inst 20 0 107(_arch(_uni))))
		(_sig (_int JMP_Addr 20 0 107(_arch(_uni))))
		(_prcs
			(line__111(_arch 0 0 111(_assignment (_alias((Cop)(Inst(d_31_26))))(_trgt(16))(_sens(31(d_31_26))))))
			(line__112(_arch 1 0 112(_assignment (_alias((Funct)(Inst(d_5_0))))(_trgt(17))(_sens(31(d_5_0))))))
			(line__113(_arch 2 0 113(_assignment (_trgt(32))(_sens(24(d_31_28))(31(d_25_0))))))
			(line__129(_arch 3 0 129(_assignment (_alias((MI_ADDR)(Inst_Addr(d_13_2))))(_trgt(12))(_sens(24(d_13_2))))))
			(line__130(_arch 4 0 130(_assignment (_alias((MD_ADDR)(ALU_Rst(d_11_0))))(_trgt(13))(_sens(23(d_11_0))))))
			(line__131(_arch 5 0 131(_assignment (_alias((MD_WD)(Reg_2)))(_trgt(14))(_sens(20)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
	)
	(_model . estrutural 6 -1)
)
I 000055 55 710           1499229865738 UC_Cache_dados
(_unit VHDL (uc_cache_dados 0 4(uc_cache_dados 0 17))
	(_version vd0)
	(_time 1499229865739 2017.07.05 01:44:25)
	(_source (\./../src/uc_cache_dados.vhd\))
	(_parameters tan)
	(_code cdc89e989a99cfdbcfcedc979fcbc5cbc8c89bcbc9)
	(_ent
		(_time 1499229524405)
	)
	(_object
		(_port (_int RW -1 0 6(_ent(_in))))
		(_port (_int Valid_proc -1 0 7(_ent(_in))))
		(_port (_int Valid_mem -1 0 8(_ent(_out))))
		(_port (_int Hit -1 0 9(_ent(_in))))
		(_port (_int Ready_mem -1 0 10(_ent(_in))))
		(_port (_int RW_mem -1 0 11(_ent(_out))))
		(_port (_int Ready -1 0 12(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
)
I 000054 55 815           1499229865744 UC_Cache_Inst
(_unit VHDL (uc_cache_inst 0 5(uc_cache_inst 0 20))
	(_version vd0)
	(_time 1499229865745 2017.07.05 01:44:25)
	(_source (\./../src/uc_cache_inst.vhd\))
	(_parameters tan)
	(_code ddd88e8f8a89dfcbdfdccc878fdbd5dbd8d88bdbd4)
	(_ent
		(_time 1499229524696)
	)
	(_object
		(_gen (_int Tacesso -1 0 7 \5 ns\ (_ent((ns 4617315517961601024)))))
		(_port (_int Valid_proc -2 0 10(_ent(_in))))
		(_port (_int Valid_mem -2 0 11(_ent(_out))))
		(_port (_int Hit -2 0 12(_ent(_in))))
		(_port (_int Ready -2 0 13(_ent(_out))))
		(_port (_int Ready_mem -2 0 14(_ent(_in))))
		(_port (_int RW_mem -2 0 15(_ent(_out))))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
)
I 000055 55 1089          1499229865750 comportamental
(_unit VHDL (mux_8x1_32b 0 4(comportamental 0 19))
	(_version vd0)
	(_time 1499229865751 2017.07.05 01:44:25)
	(_source (\./../src/mux_8x1_32b.vhd\))
	(_parameters tan)
	(_code ddd9df8e8c8b81c889dcc58684dedcd88bdedededf)
	(_ent
		(_time 1499229524880)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1 ((_dto i 31 i 0)))))
		(_port (_int E0 0 0 6(_ent(_in))))
		(_port (_int E1 0 0 7(_ent(_in))))
		(_port (_int E2 0 0 8(_ent(_in))))
		(_port (_int E3 0 0 9(_ent(_in))))
		(_port (_int E4 0 0 10(_ent(_in))))
		(_port (_int E5 0 0 11(_ent(_in))))
		(_port (_int E6 0 0 12(_ent(_in))))
		(_port (_int E7 0 0 13(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 14(_array -1 ((_dto i 2 i 0)))))
		(_port (_int sel 1 0 14(_ent(_in))))
		(_port (_int S 0 0 15(_ent(_out))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs (_simple)(_trgt(9))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . comportamental 1 -1)
)
I 000044 55 3225          1499229865773 Ram
(_unit VHDL (ram 0 27(ram 0 46))
	(_version vd0)
	(_time 1499229865774 2017.07.05 01:44:25)
	(_source (\./../src/ram.vhd\))
	(_parameters tan)
	(_code fcf9a8acaeabfcebf9f8eda6f9fbfefafdfaa8fbfe)
	(_ent
		(_time 1499229524574)
	)
	(_object
		(_gen (_int BE -1 0 29 \16\ (_ent gms((i 16)))))
		(_gen (_int BP -1 0 30 \32\ (_ent gms((i 32)))))
		(_type (_int ~STRING~12 0 31(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int NA 0 0 31(_ent(_string \"mram.txt"\))))
		(_gen (_int Tz -3 0 32 \1.5 ns\ (_ent((ns 4609434218613702656)))))
		(_gen (_int Twrite -3 0 33 \1 ns\ (_ent((ns 4636737291354636288)))))
		(_gen (_int Tsetup -3 0 34 \1 ns\ (_ent gms((ns 4607182418800017408)))))
		(_gen (_int Tread -3 0 35 \1 ns\ (_ent gms((ns 4636737291354636288)))))
		(_port (_int enable -4 0 38(_ent(_in)(_event))))
		(_port (_int rw -4 0 39(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~12 0 40(_array -4 ((_dto c 2 i 0)))))
		(_port (_int ender 1 0 40(_ent(_in)(_lastevent))))
		(_port (_int pronto -4 0 41(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~12 0 42(_array -4 ((_dto c 3 i 0)))))
		(_port (_int dado 2 0 42(_ent(_inout)(_lastevent))))
		(_type (_int ~STD_LOGIC_VECTOR{BP/4-1~downto~0}~13 0 49(_array -4 ((_dto c 4 i 0)))))
		(_type (_int tipo_memoria 0 49(_array 3 ((_to i 0 c 5)))))
		(_sig (_int Mram 4 0 50(_arch(_uni((_others(_others(i 2)))))(_param_in)(_param_out))))
		(_type (_int ~INTEGER~range~0~to~{2**BE-1}~13 0 58(_scalar (_to i 0 c 6))))
		(_var (_int endereco 5 0 58(_prcs 0)))
		(_type (_int ~INTEGER~range~0~to~{2**BE-1}~131 0 59(_scalar (_to i 0 c 7))))
		(_var (_int endereco1 6 0 59(_prcs 0)))
		(_type (_int ~INTEGER~range~0~to~{2**BE-1}~132 0 60(_scalar (_to i 0 c 8))))
		(_var (_int endereco2 7 0 60(_prcs 0)))
		(_type (_int ~INTEGER~range~0~to~{2**BE-1}~133 0 61(_scalar (_to i 0 c 9))))
		(_var (_int endereco3 8 0 61(_prcs 0)))
		(_var (_int inicio -4 0 62(_prcs 0((i 3)))))
		(_type (_int HexTable 0 64(_array -1 ((_uto i 0 i 255(_enum -2))))))
		(_type (_int ~HexTable{'0'~to~'F'}~13 0 66(_array -1 ((_to i 48 i 70(_enum -2))))))
		(_cnst (_int lookup 10 0 66(_int(((i 0))((i 1))((i 2))((i 3))((i 4))((i 5))((i 6))((i 7))((i 8))((i 9))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i 10))((i 11))((i 12))((i 13))((i 14))((i 15))))))
		(_prcs
			(Carga_Inicial_e_Ram_Memoria(_arch 0 0 57(_prcs (_simple)(_trgt(5)(3)(4))(_sens(0))(_mon)(_read(5)(1)(2)(4)))))
		)
		(_subprogram
			(_int fill_memory 1 0 63(_arch(_proc)))
			(_ext READLINE (2 0))
			(_ext READ (2 14))
			(_ext READ (2 10))
		)
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extstd.TEXTIO.TEXT (2 TEXT)))
		(_type (_ext ~extstd.TEXTIO.LINE (2 LINE)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (1 STD_LOGIC_VECTOR)))
	)
	(_split (5)
	)
	(_use (std(standard))(ieee(std_logic_1164))(std(TEXTIO))(ieee(STD_LOGIC_SIGNED))(ieee(std_logic_arith)))
	(_model . Ram 10 -1)
)
I 000055 55 969           1499229865805 comportamental
(_unit VHDL (mux_4x1_32b 0 4(comportamental 0 10))
	(_version vd0)
	(_time 1499229865806 2017.07.05 01:44:25)
	(_source (\./../src/mux_4x1_32b.vhd\))
	(_parameters tan)
	(_code 1c19481a4a4a40094b1a0847451f1d194a1f1f1f1e)
	(_ent
		(_time 1499229523526)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 5(_array -1 ((_dto i 31 i 0)))))
		(_port (_int E1 0 0 5(_ent(_in))))
		(_port (_int E2 0 0 5(_ent(_in))))
		(_port (_int E3 0 0 5(_ent(_in))))
		(_port (_int E4 0 0 5(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1 ((_dto i 1 i 0)))))
		(_port (_int sel 1 0 6(_ent(_in))))
		(_port (_int S 0 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs (_simple)(_trgt(5))(_sens(0)(1)(2)(3)(4)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . comportamental 1 -1)
)
I 000046 55 1465          1499229865835 UC_CD
(_unit VHDL (uc_cached 0 28(uc_cd 0 49))
	(_version vd0)
	(_time 1499229865836 2017.07.05 01:44:25)
	(_source (\./../src/uc_cached.vhd\))
	(_parameters tan)
	(_code 3b3f3e3e6a6f392d313a2a61693d333d3e3d3f3c3e)
	(_ent
		(_time 1499229523288)
	)
	(_object
		(_port (_int CLK -1 0 30(_ent(_in)(_event))))
		(_port (_int HitD -1 0 31(_ent(_in))))
		(_port (_int RWDP -1 0 32(_ent(_in))))
		(_port (_int MenableDProc -1 0 33(_ent(_in))))
		(_port (_int ReadyMD -1 0 34(_ent(_in))))
		(_port (_int OvfO -1 0 35(_ent(_in))))
		(_port (_int ReadyMEM -1 0 36(_ent(_in))))
		(_port (_int RWD -1 0 37(_ent(_out))))
		(_port (_int MenableD -1 0 38(_ent(_out))))
		(_port (_int ReadyDProc -1 0 39(_ent(_out))))
		(_port (_int RWDM -1 0 40(_ent(_out))))
		(_port (_int RWM -1 0 41(_ent(_out))))
		(_port (_int OvfI -1 0 42(_ent(_out))))
		(_port (_int MenableMEM -1 0 43(_ent(_out))))
		(_type (_int STATE 0 50(_enum1 i missd rhitd whitd rdd mprdyd ibuff rhitdbuff whitdbuff rddbuff (_to i 0 i 9))))
		(_sig (_int estado 0 0 51(_arch(_uni((i 0))))))
		(_sig (_int next_estado 0 0 52(_arch(_uni))))
		(_prcs
			(line__54(_arch 0 0 54(_prcs (_simple)(_trgt(7)(8)(9)(10)(11)(12)(13)(15))(_sens(1)(2)(3)(4)(5)(6)(14)))))
			(line__169(_arch 1 0 169(_prcs (_trgt(14))(_sens(0)(15))(_dssslsensitivity 1))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . UC_CD 2 -1)
)
I 000046 55 1082          1499229865865 UCMPA
(_unit VHDL (uc_mp 0 28(ucmpa 0 40))
	(_version vd0)
	(_time 1499229865866 2017.07.05 01:44:25)
	(_source (\./../src/uc_mp.vhd\))
	(_parameters tan)
	(_code 5a5e5f59080e584c0d0b4a010e5c595f0c5c0e5d5a)
	(_ent
		(_time 1499229523557)
	)
	(_object
		(_port (_int CLK -1 0 30(_ent(_in)(_event))))
		(_port (_int MenableD -1 0 31(_ent(_in))))
		(_port (_int MenableI -1 0 32(_ent(_in))))
		(_port (_int OvfO -1 0 33(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 34(_array -1 ((_dto i 1 i 0)))))
		(_port (_int Sel 0 0 34(_ent(_out))))
		(_type (_int STATE 0 41(_enum1 s i d b (_to i 0 i 3))))
		(_sig (_int estado 1 0 42(_arch(_uni((i 0))))))
		(_sig (_int next_estado 1 0 43(_arch(_uni))))
		(_prcs
			(line__45(_arch 0 0 45(_prcs (_simple)(_trgt(4)(6))(_sens(1)(2)(3)(5)))))
			(line__81(_arch 1 0 81(_prcs (_trgt(5))(_sens(0)(6))(_dssslsensitivity 1))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(771)
	)
	(_model . UCMPA 2 -1)
)
I 000054 55 1202          1499229865890 UC_CACHEI_ASM
(_unit VHDL (uc_cachei 0 28(uc_cachei_asm 0 44))
	(_version vd0)
	(_time 1499229865891 2017.07.05 01:44:25)
	(_source (\./../src/uc_cachei.vhd\))
	(_parameters tan)
	(_code 6a6e6f6a383e687c6d3f7b30386c626c6f6c636d6f)
	(_ent
		(_time 1499229523582)
	)
	(_object
		(_port (_int CLK -1 0 30(_ent(_in)(_event))))
		(_port (_int HitI -1 0 31(_ent(_in))))
		(_port (_int MenableProc -1 0 32(_ent(_in))))
		(_port (_int ReadyMI -1 0 33(_ent(_in))))
		(_port (_int ReadyMEM -1 0 34(_ent(_in))))
		(_port (_int MenableI -1 0 35(_ent(_out))))
		(_port (_int RWI -1 0 36(_ent(_out))))
		(_port (_int MenableMem -1 0 37(_ent(_out))))
		(_port (_int ReadyIProc -1 0 38(_ent(_out))))
		(_type (_int STATE 0 45(_enum1 i missi hi mprdyi rdi (_to i 0 i 4))))
		(_sig (_int estado 0 0 46(_arch(_uni((i 0))))))
		(_sig (_int next_estado 0 0 47(_arch(_uni))))
		(_prcs
			(line__49(_arch 0 0 49(_prcs (_simple)(_trgt(5)(6)(7)(8)(10))(_sens(1)(2)(3)(4)(9)))))
			(line__95(_arch 1 0 95(_prcs (_trgt(9))(_sens(0)(10))(_dssslsensitivity 1))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . UC_CACHEI_ASM 2 -1)
)
I 000055 55 2085          1499229865916 comportamental
(_unit VHDL (regfile 0 6(comportamental 0 20))
	(_version vd0)
	(_time 1499229865917 2017.07.05 01:44:25)
	(_source (\./../src/regfile.vhd\))
	(_parameters tan)
	(_code 898d8b8785deda9f8d8790d38b8f8c8e8b8f8c8f8e)
	(_ent
		(_time 1499229524238)
	)
	(_object
		(_port (_int Reset -1 0 8(_ent(_in))))
		(_port (_int Clk -1 0 9(_ent(_in)(_event))))
		(_port (_int RegWrite -1 0 10(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 11(_array -1 ((_dto i 4 i 0)))))
		(_port (_int ReadReg1 0 0 11(_ent(_in))))
		(_port (_int ReadReg2 0 0 12(_ent(_in))))
		(_port (_int WriteReg 0 0 13(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 14(_array -1 ((_dto i 31 i 0)))))
		(_port (_int WriteData 1 0 14(_ent(_in))))
		(_port (_int ReadData1 1 0 15(_ent(_out))))
		(_port (_int ReadData2 1 0 16(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 23(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rede_reg 0 23(_array 2 ((_to i 0 i 31)))))
		(_var (_int regfile 3 0 24(_prcs 0((_others(_others(i 2)))))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs (_simple)(_trgt(7)(8))(_sens(0)(1)(2)(3)(4)(5))(_mon)(_read(6)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(std_logic_arith)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . comportamental 1 -1)
)
I 000055 55 1073          1499229865991 comportamental
(_unit VHDL (sign_extend 0 4(comportamental 0 11))
	(_version vd0)
	(_time 1499229865992 2017.07.05 01:44:25)
	(_source (\./../src/sign_extend.vhd\))
	(_parameters tan)
	(_code d7d3d485d98084c183d4918d83d0dfd0d3d1d2d182)
	(_ent
		(_time 1499229523731)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 6(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Entrada 0 0 6(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1 ((_dto i 31 i 0)))))
		(_port (_int Saida 1 0 7(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 12(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int vetor 2 0 12(_arch(_uni))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs (_simple)(_trgt(1)(2))(_sens(0)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_static
		(50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
	)
	(_model . comportamental 1 -1)
)
I 000055 55 699           1499229866069 comportamental
(_unit VHDL (shift_left_2 0 4(comportamental 0 9))
	(_version vd0)
	(_time 1499229866070 2017.07.05 01:44:26)
	(_source (\./../src/shift_left_2.vhd\))
	(_parameters tan)
	(_code 25212721287278332370317c222376232023232221)
	(_ent
		(_time 1499229524483)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 5(_array -1 ((_dto i 31 i 0)))))
		(_port (_int E 0 0 5(_ent(_in))))
		(_port (_int S 0 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment (_trgt(1))(_sens(0(d_29_0))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
	)
	(_model . comportamental 1 -1)
)
I 000055 55 788           1499229866092 comportamental
(_unit VHDL (re 0 4(comportamental 0 13))
	(_version vd0)
	(_time 1499229866093 2017.07.05 01:44:26)
	(_source (\./../src/re.vhd\))
	(_parameters tan)
	(_code 35313630356363233136276f613237333032373330)
	(_ent
		(_time 1499229524513)
	)
	(_object
		(_port (_int CLK -1 0 6(_ent(_in)(_event))))
		(_port (_int Reset -1 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1 ((_dto i 4 i 0)))))
		(_port (_int D 0 0 8(_ent(_in))))
		(_port (_int S 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs (_trgt(3))(_sens(0)(1)(2))(_dssslsensitivity 1))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 2)
	)
	(_model . comportamental 1 -1)
)
I 000055 55 908           1499229866115 comportamental
(_unit VHDL (reg_32 0 4(comportamental 0 12))
	(_version vd0)
	(_time 1499229866116 2017.07.05 01:44:26)
	(_source (\./../src/reg_32.vhd\))
	(_parameters tan)
	(_code 54505757550307410354470b075356525152535102)
	(_ent
		(_time 1499229523860)
	)
	(_object
		(_port (_int CLK -1 0 6(_ent(_in)(_event))))
		(_port (_int ce -1 0 6(_ent(_in))))
		(_port (_int reset -1 0 6(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1 ((_dto i 31 i 0)))))
		(_port (_int E 0 0 7(_ent(_in))))
		(_port (_int S 0 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs (_trgt(4))(_sens(0)(2)(3))(_dssslsensitivity 1)(_read(1)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . comportamental 1 -1)
)
I 000055 55 999           1499229866139 comportamental
(_unit VHDL (mux_4x1_16b 0 4(comportamental 1 15))
	(_version vd0)
	(_time 1499229866140 2017.07.05 01:44:26)
	(_source (\./../src/mux_4x1_5b.vhd\(\./../src/mux_4x1_16b.vhd\)))
	(_parameters tan)
	(_code 64613165653238713336703f3d6765613267656762)
	(_ent
		(_time 1499229524112)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 6(_array -1 ((_dto i 15 i 0)))))
		(_port (_int E0 0 0 6(_ent(_in))))
		(_port (_int E1 0 0 7(_ent(_in))))
		(_port (_int E2 0 0 8(_ent(_in))))
		(_port (_int E3 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1 ((_dto i 1 i 0)))))
		(_port (_int sel 1 0 10(_ent(_in))))
		(_port (_int S 0 0 11(_ent(_out))))
		(_prcs
			(line__17(_arch 0 1 17(_prcs (_simple)(_trgt(5))(_sens(0)(1)(2)(3)(4)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . comportamental 1 -1)
)
I 000055 55 2580          1499229866169 comportamental
(_unit VHDL (minst 0 5(comportamental 0 12))
	(_version vd0)
	(_time 1499229866170 2017.07.05 01:44:26)
	(_source (\./../src/minst.vhd\))
	(_parameters tan)
	(_code 8386d68d89d4829481d197d986858a85d684808487)
	(_ent
		(_time 1499229523477)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 7(_array -1 ((_dto i 11 i 0)))))
		(_port (_int ReadAddr 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int Inst 1 0 8(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 13(_array -1 ((_dto i 31 i 0)))))
		(_type (_int memoria 0 13(_array 2 ((_to i 0 i 4095)))))
		(_sig (_int mem 3 0 14(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment (_trgt(2(0))))))
			(line__17(_arch 1 0 17(_assignment (_trgt(2(1))))))
			(line__18(_arch 2 0 18(_assignment (_trgt(2(2))))))
			(line__19(_arch 3 0 19(_assignment (_trgt(2(3))))))
			(line__20(_arch 4 0 20(_assignment (_trgt(2(4))))))
			(line__21(_arch 5 0 21(_assignment (_trgt(2(8))))))
			(line__22(_arch 6 0 22(_assignment (_trgt(2(16))))))
			(line__23(_arch 7 0 23(_assignment (_trgt(2(1024))))))
			(line__24(_arch 8 0 24(_assignment (_trgt(2(1027))))))
			(line__25(_arch 9 0 25(_assignment (_trgt(2(1028))))))
			(line__26(_arch 10 0 26(_assignment (_trgt(2(1029))))))
			(line__27(_arch 11 0 27(_prcs (_simple)(_trgt(1))(_sens(0))(_mon)(_read(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33751554 33686018 33686018 33686018 50463234 33686018 33686018 33686275)
		(33686018 33686018 33686018 50463234 33686018 33686019 33751554 33686018)
		(33686018 33686018 33686274 33686018 33686018 33686019 33751554 33751555)
		(33686018 33686018 33686274 50463234 50463234 33686018 33686018 33686018)
		(50463234 33686018 33751810 33686274 33686018 33686018 33686018 33751555)
		(33686018 33686018 33751811 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686019 33686018 33686018 33686018 33686274 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019)
		(33751555 33686275 33686274 33686018 33686018 33686018 33686018 33751554)
		(33686019 33686275 33686274 50463234 33686018 33686018 33686018 33751554)
		(33686018 33686275 33686018 33686018 33686018 33686018 33686018 33686019)
	)
	(_model . comportamental 12 -1)
)
I 000055 55 667           1499229866194 comportamental
(_unit VHDL (mux_2x1_1b 0 4(comportamental 0 10))
	(_version vd0)
	(_time 1499229866195 2017.07.05 01:44:26)
	(_source (\./../src/mux_2x1_1b.vhd\))
	(_parameters tan)
	(_code a2a7f7f4a5f4feb7f4f2b0f9fba1a3a7f4a1a3a4a0)
	(_ent
		(_time 1499229523666)
	)
	(_object
		(_port (_int E0 -1 0 5(_ent(_in))))
		(_port (_int E1 -1 0 5(_ent(_in))))
		(_port (_int sel -1 0 6(_ent(_in))))
		(_port (_int S -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment (_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . comportamental 1 -1)
)
I 000055 55 747           1499229866217 comportamental
(_unit VHDL (mux_2x1_5b 0 5(comportamental 0 11))
	(_version vd0)
	(_time 1499229866218 2017.07.05 01:44:26)
	(_source (\./../src/mux_2x1_5b.vhd\))
	(_parameters tan)
	(_code b2b7e7e7b5e4eea7e4e5a0e9ebb1b3b7e4b1b7b4b0)
	(_ent
		(_time 1499229524790)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1 ((_dto i 4 i 0)))))
		(_port (_int E0 0 0 6(_ent(_in))))
		(_port (_int E1 0 0 6(_ent(_in))))
		(_port (_int sel -1 0 7(_ent(_in))))
		(_port (_int S 0 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment (_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . comportamental 1 -1)
)
I 000055 55 890           1499229866240 comportamental
(_unit VHDL (mux_4x1_1b 0 4(comportamental 0 15))
	(_version vd0)
	(_time 1499229866241 2017.07.05 01:44:26)
	(_source (\./../src/mux_4x1_1b.vhd\))
	(_parameters tan)
	(_code d1d48482d5878dc48683c58a88d2d0d487d2d0d7d3)
	(_ent
		(_time 1499229524538)
	)
	(_object
		(_port (_int E0 -1 0 6(_ent(_in))))
		(_port (_int E1 -1 0 7(_ent(_in))))
		(_port (_int E2 -1 0 8(_ent(_in))))
		(_port (_int E3 -1 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1 ((_dto i 1 i 0)))))
		(_port (_int sel 0 0 10(_ent(_in))))
		(_port (_int S -1 0 11(_ent(_out))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs (_simple)(_trgt(5))(_sens(0)(1)(2)(3)(4)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . comportamental 1 -1)
)
I 000055 55 751           1499229866264 comportamental
(_unit VHDL (mux_2x1_32b 0 4(comportamental 0 10))
	(_version vd0)
	(_time 1499229866265 2017.07.05 01:44:26)
	(_source (\./../src/mux_2x1_32b.vhd\))
	(_parameters tan)
	(_code e1e4b4b3e5b7bdf4b7b1f3bab8e2e0e4b7e2e2e2e3)
	(_ent
		(_time 1499229524766)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 5(_array -1 ((_dto i 31 i 0)))))
		(_port (_int E1 0 0 5(_ent(_in))))
		(_port (_int E2 0 0 5(_ent(_in))))
		(_port (_int sel -1 0 6(_ent(_in))))
		(_port (_int S 0 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment (_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . comportamental 1 -1)
)
I 000043 55 4802          1499229866292 Mp
(_unit VHDL (mp 0 7(mp 0 26))
	(_version vd0)
	(_time 1499229866293 2017.07.05 01:44:26)
	(_source (\./../src/mp.vhd\))
	(_parameters tan)
	(_code 00055607005700175203445b510654070006540700)
	(_ent
		(_time 1499229524702)
	)
	(_object
		(_gen (_int BE -1 0 9 \16\ (_ent gms((i 16)))))
		(_gen (_int BP -1 0 10 \32\ (_ent((i 32)))))
		(_gen (_int Tz -2 0 11 \1.5 ns\ (_ent((ns 4609434218613702656)))))
		(_gen (_int Twrite -2 0 12 \1 ns\ (_ent((ns 4636737291354636288)))))
		(_gen (_int Tsetup -2 0 13 \1 ns\ (_ent((ns 4607182418800017408)))))
		(_gen (_int Tread -2 0 14 \1 ns\ (_ent gms((ns 4636737291354636288)))))
		(_port (_int enable -3 0 17(_ent(_in)(_event))))
		(_port (_int rw -3 0 18(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~12 0 19(_array -3 ((_dto c 1 i 0)))))
		(_port (_int ender 0 0 19(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{511~downto~0}~12 0 20(_array -3 ((_dto i 511 i 0)))))
		(_port (_int dado 1 0 20(_ent(_in))))
		(_port (_int pronto -3 0 21(_ent(_out))))
		(_port (_int dadoOut 1 0 22(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{BP/4-1~downto~0}~13 0 29(_array -3 ((_dto c 2 i 0)))))
		(_type (_int tipo_memoria 0 29(_array 2 ((_to i 0 c 3)))))
		(_sig (_int MMp 3 0 30(_arch(_uni((_others(_others(i 2))))))))
		(_type (_int ~INTEGER~range~0~to~{2**BE-1}~13 0 33(_scalar (_to i 0 c 4))))
		(_var (_int endereco 4 0 33(_prcs 0)))
		(_prcs
			(line__32(_arch 0 0 32(_prcs (_simple)(_trgt(6)(4)(5)(5(d_7_0))(5(d_15_8))(5(d_23_16))(5(d_31_24))(5(d_39_32))(5(d_47_40))(5(d_55_48))(5(d_63_56))(5(d_71_64))(5(d_79_72))(5(d_87_80))(5(d_95_88))(5(d_103_96))(5(d_111_104))(5(d_119_112))(5(d_127_120))(5(d_135_128))(5(d_143_136))(5(d_151_144))(5(d_159_152))(5(d_167_160))(5(d_175_168))(5(d_183_176))(5(d_191_184))(5(d_199_192))(5(d_207_200))(5(d_215_208))(5(d_223_216))(5(d_231_224))(5(d_239_232))(5(d_247_240))(5(d_255_248))(5(d_263_256))(5(d_271_264))(5(d_279_272))(5(d_287_280))(5(d_295_288))(5(d_303_296))(5(d_311_304))(5(d_319_312))(5(d_327_320))(5(d_335_328))(5(d_343_336))(5(d_351_344))(5(d_359_352))(5(d_367_360))(5(d_375_368))(5(d_383_376))(5(d_391_384))(5(d_399_392))(5(d_407_400))(5(d_415_408))(5(d_423_416))(5(d_431_424))(5(d_439_432))(5(d_447_440))(5(d_455_448))(5(d_463_456))(5(d_471_464))(5(d_479_472))(5(d_487_480))(5(d_495_488))(5(d_503_496))(5(d_511_504)))(_sens(0))(_mon)(_read(6)(1)(2)(3(d_7_0))(3(d_15_8))(3(d_23_16))(3(d_31_24))(3(d_39_32))(3(d_47_40))(3(d_55_48))(3(d_63_56))(3(d_71_64))(3(d_79_72))(3(d_87_80))(3(d_95_88))(3(d_103_96))(3(d_111_104))(3(d_119_112))(3(d_127_120))(3(d_135_128))(3(d_143_136))(3(d_151_144))(3(d_159_152))(3(d_167_160))(3(d_175_168))(3(d_183_176))(3(d_191_184))(3(d_199_192))(3(d_207_200))(3(d_215_208))(3(d_223_216))(3(d_231_224))(3(d_239_232))(3(d_247_240))(3(d_255_248))(3(d_263_256))(3(d_271_264))(3(d_279_272))(3(d_287_280))(3(d_295_288))(3(d_303_296))(3(d_311_304))(3(d_319_312))(3(d_327_320))(3(d_335_328))(3(d_343_336))(3(d_351_344))(3(d_359_352))(3(d_367_360))(3(d_375_368))(3(d_383_376))(3(d_391_384))(3(d_399_392))(3(d_407_400))(3(d_415_408))(3(d_423_416))(3(d_431_424))(3(d_439_432))(3(d_447_440))(3(d_455_448))(3(d_463_456))(3(d_471_464))(3(d_479_472))(3(d_487_480))(3(d_495_488))(3(d_503_496))(3(d_511_504))))))
		)
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (1 STD_LOGIC_VECTOR)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_static
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
	)
	(_model . Mp 5 -1)
)
I 000055 55 1807          1499229866347 comportamental
(_unit VHDL (maprom_cop 0 5(comportamental 0 13))
	(_version vd0)
	(_time 1499229866348 2017.07.05 01:44:26)
	(_source (\./../src/maprom_cop.vhd\))
	(_parameters tan)
	(_code 2f2a792b78797b382c7c69752a2a79292c2979282f)
	(_ent
		(_time 1499229524660)
	)
	(_object
		(_port (_int CLK -1 0 7(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8(_array -1 ((_dto i 5 i 0)))))
		(_port (_int cop 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 9(_array -1 ((_dto i 4 i 0)))))
		(_port (_int Lcop 1 0 9(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 14(_array -1 ((_dto i 4 i 0)))))
		(_type (_int memoria 0 14(_array 2 ((_to i 0 i 63)))))
		(_sig (_int mem 3 0 15(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__17(_arch 0 0 17(_assignment (_trgt(3(2))))))
			(line__18(_arch 1 0 18(_assignment (_trgt(3(3))))))
			(line__19(_arch 2 0 19(_assignment (_trgt(3(4))))))
			(line__20(_arch 3 0 20(_assignment (_trgt(3(5))))))
			(line__21(_arch 4 0 21(_assignment (_trgt(3(8))))))
			(line__22(_arch 5 0 22(_assignment (_trgt(3(10))))))
			(line__23(_arch 6 0 23(_assignment (_trgt(3(35))))))
			(line__24(_arch 7 0 24(_assignment (_trgt(3(43))))))
			(line__25(_arch 8 0 25(_assignment (_trgt(3(63))))))
			(line__26(_arch 9 0 26(_prcs (_trgt(2))(_sens(0)(3)(1))(_dssslsensitivity 1)(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50463235 2)
		(50463235 3)
		(50529026 2)
		(33686019 2)
		(50528770 2)
		(33751810 2)
		(50463234 3)
		(33751554 2)
		(33686018 2)
	)
	(_model . comportamental 10 -1)
)
I 000055 55 3846          1499229866436 comportamental
(_unit VHDL (mc 0 5(comportamental 0 13))
	(_version vd0)
	(_time 1499229866437 2017.07.05 01:44:26)
	(_source (\./../src/mc.vhd\))
	(_parameters tan)
	(_code 8d88db83dada8d9b8cd9c9d7df8bd98b8e8bd98b8e)
	(_ent
		(_time 1499229524825)
	)
	(_object
		(_port (_int CLK -1 0 7(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1 ((_dto i 4 i 0)))))
		(_port (_int Estd 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{29~downto~0}~12 0 9(_array -1 ((_dto i 29 i 0)))))
		(_port (_int MicroInst 1 0 9(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{29~downto~0}~13 0 14(_array -1 ((_dto i 29 i 0)))))
		(_type (_int memoria 0 14(_array 2 ((_to i 0 i 31)))))
		(_sig (_int mem 3 0 15(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__17(_arch 0 0 17(_assignment (_trgt(3(0))))))
			(line__18(_arch 1 0 18(_assignment (_trgt(3(1))))))
			(line__19(_arch 2 0 19(_assignment (_trgt(3(2))))))
			(line__20(_arch 3 0 20(_assignment (_trgt(3(3))))))
			(line__21(_arch 4 0 21(_assignment (_trgt(3(4))))))
			(line__22(_arch 5 0 22(_assignment (_trgt(3(5))))))
			(line__23(_arch 6 0 23(_assignment (_trgt(3(6))))))
			(line__24(_arch 7 0 24(_assignment (_trgt(3(7))))))
			(line__25(_arch 8 0 25(_assignment (_trgt(3(8))))))
			(line__26(_arch 9 0 26(_assignment (_trgt(3(9))))))
			(line__27(_arch 10 0 27(_assignment (_trgt(3(10))))))
			(line__28(_arch 11 0 28(_assignment (_trgt(3(11))))))
			(line__29(_arch 12 0 29(_assignment (_trgt(3(12))))))
			(line__30(_arch 13 0 30(_assignment (_trgt(3(13))))))
			(line__31(_arch 14 0 31(_assignment (_trgt(3(14))))))
			(line__32(_arch 15 0 32(_assignment (_trgt(3(15))))))
			(line__33(_arch 16 0 33(_assignment (_trgt(3(16))))))
			(line__34(_arch 17 0 34(_assignment (_trgt(3(17))))))
			(line__35(_arch 18 0 35(_assignment (_trgt(3(18))))))
			(line__36(_arch 19 0 36(_assignment (_trgt(3(19))))))
			(line__37(_arch 20 0 37(_assignment (_trgt(3(20))))))
			(line__38(_arch 21 0 38(_assignment (_trgt(3(21))))))
			(line__39(_arch 22 0 39(_prcs (_trgt(2))(_sens(0)(3)(1))(_dssslsensitivity 1)(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 50463234 33686018 33686018 33686018 33686018 33686018 514)
		(33686274 33751554 33686018 33686019 33686018 33686018 33751554 770)
		(33686019 50463234 33686018 33686019 33686018 33686018 33686274 514)
		(33751810 50463234 50463234 33686019 33686018 33686275 33686019 515)
		(33751810 50463234 33751554 33686018 33686018 33686274 50463234 515)
		(33686018 50463234 33686018 33686019 33686018 50463234 33686019 514)
		(33686018 50463234 33686018 33686019 33686018 33686274 33686019 514)
		(33686018 50463234 33686018 50528771 33686018 50463234 33686019 514)
		(33686018 50463234 33686018 33686019 33686019 50463234 33686019 514)
		(33686018 50463234 33686018 50463235 33686018 50463234 33686019 514)
		(33686018 50463234 33686018 50463235 33686019 50463234 33686019 514)
		(33686018 50463234 33686018 33751555 33686018 50463234 33686019 514)
		(33686018 50463234 33686018 33751555 33686018 50463490 33686019 514)
		(33686018 50463234 33686018 33751555 33686019 50463234 33686019 514)
		(33751554 50529027 33686018 33686019 33686019 33686018 33686018 514)
		(33751554 50463234 33686018 33686019 33686274 33686018 33686274 514)
		(33751554 50463234 33686019 33686019 33686019 33686018 33686018 514)
		(33686018 50463234 33686018 33686019 33751554 33686018 33686274 514)
		(50463234 33686274 33751555 33686018 50463234 33751554 33686019 514)
		(33686018 50463234 33686018 33686019 33751810 33686018 33686274 514)
	)
	(_model . comportamental 23 -1)
)
I 000055 55 1277          1499229866463 comportamental
(_unit VHDL (mdado 0 5(comportamental 0 12))
	(_version vd0)
	(_time 1499229866464 2017.07.05 01:44:26)
	(_source (\./../src/mdado.vhd\))
	(_parameters tan)
	(_code aca9fafbfbfbf9baa9afeaf6a9aaa8aaadaaa8aafa)
	(_ent
		(_time 1499229523942)
	)
	(_object
		(_port (_int CLK -1 0 6(_ent(_in)(_event))))
		(_port (_int Menable -1 0 6(_ent(_in))))
		(_port (_int rw -1 0 6(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 7(_array -1 ((_dto i 11 i 0)))))
		(_port (_int Addr 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int WriteData 1 0 8(_ent(_in))))
		(_port (_int ReadData 1 0 9(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 13(_array -1 ((_dto i 31 i 0)))))
		(_type (_int memoria 0 13(_array 2 ((_to i 0 i 4095)))))
		(_sig (_int mem 3 0 14(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs (_simple)(_trgt(6)(5))(_sens(0)(1)(2)(3))(_mon)(_read(6)(4)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . comportamental 1 -1)
)
I 000055 55 1740          1499229866488 comportamental
(_unit VHDL (maprom_funct 0 5(comportamental 0 13))
	(_version vd0)
	(_time 1499229866489 2017.07.05 01:44:26)
	(_source (\./../src/maprom_funct.vhd\))
	(_parameters tan)
	(_code bbbeedefe8edefacb8e9fde1bebeedbdbdbcbebdee)
	(_ent
		(_time 1499229525052)
	)
	(_object
		(_port (_int CLK -1 0 7(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8(_array -1 ((_dto i 5 i 0)))))
		(_port (_int cop 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 9(_array -1 ((_dto i 4 i 0)))))
		(_port (_int Lcop 1 0 9(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 14(_array -1 ((_dto i 4 i 0)))))
		(_type (_int memoria 0 14(_array 2 ((_to i 0 i 63)))))
		(_sig (_int mem 3 0 15(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__17(_arch 0 0 17(_assignment (_trgt(3(0))))))
			(line__18(_arch 1 0 18(_assignment (_trgt(3(8))))))
			(line__19(_arch 2 0 19(_assignment (_trgt(3(32))))))
			(line__20(_arch 3 0 20(_assignment (_trgt(3(33))))))
			(line__21(_arch 4 0 21(_assignment (_trgt(3(34))))))
			(line__22(_arch 5 0 22(_assignment (_trgt(3(36))))))
			(line__23(_arch 6 0 23(_assignment (_trgt(3(37))))))
			(line__24(_arch 7 0 24(_assignment (_trgt(3(42))))))
			(line__25(_arch 8 0 25(_prcs (_trgt(2))(_sens(0)(3)(1))(_dssslsensitivity 1)(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33751810 3)
		(33751555 3)
		(33751554 3)
		(50528770 3)
		(33686274 2)
		(33686274 3)
		(50463490 2)
		(50463490 3)
	)
	(_model . comportamental 9 -1)
)
I 000052 55 4135          1499229866518 Cache_dados
(_unit VHDL (cache_dados 0 29(cache_dados 0 51))
	(_version vd0)
	(_time 1499229866519 2017.07.05 01:44:26)
	(_source (\./../src/cache_dados.vhd\))
	(_parameters tan)
	(_code eaefebb9babdbdfcb3b9ffb3edeceeecebeceeecbc)
	(_ent
		(_time 1499229524186)
	)
	(_object
		(_gen (_int Tacesso -1 0 31 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_port (_int menable -2 0 34(_ent(_in)(_event))))
		(_port (_int OvfI -2 0 35(_ent(_in)(_event))))
		(_port (_int RW -2 0 36(_ent(_in))))
		(_port (_int RW_mem -2 0 37(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 38(_array -2 ((_dto i 15 i 0)))))
		(_port (_int Ender 0 0 38(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 39(_array -2 ((_dto i 31 i 0)))))
		(_port (_int Dados_entrada 1 0 39(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{511~downto~0}~12 0 40(_array -2 ((_dto i 511 i 0)))))
		(_port (_int Dados_mem 2 0 40(_ent(_in))))
		(_port (_int Dados_buffer 2 0 41(_ent(_out))))
		(_port (_int Ender_buffer 0 0 42(_ent(_out))))
		(_port (_int Dados_saida 1 0 43(_ent(_out))))
		(_port (_int Hit -2 0 44(_ent(_out))))
		(_port (_int OvfO -2 0 45(_ent(_out))))
		(_port (_int ReadyMD -2 0 46(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 52(_array -2 ((_dto i 31 i 0)))))
		(_type (_int cache 0 52(_array 3 ((_to i 0 i 2047)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 53(_array -2 ((_dto i 2 i 0)))))
		(_type (_int tabela_tag 0 53(_array 5 ((_to i 0 i 127)))))
		(_sig (_int CacheD1 4 0 54(_arch(_uni((_others(_others(i 2))))))))
		(_sig (_int CacheD2 4 0 55(_arch(_uni((_others(_others(i 2))))))))
		(_sig (_int Tag_tab1 6 0 56(_arch(_uni((_others(_others(i 2))))))))
		(_sig (_int Tag_tab2 6 0 57(_arch(_uni((_others(_others(i 2))))))))
		(_type (_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 58(_array -2 ((_dto i 127 i 0)))))
		(_sig (_int Valid_tab1 7 0 58(_arch(_uni((_others(i 2)))))))
		(_sig (_int Valid_tab2 7 0 59(_arch(_uni((_others(i 2)))))))
		(_sig (_int LRU_tab1 7 0 60(_arch(_uni((_others(i 3)))))))
		(_sig (_int LRU_tab2 7 0 61(_arch(_uni((_others(i 2)))))))
		(_sig (_int Dirty1 7 0 62(_arch(_uni((_others(i 2)))))))
		(_sig (_int Dirty2 7 0 63(_arch(_uni((_others(i 2)))))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 64(_array -2 ((_dto i 2 i 0)))))
		(_sig (_int Tag_eq1 8 0 64(_arch(_uni((_others(i 2)))))))
		(_sig (_int Tag_eq2 8 0 65(_arch(_uni((_others(i 2)))))))
		(_sig (_int Hit1 -2 0 66(_arch(_uni((i 2))))))
		(_sig (_int Hit2 -2 0 67(_arch(_uni((i 2))))))
		(_prcs
			(line__72(_arch 0 0 72(_assignment (_trgt(23))(_sens(15)(4(d_12_6)))(_mon))))
			(line__73(_arch 1 0 73(_assignment (_trgt(24))(_sens(16)(4(d_12_6)))(_mon))))
			(line__74(_arch 2 0 74(_assignment (_trgt(25))(_sens(17)(23(2))(23(1))(23(0))(4(d_12_6))(4(15))(4(14))(4(13)))(_mon))))
			(line__75(_arch 3 0 75(_assignment (_trgt(26))(_sens(18)(24(2))(24(1))(24(0))(4(d_12_6))(4(15))(4(14))(4(13)))(_mon))))
			(line__76(_arch 4 0 76(_assignment (_trgt(10))(_sens(25)(26)))))
			(line__77(_arch 5 0 77(_prcs (_simple)(_trgt(13)(14)(15)(16)(17)(18)(19)(20)(21)(22)(7(d_31_0))(7(d_63_32))(7(d_95_64))(7(d_127_96))(7(d_159_128))(7(d_191_160))(7(d_223_192))(7(d_255_224))(7(d_287_256))(7(d_319_288))(7(d_351_320))(7(d_383_352))(7(d_415_384))(7(d_447_416))(7(d_479_448))(7(d_511_480))(8)(9)(11)(12))(_sens(0)(1)(2)(3))(_mon)(_read(13)(14)(15)(16)(17)(18)(19)(20)(21)(22)(25)(26)(4(d_12_2))(4(d_15_13))(4(d_12_6))(5)(6(d_31_0))(6(d_63_32))(6(d_95_64))(6(d_127_96))(6(d_159_128))(6(d_191_160))(6(d_223_192))(6(d_255_224))(6(d_287_256))(6(d_319_288))(6(d_351_320))(6(d_383_352))(6(d_415_384))(6(d_447_416))(6(d_479_448))(6(d_511_480))))))
		)
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (1 STD_LOGIC_VECTOR)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(33686018 514)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
	)
	(_model . Cache_dados 6 -1)
)
I 000051 55 2477          1499229866565 Cache_Inst
(_unit VHDL (cache_inst 0 29(cache_inst 0 45))
	(_version vd0)
	(_time 1499229866566 2017.07.05 01:44:26)
	(_source (\./../src/cache_inst.vhd\))
	(_parameters tan)
	(_code 0a0f0a0c5a5d5d1c01581f530d0c030c5f0d090d0e)
	(_ent
		(_time 1499229523361)
	)
	(_object
		(_gen (_int Tacesso -1 0 31 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_port (_int menable -2 0 34(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 35(_array -2 ((_dto i 15 i 0)))))
		(_port (_int Ender 0 0 35(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{511~downto~0}~12 0 36(_array -2 ((_dto i 511 i 0)))))
		(_port (_int Dados_from_mem 1 0 36(_ent(_in))))
		(_port (_int W -2 0 37(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 38(_array -2 ((_dto i 31 i 0)))))
		(_port (_int Dados_cache 2 0 38(_ent(_out))))
		(_port (_int Hit -2 0 39(_ent(_out))))
		(_port (_int ReadyMI -2 0 40(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 46(_array -2 ((_dto i 31 i 0)))))
		(_type (_int cache 0 46(_array 3 ((_to i 0 i 4095)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 47(_array -2 ((_dto i 1 i 0)))))
		(_type (_int tabela_tag 0 47(_array 5 ((_to i 0 i 255)))))
		(_sig (_int CacheI 4 0 49(_arch(_uni((_others(_others(i 2))))))))
		(_sig (_int Tag_tab 6 0 50(_arch(_uni((_others(_others(i 2))))))))
		(_type (_int ~STD_LOGIC_VECTOR{255~downto~0}~13 0 51(_array -2 ((_dto i 255 i 0)))))
		(_sig (_int Valid_tab 7 0 51(_arch(_uni((_others(i 2)))))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~132 0 52(_array -2 ((_dto i 1 i 0)))))
		(_sig (_int Tag_eq 8 0 52(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__55(_arch 0 0 55(_prcs (_simple)(_trgt(4)(5)(6)(7)(8)(9)(10))(_sens(0)(3))(_mon)(_read(1(d_15_14))(1(d_13_2))(1(15))(1(14))(1(d_13_6))(2(d_31_0))(2(d_63_32))(2(d_95_64))(2(d_127_96))(2(d_159_128))(2(d_191_160))(2(d_223_192))(2(d_255_224))(2(d_287_256))(2(d_319_288))(2(d_351_320))(2(d_383_352))(2(d_415_384))(2(d_447_416))(2(d_479_448))(2(d_511_480))(7)(8)(9)(10(1))(10(0))))))
		)
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (1 STD_LOGIC_VECTOR)))
	)
	(_split (7)(8)(9)
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
	)
	(_model . Cache_Inst 1 -1)
)
I 000055 55 1208          1499229866595 comportamental
(_unit VHDL (alu 0 5(comportamental 0 13))
	(_version vd0)
	(_time 1499229866596 2017.07.05 01:44:26)
	(_source (\./../src/alu.vhd\))
	(_parameters tan)
	(_code 292c2b2d737f783f29796a727d2f282f7a2e2c2f28)
	(_ent
		(_time 1499229524052)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1 ((_dto i 3 i 0)))))
		(_port (_int ALUop 0 0 6(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1 ((_dto i 31 i 0)))))
		(_port (_int a 1 0 7(_ent(_in))))
		(_port (_int b 1 0 8(_ent(_in))))
		(_port (_int zero -1 0 9(_ent(_out))))
		(_port (_int ALUrst 1 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int saida 2 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs (_simple)(_trgt(3)(4)(5))(_sens(0)(1)(2)(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(514)
	)
	(_model . comportamental 1 -1)
)
I 000055 55 724           1499229866622 comportamental
(_unit VHDL (add_32 0 5(comportamental 0 13))
	(_version vd0)
	(_time 1499229866623 2017.07.05 01:44:26)
	(_source (\./../src/add_32.vhd\))
	(_parameters tan)
	(_code 484d4a4a441f185d1e1d5b171b4e494e4c4e4c4d1e)
	(_ent
		(_time 1499229524411)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1 ((_dto i 31 i 0)))))
		(_port (_int E1 0 0 7(_ent(_in))))
		(_port (_int E2 0 0 8(_ent(_in))))
		(_port (_int S 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment (_trgt(2))(_sens(0)(1)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . comportamental 1 -1)
)
I 000051 55 7462          1499229866646 estrutural
(_unit VHDL (carimbo_uc 0 4(estrutural 0 28))
	(_version vd0)
	(_time 1499229866647 2017.07.05 01:44:26)
	(_source (\./../src/carimbo_uc.vhd\))
	(_parameters tan)
	(_code 67626767613131716961233d346131623160626164)
	(_ent
		(_time 1499229524939)
	)
	(_comp
		(MC
			(_object
				(_port (_int CLK -1 0 32(_ent (_in))))
				(_port (_int Estd 3 0 33(_ent (_in))))
				(_port (_int MicroInst 4 0 34(_ent (_out))))
			)
		)
		(MaPROM_cop
			(_object
				(_port (_int CLK -1 0 48(_ent (_in))))
				(_port (_int cop 7 0 49(_ent (_in))))
				(_port (_int Lcop 8 0 50(_ent (_out))))
			)
		)
		(MaPROM_funct
			(_object
				(_port (_int CLK -1 0 40(_ent (_in))))
				(_port (_int cop 5 0 41(_ent (_in))))
				(_port (_int Lcop 6 0 42(_ent (_out))))
			)
		)
		(Mux_4x1_1b
			(_object
				(_port (_int E0 -1 0 56(_ent (_in))))
				(_port (_int E1 -1 0 57(_ent (_in))))
				(_port (_int E2 -1 0 58(_ent (_in))))
				(_port (_int E3 -1 0 59(_ent (_in))))
				(_port (_int sel 9 0 60(_ent (_in))))
				(_port (_int S -1 0 61(_ent (_out))))
			)
		)
		(Mux_2x1_5b
			(_object
				(_port (_int E0 10 0 66(_ent (_in))))
				(_port (_int E1 10 0 66(_ent (_in))))
				(_port (_int sel -1 0 67(_ent (_in))))
				(_port (_int S 10 0 68(_ent (_out))))
			)
		)
		(RE
			(_object
				(_port (_int CLK -1 0 73(_ent (_in))))
				(_port (_int Reset -1 0 74(_ent (_in))))
				(_port (_int D 11 0 75(_ent (_in))))
				(_port (_int S 11 0 76(_ent (_out))))
			)
		)
	)
	(_inst M_C 0 104(_comp MC)
		(_port
			((CLK)(CLK))
			((Estd)(Estd))
			((MicroInst)(MicroInst))
		)
		(_use (_ent . MC)
		)
	)
	(_inst MaPROMcop 0 105(_comp MaPROM_cop)
		(_port
			((CLK)(CLK))
			((cop)(Cop))
			((Lcop)(Lcop))
		)
		(_use (_ent . MaPROM_cop)
		)
	)
	(_inst MaPROMfunct 0 106(_comp MaPROM_funct)
		(_port
			((CLK)(CLK))
			((cop)(Funct))
			((Lcop)(Lfunct))
		)
		(_use (_ent . MaPROM_funct)
		)
	)
	(_inst MuxIn 0 107(_comp Mux_4x1_1b)
		(_port
			((E0)(Start))
			((E1)(Zero))
			((E2)(HitI))
			((E3)(HitD))
			((sel)(Teste))
			((S)(SelVF))
		)
		(_use (_ent . Mux_4x1_1b)
		)
	)
	(_inst MuxMap 0 108(_comp Mux_2x1_5b)
		(_port
			((E0)(Lfunct))
			((E1)(Lcop))
			((sel)(InstType))
			((S)(LInst))
		)
		(_use (_ent . Mux_2x1_5b)
		)
	)
	(_inst MuxVF 0 109(_comp Mux_2x1_5b)
		(_port
			((E0)(Lf))
			((E1)(Lv))
			((sel)(SelVF))
			((S)(Lvf))
		)
		(_use (_ent . Mux_2x1_5b)
		)
	)
	(_inst MuxE 0 110(_comp Mux_2x1_5b)
		(_port
			((E0)(Lvf))
			((E1)(LInst))
			((sel)(Decode))
			((S)(NextEstd))
		)
		(_use (_ent . Mux_2x1_5b)
		)
	)
	(_inst R_E 0 111(_comp RE)
		(_port
			((CLK)(CLK))
			((Reset)(Reset))
			((D)(NextEstd))
			((S)(Estd))
		)
		(_use (_ent . RE)
		)
	)
	(_object
		(_port (_int CLK -1 0 6(_ent(_in))))
		(_port (_int Reset -1 0 7(_ent(_in))))
		(_port (_int HitD -1 0 8(_ent(_in))))
		(_port (_int HitI -1 0 9(_ent(_in))))
		(_port (_int Zero -1 0 10(_ent(_in))))
		(_port (_int Start -1 0 11(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 12(_array -1 ((_dto i 5 i 0)))))
		(_port (_int Funct 0 0 12(_ent(_in))))
		(_port (_int Cop 0 0 13(_ent(_in))))
		(_port (_int rw -1 0 14(_ent(_out))))
		(_port (_int menableD -1 0 15(_ent(_out))))
		(_port (_int menableI -1 0 16(_ent(_out))))
		(_port (_int ce_ri -1 0 17(_ent(_out))))
		(_port (_int ce_pc -1 0 18(_ent(_out))))
		(_port (_int RegWrite -1 0 19(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 20(_array -1 ((_dto i 1 i 0)))))
		(_port (_int RegDest 1 0 20(_ent(_out))))
		(_port (_int ALUSrc -1 0 21(_ent(_out))))
		(_port (_int MemtoReg 1 0 22(_ent(_out))))
		(_port (_int Branch 1 0 23(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 24(_array -1 ((_dto i 3 i 0)))))
		(_port (_int ALUop 2 0 24(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 33(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{29~downto~0}~13 0 34(_array -1 ((_dto i 29 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 41(_array -1 ((_dto i 5 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 42(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~134 0 49(_array -1 ((_dto i 5 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~136 0 50(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 60(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~138 0 66(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 75(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 80(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int NextEstd 12 0 80(_arch(_uni))))
		(_sig (_int Estd 12 0 80(_arch(_uni))))
		(_sig (_int Lv 12 0 80(_arch(_uni))))
		(_sig (_int Lf 12 0 80(_arch(_uni))))
		(_sig (_int Lcop 12 0 80(_arch(_uni))))
		(_sig (_int Lfunct 12 0 80(_arch(_uni))))
		(_sig (_int LInst 12 0 80(_arch(_uni))))
		(_sig (_int Lvf 12 0 80(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{29~downto~0}~1314 0 81(_array -1 ((_dto i 29 i 0)))))
		(_sig (_int MicroInst 13 0 81(_arch(_uni))))
		(_sig (_int SelVF -1 0 82(_arch(_uni))))
		(_sig (_int Decode -1 0 82(_arch(_uni))))
		(_sig (_int InstType -1 0 82(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~1316 0 83(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int Teste 14 0 83(_arch(_uni))))
		(_prcs
			(line__86(_arch 0 0 86(_assignment (_trgt(30))(_sens(7(5))(7(4))(7(3))(7(2))(7(1))(7(0))))))
			(line__87(_arch 1 0 87(_assignment (_alias((menableI)(MicroInst(0))))(_simpleassign BUF)(_trgt(10))(_sens(27(0))))))
			(line__88(_arch 2 0 88(_assignment (_alias((menableD)(MicroInst(1))))(_simpleassign BUF)(_trgt(9))(_sens(27(1))))))
			(line__89(_arch 3 0 89(_assignment (_alias((rw)(MicroInst(2))))(_simpleassign BUF)(_trgt(8))(_sens(27(2))))))
			(line__90(_arch 4 0 90(_assignment (_alias((ce_ri)(MicroInst(3))))(_simpleassign BUF)(_trgt(11))(_sens(27(3))))))
			(line__91(_arch 5 0 91(_assignment (_alias((ce_pc)(MicroInst(4))))(_simpleassign BUF)(_trgt(12))(_sens(27(4))))))
			(line__92(_arch 6 0 92(_assignment (_alias((RegWrite)(MicroInst(5))))(_simpleassign BUF)(_trgt(13))(_sens(27(5))))))
			(line__93(_arch 7 0 93(_assignment (_alias((RegDest)(MicroInst(d_7_6))))(_trgt(14))(_sens(27(d_7_6))))))
			(line__94(_arch 8 0 94(_assignment (_alias((ALUSrc)(MicroInst(8))))(_simpleassign BUF)(_trgt(15))(_sens(27(8))))))
			(line__95(_arch 9 0 95(_assignment (_alias((MemtoReg)(MicroInst(d_10_9))))(_trgt(16))(_sens(27(d_10_9))))))
			(line__96(_arch 10 0 96(_assignment (_alias((Branch)(MicroInst(d_12_11))))(_trgt(17))(_sens(27(d_12_11))))))
			(line__97(_arch 11 0 97(_assignment (_alias((ALUop)(MicroInst(d_16_13))))(_trgt(18))(_sens(27(d_16_13))))))
			(line__99(_arch 12 0 99(_assignment (_alias((Lf)(MicroInst(d_21_17))))(_trgt(22))(_sens(27(d_21_17))))))
			(line__100(_arch 13 0 100(_assignment (_alias((Lv)(MicroInst(d_26_22))))(_trgt(21))(_sens(27(d_26_22))))))
			(line__101(_arch 14 0 101(_assignment (_alias((Teste)(MicroInst(d_28_27))))(_trgt(31))(_sens(27(d_28_27))))))
			(line__102(_arch 15 0 102(_assignment (_alias((Decode)(MicroInst(29))))(_simpleassign BUF)(_trgt(29))(_sens(27(29))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . estrutural 16 -1)
)
I 000051 55 9321          1499229866674 estrutural
(_unit VHDL (fd_estrut 0 4(estrutural 0 27))
	(_version vd0)
	(_time 1499229866675 2017.07.05 01:44:26)
	(_source (\./../src/fd_estrut.vhd\))
	(_parameters tan)
	(_code 77727276742375617a74642c227075707270737171)
	(_ent
		(_time 1499229524456)
	)
	(_comp
		(ALU
			(_object
				(_port (_int ALUop 5 0 30(_ent (_in))))
				(_port (_int a 6 0 31(_ent (_in))))
				(_port (_int b 6 0 32(_ent (_in))))
				(_port (_int zero -1 0 33(_ent (_out))))
				(_port (_int ALUrst 6 0 34(_ent (_out))))
			)
		)
		(Add_32
			(_object
				(_port (_int E1 7 0 39(_ent (_in))))
				(_port (_int E2 7 0 40(_ent (_in))))
				(_port (_int S 7 0 41(_ent (_out))))
			)
		)
		(Mux_4x1_32b
			(_object
				(_port (_int E1 11 0 63(_ent (_in))))
				(_port (_int E2 11 0 63(_ent (_in))))
				(_port (_int E3 11 0 63(_ent (_in))))
				(_port (_int E4 11 0 63(_ent (_in))))
				(_port (_int sel 12 0 64(_ent (_in))))
				(_port (_int S 11 0 65(_ent (_out))))
			)
		)
		(Mux_2x1_32b
			(_object
				(_port (_int E1 10 0 57(_ent (_in))))
				(_port (_int E2 10 0 57(_ent (_in))))
				(_port (_int sel -1 0 58(_ent (_in))))
				(_port (_int S 10 0 59(_ent (_out))))
			)
		)
		(Mux_4x1_5b
			(_object
				(_port (_int E0 8 0 47(_ent (_in))))
				(_port (_int E1 8 0 48(_ent (_in))))
				(_port (_int E2 8 0 49(_ent (_in))))
				(_port (_int E3 8 0 50(_ent (_in))))
				(_port (_int sel 9 0 51(_ent (_in))))
				(_port (_int S 8 0 52(_ent (_out))))
			)
		)
		(Reg_32
			(_object
				(_port (_int CLK -1 0 70(_ent (_in))))
				(_port (_int ce -1 0 70(_ent (_in))))
				(_port (_int reset -1 0 70(_ent (_in))))
				(_port (_int E 13 0 71(_ent (_in))))
				(_port (_int S 13 0 72(_ent (_out))))
			)
		)
		(Sign_Extend
			(_object
				(_port (_int Entrada 15 0 83(_ent (_in))))
				(_port (_int Saida 16 0 84(_ent (_out))))
			)
		)
		(Shift_Left_2
			(_object
				(_port (_int E 14 0 77(_ent (_in))))
				(_port (_int S 14 0 78(_ent (_out))))
			)
		)
		(RegFile
			(_object
				(_port (_int Reset -1 0 90(_ent (_in))))
				(_port (_int Clk -1 0 91(_ent (_in))))
				(_port (_int RegWrite -1 0 92(_ent (_in))))
				(_port (_int ReadReg1 17 0 93(_ent (_in))))
				(_port (_int ReadReg2 17 0 94(_ent (_in))))
				(_port (_int WriteReg 17 0 95(_ent (_in))))
				(_port (_int WriteData 18 0 96(_ent (_in))))
				(_port (_int ReadData1 18 0 97(_ent (_out))))
				(_port (_int ReadData2 18 0 98(_ent (_out))))
			)
		)
	)
	(_inst ALU1 0 115(_comp ALU)
		(_port
			((ALUop)(ALUop))
			((a)(Reg_1))
			((b)(B))
			((zero)(Zero))
			((ALUrst)(ALU_Rst))
		)
		(_use (_ent . ALU)
		)
	)
	(_inst Add1 0 116(_comp Add_32)
		(_port
			((E1)(Inst_Addr))
			((E2)(_string \"00000000000000000000000000000100"\))
			((S)(PC_Incr))
		)
		(_use (_ent . Add_32)
			(_port
				((E1)(E1))
				((E2)(E2))
				((S)(S))
			)
		)
	)
	(_inst Add2 0 117(_comp Add_32)
		(_port
			((E1)(PC_Incr))
			((E2)(Displacement))
			((S)(PC_Branch))
		)
		(_use (_ent . Add_32)
		)
	)
	(_inst Mux1 0 118(_comp Mux_4x1_32b)
		(_port
			((E1)(PC_Incr))
			((E2)(PC_JMP))
			((E3)(PC_Branch))
			((E4)(Reg_1))
			((sel)(Branch))
			((S)(Nxt_Addr))
		)
		(_use (_ent . Mux_4x1_32b)
		)
	)
	(_inst Mux2 0 119(_comp Mux_2x1_32b)
		(_port
			((E1)(Reg_2))
			((E2)(Imed))
			((sel)(ALUSrc))
			((S)(B))
		)
		(_use (_ent . Mux_2x1_32b)
		)
	)
	(_inst Mux3 0 120(_comp Mux_4x1_32b)
		(_port
			((E1)(ALU_Rst))
			((E2)(MD_Dado))
			((E3)(PC_Incr))
			((E4)(_string \"00000000000000000000000000000000"\))
			((sel)(MemtoReg))
			((S)(Write_Data))
		)
		(_use (_ent . Mux_4x1_32b)
			(_port
				((E1)(E1))
				((E2)(E2))
				((E3)(E3))
				((E4)(E4))
				((sel)(sel))
				((S)(S))
			)
		)
	)
	(_inst Mux4 0 121(_comp Mux_4x1_5b)
		(_port
			((E0)(Inst(d_20_16)))
			((E1)(Inst(d_15_11)))
			((E2)(_string \"00111"\))
			((E3)(_string \"10000"\))
			((sel)(RegDest))
			((S)(Write_Reg))
		)
		(_use (_implicit)
			(_port
				((E0)(E0))
				((E1)(E1))
				((E2)(E2))
				((E3)(E3))
				((sel)(sel))
				((S)(S))
			)
		)
	)
	(_inst PC 0 122(_comp Reg_32)
		(_port
			((CLK)(clk))
			((ce)(ce_pc))
			((reset)(Reset))
			((E)(Nxt_Addr))
			((S)(Inst_Addr))
		)
		(_use (_ent . Reg_32)
		)
	)
	(_inst RI 0 123(_comp Reg_32)
		(_port
			((CLK)(clk))
			((ce)(ce_ri))
			((reset)(Reset))
			((E)(MI_Dado))
			((S)(Inst))
		)
		(_use (_ent . Reg_32)
		)
	)
	(_inst Sign_Ext 0 124(_comp Sign_Extend)
		(_port
			((Entrada)(Inst(d_15_0)))
			((Saida)(Imed))
		)
		(_use (_ent . Sign_Extend)
		)
	)
	(_inst SL2 0 125(_comp Shift_Left_2)
		(_port
			((E)(Imed))
			((S)(Displacement))
		)
		(_use (_ent . Shift_Left_2)
		)
	)
	(_inst SL2_2 0 126(_comp Shift_Left_2)
		(_port
			((E)(JMP_Addr))
			((S)(PC_JMP))
		)
		(_use (_ent . Shift_Left_2)
		)
	)
	(_inst Reg_File 0 127(_comp RegFile)
		(_port
			((Reset)(Reset))
			((Clk)(clk))
			((RegWrite)(RegWrite))
			((ReadReg1)(Inst(d_25_21)))
			((ReadReg2)(Inst(d_20_16)))
			((WriteReg)(Write_Reg))
			((WriteData)(Write_Data))
			((ReadData1)(Reg_1))
			((ReadData2)(Reg_2))
		)
		(_use (_ent . RegFile)
		)
	)
	(_object
		(_port (_int Reset -1 0 6(_ent(_in))))
		(_port (_int clk -1 0 7(_ent(_in))))
		(_port (_int ce_ri -1 0 8(_ent(_in))))
		(_port (_int ce_pc -1 0 9(_ent(_in))))
		(_port (_int RegWrite -1 0 10(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 11(_array -1 ((_dto i 1 i 0)))))
		(_port (_int RegDest 0 0 11(_ent(_in))))
		(_port (_int ALUSrc -1 0 12(_ent(_in))))
		(_port (_int MemtoReg 0 0 13(_ent(_in))))
		(_port (_int Branch 0 0 14(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15(_array -1 ((_dto i 3 i 0)))))
		(_port (_int ALUop 1 0 15(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 16(_array -1 ((_dto i 31 i 0)))))
		(_port (_int MI_Dado 2 0 16(_ent(_in))))
		(_port (_int MD_Dado 2 0 17(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 18(_array -1 ((_dto i 11 i 0)))))
		(_port (_int MI_ADDR 3 0 18(_ent(_out))))
		(_port (_int MD_ADDR 3 0 19(_ent(_out))))
		(_port (_int MD_WD 2 0 20(_ent(_out))))
		(_port (_int Zero -1 0 21(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 22(_array -1 ((_dto i 5 i 0)))))
		(_port (_int Cop 4 0 22(_ent(_out))))
		(_port (_int Funct 4 0 23(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 30(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 31(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 39(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 47(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 51(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 57(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 63(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~138 0 64(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 71(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 77(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 83(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 84(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1316 0 93(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~1318 0 96(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 102(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int Write_Reg 19 0 102(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~1322 0 103(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int Reg_1 20 0 103(_arch(_uni))))
		(_sig (_int Reg_2 20 0 103(_arch(_uni))))
		(_sig (_int Write_Data 20 0 103(_arch(_uni))))
		(_sig (_int B 20 0 104(_arch(_uni))))
		(_sig (_int ALU_Rst 20 0 104(_arch(_uni))))
		(_sig (_int Inst_Addr 20 0 105(_arch(_uni))))
		(_sig (_int Nxt_Addr 20 0 105(_arch(_uni))))
		(_sig (_int PC_Incr 20 0 105(_arch(_uni))))
		(_sig (_int PC_Branch 20 0 105(_arch(_uni))))
		(_sig (_int PC_JMP 20 0 105(_arch(_uni))))
		(_sig (_int Imed 20 0 106(_arch(_uni))))
		(_sig (_int Displacement 20 0 106(_arch(_uni))))
		(_sig (_int Inst 20 0 107(_arch(_uni))))
		(_sig (_int JMP_Addr 20 0 107(_arch(_uni))))
		(_prcs
			(line__111(_arch 0 0 111(_assignment (_alias((Cop)(Inst(d_31_26))))(_trgt(16))(_sens(31(d_31_26))))))
			(line__112(_arch 1 0 112(_assignment (_alias((Funct)(Inst(d_5_0))))(_trgt(17))(_sens(31(d_5_0))))))
			(line__113(_arch 2 0 113(_assignment (_trgt(32))(_sens(24(d_31_28))(31(d_25_0))))))
			(line__129(_arch 3 0 129(_assignment (_alias((MI_ADDR)(Inst_Addr(d_13_2))))(_trgt(12))(_sens(24(d_13_2))))))
			(line__130(_arch 4 0 130(_assignment (_alias((MD_ADDR)(ALU_Rst(d_11_0))))(_trgt(13))(_sens(23(d_11_0))))))
			(line__131(_arch 5 0 131(_assignment (_alias((MD_WD)(Reg_2)))(_trgt(14))(_sens(20)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
	)
	(_model . estrutural 6 -1)
)
I 000050 55 9958          1499229866700 Debugural
(_unit VHDL (fd_debug 0 4(debugural 0 33))
	(_version vd0)
	(_time 1499229866701 2017.07.05 01:44:26)
	(_source (\./../src/fd_debug.vhd\))
	(_parameters tan)
	(_code 9693939994c294809b9083ccc59193909190909092)
	(_ent
		(_time 1499229524001)
	)
	(_comp
		(Mdado
			(_object
				(_port (_int CLK -1 0 36(_ent (_in))))
				(_port (_int Menable -1 0 36(_ent (_in))))
				(_port (_int rw -1 0 36(_ent (_in))))
				(_port (_int Addr 5 0 37(_ent (_in))))
				(_port (_int WriteData 6 0 38(_ent (_in))))
				(_port (_int ReadData 6 0 39(_ent (_out))))
			)
		)
		(Minst
			(_object
				(_port (_int ReadAddr 10 0 60(_ent (_in))))
				(_port (_int Inst 11 0 61(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port (_int ALUop 7 0 43(_ent (_in))))
				(_port (_int a 8 0 44(_ent (_in))))
				(_port (_int b 8 0 45(_ent (_in))))
				(_port (_int zero -1 0 46(_ent (_out))))
				(_port (_int ALUrst 8 0 47(_ent (_out))))
			)
		)
		(Add_32
			(_object
				(_port (_int E1 9 0 52(_ent (_in))))
				(_port (_int E2 9 0 53(_ent (_in))))
				(_port (_int S 9 0 54(_ent (_out))))
			)
		)
		(Mux_4x1_32b
			(_object
				(_port (_int E1 15 0 83(_ent (_in))))
				(_port (_int E2 15 0 83(_ent (_in))))
				(_port (_int E3 15 0 83(_ent (_in))))
				(_port (_int E4 15 0 83(_ent (_in))))
				(_port (_int sel 16 0 84(_ent (_in))))
				(_port (_int S 15 0 85(_ent (_out))))
			)
		)
		(Mux_2x1_32b
			(_object
				(_port (_int E1 14 0 77(_ent (_in))))
				(_port (_int E2 14 0 77(_ent (_in))))
				(_port (_int sel -1 0 78(_ent (_in))))
				(_port (_int S 14 0 79(_ent (_out))))
			)
		)
		(Mux_4x1_5b
			(_object
				(_port (_int E0 12 0 67(_ent (_in))))
				(_port (_int E1 12 0 68(_ent (_in))))
				(_port (_int E2 12 0 69(_ent (_in))))
				(_port (_int E3 12 0 70(_ent (_in))))
				(_port (_int sel 13 0 71(_ent (_in))))
				(_port (_int S 12 0 72(_ent (_out))))
			)
		)
		(Reg_32
			(_object
				(_port (_int CLK -1 0 90(_ent (_in))))
				(_port (_int ce -1 0 90(_ent (_in))))
				(_port (_int reset -1 0 90(_ent (_in))))
				(_port (_int E 17 0 91(_ent (_in))))
				(_port (_int S 17 0 92(_ent (_out))))
			)
		)
		(Sign_Extend
			(_object
				(_port (_int Entrada 19 0 103(_ent (_in))))
				(_port (_int Saida 20 0 104(_ent (_out))))
			)
		)
		(Shift_Left_2
			(_object
				(_port (_int E 18 0 97(_ent (_in))))
				(_port (_int S 18 0 98(_ent (_out))))
			)
		)
		(RegFile
			(_object
				(_port (_int Reset -1 0 110(_ent (_in))))
				(_port (_int Clk -1 0 111(_ent (_in))))
				(_port (_int RegWrite -1 0 112(_ent (_in))))
				(_port (_int ReadReg1 21 0 113(_ent (_in))))
				(_port (_int ReadReg2 21 0 114(_ent (_in))))
				(_port (_int WriteReg 21 0 115(_ent (_in))))
				(_port (_int WriteData 22 0 116(_ent (_in))))
				(_port (_int ReadData1 22 0 117(_ent (_out))))
				(_port (_int ReadData2 22 0 118(_ent (_out))))
			)
		)
	)
	(_inst MD 0 130(_comp Mdado)
		(_port
			((CLK)(clk))
			((Menable)(Menable))
			((rw)(rw))
			((Addr)(ALU_Rst(d_11_0)))
			((WriteData)(Reg_2))
			((ReadData)(MD_Out))
		)
		(_use (_ent . Mdado)
		)
	)
	(_inst MI 0 131(_comp Minst)
		(_port
			((ReadAddr)(Inst_Addr(d_13_2)))
			((Inst)(MI_Out))
		)
		(_use (_ent . Minst)
		)
	)
	(_inst ALU1 0 132(_comp ALU)
		(_port
			((ALUop)(ALUop))
			((a)(Reg_1))
			((b)(B))
			((zero)(Zero))
			((ALUrst)(ALU_Rst))
		)
		(_use (_ent . ALU)
		)
	)
	(_inst Add1 0 133(_comp Add_32)
		(_port
			((E1)(Inst_Addr))
			((E2)(_string \"00000000000000000000000000000100"\))
			((S)(PC_Incr))
		)
		(_use (_ent . Add_32)
			(_port
				((E1)(E1))
				((E2)(E2))
				((S)(S))
			)
		)
	)
	(_inst Add2 0 134(_comp Add_32)
		(_port
			((E1)(PC_Incr))
			((E2)(Displacement))
			((S)(PC_Branch))
		)
		(_use (_ent . Add_32)
		)
	)
	(_inst Mux1 0 135(_comp Mux_4x1_32b)
		(_port
			((E1)(PC_Incr))
			((E2)(PC_JMP))
			((E3)(PC_Branch))
			((E4)(Reg_1))
			((sel)(Branch))
			((S)(Nxt_Addr))
		)
		(_use (_ent . Mux_4x1_32b)
		)
	)
	(_inst Mux2 0 136(_comp Mux_2x1_32b)
		(_port
			((E1)(Reg_2))
			((E2)(Imed))
			((sel)(ALUSrc))
			((S)(B))
		)
		(_use (_ent . Mux_2x1_32b)
		)
	)
	(_inst Mux3 0 137(_comp Mux_4x1_32b)
		(_port
			((E1)(ALU_Rst))
			((E2)(MD_Out))
			((E3)(PC_Incr))
			((E4)(_string \"00000000000000000000000000000000"\))
			((sel)(MemtoReg))
			((S)(Write_Data))
		)
		(_use (_ent . Mux_4x1_32b)
			(_port
				((E1)(E1))
				((E2)(E2))
				((E3)(E3))
				((E4)(E4))
				((sel)(sel))
				((S)(S))
			)
		)
	)
	(_inst Mux4 0 138(_comp Mux_4x1_5b)
		(_port
			((E0)(Inst(d_20_16)))
			((E1)(Inst(d_15_11)))
			((E2)(_string \"00111"\))
			((E3)(_string \"10000"\))
			((sel)(RegDest))
			((S)(Write_Reg))
		)
		(_use (_implicit)
			(_port
				((E0)(E0))
				((E1)(E1))
				((E2)(E2))
				((E3)(E3))
				((sel)(sel))
				((S)(S))
			)
		)
	)
	(_inst PC 0 139(_comp Reg_32)
		(_port
			((CLK)(clk))
			((ce)(ce_pc))
			((reset)(Reset))
			((E)(Nxt_Addr))
			((S)(Inst_Addr))
		)
		(_use (_ent . Reg_32)
		)
	)
	(_inst RI 0 140(_comp Reg_32)
		(_port
			((CLK)(clk))
			((ce)(ce_ri))
			((reset)(Reset))
			((E)(MI_Out))
			((S)(Inst))
		)
		(_use (_ent . Reg_32)
		)
	)
	(_inst Sign_Ext 0 141(_comp Sign_Extend)
		(_port
			((Entrada)(Inst(d_15_0)))
			((Saida)(Imed))
		)
		(_use (_ent . Sign_Extend)
		)
	)
	(_inst SL2 0 142(_comp Shift_Left_2)
		(_port
			((E)(Imed))
			((S)(Displacement))
		)
		(_use (_ent . Shift_Left_2)
		)
	)
	(_inst SL2_2 0 143(_comp Shift_Left_2)
		(_port
			((E)(JMP_Addr))
			((S)(PC_JMP))
		)
		(_use (_ent . Shift_Left_2)
		)
	)
	(_inst Reg_File 0 144(_comp RegFile)
		(_port
			((Reset)(Reset))
			((Clk)(clk))
			((RegWrite)(RegWrite))
			((ReadReg1)(Inst(d_25_21)))
			((ReadReg2)(Inst(d_20_16)))
			((WriteReg)(Write_Reg))
			((WriteData)(Write_Data))
			((ReadData1)(Reg_1))
			((ReadData2)(Reg_2))
		)
		(_use (_ent . RegFile)
		)
	)
	(_object
		(_port (_int Reset -1 0 6(_ent(_in))))
		(_port (_int clk -1 0 7(_ent(_in))))
		(_port (_int menable -1 0 8(_ent(_in))))
		(_port (_int rw -1 0 9(_ent(_in))))
		(_port (_int ce_ri -1 0 10(_ent(_in))))
		(_port (_int ce_pc -1 0 11(_ent(_in))))
		(_port (_int RegWrite -1 0 12(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -1 ((_dto i 1 i 0)))))
		(_port (_int RegDest 0 0 13(_ent(_in))))
		(_port (_int ALUSrc -1 0 14(_ent(_in))))
		(_port (_int MemtoReg 0 0 15(_ent(_in))))
		(_port (_int Branch 0 0 16(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 17(_array -1 ((_dto i 3 i 0)))))
		(_port (_int ALUop 1 0 17(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 19(_array -1 ((_dto i 4 i 0)))))
		(_port (_int Write_Reg 2 0 19(_ent(_buffer))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 20(_array -1 ((_dto i 31 i 0)))))
		(_port (_int Reg_1 3 0 20(_ent(_buffer))))
		(_port (_int Reg_2 3 0 20(_ent(_buffer))))
		(_port (_int Write_Data 3 0 20(_ent(_buffer))))
		(_port (_int B 3 0 21(_ent(_buffer))))
		(_port (_int ALU_Rst 3 0 21(_ent(_buffer))))
		(_port (_int Inst_Addr 3 0 22(_ent(_buffer))))
		(_port (_int Nxt_Addr 3 0 22(_ent(_buffer))))
		(_port (_int PC_Incr 3 0 22(_ent(_buffer))))
		(_port (_int PC_Branch 3 0 22(_ent(_buffer))))
		(_port (_int PC_JMP 3 0 22(_ent(_buffer))))
		(_port (_int Imed 3 0 23(_ent(_buffer))))
		(_port (_int Displacement 3 0 23(_ent(_buffer))))
		(_port (_int MI_Out 3 0 24(_ent(_buffer))))
		(_port (_int Inst 3 0 24(_ent(_buffer))))
		(_port (_int JMP_Addr 3 0 24(_ent(_buffer))))
		(_port (_int MD_Out 3 0 25(_ent(_buffer))))
		(_port (_int Zero -1 0 27(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 28(_array -1 ((_dto i 5 i 0)))))
		(_port (_int Cop 4 0 28(_ent(_out))))
		(_port (_int Funct 4 0 29(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 37(_array -1 ((_dto i 11 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 38(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 43(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 44(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 52(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~136 0 60(_array -1 ((_dto i 11 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 61(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 67(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 71(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 77(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 83(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 84(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~1316 0 91(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~1318 0 97(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 103(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 104(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1322 0 113(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~1324 0 116(_array -1 ((_dto i 31 i 0)))))
		(_prcs
			(line__124(_arch 0 0 124(_assignment (_alias((Cop)(Inst(d_31_26))))(_trgt(30))(_sens(26(d_31_26))))))
			(line__125(_arch 1 0 125(_assignment (_alias((Funct)(Inst(d_5_0))))(_trgt(31))(_sens(26(d_5_0))))))
			(line__126(_arch 2 0 126(_assignment (_trgt(27))(_sens(18(d_31_28))(26(d_25_0))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
	)
	(_model . Debugural 3 -1)
)
I 000062 55 5895          1499229866726 UCP_CarimboEstrutural
(_unit VHDL (ucp_carimbo 0 4(ucp_carimboestrutural 0 37))
	(_version vd0)
	(_time 1499229866727 2017.07.05 01:44:26)
	(_source (\./../src/ucp_carimbo.vhd\))
	(_parameters tan)
	(_code b5b1b3e1b3e3e1a0e5b3a6efe5b2b7b3bcb3e1b3b7)
	(_ent
		(_time 1499229523707)
	)
	(_comp
		(Carimbo_UC
			(_object
				(_port (_int CLK -1 0 40(_ent (_in))))
				(_port (_int Reset -1 0 41(_ent (_in))))
				(_port (_int HitD -1 0 42(_ent (_in))))
				(_port (_int HitI -1 0 43(_ent (_in))))
				(_port (_int Zero -1 0 44(_ent (_in))))
				(_port (_int Start -1 0 45(_ent (_in))))
				(_port (_int Funct 5 0 46(_ent (_in))))
				(_port (_int Cop 5 0 47(_ent (_in))))
				(_port (_int rw -1 0 48(_ent (_out))))
				(_port (_int menableD -1 0 49(_ent (_out))))
				(_port (_int menableI -1 0 50(_ent (_out))))
				(_port (_int ce_ri -1 0 51(_ent (_out))))
				(_port (_int ce_pc -1 0 52(_ent (_out))))
				(_port (_int RegWrite -1 0 53(_ent (_out))))
				(_port (_int RegDest 6 0 54(_ent (_out))))
				(_port (_int ALUSrc -1 0 55(_ent (_out))))
				(_port (_int MemtoReg 6 0 56(_ent (_out))))
				(_port (_int Branch 6 0 57(_ent (_out))))
				(_port (_int ALUop 7 0 58(_ent (_out))))
			)
		)
		(FD_Estrut
			(_object
				(_port (_int Reset -1 0 64(_ent (_in))))
				(_port (_int clk -1 0 65(_ent (_in))))
				(_port (_int ce_ri -1 0 66(_ent (_in))))
				(_port (_int ce_pc -1 0 67(_ent (_in))))
				(_port (_int RegWrite -1 0 68(_ent (_in))))
				(_port (_int RegDest 8 0 69(_ent (_in))))
				(_port (_int ALUSrc -1 0 70(_ent (_in))))
				(_port (_int MemtoReg 8 0 71(_ent (_in))))
				(_port (_int Branch 8 0 72(_ent (_in))))
				(_port (_int ALUop 9 0 73(_ent (_in))))
				(_port (_int MI_Dado 10 0 74(_ent (_in))))
				(_port (_int MD_Dado 10 0 75(_ent (_in))))
				(_port (_int MI_ADDR 11 0 76(_ent (_out))))
				(_port (_int MD_ADDR 11 0 77(_ent (_out))))
				(_port (_int MD_WD 10 0 78(_ent (_out))))
				(_port (_int Zero -1 0 79(_ent (_out))))
				(_port (_int Cop 12 0 80(_ent (_out))))
				(_port (_int Funct 12 0 81(_ent (_out))))
			)
		)
	)
	(_inst UC 0 90(_comp Carimbo_UC)
		(_port
			((CLK)(clk))
			((Reset)(reset))
			((HitD)(HitD))
			((HitI)(HitI))
			((Zero)(Zero))
			((Start)(start))
			((Funct)(COPExt))
			((Cop)(COP))
			((rw)(RWM))
			((menableD)(MEND))
			((menableI)(MENI))
			((ce_ri)(ce_ri))
			((ce_pc)(ce_pc))
			((RegWrite)(RegWrite))
			((RegDest)(RegDest))
			((ALUSrc)(ALUSrc))
			((MemtoReg)(MemtoReg))
			((Branch)(Branch))
			((ALUop)(ALUop))
		)
		(_use (_ent . Carimbo_UC)
		)
	)
	(_inst FD 0 91(_comp FD_Estrut)
		(_port
			((Reset)(reset))
			((clk)(clk))
			((ce_ri)(ce_ri))
			((ce_pc)(ce_pc))
			((RegWrite)(RegWrite))
			((RegDest)(RegDest))
			((ALUSrc)(ALUSrc))
			((MemtoReg)(MemtoReg))
			((Branch)(Branch))
			((ALUop)(ALUop))
			((MI_Dado)(MI_Dado))
			((MD_Dado)(MD_Dado))
			((MI_ADDR)(MI_ADDR))
			((MD_ADDR)(MD_ADDR))
			((MD_WD)(MD_WD))
			((Zero)(Zero))
			((Cop)(COP))
			((Funct)(COPExt))
		)
		(_use (_ent . FD_Estrut)
		)
	)
	(_object
		(_port (_int reset -1 0 6(_ent(_in))))
		(_port (_int clk -1 0 7(_ent(_in))))
		(_port (_int HitD -1 0 8(_ent(_in))))
		(_port (_int HitI -1 0 9(_ent(_in))))
		(_port (_int start -1 0 10(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 12(_array -1 ((_dto i 31 i 0)))))
		(_port (_int MI_Dado 0 0 12(_ent(_in))))
		(_port (_int MD_Dado 0 0 13(_ent(_in))))
		(_port (_int zero -1 0 15(_ent(_buffer))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 16(_array -1 ((_dto i 5 i 0)))))
		(_port (_int COP 1 0 16(_ent(_buffer))))
		(_port (_int COPExt 1 0 17(_ent(_buffer))))
		(_port (_int ce_ri -1 0 19(_ent(_buffer))))
		(_port (_int ce_pc -1 0 20(_ent(_buffer))))
		(_port (_int RegWrite -1 0 21(_ent(_buffer))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 22(_array -1 ((_dto i 1 i 0)))))
		(_port (_int RegDest 2 0 22(_ent(_buffer))))
		(_port (_int ALUSrc -1 0 23(_ent(_buffer))))
		(_port (_int MemtoReg 2 0 24(_ent(_buffer))))
		(_port (_int Branch 2 0 25(_ent(_buffer))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 26(_array -1 ((_dto i 3 i 0)))))
		(_port (_int ALUop 3 0 26(_ent(_buffer))))
		(_port (_int menableD -1 0 28(_ent(_out))))
		(_port (_int menableI -1 0 29(_ent(_out))))
		(_port (_int rw -1 0 30(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 31(_array -1 ((_dto i 11 i 0)))))
		(_port (_int MI_ADDR 4 0 31(_ent(_out))))
		(_port (_int MD_ADDR 4 0 32(_ent(_out))))
		(_port (_int MD_WD 0 0 33(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 46(_array -1 ((_dto i 5 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 54(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 58(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~132 0 69(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 73(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 74(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 76(_array -1 ((_dto i 11 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~136 0 80(_array -1 ((_dto i 5 i 0)))))
		(_sig (_int MEND -1 0 85(_arch(_uni))))
		(_sig (_int MENI -1 0 86(_arch(_uni))))
		(_sig (_int RWM -1 0 87(_arch(_uni))))
		(_prcs
			(line__93(_arch 0 0 93(_assignment (_alias((menableD)(MEND)))(_simpleassign BUF)(_trgt(18))(_sens(24)))))
			(line__94(_arch 1 0 94(_assignment (_alias((menableI)(MENI)))(_simpleassign BUF)(_trgt(19))(_sens(25)))))
			(line__95(_arch 2 0 95(_assignment (_alias((rw)(RWM)))(_simpleassign BUF)(_trgt(20))(_sens(26)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . UCP_CarimboEstrutural 3 -1)
)
I 000057 55 3630          1499229866750 UCPCarimboTBArch
(_unit VHDL (ucpcarimbotb 0 4(ucpcarimbotbarch 0 7))
	(_version vd0)
	(_time 1499229866751 2017.07.05 01:44:26)
	(_source (\./../src/ucp_carimbotb.vhd\))
	(_parameters tan)
	(_code c5c1c390c39391d39096d49e96c3ccc391c3c7c393)
	(_ent
		(_time 1499229524079)
	)
	(_comp
		(UCP_Carimbo
			(_object
				(_port (_int reset -1 0 10(_ent (_in))))
				(_port (_int clk -1 0 11(_ent (_in))))
				(_port (_int HitD -1 0 12(_ent (_in))))
				(_port (_int HitI -1 0 13(_ent (_in))))
				(_port (_int start -1 0 14(_ent (_in))))
				(_port (_int zero -1 0 16(_ent (_buffer))))
				(_port (_int COP 0 0 17(_ent (_buffer))))
				(_port (_int COPExt 0 0 18(_ent (_buffer))))
				(_port (_int menable -1 0 20(_ent (_buffer))))
				(_port (_int rw -1 0 21(_ent (_buffer))))
				(_port (_int ce_ri -1 0 22(_ent (_buffer))))
				(_port (_int ce_pc -1 0 23(_ent (_buffer))))
				(_port (_int RegWrite -1 0 24(_ent (_buffer))))
				(_port (_int RegDest 1 0 25(_ent (_buffer))))
				(_port (_int ALUSrc -1 0 26(_ent (_buffer))))
				(_port (_int MemtoReg 1 0 27(_ent (_buffer))))
				(_port (_int Branch 1 0 28(_ent (_buffer))))
				(_port (_int ALUop 2 0 29(_ent (_buffer))))
			)
		)
	)
	(_inst UCPC 0 55(_comp UCP_Carimbo)
		(_port
			((reset)(reset))
			((clk)(clk))
			((HitD)(HitD))
			((HitI)(HitI))
			((start)(start))
			((zero)(zero))
			((COP)(COP))
			((COPExt)(Funct))
			((menable)(menable))
			((rw)(rw))
			((ce_ri)(ce_ri))
			((ce_pc)(ce_pc))
			((RegWrite)(RegWrite))
			((RegDest)(RegDest))
			((ALUSrc)(ALUSrc))
			((MemtoReg)(MemtoReg))
			((Branch)(Branch))
			((ALUop)(ALUop))
		)
		(_use (_implicit)
			(_port
				((reset)(reset))
				((clk)(clk))
				((HitD)(HitD))
				((HitI)(HitI))
				((start)(start))
				((zero)(zero))
				((COP)(COP))
				((COPExt)(COPExt))
				((menable)(menable))
				((rw)(rw))
				((ce_ri)(ce_ri))
				((ce_pc)(ce_pc))
				((RegWrite)(RegWrite))
				((RegDest)(RegDest))
				((ALUSrc)(ALUSrc))
				((MemtoReg)(MemtoReg))
				((Branch)(Branch))
				((ALUop)(ALUop))
			)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 17(_array -1 ((_dto i 5 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 25(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 29(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int reset -1 0 32(_arch(_uni))))
		(_sig (_int clk -1 0 33(_arch(_uni))))
		(_sig (_int HitD -1 0 34(_arch(_uni))))
		(_sig (_int HitI -1 0 35(_arch(_uni))))
		(_sig (_int zero -1 0 37(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 38(_array -1 ((_dto i 5 i 0)))))
		(_sig (_int COP 3 0 38(_arch(_uni))))
		(_sig (_int Funct 3 0 39(_arch(_uni))))
		(_sig (_int menable -1 0 41(_arch(_uni))))
		(_sig (_int rw -1 0 42(_arch(_uni))))
		(_sig (_int ce_ri -1 0 43(_arch(_uni))))
		(_sig (_int ce_pc -1 0 44(_arch(_uni))))
		(_sig (_int RegWrite -1 0 45(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 46(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int RegDest 4 0 46(_arch(_uni))))
		(_sig (_int ALUSrc -1 0 47(_arch(_uni))))
		(_sig (_int MemtoReg 4 0 48(_arch(_uni))))
		(_sig (_int Branch 4 0 49(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 50(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int ALUop 5 0 50(_arch(_uni))))
		(_sig (_int start -1 0 52(_arch(_uni))))
		(_prcs
			(line__56(_arch 0 0 56(_prcs (_wait_for)(_trgt(0)(1)(2)(3)(17)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . UCPCarimboTBArch 1 -1)
)
I 000055 55 5457          1499229866797 comportamental
(_unit VHDL (fd_tb 0 4(comportamental 0 7))
	(_version vd0)
	(_time 1499229866798 2017.07.05 01:44:26)
	(_source (\./../src/fd_tstb.vhd\))
	(_parameters tan)
	(_code f4f1f1a4f4a0f6e3f0f3f2a1e2aea1f1a2f3f0f2f6f2f2)
	(_ent
		(_time 1499229524311)
	)
	(_comp
		(FD_Debug
			(_object
				(_port (_int Reset -1 0 11(_ent (_in))))
				(_port (_int clk -1 0 12(_ent (_in))))
				(_port (_int menable -1 0 13(_ent (_in))))
				(_port (_int rw -1 0 14(_ent (_in))))
				(_port (_int ce_ri -1 0 15(_ent (_in))))
				(_port (_int ce_pc -1 0 16(_ent (_in))))
				(_port (_int RegWrite -1 0 17(_ent (_in))))
				(_port (_int RegDest 0 0 18(_ent (_in))))
				(_port (_int ALUSrc -1 0 19(_ent (_in))))
				(_port (_int MemtoReg 0 0 20(_ent (_in))))
				(_port (_int Branch 0 0 21(_ent (_in))))
				(_port (_int ALUop 1 0 22(_ent (_in))))
				(_port (_int Write_Reg 2 0 24(_ent (_buffer))))
				(_port (_int Reg_1 3 0 25(_ent (_buffer))))
				(_port (_int Reg_2 3 0 25(_ent (_buffer))))
				(_port (_int Write_Data 3 0 25(_ent (_buffer))))
				(_port (_int B 3 0 26(_ent (_buffer))))
				(_port (_int ALU_Rst 3 0 26(_ent (_buffer))))
				(_port (_int Inst_Addr 3 0 27(_ent (_buffer))))
				(_port (_int Nxt_Addr 3 0 27(_ent (_buffer))))
				(_port (_int PC_Incr 3 0 27(_ent (_buffer))))
				(_port (_int PC_Branch 3 0 27(_ent (_buffer))))
				(_port (_int PC_JMP 3 0 27(_ent (_buffer))))
				(_port (_int Imed 3 0 28(_ent (_buffer))))
				(_port (_int Displacement 3 0 28(_ent (_buffer))))
				(_port (_int MI_Out 3 0 29(_ent (_buffer))))
				(_port (_int Inst 3 0 29(_ent (_buffer))))
				(_port (_int JMP_Addr 3 0 29(_ent (_buffer))))
				(_port (_int MD_Out 3 0 30(_ent (_buffer))))
				(_port (_int Zero -1 0 32(_ent (_out))))
				(_port (_int Cop 4 0 33(_ent (_out))))
				(_port (_int Funct 4 0 34(_ent (_out))))
			)
		)
	)
	(_inst M1 0 64(_comp FD_Debug)
		(_port
			((Reset)(Reset))
			((clk)(clk))
			((menable)(menable))
			((rw)(rw))
			((ce_ri)(ce_ri))
			((ce_pc)(ce_pc))
			((RegWrite)(RegWrite))
			((RegDest)(RegDest))
			((ALUSrc)(ALUSrc))
			((MemtoReg)(MemtoReg))
			((Branch)(Branch))
			((ALUop)(ALUop))
			((Write_Reg)(Write_Reg))
			((Reg_1)(Reg_1))
			((Reg_2)(Reg_2))
			((Write_Data)(Write_Data))
			((B)(B))
			((ALU_Rst)(ALU_Rst))
			((Inst_Addr)(Inst_Addr))
			((Nxt_Addr)(Nxt_Addr))
			((PC_Incr)(PC_Incr))
			((PC_Branch)(PC_Branch))
			((PC_JMP)(PC_JMP))
			((Imed)(Imed))
			((Displacement)(Displacement))
			((MI_Out)(MI_Out))
			((Inst)(Inst))
			((JMP_Addr)(JMP_Addr))
			((MD_Out)(MD_Out))
			((Zero)(Zero))
			((Cop)(Cop))
			((Funct)(Funct))
		)
		(_use (_ent . FD_Debug)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 18(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 22(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 24(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 25(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 33(_array -1 ((_dto i 5 i 0)))))
		(_sig (_int Reset -1 0 38(_arch(_uni((i 2))))))
		(_sig (_int clk -1 0 39(_arch(_uni((i 2))))))
		(_sig (_int menable -1 0 40(_arch(_uni((i 2))))))
		(_sig (_int rw -1 0 41(_arch(_uni((i 2))))))
		(_sig (_int ce_ri -1 0 42(_arch(_uni((i 2))))))
		(_sig (_int ce_pc -1 0 43(_arch(_uni((i 2))))))
		(_sig (_int RegWrite -1 0 44(_arch(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~132 0 45(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int RegDest 5 0 45(_arch(_uni(_string \"00"\)))))
		(_sig (_int ALUSrc -1 0 46(_arch(_uni((i 2))))))
		(_sig (_int MemtoReg 5 0 47(_arch(_uni((_others(i 2)))))))
		(_sig (_int Branch 5 0 48(_arch(_uni((_others(i 2)))))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 49(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int ALUop 6 0 49(_arch(_uni((_others(i 2)))))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~136 0 51(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int Write_Reg 7 0 51(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 52(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int Reg_1 8 0 52(_arch(_uni))))
		(_sig (_int Reg_2 8 0 52(_arch(_uni))))
		(_sig (_int Write_Data 8 0 52(_arch(_uni))))
		(_sig (_int B 8 0 53(_arch(_uni))))
		(_sig (_int ALU_Rst 8 0 53(_arch(_uni))))
		(_sig (_int Inst_Addr 8 0 54(_arch(_uni))))
		(_sig (_int Nxt_Addr 8 0 54(_arch(_uni))))
		(_sig (_int PC_Incr 8 0 54(_arch(_uni))))
		(_sig (_int PC_Branch 8 0 54(_arch(_uni))))
		(_sig (_int PC_JMP 8 0 54(_arch(_uni))))
		(_sig (_int Imed 8 0 55(_arch(_uni))))
		(_sig (_int Displacement 8 0 55(_arch(_uni))))
		(_sig (_int MI_Out 8 0 56(_arch(_uni))))
		(_sig (_int Inst 8 0 56(_arch(_uni))))
		(_sig (_int JMP_Addr 8 0 56(_arch(_uni))))
		(_sig (_int MD_Out 8 0 57(_arch(_uni))))
		(_sig (_int Zero -1 0 59(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~1310 0 60(_array -1 ((_dto i 5 i 0)))))
		(_sig (_int Cop 9 0 60(_arch(_uni))))
		(_sig (_int Funct 9 0 61(_arch(_uni))))
		(_prcs
			(line__65(_arch 0 0 65(_prcs (_wait_for)(_trgt(0)(1)(2)(3)(4)(5)(6)(7)(8)(9)(10)(11)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_static
		(770)
		(514)
		(33686274)
		(33686018)
		(50463490)
		(50463234)
		(515)
		(771)
	)
	(_model . comportamental 1 -1)
)
I 000051 55 9958          1499229866833 estrutural
(_unit VHDL (hierarq_estrut 0 4(estrutural 0 20))
	(_version vd0)
	(_time 1499229866834 2017.07.05 01:44:26)
	(_source (\./../src/hierarq_mem.vhd\))
	(_parameters tan)
	(_code 23262f272974723428733278702422267525262420)
	(_ent
		(_time 1499229524853)
	)
	(_comp
		(Cache_Inst
			(_object
				(_gen (_int Tacesso -2 0 47(_ent((ns 4617315517961601024)))))
				(_port (_int menable -1 0 50(_ent (_in))))
				(_port (_int Ender 6 0 51(_ent (_in))))
				(_port (_int Dados_from_mem 7 0 52(_ent (_in))))
				(_port (_int W -1 0 53(_ent (_in))))
				(_port (_int Dados_cache 8 0 54(_ent (_out))))
				(_port (_int Hit -1 0 55(_ent (_out))))
				(_port (_int ReadyMI -1 0 56(_ent (_out))))
			)
		)
		(UC_CACHEI
			(_object
				(_port (_int CLK -1 0 81(_ent (_in))))
				(_port (_int HitI -1 0 82(_ent (_in))))
				(_port (_int MenableProc -1 0 83(_ent (_in))))
				(_port (_int ReadyMI -1 0 84(_ent (_in))))
				(_port (_int ReadyMEM -1 0 85(_ent (_in))))
				(_port (_int MenableI -1 0 86(_ent (_out))))
				(_port (_int RWI -1 0 87(_ent (_out))))
				(_port (_int MenableMem -1 0 88(_ent (_out))))
				(_port (_int ReadyIProc -1 0 89(_ent (_out))))
			)
		)
		(Cache_dados
			(_object
				(_gen (_int Tacesso -2 0 26(_ent((ns 4617315517961601024)))))
				(_port (_int menable -1 0 29(_ent (_in))))
				(_port (_int OvfI -1 0 30(_ent (_in))))
				(_port (_int RW -1 0 31(_ent (_in))))
				(_port (_int RW_mem -1 0 32(_ent (_in))))
				(_port (_int Ender 3 0 33(_ent (_in))))
				(_port (_int Dados_entrada 4 0 34(_ent (_in))))
				(_port (_int Dados_mem 5 0 35(_ent (_in))))
				(_port (_int Dados_buffer 5 0 36(_ent (_out))))
				(_port (_int Ender_buffer 3 0 37(_ent (_out))))
				(_port (_int Dados_saida 4 0 38(_ent (_out))))
				(_port (_int Hit -1 0 39(_ent (_out))))
				(_port (_int OvfO -1 0 40(_ent (_out))))
				(_port (_int ReadyMD -1 0 41(_ent (_out))))
			)
		)
		(UC_CACHED
			(_object
				(_port (_int CLK -1 0 95(_ent (_in))))
				(_port (_int HitD -1 0 96(_ent (_in))))
				(_port (_int RWDP -1 0 97(_ent (_in))))
				(_port (_int MenableDProc -1 0 98(_ent (_in))))
				(_port (_int ReadyMD -1 0 99(_ent (_in))))
				(_port (_int OvfO -1 0 100(_ent (_in))))
				(_port (_int ReadyMEM -1 0 101(_ent (_in))))
				(_port (_int RWD -1 0 102(_ent (_out))))
				(_port (_int MenableD -1 0 103(_ent (_out))))
				(_port (_int ReadyDProc -1 0 104(_ent (_out))))
				(_port (_int RWDM -1 0 105(_ent (_out))))
				(_port (_int RWM -1 0 106(_ent (_out))))
				(_port (_int OvfI -1 0 107(_ent (_out))))
				(_port (_int MenableMEM -1 0 108(_ent (_out))))
			)
		)
		(Mp
			(_object
				(_gen (_int BE -3 0 62(_ent((i 16)))))
				(_gen (_int BP -3 0 63(_ent((i 32)))))
				(_gen (_int Tz -2 0 64(_ent((ns 4609434218613702656)))))
				(_gen (_int Twrite -2 0 65(_ent((ns 4636737291354636288)))))
				(_gen (_int Tsetup -2 0 66(_ent((ns 4607182418800017408)))))
				(_gen (_int Tread -2 0 67(_ent((ns 4636737291354636288)))))
				(_port (_int enable -1 0 70(_ent (_in))))
				(_port (_int rw -1 0 71(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~13 0 72(_array -1 ((_dto c 2 i 0)))))
				(_port (_int ender 16 0 72(_ent (_in))))
				(_port (_int dado 9 0 73(_ent (_in))))
				(_port (_int pronto -1 0 74(_ent (_out))))
				(_port (_int dadoOut 9 0 75(_ent (_out))))
			)
		)
		(UC_MP
			(_object
				(_port (_int CLK -1 0 114(_ent (_in))))
				(_port (_int MenableD -1 0 115(_ent (_in))))
				(_port (_int MenableI -1 0 116(_ent (_in))))
				(_port (_int OvfO -1 0 117(_ent (_in))))
				(_port (_int Sel 10 0 118(_ent (_out))))
			)
		)
		(Mux_2x1_1b
			(_object
				(_port (_int E0 -1 0 134(_ent (_in))))
				(_port (_int E1 -1 0 134(_ent (_in))))
				(_port (_int sel -1 0 135(_ent (_in))))
				(_port (_int S -1 0 136(_ent (_out))))
			)
		)
		(Mux_4x1_16b
			(_object
				(_port (_int E0 11 0 124(_ent (_in))))
				(_port (_int E1 11 0 125(_ent (_in))))
				(_port (_int E2 11 0 126(_ent (_in))))
				(_port (_int E3 11 0 127(_ent (_in))))
				(_port (_int sel 12 0 128(_ent (_in))))
				(_port (_int S 11 0 129(_ent (_out))))
			)
		)
	)
	(_inst CI 0 150(_comp Cache_Inst)
		(_port
			((menable)(MeI))
			((Ender)(EnderI))
			((Dados_from_mem)(DadosMem))
			((W)(RWI))
			((Dados_cache)(DadosOutI))
			((Hit)(HitI))
			((ReadyMI)(RdCI))
		)
		(_use (_ent . Cache_Inst)
		)
	)
	(_inst UCI 0 151(_comp UC_CACHEI)
		(_port
			((CLK)(CLK))
			((HitI)(HitI))
			((MenableProc)(MenablePI))
			((ReadyMI)(RdCI))
			((ReadyMEM)(RdM))
			((MenableI)(MeI))
			((RWI)(RWI))
			((MenableMem)(MeMI))
			((ReadyIProc)(ReadyI))
		)
		(_use (_ent . UC_CACHEI)
		)
	)
	(_inst CD 0 152(_comp Cache_dados)
		(_port
			((menable)(MeD))
			((OvfI)(OvfI))
			((RW)(RWD))
			((RW_mem)(RWD_M))
			((Ender)(EnderD))
			((Dados_entrada)(DadosInD))
			((Dados_mem)(DadosMem))
			((Dados_buffer)(DadosBuffer))
			((Ender_buffer)(EnderBuffer))
			((Dados_saida)(DadosOutD))
			((Hit)(HitD))
			((OvfO)(OvfO))
			((ReadyMD)(RdCD))
		)
		(_use (_ent . Cache_dados)
		)
	)
	(_inst UCD 0 153(_comp UC_CACHED)
		(_port
			((CLK)(CLK))
			((HitD)(HitD))
			((RWDP)(RWDP))
			((MenableDProc)(MenablePD))
			((ReadyMD)(RdCD))
			((OvfO)(OvfO))
			((ReadyMEM)(RdM))
			((RWD)(RWD))
			((MenableD)(MeD))
			((ReadyDProc)(ReadyD))
			((RWDM)(RWD_M))
			((RWM)(RWM))
			((OvfI)(OvfI))
			((MenableMEM)(MeMD))
		)
		(_use (_ent . UC_CACHED)
		)
	)
	(_inst M_p 0 154(_comp Mp)
		(_port
			((enable)(MeM))
			((rw)(RWM))
			((ender)(EnderM))
			((dado)(DadosBuffer))
			((pronto)(RdM))
			((dadoOut)(DadosMem))
		)
		(_use (_ent . Mp)
			(_port
				((enable)(enable))
				((rw)(rw))
				((ender)(ender))
				((dado)(dado))
				((pronto)(pronto))
				((dadoOut)(dadoOut))
			)
		)
	)
	(_inst UCMP 0 155(_comp UC_MP)
		(_port
			((CLK)(CLK))
			((MenableD)(MeMD))
			((MenableI)(MeMI))
			((OvfO)(OvfO))
			((Sel)(Sel))
		)
		(_use (_ent . UC_MP)
		)
	)
	(_inst MuxMe 0 157(_comp Mux_2x1_1b)
		(_port
			((E0)(MeMI))
			((E1)(MeMD))
			((sel)(Sel(0)))
			((S)(MeM))
		)
		(_use (_ent . Mux_2x1_1b)
		)
	)
	(_inst MuxEnd 0 158(_comp Mux_4x1_16b)
		(_port
			((E0)(EnderMI))
			((E1)(EnderMD))
			((E2)(_string \"0000000000000000"\))
			((E3)(EnderBuffer))
			((sel)(Sel))
			((S)(EnderM))
		)
		(_use (_ent . Mux_4x1_16b)
			(_port
				((E0)(E0))
				((E1)(E1))
				((E2)(E2))
				((E3)(E3))
				((sel)(sel))
				((S)(S))
			)
		)
	)
	(_object
		(_port (_int CLK -1 0 6(_ent(_in))))
		(_port (_int RWDP -1 0 7(_ent(_in))))
		(_port (_int MenablePD -1 0 8(_ent(_in))))
		(_port (_int MenablePI -1 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1 ((_dto i 15 i 0)))))
		(_port (_int EnderD 0 0 10(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 11(_array -1 ((_dto i 31 i 0)))))
		(_port (_int DadosInD 1 0 11(_ent(_in))))
		(_port (_int EnderI 0 0 12(_ent(_in))))
		(_port (_int ReadyD -1 0 13(_ent(_out))))
		(_port (_int ReadyI -1 0 14(_ent(_out))))
		(_port (_int DadosOutD 1 0 15(_ent(_out))))
		(_port (_int DadosOutI 1 0 16(_ent(_out))))
		(_type (_int STATE 0 22(_enum1 i missd rhitd whitd rdd mprdyd ibuff rhitdbuff whitdbuff rddbuff (_to i 0 i 9))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 33(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 34(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{511~downto~0}~13 0 35(_array -1 ((_dto i 511 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 51(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{511~downto~0}~134 0 52(_array -1 ((_dto i 511 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 54(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{511~downto~0}~138 0 73(_array -1 ((_dto i 511 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 118(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 124(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 128(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int MeI -1 0 139(_arch(_uni))))
		(_sig (_int RWI -1 0 139(_arch(_uni))))
		(_sig (_int HitI -1 0 139(_arch(_uni))))
		(_sig (_int RdCI -1 0 139(_arch(_uni))))
		(_sig (_int MeD -1 0 140(_arch(_uni))))
		(_sig (_int OvfI -1 0 140(_arch(_uni))))
		(_sig (_int RWD -1 0 140(_arch(_uni))))
		(_sig (_int RWD_M -1 0 140(_arch(_uni))))
		(_sig (_int HitD -1 0 140(_arch(_uni))))
		(_sig (_int OvfO -1 0 140(_arch(_uni))))
		(_sig (_int RdCD -1 0 140(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 141(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int EnderBuffer 13 0 141(_arch(_uni))))
		(_sig (_int EnderM 13 0 141(_arch(_uni))))
		(_sig (_int EnderMI 13 0 141(_arch(_uni))))
		(_sig (_int EnderMD 13 0 141(_arch(_uni))))
		(_sig (_int MeM -1 0 142(_arch(_uni))))
		(_sig (_int MeMI -1 0 142(_arch(_uni))))
		(_sig (_int MeMD -1 0 142(_arch(_uni))))
		(_sig (_int RWM -1 0 142(_arch(_uni))))
		(_sig (_int RdM -1 0 142(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{511~downto~0}~1316 0 143(_array -1 ((_dto i 511 i 0)))))
		(_sig (_int DadosMem 14 0 143(_arch(_uni))))
		(_sig (_int DadosBuffer 14 0 143(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~1318 0 144(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int Sel 15 0 144(_arch(_uni))))
		(_prcs
			(line__147(_arch 0 0 147(_assignment (_trgt(24))(_sens(6(d_15_6))))))
			(line__148(_arch 1 0 148(_assignment (_trgt(25))(_sens(4(d_15_6))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.TIME (1 TIME)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 514)
	)
	(_model . estrutural 3 -1)
)
I 000051 55 3952          1499229866874 estrutural
(_unit VHDL (carimbo_tb 0 4(estrutural 0 7))
	(_version vd0)
	(_time 1499229866875 2017.07.05 01:44:26)
	(_source (\./../src/carimbo_tb.vhd\))
	(_parameters tan)
	(_code 42474540411414544b4542465018454714454644404441)
	(_ent
		(_time 1499229524968)
	)
	(_comp
		(Carimbo_UC
			(_object
				(_port (_int CLK -1 0 11(_ent (_in))))
				(_port (_int Reset -1 0 12(_ent (_in))))
				(_port (_int HitD -1 0 13(_ent (_in))))
				(_port (_int HitI -1 0 14(_ent (_in))))
				(_port (_int Zero -1 0 15(_ent (_in))))
				(_port (_int Start -1 0 16(_ent (_in))))
				(_port (_int Funct 0 0 17(_ent (_in))))
				(_port (_int Cop 0 0 18(_ent (_in))))
				(_port (_int rw -1 0 19(_ent (_out))))
				(_port (_int menable -1 0 20(_ent (_out))))
				(_port (_int ce_ri -1 0 21(_ent (_out))))
				(_port (_int ce_pc -1 0 22(_ent (_out))))
				(_port (_int RegWrite -1 0 23(_ent (_out))))
				(_port (_int RegDest 1 0 24(_ent (_out))))
				(_port (_int ALUSrc -1 0 25(_ent (_out))))
				(_port (_int MemtoReg 1 0 26(_ent (_out))))
				(_port (_int Branch 1 0 27(_ent (_out))))
				(_port (_int ALUop 2 0 28(_ent (_out))))
			)
		)
	)
	(_inst M1 0 52(_comp Carimbo_UC)
		(_port
			((CLK)(CLK))
			((Reset)(Reset))
			((HitD)(HitD))
			((HitI)(HitI))
			((Zero)(Zero))
			((Start)(Start))
			((Funct)(Funct))
			((Cop)(Cop))
			((rw)(rw))
			((menable)(menable))
			((ce_ri)(ce_ri))
			((ce_pc)(ce_pc))
			((RegWrite)(RegWrite))
			((RegDest)(RegDest))
			((ALUSrc)(ALUSrc))
			((MemtoReg)(MemtoReg))
			((Branch)(Branch))
			((ALUop)(ALUop))
		)
		(_use (_implicit)
			(_port
				((CLK)(CLK))
				((Reset)(Reset))
				((HitD)(HitD))
				((HitI)(HitI))
				((Zero)(Zero))
				((Start)(Start))
				((Funct)(Funct))
				((Cop)(Cop))
				((rw)(rw))
				((menable)(menable))
				((ce_ri)(ce_ri))
				((ce_pc)(ce_pc))
				((RegWrite)(RegWrite))
				((RegDest)(RegDest))
				((ALUSrc)(ALUSrc))
				((MemtoReg)(MemtoReg))
				((Branch)(Branch))
				((ALUop)(ALUop))
			)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 17(_array -1 ((_dto i 5 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 24(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 28(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int CLK -1 0 32(_arch(_uni((i 2))))))
		(_sig (_int Reset -1 0 33(_arch(_uni((i 2))))))
		(_sig (_int HitD -1 0 34(_arch(_uni((i 2))))))
		(_sig (_int HitI -1 0 35(_arch(_uni((i 2))))))
		(_sig (_int Zero -1 0 36(_arch(_uni((i 2))))))
		(_sig (_int Start -1 0 37(_arch(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 38(_array -1 ((_dto i 5 i 0)))))
		(_sig (_int Funct 3 0 38(_arch(_uni((_others(i 2)))))))
		(_sig (_int Cop 3 0 39(_arch(_uni((_others(i 2)))))))
		(_sig (_int rw -1 0 40(_arch(_uni))))
		(_sig (_int menable -1 0 41(_arch(_uni))))
		(_sig (_int ce_ri -1 0 42(_arch(_uni))))
		(_sig (_int ce_pc -1 0 43(_arch(_uni))))
		(_sig (_int RegWrite -1 0 44(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 45(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int RegDest 4 0 45(_arch(_uni))))
		(_sig (_int ALUSrc -1 0 46(_arch(_uni))))
		(_sig (_int MemtoReg 4 0 47(_arch(_uni))))
		(_sig (_int Branch 4 0 48(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 49(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int ALUop 5 0 49(_arch(_uni))))
		(_prcs
			(line__53(_arch 0 0 53(_prcs (_wait_for)(_trgt(0)(1)(2)(3)(4)(5)(6)(7)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 514)
		(33751554 514)
		(33686019 514)
		(33686019 770)
		(33686019 515)
		(50463235 514)
		(50463235 770)
		(33751555 515)
		(33686018 515)
		(33686018 771)
		(50463234 514)
		(50463234 770)
		(33751554 515)
		(33686019 771)
		(33751555 771)
		(50529027 771)
	)
	(_model . estrutural 1 -1)
)
I 000055 55 968           1499229866912 comportamental
(_unit VHDL (mux_4x1_5b 0 4(comportamental 0 15))
	(_version vd0)
	(_time 1499229866913 2017.07.05 01:44:26)
	(_source (\./../src/mux_4x1_5b.vhd\))
	(_parameters tan)
	(_code 7174217175272d642623652a287270742772747773)
	(_ent
		(_time 1499229866910)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1 ((_dto i 4 i 0)))))
		(_port (_int E0 0 0 6(_ent(_in))))
		(_port (_int E1 0 0 7(_ent(_in))))
		(_port (_int E2 0 0 8(_ent(_in))))
		(_port (_int E3 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1 ((_dto i 1 i 0)))))
		(_port (_int sel 1 0 10(_ent(_in))))
		(_port (_int S 0 0 11(_ent(_out))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs (_simple)(_trgt(5))(_sens(0)(1)(2)(3)(4)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . comportamental 1 -1)
)
I 000051 55 9329          1499229874139 estrutural
(_unit VHDL (fd_estrut 0 4(estrutural 0 27))
	(_version vd0)
	(_time 1499229874140 2017.07.05 01:44:34)
	(_source (\./../src/fd_estrut.vhd\))
	(_parameters tan)
	(_code a4a7a2f3a4f0a6b2a9a7b7fff1a3a6a3a1a3a0a2a2)
	(_ent
		(_time 1499229524456)
	)
	(_comp
		(ALU
			(_object
				(_port (_int ALUop 5 0 30(_ent (_in))))
				(_port (_int a 6 0 31(_ent (_in))))
				(_port (_int b 6 0 32(_ent (_in))))
				(_port (_int zero -1 0 33(_ent (_out))))
				(_port (_int ALUrst 6 0 34(_ent (_out))))
			)
		)
		(Add_32
			(_object
				(_port (_int E1 7 0 39(_ent (_in))))
				(_port (_int E2 7 0 40(_ent (_in))))
				(_port (_int S 7 0 41(_ent (_out))))
			)
		)
		(Mux_4x1_32b
			(_object
				(_port (_int E1 11 0 63(_ent (_in))))
				(_port (_int E2 11 0 63(_ent (_in))))
				(_port (_int E3 11 0 63(_ent (_in))))
				(_port (_int E4 11 0 63(_ent (_in))))
				(_port (_int sel 12 0 64(_ent (_in))))
				(_port (_int S 11 0 65(_ent (_out))))
			)
		)
		(Mux_2x1_32b
			(_object
				(_port (_int E1 10 0 57(_ent (_in))))
				(_port (_int E2 10 0 57(_ent (_in))))
				(_port (_int sel -1 0 58(_ent (_in))))
				(_port (_int S 10 0 59(_ent (_out))))
			)
		)
		(Mux_4x1_5b
			(_object
				(_port (_int E0 8 0 47(_ent (_in))))
				(_port (_int E1 8 0 48(_ent (_in))))
				(_port (_int E2 8 0 49(_ent (_in))))
				(_port (_int E3 8 0 50(_ent (_in))))
				(_port (_int sel 9 0 51(_ent (_in))))
				(_port (_int S 8 0 52(_ent (_out))))
			)
		)
		(Reg_32
			(_object
				(_port (_int CLK -1 0 70(_ent (_in))))
				(_port (_int ce -1 0 70(_ent (_in))))
				(_port (_int reset -1 0 70(_ent (_in))))
				(_port (_int E 13 0 71(_ent (_in))))
				(_port (_int S 13 0 72(_ent (_out))))
			)
		)
		(Sign_Extend
			(_object
				(_port (_int Entrada 15 0 83(_ent (_in))))
				(_port (_int Saida 16 0 84(_ent (_out))))
			)
		)
		(Shift_Left_2
			(_object
				(_port (_int E 14 0 77(_ent (_in))))
				(_port (_int S 14 0 78(_ent (_out))))
			)
		)
		(RegFile
			(_object
				(_port (_int Reset -1 0 90(_ent (_in))))
				(_port (_int Clk -1 0 91(_ent (_in))))
				(_port (_int RegWrite -1 0 92(_ent (_in))))
				(_port (_int ReadReg1 17 0 93(_ent (_in))))
				(_port (_int ReadReg2 17 0 94(_ent (_in))))
				(_port (_int WriteReg 17 0 95(_ent (_in))))
				(_port (_int WriteData 18 0 96(_ent (_in))))
				(_port (_int ReadData1 18 0 97(_ent (_out))))
				(_port (_int ReadData2 18 0 98(_ent (_out))))
			)
		)
	)
	(_inst ALU1 0 115(_comp ALU)
		(_port
			((ALUop)(ALUop))
			((a)(Reg_1))
			((b)(B))
			((zero)(Zero))
			((ALUrst)(ALU_Rst))
		)
		(_use (_ent . ALU)
		)
	)
	(_inst Add1 0 116(_comp Add_32)
		(_port
			((E1)(Inst_Addr))
			((E2)(_string \"00000000000000000000000000000100"\))
			((S)(PC_Incr))
		)
		(_use (_ent . Add_32)
			(_port
				((E1)(E1))
				((E2)(E2))
				((S)(S))
			)
		)
	)
	(_inst Add2 0 117(_comp Add_32)
		(_port
			((E1)(PC_Incr))
			((E2)(Displacement))
			((S)(PC_Branch))
		)
		(_use (_ent . Add_32)
		)
	)
	(_inst Mux1 0 118(_comp Mux_4x1_32b)
		(_port
			((E1)(PC_Incr))
			((E2)(PC_JMP))
			((E3)(PC_Branch))
			((E4)(Reg_1))
			((sel)(Branch))
			((S)(Nxt_Addr))
		)
		(_use (_ent . Mux_4x1_32b)
		)
	)
	(_inst Mux2 0 119(_comp Mux_2x1_32b)
		(_port
			((E1)(Reg_2))
			((E2)(Imed))
			((sel)(ALUSrc))
			((S)(B))
		)
		(_use (_ent . Mux_2x1_32b)
		)
	)
	(_inst Mux3 0 120(_comp Mux_4x1_32b)
		(_port
			((E1)(ALU_Rst))
			((E2)(MD_Dado))
			((E3)(PC_Incr))
			((E4)(_string \"00000000000000000000000000000000"\))
			((sel)(MemtoReg))
			((S)(Write_Data))
		)
		(_use (_ent . Mux_4x1_32b)
			(_port
				((E1)(E1))
				((E2)(E2))
				((E3)(E3))
				((E4)(E4))
				((sel)(sel))
				((S)(S))
			)
		)
	)
	(_inst Mux4 0 121(_comp Mux_4x1_5b)
		(_port
			((E0)(Inst(d_20_16)))
			((E1)(Inst(d_15_11)))
			((E2)(_string \"00111"\))
			((E3)(_string \"10000"\))
			((sel)(RegDest))
			((S)(Write_Reg))
		)
		(_use (_ent . Mux_4x1_5b)
			(_port
				((E0)(E0))
				((E1)(E1))
				((E2)(E2))
				((E3)(E3))
				((sel)(sel))
				((S)(S))
			)
		)
	)
	(_inst PC 0 122(_comp Reg_32)
		(_port
			((CLK)(clk))
			((ce)(ce_pc))
			((reset)(Reset))
			((E)(Nxt_Addr))
			((S)(Inst_Addr))
		)
		(_use (_ent . Reg_32)
		)
	)
	(_inst RI 0 123(_comp Reg_32)
		(_port
			((CLK)(clk))
			((ce)(ce_ri))
			((reset)(Reset))
			((E)(MI_Dado))
			((S)(Inst))
		)
		(_use (_ent . Reg_32)
		)
	)
	(_inst Sign_Ext 0 124(_comp Sign_Extend)
		(_port
			((Entrada)(Inst(d_15_0)))
			((Saida)(Imed))
		)
		(_use (_ent . Sign_Extend)
		)
	)
	(_inst SL2 0 125(_comp Shift_Left_2)
		(_port
			((E)(Imed))
			((S)(Displacement))
		)
		(_use (_ent . Shift_Left_2)
		)
	)
	(_inst SL2_2 0 126(_comp Shift_Left_2)
		(_port
			((E)(JMP_Addr))
			((S)(PC_JMP))
		)
		(_use (_ent . Shift_Left_2)
		)
	)
	(_inst Reg_File 0 127(_comp RegFile)
		(_port
			((Reset)(Reset))
			((Clk)(clk))
			((RegWrite)(RegWrite))
			((ReadReg1)(Inst(d_25_21)))
			((ReadReg2)(Inst(d_20_16)))
			((WriteReg)(Write_Reg))
			((WriteData)(Write_Data))
			((ReadData1)(Reg_1))
			((ReadData2)(Reg_2))
		)
		(_use (_ent . RegFile)
		)
	)
	(_object
		(_port (_int Reset -1 0 6(_ent(_in))))
		(_port (_int clk -1 0 7(_ent(_in))))
		(_port (_int ce_ri -1 0 8(_ent(_in))))
		(_port (_int ce_pc -1 0 9(_ent(_in))))
		(_port (_int RegWrite -1 0 10(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 11(_array -1 ((_dto i 1 i 0)))))
		(_port (_int RegDest 0 0 11(_ent(_in))))
		(_port (_int ALUSrc -1 0 12(_ent(_in))))
		(_port (_int MemtoReg 0 0 13(_ent(_in))))
		(_port (_int Branch 0 0 14(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15(_array -1 ((_dto i 3 i 0)))))
		(_port (_int ALUop 1 0 15(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 16(_array -1 ((_dto i 31 i 0)))))
		(_port (_int MI_Dado 2 0 16(_ent(_in))))
		(_port (_int MD_Dado 2 0 17(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 18(_array -1 ((_dto i 11 i 0)))))
		(_port (_int MI_ADDR 3 0 18(_ent(_out))))
		(_port (_int MD_ADDR 3 0 19(_ent(_out))))
		(_port (_int MD_WD 2 0 20(_ent(_out))))
		(_port (_int Zero -1 0 21(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 22(_array -1 ((_dto i 5 i 0)))))
		(_port (_int Cop 4 0 22(_ent(_out))))
		(_port (_int Funct 4 0 23(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 30(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 31(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 39(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 47(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 51(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 57(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 63(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~138 0 64(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 71(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 77(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 83(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 84(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1316 0 93(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~1318 0 96(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 102(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int Write_Reg 19 0 102(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~1322 0 103(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int Reg_1 20 0 103(_arch(_uni))))
		(_sig (_int Reg_2 20 0 103(_arch(_uni))))
		(_sig (_int Write_Data 20 0 103(_arch(_uni))))
		(_sig (_int B 20 0 104(_arch(_uni))))
		(_sig (_int ALU_Rst 20 0 104(_arch(_uni))))
		(_sig (_int Inst_Addr 20 0 105(_arch(_uni))))
		(_sig (_int Nxt_Addr 20 0 105(_arch(_uni))))
		(_sig (_int PC_Incr 20 0 105(_arch(_uni))))
		(_sig (_int PC_Branch 20 0 105(_arch(_uni))))
		(_sig (_int PC_JMP 20 0 105(_arch(_uni))))
		(_sig (_int Imed 20 0 106(_arch(_uni))))
		(_sig (_int Displacement 20 0 106(_arch(_uni))))
		(_sig (_int Inst 20 0 107(_arch(_uni))))
		(_sig (_int JMP_Addr 20 0 107(_arch(_uni))))
		(_prcs
			(line__111(_arch 0 0 111(_assignment (_alias((Cop)(Inst(d_31_26))))(_trgt(16))(_sens(31(d_31_26))))))
			(line__112(_arch 1 0 112(_assignment (_alias((Funct)(Inst(d_5_0))))(_trgt(17))(_sens(31(d_5_0))))))
			(line__113(_arch 2 0 113(_assignment (_trgt(32))(_sens(24(d_31_28))(31(d_25_0))))))
			(line__129(_arch 3 0 129(_assignment (_alias((MI_ADDR)(Inst_Addr(d_13_2))))(_trgt(12))(_sens(24(d_13_2))))))
			(line__130(_arch 4 0 130(_assignment (_alias((MD_ADDR)(ALU_Rst(d_11_0))))(_trgt(13))(_sens(23(d_11_0))))))
			(line__131(_arch 5 0 131(_assignment (_alias((MD_WD)(Reg_2)))(_trgt(14))(_sens(20)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
	)
	(_model . estrutural 6 -1)
)
I 000050 55 9966          1499229878133 Debugural
(_unit VHDL (fd_debug 0 4(debugural 0 33))
	(_version vd0)
	(_time 1499229878134 2017.07.05 01:44:38)
	(_source (\./../src/fd_debug.vhd\))
	(_parameters tan)
	(_code 44444246441046524942511e174341424342424240)
	(_ent
		(_time 1499229524001)
	)
	(_comp
		(Mdado
			(_object
				(_port (_int CLK -1 0 36(_ent (_in))))
				(_port (_int Menable -1 0 36(_ent (_in))))
				(_port (_int rw -1 0 36(_ent (_in))))
				(_port (_int Addr 5 0 37(_ent (_in))))
				(_port (_int WriteData 6 0 38(_ent (_in))))
				(_port (_int ReadData 6 0 39(_ent (_out))))
			)
		)
		(Minst
			(_object
				(_port (_int ReadAddr 10 0 60(_ent (_in))))
				(_port (_int Inst 11 0 61(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port (_int ALUop 7 0 43(_ent (_in))))
				(_port (_int a 8 0 44(_ent (_in))))
				(_port (_int b 8 0 45(_ent (_in))))
				(_port (_int zero -1 0 46(_ent (_out))))
				(_port (_int ALUrst 8 0 47(_ent (_out))))
			)
		)
		(Add_32
			(_object
				(_port (_int E1 9 0 52(_ent (_in))))
				(_port (_int E2 9 0 53(_ent (_in))))
				(_port (_int S 9 0 54(_ent (_out))))
			)
		)
		(Mux_4x1_32b
			(_object
				(_port (_int E1 15 0 83(_ent (_in))))
				(_port (_int E2 15 0 83(_ent (_in))))
				(_port (_int E3 15 0 83(_ent (_in))))
				(_port (_int E4 15 0 83(_ent (_in))))
				(_port (_int sel 16 0 84(_ent (_in))))
				(_port (_int S 15 0 85(_ent (_out))))
			)
		)
		(Mux_2x1_32b
			(_object
				(_port (_int E1 14 0 77(_ent (_in))))
				(_port (_int E2 14 0 77(_ent (_in))))
				(_port (_int sel -1 0 78(_ent (_in))))
				(_port (_int S 14 0 79(_ent (_out))))
			)
		)
		(Mux_4x1_5b
			(_object
				(_port (_int E0 12 0 67(_ent (_in))))
				(_port (_int E1 12 0 68(_ent (_in))))
				(_port (_int E2 12 0 69(_ent (_in))))
				(_port (_int E3 12 0 70(_ent (_in))))
				(_port (_int sel 13 0 71(_ent (_in))))
				(_port (_int S 12 0 72(_ent (_out))))
			)
		)
		(Reg_32
			(_object
				(_port (_int CLK -1 0 90(_ent (_in))))
				(_port (_int ce -1 0 90(_ent (_in))))
				(_port (_int reset -1 0 90(_ent (_in))))
				(_port (_int E 17 0 91(_ent (_in))))
				(_port (_int S 17 0 92(_ent (_out))))
			)
		)
		(Sign_Extend
			(_object
				(_port (_int Entrada 19 0 103(_ent (_in))))
				(_port (_int Saida 20 0 104(_ent (_out))))
			)
		)
		(Shift_Left_2
			(_object
				(_port (_int E 18 0 97(_ent (_in))))
				(_port (_int S 18 0 98(_ent (_out))))
			)
		)
		(RegFile
			(_object
				(_port (_int Reset -1 0 110(_ent (_in))))
				(_port (_int Clk -1 0 111(_ent (_in))))
				(_port (_int RegWrite -1 0 112(_ent (_in))))
				(_port (_int ReadReg1 21 0 113(_ent (_in))))
				(_port (_int ReadReg2 21 0 114(_ent (_in))))
				(_port (_int WriteReg 21 0 115(_ent (_in))))
				(_port (_int WriteData 22 0 116(_ent (_in))))
				(_port (_int ReadData1 22 0 117(_ent (_out))))
				(_port (_int ReadData2 22 0 118(_ent (_out))))
			)
		)
	)
	(_inst MD 0 130(_comp Mdado)
		(_port
			((CLK)(clk))
			((Menable)(Menable))
			((rw)(rw))
			((Addr)(ALU_Rst(d_11_0)))
			((WriteData)(Reg_2))
			((ReadData)(MD_Out))
		)
		(_use (_ent . Mdado)
		)
	)
	(_inst MI 0 131(_comp Minst)
		(_port
			((ReadAddr)(Inst_Addr(d_13_2)))
			((Inst)(MI_Out))
		)
		(_use (_ent . Minst)
		)
	)
	(_inst ALU1 0 132(_comp ALU)
		(_port
			((ALUop)(ALUop))
			((a)(Reg_1))
			((b)(B))
			((zero)(Zero))
			((ALUrst)(ALU_Rst))
		)
		(_use (_ent . ALU)
		)
	)
	(_inst Add1 0 133(_comp Add_32)
		(_port
			((E1)(Inst_Addr))
			((E2)(_string \"00000000000000000000000000000100"\))
			((S)(PC_Incr))
		)
		(_use (_ent . Add_32)
			(_port
				((E1)(E1))
				((E2)(E2))
				((S)(S))
			)
		)
	)
	(_inst Add2 0 134(_comp Add_32)
		(_port
			((E1)(PC_Incr))
			((E2)(Displacement))
			((S)(PC_Branch))
		)
		(_use (_ent . Add_32)
		)
	)
	(_inst Mux1 0 135(_comp Mux_4x1_32b)
		(_port
			((E1)(PC_Incr))
			((E2)(PC_JMP))
			((E3)(PC_Branch))
			((E4)(Reg_1))
			((sel)(Branch))
			((S)(Nxt_Addr))
		)
		(_use (_ent . Mux_4x1_32b)
		)
	)
	(_inst Mux2 0 136(_comp Mux_2x1_32b)
		(_port
			((E1)(Reg_2))
			((E2)(Imed))
			((sel)(ALUSrc))
			((S)(B))
		)
		(_use (_ent . Mux_2x1_32b)
		)
	)
	(_inst Mux3 0 137(_comp Mux_4x1_32b)
		(_port
			((E1)(ALU_Rst))
			((E2)(MD_Out))
			((E3)(PC_Incr))
			((E4)(_string \"00000000000000000000000000000000"\))
			((sel)(MemtoReg))
			((S)(Write_Data))
		)
		(_use (_ent . Mux_4x1_32b)
			(_port
				((E1)(E1))
				((E2)(E2))
				((E3)(E3))
				((E4)(E4))
				((sel)(sel))
				((S)(S))
			)
		)
	)
	(_inst Mux4 0 138(_comp Mux_4x1_5b)
		(_port
			((E0)(Inst(d_20_16)))
			((E1)(Inst(d_15_11)))
			((E2)(_string \"00111"\))
			((E3)(_string \"10000"\))
			((sel)(RegDest))
			((S)(Write_Reg))
		)
		(_use (_ent . Mux_4x1_5b)
			(_port
				((E0)(E0))
				((E1)(E1))
				((E2)(E2))
				((E3)(E3))
				((sel)(sel))
				((S)(S))
			)
		)
	)
	(_inst PC 0 139(_comp Reg_32)
		(_port
			((CLK)(clk))
			((ce)(ce_pc))
			((reset)(Reset))
			((E)(Nxt_Addr))
			((S)(Inst_Addr))
		)
		(_use (_ent . Reg_32)
		)
	)
	(_inst RI 0 140(_comp Reg_32)
		(_port
			((CLK)(clk))
			((ce)(ce_ri))
			((reset)(Reset))
			((E)(MI_Out))
			((S)(Inst))
		)
		(_use (_ent . Reg_32)
		)
	)
	(_inst Sign_Ext 0 141(_comp Sign_Extend)
		(_port
			((Entrada)(Inst(d_15_0)))
			((Saida)(Imed))
		)
		(_use (_ent . Sign_Extend)
		)
	)
	(_inst SL2 0 142(_comp Shift_Left_2)
		(_port
			((E)(Imed))
			((S)(Displacement))
		)
		(_use (_ent . Shift_Left_2)
		)
	)
	(_inst SL2_2 0 143(_comp Shift_Left_2)
		(_port
			((E)(JMP_Addr))
			((S)(PC_JMP))
		)
		(_use (_ent . Shift_Left_2)
		)
	)
	(_inst Reg_File 0 144(_comp RegFile)
		(_port
			((Reset)(Reset))
			((Clk)(clk))
			((RegWrite)(RegWrite))
			((ReadReg1)(Inst(d_25_21)))
			((ReadReg2)(Inst(d_20_16)))
			((WriteReg)(Write_Reg))
			((WriteData)(Write_Data))
			((ReadData1)(Reg_1))
			((ReadData2)(Reg_2))
		)
		(_use (_ent . RegFile)
		)
	)
	(_object
		(_port (_int Reset -1 0 6(_ent(_in))))
		(_port (_int clk -1 0 7(_ent(_in))))
		(_port (_int menable -1 0 8(_ent(_in))))
		(_port (_int rw -1 0 9(_ent(_in))))
		(_port (_int ce_ri -1 0 10(_ent(_in))))
		(_port (_int ce_pc -1 0 11(_ent(_in))))
		(_port (_int RegWrite -1 0 12(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -1 ((_dto i 1 i 0)))))
		(_port (_int RegDest 0 0 13(_ent(_in))))
		(_port (_int ALUSrc -1 0 14(_ent(_in))))
		(_port (_int MemtoReg 0 0 15(_ent(_in))))
		(_port (_int Branch 0 0 16(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 17(_array -1 ((_dto i 3 i 0)))))
		(_port (_int ALUop 1 0 17(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 19(_array -1 ((_dto i 4 i 0)))))
		(_port (_int Write_Reg 2 0 19(_ent(_buffer))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 20(_array -1 ((_dto i 31 i 0)))))
		(_port (_int Reg_1 3 0 20(_ent(_buffer))))
		(_port (_int Reg_2 3 0 20(_ent(_buffer))))
		(_port (_int Write_Data 3 0 20(_ent(_buffer))))
		(_port (_int B 3 0 21(_ent(_buffer))))
		(_port (_int ALU_Rst 3 0 21(_ent(_buffer))))
		(_port (_int Inst_Addr 3 0 22(_ent(_buffer))))
		(_port (_int Nxt_Addr 3 0 22(_ent(_buffer))))
		(_port (_int PC_Incr 3 0 22(_ent(_buffer))))
		(_port (_int PC_Branch 3 0 22(_ent(_buffer))))
		(_port (_int PC_JMP 3 0 22(_ent(_buffer))))
		(_port (_int Imed 3 0 23(_ent(_buffer))))
		(_port (_int Displacement 3 0 23(_ent(_buffer))))
		(_port (_int MI_Out 3 0 24(_ent(_buffer))))
		(_port (_int Inst 3 0 24(_ent(_buffer))))
		(_port (_int JMP_Addr 3 0 24(_ent(_buffer))))
		(_port (_int MD_Out 3 0 25(_ent(_buffer))))
		(_port (_int Zero -1 0 27(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 28(_array -1 ((_dto i 5 i 0)))))
		(_port (_int Cop 4 0 28(_ent(_out))))
		(_port (_int Funct 4 0 29(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 37(_array -1 ((_dto i 11 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 38(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 43(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 44(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 52(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~136 0 60(_array -1 ((_dto i 11 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 61(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 67(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 71(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 77(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 83(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 84(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~1316 0 91(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~1318 0 97(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 103(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 104(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1322 0 113(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~1324 0 116(_array -1 ((_dto i 31 i 0)))))
		(_prcs
			(line__124(_arch 0 0 124(_assignment (_alias((Cop)(Inst(d_31_26))))(_trgt(30))(_sens(26(d_31_26))))))
			(line__125(_arch 1 0 125(_assignment (_alias((Funct)(Inst(d_5_0))))(_trgt(31))(_sens(26(d_5_0))))))
			(line__126(_arch 2 0 126(_assignment (_trgt(27))(_sens(18(d_31_28))(26(d_25_0))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
	)
	(_model . Debugural 3 -1)
)
I 000057 55 3630          1499229880594 UCPCarimboTBArch
(_unit VHDL (ucpcarimbotb 0 4(ucpcarimbotbarch 0 7))
	(_version vd0)
	(_time 1499229880595 2017.07.05 01:44:40)
	(_source (\./../src/ucp_carimbotb.vhd\))
	(_parameters tan)
	(_code d9d8d58bd38f8dcf8c8ac8828adfd0df8ddfdbdf8f)
	(_ent
		(_time 1499229524079)
	)
	(_comp
		(UCP_Carimbo
			(_object
				(_port (_int reset -1 0 10(_ent (_in))))
				(_port (_int clk -1 0 11(_ent (_in))))
				(_port (_int HitD -1 0 12(_ent (_in))))
				(_port (_int HitI -1 0 13(_ent (_in))))
				(_port (_int start -1 0 14(_ent (_in))))
				(_port (_int zero -1 0 16(_ent (_buffer))))
				(_port (_int COP 0 0 17(_ent (_buffer))))
				(_port (_int COPExt 0 0 18(_ent (_buffer))))
				(_port (_int menable -1 0 20(_ent (_buffer))))
				(_port (_int rw -1 0 21(_ent (_buffer))))
				(_port (_int ce_ri -1 0 22(_ent (_buffer))))
				(_port (_int ce_pc -1 0 23(_ent (_buffer))))
				(_port (_int RegWrite -1 0 24(_ent (_buffer))))
				(_port (_int RegDest 1 0 25(_ent (_buffer))))
				(_port (_int ALUSrc -1 0 26(_ent (_buffer))))
				(_port (_int MemtoReg 1 0 27(_ent (_buffer))))
				(_port (_int Branch 1 0 28(_ent (_buffer))))
				(_port (_int ALUop 2 0 29(_ent (_buffer))))
			)
		)
	)
	(_inst UCPC 0 55(_comp UCP_Carimbo)
		(_port
			((reset)(reset))
			((clk)(clk))
			((HitD)(HitD))
			((HitI)(HitI))
			((start)(start))
			((zero)(zero))
			((COP)(COP))
			((COPExt)(Funct))
			((menable)(menable))
			((rw)(rw))
			((ce_ri)(ce_ri))
			((ce_pc)(ce_pc))
			((RegWrite)(RegWrite))
			((RegDest)(RegDest))
			((ALUSrc)(ALUSrc))
			((MemtoReg)(MemtoReg))
			((Branch)(Branch))
			((ALUop)(ALUop))
		)
		(_use (_implicit)
			(_port
				((reset)(reset))
				((clk)(clk))
				((HitD)(HitD))
				((HitI)(HitI))
				((start)(start))
				((zero)(zero))
				((COP)(COP))
				((COPExt)(COPExt))
				((menable)(menable))
				((rw)(rw))
				((ce_ri)(ce_ri))
				((ce_pc)(ce_pc))
				((RegWrite)(RegWrite))
				((RegDest)(RegDest))
				((ALUSrc)(ALUSrc))
				((MemtoReg)(MemtoReg))
				((Branch)(Branch))
				((ALUop)(ALUop))
			)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 17(_array -1 ((_dto i 5 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 25(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 29(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int reset -1 0 32(_arch(_uni))))
		(_sig (_int clk -1 0 33(_arch(_uni))))
		(_sig (_int HitD -1 0 34(_arch(_uni))))
		(_sig (_int HitI -1 0 35(_arch(_uni))))
		(_sig (_int zero -1 0 37(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 38(_array -1 ((_dto i 5 i 0)))))
		(_sig (_int COP 3 0 38(_arch(_uni))))
		(_sig (_int Funct 3 0 39(_arch(_uni))))
		(_sig (_int menable -1 0 41(_arch(_uni))))
		(_sig (_int rw -1 0 42(_arch(_uni))))
		(_sig (_int ce_ri -1 0 43(_arch(_uni))))
		(_sig (_int ce_pc -1 0 44(_arch(_uni))))
		(_sig (_int RegWrite -1 0 45(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 46(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int RegDest 4 0 46(_arch(_uni))))
		(_sig (_int ALUSrc -1 0 47(_arch(_uni))))
		(_sig (_int MemtoReg 4 0 48(_arch(_uni))))
		(_sig (_int Branch 4 0 49(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 50(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int ALUop 5 0 50(_arch(_uni))))
		(_sig (_int start -1 0 52(_arch(_uni))))
		(_prcs
			(line__56(_arch 0 0 56(_prcs (_wait_for)(_trgt(0)(1)(2)(3)(17)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . UCPCarimboTBArch 1 -1)
)
I 000055 55 999           1499229914696 comportamental
(_unit VHDL (mux_4x1_16b 0 4(comportamental 1 15))
	(_version vd0)
	(_time 1499229914697 2017.07.05 01:45:14)
	(_source (\./../src/mux_4x1_5b.vhd\(\./../src/mux_4x1_16b.vhd\)))
	(_parameters tan)
	(_code 1645141015404a034144024d4f1517134015171510)
	(_ent
		(_time 1499229524112)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 6(_array -1 ((_dto i 15 i 0)))))
		(_port (_int E0 0 0 6(_ent(_in))))
		(_port (_int E1 0 0 7(_ent(_in))))
		(_port (_int E2 0 0 8(_ent(_in))))
		(_port (_int E3 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1 ((_dto i 1 i 0)))))
		(_port (_int sel 1 0 10(_ent(_in))))
		(_port (_int S 0 0 11(_ent(_out))))
		(_prcs
			(line__17(_arch 0 1 17(_prcs (_simple)(_trgt(5))(_sens(0)(1)(2)(3)(4)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . comportamental 1 -1)
)
I 000046 55 462           1499230278726 PMIPS
(_unit VHDL (picomips 0 4(pmips 0 11))
	(_version vd0)
	(_time 1499230278727 2017.07.05 01:51:18)
	(_source (\./../src/PicoMIPS.vhd\))
	(_parameters tan)
	(_code 15154112194242034340514f4d121512161215131c)
	(_ent
		(_time 1499230278724)
	)
	(_object
		(_port (_int CLK -1 0 6(_ent(_in))))
		(_port (_int Start -1 0 7(_ent(_in))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
)
I 000062 55 5863          1499230678628 UCP_CarimboEstrutural
(_unit VHDL (ucp_carimbo 0 4(ucp_carimboestrutural 0 24))
	(_version vd0)
	(_time 1499230678629 2017.07.05 01:57:58)
	(_source (\./../src/ucp_carimbo.vhd\))
	(_parameters tan)
	(_code 38363a3d336e6c2d6b682b62683f3a3e313e6c3e3a)
	(_ent
		(_time 1499230678626)
	)
	(_comp
		(Carimbo_UC
			(_object
				(_port (_int CLK -1 0 27(_ent (_in))))
				(_port (_int Reset -1 0 28(_ent (_in))))
				(_port (_int HitD -1 0 29(_ent (_in))))
				(_port (_int HitI -1 0 30(_ent (_in))))
				(_port (_int Zero -1 0 31(_ent (_in))))
				(_port (_int Start -1 0 32(_ent (_in))))
				(_port (_int Funct 2 0 33(_ent (_in))))
				(_port (_int Cop 2 0 34(_ent (_in))))
				(_port (_int rw -1 0 35(_ent (_out))))
				(_port (_int menableD -1 0 36(_ent (_out))))
				(_port (_int menableI -1 0 37(_ent (_out))))
				(_port (_int ce_ri -1 0 38(_ent (_out))))
				(_port (_int ce_pc -1 0 39(_ent (_out))))
				(_port (_int RegWrite -1 0 40(_ent (_out))))
				(_port (_int RegDest 3 0 41(_ent (_out))))
				(_port (_int ALUSrc -1 0 42(_ent (_out))))
				(_port (_int MemtoReg 3 0 43(_ent (_out))))
				(_port (_int Branch 3 0 44(_ent (_out))))
				(_port (_int ALUop 4 0 45(_ent (_out))))
			)
		)
		(FD_Estrut
			(_object
				(_port (_int Reset -1 0 51(_ent (_in))))
				(_port (_int clk -1 0 52(_ent (_in))))
				(_port (_int ce_ri -1 0 53(_ent (_in))))
				(_port (_int ce_pc -1 0 54(_ent (_in))))
				(_port (_int RegWrite -1 0 55(_ent (_in))))
				(_port (_int RegDest 5 0 56(_ent (_in))))
				(_port (_int ALUSrc -1 0 57(_ent (_in))))
				(_port (_int MemtoReg 5 0 58(_ent (_in))))
				(_port (_int Branch 5 0 59(_ent (_in))))
				(_port (_int ALUop 6 0 60(_ent (_in))))
				(_port (_int MI_Dado 7 0 61(_ent (_in))))
				(_port (_int MD_Dado 7 0 62(_ent (_in))))
				(_port (_int MI_ADDR 8 0 63(_ent (_out))))
				(_port (_int MD_ADDR 8 0 64(_ent (_out))))
				(_port (_int MD_WD 7 0 65(_ent (_out))))
				(_port (_int Zero -1 0 66(_ent (_out))))
				(_port (_int Cop 9 0 67(_ent (_out))))
				(_port (_int Funct 9 0 68(_ent (_out))))
			)
		)
	)
	(_inst UC 0 89(_comp Carimbo_UC)
		(_port
			((CLK)(clk))
			((Reset)(reset))
			((HitD)(HitD))
			((HitI)(HitI))
			((Zero)(Zero))
			((Start)(start))
			((Funct)(COPExt))
			((Cop)(COP))
			((rw)(RWM))
			((menableD)(MEND))
			((menableI)(MENI))
			((ce_ri)(ce_ri))
			((ce_pc)(ce_pc))
			((RegWrite)(RegWrite))
			((RegDest)(RegDest))
			((ALUSrc)(ALUSrc))
			((MemtoReg)(MemtoReg))
			((Branch)(Branch))
			((ALUop)(ALUop))
		)
		(_use (_ent . Carimbo_UC)
		)
	)
	(_inst FD 0 90(_comp FD_Estrut)
		(_port
			((Reset)(reset))
			((clk)(clk))
			((ce_ri)(ce_ri))
			((ce_pc)(ce_pc))
			((RegWrite)(RegWrite))
			((RegDest)(RegDest))
			((ALUSrc)(ALUSrc))
			((MemtoReg)(MemtoReg))
			((Branch)(Branch))
			((ALUop)(ALUop))
			((MI_Dado)(MI_Dado))
			((MD_Dado)(MD_Dado))
			((MI_ADDR)(MI_ADDR))
			((MD_ADDR)(MD_ADDR))
			((MD_WD)(MD_WD))
			((Zero)(Zero))
			((Cop)(COP))
			((Funct)(COPExt))
		)
		(_use (_ent . FD_Estrut)
		)
	)
	(_object
		(_port (_int reset -1 0 6(_ent(_in))))
		(_port (_int clk -1 0 7(_ent(_in))))
		(_port (_int HitD -1 0 8(_ent(_in))))
		(_port (_int HitI -1 0 9(_ent(_in))))
		(_port (_int start -1 0 10(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 12(_array -1 ((_dto i 31 i 0)))))
		(_port (_int MI_Dado 0 0 12(_ent(_in))))
		(_port (_int MD_Dado 0 0 13(_ent(_in))))
		(_port (_int menableD -1 0 15(_ent(_out))))
		(_port (_int menableI -1 0 16(_ent(_out))))
		(_port (_int rw -1 0 17(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 18(_array -1 ((_dto i 11 i 0)))))
		(_port (_int MI_ADDR 1 0 18(_ent(_out))))
		(_port (_int MD_ADDR 1 0 19(_ent(_out))))
		(_port (_int MD_WD 0 0 20(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 33(_array -1 ((_dto i 5 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 41(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 45(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~132 0 56(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 60(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 61(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 63(_array -1 ((_dto i 11 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~136 0 67(_array -1 ((_dto i 5 i 0)))))
		(_sig (_int zero -1 0 72(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~138 0 73(_array -1 ((_dto i 5 i 0)))))
		(_sig (_int COP 10 0 73(_arch(_uni))))
		(_sig (_int COPExt 10 0 74(_arch(_uni))))
		(_sig (_int ce_ri -1 0 76(_arch(_uni))))
		(_sig (_int ce_pc -1 0 77(_arch(_uni))))
		(_sig (_int RegWrite -1 0 78(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~1310 0 79(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int RegDest 11 0 79(_arch(_uni))))
		(_sig (_int ALUSrc -1 0 80(_arch(_uni))))
		(_sig (_int MemtoReg 11 0 81(_arch(_uni))))
		(_sig (_int Branch 11 0 82(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 83(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int ALUop 12 0 83(_arch(_uni))))
		(_sig (_int MEND -1 0 84(_arch(_uni))))
		(_sig (_int MENI -1 0 85(_arch(_uni))))
		(_sig (_int RWM -1 0 86(_arch(_uni))))
		(_prcs
			(line__92(_arch 0 0 92(_assignment (_alias((menableD)(MEND)))(_simpleassign BUF)(_trgt(7))(_sens(24)))))
			(line__93(_arch 1 0 93(_assignment (_alias((menableI)(MENI)))(_simpleassign BUF)(_trgt(8))(_sens(25)))))
			(line__94(_arch 2 0 94(_assignment (_alias((rw)(RWM)))(_simpleassign BUF)(_trgt(9))(_sens(26)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . UCP_CarimboEstrutural 3 -1)
)
I 000051 55 9329          1499231071934 estrutural
(_unit VHDL (fd_estrut 0 4(estrutural 0 27))
	(_version vd0)
	(_time 1499231071935 2017.07.05 02:04:31)
	(_source (\./../src/fd_estrut.vhd\))
	(_parameters tan)
	(_code 8986888784dd8b9f848a9ad2dc8e8b8e8c8e8d8f8f)
	(_ent
		(_time 1499231071930)
	)
	(_comp
		(ALU
			(_object
				(_port (_int ALUop 5 0 30(_ent (_in))))
				(_port (_int a 6 0 31(_ent (_in))))
				(_port (_int b 6 0 32(_ent (_in))))
				(_port (_int zero -1 0 33(_ent (_out))))
				(_port (_int ALUrst 6 0 34(_ent (_out))))
			)
		)
		(Add_32
			(_object
				(_port (_int E1 7 0 39(_ent (_in))))
				(_port (_int E2 7 0 40(_ent (_in))))
				(_port (_int S 7 0 41(_ent (_out))))
			)
		)
		(Mux_4x1_32b
			(_object
				(_port (_int E1 11 0 63(_ent (_in))))
				(_port (_int E2 11 0 63(_ent (_in))))
				(_port (_int E3 11 0 63(_ent (_in))))
				(_port (_int E4 11 0 63(_ent (_in))))
				(_port (_int sel 12 0 64(_ent (_in))))
				(_port (_int S 11 0 65(_ent (_out))))
			)
		)
		(Mux_2x1_32b
			(_object
				(_port (_int E1 10 0 57(_ent (_in))))
				(_port (_int E2 10 0 57(_ent (_in))))
				(_port (_int sel -1 0 58(_ent (_in))))
				(_port (_int S 10 0 59(_ent (_out))))
			)
		)
		(Mux_4x1_5b
			(_object
				(_port (_int E0 8 0 47(_ent (_in))))
				(_port (_int E1 8 0 48(_ent (_in))))
				(_port (_int E2 8 0 49(_ent (_in))))
				(_port (_int E3 8 0 50(_ent (_in))))
				(_port (_int sel 9 0 51(_ent (_in))))
				(_port (_int S 8 0 52(_ent (_out))))
			)
		)
		(Reg_32
			(_object
				(_port (_int CLK -1 0 70(_ent (_in))))
				(_port (_int ce -1 0 70(_ent (_in))))
				(_port (_int reset -1 0 70(_ent (_in))))
				(_port (_int E 13 0 71(_ent (_in))))
				(_port (_int S 13 0 72(_ent (_out))))
			)
		)
		(Sign_Extend
			(_object
				(_port (_int Entrada 15 0 83(_ent (_in))))
				(_port (_int Saida 16 0 84(_ent (_out))))
			)
		)
		(Shift_Left_2
			(_object
				(_port (_int E 14 0 77(_ent (_in))))
				(_port (_int S 14 0 78(_ent (_out))))
			)
		)
		(RegFile
			(_object
				(_port (_int Reset -1 0 90(_ent (_in))))
				(_port (_int Clk -1 0 91(_ent (_in))))
				(_port (_int RegWrite -1 0 92(_ent (_in))))
				(_port (_int ReadReg1 17 0 93(_ent (_in))))
				(_port (_int ReadReg2 17 0 94(_ent (_in))))
				(_port (_int WriteReg 17 0 95(_ent (_in))))
				(_port (_int WriteData 18 0 96(_ent (_in))))
				(_port (_int ReadData1 18 0 97(_ent (_out))))
				(_port (_int ReadData2 18 0 98(_ent (_out))))
			)
		)
	)
	(_inst ALU1 0 115(_comp ALU)
		(_port
			((ALUop)(ALUop))
			((a)(Reg_1))
			((b)(B))
			((zero)(Zero))
			((ALUrst)(ALU_Rst))
		)
		(_use (_ent . ALU)
		)
	)
	(_inst Add1 0 116(_comp Add_32)
		(_port
			((E1)(Inst_Addr))
			((E2)(_string \"00000000000000000000000000000100"\))
			((S)(PC_Incr))
		)
		(_use (_ent . Add_32)
			(_port
				((E1)(E1))
				((E2)(E2))
				((S)(S))
			)
		)
	)
	(_inst Add2 0 117(_comp Add_32)
		(_port
			((E1)(PC_Incr))
			((E2)(Displacement))
			((S)(PC_Branch))
		)
		(_use (_ent . Add_32)
		)
	)
	(_inst Mux1 0 118(_comp Mux_4x1_32b)
		(_port
			((E1)(PC_Incr))
			((E2)(PC_JMP))
			((E3)(PC_Branch))
			((E4)(Reg_1))
			((sel)(Branch))
			((S)(Nxt_Addr))
		)
		(_use (_ent . Mux_4x1_32b)
		)
	)
	(_inst Mux2 0 119(_comp Mux_2x1_32b)
		(_port
			((E1)(Reg_2))
			((E2)(Imed))
			((sel)(ALUSrc))
			((S)(B))
		)
		(_use (_ent . Mux_2x1_32b)
		)
	)
	(_inst Mux3 0 120(_comp Mux_4x1_32b)
		(_port
			((E1)(ALU_Rst))
			((E2)(MD_Dado))
			((E3)(PC_Incr))
			((E4)(_string \"00000000000000000000000000000000"\))
			((sel)(MemtoReg))
			((S)(Write_Data))
		)
		(_use (_ent . Mux_4x1_32b)
			(_port
				((E1)(E1))
				((E2)(E2))
				((E3)(E3))
				((E4)(E4))
				((sel)(sel))
				((S)(S))
			)
		)
	)
	(_inst Mux4 0 121(_comp Mux_4x1_5b)
		(_port
			((E0)(Inst(d_20_16)))
			((E1)(Inst(d_15_11)))
			((E2)(_string \"00111"\))
			((E3)(_string \"10000"\))
			((sel)(RegDest))
			((S)(Write_Reg))
		)
		(_use (_ent . Mux_4x1_5b)
			(_port
				((E0)(E0))
				((E1)(E1))
				((E2)(E2))
				((E3)(E3))
				((sel)(sel))
				((S)(S))
			)
		)
	)
	(_inst PC 0 122(_comp Reg_32)
		(_port
			((CLK)(clk))
			((ce)(ce_pc))
			((reset)(Reset))
			((E)(Nxt_Addr))
			((S)(Inst_Addr))
		)
		(_use (_ent . Reg_32)
		)
	)
	(_inst RI 0 123(_comp Reg_32)
		(_port
			((CLK)(clk))
			((ce)(ce_ri))
			((reset)(Reset))
			((E)(MI_Dado))
			((S)(Inst))
		)
		(_use (_ent . Reg_32)
		)
	)
	(_inst Sign_Ext 0 124(_comp Sign_Extend)
		(_port
			((Entrada)(Inst(d_15_0)))
			((Saida)(Imed))
		)
		(_use (_ent . Sign_Extend)
		)
	)
	(_inst SL2 0 125(_comp Shift_Left_2)
		(_port
			((E)(Imed))
			((S)(Displacement))
		)
		(_use (_ent . Shift_Left_2)
		)
	)
	(_inst SL2_2 0 126(_comp Shift_Left_2)
		(_port
			((E)(JMP_Addr))
			((S)(PC_JMP))
		)
		(_use (_ent . Shift_Left_2)
		)
	)
	(_inst Reg_File 0 127(_comp RegFile)
		(_port
			((Reset)(Reset))
			((Clk)(clk))
			((RegWrite)(RegWrite))
			((ReadReg1)(Inst(d_25_21)))
			((ReadReg2)(Inst(d_20_16)))
			((WriteReg)(Write_Reg))
			((WriteData)(Write_Data))
			((ReadData1)(Reg_1))
			((ReadData2)(Reg_2))
		)
		(_use (_ent . RegFile)
		)
	)
	(_object
		(_port (_int Reset -1 0 6(_ent(_in))))
		(_port (_int clk -1 0 7(_ent(_in))))
		(_port (_int ce_ri -1 0 8(_ent(_in))))
		(_port (_int ce_pc -1 0 9(_ent(_in))))
		(_port (_int RegWrite -1 0 10(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 11(_array -1 ((_dto i 1 i 0)))))
		(_port (_int RegDest 0 0 11(_ent(_in))))
		(_port (_int ALUSrc -1 0 12(_ent(_in))))
		(_port (_int MemtoReg 0 0 13(_ent(_in))))
		(_port (_int Branch 0 0 14(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15(_array -1 ((_dto i 3 i 0)))))
		(_port (_int ALUop 1 0 15(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 16(_array -1 ((_dto i 31 i 0)))))
		(_port (_int MI_Dado 2 0 16(_ent(_in))))
		(_port (_int MD_Dado 2 0 17(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 18(_array -1 ((_dto i 15 i 0)))))
		(_port (_int MI_ADDR 3 0 18(_ent(_out))))
		(_port (_int MD_ADDR 3 0 19(_ent(_out))))
		(_port (_int MD_WD 2 0 20(_ent(_out))))
		(_port (_int Zero -1 0 21(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 22(_array -1 ((_dto i 5 i 0)))))
		(_port (_int Cop 4 0 22(_ent(_out))))
		(_port (_int Funct 4 0 23(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 30(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 31(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 39(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 47(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 51(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 57(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 63(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~138 0 64(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 71(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 77(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 83(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 84(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1316 0 93(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~1318 0 96(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 102(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int Write_Reg 19 0 102(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~1322 0 103(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int Reg_1 20 0 103(_arch(_uni))))
		(_sig (_int Reg_2 20 0 103(_arch(_uni))))
		(_sig (_int Write_Data 20 0 103(_arch(_uni))))
		(_sig (_int B 20 0 104(_arch(_uni))))
		(_sig (_int ALU_Rst 20 0 104(_arch(_uni))))
		(_sig (_int Inst_Addr 20 0 105(_arch(_uni))))
		(_sig (_int Nxt_Addr 20 0 105(_arch(_uni))))
		(_sig (_int PC_Incr 20 0 105(_arch(_uni))))
		(_sig (_int PC_Branch 20 0 105(_arch(_uni))))
		(_sig (_int PC_JMP 20 0 105(_arch(_uni))))
		(_sig (_int Imed 20 0 106(_arch(_uni))))
		(_sig (_int Displacement 20 0 106(_arch(_uni))))
		(_sig (_int Inst 20 0 107(_arch(_uni))))
		(_sig (_int JMP_Addr 20 0 107(_arch(_uni))))
		(_prcs
			(line__111(_arch 0 0 111(_assignment (_alias((Cop)(Inst(d_31_26))))(_trgt(16))(_sens(31(d_31_26))))))
			(line__112(_arch 1 0 112(_assignment (_alias((Funct)(Inst(d_5_0))))(_trgt(17))(_sens(31(d_5_0))))))
			(line__113(_arch 2 0 113(_assignment (_trgt(32))(_sens(24(d_31_28))(31(d_25_0))))))
			(line__129(_arch 3 0 129(_assignment (_alias((MI_ADDR)(Inst_Addr(d_15_0))))(_trgt(12))(_sens(24(d_15_0))))))
			(line__130(_arch 4 0 130(_assignment (_alias((MD_ADDR)(ALU_Rst(d_15_0))))(_trgt(13))(_sens(23(d_15_0))))))
			(line__131(_arch 5 0 131(_assignment (_alias((MD_WD)(Reg_2)))(_trgt(14))(_sens(20)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
	)
	(_model . estrutural 6 -1)
)
I 000062 55 5863          1499231088572 UCP_CarimboEstrutural
(_unit VHDL (ucp_carimbo 0 4(ucp_carimboestrutural 0 24))
	(_version vd0)
	(_time 1499231088573 2017.07.05 02:04:48)
	(_source (\./../src/ucp_carimbo.vhd\))
	(_parameters tan)
	(_code 89da848783dfdd9cdad99ad3d98e8b8f808fdd8f8b)
	(_ent
		(_time 1499231003502)
	)
	(_comp
		(Carimbo_UC
			(_object
				(_port (_int CLK -1 0 27(_ent (_in))))
				(_port (_int Reset -1 0 28(_ent (_in))))
				(_port (_int HitD -1 0 29(_ent (_in))))
				(_port (_int HitI -1 0 30(_ent (_in))))
				(_port (_int Zero -1 0 31(_ent (_in))))
				(_port (_int Start -1 0 32(_ent (_in))))
				(_port (_int Funct 2 0 33(_ent (_in))))
				(_port (_int Cop 2 0 34(_ent (_in))))
				(_port (_int rw -1 0 35(_ent (_out))))
				(_port (_int menableD -1 0 36(_ent (_out))))
				(_port (_int menableI -1 0 37(_ent (_out))))
				(_port (_int ce_ri -1 0 38(_ent (_out))))
				(_port (_int ce_pc -1 0 39(_ent (_out))))
				(_port (_int RegWrite -1 0 40(_ent (_out))))
				(_port (_int RegDest 3 0 41(_ent (_out))))
				(_port (_int ALUSrc -1 0 42(_ent (_out))))
				(_port (_int MemtoReg 3 0 43(_ent (_out))))
				(_port (_int Branch 3 0 44(_ent (_out))))
				(_port (_int ALUop 4 0 45(_ent (_out))))
			)
		)
		(FD_Estrut
			(_object
				(_port (_int Reset -1 0 51(_ent (_in))))
				(_port (_int clk -1 0 52(_ent (_in))))
				(_port (_int ce_ri -1 0 53(_ent (_in))))
				(_port (_int ce_pc -1 0 54(_ent (_in))))
				(_port (_int RegWrite -1 0 55(_ent (_in))))
				(_port (_int RegDest 5 0 56(_ent (_in))))
				(_port (_int ALUSrc -1 0 57(_ent (_in))))
				(_port (_int MemtoReg 5 0 58(_ent (_in))))
				(_port (_int Branch 5 0 59(_ent (_in))))
				(_port (_int ALUop 6 0 60(_ent (_in))))
				(_port (_int MI_Dado 7 0 61(_ent (_in))))
				(_port (_int MD_Dado 7 0 62(_ent (_in))))
				(_port (_int MI_ADDR 8 0 63(_ent (_out))))
				(_port (_int MD_ADDR 8 0 64(_ent (_out))))
				(_port (_int MD_WD 7 0 65(_ent (_out))))
				(_port (_int Zero -1 0 66(_ent (_out))))
				(_port (_int Cop 9 0 67(_ent (_out))))
				(_port (_int Funct 9 0 68(_ent (_out))))
			)
		)
	)
	(_inst UC 0 89(_comp Carimbo_UC)
		(_port
			((CLK)(clk))
			((Reset)(reset))
			((HitD)(HitD))
			((HitI)(HitI))
			((Zero)(Zero))
			((Start)(start))
			((Funct)(COPExt))
			((Cop)(COP))
			((rw)(RWM))
			((menableD)(MEND))
			((menableI)(MENI))
			((ce_ri)(ce_ri))
			((ce_pc)(ce_pc))
			((RegWrite)(RegWrite))
			((RegDest)(RegDest))
			((ALUSrc)(ALUSrc))
			((MemtoReg)(MemtoReg))
			((Branch)(Branch))
			((ALUop)(ALUop))
		)
		(_use (_ent . Carimbo_UC)
		)
	)
	(_inst FD 0 90(_comp FD_Estrut)
		(_port
			((Reset)(reset))
			((clk)(clk))
			((ce_ri)(ce_ri))
			((ce_pc)(ce_pc))
			((RegWrite)(RegWrite))
			((RegDest)(RegDest))
			((ALUSrc)(ALUSrc))
			((MemtoReg)(MemtoReg))
			((Branch)(Branch))
			((ALUop)(ALUop))
			((MI_Dado)(MI_Dado))
			((MD_Dado)(MD_Dado))
			((MI_ADDR)(MI_ADDR))
			((MD_ADDR)(MD_ADDR))
			((MD_WD)(MD_WD))
			((Zero)(Zero))
			((Cop)(COP))
			((Funct)(COPExt))
		)
		(_use (_ent . FD_Estrut)
		)
	)
	(_object
		(_port (_int reset -1 0 6(_ent(_in))))
		(_port (_int clk -1 0 7(_ent(_in))))
		(_port (_int HitD -1 0 8(_ent(_in))))
		(_port (_int HitI -1 0 9(_ent(_in))))
		(_port (_int start -1 0 10(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 12(_array -1 ((_dto i 31 i 0)))))
		(_port (_int MI_Dado 0 0 12(_ent(_in))))
		(_port (_int MD_Dado 0 0 13(_ent(_in))))
		(_port (_int menableD -1 0 15(_ent(_out))))
		(_port (_int menableI -1 0 16(_ent(_out))))
		(_port (_int rw -1 0 17(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 18(_array -1 ((_dto i 15 i 0)))))
		(_port (_int MI_ADDR 1 0 18(_ent(_out))))
		(_port (_int MD_ADDR 1 0 19(_ent(_out))))
		(_port (_int MD_WD 0 0 20(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 33(_array -1 ((_dto i 5 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 41(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 45(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~132 0 56(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 60(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 61(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 63(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~136 0 67(_array -1 ((_dto i 5 i 0)))))
		(_sig (_int zero -1 0 72(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~138 0 73(_array -1 ((_dto i 5 i 0)))))
		(_sig (_int COP 10 0 73(_arch(_uni))))
		(_sig (_int COPExt 10 0 74(_arch(_uni))))
		(_sig (_int ce_ri -1 0 76(_arch(_uni))))
		(_sig (_int ce_pc -1 0 77(_arch(_uni))))
		(_sig (_int RegWrite -1 0 78(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~1310 0 79(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int RegDest 11 0 79(_arch(_uni))))
		(_sig (_int ALUSrc -1 0 80(_arch(_uni))))
		(_sig (_int MemtoReg 11 0 81(_arch(_uni))))
		(_sig (_int Branch 11 0 82(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 83(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int ALUop 12 0 83(_arch(_uni))))
		(_sig (_int MEND -1 0 84(_arch(_uni))))
		(_sig (_int MENI -1 0 85(_arch(_uni))))
		(_sig (_int RWM -1 0 86(_arch(_uni))))
		(_prcs
			(line__92(_arch 0 0 92(_assignment (_alias((menableD)(MEND)))(_simpleassign BUF)(_trgt(7))(_sens(24)))))
			(line__93(_arch 1 0 93(_assignment (_alias((menableI)(MENI)))(_simpleassign BUF)(_trgt(8))(_sens(25)))))
			(line__94(_arch 2 0 94(_assignment (_alias((rw)(RWM)))(_simpleassign BUF)(_trgt(9))(_sens(26)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . UCP_CarimboEstrutural 3 -1)
)
I 000046 55 3752          1499231196550 PMIPS
(_unit VHDL (picomips 0 5(pmips 0 15))
	(_version vd0)
	(_time 1499231196551 2017.07.05 02:06:36)
	(_source (\./../src/PicoMIPS.vhd\))
	(_parameters tan)
	(_code 4a4a1f48121d1d5c1f1a0e10124d4a4d494d4a4c43)
	(_ent
		(_time 1499231180249)
	)
	(_comp
		(UCP_Carimbo
			(_object
				(_port (_int reset -1 0 18(_ent (_in))))
				(_port (_int clk -1 0 19(_ent (_in))))
				(_port (_int HitD -1 0 20(_ent (_in))))
				(_port (_int HitI -1 0 21(_ent (_in))))
				(_port (_int start -1 0 22(_ent (_in))))
				(_port (_int MI_Dado 1 0 24(_ent (_in))))
				(_port (_int MD_Dado 1 0 25(_ent (_in))))
				(_port (_int menableD -1 0 27(_ent (_out))))
				(_port (_int menableI -1 0 28(_ent (_out))))
				(_port (_int rw -1 0 29(_ent (_out))))
				(_port (_int MI_ADDR 2 0 30(_ent (_out))))
				(_port (_int MD_ADDR 2 0 31(_ent (_out))))
				(_port (_int MD_WD 1 0 32(_ent (_out))))
			)
		)
		(Hierarq_Estrut
			(_object
				(_port (_int CLK -1 0 38(_ent (_in))))
				(_port (_int RWDP -1 0 39(_ent (_in))))
				(_port (_int MenablePD -1 0 40(_ent (_in))))
				(_port (_int MenablePI -1 0 41(_ent (_in))))
				(_port (_int EnderD 3 0 42(_ent (_in))))
				(_port (_int DadosInD 4 0 43(_ent (_in))))
				(_port (_int EnderI 3 0 44(_ent (_in))))
				(_port (_int ReadyD -1 0 45(_ent (_out))))
				(_port (_int ReadyI -1 0 46(_ent (_out))))
				(_port (_int DadosOutD 4 0 47(_ent (_out))))
				(_port (_int DadosOutI 4 0 48(_ent (_out))))
			)
		)
	)
	(_inst UCP 0 63(_comp UCP_Carimbo)
		(_port
			((reset)(reset))
			((clk)(CLK))
			((HitD)(ReadyD))
			((HitI)(ReadyI))
			((start)(start))
			((MI_Dado)(DadosOutI))
			((MD_Dado)(DadosOutD))
			((menableD)(MenablePD))
			((menableI)(MenablePI))
			((rw)(RWDP))
			((MI_ADDR)(EnderI))
			((MD_ADDR)(EnderD))
			((MD_WD)(DadosInD))
		)
		(_use (_ent . UCP_Carimbo)
		)
	)
	(_inst HE 0 64(_comp Hierarq_Estrut)
		(_port
			((CLK)(CLK))
			((RWDP)(RWDP))
			((MenablePD)(MenablePD))
			((MenablePI)(MenablePI))
			((EnderD)(EnderD))
			((DadosInD)(DadosInD))
			((EnderI)(EnderI))
			((ReadyD)(ReadyD))
			((ReadyI)(ReadyI))
			((DadosOutD)(DadosOutD))
			((DadosOutI)(DadosOutI))
		)
		(_use (_ent . Hierarq_Estrut)
		)
	)
	(_object
		(_port (_int CLK -1 0 7(_ent(_in))))
		(_port (_int reset -1 0 8(_ent(_in))))
		(_port (_int Start -1 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1 ((_dto i 31 i 0)))))
		(_port (_int v1 0 0 10(_ent(_out))))
		(_port (_int v2 0 0 10(_ent(_out))))
		(_port (_int v3 0 0 10(_ent(_out))))
		(_port (_int v4 0 0 10(_ent(_out))))
		(_port (_int v5 0 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 24(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 42(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 43(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int RWDP -1 0 51(_arch(_uni))))
		(_sig (_int MenablePD -1 0 52(_arch(_uni))))
		(_sig (_int MenablePI -1 0 53(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~136 0 54(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int EnderD 5 0 54(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 55(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int DadosInD 6 0 55(_arch(_uni))))
		(_sig (_int EnderI 5 0 56(_arch(_uni))))
		(_sig (_int ReadyD -1 0 57(_arch(_uni))))
		(_sig (_int ReadyI -1 0 58(_arch(_uni))))
		(_sig (_int DadosOutD 6 0 59(_arch(_uni))))
		(_sig (_int DadosOutI 6 0 60(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
)
I 000052 55 4355          1499231467177 Cache_dados
(_unit VHDL (cache_dados 0 29(cache_dados 0 52))
	(_version vd0)
	(_time 1499231467178 2017.07.05 02:11:07)
	(_source (\./../src/cache_dados.vhd\))
	(_parameters tan)
	(_code 7b742e7a282c2c6d21796e227c7d7f7d7a7d7f7d2d)
	(_ent
		(_time 1499231467170)
	)
	(_object
		(_gen (_int Tacesso -1 0 31 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_port (_int menable -2 0 34(_ent(_in)(_event))))
		(_port (_int OvfI -2 0 35(_ent(_in)(_event))))
		(_port (_int RW -2 0 36(_ent(_in))))
		(_port (_int RW_mem -2 0 37(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 38(_array -2 ((_dto i 15 i 0)))))
		(_port (_int Ender 0 0 38(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 39(_array -2 ((_dto i 31 i 0)))))
		(_port (_int Dados_entrada 1 0 39(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{511~downto~0}~12 0 40(_array -2 ((_dto i 511 i 0)))))
		(_port (_int Dados_mem 2 0 40(_ent(_in))))
		(_port (_int Dados_buffer 2 0 41(_ent(_out))))
		(_port (_int Ender_buffer 0 0 42(_ent(_out))))
		(_port (_int Dados_saida 1 0 43(_ent(_out))))
		(_port (_int Hit -2 0 44(_ent(_out))))
		(_port (_int OvfO -2 0 45(_ent(_out))))
		(_port (_int ReadyMD -2 0 46(_ent(_out))))
		(_port (_int v1 1 0 47(_ent(_out))))
		(_port (_int v2 1 0 47(_ent(_out))))
		(_port (_int v3 1 0 47(_ent(_out))))
		(_port (_int v4 1 0 47(_ent(_out))))
		(_port (_int v5 1 0 47(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 53(_array -2 ((_dto i 31 i 0)))))
		(_type (_int cache 0 53(_array 3 ((_to i 0 i 2047)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 54(_array -2 ((_dto i 2 i 0)))))
		(_type (_int tabela_tag 0 54(_array 5 ((_to i 0 i 127)))))
		(_sig (_int CacheD1 4 0 55(_arch(_uni((_others(_others(i 2))))))))
		(_sig (_int CacheD2 4 0 56(_arch(_uni((_others(_others(i 2))))))))
		(_sig (_int Tag_tab1 6 0 57(_arch(_uni((_others(_others(i 2))))))))
		(_sig (_int Tag_tab2 6 0 58(_arch(_uni((_others(_others(i 2))))))))
		(_type (_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 59(_array -2 ((_dto i 127 i 0)))))
		(_sig (_int Valid_tab1 7 0 59(_arch(_uni((_others(i 2)))))))
		(_sig (_int Valid_tab2 7 0 60(_arch(_uni((_others(i 2)))))))
		(_sig (_int LRU_tab1 7 0 61(_arch(_uni((_others(i 3)))))))
		(_sig (_int LRU_tab2 7 0 62(_arch(_uni((_others(i 2)))))))
		(_sig (_int Dirty1 7 0 63(_arch(_uni((_others(i 2)))))))
		(_sig (_int Dirty2 7 0 64(_arch(_uni((_others(i 2)))))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 65(_array -2 ((_dto i 2 i 0)))))
		(_sig (_int Tag_eq1 8 0 65(_arch(_uni((_others(i 2)))))))
		(_sig (_int Tag_eq2 8 0 66(_arch(_uni((_others(i 2)))))))
		(_sig (_int Hit1 -2 0 67(_arch(_uni((i 2))))))
		(_sig (_int Hit2 -2 0 68(_arch(_uni((i 2))))))
		(_prcs
			(line__73(_arch 0 0 73(_assignment (_trgt(28))(_sens(4(d_12_6))(20))(_mon))))
			(line__74(_arch 1 0 74(_assignment (_trgt(29))(_sens(4(d_12_6))(21))(_mon))))
			(line__75(_arch 2 0 75(_assignment (_trgt(30))(_sens(4(d_12_6))(4(15))(4(14))(4(13))(22)(28(2))(28(1))(28(0)))(_mon))))
			(line__76(_arch 3 0 76(_assignment (_trgt(31))(_sens(4(d_12_6))(4(15))(4(14))(4(13))(23)(29(2))(29(1))(29(0)))(_mon))))
			(line__77(_arch 4 0 77(_assignment (_trgt(10))(_sens(30)(31)))))
			(line__78(_arch 5 0 78(_prcs (_simple)(_trgt(7(d_31_0))(7(d_63_32))(7(d_95_64))(7(d_127_96))(7(d_159_128))(7(d_191_160))(7(d_223_192))(7(d_255_224))(7(d_287_256))(7(d_319_288))(7(d_351_320))(7(d_383_352))(7(d_415_384))(7(d_447_416))(7(d_479_448))(7(d_511_480))(8)(9)(11)(12)(13)(14)(15)(16)(17)(18)(19)(20)(21)(22)(23)(24)(25)(26)(27))(_sens(0)(1)(2)(3))(_mon)(_read(4(d_12_2))(4(d_15_13))(4(d_12_6))(5)(6(d_31_0))(6(d_63_32))(6(d_95_64))(6(d_127_96))(6(d_159_128))(6(d_191_160))(6(d_223_192))(6(d_255_224))(6(d_287_256))(6(d_319_288))(6(d_351_320))(6(d_383_352))(6(d_415_384))(6(d_447_416))(6(d_479_448))(6(d_511_480))(18)(19)(20)(21)(22)(23)(24)(25)(26)(27)(30)(31)))))
		)
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (1 STD_LOGIC_VECTOR)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(33686018 514)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
	)
	(_model . Cache_dados 6 -1)
)
I 000051 55 10450         1499231550392 estrutural
(_unit VHDL (hierarq_estrut 0 4(estrutural 0 21))
	(_version vd0)
	(_time 1499231550393 2017.07.05 02:12:30)
	(_source (\./../src/hierarq_mem.vhd\))
	(_parameters tan)
	(_code 7e2d727f22292f692d796f252d797f7b28787b797d)
	(_ent
		(_time 1499231550389)
	)
	(_comp
		(Cache_Inst
			(_object
				(_gen (_int Tacesso -2 0 49(_ent((ns 4617315517961601024)))))
				(_port (_int menable -1 0 52(_ent (_in))))
				(_port (_int Ender 6 0 53(_ent (_in))))
				(_port (_int Dados_from_mem 7 0 54(_ent (_in))))
				(_port (_int W -1 0 55(_ent (_in))))
				(_port (_int Dados_cache 8 0 56(_ent (_out))))
				(_port (_int Hit -1 0 57(_ent (_out))))
				(_port (_int ReadyMI -1 0 58(_ent (_out))))
			)
		)
		(UC_CACHEI
			(_object
				(_port (_int CLK -1 0 83(_ent (_in))))
				(_port (_int HitI -1 0 84(_ent (_in))))
				(_port (_int MenableProc -1 0 85(_ent (_in))))
				(_port (_int ReadyMI -1 0 86(_ent (_in))))
				(_port (_int ReadyMEM -1 0 87(_ent (_in))))
				(_port (_int MenableI -1 0 88(_ent (_out))))
				(_port (_int RWI -1 0 89(_ent (_out))))
				(_port (_int MenableMem -1 0 90(_ent (_out))))
				(_port (_int ReadyIProc -1 0 91(_ent (_out))))
			)
		)
		(Cache_dados
			(_object
				(_gen (_int Tacesso -2 0 27(_ent((ns 4617315517961601024)))))
				(_port (_int menable -1 0 30(_ent (_in))))
				(_port (_int OvfI -1 0 31(_ent (_in))))
				(_port (_int RW -1 0 32(_ent (_in))))
				(_port (_int RW_mem -1 0 33(_ent (_in))))
				(_port (_int Ender 3 0 34(_ent (_in))))
				(_port (_int Dados_entrada 4 0 35(_ent (_in))))
				(_port (_int Dados_mem 5 0 36(_ent (_in))))
				(_port (_int Dados_buffer 5 0 37(_ent (_out))))
				(_port (_int Ender_buffer 3 0 38(_ent (_out))))
				(_port (_int Dados_saida 4 0 39(_ent (_out))))
				(_port (_int Hit -1 0 40(_ent (_out))))
				(_port (_int OvfO -1 0 41(_ent (_out))))
				(_port (_int ReadyMD -1 0 42(_ent (_out))))
				(_port (_int v1 4 0 43(_ent (_out))))
				(_port (_int v2 4 0 43(_ent (_out))))
				(_port (_int v3 4 0 43(_ent (_out))))
				(_port (_int v4 4 0 43(_ent (_out))))
				(_port (_int v5 4 0 43(_ent (_out))))
			)
		)
		(UC_CACHED
			(_object
				(_port (_int CLK -1 0 97(_ent (_in))))
				(_port (_int HitD -1 0 98(_ent (_in))))
				(_port (_int RWDP -1 0 99(_ent (_in))))
				(_port (_int MenableDProc -1 0 100(_ent (_in))))
				(_port (_int ReadyMD -1 0 101(_ent (_in))))
				(_port (_int OvfO -1 0 102(_ent (_in))))
				(_port (_int ReadyMEM -1 0 103(_ent (_in))))
				(_port (_int RWD -1 0 104(_ent (_out))))
				(_port (_int MenableD -1 0 105(_ent (_out))))
				(_port (_int ReadyDProc -1 0 106(_ent (_out))))
				(_port (_int RWDM -1 0 107(_ent (_out))))
				(_port (_int RWM -1 0 108(_ent (_out))))
				(_port (_int OvfI -1 0 109(_ent (_out))))
				(_port (_int MenableMEM -1 0 110(_ent (_out))))
			)
		)
		(Mp
			(_object
				(_gen (_int BE -3 0 64(_ent((i 16)))))
				(_gen (_int BP -3 0 65(_ent((i 32)))))
				(_gen (_int Tz -2 0 66(_ent((ns 4609434218613702656)))))
				(_gen (_int Twrite -2 0 67(_ent((ns 4636737291354636288)))))
				(_gen (_int Tsetup -2 0 68(_ent((ns 4607182418800017408)))))
				(_gen (_int Tread -2 0 69(_ent((ns 4636737291354636288)))))
				(_port (_int enable -1 0 72(_ent (_in))))
				(_port (_int rw -1 0 73(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~13 0 74(_array -1 ((_dto c 2 i 0)))))
				(_port (_int ender 16 0 74(_ent (_in))))
				(_port (_int dado 9 0 75(_ent (_in))))
				(_port (_int pronto -1 0 76(_ent (_out))))
				(_port (_int dadoOut 9 0 77(_ent (_out))))
			)
		)
		(UC_MP
			(_object
				(_port (_int CLK -1 0 116(_ent (_in))))
				(_port (_int MenableD -1 0 117(_ent (_in))))
				(_port (_int MenableI -1 0 118(_ent (_in))))
				(_port (_int OvfO -1 0 119(_ent (_in))))
				(_port (_int Sel 10 0 120(_ent (_out))))
			)
		)
		(Mux_2x1_1b
			(_object
				(_port (_int E0 -1 0 136(_ent (_in))))
				(_port (_int E1 -1 0 136(_ent (_in))))
				(_port (_int sel -1 0 137(_ent (_in))))
				(_port (_int S -1 0 138(_ent (_out))))
			)
		)
		(Mux_4x1_16b
			(_object
				(_port (_int E0 11 0 126(_ent (_in))))
				(_port (_int E1 11 0 127(_ent (_in))))
				(_port (_int E2 11 0 128(_ent (_in))))
				(_port (_int E3 11 0 129(_ent (_in))))
				(_port (_int sel 12 0 130(_ent (_in))))
				(_port (_int S 11 0 131(_ent (_out))))
			)
		)
	)
	(_inst CI 0 152(_comp Cache_Inst)
		(_port
			((menable)(MeI))
			((Ender)(EnderI))
			((Dados_from_mem)(DadosMem))
			((W)(RWI))
			((Dados_cache)(DadosOutI))
			((Hit)(HitI))
			((ReadyMI)(RdCI))
		)
		(_use (_ent . Cache_Inst)
		)
	)
	(_inst UCI 0 153(_comp UC_CACHEI)
		(_port
			((CLK)(CLK))
			((HitI)(HitI))
			((MenableProc)(MenablePI))
			((ReadyMI)(RdCI))
			((ReadyMEM)(RdM))
			((MenableI)(MeI))
			((RWI)(RWI))
			((MenableMem)(MeMI))
			((ReadyIProc)(ReadyI))
		)
		(_use (_ent . UC_CACHEI)
		)
	)
	(_inst CD 0 154(_comp Cache_dados)
		(_port
			((menable)(MeD))
			((OvfI)(OvfI))
			((RW)(RWD))
			((RW_mem)(RWD_M))
			((Ender)(EnderD))
			((Dados_entrada)(DadosInD))
			((Dados_mem)(DadosMem))
			((Dados_buffer)(DadosBuffer))
			((Ender_buffer)(EnderBuffer))
			((Dados_saida)(DadosOutD))
			((Hit)(HitD))
			((OvfO)(OvfO))
			((ReadyMD)(RdCD))
			((v1)(v1))
			((v2)(v2))
			((v3)(v3))
			((v4)(v4))
			((v5)(v5))
		)
		(_use (_ent . Cache_dados)
		)
	)
	(_inst UCD 0 155(_comp UC_CACHED)
		(_port
			((CLK)(CLK))
			((HitD)(HitD))
			((RWDP)(RWDP))
			((MenableDProc)(MenablePD))
			((ReadyMD)(RdCD))
			((OvfO)(OvfO))
			((ReadyMEM)(RdM))
			((RWD)(RWD))
			((MenableD)(MeD))
			((ReadyDProc)(ReadyD))
			((RWDM)(RWD_M))
			((RWM)(RWM))
			((OvfI)(OvfI))
			((MenableMEM)(MeMD))
		)
		(_use (_ent . UC_CACHED)
		)
	)
	(_inst M_p 0 156(_comp Mp)
		(_port
			((enable)(MeM))
			((rw)(RWM))
			((ender)(EnderM))
			((dado)(DadosBuffer))
			((pronto)(RdM))
			((dadoOut)(DadosMem))
		)
		(_use (_ent . Mp)
			(_port
				((enable)(enable))
				((rw)(rw))
				((ender)(ender))
				((dado)(dado))
				((pronto)(pronto))
				((dadoOut)(dadoOut))
			)
		)
	)
	(_inst UCMP 0 157(_comp UC_MP)
		(_port
			((CLK)(CLK))
			((MenableD)(MeMD))
			((MenableI)(MeMI))
			((OvfO)(OvfO))
			((Sel)(Sel))
		)
		(_use (_ent . UC_MP)
		)
	)
	(_inst MuxMe 0 159(_comp Mux_2x1_1b)
		(_port
			((E0)(MeMI))
			((E1)(MeMD))
			((sel)(Sel(0)))
			((S)(MeM))
		)
		(_use (_ent . Mux_2x1_1b)
		)
	)
	(_inst MuxEnd 0 160(_comp Mux_4x1_16b)
		(_port
			((E0)(EnderMI))
			((E1)(EnderMD))
			((E2)(_string \"0000000000000000"\))
			((E3)(EnderBuffer))
			((sel)(Sel))
			((S)(EnderM))
		)
		(_use (_ent . Mux_4x1_16b)
			(_port
				((E0)(E0))
				((E1)(E1))
				((E2)(E2))
				((E3)(E3))
				((sel)(sel))
				((S)(S))
			)
		)
	)
	(_object
		(_port (_int CLK -1 0 6(_ent(_in))))
		(_port (_int RWDP -1 0 7(_ent(_in))))
		(_port (_int MenablePD -1 0 8(_ent(_in))))
		(_port (_int MenablePI -1 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1 ((_dto i 15 i 0)))))
		(_port (_int EnderD 0 0 10(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 11(_array -1 ((_dto i 31 i 0)))))
		(_port (_int DadosInD 1 0 11(_ent(_in))))
		(_port (_int EnderI 0 0 12(_ent(_in))))
		(_port (_int ReadyD -1 0 13(_ent(_out))))
		(_port (_int ReadyI -1 0 14(_ent(_out))))
		(_port (_int DadosOutD 1 0 15(_ent(_out))))
		(_port (_int DadosOutI 1 0 16(_ent(_out))))
		(_port (_int v1 1 0 17(_ent(_out))))
		(_port (_int v2 1 0 17(_ent(_out))))
		(_port (_int v3 1 0 17(_ent(_out))))
		(_port (_int v4 1 0 17(_ent(_out))))
		(_port (_int v5 1 0 17(_ent(_out))))
		(_type (_int STATE 0 23(_enum1 i missd rhitd whitd rdd mprdyd ibuff rhitdbuff whitdbuff rddbuff (_to i 0 i 9))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 34(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 35(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{511~downto~0}~13 0 36(_array -1 ((_dto i 511 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 53(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{511~downto~0}~134 0 54(_array -1 ((_dto i 511 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 56(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{511~downto~0}~138 0 75(_array -1 ((_dto i 511 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 120(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 126(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 130(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int MeI -1 0 141(_arch(_uni))))
		(_sig (_int RWI -1 0 141(_arch(_uni))))
		(_sig (_int HitI -1 0 141(_arch(_uni))))
		(_sig (_int RdCI -1 0 141(_arch(_uni))))
		(_sig (_int MeD -1 0 142(_arch(_uni))))
		(_sig (_int OvfI -1 0 142(_arch(_uni))))
		(_sig (_int RWD -1 0 142(_arch(_uni))))
		(_sig (_int RWD_M -1 0 142(_arch(_uni))))
		(_sig (_int HitD -1 0 142(_arch(_uni))))
		(_sig (_int OvfO -1 0 142(_arch(_uni))))
		(_sig (_int RdCD -1 0 142(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 143(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int EnderBuffer 13 0 143(_arch(_uni))))
		(_sig (_int EnderM 13 0 143(_arch(_uni))))
		(_sig (_int EnderMI 13 0 143(_arch(_uni))))
		(_sig (_int EnderMD 13 0 143(_arch(_uni))))
		(_sig (_int MeM -1 0 144(_arch(_uni))))
		(_sig (_int MeMI -1 0 144(_arch(_uni))))
		(_sig (_int MeMD -1 0 144(_arch(_uni))))
		(_sig (_int RWM -1 0 144(_arch(_uni))))
		(_sig (_int RdM -1 0 144(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{511~downto~0}~1316 0 145(_array -1 ((_dto i 511 i 0)))))
		(_sig (_int DadosMem 14 0 145(_arch(_uni))))
		(_sig (_int DadosBuffer 14 0 145(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~1318 0 146(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int Sel 15 0 146(_arch(_uni))))
		(_prcs
			(line__149(_arch 0 0 149(_assignment (_trgt(29))(_sens(6(d_15_6))))))
			(line__150(_arch 1 0 150(_assignment (_trgt(30))(_sens(4(d_15_6))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.TIME (1 TIME)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 514)
	)
	(_model . estrutural 3 -1)
)
I 000046 55 4042          1499231594390 PMIPS
(_unit VHDL (picomips 0 5(pmips 0 15))
	(_version vd0)
	(_time 1499231594391 2017.07.05 02:13:14)
	(_source (\./../src/PicoMIPS.vhd\))
	(_parameters tan)
	(_code 5e505e5d020909480c581a0406595e595d595e5857)
	(_ent
		(_time 1499231180249)
	)
	(_comp
		(UCP_Carimbo
			(_object
				(_port (_int reset -1 0 18(_ent (_in))))
				(_port (_int clk -1 0 19(_ent (_in))))
				(_port (_int HitD -1 0 20(_ent (_in))))
				(_port (_int HitI -1 0 21(_ent (_in))))
				(_port (_int start -1 0 22(_ent (_in))))
				(_port (_int MI_Dado 1 0 24(_ent (_in))))
				(_port (_int MD_Dado 1 0 25(_ent (_in))))
				(_port (_int menableD -1 0 27(_ent (_out))))
				(_port (_int menableI -1 0 28(_ent (_out))))
				(_port (_int rw -1 0 29(_ent (_out))))
				(_port (_int MI_ADDR 2 0 30(_ent (_out))))
				(_port (_int MD_ADDR 2 0 31(_ent (_out))))
				(_port (_int MD_WD 1 0 32(_ent (_out))))
			)
		)
		(Hierarq_Estrut
			(_object
				(_port (_int CLK -1 0 38(_ent (_in))))
				(_port (_int RWDP -1 0 39(_ent (_in))))
				(_port (_int MenablePD -1 0 40(_ent (_in))))
				(_port (_int MenablePI -1 0 41(_ent (_in))))
				(_port (_int EnderD 3 0 42(_ent (_in))))
				(_port (_int DadosInD 4 0 43(_ent (_in))))
				(_port (_int EnderI 3 0 44(_ent (_in))))
				(_port (_int ReadyD -1 0 45(_ent (_out))))
				(_port (_int ReadyI -1 0 46(_ent (_out))))
				(_port (_int DadosOutD 4 0 47(_ent (_out))))
				(_port (_int DadosOutI 4 0 48(_ent (_out))))
				(_port (_int v1 4 0 49(_ent (_out))))
				(_port (_int v2 4 0 49(_ent (_out))))
				(_port (_int v3 4 0 49(_ent (_out))))
				(_port (_int v4 4 0 49(_ent (_out))))
				(_port (_int v5 4 0 49(_ent (_out))))
			)
		)
	)
	(_inst UCP 0 64(_comp UCP_Carimbo)
		(_port
			((reset)(reset))
			((clk)(CLK))
			((HitD)(ReadyD))
			((HitI)(ReadyI))
			((start)(start))
			((MI_Dado)(DadosOutI))
			((MD_Dado)(DadosOutD))
			((menableD)(MenablePD))
			((menableI)(MenablePI))
			((rw)(RWDP))
			((MI_ADDR)(EnderI))
			((MD_ADDR)(EnderD))
			((MD_WD)(DadosInD))
		)
		(_use (_ent . UCP_Carimbo)
		)
	)
	(_inst HE 0 65(_comp Hierarq_Estrut)
		(_port
			((CLK)(CLK))
			((RWDP)(RWDP))
			((MenablePD)(MenablePD))
			((MenablePI)(MenablePI))
			((EnderD)(EnderD))
			((DadosInD)(DadosInD))
			((EnderI)(EnderI))
			((ReadyD)(ReadyD))
			((ReadyI)(ReadyI))
			((DadosOutD)(DadosOutD))
			((DadosOutI)(DadosOutI))
			((v1)(v1))
			((v2)(v2))
			((v3)(v3))
			((v4)(v4))
			((v5)(v5))
		)
		(_use (_ent . Hierarq_Estrut)
		)
	)
	(_object
		(_port (_int CLK -1 0 7(_ent(_in))))
		(_port (_int reset -1 0 8(_ent(_in))))
		(_port (_int Start -1 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1 ((_dto i 31 i 0)))))
		(_port (_int v1 0 0 10(_ent(_out))))
		(_port (_int v2 0 0 10(_ent(_out))))
		(_port (_int v3 0 0 10(_ent(_out))))
		(_port (_int v4 0 0 10(_ent(_out))))
		(_port (_int v5 0 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 24(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 42(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 43(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int RWDP -1 0 52(_arch(_uni))))
		(_sig (_int MenablePD -1 0 53(_arch(_uni))))
		(_sig (_int MenablePI -1 0 54(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~136 0 55(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int EnderD 5 0 55(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 56(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int DadosInD 6 0 56(_arch(_uni))))
		(_sig (_int EnderI 5 0 57(_arch(_uni))))
		(_sig (_int ReadyD -1 0 58(_arch(_uni))))
		(_sig (_int ReadyI -1 0 59(_arch(_uni))))
		(_sig (_int DadosOutD 6 0 60(_arch(_uni))))
		(_sig (_int DadosOutI 6 0 61(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
)
I 000055 55 908           1499231729986 comportamental
(_unit VHDL (reg_32 0 4(comportamental 0 12))
	(_version vd0)
	(_time 1499231729987 2017.07.05 02:15:29)
	(_source (\./../src/reg_32.vhd\))
	(_parameters tan)
	(_code 075107010550541250071458540005010201000251)
	(_ent
		(_time 1499229523860)
	)
	(_object
		(_port (_int CLK -1 0 6(_ent(_in)(_event))))
		(_port (_int ce -1 0 6(_ent(_in))))
		(_port (_int reset -1 0 6(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1 ((_dto i 31 i 0)))))
		(_port (_int E 0 0 7(_ent(_in))))
		(_port (_int S 0 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs (_trgt(4))(_sens(0)(2)(3))(_dssslsensitivity 1)(_read(1)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686019)
	)
	(_model . comportamental 1 -1)
)
I 000046 55 4042          1499231732824 PMIPS
(_unit VHDL (picomips 0 5(pmips 0 15))
	(_version vd0)
	(_time 1499231732825 2017.07.05 02:15:32)
	(_source (\./../src/PicoMIPS.vhd\))
	(_parameters tan)
	(_code 2375772729747435712567797b242324202423252a)
	(_ent
		(_time 1499231180249)
	)
	(_comp
		(UCP_Carimbo
			(_object
				(_port (_int reset -1 0 18(_ent (_in))))
				(_port (_int clk -1 0 19(_ent (_in))))
				(_port (_int HitD -1 0 20(_ent (_in))))
				(_port (_int HitI -1 0 21(_ent (_in))))
				(_port (_int start -1 0 22(_ent (_in))))
				(_port (_int MI_Dado 1 0 24(_ent (_in))))
				(_port (_int MD_Dado 1 0 25(_ent (_in))))
				(_port (_int menableD -1 0 27(_ent (_out))))
				(_port (_int menableI -1 0 28(_ent (_out))))
				(_port (_int rw -1 0 29(_ent (_out))))
				(_port (_int MI_ADDR 2 0 30(_ent (_out))))
				(_port (_int MD_ADDR 2 0 31(_ent (_out))))
				(_port (_int MD_WD 1 0 32(_ent (_out))))
			)
		)
		(Hierarq_Estrut
			(_object
				(_port (_int CLK -1 0 38(_ent (_in))))
				(_port (_int RWDP -1 0 39(_ent (_in))))
				(_port (_int MenablePD -1 0 40(_ent (_in))))
				(_port (_int MenablePI -1 0 41(_ent (_in))))
				(_port (_int EnderD 3 0 42(_ent (_in))))
				(_port (_int DadosInD 4 0 43(_ent (_in))))
				(_port (_int EnderI 3 0 44(_ent (_in))))
				(_port (_int ReadyD -1 0 45(_ent (_out))))
				(_port (_int ReadyI -1 0 46(_ent (_out))))
				(_port (_int DadosOutD 4 0 47(_ent (_out))))
				(_port (_int DadosOutI 4 0 48(_ent (_out))))
				(_port (_int v1 4 0 49(_ent (_out))))
				(_port (_int v2 4 0 49(_ent (_out))))
				(_port (_int v3 4 0 49(_ent (_out))))
				(_port (_int v4 4 0 49(_ent (_out))))
				(_port (_int v5 4 0 49(_ent (_out))))
			)
		)
	)
	(_inst UCP 0 64(_comp UCP_Carimbo)
		(_port
			((reset)(reset))
			((clk)(CLK))
			((HitD)(ReadyD))
			((HitI)(ReadyI))
			((start)(start))
			((MI_Dado)(DadosOutI))
			((MD_Dado)(DadosOutD))
			((menableD)(MenablePD))
			((menableI)(MenablePI))
			((rw)(RWDP))
			((MI_ADDR)(EnderI))
			((MD_ADDR)(EnderD))
			((MD_WD)(DadosInD))
		)
		(_use (_ent . UCP_Carimbo)
		)
	)
	(_inst HE 0 65(_comp Hierarq_Estrut)
		(_port
			((CLK)(CLK))
			((RWDP)(RWDP))
			((MenablePD)(MenablePD))
			((MenablePI)(MenablePI))
			((EnderD)(EnderD))
			((DadosInD)(DadosInD))
			((EnderI)(EnderI))
			((ReadyD)(ReadyD))
			((ReadyI)(ReadyI))
			((DadosOutD)(DadosOutD))
			((DadosOutI)(DadosOutI))
			((v1)(v1))
			((v2)(v2))
			((v3)(v3))
			((v4)(v4))
			((v5)(v5))
		)
		(_use (_ent . Hierarq_Estrut)
		)
	)
	(_object
		(_port (_int CLK -1 0 7(_ent(_in))))
		(_port (_int reset -1 0 8(_ent(_in))))
		(_port (_int Start -1 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1 ((_dto i 31 i 0)))))
		(_port (_int v1 0 0 10(_ent(_out))))
		(_port (_int v2 0 0 10(_ent(_out))))
		(_port (_int v3 0 0 10(_ent(_out))))
		(_port (_int v4 0 0 10(_ent(_out))))
		(_port (_int v5 0 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 24(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 42(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 43(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int RWDP -1 0 52(_arch(_uni))))
		(_sig (_int MenablePD -1 0 53(_arch(_uni))))
		(_sig (_int MenablePI -1 0 54(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~136 0 55(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int EnderD 5 0 55(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 56(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int DadosInD 6 0 56(_arch(_uni))))
		(_sig (_int EnderI 5 0 57(_arch(_uni))))
		(_sig (_int ReadyD -1 0 58(_arch(_uni))))
		(_sig (_int ReadyI -1 0 59(_arch(_uni))))
		(_sig (_int DadosOutD 6 0 60(_arch(_uni))))
		(_sig (_int DadosOutI 6 0 61(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
)
I 000055 55 710           1499231732830 UC_Cache_dados
(_unit VHDL (uc_cache_dados 0 4(uc_cache_dados 0 17))
	(_version vd0)
	(_time 1499231732831 2017.07.05 02:15:32)
	(_source (\./../src/uc_cache_dados.vhd\))
	(_parameters tan)
	(_code 23757227237721352120327971252b252626752527)
	(_ent
		(_time 1499229524405)
	)
	(_object
		(_port (_int RW -1 0 6(_ent(_in))))
		(_port (_int Valid_proc -1 0 7(_ent(_in))))
		(_port (_int Valid_mem -1 0 8(_ent(_out))))
		(_port (_int Hit -1 0 9(_ent(_in))))
		(_port (_int Ready_mem -1 0 10(_ent(_in))))
		(_port (_int RW_mem -1 0 11(_ent(_out))))
		(_port (_int Ready -1 0 12(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
)
I 000054 55 815           1499231732836 UC_Cache_Inst
(_unit VHDL (uc_cache_inst 0 5(uc_cache_inst 0 20))
	(_version vd0)
	(_time 1499231732837 2017.07.05 02:15:32)
	(_source (\./../src/uc_cache_inst.vhd\))
	(_parameters tan)
	(_code 33656236336731253132226961353b35363665353a)
	(_ent
		(_time 1499229524696)
	)
	(_object
		(_gen (_int Tacesso -1 0 7 \5 ns\ (_ent((ns 4617315517961601024)))))
		(_port (_int Valid_proc -2 0 10(_ent(_in))))
		(_port (_int Valid_mem -2 0 11(_ent(_out))))
		(_port (_int Hit -2 0 12(_ent(_in))))
		(_port (_int Ready -2 0 13(_ent(_out))))
		(_port (_int Ready_mem -2 0 14(_ent(_in))))
		(_port (_int RW_mem -2 0 15(_ent(_out))))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
)
I 000055 55 1089          1499231732842 comportamental
(_unit VHDL (mux_8x1_32b 0 4(comportamental 0 19))
	(_version vd0)
	(_time 1499231732843 2017.07.05 02:15:32)
	(_source (\./../src/mux_8x1_32b.vhd\))
	(_parameters tan)
	(_code 3364333735656f2667322b686a3032366530303031)
	(_ent
		(_time 1499229524880)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1 ((_dto i 31 i 0)))))
		(_port (_int E0 0 0 6(_ent(_in))))
		(_port (_int E1 0 0 7(_ent(_in))))
		(_port (_int E2 0 0 8(_ent(_in))))
		(_port (_int E3 0 0 9(_ent(_in))))
		(_port (_int E4 0 0 10(_ent(_in))))
		(_port (_int E5 0 0 11(_ent(_in))))
		(_port (_int E6 0 0 12(_ent(_in))))
		(_port (_int E7 0 0 13(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 14(_array -1 ((_dto i 2 i 0)))))
		(_port (_int sel 1 0 14(_ent(_in))))
		(_port (_int S 0 0 15(_ent(_out))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs (_simple)(_trgt(9))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . comportamental 1 -1)
)
I 000044 55 3225          1499231732862 Ram
(_unit VHDL (ram 0 27(ram 0 46))
	(_version vd0)
	(_time 1499231732863 2017.07.05 02:15:32)
	(_source (\./../src/ram.vhd\))
	(_parameters tan)
	(_code 520404515105524557564308575550545354065550)
	(_ent
		(_time 1499229524574)
	)
	(_object
		(_gen (_int BE -1 0 29 \16\ (_ent gms((i 16)))))
		(_gen (_int BP -1 0 30 \32\ (_ent gms((i 32)))))
		(_type (_int ~STRING~12 0 31(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int NA 0 0 31(_ent(_string \"mram.txt"\))))
		(_gen (_int Tz -3 0 32 \1.5 ns\ (_ent((ns 4609434218613702656)))))
		(_gen (_int Twrite -3 0 33 \1 ns\ (_ent((ns 4636737291354636288)))))
		(_gen (_int Tsetup -3 0 34 \1 ns\ (_ent gms((ns 4607182418800017408)))))
		(_gen (_int Tread -3 0 35 \1 ns\ (_ent gms((ns 4636737291354636288)))))
		(_port (_int enable -4 0 38(_ent(_in)(_event))))
		(_port (_int rw -4 0 39(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~12 0 40(_array -4 ((_dto c 2 i 0)))))
		(_port (_int ender 1 0 40(_ent(_in)(_lastevent))))
		(_port (_int pronto -4 0 41(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~12 0 42(_array -4 ((_dto c 3 i 0)))))
		(_port (_int dado 2 0 42(_ent(_inout)(_lastevent))))
		(_type (_int ~STD_LOGIC_VECTOR{BP/4-1~downto~0}~13 0 49(_array -4 ((_dto c 4 i 0)))))
		(_type (_int tipo_memoria 0 49(_array 3 ((_to i 0 c 5)))))
		(_sig (_int Mram 4 0 50(_arch(_uni((_others(_others(i 2)))))(_param_in)(_param_out))))
		(_type (_int ~INTEGER~range~0~to~{2**BE-1}~13 0 58(_scalar (_to i 0 c 6))))
		(_var (_int endereco 5 0 58(_prcs 0)))
		(_type (_int ~INTEGER~range~0~to~{2**BE-1}~131 0 59(_scalar (_to i 0 c 7))))
		(_var (_int endereco1 6 0 59(_prcs 0)))
		(_type (_int ~INTEGER~range~0~to~{2**BE-1}~132 0 60(_scalar (_to i 0 c 8))))
		(_var (_int endereco2 7 0 60(_prcs 0)))
		(_type (_int ~INTEGER~range~0~to~{2**BE-1}~133 0 61(_scalar (_to i 0 c 9))))
		(_var (_int endereco3 8 0 61(_prcs 0)))
		(_var (_int inicio -4 0 62(_prcs 0((i 3)))))
		(_type (_int HexTable 0 64(_array -1 ((_uto i 0 i 255(_enum -2))))))
		(_type (_int ~HexTable{'0'~to~'F'}~13 0 66(_array -1 ((_to i 48 i 70(_enum -2))))))
		(_cnst (_int lookup 10 0 66(_int(((i 0))((i 1))((i 2))((i 3))((i 4))((i 5))((i 6))((i 7))((i 8))((i 9))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i 10))((i 11))((i 12))((i 13))((i 14))((i 15))))))
		(_prcs
			(Carga_Inicial_e_Ram_Memoria(_arch 0 0 57(_prcs (_simple)(_trgt(3)(4)(5))(_sens(0))(_mon)(_read(1)(2)(4)(5)))))
		)
		(_subprogram
			(_int fill_memory 1 0 63(_arch(_proc)))
			(_ext READLINE (2 0))
			(_ext READ (2 14))
			(_ext READ (2 10))
		)
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extstd.TEXTIO.TEXT (2 TEXT)))
		(_type (_ext ~extstd.TEXTIO.LINE (2 LINE)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (1 STD_LOGIC_VECTOR)))
	)
	(_split (5)
	)
	(_use (std(standard))(ieee(std_logic_1164))(std(TEXTIO))(ieee(STD_LOGIC_SIGNED))(ieee(std_logic_arith)))
	(_model . Ram 10 -1)
)
I 000055 55 969           1499231732896 comportamental
(_unit VHDL (mux_4x1_32b 0 4(comportamental 0 10))
	(_version vd0)
	(_time 1499231732897 2017.07.05 02:15:32)
	(_source (\./../src/mux_4x1_32b.vhd\))
	(_parameters tan)
	(_code 7126717175272d642677652a287270742772727273)
	(_ent
		(_time 1499229523526)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 5(_array -1 ((_dto i 31 i 0)))))
		(_port (_int E1 0 0 5(_ent(_in))))
		(_port (_int E2 0 0 5(_ent(_in))))
		(_port (_int E3 0 0 5(_ent(_in))))
		(_port (_int E4 0 0 5(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1 ((_dto i 1 i 0)))))
		(_port (_int sel 1 0 6(_ent(_in))))
		(_port (_int S 0 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs (_simple)(_trgt(5))(_sens(0)(1)(2)(3)(4)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . comportamental 1 -1)
)
I 000046 55 1465          1499231732935 UC_CD
(_unit VHDL (uc_cached 0 28(uc_cd 0 49))
	(_version vd0)
	(_time 1499231732936 2017.07.05 02:15:32)
	(_source (\./../src/uc_cached.vhd\))
	(_parameters tan)
	(_code 91c7c09e93c593879b9080cbc39799979497959694)
	(_ent
		(_time 1499229523288)
	)
	(_object
		(_port (_int CLK -1 0 30(_ent(_in)(_event))))
		(_port (_int HitD -1 0 31(_ent(_in))))
		(_port (_int RWDP -1 0 32(_ent(_in))))
		(_port (_int MenableDProc -1 0 33(_ent(_in))))
		(_port (_int ReadyMD -1 0 34(_ent(_in))))
		(_port (_int OvfO -1 0 35(_ent(_in))))
		(_port (_int ReadyMEM -1 0 36(_ent(_in))))
		(_port (_int RWD -1 0 37(_ent(_out))))
		(_port (_int MenableD -1 0 38(_ent(_out))))
		(_port (_int ReadyDProc -1 0 39(_ent(_out))))
		(_port (_int RWDM -1 0 40(_ent(_out))))
		(_port (_int RWM -1 0 41(_ent(_out))))
		(_port (_int OvfI -1 0 42(_ent(_out))))
		(_port (_int MenableMEM -1 0 43(_ent(_out))))
		(_type (_int STATE 0 50(_enum1 i missd rhitd whitd rdd mprdyd ibuff rhitdbuff whitdbuff rddbuff (_to i 0 i 9))))
		(_sig (_int estado 0 0 51(_arch(_uni((i 0))))))
		(_sig (_int next_estado 0 0 52(_arch(_uni))))
		(_prcs
			(line__54(_arch 0 0 54(_prcs (_simple)(_trgt(7)(8)(9)(10)(11)(12)(13)(15))(_sens(1)(2)(3)(4)(5)(6)(14)))))
			(line__169(_arch 1 0 169(_prcs (_trgt(14))(_sens(0)(15))(_dssslsensitivity 1))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . UC_CD 2 -1)
)
I 000046 55 1082          1499231732967 UCMPA
(_unit VHDL (uc_mp 0 28(ucmpa 0 40))
	(_version vd0)
	(_time 1499231732968 2017.07.05 02:15:32)
	(_source (\./../src/uc_mp.vhd\))
	(_parameters tan)
	(_code b0e6e1e4b3e4b2a6e7e1a0ebe4b6b3b5e6b6e4b7b0)
	(_ent
		(_time 1499229523557)
	)
	(_object
		(_port (_int CLK -1 0 30(_ent(_in)(_event))))
		(_port (_int MenableD -1 0 31(_ent(_in))))
		(_port (_int MenableI -1 0 32(_ent(_in))))
		(_port (_int OvfO -1 0 33(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 34(_array -1 ((_dto i 1 i 0)))))
		(_port (_int Sel 0 0 34(_ent(_out))))
		(_type (_int STATE 0 41(_enum1 s i d b (_to i 0 i 3))))
		(_sig (_int estado 1 0 42(_arch(_uni((i 0))))))
		(_sig (_int next_estado 1 0 43(_arch(_uni))))
		(_prcs
			(line__45(_arch 0 0 45(_prcs (_simple)(_trgt(4)(6))(_sens(1)(2)(3)(5)))))
			(line__81(_arch 1 0 81(_prcs (_trgt(5))(_sens(0)(6))(_dssslsensitivity 1))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(771)
	)
	(_model . UCMPA 2 -1)
)
I 000054 55 1202          1499231732994 UC_CACHEI_ASM
(_unit VHDL (uc_cachei 0 28(uc_cachei_asm 0 44))
	(_version vd0)
	(_time 1499231732995 2017.07.05 02:15:32)
	(_source (\./../src/uc_cachei.vhd\))
	(_parameters tan)
	(_code cf999e9a9a9bcdd9c89ade959dc9c7c9cac9c6c8ca)
	(_ent
		(_time 1499229523582)
	)
	(_object
		(_port (_int CLK -1 0 30(_ent(_in)(_event))))
		(_port (_int HitI -1 0 31(_ent(_in))))
		(_port (_int MenableProc -1 0 32(_ent(_in))))
		(_port (_int ReadyMI -1 0 33(_ent(_in))))
		(_port (_int ReadyMEM -1 0 34(_ent(_in))))
		(_port (_int MenableI -1 0 35(_ent(_out))))
		(_port (_int RWI -1 0 36(_ent(_out))))
		(_port (_int MenableMem -1 0 37(_ent(_out))))
		(_port (_int ReadyIProc -1 0 38(_ent(_out))))
		(_type (_int STATE 0 45(_enum1 i missi hi mprdyi rdi (_to i 0 i 4))))
		(_sig (_int estado 0 0 46(_arch(_uni((i 0))))))
		(_sig (_int next_estado 0 0 47(_arch(_uni))))
		(_prcs
			(line__49(_arch 0 0 49(_prcs (_simple)(_trgt(5)(6)(7)(8)(10))(_sens(1)(2)(3)(4)(9)))))
			(line__95(_arch 1 0 95(_prcs (_trgt(9))(_sens(0)(10))(_dssslsensitivity 1))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . UC_CACHEI_ASM 2 -1)
)
I 000055 55 2085          1499231733023 comportamental
(_unit VHDL (regfile 0 6(comportamental 0 20))
	(_version vd0)
	(_time 1499231733024 2017.07.05 02:15:33)
	(_source (\./../src/regfile.vhd\))
	(_parameters tan)
	(_code eeb8b8bdbeb9bdf8eae0f7b4ece8ebe9ece8ebe8e9)
	(_ent
		(_time 1499229524238)
	)
	(_object
		(_port (_int Reset -1 0 8(_ent(_in))))
		(_port (_int Clk -1 0 9(_ent(_in)(_event))))
		(_port (_int RegWrite -1 0 10(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 11(_array -1 ((_dto i 4 i 0)))))
		(_port (_int ReadReg1 0 0 11(_ent(_in))))
		(_port (_int ReadReg2 0 0 12(_ent(_in))))
		(_port (_int WriteReg 0 0 13(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 14(_array -1 ((_dto i 31 i 0)))))
		(_port (_int WriteData 1 0 14(_ent(_in))))
		(_port (_int ReadData1 1 0 15(_ent(_out))))
		(_port (_int ReadData2 1 0 16(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 23(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rede_reg 0 23(_array 2 ((_to i 0 i 31)))))
		(_var (_int regfile 3 0 24(_prcs 0((_others(_others(i 2)))))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs (_simple)(_trgt(7)(8))(_sens(0)(1)(2)(3)(4)(5))(_mon)(_read(6)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(std_logic_arith)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . comportamental 1 -1)
)
I 000055 55 1073          1499231733097 comportamental
(_unit VHDL (sign_extend 0 4(comportamental 0 11))
	(_version vd0)
	(_time 1499231733098 2017.07.05 02:15:33)
	(_source (\./../src/sign_extend.vhd\))
	(_parameters tan)
	(_code 2d7b7b29707a7e3b792e6b77792a252a292b282b78)
	(_ent
		(_time 1499229523731)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 6(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Entrada 0 0 6(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1 ((_dto i 31 i 0)))))
		(_port (_int Saida 1 0 7(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 12(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int vetor 2 0 12(_arch(_uni))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs (_simple)(_trgt(1)(2))(_sens(0)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_static
		(50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
	)
	(_model . comportamental 1 -1)
)
I 000055 55 699           1499231733177 comportamental
(_unit VHDL (shift_left_2 0 4(comportamental 0 9))
	(_version vd0)
	(_time 1499231733178 2017.07.05 02:15:33)
	(_source (\./../src/shift_left_2.vhd\))
	(_parameters tan)
	(_code 8bdddd85d1dcd69d8dde9fd28c8dd88d8e8d8d8c8f)
	(_ent
		(_time 1499229524483)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 5(_array -1 ((_dto i 31 i 0)))))
		(_port (_int E 0 0 5(_ent(_in))))
		(_port (_int S 0 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment (_trgt(1))(_sens(0(d_29_0))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
	)
	(_model . comportamental 1 -1)
)
I 000055 55 788           1499231733201 comportamental
(_unit VHDL (re 0 4(comportamental 0 13))
	(_version vd0)
	(_time 1499231733202 2017.07.05 02:15:33)
	(_source (\./../src/re.vhd\))
	(_parameters tan)
	(_code 9acccd95cecccc8c9e9988c0ce9d989c9f9d989c9f)
	(_ent
		(_time 1499229524513)
	)
	(_object
		(_port (_int CLK -1 0 6(_ent(_in)(_event))))
		(_port (_int Reset -1 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1 ((_dto i 4 i 0)))))
		(_port (_int D 0 0 8(_ent(_in))))
		(_port (_int S 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs (_trgt(3))(_sens(0)(1)(2))(_dssslsensitivity 1))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 2)
	)
	(_model . comportamental 1 -1)
)
I 000055 55 908           1499231733226 comportamental
(_unit VHDL (reg_32 0 4(comportamental 0 12))
	(_version vd0)
	(_time 1499231733227 2017.07.05 02:15:33)
	(_source (\./../src/reg_32.vhd\))
	(_parameters tan)
	(_code b9efeeedb5eeeaaceeb9aae6eabebbbfbcbfbebcef)
	(_ent
		(_time 1499229523860)
	)
	(_object
		(_port (_int CLK -1 0 6(_ent(_in)(_event))))
		(_port (_int ce -1 0 6(_ent(_in))))
		(_port (_int reset -1 0 6(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1 ((_dto i 31 i 0)))))
		(_port (_int E 0 0 7(_ent(_in))))
		(_port (_int S 0 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs (_trgt(4))(_sens(0)(2)(3))(_dssslsensitivity 1)(_read(1)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686019)
	)
	(_model . comportamental 1 -1)
)
I 000055 55 999           1499231733250 comportamental
(_unit VHDL (mux_4x1_16b 0 4(comportamental 1 15))
	(_version vd0)
	(_time 1499231733251 2017.07.05 02:15:33)
	(_source (\./../src/mux_4x1_5b.vhd\(\./../src/mux_4x1_16b.vhd\)))
	(_parameters tan)
	(_code c99ec89dc59f95dc9e9bdd9290cac8cc9fcac8cacf)
	(_ent
		(_time 1499229524112)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 6(_array -1 ((_dto i 15 i 0)))))
		(_port (_int E0 0 0 6(_ent(_in))))
		(_port (_int E1 0 0 7(_ent(_in))))
		(_port (_int E2 0 0 8(_ent(_in))))
		(_port (_int E3 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1 ((_dto i 1 i 0)))))
		(_port (_int sel 1 0 10(_ent(_in))))
		(_port (_int S 0 0 11(_ent(_out))))
		(_prcs
			(line__17(_arch 0 1 17(_prcs (_simple)(_trgt(5))(_sens(0)(1)(2)(3)(4)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . comportamental 1 -1)
)
I 000055 55 2580          1499231733283 comportamental
(_unit VHDL (minst 0 5(comportamental 0 12))
	(_version vd0)
	(_time 1499231733284 2017.07.05 02:15:33)
	(_source (\./../src/minst.vhd\))
	(_parameters tan)
	(_code e8bfe9bbe9bfe9ffeabafcb2edeee1eebdefebefec)
	(_ent
		(_time 1499229523477)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 7(_array -1 ((_dto i 11 i 0)))))
		(_port (_int ReadAddr 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int Inst 1 0 8(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 13(_array -1 ((_dto i 31 i 0)))))
		(_type (_int memoria 0 13(_array 2 ((_to i 0 i 4095)))))
		(_sig (_int mem 3 0 14(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment (_trgt(2(0))))))
			(line__17(_arch 1 0 17(_assignment (_trgt(2(1))))))
			(line__18(_arch 2 0 18(_assignment (_trgt(2(2))))))
			(line__19(_arch 3 0 19(_assignment (_trgt(2(3))))))
			(line__20(_arch 4 0 20(_assignment (_trgt(2(4))))))
			(line__21(_arch 5 0 21(_assignment (_trgt(2(8))))))
			(line__22(_arch 6 0 22(_assignment (_trgt(2(16))))))
			(line__23(_arch 7 0 23(_assignment (_trgt(2(1024))))))
			(line__24(_arch 8 0 24(_assignment (_trgt(2(1027))))))
			(line__25(_arch 9 0 25(_assignment (_trgt(2(1028))))))
			(line__26(_arch 10 0 26(_assignment (_trgt(2(1029))))))
			(line__27(_arch 11 0 27(_prcs (_simple)(_trgt(1))(_sens(0))(_mon)(_read(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33751554 33686018 33686018 33686018 50463234 33686018 33686018 33686275)
		(33686018 33686018 33686018 50463234 33686018 33686019 33751554 33686018)
		(33686018 33686018 33686274 33686018 33686018 33686019 33751554 33751555)
		(33686018 33686018 33686274 50463234 50463234 33686018 33686018 33686018)
		(50463234 33686018 33751810 33686274 33686018 33686018 33686018 33751555)
		(33686018 33686018 33751811 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686019 33686018 33686018 33686018 33686274 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019)
		(33751555 33686275 33686274 33686018 33686018 33686018 33686018 33751554)
		(33686019 33686275 33686274 50463234 33686018 33686018 33686018 33751554)
		(33686018 33686275 33686018 33686018 33686018 33686018 33686018 33686019)
	)
	(_model . comportamental 12 -1)
)
I 000055 55 667           1499231733309 comportamental
(_unit VHDL (mux_2x1_1b 0 4(comportamental 0 10))
	(_version vd0)
	(_time 1499231733310 2017.07.05 02:15:33)
	(_source (\./../src/mux_2x1_1b.vhd\))
	(_parameters tan)
	(_code 085f0a0f055e541d5e581a53510b090d5e0b090e0a)
	(_ent
		(_time 1499229523666)
	)
	(_object
		(_port (_int E0 -1 0 5(_ent(_in))))
		(_port (_int E1 -1 0 5(_ent(_in))))
		(_port (_int sel -1 0 6(_ent(_in))))
		(_port (_int S -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment (_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . comportamental 1 -1)
)
I 000055 55 747           1499231733334 comportamental
(_unit VHDL (mux_2x1_5b 0 5(comportamental 0 11))
	(_version vd0)
	(_time 1499231733335 2017.07.05 02:15:33)
	(_source (\./../src/mux_2x1_5b.vhd\))
	(_parameters tan)
	(_code 2770252225717b327170357c7e2426227124222125)
	(_ent
		(_time 1499229524790)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1 ((_dto i 4 i 0)))))
		(_port (_int E0 0 0 6(_ent(_in))))
		(_port (_int E1 0 0 6(_ent(_in))))
		(_port (_int sel -1 0 7(_ent(_in))))
		(_port (_int S 0 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment (_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . comportamental 1 -1)
)
I 000055 55 890           1499231733358 comportamental
(_unit VHDL (mux_4x1_1b 0 4(comportamental 0 15))
	(_version vd0)
	(_time 1499231733359 2017.07.05 02:15:33)
	(_source (\./../src/mux_4x1_1b.vhd\))
	(_parameters tan)
	(_code 3661343235606a236164226d6f3537336035373034)
	(_ent
		(_time 1499229524538)
	)
	(_object
		(_port (_int E0 -1 0 6(_ent(_in))))
		(_port (_int E1 -1 0 7(_ent(_in))))
		(_port (_int E2 -1 0 8(_ent(_in))))
		(_port (_int E3 -1 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1 ((_dto i 1 i 0)))))
		(_port (_int sel 0 0 10(_ent(_in))))
		(_port (_int S -1 0 11(_ent(_out))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs (_simple)(_trgt(5))(_sens(0)(1)(2)(3)(4)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . comportamental 1 -1)
)
I 000055 55 751           1499231733381 comportamental
(_unit VHDL (mux_2x1_32b 0 4(comportamental 0 10))
	(_version vd0)
	(_time 1499231733382 2017.07.05 02:15:33)
	(_source (\./../src/mux_2x1_32b.vhd\))
	(_parameters tan)
	(_code 5601545455000a430006440d0f5557530055555554)
	(_ent
		(_time 1499229524766)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 5(_array -1 ((_dto i 31 i 0)))))
		(_port (_int E1 0 0 5(_ent(_in))))
		(_port (_int E2 0 0 5(_ent(_in))))
		(_port (_int sel -1 0 6(_ent(_in))))
		(_port (_int S 0 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment (_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . comportamental 1 -1)
)
I 000043 55 4802          1499231733411 Mp
(_unit VHDL (mp 0 7(mp 0 26))
	(_version vd0)
	(_time 1499231733412 2017.07.05 02:15:33)
	(_source (\./../src/mp.vhd\))
	(_parameters tan)
	(_code 75227775702275622776312e247321727573217275)
	(_ent
		(_time 1499229524702)
	)
	(_object
		(_gen (_int BE -1 0 9 \16\ (_ent gms((i 16)))))
		(_gen (_int BP -1 0 10 \32\ (_ent((i 32)))))
		(_gen (_int Tz -2 0 11 \1.5 ns\ (_ent((ns 4609434218613702656)))))
		(_gen (_int Twrite -2 0 12 \1 ns\ (_ent((ns 4636737291354636288)))))
		(_gen (_int Tsetup -2 0 13 \1 ns\ (_ent((ns 4607182418800017408)))))
		(_gen (_int Tread -2 0 14 \1 ns\ (_ent gms((ns 4636737291354636288)))))
		(_port (_int enable -3 0 17(_ent(_in)(_event))))
		(_port (_int rw -3 0 18(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~12 0 19(_array -3 ((_dto c 1 i 0)))))
		(_port (_int ender 0 0 19(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{511~downto~0}~12 0 20(_array -3 ((_dto i 511 i 0)))))
		(_port (_int dado 1 0 20(_ent(_in))))
		(_port (_int pronto -3 0 21(_ent(_out))))
		(_port (_int dadoOut 1 0 22(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{BP/4-1~downto~0}~13 0 29(_array -3 ((_dto c 2 i 0)))))
		(_type (_int tipo_memoria 0 29(_array 2 ((_to i 0 c 3)))))
		(_sig (_int MMp 3 0 30(_arch(_uni((_others(_others(i 2))))))))
		(_type (_int ~INTEGER~range~0~to~{2**BE-1}~13 0 33(_scalar (_to i 0 c 4))))
		(_var (_int endereco 4 0 33(_prcs 0)))
		(_prcs
			(line__32(_arch 0 0 32(_prcs (_simple)(_trgt(6)(4)(5)(5(d_7_0))(5(d_15_8))(5(d_23_16))(5(d_31_24))(5(d_39_32))(5(d_47_40))(5(d_55_48))(5(d_63_56))(5(d_71_64))(5(d_79_72))(5(d_87_80))(5(d_95_88))(5(d_103_96))(5(d_111_104))(5(d_119_112))(5(d_127_120))(5(d_135_128))(5(d_143_136))(5(d_151_144))(5(d_159_152))(5(d_167_160))(5(d_175_168))(5(d_183_176))(5(d_191_184))(5(d_199_192))(5(d_207_200))(5(d_215_208))(5(d_223_216))(5(d_231_224))(5(d_239_232))(5(d_247_240))(5(d_255_248))(5(d_263_256))(5(d_271_264))(5(d_279_272))(5(d_287_280))(5(d_295_288))(5(d_303_296))(5(d_311_304))(5(d_319_312))(5(d_327_320))(5(d_335_328))(5(d_343_336))(5(d_351_344))(5(d_359_352))(5(d_367_360))(5(d_375_368))(5(d_383_376))(5(d_391_384))(5(d_399_392))(5(d_407_400))(5(d_415_408))(5(d_423_416))(5(d_431_424))(5(d_439_432))(5(d_447_440))(5(d_455_448))(5(d_463_456))(5(d_471_464))(5(d_479_472))(5(d_487_480))(5(d_495_488))(5(d_503_496))(5(d_511_504)))(_sens(0))(_mon)(_read(6)(1)(2)(3(d_7_0))(3(d_15_8))(3(d_23_16))(3(d_31_24))(3(d_39_32))(3(d_47_40))(3(d_55_48))(3(d_63_56))(3(d_71_64))(3(d_79_72))(3(d_87_80))(3(d_95_88))(3(d_103_96))(3(d_111_104))(3(d_119_112))(3(d_127_120))(3(d_135_128))(3(d_143_136))(3(d_151_144))(3(d_159_152))(3(d_167_160))(3(d_175_168))(3(d_183_176))(3(d_191_184))(3(d_199_192))(3(d_207_200))(3(d_215_208))(3(d_223_216))(3(d_231_224))(3(d_239_232))(3(d_247_240))(3(d_255_248))(3(d_263_256))(3(d_271_264))(3(d_279_272))(3(d_287_280))(3(d_295_288))(3(d_303_296))(3(d_311_304))(3(d_319_312))(3(d_327_320))(3(d_335_328))(3(d_343_336))(3(d_351_344))(3(d_359_352))(3(d_367_360))(3(d_375_368))(3(d_383_376))(3(d_391_384))(3(d_399_392))(3(d_407_400))(3(d_415_408))(3(d_423_416))(3(d_431_424))(3(d_439_432))(3(d_447_440))(3(d_455_448))(3(d_463_456))(3(d_471_464))(3(d_479_472))(3(d_487_480))(3(d_495_488))(3(d_503_496))(3(d_511_504))))))
		)
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (1 STD_LOGIC_VECTOR)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_static
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
	)
	(_model . Mp 5 -1)
)
I 000055 55 1807          1499231733463 comportamental
(_unit VHDL (maprom_cop 0 5(comportamental 0 13))
	(_version vd0)
	(_time 1499231733464 2017.07.05 02:15:33)
	(_source (\./../src/maprom_cop.vhd\))
	(_parameters tan)
	(_code a4f3a6f3a1f2f0b3a7f7e2fea1a1f2a2a7a2f2a3a4)
	(_ent
		(_time 1499229524660)
	)
	(_object
		(_port (_int CLK -1 0 7(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8(_array -1 ((_dto i 5 i 0)))))
		(_port (_int cop 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 9(_array -1 ((_dto i 4 i 0)))))
		(_port (_int Lcop 1 0 9(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 14(_array -1 ((_dto i 4 i 0)))))
		(_type (_int memoria 0 14(_array 2 ((_to i 0 i 63)))))
		(_sig (_int mem 3 0 15(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__17(_arch 0 0 17(_assignment (_trgt(3(2))))))
			(line__18(_arch 1 0 18(_assignment (_trgt(3(3))))))
			(line__19(_arch 2 0 19(_assignment (_trgt(3(4))))))
			(line__20(_arch 3 0 20(_assignment (_trgt(3(5))))))
			(line__21(_arch 4 0 21(_assignment (_trgt(3(8))))))
			(line__22(_arch 5 0 22(_assignment (_trgt(3(10))))))
			(line__23(_arch 6 0 23(_assignment (_trgt(3(35))))))
			(line__24(_arch 7 0 24(_assignment (_trgt(3(43))))))
			(line__25(_arch 8 0 25(_assignment (_trgt(3(63))))))
			(line__26(_arch 9 0 26(_prcs (_trgt(2))(_sens(0)(1)(3))(_dssslsensitivity 1)(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50463235 2)
		(50463235 3)
		(50529026 2)
		(33686019 2)
		(50528770 2)
		(33751810 2)
		(50463234 3)
		(33751554 2)
		(33686018 2)
	)
	(_model . comportamental 10 -1)
)
I 000055 55 3846          1499231733489 comportamental
(_unit VHDL (mc 0 5(comportamental 0 13))
	(_version vd0)
	(_time 1499231733490 2017.07.05 02:15:33)
	(_source (\./../src/mc.vhd\))
	(_parameters tan)
	(_code c394c196c394c3d5c297879991c597c5c0c597c5c0)
	(_ent
		(_time 1499229524825)
	)
	(_object
		(_port (_int CLK -1 0 7(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1 ((_dto i 4 i 0)))))
		(_port (_int Estd 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{29~downto~0}~12 0 9(_array -1 ((_dto i 29 i 0)))))
		(_port (_int MicroInst 1 0 9(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{29~downto~0}~13 0 14(_array -1 ((_dto i 29 i 0)))))
		(_type (_int memoria 0 14(_array 2 ((_to i 0 i 31)))))
		(_sig (_int mem 3 0 15(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__17(_arch 0 0 17(_assignment (_trgt(3(0))))))
			(line__18(_arch 1 0 18(_assignment (_trgt(3(1))))))
			(line__19(_arch 2 0 19(_assignment (_trgt(3(2))))))
			(line__20(_arch 3 0 20(_assignment (_trgt(3(3))))))
			(line__21(_arch 4 0 21(_assignment (_trgt(3(4))))))
			(line__22(_arch 5 0 22(_assignment (_trgt(3(5))))))
			(line__23(_arch 6 0 23(_assignment (_trgt(3(6))))))
			(line__24(_arch 7 0 24(_assignment (_trgt(3(7))))))
			(line__25(_arch 8 0 25(_assignment (_trgt(3(8))))))
			(line__26(_arch 9 0 26(_assignment (_trgt(3(9))))))
			(line__27(_arch 10 0 27(_assignment (_trgt(3(10))))))
			(line__28(_arch 11 0 28(_assignment (_trgt(3(11))))))
			(line__29(_arch 12 0 29(_assignment (_trgt(3(12))))))
			(line__30(_arch 13 0 30(_assignment (_trgt(3(13))))))
			(line__31(_arch 14 0 31(_assignment (_trgt(3(14))))))
			(line__32(_arch 15 0 32(_assignment (_trgt(3(15))))))
			(line__33(_arch 16 0 33(_assignment (_trgt(3(16))))))
			(line__34(_arch 17 0 34(_assignment (_trgt(3(17))))))
			(line__35(_arch 18 0 35(_assignment (_trgt(3(18))))))
			(line__36(_arch 19 0 36(_assignment (_trgt(3(19))))))
			(line__37(_arch 20 0 37(_assignment (_trgt(3(20))))))
			(line__38(_arch 21 0 38(_assignment (_trgt(3(21))))))
			(line__39(_arch 22 0 39(_prcs (_trgt(2))(_sens(0)(3)(1))(_dssslsensitivity 1)(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 50463234 33686018 33686018 33686018 33686018 33686018 514)
		(33686274 33751554 33686018 33686019 33686018 33686018 33751554 770)
		(33686019 50463234 33686018 33686019 33686018 33686018 33686274 514)
		(33751810 50463234 50463234 33686019 33686018 33686275 33686019 515)
		(33751810 50463234 33751554 33686018 33686018 33686274 50463234 515)
		(33686018 50463234 33686018 33686019 33686018 50463234 33686019 514)
		(33686018 50463234 33686018 33686019 33686018 33686274 33686019 514)
		(33686018 50463234 33686018 50528771 33686018 50463234 33686019 514)
		(33686018 50463234 33686018 33686019 33686019 50463234 33686019 514)
		(33686018 50463234 33686018 50463235 33686018 50463234 33686019 514)
		(33686018 50463234 33686018 50463235 33686019 50463234 33686019 514)
		(33686018 50463234 33686018 33751555 33686018 50463234 33686019 514)
		(33686018 50463234 33686018 33751555 33686018 50463490 33686019 514)
		(33686018 50463234 33686018 33751555 33686019 50463234 33686019 514)
		(33751554 50529027 33686018 33686019 33686019 33686018 33686018 514)
		(33751554 50463234 33686018 33686019 33686274 33686018 33686274 514)
		(33751554 50463234 33686019 33686019 33686019 33686018 33686018 514)
		(33686018 50463234 33686018 33686019 33751554 33686018 33686274 514)
		(50463234 33686274 33751555 33686018 50463234 33751554 33686019 514)
		(33686018 50463234 33686018 33686019 33751810 33686018 33686274 514)
	)
	(_model . comportamental 23 -1)
)
I 000055 55 1277          1499231733517 comportamental
(_unit VHDL (mdado 0 5(comportamental 0 12))
	(_version vd0)
	(_time 1499231733518 2017.07.05 02:15:33)
	(_source (\./../src/mdado.vhd\))
	(_parameters tan)
	(_code d384d181d48486c5d6d09589d6d5d7d5d2d5d7d585)
	(_ent
		(_time 1499229523942)
	)
	(_object
		(_port (_int CLK -1 0 6(_ent(_in)(_event))))
		(_port (_int Menable -1 0 6(_ent(_in))))
		(_port (_int rw -1 0 6(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 7(_array -1 ((_dto i 11 i 0)))))
		(_port (_int Addr 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int WriteData 1 0 8(_ent(_in))))
		(_port (_int ReadData 1 0 9(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 13(_array -1 ((_dto i 31 i 0)))))
		(_type (_int memoria 0 13(_array 2 ((_to i 0 i 4095)))))
		(_sig (_int mem 3 0 14(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs (_simple)(_trgt(6)(5))(_sens(0)(1)(2)(3))(_mon)(_read(6)(4)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . comportamental 1 -1)
)
I 000055 55 1740          1499231733543 comportamental
(_unit VHDL (maprom_funct 0 5(comportamental 0 13))
	(_version vd0)
	(_time 1499231733544 2017.07.05 02:15:33)
	(_source (\./../src/maprom_funct.vhd\))
	(_parameters tan)
	(_code f2a5f0a2f1a4a6e5f1a0b4a8f7f7a4f4f4f5f7f4a7)
	(_ent
		(_time 1499229525052)
	)
	(_object
		(_port (_int CLK -1 0 7(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8(_array -1 ((_dto i 5 i 0)))))
		(_port (_int cop 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 9(_array -1 ((_dto i 4 i 0)))))
		(_port (_int Lcop 1 0 9(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 14(_array -1 ((_dto i 4 i 0)))))
		(_type (_int memoria 0 14(_array 2 ((_to i 0 i 63)))))
		(_sig (_int mem 3 0 15(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__17(_arch 0 0 17(_assignment (_trgt(3(0))))))
			(line__18(_arch 1 0 18(_assignment (_trgt(3(8))))))
			(line__19(_arch 2 0 19(_assignment (_trgt(3(32))))))
			(line__20(_arch 3 0 20(_assignment (_trgt(3(33))))))
			(line__21(_arch 4 0 21(_assignment (_trgt(3(34))))))
			(line__22(_arch 5 0 22(_assignment (_trgt(3(36))))))
			(line__23(_arch 6 0 23(_assignment (_trgt(3(37))))))
			(line__24(_arch 7 0 24(_assignment (_trgt(3(42))))))
			(line__25(_arch 8 0 25(_prcs (_trgt(2))(_sens(0)(3)(1))(_dssslsensitivity 1)(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33751810 3)
		(33751555 3)
		(33751554 3)
		(50528770 3)
		(33686274 2)
		(33686274 3)
		(50463490 2)
		(50463490 3)
	)
	(_model . comportamental 9 -1)
)
I 000052 55 4355          1499231733575 Cache_dados
(_unit VHDL (cache_dados 0 29(cache_dados 0 52))
	(_version vd0)
	(_time 1499231733576 2017.07.05 02:15:33)
	(_source (\./../src/cache_dados.vhd\))
	(_parameters tan)
	(_code 11451216114646074b130448161715171017151747)
	(_ent
		(_time 1499231467169)
	)
	(_object
		(_gen (_int Tacesso -1 0 31 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_port (_int menable -2 0 34(_ent(_in)(_event))))
		(_port (_int OvfI -2 0 35(_ent(_in)(_event))))
		(_port (_int RW -2 0 36(_ent(_in))))
		(_port (_int RW_mem -2 0 37(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 38(_array -2 ((_dto i 15 i 0)))))
		(_port (_int Ender 0 0 38(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 39(_array -2 ((_dto i 31 i 0)))))
		(_port (_int Dados_entrada 1 0 39(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{511~downto~0}~12 0 40(_array -2 ((_dto i 511 i 0)))))
		(_port (_int Dados_mem 2 0 40(_ent(_in))))
		(_port (_int Dados_buffer 2 0 41(_ent(_out))))
		(_port (_int Ender_buffer 0 0 42(_ent(_out))))
		(_port (_int Dados_saida 1 0 43(_ent(_out))))
		(_port (_int Hit -2 0 44(_ent(_out))))
		(_port (_int OvfO -2 0 45(_ent(_out))))
		(_port (_int ReadyMD -2 0 46(_ent(_out))))
		(_port (_int v1 1 0 47(_ent(_out))))
		(_port (_int v2 1 0 47(_ent(_out))))
		(_port (_int v3 1 0 47(_ent(_out))))
		(_port (_int v4 1 0 47(_ent(_out))))
		(_port (_int v5 1 0 47(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 53(_array -2 ((_dto i 31 i 0)))))
		(_type (_int cache 0 53(_array 3 ((_to i 0 i 2047)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 54(_array -2 ((_dto i 2 i 0)))))
		(_type (_int tabela_tag 0 54(_array 5 ((_to i 0 i 127)))))
		(_sig (_int CacheD1 4 0 55(_arch(_uni((_others(_others(i 2))))))))
		(_sig (_int CacheD2 4 0 56(_arch(_uni((_others(_others(i 2))))))))
		(_sig (_int Tag_tab1 6 0 57(_arch(_uni((_others(_others(i 2))))))))
		(_sig (_int Tag_tab2 6 0 58(_arch(_uni((_others(_others(i 2))))))))
		(_type (_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 59(_array -2 ((_dto i 127 i 0)))))
		(_sig (_int Valid_tab1 7 0 59(_arch(_uni((_others(i 2)))))))
		(_sig (_int Valid_tab2 7 0 60(_arch(_uni((_others(i 2)))))))
		(_sig (_int LRU_tab1 7 0 61(_arch(_uni((_others(i 3)))))))
		(_sig (_int LRU_tab2 7 0 62(_arch(_uni((_others(i 2)))))))
		(_sig (_int Dirty1 7 0 63(_arch(_uni((_others(i 2)))))))
		(_sig (_int Dirty2 7 0 64(_arch(_uni((_others(i 2)))))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 65(_array -2 ((_dto i 2 i 0)))))
		(_sig (_int Tag_eq1 8 0 65(_arch(_uni((_others(i 2)))))))
		(_sig (_int Tag_eq2 8 0 66(_arch(_uni((_others(i 2)))))))
		(_sig (_int Hit1 -2 0 67(_arch(_uni((i 2))))))
		(_sig (_int Hit2 -2 0 68(_arch(_uni((i 2))))))
		(_prcs
			(line__73(_arch 0 0 73(_assignment (_trgt(28))(_sens(20)(4(d_12_6)))(_mon))))
			(line__74(_arch 1 0 74(_assignment (_trgt(29))(_sens(21)(4(d_12_6)))(_mon))))
			(line__75(_arch 2 0 75(_assignment (_trgt(30))(_sens(22)(28(2))(28(1))(28(0))(4(d_12_6))(4(15))(4(14))(4(13)))(_mon))))
			(line__76(_arch 3 0 76(_assignment (_trgt(31))(_sens(23)(29(2))(29(1))(29(0))(4(d_12_6))(4(15))(4(14))(4(13)))(_mon))))
			(line__77(_arch 4 0 77(_assignment (_trgt(10))(_sens(30)(31)))))
			(line__78(_arch 5 0 78(_prcs (_simple)(_trgt(18)(19)(20)(21)(22)(23)(24)(25)(26)(27)(7(d_31_0))(7(d_63_32))(7(d_95_64))(7(d_127_96))(7(d_159_128))(7(d_191_160))(7(d_223_192))(7(d_255_224))(7(d_287_256))(7(d_319_288))(7(d_351_320))(7(d_383_352))(7(d_415_384))(7(d_447_416))(7(d_479_448))(7(d_511_480))(8)(9)(11)(12)(13)(14)(15)(16)(17))(_sens(0)(1)(2)(3))(_mon)(_read(18)(19)(20)(21)(22)(23)(24)(25)(26)(27)(30)(31)(4(d_12_2))(4(d_15_13))(4(d_12_6))(5)(6(d_31_0))(6(d_63_32))(6(d_95_64))(6(d_127_96))(6(d_159_128))(6(d_191_160))(6(d_223_192))(6(d_255_224))(6(d_287_256))(6(d_319_288))(6(d_351_320))(6(d_383_352))(6(d_415_384))(6(d_447_416))(6(d_479_448))(6(d_511_480))))))
		)
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (1 STD_LOGIC_VECTOR)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(33686018 514)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
	)
	(_model . Cache_dados 6 -1)
)
I 000051 55 2477          1499231733662 Cache_Inst
(_unit VHDL (cache_inst 0 29(cache_inst 0 45))
	(_version vd0)
	(_time 1499231733663 2017.07.05 02:15:33)
	(_source (\./../src/cache_inst.vhd\))
	(_parameters tan)
	(_code 6f3b6c6f38383879643d7a36686966693a686c686b)
	(_ent
		(_time 1499229523361)
	)
	(_object
		(_gen (_int Tacesso -1 0 31 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_port (_int menable -2 0 34(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 35(_array -2 ((_dto i 15 i 0)))))
		(_port (_int Ender 0 0 35(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{511~downto~0}~12 0 36(_array -2 ((_dto i 511 i 0)))))
		(_port (_int Dados_from_mem 1 0 36(_ent(_in))))
		(_port (_int W -2 0 37(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 38(_array -2 ((_dto i 31 i 0)))))
		(_port (_int Dados_cache 2 0 38(_ent(_out))))
		(_port (_int Hit -2 0 39(_ent(_out))))
		(_port (_int ReadyMI -2 0 40(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 46(_array -2 ((_dto i 31 i 0)))))
		(_type (_int cache 0 46(_array 3 ((_to i 0 i 4095)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 47(_array -2 ((_dto i 1 i 0)))))
		(_type (_int tabela_tag 0 47(_array 5 ((_to i 0 i 255)))))
		(_sig (_int CacheI 4 0 49(_arch(_uni((_others(_others(i 2))))))))
		(_sig (_int Tag_tab 6 0 50(_arch(_uni((_others(_others(i 2))))))))
		(_type (_int ~STD_LOGIC_VECTOR{255~downto~0}~13 0 51(_array -2 ((_dto i 255 i 0)))))
		(_sig (_int Valid_tab 7 0 51(_arch(_uni((_others(i 2)))))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~132 0 52(_array -2 ((_dto i 1 i 0)))))
		(_sig (_int Tag_eq 8 0 52(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__55(_arch 0 0 55(_prcs (_simple)(_trgt(4)(5)(6)(7)(8)(9)(10))(_sens(0)(3))(_mon)(_read(1(d_15_14))(1(d_13_2))(1(15))(1(14))(1(d_13_6))(2(d_31_0))(2(d_63_32))(2(d_95_64))(2(d_127_96))(2(d_159_128))(2(d_191_160))(2(d_223_192))(2(d_255_224))(2(d_287_256))(2(d_319_288))(2(d_351_320))(2(d_383_352))(2(d_415_384))(2(d_447_416))(2(d_479_448))(2(d_511_480))(7)(8)(9)(10(1))(10(0))))))
		)
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (1 STD_LOGIC_VECTOR)))
	)
	(_split (7)(8)(9)
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
	)
	(_model . Cache_Inst 1 -1)
)
I 000055 55 1208          1499231733693 comportamental
(_unit VHDL (alu 0 5(comportamental 0 13))
	(_version vd0)
	(_time 1499231733694 2017.07.05 02:15:33)
	(_source (\./../src/alu.vhd\))
	(_parameters tan)
	(_code 8eda8f8088d8df988edecdd5da888f88dd898b888f)
	(_ent
		(_time 1499229524052)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1 ((_dto i 3 i 0)))))
		(_port (_int ALUop 0 0 6(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1 ((_dto i 31 i 0)))))
		(_port (_int a 1 0 7(_ent(_in))))
		(_port (_int b 1 0 8(_ent(_in))))
		(_port (_int zero -1 0 9(_ent(_out))))
		(_port (_int ALUrst 1 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int saida 2 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs (_simple)(_trgt(3)(4)(5))(_sens(0)(1)(2)(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(514)
	)
	(_model . comportamental 1 -1)
)
I 000055 55 724           1499231733721 comportamental
(_unit VHDL (add_32 0 5(comportamental 0 13))
	(_version vd0)
	(_time 1499231733722 2017.07.05 02:15:33)
	(_source (\./../src/add_32.vhd\))
	(_parameters tan)
	(_code 9eca9f91cfc9ce8bc8cb8dc1cd989f989a989a9bc8)
	(_ent
		(_time 1499229524411)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1 ((_dto i 31 i 0)))))
		(_port (_int E1 0 0 7(_ent(_in))))
		(_port (_int E2 0 0 8(_ent(_in))))
		(_port (_int S 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment (_trgt(2))(_sens(0)(1)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . comportamental 1 -1)
)
I 000051 55 7462          1499231733745 estrutural
(_unit VHDL (carimbo_uc 0 4(estrutural 0 28))
	(_version vd0)
	(_time 1499231733746 2017.07.05 02:15:33)
	(_source (\./../src/carimbo_uc.vhd\))
	(_parameters tan)
	(_code bde9bee9e8ebebabb3bbf9e7eebbebb8ebbab8bbbe)
	(_ent
		(_time 1499229524939)
	)
	(_comp
		(MC
			(_object
				(_port (_int CLK -1 0 32(_ent (_in))))
				(_port (_int Estd 3 0 33(_ent (_in))))
				(_port (_int MicroInst 4 0 34(_ent (_out))))
			)
		)
		(MaPROM_cop
			(_object
				(_port (_int CLK -1 0 48(_ent (_in))))
				(_port (_int cop 7 0 49(_ent (_in))))
				(_port (_int Lcop 8 0 50(_ent (_out))))
			)
		)
		(MaPROM_funct
			(_object
				(_port (_int CLK -1 0 40(_ent (_in))))
				(_port (_int cop 5 0 41(_ent (_in))))
				(_port (_int Lcop 6 0 42(_ent (_out))))
			)
		)
		(Mux_4x1_1b
			(_object
				(_port (_int E0 -1 0 56(_ent (_in))))
				(_port (_int E1 -1 0 57(_ent (_in))))
				(_port (_int E2 -1 0 58(_ent (_in))))
				(_port (_int E3 -1 0 59(_ent (_in))))
				(_port (_int sel 9 0 60(_ent (_in))))
				(_port (_int S -1 0 61(_ent (_out))))
			)
		)
		(Mux_2x1_5b
			(_object
				(_port (_int E0 10 0 66(_ent (_in))))
				(_port (_int E1 10 0 66(_ent (_in))))
				(_port (_int sel -1 0 67(_ent (_in))))
				(_port (_int S 10 0 68(_ent (_out))))
			)
		)
		(RE
			(_object
				(_port (_int CLK -1 0 73(_ent (_in))))
				(_port (_int Reset -1 0 74(_ent (_in))))
				(_port (_int D 11 0 75(_ent (_in))))
				(_port (_int S 11 0 76(_ent (_out))))
			)
		)
	)
	(_inst M_C 0 104(_comp MC)
		(_port
			((CLK)(CLK))
			((Estd)(Estd))
			((MicroInst)(MicroInst))
		)
		(_use (_ent . MC)
		)
	)
	(_inst MaPROMcop 0 105(_comp MaPROM_cop)
		(_port
			((CLK)(CLK))
			((cop)(Cop))
			((Lcop)(Lcop))
		)
		(_use (_ent . MaPROM_cop)
		)
	)
	(_inst MaPROMfunct 0 106(_comp MaPROM_funct)
		(_port
			((CLK)(CLK))
			((cop)(Funct))
			((Lcop)(Lfunct))
		)
		(_use (_ent . MaPROM_funct)
		)
	)
	(_inst MuxIn 0 107(_comp Mux_4x1_1b)
		(_port
			((E0)(Start))
			((E1)(Zero))
			((E2)(HitI))
			((E3)(HitD))
			((sel)(Teste))
			((S)(SelVF))
		)
		(_use (_ent . Mux_4x1_1b)
		)
	)
	(_inst MuxMap 0 108(_comp Mux_2x1_5b)
		(_port
			((E0)(Lfunct))
			((E1)(Lcop))
			((sel)(InstType))
			((S)(LInst))
		)
		(_use (_ent . Mux_2x1_5b)
		)
	)
	(_inst MuxVF 0 109(_comp Mux_2x1_5b)
		(_port
			((E0)(Lf))
			((E1)(Lv))
			((sel)(SelVF))
			((S)(Lvf))
		)
		(_use (_ent . Mux_2x1_5b)
		)
	)
	(_inst MuxE 0 110(_comp Mux_2x1_5b)
		(_port
			((E0)(Lvf))
			((E1)(LInst))
			((sel)(Decode))
			((S)(NextEstd))
		)
		(_use (_ent . Mux_2x1_5b)
		)
	)
	(_inst R_E 0 111(_comp RE)
		(_port
			((CLK)(CLK))
			((Reset)(Reset))
			((D)(NextEstd))
			((S)(Estd))
		)
		(_use (_ent . RE)
		)
	)
	(_object
		(_port (_int CLK -1 0 6(_ent(_in))))
		(_port (_int Reset -1 0 7(_ent(_in))))
		(_port (_int HitD -1 0 8(_ent(_in))))
		(_port (_int HitI -1 0 9(_ent(_in))))
		(_port (_int Zero -1 0 10(_ent(_in))))
		(_port (_int Start -1 0 11(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 12(_array -1 ((_dto i 5 i 0)))))
		(_port (_int Funct 0 0 12(_ent(_in))))
		(_port (_int Cop 0 0 13(_ent(_in))))
		(_port (_int rw -1 0 14(_ent(_out))))
		(_port (_int menableD -1 0 15(_ent(_out))))
		(_port (_int menableI -1 0 16(_ent(_out))))
		(_port (_int ce_ri -1 0 17(_ent(_out))))
		(_port (_int ce_pc -1 0 18(_ent(_out))))
		(_port (_int RegWrite -1 0 19(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 20(_array -1 ((_dto i 1 i 0)))))
		(_port (_int RegDest 1 0 20(_ent(_out))))
		(_port (_int ALUSrc -1 0 21(_ent(_out))))
		(_port (_int MemtoReg 1 0 22(_ent(_out))))
		(_port (_int Branch 1 0 23(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 24(_array -1 ((_dto i 3 i 0)))))
		(_port (_int ALUop 2 0 24(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 33(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{29~downto~0}~13 0 34(_array -1 ((_dto i 29 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 41(_array -1 ((_dto i 5 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 42(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~134 0 49(_array -1 ((_dto i 5 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~136 0 50(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 60(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~138 0 66(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 75(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 80(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int NextEstd 12 0 80(_arch(_uni))))
		(_sig (_int Estd 12 0 80(_arch(_uni))))
		(_sig (_int Lv 12 0 80(_arch(_uni))))
		(_sig (_int Lf 12 0 80(_arch(_uni))))
		(_sig (_int Lcop 12 0 80(_arch(_uni))))
		(_sig (_int Lfunct 12 0 80(_arch(_uni))))
		(_sig (_int LInst 12 0 80(_arch(_uni))))
		(_sig (_int Lvf 12 0 80(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{29~downto~0}~1314 0 81(_array -1 ((_dto i 29 i 0)))))
		(_sig (_int MicroInst 13 0 81(_arch(_uni))))
		(_sig (_int SelVF -1 0 82(_arch(_uni))))
		(_sig (_int Decode -1 0 82(_arch(_uni))))
		(_sig (_int InstType -1 0 82(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~1316 0 83(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int Teste 14 0 83(_arch(_uni))))
		(_prcs
			(line__86(_arch 0 0 86(_assignment (_trgt(30))(_sens(7(5))(7(4))(7(3))(7(2))(7(1))(7(0))))))
			(line__87(_arch 1 0 87(_assignment (_alias((menableI)(MicroInst(0))))(_simpleassign BUF)(_trgt(10))(_sens(27(0))))))
			(line__88(_arch 2 0 88(_assignment (_alias((menableD)(MicroInst(1))))(_simpleassign BUF)(_trgt(9))(_sens(27(1))))))
			(line__89(_arch 3 0 89(_assignment (_alias((rw)(MicroInst(2))))(_simpleassign BUF)(_trgt(8))(_sens(27(2))))))
			(line__90(_arch 4 0 90(_assignment (_alias((ce_ri)(MicroInst(3))))(_simpleassign BUF)(_trgt(11))(_sens(27(3))))))
			(line__91(_arch 5 0 91(_assignment (_alias((ce_pc)(MicroInst(4))))(_simpleassign BUF)(_trgt(12))(_sens(27(4))))))
			(line__92(_arch 6 0 92(_assignment (_alias((RegWrite)(MicroInst(5))))(_simpleassign BUF)(_trgt(13))(_sens(27(5))))))
			(line__93(_arch 7 0 93(_assignment (_alias((RegDest)(MicroInst(d_7_6))))(_trgt(14))(_sens(27(d_7_6))))))
			(line__94(_arch 8 0 94(_assignment (_alias((ALUSrc)(MicroInst(8))))(_simpleassign BUF)(_trgt(15))(_sens(27(8))))))
			(line__95(_arch 9 0 95(_assignment (_alias((MemtoReg)(MicroInst(d_10_9))))(_trgt(16))(_sens(27(d_10_9))))))
			(line__96(_arch 10 0 96(_assignment (_alias((Branch)(MicroInst(d_12_11))))(_trgt(17))(_sens(27(d_12_11))))))
			(line__97(_arch 11 0 97(_assignment (_alias((ALUop)(MicroInst(d_16_13))))(_trgt(18))(_sens(27(d_16_13))))))
			(line__99(_arch 12 0 99(_assignment (_alias((Lf)(MicroInst(d_21_17))))(_trgt(22))(_sens(27(d_21_17))))))
			(line__100(_arch 13 0 100(_assignment (_alias((Lv)(MicroInst(d_26_22))))(_trgt(21))(_sens(27(d_26_22))))))
			(line__101(_arch 14 0 101(_assignment (_alias((Teste)(MicroInst(d_28_27))))(_trgt(31))(_sens(27(d_28_27))))))
			(line__102(_arch 15 0 102(_assignment (_alias((Decode)(MicroInst(29))))(_simpleassign BUF)(_trgt(29))(_sens(27(29))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . estrutural 16 -1)
)
I 000051 55 9329          1499231733774 estrutural
(_unit VHDL (fd_estrut 0 4(estrutural 0 27))
	(_version vd0)
	(_time 1499231733775 2017.07.05 02:15:33)
	(_source (\./../src/fd_estrut.vhd\))
	(_parameters tan)
	(_code dc88da8e8b88decad1dfcf8789dbdedbd9dbd8dada)
	(_ent
		(_time 1499231071929)
	)
	(_comp
		(ALU
			(_object
				(_port (_int ALUop 5 0 30(_ent (_in))))
				(_port (_int a 6 0 31(_ent (_in))))
				(_port (_int b 6 0 32(_ent (_in))))
				(_port (_int zero -1 0 33(_ent (_out))))
				(_port (_int ALUrst 6 0 34(_ent (_out))))
			)
		)
		(Add_32
			(_object
				(_port (_int E1 7 0 39(_ent (_in))))
				(_port (_int E2 7 0 40(_ent (_in))))
				(_port (_int S 7 0 41(_ent (_out))))
			)
		)
		(Mux_4x1_32b
			(_object
				(_port (_int E1 11 0 63(_ent (_in))))
				(_port (_int E2 11 0 63(_ent (_in))))
				(_port (_int E3 11 0 63(_ent (_in))))
				(_port (_int E4 11 0 63(_ent (_in))))
				(_port (_int sel 12 0 64(_ent (_in))))
				(_port (_int S 11 0 65(_ent (_out))))
			)
		)
		(Mux_2x1_32b
			(_object
				(_port (_int E1 10 0 57(_ent (_in))))
				(_port (_int E2 10 0 57(_ent (_in))))
				(_port (_int sel -1 0 58(_ent (_in))))
				(_port (_int S 10 0 59(_ent (_out))))
			)
		)
		(Mux_4x1_5b
			(_object
				(_port (_int E0 8 0 47(_ent (_in))))
				(_port (_int E1 8 0 48(_ent (_in))))
				(_port (_int E2 8 0 49(_ent (_in))))
				(_port (_int E3 8 0 50(_ent (_in))))
				(_port (_int sel 9 0 51(_ent (_in))))
				(_port (_int S 8 0 52(_ent (_out))))
			)
		)
		(Reg_32
			(_object
				(_port (_int CLK -1 0 70(_ent (_in))))
				(_port (_int ce -1 0 70(_ent (_in))))
				(_port (_int reset -1 0 70(_ent (_in))))
				(_port (_int E 13 0 71(_ent (_in))))
				(_port (_int S 13 0 72(_ent (_out))))
			)
		)
		(Sign_Extend
			(_object
				(_port (_int Entrada 15 0 83(_ent (_in))))
				(_port (_int Saida 16 0 84(_ent (_out))))
			)
		)
		(Shift_Left_2
			(_object
				(_port (_int E 14 0 77(_ent (_in))))
				(_port (_int S 14 0 78(_ent (_out))))
			)
		)
		(RegFile
			(_object
				(_port (_int Reset -1 0 90(_ent (_in))))
				(_port (_int Clk -1 0 91(_ent (_in))))
				(_port (_int RegWrite -1 0 92(_ent (_in))))
				(_port (_int ReadReg1 17 0 93(_ent (_in))))
				(_port (_int ReadReg2 17 0 94(_ent (_in))))
				(_port (_int WriteReg 17 0 95(_ent (_in))))
				(_port (_int WriteData 18 0 96(_ent (_in))))
				(_port (_int ReadData1 18 0 97(_ent (_out))))
				(_port (_int ReadData2 18 0 98(_ent (_out))))
			)
		)
	)
	(_inst ALU1 0 115(_comp ALU)
		(_port
			((ALUop)(ALUop))
			((a)(Reg_1))
			((b)(B))
			((zero)(Zero))
			((ALUrst)(ALU_Rst))
		)
		(_use (_ent . ALU)
		)
	)
	(_inst Add1 0 116(_comp Add_32)
		(_port
			((E1)(Inst_Addr))
			((E2)(_string \"00000000000000000000000000000100"\))
			((S)(PC_Incr))
		)
		(_use (_ent . Add_32)
			(_port
				((E1)(E1))
				((E2)(E2))
				((S)(S))
			)
		)
	)
	(_inst Add2 0 117(_comp Add_32)
		(_port
			((E1)(PC_Incr))
			((E2)(Displacement))
			((S)(PC_Branch))
		)
		(_use (_ent . Add_32)
		)
	)
	(_inst Mux1 0 118(_comp Mux_4x1_32b)
		(_port
			((E1)(PC_Incr))
			((E2)(PC_JMP))
			((E3)(PC_Branch))
			((E4)(Reg_1))
			((sel)(Branch))
			((S)(Nxt_Addr))
		)
		(_use (_ent . Mux_4x1_32b)
		)
	)
	(_inst Mux2 0 119(_comp Mux_2x1_32b)
		(_port
			((E1)(Reg_2))
			((E2)(Imed))
			((sel)(ALUSrc))
			((S)(B))
		)
		(_use (_ent . Mux_2x1_32b)
		)
	)
	(_inst Mux3 0 120(_comp Mux_4x1_32b)
		(_port
			((E1)(ALU_Rst))
			((E2)(MD_Dado))
			((E3)(PC_Incr))
			((E4)(_string \"00000000000000000000000000000000"\))
			((sel)(MemtoReg))
			((S)(Write_Data))
		)
		(_use (_ent . Mux_4x1_32b)
			(_port
				((E1)(E1))
				((E2)(E2))
				((E3)(E3))
				((E4)(E4))
				((sel)(sel))
				((S)(S))
			)
		)
	)
	(_inst Mux4 0 121(_comp Mux_4x1_5b)
		(_port
			((E0)(Inst(d_20_16)))
			((E1)(Inst(d_15_11)))
			((E2)(_string \"00111"\))
			((E3)(_string \"10000"\))
			((sel)(RegDest))
			((S)(Write_Reg))
		)
		(_use (_ent . Mux_4x1_5b)
			(_port
				((E0)(E0))
				((E1)(E1))
				((E2)(E2))
				((E3)(E3))
				((sel)(sel))
				((S)(S))
			)
		)
	)
	(_inst PC 0 122(_comp Reg_32)
		(_port
			((CLK)(clk))
			((ce)(ce_pc))
			((reset)(Reset))
			((E)(Nxt_Addr))
			((S)(Inst_Addr))
		)
		(_use (_ent . Reg_32)
		)
	)
	(_inst RI 0 123(_comp Reg_32)
		(_port
			((CLK)(clk))
			((ce)(ce_ri))
			((reset)(Reset))
			((E)(MI_Dado))
			((S)(Inst))
		)
		(_use (_ent . Reg_32)
		)
	)
	(_inst Sign_Ext 0 124(_comp Sign_Extend)
		(_port
			((Entrada)(Inst(d_15_0)))
			((Saida)(Imed))
		)
		(_use (_ent . Sign_Extend)
		)
	)
	(_inst SL2 0 125(_comp Shift_Left_2)
		(_port
			((E)(Imed))
			((S)(Displacement))
		)
		(_use (_ent . Shift_Left_2)
		)
	)
	(_inst SL2_2 0 126(_comp Shift_Left_2)
		(_port
			((E)(JMP_Addr))
			((S)(PC_JMP))
		)
		(_use (_ent . Shift_Left_2)
		)
	)
	(_inst Reg_File 0 127(_comp RegFile)
		(_port
			((Reset)(Reset))
			((Clk)(clk))
			((RegWrite)(RegWrite))
			((ReadReg1)(Inst(d_25_21)))
			((ReadReg2)(Inst(d_20_16)))
			((WriteReg)(Write_Reg))
			((WriteData)(Write_Data))
			((ReadData1)(Reg_1))
			((ReadData2)(Reg_2))
		)
		(_use (_ent . RegFile)
		)
	)
	(_object
		(_port (_int Reset -1 0 6(_ent(_in))))
		(_port (_int clk -1 0 7(_ent(_in))))
		(_port (_int ce_ri -1 0 8(_ent(_in))))
		(_port (_int ce_pc -1 0 9(_ent(_in))))
		(_port (_int RegWrite -1 0 10(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 11(_array -1 ((_dto i 1 i 0)))))
		(_port (_int RegDest 0 0 11(_ent(_in))))
		(_port (_int ALUSrc -1 0 12(_ent(_in))))
		(_port (_int MemtoReg 0 0 13(_ent(_in))))
		(_port (_int Branch 0 0 14(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15(_array -1 ((_dto i 3 i 0)))))
		(_port (_int ALUop 1 0 15(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 16(_array -1 ((_dto i 31 i 0)))))
		(_port (_int MI_Dado 2 0 16(_ent(_in))))
		(_port (_int MD_Dado 2 0 17(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 18(_array -1 ((_dto i 15 i 0)))))
		(_port (_int MI_ADDR 3 0 18(_ent(_out))))
		(_port (_int MD_ADDR 3 0 19(_ent(_out))))
		(_port (_int MD_WD 2 0 20(_ent(_out))))
		(_port (_int Zero -1 0 21(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 22(_array -1 ((_dto i 5 i 0)))))
		(_port (_int Cop 4 0 22(_ent(_out))))
		(_port (_int Funct 4 0 23(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 30(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 31(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 39(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 47(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 51(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 57(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 63(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~138 0 64(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 71(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 77(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 83(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 84(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1316 0 93(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~1318 0 96(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 102(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int Write_Reg 19 0 102(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~1322 0 103(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int Reg_1 20 0 103(_arch(_uni))))
		(_sig (_int Reg_2 20 0 103(_arch(_uni))))
		(_sig (_int Write_Data 20 0 103(_arch(_uni))))
		(_sig (_int B 20 0 104(_arch(_uni))))
		(_sig (_int ALU_Rst 20 0 104(_arch(_uni))))
		(_sig (_int Inst_Addr 20 0 105(_arch(_uni))))
		(_sig (_int Nxt_Addr 20 0 105(_arch(_uni))))
		(_sig (_int PC_Incr 20 0 105(_arch(_uni))))
		(_sig (_int PC_Branch 20 0 105(_arch(_uni))))
		(_sig (_int PC_JMP 20 0 105(_arch(_uni))))
		(_sig (_int Imed 20 0 106(_arch(_uni))))
		(_sig (_int Displacement 20 0 106(_arch(_uni))))
		(_sig (_int Inst 20 0 107(_arch(_uni))))
		(_sig (_int JMP_Addr 20 0 107(_arch(_uni))))
		(_prcs
			(line__111(_arch 0 0 111(_assignment (_alias((Cop)(Inst(d_31_26))))(_trgt(16))(_sens(31(d_31_26))))))
			(line__112(_arch 1 0 112(_assignment (_alias((Funct)(Inst(d_5_0))))(_trgt(17))(_sens(31(d_5_0))))))
			(line__113(_arch 2 0 113(_assignment (_trgt(32))(_sens(24(d_31_28))(31(d_25_0))))))
			(line__129(_arch 3 0 129(_assignment (_alias((MI_ADDR)(Inst_Addr(d_15_0))))(_trgt(12))(_sens(24(d_15_0))))))
			(line__130(_arch 4 0 130(_assignment (_alias((MD_ADDR)(ALU_Rst(d_15_0))))(_trgt(13))(_sens(23(d_15_0))))))
			(line__131(_arch 5 0 131(_assignment (_alias((MD_WD)(Reg_2)))(_trgt(14))(_sens(20)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
	)
	(_model . estrutural 6 -1)
)
I 000050 55 9966          1499231733803 Debugural
(_unit VHDL (fd_debug 0 4(debugural 0 33))
	(_version vd0)
	(_time 1499231733804 2017.07.05 02:15:33)
	(_source (\./../src/fd_debug.vhd\))
	(_parameters tan)
	(_code fca8faacaba8feeaf1fae9a6affbf9fafbfafafaf8)
	(_ent
		(_time 1499229524001)
	)
	(_comp
		(Mdado
			(_object
				(_port (_int CLK -1 0 36(_ent (_in))))
				(_port (_int Menable -1 0 36(_ent (_in))))
				(_port (_int rw -1 0 36(_ent (_in))))
				(_port (_int Addr 5 0 37(_ent (_in))))
				(_port (_int WriteData 6 0 38(_ent (_in))))
				(_port (_int ReadData 6 0 39(_ent (_out))))
			)
		)
		(Minst
			(_object
				(_port (_int ReadAddr 10 0 60(_ent (_in))))
				(_port (_int Inst 11 0 61(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port (_int ALUop 7 0 43(_ent (_in))))
				(_port (_int a 8 0 44(_ent (_in))))
				(_port (_int b 8 0 45(_ent (_in))))
				(_port (_int zero -1 0 46(_ent (_out))))
				(_port (_int ALUrst 8 0 47(_ent (_out))))
			)
		)
		(Add_32
			(_object
				(_port (_int E1 9 0 52(_ent (_in))))
				(_port (_int E2 9 0 53(_ent (_in))))
				(_port (_int S 9 0 54(_ent (_out))))
			)
		)
		(Mux_4x1_32b
			(_object
				(_port (_int E1 15 0 83(_ent (_in))))
				(_port (_int E2 15 0 83(_ent (_in))))
				(_port (_int E3 15 0 83(_ent (_in))))
				(_port (_int E4 15 0 83(_ent (_in))))
				(_port (_int sel 16 0 84(_ent (_in))))
				(_port (_int S 15 0 85(_ent (_out))))
			)
		)
		(Mux_2x1_32b
			(_object
				(_port (_int E1 14 0 77(_ent (_in))))
				(_port (_int E2 14 0 77(_ent (_in))))
				(_port (_int sel -1 0 78(_ent (_in))))
				(_port (_int S 14 0 79(_ent (_out))))
			)
		)
		(Mux_4x1_5b
			(_object
				(_port (_int E0 12 0 67(_ent (_in))))
				(_port (_int E1 12 0 68(_ent (_in))))
				(_port (_int E2 12 0 69(_ent (_in))))
				(_port (_int E3 12 0 70(_ent (_in))))
				(_port (_int sel 13 0 71(_ent (_in))))
				(_port (_int S 12 0 72(_ent (_out))))
			)
		)
		(Reg_32
			(_object
				(_port (_int CLK -1 0 90(_ent (_in))))
				(_port (_int ce -1 0 90(_ent (_in))))
				(_port (_int reset -1 0 90(_ent (_in))))
				(_port (_int E 17 0 91(_ent (_in))))
				(_port (_int S 17 0 92(_ent (_out))))
			)
		)
		(Sign_Extend
			(_object
				(_port (_int Entrada 19 0 103(_ent (_in))))
				(_port (_int Saida 20 0 104(_ent (_out))))
			)
		)
		(Shift_Left_2
			(_object
				(_port (_int E 18 0 97(_ent (_in))))
				(_port (_int S 18 0 98(_ent (_out))))
			)
		)
		(RegFile
			(_object
				(_port (_int Reset -1 0 110(_ent (_in))))
				(_port (_int Clk -1 0 111(_ent (_in))))
				(_port (_int RegWrite -1 0 112(_ent (_in))))
				(_port (_int ReadReg1 21 0 113(_ent (_in))))
				(_port (_int ReadReg2 21 0 114(_ent (_in))))
				(_port (_int WriteReg 21 0 115(_ent (_in))))
				(_port (_int WriteData 22 0 116(_ent (_in))))
				(_port (_int ReadData1 22 0 117(_ent (_out))))
				(_port (_int ReadData2 22 0 118(_ent (_out))))
			)
		)
	)
	(_inst MD 0 130(_comp Mdado)
		(_port
			((CLK)(clk))
			((Menable)(Menable))
			((rw)(rw))
			((Addr)(ALU_Rst(d_11_0)))
			((WriteData)(Reg_2))
			((ReadData)(MD_Out))
		)
		(_use (_ent . Mdado)
		)
	)
	(_inst MI 0 131(_comp Minst)
		(_port
			((ReadAddr)(Inst_Addr(d_13_2)))
			((Inst)(MI_Out))
		)
		(_use (_ent . Minst)
		)
	)
	(_inst ALU1 0 132(_comp ALU)
		(_port
			((ALUop)(ALUop))
			((a)(Reg_1))
			((b)(B))
			((zero)(Zero))
			((ALUrst)(ALU_Rst))
		)
		(_use (_ent . ALU)
		)
	)
	(_inst Add1 0 133(_comp Add_32)
		(_port
			((E1)(Inst_Addr))
			((E2)(_string \"00000000000000000000000000000100"\))
			((S)(PC_Incr))
		)
		(_use (_ent . Add_32)
			(_port
				((E1)(E1))
				((E2)(E2))
				((S)(S))
			)
		)
	)
	(_inst Add2 0 134(_comp Add_32)
		(_port
			((E1)(PC_Incr))
			((E2)(Displacement))
			((S)(PC_Branch))
		)
		(_use (_ent . Add_32)
		)
	)
	(_inst Mux1 0 135(_comp Mux_4x1_32b)
		(_port
			((E1)(PC_Incr))
			((E2)(PC_JMP))
			((E3)(PC_Branch))
			((E4)(Reg_1))
			((sel)(Branch))
			((S)(Nxt_Addr))
		)
		(_use (_ent . Mux_4x1_32b)
		)
	)
	(_inst Mux2 0 136(_comp Mux_2x1_32b)
		(_port
			((E1)(Reg_2))
			((E2)(Imed))
			((sel)(ALUSrc))
			((S)(B))
		)
		(_use (_ent . Mux_2x1_32b)
		)
	)
	(_inst Mux3 0 137(_comp Mux_4x1_32b)
		(_port
			((E1)(ALU_Rst))
			((E2)(MD_Out))
			((E3)(PC_Incr))
			((E4)(_string \"00000000000000000000000000000000"\))
			((sel)(MemtoReg))
			((S)(Write_Data))
		)
		(_use (_ent . Mux_4x1_32b)
			(_port
				((E1)(E1))
				((E2)(E2))
				((E3)(E3))
				((E4)(E4))
				((sel)(sel))
				((S)(S))
			)
		)
	)
	(_inst Mux4 0 138(_comp Mux_4x1_5b)
		(_port
			((E0)(Inst(d_20_16)))
			((E1)(Inst(d_15_11)))
			((E2)(_string \"00111"\))
			((E3)(_string \"10000"\))
			((sel)(RegDest))
			((S)(Write_Reg))
		)
		(_use (_ent . Mux_4x1_5b)
			(_port
				((E0)(E0))
				((E1)(E1))
				((E2)(E2))
				((E3)(E3))
				((sel)(sel))
				((S)(S))
			)
		)
	)
	(_inst PC 0 139(_comp Reg_32)
		(_port
			((CLK)(clk))
			((ce)(ce_pc))
			((reset)(Reset))
			((E)(Nxt_Addr))
			((S)(Inst_Addr))
		)
		(_use (_ent . Reg_32)
		)
	)
	(_inst RI 0 140(_comp Reg_32)
		(_port
			((CLK)(clk))
			((ce)(ce_ri))
			((reset)(Reset))
			((E)(MI_Out))
			((S)(Inst))
		)
		(_use (_ent . Reg_32)
		)
	)
	(_inst Sign_Ext 0 141(_comp Sign_Extend)
		(_port
			((Entrada)(Inst(d_15_0)))
			((Saida)(Imed))
		)
		(_use (_ent . Sign_Extend)
		)
	)
	(_inst SL2 0 142(_comp Shift_Left_2)
		(_port
			((E)(Imed))
			((S)(Displacement))
		)
		(_use (_ent . Shift_Left_2)
		)
	)
	(_inst SL2_2 0 143(_comp Shift_Left_2)
		(_port
			((E)(JMP_Addr))
			((S)(PC_JMP))
		)
		(_use (_ent . Shift_Left_2)
		)
	)
	(_inst Reg_File 0 144(_comp RegFile)
		(_port
			((Reset)(Reset))
			((Clk)(clk))
			((RegWrite)(RegWrite))
			((ReadReg1)(Inst(d_25_21)))
			((ReadReg2)(Inst(d_20_16)))
			((WriteReg)(Write_Reg))
			((WriteData)(Write_Data))
			((ReadData1)(Reg_1))
			((ReadData2)(Reg_2))
		)
		(_use (_ent . RegFile)
		)
	)
	(_object
		(_port (_int Reset -1 0 6(_ent(_in))))
		(_port (_int clk -1 0 7(_ent(_in))))
		(_port (_int menable -1 0 8(_ent(_in))))
		(_port (_int rw -1 0 9(_ent(_in))))
		(_port (_int ce_ri -1 0 10(_ent(_in))))
		(_port (_int ce_pc -1 0 11(_ent(_in))))
		(_port (_int RegWrite -1 0 12(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -1 ((_dto i 1 i 0)))))
		(_port (_int RegDest 0 0 13(_ent(_in))))
		(_port (_int ALUSrc -1 0 14(_ent(_in))))
		(_port (_int MemtoReg 0 0 15(_ent(_in))))
		(_port (_int Branch 0 0 16(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 17(_array -1 ((_dto i 3 i 0)))))
		(_port (_int ALUop 1 0 17(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 19(_array -1 ((_dto i 4 i 0)))))
		(_port (_int Write_Reg 2 0 19(_ent(_buffer))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 20(_array -1 ((_dto i 31 i 0)))))
		(_port (_int Reg_1 3 0 20(_ent(_buffer))))
		(_port (_int Reg_2 3 0 20(_ent(_buffer))))
		(_port (_int Write_Data 3 0 20(_ent(_buffer))))
		(_port (_int B 3 0 21(_ent(_buffer))))
		(_port (_int ALU_Rst 3 0 21(_ent(_buffer))))
		(_port (_int Inst_Addr 3 0 22(_ent(_buffer))))
		(_port (_int Nxt_Addr 3 0 22(_ent(_buffer))))
		(_port (_int PC_Incr 3 0 22(_ent(_buffer))))
		(_port (_int PC_Branch 3 0 22(_ent(_buffer))))
		(_port (_int PC_JMP 3 0 22(_ent(_buffer))))
		(_port (_int Imed 3 0 23(_ent(_buffer))))
		(_port (_int Displacement 3 0 23(_ent(_buffer))))
		(_port (_int MI_Out 3 0 24(_ent(_buffer))))
		(_port (_int Inst 3 0 24(_ent(_buffer))))
		(_port (_int JMP_Addr 3 0 24(_ent(_buffer))))
		(_port (_int MD_Out 3 0 25(_ent(_buffer))))
		(_port (_int Zero -1 0 27(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 28(_array -1 ((_dto i 5 i 0)))))
		(_port (_int Cop 4 0 28(_ent(_out))))
		(_port (_int Funct 4 0 29(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 37(_array -1 ((_dto i 11 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 38(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 43(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 44(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 52(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~136 0 60(_array -1 ((_dto i 11 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 61(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 67(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 71(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 77(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 83(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 84(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~1316 0 91(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~1318 0 97(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 103(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 104(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1322 0 113(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~1324 0 116(_array -1 ((_dto i 31 i 0)))))
		(_prcs
			(line__124(_arch 0 0 124(_assignment (_alias((Cop)(Inst(d_31_26))))(_trgt(30))(_sens(26(d_31_26))))))
			(line__125(_arch 1 0 125(_assignment (_alias((Funct)(Inst(d_5_0))))(_trgt(31))(_sens(26(d_5_0))))))
			(line__126(_arch 2 0 126(_assignment (_trgt(27))(_sens(18(d_31_28))(26(d_25_0))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
	)
	(_model . Debugural 3 -1)
)
I 000062 55 5863          1499231733829 UCP_CarimboEstrutural
(_unit VHDL (ucp_carimbo 0 4(ucp_carimboestrutural 0 24))
	(_version vd0)
	(_time 1499231733830 2017.07.05 02:15:33)
	(_source (\./../src/ucp_carimbo.vhd\))
	(_parameters tan)
	(_code 0b5e0f0d5a5d5f1e585b18515b0c090d020d5f0d09)
	(_ent
		(_time 1499231003502)
	)
	(_comp
		(Carimbo_UC
			(_object
				(_port (_int CLK -1 0 27(_ent (_in))))
				(_port (_int Reset -1 0 28(_ent (_in))))
				(_port (_int HitD -1 0 29(_ent (_in))))
				(_port (_int HitI -1 0 30(_ent (_in))))
				(_port (_int Zero -1 0 31(_ent (_in))))
				(_port (_int Start -1 0 32(_ent (_in))))
				(_port (_int Funct 2 0 33(_ent (_in))))
				(_port (_int Cop 2 0 34(_ent (_in))))
				(_port (_int rw -1 0 35(_ent (_out))))
				(_port (_int menableD -1 0 36(_ent (_out))))
				(_port (_int menableI -1 0 37(_ent (_out))))
				(_port (_int ce_ri -1 0 38(_ent (_out))))
				(_port (_int ce_pc -1 0 39(_ent (_out))))
				(_port (_int RegWrite -1 0 40(_ent (_out))))
				(_port (_int RegDest 3 0 41(_ent (_out))))
				(_port (_int ALUSrc -1 0 42(_ent (_out))))
				(_port (_int MemtoReg 3 0 43(_ent (_out))))
				(_port (_int Branch 3 0 44(_ent (_out))))
				(_port (_int ALUop 4 0 45(_ent (_out))))
			)
		)
		(FD_Estrut
			(_object
				(_port (_int Reset -1 0 51(_ent (_in))))
				(_port (_int clk -1 0 52(_ent (_in))))
				(_port (_int ce_ri -1 0 53(_ent (_in))))
				(_port (_int ce_pc -1 0 54(_ent (_in))))
				(_port (_int RegWrite -1 0 55(_ent (_in))))
				(_port (_int RegDest 5 0 56(_ent (_in))))
				(_port (_int ALUSrc -1 0 57(_ent (_in))))
				(_port (_int MemtoReg 5 0 58(_ent (_in))))
				(_port (_int Branch 5 0 59(_ent (_in))))
				(_port (_int ALUop 6 0 60(_ent (_in))))
				(_port (_int MI_Dado 7 0 61(_ent (_in))))
				(_port (_int MD_Dado 7 0 62(_ent (_in))))
				(_port (_int MI_ADDR 8 0 63(_ent (_out))))
				(_port (_int MD_ADDR 8 0 64(_ent (_out))))
				(_port (_int MD_WD 7 0 65(_ent (_out))))
				(_port (_int Zero -1 0 66(_ent (_out))))
				(_port (_int Cop 9 0 67(_ent (_out))))
				(_port (_int Funct 9 0 68(_ent (_out))))
			)
		)
	)
	(_inst UC 0 89(_comp Carimbo_UC)
		(_port
			((CLK)(clk))
			((Reset)(reset))
			((HitD)(HitD))
			((HitI)(HitI))
			((Zero)(Zero))
			((Start)(start))
			((Funct)(COPExt))
			((Cop)(COP))
			((rw)(RWM))
			((menableD)(MEND))
			((menableI)(MENI))
			((ce_ri)(ce_ri))
			((ce_pc)(ce_pc))
			((RegWrite)(RegWrite))
			((RegDest)(RegDest))
			((ALUSrc)(ALUSrc))
			((MemtoReg)(MemtoReg))
			((Branch)(Branch))
			((ALUop)(ALUop))
		)
		(_use (_ent . Carimbo_UC)
		)
	)
	(_inst FD 0 90(_comp FD_Estrut)
		(_port
			((Reset)(reset))
			((clk)(clk))
			((ce_ri)(ce_ri))
			((ce_pc)(ce_pc))
			((RegWrite)(RegWrite))
			((RegDest)(RegDest))
			((ALUSrc)(ALUSrc))
			((MemtoReg)(MemtoReg))
			((Branch)(Branch))
			((ALUop)(ALUop))
			((MI_Dado)(MI_Dado))
			((MD_Dado)(MD_Dado))
			((MI_ADDR)(MI_ADDR))
			((MD_ADDR)(MD_ADDR))
			((MD_WD)(MD_WD))
			((Zero)(Zero))
			((Cop)(COP))
			((Funct)(COPExt))
		)
		(_use (_ent . FD_Estrut)
		)
	)
	(_object
		(_port (_int reset -1 0 6(_ent(_in))))
		(_port (_int clk -1 0 7(_ent(_in))))
		(_port (_int HitD -1 0 8(_ent(_in))))
		(_port (_int HitI -1 0 9(_ent(_in))))
		(_port (_int start -1 0 10(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 12(_array -1 ((_dto i 31 i 0)))))
		(_port (_int MI_Dado 0 0 12(_ent(_in))))
		(_port (_int MD_Dado 0 0 13(_ent(_in))))
		(_port (_int menableD -1 0 15(_ent(_out))))
		(_port (_int menableI -1 0 16(_ent(_out))))
		(_port (_int rw -1 0 17(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 18(_array -1 ((_dto i 15 i 0)))))
		(_port (_int MI_ADDR 1 0 18(_ent(_out))))
		(_port (_int MD_ADDR 1 0 19(_ent(_out))))
		(_port (_int MD_WD 0 0 20(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 33(_array -1 ((_dto i 5 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 41(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 45(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~132 0 56(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 60(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 61(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 63(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~136 0 67(_array -1 ((_dto i 5 i 0)))))
		(_sig (_int zero -1 0 72(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~138 0 73(_array -1 ((_dto i 5 i 0)))))
		(_sig (_int COP 10 0 73(_arch(_uni))))
		(_sig (_int COPExt 10 0 74(_arch(_uni))))
		(_sig (_int ce_ri -1 0 76(_arch(_uni))))
		(_sig (_int ce_pc -1 0 77(_arch(_uni))))
		(_sig (_int RegWrite -1 0 78(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~1310 0 79(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int RegDest 11 0 79(_arch(_uni))))
		(_sig (_int ALUSrc -1 0 80(_arch(_uni))))
		(_sig (_int MemtoReg 11 0 81(_arch(_uni))))
		(_sig (_int Branch 11 0 82(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 83(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int ALUop 12 0 83(_arch(_uni))))
		(_sig (_int MEND -1 0 84(_arch(_uni))))
		(_sig (_int MENI -1 0 85(_arch(_uni))))
		(_sig (_int RWM -1 0 86(_arch(_uni))))
		(_prcs
			(line__92(_arch 0 0 92(_assignment (_alias((menableD)(MEND)))(_simpleassign BUF)(_trgt(7))(_sens(24)))))
			(line__93(_arch 1 0 93(_assignment (_alias((menableI)(MENI)))(_simpleassign BUF)(_trgt(8))(_sens(25)))))
			(line__94(_arch 2 0 94(_assignment (_alias((rw)(RWM)))(_simpleassign BUF)(_trgt(9))(_sens(26)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . UCP_CarimboEstrutural 3 -1)
)
I 000057 55 3630          1499231733853 UCPCarimboTBArch
(_unit VHDL (ucpcarimbotb 0 4(ucpcarimbotbarch 0 7))
	(_version vd0)
	(_time 1499231733854 2017.07.05 02:15:33)
	(_source (\./../src/ucp_carimbotb.vhd\))
	(_parameters tan)
	(_code 2a7f2e2e787c7e3c7f793b71792c232c7e2c282c7c)
	(_ent
		(_time 1499229524079)
	)
	(_comp
		(UCP_Carimbo
			(_object
				(_port (_int reset -1 0 10(_ent (_in))))
				(_port (_int clk -1 0 11(_ent (_in))))
				(_port (_int HitD -1 0 12(_ent (_in))))
				(_port (_int HitI -1 0 13(_ent (_in))))
				(_port (_int start -1 0 14(_ent (_in))))
				(_port (_int zero -1 0 16(_ent (_buffer))))
				(_port (_int COP 0 0 17(_ent (_buffer))))
				(_port (_int COPExt 0 0 18(_ent (_buffer))))
				(_port (_int menable -1 0 20(_ent (_buffer))))
				(_port (_int rw -1 0 21(_ent (_buffer))))
				(_port (_int ce_ri -1 0 22(_ent (_buffer))))
				(_port (_int ce_pc -1 0 23(_ent (_buffer))))
				(_port (_int RegWrite -1 0 24(_ent (_buffer))))
				(_port (_int RegDest 1 0 25(_ent (_buffer))))
				(_port (_int ALUSrc -1 0 26(_ent (_buffer))))
				(_port (_int MemtoReg 1 0 27(_ent (_buffer))))
				(_port (_int Branch 1 0 28(_ent (_buffer))))
				(_port (_int ALUop 2 0 29(_ent (_buffer))))
			)
		)
	)
	(_inst UCPC 0 55(_comp UCP_Carimbo)
		(_port
			((reset)(reset))
			((clk)(clk))
			((HitD)(HitD))
			((HitI)(HitI))
			((start)(start))
			((zero)(zero))
			((COP)(COP))
			((COPExt)(Funct))
			((menable)(menable))
			((rw)(rw))
			((ce_ri)(ce_ri))
			((ce_pc)(ce_pc))
			((RegWrite)(RegWrite))
			((RegDest)(RegDest))
			((ALUSrc)(ALUSrc))
			((MemtoReg)(MemtoReg))
			((Branch)(Branch))
			((ALUop)(ALUop))
		)
		(_use (_implicit)
			(_port
				((reset)(reset))
				((clk)(clk))
				((HitD)(HitD))
				((HitI)(HitI))
				((start)(start))
				((zero)(zero))
				((COP)(COP))
				((COPExt)(COPExt))
				((menable)(menable))
				((rw)(rw))
				((ce_ri)(ce_ri))
				((ce_pc)(ce_pc))
				((RegWrite)(RegWrite))
				((RegDest)(RegDest))
				((ALUSrc)(ALUSrc))
				((MemtoReg)(MemtoReg))
				((Branch)(Branch))
				((ALUop)(ALUop))
			)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 17(_array -1 ((_dto i 5 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 25(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 29(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int reset -1 0 32(_arch(_uni))))
		(_sig (_int clk -1 0 33(_arch(_uni))))
		(_sig (_int HitD -1 0 34(_arch(_uni))))
		(_sig (_int HitI -1 0 35(_arch(_uni))))
		(_sig (_int zero -1 0 37(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 38(_array -1 ((_dto i 5 i 0)))))
		(_sig (_int COP 3 0 38(_arch(_uni))))
		(_sig (_int Funct 3 0 39(_arch(_uni))))
		(_sig (_int menable -1 0 41(_arch(_uni))))
		(_sig (_int rw -1 0 42(_arch(_uni))))
		(_sig (_int ce_ri -1 0 43(_arch(_uni))))
		(_sig (_int ce_pc -1 0 44(_arch(_uni))))
		(_sig (_int RegWrite -1 0 45(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 46(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int RegDest 4 0 46(_arch(_uni))))
		(_sig (_int ALUSrc -1 0 47(_arch(_uni))))
		(_sig (_int MemtoReg 4 0 48(_arch(_uni))))
		(_sig (_int Branch 4 0 49(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 50(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int ALUop 5 0 50(_arch(_uni))))
		(_sig (_int start -1 0 52(_arch(_uni))))
		(_prcs
			(line__56(_arch 0 0 56(_prcs (_wait_for)(_trgt(0)(1)(2)(3)(17)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . UCPCarimboTBArch 1 -1)
)
I 000055 55 5457          1499231733901 comportamental
(_unit VHDL (fd_tb 0 4(comportamental 0 7))
	(_version vd0)
	(_time 1499231733902 2017.07.05 02:15:33)
	(_source (\./../src/fd_tstb.vhd\))
	(_parameters tan)
	(_code 590d5e5a540d5b4e5d5e5f0c4f030c5c0f5e5d5f5b5f5f)
	(_ent
		(_time 1499229524311)
	)
	(_comp
		(FD_Debug
			(_object
				(_port (_int Reset -1 0 11(_ent (_in))))
				(_port (_int clk -1 0 12(_ent (_in))))
				(_port (_int menable -1 0 13(_ent (_in))))
				(_port (_int rw -1 0 14(_ent (_in))))
				(_port (_int ce_ri -1 0 15(_ent (_in))))
				(_port (_int ce_pc -1 0 16(_ent (_in))))
				(_port (_int RegWrite -1 0 17(_ent (_in))))
				(_port (_int RegDest 0 0 18(_ent (_in))))
				(_port (_int ALUSrc -1 0 19(_ent (_in))))
				(_port (_int MemtoReg 0 0 20(_ent (_in))))
				(_port (_int Branch 0 0 21(_ent (_in))))
				(_port (_int ALUop 1 0 22(_ent (_in))))
				(_port (_int Write_Reg 2 0 24(_ent (_buffer))))
				(_port (_int Reg_1 3 0 25(_ent (_buffer))))
				(_port (_int Reg_2 3 0 25(_ent (_buffer))))
				(_port (_int Write_Data 3 0 25(_ent (_buffer))))
				(_port (_int B 3 0 26(_ent (_buffer))))
				(_port (_int ALU_Rst 3 0 26(_ent (_buffer))))
				(_port (_int Inst_Addr 3 0 27(_ent (_buffer))))
				(_port (_int Nxt_Addr 3 0 27(_ent (_buffer))))
				(_port (_int PC_Incr 3 0 27(_ent (_buffer))))
				(_port (_int PC_Branch 3 0 27(_ent (_buffer))))
				(_port (_int PC_JMP 3 0 27(_ent (_buffer))))
				(_port (_int Imed 3 0 28(_ent (_buffer))))
				(_port (_int Displacement 3 0 28(_ent (_buffer))))
				(_port (_int MI_Out 3 0 29(_ent (_buffer))))
				(_port (_int Inst 3 0 29(_ent (_buffer))))
				(_port (_int JMP_Addr 3 0 29(_ent (_buffer))))
				(_port (_int MD_Out 3 0 30(_ent (_buffer))))
				(_port (_int Zero -1 0 32(_ent (_out))))
				(_port (_int Cop 4 0 33(_ent (_out))))
				(_port (_int Funct 4 0 34(_ent (_out))))
			)
		)
	)
	(_inst M1 0 64(_comp FD_Debug)
		(_port
			((Reset)(Reset))
			((clk)(clk))
			((menable)(menable))
			((rw)(rw))
			((ce_ri)(ce_ri))
			((ce_pc)(ce_pc))
			((RegWrite)(RegWrite))
			((RegDest)(RegDest))
			((ALUSrc)(ALUSrc))
			((MemtoReg)(MemtoReg))
			((Branch)(Branch))
			((ALUop)(ALUop))
			((Write_Reg)(Write_Reg))
			((Reg_1)(Reg_1))
			((Reg_2)(Reg_2))
			((Write_Data)(Write_Data))
			((B)(B))
			((ALU_Rst)(ALU_Rst))
			((Inst_Addr)(Inst_Addr))
			((Nxt_Addr)(Nxt_Addr))
			((PC_Incr)(PC_Incr))
			((PC_Branch)(PC_Branch))
			((PC_JMP)(PC_JMP))
			((Imed)(Imed))
			((Displacement)(Displacement))
			((MI_Out)(MI_Out))
			((Inst)(Inst))
			((JMP_Addr)(JMP_Addr))
			((MD_Out)(MD_Out))
			((Zero)(Zero))
			((Cop)(Cop))
			((Funct)(Funct))
		)
		(_use (_ent . FD_Debug)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 18(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 22(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 24(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 25(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 33(_array -1 ((_dto i 5 i 0)))))
		(_sig (_int Reset -1 0 38(_arch(_uni((i 2))))))
		(_sig (_int clk -1 0 39(_arch(_uni((i 2))))))
		(_sig (_int menable -1 0 40(_arch(_uni((i 2))))))
		(_sig (_int rw -1 0 41(_arch(_uni((i 2))))))
		(_sig (_int ce_ri -1 0 42(_arch(_uni((i 2))))))
		(_sig (_int ce_pc -1 0 43(_arch(_uni((i 2))))))
		(_sig (_int RegWrite -1 0 44(_arch(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~132 0 45(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int RegDest 5 0 45(_arch(_uni(_string \"00"\)))))
		(_sig (_int ALUSrc -1 0 46(_arch(_uni((i 2))))))
		(_sig (_int MemtoReg 5 0 47(_arch(_uni((_others(i 2)))))))
		(_sig (_int Branch 5 0 48(_arch(_uni((_others(i 2)))))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 49(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int ALUop 6 0 49(_arch(_uni((_others(i 2)))))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~136 0 51(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int Write_Reg 7 0 51(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 52(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int Reg_1 8 0 52(_arch(_uni))))
		(_sig (_int Reg_2 8 0 52(_arch(_uni))))
		(_sig (_int Write_Data 8 0 52(_arch(_uni))))
		(_sig (_int B 8 0 53(_arch(_uni))))
		(_sig (_int ALU_Rst 8 0 53(_arch(_uni))))
		(_sig (_int Inst_Addr 8 0 54(_arch(_uni))))
		(_sig (_int Nxt_Addr 8 0 54(_arch(_uni))))
		(_sig (_int PC_Incr 8 0 54(_arch(_uni))))
		(_sig (_int PC_Branch 8 0 54(_arch(_uni))))
		(_sig (_int PC_JMP 8 0 54(_arch(_uni))))
		(_sig (_int Imed 8 0 55(_arch(_uni))))
		(_sig (_int Displacement 8 0 55(_arch(_uni))))
		(_sig (_int MI_Out 8 0 56(_arch(_uni))))
		(_sig (_int Inst 8 0 56(_arch(_uni))))
		(_sig (_int JMP_Addr 8 0 56(_arch(_uni))))
		(_sig (_int MD_Out 8 0 57(_arch(_uni))))
		(_sig (_int Zero -1 0 59(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~1310 0 60(_array -1 ((_dto i 5 i 0)))))
		(_sig (_int Cop 9 0 60(_arch(_uni))))
		(_sig (_int Funct 9 0 61(_arch(_uni))))
		(_prcs
			(line__65(_arch 0 0 65(_prcs (_wait_for)(_trgt(0)(1)(2)(3)(4)(5)(6)(7)(8)(9)(10)(11)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_static
		(770)
		(514)
		(33686274)
		(33686018)
		(50463490)
		(50463234)
		(515)
		(771)
	)
	(_model . comportamental 1 -1)
)
I 000051 55 10450         1499231733944 estrutural
(_unit VHDL (hierarq_estrut 0 4(estrutural 0 21))
	(_version vd0)
	(_time 1499231733945 2017.07.05 02:15:33)
	(_source (\./../src/hierarq_mem.vhd\))
	(_parameters tan)
	(_code 88dc818689dfd99fdb8f99d3db8f898dde8e8d8f8b)
	(_ent
		(_time 1499231550388)
	)
	(_comp
		(Cache_Inst
			(_object
				(_gen (_int Tacesso -2 0 49(_ent((ns 4617315517961601024)))))
				(_port (_int menable -1 0 52(_ent (_in))))
				(_port (_int Ender 6 0 53(_ent (_in))))
				(_port (_int Dados_from_mem 7 0 54(_ent (_in))))
				(_port (_int W -1 0 55(_ent (_in))))
				(_port (_int Dados_cache 8 0 56(_ent (_out))))
				(_port (_int Hit -1 0 57(_ent (_out))))
				(_port (_int ReadyMI -1 0 58(_ent (_out))))
			)
		)
		(UC_CACHEI
			(_object
				(_port (_int CLK -1 0 83(_ent (_in))))
				(_port (_int HitI -1 0 84(_ent (_in))))
				(_port (_int MenableProc -1 0 85(_ent (_in))))
				(_port (_int ReadyMI -1 0 86(_ent (_in))))
				(_port (_int ReadyMEM -1 0 87(_ent (_in))))
				(_port (_int MenableI -1 0 88(_ent (_out))))
				(_port (_int RWI -1 0 89(_ent (_out))))
				(_port (_int MenableMem -1 0 90(_ent (_out))))
				(_port (_int ReadyIProc -1 0 91(_ent (_out))))
			)
		)
		(Cache_dados
			(_object
				(_gen (_int Tacesso -2 0 27(_ent((ns 4617315517961601024)))))
				(_port (_int menable -1 0 30(_ent (_in))))
				(_port (_int OvfI -1 0 31(_ent (_in))))
				(_port (_int RW -1 0 32(_ent (_in))))
				(_port (_int RW_mem -1 0 33(_ent (_in))))
				(_port (_int Ender 3 0 34(_ent (_in))))
				(_port (_int Dados_entrada 4 0 35(_ent (_in))))
				(_port (_int Dados_mem 5 0 36(_ent (_in))))
				(_port (_int Dados_buffer 5 0 37(_ent (_out))))
				(_port (_int Ender_buffer 3 0 38(_ent (_out))))
				(_port (_int Dados_saida 4 0 39(_ent (_out))))
				(_port (_int Hit -1 0 40(_ent (_out))))
				(_port (_int OvfO -1 0 41(_ent (_out))))
				(_port (_int ReadyMD -1 0 42(_ent (_out))))
				(_port (_int v1 4 0 43(_ent (_out))))
				(_port (_int v2 4 0 43(_ent (_out))))
				(_port (_int v3 4 0 43(_ent (_out))))
				(_port (_int v4 4 0 43(_ent (_out))))
				(_port (_int v5 4 0 43(_ent (_out))))
			)
		)
		(UC_CACHED
			(_object
				(_port (_int CLK -1 0 97(_ent (_in))))
				(_port (_int HitD -1 0 98(_ent (_in))))
				(_port (_int RWDP -1 0 99(_ent (_in))))
				(_port (_int MenableDProc -1 0 100(_ent (_in))))
				(_port (_int ReadyMD -1 0 101(_ent (_in))))
				(_port (_int OvfO -1 0 102(_ent (_in))))
				(_port (_int ReadyMEM -1 0 103(_ent (_in))))
				(_port (_int RWD -1 0 104(_ent (_out))))
				(_port (_int MenableD -1 0 105(_ent (_out))))
				(_port (_int ReadyDProc -1 0 106(_ent (_out))))
				(_port (_int RWDM -1 0 107(_ent (_out))))
				(_port (_int RWM -1 0 108(_ent (_out))))
				(_port (_int OvfI -1 0 109(_ent (_out))))
				(_port (_int MenableMEM -1 0 110(_ent (_out))))
			)
		)
		(Mp
			(_object
				(_gen (_int BE -3 0 64(_ent((i 16)))))
				(_gen (_int BP -3 0 65(_ent((i 32)))))
				(_gen (_int Tz -2 0 66(_ent((ns 4609434218613702656)))))
				(_gen (_int Twrite -2 0 67(_ent((ns 4636737291354636288)))))
				(_gen (_int Tsetup -2 0 68(_ent((ns 4607182418800017408)))))
				(_gen (_int Tread -2 0 69(_ent((ns 4636737291354636288)))))
				(_port (_int enable -1 0 72(_ent (_in))))
				(_port (_int rw -1 0 73(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~13 0 74(_array -1 ((_dto c 2 i 0)))))
				(_port (_int ender 16 0 74(_ent (_in))))
				(_port (_int dado 9 0 75(_ent (_in))))
				(_port (_int pronto -1 0 76(_ent (_out))))
				(_port (_int dadoOut 9 0 77(_ent (_out))))
			)
		)
		(UC_MP
			(_object
				(_port (_int CLK -1 0 116(_ent (_in))))
				(_port (_int MenableD -1 0 117(_ent (_in))))
				(_port (_int MenableI -1 0 118(_ent (_in))))
				(_port (_int OvfO -1 0 119(_ent (_in))))
				(_port (_int Sel 10 0 120(_ent (_out))))
			)
		)
		(Mux_2x1_1b
			(_object
				(_port (_int E0 -1 0 136(_ent (_in))))
				(_port (_int E1 -1 0 136(_ent (_in))))
				(_port (_int sel -1 0 137(_ent (_in))))
				(_port (_int S -1 0 138(_ent (_out))))
			)
		)
		(Mux_4x1_16b
			(_object
				(_port (_int E0 11 0 126(_ent (_in))))
				(_port (_int E1 11 0 127(_ent (_in))))
				(_port (_int E2 11 0 128(_ent (_in))))
				(_port (_int E3 11 0 129(_ent (_in))))
				(_port (_int sel 12 0 130(_ent (_in))))
				(_port (_int S 11 0 131(_ent (_out))))
			)
		)
	)
	(_inst CI 0 152(_comp Cache_Inst)
		(_port
			((menable)(MeI))
			((Ender)(EnderI))
			((Dados_from_mem)(DadosMem))
			((W)(RWI))
			((Dados_cache)(DadosOutI))
			((Hit)(HitI))
			((ReadyMI)(RdCI))
		)
		(_use (_ent . Cache_Inst)
		)
	)
	(_inst UCI 0 153(_comp UC_CACHEI)
		(_port
			((CLK)(CLK))
			((HitI)(HitI))
			((MenableProc)(MenablePI))
			((ReadyMI)(RdCI))
			((ReadyMEM)(RdM))
			((MenableI)(MeI))
			((RWI)(RWI))
			((MenableMem)(MeMI))
			((ReadyIProc)(ReadyI))
		)
		(_use (_ent . UC_CACHEI)
		)
	)
	(_inst CD 0 154(_comp Cache_dados)
		(_port
			((menable)(MeD))
			((OvfI)(OvfI))
			((RW)(RWD))
			((RW_mem)(RWD_M))
			((Ender)(EnderD))
			((Dados_entrada)(DadosInD))
			((Dados_mem)(DadosMem))
			((Dados_buffer)(DadosBuffer))
			((Ender_buffer)(EnderBuffer))
			((Dados_saida)(DadosOutD))
			((Hit)(HitD))
			((OvfO)(OvfO))
			((ReadyMD)(RdCD))
			((v1)(v1))
			((v2)(v2))
			((v3)(v3))
			((v4)(v4))
			((v5)(v5))
		)
		(_use (_ent . Cache_dados)
		)
	)
	(_inst UCD 0 155(_comp UC_CACHED)
		(_port
			((CLK)(CLK))
			((HitD)(HitD))
			((RWDP)(RWDP))
			((MenableDProc)(MenablePD))
			((ReadyMD)(RdCD))
			((OvfO)(OvfO))
			((ReadyMEM)(RdM))
			((RWD)(RWD))
			((MenableD)(MeD))
			((ReadyDProc)(ReadyD))
			((RWDM)(RWD_M))
			((RWM)(RWM))
			((OvfI)(OvfI))
			((MenableMEM)(MeMD))
		)
		(_use (_ent . UC_CACHED)
		)
	)
	(_inst M_p 0 156(_comp Mp)
		(_port
			((enable)(MeM))
			((rw)(RWM))
			((ender)(EnderM))
			((dado)(DadosBuffer))
			((pronto)(RdM))
			((dadoOut)(DadosMem))
		)
		(_use (_ent . Mp)
			(_port
				((enable)(enable))
				((rw)(rw))
				((ender)(ender))
				((dado)(dado))
				((pronto)(pronto))
				((dadoOut)(dadoOut))
			)
		)
	)
	(_inst UCMP 0 157(_comp UC_MP)
		(_port
			((CLK)(CLK))
			((MenableD)(MeMD))
			((MenableI)(MeMI))
			((OvfO)(OvfO))
			((Sel)(Sel))
		)
		(_use (_ent . UC_MP)
		)
	)
	(_inst MuxMe 0 159(_comp Mux_2x1_1b)
		(_port
			((E0)(MeMI))
			((E1)(MeMD))
			((sel)(Sel(0)))
			((S)(MeM))
		)
		(_use (_ent . Mux_2x1_1b)
		)
	)
	(_inst MuxEnd 0 160(_comp Mux_4x1_16b)
		(_port
			((E0)(EnderMI))
			((E1)(EnderMD))
			((E2)(_string \"0000000000000000"\))
			((E3)(EnderBuffer))
			((sel)(Sel))
			((S)(EnderM))
		)
		(_use (_ent . Mux_4x1_16b)
			(_port
				((E0)(E0))
				((E1)(E1))
				((E2)(E2))
				((E3)(E3))
				((sel)(sel))
				((S)(S))
			)
		)
	)
	(_object
		(_port (_int CLK -1 0 6(_ent(_in))))
		(_port (_int RWDP -1 0 7(_ent(_in))))
		(_port (_int MenablePD -1 0 8(_ent(_in))))
		(_port (_int MenablePI -1 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1 ((_dto i 15 i 0)))))
		(_port (_int EnderD 0 0 10(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 11(_array -1 ((_dto i 31 i 0)))))
		(_port (_int DadosInD 1 0 11(_ent(_in))))
		(_port (_int EnderI 0 0 12(_ent(_in))))
		(_port (_int ReadyD -1 0 13(_ent(_out))))
		(_port (_int ReadyI -1 0 14(_ent(_out))))
		(_port (_int DadosOutD 1 0 15(_ent(_out))))
		(_port (_int DadosOutI 1 0 16(_ent(_out))))
		(_port (_int v1 1 0 17(_ent(_out))))
		(_port (_int v2 1 0 17(_ent(_out))))
		(_port (_int v3 1 0 17(_ent(_out))))
		(_port (_int v4 1 0 17(_ent(_out))))
		(_port (_int v5 1 0 17(_ent(_out))))
		(_type (_int STATE 0 23(_enum1 i missd rhitd whitd rdd mprdyd ibuff rhitdbuff whitdbuff rddbuff (_to i 0 i 9))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 34(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 35(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{511~downto~0}~13 0 36(_array -1 ((_dto i 511 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 53(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{511~downto~0}~134 0 54(_array -1 ((_dto i 511 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 56(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{511~downto~0}~138 0 75(_array -1 ((_dto i 511 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 120(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 126(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 130(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int MeI -1 0 141(_arch(_uni))))
		(_sig (_int RWI -1 0 141(_arch(_uni))))
		(_sig (_int HitI -1 0 141(_arch(_uni))))
		(_sig (_int RdCI -1 0 141(_arch(_uni))))
		(_sig (_int MeD -1 0 142(_arch(_uni))))
		(_sig (_int OvfI -1 0 142(_arch(_uni))))
		(_sig (_int RWD -1 0 142(_arch(_uni))))
		(_sig (_int RWD_M -1 0 142(_arch(_uni))))
		(_sig (_int HitD -1 0 142(_arch(_uni))))
		(_sig (_int OvfO -1 0 142(_arch(_uni))))
		(_sig (_int RdCD -1 0 142(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 143(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int EnderBuffer 13 0 143(_arch(_uni))))
		(_sig (_int EnderM 13 0 143(_arch(_uni))))
		(_sig (_int EnderMI 13 0 143(_arch(_uni))))
		(_sig (_int EnderMD 13 0 143(_arch(_uni))))
		(_sig (_int MeM -1 0 144(_arch(_uni))))
		(_sig (_int MeMI -1 0 144(_arch(_uni))))
		(_sig (_int MeMD -1 0 144(_arch(_uni))))
		(_sig (_int RWM -1 0 144(_arch(_uni))))
		(_sig (_int RdM -1 0 144(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{511~downto~0}~1316 0 145(_array -1 ((_dto i 511 i 0)))))
		(_sig (_int DadosMem 14 0 145(_arch(_uni))))
		(_sig (_int DadosBuffer 14 0 145(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~1318 0 146(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int Sel 15 0 146(_arch(_uni))))
		(_prcs
			(line__149(_arch 0 0 149(_assignment (_trgt(29))(_sens(6(d_15_6))))))
			(line__150(_arch 1 0 150(_assignment (_trgt(30))(_sens(4(d_15_6))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.TIME (1 TIME)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 514)
	)
	(_model . estrutural 3 -1)
)
I 000051 55 3952          1499231733988 estrutural
(_unit VHDL (carimbo_tb 0 4(estrutural 0 7))
	(_version vd0)
	(_time 1499231733989 2017.07.05 02:15:33)
	(_source (\./../src/carimbo_tb.vhd\))
	(_parameters tan)
	(_code b7e3b5e3b1e1e1a1beb0b7b3a5edb0b2e1b0b3b1b5b1b4)
	(_ent
		(_time 1499229524968)
	)
	(_comp
		(Carimbo_UC
			(_object
				(_port (_int CLK -1 0 11(_ent (_in))))
				(_port (_int Reset -1 0 12(_ent (_in))))
				(_port (_int HitD -1 0 13(_ent (_in))))
				(_port (_int HitI -1 0 14(_ent (_in))))
				(_port (_int Zero -1 0 15(_ent (_in))))
				(_port (_int Start -1 0 16(_ent (_in))))
				(_port (_int Funct 0 0 17(_ent (_in))))
				(_port (_int Cop 0 0 18(_ent (_in))))
				(_port (_int rw -1 0 19(_ent (_out))))
				(_port (_int menable -1 0 20(_ent (_out))))
				(_port (_int ce_ri -1 0 21(_ent (_out))))
				(_port (_int ce_pc -1 0 22(_ent (_out))))
				(_port (_int RegWrite -1 0 23(_ent (_out))))
				(_port (_int RegDest 1 0 24(_ent (_out))))
				(_port (_int ALUSrc -1 0 25(_ent (_out))))
				(_port (_int MemtoReg 1 0 26(_ent (_out))))
				(_port (_int Branch 1 0 27(_ent (_out))))
				(_port (_int ALUop 2 0 28(_ent (_out))))
			)
		)
	)
	(_inst M1 0 52(_comp Carimbo_UC)
		(_port
			((CLK)(CLK))
			((Reset)(Reset))
			((HitD)(HitD))
			((HitI)(HitI))
			((Zero)(Zero))
			((Start)(Start))
			((Funct)(Funct))
			((Cop)(Cop))
			((rw)(rw))
			((menable)(menable))
			((ce_ri)(ce_ri))
			((ce_pc)(ce_pc))
			((RegWrite)(RegWrite))
			((RegDest)(RegDest))
			((ALUSrc)(ALUSrc))
			((MemtoReg)(MemtoReg))
			((Branch)(Branch))
			((ALUop)(ALUop))
		)
		(_use (_implicit)
			(_port
				((CLK)(CLK))
				((Reset)(Reset))
				((HitD)(HitD))
				((HitI)(HitI))
				((Zero)(Zero))
				((Start)(Start))
				((Funct)(Funct))
				((Cop)(Cop))
				((rw)(rw))
				((menable)(menable))
				((ce_ri)(ce_ri))
				((ce_pc)(ce_pc))
				((RegWrite)(RegWrite))
				((RegDest)(RegDest))
				((ALUSrc)(ALUSrc))
				((MemtoReg)(MemtoReg))
				((Branch)(Branch))
				((ALUop)(ALUop))
			)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 17(_array -1 ((_dto i 5 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 24(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 28(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int CLK -1 0 32(_arch(_uni((i 2))))))
		(_sig (_int Reset -1 0 33(_arch(_uni((i 2))))))
		(_sig (_int HitD -1 0 34(_arch(_uni((i 2))))))
		(_sig (_int HitI -1 0 35(_arch(_uni((i 2))))))
		(_sig (_int Zero -1 0 36(_arch(_uni((i 2))))))
		(_sig (_int Start -1 0 37(_arch(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 38(_array -1 ((_dto i 5 i 0)))))
		(_sig (_int Funct 3 0 38(_arch(_uni((_others(i 2)))))))
		(_sig (_int Cop 3 0 39(_arch(_uni((_others(i 2)))))))
		(_sig (_int rw -1 0 40(_arch(_uni))))
		(_sig (_int menable -1 0 41(_arch(_uni))))
		(_sig (_int ce_ri -1 0 42(_arch(_uni))))
		(_sig (_int ce_pc -1 0 43(_arch(_uni))))
		(_sig (_int RegWrite -1 0 44(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 45(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int RegDest 4 0 45(_arch(_uni))))
		(_sig (_int ALUSrc -1 0 46(_arch(_uni))))
		(_sig (_int MemtoReg 4 0 47(_arch(_uni))))
		(_sig (_int Branch 4 0 48(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 49(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int ALUop 5 0 49(_arch(_uni))))
		(_prcs
			(line__53(_arch 0 0 53(_prcs (_wait_for)(_trgt(0)(1)(2)(3)(4)(5)(6)(7)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 514)
		(33751554 514)
		(33686019 514)
		(33686019 770)
		(33686019 515)
		(50463235 514)
		(50463235 770)
		(33751555 515)
		(33686018 515)
		(33686018 771)
		(50463234 514)
		(50463234 770)
		(33751554 515)
		(33686019 771)
		(33751555 771)
		(50529027 771)
	)
	(_model . estrutural 1 -1)
)
I 000055 55 968           1499231734028 comportamental
(_unit VHDL (mux_4x1_5b 0 4(comportamental 0 15))
	(_version vd0)
	(_time 1499231734029 2017.07.05 02:15:34)
	(_source (\./../src/mux_4x1_5b.vhd\))
	(_parameters tan)
	(_code d6828385d5808ac38184c28d8fd5d7d380d5d3d0d4)
	(_ent
		(_time 1499229866909)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1 ((_dto i 4 i 0)))))
		(_port (_int E0 0 0 6(_ent(_in))))
		(_port (_int E1 0 0 7(_ent(_in))))
		(_port (_int E2 0 0 8(_ent(_in))))
		(_port (_int E3 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1 ((_dto i 1 i 0)))))
		(_port (_int sel 1 0 10(_ent(_in))))
		(_port (_int S 0 0 11(_ent(_out))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs (_simple)(_trgt(5))(_sens(0)(1)(2)(3)(4)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . comportamental 1 -1)
)
I 000043 55 10178         1499231898516 Mp
(_unit VHDL (mp 0 7(mp 0 26))
	(_version vd0)
	(_time 1499231898517 2017.07.05 02:18:18)
	(_source (\./../src/mp.vhd\))
	(_parameters tan)
	(_code 5b5e0b59090c5b4c0e0e1f000a5d0f5c5b5d0f5c5b)
	(_ent
		(_time 1499229524702)
	)
	(_object
		(_gen (_int BE -1 0 9 \16\ (_ent gms((i 16)))))
		(_gen (_int BP -1 0 10 \32\ (_ent((i 32)))))
		(_gen (_int Tz -2 0 11 \1.5 ns\ (_ent((ns 4609434218613702656)))))
		(_gen (_int Twrite -2 0 12 \1 ns\ (_ent((ns 4636737291354636288)))))
		(_gen (_int Tsetup -2 0 13 \1 ns\ (_ent((ns 4607182418800017408)))))
		(_gen (_int Tread -2 0 14 \1 ns\ (_ent gms((ns 4636737291354636288)))))
		(_port (_int enable -3 0 17(_ent(_in)(_event))))
		(_port (_int rw -3 0 18(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~12 0 19(_array -3 ((_dto c 1 i 0)))))
		(_port (_int ender 0 0 19(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{511~downto~0}~12 0 20(_array -3 ((_dto i 511 i 0)))))
		(_port (_int dado 1 0 20(_ent(_in))))
		(_port (_int pronto -3 0 21(_ent(_out))))
		(_port (_int dadoOut 1 0 22(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{BP/4-1~downto~0}~13 0 29(_array -3 ((_dto c 2 i 0)))))
		(_type (_int tipo_memoria 0 29(_array 2 ((_to i 0 c 3)))))
		(_sig (_int MMp 3 0 30(_arch(_uni(((_string \"00000000"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"00000100"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"00000011"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"00000101"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"00000010"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"00000001"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"00000101"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"00100000"\))((_string \"00100000"\))((_string \"10001100"\))((_string \"00000101"\))((_string \"00000000"\))((_string \"00010100"\))((_string \"00001100"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"00110000"\))((_string \"00001000"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"00100100"\))((_string \"00100011"\))((_string \"10100011"\))((_string \"11111111"\))((_string \"11101100"\))((_string \"00000000"\))((_string \"00000011"\))((_string \"11101000"\))((_string \"00100000"\))((_string \"10101111"\))((_string \"10111111"\))((_string \"00000000"\))((_string \"00010000"\))((_string \"10101111"\))((_string \"10110011"\))((_string \"00000000"\))((_string \"00001100"\))((_string \"10101111"\))((_string \"10110010"\))((_string \"00000000"\))((_string \"00001000"\))((_string \"10101111"\))((_string \"10110001"\))((_string \"00000000"\))((_string \"00000100"\))((_string \"10101111"\))((_string \"10110000"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"00000100"\))((_string \"10010000"\))((_string \"00100000"\))((_string \"00000000"\))((_string \"00000101"\))((_string \"10011000"\))((_string \"00100000"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"10000000"\))((_string \"00100000"\))((_string \"00000010"\))((_string \"00010011"\))((_string \"01000000"\))((_string \"00101010"\))((_string \"00010001"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"10101000"\))((_string \"00100010"\))((_string \"00010001"\))((_string \"11111111"\))((_string \"11111111"\))((_string \"00101010"\))((_string \"00101000"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"00010101"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"10011100"\))((_string \"00000010"\))((_string \"00100000"\))((_string \"01001000"\))((_string \"10000000"\))((_string \"00000010"\))((_string \"01001001"\))((_string \"01010000"\))((_string \"00100000"\))((_string \"10001101"\))((_string \"01001011"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"10001101"\))((_string \"01001100"\))((_string \"00000000"\))((_string \"00000100"\))((_string \"00000001"\))((_string \"10001011"\))((_string \"01000000"\))((_string \"00101010"\))((_string \"00010001"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"10011100"\))((_string \"00000010"\))((_string \"01000000"\))((_string \"00100000"\))((_string \"00100000"\))((_string \"00000010"\))((_string \"00100000"\))((_string \"00101000"\))((_string \"00100000"\))((_string \"00001100"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"11010000"\))((_string \"00100010"\))((_string \"00100011"\))((_string \"11111111"\))((_string \"11111111"\))((_string \"00000000"\))((_string \"00000011"\))((_string \"10001000"\))((_string \"00100000"\))((_string \"00001000"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"01100100"\))((_string \"00100010"\))((_string \"00000011"\))((_string \"00000000"\))((_string \"00000001"\))((_string \"00000000"\))((_string \"01100000"\))((_string \"10000000"\))((_string \"00100000"\))((_string \"00001000"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"01011000"\))((_string \"10001111"\))((_string \"10110000"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"10001111"\))((_string \"10110001"\))((_string \"00000000"\))((_string \"00000100"\))((_string \"10001111"\))((_string \"10110010"\))((_string \"00000000"\))((_string \"00001000"\))((_string \"10001111"\))((_string \"10110011"\))((_string \"00000000"\))((_string \"00001100"\))((_string \"10001111"\))((_string \"10111111"\))((_string \"00000000"\))((_string \"00010000"\))((_string \"00100011"\))((_string \"10100011"\))((_string \"00000000"\))((_string \"00010100"\))((_string \"00000000"\))((_string \"01100000"\))((_string \"11101000"\))((_string \"00100000"\))((_string \"00000011"\))((_string \"11100000"\))((_string \"00000000"\))((_string \"00001000"\))((_string \"00000000"\))((_string \"10100000"\))((_string \"01001000"\))((_string \"10000000"\))((_string \"00000000"\))((_string \"10001001"\))((_string \"00011000"\))((_string \"00100000"\))((_string \"00000000"\))((_string \"01100000"\))((_string \"01001000"\))((_string \"00100000"\))((_string \"10001101"\))((_string \"00101000"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"10001101"\))((_string \"00101010"\))((_string \"00000000"\))((_string \"00000100"\))((_string \"10101101"\))((_string \"00101010"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"10101101"\))((_string \"00101000"\))((_string \"00000000"\))((_string \"00000100"\))((_string \"00000011"\))((_string \"11100000"\))((_string \"00000000"\))((_string \"00001000"\))(_others(_others(i 2))))))))
		(_type (_int ~INTEGER~range~0~to~{2**BE-1}~13 0 88(_scalar (_to i 0 c 4))))
		(_var (_int endereco 4 0 88(_prcs 0)))
		(_prcs
			(line__87(_arch 0 0 87(_prcs (_simple)(_trgt(4)(5)(5(d_7_0))(5(d_15_8))(5(d_23_16))(5(d_31_24))(5(d_39_32))(5(d_47_40))(5(d_55_48))(5(d_63_56))(5(d_71_64))(5(d_79_72))(5(d_87_80))(5(d_95_88))(5(d_103_96))(5(d_111_104))(5(d_119_112))(5(d_127_120))(5(d_135_128))(5(d_143_136))(5(d_151_144))(5(d_159_152))(5(d_167_160))(5(d_175_168))(5(d_183_176))(5(d_191_184))(5(d_199_192))(5(d_207_200))(5(d_215_208))(5(d_223_216))(5(d_231_224))(5(d_239_232))(5(d_247_240))(5(d_255_248))(5(d_263_256))(5(d_271_264))(5(d_279_272))(5(d_287_280))(5(d_295_288))(5(d_303_296))(5(d_311_304))(5(d_319_312))(5(d_327_320))(5(d_335_328))(5(d_343_336))(5(d_351_344))(5(d_359_352))(5(d_367_360))(5(d_375_368))(5(d_383_376))(5(d_391_384))(5(d_399_392))(5(d_407_400))(5(d_415_408))(5(d_423_416))(5(d_431_424))(5(d_439_432))(5(d_447_440))(5(d_455_448))(5(d_463_456))(5(d_471_464))(5(d_479_472))(5(d_487_480))(5(d_495_488))(5(d_503_496))(5(d_511_504))(6))(_sens(0))(_mon)(_read(1)(2)(3(d_7_0))(3(d_15_8))(3(d_23_16))(3(d_31_24))(3(d_39_32))(3(d_47_40))(3(d_55_48))(3(d_63_56))(3(d_71_64))(3(d_79_72))(3(d_87_80))(3(d_95_88))(3(d_103_96))(3(d_111_104))(3(d_119_112))(3(d_127_120))(3(d_135_128))(3(d_143_136))(3(d_151_144))(3(d_159_152))(3(d_167_160))(3(d_175_168))(3(d_183_176))(3(d_191_184))(3(d_199_192))(3(d_207_200))(3(d_215_208))(3(d_223_216))(3(d_231_224))(3(d_239_232))(3(d_247_240))(3(d_255_248))(3(d_263_256))(3(d_271_264))(3(d_279_272))(3(d_287_280))(3(d_295_288))(3(d_303_296))(3(d_311_304))(3(d_319_312))(3(d_327_320))(3(d_335_328))(3(d_343_336))(3(d_351_344))(3(d_359_352))(3(d_367_360))(3(d_375_368))(3(d_383_376))(3(d_391_384))(3(d_399_392))(3(d_407_400))(3(d_415_408))(3(d_423_416))(3(d_431_424))(3(d_439_432))(3(d_447_440))(3(d_455_448))(3(d_463_456))(3(d_471_464))(3(d_479_472))(3(d_487_480))(3(d_495_488))(3(d_503_496))(3(d_511_504))(6)))))
		)
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (1 STD_LOGIC_VECTOR)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_static
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
	)
	(_model . Mp 5 -1)
)
I 000062 55 5895          1499232277028 UCP_CarimboEstrutural
(_unit VHDL (ucp_carimbo 0 4(ucp_carimboestrutural 0 37))
	(_version vd0)
	(_time 1499232277029 2017.07.05 02:24:37)
	(_source (\./../src/ucp_carimbo.vhd\))
	(_parameters tan)
	(_code eebfbabdb8b8bafbbee9fdb4bee9ece8e7e8bae8ec)
	(_ent
		(_time 1499232277026)
	)
	(_comp
		(Carimbo_UC
			(_object
				(_port (_int CLK -1 0 40(_ent (_in))))
				(_port (_int Reset -1 0 41(_ent (_in))))
				(_port (_int HitD -1 0 42(_ent (_in))))
				(_port (_int HitI -1 0 43(_ent (_in))))
				(_port (_int Zero -1 0 44(_ent (_in))))
				(_port (_int Start -1 0 45(_ent (_in))))
				(_port (_int Funct 5 0 46(_ent (_in))))
				(_port (_int Cop 5 0 47(_ent (_in))))
				(_port (_int rw -1 0 48(_ent (_out))))
				(_port (_int menableD -1 0 49(_ent (_out))))
				(_port (_int menableI -1 0 50(_ent (_out))))
				(_port (_int ce_ri -1 0 51(_ent (_out))))
				(_port (_int ce_pc -1 0 52(_ent (_out))))
				(_port (_int RegWrite -1 0 53(_ent (_out))))
				(_port (_int RegDest 6 0 54(_ent (_out))))
				(_port (_int ALUSrc -1 0 55(_ent (_out))))
				(_port (_int MemtoReg 6 0 56(_ent (_out))))
				(_port (_int Branch 6 0 57(_ent (_out))))
				(_port (_int ALUop 7 0 58(_ent (_out))))
			)
		)
		(FD_Estrut
			(_object
				(_port (_int Reset -1 0 64(_ent (_in))))
				(_port (_int clk -1 0 65(_ent (_in))))
				(_port (_int ce_ri -1 0 66(_ent (_in))))
				(_port (_int ce_pc -1 0 67(_ent (_in))))
				(_port (_int RegWrite -1 0 68(_ent (_in))))
				(_port (_int RegDest 8 0 69(_ent (_in))))
				(_port (_int ALUSrc -1 0 70(_ent (_in))))
				(_port (_int MemtoReg 8 0 71(_ent (_in))))
				(_port (_int Branch 8 0 72(_ent (_in))))
				(_port (_int ALUop 9 0 73(_ent (_in))))
				(_port (_int MI_Dado 10 0 74(_ent (_in))))
				(_port (_int MD_Dado 10 0 75(_ent (_in))))
				(_port (_int MI_ADDR 11 0 76(_ent (_out))))
				(_port (_int MD_ADDR 11 0 77(_ent (_out))))
				(_port (_int MD_WD 10 0 78(_ent (_out))))
				(_port (_int Zero -1 0 79(_ent (_out))))
				(_port (_int Cop 12 0 80(_ent (_out))))
				(_port (_int Funct 12 0 81(_ent (_out))))
			)
		)
	)
	(_inst UC 0 91(_comp Carimbo_UC)
		(_port
			((CLK)(clk))
			((Reset)(reset))
			((HitD)(HitD))
			((HitI)(HitI))
			((Zero)(Zero))
			((Start)(start))
			((Funct)(COPExt))
			((Cop)(COP))
			((rw)(RWM))
			((menableD)(MEND))
			((menableI)(MENI))
			((ce_ri)(ce_ri))
			((ce_pc)(ce_pc))
			((RegWrite)(RegWrite))
			((RegDest)(RegDest))
			((ALUSrc)(ALUSrc))
			((MemtoReg)(MemtoReg))
			((Branch)(Branch))
			((ALUop)(ALUop))
		)
		(_use (_ent . Carimbo_UC)
		)
	)
	(_inst FD 0 92(_comp FD_Estrut)
		(_port
			((Reset)(reset))
			((clk)(clk))
			((ce_ri)(ce_ri))
			((ce_pc)(ce_pc))
			((RegWrite)(RegWrite))
			((RegDest)(RegDest))
			((ALUSrc)(ALUSrc))
			((MemtoReg)(MemtoReg))
			((Branch)(Branch))
			((ALUop)(ALUop))
			((MI_Dado)(MI_Dado))
			((MD_Dado)(MD_Dado))
			((MI_ADDR)(MI_ADDR))
			((MD_ADDR)(MD_ADDR))
			((MD_WD)(MD_WD))
			((Zero)(Zero))
			((Cop)(COP))
			((Funct)(COPExt))
		)
		(_use (_ent . FD_Estrut)
		)
	)
	(_object
		(_port (_int reset -1 0 6(_ent(_in))))
		(_port (_int clk -1 0 7(_ent(_in))))
		(_port (_int HitD -1 0 8(_ent(_in))))
		(_port (_int HitI -1 0 9(_ent(_in))))
		(_port (_int start -1 0 10(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 12(_array -1 ((_dto i 31 i 0)))))
		(_port (_int MI_Dado 0 0 12(_ent(_in))))
		(_port (_int MD_Dado 0 0 13(_ent(_in))))
		(_port (_int zero -1 0 15(_ent(_buffer))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 16(_array -1 ((_dto i 5 i 0)))))
		(_port (_int COP 1 0 16(_ent(_buffer))))
		(_port (_int COPExt 1 0 17(_ent(_buffer))))
		(_port (_int ce_ri -1 0 19(_ent(_buffer))))
		(_port (_int ce_pc -1 0 20(_ent(_buffer))))
		(_port (_int RegWrite -1 0 21(_ent(_buffer))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 22(_array -1 ((_dto i 1 i 0)))))
		(_port (_int RegDest 2 0 22(_ent(_buffer))))
		(_port (_int ALUSrc -1 0 23(_ent(_buffer))))
		(_port (_int MemtoReg 2 0 24(_ent(_buffer))))
		(_port (_int Branch 2 0 25(_ent(_buffer))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 26(_array -1 ((_dto i 3 i 0)))))
		(_port (_int ALUop 3 0 26(_ent(_buffer))))
		(_port (_int menableD -1 0 28(_ent(_out))))
		(_port (_int menableI -1 0 29(_ent(_out))))
		(_port (_int rw -1 0 30(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 31(_array -1 ((_dto i 15 i 0)))))
		(_port (_int MI_ADDR 4 0 31(_ent(_out))))
		(_port (_int MD_ADDR 4 0 32(_ent(_out))))
		(_port (_int MD_WD 0 0 33(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 46(_array -1 ((_dto i 5 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 54(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 58(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~132 0 69(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 73(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 74(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 76(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~136 0 80(_array -1 ((_dto i 5 i 0)))))
		(_sig (_int MEND -1 0 86(_arch(_uni))))
		(_sig (_int MENI -1 0 87(_arch(_uni))))
		(_sig (_int RWM -1 0 88(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment (_alias((menableD)(MEND)))(_simpleassign BUF)(_trgt(18))(_sens(24)))))
			(line__95(_arch 1 0 95(_assignment (_alias((menableI)(MENI)))(_simpleassign BUF)(_trgt(19))(_sens(25)))))
			(line__96(_arch 2 0 96(_assignment (_alias((rw)(RWM)))(_simpleassign BUF)(_trgt(20))(_sens(26)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . UCP_CarimboEstrutural 3 -1)
)
I 000046 55 5843          1499232452348 PMIPS
(_unit VHDL (picomips 0 5(pmips 0 15))
	(_version vd0)
	(_time 1499232452349 2017.07.05 02:27:32)
	(_source (\./../src/PicoMIPS.vhd\))
	(_parameters tan)
	(_code ce98c99b929999d89dc18a9496c9cec9cdc9cec8c7)
	(_ent
		(_time 1499231180249)
	)
	(_comp
		(UCP_Carimbo
			(_object
				(_port (_int reset -1 0 18(_ent (_in))))
				(_port (_int clk -1 0 19(_ent (_in))))
				(_port (_int HitD -1 0 20(_ent (_in))))
				(_port (_int HitI -1 0 21(_ent (_in))))
				(_port (_int start -1 0 22(_ent (_in))))
				(_port (_int MI_Dado 1 0 24(_ent (_in))))
				(_port (_int MD_Dado 1 0 25(_ent (_in))))
				(_port (_int zero -1 0 27(_ent (_buffer))))
				(_port (_int COP 2 0 28(_ent (_buffer))))
				(_port (_int COPExt 2 0 29(_ent (_buffer))))
				(_port (_int ce_ri -1 0 31(_ent (_buffer))))
				(_port (_int ce_pc -1 0 32(_ent (_buffer))))
				(_port (_int RegWrite -1 0 33(_ent (_buffer))))
				(_port (_int RegDest 3 0 34(_ent (_buffer))))
				(_port (_int ALUSrc -1 0 35(_ent (_buffer))))
				(_port (_int MemtoReg 3 0 36(_ent (_buffer))))
				(_port (_int Branch 3 0 37(_ent (_buffer))))
				(_port (_int ALUop 4 0 38(_ent (_buffer))))
				(_port (_int menableD -1 0 40(_ent (_out))))
				(_port (_int menableI -1 0 41(_ent (_out))))
				(_port (_int rw -1 0 42(_ent (_out))))
				(_port (_int MI_ADDR 5 0 43(_ent (_out))))
				(_port (_int MD_ADDR 5 0 44(_ent (_out))))
				(_port (_int MD_WD 1 0 45(_ent (_out))))
			)
		)
		(Hierarq_Estrut
			(_object
				(_port (_int CLK -1 0 51(_ent (_in))))
				(_port (_int RWDP -1 0 52(_ent (_in))))
				(_port (_int MenablePD -1 0 53(_ent (_in))))
				(_port (_int MenablePI -1 0 54(_ent (_in))))
				(_port (_int EnderD 6 0 55(_ent (_in))))
				(_port (_int DadosInD 7 0 56(_ent (_in))))
				(_port (_int EnderI 6 0 57(_ent (_in))))
				(_port (_int ReadyD -1 0 58(_ent (_out))))
				(_port (_int ReadyI -1 0 59(_ent (_out))))
				(_port (_int DadosOutD 7 0 60(_ent (_out))))
				(_port (_int DadosOutI 7 0 61(_ent (_out))))
				(_port (_int v1 7 0 62(_ent (_out))))
				(_port (_int v2 7 0 62(_ent (_out))))
				(_port (_int v3 7 0 62(_ent (_out))))
				(_port (_int v4 7 0 62(_ent (_out))))
				(_port (_int v5 7 0 62(_ent (_out))))
			)
		)
	)
	(_inst UCP 0 89(_comp UCP_Carimbo)
		(_port
			((reset)(reset))
			((clk)(CLK))
			((HitD)(ReadyD))
			((HitI)(ReadyI))
			((start)(start))
			((MI_Dado)(DadosOutI))
			((MD_Dado)(DadosOutD))
			((zero)(zero))
			((COP)(COP))
			((COPExt)(COPExt))
			((ce_ri)(ce_ri))
			((ce_pc)(ce_pc))
			((RegWrite)(RegWrite))
			((RegDest)(RegDest))
			((ALUSrc)(ALUSrc))
			((MemtoReg)(MemtoReg))
			((Branch)(Branch))
			((ALUop)(ALUop))
			((menableD)(MenablePD))
			((menableI)(MenablePI))
			((rw)(RWDP))
			((MI_ADDR)(EnderI))
			((MD_ADDR)(EnderD))
			((MD_WD)(DadosInD))
		)
		(_use (_ent . UCP_Carimbo)
		)
	)
	(_inst HE 0 90(_comp Hierarq_Estrut)
		(_port
			((CLK)(CLK))
			((RWDP)(RWDP))
			((MenablePD)(MenablePD))
			((MenablePI)(MenablePI))
			((EnderD)(EnderD))
			((DadosInD)(DadosInD))
			((EnderI)(EnderI))
			((ReadyD)(ReadyD))
			((ReadyI)(ReadyI))
			((DadosOutD)(DadosOutD))
			((DadosOutI)(DadosOutI))
			((v1)(v1))
			((v2)(v2))
			((v3)(v3))
			((v4)(v4))
			((v5)(v5))
		)
		(_use (_ent . Hierarq_Estrut)
		)
	)
	(_object
		(_port (_int CLK -1 0 7(_ent(_in))))
		(_port (_int reset -1 0 8(_ent(_in))))
		(_port (_int Start -1 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1 ((_dto i 31 i 0)))))
		(_port (_int v1 0 0 10(_ent(_out))))
		(_port (_int v2 0 0 10(_ent(_out))))
		(_port (_int v3 0 0 10(_ent(_out))))
		(_port (_int v4 0 0 10(_ent(_out))))
		(_port (_int v5 0 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 24(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 28(_array -1 ((_dto i 5 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 34(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 38(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 43(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 55(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 56(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int RWDP -1 0 65(_arch(_uni))))
		(_sig (_int MenablePD -1 0 66(_arch(_uni))))
		(_sig (_int MenablePI -1 0 67(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~136 0 68(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int EnderD 8 0 68(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 69(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int DadosInD 9 0 69(_arch(_uni))))
		(_sig (_int EnderI 8 0 70(_arch(_uni))))
		(_sig (_int ReadyD -1 0 71(_arch(_uni))))
		(_sig (_int ReadyI -1 0 72(_arch(_uni))))
		(_sig (_int DadosOutD 9 0 73(_arch(_uni))))
		(_sig (_int DadosOutI 9 0 74(_arch(_uni))))
		(_sig (_int zero -1 0 75(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~1310 0 76(_array -1 ((_dto i 5 i 0)))))
		(_sig (_int COP 10 0 76(_arch(_uni))))
		(_sig (_int COPExt 10 0 77(_arch(_uni))))
		(_sig (_int ce_ri -1 0 79(_arch(_uni))))
		(_sig (_int ce_pc -1 0 80(_arch(_uni))))
		(_sig (_int RegWrite -1 0 81(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 82(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int RegDest 11 0 82(_arch(_uni))))
		(_sig (_int ALUSrc -1 0 83(_arch(_uni))))
		(_sig (_int MemtoReg 11 0 84(_arch(_uni))))
		(_sig (_int Branch 11 0 85(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 86(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int ALUop 12 0 86(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
)
I 000062 55 8766          1499232943013 UCP_CarimboEstrutural
(_unit VHDL (ucp_carimbo 0 4(ucp_carimboestrutural 0 44))
	(_version vd0)
	(_time 1499232943014 2017.07.05 02:35:43)
	(_source (\./../src/ucp_carimbo.vhd\))
	(_parameters tan)
	(_code 6f6a6e6f3a393b7a3e697c353f686d6966693b696d)
	(_ent
		(_time 1499232943011)
	)
	(_comp
		(Carimbo_UC
			(_object
				(_port (_int CLK -1 0 47(_ent (_in))))
				(_port (_int Reset -1 0 48(_ent (_in))))
				(_port (_int HitD -1 0 49(_ent (_in))))
				(_port (_int HitI -1 0 50(_ent (_in))))
				(_port (_int Zero -1 0 51(_ent (_in))))
				(_port (_int Start -1 0 52(_ent (_in))))
				(_port (_int Funct 6 0 53(_ent (_in))))
				(_port (_int Cop 6 0 54(_ent (_in))))
				(_port (_int rw -1 0 55(_ent (_out))))
				(_port (_int menableD -1 0 56(_ent (_out))))
				(_port (_int menableI -1 0 57(_ent (_out))))
				(_port (_int ce_ri -1 0 58(_ent (_out))))
				(_port (_int ce_pc -1 0 59(_ent (_out))))
				(_port (_int RegWrite -1 0 60(_ent (_out))))
				(_port (_int RegDest 7 0 61(_ent (_out))))
				(_port (_int ALUSrc -1 0 62(_ent (_out))))
				(_port (_int MemtoReg 7 0 63(_ent (_out))))
				(_port (_int Branch 7 0 64(_ent (_out))))
				(_port (_int ALUop 8 0 65(_ent (_out))))
			)
		)
		(FD_Estrut
			(_object
				(_port (_int Reset -1 0 71(_ent (_in))))
				(_port (_int clk -1 0 72(_ent (_in))))
				(_port (_int ce_ri -1 0 73(_ent (_in))))
				(_port (_int ce_pc -1 0 74(_ent (_in))))
				(_port (_int RegWrite -1 0 75(_ent (_in))))
				(_port (_int RegDest 9 0 76(_ent (_in))))
				(_port (_int ALUSrc -1 0 77(_ent (_in))))
				(_port (_int MemtoReg 9 0 78(_ent (_in))))
				(_port (_int Branch 9 0 79(_ent (_in))))
				(_port (_int ALUop 10 0 80(_ent (_in))))
				(_port (_int MI_Dado 11 0 81(_ent (_in))))
				(_port (_int MD_Dado 11 0 82(_ent (_in))))
				(_port (_int Write_Reg 12 0 84(_ent (_buffer))))
				(_port (_int Reg_1 11 0 85(_ent (_buffer))))
				(_port (_int Reg_2 11 0 85(_ent (_buffer))))
				(_port (_int Write_Data 11 0 85(_ent (_buffer))))
				(_port (_int B 11 0 86(_ent (_buffer))))
				(_port (_int ALU_Rst 11 0 86(_ent (_buffer))))
				(_port (_int Inst_Addr 11 0 87(_ent (_buffer))))
				(_port (_int Nxt_Addr 11 0 87(_ent (_buffer))))
				(_port (_int PC_Incr 11 0 87(_ent (_buffer))))
				(_port (_int PC_Branch 11 0 87(_ent (_buffer))))
				(_port (_int PC_JMP 11 0 87(_ent (_buffer))))
				(_port (_int Imed 11 0 88(_ent (_buffer))))
				(_port (_int Displacement 11 0 88(_ent (_buffer))))
				(_port (_int Inst 11 0 89(_ent (_buffer))))
				(_port (_int JMP_Addr 11 0 89(_ent (_buffer))))
				(_port (_int MI_ADDR 13 0 91(_ent (_out))))
				(_port (_int MD_ADDR 13 0 92(_ent (_out))))
				(_port (_int MD_WD 11 0 93(_ent (_out))))
				(_port (_int Zero -1 0 94(_ent (_out))))
				(_port (_int Cop 14 0 95(_ent (_out))))
				(_port (_int Funct 14 0 96(_ent (_out))))
			)
		)
	)
	(_inst UC 0 106(_comp Carimbo_UC)
		(_port
			((CLK)(clk))
			((Reset)(reset))
			((HitD)(HitD))
			((HitI)(HitI))
			((Zero)(Zero))
			((Start)(start))
			((Funct)(COPExt))
			((Cop)(COP))
			((rw)(RWM))
			((menableD)(MEND))
			((menableI)(MENI))
			((ce_ri)(ce_ri))
			((ce_pc)(ce_pc))
			((RegWrite)(RegWrite))
			((RegDest)(RegDest))
			((ALUSrc)(ALUSrc))
			((MemtoReg)(MemtoReg))
			((Branch)(Branch))
			((ALUop)(ALUop))
		)
		(_use (_ent . Carimbo_UC)
		)
	)
	(_inst FD 0 107(_comp FD_Estrut)
		(_port
			((Reset)(reset))
			((clk)(clk))
			((ce_ri)(ce_ri))
			((ce_pc)(ce_pc))
			((RegWrite)(RegWrite))
			((RegDest)(RegDest))
			((ALUSrc)(ALUSrc))
			((MemtoReg)(MemtoReg))
			((Branch)(Branch))
			((ALUop)(ALUop))
			((MI_Dado)(MI_Dado))
			((MD_Dado)(MD_Dado))
			((Write_Reg)(Write_Reg))
			((Reg_1)(Reg_1))
			((Reg_2)(Reg_2))
			((Write_Data)(Write_Data))
			((B)(B))
			((ALU_Rst)(ALU_Rst))
			((Inst_Addr)(Inst_Addr))
			((Nxt_Addr)(Nxt_Addr))
			((PC_Incr)(PC_Incr))
			((PC_Branch)(PC_Branch))
			((PC_JMP)(PC_JMP))
			((Imed)(Imed))
			((Displacement)(Displacement))
			((Inst)(Inst))
			((JMP_Addr)(JMP_Addr))
			((MI_ADDR)(MI_ADDR))
			((MD_ADDR)(MD_ADDR))
			((MD_WD)(MD_WD))
			((Zero)(Zero))
			((Cop)(COP))
			((Funct)(COPExt))
		)
		(_use (_implicit)
			(_port
				((Reset)(Reset))
				((clk)(clk))
				((ce_ri)(ce_ri))
				((ce_pc)(ce_pc))
				((RegWrite)(RegWrite))
				((RegDest)(RegDest))
				((ALUSrc)(ALUSrc))
				((MemtoReg)(MemtoReg))
				((Branch)(Branch))
				((ALUop)(ALUop))
				((MI_Dado)(MI_Dado))
				((MD_Dado)(MD_Dado))
				((Write_Reg)(Write_Reg))
				((Reg_1)(Reg_1))
				((Reg_2)(Reg_2))
				((Write_Data)(Write_Data))
				((B)(B))
				((ALU_Rst)(ALU_Rst))
				((Inst_Addr)(Inst_Addr))
				((Nxt_Addr)(Nxt_Addr))
				((PC_Incr)(PC_Incr))
				((PC_Branch)(PC_Branch))
				((PC_JMP)(PC_JMP))
				((Imed)(Imed))
				((Displacement)(Displacement))
				((Inst)(Inst))
				((JMP_Addr)(JMP_Addr))
				((MI_ADDR)(MI_ADDR))
				((MD_ADDR)(MD_ADDR))
				((MD_WD)(MD_WD))
				((Zero)(Zero))
				((Cop)(Cop))
				((Funct)(Funct))
			)
		)
	)
	(_object
		(_port (_int reset -1 0 6(_ent(_in))))
		(_port (_int clk -1 0 7(_ent(_in))))
		(_port (_int HitD -1 0 8(_ent(_in))))
		(_port (_int HitI -1 0 9(_ent(_in))))
		(_port (_int start -1 0 10(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 12(_array -1 ((_dto i 31 i 0)))))
		(_port (_int MI_Dado 0 0 12(_ent(_in))))
		(_port (_int MD_Dado 0 0 13(_ent(_in))))
		(_port (_int zero -1 0 15(_ent(_buffer))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 16(_array -1 ((_dto i 5 i 0)))))
		(_port (_int COP 1 0 16(_ent(_buffer))))
		(_port (_int COPExt 1 0 17(_ent(_buffer))))
		(_port (_int ce_ri -1 0 19(_ent(_buffer))))
		(_port (_int ce_pc -1 0 20(_ent(_buffer))))
		(_port (_int RegWrite -1 0 21(_ent(_buffer))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 22(_array -1 ((_dto i 1 i 0)))))
		(_port (_int RegDest 2 0 22(_ent(_buffer))))
		(_port (_int ALUSrc -1 0 23(_ent(_buffer))))
		(_port (_int MemtoReg 2 0 24(_ent(_buffer))))
		(_port (_int Branch 2 0 25(_ent(_buffer))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 26(_array -1 ((_dto i 3 i 0)))))
		(_port (_int ALUop 3 0 26(_ent(_buffer))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 28(_array -1 ((_dto i 4 i 0)))))
		(_port (_int Write_Reg 4 0 28(_ent(_buffer))))
		(_port (_int Reg_1 0 0 29(_ent(_buffer))))
		(_port (_int Reg_2 0 0 29(_ent(_buffer))))
		(_port (_int Write_Data 0 0 29(_ent(_buffer))))
		(_port (_int B 0 0 30(_ent(_buffer))))
		(_port (_int ALU_Rst 0 0 30(_ent(_buffer))))
		(_port (_int Inst_Addr 0 0 31(_ent(_buffer))))
		(_port (_int Nxt_Addr 0 0 31(_ent(_buffer))))
		(_port (_int PC_Incr 0 0 31(_ent(_buffer))))
		(_port (_int PC_Branch 0 0 31(_ent(_buffer))))
		(_port (_int PC_JMP 0 0 31(_ent(_buffer))))
		(_port (_int Imed 0 0 32(_ent(_buffer))))
		(_port (_int Displacement 0 0 32(_ent(_buffer))))
		(_port (_int Inst 0 0 33(_ent(_buffer))))
		(_port (_int JMP_Addr 0 0 33(_ent(_buffer))))
		(_port (_int menableD -1 0 35(_ent(_out))))
		(_port (_int menableI -1 0 36(_ent(_out))))
		(_port (_int rw -1 0 37(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 38(_array -1 ((_dto i 15 i 0)))))
		(_port (_int MI_ADDR 5 0 38(_ent(_out))))
		(_port (_int MD_ADDR 5 0 39(_ent(_out))))
		(_port (_int MD_WD 0 0 40(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 53(_array -1 ((_dto i 5 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 61(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 65(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~132 0 76(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 80(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 81(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 84(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 91(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~136 0 95(_array -1 ((_dto i 5 i 0)))))
		(_sig (_int MEND -1 0 101(_arch(_uni))))
		(_sig (_int MENI -1 0 102(_arch(_uni))))
		(_sig (_int RWM -1 0 103(_arch(_uni))))
		(_prcs
			(line__109(_arch 0 0 109(_assignment (_alias((menableD)(MEND)))(_simpleassign BUF)(_trgt(33))(_sens(39)))))
			(line__110(_arch 1 0 110(_assignment (_alias((menableI)(MENI)))(_simpleassign BUF)(_trgt(34))(_sens(40)))))
			(line__111(_arch 2 0 111(_assignment (_alias((rw)(RWM)))(_simpleassign BUF)(_trgt(35))(_sens(41)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . UCP_CarimboEstrutural 3 -1)
)
I 000062 55 8760          1499232988999 UCP_CarimboEstrutural
(_unit VHDL (ucp_carimbo 0 4(ucp_carimboestrutural 0 44))
	(_version vd0)
	(_time 1499232989000 2017.07.05 02:36:28)
	(_source (\./../src/ucp_carimbo.vhd\))
	(_parameters tan)
	(_code 0f5c02095a595b1a5e091c555f080d0906095b090d)
	(_ent
		(_time 1499232988997)
	)
	(_comp
		(Carimbo_UC
			(_object
				(_port (_int CLK -1 0 47(_ent (_in))))
				(_port (_int Reset -1 0 48(_ent (_in))))
				(_port (_int HitD -1 0 49(_ent (_in))))
				(_port (_int HitI -1 0 50(_ent (_in))))
				(_port (_int Zero -1 0 51(_ent (_in))))
				(_port (_int Start -1 0 52(_ent (_in))))
				(_port (_int Funct 6 0 53(_ent (_in))))
				(_port (_int Cop 6 0 54(_ent (_in))))
				(_port (_int rw -1 0 55(_ent (_out))))
				(_port (_int menableD -1 0 56(_ent (_out))))
				(_port (_int menableI -1 0 57(_ent (_out))))
				(_port (_int ce_ri -1 0 58(_ent (_out))))
				(_port (_int ce_pc -1 0 59(_ent (_out))))
				(_port (_int RegWrite -1 0 60(_ent (_out))))
				(_port (_int RegDest 7 0 61(_ent (_out))))
				(_port (_int ALUSrc -1 0 62(_ent (_out))))
				(_port (_int MemtoReg 7 0 63(_ent (_out))))
				(_port (_int Branch 7 0 64(_ent (_out))))
				(_port (_int ALUop 8 0 65(_ent (_out))))
			)
		)
		(FD_Estrut
			(_object
				(_port (_int Reset -1 0 71(_ent (_in))))
				(_port (_int clk -1 0 72(_ent (_in))))
				(_port (_int ce_ri -1 0 73(_ent (_in))))
				(_port (_int ce_pc -1 0 74(_ent (_in))))
				(_port (_int RegWrite -1 0 75(_ent (_in))))
				(_port (_int RegDest 9 0 76(_ent (_in))))
				(_port (_int ALUSrc -1 0 77(_ent (_in))))
				(_port (_int MemtoReg 9 0 78(_ent (_in))))
				(_port (_int Branch 9 0 79(_ent (_in))))
				(_port (_int ALUop 10 0 80(_ent (_in))))
				(_port (_int MI_Dado 11 0 81(_ent (_in))))
				(_port (_int MD_Dado 11 0 82(_ent (_in))))
				(_port (_int Write_Rg 12 0 84(_ent (_buffer))))
				(_port (_int Reg_1 11 0 85(_ent (_buffer))))
				(_port (_int Reg_2 11 0 85(_ent (_buffer))))
				(_port (_int Write_Data 11 0 85(_ent (_buffer))))
				(_port (_int B 11 0 86(_ent (_buffer))))
				(_port (_int ALU_Rst 11 0 86(_ent (_buffer))))
				(_port (_int Inst_Addr 11 0 87(_ent (_buffer))))
				(_port (_int Nxt_Addr 11 0 87(_ent (_buffer))))
				(_port (_int PC_Incr 11 0 87(_ent (_buffer))))
				(_port (_int PC_Branch 11 0 87(_ent (_buffer))))
				(_port (_int PC_JMP 11 0 87(_ent (_buffer))))
				(_port (_int Imed 11 0 88(_ent (_buffer))))
				(_port (_int Displacement 11 0 88(_ent (_buffer))))
				(_port (_int Inst 11 0 89(_ent (_buffer))))
				(_port (_int JMP_Addr 11 0 89(_ent (_buffer))))
				(_port (_int MI_ADDR 13 0 91(_ent (_out))))
				(_port (_int MD_ADDR 13 0 92(_ent (_out))))
				(_port (_int MD_WD 11 0 93(_ent (_out))))
				(_port (_int Zero -1 0 94(_ent (_out))))
				(_port (_int Cop 14 0 95(_ent (_out))))
				(_port (_int Funct 14 0 96(_ent (_out))))
			)
		)
	)
	(_inst UC 0 106(_comp Carimbo_UC)
		(_port
			((CLK)(clk))
			((Reset)(reset))
			((HitD)(HitD))
			((HitI)(HitI))
			((Zero)(Zero))
			((Start)(start))
			((Funct)(COPExt))
			((Cop)(COP))
			((rw)(RWM))
			((menableD)(MEND))
			((menableI)(MENI))
			((ce_ri)(ce_ri))
			((ce_pc)(ce_pc))
			((RegWrite)(RegWrite))
			((RegDest)(RegDest))
			((ALUSrc)(ALUSrc))
			((MemtoReg)(MemtoReg))
			((Branch)(Branch))
			((ALUop)(ALUop))
		)
		(_use (_ent . Carimbo_UC)
		)
	)
	(_inst FD 0 107(_comp FD_Estrut)
		(_port
			((Reset)(reset))
			((clk)(clk))
			((ce_ri)(ce_ri))
			((ce_pc)(ce_pc))
			((RegWrite)(RegWrite))
			((RegDest)(RegDest))
			((ALUSrc)(ALUSrc))
			((MemtoReg)(MemtoReg))
			((Branch)(Branch))
			((ALUop)(ALUop))
			((MI_Dado)(MI_Dado))
			((MD_Dado)(MD_Dado))
			((Write_Rg)(Write_Rg))
			((Reg_1)(Reg_1))
			((Reg_2)(Reg_2))
			((Write_Data)(Write_Data))
			((B)(B))
			((ALU_Rst)(ALU_Rst))
			((Inst_Addr)(Inst_Addr))
			((Nxt_Addr)(Nxt_Addr))
			((PC_Incr)(PC_Incr))
			((PC_Branch)(PC_Branch))
			((PC_JMP)(PC_JMP))
			((Imed)(Imed))
			((Displacement)(Displacement))
			((Inst)(Inst))
			((JMP_Addr)(JMP_Addr))
			((MI_ADDR)(MI_ADDR))
			((MD_ADDR)(MD_ADDR))
			((MD_WD)(MD_WD))
			((Zero)(Zero))
			((Cop)(COP))
			((Funct)(COPExt))
		)
		(_use (_implicit)
			(_port
				((Reset)(Reset))
				((clk)(clk))
				((ce_ri)(ce_ri))
				((ce_pc)(ce_pc))
				((RegWrite)(RegWrite))
				((RegDest)(RegDest))
				((ALUSrc)(ALUSrc))
				((MemtoReg)(MemtoReg))
				((Branch)(Branch))
				((ALUop)(ALUop))
				((MI_Dado)(MI_Dado))
				((MD_Dado)(MD_Dado))
				((Write_Rg)(Write_Rg))
				((Reg_1)(Reg_1))
				((Reg_2)(Reg_2))
				((Write_Data)(Write_Data))
				((B)(B))
				((ALU_Rst)(ALU_Rst))
				((Inst_Addr)(Inst_Addr))
				((Nxt_Addr)(Nxt_Addr))
				((PC_Incr)(PC_Incr))
				((PC_Branch)(PC_Branch))
				((PC_JMP)(PC_JMP))
				((Imed)(Imed))
				((Displacement)(Displacement))
				((Inst)(Inst))
				((JMP_Addr)(JMP_Addr))
				((MI_ADDR)(MI_ADDR))
				((MD_ADDR)(MD_ADDR))
				((MD_WD)(MD_WD))
				((Zero)(Zero))
				((Cop)(Cop))
				((Funct)(Funct))
			)
		)
	)
	(_object
		(_port (_int reset -1 0 6(_ent(_in))))
		(_port (_int clk -1 0 7(_ent(_in))))
		(_port (_int HitD -1 0 8(_ent(_in))))
		(_port (_int HitI -1 0 9(_ent(_in))))
		(_port (_int start -1 0 10(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 12(_array -1 ((_dto i 31 i 0)))))
		(_port (_int MI_Dado 0 0 12(_ent(_in))))
		(_port (_int MD_Dado 0 0 13(_ent(_in))))
		(_port (_int zero -1 0 15(_ent(_buffer))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 16(_array -1 ((_dto i 5 i 0)))))
		(_port (_int COP 1 0 16(_ent(_buffer))))
		(_port (_int COPExt 1 0 17(_ent(_buffer))))
		(_port (_int ce_ri -1 0 19(_ent(_buffer))))
		(_port (_int ce_pc -1 0 20(_ent(_buffer))))
		(_port (_int RegWrite -1 0 21(_ent(_buffer))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 22(_array -1 ((_dto i 1 i 0)))))
		(_port (_int RegDest 2 0 22(_ent(_buffer))))
		(_port (_int ALUSrc -1 0 23(_ent(_buffer))))
		(_port (_int MemtoReg 2 0 24(_ent(_buffer))))
		(_port (_int Branch 2 0 25(_ent(_buffer))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 26(_array -1 ((_dto i 3 i 0)))))
		(_port (_int ALUop 3 0 26(_ent(_buffer))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 28(_array -1 ((_dto i 4 i 0)))))
		(_port (_int Write_Rg 4 0 28(_ent(_buffer))))
		(_port (_int Reg_1 0 0 29(_ent(_buffer))))
		(_port (_int Reg_2 0 0 29(_ent(_buffer))))
		(_port (_int Write_Data 0 0 29(_ent(_buffer))))
		(_port (_int B 0 0 30(_ent(_buffer))))
		(_port (_int ALU_Rst 0 0 30(_ent(_buffer))))
		(_port (_int Inst_Addr 0 0 31(_ent(_buffer))))
		(_port (_int Nxt_Addr 0 0 31(_ent(_buffer))))
		(_port (_int PC_Incr 0 0 31(_ent(_buffer))))
		(_port (_int PC_Branch 0 0 31(_ent(_buffer))))
		(_port (_int PC_JMP 0 0 31(_ent(_buffer))))
		(_port (_int Imed 0 0 32(_ent(_buffer))))
		(_port (_int Displacement 0 0 32(_ent(_buffer))))
		(_port (_int Inst 0 0 33(_ent(_buffer))))
		(_port (_int JMP_Addr 0 0 33(_ent(_buffer))))
		(_port (_int menableD -1 0 35(_ent(_out))))
		(_port (_int menableI -1 0 36(_ent(_out))))
		(_port (_int rw -1 0 37(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 38(_array -1 ((_dto i 15 i 0)))))
		(_port (_int MI_ADDR 5 0 38(_ent(_out))))
		(_port (_int MD_ADDR 5 0 39(_ent(_out))))
		(_port (_int MD_WD 0 0 40(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 53(_array -1 ((_dto i 5 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 61(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 65(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~132 0 76(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 80(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 81(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 84(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 91(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~136 0 95(_array -1 ((_dto i 5 i 0)))))
		(_sig (_int MEND -1 0 101(_arch(_uni))))
		(_sig (_int MENI -1 0 102(_arch(_uni))))
		(_sig (_int RWM -1 0 103(_arch(_uni))))
		(_prcs
			(line__109(_arch 0 0 109(_assignment (_alias((menableD)(MEND)))(_simpleassign BUF)(_trgt(33))(_sens(39)))))
			(line__110(_arch 1 0 110(_assignment (_alias((menableI)(MENI)))(_simpleassign BUF)(_trgt(34))(_sens(40)))))
			(line__111(_arch 2 0 111(_assignment (_alias((rw)(RWM)))(_simpleassign BUF)(_trgt(35))(_sens(41)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . UCP_CarimboEstrutural 3 -1)
)
I 000051 55 9262          1499233020257 estrutural
(_unit VHDL (fd_estrut 0 4(estrutural 0 35))
	(_version vd0)
	(_time 1499233020258 2017.07.05 02:37:00)
	(_source (\./../src/fd_estrut.vhd\))
	(_parameters tan)
	(_code 31323534346533273c31226a643633363436353737)
	(_ent
		(_time 1499233020253)
	)
	(_comp
		(ALU
			(_object
				(_port (_int ALUop 6 0 38(_ent (_in))))
				(_port (_int a 7 0 39(_ent (_in))))
				(_port (_int b 7 0 40(_ent (_in))))
				(_port (_int zero -1 0 41(_ent (_out))))
				(_port (_int ALUrst 7 0 42(_ent (_out))))
			)
		)
		(Add_32
			(_object
				(_port (_int E1 8 0 47(_ent (_in))))
				(_port (_int E2 8 0 48(_ent (_in))))
				(_port (_int S 8 0 49(_ent (_out))))
			)
		)
		(Mux_4x1_32b
			(_object
				(_port (_int E1 12 0 71(_ent (_in))))
				(_port (_int E2 12 0 71(_ent (_in))))
				(_port (_int E3 12 0 71(_ent (_in))))
				(_port (_int E4 12 0 71(_ent (_in))))
				(_port (_int sel 13 0 72(_ent (_in))))
				(_port (_int S 12 0 73(_ent (_out))))
			)
		)
		(Mux_2x1_32b
			(_object
				(_port (_int E1 11 0 65(_ent (_in))))
				(_port (_int E2 11 0 65(_ent (_in))))
				(_port (_int sel -1 0 66(_ent (_in))))
				(_port (_int S 11 0 67(_ent (_out))))
			)
		)
		(Mux_4x1_5b
			(_object
				(_port (_int E0 9 0 55(_ent (_in))))
				(_port (_int E1 9 0 56(_ent (_in))))
				(_port (_int E2 9 0 57(_ent (_in))))
				(_port (_int E3 9 0 58(_ent (_in))))
				(_port (_int sel 10 0 59(_ent (_in))))
				(_port (_int S 9 0 60(_ent (_out))))
			)
		)
		(Reg_32
			(_object
				(_port (_int CLK -1 0 78(_ent (_in))))
				(_port (_int ce -1 0 78(_ent (_in))))
				(_port (_int reset -1 0 78(_ent (_in))))
				(_port (_int E 14 0 79(_ent (_in))))
				(_port (_int S 14 0 80(_ent (_out))))
			)
		)
		(Sign_Extend
			(_object
				(_port (_int Entrada 16 0 91(_ent (_in))))
				(_port (_int Saida 17 0 92(_ent (_out))))
			)
		)
		(Shift_Left_2
			(_object
				(_port (_int E 15 0 85(_ent (_in))))
				(_port (_int S 15 0 86(_ent (_out))))
			)
		)
		(RegFile
			(_object
				(_port (_int Reset -1 0 98(_ent (_in))))
				(_port (_int Clk -1 0 99(_ent (_in))))
				(_port (_int RegWrite -1 0 100(_ent (_in))))
				(_port (_int ReadReg1 18 0 101(_ent (_in))))
				(_port (_int ReadReg2 18 0 102(_ent (_in))))
				(_port (_int WriteReg 18 0 103(_ent (_in))))
				(_port (_int WriteData 19 0 104(_ent (_in))))
				(_port (_int ReadData1 19 0 105(_ent (_out))))
				(_port (_int ReadData2 19 0 106(_ent (_out))))
			)
		)
	)
	(_inst ALU1 0 118(_comp ALU)
		(_port
			((ALUop)(ALUop))
			((a)(Reg_1))
			((b)(B))
			((zero)(Zero))
			((ALUrst)(ALU_Rst))
		)
		(_use (_ent . ALU)
		)
	)
	(_inst Add1 0 119(_comp Add_32)
		(_port
			((E1)(Inst_Addr))
			((E2)(_string \"00000000000000000000000000000100"\))
			((S)(PC_Incr))
		)
		(_use (_ent . Add_32)
			(_port
				((E1)(E1))
				((E2)(E2))
				((S)(S))
			)
		)
	)
	(_inst Add2 0 120(_comp Add_32)
		(_port
			((E1)(PC_Incr))
			((E2)(Displacement))
			((S)(PC_Branch))
		)
		(_use (_ent . Add_32)
		)
	)
	(_inst Mux1 0 121(_comp Mux_4x1_32b)
		(_port
			((E1)(PC_Incr))
			((E2)(PC_JMP))
			((E3)(PC_Branch))
			((E4)(Reg_1))
			((sel)(Branch))
			((S)(Nxt_Addr))
		)
		(_use (_ent . Mux_4x1_32b)
		)
	)
	(_inst Mux2 0 122(_comp Mux_2x1_32b)
		(_port
			((E1)(Reg_2))
			((E2)(Imed))
			((sel)(ALUSrc))
			((S)(B))
		)
		(_use (_ent . Mux_2x1_32b)
		)
	)
	(_inst Mux3 0 123(_comp Mux_4x1_32b)
		(_port
			((E1)(ALU_Rst))
			((E2)(MD_Dado))
			((E3)(PC_Incr))
			((E4)(_string \"00000000000000000000000000000000"\))
			((sel)(MemtoReg))
			((S)(Write_Data))
		)
		(_use (_ent . Mux_4x1_32b)
			(_port
				((E1)(E1))
				((E2)(E2))
				((E3)(E3))
				((E4)(E4))
				((sel)(sel))
				((S)(S))
			)
		)
	)
	(_inst Mux4 0 124(_comp Mux_4x1_5b)
		(_port
			((E0)(Inst(d_20_16)))
			((E1)(Inst(d_15_11)))
			((E2)(_string \"00111"\))
			((E3)(_string \"10000"\))
			((sel)(RegDest))
			((S)(Write_Reg))
		)
		(_use (_ent . Mux_4x1_5b)
			(_port
				((E0)(E0))
				((E1)(E1))
				((E2)(E2))
				((E3)(E3))
				((sel)(sel))
				((S)(S))
			)
		)
	)
	(_inst PC 0 125(_comp Reg_32)
		(_port
			((CLK)(clk))
			((ce)(ce_pc))
			((reset)(Reset))
			((E)(Nxt_Addr))
			((S)(Inst_Addr))
		)
		(_use (_ent . Reg_32)
		)
	)
	(_inst RI 0 126(_comp Reg_32)
		(_port
			((CLK)(clk))
			((ce)(ce_ri))
			((reset)(Reset))
			((E)(MI_Dado))
			((S)(Inst))
		)
		(_use (_ent . Reg_32)
		)
	)
	(_inst Sign_Ext 0 127(_comp Sign_Extend)
		(_port
			((Entrada)(Inst(d_15_0)))
			((Saida)(Imed))
		)
		(_use (_ent . Sign_Extend)
		)
	)
	(_inst SL2 0 128(_comp Shift_Left_2)
		(_port
			((E)(Imed))
			((S)(Displacement))
		)
		(_use (_ent . Shift_Left_2)
		)
	)
	(_inst SL2_2 0 129(_comp Shift_Left_2)
		(_port
			((E)(JMP_Addr))
			((S)(PC_JMP))
		)
		(_use (_ent . Shift_Left_2)
		)
	)
	(_inst Reg_File 0 130(_comp RegFile)
		(_port
			((Reset)(Reset))
			((Clk)(clk))
			((RegWrite)(RegWrite))
			((ReadReg1)(Inst(d_25_21)))
			((ReadReg2)(Inst(d_20_16)))
			((WriteReg)(Write_Reg))
			((WriteData)(Write_Data))
			((ReadData1)(Reg_1))
			((ReadData2)(Reg_2))
		)
		(_use (_ent . RegFile)
		)
	)
	(_object
		(_port (_int Reset -1 0 6(_ent(_in))))
		(_port (_int clk -1 0 7(_ent(_in))))
		(_port (_int ce_ri -1 0 8(_ent(_in))))
		(_port (_int ce_pc -1 0 9(_ent(_in))))
		(_port (_int RegWrite -1 0 10(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 11(_array -1 ((_dto i 1 i 0)))))
		(_port (_int RegDest 0 0 11(_ent(_in))))
		(_port (_int ALUSrc -1 0 12(_ent(_in))))
		(_port (_int MemtoReg 0 0 13(_ent(_in))))
		(_port (_int Branch 0 0 14(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15(_array -1 ((_dto i 3 i 0)))))
		(_port (_int ALUop 1 0 15(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 16(_array -1 ((_dto i 31 i 0)))))
		(_port (_int MI_Dado 2 0 16(_ent(_in))))
		(_port (_int MD_Dado 2 0 17(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 19(_array -1 ((_dto i 4 i 0)))))
		(_port (_int Write_Reg 3 0 19(_ent(_buffer))))
		(_port (_int Reg_1 2 0 20(_ent(_buffer))))
		(_port (_int Reg_2 2 0 20(_ent(_buffer))))
		(_port (_int Write_Data 2 0 20(_ent(_buffer))))
		(_port (_int B 2 0 21(_ent(_buffer))))
		(_port (_int ALU_Rst 2 0 21(_ent(_buffer))))
		(_port (_int Inst_Addr 2 0 22(_ent(_buffer))))
		(_port (_int Nxt_Addr 2 0 22(_ent(_buffer))))
		(_port (_int PC_Incr 2 0 22(_ent(_buffer))))
		(_port (_int PC_Branch 2 0 22(_ent(_buffer))))
		(_port (_int PC_JMP 2 0 22(_ent(_buffer))))
		(_port (_int Imed 2 0 23(_ent(_buffer))))
		(_port (_int Displacement 2 0 23(_ent(_buffer))))
		(_port (_int Inst 2 0 24(_ent(_buffer))))
		(_port (_int JMP_Addr 2 0 24(_ent(_buffer))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 26(_array -1 ((_dto i 15 i 0)))))
		(_port (_int MI_ADDR 4 0 26(_ent(_out))))
		(_port (_int MD_ADDR 4 0 27(_ent(_out))))
		(_port (_int MD_WD 2 0 28(_ent(_out))))
		(_port (_int Zero -1 0 29(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 30(_array -1 ((_dto i 5 i 0)))))
		(_port (_int Cop 5 0 30(_ent(_out))))
		(_port (_int Funct 5 0 31(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 38(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 39(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 47(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 55(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 59(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 65(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 71(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~138 0 72(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 79(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 85(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 91(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 92(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1316 0 101(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~1318 0 104(_array -1 ((_dto i 31 i 0)))))
		(_prcs
			(line__114(_arch 0 0 114(_assignment (_alias((Cop)(Inst(d_31_26))))(_trgt(31))(_sens(25(d_31_26))))))
			(line__115(_arch 1 0 115(_assignment (_alias((Funct)(Inst(d_5_0))))(_trgt(32))(_sens(25(d_5_0))))))
			(line__116(_arch 2 0 116(_assignment (_trgt(26))(_sens(18(d_31_28))(25(d_25_0))))))
			(line__132(_arch 3 0 132(_assignment (_alias((MI_ADDR)(Inst_Addr(d_15_0))))(_trgt(27))(_sens(18(d_15_0))))))
			(line__133(_arch 4 0 133(_assignment (_alias((MD_ADDR)(ALU_Rst(d_15_0))))(_trgt(28))(_sens(17(d_15_0))))))
			(line__134(_arch 5 0 134(_assignment (_alias((MD_WD)(Reg_2)))(_trgt(29))(_sens(14)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
	)
	(_model . estrutural 6 -1)
)
I 000062 55 7946          1499233035014 UCP_CarimboEstrutural
(_unit VHDL (ucp_carimbo 0 4(ucp_carimboestrutural 0 44))
	(_version vd0)
	(_time 1499233035015 2017.07.05 02:37:15)
	(_source (\./../src/ucp_carimbo.vhd\))
	(_parameters tan)
	(_code cfc0989a9a999bda9ec9dc959fc8cdc9c6c99bc9cd)
	(_ent
		(_time 1499233035012)
	)
	(_comp
		(Carimbo_UC
			(_object
				(_port (_int CLK -1 0 47(_ent (_in))))
				(_port (_int Reset -1 0 48(_ent (_in))))
				(_port (_int HitD -1 0 49(_ent (_in))))
				(_port (_int HitI -1 0 50(_ent (_in))))
				(_port (_int Zero -1 0 51(_ent (_in))))
				(_port (_int Start -1 0 52(_ent (_in))))
				(_port (_int Funct 6 0 53(_ent (_in))))
				(_port (_int Cop 6 0 54(_ent (_in))))
				(_port (_int rw -1 0 55(_ent (_out))))
				(_port (_int menableD -1 0 56(_ent (_out))))
				(_port (_int menableI -1 0 57(_ent (_out))))
				(_port (_int ce_ri -1 0 58(_ent (_out))))
				(_port (_int ce_pc -1 0 59(_ent (_out))))
				(_port (_int RegWrite -1 0 60(_ent (_out))))
				(_port (_int RegDest 7 0 61(_ent (_out))))
				(_port (_int ALUSrc -1 0 62(_ent (_out))))
				(_port (_int MemtoReg 7 0 63(_ent (_out))))
				(_port (_int Branch 7 0 64(_ent (_out))))
				(_port (_int ALUop 8 0 65(_ent (_out))))
			)
		)
		(FD_Estrut
			(_object
				(_port (_int Reset -1 0 71(_ent (_in))))
				(_port (_int clk -1 0 72(_ent (_in))))
				(_port (_int ce_ri -1 0 73(_ent (_in))))
				(_port (_int ce_pc -1 0 74(_ent (_in))))
				(_port (_int RegWrite -1 0 75(_ent (_in))))
				(_port (_int RegDest 9 0 76(_ent (_in))))
				(_port (_int ALUSrc -1 0 77(_ent (_in))))
				(_port (_int MemtoReg 9 0 78(_ent (_in))))
				(_port (_int Branch 9 0 79(_ent (_in))))
				(_port (_int ALUop 10 0 80(_ent (_in))))
				(_port (_int MI_Dado 11 0 81(_ent (_in))))
				(_port (_int MD_Dado 11 0 82(_ent (_in))))
				(_port (_int Write_Reg 12 0 84(_ent (_buffer))))
				(_port (_int Reg_1 11 0 85(_ent (_buffer))))
				(_port (_int Reg_2 11 0 85(_ent (_buffer))))
				(_port (_int Write_Data 11 0 85(_ent (_buffer))))
				(_port (_int B 11 0 86(_ent (_buffer))))
				(_port (_int ALU_Rst 11 0 86(_ent (_buffer))))
				(_port (_int Inst_Addr 11 0 87(_ent (_buffer))))
				(_port (_int Nxt_Addr 11 0 87(_ent (_buffer))))
				(_port (_int PC_Incr 11 0 87(_ent (_buffer))))
				(_port (_int PC_Branch 11 0 87(_ent (_buffer))))
				(_port (_int PC_JMP 11 0 87(_ent (_buffer))))
				(_port (_int Imed 11 0 88(_ent (_buffer))))
				(_port (_int Displacement 11 0 88(_ent (_buffer))))
				(_port (_int Inst 11 0 89(_ent (_buffer))))
				(_port (_int JMP_Addr 11 0 89(_ent (_buffer))))
				(_port (_int MI_ADDR 13 0 91(_ent (_out))))
				(_port (_int MD_ADDR 13 0 92(_ent (_out))))
				(_port (_int MD_WD 11 0 93(_ent (_out))))
				(_port (_int Zero -1 0 94(_ent (_out))))
				(_port (_int Cop 14 0 95(_ent (_out))))
				(_port (_int Funct 14 0 96(_ent (_out))))
			)
		)
	)
	(_inst UC 0 106(_comp Carimbo_UC)
		(_port
			((CLK)(clk))
			((Reset)(reset))
			((HitD)(HitD))
			((HitI)(HitI))
			((Zero)(Zero))
			((Start)(start))
			((Funct)(COPExt))
			((Cop)(COP))
			((rw)(RWM))
			((menableD)(MEND))
			((menableI)(MENI))
			((ce_ri)(ce_ri))
			((ce_pc)(ce_pc))
			((RegWrite)(RegWrite))
			((RegDest)(RegDest))
			((ALUSrc)(ALUSrc))
			((MemtoReg)(MemtoReg))
			((Branch)(Branch))
			((ALUop)(ALUop))
		)
		(_use (_ent . Carimbo_UC)
		)
	)
	(_inst FD 0 107(_comp FD_Estrut)
		(_port
			((Reset)(reset))
			((clk)(clk))
			((ce_ri)(ce_ri))
			((ce_pc)(ce_pc))
			((RegWrite)(RegWrite))
			((RegDest)(RegDest))
			((ALUSrc)(ALUSrc))
			((MemtoReg)(MemtoReg))
			((Branch)(Branch))
			((ALUop)(ALUop))
			((MI_Dado)(MI_Dado))
			((MD_Dado)(MD_Dado))
			((Write_Reg)(Write_Reg))
			((Reg_1)(Reg_1))
			((Reg_2)(Reg_2))
			((Write_Data)(Write_Data))
			((B)(B))
			((ALU_Rst)(ALU_Rst))
			((Inst_Addr)(Inst_Addr))
			((Nxt_Addr)(Nxt_Addr))
			((PC_Incr)(PC_Incr))
			((PC_Branch)(PC_Branch))
			((PC_JMP)(PC_JMP))
			((Imed)(Imed))
			((Displacement)(Displacement))
			((Inst)(Inst))
			((JMP_Addr)(JMP_Addr))
			((MI_ADDR)(MI_ADDR))
			((MD_ADDR)(MD_ADDR))
			((MD_WD)(MD_WD))
			((Zero)(Zero))
			((Cop)(COP))
			((Funct)(COPExt))
		)
		(_use (_ent . FD_Estrut)
		)
	)
	(_object
		(_port (_int reset -1 0 6(_ent(_in))))
		(_port (_int clk -1 0 7(_ent(_in))))
		(_port (_int HitD -1 0 8(_ent(_in))))
		(_port (_int HitI -1 0 9(_ent(_in))))
		(_port (_int start -1 0 10(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 12(_array -1 ((_dto i 31 i 0)))))
		(_port (_int MI_Dado 0 0 12(_ent(_in))))
		(_port (_int MD_Dado 0 0 13(_ent(_in))))
		(_port (_int zero -1 0 15(_ent(_buffer))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 16(_array -1 ((_dto i 5 i 0)))))
		(_port (_int COP 1 0 16(_ent(_buffer))))
		(_port (_int COPExt 1 0 17(_ent(_buffer))))
		(_port (_int ce_ri -1 0 19(_ent(_buffer))))
		(_port (_int ce_pc -1 0 20(_ent(_buffer))))
		(_port (_int RegWrite -1 0 21(_ent(_buffer))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 22(_array -1 ((_dto i 1 i 0)))))
		(_port (_int RegDest 2 0 22(_ent(_buffer))))
		(_port (_int ALUSrc -1 0 23(_ent(_buffer))))
		(_port (_int MemtoReg 2 0 24(_ent(_buffer))))
		(_port (_int Branch 2 0 25(_ent(_buffer))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 26(_array -1 ((_dto i 3 i 0)))))
		(_port (_int ALUop 3 0 26(_ent(_buffer))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 28(_array -1 ((_dto i 4 i 0)))))
		(_port (_int Write_Reg 4 0 28(_ent(_buffer))))
		(_port (_int Reg_1 0 0 29(_ent(_buffer))))
		(_port (_int Reg_2 0 0 29(_ent(_buffer))))
		(_port (_int Write_Data 0 0 29(_ent(_buffer))))
		(_port (_int B 0 0 30(_ent(_buffer))))
		(_port (_int ALU_Rst 0 0 30(_ent(_buffer))))
		(_port (_int Inst_Addr 0 0 31(_ent(_buffer))))
		(_port (_int Nxt_Addr 0 0 31(_ent(_buffer))))
		(_port (_int PC_Incr 0 0 31(_ent(_buffer))))
		(_port (_int PC_Branch 0 0 31(_ent(_buffer))))
		(_port (_int PC_JMP 0 0 31(_ent(_buffer))))
		(_port (_int Imed 0 0 32(_ent(_buffer))))
		(_port (_int Displacement 0 0 32(_ent(_buffer))))
		(_port (_int Inst 0 0 33(_ent(_buffer))))
		(_port (_int JMP_Addr 0 0 33(_ent(_buffer))))
		(_port (_int menableD -1 0 35(_ent(_out))))
		(_port (_int menableI -1 0 36(_ent(_out))))
		(_port (_int rw -1 0 37(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 38(_array -1 ((_dto i 15 i 0)))))
		(_port (_int MI_ADDR 5 0 38(_ent(_out))))
		(_port (_int MD_ADDR 5 0 39(_ent(_out))))
		(_port (_int MD_WD 0 0 40(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 53(_array -1 ((_dto i 5 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 61(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 65(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~132 0 76(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 80(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 81(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 84(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 91(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~136 0 95(_array -1 ((_dto i 5 i 0)))))
		(_sig (_int MEND -1 0 101(_arch(_uni))))
		(_sig (_int MENI -1 0 102(_arch(_uni))))
		(_sig (_int RWM -1 0 103(_arch(_uni))))
		(_prcs
			(line__109(_arch 0 0 109(_assignment (_alias((menableD)(MEND)))(_simpleassign BUF)(_trgt(33))(_sens(39)))))
			(line__110(_arch 1 0 110(_assignment (_alias((menableI)(MENI)))(_simpleassign BUF)(_trgt(34))(_sens(40)))))
			(line__111(_arch 2 0 111(_assignment (_alias((rw)(RWM)))(_simpleassign BUF)(_trgt(35))(_sens(41)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . UCP_CarimboEstrutural 3 -1)
)
I 000046 55 7846          1499233156269 PMIPS
(_unit VHDL (picomips 0 5(pmips 0 15))
	(_version vd0)
	(_time 1499233156270 2017.07.05 02:39:16)
	(_source (\./../src/PicoMIPS.vhd\))
	(_parameters tan)
	(_code 8081858e89d7d796d081c4dad88780878387808689)
	(_ent
		(_time 1499231180249)
	)
	(_comp
		(UCP_Carimbo
			(_object
				(_port (_int reset -1 0 18(_ent (_in))))
				(_port (_int clk -1 0 19(_ent (_in))))
				(_port (_int HitD -1 0 20(_ent (_in))))
				(_port (_int HitI -1 0 21(_ent (_in))))
				(_port (_int start -1 0 22(_ent (_in))))
				(_port (_int MI_Dado 1 0 24(_ent (_in))))
				(_port (_int MD_Dado 1 0 25(_ent (_in))))
				(_port (_int zero -1 0 27(_ent (_buffer))))
				(_port (_int COP 2 0 28(_ent (_buffer))))
				(_port (_int COPExt 2 0 29(_ent (_buffer))))
				(_port (_int ce_ri -1 0 31(_ent (_buffer))))
				(_port (_int ce_pc -1 0 32(_ent (_buffer))))
				(_port (_int RegWrite -1 0 33(_ent (_buffer))))
				(_port (_int RegDest 3 0 34(_ent (_buffer))))
				(_port (_int ALUSrc -1 0 35(_ent (_buffer))))
				(_port (_int MemtoReg 3 0 36(_ent (_buffer))))
				(_port (_int Branch 3 0 37(_ent (_buffer))))
				(_port (_int ALUop 4 0 38(_ent (_buffer))))
				(_port (_int Write_Reg 5 0 40(_ent (_buffer))))
				(_port (_int Reg_1 1 0 41(_ent (_buffer))))
				(_port (_int Reg_2 1 0 41(_ent (_buffer))))
				(_port (_int Write_Data 1 0 41(_ent (_buffer))))
				(_port (_int B 1 0 42(_ent (_buffer))))
				(_port (_int ALU_Rst 1 0 42(_ent (_buffer))))
				(_port (_int Inst_Addr 1 0 43(_ent (_buffer))))
				(_port (_int Nxt_Addr 1 0 43(_ent (_buffer))))
				(_port (_int PC_Incr 1 0 43(_ent (_buffer))))
				(_port (_int PC_Branch 1 0 43(_ent (_buffer))))
				(_port (_int PC_JMP 1 0 43(_ent (_buffer))))
				(_port (_int Imed 1 0 44(_ent (_buffer))))
				(_port (_int Displacement 1 0 44(_ent (_buffer))))
				(_port (_int Inst 1 0 45(_ent (_buffer))))
				(_port (_int JMP_Addr 1 0 45(_ent (_buffer))))
				(_port (_int menableD -1 0 47(_ent (_out))))
				(_port (_int menableI -1 0 48(_ent (_out))))
				(_port (_int rw -1 0 49(_ent (_out))))
				(_port (_int MI_ADDR 6 0 50(_ent (_out))))
				(_port (_int MD_ADDR 6 0 51(_ent (_out))))
				(_port (_int MD_WD 1 0 52(_ent (_out))))
			)
		)
		(Hierarq_Estrut
			(_object
				(_port (_int CLK -1 0 58(_ent (_in))))
				(_port (_int RWDP -1 0 59(_ent (_in))))
				(_port (_int MenablePD -1 0 60(_ent (_in))))
				(_port (_int MenablePI -1 0 61(_ent (_in))))
				(_port (_int EnderD 7 0 62(_ent (_in))))
				(_port (_int DadosInD 8 0 63(_ent (_in))))
				(_port (_int EnderI 7 0 64(_ent (_in))))
				(_port (_int ReadyD -1 0 65(_ent (_out))))
				(_port (_int ReadyI -1 0 66(_ent (_out))))
				(_port (_int DadosOutD 8 0 67(_ent (_out))))
				(_port (_int DadosOutI 8 0 68(_ent (_out))))
				(_port (_int v1 8 0 69(_ent (_out))))
				(_port (_int v2 8 0 69(_ent (_out))))
				(_port (_int v3 8 0 69(_ent (_out))))
				(_port (_int v4 8 0 69(_ent (_out))))
				(_port (_int v5 8 0 69(_ent (_out))))
			)
		)
	)
	(_inst UCP 0 103(_comp UCP_Carimbo)
		(_port
			((reset)(reset))
			((clk)(CLK))
			((HitD)(ReadyD))
			((HitI)(ReadyI))
			((start)(start))
			((MI_Dado)(DadosOutI))
			((MD_Dado)(DadosOutD))
			((zero)(zero))
			((COP)(COP))
			((COPExt)(COPExt))
			((ce_ri)(ce_ri))
			((ce_pc)(ce_pc))
			((RegWrite)(RegWrite))
			((RegDest)(RegDest))
			((ALUSrc)(ALUSrc))
			((MemtoReg)(MemtoReg))
			((Branch)(Branch))
			((ALUop)(ALUop))
			((Write_Reg)(Write_Reg))
			((Reg_1)(Reg_1))
			((Reg_2)(Reg_2))
			((Write_Data)(Write_Data))
			((B)(B))
			((ALU_Rst)(ALU_Rst))
			((Inst_Addr)(Inst_Addr))
			((Nxt_Addr)(Nxt_Addr))
			((PC_Incr)(PC_Incr))
			((PC_Branch)(PC_Branch))
			((PC_JMP)(PC_JMP))
			((Imed)(Imed))
			((Displacement)(Displacement))
			((Inst)(Inst))
			((JMP_Addr)(JMP_Addr))
			((menableD)(MenablePD))
			((menableI)(MenablePI))
			((rw)(RWDP))
			((MI_ADDR)(EnderI))
			((MD_ADDR)(EnderD))
			((MD_WD)(DadosInD))
		)
		(_use (_ent . UCP_Carimbo)
		)
	)
	(_inst HE 0 104(_comp Hierarq_Estrut)
		(_port
			((CLK)(CLK))
			((RWDP)(RWDP))
			((MenablePD)(MenablePD))
			((MenablePI)(MenablePI))
			((EnderD)(EnderD))
			((DadosInD)(DadosInD))
			((EnderI)(EnderI))
			((ReadyD)(ReadyD))
			((ReadyI)(ReadyI))
			((DadosOutD)(DadosOutD))
			((DadosOutI)(DadosOutI))
			((v1)(v1))
			((v2)(v2))
			((v3)(v3))
			((v4)(v4))
			((v5)(v5))
		)
		(_use (_ent . Hierarq_Estrut)
		)
	)
	(_object
		(_port (_int CLK -1 0 7(_ent(_in))))
		(_port (_int reset -1 0 8(_ent(_in))))
		(_port (_int Start -1 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1 ((_dto i 31 i 0)))))
		(_port (_int v1 0 0 10(_ent(_out))))
		(_port (_int v2 0 0 10(_ent(_out))))
		(_port (_int v3 0 0 10(_ent(_out))))
		(_port (_int v4 0 0 10(_ent(_out))))
		(_port (_int v5 0 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 24(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 28(_array -1 ((_dto i 5 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 34(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 38(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 40(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 50(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 62(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 63(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int RWDP -1 0 72(_arch(_uni))))
		(_sig (_int MenablePD -1 0 73(_arch(_uni))))
		(_sig (_int MenablePI -1 0 74(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~136 0 75(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int EnderD 9 0 75(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 76(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int DadosInD 10 0 76(_arch(_uni))))
		(_sig (_int EnderI 9 0 77(_arch(_uni))))
		(_sig (_int ReadyD -1 0 78(_arch(_uni))))
		(_sig (_int ReadyI -1 0 79(_arch(_uni))))
		(_sig (_int DadosOutD 10 0 80(_arch(_uni))))
		(_sig (_int DadosOutI 10 0 81(_arch(_uni))))
		(_sig (_int zero -1 0 82(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~1310 0 83(_array -1 ((_dto i 5 i 0)))))
		(_sig (_int COP 11 0 83(_arch(_uni))))
		(_sig (_int COPExt 11 0 84(_arch(_uni))))
		(_sig (_int ce_ri -1 0 86(_arch(_uni))))
		(_sig (_int ce_pc -1 0 87(_arch(_uni))))
		(_sig (_int RegWrite -1 0 88(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 89(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int RegDest 12 0 89(_arch(_uni))))
		(_sig (_int ALUSrc -1 0 90(_arch(_uni))))
		(_sig (_int MemtoReg 12 0 91(_arch(_uni))))
		(_sig (_int Branch 12 0 92(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 93(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int ALUop 13 0 93(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1316 0 95(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int Write_Reg 14 0 95(_arch(_uni))))
		(_sig (_int Reg_1 10 0 96(_arch(_uni))))
		(_sig (_int Reg_2 10 0 96(_arch(_uni))))
		(_sig (_int Write_Data 10 0 96(_arch(_uni))))
		(_sig (_int B 10 0 97(_arch(_uni))))
		(_sig (_int ALU_Rst 10 0 97(_arch(_uni))))
		(_sig (_int Inst_Addr 10 0 98(_arch(_uni))))
		(_sig (_int Nxt_Addr 10 0 98(_arch(_uni))))
		(_sig (_int PC_Incr 10 0 98(_arch(_uni))))
		(_sig (_int PC_Branch 10 0 98(_arch(_uni))))
		(_sig (_int PC_JMP 10 0 98(_arch(_uni))))
		(_sig (_int Imed 10 0 99(_arch(_uni))))
		(_sig (_int Displacement 10 0 99(_arch(_uni))))
		(_sig (_int Inst 10 0 100(_arch(_uni))))
		(_sig (_int JMP_Addr 10 0 100(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
)
I 000043 55 10178         1499233233100 Mp
(_unit VHDL (mp 0 7(mp 0 26))
	(_version vd0)
	(_time 1499233233101 2017.07.05 02:40:33)
	(_source (\./../src/mp.vhd\))
	(_parameters tan)
	(_code 9c93c992cfcb9c8bc9c9d8c7cd9ac89b9c9ac89b9c)
	(_ent
		(_time 1499229524702)
	)
	(_object
		(_gen (_int BE -1 0 9 \16\ (_ent gms((i 16)))))
		(_gen (_int BP -1 0 10 \32\ (_ent((i 32)))))
		(_gen (_int Tz -2 0 11 \1.5 ns\ (_ent((ns 4609434218613702656)))))
		(_gen (_int Twrite -2 0 12 \1 ns\ (_ent((ns 4636737291354636288)))))
		(_gen (_int Tsetup -2 0 13 \1 ns\ (_ent((ns 4607182418800017408)))))
		(_gen (_int Tread -2 0 14 \1 ns\ (_ent gms((ns 4636737291354636288)))))
		(_port (_int enable -3 0 17(_ent(_in)(_event))))
		(_port (_int rw -3 0 18(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~12 0 19(_array -3 ((_dto c 1 i 0)))))
		(_port (_int ender 0 0 19(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{511~downto~0}~12 0 20(_array -3 ((_dto i 511 i 0)))))
		(_port (_int dado 1 0 20(_ent(_in))))
		(_port (_int pronto -3 0 21(_ent(_out))))
		(_port (_int dadoOut 1 0 22(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{BP/4-1~downto~0}~13 0 29(_array -3 ((_dto c 2 i 0)))))
		(_type (_int tipo_memoria 0 29(_array 2 ((_to i 0 c 3)))))
		(_sig (_int MMp 3 0 30(_arch(_uni(((_string \"00000000"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"00001100"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"00000011"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"00000101"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"00000010"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"00000001"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"00000101"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"00100000"\))((_string \"00100000"\))((_string \"10001100"\))((_string \"00000101"\))((_string \"00000000"\))((_string \"00010100"\))((_string \"00001100"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"00110000"\))((_string \"00001000"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"00100100"\))((_string \"00100011"\))((_string \"10100011"\))((_string \"11111111"\))((_string \"11101100"\))((_string \"00000000"\))((_string \"00000011"\))((_string \"11101000"\))((_string \"00100000"\))((_string \"10101111"\))((_string \"10111111"\))((_string \"00000000"\))((_string \"00010000"\))((_string \"10101111"\))((_string \"10110011"\))((_string \"00000000"\))((_string \"00001100"\))((_string \"10101111"\))((_string \"10110010"\))((_string \"00000000"\))((_string \"00001000"\))((_string \"10101111"\))((_string \"10110001"\))((_string \"00000000"\))((_string \"00000100"\))((_string \"10101111"\))((_string \"10110000"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"00000100"\))((_string \"10010000"\))((_string \"00100000"\))((_string \"00000000"\))((_string \"00000101"\))((_string \"10011000"\))((_string \"00100000"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"10000000"\))((_string \"00100000"\))((_string \"00000010"\))((_string \"00010011"\))((_string \"01000000"\))((_string \"00101010"\))((_string \"00010001"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"10101000"\))((_string \"00100010"\))((_string \"00010001"\))((_string \"11111111"\))((_string \"11111111"\))((_string \"00101010"\))((_string \"00101000"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"00010101"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"10011100"\))((_string \"00000010"\))((_string \"00100000"\))((_string \"01001000"\))((_string \"10000000"\))((_string \"00000010"\))((_string \"01001001"\))((_string \"01010000"\))((_string \"00100000"\))((_string \"10001101"\))((_string \"01001011"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"10001101"\))((_string \"01001100"\))((_string \"00000000"\))((_string \"00000100"\))((_string \"00000001"\))((_string \"10001011"\))((_string \"01000000"\))((_string \"00101010"\))((_string \"00010001"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"10011100"\))((_string \"00000010"\))((_string \"01000000"\))((_string \"00100000"\))((_string \"00100000"\))((_string \"00000010"\))((_string \"00100000"\))((_string \"00101000"\))((_string \"00100000"\))((_string \"00001100"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"11010000"\))((_string \"00100010"\))((_string \"00100011"\))((_string \"11111111"\))((_string \"11111111"\))((_string \"00000000"\))((_string \"00000011"\))((_string \"10001000"\))((_string \"00100000"\))((_string \"00001000"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"01100100"\))((_string \"00100010"\))((_string \"00000011"\))((_string \"00000000"\))((_string \"00000001"\))((_string \"00000000"\))((_string \"01100000"\))((_string \"10000000"\))((_string \"00100000"\))((_string \"00001000"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"01011000"\))((_string \"10001111"\))((_string \"10110000"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"10001111"\))((_string \"10110001"\))((_string \"00000000"\))((_string \"00000100"\))((_string \"10001111"\))((_string \"10110010"\))((_string \"00000000"\))((_string \"00001000"\))((_string \"10001111"\))((_string \"10110011"\))((_string \"00000000"\))((_string \"00001100"\))((_string \"10001111"\))((_string \"10111111"\))((_string \"00000000"\))((_string \"00010000"\))((_string \"00100011"\))((_string \"10100011"\))((_string \"00000000"\))((_string \"00010100"\))((_string \"00000000"\))((_string \"01100000"\))((_string \"11101000"\))((_string \"00100000"\))((_string \"00000011"\))((_string \"11100000"\))((_string \"00000000"\))((_string \"00001000"\))((_string \"00000000"\))((_string \"10100000"\))((_string \"01001000"\))((_string \"10000000"\))((_string \"00000000"\))((_string \"10001001"\))((_string \"00011000"\))((_string \"00100000"\))((_string \"00000000"\))((_string \"01100000"\))((_string \"01001000"\))((_string \"00100000"\))((_string \"10001101"\))((_string \"00101000"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"10001101"\))((_string \"00101010"\))((_string \"00000000"\))((_string \"00000100"\))((_string \"10101101"\))((_string \"00101010"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"10101101"\))((_string \"00101000"\))((_string \"00000000"\))((_string \"00000100"\))((_string \"00000011"\))((_string \"11100000"\))((_string \"00000000"\))((_string \"00001000"\))(_others(_others(i 2))))))))
		(_type (_int ~INTEGER~range~0~to~{2**BE-1}~13 0 88(_scalar (_to i 0 c 4))))
		(_var (_int endereco 4 0 88(_prcs 0)))
		(_prcs
			(line__87(_arch 0 0 87(_prcs (_simple)(_trgt(4)(5)(5(d_7_0))(5(d_15_8))(5(d_23_16))(5(d_31_24))(5(d_39_32))(5(d_47_40))(5(d_55_48))(5(d_63_56))(5(d_71_64))(5(d_79_72))(5(d_87_80))(5(d_95_88))(5(d_103_96))(5(d_111_104))(5(d_119_112))(5(d_127_120))(5(d_135_128))(5(d_143_136))(5(d_151_144))(5(d_159_152))(5(d_167_160))(5(d_175_168))(5(d_183_176))(5(d_191_184))(5(d_199_192))(5(d_207_200))(5(d_215_208))(5(d_223_216))(5(d_231_224))(5(d_239_232))(5(d_247_240))(5(d_255_248))(5(d_263_256))(5(d_271_264))(5(d_279_272))(5(d_287_280))(5(d_295_288))(5(d_303_296))(5(d_311_304))(5(d_319_312))(5(d_327_320))(5(d_335_328))(5(d_343_336))(5(d_351_344))(5(d_359_352))(5(d_367_360))(5(d_375_368))(5(d_383_376))(5(d_391_384))(5(d_399_392))(5(d_407_400))(5(d_415_408))(5(d_423_416))(5(d_431_424))(5(d_439_432))(5(d_447_440))(5(d_455_448))(5(d_463_456))(5(d_471_464))(5(d_479_472))(5(d_487_480))(5(d_495_488))(5(d_503_496))(5(d_511_504))(6))(_sens(0))(_mon)(_read(1)(2)(3(d_7_0))(3(d_15_8))(3(d_23_16))(3(d_31_24))(3(d_39_32))(3(d_47_40))(3(d_55_48))(3(d_63_56))(3(d_71_64))(3(d_79_72))(3(d_87_80))(3(d_95_88))(3(d_103_96))(3(d_111_104))(3(d_119_112))(3(d_127_120))(3(d_135_128))(3(d_143_136))(3(d_151_144))(3(d_159_152))(3(d_167_160))(3(d_175_168))(3(d_183_176))(3(d_191_184))(3(d_199_192))(3(d_207_200))(3(d_215_208))(3(d_223_216))(3(d_231_224))(3(d_239_232))(3(d_247_240))(3(d_255_248))(3(d_263_256))(3(d_271_264))(3(d_279_272))(3(d_287_280))(3(d_295_288))(3(d_303_296))(3(d_311_304))(3(d_319_312))(3(d_327_320))(3(d_335_328))(3(d_343_336))(3(d_351_344))(3(d_359_352))(3(d_367_360))(3(d_375_368))(3(d_383_376))(3(d_391_384))(3(d_399_392))(3(d_407_400))(3(d_415_408))(3(d_423_416))(3(d_431_424))(3(d_439_432))(3(d_447_440))(3(d_455_448))(3(d_463_456))(3(d_471_464))(3(d_479_472))(3(d_487_480))(3(d_495_488))(3(d_503_496))(3(d_511_504))(6)))))
		)
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (1 STD_LOGIC_VECTOR)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_static
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
	)
	(_model . Mp 5 -1)
)
I 000043 55 10178         1499233262803 Mp
(_unit VHDL (mp 0 7(mp 0 26))
	(_version vd0)
	(_time 1499233262804 2017.07.05 02:41:02)
	(_source (\./../src/mp.vhd\))
	(_parameters tan)
	(_code a4a2f5f2a0f3a4b3f1f1e0fff5a2f0a3a4a2f0a3a4)
	(_ent
		(_time 1499229524702)
	)
	(_object
		(_gen (_int BE -1 0 9 \16\ (_ent gms((i 16)))))
		(_gen (_int BP -1 0 10 \32\ (_ent((i 32)))))
		(_gen (_int Tz -2 0 11 \1.5 ns\ (_ent((ns 4609434218613702656)))))
		(_gen (_int Twrite -2 0 12 \1 ns\ (_ent((ns 4636737291354636288)))))
		(_gen (_int Tsetup -2 0 13 \1 ns\ (_ent((ns 4607182418800017408)))))
		(_gen (_int Tread -2 0 14 \1 ns\ (_ent gms((ns 4636737291354636288)))))
		(_port (_int enable -3 0 17(_ent(_in)(_event))))
		(_port (_int rw -3 0 18(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~12 0 19(_array -3 ((_dto c 1 i 0)))))
		(_port (_int ender 0 0 19(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{511~downto~0}~12 0 20(_array -3 ((_dto i 511 i 0)))))
		(_port (_int dado 1 0 20(_ent(_in))))
		(_port (_int pronto -3 0 21(_ent(_out))))
		(_port (_int dadoOut 1 0 22(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{BP/4-1~downto~0}~13 0 29(_array -3 ((_dto c 2 i 0)))))
		(_type (_int tipo_memoria 0 29(_array 2 ((_to i 0 c 3)))))
		(_sig (_int MMp 3 0 30(_arch(_uni(((_string \"00000000"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"00000100"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"00000011"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"00000101"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"00000010"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"00000001"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"00000101"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"00100000"\))((_string \"00100000"\))((_string \"10001100"\))((_string \"00000101"\))((_string \"00000000"\))((_string \"00010100"\))((_string \"00001100"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"00110000"\))((_string \"00001000"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"00100100"\))((_string \"00100011"\))((_string \"10100011"\))((_string \"11111111"\))((_string \"11101100"\))((_string \"00000000"\))((_string \"00000011"\))((_string \"11101000"\))((_string \"00100000"\))((_string \"10101111"\))((_string \"10111111"\))((_string \"00000000"\))((_string \"00010000"\))((_string \"10101111"\))((_string \"10110011"\))((_string \"00000000"\))((_string \"00001100"\))((_string \"10101111"\))((_string \"10110010"\))((_string \"00000000"\))((_string \"00001000"\))((_string \"10101111"\))((_string \"10110001"\))((_string \"00000000"\))((_string \"00000100"\))((_string \"10101111"\))((_string \"10110000"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"00000100"\))((_string \"10010000"\))((_string \"00100000"\))((_string \"00000000"\))((_string \"00000101"\))((_string \"10011000"\))((_string \"00100000"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"10000000"\))((_string \"00100000"\))((_string \"00000010"\))((_string \"00010011"\))((_string \"01000000"\))((_string \"00101010"\))((_string \"00010001"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"10101000"\))((_string \"00100010"\))((_string \"00010001"\))((_string \"11111111"\))((_string \"11111111"\))((_string \"00101010"\))((_string \"00101000"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"00010101"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"10011100"\))((_string \"00000010"\))((_string \"00100000"\))((_string \"01001000"\))((_string \"10000000"\))((_string \"00000010"\))((_string \"01001001"\))((_string \"01010000"\))((_string \"00100000"\))((_string \"10001101"\))((_string \"01001011"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"10001101"\))((_string \"01001100"\))((_string \"00000000"\))((_string \"00000100"\))((_string \"00000001"\))((_string \"10001011"\))((_string \"01000000"\))((_string \"00101010"\))((_string \"00010001"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"10011100"\))((_string \"00000010"\))((_string \"01000000"\))((_string \"00100000"\))((_string \"00100000"\))((_string \"00000010"\))((_string \"00100000"\))((_string \"00101000"\))((_string \"00100000"\))((_string \"00001100"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"11010000"\))((_string \"00100010"\))((_string \"00100011"\))((_string \"11111111"\))((_string \"11111111"\))((_string \"00000000"\))((_string \"00000011"\))((_string \"10001000"\))((_string \"00100000"\))((_string \"00001000"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"01100100"\))((_string \"00100010"\))((_string \"00000011"\))((_string \"00000000"\))((_string \"00000001"\))((_string \"00000000"\))((_string \"01100000"\))((_string \"10000000"\))((_string \"00100000"\))((_string \"00001000"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"01011000"\))((_string \"10001111"\))((_string \"10110000"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"10001111"\))((_string \"10110001"\))((_string \"00000000"\))((_string \"00000100"\))((_string \"10001111"\))((_string \"10110010"\))((_string \"00000000"\))((_string \"00001000"\))((_string \"10001111"\))((_string \"10110011"\))((_string \"00000000"\))((_string \"00001100"\))((_string \"10001111"\))((_string \"10111111"\))((_string \"00000000"\))((_string \"00010000"\))((_string \"00100011"\))((_string \"10100011"\))((_string \"00000000"\))((_string \"00010100"\))((_string \"00000000"\))((_string \"01100000"\))((_string \"11101000"\))((_string \"00100000"\))((_string \"00000011"\))((_string \"11100000"\))((_string \"00000000"\))((_string \"00001000"\))((_string \"00000000"\))((_string \"10100000"\))((_string \"01001000"\))((_string \"10000000"\))((_string \"00000000"\))((_string \"10001001"\))((_string \"00011000"\))((_string \"00100000"\))((_string \"00000000"\))((_string \"01100000"\))((_string \"01001000"\))((_string \"00100000"\))((_string \"10001101"\))((_string \"00101000"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"10001101"\))((_string \"00101010"\))((_string \"00000000"\))((_string \"00000100"\))((_string \"10101101"\))((_string \"00101010"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"10101101"\))((_string \"00101000"\))((_string \"00000000"\))((_string \"00000100"\))((_string \"00000011"\))((_string \"11100000"\))((_string \"00000000"\))((_string \"00001000"\))(_others(_others(i 2))))))))
		(_type (_int ~INTEGER~range~0~to~{2**BE-1}~13 0 88(_scalar (_to i 0 c 4))))
		(_var (_int endereco 4 0 88(_prcs 0)))
		(_prcs
			(line__87(_arch 0 0 87(_prcs (_simple)(_trgt(4)(5)(5(d_7_0))(5(d_15_8))(5(d_23_16))(5(d_31_24))(5(d_39_32))(5(d_47_40))(5(d_55_48))(5(d_63_56))(5(d_71_64))(5(d_79_72))(5(d_87_80))(5(d_95_88))(5(d_103_96))(5(d_111_104))(5(d_119_112))(5(d_127_120))(5(d_135_128))(5(d_143_136))(5(d_151_144))(5(d_159_152))(5(d_167_160))(5(d_175_168))(5(d_183_176))(5(d_191_184))(5(d_199_192))(5(d_207_200))(5(d_215_208))(5(d_223_216))(5(d_231_224))(5(d_239_232))(5(d_247_240))(5(d_255_248))(5(d_263_256))(5(d_271_264))(5(d_279_272))(5(d_287_280))(5(d_295_288))(5(d_303_296))(5(d_311_304))(5(d_319_312))(5(d_327_320))(5(d_335_328))(5(d_343_336))(5(d_351_344))(5(d_359_352))(5(d_367_360))(5(d_375_368))(5(d_383_376))(5(d_391_384))(5(d_399_392))(5(d_407_400))(5(d_415_408))(5(d_423_416))(5(d_431_424))(5(d_439_432))(5(d_447_440))(5(d_455_448))(5(d_463_456))(5(d_471_464))(5(d_479_472))(5(d_487_480))(5(d_495_488))(5(d_503_496))(5(d_511_504))(6))(_sens(0))(_mon)(_read(1)(2)(3(d_7_0))(3(d_15_8))(3(d_23_16))(3(d_31_24))(3(d_39_32))(3(d_47_40))(3(d_55_48))(3(d_63_56))(3(d_71_64))(3(d_79_72))(3(d_87_80))(3(d_95_88))(3(d_103_96))(3(d_111_104))(3(d_119_112))(3(d_127_120))(3(d_135_128))(3(d_143_136))(3(d_151_144))(3(d_159_152))(3(d_167_160))(3(d_175_168))(3(d_183_176))(3(d_191_184))(3(d_199_192))(3(d_207_200))(3(d_215_208))(3(d_223_216))(3(d_231_224))(3(d_239_232))(3(d_247_240))(3(d_255_248))(3(d_263_256))(3(d_271_264))(3(d_279_272))(3(d_287_280))(3(d_295_288))(3(d_303_296))(3(d_311_304))(3(d_319_312))(3(d_327_320))(3(d_335_328))(3(d_343_336))(3(d_351_344))(3(d_359_352))(3(d_367_360))(3(d_375_368))(3(d_383_376))(3(d_391_384))(3(d_399_392))(3(d_407_400))(3(d_415_408))(3(d_423_416))(3(d_431_424))(3(d_439_432))(3(d_447_440))(3(d_455_448))(3(d_463_456))(3(d_471_464))(3(d_479_472))(3(d_487_480))(3(d_495_488))(3(d_503_496))(3(d_511_504))(6)))))
		)
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (1 STD_LOGIC_VECTOR)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_static
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
	)
	(_model . Mp 5 -1)
)
I 000043 55 10178         1499233271133 Mp
(_unit VHDL (mp 0 7(mp 0 26))
	(_version vd0)
	(_time 1499233271134 2017.07.05 02:41:11)
	(_source (\./../src/mp.vhd\))
	(_parameters tan)
	(_code 2c287e297f7b2c3b797968777d2a782b2c2a782b2c)
	(_ent
		(_time 1499229524702)
	)
	(_object
		(_gen (_int BE -1 0 9 \16\ (_ent gms((i 16)))))
		(_gen (_int BP -1 0 10 \32\ (_ent((i 32)))))
		(_gen (_int Tz -2 0 11 \1.5 ns\ (_ent((ns 4609434218613702656)))))
		(_gen (_int Twrite -2 0 12 \1 ns\ (_ent((ns 4636737291354636288)))))
		(_gen (_int Tsetup -2 0 13 \1 ns\ (_ent((ns 4607182418800017408)))))
		(_gen (_int Tread -2 0 14 \1 ns\ (_ent gms((ns 4636737291354636288)))))
		(_port (_int enable -3 0 17(_ent(_in)(_event))))
		(_port (_int rw -3 0 18(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~12 0 19(_array -3 ((_dto c 1 i 0)))))
		(_port (_int ender 0 0 19(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{511~downto~0}~12 0 20(_array -3 ((_dto i 511 i 0)))))
		(_port (_int dado 1 0 20(_ent(_in))))
		(_port (_int pronto -3 0 21(_ent(_out))))
		(_port (_int dadoOut 1 0 22(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{BP/4-1~downto~0}~13 0 29(_array -3 ((_dto c 2 i 0)))))
		(_type (_int tipo_memoria 0 29(_array 2 ((_to i 0 c 3)))))
		(_sig (_int MMp 3 0 30(_arch(_uni(((_string \"00000000"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"00000011"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"00000101"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"00000010"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"00000001"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"00000101"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"00100000"\))((_string \"00100000"\))((_string \"10001100"\))((_string \"00000101"\))((_string \"00000000"\))((_string \"00010100"\))((_string \"00001100"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"00110000"\))((_string \"00001000"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"00100100"\))((_string \"00100011"\))((_string \"10100011"\))((_string \"11111111"\))((_string \"11101100"\))((_string \"00000000"\))((_string \"00000011"\))((_string \"11101000"\))((_string \"00100000"\))((_string \"10101111"\))((_string \"10111111"\))((_string \"00000000"\))((_string \"00010000"\))((_string \"10101111"\))((_string \"10110011"\))((_string \"00000000"\))((_string \"00001100"\))((_string \"10101111"\))((_string \"10110010"\))((_string \"00000000"\))((_string \"00001000"\))((_string \"10101111"\))((_string \"10110001"\))((_string \"00000000"\))((_string \"00000100"\))((_string \"10101111"\))((_string \"10110000"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"00000100"\))((_string \"10010000"\))((_string \"00100000"\))((_string \"00000000"\))((_string \"00000101"\))((_string \"10011000"\))((_string \"00100000"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"10000000"\))((_string \"00100000"\))((_string \"00000010"\))((_string \"00010011"\))((_string \"01000000"\))((_string \"00101010"\))((_string \"00010001"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"10101000"\))((_string \"00100010"\))((_string \"00010001"\))((_string \"11111111"\))((_string \"11111111"\))((_string \"00101010"\))((_string \"00101000"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"00010101"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"10011100"\))((_string \"00000010"\))((_string \"00100000"\))((_string \"01001000"\))((_string \"10000000"\))((_string \"00000010"\))((_string \"01001001"\))((_string \"01010000"\))((_string \"00100000"\))((_string \"10001101"\))((_string \"01001011"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"10001101"\))((_string \"01001100"\))((_string \"00000000"\))((_string \"00000100"\))((_string \"00000001"\))((_string \"10001011"\))((_string \"01000000"\))((_string \"00101010"\))((_string \"00010001"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"10011100"\))((_string \"00000010"\))((_string \"01000000"\))((_string \"00100000"\))((_string \"00100000"\))((_string \"00000010"\))((_string \"00100000"\))((_string \"00101000"\))((_string \"00100000"\))((_string \"00001100"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"11010000"\))((_string \"00100010"\))((_string \"00100011"\))((_string \"11111111"\))((_string \"11111111"\))((_string \"00000000"\))((_string \"00000011"\))((_string \"10001000"\))((_string \"00100000"\))((_string \"00001000"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"01100100"\))((_string \"00100010"\))((_string \"00000011"\))((_string \"00000000"\))((_string \"00000001"\))((_string \"00000000"\))((_string \"01100000"\))((_string \"10000000"\))((_string \"00100000"\))((_string \"00001000"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"01011000"\))((_string \"10001111"\))((_string \"10110000"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"10001111"\))((_string \"10110001"\))((_string \"00000000"\))((_string \"00000100"\))((_string \"10001111"\))((_string \"10110010"\))((_string \"00000000"\))((_string \"00001000"\))((_string \"10001111"\))((_string \"10110011"\))((_string \"00000000"\))((_string \"00001100"\))((_string \"10001111"\))((_string \"10111111"\))((_string \"00000000"\))((_string \"00010000"\))((_string \"00100011"\))((_string \"10100011"\))((_string \"00000000"\))((_string \"00010100"\))((_string \"00000000"\))((_string \"01100000"\))((_string \"11101000"\))((_string \"00100000"\))((_string \"00000011"\))((_string \"11100000"\))((_string \"00000000"\))((_string \"00001000"\))((_string \"00000000"\))((_string \"10100000"\))((_string \"01001000"\))((_string \"10000000"\))((_string \"00000000"\))((_string \"10001001"\))((_string \"00011000"\))((_string \"00100000"\))((_string \"00000000"\))((_string \"01100000"\))((_string \"01001000"\))((_string \"00100000"\))((_string \"10001101"\))((_string \"00101000"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"10001101"\))((_string \"00101010"\))((_string \"00000000"\))((_string \"00000100"\))((_string \"10101101"\))((_string \"00101010"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"10101101"\))((_string \"00101000"\))((_string \"00000000"\))((_string \"00000100"\))((_string \"00000011"\))((_string \"11100000"\))((_string \"00000000"\))((_string \"00001000"\))(_others(_others(i 2))))))))
		(_type (_int ~INTEGER~range~0~to~{2**BE-1}~13 0 88(_scalar (_to i 0 c 4))))
		(_var (_int endereco 4 0 88(_prcs 0)))
		(_prcs
			(line__87(_arch 0 0 87(_prcs (_simple)(_trgt(4)(5)(5(d_7_0))(5(d_15_8))(5(d_23_16))(5(d_31_24))(5(d_39_32))(5(d_47_40))(5(d_55_48))(5(d_63_56))(5(d_71_64))(5(d_79_72))(5(d_87_80))(5(d_95_88))(5(d_103_96))(5(d_111_104))(5(d_119_112))(5(d_127_120))(5(d_135_128))(5(d_143_136))(5(d_151_144))(5(d_159_152))(5(d_167_160))(5(d_175_168))(5(d_183_176))(5(d_191_184))(5(d_199_192))(5(d_207_200))(5(d_215_208))(5(d_223_216))(5(d_231_224))(5(d_239_232))(5(d_247_240))(5(d_255_248))(5(d_263_256))(5(d_271_264))(5(d_279_272))(5(d_287_280))(5(d_295_288))(5(d_303_296))(5(d_311_304))(5(d_319_312))(5(d_327_320))(5(d_335_328))(5(d_343_336))(5(d_351_344))(5(d_359_352))(5(d_367_360))(5(d_375_368))(5(d_383_376))(5(d_391_384))(5(d_399_392))(5(d_407_400))(5(d_415_408))(5(d_423_416))(5(d_431_424))(5(d_439_432))(5(d_447_440))(5(d_455_448))(5(d_463_456))(5(d_471_464))(5(d_479_472))(5(d_487_480))(5(d_495_488))(5(d_503_496))(5(d_511_504))(6))(_sens(0))(_mon)(_read(1)(2)(3(d_7_0))(3(d_15_8))(3(d_23_16))(3(d_31_24))(3(d_39_32))(3(d_47_40))(3(d_55_48))(3(d_63_56))(3(d_71_64))(3(d_79_72))(3(d_87_80))(3(d_95_88))(3(d_103_96))(3(d_111_104))(3(d_119_112))(3(d_127_120))(3(d_135_128))(3(d_143_136))(3(d_151_144))(3(d_159_152))(3(d_167_160))(3(d_175_168))(3(d_183_176))(3(d_191_184))(3(d_199_192))(3(d_207_200))(3(d_215_208))(3(d_223_216))(3(d_231_224))(3(d_239_232))(3(d_247_240))(3(d_255_248))(3(d_263_256))(3(d_271_264))(3(d_279_272))(3(d_287_280))(3(d_295_288))(3(d_303_296))(3(d_311_304))(3(d_319_312))(3(d_327_320))(3(d_335_328))(3(d_343_336))(3(d_351_344))(3(d_359_352))(3(d_367_360))(3(d_375_368))(3(d_383_376))(3(d_391_384))(3(d_399_392))(3(d_407_400))(3(d_415_408))(3(d_423_416))(3(d_431_424))(3(d_439_432))(3(d_447_440))(3(d_455_448))(3(d_463_456))(3(d_471_464))(3(d_479_472))(3(d_487_480))(3(d_495_488))(3(d_503_496))(3(d_511_504))(6)))))
		)
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (1 STD_LOGIC_VECTOR)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_static
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
	)
	(_model . Mp 5 -1)
)
I 000043 55 10178         1499233317787 Mp
(_unit VHDL (mp 0 7(mp 0 26))
	(_version vd0)
	(_time 1499233317788 2017.07.05 02:41:57)
	(_source (\./../src/mp.vhd\))
	(_parameters tan)
	(_code 6c3e6b6d3f3b6c7b393928373d6a386b6c6a386b6c)
	(_ent
		(_time 1499229524702)
	)
	(_object
		(_gen (_int BE -1 0 9 \16\ (_ent gms((i 16)))))
		(_gen (_int BP -1 0 10 \32\ (_ent((i 32)))))
		(_gen (_int Tz -2 0 11 \1.5 ns\ (_ent((ns 4609434218613702656)))))
		(_gen (_int Twrite -2 0 12 \1 ns\ (_ent((ns 4636737291354636288)))))
		(_gen (_int Tsetup -2 0 13 \1 ns\ (_ent((ns 4607182418800017408)))))
		(_gen (_int Tread -2 0 14 \1 ns\ (_ent gms((ns 4636737291354636288)))))
		(_port (_int enable -3 0 17(_ent(_in)(_event))))
		(_port (_int rw -3 0 18(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~12 0 19(_array -3 ((_dto c 1 i 0)))))
		(_port (_int ender 0 0 19(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{511~downto~0}~12 0 20(_array -3 ((_dto i 511 i 0)))))
		(_port (_int dado 1 0 20(_ent(_in))))
		(_port (_int pronto -3 0 21(_ent(_out))))
		(_port (_int dadoOut 1 0 22(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{BP/4-1~downto~0}~13 0 29(_array -3 ((_dto c 2 i 0)))))
		(_type (_int tipo_memoria 0 29(_array 2 ((_to i 0 c 3)))))
		(_sig (_int MMp 3 0 30(_arch(_uni(((_string \"00000000"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"00000100"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"00000011"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"00000101"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"00000010"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"00000001"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"00000101"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"00100000"\))((_string \"00100000"\))((_string \"10001100"\))((_string \"00000101"\))((_string \"00000000"\))((_string \"00010100"\))((_string \"00001100"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"00110000"\))((_string \"00001000"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"00100100"\))((_string \"00100011"\))((_string \"10100011"\))((_string \"11111111"\))((_string \"11101100"\))((_string \"00000000"\))((_string \"00000011"\))((_string \"11101000"\))((_string \"00100000"\))((_string \"10101111"\))((_string \"10111111"\))((_string \"00000000"\))((_string \"00010000"\))((_string \"10101111"\))((_string \"10110011"\))((_string \"00000000"\))((_string \"00001100"\))((_string \"10101111"\))((_string \"10110010"\))((_string \"00000000"\))((_string \"00001000"\))((_string \"10101111"\))((_string \"10110001"\))((_string \"00000000"\))((_string \"00000100"\))((_string \"10101111"\))((_string \"10110000"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"00000100"\))((_string \"10010000"\))((_string \"00100000"\))((_string \"00000000"\))((_string \"00000101"\))((_string \"10011000"\))((_string \"00100000"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"10000000"\))((_string \"00100000"\))((_string \"00000010"\))((_string \"00010011"\))((_string \"01000000"\))((_string \"00101010"\))((_string \"00010001"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"10101000"\))((_string \"00100010"\))((_string \"00010001"\))((_string \"11111111"\))((_string \"11111111"\))((_string \"00101010"\))((_string \"00101000"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"00010101"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"10011100"\))((_string \"00000010"\))((_string \"00100000"\))((_string \"01001000"\))((_string \"10000000"\))((_string \"00000010"\))((_string \"01001001"\))((_string \"01010000"\))((_string \"00100000"\))((_string \"10001101"\))((_string \"01001011"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"10001101"\))((_string \"01001100"\))((_string \"00000000"\))((_string \"00000100"\))((_string \"00000001"\))((_string \"10001011"\))((_string \"01000000"\))((_string \"00101010"\))((_string \"00010001"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"10011100"\))((_string \"00000010"\))((_string \"01000000"\))((_string \"00100000"\))((_string \"00100000"\))((_string \"00000010"\))((_string \"00100000"\))((_string \"00101000"\))((_string \"00100000"\))((_string \"00001100"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"11010000"\))((_string \"00100010"\))((_string \"00100011"\))((_string \"11111111"\))((_string \"11111111"\))((_string \"00000000"\))((_string \"00000011"\))((_string \"10001000"\))((_string \"00100000"\))((_string \"00001000"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"01100100"\))((_string \"00100010"\))((_string \"00000011"\))((_string \"00000000"\))((_string \"00000001"\))((_string \"00000000"\))((_string \"01100000"\))((_string \"10000000"\))((_string \"00100000"\))((_string \"00001000"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"01011000"\))((_string \"10001111"\))((_string \"10110000"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"10001111"\))((_string \"10110001"\))((_string \"00000000"\))((_string \"00000100"\))((_string \"10001111"\))((_string \"10110010"\))((_string \"00000000"\))((_string \"00001000"\))((_string \"10001111"\))((_string \"10110011"\))((_string \"00000000"\))((_string \"00001100"\))((_string \"10001111"\))((_string \"10111111"\))((_string \"00000000"\))((_string \"00010000"\))((_string \"00100011"\))((_string \"10100011"\))((_string \"00000000"\))((_string \"00010100"\))((_string \"00000000"\))((_string \"01100000"\))((_string \"11101000"\))((_string \"00100000"\))((_string \"00000011"\))((_string \"11100000"\))((_string \"00000000"\))((_string \"00001000"\))((_string \"00000000"\))((_string \"10100000"\))((_string \"01001000"\))((_string \"10000000"\))((_string \"00000000"\))((_string \"10001001"\))((_string \"00011000"\))((_string \"00100000"\))((_string \"00000000"\))((_string \"01100000"\))((_string \"01001000"\))((_string \"00100000"\))((_string \"10001101"\))((_string \"00101000"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"10001101"\))((_string \"00101010"\))((_string \"00000000"\))((_string \"00000100"\))((_string \"10101101"\))((_string \"00101010"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"10101101"\))((_string \"00101000"\))((_string \"00000000"\))((_string \"00000100"\))((_string \"00000011"\))((_string \"11100000"\))((_string \"00000000"\))((_string \"00001000"\))(_others(_others(i 2))))))))
		(_type (_int ~INTEGER~range~0~to~{2**BE-1}~13 0 88(_scalar (_to i 0 c 4))))
		(_var (_int endereco 4 0 88(_prcs 0)))
		(_prcs
			(line__87(_arch 0 0 87(_prcs (_simple)(_trgt(4)(5)(5(d_7_0))(5(d_15_8))(5(d_23_16))(5(d_31_24))(5(d_39_32))(5(d_47_40))(5(d_55_48))(5(d_63_56))(5(d_71_64))(5(d_79_72))(5(d_87_80))(5(d_95_88))(5(d_103_96))(5(d_111_104))(5(d_119_112))(5(d_127_120))(5(d_135_128))(5(d_143_136))(5(d_151_144))(5(d_159_152))(5(d_167_160))(5(d_175_168))(5(d_183_176))(5(d_191_184))(5(d_199_192))(5(d_207_200))(5(d_215_208))(5(d_223_216))(5(d_231_224))(5(d_239_232))(5(d_247_240))(5(d_255_248))(5(d_263_256))(5(d_271_264))(5(d_279_272))(5(d_287_280))(5(d_295_288))(5(d_303_296))(5(d_311_304))(5(d_319_312))(5(d_327_320))(5(d_335_328))(5(d_343_336))(5(d_351_344))(5(d_359_352))(5(d_367_360))(5(d_375_368))(5(d_383_376))(5(d_391_384))(5(d_399_392))(5(d_407_400))(5(d_415_408))(5(d_423_416))(5(d_431_424))(5(d_439_432))(5(d_447_440))(5(d_455_448))(5(d_463_456))(5(d_471_464))(5(d_479_472))(5(d_487_480))(5(d_495_488))(5(d_503_496))(5(d_511_504))(6))(_sens(0))(_mon)(_read(1)(2)(3(d_7_0))(3(d_15_8))(3(d_23_16))(3(d_31_24))(3(d_39_32))(3(d_47_40))(3(d_55_48))(3(d_63_56))(3(d_71_64))(3(d_79_72))(3(d_87_80))(3(d_95_88))(3(d_103_96))(3(d_111_104))(3(d_119_112))(3(d_127_120))(3(d_135_128))(3(d_143_136))(3(d_151_144))(3(d_159_152))(3(d_167_160))(3(d_175_168))(3(d_183_176))(3(d_191_184))(3(d_199_192))(3(d_207_200))(3(d_215_208))(3(d_223_216))(3(d_231_224))(3(d_239_232))(3(d_247_240))(3(d_255_248))(3(d_263_256))(3(d_271_264))(3(d_279_272))(3(d_287_280))(3(d_295_288))(3(d_303_296))(3(d_311_304))(3(d_319_312))(3(d_327_320))(3(d_335_328))(3(d_343_336))(3(d_351_344))(3(d_359_352))(3(d_367_360))(3(d_375_368))(3(d_383_376))(3(d_391_384))(3(d_399_392))(3(d_407_400))(3(d_415_408))(3(d_423_416))(3(d_431_424))(3(d_439_432))(3(d_447_440))(3(d_455_448))(3(d_463_456))(3(d_471_464))(3(d_479_472))(3(d_487_480))(3(d_495_488))(3(d_503_496))(3(d_511_504))(6)))))
		)
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (1 STD_LOGIC_VECTOR)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_static
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
	)
	(_model . Mp 5 -1)
)
I 000055 55 908           1499233620457 comportamental
(_unit VHDL (reg_32 0 4(comportamental 0 12))
	(_version vd0)
	(_time 1499233620458 2017.07.05 02:47:00)
	(_source (\./../src/reg_32.vhd\))
	(_parameters tan)
	(_code bcbcefe8eaebefa9ebbcafe3efbbbebab9babbb9ea)
	(_ent
		(_time 1499229523860)
	)
	(_object
		(_port (_int CLK -1 0 6(_ent(_in)(_event))))
		(_port (_int ce -1 0 6(_ent(_in))))
		(_port (_int reset -1 0 6(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1 ((_dto i 31 i 0)))))
		(_port (_int E 0 0 7(_ent(_in))))
		(_port (_int S 0 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs (_trgt(4))(_sens(0)(2)(3))(_dssslsensitivity 1)(_read(1)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33751554 33686019)
	)
	(_model . comportamental 1 -1)
)
I 000055 55 908           1499233647822 comportamental
(_unit VHDL (reg_32 0 4(comportamental 0 12))
	(_version vd0)
	(_time 1499233647823 2017.07.05 02:47:27)
	(_source (\./../src/reg_32.vhd\))
	(_parameters tan)
	(_code 9bc99c94ccccc88ecc9b88c4c89c999d9e9d9c9ecd)
	(_ent
		(_time 1499229523860)
	)
	(_object
		(_port (_int CLK -1 0 6(_ent(_in)(_event))))
		(_port (_int ce -1 0 6(_ent(_in))))
		(_port (_int reset -1 0 6(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1 ((_dto i 31 i 0)))))
		(_port (_int E 0 0 7(_ent(_in))))
		(_port (_int S 0 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs (_trgt(4))(_sens(0)(2)(3))(_dssslsensitivity 1)(_read(1)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 50463234 33686018 33686018 33686018 33686018 50463234 33686019)
	)
	(_model . comportamental 1 -1)
)
I 000055 55 908           1499233675016 comportamental
(_unit VHDL (reg_32 0 4(comportamental 0 12))
	(_version vd0)
	(_time 1499233675017 2017.07.05 02:47:55)
	(_source (\./../src/reg_32.vhd\))
	(_parameters tan)
	(_code cfcc9b9a9c989cda98cfdc909cc8cdc9cac9c8ca99)
	(_ent
		(_time 1499229523860)
	)
	(_object
		(_port (_int CLK -1 0 6(_ent(_in)(_event))))
		(_port (_int ce -1 0 6(_ent(_in))))
		(_port (_int reset -1 0 6(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1 ((_dto i 31 i 0)))))
		(_port (_int E 0 0 7(_ent(_in))))
		(_port (_int S 0 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs (_trgt(4))(_sens(0)(2)(3))(_dssslsensitivity 1)(_read(1)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 50463234 33686018 33686018 50463234 33686018 50463234 33686019)
	)
	(_model . comportamental 1 -1)
)
I 000055 55 908           1499233727908 comportamental
(_unit VHDL (reg_32 0 4(comportamental 0 12))
	(_version vd0)
	(_time 1499233727909 2017.07.05 02:48:47)
	(_source (\./../src/reg_32.vhd\))
	(_parameters tan)
	(_code 696f3e69653e3a7c3e697a363a6e6b6f6c6f6e6c3f)
	(_ent
		(_time 1499229523860)
	)
	(_object
		(_port (_int CLK -1 0 6(_ent(_in)(_event))))
		(_port (_int ce -1 0 6(_ent(_in))))
		(_port (_int reset -1 0 6(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1 ((_dto i 31 i 0)))))
		(_port (_int E 0 0 7(_ent(_in))))
		(_port (_int S 0 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs (_trgt(4))(_sens(0)(2)(3))(_dssslsensitivity 1)(_read(1)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33751810 33686018)
	)
	(_model . comportamental 1 -1)
)
I 000055 55 908           1499233745776 comportamental
(_unit VHDL (reg_32 0 4(comportamental 0 12))
	(_version vd0)
	(_time 1499233745777 2017.07.05 02:49:05)
	(_source (\./../src/reg_32.vhd\))
	(_parameters tan)
	(_code 3c3d3a396a6b6f296b3c2f636f3b3e3a393a3b396a)
	(_ent
		(_time 1499229523860)
	)
	(_object
		(_port (_int CLK -1 0 6(_ent(_in)(_event))))
		(_port (_int ce -1 0 6(_ent(_in))))
		(_port (_int reset -1 0 6(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1 ((_dto i 31 i 0)))))
		(_port (_int E 0 0 7(_ent(_in))))
		(_port (_int S 0 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs (_trgt(4))(_sens(0)(2)(3))(_dssslsensitivity 1)(_read(1)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33751810 33686018)
	)
	(_model . comportamental 1 -1)
)
I 000055 55 2087          1499233796767 comportamental
(_unit VHDL (regfile 0 6(comportamental 0 20))
	(_version vd0)
	(_time 1499233796768 2017.07.05 02:49:56)
	(_source (\./../src/regfile.vhd\))
	(_parameters tan)
	(_code 6560356565323673616b7c3f676360626763606362)
	(_ent
		(_time 1499233796765)
	)
	(_object
		(_port (_int Reset -1 0 8(_ent(_in))))
		(_port (_int Clk -1 0 9(_ent(_in)(_event))))
		(_port (_int RegWrite -1 0 10(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 11(_array -1 ((_dto i 4 i 0)))))
		(_port (_int ReadReg1 0 0 11(_ent(_in))))
		(_port (_int ReadReg2 0 0 12(_ent(_in))))
		(_port (_int WriteReg 0 0 13(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 14(_array -1 ((_dto i 31 i 0)))))
		(_port (_int WriteData 1 0 14(_ent(_in))))
		(_port (_int ReadData1 1 0 15(_ent(_out))))
		(_port (_int ReadData2 1 0 16(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 23(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rede_reg 0 23(_array 2 ((_to i 0 i 31)))))
		(_var (_int regfile 3 0 24(_prcs 0((_others(_others(i 2)))))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs (_simple)(_trgt(7)(8))(_sens(0)(1)(2)(3)(4)(5))(_mon)(_read(6)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . comportamental 1 -1)
)
I 000055 55 2087          1499233861885 comportamental
(_unit VHDL (regfile 0 6(comportamental 0 20))
	(_version vd0)
	(_time 1499233861886 2017.07.05 02:51:01)
	(_source (\./../src/regfile.vhd\))
	(_parameters tan)
	(_code cacfc19f9e9d99dccec4d390c8cccfcdc8cccfcccd)
	(_ent
		(_time 1499233796764)
	)
	(_object
		(_port (_int Reset -1 0 8(_ent(_in))))
		(_port (_int Clk -1 0 9(_ent(_in)(_event))))
		(_port (_int RegWrite -1 0 10(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 11(_array -1 ((_dto i 4 i 0)))))
		(_port (_int ReadReg1 0 0 11(_ent(_in))))
		(_port (_int ReadReg2 0 0 12(_ent(_in))))
		(_port (_int WriteReg 0 0 13(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 14(_array -1 ((_dto i 31 i 0)))))
		(_port (_int WriteData 1 0 14(_ent(_in))))
		(_port (_int ReadData1 1 0 15(_ent(_out))))
		(_port (_int ReadData2 1 0 16(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 23(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rede_reg 0 23(_array 2 ((_to i 0 i 31)))))
		(_var (_int regfile 3 0 24(_prcs 0((_others(_others(i 2)))))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs (_simple)(_trgt(7)(8))(_sens(0)(1)(2)(3)(4)(5))(_mon)(_read(6)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . comportamental 1 -1)
)
I 000046 55 7846          1499233863388 PMIPS
(_unit VHDL (picomips 0 5(pmips 0 15))
	(_version vd0)
	(_time 1499233863389 2017.07.05 02:51:03)
	(_source (\./../src/PicoMIPS.vhd\))
	(_parameters tan)
	(_code a6a3f0f1a9f1f1b0f6a7e2fcfea1a6a1a5a1a6a0af)
	(_ent
		(_time 1499231180249)
	)
	(_comp
		(UCP_Carimbo
			(_object
				(_port (_int reset -1 0 18(_ent (_in))))
				(_port (_int clk -1 0 19(_ent (_in))))
				(_port (_int HitD -1 0 20(_ent (_in))))
				(_port (_int HitI -1 0 21(_ent (_in))))
				(_port (_int start -1 0 22(_ent (_in))))
				(_port (_int MI_Dado 1 0 24(_ent (_in))))
				(_port (_int MD_Dado 1 0 25(_ent (_in))))
				(_port (_int zero -1 0 27(_ent (_buffer))))
				(_port (_int COP 2 0 28(_ent (_buffer))))
				(_port (_int COPExt 2 0 29(_ent (_buffer))))
				(_port (_int ce_ri -1 0 31(_ent (_buffer))))
				(_port (_int ce_pc -1 0 32(_ent (_buffer))))
				(_port (_int RegWrite -1 0 33(_ent (_buffer))))
				(_port (_int RegDest 3 0 34(_ent (_buffer))))
				(_port (_int ALUSrc -1 0 35(_ent (_buffer))))
				(_port (_int MemtoReg 3 0 36(_ent (_buffer))))
				(_port (_int Branch 3 0 37(_ent (_buffer))))
				(_port (_int ALUop 4 0 38(_ent (_buffer))))
				(_port (_int Write_Reg 5 0 40(_ent (_buffer))))
				(_port (_int Reg_1 1 0 41(_ent (_buffer))))
				(_port (_int Reg_2 1 0 41(_ent (_buffer))))
				(_port (_int Write_Data 1 0 41(_ent (_buffer))))
				(_port (_int B 1 0 42(_ent (_buffer))))
				(_port (_int ALU_Rst 1 0 42(_ent (_buffer))))
				(_port (_int Inst_Addr 1 0 43(_ent (_buffer))))
				(_port (_int Nxt_Addr 1 0 43(_ent (_buffer))))
				(_port (_int PC_Incr 1 0 43(_ent (_buffer))))
				(_port (_int PC_Branch 1 0 43(_ent (_buffer))))
				(_port (_int PC_JMP 1 0 43(_ent (_buffer))))
				(_port (_int Imed 1 0 44(_ent (_buffer))))
				(_port (_int Displacement 1 0 44(_ent (_buffer))))
				(_port (_int Inst 1 0 45(_ent (_buffer))))
				(_port (_int JMP_Addr 1 0 45(_ent (_buffer))))
				(_port (_int menableD -1 0 47(_ent (_out))))
				(_port (_int menableI -1 0 48(_ent (_out))))
				(_port (_int rw -1 0 49(_ent (_out))))
				(_port (_int MI_ADDR 6 0 50(_ent (_out))))
				(_port (_int MD_ADDR 6 0 51(_ent (_out))))
				(_port (_int MD_WD 1 0 52(_ent (_out))))
			)
		)
		(Hierarq_Estrut
			(_object
				(_port (_int CLK -1 0 58(_ent (_in))))
				(_port (_int RWDP -1 0 59(_ent (_in))))
				(_port (_int MenablePD -1 0 60(_ent (_in))))
				(_port (_int MenablePI -1 0 61(_ent (_in))))
				(_port (_int EnderD 7 0 62(_ent (_in))))
				(_port (_int DadosInD 8 0 63(_ent (_in))))
				(_port (_int EnderI 7 0 64(_ent (_in))))
				(_port (_int ReadyD -1 0 65(_ent (_out))))
				(_port (_int ReadyI -1 0 66(_ent (_out))))
				(_port (_int DadosOutD 8 0 67(_ent (_out))))
				(_port (_int DadosOutI 8 0 68(_ent (_out))))
				(_port (_int v1 8 0 69(_ent (_out))))
				(_port (_int v2 8 0 69(_ent (_out))))
				(_port (_int v3 8 0 69(_ent (_out))))
				(_port (_int v4 8 0 69(_ent (_out))))
				(_port (_int v5 8 0 69(_ent (_out))))
			)
		)
	)
	(_inst UCP 0 103(_comp UCP_Carimbo)
		(_port
			((reset)(reset))
			((clk)(CLK))
			((HitD)(ReadyD))
			((HitI)(ReadyI))
			((start)(start))
			((MI_Dado)(DadosOutI))
			((MD_Dado)(DadosOutD))
			((zero)(zero))
			((COP)(COP))
			((COPExt)(COPExt))
			((ce_ri)(ce_ri))
			((ce_pc)(ce_pc))
			((RegWrite)(RegWrite))
			((RegDest)(RegDest))
			((ALUSrc)(ALUSrc))
			((MemtoReg)(MemtoReg))
			((Branch)(Branch))
			((ALUop)(ALUop))
			((Write_Reg)(Write_Reg))
			((Reg_1)(Reg_1))
			((Reg_2)(Reg_2))
			((Write_Data)(Write_Data))
			((B)(B))
			((ALU_Rst)(ALU_Rst))
			((Inst_Addr)(Inst_Addr))
			((Nxt_Addr)(Nxt_Addr))
			((PC_Incr)(PC_Incr))
			((PC_Branch)(PC_Branch))
			((PC_JMP)(PC_JMP))
			((Imed)(Imed))
			((Displacement)(Displacement))
			((Inst)(Inst))
			((JMP_Addr)(JMP_Addr))
			((menableD)(MenablePD))
			((menableI)(MenablePI))
			((rw)(RWDP))
			((MI_ADDR)(EnderI))
			((MD_ADDR)(EnderD))
			((MD_WD)(DadosInD))
		)
		(_use (_ent . UCP_Carimbo)
		)
	)
	(_inst HE 0 104(_comp Hierarq_Estrut)
		(_port
			((CLK)(CLK))
			((RWDP)(RWDP))
			((MenablePD)(MenablePD))
			((MenablePI)(MenablePI))
			((EnderD)(EnderD))
			((DadosInD)(DadosInD))
			((EnderI)(EnderI))
			((ReadyD)(ReadyD))
			((ReadyI)(ReadyI))
			((DadosOutD)(DadosOutD))
			((DadosOutI)(DadosOutI))
			((v1)(v1))
			((v2)(v2))
			((v3)(v3))
			((v4)(v4))
			((v5)(v5))
		)
		(_use (_ent . Hierarq_Estrut)
		)
	)
	(_object
		(_port (_int CLK -1 0 7(_ent(_in))))
		(_port (_int reset -1 0 8(_ent(_in))))
		(_port (_int Start -1 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1 ((_dto i 31 i 0)))))
		(_port (_int v1 0 0 10(_ent(_out))))
		(_port (_int v2 0 0 10(_ent(_out))))
		(_port (_int v3 0 0 10(_ent(_out))))
		(_port (_int v4 0 0 10(_ent(_out))))
		(_port (_int v5 0 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 24(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 28(_array -1 ((_dto i 5 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 34(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 38(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 40(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 50(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 62(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 63(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int RWDP -1 0 72(_arch(_uni))))
		(_sig (_int MenablePD -1 0 73(_arch(_uni))))
		(_sig (_int MenablePI -1 0 74(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~136 0 75(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int EnderD 9 0 75(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 76(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int DadosInD 10 0 76(_arch(_uni))))
		(_sig (_int EnderI 9 0 77(_arch(_uni))))
		(_sig (_int ReadyD -1 0 78(_arch(_uni))))
		(_sig (_int ReadyI -1 0 79(_arch(_uni))))
		(_sig (_int DadosOutD 10 0 80(_arch(_uni))))
		(_sig (_int DadosOutI 10 0 81(_arch(_uni))))
		(_sig (_int zero -1 0 82(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~1310 0 83(_array -1 ((_dto i 5 i 0)))))
		(_sig (_int COP 11 0 83(_arch(_uni))))
		(_sig (_int COPExt 11 0 84(_arch(_uni))))
		(_sig (_int ce_ri -1 0 86(_arch(_uni))))
		(_sig (_int ce_pc -1 0 87(_arch(_uni))))
		(_sig (_int RegWrite -1 0 88(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 89(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int RegDest 12 0 89(_arch(_uni))))
		(_sig (_int ALUSrc -1 0 90(_arch(_uni))))
		(_sig (_int MemtoReg 12 0 91(_arch(_uni))))
		(_sig (_int Branch 12 0 92(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 93(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int ALUop 13 0 93(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1316 0 95(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int Write_Reg 14 0 95(_arch(_uni))))
		(_sig (_int Reg_1 10 0 96(_arch(_uni))))
		(_sig (_int Reg_2 10 0 96(_arch(_uni))))
		(_sig (_int Write_Data 10 0 96(_arch(_uni))))
		(_sig (_int B 10 0 97(_arch(_uni))))
		(_sig (_int ALU_Rst 10 0 97(_arch(_uni))))
		(_sig (_int Inst_Addr 10 0 98(_arch(_uni))))
		(_sig (_int Nxt_Addr 10 0 98(_arch(_uni))))
		(_sig (_int PC_Incr 10 0 98(_arch(_uni))))
		(_sig (_int PC_Branch 10 0 98(_arch(_uni))))
		(_sig (_int PC_JMP 10 0 98(_arch(_uni))))
		(_sig (_int Imed 10 0 99(_arch(_uni))))
		(_sig (_int Displacement 10 0 99(_arch(_uni))))
		(_sig (_int Inst 10 0 100(_arch(_uni))))
		(_sig (_int JMP_Addr 10 0 100(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
)
I 000055 55 710           1499233863394 UC_Cache_dados
(_unit VHDL (uc_cache_dados 0 4(uc_cache_dados 0 17))
	(_version vd0)
	(_time 1499233863395 2017.07.05 02:51:03)
	(_source (\./../src/uc_cache_dados.vhd\))
	(_parameters tan)
	(_code a6a3f5f1a3f2a4b0a4a5b7fcf4a0aea0a3a3f0a0a2)
	(_ent
		(_time 1499229524405)
	)
	(_object
		(_port (_int RW -1 0 6(_ent(_in))))
		(_port (_int Valid_proc -1 0 7(_ent(_in))))
		(_port (_int Valid_mem -1 0 8(_ent(_out))))
		(_port (_int Hit -1 0 9(_ent(_in))))
		(_port (_int Ready_mem -1 0 10(_ent(_in))))
		(_port (_int RW_mem -1 0 11(_ent(_out))))
		(_port (_int Ready -1 0 12(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
)
I 000054 55 815           1499233863400 UC_Cache_Inst
(_unit VHDL (uc_cache_inst 0 5(uc_cache_inst 0 20))
	(_version vd0)
	(_time 1499233863401 2017.07.05 02:51:03)
	(_source (\./../src/uc_cache_inst.vhd\))
	(_parameters tan)
	(_code b5b0e6e1b3e1b7a3b7b4a4efe7b3bdb3b0b0e3b3bc)
	(_ent
		(_time 1499229524696)
	)
	(_object
		(_gen (_int Tacesso -1 0 7 \5 ns\ (_ent((ns 4617315517961601024)))))
		(_port (_int Valid_proc -2 0 10(_ent(_in))))
		(_port (_int Valid_mem -2 0 11(_ent(_out))))
		(_port (_int Hit -2 0 12(_ent(_in))))
		(_port (_int Ready -2 0 13(_ent(_out))))
		(_port (_int Ready_mem -2 0 14(_ent(_in))))
		(_port (_int RW_mem -2 0 15(_ent(_out))))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
)
I 000055 55 1089          1499233863410 comportamental
(_unit VHDL (mux_8x1_32b 0 4(comportamental 0 19))
	(_version vd0)
	(_time 1499233863411 2017.07.05 02:51:03)
	(_source (\./../src/mux_8x1_32b.vhd\))
	(_parameters tan)
	(_code b5b1b7e0b5e3e9a0e1b4adeeecb6b4b0e3b6b6b6b7)
	(_ent
		(_time 1499229524880)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1 ((_dto i 31 i 0)))))
		(_port (_int E0 0 0 6(_ent(_in))))
		(_port (_int E1 0 0 7(_ent(_in))))
		(_port (_int E2 0 0 8(_ent(_in))))
		(_port (_int E3 0 0 9(_ent(_in))))
		(_port (_int E4 0 0 10(_ent(_in))))
		(_port (_int E5 0 0 11(_ent(_in))))
		(_port (_int E6 0 0 12(_ent(_in))))
		(_port (_int E7 0 0 13(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 14(_array -1 ((_dto i 2 i 0)))))
		(_port (_int sel 1 0 14(_ent(_in))))
		(_port (_int S 0 0 15(_ent(_out))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs (_simple)(_trgt(9))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . comportamental 1 -1)
)
I 000044 55 3225          1499233863443 Ram
(_unit VHDL (ram 0 27(ram 0 46))
	(_version vd0)
	(_time 1499233863444 2017.07.05 02:51:03)
	(_source (\./../src/ram.vhd\))
	(_parameters tan)
	(_code e4e1b0b7e1b3e4f3e1e0f5bee1e3e6e2e5e2b0e3e6)
	(_ent
		(_time 1499229524574)
	)
	(_object
		(_gen (_int BE -1 0 29 \16\ (_ent gms((i 16)))))
		(_gen (_int BP -1 0 30 \32\ (_ent gms((i 32)))))
		(_type (_int ~STRING~12 0 31(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int NA 0 0 31(_ent(_string \"mram.txt"\))))
		(_gen (_int Tz -3 0 32 \1.5 ns\ (_ent((ns 4609434218613702656)))))
		(_gen (_int Twrite -3 0 33 \1 ns\ (_ent((ns 4636737291354636288)))))
		(_gen (_int Tsetup -3 0 34 \1 ns\ (_ent gms((ns 4607182418800017408)))))
		(_gen (_int Tread -3 0 35 \1 ns\ (_ent gms((ns 4636737291354636288)))))
		(_port (_int enable -4 0 38(_ent(_in)(_event))))
		(_port (_int rw -4 0 39(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~12 0 40(_array -4 ((_dto c 2 i 0)))))
		(_port (_int ender 1 0 40(_ent(_in)(_lastevent))))
		(_port (_int pronto -4 0 41(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~12 0 42(_array -4 ((_dto c 3 i 0)))))
		(_port (_int dado 2 0 42(_ent(_inout)(_lastevent))))
		(_type (_int ~STD_LOGIC_VECTOR{BP/4-1~downto~0}~13 0 49(_array -4 ((_dto c 4 i 0)))))
		(_type (_int tipo_memoria 0 49(_array 3 ((_to i 0 c 5)))))
		(_sig (_int Mram 4 0 50(_arch(_uni((_others(_others(i 2)))))(_param_in)(_param_out))))
		(_type (_int ~INTEGER~range~0~to~{2**BE-1}~13 0 58(_scalar (_to i 0 c 6))))
		(_var (_int endereco 5 0 58(_prcs 0)))
		(_type (_int ~INTEGER~range~0~to~{2**BE-1}~131 0 59(_scalar (_to i 0 c 7))))
		(_var (_int endereco1 6 0 59(_prcs 0)))
		(_type (_int ~INTEGER~range~0~to~{2**BE-1}~132 0 60(_scalar (_to i 0 c 8))))
		(_var (_int endereco2 7 0 60(_prcs 0)))
		(_type (_int ~INTEGER~range~0~to~{2**BE-1}~133 0 61(_scalar (_to i 0 c 9))))
		(_var (_int endereco3 8 0 61(_prcs 0)))
		(_var (_int inicio -4 0 62(_prcs 0((i 3)))))
		(_type (_int HexTable 0 64(_array -1 ((_uto i 0 i 255(_enum -2))))))
		(_type (_int ~HexTable{'0'~to~'F'}~13 0 66(_array -1 ((_to i 48 i 70(_enum -2))))))
		(_cnst (_int lookup 10 0 66(_int(((i 0))((i 1))((i 2))((i 3))((i 4))((i 5))((i 6))((i 7))((i 8))((i 9))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i 10))((i 11))((i 12))((i 13))((i 14))((i 15))))))
		(_prcs
			(Carga_Inicial_e_Ram_Memoria(_arch 0 0 57(_prcs (_simple)(_trgt(3)(4)(5))(_sens(0))(_mon)(_read(1)(2)(4)(5)))))
		)
		(_subprogram
			(_int fill_memory 1 0 63(_arch(_proc)))
			(_ext READLINE (2 0))
			(_ext READ (2 14))
			(_ext READ (2 10))
		)
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extstd.TEXTIO.TEXT (2 TEXT)))
		(_type (_ext ~extstd.TEXTIO.LINE (2 LINE)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (1 STD_LOGIC_VECTOR)))
	)
	(_split (5)
	)
	(_use (std(standard))(ieee(std_logic_1164))(std(TEXTIO))(ieee(STD_LOGIC_SIGNED))(ieee(std_logic_arith)))
	(_model . Ram 10 -1)
)
I 000055 55 969           1499233863521 comportamental
(_unit VHDL (mux_4x1_32b 0 4(comportamental 0 10))
	(_version vd0)
	(_time 1499233863522 2017.07.05 02:51:03)
	(_source (\./../src/mux_4x1_32b.vhd\))
	(_parameters tan)
	(_code 3237663635646e27653426696b3133376431313130)
	(_ent
		(_time 1499229523526)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 5(_array -1 ((_dto i 31 i 0)))))
		(_port (_int E1 0 0 5(_ent(_in))))
		(_port (_int E2 0 0 5(_ent(_in))))
		(_port (_int E3 0 0 5(_ent(_in))))
		(_port (_int E4 0 0 5(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1 ((_dto i 1 i 0)))))
		(_port (_int sel 1 0 6(_ent(_in))))
		(_port (_int S 0 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs (_simple)(_trgt(5))(_sens(0)(1)(2)(3)(4)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . comportamental 1 -1)
)
I 000046 55 1465          1499233863578 UC_CD
(_unit VHDL (uc_cached 0 28(uc_cd 0 49))
	(_version vd0)
	(_time 1499233863579 2017.07.05 02:51:03)
	(_source (\./../src/uc_cached.vhd\))
	(_parameters tan)
	(_code 61656461633563776b60703b336769676467656664)
	(_ent
		(_time 1499229523288)
	)
	(_object
		(_port (_int CLK -1 0 30(_ent(_in)(_event))))
		(_port (_int HitD -1 0 31(_ent(_in))))
		(_port (_int RWDP -1 0 32(_ent(_in))))
		(_port (_int MenableDProc -1 0 33(_ent(_in))))
		(_port (_int ReadyMD -1 0 34(_ent(_in))))
		(_port (_int OvfO -1 0 35(_ent(_in))))
		(_port (_int ReadyMEM -1 0 36(_ent(_in))))
		(_port (_int RWD -1 0 37(_ent(_out))))
		(_port (_int MenableD -1 0 38(_ent(_out))))
		(_port (_int ReadyDProc -1 0 39(_ent(_out))))
		(_port (_int RWDM -1 0 40(_ent(_out))))
		(_port (_int RWM -1 0 41(_ent(_out))))
		(_port (_int OvfI -1 0 42(_ent(_out))))
		(_port (_int MenableMEM -1 0 43(_ent(_out))))
		(_type (_int STATE 0 50(_enum1 i missd rhitd whitd rdd mprdyd ibuff rhitdbuff whitdbuff rddbuff (_to i 0 i 9))))
		(_sig (_int estado 0 0 51(_arch(_uni((i 0))))))
		(_sig (_int next_estado 0 0 52(_arch(_uni))))
		(_prcs
			(line__54(_arch 0 0 54(_prcs (_simple)(_trgt(7)(8)(9)(10)(11)(12)(13)(15))(_sens(1)(2)(3)(4)(5)(6)(14)))))
			(line__169(_arch 1 0 169(_prcs (_trgt(14))(_sens(0)(15))(_dssslsensitivity 1))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . UC_CD 2 -1)
)
I 000046 55 1082          1499233863664 UCMPA
(_unit VHDL (uc_mp 0 28(ucmpa 0 40))
	(_version vd0)
	(_time 1499233863665 2017.07.05 02:51:03)
	(_source (\./../src/uc_mp.vhd\))
	(_parameters tan)
	(_code bfbbbaebeaebbda9e8eeafe4ebb9bcbae9b9ebb8bf)
	(_ent
		(_time 1499229523557)
	)
	(_object
		(_port (_int CLK -1 0 30(_ent(_in)(_event))))
		(_port (_int MenableD -1 0 31(_ent(_in))))
		(_port (_int MenableI -1 0 32(_ent(_in))))
		(_port (_int OvfO -1 0 33(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 34(_array -1 ((_dto i 1 i 0)))))
		(_port (_int Sel 0 0 34(_ent(_out))))
		(_type (_int STATE 0 41(_enum1 s i d b (_to i 0 i 3))))
		(_sig (_int estado 1 0 42(_arch(_uni((i 0))))))
		(_sig (_int next_estado 1 0 43(_arch(_uni))))
		(_prcs
			(line__45(_arch 0 0 45(_prcs (_simple)(_trgt(4)(6))(_sens(1)(2)(3)(5)))))
			(line__81(_arch 1 0 81(_prcs (_trgt(5))(_sens(0)(6))(_dssslsensitivity 1))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(771)
	)
	(_model . UCMPA 2 -1)
)
I 000054 55 1202          1499233863717 UC_CACHEI_ASM
(_unit VHDL (uc_cachei 0 28(uc_cachei_asm 0 44))
	(_version vd0)
	(_time 1499233863718 2017.07.05 02:51:03)
	(_source (\./../src/uc_cachei.vhd\))
	(_parameters tan)
	(_code eeeaebbdb8baecf8e9bbffb4bce8e6e8ebe8e7e9eb)
	(_ent
		(_time 1499229523582)
	)
	(_object
		(_port (_int CLK -1 0 30(_ent(_in)(_event))))
		(_port (_int HitI -1 0 31(_ent(_in))))
		(_port (_int MenableProc -1 0 32(_ent(_in))))
		(_port (_int ReadyMI -1 0 33(_ent(_in))))
		(_port (_int ReadyMEM -1 0 34(_ent(_in))))
		(_port (_int MenableI -1 0 35(_ent(_out))))
		(_port (_int RWI -1 0 36(_ent(_out))))
		(_port (_int MenableMem -1 0 37(_ent(_out))))
		(_port (_int ReadyIProc -1 0 38(_ent(_out))))
		(_type (_int STATE 0 45(_enum1 i missi hi mprdyi rdi (_to i 0 i 4))))
		(_sig (_int estado 0 0 46(_arch(_uni((i 0))))))
		(_sig (_int next_estado 0 0 47(_arch(_uni))))
		(_prcs
			(line__49(_arch 0 0 49(_prcs (_simple)(_trgt(5)(6)(7)(8)(10))(_sens(1)(2)(3)(4)(9)))))
			(line__95(_arch 1 0 95(_prcs (_trgt(9))(_sens(0)(10))(_dssslsensitivity 1))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . UC_CACHEI_ASM 2 -1)
)
I 000055 55 2087          1499233863743 comportamental
(_unit VHDL (regfile 0 6(comportamental 0 20))
	(_version vd0)
	(_time 1499233863744 2017.07.05 02:51:03)
	(_source (\./../src/regfile.vhd\))
	(_parameters tan)
	(_code 0d090e0b5c5a5e1b090314570f0b080a0f0b080b0a)
	(_ent
		(_time 1499233796764)
	)
	(_object
		(_port (_int Reset -1 0 8(_ent(_in))))
		(_port (_int Clk -1 0 9(_ent(_in)(_event))))
		(_port (_int RegWrite -1 0 10(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 11(_array -1 ((_dto i 4 i 0)))))
		(_port (_int ReadReg1 0 0 11(_ent(_in))))
		(_port (_int ReadReg2 0 0 12(_ent(_in))))
		(_port (_int WriteReg 0 0 13(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 14(_array -1 ((_dto i 31 i 0)))))
		(_port (_int WriteData 1 0 14(_ent(_in))))
		(_port (_int ReadData1 1 0 15(_ent(_out))))
		(_port (_int ReadData2 1 0 16(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 23(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rede_reg 0 23(_array 2 ((_to i 0 i 31)))))
		(_var (_int regfile 3 0 24(_prcs 0((_others(_others(i 2)))))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs (_simple)(_trgt(7)(8))(_sens(0)(1)(2)(3)(4)(5))(_mon)(_read(6)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . comportamental 1 -1)
)
I 000055 55 1073          1499233863842 comportamental
(_unit VHDL (sign_extend 0 4(comportamental 0 11))
	(_version vd0)
	(_time 1499233863843 2017.07.05 02:51:03)
	(_source (\./../src/sign_extend.vhd\))
	(_parameters tan)
	(_code 6b6f696b303c387d3f682d313f6c636c6f6d6e6d3e)
	(_ent
		(_time 1499229523731)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 6(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Entrada 0 0 6(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1 ((_dto i 31 i 0)))))
		(_port (_int Saida 1 0 7(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 12(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int vetor 2 0 12(_arch(_uni))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs (_simple)(_trgt(1)(2))(_sens(0)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_static
		(50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
	)
	(_model . comportamental 1 -1)
)
I 000055 55 699           1499233863921 comportamental
(_unit VHDL (shift_left_2 0 4(comportamental 0 9))
	(_version vd0)
	(_time 1499233863922 2017.07.05 02:51:03)
	(_source (\./../src/shift_left_2.vhd\))
	(_parameters tan)
	(_code b9bdbbedb8eee4afbfecade0bebfeabfbcbfbfbebd)
	(_ent
		(_time 1499229524483)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 5(_array -1 ((_dto i 31 i 0)))))
		(_port (_int E 0 0 5(_ent(_in))))
		(_port (_int S 0 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment (_trgt(1))(_sens(0(d_29_0))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
	)
	(_model . comportamental 1 -1)
)
I 000055 55 788           1499233863981 comportamental
(_unit VHDL (re 0 4(comportamental 0 13))
	(_version vd0)
	(_time 1499233863982 2017.07.05 02:51:03)
	(_source (\./../src/re.vhd\))
	(_parameters tan)
	(_code f7f3f4a7f5a1a1e1f3f4e5ada3f0f5f1f2f0f5f1f2)
	(_ent
		(_time 1499229524513)
	)
	(_object
		(_port (_int CLK -1 0 6(_ent(_in)(_event))))
		(_port (_int Reset -1 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1 ((_dto i 4 i 0)))))
		(_port (_int D 0 0 8(_ent(_in))))
		(_port (_int S 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs (_trgt(3))(_sens(0)(1)(2))(_dssslsensitivity 1))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 2)
	)
	(_model . comportamental 1 -1)
)
I 000055 55 908           1499233864004 comportamental
(_unit VHDL (reg_32 0 4(comportamental 0 12))
	(_version vd0)
	(_time 1499233864005 2017.07.05 02:51:04)
	(_source (\./../src/reg_32.vhd\))
	(_parameters tan)
	(_code 171317101540440240170448441015111211101241)
	(_ent
		(_time 1499229523860)
	)
	(_object
		(_port (_int CLK -1 0 6(_ent(_in)(_event))))
		(_port (_int ce -1 0 6(_ent(_in))))
		(_port (_int reset -1 0 6(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1 ((_dto i 31 i 0)))))
		(_port (_int E 0 0 7(_ent(_in))))
		(_port (_int S 0 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs (_trgt(4))(_sens(0)(2)(3))(_dssslsensitivity 1)(_read(1)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33751810 33686018)
	)
	(_model . comportamental 1 -1)
)
I 000055 55 999           1499233864052 comportamental
(_unit VHDL (mux_4x1_16b 0 4(comportamental 1 15))
	(_version vd0)
	(_time 1499233864053 2017.07.05 02:51:04)
	(_source (\./../src/mux_4x1_5b.vhd\(\./../src/mux_4x1_16b.vhd\)))
	(_parameters tan)
	(_code 4643104545101a531114521d1f4547431045474540)
	(_ent
		(_time 1499229524112)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 6(_array -1 ((_dto i 15 i 0)))))
		(_port (_int E0 0 0 6(_ent(_in))))
		(_port (_int E1 0 0 7(_ent(_in))))
		(_port (_int E2 0 0 8(_ent(_in))))
		(_port (_int E3 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1 ((_dto i 1 i 0)))))
		(_port (_int sel 1 0 10(_ent(_in))))
		(_port (_int S 0 0 11(_ent(_out))))
		(_prcs
			(line__17(_arch 0 1 17(_prcs (_simple)(_trgt(5))(_sens(0)(1)(2)(3)(4)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . comportamental 1 -1)
)
I 000055 55 2580          1499233864101 comportamental
(_unit VHDL (minst 0 5(comportamental 0 12))
	(_version vd0)
	(_time 1499233864102 2017.07.05 02:51:04)
	(_source (\./../src/minst.vhd\))
	(_parameters tan)
	(_code 74712275792375637626602e71727d722173777370)
	(_ent
		(_time 1499229523477)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 7(_array -1 ((_dto i 11 i 0)))))
		(_port (_int ReadAddr 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int Inst 1 0 8(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 13(_array -1 ((_dto i 31 i 0)))))
		(_type (_int memoria 0 13(_array 2 ((_to i 0 i 4095)))))
		(_sig (_int mem 3 0 14(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment (_trgt(2(0))))))
			(line__17(_arch 1 0 17(_assignment (_trgt(2(1))))))
			(line__18(_arch 2 0 18(_assignment (_trgt(2(2))))))
			(line__19(_arch 3 0 19(_assignment (_trgt(2(3))))))
			(line__20(_arch 4 0 20(_assignment (_trgt(2(4))))))
			(line__21(_arch 5 0 21(_assignment (_trgt(2(8))))))
			(line__22(_arch 6 0 22(_assignment (_trgt(2(16))))))
			(line__23(_arch 7 0 23(_assignment (_trgt(2(1024))))))
			(line__24(_arch 8 0 24(_assignment (_trgt(2(1027))))))
			(line__25(_arch 9 0 25(_assignment (_trgt(2(1028))))))
			(line__26(_arch 10 0 26(_assignment (_trgt(2(1029))))))
			(line__27(_arch 11 0 27(_prcs (_simple)(_trgt(1))(_sens(0))(_mon)(_read(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33751554 33686018 33686018 33686018 50463234 33686018 33686018 33686275)
		(33686018 33686018 33686018 50463234 33686018 33686019 33751554 33686018)
		(33686018 33686018 33686274 33686018 33686018 33686019 33751554 33751555)
		(33686018 33686018 33686274 50463234 50463234 33686018 33686018 33686018)
		(50463234 33686018 33751810 33686274 33686018 33686018 33686018 33751555)
		(33686018 33686018 33751811 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686019 33686018 33686018 33686018 33686274 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019)
		(33751555 33686275 33686274 33686018 33686018 33686018 33686018 33751554)
		(33686019 33686275 33686274 50463234 33686018 33686018 33686018 33751554)
		(33686018 33686275 33686018 33686018 33686018 33686018 33686018 33686019)
	)
	(_model . comportamental 12 -1)
)
I 000055 55 667           1499233864126 comportamental
(_unit VHDL (mux_2x1_1b 0 4(comportamental 0 10))
	(_version vd0)
	(_time 1499233864127 2017.07.05 02:51:04)
	(_source (\./../src/mux_2x1_1b.vhd\))
	(_parameters tan)
	(_code 8481d28b85d2d891d2d496dfdd878581d287858286)
	(_ent
		(_time 1499229523666)
	)
	(_object
		(_port (_int E0 -1 0 5(_ent(_in))))
		(_port (_int E1 -1 0 5(_ent(_in))))
		(_port (_int sel -1 0 6(_ent(_in))))
		(_port (_int S -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment (_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . comportamental 1 -1)
)
I 000055 55 747           1499233864149 comportamental
(_unit VHDL (mux_2x1_5b 0 5(comportamental 0 11))
	(_version vd0)
	(_time 1499233864150 2017.07.05 02:51:04)
	(_source (\./../src/mux_2x1_5b.vhd\))
	(_parameters tan)
	(_code a3a6f5f5a5f5ffb6f5f4b1f8faa0a2a6f5a0a6a5a1)
	(_ent
		(_time 1499229524790)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1 ((_dto i 4 i 0)))))
		(_port (_int E0 0 0 6(_ent(_in))))
		(_port (_int E1 0 0 6(_ent(_in))))
		(_port (_int sel -1 0 7(_ent(_in))))
		(_port (_int S 0 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment (_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . comportamental 1 -1)
)
I 000055 55 890           1499233864206 comportamental
(_unit VHDL (mux_4x1_1b 0 4(comportamental 0 15))
	(_version vd0)
	(_time 1499233864207 2017.07.05 02:51:04)
	(_source (\./../src/mux_4x1_1b.vhd\))
	(_parameters tan)
	(_code d2d78481d5848ec78580c6898bd1d3d784d1d3d4d0)
	(_ent
		(_time 1499229524538)
	)
	(_object
		(_port (_int E0 -1 0 6(_ent(_in))))
		(_port (_int E1 -1 0 7(_ent(_in))))
		(_port (_int E2 -1 0 8(_ent(_in))))
		(_port (_int E3 -1 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1 ((_dto i 1 i 0)))))
		(_port (_int sel 0 0 10(_ent(_in))))
		(_port (_int S -1 0 11(_ent(_out))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs (_simple)(_trgt(5))(_sens(0)(1)(2)(3)(4)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . comportamental 1 -1)
)
I 000055 55 751           1499233864229 comportamental
(_unit VHDL (mux_2x1_32b 0 4(comportamental 0 10))
	(_version vd0)
	(_time 1499233864230 2017.07.05 02:51:04)
	(_source (\./../src/mux_2x1_32b.vhd\))
	(_parameters tan)
	(_code f1f4a7a0f5a7ade4a7a1e3aaa8f2f0f4a7f2f2f2f3)
	(_ent
		(_time 1499229524766)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 5(_array -1 ((_dto i 31 i 0)))))
		(_port (_int E1 0 0 5(_ent(_in))))
		(_port (_int E2 0 0 5(_ent(_in))))
		(_port (_int sel -1 0 6(_ent(_in))))
		(_port (_int S 0 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment (_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . comportamental 1 -1)
)
I 000043 55 10178         1499233864281 Mp
(_unit VHDL (mp 0 7(mp 0 26))
	(_version vd0)
	(_time 1499233864282 2017.07.05 02:51:04)
	(_source (\./../src/mp.vhd\))
	(_parameters tan)
	(_code 20257725207720377575647b712674272026742720)
	(_ent
		(_time 1499229524702)
	)
	(_object
		(_gen (_int BE -1 0 9 \16\ (_ent gms((i 16)))))
		(_gen (_int BP -1 0 10 \32\ (_ent((i 32)))))
		(_gen (_int Tz -2 0 11 \1.5 ns\ (_ent((ns 4609434218613702656)))))
		(_gen (_int Twrite -2 0 12 \1 ns\ (_ent((ns 4636737291354636288)))))
		(_gen (_int Tsetup -2 0 13 \1 ns\ (_ent((ns 4607182418800017408)))))
		(_gen (_int Tread -2 0 14 \1 ns\ (_ent gms((ns 4636737291354636288)))))
		(_port (_int enable -3 0 17(_ent(_in)(_event))))
		(_port (_int rw -3 0 18(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~12 0 19(_array -3 ((_dto c 1 i 0)))))
		(_port (_int ender 0 0 19(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{511~downto~0}~12 0 20(_array -3 ((_dto i 511 i 0)))))
		(_port (_int dado 1 0 20(_ent(_in))))
		(_port (_int pronto -3 0 21(_ent(_out))))
		(_port (_int dadoOut 1 0 22(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{BP/4-1~downto~0}~13 0 29(_array -3 ((_dto c 2 i 0)))))
		(_type (_int tipo_memoria 0 29(_array 2 ((_to i 0 c 3)))))
		(_sig (_int MMp 3 0 30(_arch(_uni(((_string \"00000000"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"00000100"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"00000011"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"00000101"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"00000010"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"00000001"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"00000101"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"00100000"\))((_string \"00100000"\))((_string \"10001100"\))((_string \"00000101"\))((_string \"00000000"\))((_string \"00010100"\))((_string \"00001100"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"00110000"\))((_string \"00001000"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"00100100"\))((_string \"00100011"\))((_string \"10100011"\))((_string \"11111111"\))((_string \"11101100"\))((_string \"00000000"\))((_string \"00000011"\))((_string \"11101000"\))((_string \"00100000"\))((_string \"10101111"\))((_string \"10111111"\))((_string \"00000000"\))((_string \"00010000"\))((_string \"10101111"\))((_string \"10110011"\))((_string \"00000000"\))((_string \"00001100"\))((_string \"10101111"\))((_string \"10110010"\))((_string \"00000000"\))((_string \"00001000"\))((_string \"10101111"\))((_string \"10110001"\))((_string \"00000000"\))((_string \"00000100"\))((_string \"10101111"\))((_string \"10110000"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"00000100"\))((_string \"10010000"\))((_string \"00100000"\))((_string \"00000000"\))((_string \"00000101"\))((_string \"10011000"\))((_string \"00100000"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"10000000"\))((_string \"00100000"\))((_string \"00000010"\))((_string \"00010011"\))((_string \"01000000"\))((_string \"00101010"\))((_string \"00010001"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"10101000"\))((_string \"00100010"\))((_string \"00010001"\))((_string \"11111111"\))((_string \"11111111"\))((_string \"00101010"\))((_string \"00101000"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"00010101"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"10011100"\))((_string \"00000010"\))((_string \"00100000"\))((_string \"01001000"\))((_string \"10000000"\))((_string \"00000010"\))((_string \"01001001"\))((_string \"01010000"\))((_string \"00100000"\))((_string \"10001101"\))((_string \"01001011"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"10001101"\))((_string \"01001100"\))((_string \"00000000"\))((_string \"00000100"\))((_string \"00000001"\))((_string \"10001011"\))((_string \"01000000"\))((_string \"00101010"\))((_string \"00010001"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"10011100"\))((_string \"00000010"\))((_string \"01000000"\))((_string \"00100000"\))((_string \"00100000"\))((_string \"00000010"\))((_string \"00100000"\))((_string \"00101000"\))((_string \"00100000"\))((_string \"00001100"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"11010000"\))((_string \"00100010"\))((_string \"00100011"\))((_string \"11111111"\))((_string \"11111111"\))((_string \"00000000"\))((_string \"00000011"\))((_string \"10001000"\))((_string \"00100000"\))((_string \"00001000"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"01100100"\))((_string \"00100010"\))((_string \"00000011"\))((_string \"00000000"\))((_string \"00000001"\))((_string \"00000000"\))((_string \"01100000"\))((_string \"10000000"\))((_string \"00100000"\))((_string \"00001000"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"01011000"\))((_string \"10001111"\))((_string \"10110000"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"10001111"\))((_string \"10110001"\))((_string \"00000000"\))((_string \"00000100"\))((_string \"10001111"\))((_string \"10110010"\))((_string \"00000000"\))((_string \"00001000"\))((_string \"10001111"\))((_string \"10110011"\))((_string \"00000000"\))((_string \"00001100"\))((_string \"10001111"\))((_string \"10111111"\))((_string \"00000000"\))((_string \"00010000"\))((_string \"00100011"\))((_string \"10100011"\))((_string \"00000000"\))((_string \"00010100"\))((_string \"00000000"\))((_string \"01100000"\))((_string \"11101000"\))((_string \"00100000"\))((_string \"00000011"\))((_string \"11100000"\))((_string \"00000000"\))((_string \"00001000"\))((_string \"00000000"\))((_string \"10100000"\))((_string \"01001000"\))((_string \"10000000"\))((_string \"00000000"\))((_string \"10001001"\))((_string \"00011000"\))((_string \"00100000"\))((_string \"00000000"\))((_string \"01100000"\))((_string \"01001000"\))((_string \"00100000"\))((_string \"10001101"\))((_string \"00101000"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"10001101"\))((_string \"00101010"\))((_string \"00000000"\))((_string \"00000100"\))((_string \"10101101"\))((_string \"00101010"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"10101101"\))((_string \"00101000"\))((_string \"00000000"\))((_string \"00000100"\))((_string \"00000011"\))((_string \"11100000"\))((_string \"00000000"\))((_string \"00001000"\))(_others(_others(i 2))))))))
		(_type (_int ~INTEGER~range~0~to~{2**BE-1}~13 0 88(_scalar (_to i 0 c 4))))
		(_var (_int endereco 4 0 88(_prcs 0)))
		(_prcs
			(line__87(_arch 0 0 87(_prcs (_simple)(_trgt(4)(5)(5(d_7_0))(5(d_15_8))(5(d_23_16))(5(d_31_24))(5(d_39_32))(5(d_47_40))(5(d_55_48))(5(d_63_56))(5(d_71_64))(5(d_79_72))(5(d_87_80))(5(d_95_88))(5(d_103_96))(5(d_111_104))(5(d_119_112))(5(d_127_120))(5(d_135_128))(5(d_143_136))(5(d_151_144))(5(d_159_152))(5(d_167_160))(5(d_175_168))(5(d_183_176))(5(d_191_184))(5(d_199_192))(5(d_207_200))(5(d_215_208))(5(d_223_216))(5(d_231_224))(5(d_239_232))(5(d_247_240))(5(d_255_248))(5(d_263_256))(5(d_271_264))(5(d_279_272))(5(d_287_280))(5(d_295_288))(5(d_303_296))(5(d_311_304))(5(d_319_312))(5(d_327_320))(5(d_335_328))(5(d_343_336))(5(d_351_344))(5(d_359_352))(5(d_367_360))(5(d_375_368))(5(d_383_376))(5(d_391_384))(5(d_399_392))(5(d_407_400))(5(d_415_408))(5(d_423_416))(5(d_431_424))(5(d_439_432))(5(d_447_440))(5(d_455_448))(5(d_463_456))(5(d_471_464))(5(d_479_472))(5(d_487_480))(5(d_495_488))(5(d_503_496))(5(d_511_504))(6))(_sens(0))(_mon)(_read(1)(2)(3(d_7_0))(3(d_15_8))(3(d_23_16))(3(d_31_24))(3(d_39_32))(3(d_47_40))(3(d_55_48))(3(d_63_56))(3(d_71_64))(3(d_79_72))(3(d_87_80))(3(d_95_88))(3(d_103_96))(3(d_111_104))(3(d_119_112))(3(d_127_120))(3(d_135_128))(3(d_143_136))(3(d_151_144))(3(d_159_152))(3(d_167_160))(3(d_175_168))(3(d_183_176))(3(d_191_184))(3(d_199_192))(3(d_207_200))(3(d_215_208))(3(d_223_216))(3(d_231_224))(3(d_239_232))(3(d_247_240))(3(d_255_248))(3(d_263_256))(3(d_271_264))(3(d_279_272))(3(d_287_280))(3(d_295_288))(3(d_303_296))(3(d_311_304))(3(d_319_312))(3(d_327_320))(3(d_335_328))(3(d_343_336))(3(d_351_344))(3(d_359_352))(3(d_367_360))(3(d_375_368))(3(d_383_376))(3(d_391_384))(3(d_399_392))(3(d_407_400))(3(d_415_408))(3(d_423_416))(3(d_431_424))(3(d_439_432))(3(d_447_440))(3(d_455_448))(3(d_463_456))(3(d_471_464))(3(d_479_472))(3(d_487_480))(3(d_495_488))(3(d_503_496))(3(d_511_504))(6)))))
		)
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (1 STD_LOGIC_VECTOR)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_static
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
	)
	(_model . Mp 5 -1)
)
I 000055 55 1807          1499233864342 comportamental
(_unit VHDL (maprom_cop 0 5(comportamental 0 13))
	(_version vd0)
	(_time 1499233864343 2017.07.05 02:51:04)
	(_source (\./../src/maprom_cop.vhd\))
	(_parameters tan)
	(_code 5f5a085c08090b485c0c19055a5a09595c5909585f)
	(_ent
		(_time 1499229524660)
	)
	(_object
		(_port (_int CLK -1 0 7(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8(_array -1 ((_dto i 5 i 0)))))
		(_port (_int cop 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 9(_array -1 ((_dto i 4 i 0)))))
		(_port (_int Lcop 1 0 9(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 14(_array -1 ((_dto i 4 i 0)))))
		(_type (_int memoria 0 14(_array 2 ((_to i 0 i 63)))))
		(_sig (_int mem 3 0 15(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__17(_arch 0 0 17(_assignment (_trgt(3(2))))))
			(line__18(_arch 1 0 18(_assignment (_trgt(3(3))))))
			(line__19(_arch 2 0 19(_assignment (_trgt(3(4))))))
			(line__20(_arch 3 0 20(_assignment (_trgt(3(5))))))
			(line__21(_arch 4 0 21(_assignment (_trgt(3(8))))))
			(line__22(_arch 5 0 22(_assignment (_trgt(3(10))))))
			(line__23(_arch 6 0 23(_assignment (_trgt(3(35))))))
			(line__24(_arch 7 0 24(_assignment (_trgt(3(43))))))
			(line__25(_arch 8 0 25(_assignment (_trgt(3(63))))))
			(line__26(_arch 9 0 26(_prcs (_trgt(2))(_sens(0)(1)(3))(_dssslsensitivity 1)(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50463235 2)
		(50463235 3)
		(50529026 2)
		(33686019 2)
		(50528770 2)
		(33751810 2)
		(50463234 3)
		(33751554 2)
		(33686018 2)
	)
	(_model . comportamental 10 -1)
)
I 000055 55 3846          1499233864377 comportamental
(_unit VHDL (mc 0 5(comportamental 0 13))
	(_version vd0)
	(_time 1499233864378 2017.07.05 02:51:04)
	(_source (\./../src/mc.vhd\))
	(_parameters tan)
	(_code 7e7b297f28297e687f2a3a242c782a787d782a787d)
	(_ent
		(_time 1499229524825)
	)
	(_object
		(_port (_int CLK -1 0 7(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1 ((_dto i 4 i 0)))))
		(_port (_int Estd 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{29~downto~0}~12 0 9(_array -1 ((_dto i 29 i 0)))))
		(_port (_int MicroInst 1 0 9(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{29~downto~0}~13 0 14(_array -1 ((_dto i 29 i 0)))))
		(_type (_int memoria 0 14(_array 2 ((_to i 0 i 31)))))
		(_sig (_int mem 3 0 15(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__17(_arch 0 0 17(_assignment (_trgt(3(0))))))
			(line__18(_arch 1 0 18(_assignment (_trgt(3(1))))))
			(line__19(_arch 2 0 19(_assignment (_trgt(3(2))))))
			(line__20(_arch 3 0 20(_assignment (_trgt(3(3))))))
			(line__21(_arch 4 0 21(_assignment (_trgt(3(4))))))
			(line__22(_arch 5 0 22(_assignment (_trgt(3(5))))))
			(line__23(_arch 6 0 23(_assignment (_trgt(3(6))))))
			(line__24(_arch 7 0 24(_assignment (_trgt(3(7))))))
			(line__25(_arch 8 0 25(_assignment (_trgt(3(8))))))
			(line__26(_arch 9 0 26(_assignment (_trgt(3(9))))))
			(line__27(_arch 10 0 27(_assignment (_trgt(3(10))))))
			(line__28(_arch 11 0 28(_assignment (_trgt(3(11))))))
			(line__29(_arch 12 0 29(_assignment (_trgt(3(12))))))
			(line__30(_arch 13 0 30(_assignment (_trgt(3(13))))))
			(line__31(_arch 14 0 31(_assignment (_trgt(3(14))))))
			(line__32(_arch 15 0 32(_assignment (_trgt(3(15))))))
			(line__33(_arch 16 0 33(_assignment (_trgt(3(16))))))
			(line__34(_arch 17 0 34(_assignment (_trgt(3(17))))))
			(line__35(_arch 18 0 35(_assignment (_trgt(3(18))))))
			(line__36(_arch 19 0 36(_assignment (_trgt(3(19))))))
			(line__37(_arch 20 0 37(_assignment (_trgt(3(20))))))
			(line__38(_arch 21 0 38(_assignment (_trgt(3(21))))))
			(line__39(_arch 22 0 39(_prcs (_trgt(2))(_sens(0)(1)(3))(_dssslsensitivity 1)(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 50463234 33686018 33686018 33686018 33686018 33686018 514)
		(33686274 33751554 33686018 33686019 33686018 33686018 33751554 770)
		(33686019 50463234 33686018 33686019 33686018 33686018 33686274 514)
		(33751810 50463234 50463234 33686019 33686018 33686275 33686019 515)
		(33751810 50463234 33751554 33686018 33686018 33686274 50463234 515)
		(33686018 50463234 33686018 33686019 33686018 50463234 33686019 514)
		(33686018 50463234 33686018 33686019 33686018 33686274 33686019 514)
		(33686018 50463234 33686018 50528771 33686018 50463234 33686019 514)
		(33686018 50463234 33686018 33686019 33686019 50463234 33686019 514)
		(33686018 50463234 33686018 50463235 33686018 50463234 33686019 514)
		(33686018 50463234 33686018 50463235 33686019 50463234 33686019 514)
		(33686018 50463234 33686018 33751555 33686018 50463234 33686019 514)
		(33686018 50463234 33686018 33751555 33686018 50463490 33686019 514)
		(33686018 50463234 33686018 33751555 33686019 50463234 33686019 514)
		(33751554 50529027 33686018 33686019 33686019 33686018 33686018 514)
		(33751554 50463234 33686018 33686019 33686274 33686018 33686274 514)
		(33751554 50463234 33686019 33686019 33686019 33686018 33686018 514)
		(33686018 50463234 33686018 33686019 33751554 33686018 33686274 514)
		(50463234 33686274 33751555 33686018 50463234 33751554 33686019 514)
		(33686018 50463234 33686018 33686019 33751810 33686018 33686274 514)
	)
	(_model . comportamental 23 -1)
)
I 000055 55 1277          1499233864453 comportamental
(_unit VHDL (mdado 0 5(comportamental 0 12))
	(_version vd0)
	(_time 1499233864454 2017.07.05 02:51:04)
	(_source (\./../src/mdado.vhd\))
	(_parameters tan)
	(_code ccc99b999b9b99dac9cf8a96c9cac8cacdcac8ca9a)
	(_ent
		(_time 1499229523942)
	)
	(_object
		(_port (_int CLK -1 0 6(_ent(_in)(_event))))
		(_port (_int Menable -1 0 6(_ent(_in))))
		(_port (_int rw -1 0 6(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 7(_array -1 ((_dto i 11 i 0)))))
		(_port (_int Addr 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int WriteData 1 0 8(_ent(_in))))
		(_port (_int ReadData 1 0 9(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 13(_array -1 ((_dto i 31 i 0)))))
		(_type (_int memoria 0 13(_array 2 ((_to i 0 i 4095)))))
		(_sig (_int mem 3 0 14(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs (_simple)(_trgt(5)(6))(_sens(0)(1)(2)(3))(_mon)(_read(4)(6)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . comportamental 1 -1)
)
I 000055 55 1740          1499233864505 comportamental
(_unit VHDL (maprom_funct 0 5(comportamental 0 13))
	(_version vd0)
	(_time 1499233864506 2017.07.05 02:51:04)
	(_source (\./../src/maprom_funct.vhd\))
	(_parameters tan)
	(_code 0b0e5b0d585d5f1c08594d510e0e5d0d0d0c0e0d5e)
	(_ent
		(_time 1499229525052)
	)
	(_object
		(_port (_int CLK -1 0 7(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8(_array -1 ((_dto i 5 i 0)))))
		(_port (_int cop 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 9(_array -1 ((_dto i 4 i 0)))))
		(_port (_int Lcop 1 0 9(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 14(_array -1 ((_dto i 4 i 0)))))
		(_type (_int memoria 0 14(_array 2 ((_to i 0 i 63)))))
		(_sig (_int mem 3 0 15(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__17(_arch 0 0 17(_assignment (_trgt(3(0))))))
			(line__18(_arch 1 0 18(_assignment (_trgt(3(8))))))
			(line__19(_arch 2 0 19(_assignment (_trgt(3(32))))))
			(line__20(_arch 3 0 20(_assignment (_trgt(3(33))))))
			(line__21(_arch 4 0 21(_assignment (_trgt(3(34))))))
			(line__22(_arch 5 0 22(_assignment (_trgt(3(36))))))
			(line__23(_arch 6 0 23(_assignment (_trgt(3(37))))))
			(line__24(_arch 7 0 24(_assignment (_trgt(3(42))))))
			(line__25(_arch 8 0 25(_prcs (_trgt(2))(_sens(0)(1)(3))(_dssslsensitivity 1)(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33751810 3)
		(33751555 3)
		(33751554 3)
		(50528770 3)
		(33686274 2)
		(33686274 3)
		(50463490 2)
		(50463490 3)
	)
	(_model . comportamental 9 -1)
)
I 000052 55 4355          1499233864596 Cache_dados
(_unit VHDL (cache_dados 0 29(cache_dados 0 52))
	(_version vd0)
	(_time 1499233864597 2017.07.05 02:51:04)
	(_source (\./../src/cache_dados.vhd\))
	(_parameters tan)
	(_code 686d6f68613f3f7e326a7d316f6e6c6e696e6c6e3e)
	(_ent
		(_time 1499231467169)
	)
	(_object
		(_gen (_int Tacesso -1 0 31 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_port (_int menable -2 0 34(_ent(_in)(_event))))
		(_port (_int OvfI -2 0 35(_ent(_in)(_event))))
		(_port (_int RW -2 0 36(_ent(_in))))
		(_port (_int RW_mem -2 0 37(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 38(_array -2 ((_dto i 15 i 0)))))
		(_port (_int Ender 0 0 38(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 39(_array -2 ((_dto i 31 i 0)))))
		(_port (_int Dados_entrada 1 0 39(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{511~downto~0}~12 0 40(_array -2 ((_dto i 511 i 0)))))
		(_port (_int Dados_mem 2 0 40(_ent(_in))))
		(_port (_int Dados_buffer 2 0 41(_ent(_out))))
		(_port (_int Ender_buffer 0 0 42(_ent(_out))))
		(_port (_int Dados_saida 1 0 43(_ent(_out))))
		(_port (_int Hit -2 0 44(_ent(_out))))
		(_port (_int OvfO -2 0 45(_ent(_out))))
		(_port (_int ReadyMD -2 0 46(_ent(_out))))
		(_port (_int v1 1 0 47(_ent(_out))))
		(_port (_int v2 1 0 47(_ent(_out))))
		(_port (_int v3 1 0 47(_ent(_out))))
		(_port (_int v4 1 0 47(_ent(_out))))
		(_port (_int v5 1 0 47(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 53(_array -2 ((_dto i 31 i 0)))))
		(_type (_int cache 0 53(_array 3 ((_to i 0 i 2047)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 54(_array -2 ((_dto i 2 i 0)))))
		(_type (_int tabela_tag 0 54(_array 5 ((_to i 0 i 127)))))
		(_sig (_int CacheD1 4 0 55(_arch(_uni((_others(_others(i 2))))))))
		(_sig (_int CacheD2 4 0 56(_arch(_uni((_others(_others(i 2))))))))
		(_sig (_int Tag_tab1 6 0 57(_arch(_uni((_others(_others(i 2))))))))
		(_sig (_int Tag_tab2 6 0 58(_arch(_uni((_others(_others(i 2))))))))
		(_type (_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 59(_array -2 ((_dto i 127 i 0)))))
		(_sig (_int Valid_tab1 7 0 59(_arch(_uni((_others(i 2)))))))
		(_sig (_int Valid_tab2 7 0 60(_arch(_uni((_others(i 2)))))))
		(_sig (_int LRU_tab1 7 0 61(_arch(_uni((_others(i 3)))))))
		(_sig (_int LRU_tab2 7 0 62(_arch(_uni((_others(i 2)))))))
		(_sig (_int Dirty1 7 0 63(_arch(_uni((_others(i 2)))))))
		(_sig (_int Dirty2 7 0 64(_arch(_uni((_others(i 2)))))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 65(_array -2 ((_dto i 2 i 0)))))
		(_sig (_int Tag_eq1 8 0 65(_arch(_uni((_others(i 2)))))))
		(_sig (_int Tag_eq2 8 0 66(_arch(_uni((_others(i 2)))))))
		(_sig (_int Hit1 -2 0 67(_arch(_uni((i 2))))))
		(_sig (_int Hit2 -2 0 68(_arch(_uni((i 2))))))
		(_prcs
			(line__73(_arch 0 0 73(_assignment (_trgt(28))(_sens(20)(4(d_12_6)))(_mon))))
			(line__74(_arch 1 0 74(_assignment (_trgt(29))(_sens(21)(4(d_12_6)))(_mon))))
			(line__75(_arch 2 0 75(_assignment (_trgt(30))(_sens(22)(28(2))(28(1))(28(0))(4(d_12_6))(4(15))(4(14))(4(13)))(_mon))))
			(line__76(_arch 3 0 76(_assignment (_trgt(31))(_sens(23)(29(2))(29(1))(29(0))(4(d_12_6))(4(15))(4(14))(4(13)))(_mon))))
			(line__77(_arch 4 0 77(_assignment (_trgt(10))(_sens(30)(31)))))
			(line__78(_arch 5 0 78(_prcs (_simple)(_trgt(18)(19)(20)(21)(22)(23)(24)(25)(26)(27)(7(d_31_0))(7(d_63_32))(7(d_95_64))(7(d_127_96))(7(d_159_128))(7(d_191_160))(7(d_223_192))(7(d_255_224))(7(d_287_256))(7(d_319_288))(7(d_351_320))(7(d_383_352))(7(d_415_384))(7(d_447_416))(7(d_479_448))(7(d_511_480))(8)(9)(11)(12)(13)(14)(15)(16)(17))(_sens(0)(1)(2)(3))(_mon)(_read(18)(19)(20)(21)(22)(23)(24)(25)(26)(27)(30)(31)(4(d_12_2))(4(d_15_13))(4(d_12_6))(5)(6(d_31_0))(6(d_63_32))(6(d_95_64))(6(d_127_96))(6(d_159_128))(6(d_191_160))(6(d_223_192))(6(d_255_224))(6(d_287_256))(6(d_319_288))(6(d_351_320))(6(d_383_352))(6(d_415_384))(6(d_447_416))(6(d_479_448))(6(d_511_480))))))
		)
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (1 STD_LOGIC_VECTOR)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(33686018 514)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
	)
	(_model . Cache_dados 6 -1)
)
I 000051 55 2477          1499233864682 Cache_Inst
(_unit VHDL (cache_inst 0 29(cache_inst 0 45))
	(_version vd0)
	(_time 1499233864683 2017.07.05 02:51:04)
	(_source (\./../src/cache_inst.vhd\))
	(_parameters tan)
	(_code b7b2b0e3b1e0e0a1bce5a2eeb0b1beb1e2b0b4b0b3)
	(_ent
		(_time 1499229523361)
	)
	(_object
		(_gen (_int Tacesso -1 0 31 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_port (_int menable -2 0 34(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 35(_array -2 ((_dto i 15 i 0)))))
		(_port (_int Ender 0 0 35(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{511~downto~0}~12 0 36(_array -2 ((_dto i 511 i 0)))))
		(_port (_int Dados_from_mem 1 0 36(_ent(_in))))
		(_port (_int W -2 0 37(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 38(_array -2 ((_dto i 31 i 0)))))
		(_port (_int Dados_cache 2 0 38(_ent(_out))))
		(_port (_int Hit -2 0 39(_ent(_out))))
		(_port (_int ReadyMI -2 0 40(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 46(_array -2 ((_dto i 31 i 0)))))
		(_type (_int cache 0 46(_array 3 ((_to i 0 i 4095)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 47(_array -2 ((_dto i 1 i 0)))))
		(_type (_int tabela_tag 0 47(_array 5 ((_to i 0 i 255)))))
		(_sig (_int CacheI 4 0 49(_arch(_uni((_others(_others(i 2))))))))
		(_sig (_int Tag_tab 6 0 50(_arch(_uni((_others(_others(i 2))))))))
		(_type (_int ~STD_LOGIC_VECTOR{255~downto~0}~13 0 51(_array -2 ((_dto i 255 i 0)))))
		(_sig (_int Valid_tab 7 0 51(_arch(_uni((_others(i 2)))))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~132 0 52(_array -2 ((_dto i 1 i 0)))))
		(_sig (_int Tag_eq 8 0 52(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__55(_arch 0 0 55(_prcs (_simple)(_trgt(4)(5)(6)(7)(8)(9)(10))(_sens(0)(3))(_mon)(_read(1(d_15_14))(1(d_13_2))(1(15))(1(14))(1(d_13_6))(2(d_31_0))(2(d_63_32))(2(d_95_64))(2(d_127_96))(2(d_159_128))(2(d_191_160))(2(d_223_192))(2(d_255_224))(2(d_287_256))(2(d_319_288))(2(d_351_320))(2(d_383_352))(2(d_415_384))(2(d_447_416))(2(d_479_448))(2(d_511_480))(7)(8)(9)(10(1))(10(0))))))
		)
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (1 STD_LOGIC_VECTOR)))
	)
	(_split (7)(8)(9)
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
	)
	(_model . Cache_Inst 1 -1)
)
I 000055 55 1208          1499233864712 comportamental
(_unit VHDL (alu 0 5(comportamental 0 13))
	(_version vd0)
	(_time 1499233864713 2017.07.05 02:51:04)
	(_source (\./../src/alu.vhd\))
	(_parameters tan)
	(_code d6d3d384838087c0d686958d82d0d7d085d1d3d0d7)
	(_ent
		(_time 1499229524052)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1 ((_dto i 3 i 0)))))
		(_port (_int ALUop 0 0 6(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1 ((_dto i 31 i 0)))))
		(_port (_int a 1 0 7(_ent(_in))))
		(_port (_int b 1 0 8(_ent(_in))))
		(_port (_int zero -1 0 9(_ent(_out))))
		(_port (_int ALUrst 1 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int saida 2 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs (_simple)(_trgt(3)(4)(5))(_sens(0)(1)(2)(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(514)
	)
	(_model . comportamental 1 -1)
)
I 000055 55 724           1499233864740 comportamental
(_unit VHDL (add_32 0 5(comportamental 0 13))
	(_version vd0)
	(_time 1499233864741 2017.07.05 02:51:04)
	(_source (\./../src/add_32.vhd\))
	(_parameters tan)
	(_code f5f0f0a5f4a2a5e0a3a0e6aaa6f3f4f3f1f3f1f0a3)
	(_ent
		(_time 1499229524411)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1 ((_dto i 31 i 0)))))
		(_port (_int E1 0 0 7(_ent(_in))))
		(_port (_int E2 0 0 8(_ent(_in))))
		(_port (_int S 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment (_trgt(2))(_sens(0)(1)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . comportamental 1 -1)
)
I 000051 55 7462          1499233864789 estrutural
(_unit VHDL (carimbo_uc 0 4(estrutural 0 28))
	(_version vd0)
	(_time 1499233864790 2017.07.05 02:51:04)
	(_source (\./../src/carimbo_uc.vhd\))
	(_parameters tan)
	(_code 24212220217272322a22607e772272217223212227)
	(_ent
		(_time 1499229524939)
	)
	(_comp
		(MC
			(_object
				(_port (_int CLK -1 0 32(_ent (_in))))
				(_port (_int Estd 3 0 33(_ent (_in))))
				(_port (_int MicroInst 4 0 34(_ent (_out))))
			)
		)
		(MaPROM_cop
			(_object
				(_port (_int CLK -1 0 48(_ent (_in))))
				(_port (_int cop 7 0 49(_ent (_in))))
				(_port (_int Lcop 8 0 50(_ent (_out))))
			)
		)
		(MaPROM_funct
			(_object
				(_port (_int CLK -1 0 40(_ent (_in))))
				(_port (_int cop 5 0 41(_ent (_in))))
				(_port (_int Lcop 6 0 42(_ent (_out))))
			)
		)
		(Mux_4x1_1b
			(_object
				(_port (_int E0 -1 0 56(_ent (_in))))
				(_port (_int E1 -1 0 57(_ent (_in))))
				(_port (_int E2 -1 0 58(_ent (_in))))
				(_port (_int E3 -1 0 59(_ent (_in))))
				(_port (_int sel 9 0 60(_ent (_in))))
				(_port (_int S -1 0 61(_ent (_out))))
			)
		)
		(Mux_2x1_5b
			(_object
				(_port (_int E0 10 0 66(_ent (_in))))
				(_port (_int E1 10 0 66(_ent (_in))))
				(_port (_int sel -1 0 67(_ent (_in))))
				(_port (_int S 10 0 68(_ent (_out))))
			)
		)
		(RE
			(_object
				(_port (_int CLK -1 0 73(_ent (_in))))
				(_port (_int Reset -1 0 74(_ent (_in))))
				(_port (_int D 11 0 75(_ent (_in))))
				(_port (_int S 11 0 76(_ent (_out))))
			)
		)
	)
	(_inst M_C 0 104(_comp MC)
		(_port
			((CLK)(CLK))
			((Estd)(Estd))
			((MicroInst)(MicroInst))
		)
		(_use (_ent . MC)
		)
	)
	(_inst MaPROMcop 0 105(_comp MaPROM_cop)
		(_port
			((CLK)(CLK))
			((cop)(Cop))
			((Lcop)(Lcop))
		)
		(_use (_ent . MaPROM_cop)
		)
	)
	(_inst MaPROMfunct 0 106(_comp MaPROM_funct)
		(_port
			((CLK)(CLK))
			((cop)(Funct))
			((Lcop)(Lfunct))
		)
		(_use (_ent . MaPROM_funct)
		)
	)
	(_inst MuxIn 0 107(_comp Mux_4x1_1b)
		(_port
			((E0)(Start))
			((E1)(Zero))
			((E2)(HitI))
			((E3)(HitD))
			((sel)(Teste))
			((S)(SelVF))
		)
		(_use (_ent . Mux_4x1_1b)
		)
	)
	(_inst MuxMap 0 108(_comp Mux_2x1_5b)
		(_port
			((E0)(Lfunct))
			((E1)(Lcop))
			((sel)(InstType))
			((S)(LInst))
		)
		(_use (_ent . Mux_2x1_5b)
		)
	)
	(_inst MuxVF 0 109(_comp Mux_2x1_5b)
		(_port
			((E0)(Lf))
			((E1)(Lv))
			((sel)(SelVF))
			((S)(Lvf))
		)
		(_use (_ent . Mux_2x1_5b)
		)
	)
	(_inst MuxE 0 110(_comp Mux_2x1_5b)
		(_port
			((E0)(Lvf))
			((E1)(LInst))
			((sel)(Decode))
			((S)(NextEstd))
		)
		(_use (_ent . Mux_2x1_5b)
		)
	)
	(_inst R_E 0 111(_comp RE)
		(_port
			((CLK)(CLK))
			((Reset)(Reset))
			((D)(NextEstd))
			((S)(Estd))
		)
		(_use (_ent . RE)
		)
	)
	(_object
		(_port (_int CLK -1 0 6(_ent(_in))))
		(_port (_int Reset -1 0 7(_ent(_in))))
		(_port (_int HitD -1 0 8(_ent(_in))))
		(_port (_int HitI -1 0 9(_ent(_in))))
		(_port (_int Zero -1 0 10(_ent(_in))))
		(_port (_int Start -1 0 11(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 12(_array -1 ((_dto i 5 i 0)))))
		(_port (_int Funct 0 0 12(_ent(_in))))
		(_port (_int Cop 0 0 13(_ent(_in))))
		(_port (_int rw -1 0 14(_ent(_out))))
		(_port (_int menableD -1 0 15(_ent(_out))))
		(_port (_int menableI -1 0 16(_ent(_out))))
		(_port (_int ce_ri -1 0 17(_ent(_out))))
		(_port (_int ce_pc -1 0 18(_ent(_out))))
		(_port (_int RegWrite -1 0 19(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 20(_array -1 ((_dto i 1 i 0)))))
		(_port (_int RegDest 1 0 20(_ent(_out))))
		(_port (_int ALUSrc -1 0 21(_ent(_out))))
		(_port (_int MemtoReg 1 0 22(_ent(_out))))
		(_port (_int Branch 1 0 23(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 24(_array -1 ((_dto i 3 i 0)))))
		(_port (_int ALUop 2 0 24(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 33(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{29~downto~0}~13 0 34(_array -1 ((_dto i 29 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 41(_array -1 ((_dto i 5 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 42(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~134 0 49(_array -1 ((_dto i 5 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~136 0 50(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 60(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~138 0 66(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 75(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 80(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int NextEstd 12 0 80(_arch(_uni))))
		(_sig (_int Estd 12 0 80(_arch(_uni))))
		(_sig (_int Lv 12 0 80(_arch(_uni))))
		(_sig (_int Lf 12 0 80(_arch(_uni))))
		(_sig (_int Lcop 12 0 80(_arch(_uni))))
		(_sig (_int Lfunct 12 0 80(_arch(_uni))))
		(_sig (_int LInst 12 0 80(_arch(_uni))))
		(_sig (_int Lvf 12 0 80(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{29~downto~0}~1314 0 81(_array -1 ((_dto i 29 i 0)))))
		(_sig (_int MicroInst 13 0 81(_arch(_uni))))
		(_sig (_int SelVF -1 0 82(_arch(_uni))))
		(_sig (_int Decode -1 0 82(_arch(_uni))))
		(_sig (_int InstType -1 0 82(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~1316 0 83(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int Teste 14 0 83(_arch(_uni))))
		(_prcs
			(line__86(_arch 0 0 86(_assignment (_trgt(30))(_sens(7(5))(7(4))(7(3))(7(2))(7(1))(7(0))))))
			(line__87(_arch 1 0 87(_assignment (_alias((menableI)(MicroInst(0))))(_simpleassign BUF)(_trgt(10))(_sens(27(0))))))
			(line__88(_arch 2 0 88(_assignment (_alias((menableD)(MicroInst(1))))(_simpleassign BUF)(_trgt(9))(_sens(27(1))))))
			(line__89(_arch 3 0 89(_assignment (_alias((rw)(MicroInst(2))))(_simpleassign BUF)(_trgt(8))(_sens(27(2))))))
			(line__90(_arch 4 0 90(_assignment (_alias((ce_ri)(MicroInst(3))))(_simpleassign BUF)(_trgt(11))(_sens(27(3))))))
			(line__91(_arch 5 0 91(_assignment (_alias((ce_pc)(MicroInst(4))))(_simpleassign BUF)(_trgt(12))(_sens(27(4))))))
			(line__92(_arch 6 0 92(_assignment (_alias((RegWrite)(MicroInst(5))))(_simpleassign BUF)(_trgt(13))(_sens(27(5))))))
			(line__93(_arch 7 0 93(_assignment (_alias((RegDest)(MicroInst(d_7_6))))(_trgt(14))(_sens(27(d_7_6))))))
			(line__94(_arch 8 0 94(_assignment (_alias((ALUSrc)(MicroInst(8))))(_simpleassign BUF)(_trgt(15))(_sens(27(8))))))
			(line__95(_arch 9 0 95(_assignment (_alias((MemtoReg)(MicroInst(d_10_9))))(_trgt(16))(_sens(27(d_10_9))))))
			(line__96(_arch 10 0 96(_assignment (_alias((Branch)(MicroInst(d_12_11))))(_trgt(17))(_sens(27(d_12_11))))))
			(line__97(_arch 11 0 97(_assignment (_alias((ALUop)(MicroInst(d_16_13))))(_trgt(18))(_sens(27(d_16_13))))))
			(line__99(_arch 12 0 99(_assignment (_alias((Lf)(MicroInst(d_21_17))))(_trgt(22))(_sens(27(d_21_17))))))
			(line__100(_arch 13 0 100(_assignment (_alias((Lv)(MicroInst(d_26_22))))(_trgt(21))(_sens(27(d_26_22))))))
			(line__101(_arch 14 0 101(_assignment (_alias((Teste)(MicroInst(d_28_27))))(_trgt(31))(_sens(27(d_28_27))))))
			(line__102(_arch 15 0 102(_assignment (_alias((Decode)(MicroInst(29))))(_simpleassign BUF)(_trgt(29))(_sens(27(29))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . estrutural 16 -1)
)
I 000051 55 9262          1499233864839 estrutural
(_unit VHDL (fd_estrut 0 4(estrutural 0 35))
	(_version vd0)
	(_time 1499233864840 2017.07.05 02:51:04)
	(_source (\./../src/fd_estrut.vhd\))
	(_parameters tan)
	(_code 53565050540751455e534008065451545654575555)
	(_ent
		(_time 1499233020252)
	)
	(_comp
		(ALU
			(_object
				(_port (_int ALUop 6 0 38(_ent (_in))))
				(_port (_int a 7 0 39(_ent (_in))))
				(_port (_int b 7 0 40(_ent (_in))))
				(_port (_int zero -1 0 41(_ent (_out))))
				(_port (_int ALUrst 7 0 42(_ent (_out))))
			)
		)
		(Add_32
			(_object
				(_port (_int E1 8 0 47(_ent (_in))))
				(_port (_int E2 8 0 48(_ent (_in))))
				(_port (_int S 8 0 49(_ent (_out))))
			)
		)
		(Mux_4x1_32b
			(_object
				(_port (_int E1 12 0 71(_ent (_in))))
				(_port (_int E2 12 0 71(_ent (_in))))
				(_port (_int E3 12 0 71(_ent (_in))))
				(_port (_int E4 12 0 71(_ent (_in))))
				(_port (_int sel 13 0 72(_ent (_in))))
				(_port (_int S 12 0 73(_ent (_out))))
			)
		)
		(Mux_2x1_32b
			(_object
				(_port (_int E1 11 0 65(_ent (_in))))
				(_port (_int E2 11 0 65(_ent (_in))))
				(_port (_int sel -1 0 66(_ent (_in))))
				(_port (_int S 11 0 67(_ent (_out))))
			)
		)
		(Mux_4x1_5b
			(_object
				(_port (_int E0 9 0 55(_ent (_in))))
				(_port (_int E1 9 0 56(_ent (_in))))
				(_port (_int E2 9 0 57(_ent (_in))))
				(_port (_int E3 9 0 58(_ent (_in))))
				(_port (_int sel 10 0 59(_ent (_in))))
				(_port (_int S 9 0 60(_ent (_out))))
			)
		)
		(Reg_32
			(_object
				(_port (_int CLK -1 0 78(_ent (_in))))
				(_port (_int ce -1 0 78(_ent (_in))))
				(_port (_int reset -1 0 78(_ent (_in))))
				(_port (_int E 14 0 79(_ent (_in))))
				(_port (_int S 14 0 80(_ent (_out))))
			)
		)
		(Sign_Extend
			(_object
				(_port (_int Entrada 16 0 91(_ent (_in))))
				(_port (_int Saida 17 0 92(_ent (_out))))
			)
		)
		(Shift_Left_2
			(_object
				(_port (_int E 15 0 85(_ent (_in))))
				(_port (_int S 15 0 86(_ent (_out))))
			)
		)
		(RegFile
			(_object
				(_port (_int Reset -1 0 98(_ent (_in))))
				(_port (_int Clk -1 0 99(_ent (_in))))
				(_port (_int RegWrite -1 0 100(_ent (_in))))
				(_port (_int ReadReg1 18 0 101(_ent (_in))))
				(_port (_int ReadReg2 18 0 102(_ent (_in))))
				(_port (_int WriteReg 18 0 103(_ent (_in))))
				(_port (_int WriteData 19 0 104(_ent (_in))))
				(_port (_int ReadData1 19 0 105(_ent (_out))))
				(_port (_int ReadData2 19 0 106(_ent (_out))))
			)
		)
	)
	(_inst ALU1 0 118(_comp ALU)
		(_port
			((ALUop)(ALUop))
			((a)(Reg_1))
			((b)(B))
			((zero)(Zero))
			((ALUrst)(ALU_Rst))
		)
		(_use (_ent . ALU)
		)
	)
	(_inst Add1 0 119(_comp Add_32)
		(_port
			((E1)(Inst_Addr))
			((E2)(_string \"00000000000000000000000000000100"\))
			((S)(PC_Incr))
		)
		(_use (_ent . Add_32)
			(_port
				((E1)(E1))
				((E2)(E2))
				((S)(S))
			)
		)
	)
	(_inst Add2 0 120(_comp Add_32)
		(_port
			((E1)(PC_Incr))
			((E2)(Displacement))
			((S)(PC_Branch))
		)
		(_use (_ent . Add_32)
		)
	)
	(_inst Mux1 0 121(_comp Mux_4x1_32b)
		(_port
			((E1)(PC_Incr))
			((E2)(PC_JMP))
			((E3)(PC_Branch))
			((E4)(Reg_1))
			((sel)(Branch))
			((S)(Nxt_Addr))
		)
		(_use (_ent . Mux_4x1_32b)
		)
	)
	(_inst Mux2 0 122(_comp Mux_2x1_32b)
		(_port
			((E1)(Reg_2))
			((E2)(Imed))
			((sel)(ALUSrc))
			((S)(B))
		)
		(_use (_ent . Mux_2x1_32b)
		)
	)
	(_inst Mux3 0 123(_comp Mux_4x1_32b)
		(_port
			((E1)(ALU_Rst))
			((E2)(MD_Dado))
			((E3)(PC_Incr))
			((E4)(_string \"00000000000000000000000000000000"\))
			((sel)(MemtoReg))
			((S)(Write_Data))
		)
		(_use (_ent . Mux_4x1_32b)
			(_port
				((E1)(E1))
				((E2)(E2))
				((E3)(E3))
				((E4)(E4))
				((sel)(sel))
				((S)(S))
			)
		)
	)
	(_inst Mux4 0 124(_comp Mux_4x1_5b)
		(_port
			((E0)(Inst(d_20_16)))
			((E1)(Inst(d_15_11)))
			((E2)(_string \"00111"\))
			((E3)(_string \"10000"\))
			((sel)(RegDest))
			((S)(Write_Reg))
		)
		(_use (_ent . Mux_4x1_5b)
			(_port
				((E0)(E0))
				((E1)(E1))
				((E2)(E2))
				((E3)(E3))
				((sel)(sel))
				((S)(S))
			)
		)
	)
	(_inst PC 0 125(_comp Reg_32)
		(_port
			((CLK)(clk))
			((ce)(ce_pc))
			((reset)(Reset))
			((E)(Nxt_Addr))
			((S)(Inst_Addr))
		)
		(_use (_ent . Reg_32)
		)
	)
	(_inst RI 0 126(_comp Reg_32)
		(_port
			((CLK)(clk))
			((ce)(ce_ri))
			((reset)(Reset))
			((E)(MI_Dado))
			((S)(Inst))
		)
		(_use (_ent . Reg_32)
		)
	)
	(_inst Sign_Ext 0 127(_comp Sign_Extend)
		(_port
			((Entrada)(Inst(d_15_0)))
			((Saida)(Imed))
		)
		(_use (_ent . Sign_Extend)
		)
	)
	(_inst SL2 0 128(_comp Shift_Left_2)
		(_port
			((E)(Imed))
			((S)(Displacement))
		)
		(_use (_ent . Shift_Left_2)
		)
	)
	(_inst SL2_2 0 129(_comp Shift_Left_2)
		(_port
			((E)(JMP_Addr))
			((S)(PC_JMP))
		)
		(_use (_ent . Shift_Left_2)
		)
	)
	(_inst Reg_File 0 130(_comp RegFile)
		(_port
			((Reset)(Reset))
			((Clk)(clk))
			((RegWrite)(RegWrite))
			((ReadReg1)(Inst(d_25_21)))
			((ReadReg2)(Inst(d_20_16)))
			((WriteReg)(Write_Reg))
			((WriteData)(Write_Data))
			((ReadData1)(Reg_1))
			((ReadData2)(Reg_2))
		)
		(_use (_ent . RegFile)
		)
	)
	(_object
		(_port (_int Reset -1 0 6(_ent(_in))))
		(_port (_int clk -1 0 7(_ent(_in))))
		(_port (_int ce_ri -1 0 8(_ent(_in))))
		(_port (_int ce_pc -1 0 9(_ent(_in))))
		(_port (_int RegWrite -1 0 10(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 11(_array -1 ((_dto i 1 i 0)))))
		(_port (_int RegDest 0 0 11(_ent(_in))))
		(_port (_int ALUSrc -1 0 12(_ent(_in))))
		(_port (_int MemtoReg 0 0 13(_ent(_in))))
		(_port (_int Branch 0 0 14(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15(_array -1 ((_dto i 3 i 0)))))
		(_port (_int ALUop 1 0 15(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 16(_array -1 ((_dto i 31 i 0)))))
		(_port (_int MI_Dado 2 0 16(_ent(_in))))
		(_port (_int MD_Dado 2 0 17(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 19(_array -1 ((_dto i 4 i 0)))))
		(_port (_int Write_Reg 3 0 19(_ent(_buffer))))
		(_port (_int Reg_1 2 0 20(_ent(_buffer))))
		(_port (_int Reg_2 2 0 20(_ent(_buffer))))
		(_port (_int Write_Data 2 0 20(_ent(_buffer))))
		(_port (_int B 2 0 21(_ent(_buffer))))
		(_port (_int ALU_Rst 2 0 21(_ent(_buffer))))
		(_port (_int Inst_Addr 2 0 22(_ent(_buffer))))
		(_port (_int Nxt_Addr 2 0 22(_ent(_buffer))))
		(_port (_int PC_Incr 2 0 22(_ent(_buffer))))
		(_port (_int PC_Branch 2 0 22(_ent(_buffer))))
		(_port (_int PC_JMP 2 0 22(_ent(_buffer))))
		(_port (_int Imed 2 0 23(_ent(_buffer))))
		(_port (_int Displacement 2 0 23(_ent(_buffer))))
		(_port (_int Inst 2 0 24(_ent(_buffer))))
		(_port (_int JMP_Addr 2 0 24(_ent(_buffer))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 26(_array -1 ((_dto i 15 i 0)))))
		(_port (_int MI_ADDR 4 0 26(_ent(_out))))
		(_port (_int MD_ADDR 4 0 27(_ent(_out))))
		(_port (_int MD_WD 2 0 28(_ent(_out))))
		(_port (_int Zero -1 0 29(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 30(_array -1 ((_dto i 5 i 0)))))
		(_port (_int Cop 5 0 30(_ent(_out))))
		(_port (_int Funct 5 0 31(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 38(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 39(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 47(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 55(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 59(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 65(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 71(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~138 0 72(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 79(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 85(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 91(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 92(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1316 0 101(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~1318 0 104(_array -1 ((_dto i 31 i 0)))))
		(_prcs
			(line__114(_arch 0 0 114(_assignment (_alias((Cop)(Inst(d_31_26))))(_trgt(31))(_sens(25(d_31_26))))))
			(line__115(_arch 1 0 115(_assignment (_alias((Funct)(Inst(d_5_0))))(_trgt(32))(_sens(25(d_5_0))))))
			(line__116(_arch 2 0 116(_assignment (_trgt(26))(_sens(18(d_31_28))(25(d_25_0))))))
			(line__132(_arch 3 0 132(_assignment (_alias((MI_ADDR)(Inst_Addr(d_15_0))))(_trgt(27))(_sens(18(d_15_0))))))
			(line__133(_arch 4 0 133(_assignment (_alias((MD_ADDR)(ALU_Rst(d_15_0))))(_trgt(28))(_sens(17(d_15_0))))))
			(line__134(_arch 5 0 134(_assignment (_alias((MD_WD)(Reg_2)))(_trgt(29))(_sens(14)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
	)
	(_model . estrutural 6 -1)
)
I 000050 55 9966          1499233864878 Debugural
(_unit VHDL (fd_debug 0 4(debugural 0 33))
	(_version vd0)
	(_time 1499233864879 2017.07.05 02:51:04)
	(_source (\./../src/fd_debug.vhd\))
	(_parameters tan)
	(_code 8287818c84d680948f8497d8d18587848584848486)
	(_ent
		(_time 1499229524001)
	)
	(_comp
		(Mdado
			(_object
				(_port (_int CLK -1 0 36(_ent (_in))))
				(_port (_int Menable -1 0 36(_ent (_in))))
				(_port (_int rw -1 0 36(_ent (_in))))
				(_port (_int Addr 5 0 37(_ent (_in))))
				(_port (_int WriteData 6 0 38(_ent (_in))))
				(_port (_int ReadData 6 0 39(_ent (_out))))
			)
		)
		(Minst
			(_object
				(_port (_int ReadAddr 10 0 60(_ent (_in))))
				(_port (_int Inst 11 0 61(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port (_int ALUop 7 0 43(_ent (_in))))
				(_port (_int a 8 0 44(_ent (_in))))
				(_port (_int b 8 0 45(_ent (_in))))
				(_port (_int zero -1 0 46(_ent (_out))))
				(_port (_int ALUrst 8 0 47(_ent (_out))))
			)
		)
		(Add_32
			(_object
				(_port (_int E1 9 0 52(_ent (_in))))
				(_port (_int E2 9 0 53(_ent (_in))))
				(_port (_int S 9 0 54(_ent (_out))))
			)
		)
		(Mux_4x1_32b
			(_object
				(_port (_int E1 15 0 83(_ent (_in))))
				(_port (_int E2 15 0 83(_ent (_in))))
				(_port (_int E3 15 0 83(_ent (_in))))
				(_port (_int E4 15 0 83(_ent (_in))))
				(_port (_int sel 16 0 84(_ent (_in))))
				(_port (_int S 15 0 85(_ent (_out))))
			)
		)
		(Mux_2x1_32b
			(_object
				(_port (_int E1 14 0 77(_ent (_in))))
				(_port (_int E2 14 0 77(_ent (_in))))
				(_port (_int sel -1 0 78(_ent (_in))))
				(_port (_int S 14 0 79(_ent (_out))))
			)
		)
		(Mux_4x1_5b
			(_object
				(_port (_int E0 12 0 67(_ent (_in))))
				(_port (_int E1 12 0 68(_ent (_in))))
				(_port (_int E2 12 0 69(_ent (_in))))
				(_port (_int E3 12 0 70(_ent (_in))))
				(_port (_int sel 13 0 71(_ent (_in))))
				(_port (_int S 12 0 72(_ent (_out))))
			)
		)
		(Reg_32
			(_object
				(_port (_int CLK -1 0 90(_ent (_in))))
				(_port (_int ce -1 0 90(_ent (_in))))
				(_port (_int reset -1 0 90(_ent (_in))))
				(_port (_int E 17 0 91(_ent (_in))))
				(_port (_int S 17 0 92(_ent (_out))))
			)
		)
		(Sign_Extend
			(_object
				(_port (_int Entrada 19 0 103(_ent (_in))))
				(_port (_int Saida 20 0 104(_ent (_out))))
			)
		)
		(Shift_Left_2
			(_object
				(_port (_int E 18 0 97(_ent (_in))))
				(_port (_int S 18 0 98(_ent (_out))))
			)
		)
		(RegFile
			(_object
				(_port (_int Reset -1 0 110(_ent (_in))))
				(_port (_int Clk -1 0 111(_ent (_in))))
				(_port (_int RegWrite -1 0 112(_ent (_in))))
				(_port (_int ReadReg1 21 0 113(_ent (_in))))
				(_port (_int ReadReg2 21 0 114(_ent (_in))))
				(_port (_int WriteReg 21 0 115(_ent (_in))))
				(_port (_int WriteData 22 0 116(_ent (_in))))
				(_port (_int ReadData1 22 0 117(_ent (_out))))
				(_port (_int ReadData2 22 0 118(_ent (_out))))
			)
		)
	)
	(_inst MD 0 130(_comp Mdado)
		(_port
			((CLK)(clk))
			((Menable)(Menable))
			((rw)(rw))
			((Addr)(ALU_Rst(d_11_0)))
			((WriteData)(Reg_2))
			((ReadData)(MD_Out))
		)
		(_use (_ent . Mdado)
		)
	)
	(_inst MI 0 131(_comp Minst)
		(_port
			((ReadAddr)(Inst_Addr(d_13_2)))
			((Inst)(MI_Out))
		)
		(_use (_ent . Minst)
		)
	)
	(_inst ALU1 0 132(_comp ALU)
		(_port
			((ALUop)(ALUop))
			((a)(Reg_1))
			((b)(B))
			((zero)(Zero))
			((ALUrst)(ALU_Rst))
		)
		(_use (_ent . ALU)
		)
	)
	(_inst Add1 0 133(_comp Add_32)
		(_port
			((E1)(Inst_Addr))
			((E2)(_string \"00000000000000000000000000000100"\))
			((S)(PC_Incr))
		)
		(_use (_ent . Add_32)
			(_port
				((E1)(E1))
				((E2)(E2))
				((S)(S))
			)
		)
	)
	(_inst Add2 0 134(_comp Add_32)
		(_port
			((E1)(PC_Incr))
			((E2)(Displacement))
			((S)(PC_Branch))
		)
		(_use (_ent . Add_32)
		)
	)
	(_inst Mux1 0 135(_comp Mux_4x1_32b)
		(_port
			((E1)(PC_Incr))
			((E2)(PC_JMP))
			((E3)(PC_Branch))
			((E4)(Reg_1))
			((sel)(Branch))
			((S)(Nxt_Addr))
		)
		(_use (_ent . Mux_4x1_32b)
		)
	)
	(_inst Mux2 0 136(_comp Mux_2x1_32b)
		(_port
			((E1)(Reg_2))
			((E2)(Imed))
			((sel)(ALUSrc))
			((S)(B))
		)
		(_use (_ent . Mux_2x1_32b)
		)
	)
	(_inst Mux3 0 137(_comp Mux_4x1_32b)
		(_port
			((E1)(ALU_Rst))
			((E2)(MD_Out))
			((E3)(PC_Incr))
			((E4)(_string \"00000000000000000000000000000000"\))
			((sel)(MemtoReg))
			((S)(Write_Data))
		)
		(_use (_ent . Mux_4x1_32b)
			(_port
				((E1)(E1))
				((E2)(E2))
				((E3)(E3))
				((E4)(E4))
				((sel)(sel))
				((S)(S))
			)
		)
	)
	(_inst Mux4 0 138(_comp Mux_4x1_5b)
		(_port
			((E0)(Inst(d_20_16)))
			((E1)(Inst(d_15_11)))
			((E2)(_string \"00111"\))
			((E3)(_string \"10000"\))
			((sel)(RegDest))
			((S)(Write_Reg))
		)
		(_use (_ent . Mux_4x1_5b)
			(_port
				((E0)(E0))
				((E1)(E1))
				((E2)(E2))
				((E3)(E3))
				((sel)(sel))
				((S)(S))
			)
		)
	)
	(_inst PC 0 139(_comp Reg_32)
		(_port
			((CLK)(clk))
			((ce)(ce_pc))
			((reset)(Reset))
			((E)(Nxt_Addr))
			((S)(Inst_Addr))
		)
		(_use (_ent . Reg_32)
		)
	)
	(_inst RI 0 140(_comp Reg_32)
		(_port
			((CLK)(clk))
			((ce)(ce_ri))
			((reset)(Reset))
			((E)(MI_Out))
			((S)(Inst))
		)
		(_use (_ent . Reg_32)
		)
	)
	(_inst Sign_Ext 0 141(_comp Sign_Extend)
		(_port
			((Entrada)(Inst(d_15_0)))
			((Saida)(Imed))
		)
		(_use (_ent . Sign_Extend)
		)
	)
	(_inst SL2 0 142(_comp Shift_Left_2)
		(_port
			((E)(Imed))
			((S)(Displacement))
		)
		(_use (_ent . Shift_Left_2)
		)
	)
	(_inst SL2_2 0 143(_comp Shift_Left_2)
		(_port
			((E)(JMP_Addr))
			((S)(PC_JMP))
		)
		(_use (_ent . Shift_Left_2)
		)
	)
	(_inst Reg_File 0 144(_comp RegFile)
		(_port
			((Reset)(Reset))
			((Clk)(clk))
			((RegWrite)(RegWrite))
			((ReadReg1)(Inst(d_25_21)))
			((ReadReg2)(Inst(d_20_16)))
			((WriteReg)(Write_Reg))
			((WriteData)(Write_Data))
			((ReadData1)(Reg_1))
			((ReadData2)(Reg_2))
		)
		(_use (_ent . RegFile)
		)
	)
	(_object
		(_port (_int Reset -1 0 6(_ent(_in))))
		(_port (_int clk -1 0 7(_ent(_in))))
		(_port (_int menable -1 0 8(_ent(_in))))
		(_port (_int rw -1 0 9(_ent(_in))))
		(_port (_int ce_ri -1 0 10(_ent(_in))))
		(_port (_int ce_pc -1 0 11(_ent(_in))))
		(_port (_int RegWrite -1 0 12(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -1 ((_dto i 1 i 0)))))
		(_port (_int RegDest 0 0 13(_ent(_in))))
		(_port (_int ALUSrc -1 0 14(_ent(_in))))
		(_port (_int MemtoReg 0 0 15(_ent(_in))))
		(_port (_int Branch 0 0 16(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 17(_array -1 ((_dto i 3 i 0)))))
		(_port (_int ALUop 1 0 17(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 19(_array -1 ((_dto i 4 i 0)))))
		(_port (_int Write_Reg 2 0 19(_ent(_buffer))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 20(_array -1 ((_dto i 31 i 0)))))
		(_port (_int Reg_1 3 0 20(_ent(_buffer))))
		(_port (_int Reg_2 3 0 20(_ent(_buffer))))
		(_port (_int Write_Data 3 0 20(_ent(_buffer))))
		(_port (_int B 3 0 21(_ent(_buffer))))
		(_port (_int ALU_Rst 3 0 21(_ent(_buffer))))
		(_port (_int Inst_Addr 3 0 22(_ent(_buffer))))
		(_port (_int Nxt_Addr 3 0 22(_ent(_buffer))))
		(_port (_int PC_Incr 3 0 22(_ent(_buffer))))
		(_port (_int PC_Branch 3 0 22(_ent(_buffer))))
		(_port (_int PC_JMP 3 0 22(_ent(_buffer))))
		(_port (_int Imed 3 0 23(_ent(_buffer))))
		(_port (_int Displacement 3 0 23(_ent(_buffer))))
		(_port (_int MI_Out 3 0 24(_ent(_buffer))))
		(_port (_int Inst 3 0 24(_ent(_buffer))))
		(_port (_int JMP_Addr 3 0 24(_ent(_buffer))))
		(_port (_int MD_Out 3 0 25(_ent(_buffer))))
		(_port (_int Zero -1 0 27(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 28(_array -1 ((_dto i 5 i 0)))))
		(_port (_int Cop 4 0 28(_ent(_out))))
		(_port (_int Funct 4 0 29(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 37(_array -1 ((_dto i 11 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 38(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 43(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 44(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 52(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~136 0 60(_array -1 ((_dto i 11 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 61(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 67(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 71(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 77(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 83(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 84(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~1316 0 91(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~1318 0 97(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 103(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 104(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1322 0 113(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~1324 0 116(_array -1 ((_dto i 31 i 0)))))
		(_prcs
			(line__124(_arch 0 0 124(_assignment (_alias((Cop)(Inst(d_31_26))))(_trgt(30))(_sens(26(d_31_26))))))
			(line__125(_arch 1 0 125(_assignment (_alias((Funct)(Inst(d_5_0))))(_trgt(31))(_sens(26(d_5_0))))))
			(line__126(_arch 2 0 126(_assignment (_trgt(27))(_sens(18(d_31_28))(26(d_25_0))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
	)
	(_model . Debugural 3 -1)
)
I 000062 55 7946          1499233864919 UCP_CarimboEstrutural
(_unit VHDL (ucp_carimbo 0 4(ucp_carimboestrutural 0 44))
	(_version vd0)
	(_time 1499233864920 2017.07.05 02:51:04)
	(_source (\./../src/ucp_carimbo.vhd\))
	(_parameters tan)
	(_code a1a5a1f6a3f7f5b4f0a7b2fbf1a6a3a7a8a7f5a7a3)
	(_ent
		(_time 1499233035011)
	)
	(_comp
		(Carimbo_UC
			(_object
				(_port (_int CLK -1 0 47(_ent (_in))))
				(_port (_int Reset -1 0 48(_ent (_in))))
				(_port (_int HitD -1 0 49(_ent (_in))))
				(_port (_int HitI -1 0 50(_ent (_in))))
				(_port (_int Zero -1 0 51(_ent (_in))))
				(_port (_int Start -1 0 52(_ent (_in))))
				(_port (_int Funct 6 0 53(_ent (_in))))
				(_port (_int Cop 6 0 54(_ent (_in))))
				(_port (_int rw -1 0 55(_ent (_out))))
				(_port (_int menableD -1 0 56(_ent (_out))))
				(_port (_int menableI -1 0 57(_ent (_out))))
				(_port (_int ce_ri -1 0 58(_ent (_out))))
				(_port (_int ce_pc -1 0 59(_ent (_out))))
				(_port (_int RegWrite -1 0 60(_ent (_out))))
				(_port (_int RegDest 7 0 61(_ent (_out))))
				(_port (_int ALUSrc -1 0 62(_ent (_out))))
				(_port (_int MemtoReg 7 0 63(_ent (_out))))
				(_port (_int Branch 7 0 64(_ent (_out))))
				(_port (_int ALUop 8 0 65(_ent (_out))))
			)
		)
		(FD_Estrut
			(_object
				(_port (_int Reset -1 0 71(_ent (_in))))
				(_port (_int clk -1 0 72(_ent (_in))))
				(_port (_int ce_ri -1 0 73(_ent (_in))))
				(_port (_int ce_pc -1 0 74(_ent (_in))))
				(_port (_int RegWrite -1 0 75(_ent (_in))))
				(_port (_int RegDest 9 0 76(_ent (_in))))
				(_port (_int ALUSrc -1 0 77(_ent (_in))))
				(_port (_int MemtoReg 9 0 78(_ent (_in))))
				(_port (_int Branch 9 0 79(_ent (_in))))
				(_port (_int ALUop 10 0 80(_ent (_in))))
				(_port (_int MI_Dado 11 0 81(_ent (_in))))
				(_port (_int MD_Dado 11 0 82(_ent (_in))))
				(_port (_int Write_Reg 12 0 84(_ent (_buffer))))
				(_port (_int Reg_1 11 0 85(_ent (_buffer))))
				(_port (_int Reg_2 11 0 85(_ent (_buffer))))
				(_port (_int Write_Data 11 0 85(_ent (_buffer))))
				(_port (_int B 11 0 86(_ent (_buffer))))
				(_port (_int ALU_Rst 11 0 86(_ent (_buffer))))
				(_port (_int Inst_Addr 11 0 87(_ent (_buffer))))
				(_port (_int Nxt_Addr 11 0 87(_ent (_buffer))))
				(_port (_int PC_Incr 11 0 87(_ent (_buffer))))
				(_port (_int PC_Branch 11 0 87(_ent (_buffer))))
				(_port (_int PC_JMP 11 0 87(_ent (_buffer))))
				(_port (_int Imed 11 0 88(_ent (_buffer))))
				(_port (_int Displacement 11 0 88(_ent (_buffer))))
				(_port (_int Inst 11 0 89(_ent (_buffer))))
				(_port (_int JMP_Addr 11 0 89(_ent (_buffer))))
				(_port (_int MI_ADDR 13 0 91(_ent (_out))))
				(_port (_int MD_ADDR 13 0 92(_ent (_out))))
				(_port (_int MD_WD 11 0 93(_ent (_out))))
				(_port (_int Zero -1 0 94(_ent (_out))))
				(_port (_int Cop 14 0 95(_ent (_out))))
				(_port (_int Funct 14 0 96(_ent (_out))))
			)
		)
	)
	(_inst UC 0 106(_comp Carimbo_UC)
		(_port
			((CLK)(clk))
			((Reset)(reset))
			((HitD)(HitD))
			((HitI)(HitI))
			((Zero)(Zero))
			((Start)(start))
			((Funct)(COPExt))
			((Cop)(COP))
			((rw)(RWM))
			((menableD)(MEND))
			((menableI)(MENI))
			((ce_ri)(ce_ri))
			((ce_pc)(ce_pc))
			((RegWrite)(RegWrite))
			((RegDest)(RegDest))
			((ALUSrc)(ALUSrc))
			((MemtoReg)(MemtoReg))
			((Branch)(Branch))
			((ALUop)(ALUop))
		)
		(_use (_ent . Carimbo_UC)
		)
	)
	(_inst FD 0 107(_comp FD_Estrut)
		(_port
			((Reset)(reset))
			((clk)(clk))
			((ce_ri)(ce_ri))
			((ce_pc)(ce_pc))
			((RegWrite)(RegWrite))
			((RegDest)(RegDest))
			((ALUSrc)(ALUSrc))
			((MemtoReg)(MemtoReg))
			((Branch)(Branch))
			((ALUop)(ALUop))
			((MI_Dado)(MI_Dado))
			((MD_Dado)(MD_Dado))
			((Write_Reg)(Write_Reg))
			((Reg_1)(Reg_1))
			((Reg_2)(Reg_2))
			((Write_Data)(Write_Data))
			((B)(B))
			((ALU_Rst)(ALU_Rst))
			((Inst_Addr)(Inst_Addr))
			((Nxt_Addr)(Nxt_Addr))
			((PC_Incr)(PC_Incr))
			((PC_Branch)(PC_Branch))
			((PC_JMP)(PC_JMP))
			((Imed)(Imed))
			((Displacement)(Displacement))
			((Inst)(Inst))
			((JMP_Addr)(JMP_Addr))
			((MI_ADDR)(MI_ADDR))
			((MD_ADDR)(MD_ADDR))
			((MD_WD)(MD_WD))
			((Zero)(Zero))
			((Cop)(COP))
			((Funct)(COPExt))
		)
		(_use (_ent . FD_Estrut)
		)
	)
	(_object
		(_port (_int reset -1 0 6(_ent(_in))))
		(_port (_int clk -1 0 7(_ent(_in))))
		(_port (_int HitD -1 0 8(_ent(_in))))
		(_port (_int HitI -1 0 9(_ent(_in))))
		(_port (_int start -1 0 10(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 12(_array -1 ((_dto i 31 i 0)))))
		(_port (_int MI_Dado 0 0 12(_ent(_in))))
		(_port (_int MD_Dado 0 0 13(_ent(_in))))
		(_port (_int zero -1 0 15(_ent(_buffer))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 16(_array -1 ((_dto i 5 i 0)))))
		(_port (_int COP 1 0 16(_ent(_buffer))))
		(_port (_int COPExt 1 0 17(_ent(_buffer))))
		(_port (_int ce_ri -1 0 19(_ent(_buffer))))
		(_port (_int ce_pc -1 0 20(_ent(_buffer))))
		(_port (_int RegWrite -1 0 21(_ent(_buffer))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 22(_array -1 ((_dto i 1 i 0)))))
		(_port (_int RegDest 2 0 22(_ent(_buffer))))
		(_port (_int ALUSrc -1 0 23(_ent(_buffer))))
		(_port (_int MemtoReg 2 0 24(_ent(_buffer))))
		(_port (_int Branch 2 0 25(_ent(_buffer))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 26(_array -1 ((_dto i 3 i 0)))))
		(_port (_int ALUop 3 0 26(_ent(_buffer))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 28(_array -1 ((_dto i 4 i 0)))))
		(_port (_int Write_Reg 4 0 28(_ent(_buffer))))
		(_port (_int Reg_1 0 0 29(_ent(_buffer))))
		(_port (_int Reg_2 0 0 29(_ent(_buffer))))
		(_port (_int Write_Data 0 0 29(_ent(_buffer))))
		(_port (_int B 0 0 30(_ent(_buffer))))
		(_port (_int ALU_Rst 0 0 30(_ent(_buffer))))
		(_port (_int Inst_Addr 0 0 31(_ent(_buffer))))
		(_port (_int Nxt_Addr 0 0 31(_ent(_buffer))))
		(_port (_int PC_Incr 0 0 31(_ent(_buffer))))
		(_port (_int PC_Branch 0 0 31(_ent(_buffer))))
		(_port (_int PC_JMP 0 0 31(_ent(_buffer))))
		(_port (_int Imed 0 0 32(_ent(_buffer))))
		(_port (_int Displacement 0 0 32(_ent(_buffer))))
		(_port (_int Inst 0 0 33(_ent(_buffer))))
		(_port (_int JMP_Addr 0 0 33(_ent(_buffer))))
		(_port (_int menableD -1 0 35(_ent(_out))))
		(_port (_int menableI -1 0 36(_ent(_out))))
		(_port (_int rw -1 0 37(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 38(_array -1 ((_dto i 15 i 0)))))
		(_port (_int MI_ADDR 5 0 38(_ent(_out))))
		(_port (_int MD_ADDR 5 0 39(_ent(_out))))
		(_port (_int MD_WD 0 0 40(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 53(_array -1 ((_dto i 5 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 61(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 65(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~132 0 76(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 80(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 81(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 84(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 91(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~136 0 95(_array -1 ((_dto i 5 i 0)))))
		(_sig (_int MEND -1 0 101(_arch(_uni))))
		(_sig (_int MENI -1 0 102(_arch(_uni))))
		(_sig (_int RWM -1 0 103(_arch(_uni))))
		(_prcs
			(line__109(_arch 0 0 109(_assignment (_alias((menableD)(MEND)))(_simpleassign BUF)(_trgt(33))(_sens(39)))))
			(line__110(_arch 1 0 110(_assignment (_alias((menableI)(MENI)))(_simpleassign BUF)(_trgt(34))(_sens(40)))))
			(line__111(_arch 2 0 111(_assignment (_alias((rw)(RWM)))(_simpleassign BUF)(_trgt(35))(_sens(41)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . UCP_CarimboEstrutural 3 -1)
)
I 000057 55 3630          1499233864952 UCPCarimboTBArch
(_unit VHDL (ucpcarimbotb 0 4(ucpcarimbotbarch 0 7))
	(_version vd0)
	(_time 1499233864953 2017.07.05 02:51:04)
	(_source (\./../src/ucp_carimbotb.vhd\))
	(_parameters tan)
	(_code c0c4c095c39694d69593d19b93c6c9c694c6c2c696)
	(_ent
		(_time 1499229524079)
	)
	(_comp
		(UCP_Carimbo
			(_object
				(_port (_int reset -1 0 10(_ent (_in))))
				(_port (_int clk -1 0 11(_ent (_in))))
				(_port (_int HitD -1 0 12(_ent (_in))))
				(_port (_int HitI -1 0 13(_ent (_in))))
				(_port (_int start -1 0 14(_ent (_in))))
				(_port (_int zero -1 0 16(_ent (_buffer))))
				(_port (_int COP 0 0 17(_ent (_buffer))))
				(_port (_int COPExt 0 0 18(_ent (_buffer))))
				(_port (_int menable -1 0 20(_ent (_buffer))))
				(_port (_int rw -1 0 21(_ent (_buffer))))
				(_port (_int ce_ri -1 0 22(_ent (_buffer))))
				(_port (_int ce_pc -1 0 23(_ent (_buffer))))
				(_port (_int RegWrite -1 0 24(_ent (_buffer))))
				(_port (_int RegDest 1 0 25(_ent (_buffer))))
				(_port (_int ALUSrc -1 0 26(_ent (_buffer))))
				(_port (_int MemtoReg 1 0 27(_ent (_buffer))))
				(_port (_int Branch 1 0 28(_ent (_buffer))))
				(_port (_int ALUop 2 0 29(_ent (_buffer))))
			)
		)
	)
	(_inst UCPC 0 55(_comp UCP_Carimbo)
		(_port
			((reset)(reset))
			((clk)(clk))
			((HitD)(HitD))
			((HitI)(HitI))
			((start)(start))
			((zero)(zero))
			((COP)(COP))
			((COPExt)(Funct))
			((menable)(menable))
			((rw)(rw))
			((ce_ri)(ce_ri))
			((ce_pc)(ce_pc))
			((RegWrite)(RegWrite))
			((RegDest)(RegDest))
			((ALUSrc)(ALUSrc))
			((MemtoReg)(MemtoReg))
			((Branch)(Branch))
			((ALUop)(ALUop))
		)
		(_use (_implicit)
			(_port
				((reset)(reset))
				((clk)(clk))
				((HitD)(HitD))
				((HitI)(HitI))
				((start)(start))
				((zero)(zero))
				((COP)(COP))
				((COPExt)(COPExt))
				((menable)(menable))
				((rw)(rw))
				((ce_ri)(ce_ri))
				((ce_pc)(ce_pc))
				((RegWrite)(RegWrite))
				((RegDest)(RegDest))
				((ALUSrc)(ALUSrc))
				((MemtoReg)(MemtoReg))
				((Branch)(Branch))
				((ALUop)(ALUop))
			)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 17(_array -1 ((_dto i 5 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 25(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 29(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int reset -1 0 32(_arch(_uni))))
		(_sig (_int clk -1 0 33(_arch(_uni))))
		(_sig (_int HitD -1 0 34(_arch(_uni))))
		(_sig (_int HitI -1 0 35(_arch(_uni))))
		(_sig (_int zero -1 0 37(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 38(_array -1 ((_dto i 5 i 0)))))
		(_sig (_int COP 3 0 38(_arch(_uni))))
		(_sig (_int Funct 3 0 39(_arch(_uni))))
		(_sig (_int menable -1 0 41(_arch(_uni))))
		(_sig (_int rw -1 0 42(_arch(_uni))))
		(_sig (_int ce_ri -1 0 43(_arch(_uni))))
		(_sig (_int ce_pc -1 0 44(_arch(_uni))))
		(_sig (_int RegWrite -1 0 45(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 46(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int RegDest 4 0 46(_arch(_uni))))
		(_sig (_int ALUSrc -1 0 47(_arch(_uni))))
		(_sig (_int MemtoReg 4 0 48(_arch(_uni))))
		(_sig (_int Branch 4 0 49(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 50(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int ALUop 5 0 50(_arch(_uni))))
		(_sig (_int start -1 0 52(_arch(_uni))))
		(_prcs
			(line__56(_arch 0 0 56(_prcs (_wait_for)(_trgt(0)(1)(2)(3)(17)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . UCPCarimboTBArch 1 -1)
)
I 000055 55 5457          1499233865008 comportamental
(_unit VHDL (fd_tb 0 4(comportamental 0 7))
	(_version vd0)
	(_time 1499233865009 2017.07.05 02:51:05)
	(_source (\./../src/fd_tstb.vhd\))
	(_parameters tan)
	(_code fffafcafadabfde8fbf8f9aae9a5aafaa9f8fbf9fdf9f9)
	(_ent
		(_time 1499229524311)
	)
	(_comp
		(FD_Debug
			(_object
				(_port (_int Reset -1 0 11(_ent (_in))))
				(_port (_int clk -1 0 12(_ent (_in))))
				(_port (_int menable -1 0 13(_ent (_in))))
				(_port (_int rw -1 0 14(_ent (_in))))
				(_port (_int ce_ri -1 0 15(_ent (_in))))
				(_port (_int ce_pc -1 0 16(_ent (_in))))
				(_port (_int RegWrite -1 0 17(_ent (_in))))
				(_port (_int RegDest 0 0 18(_ent (_in))))
				(_port (_int ALUSrc -1 0 19(_ent (_in))))
				(_port (_int MemtoReg 0 0 20(_ent (_in))))
				(_port (_int Branch 0 0 21(_ent (_in))))
				(_port (_int ALUop 1 0 22(_ent (_in))))
				(_port (_int Write_Reg 2 0 24(_ent (_buffer))))
				(_port (_int Reg_1 3 0 25(_ent (_buffer))))
				(_port (_int Reg_2 3 0 25(_ent (_buffer))))
				(_port (_int Write_Data 3 0 25(_ent (_buffer))))
				(_port (_int B 3 0 26(_ent (_buffer))))
				(_port (_int ALU_Rst 3 0 26(_ent (_buffer))))
				(_port (_int Inst_Addr 3 0 27(_ent (_buffer))))
				(_port (_int Nxt_Addr 3 0 27(_ent (_buffer))))
				(_port (_int PC_Incr 3 0 27(_ent (_buffer))))
				(_port (_int PC_Branch 3 0 27(_ent (_buffer))))
				(_port (_int PC_JMP 3 0 27(_ent (_buffer))))
				(_port (_int Imed 3 0 28(_ent (_buffer))))
				(_port (_int Displacement 3 0 28(_ent (_buffer))))
				(_port (_int MI_Out 3 0 29(_ent (_buffer))))
				(_port (_int Inst 3 0 29(_ent (_buffer))))
				(_port (_int JMP_Addr 3 0 29(_ent (_buffer))))
				(_port (_int MD_Out 3 0 30(_ent (_buffer))))
				(_port (_int Zero -1 0 32(_ent (_out))))
				(_port (_int Cop 4 0 33(_ent (_out))))
				(_port (_int Funct 4 0 34(_ent (_out))))
			)
		)
	)
	(_inst M1 0 64(_comp FD_Debug)
		(_port
			((Reset)(Reset))
			((clk)(clk))
			((menable)(menable))
			((rw)(rw))
			((ce_ri)(ce_ri))
			((ce_pc)(ce_pc))
			((RegWrite)(RegWrite))
			((RegDest)(RegDest))
			((ALUSrc)(ALUSrc))
			((MemtoReg)(MemtoReg))
			((Branch)(Branch))
			((ALUop)(ALUop))
			((Write_Reg)(Write_Reg))
			((Reg_1)(Reg_1))
			((Reg_2)(Reg_2))
			((Write_Data)(Write_Data))
			((B)(B))
			((ALU_Rst)(ALU_Rst))
			((Inst_Addr)(Inst_Addr))
			((Nxt_Addr)(Nxt_Addr))
			((PC_Incr)(PC_Incr))
			((PC_Branch)(PC_Branch))
			((PC_JMP)(PC_JMP))
			((Imed)(Imed))
			((Displacement)(Displacement))
			((MI_Out)(MI_Out))
			((Inst)(Inst))
			((JMP_Addr)(JMP_Addr))
			((MD_Out)(MD_Out))
			((Zero)(Zero))
			((Cop)(Cop))
			((Funct)(Funct))
		)
		(_use (_ent . FD_Debug)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 18(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 22(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 24(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 25(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 33(_array -1 ((_dto i 5 i 0)))))
		(_sig (_int Reset -1 0 38(_arch(_uni((i 2))))))
		(_sig (_int clk -1 0 39(_arch(_uni((i 2))))))
		(_sig (_int menable -1 0 40(_arch(_uni((i 2))))))
		(_sig (_int rw -1 0 41(_arch(_uni((i 2))))))
		(_sig (_int ce_ri -1 0 42(_arch(_uni((i 2))))))
		(_sig (_int ce_pc -1 0 43(_arch(_uni((i 2))))))
		(_sig (_int RegWrite -1 0 44(_arch(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~132 0 45(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int RegDest 5 0 45(_arch(_uni(_string \"00"\)))))
		(_sig (_int ALUSrc -1 0 46(_arch(_uni((i 2))))))
		(_sig (_int MemtoReg 5 0 47(_arch(_uni((_others(i 2)))))))
		(_sig (_int Branch 5 0 48(_arch(_uni((_others(i 2)))))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 49(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int ALUop 6 0 49(_arch(_uni((_others(i 2)))))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~136 0 51(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int Write_Reg 7 0 51(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 52(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int Reg_1 8 0 52(_arch(_uni))))
		(_sig (_int Reg_2 8 0 52(_arch(_uni))))
		(_sig (_int Write_Data 8 0 52(_arch(_uni))))
		(_sig (_int B 8 0 53(_arch(_uni))))
		(_sig (_int ALU_Rst 8 0 53(_arch(_uni))))
		(_sig (_int Inst_Addr 8 0 54(_arch(_uni))))
		(_sig (_int Nxt_Addr 8 0 54(_arch(_uni))))
		(_sig (_int PC_Incr 8 0 54(_arch(_uni))))
		(_sig (_int PC_Branch 8 0 54(_arch(_uni))))
		(_sig (_int PC_JMP 8 0 54(_arch(_uni))))
		(_sig (_int Imed 8 0 55(_arch(_uni))))
		(_sig (_int Displacement 8 0 55(_arch(_uni))))
		(_sig (_int MI_Out 8 0 56(_arch(_uni))))
		(_sig (_int Inst 8 0 56(_arch(_uni))))
		(_sig (_int JMP_Addr 8 0 56(_arch(_uni))))
		(_sig (_int MD_Out 8 0 57(_arch(_uni))))
		(_sig (_int Zero -1 0 59(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~1310 0 60(_array -1 ((_dto i 5 i 0)))))
		(_sig (_int Cop 9 0 60(_arch(_uni))))
		(_sig (_int Funct 9 0 61(_arch(_uni))))
		(_prcs
			(line__65(_arch 0 0 65(_prcs (_wait_for)(_trgt(0)(1)(2)(3)(4)(5)(6)(7)(8)(9)(10)(11)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_static
		(770)
		(514)
		(33686274)
		(33686018)
		(50463490)
		(50463234)
		(515)
		(771)
	)
	(_model . comportamental 1 -1)
)
I 000051 55 10450         1499233865061 estrutural
(_unit VHDL (hierarq_estrut 0 4(estrutural 0 21))
	(_version vd0)
	(_time 1499233865062 2017.07.05 02:51:05)
	(_source (\./../src/hierarq_mem.vhd\))
	(_parameters tan)
	(_code 2e2b202a72797f397d293f757d292f2b78282b292d)
	(_ent
		(_time 1499231550388)
	)
	(_comp
		(Cache_Inst
			(_object
				(_gen (_int Tacesso -2 0 49(_ent((ns 4617315517961601024)))))
				(_port (_int menable -1 0 52(_ent (_in))))
				(_port (_int Ender 6 0 53(_ent (_in))))
				(_port (_int Dados_from_mem 7 0 54(_ent (_in))))
				(_port (_int W -1 0 55(_ent (_in))))
				(_port (_int Dados_cache 8 0 56(_ent (_out))))
				(_port (_int Hit -1 0 57(_ent (_out))))
				(_port (_int ReadyMI -1 0 58(_ent (_out))))
			)
		)
		(UC_CACHEI
			(_object
				(_port (_int CLK -1 0 83(_ent (_in))))
				(_port (_int HitI -1 0 84(_ent (_in))))
				(_port (_int MenableProc -1 0 85(_ent (_in))))
				(_port (_int ReadyMI -1 0 86(_ent (_in))))
				(_port (_int ReadyMEM -1 0 87(_ent (_in))))
				(_port (_int MenableI -1 0 88(_ent (_out))))
				(_port (_int RWI -1 0 89(_ent (_out))))
				(_port (_int MenableMem -1 0 90(_ent (_out))))
				(_port (_int ReadyIProc -1 0 91(_ent (_out))))
			)
		)
		(Cache_dados
			(_object
				(_gen (_int Tacesso -2 0 27(_ent((ns 4617315517961601024)))))
				(_port (_int menable -1 0 30(_ent (_in))))
				(_port (_int OvfI -1 0 31(_ent (_in))))
				(_port (_int RW -1 0 32(_ent (_in))))
				(_port (_int RW_mem -1 0 33(_ent (_in))))
				(_port (_int Ender 3 0 34(_ent (_in))))
				(_port (_int Dados_entrada 4 0 35(_ent (_in))))
				(_port (_int Dados_mem 5 0 36(_ent (_in))))
				(_port (_int Dados_buffer 5 0 37(_ent (_out))))
				(_port (_int Ender_buffer 3 0 38(_ent (_out))))
				(_port (_int Dados_saida 4 0 39(_ent (_out))))
				(_port (_int Hit -1 0 40(_ent (_out))))
				(_port (_int OvfO -1 0 41(_ent (_out))))
				(_port (_int ReadyMD -1 0 42(_ent (_out))))
				(_port (_int v1 4 0 43(_ent (_out))))
				(_port (_int v2 4 0 43(_ent (_out))))
				(_port (_int v3 4 0 43(_ent (_out))))
				(_port (_int v4 4 0 43(_ent (_out))))
				(_port (_int v5 4 0 43(_ent (_out))))
			)
		)
		(UC_CACHED
			(_object
				(_port (_int CLK -1 0 97(_ent (_in))))
				(_port (_int HitD -1 0 98(_ent (_in))))
				(_port (_int RWDP -1 0 99(_ent (_in))))
				(_port (_int MenableDProc -1 0 100(_ent (_in))))
				(_port (_int ReadyMD -1 0 101(_ent (_in))))
				(_port (_int OvfO -1 0 102(_ent (_in))))
				(_port (_int ReadyMEM -1 0 103(_ent (_in))))
				(_port (_int RWD -1 0 104(_ent (_out))))
				(_port (_int MenableD -1 0 105(_ent (_out))))
				(_port (_int ReadyDProc -1 0 106(_ent (_out))))
				(_port (_int RWDM -1 0 107(_ent (_out))))
				(_port (_int RWM -1 0 108(_ent (_out))))
				(_port (_int OvfI -1 0 109(_ent (_out))))
				(_port (_int MenableMEM -1 0 110(_ent (_out))))
			)
		)
		(Mp
			(_object
				(_gen (_int BE -3 0 64(_ent((i 16)))))
				(_gen (_int BP -3 0 65(_ent((i 32)))))
				(_gen (_int Tz -2 0 66(_ent((ns 4609434218613702656)))))
				(_gen (_int Twrite -2 0 67(_ent((ns 4636737291354636288)))))
				(_gen (_int Tsetup -2 0 68(_ent((ns 4607182418800017408)))))
				(_gen (_int Tread -2 0 69(_ent((ns 4636737291354636288)))))
				(_port (_int enable -1 0 72(_ent (_in))))
				(_port (_int rw -1 0 73(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~13 0 74(_array -1 ((_dto c 2 i 0)))))
				(_port (_int ender 16 0 74(_ent (_in))))
				(_port (_int dado 9 0 75(_ent (_in))))
				(_port (_int pronto -1 0 76(_ent (_out))))
				(_port (_int dadoOut 9 0 77(_ent (_out))))
			)
		)
		(UC_MP
			(_object
				(_port (_int CLK -1 0 116(_ent (_in))))
				(_port (_int MenableD -1 0 117(_ent (_in))))
				(_port (_int MenableI -1 0 118(_ent (_in))))
				(_port (_int OvfO -1 0 119(_ent (_in))))
				(_port (_int Sel 10 0 120(_ent (_out))))
			)
		)
		(Mux_2x1_1b
			(_object
				(_port (_int E0 -1 0 136(_ent (_in))))
				(_port (_int E1 -1 0 136(_ent (_in))))
				(_port (_int sel -1 0 137(_ent (_in))))
				(_port (_int S -1 0 138(_ent (_out))))
			)
		)
		(Mux_4x1_16b
			(_object
				(_port (_int E0 11 0 126(_ent (_in))))
				(_port (_int E1 11 0 127(_ent (_in))))
				(_port (_int E2 11 0 128(_ent (_in))))
				(_port (_int E3 11 0 129(_ent (_in))))
				(_port (_int sel 12 0 130(_ent (_in))))
				(_port (_int S 11 0 131(_ent (_out))))
			)
		)
	)
	(_inst CI 0 152(_comp Cache_Inst)
		(_port
			((menable)(MeI))
			((Ender)(EnderI))
			((Dados_from_mem)(DadosMem))
			((W)(RWI))
			((Dados_cache)(DadosOutI))
			((Hit)(HitI))
			((ReadyMI)(RdCI))
		)
		(_use (_ent . Cache_Inst)
		)
	)
	(_inst UCI 0 153(_comp UC_CACHEI)
		(_port
			((CLK)(CLK))
			((HitI)(HitI))
			((MenableProc)(MenablePI))
			((ReadyMI)(RdCI))
			((ReadyMEM)(RdM))
			((MenableI)(MeI))
			((RWI)(RWI))
			((MenableMem)(MeMI))
			((ReadyIProc)(ReadyI))
		)
		(_use (_ent . UC_CACHEI)
		)
	)
	(_inst CD 0 154(_comp Cache_dados)
		(_port
			((menable)(MeD))
			((OvfI)(OvfI))
			((RW)(RWD))
			((RW_mem)(RWD_M))
			((Ender)(EnderD))
			((Dados_entrada)(DadosInD))
			((Dados_mem)(DadosMem))
			((Dados_buffer)(DadosBuffer))
			((Ender_buffer)(EnderBuffer))
			((Dados_saida)(DadosOutD))
			((Hit)(HitD))
			((OvfO)(OvfO))
			((ReadyMD)(RdCD))
			((v1)(v1))
			((v2)(v2))
			((v3)(v3))
			((v4)(v4))
			((v5)(v5))
		)
		(_use (_ent . Cache_dados)
		)
	)
	(_inst UCD 0 155(_comp UC_CACHED)
		(_port
			((CLK)(CLK))
			((HitD)(HitD))
			((RWDP)(RWDP))
			((MenableDProc)(MenablePD))
			((ReadyMD)(RdCD))
			((OvfO)(OvfO))
			((ReadyMEM)(RdM))
			((RWD)(RWD))
			((MenableD)(MeD))
			((ReadyDProc)(ReadyD))
			((RWDM)(RWD_M))
			((RWM)(RWM))
			((OvfI)(OvfI))
			((MenableMEM)(MeMD))
		)
		(_use (_ent . UC_CACHED)
		)
	)
	(_inst M_p 0 156(_comp Mp)
		(_port
			((enable)(MeM))
			((rw)(RWM))
			((ender)(EnderM))
			((dado)(DadosBuffer))
			((pronto)(RdM))
			((dadoOut)(DadosMem))
		)
		(_use (_ent . Mp)
			(_port
				((enable)(enable))
				((rw)(rw))
				((ender)(ender))
				((dado)(dado))
				((pronto)(pronto))
				((dadoOut)(dadoOut))
			)
		)
	)
	(_inst UCMP 0 157(_comp UC_MP)
		(_port
			((CLK)(CLK))
			((MenableD)(MeMD))
			((MenableI)(MeMI))
			((OvfO)(OvfO))
			((Sel)(Sel))
		)
		(_use (_ent . UC_MP)
		)
	)
	(_inst MuxMe 0 159(_comp Mux_2x1_1b)
		(_port
			((E0)(MeMI))
			((E1)(MeMD))
			((sel)(Sel(0)))
			((S)(MeM))
		)
		(_use (_ent . Mux_2x1_1b)
		)
	)
	(_inst MuxEnd 0 160(_comp Mux_4x1_16b)
		(_port
			((E0)(EnderMI))
			((E1)(EnderMD))
			((E2)(_string \"0000000000000000"\))
			((E3)(EnderBuffer))
			((sel)(Sel))
			((S)(EnderM))
		)
		(_use (_ent . Mux_4x1_16b)
			(_port
				((E0)(E0))
				((E1)(E1))
				((E2)(E2))
				((E3)(E3))
				((sel)(sel))
				((S)(S))
			)
		)
	)
	(_object
		(_port (_int CLK -1 0 6(_ent(_in))))
		(_port (_int RWDP -1 0 7(_ent(_in))))
		(_port (_int MenablePD -1 0 8(_ent(_in))))
		(_port (_int MenablePI -1 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1 ((_dto i 15 i 0)))))
		(_port (_int EnderD 0 0 10(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 11(_array -1 ((_dto i 31 i 0)))))
		(_port (_int DadosInD 1 0 11(_ent(_in))))
		(_port (_int EnderI 0 0 12(_ent(_in))))
		(_port (_int ReadyD -1 0 13(_ent(_out))))
		(_port (_int ReadyI -1 0 14(_ent(_out))))
		(_port (_int DadosOutD 1 0 15(_ent(_out))))
		(_port (_int DadosOutI 1 0 16(_ent(_out))))
		(_port (_int v1 1 0 17(_ent(_out))))
		(_port (_int v2 1 0 17(_ent(_out))))
		(_port (_int v3 1 0 17(_ent(_out))))
		(_port (_int v4 1 0 17(_ent(_out))))
		(_port (_int v5 1 0 17(_ent(_out))))
		(_type (_int STATE 0 23(_enum1 i missd rhitd whitd rdd mprdyd ibuff rhitdbuff whitdbuff rddbuff (_to i 0 i 9))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 34(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 35(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{511~downto~0}~13 0 36(_array -1 ((_dto i 511 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 53(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{511~downto~0}~134 0 54(_array -1 ((_dto i 511 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 56(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{511~downto~0}~138 0 75(_array -1 ((_dto i 511 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 120(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 126(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 130(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int MeI -1 0 141(_arch(_uni))))
		(_sig (_int RWI -1 0 141(_arch(_uni))))
		(_sig (_int HitI -1 0 141(_arch(_uni))))
		(_sig (_int RdCI -1 0 141(_arch(_uni))))
		(_sig (_int MeD -1 0 142(_arch(_uni))))
		(_sig (_int OvfI -1 0 142(_arch(_uni))))
		(_sig (_int RWD -1 0 142(_arch(_uni))))
		(_sig (_int RWD_M -1 0 142(_arch(_uni))))
		(_sig (_int HitD -1 0 142(_arch(_uni))))
		(_sig (_int OvfO -1 0 142(_arch(_uni))))
		(_sig (_int RdCD -1 0 142(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 143(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int EnderBuffer 13 0 143(_arch(_uni))))
		(_sig (_int EnderM 13 0 143(_arch(_uni))))
		(_sig (_int EnderMI 13 0 143(_arch(_uni))))
		(_sig (_int EnderMD 13 0 143(_arch(_uni))))
		(_sig (_int MeM -1 0 144(_arch(_uni))))
		(_sig (_int MeMI -1 0 144(_arch(_uni))))
		(_sig (_int MeMD -1 0 144(_arch(_uni))))
		(_sig (_int RWM -1 0 144(_arch(_uni))))
		(_sig (_int RdM -1 0 144(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{511~downto~0}~1316 0 145(_array -1 ((_dto i 511 i 0)))))
		(_sig (_int DadosMem 14 0 145(_arch(_uni))))
		(_sig (_int DadosBuffer 14 0 145(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~1318 0 146(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int Sel 15 0 146(_arch(_uni))))
		(_prcs
			(line__149(_arch 0 0 149(_assignment (_trgt(29))(_sens(6(d_15_6))))))
			(line__150(_arch 1 0 150(_assignment (_trgt(30))(_sens(4(d_15_6))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.TIME (1 TIME)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 514)
	)
	(_model . estrutural 3 -1)
)
I 000051 55 3952          1499233865113 estrutural
(_unit VHDL (carimbo_tb 0 4(estrutural 0 7))
	(_version vd0)
	(_time 1499233865114 2017.07.05 02:51:05)
	(_source (\./../src/carimbo_tb.vhd\))
	(_parameters tan)
	(_code 6c69696c3e3a3a7a656b6c687e366b693a6b686a6e6a6f)
	(_ent
		(_time 1499229524968)
	)
	(_comp
		(Carimbo_UC
			(_object
				(_port (_int CLK -1 0 11(_ent (_in))))
				(_port (_int Reset -1 0 12(_ent (_in))))
				(_port (_int HitD -1 0 13(_ent (_in))))
				(_port (_int HitI -1 0 14(_ent (_in))))
				(_port (_int Zero -1 0 15(_ent (_in))))
				(_port (_int Start -1 0 16(_ent (_in))))
				(_port (_int Funct 0 0 17(_ent (_in))))
				(_port (_int Cop 0 0 18(_ent (_in))))
				(_port (_int rw -1 0 19(_ent (_out))))
				(_port (_int menable -1 0 20(_ent (_out))))
				(_port (_int ce_ri -1 0 21(_ent (_out))))
				(_port (_int ce_pc -1 0 22(_ent (_out))))
				(_port (_int RegWrite -1 0 23(_ent (_out))))
				(_port (_int RegDest 1 0 24(_ent (_out))))
				(_port (_int ALUSrc -1 0 25(_ent (_out))))
				(_port (_int MemtoReg 1 0 26(_ent (_out))))
				(_port (_int Branch 1 0 27(_ent (_out))))
				(_port (_int ALUop 2 0 28(_ent (_out))))
			)
		)
	)
	(_inst M1 0 52(_comp Carimbo_UC)
		(_port
			((CLK)(CLK))
			((Reset)(Reset))
			((HitD)(HitD))
			((HitI)(HitI))
			((Zero)(Zero))
			((Start)(Start))
			((Funct)(Funct))
			((Cop)(Cop))
			((rw)(rw))
			((menable)(menable))
			((ce_ri)(ce_ri))
			((ce_pc)(ce_pc))
			((RegWrite)(RegWrite))
			((RegDest)(RegDest))
			((ALUSrc)(ALUSrc))
			((MemtoReg)(MemtoReg))
			((Branch)(Branch))
			((ALUop)(ALUop))
		)
		(_use (_implicit)
			(_port
				((CLK)(CLK))
				((Reset)(Reset))
				((HitD)(HitD))
				((HitI)(HitI))
				((Zero)(Zero))
				((Start)(Start))
				((Funct)(Funct))
				((Cop)(Cop))
				((rw)(rw))
				((menable)(menable))
				((ce_ri)(ce_ri))
				((ce_pc)(ce_pc))
				((RegWrite)(RegWrite))
				((RegDest)(RegDest))
				((ALUSrc)(ALUSrc))
				((MemtoReg)(MemtoReg))
				((Branch)(Branch))
				((ALUop)(ALUop))
			)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 17(_array -1 ((_dto i 5 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 24(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 28(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int CLK -1 0 32(_arch(_uni((i 2))))))
		(_sig (_int Reset -1 0 33(_arch(_uni((i 2))))))
		(_sig (_int HitD -1 0 34(_arch(_uni((i 2))))))
		(_sig (_int HitI -1 0 35(_arch(_uni((i 2))))))
		(_sig (_int Zero -1 0 36(_arch(_uni((i 2))))))
		(_sig (_int Start -1 0 37(_arch(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 38(_array -1 ((_dto i 5 i 0)))))
		(_sig (_int Funct 3 0 38(_arch(_uni((_others(i 2)))))))
		(_sig (_int Cop 3 0 39(_arch(_uni((_others(i 2)))))))
		(_sig (_int rw -1 0 40(_arch(_uni))))
		(_sig (_int menable -1 0 41(_arch(_uni))))
		(_sig (_int ce_ri -1 0 42(_arch(_uni))))
		(_sig (_int ce_pc -1 0 43(_arch(_uni))))
		(_sig (_int RegWrite -1 0 44(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 45(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int RegDest 4 0 45(_arch(_uni))))
		(_sig (_int ALUSrc -1 0 46(_arch(_uni))))
		(_sig (_int MemtoReg 4 0 47(_arch(_uni))))
		(_sig (_int Branch 4 0 48(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 49(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int ALUop 5 0 49(_arch(_uni))))
		(_prcs
			(line__53(_arch 0 0 53(_prcs (_wait_for)(_trgt(0)(1)(2)(3)(4)(5)(6)(7)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 514)
		(33751554 514)
		(33686019 514)
		(33686019 770)
		(33686019 515)
		(50463235 514)
		(50463235 770)
		(33751555 515)
		(33686018 515)
		(33686018 771)
		(50463234 514)
		(50463234 770)
		(33751554 515)
		(33686019 771)
		(33751555 771)
		(50529027 771)
	)
	(_model . estrutural 1 -1)
)
I 000055 55 968           1499233865161 comportamental
(_unit VHDL (mux_4x1_5b 0 4(comportamental 0 15))
	(_version vd0)
	(_time 1499233865162 2017.07.05 02:51:05)
	(_source (\./../src/mux_4x1_5b.vhd\))
	(_parameters tan)
	(_code 9b9ec995cccdc78eccc98fc0c2989a9ecd989e9d99)
	(_ent
		(_time 1499229866909)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1 ((_dto i 4 i 0)))))
		(_port (_int E0 0 0 6(_ent(_in))))
		(_port (_int E1 0 0 7(_ent(_in))))
		(_port (_int E2 0 0 8(_ent(_in))))
		(_port (_int E3 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1 ((_dto i 1 i 0)))))
		(_port (_int sel 1 0 10(_ent(_in))))
		(_port (_int S 0 0 11(_ent(_out))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs (_simple)(_trgt(5))(_sens(0)(1)(2)(3)(4)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . comportamental 1 -1)
)
I 000043 55 5354          1499234155369 Mp
(_unit VHDL (mp 0 7(mp 0 26))
	(_version vd0)
	(_time 1499234155370 2017.07.05 02:55:55)
	(_source (\./../src/mp.vhd\))
	(_parameters tan)
	(_code 36616632306136216466726d673062313630623136)
	(_ent
		(_time 1499229524702)
	)
	(_object
		(_gen (_int BE -1 0 9 \16\ (_ent gms((i 16)))))
		(_gen (_int BP -1 0 10 \32\ (_ent((i 32)))))
		(_gen (_int Tz -2 0 11 \1.5 ns\ (_ent((ns 4609434218613702656)))))
		(_gen (_int Twrite -2 0 12 \1 ns\ (_ent((ns 4636737291354636288)))))
		(_gen (_int Tsetup -2 0 13 \1 ns\ (_ent((ns 4607182418800017408)))))
		(_gen (_int Tread -2 0 14 \1 ns\ (_ent gms((ns 4636737291354636288)))))
		(_port (_int enable -3 0 17(_ent(_in)(_event))))
		(_port (_int rw -3 0 18(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~12 0 19(_array -3 ((_dto c 1 i 0)))))
		(_port (_int ender 0 0 19(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{511~downto~0}~12 0 20(_array -3 ((_dto i 511 i 0)))))
		(_port (_int dado 1 0 20(_ent(_in))))
		(_port (_int pronto -3 0 21(_ent(_out))))
		(_port (_int dadoOut 1 0 22(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{BP/4-1~downto~0}~13 0 29(_array -3 ((_dto c 2 i 0)))))
		(_type (_int tipo_memoria 0 29(_array 2 ((_to i 0 c 3)))))
		(_sig (_int MMp 3 0 30(_arch(_uni((0(_string \"00100000000000000001000000001100"\))(1(_string \"00000000000000010000100000100000"\))(2(_string \"00000000010000000000100000101010"\))(3(_string \"00000000010000010001000000000000"\))(4(_string \"00010000011001000000000000001010"\))(8(_string \"00000000111000000000000000000000"\))(16(_string \"00001000000000000000010000000000"\))(1024(_string \"00000000000000000000000000001000"\))(1027(_string \"10101100010000000000000000000010"\))(1028(_string \"10001100010000010000000000000010"\))(1029(_string \"00001100000000000000000000001000"\))(_others(_others(i 2))))))))
		(_type (_int ~INTEGER~range~0~to~{2**BE-1}~13 0 43(_scalar (_to i 0 c 4))))
		(_var (_int endereco 4 0 43(_prcs 0)))
		(_prcs
			(line__42(_arch 0 0 42(_prcs (_simple)(_trgt(4)(5)(5(d_7_0))(5(d_15_8))(5(d_23_16))(5(d_31_24))(5(d_39_32))(5(d_47_40))(5(d_55_48))(5(d_63_56))(5(d_71_64))(5(d_79_72))(5(d_87_80))(5(d_95_88))(5(d_103_96))(5(d_111_104))(5(d_119_112))(5(d_127_120))(5(d_135_128))(5(d_143_136))(5(d_151_144))(5(d_159_152))(5(d_167_160))(5(d_175_168))(5(d_183_176))(5(d_191_184))(5(d_199_192))(5(d_207_200))(5(d_215_208))(5(d_223_216))(5(d_231_224))(5(d_239_232))(5(d_247_240))(5(d_255_248))(5(d_263_256))(5(d_271_264))(5(d_279_272))(5(d_287_280))(5(d_295_288))(5(d_303_296))(5(d_311_304))(5(d_319_312))(5(d_327_320))(5(d_335_328))(5(d_343_336))(5(d_351_344))(5(d_359_352))(5(d_367_360))(5(d_375_368))(5(d_383_376))(5(d_391_384))(5(d_399_392))(5(d_407_400))(5(d_415_408))(5(d_423_416))(5(d_431_424))(5(d_439_432))(5(d_447_440))(5(d_455_448))(5(d_463_456))(5(d_471_464))(5(d_479_472))(5(d_487_480))(5(d_495_488))(5(d_503_496))(5(d_511_504))(6))(_sens(0))(_mon)(_read(1)(2)(3(d_7_0))(3(d_15_8))(3(d_23_16))(3(d_31_24))(3(d_39_32))(3(d_47_40))(3(d_55_48))(3(d_63_56))(3(d_71_64))(3(d_79_72))(3(d_87_80))(3(d_95_88))(3(d_103_96))(3(d_111_104))(3(d_119_112))(3(d_127_120))(3(d_135_128))(3(d_143_136))(3(d_151_144))(3(d_159_152))(3(d_167_160))(3(d_175_168))(3(d_183_176))(3(d_191_184))(3(d_199_192))(3(d_207_200))(3(d_215_208))(3(d_223_216))(3(d_231_224))(3(d_239_232))(3(d_247_240))(3(d_255_248))(3(d_263_256))(3(d_271_264))(3(d_279_272))(3(d_287_280))(3(d_295_288))(3(d_303_296))(3(d_311_304))(3(d_319_312))(3(d_327_320))(3(d_335_328))(3(d_343_336))(3(d_351_344))(3(d_359_352))(3(d_367_360))(3(d_375_368))(3(d_383_376))(3(d_391_384))(3(d_399_392))(3(d_407_400))(3(d_415_408))(3(d_423_416))(3(d_431_424))(3(d_439_432))(3(d_447_440))(3(d_455_448))(3(d_463_456))(3(d_471_464))(3(d_479_472))(3(d_487_480))(3(d_495_488))(3(d_503_496))(3(d_511_504))(6)))))
		)
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (1 STD_LOGIC_VECTOR)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_static
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
	)
	(_model . Mp 5 -1)
)
I 000043 55 5354          1499234170866 Mp
(_unit VHDL (mp 0 7(mp 0 26))
	(_version vd0)
	(_time 1499234170867 2017.07.05 02:56:10)
	(_source (\./../src/mp.vhd\))
	(_parameters tan)
	(_code c2919696c095c2d59092869993c496c5c2c496c5c2)
	(_ent
		(_time 1499229524702)
	)
	(_object
		(_gen (_int BE -1 0 9 \16\ (_ent gms((i 16)))))
		(_gen (_int BP -1 0 10 \32\ (_ent((i 32)))))
		(_gen (_int Tz -2 0 11 \1.5 ns\ (_ent((ns 4609434218613702656)))))
		(_gen (_int Twrite -2 0 12 \1 ns\ (_ent((ns 4636737291354636288)))))
		(_gen (_int Tsetup -2 0 13 \1 ns\ (_ent((ns 4607182418800017408)))))
		(_gen (_int Tread -2 0 14 \1 ns\ (_ent gms((ns 4636737291354636288)))))
		(_port (_int enable -3 0 17(_ent(_in)(_event))))
		(_port (_int rw -3 0 18(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~12 0 19(_array -3 ((_dto c 1 i 0)))))
		(_port (_int ender 0 0 19(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{511~downto~0}~12 0 20(_array -3 ((_dto i 511 i 0)))))
		(_port (_int dado 1 0 20(_ent(_in))))
		(_port (_int pronto -3 0 21(_ent(_out))))
		(_port (_int dadoOut 1 0 22(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{BP/4-1~downto~0}~13 0 29(_array -3 ((_dto c 2 i 0)))))
		(_type (_int tipo_memoria 0 29(_array 2 ((_to i 0 c 3)))))
		(_sig (_int MMp 3 0 30(_arch(_uni((0(_string \"00100000000000000001000000001100"\))(1(_string \"00000000000000010000100000100000"\))(2(_string \"00000000010000000000100000101010"\))(3(_string \"00000000010000010001000000000000"\))(4(_string \"00010000011001000000000000001010"\))(8(_string \"00000000111000000000000000000000"\))(16(_string \"00001000000000000000010000000000"\))(1024(_string \"00000000000000000000000000001000"\))(1027(_string \"10101100010000000000000000000010"\))(1028(_string \"10001100010000010000000000000010"\))(1029(_string \"00001100000000000000000000001000"\))(_others(_others(i 2))))))))
		(_type (_int ~INTEGER~range~0~to~{2**BE-1}~13 0 43(_scalar (_to i 0 c 4))))
		(_var (_int endereco 4 0 43(_prcs 0)))
		(_prcs
			(line__42(_arch 0 0 42(_prcs (_simple)(_trgt(4)(5)(5(d_7_0))(5(d_15_8))(5(d_23_16))(5(d_31_24))(5(d_39_32))(5(d_47_40))(5(d_55_48))(5(d_63_56))(5(d_71_64))(5(d_79_72))(5(d_87_80))(5(d_95_88))(5(d_103_96))(5(d_111_104))(5(d_119_112))(5(d_127_120))(5(d_135_128))(5(d_143_136))(5(d_151_144))(5(d_159_152))(5(d_167_160))(5(d_175_168))(5(d_183_176))(5(d_191_184))(5(d_199_192))(5(d_207_200))(5(d_215_208))(5(d_223_216))(5(d_231_224))(5(d_239_232))(5(d_247_240))(5(d_255_248))(5(d_263_256))(5(d_271_264))(5(d_279_272))(5(d_287_280))(5(d_295_288))(5(d_303_296))(5(d_311_304))(5(d_319_312))(5(d_327_320))(5(d_335_328))(5(d_343_336))(5(d_351_344))(5(d_359_352))(5(d_367_360))(5(d_375_368))(5(d_383_376))(5(d_391_384))(5(d_399_392))(5(d_407_400))(5(d_415_408))(5(d_423_416))(5(d_431_424))(5(d_439_432))(5(d_447_440))(5(d_455_448))(5(d_463_456))(5(d_471_464))(5(d_479_472))(5(d_487_480))(5(d_495_488))(5(d_503_496))(5(d_511_504))(6))(_sens(0))(_mon)(_read(1)(2)(3(d_7_0))(3(d_15_8))(3(d_23_16))(3(d_31_24))(3(d_39_32))(3(d_47_40))(3(d_55_48))(3(d_63_56))(3(d_71_64))(3(d_79_72))(3(d_87_80))(3(d_95_88))(3(d_103_96))(3(d_111_104))(3(d_119_112))(3(d_127_120))(3(d_135_128))(3(d_143_136))(3(d_151_144))(3(d_159_152))(3(d_167_160))(3(d_175_168))(3(d_183_176))(3(d_191_184))(3(d_199_192))(3(d_207_200))(3(d_215_208))(3(d_223_216))(3(d_231_224))(3(d_239_232))(3(d_247_240))(3(d_255_248))(3(d_263_256))(3(d_271_264))(3(d_279_272))(3(d_287_280))(3(d_295_288))(3(d_303_296))(3(d_311_304))(3(d_319_312))(3(d_327_320))(3(d_335_328))(3(d_343_336))(3(d_351_344))(3(d_359_352))(3(d_367_360))(3(d_375_368))(3(d_383_376))(3(d_391_384))(3(d_399_392))(3(d_407_400))(3(d_415_408))(3(d_423_416))(3(d_431_424))(3(d_439_432))(3(d_447_440))(3(d_455_448))(3(d_463_456))(3(d_471_464))(3(d_479_472))(3(d_487_480))(3(d_495_488))(3(d_503_496))(3(d_511_504))(6)))))
		)
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (1 STD_LOGIC_VECTOR)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_static
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
	)
	(_model . Mp 5 -1)
)
I 000055 55 908           1499234194808 comportamental
(_unit VHDL (reg_32 0 4(comportamental 0 12))
	(_version vd0)
	(_time 1499234194809 2017.07.05 02:56:34)
	(_source (\./../src/reg_32.vhd\))
	(_parameters tan)
	(_code 44401346451317511344571b174346424142434112)
	(_ent
		(_time 1499229523860)
	)
	(_object
		(_port (_int CLK -1 0 6(_ent(_in)(_event))))
		(_port (_int ce -1 0 6(_ent(_in))))
		(_port (_int reset -1 0 6(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1 ((_dto i 31 i 0)))))
		(_port (_int E 0 0 7(_ent(_in))))
		(_port (_int S 0 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs (_trgt(4))(_sens(0)(2)(3))(_dssslsensitivity 1)(_read(1)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . comportamental 1 -1)
)
I 000043 55 4898          1499234389666 Mp
(_unit VHDL (mp 0 7(mp 0 26))
	(_version vd0)
	(_time 1499234389667 2017.07.05 02:59:49)
	(_source (\./../src/mp.vhd\))
	(_parameters tan)
	(_code 6f6a3c6e39386f783d6c2b343e693b686f693b686f)
	(_ent
		(_time 1499229524702)
	)
	(_object
		(_gen (_int BE -1 0 9 \16\ (_ent gms((i 16)))))
		(_gen (_int BP -1 0 10 \32\ (_ent((i 32)))))
		(_gen (_int Tz -2 0 11 \1.5 ns\ (_ent((ns 4609434218613702656)))))
		(_gen (_int Twrite -2 0 12 \1 ns\ (_ent((ns 4636737291354636288)))))
		(_gen (_int Tsetup -2 0 13 \1 ns\ (_ent((ns 4607182418800017408)))))
		(_gen (_int Tread -2 0 14 \1 ns\ (_ent gms((ns 4636737291354636288)))))
		(_port (_int enable -3 0 17(_ent(_in)(_event))))
		(_port (_int rw -3 0 18(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~12 0 19(_array -3 ((_dto c 1 i 0)))))
		(_port (_int ender 0 0 19(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{511~downto~0}~12 0 20(_array -3 ((_dto i 511 i 0)))))
		(_port (_int dado 1 0 20(_ent(_in))))
		(_port (_int pronto -3 0 21(_ent(_out))))
		(_port (_int dadoOut 1 0 22(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{BP/4-1~downto~0}~13 0 29(_array -3 ((_dto c 2 i 0)))))
		(_type (_int tipo_memoria 0 29(_array 2 ((_to i 0 c 3)))))
		(_sig (_int MMp 3 0 30(_arch(_uni(((_string \"11111100"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"00000000"\))(_others(_others(i 2))))))))
		(_type (_int ~INTEGER~range~0~to~{2**BE-1}~13 0 33(_scalar (_to i 0 c 4))))
		(_var (_int endereco 4 0 33(_prcs 0)))
		(_prcs
			(line__32(_arch 0 0 32(_prcs (_simple)(_trgt(4)(5)(5(d_7_0))(5(d_15_8))(5(d_23_16))(5(d_31_24))(5(d_39_32))(5(d_47_40))(5(d_55_48))(5(d_63_56))(5(d_71_64))(5(d_79_72))(5(d_87_80))(5(d_95_88))(5(d_103_96))(5(d_111_104))(5(d_119_112))(5(d_127_120))(5(d_135_128))(5(d_143_136))(5(d_151_144))(5(d_159_152))(5(d_167_160))(5(d_175_168))(5(d_183_176))(5(d_191_184))(5(d_199_192))(5(d_207_200))(5(d_215_208))(5(d_223_216))(5(d_231_224))(5(d_239_232))(5(d_247_240))(5(d_255_248))(5(d_263_256))(5(d_271_264))(5(d_279_272))(5(d_287_280))(5(d_295_288))(5(d_303_296))(5(d_311_304))(5(d_319_312))(5(d_327_320))(5(d_335_328))(5(d_343_336))(5(d_351_344))(5(d_359_352))(5(d_367_360))(5(d_375_368))(5(d_383_376))(5(d_391_384))(5(d_399_392))(5(d_407_400))(5(d_415_408))(5(d_423_416))(5(d_431_424))(5(d_439_432))(5(d_447_440))(5(d_455_448))(5(d_463_456))(5(d_471_464))(5(d_479_472))(5(d_487_480))(5(d_495_488))(5(d_503_496))(5(d_511_504))(6))(_sens(0))(_mon)(_read(1)(2)(3(d_7_0))(3(d_15_8))(3(d_23_16))(3(d_31_24))(3(d_39_32))(3(d_47_40))(3(d_55_48))(3(d_63_56))(3(d_71_64))(3(d_79_72))(3(d_87_80))(3(d_95_88))(3(d_103_96))(3(d_111_104))(3(d_119_112))(3(d_127_120))(3(d_135_128))(3(d_143_136))(3(d_151_144))(3(d_159_152))(3(d_167_160))(3(d_175_168))(3(d_183_176))(3(d_191_184))(3(d_199_192))(3(d_207_200))(3(d_215_208))(3(d_223_216))(3(d_231_224))(3(d_239_232))(3(d_247_240))(3(d_255_248))(3(d_263_256))(3(d_271_264))(3(d_279_272))(3(d_287_280))(3(d_295_288))(3(d_303_296))(3(d_311_304))(3(d_319_312))(3(d_327_320))(3(d_335_328))(3(d_343_336))(3(d_351_344))(3(d_359_352))(3(d_367_360))(3(d_375_368))(3(d_383_376))(3(d_391_384))(3(d_399_392))(3(d_407_400))(3(d_415_408))(3(d_423_416))(3(d_431_424))(3(d_439_432))(3(d_447_440))(3(d_455_448))(3(d_463_456))(3(d_471_464))(3(d_479_472))(3(d_487_480))(3(d_495_488))(3(d_503_496))(3(d_511_504))(6)))))
		)
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (1 STD_LOGIC_VECTOR)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_static
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
	)
	(_model . Mp 5 -1)
)
I 000055 55 908           1499234589613 comportamental
(_unit VHDL (reg_32 0 4(comportamental 0 12))
	(_version vd0)
	(_time 1499234589614 2017.07.05 03:03:09)
	(_source (\./../src/reg_32.vhd\))
	(_parameters tan)
	(_code 8083868e85d7d395d78093dfd387828685868785d6)
	(_ent
		(_time 1499229523860)
	)
	(_object
		(_port (_int CLK -1 0 6(_ent(_in)(_event))))
		(_port (_int ce -1 0 6(_ent(_in))))
		(_port (_int reset -1 0 6(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1 ((_dto i 31 i 0)))))
		(_port (_int E 0 0 7(_ent(_in))))
		(_port (_int S 0 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs (_trgt(4))(_sens(0)(2)(3))(_dssslsensitivity 1)(_read(1)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 50528770 33751554)
	)
	(_model . comportamental 1 -1)
)
I 000043 55 10178         1499234594081 Mp
(_unit VHDL (mp 0 7(mp 0 26))
	(_version vd0)
	(_time 1499234594082 2017.07.05 03:03:14)
	(_source (\./../src/mp.vhd\))
	(_parameters tan)
	(_code f5f6a4a4f0a2f5e2a0a0b1aea4f3a1f2f5f3a1f2f5)
	(_ent
		(_time 1499229524702)
	)
	(_object
		(_gen (_int BE -1 0 9 \16\ (_ent gms((i 16)))))
		(_gen (_int BP -1 0 10 \32\ (_ent((i 32)))))
		(_gen (_int Tz -2 0 11 \1.5 ns\ (_ent((ns 4609434218613702656)))))
		(_gen (_int Twrite -2 0 12 \1 ns\ (_ent((ns 4636737291354636288)))))
		(_gen (_int Tsetup -2 0 13 \1 ns\ (_ent((ns 4607182418800017408)))))
		(_gen (_int Tread -2 0 14 \1 ns\ (_ent gms((ns 4636737291354636288)))))
		(_port (_int enable -3 0 17(_ent(_in)(_event))))
		(_port (_int rw -3 0 18(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~12 0 19(_array -3 ((_dto c 1 i 0)))))
		(_port (_int ender 0 0 19(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{511~downto~0}~12 0 20(_array -3 ((_dto i 511 i 0)))))
		(_port (_int dado 1 0 20(_ent(_in))))
		(_port (_int pronto -3 0 21(_ent(_out))))
		(_port (_int dadoOut 1 0 22(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{BP/4-1~downto~0}~13 0 29(_array -3 ((_dto c 2 i 0)))))
		(_type (_int tipo_memoria 0 29(_array 2 ((_to i 0 c 3)))))
		(_sig (_int MMp 3 0 30(_arch(_uni(((_string \"00000000"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"00000100"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"00000011"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"00000101"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"00000010"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"00000001"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"00000101"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"00100000"\))((_string \"00100000"\))((_string \"10001100"\))((_string \"00000101"\))((_string \"00000000"\))((_string \"00010100"\))((_string \"00001100"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"00110000"\))((_string \"00001000"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"00100100"\))((_string \"00100011"\))((_string \"10100011"\))((_string \"11111111"\))((_string \"11101100"\))((_string \"00000000"\))((_string \"00000011"\))((_string \"11101000"\))((_string \"00100000"\))((_string \"10101111"\))((_string \"10111111"\))((_string \"00000000"\))((_string \"00010000"\))((_string \"10101111"\))((_string \"10110011"\))((_string \"00000000"\))((_string \"00001100"\))((_string \"10101111"\))((_string \"10110010"\))((_string \"00000000"\))((_string \"00001000"\))((_string \"10101111"\))((_string \"10110001"\))((_string \"00000000"\))((_string \"00000100"\))((_string \"10101111"\))((_string \"10110000"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"00000100"\))((_string \"10010000"\))((_string \"00100000"\))((_string \"00000000"\))((_string \"00000101"\))((_string \"10011000"\))((_string \"00100000"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"10000000"\))((_string \"00100000"\))((_string \"00000010"\))((_string \"00010011"\))((_string \"01000000"\))((_string \"00101010"\))((_string \"00010001"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"10101000"\))((_string \"00100010"\))((_string \"00010001"\))((_string \"11111111"\))((_string \"11111111"\))((_string \"00101010"\))((_string \"00101000"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"00010101"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"10011100"\))((_string \"00000010"\))((_string \"00100000"\))((_string \"01001000"\))((_string \"10000000"\))((_string \"00000010"\))((_string \"01001001"\))((_string \"01010000"\))((_string \"00100000"\))((_string \"10001101"\))((_string \"01001011"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"10001101"\))((_string \"01001100"\))((_string \"00000000"\))((_string \"00000100"\))((_string \"00000001"\))((_string \"10001011"\))((_string \"01000000"\))((_string \"00101010"\))((_string \"00010001"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"10011100"\))((_string \"00000010"\))((_string \"01000000"\))((_string \"00100000"\))((_string \"00100000"\))((_string \"00000010"\))((_string \"00100000"\))((_string \"00101000"\))((_string \"00100000"\))((_string \"00001100"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"11010000"\))((_string \"00100010"\))((_string \"00100011"\))((_string \"11111111"\))((_string \"11111111"\))((_string \"00000000"\))((_string \"00000011"\))((_string \"10001000"\))((_string \"00100000"\))((_string \"00001000"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"01100100"\))((_string \"00100010"\))((_string \"00000011"\))((_string \"00000000"\))((_string \"00000001"\))((_string \"00000000"\))((_string \"01100000"\))((_string \"10000000"\))((_string \"00100000"\))((_string \"00001000"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"01011000"\))((_string \"10001111"\))((_string \"10110000"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"10001111"\))((_string \"10110001"\))((_string \"00000000"\))((_string \"00000100"\))((_string \"10001111"\))((_string \"10110010"\))((_string \"00000000"\))((_string \"00001000"\))((_string \"10001111"\))((_string \"10110011"\))((_string \"00000000"\))((_string \"00001100"\))((_string \"10001111"\))((_string \"10111111"\))((_string \"00000000"\))((_string \"00010000"\))((_string \"00100011"\))((_string \"10100011"\))((_string \"00000000"\))((_string \"00010100"\))((_string \"00000000"\))((_string \"01100000"\))((_string \"11101000"\))((_string \"00100000"\))((_string \"00000011"\))((_string \"11100000"\))((_string \"00000000"\))((_string \"00001000"\))((_string \"00000000"\))((_string \"10100000"\))((_string \"01001000"\))((_string \"10000000"\))((_string \"00000000"\))((_string \"10001001"\))((_string \"00011000"\))((_string \"00100000"\))((_string \"00000000"\))((_string \"01100000"\))((_string \"01001000"\))((_string \"00100000"\))((_string \"10001101"\))((_string \"00101000"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"10001101"\))((_string \"00101010"\))((_string \"00000000"\))((_string \"00000100"\))((_string \"10101101"\))((_string \"00101010"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"10101101"\))((_string \"00101000"\))((_string \"00000000"\))((_string \"00000100"\))((_string \"00000011"\))((_string \"11100000"\))((_string \"00000000"\))((_string \"00001000"\))(_others(_others(i 2))))))))
		(_type (_int ~INTEGER~range~0~to~{2**BE-1}~13 0 88(_scalar (_to i 0 c 4))))
		(_var (_int endereco 4 0 88(_prcs 0)))
		(_prcs
			(line__87(_arch 0 0 87(_prcs (_simple)(_trgt(4)(5)(5(d_7_0))(5(d_15_8))(5(d_23_16))(5(d_31_24))(5(d_39_32))(5(d_47_40))(5(d_55_48))(5(d_63_56))(5(d_71_64))(5(d_79_72))(5(d_87_80))(5(d_95_88))(5(d_103_96))(5(d_111_104))(5(d_119_112))(5(d_127_120))(5(d_135_128))(5(d_143_136))(5(d_151_144))(5(d_159_152))(5(d_167_160))(5(d_175_168))(5(d_183_176))(5(d_191_184))(5(d_199_192))(5(d_207_200))(5(d_215_208))(5(d_223_216))(5(d_231_224))(5(d_239_232))(5(d_247_240))(5(d_255_248))(5(d_263_256))(5(d_271_264))(5(d_279_272))(5(d_287_280))(5(d_295_288))(5(d_303_296))(5(d_311_304))(5(d_319_312))(5(d_327_320))(5(d_335_328))(5(d_343_336))(5(d_351_344))(5(d_359_352))(5(d_367_360))(5(d_375_368))(5(d_383_376))(5(d_391_384))(5(d_399_392))(5(d_407_400))(5(d_415_408))(5(d_423_416))(5(d_431_424))(5(d_439_432))(5(d_447_440))(5(d_455_448))(5(d_463_456))(5(d_471_464))(5(d_479_472))(5(d_487_480))(5(d_495_488))(5(d_503_496))(5(d_511_504))(6))(_sens(0))(_mon)(_read(1)(2)(3(d_7_0))(3(d_15_8))(3(d_23_16))(3(d_31_24))(3(d_39_32))(3(d_47_40))(3(d_55_48))(3(d_63_56))(3(d_71_64))(3(d_79_72))(3(d_87_80))(3(d_95_88))(3(d_103_96))(3(d_111_104))(3(d_119_112))(3(d_127_120))(3(d_135_128))(3(d_143_136))(3(d_151_144))(3(d_159_152))(3(d_167_160))(3(d_175_168))(3(d_183_176))(3(d_191_184))(3(d_199_192))(3(d_207_200))(3(d_215_208))(3(d_223_216))(3(d_231_224))(3(d_239_232))(3(d_247_240))(3(d_255_248))(3(d_263_256))(3(d_271_264))(3(d_279_272))(3(d_287_280))(3(d_295_288))(3(d_303_296))(3(d_311_304))(3(d_319_312))(3(d_327_320))(3(d_335_328))(3(d_343_336))(3(d_351_344))(3(d_359_352))(3(d_367_360))(3(d_375_368))(3(d_383_376))(3(d_391_384))(3(d_399_392))(3(d_407_400))(3(d_415_408))(3(d_423_416))(3(d_431_424))(3(d_439_432))(3(d_447_440))(3(d_455_448))(3(d_463_456))(3(d_471_464))(3(d_479_472))(3(d_487_480))(3(d_495_488))(3(d_503_496))(3(d_511_504))(6)))))
		)
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (1 STD_LOGIC_VECTOR)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_static
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
	)
	(_model . Mp 5 -1)
)
I 000062 55 7946          1499234596952 UCP_CarimboEstrutural
(_unit VHDL (ucp_carimbo 0 4(ucp_carimboestrutural 0 44))
	(_version vd0)
	(_time 1499234596953 2017.07.05 03:03:16)
	(_source (\./../src/ucp_carimbo.vhd\))
	(_parameters tan)
	(_code 20212424237674357126337a702722262926742622)
	(_ent
		(_time 1499233035011)
	)
	(_comp
		(Carimbo_UC
			(_object
				(_port (_int CLK -1 0 47(_ent (_in))))
				(_port (_int Reset -1 0 48(_ent (_in))))
				(_port (_int HitD -1 0 49(_ent (_in))))
				(_port (_int HitI -1 0 50(_ent (_in))))
				(_port (_int Zero -1 0 51(_ent (_in))))
				(_port (_int Start -1 0 52(_ent (_in))))
				(_port (_int Funct 6 0 53(_ent (_in))))
				(_port (_int Cop 6 0 54(_ent (_in))))
				(_port (_int rw -1 0 55(_ent (_out))))
				(_port (_int menableD -1 0 56(_ent (_out))))
				(_port (_int menableI -1 0 57(_ent (_out))))
				(_port (_int ce_ri -1 0 58(_ent (_out))))
				(_port (_int ce_pc -1 0 59(_ent (_out))))
				(_port (_int RegWrite -1 0 60(_ent (_out))))
				(_port (_int RegDest 7 0 61(_ent (_out))))
				(_port (_int ALUSrc -1 0 62(_ent (_out))))
				(_port (_int MemtoReg 7 0 63(_ent (_out))))
				(_port (_int Branch 7 0 64(_ent (_out))))
				(_port (_int ALUop 8 0 65(_ent (_out))))
			)
		)
		(FD_Estrut
			(_object
				(_port (_int Reset -1 0 71(_ent (_in))))
				(_port (_int clk -1 0 72(_ent (_in))))
				(_port (_int ce_ri -1 0 73(_ent (_in))))
				(_port (_int ce_pc -1 0 74(_ent (_in))))
				(_port (_int RegWrite -1 0 75(_ent (_in))))
				(_port (_int RegDest 9 0 76(_ent (_in))))
				(_port (_int ALUSrc -1 0 77(_ent (_in))))
				(_port (_int MemtoReg 9 0 78(_ent (_in))))
				(_port (_int Branch 9 0 79(_ent (_in))))
				(_port (_int ALUop 10 0 80(_ent (_in))))
				(_port (_int MI_Dado 11 0 81(_ent (_in))))
				(_port (_int MD_Dado 11 0 82(_ent (_in))))
				(_port (_int Write_Reg 12 0 84(_ent (_buffer))))
				(_port (_int Reg_1 11 0 85(_ent (_buffer))))
				(_port (_int Reg_2 11 0 85(_ent (_buffer))))
				(_port (_int Write_Data 11 0 85(_ent (_buffer))))
				(_port (_int B 11 0 86(_ent (_buffer))))
				(_port (_int ALU_Rst 11 0 86(_ent (_buffer))))
				(_port (_int Inst_Addr 11 0 87(_ent (_buffer))))
				(_port (_int Nxt_Addr 11 0 87(_ent (_buffer))))
				(_port (_int PC_Incr 11 0 87(_ent (_buffer))))
				(_port (_int PC_Branch 11 0 87(_ent (_buffer))))
				(_port (_int PC_JMP 11 0 87(_ent (_buffer))))
				(_port (_int Imed 11 0 88(_ent (_buffer))))
				(_port (_int Displacement 11 0 88(_ent (_buffer))))
				(_port (_int Inst 11 0 89(_ent (_buffer))))
				(_port (_int JMP_Addr 11 0 89(_ent (_buffer))))
				(_port (_int MI_ADDR 13 0 91(_ent (_out))))
				(_port (_int MD_ADDR 13 0 92(_ent (_out))))
				(_port (_int MD_WD 11 0 93(_ent (_out))))
				(_port (_int Zero -1 0 94(_ent (_out))))
				(_port (_int Cop 14 0 95(_ent (_out))))
				(_port (_int Funct 14 0 96(_ent (_out))))
			)
		)
	)
	(_inst UC 0 106(_comp Carimbo_UC)
		(_port
			((CLK)(clk))
			((Reset)(reset))
			((HitD)(HitD))
			((HitI)(HitI))
			((Zero)(Zero))
			((Start)(start))
			((Funct)(COPExt))
			((Cop)(COP))
			((rw)(RWM))
			((menableD)(MEND))
			((menableI)(MENI))
			((ce_ri)(ce_ri))
			((ce_pc)(ce_pc))
			((RegWrite)(RegWrite))
			((RegDest)(RegDest))
			((ALUSrc)(ALUSrc))
			((MemtoReg)(MemtoReg))
			((Branch)(Branch))
			((ALUop)(ALUop))
		)
		(_use (_ent . Carimbo_UC)
		)
	)
	(_inst FD 0 107(_comp FD_Estrut)
		(_port
			((Reset)(reset))
			((clk)(clk))
			((ce_ri)(ce_ri))
			((ce_pc)(ce_pc))
			((RegWrite)(RegWrite))
			((RegDest)(RegDest))
			((ALUSrc)(ALUSrc))
			((MemtoReg)(MemtoReg))
			((Branch)(Branch))
			((ALUop)(ALUop))
			((MI_Dado)(MI_Dado))
			((MD_Dado)(MD_Dado))
			((Write_Reg)(Write_Reg))
			((Reg_1)(Reg_1))
			((Reg_2)(Reg_2))
			((Write_Data)(Write_Data))
			((B)(B))
			((ALU_Rst)(ALU_Rst))
			((Inst_Addr)(Inst_Addr))
			((Nxt_Addr)(Nxt_Addr))
			((PC_Incr)(PC_Incr))
			((PC_Branch)(PC_Branch))
			((PC_JMP)(PC_JMP))
			((Imed)(Imed))
			((Displacement)(Displacement))
			((Inst)(Inst))
			((JMP_Addr)(JMP_Addr))
			((MI_ADDR)(MI_ADDR))
			((MD_ADDR)(MD_ADDR))
			((MD_WD)(MD_WD))
			((Zero)(Zero))
			((Cop)(COP))
			((Funct)(COPExt))
		)
		(_use (_ent . FD_Estrut)
		)
	)
	(_object
		(_port (_int reset -1 0 6(_ent(_in))))
		(_port (_int clk -1 0 7(_ent(_in))))
		(_port (_int HitD -1 0 8(_ent(_in))))
		(_port (_int HitI -1 0 9(_ent(_in))))
		(_port (_int start -1 0 10(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 12(_array -1 ((_dto i 31 i 0)))))
		(_port (_int MI_Dado 0 0 12(_ent(_in))))
		(_port (_int MD_Dado 0 0 13(_ent(_in))))
		(_port (_int zero -1 0 15(_ent(_buffer))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 16(_array -1 ((_dto i 5 i 0)))))
		(_port (_int COP 1 0 16(_ent(_buffer))))
		(_port (_int COPExt 1 0 17(_ent(_buffer))))
		(_port (_int ce_ri -1 0 19(_ent(_buffer))))
		(_port (_int ce_pc -1 0 20(_ent(_buffer))))
		(_port (_int RegWrite -1 0 21(_ent(_buffer))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 22(_array -1 ((_dto i 1 i 0)))))
		(_port (_int RegDest 2 0 22(_ent(_buffer))))
		(_port (_int ALUSrc -1 0 23(_ent(_buffer))))
		(_port (_int MemtoReg 2 0 24(_ent(_buffer))))
		(_port (_int Branch 2 0 25(_ent(_buffer))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 26(_array -1 ((_dto i 3 i 0)))))
		(_port (_int ALUop 3 0 26(_ent(_buffer))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 28(_array -1 ((_dto i 4 i 0)))))
		(_port (_int Write_Reg 4 0 28(_ent(_buffer))))
		(_port (_int Reg_1 0 0 29(_ent(_buffer))))
		(_port (_int Reg_2 0 0 29(_ent(_buffer))))
		(_port (_int Write_Data 0 0 29(_ent(_buffer))))
		(_port (_int B 0 0 30(_ent(_buffer))))
		(_port (_int ALU_Rst 0 0 30(_ent(_buffer))))
		(_port (_int Inst_Addr 0 0 31(_ent(_buffer))))
		(_port (_int Nxt_Addr 0 0 31(_ent(_buffer))))
		(_port (_int PC_Incr 0 0 31(_ent(_buffer))))
		(_port (_int PC_Branch 0 0 31(_ent(_buffer))))
		(_port (_int PC_JMP 0 0 31(_ent(_buffer))))
		(_port (_int Imed 0 0 32(_ent(_buffer))))
		(_port (_int Displacement 0 0 32(_ent(_buffer))))
		(_port (_int Inst 0 0 33(_ent(_buffer))))
		(_port (_int JMP_Addr 0 0 33(_ent(_buffer))))
		(_port (_int menableD -1 0 35(_ent(_out))))
		(_port (_int menableI -1 0 36(_ent(_out))))
		(_port (_int rw -1 0 37(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 38(_array -1 ((_dto i 15 i 0)))))
		(_port (_int MI_ADDR 5 0 38(_ent(_out))))
		(_port (_int MD_ADDR 5 0 39(_ent(_out))))
		(_port (_int MD_WD 0 0 40(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 53(_array -1 ((_dto i 5 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 61(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 65(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~132 0 76(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 80(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 81(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 84(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 91(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~136 0 95(_array -1 ((_dto i 5 i 0)))))
		(_sig (_int MEND -1 0 101(_arch(_uni))))
		(_sig (_int MENI -1 0 102(_arch(_uni))))
		(_sig (_int RWM -1 0 103(_arch(_uni))))
		(_prcs
			(line__109(_arch 0 0 109(_assignment (_alias((menableD)(MEND)))(_simpleassign BUF)(_trgt(33))(_sens(39)))))
			(line__110(_arch 1 0 110(_assignment (_alias((menableI)(MENI)))(_simpleassign BUF)(_trgt(34))(_sens(40)))))
			(line__111(_arch 2 0 111(_assignment (_alias((rw)(RWM)))(_simpleassign BUF)(_trgt(35))(_sens(41)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . UCP_CarimboEstrutural 3 -1)
)
I 000055 55 908           1499234620439 comportamental
(_unit VHDL (reg_32 0 4(comportamental 0 12))
	(_version vd0)
	(_time 1499234620440 2017.07.05 03:03:40)
	(_source (\./../src/reg_32.vhd\))
	(_parameters tan)
	(_code dd888c8f8c8a8ec88addce828edadfdbd8dbdad88b)
	(_ent
		(_time 1499229523860)
	)
	(_object
		(_port (_int CLK -1 0 6(_ent(_in)(_event))))
		(_port (_int ce -1 0 6(_ent(_in))))
		(_port (_int reset -1 0 6(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1 ((_dto i 31 i 0)))))
		(_port (_int E 0 0 7(_ent(_in))))
		(_port (_int S 0 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs (_trgt(4))(_sens(0)(2)(3))(_dssslsensitivity 1)(_read(1)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 50463490 33686018)
	)
	(_model . comportamental 1 -1)
)
I 000055 55 908           1499234672832 comportamental
(_unit VHDL (reg_32 0 4(comportamental 0 12))
	(_version vd0)
	(_time 1499234672833 2017.07.05 03:04:32)
	(_source (\./../src/reg_32.vhd\))
	(_parameters tan)
	(_code 939c989c95c4c086c49380ccc094919596959496c5)
	(_ent
		(_time 1499229523860)
	)
	(_object
		(_port (_int CLK -1 0 6(_ent(_in)(_event))))
		(_port (_int ce -1 0 6(_ent(_in))))
		(_port (_int reset -1 0 6(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1 ((_dto i 31 i 0)))))
		(_port (_int E 0 0 7(_ent(_in))))
		(_port (_int S 0 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs (_trgt(4))(_sens(0)(2)(3))(_dssslsensitivity 1)(_read(1)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686274 33686018)
	)
	(_model . comportamental 1 -1)
)
I 000055 55 908           1499234718216 comportamental
(_unit VHDL (reg_32 0 4(comportamental 0 12))
	(_version vd0)
	(_time 1499234718217 2017.07.05 03:05:18)
	(_source (\./../src/reg_32.vhd\))
	(_parameters tan)
	(_code d2d68180d58581c785d2c18d81d5d0d4d7d4d5d784)
	(_ent
		(_time 1499229523860)
	)
	(_object
		(_port (_int CLK -1 0 6(_ent(_in)(_event))))
		(_port (_int ce -1 0 6(_ent(_in))))
		(_port (_int reset -1 0 6(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1 ((_dto i 31 i 0)))))
		(_port (_int E 0 0 7(_ent(_in))))
		(_port (_int S 0 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs (_trgt(4))(_sens(0)(2)(3))(_dssslsensitivity 1)(_read(1)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 50528770 50463490)
	)
	(_model . comportamental 1 -1)
)
I 000055 55 908           1499234739444 comportamental
(_unit VHDL (reg_32 0 4(comportamental 0 12))
	(_version vd0)
	(_time 1499234739445 2017.07.05 03:05:39)
	(_source (\./../src/reg_32.vhd\))
	(_parameters tan)
	(_code c4cb9291c59397d193c4d79b97c3c6c2c1c2c3c192)
	(_ent
		(_time 1499229523860)
	)
	(_object
		(_port (_int CLK -1 0 6(_ent(_in)(_event))))
		(_port (_int ce -1 0 6(_ent(_in))))
		(_port (_int reset -1 0 6(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1 ((_dto i 31 i 0)))))
		(_port (_int E 0 0 7(_ent(_in))))
		(_port (_int S 0 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs (_trgt(4))(_sens(0)(2)(3))(_dssslsensitivity 1)(_read(1)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 50528770 33751810)
	)
	(_model . comportamental 1 -1)
)
I 000046 55 7846          1499234848557 PMIPS
(_unit VHDL (picomips 0 5(pmips 0 15))
	(_version vd0)
	(_time 1499234848558 2017.07.05 03:07:28)
	(_source (\./../src/PicoMIPS.vhd\))
	(_parameters tan)
	(_code fafefdaaa2adadecaafbbea0a2fdfafdf9fdfafcf3)
	(_ent
		(_time 1499231180249)
	)
	(_comp
		(UCP_Carimbo
			(_object
				(_port (_int reset -1 0 18(_ent (_in))))
				(_port (_int clk -1 0 19(_ent (_in))))
				(_port (_int HitD -1 0 20(_ent (_in))))
				(_port (_int HitI -1 0 21(_ent (_in))))
				(_port (_int start -1 0 22(_ent (_in))))
				(_port (_int MI_Dado 1 0 24(_ent (_in))))
				(_port (_int MD_Dado 1 0 25(_ent (_in))))
				(_port (_int zero -1 0 27(_ent (_buffer))))
				(_port (_int COP 2 0 28(_ent (_buffer))))
				(_port (_int COPExt 2 0 29(_ent (_buffer))))
				(_port (_int ce_ri -1 0 31(_ent (_buffer))))
				(_port (_int ce_pc -1 0 32(_ent (_buffer))))
				(_port (_int RegWrite -1 0 33(_ent (_buffer))))
				(_port (_int RegDest 3 0 34(_ent (_buffer))))
				(_port (_int ALUSrc -1 0 35(_ent (_buffer))))
				(_port (_int MemtoReg 3 0 36(_ent (_buffer))))
				(_port (_int Branch 3 0 37(_ent (_buffer))))
				(_port (_int ALUop 4 0 38(_ent (_buffer))))
				(_port (_int Write_Reg 5 0 40(_ent (_buffer))))
				(_port (_int Reg_1 1 0 41(_ent (_buffer))))
				(_port (_int Reg_2 1 0 41(_ent (_buffer))))
				(_port (_int Write_Data 1 0 41(_ent (_buffer))))
				(_port (_int B 1 0 42(_ent (_buffer))))
				(_port (_int ALU_Rst 1 0 42(_ent (_buffer))))
				(_port (_int Inst_Addr 1 0 43(_ent (_buffer))))
				(_port (_int Nxt_Addr 1 0 43(_ent (_buffer))))
				(_port (_int PC_Incr 1 0 43(_ent (_buffer))))
				(_port (_int PC_Branch 1 0 43(_ent (_buffer))))
				(_port (_int PC_JMP 1 0 43(_ent (_buffer))))
				(_port (_int Imed 1 0 44(_ent (_buffer))))
				(_port (_int Displacement 1 0 44(_ent (_buffer))))
				(_port (_int Inst 1 0 45(_ent (_buffer))))
				(_port (_int JMP_Addr 1 0 45(_ent (_buffer))))
				(_port (_int menableD -1 0 47(_ent (_out))))
				(_port (_int menableI -1 0 48(_ent (_out))))
				(_port (_int rw -1 0 49(_ent (_out))))
				(_port (_int MI_ADDR 6 0 50(_ent (_out))))
				(_port (_int MD_ADDR 6 0 51(_ent (_out))))
				(_port (_int MD_WD 1 0 52(_ent (_out))))
			)
		)
		(Hierarq_Estrut
			(_object
				(_port (_int CLK -1 0 58(_ent (_in))))
				(_port (_int RWDP -1 0 59(_ent (_in))))
				(_port (_int MenablePD -1 0 60(_ent (_in))))
				(_port (_int MenablePI -1 0 61(_ent (_in))))
				(_port (_int EnderD 7 0 62(_ent (_in))))
				(_port (_int DadosInD 8 0 63(_ent (_in))))
				(_port (_int EnderI 7 0 64(_ent (_in))))
				(_port (_int ReadyD -1 0 65(_ent (_out))))
				(_port (_int ReadyI -1 0 66(_ent (_out))))
				(_port (_int DadosOutD 8 0 67(_ent (_out))))
				(_port (_int DadosOutI 8 0 68(_ent (_out))))
				(_port (_int v1 8 0 69(_ent (_out))))
				(_port (_int v2 8 0 69(_ent (_out))))
				(_port (_int v3 8 0 69(_ent (_out))))
				(_port (_int v4 8 0 69(_ent (_out))))
				(_port (_int v5 8 0 69(_ent (_out))))
			)
		)
	)
	(_inst UCP 0 103(_comp UCP_Carimbo)
		(_port
			((reset)(reset))
			((clk)(CLK))
			((HitD)(ReadyD))
			((HitI)(ReadyI))
			((start)(start))
			((MI_Dado)(DadosOutI))
			((MD_Dado)(DadosOutD))
			((zero)(zero))
			((COP)(COP))
			((COPExt)(COPExt))
			((ce_ri)(ce_ri))
			((ce_pc)(ce_pc))
			((RegWrite)(RegWrite))
			((RegDest)(RegDest))
			((ALUSrc)(ALUSrc))
			((MemtoReg)(MemtoReg))
			((Branch)(Branch))
			((ALUop)(ALUop))
			((Write_Reg)(Write_Reg))
			((Reg_1)(Reg_1))
			((Reg_2)(Reg_2))
			((Write_Data)(Write_Data))
			((B)(B))
			((ALU_Rst)(ALU_Rst))
			((Inst_Addr)(Inst_Addr))
			((Nxt_Addr)(Nxt_Addr))
			((PC_Incr)(PC_Incr))
			((PC_Branch)(PC_Branch))
			((PC_JMP)(PC_JMP))
			((Imed)(Imed))
			((Displacement)(Displacement))
			((Inst)(Inst))
			((JMP_Addr)(JMP_Addr))
			((menableD)(MenablePD))
			((menableI)(MenablePI))
			((rw)(RWDP))
			((MI_ADDR)(EnderI))
			((MD_ADDR)(EnderD))
			((MD_WD)(DadosInD))
		)
		(_use (_ent . UCP_Carimbo)
		)
	)
	(_inst HE 0 104(_comp Hierarq_Estrut)
		(_port
			((CLK)(CLK))
			((RWDP)(RWDP))
			((MenablePD)(MenablePD))
			((MenablePI)(MenablePI))
			((EnderD)(EnderD))
			((DadosInD)(DadosInD))
			((EnderI)(EnderI))
			((ReadyD)(ReadyD))
			((ReadyI)(ReadyI))
			((DadosOutD)(DadosOutD))
			((DadosOutI)(DadosOutI))
			((v1)(v1))
			((v2)(v2))
			((v3)(v3))
			((v4)(v4))
			((v5)(v5))
		)
		(_use (_ent . Hierarq_Estrut)
		)
	)
	(_object
		(_port (_int CLK -1 0 7(_ent(_in))))
		(_port (_int reset -1 0 8(_ent(_in))))
		(_port (_int Start -1 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1 ((_dto i 31 i 0)))))
		(_port (_int v1 0 0 10(_ent(_out))))
		(_port (_int v2 0 0 10(_ent(_out))))
		(_port (_int v3 0 0 10(_ent(_out))))
		(_port (_int v4 0 0 10(_ent(_out))))
		(_port (_int v5 0 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 24(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 28(_array -1 ((_dto i 5 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 34(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 38(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 40(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 50(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 62(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 63(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int RWDP -1 0 72(_arch(_uni))))
		(_sig (_int MenablePD -1 0 73(_arch(_uni))))
		(_sig (_int MenablePI -1 0 74(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~136 0 75(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int EnderD 9 0 75(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 76(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int DadosInD 10 0 76(_arch(_uni))))
		(_sig (_int EnderI 9 0 77(_arch(_uni))))
		(_sig (_int ReadyD -1 0 78(_arch(_uni))))
		(_sig (_int ReadyI -1 0 79(_arch(_uni))))
		(_sig (_int DadosOutD 10 0 80(_arch(_uni))))
		(_sig (_int DadosOutI 10 0 81(_arch(_uni))))
		(_sig (_int zero -1 0 82(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~1310 0 83(_array -1 ((_dto i 5 i 0)))))
		(_sig (_int COP 11 0 83(_arch(_uni))))
		(_sig (_int COPExt 11 0 84(_arch(_uni))))
		(_sig (_int ce_ri -1 0 86(_arch(_uni))))
		(_sig (_int ce_pc -1 0 87(_arch(_uni))))
		(_sig (_int RegWrite -1 0 88(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 89(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int RegDest 12 0 89(_arch(_uni))))
		(_sig (_int ALUSrc -1 0 90(_arch(_uni))))
		(_sig (_int MemtoReg 12 0 91(_arch(_uni))))
		(_sig (_int Branch 12 0 92(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 93(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int ALUop 13 0 93(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1316 0 95(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int Write_Reg 14 0 95(_arch(_uni))))
		(_sig (_int Reg_1 10 0 96(_arch(_uni))))
		(_sig (_int Reg_2 10 0 96(_arch(_uni))))
		(_sig (_int Write_Data 10 0 96(_arch(_uni))))
		(_sig (_int B 10 0 97(_arch(_uni))))
		(_sig (_int ALU_Rst 10 0 97(_arch(_uni))))
		(_sig (_int Inst_Addr 10 0 98(_arch(_uni))))
		(_sig (_int Nxt_Addr 10 0 98(_arch(_uni))))
		(_sig (_int PC_Incr 10 0 98(_arch(_uni))))
		(_sig (_int PC_Branch 10 0 98(_arch(_uni))))
		(_sig (_int PC_JMP 10 0 98(_arch(_uni))))
		(_sig (_int Imed 10 0 99(_arch(_uni))))
		(_sig (_int Displacement 10 0 99(_arch(_uni))))
		(_sig (_int Inst 10 0 100(_arch(_uni))))
		(_sig (_int JMP_Addr 10 0 100(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
)
I 000055 55 710           1499234848563 UC_Cache_dados
(_unit VHDL (uc_cache_dados 0 4(uc_cache_dados 0 17))
	(_version vd0)
	(_time 1499234848564 2017.07.05 03:07:28)
	(_source (\./../src/uc_cache_dados.vhd\))
	(_parameters tan)
	(_code fafef8aaa8aef8ecf8f9eba0a8fcf2fcffffacfcfe)
	(_ent
		(_time 1499229524405)
	)
	(_object
		(_port (_int RW -1 0 6(_ent(_in))))
		(_port (_int Valid_proc -1 0 7(_ent(_in))))
		(_port (_int Valid_mem -1 0 8(_ent(_out))))
		(_port (_int Hit -1 0 9(_ent(_in))))
		(_port (_int Ready_mem -1 0 10(_ent(_in))))
		(_port (_int RW_mem -1 0 11(_ent(_out))))
		(_port (_int Ready -1 0 12(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
)
I 000054 55 815           1499234848569 UC_Cache_Inst
(_unit VHDL (uc_cache_inst 0 5(uc_cache_inst 0 20))
	(_version vd0)
	(_time 1499234848570 2017.07.05 03:07:28)
	(_source (\./../src/uc_cache_inst.vhd\))
	(_parameters tan)
	(_code fafef8aaa8aef8ecf8fbeba0a8fcf2fcffffacfcf3)
	(_ent
		(_time 1499229524696)
	)
	(_object
		(_gen (_int Tacesso -1 0 7 \5 ns\ (_ent((ns 4617315517961601024)))))
		(_port (_int Valid_proc -2 0 10(_ent(_in))))
		(_port (_int Valid_mem -2 0 11(_ent(_out))))
		(_port (_int Hit -2 0 12(_ent(_in))))
		(_port (_int Ready -2 0 13(_ent(_out))))
		(_port (_int Ready_mem -2 0 14(_ent(_in))))
		(_port (_int RW_mem -2 0 15(_ent(_out))))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
)
I 000055 55 1089          1499234848578 comportamental
(_unit VHDL (mux_8x1_32b 0 4(comportamental 0 19))
	(_version vd0)
	(_time 1499234848579 2017.07.05 03:07:28)
	(_source (\./../src/mux_8x1_32b.vhd\))
	(_parameters tan)
	(_code 090c550e055f551c5d081152500a080c5f0a0a0a0b)
	(_ent
		(_time 1499229524880)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1 ((_dto i 31 i 0)))))
		(_port (_int E0 0 0 6(_ent(_in))))
		(_port (_int E1 0 0 7(_ent(_in))))
		(_port (_int E2 0 0 8(_ent(_in))))
		(_port (_int E3 0 0 9(_ent(_in))))
		(_port (_int E4 0 0 10(_ent(_in))))
		(_port (_int E5 0 0 11(_ent(_in))))
		(_port (_int E6 0 0 12(_ent(_in))))
		(_port (_int E7 0 0 13(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 14(_array -1 ((_dto i 2 i 0)))))
		(_port (_int sel 1 0 14(_ent(_in))))
		(_port (_int S 0 0 15(_ent(_out))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs (_simple)(_trgt(9))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . comportamental 1 -1)
)
I 000044 55 3225          1499234848612 Ram
(_unit VHDL (ram 0 27(ram 0 46))
	(_version vd0)
	(_time 1499234848613 2017.07.05 03:07:28)
	(_source (\./../src/ram.vhd\))
	(_parameters tan)
	(_code 383c323d316f382f3d3c29623d3f3a3e393e6c3f3a)
	(_ent
		(_time 1499229524574)
	)
	(_object
		(_gen (_int BE -1 0 29 \16\ (_ent gms((i 16)))))
		(_gen (_int BP -1 0 30 \32\ (_ent gms((i 32)))))
		(_type (_int ~STRING~12 0 31(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int NA 0 0 31(_ent(_string \"mram.txt"\))))
		(_gen (_int Tz -3 0 32 \1.5 ns\ (_ent((ns 4609434218613702656)))))
		(_gen (_int Twrite -3 0 33 \1 ns\ (_ent((ns 4636737291354636288)))))
		(_gen (_int Tsetup -3 0 34 \1 ns\ (_ent gms((ns 4607182418800017408)))))
		(_gen (_int Tread -3 0 35 \1 ns\ (_ent gms((ns 4636737291354636288)))))
		(_port (_int enable -4 0 38(_ent(_in)(_event))))
		(_port (_int rw -4 0 39(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~12 0 40(_array -4 ((_dto c 2 i 0)))))
		(_port (_int ender 1 0 40(_ent(_in)(_lastevent))))
		(_port (_int pronto -4 0 41(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~12 0 42(_array -4 ((_dto c 3 i 0)))))
		(_port (_int dado 2 0 42(_ent(_inout)(_lastevent))))
		(_type (_int ~STD_LOGIC_VECTOR{BP/4-1~downto~0}~13 0 49(_array -4 ((_dto c 4 i 0)))))
		(_type (_int tipo_memoria 0 49(_array 3 ((_to i 0 c 5)))))
		(_sig (_int Mram 4 0 50(_arch(_uni((_others(_others(i 2)))))(_param_in)(_param_out))))
		(_type (_int ~INTEGER~range~0~to~{2**BE-1}~13 0 58(_scalar (_to i 0 c 6))))
		(_var (_int endereco 5 0 58(_prcs 0)))
		(_type (_int ~INTEGER~range~0~to~{2**BE-1}~131 0 59(_scalar (_to i 0 c 7))))
		(_var (_int endereco1 6 0 59(_prcs 0)))
		(_type (_int ~INTEGER~range~0~to~{2**BE-1}~132 0 60(_scalar (_to i 0 c 8))))
		(_var (_int endereco2 7 0 60(_prcs 0)))
		(_type (_int ~INTEGER~range~0~to~{2**BE-1}~133 0 61(_scalar (_to i 0 c 9))))
		(_var (_int endereco3 8 0 61(_prcs 0)))
		(_var (_int inicio -4 0 62(_prcs 0((i 3)))))
		(_type (_int HexTable 0 64(_array -1 ((_uto i 0 i 255(_enum -2))))))
		(_type (_int ~HexTable{'0'~to~'F'}~13 0 66(_array -1 ((_to i 48 i 70(_enum -2))))))
		(_cnst (_int lookup 10 0 66(_int(((i 0))((i 1))((i 2))((i 3))((i 4))((i 5))((i 6))((i 7))((i 8))((i 9))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i 10))((i 11))((i 12))((i 13))((i 14))((i 15))))))
		(_prcs
			(Carga_Inicial_e_Ram_Memoria(_arch 0 0 57(_prcs (_simple)(_trgt(3)(4)(5))(_sens(0))(_mon)(_read(1)(2)(4)(5)))))
		)
		(_subprogram
			(_int fill_memory 1 0 63(_arch(_proc)))
			(_ext READLINE (2 0))
			(_ext READ (2 14))
			(_ext READ (2 10))
		)
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extstd.TEXTIO.TEXT (2 TEXT)))
		(_type (_ext ~extstd.TEXTIO.LINE (2 LINE)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (1 STD_LOGIC_VECTOR)))
	)
	(_split (5)
	)
	(_use (std(standard))(ieee(std_logic_1164))(std(TEXTIO))(ieee(STD_LOGIC_SIGNED))(ieee(std_logic_arith)))
	(_model . Ram 10 -1)
)
I 000055 55 969           1499234848665 comportamental
(_unit VHDL (mux_4x1_32b 0 4(comportamental 0 10))
	(_version vd0)
	(_time 1499234848666 2017.07.05 03:07:28)
	(_source (\./../src/mux_4x1_32b.vhd\))
	(_parameters tan)
	(_code 67623b6665313b723061733c3e6466623164646465)
	(_ent
		(_time 1499229523526)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 5(_array -1 ((_dto i 31 i 0)))))
		(_port (_int E1 0 0 5(_ent(_in))))
		(_port (_int E2 0 0 5(_ent(_in))))
		(_port (_int E3 0 0 5(_ent(_in))))
		(_port (_int E4 0 0 5(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1 ((_dto i 1 i 0)))))
		(_port (_int sel 1 0 6(_ent(_in))))
		(_port (_int S 0 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs (_simple)(_trgt(5))(_sens(0)(1)(2)(3)(4)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . comportamental 1 -1)
)
I 000046 55 1465          1499234848723 UC_CD
(_unit VHDL (uc_cached 0 28(uc_cd 0 49))
	(_version vd0)
	(_time 1499234848724 2017.07.05 03:07:28)
	(_source (\./../src/uc_cached.vhd\))
	(_parameters tan)
	(_code a5a1a8f2a3f1a7b3afa4b4fff7a3ada3a0a3a1a2a0)
	(_ent
		(_time 1499229523288)
	)
	(_object
		(_port (_int CLK -1 0 30(_ent(_in)(_event))))
		(_port (_int HitD -1 0 31(_ent(_in))))
		(_port (_int RWDP -1 0 32(_ent(_in))))
		(_port (_int MenableDProc -1 0 33(_ent(_in))))
		(_port (_int ReadyMD -1 0 34(_ent(_in))))
		(_port (_int OvfO -1 0 35(_ent(_in))))
		(_port (_int ReadyMEM -1 0 36(_ent(_in))))
		(_port (_int RWD -1 0 37(_ent(_out))))
		(_port (_int MenableD -1 0 38(_ent(_out))))
		(_port (_int ReadyDProc -1 0 39(_ent(_out))))
		(_port (_int RWDM -1 0 40(_ent(_out))))
		(_port (_int RWM -1 0 41(_ent(_out))))
		(_port (_int OvfI -1 0 42(_ent(_out))))
		(_port (_int MenableMEM -1 0 43(_ent(_out))))
		(_type (_int STATE 0 50(_enum1 i missd rhitd whitd rdd mprdyd ibuff rhitdbuff whitdbuff rddbuff (_to i 0 i 9))))
		(_sig (_int estado 0 0 51(_arch(_uni((i 0))))))
		(_sig (_int next_estado 0 0 52(_arch(_uni))))
		(_prcs
			(line__54(_arch 0 0 54(_prcs (_simple)(_trgt(7)(8)(9)(10)(11)(12)(13)(15))(_sens(1)(2)(3)(4)(5)(6)(14)))))
			(line__169(_arch 1 0 169(_prcs (_trgt(14))(_sens(0)(15))(_dssslsensitivity 1))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . UC_CD 2 -1)
)
I 000046 55 1082          1499234848759 UCMPA
(_unit VHDL (uc_mp 0 28(ucmpa 0 40))
	(_version vd0)
	(_time 1499234848760 2017.07.05 03:07:28)
	(_source (\./../src/uc_mp.vhd\))
	(_parameters tan)
	(_code c5c1c890c391c7d39294d59e91c3c6c093c391c2c5)
	(_ent
		(_time 1499229523557)
	)
	(_object
		(_port (_int CLK -1 0 30(_ent(_in)(_event))))
		(_port (_int MenableD -1 0 31(_ent(_in))))
		(_port (_int MenableI -1 0 32(_ent(_in))))
		(_port (_int OvfO -1 0 33(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 34(_array -1 ((_dto i 1 i 0)))))
		(_port (_int Sel 0 0 34(_ent(_out))))
		(_type (_int STATE 0 41(_enum1 s i d b (_to i 0 i 3))))
		(_sig (_int estado 1 0 42(_arch(_uni((i 0))))))
		(_sig (_int next_estado 1 0 43(_arch(_uni))))
		(_prcs
			(line__45(_arch 0 0 45(_prcs (_simple)(_trgt(4)(6))(_sens(1)(2)(3)(5)))))
			(line__81(_arch 1 0 81(_prcs (_trgt(5))(_sens(0)(6))(_dssslsensitivity 1))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(771)
	)
	(_model . UCMPA 2 -1)
)
I 000054 55 1202          1499234848786 UC_CACHEI_ASM
(_unit VHDL (uc_cachei 0 28(uc_cachei_asm 0 44))
	(_version vd0)
	(_time 1499234848787 2017.07.05 03:07:28)
	(_source (\./../src/uc_cachei.vhd\))
	(_parameters tan)
	(_code e4e0e9b7e3b0e6f2e3b1f5beb6e2ece2e1e2ede3e1)
	(_ent
		(_time 1499229523582)
	)
	(_object
		(_port (_int CLK -1 0 30(_ent(_in)(_event))))
		(_port (_int HitI -1 0 31(_ent(_in))))
		(_port (_int MenableProc -1 0 32(_ent(_in))))
		(_port (_int ReadyMI -1 0 33(_ent(_in))))
		(_port (_int ReadyMEM -1 0 34(_ent(_in))))
		(_port (_int MenableI -1 0 35(_ent(_out))))
		(_port (_int RWI -1 0 36(_ent(_out))))
		(_port (_int MenableMem -1 0 37(_ent(_out))))
		(_port (_int ReadyIProc -1 0 38(_ent(_out))))
		(_type (_int STATE 0 45(_enum1 i missi hi mprdyi rdi (_to i 0 i 4))))
		(_sig (_int estado 0 0 46(_arch(_uni((i 0))))))
		(_sig (_int next_estado 0 0 47(_arch(_uni))))
		(_prcs
			(line__49(_arch 0 0 49(_prcs (_simple)(_trgt(5)(6)(7)(8)(10))(_sens(1)(2)(3)(4)(9)))))
			(line__95(_arch 1 0 95(_prcs (_trgt(9))(_sens(0)(10))(_dssslsensitivity 1))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . UC_CACHEI_ASM 2 -1)
)
I 000055 55 2087          1499234848821 comportamental
(_unit VHDL (regfile 0 6(comportamental 0 20))
	(_version vd0)
	(_time 1499234848822 2017.07.05 03:07:28)
	(_source (\./../src/regfile.vhd\))
	(_parameters tan)
	(_code 0307080505545015070d1a59010506040105060504)
	(_ent
		(_time 1499233796764)
	)
	(_object
		(_port (_int Reset -1 0 8(_ent(_in))))
		(_port (_int Clk -1 0 9(_ent(_in)(_event))))
		(_port (_int RegWrite -1 0 10(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 11(_array -1 ((_dto i 4 i 0)))))
		(_port (_int ReadReg1 0 0 11(_ent(_in))))
		(_port (_int ReadReg2 0 0 12(_ent(_in))))
		(_port (_int WriteReg 0 0 13(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 14(_array -1 ((_dto i 31 i 0)))))
		(_port (_int WriteData 1 0 14(_ent(_in))))
		(_port (_int ReadData1 1 0 15(_ent(_out))))
		(_port (_int ReadData2 1 0 16(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 23(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rede_reg 0 23(_array 2 ((_to i 0 i 31)))))
		(_var (_int regfile 3 0 24(_prcs 0((_others(_others(i 2)))))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs (_simple)(_trgt(7)(8))(_sens(0)(1)(2)(3)(4)(5))(_mon)(_read(6)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . comportamental 1 -1)
)
I 000055 55 1073          1499234848903 comportamental
(_unit VHDL (sign_extend 0 4(comportamental 0 11))
	(_version vd0)
	(_time 1499234848904 2017.07.05 03:07:28)
	(_source (\./../src/sign_extend.vhd\))
	(_parameters tan)
	(_code 51555b52590602470552170b055659565557545704)
	(_ent
		(_time 1499229523731)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 6(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Entrada 0 0 6(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1 ((_dto i 31 i 0)))))
		(_port (_int Saida 1 0 7(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 12(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int vetor 2 0 12(_arch(_uni))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs (_simple)(_trgt(1)(2))(_sens(0)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_static
		(50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
	)
	(_model . comportamental 1 -1)
)
I 000055 55 699           1499234848987 comportamental
(_unit VHDL (shift_left_2 0 4(comportamental 0 9))
	(_version vd0)
	(_time 1499234848988 2017.07.05 03:07:28)
	(_source (\./../src/shift_left_2.vhd\))
	(_parameters tan)
	(_code 9f9b9590c1c8c28999ca8bc69899cc999a9999989b)
	(_ent
		(_time 1499229524483)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 5(_array -1 ((_dto i 31 i 0)))))
		(_port (_int E 0 0 5(_ent(_in))))
		(_port (_int S 0 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment (_trgt(1))(_sens(0(d_29_0))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
	)
	(_model . comportamental 1 -1)
)
I 000055 55 788           1499234849011 comportamental
(_unit VHDL (re 0 4(comportamental 0 13))
	(_version vd0)
	(_time 1499234849012 2017.07.05 03:07:29)
	(_source (\./../src/re.vhd\))
	(_parameters tan)
	(_code bfbbb4ebece9e9a9bbbcade5ebb8bdb9bab8bdb9ba)
	(_ent
		(_time 1499229524513)
	)
	(_object
		(_port (_int CLK -1 0 6(_ent(_in)(_event))))
		(_port (_int Reset -1 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1 ((_dto i 4 i 0)))))
		(_port (_int D 0 0 8(_ent(_in))))
		(_port (_int S 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs (_trgt(3))(_sens(0)(1)(2))(_dssslsensitivity 1))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 2)
	)
	(_model . comportamental 1 -1)
)
I 000055 55 908           1499234849035 comportamental
(_unit VHDL (reg_32 0 4(comportamental 0 12))
	(_version vd0)
	(_time 1499234849036 2017.07.05 03:07:29)
	(_source (\./../src/reg_32.vhd\))
	(_parameters tan)
	(_code dedad58c8e898dcb89decd818dd9dcd8dbd8d9db88)
	(_ent
		(_time 1499229523860)
	)
	(_object
		(_port (_int CLK -1 0 6(_ent(_in)(_event))))
		(_port (_int ce -1 0 6(_ent(_in))))
		(_port (_int reset -1 0 6(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1 ((_dto i 31 i 0)))))
		(_port (_int E 0 0 7(_ent(_in))))
		(_port (_int S 0 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs (_trgt(4))(_sens(0)(2)(3))(_dssslsensitivity 1)(_read(1)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 50463490 33686018)
	)
	(_model . comportamental 1 -1)
)
I 000055 55 999           1499234849079 comportamental
(_unit VHDL (mux_4x1_16b 0 4(comportamental 1 15))
	(_version vd0)
	(_time 1499234849080 2017.07.05 03:07:29)
	(_source (\./../src/mux_4x1_5b.vhd\(\./../src/mux_4x1_16b.vhd\)))
	(_parameters tan)
	(_code fdf8a0acacaba1e8aaafe9a6a4fefcf8abfefcfefb)
	(_ent
		(_time 1499229524112)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 6(_array -1 ((_dto i 15 i 0)))))
		(_port (_int E0 0 0 6(_ent(_in))))
		(_port (_int E1 0 0 7(_ent(_in))))
		(_port (_int E2 0 0 8(_ent(_in))))
		(_port (_int E3 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1 ((_dto i 1 i 0)))))
		(_port (_int sel 1 0 10(_ent(_in))))
		(_port (_int S 0 0 11(_ent(_out))))
		(_prcs
			(line__17(_arch 0 1 17(_prcs (_simple)(_trgt(5))(_sens(0)(1)(2)(3)(4)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . comportamental 1 -1)
)
I 000055 55 2580          1499234849138 comportamental
(_unit VHDL (minst 0 5(comportamental 0 12))
	(_version vd0)
	(_time 1499234849139 2017.07.05 03:07:29)
	(_source (\./../src/minst.vhd\))
	(_parameters tan)
	(_code 3c393939666b3d2b3e6e2866393a353a693b3f3b38)
	(_ent
		(_time 1499229523477)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 7(_array -1 ((_dto i 11 i 0)))))
		(_port (_int ReadAddr 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int Inst 1 0 8(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 13(_array -1 ((_dto i 31 i 0)))))
		(_type (_int memoria 0 13(_array 2 ((_to i 0 i 4095)))))
		(_sig (_int mem 3 0 14(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment (_trgt(2(0))))))
			(line__17(_arch 1 0 17(_assignment (_trgt(2(1))))))
			(line__18(_arch 2 0 18(_assignment (_trgt(2(2))))))
			(line__19(_arch 3 0 19(_assignment (_trgt(2(3))))))
			(line__20(_arch 4 0 20(_assignment (_trgt(2(4))))))
			(line__21(_arch 5 0 21(_assignment (_trgt(2(8))))))
			(line__22(_arch 6 0 22(_assignment (_trgt(2(16))))))
			(line__23(_arch 7 0 23(_assignment (_trgt(2(1024))))))
			(line__24(_arch 8 0 24(_assignment (_trgt(2(1027))))))
			(line__25(_arch 9 0 25(_assignment (_trgt(2(1028))))))
			(line__26(_arch 10 0 26(_assignment (_trgt(2(1029))))))
			(line__27(_arch 11 0 27(_prcs (_simple)(_trgt(1))(_sens(0))(_mon)(_read(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33751554 33686018 33686018 33686018 50463234 33686018 33686018 33686275)
		(33686018 33686018 33686018 50463234 33686018 33686019 33751554 33686018)
		(33686018 33686018 33686274 33686018 33686018 33686019 33751554 33751555)
		(33686018 33686018 33686274 50463234 50463234 33686018 33686018 33686018)
		(50463234 33686018 33751810 33686274 33686018 33686018 33686018 33751555)
		(33686018 33686018 33751811 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686019 33686018 33686018 33686018 33686274 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019)
		(33751555 33686275 33686274 33686018 33686018 33686018 33686018 33751554)
		(33686019 33686275 33686274 50463234 33686018 33686018 33686018 33751554)
		(33686018 33686275 33686018 33686018 33686018 33686018 33686018 33686019)
	)
	(_model . comportamental 12 -1)
)
I 000055 55 667           1499234849163 comportamental
(_unit VHDL (mux_2x1_1b 0 4(comportamental 0 10))
	(_version vd0)
	(_time 1499234849164 2017.07.05 03:07:29)
	(_source (\./../src/mux_2x1_1b.vhd\))
	(_parameters tan)
	(_code 5b5e5e590c0d074e0d0b490002585a5e0d585a5d59)
	(_ent
		(_time 1499229523666)
	)
	(_object
		(_port (_int E0 -1 0 5(_ent(_in))))
		(_port (_int E1 -1 0 5(_ent(_in))))
		(_port (_int sel -1 0 6(_ent(_in))))
		(_port (_int S -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment (_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . comportamental 1 -1)
)
I 000055 55 747           1499234849186 comportamental
(_unit VHDL (mux_2x1_5b 0 5(comportamental 0 11))
	(_version vd0)
	(_time 1499234849187 2017.07.05 03:07:29)
	(_source (\./../src/mux_2x1_5b.vhd\))
	(_parameters tan)
	(_code 6b6e6e6a3c3d377e3d3c793032686a6e3d686e6d69)
	(_ent
		(_time 1499229524790)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1 ((_dto i 4 i 0)))))
		(_port (_int E0 0 0 6(_ent(_in))))
		(_port (_int E1 0 0 6(_ent(_in))))
		(_port (_int sel -1 0 7(_ent(_in))))
		(_port (_int S 0 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment (_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . comportamental 1 -1)
)
I 000055 55 890           1499234849217 comportamental
(_unit VHDL (mux_4x1_1b 0 4(comportamental 0 15))
	(_version vd0)
	(_time 1499234849218 2017.07.05 03:07:29)
	(_source (\./../src/mux_4x1_1b.vhd\))
	(_parameters tan)
	(_code 8a8f8f85dedcd69fddd89ed1d3898b8fdc898b8c88)
	(_ent
		(_time 1499229524538)
	)
	(_object
		(_port (_int E0 -1 0 6(_ent(_in))))
		(_port (_int E1 -1 0 7(_ent(_in))))
		(_port (_int E2 -1 0 8(_ent(_in))))
		(_port (_int E3 -1 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1 ((_dto i 1 i 0)))))
		(_port (_int sel 0 0 10(_ent(_in))))
		(_port (_int S -1 0 11(_ent(_out))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs (_simple)(_trgt(5))(_sens(0)(1)(2)(3)(4)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . comportamental 1 -1)
)
I 000055 55 751           1499234849242 comportamental
(_unit VHDL (mux_2x1_32b 0 4(comportamental 0 10))
	(_version vd0)
	(_time 1499234849243 2017.07.05 03:07:29)
	(_source (\./../src/mux_2x1_32b.vhd\))
	(_parameters tan)
	(_code a9acacffa5fff5bcfff9bbf2f0aaa8acffaaaaaaab)
	(_ent
		(_time 1499229524766)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 5(_array -1 ((_dto i 31 i 0)))))
		(_port (_int E1 0 0 5(_ent(_in))))
		(_port (_int E2 0 0 5(_ent(_in))))
		(_port (_int sel -1 0 6(_ent(_in))))
		(_port (_int S 0 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment (_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . comportamental 1 -1)
)
I 000043 55 10370         1499234849272 Mp
(_unit VHDL (mp 0 7(mp 0 26))
	(_version vd0)
	(_time 1499234849273 2017.07.05 03:07:29)
	(_source (\./../src/mp.vhd\))
	(_parameters tan)
	(_code c8cdcd9cc09fc8df9ece8c9399ce9ccfc8ce9ccfc8)
	(_ent
		(_time 1499229524702)
	)
	(_object
		(_gen (_int BE -1 0 9 \16\ (_ent gms((i 16)))))
		(_gen (_int BP -1 0 10 \32\ (_ent((i 32)))))
		(_gen (_int Tz -2 0 11 \1.5 ns\ (_ent((ns 4609434218613702656)))))
		(_gen (_int Twrite -2 0 12 \1 ns\ (_ent((ns 4636737291354636288)))))
		(_gen (_int Tsetup -2 0 13 \1 ns\ (_ent((ns 4607182418800017408)))))
		(_gen (_int Tread -2 0 14 \1 ns\ (_ent gms((ns 4636737291354636288)))))
		(_port (_int enable -3 0 17(_ent(_in)(_event))))
		(_port (_int rw -3 0 18(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~12 0 19(_array -3 ((_dto c 1 i 0)))))
		(_port (_int ender 0 0 19(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{511~downto~0}~12 0 20(_array -3 ((_dto i 511 i 0)))))
		(_port (_int dado 1 0 20(_ent(_in))))
		(_port (_int pronto -3 0 21(_ent(_out))))
		(_port (_int dadoOut 1 0 22(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{BP/4-1~downto~0}~13 0 29(_array -3 ((_dto c 2 i 0)))))
		(_type (_int tipo_memoria 0 29(_array 2 ((_to i 0 c 3)))))
		(_sig (_int MMp 3 0 30(_arch(_uni(((_string \"00000000"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"00000100"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"00000011"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"00000101"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"00000010"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"00000001"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"00000101"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"00100000"\))((_string \"00100000"\))((_string \"10001100"\))((_string \"00000101"\))((_string \"00000000"\))((_string \"00010100"\))((_string \"00001100"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"00110000"\))((_string \"00001000"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"00100100"\))((_string \"00100011"\))((_string \"10100011"\))((_string \"11111111"\))((_string \"11101100"\))((_string \"00000000"\))((_string \"00000011"\))((_string \"11101000"\))((_string \"00100000"\))((_string \"10101111"\))((_string \"10111111"\))((_string \"00000000"\))((_string \"00010000"\))((_string \"10101111"\))((_string \"10110011"\))((_string \"00000000"\))((_string \"00001100"\))((_string \"10101111"\))((_string \"10110010"\))((_string \"00000000"\))((_string \"00001000"\))((_string \"10101111"\))((_string \"10110001"\))((_string \"00000000"\))((_string \"00000100"\))((_string \"10101111"\))((_string \"10110000"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"00000100"\))((_string \"10010000"\))((_string \"00100000"\))((_string \"00000000"\))((_string \"00000101"\))((_string \"10011000"\))((_string \"00100000"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"10000000"\))((_string \"00100000"\))((_string \"00000010"\))((_string \"00010011"\))((_string \"01000000"\))((_string \"00101010"\))((_string \"00010001"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"10101000"\))((_string \"00100010"\))((_string \"00010001"\))((_string \"11111111"\))((_string \"11111111"\))((_string \"00101010"\))((_string \"00101000"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"00010101"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"10011100"\))((_string \"00000010"\))((_string \"00100000"\))((_string \"01001000"\))((_string \"10000000"\))((_string \"00000010"\))((_string \"01001001"\))((_string \"01010000"\))((_string \"00100000"\))((_string \"10001101"\))((_string \"01001011"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"10001101"\))((_string \"01001100"\))((_string \"00000000"\))((_string \"00000100"\))((_string \"00000001"\))((_string \"10001011"\))((_string \"01000000"\))((_string \"00101010"\))((_string \"00010001"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"10011100"\))((_string \"00000010"\))((_string \"01000000"\))((_string \"00100000"\))((_string \"00100000"\))((_string \"00000010"\))((_string \"00100000"\))((_string \"00101000"\))((_string \"00100000"\))((_string \"00001100"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"11010000"\))((_string \"00100010"\))((_string \"00100011"\))((_string \"11111111"\))((_string \"11111111"\))((_string \"00000000"\))((_string \"00000011"\))((_string \"10001000"\))((_string \"00100000"\))((_string \"00001000"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"01100100"\))((_string \"00100010"\))((_string \"00000011"\))((_string \"00000000"\))((_string \"00000001"\))((_string \"00000000"\))((_string \"01100000"\))((_string \"10000000"\))((_string \"00100000"\))((_string \"00001000"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"01011000"\))((_string \"10001111"\))((_string \"10110000"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"10001111"\))((_string \"10110001"\))((_string \"00000000"\))((_string \"00000100"\))((_string \"10001111"\))((_string \"10110010"\))((_string \"00000000"\))((_string \"00001000"\))((_string \"10001111"\))((_string \"10110011"\))((_string \"00000000"\))((_string \"00001100"\))((_string \"10001111"\))((_string \"10111111"\))((_string \"00000000"\))((_string \"00010000"\))((_string \"00100011"\))((_string \"10100011"\))((_string \"00000000"\))((_string \"00010100"\))((_string \"00000000"\))((_string \"01100000"\))((_string \"11101000"\))((_string \"00100000"\))((_string \"00000011"\))((_string \"11100000"\))((_string \"00000000"\))((_string \"00001000"\))((_string \"00000000"\))((_string \"10100000"\))((_string \"01001000"\))((_string \"10000000"\))((_string \"00000000"\))((_string \"10001001"\))((_string \"00011000"\))((_string \"00100000"\))((_string \"00000000"\))((_string \"01100000"\))((_string \"01001000"\))((_string \"00100000"\))((_string \"10001101"\))((_string \"00101000"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"10001101"\))((_string \"00101010"\))((_string \"00000000"\))((_string \"00000100"\))((_string \"10101101"\))((_string \"00101010"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"10101101"\))((_string \"00101000"\))((_string \"00000000"\))((_string \"00000100"\))((_string \"00000011"\))((_string \"11100000"\))((_string \"00000000"\))((_string \"00001000"\))(_others(_others(i 2))))))))
		(_type (_int ~INTEGER~range~0~to~{2**BE-1}~13 0 92(_scalar (_to i 0 c 4))))
		(_var (_int endereco 4 0 92(_prcs 0)))
		(_prcs
			(line__91(_arch 0 0 91(_prcs (_simple)(_trgt(4)(5)(5(d_7_0))(5(d_15_8))(5(d_23_16))(5(d_31_24))(5(d_39_32))(5(d_47_40))(5(d_55_48))(5(d_63_56))(5(d_71_64))(5(d_79_72))(5(d_87_80))(5(d_95_88))(5(d_103_96))(5(d_111_104))(5(d_119_112))(5(d_127_120))(5(d_135_128))(5(d_143_136))(5(d_151_144))(5(d_159_152))(5(d_167_160))(5(d_175_168))(5(d_183_176))(5(d_191_184))(5(d_199_192))(5(d_207_200))(5(d_215_208))(5(d_223_216))(5(d_231_224))(5(d_239_232))(5(d_247_240))(5(d_255_248))(5(d_263_256))(5(d_271_264))(5(d_279_272))(5(d_287_280))(5(d_295_288))(5(d_303_296))(5(d_311_304))(5(d_319_312))(5(d_327_320))(5(d_335_328))(5(d_343_336))(5(d_351_344))(5(d_359_352))(5(d_367_360))(5(d_375_368))(5(d_383_376))(5(d_391_384))(5(d_399_392))(5(d_407_400))(5(d_415_408))(5(d_423_416))(5(d_431_424))(5(d_439_432))(5(d_447_440))(5(d_455_448))(5(d_463_456))(5(d_471_464))(5(d_479_472))(5(d_487_480))(5(d_495_488))(5(d_503_496))(5(d_511_504))(6))(_sens(0))(_mon)(_read(1)(2)(3(d_7_0))(3(d_15_8))(3(d_23_16))(3(d_31_24))(3(d_39_32))(3(d_47_40))(3(d_55_48))(3(d_63_56))(3(d_71_64))(3(d_79_72))(3(d_87_80))(3(d_95_88))(3(d_103_96))(3(d_111_104))(3(d_119_112))(3(d_127_120))(3(d_135_128))(3(d_143_136))(3(d_151_144))(3(d_159_152))(3(d_167_160))(3(d_175_168))(3(d_183_176))(3(d_191_184))(3(d_199_192))(3(d_207_200))(3(d_215_208))(3(d_223_216))(3(d_231_224))(3(d_239_232))(3(d_247_240))(3(d_255_248))(3(d_263_256))(3(d_271_264))(3(d_279_272))(3(d_287_280))(3(d_295_288))(3(d_303_296))(3(d_311_304))(3(d_319_312))(3(d_327_320))(3(d_335_328))(3(d_343_336))(3(d_351_344))(3(d_359_352))(3(d_367_360))(3(d_375_368))(3(d_383_376))(3(d_391_384))(3(d_399_392))(3(d_407_400))(3(d_415_408))(3(d_423_416))(3(d_431_424))(3(d_439_432))(3(d_447_440))(3(d_455_448))(3(d_463_456))(3(d_471_464))(3(d_479_472))(3(d_487_480))(3(d_495_488))(3(d_503_496))(3(d_511_504))(6)))))
		)
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (1 STD_LOGIC_VECTOR)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_static
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
	)
	(_model . Mp 5 -1)
)
I 000055 55 1807          1499234849361 comportamental
(_unit VHDL (maprom_cop 0 5(comportamental 0 13))
	(_version vd0)
	(_time 1499234849362 2017.07.05 03:07:29)
	(_source (\./../src/maprom_cop.vhd\))
	(_parameters tan)
	(_code 16131011114042011545504c131340101510401116)
	(_ent
		(_time 1499229524660)
	)
	(_object
		(_port (_int CLK -1 0 7(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8(_array -1 ((_dto i 5 i 0)))))
		(_port (_int cop 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 9(_array -1 ((_dto i 4 i 0)))))
		(_port (_int Lcop 1 0 9(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 14(_array -1 ((_dto i 4 i 0)))))
		(_type (_int memoria 0 14(_array 2 ((_to i 0 i 63)))))
		(_sig (_int mem 3 0 15(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__17(_arch 0 0 17(_assignment (_trgt(3(2))))))
			(line__18(_arch 1 0 18(_assignment (_trgt(3(3))))))
			(line__19(_arch 2 0 19(_assignment (_trgt(3(4))))))
			(line__20(_arch 3 0 20(_assignment (_trgt(3(5))))))
			(line__21(_arch 4 0 21(_assignment (_trgt(3(8))))))
			(line__22(_arch 5 0 22(_assignment (_trgt(3(10))))))
			(line__23(_arch 6 0 23(_assignment (_trgt(3(35))))))
			(line__24(_arch 7 0 24(_assignment (_trgt(3(43))))))
			(line__25(_arch 8 0 25(_assignment (_trgt(3(63))))))
			(line__26(_arch 9 0 26(_prcs (_trgt(2))(_sens(0)(1)(3))(_dssslsensitivity 1)(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50463235 2)
		(50463235 3)
		(50529026 2)
		(33686019 2)
		(50528770 2)
		(33751810 2)
		(50463234 3)
		(33751554 2)
		(33686018 2)
	)
	(_model . comportamental 10 -1)
)
I 000055 55 3846          1499234849421 comportamental
(_unit VHDL (mc 0 5(comportamental 0 13))
	(_version vd0)
	(_time 1499234849422 2017.07.05 03:07:29)
	(_source (\./../src/mc.vhd\))
	(_parameters tan)
	(_code 55505356530255435401110f075301535653015356)
	(_ent
		(_time 1499229524825)
	)
	(_object
		(_port (_int CLK -1 0 7(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1 ((_dto i 4 i 0)))))
		(_port (_int Estd 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{29~downto~0}~12 0 9(_array -1 ((_dto i 29 i 0)))))
		(_port (_int MicroInst 1 0 9(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{29~downto~0}~13 0 14(_array -1 ((_dto i 29 i 0)))))
		(_type (_int memoria 0 14(_array 2 ((_to i 0 i 31)))))
		(_sig (_int mem 3 0 15(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__17(_arch 0 0 17(_assignment (_trgt(3(0))))))
			(line__18(_arch 1 0 18(_assignment (_trgt(3(1))))))
			(line__19(_arch 2 0 19(_assignment (_trgt(3(2))))))
			(line__20(_arch 3 0 20(_assignment (_trgt(3(3))))))
			(line__21(_arch 4 0 21(_assignment (_trgt(3(4))))))
			(line__22(_arch 5 0 22(_assignment (_trgt(3(5))))))
			(line__23(_arch 6 0 23(_assignment (_trgt(3(6))))))
			(line__24(_arch 7 0 24(_assignment (_trgt(3(7))))))
			(line__25(_arch 8 0 25(_assignment (_trgt(3(8))))))
			(line__26(_arch 9 0 26(_assignment (_trgt(3(9))))))
			(line__27(_arch 10 0 27(_assignment (_trgt(3(10))))))
			(line__28(_arch 11 0 28(_assignment (_trgt(3(11))))))
			(line__29(_arch 12 0 29(_assignment (_trgt(3(12))))))
			(line__30(_arch 13 0 30(_assignment (_trgt(3(13))))))
			(line__31(_arch 14 0 31(_assignment (_trgt(3(14))))))
			(line__32(_arch 15 0 32(_assignment (_trgt(3(15))))))
			(line__33(_arch 16 0 33(_assignment (_trgt(3(16))))))
			(line__34(_arch 17 0 34(_assignment (_trgt(3(17))))))
			(line__35(_arch 18 0 35(_assignment (_trgt(3(18))))))
			(line__36(_arch 19 0 36(_assignment (_trgt(3(19))))))
			(line__37(_arch 20 0 37(_assignment (_trgt(3(20))))))
			(line__38(_arch 21 0 38(_assignment (_trgt(3(21))))))
			(line__39(_arch 22 0 39(_prcs (_trgt(2))(_sens(0)(1)(3))(_dssslsensitivity 1)(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 50463234 33686018 33686018 33686018 33686018 33686018 514)
		(33686274 33751554 33686018 33686019 33686018 33686018 33751554 770)
		(33686019 50463234 33686018 33686019 33686018 33686018 33686274 514)
		(33751810 50463234 50463234 33686019 33686018 33686275 33686019 515)
		(33751810 50463234 33751554 33686018 33686018 33686274 50463234 515)
		(33686018 50463234 33686018 33686019 33686018 50463234 33686019 514)
		(33686018 50463234 33686018 33686019 33686018 33686274 33686019 514)
		(33686018 50463234 33686018 50528771 33686018 50463234 33686019 514)
		(33686018 50463234 33686018 33686019 33686019 50463234 33686019 514)
		(33686018 50463234 33686018 50463235 33686018 50463234 33686019 514)
		(33686018 50463234 33686018 50463235 33686019 50463234 33686019 514)
		(33686018 50463234 33686018 33751555 33686018 50463234 33686019 514)
		(33686018 50463234 33686018 33751555 33686018 50463490 33686019 514)
		(33686018 50463234 33686018 33751555 33686019 50463234 33686019 514)
		(33751554 50529027 33686018 33686019 33686019 33686018 33686018 514)
		(33751554 50463234 33686018 33686019 33686274 33686018 33686274 514)
		(33751554 50463234 33686019 33686019 33686019 33686018 33686018 514)
		(33686018 50463234 33686018 33686019 33751554 33686018 33686274 514)
		(50463234 33686274 33751555 33686018 50463234 33751554 33686019 514)
		(33686018 50463234 33686018 33686019 33751810 33686018 33686274 514)
	)
	(_model . comportamental 23 -1)
)
I 000055 55 1277          1499234849556 comportamental
(_unit VHDL (mdado 0 5(comportamental 0 12))
	(_version vd0)
	(_time 1499234849557 2017.07.05 03:07:29)
	(_source (\./../src/mdado.vhd\))
	(_parameters tan)
	(_code e2e7e4b1e4b5b7f4e7e1a4b8e7e4e6e4e3e4e6e4b4)
	(_ent
		(_time 1499229523942)
	)
	(_object
		(_port (_int CLK -1 0 6(_ent(_in)(_event))))
		(_port (_int Menable -1 0 6(_ent(_in))))
		(_port (_int rw -1 0 6(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 7(_array -1 ((_dto i 11 i 0)))))
		(_port (_int Addr 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int WriteData 1 0 8(_ent(_in))))
		(_port (_int ReadData 1 0 9(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 13(_array -1 ((_dto i 31 i 0)))))
		(_type (_int memoria 0 13(_array 2 ((_to i 0 i 4095)))))
		(_sig (_int mem 3 0 14(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs (_simple)(_trgt(5)(6))(_sens(0)(1)(2)(3))(_mon)(_read(4)(6)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . comportamental 1 -1)
)
I 000055 55 1740          1499234849591 comportamental
(_unit VHDL (maprom_funct 0 5(comportamental 0 13))
	(_version vd0)
	(_time 1499234849592 2017.07.05 03:07:29)
	(_source (\./../src/maprom_funct.vhd\))
	(_parameters tan)
	(_code 01040607015755160253475b040457070706040754)
	(_ent
		(_time 1499229525052)
	)
	(_object
		(_port (_int CLK -1 0 7(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8(_array -1 ((_dto i 5 i 0)))))
		(_port (_int cop 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 9(_array -1 ((_dto i 4 i 0)))))
		(_port (_int Lcop 1 0 9(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 14(_array -1 ((_dto i 4 i 0)))))
		(_type (_int memoria 0 14(_array 2 ((_to i 0 i 63)))))
		(_sig (_int mem 3 0 15(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__17(_arch 0 0 17(_assignment (_trgt(3(0))))))
			(line__18(_arch 1 0 18(_assignment (_trgt(3(8))))))
			(line__19(_arch 2 0 19(_assignment (_trgt(3(32))))))
			(line__20(_arch 3 0 20(_assignment (_trgt(3(33))))))
			(line__21(_arch 4 0 21(_assignment (_trgt(3(34))))))
			(line__22(_arch 5 0 22(_assignment (_trgt(3(36))))))
			(line__23(_arch 6 0 23(_assignment (_trgt(3(37))))))
			(line__24(_arch 7 0 24(_assignment (_trgt(3(42))))))
			(line__25(_arch 8 0 25(_prcs (_trgt(2))(_sens(0)(1)(3))(_dssslsensitivity 1)(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33751810 3)
		(33751555 3)
		(33751554 3)
		(50528770 3)
		(33686274 2)
		(33686274 3)
		(50463490 2)
		(50463490 3)
	)
	(_model . comportamental 9 -1)
)
I 000052 55 4355          1499234849632 Cache_dados
(_unit VHDL (cache_dados 0 29(cache_dados 0 52))
	(_version vd0)
	(_time 1499234849633 2017.07.05 03:07:29)
	(_source (\./../src/cache_dados.vhd\))
	(_parameters tan)
	(_code 30356035316767266a322569373634363136343666)
	(_ent
		(_time 1499231467169)
	)
	(_object
		(_gen (_int Tacesso -1 0 31 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_port (_int menable -2 0 34(_ent(_in)(_event))))
		(_port (_int OvfI -2 0 35(_ent(_in)(_event))))
		(_port (_int RW -2 0 36(_ent(_in))))
		(_port (_int RW_mem -2 0 37(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 38(_array -2 ((_dto i 15 i 0)))))
		(_port (_int Ender 0 0 38(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 39(_array -2 ((_dto i 31 i 0)))))
		(_port (_int Dados_entrada 1 0 39(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{511~downto~0}~12 0 40(_array -2 ((_dto i 511 i 0)))))
		(_port (_int Dados_mem 2 0 40(_ent(_in))))
		(_port (_int Dados_buffer 2 0 41(_ent(_out))))
		(_port (_int Ender_buffer 0 0 42(_ent(_out))))
		(_port (_int Dados_saida 1 0 43(_ent(_out))))
		(_port (_int Hit -2 0 44(_ent(_out))))
		(_port (_int OvfO -2 0 45(_ent(_out))))
		(_port (_int ReadyMD -2 0 46(_ent(_out))))
		(_port (_int v1 1 0 47(_ent(_out))))
		(_port (_int v2 1 0 47(_ent(_out))))
		(_port (_int v3 1 0 47(_ent(_out))))
		(_port (_int v4 1 0 47(_ent(_out))))
		(_port (_int v5 1 0 47(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 53(_array -2 ((_dto i 31 i 0)))))
		(_type (_int cache 0 53(_array 3 ((_to i 0 i 2047)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 54(_array -2 ((_dto i 2 i 0)))))
		(_type (_int tabela_tag 0 54(_array 5 ((_to i 0 i 127)))))
		(_sig (_int CacheD1 4 0 55(_arch(_uni((_others(_others(i 2))))))))
		(_sig (_int CacheD2 4 0 56(_arch(_uni((_others(_others(i 2))))))))
		(_sig (_int Tag_tab1 6 0 57(_arch(_uni((_others(_others(i 2))))))))
		(_sig (_int Tag_tab2 6 0 58(_arch(_uni((_others(_others(i 2))))))))
		(_type (_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 59(_array -2 ((_dto i 127 i 0)))))
		(_sig (_int Valid_tab1 7 0 59(_arch(_uni((_others(i 2)))))))
		(_sig (_int Valid_tab2 7 0 60(_arch(_uni((_others(i 2)))))))
		(_sig (_int LRU_tab1 7 0 61(_arch(_uni((_others(i 3)))))))
		(_sig (_int LRU_tab2 7 0 62(_arch(_uni((_others(i 2)))))))
		(_sig (_int Dirty1 7 0 63(_arch(_uni((_others(i 2)))))))
		(_sig (_int Dirty2 7 0 64(_arch(_uni((_others(i 2)))))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 65(_array -2 ((_dto i 2 i 0)))))
		(_sig (_int Tag_eq1 8 0 65(_arch(_uni((_others(i 2)))))))
		(_sig (_int Tag_eq2 8 0 66(_arch(_uni((_others(i 2)))))))
		(_sig (_int Hit1 -2 0 67(_arch(_uni((i 2))))))
		(_sig (_int Hit2 -2 0 68(_arch(_uni((i 2))))))
		(_prcs
			(line__73(_arch 0 0 73(_assignment (_trgt(28))(_sens(20)(4(d_12_6)))(_mon))))
			(line__74(_arch 1 0 74(_assignment (_trgt(29))(_sens(21)(4(d_12_6)))(_mon))))
			(line__75(_arch 2 0 75(_assignment (_trgt(30))(_sens(22)(28(2))(28(1))(28(0))(4(d_12_6))(4(15))(4(14))(4(13)))(_mon))))
			(line__76(_arch 3 0 76(_assignment (_trgt(31))(_sens(23)(29(2))(29(1))(29(0))(4(d_12_6))(4(15))(4(14))(4(13)))(_mon))))
			(line__77(_arch 4 0 77(_assignment (_trgt(10))(_sens(30)(31)))))
			(line__78(_arch 5 0 78(_prcs (_simple)(_trgt(18)(19)(20)(21)(22)(23)(24)(25)(26)(27)(7(d_31_0))(7(d_63_32))(7(d_95_64))(7(d_127_96))(7(d_159_128))(7(d_191_160))(7(d_223_192))(7(d_255_224))(7(d_287_256))(7(d_319_288))(7(d_351_320))(7(d_383_352))(7(d_415_384))(7(d_447_416))(7(d_479_448))(7(d_511_480))(8)(9)(11)(12)(13)(14)(15)(16)(17))(_sens(0)(1)(2)(3))(_mon)(_read(18)(19)(20)(21)(22)(23)(24)(25)(26)(27)(30)(31)(4(d_12_2))(4(d_15_13))(4(d_12_6))(5)(6(d_31_0))(6(d_63_32))(6(d_95_64))(6(d_127_96))(6(d_159_128))(6(d_191_160))(6(d_223_192))(6(d_255_224))(6(d_287_256))(6(d_319_288))(6(d_351_320))(6(d_383_352))(6(d_415_384))(6(d_447_416))(6(d_479_448))(6(d_511_480))))))
		)
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (1 STD_LOGIC_VECTOR)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(33686018 514)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
	)
	(_model . Cache_dados 6 -1)
)
I 000051 55 2477          1499234849719 Cache_Inst
(_unit VHDL (cache_inst 0 29(cache_inst 0 45))
	(_version vd0)
	(_time 1499234849720 2017.07.05 03:07:29)
	(_source (\./../src/cache_inst.vhd\))
	(_parameters tan)
	(_code 7e7b2e7f2a292968752c6b27797877782b797d797a)
	(_ent
		(_time 1499229523361)
	)
	(_object
		(_gen (_int Tacesso -1 0 31 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_port (_int menable -2 0 34(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 35(_array -2 ((_dto i 15 i 0)))))
		(_port (_int Ender 0 0 35(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{511~downto~0}~12 0 36(_array -2 ((_dto i 511 i 0)))))
		(_port (_int Dados_from_mem 1 0 36(_ent(_in))))
		(_port (_int W -2 0 37(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 38(_array -2 ((_dto i 31 i 0)))))
		(_port (_int Dados_cache 2 0 38(_ent(_out))))
		(_port (_int Hit -2 0 39(_ent(_out))))
		(_port (_int ReadyMI -2 0 40(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 46(_array -2 ((_dto i 31 i 0)))))
		(_type (_int cache 0 46(_array 3 ((_to i 0 i 4095)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 47(_array -2 ((_dto i 1 i 0)))))
		(_type (_int tabela_tag 0 47(_array 5 ((_to i 0 i 255)))))
		(_sig (_int CacheI 4 0 49(_arch(_uni((_others(_others(i 2))))))))
		(_sig (_int Tag_tab 6 0 50(_arch(_uni((_others(_others(i 2))))))))
		(_type (_int ~STD_LOGIC_VECTOR{255~downto~0}~13 0 51(_array -2 ((_dto i 255 i 0)))))
		(_sig (_int Valid_tab 7 0 51(_arch(_uni((_others(i 2)))))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~132 0 52(_array -2 ((_dto i 1 i 0)))))
		(_sig (_int Tag_eq 8 0 52(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__55(_arch 0 0 55(_prcs (_simple)(_trgt(4)(5)(6)(7)(8)(9)(10))(_sens(0)(3))(_mon)(_read(1(d_15_14))(1(d_13_2))(1(15))(1(14))(1(d_13_6))(2(d_31_0))(2(d_63_32))(2(d_95_64))(2(d_127_96))(2(d_159_128))(2(d_191_160))(2(d_223_192))(2(d_255_224))(2(d_287_256))(2(d_319_288))(2(d_351_320))(2(d_383_352))(2(d_415_384))(2(d_447_416))(2(d_479_448))(2(d_511_480))(7)(8)(9)(10(1))(10(0))))))
		)
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (1 STD_LOGIC_VECTOR)))
	)
	(_split (7)(8)(9)
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
	)
	(_model . Cache_Inst 1 -1)
)
I 000055 55 1208          1499234849750 comportamental
(_unit VHDL (alu 0 5(comportamental 0 13))
	(_version vd0)
	(_time 1499234849751 2017.07.05 03:07:29)
	(_source (\./../src/alu.vhd\))
	(_parameters tan)
	(_code 9d98cf929acbcc8b9dcddec6c99b9c9bce9a989b9c)
	(_ent
		(_time 1499229524052)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1 ((_dto i 3 i 0)))))
		(_port (_int ALUop 0 0 6(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1 ((_dto i 31 i 0)))))
		(_port (_int a 1 0 7(_ent(_in))))
		(_port (_int b 1 0 8(_ent(_in))))
		(_port (_int zero -1 0 9(_ent(_out))))
		(_port (_int ALUrst 1 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int saida 2 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs (_simple)(_trgt(3)(4)(5))(_sens(0)(1)(2)(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(514)
	)
	(_model . comportamental 1 -1)
)
I 000055 55 724           1499234849777 comportamental
(_unit VHDL (add_32 0 5(comportamental 0 13))
	(_version vd0)
	(_time 1499234849778 2017.07.05 03:07:29)
	(_source (\./../src/add_32.vhd\))
	(_parameters tan)
	(_code bcb9eee8ebebeca9eae9afe3efbabdbab8bab8b9ea)
	(_ent
		(_time 1499229524411)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1 ((_dto i 31 i 0)))))
		(_port (_int E1 0 0 7(_ent(_in))))
		(_port (_int E2 0 0 8(_ent(_in))))
		(_port (_int S 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment (_trgt(2))(_sens(0)(1)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . comportamental 1 -1)
)
I 000051 55 7462          1499234849803 estrutural
(_unit VHDL (carimbo_uc 0 4(estrutural 0 28))
	(_version vd0)
	(_time 1499234849804 2017.07.05 03:07:29)
	(_source (\./../src/carimbo_uc.vhd\))
	(_parameters tan)
	(_code dcd98c8e8e8a8acad2da98868fda8ad98adbd9dadf)
	(_ent
		(_time 1499229524939)
	)
	(_comp
		(MC
			(_object
				(_port (_int CLK -1 0 32(_ent (_in))))
				(_port (_int Estd 3 0 33(_ent (_in))))
				(_port (_int MicroInst 4 0 34(_ent (_out))))
			)
		)
		(MaPROM_cop
			(_object
				(_port (_int CLK -1 0 48(_ent (_in))))
				(_port (_int cop 7 0 49(_ent (_in))))
				(_port (_int Lcop 8 0 50(_ent (_out))))
			)
		)
		(MaPROM_funct
			(_object
				(_port (_int CLK -1 0 40(_ent (_in))))
				(_port (_int cop 5 0 41(_ent (_in))))
				(_port (_int Lcop 6 0 42(_ent (_out))))
			)
		)
		(Mux_4x1_1b
			(_object
				(_port (_int E0 -1 0 56(_ent (_in))))
				(_port (_int E1 -1 0 57(_ent (_in))))
				(_port (_int E2 -1 0 58(_ent (_in))))
				(_port (_int E3 -1 0 59(_ent (_in))))
				(_port (_int sel 9 0 60(_ent (_in))))
				(_port (_int S -1 0 61(_ent (_out))))
			)
		)
		(Mux_2x1_5b
			(_object
				(_port (_int E0 10 0 66(_ent (_in))))
				(_port (_int E1 10 0 66(_ent (_in))))
				(_port (_int sel -1 0 67(_ent (_in))))
				(_port (_int S 10 0 68(_ent (_out))))
			)
		)
		(RE
			(_object
				(_port (_int CLK -1 0 73(_ent (_in))))
				(_port (_int Reset -1 0 74(_ent (_in))))
				(_port (_int D 11 0 75(_ent (_in))))
				(_port (_int S 11 0 76(_ent (_out))))
			)
		)
	)
	(_inst M_C 0 104(_comp MC)
		(_port
			((CLK)(CLK))
			((Estd)(Estd))
			((MicroInst)(MicroInst))
		)
		(_use (_ent . MC)
		)
	)
	(_inst MaPROMcop 0 105(_comp MaPROM_cop)
		(_port
			((CLK)(CLK))
			((cop)(Cop))
			((Lcop)(Lcop))
		)
		(_use (_ent . MaPROM_cop)
		)
	)
	(_inst MaPROMfunct 0 106(_comp MaPROM_funct)
		(_port
			((CLK)(CLK))
			((cop)(Funct))
			((Lcop)(Lfunct))
		)
		(_use (_ent . MaPROM_funct)
		)
	)
	(_inst MuxIn 0 107(_comp Mux_4x1_1b)
		(_port
			((E0)(Start))
			((E1)(Zero))
			((E2)(HitI))
			((E3)(HitD))
			((sel)(Teste))
			((S)(SelVF))
		)
		(_use (_ent . Mux_4x1_1b)
		)
	)
	(_inst MuxMap 0 108(_comp Mux_2x1_5b)
		(_port
			((E0)(Lfunct))
			((E1)(Lcop))
			((sel)(InstType))
			((S)(LInst))
		)
		(_use (_ent . Mux_2x1_5b)
		)
	)
	(_inst MuxVF 0 109(_comp Mux_2x1_5b)
		(_port
			((E0)(Lf))
			((E1)(Lv))
			((sel)(SelVF))
			((S)(Lvf))
		)
		(_use (_ent . Mux_2x1_5b)
		)
	)
	(_inst MuxE 0 110(_comp Mux_2x1_5b)
		(_port
			((E0)(Lvf))
			((E1)(LInst))
			((sel)(Decode))
			((S)(NextEstd))
		)
		(_use (_ent . Mux_2x1_5b)
		)
	)
	(_inst R_E 0 111(_comp RE)
		(_port
			((CLK)(CLK))
			((Reset)(Reset))
			((D)(NextEstd))
			((S)(Estd))
		)
		(_use (_ent . RE)
		)
	)
	(_object
		(_port (_int CLK -1 0 6(_ent(_in))))
		(_port (_int Reset -1 0 7(_ent(_in))))
		(_port (_int HitD -1 0 8(_ent(_in))))
		(_port (_int HitI -1 0 9(_ent(_in))))
		(_port (_int Zero -1 0 10(_ent(_in))))
		(_port (_int Start -1 0 11(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 12(_array -1 ((_dto i 5 i 0)))))
		(_port (_int Funct 0 0 12(_ent(_in))))
		(_port (_int Cop 0 0 13(_ent(_in))))
		(_port (_int rw -1 0 14(_ent(_out))))
		(_port (_int menableD -1 0 15(_ent(_out))))
		(_port (_int menableI -1 0 16(_ent(_out))))
		(_port (_int ce_ri -1 0 17(_ent(_out))))
		(_port (_int ce_pc -1 0 18(_ent(_out))))
		(_port (_int RegWrite -1 0 19(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 20(_array -1 ((_dto i 1 i 0)))))
		(_port (_int RegDest 1 0 20(_ent(_out))))
		(_port (_int ALUSrc -1 0 21(_ent(_out))))
		(_port (_int MemtoReg 1 0 22(_ent(_out))))
		(_port (_int Branch 1 0 23(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 24(_array -1 ((_dto i 3 i 0)))))
		(_port (_int ALUop 2 0 24(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 33(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{29~downto~0}~13 0 34(_array -1 ((_dto i 29 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 41(_array -1 ((_dto i 5 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 42(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~134 0 49(_array -1 ((_dto i 5 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~136 0 50(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 60(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~138 0 66(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 75(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 80(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int NextEstd 12 0 80(_arch(_uni))))
		(_sig (_int Estd 12 0 80(_arch(_uni))))
		(_sig (_int Lv 12 0 80(_arch(_uni))))
		(_sig (_int Lf 12 0 80(_arch(_uni))))
		(_sig (_int Lcop 12 0 80(_arch(_uni))))
		(_sig (_int Lfunct 12 0 80(_arch(_uni))))
		(_sig (_int LInst 12 0 80(_arch(_uni))))
		(_sig (_int Lvf 12 0 80(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{29~downto~0}~1314 0 81(_array -1 ((_dto i 29 i 0)))))
		(_sig (_int MicroInst 13 0 81(_arch(_uni))))
		(_sig (_int SelVF -1 0 82(_arch(_uni))))
		(_sig (_int Decode -1 0 82(_arch(_uni))))
		(_sig (_int InstType -1 0 82(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~1316 0 83(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int Teste 14 0 83(_arch(_uni))))
		(_prcs
			(line__86(_arch 0 0 86(_assignment (_trgt(30))(_sens(7(5))(7(4))(7(3))(7(2))(7(1))(7(0))))))
			(line__87(_arch 1 0 87(_assignment (_alias((menableI)(MicroInst(0))))(_simpleassign BUF)(_trgt(10))(_sens(27(0))))))
			(line__88(_arch 2 0 88(_assignment (_alias((menableD)(MicroInst(1))))(_simpleassign BUF)(_trgt(9))(_sens(27(1))))))
			(line__89(_arch 3 0 89(_assignment (_alias((rw)(MicroInst(2))))(_simpleassign BUF)(_trgt(8))(_sens(27(2))))))
			(line__90(_arch 4 0 90(_assignment (_alias((ce_ri)(MicroInst(3))))(_simpleassign BUF)(_trgt(11))(_sens(27(3))))))
			(line__91(_arch 5 0 91(_assignment (_alias((ce_pc)(MicroInst(4))))(_simpleassign BUF)(_trgt(12))(_sens(27(4))))))
			(line__92(_arch 6 0 92(_assignment (_alias((RegWrite)(MicroInst(5))))(_simpleassign BUF)(_trgt(13))(_sens(27(5))))))
			(line__93(_arch 7 0 93(_assignment (_alias((RegDest)(MicroInst(d_7_6))))(_trgt(14))(_sens(27(d_7_6))))))
			(line__94(_arch 8 0 94(_assignment (_alias((ALUSrc)(MicroInst(8))))(_simpleassign BUF)(_trgt(15))(_sens(27(8))))))
			(line__95(_arch 9 0 95(_assignment (_alias((MemtoReg)(MicroInst(d_10_9))))(_trgt(16))(_sens(27(d_10_9))))))
			(line__96(_arch 10 0 96(_assignment (_alias((Branch)(MicroInst(d_12_11))))(_trgt(17))(_sens(27(d_12_11))))))
			(line__97(_arch 11 0 97(_assignment (_alias((ALUop)(MicroInst(d_16_13))))(_trgt(18))(_sens(27(d_16_13))))))
			(line__99(_arch 12 0 99(_assignment (_alias((Lf)(MicroInst(d_21_17))))(_trgt(22))(_sens(27(d_21_17))))))
			(line__100(_arch 13 0 100(_assignment (_alias((Lv)(MicroInst(d_26_22))))(_trgt(21))(_sens(27(d_26_22))))))
			(line__101(_arch 14 0 101(_assignment (_alias((Teste)(MicroInst(d_28_27))))(_trgt(31))(_sens(27(d_28_27))))))
			(line__102(_arch 15 0 102(_assignment (_alias((Decode)(MicroInst(29))))(_simpleassign BUF)(_trgt(29))(_sens(27(29))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . estrutural 16 -1)
)
I 000051 55 9262          1499234849842 estrutural
(_unit VHDL (fd_estrut 0 4(estrutural 0 35))
	(_version vd0)
	(_time 1499234849843 2017.07.05 03:07:29)
	(_source (\./../src/fd_estrut.vhd\))
	(_parameters tan)
	(_code fbfeaeabadaff9edf6fbe8a0aefcf9fcfefcfffdfd)
	(_ent
		(_time 1499233020252)
	)
	(_comp
		(ALU
			(_object
				(_port (_int ALUop 6 0 38(_ent (_in))))
				(_port (_int a 7 0 39(_ent (_in))))
				(_port (_int b 7 0 40(_ent (_in))))
				(_port (_int zero -1 0 41(_ent (_out))))
				(_port (_int ALUrst 7 0 42(_ent (_out))))
			)
		)
		(Add_32
			(_object
				(_port (_int E1 8 0 47(_ent (_in))))
				(_port (_int E2 8 0 48(_ent (_in))))
				(_port (_int S 8 0 49(_ent (_out))))
			)
		)
		(Mux_4x1_32b
			(_object
				(_port (_int E1 12 0 71(_ent (_in))))
				(_port (_int E2 12 0 71(_ent (_in))))
				(_port (_int E3 12 0 71(_ent (_in))))
				(_port (_int E4 12 0 71(_ent (_in))))
				(_port (_int sel 13 0 72(_ent (_in))))
				(_port (_int S 12 0 73(_ent (_out))))
			)
		)
		(Mux_2x1_32b
			(_object
				(_port (_int E1 11 0 65(_ent (_in))))
				(_port (_int E2 11 0 65(_ent (_in))))
				(_port (_int sel -1 0 66(_ent (_in))))
				(_port (_int S 11 0 67(_ent (_out))))
			)
		)
		(Mux_4x1_5b
			(_object
				(_port (_int E0 9 0 55(_ent (_in))))
				(_port (_int E1 9 0 56(_ent (_in))))
				(_port (_int E2 9 0 57(_ent (_in))))
				(_port (_int E3 9 0 58(_ent (_in))))
				(_port (_int sel 10 0 59(_ent (_in))))
				(_port (_int S 9 0 60(_ent (_out))))
			)
		)
		(Reg_32
			(_object
				(_port (_int CLK -1 0 78(_ent (_in))))
				(_port (_int ce -1 0 78(_ent (_in))))
				(_port (_int reset -1 0 78(_ent (_in))))
				(_port (_int E 14 0 79(_ent (_in))))
				(_port (_int S 14 0 80(_ent (_out))))
			)
		)
		(Sign_Extend
			(_object
				(_port (_int Entrada 16 0 91(_ent (_in))))
				(_port (_int Saida 17 0 92(_ent (_out))))
			)
		)
		(Shift_Left_2
			(_object
				(_port (_int E 15 0 85(_ent (_in))))
				(_port (_int S 15 0 86(_ent (_out))))
			)
		)
		(RegFile
			(_object
				(_port (_int Reset -1 0 98(_ent (_in))))
				(_port (_int Clk -1 0 99(_ent (_in))))
				(_port (_int RegWrite -1 0 100(_ent (_in))))
				(_port (_int ReadReg1 18 0 101(_ent (_in))))
				(_port (_int ReadReg2 18 0 102(_ent (_in))))
				(_port (_int WriteReg 18 0 103(_ent (_in))))
				(_port (_int WriteData 19 0 104(_ent (_in))))
				(_port (_int ReadData1 19 0 105(_ent (_out))))
				(_port (_int ReadData2 19 0 106(_ent (_out))))
			)
		)
	)
	(_inst ALU1 0 118(_comp ALU)
		(_port
			((ALUop)(ALUop))
			((a)(Reg_1))
			((b)(B))
			((zero)(Zero))
			((ALUrst)(ALU_Rst))
		)
		(_use (_ent . ALU)
		)
	)
	(_inst Add1 0 119(_comp Add_32)
		(_port
			((E1)(Inst_Addr))
			((E2)(_string \"00000000000000000000000000000100"\))
			((S)(PC_Incr))
		)
		(_use (_ent . Add_32)
			(_port
				((E1)(E1))
				((E2)(E2))
				((S)(S))
			)
		)
	)
	(_inst Add2 0 120(_comp Add_32)
		(_port
			((E1)(PC_Incr))
			((E2)(Displacement))
			((S)(PC_Branch))
		)
		(_use (_ent . Add_32)
		)
	)
	(_inst Mux1 0 121(_comp Mux_4x1_32b)
		(_port
			((E1)(PC_Incr))
			((E2)(PC_JMP))
			((E3)(PC_Branch))
			((E4)(Reg_1))
			((sel)(Branch))
			((S)(Nxt_Addr))
		)
		(_use (_ent . Mux_4x1_32b)
		)
	)
	(_inst Mux2 0 122(_comp Mux_2x1_32b)
		(_port
			((E1)(Reg_2))
			((E2)(Imed))
			((sel)(ALUSrc))
			((S)(B))
		)
		(_use (_ent . Mux_2x1_32b)
		)
	)
	(_inst Mux3 0 123(_comp Mux_4x1_32b)
		(_port
			((E1)(ALU_Rst))
			((E2)(MD_Dado))
			((E3)(PC_Incr))
			((E4)(_string \"00000000000000000000000000000000"\))
			((sel)(MemtoReg))
			((S)(Write_Data))
		)
		(_use (_ent . Mux_4x1_32b)
			(_port
				((E1)(E1))
				((E2)(E2))
				((E3)(E3))
				((E4)(E4))
				((sel)(sel))
				((S)(S))
			)
		)
	)
	(_inst Mux4 0 124(_comp Mux_4x1_5b)
		(_port
			((E0)(Inst(d_20_16)))
			((E1)(Inst(d_15_11)))
			((E2)(_string \"00111"\))
			((E3)(_string \"10000"\))
			((sel)(RegDest))
			((S)(Write_Reg))
		)
		(_use (_ent . Mux_4x1_5b)
			(_port
				((E0)(E0))
				((E1)(E1))
				((E2)(E2))
				((E3)(E3))
				((sel)(sel))
				((S)(S))
			)
		)
	)
	(_inst PC 0 125(_comp Reg_32)
		(_port
			((CLK)(clk))
			((ce)(ce_pc))
			((reset)(Reset))
			((E)(Nxt_Addr))
			((S)(Inst_Addr))
		)
		(_use (_ent . Reg_32)
		)
	)
	(_inst RI 0 126(_comp Reg_32)
		(_port
			((CLK)(clk))
			((ce)(ce_ri))
			((reset)(Reset))
			((E)(MI_Dado))
			((S)(Inst))
		)
		(_use (_ent . Reg_32)
		)
	)
	(_inst Sign_Ext 0 127(_comp Sign_Extend)
		(_port
			((Entrada)(Inst(d_15_0)))
			((Saida)(Imed))
		)
		(_use (_ent . Sign_Extend)
		)
	)
	(_inst SL2 0 128(_comp Shift_Left_2)
		(_port
			((E)(Imed))
			((S)(Displacement))
		)
		(_use (_ent . Shift_Left_2)
		)
	)
	(_inst SL2_2 0 129(_comp Shift_Left_2)
		(_port
			((E)(JMP_Addr))
			((S)(PC_JMP))
		)
		(_use (_ent . Shift_Left_2)
		)
	)
	(_inst Reg_File 0 130(_comp RegFile)
		(_port
			((Reset)(Reset))
			((Clk)(clk))
			((RegWrite)(RegWrite))
			((ReadReg1)(Inst(d_25_21)))
			((ReadReg2)(Inst(d_20_16)))
			((WriteReg)(Write_Reg))
			((WriteData)(Write_Data))
			((ReadData1)(Reg_1))
			((ReadData2)(Reg_2))
		)
		(_use (_ent . RegFile)
		)
	)
	(_object
		(_port (_int Reset -1 0 6(_ent(_in))))
		(_port (_int clk -1 0 7(_ent(_in))))
		(_port (_int ce_ri -1 0 8(_ent(_in))))
		(_port (_int ce_pc -1 0 9(_ent(_in))))
		(_port (_int RegWrite -1 0 10(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 11(_array -1 ((_dto i 1 i 0)))))
		(_port (_int RegDest 0 0 11(_ent(_in))))
		(_port (_int ALUSrc -1 0 12(_ent(_in))))
		(_port (_int MemtoReg 0 0 13(_ent(_in))))
		(_port (_int Branch 0 0 14(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15(_array -1 ((_dto i 3 i 0)))))
		(_port (_int ALUop 1 0 15(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 16(_array -1 ((_dto i 31 i 0)))))
		(_port (_int MI_Dado 2 0 16(_ent(_in))))
		(_port (_int MD_Dado 2 0 17(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 19(_array -1 ((_dto i 4 i 0)))))
		(_port (_int Write_Reg 3 0 19(_ent(_buffer))))
		(_port (_int Reg_1 2 0 20(_ent(_buffer))))
		(_port (_int Reg_2 2 0 20(_ent(_buffer))))
		(_port (_int Write_Data 2 0 20(_ent(_buffer))))
		(_port (_int B 2 0 21(_ent(_buffer))))
		(_port (_int ALU_Rst 2 0 21(_ent(_buffer))))
		(_port (_int Inst_Addr 2 0 22(_ent(_buffer))))
		(_port (_int Nxt_Addr 2 0 22(_ent(_buffer))))
		(_port (_int PC_Incr 2 0 22(_ent(_buffer))))
		(_port (_int PC_Branch 2 0 22(_ent(_buffer))))
		(_port (_int PC_JMP 2 0 22(_ent(_buffer))))
		(_port (_int Imed 2 0 23(_ent(_buffer))))
		(_port (_int Displacement 2 0 23(_ent(_buffer))))
		(_port (_int Inst 2 0 24(_ent(_buffer))))
		(_port (_int JMP_Addr 2 0 24(_ent(_buffer))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 26(_array -1 ((_dto i 15 i 0)))))
		(_port (_int MI_ADDR 4 0 26(_ent(_out))))
		(_port (_int MD_ADDR 4 0 27(_ent(_out))))
		(_port (_int MD_WD 2 0 28(_ent(_out))))
		(_port (_int Zero -1 0 29(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 30(_array -1 ((_dto i 5 i 0)))))
		(_port (_int Cop 5 0 30(_ent(_out))))
		(_port (_int Funct 5 0 31(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 38(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 39(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 47(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 55(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 59(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 65(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 71(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~138 0 72(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 79(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 85(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 91(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 92(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1316 0 101(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~1318 0 104(_array -1 ((_dto i 31 i 0)))))
		(_prcs
			(line__114(_arch 0 0 114(_assignment (_alias((Cop)(Inst(d_31_26))))(_trgt(31))(_sens(25(d_31_26))))))
			(line__115(_arch 1 0 115(_assignment (_alias((Funct)(Inst(d_5_0))))(_trgt(32))(_sens(25(d_5_0))))))
			(line__116(_arch 2 0 116(_assignment (_trgt(26))(_sens(18(d_31_28))(25(d_25_0))))))
			(line__132(_arch 3 0 132(_assignment (_alias((MI_ADDR)(Inst_Addr(d_15_0))))(_trgt(27))(_sens(18(d_15_0))))))
			(line__133(_arch 4 0 133(_assignment (_alias((MD_ADDR)(ALU_Rst(d_15_0))))(_trgt(28))(_sens(17(d_15_0))))))
			(line__134(_arch 5 0 134(_assignment (_alias((MD_WD)(Reg_2)))(_trgt(29))(_sens(14)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
	)
	(_model . estrutural 6 -1)
)
I 000050 55 9966          1499234849880 Debugural
(_unit VHDL (fd_debug 0 4(debugural 0 33))
	(_version vd0)
	(_time 1499234849881 2017.07.05 03:07:29)
	(_source (\./../src/fd_debug.vhd\))
	(_parameters tan)
	(_code 2a2f782e7f7e283c272c3f70792d2f2c2d2c2c2c2e)
	(_ent
		(_time 1499229524001)
	)
	(_comp
		(Mdado
			(_object
				(_port (_int CLK -1 0 36(_ent (_in))))
				(_port (_int Menable -1 0 36(_ent (_in))))
				(_port (_int rw -1 0 36(_ent (_in))))
				(_port (_int Addr 5 0 37(_ent (_in))))
				(_port (_int WriteData 6 0 38(_ent (_in))))
				(_port (_int ReadData 6 0 39(_ent (_out))))
			)
		)
		(Minst
			(_object
				(_port (_int ReadAddr 10 0 60(_ent (_in))))
				(_port (_int Inst 11 0 61(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port (_int ALUop 7 0 43(_ent (_in))))
				(_port (_int a 8 0 44(_ent (_in))))
				(_port (_int b 8 0 45(_ent (_in))))
				(_port (_int zero -1 0 46(_ent (_out))))
				(_port (_int ALUrst 8 0 47(_ent (_out))))
			)
		)
		(Add_32
			(_object
				(_port (_int E1 9 0 52(_ent (_in))))
				(_port (_int E2 9 0 53(_ent (_in))))
				(_port (_int S 9 0 54(_ent (_out))))
			)
		)
		(Mux_4x1_32b
			(_object
				(_port (_int E1 15 0 83(_ent (_in))))
				(_port (_int E2 15 0 83(_ent (_in))))
				(_port (_int E3 15 0 83(_ent (_in))))
				(_port (_int E4 15 0 83(_ent (_in))))
				(_port (_int sel 16 0 84(_ent (_in))))
				(_port (_int S 15 0 85(_ent (_out))))
			)
		)
		(Mux_2x1_32b
			(_object
				(_port (_int E1 14 0 77(_ent (_in))))
				(_port (_int E2 14 0 77(_ent (_in))))
				(_port (_int sel -1 0 78(_ent (_in))))
				(_port (_int S 14 0 79(_ent (_out))))
			)
		)
		(Mux_4x1_5b
			(_object
				(_port (_int E0 12 0 67(_ent (_in))))
				(_port (_int E1 12 0 68(_ent (_in))))
				(_port (_int E2 12 0 69(_ent (_in))))
				(_port (_int E3 12 0 70(_ent (_in))))
				(_port (_int sel 13 0 71(_ent (_in))))
				(_port (_int S 12 0 72(_ent (_out))))
			)
		)
		(Reg_32
			(_object
				(_port (_int CLK -1 0 90(_ent (_in))))
				(_port (_int ce -1 0 90(_ent (_in))))
				(_port (_int reset -1 0 90(_ent (_in))))
				(_port (_int E 17 0 91(_ent (_in))))
				(_port (_int S 17 0 92(_ent (_out))))
			)
		)
		(Sign_Extend
			(_object
				(_port (_int Entrada 19 0 103(_ent (_in))))
				(_port (_int Saida 20 0 104(_ent (_out))))
			)
		)
		(Shift_Left_2
			(_object
				(_port (_int E 18 0 97(_ent (_in))))
				(_port (_int S 18 0 98(_ent (_out))))
			)
		)
		(RegFile
			(_object
				(_port (_int Reset -1 0 110(_ent (_in))))
				(_port (_int Clk -1 0 111(_ent (_in))))
				(_port (_int RegWrite -1 0 112(_ent (_in))))
				(_port (_int ReadReg1 21 0 113(_ent (_in))))
				(_port (_int ReadReg2 21 0 114(_ent (_in))))
				(_port (_int WriteReg 21 0 115(_ent (_in))))
				(_port (_int WriteData 22 0 116(_ent (_in))))
				(_port (_int ReadData1 22 0 117(_ent (_out))))
				(_port (_int ReadData2 22 0 118(_ent (_out))))
			)
		)
	)
	(_inst MD 0 130(_comp Mdado)
		(_port
			((CLK)(clk))
			((Menable)(Menable))
			((rw)(rw))
			((Addr)(ALU_Rst(d_11_0)))
			((WriteData)(Reg_2))
			((ReadData)(MD_Out))
		)
		(_use (_ent . Mdado)
		)
	)
	(_inst MI 0 131(_comp Minst)
		(_port
			((ReadAddr)(Inst_Addr(d_13_2)))
			((Inst)(MI_Out))
		)
		(_use (_ent . Minst)
		)
	)
	(_inst ALU1 0 132(_comp ALU)
		(_port
			((ALUop)(ALUop))
			((a)(Reg_1))
			((b)(B))
			((zero)(Zero))
			((ALUrst)(ALU_Rst))
		)
		(_use (_ent . ALU)
		)
	)
	(_inst Add1 0 133(_comp Add_32)
		(_port
			((E1)(Inst_Addr))
			((E2)(_string \"00000000000000000000000000000100"\))
			((S)(PC_Incr))
		)
		(_use (_ent . Add_32)
			(_port
				((E1)(E1))
				((E2)(E2))
				((S)(S))
			)
		)
	)
	(_inst Add2 0 134(_comp Add_32)
		(_port
			((E1)(PC_Incr))
			((E2)(Displacement))
			((S)(PC_Branch))
		)
		(_use (_ent . Add_32)
		)
	)
	(_inst Mux1 0 135(_comp Mux_4x1_32b)
		(_port
			((E1)(PC_Incr))
			((E2)(PC_JMP))
			((E3)(PC_Branch))
			((E4)(Reg_1))
			((sel)(Branch))
			((S)(Nxt_Addr))
		)
		(_use (_ent . Mux_4x1_32b)
		)
	)
	(_inst Mux2 0 136(_comp Mux_2x1_32b)
		(_port
			((E1)(Reg_2))
			((E2)(Imed))
			((sel)(ALUSrc))
			((S)(B))
		)
		(_use (_ent . Mux_2x1_32b)
		)
	)
	(_inst Mux3 0 137(_comp Mux_4x1_32b)
		(_port
			((E1)(ALU_Rst))
			((E2)(MD_Out))
			((E3)(PC_Incr))
			((E4)(_string \"00000000000000000000000000000000"\))
			((sel)(MemtoReg))
			((S)(Write_Data))
		)
		(_use (_ent . Mux_4x1_32b)
			(_port
				((E1)(E1))
				((E2)(E2))
				((E3)(E3))
				((E4)(E4))
				((sel)(sel))
				((S)(S))
			)
		)
	)
	(_inst Mux4 0 138(_comp Mux_4x1_5b)
		(_port
			((E0)(Inst(d_20_16)))
			((E1)(Inst(d_15_11)))
			((E2)(_string \"00111"\))
			((E3)(_string \"10000"\))
			((sel)(RegDest))
			((S)(Write_Reg))
		)
		(_use (_ent . Mux_4x1_5b)
			(_port
				((E0)(E0))
				((E1)(E1))
				((E2)(E2))
				((E3)(E3))
				((sel)(sel))
				((S)(S))
			)
		)
	)
	(_inst PC 0 139(_comp Reg_32)
		(_port
			((CLK)(clk))
			((ce)(ce_pc))
			((reset)(Reset))
			((E)(Nxt_Addr))
			((S)(Inst_Addr))
		)
		(_use (_ent . Reg_32)
		)
	)
	(_inst RI 0 140(_comp Reg_32)
		(_port
			((CLK)(clk))
			((ce)(ce_ri))
			((reset)(Reset))
			((E)(MI_Out))
			((S)(Inst))
		)
		(_use (_ent . Reg_32)
		)
	)
	(_inst Sign_Ext 0 141(_comp Sign_Extend)
		(_port
			((Entrada)(Inst(d_15_0)))
			((Saida)(Imed))
		)
		(_use (_ent . Sign_Extend)
		)
	)
	(_inst SL2 0 142(_comp Shift_Left_2)
		(_port
			((E)(Imed))
			((S)(Displacement))
		)
		(_use (_ent . Shift_Left_2)
		)
	)
	(_inst SL2_2 0 143(_comp Shift_Left_2)
		(_port
			((E)(JMP_Addr))
			((S)(PC_JMP))
		)
		(_use (_ent . Shift_Left_2)
		)
	)
	(_inst Reg_File 0 144(_comp RegFile)
		(_port
			((Reset)(Reset))
			((Clk)(clk))
			((RegWrite)(RegWrite))
			((ReadReg1)(Inst(d_25_21)))
			((ReadReg2)(Inst(d_20_16)))
			((WriteReg)(Write_Reg))
			((WriteData)(Write_Data))
			((ReadData1)(Reg_1))
			((ReadData2)(Reg_2))
		)
		(_use (_ent . RegFile)
		)
	)
	(_object
		(_port (_int Reset -1 0 6(_ent(_in))))
		(_port (_int clk -1 0 7(_ent(_in))))
		(_port (_int menable -1 0 8(_ent(_in))))
		(_port (_int rw -1 0 9(_ent(_in))))
		(_port (_int ce_ri -1 0 10(_ent(_in))))
		(_port (_int ce_pc -1 0 11(_ent(_in))))
		(_port (_int RegWrite -1 0 12(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -1 ((_dto i 1 i 0)))))
		(_port (_int RegDest 0 0 13(_ent(_in))))
		(_port (_int ALUSrc -1 0 14(_ent(_in))))
		(_port (_int MemtoReg 0 0 15(_ent(_in))))
		(_port (_int Branch 0 0 16(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 17(_array -1 ((_dto i 3 i 0)))))
		(_port (_int ALUop 1 0 17(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 19(_array -1 ((_dto i 4 i 0)))))
		(_port (_int Write_Reg 2 0 19(_ent(_buffer))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 20(_array -1 ((_dto i 31 i 0)))))
		(_port (_int Reg_1 3 0 20(_ent(_buffer))))
		(_port (_int Reg_2 3 0 20(_ent(_buffer))))
		(_port (_int Write_Data 3 0 20(_ent(_buffer))))
		(_port (_int B 3 0 21(_ent(_buffer))))
		(_port (_int ALU_Rst 3 0 21(_ent(_buffer))))
		(_port (_int Inst_Addr 3 0 22(_ent(_buffer))))
		(_port (_int Nxt_Addr 3 0 22(_ent(_buffer))))
		(_port (_int PC_Incr 3 0 22(_ent(_buffer))))
		(_port (_int PC_Branch 3 0 22(_ent(_buffer))))
		(_port (_int PC_JMP 3 0 22(_ent(_buffer))))
		(_port (_int Imed 3 0 23(_ent(_buffer))))
		(_port (_int Displacement 3 0 23(_ent(_buffer))))
		(_port (_int MI_Out 3 0 24(_ent(_buffer))))
		(_port (_int Inst 3 0 24(_ent(_buffer))))
		(_port (_int JMP_Addr 3 0 24(_ent(_buffer))))
		(_port (_int MD_Out 3 0 25(_ent(_buffer))))
		(_port (_int Zero -1 0 27(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 28(_array -1 ((_dto i 5 i 0)))))
		(_port (_int Cop 4 0 28(_ent(_out))))
		(_port (_int Funct 4 0 29(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 37(_array -1 ((_dto i 11 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 38(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 43(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 44(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 52(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~136 0 60(_array -1 ((_dto i 11 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 61(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 67(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 71(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 77(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 83(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 84(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~1316 0 91(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~1318 0 97(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 103(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 104(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1322 0 113(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~1324 0 116(_array -1 ((_dto i 31 i 0)))))
		(_prcs
			(line__124(_arch 0 0 124(_assignment (_alias((Cop)(Inst(d_31_26))))(_trgt(30))(_sens(26(d_31_26))))))
			(line__125(_arch 1 0 125(_assignment (_alias((Funct)(Inst(d_5_0))))(_trgt(31))(_sens(26(d_5_0))))))
			(line__126(_arch 2 0 126(_assignment (_trgt(27))(_sens(18(d_31_28))(26(d_25_0))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
	)
	(_model . Debugural 3 -1)
)
I 000062 55 7946          1499234849906 UCP_CarimboEstrutural
(_unit VHDL (ucp_carimbo 0 4(ucp_carimboestrutural 0 44))
	(_version vd0)
	(_time 1499234849907 2017.07.05 03:07:29)
	(_source (\./../src/ucp_carimbo.vhd\))
	(_parameters tan)
	(_code 393d683c336f6d2c683f2a63693e3b3f303f6d3f3b)
	(_ent
		(_time 1499233035011)
	)
	(_comp
		(Carimbo_UC
			(_object
				(_port (_int CLK -1 0 47(_ent (_in))))
				(_port (_int Reset -1 0 48(_ent (_in))))
				(_port (_int HitD -1 0 49(_ent (_in))))
				(_port (_int HitI -1 0 50(_ent (_in))))
				(_port (_int Zero -1 0 51(_ent (_in))))
				(_port (_int Start -1 0 52(_ent (_in))))
				(_port (_int Funct 6 0 53(_ent (_in))))
				(_port (_int Cop 6 0 54(_ent (_in))))
				(_port (_int rw -1 0 55(_ent (_out))))
				(_port (_int menableD -1 0 56(_ent (_out))))
				(_port (_int menableI -1 0 57(_ent (_out))))
				(_port (_int ce_ri -1 0 58(_ent (_out))))
				(_port (_int ce_pc -1 0 59(_ent (_out))))
				(_port (_int RegWrite -1 0 60(_ent (_out))))
				(_port (_int RegDest 7 0 61(_ent (_out))))
				(_port (_int ALUSrc -1 0 62(_ent (_out))))
				(_port (_int MemtoReg 7 0 63(_ent (_out))))
				(_port (_int Branch 7 0 64(_ent (_out))))
				(_port (_int ALUop 8 0 65(_ent (_out))))
			)
		)
		(FD_Estrut
			(_object
				(_port (_int Reset -1 0 71(_ent (_in))))
				(_port (_int clk -1 0 72(_ent (_in))))
				(_port (_int ce_ri -1 0 73(_ent (_in))))
				(_port (_int ce_pc -1 0 74(_ent (_in))))
				(_port (_int RegWrite -1 0 75(_ent (_in))))
				(_port (_int RegDest 9 0 76(_ent (_in))))
				(_port (_int ALUSrc -1 0 77(_ent (_in))))
				(_port (_int MemtoReg 9 0 78(_ent (_in))))
				(_port (_int Branch 9 0 79(_ent (_in))))
				(_port (_int ALUop 10 0 80(_ent (_in))))
				(_port (_int MI_Dado 11 0 81(_ent (_in))))
				(_port (_int MD_Dado 11 0 82(_ent (_in))))
				(_port (_int Write_Reg 12 0 84(_ent (_buffer))))
				(_port (_int Reg_1 11 0 85(_ent (_buffer))))
				(_port (_int Reg_2 11 0 85(_ent (_buffer))))
				(_port (_int Write_Data 11 0 85(_ent (_buffer))))
				(_port (_int B 11 0 86(_ent (_buffer))))
				(_port (_int ALU_Rst 11 0 86(_ent (_buffer))))
				(_port (_int Inst_Addr 11 0 87(_ent (_buffer))))
				(_port (_int Nxt_Addr 11 0 87(_ent (_buffer))))
				(_port (_int PC_Incr 11 0 87(_ent (_buffer))))
				(_port (_int PC_Branch 11 0 87(_ent (_buffer))))
				(_port (_int PC_JMP 11 0 87(_ent (_buffer))))
				(_port (_int Imed 11 0 88(_ent (_buffer))))
				(_port (_int Displacement 11 0 88(_ent (_buffer))))
				(_port (_int Inst 11 0 89(_ent (_buffer))))
				(_port (_int JMP_Addr 11 0 89(_ent (_buffer))))
				(_port (_int MI_ADDR 13 0 91(_ent (_out))))
				(_port (_int MD_ADDR 13 0 92(_ent (_out))))
				(_port (_int MD_WD 11 0 93(_ent (_out))))
				(_port (_int Zero -1 0 94(_ent (_out))))
				(_port (_int Cop 14 0 95(_ent (_out))))
				(_port (_int Funct 14 0 96(_ent (_out))))
			)
		)
	)
	(_inst UC 0 106(_comp Carimbo_UC)
		(_port
			((CLK)(clk))
			((Reset)(reset))
			((HitD)(HitD))
			((HitI)(HitI))
			((Zero)(Zero))
			((Start)(start))
			((Funct)(COPExt))
			((Cop)(COP))
			((rw)(RWM))
			((menableD)(MEND))
			((menableI)(MENI))
			((ce_ri)(ce_ri))
			((ce_pc)(ce_pc))
			((RegWrite)(RegWrite))
			((RegDest)(RegDest))
			((ALUSrc)(ALUSrc))
			((MemtoReg)(MemtoReg))
			((Branch)(Branch))
			((ALUop)(ALUop))
		)
		(_use (_ent . Carimbo_UC)
		)
	)
	(_inst FD 0 107(_comp FD_Estrut)
		(_port
			((Reset)(reset))
			((clk)(clk))
			((ce_ri)(ce_ri))
			((ce_pc)(ce_pc))
			((RegWrite)(RegWrite))
			((RegDest)(RegDest))
			((ALUSrc)(ALUSrc))
			((MemtoReg)(MemtoReg))
			((Branch)(Branch))
			((ALUop)(ALUop))
			((MI_Dado)(MI_Dado))
			((MD_Dado)(MD_Dado))
			((Write_Reg)(Write_Reg))
			((Reg_1)(Reg_1))
			((Reg_2)(Reg_2))
			((Write_Data)(Write_Data))
			((B)(B))
			((ALU_Rst)(ALU_Rst))
			((Inst_Addr)(Inst_Addr))
			((Nxt_Addr)(Nxt_Addr))
			((PC_Incr)(PC_Incr))
			((PC_Branch)(PC_Branch))
			((PC_JMP)(PC_JMP))
			((Imed)(Imed))
			((Displacement)(Displacement))
			((Inst)(Inst))
			((JMP_Addr)(JMP_Addr))
			((MI_ADDR)(MI_ADDR))
			((MD_ADDR)(MD_ADDR))
			((MD_WD)(MD_WD))
			((Zero)(Zero))
			((Cop)(COP))
			((Funct)(COPExt))
		)
		(_use (_ent . FD_Estrut)
		)
	)
	(_object
		(_port (_int reset -1 0 6(_ent(_in))))
		(_port (_int clk -1 0 7(_ent(_in))))
		(_port (_int HitD -1 0 8(_ent(_in))))
		(_port (_int HitI -1 0 9(_ent(_in))))
		(_port (_int start -1 0 10(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 12(_array -1 ((_dto i 31 i 0)))))
		(_port (_int MI_Dado 0 0 12(_ent(_in))))
		(_port (_int MD_Dado 0 0 13(_ent(_in))))
		(_port (_int zero -1 0 15(_ent(_buffer))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 16(_array -1 ((_dto i 5 i 0)))))
		(_port (_int COP 1 0 16(_ent(_buffer))))
		(_port (_int COPExt 1 0 17(_ent(_buffer))))
		(_port (_int ce_ri -1 0 19(_ent(_buffer))))
		(_port (_int ce_pc -1 0 20(_ent(_buffer))))
		(_port (_int RegWrite -1 0 21(_ent(_buffer))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 22(_array -1 ((_dto i 1 i 0)))))
		(_port (_int RegDest 2 0 22(_ent(_buffer))))
		(_port (_int ALUSrc -1 0 23(_ent(_buffer))))
		(_port (_int MemtoReg 2 0 24(_ent(_buffer))))
		(_port (_int Branch 2 0 25(_ent(_buffer))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 26(_array -1 ((_dto i 3 i 0)))))
		(_port (_int ALUop 3 0 26(_ent(_buffer))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 28(_array -1 ((_dto i 4 i 0)))))
		(_port (_int Write_Reg 4 0 28(_ent(_buffer))))
		(_port (_int Reg_1 0 0 29(_ent(_buffer))))
		(_port (_int Reg_2 0 0 29(_ent(_buffer))))
		(_port (_int Write_Data 0 0 29(_ent(_buffer))))
		(_port (_int B 0 0 30(_ent(_buffer))))
		(_port (_int ALU_Rst 0 0 30(_ent(_buffer))))
		(_port (_int Inst_Addr 0 0 31(_ent(_buffer))))
		(_port (_int Nxt_Addr 0 0 31(_ent(_buffer))))
		(_port (_int PC_Incr 0 0 31(_ent(_buffer))))
		(_port (_int PC_Branch 0 0 31(_ent(_buffer))))
		(_port (_int PC_JMP 0 0 31(_ent(_buffer))))
		(_port (_int Imed 0 0 32(_ent(_buffer))))
		(_port (_int Displacement 0 0 32(_ent(_buffer))))
		(_port (_int Inst 0 0 33(_ent(_buffer))))
		(_port (_int JMP_Addr 0 0 33(_ent(_buffer))))
		(_port (_int menableD -1 0 35(_ent(_out))))
		(_port (_int menableI -1 0 36(_ent(_out))))
		(_port (_int rw -1 0 37(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 38(_array -1 ((_dto i 15 i 0)))))
		(_port (_int MI_ADDR 5 0 38(_ent(_out))))
		(_port (_int MD_ADDR 5 0 39(_ent(_out))))
		(_port (_int MD_WD 0 0 40(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 53(_array -1 ((_dto i 5 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 61(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 65(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~132 0 76(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 80(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 81(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 84(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 91(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~136 0 95(_array -1 ((_dto i 5 i 0)))))
		(_sig (_int MEND -1 0 101(_arch(_uni))))
		(_sig (_int MENI -1 0 102(_arch(_uni))))
		(_sig (_int RWM -1 0 103(_arch(_uni))))
		(_prcs
			(line__109(_arch 0 0 109(_assignment (_alias((menableD)(MEND)))(_simpleassign BUF)(_trgt(33))(_sens(39)))))
			(line__110(_arch 1 0 110(_assignment (_alias((menableI)(MENI)))(_simpleassign BUF)(_trgt(34))(_sens(40)))))
			(line__111(_arch 2 0 111(_assignment (_alias((rw)(RWM)))(_simpleassign BUF)(_trgt(35))(_sens(41)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . UCP_CarimboEstrutural 3 -1)
)
I 000057 55 3630          1499234849938 UCPCarimboTBArch
(_unit VHDL (ucpcarimbotb 0 4(ucpcarimbotbarch 0 7))
	(_version vd0)
	(_time 1499234849939 2017.07.05 03:07:29)
	(_source (\./../src/ucp_carimbotb.vhd\))
	(_parameters tan)
	(_code 595d085a530f0d4f0c0a48020a5f505f0d5f5b5f0f)
	(_ent
		(_time 1499229524079)
	)
	(_comp
		(UCP_Carimbo
			(_object
				(_port (_int reset -1 0 10(_ent (_in))))
				(_port (_int clk -1 0 11(_ent (_in))))
				(_port (_int HitD -1 0 12(_ent (_in))))
				(_port (_int HitI -1 0 13(_ent (_in))))
				(_port (_int start -1 0 14(_ent (_in))))
				(_port (_int zero -1 0 16(_ent (_buffer))))
				(_port (_int COP 0 0 17(_ent (_buffer))))
				(_port (_int COPExt 0 0 18(_ent (_buffer))))
				(_port (_int menable -1 0 20(_ent (_buffer))))
				(_port (_int rw -1 0 21(_ent (_buffer))))
				(_port (_int ce_ri -1 0 22(_ent (_buffer))))
				(_port (_int ce_pc -1 0 23(_ent (_buffer))))
				(_port (_int RegWrite -1 0 24(_ent (_buffer))))
				(_port (_int RegDest 1 0 25(_ent (_buffer))))
				(_port (_int ALUSrc -1 0 26(_ent (_buffer))))
				(_port (_int MemtoReg 1 0 27(_ent (_buffer))))
				(_port (_int Branch 1 0 28(_ent (_buffer))))
				(_port (_int ALUop 2 0 29(_ent (_buffer))))
			)
		)
	)
	(_inst UCPC 0 55(_comp UCP_Carimbo)
		(_port
			((reset)(reset))
			((clk)(clk))
			((HitD)(HitD))
			((HitI)(HitI))
			((start)(start))
			((zero)(zero))
			((COP)(COP))
			((COPExt)(Funct))
			((menable)(menable))
			((rw)(rw))
			((ce_ri)(ce_ri))
			((ce_pc)(ce_pc))
			((RegWrite)(RegWrite))
			((RegDest)(RegDest))
			((ALUSrc)(ALUSrc))
			((MemtoReg)(MemtoReg))
			((Branch)(Branch))
			((ALUop)(ALUop))
		)
		(_use (_implicit)
			(_port
				((reset)(reset))
				((clk)(clk))
				((HitD)(HitD))
				((HitI)(HitI))
				((start)(start))
				((zero)(zero))
				((COP)(COP))
				((COPExt)(COPExt))
				((menable)(menable))
				((rw)(rw))
				((ce_ri)(ce_ri))
				((ce_pc)(ce_pc))
				((RegWrite)(RegWrite))
				((RegDest)(RegDest))
				((ALUSrc)(ALUSrc))
				((MemtoReg)(MemtoReg))
				((Branch)(Branch))
				((ALUop)(ALUop))
			)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 17(_array -1 ((_dto i 5 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 25(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 29(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int reset -1 0 32(_arch(_uni))))
		(_sig (_int clk -1 0 33(_arch(_uni))))
		(_sig (_int HitD -1 0 34(_arch(_uni))))
		(_sig (_int HitI -1 0 35(_arch(_uni))))
		(_sig (_int zero -1 0 37(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 38(_array -1 ((_dto i 5 i 0)))))
		(_sig (_int COP 3 0 38(_arch(_uni))))
		(_sig (_int Funct 3 0 39(_arch(_uni))))
		(_sig (_int menable -1 0 41(_arch(_uni))))
		(_sig (_int rw -1 0 42(_arch(_uni))))
		(_sig (_int ce_ri -1 0 43(_arch(_uni))))
		(_sig (_int ce_pc -1 0 44(_arch(_uni))))
		(_sig (_int RegWrite -1 0 45(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 46(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int RegDest 4 0 46(_arch(_uni))))
		(_sig (_int ALUSrc -1 0 47(_arch(_uni))))
		(_sig (_int MemtoReg 4 0 48(_arch(_uni))))
		(_sig (_int Branch 4 0 49(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 50(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int ALUop 5 0 50(_arch(_uni))))
		(_sig (_int start -1 0 52(_arch(_uni))))
		(_prcs
			(line__56(_arch 0 0 56(_prcs (_wait_for)(_trgt(0)(1)(2)(3)(17)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . UCPCarimboTBArch 1 -1)
)
I 000055 55 5457          1499234849994 comportamental
(_unit VHDL (fd_tb 0 4(comportamental 0 7))
	(_version vd0)
	(_time 1499234849995 2017.07.05 03:07:29)
	(_source (\./../src/fd_tstb.vhd\))
	(_parameters tan)
	(_code 9792c59894c39580939091c281cdc292c1909391959191)
	(_ent
		(_time 1499229524311)
	)
	(_comp
		(FD_Debug
			(_object
				(_port (_int Reset -1 0 11(_ent (_in))))
				(_port (_int clk -1 0 12(_ent (_in))))
				(_port (_int menable -1 0 13(_ent (_in))))
				(_port (_int rw -1 0 14(_ent (_in))))
				(_port (_int ce_ri -1 0 15(_ent (_in))))
				(_port (_int ce_pc -1 0 16(_ent (_in))))
				(_port (_int RegWrite -1 0 17(_ent (_in))))
				(_port (_int RegDest 0 0 18(_ent (_in))))
				(_port (_int ALUSrc -1 0 19(_ent (_in))))
				(_port (_int MemtoReg 0 0 20(_ent (_in))))
				(_port (_int Branch 0 0 21(_ent (_in))))
				(_port (_int ALUop 1 0 22(_ent (_in))))
				(_port (_int Write_Reg 2 0 24(_ent (_buffer))))
				(_port (_int Reg_1 3 0 25(_ent (_buffer))))
				(_port (_int Reg_2 3 0 25(_ent (_buffer))))
				(_port (_int Write_Data 3 0 25(_ent (_buffer))))
				(_port (_int B 3 0 26(_ent (_buffer))))
				(_port (_int ALU_Rst 3 0 26(_ent (_buffer))))
				(_port (_int Inst_Addr 3 0 27(_ent (_buffer))))
				(_port (_int Nxt_Addr 3 0 27(_ent (_buffer))))
				(_port (_int PC_Incr 3 0 27(_ent (_buffer))))
				(_port (_int PC_Branch 3 0 27(_ent (_buffer))))
				(_port (_int PC_JMP 3 0 27(_ent (_buffer))))
				(_port (_int Imed 3 0 28(_ent (_buffer))))
				(_port (_int Displacement 3 0 28(_ent (_buffer))))
				(_port (_int MI_Out 3 0 29(_ent (_buffer))))
				(_port (_int Inst 3 0 29(_ent (_buffer))))
				(_port (_int JMP_Addr 3 0 29(_ent (_buffer))))
				(_port (_int MD_Out 3 0 30(_ent (_buffer))))
				(_port (_int Zero -1 0 32(_ent (_out))))
				(_port (_int Cop 4 0 33(_ent (_out))))
				(_port (_int Funct 4 0 34(_ent (_out))))
			)
		)
	)
	(_inst M1 0 64(_comp FD_Debug)
		(_port
			((Reset)(Reset))
			((clk)(clk))
			((menable)(menable))
			((rw)(rw))
			((ce_ri)(ce_ri))
			((ce_pc)(ce_pc))
			((RegWrite)(RegWrite))
			((RegDest)(RegDest))
			((ALUSrc)(ALUSrc))
			((MemtoReg)(MemtoReg))
			((Branch)(Branch))
			((ALUop)(ALUop))
			((Write_Reg)(Write_Reg))
			((Reg_1)(Reg_1))
			((Reg_2)(Reg_2))
			((Write_Data)(Write_Data))
			((B)(B))
			((ALU_Rst)(ALU_Rst))
			((Inst_Addr)(Inst_Addr))
			((Nxt_Addr)(Nxt_Addr))
			((PC_Incr)(PC_Incr))
			((PC_Branch)(PC_Branch))
			((PC_JMP)(PC_JMP))
			((Imed)(Imed))
			((Displacement)(Displacement))
			((MI_Out)(MI_Out))
			((Inst)(Inst))
			((JMP_Addr)(JMP_Addr))
			((MD_Out)(MD_Out))
			((Zero)(Zero))
			((Cop)(Cop))
			((Funct)(Funct))
		)
		(_use (_ent . FD_Debug)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 18(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 22(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 24(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 25(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 33(_array -1 ((_dto i 5 i 0)))))
		(_sig (_int Reset -1 0 38(_arch(_uni((i 2))))))
		(_sig (_int clk -1 0 39(_arch(_uni((i 2))))))
		(_sig (_int menable -1 0 40(_arch(_uni((i 2))))))
		(_sig (_int rw -1 0 41(_arch(_uni((i 2))))))
		(_sig (_int ce_ri -1 0 42(_arch(_uni((i 2))))))
		(_sig (_int ce_pc -1 0 43(_arch(_uni((i 2))))))
		(_sig (_int RegWrite -1 0 44(_arch(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~132 0 45(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int RegDest 5 0 45(_arch(_uni(_string \"00"\)))))
		(_sig (_int ALUSrc -1 0 46(_arch(_uni((i 2))))))
		(_sig (_int MemtoReg 5 0 47(_arch(_uni((_others(i 2)))))))
		(_sig (_int Branch 5 0 48(_arch(_uni((_others(i 2)))))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 49(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int ALUop 6 0 49(_arch(_uni((_others(i 2)))))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~136 0 51(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int Write_Reg 7 0 51(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 52(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int Reg_1 8 0 52(_arch(_uni))))
		(_sig (_int Reg_2 8 0 52(_arch(_uni))))
		(_sig (_int Write_Data 8 0 52(_arch(_uni))))
		(_sig (_int B 8 0 53(_arch(_uni))))
		(_sig (_int ALU_Rst 8 0 53(_arch(_uni))))
		(_sig (_int Inst_Addr 8 0 54(_arch(_uni))))
		(_sig (_int Nxt_Addr 8 0 54(_arch(_uni))))
		(_sig (_int PC_Incr 8 0 54(_arch(_uni))))
		(_sig (_int PC_Branch 8 0 54(_arch(_uni))))
		(_sig (_int PC_JMP 8 0 54(_arch(_uni))))
		(_sig (_int Imed 8 0 55(_arch(_uni))))
		(_sig (_int Displacement 8 0 55(_arch(_uni))))
		(_sig (_int MI_Out 8 0 56(_arch(_uni))))
		(_sig (_int Inst 8 0 56(_arch(_uni))))
		(_sig (_int JMP_Addr 8 0 56(_arch(_uni))))
		(_sig (_int MD_Out 8 0 57(_arch(_uni))))
		(_sig (_int Zero -1 0 59(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~1310 0 60(_array -1 ((_dto i 5 i 0)))))
		(_sig (_int Cop 9 0 60(_arch(_uni))))
		(_sig (_int Funct 9 0 61(_arch(_uni))))
		(_prcs
			(line__65(_arch 0 0 65(_prcs (_wait_for)(_trgt(0)(1)(2)(3)(4)(5)(6)(7)(8)(9)(10)(11)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_static
		(770)
		(514)
		(33686274)
		(33686018)
		(50463490)
		(50463234)
		(515)
		(771)
	)
	(_model . comportamental 1 -1)
)
I 000051 55 10450         1499234850047 estrutural
(_unit VHDL (hierarq_estrut 0 4(estrutural 0 21))
	(_version vd0)
	(_time 1499234850048 2017.07.05 03:07:30)
	(_source (\./../src/hierarq_mem.vhd\))
	(_parameters tan)
	(_code c6c39a93c99197d195c1d79d95c1c7c390c0c3c1c5)
	(_ent
		(_time 1499231550388)
	)
	(_comp
		(Cache_Inst
			(_object
				(_gen (_int Tacesso -2 0 49(_ent((ns 4617315517961601024)))))
				(_port (_int menable -1 0 52(_ent (_in))))
				(_port (_int Ender 6 0 53(_ent (_in))))
				(_port (_int Dados_from_mem 7 0 54(_ent (_in))))
				(_port (_int W -1 0 55(_ent (_in))))
				(_port (_int Dados_cache 8 0 56(_ent (_out))))
				(_port (_int Hit -1 0 57(_ent (_out))))
				(_port (_int ReadyMI -1 0 58(_ent (_out))))
			)
		)
		(UC_CACHEI
			(_object
				(_port (_int CLK -1 0 83(_ent (_in))))
				(_port (_int HitI -1 0 84(_ent (_in))))
				(_port (_int MenableProc -1 0 85(_ent (_in))))
				(_port (_int ReadyMI -1 0 86(_ent (_in))))
				(_port (_int ReadyMEM -1 0 87(_ent (_in))))
				(_port (_int MenableI -1 0 88(_ent (_out))))
				(_port (_int RWI -1 0 89(_ent (_out))))
				(_port (_int MenableMem -1 0 90(_ent (_out))))
				(_port (_int ReadyIProc -1 0 91(_ent (_out))))
			)
		)
		(Cache_dados
			(_object
				(_gen (_int Tacesso -2 0 27(_ent((ns 4617315517961601024)))))
				(_port (_int menable -1 0 30(_ent (_in))))
				(_port (_int OvfI -1 0 31(_ent (_in))))
				(_port (_int RW -1 0 32(_ent (_in))))
				(_port (_int RW_mem -1 0 33(_ent (_in))))
				(_port (_int Ender 3 0 34(_ent (_in))))
				(_port (_int Dados_entrada 4 0 35(_ent (_in))))
				(_port (_int Dados_mem 5 0 36(_ent (_in))))
				(_port (_int Dados_buffer 5 0 37(_ent (_out))))
				(_port (_int Ender_buffer 3 0 38(_ent (_out))))
				(_port (_int Dados_saida 4 0 39(_ent (_out))))
				(_port (_int Hit -1 0 40(_ent (_out))))
				(_port (_int OvfO -1 0 41(_ent (_out))))
				(_port (_int ReadyMD -1 0 42(_ent (_out))))
				(_port (_int v1 4 0 43(_ent (_out))))
				(_port (_int v2 4 0 43(_ent (_out))))
				(_port (_int v3 4 0 43(_ent (_out))))
				(_port (_int v4 4 0 43(_ent (_out))))
				(_port (_int v5 4 0 43(_ent (_out))))
			)
		)
		(UC_CACHED
			(_object
				(_port (_int CLK -1 0 97(_ent (_in))))
				(_port (_int HitD -1 0 98(_ent (_in))))
				(_port (_int RWDP -1 0 99(_ent (_in))))
				(_port (_int MenableDProc -1 0 100(_ent (_in))))
				(_port (_int ReadyMD -1 0 101(_ent (_in))))
				(_port (_int OvfO -1 0 102(_ent (_in))))
				(_port (_int ReadyMEM -1 0 103(_ent (_in))))
				(_port (_int RWD -1 0 104(_ent (_out))))
				(_port (_int MenableD -1 0 105(_ent (_out))))
				(_port (_int ReadyDProc -1 0 106(_ent (_out))))
				(_port (_int RWDM -1 0 107(_ent (_out))))
				(_port (_int RWM -1 0 108(_ent (_out))))
				(_port (_int OvfI -1 0 109(_ent (_out))))
				(_port (_int MenableMEM -1 0 110(_ent (_out))))
			)
		)
		(Mp
			(_object
				(_gen (_int BE -3 0 64(_ent((i 16)))))
				(_gen (_int BP -3 0 65(_ent((i 32)))))
				(_gen (_int Tz -2 0 66(_ent((ns 4609434218613702656)))))
				(_gen (_int Twrite -2 0 67(_ent((ns 4636737291354636288)))))
				(_gen (_int Tsetup -2 0 68(_ent((ns 4607182418800017408)))))
				(_gen (_int Tread -2 0 69(_ent((ns 4636737291354636288)))))
				(_port (_int enable -1 0 72(_ent (_in))))
				(_port (_int rw -1 0 73(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~13 0 74(_array -1 ((_dto c 2 i 0)))))
				(_port (_int ender 16 0 74(_ent (_in))))
				(_port (_int dado 9 0 75(_ent (_in))))
				(_port (_int pronto -1 0 76(_ent (_out))))
				(_port (_int dadoOut 9 0 77(_ent (_out))))
			)
		)
		(UC_MP
			(_object
				(_port (_int CLK -1 0 116(_ent (_in))))
				(_port (_int MenableD -1 0 117(_ent (_in))))
				(_port (_int MenableI -1 0 118(_ent (_in))))
				(_port (_int OvfO -1 0 119(_ent (_in))))
				(_port (_int Sel 10 0 120(_ent (_out))))
			)
		)
		(Mux_2x1_1b
			(_object
				(_port (_int E0 -1 0 136(_ent (_in))))
				(_port (_int E1 -1 0 136(_ent (_in))))
				(_port (_int sel -1 0 137(_ent (_in))))
				(_port (_int S -1 0 138(_ent (_out))))
			)
		)
		(Mux_4x1_16b
			(_object
				(_port (_int E0 11 0 126(_ent (_in))))
				(_port (_int E1 11 0 127(_ent (_in))))
				(_port (_int E2 11 0 128(_ent (_in))))
				(_port (_int E3 11 0 129(_ent (_in))))
				(_port (_int sel 12 0 130(_ent (_in))))
				(_port (_int S 11 0 131(_ent (_out))))
			)
		)
	)
	(_inst CI 0 152(_comp Cache_Inst)
		(_port
			((menable)(MeI))
			((Ender)(EnderI))
			((Dados_from_mem)(DadosMem))
			((W)(RWI))
			((Dados_cache)(DadosOutI))
			((Hit)(HitI))
			((ReadyMI)(RdCI))
		)
		(_use (_ent . Cache_Inst)
		)
	)
	(_inst UCI 0 153(_comp UC_CACHEI)
		(_port
			((CLK)(CLK))
			((HitI)(HitI))
			((MenableProc)(MenablePI))
			((ReadyMI)(RdCI))
			((ReadyMEM)(RdM))
			((MenableI)(MeI))
			((RWI)(RWI))
			((MenableMem)(MeMI))
			((ReadyIProc)(ReadyI))
		)
		(_use (_ent . UC_CACHEI)
		)
	)
	(_inst CD 0 154(_comp Cache_dados)
		(_port
			((menable)(MeD))
			((OvfI)(OvfI))
			((RW)(RWD))
			((RW_mem)(RWD_M))
			((Ender)(EnderD))
			((Dados_entrada)(DadosInD))
			((Dados_mem)(DadosMem))
			((Dados_buffer)(DadosBuffer))
			((Ender_buffer)(EnderBuffer))
			((Dados_saida)(DadosOutD))
			((Hit)(HitD))
			((OvfO)(OvfO))
			((ReadyMD)(RdCD))
			((v1)(v1))
			((v2)(v2))
			((v3)(v3))
			((v4)(v4))
			((v5)(v5))
		)
		(_use (_ent . Cache_dados)
		)
	)
	(_inst UCD 0 155(_comp UC_CACHED)
		(_port
			((CLK)(CLK))
			((HitD)(HitD))
			((RWDP)(RWDP))
			((MenableDProc)(MenablePD))
			((ReadyMD)(RdCD))
			((OvfO)(OvfO))
			((ReadyMEM)(RdM))
			((RWD)(RWD))
			((MenableD)(MeD))
			((ReadyDProc)(ReadyD))
			((RWDM)(RWD_M))
			((RWM)(RWM))
			((OvfI)(OvfI))
			((MenableMEM)(MeMD))
		)
		(_use (_ent . UC_CACHED)
		)
	)
	(_inst M_p 0 156(_comp Mp)
		(_port
			((enable)(MeM))
			((rw)(RWM))
			((ender)(EnderM))
			((dado)(DadosBuffer))
			((pronto)(RdM))
			((dadoOut)(DadosMem))
		)
		(_use (_ent . Mp)
			(_port
				((enable)(enable))
				((rw)(rw))
				((ender)(ender))
				((dado)(dado))
				((pronto)(pronto))
				((dadoOut)(dadoOut))
			)
		)
	)
	(_inst UCMP 0 157(_comp UC_MP)
		(_port
			((CLK)(CLK))
			((MenableD)(MeMD))
			((MenableI)(MeMI))
			((OvfO)(OvfO))
			((Sel)(Sel))
		)
		(_use (_ent . UC_MP)
		)
	)
	(_inst MuxMe 0 159(_comp Mux_2x1_1b)
		(_port
			((E0)(MeMI))
			((E1)(MeMD))
			((sel)(Sel(0)))
			((S)(MeM))
		)
		(_use (_ent . Mux_2x1_1b)
		)
	)
	(_inst MuxEnd 0 160(_comp Mux_4x1_16b)
		(_port
			((E0)(EnderMI))
			((E1)(EnderMD))
			((E2)(_string \"0000000000000000"\))
			((E3)(EnderBuffer))
			((sel)(Sel))
			((S)(EnderM))
		)
		(_use (_ent . Mux_4x1_16b)
			(_port
				((E0)(E0))
				((E1)(E1))
				((E2)(E2))
				((E3)(E3))
				((sel)(sel))
				((S)(S))
			)
		)
	)
	(_object
		(_port (_int CLK -1 0 6(_ent(_in))))
		(_port (_int RWDP -1 0 7(_ent(_in))))
		(_port (_int MenablePD -1 0 8(_ent(_in))))
		(_port (_int MenablePI -1 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1 ((_dto i 15 i 0)))))
		(_port (_int EnderD 0 0 10(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 11(_array -1 ((_dto i 31 i 0)))))
		(_port (_int DadosInD 1 0 11(_ent(_in))))
		(_port (_int EnderI 0 0 12(_ent(_in))))
		(_port (_int ReadyD -1 0 13(_ent(_out))))
		(_port (_int ReadyI -1 0 14(_ent(_out))))
		(_port (_int DadosOutD 1 0 15(_ent(_out))))
		(_port (_int DadosOutI 1 0 16(_ent(_out))))
		(_port (_int v1 1 0 17(_ent(_out))))
		(_port (_int v2 1 0 17(_ent(_out))))
		(_port (_int v3 1 0 17(_ent(_out))))
		(_port (_int v4 1 0 17(_ent(_out))))
		(_port (_int v5 1 0 17(_ent(_out))))
		(_type (_int STATE 0 23(_enum1 i missd rhitd whitd rdd mprdyd ibuff rhitdbuff whitdbuff rddbuff (_to i 0 i 9))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 34(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 35(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{511~downto~0}~13 0 36(_array -1 ((_dto i 511 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 53(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{511~downto~0}~134 0 54(_array -1 ((_dto i 511 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 56(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{511~downto~0}~138 0 75(_array -1 ((_dto i 511 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 120(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 126(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 130(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int MeI -1 0 141(_arch(_uni))))
		(_sig (_int RWI -1 0 141(_arch(_uni))))
		(_sig (_int HitI -1 0 141(_arch(_uni))))
		(_sig (_int RdCI -1 0 141(_arch(_uni))))
		(_sig (_int MeD -1 0 142(_arch(_uni))))
		(_sig (_int OvfI -1 0 142(_arch(_uni))))
		(_sig (_int RWD -1 0 142(_arch(_uni))))
		(_sig (_int RWD_M -1 0 142(_arch(_uni))))
		(_sig (_int HitD -1 0 142(_arch(_uni))))
		(_sig (_int OvfO -1 0 142(_arch(_uni))))
		(_sig (_int RdCD -1 0 142(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 143(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int EnderBuffer 13 0 143(_arch(_uni))))
		(_sig (_int EnderM 13 0 143(_arch(_uni))))
		(_sig (_int EnderMI 13 0 143(_arch(_uni))))
		(_sig (_int EnderMD 13 0 143(_arch(_uni))))
		(_sig (_int MeM -1 0 144(_arch(_uni))))
		(_sig (_int MeMI -1 0 144(_arch(_uni))))
		(_sig (_int MeMD -1 0 144(_arch(_uni))))
		(_sig (_int RWM -1 0 144(_arch(_uni))))
		(_sig (_int RdM -1 0 144(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{511~downto~0}~1316 0 145(_array -1 ((_dto i 511 i 0)))))
		(_sig (_int DadosMem 14 0 145(_arch(_uni))))
		(_sig (_int DadosBuffer 14 0 145(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~1318 0 146(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int Sel 15 0 146(_arch(_uni))))
		(_prcs
			(line__149(_arch 0 0 149(_assignment (_trgt(29))(_sens(6(d_15_6))))))
			(line__150(_arch 1 0 150(_assignment (_trgt(30))(_sens(4(d_15_6))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.TIME (1 TIME)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 514)
	)
	(_model . estrutural 3 -1)
)
I 000051 55 3952          1499234850098 estrutural
(_unit VHDL (carimbo_tb 0 4(estrutural 0 7))
	(_version vd0)
	(_time 1499234850099 2017.07.05 03:07:30)
	(_source (\./../src/carimbo_tb.vhd\))
	(_parameters tan)
	(_code 04015202015252120d030400165e030152030002060207)
	(_ent
		(_time 1499229524968)
	)
	(_comp
		(Carimbo_UC
			(_object
				(_port (_int CLK -1 0 11(_ent (_in))))
				(_port (_int Reset -1 0 12(_ent (_in))))
				(_port (_int HitD -1 0 13(_ent (_in))))
				(_port (_int HitI -1 0 14(_ent (_in))))
				(_port (_int Zero -1 0 15(_ent (_in))))
				(_port (_int Start -1 0 16(_ent (_in))))
				(_port (_int Funct 0 0 17(_ent (_in))))
				(_port (_int Cop 0 0 18(_ent (_in))))
				(_port (_int rw -1 0 19(_ent (_out))))
				(_port (_int menable -1 0 20(_ent (_out))))
				(_port (_int ce_ri -1 0 21(_ent (_out))))
				(_port (_int ce_pc -1 0 22(_ent (_out))))
				(_port (_int RegWrite -1 0 23(_ent (_out))))
				(_port (_int RegDest 1 0 24(_ent (_out))))
				(_port (_int ALUSrc -1 0 25(_ent (_out))))
				(_port (_int MemtoReg 1 0 26(_ent (_out))))
				(_port (_int Branch 1 0 27(_ent (_out))))
				(_port (_int ALUop 2 0 28(_ent (_out))))
			)
		)
	)
	(_inst M1 0 52(_comp Carimbo_UC)
		(_port
			((CLK)(CLK))
			((Reset)(Reset))
			((HitD)(HitD))
			((HitI)(HitI))
			((Zero)(Zero))
			((Start)(Start))
			((Funct)(Funct))
			((Cop)(Cop))
			((rw)(rw))
			((menable)(menable))
			((ce_ri)(ce_ri))
			((ce_pc)(ce_pc))
			((RegWrite)(RegWrite))
			((RegDest)(RegDest))
			((ALUSrc)(ALUSrc))
			((MemtoReg)(MemtoReg))
			((Branch)(Branch))
			((ALUop)(ALUop))
		)
		(_use (_implicit)
			(_port
				((CLK)(CLK))
				((Reset)(Reset))
				((HitD)(HitD))
				((HitI)(HitI))
				((Zero)(Zero))
				((Start)(Start))
				((Funct)(Funct))
				((Cop)(Cop))
				((rw)(rw))
				((menable)(menable))
				((ce_ri)(ce_ri))
				((ce_pc)(ce_pc))
				((RegWrite)(RegWrite))
				((RegDest)(RegDest))
				((ALUSrc)(ALUSrc))
				((MemtoReg)(MemtoReg))
				((Branch)(Branch))
				((ALUop)(ALUop))
			)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 17(_array -1 ((_dto i 5 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 24(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 28(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int CLK -1 0 32(_arch(_uni((i 2))))))
		(_sig (_int Reset -1 0 33(_arch(_uni((i 2))))))
		(_sig (_int HitD -1 0 34(_arch(_uni((i 2))))))
		(_sig (_int HitI -1 0 35(_arch(_uni((i 2))))))
		(_sig (_int Zero -1 0 36(_arch(_uni((i 2))))))
		(_sig (_int Start -1 0 37(_arch(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 38(_array -1 ((_dto i 5 i 0)))))
		(_sig (_int Funct 3 0 38(_arch(_uni((_others(i 2)))))))
		(_sig (_int Cop 3 0 39(_arch(_uni((_others(i 2)))))))
		(_sig (_int rw -1 0 40(_arch(_uni))))
		(_sig (_int menable -1 0 41(_arch(_uni))))
		(_sig (_int ce_ri -1 0 42(_arch(_uni))))
		(_sig (_int ce_pc -1 0 43(_arch(_uni))))
		(_sig (_int RegWrite -1 0 44(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 45(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int RegDest 4 0 45(_arch(_uni))))
		(_sig (_int ALUSrc -1 0 46(_arch(_uni))))
		(_sig (_int MemtoReg 4 0 47(_arch(_uni))))
		(_sig (_int Branch 4 0 48(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 49(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int ALUop 5 0 49(_arch(_uni))))
		(_prcs
			(line__53(_arch 0 0 53(_prcs (_wait_for)(_trgt(0)(1)(2)(3)(4)(5)(6)(7)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 514)
		(33751554 514)
		(33686019 514)
		(33686019 770)
		(33686019 515)
		(50463235 514)
		(50463235 770)
		(33751555 515)
		(33686018 515)
		(33686018 771)
		(50463234 514)
		(50463234 770)
		(33751554 515)
		(33686019 771)
		(33751555 771)
		(50529027 771)
	)
	(_model . estrutural 1 -1)
)
I 000055 55 968           1499234850146 comportamental
(_unit VHDL (mux_4x1_5b 0 4(comportamental 0 15))
	(_version vd0)
	(_time 1499234850147 2017.07.05 03:07:30)
	(_source (\./../src/mux_4x1_5b.vhd\))
	(_parameters tan)
	(_code 3336323735656f26646127686a3032366530363531)
	(_ent
		(_time 1499229866909)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1 ((_dto i 4 i 0)))))
		(_port (_int E0 0 0 6(_ent(_in))))
		(_port (_int E1 0 0 7(_ent(_in))))
		(_port (_int E2 0 0 8(_ent(_in))))
		(_port (_int E3 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1 ((_dto i 1 i 0)))))
		(_port (_int sel 1 0 10(_ent(_in))))
		(_port (_int S 0 0 11(_ent(_out))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs (_simple)(_trgt(5))(_sens(0)(1)(2)(3)(4)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . comportamental 1 -1)
)
I 000046 55 7846          1499234915776 PMIPS
(_unit VHDL (picomips 0 5(pmips 0 15))
	(_version vd0)
	(_time 1499234915777 2017.07.05 03:08:35)
	(_source (\./../src/PicoMIPS.vhd\))
	(_parameters tan)
	(_code 8c88d982d6dbdb9adc8dc8d6d48b8c8b8f8b8c8a85)
	(_ent
		(_time 1499231180249)
	)
	(_comp
		(UCP_Carimbo
			(_object
				(_port (_int reset -1 0 18(_ent (_in))))
				(_port (_int clk -1 0 19(_ent (_in))))
				(_port (_int HitD -1 0 20(_ent (_in))))
				(_port (_int HitI -1 0 21(_ent (_in))))
				(_port (_int start -1 0 22(_ent (_in))))
				(_port (_int MI_Dado 1 0 24(_ent (_in))))
				(_port (_int MD_Dado 1 0 25(_ent (_in))))
				(_port (_int zero -1 0 27(_ent (_buffer))))
				(_port (_int COP 2 0 28(_ent (_buffer))))
				(_port (_int COPExt 2 0 29(_ent (_buffer))))
				(_port (_int ce_ri -1 0 31(_ent (_buffer))))
				(_port (_int ce_pc -1 0 32(_ent (_buffer))))
				(_port (_int RegWrite -1 0 33(_ent (_buffer))))
				(_port (_int RegDest 3 0 34(_ent (_buffer))))
				(_port (_int ALUSrc -1 0 35(_ent (_buffer))))
				(_port (_int MemtoReg 3 0 36(_ent (_buffer))))
				(_port (_int Branch 3 0 37(_ent (_buffer))))
				(_port (_int ALUop 4 0 38(_ent (_buffer))))
				(_port (_int Write_Reg 5 0 40(_ent (_buffer))))
				(_port (_int Reg_1 1 0 41(_ent (_buffer))))
				(_port (_int Reg_2 1 0 41(_ent (_buffer))))
				(_port (_int Write_Data 1 0 41(_ent (_buffer))))
				(_port (_int B 1 0 42(_ent (_buffer))))
				(_port (_int ALU_Rst 1 0 42(_ent (_buffer))))
				(_port (_int Inst_Addr 1 0 43(_ent (_buffer))))
				(_port (_int Nxt_Addr 1 0 43(_ent (_buffer))))
				(_port (_int PC_Incr 1 0 43(_ent (_buffer))))
				(_port (_int PC_Branch 1 0 43(_ent (_buffer))))
				(_port (_int PC_JMP 1 0 43(_ent (_buffer))))
				(_port (_int Imed 1 0 44(_ent (_buffer))))
				(_port (_int Displacement 1 0 44(_ent (_buffer))))
				(_port (_int Inst 1 0 45(_ent (_buffer))))
				(_port (_int JMP_Addr 1 0 45(_ent (_buffer))))
				(_port (_int menableD -1 0 47(_ent (_out))))
				(_port (_int menableI -1 0 48(_ent (_out))))
				(_port (_int rw -1 0 49(_ent (_out))))
				(_port (_int MI_ADDR 6 0 50(_ent (_out))))
				(_port (_int MD_ADDR 6 0 51(_ent (_out))))
				(_port (_int MD_WD 1 0 52(_ent (_out))))
			)
		)
		(Hierarq_Estrut
			(_object
				(_port (_int CLK -1 0 58(_ent (_in))))
				(_port (_int RWDP -1 0 59(_ent (_in))))
				(_port (_int MenablePD -1 0 60(_ent (_in))))
				(_port (_int MenablePI -1 0 61(_ent (_in))))
				(_port (_int EnderD 7 0 62(_ent (_in))))
				(_port (_int DadosInD 8 0 63(_ent (_in))))
				(_port (_int EnderI 7 0 64(_ent (_in))))
				(_port (_int ReadyD -1 0 65(_ent (_out))))
				(_port (_int ReadyI -1 0 66(_ent (_out))))
				(_port (_int DadosOutD 8 0 67(_ent (_out))))
				(_port (_int DadosOutI 8 0 68(_ent (_out))))
				(_port (_int v1 8 0 69(_ent (_out))))
				(_port (_int v2 8 0 69(_ent (_out))))
				(_port (_int v3 8 0 69(_ent (_out))))
				(_port (_int v4 8 0 69(_ent (_out))))
				(_port (_int v5 8 0 69(_ent (_out))))
			)
		)
	)
	(_inst UCP 0 103(_comp UCP_Carimbo)
		(_port
			((reset)(reset))
			((clk)(CLK))
			((HitD)(ReadyD))
			((HitI)(ReadyI))
			((start)(start))
			((MI_Dado)(DadosOutI))
			((MD_Dado)(DadosOutD))
			((zero)(zero))
			((COP)(COP))
			((COPExt)(COPExt))
			((ce_ri)(ce_ri))
			((ce_pc)(ce_pc))
			((RegWrite)(RegWrite))
			((RegDest)(RegDest))
			((ALUSrc)(ALUSrc))
			((MemtoReg)(MemtoReg))
			((Branch)(Branch))
			((ALUop)(ALUop))
			((Write_Reg)(Write_Reg))
			((Reg_1)(Reg_1))
			((Reg_2)(Reg_2))
			((Write_Data)(Write_Data))
			((B)(B))
			((ALU_Rst)(ALU_Rst))
			((Inst_Addr)(Inst_Addr))
			((Nxt_Addr)(Nxt_Addr))
			((PC_Incr)(PC_Incr))
			((PC_Branch)(PC_Branch))
			((PC_JMP)(PC_JMP))
			((Imed)(Imed))
			((Displacement)(Displacement))
			((Inst)(Inst))
			((JMP_Addr)(JMP_Addr))
			((menableD)(MenablePD))
			((menableI)(MenablePI))
			((rw)(RWDP))
			((MI_ADDR)(EnderI))
			((MD_ADDR)(EnderD))
			((MD_WD)(DadosInD))
		)
		(_use (_ent . UCP_Carimbo)
		)
	)
	(_inst HE 0 104(_comp Hierarq_Estrut)
		(_port
			((CLK)(CLK))
			((RWDP)(RWDP))
			((MenablePD)(MenablePD))
			((MenablePI)(MenablePI))
			((EnderD)(EnderD))
			((DadosInD)(DadosInD))
			((EnderI)(EnderI))
			((ReadyD)(ReadyD))
			((ReadyI)(ReadyI))
			((DadosOutD)(DadosOutD))
			((DadosOutI)(DadosOutI))
			((v1)(v1))
			((v2)(v2))
			((v3)(v3))
			((v4)(v4))
			((v5)(v5))
		)
		(_use (_ent . Hierarq_Estrut)
		)
	)
	(_object
		(_port (_int CLK -1 0 7(_ent(_in))))
		(_port (_int reset -1 0 8(_ent(_in))))
		(_port (_int Start -1 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1 ((_dto i 31 i 0)))))
		(_port (_int v1 0 0 10(_ent(_out))))
		(_port (_int v2 0 0 10(_ent(_out))))
		(_port (_int v3 0 0 10(_ent(_out))))
		(_port (_int v4 0 0 10(_ent(_out))))
		(_port (_int v5 0 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 24(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 28(_array -1 ((_dto i 5 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 34(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 38(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 40(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 50(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 62(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 63(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int RWDP -1 0 72(_arch(_uni))))
		(_sig (_int MenablePD -1 0 73(_arch(_uni))))
		(_sig (_int MenablePI -1 0 74(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~136 0 75(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int EnderD 9 0 75(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 76(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int DadosInD 10 0 76(_arch(_uni))))
		(_sig (_int EnderI 9 0 77(_arch(_uni))))
		(_sig (_int ReadyD -1 0 78(_arch(_uni))))
		(_sig (_int ReadyI -1 0 79(_arch(_uni))))
		(_sig (_int DadosOutD 10 0 80(_arch(_uni))))
		(_sig (_int DadosOutI 10 0 81(_arch(_uni))))
		(_sig (_int zero -1 0 82(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~1310 0 83(_array -1 ((_dto i 5 i 0)))))
		(_sig (_int COP 11 0 83(_arch(_uni))))
		(_sig (_int COPExt 11 0 84(_arch(_uni))))
		(_sig (_int ce_ri -1 0 86(_arch(_uni))))
		(_sig (_int ce_pc -1 0 87(_arch(_uni))))
		(_sig (_int RegWrite -1 0 88(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 89(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int RegDest 12 0 89(_arch(_uni))))
		(_sig (_int ALUSrc -1 0 90(_arch(_uni))))
		(_sig (_int MemtoReg 12 0 91(_arch(_uni))))
		(_sig (_int Branch 12 0 92(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 93(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int ALUop 13 0 93(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1316 0 95(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int Write_Reg 14 0 95(_arch(_uni))))
		(_sig (_int Reg_1 10 0 96(_arch(_uni))))
		(_sig (_int Reg_2 10 0 96(_arch(_uni))))
		(_sig (_int Write_Data 10 0 96(_arch(_uni))))
		(_sig (_int B 10 0 97(_arch(_uni))))
		(_sig (_int ALU_Rst 10 0 97(_arch(_uni))))
		(_sig (_int Inst_Addr 10 0 98(_arch(_uni))))
		(_sig (_int Nxt_Addr 10 0 98(_arch(_uni))))
		(_sig (_int PC_Incr 10 0 98(_arch(_uni))))
		(_sig (_int PC_Branch 10 0 98(_arch(_uni))))
		(_sig (_int PC_JMP 10 0 98(_arch(_uni))))
		(_sig (_int Imed 10 0 99(_arch(_uni))))
		(_sig (_int Displacement 10 0 99(_arch(_uni))))
		(_sig (_int Inst 10 0 100(_arch(_uni))))
		(_sig (_int JMP_Addr 10 0 100(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
)
I 000055 55 710           1499234915783 UC_Cache_dados
(_unit VHDL (uc_cache_dados 0 4(uc_cache_dados 0 17))
	(_version vd0)
	(_time 1499234915784 2017.07.05 03:08:35)
	(_source (\./../src/uc_cache_dados.vhd\))
	(_parameters tan)
	(_code 8c88dc82dcd88e9a8e8f9dd6de8a848a8989da8a88)
	(_ent
		(_time 1499229524405)
	)
	(_object
		(_port (_int RW -1 0 6(_ent(_in))))
		(_port (_int Valid_proc -1 0 7(_ent(_in))))
		(_port (_int Valid_mem -1 0 8(_ent(_out))))
		(_port (_int Hit -1 0 9(_ent(_in))))
		(_port (_int Ready_mem -1 0 10(_ent(_in))))
		(_port (_int RW_mem -1 0 11(_ent(_out))))
		(_port (_int Ready -1 0 12(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
)
I 000054 55 815           1499234915789 UC_Cache_Inst
(_unit VHDL (uc_cache_inst 0 5(uc_cache_inst 0 20))
	(_version vd0)
	(_time 1499234915790 2017.07.05 03:08:35)
	(_source (\./../src/uc_cache_inst.vhd\))
	(_parameters tan)
	(_code 9c98cc93ccc89e8a9e9d8dc6ce9a949a9999ca9a95)
	(_ent
		(_time 1499229524696)
	)
	(_object
		(_gen (_int Tacesso -1 0 7 \5 ns\ (_ent((ns 4617315517961601024)))))
		(_port (_int Valid_proc -2 0 10(_ent(_in))))
		(_port (_int Valid_mem -2 0 11(_ent(_out))))
		(_port (_int Hit -2 0 12(_ent(_in))))
		(_port (_int Ready -2 0 13(_ent(_out))))
		(_port (_int Ready_mem -2 0 14(_ent(_in))))
		(_port (_int RW_mem -2 0 15(_ent(_out))))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
)
I 000055 55 1089          1499234915795 comportamental
(_unit VHDL (mux_8x1_32b 0 4(comportamental 0 19))
	(_version vd0)
	(_time 1499234915796 2017.07.05 03:08:35)
	(_source (\./../src/mux_8x1_32b.vhd\))
	(_parameters tan)
	(_code 9c999d92cacac089c89d84c7c59f9d99ca9f9f9f9e)
	(_ent
		(_time 1499229524880)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1 ((_dto i 31 i 0)))))
		(_port (_int E0 0 0 6(_ent(_in))))
		(_port (_int E1 0 0 7(_ent(_in))))
		(_port (_int E2 0 0 8(_ent(_in))))
		(_port (_int E3 0 0 9(_ent(_in))))
		(_port (_int E4 0 0 10(_ent(_in))))
		(_port (_int E5 0 0 11(_ent(_in))))
		(_port (_int E6 0 0 12(_ent(_in))))
		(_port (_int E7 0 0 13(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 14(_array -1 ((_dto i 2 i 0)))))
		(_port (_int sel 1 0 14(_ent(_in))))
		(_port (_int S 0 0 15(_ent(_out))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs (_simple)(_trgt(9))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . comportamental 1 -1)
)
I 000044 55 3225          1499234915817 Ram
(_unit VHDL (ram 0 27(ram 0 46))
	(_version vd0)
	(_time 1499234915818 2017.07.05 03:08:35)
	(_source (\./../src/ram.vhd\))
	(_parameters tan)
	(_code bbbfecefe8ecbbacbebfaae1bebcb9bdbabdefbcb9)
	(_ent
		(_time 1499229524574)
	)
	(_object
		(_gen (_int BE -1 0 29 \16\ (_ent gms((i 16)))))
		(_gen (_int BP -1 0 30 \32\ (_ent gms((i 32)))))
		(_type (_int ~STRING~12 0 31(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int NA 0 0 31(_ent(_string \"mram.txt"\))))
		(_gen (_int Tz -3 0 32 \1.5 ns\ (_ent((ns 4609434218613702656)))))
		(_gen (_int Twrite -3 0 33 \1 ns\ (_ent((ns 4636737291354636288)))))
		(_gen (_int Tsetup -3 0 34 \1 ns\ (_ent gms((ns 4607182418800017408)))))
		(_gen (_int Tread -3 0 35 \1 ns\ (_ent gms((ns 4636737291354636288)))))
		(_port (_int enable -4 0 38(_ent(_in)(_event))))
		(_port (_int rw -4 0 39(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~12 0 40(_array -4 ((_dto c 2 i 0)))))
		(_port (_int ender 1 0 40(_ent(_in)(_lastevent))))
		(_port (_int pronto -4 0 41(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~12 0 42(_array -4 ((_dto c 3 i 0)))))
		(_port (_int dado 2 0 42(_ent(_inout)(_lastevent))))
		(_type (_int ~STD_LOGIC_VECTOR{BP/4-1~downto~0}~13 0 49(_array -4 ((_dto c 4 i 0)))))
		(_type (_int tipo_memoria 0 49(_array 3 ((_to i 0 c 5)))))
		(_sig (_int Mram 4 0 50(_arch(_uni((_others(_others(i 2)))))(_param_in)(_param_out))))
		(_type (_int ~INTEGER~range~0~to~{2**BE-1}~13 0 58(_scalar (_to i 0 c 6))))
		(_var (_int endereco 5 0 58(_prcs 0)))
		(_type (_int ~INTEGER~range~0~to~{2**BE-1}~131 0 59(_scalar (_to i 0 c 7))))
		(_var (_int endereco1 6 0 59(_prcs 0)))
		(_type (_int ~INTEGER~range~0~to~{2**BE-1}~132 0 60(_scalar (_to i 0 c 8))))
		(_var (_int endereco2 7 0 60(_prcs 0)))
		(_type (_int ~INTEGER~range~0~to~{2**BE-1}~133 0 61(_scalar (_to i 0 c 9))))
		(_var (_int endereco3 8 0 61(_prcs 0)))
		(_var (_int inicio -4 0 62(_prcs 0((i 3)))))
		(_type (_int HexTable 0 64(_array -1 ((_uto i 0 i 255(_enum -2))))))
		(_type (_int ~HexTable{'0'~to~'F'}~13 0 66(_array -1 ((_to i 48 i 70(_enum -2))))))
		(_cnst (_int lookup 10 0 66(_int(((i 0))((i 1))((i 2))((i 3))((i 4))((i 5))((i 6))((i 7))((i 8))((i 9))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i 10))((i 11))((i 12))((i 13))((i 14))((i 15))))))
		(_prcs
			(Carga_Inicial_e_Ram_Memoria(_arch 0 0 57(_prcs (_simple)(_trgt(3)(4)(5))(_sens(0))(_mon)(_read(1)(2)(4)(5)))))
		)
		(_subprogram
			(_int fill_memory 1 0 63(_arch(_proc)))
			(_ext READLINE (2 0))
			(_ext READ (2 14))
			(_ext READ (2 10))
		)
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extstd.TEXTIO.TEXT (2 TEXT)))
		(_type (_ext ~extstd.TEXTIO.LINE (2 LINE)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (1 STD_LOGIC_VECTOR)))
	)
	(_split (5)
	)
	(_use (std(standard))(ieee(std_logic_1164))(std(TEXTIO))(ieee(STD_LOGIC_SIGNED))(ieee(std_logic_arith)))
	(_model . Ram 10 -1)
)
I 000055 55 969           1499234915850 comportamental
(_unit VHDL (mux_4x1_32b 0 4(comportamental 0 10))
	(_version vd0)
	(_time 1499234915851 2017.07.05 03:08:35)
	(_source (\./../src/mux_4x1_32b.vhd\))
	(_parameters tan)
	(_code dadfdb898e8c86cf8ddcce8183d9dbdf8cd9d9d9d8)
	(_ent
		(_time 1499229523526)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 5(_array -1 ((_dto i 31 i 0)))))
		(_port (_int E1 0 0 5(_ent(_in))))
		(_port (_int E2 0 0 5(_ent(_in))))
		(_port (_int E3 0 0 5(_ent(_in))))
		(_port (_int E4 0 0 5(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1 ((_dto i 1 i 0)))))
		(_port (_int sel 1 0 6(_ent(_in))))
		(_port (_int S 0 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs (_simple)(_trgt(5))(_sens(0)(1)(2)(3)(4)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . comportamental 1 -1)
)
I 000046 55 1465          1499234915880 UC_CD
(_unit VHDL (uc_cached 0 28(uc_cd 0 49))
	(_version vd0)
	(_time 1499234915881 2017.07.05 03:08:35)
	(_source (\./../src/uc_cached.vhd\))
	(_parameters tan)
	(_code fafeaaaaa8aef8ecf0fbeba0a8fcf2fcfffcfefdff)
	(_ent
		(_time 1499229523288)
	)
	(_object
		(_port (_int CLK -1 0 30(_ent(_in)(_event))))
		(_port (_int HitD -1 0 31(_ent(_in))))
		(_port (_int RWDP -1 0 32(_ent(_in))))
		(_port (_int MenableDProc -1 0 33(_ent(_in))))
		(_port (_int ReadyMD -1 0 34(_ent(_in))))
		(_port (_int OvfO -1 0 35(_ent(_in))))
		(_port (_int ReadyMEM -1 0 36(_ent(_in))))
		(_port (_int RWD -1 0 37(_ent(_out))))
		(_port (_int MenableD -1 0 38(_ent(_out))))
		(_port (_int ReadyDProc -1 0 39(_ent(_out))))
		(_port (_int RWDM -1 0 40(_ent(_out))))
		(_port (_int RWM -1 0 41(_ent(_out))))
		(_port (_int OvfI -1 0 42(_ent(_out))))
		(_port (_int MenableMEM -1 0 43(_ent(_out))))
		(_type (_int STATE 0 50(_enum1 i missd rhitd whitd rdd mprdyd ibuff rhitdbuff whitdbuff rddbuff (_to i 0 i 9))))
		(_sig (_int estado 0 0 51(_arch(_uni((i 0))))))
		(_sig (_int next_estado 0 0 52(_arch(_uni))))
		(_prcs
			(line__54(_arch 0 0 54(_prcs (_simple)(_trgt(7)(8)(9)(10)(11)(12)(13)(15))(_sens(1)(2)(3)(4)(5)(6)(14)))))
			(line__169(_arch 1 0 169(_prcs (_trgt(14))(_sens(0)(15))(_dssslsensitivity 1))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . UC_CD 2 -1)
)
I 000046 55 1082          1499234915909 UCMPA
(_unit VHDL (uc_mp 0 28(ucmpa 0 40))
	(_version vd0)
	(_time 1499234915910 2017.07.05 03:08:35)
	(_source (\./../src/uc_mp.vhd\))
	(_parameters tan)
	(_code 090d5a0f035d0b1f5e5819525d0f0a0c5f0f5d0e09)
	(_ent
		(_time 1499229523557)
	)
	(_object
		(_port (_int CLK -1 0 30(_ent(_in)(_event))))
		(_port (_int MenableD -1 0 31(_ent(_in))))
		(_port (_int MenableI -1 0 32(_ent(_in))))
		(_port (_int OvfO -1 0 33(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 34(_array -1 ((_dto i 1 i 0)))))
		(_port (_int Sel 0 0 34(_ent(_out))))
		(_type (_int STATE 0 41(_enum1 s i d b (_to i 0 i 3))))
		(_sig (_int estado 1 0 42(_arch(_uni((i 0))))))
		(_sig (_int next_estado 1 0 43(_arch(_uni))))
		(_prcs
			(line__45(_arch 0 0 45(_prcs (_simple)(_trgt(4)(6))(_sens(1)(2)(3)(5)))))
			(line__81(_arch 1 0 81(_prcs (_trgt(5))(_sens(0)(6))(_dssslsensitivity 1))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(771)
	)
	(_model . UCMPA 2 -1)
)
I 000054 55 1202          1499234915936 UC_CACHEI_ASM
(_unit VHDL (uc_cachei 0 28(uc_cachei_asm 0 44))
	(_version vd0)
	(_time 1499234915937 2017.07.05 03:08:35)
	(_source (\./../src/uc_cachei.vhd\))
	(_parameters tan)
	(_code 292d7a2d237d2b3f2e7c38737b2f212f2c2f202e2c)
	(_ent
		(_time 1499229523582)
	)
	(_object
		(_port (_int CLK -1 0 30(_ent(_in)(_event))))
		(_port (_int HitI -1 0 31(_ent(_in))))
		(_port (_int MenableProc -1 0 32(_ent(_in))))
		(_port (_int ReadyMI -1 0 33(_ent(_in))))
		(_port (_int ReadyMEM -1 0 34(_ent(_in))))
		(_port (_int MenableI -1 0 35(_ent(_out))))
		(_port (_int RWI -1 0 36(_ent(_out))))
		(_port (_int MenableMem -1 0 37(_ent(_out))))
		(_port (_int ReadyIProc -1 0 38(_ent(_out))))
		(_type (_int STATE 0 45(_enum1 i missi hi mprdyi rdi (_to i 0 i 4))))
		(_sig (_int estado 0 0 46(_arch(_uni((i 0))))))
		(_sig (_int next_estado 0 0 47(_arch(_uni))))
		(_prcs
			(line__49(_arch 0 0 49(_prcs (_simple)(_trgt(5)(6)(7)(8)(10))(_sens(1)(2)(3)(4)(9)))))
			(line__95(_arch 1 0 95(_prcs (_trgt(9))(_sens(0)(10))(_dssslsensitivity 1))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . UC_CACHEI_ASM 2 -1)
)
I 000055 55 2087          1499234915964 comportamental
(_unit VHDL (regfile 0 6(comportamental 0 20))
	(_version vd0)
	(_time 1499234915965 2017.07.05 03:08:35)
	(_source (\./../src/regfile.vhd\))
	(_parameters tan)
	(_code 484c1c4a451f1b5e4c4651124a4e4d4f4a4e4d4e4f)
	(_ent
		(_time 1499233796764)
	)
	(_object
		(_port (_int Reset -1 0 8(_ent(_in))))
		(_port (_int Clk -1 0 9(_ent(_in)(_event))))
		(_port (_int RegWrite -1 0 10(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 11(_array -1 ((_dto i 4 i 0)))))
		(_port (_int ReadReg1 0 0 11(_ent(_in))))
		(_port (_int ReadReg2 0 0 12(_ent(_in))))
		(_port (_int WriteReg 0 0 13(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 14(_array -1 ((_dto i 31 i 0)))))
		(_port (_int WriteData 1 0 14(_ent(_in))))
		(_port (_int ReadData1 1 0 15(_ent(_out))))
		(_port (_int ReadData2 1 0 16(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 23(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rede_reg 0 23(_array 2 ((_to i 0 i 31)))))
		(_var (_int regfile 3 0 24(_prcs 0((_others(_others(i 2)))))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs (_simple)(_trgt(7)(8))(_sens(0)(1)(2)(3)(4)(5))(_mon)(_read(6)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . comportamental 1 -1)
)
I 000055 55 1073          1499234916037 comportamental
(_unit VHDL (sign_extend 0 4(comportamental 0 11))
	(_version vd0)
	(_time 1499234916038 2017.07.05 03:08:36)
	(_source (\./../src/sign_extend.vhd\))
	(_parameters tan)
	(_code 9692c39999c1c580c295d0ccc2919e9192909390c3)
	(_ent
		(_time 1499229523731)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 6(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Entrada 0 0 6(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1 ((_dto i 31 i 0)))))
		(_port (_int Saida 1 0 7(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 12(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int vetor 2 0 12(_arch(_uni))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs (_simple)(_trgt(1)(2))(_sens(0)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_static
		(50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
	)
	(_model . comportamental 1 -1)
)
I 000055 55 699           1499234916119 comportamental
(_unit VHDL (shift_left_2 0 4(comportamental 0 9))
	(_version vd0)
	(_time 1499234916120 2017.07.05 03:08:36)
	(_source (\./../src/shift_left_2.vhd\))
	(_parameters tan)
	(_code e4e0b1b7e8b3b9f2e2b1f0bde3e2b7e2e1e2e2e3e0)
	(_ent
		(_time 1499229524483)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 5(_array -1 ((_dto i 31 i 0)))))
		(_port (_int E 0 0 5(_ent(_in))))
		(_port (_int S 0 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment (_trgt(1))(_sens(0(d_29_0))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
	)
	(_model . comportamental 1 -1)
)
I 000055 55 788           1499234916141 comportamental
(_unit VHDL (re 0 4(comportamental 0 13))
	(_version vd0)
	(_time 1499234916142 2017.07.05 03:08:36)
	(_source (\./../src/re.vhd\))
	(_parameters tan)
	(_code f4f0a0a4f5a2a2e2f0f7e6aea0f3f6f2f1f3f6f2f1)
	(_ent
		(_time 1499229524513)
	)
	(_object
		(_port (_int CLK -1 0 6(_ent(_in)(_event))))
		(_port (_int Reset -1 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1 ((_dto i 4 i 0)))))
		(_port (_int D 0 0 8(_ent(_in))))
		(_port (_int S 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs (_trgt(3))(_sens(0)(1)(2))(_dssslsensitivity 1))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 2)
	)
	(_model . comportamental 1 -1)
)
I 000055 55 908           1499234916165 comportamental
(_unit VHDL (reg_32 0 4(comportamental 0 12))
	(_version vd0)
	(_time 1499234916166 2017.07.05 03:08:36)
	(_source (\./../src/reg_32.vhd\))
	(_parameters tan)
	(_code 13101114154440064413004c401411151615141645)
	(_ent
		(_time 1499229523860)
	)
	(_object
		(_port (_int CLK -1 0 6(_ent(_in)(_event))))
		(_port (_int ce -1 0 6(_ent(_in))))
		(_port (_int reset -1 0 6(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1 ((_dto i 31 i 0)))))
		(_port (_int E 0 0 7(_ent(_in))))
		(_port (_int S 0 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs (_trgt(4))(_sens(0)(2)(3))(_dssslsensitivity 1)(_read(1)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686019)
	)
	(_model . comportamental 1 -1)
)
I 000055 55 999           1499234916189 comportamental
(_unit VHDL (mux_4x1_16b 0 4(comportamental 1 15))
	(_version vd0)
	(_time 1499234916190 2017.07.05 03:08:36)
	(_source (\./../src/mux_4x1_5b.vhd\(\./../src/mux_4x1_16b.vhd\)))
	(_parameters tan)
	(_code 2321772625757f36747137787a2022267520222025)
	(_ent
		(_time 1499229524112)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 6(_array -1 ((_dto i 15 i 0)))))
		(_port (_int E0 0 0 6(_ent(_in))))
		(_port (_int E1 0 0 7(_ent(_in))))
		(_port (_int E2 0 0 8(_ent(_in))))
		(_port (_int E3 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1 ((_dto i 1 i 0)))))
		(_port (_int sel 1 0 10(_ent(_in))))
		(_port (_int S 0 0 11(_ent(_out))))
		(_prcs
			(line__17(_arch 0 1 17(_prcs (_simple)(_trgt(5))(_sens(0)(1)(2)(3)(4)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . comportamental 1 -1)
)
I 000055 55 2580          1499234916220 comportamental
(_unit VHDL (minst 0 5(comportamental 0 12))
	(_version vd0)
	(_time 1499234916221 2017.07.05 03:08:36)
	(_source (\./../src/minst.vhd\))
	(_parameters tan)
	(_code 42401640491543554010561847444b441745414546)
	(_ent
		(_time 1499229523477)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 7(_array -1 ((_dto i 11 i 0)))))
		(_port (_int ReadAddr 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int Inst 1 0 8(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 13(_array -1 ((_dto i 31 i 0)))))
		(_type (_int memoria 0 13(_array 2 ((_to i 0 i 4095)))))
		(_sig (_int mem 3 0 14(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment (_trgt(2(0))))))
			(line__17(_arch 1 0 17(_assignment (_trgt(2(1))))))
			(line__18(_arch 2 0 18(_assignment (_trgt(2(2))))))
			(line__19(_arch 3 0 19(_assignment (_trgt(2(3))))))
			(line__20(_arch 4 0 20(_assignment (_trgt(2(4))))))
			(line__21(_arch 5 0 21(_assignment (_trgt(2(8))))))
			(line__22(_arch 6 0 22(_assignment (_trgt(2(16))))))
			(line__23(_arch 7 0 23(_assignment (_trgt(2(1024))))))
			(line__24(_arch 8 0 24(_assignment (_trgt(2(1027))))))
			(line__25(_arch 9 0 25(_assignment (_trgt(2(1028))))))
			(line__26(_arch 10 0 26(_assignment (_trgt(2(1029))))))
			(line__27(_arch 11 0 27(_prcs (_simple)(_trgt(1))(_sens(0))(_mon)(_read(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33751554 33686018 33686018 33686018 50463234 33686018 33686018 33686275)
		(33686018 33686018 33686018 50463234 33686018 33686019 33751554 33686018)
		(33686018 33686018 33686274 33686018 33686018 33686019 33751554 33751555)
		(33686018 33686018 33686274 50463234 50463234 33686018 33686018 33686018)
		(50463234 33686018 33751810 33686274 33686018 33686018 33686018 33751555)
		(33686018 33686018 33751811 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686019 33686018 33686018 33686018 33686274 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019)
		(33751555 33686275 33686274 33686018 33686018 33686018 33686018 33751554)
		(33686019 33686275 33686274 50463234 33686018 33686018 33686018 33751554)
		(33686018 33686275 33686018 33686018 33686018 33686018 33686018 33686019)
	)
	(_model . comportamental 12 -1)
)
I 000055 55 667           1499234916245 comportamental
(_unit VHDL (mux_2x1_1b 0 4(comportamental 0 10))
	(_version vd0)
	(_time 1499234916246 2017.07.05 03:08:36)
	(_source (\./../src/mux_2x1_1b.vhd\))
	(_parameters tan)
	(_code 6163356065373d743731733a386260643762606763)
	(_ent
		(_time 1499229523666)
	)
	(_object
		(_port (_int E0 -1 0 5(_ent(_in))))
		(_port (_int E1 -1 0 5(_ent(_in))))
		(_port (_int sel -1 0 6(_ent(_in))))
		(_port (_int S -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment (_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . comportamental 1 -1)
)
I 000055 55 747           1499234916266 comportamental
(_unit VHDL (mux_2x1_5b 0 5(comportamental 0 11))
	(_version vd0)
	(_time 1499234916267 2017.07.05 03:08:36)
	(_source (\./../src/mux_2x1_5b.vhd\))
	(_parameters tan)
	(_code 7173257175272d642726632a287270742772747773)
	(_ent
		(_time 1499229524790)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1 ((_dto i 4 i 0)))))
		(_port (_int E0 0 0 6(_ent(_in))))
		(_port (_int E1 0 0 6(_ent(_in))))
		(_port (_int sel -1 0 7(_ent(_in))))
		(_port (_int S 0 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment (_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . comportamental 1 -1)
)
I 000055 55 890           1499234916289 comportamental
(_unit VHDL (mux_4x1_1b 0 4(comportamental 0 15))
	(_version vd0)
	(_time 1499234916290 2017.07.05 03:08:36)
	(_source (\./../src/mux_4x1_1b.vhd\))
	(_parameters tan)
	(_code 9092c49e95c6cc85c7c284cbc9939195c693919692)
	(_ent
		(_time 1499229524538)
	)
	(_object
		(_port (_int E0 -1 0 6(_ent(_in))))
		(_port (_int E1 -1 0 7(_ent(_in))))
		(_port (_int E2 -1 0 8(_ent(_in))))
		(_port (_int E3 -1 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1 ((_dto i 1 i 0)))))
		(_port (_int sel 0 0 10(_ent(_in))))
		(_port (_int S -1 0 11(_ent(_out))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs (_simple)(_trgt(5))(_sens(0)(1)(2)(3)(4)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . comportamental 1 -1)
)
I 000055 55 751           1499234916314 comportamental
(_unit VHDL (mux_2x1_32b 0 4(comportamental 0 10))
	(_version vd0)
	(_time 1499234916315 2017.07.05 03:08:36)
	(_source (\./../src/mux_2x1_32b.vhd\))
	(_parameters tan)
	(_code a0a2f4f6a5f6fcb5f6f0b2fbf9a3a1a5f6a3a3a3a2)
	(_ent
		(_time 1499229524766)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 5(_array -1 ((_dto i 31 i 0)))))
		(_port (_int E1 0 0 5(_ent(_in))))
		(_port (_int E2 0 0 5(_ent(_in))))
		(_port (_int sel -1 0 6(_ent(_in))))
		(_port (_int S 0 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment (_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . comportamental 1 -1)
)
I 000055 55 1807          1499234916345 comportamental
(_unit VHDL (maprom_cop 0 5(comportamental 0 13))
	(_version vd0)
	(_time 1499234916346 2017.07.05 03:08:36)
	(_source (\./../src/maprom_cop.vhd\))
	(_parameters tan)
	(_code bfbdebebe8e9eba8bcecf9e5babae9b9bcb9e9b8bf)
	(_ent
		(_time 1499229524660)
	)
	(_object
		(_port (_int CLK -1 0 7(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8(_array -1 ((_dto i 5 i 0)))))
		(_port (_int cop 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 9(_array -1 ((_dto i 4 i 0)))))
		(_port (_int Lcop 1 0 9(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 14(_array -1 ((_dto i 4 i 0)))))
		(_type (_int memoria 0 14(_array 2 ((_to i 0 i 63)))))
		(_sig (_int mem 3 0 15(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__17(_arch 0 0 17(_assignment (_trgt(3(2))))))
			(line__18(_arch 1 0 18(_assignment (_trgt(3(3))))))
			(line__19(_arch 2 0 19(_assignment (_trgt(3(4))))))
			(line__20(_arch 3 0 20(_assignment (_trgt(3(5))))))
			(line__21(_arch 4 0 21(_assignment (_trgt(3(8))))))
			(line__22(_arch 5 0 22(_assignment (_trgt(3(10))))))
			(line__23(_arch 6 0 23(_assignment (_trgt(3(35))))))
			(line__24(_arch 7 0 24(_assignment (_trgt(3(43))))))
			(line__25(_arch 8 0 25(_assignment (_trgt(3(63))))))
			(line__26(_arch 9 0 26(_prcs (_trgt(2))(_sens(0)(1)(3))(_dssslsensitivity 1)(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50463235 2)
		(50463235 3)
		(50529026 2)
		(33686019 2)
		(50528770 2)
		(33751810 2)
		(50463234 3)
		(33751554 2)
		(33686018 2)
	)
	(_model . comportamental 10 -1)
)
I 000055 55 3846          1499234916370 comportamental
(_unit VHDL (mc 0 5(comportamental 0 13))
	(_version vd0)
	(_time 1499234916371 2017.07.05 03:08:36)
	(_source (\./../src/mc.vhd\))
	(_parameters tan)
	(_code dedc8a8c8889dec8df8a9a848cd88ad8ddd88ad8dd)
	(_ent
		(_time 1499229524825)
	)
	(_object
		(_port (_int CLK -1 0 7(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1 ((_dto i 4 i 0)))))
		(_port (_int Estd 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{29~downto~0}~12 0 9(_array -1 ((_dto i 29 i 0)))))
		(_port (_int MicroInst 1 0 9(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{29~downto~0}~13 0 14(_array -1 ((_dto i 29 i 0)))))
		(_type (_int memoria 0 14(_array 2 ((_to i 0 i 31)))))
		(_sig (_int mem 3 0 15(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__17(_arch 0 0 17(_assignment (_trgt(3(0))))))
			(line__18(_arch 1 0 18(_assignment (_trgt(3(1))))))
			(line__19(_arch 2 0 19(_assignment (_trgt(3(2))))))
			(line__20(_arch 3 0 20(_assignment (_trgt(3(3))))))
			(line__21(_arch 4 0 21(_assignment (_trgt(3(4))))))
			(line__22(_arch 5 0 22(_assignment (_trgt(3(5))))))
			(line__23(_arch 6 0 23(_assignment (_trgt(3(6))))))
			(line__24(_arch 7 0 24(_assignment (_trgt(3(7))))))
			(line__25(_arch 8 0 25(_assignment (_trgt(3(8))))))
			(line__26(_arch 9 0 26(_assignment (_trgt(3(9))))))
			(line__27(_arch 10 0 27(_assignment (_trgt(3(10))))))
			(line__28(_arch 11 0 28(_assignment (_trgt(3(11))))))
			(line__29(_arch 12 0 29(_assignment (_trgt(3(12))))))
			(line__30(_arch 13 0 30(_assignment (_trgt(3(13))))))
			(line__31(_arch 14 0 31(_assignment (_trgt(3(14))))))
			(line__32(_arch 15 0 32(_assignment (_trgt(3(15))))))
			(line__33(_arch 16 0 33(_assignment (_trgt(3(16))))))
			(line__34(_arch 17 0 34(_assignment (_trgt(3(17))))))
			(line__35(_arch 18 0 35(_assignment (_trgt(3(18))))))
			(line__36(_arch 19 0 36(_assignment (_trgt(3(19))))))
			(line__37(_arch 20 0 37(_assignment (_trgt(3(20))))))
			(line__38(_arch 21 0 38(_assignment (_trgt(3(21))))))
			(line__39(_arch 22 0 39(_prcs (_trgt(2))(_sens(0)(1)(3))(_dssslsensitivity 1)(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 50463234 33686018 33686018 33686018 33686018 33686018 514)
		(33686274 33751554 33686018 33686019 33686018 33686018 33751554 770)
		(33686019 50463234 33686018 33686019 33686018 33686018 33686274 514)
		(33751810 50463234 50463234 33686019 33686018 33686275 33686019 515)
		(33751810 50463234 33751554 33686018 33686018 33686274 50463234 515)
		(33686018 50463234 33686018 33686019 33686018 50463234 33686019 514)
		(33686018 50463234 33686018 33686019 33686018 33686274 33686019 514)
		(33686018 50463234 33686018 50528771 33686018 50463234 33686019 514)
		(33686018 50463234 33686018 33686019 33686019 50463234 33686019 514)
		(33686018 50463234 33686018 50463235 33686018 50463234 33686019 514)
		(33686018 50463234 33686018 50463235 33686019 50463234 33686019 514)
		(33686018 50463234 33686018 33751555 33686018 50463234 33686019 514)
		(33686018 50463234 33686018 33751555 33686018 50463490 33686019 514)
		(33686018 50463234 33686018 33751555 33686019 50463234 33686019 514)
		(33751554 50529027 33686018 33686019 33686019 33686018 33686018 514)
		(33751554 50463234 33686018 33686019 33686274 33686018 33686274 514)
		(33751554 50463234 33686019 33686019 33686019 33686018 33686018 514)
		(33686018 50463234 33686018 33686019 33751554 33686018 33686274 514)
		(50463234 33686274 33751555 33686018 50463234 33751554 33686019 514)
		(33686018 50463234 33686018 33686019 33751810 33686018 33686274 514)
	)
	(_model . comportamental 23 -1)
)
I 000055 55 1277          1499234916397 comportamental
(_unit VHDL (mdado 0 5(comportamental 0 12))
	(_version vd0)
	(_time 1499234916398 2017.07.05 03:08:36)
	(_source (\./../src/mdado.vhd\))
	(_parameters tan)
	(_code fdffa9adadaaa8ebf8febba7f8fbf9fbfcfbf9fbab)
	(_ent
		(_time 1499229523942)
	)
	(_object
		(_port (_int CLK -1 0 6(_ent(_in)(_event))))
		(_port (_int Menable -1 0 6(_ent(_in))))
		(_port (_int rw -1 0 6(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 7(_array -1 ((_dto i 11 i 0)))))
		(_port (_int Addr 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int WriteData 1 0 8(_ent(_in))))
		(_port (_int ReadData 1 0 9(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 13(_array -1 ((_dto i 31 i 0)))))
		(_type (_int memoria 0 13(_array 2 ((_to i 0 i 4095)))))
		(_sig (_int mem 3 0 14(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs (_simple)(_trgt(5)(6))(_sens(0)(1)(2)(3))(_mon)(_read(4)(6)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . comportamental 1 -1)
)
I 000055 55 1740          1499234916422 comportamental
(_unit VHDL (maprom_funct 0 5(comportamental 0 13))
	(_version vd0)
	(_time 1499234916423 2017.07.05 03:08:36)
	(_source (\./../src/maprom_funct.vhd\))
	(_parameters tan)
	(_code 0d0f580b585b591a0e5f4b5708085b0b0b0a080b58)
	(_ent
		(_time 1499229525052)
	)
	(_object
		(_port (_int CLK -1 0 7(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8(_array -1 ((_dto i 5 i 0)))))
		(_port (_int cop 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 9(_array -1 ((_dto i 4 i 0)))))
		(_port (_int Lcop 1 0 9(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 14(_array -1 ((_dto i 4 i 0)))))
		(_type (_int memoria 0 14(_array 2 ((_to i 0 i 63)))))
		(_sig (_int mem 3 0 15(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__17(_arch 0 0 17(_assignment (_trgt(3(0))))))
			(line__18(_arch 1 0 18(_assignment (_trgt(3(8))))))
			(line__19(_arch 2 0 19(_assignment (_trgt(3(32))))))
			(line__20(_arch 3 0 20(_assignment (_trgt(3(33))))))
			(line__21(_arch 4 0 21(_assignment (_trgt(3(34))))))
			(line__22(_arch 5 0 22(_assignment (_trgt(3(36))))))
			(line__23(_arch 6 0 23(_assignment (_trgt(3(37))))))
			(line__24(_arch 7 0 24(_assignment (_trgt(3(42))))))
			(line__25(_arch 8 0 25(_prcs (_trgt(2))(_sens(0)(1)(3))(_dssslsensitivity 1)(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33751810 3)
		(33751555 3)
		(33751554 3)
		(50528770 3)
		(33686274 2)
		(33686274 3)
		(50463490 2)
		(50463490 3)
	)
	(_model . comportamental 9 -1)
)
I 000052 55 4355          1499234916455 Cache_dados
(_unit VHDL (cache_dados 0 29(cache_dados 0 52))
	(_version vd0)
	(_time 1499234916456 2017.07.05 03:08:36)
	(_source (\./../src/cache_dados.vhd\))
	(_parameters tan)
	(_code 3c3e3e396e6b6b2a663e29653b3a383a3d3a383a6a)
	(_ent
		(_time 1499231467169)
	)
	(_object
		(_gen (_int Tacesso -1 0 31 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_port (_int menable -2 0 34(_ent(_in)(_event))))
		(_port (_int OvfI -2 0 35(_ent(_in)(_event))))
		(_port (_int RW -2 0 36(_ent(_in))))
		(_port (_int RW_mem -2 0 37(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 38(_array -2 ((_dto i 15 i 0)))))
		(_port (_int Ender 0 0 38(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 39(_array -2 ((_dto i 31 i 0)))))
		(_port (_int Dados_entrada 1 0 39(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{511~downto~0}~12 0 40(_array -2 ((_dto i 511 i 0)))))
		(_port (_int Dados_mem 2 0 40(_ent(_in))))
		(_port (_int Dados_buffer 2 0 41(_ent(_out))))
		(_port (_int Ender_buffer 0 0 42(_ent(_out))))
		(_port (_int Dados_saida 1 0 43(_ent(_out))))
		(_port (_int Hit -2 0 44(_ent(_out))))
		(_port (_int OvfO -2 0 45(_ent(_out))))
		(_port (_int ReadyMD -2 0 46(_ent(_out))))
		(_port (_int v1 1 0 47(_ent(_out))))
		(_port (_int v2 1 0 47(_ent(_out))))
		(_port (_int v3 1 0 47(_ent(_out))))
		(_port (_int v4 1 0 47(_ent(_out))))
		(_port (_int v5 1 0 47(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 53(_array -2 ((_dto i 31 i 0)))))
		(_type (_int cache 0 53(_array 3 ((_to i 0 i 2047)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 54(_array -2 ((_dto i 2 i 0)))))
		(_type (_int tabela_tag 0 54(_array 5 ((_to i 0 i 127)))))
		(_sig (_int CacheD1 4 0 55(_arch(_uni((_others(_others(i 2))))))))
		(_sig (_int CacheD2 4 0 56(_arch(_uni((_others(_others(i 2))))))))
		(_sig (_int Tag_tab1 6 0 57(_arch(_uni((_others(_others(i 2))))))))
		(_sig (_int Tag_tab2 6 0 58(_arch(_uni((_others(_others(i 2))))))))
		(_type (_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 59(_array -2 ((_dto i 127 i 0)))))
		(_sig (_int Valid_tab1 7 0 59(_arch(_uni((_others(i 2)))))))
		(_sig (_int Valid_tab2 7 0 60(_arch(_uni((_others(i 2)))))))
		(_sig (_int LRU_tab1 7 0 61(_arch(_uni((_others(i 3)))))))
		(_sig (_int LRU_tab2 7 0 62(_arch(_uni((_others(i 2)))))))
		(_sig (_int Dirty1 7 0 63(_arch(_uni((_others(i 2)))))))
		(_sig (_int Dirty2 7 0 64(_arch(_uni((_others(i 2)))))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 65(_array -2 ((_dto i 2 i 0)))))
		(_sig (_int Tag_eq1 8 0 65(_arch(_uni((_others(i 2)))))))
		(_sig (_int Tag_eq2 8 0 66(_arch(_uni((_others(i 2)))))))
		(_sig (_int Hit1 -2 0 67(_arch(_uni((i 2))))))
		(_sig (_int Hit2 -2 0 68(_arch(_uni((i 2))))))
		(_prcs
			(line__73(_arch 0 0 73(_assignment (_trgt(28))(_sens(4(d_12_6))(20))(_mon))))
			(line__74(_arch 1 0 74(_assignment (_trgt(29))(_sens(4(d_12_6))(21))(_mon))))
			(line__75(_arch 2 0 75(_assignment (_trgt(30))(_sens(4(d_12_6))(4(15))(4(14))(4(13))(22)(28(2))(28(1))(28(0)))(_mon))))
			(line__76(_arch 3 0 76(_assignment (_trgt(31))(_sens(4(d_12_6))(4(15))(4(14))(4(13))(23)(29(2))(29(1))(29(0)))(_mon))))
			(line__77(_arch 4 0 77(_assignment (_trgt(10))(_sens(30)(31)))))
			(line__78(_arch 5 0 78(_prcs (_simple)(_trgt(7(d_31_0))(7(d_63_32))(7(d_95_64))(7(d_127_96))(7(d_159_128))(7(d_191_160))(7(d_223_192))(7(d_255_224))(7(d_287_256))(7(d_319_288))(7(d_351_320))(7(d_383_352))(7(d_415_384))(7(d_447_416))(7(d_479_448))(7(d_511_480))(8)(9)(11)(12)(13)(14)(15)(16)(17)(18)(19)(20)(21)(22)(23)(24)(25)(26)(27))(_sens(0)(1)(2)(3))(_mon)(_read(4(d_12_2))(4(d_15_13))(4(d_12_6))(5)(6(d_31_0))(6(d_63_32))(6(d_95_64))(6(d_127_96))(6(d_159_128))(6(d_191_160))(6(d_223_192))(6(d_255_224))(6(d_287_256))(6(d_319_288))(6(d_351_320))(6(d_383_352))(6(d_415_384))(6(d_447_416))(6(d_479_448))(6(d_511_480))(18)(19)(20)(21)(22)(23)(24)(25)(26)(27)(30)(31)))))
		)
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (1 STD_LOGIC_VECTOR)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(33686018 514)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
	)
	(_model . Cache_dados 6 -1)
)
I 000051 55 2477          1499234916502 Cache_Inst
(_unit VHDL (cache_inst 0 29(cache_inst 0 45))
	(_version vd0)
	(_time 1499234916503 2017.07.05 03:08:36)
	(_source (\./../src/cache_inst.vhd\))
	(_parameters tan)
	(_code 5b595958080c0c4d50094e025c5d525d0e5c585c5f)
	(_ent
		(_time 1499229523361)
	)
	(_object
		(_gen (_int Tacesso -1 0 31 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_port (_int menable -2 0 34(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 35(_array -2 ((_dto i 15 i 0)))))
		(_port (_int Ender 0 0 35(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{511~downto~0}~12 0 36(_array -2 ((_dto i 511 i 0)))))
		(_port (_int Dados_from_mem 1 0 36(_ent(_in))))
		(_port (_int W -2 0 37(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 38(_array -2 ((_dto i 31 i 0)))))
		(_port (_int Dados_cache 2 0 38(_ent(_out))))
		(_port (_int Hit -2 0 39(_ent(_out))))
		(_port (_int ReadyMI -2 0 40(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 46(_array -2 ((_dto i 31 i 0)))))
		(_type (_int cache 0 46(_array 3 ((_to i 0 i 4095)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 47(_array -2 ((_dto i 1 i 0)))))
		(_type (_int tabela_tag 0 47(_array 5 ((_to i 0 i 255)))))
		(_sig (_int CacheI 4 0 49(_arch(_uni((_others(_others(i 2))))))))
		(_sig (_int Tag_tab 6 0 50(_arch(_uni((_others(_others(i 2))))))))
		(_type (_int ~STD_LOGIC_VECTOR{255~downto~0}~13 0 51(_array -2 ((_dto i 255 i 0)))))
		(_sig (_int Valid_tab 7 0 51(_arch(_uni((_others(i 2)))))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~132 0 52(_array -2 ((_dto i 1 i 0)))))
		(_sig (_int Tag_eq 8 0 52(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__55(_arch 0 0 55(_prcs (_simple)(_trgt(4)(5)(6)(7)(8)(9)(10))(_sens(0)(3))(_mon)(_read(1(d_15_14))(1(d_13_2))(1(15))(1(14))(1(d_13_6))(2(d_31_0))(2(d_63_32))(2(d_95_64))(2(d_127_96))(2(d_159_128))(2(d_191_160))(2(d_223_192))(2(d_255_224))(2(d_287_256))(2(d_319_288))(2(d_351_320))(2(d_383_352))(2(d_415_384))(2(d_447_416))(2(d_479_448))(2(d_511_480))(7)(8)(9)(10(1))(10(0))))))
		)
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (1 STD_LOGIC_VECTOR)))
	)
	(_split (7)(8)(9)
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
	)
	(_model . Cache_Inst 1 -1)
)
I 000055 55 1208          1499234916532 comportamental
(_unit VHDL (alu 0 5(comportamental 0 13))
	(_version vd0)
	(_time 1499234916533 2017.07.05 03:08:36)
	(_source (\./../src/alu.vhd\))
	(_parameters tan)
	(_code 7a787a7b782c2b6c7a2a39212e7c7b7c297d7f7c7b)
	(_ent
		(_time 1499229524052)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1 ((_dto i 3 i 0)))))
		(_port (_int ALUop 0 0 6(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1 ((_dto i 31 i 0)))))
		(_port (_int a 1 0 7(_ent(_in))))
		(_port (_int b 1 0 8(_ent(_in))))
		(_port (_int zero -1 0 9(_ent(_out))))
		(_port (_int ALUrst 1 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int saida 2 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs (_simple)(_trgt(3)(4)(5))(_sens(0)(1)(2)(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(514)
	)
	(_model . comportamental 1 -1)
)
I 000055 55 724           1499234916558 comportamental
(_unit VHDL (add_32 0 5(comportamental 0 13))
	(_version vd0)
	(_time 1499234916559 2017.07.05 03:08:36)
	(_source (\./../src/add_32.vhd\))
	(_parameters tan)
	(_code 9a989a95cfcdca8fcccf89c5c99c9b9c9e9c9e9fcc)
	(_ent
		(_time 1499229524411)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1 ((_dto i 31 i 0)))))
		(_port (_int E1 0 0 7(_ent(_in))))
		(_port (_int E2 0 0 8(_ent(_in))))
		(_port (_int S 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment (_trgt(2))(_sens(0)(1)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . comportamental 1 -1)
)
I 000051 55 7462          1499234916582 estrutural
(_unit VHDL (carimbo_uc 0 4(estrutural 0 28))
	(_version vd0)
	(_time 1499234916583 2017.07.05 03:08:36)
	(_source (\./../src/carimbo_uc.vhd\))
	(_parameters tan)
	(_code b9bbbbedb1efefafb7bffde3eabfefbcefbebcbfba)
	(_ent
		(_time 1499229524939)
	)
	(_comp
		(MC
			(_object
				(_port (_int CLK -1 0 32(_ent (_in))))
				(_port (_int Estd 3 0 33(_ent (_in))))
				(_port (_int MicroInst 4 0 34(_ent (_out))))
			)
		)
		(MaPROM_cop
			(_object
				(_port (_int CLK -1 0 48(_ent (_in))))
				(_port (_int cop 7 0 49(_ent (_in))))
				(_port (_int Lcop 8 0 50(_ent (_out))))
			)
		)
		(MaPROM_funct
			(_object
				(_port (_int CLK -1 0 40(_ent (_in))))
				(_port (_int cop 5 0 41(_ent (_in))))
				(_port (_int Lcop 6 0 42(_ent (_out))))
			)
		)
		(Mux_4x1_1b
			(_object
				(_port (_int E0 -1 0 56(_ent (_in))))
				(_port (_int E1 -1 0 57(_ent (_in))))
				(_port (_int E2 -1 0 58(_ent (_in))))
				(_port (_int E3 -1 0 59(_ent (_in))))
				(_port (_int sel 9 0 60(_ent (_in))))
				(_port (_int S -1 0 61(_ent (_out))))
			)
		)
		(Mux_2x1_5b
			(_object
				(_port (_int E0 10 0 66(_ent (_in))))
				(_port (_int E1 10 0 66(_ent (_in))))
				(_port (_int sel -1 0 67(_ent (_in))))
				(_port (_int S 10 0 68(_ent (_out))))
			)
		)
		(RE
			(_object
				(_port (_int CLK -1 0 73(_ent (_in))))
				(_port (_int Reset -1 0 74(_ent (_in))))
				(_port (_int D 11 0 75(_ent (_in))))
				(_port (_int S 11 0 76(_ent (_out))))
			)
		)
	)
	(_inst M_C 0 104(_comp MC)
		(_port
			((CLK)(CLK))
			((Estd)(Estd))
			((MicroInst)(MicroInst))
		)
		(_use (_ent . MC)
		)
	)
	(_inst MaPROMcop 0 105(_comp MaPROM_cop)
		(_port
			((CLK)(CLK))
			((cop)(Cop))
			((Lcop)(Lcop))
		)
		(_use (_ent . MaPROM_cop)
		)
	)
	(_inst MaPROMfunct 0 106(_comp MaPROM_funct)
		(_port
			((CLK)(CLK))
			((cop)(Funct))
			((Lcop)(Lfunct))
		)
		(_use (_ent . MaPROM_funct)
		)
	)
	(_inst MuxIn 0 107(_comp Mux_4x1_1b)
		(_port
			((E0)(Start))
			((E1)(Zero))
			((E2)(HitI))
			((E3)(HitD))
			((sel)(Teste))
			((S)(SelVF))
		)
		(_use (_ent . Mux_4x1_1b)
		)
	)
	(_inst MuxMap 0 108(_comp Mux_2x1_5b)
		(_port
			((E0)(Lfunct))
			((E1)(Lcop))
			((sel)(InstType))
			((S)(LInst))
		)
		(_use (_ent . Mux_2x1_5b)
		)
	)
	(_inst MuxVF 0 109(_comp Mux_2x1_5b)
		(_port
			((E0)(Lf))
			((E1)(Lv))
			((sel)(SelVF))
			((S)(Lvf))
		)
		(_use (_ent . Mux_2x1_5b)
		)
	)
	(_inst MuxE 0 110(_comp Mux_2x1_5b)
		(_port
			((E0)(Lvf))
			((E1)(LInst))
			((sel)(Decode))
			((S)(NextEstd))
		)
		(_use (_ent . Mux_2x1_5b)
		)
	)
	(_inst R_E 0 111(_comp RE)
		(_port
			((CLK)(CLK))
			((Reset)(Reset))
			((D)(NextEstd))
			((S)(Estd))
		)
		(_use (_ent . RE)
		)
	)
	(_object
		(_port (_int CLK -1 0 6(_ent(_in))))
		(_port (_int Reset -1 0 7(_ent(_in))))
		(_port (_int HitD -1 0 8(_ent(_in))))
		(_port (_int HitI -1 0 9(_ent(_in))))
		(_port (_int Zero -1 0 10(_ent(_in))))
		(_port (_int Start -1 0 11(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 12(_array -1 ((_dto i 5 i 0)))))
		(_port (_int Funct 0 0 12(_ent(_in))))
		(_port (_int Cop 0 0 13(_ent(_in))))
		(_port (_int rw -1 0 14(_ent(_out))))
		(_port (_int menableD -1 0 15(_ent(_out))))
		(_port (_int menableI -1 0 16(_ent(_out))))
		(_port (_int ce_ri -1 0 17(_ent(_out))))
		(_port (_int ce_pc -1 0 18(_ent(_out))))
		(_port (_int RegWrite -1 0 19(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 20(_array -1 ((_dto i 1 i 0)))))
		(_port (_int RegDest 1 0 20(_ent(_out))))
		(_port (_int ALUSrc -1 0 21(_ent(_out))))
		(_port (_int MemtoReg 1 0 22(_ent(_out))))
		(_port (_int Branch 1 0 23(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 24(_array -1 ((_dto i 3 i 0)))))
		(_port (_int ALUop 2 0 24(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 33(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{29~downto~0}~13 0 34(_array -1 ((_dto i 29 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 41(_array -1 ((_dto i 5 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 42(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~134 0 49(_array -1 ((_dto i 5 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~136 0 50(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 60(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~138 0 66(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 75(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 80(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int NextEstd 12 0 80(_arch(_uni))))
		(_sig (_int Estd 12 0 80(_arch(_uni))))
		(_sig (_int Lv 12 0 80(_arch(_uni))))
		(_sig (_int Lf 12 0 80(_arch(_uni))))
		(_sig (_int Lcop 12 0 80(_arch(_uni))))
		(_sig (_int Lfunct 12 0 80(_arch(_uni))))
		(_sig (_int LInst 12 0 80(_arch(_uni))))
		(_sig (_int Lvf 12 0 80(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{29~downto~0}~1314 0 81(_array -1 ((_dto i 29 i 0)))))
		(_sig (_int MicroInst 13 0 81(_arch(_uni))))
		(_sig (_int SelVF -1 0 82(_arch(_uni))))
		(_sig (_int Decode -1 0 82(_arch(_uni))))
		(_sig (_int InstType -1 0 82(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~1316 0 83(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int Teste 14 0 83(_arch(_uni))))
		(_prcs
			(line__86(_arch 0 0 86(_assignment (_trgt(30))(_sens(7(5))(7(4))(7(3))(7(2))(7(1))(7(0))))))
			(line__87(_arch 1 0 87(_assignment (_alias((menableI)(MicroInst(0))))(_simpleassign BUF)(_trgt(10))(_sens(27(0))))))
			(line__88(_arch 2 0 88(_assignment (_alias((menableD)(MicroInst(1))))(_simpleassign BUF)(_trgt(9))(_sens(27(1))))))
			(line__89(_arch 3 0 89(_assignment (_alias((rw)(MicroInst(2))))(_simpleassign BUF)(_trgt(8))(_sens(27(2))))))
			(line__90(_arch 4 0 90(_assignment (_alias((ce_ri)(MicroInst(3))))(_simpleassign BUF)(_trgt(11))(_sens(27(3))))))
			(line__91(_arch 5 0 91(_assignment (_alias((ce_pc)(MicroInst(4))))(_simpleassign BUF)(_trgt(12))(_sens(27(4))))))
			(line__92(_arch 6 0 92(_assignment (_alias((RegWrite)(MicroInst(5))))(_simpleassign BUF)(_trgt(13))(_sens(27(5))))))
			(line__93(_arch 7 0 93(_assignment (_alias((RegDest)(MicroInst(d_7_6))))(_trgt(14))(_sens(27(d_7_6))))))
			(line__94(_arch 8 0 94(_assignment (_alias((ALUSrc)(MicroInst(8))))(_simpleassign BUF)(_trgt(15))(_sens(27(8))))))
			(line__95(_arch 9 0 95(_assignment (_alias((MemtoReg)(MicroInst(d_10_9))))(_trgt(16))(_sens(27(d_10_9))))))
			(line__96(_arch 10 0 96(_assignment (_alias((Branch)(MicroInst(d_12_11))))(_trgt(17))(_sens(27(d_12_11))))))
			(line__97(_arch 11 0 97(_assignment (_alias((ALUop)(MicroInst(d_16_13))))(_trgt(18))(_sens(27(d_16_13))))))
			(line__99(_arch 12 0 99(_assignment (_alias((Lf)(MicroInst(d_21_17))))(_trgt(22))(_sens(27(d_21_17))))))
			(line__100(_arch 13 0 100(_assignment (_alias((Lv)(MicroInst(d_26_22))))(_trgt(21))(_sens(27(d_26_22))))))
			(line__101(_arch 14 0 101(_assignment (_alias((Teste)(MicroInst(d_28_27))))(_trgt(31))(_sens(27(d_28_27))))))
			(line__102(_arch 15 0 102(_assignment (_alias((Decode)(MicroInst(29))))(_simpleassign BUF)(_trgt(29))(_sens(27(29))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . estrutural 16 -1)
)
I 000051 55 9262          1499234916610 estrutural
(_unit VHDL (fd_estrut 0 4(estrutural 0 35))
	(_version vd0)
	(_time 1499234916611 2017.07.05 03:08:36)
	(_source (\./../src/fd_estrut.vhd\))
	(_parameters tan)
	(_code c8cacf9dc49ccadec5c8db939dcfcacfcdcfcccece)
	(_ent
		(_time 1499233020252)
	)
	(_comp
		(ALU
			(_object
				(_port (_int ALUop 6 0 38(_ent (_in))))
				(_port (_int a 7 0 39(_ent (_in))))
				(_port (_int b 7 0 40(_ent (_in))))
				(_port (_int zero -1 0 41(_ent (_out))))
				(_port (_int ALUrst 7 0 42(_ent (_out))))
			)
		)
		(Add_32
			(_object
				(_port (_int E1 8 0 47(_ent (_in))))
				(_port (_int E2 8 0 48(_ent (_in))))
				(_port (_int S 8 0 49(_ent (_out))))
			)
		)
		(Mux_4x1_32b
			(_object
				(_port (_int E1 12 0 71(_ent (_in))))
				(_port (_int E2 12 0 71(_ent (_in))))
				(_port (_int E3 12 0 71(_ent (_in))))
				(_port (_int E4 12 0 71(_ent (_in))))
				(_port (_int sel 13 0 72(_ent (_in))))
				(_port (_int S 12 0 73(_ent (_out))))
			)
		)
		(Mux_2x1_32b
			(_object
				(_port (_int E1 11 0 65(_ent (_in))))
				(_port (_int E2 11 0 65(_ent (_in))))
				(_port (_int sel -1 0 66(_ent (_in))))
				(_port (_int S 11 0 67(_ent (_out))))
			)
		)
		(Mux_4x1_5b
			(_object
				(_port (_int E0 9 0 55(_ent (_in))))
				(_port (_int E1 9 0 56(_ent (_in))))
				(_port (_int E2 9 0 57(_ent (_in))))
				(_port (_int E3 9 0 58(_ent (_in))))
				(_port (_int sel 10 0 59(_ent (_in))))
				(_port (_int S 9 0 60(_ent (_out))))
			)
		)
		(Reg_32
			(_object
				(_port (_int CLK -1 0 78(_ent (_in))))
				(_port (_int ce -1 0 78(_ent (_in))))
				(_port (_int reset -1 0 78(_ent (_in))))
				(_port (_int E 14 0 79(_ent (_in))))
				(_port (_int S 14 0 80(_ent (_out))))
			)
		)
		(Sign_Extend
			(_object
				(_port (_int Entrada 16 0 91(_ent (_in))))
				(_port (_int Saida 17 0 92(_ent (_out))))
			)
		)
		(Shift_Left_2
			(_object
				(_port (_int E 15 0 85(_ent (_in))))
				(_port (_int S 15 0 86(_ent (_out))))
			)
		)
		(RegFile
			(_object
				(_port (_int Reset -1 0 98(_ent (_in))))
				(_port (_int Clk -1 0 99(_ent (_in))))
				(_port (_int RegWrite -1 0 100(_ent (_in))))
				(_port (_int ReadReg1 18 0 101(_ent (_in))))
				(_port (_int ReadReg2 18 0 102(_ent (_in))))
				(_port (_int WriteReg 18 0 103(_ent (_in))))
				(_port (_int WriteData 19 0 104(_ent (_in))))
				(_port (_int ReadData1 19 0 105(_ent (_out))))
				(_port (_int ReadData2 19 0 106(_ent (_out))))
			)
		)
	)
	(_inst ALU1 0 118(_comp ALU)
		(_port
			((ALUop)(ALUop))
			((a)(Reg_1))
			((b)(B))
			((zero)(Zero))
			((ALUrst)(ALU_Rst))
		)
		(_use (_ent . ALU)
		)
	)
	(_inst Add1 0 119(_comp Add_32)
		(_port
			((E1)(Inst_Addr))
			((E2)(_string \"00000000000000000000000000000100"\))
			((S)(PC_Incr))
		)
		(_use (_ent . Add_32)
			(_port
				((E1)(E1))
				((E2)(E2))
				((S)(S))
			)
		)
	)
	(_inst Add2 0 120(_comp Add_32)
		(_port
			((E1)(PC_Incr))
			((E2)(Displacement))
			((S)(PC_Branch))
		)
		(_use (_ent . Add_32)
		)
	)
	(_inst Mux1 0 121(_comp Mux_4x1_32b)
		(_port
			((E1)(PC_Incr))
			((E2)(PC_JMP))
			((E3)(PC_Branch))
			((E4)(Reg_1))
			((sel)(Branch))
			((S)(Nxt_Addr))
		)
		(_use (_ent . Mux_4x1_32b)
		)
	)
	(_inst Mux2 0 122(_comp Mux_2x1_32b)
		(_port
			((E1)(Reg_2))
			((E2)(Imed))
			((sel)(ALUSrc))
			((S)(B))
		)
		(_use (_ent . Mux_2x1_32b)
		)
	)
	(_inst Mux3 0 123(_comp Mux_4x1_32b)
		(_port
			((E1)(ALU_Rst))
			((E2)(MD_Dado))
			((E3)(PC_Incr))
			((E4)(_string \"00000000000000000000000000000000"\))
			((sel)(MemtoReg))
			((S)(Write_Data))
		)
		(_use (_ent . Mux_4x1_32b)
			(_port
				((E1)(E1))
				((E2)(E2))
				((E3)(E3))
				((E4)(E4))
				((sel)(sel))
				((S)(S))
			)
		)
	)
	(_inst Mux4 0 124(_comp Mux_4x1_5b)
		(_port
			((E0)(Inst(d_20_16)))
			((E1)(Inst(d_15_11)))
			((E2)(_string \"00111"\))
			((E3)(_string \"10000"\))
			((sel)(RegDest))
			((S)(Write_Reg))
		)
		(_use (_ent . Mux_4x1_5b)
			(_port
				((E0)(E0))
				((E1)(E1))
				((E2)(E2))
				((E3)(E3))
				((sel)(sel))
				((S)(S))
			)
		)
	)
	(_inst PC 0 125(_comp Reg_32)
		(_port
			((CLK)(clk))
			((ce)(ce_pc))
			((reset)(Reset))
			((E)(Nxt_Addr))
			((S)(Inst_Addr))
		)
		(_use (_ent . Reg_32)
		)
	)
	(_inst RI 0 126(_comp Reg_32)
		(_port
			((CLK)(clk))
			((ce)(ce_ri))
			((reset)(Reset))
			((E)(MI_Dado))
			((S)(Inst))
		)
		(_use (_ent . Reg_32)
		)
	)
	(_inst Sign_Ext 0 127(_comp Sign_Extend)
		(_port
			((Entrada)(Inst(d_15_0)))
			((Saida)(Imed))
		)
		(_use (_ent . Sign_Extend)
		)
	)
	(_inst SL2 0 128(_comp Shift_Left_2)
		(_port
			((E)(Imed))
			((S)(Displacement))
		)
		(_use (_ent . Shift_Left_2)
		)
	)
	(_inst SL2_2 0 129(_comp Shift_Left_2)
		(_port
			((E)(JMP_Addr))
			((S)(PC_JMP))
		)
		(_use (_ent . Shift_Left_2)
		)
	)
	(_inst Reg_File 0 130(_comp RegFile)
		(_port
			((Reset)(Reset))
			((Clk)(clk))
			((RegWrite)(RegWrite))
			((ReadReg1)(Inst(d_25_21)))
			((ReadReg2)(Inst(d_20_16)))
			((WriteReg)(Write_Reg))
			((WriteData)(Write_Data))
			((ReadData1)(Reg_1))
			((ReadData2)(Reg_2))
		)
		(_use (_ent . RegFile)
		)
	)
	(_object
		(_port (_int Reset -1 0 6(_ent(_in))))
		(_port (_int clk -1 0 7(_ent(_in))))
		(_port (_int ce_ri -1 0 8(_ent(_in))))
		(_port (_int ce_pc -1 0 9(_ent(_in))))
		(_port (_int RegWrite -1 0 10(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 11(_array -1 ((_dto i 1 i 0)))))
		(_port (_int RegDest 0 0 11(_ent(_in))))
		(_port (_int ALUSrc -1 0 12(_ent(_in))))
		(_port (_int MemtoReg 0 0 13(_ent(_in))))
		(_port (_int Branch 0 0 14(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15(_array -1 ((_dto i 3 i 0)))))
		(_port (_int ALUop 1 0 15(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 16(_array -1 ((_dto i 31 i 0)))))
		(_port (_int MI_Dado 2 0 16(_ent(_in))))
		(_port (_int MD_Dado 2 0 17(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 19(_array -1 ((_dto i 4 i 0)))))
		(_port (_int Write_Reg 3 0 19(_ent(_buffer))))
		(_port (_int Reg_1 2 0 20(_ent(_buffer))))
		(_port (_int Reg_2 2 0 20(_ent(_buffer))))
		(_port (_int Write_Data 2 0 20(_ent(_buffer))))
		(_port (_int B 2 0 21(_ent(_buffer))))
		(_port (_int ALU_Rst 2 0 21(_ent(_buffer))))
		(_port (_int Inst_Addr 2 0 22(_ent(_buffer))))
		(_port (_int Nxt_Addr 2 0 22(_ent(_buffer))))
		(_port (_int PC_Incr 2 0 22(_ent(_buffer))))
		(_port (_int PC_Branch 2 0 22(_ent(_buffer))))
		(_port (_int PC_JMP 2 0 22(_ent(_buffer))))
		(_port (_int Imed 2 0 23(_ent(_buffer))))
		(_port (_int Displacement 2 0 23(_ent(_buffer))))
		(_port (_int Inst 2 0 24(_ent(_buffer))))
		(_port (_int JMP_Addr 2 0 24(_ent(_buffer))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 26(_array -1 ((_dto i 15 i 0)))))
		(_port (_int MI_ADDR 4 0 26(_ent(_out))))
		(_port (_int MD_ADDR 4 0 27(_ent(_out))))
		(_port (_int MD_WD 2 0 28(_ent(_out))))
		(_port (_int Zero -1 0 29(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 30(_array -1 ((_dto i 5 i 0)))))
		(_port (_int Cop 5 0 30(_ent(_out))))
		(_port (_int Funct 5 0 31(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 38(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 39(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 47(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 55(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 59(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 65(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 71(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~138 0 72(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 79(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 85(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 91(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 92(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1316 0 101(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~1318 0 104(_array -1 ((_dto i 31 i 0)))))
		(_prcs
			(line__114(_arch 0 0 114(_assignment (_alias((Cop)(Inst(d_31_26))))(_trgt(31))(_sens(25(d_31_26))))))
			(line__115(_arch 1 0 115(_assignment (_alias((Funct)(Inst(d_5_0))))(_trgt(32))(_sens(25(d_5_0))))))
			(line__116(_arch 2 0 116(_assignment (_trgt(26))(_sens(18(d_31_28))(25(d_25_0))))))
			(line__132(_arch 3 0 132(_assignment (_alias((MI_ADDR)(Inst_Addr(d_15_0))))(_trgt(27))(_sens(18(d_15_0))))))
			(line__133(_arch 4 0 133(_assignment (_alias((MD_ADDR)(ALU_Rst(d_15_0))))(_trgt(28))(_sens(17(d_15_0))))))
			(line__134(_arch 5 0 134(_assignment (_alias((MD_WD)(Reg_2)))(_trgt(29))(_sens(14)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
	)
	(_model . estrutural 6 -1)
)
I 000050 55 9966          1499234916643 Debugural
(_unit VHDL (fd_debug 0 4(debugural 0 33))
	(_version vd0)
	(_time 1499234916644 2017.07.05 03:08:36)
	(_source (\./../src/fd_debug.vhd\))
	(_parameters tan)
	(_code f7f5f0a7f4a3f5e1faf1e2ada4f0f2f1f0f1f1f1f3)
	(_ent
		(_time 1499229524001)
	)
	(_comp
		(Mdado
			(_object
				(_port (_int CLK -1 0 36(_ent (_in))))
				(_port (_int Menable -1 0 36(_ent (_in))))
				(_port (_int rw -1 0 36(_ent (_in))))
				(_port (_int Addr 5 0 37(_ent (_in))))
				(_port (_int WriteData 6 0 38(_ent (_in))))
				(_port (_int ReadData 6 0 39(_ent (_out))))
			)
		)
		(Minst
			(_object
				(_port (_int ReadAddr 10 0 60(_ent (_in))))
				(_port (_int Inst 11 0 61(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port (_int ALUop 7 0 43(_ent (_in))))
				(_port (_int a 8 0 44(_ent (_in))))
				(_port (_int b 8 0 45(_ent (_in))))
				(_port (_int zero -1 0 46(_ent (_out))))
				(_port (_int ALUrst 8 0 47(_ent (_out))))
			)
		)
		(Add_32
			(_object
				(_port (_int E1 9 0 52(_ent (_in))))
				(_port (_int E2 9 0 53(_ent (_in))))
				(_port (_int S 9 0 54(_ent (_out))))
			)
		)
		(Mux_4x1_32b
			(_object
				(_port (_int E1 15 0 83(_ent (_in))))
				(_port (_int E2 15 0 83(_ent (_in))))
				(_port (_int E3 15 0 83(_ent (_in))))
				(_port (_int E4 15 0 83(_ent (_in))))
				(_port (_int sel 16 0 84(_ent (_in))))
				(_port (_int S 15 0 85(_ent (_out))))
			)
		)
		(Mux_2x1_32b
			(_object
				(_port (_int E1 14 0 77(_ent (_in))))
				(_port (_int E2 14 0 77(_ent (_in))))
				(_port (_int sel -1 0 78(_ent (_in))))
				(_port (_int S 14 0 79(_ent (_out))))
			)
		)
		(Mux_4x1_5b
			(_object
				(_port (_int E0 12 0 67(_ent (_in))))
				(_port (_int E1 12 0 68(_ent (_in))))
				(_port (_int E2 12 0 69(_ent (_in))))
				(_port (_int E3 12 0 70(_ent (_in))))
				(_port (_int sel 13 0 71(_ent (_in))))
				(_port (_int S 12 0 72(_ent (_out))))
			)
		)
		(Reg_32
			(_object
				(_port (_int CLK -1 0 90(_ent (_in))))
				(_port (_int ce -1 0 90(_ent (_in))))
				(_port (_int reset -1 0 90(_ent (_in))))
				(_port (_int E 17 0 91(_ent (_in))))
				(_port (_int S 17 0 92(_ent (_out))))
			)
		)
		(Sign_Extend
			(_object
				(_port (_int Entrada 19 0 103(_ent (_in))))
				(_port (_int Saida 20 0 104(_ent (_out))))
			)
		)
		(Shift_Left_2
			(_object
				(_port (_int E 18 0 97(_ent (_in))))
				(_port (_int S 18 0 98(_ent (_out))))
			)
		)
		(RegFile
			(_object
				(_port (_int Reset -1 0 110(_ent (_in))))
				(_port (_int Clk -1 0 111(_ent (_in))))
				(_port (_int RegWrite -1 0 112(_ent (_in))))
				(_port (_int ReadReg1 21 0 113(_ent (_in))))
				(_port (_int ReadReg2 21 0 114(_ent (_in))))
				(_port (_int WriteReg 21 0 115(_ent (_in))))
				(_port (_int WriteData 22 0 116(_ent (_in))))
				(_port (_int ReadData1 22 0 117(_ent (_out))))
				(_port (_int ReadData2 22 0 118(_ent (_out))))
			)
		)
	)
	(_inst MD 0 130(_comp Mdado)
		(_port
			((CLK)(clk))
			((Menable)(Menable))
			((rw)(rw))
			((Addr)(ALU_Rst(d_11_0)))
			((WriteData)(Reg_2))
			((ReadData)(MD_Out))
		)
		(_use (_ent . Mdado)
		)
	)
	(_inst MI 0 131(_comp Minst)
		(_port
			((ReadAddr)(Inst_Addr(d_13_2)))
			((Inst)(MI_Out))
		)
		(_use (_ent . Minst)
		)
	)
	(_inst ALU1 0 132(_comp ALU)
		(_port
			((ALUop)(ALUop))
			((a)(Reg_1))
			((b)(B))
			((zero)(Zero))
			((ALUrst)(ALU_Rst))
		)
		(_use (_ent . ALU)
		)
	)
	(_inst Add1 0 133(_comp Add_32)
		(_port
			((E1)(Inst_Addr))
			((E2)(_string \"00000000000000000000000000000100"\))
			((S)(PC_Incr))
		)
		(_use (_ent . Add_32)
			(_port
				((E1)(E1))
				((E2)(E2))
				((S)(S))
			)
		)
	)
	(_inst Add2 0 134(_comp Add_32)
		(_port
			((E1)(PC_Incr))
			((E2)(Displacement))
			((S)(PC_Branch))
		)
		(_use (_ent . Add_32)
		)
	)
	(_inst Mux1 0 135(_comp Mux_4x1_32b)
		(_port
			((E1)(PC_Incr))
			((E2)(PC_JMP))
			((E3)(PC_Branch))
			((E4)(Reg_1))
			((sel)(Branch))
			((S)(Nxt_Addr))
		)
		(_use (_ent . Mux_4x1_32b)
		)
	)
	(_inst Mux2 0 136(_comp Mux_2x1_32b)
		(_port
			((E1)(Reg_2))
			((E2)(Imed))
			((sel)(ALUSrc))
			((S)(B))
		)
		(_use (_ent . Mux_2x1_32b)
		)
	)
	(_inst Mux3 0 137(_comp Mux_4x1_32b)
		(_port
			((E1)(ALU_Rst))
			((E2)(MD_Out))
			((E3)(PC_Incr))
			((E4)(_string \"00000000000000000000000000000000"\))
			((sel)(MemtoReg))
			((S)(Write_Data))
		)
		(_use (_ent . Mux_4x1_32b)
			(_port
				((E1)(E1))
				((E2)(E2))
				((E3)(E3))
				((E4)(E4))
				((sel)(sel))
				((S)(S))
			)
		)
	)
	(_inst Mux4 0 138(_comp Mux_4x1_5b)
		(_port
			((E0)(Inst(d_20_16)))
			((E1)(Inst(d_15_11)))
			((E2)(_string \"00111"\))
			((E3)(_string \"10000"\))
			((sel)(RegDest))
			((S)(Write_Reg))
		)
		(_use (_ent . Mux_4x1_5b)
			(_port
				((E0)(E0))
				((E1)(E1))
				((E2)(E2))
				((E3)(E3))
				((sel)(sel))
				((S)(S))
			)
		)
	)
	(_inst PC 0 139(_comp Reg_32)
		(_port
			((CLK)(clk))
			((ce)(ce_pc))
			((reset)(Reset))
			((E)(Nxt_Addr))
			((S)(Inst_Addr))
		)
		(_use (_ent . Reg_32)
		)
	)
	(_inst RI 0 140(_comp Reg_32)
		(_port
			((CLK)(clk))
			((ce)(ce_ri))
			((reset)(Reset))
			((E)(MI_Out))
			((S)(Inst))
		)
		(_use (_ent . Reg_32)
		)
	)
	(_inst Sign_Ext 0 141(_comp Sign_Extend)
		(_port
			((Entrada)(Inst(d_15_0)))
			((Saida)(Imed))
		)
		(_use (_ent . Sign_Extend)
		)
	)
	(_inst SL2 0 142(_comp Shift_Left_2)
		(_port
			((E)(Imed))
			((S)(Displacement))
		)
		(_use (_ent . Shift_Left_2)
		)
	)
	(_inst SL2_2 0 143(_comp Shift_Left_2)
		(_port
			((E)(JMP_Addr))
			((S)(PC_JMP))
		)
		(_use (_ent . Shift_Left_2)
		)
	)
	(_inst Reg_File 0 144(_comp RegFile)
		(_port
			((Reset)(Reset))
			((Clk)(clk))
			((RegWrite)(RegWrite))
			((ReadReg1)(Inst(d_25_21)))
			((ReadReg2)(Inst(d_20_16)))
			((WriteReg)(Write_Reg))
			((WriteData)(Write_Data))
			((ReadData1)(Reg_1))
			((ReadData2)(Reg_2))
		)
		(_use (_ent . RegFile)
		)
	)
	(_object
		(_port (_int Reset -1 0 6(_ent(_in))))
		(_port (_int clk -1 0 7(_ent(_in))))
		(_port (_int menable -1 0 8(_ent(_in))))
		(_port (_int rw -1 0 9(_ent(_in))))
		(_port (_int ce_ri -1 0 10(_ent(_in))))
		(_port (_int ce_pc -1 0 11(_ent(_in))))
		(_port (_int RegWrite -1 0 12(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -1 ((_dto i 1 i 0)))))
		(_port (_int RegDest 0 0 13(_ent(_in))))
		(_port (_int ALUSrc -1 0 14(_ent(_in))))
		(_port (_int MemtoReg 0 0 15(_ent(_in))))
		(_port (_int Branch 0 0 16(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 17(_array -1 ((_dto i 3 i 0)))))
		(_port (_int ALUop 1 0 17(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 19(_array -1 ((_dto i 4 i 0)))))
		(_port (_int Write_Reg 2 0 19(_ent(_buffer))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 20(_array -1 ((_dto i 31 i 0)))))
		(_port (_int Reg_1 3 0 20(_ent(_buffer))))
		(_port (_int Reg_2 3 0 20(_ent(_buffer))))
		(_port (_int Write_Data 3 0 20(_ent(_buffer))))
		(_port (_int B 3 0 21(_ent(_buffer))))
		(_port (_int ALU_Rst 3 0 21(_ent(_buffer))))
		(_port (_int Inst_Addr 3 0 22(_ent(_buffer))))
		(_port (_int Nxt_Addr 3 0 22(_ent(_buffer))))
		(_port (_int PC_Incr 3 0 22(_ent(_buffer))))
		(_port (_int PC_Branch 3 0 22(_ent(_buffer))))
		(_port (_int PC_JMP 3 0 22(_ent(_buffer))))
		(_port (_int Imed 3 0 23(_ent(_buffer))))
		(_port (_int Displacement 3 0 23(_ent(_buffer))))
		(_port (_int MI_Out 3 0 24(_ent(_buffer))))
		(_port (_int Inst 3 0 24(_ent(_buffer))))
		(_port (_int JMP_Addr 3 0 24(_ent(_buffer))))
		(_port (_int MD_Out 3 0 25(_ent(_buffer))))
		(_port (_int Zero -1 0 27(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 28(_array -1 ((_dto i 5 i 0)))))
		(_port (_int Cop 4 0 28(_ent(_out))))
		(_port (_int Funct 4 0 29(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 37(_array -1 ((_dto i 11 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 38(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 43(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 44(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 52(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~136 0 60(_array -1 ((_dto i 11 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 61(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 67(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 71(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 77(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 83(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 84(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~1316 0 91(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~1318 0 97(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 103(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 104(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1322 0 113(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~1324 0 116(_array -1 ((_dto i 31 i 0)))))
		(_prcs
			(line__124(_arch 0 0 124(_assignment (_alias((Cop)(Inst(d_31_26))))(_trgt(30))(_sens(26(d_31_26))))))
			(line__125(_arch 1 0 125(_assignment (_alias((Funct)(Inst(d_5_0))))(_trgt(31))(_sens(26(d_5_0))))))
			(line__126(_arch 2 0 126(_assignment (_trgt(27))(_sens(18(d_31_28))(26(d_25_0))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
	)
	(_model . Debugural 3 -1)
)
I 000062 55 7946          1499234916668 UCP_CarimboEstrutural
(_unit VHDL (ucp_carimbo 0 4(ucp_carimboestrutural 0 44))
	(_version vd0)
	(_time 1499234916669 2017.07.05 03:08:36)
	(_source (\./../src/ucp_carimbo.vhd\))
	(_parameters tan)
	(_code 07040001035153125601145d570005010e01530105)
	(_ent
		(_time 1499233035011)
	)
	(_comp
		(Carimbo_UC
			(_object
				(_port (_int CLK -1 0 47(_ent (_in))))
				(_port (_int Reset -1 0 48(_ent (_in))))
				(_port (_int HitD -1 0 49(_ent (_in))))
				(_port (_int HitI -1 0 50(_ent (_in))))
				(_port (_int Zero -1 0 51(_ent (_in))))
				(_port (_int Start -1 0 52(_ent (_in))))
				(_port (_int Funct 6 0 53(_ent (_in))))
				(_port (_int Cop 6 0 54(_ent (_in))))
				(_port (_int rw -1 0 55(_ent (_out))))
				(_port (_int menableD -1 0 56(_ent (_out))))
				(_port (_int menableI -1 0 57(_ent (_out))))
				(_port (_int ce_ri -1 0 58(_ent (_out))))
				(_port (_int ce_pc -1 0 59(_ent (_out))))
				(_port (_int RegWrite -1 0 60(_ent (_out))))
				(_port (_int RegDest 7 0 61(_ent (_out))))
				(_port (_int ALUSrc -1 0 62(_ent (_out))))
				(_port (_int MemtoReg 7 0 63(_ent (_out))))
				(_port (_int Branch 7 0 64(_ent (_out))))
				(_port (_int ALUop 8 0 65(_ent (_out))))
			)
		)
		(FD_Estrut
			(_object
				(_port (_int Reset -1 0 71(_ent (_in))))
				(_port (_int clk -1 0 72(_ent (_in))))
				(_port (_int ce_ri -1 0 73(_ent (_in))))
				(_port (_int ce_pc -1 0 74(_ent (_in))))
				(_port (_int RegWrite -1 0 75(_ent (_in))))
				(_port (_int RegDest 9 0 76(_ent (_in))))
				(_port (_int ALUSrc -1 0 77(_ent (_in))))
				(_port (_int MemtoReg 9 0 78(_ent (_in))))
				(_port (_int Branch 9 0 79(_ent (_in))))
				(_port (_int ALUop 10 0 80(_ent (_in))))
				(_port (_int MI_Dado 11 0 81(_ent (_in))))
				(_port (_int MD_Dado 11 0 82(_ent (_in))))
				(_port (_int Write_Reg 12 0 84(_ent (_buffer))))
				(_port (_int Reg_1 11 0 85(_ent (_buffer))))
				(_port (_int Reg_2 11 0 85(_ent (_buffer))))
				(_port (_int Write_Data 11 0 85(_ent (_buffer))))
				(_port (_int B 11 0 86(_ent (_buffer))))
				(_port (_int ALU_Rst 11 0 86(_ent (_buffer))))
				(_port (_int Inst_Addr 11 0 87(_ent (_buffer))))
				(_port (_int Nxt_Addr 11 0 87(_ent (_buffer))))
				(_port (_int PC_Incr 11 0 87(_ent (_buffer))))
				(_port (_int PC_Branch 11 0 87(_ent (_buffer))))
				(_port (_int PC_JMP 11 0 87(_ent (_buffer))))
				(_port (_int Imed 11 0 88(_ent (_buffer))))
				(_port (_int Displacement 11 0 88(_ent (_buffer))))
				(_port (_int Inst 11 0 89(_ent (_buffer))))
				(_port (_int JMP_Addr 11 0 89(_ent (_buffer))))
				(_port (_int MI_ADDR 13 0 91(_ent (_out))))
				(_port (_int MD_ADDR 13 0 92(_ent (_out))))
				(_port (_int MD_WD 11 0 93(_ent (_out))))
				(_port (_int Zero -1 0 94(_ent (_out))))
				(_port (_int Cop 14 0 95(_ent (_out))))
				(_port (_int Funct 14 0 96(_ent (_out))))
			)
		)
	)
	(_inst UC 0 106(_comp Carimbo_UC)
		(_port
			((CLK)(clk))
			((Reset)(reset))
			((HitD)(HitD))
			((HitI)(HitI))
			((Zero)(Zero))
			((Start)(start))
			((Funct)(COPExt))
			((Cop)(COP))
			((rw)(RWM))
			((menableD)(MEND))
			((menableI)(MENI))
			((ce_ri)(ce_ri))
			((ce_pc)(ce_pc))
			((RegWrite)(RegWrite))
			((RegDest)(RegDest))
			((ALUSrc)(ALUSrc))
			((MemtoReg)(MemtoReg))
			((Branch)(Branch))
			((ALUop)(ALUop))
		)
		(_use (_ent . Carimbo_UC)
		)
	)
	(_inst FD 0 107(_comp FD_Estrut)
		(_port
			((Reset)(reset))
			((clk)(clk))
			((ce_ri)(ce_ri))
			((ce_pc)(ce_pc))
			((RegWrite)(RegWrite))
			((RegDest)(RegDest))
			((ALUSrc)(ALUSrc))
			((MemtoReg)(MemtoReg))
			((Branch)(Branch))
			((ALUop)(ALUop))
			((MI_Dado)(MI_Dado))
			((MD_Dado)(MD_Dado))
			((Write_Reg)(Write_Reg))
			((Reg_1)(Reg_1))
			((Reg_2)(Reg_2))
			((Write_Data)(Write_Data))
			((B)(B))
			((ALU_Rst)(ALU_Rst))
			((Inst_Addr)(Inst_Addr))
			((Nxt_Addr)(Nxt_Addr))
			((PC_Incr)(PC_Incr))
			((PC_Branch)(PC_Branch))
			((PC_JMP)(PC_JMP))
			((Imed)(Imed))
			((Displacement)(Displacement))
			((Inst)(Inst))
			((JMP_Addr)(JMP_Addr))
			((MI_ADDR)(MI_ADDR))
			((MD_ADDR)(MD_ADDR))
			((MD_WD)(MD_WD))
			((Zero)(Zero))
			((Cop)(COP))
			((Funct)(COPExt))
		)
		(_use (_ent . FD_Estrut)
		)
	)
	(_object
		(_port (_int reset -1 0 6(_ent(_in))))
		(_port (_int clk -1 0 7(_ent(_in))))
		(_port (_int HitD -1 0 8(_ent(_in))))
		(_port (_int HitI -1 0 9(_ent(_in))))
		(_port (_int start -1 0 10(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 12(_array -1 ((_dto i 31 i 0)))))
		(_port (_int MI_Dado 0 0 12(_ent(_in))))
		(_port (_int MD_Dado 0 0 13(_ent(_in))))
		(_port (_int zero -1 0 15(_ent(_buffer))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 16(_array -1 ((_dto i 5 i 0)))))
		(_port (_int COP 1 0 16(_ent(_buffer))))
		(_port (_int COPExt 1 0 17(_ent(_buffer))))
		(_port (_int ce_ri -1 0 19(_ent(_buffer))))
		(_port (_int ce_pc -1 0 20(_ent(_buffer))))
		(_port (_int RegWrite -1 0 21(_ent(_buffer))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 22(_array -1 ((_dto i 1 i 0)))))
		(_port (_int RegDest 2 0 22(_ent(_buffer))))
		(_port (_int ALUSrc -1 0 23(_ent(_buffer))))
		(_port (_int MemtoReg 2 0 24(_ent(_buffer))))
		(_port (_int Branch 2 0 25(_ent(_buffer))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 26(_array -1 ((_dto i 3 i 0)))))
		(_port (_int ALUop 3 0 26(_ent(_buffer))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 28(_array -1 ((_dto i 4 i 0)))))
		(_port (_int Write_Reg 4 0 28(_ent(_buffer))))
		(_port (_int Reg_1 0 0 29(_ent(_buffer))))
		(_port (_int Reg_2 0 0 29(_ent(_buffer))))
		(_port (_int Write_Data 0 0 29(_ent(_buffer))))
		(_port (_int B 0 0 30(_ent(_buffer))))
		(_port (_int ALU_Rst 0 0 30(_ent(_buffer))))
		(_port (_int Inst_Addr 0 0 31(_ent(_buffer))))
		(_port (_int Nxt_Addr 0 0 31(_ent(_buffer))))
		(_port (_int PC_Incr 0 0 31(_ent(_buffer))))
		(_port (_int PC_Branch 0 0 31(_ent(_buffer))))
		(_port (_int PC_JMP 0 0 31(_ent(_buffer))))
		(_port (_int Imed 0 0 32(_ent(_buffer))))
		(_port (_int Displacement 0 0 32(_ent(_buffer))))
		(_port (_int Inst 0 0 33(_ent(_buffer))))
		(_port (_int JMP_Addr 0 0 33(_ent(_buffer))))
		(_port (_int menableD -1 0 35(_ent(_out))))
		(_port (_int menableI -1 0 36(_ent(_out))))
		(_port (_int rw -1 0 37(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 38(_array -1 ((_dto i 15 i 0)))))
		(_port (_int MI_ADDR 5 0 38(_ent(_out))))
		(_port (_int MD_ADDR 5 0 39(_ent(_out))))
		(_port (_int MD_WD 0 0 40(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 53(_array -1 ((_dto i 5 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 61(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 65(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~132 0 76(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 80(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 81(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 84(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 91(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~136 0 95(_array -1 ((_dto i 5 i 0)))))
		(_sig (_int MEND -1 0 101(_arch(_uni))))
		(_sig (_int MENI -1 0 102(_arch(_uni))))
		(_sig (_int RWM -1 0 103(_arch(_uni))))
		(_prcs
			(line__109(_arch 0 0 109(_assignment (_alias((menableD)(MEND)))(_simpleassign BUF)(_trgt(33))(_sens(39)))))
			(line__110(_arch 1 0 110(_assignment (_alias((menableI)(MENI)))(_simpleassign BUF)(_trgt(34))(_sens(40)))))
			(line__111(_arch 2 0 111(_assignment (_alias((rw)(RWM)))(_simpleassign BUF)(_trgt(35))(_sens(41)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . UCP_CarimboEstrutural 3 -1)
)
I 000057 55 3630          1499234916694 UCPCarimboTBArch
(_unit VHDL (ucpcarimbotb 0 4(ucpcarimbotbarch 0 7))
	(_version vd0)
	(_time 1499234916695 2017.07.05 03:08:36)
	(_source (\./../src/ucp_carimbotb.vhd\))
	(_parameters tan)
	(_code 26252122237072307375377d75202f207220242070)
	(_ent
		(_time 1499229524079)
	)
	(_comp
		(UCP_Carimbo
			(_object
				(_port (_int reset -1 0 10(_ent (_in))))
				(_port (_int clk -1 0 11(_ent (_in))))
				(_port (_int HitD -1 0 12(_ent (_in))))
				(_port (_int HitI -1 0 13(_ent (_in))))
				(_port (_int start -1 0 14(_ent (_in))))
				(_port (_int zero -1 0 16(_ent (_buffer))))
				(_port (_int COP 0 0 17(_ent (_buffer))))
				(_port (_int COPExt 0 0 18(_ent (_buffer))))
				(_port (_int menable -1 0 20(_ent (_buffer))))
				(_port (_int rw -1 0 21(_ent (_buffer))))
				(_port (_int ce_ri -1 0 22(_ent (_buffer))))
				(_port (_int ce_pc -1 0 23(_ent (_buffer))))
				(_port (_int RegWrite -1 0 24(_ent (_buffer))))
				(_port (_int RegDest 1 0 25(_ent (_buffer))))
				(_port (_int ALUSrc -1 0 26(_ent (_buffer))))
				(_port (_int MemtoReg 1 0 27(_ent (_buffer))))
				(_port (_int Branch 1 0 28(_ent (_buffer))))
				(_port (_int ALUop 2 0 29(_ent (_buffer))))
			)
		)
	)
	(_inst UCPC 0 55(_comp UCP_Carimbo)
		(_port
			((reset)(reset))
			((clk)(clk))
			((HitD)(HitD))
			((HitI)(HitI))
			((start)(start))
			((zero)(zero))
			((COP)(COP))
			((COPExt)(Funct))
			((menable)(menable))
			((rw)(rw))
			((ce_ri)(ce_ri))
			((ce_pc)(ce_pc))
			((RegWrite)(RegWrite))
			((RegDest)(RegDest))
			((ALUSrc)(ALUSrc))
			((MemtoReg)(MemtoReg))
			((Branch)(Branch))
			((ALUop)(ALUop))
		)
		(_use (_implicit)
			(_port
				((reset)(reset))
				((clk)(clk))
				((HitD)(HitD))
				((HitI)(HitI))
				((start)(start))
				((zero)(zero))
				((COP)(COP))
				((COPExt)(COPExt))
				((menable)(menable))
				((rw)(rw))
				((ce_ri)(ce_ri))
				((ce_pc)(ce_pc))
				((RegWrite)(RegWrite))
				((RegDest)(RegDest))
				((ALUSrc)(ALUSrc))
				((MemtoReg)(MemtoReg))
				((Branch)(Branch))
				((ALUop)(ALUop))
			)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 17(_array -1 ((_dto i 5 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 25(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 29(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int reset -1 0 32(_arch(_uni))))
		(_sig (_int clk -1 0 33(_arch(_uni))))
		(_sig (_int HitD -1 0 34(_arch(_uni))))
		(_sig (_int HitI -1 0 35(_arch(_uni))))
		(_sig (_int zero -1 0 37(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 38(_array -1 ((_dto i 5 i 0)))))
		(_sig (_int COP 3 0 38(_arch(_uni))))
		(_sig (_int Funct 3 0 39(_arch(_uni))))
		(_sig (_int menable -1 0 41(_arch(_uni))))
		(_sig (_int rw -1 0 42(_arch(_uni))))
		(_sig (_int ce_ri -1 0 43(_arch(_uni))))
		(_sig (_int ce_pc -1 0 44(_arch(_uni))))
		(_sig (_int RegWrite -1 0 45(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 46(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int RegDest 4 0 46(_arch(_uni))))
		(_sig (_int ALUSrc -1 0 47(_arch(_uni))))
		(_sig (_int MemtoReg 4 0 48(_arch(_uni))))
		(_sig (_int Branch 4 0 49(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 50(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int ALUop 5 0 50(_arch(_uni))))
		(_sig (_int start -1 0 52(_arch(_uni))))
		(_prcs
			(line__56(_arch 0 0 56(_prcs (_wait_for)(_trgt(0)(1)(2)(3)(17)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . UCPCarimboTBArch 1 -1)
)
I 000055 55 5457          1499234916740 comportamental
(_unit VHDL (fd_tb 0 4(comportamental 0 7))
	(_version vd0)
	(_time 1499234916741 2017.07.05 03:08:36)
	(_source (\./../src/fd_tstb.vhd\))
	(_parameters tan)
	(_code 555751565401574251525300430f005003525153575353)
	(_ent
		(_time 1499229524311)
	)
	(_comp
		(FD_Debug
			(_object
				(_port (_int Reset -1 0 11(_ent (_in))))
				(_port (_int clk -1 0 12(_ent (_in))))
				(_port (_int menable -1 0 13(_ent (_in))))
				(_port (_int rw -1 0 14(_ent (_in))))
				(_port (_int ce_ri -1 0 15(_ent (_in))))
				(_port (_int ce_pc -1 0 16(_ent (_in))))
				(_port (_int RegWrite -1 0 17(_ent (_in))))
				(_port (_int RegDest 0 0 18(_ent (_in))))
				(_port (_int ALUSrc -1 0 19(_ent (_in))))
				(_port (_int MemtoReg 0 0 20(_ent (_in))))
				(_port (_int Branch 0 0 21(_ent (_in))))
				(_port (_int ALUop 1 0 22(_ent (_in))))
				(_port (_int Write_Reg 2 0 24(_ent (_buffer))))
				(_port (_int Reg_1 3 0 25(_ent (_buffer))))
				(_port (_int Reg_2 3 0 25(_ent (_buffer))))
				(_port (_int Write_Data 3 0 25(_ent (_buffer))))
				(_port (_int B 3 0 26(_ent (_buffer))))
				(_port (_int ALU_Rst 3 0 26(_ent (_buffer))))
				(_port (_int Inst_Addr 3 0 27(_ent (_buffer))))
				(_port (_int Nxt_Addr 3 0 27(_ent (_buffer))))
				(_port (_int PC_Incr 3 0 27(_ent (_buffer))))
				(_port (_int PC_Branch 3 0 27(_ent (_buffer))))
				(_port (_int PC_JMP 3 0 27(_ent (_buffer))))
				(_port (_int Imed 3 0 28(_ent (_buffer))))
				(_port (_int Displacement 3 0 28(_ent (_buffer))))
				(_port (_int MI_Out 3 0 29(_ent (_buffer))))
				(_port (_int Inst 3 0 29(_ent (_buffer))))
				(_port (_int JMP_Addr 3 0 29(_ent (_buffer))))
				(_port (_int MD_Out 3 0 30(_ent (_buffer))))
				(_port (_int Zero -1 0 32(_ent (_out))))
				(_port (_int Cop 4 0 33(_ent (_out))))
				(_port (_int Funct 4 0 34(_ent (_out))))
			)
		)
	)
	(_inst M1 0 64(_comp FD_Debug)
		(_port
			((Reset)(Reset))
			((clk)(clk))
			((menable)(menable))
			((rw)(rw))
			((ce_ri)(ce_ri))
			((ce_pc)(ce_pc))
			((RegWrite)(RegWrite))
			((RegDest)(RegDest))
			((ALUSrc)(ALUSrc))
			((MemtoReg)(MemtoReg))
			((Branch)(Branch))
			((ALUop)(ALUop))
			((Write_Reg)(Write_Reg))
			((Reg_1)(Reg_1))
			((Reg_2)(Reg_2))
			((Write_Data)(Write_Data))
			((B)(B))
			((ALU_Rst)(ALU_Rst))
			((Inst_Addr)(Inst_Addr))
			((Nxt_Addr)(Nxt_Addr))
			((PC_Incr)(PC_Incr))
			((PC_Branch)(PC_Branch))
			((PC_JMP)(PC_JMP))
			((Imed)(Imed))
			((Displacement)(Displacement))
			((MI_Out)(MI_Out))
			((Inst)(Inst))
			((JMP_Addr)(JMP_Addr))
			((MD_Out)(MD_Out))
			((Zero)(Zero))
			((Cop)(Cop))
			((Funct)(Funct))
		)
		(_use (_ent . FD_Debug)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 18(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 22(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 24(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 25(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 33(_array -1 ((_dto i 5 i 0)))))
		(_sig (_int Reset -1 0 38(_arch(_uni((i 2))))))
		(_sig (_int clk -1 0 39(_arch(_uni((i 2))))))
		(_sig (_int menable -1 0 40(_arch(_uni((i 2))))))
		(_sig (_int rw -1 0 41(_arch(_uni((i 2))))))
		(_sig (_int ce_ri -1 0 42(_arch(_uni((i 2))))))
		(_sig (_int ce_pc -1 0 43(_arch(_uni((i 2))))))
		(_sig (_int RegWrite -1 0 44(_arch(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~132 0 45(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int RegDest 5 0 45(_arch(_uni(_string \"00"\)))))
		(_sig (_int ALUSrc -1 0 46(_arch(_uni((i 2))))))
		(_sig (_int MemtoReg 5 0 47(_arch(_uni((_others(i 2)))))))
		(_sig (_int Branch 5 0 48(_arch(_uni((_others(i 2)))))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 49(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int ALUop 6 0 49(_arch(_uni((_others(i 2)))))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~136 0 51(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int Write_Reg 7 0 51(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 52(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int Reg_1 8 0 52(_arch(_uni))))
		(_sig (_int Reg_2 8 0 52(_arch(_uni))))
		(_sig (_int Write_Data 8 0 52(_arch(_uni))))
		(_sig (_int B 8 0 53(_arch(_uni))))
		(_sig (_int ALU_Rst 8 0 53(_arch(_uni))))
		(_sig (_int Inst_Addr 8 0 54(_arch(_uni))))
		(_sig (_int Nxt_Addr 8 0 54(_arch(_uni))))
		(_sig (_int PC_Incr 8 0 54(_arch(_uni))))
		(_sig (_int PC_Branch 8 0 54(_arch(_uni))))
		(_sig (_int PC_JMP 8 0 54(_arch(_uni))))
		(_sig (_int Imed 8 0 55(_arch(_uni))))
		(_sig (_int Displacement 8 0 55(_arch(_uni))))
		(_sig (_int MI_Out 8 0 56(_arch(_uni))))
		(_sig (_int Inst 8 0 56(_arch(_uni))))
		(_sig (_int JMP_Addr 8 0 56(_arch(_uni))))
		(_sig (_int MD_Out 8 0 57(_arch(_uni))))
		(_sig (_int Zero -1 0 59(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~1310 0 60(_array -1 ((_dto i 5 i 0)))))
		(_sig (_int Cop 9 0 60(_arch(_uni))))
		(_sig (_int Funct 9 0 61(_arch(_uni))))
		(_prcs
			(line__65(_arch 0 0 65(_prcs (_wait_for)(_trgt(0)(1)(2)(3)(4)(5)(6)(7)(8)(9)(10)(11)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_static
		(770)
		(514)
		(33686274)
		(33686018)
		(50463490)
		(50463234)
		(515)
		(771)
	)
	(_model . comportamental 1 -1)
)
I 000051 55 10450         1499234916777 estrutural
(_unit VHDL (hierarq_estrut 0 4(estrutural 0 21))
	(_version vd0)
	(_time 1499234916778 2017.07.05 03:08:36)
	(_source (\./../src/hierarq_mem.vhd\))
	(_parameters tan)
	(_code 74767e75792325632773652f277375712272717377)
	(_ent
		(_time 1499231550388)
	)
	(_comp
		(Cache_Inst
			(_object
				(_gen (_int Tacesso -2 0 49(_ent((ns 4617315517961601024)))))
				(_port (_int menable -1 0 52(_ent (_in))))
				(_port (_int Ender 6 0 53(_ent (_in))))
				(_port (_int Dados_from_mem 7 0 54(_ent (_in))))
				(_port (_int W -1 0 55(_ent (_in))))
				(_port (_int Dados_cache 8 0 56(_ent (_out))))
				(_port (_int Hit -1 0 57(_ent (_out))))
				(_port (_int ReadyMI -1 0 58(_ent (_out))))
			)
		)
		(UC_CACHEI
			(_object
				(_port (_int CLK -1 0 83(_ent (_in))))
				(_port (_int HitI -1 0 84(_ent (_in))))
				(_port (_int MenableProc -1 0 85(_ent (_in))))
				(_port (_int ReadyMI -1 0 86(_ent (_in))))
				(_port (_int ReadyMEM -1 0 87(_ent (_in))))
				(_port (_int MenableI -1 0 88(_ent (_out))))
				(_port (_int RWI -1 0 89(_ent (_out))))
				(_port (_int MenableMem -1 0 90(_ent (_out))))
				(_port (_int ReadyIProc -1 0 91(_ent (_out))))
			)
		)
		(Cache_dados
			(_object
				(_gen (_int Tacesso -2 0 27(_ent((ns 4617315517961601024)))))
				(_port (_int menable -1 0 30(_ent (_in))))
				(_port (_int OvfI -1 0 31(_ent (_in))))
				(_port (_int RW -1 0 32(_ent (_in))))
				(_port (_int RW_mem -1 0 33(_ent (_in))))
				(_port (_int Ender 3 0 34(_ent (_in))))
				(_port (_int Dados_entrada 4 0 35(_ent (_in))))
				(_port (_int Dados_mem 5 0 36(_ent (_in))))
				(_port (_int Dados_buffer 5 0 37(_ent (_out))))
				(_port (_int Ender_buffer 3 0 38(_ent (_out))))
				(_port (_int Dados_saida 4 0 39(_ent (_out))))
				(_port (_int Hit -1 0 40(_ent (_out))))
				(_port (_int OvfO -1 0 41(_ent (_out))))
				(_port (_int ReadyMD -1 0 42(_ent (_out))))
				(_port (_int v1 4 0 43(_ent (_out))))
				(_port (_int v2 4 0 43(_ent (_out))))
				(_port (_int v3 4 0 43(_ent (_out))))
				(_port (_int v4 4 0 43(_ent (_out))))
				(_port (_int v5 4 0 43(_ent (_out))))
			)
		)
		(UC_CACHED
			(_object
				(_port (_int CLK -1 0 97(_ent (_in))))
				(_port (_int HitD -1 0 98(_ent (_in))))
				(_port (_int RWDP -1 0 99(_ent (_in))))
				(_port (_int MenableDProc -1 0 100(_ent (_in))))
				(_port (_int ReadyMD -1 0 101(_ent (_in))))
				(_port (_int OvfO -1 0 102(_ent (_in))))
				(_port (_int ReadyMEM -1 0 103(_ent (_in))))
				(_port (_int RWD -1 0 104(_ent (_out))))
				(_port (_int MenableD -1 0 105(_ent (_out))))
				(_port (_int ReadyDProc -1 0 106(_ent (_out))))
				(_port (_int RWDM -1 0 107(_ent (_out))))
				(_port (_int RWM -1 0 108(_ent (_out))))
				(_port (_int OvfI -1 0 109(_ent (_out))))
				(_port (_int MenableMEM -1 0 110(_ent (_out))))
			)
		)
		(Mp
			(_object
				(_gen (_int BE -3 0 64(_ent((i 16)))))
				(_gen (_int BP -3 0 65(_ent((i 32)))))
				(_gen (_int Tz -2 0 66(_ent((ns 4609434218613702656)))))
				(_gen (_int Twrite -2 0 67(_ent((ns 4636737291354636288)))))
				(_gen (_int Tsetup -2 0 68(_ent((ns 4607182418800017408)))))
				(_gen (_int Tread -2 0 69(_ent((ns 4636737291354636288)))))
				(_port (_int enable -1 0 72(_ent (_in))))
				(_port (_int rw -1 0 73(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~13 0 74(_array -1 ((_dto c 2 i 0)))))
				(_port (_int ender 16 0 74(_ent (_in))))
				(_port (_int dado 9 0 75(_ent (_in))))
				(_port (_int pronto -1 0 76(_ent (_out))))
				(_port (_int dadoOut 9 0 77(_ent (_out))))
			)
		)
		(UC_MP
			(_object
				(_port (_int CLK -1 0 116(_ent (_in))))
				(_port (_int MenableD -1 0 117(_ent (_in))))
				(_port (_int MenableI -1 0 118(_ent (_in))))
				(_port (_int OvfO -1 0 119(_ent (_in))))
				(_port (_int Sel 10 0 120(_ent (_out))))
			)
		)
		(Mux_2x1_1b
			(_object
				(_port (_int E0 -1 0 136(_ent (_in))))
				(_port (_int E1 -1 0 136(_ent (_in))))
				(_port (_int sel -1 0 137(_ent (_in))))
				(_port (_int S -1 0 138(_ent (_out))))
			)
		)
		(Mux_4x1_16b
			(_object
				(_port (_int E0 11 0 126(_ent (_in))))
				(_port (_int E1 11 0 127(_ent (_in))))
				(_port (_int E2 11 0 128(_ent (_in))))
				(_port (_int E3 11 0 129(_ent (_in))))
				(_port (_int sel 12 0 130(_ent (_in))))
				(_port (_int S 11 0 131(_ent (_out))))
			)
		)
	)
	(_inst CI 0 152(_comp Cache_Inst)
		(_port
			((menable)(MeI))
			((Ender)(EnderI))
			((Dados_from_mem)(DadosMem))
			((W)(RWI))
			((Dados_cache)(DadosOutI))
			((Hit)(HitI))
			((ReadyMI)(RdCI))
		)
		(_use (_ent . Cache_Inst)
		)
	)
	(_inst UCI 0 153(_comp UC_CACHEI)
		(_port
			((CLK)(CLK))
			((HitI)(HitI))
			((MenableProc)(MenablePI))
			((ReadyMI)(RdCI))
			((ReadyMEM)(RdM))
			((MenableI)(MeI))
			((RWI)(RWI))
			((MenableMem)(MeMI))
			((ReadyIProc)(ReadyI))
		)
		(_use (_ent . UC_CACHEI)
		)
	)
	(_inst CD 0 154(_comp Cache_dados)
		(_port
			((menable)(MeD))
			((OvfI)(OvfI))
			((RW)(RWD))
			((RW_mem)(RWD_M))
			((Ender)(EnderD))
			((Dados_entrada)(DadosInD))
			((Dados_mem)(DadosMem))
			((Dados_buffer)(DadosBuffer))
			((Ender_buffer)(EnderBuffer))
			((Dados_saida)(DadosOutD))
			((Hit)(HitD))
			((OvfO)(OvfO))
			((ReadyMD)(RdCD))
			((v1)(v1))
			((v2)(v2))
			((v3)(v3))
			((v4)(v4))
			((v5)(v5))
		)
		(_use (_ent . Cache_dados)
		)
	)
	(_inst UCD 0 155(_comp UC_CACHED)
		(_port
			((CLK)(CLK))
			((HitD)(HitD))
			((RWDP)(RWDP))
			((MenableDProc)(MenablePD))
			((ReadyMD)(RdCD))
			((OvfO)(OvfO))
			((ReadyMEM)(RdM))
			((RWD)(RWD))
			((MenableD)(MeD))
			((ReadyDProc)(ReadyD))
			((RWDM)(RWD_M))
			((RWM)(RWM))
			((OvfI)(OvfI))
			((MenableMEM)(MeMD))
		)
		(_use (_ent . UC_CACHED)
		)
	)
	(_inst M_p 0 156(_comp Mp)
		(_port
			((enable)(MeM))
			((rw)(RWM))
			((ender)(EnderM))
			((dado)(DadosBuffer))
			((pronto)(RdM))
			((dadoOut)(DadosMem))
		)
		(_use (_ent . Mp)
			(_port
				((enable)(enable))
				((rw)(rw))
				((ender)(ender))
				((dado)(dado))
				((pronto)(pronto))
				((dadoOut)(dadoOut))
			)
		)
	)
	(_inst UCMP 0 157(_comp UC_MP)
		(_port
			((CLK)(CLK))
			((MenableD)(MeMD))
			((MenableI)(MeMI))
			((OvfO)(OvfO))
			((Sel)(Sel))
		)
		(_use (_ent . UC_MP)
		)
	)
	(_inst MuxMe 0 159(_comp Mux_2x1_1b)
		(_port
			((E0)(MeMI))
			((E1)(MeMD))
			((sel)(Sel(0)))
			((S)(MeM))
		)
		(_use (_ent . Mux_2x1_1b)
		)
	)
	(_inst MuxEnd 0 160(_comp Mux_4x1_16b)
		(_port
			((E0)(EnderMI))
			((E1)(EnderMD))
			((E2)(_string \"0000000000000000"\))
			((E3)(EnderBuffer))
			((sel)(Sel))
			((S)(EnderM))
		)
		(_use (_ent . Mux_4x1_16b)
			(_port
				((E0)(E0))
				((E1)(E1))
				((E2)(E2))
				((E3)(E3))
				((sel)(sel))
				((S)(S))
			)
		)
	)
	(_object
		(_port (_int CLK -1 0 6(_ent(_in))))
		(_port (_int RWDP -1 0 7(_ent(_in))))
		(_port (_int MenablePD -1 0 8(_ent(_in))))
		(_port (_int MenablePI -1 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1 ((_dto i 15 i 0)))))
		(_port (_int EnderD 0 0 10(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 11(_array -1 ((_dto i 31 i 0)))))
		(_port (_int DadosInD 1 0 11(_ent(_in))))
		(_port (_int EnderI 0 0 12(_ent(_in))))
		(_port (_int ReadyD -1 0 13(_ent(_out))))
		(_port (_int ReadyI -1 0 14(_ent(_out))))
		(_port (_int DadosOutD 1 0 15(_ent(_out))))
		(_port (_int DadosOutI 1 0 16(_ent(_out))))
		(_port (_int v1 1 0 17(_ent(_out))))
		(_port (_int v2 1 0 17(_ent(_out))))
		(_port (_int v3 1 0 17(_ent(_out))))
		(_port (_int v4 1 0 17(_ent(_out))))
		(_port (_int v5 1 0 17(_ent(_out))))
		(_type (_int STATE 0 23(_enum1 i missd rhitd whitd rdd mprdyd ibuff rhitdbuff whitdbuff rddbuff (_to i 0 i 9))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 34(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 35(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{511~downto~0}~13 0 36(_array -1 ((_dto i 511 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 53(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{511~downto~0}~134 0 54(_array -1 ((_dto i 511 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 56(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{511~downto~0}~138 0 75(_array -1 ((_dto i 511 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 120(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 126(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 130(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int MeI -1 0 141(_arch(_uni))))
		(_sig (_int RWI -1 0 141(_arch(_uni))))
		(_sig (_int HitI -1 0 141(_arch(_uni))))
		(_sig (_int RdCI -1 0 141(_arch(_uni))))
		(_sig (_int MeD -1 0 142(_arch(_uni))))
		(_sig (_int OvfI -1 0 142(_arch(_uni))))
		(_sig (_int RWD -1 0 142(_arch(_uni))))
		(_sig (_int RWD_M -1 0 142(_arch(_uni))))
		(_sig (_int HitD -1 0 142(_arch(_uni))))
		(_sig (_int OvfO -1 0 142(_arch(_uni))))
		(_sig (_int RdCD -1 0 142(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 143(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int EnderBuffer 13 0 143(_arch(_uni))))
		(_sig (_int EnderM 13 0 143(_arch(_uni))))
		(_sig (_int EnderMI 13 0 143(_arch(_uni))))
		(_sig (_int EnderMD 13 0 143(_arch(_uni))))
		(_sig (_int MeM -1 0 144(_arch(_uni))))
		(_sig (_int MeMI -1 0 144(_arch(_uni))))
		(_sig (_int MeMD -1 0 144(_arch(_uni))))
		(_sig (_int RWM -1 0 144(_arch(_uni))))
		(_sig (_int RdM -1 0 144(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{511~downto~0}~1316 0 145(_array -1 ((_dto i 511 i 0)))))
		(_sig (_int DadosMem 14 0 145(_arch(_uni))))
		(_sig (_int DadosBuffer 14 0 145(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~1318 0 146(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int Sel 15 0 146(_arch(_uni))))
		(_prcs
			(line__149(_arch 0 0 149(_assignment (_trgt(29))(_sens(6(d_15_6))))))
			(line__150(_arch 1 0 150(_assignment (_trgt(30))(_sens(4(d_15_6))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.TIME (1 TIME)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 514)
	)
	(_model . estrutural 3 -1)
)
I 000051 55 3952          1499234916828 estrutural
(_unit VHDL (carimbo_tb 0 4(estrutural 0 7))
	(_version vd0)
	(_time 1499234916829 2017.07.05 03:08:36)
	(_source (\./../src/carimbo_tb.vhd\))
	(_parameters tan)
	(_code a3a1a2f4a1f5f5b5aaa4a3a7b1f9a4a6f5a4a7a5a1a5a0)
	(_ent
		(_time 1499229524968)
	)
	(_comp
		(Carimbo_UC
			(_object
				(_port (_int CLK -1 0 11(_ent (_in))))
				(_port (_int Reset -1 0 12(_ent (_in))))
				(_port (_int HitD -1 0 13(_ent (_in))))
				(_port (_int HitI -1 0 14(_ent (_in))))
				(_port (_int Zero -1 0 15(_ent (_in))))
				(_port (_int Start -1 0 16(_ent (_in))))
				(_port (_int Funct 0 0 17(_ent (_in))))
				(_port (_int Cop 0 0 18(_ent (_in))))
				(_port (_int rw -1 0 19(_ent (_out))))
				(_port (_int menable -1 0 20(_ent (_out))))
				(_port (_int ce_ri -1 0 21(_ent (_out))))
				(_port (_int ce_pc -1 0 22(_ent (_out))))
				(_port (_int RegWrite -1 0 23(_ent (_out))))
				(_port (_int RegDest 1 0 24(_ent (_out))))
				(_port (_int ALUSrc -1 0 25(_ent (_out))))
				(_port (_int MemtoReg 1 0 26(_ent (_out))))
				(_port (_int Branch 1 0 27(_ent (_out))))
				(_port (_int ALUop 2 0 28(_ent (_out))))
			)
		)
	)
	(_inst M1 0 52(_comp Carimbo_UC)
		(_port
			((CLK)(CLK))
			((Reset)(Reset))
			((HitD)(HitD))
			((HitI)(HitI))
			((Zero)(Zero))
			((Start)(Start))
			((Funct)(Funct))
			((Cop)(Cop))
			((rw)(rw))
			((menable)(menable))
			((ce_ri)(ce_ri))
			((ce_pc)(ce_pc))
			((RegWrite)(RegWrite))
			((RegDest)(RegDest))
			((ALUSrc)(ALUSrc))
			((MemtoReg)(MemtoReg))
			((Branch)(Branch))
			((ALUop)(ALUop))
		)
		(_use (_implicit)
			(_port
				((CLK)(CLK))
				((Reset)(Reset))
				((HitD)(HitD))
				((HitI)(HitI))
				((Zero)(Zero))
				((Start)(Start))
				((Funct)(Funct))
				((Cop)(Cop))
				((rw)(rw))
				((menable)(menable))
				((ce_ri)(ce_ri))
				((ce_pc)(ce_pc))
				((RegWrite)(RegWrite))
				((RegDest)(RegDest))
				((ALUSrc)(ALUSrc))
				((MemtoReg)(MemtoReg))
				((Branch)(Branch))
				((ALUop)(ALUop))
			)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 17(_array -1 ((_dto i 5 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 24(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 28(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int CLK -1 0 32(_arch(_uni((i 2))))))
		(_sig (_int Reset -1 0 33(_arch(_uni((i 2))))))
		(_sig (_int HitD -1 0 34(_arch(_uni((i 2))))))
		(_sig (_int HitI -1 0 35(_arch(_uni((i 2))))))
		(_sig (_int Zero -1 0 36(_arch(_uni((i 2))))))
		(_sig (_int Start -1 0 37(_arch(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 38(_array -1 ((_dto i 5 i 0)))))
		(_sig (_int Funct 3 0 38(_arch(_uni((_others(i 2)))))))
		(_sig (_int Cop 3 0 39(_arch(_uni((_others(i 2)))))))
		(_sig (_int rw -1 0 40(_arch(_uni))))
		(_sig (_int menable -1 0 41(_arch(_uni))))
		(_sig (_int ce_ri -1 0 42(_arch(_uni))))
		(_sig (_int ce_pc -1 0 43(_arch(_uni))))
		(_sig (_int RegWrite -1 0 44(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 45(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int RegDest 4 0 45(_arch(_uni))))
		(_sig (_int ALUSrc -1 0 46(_arch(_uni))))
		(_sig (_int MemtoReg 4 0 47(_arch(_uni))))
		(_sig (_int Branch 4 0 48(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 49(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int ALUop 5 0 49(_arch(_uni))))
		(_prcs
			(line__53(_arch 0 0 53(_prcs (_wait_for)(_trgt(0)(1)(2)(3)(4)(5)(6)(7)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 514)
		(33751554 514)
		(33686019 514)
		(33686019 770)
		(33686019 515)
		(50463235 514)
		(50463235 770)
		(33751555 515)
		(33686018 515)
		(33686018 771)
		(50463234 514)
		(50463234 770)
		(33751554 515)
		(33686019 771)
		(33751555 771)
		(50529027 771)
	)
	(_model . estrutural 1 -1)
)
I 000055 55 968           1499234916866 comportamental
(_unit VHDL (mux_4x1_5b 0 4(comportamental 0 15))
	(_version vd0)
	(_time 1499234916867 2017.07.05 03:08:36)
	(_source (\./../src/mux_4x1_5b.vhd\))
	(_parameters tan)
	(_code d2d08481d5848ec78580c6898bd1d3d784d1d7d4d0)
	(_ent
		(_time 1499229866909)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1 ((_dto i 4 i 0)))))
		(_port (_int E0 0 0 6(_ent(_in))))
		(_port (_int E1 0 0 7(_ent(_in))))
		(_port (_int E2 0 0 8(_ent(_in))))
		(_port (_int E3 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1 ((_dto i 1 i 0)))))
		(_port (_int sel 1 0 10(_ent(_in))))
		(_port (_int S 0 0 11(_ent(_out))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs (_simple)(_trgt(5))(_sens(0)(1)(2)(3)(4)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . comportamental 1 -1)
)
V 000046 55 7846          1499234925250 PMIPS
(_unit VHDL (picomips 0 5(pmips 0 15))
	(_version vd0)
	(_time 1499234925251 2017.07.05 03:08:45)
	(_source (\./../src/PicoMIPS.vhd\))
	(_parameters tan)
	(_code 89888a8789dede9fd988cdd3d18e898e8a8e898f80)
	(_ent
		(_time 1499231180249)
	)
	(_comp
		(UCP_Carimbo
			(_object
				(_port (_int reset -1 0 18(_ent (_in))))
				(_port (_int clk -1 0 19(_ent (_in))))
				(_port (_int HitD -1 0 20(_ent (_in))))
				(_port (_int HitI -1 0 21(_ent (_in))))
				(_port (_int start -1 0 22(_ent (_in))))
				(_port (_int MI_Dado 1 0 24(_ent (_in))))
				(_port (_int MD_Dado 1 0 25(_ent (_in))))
				(_port (_int zero -1 0 27(_ent (_buffer))))
				(_port (_int COP 2 0 28(_ent (_buffer))))
				(_port (_int COPExt 2 0 29(_ent (_buffer))))
				(_port (_int ce_ri -1 0 31(_ent (_buffer))))
				(_port (_int ce_pc -1 0 32(_ent (_buffer))))
				(_port (_int RegWrite -1 0 33(_ent (_buffer))))
				(_port (_int RegDest 3 0 34(_ent (_buffer))))
				(_port (_int ALUSrc -1 0 35(_ent (_buffer))))
				(_port (_int MemtoReg 3 0 36(_ent (_buffer))))
				(_port (_int Branch 3 0 37(_ent (_buffer))))
				(_port (_int ALUop 4 0 38(_ent (_buffer))))
				(_port (_int Write_Reg 5 0 40(_ent (_buffer))))
				(_port (_int Reg_1 1 0 41(_ent (_buffer))))
				(_port (_int Reg_2 1 0 41(_ent (_buffer))))
				(_port (_int Write_Data 1 0 41(_ent (_buffer))))
				(_port (_int B 1 0 42(_ent (_buffer))))
				(_port (_int ALU_Rst 1 0 42(_ent (_buffer))))
				(_port (_int Inst_Addr 1 0 43(_ent (_buffer))))
				(_port (_int Nxt_Addr 1 0 43(_ent (_buffer))))
				(_port (_int PC_Incr 1 0 43(_ent (_buffer))))
				(_port (_int PC_Branch 1 0 43(_ent (_buffer))))
				(_port (_int PC_JMP 1 0 43(_ent (_buffer))))
				(_port (_int Imed 1 0 44(_ent (_buffer))))
				(_port (_int Displacement 1 0 44(_ent (_buffer))))
				(_port (_int Inst 1 0 45(_ent (_buffer))))
				(_port (_int JMP_Addr 1 0 45(_ent (_buffer))))
				(_port (_int menableD -1 0 47(_ent (_out))))
				(_port (_int menableI -1 0 48(_ent (_out))))
				(_port (_int rw -1 0 49(_ent (_out))))
				(_port (_int MI_ADDR 6 0 50(_ent (_out))))
				(_port (_int MD_ADDR 6 0 51(_ent (_out))))
				(_port (_int MD_WD 1 0 52(_ent (_out))))
			)
		)
		(Hierarq_Estrut
			(_object
				(_port (_int CLK -1 0 58(_ent (_in))))
				(_port (_int RWDP -1 0 59(_ent (_in))))
				(_port (_int MenablePD -1 0 60(_ent (_in))))
				(_port (_int MenablePI -1 0 61(_ent (_in))))
				(_port (_int EnderD 7 0 62(_ent (_in))))
				(_port (_int DadosInD 8 0 63(_ent (_in))))
				(_port (_int EnderI 7 0 64(_ent (_in))))
				(_port (_int ReadyD -1 0 65(_ent (_out))))
				(_port (_int ReadyI -1 0 66(_ent (_out))))
				(_port (_int DadosOutD 8 0 67(_ent (_out))))
				(_port (_int DadosOutI 8 0 68(_ent (_out))))
				(_port (_int v1 8 0 69(_ent (_out))))
				(_port (_int v2 8 0 69(_ent (_out))))
				(_port (_int v3 8 0 69(_ent (_out))))
				(_port (_int v4 8 0 69(_ent (_out))))
				(_port (_int v5 8 0 69(_ent (_out))))
			)
		)
	)
	(_inst UCP 0 103(_comp UCP_Carimbo)
		(_port
			((reset)(reset))
			((clk)(CLK))
			((HitD)(ReadyD))
			((HitI)(ReadyI))
			((start)(start))
			((MI_Dado)(DadosOutI))
			((MD_Dado)(DadosOutD))
			((zero)(zero))
			((COP)(COP))
			((COPExt)(COPExt))
			((ce_ri)(ce_ri))
			((ce_pc)(ce_pc))
			((RegWrite)(RegWrite))
			((RegDest)(RegDest))
			((ALUSrc)(ALUSrc))
			((MemtoReg)(MemtoReg))
			((Branch)(Branch))
			((ALUop)(ALUop))
			((Write_Reg)(Write_Reg))
			((Reg_1)(Reg_1))
			((Reg_2)(Reg_2))
			((Write_Data)(Write_Data))
			((B)(B))
			((ALU_Rst)(ALU_Rst))
			((Inst_Addr)(Inst_Addr))
			((Nxt_Addr)(Nxt_Addr))
			((PC_Incr)(PC_Incr))
			((PC_Branch)(PC_Branch))
			((PC_JMP)(PC_JMP))
			((Imed)(Imed))
			((Displacement)(Displacement))
			((Inst)(Inst))
			((JMP_Addr)(JMP_Addr))
			((menableD)(MenablePD))
			((menableI)(MenablePI))
			((rw)(RWDP))
			((MI_ADDR)(EnderI))
			((MD_ADDR)(EnderD))
			((MD_WD)(DadosInD))
		)
		(_use (_ent . UCP_Carimbo)
		)
	)
	(_inst HE 0 104(_comp Hierarq_Estrut)
		(_port
			((CLK)(CLK))
			((RWDP)(RWDP))
			((MenablePD)(MenablePD))
			((MenablePI)(MenablePI))
			((EnderD)(EnderD))
			((DadosInD)(DadosInD))
			((EnderI)(EnderI))
			((ReadyD)(ReadyD))
			((ReadyI)(ReadyI))
			((DadosOutD)(DadosOutD))
			((DadosOutI)(DadosOutI))
			((v1)(v1))
			((v2)(v2))
			((v3)(v3))
			((v4)(v4))
			((v5)(v5))
		)
		(_use (_ent . Hierarq_Estrut)
		)
	)
	(_object
		(_port (_int CLK -1 0 7(_ent(_in))))
		(_port (_int reset -1 0 8(_ent(_in))))
		(_port (_int Start -1 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1 ((_dto i 31 i 0)))))
		(_port (_int v1 0 0 10(_ent(_out))))
		(_port (_int v2 0 0 10(_ent(_out))))
		(_port (_int v3 0 0 10(_ent(_out))))
		(_port (_int v4 0 0 10(_ent(_out))))
		(_port (_int v5 0 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 24(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 28(_array -1 ((_dto i 5 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 34(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 38(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 40(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 50(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 62(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 63(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int RWDP -1 0 72(_arch(_uni))))
		(_sig (_int MenablePD -1 0 73(_arch(_uni))))
		(_sig (_int MenablePI -1 0 74(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~136 0 75(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int EnderD 9 0 75(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 76(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int DadosInD 10 0 76(_arch(_uni))))
		(_sig (_int EnderI 9 0 77(_arch(_uni))))
		(_sig (_int ReadyD -1 0 78(_arch(_uni))))
		(_sig (_int ReadyI -1 0 79(_arch(_uni))))
		(_sig (_int DadosOutD 10 0 80(_arch(_uni))))
		(_sig (_int DadosOutI 10 0 81(_arch(_uni))))
		(_sig (_int zero -1 0 82(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~1310 0 83(_array -1 ((_dto i 5 i 0)))))
		(_sig (_int COP 11 0 83(_arch(_uni))))
		(_sig (_int COPExt 11 0 84(_arch(_uni))))
		(_sig (_int ce_ri -1 0 86(_arch(_uni))))
		(_sig (_int ce_pc -1 0 87(_arch(_uni))))
		(_sig (_int RegWrite -1 0 88(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 89(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int RegDest 12 0 89(_arch(_uni))))
		(_sig (_int ALUSrc -1 0 90(_arch(_uni))))
		(_sig (_int MemtoReg 12 0 91(_arch(_uni))))
		(_sig (_int Branch 12 0 92(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 93(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int ALUop 13 0 93(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1316 0 95(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int Write_Reg 14 0 95(_arch(_uni))))
		(_sig (_int Reg_1 10 0 96(_arch(_uni))))
		(_sig (_int Reg_2 10 0 96(_arch(_uni))))
		(_sig (_int Write_Data 10 0 96(_arch(_uni))))
		(_sig (_int B 10 0 97(_arch(_uni))))
		(_sig (_int ALU_Rst 10 0 97(_arch(_uni))))
		(_sig (_int Inst_Addr 10 0 98(_arch(_uni))))
		(_sig (_int Nxt_Addr 10 0 98(_arch(_uni))))
		(_sig (_int PC_Incr 10 0 98(_arch(_uni))))
		(_sig (_int PC_Branch 10 0 98(_arch(_uni))))
		(_sig (_int PC_JMP 10 0 98(_arch(_uni))))
		(_sig (_int Imed 10 0 99(_arch(_uni))))
		(_sig (_int Displacement 10 0 99(_arch(_uni))))
		(_sig (_int Inst 10 0 100(_arch(_uni))))
		(_sig (_int JMP_Addr 10 0 100(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
)
V 000055 55 710           1499234925256 UC_Cache_dados
(_unit VHDL (uc_cache_dados 0 4(uc_cache_dados 0 17))
	(_version vd0)
	(_time 1499234925257 2017.07.05 03:08:45)
	(_source (\./../src/uc_cache_dados.vhd\))
	(_parameters tan)
	(_code 99989f9693cd9b8f9b9a88c3cb9f919f9c9ccf9f9d)
	(_ent
		(_time 1499229524405)
	)
	(_object
		(_port (_int RW -1 0 6(_ent(_in))))
		(_port (_int Valid_proc -1 0 7(_ent(_in))))
		(_port (_int Valid_mem -1 0 8(_ent(_out))))
		(_port (_int Hit -1 0 9(_ent(_in))))
		(_port (_int Ready_mem -1 0 10(_ent(_in))))
		(_port (_int RW_mem -1 0 11(_ent(_out))))
		(_port (_int Ready -1 0 12(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
)
V 000054 55 815           1499234925262 UC_Cache_Inst
(_unit VHDL (uc_cache_inst 0 5(uc_cache_inst 0 20))
	(_version vd0)
	(_time 1499234925263 2017.07.05 03:08:45)
	(_source (\./../src/uc_cache_inst.vhd\))
	(_parameters tan)
	(_code 99989f9693cd9b8f9b9888c3cb9f919f9c9ccf9f90)
	(_ent
		(_time 1499229524696)
	)
	(_object
		(_gen (_int Tacesso -1 0 7 \5 ns\ (_ent((ns 4617315517961601024)))))
		(_port (_int Valid_proc -2 0 10(_ent(_in))))
		(_port (_int Valid_mem -2 0 11(_ent(_out))))
		(_port (_int Hit -2 0 12(_ent(_in))))
		(_port (_int Ready -2 0 13(_ent(_out))))
		(_port (_int Ready_mem -2 0 14(_ent(_in))))
		(_port (_int RW_mem -2 0 15(_ent(_out))))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
)
V 000055 55 1089          1499234925268 comportamental
(_unit VHDL (mux_8x1_32b 0 4(comportamental 0 19))
	(_version vd0)
	(_time 1499234925269 2017.07.05 03:08:45)
	(_source (\./../src/mux_8x1_32b.vhd\))
	(_parameters tan)
	(_code 9999ce9795cfc58ccd9881c2c09a989ccf9a9a9a9b)
	(_ent
		(_time 1499229524880)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1 ((_dto i 31 i 0)))))
		(_port (_int E0 0 0 6(_ent(_in))))
		(_port (_int E1 0 0 7(_ent(_in))))
		(_port (_int E2 0 0 8(_ent(_in))))
		(_port (_int E3 0 0 9(_ent(_in))))
		(_port (_int E4 0 0 10(_ent(_in))))
		(_port (_int E5 0 0 11(_ent(_in))))
		(_port (_int E6 0 0 12(_ent(_in))))
		(_port (_int E7 0 0 13(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 14(_array -1 ((_dto i 2 i 0)))))
		(_port (_int sel 1 0 14(_ent(_in))))
		(_port (_int S 0 0 15(_ent(_out))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs (_simple)(_trgt(9))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . comportamental 1 -1)
)
V 000044 55 3225          1499234925288 Ram
(_unit VHDL (ram 0 27(ram 0 46))
	(_version vd0)
	(_time 1499234925289 2017.07.05 03:08:45)
	(_source (\./../src/ram.vhd\))
	(_parameters tan)
	(_code b8b9b9ecb1efb8afbdbca9e2bdbfbabeb9beecbfba)
	(_ent
		(_time 1499229524574)
	)
	(_object
		(_gen (_int BE -1 0 29 \16\ (_ent gms((i 16)))))
		(_gen (_int BP -1 0 30 \32\ (_ent gms((i 32)))))
		(_type (_int ~STRING~12 0 31(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int NA 0 0 31(_ent(_string \"mram.txt"\))))
		(_gen (_int Tz -3 0 32 \1.5 ns\ (_ent((ns 4609434218613702656)))))
		(_gen (_int Twrite -3 0 33 \1 ns\ (_ent((ns 4636737291354636288)))))
		(_gen (_int Tsetup -3 0 34 \1 ns\ (_ent gms((ns 4607182418800017408)))))
		(_gen (_int Tread -3 0 35 \1 ns\ (_ent gms((ns 4636737291354636288)))))
		(_port (_int enable -4 0 38(_ent(_in)(_event))))
		(_port (_int rw -4 0 39(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~12 0 40(_array -4 ((_dto c 2 i 0)))))
		(_port (_int ender 1 0 40(_ent(_in)(_lastevent))))
		(_port (_int pronto -4 0 41(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~12 0 42(_array -4 ((_dto c 3 i 0)))))
		(_port (_int dado 2 0 42(_ent(_inout)(_lastevent))))
		(_type (_int ~STD_LOGIC_VECTOR{BP/4-1~downto~0}~13 0 49(_array -4 ((_dto c 4 i 0)))))
		(_type (_int tipo_memoria 0 49(_array 3 ((_to i 0 c 5)))))
		(_sig (_int Mram 4 0 50(_arch(_uni((_others(_others(i 2)))))(_param_in)(_param_out))))
		(_type (_int ~INTEGER~range~0~to~{2**BE-1}~13 0 58(_scalar (_to i 0 c 6))))
		(_var (_int endereco 5 0 58(_prcs 0)))
		(_type (_int ~INTEGER~range~0~to~{2**BE-1}~131 0 59(_scalar (_to i 0 c 7))))
		(_var (_int endereco1 6 0 59(_prcs 0)))
		(_type (_int ~INTEGER~range~0~to~{2**BE-1}~132 0 60(_scalar (_to i 0 c 8))))
		(_var (_int endereco2 7 0 60(_prcs 0)))
		(_type (_int ~INTEGER~range~0~to~{2**BE-1}~133 0 61(_scalar (_to i 0 c 9))))
		(_var (_int endereco3 8 0 61(_prcs 0)))
		(_var (_int inicio -4 0 62(_prcs 0((i 3)))))
		(_type (_int HexTable 0 64(_array -1 ((_uto i 0 i 255(_enum -2))))))
		(_type (_int ~HexTable{'0'~to~'F'}~13 0 66(_array -1 ((_to i 48 i 70(_enum -2))))))
		(_cnst (_int lookup 10 0 66(_int(((i 0))((i 1))((i 2))((i 3))((i 4))((i 5))((i 6))((i 7))((i 8))((i 9))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i 10))((i 11))((i 12))((i 13))((i 14))((i 15))))))
		(_prcs
			(Carga_Inicial_e_Ram_Memoria(_arch 0 0 57(_prcs (_simple)(_trgt(5)(3)(4))(_sens(0))(_mon)(_read(5)(1)(2)(4)))))
		)
		(_subprogram
			(_int fill_memory 1 0 63(_arch(_proc)))
			(_ext READLINE (2 0))
			(_ext READ (2 14))
			(_ext READ (2 10))
		)
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extstd.TEXTIO.TEXT (2 TEXT)))
		(_type (_ext ~extstd.TEXTIO.LINE (2 LINE)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (1 STD_LOGIC_VECTOR)))
	)
	(_split (5)
	)
	(_use (std(standard))(ieee(std_logic_1164))(std(TEXTIO))(ieee(STD_LOGIC_SIGNED))(ieee(std_logic_arith)))
	(_model . Ram 10 -1)
)
V 000055 55 969           1499234925322 comportamental
(_unit VHDL (mux_4x1_32b 0 4(comportamental 0 10))
	(_version vd0)
	(_time 1499234925323 2017.07.05 03:08:45)
	(_source (\./../src/mux_4x1_32b.vhd\))
	(_parameters tan)
	(_code d7d78084d5818bc280d1c38c8ed4d6d281d4d4d4d5)
	(_ent
		(_time 1499229523526)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 5(_array -1 ((_dto i 31 i 0)))))
		(_port (_int E1 0 0 5(_ent(_in))))
		(_port (_int E2 0 0 5(_ent(_in))))
		(_port (_int E3 0 0 5(_ent(_in))))
		(_port (_int E4 0 0 5(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1 ((_dto i 1 i 0)))))
		(_port (_int sel 1 0 6(_ent(_in))))
		(_port (_int S 0 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs (_simple)(_trgt(5))(_sens(0)(1)(2)(3)(4)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . comportamental 1 -1)
)
V 000046 55 1465          1499234925353 UC_CD
(_unit VHDL (uc_cached 0 28(uc_cd 0 49))
	(_version vd0)
	(_time 1499234925354 2017.07.05 03:08:45)
	(_source (\./../src/uc_cached.vhd\))
	(_parameters tan)
	(_code f6f7f0a6f3a2f4e0fcf7e7aca4f0fef0f3f0f2f1f3)
	(_ent
		(_time 1499229523288)
	)
	(_object
		(_port (_int CLK -1 0 30(_ent(_in)(_event))))
		(_port (_int HitD -1 0 31(_ent(_in))))
		(_port (_int RWDP -1 0 32(_ent(_in))))
		(_port (_int MenableDProc -1 0 33(_ent(_in))))
		(_port (_int ReadyMD -1 0 34(_ent(_in))))
		(_port (_int OvfO -1 0 35(_ent(_in))))
		(_port (_int ReadyMEM -1 0 36(_ent(_in))))
		(_port (_int RWD -1 0 37(_ent(_out))))
		(_port (_int MenableD -1 0 38(_ent(_out))))
		(_port (_int ReadyDProc -1 0 39(_ent(_out))))
		(_port (_int RWDM -1 0 40(_ent(_out))))
		(_port (_int RWM -1 0 41(_ent(_out))))
		(_port (_int OvfI -1 0 42(_ent(_out))))
		(_port (_int MenableMEM -1 0 43(_ent(_out))))
		(_type (_int STATE 0 50(_enum1 i missd rhitd whitd rdd mprdyd ibuff rhitdbuff whitdbuff rddbuff (_to i 0 i 9))))
		(_sig (_int estado 0 0 51(_arch(_uni((i 0))))))
		(_sig (_int next_estado 0 0 52(_arch(_uni))))
		(_prcs
			(line__54(_arch 0 0 54(_prcs (_simple)(_trgt(7)(8)(9)(10)(11)(12)(13)(15))(_sens(1)(2)(3)(4)(5)(6)(14)))))
			(line__169(_arch 1 0 169(_prcs (_trgt(14))(_sens(0)(15))(_dssslsensitivity 1))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . UC_CD 2 -1)
)
V 000046 55 1082          1499234925382 UCMPA
(_unit VHDL (uc_mp 0 28(ucmpa 0 40))
	(_version vd0)
	(_time 1499234925383 2017.07.05 03:08:45)
	(_source (\./../src/uc_mp.vhd\))
	(_parameters tan)
	(_code 16171711134214004147064d421015134010421116)
	(_ent
		(_time 1499229523557)
	)
	(_object
		(_port (_int CLK -1 0 30(_ent(_in)(_event))))
		(_port (_int MenableD -1 0 31(_ent(_in))))
		(_port (_int MenableI -1 0 32(_ent(_in))))
		(_port (_int OvfO -1 0 33(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 34(_array -1 ((_dto i 1 i 0)))))
		(_port (_int Sel 0 0 34(_ent(_out))))
		(_type (_int STATE 0 41(_enum1 s i d b (_to i 0 i 3))))
		(_sig (_int estado 1 0 42(_arch(_uni((i 0))))))
		(_sig (_int next_estado 1 0 43(_arch(_uni))))
		(_prcs
			(line__45(_arch 0 0 45(_prcs (_simple)(_trgt(4)(6))(_sens(1)(2)(3)(5)))))
			(line__81(_arch 1 0 81(_prcs (_trgt(5))(_sens(0)(6))(_dssslsensitivity 1))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(771)
	)
	(_model . UCMPA 2 -1)
)
V 000054 55 1202          1499234925408 UC_CACHEI_ASM
(_unit VHDL (uc_cachei 0 28(uc_cachei_asm 0 44))
	(_version vd0)
	(_time 1499234925409 2017.07.05 03:08:45)
	(_source (\./../src/uc_cachei.vhd\))
	(_parameters tan)
	(_code 25242421237127332270347f77232d2320232c2220)
	(_ent
		(_time 1499229523582)
	)
	(_object
		(_port (_int CLK -1 0 30(_ent(_in)(_event))))
		(_port (_int HitI -1 0 31(_ent(_in))))
		(_port (_int MenableProc -1 0 32(_ent(_in))))
		(_port (_int ReadyMI -1 0 33(_ent(_in))))
		(_port (_int ReadyMEM -1 0 34(_ent(_in))))
		(_port (_int MenableI -1 0 35(_ent(_out))))
		(_port (_int RWI -1 0 36(_ent(_out))))
		(_port (_int MenableMem -1 0 37(_ent(_out))))
		(_port (_int ReadyIProc -1 0 38(_ent(_out))))
		(_type (_int STATE 0 45(_enum1 i missi hi mprdyi rdi (_to i 0 i 4))))
		(_sig (_int estado 0 0 46(_arch(_uni((i 0))))))
		(_sig (_int next_estado 0 0 47(_arch(_uni))))
		(_prcs
			(line__49(_arch 0 0 49(_prcs (_simple)(_trgt(5)(6)(7)(8)(10))(_sens(1)(2)(3)(4)(9)))))
			(line__95(_arch 1 0 95(_prcs (_trgt(9))(_sens(0)(10))(_dssslsensitivity 1))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . UC_CACHEI_ASM 2 -1)
)
V 000055 55 2087          1499234925436 comportamental
(_unit VHDL (regfile 0 6(comportamental 0 20))
	(_version vd0)
	(_time 1499234925437 2017.07.05 03:08:45)
	(_source (\./../src/regfile.vhd\))
	(_parameters tan)
	(_code 4544434745121653414b5c1f474340424743404342)
	(_ent
		(_time 1499233796764)
	)
	(_object
		(_port (_int Reset -1 0 8(_ent(_in))))
		(_port (_int Clk -1 0 9(_ent(_in)(_event))))
		(_port (_int RegWrite -1 0 10(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 11(_array -1 ((_dto i 4 i 0)))))
		(_port (_int ReadReg1 0 0 11(_ent(_in))))
		(_port (_int ReadReg2 0 0 12(_ent(_in))))
		(_port (_int WriteReg 0 0 13(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 14(_array -1 ((_dto i 31 i 0)))))
		(_port (_int WriteData 1 0 14(_ent(_in))))
		(_port (_int ReadData1 1 0 15(_ent(_out))))
		(_port (_int ReadData2 1 0 16(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 23(_array -1 ((_dto i 31 i 0)))))
		(_type (_int rede_reg 0 23(_array 2 ((_to i 0 i 31)))))
		(_var (_int regfile 3 0 24(_prcs 0((_others(_others(i 2)))))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs (_simple)(_trgt(7)(8))(_sens(0)(1)(2)(3)(4)(5))(_mon)(_read(6)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . comportamental 1 -1)
)
V 000055 55 1073          1499234925510 comportamental
(_unit VHDL (sign_extend 0 4(comportamental 0 11))
	(_version vd0)
	(_time 1499234925511 2017.07.05 03:08:45)
	(_source (\./../src/sign_extend.vhd\))
	(_parameters tan)
	(_code 9392949c99c4c085c790d5c9c7949b9497959695c6)
	(_ent
		(_time 1499229523731)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 6(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Entrada 0 0 6(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1 ((_dto i 31 i 0)))))
		(_port (_int Saida 1 0 7(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 12(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int vetor 2 0 12(_arch(_uni))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs (_simple)(_trgt(1)(2))(_sens(0)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_static
		(50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
	)
	(_model . comportamental 1 -1)
)
V 000055 55 699           1499234925589 comportamental
(_unit VHDL (shift_left_2 0 4(comportamental 0 9))
	(_version vd0)
	(_time 1499234925590 2017.07.05 03:08:45)
	(_source (\./../src/shift_left_2.vhd\))
	(_parameters tan)
	(_code e1e0e6b2e8b6bcf7e7b4f5b8e6e7b2e7e4e7e7e6e5)
	(_ent
		(_time 1499229524483)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 5(_array -1 ((_dto i 31 i 0)))))
		(_port (_int E 0 0 5(_ent(_in))))
		(_port (_int S 0 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment (_trgt(1))(_sens(0(d_29_0))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
	)
	(_model . comportamental 1 -1)
)
V 000055 55 788           1499234925611 comportamental
(_unit VHDL (re 0 4(comportamental 0 13))
	(_version vd0)
	(_time 1499234925612 2017.07.05 03:08:45)
	(_source (\./../src/re.vhd\))
	(_parameters tan)
	(_code f0f1f6a0f5a6a6e6f4f3e2aaa4f7f2f6f5f7f2f6f5)
	(_ent
		(_time 1499229524513)
	)
	(_object
		(_port (_int CLK -1 0 6(_ent(_in)(_event))))
		(_port (_int Reset -1 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1 ((_dto i 4 i 0)))))
		(_port (_int D 0 0 8(_ent(_in))))
		(_port (_int S 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs (_trgt(3))(_sens(0)(1)(2))(_dssslsensitivity 1))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 2)
	)
	(_model . comportamental 1 -1)
)
V 000055 55 908           1499234925635 comportamental
(_unit VHDL (reg_32 0 4(comportamental 0 12))
	(_version vd0)
	(_time 1499234925636 2017.07.05 03:08:45)
	(_source (\./../src/reg_32.vhd\))
	(_parameters tan)
	(_code 10111717154743054710034f431712161516171546)
	(_ent
		(_time 1499229523860)
	)
	(_object
		(_port (_int CLK -1 0 6(_ent(_in)(_event))))
		(_port (_int ce -1 0 6(_ent(_in))))
		(_port (_int reset -1 0 6(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1 ((_dto i 31 i 0)))))
		(_port (_int E 0 0 7(_ent(_in))))
		(_port (_int S 0 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs (_trgt(4))(_sens(0)(2)(3))(_dssslsensitivity 1)(_read(1)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686019)
	)
	(_model . comportamental 1 -1)
)
V 000055 55 999           1499234925659 comportamental
(_unit VHDL (mux_4x1_16b 0 4(comportamental 1 15))
	(_version vd0)
	(_time 1499234925660 2017.07.05 03:08:45)
	(_source (\./../src/mux_4x1_5b.vhd\(\./../src/mux_4x1_16b.vhd\)))
	(_parameters tan)
	(_code 1f1f4e194c49430a484d0b44461c1e1a491c1e1c19)
	(_ent
		(_time 1499229524112)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 6(_array -1 ((_dto i 15 i 0)))))
		(_port (_int E0 0 0 6(_ent(_in))))
		(_port (_int E1 0 0 7(_ent(_in))))
		(_port (_int E2 0 0 8(_ent(_in))))
		(_port (_int E3 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1 ((_dto i 1 i 0)))))
		(_port (_int sel 1 0 10(_ent(_in))))
		(_port (_int S 0 0 11(_ent(_out))))
		(_prcs
			(line__17(_arch 0 1 17(_prcs (_simple)(_trgt(5))(_sens(0)(1)(2)(3)(4)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . comportamental 1 -1)
)
V 000055 55 2580          1499234925689 comportamental
(_unit VHDL (minst 0 5(comportamental 0 12))
	(_version vd0)
	(_time 1499234925690 2017.07.05 03:08:45)
	(_source (\./../src/minst.vhd\))
	(_parameters tan)
	(_code 3f3f6e3a60683e283d6d2b653a3936396a383c383b)
	(_ent
		(_time 1499229523477)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 7(_array -1 ((_dto i 11 i 0)))))
		(_port (_int ReadAddr 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int Inst 1 0 8(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 13(_array -1 ((_dto i 31 i 0)))))
		(_type (_int memoria 0 13(_array 2 ((_to i 0 i 4095)))))
		(_sig (_int mem 3 0 14(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment (_trgt(2(0))))))
			(line__17(_arch 1 0 17(_assignment (_trgt(2(1))))))
			(line__18(_arch 2 0 18(_assignment (_trgt(2(2))))))
			(line__19(_arch 3 0 19(_assignment (_trgt(2(3))))))
			(line__20(_arch 4 0 20(_assignment (_trgt(2(4))))))
			(line__21(_arch 5 0 21(_assignment (_trgt(2(8))))))
			(line__22(_arch 6 0 22(_assignment (_trgt(2(16))))))
			(line__23(_arch 7 0 23(_assignment (_trgt(2(1024))))))
			(line__24(_arch 8 0 24(_assignment (_trgt(2(1027))))))
			(line__25(_arch 9 0 25(_assignment (_trgt(2(1028))))))
			(line__26(_arch 10 0 26(_assignment (_trgt(2(1029))))))
			(line__27(_arch 11 0 27(_prcs (_simple)(_trgt(1))(_sens(0))(_mon)(_read(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33751554 33686018 33686018 33686018 50463234 33686018 33686018 33686275)
		(33686018 33686018 33686018 50463234 33686018 33686019 33751554 33686018)
		(33686018 33686018 33686274 33686018 33686018 33686019 33751554 33751555)
		(33686018 33686018 33686274 50463234 50463234 33686018 33686018 33686018)
		(50463234 33686018 33751810 33686274 33686018 33686018 33686018 33751555)
		(33686018 33686018 33751811 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686019 33686018 33686018 33686018 33686274 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019)
		(33751555 33686275 33686274 33686018 33686018 33686018 33686018 33751554)
		(33686019 33686275 33686274 50463234 33686018 33686018 33686018 33751554)
		(33686018 33686275 33686018 33686018 33686018 33686018 33686018 33686019)
	)
	(_model . comportamental 12 -1)
)
V 000055 55 667           1499234925714 comportamental
(_unit VHDL (mux_2x1_1b 0 4(comportamental 0 10))
	(_version vd0)
	(_time 1499234925715 2017.07.05 03:08:45)
	(_source (\./../src/mux_2x1_1b.vhd\))
	(_parameters tan)
	(_code 5e5e0f5c0e08024b080e4c05075d5f5b085d5f585c)
	(_ent
		(_time 1499229523666)
	)
	(_object
		(_port (_int E0 -1 0 5(_ent(_in))))
		(_port (_int E1 -1 0 5(_ent(_in))))
		(_port (_int sel -1 0 6(_ent(_in))))
		(_port (_int S -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment (_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . comportamental 1 -1)
)
V 000055 55 747           1499234925738 comportamental
(_unit VHDL (mux_2x1_5b 0 5(comportamental 0 11))
	(_version vd0)
	(_time 1499234925739 2017.07.05 03:08:45)
	(_source (\./../src/mux_2x1_5b.vhd\))
	(_parameters tan)
	(_code 7d7d2c7d2c2b21682b2a6f26247e7c782b7e787b7f)
	(_ent
		(_time 1499229524790)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1 ((_dto i 4 i 0)))))
		(_port (_int E0 0 0 6(_ent(_in))))
		(_port (_int E1 0 0 6(_ent(_in))))
		(_port (_int sel -1 0 7(_ent(_in))))
		(_port (_int S 0 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment (_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . comportamental 1 -1)
)
V 000055 55 890           1499234925762 comportamental
(_unit VHDL (mux_4x1_1b 0 4(comportamental 0 15))
	(_version vd0)
	(_time 1499234925763 2017.07.05 03:08:45)
	(_source (\./../src/mux_4x1_1b.vhd\))
	(_parameters tan)
	(_code 8d8ddc82dcdbd198dadf99d6d48e8c88db8e8c8b8f)
	(_ent
		(_time 1499229524538)
	)
	(_object
		(_port (_int E0 -1 0 6(_ent(_in))))
		(_port (_int E1 -1 0 7(_ent(_in))))
		(_port (_int E2 -1 0 8(_ent(_in))))
		(_port (_int E3 -1 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1 ((_dto i 1 i 0)))))
		(_port (_int sel 0 0 10(_ent(_in))))
		(_port (_int S -1 0 11(_ent(_out))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs (_simple)(_trgt(5))(_sens(0)(1)(2)(3)(4)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . comportamental 1 -1)
)
V 000055 55 751           1499234925788 comportamental
(_unit VHDL (mux_2x1_32b 0 4(comportamental 0 10))
	(_version vd0)
	(_time 1499234925789 2017.07.05 03:08:45)
	(_source (\./../src/mux_2x1_32b.vhd\))
	(_parameters tan)
	(_code acacfdfafafaf0b9fafcbef7f5afada9faafafafae)
	(_ent
		(_time 1499229524766)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 5(_array -1 ((_dto i 31 i 0)))))
		(_port (_int E1 0 0 5(_ent(_in))))
		(_port (_int E2 0 0 5(_ent(_in))))
		(_port (_int sel -1 0 6(_ent(_in))))
		(_port (_int S 0 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment (_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . comportamental 1 -1)
)
V 000043 55 10178         1499234925818 Mp
(_unit VHDL (mp 0 7(mp 0 26))
	(_version vd0)
	(_time 1499234925819 2017.07.05 03:08:45)
	(_source (\./../src/mp.vhd\))
	(_parameters tan)
	(_code cbcb9a9f999ccbdc9e9e8f909acd9fcccbcd9fcccb)
	(_ent
		(_time 1499229524702)
	)
	(_object
		(_gen (_int BE -1 0 9 \16\ (_ent gms((i 16)))))
		(_gen (_int BP -1 0 10 \32\ (_ent((i 32)))))
		(_gen (_int Tz -2 0 11 \1.5 ns\ (_ent((ns 4609434218613702656)))))
		(_gen (_int Twrite -2 0 12 \1 ns\ (_ent((ns 4636737291354636288)))))
		(_gen (_int Tsetup -2 0 13 \1 ns\ (_ent((ns 4607182418800017408)))))
		(_gen (_int Tread -2 0 14 \1 ns\ (_ent gms((ns 4636737291354636288)))))
		(_port (_int enable -3 0 17(_ent(_in)(_event))))
		(_port (_int rw -3 0 18(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~12 0 19(_array -3 ((_dto c 1 i 0)))))
		(_port (_int ender 0 0 19(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{511~downto~0}~12 0 20(_array -3 ((_dto i 511 i 0)))))
		(_port (_int dado 1 0 20(_ent(_in))))
		(_port (_int pronto -3 0 21(_ent(_out))))
		(_port (_int dadoOut 1 0 22(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{BP/4-1~downto~0}~13 0 29(_array -3 ((_dto c 2 i 0)))))
		(_type (_int tipo_memoria 0 29(_array 2 ((_to i 0 c 3)))))
		(_sig (_int MMp 3 0 30(_arch(_uni(((_string \"00001000"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"00011000"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"00000011"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"00000101"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"00000010"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"00000001"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"00000100"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"00100000"\))((_string \"00100000"\))((_string \"10001100"\))((_string \"00000101"\))((_string \"00000000"\))((_string \"00010100"\))((_string \"00001100"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"00110000"\))((_string \"00001000"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"00100100"\))((_string \"00100011"\))((_string \"10100011"\))((_string \"11111111"\))((_string \"11101100"\))((_string \"00000000"\))((_string \"00000011"\))((_string \"11101000"\))((_string \"00100000"\))((_string \"10101111"\))((_string \"10111111"\))((_string \"00000000"\))((_string \"00010000"\))((_string \"10101111"\))((_string \"10110011"\))((_string \"00000000"\))((_string \"00001100"\))((_string \"10101111"\))((_string \"10110010"\))((_string \"00000000"\))((_string \"00001000"\))((_string \"10101111"\))((_string \"10110001"\))((_string \"00000000"\))((_string \"00000100"\))((_string \"10101111"\))((_string \"10110000"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"00000100"\))((_string \"10010000"\))((_string \"00100000"\))((_string \"00000000"\))((_string \"00000101"\))((_string \"10011000"\))((_string \"00100000"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"10000000"\))((_string \"00100000"\))((_string \"00000010"\))((_string \"00010011"\))((_string \"01000000"\))((_string \"00101010"\))((_string \"00010001"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"10101000"\))((_string \"00100010"\))((_string \"00010001"\))((_string \"11111111"\))((_string \"11111111"\))((_string \"00101010"\))((_string \"00101000"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"00010101"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"10011100"\))((_string \"00000010"\))((_string \"00100000"\))((_string \"01001000"\))((_string \"10000000"\))((_string \"00000010"\))((_string \"01001001"\))((_string \"01010000"\))((_string \"00100000"\))((_string \"10001101"\))((_string \"01001011"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"10001101"\))((_string \"01001100"\))((_string \"00000000"\))((_string \"00000100"\))((_string \"00000001"\))((_string \"10001011"\))((_string \"01000000"\))((_string \"00101010"\))((_string \"00010001"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"10011100"\))((_string \"00000010"\))((_string \"01000000"\))((_string \"00100000"\))((_string \"00100000"\))((_string \"00000010"\))((_string \"00100000"\))((_string \"00101000"\))((_string \"00100000"\))((_string \"00001100"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"11010000"\))((_string \"00100010"\))((_string \"00100011"\))((_string \"11111111"\))((_string \"11111111"\))((_string \"00000000"\))((_string \"00000011"\))((_string \"10001000"\))((_string \"00100000"\))((_string \"00001000"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"01100100"\))((_string \"00100010"\))((_string \"00000011"\))((_string \"00000000"\))((_string \"00000001"\))((_string \"00000000"\))((_string \"01100000"\))((_string \"10000000"\))((_string \"00100000"\))((_string \"00001000"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"01011000"\))((_string \"10001111"\))((_string \"10110000"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"10001111"\))((_string \"10110001"\))((_string \"00000000"\))((_string \"00000100"\))((_string \"10001111"\))((_string \"10110010"\))((_string \"00000000"\))((_string \"00001000"\))((_string \"10001111"\))((_string \"10110011"\))((_string \"00000000"\))((_string \"00001100"\))((_string \"10001111"\))((_string \"10111111"\))((_string \"00000000"\))((_string \"00010000"\))((_string \"00100011"\))((_string \"10100011"\))((_string \"00000000"\))((_string \"00010100"\))((_string \"00000000"\))((_string \"01100000"\))((_string \"11101000"\))((_string \"00100000"\))((_string \"00000011"\))((_string \"11100000"\))((_string \"00000000"\))((_string \"00001000"\))((_string \"00000000"\))((_string \"10100000"\))((_string \"01001000"\))((_string \"10000000"\))((_string \"00000000"\))((_string \"10001001"\))((_string \"00011000"\))((_string \"00100000"\))((_string \"00000000"\))((_string \"01100000"\))((_string \"01001000"\))((_string \"00100000"\))((_string \"10001101"\))((_string \"00101000"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"10001101"\))((_string \"00101010"\))((_string \"00000000"\))((_string \"00000100"\))((_string \"10101101"\))((_string \"00101010"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"10101101"\))((_string \"00101000"\))((_string \"00000000"\))((_string \"00000100"\))((_string \"00000011"\))((_string \"11100000"\))((_string \"00000000"\))((_string \"00001000"\))(_others(_others(i 2))))))))
		(_type (_int ~INTEGER~range~0~to~{2**BE-1}~13 0 88(_scalar (_to i 0 c 4))))
		(_var (_int endereco 4 0 88(_prcs 0)))
		(_prcs
			(line__87(_arch 0 0 87(_prcs (_simple)(_trgt(4)(5)(5(d_7_0))(5(d_15_8))(5(d_23_16))(5(d_31_24))(5(d_39_32))(5(d_47_40))(5(d_55_48))(5(d_63_56))(5(d_71_64))(5(d_79_72))(5(d_87_80))(5(d_95_88))(5(d_103_96))(5(d_111_104))(5(d_119_112))(5(d_127_120))(5(d_135_128))(5(d_143_136))(5(d_151_144))(5(d_159_152))(5(d_167_160))(5(d_175_168))(5(d_183_176))(5(d_191_184))(5(d_199_192))(5(d_207_200))(5(d_215_208))(5(d_223_216))(5(d_231_224))(5(d_239_232))(5(d_247_240))(5(d_255_248))(5(d_263_256))(5(d_271_264))(5(d_279_272))(5(d_287_280))(5(d_295_288))(5(d_303_296))(5(d_311_304))(5(d_319_312))(5(d_327_320))(5(d_335_328))(5(d_343_336))(5(d_351_344))(5(d_359_352))(5(d_367_360))(5(d_375_368))(5(d_383_376))(5(d_391_384))(5(d_399_392))(5(d_407_400))(5(d_415_408))(5(d_423_416))(5(d_431_424))(5(d_439_432))(5(d_447_440))(5(d_455_448))(5(d_463_456))(5(d_471_464))(5(d_479_472))(5(d_487_480))(5(d_495_488))(5(d_503_496))(5(d_511_504))(6))(_sens(0))(_mon)(_read(1)(2)(3(d_7_0))(3(d_15_8))(3(d_23_16))(3(d_31_24))(3(d_39_32))(3(d_47_40))(3(d_55_48))(3(d_63_56))(3(d_71_64))(3(d_79_72))(3(d_87_80))(3(d_95_88))(3(d_103_96))(3(d_111_104))(3(d_119_112))(3(d_127_120))(3(d_135_128))(3(d_143_136))(3(d_151_144))(3(d_159_152))(3(d_167_160))(3(d_175_168))(3(d_183_176))(3(d_191_184))(3(d_199_192))(3(d_207_200))(3(d_215_208))(3(d_223_216))(3(d_231_224))(3(d_239_232))(3(d_247_240))(3(d_255_248))(3(d_263_256))(3(d_271_264))(3(d_279_272))(3(d_287_280))(3(d_295_288))(3(d_303_296))(3(d_311_304))(3(d_319_312))(3(d_327_320))(3(d_335_328))(3(d_343_336))(3(d_351_344))(3(d_359_352))(3(d_367_360))(3(d_375_368))(3(d_383_376))(3(d_391_384))(3(d_399_392))(3(d_407_400))(3(d_415_408))(3(d_423_416))(3(d_431_424))(3(d_439_432))(3(d_447_440))(3(d_455_448))(3(d_463_456))(3(d_471_464))(3(d_479_472))(3(d_487_480))(3(d_495_488))(3(d_503_496))(3(d_511_504))(6)))))
		)
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (1 STD_LOGIC_VECTOR)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_static
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
	)
	(_model . Mp 5 -1)
)
V 000055 55 1807          1499234925872 comportamental
(_unit VHDL (maprom_cop 0 5(comportamental 0 13))
	(_version vd0)
	(_time 1499234925873 2017.07.05 03:08:45)
	(_source (\./../src/maprom_cop.vhd\))
	(_parameters tan)
	(_code fafaabaaaaacaeedf9a9bca0ffffacfcf9fcacfdfa)
	(_ent
		(_time 1499229524660)
	)
	(_object
		(_port (_int CLK -1 0 7(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8(_array -1 ((_dto i 5 i 0)))))
		(_port (_int cop 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 9(_array -1 ((_dto i 4 i 0)))))
		(_port (_int Lcop 1 0 9(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 14(_array -1 ((_dto i 4 i 0)))))
		(_type (_int memoria 0 14(_array 2 ((_to i 0 i 63)))))
		(_sig (_int mem 3 0 15(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__17(_arch 0 0 17(_assignment (_trgt(3(2))))))
			(line__18(_arch 1 0 18(_assignment (_trgt(3(3))))))
			(line__19(_arch 2 0 19(_assignment (_trgt(3(4))))))
			(line__20(_arch 3 0 20(_assignment (_trgt(3(5))))))
			(line__21(_arch 4 0 21(_assignment (_trgt(3(8))))))
			(line__22(_arch 5 0 22(_assignment (_trgt(3(10))))))
			(line__23(_arch 6 0 23(_assignment (_trgt(3(35))))))
			(line__24(_arch 7 0 24(_assignment (_trgt(3(43))))))
			(line__25(_arch 8 0 25(_assignment (_trgt(3(63))))))
			(line__26(_arch 9 0 26(_prcs (_trgt(2))(_sens(0)(3)(1))(_dssslsensitivity 1)(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50463235 2)
		(50463235 3)
		(50529026 2)
		(33686019 2)
		(50528770 2)
		(33751810 2)
		(50463234 3)
		(33751554 2)
		(33686018 2)
	)
	(_model . comportamental 10 -1)
)
V 000055 55 3846          1499234925941 comportamental
(_unit VHDL (mc 0 5(comportamental 0 13))
	(_version vd0)
	(_time 1499234925942 2017.07.05 03:08:45)
	(_source (\./../src/mc.vhd\))
	(_parameters tan)
	(_code 39396b3c336e392f386d7d636b3f6d3f3a3f6d3f3a)
	(_ent
		(_time 1499229524825)
	)
	(_object
		(_port (_int CLK -1 0 7(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1 ((_dto i 4 i 0)))))
		(_port (_int Estd 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{29~downto~0}~12 0 9(_array -1 ((_dto i 29 i 0)))))
		(_port (_int MicroInst 1 0 9(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{29~downto~0}~13 0 14(_array -1 ((_dto i 29 i 0)))))
		(_type (_int memoria 0 14(_array 2 ((_to i 0 i 31)))))
		(_sig (_int mem 3 0 15(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__17(_arch 0 0 17(_assignment (_trgt(3(0))))))
			(line__18(_arch 1 0 18(_assignment (_trgt(3(1))))))
			(line__19(_arch 2 0 19(_assignment (_trgt(3(2))))))
			(line__20(_arch 3 0 20(_assignment (_trgt(3(3))))))
			(line__21(_arch 4 0 21(_assignment (_trgt(3(4))))))
			(line__22(_arch 5 0 22(_assignment (_trgt(3(5))))))
			(line__23(_arch 6 0 23(_assignment (_trgt(3(6))))))
			(line__24(_arch 7 0 24(_assignment (_trgt(3(7))))))
			(line__25(_arch 8 0 25(_assignment (_trgt(3(8))))))
			(line__26(_arch 9 0 26(_assignment (_trgt(3(9))))))
			(line__27(_arch 10 0 27(_assignment (_trgt(3(10))))))
			(line__28(_arch 11 0 28(_assignment (_trgt(3(11))))))
			(line__29(_arch 12 0 29(_assignment (_trgt(3(12))))))
			(line__30(_arch 13 0 30(_assignment (_trgt(3(13))))))
			(line__31(_arch 14 0 31(_assignment (_trgt(3(14))))))
			(line__32(_arch 15 0 32(_assignment (_trgt(3(15))))))
			(line__33(_arch 16 0 33(_assignment (_trgt(3(16))))))
			(line__34(_arch 17 0 34(_assignment (_trgt(3(17))))))
			(line__35(_arch 18 0 35(_assignment (_trgt(3(18))))))
			(line__36(_arch 19 0 36(_assignment (_trgt(3(19))))))
			(line__37(_arch 20 0 37(_assignment (_trgt(3(20))))))
			(line__38(_arch 21 0 38(_assignment (_trgt(3(21))))))
			(line__39(_arch 22 0 39(_prcs (_trgt(2))(_sens(0)(3)(1))(_dssslsensitivity 1)(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 50463234 33686018 33686018 33686018 33686018 33686018 514)
		(33686274 33751554 33686018 33686019 33686018 33686018 33751554 770)
		(33686019 50463234 33686018 33686019 33686018 33686018 33686274 514)
		(33751810 50463234 50463234 33686019 33686018 33686275 33686019 515)
		(33751810 50463234 33751554 33686018 33686018 33686274 50463234 515)
		(33686018 50463234 33686018 33686019 33686018 50463234 33686019 514)
		(33686018 50463234 33686018 33686019 33686018 33686274 33686019 514)
		(33686018 50463234 33686018 50528771 33686018 50463234 33686019 514)
		(33686018 50463234 33686018 33686019 33686019 50463234 33686019 514)
		(33686018 50463234 33686018 50463235 33686018 50463234 33686019 514)
		(33686018 50463234 33686018 50463235 33686019 50463234 33686019 514)
		(33686018 50463234 33686018 33751555 33686018 50463234 33686019 514)
		(33686018 50463234 33686018 33751555 33686018 50463490 33686019 514)
		(33686018 50463234 33686018 33751555 33686019 50463234 33686019 514)
		(33751554 50529027 33686018 33686019 33686019 33686018 33686018 514)
		(33751554 50463234 33686018 33686019 33686274 33686018 33686274 514)
		(33751554 50463234 33686019 33686019 33686019 33686018 33686018 514)
		(33686018 50463234 33686018 33686019 33751554 33686018 33686274 514)
		(50463234 33686274 33751555 33686018 50463234 33751554 33686019 514)
		(33686018 50463234 33686018 33686019 33751810 33686018 33686274 514)
	)
	(_model . comportamental 23 -1)
)
V 000055 55 1277          1499234925969 comportamental
(_unit VHDL (mdado 0 5(comportamental 0 12))
	(_version vd0)
	(_time 1499234925970 2017.07.05 03:08:45)
	(_source (\./../src/mdado.vhd\))
	(_parameters tan)
	(_code 58580a5b540f0d4e5d5b1e025d5e5c5e595e5c5e0e)
	(_ent
		(_time 1499229523942)
	)
	(_object
		(_port (_int CLK -1 0 6(_ent(_in)(_event))))
		(_port (_int Menable -1 0 6(_ent(_in))))
		(_port (_int rw -1 0 6(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 7(_array -1 ((_dto i 11 i 0)))))
		(_port (_int Addr 0 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1 ((_dto i 31 i 0)))))
		(_port (_int WriteData 1 0 8(_ent(_in))))
		(_port (_int ReadData 1 0 9(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 13(_array -1 ((_dto i 31 i 0)))))
		(_type (_int memoria 0 13(_array 2 ((_to i 0 i 4095)))))
		(_sig (_int mem 3 0 14(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs (_simple)(_trgt(6)(5))(_sens(0)(1)(2)(3))(_mon)(_read(6)(4)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . comportamental 1 -1)
)
V 000055 55 1740          1499234925996 comportamental
(_unit VHDL (maprom_funct 0 5(comportamental 0 13))
	(_version vd0)
	(_time 1499234925997 2017.07.05 03:08:45)
	(_source (\./../src/maprom_funct.vhd\))
	(_parameters tan)
	(_code 77772576712123607425312d727221717170727122)
	(_ent
		(_time 1499229525052)
	)
	(_object
		(_port (_int CLK -1 0 7(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8(_array -1 ((_dto i 5 i 0)))))
		(_port (_int cop 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 9(_array -1 ((_dto i 4 i 0)))))
		(_port (_int Lcop 1 0 9(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 14(_array -1 ((_dto i 4 i 0)))))
		(_type (_int memoria 0 14(_array 2 ((_to i 0 i 63)))))
		(_sig (_int mem 3 0 15(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__17(_arch 0 0 17(_assignment (_trgt(3(0))))))
			(line__18(_arch 1 0 18(_assignment (_trgt(3(8))))))
			(line__19(_arch 2 0 19(_assignment (_trgt(3(32))))))
			(line__20(_arch 3 0 20(_assignment (_trgt(3(33))))))
			(line__21(_arch 4 0 21(_assignment (_trgt(3(34))))))
			(line__22(_arch 5 0 22(_assignment (_trgt(3(36))))))
			(line__23(_arch 6 0 23(_assignment (_trgt(3(37))))))
			(line__24(_arch 7 0 24(_assignment (_trgt(3(42))))))
			(line__25(_arch 8 0 25(_prcs (_trgt(2))(_sens(0)(3)(1))(_dssslsensitivity 1)(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33751810 3)
		(33751555 3)
		(33751554 3)
		(50528770 3)
		(33686274 2)
		(33686274 3)
		(50463490 2)
		(50463490 3)
	)
	(_model . comportamental 9 -1)
)
V 000052 55 4355          1499234926043 Cache_dados
(_unit VHDL (cache_dados 0 29(cache_dados 0 52))
	(_version vd0)
	(_time 1499234926044 2017.07.05 03:08:46)
	(_source (\./../src/cache_dados.vhd\))
	(_parameters tan)
	(_code a6a6a3f1a1f1f1b0fca4b3ffa1a0a2a0a7a0a2a0f0)
	(_ent
		(_time 1499231467169)
	)
	(_object
		(_gen (_int Tacesso -1 0 31 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_port (_int menable -2 0 34(_ent(_in)(_event))))
		(_port (_int OvfI -2 0 35(_ent(_in)(_event))))
		(_port (_int RW -2 0 36(_ent(_in))))
		(_port (_int RW_mem -2 0 37(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 38(_array -2 ((_dto i 15 i 0)))))
		(_port (_int Ender 0 0 38(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 39(_array -2 ((_dto i 31 i 0)))))
		(_port (_int Dados_entrada 1 0 39(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{511~downto~0}~12 0 40(_array -2 ((_dto i 511 i 0)))))
		(_port (_int Dados_mem 2 0 40(_ent(_in))))
		(_port (_int Dados_buffer 2 0 41(_ent(_out))))
		(_port (_int Ender_buffer 0 0 42(_ent(_out))))
		(_port (_int Dados_saida 1 0 43(_ent(_out))))
		(_port (_int Hit -2 0 44(_ent(_out))))
		(_port (_int OvfO -2 0 45(_ent(_out))))
		(_port (_int ReadyMD -2 0 46(_ent(_out))))
		(_port (_int v1 1 0 47(_ent(_out))))
		(_port (_int v2 1 0 47(_ent(_out))))
		(_port (_int v3 1 0 47(_ent(_out))))
		(_port (_int v4 1 0 47(_ent(_out))))
		(_port (_int v5 1 0 47(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 53(_array -2 ((_dto i 31 i 0)))))
		(_type (_int cache 0 53(_array 3 ((_to i 0 i 2047)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 54(_array -2 ((_dto i 2 i 0)))))
		(_type (_int tabela_tag 0 54(_array 5 ((_to i 0 i 127)))))
		(_sig (_int CacheD1 4 0 55(_arch(_uni((_others(_others(i 2))))))))
		(_sig (_int CacheD2 4 0 56(_arch(_uni((_others(_others(i 2))))))))
		(_sig (_int Tag_tab1 6 0 57(_arch(_uni((_others(_others(i 2))))))))
		(_sig (_int Tag_tab2 6 0 58(_arch(_uni((_others(_others(i 2))))))))
		(_type (_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 59(_array -2 ((_dto i 127 i 0)))))
		(_sig (_int Valid_tab1 7 0 59(_arch(_uni((_others(i 2)))))))
		(_sig (_int Valid_tab2 7 0 60(_arch(_uni((_others(i 2)))))))
		(_sig (_int LRU_tab1 7 0 61(_arch(_uni((_others(i 3)))))))
		(_sig (_int LRU_tab2 7 0 62(_arch(_uni((_others(i 2)))))))
		(_sig (_int Dirty1 7 0 63(_arch(_uni((_others(i 2)))))))
		(_sig (_int Dirty2 7 0 64(_arch(_uni((_others(i 2)))))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 65(_array -2 ((_dto i 2 i 0)))))
		(_sig (_int Tag_eq1 8 0 65(_arch(_uni((_others(i 2)))))))
		(_sig (_int Tag_eq2 8 0 66(_arch(_uni((_others(i 2)))))))
		(_sig (_int Hit1 -2 0 67(_arch(_uni((i 2))))))
		(_sig (_int Hit2 -2 0 68(_arch(_uni((i 2))))))
		(_prcs
			(line__73(_arch 0 0 73(_assignment (_trgt(28))(_sens(20)(4(d_12_6)))(_mon))))
			(line__74(_arch 1 0 74(_assignment (_trgt(29))(_sens(21)(4(d_12_6)))(_mon))))
			(line__75(_arch 2 0 75(_assignment (_trgt(30))(_sens(22)(28(2))(28(1))(28(0))(4(d_12_6))(4(15))(4(14))(4(13)))(_mon))))
			(line__76(_arch 3 0 76(_assignment (_trgt(31))(_sens(23)(29(2))(29(1))(29(0))(4(d_12_6))(4(15))(4(14))(4(13)))(_mon))))
			(line__77(_arch 4 0 77(_assignment (_trgt(10))(_sens(30)(31)))))
			(line__78(_arch 5 0 78(_prcs (_simple)(_trgt(18)(19)(20)(21)(22)(23)(24)(25)(26)(27)(7(d_31_0))(7(d_63_32))(7(d_95_64))(7(d_127_96))(7(d_159_128))(7(d_191_160))(7(d_223_192))(7(d_255_224))(7(d_287_256))(7(d_319_288))(7(d_351_320))(7(d_383_352))(7(d_415_384))(7(d_447_416))(7(d_479_448))(7(d_511_480))(8)(9)(11)(12)(13)(14)(15)(16)(17))(_sens(0)(1)(2)(3))(_mon)(_read(18)(19)(20)(21)(22)(23)(24)(25)(26)(27)(30)(31)(4(d_12_2))(4(d_15_13))(4(d_12_6))(5)(6(d_31_0))(6(d_63_32))(6(d_95_64))(6(d_127_96))(6(d_159_128))(6(d_191_160))(6(d_223_192))(6(d_255_224))(6(d_287_256))(6(d_319_288))(6(d_351_320))(6(d_383_352))(6(d_415_384))(6(d_447_416))(6(d_479_448))(6(d_511_480))))))
		)
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (1 STD_LOGIC_VECTOR)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(33686018 514)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
	)
	(_model . Cache_dados 6 -1)
)
V 000051 55 2477          1499234926138 Cache_Inst
(_unit VHDL (cache_inst 0 29(cache_inst 0 45))
	(_version vd0)
	(_time 1499234926139 2017.07.05 03:08:46)
	(_source (\./../src/cache_inst.vhd\))
	(_parameters tan)
	(_code 04040002015353120f56115d03020d025103070300)
	(_ent
		(_time 1499229523361)
	)
	(_object
		(_gen (_int Tacesso -1 0 31 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_port (_int menable -2 0 34(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 35(_array -2 ((_dto i 15 i 0)))))
		(_port (_int Ender 0 0 35(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{511~downto~0}~12 0 36(_array -2 ((_dto i 511 i 0)))))
		(_port (_int Dados_from_mem 1 0 36(_ent(_in))))
		(_port (_int W -2 0 37(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 38(_array -2 ((_dto i 31 i 0)))))
		(_port (_int Dados_cache 2 0 38(_ent(_out))))
		(_port (_int Hit -2 0 39(_ent(_out))))
		(_port (_int ReadyMI -2 0 40(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 46(_array -2 ((_dto i 31 i 0)))))
		(_type (_int cache 0 46(_array 3 ((_to i 0 i 4095)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 47(_array -2 ((_dto i 1 i 0)))))
		(_type (_int tabela_tag 0 47(_array 5 ((_to i 0 i 255)))))
		(_sig (_int CacheI 4 0 49(_arch(_uni((_others(_others(i 2))))))))
		(_sig (_int Tag_tab 6 0 50(_arch(_uni((_others(_others(i 2))))))))
		(_type (_int ~STD_LOGIC_VECTOR{255~downto~0}~13 0 51(_array -2 ((_dto i 255 i 0)))))
		(_sig (_int Valid_tab 7 0 51(_arch(_uni((_others(i 2)))))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~132 0 52(_array -2 ((_dto i 1 i 0)))))
		(_sig (_int Tag_eq 8 0 52(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__55(_arch 0 0 55(_prcs (_simple)(_trgt(4)(5)(6)(7)(8)(9)(10))(_sens(0)(3))(_mon)(_read(1(d_15_14))(1(d_13_2))(1(15))(1(14))(1(d_13_6))(2(d_31_0))(2(d_63_32))(2(d_95_64))(2(d_127_96))(2(d_159_128))(2(d_191_160))(2(d_223_192))(2(d_255_224))(2(d_287_256))(2(d_319_288))(2(d_351_320))(2(d_383_352))(2(d_415_384))(2(d_447_416))(2(d_479_448))(2(d_511_480))(7)(8)(9)(10(1))(10(0))))))
		)
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (1 STD_LOGIC_VECTOR)))
	)
	(_split (7)(8)(9)
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
	)
	(_model . Cache_Inst 1 -1)
)
V 000055 55 1208          1499234926179 comportamental
(_unit VHDL (alu 0 5(comportamental 0 13))
	(_version vd0)
	(_time 1499234926180 2017.07.05 03:08:46)
	(_source (\./../src/alu.vhd\))
	(_parameters tan)
	(_code 333335366365622533637068673532356034363532)
	(_ent
		(_time 1499229524052)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1 ((_dto i 3 i 0)))))
		(_port (_int ALUop 0 0 6(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1 ((_dto i 31 i 0)))))
		(_port (_int a 1 0 7(_ent(_in))))
		(_port (_int b 1 0 8(_ent(_in))))
		(_port (_int zero -1 0 9(_ent(_out))))
		(_port (_int ALUrst 1 0 10(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int saida 2 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs (_simple)(_trgt(3)(4)(5))(_sens(0)(1)(2)(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(514)
	)
	(_model . comportamental 1 -1)
)
V 000055 55 724           1499234926220 comportamental
(_unit VHDL (add_32 0 5(comportamental 0 13))
	(_version vd0)
	(_time 1499234926221 2017.07.05 03:08:46)
	(_source (\./../src/add_32.vhd\))
	(_parameters tan)
	(_code 52525451540502470407410d015453545654565704)
	(_ent
		(_time 1499229524411)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1 ((_dto i 31 i 0)))))
		(_port (_int E1 0 0 7(_ent(_in))))
		(_port (_int E2 0 0 8(_ent(_in))))
		(_port (_int S 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment (_trgt(2))(_sens(0)(1)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . comportamental 1 -1)
)
V 000051 55 7462          1499234926251 estrutural
(_unit VHDL (carimbo_uc 0 4(estrutural 0 28))
	(_version vd0)
	(_time 1499234926252 2017.07.05 03:08:46)
	(_source (\./../src/carimbo_uc.vhd\))
	(_parameters tan)
	(_code 71717570712727677f77352b227727742776747772)
	(_ent
		(_time 1499229524939)
	)
	(_comp
		(MC
			(_object
				(_port (_int CLK -1 0 32(_ent (_in))))
				(_port (_int Estd 3 0 33(_ent (_in))))
				(_port (_int MicroInst 4 0 34(_ent (_out))))
			)
		)
		(MaPROM_cop
			(_object
				(_port (_int CLK -1 0 48(_ent (_in))))
				(_port (_int cop 7 0 49(_ent (_in))))
				(_port (_int Lcop 8 0 50(_ent (_out))))
			)
		)
		(MaPROM_funct
			(_object
				(_port (_int CLK -1 0 40(_ent (_in))))
				(_port (_int cop 5 0 41(_ent (_in))))
				(_port (_int Lcop 6 0 42(_ent (_out))))
			)
		)
		(Mux_4x1_1b
			(_object
				(_port (_int E0 -1 0 56(_ent (_in))))
				(_port (_int E1 -1 0 57(_ent (_in))))
				(_port (_int E2 -1 0 58(_ent (_in))))
				(_port (_int E3 -1 0 59(_ent (_in))))
				(_port (_int sel 9 0 60(_ent (_in))))
				(_port (_int S -1 0 61(_ent (_out))))
			)
		)
		(Mux_2x1_5b
			(_object
				(_port (_int E0 10 0 66(_ent (_in))))
				(_port (_int E1 10 0 66(_ent (_in))))
				(_port (_int sel -1 0 67(_ent (_in))))
				(_port (_int S 10 0 68(_ent (_out))))
			)
		)
		(RE
			(_object
				(_port (_int CLK -1 0 73(_ent (_in))))
				(_port (_int Reset -1 0 74(_ent (_in))))
				(_port (_int D 11 0 75(_ent (_in))))
				(_port (_int S 11 0 76(_ent (_out))))
			)
		)
	)
	(_inst M_C 0 104(_comp MC)
		(_port
			((CLK)(CLK))
			((Estd)(Estd))
			((MicroInst)(MicroInst))
		)
		(_use (_ent . MC)
		)
	)
	(_inst MaPROMcop 0 105(_comp MaPROM_cop)
		(_port
			((CLK)(CLK))
			((cop)(Cop))
			((Lcop)(Lcop))
		)
		(_use (_ent . MaPROM_cop)
		)
	)
	(_inst MaPROMfunct 0 106(_comp MaPROM_funct)
		(_port
			((CLK)(CLK))
			((cop)(Funct))
			((Lcop)(Lfunct))
		)
		(_use (_ent . MaPROM_funct)
		)
	)
	(_inst MuxIn 0 107(_comp Mux_4x1_1b)
		(_port
			((E0)(Start))
			((E1)(Zero))
			((E2)(HitI))
			((E3)(HitD))
			((sel)(Teste))
			((S)(SelVF))
		)
		(_use (_ent . Mux_4x1_1b)
		)
	)
	(_inst MuxMap 0 108(_comp Mux_2x1_5b)
		(_port
			((E0)(Lfunct))
			((E1)(Lcop))
			((sel)(InstType))
			((S)(LInst))
		)
		(_use (_ent . Mux_2x1_5b)
		)
	)
	(_inst MuxVF 0 109(_comp Mux_2x1_5b)
		(_port
			((E0)(Lf))
			((E1)(Lv))
			((sel)(SelVF))
			((S)(Lvf))
		)
		(_use (_ent . Mux_2x1_5b)
		)
	)
	(_inst MuxE 0 110(_comp Mux_2x1_5b)
		(_port
			((E0)(Lvf))
			((E1)(LInst))
			((sel)(Decode))
			((S)(NextEstd))
		)
		(_use (_ent . Mux_2x1_5b)
		)
	)
	(_inst R_E 0 111(_comp RE)
		(_port
			((CLK)(CLK))
			((Reset)(Reset))
			((D)(NextEstd))
			((S)(Estd))
		)
		(_use (_ent . RE)
		)
	)
	(_object
		(_port (_int CLK -1 0 6(_ent(_in))))
		(_port (_int Reset -1 0 7(_ent(_in))))
		(_port (_int HitD -1 0 8(_ent(_in))))
		(_port (_int HitI -1 0 9(_ent(_in))))
		(_port (_int Zero -1 0 10(_ent(_in))))
		(_port (_int Start -1 0 11(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 12(_array -1 ((_dto i 5 i 0)))))
		(_port (_int Funct 0 0 12(_ent(_in))))
		(_port (_int Cop 0 0 13(_ent(_in))))
		(_port (_int rw -1 0 14(_ent(_out))))
		(_port (_int menableD -1 0 15(_ent(_out))))
		(_port (_int menableI -1 0 16(_ent(_out))))
		(_port (_int ce_ri -1 0 17(_ent(_out))))
		(_port (_int ce_pc -1 0 18(_ent(_out))))
		(_port (_int RegWrite -1 0 19(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 20(_array -1 ((_dto i 1 i 0)))))
		(_port (_int RegDest 1 0 20(_ent(_out))))
		(_port (_int ALUSrc -1 0 21(_ent(_out))))
		(_port (_int MemtoReg 1 0 22(_ent(_out))))
		(_port (_int Branch 1 0 23(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 24(_array -1 ((_dto i 3 i 0)))))
		(_port (_int ALUop 2 0 24(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 33(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{29~downto~0}~13 0 34(_array -1 ((_dto i 29 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 41(_array -1 ((_dto i 5 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 42(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~134 0 49(_array -1 ((_dto i 5 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~136 0 50(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 60(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~138 0 66(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 75(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 80(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int NextEstd 12 0 80(_arch(_uni))))
		(_sig (_int Estd 12 0 80(_arch(_uni))))
		(_sig (_int Lv 12 0 80(_arch(_uni))))
		(_sig (_int Lf 12 0 80(_arch(_uni))))
		(_sig (_int Lcop 12 0 80(_arch(_uni))))
		(_sig (_int Lfunct 12 0 80(_arch(_uni))))
		(_sig (_int LInst 12 0 80(_arch(_uni))))
		(_sig (_int Lvf 12 0 80(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{29~downto~0}~1314 0 81(_array -1 ((_dto i 29 i 0)))))
		(_sig (_int MicroInst 13 0 81(_arch(_uni))))
		(_sig (_int SelVF -1 0 82(_arch(_uni))))
		(_sig (_int Decode -1 0 82(_arch(_uni))))
		(_sig (_int InstType -1 0 82(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~1316 0 83(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int Teste 14 0 83(_arch(_uni))))
		(_prcs
			(line__86(_arch 0 0 86(_assignment (_trgt(30))(_sens(7(5))(7(4))(7(3))(7(2))(7(1))(7(0))))))
			(line__87(_arch 1 0 87(_assignment (_alias((menableI)(MicroInst(0))))(_simpleassign BUF)(_trgt(10))(_sens(27(0))))))
			(line__88(_arch 2 0 88(_assignment (_alias((menableD)(MicroInst(1))))(_simpleassign BUF)(_trgt(9))(_sens(27(1))))))
			(line__89(_arch 3 0 89(_assignment (_alias((rw)(MicroInst(2))))(_simpleassign BUF)(_trgt(8))(_sens(27(2))))))
			(line__90(_arch 4 0 90(_assignment (_alias((ce_ri)(MicroInst(3))))(_simpleassign BUF)(_trgt(11))(_sens(27(3))))))
			(line__91(_arch 5 0 91(_assignment (_alias((ce_pc)(MicroInst(4))))(_simpleassign BUF)(_trgt(12))(_sens(27(4))))))
			(line__92(_arch 6 0 92(_assignment (_alias((RegWrite)(MicroInst(5))))(_simpleassign BUF)(_trgt(13))(_sens(27(5))))))
			(line__93(_arch 7 0 93(_assignment (_alias((RegDest)(MicroInst(d_7_6))))(_trgt(14))(_sens(27(d_7_6))))))
			(line__94(_arch 8 0 94(_assignment (_alias((ALUSrc)(MicroInst(8))))(_simpleassign BUF)(_trgt(15))(_sens(27(8))))))
			(line__95(_arch 9 0 95(_assignment (_alias((MemtoReg)(MicroInst(d_10_9))))(_trgt(16))(_sens(27(d_10_9))))))
			(line__96(_arch 10 0 96(_assignment (_alias((Branch)(MicroInst(d_12_11))))(_trgt(17))(_sens(27(d_12_11))))))
			(line__97(_arch 11 0 97(_assignment (_alias((ALUop)(MicroInst(d_16_13))))(_trgt(18))(_sens(27(d_16_13))))))
			(line__99(_arch 12 0 99(_assignment (_alias((Lf)(MicroInst(d_21_17))))(_trgt(22))(_sens(27(d_21_17))))))
			(line__100(_arch 13 0 100(_assignment (_alias((Lv)(MicroInst(d_26_22))))(_trgt(21))(_sens(27(d_26_22))))))
			(line__101(_arch 14 0 101(_assignment (_alias((Teste)(MicroInst(d_28_27))))(_trgt(31))(_sens(27(d_28_27))))))
			(line__102(_arch 15 0 102(_assignment (_alias((Decode)(MicroInst(29))))(_simpleassign BUF)(_trgt(29))(_sens(27(29))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . estrutural 16 -1)
)
V 000051 55 9262          1499234926383 estrutural
(_unit VHDL (fd_estrut 0 4(estrutural 0 35))
	(_version vd0)
	(_time 1499234926384 2017.07.05 03:08:46)
	(_source (\./../src/fd_estrut.vhd\))
	(_parameters tan)
	(_code fefeffaeafaafce8f3feeda5abf9fcf9fbf9faf8f8)
	(_ent
		(_time 1499233020252)
	)
	(_comp
		(ALU
			(_object
				(_port (_int ALUop 6 0 38(_ent (_in))))
				(_port (_int a 7 0 39(_ent (_in))))
				(_port (_int b 7 0 40(_ent (_in))))
				(_port (_int zero -1 0 41(_ent (_out))))
				(_port (_int ALUrst 7 0 42(_ent (_out))))
			)
		)
		(Add_32
			(_object
				(_port (_int E1 8 0 47(_ent (_in))))
				(_port (_int E2 8 0 48(_ent (_in))))
				(_port (_int S 8 0 49(_ent (_out))))
			)
		)
		(Mux_4x1_32b
			(_object
				(_port (_int E1 12 0 71(_ent (_in))))
				(_port (_int E2 12 0 71(_ent (_in))))
				(_port (_int E3 12 0 71(_ent (_in))))
				(_port (_int E4 12 0 71(_ent (_in))))
				(_port (_int sel 13 0 72(_ent (_in))))
				(_port (_int S 12 0 73(_ent (_out))))
			)
		)
		(Mux_2x1_32b
			(_object
				(_port (_int E1 11 0 65(_ent (_in))))
				(_port (_int E2 11 0 65(_ent (_in))))
				(_port (_int sel -1 0 66(_ent (_in))))
				(_port (_int S 11 0 67(_ent (_out))))
			)
		)
		(Mux_4x1_5b
			(_object
				(_port (_int E0 9 0 55(_ent (_in))))
				(_port (_int E1 9 0 56(_ent (_in))))
				(_port (_int E2 9 0 57(_ent (_in))))
				(_port (_int E3 9 0 58(_ent (_in))))
				(_port (_int sel 10 0 59(_ent (_in))))
				(_port (_int S 9 0 60(_ent (_out))))
			)
		)
		(Reg_32
			(_object
				(_port (_int CLK -1 0 78(_ent (_in))))
				(_port (_int ce -1 0 78(_ent (_in))))
				(_port (_int reset -1 0 78(_ent (_in))))
				(_port (_int E 14 0 79(_ent (_in))))
				(_port (_int S 14 0 80(_ent (_out))))
			)
		)
		(Sign_Extend
			(_object
				(_port (_int Entrada 16 0 91(_ent (_in))))
				(_port (_int Saida 17 0 92(_ent (_out))))
			)
		)
		(Shift_Left_2
			(_object
				(_port (_int E 15 0 85(_ent (_in))))
				(_port (_int S 15 0 86(_ent (_out))))
			)
		)
		(RegFile
			(_object
				(_port (_int Reset -1 0 98(_ent (_in))))
				(_port (_int Clk -1 0 99(_ent (_in))))
				(_port (_int RegWrite -1 0 100(_ent (_in))))
				(_port (_int ReadReg1 18 0 101(_ent (_in))))
				(_port (_int ReadReg2 18 0 102(_ent (_in))))
				(_port (_int WriteReg 18 0 103(_ent (_in))))
				(_port (_int WriteData 19 0 104(_ent (_in))))
				(_port (_int ReadData1 19 0 105(_ent (_out))))
				(_port (_int ReadData2 19 0 106(_ent (_out))))
			)
		)
	)
	(_inst ALU1 0 118(_comp ALU)
		(_port
			((ALUop)(ALUop))
			((a)(Reg_1))
			((b)(B))
			((zero)(Zero))
			((ALUrst)(ALU_Rst))
		)
		(_use (_ent . ALU)
		)
	)
	(_inst Add1 0 119(_comp Add_32)
		(_port
			((E1)(Inst_Addr))
			((E2)(_string \"00000000000000000000000000000100"\))
			((S)(PC_Incr))
		)
		(_use (_ent . Add_32)
			(_port
				((E1)(E1))
				((E2)(E2))
				((S)(S))
			)
		)
	)
	(_inst Add2 0 120(_comp Add_32)
		(_port
			((E1)(PC_Incr))
			((E2)(Displacement))
			((S)(PC_Branch))
		)
		(_use (_ent . Add_32)
		)
	)
	(_inst Mux1 0 121(_comp Mux_4x1_32b)
		(_port
			((E1)(PC_Incr))
			((E2)(PC_JMP))
			((E3)(PC_Branch))
			((E4)(Reg_1))
			((sel)(Branch))
			((S)(Nxt_Addr))
		)
		(_use (_ent . Mux_4x1_32b)
		)
	)
	(_inst Mux2 0 122(_comp Mux_2x1_32b)
		(_port
			((E1)(Reg_2))
			((E2)(Imed))
			((sel)(ALUSrc))
			((S)(B))
		)
		(_use (_ent . Mux_2x1_32b)
		)
	)
	(_inst Mux3 0 123(_comp Mux_4x1_32b)
		(_port
			((E1)(ALU_Rst))
			((E2)(MD_Dado))
			((E3)(PC_Incr))
			((E4)(_string \"00000000000000000000000000000000"\))
			((sel)(MemtoReg))
			((S)(Write_Data))
		)
		(_use (_ent . Mux_4x1_32b)
			(_port
				((E1)(E1))
				((E2)(E2))
				((E3)(E3))
				((E4)(E4))
				((sel)(sel))
				((S)(S))
			)
		)
	)
	(_inst Mux4 0 124(_comp Mux_4x1_5b)
		(_port
			((E0)(Inst(d_20_16)))
			((E1)(Inst(d_15_11)))
			((E2)(_string \"00111"\))
			((E3)(_string \"10000"\))
			((sel)(RegDest))
			((S)(Write_Reg))
		)
		(_use (_ent . Mux_4x1_5b)
			(_port
				((E0)(E0))
				((E1)(E1))
				((E2)(E2))
				((E3)(E3))
				((sel)(sel))
				((S)(S))
			)
		)
	)
	(_inst PC 0 125(_comp Reg_32)
		(_port
			((CLK)(clk))
			((ce)(ce_pc))
			((reset)(Reset))
			((E)(Nxt_Addr))
			((S)(Inst_Addr))
		)
		(_use (_ent . Reg_32)
		)
	)
	(_inst RI 0 126(_comp Reg_32)
		(_port
			((CLK)(clk))
			((ce)(ce_ri))
			((reset)(Reset))
			((E)(MI_Dado))
			((S)(Inst))
		)
		(_use (_ent . Reg_32)
		)
	)
	(_inst Sign_Ext 0 127(_comp Sign_Extend)
		(_port
			((Entrada)(Inst(d_15_0)))
			((Saida)(Imed))
		)
		(_use (_ent . Sign_Extend)
		)
	)
	(_inst SL2 0 128(_comp Shift_Left_2)
		(_port
			((E)(Imed))
			((S)(Displacement))
		)
		(_use (_ent . Shift_Left_2)
		)
	)
	(_inst SL2_2 0 129(_comp Shift_Left_2)
		(_port
			((E)(JMP_Addr))
			((S)(PC_JMP))
		)
		(_use (_ent . Shift_Left_2)
		)
	)
	(_inst Reg_File 0 130(_comp RegFile)
		(_port
			((Reset)(Reset))
			((Clk)(clk))
			((RegWrite)(RegWrite))
			((ReadReg1)(Inst(d_25_21)))
			((ReadReg2)(Inst(d_20_16)))
			((WriteReg)(Write_Reg))
			((WriteData)(Write_Data))
			((ReadData1)(Reg_1))
			((ReadData2)(Reg_2))
		)
		(_use (_ent . RegFile)
		)
	)
	(_object
		(_port (_int Reset -1 0 6(_ent(_in))))
		(_port (_int clk -1 0 7(_ent(_in))))
		(_port (_int ce_ri -1 0 8(_ent(_in))))
		(_port (_int ce_pc -1 0 9(_ent(_in))))
		(_port (_int RegWrite -1 0 10(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 11(_array -1 ((_dto i 1 i 0)))))
		(_port (_int RegDest 0 0 11(_ent(_in))))
		(_port (_int ALUSrc -1 0 12(_ent(_in))))
		(_port (_int MemtoReg 0 0 13(_ent(_in))))
		(_port (_int Branch 0 0 14(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15(_array -1 ((_dto i 3 i 0)))))
		(_port (_int ALUop 1 0 15(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 16(_array -1 ((_dto i 31 i 0)))))
		(_port (_int MI_Dado 2 0 16(_ent(_in))))
		(_port (_int MD_Dado 2 0 17(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 19(_array -1 ((_dto i 4 i 0)))))
		(_port (_int Write_Reg 3 0 19(_ent(_buffer))))
		(_port (_int Reg_1 2 0 20(_ent(_buffer))))
		(_port (_int Reg_2 2 0 20(_ent(_buffer))))
		(_port (_int Write_Data 2 0 20(_ent(_buffer))))
		(_port (_int B 2 0 21(_ent(_buffer))))
		(_port (_int ALU_Rst 2 0 21(_ent(_buffer))))
		(_port (_int Inst_Addr 2 0 22(_ent(_buffer))))
		(_port (_int Nxt_Addr 2 0 22(_ent(_buffer))))
		(_port (_int PC_Incr 2 0 22(_ent(_buffer))))
		(_port (_int PC_Branch 2 0 22(_ent(_buffer))))
		(_port (_int PC_JMP 2 0 22(_ent(_buffer))))
		(_port (_int Imed 2 0 23(_ent(_buffer))))
		(_port (_int Displacement 2 0 23(_ent(_buffer))))
		(_port (_int Inst 2 0 24(_ent(_buffer))))
		(_port (_int JMP_Addr 2 0 24(_ent(_buffer))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 26(_array -1 ((_dto i 15 i 0)))))
		(_port (_int MI_ADDR 4 0 26(_ent(_out))))
		(_port (_int MD_ADDR 4 0 27(_ent(_out))))
		(_port (_int MD_WD 2 0 28(_ent(_out))))
		(_port (_int Zero -1 0 29(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 30(_array -1 ((_dto i 5 i 0)))))
		(_port (_int Cop 5 0 30(_ent(_out))))
		(_port (_int Funct 5 0 31(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 38(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 39(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 47(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 55(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 59(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 65(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 71(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~138 0 72(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 79(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 85(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 91(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 92(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1316 0 101(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~1318 0 104(_array -1 ((_dto i 31 i 0)))))
		(_prcs
			(line__114(_arch 0 0 114(_assignment (_alias((Cop)(Inst(d_31_26))))(_trgt(31))(_sens(25(d_31_26))))))
			(line__115(_arch 1 0 115(_assignment (_alias((Funct)(Inst(d_5_0))))(_trgt(32))(_sens(25(d_5_0))))))
			(line__116(_arch 2 0 116(_assignment (_trgt(26))(_sens(18(d_31_28))(25(d_25_0))))))
			(line__132(_arch 3 0 132(_assignment (_alias((MI_ADDR)(Inst_Addr(d_15_0))))(_trgt(27))(_sens(18(d_15_0))))))
			(line__133(_arch 4 0 133(_assignment (_alias((MD_ADDR)(ALU_Rst(d_15_0))))(_trgt(28))(_sens(17(d_15_0))))))
			(line__134(_arch 5 0 134(_assignment (_alias((MD_WD)(Reg_2)))(_trgt(29))(_sens(14)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
	)
	(_model . estrutural 6 -1)
)
V 000050 55 9966          1499234926410 Debugural
(_unit VHDL (fd_debug 0 4(debugural 0 33))
	(_version vd0)
	(_time 1499234926411 2017.07.05 03:08:46)
	(_source (\./../src/fd_debug.vhd\))
	(_parameters tan)
	(_code 1d1d131a4d491f0b101b08474e1a181b1a1b1b1b19)
	(_ent
		(_time 1499229524001)
	)
	(_comp
		(Mdado
			(_object
				(_port (_int CLK -1 0 36(_ent (_in))))
				(_port (_int Menable -1 0 36(_ent (_in))))
				(_port (_int rw -1 0 36(_ent (_in))))
				(_port (_int Addr 5 0 37(_ent (_in))))
				(_port (_int WriteData 6 0 38(_ent (_in))))
				(_port (_int ReadData 6 0 39(_ent (_out))))
			)
		)
		(Minst
			(_object
				(_port (_int ReadAddr 10 0 60(_ent (_in))))
				(_port (_int Inst 11 0 61(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port (_int ALUop 7 0 43(_ent (_in))))
				(_port (_int a 8 0 44(_ent (_in))))
				(_port (_int b 8 0 45(_ent (_in))))
				(_port (_int zero -1 0 46(_ent (_out))))
				(_port (_int ALUrst 8 0 47(_ent (_out))))
			)
		)
		(Add_32
			(_object
				(_port (_int E1 9 0 52(_ent (_in))))
				(_port (_int E2 9 0 53(_ent (_in))))
				(_port (_int S 9 0 54(_ent (_out))))
			)
		)
		(Mux_4x1_32b
			(_object
				(_port (_int E1 15 0 83(_ent (_in))))
				(_port (_int E2 15 0 83(_ent (_in))))
				(_port (_int E3 15 0 83(_ent (_in))))
				(_port (_int E4 15 0 83(_ent (_in))))
				(_port (_int sel 16 0 84(_ent (_in))))
				(_port (_int S 15 0 85(_ent (_out))))
			)
		)
		(Mux_2x1_32b
			(_object
				(_port (_int E1 14 0 77(_ent (_in))))
				(_port (_int E2 14 0 77(_ent (_in))))
				(_port (_int sel -1 0 78(_ent (_in))))
				(_port (_int S 14 0 79(_ent (_out))))
			)
		)
		(Mux_4x1_5b
			(_object
				(_port (_int E0 12 0 67(_ent (_in))))
				(_port (_int E1 12 0 68(_ent (_in))))
				(_port (_int E2 12 0 69(_ent (_in))))
				(_port (_int E3 12 0 70(_ent (_in))))
				(_port (_int sel 13 0 71(_ent (_in))))
				(_port (_int S 12 0 72(_ent (_out))))
			)
		)
		(Reg_32
			(_object
				(_port (_int CLK -1 0 90(_ent (_in))))
				(_port (_int ce -1 0 90(_ent (_in))))
				(_port (_int reset -1 0 90(_ent (_in))))
				(_port (_int E 17 0 91(_ent (_in))))
				(_port (_int S 17 0 92(_ent (_out))))
			)
		)
		(Sign_Extend
			(_object
				(_port (_int Entrada 19 0 103(_ent (_in))))
				(_port (_int Saida 20 0 104(_ent (_out))))
			)
		)
		(Shift_Left_2
			(_object
				(_port (_int E 18 0 97(_ent (_in))))
				(_port (_int S 18 0 98(_ent (_out))))
			)
		)
		(RegFile
			(_object
				(_port (_int Reset -1 0 110(_ent (_in))))
				(_port (_int Clk -1 0 111(_ent (_in))))
				(_port (_int RegWrite -1 0 112(_ent (_in))))
				(_port (_int ReadReg1 21 0 113(_ent (_in))))
				(_port (_int ReadReg2 21 0 114(_ent (_in))))
				(_port (_int WriteReg 21 0 115(_ent (_in))))
				(_port (_int WriteData 22 0 116(_ent (_in))))
				(_port (_int ReadData1 22 0 117(_ent (_out))))
				(_port (_int ReadData2 22 0 118(_ent (_out))))
			)
		)
	)
	(_inst MD 0 130(_comp Mdado)
		(_port
			((CLK)(clk))
			((Menable)(Menable))
			((rw)(rw))
			((Addr)(ALU_Rst(d_11_0)))
			((WriteData)(Reg_2))
			((ReadData)(MD_Out))
		)
		(_use (_ent . Mdado)
		)
	)
	(_inst MI 0 131(_comp Minst)
		(_port
			((ReadAddr)(Inst_Addr(d_13_2)))
			((Inst)(MI_Out))
		)
		(_use (_ent . Minst)
		)
	)
	(_inst ALU1 0 132(_comp ALU)
		(_port
			((ALUop)(ALUop))
			((a)(Reg_1))
			((b)(B))
			((zero)(Zero))
			((ALUrst)(ALU_Rst))
		)
		(_use (_ent . ALU)
		)
	)
	(_inst Add1 0 133(_comp Add_32)
		(_port
			((E1)(Inst_Addr))
			((E2)(_string \"00000000000000000000000000000100"\))
			((S)(PC_Incr))
		)
		(_use (_ent . Add_32)
			(_port
				((E1)(E1))
				((E2)(E2))
				((S)(S))
			)
		)
	)
	(_inst Add2 0 134(_comp Add_32)
		(_port
			((E1)(PC_Incr))
			((E2)(Displacement))
			((S)(PC_Branch))
		)
		(_use (_ent . Add_32)
		)
	)
	(_inst Mux1 0 135(_comp Mux_4x1_32b)
		(_port
			((E1)(PC_Incr))
			((E2)(PC_JMP))
			((E3)(PC_Branch))
			((E4)(Reg_1))
			((sel)(Branch))
			((S)(Nxt_Addr))
		)
		(_use (_ent . Mux_4x1_32b)
		)
	)
	(_inst Mux2 0 136(_comp Mux_2x1_32b)
		(_port
			((E1)(Reg_2))
			((E2)(Imed))
			((sel)(ALUSrc))
			((S)(B))
		)
		(_use (_ent . Mux_2x1_32b)
		)
	)
	(_inst Mux3 0 137(_comp Mux_4x1_32b)
		(_port
			((E1)(ALU_Rst))
			((E2)(MD_Out))
			((E3)(PC_Incr))
			((E4)(_string \"00000000000000000000000000000000"\))
			((sel)(MemtoReg))
			((S)(Write_Data))
		)
		(_use (_ent . Mux_4x1_32b)
			(_port
				((E1)(E1))
				((E2)(E2))
				((E3)(E3))
				((E4)(E4))
				((sel)(sel))
				((S)(S))
			)
		)
	)
	(_inst Mux4 0 138(_comp Mux_4x1_5b)
		(_port
			((E0)(Inst(d_20_16)))
			((E1)(Inst(d_15_11)))
			((E2)(_string \"00111"\))
			((E3)(_string \"10000"\))
			((sel)(RegDest))
			((S)(Write_Reg))
		)
		(_use (_ent . Mux_4x1_5b)
			(_port
				((E0)(E0))
				((E1)(E1))
				((E2)(E2))
				((E3)(E3))
				((sel)(sel))
				((S)(S))
			)
		)
	)
	(_inst PC 0 139(_comp Reg_32)
		(_port
			((CLK)(clk))
			((ce)(ce_pc))
			((reset)(Reset))
			((E)(Nxt_Addr))
			((S)(Inst_Addr))
		)
		(_use (_ent . Reg_32)
		)
	)
	(_inst RI 0 140(_comp Reg_32)
		(_port
			((CLK)(clk))
			((ce)(ce_ri))
			((reset)(Reset))
			((E)(MI_Out))
			((S)(Inst))
		)
		(_use (_ent . Reg_32)
		)
	)
	(_inst Sign_Ext 0 141(_comp Sign_Extend)
		(_port
			((Entrada)(Inst(d_15_0)))
			((Saida)(Imed))
		)
		(_use (_ent . Sign_Extend)
		)
	)
	(_inst SL2 0 142(_comp Shift_Left_2)
		(_port
			((E)(Imed))
			((S)(Displacement))
		)
		(_use (_ent . Shift_Left_2)
		)
	)
	(_inst SL2_2 0 143(_comp Shift_Left_2)
		(_port
			((E)(JMP_Addr))
			((S)(PC_JMP))
		)
		(_use (_ent . Shift_Left_2)
		)
	)
	(_inst Reg_File 0 144(_comp RegFile)
		(_port
			((Reset)(Reset))
			((Clk)(clk))
			((RegWrite)(RegWrite))
			((ReadReg1)(Inst(d_25_21)))
			((ReadReg2)(Inst(d_20_16)))
			((WriteReg)(Write_Reg))
			((WriteData)(Write_Data))
			((ReadData1)(Reg_1))
			((ReadData2)(Reg_2))
		)
		(_use (_ent . RegFile)
		)
	)
	(_object
		(_port (_int Reset -1 0 6(_ent(_in))))
		(_port (_int clk -1 0 7(_ent(_in))))
		(_port (_int menable -1 0 8(_ent(_in))))
		(_port (_int rw -1 0 9(_ent(_in))))
		(_port (_int ce_ri -1 0 10(_ent(_in))))
		(_port (_int ce_pc -1 0 11(_ent(_in))))
		(_port (_int RegWrite -1 0 12(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -1 ((_dto i 1 i 0)))))
		(_port (_int RegDest 0 0 13(_ent(_in))))
		(_port (_int ALUSrc -1 0 14(_ent(_in))))
		(_port (_int MemtoReg 0 0 15(_ent(_in))))
		(_port (_int Branch 0 0 16(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 17(_array -1 ((_dto i 3 i 0)))))
		(_port (_int ALUop 1 0 17(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 19(_array -1 ((_dto i 4 i 0)))))
		(_port (_int Write_Reg 2 0 19(_ent(_buffer))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 20(_array -1 ((_dto i 31 i 0)))))
		(_port (_int Reg_1 3 0 20(_ent(_buffer))))
		(_port (_int Reg_2 3 0 20(_ent(_buffer))))
		(_port (_int Write_Data 3 0 20(_ent(_buffer))))
		(_port (_int B 3 0 21(_ent(_buffer))))
		(_port (_int ALU_Rst 3 0 21(_ent(_buffer))))
		(_port (_int Inst_Addr 3 0 22(_ent(_buffer))))
		(_port (_int Nxt_Addr 3 0 22(_ent(_buffer))))
		(_port (_int PC_Incr 3 0 22(_ent(_buffer))))
		(_port (_int PC_Branch 3 0 22(_ent(_buffer))))
		(_port (_int PC_JMP 3 0 22(_ent(_buffer))))
		(_port (_int Imed 3 0 23(_ent(_buffer))))
		(_port (_int Displacement 3 0 23(_ent(_buffer))))
		(_port (_int MI_Out 3 0 24(_ent(_buffer))))
		(_port (_int Inst 3 0 24(_ent(_buffer))))
		(_port (_int JMP_Addr 3 0 24(_ent(_buffer))))
		(_port (_int MD_Out 3 0 25(_ent(_buffer))))
		(_port (_int Zero -1 0 27(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 28(_array -1 ((_dto i 5 i 0)))))
		(_port (_int Cop 4 0 28(_ent(_out))))
		(_port (_int Funct 4 0 29(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 37(_array -1 ((_dto i 11 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 38(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 43(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 44(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 52(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{11~downto~0}~136 0 60(_array -1 ((_dto i 11 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 61(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 67(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 71(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 77(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 83(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 84(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~1316 0 91(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~1318 0 97(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 103(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 104(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1322 0 113(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~1324 0 116(_array -1 ((_dto i 31 i 0)))))
		(_prcs
			(line__124(_arch 0 0 124(_assignment (_alias((Cop)(Inst(d_31_26))))(_trgt(30))(_sens(26(d_31_26))))))
			(line__125(_arch 1 0 125(_assignment (_alias((Funct)(Inst(d_5_0))))(_trgt(31))(_sens(26(d_5_0))))))
			(line__126(_arch 2 0 126(_assignment (_trgt(27))(_sens(18(d_31_28))(26(d_25_0))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
	)
	(_model . Debugural 3 -1)
)
V 000062 55 7946          1499234926435 UCP_CarimboEstrutural
(_unit VHDL (ucp_carimbo 0 4(ucp_carimboestrutural 0 44))
	(_version vd0)
	(_time 1499234926436 2017.07.05 03:08:46)
	(_source (\./../src/ucp_carimbo.vhd\))
	(_parameters tan)
	(_code 2d2c20297a7b79387c2b3e777d2a2f2b242b792b2f)
	(_ent
		(_time 1499233035011)
	)
	(_comp
		(Carimbo_UC
			(_object
				(_port (_int CLK -1 0 47(_ent (_in))))
				(_port (_int Reset -1 0 48(_ent (_in))))
				(_port (_int HitD -1 0 49(_ent (_in))))
				(_port (_int HitI -1 0 50(_ent (_in))))
				(_port (_int Zero -1 0 51(_ent (_in))))
				(_port (_int Start -1 0 52(_ent (_in))))
				(_port (_int Funct 6 0 53(_ent (_in))))
				(_port (_int Cop 6 0 54(_ent (_in))))
				(_port (_int rw -1 0 55(_ent (_out))))
				(_port (_int menableD -1 0 56(_ent (_out))))
				(_port (_int menableI -1 0 57(_ent (_out))))
				(_port (_int ce_ri -1 0 58(_ent (_out))))
				(_port (_int ce_pc -1 0 59(_ent (_out))))
				(_port (_int RegWrite -1 0 60(_ent (_out))))
				(_port (_int RegDest 7 0 61(_ent (_out))))
				(_port (_int ALUSrc -1 0 62(_ent (_out))))
				(_port (_int MemtoReg 7 0 63(_ent (_out))))
				(_port (_int Branch 7 0 64(_ent (_out))))
				(_port (_int ALUop 8 0 65(_ent (_out))))
			)
		)
		(FD_Estrut
			(_object
				(_port (_int Reset -1 0 71(_ent (_in))))
				(_port (_int clk -1 0 72(_ent (_in))))
				(_port (_int ce_ri -1 0 73(_ent (_in))))
				(_port (_int ce_pc -1 0 74(_ent (_in))))
				(_port (_int RegWrite -1 0 75(_ent (_in))))
				(_port (_int RegDest 9 0 76(_ent (_in))))
				(_port (_int ALUSrc -1 0 77(_ent (_in))))
				(_port (_int MemtoReg 9 0 78(_ent (_in))))
				(_port (_int Branch 9 0 79(_ent (_in))))
				(_port (_int ALUop 10 0 80(_ent (_in))))
				(_port (_int MI_Dado 11 0 81(_ent (_in))))
				(_port (_int MD_Dado 11 0 82(_ent (_in))))
				(_port (_int Write_Reg 12 0 84(_ent (_buffer))))
				(_port (_int Reg_1 11 0 85(_ent (_buffer))))
				(_port (_int Reg_2 11 0 85(_ent (_buffer))))
				(_port (_int Write_Data 11 0 85(_ent (_buffer))))
				(_port (_int B 11 0 86(_ent (_buffer))))
				(_port (_int ALU_Rst 11 0 86(_ent (_buffer))))
				(_port (_int Inst_Addr 11 0 87(_ent (_buffer))))
				(_port (_int Nxt_Addr 11 0 87(_ent (_buffer))))
				(_port (_int PC_Incr 11 0 87(_ent (_buffer))))
				(_port (_int PC_Branch 11 0 87(_ent (_buffer))))
				(_port (_int PC_JMP 11 0 87(_ent (_buffer))))
				(_port (_int Imed 11 0 88(_ent (_buffer))))
				(_port (_int Displacement 11 0 88(_ent (_buffer))))
				(_port (_int Inst 11 0 89(_ent (_buffer))))
				(_port (_int JMP_Addr 11 0 89(_ent (_buffer))))
				(_port (_int MI_ADDR 13 0 91(_ent (_out))))
				(_port (_int MD_ADDR 13 0 92(_ent (_out))))
				(_port (_int MD_WD 11 0 93(_ent (_out))))
				(_port (_int Zero -1 0 94(_ent (_out))))
				(_port (_int Cop 14 0 95(_ent (_out))))
				(_port (_int Funct 14 0 96(_ent (_out))))
			)
		)
	)
	(_inst UC 0 106(_comp Carimbo_UC)
		(_port
			((CLK)(clk))
			((Reset)(reset))
			((HitD)(HitD))
			((HitI)(HitI))
			((Zero)(Zero))
			((Start)(start))
			((Funct)(COPExt))
			((Cop)(COP))
			((rw)(RWM))
			((menableD)(MEND))
			((menableI)(MENI))
			((ce_ri)(ce_ri))
			((ce_pc)(ce_pc))
			((RegWrite)(RegWrite))
			((RegDest)(RegDest))
			((ALUSrc)(ALUSrc))
			((MemtoReg)(MemtoReg))
			((Branch)(Branch))
			((ALUop)(ALUop))
		)
		(_use (_ent . Carimbo_UC)
		)
	)
	(_inst FD 0 107(_comp FD_Estrut)
		(_port
			((Reset)(reset))
			((clk)(clk))
			((ce_ri)(ce_ri))
			((ce_pc)(ce_pc))
			((RegWrite)(RegWrite))
			((RegDest)(RegDest))
			((ALUSrc)(ALUSrc))
			((MemtoReg)(MemtoReg))
			((Branch)(Branch))
			((ALUop)(ALUop))
			((MI_Dado)(MI_Dado))
			((MD_Dado)(MD_Dado))
			((Write_Reg)(Write_Reg))
			((Reg_1)(Reg_1))
			((Reg_2)(Reg_2))
			((Write_Data)(Write_Data))
			((B)(B))
			((ALU_Rst)(ALU_Rst))
			((Inst_Addr)(Inst_Addr))
			((Nxt_Addr)(Nxt_Addr))
			((PC_Incr)(PC_Incr))
			((PC_Branch)(PC_Branch))
			((PC_JMP)(PC_JMP))
			((Imed)(Imed))
			((Displacement)(Displacement))
			((Inst)(Inst))
			((JMP_Addr)(JMP_Addr))
			((MI_ADDR)(MI_ADDR))
			((MD_ADDR)(MD_ADDR))
			((MD_WD)(MD_WD))
			((Zero)(Zero))
			((Cop)(COP))
			((Funct)(COPExt))
		)
		(_use (_ent . FD_Estrut)
		)
	)
	(_object
		(_port (_int reset -1 0 6(_ent(_in))))
		(_port (_int clk -1 0 7(_ent(_in))))
		(_port (_int HitD -1 0 8(_ent(_in))))
		(_port (_int HitI -1 0 9(_ent(_in))))
		(_port (_int start -1 0 10(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 12(_array -1 ((_dto i 31 i 0)))))
		(_port (_int MI_Dado 0 0 12(_ent(_in))))
		(_port (_int MD_Dado 0 0 13(_ent(_in))))
		(_port (_int zero -1 0 15(_ent(_buffer))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 16(_array -1 ((_dto i 5 i 0)))))
		(_port (_int COP 1 0 16(_ent(_buffer))))
		(_port (_int COPExt 1 0 17(_ent(_buffer))))
		(_port (_int ce_ri -1 0 19(_ent(_buffer))))
		(_port (_int ce_pc -1 0 20(_ent(_buffer))))
		(_port (_int RegWrite -1 0 21(_ent(_buffer))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 22(_array -1 ((_dto i 1 i 0)))))
		(_port (_int RegDest 2 0 22(_ent(_buffer))))
		(_port (_int ALUSrc -1 0 23(_ent(_buffer))))
		(_port (_int MemtoReg 2 0 24(_ent(_buffer))))
		(_port (_int Branch 2 0 25(_ent(_buffer))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 26(_array -1 ((_dto i 3 i 0)))))
		(_port (_int ALUop 3 0 26(_ent(_buffer))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 28(_array -1 ((_dto i 4 i 0)))))
		(_port (_int Write_Reg 4 0 28(_ent(_buffer))))
		(_port (_int Reg_1 0 0 29(_ent(_buffer))))
		(_port (_int Reg_2 0 0 29(_ent(_buffer))))
		(_port (_int Write_Data 0 0 29(_ent(_buffer))))
		(_port (_int B 0 0 30(_ent(_buffer))))
		(_port (_int ALU_Rst 0 0 30(_ent(_buffer))))
		(_port (_int Inst_Addr 0 0 31(_ent(_buffer))))
		(_port (_int Nxt_Addr 0 0 31(_ent(_buffer))))
		(_port (_int PC_Incr 0 0 31(_ent(_buffer))))
		(_port (_int PC_Branch 0 0 31(_ent(_buffer))))
		(_port (_int PC_JMP 0 0 31(_ent(_buffer))))
		(_port (_int Imed 0 0 32(_ent(_buffer))))
		(_port (_int Displacement 0 0 32(_ent(_buffer))))
		(_port (_int Inst 0 0 33(_ent(_buffer))))
		(_port (_int JMP_Addr 0 0 33(_ent(_buffer))))
		(_port (_int menableD -1 0 35(_ent(_out))))
		(_port (_int menableI -1 0 36(_ent(_out))))
		(_port (_int rw -1 0 37(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 38(_array -1 ((_dto i 15 i 0)))))
		(_port (_int MI_ADDR 5 0 38(_ent(_out))))
		(_port (_int MD_ADDR 5 0 39(_ent(_out))))
		(_port (_int MD_WD 0 0 40(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 53(_array -1 ((_dto i 5 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 61(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 65(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~132 0 76(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 80(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 81(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 84(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 91(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~136 0 95(_array -1 ((_dto i 5 i 0)))))
		(_sig (_int MEND -1 0 101(_arch(_uni))))
		(_sig (_int MENI -1 0 102(_arch(_uni))))
		(_sig (_int RWM -1 0 103(_arch(_uni))))
		(_prcs
			(line__109(_arch 0 0 109(_assignment (_alias((menableD)(MEND)))(_simpleassign BUF)(_trgt(33))(_sens(39)))))
			(line__110(_arch 1 0 110(_assignment (_alias((menableI)(MENI)))(_simpleassign BUF)(_trgt(34))(_sens(40)))))
			(line__111(_arch 2 0 111(_assignment (_alias((rw)(RWM)))(_simpleassign BUF)(_trgt(35))(_sens(41)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . UCP_CarimboEstrutural 3 -1)
)
V 000057 55 3630          1499234926459 UCPCarimboTBArch
(_unit VHDL (ucpcarimbotb 0 4(ucpcarimbotbarch 0 7))
	(_version vd0)
	(_time 1499234926460 2017.07.05 03:08:46)
	(_source (\./../src/ucp_carimbotb.vhd\))
	(_parameters tan)
	(_code 4c4d414e1c1a185a191f5d171f4a454a184a4e4a1a)
	(_ent
		(_time 1499229524079)
	)
	(_comp
		(UCP_Carimbo
			(_object
				(_port (_int reset -1 0 10(_ent (_in))))
				(_port (_int clk -1 0 11(_ent (_in))))
				(_port (_int HitD -1 0 12(_ent (_in))))
				(_port (_int HitI -1 0 13(_ent (_in))))
				(_port (_int start -1 0 14(_ent (_in))))
				(_port (_int zero -1 0 16(_ent (_buffer))))
				(_port (_int COP 0 0 17(_ent (_buffer))))
				(_port (_int COPExt 0 0 18(_ent (_buffer))))
				(_port (_int menable -1 0 20(_ent (_buffer))))
				(_port (_int rw -1 0 21(_ent (_buffer))))
				(_port (_int ce_ri -1 0 22(_ent (_buffer))))
				(_port (_int ce_pc -1 0 23(_ent (_buffer))))
				(_port (_int RegWrite -1 0 24(_ent (_buffer))))
				(_port (_int RegDest 1 0 25(_ent (_buffer))))
				(_port (_int ALUSrc -1 0 26(_ent (_buffer))))
				(_port (_int MemtoReg 1 0 27(_ent (_buffer))))
				(_port (_int Branch 1 0 28(_ent (_buffer))))
				(_port (_int ALUop 2 0 29(_ent (_buffer))))
			)
		)
	)
	(_inst UCPC 0 55(_comp UCP_Carimbo)
		(_port
			((reset)(reset))
			((clk)(clk))
			((HitD)(HitD))
			((HitI)(HitI))
			((start)(start))
			((zero)(zero))
			((COP)(COP))
			((COPExt)(Funct))
			((menable)(menable))
			((rw)(rw))
			((ce_ri)(ce_ri))
			((ce_pc)(ce_pc))
			((RegWrite)(RegWrite))
			((RegDest)(RegDest))
			((ALUSrc)(ALUSrc))
			((MemtoReg)(MemtoReg))
			((Branch)(Branch))
			((ALUop)(ALUop))
		)
		(_use (_implicit)
			(_port
				((reset)(reset))
				((clk)(clk))
				((HitD)(HitD))
				((HitI)(HitI))
				((start)(start))
				((zero)(zero))
				((COP)(COP))
				((COPExt)(COPExt))
				((menable)(menable))
				((rw)(rw))
				((ce_ri)(ce_ri))
				((ce_pc)(ce_pc))
				((RegWrite)(RegWrite))
				((RegDest)(RegDest))
				((ALUSrc)(ALUSrc))
				((MemtoReg)(MemtoReg))
				((Branch)(Branch))
				((ALUop)(ALUop))
			)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 17(_array -1 ((_dto i 5 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 25(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 29(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int reset -1 0 32(_arch(_uni))))
		(_sig (_int clk -1 0 33(_arch(_uni))))
		(_sig (_int HitD -1 0 34(_arch(_uni))))
		(_sig (_int HitI -1 0 35(_arch(_uni))))
		(_sig (_int zero -1 0 37(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 38(_array -1 ((_dto i 5 i 0)))))
		(_sig (_int COP 3 0 38(_arch(_uni))))
		(_sig (_int Funct 3 0 39(_arch(_uni))))
		(_sig (_int menable -1 0 41(_arch(_uni))))
		(_sig (_int rw -1 0 42(_arch(_uni))))
		(_sig (_int ce_ri -1 0 43(_arch(_uni))))
		(_sig (_int ce_pc -1 0 44(_arch(_uni))))
		(_sig (_int RegWrite -1 0 45(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 46(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int RegDest 4 0 46(_arch(_uni))))
		(_sig (_int ALUSrc -1 0 47(_arch(_uni))))
		(_sig (_int MemtoReg 4 0 48(_arch(_uni))))
		(_sig (_int Branch 4 0 49(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 50(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int ALUop 5 0 50(_arch(_uni))))
		(_sig (_int start -1 0 52(_arch(_uni))))
		(_prcs
			(line__56(_arch 0 0 56(_prcs (_wait_for)(_trgt(0)(1)(2)(3)(17)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . UCPCarimboTBArch 1 -1)
)
V 000055 55 5457          1499234926509 comportamental
(_unit VHDL (fd_tb 0 4(comportamental 0 7))
	(_version vd0)
	(_time 1499234926510 2017.07.05 03:08:46)
	(_source (\./../src/fd_tstb.vhd\))
	(_parameters tan)
	(_code 7b7b757a2d2f796c7f7c7d2e6d212e7e2d7c7f7d797d7d)
	(_ent
		(_time 1499229524311)
	)
	(_comp
		(FD_Debug
			(_object
				(_port (_int Reset -1 0 11(_ent (_in))))
				(_port (_int clk -1 0 12(_ent (_in))))
				(_port (_int menable -1 0 13(_ent (_in))))
				(_port (_int rw -1 0 14(_ent (_in))))
				(_port (_int ce_ri -1 0 15(_ent (_in))))
				(_port (_int ce_pc -1 0 16(_ent (_in))))
				(_port (_int RegWrite -1 0 17(_ent (_in))))
				(_port (_int RegDest 0 0 18(_ent (_in))))
				(_port (_int ALUSrc -1 0 19(_ent (_in))))
				(_port (_int MemtoReg 0 0 20(_ent (_in))))
				(_port (_int Branch 0 0 21(_ent (_in))))
				(_port (_int ALUop 1 0 22(_ent (_in))))
				(_port (_int Write_Reg 2 0 24(_ent (_buffer))))
				(_port (_int Reg_1 3 0 25(_ent (_buffer))))
				(_port (_int Reg_2 3 0 25(_ent (_buffer))))
				(_port (_int Write_Data 3 0 25(_ent (_buffer))))
				(_port (_int B 3 0 26(_ent (_buffer))))
				(_port (_int ALU_Rst 3 0 26(_ent (_buffer))))
				(_port (_int Inst_Addr 3 0 27(_ent (_buffer))))
				(_port (_int Nxt_Addr 3 0 27(_ent (_buffer))))
				(_port (_int PC_Incr 3 0 27(_ent (_buffer))))
				(_port (_int PC_Branch 3 0 27(_ent (_buffer))))
				(_port (_int PC_JMP 3 0 27(_ent (_buffer))))
				(_port (_int Imed 3 0 28(_ent (_buffer))))
				(_port (_int Displacement 3 0 28(_ent (_buffer))))
				(_port (_int MI_Out 3 0 29(_ent (_buffer))))
				(_port (_int Inst 3 0 29(_ent (_buffer))))
				(_port (_int JMP_Addr 3 0 29(_ent (_buffer))))
				(_port (_int MD_Out 3 0 30(_ent (_buffer))))
				(_port (_int Zero -1 0 32(_ent (_out))))
				(_port (_int Cop 4 0 33(_ent (_out))))
				(_port (_int Funct 4 0 34(_ent (_out))))
			)
		)
	)
	(_inst M1 0 64(_comp FD_Debug)
		(_port
			((Reset)(Reset))
			((clk)(clk))
			((menable)(menable))
			((rw)(rw))
			((ce_ri)(ce_ri))
			((ce_pc)(ce_pc))
			((RegWrite)(RegWrite))
			((RegDest)(RegDest))
			((ALUSrc)(ALUSrc))
			((MemtoReg)(MemtoReg))
			((Branch)(Branch))
			((ALUop)(ALUop))
			((Write_Reg)(Write_Reg))
			((Reg_1)(Reg_1))
			((Reg_2)(Reg_2))
			((Write_Data)(Write_Data))
			((B)(B))
			((ALU_Rst)(ALU_Rst))
			((Inst_Addr)(Inst_Addr))
			((Nxt_Addr)(Nxt_Addr))
			((PC_Incr)(PC_Incr))
			((PC_Branch)(PC_Branch))
			((PC_JMP)(PC_JMP))
			((Imed)(Imed))
			((Displacement)(Displacement))
			((MI_Out)(MI_Out))
			((Inst)(Inst))
			((JMP_Addr)(JMP_Addr))
			((MD_Out)(MD_Out))
			((Zero)(Zero))
			((Cop)(Cop))
			((Funct)(Funct))
		)
		(_use (_ent . FD_Debug)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 18(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 22(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 24(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 25(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 33(_array -1 ((_dto i 5 i 0)))))
		(_sig (_int Reset -1 0 38(_arch(_uni((i 2))))))
		(_sig (_int clk -1 0 39(_arch(_uni((i 2))))))
		(_sig (_int menable -1 0 40(_arch(_uni((i 2))))))
		(_sig (_int rw -1 0 41(_arch(_uni((i 2))))))
		(_sig (_int ce_ri -1 0 42(_arch(_uni((i 2))))))
		(_sig (_int ce_pc -1 0 43(_arch(_uni((i 2))))))
		(_sig (_int RegWrite -1 0 44(_arch(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~132 0 45(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int RegDest 5 0 45(_arch(_uni(_string \"00"\)))))
		(_sig (_int ALUSrc -1 0 46(_arch(_uni((i 2))))))
		(_sig (_int MemtoReg 5 0 47(_arch(_uni((_others(i 2)))))))
		(_sig (_int Branch 5 0 48(_arch(_uni((_others(i 2)))))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 49(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int ALUop 6 0 49(_arch(_uni((_others(i 2)))))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~136 0 51(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int Write_Reg 7 0 51(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 52(_array -1 ((_dto i 31 i 0)))))
		(_sig (_int Reg_1 8 0 52(_arch(_uni))))
		(_sig (_int Reg_2 8 0 52(_arch(_uni))))
		(_sig (_int Write_Data 8 0 52(_arch(_uni))))
		(_sig (_int B 8 0 53(_arch(_uni))))
		(_sig (_int ALU_Rst 8 0 53(_arch(_uni))))
		(_sig (_int Inst_Addr 8 0 54(_arch(_uni))))
		(_sig (_int Nxt_Addr 8 0 54(_arch(_uni))))
		(_sig (_int PC_Incr 8 0 54(_arch(_uni))))
		(_sig (_int PC_Branch 8 0 54(_arch(_uni))))
		(_sig (_int PC_JMP 8 0 54(_arch(_uni))))
		(_sig (_int Imed 8 0 55(_arch(_uni))))
		(_sig (_int Displacement 8 0 55(_arch(_uni))))
		(_sig (_int MI_Out 8 0 56(_arch(_uni))))
		(_sig (_int Inst 8 0 56(_arch(_uni))))
		(_sig (_int JMP_Addr 8 0 56(_arch(_uni))))
		(_sig (_int MD_Out 8 0 57(_arch(_uni))))
		(_sig (_int Zero -1 0 59(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~1310 0 60(_array -1 ((_dto i 5 i 0)))))
		(_sig (_int Cop 9 0 60(_arch(_uni))))
		(_sig (_int Funct 9 0 61(_arch(_uni))))
		(_prcs
			(line__65(_arch 0 0 65(_prcs (_wait_for)(_trgt(0)(1)(2)(3)(4)(5)(6)(7)(8)(9)(10)(11)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_static
		(770)
		(514)
		(33686274)
		(33686018)
		(50463490)
		(50463234)
		(515)
		(771)
	)
	(_model . comportamental 1 -1)
)
V 000051 55 10450         1499234926546 estrutural
(_unit VHDL (hierarq_estrut 0 4(estrutural 0 21))
	(_version vd0)
	(_time 1499234926547 2017.07.05 03:08:46)
	(_source (\./../src/hierarq_mem.vhd\))
	(_parameters tan)
	(_code 9a9a9a95c2cdcb8dc99d8bc1c99d9b9fcc9c9f9d99)
	(_ent
		(_time 1499231550388)
	)
	(_comp
		(Cache_Inst
			(_object
				(_gen (_int Tacesso -2 0 49(_ent((ns 4617315517961601024)))))
				(_port (_int menable -1 0 52(_ent (_in))))
				(_port (_int Ender 6 0 53(_ent (_in))))
				(_port (_int Dados_from_mem 7 0 54(_ent (_in))))
				(_port (_int W -1 0 55(_ent (_in))))
				(_port (_int Dados_cache 8 0 56(_ent (_out))))
				(_port (_int Hit -1 0 57(_ent (_out))))
				(_port (_int ReadyMI -1 0 58(_ent (_out))))
			)
		)
		(UC_CACHEI
			(_object
				(_port (_int CLK -1 0 83(_ent (_in))))
				(_port (_int HitI -1 0 84(_ent (_in))))
				(_port (_int MenableProc -1 0 85(_ent (_in))))
				(_port (_int ReadyMI -1 0 86(_ent (_in))))
				(_port (_int ReadyMEM -1 0 87(_ent (_in))))
				(_port (_int MenableI -1 0 88(_ent (_out))))
				(_port (_int RWI -1 0 89(_ent (_out))))
				(_port (_int MenableMem -1 0 90(_ent (_out))))
				(_port (_int ReadyIProc -1 0 91(_ent (_out))))
			)
		)
		(Cache_dados
			(_object
				(_gen (_int Tacesso -2 0 27(_ent((ns 4617315517961601024)))))
				(_port (_int menable -1 0 30(_ent (_in))))
				(_port (_int OvfI -1 0 31(_ent (_in))))
				(_port (_int RW -1 0 32(_ent (_in))))
				(_port (_int RW_mem -1 0 33(_ent (_in))))
				(_port (_int Ender 3 0 34(_ent (_in))))
				(_port (_int Dados_entrada 4 0 35(_ent (_in))))
				(_port (_int Dados_mem 5 0 36(_ent (_in))))
				(_port (_int Dados_buffer 5 0 37(_ent (_out))))
				(_port (_int Ender_buffer 3 0 38(_ent (_out))))
				(_port (_int Dados_saida 4 0 39(_ent (_out))))
				(_port (_int Hit -1 0 40(_ent (_out))))
				(_port (_int OvfO -1 0 41(_ent (_out))))
				(_port (_int ReadyMD -1 0 42(_ent (_out))))
				(_port (_int v1 4 0 43(_ent (_out))))
				(_port (_int v2 4 0 43(_ent (_out))))
				(_port (_int v3 4 0 43(_ent (_out))))
				(_port (_int v4 4 0 43(_ent (_out))))
				(_port (_int v5 4 0 43(_ent (_out))))
			)
		)
		(UC_CACHED
			(_object
				(_port (_int CLK -1 0 97(_ent (_in))))
				(_port (_int HitD -1 0 98(_ent (_in))))
				(_port (_int RWDP -1 0 99(_ent (_in))))
				(_port (_int MenableDProc -1 0 100(_ent (_in))))
				(_port (_int ReadyMD -1 0 101(_ent (_in))))
				(_port (_int OvfO -1 0 102(_ent (_in))))
				(_port (_int ReadyMEM -1 0 103(_ent (_in))))
				(_port (_int RWD -1 0 104(_ent (_out))))
				(_port (_int MenableD -1 0 105(_ent (_out))))
				(_port (_int ReadyDProc -1 0 106(_ent (_out))))
				(_port (_int RWDM -1 0 107(_ent (_out))))
				(_port (_int RWM -1 0 108(_ent (_out))))
				(_port (_int OvfI -1 0 109(_ent (_out))))
				(_port (_int MenableMEM -1 0 110(_ent (_out))))
			)
		)
		(Mp
			(_object
				(_gen (_int BE -3 0 64(_ent((i 16)))))
				(_gen (_int BP -3 0 65(_ent((i 32)))))
				(_gen (_int Tz -2 0 66(_ent((ns 4609434218613702656)))))
				(_gen (_int Twrite -2 0 67(_ent((ns 4636737291354636288)))))
				(_gen (_int Tsetup -2 0 68(_ent((ns 4607182418800017408)))))
				(_gen (_int Tread -2 0 69(_ent((ns 4636737291354636288)))))
				(_port (_int enable -1 0 72(_ent (_in))))
				(_port (_int rw -1 0 73(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~13 0 74(_array -1 ((_dto c 2 i 0)))))
				(_port (_int ender 16 0 74(_ent (_in))))
				(_port (_int dado 9 0 75(_ent (_in))))
				(_port (_int pronto -1 0 76(_ent (_out))))
				(_port (_int dadoOut 9 0 77(_ent (_out))))
			)
		)
		(UC_MP
			(_object
				(_port (_int CLK -1 0 116(_ent (_in))))
				(_port (_int MenableD -1 0 117(_ent (_in))))
				(_port (_int MenableI -1 0 118(_ent (_in))))
				(_port (_int OvfO -1 0 119(_ent (_in))))
				(_port (_int Sel 10 0 120(_ent (_out))))
			)
		)
		(Mux_2x1_1b
			(_object
				(_port (_int E0 -1 0 136(_ent (_in))))
				(_port (_int E1 -1 0 136(_ent (_in))))
				(_port (_int sel -1 0 137(_ent (_in))))
				(_port (_int S -1 0 138(_ent (_out))))
			)
		)
		(Mux_4x1_16b
			(_object
				(_port (_int E0 11 0 126(_ent (_in))))
				(_port (_int E1 11 0 127(_ent (_in))))
				(_port (_int E2 11 0 128(_ent (_in))))
				(_port (_int E3 11 0 129(_ent (_in))))
				(_port (_int sel 12 0 130(_ent (_in))))
				(_port (_int S 11 0 131(_ent (_out))))
			)
		)
	)
	(_inst CI 0 152(_comp Cache_Inst)
		(_port
			((menable)(MeI))
			((Ender)(EnderI))
			((Dados_from_mem)(DadosMem))
			((W)(RWI))
			((Dados_cache)(DadosOutI))
			((Hit)(HitI))
			((ReadyMI)(RdCI))
		)
		(_use (_ent . Cache_Inst)
		)
	)
	(_inst UCI 0 153(_comp UC_CACHEI)
		(_port
			((CLK)(CLK))
			((HitI)(HitI))
			((MenableProc)(MenablePI))
			((ReadyMI)(RdCI))
			((ReadyMEM)(RdM))
			((MenableI)(MeI))
			((RWI)(RWI))
			((MenableMem)(MeMI))
			((ReadyIProc)(ReadyI))
		)
		(_use (_ent . UC_CACHEI)
		)
	)
	(_inst CD 0 154(_comp Cache_dados)
		(_port
			((menable)(MeD))
			((OvfI)(OvfI))
			((RW)(RWD))
			((RW_mem)(RWD_M))
			((Ender)(EnderD))
			((Dados_entrada)(DadosInD))
			((Dados_mem)(DadosMem))
			((Dados_buffer)(DadosBuffer))
			((Ender_buffer)(EnderBuffer))
			((Dados_saida)(DadosOutD))
			((Hit)(HitD))
			((OvfO)(OvfO))
			((ReadyMD)(RdCD))
			((v1)(v1))
			((v2)(v2))
			((v3)(v3))
			((v4)(v4))
			((v5)(v5))
		)
		(_use (_ent . Cache_dados)
		)
	)
	(_inst UCD 0 155(_comp UC_CACHED)
		(_port
			((CLK)(CLK))
			((HitD)(HitD))
			((RWDP)(RWDP))
			((MenableDProc)(MenablePD))
			((ReadyMD)(RdCD))
			((OvfO)(OvfO))
			((ReadyMEM)(RdM))
			((RWD)(RWD))
			((MenableD)(MeD))
			((ReadyDProc)(ReadyD))
			((RWDM)(RWD_M))
			((RWM)(RWM))
			((OvfI)(OvfI))
			((MenableMEM)(MeMD))
		)
		(_use (_ent . UC_CACHED)
		)
	)
	(_inst M_p 0 156(_comp Mp)
		(_port
			((enable)(MeM))
			((rw)(RWM))
			((ender)(EnderM))
			((dado)(DadosBuffer))
			((pronto)(RdM))
			((dadoOut)(DadosMem))
		)
		(_use (_ent . Mp)
			(_port
				((enable)(enable))
				((rw)(rw))
				((ender)(ender))
				((dado)(dado))
				((pronto)(pronto))
				((dadoOut)(dadoOut))
			)
		)
	)
	(_inst UCMP 0 157(_comp UC_MP)
		(_port
			((CLK)(CLK))
			((MenableD)(MeMD))
			((MenableI)(MeMI))
			((OvfO)(OvfO))
			((Sel)(Sel))
		)
		(_use (_ent . UC_MP)
		)
	)
	(_inst MuxMe 0 159(_comp Mux_2x1_1b)
		(_port
			((E0)(MeMI))
			((E1)(MeMD))
			((sel)(Sel(0)))
			((S)(MeM))
		)
		(_use (_ent . Mux_2x1_1b)
		)
	)
	(_inst MuxEnd 0 160(_comp Mux_4x1_16b)
		(_port
			((E0)(EnderMI))
			((E1)(EnderMD))
			((E2)(_string \"0000000000000000"\))
			((E3)(EnderBuffer))
			((sel)(Sel))
			((S)(EnderM))
		)
		(_use (_ent . Mux_4x1_16b)
			(_port
				((E0)(E0))
				((E1)(E1))
				((E2)(E2))
				((E3)(E3))
				((sel)(sel))
				((S)(S))
			)
		)
	)
	(_object
		(_port (_int CLK -1 0 6(_ent(_in))))
		(_port (_int RWDP -1 0 7(_ent(_in))))
		(_port (_int MenablePD -1 0 8(_ent(_in))))
		(_port (_int MenablePI -1 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1 ((_dto i 15 i 0)))))
		(_port (_int EnderD 0 0 10(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 11(_array -1 ((_dto i 31 i 0)))))
		(_port (_int DadosInD 1 0 11(_ent(_in))))
		(_port (_int EnderI 0 0 12(_ent(_in))))
		(_port (_int ReadyD -1 0 13(_ent(_out))))
		(_port (_int ReadyI -1 0 14(_ent(_out))))
		(_port (_int DadosOutD 1 0 15(_ent(_out))))
		(_port (_int DadosOutI 1 0 16(_ent(_out))))
		(_port (_int v1 1 0 17(_ent(_out))))
		(_port (_int v2 1 0 17(_ent(_out))))
		(_port (_int v3 1 0 17(_ent(_out))))
		(_port (_int v4 1 0 17(_ent(_out))))
		(_port (_int v5 1 0 17(_ent(_out))))
		(_type (_int STATE 0 23(_enum1 i missd rhitd whitd rdd mprdyd ibuff rhitdbuff whitdbuff rddbuff (_to i 0 i 9))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 34(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 35(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{511~downto~0}~13 0 36(_array -1 ((_dto i 511 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 53(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{511~downto~0}~134 0 54(_array -1 ((_dto i 511 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 56(_array -1 ((_dto i 31 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{511~downto~0}~138 0 75(_array -1 ((_dto i 511 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 120(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 126(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 130(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int MeI -1 0 141(_arch(_uni))))
		(_sig (_int RWI -1 0 141(_arch(_uni))))
		(_sig (_int HitI -1 0 141(_arch(_uni))))
		(_sig (_int RdCI -1 0 141(_arch(_uni))))
		(_sig (_int MeD -1 0 142(_arch(_uni))))
		(_sig (_int OvfI -1 0 142(_arch(_uni))))
		(_sig (_int RWD -1 0 142(_arch(_uni))))
		(_sig (_int RWD_M -1 0 142(_arch(_uni))))
		(_sig (_int HitD -1 0 142(_arch(_uni))))
		(_sig (_int OvfO -1 0 142(_arch(_uni))))
		(_sig (_int RdCD -1 0 142(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 143(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int EnderBuffer 13 0 143(_arch(_uni))))
		(_sig (_int EnderM 13 0 143(_arch(_uni))))
		(_sig (_int EnderMI 13 0 143(_arch(_uni))))
		(_sig (_int EnderMD 13 0 143(_arch(_uni))))
		(_sig (_int MeM -1 0 144(_arch(_uni))))
		(_sig (_int MeMI -1 0 144(_arch(_uni))))
		(_sig (_int MeMD -1 0 144(_arch(_uni))))
		(_sig (_int RWM -1 0 144(_arch(_uni))))
		(_sig (_int RdM -1 0 144(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{511~downto~0}~1316 0 145(_array -1 ((_dto i 511 i 0)))))
		(_sig (_int DadosMem 14 0 145(_arch(_uni))))
		(_sig (_int DadosBuffer 14 0 145(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~1318 0 146(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int Sel 15 0 146(_arch(_uni))))
		(_prcs
			(line__149(_arch 0 0 149(_assignment (_trgt(29))(_sens(6(d_15_6))))))
			(line__150(_arch 1 0 150(_assignment (_trgt(30))(_sens(4(d_15_6))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.TIME (1 TIME)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 514)
	)
	(_model . estrutural 3 -1)
)
V 000051 55 3952          1499234926590 estrutural
(_unit VHDL (carimbo_tb 0 4(estrutural 0 7))
	(_version vd0)
	(_time 1499234926591 2017.07.05 03:08:46)
	(_source (\./../src/carimbo_tb.vhd\))
	(_parameters tan)
	(_code c9c9c29cc19f9fdfc0cec9cddb93cecc9fcecdcfcbcfca)
	(_ent
		(_time 1499229524968)
	)
	(_comp
		(Carimbo_UC
			(_object
				(_port (_int CLK -1 0 11(_ent (_in))))
				(_port (_int Reset -1 0 12(_ent (_in))))
				(_port (_int HitD -1 0 13(_ent (_in))))
				(_port (_int HitI -1 0 14(_ent (_in))))
				(_port (_int Zero -1 0 15(_ent (_in))))
				(_port (_int Start -1 0 16(_ent (_in))))
				(_port (_int Funct 0 0 17(_ent (_in))))
				(_port (_int Cop 0 0 18(_ent (_in))))
				(_port (_int rw -1 0 19(_ent (_out))))
				(_port (_int menable -1 0 20(_ent (_out))))
				(_port (_int ce_ri -1 0 21(_ent (_out))))
				(_port (_int ce_pc -1 0 22(_ent (_out))))
				(_port (_int RegWrite -1 0 23(_ent (_out))))
				(_port (_int RegDest 1 0 24(_ent (_out))))
				(_port (_int ALUSrc -1 0 25(_ent (_out))))
				(_port (_int MemtoReg 1 0 26(_ent (_out))))
				(_port (_int Branch 1 0 27(_ent (_out))))
				(_port (_int ALUop 2 0 28(_ent (_out))))
			)
		)
	)
	(_inst M1 0 52(_comp Carimbo_UC)
		(_port
			((CLK)(CLK))
			((Reset)(Reset))
			((HitD)(HitD))
			((HitI)(HitI))
			((Zero)(Zero))
			((Start)(Start))
			((Funct)(Funct))
			((Cop)(Cop))
			((rw)(rw))
			((menable)(menable))
			((ce_ri)(ce_ri))
			((ce_pc)(ce_pc))
			((RegWrite)(RegWrite))
			((RegDest)(RegDest))
			((ALUSrc)(ALUSrc))
			((MemtoReg)(MemtoReg))
			((Branch)(Branch))
			((ALUop)(ALUop))
		)
		(_use (_implicit)
			(_port
				((CLK)(CLK))
				((Reset)(Reset))
				((HitD)(HitD))
				((HitI)(HitI))
				((Zero)(Zero))
				((Start)(Start))
				((Funct)(Funct))
				((Cop)(Cop))
				((rw)(rw))
				((menable)(menable))
				((ce_ri)(ce_ri))
				((ce_pc)(ce_pc))
				((RegWrite)(RegWrite))
				((RegDest)(RegDest))
				((ALUSrc)(ALUSrc))
				((MemtoReg)(MemtoReg))
				((Branch)(Branch))
				((ALUop)(ALUop))
			)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 17(_array -1 ((_dto i 5 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 24(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 28(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int CLK -1 0 32(_arch(_uni((i 2))))))
		(_sig (_int Reset -1 0 33(_arch(_uni((i 2))))))
		(_sig (_int HitD -1 0 34(_arch(_uni((i 2))))))
		(_sig (_int HitI -1 0 35(_arch(_uni((i 2))))))
		(_sig (_int Zero -1 0 36(_arch(_uni((i 2))))))
		(_sig (_int Start -1 0 37(_arch(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 38(_array -1 ((_dto i 5 i 0)))))
		(_sig (_int Funct 3 0 38(_arch(_uni((_others(i 2)))))))
		(_sig (_int Cop 3 0 39(_arch(_uni((_others(i 2)))))))
		(_sig (_int rw -1 0 40(_arch(_uni))))
		(_sig (_int menable -1 0 41(_arch(_uni))))
		(_sig (_int ce_ri -1 0 42(_arch(_uni))))
		(_sig (_int ce_pc -1 0 43(_arch(_uni))))
		(_sig (_int RegWrite -1 0 44(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 45(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int RegDest 4 0 45(_arch(_uni))))
		(_sig (_int ALUSrc -1 0 46(_arch(_uni))))
		(_sig (_int MemtoReg 4 0 47(_arch(_uni))))
		(_sig (_int Branch 4 0 48(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 49(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int ALUop 5 0 49(_arch(_uni))))
		(_prcs
			(line__53(_arch 0 0 53(_prcs (_wait_for)(_trgt(0)(1)(2)(3)(4)(5)(6)(7)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 514)
		(33751554 514)
		(33686019 514)
		(33686019 770)
		(33686019 515)
		(50463235 514)
		(50463235 770)
		(33751555 515)
		(33686018 515)
		(33686018 771)
		(50463234 514)
		(50463234 770)
		(33751554 515)
		(33686019 771)
		(33751555 771)
		(50529027 771)
	)
	(_model . estrutural 1 -1)
)
V 000055 55 968           1499234926629 comportamental
(_unit VHDL (mux_4x1_5b 0 4(comportamental 0 15))
	(_version vd0)
	(_time 1499234926630 2017.07.05 03:08:46)
	(_source (\./../src/mux_4x1_5b.vhd\))
	(_parameters tan)
	(_code f8f8a4a9f5aea4edafaaeca3a1fbf9fdaefbfdfefa)
	(_ent
		(_time 1499229866909)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1 ((_dto i 4 i 0)))))
		(_port (_int E0 0 0 6(_ent(_in))))
		(_port (_int E1 0 0 7(_ent(_in))))
		(_port (_int E2 0 0 8(_ent(_in))))
		(_port (_int E3 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1 ((_dto i 1 i 0)))))
		(_port (_int sel 1 0 10(_ent(_in))))
		(_port (_int S 0 0 11(_ent(_out))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs (_simple)(_trgt(5))(_sens(0)(1)(2)(3)(4)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . comportamental 1 -1)
)
