{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1699329706123 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1699329706130 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 06 22:01:45 2023 " "Processing started: Mon Nov 06 22:01:45 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1699329706130 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699329706130 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU " "Command: quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699329706130 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1699329707269 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1699329707270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4input4bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux4input4bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux4Input4Bit-implementation " "Found design unit 1: mux4Input4Bit-implementation" {  } { { "Mux4Input4Bit.vhd" "" { Text "C:/Users/letya/Documents/Classes/230/projects/lab9/task2/Mux4Input4Bit.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699329722371 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux4Input4Bit " "Found entity 1: Mux4Input4Bit" {  } { { "Mux4Input4Bit.vhd" "" { Text "C:/Users/letya/Documents/Classes/230/projects/lab9/task2/Mux4Input4Bit.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699329722371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699329722371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2input4bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2input4bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2Input4Bit-implementation " "Found design unit 1: mux2Input4Bit-implementation" {  } { { "Mux2Input4Bit.vhd" "" { Text "C:/Users/letya/Documents/Classes/230/projects/lab9/task2/Mux2Input4Bit.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699329722371 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux2Input4Bit " "Found entity 1: Mux2Input4Bit" {  } { { "Mux2Input4Bit.vhd" "" { Text "C:/Users/letya/Documents/Classes/230/projects/lab9/task2/Mux2Input4Bit.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699329722371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699329722371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder1bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adder1bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Adder1Bit-implementation " "Found design unit 1: Adder1Bit-implementation" {  } { { "Adder1Bit.vhd" "" { Text "C:/Users/letya/Documents/Classes/230/projects/lab9/task2/Adder1Bit.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699329722387 ""} { "Info" "ISGN_ENTITY_NAME" "1 Adder1Bit " "Found entity 1: Adder1Bit" {  } { { "Adder1Bit.vhd" "" { Text "C:/Users/letya/Documents/Classes/230/projects/lab9/task2/Adder1Bit.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699329722387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699329722387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder4bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adder4bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Adder4bit-implementation " "Found design unit 1: Adder4bit-implementation" {  } { { "Adder4bit.vhd" "" { Text "C:/Users/letya/Documents/Classes/230/projects/lab9/task2/Adder4bit.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699329722391 ""} { "Info" "ISGN_ENTITY_NAME" "1 Adder4Bit " "Found entity 1: Adder4Bit" {  } { { "Adder4bit.vhd" "" { Text "C:/Users/letya/Documents/Classes/230/projects/lab9/task2/Adder4bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699329722391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699329722391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-implementation " "Found design unit 1: ALU-implementation" {  } { { "ALU.vhd" "" { Text "C:/Users/letya/Documents/Classes/230/projects/lab9/task2/ALU.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699329722391 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.vhd" "" { Text "C:/Users/letya/Documents/Classes/230/projects/lab9/task2/ALU.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699329722391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699329722391 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ALU " "Elaborating entity \"ALU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1699329722438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux2Input4Bit Mux2Input4Bit:muxA " "Elaborating entity \"Mux2Input4Bit\" for hierarchy \"Mux2Input4Bit:muxA\"" {  } { { "ALU.vhd" "muxA" { Text "C:/Users/letya/Documents/Classes/230/projects/lab9/task2/ALU.vhd" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699329722512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder4Bit Adder4Bit:ADD " "Elaborating entity \"Adder4Bit\" for hierarchy \"Adder4Bit:ADD\"" {  } { { "ALU.vhd" "ADD" { Text "C:/Users/letya/Documents/Classes/230/projects/lab9/task2/ALU.vhd" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699329722520 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder1Bit Adder4Bit:ADD\|Adder1Bit:adder0 " "Elaborating entity \"Adder1Bit\" for hierarchy \"Adder4Bit:ADD\|Adder1Bit:adder0\"" {  } { { "Adder4bit.vhd" "adder0" { Text "C:/Users/letya/Documents/Classes/230/projects/lab9/task2/Adder4bit.vhd" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699329722522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux4Input4Bit Mux4Input4Bit:MUX4IN " "Elaborating entity \"Mux4Input4Bit\" for hierarchy \"Mux4Input4Bit:MUX4IN\"" {  } { { "ALU.vhd" "MUX4IN" { Text "C:/Users/letya/Documents/Classes/230/projects/lab9/task2/ALU.vhd" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699329722533 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1699329723244 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1699329724032 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699329724032 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "50 " "Implemented 50 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1699329724095 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1699329724095 ""} { "Info" "ICUT_CUT_TM_LCELLS" "29 " "Implemented 29 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1699329724095 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1699329724095 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4786 " "Peak virtual memory: 4786 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1699329724122 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 06 22:02:04 2023 " "Processing ended: Mon Nov 06 22:02:04 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1699329724122 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1699329724122 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:36 " "Total CPU time (on all processors): 00:00:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1699329724122 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1699329724122 ""}
