--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml large_multiplier_wrapper.twx large_multiplier_wrapper.ncd
-o large_multiplier_wrapper.twr large_multiplier_wrapper.pcf -ucf
MultiplierWithCompressor.ucf

Design file:              large_multiplier_wrapper.ncd
Physical constraint file: large_multiplier_wrapper.pcf
Device,package,speed:     xc6vlx75t,ff784,C,-3 (PRODUCTION 1.17 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 4.8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1572804 paths analyzed, 2299 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.643ns.
--------------------------------------------------------------------------------

Paths for end point mult_comp_inst/pp0A_48 (SLICE_X21Y57.B4), 2368 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.157ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mult_comp_inst/st (FF)
  Destination:          mult_comp_inst/pp0A_48 (FF)
  Requirement:          4.800ns
  Data Path Delay:      4.539ns (Levels of Logic = 6)
  Clock Path Skew:      -0.069ns (0.711 - 0.780)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 4.800ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mult_comp_inst/st to mult_comp_inst/pp0A_48
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y65.BQ      Tcko                  0.246   mult_comp_inst/st
                                                       mult_comp_inst/st
    SLICE_X17Y65.B5      net (fanout=33)       0.372   mult_comp_inst/st
    SLICE_X17Y65.B       Tilo                  0.053   in1_reg<39>
                                                       mult_comp_inst/Mmux_in0p61
    SLICE_X20Y61.A5      net (fanout=128)      0.777   mult_comp_inst/in0p<14>
    SLICE_X20Y61.A       Tilo                  0.053   mult_comp_inst/mult_lut6_akak_inst/pp123<0>
                                                       mult_comp_inst/mult_lut6_akak_inst/lvl0_mult123/LUT6_3
    SLICE_X27Y53.B1      net (fanout=3)        1.099   mult_comp_inst/mult_lut6_akak_inst/pp123<3>
    SLICE_X27Y53.B       Tilo                  0.053   mult_comp_inst/mult_lut6_akak_inst/gpcOutL0_109<0>
                                                       mult_comp_inst/mult_lut6_akak_inst/gpcL0_109/LUT6_1
    SLICE_X29Y54.B1      net (fanout=3)        0.570   mult_comp_inst/mult_lut6_akak_inst/gpcOutL0_109<1>
    SLICE_X29Y54.B       Tilo                  0.053   mult_comp_inst/mult_lut6_akak_inst/gpcOutL1_85<0>
                                                       mult_comp_inst/mult_lut6_akak_inst/gpcL1_85/LUT6_1
    SLICE_X27Y55.C3      net (fanout=3)        0.548   mult_comp_inst/mult_lut6_akak_inst/gpcOutL1_85<1>
    SLICE_X27Y55.C       Tilo                  0.053   mult_comp_inst/mult_lut6_akak_inst/gpcOutL2_18<0>
                                                       mult_comp_inst/mult_lut6_akak_inst/gpcL2_18/LUT6_0
    SLICE_X21Y57.B4      net (fanout=3)        0.618   mult_comp_inst/mult_lut6_akak_inst/gpcOutL2_18<0>
    SLICE_X21Y57.CLK     Tas                   0.044   mult_comp_inst/pp0A<46>
                                                       mult_comp_inst/mult_lut6_akak_inst/gpcLN_18/LUT6_2
                                                       mult_comp_inst/pp0A_48
    -------------------------------------------------  ---------------------------
    Total                                      4.539ns (0.555ns logic, 3.984ns route)
                                                       (12.2% logic, 87.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.190ns (requirement - (data path - clock path skew + uncertainty))
  Source:               in0_reg_14 (FF)
  Destination:          mult_comp_inst/pp0A_48 (FF)
  Requirement:          4.800ns
  Data Path Delay:      4.511ns (Levels of Logic = 6)
  Clock Path Skew:      -0.064ns (0.711 - 0.775)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 4.800ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: in0_reg_14 to mult_comp_inst/pp0A_48
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y65.AQ      Tcko                  0.283   in0_reg<14>
                                                       in0_reg_14
    SLICE_X17Y65.B4      net (fanout=1)        0.307   in0_reg<14>
    SLICE_X17Y65.B       Tilo                  0.053   in1_reg<39>
                                                       mult_comp_inst/Mmux_in0p61
    SLICE_X20Y61.A5      net (fanout=128)      0.777   mult_comp_inst/in0p<14>
    SLICE_X20Y61.A       Tilo                  0.053   mult_comp_inst/mult_lut6_akak_inst/pp123<0>
                                                       mult_comp_inst/mult_lut6_akak_inst/lvl0_mult123/LUT6_3
    SLICE_X27Y53.B1      net (fanout=3)        1.099   mult_comp_inst/mult_lut6_akak_inst/pp123<3>
    SLICE_X27Y53.B       Tilo                  0.053   mult_comp_inst/mult_lut6_akak_inst/gpcOutL0_109<0>
                                                       mult_comp_inst/mult_lut6_akak_inst/gpcL0_109/LUT6_1
    SLICE_X29Y54.B1      net (fanout=3)        0.570   mult_comp_inst/mult_lut6_akak_inst/gpcOutL0_109<1>
    SLICE_X29Y54.B       Tilo                  0.053   mult_comp_inst/mult_lut6_akak_inst/gpcOutL1_85<0>
                                                       mult_comp_inst/mult_lut6_akak_inst/gpcL1_85/LUT6_1
    SLICE_X27Y55.C3      net (fanout=3)        0.548   mult_comp_inst/mult_lut6_akak_inst/gpcOutL1_85<1>
    SLICE_X27Y55.C       Tilo                  0.053   mult_comp_inst/mult_lut6_akak_inst/gpcOutL2_18<0>
                                                       mult_comp_inst/mult_lut6_akak_inst/gpcL2_18/LUT6_0
    SLICE_X21Y57.B4      net (fanout=3)        0.618   mult_comp_inst/mult_lut6_akak_inst/gpcOutL2_18<0>
    SLICE_X21Y57.CLK     Tas                   0.044   mult_comp_inst/pp0A<46>
                                                       mult_comp_inst/mult_lut6_akak_inst/gpcLN_18/LUT6_2
                                                       mult_comp_inst/pp0A_48
    -------------------------------------------------  ---------------------------
    Total                                      4.511ns (0.592ns logic, 3.919ns route)
                                                       (13.1% logic, 86.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.201ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mult_comp_inst/st (FF)
  Destination:          mult_comp_inst/pp0A_48 (FF)
  Requirement:          4.800ns
  Data Path Delay:      4.495ns (Levels of Logic = 6)
  Clock Path Skew:      -0.069ns (0.711 - 0.780)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 4.800ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mult_comp_inst/st to mult_comp_inst/pp0A_48
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y65.BQ      Tcko                  0.246   mult_comp_inst/st
                                                       mult_comp_inst/st
    SLICE_X16Y57.B6      net (fanout=33)       0.559   mult_comp_inst/st
    SLICE_X16Y57.B       Tilo                  0.053   in0_reg<36>
                                                       mult_comp_inst/Mmux_in0p271
    SLICE_X21Y51.A3      net (fanout=192)      0.816   mult_comp_inst/in0p<4>
    SLICE_X21Y51.A       Tilo                  0.053   mult_comp_inst/mult_lut6_akak_inst/pp153<0>
                                                       mult_comp_inst/mult_lut6_akak_inst/lvl0_mult153/LUT6_3
    SLICE_X23Y50.B3      net (fanout=3)        0.728   mult_comp_inst/mult_lut6_akak_inst/pp153<3>
    SLICE_X23Y50.B       Tilo                  0.053   mult_comp_inst/mult_lut6_akak_inst/gpcOutL0_37<0>
                                                       mult_comp_inst/mult_lut6_akak_inst/gpcL0_37/LUT6_1
    SLICE_X29Y54.B6      net (fanout=3)        0.671   mult_comp_inst/mult_lut6_akak_inst/gpcOutL0_37<1>
    SLICE_X29Y54.B       Tilo                  0.053   mult_comp_inst/mult_lut6_akak_inst/gpcOutL1_85<0>
                                                       mult_comp_inst/mult_lut6_akak_inst/gpcL1_85/LUT6_1
    SLICE_X27Y55.C3      net (fanout=3)        0.548   mult_comp_inst/mult_lut6_akak_inst/gpcOutL1_85<1>
    SLICE_X27Y55.C       Tilo                  0.053   mult_comp_inst/mult_lut6_akak_inst/gpcOutL2_18<0>
                                                       mult_comp_inst/mult_lut6_akak_inst/gpcL2_18/LUT6_0
    SLICE_X21Y57.B4      net (fanout=3)        0.618   mult_comp_inst/mult_lut6_akak_inst/gpcOutL2_18<0>
    SLICE_X21Y57.CLK     Tas                   0.044   mult_comp_inst/pp0A<46>
                                                       mult_comp_inst/mult_lut6_akak_inst/gpcLN_18/LUT6_2
                                                       mult_comp_inst/pp0A_48
    -------------------------------------------------  ---------------------------
    Total                                      4.495ns (0.555ns logic, 3.940ns route)
                                                       (12.3% logic, 87.7% route)

--------------------------------------------------------------------------------

Paths for end point mult_comp_inst/pp0A_47 (SLICE_X21Y57.C4), 2368 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.157ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mult_comp_inst/st (FF)
  Destination:          mult_comp_inst/pp0A_47 (FF)
  Requirement:          4.800ns
  Data Path Delay:      4.539ns (Levels of Logic = 6)
  Clock Path Skew:      -0.069ns (0.711 - 0.780)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 4.800ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mult_comp_inst/st to mult_comp_inst/pp0A_47
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y65.BQ      Tcko                  0.246   mult_comp_inst/st
                                                       mult_comp_inst/st
    SLICE_X17Y65.B5      net (fanout=33)       0.372   mult_comp_inst/st
    SLICE_X17Y65.B       Tilo                  0.053   in1_reg<39>
                                                       mult_comp_inst/Mmux_in0p61
    SLICE_X20Y61.A5      net (fanout=128)      0.777   mult_comp_inst/in0p<14>
    SLICE_X20Y61.A       Tilo                  0.053   mult_comp_inst/mult_lut6_akak_inst/pp123<0>
                                                       mult_comp_inst/mult_lut6_akak_inst/lvl0_mult123/LUT6_3
    SLICE_X27Y53.B1      net (fanout=3)        1.099   mult_comp_inst/mult_lut6_akak_inst/pp123<3>
    SLICE_X27Y53.B       Tilo                  0.053   mult_comp_inst/mult_lut6_akak_inst/gpcOutL0_109<0>
                                                       mult_comp_inst/mult_lut6_akak_inst/gpcL0_109/LUT6_1
    SLICE_X29Y54.B1      net (fanout=3)        0.570   mult_comp_inst/mult_lut6_akak_inst/gpcOutL0_109<1>
    SLICE_X29Y54.B       Tilo                  0.053   mult_comp_inst/mult_lut6_akak_inst/gpcOutL1_85<0>
                                                       mult_comp_inst/mult_lut6_akak_inst/gpcL1_85/LUT6_1
    SLICE_X27Y55.C3      net (fanout=3)        0.548   mult_comp_inst/mult_lut6_akak_inst/gpcOutL1_85<1>
    SLICE_X27Y55.C       Tilo                  0.053   mult_comp_inst/mult_lut6_akak_inst/gpcOutL2_18<0>
                                                       mult_comp_inst/mult_lut6_akak_inst/gpcL2_18/LUT6_0
    SLICE_X21Y57.C4      net (fanout=3)        0.615   mult_comp_inst/mult_lut6_akak_inst/gpcOutL2_18<0>
    SLICE_X21Y57.CLK     Tas                   0.047   mult_comp_inst/pp0A<46>
                                                       mult_comp_inst/mult_lut6_akak_inst/gpcLN_18/LUT6_1
                                                       mult_comp_inst/pp0A_47
    -------------------------------------------------  ---------------------------
    Total                                      4.539ns (0.558ns logic, 3.981ns route)
                                                       (12.3% logic, 87.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.190ns (requirement - (data path - clock path skew + uncertainty))
  Source:               in0_reg_14 (FF)
  Destination:          mult_comp_inst/pp0A_47 (FF)
  Requirement:          4.800ns
  Data Path Delay:      4.511ns (Levels of Logic = 6)
  Clock Path Skew:      -0.064ns (0.711 - 0.775)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 4.800ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: in0_reg_14 to mult_comp_inst/pp0A_47
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y65.AQ      Tcko                  0.283   in0_reg<14>
                                                       in0_reg_14
    SLICE_X17Y65.B4      net (fanout=1)        0.307   in0_reg<14>
    SLICE_X17Y65.B       Tilo                  0.053   in1_reg<39>
                                                       mult_comp_inst/Mmux_in0p61
    SLICE_X20Y61.A5      net (fanout=128)      0.777   mult_comp_inst/in0p<14>
    SLICE_X20Y61.A       Tilo                  0.053   mult_comp_inst/mult_lut6_akak_inst/pp123<0>
                                                       mult_comp_inst/mult_lut6_akak_inst/lvl0_mult123/LUT6_3
    SLICE_X27Y53.B1      net (fanout=3)        1.099   mult_comp_inst/mult_lut6_akak_inst/pp123<3>
    SLICE_X27Y53.B       Tilo                  0.053   mult_comp_inst/mult_lut6_akak_inst/gpcOutL0_109<0>
                                                       mult_comp_inst/mult_lut6_akak_inst/gpcL0_109/LUT6_1
    SLICE_X29Y54.B1      net (fanout=3)        0.570   mult_comp_inst/mult_lut6_akak_inst/gpcOutL0_109<1>
    SLICE_X29Y54.B       Tilo                  0.053   mult_comp_inst/mult_lut6_akak_inst/gpcOutL1_85<0>
                                                       mult_comp_inst/mult_lut6_akak_inst/gpcL1_85/LUT6_1
    SLICE_X27Y55.C3      net (fanout=3)        0.548   mult_comp_inst/mult_lut6_akak_inst/gpcOutL1_85<1>
    SLICE_X27Y55.C       Tilo                  0.053   mult_comp_inst/mult_lut6_akak_inst/gpcOutL2_18<0>
                                                       mult_comp_inst/mult_lut6_akak_inst/gpcL2_18/LUT6_0
    SLICE_X21Y57.C4      net (fanout=3)        0.615   mult_comp_inst/mult_lut6_akak_inst/gpcOutL2_18<0>
    SLICE_X21Y57.CLK     Tas                   0.047   mult_comp_inst/pp0A<46>
                                                       mult_comp_inst/mult_lut6_akak_inst/gpcLN_18/LUT6_1
                                                       mult_comp_inst/pp0A_47
    -------------------------------------------------  ---------------------------
    Total                                      4.511ns (0.595ns logic, 3.916ns route)
                                                       (13.2% logic, 86.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.201ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mult_comp_inst/st (FF)
  Destination:          mult_comp_inst/pp0A_47 (FF)
  Requirement:          4.800ns
  Data Path Delay:      4.495ns (Levels of Logic = 6)
  Clock Path Skew:      -0.069ns (0.711 - 0.780)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 4.800ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mult_comp_inst/st to mult_comp_inst/pp0A_47
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y65.BQ      Tcko                  0.246   mult_comp_inst/st
                                                       mult_comp_inst/st
    SLICE_X16Y57.B6      net (fanout=33)       0.559   mult_comp_inst/st
    SLICE_X16Y57.B       Tilo                  0.053   in0_reg<36>
                                                       mult_comp_inst/Mmux_in0p271
    SLICE_X21Y51.A3      net (fanout=192)      0.816   mult_comp_inst/in0p<4>
    SLICE_X21Y51.A       Tilo                  0.053   mult_comp_inst/mult_lut6_akak_inst/pp153<0>
                                                       mult_comp_inst/mult_lut6_akak_inst/lvl0_mult153/LUT6_3
    SLICE_X23Y50.B3      net (fanout=3)        0.728   mult_comp_inst/mult_lut6_akak_inst/pp153<3>
    SLICE_X23Y50.B       Tilo                  0.053   mult_comp_inst/mult_lut6_akak_inst/gpcOutL0_37<0>
                                                       mult_comp_inst/mult_lut6_akak_inst/gpcL0_37/LUT6_1
    SLICE_X29Y54.B6      net (fanout=3)        0.671   mult_comp_inst/mult_lut6_akak_inst/gpcOutL0_37<1>
    SLICE_X29Y54.B       Tilo                  0.053   mult_comp_inst/mult_lut6_akak_inst/gpcOutL1_85<0>
                                                       mult_comp_inst/mult_lut6_akak_inst/gpcL1_85/LUT6_1
    SLICE_X27Y55.C3      net (fanout=3)        0.548   mult_comp_inst/mult_lut6_akak_inst/gpcOutL1_85<1>
    SLICE_X27Y55.C       Tilo                  0.053   mult_comp_inst/mult_lut6_akak_inst/gpcOutL2_18<0>
                                                       mult_comp_inst/mult_lut6_akak_inst/gpcL2_18/LUT6_0
    SLICE_X21Y57.C4      net (fanout=3)        0.615   mult_comp_inst/mult_lut6_akak_inst/gpcOutL2_18<0>
    SLICE_X21Y57.CLK     Tas                   0.047   mult_comp_inst/pp0A<46>
                                                       mult_comp_inst/mult_lut6_akak_inst/gpcLN_18/LUT6_1
                                                       mult_comp_inst/pp0A_47
    -------------------------------------------------  ---------------------------
    Total                                      4.495ns (0.558ns logic, 3.937ns route)
                                                       (12.4% logic, 87.6% route)

--------------------------------------------------------------------------------

Paths for end point mult_comp_inst/pp0B_78 (SLICE_X21Y79.B6), 6018 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.157ns (requirement - (data path - clock path skew + uncertainty))
  Source:               in0_reg_56 (FF)
  Destination:          mult_comp_inst/pp0B_78 (FF)
  Requirement:          4.800ns
  Data Path Delay:      4.546ns (Levels of Logic = 7)
  Clock Path Skew:      -0.062ns (0.726 - 0.788)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 4.800ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: in0_reg_56 to mult_comp_inst/pp0B_78
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y70.AQ      Tcko                  0.283   in0_reg<59>
                                                       in0_reg_56
    SLICE_X15Y71.A5      net (fanout=1)        0.410   in0_reg<56>
    SLICE_X15Y71.A       Tilo                  0.053   in0_reg<24>
                                                       mult_comp_inst/Mmux_in0p171
    SLICE_X15Y73.B3      net (fanout=192)      0.495   mult_comp_inst/in0p<24>
    SLICE_X15Y73.B       Tilo                  0.053   mult_comp_inst/mult_lut6_akak_inst/pp198<0>
                                                       mult_comp_inst/mult_lut6_akak_inst/lvl0_mult198/LUT6_2
    SLICE_X10Y78.C1      net (fanout=3)        0.819   mult_comp_inst/mult_lut6_akak_inst/pp198<2>
    SLICE_X10Y78.C       Tilo                  0.053   mult_comp_inst/mult_lut6_akak_inst/gpcOutL0_138<0>
                                                       mult_comp_inst/mult_lut6_akak_inst/gpcL0_138/LUT6_0
    SLICE_X14Y80.C2      net (fanout=3)        0.787   mult_comp_inst/mult_lut6_akak_inst/gpcOutL0_138<0>
    SLICE_X14Y80.C       Tilo                  0.053   mult_comp_inst/mult_lut6_akak_inst/gpcOutL1_59<0>
                                                       mult_comp_inst/mult_lut6_akak_inst/gpcL1_59/LUT6_0
    SLICE_X24Y78.A4      net (fanout=2)        0.627   mult_comp_inst/mult_lut6_akak_inst/gpcOutL1_59<0>
    SLICE_X24Y78.A       Tilo                  0.053   mult_comp_inst/mult_lut6_akak_inst/gpcOutL2_66<0>
                                                       mult_comp_inst/mult_lut6_akak_inst/gpcL2_66/gpc033_inst/LUT6_1
    SLICE_X21Y78.A3      net (fanout=2)        0.501   mult_comp_inst/mult_lut6_akak_inst/gpcOutL2_66<1>
    SLICE_X21Y78.A       Tilo                  0.053   mult_comp_inst/mult_lut6_akak_inst/gpcOutL3_1<0>
                                                       mult_comp_inst/mult_lut6_akak_inst/gpcL3_1/gpc114_inst/LUT6_2
    SLICE_X21Y79.B6      net (fanout=4)        0.262   mult_comp_inst/mult_lut6_akak_inst/gpcOutL3_1<2>
    SLICE_X21Y79.CLK     Tas                   0.044   mult_comp_inst/pp0B<76>
                                                       mult_comp_inst/mult_lut6_akak_inst/gpcLN_33/LUT6_2
                                                       mult_comp_inst/pp0B_78
    -------------------------------------------------  ---------------------------
    Total                                      4.546ns (0.645ns logic, 3.901ns route)
                                                       (14.2% logic, 85.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.166ns (requirement - (data path - clock path skew + uncertainty))
  Source:               in1_reg_45 (FF)
  Destination:          mult_comp_inst/pp0B_78 (FF)
  Requirement:          4.800ns
  Data Path Delay:      4.549ns (Levels of Logic = 6)
  Clock Path Skew:      -0.050ns (0.726 - 0.776)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 4.800ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: in1_reg_45 to mult_comp_inst/pp0B_78
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y66.BQ      Tcko                  0.283   in1_reg<47>
                                                       in1_reg_45
    SLICE_X17Y78.C2      net (fanout=40)       1.341   in1_reg<45>
    SLICE_X17Y78.C       Tilo                  0.053   mult_comp_inst/mult_lut6_akak_inst/pp182<4>
                                                       mult_comp_inst/mult_lut6_akak_inst/lvl0_mult182/LUT6_5
    SLICE_X20Y79.B1      net (fanout=3)        0.676   mult_comp_inst/mult_lut6_akak_inst/pp182<5>
    SLICE_X20Y79.B       Tilo                  0.053   mult_comp_inst/mult_lut6_akak_inst/gpcOutL0_241<0>
                                                       mult_comp_inst/mult_lut6_akak_inst/gpcL0_241/gpc114_inst/LUT6_1
    SLICE_X14Y80.C5      net (fanout=3)        0.550   mult_comp_inst/mult_lut6_akak_inst/gpcOutL0_241<1>
    SLICE_X14Y80.C       Tilo                  0.053   mult_comp_inst/mult_lut6_akak_inst/gpcOutL1_59<0>
                                                       mult_comp_inst/mult_lut6_akak_inst/gpcL1_59/LUT6_0
    SLICE_X24Y78.A4      net (fanout=2)        0.627   mult_comp_inst/mult_lut6_akak_inst/gpcOutL1_59<0>
    SLICE_X24Y78.A       Tilo                  0.053   mult_comp_inst/mult_lut6_akak_inst/gpcOutL2_66<0>
                                                       mult_comp_inst/mult_lut6_akak_inst/gpcL2_66/gpc033_inst/LUT6_1
    SLICE_X21Y78.A3      net (fanout=2)        0.501   mult_comp_inst/mult_lut6_akak_inst/gpcOutL2_66<1>
    SLICE_X21Y78.A       Tilo                  0.053   mult_comp_inst/mult_lut6_akak_inst/gpcOutL3_1<0>
                                                       mult_comp_inst/mult_lut6_akak_inst/gpcL3_1/gpc114_inst/LUT6_2
    SLICE_X21Y79.B6      net (fanout=4)        0.262   mult_comp_inst/mult_lut6_akak_inst/gpcOutL3_1<2>
    SLICE_X21Y79.CLK     Tas                   0.044   mult_comp_inst/pp0B<76>
                                                       mult_comp_inst/mult_lut6_akak_inst/gpcLN_33/LUT6_2
                                                       mult_comp_inst/pp0B_78
    -------------------------------------------------  ---------------------------
    Total                                      4.549ns (0.592ns logic, 3.957ns route)
                                                       (13.0% logic, 87.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.171ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mult_comp_inst/st (FF)
  Destination:          mult_comp_inst/pp0B_78 (FF)
  Requirement:          4.800ns
  Data Path Delay:      4.540ns (Levels of Logic = 7)
  Clock Path Skew:      -0.054ns (0.726 - 0.780)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 4.800ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mult_comp_inst/st to mult_comp_inst/pp0B_78
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y65.BQ      Tcko                  0.246   mult_comp_inst/st
                                                       mult_comp_inst/st
    SLICE_X14Y72.A6      net (fanout=33)       0.437   mult_comp_inst/st
    SLICE_X14Y72.A       Tilo                  0.053   mult_comp_inst/mult_lut6_akak_inst/pp166<4>
                                                       mult_comp_inst/Mmux_in0p191
    SLICE_X15Y73.B5      net (fanout=128)      0.499   mult_comp_inst/in0p<26>
    SLICE_X15Y73.B       Tilo                  0.053   mult_comp_inst/mult_lut6_akak_inst/pp198<0>
                                                       mult_comp_inst/mult_lut6_akak_inst/lvl0_mult198/LUT6_2
    SLICE_X10Y78.C1      net (fanout=3)        0.819   mult_comp_inst/mult_lut6_akak_inst/pp198<2>
    SLICE_X10Y78.C       Tilo                  0.053   mult_comp_inst/mult_lut6_akak_inst/gpcOutL0_138<0>
                                                       mult_comp_inst/mult_lut6_akak_inst/gpcL0_138/LUT6_0
    SLICE_X14Y80.C2      net (fanout=3)        0.787   mult_comp_inst/mult_lut6_akak_inst/gpcOutL0_138<0>
    SLICE_X14Y80.C       Tilo                  0.053   mult_comp_inst/mult_lut6_akak_inst/gpcOutL1_59<0>
                                                       mult_comp_inst/mult_lut6_akak_inst/gpcL1_59/LUT6_0
    SLICE_X24Y78.A4      net (fanout=2)        0.627   mult_comp_inst/mult_lut6_akak_inst/gpcOutL1_59<0>
    SLICE_X24Y78.A       Tilo                  0.053   mult_comp_inst/mult_lut6_akak_inst/gpcOutL2_66<0>
                                                       mult_comp_inst/mult_lut6_akak_inst/gpcL2_66/gpc033_inst/LUT6_1
    SLICE_X21Y78.A3      net (fanout=2)        0.501   mult_comp_inst/mult_lut6_akak_inst/gpcOutL2_66<1>
    SLICE_X21Y78.A       Tilo                  0.053   mult_comp_inst/mult_lut6_akak_inst/gpcOutL3_1<0>
                                                       mult_comp_inst/mult_lut6_akak_inst/gpcL3_1/gpc114_inst/LUT6_2
    SLICE_X21Y79.B6      net (fanout=4)        0.262   mult_comp_inst/mult_lut6_akak_inst/gpcOutL3_1<2>
    SLICE_X21Y79.CLK     Tas                   0.044   mult_comp_inst/pp0B<76>
                                                       mult_comp_inst/mult_lut6_akak_inst/gpcLN_33/LUT6_2
                                                       mult_comp_inst/pp0B_78
    -------------------------------------------------  ---------------------------
    Total                                      4.540ns (0.608ns logic, 3.932ns route)
                                                       (13.4% logic, 86.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk = PERIOD TIMEGRP "clk" 4.8 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point mult_comp_inst/st (SLICE_X15Y65.B4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.156ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mult_comp_inst/st (FF)
  Destination:          mult_comp_inst/st (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.156ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 4.800ns
  Destination Clock:    clk_BUFGP rising at 4.800ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mult_comp_inst/st to mult_comp_inst/st
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y65.BQ      Tcko                  0.098   mult_comp_inst/st
                                                       mult_comp_inst/st
    SLICE_X15Y65.B4      net (fanout=33)       0.115   mult_comp_inst/st
    SLICE_X15Y65.CLK     Tah         (-Th)     0.057   mult_comp_inst/st
                                                       mult_comp_inst/st_inv1_INV_0
                                                       mult_comp_inst/st
    -------------------------------------------------  ---------------------------
    Total                                      0.156ns (0.041ns logic, 0.115ns route)
                                                       (26.3% logic, 73.7% route)

--------------------------------------------------------------------------------

Paths for end point mult_comp_inst/pp1B_42 (SLICE_X28Y47.D4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.206ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mult_comp_inst/pp1B_10 (FF)
  Destination:          mult_comp_inst/pp1B_42 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.292ns (Levels of Logic = 1)
  Clock Path Skew:      0.086ns (0.656 - 0.570)
  Source Clock:         clk_BUFGP rising at 4.800ns
  Destination Clock:    clk_BUFGP rising at 4.800ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mult_comp_inst/pp1B_10 to mult_comp_inst/pp1B_42
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y38.DQ      Tcko                  0.098   mult_comp_inst/pp1B<10>
                                                       mult_comp_inst/pp1B_10
    SLICE_X28Y47.D4      net (fanout=4)        0.271   mult_comp_inst/pp1B<10>
    SLICE_X28Y47.CLK     Tah         (-Th)     0.077   mult_comp_inst/pp1B<42>
                                                       mult_comp_inst/comp_inst/gpcLM_21/LUT6_0
                                                       mult_comp_inst/pp1B_42
    -------------------------------------------------  ---------------------------
    Total                                      0.292ns (0.021ns logic, 0.271ns route)
                                                       (7.2% logic, 92.8% route)

--------------------------------------------------------------------------------

Paths for end point mult_comp_inst/pp1B_38 (SLICE_X29Y46.D4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.220ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mult_comp_inst/pp1B_6 (FF)
  Destination:          mult_comp_inst/pp1B_38 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.307ns (Levels of Logic = 1)
  Clock Path Skew:      0.087ns (0.657 - 0.570)
  Source Clock:         clk_BUFGP rising at 4.800ns
  Destination Clock:    clk_BUFGP rising at 4.800ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mult_comp_inst/pp1B_6 to mult_comp_inst/pp1B_38
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y37.DQ      Tcko                  0.098   mult_comp_inst/pp1B<6>
                                                       mult_comp_inst/pp1B_6
    SLICE_X29Y46.D4      net (fanout=4)        0.266   mult_comp_inst/pp1B<6>
    SLICE_X29Y46.CLK     Tah         (-Th)     0.057   mult_comp_inst/pp1B<38>
                                                       mult_comp_inst/comp_inst/gpcLM_19/LUT6_0
                                                       mult_comp_inst/pp1B_38
    -------------------------------------------------  ---------------------------
    Total                                      0.307ns (0.041ns logic, 0.266ns route)
                                                       (13.4% logic, 86.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 4.8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 3.550ns (period - min period limit)
  Period: 4.800ns
  Min period limit: 1.250ns (800.000MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGCTRL_X0Y0.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 3.968ns (period - (min high pulse limit / (high pulse / period)))
  Period: 4.800ns
  High pulse: 2.400ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: in0_reg<19>/SR
  Logical resource: in0_reg_51/SR
  Location pin: SLICE_X14Y66.SR
  Clock network: rst_IBUF
--------------------------------------------------------------------------------
Slack: 3.968ns (period - (min high pulse limit / (high pulse / period)))
  Period: 4.800ns
  High pulse: 2.400ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: in0_reg<29>/SR
  Logical resource: in0_reg_60/SR
  Location pin: SLICE_X18Y70.SR
  Clock network: rst_IBUF
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.643|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1572804 paths, 0 nets, and 18032 connections

Design statistics:
   Minimum period:   4.643ns{1}   (Maximum frequency: 215.378MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sun Sep 06 19:52:46 2020 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 467 MB



