--
-- Created:
--          by - tygtr (tekin Yilmaz global trade releation)
--          at - 13:08:31 08/18/2018
--
--

LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.std_logic_arith.all;    
ENTITY rfcontr IS                     
   PORT(                                   
      clk          : IN     std_logic;          
      nrst         : IN     std_logic;               
      syncdetected_c : IN     std_logic;                    
      chdesel_c      : OUT    std_logic_vector (7 DOWNTO 0);
      siL_c          : OUT    std_logic;
      SiR_c          : OUT    std_logic;     
      writeadc     : OUT    std_logic                
   );                                                     
-- Declarations
END rfcontr ;       
ARCHITECTURE rfcontr OF rfcontr IS
BEGIN                                       


END ARCHITECTURE rfcontr;
