# Verilog
learning elements of verilog
