// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module remap_accel_Loop_VITIS_LOOP_46_1_proc1 (
        ap_clk,
        ap_rst,
        ap_start,
        start_full_n,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        start_out,
        start_write,
        cols,
        rows,
        map_x,
        m_axi_gmem1_AWVALID,
        m_axi_gmem1_AWREADY,
        m_axi_gmem1_AWADDR,
        m_axi_gmem1_AWID,
        m_axi_gmem1_AWLEN,
        m_axi_gmem1_AWSIZE,
        m_axi_gmem1_AWBURST,
        m_axi_gmem1_AWLOCK,
        m_axi_gmem1_AWCACHE,
        m_axi_gmem1_AWPROT,
        m_axi_gmem1_AWQOS,
        m_axi_gmem1_AWREGION,
        m_axi_gmem1_AWUSER,
        m_axi_gmem1_WVALID,
        m_axi_gmem1_WREADY,
        m_axi_gmem1_WDATA,
        m_axi_gmem1_WSTRB,
        m_axi_gmem1_WLAST,
        m_axi_gmem1_WID,
        m_axi_gmem1_WUSER,
        m_axi_gmem1_ARVALID,
        m_axi_gmem1_ARREADY,
        m_axi_gmem1_ARADDR,
        m_axi_gmem1_ARID,
        m_axi_gmem1_ARLEN,
        m_axi_gmem1_ARSIZE,
        m_axi_gmem1_ARBURST,
        m_axi_gmem1_ARLOCK,
        m_axi_gmem1_ARCACHE,
        m_axi_gmem1_ARPROT,
        m_axi_gmem1_ARQOS,
        m_axi_gmem1_ARREGION,
        m_axi_gmem1_ARUSER,
        m_axi_gmem1_RVALID,
        m_axi_gmem1_RREADY,
        m_axi_gmem1_RDATA,
        m_axi_gmem1_RLAST,
        m_axi_gmem1_RID,
        m_axi_gmem1_RFIFONUM,
        m_axi_gmem1_RUSER,
        m_axi_gmem1_RRESP,
        m_axi_gmem1_BVALID,
        m_axi_gmem1_BREADY,
        m_axi_gmem1_BRESP,
        m_axi_gmem1_BID,
        m_axi_gmem1_BUSER,
        map_y,
        m_axi_gmem2_AWVALID,
        m_axi_gmem2_AWREADY,
        m_axi_gmem2_AWADDR,
        m_axi_gmem2_AWID,
        m_axi_gmem2_AWLEN,
        m_axi_gmem2_AWSIZE,
        m_axi_gmem2_AWBURST,
        m_axi_gmem2_AWLOCK,
        m_axi_gmem2_AWCACHE,
        m_axi_gmem2_AWPROT,
        m_axi_gmem2_AWQOS,
        m_axi_gmem2_AWREGION,
        m_axi_gmem2_AWUSER,
        m_axi_gmem2_WVALID,
        m_axi_gmem2_WREADY,
        m_axi_gmem2_WDATA,
        m_axi_gmem2_WSTRB,
        m_axi_gmem2_WLAST,
        m_axi_gmem2_WID,
        m_axi_gmem2_WUSER,
        m_axi_gmem2_ARVALID,
        m_axi_gmem2_ARREADY,
        m_axi_gmem2_ARADDR,
        m_axi_gmem2_ARID,
        m_axi_gmem2_ARLEN,
        m_axi_gmem2_ARSIZE,
        m_axi_gmem2_ARBURST,
        m_axi_gmem2_ARLOCK,
        m_axi_gmem2_ARCACHE,
        m_axi_gmem2_ARPROT,
        m_axi_gmem2_ARQOS,
        m_axi_gmem2_ARREGION,
        m_axi_gmem2_ARUSER,
        m_axi_gmem2_RVALID,
        m_axi_gmem2_RREADY,
        m_axi_gmem2_RDATA,
        m_axi_gmem2_RLAST,
        m_axi_gmem2_RID,
        m_axi_gmem2_RFIFONUM,
        m_axi_gmem2_RUSER,
        m_axi_gmem2_RRESP,
        m_axi_gmem2_BVALID,
        m_axi_gmem2_BREADY,
        m_axi_gmem2_BRESP,
        m_axi_gmem2_BID,
        m_axi_gmem2_BUSER,
        mapX_data_din,
        mapX_data_num_data_valid,
        mapX_data_fifo_cap,
        mapX_data_full_n,
        mapX_data_write,
        mapY_data_din,
        mapY_data_num_data_valid,
        mapY_data_fifo_cap,
        mapY_data_full_n,
        mapY_data_write
);

parameter    ap_ST_fsm_state1 = 76'd1;
parameter    ap_ST_fsm_state2 = 76'd2;
parameter    ap_ST_fsm_state3 = 76'd4;
parameter    ap_ST_fsm_state4 = 76'd8;
parameter    ap_ST_fsm_state5 = 76'd16;
parameter    ap_ST_fsm_state6 = 76'd32;
parameter    ap_ST_fsm_state7 = 76'd64;
parameter    ap_ST_fsm_state8 = 76'd128;
parameter    ap_ST_fsm_state9 = 76'd256;
parameter    ap_ST_fsm_state10 = 76'd512;
parameter    ap_ST_fsm_state11 = 76'd1024;
parameter    ap_ST_fsm_state12 = 76'd2048;
parameter    ap_ST_fsm_state13 = 76'd4096;
parameter    ap_ST_fsm_state14 = 76'd8192;
parameter    ap_ST_fsm_state15 = 76'd16384;
parameter    ap_ST_fsm_state16 = 76'd32768;
parameter    ap_ST_fsm_state17 = 76'd65536;
parameter    ap_ST_fsm_state18 = 76'd131072;
parameter    ap_ST_fsm_state19 = 76'd262144;
parameter    ap_ST_fsm_state20 = 76'd524288;
parameter    ap_ST_fsm_state21 = 76'd1048576;
parameter    ap_ST_fsm_state22 = 76'd2097152;
parameter    ap_ST_fsm_state23 = 76'd4194304;
parameter    ap_ST_fsm_state24 = 76'd8388608;
parameter    ap_ST_fsm_state25 = 76'd16777216;
parameter    ap_ST_fsm_state26 = 76'd33554432;
parameter    ap_ST_fsm_state27 = 76'd67108864;
parameter    ap_ST_fsm_state28 = 76'd134217728;
parameter    ap_ST_fsm_state29 = 76'd268435456;
parameter    ap_ST_fsm_state30 = 76'd536870912;
parameter    ap_ST_fsm_state31 = 76'd1073741824;
parameter    ap_ST_fsm_state32 = 76'd2147483648;
parameter    ap_ST_fsm_state33 = 76'd4294967296;
parameter    ap_ST_fsm_state34 = 76'd8589934592;
parameter    ap_ST_fsm_state35 = 76'd17179869184;
parameter    ap_ST_fsm_state36 = 76'd34359738368;
parameter    ap_ST_fsm_state37 = 76'd68719476736;
parameter    ap_ST_fsm_state38 = 76'd137438953472;
parameter    ap_ST_fsm_state39 = 76'd274877906944;
parameter    ap_ST_fsm_state40 = 76'd549755813888;
parameter    ap_ST_fsm_state41 = 76'd1099511627776;
parameter    ap_ST_fsm_state42 = 76'd2199023255552;
parameter    ap_ST_fsm_state43 = 76'd4398046511104;
parameter    ap_ST_fsm_state44 = 76'd8796093022208;
parameter    ap_ST_fsm_state45 = 76'd17592186044416;
parameter    ap_ST_fsm_state46 = 76'd35184372088832;
parameter    ap_ST_fsm_state47 = 76'd70368744177664;
parameter    ap_ST_fsm_state48 = 76'd140737488355328;
parameter    ap_ST_fsm_state49 = 76'd281474976710656;
parameter    ap_ST_fsm_state50 = 76'd562949953421312;
parameter    ap_ST_fsm_state51 = 76'd1125899906842624;
parameter    ap_ST_fsm_state52 = 76'd2251799813685248;
parameter    ap_ST_fsm_state53 = 76'd4503599627370496;
parameter    ap_ST_fsm_state54 = 76'd9007199254740992;
parameter    ap_ST_fsm_state55 = 76'd18014398509481984;
parameter    ap_ST_fsm_state56 = 76'd36028797018963968;
parameter    ap_ST_fsm_state57 = 76'd72057594037927936;
parameter    ap_ST_fsm_state58 = 76'd144115188075855872;
parameter    ap_ST_fsm_state59 = 76'd288230376151711744;
parameter    ap_ST_fsm_state60 = 76'd576460752303423488;
parameter    ap_ST_fsm_state61 = 76'd1152921504606846976;
parameter    ap_ST_fsm_state62 = 76'd2305843009213693952;
parameter    ap_ST_fsm_state63 = 76'd4611686018427387904;
parameter    ap_ST_fsm_state64 = 76'd9223372036854775808;
parameter    ap_ST_fsm_state65 = 76'd18446744073709551616;
parameter    ap_ST_fsm_state66 = 76'd36893488147419103232;
parameter    ap_ST_fsm_state67 = 76'd73786976294838206464;
parameter    ap_ST_fsm_state68 = 76'd147573952589676412928;
parameter    ap_ST_fsm_state69 = 76'd295147905179352825856;
parameter    ap_ST_fsm_state70 = 76'd590295810358705651712;
parameter    ap_ST_fsm_state71 = 76'd1180591620717411303424;
parameter    ap_ST_fsm_state72 = 76'd2361183241434822606848;
parameter    ap_ST_fsm_state73 = 76'd4722366482869645213696;
parameter    ap_ST_fsm_state74 = 76'd9444732965739290427392;
parameter    ap_ST_fsm_state75 = 76'd18889465931478580854784;
parameter    ap_ST_fsm_state76 = 76'd37778931862957161709568;

input   ap_clk;
input   ap_rst;
input   ap_start;
input   start_full_n;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output   start_out;
output   start_write;
input  [31:0] cols;
input  [31:0] rows;
input  [63:0] map_x;
output   m_axi_gmem1_AWVALID;
input   m_axi_gmem1_AWREADY;
output  [63:0] m_axi_gmem1_AWADDR;
output  [0:0] m_axi_gmem1_AWID;
output  [31:0] m_axi_gmem1_AWLEN;
output  [2:0] m_axi_gmem1_AWSIZE;
output  [1:0] m_axi_gmem1_AWBURST;
output  [1:0] m_axi_gmem1_AWLOCK;
output  [3:0] m_axi_gmem1_AWCACHE;
output  [2:0] m_axi_gmem1_AWPROT;
output  [3:0] m_axi_gmem1_AWQOS;
output  [3:0] m_axi_gmem1_AWREGION;
output  [0:0] m_axi_gmem1_AWUSER;
output   m_axi_gmem1_WVALID;
input   m_axi_gmem1_WREADY;
output  [31:0] m_axi_gmem1_WDATA;
output  [3:0] m_axi_gmem1_WSTRB;
output   m_axi_gmem1_WLAST;
output  [0:0] m_axi_gmem1_WID;
output  [0:0] m_axi_gmem1_WUSER;
output   m_axi_gmem1_ARVALID;
input   m_axi_gmem1_ARREADY;
output  [63:0] m_axi_gmem1_ARADDR;
output  [0:0] m_axi_gmem1_ARID;
output  [31:0] m_axi_gmem1_ARLEN;
output  [2:0] m_axi_gmem1_ARSIZE;
output  [1:0] m_axi_gmem1_ARBURST;
output  [1:0] m_axi_gmem1_ARLOCK;
output  [3:0] m_axi_gmem1_ARCACHE;
output  [2:0] m_axi_gmem1_ARPROT;
output  [3:0] m_axi_gmem1_ARQOS;
output  [3:0] m_axi_gmem1_ARREGION;
output  [0:0] m_axi_gmem1_ARUSER;
input   m_axi_gmem1_RVALID;
output   m_axi_gmem1_RREADY;
input  [31:0] m_axi_gmem1_RDATA;
input   m_axi_gmem1_RLAST;
input  [0:0] m_axi_gmem1_RID;
input  [8:0] m_axi_gmem1_RFIFONUM;
input  [0:0] m_axi_gmem1_RUSER;
input  [1:0] m_axi_gmem1_RRESP;
input   m_axi_gmem1_BVALID;
output   m_axi_gmem1_BREADY;
input  [1:0] m_axi_gmem1_BRESP;
input  [0:0] m_axi_gmem1_BID;
input  [0:0] m_axi_gmem1_BUSER;
input  [63:0] map_y;
output   m_axi_gmem2_AWVALID;
input   m_axi_gmem2_AWREADY;
output  [63:0] m_axi_gmem2_AWADDR;
output  [0:0] m_axi_gmem2_AWID;
output  [31:0] m_axi_gmem2_AWLEN;
output  [2:0] m_axi_gmem2_AWSIZE;
output  [1:0] m_axi_gmem2_AWBURST;
output  [1:0] m_axi_gmem2_AWLOCK;
output  [3:0] m_axi_gmem2_AWCACHE;
output  [2:0] m_axi_gmem2_AWPROT;
output  [3:0] m_axi_gmem2_AWQOS;
output  [3:0] m_axi_gmem2_AWREGION;
output  [0:0] m_axi_gmem2_AWUSER;
output   m_axi_gmem2_WVALID;
input   m_axi_gmem2_WREADY;
output  [31:0] m_axi_gmem2_WDATA;
output  [3:0] m_axi_gmem2_WSTRB;
output   m_axi_gmem2_WLAST;
output  [0:0] m_axi_gmem2_WID;
output  [0:0] m_axi_gmem2_WUSER;
output   m_axi_gmem2_ARVALID;
input   m_axi_gmem2_ARREADY;
output  [63:0] m_axi_gmem2_ARADDR;
output  [0:0] m_axi_gmem2_ARID;
output  [31:0] m_axi_gmem2_ARLEN;
output  [2:0] m_axi_gmem2_ARSIZE;
output  [1:0] m_axi_gmem2_ARBURST;
output  [1:0] m_axi_gmem2_ARLOCK;
output  [3:0] m_axi_gmem2_ARCACHE;
output  [2:0] m_axi_gmem2_ARPROT;
output  [3:0] m_axi_gmem2_ARQOS;
output  [3:0] m_axi_gmem2_ARREGION;
output  [0:0] m_axi_gmem2_ARUSER;
input   m_axi_gmem2_RVALID;
output   m_axi_gmem2_RREADY;
input  [31:0] m_axi_gmem2_RDATA;
input   m_axi_gmem2_RLAST;
input  [0:0] m_axi_gmem2_RID;
input  [8:0] m_axi_gmem2_RFIFONUM;
input  [0:0] m_axi_gmem2_RUSER;
input  [1:0] m_axi_gmem2_RRESP;
input   m_axi_gmem2_BVALID;
output   m_axi_gmem2_BREADY;
input  [1:0] m_axi_gmem2_BRESP;
input  [0:0] m_axi_gmem2_BID;
input  [0:0] m_axi_gmem2_BUSER;
output  [31:0] mapX_data_din;
input  [1:0] mapX_data_num_data_valid;
input  [1:0] mapX_data_fifo_cap;
input   mapX_data_full_n;
output   mapX_data_write;
output  [31:0] mapY_data_din;
input  [1:0] mapY_data_num_data_valid;
input  [1:0] mapY_data_fifo_cap;
input   mapY_data_full_n;
output   mapY_data_write;

reg ap_done;
reg ap_idle;
reg start_write;
reg m_axi_gmem1_ARVALID;
reg[63:0] m_axi_gmem1_ARADDR;
reg[0:0] m_axi_gmem1_ARID;
reg[31:0] m_axi_gmem1_ARLEN;
reg[2:0] m_axi_gmem1_ARSIZE;
reg[1:0] m_axi_gmem1_ARBURST;
reg[1:0] m_axi_gmem1_ARLOCK;
reg[3:0] m_axi_gmem1_ARCACHE;
reg[2:0] m_axi_gmem1_ARPROT;
reg[3:0] m_axi_gmem1_ARQOS;
reg[3:0] m_axi_gmem1_ARREGION;
reg[0:0] m_axi_gmem1_ARUSER;
reg m_axi_gmem1_RREADY;
reg m_axi_gmem2_ARVALID;
reg[63:0] m_axi_gmem2_ARADDR;
reg[0:0] m_axi_gmem2_ARID;
reg[31:0] m_axi_gmem2_ARLEN;
reg[2:0] m_axi_gmem2_ARSIZE;
reg[1:0] m_axi_gmem2_ARBURST;
reg[1:0] m_axi_gmem2_ARLOCK;
reg[3:0] m_axi_gmem2_ARCACHE;
reg[2:0] m_axi_gmem2_ARPROT;
reg[3:0] m_axi_gmem2_ARQOS;
reg[3:0] m_axi_gmem2_ARREGION;
reg[0:0] m_axi_gmem2_ARUSER;
reg m_axi_gmem2_RREADY;
reg mapX_data_write;
reg mapY_data_write;

reg    real_start;
reg    start_once_reg;
reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [75:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    internal_ap_ready;
reg    gmem1_blk_n_AR;
wire    ap_CS_fsm_state5;
reg    gmem2_blk_n_AR;
wire   [21:0] grp_fu_171_p2;
reg   [21:0] imgOutput_size_reg_188;
wire    ap_CS_fsm_state4;
wire   [20:0] trunc_ln46_fu_121_p1;
reg   [20:0] trunc_ln46_reg_193;
wire   [31:0] zext_ln40_fu_124_p1;
wire  signed [61:0] trunc_ln_fu_129_p4;
reg   [61:0] trunc_ln_reg_204;
wire  signed [61:0] trunc_ln46_1_fu_150_p4;
reg   [61:0] trunc_ln46_1_reg_214;
wire    grp_Loop_VITIS_LOOP_46_1_proc1_Pipeline_VITIS_LOOP_46_1_fu_90_ap_start;
wire    grp_Loop_VITIS_LOOP_46_1_proc1_Pipeline_VITIS_LOOP_46_1_fu_90_ap_done;
wire    grp_Loop_VITIS_LOOP_46_1_proc1_Pipeline_VITIS_LOOP_46_1_fu_90_ap_idle;
wire    grp_Loop_VITIS_LOOP_46_1_proc1_Pipeline_VITIS_LOOP_46_1_fu_90_ap_ready;
wire    grp_Loop_VITIS_LOOP_46_1_proc1_Pipeline_VITIS_LOOP_46_1_fu_90_m_axi_gmem1_AWVALID;
wire   [63:0] grp_Loop_VITIS_LOOP_46_1_proc1_Pipeline_VITIS_LOOP_46_1_fu_90_m_axi_gmem1_AWADDR;
wire   [0:0] grp_Loop_VITIS_LOOP_46_1_proc1_Pipeline_VITIS_LOOP_46_1_fu_90_m_axi_gmem1_AWID;
wire   [31:0] grp_Loop_VITIS_LOOP_46_1_proc1_Pipeline_VITIS_LOOP_46_1_fu_90_m_axi_gmem1_AWLEN;
wire   [2:0] grp_Loop_VITIS_LOOP_46_1_proc1_Pipeline_VITIS_LOOP_46_1_fu_90_m_axi_gmem1_AWSIZE;
wire   [1:0] grp_Loop_VITIS_LOOP_46_1_proc1_Pipeline_VITIS_LOOP_46_1_fu_90_m_axi_gmem1_AWBURST;
wire   [1:0] grp_Loop_VITIS_LOOP_46_1_proc1_Pipeline_VITIS_LOOP_46_1_fu_90_m_axi_gmem1_AWLOCK;
wire   [3:0] grp_Loop_VITIS_LOOP_46_1_proc1_Pipeline_VITIS_LOOP_46_1_fu_90_m_axi_gmem1_AWCACHE;
wire   [2:0] grp_Loop_VITIS_LOOP_46_1_proc1_Pipeline_VITIS_LOOP_46_1_fu_90_m_axi_gmem1_AWPROT;
wire   [3:0] grp_Loop_VITIS_LOOP_46_1_proc1_Pipeline_VITIS_LOOP_46_1_fu_90_m_axi_gmem1_AWQOS;
wire   [3:0] grp_Loop_VITIS_LOOP_46_1_proc1_Pipeline_VITIS_LOOP_46_1_fu_90_m_axi_gmem1_AWREGION;
wire   [0:0] grp_Loop_VITIS_LOOP_46_1_proc1_Pipeline_VITIS_LOOP_46_1_fu_90_m_axi_gmem1_AWUSER;
wire    grp_Loop_VITIS_LOOP_46_1_proc1_Pipeline_VITIS_LOOP_46_1_fu_90_m_axi_gmem1_WVALID;
wire   [31:0] grp_Loop_VITIS_LOOP_46_1_proc1_Pipeline_VITIS_LOOP_46_1_fu_90_m_axi_gmem1_WDATA;
wire   [3:0] grp_Loop_VITIS_LOOP_46_1_proc1_Pipeline_VITIS_LOOP_46_1_fu_90_m_axi_gmem1_WSTRB;
wire    grp_Loop_VITIS_LOOP_46_1_proc1_Pipeline_VITIS_LOOP_46_1_fu_90_m_axi_gmem1_WLAST;
wire   [0:0] grp_Loop_VITIS_LOOP_46_1_proc1_Pipeline_VITIS_LOOP_46_1_fu_90_m_axi_gmem1_WID;
wire   [0:0] grp_Loop_VITIS_LOOP_46_1_proc1_Pipeline_VITIS_LOOP_46_1_fu_90_m_axi_gmem1_WUSER;
wire    grp_Loop_VITIS_LOOP_46_1_proc1_Pipeline_VITIS_LOOP_46_1_fu_90_m_axi_gmem1_ARVALID;
wire   [63:0] grp_Loop_VITIS_LOOP_46_1_proc1_Pipeline_VITIS_LOOP_46_1_fu_90_m_axi_gmem1_ARADDR;
wire   [0:0] grp_Loop_VITIS_LOOP_46_1_proc1_Pipeline_VITIS_LOOP_46_1_fu_90_m_axi_gmem1_ARID;
wire   [31:0] grp_Loop_VITIS_LOOP_46_1_proc1_Pipeline_VITIS_LOOP_46_1_fu_90_m_axi_gmem1_ARLEN;
wire   [2:0] grp_Loop_VITIS_LOOP_46_1_proc1_Pipeline_VITIS_LOOP_46_1_fu_90_m_axi_gmem1_ARSIZE;
wire   [1:0] grp_Loop_VITIS_LOOP_46_1_proc1_Pipeline_VITIS_LOOP_46_1_fu_90_m_axi_gmem1_ARBURST;
wire   [1:0] grp_Loop_VITIS_LOOP_46_1_proc1_Pipeline_VITIS_LOOP_46_1_fu_90_m_axi_gmem1_ARLOCK;
wire   [3:0] grp_Loop_VITIS_LOOP_46_1_proc1_Pipeline_VITIS_LOOP_46_1_fu_90_m_axi_gmem1_ARCACHE;
wire   [2:0] grp_Loop_VITIS_LOOP_46_1_proc1_Pipeline_VITIS_LOOP_46_1_fu_90_m_axi_gmem1_ARPROT;
wire   [3:0] grp_Loop_VITIS_LOOP_46_1_proc1_Pipeline_VITIS_LOOP_46_1_fu_90_m_axi_gmem1_ARQOS;
wire   [3:0] grp_Loop_VITIS_LOOP_46_1_proc1_Pipeline_VITIS_LOOP_46_1_fu_90_m_axi_gmem1_ARREGION;
wire   [0:0] grp_Loop_VITIS_LOOP_46_1_proc1_Pipeline_VITIS_LOOP_46_1_fu_90_m_axi_gmem1_ARUSER;
wire    grp_Loop_VITIS_LOOP_46_1_proc1_Pipeline_VITIS_LOOP_46_1_fu_90_m_axi_gmem1_RREADY;
wire    grp_Loop_VITIS_LOOP_46_1_proc1_Pipeline_VITIS_LOOP_46_1_fu_90_m_axi_gmem1_BREADY;
wire    grp_Loop_VITIS_LOOP_46_1_proc1_Pipeline_VITIS_LOOP_46_1_fu_90_m_axi_gmem2_AWVALID;
wire   [63:0] grp_Loop_VITIS_LOOP_46_1_proc1_Pipeline_VITIS_LOOP_46_1_fu_90_m_axi_gmem2_AWADDR;
wire   [0:0] grp_Loop_VITIS_LOOP_46_1_proc1_Pipeline_VITIS_LOOP_46_1_fu_90_m_axi_gmem2_AWID;
wire   [31:0] grp_Loop_VITIS_LOOP_46_1_proc1_Pipeline_VITIS_LOOP_46_1_fu_90_m_axi_gmem2_AWLEN;
wire   [2:0] grp_Loop_VITIS_LOOP_46_1_proc1_Pipeline_VITIS_LOOP_46_1_fu_90_m_axi_gmem2_AWSIZE;
wire   [1:0] grp_Loop_VITIS_LOOP_46_1_proc1_Pipeline_VITIS_LOOP_46_1_fu_90_m_axi_gmem2_AWBURST;
wire   [1:0] grp_Loop_VITIS_LOOP_46_1_proc1_Pipeline_VITIS_LOOP_46_1_fu_90_m_axi_gmem2_AWLOCK;
wire   [3:0] grp_Loop_VITIS_LOOP_46_1_proc1_Pipeline_VITIS_LOOP_46_1_fu_90_m_axi_gmem2_AWCACHE;
wire   [2:0] grp_Loop_VITIS_LOOP_46_1_proc1_Pipeline_VITIS_LOOP_46_1_fu_90_m_axi_gmem2_AWPROT;
wire   [3:0] grp_Loop_VITIS_LOOP_46_1_proc1_Pipeline_VITIS_LOOP_46_1_fu_90_m_axi_gmem2_AWQOS;
wire   [3:0] grp_Loop_VITIS_LOOP_46_1_proc1_Pipeline_VITIS_LOOP_46_1_fu_90_m_axi_gmem2_AWREGION;
wire   [0:0] grp_Loop_VITIS_LOOP_46_1_proc1_Pipeline_VITIS_LOOP_46_1_fu_90_m_axi_gmem2_AWUSER;
wire    grp_Loop_VITIS_LOOP_46_1_proc1_Pipeline_VITIS_LOOP_46_1_fu_90_m_axi_gmem2_WVALID;
wire   [31:0] grp_Loop_VITIS_LOOP_46_1_proc1_Pipeline_VITIS_LOOP_46_1_fu_90_m_axi_gmem2_WDATA;
wire   [3:0] grp_Loop_VITIS_LOOP_46_1_proc1_Pipeline_VITIS_LOOP_46_1_fu_90_m_axi_gmem2_WSTRB;
wire    grp_Loop_VITIS_LOOP_46_1_proc1_Pipeline_VITIS_LOOP_46_1_fu_90_m_axi_gmem2_WLAST;
wire   [0:0] grp_Loop_VITIS_LOOP_46_1_proc1_Pipeline_VITIS_LOOP_46_1_fu_90_m_axi_gmem2_WID;
wire   [0:0] grp_Loop_VITIS_LOOP_46_1_proc1_Pipeline_VITIS_LOOP_46_1_fu_90_m_axi_gmem2_WUSER;
wire    grp_Loop_VITIS_LOOP_46_1_proc1_Pipeline_VITIS_LOOP_46_1_fu_90_m_axi_gmem2_ARVALID;
wire   [63:0] grp_Loop_VITIS_LOOP_46_1_proc1_Pipeline_VITIS_LOOP_46_1_fu_90_m_axi_gmem2_ARADDR;
wire   [0:0] grp_Loop_VITIS_LOOP_46_1_proc1_Pipeline_VITIS_LOOP_46_1_fu_90_m_axi_gmem2_ARID;
wire   [31:0] grp_Loop_VITIS_LOOP_46_1_proc1_Pipeline_VITIS_LOOP_46_1_fu_90_m_axi_gmem2_ARLEN;
wire   [2:0] grp_Loop_VITIS_LOOP_46_1_proc1_Pipeline_VITIS_LOOP_46_1_fu_90_m_axi_gmem2_ARSIZE;
wire   [1:0] grp_Loop_VITIS_LOOP_46_1_proc1_Pipeline_VITIS_LOOP_46_1_fu_90_m_axi_gmem2_ARBURST;
wire   [1:0] grp_Loop_VITIS_LOOP_46_1_proc1_Pipeline_VITIS_LOOP_46_1_fu_90_m_axi_gmem2_ARLOCK;
wire   [3:0] grp_Loop_VITIS_LOOP_46_1_proc1_Pipeline_VITIS_LOOP_46_1_fu_90_m_axi_gmem2_ARCACHE;
wire   [2:0] grp_Loop_VITIS_LOOP_46_1_proc1_Pipeline_VITIS_LOOP_46_1_fu_90_m_axi_gmem2_ARPROT;
wire   [3:0] grp_Loop_VITIS_LOOP_46_1_proc1_Pipeline_VITIS_LOOP_46_1_fu_90_m_axi_gmem2_ARQOS;
wire   [3:0] grp_Loop_VITIS_LOOP_46_1_proc1_Pipeline_VITIS_LOOP_46_1_fu_90_m_axi_gmem2_ARREGION;
wire   [0:0] grp_Loop_VITIS_LOOP_46_1_proc1_Pipeline_VITIS_LOOP_46_1_fu_90_m_axi_gmem2_ARUSER;
wire    grp_Loop_VITIS_LOOP_46_1_proc1_Pipeline_VITIS_LOOP_46_1_fu_90_m_axi_gmem2_RREADY;
wire    grp_Loop_VITIS_LOOP_46_1_proc1_Pipeline_VITIS_LOOP_46_1_fu_90_m_axi_gmem2_BREADY;
wire   [31:0] grp_Loop_VITIS_LOOP_46_1_proc1_Pipeline_VITIS_LOOP_46_1_fu_90_mapX_data_din;
wire    grp_Loop_VITIS_LOOP_46_1_proc1_Pipeline_VITIS_LOOP_46_1_fu_90_mapX_data_write;
wire   [31:0] grp_Loop_VITIS_LOOP_46_1_proc1_Pipeline_VITIS_LOOP_46_1_fu_90_mapY_data_din;
wire    grp_Loop_VITIS_LOOP_46_1_proc1_Pipeline_VITIS_LOOP_46_1_fu_90_mapY_data_write;
reg    grp_Loop_VITIS_LOOP_46_1_proc1_Pipeline_VITIS_LOOP_46_1_fu_90_ap_start_reg;
wire    ap_CS_fsm_state75;
wire    ap_CS_fsm_state76;
wire  signed [63:0] sext_ln46_fu_139_p1;
wire  signed [63:0] sext_ln46_1_fu_160_p1;
reg    ap_block_state5_io;
reg    ap_block_state1;
wire   [10:0] empty_fu_105_p1;
wire   [10:0] empty_123_fu_113_p1;
wire   [10:0] grp_fu_171_p0;
wire   [10:0] grp_fu_171_p1;
reg    grp_fu_171_ce;
wire    ap_CS_fsm_state2;
wire    ap_CS_fsm_state3;
reg   [75:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
reg    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
wire    ap_ST_fsm_state10_blk;
wire    ap_ST_fsm_state11_blk;
wire    ap_ST_fsm_state12_blk;
wire    ap_ST_fsm_state13_blk;
wire    ap_ST_fsm_state14_blk;
wire    ap_ST_fsm_state15_blk;
wire    ap_ST_fsm_state16_blk;
wire    ap_ST_fsm_state17_blk;
wire    ap_ST_fsm_state18_blk;
wire    ap_ST_fsm_state19_blk;
wire    ap_ST_fsm_state20_blk;
wire    ap_ST_fsm_state21_blk;
wire    ap_ST_fsm_state22_blk;
wire    ap_ST_fsm_state23_blk;
wire    ap_ST_fsm_state24_blk;
wire    ap_ST_fsm_state25_blk;
wire    ap_ST_fsm_state26_blk;
wire    ap_ST_fsm_state27_blk;
wire    ap_ST_fsm_state28_blk;
wire    ap_ST_fsm_state29_blk;
wire    ap_ST_fsm_state30_blk;
wire    ap_ST_fsm_state31_blk;
wire    ap_ST_fsm_state32_blk;
wire    ap_ST_fsm_state33_blk;
wire    ap_ST_fsm_state34_blk;
wire    ap_ST_fsm_state35_blk;
wire    ap_ST_fsm_state36_blk;
wire    ap_ST_fsm_state37_blk;
wire    ap_ST_fsm_state38_blk;
wire    ap_ST_fsm_state39_blk;
wire    ap_ST_fsm_state40_blk;
wire    ap_ST_fsm_state41_blk;
wire    ap_ST_fsm_state42_blk;
wire    ap_ST_fsm_state43_blk;
wire    ap_ST_fsm_state44_blk;
wire    ap_ST_fsm_state45_blk;
wire    ap_ST_fsm_state46_blk;
wire    ap_ST_fsm_state47_blk;
wire    ap_ST_fsm_state48_blk;
wire    ap_ST_fsm_state49_blk;
wire    ap_ST_fsm_state50_blk;
wire    ap_ST_fsm_state51_blk;
wire    ap_ST_fsm_state52_blk;
wire    ap_ST_fsm_state53_blk;
wire    ap_ST_fsm_state54_blk;
wire    ap_ST_fsm_state55_blk;
wire    ap_ST_fsm_state56_blk;
wire    ap_ST_fsm_state57_blk;
wire    ap_ST_fsm_state58_blk;
wire    ap_ST_fsm_state59_blk;
wire    ap_ST_fsm_state60_blk;
wire    ap_ST_fsm_state61_blk;
wire    ap_ST_fsm_state62_blk;
wire    ap_ST_fsm_state63_blk;
wire    ap_ST_fsm_state64_blk;
wire    ap_ST_fsm_state65_blk;
wire    ap_ST_fsm_state66_blk;
wire    ap_ST_fsm_state67_blk;
wire    ap_ST_fsm_state68_blk;
wire    ap_ST_fsm_state69_blk;
wire    ap_ST_fsm_state70_blk;
wire    ap_ST_fsm_state71_blk;
wire    ap_ST_fsm_state72_blk;
wire    ap_ST_fsm_state73_blk;
wire    ap_ST_fsm_state74_blk;
wire    ap_ST_fsm_state75_blk;
reg    ap_ST_fsm_state76_blk;
wire   [21:0] grp_fu_171_p00;
wire   [21:0] grp_fu_171_p10;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 start_once_reg = 1'b0;
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 76'd1;
#0 grp_Loop_VITIS_LOOP_46_1_proc1_Pipeline_VITIS_LOOP_46_1_fu_90_ap_start_reg = 1'b0;
end

remap_accel_Loop_VITIS_LOOP_46_1_proc1_Pipeline_VITIS_LOOP_46_1 grp_Loop_VITIS_LOOP_46_1_proc1_Pipeline_VITIS_LOOP_46_1_fu_90(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_Loop_VITIS_LOOP_46_1_proc1_Pipeline_VITIS_LOOP_46_1_fu_90_ap_start),
    .ap_done(grp_Loop_VITIS_LOOP_46_1_proc1_Pipeline_VITIS_LOOP_46_1_fu_90_ap_done),
    .ap_idle(grp_Loop_VITIS_LOOP_46_1_proc1_Pipeline_VITIS_LOOP_46_1_fu_90_ap_idle),
    .ap_ready(grp_Loop_VITIS_LOOP_46_1_proc1_Pipeline_VITIS_LOOP_46_1_fu_90_ap_ready),
    .m_axi_gmem1_AWVALID(grp_Loop_VITIS_LOOP_46_1_proc1_Pipeline_VITIS_LOOP_46_1_fu_90_m_axi_gmem1_AWVALID),
    .m_axi_gmem1_AWREADY(1'b0),
    .m_axi_gmem1_AWADDR(grp_Loop_VITIS_LOOP_46_1_proc1_Pipeline_VITIS_LOOP_46_1_fu_90_m_axi_gmem1_AWADDR),
    .m_axi_gmem1_AWID(grp_Loop_VITIS_LOOP_46_1_proc1_Pipeline_VITIS_LOOP_46_1_fu_90_m_axi_gmem1_AWID),
    .m_axi_gmem1_AWLEN(grp_Loop_VITIS_LOOP_46_1_proc1_Pipeline_VITIS_LOOP_46_1_fu_90_m_axi_gmem1_AWLEN),
    .m_axi_gmem1_AWSIZE(grp_Loop_VITIS_LOOP_46_1_proc1_Pipeline_VITIS_LOOP_46_1_fu_90_m_axi_gmem1_AWSIZE),
    .m_axi_gmem1_AWBURST(grp_Loop_VITIS_LOOP_46_1_proc1_Pipeline_VITIS_LOOP_46_1_fu_90_m_axi_gmem1_AWBURST),
    .m_axi_gmem1_AWLOCK(grp_Loop_VITIS_LOOP_46_1_proc1_Pipeline_VITIS_LOOP_46_1_fu_90_m_axi_gmem1_AWLOCK),
    .m_axi_gmem1_AWCACHE(grp_Loop_VITIS_LOOP_46_1_proc1_Pipeline_VITIS_LOOP_46_1_fu_90_m_axi_gmem1_AWCACHE),
    .m_axi_gmem1_AWPROT(grp_Loop_VITIS_LOOP_46_1_proc1_Pipeline_VITIS_LOOP_46_1_fu_90_m_axi_gmem1_AWPROT),
    .m_axi_gmem1_AWQOS(grp_Loop_VITIS_LOOP_46_1_proc1_Pipeline_VITIS_LOOP_46_1_fu_90_m_axi_gmem1_AWQOS),
    .m_axi_gmem1_AWREGION(grp_Loop_VITIS_LOOP_46_1_proc1_Pipeline_VITIS_LOOP_46_1_fu_90_m_axi_gmem1_AWREGION),
    .m_axi_gmem1_AWUSER(grp_Loop_VITIS_LOOP_46_1_proc1_Pipeline_VITIS_LOOP_46_1_fu_90_m_axi_gmem1_AWUSER),
    .m_axi_gmem1_WVALID(grp_Loop_VITIS_LOOP_46_1_proc1_Pipeline_VITIS_LOOP_46_1_fu_90_m_axi_gmem1_WVALID),
    .m_axi_gmem1_WREADY(1'b0),
    .m_axi_gmem1_WDATA(grp_Loop_VITIS_LOOP_46_1_proc1_Pipeline_VITIS_LOOP_46_1_fu_90_m_axi_gmem1_WDATA),
    .m_axi_gmem1_WSTRB(grp_Loop_VITIS_LOOP_46_1_proc1_Pipeline_VITIS_LOOP_46_1_fu_90_m_axi_gmem1_WSTRB),
    .m_axi_gmem1_WLAST(grp_Loop_VITIS_LOOP_46_1_proc1_Pipeline_VITIS_LOOP_46_1_fu_90_m_axi_gmem1_WLAST),
    .m_axi_gmem1_WID(grp_Loop_VITIS_LOOP_46_1_proc1_Pipeline_VITIS_LOOP_46_1_fu_90_m_axi_gmem1_WID),
    .m_axi_gmem1_WUSER(grp_Loop_VITIS_LOOP_46_1_proc1_Pipeline_VITIS_LOOP_46_1_fu_90_m_axi_gmem1_WUSER),
    .m_axi_gmem1_ARVALID(grp_Loop_VITIS_LOOP_46_1_proc1_Pipeline_VITIS_LOOP_46_1_fu_90_m_axi_gmem1_ARVALID),
    .m_axi_gmem1_ARREADY(m_axi_gmem1_ARREADY),
    .m_axi_gmem1_ARADDR(grp_Loop_VITIS_LOOP_46_1_proc1_Pipeline_VITIS_LOOP_46_1_fu_90_m_axi_gmem1_ARADDR),
    .m_axi_gmem1_ARID(grp_Loop_VITIS_LOOP_46_1_proc1_Pipeline_VITIS_LOOP_46_1_fu_90_m_axi_gmem1_ARID),
    .m_axi_gmem1_ARLEN(grp_Loop_VITIS_LOOP_46_1_proc1_Pipeline_VITIS_LOOP_46_1_fu_90_m_axi_gmem1_ARLEN),
    .m_axi_gmem1_ARSIZE(grp_Loop_VITIS_LOOP_46_1_proc1_Pipeline_VITIS_LOOP_46_1_fu_90_m_axi_gmem1_ARSIZE),
    .m_axi_gmem1_ARBURST(grp_Loop_VITIS_LOOP_46_1_proc1_Pipeline_VITIS_LOOP_46_1_fu_90_m_axi_gmem1_ARBURST),
    .m_axi_gmem1_ARLOCK(grp_Loop_VITIS_LOOP_46_1_proc1_Pipeline_VITIS_LOOP_46_1_fu_90_m_axi_gmem1_ARLOCK),
    .m_axi_gmem1_ARCACHE(grp_Loop_VITIS_LOOP_46_1_proc1_Pipeline_VITIS_LOOP_46_1_fu_90_m_axi_gmem1_ARCACHE),
    .m_axi_gmem1_ARPROT(grp_Loop_VITIS_LOOP_46_1_proc1_Pipeline_VITIS_LOOP_46_1_fu_90_m_axi_gmem1_ARPROT),
    .m_axi_gmem1_ARQOS(grp_Loop_VITIS_LOOP_46_1_proc1_Pipeline_VITIS_LOOP_46_1_fu_90_m_axi_gmem1_ARQOS),
    .m_axi_gmem1_ARREGION(grp_Loop_VITIS_LOOP_46_1_proc1_Pipeline_VITIS_LOOP_46_1_fu_90_m_axi_gmem1_ARREGION),
    .m_axi_gmem1_ARUSER(grp_Loop_VITIS_LOOP_46_1_proc1_Pipeline_VITIS_LOOP_46_1_fu_90_m_axi_gmem1_ARUSER),
    .m_axi_gmem1_RVALID(m_axi_gmem1_RVALID),
    .m_axi_gmem1_RREADY(grp_Loop_VITIS_LOOP_46_1_proc1_Pipeline_VITIS_LOOP_46_1_fu_90_m_axi_gmem1_RREADY),
    .m_axi_gmem1_RDATA(m_axi_gmem1_RDATA),
    .m_axi_gmem1_RLAST(m_axi_gmem1_RLAST),
    .m_axi_gmem1_RID(m_axi_gmem1_RID),
    .m_axi_gmem1_RFIFONUM(m_axi_gmem1_RFIFONUM),
    .m_axi_gmem1_RUSER(m_axi_gmem1_RUSER),
    .m_axi_gmem1_RRESP(m_axi_gmem1_RRESP),
    .m_axi_gmem1_BVALID(1'b0),
    .m_axi_gmem1_BREADY(grp_Loop_VITIS_LOOP_46_1_proc1_Pipeline_VITIS_LOOP_46_1_fu_90_m_axi_gmem1_BREADY),
    .m_axi_gmem1_BRESP(2'd0),
    .m_axi_gmem1_BID(1'd0),
    .m_axi_gmem1_BUSER(1'd0),
    .m_axi_gmem2_AWVALID(grp_Loop_VITIS_LOOP_46_1_proc1_Pipeline_VITIS_LOOP_46_1_fu_90_m_axi_gmem2_AWVALID),
    .m_axi_gmem2_AWREADY(1'b0),
    .m_axi_gmem2_AWADDR(grp_Loop_VITIS_LOOP_46_1_proc1_Pipeline_VITIS_LOOP_46_1_fu_90_m_axi_gmem2_AWADDR),
    .m_axi_gmem2_AWID(grp_Loop_VITIS_LOOP_46_1_proc1_Pipeline_VITIS_LOOP_46_1_fu_90_m_axi_gmem2_AWID),
    .m_axi_gmem2_AWLEN(grp_Loop_VITIS_LOOP_46_1_proc1_Pipeline_VITIS_LOOP_46_1_fu_90_m_axi_gmem2_AWLEN),
    .m_axi_gmem2_AWSIZE(grp_Loop_VITIS_LOOP_46_1_proc1_Pipeline_VITIS_LOOP_46_1_fu_90_m_axi_gmem2_AWSIZE),
    .m_axi_gmem2_AWBURST(grp_Loop_VITIS_LOOP_46_1_proc1_Pipeline_VITIS_LOOP_46_1_fu_90_m_axi_gmem2_AWBURST),
    .m_axi_gmem2_AWLOCK(grp_Loop_VITIS_LOOP_46_1_proc1_Pipeline_VITIS_LOOP_46_1_fu_90_m_axi_gmem2_AWLOCK),
    .m_axi_gmem2_AWCACHE(grp_Loop_VITIS_LOOP_46_1_proc1_Pipeline_VITIS_LOOP_46_1_fu_90_m_axi_gmem2_AWCACHE),
    .m_axi_gmem2_AWPROT(grp_Loop_VITIS_LOOP_46_1_proc1_Pipeline_VITIS_LOOP_46_1_fu_90_m_axi_gmem2_AWPROT),
    .m_axi_gmem2_AWQOS(grp_Loop_VITIS_LOOP_46_1_proc1_Pipeline_VITIS_LOOP_46_1_fu_90_m_axi_gmem2_AWQOS),
    .m_axi_gmem2_AWREGION(grp_Loop_VITIS_LOOP_46_1_proc1_Pipeline_VITIS_LOOP_46_1_fu_90_m_axi_gmem2_AWREGION),
    .m_axi_gmem2_AWUSER(grp_Loop_VITIS_LOOP_46_1_proc1_Pipeline_VITIS_LOOP_46_1_fu_90_m_axi_gmem2_AWUSER),
    .m_axi_gmem2_WVALID(grp_Loop_VITIS_LOOP_46_1_proc1_Pipeline_VITIS_LOOP_46_1_fu_90_m_axi_gmem2_WVALID),
    .m_axi_gmem2_WREADY(1'b0),
    .m_axi_gmem2_WDATA(grp_Loop_VITIS_LOOP_46_1_proc1_Pipeline_VITIS_LOOP_46_1_fu_90_m_axi_gmem2_WDATA),
    .m_axi_gmem2_WSTRB(grp_Loop_VITIS_LOOP_46_1_proc1_Pipeline_VITIS_LOOP_46_1_fu_90_m_axi_gmem2_WSTRB),
    .m_axi_gmem2_WLAST(grp_Loop_VITIS_LOOP_46_1_proc1_Pipeline_VITIS_LOOP_46_1_fu_90_m_axi_gmem2_WLAST),
    .m_axi_gmem2_WID(grp_Loop_VITIS_LOOP_46_1_proc1_Pipeline_VITIS_LOOP_46_1_fu_90_m_axi_gmem2_WID),
    .m_axi_gmem2_WUSER(grp_Loop_VITIS_LOOP_46_1_proc1_Pipeline_VITIS_LOOP_46_1_fu_90_m_axi_gmem2_WUSER),
    .m_axi_gmem2_ARVALID(grp_Loop_VITIS_LOOP_46_1_proc1_Pipeline_VITIS_LOOP_46_1_fu_90_m_axi_gmem2_ARVALID),
    .m_axi_gmem2_ARREADY(m_axi_gmem2_ARREADY),
    .m_axi_gmem2_ARADDR(grp_Loop_VITIS_LOOP_46_1_proc1_Pipeline_VITIS_LOOP_46_1_fu_90_m_axi_gmem2_ARADDR),
    .m_axi_gmem2_ARID(grp_Loop_VITIS_LOOP_46_1_proc1_Pipeline_VITIS_LOOP_46_1_fu_90_m_axi_gmem2_ARID),
    .m_axi_gmem2_ARLEN(grp_Loop_VITIS_LOOP_46_1_proc1_Pipeline_VITIS_LOOP_46_1_fu_90_m_axi_gmem2_ARLEN),
    .m_axi_gmem2_ARSIZE(grp_Loop_VITIS_LOOP_46_1_proc1_Pipeline_VITIS_LOOP_46_1_fu_90_m_axi_gmem2_ARSIZE),
    .m_axi_gmem2_ARBURST(grp_Loop_VITIS_LOOP_46_1_proc1_Pipeline_VITIS_LOOP_46_1_fu_90_m_axi_gmem2_ARBURST),
    .m_axi_gmem2_ARLOCK(grp_Loop_VITIS_LOOP_46_1_proc1_Pipeline_VITIS_LOOP_46_1_fu_90_m_axi_gmem2_ARLOCK),
    .m_axi_gmem2_ARCACHE(grp_Loop_VITIS_LOOP_46_1_proc1_Pipeline_VITIS_LOOP_46_1_fu_90_m_axi_gmem2_ARCACHE),
    .m_axi_gmem2_ARPROT(grp_Loop_VITIS_LOOP_46_1_proc1_Pipeline_VITIS_LOOP_46_1_fu_90_m_axi_gmem2_ARPROT),
    .m_axi_gmem2_ARQOS(grp_Loop_VITIS_LOOP_46_1_proc1_Pipeline_VITIS_LOOP_46_1_fu_90_m_axi_gmem2_ARQOS),
    .m_axi_gmem2_ARREGION(grp_Loop_VITIS_LOOP_46_1_proc1_Pipeline_VITIS_LOOP_46_1_fu_90_m_axi_gmem2_ARREGION),
    .m_axi_gmem2_ARUSER(grp_Loop_VITIS_LOOP_46_1_proc1_Pipeline_VITIS_LOOP_46_1_fu_90_m_axi_gmem2_ARUSER),
    .m_axi_gmem2_RVALID(m_axi_gmem2_RVALID),
    .m_axi_gmem2_RREADY(grp_Loop_VITIS_LOOP_46_1_proc1_Pipeline_VITIS_LOOP_46_1_fu_90_m_axi_gmem2_RREADY),
    .m_axi_gmem2_RDATA(m_axi_gmem2_RDATA),
    .m_axi_gmem2_RLAST(m_axi_gmem2_RLAST),
    .m_axi_gmem2_RID(m_axi_gmem2_RID),
    .m_axi_gmem2_RFIFONUM(m_axi_gmem2_RFIFONUM),
    .m_axi_gmem2_RUSER(m_axi_gmem2_RUSER),
    .m_axi_gmem2_RRESP(m_axi_gmem2_RRESP),
    .m_axi_gmem2_BVALID(1'b0),
    .m_axi_gmem2_BREADY(grp_Loop_VITIS_LOOP_46_1_proc1_Pipeline_VITIS_LOOP_46_1_fu_90_m_axi_gmem2_BREADY),
    .m_axi_gmem2_BRESP(2'd0),
    .m_axi_gmem2_BID(1'd0),
    .m_axi_gmem2_BUSER(1'd0),
    .mapX_data_din(grp_Loop_VITIS_LOOP_46_1_proc1_Pipeline_VITIS_LOOP_46_1_fu_90_mapX_data_din),
    .mapX_data_num_data_valid(2'd0),
    .mapX_data_fifo_cap(2'd0),
    .mapX_data_full_n(mapX_data_full_n),
    .mapX_data_write(grp_Loop_VITIS_LOOP_46_1_proc1_Pipeline_VITIS_LOOP_46_1_fu_90_mapX_data_write),
    .mapY_data_din(grp_Loop_VITIS_LOOP_46_1_proc1_Pipeline_VITIS_LOOP_46_1_fu_90_mapY_data_din),
    .mapY_data_num_data_valid(2'd0),
    .mapY_data_fifo_cap(2'd0),
    .mapY_data_full_n(mapY_data_full_n),
    .mapY_data_write(grp_Loop_VITIS_LOOP_46_1_proc1_Pipeline_VITIS_LOOP_46_1_fu_90_mapY_data_write),
    .sext_ln46_1(trunc_ln46_1_reg_214),
    .sext_ln46(trunc_ln_reg_204),
    .trunc_ln46_2(trunc_ln46_reg_193)
);

remap_accel_mul_mul_11ns_11ns_22_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 22 ))
mul_mul_11ns_11ns_22_4_1_U12(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_171_p0),
    .din1(grp_fu_171_p1),
    .ce(grp_fu_171_ce),
    .dout(grp_fu_171_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((grp_Loop_VITIS_LOOP_46_1_proc1_Pipeline_VITIS_LOOP_46_1_fu_90_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state76))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_Loop_VITIS_LOOP_46_1_proc1_Pipeline_VITIS_LOOP_46_1_fu_90_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state75)) begin
            grp_Loop_VITIS_LOOP_46_1_proc1_Pipeline_VITIS_LOOP_46_1_fu_90_ap_start_reg <= 1'b1;
        end else if ((grp_Loop_VITIS_LOOP_46_1_proc1_Pipeline_VITIS_LOOP_46_1_fu_90_ap_ready == 1'b1)) begin
            grp_Loop_VITIS_LOOP_46_1_proc1_Pipeline_VITIS_LOOP_46_1_fu_90_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        start_once_reg <= 1'b0;
    end else begin
        if (((real_start == 1'b1) & (internal_ap_ready == 1'b0))) begin
            start_once_reg <= 1'b1;
        end else if ((internal_ap_ready == 1'b1)) begin
            start_once_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        imgOutput_size_reg_188 <= grp_fu_171_p2;
        trunc_ln46_reg_193 <= trunc_ln46_fu_121_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        trunc_ln46_1_reg_214 <= {{map_y[63:2]}};
        trunc_ln_reg_204 <= {{map_x[63:2]}};
    end
end

assign ap_ST_fsm_state10_blk = 1'b0;

assign ap_ST_fsm_state11_blk = 1'b0;

assign ap_ST_fsm_state12_blk = 1'b0;

assign ap_ST_fsm_state13_blk = 1'b0;

assign ap_ST_fsm_state14_blk = 1'b0;

assign ap_ST_fsm_state15_blk = 1'b0;

assign ap_ST_fsm_state16_blk = 1'b0;

assign ap_ST_fsm_state17_blk = 1'b0;

assign ap_ST_fsm_state18_blk = 1'b0;

assign ap_ST_fsm_state19_blk = 1'b0;

always @ (*) begin
    if (((ap_done_reg == 1'b1) | (real_start == 1'b0))) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state20_blk = 1'b0;

assign ap_ST_fsm_state21_blk = 1'b0;

assign ap_ST_fsm_state22_blk = 1'b0;

assign ap_ST_fsm_state23_blk = 1'b0;

assign ap_ST_fsm_state24_blk = 1'b0;

assign ap_ST_fsm_state25_blk = 1'b0;

assign ap_ST_fsm_state26_blk = 1'b0;

assign ap_ST_fsm_state27_blk = 1'b0;

assign ap_ST_fsm_state28_blk = 1'b0;

assign ap_ST_fsm_state29_blk = 1'b0;

assign ap_ST_fsm_state2_blk = 1'b0;

assign ap_ST_fsm_state30_blk = 1'b0;

assign ap_ST_fsm_state31_blk = 1'b0;

assign ap_ST_fsm_state32_blk = 1'b0;

assign ap_ST_fsm_state33_blk = 1'b0;

assign ap_ST_fsm_state34_blk = 1'b0;

assign ap_ST_fsm_state35_blk = 1'b0;

assign ap_ST_fsm_state36_blk = 1'b0;

assign ap_ST_fsm_state37_blk = 1'b0;

assign ap_ST_fsm_state38_blk = 1'b0;

assign ap_ST_fsm_state39_blk = 1'b0;

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state40_blk = 1'b0;

assign ap_ST_fsm_state41_blk = 1'b0;

assign ap_ST_fsm_state42_blk = 1'b0;

assign ap_ST_fsm_state43_blk = 1'b0;

assign ap_ST_fsm_state44_blk = 1'b0;

assign ap_ST_fsm_state45_blk = 1'b0;

assign ap_ST_fsm_state46_blk = 1'b0;

assign ap_ST_fsm_state47_blk = 1'b0;

assign ap_ST_fsm_state48_blk = 1'b0;

assign ap_ST_fsm_state49_blk = 1'b0;

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state50_blk = 1'b0;

assign ap_ST_fsm_state51_blk = 1'b0;

assign ap_ST_fsm_state52_blk = 1'b0;

assign ap_ST_fsm_state53_blk = 1'b0;

assign ap_ST_fsm_state54_blk = 1'b0;

assign ap_ST_fsm_state55_blk = 1'b0;

assign ap_ST_fsm_state56_blk = 1'b0;

assign ap_ST_fsm_state57_blk = 1'b0;

assign ap_ST_fsm_state58_blk = 1'b0;

assign ap_ST_fsm_state59_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state5_io)) begin
        ap_ST_fsm_state5_blk = 1'b1;
    end else begin
        ap_ST_fsm_state5_blk = 1'b0;
    end
end

assign ap_ST_fsm_state60_blk = 1'b0;

assign ap_ST_fsm_state61_blk = 1'b0;

assign ap_ST_fsm_state62_blk = 1'b0;

assign ap_ST_fsm_state63_blk = 1'b0;

assign ap_ST_fsm_state64_blk = 1'b0;

assign ap_ST_fsm_state65_blk = 1'b0;

assign ap_ST_fsm_state66_blk = 1'b0;

assign ap_ST_fsm_state67_blk = 1'b0;

assign ap_ST_fsm_state68_blk = 1'b0;

assign ap_ST_fsm_state69_blk = 1'b0;

assign ap_ST_fsm_state6_blk = 1'b0;

assign ap_ST_fsm_state70_blk = 1'b0;

assign ap_ST_fsm_state71_blk = 1'b0;

assign ap_ST_fsm_state72_blk = 1'b0;

assign ap_ST_fsm_state73_blk = 1'b0;

assign ap_ST_fsm_state74_blk = 1'b0;

assign ap_ST_fsm_state75_blk = 1'b0;

always @ (*) begin
    if ((grp_Loop_VITIS_LOOP_46_1_proc1_Pipeline_VITIS_LOOP_46_1_fu_90_ap_done == 1'b0)) begin
        ap_ST_fsm_state76_blk = 1'b1;
    end else begin
        ap_ST_fsm_state76_blk = 1'b0;
    end
end

assign ap_ST_fsm_state7_blk = 1'b0;

assign ap_ST_fsm_state8_blk = 1'b0;

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if (((grp_Loop_VITIS_LOOP_46_1_proc1_Pipeline_VITIS_LOOP_46_1_fu_90_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state76))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((real_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        gmem1_blk_n_AR = m_axi_gmem1_ARREADY;
    end else begin
        gmem1_blk_n_AR = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        gmem2_blk_n_AR = m_axi_gmem2_ARREADY;
    end else begin
        gmem2_blk_n_AR = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state4) | (~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1)))) begin
        grp_fu_171_ce = 1'b1;
    end else begin
        grp_fu_171_ce = 1'b0;
    end
end

always @ (*) begin
    if (((grp_Loop_VITIS_LOOP_46_1_proc1_Pipeline_VITIS_LOOP_46_1_fu_90_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state76))) begin
        internal_ap_ready = 1'b1;
    end else begin
        internal_ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state5_io) & (1'b1 == ap_CS_fsm_state5))) begin
        m_axi_gmem1_ARADDR = sext_ln46_fu_139_p1;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state75))) begin
        m_axi_gmem1_ARADDR = grp_Loop_VITIS_LOOP_46_1_proc1_Pipeline_VITIS_LOOP_46_1_fu_90_m_axi_gmem1_ARADDR;
    end else begin
        m_axi_gmem1_ARADDR = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state75))) begin
        m_axi_gmem1_ARBURST = grp_Loop_VITIS_LOOP_46_1_proc1_Pipeline_VITIS_LOOP_46_1_fu_90_m_axi_gmem1_ARBURST;
    end else begin
        m_axi_gmem1_ARBURST = 2'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state75))) begin
        m_axi_gmem1_ARCACHE = grp_Loop_VITIS_LOOP_46_1_proc1_Pipeline_VITIS_LOOP_46_1_fu_90_m_axi_gmem1_ARCACHE;
    end else begin
        m_axi_gmem1_ARCACHE = 4'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state75))) begin
        m_axi_gmem1_ARID = grp_Loop_VITIS_LOOP_46_1_proc1_Pipeline_VITIS_LOOP_46_1_fu_90_m_axi_gmem1_ARID;
    end else begin
        m_axi_gmem1_ARID = 1'd0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state5_io) & (1'b1 == ap_CS_fsm_state5))) begin
        m_axi_gmem1_ARLEN = zext_ln40_fu_124_p1;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state75))) begin
        m_axi_gmem1_ARLEN = grp_Loop_VITIS_LOOP_46_1_proc1_Pipeline_VITIS_LOOP_46_1_fu_90_m_axi_gmem1_ARLEN;
    end else begin
        m_axi_gmem1_ARLEN = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state75))) begin
        m_axi_gmem1_ARLOCK = grp_Loop_VITIS_LOOP_46_1_proc1_Pipeline_VITIS_LOOP_46_1_fu_90_m_axi_gmem1_ARLOCK;
    end else begin
        m_axi_gmem1_ARLOCK = 2'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state75))) begin
        m_axi_gmem1_ARPROT = grp_Loop_VITIS_LOOP_46_1_proc1_Pipeline_VITIS_LOOP_46_1_fu_90_m_axi_gmem1_ARPROT;
    end else begin
        m_axi_gmem1_ARPROT = 3'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state75))) begin
        m_axi_gmem1_ARQOS = grp_Loop_VITIS_LOOP_46_1_proc1_Pipeline_VITIS_LOOP_46_1_fu_90_m_axi_gmem1_ARQOS;
    end else begin
        m_axi_gmem1_ARQOS = 4'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state75))) begin
        m_axi_gmem1_ARREGION = grp_Loop_VITIS_LOOP_46_1_proc1_Pipeline_VITIS_LOOP_46_1_fu_90_m_axi_gmem1_ARREGION;
    end else begin
        m_axi_gmem1_ARREGION = 4'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state75))) begin
        m_axi_gmem1_ARSIZE = grp_Loop_VITIS_LOOP_46_1_proc1_Pipeline_VITIS_LOOP_46_1_fu_90_m_axi_gmem1_ARSIZE;
    end else begin
        m_axi_gmem1_ARSIZE = 3'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state75))) begin
        m_axi_gmem1_ARUSER = grp_Loop_VITIS_LOOP_46_1_proc1_Pipeline_VITIS_LOOP_46_1_fu_90_m_axi_gmem1_ARUSER;
    end else begin
        m_axi_gmem1_ARUSER = 1'd0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state5_io) & (1'b1 == ap_CS_fsm_state5))) begin
        m_axi_gmem1_ARVALID = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state75))) begin
        m_axi_gmem1_ARVALID = grp_Loop_VITIS_LOOP_46_1_proc1_Pipeline_VITIS_LOOP_46_1_fu_90_m_axi_gmem1_ARVALID;
    end else begin
        m_axi_gmem1_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state75))) begin
        m_axi_gmem1_RREADY = grp_Loop_VITIS_LOOP_46_1_proc1_Pipeline_VITIS_LOOP_46_1_fu_90_m_axi_gmem1_RREADY;
    end else begin
        m_axi_gmem1_RREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state5_io) & (1'b1 == ap_CS_fsm_state5))) begin
        m_axi_gmem2_ARADDR = sext_ln46_1_fu_160_p1;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state75))) begin
        m_axi_gmem2_ARADDR = grp_Loop_VITIS_LOOP_46_1_proc1_Pipeline_VITIS_LOOP_46_1_fu_90_m_axi_gmem2_ARADDR;
    end else begin
        m_axi_gmem2_ARADDR = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state75))) begin
        m_axi_gmem2_ARBURST = grp_Loop_VITIS_LOOP_46_1_proc1_Pipeline_VITIS_LOOP_46_1_fu_90_m_axi_gmem2_ARBURST;
    end else begin
        m_axi_gmem2_ARBURST = 2'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state75))) begin
        m_axi_gmem2_ARCACHE = grp_Loop_VITIS_LOOP_46_1_proc1_Pipeline_VITIS_LOOP_46_1_fu_90_m_axi_gmem2_ARCACHE;
    end else begin
        m_axi_gmem2_ARCACHE = 4'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state75))) begin
        m_axi_gmem2_ARID = grp_Loop_VITIS_LOOP_46_1_proc1_Pipeline_VITIS_LOOP_46_1_fu_90_m_axi_gmem2_ARID;
    end else begin
        m_axi_gmem2_ARID = 1'd0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state5_io) & (1'b1 == ap_CS_fsm_state5))) begin
        m_axi_gmem2_ARLEN = zext_ln40_fu_124_p1;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state75))) begin
        m_axi_gmem2_ARLEN = grp_Loop_VITIS_LOOP_46_1_proc1_Pipeline_VITIS_LOOP_46_1_fu_90_m_axi_gmem2_ARLEN;
    end else begin
        m_axi_gmem2_ARLEN = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state75))) begin
        m_axi_gmem2_ARLOCK = grp_Loop_VITIS_LOOP_46_1_proc1_Pipeline_VITIS_LOOP_46_1_fu_90_m_axi_gmem2_ARLOCK;
    end else begin
        m_axi_gmem2_ARLOCK = 2'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state75))) begin
        m_axi_gmem2_ARPROT = grp_Loop_VITIS_LOOP_46_1_proc1_Pipeline_VITIS_LOOP_46_1_fu_90_m_axi_gmem2_ARPROT;
    end else begin
        m_axi_gmem2_ARPROT = 3'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state75))) begin
        m_axi_gmem2_ARQOS = grp_Loop_VITIS_LOOP_46_1_proc1_Pipeline_VITIS_LOOP_46_1_fu_90_m_axi_gmem2_ARQOS;
    end else begin
        m_axi_gmem2_ARQOS = 4'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state75))) begin
        m_axi_gmem2_ARREGION = grp_Loop_VITIS_LOOP_46_1_proc1_Pipeline_VITIS_LOOP_46_1_fu_90_m_axi_gmem2_ARREGION;
    end else begin
        m_axi_gmem2_ARREGION = 4'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state75))) begin
        m_axi_gmem2_ARSIZE = grp_Loop_VITIS_LOOP_46_1_proc1_Pipeline_VITIS_LOOP_46_1_fu_90_m_axi_gmem2_ARSIZE;
    end else begin
        m_axi_gmem2_ARSIZE = 3'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state75))) begin
        m_axi_gmem2_ARUSER = grp_Loop_VITIS_LOOP_46_1_proc1_Pipeline_VITIS_LOOP_46_1_fu_90_m_axi_gmem2_ARUSER;
    end else begin
        m_axi_gmem2_ARUSER = 1'd0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state5_io) & (1'b1 == ap_CS_fsm_state5))) begin
        m_axi_gmem2_ARVALID = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state75))) begin
        m_axi_gmem2_ARVALID = grp_Loop_VITIS_LOOP_46_1_proc1_Pipeline_VITIS_LOOP_46_1_fu_90_m_axi_gmem2_ARVALID;
    end else begin
        m_axi_gmem2_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state75))) begin
        m_axi_gmem2_RREADY = grp_Loop_VITIS_LOOP_46_1_proc1_Pipeline_VITIS_LOOP_46_1_fu_90_m_axi_gmem2_RREADY;
    end else begin
        m_axi_gmem2_RREADY = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state76)) begin
        mapX_data_write = grp_Loop_VITIS_LOOP_46_1_proc1_Pipeline_VITIS_LOOP_46_1_fu_90_mapX_data_write;
    end else begin
        mapX_data_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state76)) begin
        mapY_data_write = grp_Loop_VITIS_LOOP_46_1_proc1_Pipeline_VITIS_LOOP_46_1_fu_90_mapY_data_write;
    end else begin
        mapY_data_write = 1'b0;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (start_full_n == 1'b0))) begin
        real_start = 1'b0;
    end else begin
        real_start = ap_start;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (real_start == 1'b1))) begin
        start_write = 1'b1;
    end else begin
        start_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            if (((1'b0 == ap_block_state5_io) & (1'b1 == ap_CS_fsm_state5))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state25;
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_state27;
        end
        ap_ST_fsm_state27 : begin
            ap_NS_fsm = ap_ST_fsm_state28;
        end
        ap_ST_fsm_state28 : begin
            ap_NS_fsm = ap_ST_fsm_state29;
        end
        ap_ST_fsm_state29 : begin
            ap_NS_fsm = ap_ST_fsm_state30;
        end
        ap_ST_fsm_state30 : begin
            ap_NS_fsm = ap_ST_fsm_state31;
        end
        ap_ST_fsm_state31 : begin
            ap_NS_fsm = ap_ST_fsm_state32;
        end
        ap_ST_fsm_state32 : begin
            ap_NS_fsm = ap_ST_fsm_state33;
        end
        ap_ST_fsm_state33 : begin
            ap_NS_fsm = ap_ST_fsm_state34;
        end
        ap_ST_fsm_state34 : begin
            ap_NS_fsm = ap_ST_fsm_state35;
        end
        ap_ST_fsm_state35 : begin
            ap_NS_fsm = ap_ST_fsm_state36;
        end
        ap_ST_fsm_state36 : begin
            ap_NS_fsm = ap_ST_fsm_state37;
        end
        ap_ST_fsm_state37 : begin
            ap_NS_fsm = ap_ST_fsm_state38;
        end
        ap_ST_fsm_state38 : begin
            ap_NS_fsm = ap_ST_fsm_state39;
        end
        ap_ST_fsm_state39 : begin
            ap_NS_fsm = ap_ST_fsm_state40;
        end
        ap_ST_fsm_state40 : begin
            ap_NS_fsm = ap_ST_fsm_state41;
        end
        ap_ST_fsm_state41 : begin
            ap_NS_fsm = ap_ST_fsm_state42;
        end
        ap_ST_fsm_state42 : begin
            ap_NS_fsm = ap_ST_fsm_state43;
        end
        ap_ST_fsm_state43 : begin
            ap_NS_fsm = ap_ST_fsm_state44;
        end
        ap_ST_fsm_state44 : begin
            ap_NS_fsm = ap_ST_fsm_state45;
        end
        ap_ST_fsm_state45 : begin
            ap_NS_fsm = ap_ST_fsm_state46;
        end
        ap_ST_fsm_state46 : begin
            ap_NS_fsm = ap_ST_fsm_state47;
        end
        ap_ST_fsm_state47 : begin
            ap_NS_fsm = ap_ST_fsm_state48;
        end
        ap_ST_fsm_state48 : begin
            ap_NS_fsm = ap_ST_fsm_state49;
        end
        ap_ST_fsm_state49 : begin
            ap_NS_fsm = ap_ST_fsm_state50;
        end
        ap_ST_fsm_state50 : begin
            ap_NS_fsm = ap_ST_fsm_state51;
        end
        ap_ST_fsm_state51 : begin
            ap_NS_fsm = ap_ST_fsm_state52;
        end
        ap_ST_fsm_state52 : begin
            ap_NS_fsm = ap_ST_fsm_state53;
        end
        ap_ST_fsm_state53 : begin
            ap_NS_fsm = ap_ST_fsm_state54;
        end
        ap_ST_fsm_state54 : begin
            ap_NS_fsm = ap_ST_fsm_state55;
        end
        ap_ST_fsm_state55 : begin
            ap_NS_fsm = ap_ST_fsm_state56;
        end
        ap_ST_fsm_state56 : begin
            ap_NS_fsm = ap_ST_fsm_state57;
        end
        ap_ST_fsm_state57 : begin
            ap_NS_fsm = ap_ST_fsm_state58;
        end
        ap_ST_fsm_state58 : begin
            ap_NS_fsm = ap_ST_fsm_state59;
        end
        ap_ST_fsm_state59 : begin
            ap_NS_fsm = ap_ST_fsm_state60;
        end
        ap_ST_fsm_state60 : begin
            ap_NS_fsm = ap_ST_fsm_state61;
        end
        ap_ST_fsm_state61 : begin
            ap_NS_fsm = ap_ST_fsm_state62;
        end
        ap_ST_fsm_state62 : begin
            ap_NS_fsm = ap_ST_fsm_state63;
        end
        ap_ST_fsm_state63 : begin
            ap_NS_fsm = ap_ST_fsm_state64;
        end
        ap_ST_fsm_state64 : begin
            ap_NS_fsm = ap_ST_fsm_state65;
        end
        ap_ST_fsm_state65 : begin
            ap_NS_fsm = ap_ST_fsm_state66;
        end
        ap_ST_fsm_state66 : begin
            ap_NS_fsm = ap_ST_fsm_state67;
        end
        ap_ST_fsm_state67 : begin
            ap_NS_fsm = ap_ST_fsm_state68;
        end
        ap_ST_fsm_state68 : begin
            ap_NS_fsm = ap_ST_fsm_state69;
        end
        ap_ST_fsm_state69 : begin
            ap_NS_fsm = ap_ST_fsm_state70;
        end
        ap_ST_fsm_state70 : begin
            ap_NS_fsm = ap_ST_fsm_state71;
        end
        ap_ST_fsm_state71 : begin
            ap_NS_fsm = ap_ST_fsm_state72;
        end
        ap_ST_fsm_state72 : begin
            ap_NS_fsm = ap_ST_fsm_state73;
        end
        ap_ST_fsm_state73 : begin
            ap_NS_fsm = ap_ST_fsm_state74;
        end
        ap_ST_fsm_state74 : begin
            ap_NS_fsm = ap_ST_fsm_state75;
        end
        ap_ST_fsm_state75 : begin
            ap_NS_fsm = ap_ST_fsm_state76;
        end
        ap_ST_fsm_state76 : begin
            if (((grp_Loop_VITIS_LOOP_46_1_proc1_Pipeline_VITIS_LOOP_46_1_fu_90_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state76))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state76;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state75 = ap_CS_fsm[32'd74];

assign ap_CS_fsm_state76 = ap_CS_fsm[32'd75];

always @ (*) begin
    ap_block_state1 = ((ap_done_reg == 1'b1) | (real_start == 1'b0));
end

always @ (*) begin
    ap_block_state5_io = ((m_axi_gmem2_ARREADY == 1'b0) | (m_axi_gmem1_ARREADY == 1'b0));
end

assign ap_ready = internal_ap_ready;

assign empty_123_fu_113_p1 = rows[10:0];

assign empty_fu_105_p1 = cols[10:0];

assign grp_Loop_VITIS_LOOP_46_1_proc1_Pipeline_VITIS_LOOP_46_1_fu_90_ap_start = grp_Loop_VITIS_LOOP_46_1_proc1_Pipeline_VITIS_LOOP_46_1_fu_90_ap_start_reg;

assign grp_fu_171_p0 = grp_fu_171_p00;

assign grp_fu_171_p00 = empty_fu_105_p1;

assign grp_fu_171_p1 = grp_fu_171_p10;

assign grp_fu_171_p10 = empty_123_fu_113_p1;

assign m_axi_gmem1_AWADDR = 64'd0;

assign m_axi_gmem1_AWBURST = 2'd0;

assign m_axi_gmem1_AWCACHE = 4'd0;

assign m_axi_gmem1_AWID = 1'd0;

assign m_axi_gmem1_AWLEN = 32'd0;

assign m_axi_gmem1_AWLOCK = 2'd0;

assign m_axi_gmem1_AWPROT = 3'd0;

assign m_axi_gmem1_AWQOS = 4'd0;

assign m_axi_gmem1_AWREGION = 4'd0;

assign m_axi_gmem1_AWSIZE = 3'd0;

assign m_axi_gmem1_AWUSER = 1'd0;

assign m_axi_gmem1_AWVALID = 1'b0;

assign m_axi_gmem1_BREADY = 1'b0;

assign m_axi_gmem1_WDATA = 32'd0;

assign m_axi_gmem1_WID = 1'd0;

assign m_axi_gmem1_WLAST = 1'b0;

assign m_axi_gmem1_WSTRB = 4'd0;

assign m_axi_gmem1_WUSER = 1'd0;

assign m_axi_gmem1_WVALID = 1'b0;

assign m_axi_gmem2_AWADDR = 64'd0;

assign m_axi_gmem2_AWBURST = 2'd0;

assign m_axi_gmem2_AWCACHE = 4'd0;

assign m_axi_gmem2_AWID = 1'd0;

assign m_axi_gmem2_AWLEN = 32'd0;

assign m_axi_gmem2_AWLOCK = 2'd0;

assign m_axi_gmem2_AWPROT = 3'd0;

assign m_axi_gmem2_AWQOS = 4'd0;

assign m_axi_gmem2_AWREGION = 4'd0;

assign m_axi_gmem2_AWSIZE = 3'd0;

assign m_axi_gmem2_AWUSER = 1'd0;

assign m_axi_gmem2_AWVALID = 1'b0;

assign m_axi_gmem2_BREADY = 1'b0;

assign m_axi_gmem2_WDATA = 32'd0;

assign m_axi_gmem2_WID = 1'd0;

assign m_axi_gmem2_WLAST = 1'b0;

assign m_axi_gmem2_WSTRB = 4'd0;

assign m_axi_gmem2_WUSER = 1'd0;

assign m_axi_gmem2_WVALID = 1'b0;

assign mapX_data_din = grp_Loop_VITIS_LOOP_46_1_proc1_Pipeline_VITIS_LOOP_46_1_fu_90_mapX_data_din;

assign mapY_data_din = grp_Loop_VITIS_LOOP_46_1_proc1_Pipeline_VITIS_LOOP_46_1_fu_90_mapY_data_din;

assign sext_ln46_1_fu_160_p1 = trunc_ln46_1_fu_150_p4;

assign sext_ln46_fu_139_p1 = trunc_ln_fu_129_p4;

assign start_out = real_start;

assign trunc_ln46_1_fu_150_p4 = {{map_y[63:2]}};

assign trunc_ln46_fu_121_p1 = grp_fu_171_p2[20:0];

assign trunc_ln_fu_129_p4 = {{map_x[63:2]}};

assign zext_ln40_fu_124_p1 = imgOutput_size_reg_188;

endmodule //remap_accel_Loop_VITIS_LOOP_46_1_proc1
