#ifndef CHIPLAB_RAM_H
#define CHIPLAB_RAM_H

#include "common.h"
#include "cpu_tool.h"
#include "devices.h"
#include "rand64.h"
#include "uart.h"
#include <vector>
#include <tuple>

using std::vector;
using std::tuple;

class RamSection {
public:
    vluint64_t  tag;
    unsigned char* data;
};

class CpuRam: CpuTool {
public:
    FILE* mem_out;
    char mem_out_path[128];
    static const int tbwd = 8;
    static const int pgwd = 20;
    static const int tbsz = 1<<tbwd;
    static const int pgsz = 1<<pgwd;
    static const vluint64_t tbmk = ~((1<<(tbwd+pgwd))-1);
    vector<RamSection> mem[tbsz];
    vector<RamSection>::iterator cur[tbsz];
    Rand64* rand64;
    CpuDevices dev;

    bool ram_read_mark = false;
    int debug = 0;

    int dead_clk = 0;
    
    int read_valid;
    vluint64_t read_addr ;

    inline int find(vluint64_t ptr){
        vluint64_t idx = (ptr>>pgwd)&(tbsz-1);
        vluint64_t tag = ptr&tbmk;
        return find(tag,idx);
    }

    inline void jump(vluint64_t ptr){
        vluint64_t idx = (ptr>>pgwd)&(tbsz-1);
        vluint64_t tag = ptr&tbmk;
        jump(tag,idx);
    }

    int find(vluint64_t tag,vluint64_t idx);

    void jump(vluint64_t tag,vluint64_t idx);

    CpuRam(Vtop* top,Rand64* rand64,vluint64_t main_time,struct UART_STA *uart_status,const char*mem_path);
    ~CpuRam();


    inline vluint64_t encwm32(const unsigned e) const {
        vluint64_t m = 0;
        if((e&0xf)==0xf)m|=0xffffffff;
        else if(e&0xf){
            m|= (e&0x1)?0x000000ff:0;
            m|= (e&0x2)?0x0000ff00:0;
            m|= (e&0x4)?0x00ff0000:0;
            m|= (e&0x8)?0xff000000:0;
        }
        return m;
    }

    inline vluint64_t encwm64(const unsigned e) const {
        return encwm32(e)|(encwm32(e>>4)<<32);
    }

    unsigned read32(vluint64_t a);
    vluint64_t read64(vluint64_t a);
    void write64(vluint64_t a,vluint64_t m,vluint64_t d);
    void write32(vluint64_t a,vluint64_t m,unsigned d);

    inline void write4B(vluint64_t a,vluint64_t m,unsigned d){write32(a,encwm32(m),d);}
    inline void write8B(vluint64_t a,vluint64_t m,vluint64_t d){write64(a,encwm64(m),d);}
    inline void write16B(vluint64_t a,vluint64_t m,unsigned* d){
        write32(a   ,encwm32(m    ),d[0]);
        write32(a+ 4,encwm32(m>> 4),d[1]);
        write32(a+ 8,encwm32(m>> 8),d[2]);
        write32(a+12,encwm32(m>>12),d[3]);
    }
    inline void read16B(vluint64_t a,unsigned* d){
        d[0] = read32(a   );
        d[1] = read32(a+ 4);
        d[2] = read32(a+ 8);
        d[3] = read32(a+12);
    }

    int process(vluint64_t main_time);

    /* breakpoint */
	int breakpoint_save(vluint64_t main_time, const char* brk_file_name, struct UART_STA *uart_status);
	int breakpoint_restore(vluint64_t main_time,  const char* brk_file_name, struct UART_STA *uart_status);

    #ifdef RAND_TEST
    int process_rand_tlb(vluint64_t main_time, int bad_vaddr) {
        printf("=========================================================\n");
        printf("rand64 c++ version tlb refill start\n");
        printf("Looking for this address: %llx\n",bad_vaddr);
        if (rand64->tlb_refill_once(bad_vaddr)) {
            printf("Error when tlb refill\n");
            return 1;
        }
        printf("=========================================================\n");
        // skip check if under cpu_ex or the last commit is splitted
        // Note. multiple issue core might commit several value with a new ex occured in one clock.
        return 0;
    }
    int process_rand_ipc(vluint64_t main_time, int epc){
        printf("=========================================================\n");
        printf("Searching illegal next pc for: %llx\n",epc);
        if (rand64->find_illegal_next_pc(epc)) {
            printf("Error when find illegal next pc\n");
            return 1;
        }
        printf("=========================================================\n");
        return 0;
    }
    #endif

    int special_read();

    //128/256
    void process_read64_same(vluint64_t data, unsigned* d);
    //64
    void process_read64_same(vluint64_t data, vluint64_t &d);
    //128
    void process_read32_same(vluint64_t data, unsigned* d);
    //64
    void process_read32_same(vluint64_t data, vluint64_t &d);
    //32
    void process_read32_same(vluint64_t data, unsigned int &d);

    void process_read128(vluint64_t main_time,vluint64_t a,unsigned* d);
    int process_write128(vluint64_t main_time,vluint64_t a,vluint64_t m,unsigned* d);

    // 128/256
    void process_read(vluint64_t main_time,vluint64_t a,unsigned* d);
    //64
    void process_read(vluint64_t main_time,vluint64_t a,vluint64_t &d);
    void process_read(vluint64_t main_time,vluint64_t a,unsigned int &d);

    int process_write(vluint64_t main_time,vluint64_t a,vluint64_t m,unsigned* d);
    int process_write(vluint64_t main_time,vluint64_t a,vluint64_t m,vluint64_t d);
    int process_write(vluint64_t main_time,vluint64_t a,vluint64_t m,unsigned int d);
    int read_random_vlog();

};

#endif  // CHIPLAB_RAM_H
