<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p1437" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_1437{left:69px;bottom:68px;letter-spacing:0.11px;word-spacing:-0.03px;}
#t2_1437{left:645px;bottom:1141px;letter-spacing:-0.13px;}
#t3_1437{left:777px;bottom:68px;letter-spacing:0.1px;}
#t4_1437{left:823px;bottom:68px;letter-spacing:0.12px;}
#t5_1437{left:70px;bottom:1083px;letter-spacing:0.17px;word-spacing:0.01px;}
#t6_1437{left:75px;bottom:1065px;letter-spacing:-0.14px;}
#t7_1437{left:75px;bottom:1050px;letter-spacing:-0.12px;}
#t8_1437{left:367px;bottom:1065px;letter-spacing:-0.14px;}
#t9_1437{left:367px;bottom:1050px;letter-spacing:-0.18px;}
#ta_1437{left:405px;bottom:1065px;letter-spacing:-0.13px;word-spacing:0.06px;}
#tb_1437{left:405px;bottom:1050px;letter-spacing:-0.14px;}
#tc_1437{left:405px;bottom:1034px;letter-spacing:-0.13px;}
#td_1437{left:478px;bottom:1065px;letter-spacing:-0.12px;}
#te_1437{left:478px;bottom:1050px;letter-spacing:-0.13px;word-spacing:0.05px;}
#tf_1437{left:568px;bottom:1065px;letter-spacing:-0.13px;}
#tg_1437{left:75px;bottom:1011px;letter-spacing:-0.11px;}
#th_1437{left:142px;bottom:1018px;}
#ti_1437{left:75px;bottom:990px;letter-spacing:-0.15px;}
#tj_1437{left:71px;bottom:287px;letter-spacing:-0.14px;}
#tk_1437{left:70px;bottom:268px;letter-spacing:-0.11px;word-spacing:-0.27px;}
#tl_1437{left:647px;bottom:275px;}
#tm_1437{left:661px;bottom:268px;letter-spacing:-0.12px;word-spacing:-0.27px;}
#tn_1437{left:85px;bottom:251px;letter-spacing:-0.12px;}
#to_1437{left:85px;bottom:235px;letter-spacing:-0.11px;}
#tp_1437{left:213px;bottom:241px;}
#tq_1437{left:228px;bottom:235px;letter-spacing:-0.12px;}
#tr_1437{left:367px;bottom:1011px;}
#ts_1437{left:405px;bottom:1011px;letter-spacing:-0.16px;}
#tt_1437{left:478px;bottom:1011px;letter-spacing:-0.2px;}
#tu_1437{left:568px;bottom:1011px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tv_1437{left:568px;bottom:995px;letter-spacing:-0.12px;}
#tw_1437{left:75px;bottom:967px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tx_1437{left:75px;bottom:946px;letter-spacing:-0.16px;word-spacing:0.01px;}
#ty_1437{left:367px;bottom:967px;}
#tz_1437{left:405px;bottom:967px;letter-spacing:-0.12px;}
#t10_1437{left:478px;bottom:967px;letter-spacing:-0.15px;}
#t11_1437{left:568px;bottom:967px;letter-spacing:-0.12px;}
#t12_1437{left:568px;bottom:950px;letter-spacing:-0.13px;}
#t13_1437{left:75px;bottom:923px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t14_1437{left:144px;bottom:929px;}
#t15_1437{left:75px;bottom:901px;letter-spacing:-0.15px;}
#t16_1437{left:367px;bottom:923px;}
#t17_1437{left:405px;bottom:923px;letter-spacing:-0.16px;}
#t18_1437{left:478px;bottom:923px;letter-spacing:-0.2px;}
#t19_1437{left:568px;bottom:923px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1a_1437{left:568px;bottom:906px;letter-spacing:-0.12px;}
#t1b_1437{left:75px;bottom:878px;letter-spacing:-0.12px;}
#t1c_1437{left:75px;bottom:857px;letter-spacing:-0.16px;word-spacing:0.01px;}
#t1d_1437{left:367px;bottom:878px;}
#t1e_1437{left:405px;bottom:878px;letter-spacing:-0.12px;}
#t1f_1437{left:478px;bottom:878px;letter-spacing:-0.15px;}
#t1g_1437{left:568px;bottom:878px;letter-spacing:-0.12px;}
#t1h_1437{left:568px;bottom:862px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1i_1437{left:75px;bottom:834px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1j_1437{left:75px;bottom:813px;letter-spacing:-0.15px;}
#t1k_1437{left:367px;bottom:834px;}
#t1l_1437{left:405px;bottom:834px;letter-spacing:-0.12px;}
#t1m_1437{left:478px;bottom:834px;letter-spacing:-0.14px;}
#t1n_1437{left:568px;bottom:834px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1o_1437{left:568px;bottom:817px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1p_1437{left:75px;bottom:790px;letter-spacing:-0.13px;}
#t1q_1437{left:75px;bottom:768px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t1r_1437{left:367px;bottom:790px;}
#t1s_1437{left:405px;bottom:790px;letter-spacing:-0.12px;}
#t1t_1437{left:478px;bottom:790px;letter-spacing:-0.15px;}
#t1u_1437{left:568px;bottom:790px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1v_1437{left:568px;bottom:773px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1w_1437{left:75px;bottom:745px;letter-spacing:-0.13px;}
#t1x_1437{left:163px;bottom:746px;letter-spacing:0.11px;}
#t1y_1437{left:188px;bottom:745px;letter-spacing:-0.1px;word-spacing:-0.01px;}
#t1z_1437{left:75px;bottom:729px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t20_1437{left:367px;bottom:745px;}
#t21_1437{left:405px;bottom:745px;letter-spacing:-0.15px;}
#t22_1437{left:478px;bottom:745px;letter-spacing:-0.17px;}
#t23_1437{left:568px;bottom:745px;letter-spacing:-0.13px;word-spacing:-0.28px;}
#t24_1437{left:568px;bottom:729px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t25_1437{left:568px;bottom:712px;letter-spacing:-0.12px;}
#t26_1437{left:75px;bottom:689px;letter-spacing:-0.13px;}
#t27_1437{left:163px;bottom:690px;letter-spacing:0.11px;}
#t28_1437{left:188px;bottom:689px;letter-spacing:-0.13px;word-spacing:0.02px;}
#t29_1437{left:75px;bottom:672px;letter-spacing:-0.16px;word-spacing:0.01px;}
#t2a_1437{left:367px;bottom:689px;}
#t2b_1437{left:405px;bottom:689px;letter-spacing:-0.15px;}
#t2c_1437{left:478px;bottom:689px;letter-spacing:-0.17px;}
#t2d_1437{left:568px;bottom:689px;letter-spacing:-0.12px;word-spacing:-0.79px;}
#t2e_1437{left:568px;bottom:672px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t2f_1437{left:568px;bottom:655px;letter-spacing:-0.12px;}
#t2g_1437{left:75px;bottom:632px;letter-spacing:-0.12px;}
#t2h_1437{left:75px;bottom:616px;letter-spacing:-0.14px;}
#t2i_1437{left:367px;bottom:632px;}
#t2j_1437{left:405px;bottom:632px;letter-spacing:-0.17px;}
#t2k_1437{left:478px;bottom:632px;letter-spacing:-0.15px;}
#t2l_1437{left:478px;bottom:616px;letter-spacing:-0.16px;}
#t2m_1437{left:568px;bottom:632px;letter-spacing:-0.12px;word-spacing:-0.33px;}
#t2n_1437{left:568px;bottom:616px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t2o_1437{left:568px;bottom:599px;letter-spacing:-0.12px;}
#t2p_1437{left:75px;bottom:576px;letter-spacing:-0.12px;}
#t2q_1437{left:75px;bottom:559px;letter-spacing:-0.14px;}
#t2r_1437{left:367px;bottom:576px;}
#t2s_1437{left:405px;bottom:576px;letter-spacing:-0.17px;}
#t2t_1437{left:478px;bottom:576px;letter-spacing:-0.15px;}
#t2u_1437{left:478px;bottom:559px;letter-spacing:-0.16px;}
#t2v_1437{left:568px;bottom:576px;letter-spacing:-0.13px;word-spacing:-0.28px;}
#t2w_1437{left:568px;bottom:559px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t2x_1437{left:568px;bottom:542px;letter-spacing:-0.12px;}
#t2y_1437{left:75px;bottom:519px;letter-spacing:-0.12px;}
#t2z_1437{left:75px;bottom:503px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t30_1437{left:367px;bottom:519px;}
#t31_1437{left:405px;bottom:519px;letter-spacing:-0.18px;}
#t32_1437{left:478px;bottom:519px;letter-spacing:-0.16px;}
#t33_1437{left:568px;bottom:519px;letter-spacing:-0.12px;word-spacing:-0.21px;}
#t34_1437{left:568px;bottom:503px;letter-spacing:-0.12px;}
#t35_1437{left:568px;bottom:486px;letter-spacing:-0.12px;}
#t36_1437{left:75px;bottom:463px;letter-spacing:-0.13px;}
#t37_1437{left:75px;bottom:446px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t38_1437{left:367px;bottom:463px;}
#t39_1437{left:405px;bottom:463px;letter-spacing:-0.17px;}
#t3a_1437{left:478px;bottom:463px;letter-spacing:-0.15px;}
#t3b_1437{left:478px;bottom:446px;letter-spacing:-0.16px;}
#t3c_1437{left:568px;bottom:463px;letter-spacing:-0.12px;word-spacing:-0.82px;}
#t3d_1437{left:568px;bottom:446px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t3e_1437{left:568px;bottom:429px;letter-spacing:-0.12px;}
#t3f_1437{left:75px;bottom:406px;letter-spacing:-0.12px;}
#t3g_1437{left:75px;bottom:389px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t3h_1437{left:367px;bottom:406px;}
#t3i_1437{left:405px;bottom:406px;letter-spacing:-0.17px;}
#t3j_1437{left:478px;bottom:406px;letter-spacing:-0.15px;}
#t3k_1437{left:478px;bottom:389px;letter-spacing:-0.16px;}
#t3l_1437{left:568px;bottom:406px;letter-spacing:-0.12px;word-spacing:-0.79px;}
#t3m_1437{left:568px;bottom:389px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t3n_1437{left:568px;bottom:373px;letter-spacing:-0.12px;}
#t3o_1437{left:75px;bottom:350px;letter-spacing:-0.12px;}
#t3p_1437{left:75px;bottom:333px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t3q_1437{left:367px;bottom:350px;}
#t3r_1437{left:405px;bottom:350px;letter-spacing:-0.16px;}
#t3s_1437{left:478px;bottom:350px;letter-spacing:-0.16px;}
#t3t_1437{left:568px;bottom:350px;letter-spacing:-0.12px;word-spacing:-0.69px;}
#t3u_1437{left:568px;bottom:333px;letter-spacing:-0.12px;}
#t3v_1437{left:568px;bottom:316px;letter-spacing:-0.12px;}

.s1_1437{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_1437{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_1437{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s4_1437{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
.s5_1437{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s6_1437{font-size:11px;font-family:NeoSansIntel_6wv3;color:#000;}
.s7_1437{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s8_1437{font-size:11px;font-family:Verdana_b5t;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts1437" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg1437Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg1437" style="-webkit-user-select: none;"><object width="935" height="1210" data="1437/1437.svg" type="image/svg+xml" id="pdf1437" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_1437" class="t s1_1437">PADDUSB/PADDUSW—Add Packed Unsigned Integers With Unsigned Saturation </span>
<span id="t2_1437" class="t s2_1437">INSTRUCTION SET REFERENCE, M-U </span>
<span id="t3_1437" class="t s1_1437">Vol. 2B </span><span id="t4_1437" class="t s1_1437">4-217 </span>
<span id="t5_1437" class="t s3_1437">PADDUSB/PADDUSW—Add Packed Unsigned Integers With Unsigned Saturation </span>
<span id="t6_1437" class="t s4_1437">Opcode/ </span>
<span id="t7_1437" class="t s4_1437">Instruction </span>
<span id="t8_1437" class="t s4_1437">Op/ </span>
<span id="t9_1437" class="t s4_1437">En </span>
<span id="ta_1437" class="t s4_1437">64/32 bit </span>
<span id="tb_1437" class="t s4_1437">Mode </span>
<span id="tc_1437" class="t s4_1437">Support </span>
<span id="td_1437" class="t s4_1437">CPUID </span>
<span id="te_1437" class="t s4_1437">Feature Flag </span>
<span id="tf_1437" class="t s4_1437">Description </span>
<span id="tg_1437" class="t s5_1437">NP 0F DC /r </span>
<span id="th_1437" class="t s6_1437">1 </span>
<span id="ti_1437" class="t s5_1437">PADDUSB mm, mm/m64 </span>
<span id="tj_1437" class="t s7_1437">NOTES: </span>
<span id="tk_1437" class="t s5_1437">1. See note in Section 2.5, “Intel® AVX and Intel® SSE Instruction Exception Classification,” in the Intel </span>
<span id="tl_1437" class="t s8_1437">® </span>
<span id="tm_1437" class="t s5_1437">64 and IA-32 Architectures Soft- </span>
<span id="tn_1437" class="t s5_1437">ware Developer’s Manual, Volume 2A, and Section 23.25.3, “Exception Conditions of Legacy SIMD Instructions Operating on MMX </span>
<span id="to_1437" class="t s5_1437">Registers,” in the Intel </span>
<span id="tp_1437" class="t s8_1437">® </span>
<span id="tq_1437" class="t s5_1437">64 and IA-32 Architectures Software Developer’s Manual, Volume 3B. </span>
<span id="tr_1437" class="t s5_1437">A </span><span id="ts_1437" class="t s5_1437">V/V </span><span id="tt_1437" class="t s5_1437">MMX </span><span id="tu_1437" class="t s5_1437">Add packed unsigned byte integers from </span>
<span id="tv_1437" class="t s5_1437">mm/m64 and mm and saturate the results. </span>
<span id="tw_1437" class="t s5_1437">66 0F DC /r </span>
<span id="tx_1437" class="t s5_1437">PADDUSB xmm1, xmm2/m128 </span>
<span id="ty_1437" class="t s5_1437">A </span><span id="tz_1437" class="t s5_1437">V/V </span><span id="t10_1437" class="t s5_1437">SSE2 </span><span id="t11_1437" class="t s5_1437">Add packed unsigned byte integers from </span>
<span id="t12_1437" class="t s5_1437">xmm2/m128 and xmm1 saturate the results. </span>
<span id="t13_1437" class="t s5_1437">NP 0F DD /r </span>
<span id="t14_1437" class="t s6_1437">1 </span>
<span id="t15_1437" class="t s5_1437">PADDUSW mm, mm/m64 </span>
<span id="t16_1437" class="t s5_1437">A </span><span id="t17_1437" class="t s5_1437">V/V </span><span id="t18_1437" class="t s5_1437">MMX </span><span id="t19_1437" class="t s5_1437">Add packed unsigned word integers from </span>
<span id="t1a_1437" class="t s5_1437">mm/m64 and mm and saturate the results. </span>
<span id="t1b_1437" class="t s5_1437">66 0F DD /r </span>
<span id="t1c_1437" class="t s5_1437">PADDUSW xmm1, xmm2/m128 </span>
<span id="t1d_1437" class="t s5_1437">A </span><span id="t1e_1437" class="t s5_1437">V/V </span><span id="t1f_1437" class="t s5_1437">SSE2 </span><span id="t1g_1437" class="t s5_1437">Add packed unsigned word integers from </span>
<span id="t1h_1437" class="t s5_1437">xmm2/m128 to xmm1 and saturate the results. </span>
<span id="t1i_1437" class="t s5_1437">VEX.128.660F.WIG DC /r </span>
<span id="t1j_1437" class="t s5_1437">VPADDUSB xmm1, xmm2, xmm3/m128 </span>
<span id="t1k_1437" class="t s5_1437">B </span><span id="t1l_1437" class="t s5_1437">V/V </span><span id="t1m_1437" class="t s5_1437">AVX </span><span id="t1n_1437" class="t s5_1437">Add packed unsigned byte integers from </span>
<span id="t1o_1437" class="t s5_1437">xmm3/m128 to xmm2 and saturate the results. </span>
<span id="t1p_1437" class="t s5_1437">VEX.128.66.0F.WIG DD /r </span>
<span id="t1q_1437" class="t s5_1437">VPADDUSW xmm1, xmm2, xmm3/m128 </span>
<span id="t1r_1437" class="t s5_1437">B </span><span id="t1s_1437" class="t s5_1437">V/V </span><span id="t1t_1437" class="t s5_1437">AVX </span><span id="t1u_1437" class="t s5_1437">Add packed unsigned word integers from </span>
<span id="t1v_1437" class="t s5_1437">xmm3/m128 to xmm2 and saturate the results. </span>
<span id="t1w_1437" class="t s5_1437">VEX.256.66.0F</span><span id="t1x_1437" class="t s1_1437">.WIG </span><span id="t1y_1437" class="t s5_1437">DC /r </span>
<span id="t1z_1437" class="t s5_1437">VPADDUSB ymm1, ymm2, ymm3/m256 </span>
<span id="t20_1437" class="t s5_1437">B </span><span id="t21_1437" class="t s5_1437">V/V </span><span id="t22_1437" class="t s5_1437">AVX2 </span><span id="t23_1437" class="t s5_1437">Add packed unsigned byte integers from ymm2, </span>
<span id="t24_1437" class="t s5_1437">and ymm3/m256 and store the saturated </span>
<span id="t25_1437" class="t s5_1437">results in ymm1. </span>
<span id="t26_1437" class="t s5_1437">VEX.256.66.0F</span><span id="t27_1437" class="t s1_1437">.WIG </span><span id="t28_1437" class="t s5_1437">DD /r </span>
<span id="t29_1437" class="t s5_1437">VPADDUSW ymm1, ymm2, ymm3/m256 </span>
<span id="t2a_1437" class="t s5_1437">B </span><span id="t2b_1437" class="t s5_1437">V/V </span><span id="t2c_1437" class="t s5_1437">AVX2 </span><span id="t2d_1437" class="t s5_1437">Add packed unsigned word integers from ymm2, </span>
<span id="t2e_1437" class="t s5_1437">and ymm3/m256 and store the saturated </span>
<span id="t2f_1437" class="t s5_1437">results in ymm1. </span>
<span id="t2g_1437" class="t s5_1437">EVEX.128.66.0F.WIG DC /r </span>
<span id="t2h_1437" class="t s5_1437">VPADDUSB xmm1 {k1}{z}, xmm2, xmm3/m128 </span>
<span id="t2i_1437" class="t s5_1437">C </span><span id="t2j_1437" class="t s5_1437">V/V </span><span id="t2k_1437" class="t s5_1437">AVX512VL </span>
<span id="t2l_1437" class="t s5_1437">AVX512BW </span>
<span id="t2m_1437" class="t s5_1437">Add packed unsigned byte integers from xmm2, </span>
<span id="t2n_1437" class="t s5_1437">and xmm3/m128 and store the saturated </span>
<span id="t2o_1437" class="t s5_1437">results in xmm1 under writemask k1. </span>
<span id="t2p_1437" class="t s5_1437">EVEX.256.66.0F.WIG DC /r </span>
<span id="t2q_1437" class="t s5_1437">VPADDUSB ymm1 {k1}{z}, ymm2, ymm3/m256 </span>
<span id="t2r_1437" class="t s5_1437">C </span><span id="t2s_1437" class="t s5_1437">V/V </span><span id="t2t_1437" class="t s5_1437">AVX512VL </span>
<span id="t2u_1437" class="t s5_1437">AVX512BW </span>
<span id="t2v_1437" class="t s5_1437">Add packed unsigned byte integers from ymm2, </span>
<span id="t2w_1437" class="t s5_1437">and ymm3/m256 and store the saturated </span>
<span id="t2x_1437" class="t s5_1437">results in ymm1 under writemask k1. </span>
<span id="t2y_1437" class="t s5_1437">EVEX.512.66.0F.WIG DC /r </span>
<span id="t2z_1437" class="t s5_1437">VPADDUSB zmm1 {k1}{z}, zmm2, zmm3/m512 </span>
<span id="t30_1437" class="t s5_1437">C </span><span id="t31_1437" class="t s5_1437">V/V </span><span id="t32_1437" class="t s5_1437">AVX512BW </span><span id="t33_1437" class="t s5_1437">Add packed unsigned byte integers from zmm2, </span>
<span id="t34_1437" class="t s5_1437">and zmm3/m512 and store the saturated </span>
<span id="t35_1437" class="t s5_1437">results in zmm1 under writemask k1. </span>
<span id="t36_1437" class="t s5_1437">EVEX.128.66.0F.WIG DD /r </span>
<span id="t37_1437" class="t s5_1437">VPADDUSW xmm1 {k1}{z}, xmm2, xmm3/m128 </span>
<span id="t38_1437" class="t s5_1437">C </span><span id="t39_1437" class="t s5_1437">V/V </span><span id="t3a_1437" class="t s5_1437">AVX512VL </span>
<span id="t3b_1437" class="t s5_1437">AVX512BW </span>
<span id="t3c_1437" class="t s5_1437">Add packed unsigned word integers from xmm2, </span>
<span id="t3d_1437" class="t s5_1437">and xmm3/m128 and store the saturated </span>
<span id="t3e_1437" class="t s5_1437">results in xmm1 under writemask k1. </span>
<span id="t3f_1437" class="t s5_1437">EVEX.256.66.0F.WIG DD /r </span>
<span id="t3g_1437" class="t s5_1437">VPADDUSW ymm1 {k1}{z}, ymm2, ymm3/m256 </span>
<span id="t3h_1437" class="t s5_1437">C </span><span id="t3i_1437" class="t s5_1437">V/V </span><span id="t3j_1437" class="t s5_1437">AVX512VL </span>
<span id="t3k_1437" class="t s5_1437">AVX512BW </span>
<span id="t3l_1437" class="t s5_1437">Add packed unsigned word integers from ymm2, </span>
<span id="t3m_1437" class="t s5_1437">and ymm3/m256 and store the saturated </span>
<span id="t3n_1437" class="t s5_1437">results in ymm1 under writemask k1. </span>
<span id="t3o_1437" class="t s5_1437">EVEX.512.66.0F.WIG DD /r </span>
<span id="t3p_1437" class="t s5_1437">VPADDUSW zmm1 {k1}{z}, zmm2, zmm3/m512 </span>
<span id="t3q_1437" class="t s5_1437">C </span><span id="t3r_1437" class="t s5_1437">V/V </span><span id="t3s_1437" class="t s5_1437">AVX512BW </span><span id="t3t_1437" class="t s5_1437">Add packed unsigned word integers from zmm2, </span>
<span id="t3u_1437" class="t s5_1437">and zmm3/m512 and store the saturated </span>
<span id="t3v_1437" class="t s5_1437">results in zmm1 under writemask k1. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
