
===========================================================================
report_checks -path_delay min (Hold)
============================================================================
======================= nom_fast_1p32V_m40C Corner ===================================

Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sign (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.089132    0.188754    0.270324    0.270324 v _300_/Q (sg13g2_dfrbpq_1)
                                                         sign (net)
                      0.188754    0.000000    0.270324 v sign (out)
                                              0.270324   data arrival time

                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.270324   data arrival time
---------------------------------------------------------------------------------------------
                                              0.120324   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _293_/CLK (sg13g2_dfrbpq_1)
    14    0.051227    0.110859    0.214249    0.214249 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.110859    0.000000    0.214249 v _192_/A (sg13g2_xnor2_1)
     1    0.001523    0.018778    0.059572    0.273821 v _192_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_1.S (net)
                      0.018778    0.000000    0.273821 v _294_/D (sg13g2_dfrbpq_1)
                                              0.273821   data arrival time

                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                              0.150000 ^ _294_/CLK (sg13g2_dfrbpq_1)
                                 -0.009102    0.140898   library hold time
                                              0.140898   data required time
---------------------------------------------------------------------------------------------
                                              0.140898   data required time
                                             -0.273821   data arrival time
---------------------------------------------------------------------------------------------
                                              0.132923   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _301_/CLK (sg13g2_dfrbpq_1)
    13    0.054372    0.117310    0.218909    0.218909 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.117310    0.000000    0.218909 v _218_/A1 (sg13g2_o21ai_1)
     1    0.003101    0.030554    0.080354    0.299263 ^ _218_/Y (sg13g2_o21ai_1)
                                                         _044_ (net)
                      0.030554    0.000000    0.299263 ^ _219_/A (sg13g2_inv_1)
     1    0.001523    0.011423    0.017864    0.317127 v _219_/Y (sg13g2_inv_1)
                                                         CTRL.P0 (net)
                      0.011423    0.000000    0.317127 v _301_/D (sg13g2_dfrbpq_1)
                                              0.317127   data arrival time

                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                              0.150000 ^ _301_/CLK (sg13g2_dfrbpq_1)
                                 -0.007389    0.142611   library hold time
                                              0.142611   data required time
---------------------------------------------------------------------------------------------
                                              0.142611   data required time
                                             -0.317127   data arrival time
---------------------------------------------------------------------------------------------
                                              0.174516   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _296_/CLK (sg13g2_dfrbpq_1)
    12    0.040454    0.088762    0.198283    0.198283 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.088762    0.000000    0.198283 v _199_/A (sg13g2_xnor2_1)
     2    0.008760    0.046847    0.079422    0.277705 v _199_/Y (sg13g2_xnor2_1)
                                                         _031_ (net)
                      0.046847    0.000000    0.277705 v _200_/B (sg13g2_xor2_1)
     1    0.001523    0.015718    0.038929    0.316634 v _200_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_3.S (net)
                      0.015718    0.000000    0.316634 v _296_/D (sg13g2_dfrbpq_1)
                                              0.316634   data arrival time

                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                              0.150000 ^ _296_/CLK (sg13g2_dfrbpq_1)
                                 -0.008389    0.141611   library hold time
                                              0.141611   data required time
---------------------------------------------------------------------------------------------
                                              0.141611   data required time
                                             -0.316634   data arrival time
---------------------------------------------------------------------------------------------
                                              0.175023   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _293_/CLK (sg13g2_dfrbpq_1)
    14    0.051227    0.110859    0.214249    0.214249 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.110859    0.000000    0.214249 v _213_/B (sg13g2_nand3_1)
     2    0.008957    0.051677    0.064344    0.278593 ^ _213_/Y (sg13g2_nand3_1)
                                                         _040_ (net)
                      0.051677    0.000000    0.278593 ^ _214_/B (sg13g2_xnor2_1)
     1    0.001523    0.020146    0.038986    0.317579 v _214_/Y (sg13g2_xnor2_1)
                                                         CTRL.P1 (net)
                      0.020146    0.000000    0.317579 v _300_/D (sg13g2_dfrbpq_1)
                                              0.317579   data arrival time

                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                              0.150000 ^ _300_/CLK (sg13g2_dfrbpq_1)
                                 -0.009421    0.140579   library hold time
                                              0.140579   data required time
---------------------------------------------------------------------------------------------
                                              0.140579   data required time
                                             -0.317579   data arrival time
---------------------------------------------------------------------------------------------
                                              0.177000   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _293_/CLK (sg13g2_dfrbpq_1)
    14    0.052955    0.142491    0.230723    0.230723 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.142491    0.000000    0.230723 ^ _128_/A (sg13g2_inv_1)
     5    0.015349    0.060971    0.078984    0.309707 v _128_/Y (sg13g2_inv_1)
                                                         DPATH.SUM.ha_0.S (net)
                      0.060971    0.000000    0.309707 v _293_/D (sg13g2_dfrbpq_1)
                                              0.309707   data arrival time

                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                              0.150000 ^ _293_/CLK (sg13g2_dfrbpq_1)
                                 -0.018932    0.131068   library hold time
                                              0.131068   data required time
---------------------------------------------------------------------------------------------
                                              0.131068   data required time
                                             -0.309707   data arrival time
---------------------------------------------------------------------------------------------
                                              0.178639   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _296_/CLK (sg13g2_dfrbpq_1)
    12    0.040454    0.088762    0.198283    0.198283 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.088762    0.000000    0.198283 v _198_/A (sg13g2_nand2_1)
     1    0.003500    0.030284    0.035388    0.233671 ^ _198_/Y (sg13g2_nand2_1)
                                                         _030_ (net)
                      0.030284    0.000000    0.233671 ^ _203_/B1 (sg13g2_o21ai_1)
     2    0.008688    0.045070    0.048359    0.282030 v _203_/Y (sg13g2_o21ai_1)
                                                         _034_ (net)
                      0.045070    0.000000    0.282030 v _204_/B (sg13g2_xor2_1)
     1    0.001523    0.015883    0.038418    0.320448 v _204_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_4.S (net)
                      0.015883    0.000000    0.320448 v _297_/D (sg13g2_dfrbpq_1)
                                              0.320448   data arrival time

                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                              0.150000 ^ _297_/CLK (sg13g2_dfrbpq_1)
                                 -0.008428    0.141572   library hold time
                                              0.141572   data required time
---------------------------------------------------------------------------------------------
                                              0.141572   data required time
                                             -0.320448   data arrival time
---------------------------------------------------------------------------------------------
                                              0.178876   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _301_/CLK (sg13g2_dfrbpq_1)
    13    0.054372    0.117310    0.218909    0.218909 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.117310    0.000000    0.218909 v _210_/A (sg13g2_xnor2_1)
     1    0.005424    0.035176    0.074487    0.293396 v _210_/Y (sg13g2_xnor2_1)
                                                         _039_ (net)
                      0.035176    0.000000    0.293396 v _211_/B (sg13g2_xnor2_1)
     1    0.001523    0.017904    0.035299    0.328695 v _211_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_6.S (net)
                      0.017904    0.000000    0.328695 v _299_/D (sg13g2_dfrbpq_1)
                                              0.328695   data arrival time

                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                              0.150000 ^ _299_/CLK (sg13g2_dfrbpq_1)
                                 -0.008899    0.141101   library hold time
                                              0.141101   data required time
---------------------------------------------------------------------------------------------
                                              0.141101   data required time
                                             -0.328695   data arrival time
---------------------------------------------------------------------------------------------
                                              0.187594   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _295_/CLK (sg13g2_dfrbpq_1)
    15    0.052212    0.112879    0.215708    0.215708 v _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.112879    0.000000    0.215708 v _195_/A (sg13g2_xor2_1)
     2    0.008688    0.031625    0.082825    0.298532 v _195_/X (sg13g2_xor2_1)
                                                         _028_ (net)
                      0.031625    0.000000    0.298532 v _196_/B (sg13g2_xor2_1)
     1    0.001523    0.016011    0.034553    0.333085 v _196_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_2.S (net)
                      0.016011    0.000000    0.333085 v _295_/D (sg13g2_dfrbpq_1)
                                              0.333085   data arrival time

                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                              0.150000 ^ _295_/CLK (sg13g2_dfrbpq_1)
                                 -0.008458    0.141542   library hold time
                                              0.141542   data required time
---------------------------------------------------------------------------------------------
                                              0.141542   data required time
                                             -0.333085   data arrival time
---------------------------------------------------------------------------------------------
                                              0.191543   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _301_/CLK (sg13g2_dfrbpq_1)
    13    0.054372    0.117310    0.218909    0.218909 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.117310    0.000000    0.218909 v _206_/B (sg13g2_xnor2_1)
     2    0.009798    0.052324    0.082314    0.301223 v _206_/Y (sg13g2_xnor2_1)
                                                         _036_ (net)
                      0.052324    0.000000    0.301223 v _208_/A (sg13g2_xor2_1)
     1    0.001523    0.015786    0.043227    0.344450 v _208_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_5.S (net)
                      0.015786    0.000000    0.344450 v _298_/D (sg13g2_dfrbpq_1)
                                              0.344450   data arrival time

                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                              0.150000 ^ _298_/CLK (sg13g2_dfrbpq_1)
                                 -0.008405    0.141595   library hold time
                                              0.141595   data required time
---------------------------------------------------------------------------------------------
                                              0.141595   data required time
                                             -0.344450   data arrival time
---------------------------------------------------------------------------------------------
                                              0.202855   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[26] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _296_/CLK (sg13g2_dfrbpq_1)
    12    0.040454    0.088762    0.198283    0.198283 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.088762    0.000000    0.198283 v _173_/B1 (sg13g2_o21ai_1)
     2    0.006678    0.042482    0.052110    0.250393 ^ _173_/Y (sg13g2_o21ai_1)
                                                         _014_ (net)
                      0.042482    0.000000    0.250393 ^ _174_/B (sg13g2_nand2_1)
     1    0.003054    0.024269    0.036893    0.287287 v _174_/Y (sg13g2_nand2_1)
                                                         _015_ (net)
                      0.024269    0.000000    0.287287 v _175_/B (sg13g2_nand2_1)
     1    0.080000    0.215342    0.163760    0.451046 ^ _175_/Y (sg13g2_nand2_1)
                                                         sine_out[26] (net)
                      0.215342    0.000000    0.451046 ^ sine_out[26] (out)
                                              0.451046   data arrival time

                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.451046   data arrival time
---------------------------------------------------------------------------------------------
                                              0.301046   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[12] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _296_/CLK (sg13g2_dfrbpq_1)
    12    0.040454    0.088762    0.198283    0.198283 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.088762    0.000000    0.198283 v _215_/B (sg13g2_nand3_1)
     2    0.006025    0.041817    0.051329    0.249612 ^ _215_/Y (sg13g2_nand3_1)
                                                         _041_ (net)
                      0.041817    0.000000    0.249612 ^ _284_/B (sg13g2_and2_1)
     1    0.080000    0.213754    0.202112    0.451723 ^ _284_/X (sg13g2_and2_1)
                                                         sine_out[12] (net)
                      0.213754    0.000000    0.451723 ^ sine_out[12] (out)
                                              0.451723   data arrival time

                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.451723   data arrival time
---------------------------------------------------------------------------------------------
                                              0.301723   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[19] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _296_/CLK (sg13g2_dfrbpq_1)
    12    0.041305    0.112470    0.210194    0.210194 ^ _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.112470    0.000000    0.210194 ^ _158_/A (sg13g2_nor2_1)
     3    0.010106    0.047551    0.064145    0.274339 v _158_/Y (sg13g2_nor2_1)
                                                         _122_ (net)
                      0.047551    0.000000    0.274339 v _159_/A2 (sg13g2_a21oi_1)
     1    0.003191    0.033196    0.053156    0.327495 ^ _159_/Y (sg13g2_a21oi_1)
                                                         _123_ (net)
                      0.033196    0.000000    0.327495 ^ _160_/B (sg13g2_nor2_1)
     1    0.080000    0.170373    0.145138    0.472633 v _160_/Y (sg13g2_nor2_1)
                                                         sine_out[19] (net)
                      0.170373    0.000000    0.472633 v sine_out[19] (out)
                                              0.472633   data arrival time

                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.472633   data arrival time
---------------------------------------------------------------------------------------------
                                              0.322633   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[8] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _294_/CLK (sg13g2_dfrbpq_1)
    16    0.057268    0.153603    0.238322    0.238322 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.153603    0.000000    0.238322 ^ _178_/A2 (sg13g2_a21oi_1)
     1    0.003054    0.042398    0.069838    0.308160 v _178_/Y (sg13g2_a21oi_1)
                                                         _017_ (net)
                      0.042398    0.000000    0.308160 v _179_/B (sg13g2_nand2_1)
     2    0.006529    0.029941    0.036518    0.344678 ^ _179_/Y (sg13g2_nand2_1)
                                                         _018_ (net)
                      0.029941    0.000000    0.344678 ^ _281_/B (sg13g2_nor2_1)
     1    0.080000    0.170116    0.143210    0.487888 v _281_/Y (sg13g2_nor2_1)
                                                         sine_out[8] (net)
                      0.170116    0.000000    0.487888 v sine_out[8] (out)
                                              0.487888   data arrival time

                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.487888   data arrival time
---------------------------------------------------------------------------------------------
                                              0.337888   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[24] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _299_/CLK (sg13g2_dfrbpq_1)
    25    0.078559    0.167004    0.254698    0.254698 v _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.167004    0.000000    0.254698 v _170_/A (sg13g2_nand2_1)
     1    0.080000    0.215409    0.235918    0.490617 ^ _170_/Y (sg13g2_nand2_1)
                                                         sine_out[24] (net)
                      0.215409    0.000000    0.490617 ^ sine_out[24] (out)
                                              0.490617   data arrival time

                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.490617   data arrival time
---------------------------------------------------------------------------------------------
                                              0.340617   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[25] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _299_/CLK (sg13g2_dfrbpq_1)
    25    0.078559    0.167004    0.254698    0.254698 v _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.167004    0.000000    0.254698 v _172_/A (sg13g2_nand2_1)
     1    0.080000    0.215409    0.235918    0.490617 ^ _172_/Y (sg13g2_nand2_1)
                                                         sine_out[25] (net)
                      0.215409    0.000000    0.490617 ^ sine_out[25] (out)
                                              0.490617   data arrival time

                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.490617   data arrival time
---------------------------------------------------------------------------------------------
                                              0.340617   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[28] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _299_/CLK (sg13g2_dfrbpq_1)
    25    0.078559    0.167004    0.254698    0.254698 v _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.167004    0.000000    0.254698 v _180_/A (sg13g2_nand2_1)
     1    0.080000    0.215907    0.235918    0.490617 ^ _180_/Y (sg13g2_nand2_1)
                                                         sine_out[28] (net)
                      0.215907    0.000000    0.490617 ^ sine_out[28] (out)
                                              0.490617   data arrival time

                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.490617   data arrival time
---------------------------------------------------------------------------------------------
                                              0.340617   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[2] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _295_/CLK (sg13g2_dfrbpq_1)
    15    0.054108    0.145461    0.232755    0.232755 ^ _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.145461    0.000000    0.232755 ^ _140_/B (sg13g2_nor2_1)
     5    0.015444    0.062771    0.082012    0.314767 v _140_/Y (sg13g2_nor2_1)
                                                         _109_ (net)
                      0.062771    0.000000    0.314767 v _144_/A (sg13g2_nand2_1)
     2    0.006529    0.028695    0.037702    0.352469 ^ _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.028695    0.000000    0.352469 ^ _212_/B (sg13g2_nor2_1)
     2    0.083050    0.176252    0.146997    0.499466 v _212_/Y (sg13g2_nor2_1)
                                                         sine_out[2] (net)
                      0.176252    0.000000    0.499466 v sine_out[2] (out)
                                              0.499466   data arrival time

                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.499466   data arrival time
---------------------------------------------------------------------------------------------
                                              0.349466   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[3] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _293_/CLK (sg13g2_dfrbpq_1)
    14    0.052955    0.142491    0.230723    0.230723 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.142491    0.000000    0.230723 ^ _146_/A2 (sg13g2_o21ai_1)
     4    0.012389    0.071276    0.091953    0.322677 v _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.071276    0.000000    0.322677 v _147_/B (sg13g2_nand2_1)
     2    0.006529    0.026266    0.044689    0.367366 ^ _147_/Y (sg13g2_nand2_1)
                                                         _115_ (net)
                      0.026266    0.000000    0.367366 ^ _275_/B (sg13g2_nor2_1)
     1    0.080000    0.169827    0.141034    0.508400 v _275_/Y (sg13g2_nor2_1)
                                                         sine_out[3] (net)
                      0.169827    0.000000    0.508400 v sine_out[3] (out)
                                              0.508400   data arrival time

                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.508400   data arrival time
---------------------------------------------------------------------------------------------
                                              0.358400   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: signB (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.089132    0.188754    0.270324    0.270324 v _300_/Q (sg13g2_dfrbpq_1)
                                                         sign (net)
                      0.188754    0.000000    0.270324 v _127_/A (sg13g2_inv_1)
     1    0.080000    0.232552    0.244101    0.514426 ^ _127_/Y (sg13g2_inv_1)
                                                         signB (net)
                      0.232552    0.000000    0.514426 ^ signB (out)
                                              0.514426   data arrival time

                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.514426   data arrival time
---------------------------------------------------------------------------------------------
                                              0.364426   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[15] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _295_/CLK (sg13g2_dfrbpq_1)
    15    0.052212    0.112879    0.215708    0.215708 v _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.112879    0.000000    0.215708 v _146_/B1 (sg13g2_o21ai_1)
     4    0.012957    0.065706    0.079184    0.294892 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.065706    0.000000    0.294892 ^ _147_/B (sg13g2_nand2_1)
     2    0.006067    0.038271    0.051895    0.346787 v _147_/Y (sg13g2_nand2_1)
                                                         _115_ (net)
                      0.038271    0.000000    0.346787 v _149_/B (sg13g2_nand2_1)
     1    0.080000    0.213656    0.171381    0.518168 ^ _149_/Y (sg13g2_nand2_1)
                                                         sine_out[15] (net)
                      0.213656    0.000000    0.518168 ^ sine_out[15] (out)
                                              0.518168   data arrival time

                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.518168   data arrival time
---------------------------------------------------------------------------------------------
                                              0.368168   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[16] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _299_/CLK (sg13g2_dfrbpq_1)
    25    0.079855    0.211847    0.278096    0.278096 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.211847    0.000000    0.278096 ^ _148_/B1 (sg13g2_a21oi_1)
     1    0.080000    0.203291    0.240878    0.518974 v _148_/Y (sg13g2_a21oi_1)
                                                         sine_out[16] (net)
                      0.203291    0.000000    0.518974 v sine_out[16] (out)
                                              0.518974   data arrival time

                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.518974   data arrival time
---------------------------------------------------------------------------------------------
                                              0.368974   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[18] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _299_/CLK (sg13g2_dfrbpq_1)
    25    0.079855    0.211847    0.278096    0.278096 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.211847    0.000000    0.278096 ^ _157_/B1 (sg13g2_a21oi_1)
     1    0.080000    0.203291    0.240878    0.518974 v _157_/Y (sg13g2_a21oi_1)
                                                         sine_out[18] (net)
                      0.203291    0.000000    0.518974 v sine_out[18] (out)
                                              0.518974   data arrival time

                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.518974   data arrival time
---------------------------------------------------------------------------------------------
                                              0.368974   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[20] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _299_/CLK (sg13g2_dfrbpq_1)
    25    0.079855    0.211847    0.278096    0.278096 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.211847    0.000000    0.278096 ^ _162_/B1 (sg13g2_a21oi_1)
     1    0.080000    0.203291    0.240878    0.518974 v _162_/Y (sg13g2_a21oi_1)
                                                         sine_out[20] (net)
                      0.203291    0.000000    0.518974 v sine_out[20] (out)
                                              0.518974   data arrival time

                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.518974   data arrival time
---------------------------------------------------------------------------------------------
                                              0.368974   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[21] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _299_/CLK (sg13g2_dfrbpq_1)
    25    0.079855    0.211847    0.278096    0.278096 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.211847    0.000000    0.278096 ^ _164_/B1 (sg13g2_a21oi_1)
     1    0.080000    0.203291    0.240878    0.518974 v _164_/Y (sg13g2_a21oi_1)
                                                         sine_out[21] (net)
                      0.203291    0.000000    0.518974 v sine_out[21] (out)
                                              0.518974   data arrival time

                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.518974   data arrival time
---------------------------------------------------------------------------------------------
                                              0.368974   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[22] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _299_/CLK (sg13g2_dfrbpq_1)
    25    0.079855    0.211847    0.278096    0.278096 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.211847    0.000000    0.278096 ^ _165_/B1 (sg13g2_a21oi_1)
     1    0.080000    0.203291    0.240878    0.518974 v _165_/Y (sg13g2_a21oi_1)
                                                         sine_out[22] (net)
                      0.203291    0.000000    0.518974 v sine_out[22] (out)
                                              0.518974   data arrival time

                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.518974   data arrival time
---------------------------------------------------------------------------------------------
                                              0.368974   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[17] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _299_/CLK (sg13g2_dfrbpq_1)
    25    0.079855    0.211847    0.278096    0.278096 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.211847    0.000000    0.278096 ^ _155_/C1 (sg13g2_a221oi_1)
     1    0.080000    0.205118    0.242791    0.520887 v _155_/Y (sg13g2_a221oi_1)
                                                         sine_out[17] (net)
                      0.205118    0.000000    0.520887 v sine_out[17] (out)
                                              0.520887   data arrival time

                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.520887   data arrival time
---------------------------------------------------------------------------------------------
                                              0.370887   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[23] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _299_/CLK (sg13g2_dfrbpq_1)
    25    0.079855    0.211847    0.278096    0.278096 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.211847    0.000000    0.278096 ^ _167_/A (sg13g2_nor2_1)
     1    0.080000    0.171034    0.242811    0.520907 v _167_/Y (sg13g2_nor2_1)
                                                         sine_out[23] (net)
                      0.171034    0.000000    0.520907 v sine_out[23] (out)
                                              0.520907   data arrival time

                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.520907   data arrival time
---------------------------------------------------------------------------------------------
                                              0.370907   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[7] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _293_/CLK (sg13g2_dfrbpq_1)
    14    0.052955    0.142491    0.230723    0.230723 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.142491    0.000000    0.230723 ^ _128_/A (sg13g2_inv_1)
     5    0.015349    0.060971    0.078984    0.309707 v _128_/Y (sg13g2_inv_1)
                                                         DPATH.SUM.ha_0.S (net)
                      0.060971    0.000000    0.309707 v _138_/A (sg13g2_nor2_1)
     2    0.006528    0.051103    0.058830    0.368537 ^ _138_/Y (sg13g2_nor2_1)
                                                         _108_ (net)
                      0.051103    0.000000    0.368537 ^ _279_/B (sg13g2_nor2_1)
     1    0.080000    0.171785    0.155742    0.524279 v _279_/Y (sg13g2_nor2_1)
                                                         sine_out[7] (net)
                      0.171785    0.000000    0.524279 v sine_out[7] (out)
                                              0.524279   data arrival time

                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.524279   data arrival time
---------------------------------------------------------------------------------------------
                                              0.374279   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[27] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _299_/CLK (sg13g2_dfrbpq_1)
    25    0.078559    0.167004    0.254698    0.254698 v _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.167004    0.000000    0.254698 v _176_/B1 (sg13g2_o21ai_1)
     1    0.080000    0.271810    0.273884    0.528583 ^ _176_/Y (sg13g2_o21ai_1)
                                                         sine_out[27] (net)
                      0.271810    0.000000    0.528583 ^ sine_out[27] (out)
                                              0.528583   data arrival time

                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.528583   data arrival time
---------------------------------------------------------------------------------------------
                                              0.378583   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[31] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _295_/CLK (sg13g2_dfrbpq_1)
    15    0.054108    0.145461    0.232755    0.232755 ^ _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.145461    0.000000    0.232755 ^ _187_/A1 (sg13g2_o21ai_1)
     1    0.080000    0.317473    0.307693    0.540448 v _187_/Y (sg13g2_o21ai_1)
                                                         sine_out[31] (net)
                      0.317473    0.000000    0.540448 v sine_out[31] (out)
                                              0.540448   data arrival time

                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.540448   data arrival time
---------------------------------------------------------------------------------------------
                                              0.390448   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[4] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _299_/CLK (sg13g2_dfrbpq_1)
    25    0.079855    0.211847    0.278096    0.278096 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.211847    0.000000    0.278096 ^ _130_/B (sg13g2_nor2_1)
     2    0.005863    0.049869    0.059243    0.337339 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.049869    0.000000    0.337339 v _136_/B (sg13g2_nand2b_1)
     4    0.012769    0.046632    0.052424    0.389764 ^ _136_/Y (sg13g2_nand2b_1)
                                                         _106_ (net)
                      0.046632    0.000000    0.389764 ^ _276_/A (sg13g2_nor2_1)
     1    0.080000    0.172574    0.155246    0.545010 v _276_/Y (sg13g2_nor2_1)
                                                         sine_out[4] (net)
                      0.172574    0.000000    0.545010 v sine_out[4] (out)
                                              0.545010   data arrival time

                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.545010   data arrival time
---------------------------------------------------------------------------------------------
                                              0.395010   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[5] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _299_/CLK (sg13g2_dfrbpq_1)
    25    0.079855    0.211847    0.278096    0.278096 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.211847    0.000000    0.278096 ^ _130_/B (sg13g2_nor2_1)
     2    0.005863    0.049869    0.059243    0.337339 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.049869    0.000000    0.337339 v _136_/B (sg13g2_nand2b_1)
     4    0.012769    0.046632    0.052424    0.389764 ^ _136_/Y (sg13g2_nand2b_1)
                                                         _106_ (net)
                      0.046632    0.000000    0.389764 ^ _277_/A (sg13g2_nor2_1)
     1    0.080000    0.174282    0.155246    0.545010 v _277_/Y (sg13g2_nor2_1)
                                                         sine_out[5] (net)
                      0.174282    0.000000    0.545010 v sine_out[5] (out)
                                              0.545010   data arrival time

                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.545010   data arrival time
---------------------------------------------------------------------------------------------
                                              0.395010   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[6] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _299_/CLK (sg13g2_dfrbpq_1)
    25    0.079855    0.211847    0.278096    0.278096 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.211847    0.000000    0.278096 ^ _130_/B (sg13g2_nor2_1)
     2    0.005863    0.049869    0.059243    0.337339 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.049869    0.000000    0.337339 v _136_/B (sg13g2_nand2b_1)
     4    0.012769    0.046632    0.052424    0.389764 ^ _136_/Y (sg13g2_nand2b_1)
                                                         _106_ (net)
                      0.046632    0.000000    0.389764 ^ _278_/A (sg13g2_nor2_1)
     1    0.080000    0.174282    0.155246    0.545010 v _278_/Y (sg13g2_nor2_1)
                                                         sine_out[6] (net)
                      0.174282    0.000000    0.545010 v sine_out[6] (out)
                                              0.545010   data arrival time

                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.545010   data arrival time
---------------------------------------------------------------------------------------------
                                              0.395010   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[14] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _299_/CLK (sg13g2_dfrbpq_1)
    25    0.078559    0.167004    0.254698    0.254698 v _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.167004    0.000000    0.254698 v _143_/A (sg13g2_nor2_1)
     2    0.006429    0.052656    0.076073    0.330772 ^ _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.052656    0.000000    0.330772 ^ _144_/B (sg13g2_nand2_1)
     2    0.006067    0.036727    0.048669    0.379441 v _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.036727    0.000000    0.379441 v _145_/B (sg13g2_nand2_1)
     1    0.080000    0.213656    0.170540    0.549981 ^ _145_/Y (sg13g2_nand2_1)
                                                         sine_out[14] (net)
                      0.213656    0.000000    0.549981 ^ sine_out[14] (out)
                                              0.549981   data arrival time

                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.549981   data arrival time
---------------------------------------------------------------------------------------------
                                              0.399981   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[29] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _299_/CLK (sg13g2_dfrbpq_1)
    25    0.079855    0.211847    0.278096    0.278096 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.211847    0.000000    0.278096 ^ _181_/B (sg13g2_and2_1)
     4    0.013287    0.046848    0.118102    0.396198 ^ _181_/X (sg13g2_and2_1)
                                                         _019_ (net)
                      0.046848    0.000000    0.396198 ^ _184_/B1 (sg13g2_a21oi_1)
     1    0.080000    0.172613    0.154001    0.550199 v _184_/Y (sg13g2_a21oi_1)
                                                         sine_out[29] (net)
                      0.172613    0.000000    0.550199 v sine_out[29] (out)
                                              0.550199   data arrival time

                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.550199   data arrival time
---------------------------------------------------------------------------------------------
                                              0.400199   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[30] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _299_/CLK (sg13g2_dfrbpq_1)
    25    0.079855    0.211847    0.278096    0.278096 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.211847    0.000000    0.278096 ^ _181_/B (sg13g2_and2_1)
     4    0.013287    0.046848    0.118102    0.396198 ^ _181_/X (sg13g2_and2_1)
                                                         _019_ (net)
                      0.046848    0.000000    0.396198 ^ _186_/B1 (sg13g2_a21oi_1)
     1    0.080000    0.172613    0.154001    0.550199 v _186_/Y (sg13g2_a21oi_1)
                                                         sine_out[30] (net)
                      0.172613    0.000000    0.550199 v sine_out[30] (out)
                                              0.550199   data arrival time

                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.550199   data arrival time
---------------------------------------------------------------------------------------------
                                              0.400199   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[1] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _296_/CLK (sg13g2_dfrbpq_1)
    12    0.040454    0.088762    0.198283    0.198283 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.088762    0.000000    0.198283 v _257_/B2 (sg13g2_a22oi_1)
     1    0.002448    0.035653    0.049462    0.247745 ^ _257_/Y (sg13g2_a22oi_1)
                                                         _081_ (net)
                      0.035653    0.000000    0.247745 ^ _258_/A_N (sg13g2_nand2b_1)
     1    0.003242    0.017931    0.046957    0.294702 ^ _258_/Y (sg13g2_nand2b_1)
                                                         _082_ (net)
                      0.017931    0.000000    0.294702 ^ _274_/A1 (sg13g2_a22oi_1)
     1    0.080000    0.317091    0.257541    0.552243 v _274_/Y (sg13g2_a22oi_1)
                                                         sine_out[1] (net)
                      0.317091    0.000000    0.552243 v sine_out[1] (out)
                                              0.552243   data arrival time

                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.552243   data arrival time
---------------------------------------------------------------------------------------------
                                              0.402243   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[10] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _299_/CLK (sg13g2_dfrbpq_1)
    25    0.079855    0.211847    0.278096    0.278096 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.211847    0.000000    0.278096 ^ _131_/B (sg13g2_or2_1)
     6    0.018755    0.057828    0.118593    0.396689 ^ _131_/X (sg13g2_or2_1)
                                                         _101_ (net)
                      0.057828    0.000000    0.396689 ^ _282_/B1 (sg13g2_a21oi_1)
     1    0.080000    0.173496    0.160493    0.557182 v _282_/Y (sg13g2_a21oi_1)
                                                         sine_out[10] (net)
                      0.173496    0.000000    0.557182 v sine_out[10] (out)
                                              0.557182   data arrival time

                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.557182   data arrival time
---------------------------------------------------------------------------------------------
                                              0.407182   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[11] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _299_/CLK (sg13g2_dfrbpq_1)
    25    0.079855    0.211847    0.278096    0.278096 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.211847    0.000000    0.278096 ^ _131_/B (sg13g2_or2_1)
     6    0.018755    0.057828    0.118593    0.396689 ^ _131_/X (sg13g2_or2_1)
                                                         _101_ (net)
                      0.057828    0.000000    0.396689 ^ _283_/B1 (sg13g2_a21oi_1)
     1    0.080000    0.173496    0.160493    0.557182 v _283_/Y (sg13g2_a21oi_1)
                                                         sine_out[11] (net)
                      0.173496    0.000000    0.557182 v sine_out[11] (out)
                                              0.557182   data arrival time

                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.557182   data arrival time
---------------------------------------------------------------------------------------------
                                              0.407182   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[13] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _299_/CLK (sg13g2_dfrbpq_1)
    25    0.079855    0.211847    0.278096    0.278096 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.211847    0.000000    0.278096 ^ _131_/B (sg13g2_or2_1)
     6    0.018755    0.057828    0.118593    0.396689 ^ _131_/X (sg13g2_or2_1)
                                                         _101_ (net)
                      0.057828    0.000000    0.396689 ^ _139_/B1 (sg13g2_a21oi_1)
     1    0.080000    0.173496    0.160493    0.557182 v _139_/Y (sg13g2_a21oi_1)
                                                         sine_out[13] (net)
                      0.173496    0.000000    0.557182 v sine_out[13] (out)
                                              0.557182   data arrival time

                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.557182   data arrival time
---------------------------------------------------------------------------------------------
                                              0.407182   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[9] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _299_/CLK (sg13g2_dfrbpq_1)
    25    0.079855    0.211847    0.278096    0.278096 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.211847    0.000000    0.278096 ^ _131_/B (sg13g2_or2_1)
     6    0.018755    0.057828    0.118593    0.396689 ^ _131_/X (sg13g2_or2_1)
                                                         _101_ (net)
                      0.057828    0.000000    0.396689 ^ _280_/B1 (sg13g2_a21oi_1)
     1    0.080000    0.173496    0.160493    0.557182 v _280_/Y (sg13g2_a21oi_1)
                                                         sine_out[9] (net)
                      0.173496    0.000000    0.557182 v sine_out[9] (out)
                                              0.557182   data arrival time

                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.557182   data arrival time
---------------------------------------------------------------------------------------------
                                              0.407182   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[32] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _298_/CLK (sg13g2_dfrbpq_1)
    25    0.080285    0.170553    0.257248    0.257248 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.170553    0.000000    0.257248 v _181_/A (sg13g2_and2_1)
     4    0.012640    0.037111    0.098741    0.355989 v _181_/X (sg13g2_and2_1)
                                                         _019_ (net)
                      0.037111    0.000000    0.355989 v _189_/B1 (sg13g2_o21ai_1)
     1    0.080000    0.260166    0.204525    0.560515 ^ _189_/Y (sg13g2_o21ai_1)
                                                         sine_out[32] (net)
                      0.260166    0.000000    0.560515 ^ sine_out[32] (out)
                                              0.560515   data arrival time

                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.560515   data arrival time
---------------------------------------------------------------------------------------------
                                              0.410515   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[0] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _296_/CLK (sg13g2_dfrbpq_1)
    12    0.040454    0.088762    0.198283    0.198283 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.088762    0.000000    0.198283 v _222_/B1 (sg13g2_a21oi_1)
     2    0.008641    0.055705    0.061603    0.259886 ^ _222_/Y (sg13g2_a21oi_1)
                                                         _047_ (net)
                      0.055705    0.000000    0.259886 ^ _241_/A (sg13g2_nand2_1)
     1    0.003050    0.023531    0.037140    0.297026 v _241_/Y (sg13g2_nand2_1)
                                                         _066_ (net)
                      0.023531    0.000000    0.297026 v _242_/C (sg13g2_nand3_1)
     1    0.003427    0.022965    0.028963    0.325988 ^ _242_/Y (sg13g2_nand3_1)
                                                         _067_ (net)
                      0.022965    0.000000    0.325988 ^ _256_/B1 (sg13g2_a22oi_1)
     1    0.080000    0.316966    0.253334    0.579323 v _256_/Y (sg13g2_a22oi_1)
                                                         sine_out[0] (net)
                      0.316966    0.000000    0.579323 v sine_out[0] (out)
                                              0.579323   data arrival time

                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.579323   data arrival time
---------------------------------------------------------------------------------------------
                                              0.429323   slack (MET)



