// Seed: 3762145315
`default_nettype wire
module module_0 (
    output reg id_0,
    output id_1,
    input id_2
);
  logic id_3;
  always @(1) begin
    id_0 <= 1;
  end
  assign id_1 = 1;
endmodule
