<?xml version="1.0" encoding="UTF-8"?>
<!-- Product Version: Vivado v2024.1 (64-bit)                                     -->
<!--                                                                              -->
<!-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.                        -->
<!-- Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.        -->

<hwsession version="1" minor="2">
  <device name="xc7z020_1" gui_info="dashboard1=hw_ila_1[xc7z020_1/hw_ila_1/Waveform=ILA_WAVE_1;xc7z020_1/hw_ila_1/Capture Setup=ILA_CAPTURE_1;xc7z020_1/hw_ila_1/Status=ILA_STATUS_1;xc7z020_1/hw_ila_1/Trigger Setup=ILA_TRIGGER_1;xc7z020_1/hw_ila_1/Settings=ILA_SETTINGS_1;]"/>
  <ObjectList object_type="hw_device" gui_info="">
    <Object name="xc7z020_1" gui_info="">
      <Properties Property="FULL_PROBES.FILE" value="$_project_name_.runs/impl_1/design_1_wrapper.ltx"/>
      <Properties Property="PROBES.FILE" value="$_project_name_.runs/impl_1/design_1_wrapper.ltx"/>
      <Properties Property="PROGRAM.HW_BITSTREAM" value="$_project_name_.runs/impl_1/design_1_wrapper.bit"/>
      <Properties Property="SLR.COUNT" value="1"/>
    </Object>
  </ObjectList>
  <ObjectList object_type="hw_ila" gui_info="">
    <Object name="design_1_i/ila_0" gui_info="">
      <Properties Property="CONTROL.TRIGGER_CONDITION" value="AND"/>
      <Properties Property="CORE_REFRESH_RATE_MS" value="500"/>
    </Object>
  </ObjectList>
  <ObjectList object_type="hw_probe" gui_info="">
    <Object name="design_1_i/top_0_fft_d" gui_info="Trigger Setup=0"/>
    <Object name="design_1_i/top_0_fft_t" gui_info=""/>
  </ObjectList>
  <probeset name="hw project" active="false">
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe7[0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/rst_clk_wiz_0_148M_peripheral_aresetn"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="UNSIGNED"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe4[31:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/top_0_addr_fifo[31]"/>
        <net name="design_1_i/top_0_addr_fifo[30]"/>
        <net name="design_1_i/top_0_addr_fifo[29]"/>
        <net name="design_1_i/top_0_addr_fifo[28]"/>
        <net name="design_1_i/top_0_addr_fifo[27]"/>
        <net name="design_1_i/top_0_addr_fifo[26]"/>
        <net name="design_1_i/top_0_addr_fifo[25]"/>
        <net name="design_1_i/top_0_addr_fifo[24]"/>
        <net name="design_1_i/top_0_addr_fifo[23]"/>
        <net name="design_1_i/top_0_addr_fifo[22]"/>
        <net name="design_1_i/top_0_addr_fifo[21]"/>
        <net name="design_1_i/top_0_addr_fifo[20]"/>
        <net name="design_1_i/top_0_addr_fifo[19]"/>
        <net name="design_1_i/top_0_addr_fifo[18]"/>
        <net name="design_1_i/top_0_addr_fifo[17]"/>
        <net name="design_1_i/top_0_addr_fifo[16]"/>
        <net name="design_1_i/top_0_addr_fifo[15]"/>
        <net name="design_1_i/top_0_addr_fifo[14]"/>
        <net name="design_1_i/top_0_addr_fifo[13]"/>
        <net name="design_1_i/top_0_addr_fifo[12]"/>
        <net name="design_1_i/top_0_addr_fifo[11]"/>
        <net name="design_1_i/top_0_addr_fifo[10]"/>
        <net name="design_1_i/top_0_addr_fifo[9]"/>
        <net name="design_1_i/top_0_addr_fifo[8]"/>
        <net name="design_1_i/top_0_addr_fifo[7]"/>
        <net name="design_1_i/top_0_addr_fifo[6]"/>
        <net name="design_1_i/top_0_addr_fifo[5]"/>
        <net name="design_1_i/top_0_addr_fifo[4]"/>
        <net name="design_1_i/top_0_addr_fifo[3]"/>
        <net name="design_1_i/top_0_addr_fifo[2]"/>
        <net name="design_1_i/top_0_addr_fifo[1]"/>
        <net name="design_1_i/top_0_addr_fifo[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq40&apos;hXX_XXXX_XXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq40&apos;hXX_XXXX_XXXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe9[39:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq40&apos;hXX_XXXX_XXXX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/top_0_d_sampl[39]"/>
        <net name="design_1_i/top_0_d_sampl[38]"/>
        <net name="design_1_i/top_0_d_sampl[37]"/>
        <net name="design_1_i/top_0_d_sampl[36]"/>
        <net name="design_1_i/top_0_d_sampl[35]"/>
        <net name="design_1_i/top_0_d_sampl[34]"/>
        <net name="design_1_i/top_0_d_sampl[33]"/>
        <net name="design_1_i/top_0_d_sampl[32]"/>
        <net name="design_1_i/top_0_d_sampl[31]"/>
        <net name="design_1_i/top_0_d_sampl[30]"/>
        <net name="design_1_i/top_0_d_sampl[29]"/>
        <net name="design_1_i/top_0_d_sampl[28]"/>
        <net name="design_1_i/top_0_d_sampl[27]"/>
        <net name="design_1_i/top_0_d_sampl[26]"/>
        <net name="design_1_i/top_0_d_sampl[25]"/>
        <net name="design_1_i/top_0_d_sampl[24]"/>
        <net name="design_1_i/top_0_d_sampl[23]"/>
        <net name="design_1_i/top_0_d_sampl[22]"/>
        <net name="design_1_i/top_0_d_sampl[21]"/>
        <net name="design_1_i/top_0_d_sampl[20]"/>
        <net name="design_1_i/top_0_d_sampl[19]"/>
        <net name="design_1_i/top_0_d_sampl[18]"/>
        <net name="design_1_i/top_0_d_sampl[17]"/>
        <net name="design_1_i/top_0_d_sampl[16]"/>
        <net name="design_1_i/top_0_d_sampl[15]"/>
        <net name="design_1_i/top_0_d_sampl[14]"/>
        <net name="design_1_i/top_0_d_sampl[13]"/>
        <net name="design_1_i/top_0_d_sampl[12]"/>
        <net name="design_1_i/top_0_d_sampl[11]"/>
        <net name="design_1_i/top_0_d_sampl[10]"/>
        <net name="design_1_i/top_0_d_sampl[9]"/>
        <net name="design_1_i/top_0_d_sampl[8]"/>
        <net name="design_1_i/top_0_d_sampl[7]"/>
        <net name="design_1_i/top_0_d_sampl[6]"/>
        <net name="design_1_i/top_0_d_sampl[5]"/>
        <net name="design_1_i/top_0_d_sampl[4]"/>
        <net name="design_1_i/top_0_d_sampl[3]"/>
        <net name="design_1_i/top_0_d_sampl[2]"/>
        <net name="design_1_i/top_0_d_sampl[1]"/>
        <net name="design_1_i/top_0_d_sampl[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe8[31:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/top_0_din_fifo[31]"/>
        <net name="design_1_i/top_0_din_fifo[30]"/>
        <net name="design_1_i/top_0_din_fifo[29]"/>
        <net name="design_1_i/top_0_din_fifo[28]"/>
        <net name="design_1_i/top_0_din_fifo[27]"/>
        <net name="design_1_i/top_0_din_fifo[26]"/>
        <net name="design_1_i/top_0_din_fifo[25]"/>
        <net name="design_1_i/top_0_din_fifo[24]"/>
        <net name="design_1_i/top_0_din_fifo[23]"/>
        <net name="design_1_i/top_0_din_fifo[22]"/>
        <net name="design_1_i/top_0_din_fifo[21]"/>
        <net name="design_1_i/top_0_din_fifo[20]"/>
        <net name="design_1_i/top_0_din_fifo[19]"/>
        <net name="design_1_i/top_0_din_fifo[18]"/>
        <net name="design_1_i/top_0_din_fifo[17]"/>
        <net name="design_1_i/top_0_din_fifo[16]"/>
        <net name="design_1_i/top_0_din_fifo[15]"/>
        <net name="design_1_i/top_0_din_fifo[14]"/>
        <net name="design_1_i/top_0_din_fifo[13]"/>
        <net name="design_1_i/top_0_din_fifo[12]"/>
        <net name="design_1_i/top_0_din_fifo[11]"/>
        <net name="design_1_i/top_0_din_fifo[10]"/>
        <net name="design_1_i/top_0_din_fifo[9]"/>
        <net name="design_1_i/top_0_din_fifo[8]"/>
        <net name="design_1_i/top_0_din_fifo[7]"/>
        <net name="design_1_i/top_0_din_fifo[6]"/>
        <net name="design_1_i/top_0_din_fifo[5]"/>
        <net name="design_1_i/top_0_din_fifo[4]"/>
        <net name="design_1_i/top_0_din_fifo[3]"/>
        <net name="design_1_i/top_0_din_fifo[2]"/>
        <net name="design_1_i/top_0_din_fifo[1]"/>
        <net name="design_1_i/top_0_din_fifo[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;b1"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe1[0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;b1"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/top_0_fft_d"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe0[0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/top_0_fft_t"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq4&apos;hX"/>
        <Option Id="COMPARE_VALUE.0" value="eq4&apos;hX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe2[3:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq4&apos;hX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
        <Option Id="ENUM.BIT_FLIP_STAGE" value="eq4&apos;b1001"/>
        <Option Id="ENUM.CLEANUP" value="eq4&apos;b1010"/>
        <Option Id="ENUM.IDLE" value="eq4&apos;b0000"/>
        <Option Id="ENUM.STAGE1" value="eq4&apos;b0001"/>
        <Option Id="ENUM.STAGE2" value="eq4&apos;b0010"/>
        <Option Id="ENUM.STAGE3" value="eq4&apos;b0011"/>
        <Option Id="ENUM.STAGE4" value="eq4&apos;b0100"/>
        <Option Id="ENUM.STAGE5" value="eq4&apos;b0101"/>
        <Option Id="ENUM.STAGE6" value="eq4&apos;b0110"/>
        <Option Id="ENUM.STAGE7" value="eq4&apos;b0111"/>
        <Option Id="ENUM.STAGE8" value="eq4&apos;b1000"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/top_0_state_fft[3]"/>
        <net name="design_1_i/top_0_state_fft[2]"/>
        <net name="design_1_i/top_0_state_fft[1]"/>
        <net name="design_1_i/top_0_state_fft[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe3[0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/top_0_state_sampl"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq4&apos;hX"/>
        <Option Id="COMPARE_VALUE.0" value="eq4&apos;hX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe5[3:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq4&apos;hX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/top_0_wena_fifo[3]"/>
        <net name="design_1_i/top_0_wena_fifo[2]"/>
        <net name="design_1_i/top_0_wena_fifo[1]"/>
        <net name="design_1_i/top_0_wena_fifo[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe6[0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/xlconstant_0_dout"/>
      </nets>
    </probe>
  </probeset>
</hwsession>
