byte[7] in_RT = {0, 0, 0, 0, 0, 0, 0};
byte RT_count = 0;
state {idle(0), rel(1), res(2), error_st(3)} Bandwidth.state = 0;
byte Bandwidth.i = 0;
state {idle(0), start(1), RT_action(2), NRT_action(3), want_RT(4), reserved(5), finish(6), error_st(7), wait_ok(8)} Node_0.state = 0;
byte Node_0.rt = 0;
byte Node_0.granted = 0;
state {idle(0), start(1), RT_action(2), NRT_action(3), want_RT(4), reserved(5), finish(6), error_st(7), wait_ok(8)} Node_1.state = 0;
byte Node_1.rt = 0;
byte Node_1.granted = 0;
state {idle(0), start(1), RT_action(2), NRT_action(3), want_RT(4), reserved(5), finish(6), error_st(7), wait_ok(8)} Node_2.state = 0;
byte Node_2.rt = 0;
byte Node_2.granted = 0;
state {idle(0), start(1), RT_action(2), NRT_action(3), want_RT(4), reserved(5), finish(6), error_st(7), wait_ok(8)} Node_3.state = 0;
byte Node_3.rt = 0;
byte Node_3.granted = 0;
state {idle(0), start(1), RT_action(2), NRT_action(3), want_RT(4), reserved(5), finish(6), error_st(7), wait_ok(8)} Node_4.state = 0;
byte Node_4.rt = 0;
byte Node_4.granted = 0;
state {idle(0), start(1), RT_action(2), NRT_action(3), want_RT(4), reserved(5), finish(6), error_st(7), wait_ok(8)} Node_5.state = 0;
byte Node_5.rt = 0;
byte Node_5.granted = 0;
state {idle(0), start(1), RT_action(2), NRT_action(3), want_RT(4), reserved(5), finish(6), error_st(7), wait_ok(8)} Node_6.state = 0;
byte Node_6.rt = 0;
byte Node_6.granted = 0;
state {start(0), RT_phase(1), RT_wait(2), NRT_phase(3), NRT_wait(4), cycle_end(5)} Token.state = 0;
byte Token.i = 0;
byte Token.NRT_count = 3;
byte Token.next = 0;
state {q1(0), q2(1)} LTL_property.state = 0;
temp bool t_0 = false;
temp byte t_1 = 0;
temp bool t_2 = false;
temp bool t_3 = false;
temp bool t_4 = false;
temp bool t_5 = false;
temp bool t_6 = false;
temp bool t_7 = false;
temp bool t_8 = false;
temp bool t_9 = false;
temp bool t_10 = false;
temp bool t_11 = false;
temp bool t_12 = false;
temp bool t_13 = false;
temp bool t_14 = false;
temp bool t_15 = false;
temp bool t_16 = false;
temp bool t_17 = false;
temp bool t_18 = false;
temp bool t_19 = false;
temp bool t_20 = false;
temp bool t_21 = false;
temp bool t_22 = false;
temp bool t_23 = false;
temp bool t_24 = false;
temp bool t_25 = false;
temp bool t_26 = false;
temp bool t_27 = false;
temp bool t_28 = false;
temp bool t_29 = false;
temp bool t_30 = false;
temp bool t_31 = false;
temp bool t_32 = false;
temp bool t_33 = false;
temp bool t_34 = false;
temp bool t_35 = false;
temp bool t_36 = false;
temp bool t_37 = false;
temp bool t_38 = false;
temp bool t_39 = false;
temp bool t_40 = false;
temp bool t_41 = false;
temp bool t_42 = false;
temp bool t_43 = false;
temp bool t_44 = false;
temp bool t_45 = false;
temp bool t_46 = false;
temp bool t_47 = false;
temp bool t_48 = false;
temp bool t_49 = false;
temp bool t_50 = false;
temp bool t_51 = false;
temp bool t_52 = false;
temp bool t_53 = false;
temp bool t_54 = false;
temp bool t_55 = false;
temp bool t_56 = false;
temp bool t_57 = false;
temp bool t_58 = false;
temp bool t_59 = false;
temp bool t_60 = false;
temp bool t_61 = false;
temp bool t_62 = false;
temp bool t_63 = false;
temp bool t_64 = false;
temp bool t_65 = false;
temp bool t_66 = false;
temp bool t_67 = false;
temp bool t_68 = false;
temp bool t_69 = false;
temp bool t_70 = false;
temp bool t_71 = false;
temp bool t_72 = false;
temp bool t_73 = false;
temp bool t_74 = false;
temp bool t_75 = false;
temp bool t_76 = false;
temp bool t_77 = false;
temp bool t_78 = false;
temp bool t_79 = false;
temp bool t_80 = false;
temp bool t_81 = false;
temp bool t_82 = false;
temp bool t_83 = false;
temp bool t_84 = false;
temp bool t_85 = false;
temp bool t_86 = false;
temp bool t_87 = false;
temp bool t_88 = false;
temp bool t_89 = false;
temp bool t_90 = false;
temp byte t_91 = 0;
temp bool t_92 = false;
temp bool t_93 = false;
temp bool t_94 = false;
temp int t_95 = 0;
temp bool t_96 = false;
temp bool t_97 = false;
temp bool t_98 = false;
temp bool t_99 = false;
temp bool t_100 = false;
temp bool t_101 = false;
temp bool t_102 = false;
temp int t_103 = 0;
temp bool t_104 = false;
temp bool t_105 = false;
temp bool t_106 = false;
temp bool t_107 = false;
temp bool t_108 = false;
temp bool t_109 = false;
temp bool t_110 = false;
temp bool t_111 = false;
temp bool t_112 = false;
temp bool t_113 = false;
temp bool t_114 = false;
temp bool t_115 = false;
temp bool t_116 = false;
temp bool t_117 = false;
temp bool t_118 = false;
temp bool t_119 = false;
temp bool t_120 = false;
temp bool t_121 = false;
temp bool t_122 = false;
temp bool t_123 = false;
temp bool t_124 = false;
temp bool t_125 = false;
temp bool t_126 = false;
temp bool t_127 = false;
temp bool t_128 = false;
temp bool t_129 = false;
temp bool t_130 = false;
temp bool t_131 = false;
temp bool t_132 = false;
temp bool t_133 = false;
temp bool t_134 = false;
temp bool t_135 = false;
temp bool t_136 = false;
temp bool t_137 = false;
temp bool t_138 = false;
temp bool t_139 = false;
temp bool t_140 = false;
temp bool t_141 = false;
temp bool t_142 = false;
temp bool t_143 = false;
temp bool t_144 = false;
temp bool t_145 = false;
temp bool t_146 = false;
temp bool t_147 = false;
temp bool t_148 = false;
temp bool t_149 = false;
temp bool t_150 = false;
temp bool t_151 = false;
temp bool t_152 = false;
temp bool t_153 = false;
temp bool t_154 = false;
temp bool t_155 = false;
temp bool t_156 = false;
temp bool t_157 = false;
temp bool t_158 = false;
temp bool t_159 = false;
temp bool t_160 = false;
temp bool t_161 = false;
temp bool t_162 = false;
temp bool t_163 = false;
temp bool t_164 = false;
temp bool t_165 = false;
temp bool t_166 = false;
temp bool t_167 = false;
temp bool t_168 = false;
temp bool t_169 = false;
temp bool t_170 = false;
temp bool t_171 = false;
temp bool t_172 = false;
temp bool t_173 = false;
temp bool t_174 = false;
temp bool t_175 = false;
temp bool t_176 = false;
temp bool t_177 = false;
temp bool t_178 = false;
temp bool t_179 = false;
temp bool t_180 = false;
temp bool t_181 = false;
temp bool t_182 = false;
temp bool t_183 = false;
temp bool t_184 = false;
temp byte t_185 = 0;
temp bool t_186 = false;
temp bool t_187 = false;
temp bool t_188 = false;
temp bool t_189 = false;
temp bool t_190 = false;
temp bool t_191 = false;
temp bool t_192 = false;
temp bool t_193 = false;
temp bool t_194 = false;
temp bool t_195 = false;
temp bool t_196 = false;
temp bool t_197 = false;
temp bool t_198 = false;
temp bool t_199 = false;
temp byte t_200 = 0;
temp bool t_201 = false;
temp bool t_202 = false;
temp bool t_203 = false;
temp bool t_204 = false;
temp bool t_205 = false;
temp bool t_206 = false;
temp bool t_207 = false;
temp bool t_208 = false;
temp bool t_209 = false;
temp bool t_210 = false;
temp bool t_211 = false;
temp bool t_212 = false;
temp bool t_213 = false;
temp bool t_214 = false;
temp byte t_215 = 0;
temp bool t_216 = false;
temp bool t_217 = false;
temp bool t_218 = false;
temp bool t_219 = false;
temp bool t_220 = false;
temp bool t_221 = false;
temp bool t_222 = false;
temp bool t_223 = false;
temp bool t_224 = false;
temp bool t_225 = false;
temp bool t_226 = false;
temp bool t_227 = false;
temp bool t_228 = false;
temp bool t_229 = false;
temp byte t_230 = 0;
temp bool t_231 = false;
temp bool t_232 = false;
temp bool t_233 = false;
temp bool t_234 = false;
temp bool t_235 = false;
temp bool t_236 = false;
temp bool t_237 = false;
temp bool t_238 = false;
temp bool t_239 = false;
temp bool t_240 = false;
temp bool t_241 = false;
temp bool t_242 = false;
temp bool t_243 = false;
temp bool t_244 = false;
temp bool t_245 = false;
temp bool t_246 = false;
temp bool t_247 = false;
temp bool t_248 = false;
temp bool t_249 = false;
temp bool t_250 = false;
temp bool t_251 = false;
temp bool t_252 = false;
temp bool t_253 = false;
temp bool t_254 = false;
temp bool t_255 = false;
temp bool t_256 = false;
temp bool t_257 = false;
temp bool t_258 = false;
temp bool t_259 = false;
temp bool t_260 = false;
temp bool t_261 = false;
temp bool t_262 = false;
temp bool t_263 = false;
temp bool t_264 = false;
temp bool t_265 = false;
temp byte t_266 = 0;
temp bool t_267 = false;
temp bool t_268 = false;
temp bool t_269 = false;
temp bool t_270 = false;
temp bool t_271 = false;
temp bool t_272 = false;
temp bool t_273 = false;
temp bool t_274 = false;
temp bool t_275 = false;
temp bool t_276 = false;
temp bool t_277 = false;
temp bool t_278 = false;
temp bool t_279 = false;
temp bool t_280 = false;
temp bool t_281 = false;
temp int t_282 = 0;
temp bool t_283 = false;
temp bool t_284 = false;
temp bool t_285 = false;
temp int t_286 = 0;
temp int t_287 = 0;
temp int t_288 = 0;
temp bool t_289 = false;
temp bool t_290 = false;
temp bool t_291 = false;
temp int t_292 = 0;
temp bool t_293 = false;
temp bool t_294 = false;
temp bool t_295 = false;
temp int t_296 = 0;
temp int t_297 = 0;
temp int t_298 = 0;
temp bool t_299 = false;
temp bool t_300 = false;
temp bool t_301 = false;
temp int t_302 = 0;
temp bool t_303 = false;
temp bool t_304 = false;
temp bool t_305 = false;
temp int t_306 = 0;
temp int t_307 = 0;
temp int t_308 = 0;
temp bool t_309 = false;
temp bool t_310 = false;
temp bool t_311 = false;
temp int t_312 = 0;
temp bool t_313 = false;
temp bool t_314 = false;
temp bool t_315 = false;
temp int t_316 = 0;
temp int t_317 = 0;
temp int t_318 = 0;
temp bool t_319 = false;
temp bool t_320 = false;
temp bool t_321 = false;
temp int t_322 = 0;
temp bool t_323 = false;
temp bool t_324 = false;
temp bool t_325 = false;
temp int t_326 = 0;
temp int t_327 = 0;
temp int t_328 = 0;
temp bool t_329 = false;
temp bool t_330 = false;
temp bool t_331 = false;
temp int t_332 = 0;
temp bool t_333 = false;
temp bool t_334 = false;
temp bool t_335 = false;
temp int t_336 = 0;
temp int t_337 = 0;
temp int t_338 = 0;
temp bool t_339 = false;
temp bool t_340 = false;
temp bool t_341 = false;
temp int t_342 = 0;
temp bool t_343 = false;
temp bool t_344 = false;
temp bool t_345 = false;
temp int t_346 = 0;
temp int t_347 = 0;
temp int t_348 = 0;
temp bool t_349 = false;
temp bool t_350 = false;
temp byte t_351 = 0;
temp bool t_352 = false;
temp bool t_353 = false;
temp bool t_354 = false;
temp bool t_355 = false;
temp bool t_356 = false;
temp bool t_357 = false;
temp bool t_358 = false;
temp bool t_359 = false;
temp bool t_360 = false;
temp bool t_361 = false;
temp bool t_362 = false;
temp bool t_363 = false;
temp bool t_364 = false;
temp bool t_365 = false;
temp bool t_366 = false;
temp bool t_367 = false;
temp bool t_368 = false;
temp int t_369 = 0;
temp bool t_370 = false;
temp bool t_371 = false;
temp bool t_372 = false;
temp bool t_373 = false;
temp bool t_374 = false;
temp int t_375 = 0;
temp bool t_376 = false;
temp bool t_377 = false;
temp bool t_378 = false;
temp bool t_379 = false;
temp bool t_380 = false;
temp int t_381 = 0;
temp bool t_382 = false;
temp bool t_383 = false;
temp bool t_384 = false;
temp bool t_385 = false;
temp bool t_386 = false;
temp int t_387 = 0;
temp bool t_388 = false;
temp bool t_389 = false;
temp bool t_390 = false;
temp bool t_391 = false;
temp bool t_392 = false;
temp int t_393 = 0;
temp bool t_394 = false;
temp bool t_395 = false;
temp bool t_396 = false;
temp bool t_397 = false;
temp bool t_398 = false;
temp int t_399 = 0;
temp bool t_400 = false;
temp bool t_401 = false;
temp bool t_402 = false;
temp bool t_403 = false;
temp bool t_404 = false;
temp int t_405 = 0;
temp bool t_406 = false;
temp byte t_407 = 0;
temp bool t_408 = false;
temp bool t_409 = false;
temp bool t_410 = false;
temp bool t_411 = false;
temp int t_412 = 0;
temp bool t_413 = false;
temp byte t_414 = 0;
temp bool t_415 = false;
temp bool t_416 = false;
temp bool t_417 = false;
temp bool t_418 = false;
temp int t_419 = 0;
temp bool t_420 = false;
temp byte t_421 = 0;
temp bool t_422 = false;
temp bool t_423 = false;
temp bool t_424 = false;
temp bool t_425 = false;
temp int t_426 = 0;
temp bool t_427 = false;
temp byte t_428 = 0;
temp bool t_429 = false;
temp bool t_430 = false;
temp bool t_431 = false;
temp bool t_432 = false;
temp int t_433 = 0;
temp bool t_434 = false;
temp byte t_435 = 0;
temp bool t_436 = false;
temp bool t_437 = false;
temp bool t_438 = false;
temp bool t_439 = false;
temp int t_440 = 0;
temp bool t_441 = false;
temp byte t_442 = 0;
temp bool t_443 = false;
temp bool t_444 = false;
temp bool t_445 = false;
temp bool t_446 = false;
temp int t_447 = 0;
temp bool t_448 = false;
temp byte t_449 = 0;
temp bool t_450 = false;
temp bool t_451 = false;
temp bool t_452 = false;
temp bool t_453 = false;
temp int t_454 = 0;
temp bool t_455 = false;
temp bool t_456 = false;
temp byte t_457 = 0;
temp bool t_458 = false;
temp bool t_459 = false;
temp bool t_460 = false;
temp bool t_461 = false;
temp bool t_462 = false;
temp bool t_463 = false;
temp bool t_464 = false;
temp bool t_465 = false;
temp bool t_466 = false;
temp bool t_467 = false;
temp bool t_468 = false;
temp bool t_469 = false;
	process Bandwidth 
		guardBlock
			t_0 = Bandwidth.state == 1,
			t_1 = in_RT[Bandwidth.i],
			t_2 = t_1 == 0,
			t_3 = t_0 and t_2;

		guardCondition t_3;
		effect
			Bandwidth.state = 3;

	process Node_0 
		guardBlock
			t_4 = Node_0.state == 1,
			t_5 = Node_0.rt == 1,
			t_6 = t_4 and t_5;

		guardCondition t_6;
		effect
			Node_0.state = 2;

	process Node_0 
		guardBlock
			t_7 = Node_0.state == 1,
			t_8 = Node_0.rt == 0,
			t_9 = t_7 and t_8;

		guardCondition t_9;
		effect
			Node_0.state = 3;

	process Node_0 
		guardBlock
			t_10 = Node_0.state == 2,
			t_11 = Node_0.granted == 0,
			t_12 = t_10 and t_11;

		guardCondition t_12;
		effect
			Node_0.state = 7;

	process Node_0 
		guardBlock
			t_13 = Node_0.state == 2;

		guardCondition t_13;
		effect
			Node_0.state = 6;

	process Node_0 
		guardBlock
			t_14 = Node_0.state == 3;

		guardCondition t_14;
		effect
			Node_0.state = 6;

	process Node_0 
		guardBlock
			t_15 = Node_0.state == 5;

		guardCondition t_15;
		effect
			Node_0.state = 6,
			Node_0.granted = 1;

	process Node_1 
		guardBlock
			t_16 = Node_1.state == 1,
			t_17 = Node_1.rt == 1,
			t_18 = t_16 and t_17;

		guardCondition t_18;
		effect
			Node_1.state = 2;

	process Node_1 
		guardBlock
			t_19 = Node_1.state == 1,
			t_20 = Node_1.rt == 0,
			t_21 = t_19 and t_20;

		guardCondition t_21;
		effect
			Node_1.state = 3;

	process Node_1 
		guardBlock
			t_22 = Node_1.state == 2,
			t_23 = Node_1.granted == 0,
			t_24 = t_22 and t_23;

		guardCondition t_24;
		effect
			Node_1.state = 7;

	process Node_1 
		guardBlock
			t_25 = Node_1.state == 2;

		guardCondition t_25;
		effect
			Node_1.state = 6;

	process Node_1 
		guardBlock
			t_26 = Node_1.state == 3;

		guardCondition t_26;
		effect
			Node_1.state = 6;

	process Node_1 
		guardBlock
			t_27 = Node_1.state == 5;

		guardCondition t_27;
		effect
			Node_1.state = 6,
			Node_1.granted = 1;

	process Node_2 
		guardBlock
			t_28 = Node_2.state == 1,
			t_29 = Node_2.rt == 1,
			t_30 = t_28 and t_29;

		guardCondition t_30;
		effect
			Node_2.state = 2;

	process Node_2 
		guardBlock
			t_31 = Node_2.state == 1,
			t_32 = Node_2.rt == 0,
			t_33 = t_31 and t_32;

		guardCondition t_33;
		effect
			Node_2.state = 3;

	process Node_2 
		guardBlock
			t_34 = Node_2.state == 2,
			t_35 = Node_2.granted == 0,
			t_36 = t_34 and t_35;

		guardCondition t_36;
		effect
			Node_2.state = 7;

	process Node_2 
		guardBlock
			t_37 = Node_2.state == 2;

		guardCondition t_37;
		effect
			Node_2.state = 6;

	process Node_2 
		guardBlock
			t_38 = Node_2.state == 3;

		guardCondition t_38;
		effect
			Node_2.state = 6;

	process Node_2 
		guardBlock
			t_39 = Node_2.state == 5;

		guardCondition t_39;
		effect
			Node_2.state = 6,
			Node_2.granted = 1;

	process Node_3 
		guardBlock
			t_40 = Node_3.state == 1,
			t_41 = Node_3.rt == 1,
			t_42 = t_40 and t_41;

		guardCondition t_42;
		effect
			Node_3.state = 2;

	process Node_3 
		guardBlock
			t_43 = Node_3.state == 1,
			t_44 = Node_3.rt == 0,
			t_45 = t_43 and t_44;

		guardCondition t_45;
		effect
			Node_3.state = 3;

	process Node_3 
		guardBlock
			t_46 = Node_3.state == 2,
			t_47 = Node_3.granted == 0,
			t_48 = t_46 and t_47;

		guardCondition t_48;
		effect
			Node_3.state = 7;

	process Node_3 
		guardBlock
			t_49 = Node_3.state == 2;

		guardCondition t_49;
		effect
			Node_3.state = 6;

	process Node_3 
		guardBlock
			t_50 = Node_3.state == 3;

		guardCondition t_50;
		effect
			Node_3.state = 6;

	process Node_3 
		guardBlock
			t_51 = Node_3.state == 5;

		guardCondition t_51;
		effect
			Node_3.state = 6,
			Node_3.granted = 1;

	process Node_4 
		guardBlock
			t_52 = Node_4.state == 1,
			t_53 = Node_4.rt == 1,
			t_54 = t_52 and t_53;

		guardCondition t_54;
		effect
			Node_4.state = 2;

	process Node_4 
		guardBlock
			t_55 = Node_4.state == 1,
			t_56 = Node_4.rt == 0,
			t_57 = t_55 and t_56;

		guardCondition t_57;
		effect
			Node_4.state = 3;

	process Node_4 
		guardBlock
			t_58 = Node_4.state == 2,
			t_59 = Node_4.granted == 0,
			t_60 = t_58 and t_59;

		guardCondition t_60;
		effect
			Node_4.state = 7;

	process Node_4 
		guardBlock
			t_61 = Node_4.state == 2;

		guardCondition t_61;
		effect
			Node_4.state = 6;

	process Node_4 
		guardBlock
			t_62 = Node_4.state == 3;

		guardCondition t_62;
		effect
			Node_4.state = 6;

	process Node_4 
		guardBlock
			t_63 = Node_4.state == 5;

		guardCondition t_63;
		effect
			Node_4.state = 6,
			Node_4.granted = 1;

	process Node_5 
		guardBlock
			t_64 = Node_5.state == 1,
			t_65 = Node_5.rt == 1,
			t_66 = t_64 and t_65;

		guardCondition t_66;
		effect
			Node_5.state = 2;

	process Node_5 
		guardBlock
			t_67 = Node_5.state == 1,
			t_68 = Node_5.rt == 0,
			t_69 = t_67 and t_68;

		guardCondition t_69;
		effect
			Node_5.state = 3;

	process Node_5 
		guardBlock
			t_70 = Node_5.state == 2,
			t_71 = Node_5.granted == 0,
			t_72 = t_70 and t_71;

		guardCondition t_72;
		effect
			Node_5.state = 7;

	process Node_5 
		guardBlock
			t_73 = Node_5.state == 2;

		guardCondition t_73;
		effect
			Node_5.state = 6;

	process Node_5 
		guardBlock
			t_74 = Node_5.state == 3;

		guardCondition t_74;
		effect
			Node_5.state = 6;

	process Node_5 
		guardBlock
			t_75 = Node_5.state == 5;

		guardCondition t_75;
		effect
			Node_5.state = 6,
			Node_5.granted = 1;

	process Node_6 
		guardBlock
			t_76 = Node_6.state == 1,
			t_77 = Node_6.rt == 1,
			t_78 = t_76 and t_77;

		guardCondition t_78;
		effect
			Node_6.state = 2;

	process Node_6 
		guardBlock
			t_79 = Node_6.state == 1,
			t_80 = Node_6.rt == 0,
			t_81 = t_79 and t_80;

		guardCondition t_81;
		effect
			Node_6.state = 3;

	process Node_6 
		guardBlock
			t_82 = Node_6.state == 2,
			t_83 = Node_6.granted == 0,
			t_84 = t_82 and t_83;

		guardCondition t_84;
		effect
			Node_6.state = 7;

	process Node_6 
		guardBlock
			t_85 = Node_6.state == 2;

		guardCondition t_85;
		effect
			Node_6.state = 6;

	process Node_6 
		guardBlock
			t_86 = Node_6.state == 3;

		guardCondition t_86;
		effect
			Node_6.state = 6;

	process Node_6 
		guardBlock
			t_87 = Node_6.state == 5;

		guardCondition t_87;
		effect
			Node_6.state = 6,
			Node_6.granted = 1;

	process Token 
		guardBlock
			t_88 = Token.state == 0;

		guardCondition t_88;
		effect
			Token.state = 1,
			Token.i = 0;

	process Token 
		guardBlock
			t_89 = Token.state == 1,
			t_90 = Token.i < 7,
			t_91 = in_RT[Token.i],
			t_92 = t_91 == 0,
			t_93 = t_90 and t_92,
			t_94 = t_89 and t_93;

		guardCondition t_94;
		effect
			Token.state = 1,
			t_95 = Token.i + 1,
			Token.i = t_95;

	process Token 
		guardBlock
			t_96 = Token.state == 1,
			t_97 = Token.i == 7,
			t_98 = t_96 and t_97;

		guardCondition t_98;
		effect
			Token.state = 3;

	process Token 
		guardBlock
			t_99 = Token.state == 3,
			t_100 = Token.NRT_count == 0,
			t_101 = t_99 and t_100;

		guardCondition t_101;
		effect
			Token.state = 5;

	process Token 
		guardBlock
			t_102 = Token.state == 5;

		guardCondition t_102;
		effect
			Token.state = 0,
			t_103 = 3 - RT_count,
			Token.NRT_count = t_103;

	process LTL_property 
		guardBlock
			t_104 = LTL_property.state == 0;

		guardCondition t_104;
		effect
			LTL_property.state = 0;

	process LTL_property 
		guardBlock
			t_105 = LTL_property.state == 0,
			t_106 = Node_0.state == 2,
			t_107 = not t_106,
			t_108 = t_105 and t_107;

		guardCondition t_108;
		effect
			LTL_property.state = 1;

	process LTL_property 
		guardBlock
			t_109 = LTL_property.state == 1,
			t_110 = Node_0.state == 2,
			t_111 = not t_110,
			t_112 = t_109 and t_111;

		guardCondition t_112;
		effect
			LTL_property.state = 1;

	process Bandwidth_Node_0 
		guardBlock
			t_113 = Bandwidth.state == 2,
			t_114 = RT_count >= 2,
			t_115 = t_113 and t_114,
			t_116 = Node_0.state == 4,
			t_117 = t_115 and t_116;

		guardCondition t_117;
		effect
			Bandwidth.state = 0,
			Node_0.state = 6;

	process Bandwidth_Node_1 
		guardBlock
			t_118 = Bandwidth.state == 2,
			t_119 = RT_count >= 2,
			t_120 = t_118 and t_119,
			t_121 = Node_1.state == 4,
			t_122 = t_120 and t_121;

		guardCondition t_122;
		effect
			Bandwidth.state = 0,
			Node_1.state = 6;

	process Bandwidth_Node_2 
		guardBlock
			t_123 = Bandwidth.state == 2,
			t_124 = RT_count >= 2,
			t_125 = t_123 and t_124,
			t_126 = Node_2.state == 4,
			t_127 = t_125 and t_126;

		guardCondition t_127;
		effect
			Bandwidth.state = 0,
			Node_2.state = 6;

	process Bandwidth_Node_3 
		guardBlock
			t_128 = Bandwidth.state == 2,
			t_129 = RT_count >= 2,
			t_130 = t_128 and t_129,
			t_131 = Node_3.state == 4,
			t_132 = t_130 and t_131;

		guardCondition t_132;
		effect
			Bandwidth.state = 0,
			Node_3.state = 6;

	process Bandwidth_Node_4 
		guardBlock
			t_133 = Bandwidth.state == 2,
			t_134 = RT_count >= 2,
			t_135 = t_133 and t_134,
			t_136 = Node_4.state == 4,
			t_137 = t_135 and t_136;

		guardCondition t_137;
		effect
			Bandwidth.state = 0,
			Node_4.state = 6;

	process Bandwidth_Node_5 
		guardBlock
			t_138 = Bandwidth.state == 2,
			t_139 = RT_count >= 2,
			t_140 = t_138 and t_139,
			t_141 = Node_5.state == 4,
			t_142 = t_140 and t_141;

		guardCondition t_142;
		effect
			Bandwidth.state = 0,
			Node_5.state = 6;

	process Bandwidth_Node_6 
		guardBlock
			t_143 = Bandwidth.state == 2,
			t_144 = RT_count >= 2,
			t_145 = t_143 and t_144,
			t_146 = Node_6.state == 4,
			t_147 = t_145 and t_146;

		guardCondition t_147;
		effect
			Bandwidth.state = 0,
			Node_6.state = 6;

	process Node_0_Bandwidth 
		guardBlock
			t_148 = Node_0.state == 3,
			t_149 = Node_0.granted == 0,
			t_150 = t_148 and t_149,
			t_151 = Bandwidth.state == 0,
			t_152 = t_150 and t_151;

		guardCondition t_152;
		effect
			Node_0.state = 4,
			Bandwidth.i = 0,
			Bandwidth.state = 2;

	process Node_1_Bandwidth 
		guardBlock
			t_153 = Node_1.state == 3,
			t_154 = Node_1.granted == 0,
			t_155 = t_153 and t_154,
			t_156 = Bandwidth.state == 0,
			t_157 = t_155 and t_156;

		guardCondition t_157;
		effect
			Node_1.state = 4,
			Bandwidth.i = 1,
			Bandwidth.state = 2;

	process Node_2_Bandwidth 
		guardBlock
			t_158 = Node_2.state == 3,
			t_159 = Node_2.granted == 0,
			t_160 = t_158 and t_159,
			t_161 = Bandwidth.state == 0,
			t_162 = t_160 and t_161;

		guardCondition t_162;
		effect
			Node_2.state = 4,
			Bandwidth.i = 2,
			Bandwidth.state = 2;

	process Node_3_Bandwidth 
		guardBlock
			t_163 = Node_3.state == 3,
			t_164 = Node_3.granted == 0,
			t_165 = t_163 and t_164,
			t_166 = Bandwidth.state == 0,
			t_167 = t_165 and t_166;

		guardCondition t_167;
		effect
			Node_3.state = 4,
			Bandwidth.i = 3,
			Bandwidth.state = 2;

	process Node_4_Bandwidth 
		guardBlock
			t_168 = Node_4.state == 3,
			t_169 = Node_4.granted == 0,
			t_170 = t_168 and t_169,
			t_171 = Bandwidth.state == 0,
			t_172 = t_170 and t_171;

		guardCondition t_172;
		effect
			Node_4.state = 4,
			Bandwidth.i = 4,
			Bandwidth.state = 2;

	process Node_5_Bandwidth 
		guardBlock
			t_173 = Node_5.state == 3,
			t_174 = Node_5.granted == 0,
			t_175 = t_173 and t_174,
			t_176 = Bandwidth.state == 0,
			t_177 = t_175 and t_176;

		guardCondition t_177;
		effect
			Node_5.state = 4,
			Bandwidth.i = 5,
			Bandwidth.state = 2;

	process Node_6_Bandwidth 
		guardBlock
			t_178 = Node_6.state == 3,
			t_179 = Node_6.granted == 0,
			t_180 = t_178 and t_179,
			t_181 = Bandwidth.state == 0,
			t_182 = t_180 and t_181;

		guardCondition t_182;
		effect
			Node_6.state = 4,
			Bandwidth.i = 6,
			Bandwidth.state = 2;

	process Token_Node_3 
		guardBlock
			t_183 = Token.state == 1,
			t_184 = Token.i == 3,
			t_185 = in_RT[Token.i],
			t_186 = t_185 == 1,
			t_187 = t_184 and t_186,
			t_188 = t_183 and t_187,
			t_189 = Node_3.state == 0,
			t_190 = t_188 and t_189;

		guardCondition t_190;
		effect
			Token.state = 2,
			Node_3.rt = 1,
			Node_3.state = 1;

	process Token_Node_3 
		guardBlock
			t_191 = Token.state == 3,
			t_192 = Token.NRT_count > 0,
			t_193 = Token.next == 3,
			t_194 = t_192 and t_193,
			t_195 = t_191 and t_194,
			t_196 = Node_3.state == 0,
			t_197 = t_195 and t_196;

		guardCondition t_197;
		effect
			Token.state = 4,
			Node_3.rt = 0,
			Node_3.state = 1;

	process Token_Node_1 
		guardBlock
			t_198 = Token.state == 1,
			t_199 = Token.i == 1,
			t_200 = in_RT[Token.i],
			t_201 = t_200 == 1,
			t_202 = t_199 and t_201,
			t_203 = t_198 and t_202,
			t_204 = Node_1.state == 0,
			t_205 = t_203 and t_204;

		guardCondition t_205;
		effect
			Token.state = 2,
			Node_1.rt = 1,
			Node_1.state = 1;

	process Token_Node_1 
		guardBlock
			t_206 = Token.state == 3,
			t_207 = Token.NRT_count > 0,
			t_208 = Token.next == 1,
			t_209 = t_207 and t_208,
			t_210 = t_206 and t_209,
			t_211 = Node_1.state == 0,
			t_212 = t_210 and t_211;

		guardCondition t_212;
		effect
			Token.state = 4,
			Node_1.rt = 0,
			Node_1.state = 1;

	process Token_Node_5 
		guardBlock
			t_213 = Token.state == 1,
			t_214 = Token.i == 5,
			t_215 = in_RT[Token.i],
			t_216 = t_215 == 1,
			t_217 = t_214 and t_216,
			t_218 = t_213 and t_217,
			t_219 = Node_5.state == 0,
			t_220 = t_218 and t_219;

		guardCondition t_220;
		effect
			Token.state = 2,
			Node_5.rt = 1,
			Node_5.state = 1;

	process Token_Node_5 
		guardBlock
			t_221 = Token.state == 3,
			t_222 = Token.NRT_count > 0,
			t_223 = Token.next == 5,
			t_224 = t_222 and t_223,
			t_225 = t_221 and t_224,
			t_226 = Node_5.state == 0,
			t_227 = t_225 and t_226;

		guardCondition t_227;
		effect
			Token.state = 4,
			Node_5.rt = 0,
			Node_5.state = 1;

	process Token_Node_6 
		guardBlock
			t_228 = Token.state == 1,
			t_229 = Token.i == 6,
			t_230 = in_RT[Token.i],
			t_231 = t_230 == 1,
			t_232 = t_229 and t_231,
			t_233 = t_228 and t_232,
			t_234 = Node_6.state == 0,
			t_235 = t_233 and t_234;

		guardCondition t_235;
		effect
			Token.state = 2,
			Node_6.rt = 1,
			Node_6.state = 1;

	process Token_Node_6 
		guardBlock
			t_236 = Token.state == 3,
			t_237 = Token.NRT_count > 0,
			t_238 = Token.next == 6,
			t_239 = t_237 and t_238,
			t_240 = t_236 and t_239,
			t_241 = Node_6.state == 0,
			t_242 = t_240 and t_241;

		guardCondition t_242;
		effect
			Token.state = 4,
			Node_6.rt = 0,
			Node_6.state = 1;

	process Node_0_Bandwidth 
		guardBlock
			t_243 = Node_0.state == 2,
			t_244 = Bandwidth.state == 0,
			t_245 = t_243 and t_244;

		guardCondition t_245;
		effect
			Node_0.state = 8,
			Node_0.granted = 0,
			Bandwidth.i = 0,
			Bandwidth.state = 1;

	process Node_1_Bandwidth 
		guardBlock
			t_246 = Node_1.state == 2,
			t_247 = Bandwidth.state == 0,
			t_248 = t_246 and t_247;

		guardCondition t_248;
		effect
			Node_1.state = 8,
			Node_1.granted = 0,
			Bandwidth.i = 1,
			Bandwidth.state = 1;

	process Node_2_Bandwidth 
		guardBlock
			t_249 = Node_2.state == 2,
			t_250 = Bandwidth.state == 0,
			t_251 = t_249 and t_250;

		guardCondition t_251;
		effect
			Node_2.state = 8,
			Node_2.granted = 0,
			Bandwidth.i = 2,
			Bandwidth.state = 1;

	process Node_3_Bandwidth 
		guardBlock
			t_252 = Node_3.state == 2,
			t_253 = Bandwidth.state == 0,
			t_254 = t_252 and t_253;

		guardCondition t_254;
		effect
			Node_3.state = 8,
			Node_3.granted = 0,
			Bandwidth.i = 3,
			Bandwidth.state = 1;

	process Node_4_Bandwidth 
		guardBlock
			t_255 = Node_4.state == 2,
			t_256 = Bandwidth.state == 0,
			t_257 = t_255 and t_256;

		guardCondition t_257;
		effect
			Node_4.state = 8,
			Node_4.granted = 0,
			Bandwidth.i = 4,
			Bandwidth.state = 1;

	process Node_5_Bandwidth 
		guardBlock
			t_258 = Node_5.state == 2,
			t_259 = Bandwidth.state == 0,
			t_260 = t_258 and t_259;

		guardCondition t_260;
		effect
			Node_5.state = 8,
			Node_5.granted = 0,
			Bandwidth.i = 5,
			Bandwidth.state = 1;

	process Node_6_Bandwidth 
		guardBlock
			t_261 = Node_6.state == 2,
			t_262 = Bandwidth.state == 0,
			t_263 = t_261 and t_262;

		guardCondition t_263;
		effect
			Node_6.state = 8,
			Node_6.granted = 0,
			Bandwidth.i = 6,
			Bandwidth.state = 1;

	process Token_Node_0 
		guardBlock
			t_264 = Token.state == 1,
			t_265 = Token.i == 0,
			t_266 = in_RT[Token.i],
			t_267 = t_266 == 1,
			t_268 = t_265 and t_267,
			t_269 = t_264 and t_268,
			t_270 = Node_0.state == 0,
			t_271 = t_269 and t_270;

		guardCondition t_271;
		effect
			Token.state = 2,
			Node_0.rt = 1,
			Node_0.state = 1;

	process Token_Node_0 
		guardBlock
			t_272 = Token.state == 3,
			t_273 = Token.NRT_count > 0,
			t_274 = Token.next == 0,
			t_275 = t_273 and t_274,
			t_276 = t_272 and t_275,
			t_277 = Node_0.state == 0,
			t_278 = t_276 and t_277;

		guardCondition t_278;
		effect
			Token.state = 4,
			Node_0.rt = 0,
			Node_0.state = 1;

	process Node_0_Token 
		guardBlock
			t_279 = Node_0.state == 6,
			t_280 = Token.state == 2,
			t_281 = t_279 and t_280;

		guardCondition t_281;
		effect
			Node_0.state = 0,
			Token.state = 1,
			t_282 = Token.i + 1,
			Token.i = t_282;

	process Node_0_Token 
		guardBlock
			t_283 = Node_0.state == 6,
			t_284 = Token.state == 4,
			t_285 = t_283 and t_284;

		guardCondition t_285;
		effect
			Node_0.state = 0,
			Token.state = 3,
			t_286 = Token.next + 1,
			t_287 = t_286 % 7,
			Token.next = t_287,
			t_288 = Token.NRT_count - 1,
			Token.NRT_count = t_288;

	process Node_1_Token 
		guardBlock
			t_289 = Node_1.state == 6,
			t_290 = Token.state == 2,
			t_291 = t_289 and t_290;

		guardCondition t_291;
		effect
			Node_1.state = 0,
			Token.state = 1,
			t_292 = Token.i + 1,
			Token.i = t_292;

	process Node_1_Token 
		guardBlock
			t_293 = Node_1.state == 6,
			t_294 = Token.state == 4,
			t_295 = t_293 and t_294;

		guardCondition t_295;
		effect
			Node_1.state = 0,
			Token.state = 3,
			t_296 = Token.next + 1,
			t_297 = t_296 % 7,
			Token.next = t_297,
			t_298 = Token.NRT_count - 1,
			Token.NRT_count = t_298;

	process Node_2_Token 
		guardBlock
			t_299 = Node_2.state == 6,
			t_300 = Token.state == 2,
			t_301 = t_299 and t_300;

		guardCondition t_301;
		effect
			Node_2.state = 0,
			Token.state = 1,
			t_302 = Token.i + 1,
			Token.i = t_302;

	process Node_2_Token 
		guardBlock
			t_303 = Node_2.state == 6,
			t_304 = Token.state == 4,
			t_305 = t_303 and t_304;

		guardCondition t_305;
		effect
			Node_2.state = 0,
			Token.state = 3,
			t_306 = Token.next + 1,
			t_307 = t_306 % 7,
			Token.next = t_307,
			t_308 = Token.NRT_count - 1,
			Token.NRT_count = t_308;

	process Node_3_Token 
		guardBlock
			t_309 = Node_3.state == 6,
			t_310 = Token.state == 2,
			t_311 = t_309 and t_310;

		guardCondition t_311;
		effect
			Node_3.state = 0,
			Token.state = 1,
			t_312 = Token.i + 1,
			Token.i = t_312;

	process Node_3_Token 
		guardBlock
			t_313 = Node_3.state == 6,
			t_314 = Token.state == 4,
			t_315 = t_313 and t_314;

		guardCondition t_315;
		effect
			Node_3.state = 0,
			Token.state = 3,
			t_316 = Token.next + 1,
			t_317 = t_316 % 7,
			Token.next = t_317,
			t_318 = Token.NRT_count - 1,
			Token.NRT_count = t_318;

	process Node_4_Token 
		guardBlock
			t_319 = Node_4.state == 6,
			t_320 = Token.state == 2,
			t_321 = t_319 and t_320;

		guardCondition t_321;
		effect
			Node_4.state = 0,
			Token.state = 1,
			t_322 = Token.i + 1,
			Token.i = t_322;

	process Node_4_Token 
		guardBlock
			t_323 = Node_4.state == 6,
			t_324 = Token.state == 4,
			t_325 = t_323 and t_324;

		guardCondition t_325;
		effect
			Node_4.state = 0,
			Token.state = 3,
			t_326 = Token.next + 1,
			t_327 = t_326 % 7,
			Token.next = t_327,
			t_328 = Token.NRT_count - 1,
			Token.NRT_count = t_328;

	process Node_5_Token 
		guardBlock
			t_329 = Node_5.state == 6,
			t_330 = Token.state == 2,
			t_331 = t_329 and t_330;

		guardCondition t_331;
		effect
			Node_5.state = 0,
			Token.state = 1,
			t_332 = Token.i + 1,
			Token.i = t_332;

	process Node_5_Token 
		guardBlock
			t_333 = Node_5.state == 6,
			t_334 = Token.state == 4,
			t_335 = t_333 and t_334;

		guardCondition t_335;
		effect
			Node_5.state = 0,
			Token.state = 3,
			t_336 = Token.next + 1,
			t_337 = t_336 % 7,
			Token.next = t_337,
			t_338 = Token.NRT_count - 1,
			Token.NRT_count = t_338;

	process Node_6_Token 
		guardBlock
			t_339 = Node_6.state == 6,
			t_340 = Token.state == 2,
			t_341 = t_339 and t_340;

		guardCondition t_341;
		effect
			Node_6.state = 0,
			Token.state = 1,
			t_342 = Token.i + 1,
			Token.i = t_342;

	process Node_6_Token 
		guardBlock
			t_343 = Node_6.state == 6,
			t_344 = Token.state == 4,
			t_345 = t_343 and t_344;

		guardCondition t_345;
		effect
			Node_6.state = 0,
			Token.state = 3,
			t_346 = Token.next + 1,
			t_347 = t_346 % 7,
			Token.next = t_347,
			t_348 = Token.NRT_count - 1,
			Token.NRT_count = t_348;

	process Token_Node_4 
		guardBlock
			t_349 = Token.state == 1,
			t_350 = Token.i == 4,
			t_351 = in_RT[Token.i],
			t_352 = t_351 == 1,
			t_353 = t_350 and t_352,
			t_354 = t_349 and t_353,
			t_355 = Node_4.state == 0,
			t_356 = t_354 and t_355;

		guardCondition t_356;
		effect
			Token.state = 2,
			Node_4.rt = 1,
			Node_4.state = 1;

	process Token_Node_4 
		guardBlock
			t_357 = Token.state == 3,
			t_358 = Token.NRT_count > 0,
			t_359 = Token.next == 4,
			t_360 = t_358 and t_359,
			t_361 = t_357 and t_360,
			t_362 = Node_4.state == 0,
			t_363 = t_361 and t_362;

		guardCondition t_363;
		effect
			Token.state = 4,
			Node_4.rt = 0,
			Node_4.state = 1;

	process Bandwidth_Node_0 
		guardBlock
			t_364 = Bandwidth.state == 2,
			t_365 = RT_count < 2,
			t_366 = t_364 and t_365,
			t_367 = Node_0.state == 4,
			t_368 = t_366 and t_367;

		guardCondition t_368;
		effect
			Bandwidth.state = 0,
			t_369 = RT_count + 1,
			RT_count = t_369,
			in_RT[Bandwidth.i] = 1,
			Node_0.state = 5;

	process Bandwidth_Node_1 
		guardBlock
			t_370 = Bandwidth.state == 2,
			t_371 = RT_count < 2,
			t_372 = t_370 and t_371,
			t_373 = Node_1.state == 4,
			t_374 = t_372 and t_373;

		guardCondition t_374;
		effect
			Bandwidth.state = 0,
			t_375 = RT_count + 1,
			RT_count = t_375,
			in_RT[Bandwidth.i] = 1,
			Node_1.state = 5;

	process Bandwidth_Node_2 
		guardBlock
			t_376 = Bandwidth.state == 2,
			t_377 = RT_count < 2,
			t_378 = t_376 and t_377,
			t_379 = Node_2.state == 4,
			t_380 = t_378 and t_379;

		guardCondition t_380;
		effect
			Bandwidth.state = 0,
			t_381 = RT_count + 1,
			RT_count = t_381,
			in_RT[Bandwidth.i] = 1,
			Node_2.state = 5;

	process Bandwidth_Node_3 
		guardBlock
			t_382 = Bandwidth.state == 2,
			t_383 = RT_count < 2,
			t_384 = t_382 and t_383,
			t_385 = Node_3.state == 4,
			t_386 = t_384 and t_385;

		guardCondition t_386;
		effect
			Bandwidth.state = 0,
			t_387 = RT_count + 1,
			RT_count = t_387,
			in_RT[Bandwidth.i] = 1,
			Node_3.state = 5;

	process Bandwidth_Node_4 
		guardBlock
			t_388 = Bandwidth.state == 2,
			t_389 = RT_count < 2,
			t_390 = t_388 and t_389,
			t_391 = Node_4.state == 4,
			t_392 = t_390 and t_391;

		guardCondition t_392;
		effect
			Bandwidth.state = 0,
			t_393 = RT_count + 1,
			RT_count = t_393,
			in_RT[Bandwidth.i] = 1,
			Node_4.state = 5;

	process Bandwidth_Node_5 
		guardBlock
			t_394 = Bandwidth.state == 2,
			t_395 = RT_count < 2,
			t_396 = t_394 and t_395,
			t_397 = Node_5.state == 4,
			t_398 = t_396 and t_397;

		guardCondition t_398;
		effect
			Bandwidth.state = 0,
			t_399 = RT_count + 1,
			RT_count = t_399,
			in_RT[Bandwidth.i] = 1,
			Node_5.state = 5;

	process Bandwidth_Node_6 
		guardBlock
			t_400 = Bandwidth.state == 2,
			t_401 = RT_count < 2,
			t_402 = t_400 and t_401,
			t_403 = Node_6.state == 4,
			t_404 = t_402 and t_403;

		guardCondition t_404;
		effect
			Bandwidth.state = 0,
			t_405 = RT_count + 1,
			RT_count = t_405,
			in_RT[Bandwidth.i] = 1,
			Node_6.state = 5;

	process Bandwidth_Node_0 
		guardBlock
			t_406 = Bandwidth.state == 1,
			t_407 = in_RT[Bandwidth.i],
			t_408 = t_407 == 1,
			t_409 = t_406 and t_408,
			t_410 = Node_0.state == 8,
			t_411 = t_409 and t_410;

		guardCondition t_411;
		effect
			Bandwidth.state = 0,
			in_RT[Bandwidth.i] = 0,
			t_412 = RT_count - 1,
			RT_count = t_412,
			Node_0.state = 6;

	process Bandwidth_Node_1 
		guardBlock
			t_413 = Bandwidth.state == 1,
			t_414 = in_RT[Bandwidth.i],
			t_415 = t_414 == 1,
			t_416 = t_413 and t_415,
			t_417 = Node_1.state == 8,
			t_418 = t_416 and t_417;

		guardCondition t_418;
		effect
			Bandwidth.state = 0,
			in_RT[Bandwidth.i] = 0,
			t_419 = RT_count - 1,
			RT_count = t_419,
			Node_1.state = 6;

	process Bandwidth_Node_2 
		guardBlock
			t_420 = Bandwidth.state == 1,
			t_421 = in_RT[Bandwidth.i],
			t_422 = t_421 == 1,
			t_423 = t_420 and t_422,
			t_424 = Node_2.state == 8,
			t_425 = t_423 and t_424;

		guardCondition t_425;
		effect
			Bandwidth.state = 0,
			in_RT[Bandwidth.i] = 0,
			t_426 = RT_count - 1,
			RT_count = t_426,
			Node_2.state = 6;

	process Bandwidth_Node_3 
		guardBlock
			t_427 = Bandwidth.state == 1,
			t_428 = in_RT[Bandwidth.i],
			t_429 = t_428 == 1,
			t_430 = t_427 and t_429,
			t_431 = Node_3.state == 8,
			t_432 = t_430 and t_431;

		guardCondition t_432;
		effect
			Bandwidth.state = 0,
			in_RT[Bandwidth.i] = 0,
			t_433 = RT_count - 1,
			RT_count = t_433,
			Node_3.state = 6;

	process Bandwidth_Node_4 
		guardBlock
			t_434 = Bandwidth.state == 1,
			t_435 = in_RT[Bandwidth.i],
			t_436 = t_435 == 1,
			t_437 = t_434 and t_436,
			t_438 = Node_4.state == 8,
			t_439 = t_437 and t_438;

		guardCondition t_439;
		effect
			Bandwidth.state = 0,
			in_RT[Bandwidth.i] = 0,
			t_440 = RT_count - 1,
			RT_count = t_440,
			Node_4.state = 6;

	process Bandwidth_Node_5 
		guardBlock
			t_441 = Bandwidth.state == 1,
			t_442 = in_RT[Bandwidth.i],
			t_443 = t_442 == 1,
			t_444 = t_441 and t_443,
			t_445 = Node_5.state == 8,
			t_446 = t_444 and t_445;

		guardCondition t_446;
		effect
			Bandwidth.state = 0,
			in_RT[Bandwidth.i] = 0,
			t_447 = RT_count - 1,
			RT_count = t_447,
			Node_5.state = 6;

	process Bandwidth_Node_6 
		guardBlock
			t_448 = Bandwidth.state == 1,
			t_449 = in_RT[Bandwidth.i],
			t_450 = t_449 == 1,
			t_451 = t_448 and t_450,
			t_452 = Node_6.state == 8,
			t_453 = t_451 and t_452;

		guardCondition t_453;
		effect
			Bandwidth.state = 0,
			in_RT[Bandwidth.i] = 0,
			t_454 = RT_count - 1,
			RT_count = t_454,
			Node_6.state = 6;

	process Token_Node_2 
		guardBlock
			t_455 = Token.state == 1,
			t_456 = Token.i == 2,
			t_457 = in_RT[Token.i],
			t_458 = t_457 == 1,
			t_459 = t_456 and t_458,
			t_460 = t_455 and t_459,
			t_461 = Node_2.state == 0,
			t_462 = t_460 and t_461;

		guardCondition t_462;
		effect
			Token.state = 2,
			Node_2.rt = 1,
			Node_2.state = 1;

	process Token_Node_2 
		guardBlock
			t_463 = Token.state == 3,
			t_464 = Token.NRT_count > 0,
			t_465 = Token.next == 2,
			t_466 = t_464 and t_465,
			t_467 = t_463 and t_466,
			t_468 = Node_2.state == 0,
			t_469 = t_467 and t_468;

		guardCondition t_469;
		effect
			Token.state = 4,
			Node_2.rt = 0,
			Node_2.state = 1;

accepting conditions
	LTL_property.state == 1

system async property LTL_property;
