module clockDiv (clkIn, clkOut);
	input logic clkIn;
	output logic [27:0] clkOut = 0;
	
	always_ff @(posedge clk) begin
		clkOut <= clkOut + 1;
	end
endmodule
