Flow report for top
Wed Apr  3 19:28:27 2024
Quartus Prime Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Flow Summary
  3. Flow Settings
  4. Flow Non-Default Global Settings
  5. Flow Elapsed Time
  6. Flow OS Summary
  7. Flow Log
  8. Flow Messages
  9. Flow Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2023  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------------+
; Flow Summary                                                                        ;
+------------------------------------+------------------------------------------------+
; Flow Status                        ; Successful - Wed Apr  3 19:28:27 2024          ;
; Quartus Prime Version              ; 23.1std.0 Build 991 11/28/2023 SC Lite Edition ;
; Revision Name                      ; top                                            ;
; Top-level Entity Name              ; altera_max_10                                  ;
; Family                             ; MAX 10                                         ;
; Device                             ; 10M50DAF484C6GES                               ;
; Timing Models                      ; Preliminary                                    ;
; Total logic elements               ; 5,117 / 49,760 ( 10 % )                        ;
;     Total combinational functions  ; 3,656 / 49,760 ( 7 % )                         ;
;     Dedicated logic registers      ; 3,536 / 49,760 ( 7 % )                         ;
; Total registers                    ; 3536                                           ;
; Total pins                         ; 57 / 360 ( 16 % )                              ;
; Total virtual pins                 ; 0                                              ;
; Total memory bits                  ; 1,149,952 / 1,677,312 ( 69 % )                 ;
; Embedded Multiplier 9-bit elements ; 0 / 288 ( 0 % )                                ;
; Total PLLs                         ; 0 / 4 ( 0 % )                                  ;
; UFM blocks                         ; 0 / 1 ( 0 % )                                  ;
; ADC blocks                         ; 0 / 2 ( 0 % )                                  ;
+------------------------------------+------------------------------------------------+


+-----------------------------------------+
; Flow Settings                           ;
+-------------------+---------------------+
; Option            ; Setting             ;
+-------------------+---------------------+
; Start date & time ; 04/03/2024 19:27:06 ;
; Main task         ; Compilation         ;
; Revision Name     ; top                 ;
+-------------------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Flow Non-Default Global Settings                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+---------------+------------------+
; Assignment Name                     ; Value                                                                                                                                                                                                                                                                                                                                                                                                                           ; Default Value ; Entity Name   ; Section Id       ;
+-------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+---------------+------------------+
; COMPILER_SIGNATURE_ID               ; 268446087814444.171219402521376                                                                                                                                                                                                                                                                                                                                                                                                 ; --            ; --            ; --               ;
; EDA_OUTPUT_DATA_FORMAT              ; Verilog Hdl                                                                                                                                                                                                                                                                                                                                                                                                                     ; --            ; --            ; eda_simulation   ;
; EDA_SIMULATION_TOOL                 ; Questa Intel FPGA (Verilog)                                                                                                                                                                                                                                                                                                                                                                                                     ; <None>        ; --            ; --               ;
; EDA_TIME_SCALE                      ; 1 ps                                                                                                                                                                                                                                                                                                                                                                                                                            ; --            ; --            ; eda_simulation   ;
; ENABLE_SIGNALTAP                    ; On                                                                                                                                                                                                                                                                                                                                                                                                                              ; --            ; --            ; --               ;
; MAX_CORE_JUNCTION_TEMP              ; 85                                                                                                                                                                                                                                                                                                                                                                                                                              ; --            ; --            ; --               ;
; MIN_CORE_JUNCTION_TEMP              ; 0                                                                                                                                                                                                                                                                                                                                                                                                                               ; --            ; --            ; --               ;
; MISC_FILE                           ; nios_setup/synthesis/../nios_setup.cmp                                                                                                                                                                                                                                                                                                                                                                                          ; --            ; --            ; --               ;
; MISC_FILE                           ; nios_setup/synthesis/../../nios_setup.qsys                                                                                                                                                                                                                                                                                                                                                                                      ; --            ; --            ; --               ;
; PARTITION_COLOR                     ; -- (Not supported for targeted family)                                                                                                                                                                                                                                                                                                                                                                                          ; --            ; altera_max_10 ; Top              ;
; PARTITION_FITTER_PRESERVATION_LEVEL ; -- (Not supported for targeted family)                                                                                                                                                                                                                                                                                                                                                                                          ; --            ; altera_max_10 ; Top              ;
; PARTITION_NETLIST_TYPE              ; -- (Not supported for targeted family)                                                                                                                                                                                                                                                                                                                                                                                          ; --            ; altera_max_10 ; Top              ;
; POWER_BOARD_THERMAL_MODEL           ; None (CONSERVATIVE)                                                                                                                                                                                                                                                                                                                                                                                                             ; --            ; --            ; --               ;
; POWER_PRESET_COOLING_SOLUTION       ; 23 MM HEAT SINK WITH 200 LFPM AIRFLOW                                                                                                                                                                                                                                                                                                                                                                                           ; --            ; --            ; --               ;
; PROJECT_OUTPUT_DIRECTORY            ; output_files                                                                                                                                                                                                                                                                                                                                                                                                                    ; --            ; --            ; --               ;
; SLD_FILE                            ; nios_setup/synthesis/nios_setup.regmap                                                                                                                                                                                                                                                                                                                                                                                          ; --            ; --            ; --               ;
; SLD_FILE                            ; nios_setup/synthesis/nios_setup.debuginfo                                                                                                                                                                                                                                                                                                                                                                                       ; --            ; --            ; --               ;
; SLD_FILE                            ; db/reading_phy_regs_auto_stripped.stp                                                                                                                                                                                                                                                                                                                                                                                           ; --            ; --            ; --               ;
; SLD_INFO                            ; QSYS_NAME nios_setup HAS_SOPCINFO 1 GENERATION_ID 1710100944                                                                                                                                                                                                                                                                                                                                                                    ; --            ; nios_setup    ; --               ;
; SLD_NODE_CREATOR_ID                 ; 110                                                                                                                                                                                                                                                                                                                                                                                                                             ; --            ; --            ; auto_signaltap_0 ;
; SLD_NODE_ENTITY_NAME                ; sld_signaltap                                                                                                                                                                                                                                                                                                                                                                                                                   ; --            ; --            ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_RAM_BLOCK_TYPE=AUTO                                                                                                                                                                                                                                                                                                                                                                                                         ; --            ; --            ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_NODE_INFO=805334528                                                                                                                                                                                                                                                                                                                                                                                                         ; --            ; --            ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_POWER_UP_TRIGGER=0                                                                                                                                                                                                                                                                                                                                                                                                          ; --            ; --            ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_STORAGE_QUALIFIER_INVERSION_MASK_LENGTH=0                                                                                                                                                                                                                                                                                                                                                                                   ; --            ; --            ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_SEGMENT_SIZE=8192                                                                                                                                                                                                                                                                                                                                                                                                           ; --            ; --            ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_ATTRIBUTE_MEM_MODE=OFF                                                                                                                                                                                                                                                                                                                                                                                                      ; --            ; --            ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_STATE_FLOW_USE_GENERATED=0                                                                                                                                                                                                                                                                                                                                                                                                  ; --            ; --            ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_STATE_BITS=11                                                                                                                                                                                                                                                                                                                                                                                                               ; --            ; --            ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_BUFFER_FULL_STOP=1                                                                                                                                                                                                                                                                                                                                                                                                          ; --            ; --            ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_CURRENT_RESOURCE_WIDTH=1                                                                                                                                                                                                                                                                                                                                                                                                    ; --            ; --            ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_INCREMENTAL_ROUTING=1                                                                                                                                                                                                                                                                                                                                                                                                       ; --            ; --            ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_TRIGGER_LEVEL=1                                                                                                                                                                                                                                                                                                                                                                                                             ; --            ; --            ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_SAMPLE_DEPTH=8192                                                                                                                                                                                                                                                                                                                                                                                                           ; --            ; --            ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_TRIGGER_IN_ENABLED=0                                                                                                                                                                                                                                                                                                                                                                                                        ; --            ; --            ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_TRIGGER_PIPELINE=0                                                                                                                                                                                                                                                                                                                                                                                                          ; --            ; --            ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_RAM_PIPELINE=0                                                                                                                                                                                                                                                                                                                                                                                                              ; --            ; --            ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_COUNTER_PIPELINE=0                                                                                                                                                                                                                                                                                                                                                                                                          ; --            ; --            ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_ADVANCED_TRIGGER_ENTITY=basic,1,                                                                                                                                                                                                                                                                                                                                                                                            ; --            ; --            ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_TRIGGER_LEVEL_PIPELINE=1                                                                                                                                                                                                                                                                                                                                                                                                    ; --            ; --            ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_ENABLE_ADVANCED_TRIGGER=0                                                                                                                                                                                                                                                                                                                                                                                                   ; --            ; --            ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_DATA_BITS=123                                                                                                                                                                                                                                                                                                                                                                                                               ; --            ; --            ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_TRIGGER_BITS=123                                                                                                                                                                                                                                                                                                                                                                                                            ; --            ; --            ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_STORAGE_QUALIFIER_BITS=123                                                                                                                                                                                                                                                                                                                                                                                                  ; --            ; --            ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_INVERSION_MASK=000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; --            ; --            ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_INVERSION_MASK_LENGTH=396                                                                                                                                                                                                                                                                                                                                                                                                   ; --            ; --            ; auto_signaltap_0 ;
; SOPCINFO_FILE                       ; nios_setup/synthesis/../../nios_setup.sopcinfo                                                                                                                                                                                                                                                                                                                                                                                  ; --            ; --            ; --               ;
; SYNTHESIS_ONLY_QIP                  ; On                                                                                                                                                                                                                                                                                                                                                                                                                              ; --            ; --            ; --               ;
; TOP_LEVEL_ENTITY                    ; altera_max_10                                                                                                                                                                                                                                                                                                                                                                                                                   ; top           ; --            ; --               ;
; USE_SIGNALTAP_FILE                  ; reading_phy_regs.stp                                                                                                                                                                                                                                                                                                                                                                                                            ; --            ; --            ; --               ;
+-------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+---------------+------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Flow Elapsed Time                                                                                                        ;
+----------------------+--------------+-------------------------+---------------------+------------------------------------+
; Module Name          ; Elapsed Time ; Average Processors Used ; Peak Virtual Memory ; Total CPU Time (on all processors) ;
+----------------------+--------------+-------------------------+---------------------+------------------------------------+
; Analysis & Synthesis ; 00:00:45     ; 1.0                     ; 4958 MB             ; 00:00:25                           ;
; Fitter               ; 00:00:19     ; 1.5                     ; 5712 MB             ; 00:00:21                           ;
; Assembler            ; 00:00:03     ; 1.0                     ; 4747 MB             ; 00:00:02                           ;
; Timing Analyzer      ; 00:00:05     ; 2.2                     ; 4895 MB             ; 00:00:06                           ;
; EDA Netlist Writer   ; 00:00:02     ; 1.0                     ; 4702 MB             ; 00:00:01                           ;
; Total                ; 00:01:14     ; --                      ; --                  ; 00:00:55                           ;
+----------------------+--------------+-------------------------+---------------------+------------------------------------+


+------------------------------------------------------------------------------------+
; Flow OS Summary                                                                    ;
+----------------------+------------------+------------+------------+----------------+
; Module Name          ; Machine Hostname ; OS Name    ; OS Version ; Processor type ;
+----------------------+------------------+------------+------------+----------------+
; Analysis & Synthesis ; LAPTOP-MPJK3MO3  ; Windows 10 ; 10.0       ; x86_64         ;
; Fitter               ; LAPTOP-MPJK3MO3  ; Windows 10 ; 10.0       ; x86_64         ;
; Assembler            ; LAPTOP-MPJK3MO3  ; Windows 10 ; 10.0       ; x86_64         ;
; Timing Analyzer      ; LAPTOP-MPJK3MO3  ; Windows 10 ; 10.0       ; x86_64         ;
; EDA Netlist Writer   ; LAPTOP-MPJK3MO3  ; Windows 10 ; 10.0       ; x86_64         ;
+----------------------+------------------+------------+------------+----------------+


------------
; Flow Log ;
------------
quartus_map --read_settings_files=on --write_settings_files=off top -c top
quartus_fit --read_settings_files=off --write_settings_files=off top -c top
quartus_asm --read_settings_files=off --write_settings_files=off top -c top
quartus_sta top -c top
quartus_eda --read_settings_files=off --write_settings_files=off top -c top



