<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>arn9003reg.h source code [netbsd/sys/dev/ic/arn9003reg.h] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="ar_cal_target_power_ht,ar_cal_target_power_leg,ar_rx_status,ar_tx_desc,ar_tx_status "/>
<link rel="stylesheet" href="https://code.woboq.org/data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="https://code.woboq.org/data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery-ui.min.js"></script>
<script>var file = 'netbsd/sys/dev/ic/arn9003reg.h'; var root_path = '../../../..'; var data_path = 'https://code.woboq.org/data'; var ecma_script_api_version = 2;</script>
<script src='https://code.woboq.org/data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../..'>netbsd</a>/<a href='../..'>sys</a>/<a href='..'>dev</a>/<a href='./'>ic</a>/<a href='arn9003reg.h.html'>arn9003reg.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/*	$NetBSD: arn9003reg.h,v 1.1 2013/03/30 02:53:01 christos Exp $	*/</i></td></tr>
<tr><th id="2">2</th><td><i>/*	$OpenBSD: ar9003reg.h,v 1.8 2012/10/20 09:53:32 stsp Exp $	*/</i></td></tr>
<tr><th id="3">3</th><td></td></tr>
<tr><th id="4">4</th><td><i>/*-</i></td></tr>
<tr><th id="5">5</th><td><i> * Copyright (c) 2010 Damien Bergamini &lt;damien.bergamini@free.fr&gt;</i></td></tr>
<tr><th id="6">6</th><td><i> * Copyright (c) 2010 Atheros Communications Inc.</i></td></tr>
<tr><th id="7">7</th><td><i> *</i></td></tr>
<tr><th id="8">8</th><td><i> * Permission to use, copy, modify, and/or distribute this software for any</i></td></tr>
<tr><th id="9">9</th><td><i> * purpose with or without fee is hereby granted, provided that the above</i></td></tr>
<tr><th id="10">10</th><td><i> * copyright notice and this permission notice appear in all copies.</i></td></tr>
<tr><th id="11">11</th><td><i> *</i></td></tr>
<tr><th id="12">12</th><td><i> * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES</i></td></tr>
<tr><th id="13">13</th><td><i> * WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF</i></td></tr>
<tr><th id="14">14</th><td><i> * MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR</i></td></tr>
<tr><th id="15">15</th><td><i> * ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES</i></td></tr>
<tr><th id="16">16</th><td><i> * WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN</i></td></tr>
<tr><th id="17">17</th><td><i> * ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF</i></td></tr>
<tr><th id="18">18</th><td><i> * OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.</i></td></tr>
<tr><th id="19">19</th><td><i> */</i></td></tr>
<tr><th id="20">20</th><td></td></tr>
<tr><th id="21">21</th><td><u>#<span data-ppcond="21">ifndef</span> <span class="macro" data-ref="_M/_ARN9003REG_H_">_ARN9003REG_H_</span></u></td></tr>
<tr><th id="22">22</th><td><u>#define <dfn class="macro" id="_M/_ARN9003REG_H_" data-ref="_M/_ARN9003REG_H_">_ARN9003REG_H_</dfn></u></td></tr>
<tr><th id="23">23</th><td></td></tr>
<tr><th id="24">24</th><td><i>/*</i></td></tr>
<tr><th id="25">25</th><td><i> * MAC registers.</i></td></tr>
<tr><th id="26">26</th><td><i> */</i></td></tr>
<tr><th id="27">27</th><td><u>#define <dfn class="macro" id="_M/AR_ISR_S2_S" data-ref="_M/AR_ISR_S2_S">AR_ISR_S2_S</dfn>			0x00d0</u></td></tr>
<tr><th id="28">28</th><td><u>#define <dfn class="macro" id="_M/AR_ISR_S3_S" data-ref="_M/AR_ISR_S3_S">AR_ISR_S3_S</dfn>			0x00d4</u></td></tr>
<tr><th id="29">29</th><td><u>#define <dfn class="macro" id="_M/AR_ISR_S4_S" data-ref="_M/AR_ISR_S4_S">AR_ISR_S4_S</dfn>			0x00d8</u></td></tr>
<tr><th id="30">30</th><td><u>#define <dfn class="macro" id="_M/AR_ISR_S5_S" data-ref="_M/AR_ISR_S5_S">AR_ISR_S5_S</dfn>			0x00dc</u></td></tr>
<tr><th id="31">31</th><td><u>#define <dfn class="macro" id="_M/AR_GPIO_IN_OUT" data-ref="_M/AR_GPIO_IN_OUT">AR_GPIO_IN_OUT</dfn>			0x4048</u></td></tr>
<tr><th id="32">32</th><td><u>#define <dfn class="macro" id="_M/AR_GPIO_IN" data-ref="_M/AR_GPIO_IN">AR_GPIO_IN</dfn>			0x404c</u></td></tr>
<tr><th id="33">33</th><td><u>#define <dfn class="macro" id="_M/AR9300_GPIO_IN_VAL" data-ref="_M/AR9300_GPIO_IN_VAL">AR9300_GPIO_IN_VAL</dfn>		0x0001FFFF</u></td></tr>
<tr><th id="34">34</th><td><u>#define <dfn class="macro" id="_M/AR_GPIO_OE_OUT" data-ref="_M/AR_GPIO_OE_OUT">AR_GPIO_OE_OUT</dfn>			0x4050</u></td></tr>
<tr><th id="35">35</th><td><u>#define <dfn class="macro" id="_M/AR_GPIO_INTR_POL" data-ref="_M/AR_GPIO_INTR_POL">AR_GPIO_INTR_POL</dfn>		0x4058</u></td></tr>
<tr><th id="36">36</th><td><u>#define <dfn class="macro" id="_M/AR_GPIO_INPUT_EN_VAL" data-ref="_M/AR_GPIO_INPUT_EN_VAL">AR_GPIO_INPUT_EN_VAL</dfn>		0x405c</u></td></tr>
<tr><th id="37">37</th><td><u>#define <dfn class="macro" id="_M/AR_GPIO_INPUT_MUX1" data-ref="_M/AR_GPIO_INPUT_MUX1">AR_GPIO_INPUT_MUX1</dfn>		0x4060</u></td></tr>
<tr><th id="38">38</th><td><u>#define <dfn class="macro" id="_M/AR_GPIO_INPUT_MUX2" data-ref="_M/AR_GPIO_INPUT_MUX2">AR_GPIO_INPUT_MUX2</dfn>		0x4064</u></td></tr>
<tr><th id="39">39</th><td><u>#define <dfn class="macro" id="_M/AR_GPIO_OUTPUT_MUX" data-ref="_M/AR_GPIO_OUTPUT_MUX">AR_GPIO_OUTPUT_MUX</dfn>(i)		(0x4068 + (i) * 4)</u></td></tr>
<tr><th id="40">40</th><td><u>#define <dfn class="macro" id="_M/AR_INPUT_STATE" data-ref="_M/AR_INPUT_STATE">AR_INPUT_STATE</dfn>			0x4074</u></td></tr>
<tr><th id="41">41</th><td><u>#define <dfn class="macro" id="_M/AR_EEPROM_STATUS_DATA" data-ref="_M/AR_EEPROM_STATUS_DATA">AR_EEPROM_STATUS_DATA</dfn>		0x4084</u></td></tr>
<tr><th id="42">42</th><td><u>#define <dfn class="macro" id="_M/AR_OBS" data-ref="_M/AR_OBS">AR_OBS</dfn>				0x4088</u></td></tr>
<tr><th id="43">43</th><td><u>#define <dfn class="macro" id="_M/AR_GPIO_PDPU" data-ref="_M/AR_GPIO_PDPU">AR_GPIO_PDPU</dfn>			0x4090</u></td></tr>
<tr><th id="44">44</th><td><u>#define <dfn class="macro" id="_M/AR_PCIE_MSI" data-ref="_M/AR_PCIE_MSI">AR_PCIE_MSI</dfn>			0x40a4</u></td></tr>
<tr><th id="45">45</th><td><u>#define <dfn class="macro" id="_M/AR_ENT_OTP" data-ref="_M/AR_ENT_OTP">AR_ENT_OTP</dfn>			0x40d8</u></td></tr>
<tr><th id="46">46</th><td></td></tr>
<tr><th id="47">47</th><td><i>/* Bits for AR_ENT_OTP. */</i></td></tr>
<tr><th id="48">48</th><td><u>#define <dfn class="macro" id="_M/AR_ENT_OTP_CHAIN2_DISABLE" data-ref="_M/AR_ENT_OTP_CHAIN2_DISABLE">AR_ENT_OTP_CHAIN2_DISABLE</dfn>	0x00020000</u></td></tr>
<tr><th id="49">49</th><td><u>#define <dfn class="macro" id="_M/AR_ENT_OTP_MPSD" data-ref="_M/AR_ENT_OTP_MPSD">AR_ENT_OTP_MPSD</dfn>			0x00800000</u></td></tr>
<tr><th id="50">50</th><td></td></tr>
<tr><th id="51">51</th><td><i>/*</i></td></tr>
<tr><th id="52">52</th><td><i> * PHY registers.</i></td></tr>
<tr><th id="53">53</th><td><i> */</i></td></tr>
<tr><th id="54">54</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_TIMING1" data-ref="_M/AR_PHY_TIMING1">AR_PHY_TIMING1</dfn>			0x09800</u></td></tr>
<tr><th id="55">55</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_TIMING2" data-ref="_M/AR_PHY_TIMING2">AR_PHY_TIMING2</dfn>			0x09804</u></td></tr>
<tr><th id="56">56</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_TIMING3" data-ref="_M/AR_PHY_TIMING3">AR_PHY_TIMING3</dfn>			0x09808</u></td></tr>
<tr><th id="57">57</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_TIMING4" data-ref="_M/AR_PHY_TIMING4">AR_PHY_TIMING4</dfn>			0x0980c</u></td></tr>
<tr><th id="58">58</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_TIMING5" data-ref="_M/AR_PHY_TIMING5">AR_PHY_TIMING5</dfn>			0x09810</u></td></tr>
<tr><th id="59">59</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_TIMING6" data-ref="_M/AR_PHY_TIMING6">AR_PHY_TIMING6</dfn>			0x09814</u></td></tr>
<tr><th id="60">60</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_TIMING11" data-ref="_M/AR_PHY_TIMING11">AR_PHY_TIMING11</dfn>			0x09818</u></td></tr>
<tr><th id="61">61</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_SPUR_REG" data-ref="_M/AR_PHY_SPUR_REG">AR_PHY_SPUR_REG</dfn>			0x0981c</u></td></tr>
<tr><th id="62">62</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_FIND_SIG_LOW" data-ref="_M/AR_PHY_FIND_SIG_LOW">AR_PHY_FIND_SIG_LOW</dfn>		0x09820</u></td></tr>
<tr><th id="63">63</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_SFCORR" data-ref="_M/AR_PHY_SFCORR">AR_PHY_SFCORR</dfn>			0x09824</u></td></tr>
<tr><th id="64">64</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_SFCORR_LOW" data-ref="_M/AR_PHY_SFCORR_LOW">AR_PHY_SFCORR_LOW</dfn>		0x09828</u></td></tr>
<tr><th id="65">65</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_SFCORR_EXT" data-ref="_M/AR_PHY_SFCORR_EXT">AR_PHY_SFCORR_EXT</dfn>		0x0982c</u></td></tr>
<tr><th id="66">66</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_EXT_CCA" data-ref="_M/AR_PHY_EXT_CCA">AR_PHY_EXT_CCA</dfn>(i)		(0x09830 + (i) * 0x1000)</u></td></tr>
<tr><th id="67">67</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_RADAR_0" data-ref="_M/AR_PHY_RADAR_0">AR_PHY_RADAR_0</dfn>			0x09834</u></td></tr>
<tr><th id="68">68</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_RADAR_1" data-ref="_M/AR_PHY_RADAR_1">AR_PHY_RADAR_1</dfn>			0x09838</u></td></tr>
<tr><th id="69">69</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_RADAR_EXT" data-ref="_M/AR_PHY_RADAR_EXT">AR_PHY_RADAR_EXT</dfn>		0x0983c</u></td></tr>
<tr><th id="70">70</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_MULTICHAIN_CTRL" data-ref="_M/AR_PHY_MULTICHAIN_CTRL">AR_PHY_MULTICHAIN_CTRL</dfn>		0x09880</u></td></tr>
<tr><th id="71">71</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_PERCHAIN_CSD" data-ref="_M/AR_PHY_PERCHAIN_CSD">AR_PHY_PERCHAIN_CSD</dfn>		0x09884</u></td></tr>
<tr><th id="72">72</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_TX_CRC" data-ref="_M/AR_PHY_TX_CRC">AR_PHY_TX_CRC</dfn>			0x098a0</u></td></tr>
<tr><th id="73">73</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_TST_DAC_CONST" data-ref="_M/AR_PHY_TST_DAC_CONST">AR_PHY_TST_DAC_CONST</dfn>		0x098a4</u></td></tr>
<tr><th id="74">74</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_SPUR_REPORT_0" data-ref="_M/AR_PHY_SPUR_REPORT_0">AR_PHY_SPUR_REPORT_0</dfn>		0x098a8</u></td></tr>
<tr><th id="75">75</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_TX_IQCAL_CONTROL_3" data-ref="_M/AR_PHY_TX_IQCAL_CONTROL_3">AR_PHY_TX_IQCAL_CONTROL_3</dfn>	0x098b0</u></td></tr>
<tr><th id="76">76</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_IQ_ADC_MEAS_0_B" data-ref="_M/AR_PHY_IQ_ADC_MEAS_0_B">AR_PHY_IQ_ADC_MEAS_0_B</dfn>(i)	(0x098c0 + (i) * 0x1000)</u></td></tr>
<tr><th id="77">77</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_IQ_ADC_MEAS_1_B" data-ref="_M/AR_PHY_IQ_ADC_MEAS_1_B">AR_PHY_IQ_ADC_MEAS_1_B</dfn>(i)	(0x098c4 + (i) * 0x1000)</u></td></tr>
<tr><th id="78">78</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_IQ_ADC_MEAS_2_B" data-ref="_M/AR_PHY_IQ_ADC_MEAS_2_B">AR_PHY_IQ_ADC_MEAS_2_B</dfn>(i)	(0x098c8 + (i) * 0x1000)</u></td></tr>
<tr><th id="79">79</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_IQ_ADC_MEAS_3_B" data-ref="_M/AR_PHY_IQ_ADC_MEAS_3_B">AR_PHY_IQ_ADC_MEAS_3_B</dfn>(i)	(0x098cc + (i) * 0x1000)</u></td></tr>
<tr><th id="80">80</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_TX_PHASE_RAMP_0" data-ref="_M/AR_PHY_TX_PHASE_RAMP_0">AR_PHY_TX_PHASE_RAMP_0</dfn>		0x098d0</u></td></tr>
<tr><th id="81">81</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_ADC_DC_GAIN_CORR" data-ref="_M/AR_PHY_ADC_DC_GAIN_CORR">AR_PHY_ADC_DC_GAIN_CORR</dfn>(i)	(0x098d4 + (i) * 0x1000)</u></td></tr>
<tr><th id="82">82</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_RX_IQCAL_CORR_B" data-ref="_M/AR_PHY_RX_IQCAL_CORR_B">AR_PHY_RX_IQCAL_CORR_B</dfn>(i)	(0x098dc + (i) * 0x1000)</u></td></tr>
<tr><th id="83">83</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_PAPRD_AM2AM" data-ref="_M/AR_PHY_PAPRD_AM2AM">AR_PHY_PAPRD_AM2AM</dfn>		0x098e4</u></td></tr>
<tr><th id="84">84</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_PAPRD_AM2PM" data-ref="_M/AR_PHY_PAPRD_AM2PM">AR_PHY_PAPRD_AM2PM</dfn>		0x098e8</u></td></tr>
<tr><th id="85">85</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_PAPRD_HT40" data-ref="_M/AR_PHY_PAPRD_HT40">AR_PHY_PAPRD_HT40</dfn>		0x098ec</u></td></tr>
<tr><th id="86">86</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_PAPRD_CTRL0_B" data-ref="_M/AR_PHY_PAPRD_CTRL0_B">AR_PHY_PAPRD_CTRL0_B</dfn>(i)		(0x098f0 + (i) * 0x1000)</u></td></tr>
<tr><th id="87">87</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_PAPRD_CTRL1_B" data-ref="_M/AR_PHY_PAPRD_CTRL1_B">AR_PHY_PAPRD_CTRL1_B</dfn>(i)		(0x098f4 + (i) * 0x1000)</u></td></tr>
<tr><th id="88">88</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_PA_GAIN123_B" data-ref="_M/AR_PHY_PA_GAIN123_B">AR_PHY_PA_GAIN123_B</dfn>(i)		(0x098f8 + (i) * 0x1000)</u></td></tr>
<tr><th id="89">89</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_PAPRD_PRE_POST_SCALE_B0" data-ref="_M/AR_PHY_PAPRD_PRE_POST_SCALE_B0">AR_PHY_PAPRD_PRE_POST_SCALE_B0</dfn>(i)	\</u></td></tr>
<tr><th id="90">90</th><td><u>					(0x09900 + (i) * 4)</u></td></tr>
<tr><th id="91">91</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_PAPRD_MEM_TAB_B" data-ref="_M/AR_PHY_PAPRD_MEM_TAB_B">AR_PHY_PAPRD_MEM_TAB_B</dfn>(i, j)	(0x09920 + (i) * 0x1000 + (j) * 4)</u></td></tr>
<tr><th id="92">92</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_CHAN_INFO_TAB" data-ref="_M/AR_PHY_CHAN_INFO_TAB">AR_PHY_CHAN_INFO_TAB</dfn>(i, j)	(0x09b00 + (i) * 0x1000 + (j) * 4)</u></td></tr>
<tr><th id="93">93</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_TIMING_3A" data-ref="_M/AR_PHY_TIMING_3A">AR_PHY_TIMING_3A</dfn>		0x09c00</u></td></tr>
<tr><th id="94">94</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_LDPC_CNTL1" data-ref="_M/AR_PHY_LDPC_CNTL1">AR_PHY_LDPC_CNTL1</dfn>		0x09c04</u></td></tr>
<tr><th id="95">95</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_LDPC_CNTL2" data-ref="_M/AR_PHY_LDPC_CNTL2">AR_PHY_LDPC_CNTL2</dfn>		0x09c08</u></td></tr>
<tr><th id="96">96</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_PILOT_SPUR_MASK" data-ref="_M/AR_PHY_PILOT_SPUR_MASK">AR_PHY_PILOT_SPUR_MASK</dfn>		0x09c0c</u></td></tr>
<tr><th id="97">97</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_CHAN_SPUR_MASK" data-ref="_M/AR_PHY_CHAN_SPUR_MASK">AR_PHY_CHAN_SPUR_MASK</dfn>		0x09c10</u></td></tr>
<tr><th id="98">98</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_SGI_DELTA" data-ref="_M/AR_PHY_SGI_DELTA">AR_PHY_SGI_DELTA</dfn>		0x09c14</u></td></tr>
<tr><th id="99">99</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_ML_CNTL_1" data-ref="_M/AR_PHY_ML_CNTL_1">AR_PHY_ML_CNTL_1</dfn>		0x09c18</u></td></tr>
<tr><th id="100">100</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_ML_CNTL_2" data-ref="_M/AR_PHY_ML_CNTL_2">AR_PHY_ML_CNTL_2</dfn>		0x09c1c</u></td></tr>
<tr><th id="101">101</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_TST_ADC" data-ref="_M/AR_PHY_TST_ADC">AR_PHY_TST_ADC</dfn>			0x09c20</u></td></tr>
<tr><th id="102">102</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_SETTLING" data-ref="_M/AR_PHY_SETTLING">AR_PHY_SETTLING</dfn>			0x09e00</u></td></tr>
<tr><th id="103">103</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_RXGAIN" data-ref="_M/AR_PHY_RXGAIN">AR_PHY_RXGAIN</dfn>(i)		(0x09e04 + (i) * 0x1000)</u></td></tr>
<tr><th id="104">104</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_GAINS_MINOFF0" data-ref="_M/AR_PHY_GAINS_MINOFF0">AR_PHY_GAINS_MINOFF0</dfn>		0x09e08</u></td></tr>
<tr><th id="105">105</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_DESIRED_SZ" data-ref="_M/AR_PHY_DESIRED_SZ">AR_PHY_DESIRED_SZ</dfn>		0x09e0c</u></td></tr>
<tr><th id="106">106</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_FIND_SIG" data-ref="_M/AR_PHY_FIND_SIG">AR_PHY_FIND_SIG</dfn>			0x09e10</u></td></tr>
<tr><th id="107">107</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_AGC" data-ref="_M/AR_PHY_AGC">AR_PHY_AGC</dfn>			0x09e14</u></td></tr>
<tr><th id="108">108</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_EXT_ATTEN_CTL" data-ref="_M/AR_PHY_EXT_ATTEN_CTL">AR_PHY_EXT_ATTEN_CTL</dfn>(i)		(0x09e18 + (i) * 0x1000)</u></td></tr>
<tr><th id="109">109</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_CCA" data-ref="_M/AR_PHY_CCA">AR_PHY_CCA</dfn>(i)			(0x09e1c + (i) * 0x1000)</u></td></tr>
<tr><th id="110">110</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_CCA_CTRL" data-ref="_M/AR_PHY_CCA_CTRL">AR_PHY_CCA_CTRL</dfn>(i)		(0x09e20 + (i) * 0x1000)</u></td></tr>
<tr><th id="111">111</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_RESTART" data-ref="_M/AR_PHY_RESTART">AR_PHY_RESTART</dfn>			0x09e24</u></td></tr>
<tr><th id="112">112</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_MC_GAIN_CTRL" data-ref="_M/AR_PHY_MC_GAIN_CTRL">AR_PHY_MC_GAIN_CTRL</dfn>		0x09e28</u></td></tr>
<tr><th id="113">113</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_EXTCHN_PWRTHR1" data-ref="_M/AR_PHY_EXTCHN_PWRTHR1">AR_PHY_EXTCHN_PWRTHR1</dfn>		0x09e2c</u></td></tr>
<tr><th id="114">114</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_EXT_CHN_WIN" data-ref="_M/AR_PHY_EXT_CHN_WIN">AR_PHY_EXT_CHN_WIN</dfn>		0x09e30</u></td></tr>
<tr><th id="115">115</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_20_40_DET_THR" data-ref="_M/AR_PHY_20_40_DET_THR">AR_PHY_20_40_DET_THR</dfn>		0x09e34</u></td></tr>
<tr><th id="116">116</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_RIFS_SRCH" data-ref="_M/AR_PHY_RIFS_SRCH">AR_PHY_RIFS_SRCH</dfn>		0x09e38</u></td></tr>
<tr><th id="117">117</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_PEAK_DET_CTRL_1" data-ref="_M/AR_PHY_PEAK_DET_CTRL_1">AR_PHY_PEAK_DET_CTRL_1</dfn>		0x09e3c</u></td></tr>
<tr><th id="118">118</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_PEAK_DET_CTRL_2" data-ref="_M/AR_PHY_PEAK_DET_CTRL_2">AR_PHY_PEAK_DET_CTRL_2</dfn>		0x09e40</u></td></tr>
<tr><th id="119">119</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_RX_GAIN_BOUNDS_1" data-ref="_M/AR_PHY_RX_GAIN_BOUNDS_1">AR_PHY_RX_GAIN_BOUNDS_1</dfn>		0x09e44</u></td></tr>
<tr><th id="120">120</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_RX_GAIN_BOUNDS_2" data-ref="_M/AR_PHY_RX_GAIN_BOUNDS_2">AR_PHY_RX_GAIN_BOUNDS_2</dfn>		0x09e48</u></td></tr>
<tr><th id="121">121</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_RSSI" data-ref="_M/AR_PHY_RSSI">AR_PHY_RSSI</dfn>(i)			(0x09f80 + (i) * 0x1000)</u></td></tr>
<tr><th id="122">122</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_SPUR_CCK_REP0" data-ref="_M/AR_PHY_SPUR_CCK_REP0">AR_PHY_SPUR_CCK_REP0</dfn>		0x09f84</u></td></tr>
<tr><th id="123">123</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_CCK_DETECT" data-ref="_M/AR_PHY_CCK_DETECT">AR_PHY_CCK_DETECT</dfn>		0x09fc0</u></td></tr>
<tr><th id="124">124</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_DAG_CTRLCCK" data-ref="_M/AR_PHY_DAG_CTRLCCK">AR_PHY_DAG_CTRLCCK</dfn>		0x09fc4</u></td></tr>
<tr><th id="125">125</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_IQCORR_CTRL_CCK" data-ref="_M/AR_PHY_IQCORR_CTRL_CCK">AR_PHY_IQCORR_CTRL_CCK</dfn>		0x09fc8</u></td></tr>
<tr><th id="126">126</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_CCK_SPUR_MIT" data-ref="_M/AR_PHY_CCK_SPUR_MIT">AR_PHY_CCK_SPUR_MIT</dfn>		0x09fcc</u></td></tr>
<tr><th id="127">127</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_RX_OCGAIN" data-ref="_M/AR_PHY_RX_OCGAIN">AR_PHY_RX_OCGAIN</dfn>		0x0a000</u></td></tr>
<tr><th id="128">128</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_D2_CHIP_ID" data-ref="_M/AR_PHY_D2_CHIP_ID">AR_PHY_D2_CHIP_ID</dfn>		0x0a200</u></td></tr>
<tr><th id="129">129</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_GEN_CTRL" data-ref="_M/AR_PHY_GEN_CTRL">AR_PHY_GEN_CTRL</dfn>			0x0a204</u></td></tr>
<tr><th id="130">130</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_MODE" data-ref="_M/AR_PHY_MODE">AR_PHY_MODE</dfn>			0x0a208</u></td></tr>
<tr><th id="131">131</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_ACTIVE" data-ref="_M/AR_PHY_ACTIVE">AR_PHY_ACTIVE</dfn>			0x0a20c</u></td></tr>
<tr><th id="132">132</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_SPUR_MASK_A" data-ref="_M/AR_PHY_SPUR_MASK_A">AR_PHY_SPUR_MASK_A</dfn>		0x0a220</u></td></tr>
<tr><th id="133">133</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_SPUR_MASK_B" data-ref="_M/AR_PHY_SPUR_MASK_B">AR_PHY_SPUR_MASK_B</dfn>		0x0a224</u></td></tr>
<tr><th id="134">134</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_SPECTRAL_SCAN" data-ref="_M/AR_PHY_SPECTRAL_SCAN">AR_PHY_SPECTRAL_SCAN</dfn>		0x0a228</u></td></tr>
<tr><th id="135">135</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_RADAR_BW_FILTER" data-ref="_M/AR_PHY_RADAR_BW_FILTER">AR_PHY_RADAR_BW_FILTER</dfn>		0x0a22c</u></td></tr>
<tr><th id="136">136</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_SEARCH_START_DELAY" data-ref="_M/AR_PHY_SEARCH_START_DELAY">AR_PHY_SEARCH_START_DELAY</dfn>	0x0a230</u></td></tr>
<tr><th id="137">137</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_MAX_RX_LEN" data-ref="_M/AR_PHY_MAX_RX_LEN">AR_PHY_MAX_RX_LEN</dfn>		0x0a234</u></td></tr>
<tr><th id="138">138</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_FRAME_CTL" data-ref="_M/AR_PHY_FRAME_CTL">AR_PHY_FRAME_CTL</dfn>		0x0a238</u></td></tr>
<tr><th id="139">139</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_RFBUS_REQ" data-ref="_M/AR_PHY_RFBUS_REQ">AR_PHY_RFBUS_REQ</dfn>		0x0a23c</u></td></tr>
<tr><th id="140">140</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_RFBUS_GRANT" data-ref="_M/AR_PHY_RFBUS_GRANT">AR_PHY_RFBUS_GRANT</dfn>		0x0a240</u></td></tr>
<tr><th id="141">141</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_RIFS" data-ref="_M/AR_PHY_RIFS">AR_PHY_RIFS</dfn>			0x0a244</u></td></tr>
<tr><th id="142">142</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_RX_CLR_DELAY" data-ref="_M/AR_PHY_RX_CLR_DELAY">AR_PHY_RX_CLR_DELAY</dfn>		0x0a250</u></td></tr>
<tr><th id="143">143</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_RX_DELAY" data-ref="_M/AR_PHY_RX_DELAY">AR_PHY_RX_DELAY</dfn>			0x0a254</u></td></tr>
<tr><th id="144">144</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_XPA_TIMING_CTL" data-ref="_M/AR_PHY_XPA_TIMING_CTL">AR_PHY_XPA_TIMING_CTL</dfn>		0x0a264</u></td></tr>
<tr><th id="145">145</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_MISC_PA_CTL" data-ref="_M/AR_PHY_MISC_PA_CTL">AR_PHY_MISC_PA_CTL</dfn>		0x0a280</u></td></tr>
<tr><th id="146">146</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_SWITCH_CHAIN" data-ref="_M/AR_PHY_SWITCH_CHAIN">AR_PHY_SWITCH_CHAIN</dfn>(i)		(0x0a284 + (i) * 0x1000)</u></td></tr>
<tr><th id="147">147</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_SWITCH_COM" data-ref="_M/AR_PHY_SWITCH_COM">AR_PHY_SWITCH_COM</dfn>		0x0a288</u></td></tr>
<tr><th id="148">148</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_SWITCH_COM_2" data-ref="_M/AR_PHY_SWITCH_COM_2">AR_PHY_SWITCH_COM_2</dfn>		0x0a28c</u></td></tr>
<tr><th id="149">149</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_RX_CHAINMASK" data-ref="_M/AR_PHY_RX_CHAINMASK">AR_PHY_RX_CHAINMASK</dfn>		0x0a2a0</u></td></tr>
<tr><th id="150">150</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_CAL_CHAINMASK" data-ref="_M/AR_PHY_CAL_CHAINMASK">AR_PHY_CAL_CHAINMASK</dfn>		0x0a2c0</u></td></tr>
<tr><th id="151">151</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_AGC_CONTROL" data-ref="_M/AR_PHY_AGC_CONTROL">AR_PHY_AGC_CONTROL</dfn>		0x0a2c4</u></td></tr>
<tr><th id="152">152</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_CALMODE" data-ref="_M/AR_PHY_CALMODE">AR_PHY_CALMODE</dfn>			0x0a2c8</u></td></tr>
<tr><th id="153">153</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_FCAL_1" data-ref="_M/AR_PHY_FCAL_1">AR_PHY_FCAL_1</dfn>			0x0a2cc</u></td></tr>
<tr><th id="154">154</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_FCAL_2_0" data-ref="_M/AR_PHY_FCAL_2_0">AR_PHY_FCAL_2_0</dfn>			0x0a2d0</u></td></tr>
<tr><th id="155">155</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_DFT_TONE_CTL_0" data-ref="_M/AR_PHY_DFT_TONE_CTL_0">AR_PHY_DFT_TONE_CTL_0</dfn>		0x0a2d4</u></td></tr>
<tr><th id="156">156</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_CL_CAL_CTL" data-ref="_M/AR_PHY_CL_CAL_CTL">AR_PHY_CL_CAL_CTL</dfn>		0x0a2d8</u></td></tr>
<tr><th id="157">157</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_CL_TAB_0" data-ref="_M/AR_PHY_CL_TAB_0">AR_PHY_CL_TAB_0</dfn>			0x0a300</u></td></tr>
<tr><th id="158">158</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_SYNTH_CONTROL" data-ref="_M/AR_PHY_SYNTH_CONTROL">AR_PHY_SYNTH_CONTROL</dfn>		0x0a340</u></td></tr>
<tr><th id="159">159</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_ADDAC_CLK_SEL" data-ref="_M/AR_PHY_ADDAC_CLK_SEL">AR_PHY_ADDAC_CLK_SEL</dfn>		0x0a344</u></td></tr>
<tr><th id="160">160</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_PLL_CTL" data-ref="_M/AR_PHY_PLL_CTL">AR_PHY_PLL_CTL</dfn>			0x0a348</u></td></tr>
<tr><th id="161">161</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_ANALOG_SWAP" data-ref="_M/AR_PHY_ANALOG_SWAP">AR_PHY_ANALOG_SWAP</dfn>		0x0a34c</u></td></tr>
<tr><th id="162">162</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_ADDAC_PARA_CTL" data-ref="_M/AR_PHY_ADDAC_PARA_CTL">AR_PHY_ADDAC_PARA_CTL</dfn>		0x0a350</u></td></tr>
<tr><th id="163">163</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_XPA_CFG" data-ref="_M/AR_PHY_XPA_CFG">AR_PHY_XPA_CFG</dfn>			0x0a358</u></td></tr>
<tr><th id="164">164</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_TEST" data-ref="_M/AR_PHY_TEST">AR_PHY_TEST</dfn>			0x0a360</u></td></tr>
<tr><th id="165">165</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_TEST_CTL_STATUS" data-ref="_M/AR_PHY_TEST_CTL_STATUS">AR_PHY_TEST_CTL_STATUS</dfn>		0x0a364</u></td></tr>
<tr><th id="166">166</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_TSTDAC" data-ref="_M/AR_PHY_TSTDAC">AR_PHY_TSTDAC</dfn>			0x0a368</u></td></tr>
<tr><th id="167">167</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_CHAN_STATUS" data-ref="_M/AR_PHY_CHAN_STATUS">AR_PHY_CHAN_STATUS</dfn>		0x0a36c</u></td></tr>
<tr><th id="168">168</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_CHAN_INFO_MEMORY" data-ref="_M/AR_PHY_CHAN_INFO_MEMORY">AR_PHY_CHAN_INFO_MEMORY</dfn>		0x0a370</u></td></tr>
<tr><th id="169">169</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_CHNINFO_NOISEPWR" data-ref="_M/AR_PHY_CHNINFO_NOISEPWR">AR_PHY_CHNINFO_NOISEPWR</dfn>		0x0a374</u></td></tr>
<tr><th id="170">170</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_CHNINFO_GAINDIFF" data-ref="_M/AR_PHY_CHNINFO_GAINDIFF">AR_PHY_CHNINFO_GAINDIFF</dfn>		0x0a378</u></td></tr>
<tr><th id="171">171</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_CHNINFO_FINETIM" data-ref="_M/AR_PHY_CHNINFO_FINETIM">AR_PHY_CHNINFO_FINETIM</dfn>		0x0a37c</u></td></tr>
<tr><th id="172">172</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_CHAN_INFO_GAIN_0" data-ref="_M/AR_PHY_CHAN_INFO_GAIN_0">AR_PHY_CHAN_INFO_GAIN_0</dfn>		0x0a380</u></td></tr>
<tr><th id="173">173</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_SCRAMBLER_SEED" data-ref="_M/AR_PHY_SCRAMBLER_SEED">AR_PHY_SCRAMBLER_SEED</dfn>		0x0a390</u></td></tr>
<tr><th id="174">174</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_CCK_TX_CTRL" data-ref="_M/AR_PHY_CCK_TX_CTRL">AR_PHY_CCK_TX_CTRL</dfn>		0x0a394</u></td></tr>
<tr><th id="175">175</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_HEAVYCLIP_CTL" data-ref="_M/AR_PHY_HEAVYCLIP_CTL">AR_PHY_HEAVYCLIP_CTL</dfn>		0x0a3a4</u></td></tr>
<tr><th id="176">176</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_HEAVYCLIP_20" data-ref="_M/AR_PHY_HEAVYCLIP_20">AR_PHY_HEAVYCLIP_20</dfn>		0x0a3a8</u></td></tr>
<tr><th id="177">177</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_HEAVYCLIP_40" data-ref="_M/AR_PHY_HEAVYCLIP_40">AR_PHY_HEAVYCLIP_40</dfn>		0x0a3ac</u></td></tr>
<tr><th id="178">178</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_ILLEGAL_TXRATE" data-ref="_M/AR_PHY_ILLEGAL_TXRATE">AR_PHY_ILLEGAL_TXRATE</dfn>		0x0a3b0</u></td></tr>
<tr><th id="179">179</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_PWRTX_RATE1" data-ref="_M/AR_PHY_PWRTX_RATE1">AR_PHY_PWRTX_RATE1</dfn>		0x0a3c0</u></td></tr>
<tr><th id="180">180</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_PWRTX_RATE2" data-ref="_M/AR_PHY_PWRTX_RATE2">AR_PHY_PWRTX_RATE2</dfn>		0x0a3c4</u></td></tr>
<tr><th id="181">181</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_PWRTX_RATE3" data-ref="_M/AR_PHY_PWRTX_RATE3">AR_PHY_PWRTX_RATE3</dfn>		0x0a3c8</u></td></tr>
<tr><th id="182">182</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_PWRTX_RATE4" data-ref="_M/AR_PHY_PWRTX_RATE4">AR_PHY_PWRTX_RATE4</dfn>		0x0a3cc</u></td></tr>
<tr><th id="183">183</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_PWRTX_RATE5" data-ref="_M/AR_PHY_PWRTX_RATE5">AR_PHY_PWRTX_RATE5</dfn>		0x0a3d0</u></td></tr>
<tr><th id="184">184</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_PWRTX_RATE6" data-ref="_M/AR_PHY_PWRTX_RATE6">AR_PHY_PWRTX_RATE6</dfn>		0x0a3d4</u></td></tr>
<tr><th id="185">185</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_PWRTX_RATE7" data-ref="_M/AR_PHY_PWRTX_RATE7">AR_PHY_PWRTX_RATE7</dfn>		0x0a3d8</u></td></tr>
<tr><th id="186">186</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_PWRTX_RATE8" data-ref="_M/AR_PHY_PWRTX_RATE8">AR_PHY_PWRTX_RATE8</dfn>		0x0a3dc</u></td></tr>
<tr><th id="187">187</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_PWRTX_RATE10" data-ref="_M/AR_PHY_PWRTX_RATE10">AR_PHY_PWRTX_RATE10</dfn>		0x0a3e4</u></td></tr>
<tr><th id="188">188</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_PWRTX_RATE11" data-ref="_M/AR_PHY_PWRTX_RATE11">AR_PHY_PWRTX_RATE11</dfn>		0x0a3e8</u></td></tr>
<tr><th id="189">189</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_PWRTX_RATE12" data-ref="_M/AR_PHY_PWRTX_RATE12">AR_PHY_PWRTX_RATE12</dfn>		0x0a3ec</u></td></tr>
<tr><th id="190">190</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_PWRTX_MAX" data-ref="_M/AR_PHY_PWRTX_MAX">AR_PHY_PWRTX_MAX</dfn>		0x0a3f0</u></td></tr>
<tr><th id="191">191</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_POWER_TX_SUB" data-ref="_M/AR_PHY_POWER_TX_SUB">AR_PHY_POWER_TX_SUB</dfn>		0x0a3f4</u></td></tr>
<tr><th id="192">192</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_TPC_1" data-ref="_M/AR_PHY_TPC_1">AR_PHY_TPC_1</dfn>			0x0a3f8</u></td></tr>
<tr><th id="193">193</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_TPC_4_B" data-ref="_M/AR_PHY_TPC_4_B">AR_PHY_TPC_4_B</dfn>(i)		(0x0a404 + (i) * 0x1000)</u></td></tr>
<tr><th id="194">194</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_TPC_5_B" data-ref="_M/AR_PHY_TPC_5_B">AR_PHY_TPC_5_B</dfn>(i)		(0x0a408 + (i) * 0x1000)</u></td></tr>
<tr><th id="195">195</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_TPC_6_B" data-ref="_M/AR_PHY_TPC_6_B">AR_PHY_TPC_6_B</dfn>(i)		(0x0a40c + (i) * 0x1000)</u></td></tr>
<tr><th id="196">196</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_TPC_11_B" data-ref="_M/AR_PHY_TPC_11_B">AR_PHY_TPC_11_B</dfn>(i)		(0x0a420 + (i) * 0x1000)</u></td></tr>
<tr><th id="197">197</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_TPC_12" data-ref="_M/AR_PHY_TPC_12">AR_PHY_TPC_12</dfn>			0x0a424</u></td></tr>
<tr><th id="198">198</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_TPC_18" data-ref="_M/AR_PHY_TPC_18">AR_PHY_TPC_18</dfn>			0x0a43c</u></td></tr>
<tr><th id="199">199</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_TPC_19" data-ref="_M/AR_PHY_TPC_19">AR_PHY_TPC_19</dfn>			0x0a440</u></td></tr>
<tr><th id="200">200</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_BB_THERM_ADC_1" data-ref="_M/AR_PHY_BB_THERM_ADC_1">AR_PHY_BB_THERM_ADC_1</dfn>		0x0a448</u></td></tr>
<tr><th id="201">201</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_BB_THERM_ADC_4" data-ref="_M/AR_PHY_BB_THERM_ADC_4">AR_PHY_BB_THERM_ADC_4</dfn>		0x0a454</u></td></tr>
<tr><th id="202">202</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_TX_FORCED_GAIN" data-ref="_M/AR_PHY_TX_FORCED_GAIN">AR_PHY_TX_FORCED_GAIN</dfn>		0x0a458</u></td></tr>
<tr><th id="203">203</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_PDADC_TAB" data-ref="_M/AR_PHY_PDADC_TAB">AR_PHY_PDADC_TAB</dfn>(i)		(0x0a480 + (i) * 0x1000)</u></td></tr>
<tr><th id="204">204</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_TXGAIN_TABLE" data-ref="_M/AR_PHY_TXGAIN_TABLE">AR_PHY_TXGAIN_TABLE</dfn>(i)		(0x0a500 + (i) * 4)</u></td></tr>
<tr><th id="205">205</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_TX_IQCAL_CONTROL_1" data-ref="_M/AR_PHY_TX_IQCAL_CONTROL_1">AR_PHY_TX_IQCAL_CONTROL_1</dfn>	0x0a648</u></td></tr>
<tr><th id="206">206</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_TX_IQCAL_START" data-ref="_M/AR_PHY_TX_IQCAL_START">AR_PHY_TX_IQCAL_START</dfn>		0x0a640</u></td></tr>
<tr><th id="207">207</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_TX_IQCAL_CORR_COEFF_01_B" data-ref="_M/AR_PHY_TX_IQCAL_CORR_COEFF_01_B">AR_PHY_TX_IQCAL_CORR_COEFF_01_B</dfn>(i)	\</u></td></tr>
<tr><th id="208">208</th><td><u>					(0x0a650 + (i) * 0x1000)</u></td></tr>
<tr><th id="209">209</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_TX_IQCAL_STATUS_B" data-ref="_M/AR_PHY_TX_IQCAL_STATUS_B">AR_PHY_TX_IQCAL_STATUS_B</dfn>(i)	(0x0a68c + (i) * 0x1000)</u></td></tr>
<tr><th id="210">210</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_PAPRD_TRAINER_CNTL1" data-ref="_M/AR_PHY_PAPRD_TRAINER_CNTL1">AR_PHY_PAPRD_TRAINER_CNTL1</dfn>	0x0a690</u></td></tr>
<tr><th id="211">211</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_PAPRD_TRAINER_CNTL2" data-ref="_M/AR_PHY_PAPRD_TRAINER_CNTL2">AR_PHY_PAPRD_TRAINER_CNTL2</dfn>	0x0a694</u></td></tr>
<tr><th id="212">212</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_PAPRD_TRAINER_CNTL3" data-ref="_M/AR_PHY_PAPRD_TRAINER_CNTL3">AR_PHY_PAPRD_TRAINER_CNTL3</dfn>	0x0a698</u></td></tr>
<tr><th id="213">213</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_PAPRD_TRAINER_CNTL4" data-ref="_M/AR_PHY_PAPRD_TRAINER_CNTL4">AR_PHY_PAPRD_TRAINER_CNTL4</dfn>	0x0a69c</u></td></tr>
<tr><th id="214">214</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_PAPRD_TRAINER_STAT1" data-ref="_M/AR_PHY_PAPRD_TRAINER_STAT1">AR_PHY_PAPRD_TRAINER_STAT1</dfn>	0x0a6a0</u></td></tr>
<tr><th id="215">215</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_PAPRD_TRAINER_STAT2" data-ref="_M/AR_PHY_PAPRD_TRAINER_STAT2">AR_PHY_PAPRD_TRAINER_STAT2</dfn>	0x0a6a4</u></td></tr>
<tr><th id="216">216</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_PAPRD_TRAINER_STAT3" data-ref="_M/AR_PHY_PAPRD_TRAINER_STAT3">AR_PHY_PAPRD_TRAINER_STAT3</dfn>	0x0a6a8</u></td></tr>
<tr><th id="217">217</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_PANIC_WD_STATUS" data-ref="_M/AR_PHY_PANIC_WD_STATUS">AR_PHY_PANIC_WD_STATUS</dfn>		0x0a7c0</u></td></tr>
<tr><th id="218">218</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_PANIC_WD_CTL_1" data-ref="_M/AR_PHY_PANIC_WD_CTL_1">AR_PHY_PANIC_WD_CTL_1</dfn>		0x0a7c4</u></td></tr>
<tr><th id="219">219</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_PANIC_WD_CTL_2" data-ref="_M/AR_PHY_PANIC_WD_CTL_2">AR_PHY_PANIC_WD_CTL_2</dfn>		0x0a7c8</u></td></tr>
<tr><th id="220">220</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_BT_CTL" data-ref="_M/AR_PHY_BT_CTL">AR_PHY_BT_CTL</dfn>			0x0a7cc</u></td></tr>
<tr><th id="221">221</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_ONLY_WARMRESET" data-ref="_M/AR_PHY_ONLY_WARMRESET">AR_PHY_ONLY_WARMRESET</dfn>		0x0a7d0</u></td></tr>
<tr><th id="222">222</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_ONLY_CTL" data-ref="_M/AR_PHY_ONLY_CTL">AR_PHY_ONLY_CTL</dfn>			0x0a7d4</u></td></tr>
<tr><th id="223">223</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_ECO_CTRL" data-ref="_M/AR_PHY_ECO_CTRL">AR_PHY_ECO_CTRL</dfn>			0x0a7dc</u></td></tr>
<tr><th id="224">224</th><td></td></tr>
<tr><th id="225">225</th><td><i>/*</i></td></tr>
<tr><th id="226">226</th><td><i> * Analog registers.</i></td></tr>
<tr><th id="227">227</th><td><i> */</i></td></tr>
<tr><th id="228">228</th><td><u>#define <dfn class="macro" id="_M/AR_IS_ANALOG_REG" data-ref="_M/AR_IS_ANALOG_REG">AR_IS_ANALOG_REG</dfn>(reg)		((reg) &gt;= 0x16000 &amp;&amp; (reg) &lt;= 0x17000)</u></td></tr>
<tr><th id="229">229</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_65NM_CH0_SYNTH4" data-ref="_M/AR_PHY_65NM_CH0_SYNTH4">AR_PHY_65NM_CH0_SYNTH4</dfn>		0x1608c</u></td></tr>
<tr><th id="230">230</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_65NM_CH0_SYNTH7" data-ref="_M/AR_PHY_65NM_CH0_SYNTH7">AR_PHY_65NM_CH0_SYNTH7</dfn>		0x16098</u></td></tr>
<tr><th id="231">231</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_65NM_CH0_BIAS1" data-ref="_M/AR_PHY_65NM_CH0_BIAS1">AR_PHY_65NM_CH0_BIAS1</dfn>		0x160c0</u></td></tr>
<tr><th id="232">232</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_65NM_CH0_BIAS2" data-ref="_M/AR_PHY_65NM_CH0_BIAS2">AR_PHY_65NM_CH0_BIAS2</dfn>		0x160c4</u></td></tr>
<tr><th id="233">233</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_65NM_CH0_BIAS4" data-ref="_M/AR_PHY_65NM_CH0_BIAS4">AR_PHY_65NM_CH0_BIAS4</dfn>		0x160cc</u></td></tr>
<tr><th id="234">234</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_65NM_CH0_RXTX1" data-ref="_M/AR_PHY_65NM_CH0_RXTX1">AR_PHY_65NM_CH0_RXTX1</dfn>		0x16100</u></td></tr>
<tr><th id="235">235</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_65NM_CH0_RXTX2" data-ref="_M/AR_PHY_65NM_CH0_RXTX2">AR_PHY_65NM_CH0_RXTX2</dfn>		0x16104</u></td></tr>
<tr><th id="236">236</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_65NM_CH0_RXTX4" data-ref="_M/AR_PHY_65NM_CH0_RXTX4">AR_PHY_65NM_CH0_RXTX4</dfn>		0x1610c</u></td></tr>
<tr><th id="237">237</th><td><u>#define <dfn class="macro" id="_M/AR9485_PHY_65NM_CH0_TOP2" data-ref="_M/AR9485_PHY_65NM_CH0_TOP2">AR9485_PHY_65NM_CH0_TOP2</dfn>	0x16284</u></td></tr>
<tr><th id="238">238</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_65NM_CH0_TOP" data-ref="_M/AR_PHY_65NM_CH0_TOP">AR_PHY_65NM_CH0_TOP</dfn>		0x16288</u></td></tr>
<tr><th id="239">239</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_65NM_CH0_THERM" data-ref="_M/AR_PHY_65NM_CH0_THERM">AR_PHY_65NM_CH0_THERM</dfn>		0x16290</u></td></tr>
<tr><th id="240">240</th><td><u>#define <dfn class="macro" id="_M/AR9485_PHY_CH0_XTAL" data-ref="_M/AR9485_PHY_CH0_XTAL">AR9485_PHY_CH0_XTAL</dfn>		0x16290</u></td></tr>
<tr><th id="241">241</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_65NM_CH1_RXTX1" data-ref="_M/AR_PHY_65NM_CH1_RXTX1">AR_PHY_65NM_CH1_RXTX1</dfn>		0x16500</u></td></tr>
<tr><th id="242">242</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_65NM_CH1_RXTX2" data-ref="_M/AR_PHY_65NM_CH1_RXTX2">AR_PHY_65NM_CH1_RXTX2</dfn>		0x16504</u></td></tr>
<tr><th id="243">243</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_65NM_CH2_RXTX1" data-ref="_M/AR_PHY_65NM_CH2_RXTX1">AR_PHY_65NM_CH2_RXTX1</dfn>		0x16900</u></td></tr>
<tr><th id="244">244</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_65NM_CH2_RXTX2" data-ref="_M/AR_PHY_65NM_CH2_RXTX2">AR_PHY_65NM_CH2_RXTX2</dfn>		0x16904</u></td></tr>
<tr><th id="245">245</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_PMU1" data-ref="_M/AR_PHY_PMU1">AR_PHY_PMU1</dfn>			0x16c40</u></td></tr>
<tr><th id="246">246</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_PMU2" data-ref="_M/AR_PHY_PMU2">AR_PHY_PMU2</dfn>			0x16c44</u></td></tr>
<tr><th id="247">247</th><td></td></tr>
<tr><th id="248">248</th><td></td></tr>
<tr><th id="249">249</th><td><i>/* Bits for AR_PHY_TIMING2. */</i></td></tr>
<tr><th id="250">250</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_TIMING2_FORCE_PPM_VAL_M" data-ref="_M/AR_PHY_TIMING2_FORCE_PPM_VAL_M">AR_PHY_TIMING2_FORCE_PPM_VAL_M</dfn>	0x00000fff</u></td></tr>
<tr><th id="251">251</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_TIMING2_FORCE_PPM_VAL_S" data-ref="_M/AR_PHY_TIMING2_FORCE_PPM_VAL_S">AR_PHY_TIMING2_FORCE_PPM_VAL_S</dfn>	0</u></td></tr>
<tr><th id="252">252</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_TIMING2_USE_FORCE_PPM" data-ref="_M/AR_PHY_TIMING2_USE_FORCE_PPM">AR_PHY_TIMING2_USE_FORCE_PPM</dfn>	0x00001000</u></td></tr>
<tr><th id="253">253</th><td></td></tr>
<tr><th id="254">254</th><td><i>/* Bits for AR_PHY_TIMING3. */</i></td></tr>
<tr><th id="255">255</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_TIMING3_DSC_EXP_M" data-ref="_M/AR_PHY_TIMING3_DSC_EXP_M">AR_PHY_TIMING3_DSC_EXP_M</dfn>	0x0001e000</u></td></tr>
<tr><th id="256">256</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_TIMING3_DSC_EXP_S" data-ref="_M/AR_PHY_TIMING3_DSC_EXP_S">AR_PHY_TIMING3_DSC_EXP_S</dfn>	13</u></td></tr>
<tr><th id="257">257</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_TIMING3_DSC_MAN_M" data-ref="_M/AR_PHY_TIMING3_DSC_MAN_M">AR_PHY_TIMING3_DSC_MAN_M</dfn>	0xfffe0000</u></td></tr>
<tr><th id="258">258</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_TIMING3_DSC_MAN_S" data-ref="_M/AR_PHY_TIMING3_DSC_MAN_S">AR_PHY_TIMING3_DSC_MAN_S</dfn>	17</u></td></tr>
<tr><th id="259">259</th><td></td></tr>
<tr><th id="260">260</th><td><i>/* Bits for AR_PHY_TIMING4. */</i></td></tr>
<tr><th id="261">261</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_TIMING4_IQCAL_LOG_COUNT_MAX_M" data-ref="_M/AR_PHY_TIMING4_IQCAL_LOG_COUNT_MAX_M">AR_PHY_TIMING4_IQCAL_LOG_COUNT_MAX_M</dfn>	0x0000f000</u></td></tr>
<tr><th id="262">262</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_TIMING4_IQCAL_LOG_COUNT_MAX_S" data-ref="_M/AR_PHY_TIMING4_IQCAL_LOG_COUNT_MAX_S">AR_PHY_TIMING4_IQCAL_LOG_COUNT_MAX_S</dfn>	12</u></td></tr>
<tr><th id="263">263</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_TIMING4_DO_CAL" data-ref="_M/AR_PHY_TIMING4_DO_CAL">AR_PHY_TIMING4_DO_CAL</dfn>			0x00010000</u></td></tr>
<tr><th id="264">264</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_TIMING4_ENABLE_PILOT_MASK" data-ref="_M/AR_PHY_TIMING4_ENABLE_PILOT_MASK">AR_PHY_TIMING4_ENABLE_PILOT_MASK</dfn>	0x10000000</u></td></tr>
<tr><th id="265">265</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_TIMING4_ENABLE_CHAN_MASK" data-ref="_M/AR_PHY_TIMING4_ENABLE_CHAN_MASK">AR_PHY_TIMING4_ENABLE_CHAN_MASK</dfn>		0x20000000</u></td></tr>
<tr><th id="266">266</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_TIMING4_ENABLE_SPUR_FILTER" data-ref="_M/AR_PHY_TIMING4_ENABLE_SPUR_FILTER">AR_PHY_TIMING4_ENABLE_SPUR_FILTER</dfn>	0x40000000</u></td></tr>
<tr><th id="267">267</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_TIMING4_ENABLE_SPUR_RSSI" data-ref="_M/AR_PHY_TIMING4_ENABLE_SPUR_RSSI">AR_PHY_TIMING4_ENABLE_SPUR_RSSI</dfn>		0x80000000</u></td></tr>
<tr><th id="268">268</th><td></td></tr>
<tr><th id="269">269</th><td><i>/* Bits for AR_PHY_TIMING5. */</i></td></tr>
<tr><th id="270">270</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_TIMING5_CYCPWR_THR1_ENABLE" data-ref="_M/AR_PHY_TIMING5_CYCPWR_THR1_ENABLE">AR_PHY_TIMING5_CYCPWR_THR1_ENABLE</dfn>	0x00000001</u></td></tr>
<tr><th id="271">271</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_TIMING5_CYCPWR_THR1_M" data-ref="_M/AR_PHY_TIMING5_CYCPWR_THR1_M">AR_PHY_TIMING5_CYCPWR_THR1_M</dfn>		0x000000fe</u></td></tr>
<tr><th id="272">272</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_TIMING5_CYCPWR_THR1_S" data-ref="_M/AR_PHY_TIMING5_CYCPWR_THR1_S">AR_PHY_TIMING5_CYCPWR_THR1_S</dfn>		1</u></td></tr>
<tr><th id="273">273</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_TIMING5_RSSI_THR1A_ENA" data-ref="_M/AR_PHY_TIMING5_RSSI_THR1A_ENA">AR_PHY_TIMING5_RSSI_THR1A_ENA</dfn>		0x00008000</u></td></tr>
<tr><th id="274">274</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_TIMING5_CYCPWR_THR1A_M" data-ref="_M/AR_PHY_TIMING5_CYCPWR_THR1A_M">AR_PHY_TIMING5_CYCPWR_THR1A_M</dfn>		0x007f0000</u></td></tr>
<tr><th id="275">275</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_TIMING5_CYCPWR_THR1A_S" data-ref="_M/AR_PHY_TIMING5_CYCPWR_THR1A_S">AR_PHY_TIMING5_CYCPWR_THR1A_S</dfn>		16</u></td></tr>
<tr><th id="276">276</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_TIMING5_RSSI_THR1A_M" data-ref="_M/AR_PHY_TIMING5_RSSI_THR1A_M">AR_PHY_TIMING5_RSSI_THR1A_M</dfn>		0x007f0000</u></td></tr>
<tr><th id="277">277</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_TIMING5_RSSI_THR1A_S" data-ref="_M/AR_PHY_TIMING5_RSSI_THR1A_S">AR_PHY_TIMING5_RSSI_THR1A_S</dfn>		16</u></td></tr>
<tr><th id="278">278</th><td></td></tr>
<tr><th id="279">279</th><td><i>/* Bits for AR_PHY_TIMING11. */</i></td></tr>
<tr><th id="280">280</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_TIMING11_SPUR_DELTA_PHASE_M" data-ref="_M/AR_PHY_TIMING11_SPUR_DELTA_PHASE_M">AR_PHY_TIMING11_SPUR_DELTA_PHASE_M</dfn>		0x000fffff</u></td></tr>
<tr><th id="281">281</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_TIMING11_SPUR_DELTA_PHASE_S" data-ref="_M/AR_PHY_TIMING11_SPUR_DELTA_PHASE_S">AR_PHY_TIMING11_SPUR_DELTA_PHASE_S</dfn>		0</u></td></tr>
<tr><th id="282">282</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_TIMING11_SPUR_FREQ_SD_M" data-ref="_M/AR_PHY_TIMING11_SPUR_FREQ_SD_M">AR_PHY_TIMING11_SPUR_FREQ_SD_M</dfn>			0x3ff00000</u></td></tr>
<tr><th id="283">283</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_TIMING11_SPUR_FREQ_SD_S" data-ref="_M/AR_PHY_TIMING11_SPUR_FREQ_SD_S">AR_PHY_TIMING11_SPUR_FREQ_SD_S</dfn>			20</u></td></tr>
<tr><th id="284">284</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_TIMING11_USE_SPUR_FILTER_IN_AGC" data-ref="_M/AR_PHY_TIMING11_USE_SPUR_FILTER_IN_AGC">AR_PHY_TIMING11_USE_SPUR_FILTER_IN_AGC</dfn>		0x40000000</u></td></tr>
<tr><th id="285">285</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_TIMING11_USE_SPUR_FILTER_IN_SELFCOR" data-ref="_M/AR_PHY_TIMING11_USE_SPUR_FILTER_IN_SELFCOR">AR_PHY_TIMING11_USE_SPUR_FILTER_IN_SELFCOR</dfn>	0x80000000</u></td></tr>
<tr><th id="286">286</th><td></td></tr>
<tr><th id="287">287</th><td><i>/* Bits for AR_PHY_SPUR_REG. */</i></td></tr>
<tr><th id="288">288</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_SPUR_REG_SPUR_RSSI_THRESH_M" data-ref="_M/AR_PHY_SPUR_REG_SPUR_RSSI_THRESH_M">AR_PHY_SPUR_REG_SPUR_RSSI_THRESH_M</dfn>	0x000000ff</u></td></tr>
<tr><th id="289">289</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_SPUR_REG_SPUR_RSSI_THRESH_S" data-ref="_M/AR_PHY_SPUR_REG_SPUR_RSSI_THRESH_S">AR_PHY_SPUR_REG_SPUR_RSSI_THRESH_S</dfn>	0</u></td></tr>
<tr><th id="290">290</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_SPUR_REG_EN_VIT_SPUR_RSSI" data-ref="_M/AR_PHY_SPUR_REG_EN_VIT_SPUR_RSSI">AR_PHY_SPUR_REG_EN_VIT_SPUR_RSSI</dfn>	0x00000100</u></td></tr>
<tr><th id="291">291</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_SPUR_REG_ENABLE_MASK_PPM" data-ref="_M/AR_PHY_SPUR_REG_ENABLE_MASK_PPM">AR_PHY_SPUR_REG_ENABLE_MASK_PPM</dfn>		0x00020000</u></td></tr>
<tr><th id="292">292</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_SPUR_REG_MASK_RATE_CNTL_M" data-ref="_M/AR_PHY_SPUR_REG_MASK_RATE_CNTL_M">AR_PHY_SPUR_REG_MASK_RATE_CNTL_M</dfn>	0x03fc0000</u></td></tr>
<tr><th id="293">293</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_SPUR_REG_MASK_RATE_CNTL_S" data-ref="_M/AR_PHY_SPUR_REG_MASK_RATE_CNTL_S">AR_PHY_SPUR_REG_MASK_RATE_CNTL_S</dfn>	18</u></td></tr>
<tr><th id="294">294</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_SPUR_REG_ENABLE_NF_RSSI_SPUR_MIT" data-ref="_M/AR_PHY_SPUR_REG_ENABLE_NF_RSSI_SPUR_MIT">AR_PHY_SPUR_REG_ENABLE_NF_RSSI_SPUR_MIT</dfn>	0x04000000</u></td></tr>
<tr><th id="295">295</th><td></td></tr>
<tr><th id="296">296</th><td><i>/* Bits for AR_PHY_FIND_SIG_LOW. */</i></td></tr>
<tr><th id="297">297</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_FIND_SIG_LOW_RELSTEP_M" data-ref="_M/AR_PHY_FIND_SIG_LOW_RELSTEP_M">AR_PHY_FIND_SIG_LOW_RELSTEP_M</dfn>		0x0000001f</u></td></tr>
<tr><th id="298">298</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_FIND_SIG_LOW_RELSTEP_S" data-ref="_M/AR_PHY_FIND_SIG_LOW_RELSTEP_S">AR_PHY_FIND_SIG_LOW_RELSTEP_S</dfn>		0</u></td></tr>
<tr><th id="299">299</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_FIND_SIG_LOW_FIRSTEP_LOW_M" data-ref="_M/AR_PHY_FIND_SIG_LOW_FIRSTEP_LOW_M">AR_PHY_FIND_SIG_LOW_FIRSTEP_LOW_M</dfn>	0x00000fc0</u></td></tr>
<tr><th id="300">300</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_FIND_SIG_LOW_FIRSTEP_LOW_S" data-ref="_M/AR_PHY_FIND_SIG_LOW_FIRSTEP_LOW_S">AR_PHY_FIND_SIG_LOW_FIRSTEP_LOW_S</dfn>	6</u></td></tr>
<tr><th id="301">301</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_FIND_SIG_LOW_FIRPWR_M" data-ref="_M/AR_PHY_FIND_SIG_LOW_FIRPWR_M">AR_PHY_FIND_SIG_LOW_FIRPWR_M</dfn>		0x0007f000</u></td></tr>
<tr><th id="302">302</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_FIND_SIG_LOW_FIRPWR_S" data-ref="_M/AR_PHY_FIND_SIG_LOW_FIRPWR_S">AR_PHY_FIND_SIG_LOW_FIRPWR_S</dfn>		12</u></td></tr>
<tr><th id="303">303</th><td></td></tr>
<tr><th id="304">304</th><td><i>/* Bits for AR_PHY_SFCORR. */</i></td></tr>
<tr><th id="305">305</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_SFCORR_M2COUNT_THR_M" data-ref="_M/AR_PHY_SFCORR_M2COUNT_THR_M">AR_PHY_SFCORR_M2COUNT_THR_M</dfn>		0x0000001f</u></td></tr>
<tr><th id="306">306</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_SFCORR_M2COUNT_THR_S" data-ref="_M/AR_PHY_SFCORR_M2COUNT_THR_S">AR_PHY_SFCORR_M2COUNT_THR_S</dfn>		0</u></td></tr>
<tr><th id="307">307</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_SFCORR_M1_THRESH_M" data-ref="_M/AR_PHY_SFCORR_M1_THRESH_M">AR_PHY_SFCORR_M1_THRESH_M</dfn>		0x00fe0000</u></td></tr>
<tr><th id="308">308</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_SFCORR_M1_THRESH_S" data-ref="_M/AR_PHY_SFCORR_M1_THRESH_S">AR_PHY_SFCORR_M1_THRESH_S</dfn>		17</u></td></tr>
<tr><th id="309">309</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_SFCORR_M2_THRESH_M" data-ref="_M/AR_PHY_SFCORR_M2_THRESH_M">AR_PHY_SFCORR_M2_THRESH_M</dfn>		0x7f000000</u></td></tr>
<tr><th id="310">310</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_SFCORR_M2_THRESH_S" data-ref="_M/AR_PHY_SFCORR_M2_THRESH_S">AR_PHY_SFCORR_M2_THRESH_S</dfn>		24</u></td></tr>
<tr><th id="311">311</th><td></td></tr>
<tr><th id="312">312</th><td><i>/* Bits for AR_PHY_SFCORR_LOW. */</i></td></tr>
<tr><th id="313">313</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_SFCORR_LOW_USE_SELF_CORR_LOW" data-ref="_M/AR_PHY_SFCORR_LOW_USE_SELF_CORR_LOW">AR_PHY_SFCORR_LOW_USE_SELF_CORR_LOW</dfn>	0x00000001</u></td></tr>
<tr><th id="314">314</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_SFCORR_LOW_M2COUNT_THR_LOW_M" data-ref="_M/AR_PHY_SFCORR_LOW_M2COUNT_THR_LOW_M">AR_PHY_SFCORR_LOW_M2COUNT_THR_LOW_M</dfn>	0x00003f00</u></td></tr>
<tr><th id="315">315</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_SFCORR_LOW_M2COUNT_THR_LOW_S" data-ref="_M/AR_PHY_SFCORR_LOW_M2COUNT_THR_LOW_S">AR_PHY_SFCORR_LOW_M2COUNT_THR_LOW_S</dfn>	8</u></td></tr>
<tr><th id="316">316</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_SFCORR_LOW_M1_THRESH_LOW_M" data-ref="_M/AR_PHY_SFCORR_LOW_M1_THRESH_LOW_M">AR_PHY_SFCORR_LOW_M1_THRESH_LOW_M</dfn>	0x001fc000</u></td></tr>
<tr><th id="317">317</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_SFCORR_LOW_M1_THRESH_LOW_S" data-ref="_M/AR_PHY_SFCORR_LOW_M1_THRESH_LOW_S">AR_PHY_SFCORR_LOW_M1_THRESH_LOW_S</dfn>	14</u></td></tr>
<tr><th id="318">318</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_SFCORR_LOW_M2_THRESH_LOW_M" data-ref="_M/AR_PHY_SFCORR_LOW_M2_THRESH_LOW_M">AR_PHY_SFCORR_LOW_M2_THRESH_LOW_M</dfn>	0x0fe00000</u></td></tr>
<tr><th id="319">319</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_SFCORR_LOW_M2_THRESH_LOW_S" data-ref="_M/AR_PHY_SFCORR_LOW_M2_THRESH_LOW_S">AR_PHY_SFCORR_LOW_M2_THRESH_LOW_S</dfn>	21</u></td></tr>
<tr><th id="320">320</th><td></td></tr>
<tr><th id="321">321</th><td><i>/* Bits for AR_PHY_SFCORR_EXT. */</i></td></tr>
<tr><th id="322">322</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_SFCORR_EXT_M1_THRESH_M" data-ref="_M/AR_PHY_SFCORR_EXT_M1_THRESH_M">AR_PHY_SFCORR_EXT_M1_THRESH_M</dfn>		0x0000007f</u></td></tr>
<tr><th id="323">323</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_SFCORR_EXT_M1_THRESH_S" data-ref="_M/AR_PHY_SFCORR_EXT_M1_THRESH_S">AR_PHY_SFCORR_EXT_M1_THRESH_S</dfn>		0</u></td></tr>
<tr><th id="324">324</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_SFCORR_EXT_M2_THRESH_M" data-ref="_M/AR_PHY_SFCORR_EXT_M2_THRESH_M">AR_PHY_SFCORR_EXT_M2_THRESH_M</dfn>		0x00003f80</u></td></tr>
<tr><th id="325">325</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_SFCORR_EXT_M2_THRESH_S" data-ref="_M/AR_PHY_SFCORR_EXT_M2_THRESH_S">AR_PHY_SFCORR_EXT_M2_THRESH_S</dfn>		7</u></td></tr>
<tr><th id="326">326</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_SFCORR_EXT_M1_THRESH_LOW_M" data-ref="_M/AR_PHY_SFCORR_EXT_M1_THRESH_LOW_M">AR_PHY_SFCORR_EXT_M1_THRESH_LOW_M</dfn>	0x001fc000</u></td></tr>
<tr><th id="327">327</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_SFCORR_EXT_M1_THRESH_LOW_S" data-ref="_M/AR_PHY_SFCORR_EXT_M1_THRESH_LOW_S">AR_PHY_SFCORR_EXT_M1_THRESH_LOW_S</dfn>	14</u></td></tr>
<tr><th id="328">328</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_SFCORR_EXT_M2_THRESH_LOW_M" data-ref="_M/AR_PHY_SFCORR_EXT_M2_THRESH_LOW_M">AR_PHY_SFCORR_EXT_M2_THRESH_LOW_M</dfn>	0x0fe00000</u></td></tr>
<tr><th id="329">329</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_SFCORR_EXT_M2_THRESH_LOW_S" data-ref="_M/AR_PHY_SFCORR_EXT_M2_THRESH_LOW_S">AR_PHY_SFCORR_EXT_M2_THRESH_LOW_S</dfn>	21</u></td></tr>
<tr><th id="330">330</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_SFCORR_EXT_SPUR_SUBCHANNEL_SD" data-ref="_M/AR_PHY_SFCORR_EXT_SPUR_SUBCHANNEL_SD">AR_PHY_SFCORR_EXT_SPUR_SUBCHANNEL_SD</dfn>	0x10000000</u></td></tr>
<tr><th id="331">331</th><td></td></tr>
<tr><th id="332">332</th><td><i>/* Bits for AR_PHY_RADAR_0. */</i></td></tr>
<tr><th id="333">333</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_RADAR_0_ENA" data-ref="_M/AR_PHY_RADAR_0_ENA">AR_PHY_RADAR_0_ENA</dfn>		0x00000001</u></td></tr>
<tr><th id="334">334</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_RADAR_0_INBAND_M" data-ref="_M/AR_PHY_RADAR_0_INBAND_M">AR_PHY_RADAR_0_INBAND_M</dfn>		0x0000003e</u></td></tr>
<tr><th id="335">335</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_RADAR_0_INBAND_S" data-ref="_M/AR_PHY_RADAR_0_INBAND_S">AR_PHY_RADAR_0_INBAND_S</dfn>		1</u></td></tr>
<tr><th id="336">336</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_RADAR_0_PRSSI_M" data-ref="_M/AR_PHY_RADAR_0_PRSSI_M">AR_PHY_RADAR_0_PRSSI_M</dfn>		0x00000fc0</u></td></tr>
<tr><th id="337">337</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_RADAR_0_PRSSI_S" data-ref="_M/AR_PHY_RADAR_0_PRSSI_S">AR_PHY_RADAR_0_PRSSI_S</dfn>		6</u></td></tr>
<tr><th id="338">338</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_RADAR_0_HEIGHT_M" data-ref="_M/AR_PHY_RADAR_0_HEIGHT_M">AR_PHY_RADAR_0_HEIGHT_M</dfn>		0x0003f000</u></td></tr>
<tr><th id="339">339</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_RADAR_0_HEIGHT_S" data-ref="_M/AR_PHY_RADAR_0_HEIGHT_S">AR_PHY_RADAR_0_HEIGHT_S</dfn>		12</u></td></tr>
<tr><th id="340">340</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_RADAR_0_RRSSI_M" data-ref="_M/AR_PHY_RADAR_0_RRSSI_M">AR_PHY_RADAR_0_RRSSI_M</dfn>		0x00fc0000</u></td></tr>
<tr><th id="341">341</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_RADAR_0_RRSSI_S" data-ref="_M/AR_PHY_RADAR_0_RRSSI_S">AR_PHY_RADAR_0_RRSSI_S</dfn>		18</u></td></tr>
<tr><th id="342">342</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_RADAR_0_FIRPWR_M" data-ref="_M/AR_PHY_RADAR_0_FIRPWR_M">AR_PHY_RADAR_0_FIRPWR_M</dfn>		0x7f000000</u></td></tr>
<tr><th id="343">343</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_RADAR_0_FIRPWR_S" data-ref="_M/AR_PHY_RADAR_0_FIRPWR_S">AR_PHY_RADAR_0_FIRPWR_S</dfn>		24</u></td></tr>
<tr><th id="344">344</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_RADAR_0_FFT_ENA" data-ref="_M/AR_PHY_RADAR_0_FFT_ENA">AR_PHY_RADAR_0_FFT_ENA</dfn>		0x80000000</u></td></tr>
<tr><th id="345">345</th><td></td></tr>
<tr><th id="346">346</th><td><i>/* Bits for AR_PHY_RADAR_1. */</i></td></tr>
<tr><th id="347">347</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_RADAR_1_MAXLEN_M" data-ref="_M/AR_PHY_RADAR_1_MAXLEN_M">AR_PHY_RADAR_1_MAXLEN_M</dfn>		0x000000ff</u></td></tr>
<tr><th id="348">348</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_RADAR_1_MAXLEN_S" data-ref="_M/AR_PHY_RADAR_1_MAXLEN_S">AR_PHY_RADAR_1_MAXLEN_S</dfn>		0</u></td></tr>
<tr><th id="349">349</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_RADAR_1_RELSTEP_THRESH_M" data-ref="_M/AR_PHY_RADAR_1_RELSTEP_THRESH_M">AR_PHY_RADAR_1_RELSTEP_THRESH_M</dfn>	0x00001f00</u></td></tr>
<tr><th id="350">350</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_RADAR_1_RELSTEP_THRESH_S" data-ref="_M/AR_PHY_RADAR_1_RELSTEP_THRESH_S">AR_PHY_RADAR_1_RELSTEP_THRESH_S</dfn>	8</u></td></tr>
<tr><th id="351">351</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_RADAR_1_RELSTEP_CHECK" data-ref="_M/AR_PHY_RADAR_1_RELSTEP_CHECK">AR_PHY_RADAR_1_RELSTEP_CHECK</dfn>	0x00002000</u></td></tr>
<tr><th id="352">352</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_RADAR_1_MAX_RRSSI" data-ref="_M/AR_PHY_RADAR_1_MAX_RRSSI">AR_PHY_RADAR_1_MAX_RRSSI</dfn>	0x00004000</u></td></tr>
<tr><th id="353">353</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_RADAR_1_BLOCK_CHECK" data-ref="_M/AR_PHY_RADAR_1_BLOCK_CHECK">AR_PHY_RADAR_1_BLOCK_CHECK</dfn>	0x00008000</u></td></tr>
<tr><th id="354">354</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_RADAR_1_RELPWR_THRESH_M" data-ref="_M/AR_PHY_RADAR_1_RELPWR_THRESH_M">AR_PHY_RADAR_1_RELPWR_THRESH_M</dfn>	0x003f0000</u></td></tr>
<tr><th id="355">355</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_RADAR_1_RELPWR_THRESH_S" data-ref="_M/AR_PHY_RADAR_1_RELPWR_THRESH_S">AR_PHY_RADAR_1_RELPWR_THRESH_S</dfn>	16</u></td></tr>
<tr><th id="356">356</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_RADAR_1_USE_FIR128" data-ref="_M/AR_PHY_RADAR_1_USE_FIR128">AR_PHY_RADAR_1_USE_FIR128</dfn>	0x00400000</u></td></tr>
<tr><th id="357">357</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_RADAR_1_RELPWR_ENA" data-ref="_M/AR_PHY_RADAR_1_RELPWR_ENA">AR_PHY_RADAR_1_RELPWR_ENA</dfn>	0x00800000</u></td></tr>
<tr><th id="358">358</th><td></td></tr>
<tr><th id="359">359</th><td><i>/* Bits for AR_PHY_RADAR_EXT. */</i></td></tr>
<tr><th id="360">360</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_RADAR_EXT_ENA" data-ref="_M/AR_PHY_RADAR_EXT_ENA">AR_PHY_RADAR_EXT_ENA</dfn>		0x00004000</u></td></tr>
<tr><th id="361">361</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_RADAR_DC_PWR_THRESH_M" data-ref="_M/AR_PHY_RADAR_DC_PWR_THRESH_M">AR_PHY_RADAR_DC_PWR_THRESH_M</dfn>	0x007f8000</u></td></tr>
<tr><th id="362">362</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_RADAR_DC_PWR_THRESH_S" data-ref="_M/AR_PHY_RADAR_DC_PWR_THRESH_S">AR_PHY_RADAR_DC_PWR_THRESH_S</dfn>	15</u></td></tr>
<tr><th id="363">363</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_RADAR_LB_DC_CAP_M" data-ref="_M/AR_PHY_RADAR_LB_DC_CAP_M">AR_PHY_RADAR_LB_DC_CAP_M</dfn>  	0x7f800000</u></td></tr>
<tr><th id="364">364</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_RADAR_LB_DC_CAP_S" data-ref="_M/AR_PHY_RADAR_LB_DC_CAP_S">AR_PHY_RADAR_LB_DC_CAP_S</dfn>	23</u></td></tr>
<tr><th id="365">365</th><td></td></tr>
<tr><th id="366">366</th><td><i>/* Bits for AR_PHY_TX_IQCAL_CONTROL_3. */</i></td></tr>
<tr><th id="367">367</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_TX_IQCAL_CONTROL_3_IQCORR_EN" data-ref="_M/AR_PHY_TX_IQCAL_CONTROL_3_IQCORR_EN">AR_PHY_TX_IQCAL_CONTROL_3_IQCORR_EN</dfn>	0x80000000</u></td></tr>
<tr><th id="368">368</th><td></td></tr>
<tr><th id="369">369</th><td><i>/* Bits for AR_PHY_RX_IQCAL_CORR_B(0). */</i></td></tr>
<tr><th id="370">370</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_RX_IQCAL_CORR_IQCORR_Q_Q_COFF_M" data-ref="_M/AR_PHY_RX_IQCAL_CORR_IQCORR_Q_Q_COFF_M">AR_PHY_RX_IQCAL_CORR_IQCORR_Q_Q_COFF_M</dfn>		0x0000007f</u></td></tr>
<tr><th id="371">371</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_RX_IQCAL_CORR_IQCORR_Q_Q_COFF_S" data-ref="_M/AR_PHY_RX_IQCAL_CORR_IQCORR_Q_Q_COFF_S">AR_PHY_RX_IQCAL_CORR_IQCORR_Q_Q_COFF_S</dfn>		0</u></td></tr>
<tr><th id="372">372</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_RX_IQCAL_CORR_IQCORR_Q_I_COFF_M" data-ref="_M/AR_PHY_RX_IQCAL_CORR_IQCORR_Q_I_COFF_M">AR_PHY_RX_IQCAL_CORR_IQCORR_Q_I_COFF_M</dfn>		0x00003f80</u></td></tr>
<tr><th id="373">373</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_RX_IQCAL_CORR_IQCORR_Q_I_COFF_S" data-ref="_M/AR_PHY_RX_IQCAL_CORR_IQCORR_Q_I_COFF_S">AR_PHY_RX_IQCAL_CORR_IQCORR_Q_I_COFF_S</dfn>		7</u></td></tr>
<tr><th id="374">374</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_RX_IQCAL_CORR_IQCORR_ENABLE" data-ref="_M/AR_PHY_RX_IQCAL_CORR_IQCORR_ENABLE">AR_PHY_RX_IQCAL_CORR_IQCORR_ENABLE</dfn>		0x00004000</u></td></tr>
<tr><th id="375">375</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_RX_IQCAL_CORR_LOOPBACK_IQCORR_Q_Q_COFF_M" data-ref="_M/AR_PHY_RX_IQCAL_CORR_LOOPBACK_IQCORR_Q_Q_COFF_M">AR_PHY_RX_IQCAL_CORR_LOOPBACK_IQCORR_Q_Q_COFF_M</dfn>	0x003f8000</u></td></tr>
<tr><th id="376">376</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_RX_IQCAL_CORR_LOOPBACK_IQCORR_Q_Q_COFF_S" data-ref="_M/AR_PHY_RX_IQCAL_CORR_LOOPBACK_IQCORR_Q_Q_COFF_S">AR_PHY_RX_IQCAL_CORR_LOOPBACK_IQCORR_Q_Q_COFF_S</dfn>	15</u></td></tr>
<tr><th id="377">377</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_RX_IQCAL_CORR_LOOPBACK_IQCORR_Q_I_COFF_M" data-ref="_M/AR_PHY_RX_IQCAL_CORR_LOOPBACK_IQCORR_Q_I_COFF_M">AR_PHY_RX_IQCAL_CORR_LOOPBACK_IQCORR_Q_I_COFF_M</dfn>	0x1fc00000</u></td></tr>
<tr><th id="378">378</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_RX_IQCAL_CORR_LOOPBACK_IQCORR_Q_I_COFF_S" data-ref="_M/AR_PHY_RX_IQCAL_CORR_LOOPBACK_IQCORR_Q_I_COFF_S">AR_PHY_RX_IQCAL_CORR_LOOPBACK_IQCORR_Q_I_COFF_S</dfn>	22</u></td></tr>
<tr><th id="379">379</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_RX_IQCAL_CORR_B0_LOOPBACK_IQCORR_EN" data-ref="_M/AR_PHY_RX_IQCAL_CORR_B0_LOOPBACK_IQCORR_EN">AR_PHY_RX_IQCAL_CORR_B0_LOOPBACK_IQCORR_EN</dfn>	0x20000000</u></td></tr>
<tr><th id="380">380</th><td></td></tr>
<tr><th id="381">381</th><td><i>/* Bits for AR_PHY_PAPRD_AM2AM. */</i></td></tr>
<tr><th id="382">382</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_PAPRD_AM2AM_MASK_M" data-ref="_M/AR_PHY_PAPRD_AM2AM_MASK_M">AR_PHY_PAPRD_AM2AM_MASK_M</dfn>	0x01ffffff</u></td></tr>
<tr><th id="383">383</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_PAPRD_AM2AM_MASK_S" data-ref="_M/AR_PHY_PAPRD_AM2AM_MASK_S">AR_PHY_PAPRD_AM2AM_MASK_S</dfn>	0</u></td></tr>
<tr><th id="384">384</th><td></td></tr>
<tr><th id="385">385</th><td><i>/* Bits for AR_PHY_PAPRD_AM2PM. */</i></td></tr>
<tr><th id="386">386</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_PAPRD_AM2PM_MASK_M" data-ref="_M/AR_PHY_PAPRD_AM2PM_MASK_M">AR_PHY_PAPRD_AM2PM_MASK_M</dfn>	0x01ffffff</u></td></tr>
<tr><th id="387">387</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_PAPRD_AM2PM_MASK_S" data-ref="_M/AR_PHY_PAPRD_AM2PM_MASK_S">AR_PHY_PAPRD_AM2PM_MASK_S</dfn>	0</u></td></tr>
<tr><th id="388">388</th><td></td></tr>
<tr><th id="389">389</th><td><i>/* Bits for AR_PHY_PAPRD_HT40. */</i></td></tr>
<tr><th id="390">390</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_PAPRD_HT40_MASK_M" data-ref="_M/AR_PHY_PAPRD_HT40_MASK_M">AR_PHY_PAPRD_HT40_MASK_M</dfn>	0x01ffffff</u></td></tr>
<tr><th id="391">391</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_PAPRD_HT40_MASK_S" data-ref="_M/AR_PHY_PAPRD_HT40_MASK_S">AR_PHY_PAPRD_HT40_MASK_S</dfn>	0</u></td></tr>
<tr><th id="392">392</th><td></td></tr>
<tr><th id="393">393</th><td><i>/* Bits for AR_PHY_PAPRD_CTRL0_B(i). */</i></td></tr>
<tr><th id="394">394</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_PAPRD_CTRL0_PAPRD_ENABLE" data-ref="_M/AR_PHY_PAPRD_CTRL0_PAPRD_ENABLE">AR_PHY_PAPRD_CTRL0_PAPRD_ENABLE</dfn>		0x00000001</u></td></tr>
<tr><th id="395">395</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_PAPRD_CTRL0_USE_SINGLE_TABLE" data-ref="_M/AR_PHY_PAPRD_CTRL0_USE_SINGLE_TABLE">AR_PHY_PAPRD_CTRL0_USE_SINGLE_TABLE</dfn>	0x00000002</u></td></tr>
<tr><th id="396">396</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_PAPRD_CTRL0_PAPRD_MAG_THRSH_M" data-ref="_M/AR_PHY_PAPRD_CTRL0_PAPRD_MAG_THRSH_M">AR_PHY_PAPRD_CTRL0_PAPRD_MAG_THRSH_M</dfn>	0xf8000000</u></td></tr>
<tr><th id="397">397</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_PAPRD_CTRL0_PAPRD_MAG_THRSH_S" data-ref="_M/AR_PHY_PAPRD_CTRL0_PAPRD_MAG_THRSH_S">AR_PHY_PAPRD_CTRL0_PAPRD_MAG_THRSH_S</dfn>	27</u></td></tr>
<tr><th id="398">398</th><td></td></tr>
<tr><th id="399">399</th><td><i>/* Bits for AR_PHY_PAPRD_CTRL1_B(i). */</i></td></tr>
<tr><th id="400">400</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_PAPRD_CTRL1_ADAPTIVE_SCALING_ENA" data-ref="_M/AR_PHY_PAPRD_CTRL1_ADAPTIVE_SCALING_ENA">AR_PHY_PAPRD_CTRL1_ADAPTIVE_SCALING_ENA</dfn>		0x00000001</u></td></tr>
<tr><th id="401">401</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_PAPRD_CTRL1_ADAPTIVE_AM2AM_ENA" data-ref="_M/AR_PHY_PAPRD_CTRL1_ADAPTIVE_AM2AM_ENA">AR_PHY_PAPRD_CTRL1_ADAPTIVE_AM2AM_ENA</dfn>		0x00000002</u></td></tr>
<tr><th id="402">402</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_PAPRD_CTRL1_ADAPTIVE_AM2PM_ENA" data-ref="_M/AR_PHY_PAPRD_CTRL1_ADAPTIVE_AM2PM_ENA">AR_PHY_PAPRD_CTRL1_ADAPTIVE_AM2PM_ENA</dfn>		0x00000004</u></td></tr>
<tr><th id="403">403</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_PAPRD_CTRL1_POWER_AT_AM2AM_CAL_M" data-ref="_M/AR_PHY_PAPRD_CTRL1_POWER_AT_AM2AM_CAL_M">AR_PHY_PAPRD_CTRL1_POWER_AT_AM2AM_CAL_M</dfn>		0x000001f8</u></td></tr>
<tr><th id="404">404</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_PAPRD_CTRL1_POWER_AT_AM2AM_CAL_S" data-ref="_M/AR_PHY_PAPRD_CTRL1_POWER_AT_AM2AM_CAL_S">AR_PHY_PAPRD_CTRL1_POWER_AT_AM2AM_CAL_S</dfn>		3</u></td></tr>
<tr><th id="405">405</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_PAPRD_CTRL1_PA_GAIN_SCALE_FACT_M" data-ref="_M/AR_PHY_PAPRD_CTRL1_PA_GAIN_SCALE_FACT_M">AR_PHY_PAPRD_CTRL1_PA_GAIN_SCALE_FACT_M</dfn>		0x0001fe00</u></td></tr>
<tr><th id="406">406</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_PAPRD_CTRL1_PA_GAIN_SCALE_FACT_S" data-ref="_M/AR_PHY_PAPRD_CTRL1_PA_GAIN_SCALE_FACT_S">AR_PHY_PAPRD_CTRL1_PA_GAIN_SCALE_FACT_S</dfn>		9</u></td></tr>
<tr><th id="407">407</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_PAPRD_CTRL1_MAG_SCALE_FACT_M" data-ref="_M/AR_PHY_PAPRD_CTRL1_MAG_SCALE_FACT_M">AR_PHY_PAPRD_CTRL1_MAG_SCALE_FACT_M</dfn>		0x0ffe0000</u></td></tr>
<tr><th id="408">408</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_PAPRD_CTRL1_MAG_SCALE_FACT_S" data-ref="_M/AR_PHY_PAPRD_CTRL1_MAG_SCALE_FACT_S">AR_PHY_PAPRD_CTRL1_MAG_SCALE_FACT_S</dfn>		17</u></td></tr>
<tr><th id="409">409</th><td></td></tr>
<tr><th id="410">410</th><td><i>/* Bits for AR_PHY_PA_GAIN123_B(i). */</i></td></tr>
<tr><th id="411">411</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_PA_GAIN123_PA_GAIN1_M" data-ref="_M/AR_PHY_PA_GAIN123_PA_GAIN1_M">AR_PHY_PA_GAIN123_PA_GAIN1_M</dfn>	0x000003ff</u></td></tr>
<tr><th id="412">412</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_PA_GAIN123_PA_GAIN1_S" data-ref="_M/AR_PHY_PA_GAIN123_PA_GAIN1_S">AR_PHY_PA_GAIN123_PA_GAIN1_S</dfn>	0</u></td></tr>
<tr><th id="413">413</th><td></td></tr>
<tr><th id="414">414</th><td><i>/* Bits for AR_PHY_PAPRD_PRE_POST_SCALE_B0(i). */</i></td></tr>
<tr><th id="415">415</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_PAPRD_PRE_POST_SCALING_M" data-ref="_M/AR_PHY_PAPRD_PRE_POST_SCALING_M">AR_PHY_PAPRD_PRE_POST_SCALING_M</dfn>	0x0003ffff</u></td></tr>
<tr><th id="416">416</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_PAPRD_PRE_POST_SCALING_S" data-ref="_M/AR_PHY_PAPRD_PRE_POST_SCALING_S">AR_PHY_PAPRD_PRE_POST_SCALING_S</dfn>	0</u></td></tr>
<tr><th id="417">417</th><td></td></tr>
<tr><th id="418">418</th><td><i>/* Bits for AR_PHY_PAPRD_MEM_TAB_B(i). */</i></td></tr>
<tr><th id="419">419</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_PAPRD_ANGLE_M" data-ref="_M/AR_PHY_PAPRD_ANGLE_M">AR_PHY_PAPRD_ANGLE_M</dfn>	0x000007ff</u></td></tr>
<tr><th id="420">420</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_PAPRD_ANGLE_S" data-ref="_M/AR_PHY_PAPRD_ANGLE_S">AR_PHY_PAPRD_ANGLE_S</dfn>	0</u></td></tr>
<tr><th id="421">421</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_PAPRD_PA_IN_M" data-ref="_M/AR_PHY_PAPRD_PA_IN_M">AR_PHY_PAPRD_PA_IN_M</dfn>	0x003ff800</u></td></tr>
<tr><th id="422">422</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_PAPRD_PA_IN_S" data-ref="_M/AR_PHY_PAPRD_PA_IN_S">AR_PHY_PAPRD_PA_IN_S</dfn>	11</u></td></tr>
<tr><th id="423">423</th><td></td></tr>
<tr><th id="424">424</th><td><i>/* Bits for AR_PHY_PILOT_SPUR_MASK. */</i></td></tr>
<tr><th id="425">425</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_PILOT_SPUR_MASK_CF_PILOT_MASK_A_M" data-ref="_M/AR_PHY_PILOT_SPUR_MASK_CF_PILOT_MASK_A_M">AR_PHY_PILOT_SPUR_MASK_CF_PILOT_MASK_A_M</dfn>	0x0000001f</u></td></tr>
<tr><th id="426">426</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_PILOT_SPUR_MASK_CF_PILOT_MASK_A_S" data-ref="_M/AR_PHY_PILOT_SPUR_MASK_CF_PILOT_MASK_A_S">AR_PHY_PILOT_SPUR_MASK_CF_PILOT_MASK_A_S</dfn>	0</u></td></tr>
<tr><th id="427">427</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_PILOT_SPUR_MASK_CF_PILOT_MASK_IDX_A_M" data-ref="_M/AR_PHY_PILOT_SPUR_MASK_CF_PILOT_MASK_IDX_A_M">AR_PHY_PILOT_SPUR_MASK_CF_PILOT_MASK_IDX_A_M</dfn>	0x00000fe0</u></td></tr>
<tr><th id="428">428</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_PILOT_SPUR_MASK_CF_PILOT_MASK_IDX_A_S" data-ref="_M/AR_PHY_PILOT_SPUR_MASK_CF_PILOT_MASK_IDX_A_S">AR_PHY_PILOT_SPUR_MASK_CF_PILOT_MASK_IDX_A_S</dfn>	5</u></td></tr>
<tr><th id="429">429</th><td></td></tr>
<tr><th id="430">430</th><td><i>/* Bits for AR_PHY_CHAN_SPUR_MASK. */</i></td></tr>
<tr><th id="431">431</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_CHAN_SPUR_MASK_CF_CHAN_MASK_A_M" data-ref="_M/AR_PHY_CHAN_SPUR_MASK_CF_CHAN_MASK_A_M">AR_PHY_CHAN_SPUR_MASK_CF_CHAN_MASK_A_M</dfn>		0x0000001f</u></td></tr>
<tr><th id="432">432</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_CHAN_SPUR_MASK_CF_CHAN_MASK_A_S" data-ref="_M/AR_PHY_CHAN_SPUR_MASK_CF_CHAN_MASK_A_S">AR_PHY_CHAN_SPUR_MASK_CF_CHAN_MASK_A_S</dfn>		0</u></td></tr>
<tr><th id="433">433</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_CHAN_SPUR_MASK_CF_CHAN_MASK_IDX_A_M" data-ref="_M/AR_PHY_CHAN_SPUR_MASK_CF_CHAN_MASK_IDX_A_M">AR_PHY_CHAN_SPUR_MASK_CF_CHAN_MASK_IDX_A_M</dfn>	0x00000fe0</u></td></tr>
<tr><th id="434">434</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_CHAN_SPUR_MASK_CF_CHAN_MASK_IDX_A_S" data-ref="_M/AR_PHY_CHAN_SPUR_MASK_CF_CHAN_MASK_IDX_A_S">AR_PHY_CHAN_SPUR_MASK_CF_CHAN_MASK_IDX_A_S</dfn>	5</u></td></tr>
<tr><th id="435">435</th><td></td></tr>
<tr><th id="436">436</th><td><i>/* Bits for AR_PHY_SGI_DELTA. */</i></td></tr>
<tr><th id="437">437</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_SGI_DSC_EXP_M" data-ref="_M/AR_PHY_SGI_DSC_EXP_M">AR_PHY_SGI_DSC_EXP_M</dfn>	0x0000000f</u></td></tr>
<tr><th id="438">438</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_SGI_DSC_EXP_S" data-ref="_M/AR_PHY_SGI_DSC_EXP_S">AR_PHY_SGI_DSC_EXP_S</dfn>	0</u></td></tr>
<tr><th id="439">439</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_SGI_DSC_MAN_M" data-ref="_M/AR_PHY_SGI_DSC_MAN_M">AR_PHY_SGI_DSC_MAN_M</dfn>	0x0007fff0</u></td></tr>
<tr><th id="440">440</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_SGI_DSC_MAN_S" data-ref="_M/AR_PHY_SGI_DSC_MAN_S">AR_PHY_SGI_DSC_MAN_S</dfn>	4</u></td></tr>
<tr><th id="441">441</th><td></td></tr>
<tr><th id="442">442</th><td><i>/* Bits for AR_PHY_SETTLING. */</i></td></tr>
<tr><th id="443">443</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_SETTLING_SWITCH_M" data-ref="_M/AR_PHY_SETTLING_SWITCH_M">AR_PHY_SETTLING_SWITCH_M</dfn>	0x00003f80</u></td></tr>
<tr><th id="444">444</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_SETTLING_SWITCH_S" data-ref="_M/AR_PHY_SETTLING_SWITCH_S">AR_PHY_SETTLING_SWITCH_S</dfn>	7</u></td></tr>
<tr><th id="445">445</th><td></td></tr>
<tr><th id="446">446</th><td><i>/* Bits for AR_PHY_RXGAIN(i). */</i></td></tr>
<tr><th id="447">447</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_RXGAIN_TXRX_ATTEN_M" data-ref="_M/AR_PHY_RXGAIN_TXRX_ATTEN_M">AR_PHY_RXGAIN_TXRX_ATTEN_M</dfn>	0x0003f000</u></td></tr>
<tr><th id="448">448</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_RXGAIN_TXRX_ATTEN_S" data-ref="_M/AR_PHY_RXGAIN_TXRX_ATTEN_S">AR_PHY_RXGAIN_TXRX_ATTEN_S</dfn>	12</u></td></tr>
<tr><th id="449">449</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_RXGAIN_TXRX_RF_MAX_M" data-ref="_M/AR_PHY_RXGAIN_TXRX_RF_MAX_M">AR_PHY_RXGAIN_TXRX_RF_MAX_M</dfn>	0x007c0000</u></td></tr>
<tr><th id="450">450</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_RXGAIN_TXRX_RF_MAX_S" data-ref="_M/AR_PHY_RXGAIN_TXRX_RF_MAX_S">AR_PHY_RXGAIN_TXRX_RF_MAX_S</dfn>	18</u></td></tr>
<tr><th id="451">451</th><td></td></tr>
<tr><th id="452">452</th><td><i>/* Bits for AR_PHY_DESIRED_SZ. */</i></td></tr>
<tr><th id="453">453</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_DESIRED_SZ_ADC_M" data-ref="_M/AR_PHY_DESIRED_SZ_ADC_M">AR_PHY_DESIRED_SZ_ADC_M</dfn>		0x000000ff</u></td></tr>
<tr><th id="454">454</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_DESIRED_SZ_ADC_S" data-ref="_M/AR_PHY_DESIRED_SZ_ADC_S">AR_PHY_DESIRED_SZ_ADC_S</dfn>		0</u></td></tr>
<tr><th id="455">455</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_DESIRED_SZ_PGA_M" data-ref="_M/AR_PHY_DESIRED_SZ_PGA_M">AR_PHY_DESIRED_SZ_PGA_M</dfn>		0x0000ff00</u></td></tr>
<tr><th id="456">456</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_DESIRED_SZ_PGA_S" data-ref="_M/AR_PHY_DESIRED_SZ_PGA_S">AR_PHY_DESIRED_SZ_PGA_S</dfn>		8</u></td></tr>
<tr><th id="457">457</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_DESIRED_SZ_TOT_DES_M" data-ref="_M/AR_PHY_DESIRED_SZ_TOT_DES_M">AR_PHY_DESIRED_SZ_TOT_DES_M</dfn>	0x0ff00000</u></td></tr>
<tr><th id="458">458</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_DESIRED_SZ_TOT_DES_S" data-ref="_M/AR_PHY_DESIRED_SZ_TOT_DES_S">AR_PHY_DESIRED_SZ_TOT_DES_S</dfn>	20</u></td></tr>
<tr><th id="459">459</th><td></td></tr>
<tr><th id="460">460</th><td><i>/* Bits for AR_PHY_FIND_SIG. */</i></td></tr>
<tr><th id="461">461</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_FIND_SIG_RELSTEP_M" data-ref="_M/AR_PHY_FIND_SIG_RELSTEP_M">AR_PHY_FIND_SIG_RELSTEP_M</dfn>	0x0000001f</u></td></tr>
<tr><th id="462">462</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_FIND_SIG_RELSTEP_S" data-ref="_M/AR_PHY_FIND_SIG_RELSTEP_S">AR_PHY_FIND_SIG_RELSTEP_S</dfn>	0</u></td></tr>
<tr><th id="463">463</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_FIND_SIG_RELPWR_M" data-ref="_M/AR_PHY_FIND_SIG_RELPWR_M">AR_PHY_FIND_SIG_RELPWR_M</dfn>	0x000007c0</u></td></tr>
<tr><th id="464">464</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_FIND_SIG_RELPWR_S" data-ref="_M/AR_PHY_FIND_SIG_RELPWR_S">AR_PHY_FIND_SIG_RELPWR_S</dfn>	6</u></td></tr>
<tr><th id="465">465</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_FIND_SIG_FIRSTEP_M" data-ref="_M/AR_PHY_FIND_SIG_FIRSTEP_M">AR_PHY_FIND_SIG_FIRSTEP_M</dfn>	0x0003f000</u></td></tr>
<tr><th id="466">466</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_FIND_SIG_FIRSTEP_S" data-ref="_M/AR_PHY_FIND_SIG_FIRSTEP_S">AR_PHY_FIND_SIG_FIRSTEP_S</dfn>	12</u></td></tr>
<tr><th id="467">467</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_FIND_SIG_FIRPWR_M" data-ref="_M/AR_PHY_FIND_SIG_FIRPWR_M">AR_PHY_FIND_SIG_FIRPWR_M</dfn>	0x03fc0000</u></td></tr>
<tr><th id="468">468</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_FIND_SIG_FIRPWR_S" data-ref="_M/AR_PHY_FIND_SIG_FIRPWR_S">AR_PHY_FIND_SIG_FIRPWR_S</dfn>	18</u></td></tr>
<tr><th id="469">469</th><td></td></tr>
<tr><th id="470">470</th><td><i>/* Bits for AR_PHY_AGC. */</i></td></tr>
<tr><th id="471">471</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_AGC_COARSE_PWR_CONST_M" data-ref="_M/AR_PHY_AGC_COARSE_PWR_CONST_M">AR_PHY_AGC_COARSE_PWR_CONST_M</dfn>	0x0000007f</u></td></tr>
<tr><th id="472">472</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_AGC_COARSE_PWR_CONST_S" data-ref="_M/AR_PHY_AGC_COARSE_PWR_CONST_S">AR_PHY_AGC_COARSE_PWR_CONST_S</dfn>	0</u></td></tr>
<tr><th id="473">473</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_AGC_COARSE_LOW_M" data-ref="_M/AR_PHY_AGC_COARSE_LOW_M">AR_PHY_AGC_COARSE_LOW_M</dfn>		0x00007f80</u></td></tr>
<tr><th id="474">474</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_AGC_COARSE_LOW_S" data-ref="_M/AR_PHY_AGC_COARSE_LOW_S">AR_PHY_AGC_COARSE_LOW_S</dfn>		7</u></td></tr>
<tr><th id="475">475</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_AGC_COARSE_HIGH_M" data-ref="_M/AR_PHY_AGC_COARSE_HIGH_M">AR_PHY_AGC_COARSE_HIGH_M</dfn>	0x003f8000</u></td></tr>
<tr><th id="476">476</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_AGC_COARSE_HIGH_S" data-ref="_M/AR_PHY_AGC_COARSE_HIGH_S">AR_PHY_AGC_COARSE_HIGH_S</dfn>	15</u></td></tr>
<tr><th id="477">477</th><td></td></tr>
<tr><th id="478">478</th><td><i>/* Bits for AR_PHY_EXT_ATTEN_CTL(i). */</i></td></tr>
<tr><th id="479">479</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_EXT_ATTEN_CTL_BSW_ATTEN_M" data-ref="_M/AR_PHY_EXT_ATTEN_CTL_BSW_ATTEN_M">AR_PHY_EXT_ATTEN_CTL_BSW_ATTEN_M</dfn>	0x0000001f</u></td></tr>
<tr><th id="480">480</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_EXT_ATTEN_CTL_BSW_ATTEN_S" data-ref="_M/AR_PHY_EXT_ATTEN_CTL_BSW_ATTEN_S">AR_PHY_EXT_ATTEN_CTL_BSW_ATTEN_S</dfn>	0</u></td></tr>
<tr><th id="481">481</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_EXT_ATTEN_CTL_XATTEN1_DB_M" data-ref="_M/AR_PHY_EXT_ATTEN_CTL_XATTEN1_DB_M">AR_PHY_EXT_ATTEN_CTL_XATTEN1_DB_M</dfn>	0x0000003f</u></td></tr>
<tr><th id="482">482</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_EXT_ATTEN_CTL_XATTEN1_DB_S" data-ref="_M/AR_PHY_EXT_ATTEN_CTL_XATTEN1_DB_S">AR_PHY_EXT_ATTEN_CTL_XATTEN1_DB_S</dfn>	0</u></td></tr>
<tr><th id="483">483</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_EXT_ATTEN_CTL_XATTEN2_DB_M" data-ref="_M/AR_PHY_EXT_ATTEN_CTL_XATTEN2_DB_M">AR_PHY_EXT_ATTEN_CTL_XATTEN2_DB_M</dfn>	0x00000fc0</u></td></tr>
<tr><th id="484">484</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_EXT_ATTEN_CTL_XATTEN2_DB_S" data-ref="_M/AR_PHY_EXT_ATTEN_CTL_XATTEN2_DB_S">AR_PHY_EXT_ATTEN_CTL_XATTEN2_DB_S</dfn>	6</u></td></tr>
<tr><th id="485">485</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_EXT_ATTEN_CTL_BSW_MARGIN_M" data-ref="_M/AR_PHY_EXT_ATTEN_CTL_BSW_MARGIN_M">AR_PHY_EXT_ATTEN_CTL_BSW_MARGIN_M</dfn>	0x00003c00</u></td></tr>
<tr><th id="486">486</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_EXT_ATTEN_CTL_BSW_MARGIN_S" data-ref="_M/AR_PHY_EXT_ATTEN_CTL_BSW_MARGIN_S">AR_PHY_EXT_ATTEN_CTL_BSW_MARGIN_S</dfn>	10</u></td></tr>
<tr><th id="487">487</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_EXT_ATTEN_CTL_XATTEN1_MARGIN_M" data-ref="_M/AR_PHY_EXT_ATTEN_CTL_XATTEN1_MARGIN_M">AR_PHY_EXT_ATTEN_CTL_XATTEN1_MARGIN_M</dfn>	0x0001f000</u></td></tr>
<tr><th id="488">488</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_EXT_ATTEN_CTL_XATTEN1_MARGIN_S" data-ref="_M/AR_PHY_EXT_ATTEN_CTL_XATTEN1_MARGIN_S">AR_PHY_EXT_ATTEN_CTL_XATTEN1_MARGIN_S</dfn>	12</u></td></tr>
<tr><th id="489">489</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_EXT_ATTEN_CTL_XATTEN2_MARGIN_M" data-ref="_M/AR_PHY_EXT_ATTEN_CTL_XATTEN2_MARGIN_M">AR_PHY_EXT_ATTEN_CTL_XATTEN2_MARGIN_M</dfn>	0x003e0000</u></td></tr>
<tr><th id="490">490</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_EXT_ATTEN_CTL_XATTEN2_MARGIN_S" data-ref="_M/AR_PHY_EXT_ATTEN_CTL_XATTEN2_MARGIN_S">AR_PHY_EXT_ATTEN_CTL_XATTEN2_MARGIN_S</dfn>	17</u></td></tr>
<tr><th id="491">491</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_EXT_ATTEN_CTL_RXTX_MARGIN_M" data-ref="_M/AR_PHY_EXT_ATTEN_CTL_RXTX_MARGIN_M">AR_PHY_EXT_ATTEN_CTL_RXTX_MARGIN_M</dfn>	0x00fc0000</u></td></tr>
<tr><th id="492">492</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_EXT_ATTEN_CTL_RXTX_MARGIN_S" data-ref="_M/AR_PHY_EXT_ATTEN_CTL_RXTX_MARGIN_S">AR_PHY_EXT_ATTEN_CTL_RXTX_MARGIN_S</dfn>	18</u></td></tr>
<tr><th id="493">493</th><td></td></tr>
<tr><th id="494">494</th><td><i>/* Bits for AR_PHY_CCA(i). */</i></td></tr>
<tr><th id="495">495</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_MAXCCA_PWR_M" data-ref="_M/AR_PHY_MAXCCA_PWR_M">AR_PHY_MAXCCA_PWR_M</dfn>	0x000001ff</u></td></tr>
<tr><th id="496">496</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_MAXCCA_PWR_S" data-ref="_M/AR_PHY_MAXCCA_PWR_S">AR_PHY_MAXCCA_PWR_S</dfn>	0</u></td></tr>
<tr><th id="497">497</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_MINCCA_PWR_M" data-ref="_M/AR_PHY_MINCCA_PWR_M">AR_PHY_MINCCA_PWR_M</dfn>	0x1ff00000</u></td></tr>
<tr><th id="498">498</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_MINCCA_PWR_S" data-ref="_M/AR_PHY_MINCCA_PWR_S">AR_PHY_MINCCA_PWR_S</dfn>	20</u></td></tr>
<tr><th id="499">499</th><td></td></tr>
<tr><th id="500">500</th><td><i>/* Bits for AR_PHY_EXT_CCA(i). */</i></td></tr>
<tr><th id="501">501</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_EXT_MAXCCA_PWR_M" data-ref="_M/AR_PHY_EXT_MAXCCA_PWR_M">AR_PHY_EXT_MAXCCA_PWR_M</dfn>		0x000001ff</u></td></tr>
<tr><th id="502">502</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_EXT_MAXCCA_PWR_S" data-ref="_M/AR_PHY_EXT_MAXCCA_PWR_S">AR_PHY_EXT_MAXCCA_PWR_S</dfn>		0</u></td></tr>
<tr><th id="503">503</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_EXT_MINCCA_PWR_M" data-ref="_M/AR_PHY_EXT_MINCCA_PWR_M">AR_PHY_EXT_MINCCA_PWR_M</dfn>		0x01ff0000</u></td></tr>
<tr><th id="504">504</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_EXT_MINCCA_PWR_S" data-ref="_M/AR_PHY_EXT_MINCCA_PWR_S">AR_PHY_EXT_MINCCA_PWR_S</dfn>		16</u></td></tr>
<tr><th id="505">505</th><td></td></tr>
<tr><th id="506">506</th><td><i>/* Bits for AR_PHY_RESTART. */</i></td></tr>
<tr><th id="507">507</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_RESTART_ENA" data-ref="_M/AR_PHY_RESTART_ENA">AR_PHY_RESTART_ENA</dfn>	0x00000001</u></td></tr>
<tr><th id="508">508</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_RESTART_DIV_GC_M" data-ref="_M/AR_PHY_RESTART_DIV_GC_M">AR_PHY_RESTART_DIV_GC_M</dfn>	0x001c0000</u></td></tr>
<tr><th id="509">509</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_RESTART_DIV_GC_S" data-ref="_M/AR_PHY_RESTART_DIV_GC_S">AR_PHY_RESTART_DIV_GC_S</dfn>	18</u></td></tr>
<tr><th id="510">510</th><td></td></tr>
<tr><th id="511">511</th><td><i>/* Bits for AR_PHY_MC_GAIN_CTRL. */</i></td></tr>
<tr><th id="512">512</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_MC_GAIN_CTRL_ENABLE_ANT_DIV" data-ref="_M/AR_PHY_MC_GAIN_CTRL_ENABLE_ANT_DIV">AR_PHY_MC_GAIN_CTRL_ENABLE_ANT_DIV</dfn>	0x01000000</u></td></tr>
<tr><th id="513">513</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_MC_GAIN_CTRL_ANT_DIV_CTRL_ALL_M" data-ref="_M/AR_PHY_MC_GAIN_CTRL_ANT_DIV_CTRL_ALL_M">AR_PHY_MC_GAIN_CTRL_ANT_DIV_CTRL_ALL_M</dfn>	0x7e000000</u></td></tr>
<tr><th id="514">514</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_MC_GAIN_CTRL_ANT_DIV_CTRL_ALL_S" data-ref="_M/AR_PHY_MC_GAIN_CTRL_ANT_DIV_CTRL_ALL_S">AR_PHY_MC_GAIN_CTRL_ANT_DIV_CTRL_ALL_S</dfn>	25</u></td></tr>
<tr><th id="515">515</th><td></td></tr>
<tr><th id="516">516</th><td><i>/* Bits for AR_PHY_CCK_DETECT. */</i></td></tr>
<tr><th id="517">517</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_CCK_DETECT_WEAK_SIG_THR_CCK_M" data-ref="_M/AR_PHY_CCK_DETECT_WEAK_SIG_THR_CCK_M">AR_PHY_CCK_DETECT_WEAK_SIG_THR_CCK_M</dfn>		0x0000003f</u></td></tr>
<tr><th id="518">518</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_CCK_DETECT_WEAK_SIG_THR_CCK_S" data-ref="_M/AR_PHY_CCK_DETECT_WEAK_SIG_THR_CCK_S">AR_PHY_CCK_DETECT_WEAK_SIG_THR_CCK_S</dfn>		0</u></td></tr>
<tr><th id="519">519</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_CCK_DETECT_ANT_SWITCH_TIME_M" data-ref="_M/AR_PHY_CCK_DETECT_ANT_SWITCH_TIME_M">AR_PHY_CCK_DETECT_ANT_SWITCH_TIME_M</dfn>		0x00001fc0</u></td></tr>
<tr><th id="520">520</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_CCK_DETECT_ANT_SWITCH_TIME_S" data-ref="_M/AR_PHY_CCK_DETECT_ANT_SWITCH_TIME_S">AR_PHY_CCK_DETECT_ANT_SWITCH_TIME_S</dfn>		6</u></td></tr>
<tr><th id="521">521</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_CCK_DETECT_BB_ENABLE_ANT_FAST_DIV" data-ref="_M/AR_PHY_CCK_DETECT_BB_ENABLE_ANT_FAST_DIV">AR_PHY_CCK_DETECT_BB_ENABLE_ANT_FAST_DIV</dfn>	0x00002000</u></td></tr>
<tr><th id="522">522</th><td></td></tr>
<tr><th id="523">523</th><td><i>/* Bits for AR_PHY_DAG_CTRLCCK. */</i></td></tr>
<tr><th id="524">524</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_DAG_CTRLCCK_EN_RSSI_THR" data-ref="_M/AR_PHY_DAG_CTRLCCK_EN_RSSI_THR">AR_PHY_DAG_CTRLCCK_EN_RSSI_THR</dfn>	0x00000200</u></td></tr>
<tr><th id="525">525</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_DAG_CTRLCCK_RSSI_THR_M" data-ref="_M/AR_PHY_DAG_CTRLCCK_RSSI_THR_M">AR_PHY_DAG_CTRLCCK_RSSI_THR_M</dfn>	0x0001fc00</u></td></tr>
<tr><th id="526">526</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_DAG_CTRLCCK_RSSI_THR_S" data-ref="_M/AR_PHY_DAG_CTRLCCK_RSSI_THR_S">AR_PHY_DAG_CTRLCCK_RSSI_THR_S</dfn>	10</u></td></tr>
<tr><th id="527">527</th><td></td></tr>
<tr><th id="528">528</th><td><i>/* Bits for AR_PHY_CCK_SPUR_MIT. */</i></td></tr>
<tr><th id="529">529</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_CCK_SPUR_MIT_USE_CCK_SPUR_MIT" data-ref="_M/AR_PHY_CCK_SPUR_MIT_USE_CCK_SPUR_MIT">AR_PHY_CCK_SPUR_MIT_USE_CCK_SPUR_MIT</dfn>	0x00000001</u></td></tr>
<tr><th id="530">530</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_CCK_SPUR_MIT_SPUR_RSSI_THR_M" data-ref="_M/AR_PHY_CCK_SPUR_MIT_SPUR_RSSI_THR_M">AR_PHY_CCK_SPUR_MIT_SPUR_RSSI_THR_M</dfn>	0x000001fe</u></td></tr>
<tr><th id="531">531</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_CCK_SPUR_MIT_SPUR_RSSI_THR_S" data-ref="_M/AR_PHY_CCK_SPUR_MIT_SPUR_RSSI_THR_S">AR_PHY_CCK_SPUR_MIT_SPUR_RSSI_THR_S</dfn>	1</u></td></tr>
<tr><th id="532">532</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_CCK_SPUR_MIT_CCK_SPUR_FREQ_M" data-ref="_M/AR_PHY_CCK_SPUR_MIT_CCK_SPUR_FREQ_M">AR_PHY_CCK_SPUR_MIT_CCK_SPUR_FREQ_M</dfn>	0x1ffffe00</u></td></tr>
<tr><th id="533">533</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_CCK_SPUR_MIT_CCK_SPUR_FREQ_S" data-ref="_M/AR_PHY_CCK_SPUR_MIT_CCK_SPUR_FREQ_S">AR_PHY_CCK_SPUR_MIT_CCK_SPUR_FREQ_S</dfn>	9</u></td></tr>
<tr><th id="534">534</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_CCK_SPUR_MIT_SPUR_FILTER_TYPE_M" data-ref="_M/AR_PHY_CCK_SPUR_MIT_SPUR_FILTER_TYPE_M">AR_PHY_CCK_SPUR_MIT_SPUR_FILTER_TYPE_M</dfn>	0x60000000</u></td></tr>
<tr><th id="535">535</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_CCK_SPUR_MIT_SPUR_FILTER_TYPE_S" data-ref="_M/AR_PHY_CCK_SPUR_MIT_SPUR_FILTER_TYPE_S">AR_PHY_CCK_SPUR_MIT_SPUR_FILTER_TYPE_S</dfn>  29</u></td></tr>
<tr><th id="536">536</th><td></td></tr>
<tr><th id="537">537</th><td><i>/* Bits for AR_PHY_GEN_CTRL. */</i></td></tr>
<tr><th id="538">538</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_GC_TURBO_MODE" data-ref="_M/AR_PHY_GC_TURBO_MODE">AR_PHY_GC_TURBO_MODE</dfn>		0x00000001</u></td></tr>
<tr><th id="539">539</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_GC_TURBO_SHORT" data-ref="_M/AR_PHY_GC_TURBO_SHORT">AR_PHY_GC_TURBO_SHORT</dfn>		0x00000002</u></td></tr>
<tr><th id="540">540</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_GC_DYN2040_EN" data-ref="_M/AR_PHY_GC_DYN2040_EN">AR_PHY_GC_DYN2040_EN</dfn>		0x00000004</u></td></tr>
<tr><th id="541">541</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_GC_DYN2040_PRI_ONLY" data-ref="_M/AR_PHY_GC_DYN2040_PRI_ONLY">AR_PHY_GC_DYN2040_PRI_ONLY</dfn>	0x00000008</u></td></tr>
<tr><th id="542">542</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_GC_DYN2040_PRI_CH" data-ref="_M/AR_PHY_GC_DYN2040_PRI_CH">AR_PHY_GC_DYN2040_PRI_CH</dfn>	0x00000010</u></td></tr>
<tr><th id="543">543</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_GC_DYN2040_EXT_CH" data-ref="_M/AR_PHY_GC_DYN2040_EXT_CH">AR_PHY_GC_DYN2040_EXT_CH</dfn>	0x00000020</u></td></tr>
<tr><th id="544">544</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_GC_HT_EN" data-ref="_M/AR_PHY_GC_HT_EN">AR_PHY_GC_HT_EN</dfn>			0x00000040</u></td></tr>
<tr><th id="545">545</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_GC_SHORT_GI_40" data-ref="_M/AR_PHY_GC_SHORT_GI_40">AR_PHY_GC_SHORT_GI_40</dfn>		0x00000080</u></td></tr>
<tr><th id="546">546</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_GC_WALSH" data-ref="_M/AR_PHY_GC_WALSH">AR_PHY_GC_WALSH</dfn>			0x00000100</u></td></tr>
<tr><th id="547">547</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_GC_SINGLE_HT_LTF1" data-ref="_M/AR_PHY_GC_SINGLE_HT_LTF1">AR_PHY_GC_SINGLE_HT_LTF1</dfn>	0x00000200</u></td></tr>
<tr><th id="548">548</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_GC_GF_DETECT_EN" data-ref="_M/AR_PHY_GC_GF_DETECT_EN">AR_PHY_GC_GF_DETECT_EN</dfn>		0x00000400</u></td></tr>
<tr><th id="549">549</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_GC_ENABLE_DAC_FIFO" data-ref="_M/AR_PHY_GC_ENABLE_DAC_FIFO">AR_PHY_GC_ENABLE_DAC_FIFO</dfn>	0x00000800</u></td></tr>
<tr><th id="550">550</th><td></td></tr>
<tr><th id="551">551</th><td><i>/* Bits for AR_PHY_MODE. */</i></td></tr>
<tr><th id="552">552</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_MODE_OFDM" data-ref="_M/AR_PHY_MODE_OFDM">AR_PHY_MODE_OFDM</dfn>		0x00000000</u></td></tr>
<tr><th id="553">553</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_MODE_CCK" data-ref="_M/AR_PHY_MODE_CCK">AR_PHY_MODE_CCK</dfn>			0x00000001</u></td></tr>
<tr><th id="554">554</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_MODE_DYNAMIC" data-ref="_M/AR_PHY_MODE_DYNAMIC">AR_PHY_MODE_DYNAMIC</dfn>		0x00000004</u></td></tr>
<tr><th id="555">555</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_MODE_HALF" data-ref="_M/AR_PHY_MODE_HALF">AR_PHY_MODE_HALF</dfn>		0x00000020</u></td></tr>
<tr><th id="556">556</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_MODE_QUARTER" data-ref="_M/AR_PHY_MODE_QUARTER">AR_PHY_MODE_QUARTER</dfn>		0x00000040</u></td></tr>
<tr><th id="557">557</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_MODE_DYN_CCK_DISABLE" data-ref="_M/AR_PHY_MODE_DYN_CCK_DISABLE">AR_PHY_MODE_DYN_CCK_DISABLE</dfn>	0x00000100</u></td></tr>
<tr><th id="558">558</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_MODE_SVD_HALF" data-ref="_M/AR_PHY_MODE_SVD_HALF">AR_PHY_MODE_SVD_HALF</dfn>		0x00000200</u></td></tr>
<tr><th id="559">559</th><td></td></tr>
<tr><th id="560">560</th><td><i>/* Bits for AR_PHY_ACTIVE. */</i></td></tr>
<tr><th id="561">561</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_ACTIVE_DIS" data-ref="_M/AR_PHY_ACTIVE_DIS">AR_PHY_ACTIVE_DIS</dfn>	0x00000000</u></td></tr>
<tr><th id="562">562</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_ACTIVE_EN" data-ref="_M/AR_PHY_ACTIVE_EN">AR_PHY_ACTIVE_EN</dfn>	0x00000001</u></td></tr>
<tr><th id="563">563</th><td></td></tr>
<tr><th id="564">564</th><td><i>/* Bits for AR_PHY_SPUR_MASK_A. */</i></td></tr>
<tr><th id="565">565</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_SPUR_MASK_A_CF_PUNC_MASK_A_M" data-ref="_M/AR_PHY_SPUR_MASK_A_CF_PUNC_MASK_A_M">AR_PHY_SPUR_MASK_A_CF_PUNC_MASK_A_M</dfn>	0x000003ff</u></td></tr>
<tr><th id="566">566</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_SPUR_MASK_A_CF_PUNC_MASK_A_S" data-ref="_M/AR_PHY_SPUR_MASK_A_CF_PUNC_MASK_A_S">AR_PHY_SPUR_MASK_A_CF_PUNC_MASK_A_S</dfn>	0</u></td></tr>
<tr><th id="567">567</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_SPUR_MASK_A_CF_PUNC_MASK_IDX_A_M" data-ref="_M/AR_PHY_SPUR_MASK_A_CF_PUNC_MASK_IDX_A_M">AR_PHY_SPUR_MASK_A_CF_PUNC_MASK_IDX_A_M</dfn>	0x0001fc00</u></td></tr>
<tr><th id="568">568</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_SPUR_MASK_A_CF_PUNC_MASK_IDX_A_S" data-ref="_M/AR_PHY_SPUR_MASK_A_CF_PUNC_MASK_IDX_A_S">AR_PHY_SPUR_MASK_A_CF_PUNC_MASK_IDX_A_S</dfn>	10</u></td></tr>
<tr><th id="569">569</th><td></td></tr>
<tr><th id="570">570</th><td><i>/* Bits for AR_PHY_SPECTRAL_SCAN. */</i></td></tr>
<tr><th id="571">571</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_SPECTRAL_SCAN_ENABLE" data-ref="_M/AR_PHY_SPECTRAL_SCAN_ENABLE">AR_PHY_SPECTRAL_SCAN_ENABLE</dfn>		0x00000001</u></td></tr>
<tr><th id="572">572</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_SPECTRAL_SCAN_ACTIVE" data-ref="_M/AR_PHY_SPECTRAL_SCAN_ACTIVE">AR_PHY_SPECTRAL_SCAN_ACTIVE</dfn>		0x00000002</u></td></tr>
<tr><th id="573">573</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_SPECTRAL_SCAN_FFT_PERIOD_M" data-ref="_M/AR_PHY_SPECTRAL_SCAN_FFT_PERIOD_M">AR_PHY_SPECTRAL_SCAN_FFT_PERIOD_M</dfn>	0x000000f0</u></td></tr>
<tr><th id="574">574</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_SPECTRAL_SCAN_FFT_PERIOD_S" data-ref="_M/AR_PHY_SPECTRAL_SCAN_FFT_PERIOD_S">AR_PHY_SPECTRAL_SCAN_FFT_PERIOD_S</dfn>	4</u></td></tr>
<tr><th id="575">575</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_SPECTRAL_SCAN_PERIOD_M" data-ref="_M/AR_PHY_SPECTRAL_SCAN_PERIOD_M">AR_PHY_SPECTRAL_SCAN_PERIOD_M</dfn>		0x0000ff00</u></td></tr>
<tr><th id="576">576</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_SPECTRAL_SCAN_PERIOD_S" data-ref="_M/AR_PHY_SPECTRAL_SCAN_PERIOD_S">AR_PHY_SPECTRAL_SCAN_PERIOD_S</dfn>		8</u></td></tr>
<tr><th id="577">577</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_SPECTRAL_SCAN_COUNT_M" data-ref="_M/AR_PHY_SPECTRAL_SCAN_COUNT_M">AR_PHY_SPECTRAL_SCAN_COUNT_M</dfn>		0x00ff0000</u></td></tr>
<tr><th id="578">578</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_SPECTRAL_SCAN_COUNT_S" data-ref="_M/AR_PHY_SPECTRAL_SCAN_COUNT_S">AR_PHY_SPECTRAL_SCAN_COUNT_S</dfn>		16</u></td></tr>
<tr><th id="579">579</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_SPECTRAL_SCAN_SHORT_REPEAT" data-ref="_M/AR_PHY_SPECTRAL_SCAN_SHORT_REPEAT">AR_PHY_SPECTRAL_SCAN_SHORT_REPEAT</dfn>	0x01000000</u></td></tr>
<tr><th id="580">580</th><td></td></tr>
<tr><th id="581">581</th><td><i>/* Bits for AR_PHY_RFBUS_REQ. */</i></td></tr>
<tr><th id="582">582</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_RFBUS_REQ_EN" data-ref="_M/AR_PHY_RFBUS_REQ_EN">AR_PHY_RFBUS_REQ_EN</dfn>	0x00000001</u></td></tr>
<tr><th id="583">583</th><td></td></tr>
<tr><th id="584">584</th><td><i>/* Bits for AR_PHY_RFBUS_GRANT. */</i></td></tr>
<tr><th id="585">585</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_RFBUS_GRANT_EN" data-ref="_M/AR_PHY_RFBUS_GRANT_EN">AR_PHY_RFBUS_GRANT_EN</dfn>	0x00000001</u></td></tr>
<tr><th id="586">586</th><td></td></tr>
<tr><th id="587">587</th><td><i>/* Bits for AR_PHY_RIFS. */</i></td></tr>
<tr><th id="588">588</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_RIFS_INIT_DELAY" data-ref="_M/AR_PHY_RIFS_INIT_DELAY">AR_PHY_RIFS_INIT_DELAY</dfn>	0x3ff0000</u></td></tr>
<tr><th id="589">589</th><td></td></tr>
<tr><th id="590">590</th><td><i>/* Bits for AR_PHY_RX_DELAY. */</i></td></tr>
<tr><th id="591">591</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_RX_DELAY_DELAY_M" data-ref="_M/AR_PHY_RX_DELAY_DELAY_M">AR_PHY_RX_DELAY_DELAY_M</dfn>	0x00003fff</u></td></tr>
<tr><th id="592">592</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_RX_DELAY_DELAY_S" data-ref="_M/AR_PHY_RX_DELAY_DELAY_S">AR_PHY_RX_DELAY_DELAY_S</dfn>	0</u></td></tr>
<tr><th id="593">593</th><td></td></tr>
<tr><th id="594">594</th><td><i>/* Bits for AR_PHY_XPA_TIMING_CTL. */</i></td></tr>
<tr><th id="595">595</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_XPA_TIMING_CTL_FRAME_XPAA_ON_M" data-ref="_M/AR_PHY_XPA_TIMING_CTL_FRAME_XPAA_ON_M">AR_PHY_XPA_TIMING_CTL_FRAME_XPAA_ON_M</dfn>	0x000000ff</u></td></tr>
<tr><th id="596">596</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_XPA_TIMING_CTL_FRAME_XPAA_ON_S" data-ref="_M/AR_PHY_XPA_TIMING_CTL_FRAME_XPAA_ON_S">AR_PHY_XPA_TIMING_CTL_FRAME_XPAA_ON_S</dfn>	0</u></td></tr>
<tr><th id="597">597</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_XPA_TIMING_CTL_FRAME_XPAB_ON_M" data-ref="_M/AR_PHY_XPA_TIMING_CTL_FRAME_XPAB_ON_M">AR_PHY_XPA_TIMING_CTL_FRAME_XPAB_ON_M</dfn>	0x0000ff00</u></td></tr>
<tr><th id="598">598</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_XPA_TIMING_CTL_FRAME_XPAB_ON_S" data-ref="_M/AR_PHY_XPA_TIMING_CTL_FRAME_XPAB_ON_S">AR_PHY_XPA_TIMING_CTL_FRAME_XPAB_ON_S</dfn>	8</u></td></tr>
<tr><th id="599">599</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_XPA_TIMING_CTL_TX_END_XPAA_OFF_M" data-ref="_M/AR_PHY_XPA_TIMING_CTL_TX_END_XPAA_OFF_M">AR_PHY_XPA_TIMING_CTL_TX_END_XPAA_OFF_M</dfn>	0x00ff0000</u></td></tr>
<tr><th id="600">600</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_XPA_TIMING_CTL_TX_END_XPAA_OFF_S" data-ref="_M/AR_PHY_XPA_TIMING_CTL_TX_END_XPAA_OFF_S">AR_PHY_XPA_TIMING_CTL_TX_END_XPAA_OFF_S</dfn>	16</u></td></tr>
<tr><th id="601">601</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_XPA_TIMING_CTL_TX_END_XPAB_OFF_M" data-ref="_M/AR_PHY_XPA_TIMING_CTL_TX_END_XPAB_OFF_M">AR_PHY_XPA_TIMING_CTL_TX_END_XPAB_OFF_M</dfn>	0xff000000</u></td></tr>
<tr><th id="602">602</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_XPA_TIMING_CTL_TX_END_XPAB_OFF_S" data-ref="_M/AR_PHY_XPA_TIMING_CTL_TX_END_XPAB_OFF_S">AR_PHY_XPA_TIMING_CTL_TX_END_XPAB_OFF_S</dfn>	24</u></td></tr>
<tr><th id="603">603</th><td></td></tr>
<tr><th id="604">604</th><td><i>/* Bits for AR_PHY_SWITCH_CHAIN. */</i></td></tr>
<tr><th id="605">605</th><td><u>#define <dfn class="macro" id="_M/AR_SWITCH_TABLE_ALL_M" data-ref="_M/AR_SWITCH_TABLE_ALL_M">AR_SWITCH_TABLE_ALL_M</dfn>	0x00000fff</u></td></tr>
<tr><th id="606">606</th><td><u>#define <dfn class="macro" id="_M/AR_SWITCH_TABLE_ALL_S" data-ref="_M/AR_SWITCH_TABLE_ALL_S">AR_SWITCH_TABLE_ALL_S</dfn>	0</u></td></tr>
<tr><th id="607">607</th><td></td></tr>
<tr><th id="608">608</th><td><i>/* Bits for AR_PHY_SWITCH_COM. */</i></td></tr>
<tr><th id="609">609</th><td><u>#define <dfn class="macro" id="_M/AR_SWITCH_TABLE_COM_ALL_M" data-ref="_M/AR_SWITCH_TABLE_COM_ALL_M">AR_SWITCH_TABLE_COM_ALL_M</dfn>	0x0000ffff</u></td></tr>
<tr><th id="610">610</th><td><u>#define <dfn class="macro" id="_M/AR_SWITCH_TABLE_COM_ALL_S" data-ref="_M/AR_SWITCH_TABLE_COM_ALL_S">AR_SWITCH_TABLE_COM_ALL_S</dfn>	0</u></td></tr>
<tr><th id="611">611</th><td></td></tr>
<tr><th id="612">612</th><td><i>/* Bits for AR_SWITCH_TABLE_COM_2. */</i></td></tr>
<tr><th id="613">613</th><td><u>#define <dfn class="macro" id="_M/AR_SWITCH_TABLE_COM_2_ALL_M" data-ref="_M/AR_SWITCH_TABLE_COM_2_ALL_M">AR_SWITCH_TABLE_COM_2_ALL_M</dfn>	0x00ffffff</u></td></tr>
<tr><th id="614">614</th><td><u>#define <dfn class="macro" id="_M/AR_SWITCH_TABLE_COM_2_ALL_S" data-ref="_M/AR_SWITCH_TABLE_COM_2_ALL_S">AR_SWITCH_TABLE_COM_2_ALL_S</dfn>	0</u></td></tr>
<tr><th id="615">615</th><td></td></tr>
<tr><th id="616">616</th><td><i>/* Bits for AR_PHY_AGC_CONTROL. */</i></td></tr>
<tr><th id="617">617</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_AGC_CONTROL_CAL" data-ref="_M/AR_PHY_AGC_CONTROL_CAL">AR_PHY_AGC_CONTROL_CAL</dfn>			0x00000001</u></td></tr>
<tr><th id="618">618</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_AGC_CONTROL_NF" data-ref="_M/AR_PHY_AGC_CONTROL_NF">AR_PHY_AGC_CONTROL_NF</dfn>			0x00000002</u></td></tr>
<tr><th id="619">619</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_AGC_CONTROL_YCOK_MAX_M" data-ref="_M/AR_PHY_AGC_CONTROL_YCOK_MAX_M">AR_PHY_AGC_CONTROL_YCOK_MAX_M</dfn>		0x000003c0</u></td></tr>
<tr><th id="620">620</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_AGC_CONTROL_YCOK_MAX_S" data-ref="_M/AR_PHY_AGC_CONTROL_YCOK_MAX_S">AR_PHY_AGC_CONTROL_YCOK_MAX_S</dfn>		6</u></td></tr>
<tr><th id="621">621</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_AGC_CONTROL_OFFSET_CAL" data-ref="_M/AR_PHY_AGC_CONTROL_OFFSET_CAL">AR_PHY_AGC_CONTROL_OFFSET_CAL</dfn>		0x00000800</u></td></tr>
<tr><th id="622">622</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_AGC_CONTROL_ENABLE_NF" data-ref="_M/AR_PHY_AGC_CONTROL_ENABLE_NF">AR_PHY_AGC_CONTROL_ENABLE_NF</dfn>		0x00008000</u></td></tr>
<tr><th id="623">623</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_AGC_CONTROL_FLTR_CAL" data-ref="_M/AR_PHY_AGC_CONTROL_FLTR_CAL">AR_PHY_AGC_CONTROL_FLTR_CAL</dfn>		0x00010000</u></td></tr>
<tr><th id="624">624</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_AGC_CONTROL_NO_UPDATE_NF" data-ref="_M/AR_PHY_AGC_CONTROL_NO_UPDATE_NF">AR_PHY_AGC_CONTROL_NO_UPDATE_NF</dfn>		0x00020000</u></td></tr>
<tr><th id="625">625</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_AGC_CONTROL_EXT_NF_PWR_MEAS" data-ref="_M/AR_PHY_AGC_CONTROL_EXT_NF_PWR_MEAS">AR_PHY_AGC_CONTROL_EXT_NF_PWR_MEAS</dfn>	0x00040000</u></td></tr>
<tr><th id="626">626</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_AGC_CONTROL_CLC_SUCCESS" data-ref="_M/AR_PHY_AGC_CONTROL_CLC_SUCCESS">AR_PHY_AGC_CONTROL_CLC_SUCCESS</dfn>		0x00080000</u></td></tr>
<tr><th id="627">627</th><td></td></tr>
<tr><th id="628">628</th><td><i>/* Bits for AR_PHY_CALMODE. */</i></td></tr>
<tr><th id="629">629</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_CALMODE_IQ" data-ref="_M/AR_PHY_CALMODE_IQ">AR_PHY_CALMODE_IQ</dfn>		0x00000000</u></td></tr>
<tr><th id="630">630</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_CALMODE_ADC_GAIN" data-ref="_M/AR_PHY_CALMODE_ADC_GAIN">AR_PHY_CALMODE_ADC_GAIN</dfn>		0x00000001</u></td></tr>
<tr><th id="631">631</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_CALMODE_ADC_DC_PER" data-ref="_M/AR_PHY_CALMODE_ADC_DC_PER">AR_PHY_CALMODE_ADC_DC_PER</dfn>	0x00000002</u></td></tr>
<tr><th id="632">632</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_CALMODE_ADC_DC_INIT" data-ref="_M/AR_PHY_CALMODE_ADC_DC_INIT">AR_PHY_CALMODE_ADC_DC_INIT</dfn>	0x00000003</u></td></tr>
<tr><th id="633">633</th><td></td></tr>
<tr><th id="634">634</th><td><i>/* Bits for AR_PHY_FCAL_2_0. */</i></td></tr>
<tr><th id="635">635</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_FCAL20_CAP_STATUS_0_M" data-ref="_M/AR_PHY_FCAL20_CAP_STATUS_0_M">AR_PHY_FCAL20_CAP_STATUS_0_M</dfn>	0x01f00000</u></td></tr>
<tr><th id="636">636</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_FCAL20_CAP_STATUS_0_S" data-ref="_M/AR_PHY_FCAL20_CAP_STATUS_0_S">AR_PHY_FCAL20_CAP_STATUS_0_S</dfn>	20</u></td></tr>
<tr><th id="637">637</th><td></td></tr>
<tr><th id="638">638</th><td><i>/* Bits for AR_PHY_SYNTH_CONTROL. */</i></td></tr>
<tr><th id="639">639</th><td><u>#define <dfn class="macro" id="_M/AR9380_BMODE" data-ref="_M/AR9380_BMODE">AR9380_BMODE</dfn>	0x20000000</u></td></tr>
<tr><th id="640">640</th><td></td></tr>
<tr><th id="641">641</th><td><i>/* Bits for AR_PHY_ANALOG_SWAP. */</i></td></tr>
<tr><th id="642">642</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_SWAP_ALT_CHAIN" data-ref="_M/AR_PHY_SWAP_ALT_CHAIN">AR_PHY_SWAP_ALT_CHAIN</dfn>	0x00000040</u></td></tr>
<tr><th id="643">643</th><td></td></tr>
<tr><th id="644">644</th><td><i>/* Bits for AR_PHY_ADDAC_PARA_CTL. */</i></td></tr>
<tr><th id="645">645</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_ADDAC_PARACTL_OFF_PWDADC" data-ref="_M/AR_PHY_ADDAC_PARACTL_OFF_PWDADC">AR_PHY_ADDAC_PARACTL_OFF_PWDADC</dfn>	0x00008000</u></td></tr>
<tr><th id="646">646</th><td></td></tr>
<tr><th id="647">647</th><td><i>/* Bits for AR_PHY_TEST. */</i></td></tr>
<tr><th id="648">648</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_TEST_RFSILENT_BB" data-ref="_M/AR_PHY_TEST_RFSILENT_BB">AR_PHY_TEST_RFSILENT_BB</dfn>		0x00002000</u></td></tr>
<tr><th id="649">649</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_TEST_BBB_OBS_SEL_M" data-ref="_M/AR_PHY_TEST_BBB_OBS_SEL_M">AR_PHY_TEST_BBB_OBS_SEL_M</dfn>	0x00780000</u></td></tr>
<tr><th id="650">650</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_TEST_BBB_OBS_SEL_S" data-ref="_M/AR_PHY_TEST_BBB_OBS_SEL_S">AR_PHY_TEST_BBB_OBS_SEL_S</dfn>	19</u></td></tr>
<tr><th id="651">651</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_TEST_RX_OBS_SEL_BIT5" data-ref="_M/AR_PHY_TEST_RX_OBS_SEL_BIT5">AR_PHY_TEST_RX_OBS_SEL_BIT5</dfn>	0x00800000</u></td></tr>
<tr><th id="652">652</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_TEST_CHAIN_SEL_M" data-ref="_M/AR_PHY_TEST_CHAIN_SEL_M">AR_PHY_TEST_CHAIN_SEL_M</dfn>		0xc0000000</u></td></tr>
<tr><th id="653">653</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_TEST_CHAIN_SEL_S" data-ref="_M/AR_PHY_TEST_CHAIN_SEL_S">AR_PHY_TEST_CHAIN_SEL_S</dfn>		30</u></td></tr>
<tr><th id="654">654</th><td></td></tr>
<tr><th id="655">655</th><td><i>/* Bits for AR_PHY_TEST_CTL_STATUS. */</i></td></tr>
<tr><th id="656">656</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_TEST_CTL_TSTDAC_EN" data-ref="_M/AR_PHY_TEST_CTL_TSTDAC_EN">AR_PHY_TEST_CTL_TSTDAC_EN</dfn>		0x00000001</u></td></tr>
<tr><th id="657">657</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_TEST_CTL_TX_OBS_SEL_M" data-ref="_M/AR_PHY_TEST_CTL_TX_OBS_SEL_M">AR_PHY_TEST_CTL_TX_OBS_SEL_M</dfn>		0x0000001c</u></td></tr>
<tr><th id="658">658</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_TEST_CTL_TX_OBS_SEL_S" data-ref="_M/AR_PHY_TEST_CTL_TX_OBS_SEL_S">AR_PHY_TEST_CTL_TX_OBS_SEL_S</dfn>		2</u></td></tr>
<tr><th id="659">659</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_TEST_CTL_TX_OBS_MUX_SEL_M" data-ref="_M/AR_PHY_TEST_CTL_TX_OBS_MUX_SEL_M">AR_PHY_TEST_CTL_TX_OBS_MUX_SEL_M</dfn>	0x00000060</u></td></tr>
<tr><th id="660">660</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_TEST_CTL_TX_OBS_MUX_SEL_S" data-ref="_M/AR_PHY_TEST_CTL_TX_OBS_MUX_SEL_S">AR_PHY_TEST_CTL_TX_OBS_MUX_SEL_S</dfn>	5</u></td></tr>
<tr><th id="661">661</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_TEST_CTL_TSTADC_EN" data-ref="_M/AR_PHY_TEST_CTL_TSTADC_EN">AR_PHY_TEST_CTL_TSTADC_EN</dfn>		0x00000100</u></td></tr>
<tr><th id="662">662</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_TEST_CTL_RX_OBS_SEL_M" data-ref="_M/AR_PHY_TEST_CTL_RX_OBS_SEL_M">AR_PHY_TEST_CTL_RX_OBS_SEL_M</dfn>		0x00003c00</u></td></tr>
<tr><th id="663">663</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_TEST_CTL_RX_OBS_SEL_S" data-ref="_M/AR_PHY_TEST_CTL_RX_OBS_SEL_S">AR_PHY_TEST_CTL_RX_OBS_SEL_S</dfn>		10</u></td></tr>
<tr><th id="664">664</th><td></td></tr>
<tr><th id="665">665</th><td><i>/* Bits for AR_PHY_CHAN_INFO_MEMORY. */</i></td></tr>
<tr><th id="666">666</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_CHAN_INFO_MEMORY_CAPTURE_MASK" data-ref="_M/AR_PHY_CHAN_INFO_MEMORY_CAPTURE_MASK">AR_PHY_CHAN_INFO_MEMORY_CAPTURE_MASK</dfn>	0x00000001</u></td></tr>
<tr><th id="667">667</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_CHAN_INFO_TAB_S2_READ" data-ref="_M/AR_PHY_CHAN_INFO_TAB_S2_READ">AR_PHY_CHAN_INFO_TAB_S2_READ</dfn>		0x00000008</u></td></tr>
<tr><th id="668">668</th><td></td></tr>
<tr><th id="669">669</th><td><i>/* Bits for AR_PHY_CHAN_INFO_GAIN_0. */</i></td></tr>
<tr><th id="670">670</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_CHAN_INFO_GAIN_DIFF_PPM_MASK" data-ref="_M/AR_PHY_CHAN_INFO_GAIN_DIFF_PPM_MASK">AR_PHY_CHAN_INFO_GAIN_DIFF_PPM_MASK</dfn>	0x00000fff</u></td></tr>
<tr><th id="671">671</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_CHAN_INFO_GAIN_DIFF_UPPER_LIMIT" data-ref="_M/AR_PHY_CHAN_INFO_GAIN_DIFF_UPPER_LIMIT">AR_PHY_CHAN_INFO_GAIN_DIFF_UPPER_LIMIT</dfn>	320</u></td></tr>
<tr><th id="672">672</th><td></td></tr>
<tr><th id="673">673</th><td><i>/* Bits for AR_PHY_CCK_TX_CTRL. */</i></td></tr>
<tr><th id="674">674</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_CCK_TX_CTRL_JAPAN" data-ref="_M/AR_PHY_CCK_TX_CTRL_JAPAN">AR_PHY_CCK_TX_CTRL_JAPAN</dfn>	0x00000010</u></td></tr>
<tr><th id="675">675</th><td></td></tr>
<tr><th id="676">676</th><td><i>/* Bits for AR_PHY_PWRTX_RATE5. */</i></td></tr>
<tr><th id="677">677</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_PWRTX_RATE5_POWERTXHT20_0_M" data-ref="_M/AR_PHY_PWRTX_RATE5_POWERTXHT20_0_M">AR_PHY_PWRTX_RATE5_POWERTXHT20_0_M</dfn>	0x0000003f</u></td></tr>
<tr><th id="678">678</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_PWRTX_RATE5_POWERTXHT20_0_S" data-ref="_M/AR_PHY_PWRTX_RATE5_POWERTXHT20_0_S">AR_PHY_PWRTX_RATE5_POWERTXHT20_0_S</dfn>	0</u></td></tr>
<tr><th id="679">679</th><td></td></tr>
<tr><th id="680">680</th><td><i>/* Bits for AR_PHY_PWRTX_MAX. */</i></td></tr>
<tr><th id="681">681</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_POWER_TX_RATE_MAX_TPC_ENABLE" data-ref="_M/AR_PHY_POWER_TX_RATE_MAX_TPC_ENABLE">AR_PHY_POWER_TX_RATE_MAX_TPC_ENABLE</dfn>	0x00000040</u></td></tr>
<tr><th id="682">682</th><td></td></tr>
<tr><th id="683">683</th><td><i>/* Bits for AR_PHY_TPC_1. */</i></td></tr>
<tr><th id="684">684</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_TPC_1_FORCE_DAC_GAIN" data-ref="_M/AR_PHY_TPC_1_FORCE_DAC_GAIN">AR_PHY_TPC_1_FORCE_DAC_GAIN</dfn>	0x00000001</u></td></tr>
<tr><th id="685">685</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_TPC_1_FORCED_DAC_GAIN_M" data-ref="_M/AR_PHY_TPC_1_FORCED_DAC_GAIN_M">AR_PHY_TPC_1_FORCED_DAC_GAIN_M</dfn>	0x0000003e</u></td></tr>
<tr><th id="686">686</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_TPC_1_FORCED_DAC_GAIN_S" data-ref="_M/AR_PHY_TPC_1_FORCED_DAC_GAIN_S">AR_PHY_TPC_1_FORCED_DAC_GAIN_S</dfn>	1</u></td></tr>
<tr><th id="687">687</th><td></td></tr>
<tr><th id="688">688</th><td><i>/* Bits for AR_PHY_TPC_5_B(i). */</i></td></tr>
<tr><th id="689">689</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_TPC_5_PD_GAIN_OVERLAP_M" data-ref="_M/AR_PHY_TPC_5_PD_GAIN_OVERLAP_M">AR_PHY_TPC_5_PD_GAIN_OVERLAP_M</dfn>		0x0000000f</u></td></tr>
<tr><th id="690">690</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_TPC_5_PD_GAIN_OVERLAP_S" data-ref="_M/AR_PHY_TPC_5_PD_GAIN_OVERLAP_S">AR_PHY_TPC_5_PD_GAIN_OVERLAP_S</dfn>		0</u></td></tr>
<tr><th id="691">691</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_TPC_5_PD_GAIN_BOUNDARY_1_M" data-ref="_M/AR_PHY_TPC_5_PD_GAIN_BOUNDARY_1_M">AR_PHY_TPC_5_PD_GAIN_BOUNDARY_1_M</dfn>	0x000003f0</u></td></tr>
<tr><th id="692">692</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_TPC_5_PD_GAIN_BOUNDARY_1_S" data-ref="_M/AR_PHY_TPC_5_PD_GAIN_BOUNDARY_1_S">AR_PHY_TPC_5_PD_GAIN_BOUNDARY_1_S</dfn>	4</u></td></tr>
<tr><th id="693">693</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_TPC_5_PD_GAIN_BOUNDARY_2_M" data-ref="_M/AR_PHY_TPC_5_PD_GAIN_BOUNDARY_2_M">AR_PHY_TPC_5_PD_GAIN_BOUNDARY_2_M</dfn>	0x0000fc00</u></td></tr>
<tr><th id="694">694</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_TPC_5_PD_GAIN_BOUNDARY_2_S" data-ref="_M/AR_PHY_TPC_5_PD_GAIN_BOUNDARY_2_S">AR_PHY_TPC_5_PD_GAIN_BOUNDARY_2_S</dfn>	10</u></td></tr>
<tr><th id="695">695</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_TPC_5_PD_GAIN_BOUNDARY_3_M" data-ref="_M/AR_PHY_TPC_5_PD_GAIN_BOUNDARY_3_M">AR_PHY_TPC_5_PD_GAIN_BOUNDARY_3_M</dfn>	0x003f0000</u></td></tr>
<tr><th id="696">696</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_TPC_5_PD_GAIN_BOUNDARY_3_S" data-ref="_M/AR_PHY_TPC_5_PD_GAIN_BOUNDARY_3_S">AR_PHY_TPC_5_PD_GAIN_BOUNDARY_3_S</dfn>	16</u></td></tr>
<tr><th id="697">697</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_TPC_5_PD_GAIN_BOUNDARY_4_M" data-ref="_M/AR_PHY_TPC_5_PD_GAIN_BOUNDARY_4_M">AR_PHY_TPC_5_PD_GAIN_BOUNDARY_4_M</dfn>	0x0fc00000</u></td></tr>
<tr><th id="698">698</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_TPC_5_PD_GAIN_BOUNDARY_4_S" data-ref="_M/AR_PHY_TPC_5_PD_GAIN_BOUNDARY_4_S">AR_PHY_TPC_5_PD_GAIN_BOUNDARY_4_S</dfn>	22</u></td></tr>
<tr><th id="699">699</th><td></td></tr>
<tr><th id="700">700</th><td><i>/* Bits for AR_PHY_TPC_6_B(i). */</i></td></tr>
<tr><th id="701">701</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_TPC_6_ERROR_EST_MODE_M" data-ref="_M/AR_PHY_TPC_6_ERROR_EST_MODE_M">AR_PHY_TPC_6_ERROR_EST_MODE_M</dfn>	0x03000000</u></td></tr>
<tr><th id="702">702</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_TPC_6_ERROR_EST_MODE_S" data-ref="_M/AR_PHY_TPC_6_ERROR_EST_MODE_S">AR_PHY_TPC_6_ERROR_EST_MODE_S</dfn>	24</u></td></tr>
<tr><th id="703">703</th><td></td></tr>
<tr><th id="704">704</th><td><i>/* Bits for AR_PHY_TPC_11_B(i). */</i></td></tr>
<tr><th id="705">705</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_TPC_11_OLPC_GAIN_DELTA_M" data-ref="_M/AR_PHY_TPC_11_OLPC_GAIN_DELTA_M">AR_PHY_TPC_11_OLPC_GAIN_DELTA_M</dfn>		0x00ff0000</u></td></tr>
<tr><th id="706">706</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_TPC_11_OLPC_GAIN_DELTA_S" data-ref="_M/AR_PHY_TPC_11_OLPC_GAIN_DELTA_S">AR_PHY_TPC_11_OLPC_GAIN_DELTA_S</dfn>		16</u></td></tr>
<tr><th id="707">707</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_TPC_11_OLPC_GAIN_DELTA_PAL_ON_M" data-ref="_M/AR_PHY_TPC_11_OLPC_GAIN_DELTA_PAL_ON_M">AR_PHY_TPC_11_OLPC_GAIN_DELTA_PAL_ON_M</dfn>	0xff000000</u></td></tr>
<tr><th id="708">708</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_TPC_11_OLPC_GAIN_DELTA_PAL_ON_S" data-ref="_M/AR_PHY_TPC_11_OLPC_GAIN_DELTA_PAL_ON_S">AR_PHY_TPC_11_OLPC_GAIN_DELTA_PAL_ON_S</dfn>	24</u></td></tr>
<tr><th id="709">709</th><td></td></tr>
<tr><th id="710">710</th><td><i>/* Bits for AR_PHY_TPC_12. */</i></td></tr>
<tr><th id="711">711</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_TPC_12_DESIRED_SCALE_HT40_5_M" data-ref="_M/AR_PHY_TPC_12_DESIRED_SCALE_HT40_5_M">AR_PHY_TPC_12_DESIRED_SCALE_HT40_5_M</dfn>	0x3e000000</u></td></tr>
<tr><th id="712">712</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_TPC_12_DESIRED_SCALE_HT40_5_S" data-ref="_M/AR_PHY_TPC_12_DESIRED_SCALE_HT40_5_S">AR_PHY_TPC_12_DESIRED_SCALE_HT40_5_S</dfn>	25</u></td></tr>
<tr><th id="713">713</th><td></td></tr>
<tr><th id="714">714</th><td><i>/* Bits for AR_PHY_TPC_18. */</i></td></tr>
<tr><th id="715">715</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_TPC_18_THERM_CAL_M" data-ref="_M/AR_PHY_TPC_18_THERM_CAL_M">AR_PHY_TPC_18_THERM_CAL_M</dfn>	0x000000ff</u></td></tr>
<tr><th id="716">716</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_TPC_18_THERM_CAL_S" data-ref="_M/AR_PHY_TPC_18_THERM_CAL_S">AR_PHY_TPC_18_THERM_CAL_S</dfn>	0</u></td></tr>
<tr><th id="717">717</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_TPC_18_VOLT_CAL_M" data-ref="_M/AR_PHY_TPC_18_VOLT_CAL_M">AR_PHY_TPC_18_VOLT_CAL_M</dfn>	0x0000ff00</u></td></tr>
<tr><th id="718">718</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_TPC_18_VOLT_CAL_S" data-ref="_M/AR_PHY_TPC_18_VOLT_CAL_S">AR_PHY_TPC_18_VOLT_CAL_S</dfn>	8</u></td></tr>
<tr><th id="719">719</th><td></td></tr>
<tr><th id="720">720</th><td><i>/* Bits for AR_PHY_TPC_19. */</i></td></tr>
<tr><th id="721">721</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_TPC_19_ALPHA_THERM_M" data-ref="_M/AR_PHY_TPC_19_ALPHA_THERM_M">AR_PHY_TPC_19_ALPHA_THERM_M</dfn>	0x000000ff</u></td></tr>
<tr><th id="722">722</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_TPC_19_ALPHA_THERM_S" data-ref="_M/AR_PHY_TPC_19_ALPHA_THERM_S">AR_PHY_TPC_19_ALPHA_THERM_S</dfn>	0</u></td></tr>
<tr><th id="723">723</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_TPC_19_ALPHA_VOLT_M" data-ref="_M/AR_PHY_TPC_19_ALPHA_VOLT_M">AR_PHY_TPC_19_ALPHA_VOLT_M</dfn>	0x001f0000</u></td></tr>
<tr><th id="724">724</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_TPC_19_ALPHA_VOLT_S" data-ref="_M/AR_PHY_TPC_19_ALPHA_VOLT_S">AR_PHY_TPC_19_ALPHA_VOLT_S</dfn>	16</u></td></tr>
<tr><th id="725">725</th><td></td></tr>
<tr><th id="726">726</th><td><i>/* Bits for AR_PHY_BB_THERM_ADC_1. */</i></td></tr>
<tr><th id="727">727</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_BB_THERM_ADC_1_INIT_THERM_M" data-ref="_M/AR_PHY_BB_THERM_ADC_1_INIT_THERM_M">AR_PHY_BB_THERM_ADC_1_INIT_THERM_M</dfn>	0x000000ff</u></td></tr>
<tr><th id="728">728</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_BB_THERM_ADC_1_INIT_THERM_S" data-ref="_M/AR_PHY_BB_THERM_ADC_1_INIT_THERM_S">AR_PHY_BB_THERM_ADC_1_INIT_THERM_S</dfn>	0</u></td></tr>
<tr><th id="729">729</th><td></td></tr>
<tr><th id="730">730</th><td><i>/* Bits for AR_PHY_BB_THERM_ADC_4. */</i></td></tr>
<tr><th id="731">731</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_BB_THERM_ADC_4_LATEST_THERM_M" data-ref="_M/AR_PHY_BB_THERM_ADC_4_LATEST_THERM_M">AR_PHY_BB_THERM_ADC_4_LATEST_THERM_M</dfn>	0x000000ff</u></td></tr>
<tr><th id="732">732</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_BB_THERM_ADC_4_LATEST_THERM_S" data-ref="_M/AR_PHY_BB_THERM_ADC_4_LATEST_THERM_S">AR_PHY_BB_THERM_ADC_4_LATEST_THERM_S</dfn>	0</u></td></tr>
<tr><th id="733">733</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_BB_THERM_ADC_4_LATEST_VOLT_M" data-ref="_M/AR_PHY_BB_THERM_ADC_4_LATEST_VOLT_M">AR_PHY_BB_THERM_ADC_4_LATEST_VOLT_M</dfn>	0x0000ff00</u></td></tr>
<tr><th id="734">734</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_BB_THERM_ADC_4_LATEST_VOLT_S" data-ref="_M/AR_PHY_BB_THERM_ADC_4_LATEST_VOLT_S">AR_PHY_BB_THERM_ADC_4_LATEST_VOLT_S</dfn>	8</u></td></tr>
<tr><th id="735">735</th><td></td></tr>
<tr><th id="736">736</th><td><i>/* Bits for AR_PHY_TX_FORCED_GAIN. */</i></td></tr>
<tr><th id="737">737</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_TX_FORCED_GAIN_FORCE_TX_GAIN" data-ref="_M/AR_PHY_TX_FORCED_GAIN_FORCE_TX_GAIN">AR_PHY_TX_FORCED_GAIN_FORCE_TX_GAIN</dfn>	0x00000001</u></td></tr>
<tr><th id="738">738</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_TX_FORCED_GAIN_TXBB1DBGAIN_M" data-ref="_M/AR_PHY_TX_FORCED_GAIN_TXBB1DBGAIN_M">AR_PHY_TX_FORCED_GAIN_TXBB1DBGAIN_M</dfn>	0x0000000e</u></td></tr>
<tr><th id="739">739</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_TX_FORCED_GAIN_TXBB1DBGAIN_S" data-ref="_M/AR_PHY_TX_FORCED_GAIN_TXBB1DBGAIN_S">AR_PHY_TX_FORCED_GAIN_TXBB1DBGAIN_S</dfn>	1</u></td></tr>
<tr><th id="740">740</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_TX_FORCED_GAIN_TXBB6DBGAIN_M" data-ref="_M/AR_PHY_TX_FORCED_GAIN_TXBB6DBGAIN_M">AR_PHY_TX_FORCED_GAIN_TXBB6DBGAIN_M</dfn>	0x00000030</u></td></tr>
<tr><th id="741">741</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_TX_FORCED_GAIN_TXBB6DBGAIN_S" data-ref="_M/AR_PHY_TX_FORCED_GAIN_TXBB6DBGAIN_S">AR_PHY_TX_FORCED_GAIN_TXBB6DBGAIN_S</dfn>	4</u></td></tr>
<tr><th id="742">742</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_TX_FORCED_GAIN_TXMXRGAIN_M" data-ref="_M/AR_PHY_TX_FORCED_GAIN_TXMXRGAIN_M">AR_PHY_TX_FORCED_GAIN_TXMXRGAIN_M</dfn>	0x000003c0</u></td></tr>
<tr><th id="743">743</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_TX_FORCED_GAIN_TXMXRGAIN_S" data-ref="_M/AR_PHY_TX_FORCED_GAIN_TXMXRGAIN_S">AR_PHY_TX_FORCED_GAIN_TXMXRGAIN_S</dfn>	6</u></td></tr>
<tr><th id="744">744</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_TX_FORCED_GAIN_PADRVGNA_M" data-ref="_M/AR_PHY_TX_FORCED_GAIN_PADRVGNA_M">AR_PHY_TX_FORCED_GAIN_PADRVGNA_M</dfn>	0x00003c00</u></td></tr>
<tr><th id="745">745</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_TX_FORCED_GAIN_PADRVGNA_S" data-ref="_M/AR_PHY_TX_FORCED_GAIN_PADRVGNA_S">AR_PHY_TX_FORCED_GAIN_PADRVGNA_S</dfn>	10</u></td></tr>
<tr><th id="746">746</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_TX_FORCED_GAIN_PADRVGNB_M" data-ref="_M/AR_PHY_TX_FORCED_GAIN_PADRVGNB_M">AR_PHY_TX_FORCED_GAIN_PADRVGNB_M</dfn>	0x0003c000</u></td></tr>
<tr><th id="747">747</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_TX_FORCED_GAIN_PADRVGNB_S" data-ref="_M/AR_PHY_TX_FORCED_GAIN_PADRVGNB_S">AR_PHY_TX_FORCED_GAIN_PADRVGNB_S</dfn>	14</u></td></tr>
<tr><th id="748">748</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_TX_FORCED_GAIN_PADRVGNC_M" data-ref="_M/AR_PHY_TX_FORCED_GAIN_PADRVGNC_M">AR_PHY_TX_FORCED_GAIN_PADRVGNC_M</dfn>	0x003c0000</u></td></tr>
<tr><th id="749">749</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_TX_FORCED_GAIN_PADRVGNC_S" data-ref="_M/AR_PHY_TX_FORCED_GAIN_PADRVGNC_S">AR_PHY_TX_FORCED_GAIN_PADRVGNC_S</dfn>	18</u></td></tr>
<tr><th id="750">750</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_TX_FORCED_GAIN_PADRVGND_M" data-ref="_M/AR_PHY_TX_FORCED_GAIN_PADRVGND_M">AR_PHY_TX_FORCED_GAIN_PADRVGND_M</dfn>	0x00c00000</u></td></tr>
<tr><th id="751">751</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_TX_FORCED_GAIN_PADRVGND_S" data-ref="_M/AR_PHY_TX_FORCED_GAIN_PADRVGND_S">AR_PHY_TX_FORCED_GAIN_PADRVGND_S</dfn>	22</u></td></tr>
<tr><th id="752">752</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_TX_FORCED_GAIN_ENABLE_PAL" data-ref="_M/AR_PHY_TX_FORCED_GAIN_ENABLE_PAL">AR_PHY_TX_FORCED_GAIN_ENABLE_PAL</dfn>	0x01000000</u></td></tr>
<tr><th id="753">753</th><td></td></tr>
<tr><th id="754">754</th><td><i>/* Bits for AR_PHY_TXGAIN_TABLE(i). */</i></td></tr>
<tr><th id="755">755</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_TXGAIN_TXBB1DBGAIN_M" data-ref="_M/AR_PHY_TXGAIN_TXBB1DBGAIN_M">AR_PHY_TXGAIN_TXBB1DBGAIN_M</dfn>	0x00000007</u></td></tr>
<tr><th id="756">756</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_TXGAIN_TXBB1DBGAIN_S" data-ref="_M/AR_PHY_TXGAIN_TXBB1DBGAIN_S">AR_PHY_TXGAIN_TXBB1DBGAIN_S</dfn>	0</u></td></tr>
<tr><th id="757">757</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_TXGAIN_TXBB6DBGAIN_M" data-ref="_M/AR_PHY_TXGAIN_TXBB6DBGAIN_M">AR_PHY_TXGAIN_TXBB6DBGAIN_M</dfn>	0x00000018</u></td></tr>
<tr><th id="758">758</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_TXGAIN_TXBB6DBGAIN_S" data-ref="_M/AR_PHY_TXGAIN_TXBB6DBGAIN_S">AR_PHY_TXGAIN_TXBB6DBGAIN_S</dfn>	3</u></td></tr>
<tr><th id="759">759</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_TXGAIN_TXMXRGAIN_M" data-ref="_M/AR_PHY_TXGAIN_TXMXRGAIN_M">AR_PHY_TXGAIN_TXMXRGAIN_M</dfn>	0x000001e0</u></td></tr>
<tr><th id="760">760</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_TXGAIN_TXMXRGAIN_S" data-ref="_M/AR_PHY_TXGAIN_TXMXRGAIN_S">AR_PHY_TXGAIN_TXMXRGAIN_S</dfn>	5</u></td></tr>
<tr><th id="761">761</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_TXGAIN_PADRVGNA_M" data-ref="_M/AR_PHY_TXGAIN_PADRVGNA_M">AR_PHY_TXGAIN_PADRVGNA_M</dfn>	0x00001e00</u></td></tr>
<tr><th id="762">762</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_TXGAIN_PADRVGNA_S" data-ref="_M/AR_PHY_TXGAIN_PADRVGNA_S">AR_PHY_TXGAIN_PADRVGNA_S</dfn>	9</u></td></tr>
<tr><th id="763">763</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_TXGAIN_PADRVGNB_M" data-ref="_M/AR_PHY_TXGAIN_PADRVGNB_M">AR_PHY_TXGAIN_PADRVGNB_M</dfn>	0x0001e000</u></td></tr>
<tr><th id="764">764</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_TXGAIN_PADRVGNB_S" data-ref="_M/AR_PHY_TXGAIN_PADRVGNB_S">AR_PHY_TXGAIN_PADRVGNB_S</dfn>	13</u></td></tr>
<tr><th id="765">765</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_TXGAIN_PADRVGNC_M" data-ref="_M/AR_PHY_TXGAIN_PADRVGNC_M">AR_PHY_TXGAIN_PADRVGNC_M</dfn>	0x001e0000</u></td></tr>
<tr><th id="766">766</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_TXGAIN_PADRVGNC_S" data-ref="_M/AR_PHY_TXGAIN_PADRVGNC_S">AR_PHY_TXGAIN_PADRVGNC_S</dfn>	17</u></td></tr>
<tr><th id="767">767</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_TXGAIN_PADRVGND_M" data-ref="_M/AR_PHY_TXGAIN_PADRVGND_M">AR_PHY_TXGAIN_PADRVGND_M</dfn>	0x00600000</u></td></tr>
<tr><th id="768">768</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_TXGAIN_PADRVGND_S" data-ref="_M/AR_PHY_TXGAIN_PADRVGND_S">AR_PHY_TXGAIN_PADRVGND_S</dfn>	21</u></td></tr>
<tr><th id="769">769</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_TXGAIN_INDEX_M" data-ref="_M/AR_PHY_TXGAIN_INDEX_M">AR_PHY_TXGAIN_INDEX_M</dfn>		0xff000000</u></td></tr>
<tr><th id="770">770</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_TXGAIN_INDEX_S" data-ref="_M/AR_PHY_TXGAIN_INDEX_S">AR_PHY_TXGAIN_INDEX_S</dfn>		24</u></td></tr>
<tr><th id="771">771</th><td></td></tr>
<tr><th id="772">772</th><td><i>/* Bits for AR_PHY_TX_IQCAL_CONTROL_1. */</i></td></tr>
<tr><th id="773">773</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_TX_IQCAQL_CONTROL_1_IQCORR_I_Q_COFF_DELPT_M" data-ref="_M/AR_PHY_TX_IQCAQL_CONTROL_1_IQCORR_I_Q_COFF_DELPT_M">AR_PHY_TX_IQCAQL_CONTROL_1_IQCORR_I_Q_COFF_DELPT_M</dfn>	0x01fc0000</u></td></tr>
<tr><th id="774">774</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_TX_IQCAQL_CONTROL_1_IQCORR_I_Q_COFF_DELPT_S" data-ref="_M/AR_PHY_TX_IQCAQL_CONTROL_1_IQCORR_I_Q_COFF_DELPT_S">AR_PHY_TX_IQCAQL_CONTROL_1_IQCORR_I_Q_COFF_DELPT_S</dfn>	18</u></td></tr>
<tr><th id="775">775</th><td></td></tr>
<tr><th id="776">776</th><td><i>/* Bits for AR_PHY_TX_IQCAL_START. */</i></td></tr>
<tr><th id="777">777</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_TX_IQCAL_START_DO_CAL" data-ref="_M/AR_PHY_TX_IQCAL_START_DO_CAL">AR_PHY_TX_IQCAL_START_DO_CAL</dfn>	0x00000001</u></td></tr>
<tr><th id="778">778</th><td></td></tr>
<tr><th id="779">779</th><td><i>/* Bits for AR_PHY_TX_IQCAL_CORR_COEFF_01_B(i). */</i></td></tr>
<tr><th id="780">780</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_TX_IQCAL_CORR_COEFF_01_COEFF_TABLE_M" data-ref="_M/AR_PHY_TX_IQCAL_CORR_COEFF_01_COEFF_TABLE_M">AR_PHY_TX_IQCAL_CORR_COEFF_01_COEFF_TABLE_M</dfn>	0x00003fff</u></td></tr>
<tr><th id="781">781</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_TX_IQCAL_CORR_COEFF_01_COEFF_TABLE_S" data-ref="_M/AR_PHY_TX_IQCAL_CORR_COEFF_01_COEFF_TABLE_S">AR_PHY_TX_IQCAL_CORR_COEFF_01_COEFF_TABLE_S</dfn>	0</u></td></tr>
<tr><th id="782">782</th><td></td></tr>
<tr><th id="783">783</th><td><i>/* Bits for AR_PHY_TX_IQCAL_STATUS_B(i). */</i></td></tr>
<tr><th id="784">784</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_TX_IQCAL_STATUS_FAILED" data-ref="_M/AR_PHY_TX_IQCAL_STATUS_FAILED">AR_PHY_TX_IQCAL_STATUS_FAILED</dfn>	0x00000001</u></td></tr>
<tr><th id="785">785</th><td></td></tr>
<tr><th id="786">786</th><td><i>/* Bits for AR_PHY_PAPRD_TRAINER_CNTL1. */</i></td></tr>
<tr><th id="787">787</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_PAPRD_TRAINER_CNTL1_TRAIN_ENABLE" data-ref="_M/AR_PHY_PAPRD_TRAINER_CNTL1_TRAIN_ENABLE">AR_PHY_PAPRD_TRAINER_CNTL1_TRAIN_ENABLE</dfn>		0x00000001</u></td></tr>
<tr><th id="788">788</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_PAPRD_TRAINER_CNTL1_AGC2_SETTLING_M" data-ref="_M/AR_PHY_PAPRD_TRAINER_CNTL1_AGC2_SETTLING_M">AR_PHY_PAPRD_TRAINER_CNTL1_AGC2_SETTLING_M</dfn>	0x0000007e</u></td></tr>
<tr><th id="789">789</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_PAPRD_TRAINER_CNTL1_AGC2_SETTLING_S" data-ref="_M/AR_PHY_PAPRD_TRAINER_CNTL1_AGC2_SETTLING_S">AR_PHY_PAPRD_TRAINER_CNTL1_AGC2_SETTLING_S</dfn>	1</u></td></tr>
<tr><th id="790">790</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_PAPRD_TRAINER_CNTL1_IQCORR_ENABLE" data-ref="_M/AR_PHY_PAPRD_TRAINER_CNTL1_IQCORR_ENABLE">AR_PHY_PAPRD_TRAINER_CNTL1_IQCORR_ENABLE</dfn>	0x00000100</u></td></tr>
<tr><th id="791">791</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_PAPRD_TRAINER_CNTL1_RX_BB_GAIN_FORCE" data-ref="_M/AR_PHY_PAPRD_TRAINER_CNTL1_RX_BB_GAIN_FORCE">AR_PHY_PAPRD_TRAINER_CNTL1_RX_BB_GAIN_FORCE</dfn>	0x00000200</u></td></tr>
<tr><th id="792">792</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_PAPRD_TRAINER_CNTL1_TX_GAIN_FORCE" data-ref="_M/AR_PHY_PAPRD_TRAINER_CNTL1_TX_GAIN_FORCE">AR_PHY_PAPRD_TRAINER_CNTL1_TX_GAIN_FORCE</dfn>	0x00000400</u></td></tr>
<tr><th id="793">793</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_PAPRD_TRAINER_CNTL1_LB_ENABLE" data-ref="_M/AR_PHY_PAPRD_TRAINER_CNTL1_LB_ENABLE">AR_PHY_PAPRD_TRAINER_CNTL1_LB_ENABLE</dfn>		0x00000800</u></td></tr>
<tr><th id="794">794</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_PAPRD_TRAINER_CNTL1_LB_SKIP_M" data-ref="_M/AR_PHY_PAPRD_TRAINER_CNTL1_LB_SKIP_M">AR_PHY_PAPRD_TRAINER_CNTL1_LB_SKIP_M</dfn>		0x0003f000</u></td></tr>
<tr><th id="795">795</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_PAPRD_TRAINER_CNTL1_LB_SKIP_S" data-ref="_M/AR_PHY_PAPRD_TRAINER_CNTL1_LB_SKIP_S">AR_PHY_PAPRD_TRAINER_CNTL1_LB_SKIP_S</dfn>		12</u></td></tr>
<tr><th id="796">796</th><td></td></tr>
<tr><th id="797">797</th><td><i>/* Bits for AR_PHY_PAPRD_TRAINER_CNTL3. */</i></td></tr>
<tr><th id="798">798</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_PAPRD_TRAINER_CNTL3_ADC_DESIRED_SIZE_M" data-ref="_M/AR_PHY_PAPRD_TRAINER_CNTL3_ADC_DESIRED_SIZE_M">AR_PHY_PAPRD_TRAINER_CNTL3_ADC_DESIRED_SIZE_M</dfn>	0x0000003f</u></td></tr>
<tr><th id="799">799</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_PAPRD_TRAINER_CNTL3_ADC_DESIRED_SIZE_S" data-ref="_M/AR_PHY_PAPRD_TRAINER_CNTL3_ADC_DESIRED_SIZE_S">AR_PHY_PAPRD_TRAINER_CNTL3_ADC_DESIRED_SIZE_S</dfn>	0</u></td></tr>
<tr><th id="800">800</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_PAPRD_TRAINER_CNTL3_QUICK_DROP_M" data-ref="_M/AR_PHY_PAPRD_TRAINER_CNTL3_QUICK_DROP_M">AR_PHY_PAPRD_TRAINER_CNTL3_QUICK_DROP_M</dfn>		0x00000fc0</u></td></tr>
<tr><th id="801">801</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_PAPRD_TRAINER_CNTL3_QUICK_DROP_S" data-ref="_M/AR_PHY_PAPRD_TRAINER_CNTL3_QUICK_DROP_S">AR_PHY_PAPRD_TRAINER_CNTL3_QUICK_DROP_S</dfn>		6</u></td></tr>
<tr><th id="802">802</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_PAPRD_TRAINER_CNTL3_MIN_LOOPBACK_DEL_M" data-ref="_M/AR_PHY_PAPRD_TRAINER_CNTL3_MIN_LOOPBACK_DEL_M">AR_PHY_PAPRD_TRAINER_CNTL3_MIN_LOOPBACK_DEL_M</dfn>	0x0001f000</u></td></tr>
<tr><th id="803">803</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_PAPRD_TRAINER_CNTL3_MIN_LOOPBACK_DEL_S" data-ref="_M/AR_PHY_PAPRD_TRAINER_CNTL3_MIN_LOOPBACK_DEL_S">AR_PHY_PAPRD_TRAINER_CNTL3_MIN_LOOPBACK_DEL_S</dfn>	12</u></td></tr>
<tr><th id="804">804</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_PAPRD_TRAINER_CNTL3_NUM_CORR_STAGES_M" data-ref="_M/AR_PHY_PAPRD_TRAINER_CNTL3_NUM_CORR_STAGES_M">AR_PHY_PAPRD_TRAINER_CNTL3_NUM_CORR_STAGES_M</dfn>	0x000e0000</u></td></tr>
<tr><th id="805">805</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_PAPRD_TRAINER_CNTL3_NUM_CORR_STAGES_S" data-ref="_M/AR_PHY_PAPRD_TRAINER_CNTL3_NUM_CORR_STAGES_S">AR_PHY_PAPRD_TRAINER_CNTL3_NUM_CORR_STAGES_S</dfn>	17</u></td></tr>
<tr><th id="806">806</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_PAPRD_TRAINER_CNTL3_COARSE_CORR_LEN_M" data-ref="_M/AR_PHY_PAPRD_TRAINER_CNTL3_COARSE_CORR_LEN_M">AR_PHY_PAPRD_TRAINER_CNTL3_COARSE_CORR_LEN_M</dfn>	0x00f00000</u></td></tr>
<tr><th id="807">807</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_PAPRD_TRAINER_CNTL3_COARSE_CORR_LEN_S" data-ref="_M/AR_PHY_PAPRD_TRAINER_CNTL3_COARSE_CORR_LEN_S">AR_PHY_PAPRD_TRAINER_CNTL3_COARSE_CORR_LEN_S</dfn>	20</u></td></tr>
<tr><th id="808">808</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_PAPRD_TRAINER_CNTL3_FINE_CORR_LEN_M" data-ref="_M/AR_PHY_PAPRD_TRAINER_CNTL3_FINE_CORR_LEN_M">AR_PHY_PAPRD_TRAINER_CNTL3_FINE_CORR_LEN_M</dfn>	0x0f000000</u></td></tr>
<tr><th id="809">809</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_PAPRD_TRAINER_CNTL3_FINE_CORR_LEN_S" data-ref="_M/AR_PHY_PAPRD_TRAINER_CNTL3_FINE_CORR_LEN_S">AR_PHY_PAPRD_TRAINER_CNTL3_FINE_CORR_LEN_S</dfn>	24</u></td></tr>
<tr><th id="810">810</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_PAPRD_TRAINER_CNTL3_BBTXMIX_DISABLE" data-ref="_M/AR_PHY_PAPRD_TRAINER_CNTL3_BBTXMIX_DISABLE">AR_PHY_PAPRD_TRAINER_CNTL3_BBTXMIX_DISABLE</dfn>	0x20000000</u></td></tr>
<tr><th id="811">811</th><td></td></tr>
<tr><th id="812">812</th><td><i>/* Bits for AR_PHY_PAPRD_TRAINER_CNTL4. */</i></td></tr>
<tr><th id="813">813</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_PAPRD_TRAINER_CNTL4_MIN_CORR_M" data-ref="_M/AR_PHY_PAPRD_TRAINER_CNTL4_MIN_CORR_M">AR_PHY_PAPRD_TRAINER_CNTL4_MIN_CORR_M</dfn>		0x00000fff</u></td></tr>
<tr><th id="814">814</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_PAPRD_TRAINER_CNTL4_MIN_CORR_S" data-ref="_M/AR_PHY_PAPRD_TRAINER_CNTL4_MIN_CORR_S">AR_PHY_PAPRD_TRAINER_CNTL4_MIN_CORR_S</dfn>		0</u></td></tr>
<tr><th id="815">815</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_PAPRD_TRAINER_CNTL4_SAFETY_DELTA_M" data-ref="_M/AR_PHY_PAPRD_TRAINER_CNTL4_SAFETY_DELTA_M">AR_PHY_PAPRD_TRAINER_CNTL4_SAFETY_DELTA_M</dfn>	0x0000f000</u></td></tr>
<tr><th id="816">816</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_PAPRD_TRAINER_CNTL4_SAFETY_DELTA_S" data-ref="_M/AR_PHY_PAPRD_TRAINER_CNTL4_SAFETY_DELTA_S">AR_PHY_PAPRD_TRAINER_CNTL4_SAFETY_DELTA_S</dfn>	12</u></td></tr>
<tr><th id="817">817</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_PAPRD_TRAINER_CNTL4_NUM_TRAIN_SAMPLES_M" data-ref="_M/AR_PHY_PAPRD_TRAINER_CNTL4_NUM_TRAIN_SAMPLES_M">AR_PHY_PAPRD_TRAINER_CNTL4_NUM_TRAIN_SAMPLES_M</dfn>	0x03ff0000</u></td></tr>
<tr><th id="818">818</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_PAPRD_TRAINER_CNTL4_NUM_TRAIN_SAMPLES_S" data-ref="_M/AR_PHY_PAPRD_TRAINER_CNTL4_NUM_TRAIN_SAMPLES_S">AR_PHY_PAPRD_TRAINER_CNTL4_NUM_TRAIN_SAMPLES_S</dfn>	16</u></td></tr>
<tr><th id="819">819</th><td></td></tr>
<tr><th id="820">820</th><td><i>/* Bits for AR_PHY_PAPRD_TRAINER_STAT1. */</i></td></tr>
<tr><th id="821">821</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_PAPRD_TRAINER_STAT1_TRAIN_DONE" data-ref="_M/AR_PHY_PAPRD_TRAINER_STAT1_TRAIN_DONE">AR_PHY_PAPRD_TRAINER_STAT1_TRAIN_DONE</dfn>		0x00000001</u></td></tr>
<tr><th id="822">822</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_PAPRD_TRAINER_STAT1_TRAIN_INCOMPLETE" data-ref="_M/AR_PHY_PAPRD_TRAINER_STAT1_TRAIN_INCOMPLETE">AR_PHY_PAPRD_TRAINER_STAT1_TRAIN_INCOMPLETE</dfn>	0x00000002</u></td></tr>
<tr><th id="823">823</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_PAPRD_TRAINER_STAT1_CORR_ERR" data-ref="_M/AR_PHY_PAPRD_TRAINER_STAT1_CORR_ERR">AR_PHY_PAPRD_TRAINER_STAT1_CORR_ERR</dfn>		0x00000004</u></td></tr>
<tr><th id="824">824</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_PAPRD_TRAINER_STAT1_TRAIN_ACTIVE" data-ref="_M/AR_PHY_PAPRD_TRAINER_STAT1_TRAIN_ACTIVE">AR_PHY_PAPRD_TRAINER_STAT1_TRAIN_ACTIVE</dfn>		0x00000008</u></td></tr>
<tr><th id="825">825</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_PAPRD_TRAINER_STAT1_RX_GAIN_IDX_M" data-ref="_M/AR_PHY_PAPRD_TRAINER_STAT1_RX_GAIN_IDX_M">AR_PHY_PAPRD_TRAINER_STAT1_RX_GAIN_IDX_M</dfn>	0x000001f0</u></td></tr>
<tr><th id="826">826</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_PAPRD_TRAINER_STAT1_RX_GAIN_IDX_S" data-ref="_M/AR_PHY_PAPRD_TRAINER_STAT1_RX_GAIN_IDX_S">AR_PHY_PAPRD_TRAINER_STAT1_RX_GAIN_IDX_S</dfn>	4</u></td></tr>
<tr><th id="827">827</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_PAPRD_TRAINER_STAT1_AGC2_PWR_M" data-ref="_M/AR_PHY_PAPRD_TRAINER_STAT1_AGC2_PWR_M">AR_PHY_PAPRD_TRAINER_STAT1_AGC2_PWR_M</dfn>		0x0001fe00</u></td></tr>
<tr><th id="828">828</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_PAPRD_TRAINER_STAT1_AGC2_PWR_S" data-ref="_M/AR_PHY_PAPRD_TRAINER_STAT1_AGC2_PWR_S">AR_PHY_PAPRD_TRAINER_STAT1_AGC2_PWR_S</dfn>		9</u></td></tr>
<tr><th id="829">829</th><td></td></tr>
<tr><th id="830">830</th><td><i>/* Bits for AR_PHY_PAPRD_TRAINER_STAT2. */</i></td></tr>
<tr><th id="831">831</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_PAPRD_TRAINER_STAT2_FINE_VAL_M" data-ref="_M/AR_PHY_PAPRD_TRAINER_STAT2_FINE_VAL_M">AR_PHY_PAPRD_TRAINER_STAT2_FINE_VAL_M</dfn>	0x0000ffff</u></td></tr>
<tr><th id="832">832</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_PAPRD_TRAINER_STAT2_FINE_VAL_S" data-ref="_M/AR_PHY_PAPRD_TRAINER_STAT2_FINE_VAL_S">AR_PHY_PAPRD_TRAINER_STAT2_FINE_VAL_S</dfn>	0</u></td></tr>
<tr><th id="833">833</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_PAPRD_TRAINER_STAT2_COARSE_IDX_M" data-ref="_M/AR_PHY_PAPRD_TRAINER_STAT2_COARSE_IDX_M">AR_PHY_PAPRD_TRAINER_STAT2_COARSE_IDX_M</dfn>	0x001f0000</u></td></tr>
<tr><th id="834">834</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_PAPRD_TRAINER_STAT2_COARSE_IDX_S" data-ref="_M/AR_PHY_PAPRD_TRAINER_STAT2_COARSE_IDX_S">AR_PHY_PAPRD_TRAINER_STAT2_COARSE_IDX_S</dfn>	16</u></td></tr>
<tr><th id="835">835</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_PAPRD_TRAINER_STAT2_FINE_IDX_M" data-ref="_M/AR_PHY_PAPRD_TRAINER_STAT2_FINE_IDX_M">AR_PHY_PAPRD_TRAINER_STAT2_FINE_IDX_M</dfn>	0x00600000</u></td></tr>
<tr><th id="836">836</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_PAPRD_TRAINER_STAT2_FINE_IDX_S" data-ref="_M/AR_PHY_PAPRD_TRAINER_STAT2_FINE_IDX_S">AR_PHY_PAPRD_TRAINER_STAT2_FINE_IDX_S</dfn>	21</u></td></tr>
<tr><th id="837">837</th><td></td></tr>
<tr><th id="838">838</th><td><i>/* Bits for AR_PHY_PAPRD_TRAINER_STAT3. */</i></td></tr>
<tr><th id="839">839</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_PAPRD_TRAINER_STAT3_TRAIN_SAMPLES_CNT_M" data-ref="_M/AR_PHY_PAPRD_TRAINER_STAT3_TRAIN_SAMPLES_CNT_M">AR_PHY_PAPRD_TRAINER_STAT3_TRAIN_SAMPLES_CNT_M</dfn>	0x000fffff</u></td></tr>
<tr><th id="840">840</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_PAPRD_TRAINER_STAT3_TRAIN_SAMPLES_CNT_S" data-ref="_M/AR_PHY_PAPRD_TRAINER_STAT3_TRAIN_SAMPLES_CNT_S">AR_PHY_PAPRD_TRAINER_STAT3_TRAIN_SAMPLES_CNT_S</dfn>	0</u></td></tr>
<tr><th id="841">841</th><td></td></tr>
<tr><th id="842">842</th><td><i>/* Bits for AR_PHY_65NM_CH0_SYNTH4. */</i></td></tr>
<tr><th id="843">843</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_SYNTH4_LONG_SHIFT_SELECT" data-ref="_M/AR_PHY_SYNTH4_LONG_SHIFT_SELECT">AR_PHY_SYNTH4_LONG_SHIFT_SELECT</dfn>	0x00000002</u></td></tr>
<tr><th id="844">844</th><td></td></tr>
<tr><th id="845">845</th><td><i>/* Bits for AR_PHY_65NM_CH0_SYNTH7. */</i></td></tr>
<tr><th id="846">846</th><td><u>#define <dfn class="macro" id="_M/AR9380_FRACMODE" data-ref="_M/AR9380_FRACMODE">AR9380_FRACMODE</dfn>		0x40000000</u></td></tr>
<tr><th id="847">847</th><td><u>#define <dfn class="macro" id="_M/AR9380_LOAD_SYNTH" data-ref="_M/AR9380_LOAD_SYNTH">AR9380_LOAD_SYNTH</dfn>	0x80000000</u></td></tr>
<tr><th id="848">848</th><td></td></tr>
<tr><th id="849">849</th><td><i>/* Bits for AR_PHY_65NM_CH0_BIAS1. */</i></td></tr>
<tr><th id="850">850</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_65NM_CH0_BIAS1_0_M" data-ref="_M/AR_PHY_65NM_CH0_BIAS1_0_M">AR_PHY_65NM_CH0_BIAS1_0_M</dfn>	0x000001c0</u></td></tr>
<tr><th id="851">851</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_65NM_CH0_BIAS1_0_S" data-ref="_M/AR_PHY_65NM_CH0_BIAS1_0_S">AR_PHY_65NM_CH0_BIAS1_0_S</dfn>	6</u></td></tr>
<tr><th id="852">852</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_65NM_CH0_BIAS1_1_M" data-ref="_M/AR_PHY_65NM_CH0_BIAS1_1_M">AR_PHY_65NM_CH0_BIAS1_1_M</dfn>	0x00000e00</u></td></tr>
<tr><th id="853">853</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_65NM_CH0_BIAS1_1_S" data-ref="_M/AR_PHY_65NM_CH0_BIAS1_1_S">AR_PHY_65NM_CH0_BIAS1_1_S</dfn>	9</u></td></tr>
<tr><th id="854">854</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_65NM_CH0_BIAS1_2_M" data-ref="_M/AR_PHY_65NM_CH0_BIAS1_2_M">AR_PHY_65NM_CH0_BIAS1_2_M</dfn>	0x00007000</u></td></tr>
<tr><th id="855">855</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_65NM_CH0_BIAS1_2_S" data-ref="_M/AR_PHY_65NM_CH0_BIAS1_2_S">AR_PHY_65NM_CH0_BIAS1_2_S</dfn>	12</u></td></tr>
<tr><th id="856">856</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_65NM_CH0_BIAS1_3_M" data-ref="_M/AR_PHY_65NM_CH0_BIAS1_3_M">AR_PHY_65NM_CH0_BIAS1_3_M</dfn>	0x00038000</u></td></tr>
<tr><th id="857">857</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_65NM_CH0_BIAS1_3_S" data-ref="_M/AR_PHY_65NM_CH0_BIAS1_3_S">AR_PHY_65NM_CH0_BIAS1_3_S</dfn>	15</u></td></tr>
<tr><th id="858">858</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_65NM_CH0_BIAS1_4_M" data-ref="_M/AR_PHY_65NM_CH0_BIAS1_4_M">AR_PHY_65NM_CH0_BIAS1_4_M</dfn>	0x001c0000</u></td></tr>
<tr><th id="859">859</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_65NM_CH0_BIAS1_4_S" data-ref="_M/AR_PHY_65NM_CH0_BIAS1_4_S">AR_PHY_65NM_CH0_BIAS1_4_S</dfn>	18</u></td></tr>
<tr><th id="860">860</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_65NM_CH0_BIAS1_5_M" data-ref="_M/AR_PHY_65NM_CH0_BIAS1_5_M">AR_PHY_65NM_CH0_BIAS1_5_M</dfn>	0x00e00000</u></td></tr>
<tr><th id="861">861</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_65NM_CH0_BIAS1_5_S" data-ref="_M/AR_PHY_65NM_CH0_BIAS1_5_S">AR_PHY_65NM_CH0_BIAS1_5_S</dfn>	21</u></td></tr>
<tr><th id="862">862</th><td></td></tr>
<tr><th id="863">863</th><td><i>/* Bits for AR_PHY_65NM_CH0_BIAS2. */</i></td></tr>
<tr><th id="864">864</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_65NM_CH0_BIAS2_0_M" data-ref="_M/AR_PHY_65NM_CH0_BIAS2_0_M">AR_PHY_65NM_CH0_BIAS2_0_M</dfn>	0x000000e0</u></td></tr>
<tr><th id="865">865</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_65NM_CH0_BIAS2_0_S" data-ref="_M/AR_PHY_65NM_CH0_BIAS2_0_S">AR_PHY_65NM_CH0_BIAS2_0_S</dfn>	5</u></td></tr>
<tr><th id="866">866</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_65NM_CH0_BIAS2_1_M" data-ref="_M/AR_PHY_65NM_CH0_BIAS2_1_M">AR_PHY_65NM_CH0_BIAS2_1_M</dfn>	0x00000700</u></td></tr>
<tr><th id="867">867</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_65NM_CH0_BIAS2_1_S" data-ref="_M/AR_PHY_65NM_CH0_BIAS2_1_S">AR_PHY_65NM_CH0_BIAS2_1_S</dfn>	8</u></td></tr>
<tr><th id="868">868</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_65NM_CH0_BIAS2_2_M" data-ref="_M/AR_PHY_65NM_CH0_BIAS2_2_M">AR_PHY_65NM_CH0_BIAS2_2_M</dfn>	0x00003800</u></td></tr>
<tr><th id="869">869</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_65NM_CH0_BIAS2_2_S" data-ref="_M/AR_PHY_65NM_CH0_BIAS2_2_S">AR_PHY_65NM_CH0_BIAS2_2_S</dfn>	11</u></td></tr>
<tr><th id="870">870</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_65NM_CH0_BIAS2_3_M" data-ref="_M/AR_PHY_65NM_CH0_BIAS2_3_M">AR_PHY_65NM_CH0_BIAS2_3_M</dfn>	0x0001c000</u></td></tr>
<tr><th id="871">871</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_65NM_CH0_BIAS2_3_S" data-ref="_M/AR_PHY_65NM_CH0_BIAS2_3_S">AR_PHY_65NM_CH0_BIAS2_3_S</dfn>	14</u></td></tr>
<tr><th id="872">872</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_65NM_CH0_BIAS2_4_M" data-ref="_M/AR_PHY_65NM_CH0_BIAS2_4_M">AR_PHY_65NM_CH0_BIAS2_4_M</dfn>	0x000e0000</u></td></tr>
<tr><th id="873">873</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_65NM_CH0_BIAS2_4_S" data-ref="_M/AR_PHY_65NM_CH0_BIAS2_4_S">AR_PHY_65NM_CH0_BIAS2_4_S</dfn>	17</u></td></tr>
<tr><th id="874">874</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_65NM_CH0_BIAS2_5_M" data-ref="_M/AR_PHY_65NM_CH0_BIAS2_5_M">AR_PHY_65NM_CH0_BIAS2_5_M</dfn>	0x00700000</u></td></tr>
<tr><th id="875">875</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_65NM_CH0_BIAS2_5_S" data-ref="_M/AR_PHY_65NM_CH0_BIAS2_5_S">AR_PHY_65NM_CH0_BIAS2_5_S</dfn>	20</u></td></tr>
<tr><th id="876">876</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_65NM_CH0_BIAS2_6_M" data-ref="_M/AR_PHY_65NM_CH0_BIAS2_6_M">AR_PHY_65NM_CH0_BIAS2_6_M</dfn>	0x03800000</u></td></tr>
<tr><th id="877">877</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_65NM_CH0_BIAS2_6_S" data-ref="_M/AR_PHY_65NM_CH0_BIAS2_6_S">AR_PHY_65NM_CH0_BIAS2_6_S</dfn>	23</u></td></tr>
<tr><th id="878">878</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_65NM_CH0_BIAS2_7_M" data-ref="_M/AR_PHY_65NM_CH0_BIAS2_7_M">AR_PHY_65NM_CH0_BIAS2_7_M</dfn>	0x1c000000</u></td></tr>
<tr><th id="879">879</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_65NM_CH0_BIAS2_7_S" data-ref="_M/AR_PHY_65NM_CH0_BIAS2_7_S">AR_PHY_65NM_CH0_BIAS2_7_S</dfn>	26</u></td></tr>
<tr><th id="880">880</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_65NM_CH0_BIAS2_8_M" data-ref="_M/AR_PHY_65NM_CH0_BIAS2_8_M">AR_PHY_65NM_CH0_BIAS2_8_M</dfn>	0xe0000000</u></td></tr>
<tr><th id="881">881</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_65NM_CH0_BIAS2_8_S" data-ref="_M/AR_PHY_65NM_CH0_BIAS2_8_S">AR_PHY_65NM_CH0_BIAS2_8_S</dfn>	29</u></td></tr>
<tr><th id="882">882</th><td></td></tr>
<tr><th id="883">883</th><td><i>/* Bits for AR_PHY_65NM_CH0_BIAS4. */</i></td></tr>
<tr><th id="884">884</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_65NM_CH0_BIAS4_0_M" data-ref="_M/AR_PHY_65NM_CH0_BIAS4_0_M">AR_PHY_65NM_CH0_BIAS4_0_M</dfn>	0x03800000</u></td></tr>
<tr><th id="885">885</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_65NM_CH0_BIAS4_0_S" data-ref="_M/AR_PHY_65NM_CH0_BIAS4_0_S">AR_PHY_65NM_CH0_BIAS4_0_S</dfn>	23</u></td></tr>
<tr><th id="886">886</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_65NM_CH0_BIAS4_1_M" data-ref="_M/AR_PHY_65NM_CH0_BIAS4_1_M">AR_PHY_65NM_CH0_BIAS4_1_M</dfn>	0x1c000000</u></td></tr>
<tr><th id="887">887</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_65NM_CH0_BIAS4_1_S" data-ref="_M/AR_PHY_65NM_CH0_BIAS4_1_S">AR_PHY_65NM_CH0_BIAS4_1_S</dfn>	26</u></td></tr>
<tr><th id="888">888</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_65NM_CH0_BIAS4_2_M" data-ref="_M/AR_PHY_65NM_CH0_BIAS4_2_M">AR_PHY_65NM_CH0_BIAS4_2_M</dfn>	0xe0000000</u></td></tr>
<tr><th id="889">889</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_65NM_CH0_BIAS4_2_S" data-ref="_M/AR_PHY_65NM_CH0_BIAS4_2_S">AR_PHY_65NM_CH0_BIAS4_2_S</dfn>	29</u></td></tr>
<tr><th id="890">890</th><td></td></tr>
<tr><th id="891">891</th><td><i>/* Bits for AR_PHY_65NM_CH0_RXTX4. */</i></td></tr>
<tr><th id="892">892</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_65NM_CH0_RXTX4_THERM_ON" data-ref="_M/AR_PHY_65NM_CH0_RXTX4_THERM_ON">AR_PHY_65NM_CH0_RXTX4_THERM_ON</dfn>  0x10000000</u></td></tr>
<tr><th id="893">893</th><td></td></tr>
<tr><th id="894">894</th><td><i>/* Bits for AR9485_PHY_65NM_CH0_TOP2. */</i></td></tr>
<tr><th id="895">895</th><td><u>#define <dfn class="macro" id="_M/AR9485_PHY_65NM_CH0_TOP2_XPABIASLVL_M" data-ref="_M/AR9485_PHY_65NM_CH0_TOP2_XPABIASLVL_M">AR9485_PHY_65NM_CH0_TOP2_XPABIASLVL_M</dfn>	0x0000f000</u></td></tr>
<tr><th id="896">896</th><td><u>#define <dfn class="macro" id="_M/AR9485_PHY_65NM_CH0_TOP2_XPABIASLVL_S" data-ref="_M/AR9485_PHY_65NM_CH0_TOP2_XPABIASLVL_S">AR9485_PHY_65NM_CH0_TOP2_XPABIASLVL_S</dfn>	12</u></td></tr>
<tr><th id="897">897</th><td></td></tr>
<tr><th id="898">898</th><td><i>/* Bits for AR_PHY_65NM_CH0_TOP. */</i></td></tr>
<tr><th id="899">899</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_65NM_CH0_TOP_XPABIASLVL_M" data-ref="_M/AR_PHY_65NM_CH0_TOP_XPABIASLVL_M">AR_PHY_65NM_CH0_TOP_XPABIASLVL_M</dfn>	0x00000300</u></td></tr>
<tr><th id="900">900</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_65NM_CH0_TOP_XPABIASLVL_S" data-ref="_M/AR_PHY_65NM_CH0_TOP_XPABIASLVL_S">AR_PHY_65NM_CH0_TOP_XPABIASLVL_S</dfn>	8</u></td></tr>
<tr><th id="901">901</th><td></td></tr>
<tr><th id="902">902</th><td><i>/* Bits for AR_PHY_65NM_CH0_THERM. */</i></td></tr>
<tr><th id="903">903</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_65NM_CH0_THERM_XPABIASLVL_MSB_M" data-ref="_M/AR_PHY_65NM_CH0_THERM_XPABIASLVL_MSB_M">AR_PHY_65NM_CH0_THERM_XPABIASLVL_MSB_M</dfn>	0x00000003</u></td></tr>
<tr><th id="904">904</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_65NM_CH0_THERM_XPABIASLVL_MSB_S" data-ref="_M/AR_PHY_65NM_CH0_THERM_XPABIASLVL_MSB_S">AR_PHY_65NM_CH0_THERM_XPABIASLVL_MSB_S</dfn>	0</u></td></tr>
<tr><th id="905">905</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_65NM_CH0_THERM_XPASHORT2GND" data-ref="_M/AR_PHY_65NM_CH0_THERM_XPASHORT2GND">AR_PHY_65NM_CH0_THERM_XPASHORT2GND</dfn>	0x00000004</u></td></tr>
<tr><th id="906">906</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_65NM_CH0_THERM_SAR_ADC_OUT_M" data-ref="_M/AR_PHY_65NM_CH0_THERM_SAR_ADC_OUT_M">AR_PHY_65NM_CH0_THERM_SAR_ADC_OUT_M</dfn>	0x0000ff00</u></td></tr>
<tr><th id="907">907</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_65NM_CH0_THERM_SAR_ADC_OUT_S" data-ref="_M/AR_PHY_65NM_CH0_THERM_SAR_ADC_OUT_S">AR_PHY_65NM_CH0_THERM_SAR_ADC_OUT_S</dfn>	8</u></td></tr>
<tr><th id="908">908</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_65NM_CH0_THERM_START" data-ref="_M/AR_PHY_65NM_CH0_THERM_START">AR_PHY_65NM_CH0_THERM_START</dfn>		0x20000000</u></td></tr>
<tr><th id="909">909</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_65NM_CH0_THERM_LOCAL" data-ref="_M/AR_PHY_65NM_CH0_THERM_LOCAL">AR_PHY_65NM_CH0_THERM_LOCAL</dfn>		0x80000000</u></td></tr>
<tr><th id="910">910</th><td></td></tr>
<tr><th id="911">911</th><td><i>/* Bits for AR9485_PHY_CH0_XTAL. */</i></td></tr>
<tr><th id="912">912</th><td><u>#define <dfn class="macro" id="_M/AR9485_PHY_CH0_XTAL_CAPINDAC_M" data-ref="_M/AR9485_PHY_CH0_XTAL_CAPINDAC_M">AR9485_PHY_CH0_XTAL_CAPINDAC_M</dfn>	0x7f000000</u></td></tr>
<tr><th id="913">913</th><td><u>#define <dfn class="macro" id="_M/AR9485_PHY_CH0_XTAL_CAPINDAC_S" data-ref="_M/AR9485_PHY_CH0_XTAL_CAPINDAC_S">AR9485_PHY_CH0_XTAL_CAPINDAC_S</dfn>	24</u></td></tr>
<tr><th id="914">914</th><td><u>#define <dfn class="macro" id="_M/AR9485_PHY_CH0_XTAL_CAPOUTDAC_M" data-ref="_M/AR9485_PHY_CH0_XTAL_CAPOUTDAC_M">AR9485_PHY_CH0_XTAL_CAPOUTDAC_M</dfn>	0x00fe0000</u></td></tr>
<tr><th id="915">915</th><td><u>#define <dfn class="macro" id="_M/AR9485_PHY_CH0_XTAL_CAPOUTDAC_S" data-ref="_M/AR9485_PHY_CH0_XTAL_CAPOUTDAC_S">AR9485_PHY_CH0_XTAL_CAPOUTDAC_S</dfn>	17</u></td></tr>
<tr><th id="916">916</th><td></td></tr>
<tr><th id="917">917</th><td><i>/* Bits for AR_PHY_PMU1. */</i></td></tr>
<tr><th id="918">918</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_PMU1_PWD" data-ref="_M/AR_PHY_PMU1_PWD">AR_PHY_PMU1_PWD</dfn>	0x00000001</u></td></tr>
<tr><th id="919">919</th><td></td></tr>
<tr><th id="920">920</th><td><i>/* Bits for AR_PHY_PMU2. */</i></td></tr>
<tr><th id="921">921</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_PMU2_PGM" data-ref="_M/AR_PHY_PMU2_PGM">AR_PHY_PMU2_PGM</dfn>	0x00200000</u></td></tr>
<tr><th id="922">922</th><td></td></tr>
<tr><th id="923">923</th><td><i>/*</i></td></tr>
<tr><th id="924">924</th><td><i> * OTP registers.</i></td></tr>
<tr><th id="925">925</th><td><i> */</i></td></tr>
<tr><th id="926">926</th><td><u>#define <dfn class="macro" id="_M/AR_OTP_BASE" data-ref="_M/AR_OTP_BASE">AR_OTP_BASE</dfn>(i)			(0x14000 + (i) * 4)</u></td></tr>
<tr><th id="927">927</th><td><u>#define <dfn class="macro" id="_M/AR_OTP_STATUS" data-ref="_M/AR_OTP_STATUS">AR_OTP_STATUS</dfn>			0x15f18</u></td></tr>
<tr><th id="928">928</th><td><u>#define <dfn class="macro" id="_M/AR_OTP_READ_DATA" data-ref="_M/AR_OTP_READ_DATA">AR_OTP_READ_DATA</dfn>		0x15f1c</u></td></tr>
<tr><th id="929">929</th><td></td></tr>
<tr><th id="930">930</th><td><i>/* Bits for AR_OTP_STATUS. */</i></td></tr>
<tr><th id="931">931</th><td><u>#define <dfn class="macro" id="_M/AR_OTP_STATUS_TYPE_M" data-ref="_M/AR_OTP_STATUS_TYPE_M">AR_OTP_STATUS_TYPE_M</dfn>		0x00000007</u></td></tr>
<tr><th id="932">932</th><td><u>#define <dfn class="macro" id="_M/AR_OTP_STATUS_TYPE_S" data-ref="_M/AR_OTP_STATUS_TYPE_S">AR_OTP_STATUS_TYPE_S</dfn>		0</u></td></tr>
<tr><th id="933">933</th><td><u>#define <dfn class="macro" id="_M/AR_OTP_STATUS_SM_BUSY" data-ref="_M/AR_OTP_STATUS_SM_BUSY">AR_OTP_STATUS_SM_BUSY</dfn>		0x1</u></td></tr>
<tr><th id="934">934</th><td><u>#define <dfn class="macro" id="_M/AR_OTP_STATUS_ACCESS_BUSY" data-ref="_M/AR_OTP_STATUS_ACCESS_BUSY">AR_OTP_STATUS_ACCESS_BUSY</dfn>	0x2</u></td></tr>
<tr><th id="935">935</th><td><u>#define <dfn class="macro" id="_M/AR_OTP_STATUS_VALID" data-ref="_M/AR_OTP_STATUS_VALID">AR_OTP_STATUS_VALID</dfn>		0x4</u></td></tr>
<tr><th id="936">936</th><td></td></tr>
<tr><th id="937">937</th><td></td></tr>
<tr><th id="938">938</th><td><u>#define <dfn class="macro" id="_M/AR9003_MAX_CHAINS" data-ref="_M/AR9003_MAX_CHAINS">AR9003_MAX_CHAINS</dfn>	3</u></td></tr>
<tr><th id="939">939</th><td></td></tr>
<tr><th id="940">940</th><td><u>#define <dfn class="macro" id="_M/AR9003_TX_QDEPTH" data-ref="_M/AR9003_TX_QDEPTH">AR9003_TX_QDEPTH</dfn>	8</u></td></tr>
<tr><th id="941">941</th><td><u>#define <dfn class="macro" id="_M/AR9003_RX_LP_QDEPTH" data-ref="_M/AR9003_RX_LP_QDEPTH">AR9003_RX_LP_QDEPTH</dfn>	128</u></td></tr>
<tr><th id="942">942</th><td><u>#define <dfn class="macro" id="_M/AR9003_RX_HP_QDEPTH" data-ref="_M/AR9003_RX_HP_QDEPTH">AR9003_RX_HP_QDEPTH</dfn>	16</u></td></tr>
<tr><th id="943">943</th><td></td></tr>
<tr><th id="944">944</th><td><u>#define <dfn class="macro" id="_M/AR9003_NTXSTATUS" data-ref="_M/AR9003_NTXSTATUS">AR9003_NTXSTATUS</dfn>	64</u></td></tr>
<tr><th id="945">945</th><td></td></tr>
<tr><th id="946">946</th><td><i>/* Maximum number of DMA segments per Tx descriptor. */</i></td></tr>
<tr><th id="947">947</th><td><u>#define <dfn class="macro" id="_M/AR9003_MAX_SCATTER" data-ref="_M/AR9003_MAX_SCATTER">AR9003_MAX_SCATTER</dfn>	4</u></td></tr>
<tr><th id="948">948</th><td></td></tr>
<tr><th id="949">949</th><td><i>/*</i></td></tr>
<tr><th id="950">950</th><td><i> * Tx DMA descriptor.</i></td></tr>
<tr><th id="951">951</th><td><i> */</i></td></tr>
<tr><th id="952">952</th><td><b>struct</b> <dfn class="type def" id="ar_tx_desc" title='ar_tx_desc' data-ref="ar_tx_desc" data-ref-filename="ar_tx_desc">ar_tx_desc</dfn> {</td></tr>
<tr><th id="953">953</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="ar_tx_desc::ds_info" title='ar_tx_desc::ds_info' data-ref="ar_tx_desc::ds_info" data-ref-filename="ar_tx_desc..ds_info">ds_info</dfn>;</td></tr>
<tr><th id="954">954</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="ar_tx_desc::ds_link" title='ar_tx_desc::ds_link' data-ref="ar_tx_desc::ds_link" data-ref-filename="ar_tx_desc..ds_link">ds_link</dfn>;</td></tr>
<tr><th id="955">955</th><td>	<b>struct</b> {</td></tr>
<tr><th id="956">956</th><td>		<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="ar_tx_desc::(anonymous)::ds_data" title='ar_tx_desc::(anonymous struct)::ds_data' data-ref="ar_tx_desc::(anonymous)::ds_data" data-ref-filename="ar_tx_desc..(anonymous)..ds_data">ds_data</dfn>;</td></tr>
<tr><th id="957">957</th><td>		<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="ar_tx_desc::(anonymous)::ds_ctl" title='ar_tx_desc::(anonymous struct)::ds_ctl' data-ref="ar_tx_desc::(anonymous)::ds_ctl" data-ref-filename="ar_tx_desc..(anonymous)..ds_ctl">ds_ctl</dfn>;</td></tr>
<tr><th id="958">958</th><td>	} <a class="macro" href="../../sys/cdefs.h.html#391" title="__attribute__((__packed__))" data-ref="_M/__packed">__packed</a>	<dfn class="decl field" id="ar_tx_desc::ds_segs" title='ar_tx_desc::ds_segs' data-ref="ar_tx_desc::ds_segs" data-ref-filename="ar_tx_desc..ds_segs">ds_segs</dfn>[<a class="macro" href="#947" title="4" data-ref="_M/AR9003_MAX_SCATTER">AR9003_MAX_SCATTER</a>];</td></tr>
<tr><th id="959">959</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="ar_tx_desc::ds_ctl10" title='ar_tx_desc::ds_ctl10' data-ref="ar_tx_desc::ds_ctl10" data-ref-filename="ar_tx_desc..ds_ctl10">ds_ctl10</dfn>;</td></tr>
<tr><th id="960">960</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="ar_tx_desc::ds_ctl11" title='ar_tx_desc::ds_ctl11' data-ref="ar_tx_desc::ds_ctl11" data-ref-filename="ar_tx_desc..ds_ctl11">ds_ctl11</dfn>;</td></tr>
<tr><th id="961">961</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="ar_tx_desc::ds_ctl12" title='ar_tx_desc::ds_ctl12' data-ref="ar_tx_desc::ds_ctl12" data-ref-filename="ar_tx_desc..ds_ctl12">ds_ctl12</dfn>;</td></tr>
<tr><th id="962">962</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="ar_tx_desc::ds_ctl13" title='ar_tx_desc::ds_ctl13' data-ref="ar_tx_desc::ds_ctl13" data-ref-filename="ar_tx_desc..ds_ctl13">ds_ctl13</dfn>;</td></tr>
<tr><th id="963">963</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="ar_tx_desc::ds_ctl14" title='ar_tx_desc::ds_ctl14' data-ref="ar_tx_desc::ds_ctl14" data-ref-filename="ar_tx_desc..ds_ctl14">ds_ctl14</dfn>;</td></tr>
<tr><th id="964">964</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="ar_tx_desc::ds_ctl15" title='ar_tx_desc::ds_ctl15' data-ref="ar_tx_desc::ds_ctl15" data-ref-filename="ar_tx_desc..ds_ctl15">ds_ctl15</dfn>;</td></tr>
<tr><th id="965">965</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="ar_tx_desc::ds_ctl16" title='ar_tx_desc::ds_ctl16' data-ref="ar_tx_desc::ds_ctl16" data-ref-filename="ar_tx_desc..ds_ctl16">ds_ctl16</dfn>;</td></tr>
<tr><th id="966">966</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="ar_tx_desc::ds_ctl17" title='ar_tx_desc::ds_ctl17' data-ref="ar_tx_desc::ds_ctl17" data-ref-filename="ar_tx_desc..ds_ctl17">ds_ctl17</dfn>;</td></tr>
<tr><th id="967">967</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="ar_tx_desc::ds_ctl18" title='ar_tx_desc::ds_ctl18' data-ref="ar_tx_desc::ds_ctl18" data-ref-filename="ar_tx_desc..ds_ctl18">ds_ctl18</dfn>;</td></tr>
<tr><th id="968">968</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="ar_tx_desc::ds_ctl19" title='ar_tx_desc::ds_ctl19' data-ref="ar_tx_desc::ds_ctl19" data-ref-filename="ar_tx_desc..ds_ctl19">ds_ctl19</dfn>;</td></tr>
<tr><th id="969">969</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="ar_tx_desc::ds_ctl20" title='ar_tx_desc::ds_ctl20' data-ref="ar_tx_desc::ds_ctl20" data-ref-filename="ar_tx_desc..ds_ctl20">ds_ctl20</dfn>;</td></tr>
<tr><th id="970">970</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="ar_tx_desc::ds_ctl21" title='ar_tx_desc::ds_ctl21' data-ref="ar_tx_desc::ds_ctl21" data-ref-filename="ar_tx_desc..ds_ctl21">ds_ctl21</dfn>;</td></tr>
<tr><th id="971">971</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="ar_tx_desc::ds_ctl22" title='ar_tx_desc::ds_ctl22' data-ref="ar_tx_desc::ds_ctl22" data-ref-filename="ar_tx_desc..ds_ctl22">ds_ctl22</dfn>;</td></tr>
<tr><th id="972">972</th><td>	<i>/*</i></td></tr>
<tr><th id="973">973</th><td><i>	 * Padding to make Tx descriptors 128 bytes such that they will</i></td></tr>
<tr><th id="974">974</th><td><i>	 * not cross a 4KB boundary.</i></td></tr>
<tr><th id="975">975</th><td><i>	 */</i></td></tr>
<tr><th id="976">976</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="ar_tx_desc::pad" title='ar_tx_desc::pad' data-ref="ar_tx_desc::pad" data-ref-filename="ar_tx_desc..pad">pad</dfn>[<var>9</var>];</td></tr>
<tr><th id="977">977</th><td>} <a class="macro" href="../../sys/cdefs.h.html#391" title="__attribute__((__packed__))" data-ref="_M/__packed">__packed</a>  <b>__attribute__</b>((aligned(<var>4</var>)));</td></tr>
<tr><th id="978">978</th><td></td></tr>
<tr><th id="979">979</th><td><i>/* Bits for ds_info. */</i></td></tr>
<tr><th id="980">980</th><td><u>#define <dfn class="macro" id="_M/AR_TXI_DESC_NDWORDS_M" data-ref="_M/AR_TXI_DESC_NDWORDS_M">AR_TXI_DESC_NDWORDS_M</dfn>		0x000000ff</u></td></tr>
<tr><th id="981">981</th><td><u>#define <dfn class="macro" id="_M/AR_TXI_DESC_NDWORDS_S" data-ref="_M/AR_TXI_DESC_NDWORDS_S">AR_TXI_DESC_NDWORDS_S</dfn>		0</u></td></tr>
<tr><th id="982">982</th><td><u>#define <dfn class="macro" id="_M/AR_TXI_QCU_NUM_M" data-ref="_M/AR_TXI_QCU_NUM_M">AR_TXI_QCU_NUM_M</dfn>		0x00000f00</u></td></tr>
<tr><th id="983">983</th><td><u>#define <dfn class="macro" id="_M/AR_TXI_QCU_NUM_S" data-ref="_M/AR_TXI_QCU_NUM_S">AR_TXI_QCU_NUM_S</dfn>		8</u></td></tr>
<tr><th id="984">984</th><td><u>#define <dfn class="macro" id="_M/AR_TXI_CTRL_STAT" data-ref="_M/AR_TXI_CTRL_STAT">AR_TXI_CTRL_STAT</dfn>		0x00004000</u></td></tr>
<tr><th id="985">985</th><td><u>#define <dfn class="macro" id="_M/AR_TXI_DESC_TX" data-ref="_M/AR_TXI_DESC_TX">AR_TXI_DESC_TX</dfn>			0x00008000</u></td></tr>
<tr><th id="986">986</th><td><u>#define <dfn class="macro" id="_M/AR_TXI_DESC_ID_M" data-ref="_M/AR_TXI_DESC_ID_M">AR_TXI_DESC_ID_M</dfn>		0xffff0000</u></td></tr>
<tr><th id="987">987</th><td><u>#define <dfn class="macro" id="_M/AR_TXI_DESC_ID_S" data-ref="_M/AR_TXI_DESC_ID_S">AR_TXI_DESC_ID_S</dfn>		16</u></td></tr>
<tr><th id="988">988</th><td><u>#define <dfn class="macro" id="_M/AR_VENDOR_ATHEROS" data-ref="_M/AR_VENDOR_ATHEROS">AR_VENDOR_ATHEROS</dfn>		0x168c	/* NB: PCI_VENDOR_ATHEROS */</u></td></tr>
<tr><th id="989">989</th><td></td></tr>
<tr><th id="990">990</th><td><i>/* Bits for ds_ctl. */</i></td></tr>
<tr><th id="991">991</th><td><u>#define <dfn class="macro" id="_M/AR_TXC_BUF_LEN_M" data-ref="_M/AR_TXC_BUF_LEN_M">AR_TXC_BUF_LEN_M</dfn>		0x0fff0000</u></td></tr>
<tr><th id="992">992</th><td><u>#define <dfn class="macro" id="_M/AR_TXC_BUF_LEN_S" data-ref="_M/AR_TXC_BUF_LEN_S">AR_TXC_BUF_LEN_S</dfn>		16</u></td></tr>
<tr><th id="993">993</th><td></td></tr>
<tr><th id="994">994</th><td><i>/* Bits for ds_ctl10. */</i></td></tr>
<tr><th id="995">995</th><td><u>#define <dfn class="macro" id="_M/AR_TXC10_PTR_CHK_SUM_M" data-ref="_M/AR_TXC10_PTR_CHK_SUM_M">AR_TXC10_PTR_CHK_SUM_M</dfn>		0x0000ffff</u></td></tr>
<tr><th id="996">996</th><td><u>#define <dfn class="macro" id="_M/AR_TXC10_PTR_CHK_SUM_S" data-ref="_M/AR_TXC10_PTR_CHK_SUM_S">AR_TXC10_PTR_CHK_SUM_S</dfn>		0</u></td></tr>
<tr><th id="997">997</th><td></td></tr>
<tr><th id="998">998</th><td><i>/* Bits for ds_ctl11. */</i></td></tr>
<tr><th id="999">999</th><td><u>#define <dfn class="macro" id="_M/AR_TXC11_FRAME_LEN_M" data-ref="_M/AR_TXC11_FRAME_LEN_M">AR_TXC11_FRAME_LEN_M</dfn>		0x00000fff</u></td></tr>
<tr><th id="1000">1000</th><td><u>#define <dfn class="macro" id="_M/AR_TXC11_FRAME_LEN_S" data-ref="_M/AR_TXC11_FRAME_LEN_S">AR_TXC11_FRAME_LEN_S</dfn>		0</u></td></tr>
<tr><th id="1001">1001</th><td><u>#define <dfn class="macro" id="_M/AR_TXC11_XMIT_POWER_M" data-ref="_M/AR_TXC11_XMIT_POWER_M">AR_TXC11_XMIT_POWER_M</dfn>		0x003f0000</u></td></tr>
<tr><th id="1002">1002</th><td><u>#define <dfn class="macro" id="_M/AR_TXC11_XMIT_POWER_S" data-ref="_M/AR_TXC11_XMIT_POWER_S">AR_TXC11_XMIT_POWER_S</dfn>		16</u></td></tr>
<tr><th id="1003">1003</th><td><u>#define <dfn class="macro" id="_M/AR_TXC11_RTS_ENABLE" data-ref="_M/AR_TXC11_RTS_ENABLE">AR_TXC11_RTS_ENABLE</dfn>		0x00400000</u></td></tr>
<tr><th id="1004">1004</th><td><u>#define <dfn class="macro" id="_M/AR_TXC11_CLR_DEST_MASK" data-ref="_M/AR_TXC11_CLR_DEST_MASK">AR_TXC11_CLR_DEST_MASK</dfn>		0x01000000</u></td></tr>
<tr><th id="1005">1005</th><td><u>#define <dfn class="macro" id="_M/AR_TXC11_DEST_IDX_VALID" data-ref="_M/AR_TXC11_DEST_IDX_VALID">AR_TXC11_DEST_IDX_VALID</dfn>		0x40000000</u></td></tr>
<tr><th id="1006">1006</th><td><u>#define <dfn class="macro" id="_M/AR_TXC11_CTS_ENABLE" data-ref="_M/AR_TXC11_CTS_ENABLE">AR_TXC11_CTS_ENABLE</dfn>		0x80000000</u></td></tr>
<tr><th id="1007">1007</th><td></td></tr>
<tr><th id="1008">1008</th><td><i>/* Bits for ds_ctl12. */</i></td></tr>
<tr><th id="1009">1009</th><td><u>#define <dfn class="macro" id="_M/AR_TXC12_PAPRD_CHAIN_MASK_M" data-ref="_M/AR_TXC12_PAPRD_CHAIN_MASK_M">AR_TXC12_PAPRD_CHAIN_MASK_M</dfn>	0x00000e00</u></td></tr>
<tr><th id="1010">1010</th><td><u>#define <dfn class="macro" id="_M/AR_TXC12_PAPRD_CHAIN_MASK_S" data-ref="_M/AR_TXC12_PAPRD_CHAIN_MASK_S">AR_TXC12_PAPRD_CHAIN_MASK_S</dfn>	9</u></td></tr>
<tr><th id="1011">1011</th><td><u>#define <dfn class="macro" id="_M/AR_TXC12_DEST_IDX_M" data-ref="_M/AR_TXC12_DEST_IDX_M">AR_TXC12_DEST_IDX_M</dfn>		0x000fe000</u></td></tr>
<tr><th id="1012">1012</th><td><u>#define <dfn class="macro" id="_M/AR_TXC12_DEST_IDX_S" data-ref="_M/AR_TXC12_DEST_IDX_S">AR_TXC12_DEST_IDX_S</dfn>		13</u></td></tr>
<tr><th id="1013">1013</th><td><u>#define <dfn class="macro" id="_M/AR_TXC12_FRAME_TYPE_M" data-ref="_M/AR_TXC12_FRAME_TYPE_M">AR_TXC12_FRAME_TYPE_M</dfn>		0x00f00000</u></td></tr>
<tr><th id="1014">1014</th><td><u>#define <dfn class="macro" id="_M/AR_TXC12_FRAME_TYPE_S" data-ref="_M/AR_TXC12_FRAME_TYPE_S">AR_TXC12_FRAME_TYPE_S</dfn>		20</u></td></tr>
<tr><th id="1015">1015</th><td><u>#define <dfn class="macro" id="_M/AR_FRAME_TYPE_NORMAL" data-ref="_M/AR_FRAME_TYPE_NORMAL">AR_FRAME_TYPE_NORMAL</dfn>		0</u></td></tr>
<tr><th id="1016">1016</th><td><u>#define <dfn class="macro" id="_M/AR_FRAME_TYPE_ATIM" data-ref="_M/AR_FRAME_TYPE_ATIM">AR_FRAME_TYPE_ATIM</dfn>		1</u></td></tr>
<tr><th id="1017">1017</th><td><u>#define <dfn class="macro" id="_M/AR_FRAME_TYPE_PSPOLL" data-ref="_M/AR_FRAME_TYPE_PSPOLL">AR_FRAME_TYPE_PSPOLL</dfn>		2</u></td></tr>
<tr><th id="1018">1018</th><td><u>#define <dfn class="macro" id="_M/AR_FRAME_TYPE_BEACON" data-ref="_M/AR_FRAME_TYPE_BEACON">AR_FRAME_TYPE_BEACON</dfn>		3</u></td></tr>
<tr><th id="1019">1019</th><td><u>#define <dfn class="macro" id="_M/AR_FRAME_TYPE_PROBE_RESP" data-ref="_M/AR_FRAME_TYPE_PROBE_RESP">AR_FRAME_TYPE_PROBE_RESP</dfn>	4</u></td></tr>
<tr><th id="1020">1020</th><td><u>#define <dfn class="macro" id="_M/AR_TXC12_NO_ACK" data-ref="_M/AR_TXC12_NO_ACK">AR_TXC12_NO_ACK</dfn>			0x01000000</u></td></tr>
<tr><th id="1021">1021</th><td></td></tr>
<tr><th id="1022">1022</th><td><i>/* Bits for ds_ctl13. */</i></td></tr>
<tr><th id="1023">1023</th><td><u>#define <dfn class="macro" id="_M/AR_TXC13_BURST_DUR_M" data-ref="_M/AR_TXC13_BURST_DUR_M">AR_TXC13_BURST_DUR_M</dfn>		0x00007fff</u></td></tr>
<tr><th id="1024">1024</th><td><u>#define <dfn class="macro" id="_M/AR_TXC13_BURST_DUR_S" data-ref="_M/AR_TXC13_BURST_DUR_S">AR_TXC13_BURST_DUR_S</dfn>		0</u></td></tr>
<tr><th id="1025">1025</th><td><u>#define <dfn class="macro" id="_M/AR_TXC13_DUR_UPDATE_ENA" data-ref="_M/AR_TXC13_DUR_UPDATE_ENA">AR_TXC13_DUR_UPDATE_ENA</dfn>		0x00008000</u></td></tr>
<tr><th id="1026">1026</th><td><u>#define <dfn class="macro" id="_M/AR_TXC13_XMIT_DATA_TRIES0_M" data-ref="_M/AR_TXC13_XMIT_DATA_TRIES0_M">AR_TXC13_XMIT_DATA_TRIES0_M</dfn>	0x000f0000</u></td></tr>
<tr><th id="1027">1027</th><td><u>#define <dfn class="macro" id="_M/AR_TXC13_XMIT_DATA_TRIES0_S" data-ref="_M/AR_TXC13_XMIT_DATA_TRIES0_S">AR_TXC13_XMIT_DATA_TRIES0_S</dfn>	16</u></td></tr>
<tr><th id="1028">1028</th><td><u>#define <dfn class="macro" id="_M/AR_TXC13_XMIT_DATA_TRIES1_M" data-ref="_M/AR_TXC13_XMIT_DATA_TRIES1_M">AR_TXC13_XMIT_DATA_TRIES1_M</dfn>	0x00f00000</u></td></tr>
<tr><th id="1029">1029</th><td><u>#define <dfn class="macro" id="_M/AR_TXC13_XMIT_DATA_TRIES1_S" data-ref="_M/AR_TXC13_XMIT_DATA_TRIES1_S">AR_TXC13_XMIT_DATA_TRIES1_S</dfn>	20</u></td></tr>
<tr><th id="1030">1030</th><td><u>#define <dfn class="macro" id="_M/AR_TXC13_XMIT_DATA_TRIES2_M" data-ref="_M/AR_TXC13_XMIT_DATA_TRIES2_M">AR_TXC13_XMIT_DATA_TRIES2_M</dfn>	0x0f000000</u></td></tr>
<tr><th id="1031">1031</th><td><u>#define <dfn class="macro" id="_M/AR_TXC13_XMIT_DATA_TRIES2_S" data-ref="_M/AR_TXC13_XMIT_DATA_TRIES2_S">AR_TXC13_XMIT_DATA_TRIES2_S</dfn>	24</u></td></tr>
<tr><th id="1032">1032</th><td><u>#define <dfn class="macro" id="_M/AR_TXC13_XMIT_DATA_TRIES3_M" data-ref="_M/AR_TXC13_XMIT_DATA_TRIES3_M">AR_TXC13_XMIT_DATA_TRIES3_M</dfn>	0xf0000000</u></td></tr>
<tr><th id="1033">1033</th><td><u>#define <dfn class="macro" id="_M/AR_TXC13_XMIT_DATA_TRIES3_S" data-ref="_M/AR_TXC13_XMIT_DATA_TRIES3_S">AR_TXC13_XMIT_DATA_TRIES3_S</dfn>	28</u></td></tr>
<tr><th id="1034">1034</th><td></td></tr>
<tr><th id="1035">1035</th><td><i>/* Bits for ds_ctl14. */</i></td></tr>
<tr><th id="1036">1036</th><td><u>#define <dfn class="macro" id="_M/AR_TXC14_XMIT_RATE0_M" data-ref="_M/AR_TXC14_XMIT_RATE0_M">AR_TXC14_XMIT_RATE0_M</dfn>		0x000000ff</u></td></tr>
<tr><th id="1037">1037</th><td><u>#define <dfn class="macro" id="_M/AR_TXC14_XMIT_RATE0_S" data-ref="_M/AR_TXC14_XMIT_RATE0_S">AR_TXC14_XMIT_RATE0_S</dfn>		0</u></td></tr>
<tr><th id="1038">1038</th><td><u>#define <dfn class="macro" id="_M/AR_TXC14_XMIT_RATE1_M" data-ref="_M/AR_TXC14_XMIT_RATE1_M">AR_TXC14_XMIT_RATE1_M</dfn>		0x0000ff00</u></td></tr>
<tr><th id="1039">1039</th><td><u>#define <dfn class="macro" id="_M/AR_TXC14_XMIT_RATE1_S" data-ref="_M/AR_TXC14_XMIT_RATE1_S">AR_TXC14_XMIT_RATE1_S</dfn>		8</u></td></tr>
<tr><th id="1040">1040</th><td><u>#define <dfn class="macro" id="_M/AR_TXC14_XMIT_RATE2_M" data-ref="_M/AR_TXC14_XMIT_RATE2_M">AR_TXC14_XMIT_RATE2_M</dfn>		0x00ff0000</u></td></tr>
<tr><th id="1041">1041</th><td><u>#define <dfn class="macro" id="_M/AR_TXC14_XMIT_RATE2_S" data-ref="_M/AR_TXC14_XMIT_RATE2_S">AR_TXC14_XMIT_RATE2_S</dfn>		16</u></td></tr>
<tr><th id="1042">1042</th><td><u>#define <dfn class="macro" id="_M/AR_TXC14_XMIT_RATE3_M" data-ref="_M/AR_TXC14_XMIT_RATE3_M">AR_TXC14_XMIT_RATE3_M</dfn>		0xff000000</u></td></tr>
<tr><th id="1043">1043</th><td><u>#define <dfn class="macro" id="_M/AR_TXC14_XMIT_RATE3_S" data-ref="_M/AR_TXC14_XMIT_RATE3_S">AR_TXC14_XMIT_RATE3_S</dfn>		24</u></td></tr>
<tr><th id="1044">1044</th><td></td></tr>
<tr><th id="1045">1045</th><td><i>/* Bits for ds_ctl15. */</i></td></tr>
<tr><th id="1046">1046</th><td><u>#define <dfn class="macro" id="_M/AR_TXC15_PACKET_DUR0_M" data-ref="_M/AR_TXC15_PACKET_DUR0_M">AR_TXC15_PACKET_DUR0_M</dfn>		0x00007fff</u></td></tr>
<tr><th id="1047">1047</th><td><u>#define <dfn class="macro" id="_M/AR_TXC15_PACKET_DUR0_S" data-ref="_M/AR_TXC15_PACKET_DUR0_S">AR_TXC15_PACKET_DUR0_S</dfn>		0</u></td></tr>
<tr><th id="1048">1048</th><td><u>#define <dfn class="macro" id="_M/AR_TXC15_RTSCTS_QUAL0" data-ref="_M/AR_TXC15_RTSCTS_QUAL0">AR_TXC15_RTSCTS_QUAL0</dfn>		0x00008000</u></td></tr>
<tr><th id="1049">1049</th><td><u>#define <dfn class="macro" id="_M/AR_TXC15_PACKET_DUR1_M" data-ref="_M/AR_TXC15_PACKET_DUR1_M">AR_TXC15_PACKET_DUR1_M</dfn>		0x7fff0000</u></td></tr>
<tr><th id="1050">1050</th><td><u>#define <dfn class="macro" id="_M/AR_TXC15_PACKET_DUR1_S" data-ref="_M/AR_TXC15_PACKET_DUR1_S">AR_TXC15_PACKET_DUR1_S</dfn>		16</u></td></tr>
<tr><th id="1051">1051</th><td><u>#define <dfn class="macro" id="_M/AR_TXC15_RTSCTS_QUAL1" data-ref="_M/AR_TXC15_RTSCTS_QUAL1">AR_TXC15_RTSCTS_QUAL1</dfn>		0x80000000</u></td></tr>
<tr><th id="1052">1052</th><td><i>/* Shortcut. */</i></td></tr>
<tr><th id="1053">1053</th><td><u>#define <dfn class="macro" id="_M/AR_TXC15_RTSCTS_QUAL01" data-ref="_M/AR_TXC15_RTSCTS_QUAL01">AR_TXC15_RTSCTS_QUAL01</dfn>	\</u></td></tr>
<tr><th id="1054">1054</th><td><u>	(AR_TXC15_RTSCTS_QUAL0 | AR_TXC15_RTSCTS_QUAL1)</u></td></tr>
<tr><th id="1055">1055</th><td></td></tr>
<tr><th id="1056">1056</th><td><i>/* Bits for ds_ctl16. */</i></td></tr>
<tr><th id="1057">1057</th><td><u>#define <dfn class="macro" id="_M/AR_TXC16_PACKET_DUR2_M" data-ref="_M/AR_TXC16_PACKET_DUR2_M">AR_TXC16_PACKET_DUR2_M</dfn>		0x00007fff</u></td></tr>
<tr><th id="1058">1058</th><td><u>#define <dfn class="macro" id="_M/AR_TXC16_PACKET_DUR2_S" data-ref="_M/AR_TXC16_PACKET_DUR2_S">AR_TXC16_PACKET_DUR2_S</dfn>		0</u></td></tr>
<tr><th id="1059">1059</th><td><u>#define <dfn class="macro" id="_M/AR_TXC16_RTSCTS_QUAL2" data-ref="_M/AR_TXC16_RTSCTS_QUAL2">AR_TXC16_RTSCTS_QUAL2</dfn>		0x00008000</u></td></tr>
<tr><th id="1060">1060</th><td><u>#define <dfn class="macro" id="_M/AR_TXC16_PACKET_DUR3_M" data-ref="_M/AR_TXC16_PACKET_DUR3_M">AR_TXC16_PACKET_DUR3_M</dfn>		0x7fff0000</u></td></tr>
<tr><th id="1061">1061</th><td><u>#define <dfn class="macro" id="_M/AR_TXC16_PACKET_DUR3_S" data-ref="_M/AR_TXC16_PACKET_DUR3_S">AR_TXC16_PACKET_DUR3_S</dfn>		16</u></td></tr>
<tr><th id="1062">1062</th><td><u>#define <dfn class="macro" id="_M/AR_TXC16_RTSCTS_QUAL3" data-ref="_M/AR_TXC16_RTSCTS_QUAL3">AR_TXC16_RTSCTS_QUAL3</dfn>		0x80000000</u></td></tr>
<tr><th id="1063">1063</th><td><i>/* Shortcut. */</i></td></tr>
<tr><th id="1064">1064</th><td><u>#define <dfn class="macro" id="_M/AR_TXC16_RTSCTS_QUAL23" data-ref="_M/AR_TXC16_RTSCTS_QUAL23">AR_TXC16_RTSCTS_QUAL23</dfn>	\</u></td></tr>
<tr><th id="1065">1065</th><td><u>	(AR_TXC16_RTSCTS_QUAL2 | AR_TXC16_RTSCTS_QUAL3)</u></td></tr>
<tr><th id="1066">1066</th><td></td></tr>
<tr><th id="1067">1067</th><td><i>/* Bits for ds_ctl17. */</i></td></tr>
<tr><th id="1068">1068</th><td><u>#define <dfn class="macro" id="_M/AR_TXC17_ENCR_TYPE_M" data-ref="_M/AR_TXC17_ENCR_TYPE_M">AR_TXC17_ENCR_TYPE_M</dfn>		0x0c000000</u></td></tr>
<tr><th id="1069">1069</th><td><u>#define <dfn class="macro" id="_M/AR_TXC17_ENCR_TYPE_S" data-ref="_M/AR_TXC17_ENCR_TYPE_S">AR_TXC17_ENCR_TYPE_S</dfn>		26</u></td></tr>
<tr><th id="1070">1070</th><td><u>#define <dfn class="macro" id="_M/AR_ENCR_TYPE_CLEAR" data-ref="_M/AR_ENCR_TYPE_CLEAR">AR_ENCR_TYPE_CLEAR</dfn>		0</u></td></tr>
<tr><th id="1071">1071</th><td><u>#define <dfn class="macro" id="_M/AR_ENCR_TYPE_WEP" data-ref="_M/AR_ENCR_TYPE_WEP">AR_ENCR_TYPE_WEP</dfn>		1</u></td></tr>
<tr><th id="1072">1072</th><td><u>#define <dfn class="macro" id="_M/AR_ENCR_TYPE_AES" data-ref="_M/AR_ENCR_TYPE_AES">AR_ENCR_TYPE_AES</dfn>		2</u></td></tr>
<tr><th id="1073">1073</th><td><u>#define <dfn class="macro" id="_M/AR_ENCR_TYPE_TKIP" data-ref="_M/AR_ENCR_TYPE_TKIP">AR_ENCR_TYPE_TKIP</dfn>		3</u></td></tr>
<tr><th id="1074">1074</th><td></td></tr>
<tr><th id="1075">1075</th><td><i>/* Bits for ds_ctl18. */</i></td></tr>
<tr><th id="1076">1076</th><td><u>#define <dfn class="macro" id="_M/AR_TXC18_2040_0" data-ref="_M/AR_TXC18_2040_0">AR_TXC18_2040_0</dfn>			0x00000001</u></td></tr>
<tr><th id="1077">1077</th><td><u>#define <dfn class="macro" id="_M/AR_TXC18_GI0" data-ref="_M/AR_TXC18_GI0">AR_TXC18_GI0</dfn>			0x00000002</u></td></tr>
<tr><th id="1078">1078</th><td><u>#define <dfn class="macro" id="_M/AR_TXC18_CHAIN_SEL0_M" data-ref="_M/AR_TXC18_CHAIN_SEL0_M">AR_TXC18_CHAIN_SEL0_M</dfn>		0x0000001c</u></td></tr>
<tr><th id="1079">1079</th><td><u>#define <dfn class="macro" id="_M/AR_TXC18_CHAIN_SEL0_S" data-ref="_M/AR_TXC18_CHAIN_SEL0_S">AR_TXC18_CHAIN_SEL0_S</dfn>		2</u></td></tr>
<tr><th id="1080">1080</th><td><u>#define <dfn class="macro" id="_M/AR_TXC18_2040_1" data-ref="_M/AR_TXC18_2040_1">AR_TXC18_2040_1</dfn>			0x00000020</u></td></tr>
<tr><th id="1081">1081</th><td><u>#define <dfn class="macro" id="_M/AR_TXC18_GI1" data-ref="_M/AR_TXC18_GI1">AR_TXC18_GI1</dfn>			0x00000040</u></td></tr>
<tr><th id="1082">1082</th><td><u>#define <dfn class="macro" id="_M/AR_TXC18_CHAIN_SEL1_M" data-ref="_M/AR_TXC18_CHAIN_SEL1_M">AR_TXC18_CHAIN_SEL1_M</dfn>		0x00000380</u></td></tr>
<tr><th id="1083">1083</th><td><u>#define <dfn class="macro" id="_M/AR_TXC18_CHAIN_SEL1_S" data-ref="_M/AR_TXC18_CHAIN_SEL1_S">AR_TXC18_CHAIN_SEL1_S</dfn>		7</u></td></tr>
<tr><th id="1084">1084</th><td><u>#define <dfn class="macro" id="_M/AR_TXC18_2040_2" data-ref="_M/AR_TXC18_2040_2">AR_TXC18_2040_2</dfn>			0x00000400</u></td></tr>
<tr><th id="1085">1085</th><td><u>#define <dfn class="macro" id="_M/AR_TXC18_GI2" data-ref="_M/AR_TXC18_GI2">AR_TXC18_GI2</dfn>			0x00000800</u></td></tr>
<tr><th id="1086">1086</th><td><u>#define <dfn class="macro" id="_M/AR_TXC18_CHAIN_SEL2_M" data-ref="_M/AR_TXC18_CHAIN_SEL2_M">AR_TXC18_CHAIN_SEL2_M</dfn>		0x00007000</u></td></tr>
<tr><th id="1087">1087</th><td><u>#define <dfn class="macro" id="_M/AR_TXC18_CHAIN_SEL2_S" data-ref="_M/AR_TXC18_CHAIN_SEL2_S">AR_TXC18_CHAIN_SEL2_S</dfn>		12</u></td></tr>
<tr><th id="1088">1088</th><td><u>#define <dfn class="macro" id="_M/AR_TXC18_2040_3" data-ref="_M/AR_TXC18_2040_3">AR_TXC18_2040_3</dfn>			0x00008000</u></td></tr>
<tr><th id="1089">1089</th><td><u>#define <dfn class="macro" id="_M/AR_TXC18_GI3" data-ref="_M/AR_TXC18_GI3">AR_TXC18_GI3</dfn>			0x00010000</u></td></tr>
<tr><th id="1090">1090</th><td><u>#define <dfn class="macro" id="_M/AR_TXC18_CHAIN_SEL3_M" data-ref="_M/AR_TXC18_CHAIN_SEL3_M">AR_TXC18_CHAIN_SEL3_M</dfn>		0x000e0000</u></td></tr>
<tr><th id="1091">1091</th><td><u>#define <dfn class="macro" id="_M/AR_TXC18_CHAIN_SEL3_S" data-ref="_M/AR_TXC18_CHAIN_SEL3_S">AR_TXC18_CHAIN_SEL3_S</dfn>		17</u></td></tr>
<tr><th id="1092">1092</th><td><u>#define <dfn class="macro" id="_M/AR_TXC18_RTSCTS_RATE_M" data-ref="_M/AR_TXC18_RTSCTS_RATE_M">AR_TXC18_RTSCTS_RATE_M</dfn>		0x0ff00000</u></td></tr>
<tr><th id="1093">1093</th><td><u>#define <dfn class="macro" id="_M/AR_TXC18_RTSCTS_RATE_S" data-ref="_M/AR_TXC18_RTSCTS_RATE_S">AR_TXC18_RTSCTS_RATE_S</dfn>		20</u></td></tr>
<tr><th id="1094">1094</th><td><i>/* Shortcuts. */</i></td></tr>
<tr><th id="1095">1095</th><td><u>#define <dfn class="macro" id="_M/AR_TXC18_2040_0123" data-ref="_M/AR_TXC18_2040_0123">AR_TXC18_2040_0123</dfn>	\</u></td></tr>
<tr><th id="1096">1096</th><td><u>	(AR_TXC18_2040_0 | AR_TXC18_2040_1 | AR_TXC18_2040_2 | AR_TXC18_2040_3)</u></td></tr>
<tr><th id="1097">1097</th><td><u>#define <dfn class="macro" id="_M/AR_TXC18_GI0123" data-ref="_M/AR_TXC18_GI0123">AR_TXC18_GI0123</dfn>		\</u></td></tr>
<tr><th id="1098">1098</th><td><u>	(AR_TXC18_GI0 | AR_TXC18_GI1 | AR_TXC18_GI2 | AR_TXC18_GI3)</u></td></tr>
<tr><th id="1099">1099</th><td></td></tr>
<tr><th id="1100">1100</th><td><i>/* Bits for ds_ctl19. */</i></td></tr>
<tr><th id="1101">1101</th><td><u>#define <dfn class="macro" id="_M/AR_TXC19_NOT_SOUNDING" data-ref="_M/AR_TXC19_NOT_SOUNDING">AR_TXC19_NOT_SOUNDING</dfn>		0x20000000</u></td></tr>
<tr><th id="1102">1102</th><td></td></tr>
<tr><th id="1103">1103</th><td><i>/*</i></td></tr>
<tr><th id="1104">1104</th><td><i> * Tx status DMA descriptor.</i></td></tr>
<tr><th id="1105">1105</th><td><i> */</i></td></tr>
<tr><th id="1106">1106</th><td><b>struct</b> <dfn class="type def" id="ar_tx_status" title='ar_tx_status' data-ref="ar_tx_status" data-ref-filename="ar_tx_status">ar_tx_status</dfn> {</td></tr>
<tr><th id="1107">1107</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="ar_tx_status::ds_info" title='ar_tx_status::ds_info' data-ref="ar_tx_status::ds_info" data-ref-filename="ar_tx_status..ds_info">ds_info</dfn>;</td></tr>
<tr><th id="1108">1108</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="ar_tx_status::ds_status1" title='ar_tx_status::ds_status1' data-ref="ar_tx_status::ds_status1" data-ref-filename="ar_tx_status..ds_status1">ds_status1</dfn>;</td></tr>
<tr><th id="1109">1109</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="ar_tx_status::ds_status2" title='ar_tx_status::ds_status2' data-ref="ar_tx_status::ds_status2" data-ref-filename="ar_tx_status..ds_status2">ds_status2</dfn>;</td></tr>
<tr><th id="1110">1110</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="ar_tx_status::ds_status3" title='ar_tx_status::ds_status3' data-ref="ar_tx_status::ds_status3" data-ref-filename="ar_tx_status..ds_status3">ds_status3</dfn>;</td></tr>
<tr><th id="1111">1111</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="ar_tx_status::ds_status4" title='ar_tx_status::ds_status4' data-ref="ar_tx_status::ds_status4" data-ref-filename="ar_tx_status..ds_status4">ds_status4</dfn>;</td></tr>
<tr><th id="1112">1112</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="ar_tx_status::ds_status5" title='ar_tx_status::ds_status5' data-ref="ar_tx_status::ds_status5" data-ref-filename="ar_tx_status..ds_status5">ds_status5</dfn>;</td></tr>
<tr><th id="1113">1113</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="ar_tx_status::ds_status6" title='ar_tx_status::ds_status6' data-ref="ar_tx_status::ds_status6" data-ref-filename="ar_tx_status..ds_status6">ds_status6</dfn>;</td></tr>
<tr><th id="1114">1114</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="ar_tx_status::ds_status7" title='ar_tx_status::ds_status7' data-ref="ar_tx_status::ds_status7" data-ref-filename="ar_tx_status..ds_status7">ds_status7</dfn>;</td></tr>
<tr><th id="1115">1115</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="ar_tx_status::ds_status8" title='ar_tx_status::ds_status8' data-ref="ar_tx_status::ds_status8" data-ref-filename="ar_tx_status..ds_status8">ds_status8</dfn>;</td></tr>
<tr><th id="1116">1116</th><td>} <a class="macro" href="../../sys/cdefs.h.html#391" title="__attribute__((__packed__))" data-ref="_M/__packed">__packed</a>  <b>__attribute__</b>((aligned(<var>4</var>)));</td></tr>
<tr><th id="1117">1117</th><td></td></tr>
<tr><th id="1118">1118</th><td><i>/* Bits for ds_status3. */</i></td></tr>
<tr><th id="1119">1119</th><td><u>#define <dfn class="macro" id="_M/AR_TXS3_EXCESSIVE_RETRIES" data-ref="_M/AR_TXS3_EXCESSIVE_RETRIES">AR_TXS3_EXCESSIVE_RETRIES</dfn>	0x00000002</u></td></tr>
<tr><th id="1120">1120</th><td><u>#define <dfn class="macro" id="_M/AR_TXS3_FIFO_UNDERRUN" data-ref="_M/AR_TXS3_FIFO_UNDERRUN">AR_TXS3_FIFO_UNDERRUN</dfn>		0x00000004</u></td></tr>
<tr><th id="1121">1121</th><td><u>#define <dfn class="macro" id="_M/AR_TXS3_RTS_FAIL_CNT_M" data-ref="_M/AR_TXS3_RTS_FAIL_CNT_M">AR_TXS3_RTS_FAIL_CNT_M</dfn>		0x000000f0</u></td></tr>
<tr><th id="1122">1122</th><td><u>#define <dfn class="macro" id="_M/AR_TXS3_RTS_FAIL_CNT_S" data-ref="_M/AR_TXS3_RTS_FAIL_CNT_S">AR_TXS3_RTS_FAIL_CNT_S</dfn>		4</u></td></tr>
<tr><th id="1123">1123</th><td><u>#define <dfn class="macro" id="_M/AR_TXS3_DATA_FAIL_CNT_M" data-ref="_M/AR_TXS3_DATA_FAIL_CNT_M">AR_TXS3_DATA_FAIL_CNT_M</dfn>		0x00000f00</u></td></tr>
<tr><th id="1124">1124</th><td><u>#define <dfn class="macro" id="_M/AR_TXS3_DATA_FAIL_CNT_S" data-ref="_M/AR_TXS3_DATA_FAIL_CNT_S">AR_TXS3_DATA_FAIL_CNT_S</dfn>		8</u></td></tr>
<tr><th id="1125">1125</th><td><u>#define <dfn class="macro" id="_M/AR_TXS3_TX_DELIM_UNDERRUN" data-ref="_M/AR_TXS3_TX_DELIM_UNDERRUN">AR_TXS3_TX_DELIM_UNDERRUN</dfn>	0x00010000</u></td></tr>
<tr><th id="1126">1126</th><td><u>#define <dfn class="macro" id="_M/AR_TXS3_TX_DATA_UNDERRUN" data-ref="_M/AR_TXS3_TX_DATA_UNDERRUN">AR_TXS3_TX_DATA_UNDERRUN</dfn>	0x00020000</u></td></tr>
<tr><th id="1127">1127</th><td><i>/* Shortcut. */</i></td></tr>
<tr><th id="1128">1128</th><td><u>#define <dfn class="macro" id="_M/AR_TXS3_UNDERRUN" data-ref="_M/AR_TXS3_UNDERRUN">AR_TXS3_UNDERRUN</dfn>		\</u></td></tr>
<tr><th id="1129">1129</th><td><u>	(AR_TXS3_FIFO_UNDERRUN |	\</u></td></tr>
<tr><th id="1130">1130</th><td><u>	 AR_TXS3_TX_DELIM_UNDERRUN |	\</u></td></tr>
<tr><th id="1131">1131</th><td><u>	 AR_TXS3_TX_DATA_UNDERRUN)</u></td></tr>
<tr><th id="1132">1132</th><td></td></tr>
<tr><th id="1133">1133</th><td><i>/* Bits for ds_status8. */</i></td></tr>
<tr><th id="1134">1134</th><td><u>#define <dfn class="macro" id="_M/AR_TXS8_DONE" data-ref="_M/AR_TXS8_DONE">AR_TXS8_DONE</dfn>			0x00000001</u></td></tr>
<tr><th id="1135">1135</th><td><u>#define <dfn class="macro" id="_M/AR_TXS8_FINAL_IDX_M" data-ref="_M/AR_TXS8_FINAL_IDX_M">AR_TXS8_FINAL_IDX_M</dfn>		0x00600000</u></td></tr>
<tr><th id="1136">1136</th><td><u>#define <dfn class="macro" id="_M/AR_TXS8_FINAL_IDX_S" data-ref="_M/AR_TXS8_FINAL_IDX_S">AR_TXS8_FINAL_IDX_S</dfn>		21</u></td></tr>
<tr><th id="1137">1137</th><td></td></tr>
<tr><th id="1138">1138</th><td><i>/*</i></td></tr>
<tr><th id="1139">1139</th><td><i> * Rx status DMA descriptor.</i></td></tr>
<tr><th id="1140">1140</th><td><i> */</i></td></tr>
<tr><th id="1141">1141</th><td><b>struct</b> <dfn class="type def" id="ar_rx_status" title='ar_rx_status' data-ref="ar_rx_status" data-ref-filename="ar_rx_status">ar_rx_status</dfn> {</td></tr>
<tr><th id="1142">1142</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="ar_rx_status::ds_info" title='ar_rx_status::ds_info' data-ref="ar_rx_status::ds_info" data-ref-filename="ar_rx_status..ds_info">ds_info</dfn>;</td></tr>
<tr><th id="1143">1143</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="ar_rx_status::ds_status1" title='ar_rx_status::ds_status1' data-ref="ar_rx_status::ds_status1" data-ref-filename="ar_rx_status..ds_status1">ds_status1</dfn>;</td></tr>
<tr><th id="1144">1144</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="ar_rx_status::ds_status2" title='ar_rx_status::ds_status2' data-ref="ar_rx_status::ds_status2" data-ref-filename="ar_rx_status..ds_status2">ds_status2</dfn>;</td></tr>
<tr><th id="1145">1145</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="ar_rx_status::ds_status3" title='ar_rx_status::ds_status3' data-ref="ar_rx_status::ds_status3" data-ref-filename="ar_rx_status..ds_status3">ds_status3</dfn>;</td></tr>
<tr><th id="1146">1146</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="ar_rx_status::ds_status4" title='ar_rx_status::ds_status4' data-ref="ar_rx_status::ds_status4" data-ref-filename="ar_rx_status..ds_status4">ds_status4</dfn>;</td></tr>
<tr><th id="1147">1147</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="ar_rx_status::ds_status5" title='ar_rx_status::ds_status5' data-ref="ar_rx_status::ds_status5" data-ref-filename="ar_rx_status..ds_status5">ds_status5</dfn>;</td></tr>
<tr><th id="1148">1148</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="ar_rx_status::ds_status6" title='ar_rx_status::ds_status6' data-ref="ar_rx_status::ds_status6" data-ref-filename="ar_rx_status..ds_status6">ds_status6</dfn>;</td></tr>
<tr><th id="1149">1149</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="ar_rx_status::ds_status7" title='ar_rx_status::ds_status7' data-ref="ar_rx_status::ds_status7" data-ref-filename="ar_rx_status..ds_status7">ds_status7</dfn>;</td></tr>
<tr><th id="1150">1150</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="ar_rx_status::ds_status8" title='ar_rx_status::ds_status8' data-ref="ar_rx_status::ds_status8" data-ref-filename="ar_rx_status..ds_status8">ds_status8</dfn>;</td></tr>
<tr><th id="1151">1151</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="ar_rx_status::ds_status9" title='ar_rx_status::ds_status9' data-ref="ar_rx_status::ds_status9" data-ref-filename="ar_rx_status..ds_status9">ds_status9</dfn>;</td></tr>
<tr><th id="1152">1152</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="ar_rx_status::ds_status10" title='ar_rx_status::ds_status10' data-ref="ar_rx_status::ds_status10" data-ref-filename="ar_rx_status..ds_status10">ds_status10</dfn>;</td></tr>
<tr><th id="1153">1153</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="ar_rx_status::ds_status11" title='ar_rx_status::ds_status11' data-ref="ar_rx_status::ds_status11" data-ref-filename="ar_rx_status..ds_status11">ds_status11</dfn>;</td></tr>
<tr><th id="1154">1154</th><td>} <a class="macro" href="../../sys/cdefs.h.html#391" title="__attribute__((__packed__))" data-ref="_M/__packed">__packed</a>  <b>__attribute__</b>((aligned(<var>4</var>)));</td></tr>
<tr><th id="1155">1155</th><td></td></tr>
<tr><th id="1156">1156</th><td><i>/* Bits for ds_info. */</i></td></tr>
<tr><th id="1157">1157</th><td><u>#define <dfn class="macro" id="_M/AR_RXI_CTRL_STAT" data-ref="_M/AR_RXI_CTRL_STAT">AR_RXI_CTRL_STAT</dfn>		0x00004000</u></td></tr>
<tr><th id="1158">1158</th><td><u>#define <dfn class="macro" id="_M/AR_RXI_DESC_TX" data-ref="_M/AR_RXI_DESC_TX">AR_RXI_DESC_TX</dfn>			0x00008000</u></td></tr>
<tr><th id="1159">1159</th><td><u>#define <dfn class="macro" id="_M/AR_RXI_DESC_ID_M" data-ref="_M/AR_RXI_DESC_ID_M">AR_RXI_DESC_ID_M</dfn>		0xffff0000</u></td></tr>
<tr><th id="1160">1160</th><td><u>#define <dfn class="macro" id="_M/AR_RXI_DESC_ID_S" data-ref="_M/AR_RXI_DESC_ID_S">AR_RXI_DESC_ID_S</dfn>		16</u></td></tr>
<tr><th id="1161">1161</th><td></td></tr>
<tr><th id="1162">1162</th><td><i>/* Bits for ds_status1. */</i></td></tr>
<tr><th id="1163">1163</th><td><u>#define <dfn class="macro" id="_M/AR_RXS1_DONE" data-ref="_M/AR_RXS1_DONE">AR_RXS1_DONE</dfn>			0x00000001</u></td></tr>
<tr><th id="1164">1164</th><td><u>#define <dfn class="macro" id="_M/AR_RXS1_RATE_M" data-ref="_M/AR_RXS1_RATE_M">AR_RXS1_RATE_M</dfn>			0x000003fc</u></td></tr>
<tr><th id="1165">1165</th><td><u>#define <dfn class="macro" id="_M/AR_RXS1_RATE_S" data-ref="_M/AR_RXS1_RATE_S">AR_RXS1_RATE_S</dfn>			2</u></td></tr>
<tr><th id="1166">1166</th><td></td></tr>
<tr><th id="1167">1167</th><td><i>/* Bits for ds_status2. */</i></td></tr>
<tr><th id="1168">1168</th><td><u>#define <dfn class="macro" id="_M/AR_RXS2_DATA_LEN_M" data-ref="_M/AR_RXS2_DATA_LEN_M">AR_RXS2_DATA_LEN_M</dfn>		0x00000fff</u></td></tr>
<tr><th id="1169">1169</th><td><u>#define <dfn class="macro" id="_M/AR_RXS2_DATA_LEN_S" data-ref="_M/AR_RXS2_DATA_LEN_S">AR_RXS2_DATA_LEN_S</dfn>		0</u></td></tr>
<tr><th id="1170">1170</th><td></td></tr>
<tr><th id="1171">1171</th><td><i>/* Bits for ds_status4. */</i></td></tr>
<tr><th id="1172">1172</th><td><u>#define <dfn class="macro" id="_M/AR_RXS4_GI" data-ref="_M/AR_RXS4_GI">AR_RXS4_GI</dfn>			0x00000001</u></td></tr>
<tr><th id="1173">1173</th><td><u>#define <dfn class="macro" id="_M/AR_RXS4_ANTENNA_M" data-ref="_M/AR_RXS4_ANTENNA_M">AR_RXS4_ANTENNA_M</dfn>		0xffffff00</u></td></tr>
<tr><th id="1174">1174</th><td><u>#define <dfn class="macro" id="_M/AR_RXS4_ANTENNA_S" data-ref="_M/AR_RXS4_ANTENNA_S">AR_RXS4_ANTENNA_S</dfn>		8</u></td></tr>
<tr><th id="1175">1175</th><td></td></tr>
<tr><th id="1176">1176</th><td><i>/* Bits for ds_status5. */</i></td></tr>
<tr><th id="1177">1177</th><td><u>#define <dfn class="macro" id="_M/AR_RXS5_RSSI_COMBINED_M" data-ref="_M/AR_RXS5_RSSI_COMBINED_M">AR_RXS5_RSSI_COMBINED_M</dfn>		0xff000000</u></td></tr>
<tr><th id="1178">1178</th><td><u>#define <dfn class="macro" id="_M/AR_RXS5_RSSI_COMBINED_S" data-ref="_M/AR_RXS5_RSSI_COMBINED_S">AR_RXS5_RSSI_COMBINED_S</dfn>		24</u></td></tr>
<tr><th id="1179">1179</th><td></td></tr>
<tr><th id="1180">1180</th><td><i>/* Bits for ds_status11. */</i></td></tr>
<tr><th id="1181">1181</th><td><u>#define <dfn class="macro" id="_M/AR_RXS11_FRAME_OK" data-ref="_M/AR_RXS11_FRAME_OK">AR_RXS11_FRAME_OK</dfn>		0x00000002</u></td></tr>
<tr><th id="1182">1182</th><td><u>#define <dfn class="macro" id="_M/AR_RXS11_CRC_ERR" data-ref="_M/AR_RXS11_CRC_ERR">AR_RXS11_CRC_ERR</dfn>		0x00000004</u></td></tr>
<tr><th id="1183">1183</th><td><u>#define <dfn class="macro" id="_M/AR_RXS11_DECRYPT_CRC_ERR" data-ref="_M/AR_RXS11_DECRYPT_CRC_ERR">AR_RXS11_DECRYPT_CRC_ERR</dfn>	0x00000008</u></td></tr>
<tr><th id="1184">1184</th><td><u>#define <dfn class="macro" id="_M/AR_RXS11_PHY_ERR" data-ref="_M/AR_RXS11_PHY_ERR">AR_RXS11_PHY_ERR</dfn>		0x00000010</u></td></tr>
<tr><th id="1185">1185</th><td><u>#define <dfn class="macro" id="_M/AR_RXS11_PHY_ERR_CODE_M" data-ref="_M/AR_RXS11_PHY_ERR_CODE_M">AR_RXS11_PHY_ERR_CODE_M</dfn>		0x0000ff00</u></td></tr>
<tr><th id="1186">1186</th><td><u>#define <dfn class="macro" id="_M/AR_RXS11_PHY_ERR_CODE_S" data-ref="_M/AR_RXS11_PHY_ERR_CODE_S">AR_RXS11_PHY_ERR_CODE_S</dfn>		8</u></td></tr>
<tr><th id="1187">1187</th><td><u>#define <dfn class="macro" id="_M/AR_RXS11_MICHAEL_ERR" data-ref="_M/AR_RXS11_MICHAEL_ERR">AR_RXS11_MICHAEL_ERR</dfn>		0x00000020</u></td></tr>
<tr><th id="1188">1188</th><td></td></tr>
<tr><th id="1189">1189</th><td><i>/*</i></td></tr>
<tr><th id="1190">1190</th><td><i> * AR9003 family common ROM structures.</i></td></tr>
<tr><th id="1191">1191</th><td><i> */</i></td></tr>
<tr><th id="1192">1192</th><td><u>#define <dfn class="macro" id="_M/AR_EEP_COMPRESS_NONE" data-ref="_M/AR_EEP_COMPRESS_NONE">AR_EEP_COMPRESS_NONE</dfn>	0</u></td></tr>
<tr><th id="1193">1193</th><td><u>#define <dfn class="macro" id="_M/AR_EEP_COMPRESS_LZMA" data-ref="_M/AR_EEP_COMPRESS_LZMA">AR_EEP_COMPRESS_LZMA</dfn>	1</u></td></tr>
<tr><th id="1194">1194</th><td><u>#define <dfn class="macro" id="_M/AR_EEP_COMPRESS_PAIRS" data-ref="_M/AR_EEP_COMPRESS_PAIRS">AR_EEP_COMPRESS_PAIRS</dfn>	2</u></td></tr>
<tr><th id="1195">1195</th><td><u>#define <dfn class="macro" id="_M/AR_EEP_COMPRESS_BLOCK" data-ref="_M/AR_EEP_COMPRESS_BLOCK">AR_EEP_COMPRESS_BLOCK</dfn>	3</u></td></tr>
<tr><th id="1196">1196</th><td></td></tr>
<tr><th id="1197">1197</th><td><b>struct</b> <dfn class="type def" id="ar_cal_target_power_leg" title='ar_cal_target_power_leg' data-ref="ar_cal_target_power_leg" data-ref-filename="ar_cal_target_power_leg">ar_cal_target_power_leg</dfn> {</td></tr>
<tr><th id="1198">1198</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>	<dfn class="decl field" id="ar_cal_target_power_leg::tPow2x" title='ar_cal_target_power_leg::tPow2x' data-ref="ar_cal_target_power_leg::tPow2x" data-ref-filename="ar_cal_target_power_leg..tPow2x">tPow2x</dfn>[<var>4</var>];</td></tr>
<tr><th id="1199">1199</th><td>} <a class="macro" href="../../sys/cdefs.h.html#391" title="__attribute__((__packed__))" data-ref="_M/__packed">__packed</a>;</td></tr>
<tr><th id="1200">1200</th><td></td></tr>
<tr><th id="1201">1201</th><td><b>struct</b> <dfn class="type def" id="ar_cal_target_power_ht" title='ar_cal_target_power_ht' data-ref="ar_cal_target_power_ht" data-ref-filename="ar_cal_target_power_ht">ar_cal_target_power_ht</dfn> {</td></tr>
<tr><th id="1202">1202</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>	<dfn class="decl field" id="ar_cal_target_power_ht::tPow2x" title='ar_cal_target_power_ht::tPow2x' data-ref="ar_cal_target_power_ht::tPow2x" data-ref-filename="ar_cal_target_power_ht..tPow2x">tPow2x</dfn>[<var>14</var>];</td></tr>
<tr><th id="1203">1203</th><td>} <a class="macro" href="../../sys/cdefs.h.html#391" title="__attribute__((__packed__))" data-ref="_M/__packed">__packed</a>;</td></tr>
<tr><th id="1204">1204</th><td></td></tr>
<tr><th id="1205">1205</th><td><u>#<span data-ppcond="21">endif</span> /* _ARN9003REG_H_ */</u></td></tr>
<tr><th id="1206">1206</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='arn9003.c.html'>netbsd/sys/dev/ic/arn9003.c</a><br/>Generated on <em>2019-Jul-19</em> from project netbsd revision <em>f9da89e0d</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
