{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1665971031109 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1665971031116 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 16 20:43:50 2022 " "Processing started: Sun Oct 16 20:43:50 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1665971031116 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665971031116 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pwm -c pwm " "Command: quartus_map --read_settings_files=on --write_settings_files=off pwm -c pwm" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665971031116 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1665971031605 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1665971031605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pwm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pwm-arqpwm " "Found design unit 1: pwm-arqpwm" {  } { { "pwm.vhd" "" { Text "C:/intelFPGA_lite/18.1/VLSI/practica4/ejercicio2/pwm.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665971041320 ""} { "Info" "ISGN_ENTITY_NAME" "1 pwm " "Found entity 1: pwm" {  } { { "pwm.vhd" "" { Text "C:/intelFPGA_lite/18.1/VLSI/practica4/ejercicio2/pwm.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665971041320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665971041320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divf.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divf.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divf-arqdivf " "Found design unit 1: divf-arqdivf" {  } { { "divf.vhd" "" { Text "C:/intelFPGA_lite/18.1/VLSI/practica4/ejercicio2/divf.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665971041324 ""} { "Info" "ISGN_ENTITY_NAME" "1 divf " "Found entity 1: divf" {  } { { "divf.vhd" "" { Text "C:/intelFPGA_lite/18.1/VLSI/practica4/ejercicio2/divf.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665971041324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665971041324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "senal.vhd 2 1 " "Found 2 design units, including 1 entities, in source file senal.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 senal-arqsenal " "Found design unit 1: senal-arqsenal" {  } { { "senal.vhd" "" { Text "C:/intelFPGA_lite/18.1/VLSI/practica4/ejercicio2/senal.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665971041327 ""} { "Info" "ISGN_ENTITY_NAME" "1 senal " "Found entity 1: senal" {  } { { "senal.vhd" "" { Text "C:/intelFPGA_lite/18.1/VLSI/practica4/ejercicio2/senal.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665971041327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665971041327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "corri.vhd 2 1 " "Found 2 design units, including 1 entities, in source file corri.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 corri-a " "Found design unit 1: corri-a" {  } { { "corri.vhd" "" { Text "C:/intelFPGA_lite/18.1/VLSI/practica4/ejercicio2/corri.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665971041331 ""} { "Info" "ISGN_ENTITY_NAME" "1 corri " "Found entity 1: corri" {  } { { "corri.vhd" "" { Text "C:/intelFPGA_lite/18.1/VLSI/practica4/ejercicio2/corri.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665971041331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665971041331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "corrim.vhd 2 1 " "Found 2 design units, including 1 entities, in source file corrim.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 corrim-a " "Found design unit 1: corrim-a" {  } { { "corrim.vhd" "" { Text "C:/intelFPGA_lite/18.1/VLSI/practica4/ejercicio2/corrim.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665971041334 ""} { "Info" "ISGN_ENTITY_NAME" "1 corrim " "Found entity 1: corrim" {  } { { "corrim.vhd" "" { Text "C:/intelFPGA_lite/18.1/VLSI/practica4/ejercicio2/corrim.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665971041334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665971041334 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "pwm " "Elaborating entity \"pwm\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1665971041367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "divf divf:u1 A:arqdivf " "Elaborating entity \"divf\" using architecture \"A:arqdivf\" for hierarchy \"divf:u1\"" {  } { { "pwm.vhd" "u1" { Text "C:/intelFPGA_lite/18.1/VLSI/practica4/ejercicio2/pwm.vhd" 14 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665971041371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "senal senal:u2 A:arqsenal " "Elaborating entity \"senal\" using architecture \"A:arqsenal\" for hierarchy \"senal:u2\"" {  } { { "pwm.vhd" "u2" { Text "C:/intelFPGA_lite/18.1/VLSI/practica4/ejercicio2/pwm.vhd" 15 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665971041372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "divf divf:u11 A:arqdivf " "Elaborating entity \"divf\" using architecture \"A:arqdivf\" for hierarchy \"divf:u11\"" {  } { { "pwm.vhd" "u11" { Text "C:/intelFPGA_lite/18.1/VLSI/practica4/ejercicio2/pwm.vhd" 25 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665971041380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "corrim corrim:u12 A:a " "Elaborating entity \"corrim\" using architecture \"A:a\" for hierarchy \"corrim:u12\"" {  } { { "pwm.vhd" "u12" { Text "C:/intelFPGA_lite/18.1/VLSI/practica4/ejercicio2/pwm.vhd" 26 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665971041381 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s corrim.vhd(36) " "VHDL Process Statement warning at corrim.vhd(36): signal \"s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "corrim.vhd" "" { Text "C:/intelFPGA_lite/18.1/VLSI/practica4/ejercicio2/corrim.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1665971041386 "|pwm|corrim:u12"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s corrim.vhd(39) " "VHDL Process Statement warning at corrim.vhd(39): signal \"s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "corrim.vhd" "" { Text "C:/intelFPGA_lite/18.1/VLSI/practica4/ejercicio2/corrim.vhd" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1665971041387 "|pwm|corrim:u12"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s corrim.vhd(42) " "VHDL Process Statement warning at corrim.vhd(42): signal \"s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "corrim.vhd" "" { Text "C:/intelFPGA_lite/18.1/VLSI/practica4/ejercicio2/corrim.vhd" 42 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1665971041387 "|pwm|corrim:u12"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s corrim.vhd(45) " "VHDL Process Statement warning at corrim.vhd(45): signal \"s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "corrim.vhd" "" { Text "C:/intelFPGA_lite/18.1/VLSI/practica4/ejercicio2/corrim.vhd" 45 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1665971041387 "|pwm|corrim:u12"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s corrim.vhd(48) " "VHDL Process Statement warning at corrim.vhd(48): signal \"s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "corrim.vhd" "" { Text "C:/intelFPGA_lite/18.1/VLSI/practica4/ejercicio2/corrim.vhd" 48 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1665971041387 "|pwm|corrim:u12"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s corrim.vhd(51) " "VHDL Process Statement warning at corrim.vhd(51): signal \"s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "corrim.vhd" "" { Text "C:/intelFPGA_lite/18.1/VLSI/practica4/ejercicio2/corrim.vhd" 51 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1665971041387 "|pwm|corrim:u12"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s corrim.vhd(54) " "VHDL Process Statement warning at corrim.vhd(54): signal \"s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "corrim.vhd" "" { Text "C:/intelFPGA_lite/18.1/VLSI/practica4/ejercicio2/corrim.vhd" 54 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1665971041387 "|pwm|corrim:u12"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s corrim.vhd(57) " "VHDL Process Statement warning at corrim.vhd(57): signal \"s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "corrim.vhd" "" { Text "C:/intelFPGA_lite/18.1/VLSI/practica4/ejercicio2/corrim.vhd" 57 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1665971041387 "|pwm|corrim:u12"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s corrim.vhd(60) " "VHDL Process Statement warning at corrim.vhd(60): signal \"s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "corrim.vhd" "" { Text "C:/intelFPGA_lite/18.1/VLSI/practica4/ejercicio2/corrim.vhd" 60 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1665971041387 "|pwm|corrim:u12"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1665971041949 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1665971042408 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665971042408 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "165 " "Implemented 165 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1665971042443 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1665971042443 ""} { "Info" "ICUT_CUT_TM_LCELLS" "155 " "Implemented 155 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1665971042443 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1665971042443 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4785 " "Peak virtual memory: 4785 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1665971042459 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 16 20:44:02 2022 " "Processing ended: Sun Oct 16 20:44:02 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1665971042459 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1665971042459 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1665971042459 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1665971042459 ""}
