--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml top.twx top.ncd -o top.twr top.pcf

Design file:              top.ncd
Physical constraint file: top.pcf
Device,package,speed:     xc6slx9,ftg256,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 50 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1811 paths analyzed, 274 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.954ns.
--------------------------------------------------------------------------------

Paths for end point _i000001/num_20 (SLICE_X9Y16.D2), 26 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.046ns (requirement - (data path - clock path skew + uncertainty))
  Source:               _i000001/num_25 (FF)
  Destination:          _i000001/num_20 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.833ns (Levels of Logic = 3)
  Clock Path Skew:      -0.086ns (0.629 - 0.715)
  Source Clock:         sclk_BUFGP rising at 0.000ns
  Destination Clock:    sclk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: _i000001/num_25 to _i000001/num_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y15.AQ       Tcko                  0.430   _i000001/num<25>
                                                       _i000001/num_25
    SLICE_X9Y15.B3       net (fanout=3)        0.982   _i000001/num<25>
    SLICE_X9Y15.B        Tilo                  0.259   _i000001/num<25>
                                                       _i000001/GND_5_o_GND_5_o_equal_1_o<25>2
    SLICE_X11Y15.A4      net (fanout=2)        0.510   _i000001/GND_5_o_GND_5_o_equal_1_o<25>3
    SLICE_X11Y15.A       Tilo                  0.259   _i000001/num<16>
                                                       _i000001/GND_5_o_GND_5_o_equal_1_o<25>4_1
    SLICE_X9Y16.D2       net (fanout=12)       1.020   _i000001/GND_5_o_GND_5_o_equal_1_o<25>41
    SLICE_X9Y16.CLK      Tas                   0.373   _i000001/num<20>
                                                       _i000001/Mcount_num_eqn_201
                                                       _i000001/num_20
    -------------------------------------------------  ---------------------------
    Total                                      3.833ns (1.321ns logic, 2.512ns route)
                                                       (34.5% logic, 65.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.182ns (requirement - (data path - clock path skew + uncertainty))
  Source:               _i000001/num_11 (FF)
  Destination:          _i000001/num_20 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.697ns (Levels of Logic = 3)
  Clock Path Skew:      -0.086ns (0.629 - 0.715)
  Source Clock:         sclk_BUFGP rising at 0.000ns
  Destination Clock:    sclk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: _i000001/num_11 to _i000001/num_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y14.AQ       Tcko                  0.430   _i000001/num<13>
                                                       _i000001/num_11
    SLICE_X9Y14.D1       net (fanout=3)        0.755   _i000001/num<11>
    SLICE_X9Y14.D        Tilo                  0.259   _i000001/num<13>
                                                       _i000001/GND_5_o_GND_5_o_equal_1_o<25>1
    SLICE_X11Y15.A3      net (fanout=2)        0.601   _i000001/GND_5_o_GND_5_o_equal_1_o<25>
    SLICE_X11Y15.A       Tilo                  0.259   _i000001/num<16>
                                                       _i000001/GND_5_o_GND_5_o_equal_1_o<25>4_1
    SLICE_X9Y16.D2       net (fanout=12)       1.020   _i000001/GND_5_o_GND_5_o_equal_1_o<25>41
    SLICE_X9Y16.CLK      Tas                   0.373   _i000001/num<20>
                                                       _i000001/Mcount_num_eqn_201
                                                       _i000001/num_20
    -------------------------------------------------  ---------------------------
    Total                                      3.697ns (1.321ns logic, 2.376ns route)
                                                       (35.7% logic, 64.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.188ns (requirement - (data path - clock path skew + uncertainty))
  Source:               _i000001/num_17 (FF)
  Destination:          _i000001/num_20 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.777ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         sclk_BUFGP rising at 0.000ns
  Destination Clock:    sclk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: _i000001/num_17 to _i000001/num_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y16.AQ       Tcko                  0.430   _i000001/num<20>
                                                       _i000001/num_17
    SLICE_X9Y15.B2       net (fanout=3)        0.926   _i000001/num<17>
    SLICE_X9Y15.B        Tilo                  0.259   _i000001/num<25>
                                                       _i000001/GND_5_o_GND_5_o_equal_1_o<25>2
    SLICE_X11Y15.A4      net (fanout=2)        0.510   _i000001/GND_5_o_GND_5_o_equal_1_o<25>3
    SLICE_X11Y15.A       Tilo                  0.259   _i000001/num<16>
                                                       _i000001/GND_5_o_GND_5_o_equal_1_o<25>4_1
    SLICE_X9Y16.D2       net (fanout=12)       1.020   _i000001/GND_5_o_GND_5_o_equal_1_o<25>41
    SLICE_X9Y16.CLK      Tas                   0.373   _i000001/num<20>
                                                       _i000001/Mcount_num_eqn_201
                                                       _i000001/num_20
    -------------------------------------------------  ---------------------------
    Total                                      3.777ns (1.321ns logic, 2.456ns route)
                                                       (35.0% logic, 65.0% route)

--------------------------------------------------------------------------------

Paths for end point _i000001/num_8 (SLICE_X10Y14.B3), 26 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.053ns (requirement - (data path - clock path skew + uncertainty))
  Source:               _i000001/num_25 (FF)
  Destination:          _i000001/num_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.894ns (Levels of Logic = 3)
  Clock Path Skew:      -0.018ns (0.324 - 0.342)
  Source Clock:         sclk_BUFGP rising at 0.000ns
  Destination Clock:    sclk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: _i000001/num_25 to _i000001/num_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y15.AQ       Tcko                  0.430   _i000001/num<25>
                                                       _i000001/num_25
    SLICE_X9Y15.B3       net (fanout=3)        0.982   _i000001/num<25>
    SLICE_X9Y15.B        Tilo                  0.259   _i000001/num<25>
                                                       _i000001/GND_5_o_GND_5_o_equal_1_o<25>2
    SLICE_X9Y13.A1       net (fanout=2)        0.760   _i000001/GND_5_o_GND_5_o_equal_1_o<25>3
    SLICE_X9Y13.A        Tilo                  0.259   _i000001/num<2>
                                                       _i000001/GND_5_o_GND_5_o_equal_1_o<25>4
    SLICE_X10Y14.B3      net (fanout=14)       0.855   _i000001/GND_5_o_GND_5_o_equal_1_o
    SLICE_X10Y14.CLK     Tas                   0.349   _i000001/num<10>
                                                       _i000001/Mcount_num_eqn_81
                                                       _i000001/num_8
    -------------------------------------------------  ---------------------------
    Total                                      3.894ns (1.297ns logic, 2.597ns route)
                                                       (33.3% logic, 66.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.164ns (requirement - (data path - clock path skew + uncertainty))
  Source:               _i000001/num_17 (FF)
  Destination:          _i000001/num_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.838ns (Levels of Logic = 3)
  Clock Path Skew:      0.037ns (0.690 - 0.653)
  Source Clock:         sclk_BUFGP rising at 0.000ns
  Destination Clock:    sclk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: _i000001/num_17 to _i000001/num_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y16.AQ       Tcko                  0.430   _i000001/num<20>
                                                       _i000001/num_17
    SLICE_X9Y15.B2       net (fanout=3)        0.926   _i000001/num<17>
    SLICE_X9Y15.B        Tilo                  0.259   _i000001/num<25>
                                                       _i000001/GND_5_o_GND_5_o_equal_1_o<25>2
    SLICE_X9Y13.A1       net (fanout=2)        0.760   _i000001/GND_5_o_GND_5_o_equal_1_o<25>3
    SLICE_X9Y13.A        Tilo                  0.259   _i000001/num<2>
                                                       _i000001/GND_5_o_GND_5_o_equal_1_o<25>4
    SLICE_X10Y14.B3      net (fanout=14)       0.855   _i000001/GND_5_o_GND_5_o_equal_1_o
    SLICE_X10Y14.CLK     Tas                   0.349   _i000001/num<10>
                                                       _i000001/Mcount_num_eqn_81
                                                       _i000001/num_8
    -------------------------------------------------  ---------------------------
    Total                                      3.838ns (1.297ns logic, 2.541ns route)
                                                       (33.8% logic, 66.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.263ns (requirement - (data path - clock path skew + uncertainty))
  Source:               _i000001/num_7 (FF)
  Destination:          _i000001/num_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.702ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         sclk_BUFGP rising at 0.000ns
  Destination Clock:    sclk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: _i000001/num_7 to _i000001/num_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y14.AQ      Tcko                  0.476   _i000001/num<10>
                                                       _i000001/num_7
    SLICE_X9Y15.B1       net (fanout=3)        0.744   _i000001/num<7>
    SLICE_X9Y15.B        Tilo                  0.259   _i000001/num<25>
                                                       _i000001/GND_5_o_GND_5_o_equal_1_o<25>2
    SLICE_X9Y13.A1       net (fanout=2)        0.760   _i000001/GND_5_o_GND_5_o_equal_1_o<25>3
    SLICE_X9Y13.A        Tilo                  0.259   _i000001/num<2>
                                                       _i000001/GND_5_o_GND_5_o_equal_1_o<25>4
    SLICE_X10Y14.B3      net (fanout=14)       0.855   _i000001/GND_5_o_GND_5_o_equal_1_o
    SLICE_X10Y14.CLK     Tas                   0.349   _i000001/num<10>
                                                       _i000001/Mcount_num_eqn_81
                                                       _i000001/num_8
    -------------------------------------------------  ---------------------------
    Total                                      3.702ns (1.343ns logic, 2.359ns route)
                                                       (36.3% logic, 63.7% route)

--------------------------------------------------------------------------------

Paths for end point _i000001/num_7 (SLICE_X10Y14.A4), 26 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.168ns (requirement - (data path - clock path skew + uncertainty))
  Source:               _i000001/num_25 (FF)
  Destination:          _i000001/num_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.779ns (Levels of Logic = 3)
  Clock Path Skew:      -0.018ns (0.324 - 0.342)
  Source Clock:         sclk_BUFGP rising at 0.000ns
  Destination Clock:    sclk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: _i000001/num_25 to _i000001/num_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y15.AQ       Tcko                  0.430   _i000001/num<25>
                                                       _i000001/num_25
    SLICE_X9Y15.B3       net (fanout=3)        0.982   _i000001/num<25>
    SLICE_X9Y15.B        Tilo                  0.259   _i000001/num<25>
                                                       _i000001/GND_5_o_GND_5_o_equal_1_o<25>2
    SLICE_X9Y13.A1       net (fanout=2)        0.760   _i000001/GND_5_o_GND_5_o_equal_1_o<25>3
    SLICE_X9Y13.A        Tilo                  0.259   _i000001/num<2>
                                                       _i000001/GND_5_o_GND_5_o_equal_1_o<25>4
    SLICE_X10Y14.A4      net (fanout=14)       0.740   _i000001/GND_5_o_GND_5_o_equal_1_o
    SLICE_X10Y14.CLK     Tas                   0.349   _i000001/num<10>
                                                       _i000001/Mcount_num_eqn_71
                                                       _i000001/num_7
    -------------------------------------------------  ---------------------------
    Total                                      3.779ns (1.297ns logic, 2.482ns route)
                                                       (34.3% logic, 65.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.279ns (requirement - (data path - clock path skew + uncertainty))
  Source:               _i000001/num_17 (FF)
  Destination:          _i000001/num_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.723ns (Levels of Logic = 3)
  Clock Path Skew:      0.037ns (0.690 - 0.653)
  Source Clock:         sclk_BUFGP rising at 0.000ns
  Destination Clock:    sclk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: _i000001/num_17 to _i000001/num_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y16.AQ       Tcko                  0.430   _i000001/num<20>
                                                       _i000001/num_17
    SLICE_X9Y15.B2       net (fanout=3)        0.926   _i000001/num<17>
    SLICE_X9Y15.B        Tilo                  0.259   _i000001/num<25>
                                                       _i000001/GND_5_o_GND_5_o_equal_1_o<25>2
    SLICE_X9Y13.A1       net (fanout=2)        0.760   _i000001/GND_5_o_GND_5_o_equal_1_o<25>3
    SLICE_X9Y13.A        Tilo                  0.259   _i000001/num<2>
                                                       _i000001/GND_5_o_GND_5_o_equal_1_o<25>4
    SLICE_X10Y14.A4      net (fanout=14)       0.740   _i000001/GND_5_o_GND_5_o_equal_1_o
    SLICE_X10Y14.CLK     Tas                   0.349   _i000001/num<10>
                                                       _i000001/Mcount_num_eqn_71
                                                       _i000001/num_7
    -------------------------------------------------  ---------------------------
    Total                                      3.723ns (1.297ns logic, 2.426ns route)
                                                       (34.8% logic, 65.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.378ns (requirement - (data path - clock path skew + uncertainty))
  Source:               _i000001/num_7 (FF)
  Destination:          _i000001/num_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.587ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         sclk_BUFGP rising at 0.000ns
  Destination Clock:    sclk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: _i000001/num_7 to _i000001/num_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y14.AQ      Tcko                  0.476   _i000001/num<10>
                                                       _i000001/num_7
    SLICE_X9Y15.B1       net (fanout=3)        0.744   _i000001/num<7>
    SLICE_X9Y15.B        Tilo                  0.259   _i000001/num<25>
                                                       _i000001/GND_5_o_GND_5_o_equal_1_o<25>2
    SLICE_X9Y13.A1       net (fanout=2)        0.760   _i000001/GND_5_o_GND_5_o_equal_1_o<25>3
    SLICE_X9Y13.A        Tilo                  0.259   _i000001/num<2>
                                                       _i000001/GND_5_o_GND_5_o_equal_1_o<25>4
    SLICE_X10Y14.A4      net (fanout=14)       0.740   _i000001/GND_5_o_GND_5_o_equal_1_o
    SLICE_X10Y14.CLK     Tas                   0.349   _i000001/num<10>
                                                       _i000001/Mcount_num_eqn_71
                                                       _i000001/num_7
    -------------------------------------------------  ---------------------------
    Total                                      3.587ns (1.343ns logic, 2.244ns route)
                                                       (37.4% logic, 62.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point inst_uart_rx/rx_flag (SLICE_X14Y41.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.435ns (requirement - (clock path skew + uncertainty - data path))
  Source:               inst_uart_rx/rx_flag (FF)
  Destination:          inst_uart_rx/rx_flag (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.435ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         sclk_BUFGP rising at 20.000ns
  Destination Clock:    sclk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: inst_uart_rx/rx_flag to inst_uart_rx/rx_flag
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y41.AQ      Tcko                  0.200   inst_uart_rx/rx_flag
                                                       inst_uart_rx/rx_flag
    SLICE_X14Y41.A6      net (fanout=15)       0.045   inst_uart_rx/rx_flag
    SLICE_X14Y41.CLK     Tah         (-Th)    -0.190   inst_uart_rx/rx_flag
                                                       inst_uart_rx/rx_flag_rstpot
                                                       inst_uart_rx/rx_flag
    -------------------------------------------------  ---------------------------
    Total                                      0.435ns (0.390ns logic, 0.045ns route)
                                                       (89.7% logic, 10.3% route)

--------------------------------------------------------------------------------

Paths for end point inst_uart_tx/bit_cnt_0 (SLICE_X11Y37.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.436ns (requirement - (clock path skew + uncertainty - data path))
  Source:               inst_uart_tx/bit_cnt_3 (FF)
  Destination:          inst_uart_tx/bit_cnt_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.436ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         sclk_BUFGP rising at 20.000ns
  Destination Clock:    sclk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: inst_uart_tx/bit_cnt_3 to inst_uart_tx/bit_cnt_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y37.BQ      Tcko                  0.198   inst_uart_tx/bit_cnt<3>
                                                       inst_uart_tx/bit_cnt_3
    SLICE_X11Y37.B5      net (fanout=5)        0.083   inst_uart_tx/bit_cnt<3>
    SLICE_X11Y37.CLK     Tah         (-Th)    -0.155   inst_uart_tx/bit_cnt<3>
                                                       inst_uart_tx/Mcount_bit_cnt_xor<0>11
                                                       inst_uart_tx/bit_cnt_0
    -------------------------------------------------  ---------------------------
    Total                                      0.436ns (0.353ns logic, 0.083ns route)
                                                       (81.0% logic, 19.0% route)

--------------------------------------------------------------------------------

Paths for end point inst_uart_tx/tx_flag (SLICE_X11Y38.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.456ns (requirement - (clock path skew + uncertainty - data path))
  Source:               inst_uart_tx/tx_flag (FF)
  Destination:          inst_uart_tx/tx_flag (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.456ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         sclk_BUFGP rising at 20.000ns
  Destination Clock:    sclk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: inst_uart_tx/tx_flag to inst_uart_tx/tx_flag
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y38.AQ      Tcko                  0.198   inst_uart_tx/tx_flag
                                                       inst_uart_tx/tx_flag
    SLICE_X11Y38.A6      net (fanout=16)       0.043   inst_uart_tx/tx_flag
    SLICE_X11Y38.CLK     Tah         (-Th)    -0.215   inst_uart_tx/tx_flag
                                                       inst_uart_tx/tx_flag_rstpot
                                                       inst_uart_tx/tx_flag
    -------------------------------------------------  ---------------------------
    Total                                      0.456ns (0.413ns logic, 0.043ns route)
                                                       (90.6% logic, 9.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: sclk_BUFGP/BUFG/I0
  Logical resource: sclk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: sclk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: inst_uart_rx/rx_r3/CLK
  Logical resource: inst_uart_rx/Mshreg_rx_r2/CLK
  Location pin: SLICE_X16Y41.CLK
  Clock network: sclk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: inst_uart_rx/rx_data<7>/CLK
  Logical resource: inst_uart_rx/rx_data_0/CK
  Location pin: SLICE_X12Y38.CLK
  Clock network: sclk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock sclk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sclk           |    3.954|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1811 paths, 0 nets, and 442 connections

Design statistics:
   Minimum period:   3.954ns{1}   (Maximum frequency: 252.908MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Jul 09 16:14:58 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4572 MB



