INTSTYLE=ise
INFILE=/home/avlixa/FPGA/ZXDOS/jupiter_ace_spartan6/test4/v4/tld_jace_v4.ncd
OUTFILE=/home/avlixa/FPGA/ZXDOS/jupiter_ace_spartan6/test4/v4/tld_jace_v4.bit
FAMILY=Spartan6
PART=xc6slx16-2ftg256
WORKINGDIR=/home/avlixa/FPGA/ZXDOS/jupiter_ace_spartan6/test4/v4
LICENSE=WebPack
USER_INFO=__0_0_0
