#-----------------------------------------------------------
# Vivado v2014.2
# SW Build 932637 on Wed Jun 11 13:24:38 MDT 2014
# IP Build 924643 on Fri May 30 09:20:16 MDT 2014
# Start of session at: Sat May 06 01:28:44 2017
# Process ID: 3528
# Log file: V:/4_VHDL_labo/__OPDRACHTEN/VHDL_C/VHDL-Project_github/BCD_teller_V02/BCD_teller_V02.runs/synth_1/Eight_Digit_BCD_teller.vds
# Journal file: V:/4_VHDL_labo/__OPDRACHTEN/VHDL_C/VHDL-Project_github/BCD_teller_V02/BCD_teller_V02.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source Eight_Digit_BCD_teller.tcl
# set_param gui.test TreeTableDev
# set_msg_config -id {HDL 9-1061} -limit 100000
# set_msg_config -id {HDL 9-1654} -limit 100000
# create_project -in_memory -part xc7a100tcsg324-1
CRITICAL WARNING: [Board 49-4] Problem parsing board_part file - C:/Xilinx/Vivado/2014.2/data/boards/board_parts/kintex7/kc705/0.9/board_part.xml, The board part 'xc7k325tffg900-2' is either not supported or invalid.
CRITICAL WARNING: [Board 49-4] Problem parsing board_part file - C:/Xilinx/Vivado/2014.2/data/boards/board_parts/kintex7/kc705/1.0/board_part.xml, The board part 'xc7k325tffg900-2' is either not supported or invalid.
CRITICAL WARNING: [Board 49-4] Problem parsing board_part file - C:/Xilinx/Vivado/2014.2/data/boards/board_parts/zynq/zc706/0.9/board_part.xml, The board part 'xc7z045ffg900-2' is either not supported or invalid.
CRITICAL WARNING: [Board 49-4] Problem parsing board_part file - C:/Xilinx/Vivado/2014.2/data/boards/board_parts/zynq/zc706/1.0/board_part.xml, The board part 'xc7z045ffg900-2' is either not supported or invalid.
# set_property target_language VHDL [current_project]
# set_param project.compositeFile.enableAutoGeneration 0
# set_property default_lib xil_defaultlib [current_project]
# read_vhdl -library xil_defaultlib {
#   V:/4_VHDL_labo/__OPDRACHTEN/VHDL_C/VHDL-Project_github/BCD_teller_V02/BCD_teller_V02.srcs/sources_1/new/Teller.vhd
#   V:/4_VHDL_labo/__OPDRACHTEN/VHDL_C/VHDL-Project_github/BCD_teller_V02/BCD_teller_V02.srcs/sources_1/new/Segment.vhd
#   V:/4_VHDL_labo/__OPDRACHTEN/VHDL_C/VHDL-Project_github/BCD_teller_V02/BCD_teller_V02.srcs/sources_1/new/Scan_teller.vhd
#   V:/4_VHDL_labo/__OPDRACHTEN/VHDL_C/VHDL-Project_github/BCD_teller_V02/BCD_teller_V02.srcs/sources_1/new/MUX.vhd
#   V:/4_VHDL_labo/__OPDRACHTEN/VHDL_C/VHDL-Project_github/BCD_teller_V02/BCD_teller_V02.srcs/sources_1/new/DEMUX.vhd
#   V:/4_VHDL_labo/__OPDRACHTEN/VHDL_C/VHDL-Project_github/BCD_teller_V02/BCD_teller_V02.srcs/sources_1/new/8Digit_BCD_teller.vhd
# }
# read_xdc V:/4_VHDL_labo/__OPDRACHTEN/VHDL_C/VHDL-Project_github/BCD_teller_V02/BCD_teller_V02.srcs/constrs_1/imports/Downloads/Nexys4_Master.xdc
# set_property used_in_implementation false [get_files V:/4_VHDL_labo/__OPDRACHTEN/VHDL_C/VHDL-Project_github/BCD_teller_V02/BCD_teller_V02.srcs/constrs_1/imports/Downloads/Nexys4_Master.xdc]
# set_param synth.vivado.isSynthRun true
# set_property webtalk.parent_dir V:/4_VHDL_labo/__OPDRACHTEN/VHDL_C/VHDL-Project_github/BCD_teller_V02/BCD_teller_V02.cache/wt [current_project]
# set_property parent.project_dir V:/4_VHDL_labo/__OPDRACHTEN/VHDL_C/VHDL-Project_github/BCD_teller_V02 [current_project]
# catch { write_hwdef -file Eight_Digit_BCD_teller.hwdef }
INFO: [Vivado_Tcl 4-279] hardware handoff file cannot be generated as there is no block diagram instance in the design
# synth_design -top Eight_Digit_BCD_teller -part xc7a100tcsg324-1
Command: synth_design -top Eight_Digit_BCD_teller -part xc7a100tcsg324-1

Starting synthesis...

Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 231.051 ; gain = 79.359
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Eight_Digit_BCD_teller' [V:/4_VHDL_labo/__OPDRACHTEN/VHDL_C/VHDL-Project_github/BCD_teller_V02/BCD_teller_V02.srcs/sources_1/new/8Digit_BCD_teller.vhd:29]
	Parameter Dist1 bound to: 250000 - type: integer 
	Parameter Dist2 bound to: 5000000 - type: integer 
INFO: [Synth 8-638] synthesizing module 'Scan_teller' [V:/4_VHDL_labo/__OPDRACHTEN/VHDL_C/VHDL-Project_github/BCD_teller_V02/BCD_teller_V02.srcs/sources_1/new/Scan_teller.vhd:25]
	Parameter Max_cntr1 bound to: 250000 - type: integer 
	Parameter Max_cntr2 bound to: 5000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Scan_teller' (1#1) [V:/4_VHDL_labo/__OPDRACHTEN/VHDL_C/VHDL-Project_github/BCD_teller_V02/BCD_teller_V02.srcs/sources_1/new/Scan_teller.vhd:25]
INFO: [Synth 8-638] synthesizing module 'MUX' [V:/4_VHDL_labo/__OPDRACHTEN/VHDL_C/VHDL-Project_github/BCD_teller_V02/BCD_teller_V02.srcs/sources_1/new/MUX.vhd:25]
INFO: [Synth 8-3491] module 'enkele_Teller' declared at 'V:/4_VHDL_labo/__OPDRACHTEN/VHDL_C/VHDL-Project_github/BCD_teller_V02/BCD_teller_V02.srcs/sources_1/new/Teller.vhd:14' bound to instance 'tel' of component 'enkele_Teller' [V:/4_VHDL_labo/__OPDRACHTEN/VHDL_C/VHDL-Project_github/BCD_teller_V02/BCD_teller_V02.srcs/sources_1/new/MUX.vhd:46]
INFO: [Synth 8-638] synthesizing module 'enkele_Teller' [V:/4_VHDL_labo/__OPDRACHTEN/VHDL_C/VHDL-Project_github/BCD_teller_V02/BCD_teller_V02.srcs/sources_1/new/Teller.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'enkele_Teller' (2#1) [V:/4_VHDL_labo/__OPDRACHTEN/VHDL_C/VHDL-Project_github/BCD_teller_V02/BCD_teller_V02.srcs/sources_1/new/Teller.vhd:24]
INFO: [Synth 8-3491] module 'enkele_Teller' declared at 'V:/4_VHDL_labo/__OPDRACHTEN/VHDL_C/VHDL-Project_github/BCD_teller_V02/BCD_teller_V02.srcs/sources_1/new/Teller.vhd:14' bound to instance 'tel' of component 'enkele_Teller' [V:/4_VHDL_labo/__OPDRACHTEN/VHDL_C/VHDL-Project_github/BCD_teller_V02/BCD_teller_V02.srcs/sources_1/new/MUX.vhd:52]
INFO: [Synth 8-3491] module 'enkele_Teller' declared at 'V:/4_VHDL_labo/__OPDRACHTEN/VHDL_C/VHDL-Project_github/BCD_teller_V02/BCD_teller_V02.srcs/sources_1/new/Teller.vhd:14' bound to instance 'tel' of component 'enkele_Teller' [V:/4_VHDL_labo/__OPDRACHTEN/VHDL_C/VHDL-Project_github/BCD_teller_V02/BCD_teller_V02.srcs/sources_1/new/MUX.vhd:52]
INFO: [Synth 8-3491] module 'enkele_Teller' declared at 'V:/4_VHDL_labo/__OPDRACHTEN/VHDL_C/VHDL-Project_github/BCD_teller_V02/BCD_teller_V02.srcs/sources_1/new/Teller.vhd:14' bound to instance 'tel' of component 'enkele_Teller' [V:/4_VHDL_labo/__OPDRACHTEN/VHDL_C/VHDL-Project_github/BCD_teller_V02/BCD_teller_V02.srcs/sources_1/new/MUX.vhd:52]
INFO: [Synth 8-3491] module 'enkele_Teller' declared at 'V:/4_VHDL_labo/__OPDRACHTEN/VHDL_C/VHDL-Project_github/BCD_teller_V02/BCD_teller_V02.srcs/sources_1/new/Teller.vhd:14' bound to instance 'tel' of component 'enkele_Teller' [V:/4_VHDL_labo/__OPDRACHTEN/VHDL_C/VHDL-Project_github/BCD_teller_V02/BCD_teller_V02.srcs/sources_1/new/MUX.vhd:52]
INFO: [Synth 8-3491] module 'enkele_Teller' declared at 'V:/4_VHDL_labo/__OPDRACHTEN/VHDL_C/VHDL-Project_github/BCD_teller_V02/BCD_teller_V02.srcs/sources_1/new/Teller.vhd:14' bound to instance 'tel' of component 'enkele_Teller' [V:/4_VHDL_labo/__OPDRACHTEN/VHDL_C/VHDL-Project_github/BCD_teller_V02/BCD_teller_V02.srcs/sources_1/new/MUX.vhd:52]
INFO: [Synth 8-3491] module 'enkele_Teller' declared at 'V:/4_VHDL_labo/__OPDRACHTEN/VHDL_C/VHDL-Project_github/BCD_teller_V02/BCD_teller_V02.srcs/sources_1/new/Teller.vhd:14' bound to instance 'tel' of component 'enkele_Teller' [V:/4_VHDL_labo/__OPDRACHTEN/VHDL_C/VHDL-Project_github/BCD_teller_V02/BCD_teller_V02.srcs/sources_1/new/MUX.vhd:52]
INFO: [Synth 8-3491] module 'enkele_Teller' declared at 'V:/4_VHDL_labo/__OPDRACHTEN/VHDL_C/VHDL-Project_github/BCD_teller_V02/BCD_teller_V02.srcs/sources_1/new/Teller.vhd:14' bound to instance 'tel' of component 'enkele_Teller' [V:/4_VHDL_labo/__OPDRACHTEN/VHDL_C/VHDL-Project_github/BCD_teller_V02/BCD_teller_V02.srcs/sources_1/new/MUX.vhd:52]
WARNING: [Synth 8-3848] Net led in module/entity MUX does not have driver. [V:/4_VHDL_labo/__OPDRACHTEN/VHDL_C/VHDL-Project_github/BCD_teller_V02/BCD_teller_V02.srcs/sources_1/new/MUX.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'MUX' (3#1) [V:/4_VHDL_labo/__OPDRACHTEN/VHDL_C/VHDL-Project_github/BCD_teller_V02/BCD_teller_V02.srcs/sources_1/new/MUX.vhd:25]
INFO: [Synth 8-638] synthesizing module 'DEMUX' [V:/4_VHDL_labo/__OPDRACHTEN/VHDL_C/VHDL-Project_github/BCD_teller_V02/BCD_teller_V02.srcs/sources_1/new/DEMUX.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'DEMUX' (4#1) [V:/4_VHDL_labo/__OPDRACHTEN/VHDL_C/VHDL-Project_github/BCD_teller_V02/BCD_teller_V02.srcs/sources_1/new/DEMUX.vhd:17]
INFO: [Synth 8-638] synthesizing module 'Segment' [V:/4_VHDL_labo/__OPDRACHTEN/VHDL_C/VHDL-Project_github/BCD_teller_V02/BCD_teller_V02.srcs/sources_1/new/Segment.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'Segment' (5#1) [V:/4_VHDL_labo/__OPDRACHTEN/VHDL_C/VHDL-Project_github/BCD_teller_V02/BCD_teller_V02.srcs/sources_1/new/Segment.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'Eight_Digit_BCD_teller' (6#1) [V:/4_VHDL_labo/__OPDRACHTEN/VHDL_C/VHDL-Project_github/BCD_teller_V02/BCD_teller_V02.srcs/sources_1/new/8Digit_BCD_teller.vhd:29]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 254.254 ; gain = 102.563
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Optimization
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
Loading clock regions from C:/Xilinx/Vivado/2014.2/data\parts/xilinx/artix7/artix7/xc7a100t/ClockRegion.xml
Loading clock buffers from C:/Xilinx/Vivado/2014.2/data\parts/xilinx/artix7/artix7/xc7a100t/ClockBuffers.xml
Loading clock placement rules from C:/Xilinx/Vivado/2014.2/data/parts/xilinx/artix7/ClockPlacerRules.xml
Loading package pin functions from C:/Xilinx/Vivado/2014.2/data\parts/xilinx/artix7/PinFunctions.xml...
Loading package from C:/Xilinx/Vivado/2014.2/data\parts/xilinx/artix7/artix7/xc7a100t/csg324/Package.xml
Loading io standards from C:/Xilinx/Vivado/2014.2/data\./parts/xilinx/artix7/IOStandards.xml
Loading device configuration modes from C:/Xilinx/Vivado/2014.2/data\parts/xilinx/artix7/ConfigModes.xml

Processing XDC Constraints
Parsing XDC File [V:/4_VHDL_labo/__OPDRACHTEN/VHDL_C/VHDL-Project_github/BCD_teller_V02/BCD_teller_V02.srcs/constrs_1/imports/Downloads/Nexys4_Master.xdc]
Finished Parsing XDC File [V:/4_VHDL_labo/__OPDRACHTEN/VHDL_C/VHDL-Project_github/BCD_teller_V02/BCD_teller_V02.srcs/constrs_1/imports/Downloads/Nexys4_Master.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

---------------------------------------------------------------------------------
Start RTL Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 383.910 ; gain = 232.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 383.910 ; gain = 232.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 383.910 ; gain = 232.219
---------------------------------------------------------------------------------
WARNING: [Synth 8-3848] Net led in module/entity MUX does not have driver. [V:/4_VHDL_labo/__OPDRACHTEN/VHDL_C/VHDL-Project_github/BCD_teller_V02/BCD_teller_V02.srcs/sources_1/new/MUX.vhd:21]

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 9     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	  13 Input      8 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	  11 Input      4 Bit        Muxes := 16    
	   2 Input      4 Bit        Muxes := 11    
	   2 Input      1 Bit        Muxes := 26    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Eight_Digit_BCD_teller 
Detailed RTL Component Info : 
Module Scan_teller 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module enkele_Teller 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	  11 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module MUX 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module DEMUX 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      8 Bit        Muxes := 1     
Module Segment 
Detailed RTL Component Info : 
+---Muxes : 
	  13 Input      8 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Workers Ready, Starting Parallel Section  : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 392.785 ; gain = 241.094
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3331] design Eight_Digit_BCD_teller has unconnected port led[8]
WARNING: [Synth 8-3331] design Eight_Digit_BCD_teller has unconnected port led[7]
WARNING: [Synth 8-3331] design Eight_Digit_BCD_teller has unconnected port led[6]
WARNING: [Synth 8-3331] design Eight_Digit_BCD_teller has unconnected port led[5]
WARNING: [Synth 8-3331] design Eight_Digit_BCD_teller has unconnected port led[4]
WARNING: [Synth 8-3331] design Eight_Digit_BCD_teller has unconnected port led[3]
WARNING: [Synth 8-3331] design Eight_Digit_BCD_teller has unconnected port led[2]
WARNING: [Synth 8-3331] design Eight_Digit_BCD_teller has unconnected port led[1]
WARNING: [Synth 8-3331] design Eight_Digit_BCD_teller has unconnected port led[0]
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 392.910 ; gain = 241.219
---------------------------------------------------------------------------------
Finished Parallel Reinfer  : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 392.910 ; gain = 241.219
---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 403.449 ; gain = 251.758
---------------------------------------------------------------------------------
Finished Parallel Area Opt  : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 403.449 ; gain = 251.758
Finished Parallel Section  : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 403.449 ; gain = 251.758
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 440.695 ; gain = 289.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 440.695 ; gain = 289.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 447.527 ; gain = 295.836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:34 ; elapsed = 00:00:37 . Memory (MB): peak = 447.527 ; gain = 295.836
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:34 ; elapsed = 00:00:37 . Memory (MB): peak = 447.527 ; gain = 295.836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:34 ; elapsed = 00:00:37 . Memory (MB): peak = 447.527 ; gain = 295.836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |    36|
|3     |LUT1   |    38|
|4     |LUT2   |   135|
|5     |LUT3   |     8|
|6     |LUT4   |    16|
|7     |LUT5   |    25|
|8     |LUT6   |    18|
|9     |MUXF7  |     4|
|10    |FDCE   |    98|
|11    |FDRE   |    45|
|12    |IBUF   |     6|
|13    |OBUF   |    16|
|14    |OBUFT  |     9|
+------+-------+------+

Report Instance Areas: 
+------+----------------------------+----------------+------+
|      |Instance                    |Module          |Cells |
+------+----------------------------+----------------+------+
|1     |top                         |                |   456|
|2     |  Scan_teller               |Scan_teller     |   205|
|3     |  demux                     |DEMUX           |     8|
|4     |  mux                       |MUX             |   202|
|5     |    \tellers[0].eerste.tel  |enkele_Teller   |    11|
|6     |    \tellers[1].andere.tel  |enkele_Teller_0 |    19|
|7     |    \tellers[2].andere.tel  |enkele_Teller_1 |    11|
|8     |    \tellers[3].andere.tel  |enkele_Teller_2 |    11|
|9     |    \tellers[4].andere.tel  |enkele_Teller_3 |    11|
|10    |    \tellers[5].andere.tel  |enkele_Teller_4 |    15|
|11    |    \tellers[6].andere.tel  |enkele_Teller_5 |    11|
|12    |    \tellers[7].andere.tel  |enkele_Teller_6 |     8|
|13    |  segment                   |Segment         |     8|
+------+----------------------------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:34 ; elapsed = 00:00:37 . Memory (MB): peak = 447.527 ; gain = 295.836
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 10 warnings.
Synthesis Optimization Complete : Time (s): cpu = 00:00:34 ; elapsed = 00:00:37 . Memory (MB): peak = 447.527 ; gain = 295.836
INFO: [Netlist 29-17] Analyzing 42 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
29 Infos, 11 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 447.527 ; gain = 247.234
# write_checkpoint Eight_Digit_BCD_teller.dcp
# report_utilization -file Eight_Digit_BCD_teller_utilization_synth.rpt -pb Eight_Digit_BCD_teller_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 447.527 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat May 06 01:29:23 2017...
