<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
  <head>
    <meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />
    <title>ERR&lt;n&gt;PFGCTL</title>
    <link href="insn.css" rel="stylesheet" type="text/css" />
  </head>
  <body><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr /><h1 class="register-section">ERR&lt;n&gt;PFGCTL, Pseudo-fault Generation Control Register, n =
      0 - 65534</h1><p>The ERR&lt;n&gt;PFGCTL characteristics are:</p><h2>Purpose</h2>
        <p>Enables controlled fault generation.</p>
      <h2>Configuration</h2><p>Some or all RW fields of this register have defined reset values.</p><p>This register is present only
    when ARMv8.4-RAS is implemented.
      
    Otherwise, direct accesses to ERR&lt;n&gt;PFGCTL are <span class="arm-defined-word">RES0</span>.</p>
        <p>Present only when the RAS Common Fault Injection Model Extension is implemented by this node so that <a href="ext-errnfr.html">ERR&lt;n&gt;FR</a>.INJ != <span class="binarynumber">0b00</span>, error record &lt;n&gt; is implemented, and error record &lt;n&gt; is the first error record owned by a node. Otherwise, <span class="arm-defined-word">RES0</span>.</p>

      
        <p><a href="ext-errnfr.html">ERR&lt;n&gt;FR</a> describes the features implemented by the node.</p>
      <h2>Attributes</h2>
            <p>ERR&lt;n&gt;PFGCTL is a 64-bit register.</p>
          <h2>Field descriptions</h2><p>The ERR&lt;n&gt;PFGCTL bit assignments are:</p><table class="regdiagram"><thead><tr><td>63</td><td>62</td><td>61</td><td>60</td><td>59</td><td>58</td><td>57</td><td>56</td><td>55</td><td>54</td><td>53</td><td>52</td><td>51</td><td>50</td><td>49</td><td>48</td><td>47</td><td>46</td><td>45</td><td>44</td><td>43</td><td>42</td><td>41</td><td>40</td><td>39</td><td>38</td><td>37</td><td>36</td><td>35</td><td>34</td><td>33</td><td>32</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="32"><a href="#0_63">RES0</a></td></tr><tr class="firstrow"><td class="lr" colspan="1"><a href="#CDNEN_31">CDNEN</a></td><td class="lr" colspan="1"><a href="#R_30">R</a></td><td class="lr" colspan="17"><a href="#0_29">RES0</a></td><td class="lr" colspan="1"><a href="#MV_12">MV</a></td><td class="lr" colspan="1"><a href="#AV_11">AV</a></td><td class="lr" colspan="1"><a href="#PN_10">PN</a></td><td class="lr" colspan="1"><a href="#ER_9">ER</a></td><td class="lr" colspan="1"><a href="#CI_8">CI</a></td><td class="lr" colspan="2"><a href="#CE_7">CE</a></td><td class="lr" colspan="1"><a href="#DE_5">DE</a></td><td class="lr" colspan="1"><a href="#UEO_4">UEO</a></td><td class="lr" colspan="1"><a href="#UER_3">UER</a></td><td class="lr" colspan="1"><a href="#UEU_2">UEU</a></td><td class="lr" colspan="1"><a href="#UC_1">UC</a></td><td class="lr" colspan="1"><a href="#OF_0">OF</a></td></tr></tbody><tfoot><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></tfoot></table><div class="text_before_fields">
      
  

    </div><h4 id="0_63">
                Bits [63:32]
              </h4>
            <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
        <h4 id="CDNEN_31">CDNEN, bit [31]
              </h4>
          
  <p>Countdown Enable. Controls transfers from the value that is held in the <a href="ext-errnpfgcdn.html">ERR&lt;n&gt;PFGCDN</a> into the Error Generation Counter, and enables this counter.</p>

        <table class="valuetable"><tr><th>CDNEN</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
  <p>The Error Generation Counter is disabled.</p>
</td></tr><tr><td class="bitfield">0b1</td><td>
  <p>The Error Generation Counter is enabled. On a write of 1 to this bit, the Error Generation Counter is set to <a href="ext-errnpfgcdn.html">ERR&lt;n&gt;PFGCDN</a>.CDN.</p>
</td></tr></table><p>On a Cold reset, this field resets to <span class="binarynumber">0</span>.
</p><h4 id="R_30">R, bit [30]
              </h4>
          
  <p>Restart. Controls whether, on reaching zero, the Error Generation Counter restarts from the <a href="ext-errnpfgcdn.html">ERR&lt;n&gt;PFGCDN</a> value, or stops.</p>

        <table class="valuetable"><tr><th>R</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
  <p>On reaching 0, the Error Generation Counter stops.</p>
</td></tr><tr><td class="bitfield">0b1</td><td>
  <p>On reaching 0, the Error Generation Counter is set to <a href="ext-errnpfgcdn.html">ERR&lt;n&gt;PFGCDN</a>.CDN.</p>
</td></tr></table>
              
  <p>This bit is <span class="arm-defined-word">RES0</span> if the node does not support this control.</p>

            <p>On a Cold reset, this field resets to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</p><h4 id="0_29">
                Bits [29:13]
              </h4>
            <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
        <h4 id="MV_12">MV, bit [12]
              </h4>
          
  <p>Miscellaneous syndrome. The value that is written to <a href="ext-errnstatus.html">ERR&lt;n&gt;STATUS</a>.MV when an injected error is recorded.</p>

        <table class="valuetable"><tr><th>MV</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
  <p><a href="ext-errnstatus.html">ERR&lt;n&gt;STATUS</a>.MV is set to 0 when an injected error is recorded.</p>
</td></tr><tr><td class="bitfield">0b1</td><td>
  <p><a href="ext-errnstatus.html">ERR&lt;n&gt;STATUS</a>.MV is set to 1 when an injected error is recorded.</p>
</td></tr></table>
              
  <p>This bit reads-as-one if the node always records some syndrome in ERR&lt;n&gt;MISC&lt;m&gt;, setting <a href="ext-errnstatus.html">ERR&lt;n&gt;STATUS</a>.MV to 1, when an injected error is recorded.</p>
<p>This bit is <span class="arm-defined-word">RES0</span> if the node does not support this control.</p>

            <p>On a Cold reset, this field resets to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</p><h4 id="AV_11">AV, bit [11]
              </h4>
          
  <p>Address syndrome. The value that is written to <a href="ext-errnstatus.html">ERR&lt;n&gt;STATUS</a>.AV when an injected error is recorded.</p>

        <table class="valuetable"><tr><th>AV</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
  <p><a href="ext-errnstatus.html">ERR&lt;n&gt;STATUS</a>.AV is set to 0 when an injected error is recorded.</p>
</td></tr><tr><td class="bitfield">0b1</td><td>
  <p><a href="ext-errnstatus.html">ERR&lt;n&gt;STATUS</a>.AV is set to 1 when an injected error is recorded,</p>
</td></tr></table>
              
  <p>This bit reads-as-one if the node always sets <a href="ext-errnstatus.html">ERR&lt;n&gt;STATUS</a>.AV to 1 when an injected error is recorded.</p>
<p>This bit is <span class="arm-defined-word">RES0</span> if the node does not support this control.</p>

            <p>On a Cold reset, this field resets to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</p><h4 id="PN_10">PN, bit [10]
              </h4>
          
  <p>Poison flag. The value that is written to <a href="ext-errnstatus.html">ERR&lt;n&gt;STATUS</a>.PN when an injected error is recorded.</p>

        <table class="valuetable"><tr><th>PN</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
  <p><a href="ext-errnstatus.html">ERR&lt;n&gt;STATUS</a>.PN is set to 0 when an injected error is recorded.</p>
</td></tr><tr><td class="bitfield">0b1</td><td>
  <p><a href="ext-errnstatus.html">ERR&lt;n&gt;STATUS</a>.PN is set to 1 when an injected error is recorded.</p>
</td></tr></table>
              
  <p>This bit is <span class="arm-defined-word">RES0</span> if the node does not support this control.</p>

            <p>On a Cold reset, this field resets to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</p><h4 id="ER_9">ER, bit [9]
              </h4>
          
  <p>Error Reported flag. The value that is written to <a href="ext-errnstatus.html">ERR&lt;n&gt;STATUS</a>.ER when an injected error is recorded.</p>

        <table class="valuetable"><tr><th>ER</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
  <p><a href="ext-errnstatus.html">ERR&lt;n&gt;STATUS</a>.ER is set to 0 when an injected error is recorded.</p>
</td></tr><tr><td class="bitfield">0b1</td><td>
  <p><a href="ext-errnstatus.html">ERR&lt;n&gt;STATUS</a>.ER is set to 1 when an injected error is recorded.</p>
</td></tr></table>
              
  <p>This bit is <span class="arm-defined-word">RES0</span> if the node does not support this control.</p>

            <p>On a Cold reset, this field resets to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</p><h4 id="CI_8">CI, bit [8]
              </h4>
          
  <p>Critical Error flag. The value that is written to <a href="ext-errnstatus.html">ERR&lt;n&gt;STATUS</a>.CI when an injected error is recorded.</p>

        <table class="valuetable"><tr><th>CI</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
  <p><a href="ext-errnstatus.html">ERR&lt;n&gt;STATUS</a>.CI is set to 0 when an injected error is recorded.</p>
</td></tr><tr><td class="bitfield">0b1</td><td>
  <p><a href="ext-errnstatus.html">ERR&lt;n&gt;STATUS</a>.CI is set to 1 when an injected error is recorded.</p>
</td></tr></table>
              
  <p>This bit is <span class="arm-defined-word">RES0</span> if the node does not support this control.</p>

            <p>On a Cold reset, this field resets to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</p><h4 id="CE_7">CE, bits [7:6]
                  </h4>
          
  <p>Corrected Error generation enable. Controls the type of Corrected Error condition that might be generated.</p>

        <table class="valuetable"><tr><th>CE</th><th>Meaning</th></tr><tr><td class="bitfield">0b00</td><td>
  <p>No error of this type is generated.</p>
</td></tr><tr><td class="bitfield">0b01</td><td>
  <p>A non-specific Corrected Error, that is, a Corrected Error that is recorded as <a href="ext-errnstatus.html">ERR&lt;n&gt;STATUS</a>.CE == <span class="binarynumber">0b10</span>, might be generated when the Error Generation Counter decrements to zero.</p>
</td></tr><tr><td class="bitfield">0b10</td><td>
  <p>A transient Corrected Error, that is, a Corrected Error that is recorded as <a href="ext-errnstatus.html">ERR&lt;n&gt;STATUS</a>.CE == <span class="binarynumber">0b01</span>, might be generated when the Error Generation Counter decrements to zero.</p>
</td></tr><tr><td class="bitfield">0b11</td><td>
  <p>A persistent Corrected Error, that is, a Corrected Error that is recorded as <a href="ext-errnstatus.html">ERR&lt;n&gt;STATUS</a>.CE == <span class="binarynumber">0b11</span>, might be generated when the Error Generation Counter decrements to zero.</p>
</td></tr></table>
              
  <p>The set of permitted values for this field is defined by <a href="ext-errnpfgf.html">ERR&lt;n&gt;PFGF</a>.CE.</p>
<p>This field is <span class="arm-defined-word">RES0</span> if the node does not support this control.</p>

            <p>On a Cold reset, this field resets to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</p><h4 id="DE_5">DE, bit [5]
              </h4>
          
  <p>Deferred Error generation enable. Controls whether this type of error condition might be generated. It is <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> whether the error is generated if the data is not consumed.</p>

        <table class="valuetable"><tr><th>DE</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
  <p>No error of this type is generated.</p>
</td></tr><tr><td class="bitfield">0b1</td><td>
  <p>An error of this type might be generated when the Error Generation Counter decrements to zero.</p>
</td></tr></table>
              
  <p>This bit is <span class="arm-defined-word">RES0</span> if the node does not support this control.</p>

            <p>On a Cold reset, this field resets to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</p><h4 id="UEO_4">UEO, bit [4]
              </h4>
          
  <p>Latent or Restartable Error generation enable. Controls whether this type of error condition might be generated. It is <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> whether the error is generated if the data is not consumed.</p>

        <table class="valuetable"><tr><th>UEO</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
  <p>No error of this type is generated.</p>
</td></tr><tr><td class="bitfield">0b1</td><td>
  <p>An error of this type might be generated when the Error Generation Counter decrements to zero.</p>
</td></tr></table>
              
  <p>This bit is <span class="arm-defined-word">RES0</span> if the node does not support this control.</p>

            <p>On a Cold reset, this field resets to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</p><h4 id="UER_3">UER, bit [3]
              </h4>
          
  <p>Signaled or Recoverable Error generation enable. Controls whether this type of error condition might be generated. It is <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> whether the error is generated if the data is not consumed.</p>

        <table class="valuetable"><tr><th>UER</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
  <p>No error of this type is generated.</p>
</td></tr><tr><td class="bitfield">0b1</td><td>
  <p>An error of this type might be generated when the Error Generation Counter decrements to zero.</p>
</td></tr></table>
              
  <p>This bit is <span class="arm-defined-word">RES0</span> if the node does not support this control.</p>

            <p>On a Cold reset, this field resets to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</p><h4 id="UEU_2">UEU, bit [2]
              </h4>
          
  <p>Unrecoverable Error generation enable. Controls whether this type of error condition might be generated. It is <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> whether the error is generated if the data is not consumed.</p>

        <table class="valuetable"><tr><th>UEU</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
  <p>No error of this type is generated.</p>
</td></tr><tr><td class="bitfield">0b1</td><td>
  <p>An error of this type might be generated when the Error Generation Counter decrements to zero.</p>
</td></tr></table>
              
  <p>This bit is <span class="arm-defined-word">RES0</span> if the node does not support this control.</p>

            <p>On a Cold reset, this field resets to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</p><h4 id="UC_1">UC, bit [1]
              </h4>
          
  <p>Uncontainable Error generation enable. Controls whether this type of error condition might be generated. It is <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> whether the error is generated if the data is not consumed.</p>

        <table class="valuetable"><tr><th>UC</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
  <p>No error of this type is generated.</p>
</td></tr><tr><td class="bitfield">0b1</td><td>
  <p>An error of this type might be generated when the Error Generation Counter decrements to zero.</p>
</td></tr></table>
              
  <p>This bit is <span class="arm-defined-word">RES0</span> if the node does not support this control.</p>

            <p>On a Cold reset, this field resets to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</p><h4 id="OF_0">OF, bit [0]
              </h4>
          
  <p>Overflow flag. The value that is written to <a href="ext-errnstatus.html">ERR&lt;n&gt;STATUS</a>.OF when an injected error is recorded.</p>

        <table class="valuetable"><tr><th>OF</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
  <p><a href="ext-errnstatus.html">ERR&lt;n&gt;STATUS</a>.OF is set to 0 when an injected error is recorded.</p>
</td></tr><tr><td class="bitfield">0b1</td><td>
  <p><a href="ext-errnstatus.html">ERR&lt;n&gt;STATUS</a>.OF is set to 1 when an injected error is recorded.</p>
</td></tr></table>
              
  <p>This bit is <span class="arm-defined-word">RES0</span> if the node does not support this control.</p>

            <p>On a Cold reset, this field resets to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</p><div class="text_after_fields">
    
  

    </div><h2>Accessing the ERR&lt;n&gt;PFGCTL</h2><h4>ERR&lt;n&gt;PFGCTL can be accessed through the memory-mapped interfaces:</h4><table class="info"><tr><th>Component</th><th>Offset</th><th>Instance</th></tr><tr><td>RAS</td><td><span class="hexnumber">0x808</span> + 64n</td><td>ERR&lt;n&gt;PFGCTL</td></tr></table><p>Accesses on this interface are <span class="access_level">RW</span>.</p><br /><br /><hr /><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions">27/09/2019 18:48; 6134483bd14dc8c12a99c984cbfe3431cc1c9707</p><p class="copyconf">Copyright Â© 2010-2019 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.</p></body>
</html>
