$date
	Sun Jul 27 13:28:19 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module basicgates_tb $end
$var wire 7 ! y [6:0] $end
$var reg 1 " a $end
$var reg 1 # b $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0#
0"
b1011001 !
$end
#10
b101101 !
1#
#20
b101100 !
0#
1"
#30
b1000110 !
1#
#40
