{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1737016647441 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "d_trig EP3C16F484C6 " "Selected device EP3C16F484C6 for design \"d_trig\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1737016647456 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1737016647519 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1737016647519 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1737016647628 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C40F484C6 " "Device EP3C40F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1737016647878 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C55F484C6 " "Device EP3C55F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1737016647878 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C80F484C6 " "Device EP3C80F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1737016647878 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1737016647878 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "e:/altera_web/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera_web/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "e:/altera_web/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera_web/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Worker04/Desktop/1335/lab3/d_trig/" { { 0 { 0 ""} 0 50 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1737016647878 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "e:/altera_web/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera_web/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "e:/altera_web/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera_web/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Worker04/Desktop/1335/lab3/d_trig/" { { 0 { 0 ""} 0 52 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1737016647878 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "e:/altera_web/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera_web/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "e:/altera_web/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera_web/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Worker04/Desktop/1335/lab3/d_trig/" { { 0 { 0 ""} 0 54 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1737016647878 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "e:/altera_web/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera_web/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "e:/altera_web/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera_web/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Worker04/Desktop/1335/lab3/d_trig/" { { 0 { 0 ""} 0 56 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1737016647878 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ K22 " "Pin ~ALTERA_nCEO~ is reserved at location K22" {  } { { "e:/altera_web/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera_web/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "e:/altera_web/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera_web/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Worker04/Desktop/1335/lab3/d_trig/" { { 0 { 0 ""} 0 58 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1737016647878 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1737016647878 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1737016647878 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "9 9 " "No exact pin location assignment(s) for 9 pins of 9 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C " "Pin C not assigned to an exact location on the device" {  } { { "e:/altera_web/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera_web/quartus/bin64/pin_planner.ppl" { C } } } { "d_trig.bdf" "" { Schematic "C:/Users/Worker04/Desktop/1335/lab3/d_trig/d_trig.bdf" { { 488 1056 1232 504 "C" "" } } } } { "e:/altera_web/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera_web/quartus/bin64/TimingClosureFloorplan.fld" "" "" { C } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Worker04/Desktop/1335/lab3/d_trig/" { { 0 { 0 ""} 0 14 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737016649081 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "D " "Pin D not assigned to an exact location on the device" {  } { { "e:/altera_web/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera_web/quartus/bin64/pin_planner.ppl" { D } } } { "d_trig.bdf" "" { Schematic "C:/Users/Worker04/Desktop/1335/lab3/d_trig/d_trig.bdf" { { 160 1056 1232 176 "D" "" } } } } { "e:/altera_web/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera_web/quartus/bin64/TimingClosureFloorplan.fld" "" "" { D } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Worker04/Desktop/1335/lab3/d_trig/" { { 0 { 0 ""} 0 16 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737016649081 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q_dlanch " "Pin Q_dlanch not assigned to an exact location on the device" {  } { { "e:/altera_web/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera_web/quartus/bin64/pin_planner.ppl" { Q_dlanch } } } { "d_trig.bdf" "" { Schematic "C:/Users/Worker04/Desktop/1335/lab3/d_trig/d_trig.bdf" { { 232 1056 1232 248 "Q_dlanch" "" } } } } { "e:/altera_web/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera_web/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Q_dlanch } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Worker04/Desktop/1335/lab3/d_trig/" { { 0 { 0 ""} 0 17 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737016649081 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q_dff " "Pin Q_dff not assigned to an exact location on the device" {  } { { "e:/altera_web/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera_web/quartus/bin64/pin_planner.ppl" { Q_dff } } } { "d_trig.bdf" "" { Schematic "C:/Users/Worker04/Desktop/1335/lab3/d_trig/d_trig.bdf" { { 320 1056 1232 336 "Q_dff" "" } } } } { "e:/altera_web/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera_web/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Q_dff } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Worker04/Desktop/1335/lab3/d_trig/" { { 0 { 0 ""} 0 18 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737016649081 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "X\[3\] " "Pin X\[3\] not assigned to an exact location on the device" {  } { { "e:/altera_web/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera_web/quartus/bin64/pin_planner.ppl" { X[3] } } } { "d_trig.bdf" "" { Schematic "C:/Users/Worker04/Desktop/1335/lab3/d_trig/d_trig.bdf" { { 592 536 712 608 "X" "" } } } } { "e:/altera_web/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera_web/quartus/bin64/TimingClosureFloorplan.fld" "" "" { X[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Worker04/Desktop/1335/lab3/d_trig/" { { 0 { 0 ""} 0 10 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737016649081 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "X\[2\] " "Pin X\[2\] not assigned to an exact location on the device" {  } { { "e:/altera_web/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera_web/quartus/bin64/pin_planner.ppl" { X[2] } } } { "d_trig.bdf" "" { Schematic "C:/Users/Worker04/Desktop/1335/lab3/d_trig/d_trig.bdf" { { 592 536 712 608 "X" "" } } } } { "e:/altera_web/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera_web/quartus/bin64/TimingClosureFloorplan.fld" "" "" { X[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Worker04/Desktop/1335/lab3/d_trig/" { { 0 { 0 ""} 0 11 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737016649081 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "X\[1\] " "Pin X\[1\] not assigned to an exact location on the device" {  } { { "e:/altera_web/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera_web/quartus/bin64/pin_planner.ppl" { X[1] } } } { "d_trig.bdf" "" { Schematic "C:/Users/Worker04/Desktop/1335/lab3/d_trig/d_trig.bdf" { { 592 536 712 608 "X" "" } } } } { "e:/altera_web/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera_web/quartus/bin64/TimingClosureFloorplan.fld" "" "" { X[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Worker04/Desktop/1335/lab3/d_trig/" { { 0 { 0 ""} 0 12 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737016649081 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "X\[0\] " "Pin X\[0\] not assigned to an exact location on the device" {  } { { "e:/altera_web/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera_web/quartus/bin64/pin_planner.ppl" { X[0] } } } { "d_trig.bdf" "" { Schematic "C:/Users/Worker04/Desktop/1335/lab3/d_trig/d_trig.bdf" { { 592 536 712 608 "X" "" } } } } { "e:/altera_web/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera_web/quartus/bin64/TimingClosureFloorplan.fld" "" "" { X[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Worker04/Desktop/1335/lab3/d_trig/" { { 0 { 0 ""} 0 13 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737016649081 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Pin clk not assigned to an exact location on the device" {  } { { "e:/altera_web/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera_web/quartus/bin64/pin_planner.ppl" { clk } } } { "d_trig.bdf" "" { Schematic "C:/Users/Worker04/Desktop/1335/lab3/d_trig/d_trig.bdf" { { 504 88 256 520 "clk" "" } } } } { "e:/altera_web/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera_web/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Worker04/Desktop/1335/lab3/d_trig/" { { 0 { 0 ""} 0 15 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737016649081 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1737016649081 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "1 " "TimeQuest Timing Analyzer is analyzing 1 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1737016649409 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "d_trig.sdc " "Synopsys Design Constraints File file not found: 'd_trig.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1737016649409 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1737016649409 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1737016649409 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1737016649409 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1737016649409 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN G2 (CLK0, DIFFCLK_0p)) " "Automatically promoted node clk~input (placed in PIN G2 (CLK0, DIFFCLK_0p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1737016649425 ""}  } { { "d_trig.bdf" "" { Schematic "C:/Users/Worker04/Desktop/1335/lab3/d_trig/d_trig.bdf" { { 504 88 256 520 "clk" "" } } } } { "e:/altera_web/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera_web/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Worker04/Desktop/1335/lab3/d_trig/" { { 0 { 0 ""} 0 45 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1737016649425 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "lpm_counter0:inst3\|lpm_counter:LPM_COUNTER_component\|cntr_1oh:auto_generated\|counter_reg_bit\[1\]  " "Automatically promoted node lpm_counter0:inst3\|lpm_counter:LPM_COUNTER_component\|cntr_1oh:auto_generated\|counter_reg_bit\[1\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1737016649425 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lpm_counter0:inst3\|lpm_counter:LPM_COUNTER_component\|cntr_1oh:auto_generated\|counter_comb_bita1 " "Destination node lpm_counter0:inst3\|lpm_counter:LPM_COUNTER_component\|cntr_1oh:auto_generated\|counter_comb_bita1" {  } { { "db/cntr_1oh.tdf" "" { Text "C:/Users/Worker04/Desktop/1335/lab3/d_trig/db/cntr_1oh.tdf" 36 2 0 } } { "e:/altera_web/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera_web/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_comb_bita1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Worker04/Desktop/1335/lab3/d_trig/" { { 0 { 0 ""} 0 26 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1737016649425 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst4~0 " "Destination node inst4~0" {  } { { "d_trig.bdf" "" { Schematic "C:/Users/Worker04/Desktop/1335/lab3/d_trig/d_trig.bdf" { { 160 760 824 304 "inst4" "" } } } } { "e:/altera_web/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera_web/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst4~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Worker04/Desktop/1335/lab3/d_trig/" { { 0 { 0 ""} 0 35 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1737016649425 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "C~output " "Destination node C~output" {  } { { "d_trig.bdf" "" { Schematic "C:/Users/Worker04/Desktop/1335/lab3/d_trig/d_trig.bdf" { { 488 1056 1232 504 "C" "" } } } } { "e:/altera_web/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera_web/quartus/bin64/TimingClosureFloorplan.fld" "" "" { C~output } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Worker04/Desktop/1335/lab3/d_trig/" { { 0 { 0 ""} 0 37 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1737016649425 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "X\[1\]~output " "Destination node X\[1\]~output" {  } { { "d_trig.bdf" "" { Schematic "C:/Users/Worker04/Desktop/1335/lab3/d_trig/d_trig.bdf" { { 592 536 712 608 "X" "" } } } } { "e:/altera_web/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera_web/quartus/bin64/TimingClosureFloorplan.fld" "" "" { X[1]~output } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Worker04/Desktop/1335/lab3/d_trig/" { { 0 { 0 ""} 0 43 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1737016649425 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1737016649425 ""}  } { { "db/cntr_1oh.tdf" "" { Text "C:/Users/Worker04/Desktop/1335/lab3/d_trig/db/cntr_1oh.tdf" 51 17 0 } } { "e:/altera_web/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera_web/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Worker04/Desktop/1335/lab3/d_trig/" { { 0 { 0 ""} 0 22 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1737016649425 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1737016649737 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1737016649737 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1737016649737 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1737016649737 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1737016649737 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1737016649737 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1737016649737 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1737016649737 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1737016649753 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1737016649753 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1737016649753 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "8 unused 3.3V 0 8 0 " "Number of I/O pins in group: 8 (unused VREF, 3.3V VCCIO, 0 input, 8 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1737016649753 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1737016649753 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1737016649753 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 28 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  28 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1737016649753 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 48 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  48 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1737016649753 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 46 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  46 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1737016649753 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 41 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  41 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1737016649753 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 46 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  46 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1737016649753 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 42 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  42 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1737016649753 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 47 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  47 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1737016649753 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1737016649753 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1737016649753 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1737016649753 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1737016649769 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1737016650706 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1737016650769 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1737016650784 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1737016651425 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1737016651425 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1737016651753 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y10 X9_Y19 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y10 to location X9_Y19" {  } { { "loc" "" { Generic "C:/Users/Worker04/Desktop/1335/lab3/d_trig/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y10 to location X9_Y19"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y10 to location X9_Y19"} 0 10 10 10 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1737016652362 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1737016652362 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1737016653300 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1737016653300 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1737016653300 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.23 " "Total time spent on timing analysis during the Fitter is 0.23 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1737016653300 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1737016653362 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1737016653768 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1737016653815 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1737016653909 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1737016654315 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "1 Cyclone III " "1 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone III Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clk 3.3-V LVTTL G2 " "Pin clk uses I/O standard 3.3-V LVTTL at G2" {  } { { "e:/altera_web/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera_web/quartus/bin64/pin_planner.ppl" { clk } } } { "d_trig.bdf" "" { Schematic "C:/Users/Worker04/Desktop/1335/lab3/d_trig/d_trig.bdf" { { 504 88 256 520 "clk" "" } } } } { "e:/altera_web/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera_web/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Worker04/Desktop/1335/lab3/d_trig/" { { 0 { 0 ""} 0 15 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1737016655331 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1737016655331 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Worker04/Desktop/1335/lab3/d_trig/output_files/d_trig.fit.smsg " "Generated suppressed messages file C:/Users/Worker04/Desktop/1335/lab3/d_trig/output_files/d_trig.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1737016655409 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5204 " "Peak virtual memory: 5204 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1737016656518 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan 16 11:37:36 2025 " "Processing ended: Thu Jan 16 11:37:36 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1737016656518 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1737016656518 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1737016656518 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1737016656518 ""}
