<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="t_latch.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd">
      <branch xil_pn:name="BehavioralSim"/>
      <branch xil_pn:name="PostRouteSimulation"/>
    </file>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log">
      <branch xil_pn:name="BehavioralSim"/>
      <branch xil_pn:name="PostRouteSimulation"/>
    </file>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="netgen"/>
    <file xil_pn:branch="PostRouteSimulation" xil_pn:fileType="FILE_NETGEN_REPORT" xil_pn:name="netgen/par/t_latch_timesim.nlf"/>
    <file xil_pn:branch="PostRouteSimulation" xil_pn:fileType="FILE_SDF" xil_pn:name="netgen/par/t_latch_timesim.sdf"/>
    <file xil_pn:branch="PostRouteSimulation" xil_pn:fileType="FILE_VHDL" xil_pn:name="netgen/par/t_latch_timesim.vhd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="t_latch.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="t_latch.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="t_latch.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="t_latch.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="t_latch.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="t_latch.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="t_latch.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="t_latch.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="t_latch.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="t_latch.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="t_latch.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="t_latch.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="t_latch.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="t_latch.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="t_latch.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="t_latch.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="t_latch.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="t_latch.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="t_latch.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="t_latch_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="t_latch_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="t_latch_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="t_latch_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="t_latch_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="t_latch_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="t_latch_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="t_latch_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="t_latch_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="t_latch_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="t_latch_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="t_latch_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="t_latch_summary.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="t_latch_testbench_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="t_latch_testbench_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="t_latch_testbench_isim_beh.wdb"/>
    <file xil_pn:branch="PostRouteSimulation" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="t_latch_testbench_isim_par.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="t_latch_testbench_isim_par.wdb"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="t_latch_testbench_par.prj"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="t_latch_usage.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="t_latch_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="t_latch_xst.xrpt"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini">
      <branch xil_pn:name="BehavioralSim"/>
      <branch xil_pn:name="PostRouteSimulation"/>
    </file>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1516902441" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1516902441">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1516902441" xil_pn:in_ck="7702037079698234175" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1516902441">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="and_gate.vhd"/>
      <outfile xil_pn:name="nor_gate.vhd"/>
      <outfile xil_pn:name="rs_latch.vhd"/>
      <outfile xil_pn:name="t_latch.vhd"/>
      <outfile xil_pn:name="t_latch_testbench.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1516902441" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="7461172787819095060" xil_pn:start_ts="1516902441">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1516902441" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-3533165374124011754" xil_pn:start_ts="1516902441">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1516902441" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="4081524147230693439" xil_pn:start_ts="1516902441">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1516902441" xil_pn:in_ck="7702037079698234175" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1516902441">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="and_gate.vhd"/>
      <outfile xil_pn:name="nor_gate.vhd"/>
      <outfile xil_pn:name="rs_latch.vhd"/>
      <outfile xil_pn:name="t_latch.vhd"/>
      <outfile xil_pn:name="t_latch_testbench.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1516902446" xil_pn:in_ck="7702037079698234175" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="3802106750928172810" xil_pn:start_ts="1516902441">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="t_latch_testbench_beh.prj"/>
      <outfile xil_pn:name="t_latch_testbench_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1516902446" xil_pn:in_ck="8349794702274082157" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="4568987252268860279" xil_pn:start_ts="1516902446">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="t_latch_testbench_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1516902395" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1516902395">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1516902395" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="2076372235383402976" xil_pn:start_ts="1516902395">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1516902395" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="4081524147230693439" xil_pn:start_ts="1516902395">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1516902395" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1516902395">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1516902395" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="9128046979337019230" xil_pn:start_ts="1516902395">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1516902395" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="2988080280842703814" xil_pn:start_ts="1516902395">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1516902395" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-132940074107480695" xil_pn:start_ts="1516902395">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1516902586" xil_pn:in_ck="5587749659208934865" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="920007605395023260" xil_pn:start_ts="1516902577">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="t_latch.lso"/>
      <outfile xil_pn:name="t_latch.ngc"/>
      <outfile xil_pn:name="t_latch.ngr"/>
      <outfile xil_pn:name="t_latch.prj"/>
      <outfile xil_pn:name="t_latch.stx"/>
      <outfile xil_pn:name="t_latch.syr"/>
      <outfile xil_pn:name="t_latch.xst"/>
      <outfile xil_pn:name="t_latch_testbench_beh.prj"/>
      <outfile xil_pn:name="t_latch_testbench_par.prj"/>
      <outfile xil_pn:name="t_latch_vhdl.prj"/>
      <outfile xil_pn:name="t_latch_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1516902405" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="199865949986709971" xil_pn:start_ts="1516902405">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1516902592" xil_pn:in_ck="182228433238400901" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="2948557442036465132" xil_pn:start_ts="1516902586">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="t_latch.bld"/>
      <outfile xil_pn:name="t_latch.ngd"/>
      <outfile xil_pn:name="t_latch_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1516902598" xil_pn:in_ck="182228433238400902" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="-6349267131326700252" xil_pn:start_ts="1516902592">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="t_latch.pcf"/>
      <outfile xil_pn:name="t_latch_map.map"/>
      <outfile xil_pn:name="t_latch_map.mrp"/>
      <outfile xil_pn:name="t_latch_map.ncd"/>
      <outfile xil_pn:name="t_latch_map.ngm"/>
      <outfile xil_pn:name="t_latch_map.xrpt"/>
      <outfile xil_pn:name="t_latch_summary.xml"/>
      <outfile xil_pn:name="t_latch_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1516902610" xil_pn:in_ck="4918953097032352159" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="1934304854298957634" xil_pn:start_ts="1516902598">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="t_latch.ncd"/>
      <outfile xil_pn:name="t_latch.pad"/>
      <outfile xil_pn:name="t_latch.par"/>
      <outfile xil_pn:name="t_latch.ptwx"/>
      <outfile xil_pn:name="t_latch.unroutes"/>
      <outfile xil_pn:name="t_latch.xpi"/>
      <outfile xil_pn:name="t_latch_pad.csv"/>
      <outfile xil_pn:name="t_latch_pad.txt"/>
      <outfile xil_pn:name="t_latch_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1516902615" xil_pn:in_ck="182228433238400770" xil_pn:name="TRAN_postParSimModel" xil_pn:prop_ck="-8883824227158497023" xil_pn:start_ts="1516902610">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="netgen"/>
      <outfile xil_pn:name="netgen/par/t_latch_timesim.nlf"/>
      <outfile xil_pn:name="netgen/par/t_latch_timesim.sdf"/>
      <outfile xil_pn:name="netgen/par/t_latch_timesim.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1516902643" xil_pn:in_ck="4620460975505346553" xil_pn:name="TRAN_copyPost-ParAbstractToPreSimulation" xil_pn:start_ts="1516902643">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="netgen/par/t_latch_timesim.sdf"/>
      <outfile xil_pn:name="netgen/par/t_latch_timesim.vhd"/>
      <outfile xil_pn:name="t_latch_testbench.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1516902649" xil_pn:in_ck="-4713736743764426250" xil_pn:name="TRAN_ISimulatePostPlace&amp;RouteModelRunFuse" xil_pn:prop_ck="7904873803235138634" xil_pn:start_ts="1516902643">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="t_latch_testbench_isim_par.exe"/>
      <outfile xil_pn:name="t_latch_testbench_par.prj"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1516902649" xil_pn:in_ck="8349794720209951361" xil_pn:name="TRAN_ISimulatePostPlace&amp;RouteModel" xil_pn:prop_ck="-9146562332886437145" xil_pn:start_ts="1516902649">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="t_latch_testbench_isim_par.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1516902610" xil_pn:in_ck="182228433238400770" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416187" xil_pn:start_ts="1516902606">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="t_latch.twr"/>
      <outfile xil_pn:name="t_latch.twx"/>
    </transform>
  </transforms>

</generated_project>
