# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../../Project_Vivado.srcs/sources_1/new" \
"Processor_TB_func_synth.v" \
"../../../../../Project_Vivado.srcs/sim_1/new/Processor_TB.v" \

# Do not sort compile order
nosort
