{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1698507540104 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1698507540126 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 28 20:38:59 2023 " "Processing started: Sat Oct 28 20:38:59 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1698507540126 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698507540126 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off part4 -c part4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off part4 -c part4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698507540126 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1698507541451 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1698507541452 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "C1 c1 part4.sv(8) " "Verilog HDL Declaration information at part4.sv(8): object \"C1\" differs only in case from object \"c1\" in the same scope" {  } { { "part4.sv" "" { Text "C:/Users/Rao/Desktop/Quartus_github/FPGA_DLD_LAB/Lab2_number_display/part4/part4.sv" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1698507573190 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "c2 C2 part4.sv(15) " "Verilog HDL Declaration information at part4.sv(15): object \"c2\" differs only in case from object \"C2\" in the same scope" {  } { { "part4.sv" "" { Text "C:/Users/Rao/Desktop/Quartus_github/FPGA_DLD_LAB/Lab2_number_display/part4/part4.sv" 15 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1698507573190 ""}
{ "Warning" "WSGN_SEARCH_FILE" "part4.sv 8 8 " "Using design file part4.sv, which is not specified as a design file for the current project, but contains definitions for 8 design units and 8 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 part4 " "Found entity 1: part4" {  } { { "part4.sv" "" { Text "C:/Users/Rao/Desktop/Quartus_github/FPGA_DLD_LAB/Lab2_number_display/part4/part4.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698507573193 ""} { "Info" "ISGN_ENTITY_NAME" "2 b2d_7seg " "Found entity 2: b2d_7seg" {  } { { "part4.sv" "" { Text "C:/Users/Rao/Desktop/Quartus_github/FPGA_DLD_LAB/Lab2_number_display/part4/part4.sv" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698507573193 ""} { "Info" "ISGN_ENTITY_NAME" "3 comparator " "Found entity 3: comparator" {  } { { "part4.sv" "" { Text "C:/Users/Rao/Desktop/Quartus_github/FPGA_DLD_LAB/Lab2_number_display/part4/part4.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698507573193 ""} { "Info" "ISGN_ENTITY_NAME" "4 comparator9 " "Found entity 4: comparator9" {  } { { "part4.sv" "" { Text "C:/Users/Rao/Desktop/Quartus_github/FPGA_DLD_LAB/Lab2_number_display/part4/part4.sv" 62 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698507573193 ""} { "Info" "ISGN_ENTITY_NAME" "5 circuitA " "Found entity 5: circuitA" {  } { { "part4.sv" "" { Text "C:/Users/Rao/Desktop/Quartus_github/FPGA_DLD_LAB/Lab2_number_display/part4/part4.sv" 69 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698507573193 ""} { "Info" "ISGN_ENTITY_NAME" "6 circuitB " "Found entity 6: circuitB" {  } { { "part4.sv" "" { Text "C:/Users/Rao/Desktop/Quartus_github/FPGA_DLD_LAB/Lab2_number_display/part4/part4.sv" 79 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698507573193 ""} { "Info" "ISGN_ENTITY_NAME" "7 mux_4bit_2to1 " "Found entity 7: mux_4bit_2to1" {  } { { "part4.sv" "" { Text "C:/Users/Rao/Desktop/Quartus_github/FPGA_DLD_LAB/Lab2_number_display/part4/part4.sv" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698507573193 ""} { "Info" "ISGN_ENTITY_NAME" "8 fulladder " "Found entity 8: fulladder" {  } { { "part4.sv" "" { Text "C:/Users/Rao/Desktop/Quartus_github/FPGA_DLD_LAB/Lab2_number_display/part4/part4.sv" 97 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698507573193 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1698507573193 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "part4 " "Elaborating entity \"part4\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1698507573199 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[8..5\] part4.sv(3) " "Output port \"LEDR\[8..5\]\" at part4.sv(3) has no driver" {  } { { "part4.sv" "" { Text "C:/Users/Rao/Desktop/Quartus_github/FPGA_DLD_LAB/Lab2_number_display/part4/part4.sv" 3 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1698507573205 "|part4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparator comparator:C0 " "Elaborating entity \"comparator\" for hierarchy \"comparator:C0\"" {  } { { "part4.sv" "C0" { Text "C:/Users/Rao/Desktop/Quartus_github/FPGA_DLD_LAB/Lab2_number_display/part4/part4.sv" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698507573231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "b2d_7seg b2d_7seg:HEX0_ins " "Elaborating entity \"b2d_7seg\" for hierarchy \"b2d_7seg:HEX0_ins\"" {  } { { "part4.sv" "HEX0_ins" { Text "C:/Users/Rao/Desktop/Quartus_github/FPGA_DLD_LAB/Lab2_number_display/part4/part4.sv" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698507573250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fulladder fulladder:A0 " "Elaborating entity \"fulladder\" for hierarchy \"fulladder:A0\"" {  } { { "part4.sv" "A0" { Text "C:/Users/Rao/Desktop/Quartus_github/FPGA_DLD_LAB/Lab2_number_display/part4/part4.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698507573277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparator9 comparator9:C2 " "Elaborating entity \"comparator9\" for hierarchy \"comparator9:C2\"" {  } { { "part4.sv" "C2" { Text "C:/Users/Rao/Desktop/Quartus_github/FPGA_DLD_LAB/Lab2_number_display/part4/part4.sv" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698507573297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "circuitA circuitA:A4 " "Elaborating entity \"circuitA\" for hierarchy \"circuitA:A4\"" {  } { { "part4.sv" "A4" { Text "C:/Users/Rao/Desktop/Quartus_github/FPGA_DLD_LAB/Lab2_number_display/part4/part4.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698507573317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_4bit_2to1 mux_4bit_2to1:M0 " "Elaborating entity \"mux_4bit_2to1\" for hierarchy \"mux_4bit_2to1:M0\"" {  } { { "part4.sv" "M0" { Text "C:/Users/Rao/Desktop/Quartus_github/FPGA_DLD_LAB/Lab2_number_display/part4/part4.sv" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698507573338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "circuitB circuitB:B0 " "Elaborating entity \"circuitB\" for hierarchy \"circuitB:B0\"" {  } { { "part4.sv" "B0" { Text "C:/Users/Rao/Desktop/Quartus_github/FPGA_DLD_LAB/Lab2_number_display/part4/part4.sv" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698507573359 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "part4.sv" "" { Text "C:/Users/Rao/Desktop/Quartus_github/FPGA_DLD_LAB/Lab2_number_display/part4/part4.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698507575868 "|part4|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "part4.sv" "" { Text "C:/Users/Rao/Desktop/Quartus_github/FPGA_DLD_LAB/Lab2_number_display/part4/part4.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698507575868 "|part4|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "part4.sv" "" { Text "C:/Users/Rao/Desktop/Quartus_github/FPGA_DLD_LAB/Lab2_number_display/part4/part4.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698507575868 "|part4|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "part4.sv" "" { Text "C:/Users/Rao/Desktop/Quartus_github/FPGA_DLD_LAB/Lab2_number_display/part4/part4.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698507575868 "|part4|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "part4.sv" "" { Text "C:/Users/Rao/Desktop/Quartus_github/FPGA_DLD_LAB/Lab2_number_display/part4/part4.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698507575868 "|part4|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "part4.sv" "" { Text "C:/Users/Rao/Desktop/Quartus_github/FPGA_DLD_LAB/Lab2_number_display/part4/part4.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698507575868 "|part4|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] VCC " "Pin \"HEX1\[6\]\" is stuck at VCC" {  } { { "part4.sv" "" { Text "C:/Users/Rao/Desktop/Quartus_github/FPGA_DLD_LAB/Lab2_number_display/part4/part4.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698507575868 "|part4|HEX1[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1698507575868 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1698507576268 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Rao/Desktop/Quartus_github/FPGA_DLD_LAB/Lab2_number_display/part4/output_files/part4.map.smsg " "Generated suppressed messages file C:/Users/Rao/Desktop/Quartus_github/FPGA_DLD_LAB/Lab2_number_display/part4/output_files/part4.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698507577512 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1698507577930 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698507577930 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "76 " "Implemented 76 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1698507578037 ""} { "Info" "ICUT_CUT_TM_OPINS" "38 " "Implemented 38 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1698507578037 ""} { "Info" "ICUT_CUT_TM_LCELLS" "29 " "Implemented 29 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1698507578037 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1698507578037 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4828 " "Peak virtual memory: 4828 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1698507578119 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 28 20:39:38 2023 " "Processing ended: Sat Oct 28 20:39:38 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1698507578119 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:39 " "Elapsed time: 00:00:39" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1698507578119 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:38 " "Total CPU time (on all processors): 00:01:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1698507578119 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1698507578119 ""}
