
STM32F103C8_bootloader.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000134  08000000  08000000  00008000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000026f0  08000134  08000134  00008134  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .data         000000e4  20000000  08002824  00010000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  3 .bss          0000063c  200000e4  08002908  000100e4  2**2
                  ALLOC
  4 ._usrstack    00000100  20000720  08002f44  000100e4  2**0
                  ALLOC
  5 .comment      00000070  00000000  00000000  000100e4  2**0
                  CONTENTS, READONLY
  6 .ARM.attributes 00000031  00000000  00000000  00010154  2**0
                  CONTENTS, READONLY
  7 .debug_aranges 00000fd0  00000000  00000000  00010188  2**3
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_info   0000c01b  00000000  00000000  00011158  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 00002993  00000000  00000000  0001d173  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_line   0000386a  00000000  00000000  0001fb06  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_frame  000020bc  00000000  00000000  00023370  2**2
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_str    00003d76  00000000  00000000  0002542c  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_loc    00007363  00000000  00000000  000291a2  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_ranges 00001000  00000000  00000000  00030505  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .isr_vector:

08000000 <g_pfnVectors>:
 8000000:	20005000 	andcs	r5, r0, r0
 8000004:	0800193d 	stmdaeq	r0, {r0, r2, r3, r4, r5, r8, fp, ip}
 8000008:	08000ab1 	stmdaeq	r0, {r0, r4, r5, r7, r9, fp}
 800000c:	08000ab3 	stmdaeq	r0, {r0, r1, r4, r5, r7, r9, fp}
 8000010:	08000ab5 	stmdaeq	r0, {r0, r2, r4, r5, r7, r9, fp}
 8000014:	08000ab7 	stmdaeq	r0, {r0, r1, r2, r4, r5, r7, r9, fp}
 8000018:	08000ab9 	stmdaeq	r0, {r0, r3, r4, r5, r7, r9, fp}
	...
 800002c:	08000abd 	stmdaeq	r0, {r0, r2, r3, r4, r5, r7, r9, fp}
 8000030:	08000abb 	stmdaeq	r0, {r0, r1, r3, r4, r5, r7, r9, fp}
 8000034:	00000000 	andeq	r0, r0, r0
 8000038:	08000abf 	stmdaeq	r0, {r0, r1, r2, r3, r4, r5, r7, r9, fp}
 800003c:	08000ac1 	stmdaeq	r0, {r0, r6, r7, r9, fp}
 8000040:	08000ad5 	stmdaeq	r0, {r0, r2, r4, r6, r7, r9, fp}
 8000044:	08000ad7 	stmdaeq	r0, {r0, r1, r2, r4, r6, r7, r9, fp}
 8000048:	08000ad9 	stmdaeq	r0, {r0, r3, r4, r6, r7, r9, fp}
 800004c:	08000adb 	stmdaeq	r0, {r0, r1, r3, r4, r6, r7, r9, fp}
 8000050:	08000add 	stmdaeq	r0, {r0, r2, r3, r4, r6, r7, r9, fp}
 8000054:	08000adf 	stmdaeq	r0, {r0, r1, r2, r3, r4, r6, r7, r9, fp}
 8000058:	08000ae1 	stmdaeq	r0, {r0, r5, r6, r7, r9, fp}
 800005c:	08000ae3 	stmdaeq	r0, {r0, r1, r5, r6, r7, r9, fp}
 8000060:	08000ae5 	stmdaeq	r0, {r0, r2, r5, r6, r7, r9, fp}
 8000064:	08000ae7 	stmdaeq	r0, {r0, r1, r2, r5, r6, r7, r9, fp}
 8000068:	08000ae9 	stmdaeq	r0, {r0, r3, r5, r6, r7, r9, fp}
	...
 8000088:	08000aeb 	stmdaeq	r0, {r0, r1, r3, r5, r6, r7, r9, fp}
 800008c:	08000aed 	stmdaeq	r0, {r0, r2, r3, r5, r6, r7, r9, fp}
 8000090:	08000aef 	stmdaeq	r0, {r0, r1, r2, r3, r5, r6, r7, r9, fp}
 8000094:	08000af3 	stmdaeq	r0, {r0, r1, r4, r5, r6, r7, r9, fp}
 8000098:	08000af5 	stmdaeq	r0, {r0, r2, r4, r5, r6, r7, r9, fp}
 800009c:	08000af7 	stmdaeq	r0, {r0, r1, r2, r4, r5, r6, r7, r9, fp}
 80000a0:	08000af9 	stmdaeq	r0, {r0, r3, r4, r5, r6, r7, r9, fp}
 80000a4:	08000afb 	stmdaeq	r0, {r0, r1, r3, r4, r5, r6, r7, r9, fp}
 80000a8:	08000afd 	stmdaeq	r0, {r0, r2, r3, r4, r5, r6, r7, r9, fp}
 80000ac:	08000aff 	stmdaeq	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r9, fp}
 80000b0:	08000b01 	stmdaeq	r0, {r0, r8, r9, fp}
 80000b4:	08000b15 	stmdaeq	r0, {r0, r2, r4, r8, r9, fp}
 80000b8:	08000b17 	stmdaeq	r0, {r0, r1, r2, r4, r8, r9, fp}
 80000bc:	08000b19 	stmdaeq	r0, {r0, r3, r4, r8, r9, fp}
 80000c0:	08000b1b 	stmdaeq	r0, {r0, r1, r3, r4, r8, r9, fp}
 80000c4:	08000b1d 	stmdaeq	r0, {r0, r2, r3, r4, r8, r9, fp}
 80000c8:	08000b1f 	stmdaeq	r0, {r0, r1, r2, r3, r4, r8, r9, fp}
 80000cc:	08000b21 	stmdaeq	r0, {r0, r5, r8, r9, fp}
 80000d0:	08000b23 	stmdaeq	r0, {r0, r1, r5, r8, r9, fp}
 80000d4:	08000b25 	stmdaeq	r0, {r0, r2, r5, r8, r9, fp}
 80000d8:	08000b59 	stmdaeq	r0, {r0, r3, r4, r6, r8, r9, fp}
 80000dc:	08000b95 	stmdaeq	r0, {r0, r2, r4, r7, r8, r9, fp}
 80000e0:	08000b97 	stmdaeq	r0, {r0, r1, r2, r4, r7, r8, r9, fp}
 80000e4:	08000b99 	stmdaeq	r0, {r0, r3, r4, r7, r8, r9, fp}
 80000e8:	08000b9b 	stmdaeq	r0, {r0, r1, r3, r4, r7, r8, r9, fp}
 80000ec:	08000b9d 	stmdaeq	r0, {r0, r2, r3, r4, r7, r8, r9, fp}
 80000f0:	08000b9f 	stmdaeq	r0, {r0, r1, r2, r3, r4, r7, r8, r9, fp}
 80000f4:	08000ba1 	stmdaeq	r0, {r0, r5, r7, r8, r9, fp}
 80000f8:	08000ba3 	stmdaeq	r0, {r0, r1, r5, r7, r8, r9, fp}
 80000fc:	08000ba5 	stmdaeq	r0, {r0, r2, r5, r7, r8, r9, fp}
 8000100:	08000ba7 	stmdaeq	r0, {r0, r1, r2, r5, r7, r8, r9, fp}
 8000104:	08000ba9 	stmdaeq	r0, {r0, r3, r5, r7, r8, r9, fp}
 8000108:	08000bab 	stmdaeq	r0, {r0, r1, r3, r5, r7, r8, r9, fp}
 800010c:	08000bad 	stmdaeq	r0, {r0, r2, r3, r5, r7, r8, r9, fp}
 8000110:	08000baf 	stmdaeq	r0, {r0, r1, r2, r3, r5, r7, r8, r9, fp}
 8000114:	08000bb1 	stmdaeq	r0, {r0, r4, r5, r7, r8, r9, fp}
 8000118:	08000bb3 	stmdaeq	r0, {r0, r1, r4, r5, r7, r8, r9, fp}
 800011c:	08000bb5 	stmdaeq	r0, {r0, r2, r4, r5, r7, r8, r9, fp}
 8000120:	08000bb7 	stmdaeq	r0, {r0, r1, r2, r4, r5, r7, r8, r9, fp}
 8000124:	08000bb9 	stmdaeq	r0, {r0, r3, r4, r5, r7, r8, r9, fp}
 8000128:	08000bbb 	stmdaeq	r0, {r0, r1, r3, r4, r5, r7, r8, r9, fp}
 800012c:	08000bbd 	stmdaeq	r0, {r0, r2, r3, r4, r5, r7, r8, r9, fp}
 8000130:	0000f85f 	andeq	pc, r0, pc, asr r8	; <UNPREDICTABLE>

Disassembly of section .text:

08000134 <__WFI>:
; Return         : None
;******************************************************************************/
.thumb_func
__WFI: 
 
    WFI
 8000134:	bf30      	wfi
    BX r14
 8000136:	4770      	bx	lr

08000138 <__WFE>:
; Return         : None
;******************************************************************************/
.thumb_func
__WFE:

    WFE
 8000138:	bf20      	wfe
    BX r14
 800013a:	4770      	bx	lr

0800013c <__SEV>:
; Return         : None
;******************************************************************************/
.thumb_func
__SEV:

    SEV
 800013c:	bf40      	sev
    BX r14
 800013e:	4770      	bx	lr

08000140 <__ISB>:
; Return         : None
;******************************************************************************/
.thumb_func
__ISB:

    ISB
 8000140:	f3bf 8f6f 	isb	sy
    BX r14
 8000144:	4770      	bx	lr

08000146 <__DSB>:
; Return         : None
;******************************************************************************/
.thumb_func
__DSB:

    DSB
 8000146:	f3bf 8f4f 	dsb	sy
    BX r14
 800014a:	4770      	bx	lr

0800014c <__DMB>:
; Return         : None
;******************************************************************************/
.thumb_func
__DMB:

    DMB
 800014c:	f3bf 8f5f 	dmb	sy
    BX r14
 8000150:	4770      	bx	lr

08000152 <__SVC>:
; Return         : None
;******************************************************************************/
.thumb_func
__SVC:

    SVC 0x01
 8000152:	df01      	svc	1
    BX r14
 8000154:	4770      	bx	lr

08000156 <__MRS_CONTROL>:
; Return         : - r4 : Cortex-M3 CONTROL register value.
;******************************************************************************/
.thumb_func
__MRS_CONTROL:

  MRS  r0,control
 8000156:	f3ef 8014 	mrs	r0, CONTROL
  BX r14
 800015a:	4770      	bx	lr

0800015c <__MSR_CONTROL>:
; Return         : None
;******************************************************************************/
.thumb_func
__MSR_CONTROL:

  MSR control, r0
 800015c:	f380 8814 	msr	CONTROL, r0
  ISB
 8000160:	f3bf 8f6f 	isb	sy
  BX r14
 8000164:	4770      	bx	lr

08000166 <__MRS_PSP>:
; Return         : - r0 : Process Stack value.
;******************************************************************************/
.thumb_func
__MRS_PSP:

  MRS r0, psp
 8000166:	f3ef 8009 	mrs	r0, PSP
  BX r14
 800016a:	4770      	bx	lr

0800016c <__MSR_PSP>:
; Return         : None
;******************************************************************************/
.thumb_func
__MSR_PSP:
 
    MSR psp,  r0      /* set Process Stack value*/
 800016c:	f380 8809 	msr	PSP, r0
    BX r14
 8000170:	4770      	bx	lr

08000172 <__MRS_MSP>:
; Return         : - r0 : Main Stack value.
;******************************************************************************/
.thumb_func
__MRS_MSP:

  MRS r0, msp
 8000172:	f3ef 8008 	mrs	r0, MSP
  BX r14
 8000176:	4770      	bx	lr

08000178 <__MSR_MSP>:
; Return         : None
;******************************************************************************/
.thumb_func
__MSR_MSP: 
 
    MSR msp, r0  /*; set Main Stack value*/
 8000178:	f380 8808 	msr	MSP, r0
    BX r14
 800017c:	4770      	bx	lr

0800017e <__SETPRIMASK>:
; Return         : None
;******************************************************************************/
.thumb_func
__SETPRIMASK:

  CPSID i
 800017e:	b672      	cpsid	i
  BX r14
 8000180:	4770      	bx	lr

08000182 <__RESETPRIMASK>:
; Return         : None
;******************************************************************************/
.thumb_func
__RESETPRIMASK:

  CPSIE i
 8000182:	b662      	cpsie	i
  BX r14
 8000184:	4770      	bx	lr

08000186 <__SETFAULTMASK>:
; Return         : None
;******************************************************************************/
.thumb_func
__SETFAULTMASK:

  CPSID f
 8000186:	b671      	cpsid	f
  BX r14
 8000188:	4770      	bx	lr

0800018a <__RESETFAULTMASK>:
; Return         : None
;******************************************************************************/
.thumb_func
__RESETFAULTMASK:

  CPSIE f
 800018a:	b661      	cpsie	f
  BX r14
 800018c:	4770      	bx	lr

0800018e <__BASEPRICONFIG>:
; Return         : None
;******************************************************************************/
.thumb_func
__BASEPRICONFIG:

  MSR basepri, r0
 800018e:	f380 8811 	msr	BASEPRI, r0
  BX r14
 8000192:	4770      	bx	lr

08000194 <__GetBASEPRI>:
; Return         : - r0 : Base Priority value 
;******************************************************************************/
.thumb_func
__GetBASEPRI:

  MRS r0, basepri_max
 8000194:	f3ef 8012 	mrs	r0, BASEPRI_MAX
  BX r14
 8000198:	4770      	bx	lr

0800019a <__REV_HalfWord>:
; Return         : - r0 : holds tve variable value after byte reversing.
;******************************************************************************/
.thumb_func
__REV_HalfWord: 
 
  REV16 r0, r0
 800019a:	ba40      	rev16	r0, r0
  BX r14
 800019c:	4770      	bx	lr

0800019e <__REV_Word>:
; Return         : - r0 : holds tve variable value after byte reversing.
;******************************************************************************/
.thumb_func
__REV_Word: 
 
  REV r0, r0
 800019e:	ba00      	rev	r0, r0
  BX r14
 80001a0:	4770      	bx	lr
	...

080001a4 <ClearTimeOutBuffer>:
	Jump_To_Application();
	return 0;
}
void ClearTimeOutBuffer(void){

	gu32TimingCounter1ms =0;
 80001a4:	4b01      	ldr	r3, [pc, #4]	; (80001ac <ClearTimeOutBuffer+0x8>)
 80001a6:	2200      	movs	r2, #0
 80001a8:	601a      	str	r2, [r3, #0]
 80001aa:	4770      	bx	lr
 80001ac:	200000e4 	andcs	r0, r0, r4, ror #1

080001b0 <CheckTimeOut>:
u8 CheckTimeOut(void)
{
	// Check timeout
	// Return: 0 is false, 1 is true(timeout occurred)

	if( gu32TimingCounter1ms > 16){
 80001b0:	4b03      	ldr	r3, [pc, #12]	; (80001c0 <CheckTimeOut+0x10>)
 80001b2:	6818      	ldr	r0, [r3, #0]
		return 1;

	}else
		return 0;
}
 80001b4:	2810      	cmp	r0, #16
 80001b6:	bf94      	ite	ls
 80001b8:	2000      	movls	r0, #0
 80001ba:	2001      	movhi	r0, #1
 80001bc:	4770      	bx	lr
 80001be:	bf00      	nop
 80001c0:	200000e4 	andcs	r0, r0, r4, ror #1

080001c4 <Interrupt1ms>:

//For Dynamixel
void Interrupt1ms(void)
{
	gu32TimingCounter1ms++;
 80001c4:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <Interrupt1ms+0x10>)
 80001c6:	681a      	ldr	r2, [r3, #0]
 80001c8:	1c50      	adds	r0, r2, #1
 80001ca:	6018      	str	r0, [r3, #0]
	gu32TimingCounter1ms_Txd++;
 80001cc:	6859      	ldr	r1, [r3, #4]
 80001ce:	1c4a      	adds	r2, r1, #1
 80001d0:	605a      	str	r2, [r3, #4]
 80001d2:	4770      	bx	lr
 80001d4:	200000e4 	andcs	r0, r0, r4, ror #1

080001d8 <Timer_Configuration>:
}

void Timer_Configuration(void)
{
 80001d8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
	TIM_TimeBaseInitTypeDef TIM_TimeBaseStructure;

	/* TIM2 configuration */
	TIM_TimeBaseStructure.TIM_Period = 79;
	//TIM_TimeBaseStructure.TIM_Period = 7;
	TIM_TimeBaseStructure.TIM_Prescaler = 0;
 80001da:	2000      	movs	r0, #0
void Timer_Configuration(void)
{
	TIM_TimeBaseInitTypeDef TIM_TimeBaseStructure;

	/* TIM2 configuration */
	TIM_TimeBaseStructure.TIM_Period = 79;
 80001dc:	234f      	movs	r3, #79	; 0x4f
	//TIM_TimeBaseStructure.TIM_Period = 7;
	TIM_TimeBaseStructure.TIM_Prescaler = 0;
 80001de:	f8ad 0004 	strh.w	r0, [sp, #4]
	TIM_TimeBaseStructure.TIM_ClockDivision = TIM_CKD_DIV1;
 80001e2:	f8ad 000a 	strh.w	r0, [sp, #10]
	TIM_TimeBaseStructure.TIM_CounterMode = TIM_CounterMode_Up;
 80001e6:	f8ad 0006 	strh.w	r0, [sp, #6]
	TIM_TimeBaseStructure.TIM_RepetitionCounter = 0x0000;
 80001ea:	f88d 000c 	strb.w	r0, [sp, #12]

	TIM_TimeBaseInit(TIM2, &TIM_TimeBaseStructure);
 80001ee:	a901      	add	r1, sp, #4
 80001f0:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
void Timer_Configuration(void)
{
	TIM_TimeBaseInitTypeDef TIM_TimeBaseStructure;

	/* TIM2 configuration */
	TIM_TimeBaseStructure.TIM_Period = 79;
 80001f4:	f8ad 3008 	strh.w	r3, [sp, #8]
	TIM_TimeBaseStructure.TIM_Prescaler = 0;
	TIM_TimeBaseStructure.TIM_ClockDivision = TIM_CKD_DIV1;
	TIM_TimeBaseStructure.TIM_CounterMode = TIM_CounterMode_Up;
	TIM_TimeBaseStructure.TIM_RepetitionCounter = 0x0000;

	TIM_TimeBaseInit(TIM2, &TIM_TimeBaseStructure);
 80001f8:	f001 fa4a 	bl	8001690 <TIM_TimeBaseInit>

	/* Immediate load of TIM2 Precaler value */
	//       when interrupt resolution is 1us, SysTick->CTRL |= SysTick_Counter_Enable; in
	//       SysTick_CounterCmd(u32 SysTick_Counter) endlessly looping...
	TIM_PrescalerConfig(TIM2, 899, TIM_PSCReloadMode_Immediate);
 80001fc:	2201      	movs	r2, #1
 80001fe:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8000202:	f240 3183 	movw	r1, #899	; 0x383
 8000206:	f001 fa76 	bl	80016f6 <TIM_PrescalerConfig>
	//TIM_PrescalerConfig(TIM2, 8, TIM_PSCReloadMode_Immediate);

	TIM_ClearFlag(TIM2, TIM_FLAG_Update);
 800020a:	2101      	movs	r1, #1
 800020c:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8000210:	f001 fa74 	bl	80016fc <TIM_ClearFlag>

	/* TIM2 IT enable */
	//       I don't know why enabling TIM_IT_CC1 makes while(gwTimingDelay != 0); endless loop...
	//TIM_ITConfig(TIM2, TIM_IT_CC1, ENABLE);
	TIM_ITConfig(TIM2, TIM_IT_Update, ENABLE);
 8000214:	2101      	movs	r1, #1
 8000216:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 800021a:	460a      	mov	r2, r1
 800021c:	f001 fa62 	bl	80016e4 <TIM_ITConfig>

	/* TIM2 enable counter */
	//TIM_Cmd(TIM2, ENABLE);


}
 8000220:	b005      	add	sp, #20
 8000222:	bd00      	pop	{pc}

08000224 <TxDByte>:




void TxDByte(u8 dat)
{
 8000224:	b510      	push	{r4, lr}
	USART_ClearFlag( USART2, USART_FLAG_TC );//modified @new CM-900 2012-07-24
 8000226:	2140      	movs	r1, #64	; 0x40




void TxDByte(u8 dat)
{
 8000228:	4604      	mov	r4, r0
	USART_ClearFlag( USART2, USART_FLAG_TC );//modified @new CM-900 2012-07-24
 800022a:	4807      	ldr	r0, [pc, #28]	; (8000248 <TxDByte+0x24>)
 800022c:	f001 fb61 	bl	80018f2 <USART_ClearFlag>
	USART_SendData(USART2,dat);
 8000230:	4805      	ldr	r0, [pc, #20]	; (8000248 <TxDByte+0x24>)
 8000232:	4621      	mov	r1, r4
 8000234:	f001 fb4f 	bl	80018d6 <USART_SendData>
	while( USART_GetFlagStatus(USART2, USART_FLAG_TC)==RESET );
 8000238:	4803      	ldr	r0, [pc, #12]	; (8000248 <TxDByte+0x24>)
 800023a:	2140      	movs	r1, #64	; 0x40
 800023c:	f001 fb53 	bl	80018e6 <USART_GetFlagStatus>
 8000240:	2800      	cmp	r0, #0
 8000242:	d0f9      	beq.n	8000238 <TxDByte+0x14>
}
 8000244:	bd10      	pop	{r4, pc}
 8000246:	bf00      	nop
 8000248:	40004400 	andmi	r4, r0, r0, lsl #8

0800024c <TxDString>:
    bByte -= bTmp*10;
    TxDByte( bByte+'0');
}

void TxDString(char *str)
{
 800024c:	b510      	push	{r4, lr}
    /*if(bTmp)*/ TxDByte( bTmp+'0');
    bByte -= bTmp*10;
    TxDByte( bByte+'0');
}

void TxDString(char *str)
 800024e:	1e44      	subs	r4, r0, #1
{
	int i;
	for(i=0; str[i] ; i++)
 8000250:	f814 0f01 	ldrb.w	r0, [r4, #1]!
 8000254:	b110      	cbz	r0, 800025c <TxDString+0x10>
	{
		TxDByte(str[i]);
 8000256:	f7ff ffe5 	bl	8000224 <TxDByte>
 800025a:	e7f9      	b.n	8000250 <TxDString+0x4>
	}
}
 800025c:	bd10      	pop	{r4, pc}

0800025e <TxDHex8>:

void TxDHex8(u16 bSentData)
{
	u16 bTmp;
	
	bTmp = ((bSentData>>4)&0x000f) + (u8)'0';
 800025e:	f3c0 1203 	ubfx	r2, r0, #4, #4
		TxDByte(str[i]);
	}
}

void TxDHex8(u16 bSentData)
{
 8000262:	b510      	push	{r4, lr}
 8000264:	4604      	mov	r4, r0
	u16 bTmp;
	
	bTmp = ((bSentData>>4)&0x000f) + (u8)'0';
 8000266:	f102 0030 	add.w	r0, r2, #48	; 0x30
	if(bTmp > '9') bTmp += 7;
 800026a:	2839      	cmp	r0, #57	; 0x39
 800026c:	bf88      	it	hi
 800026e:	f102 0037 	addhi.w	r0, r2, #55	; 0x37
	TxDByte(bTmp);
 8000272:	f7ff ffd7 	bl	8000224 <TxDByte>
	
	bTmp = (bSentData & 0x000f) + (u8)'0';
 8000276:	f004 040f 	and.w	r4, r4, #15
 800027a:	f104 0030 	add.w	r0, r4, #48	; 0x30
	if(bTmp > '9') bTmp += 7;
 800027e:	2839      	cmp	r0, #57	; 0x39
 8000280:	bf88      	it	hi
 8000282:	f104 0037 	addhi.w	r0, r4, #55	; 0x37
	TxDByte(bTmp);
}
 8000286:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	if(bTmp > '9') bTmp += 7;
	TxDByte(bTmp);
	
	bTmp = (bSentData & 0x000f) + (u8)'0';
	if(bTmp > '9') bTmp += 7;
	TxDByte(bTmp);
 800028a:	f7ff bfcb 	b.w	8000224 <TxDByte>

0800028e <TxDHex16>:
}

void TxDHex16(u16 wSentData)
{
 800028e:	b510      	push	{r4, lr}
 8000290:	4604      	mov	r4, r0
	TxDHex8((wSentData>>8)&0x00ff );
 8000292:	0a00      	lsrs	r0, r0, #8
 8000294:	f7ff ffe3 	bl	800025e <TxDHex8>
	TxDHex8( wSentData&0x00ff);
 8000298:	b2e0      	uxtb	r0, r4
}
 800029a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
}

void TxDHex16(u16 wSentData)
{
	TxDHex8((wSentData>>8)&0x00ff );
	TxDHex8( wSentData&0x00ff);
 800029e:	f7ff bfde 	b.w	800025e <TxDHex8>

080002a2 <TxDHex32>:
}

void TxDHex32(u32 lSentData)
{
 80002a2:	b510      	push	{r4, lr}
 80002a4:	4604      	mov	r4, r0
	TxDHex16((lSentData>>16)&0x0000ffff );
 80002a6:	0c00      	lsrs	r0, r0, #16
 80002a8:	f7ff fff1 	bl	800028e <TxDHex16>
	TxDHex16( lSentData&0x0000ffff);
 80002ac:	b2a0      	uxth	r0, r4
}
 80002ae:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
}

void TxDHex32(u32 lSentData)
{
	TxDHex16((lSentData>>16)&0x0000ffff );
	TxDHex16( lSentData&0x0000ffff);
 80002b2:	f7ff bfec 	b.w	800028e <TxDHex16>

080002b6 <USB_TxDString>:
    USB_TxDByte( bByte+'0');
}


void USB_TxDString(char *str)
{
 80002b6:	b510      	push	{r4, lr}
    bByte -= bTmp*10;
    USB_TxDByte( bByte+'0');
}


void USB_TxDString(char *str)
 80002b8:	1e44      	subs	r4, r0, #1
{
	int i;
	for(i=0; str[i] ; i++)
 80002ba:	f814 0f01 	ldrb.w	r0, [r4, #1]!
 80002be:	b110      	cbz	r0, 80002c6 <USB_TxDString+0x10>
	{
		USB_TxDByte(str[i]);
 80002c0:	f000 ff0e 	bl	80010e0 <USB_TxDByte>
 80002c4:	e7f9      	b.n	80002ba <USB_TxDString+0x4>
	}
}
 80002c6:	bd10      	pop	{r4, pc}

080002c8 <Delay>:
* Input          : nTime: specifies the delay time length, in milliseconds.
* Output         : None
* Return         : None
*******************************************************************************/
void Delay(u32 nTime)
{
 80002c8:	b510      	push	{r4, lr}
 80002ca:	4604      	mov	r4, r0
	/* Enable the SysTick Counter */
	SysTick_CounterCmd(SysTick_Counter_Enable);
 80002cc:	2001      	movs	r0, #1
 80002ce:	f001 fa23 	bl	8001718 <SysTick_CounterCmd>

	TimingDelay = nTime;
 80002d2:	4b07      	ldr	r3, [pc, #28]	; (80002f0 <Delay+0x28>)
 80002d4:	601c      	str	r4, [r3, #0]

	while(TimingDelay != 0);
 80002d6:	681c      	ldr	r4, [r3, #0]
 80002d8:	2c00      	cmp	r4, #0
 80002da:	d1fc      	bne.n	80002d6 <Delay+0xe>

	/* Disable SysTick Counter */
	SysTick_CounterCmd(SysTick_Counter_Disable);
 80002dc:	f06f 0001 	mvn.w	r0, #1
 80002e0:	f001 fa1a 	bl	8001718 <SysTick_CounterCmd>
	/* Clear SysTick Counter */
	SysTick_CounterCmd(SysTick_Counter_Clear);
 80002e4:	4620      	mov	r0, r4
}
 80002e6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	while(TimingDelay != 0);

	/* Disable SysTick Counter */
	SysTick_CounterCmd(SysTick_Counter_Disable);
	/* Clear SysTick Counter */
	SysTick_CounterCmd(SysTick_Counter_Clear);
 80002ea:	f001 ba15 	b.w	8001718 <SysTick_CounterCmd>
 80002ee:	bf00      	nop
 80002f0:	20000138 	andcs	r0, r0, r8, lsr r1

080002f4 <StringCompare>:
	return 0;
}
*/

u16 StringCompare(char *bpA, char *bpB, int limit)
{
 80002f4:	b530      	push	{r4, r5, lr}
	u16 wCount;
	wCount = 0;
	while(bpA[wCount] == bpB[wCount])
 80002f6:	2301      	movs	r3, #1
	return 0;
}
*/

u16 StringCompare(char *bpA, char *bpB, int limit)
{
 80002f8:	4604      	mov	r4, r0
	}
	return 0;
}
*/

u16 StringCompare(char *bpA, char *bpB, int limit)
 80002fa:	18e5      	adds	r5, r4, r3
 80002fc:	18c8      	adds	r0, r1, r3
{
	u16 wCount;
	wCount = 0;
	while(bpA[wCount] == bpB[wCount])
 80002fe:	f815 5c01 	ldrb.w	r5, [r5, #-1]
 8000302:	f810 0c01 	ldrb.w	r0, [r0, #-1]
 8000306:	4285      	cmp	r5, r0
 8000308:	d10b      	bne.n	8000322 <StringCompare+0x2e>
	{
		wCount++;
		if ( wCount >= limit)
 800030a:	4293      	cmp	r3, r2
{
	u16 wCount;
	wCount = 0;
	while(bpA[wCount] == bpB[wCount])
	{
		wCount++;
 800030c:	b298      	uxth	r0, r3
		if ( wCount >= limit)
 800030e:	da0a      	bge.n	8000326 <StringCompare+0x32>
			return wCount;
		if((bpA[wCount] == '\0' && bpB[wCount] == '\0') || wCount > COMMAND_BUFFER_SIZE-1 ) return wCount;
 8000310:	5ce5      	ldrb	r5, [r4, r3]
 8000312:	b90d      	cbnz	r5, 8000318 <StringCompare+0x24>
 8000314:	5ccd      	ldrb	r5, [r1, r3]
 8000316:	b135      	cbz	r5, 8000326 <StringCompare+0x32>
 8000318:	3301      	adds	r3, #1
 800031a:	2b51      	cmp	r3, #81	; 0x51
 800031c:	d1ed      	bne.n	80002fa <StringCompare+0x6>
 800031e:	2050      	movs	r0, #80	; 0x50
 8000320:	e001      	b.n	8000326 <StringCompare+0x32>
	}
	return 0;
 8000322:	2000      	movs	r0, #0
 8000324:	bd30      	pop	{r4, r5, pc}
}
 8000326:	bd30      	pop	{r4, r5, pc}

08000328 <StringCopy>:

u16 StringCopy(char *bpDst, char *bpSrc)
{
 8000328:	b510      	push	{r4, lr}
 800032a:	2300      	movs	r3, #0
    u16 bCount;
    for(bCount =0; bCount < IDE_COMMAND_LENGTH/*COMMAND_BUFFER_SIZE*/; bCount++)
    {
        bpDst[bCount] = bpSrc[bCount];
 800032c:	5ccc      	ldrb	r4, [r1, r3]
 800032e:	b29a      	uxth	r2, r3
 8000330:	54c4      	strb	r4, [r0, r3]
        if(bpSrc[bCount] == '\0') break;
 8000332:	5ccc      	ldrb	r4, [r1, r3]
 8000334:	b11c      	cbz	r4, 800033e <StringCopy+0x16>
 8000336:	3301      	adds	r3, #1
}

u16 StringCopy(char *bpDst, char *bpSrc)
{
    u16 bCount;
    for(bCount =0; bCount < IDE_COMMAND_LENGTH/*COMMAND_BUFFER_SIZE*/; bCount++)
 8000338:	2b0a      	cmp	r3, #10
 800033a:	d1f7      	bne.n	800032c <StringCopy+0x4>
 800033c:	461a      	mov	r2, r3
    {
        bpDst[bCount] = bpSrc[bCount];
        if(bpSrc[bCount] == '\0') break;
    }
    return bCount;
}
 800033e:	4610      	mov	r0, r2
 8000340:	bd10      	pop	{r4, pc}
	...

08000344 <USART_Configuration>:
	FLASHStatus = FLASH_ErasePage( EEPROM_START_ADDRESS);
	FLASH_Lock();
}
#endif
void USART_Configuration(u8 PORT, u32 baudrate)
{
 8000344:	b530      	push	{r4, r5, lr}
 8000346:	b085      	sub	sp, #20
 8000348:	4604      	mov	r4, r0
	USART_InitTypeDef USART_InitStructure;

	USART_StructInit(&USART_InitStructure);
 800034a:	4668      	mov	r0, sp
	FLASHStatus = FLASH_ErasePage( EEPROM_START_ADDRESS);
	FLASH_Lock();
}
#endif
void USART_Configuration(u8 PORT, u32 baudrate)
{
 800034c:	460d      	mov	r5, r1
	USART_InitTypeDef USART_InitStructure;

	USART_StructInit(&USART_InitStructure);
 800034e:	f001 fa91 	bl	8001874 <USART_StructInit>

	USART_InitStructure.USART_BaudRate = baudrate;
	USART_InitStructure.USART_WordLength = USART_WordLength_8b;
 8000352:	2300      	movs	r3, #0
	USART_InitStructure.USART_StopBits = USART_StopBits_1;
	USART_InitStructure.USART_Parity = USART_Parity_No ;
	USART_InitStructure.USART_HardwareFlowControl = USART_HardwareFlowControl_None;
	USART_InitStructure.USART_Mode = USART_Mode_Rx | USART_Mode_Tx;
 8000354:	200c      	movs	r0, #12

	if( PORT == 1 )
 8000356:	2c01      	cmp	r4, #1
{
	USART_InitTypeDef USART_InitStructure;

	USART_StructInit(&USART_InitStructure);

	USART_InitStructure.USART_BaudRate = baudrate;
 8000358:	9500      	str	r5, [sp, #0]
	USART_InitStructure.USART_WordLength = USART_WordLength_8b;
 800035a:	f8ad 3004 	strh.w	r3, [sp, #4]
	USART_InitStructure.USART_StopBits = USART_StopBits_1;
 800035e:	f8ad 3006 	strh.w	r3, [sp, #6]
	USART_InitStructure.USART_Parity = USART_Parity_No ;
 8000362:	f8ad 3008 	strh.w	r3, [sp, #8]
	USART_InitStructure.USART_HardwareFlowControl = USART_HardwareFlowControl_None;
 8000366:	f8ad 300c 	strh.w	r3, [sp, #12]
	USART_InitStructure.USART_Mode = USART_Mode_Rx | USART_Mode_Tx;
 800036a:	f8ad 000a 	strh.w	r0, [sp, #10]

	if( PORT == 1 )
 800036e:	d112      	bne.n	8000396 <USART_Configuration+0x52>
	{
		USART_DeInit(USART1);
 8000370:	481f      	ldr	r0, [pc, #124]	; (80003f0 <USART_Configuration+0xac>)
 8000372:	f001 f9f1 	bl	8001758 <USART_DeInit>
		Delay(10);
 8000376:	200a      	movs	r0, #10
 8000378:	f7ff ffa6 	bl	80002c8 <Delay>
		/* Configure the USART1 */
		USART_Init(USART1, &USART_InitStructure);
 800037c:	481c      	ldr	r0, [pc, #112]	; (80003f0 <USART_Configuration+0xac>)
 800037e:	4669      	mov	r1, sp
 8000380:	f001 fa34 	bl	80017ec <USART_Init>

		/* Enable USART1 Receive and Transmit interrupts */
		USART_ITConfig(USART1, USART_IT_RXNE, ENABLE);
 8000384:	481a      	ldr	r0, [pc, #104]	; (80003f0 <USART_Configuration+0xac>)
 8000386:	f240 5125 	movw	r1, #1317	; 0x525
 800038a:	4622      	mov	r2, r4
 800038c:	f001 fa89 	bl	80018a2 <USART_ITConfig>
		//USART_ITConfig(USART1, USART_IT_TC, ENABLE);

		/* Enable the USART1 */
		USART_Cmd(USART1, ENABLE);
 8000390:	4817      	ldr	r0, [pc, #92]	; (80003f0 <USART_Configuration+0xac>)
 8000392:	4621      	mov	r1, r4
 8000394:	e027      	b.n	80003e6 <USART_Configuration+0xa2>
	}

	else if( PORT == 2 )
 8000396:	2c02      	cmp	r4, #2
 8000398:	d111      	bne.n	80003be <USART_Configuration+0x7a>
	{
		USART_DeInit(USART2);
 800039a:	4816      	ldr	r0, [pc, #88]	; (80003f4 <USART_Configuration+0xb0>)
 800039c:	f001 f9dc 	bl	8001758 <USART_DeInit>
		Delay(10);
 80003a0:	200a      	movs	r0, #10
 80003a2:	f7ff ff91 	bl	80002c8 <Delay>
		/* Configure the UART5 */
		USART_Init(USART2, &USART_InitStructure);
 80003a6:	4813      	ldr	r0, [pc, #76]	; (80003f4 <USART_Configuration+0xb0>)
 80003a8:	4669      	mov	r1, sp
 80003aa:	f001 fa1f 	bl	80017ec <USART_Init>

		/* Enable UART5 Receive and Transmit interrupts */
		USART_ITConfig(USART2, USART_IT_RXNE, ENABLE);
 80003ae:	4811      	ldr	r0, [pc, #68]	; (80003f4 <USART_Configuration+0xb0>)
 80003b0:	f240 5125 	movw	r1, #1317	; 0x525
 80003b4:	2201      	movs	r2, #1
 80003b6:	f001 fa74 	bl	80018a2 <USART_ITConfig>

		/* Enable the UART5 */
		USART_Cmd(USART2, ENABLE);
 80003ba:	480e      	ldr	r0, [pc, #56]	; (80003f4 <USART_Configuration+0xb0>)
 80003bc:	e012      	b.n	80003e4 <USART_Configuration+0xa0>
	}

	else if( PORT == 3 )
 80003be:	2c03      	cmp	r4, #3
 80003c0:	d113      	bne.n	80003ea <USART_Configuration+0xa6>
	{

		USART_DeInit(USART3);
 80003c2:	480d      	ldr	r0, [pc, #52]	; (80003f8 <USART_Configuration+0xb4>)
 80003c4:	f001 f9c8 	bl	8001758 <USART_DeInit>
		Delay(10);
 80003c8:	200a      	movs	r0, #10
 80003ca:	f7ff ff7d 	bl	80002c8 <Delay>
		/* Configure the USART3 */
		USART_Init(USART3, &USART_InitStructure);
 80003ce:	480a      	ldr	r0, [pc, #40]	; (80003f8 <USART_Configuration+0xb4>)
 80003d0:	4669      	mov	r1, sp
 80003d2:	f001 fa0b 	bl	80017ec <USART_Init>

		/* Enable USART3 Receive and Transmit interrupts */
		USART_ITConfig(USART3, USART_IT_RXNE, ENABLE);
 80003d6:	4808      	ldr	r0, [pc, #32]	; (80003f8 <USART_Configuration+0xb4>)
 80003d8:	f240 5125 	movw	r1, #1317	; 0x525
 80003dc:	2201      	movs	r2, #1
 80003de:	f001 fa60 	bl	80018a2 <USART_ITConfig>
		//USART_ITConfig(USART3, USART_IT_TC, ENABLE);

		/* Enable the USART3 */
		USART_Cmd(USART3, ENABLE);
 80003e2:	4805      	ldr	r0, [pc, #20]	; (80003f8 <USART_Configuration+0xb4>)
 80003e4:	2101      	movs	r1, #1
 80003e6:	f001 fa50 	bl	800188a <USART_Cmd>
	}
}
 80003ea:	b005      	add	sp, #20
 80003ec:	bd30      	pop	{r4, r5, pc}
 80003ee:	bf00      	nop
 80003f0:	40013800 	andmi	r3, r1, r0, lsl #16
 80003f4:	40004400 	andmi	r4, r0, r0, lsl #8
 80003f8:	40004800 	andmi	r4, r0, r0, lsl #16

080003fc <SerialMonitor>:
u8 gbCount =0;
#define IDE_COMMAND_LENGTH 10
extern volatile u16 USB_Rx_Cnt;
extern u8 USB_Rx_Buffer[VIRTUAL_COM_PORT_DATA_SIZE];
void SerialMonitor(void)
{
 80003fc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	u16 bTerminate;//,bRxData;
	u8 dxlBaudrate =0;
	char bpCommand[COMMAND_LENGTH];
	int i;
	for(i=0;i<COMMAND_LENGTH;i++){
 8000400:	2300      	movs	r3, #0
u8 gbCount =0;
#define IDE_COMMAND_LENGTH 10
extern volatile u16 USB_Rx_Cnt;
extern u8 USB_Rx_Buffer[VIRTUAL_COM_PORT_DATA_SIZE];
void SerialMonitor(void)
{
 8000402:	b088      	sub	sp, #32
	u16 bTerminate;//,bRxData;
	u8 dxlBaudrate =0;
	char bpCommand[COMMAND_LENGTH];
	int i;
	for(i=0;i<COMMAND_LENGTH;i++){
		bpCommand[i]='\0';
 8000404:	2400      	movs	r4, #0
 8000406:	aa04      	add	r2, sp, #16
 8000408:	549c      	strb	r4, [r3, r2]
{
	u16 bTerminate;//,bRxData;
	u8 dxlBaudrate =0;
	char bpCommand[COMMAND_LENGTH];
	int i;
	for(i=0;i<COMMAND_LENGTH;i++){
 800040a:	3301      	adds	r3, #1
 800040c:	2b10      	cmp	r3, #16
 800040e:	d1f9      	bne.n	8000404 <SerialMonitor+0x8>
	}
	u8 bRxData=0;
	u8 usbRxCount = 0;
	//PrintProtectStatus();

	GPIO_ResetBits(PORT_LED, PIN_LED);					// LED On modified @new CM-900 with jason 2012-07-24
 8000410:	48ac      	ldr	r0, [pc, #688]	; (80006c4 <SerialMonitor+0x2c8>)
 8000412:	2104      	movs	r1, #4
 8000414:	f000 ff88 	bl	8001328 <GPIO_ResetBits>
	GPIO_ResetBits(CM904_PORT_LED, CM904_PIN_LED);		// LED On modified @new CM-904
 8000418:	48aa      	ldr	r0, [pc, #680]	; (80006c4 <SerialMonitor+0x2c8>)
 800041a:	f44f 7100 	mov.w	r1, #512	; 0x200
 800041e:	f000 ff83 	bl	8001328 <GPIO_ResetBits>
	USART_BUFFER_CLEAR;
 8000422:	48a9      	ldr	r0, [pc, #676]	; (80006c8 <SerialMonitor+0x2cc>)
 8000424:	49a9      	ldr	r1, [pc, #676]	; (80006cc <SerialMonitor+0x2d0>)
 8000426:	8004      	strh	r4, [r0, #0]
	int i;
	for(i=0;i<COMMAND_LENGTH;i++){
		bpCommand[i]='\0';
	}
	u8 bRxData=0;
	u8 usbRxCount = 0;
 8000428:	4627      	mov	r7, r4
	//PrintProtectStatus();

	GPIO_ResetBits(PORT_LED, PIN_LED);					// LED On modified @new CM-900 with jason 2012-07-24
	GPIO_ResetBits(CM904_PORT_LED, CM904_PIN_LED);		// LED On modified @new CM-904
	USART_BUFFER_CLEAR;
 800042a:	800c      	strh	r4, [r1, #0]
extern volatile u16 USB_Rx_Cnt;
extern u8 USB_Rx_Buffer[VIRTUAL_COM_PORT_DATA_SIZE];
void SerialMonitor(void)
{
	u16 bTerminate;//,bRxData;
	u8 dxlBaudrate =0;
 800042c:	4625      	mov	r5, r4
		}else{
			TxDString("\r\n -");
		}*/

		//GetCommandFromHost(gbpRxBuffer);
		while(!RXD_BUFFER_READY)
 800042e:	4ea6      	ldr	r6, [pc, #664]	; (80006c8 <SerialMonitor+0x2cc>)
 8000430:	4ba6      	ldr	r3, [pc, #664]	; (80006cc <SerialMonitor+0x2d0>)
 8000432:	8834      	ldrh	r4, [r6, #0]
 8000434:	8818      	ldrh	r0, [r3, #0]
 8000436:	b2a2      	uxth	r2, r4
 8000438:	b281      	uxth	r1, r0
 800043a:	428a      	cmp	r2, r1
 800043c:	d0f7      	beq.n	800042e <SerialMonitor+0x32>
#ifdef DEBUG_ENABLE_BY_USART2
	TxDString("USB_Rx_Cnt = ");	TxDHex8(USB_Rx_Cnt);	TxDString("\r\n");
	TxDString("USB_Rx_Buffer = ");	TxDString(USB_Rx_Buffer);	TxDString("\r\n");
#endif
	StringCopy(bpCommand,USB_Rx_Buffer);
	gbCount = USB_Rx_Cnt;
 800043e:	4ea4      	ldr	r6, [pc, #656]	; (80006d0 <SerialMonitor+0x2d4>)
		}*/
#ifdef DEBUG_ENABLE_BY_USART2
	TxDString("USB_Rx_Cnt = ");	TxDHex8(USB_Rx_Cnt);	TxDString("\r\n");
	TxDString("USB_Rx_Buffer = ");	TxDString(USB_Rx_Buffer);	TxDString("\r\n");
#endif
	StringCopy(bpCommand,USB_Rx_Buffer);
 8000440:	49a4      	ldr	r1, [pc, #656]	; (80006d4 <SerialMonitor+0x2d8>)
 8000442:	a804      	add	r0, sp, #16
 8000444:	f7ff ff70 	bl	8000328 <StringCopy>
	gbCount = USB_Rx_Cnt;
 8000448:	8834      	ldrh	r4, [r6, #0]
 800044a:	4ba3      	ldr	r3, [pc, #652]	; (80006d8 <SerialMonitor+0x2dc>)
 800044c:	b2e2      	uxtb	r2, r4
#ifdef DEBUG_ENABLE_BY_USART2
	TxDString("bpCommand = ");	TxDString(bpCommand);	TxDString("\r\n");
	TxDString("gbCount = ");	TxDHex8(gbCount);	TxDString("\r\n");
#endif
	USB_Rx_Cnt = 0;
 800044e:	2100      	movs	r1, #0
#ifdef DEBUG_ENABLE_BY_USART2
	TxDString("USB_Rx_Cnt = ");	TxDHex8(USB_Rx_Cnt);	TxDString("\r\n");
	TxDString("USB_Rx_Buffer = ");	TxDString(USB_Rx_Buffer);	TxDString("\r\n");
#endif
	StringCopy(bpCommand,USB_Rx_Buffer);
	gbCount = USB_Rx_Cnt;
 8000450:	721a      	strb	r2, [r3, #8]
#ifdef DEBUG_ENABLE_BY_USART2
	TxDString("bpCommand = ");	TxDString(bpCommand);	TxDString("\r\n");
	TxDString("gbCount = ");	TxDHex8(gbCount);	TxDString("\r\n");
#endif
	USB_Rx_Cnt = 0;
 8000452:	8031      	strh	r1, [r6, #0]
	for(i=0;i < VIRTUAL_COM_PORT_DATA_SIZE;i++ ){
		 USB_Rx_Buffer[i] = '\0';
 8000454:	489f      	ldr	r0, [pc, #636]	; (80006d4 <SerialMonitor+0x2d8>)
 8000456:	2600      	movs	r6, #0
 8000458:	540e      	strb	r6, [r1, r0]
#ifdef DEBUG_ENABLE_BY_USART2
	TxDString("bpCommand = ");	TxDString(bpCommand);	TxDString("\r\n");
	TxDString("gbCount = ");	TxDHex8(gbCount);	TxDString("\r\n");
#endif
	USB_Rx_Cnt = 0;
	for(i=0;i < VIRTUAL_COM_PORT_DATA_SIZE;i++ ){
 800045a:	3101      	adds	r1, #1
 800045c:	2940      	cmp	r1, #64	; 0x40
 800045e:	d1f9      	bne.n	8000454 <SerialMonitor+0x58>

	}
		//bParaNum = StringProcess(bpCommand,ulpParameter,gbpRxBuffer);
		//bParaNum =1;
		//if(bParaNum != 0)
		if(/*gbCount == IDE_COMMAND_LENGTH &&*/gbCount > 3 && bpCommand[0] == 'A' && bpCommand[2] == '&')
 8000460:	2a03      	cmp	r2, #3
 8000462:	f89d 4010 	ldrb.w	r4, [sp, #16]
 8000466:	f240 8184 	bls.w	8000772 <SerialMonitor+0x376>
 800046a:	2c41      	cmp	r4, #65	; 0x41
 800046c:	f040 8181 	bne.w	8000772 <SerialMonitor+0x376>
 8000470:	f89d 2012 	ldrb.w	r2, [sp, #18]
 8000474:	2a26      	cmp	r2, #38	; 0x26
 8000476:	f040 817e 	bne.w	8000776 <SerialMonitor+0x37a>
		{
			//if(bParaNum > PARA_NUM) bParaNum = PARA_NUM;
			if( StringCompare(bpCommand,"AT&LD",5) )//if( StringCompare(bpCommand,"LD")|| StringCompare(bpCommand,"L") || bRxData == 'l' )
 800047a:	a804      	add	r0, sp, #16
 800047c:	4997      	ldr	r1, [pc, #604]	; (80006dc <SerialMonitor+0x2e0>)
 800047e:	2205      	movs	r2, #5
 8000480:	f7ff ff38 	bl	80002f4 <StringCompare>
 8000484:	2800      	cmp	r0, #0
 8000486:	f000 8085 	beq.w	8000594 <SerialMonitor+0x198>
				bRxData=0;

				FLASHStatus = FLASH_COMPLETE;
				MemoryProgramStatus = PASSED;

				gwAddressPointer = FLASH_START_ADDRESS;
 800048a:	4995      	ldr	r1, [pc, #596]	; (80006e0 <SerialMonitor+0x2e4>)
 800048c:	4c92      	ldr	r4, [pc, #584]	; (80006d8 <SerialMonitor+0x2dc>)
				gwEndAddressPointer = FLASH_START_ADDRESS + 0xF800;
 800048e:	f501 4378 	add.w	r3, r1, #63488	; 0xf800

				vu32 tStartAddr;
				bRxData=0;

				FLASHStatus = FLASH_COMPLETE;
				MemoryProgramStatus = PASSED;
 8000492:	2001      	movs	r0, #1
				volatile TestStatus MemoryProgramStatus;

				vu32 tStartAddr;
				bRxData=0;

				FLASHStatus = FLASH_COMPLETE;
 8000494:	2204      	movs	r2, #4
			//if(bParaNum > PARA_NUM) bParaNum = PARA_NUM;
			if( StringCompare(bpCommand,"AT&LD",5) )//if( StringCompare(bpCommand,"LD")|| StringCompare(bpCommand,"L") || bRxData == 'l' )
			{
				//TxDString("download\r\n");
				u32 EraseCounter = 0x00;
				vu32 NbrOfPage = 0x00;
 8000496:	9602      	str	r6, [sp, #8]
				volatile TestStatus MemoryProgramStatus;

				vu32 tStartAddr;
				bRxData=0;

				FLASHStatus = FLASH_COMPLETE;
 8000498:	f88d 2006 	strb.w	r2, [sp, #6]
				MemoryProgramStatus = PASSED;
 800049c:	f88d 0007 	strb.w	r0, [sp, #7]

				gwAddressPointer = FLASH_START_ADDRESS;
 80004a0:	60e1      	str	r1, [r4, #12]
				gwEndAddressPointer = FLASH_START_ADDRESS + 0xF800;
 80004a2:	6123      	str	r3, [r4, #16]
						TxDString("\r\n Out of Range!\r\n");
					}
					continue;
				}// 2012-05-15 jason added from CM-530 Bootloader 1.01*/

				tStartAddr = gwAddressPointer;
 80004a4:	68e2      	ldr	r2, [r4, #12]
 80004a6:	9203      	str	r2, [sp, #12]
				/*Init global variable related to flash download*/
				gwRxTotalCount = gwCalculatedCheckSum = 0;
 80004a8:	6166      	str	r6, [r4, #20]
 80004aa:	61a6      	str	r6, [r4, #24]


				/* Unlock the Flash Program Erase controller */
				FLASH_Unlock();
 80004ac:	f000 fe44 	bl	8001138 <FLASH_Unlock>
				gbIsFlashLock = FALSE;

				/* Define the number of page to be erased */
				NbrOfPage = ((gwEndAddressPointer - gwAddressPointer) / FLASH_PAGE_SIZE );  // 2012-05-15 jason added from CM-530 Bootloader 1.01
 80004b0:	6921      	ldr	r1, [r4, #16]
 80004b2:	68e4      	ldr	r4, [r4, #12]
				gwRxTotalCount = gwCalculatedCheckSum = 0;


				/* Unlock the Flash Program Erase controller */
				FLASH_Unlock();
				gbIsFlashLock = FALSE;
 80004b4:	488b      	ldr	r0, [pc, #556]	; (80006e4 <SerialMonitor+0x2e8>)

				/* Define the number of page to be erased */
				NbrOfPage = ((gwEndAddressPointer - gwAddressPointer) / FLASH_PAGE_SIZE );  // 2012-05-15 jason added from CM-530 Bootloader 1.01
 80004b6:	1b0b      	subs	r3, r1, r4
				gwRxTotalCount = gwCalculatedCheckSum = 0;


				/* Unlock the Flash Program Erase controller */
				FLASH_Unlock();
				gbIsFlashLock = FALSE;
 80004b8:	7006      	strb	r6, [r0, #0]

				/* Define the number of page to be erased */
				NbrOfPage = ((gwEndAddressPointer - gwAddressPointer) / FLASH_PAGE_SIZE );  // 2012-05-15 jason added from CM-530 Bootloader 1.01
 80004ba:	0a9a      	lsrs	r2, r3, #10
				/*if ((FLASH_END_ADDRESS - gwAddressPointer) & 0x3ff)
				  NbrOfPage++;*/

				/* Clear All pending flags */
				FLASH_ClearFlag(FLASH_FLAG_BSY | FLASH_FLAG_EOP | FLASH_FLAG_PGERR | FLASH_FLAG_WRPRTERR);
 80004bc:	2035      	movs	r0, #53	; 0x35
				/* Unlock the Flash Program Erase controller */
				FLASH_Unlock();
				gbIsFlashLock = FALSE;

				/* Define the number of page to be erased */
				NbrOfPage = ((gwEndAddressPointer - gwAddressPointer) / FLASH_PAGE_SIZE );  // 2012-05-15 jason added from CM-530 Bootloader 1.01
 80004be:	9202      	str	r2, [sp, #8]
				/*if ((FLASH_END_ADDRESS - gwAddressPointer) & 0x3ff)
				  NbrOfPage++;*/

				/* Clear All pending flags */
				FLASH_ClearFlag(FLASH_FLAG_BSY | FLASH_FLAG_EOP | FLASH_FLAG_PGERR | FLASH_FLAG_WRPRTERR);
 80004c0:	f000 fe4e 	bl	8001160 <FLASH_ClearFlag>

				// 2012-05-15 jason added from CM-530 Bootloader 1.01
				//TxDString("\r\nErasing....     ");

				/* Erase the FLASH pages */
				for(EraseCounter = 0; (EraseCounter < NbrOfPage) && (FLASHStatus == FLASH_COMPLETE) ; EraseCounter++)
 80004c4:	9802      	ldr	r0, [sp, #8]
 80004c6:	4286      	cmp	r6, r0
 80004c8:	d21a      	bcs.n	8000500 <SerialMonitor+0x104>
 80004ca:	f89d 1006 	ldrb.w	r1, [sp, #6]
 80004ce:	2904      	cmp	r1, #4
 80004d0:	d116      	bne.n	8000500 <SerialMonitor+0x104>
				{
					//u16 percent;
					if( (gwAddressPointer + (FLASH_PAGE_SIZE * EraseCounter)) > 0x0800F000)
 80004d2:	f8df 8204 	ldr.w	r8, [pc, #516]	; 80006d8 <SerialMonitor+0x2dc>

u8 gbCount =0;
#define IDE_COMMAND_LENGTH 10
extern volatile u16 USB_Rx_Cnt;
extern u8 USB_Rx_Buffer[VIRTUAL_COM_PORT_DATA_SIZE];
void SerialMonitor(void)
 80004d6:	02b4      	lsls	r4, r6, #10

				/* Erase the FLASH pages */
				for(EraseCounter = 0; (EraseCounter < NbrOfPage) && (FLASHStatus == FLASH_COMPLETE) ; EraseCounter++)
				{
					//u16 percent;
					if( (gwAddressPointer + (FLASH_PAGE_SIZE * EraseCounter)) > 0x0800F000)
 80004d8:	f8d8 300c 	ldr.w	r3, [r8, #12]
 80004dc:	4882      	ldr	r0, [pc, #520]	; (80006e8 <SerialMonitor+0x2ec>)
 80004de:	18e2      	adds	r2, r4, r3
 80004e0:	4282      	cmp	r2, r0
 80004e2:	d80d      	bhi.n	8000500 <SerialMonitor+0x104>
						break;
					FLASHStatus = FLASH_ErasePage(gwAddressPointer + (FLASH_PAGE_SIZE * EraseCounter));
 80004e4:	f8d8 100c 	ldr.w	r1, [r8, #12]

				// 2012-05-15 jason added from CM-530 Bootloader 1.01
				//TxDString("\r\nErasing....     ");

				/* Erase the FLASH pages */
				for(EraseCounter = 0; (EraseCounter < NbrOfPage) && (FLASHStatus == FLASH_COMPLETE) ; EraseCounter++)
 80004e8:	3601      	adds	r6, #1
				{
					//u16 percent;
					if( (gwAddressPointer + (FLASH_PAGE_SIZE * EraseCounter)) > 0x0800F000)
						break;
					FLASHStatus = FLASH_ErasePage(gwAddressPointer + (FLASH_PAGE_SIZE * EraseCounter));
 80004ea:	1860      	adds	r0, r4, r1
 80004ec:	f000 fe92 	bl	8001214 <FLASH_ErasePage>
 80004f0:	f88d 0006 	strb.w	r0, [sp, #6]
					TxDHex32(gwAddressPointer + (FLASH_PAGE_SIZE * EraseCounter));
 80004f4:	f8d8 300c 	ldr.w	r3, [r8, #12]
 80004f8:	18e0      	adds	r0, r4, r3
 80004fa:	f7ff fed2 	bl	80002a2 <TxDHex32>
 80004fe:	e7e1      	b.n	80004c4 <SerialMonitor+0xc8>
				}
				//USB_TxDString("\b\b\b\b");
				//USB_TxD_Dec_U8(100);
				//USB_TxDString("\%");
				//TxDString("complete!\r\n");
				if( FLASHStatus != FLASH_COMPLETE )
 8000500:	f89d 4006 	ldrb.w	r4, [sp, #6]
 8000504:	2c04      	cmp	r4, #4
 8000506:	d002      	beq.n	800050e <SerialMonitor+0x112>
				{
					FLASH_Lock();
 8000508:	f000 fe22 	bl	8001150 <FLASH_Lock>
					continue;
 800050c:	e78f      	b.n	800042e <SerialMonitor+0x32>
				}
				//USB_TxDString("\r\n Write Address : ");USB_TxDHex32(gwAddressPointer);
				USB_TxDString("Ready..\n");
 800050e:	4877      	ldr	r0, [pc, #476]	; (80006ec <SerialMonitor+0x2f0>)
 8000510:	f7ff fed1 	bl	80002b6 <USB_TxDString>
				gbFlashDownloadStart = TRUE;
 8000514:	4a70      	ldr	r2, [pc, #448]	; (80006d8 <SerialMonitor+0x2dc>)
 8000516:	2101      	movs	r1, #1
				TIM_Cmd(TIM2, ENABLE);
 8000518:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
					FLASH_Lock();
					continue;
				}
				//USB_TxDString("\r\n Write Address : ");USB_TxDHex32(gwAddressPointer);
				USB_TxDString("Ready..\n");
				gbFlashDownloadStart = TRUE;
 800051c:	7711      	strb	r1, [r2, #28]
				TIM_Cmd(TIM2, ENABLE);
 800051e:	f001 f8d5 	bl	80016cc <TIM_Cmd>
				Delay(100); // some delay is needed because PC have some time to prepare data.
 8000522:	2064      	movs	r0, #100	; 0x64
 8000524:	f7ff fed0 	bl	80002c8 <Delay>

				while(1){
					//wait until flash-download is finished
					//flash-download code is located EP3_OUT_Callback() in usb_endp.c
					//getting checksum data from Host PC(IDE)
					if(USB_Rx_Cnt != 0x0)
 8000528:	4869      	ldr	r0, [pc, #420]	; (80006d0 <SerialMonitor+0x2d4>)
 800052a:	8801      	ldrh	r1, [r0, #0]
 800052c:	b28b      	uxth	r3, r1
 800052e:	b10b      	cbz	r3, 8000534 <SerialMonitor+0x138>
						usbRxCount = USB_Rx_Cnt;
 8000530:	8807      	ldrh	r7, [r0, #0]
 8000532:	b2ff      	uxtb	r7, r7
					if(CheckTimeOut()){
 8000534:	f7ff fe3c 	bl	80001b0 <CheckTimeOut>
 8000538:	2800      	cmp	r0, #0
 800053a:	d0f5      	beq.n	8000528 <SerialMonitor+0x12c>
						gbFlashDownloadStart = FALSE;
 800053c:	4c66      	ldr	r4, [pc, #408]	; (80006d8 <SerialMonitor+0x2dc>)
 800053e:	2600      	movs	r6, #0
						ClearTimeOutBuffer();
						TIM_Cmd(TIM2, DISABLE);
 8000540:	4631      	mov	r1, r6
 8000542:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
					//flash-download code is located EP3_OUT_Callback() in usb_endp.c
					//getting checksum data from Host PC(IDE)
					if(USB_Rx_Cnt != 0x0)
						usbRxCount = USB_Rx_Cnt;
					if(CheckTimeOut()){
						gbFlashDownloadStart = FALSE;
 8000546:	7726      	strb	r6, [r4, #28]
	Jump_To_Application();
	return 0;
}
void ClearTimeOutBuffer(void){

	gu32TimingCounter1ms =0;
 8000548:	6026      	str	r6, [r4, #0]
					if(USB_Rx_Cnt != 0x0)
						usbRxCount = USB_Rx_Cnt;
					if(CheckTimeOut()){
						gbFlashDownloadStart = FALSE;
						ClearTimeOutBuffer();
						TIM_Cmd(TIM2, DISABLE);
 800054a:	f001 f8bf 	bl	80016cc <TIM_Cmd>
				}
#ifdef DEBUG_ENABLE_BY_USART2
				TxDString("usbRxCount = ");	TxDHex8(usbRxCount);	TxDString("\r\n");
				TxDString("USB_Rx_Buffer = ");	TxDByte(USB_Rx_Buffer[usbRxCount-1]);	TxDString("\r\n");
#endif
				gwReceivedCheckSumFromHost = USB_Rx_Buffer[usbRxCount-1];
 800054e:	4961      	ldr	r1, [pc, #388]	; (80006d4 <SerialMonitor+0x2d8>)
					if(CheckTimeOut()){
						gbFlashDownloadStart = FALSE;
						ClearTimeOutBuffer();
						TIM_Cmd(TIM2, DISABLE);
						//TxDString("\r\n Flash writing finished\r\n");
						USART_BUFFER_CLEAR
 8000550:	4a5d      	ldr	r2, [pc, #372]	; (80006c8 <SerialMonitor+0x2cc>)
 8000552:	485e      	ldr	r0, [pc, #376]	; (80006cc <SerialMonitor+0x2d0>)
				}
#ifdef DEBUG_ENABLE_BY_USART2
				TxDString("usbRxCount = ");	TxDHex8(usbRxCount);	TxDString("\r\n");
				TxDString("USB_Rx_Buffer = ");	TxDByte(USB_Rx_Buffer[usbRxCount-1]);	TxDString("\r\n");
#endif
				gwReceivedCheckSumFromHost = USB_Rx_Buffer[usbRxCount-1];
 8000554:	19cb      	adds	r3, r1, r7
					if(CheckTimeOut()){
						gbFlashDownloadStart = FALSE;
						ClearTimeOutBuffer();
						TIM_Cmd(TIM2, DISABLE);
						//TxDString("\r\n Flash writing finished\r\n");
						USART_BUFFER_CLEAR
 8000556:	8016      	strh	r6, [r2, #0]
 8000558:	8006      	strh	r6, [r0, #0]
				}
#ifdef DEBUG_ENABLE_BY_USART2
				TxDString("usbRxCount = ");	TxDHex8(usbRxCount);	TxDString("\r\n");
				TxDString("USB_Rx_Buffer = ");	TxDByte(USB_Rx_Buffer[usbRxCount-1]);	TxDString("\r\n");
#endif
				gwReceivedCheckSumFromHost = USB_Rx_Buffer[usbRxCount-1];
 800055a:	f813 6c01 	ldrb.w	r6, [r3, #-1]
 800055e:	6226      	str	r6, [r4, #32]
				gwCalculatedCheckSum = gwCalculatedCheckSum - gwReceivedCheckSumFromHost;
 8000560:	6962      	ldr	r2, [r4, #20]
 8000562:	6a20      	ldr	r0, [r4, #32]
				gwReceivedCheckSumFromHost = RxDBufferFromHost();
				TxDString("\r\n gwReceivedCheckSumFromHost = ");	TxDHex32(gwReceivedCheckSumFromHost);	TxDString("\r\n");
				*/
				/* Lock again the Flash Program Erase controller */
				FLASH_Lock();
				gbIsFlashLock = TRUE;
 8000564:	2601      	movs	r6, #1
#ifdef DEBUG_ENABLE_BY_USART2
				TxDString("usbRxCount = ");	TxDHex8(usbRxCount);	TxDString("\r\n");
				TxDString("USB_Rx_Buffer = ");	TxDByte(USB_Rx_Buffer[usbRxCount-1]);	TxDString("\r\n");
#endif
				gwReceivedCheckSumFromHost = USB_Rx_Buffer[usbRxCount-1];
				gwCalculatedCheckSum = gwCalculatedCheckSum - gwReceivedCheckSumFromHost;
 8000566:	1a11      	subs	r1, r2, r0
 8000568:	6161      	str	r1, [r4, #20]
				/*while(!RXD_BUFFER_READY); //wait until check-sum data is received from PC
				gwReceivedCheckSumFromHost = RxDBufferFromHost();
				TxDString("\r\n gwReceivedCheckSumFromHost = ");	TxDHex32(gwReceivedCheckSumFromHost);	TxDString("\r\n");
				*/
				/* Lock again the Flash Program Erase controller */
				FLASH_Lock();
 800056a:	f000 fdf1 	bl	8001150 <FLASH_Lock>
				gbIsFlashLock = TRUE;
			//	TxDString("\r\n Size:0X");TxDHex16(gwRxTotalCount);
			//	TxDString("  Checksum:"); TxDHex16((u8)(gwCalculatedCheckSum&0xff));TxDString("-");TxDHex16(gwReceivedCheckSumFromHost);
				if((gwCalculatedCheckSum&0xff) == gwReceivedCheckSumFromHost || gwReceivedCheckSumFromHost == '*' ){
 800056e:	6962      	ldr	r2, [r4, #20]
 8000570:	6a20      	ldr	r0, [r4, #32]
				gwReceivedCheckSumFromHost = RxDBufferFromHost();
				TxDString("\r\n gwReceivedCheckSumFromHost = ");	TxDHex32(gwReceivedCheckSumFromHost);	TxDString("\r\n");
				*/
				/* Lock again the Flash Program Erase controller */
				FLASH_Lock();
				gbIsFlashLock = TRUE;
 8000572:	4b5c      	ldr	r3, [pc, #368]	; (80006e4 <SerialMonitor+0x2e8>)
			//	TxDString("\r\n Size:0X");TxDHex16(gwRxTotalCount);
			//	TxDString("  Checksum:"); TxDHex16((u8)(gwCalculatedCheckSum&0xff));TxDString("-");TxDHex16(gwReceivedCheckSumFromHost);
				if((gwCalculatedCheckSum&0xff) == gwReceivedCheckSumFromHost || gwReceivedCheckSumFromHost == '*' ){
 8000574:	b2d1      	uxtb	r1, r2
 8000576:	4281      	cmp	r1, r0
				gwReceivedCheckSumFromHost = RxDBufferFromHost();
				TxDString("\r\n gwReceivedCheckSumFromHost = ");	TxDHex32(gwReceivedCheckSumFromHost);	TxDString("\r\n");
				*/
				/* Lock again the Flash Program Erase controller */
				FLASH_Lock();
				gbIsFlashLock = TRUE;
 8000578:	701e      	strb	r6, [r3, #0]
			//	TxDString("\r\n Size:0X");TxDHex16(gwRxTotalCount);
			//	TxDString("  Checksum:"); TxDHex16((u8)(gwCalculatedCheckSum&0xff));TxDString("-");TxDHex16(gwReceivedCheckSumFromHost);
				if((gwCalculatedCheckSum&0xff) == gwReceivedCheckSumFromHost || gwReceivedCheckSumFromHost == '*' ){
 800057a:	d002      	beq.n	8000582 <SerialMonitor+0x186>
 800057c:	6a24      	ldr	r4, [r4, #32]
 800057e:	2c2a      	cmp	r4, #42	; 0x2a
 8000580:	d101      	bne.n	8000586 <SerialMonitor+0x18a>
					USB_TxDString("Success..\n");
 8000582:	485b      	ldr	r0, [pc, #364]	; (80006f0 <SerialMonitor+0x2f4>)
 8000584:	e000      	b.n	8000588 <SerialMonitor+0x18c>
				}
				else
					USB_TxDString("Fail..\n");
 8000586:	485b      	ldr	r0, [pc, #364]	; (80006f4 <SerialMonitor+0x2f8>)
 8000588:	f7ff fe95 	bl	80002b6 <USB_TxDString>
			//WDTCR = 0x08;
				Delay(100);
 800058c:	2064      	movs	r0, #100	; 0x64
 800058e:	f7ff fe9b 	bl	80002c8 <Delay>
 8000592:	e0f7      	b.n	8000784 <SerialMonitor+0x388>

			}
			else if(StringCompare(bpCommand,"AT&GO",5))//else if(StringCompare(bpCommand,"GO")|| StringCompare(bpCommand,"G") || bRxData == 'g' )
 8000594:	a804      	add	r0, sp, #16
 8000596:	4958      	ldr	r1, [pc, #352]	; (80006f8 <SerialMonitor+0x2fc>)
 8000598:	2205      	movs	r2, #5
 800059a:	f7ff feab 	bl	80002f4 <StringCompare>
 800059e:	b140      	cbz	r0, 80005b2 <SerialMonitor+0x1b6>
				/*if(bParaNum == 2){
					JumpAddress =  *(u32 *)(ulpParameter[0] + 4);
				}
				else*/
				{
					JumpAddress =  *(u32 *)(FLASH_START_ADDRESS + 4);
 80005a0:	4b56      	ldr	r3, [pc, #344]	; (80006fc <SerialMonitor+0x300>)
				}
				//NVIC_SetVectorTable(NVIC_VectTab_FLASH, ((JumpAddress-4)&0xFFFF) );

				Jump_To_Application = (pFunction) JumpAddress;
 80005a2:	681e      	ldr	r6, [r3, #0]
					USB_TxDString("\r\n Go: ");
					USB_TxDHex32(JumpAddress);
					USB_TxDString("\r\n");
				}*/

				UsbVcpDisconnect();
 80005a4:	f000 fd7c 	bl	80010a0 <UsbVcpDisconnect>
#ifdef DEBUG_ENABLE_BY_USART2
				TxDString("USB Power Off!\r\n");
#endif
				Delay(100);
 80005a8:	2064      	movs	r0, #100	; 0x64
 80005aa:	f7ff fe8d 	bl	80002c8 <Delay>
				Jump_To_Application();
 80005ae:	47b0      	blx	r6
 80005b0:	e0e8      	b.n	8000784 <SerialMonitor+0x388>
			}
			else if(StringCompare(bpCommand,"AT&RST",6)){
 80005b2:	a804      	add	r0, sp, #16
 80005b4:	4952      	ldr	r1, [pc, #328]	; (8000700 <SerialMonitor+0x304>)
 80005b6:	2206      	movs	r2, #6
 80005b8:	f7ff fe9c 	bl	80002f4 <StringCompare>
 80005bc:	b110      	cbz	r0, 80005c4 <SerialMonitor+0x1c8>
#ifdef DEBUG_ENABLE_BY_USART2
				TxDString("system reset \r\n ");
#endif
				NVIC_GenerateSystemReset();
 80005be:	f000 ff37 	bl	8001430 <NVIC_GenerateSystemReset>
 80005c2:	e0df      	b.n	8000784 <SerialMonitor+0x388>
			}
			else if(StringCompare(bpCommand,"AT&TOSS",7)){
 80005c4:	a804      	add	r0, sp, #16
 80005c6:	494f      	ldr	r1, [pc, #316]	; (8000704 <SerialMonitor+0x308>)
 80005c8:	2207      	movs	r2, #7
 80005ca:	f7ff fe93 	bl	80002f4 <StringCompare>
 80005ce:	2800      	cmp	r0, #0
 80005d0:	f000 80c3 	beq.w	800075a <SerialMonitor+0x35e>
#ifdef DEBUG_ENABLE_BY_USART2
				TxDString("TOSS Mode for dynamixel \r\n ");
#endif
				USB_TxDString("TOSS MODE OK\r\n ");
 80005d4:	484c      	ldr	r0, [pc, #304]	; (8000708 <SerialMonitor+0x30c>)
 80005d6:	f7ff fe6e 	bl	80002b6 <USB_TxDString>
				if(bpCommand [7] == '=' || bpCommand [7] == '*' ){
 80005da:	f89d 3017 	ldrb.w	r3, [sp, #23]
 80005de:	2b3d      	cmp	r3, #61	; 0x3d
 80005e0:	d002      	beq.n	80005e8 <SerialMonitor+0x1ec>
 80005e2:	2b2a      	cmp	r3, #42	; 0x2a
 80005e4:	f040 80ce 	bne.w	8000784 <SerialMonitor+0x388>

					if(gbCount == 9){
 80005e8:	483b      	ldr	r0, [pc, #236]	; (80006d8 <SerialMonitor+0x2dc>)
 80005ea:	7a04      	ldrb	r4, [r0, #8]
 80005ec:	2c09      	cmp	r4, #9
 80005ee:	d107      	bne.n	8000600 <SerialMonitor+0x204>
						if(bpCommand[8] > 47 && bpCommand[8] < 58){
 80005f0:	f89d 1018 	ldrb.w	r1, [sp, #24]
 80005f4:	3930      	subs	r1, #48	; 0x30
 80005f6:	b2c8      	uxtb	r0, r1
 80005f8:	2809      	cmp	r0, #9
 80005fa:	bf98      	it	ls
 80005fc:	4605      	movls	r5, r0
 80005fe:	e012      	b.n	8000626 <SerialMonitor+0x22a>
							dxlBaudrate = bpCommand[8] - 48;
						}

					}else if(gbCount == 10){
 8000600:	2c0a      	cmp	r4, #10
 8000602:	d110      	bne.n	8000626 <SerialMonitor+0x22a>
						if(bpCommand[8] > 47 && bpCommand[8] < 58 && bpCommand[9] > 47 && bpCommand[9] < 58 ){
 8000604:	f89d 2018 	ldrb.w	r2, [sp, #24]
 8000608:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 800060c:	2909      	cmp	r1, #9
 800060e:	d80a      	bhi.n	8000626 <SerialMonitor+0x22a>
 8000610:	f89d 1019 	ldrb.w	r1, [sp, #25]
 8000614:	292f      	cmp	r1, #47	; 0x2f
 8000616:	d906      	bls.n	8000626 <SerialMonitor+0x22a>
 8000618:	2939      	cmp	r1, #57	; 0x39
 800061a:	d804      	bhi.n	8000626 <SerialMonitor+0x22a>
							dxlBaudrate = (bpCommand[8] - 48)*10 + (bpCommand[9] - 48);
 800061c:	f1a1 0510 	sub.w	r5, r1, #16
 8000620:	fb04 5602 	mla	r6, r4, r2, r5
 8000624:	b2f5      	uxtb	r5, r6
					//nothing...
					}
#ifdef DEBUG_ENABLE_BY_USART2
					//TxDString("Dxl baud rate =  ");TxD_Dec_U8(dxlBaudrate);TxDString("\r\n ");
#endif
					if(bpCommand[7] == '='){
 8000626:	2b3d      	cmp	r3, #61	; 0x3d
 8000628:	d105      	bne.n	8000636 <SerialMonitor+0x23a>
					// Dynamixel 1.0
						USART_Configuration(1, dxl_get_baudrate(dxlBaudrate,0));
 800062a:	4c38      	ldr	r4, [pc, #224]	; (800070c <SerialMonitor+0x310>)
		    default:
		        return 57600;
		    }

	}else{
		return (2000000 / (baudnum + 1));
 800062c:	1c6b      	adds	r3, r5, #1
#ifdef DEBUG_ENABLE_BY_USART2
					//TxDString("Dxl baud rate =  ");TxD_Dec_U8(dxlBaudrate);TxDString("\r\n ");
#endif
					if(bpCommand[7] == '='){
					// Dynamixel 1.0
						USART_Configuration(1, dxl_get_baudrate(dxlBaudrate,0));
 800062e:	2001      	movs	r0, #1
 8000630:	fb94 f1f3 	sdiv	r1, r4, r3
 8000634:	e007      	b.n	8000646 <SerialMonitor+0x24a>
 8000636:	2d08      	cmp	r5, #8
 8000638:	bf96      	itet	ls
 800063a:	4b35      	ldrls	r3, [pc, #212]	; (8000710 <SerialMonitor+0x314>)
 800063c:	f44f 4161 	movhi.w	r1, #57600	; 0xe100
 8000640:	f853 1025 	ldrls.w	r1, [r3, r5, lsl #2]
						//TxDString("Dxl baud rate =  ");TxDHex32(dxl_get_baudrate(dxlBaudrate,0));TxDString("\r\n ");
					}else{
					// Dynamixel 2.0
						USART_Configuration(1, dxl_get_baudrate(dxlBaudrate,1));
 8000644:	2001      	movs	r0, #1
 8000646:	f7ff fe7d 	bl	8000344 <USART_Configuration>
					}
					USART_BUFFER_CLEAR
					gbDXLWritePointer = gbDXLReadPointer = 0;
 800064a:	4c32      	ldr	r4, [pc, #200]	; (8000714 <SerialMonitor+0x318>)
						//TxDString("Dxl baud rate =  ");TxDHex32(dxl_get_baudrate(dxlBaudrate,0));TxDString("\r\n ");
					}else{
					// Dynamixel 2.0
						USART_Configuration(1, dxl_get_baudrate(dxlBaudrate,1));
					}
					USART_BUFFER_CLEAR
 800064c:	491e      	ldr	r1, [pc, #120]	; (80006c8 <SerialMonitor+0x2cc>)
 800064e:	481f      	ldr	r0, [pc, #124]	; (80006cc <SerialMonitor+0x2d0>)
					gbDXLWritePointer = gbDXLReadPointer = 0;
 8000650:	4b31      	ldr	r3, [pc, #196]	; (8000718 <SerialMonitor+0x31c>)
					USB_Rx_Cnt = 0;
 8000652:	4a1f      	ldr	r2, [pc, #124]	; (80006d0 <SerialMonitor+0x2d4>)
						//TxDString("Dxl baud rate =  ");TxDHex32(dxl_get_baudrate(dxlBaudrate,0));TxDString("\r\n ");
					}else{
					// Dynamixel 2.0
						USART_Configuration(1, dxl_get_baudrate(dxlBaudrate,1));
					}
					USART_BUFFER_CLEAR
 8000654:	2600      	movs	r6, #0
 8000656:	800e      	strh	r6, [r1, #0]
 8000658:	8006      	strh	r6, [r0, #0]
					gbDXLWritePointer = gbDXLReadPointer = 0;
 800065a:	701e      	strb	r6, [r3, #0]
 800065c:	7026      	strb	r6, [r4, #0]
					USB_Rx_Cnt = 0;
 800065e:	8016      	strh	r6, [r2, #0]
					while(1)
					{

						if(USB_Rx_Cnt > 0)//if(gwUSARTReadPtr != gwUSARTWritePtr) //USB -> DXL
 8000660:	4e1b      	ldr	r6, [pc, #108]	; (80006d0 <SerialMonitor+0x2d4>)
 8000662:	8831      	ldrh	r1, [r6, #0]
 8000664:	b288      	uxth	r0, r1
 8000666:	2800      	cmp	r0, #0
 8000668:	d060      	beq.n	800072c <SerialMonitor+0x330>
						{
#ifdef DEBUG_ENABLE_BY_USART2
							TxDString("USB_Rx_Cnt = ");	TxDHex8(USB_Rx_Cnt);	TxDString("\r\n");
							TxDString("USB_Rx_Buffer = ");	TxDString(USB_Rx_Buffer);	TxDString("\r\n");
#endif
							if(USB_Rx_Buffer[0] == '!' && USB_Rx_Buffer[1] == '!' && USB_Rx_Buffer[2] == '!'){
 800066a:	4b1a      	ldr	r3, [pc, #104]	; (80006d4 <SerialMonitor+0x2d8>)
 800066c:	781c      	ldrb	r4, [r3, #0]
 800066e:	2c21      	cmp	r4, #33	; 0x21
 8000670:	d110      	bne.n	8000694 <SerialMonitor+0x298>
 8000672:	785a      	ldrb	r2, [r3, #1]
 8000674:	2a21      	cmp	r2, #33	; 0x21
 8000676:	d10d      	bne.n	8000694 <SerialMonitor+0x298>
 8000678:	7899      	ldrb	r1, [r3, #2]
 800067a:	2921      	cmp	r1, #33	; 0x21
 800067c:	d10a      	bne.n	8000694 <SerialMonitor+0x298>
								//TxDString("Escaped!!\r\n");
								USART_BUFFER_CLEAR
 800067e:	4812      	ldr	r0, [pc, #72]	; (80006c8 <SerialMonitor+0x2cc>)
 8000680:	4912      	ldr	r1, [pc, #72]	; (80006cc <SerialMonitor+0x2d0>)
 8000682:	2300      	movs	r3, #0
 8000684:	8003      	strh	r3, [r0, #0]
								USB_Rx_Cnt = 0;
								gbDXLWritePointer = gbDXLReadPointer = 0;
 8000686:	4c23      	ldr	r4, [pc, #140]	; (8000714 <SerialMonitor+0x318>)
							TxDString("USB_Rx_Cnt = ");	TxDHex8(USB_Rx_Cnt);	TxDString("\r\n");
							TxDString("USB_Rx_Buffer = ");	TxDString(USB_Rx_Buffer);	TxDString("\r\n");
#endif
							if(USB_Rx_Buffer[0] == '!' && USB_Rx_Buffer[1] == '!' && USB_Rx_Buffer[2] == '!'){
								//TxDString("Escaped!!\r\n");
								USART_BUFFER_CLEAR
 8000688:	800b      	strh	r3, [r1, #0]
								USB_Rx_Cnt = 0;
 800068a:	8033      	strh	r3, [r6, #0]
								gbDXLWritePointer = gbDXLReadPointer = 0;
 800068c:	4e22      	ldr	r6, [pc, #136]	; (8000718 <SerialMonitor+0x31c>)
 800068e:	7033      	strb	r3, [r6, #0]
 8000690:	7023      	strb	r3, [r4, #0]
								break;
 8000692:	e077      	b.n	8000784 <SerialMonitor+0x388>
							}
							GPIO_SetBits(GPIOB, GPIO_Pin_5);	// TX Enable
 8000694:	480b      	ldr	r0, [pc, #44]	; (80006c4 <SerialMonitor+0x2c8>)
 8000696:	2120      	movs	r1, #32
 8000698:	f000 fe44 	bl	8001324 <GPIO_SetBits>
							for(i=0; i < USB_Rx_Cnt; i++){
 800069c:	2400      	movs	r4, #0
 800069e:	4e0c      	ldr	r6, [pc, #48]	; (80006d0 <SerialMonitor+0x2d4>)
 80006a0:	8830      	ldrh	r0, [r6, #0]
 80006a2:	b283      	uxth	r3, r0
 80006a4:	429c      	cmp	r4, r3
 80006a6:	da3b      	bge.n	8000720 <SerialMonitor+0x324>
								USART_SendData(USART1,(u8)USB_Rx_Buffer[i]);
 80006a8:	4e0a      	ldr	r6, [pc, #40]	; (80006d4 <SerialMonitor+0x2d8>)
 80006aa:	481c      	ldr	r0, [pc, #112]	; (800071c <SerialMonitor+0x320>)
 80006ac:	5d31      	ldrb	r1, [r6, r4]
 80006ae:	f001 f912 	bl	80018d6 <USART_SendData>
								while( USART_GetFlagStatus(USART1, USART_FLAG_TC)==RESET );
 80006b2:	481a      	ldr	r0, [pc, #104]	; (800071c <SerialMonitor+0x320>)
 80006b4:	2140      	movs	r1, #64	; 0x40
 80006b6:	f001 f916 	bl	80018e6 <USART_GetFlagStatus>
 80006ba:	2800      	cmp	r0, #0
 80006bc:	d0f9      	beq.n	80006b2 <SerialMonitor+0x2b6>
								USB_Rx_Cnt = 0;
								gbDXLWritePointer = gbDXLReadPointer = 0;
								break;
							}
							GPIO_SetBits(GPIOB, GPIO_Pin_5);	// TX Enable
							for(i=0; i < USB_Rx_Cnt; i++){
 80006be:	3401      	adds	r4, #1
 80006c0:	e7ed      	b.n	800069e <SerialMonitor+0x2a2>
 80006c2:	bf00      	nop
 80006c4:	40010c00 	andmi	r0, r1, r0, lsl #24
 80006c8:	20000190 	mulcs	r0, r0, r1
 80006cc:	2000013c 	andcs	r0, r0, ip, lsr r1
 80006d0:	20000112 	andcs	r0, r0, r2, lsl r1
 80006d4:	200006a5 	andcs	r0, r0, r5, lsr #13
 80006d8:	200000e4 	andcs	r0, r0, r4, ror #1
 80006dc:	08002765 	stmdaeq	r0, {r0, r2, r5, r6, r8, r9, sl, sp}
 80006e0:	08003000 	stmdaeq	r0, {ip, sp}
 80006e4:	20000000 	andcs	r0, r0, r0
 80006e8:	0800f000 	stmdaeq	r0, {ip, sp, lr, pc}
 80006ec:	0800276b 	stmdaeq	r0, {r0, r1, r3, r5, r6, r8, r9, sl, sp}
 80006f0:	08002774 	stmdaeq	r0, {r2, r4, r5, r6, r8, r9, sl, sp}
 80006f4:	0800277f 	stmdaeq	r0, {r0, r1, r2, r3, r4, r5, r6, r8, r9, sl, sp}
 80006f8:	08002787 	stmdaeq	r0, {r0, r1, r2, r7, r8, r9, sl, sp}
 80006fc:	08003004 	stmdaeq	r0, {r2, ip, sp}
 8000700:	0800278d 	stmdaeq	r0, {r0, r2, r3, r7, r8, r9, sl, sp}
 8000704:	08002794 	stmdaeq	r0, {r2, r4, r7, r8, r9, sl, sp}
 8000708:	0800279c 	stmdaeq	r0, {r2, r3, r4, r7, r8, r9, sl, sp}
 800070c:	001e8480 	andseq	r8, lr, r0, lsl #9
 8000710:	08002690 	stmdaeq	r0, {r4, r7, r9, sl, sp}
 8000714:	200006a4 	andcs	r0, r0, r4, lsr #13
 8000718:	20000135 	andcs	r0, r0, r5, lsr r1
 800071c:	40013800 	andmi	r3, r1, r0, lsl #16
								USART_SendData(USART1,(u8)USB_Rx_Buffer[i]);
								while( USART_GetFlagStatus(USART1, USART_FLAG_TC)==RESET );
							}
							USB_Rx_Cnt = 0;
 8000720:	2400      	movs	r4, #0
							GPIO_ResetBits(GPIOB, GPIO_Pin_5);	// RX Enable
 8000722:	481f      	ldr	r0, [pc, #124]	; (80007a0 <SerialMonitor+0x3a4>)
 8000724:	2120      	movs	r1, #32
							GPIO_SetBits(GPIOB, GPIO_Pin_5);	// TX Enable
							for(i=0; i < USB_Rx_Cnt; i++){
								USART_SendData(USART1,(u8)USB_Rx_Buffer[i]);
								while( USART_GetFlagStatus(USART1, USART_FLAG_TC)==RESET );
							}
							USB_Rx_Cnt = 0;
 8000726:	8034      	strh	r4, [r6, #0]
							GPIO_ResetBits(GPIOB, GPIO_Pin_5);	// RX Enable
 8000728:	f000 fdfe 	bl	8001328 <GPIO_ResetBits>

						}

						if(gbDXLWritePointer != gbDXLReadPointer){
 800072c:	4a1d      	ldr	r2, [pc, #116]	; (80007a4 <SerialMonitor+0x3a8>)
 800072e:	4e1e      	ldr	r6, [pc, #120]	; (80007a8 <SerialMonitor+0x3ac>)
 8000730:	7811      	ldrb	r1, [r2, #0]
 8000732:	7830      	ldrb	r0, [r6, #0]
 8000734:	4281      	cmp	r1, r0
 8000736:	d093      	beq.n	8000660 <SerialMonitor+0x264>
							while(gbDXLWritePointer != gbDXLReadPointer)//DXL -> USB
 8000738:	4b1a      	ldr	r3, [pc, #104]	; (80007a4 <SerialMonitor+0x3a8>)
 800073a:	4c1b      	ldr	r4, [pc, #108]	; (80007a8 <SerialMonitor+0x3ac>)
 800073c:	781a      	ldrb	r2, [r3, #0]
 800073e:	7821      	ldrb	r1, [r4, #0]
 8000740:	428a      	cmp	r2, r1
 8000742:	d08d      	beq.n	8000660 <SerialMonitor+0x264>
							{
								USB_TxDByte(gbpDXLDataBuffer[gbDXLReadPointer++]);
 8000744:	7826      	ldrb	r6, [r4, #0]
 8000746:	4819      	ldr	r0, [pc, #100]	; (80007ac <SerialMonitor+0x3b0>)
 8000748:	1c73      	adds	r3, r6, #1
 800074a:	5d80      	ldrb	r0, [r0, r6]
 800074c:	b2da      	uxtb	r2, r3
 800074e:	7022      	strb	r2, [r4, #0]
 8000750:	f000 fcc6 	bl	80010e0 <USB_TxDByte>
								gbDXLReadPointer = gbDXLReadPointer & USART_BUFFER_SIZE;
 8000754:	7821      	ldrb	r1, [r4, #0]
 8000756:	7021      	strb	r1, [r4, #0]
 8000758:	e7ee      	b.n	8000738 <SerialMonitor+0x33c>
							}
						}
					}
				}
			}
			else if(StringCompare(bpCommand,"AT&NAME",7)){
 800075a:	a804      	add	r0, sp, #16
 800075c:	4914      	ldr	r1, [pc, #80]	; (80007b0 <SerialMonitor+0x3b4>)
 800075e:	2207      	movs	r2, #7
 8000760:	f7ff fdc8 	bl	80002f4 <StringCompare>
 8000764:	b108      	cbz	r0, 800076a <SerialMonitor+0x36e>
				USB_TxDString("CM-904\n");
 8000766:	4813      	ldr	r0, [pc, #76]	; (80007b4 <SerialMonitor+0x3b8>)
 8000768:	e00a      	b.n	8000780 <SerialMonitor+0x384>
			}
			else{
				TxDString("No IDE Command!\r\n");
 800076a:	4813      	ldr	r0, [pc, #76]	; (80007b8 <SerialMonitor+0x3bc>)
 800076c:	f7ff fd6e 	bl	800024c <TxDString>
 8000770:	e008      	b.n	8000784 <SerialMonitor+0x388>
			}

		}else{
			if(bpCommand[0] == 'A' && bpCommand[1] == 'T'){
 8000772:	2c41      	cmp	r4, #65	; 0x41
 8000774:	d106      	bne.n	8000784 <SerialMonitor+0x388>
 8000776:	f89d 6011 	ldrb.w	r6, [sp, #17]
 800077a:	2e54      	cmp	r6, #84	; 0x54
 800077c:	d102      	bne.n	8000784 <SerialMonitor+0x388>
				USB_TxDString("OK\n");
 800077e:	480f      	ldr	r0, [pc, #60]	; (80007bc <SerialMonitor+0x3c0>)
 8000780:	f7ff fd99 	bl	80002b6 <USB_TxDString>
			}
		}
		gbCount = 0;
 8000784:	4e0e      	ldr	r6, [pc, #56]	; (80007c0 <SerialMonitor+0x3c4>)
 8000786:	2300      	movs	r3, #0
 8000788:	7233      	strb	r3, [r6, #8]
		for(i=0;i<COMMAND_LENGTH;i++){
				bpCommand[i]='\0'; //clear command buffer
 800078a:	2200      	movs	r2, #0
 800078c:	a804      	add	r0, sp, #16
 800078e:	541a      	strb	r2, [r3, r0]
			if(bpCommand[0] == 'A' && bpCommand[1] == 'T'){
				USB_TxDString("OK\n");
			}
		}
		gbCount = 0;
		for(i=0;i<COMMAND_LENGTH;i++){
 8000790:	3301      	adds	r3, #1
 8000792:	2b10      	cmp	r3, #16
 8000794:	d1f9      	bne.n	800078a <SerialMonitor+0x38e>
				bpCommand[i]='\0'; //clear command buffer
		}
		USART_BUFFER_CLEAR;
 8000796:	490b      	ldr	r1, [pc, #44]	; (80007c4 <SerialMonitor+0x3c8>)
 8000798:	4c0b      	ldr	r4, [pc, #44]	; (80007c8 <SerialMonitor+0x3cc>)
 800079a:	800a      	strh	r2, [r1, #0]
 800079c:	8022      	strh	r2, [r4, #0]
 800079e:	e646      	b.n	800042e <SerialMonitor+0x32>
 80007a0:	40010c00 	andmi	r0, r1, r0, lsl #24
 80007a4:	200006a4 	andcs	r0, r0, r4, lsr #13
 80007a8:	20000135 	andcs	r0, r0, r5, lsr r1
 80007ac:	200005a4 	andcs	r0, r0, r4, lsr #11
 80007b0:	080027ac 	stmdaeq	r0, {r2, r3, r5, r7, r8, r9, sl, sp}
 80007b4:	080027b4 	stmdaeq	r0, {r2, r4, r5, r7, r8, r9, sl, sp}
 80007b8:	080027bc 	stmdaeq	r0, {r2, r3, r4, r5, r7, r8, r9, sl, sp}
 80007bc:	080027ce 	stmdaeq	r0, {r1, r2, r3, r6, r7, r8, r9, sl, sp}
 80007c0:	200000e4 	andcs	r0, r0, r4, ror #1
 80007c4:	20000190 	mulcs	r0, r0, r1
 80007c8:	2000013c 	andcs	r0, r0, ip, lsr r1

080007cc <RCC_Configuration>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void RCC_Configuration(void)
{
 80007cc:	b510      	push	{r4, lr}
  /* RCC system reset(for debug purpose) */
  RCC_DeInit();
 80007ce:	f000 fe3b 	bl	8001448 <RCC_DeInit>

  /* Enable HSE */
    RCC_HSEConfig(RCC_HSE_ON);
 80007d2:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 80007d6:	f000 fe55 	bl	8001484 <RCC_HSEConfig>

  /* Wait till HSE is ready */
    HSEStartUpStatus = RCC_WaitForHSEStartUp();
 80007da:	f000 ff3b 	bl	8001654 <RCC_WaitForHSEStartUp>
 80007de:	4b1c      	ldr	r3, [pc, #112]	; (8000850 <RCC_Configuration+0x84>)

  if(HSEStartUpStatus == SUCCESS)
 80007e0:	2801      	cmp	r0, #1

  /* Enable HSE */
    RCC_HSEConfig(RCC_HSE_ON);

  /* Wait till HSE is ready */
    HSEStartUpStatus = RCC_WaitForHSEStartUp();
 80007e2:	4604      	mov	r4, r0
 80007e4:	7018      	strb	r0, [r3, #0]

  if(HSEStartUpStatus == SUCCESS)
 80007e6:	d00a      	beq.n	80007fe <RCC_Configuration+0x32>
  }
	/* Enable peripheral clocks --------------------------------------------------*/
	//RCC_ADCCLKConfig(RCC_PCLK2_Div6);    // added 2012-05-10 jason

	/* Enable USART1, GPIOA, GPIOB, and AFIO clocks */ //add RCC_APB2Periph_GPIOC for USB_DISCONNECT pin by sm.lee 2012-08-13
	RCC_APB2PeriphClockCmd(	RCC_APB2Periph_USART1 |
 80007e8:	2101      	movs	r1, #1
 80007ea:	f244 001d 	movw	r0, #16413	; 0x401d
 80007ee:	f000 feed 	bl	80015cc <RCC_APB2PeriphClockCmd>
							RCC_APB2Periph_ADC2   |
#endif
						    RCC_APB2Periph_AFIO,
						    ENABLE);
	//add RCC_APB1Periph_USART2 clock @ new CM-900 with jason 2012-07-24
  	RCC_APB1PeriphClockCmd(
 80007f2:	4818      	ldr	r0, [pc, #96]	; (8000854 <RCC_Configuration+0x88>)
 80007f4:	2101      	movs	r1, #1
  						    RCC_APB1Periph_USART2 |
  						    RCC_APB1Periph_PWR ,
  						    ENABLE);

	//PWR_BackupAccessCmd(ENABLE);
}
 80007f6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
							RCC_APB2Periph_ADC2   |
#endif
						    RCC_APB2Periph_AFIO,
						    ENABLE);
	//add RCC_APB1Periph_USART2 clock @ new CM-900 with jason 2012-07-24
  	RCC_APB1PeriphClockCmd(
 80007fa:	f000 bef3 	b.w	80015e4 <RCC_APB1PeriphClockCmd>
    HSEStartUpStatus = RCC_WaitForHSEStartUp();

  if(HSEStartUpStatus == SUCCESS)
  {
    /* Enable Prefetch Buffer */
    FLASH_PrefetchBufferCmd(FLASH_PrefetchBuffer_Enable);
 80007fe:	2010      	movs	r0, #16
 8000800:	f000 fc8e 	bl	8001120 <FLASH_PrefetchBufferCmd>

    /* Flash 2 wait state */
    FLASH_SetLatency(FLASH_Latency_2);
 8000804:	2002      	movs	r0, #2
 8000806:	f000 fc7f 	bl	8001108 <FLASH_SetLatency>

    /* HCLK = SYSCLK */
    RCC_HCLKConfig(RCC_SYSCLK_Div1); 
 800080a:	2000      	movs	r0, #0
 800080c:	f000 fe76 	bl	80014fc <RCC_HCLKConfig>
  
    /* PCLK2 = HCLK */
    RCC_PCLK2Config(RCC_HCLK_Div1); 
 8000810:	2000      	movs	r0, #0
 8000812:	f000 fe87 	bl	8001524 <RCC_PCLK2Config>

    /* PCLK1 = HCLK/2 */
    RCC_PCLK1Config(RCC_HCLK_Div2);
 8000816:	f44f 6080 	mov.w	r0, #1024	; 0x400
 800081a:	f000 fe79 	bl	8001510 <RCC_PCLK1Config>

    /* PLLCLK = 8MHz * 9 = 72 MHz */
    RCC_PLLConfig(RCC_PLLSource_HSE_Div1, RCC_PLLMul_9);
 800081e:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 8000822:	f44f 11e0 	mov.w	r1, #1835008	; 0x1c0000
 8000826:	f000 fe47 	bl	80014b8 <RCC_PLLConfig>

    /* Enable PLL */ 
	RCC_PLLCmd(ENABLE);
 800082a:	4620      	mov	r0, r4
 800082c:	f000 fe4e 	bl	80014cc <RCC_PLLCmd>

    /* Wait till PLL is ready */
    while(RCC_GetFlagStatus(RCC_FLAG_PLLRDY) == RESET)
 8000830:	2039      	movs	r0, #57	; 0x39
 8000832:	f000 fefb 	bl	800162c <RCC_GetFlagStatus>
 8000836:	2800      	cmp	r0, #0
 8000838:	d0fa      	beq.n	8000830 <RCC_Configuration+0x64>
    {
    }
    /* Select PLL as system clock source */
    RCC_SYSCLKConfig(RCC_SYSCLKSource_PLLCLK);
 800083a:	2002      	movs	r0, #2
 800083c:	f000 fe4c 	bl	80014d8 <RCC_SYSCLKConfig>
    /* Select USBCLK source */
    RCC_USBCLKConfig(RCC_USBCLKSource_PLLCLK_1Div5);
 8000840:	2000      	movs	r0, #0
 8000842:	f000 fe79 	bl	8001538 <RCC_USBCLKConfig>
    /* Wait till PLL is used as system clock source */
    while(RCC_GetSYSCLKSource() != 0x08)
 8000846:	f000 fe51 	bl	80014ec <RCC_GetSYSCLKSource>
 800084a:	2808      	cmp	r0, #8
 800084c:	d1fb      	bne.n	8000846 <RCC_Configuration+0x7a>
 800084e:	e7cb      	b.n	80007e8 <RCC_Configuration+0x1c>
 8000850:	20000134 	andcs	r0, r0, r4, lsr r1
 8000854:	10820001 	addne	r0, r2, r1

08000858 <GPIO_Configuration>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void GPIO_Configuration(void)
{
 8000858:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}


	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_0;//  
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IPD;
	GPIO_Init(GPIOA, &GPIO_InitStructure);
 800085c:	4c45      	ldr	r4, [pc, #276]	; (8000974 <GPIO_Configuration+0x11c>)
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void GPIO_Configuration(void)
{
 800085e:	b085      	sub	sp, #20
	GPIO_InitTypeDef GPIO_InitStructure;


	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_0;//  
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IPD;
 8000860:	2328      	movs	r3, #40	; 0x28


	GPIO_InitTypeDef GPIO_InitStructure;


	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_0;//  
 8000862:	2601      	movs	r6, #1
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 8000864:	2703      	movs	r7, #3
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IPD;
	GPIO_Init(GPIOA, &GPIO_InitStructure);
 8000866:	4620      	mov	r0, r4
 8000868:	a903      	add	r1, sp, #12
	GPIO_InitTypeDef GPIO_InitStructure;


	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_0;//  
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IPD;
 800086a:	f88d 300f 	strb.w	r3, [sp, #15]


	GPIO_InitTypeDef GPIO_InitStructure;


	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_0;//  
 800086e:	f8ad 600c 	strh.w	r6, [sp, #12]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 8000872:	f88d 700e 	strb.w	r7, [sp, #14]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IPD;
	GPIO_Init(GPIOA, &GPIO_InitStructure);
 8000876:	f000 fcff 	bl	8001278 <GPIO_Init>


	/* Configure USART2 Rx(Alter.F) (PA.3) as input floating */
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_3;//modified by sm.lee 2012-07-24
 800087a:	2008      	movs	r0, #8
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
 800087c:	2504      	movs	r5, #4
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IPD;
	GPIO_Init(GPIOA, &GPIO_InitStructure);


	/* Configure USART2 Rx(Alter.F) (PA.3) as input floating */
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_3;//modified by sm.lee 2012-07-24
 800087e:	f8ad 000c 	strh.w	r0, [sp, #12]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
	GPIO_Init(GPIOA, &GPIO_InitStructure);
 8000882:	a903      	add	r1, sp, #12
 8000884:	4620      	mov	r0, r4

	/* Configure USART2 Tx(Alter.F) (PA.2) as alternate function push-pull */
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_2;//modified by sm.lee 2012-07-24
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
 8000886:	f04f 0b18 	mov.w	fp, #24
	GPIO_Init(GPIOA, &GPIO_InitStructure);


	/* Configure USART2 Rx(Alter.F) (PA.3) as input floating */
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_3;//modified by sm.lee 2012-07-24
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
 800088a:	f88d 500f 	strb.w	r5, [sp, #15]
	GPIO_Init(GPIOA, &GPIO_InitStructure);
 800088e:	f000 fcf3 	bl	8001278 <GPIO_Init>

	/* Configure USART2 Tx(Alter.F) (PA.2) as alternate function push-pull */
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_2;//modified by sm.lee 2012-07-24
 8000892:	462a      	mov	r2, r5
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
	GPIO_Init(GPIOA, &GPIO_InitStructure);
 8000894:	4620      	mov	r0, r4
 8000896:	a903      	add	r1, sp, #12
#endif
/* Configure LED (PB.2) as output push-pull */
	GPIO_InitStructure.GPIO_Pin = PIN_LED;
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_10MHz;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
	GPIO_Init(PORT_LED, &GPIO_InitStructure);
 8000898:	f504 6480 	add.w	r4, r4, #1024	; 0x400

	/* Configure USART2 Tx(Alter.F) (PA.2) as alternate function push-pull */
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_2;//modified by sm.lee 2012-07-24
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
	GPIO_Init(GPIOA, &GPIO_InitStructure);
 800089c:	9200      	str	r2, [sp, #0]
	GPIO_Init(PORT_USB_POWER, &GPIO_InitStructure);
#endif
/* Configure LED (PB.2) as output push-pull */
	GPIO_InitStructure.GPIO_Pin = PIN_LED;
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_10MHz;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
 800089e:	f04f 0810 	mov.w	r8, #16
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_3;//modified by sm.lee 2012-07-24
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
	GPIO_Init(GPIOA, &GPIO_InitStructure);

	/* Configure USART2 Tx(Alter.F) (PA.2) as alternate function push-pull */
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_2;//modified by sm.lee 2012-07-24
 80008a2:	f8ad 500c 	strh.w	r5, [sp, #12]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 80008a6:	f88d 700e 	strb.w	r7, [sp, #14]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
 80008aa:	f88d b00f 	strb.w	fp, [sp, #15]
	GPIO_Init(GPIOA, &GPIO_InitStructure);
 80008ae:	f000 fce3 	bl	8001278 <GPIO_Init>
#endif
/* Configure LED (PB.2) as output push-pull */
	GPIO_InitStructure.GPIO_Pin = PIN_LED;
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_10MHz;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
	GPIO_Init(PORT_LED, &GPIO_InitStructure);
 80008b2:	4620      	mov	r0, r4
 80008b4:	a903      	add	r1, sp, #12

/* Configure LED (PB.2) as output push-pull */
	GPIO_InitStructure.GPIO_Pin = CM904_PIN_LED;
 80008b6:	f44f 7900 	mov.w	r9, #512	; 0x200
	GPIO_InitStructure.GPIO_Pin =  PIN_USB_POWER;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AIN;
	GPIO_Init(PORT_USB_POWER, &GPIO_InitStructure);
#endif
/* Configure LED (PB.2) as output push-pull */
	GPIO_InitStructure.GPIO_Pin = PIN_LED;
 80008ba:	f8ad 500c 	strh.w	r5, [sp, #12]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_10MHz;
 80008be:	f88d 600e 	strb.w	r6, [sp, #14]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
 80008c2:	f88d 800f 	strb.w	r8, [sp, #15]
	GPIO_Init(PORT_LED, &GPIO_InitStructure);
 80008c6:	f000 fcd7 	bl	8001278 <GPIO_Init>

/* Configure LED (PB.2) as output push-pull */
	GPIO_InitStructure.GPIO_Pin = CM904_PIN_LED;
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_10MHz;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
	GPIO_Init(CM904_PORT_LED, &GPIO_InitStructure);
 80008ca:	4620      	mov	r0, r4
 80008cc:	a903      	add	r1, sp, #12
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_10MHz;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
	GPIO_Init(PORT_LED, &GPIO_InitStructure);

/* Configure LED (PB.2) as output push-pull */
	GPIO_InitStructure.GPIO_Pin = CM904_PIN_LED;
 80008ce:	f8ad 900c 	strh.w	r9, [sp, #12]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_10MHz;
 80008d2:	f88d 600e 	strb.w	r6, [sp, #14]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
 80008d6:	f88d 800f 	strb.w	r8, [sp, #15]
	GPIO_Init(CM904_PORT_LED, &GPIO_InitStructure);
 80008da:	f000 fccd 	bl	8001278 <GPIO_Init>

/* Configure USB Disconnect pin (PA.8) as output push-pull */
	GPIO_InitStructure.GPIO_Pin = USB_DISCONNECT_PIN;/*test for USB disconnect*/
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_2MHz;// GPIO_Speed_50MHz;//GPIO_Speed_10MHz; PC13~15 is limited their' speed to 2Mhz
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
	GPIO_Init(USB_DISCONNECT_PORT, &GPIO_InitStructure);
 80008de:	4b26      	ldr	r3, [pc, #152]	; (8000978 <GPIO_Configuration+0x120>)
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
	GPIO_Init(CM904_PORT_LED, &GPIO_InitStructure);

/* Configure USB Disconnect pin (PA.8) as output push-pull */
	GPIO_InitStructure.GPIO_Pin = USB_DISCONNECT_PIN;/*test for USB disconnect*/
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_2MHz;// GPIO_Speed_50MHz;//GPIO_Speed_10MHz; PC13~15 is limited their' speed to 2Mhz
 80008e0:	2102      	movs	r1, #2
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
	GPIO_Init(USB_DISCONNECT_PORT, &GPIO_InitStructure);
 80008e2:	4618      	mov	r0, r3
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_10MHz;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
	GPIO_Init(CM904_PORT_LED, &GPIO_InitStructure);

/* Configure USB Disconnect pin (PA.8) as output push-pull */
	GPIO_InitStructure.GPIO_Pin = USB_DISCONNECT_PIN;/*test for USB disconnect*/
 80008e4:	f44f 5a00 	mov.w	sl, #8192	; 0x2000
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_2MHz;// GPIO_Speed_50MHz;//GPIO_Speed_10MHz; PC13~15 is limited their' speed to 2Mhz
 80008e8:	f88d 100e 	strb.w	r1, [sp, #14]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
	GPIO_Init(USB_DISCONNECT_PORT, &GPIO_InitStructure);
 80008ec:	a903      	add	r1, sp, #12
 80008ee:	9301      	str	r3, [sp, #4]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_10MHz;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
	GPIO_Init(CM904_PORT_LED, &GPIO_InitStructure);

/* Configure USB Disconnect pin (PA.8) as output push-pull */
	GPIO_InitStructure.GPIO_Pin = USB_DISCONNECT_PIN;/*test for USB disconnect*/
 80008f0:	f8ad a00c 	strh.w	sl, [sp, #12]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_2MHz;// GPIO_Speed_50MHz;//GPIO_Speed_10MHz; PC13~15 is limited their' speed to 2Mhz
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
 80008f4:	f88d 800f 	strb.w	r8, [sp, #15]
	GPIO_Init(USB_DISCONNECT_PORT, &GPIO_InitStructure);
 80008f8:	f000 fcbe 	bl	8001278 <GPIO_Init>

	GPIO_SetBits(USB_DISCONNECT_PORT, USB_DISCONNECT_PIN);//USB Pull-up must be disabled(go to High) during system power on
 80008fc:	9801      	ldr	r0, [sp, #4]
 80008fe:	4651      	mov	r1, sl
 8000900:	f000 fd10 	bl	8001324 <GPIO_SetBits>

	GPIO_InitStructure.GPIO_Pin = 	GPIO_Pin_5; //DXL DIR
 8000904:	f04f 0a20 	mov.w	sl, #32
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
	GPIO_Init(GPIOB, &GPIO_InitStructure);
 8000908:	4620      	mov	r0, r4
 800090a:	a903      	add	r1, sp, #12
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
	GPIO_Init(USB_DISCONNECT_PORT, &GPIO_InitStructure);

	GPIO_SetBits(USB_DISCONNECT_PORT, USB_DISCONNECT_PIN);//USB Pull-up must be disabled(go to High) during system power on

	GPIO_InitStructure.GPIO_Pin = 	GPIO_Pin_5; //DXL DIR
 800090c:	f8ad a00c 	strh.w	sl, [sp, #12]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 8000910:	f88d 700e 	strb.w	r7, [sp, #14]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
 8000914:	f88d 800f 	strb.w	r8, [sp, #15]
	GPIO_Init(GPIOB, &GPIO_InitStructure);
 8000918:	f000 fcae 	bl	8001278 <GPIO_Init>

	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_7; //DXL RXD
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
 800091c:	9900      	ldr	r1, [sp, #0]
	GPIO_InitStructure.GPIO_Pin = 	GPIO_Pin_5; //DXL DIR
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
	GPIO_Init(GPIOB, &GPIO_InitStructure);

	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_7; //DXL RXD
 800091e:	2280      	movs	r2, #128	; 0x80
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
 8000920:	f88d 100f 	strb.w	r1, [sp, #15]
	GPIO_Init(GPIOB, &GPIO_InitStructure);
 8000924:	4620      	mov	r0, r4
 8000926:	a903      	add	r1, sp, #12
	GPIO_InitStructure.GPIO_Pin = 	GPIO_Pin_5; //DXL DIR
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
	GPIO_Init(GPIOB, &GPIO_InitStructure);

	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_7; //DXL RXD
 8000928:	f8ad 200c 	strh.w	r2, [sp, #12]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
	GPIO_Init(GPIOB, &GPIO_InitStructure);
 800092c:	f000 fca4 	bl	8001278 <GPIO_Init>

	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_6; //DXL TXD
 8000930:	2340      	movs	r3, #64	; 0x40
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
	GPIO_Init(GPIOB, &GPIO_InitStructure);
 8000932:	4620      	mov	r0, r4
 8000934:	a903      	add	r1, sp, #12

	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_7; //DXL RXD
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
	GPIO_Init(GPIOB, &GPIO_InitStructure);

	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_6; //DXL TXD
 8000936:	f8ad 300c 	strh.w	r3, [sp, #12]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 800093a:	f88d 700e 	strb.w	r7, [sp, #14]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
 800093e:	f88d b00f 	strb.w	fp, [sp, #15]
	GPIO_Init(GPIOB, &GPIO_InitStructure);
 8000942:	f000 fc99 	bl	8001278 <GPIO_Init>

	GPIO_ResetBits(GPIOB, GPIO_Pin_5);	// TX Disable // RX Enable
 8000946:	4620      	mov	r0, r4
 8000948:	4651      	mov	r1, sl
 800094a:	f000 fced 	bl	8001328 <GPIO_ResetBits>

	GPIO_SetBits(PORT_LED, PIN_LED);		// LED Off
 800094e:	4620      	mov	r0, r4
 8000950:	4629      	mov	r1, r5
 8000952:	f000 fce7 	bl	8001324 <GPIO_SetBits>
	GPIO_SetBits(CM904_PORT_LED, CM904_PIN_LED);		// 904 LED Off
 8000956:	4620      	mov	r0, r4
 8000958:	4649      	mov	r1, r9
 800095a:	f000 fce3 	bl	8001324 <GPIO_SetBits>

	/* Configure USART1 Remap enable */
	GPIO_PinRemapConfig( GPIO_Remap_USART1, ENABLE);
 800095e:	4628      	mov	r0, r5
 8000960:	4631      	mov	r1, r6
 8000962:	f000 fce3 	bl	800132c <GPIO_PinRemapConfig>
	/* If use both DXL Enable_TX/RX pin and JTAG Debug/Downloading, need GPIO_Remap_SWJ_NoJTRST option */
	GPIO_PinRemapConfig( GPIO_Remap_SWJ_NoJTRST,ENABLE);//GPIO_Remap_SWJ_Disable, ENABLE);
 8000966:	4805      	ldr	r0, [pc, #20]	; (800097c <GPIO_Configuration+0x124>)
 8000968:	4631      	mov	r1, r6
 800096a:	f000 fcdf 	bl	800132c <GPIO_PinRemapConfig>


}
 800096e:	b005      	add	sp, #20
 8000970:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000974:	40010800 	andmi	r0, r1, r0, lsl #16
 8000978:	40011000 	andmi	r1, r1, r0
 800097c:	00300100 	eorseq	r0, r0, r0, lsl #2

08000980 <NVIC_Configuration>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void NVIC_Configuration(void)
{
 8000980:	b537      	push	{r0, r1, r2, r4, r5, lr}
/*
 * Set the Vector Table base location at 0x08000000 in Boot-loader case
 * Set the Vector Table base location at 0x08003000 in Application case
 */
//	NVIC_SetVectorTable(NVIC_VectTab_FLASH, 0x3000);   
	NVIC_SetVectorTable(NVIC_VectTab_FLASH, 0x0);   
 8000982:	2100      	movs	r1, #0
 8000984:	f04f 6000 	mov.w	r0, #134217728	; 0x8000000
 8000988:	f000 fd48 	bl	800141c <NVIC_SetVectorTable>
#endif


/* Configure the NVIC Preemption Priority Bits */  
	NVIC_PriorityGroupConfig(NVIC_PriorityGroup_2);
 800098c:	f44f 60a0 	mov.w	r0, #1280	; 0x500
 8000990:	f000 fcf8 	bl	8001384 <NVIC_PriorityGroupConfig>

	/* Enable the USB RX0 Interrupt */
	 NVIC_InitStructure.NVIC_IRQChannel = USB_LP_CAN_RX0_IRQChannel;//USB_LP_CAN1_RX0_IRQn;
	 NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;
	 NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
	 NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 8000994:	2401      	movs	r4, #1
/* Configure the NVIC Preemption Priority Bits */  
	NVIC_PriorityGroupConfig(NVIC_PriorityGroup_2);


	/* Enable the USB RX0 Interrupt */
	 NVIC_InitStructure.NVIC_IRQChannel = USB_LP_CAN_RX0_IRQChannel;//USB_LP_CAN1_RX0_IRQn;
 8000996:	2314      	movs	r3, #20
	 NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;
 8000998:	2500      	movs	r5, #0
	 NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
	 NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
	 NVIC_Init(&NVIC_InitStructure);
 800099a:	a801      	add	r0, sp, #4
/* Configure the NVIC Preemption Priority Bits */  
	NVIC_PriorityGroupConfig(NVIC_PriorityGroup_2);


	/* Enable the USB RX0 Interrupt */
	 NVIC_InitStructure.NVIC_IRQChannel = USB_LP_CAN_RX0_IRQChannel;//USB_LP_CAN1_RX0_IRQn;
 800099c:	f88d 3004 	strb.w	r3, [sp, #4]
	 NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;
 80009a0:	f88d 5005 	strb.w	r5, [sp, #5]
	 NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
 80009a4:	f88d 5006 	strb.w	r5, [sp, #6]
	 NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 80009a8:	f88d 4007 	strb.w	r4, [sp, #7]
	 NVIC_Init(&NVIC_InitStructure);
 80009ac:	f000 fcf4 	bl	8001398 <NVIC_Init>

	// Enable the USART1 Interrupt for DXL
	NVIC_InitStructure.NVIC_IRQChannel = USART1_IRQChannel;
 80009b0:	2025      	movs	r0, #37	; 0x25
 80009b2:	f88d 0004 	strb.w	r0, [sp, #4]
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 1;
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
	NVIC_Init(&NVIC_InitStructure);
 80009b6:	a801      	add	r0, sp, #4
	 NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
	 NVIC_Init(&NVIC_InitStructure);

	// Enable the USART1 Interrupt for DXL
	NVIC_InitStructure.NVIC_IRQChannel = USART1_IRQChannel;
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;
 80009b8:	f88d 5005 	strb.w	r5, [sp, #5]
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 1;
 80009bc:	f88d 4006 	strb.w	r4, [sp, #6]
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 80009c0:	f88d 4007 	strb.w	r4, [sp, #7]
	NVIC_Init(&NVIC_InitStructure);
 80009c4:	f000 fce8 	bl	8001398 <NVIC_Init>

	 /* Enable the USART2 Interrupt */
	NVIC_InitStructure.NVIC_IRQChannel = USART2_IRQChannel;// USART interrupt when connect to Zigbee USART
 80009c8:	2126      	movs	r1, #38	; 0x26
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 1;
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
	NVIC_Init(&NVIC_InitStructure);
 80009ca:	a801      	add	r0, sp, #4
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 1;
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
	NVIC_Init(&NVIC_InitStructure);

	 /* Enable the USART2 Interrupt */
	NVIC_InitStructure.NVIC_IRQChannel = USART2_IRQChannel;// USART interrupt when connect to Zigbee USART
 80009cc:	f88d 1004 	strb.w	r1, [sp, #4]
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 1;
 80009d0:	f88d 4005 	strb.w	r4, [sp, #5]
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
 80009d4:	f88d 5006 	strb.w	r5, [sp, #6]
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 80009d8:	f88d 4007 	strb.w	r4, [sp, #7]
	NVIC_Init(&NVIC_InitStructure);
 80009dc:	f000 fcdc 	bl	8001398 <NVIC_Init>

	NVIC_InitStructure.NVIC_IRQChannel = TIM2_IRQChannel;
 80009e0:	221c      	movs	r2, #28
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 1;
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 1;
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
	NVIC_Init(&NVIC_InitStructure);
 80009e2:	a801      	add	r0, sp, #4
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 1;
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
	NVIC_Init(&NVIC_InitStructure);

	NVIC_InitStructure.NVIC_IRQChannel = TIM2_IRQChannel;
 80009e4:	f88d 2004 	strb.w	r2, [sp, #4]
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 1;
 80009e8:	f88d 4005 	strb.w	r4, [sp, #5]
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 1;
 80009ec:	f88d 4006 	strb.w	r4, [sp, #6]
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 80009f0:	f88d 4007 	strb.w	r4, [sp, #7]
	NVIC_Init(&NVIC_InitStructure);
 80009f4:	f000 fcd0 	bl	8001398 <NVIC_Init>

}
 80009f8:	bd3e      	pop	{r1, r2, r3, r4, r5, pc}
	...

080009fc <main>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
int main(void)
{
 80009fc:	b570      	push	{r4, r5, r6, lr}
	/* System Clocks Configuration */
	RCC_Configuration();
 80009fe:	f7ff fee5 	bl	80007cc <RCC_Configuration>

	/* Configure the GPIO ports */
	GPIO_Configuration();
 8000a02:	f7ff ff29 	bl	8000858 <GPIO_Configuration>

	/* NVIC configuration */
	NVIC_Configuration();
 8000a06:	f7ff ffbb 	bl	8000980 <NVIC_Configuration>

	Timer_Configuration();
 8000a0a:	f7ff fbe5 	bl	80001d8 <Timer_Configuration>

	/* SysTick end of count event each 1ms with input clock equal to 9MHz (HCLK/8, default) */
	SysTick_SetReload(9000);
 8000a0e:	f242 3028 	movw	r0, #9000	; 0x2328
 8000a12:	f000 fe7b 	bl	800170c <SysTick_SetReload>

	/* Enable SysTick interrupt */
	SysTick_ITConfig(ENABLE);
 8000a16:	2001      	movs	r0, #1
 8000a18:	f000 fe92 	bl	8001740 <SysTick_ITConfig>

	IWDG_WriteAccessCmd(IWDG_WriteAccess_Enable);
 8000a1c:	f245 5055 	movw	r0, #21845	; 0x5555
 8000a20:	f000 fc18 	bl	8001254 <IWDG_WriteAccessCmd>

	IWDG_SetPrescaler(IWDG_Prescaler_4);
 8000a24:	2000      	movs	r0, #0
 8000a26:	f000 fc1b 	bl	8001260 <IWDG_SetPrescaler>

	IWDG_SetReload(10);
 8000a2a:	200a      	movs	r0, #10
 8000a2c:	f000 fc1e 	bl	800126c <IWDG_SetReload>
#endif



	/* USART Configuration */
	USART_Configuration(2,57600); //Initialize USART 2 device
 8000a30:	f44f 4161 	mov.w	r1, #57600	; 0xe100
 8000a34:	2002      	movs	r0, #2
 8000a36:	f7ff fc85 	bl	8000344 <USART_Configuration>
	USART_BUFFER_CLEAR;
 8000a3a:	4a17      	ldr	r2, [pc, #92]	; (8000a98 <main+0x9c>)
 8000a3c:	4817      	ldr	r0, [pc, #92]	; (8000a9c <main+0xa0>)
 8000a3e:	2300      	movs	r3, #0
 8000a40:	8013      	strh	r3, [r2, #0]
 8000a42:	8003      	strh	r3, [r0, #0]
	Delay(70);
 8000a44:	2046      	movs	r0, #70	; 0x46
 8000a46:	f7ff fc3f 	bl	80002c8 <Delay>

	/* USB Init */
	USB_Init();
 8000a4a:	f000 ff9f 	bl	800198c <USB_Init>


	if(GPIO_ReadInputDataBit(GPIOA , GPIO_Pin_0) == SET )
 8000a4e:	2101      	movs	r1, #1
 8000a50:	4813      	ldr	r0, [pc, #76]	; (8000aa0 <main+0xa4>)
 8000a52:	f000 fc61 	bl	8001318 <GPIO_ReadInputDataBit>
 8000a56:	2801      	cmp	r0, #1
 8000a58:	d102      	bne.n	8000a60 <main+0x64>
		TxDString("Detect Pin!\r\n");
 8000a5a:	4812      	ldr	r0, [pc, #72]	; (8000aa4 <main+0xa8>)
 8000a5c:	f7ff fbf6 	bl	800024c <TxDString>
	TxDString("CM-9 SERISE SYSTEM INIT!\r\n");
#endif

	u32 NotApp = 0;

	if( *(u32 *)(FLASH_START_ADDRESS+ 4) == 0xFFFFFFFF )
 8000a60:	4d11      	ldr	r5, [pc, #68]	; (8000aa8 <main+0xac>)
	{
		NotApp = 1;
	}	

	if(RCC_GetFlagStatus(RCC_FLAG_IWDGRST) != RESET || GPIO_ReadInputDataBit(GPIOA , GPIO_Pin_0) == SET || NotApp == 1)
 8000a62:	207d      	movs	r0, #125	; 0x7d
	TxDString("CM-9 SERISE SYSTEM INIT!\r\n");
#endif

	u32 NotApp = 0;

	if( *(u32 *)(FLASH_START_ADDRESS+ 4) == 0xFFFFFFFF )
 8000a64:	682e      	ldr	r6, [r5, #0]
	{
		NotApp = 1;
	}	

	if(RCC_GetFlagStatus(RCC_FLAG_IWDGRST) != RESET || GPIO_ReadInputDataBit(GPIOA , GPIO_Pin_0) == SET || NotApp == 1)
 8000a66:	f000 fde1 	bl	800162c <RCC_GetFlagStatus>
 8000a6a:	4604      	mov	r4, r0
 8000a6c:	b110      	cbz	r0, 8000a74 <main+0x78>
	{


		RCC_ClearFlag();
 8000a6e:	f000 fe07 	bl	8001680 <RCC_ClearFlag>
		while(bDeviceState != CONFIGURED);  //Wait until USB CDC is fully initialized
 8000a72:	e00b      	b.n	8000a8c <main+0x90>
	if( *(u32 *)(FLASH_START_ADDRESS+ 4) == 0xFFFFFFFF )
	{
		NotApp = 1;
	}	

	if(RCC_GetFlagStatus(RCC_FLAG_IWDGRST) != RESET || GPIO_ReadInputDataBit(GPIOA , GPIO_Pin_0) == SET || NotApp == 1)
 8000a74:	2101      	movs	r1, #1
 8000a76:	480a      	ldr	r0, [pc, #40]	; (8000aa0 <main+0xa4>)
 8000a78:	f000 fc4e 	bl	8001318 <GPIO_ReadInputDataBit>
 8000a7c:	2801      	cmp	r0, #1
 8000a7e:	d0f6      	beq.n	8000a6e <main+0x72>
 8000a80:	1c73      	adds	r3, r6, #1
 8000a82:	d0f4      	beq.n	8000a6e <main+0x72>
	TxDString("\r\n Go: 0x");
	TxDHex32(JumpAddress);
	TxDString("\r\n");
#endif
	Jump_To_Application = (pFunction) JumpAddress;
	Jump_To_Application();
 8000a84:	6829      	ldr	r1, [r5, #0]
 8000a86:	4788      	blx	r1
	return 0;
}
 8000a88:	4620      	mov	r0, r4
 8000a8a:	bd70      	pop	{r4, r5, r6, pc}
	if(RCC_GetFlagStatus(RCC_FLAG_IWDGRST) != RESET || GPIO_ReadInputDataBit(GPIOA , GPIO_Pin_0) == SET || NotApp == 1)
	{


		RCC_ClearFlag();
		while(bDeviceState != CONFIGURED);  //Wait until USB CDC is fully initialized
 8000a8c:	4c07      	ldr	r4, [pc, #28]	; (8000aac <main+0xb0>)
 8000a8e:	6825      	ldr	r5, [r4, #0]
 8000a90:	2d05      	cmp	r5, #5
 8000a92:	d1fb      	bne.n	8000a8c <main+0x90>
#ifdef DEBUG_ENABLE_BY_USART2
		TxDString("Start serial monitor\r\n");
#endif
		SerialMonitor();
 8000a94:	f7ff fcb2 	bl	80003fc <SerialMonitor>
 8000a98:	20000190 	mulcs	r0, r0, r1
 8000a9c:	2000013c 	andcs	r0, r0, ip, lsr r1
 8000aa0:	40010800 	andmi	r0, r1, r0, lsl #16
 8000aa4:	080027d2 	stmdaeq	r0, {r1, r4, r6, r7, r8, r9, sl, sp}
 8000aa8:	08003004 	stmdaeq	r0, {r2, ip, sp}
 8000aac:	20000124 	andcs	r0, r0, r4, lsr #2

08000ab0 <NMIException>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void NMIException(void)
{
 8000ab0:	4770      	bx	lr

08000ab2 <HardFaultException>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void HardFaultException(void)
{
 8000ab2:	4770      	bx	lr

08000ab4 <MemManageException>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void MemManageException(void)
{
 8000ab4:	4770      	bx	lr

08000ab6 <BusFaultException>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void BusFaultException(void)
{
 8000ab6:	4770      	bx	lr

08000ab8 <UsageFaultException>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void UsageFaultException(void)
{
 8000ab8:	4770      	bx	lr

08000aba <DebugMonitor>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void DebugMonitor(void)
{
 8000aba:	4770      	bx	lr

08000abc <SVCHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void SVCHandler(void)
{
 8000abc:	4770      	bx	lr

08000abe <PendSVC>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void PendSVC(void)
{
 8000abe:	4770      	bx	lr

08000ac0 <SysTickHandler>:
{

	//IWDG_ReloadCounter(); //if you want to prevent resetting system, enable this function and adjust the timing
	//TxDString("IWDG counter reset!");

	if (TimingDelay != 0x00)
 8000ac0:	4b03      	ldr	r3, [pc, #12]	; (8000ad0 <SysTickHandler+0x10>)
 8000ac2:	681a      	ldr	r2, [r3, #0]
 8000ac4:	b112      	cbz	r2, 8000acc <SysTickHandler+0xc>
	{ 
		TimingDelay--;
 8000ac6:	6818      	ldr	r0, [r3, #0]
 8000ac8:	1e41      	subs	r1, r0, #1
 8000aca:	6019      	str	r1, [r3, #0]
 8000acc:	4770      	bx	lr
 8000ace:	bf00      	nop
 8000ad0:	20000138 	andcs	r0, r0, r8, lsr r1

08000ad4 <WWDG_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void WWDG_IRQHandler(void)
{
 8000ad4:	4770      	bx	lr

08000ad6 <PVD_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void PVD_IRQHandler(void)
{
 8000ad6:	4770      	bx	lr

08000ad8 <TAMPER_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void TAMPER_IRQHandler(void)
{
 8000ad8:	4770      	bx	lr

08000ada <RTC_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void RTC_IRQHandler(void)
{
 8000ada:	4770      	bx	lr

08000adc <FLASH_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void FLASH_IRQHandler(void)
{
 8000adc:	4770      	bx	lr

08000ade <RCC_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void RCC_IRQHandler(void)
{
 8000ade:	4770      	bx	lr

08000ae0 <EXTI0_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void EXTI0_IRQHandler(void)
{
 8000ae0:	4770      	bx	lr

08000ae2 <EXTI1_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void EXTI1_IRQHandler(void)
{
 8000ae2:	4770      	bx	lr

08000ae4 <EXTI2_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void EXTI2_IRQHandler(void)
{
 8000ae4:	4770      	bx	lr

08000ae6 <EXTI3_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void EXTI3_IRQHandler(void)
{
 8000ae6:	4770      	bx	lr

08000ae8 <EXTI4_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void EXTI4_IRQHandler(void)
{
 8000ae8:	4770      	bx	lr

08000aea <ADC1_2_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void ADC1_2_IRQHandler(void)
{
 8000aea:	4770      	bx	lr

08000aec <USB_HP_CAN_TX_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void USB_HP_CAN_TX_IRQHandler(void)
{
 8000aec:	4770      	bx	lr

08000aee <USB_LP_CAN_RX0_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void USB_LP_CAN_RX0_IRQHandler(void)
{
	__USBCDC_ISR();
 8000aee:	f000 b91b 	b.w	8000d28 <__USBCDC_ISR>

08000af2 <CAN_RX1_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void CAN_RX1_IRQHandler(void)
{
 8000af2:	4770      	bx	lr

08000af4 <CAN_SCE_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void CAN_SCE_IRQHandler(void)
{
 8000af4:	4770      	bx	lr

08000af6 <EXTI9_5_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void EXTI9_5_IRQHandler(void)
{
 8000af6:	4770      	bx	lr

08000af8 <TIM1_BRK_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void TIM1_BRK_IRQHandler(void)
{
 8000af8:	4770      	bx	lr

08000afa <TIM1_UP_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void TIM1_UP_IRQHandler(void)
{
 8000afa:	4770      	bx	lr

08000afc <TIM1_TRG_COM_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void TIM1_TRG_COM_IRQHandler(void)
{
 8000afc:	4770      	bx	lr

08000afe <TIM1_CC_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void TIM1_CC_IRQHandler(void)
{
 8000afe:	4770      	bx	lr

08000b00 <TIM2_IRQHandler>:
extern u8 CheckTimeOut(void);
extern void Interrupt1ms(void);
extern vu32      gu32TimingCounter1ms, gw1msCounter;

void TIM2_IRQHandler(void)
{
 8000b00:	b508      	push	{r3, lr}

	/* Clear TIM2 update interrupt */
		TIM_ClearITPendingBit(TIM2, TIM_IT_Update);
 8000b02:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8000b06:	2101      	movs	r1, #1
 8000b08:	f000 fdfc 	bl	8001704 <TIM_ClearITPendingBit>

		/* Toggle Red */
		//LED(YELLOW);
		Interrupt1ms();

}
 8000b0c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	/* Clear TIM2 update interrupt */
		TIM_ClearITPendingBit(TIM2, TIM_IT_Update);

		/* Toggle Red */
		//LED(YELLOW);
		Interrupt1ms();
 8000b10:	f7ff bb58 	b.w	80001c4 <Interrupt1ms>

08000b14 <TIM3_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void TIM3_IRQHandler(void)
{
 8000b14:	4770      	bx	lr

08000b16 <TIM4_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void TIM4_IRQHandler(void)
{
 8000b16:	4770      	bx	lr

08000b18 <I2C1_EV_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void I2C1_EV_IRQHandler(void)
{
 8000b18:	4770      	bx	lr

08000b1a <I2C1_ER_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void I2C1_ER_IRQHandler(void)
{
 8000b1a:	4770      	bx	lr

08000b1c <I2C2_EV_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void I2C2_EV_IRQHandler(void)
{
 8000b1c:	4770      	bx	lr

08000b1e <I2C2_ER_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void I2C2_ER_IRQHandler(void)
{
 8000b1e:	4770      	bx	lr

08000b20 <SPI1_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void SPI1_IRQHandler(void)
{
 8000b20:	4770      	bx	lr

08000b22 <SPI2_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void SPI2_IRQHandler(void)
{
 8000b22:	4770      	bx	lr

08000b24 <USART1_IRQHandler>:

extern volatile u8  gbDXLWritePointer;
extern volatile u8  gbpDXLDataBuffer[256];

void USART1_IRQHandler(void)
{
 8000b24:	b538      	push	{r3, r4, r5, lr}
	if(USART_GetITStatus(USART1, USART_IT_RXNE) != RESET){
 8000b26:	4809      	ldr	r0, [pc, #36]	; (8000b4c <USART1_IRQHandler+0x28>)
 8000b28:	f240 5125 	movw	r1, #1317	; 0x525
 8000b2c:	f000 fee5 	bl	80018fa <USART_GetITStatus>
 8000b30:	b150      	cbz	r0, 8000b48 <USART1_IRQHandler+0x24>
		gbpDXLDataBuffer[gbDXLWritePointer++] = USART_ReceiveData(USART1);
 8000b32:	4c07      	ldr	r4, [pc, #28]	; (8000b50 <USART1_IRQHandler+0x2c>)
 8000b34:	4805      	ldr	r0, [pc, #20]	; (8000b4c <USART1_IRQHandler+0x28>)
 8000b36:	7825      	ldrb	r5, [r4, #0]
 8000b38:	f000 fed1 	bl	80018de <USART_ReceiveData>
 8000b3c:	4b05      	ldr	r3, [pc, #20]	; (8000b54 <USART1_IRQHandler+0x30>)
 8000b3e:	b2c0      	uxtb	r0, r0
 8000b40:	1c69      	adds	r1, r5, #1
 8000b42:	5558      	strb	r0, [r3, r5]
 8000b44:	b2cd      	uxtb	r5, r1
 8000b46:	7025      	strb	r5, [r4, #0]
 8000b48:	bd38      	pop	{r3, r4, r5, pc}
 8000b4a:	bf00      	nop
 8000b4c:	40013800 	andmi	r3, r1, r0, lsl #16
 8000b50:	200006a4 	andcs	r0, r0, r4, lsr #13
 8000b54:	200005a4 	andcs	r0, r0, r4, lsr #11

08000b58 <USART2_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void USART2_IRQHandler(void)
{
 8000b58:	b5f8      	push	{r3, r4, r5, r6, r7, lr}


	//modified @new CM-900 for downloading 2012-07-24
	static u32 sr;
	/* Read one byte from the receive data register */
	gwpUSARTBuffer[(gwUSARTWritePtr++)&USART_BUFFER_SIZE] = USART_ReceiveData(USART2);
 8000b5a:	4c0a      	ldr	r4, [pc, #40]	; (8000b84 <USART2_IRQHandler+0x2c>)
 8000b5c:	4d0a      	ldr	r5, [pc, #40]	; (8000b88 <USART2_IRQHandler+0x30>)
 8000b5e:	4620      	mov	r0, r4
 8000b60:	882e      	ldrh	r6, [r5, #0]
 8000b62:	f000 febc 	bl	80018de <USART_ReceiveData>
 8000b66:	b2b6      	uxth	r6, r6
 8000b68:	05b7      	lsls	r7, r6, #22
 8000b6a:	4b08      	ldr	r3, [pc, #32]	; (8000b8c <USART2_IRQHandler+0x34>)
 8000b6c:	1c71      	adds	r1, r6, #1
 8000b6e:	b2c0      	uxtb	r0, r0
 8000b70:	0dbf      	lsrs	r7, r7, #22
 8000b72:	b28e      	uxth	r6, r1
 8000b74:	55d8      	strb	r0, [r3, r7]
 8000b76:	802e      	strh	r6, [r5, #0]
	sr = USART2->SR;
 8000b78:	8822      	ldrh	r2, [r4, #0]
 8000b7a:	4b05      	ldr	r3, [pc, #20]	; (8000b90 <USART2_IRQHandler+0x38>)
 8000b7c:	b290      	uxth	r0, r2
 8000b7e:	6018      	str	r0, [r3, #0]
 8000b80:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8000b82:	bf00      	nop
 8000b84:	40004400 	andmi	r4, r0, r0, lsl #8
 8000b88:	2000013c 	andcs	r0, r0, ip, lsr r1
 8000b8c:	200001a4 	andcs	r0, r0, r4, lsr #3
 8000b90:	2000010c 	andcs	r0, r0, ip, lsl #2

08000b94 <USART3_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void USART3_IRQHandler(void)
{
 8000b94:	4770      	bx	lr

08000b96 <EXTI15_10_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void EXTI15_10_IRQHandler(void)
{
 8000b96:	4770      	bx	lr

08000b98 <RTCAlarm_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void RTCAlarm_IRQHandler(void)
{
 8000b98:	4770      	bx	lr

08000b9a <USBWakeUp_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void USBWakeUp_IRQHandler(void)
{
 8000b9a:	4770      	bx	lr

08000b9c <TIM8_BRK_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void TIM8_BRK_IRQHandler(void)
{
 8000b9c:	4770      	bx	lr

08000b9e <TIM8_UP_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void TIM8_UP_IRQHandler(void)
{
 8000b9e:	4770      	bx	lr

08000ba0 <TIM8_TRG_COM_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void TIM8_TRG_COM_IRQHandler(void)
{
 8000ba0:	4770      	bx	lr

08000ba2 <TIM8_CC_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void TIM8_CC_IRQHandler(void)
{
 8000ba2:	4770      	bx	lr

08000ba4 <ADC3_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void ADC3_IRQHandler(void)
{
 8000ba4:	4770      	bx	lr

08000ba6 <FSMC_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void FSMC_IRQHandler(void)
{
 8000ba6:	4770      	bx	lr

08000ba8 <SDIO_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void SDIO_IRQHandler(void)
{
 8000ba8:	4770      	bx	lr

08000baa <TIM5_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void TIM5_IRQHandler(void)
{
 8000baa:	4770      	bx	lr

08000bac <SPI3_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void SPI3_IRQHandler(void)
{
 8000bac:	4770      	bx	lr

08000bae <UART4_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void UART4_IRQHandler(void)
{
 8000bae:	4770      	bx	lr

08000bb0 <UART5_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void UART5_IRQHandler(void)
{
 8000bb0:	4770      	bx	lr

08000bb2 <TIM6_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void TIM6_IRQHandler(void)
{
 8000bb2:	4770      	bx	lr

08000bb4 <TIM7_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void TIM7_IRQHandler(void)
{
 8000bb4:	4770      	bx	lr

08000bb6 <DMA2_Channel1_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void DMA2_Channel1_IRQHandler(void)
{
 8000bb6:	4770      	bx	lr

08000bb8 <DMA2_Channel2_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void DMA2_Channel2_IRQHandler(void)
{
 8000bb8:	4770      	bx	lr

08000bba <DMA2_Channel3_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void DMA2_Channel3_IRQHandler(void)
{
 8000bba:	4770      	bx	lr

08000bbc <DMA2_Channel4_5_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void DMA2_Channel4_5_IRQHandler(void)
{
 8000bbc:	4770      	bx	lr
	...

08000bc0 <EP1_IN_Callback>:
* Return         : None.
*******************************************************************************/
void EP1_IN_Callback (void)
{

	FinishToSend = 0;
 8000bc0:	4b01      	ldr	r3, [pc, #4]	; (8000bc8 <EP1_IN_Callback+0x8>)
 8000bc2:	2200      	movs	r2, #0
 8000bc4:	701a      	strb	r2, [r3, #0]
 8000bc6:	4770      	bx	lr
 8000bc8:	20000110 	andcs	r0, r0, r0, lsl r1

08000bcc <WriteFlash64>:
	SetEPRxValid(ENDP3);
#endif /* STM32F10X_CL */
}


bool WriteFlash64(u8* RxBuffer, u16 RxCount ){
 8000bcc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}

	u16 lFlashCount;
	u8 lTheRestCount=0;
	volatile FLASH_Status FLASHStatus;

	if(gbIsFlashLock == TRUE) // If flash is lock, stop to write flash.
 8000bd0:	4b36      	ldr	r3, [pc, #216]	; (8000cac <WriteFlash64+0xe0>)
	SetEPRxValid(ENDP3);
#endif /* STM32F10X_CL */
}


bool WriteFlash64(u8* RxBuffer, u16 RxCount ){
 8000bd2:	4604      	mov	r4, r0

	u16 lFlashCount;
	u8 lTheRestCount=0;
	volatile FLASH_Status FLASHStatus;

	if(gbIsFlashLock == TRUE) // If flash is lock, stop to write flash.
 8000bd4:	7818      	ldrb	r0, [r3, #0]
	SetEPRxValid(ENDP3);
#endif /* STM32F10X_CL */
}


bool WriteFlash64(u8* RxBuffer, u16 RxCount ){
 8000bd6:	b085      	sub	sp, #20

	u16 lFlashCount;
	u8 lTheRestCount=0;
	volatile FLASH_Status FLASHStatus;

	if(gbIsFlashLock == TRUE) // If flash is lock, stop to write flash.
 8000bd8:	2801      	cmp	r0, #1
	SetEPRxValid(ENDP3);
#endif /* STM32F10X_CL */
}


bool WriteFlash64(u8* RxBuffer, u16 RxCount ){
 8000bda:	4688      	mov	r8, r1

	u16 lFlashCount;
	u8 lTheRestCount=0;
	volatile FLASH_Status FLASHStatus;

	if(gbIsFlashLock == TRUE) // If flash is lock, stop to write flash.
 8000bdc:	d062      	beq.n	8000ca4 <WriteFlash64+0xd8>
		return FALSE;

	lTheRestCount = 4 - (RxCount % 4);
 8000bde:	f001 0603 	and.w	r6, r1, #3
 8000be2:	f1c6 0104 	rsb	r1, r6, #4
 8000be6:	b2ce      	uxtb	r6, r1

	for(lFlashCount =0;lFlashCount < RxCount; lFlashCount += 4)
 8000be8:	2500      	movs	r5, #0
 8000bea:	4545      	cmp	r5, r8
 8000bec:	d24a      	bcs.n	8000c84 <WriteFlash64+0xb8>
		TxDByte(RxBuffer[lFlashCount]);
		TxDByte(RxBuffer[lFlashCount+1]);
		TxDByte(RxBuffer[lFlashCount+2]);
		TxDByte(RxBuffer[lFlashCount+3]);
#endif
		u32 data = (RxBuffer[lFlashCount+3]<<24)+(RxBuffer[lFlashCount+2]<<16)+(RxBuffer[lFlashCount+1]<<8)+RxBuffer[lFlashCount];
 8000bee:	f105 0a02 	add.w	sl, r5, #2
 8000bf2:	f814 300a 	ldrb.w	r3, [r4, sl]
 8000bf6:	f105 0b03 	add.w	fp, r5, #3
 8000bfa:	f814 700b 	ldrb.w	r7, [r4, fp]
 8000bfe:	f105 0901 	add.w	r9, r5, #1
 8000c02:	0418      	lsls	r0, r3, #16
 8000c04:	f814 1009 	ldrb.w	r1, [r4, r9]
 8000c08:	eb00 6707 	add.w	r7, r0, r7, lsl #24
 8000c0c:	5d60      	ldrb	r0, [r4, r5]
 8000c0e:	eb07 2301 	add.w	r3, r7, r1, lsl #8
		FLASHStatus = FLASH_ProgramWord(gwAddressPointer, data);
 8000c12:	4f27      	ldr	r7, [pc, #156]	; (8000cb0 <WriteFlash64+0xe4>)
		TxDByte(RxBuffer[lFlashCount]);
		TxDByte(RxBuffer[lFlashCount+1]);
		TxDByte(RxBuffer[lFlashCount+2]);
		TxDByte(RxBuffer[lFlashCount+3]);
#endif
		u32 data = (RxBuffer[lFlashCount+3]<<24)+(RxBuffer[lFlashCount+2]<<16)+(RxBuffer[lFlashCount+1]<<8)+RxBuffer[lFlashCount];
 8000c14:	181b      	adds	r3, r3, r0
 8000c16:	1962      	adds	r2, r4, r5
		FLASHStatus = FLASH_ProgramWord(gwAddressPointer, data);
 8000c18:	6838      	ldr	r0, [r7, #0]
 8000c1a:	4619      	mov	r1, r3
 8000c1c:	9201      	str	r2, [sp, #4]
 8000c1e:	9300      	str	r3, [sp, #0]
 8000c20:	f000 fad2 	bl	80011c8 <FLASH_ProgramWord>
 8000c24:	f88d 000f 	strb.w	r0, [sp, #15]

		if( (*(vu32*)gwAddressPointer) != data )
 8000c28:	683a      	ldr	r2, [r7, #0]
 8000c2a:	9800      	ldr	r0, [sp, #0]
 8000c2c:	6811      	ldr	r1, [r2, #0]
 8000c2e:	9a01      	ldr	r2, [sp, #4]
 8000c30:	4281      	cmp	r1, r0
 8000c32:	d001      	beq.n	8000c38 <WriteFlash64+0x6c>
		{
			USB_TxDString("\r\n Download Failed!");
 8000c34:	481f      	ldr	r0, [pc, #124]	; (8000cb4 <WriteFlash64+0xe8>)
 8000c36:	e004      	b.n	8000c42 <WriteFlash64+0x76>
			break;
		}

		if( gwAddressPointer > FLASH_END_ADDRESS )
 8000c38:	6839      	ldr	r1, [r7, #0]
 8000c3a:	4b1f      	ldr	r3, [pc, #124]	; (8000cb8 <WriteFlash64+0xec>)
 8000c3c:	4299      	cmp	r1, r3
 8000c3e:	d903      	bls.n	8000c48 <WriteFlash64+0x7c>
		{
			USB_TxDString("\r\n Download Overflow!");
 8000c40:	481e      	ldr	r0, [pc, #120]	; (8000cbc <WriteFlash64+0xf0>)
 8000c42:	f7ff fb38 	bl	80002b6 <USB_TxDString>
			break;
 8000c46:	e01d      	b.n	8000c84 <WriteFlash64+0xb8>
		}

		if( FLASHStatus != FLASH_COMPLETE ) // flash writing error
 8000c48:	f89d 000f 	ldrb.w	r0, [sp, #15]
 8000c4c:	2804      	cmp	r0, #4
 8000c4e:	d001      	beq.n	8000c54 <WriteFlash64+0x88>
		{
			USB_TxDString("\r\n flash writing error!");
 8000c50:	481b      	ldr	r0, [pc, #108]	; (8000cc0 <WriteFlash64+0xf4>)
 8000c52:	e7f6      	b.n	8000c42 <WriteFlash64+0x76>
			break;
		}
		gwAddressPointer = gwAddressPointer + 4;
 8000c54:	6839      	ldr	r1, [r7, #0]
	if(gbIsFlashLock == TRUE) // If flash is lock, stop to write flash.
		return FALSE;

	lTheRestCount = 4 - (RxCount % 4);

	for(lFlashCount =0;lFlashCount < RxCount; lFlashCount += 4)
 8000c56:	3504      	adds	r5, #4
		if( FLASHStatus != FLASH_COMPLETE ) // flash writing error
		{
			USB_TxDString("\r\n flash writing error!");
			break;
		}
		gwAddressPointer = gwAddressPointer + 4;
 8000c58:	1d0b      	adds	r3, r1, #4
 8000c5a:	603b      	str	r3, [r7, #0]

		gwCalculatedCheckSum += RxBuffer[lFlashCount+3]+RxBuffer[lFlashCount+2]+RxBuffer[lFlashCount+1]+RxBuffer[lFlashCount];
 8000c5c:	f814 000a 	ldrb.w	r0, [r4, sl]
 8000c60:	f814 700b 	ldrb.w	r7, [r4, fp]
 8000c64:	4b17      	ldr	r3, [pc, #92]	; (8000cc4 <WriteFlash64+0xf8>)
 8000c66:	183f      	adds	r7, r7, r0
 8000c68:	f814 0009 	ldrb.w	r0, [r4, r9]
 8000c6c:	7812      	ldrb	r2, [r2, #0]
 8000c6e:	6819      	ldr	r1, [r3, #0]
 8000c70:	183f      	adds	r7, r7, r0
 8000c72:	18b8      	adds	r0, r7, r2
 8000c74:	1841      	adds	r1, r0, r1
 8000c76:	6019      	str	r1, [r3, #0]
		//TxDString("loop CheckSum =");	TxDHex16(gwCalculatedCheckSum);	TxDString("\r\n");
		gwRxTotalCount+=4;
 8000c78:	4b13      	ldr	r3, [pc, #76]	; (8000cc8 <WriteFlash64+0xfc>)
	if(gbIsFlashLock == TRUE) // If flash is lock, stop to write flash.
		return FALSE;

	lTheRestCount = 4 - (RxCount % 4);

	for(lFlashCount =0;lFlashCount < RxCount; lFlashCount += 4)
 8000c7a:	b2ad      	uxth	r5, r5
		}
		gwAddressPointer = gwAddressPointer + 4;

		gwCalculatedCheckSum += RxBuffer[lFlashCount+3]+RxBuffer[lFlashCount+2]+RxBuffer[lFlashCount+1]+RxBuffer[lFlashCount];
		//TxDString("loop CheckSum =");	TxDHex16(gwCalculatedCheckSum);	TxDString("\r\n");
		gwRxTotalCount+=4;
 8000c7c:	681a      	ldr	r2, [r3, #0]
 8000c7e:	1d10      	adds	r0, r2, #4
 8000c80:	6018      	str	r0, [r3, #0]
 8000c82:	e7b2      	b.n	8000bea <WriteFlash64+0x1e>

	}

	if(lTheRestCount != 4 ){
 8000c84:	2e04      	cmp	r6, #4
 8000c86:	d00d      	beq.n	8000ca4 <WriteFlash64+0xd8>
		//TxDString("lTheRestCount=");	TxDHex16(lTheRestCount);	TxDString("\r\n");
		gwRxTotalCount -= lTheRestCount;
 8000c88:	490f      	ldr	r1, [pc, #60]	; (8000cc8 <WriteFlash64+0xfc>)
 8000c8a:	680b      	ldr	r3, [r1, #0]
 8000c8c:	1b9a      	subs	r2, r3, r6
 8000c8e:	600a      	str	r2, [r1, #0]
		while(lTheRestCount){
			//TxDString("checksum deviation=");	TxDHex16(lFlashCount-lTheRestCount);	TxDString("\r\n");
			gwCalculatedCheckSum = gwCalculatedCheckSum - RxBuffer[(lFlashCount - lTheRestCount)];
 8000c90:	480c      	ldr	r0, [pc, #48]	; (8000cc4 <WriteFlash64+0xf8>)
 8000c92:	1bab      	subs	r3, r5, r6
 8000c94:	6801      	ldr	r1, [r0, #0]
 8000c96:	5ce2      	ldrb	r2, [r4, r3]
			//TxDString("gwCalculatedCheckSum =");	TxDHex16(gwCalculatedCheckSum);	TxDString("\r\n");
			lTheRestCount--;
 8000c98:	3e01      	subs	r6, #1
	if(lTheRestCount != 4 ){
		//TxDString("lTheRestCount=");	TxDHex16(lTheRestCount);	TxDString("\r\n");
		gwRxTotalCount -= lTheRestCount;
		while(lTheRestCount){
			//TxDString("checksum deviation=");	TxDHex16(lFlashCount-lTheRestCount);	TxDString("\r\n");
			gwCalculatedCheckSum = gwCalculatedCheckSum - RxBuffer[(lFlashCount - lTheRestCount)];
 8000c9a:	1a89      	subs	r1, r1, r2
	}

	if(lTheRestCount != 4 ){
		//TxDString("lTheRestCount=");	TxDHex16(lTheRestCount);	TxDString("\r\n");
		gwRxTotalCount -= lTheRestCount;
		while(lTheRestCount){
 8000c9c:	f016 06ff 	ands.w	r6, r6, #255	; 0xff
			//TxDString("checksum deviation=");	TxDHex16(lFlashCount-lTheRestCount);	TxDString("\r\n");
			gwCalculatedCheckSum = gwCalculatedCheckSum - RxBuffer[(lFlashCount - lTheRestCount)];
 8000ca0:	6001      	str	r1, [r0, #0]
	}

	if(lTheRestCount != 4 ){
		//TxDString("lTheRestCount=");	TxDHex16(lTheRestCount);	TxDString("\r\n");
		gwRxTotalCount -= lTheRestCount;
		while(lTheRestCount){
 8000ca2:	d1f5      	bne.n	8000c90 <WriteFlash64+0xc4>
			lTheRestCount--;
		}
	}

	return FALSE;
}
 8000ca4:	2000      	movs	r0, #0
 8000ca6:	b005      	add	sp, #20
 8000ca8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000cac:	20000000 	andcs	r0, r0, r0
 8000cb0:	200000f0 	strdcs	r0, [r0], -r0	; <UNPREDICTABLE>
 8000cb4:	080027e0 	stmdaeq	r0, {r5, r6, r7, r8, r9, sl, sp}
 8000cb8:	0800fbff 	stmdaeq	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, fp, ip, sp, lr, pc}
 8000cbc:	080027f4 	stmdaeq	r0, {r2, r4, r5, r6, r7, r8, r9, sl, sp}
 8000cc0:	0800280a 	stmdaeq	r0, {r1, r3, fp, sp}
 8000cc4:	200000f8 	strdcs	r0, [r0], -r8
 8000cc8:	200000fc 	strdcs	r0, [r0], -ip

08000ccc <EP3_OUT_Callback>:
* Output         : None.
* Return         : None.
*******************************************************************************/
volatile u16 USB_Rx_Cnt =0;
void EP3_OUT_Callback(void)
{
 8000ccc:	b510      	push	{r4, lr}

	/* Get the received data buffer and update the counter */
	USB_Rx_Cnt = USB_SIL_Read(EP3_OUT, USB_Rx_Buffer);
 8000cce:	2003      	movs	r0, #3
 8000cd0:	4910      	ldr	r1, [pc, #64]	; (8000d14 <EP3_OUT_Callback+0x48>)
 8000cd2:	f001 fc05 	bl	80024e0 <USB_SIL_Read>

//#ifdef DEBUG_ENABLE_BY_USART2
	//TxDString("[USB]USB_Rx_Cnt = ");	TxDHex16(USB_Rx_Cnt);	TxDString("\r\n");
//#endif

	if(gbFlashDownloadStart == TRUE){
 8000cd6:	4b10      	ldr	r3, [pc, #64]	; (8000d18 <EP3_OUT_Callback+0x4c>)
volatile u16 USB_Rx_Cnt =0;
void EP3_OUT_Callback(void)
{

	/* Get the received data buffer and update the counter */
	USB_Rx_Cnt = USB_SIL_Read(EP3_OUT, USB_Rx_Buffer);
 8000cd8:	4c10      	ldr	r4, [pc, #64]	; (8000d1c <EP3_OUT_Callback+0x50>)

//#ifdef DEBUG_ENABLE_BY_USART2
	//TxDString("[USB]USB_Rx_Cnt = ");	TxDHex16(USB_Rx_Cnt);	TxDString("\r\n");
//#endif

	if(gbFlashDownloadStart == TRUE){
 8000cda:	7819      	ldrb	r1, [r3, #0]
volatile u16 USB_Rx_Cnt =0;
void EP3_OUT_Callback(void)
{

	/* Get the received data buffer and update the counter */
	USB_Rx_Cnt = USB_SIL_Read(EP3_OUT, USB_Rx_Buffer);
 8000cdc:	b280      	uxth	r0, r0

//#ifdef DEBUG_ENABLE_BY_USART2
	//TxDString("[USB]USB_Rx_Cnt = ");	TxDHex16(USB_Rx_Cnt);	TxDString("\r\n");
//#endif

	if(gbFlashDownloadStart == TRUE){
 8000cde:	2901      	cmp	r1, #1
volatile u16 USB_Rx_Cnt =0;
void EP3_OUT_Callback(void)
{

	/* Get the received data buffer and update the counter */
	USB_Rx_Cnt = USB_SIL_Read(EP3_OUT, USB_Rx_Buffer);
 8000ce0:	8060      	strh	r0, [r4, #2]

//#ifdef DEBUG_ENABLE_BY_USART2
	//TxDString("[USB]USB_Rx_Cnt = ");	TxDHex16(USB_Rx_Cnt);	TxDString("\r\n");
//#endif

	if(gbFlashDownloadStart == TRUE){
 8000ce2:	d106      	bne.n	8000cf2 <EP3_OUT_Callback+0x26>
		ClearTimeOutBuffer();
 8000ce4:	f7ff fa5e 	bl	80001a4 <ClearTimeOutBuffer>
		WriteFlash64(USB_Rx_Buffer, USB_Rx_Cnt);
 8000ce8:	8862      	ldrh	r2, [r4, #2]
 8000cea:	480a      	ldr	r0, [pc, #40]	; (8000d14 <EP3_OUT_Callback+0x48>)
 8000cec:	b291      	uxth	r1, r2
 8000cee:	f7ff ff6d 	bl	8000bcc <WriteFlash64>
	}

	gwpUSARTBuffer[gwUSARTWritePtr++&USART_BUFFER_SIZE] = USB_Rx_Buffer[0];
 8000cf2:	4b0b      	ldr	r3, [pc, #44]	; (8000d20 <EP3_OUT_Callback+0x54>)
 8000cf4:	8818      	ldrh	r0, [r3, #0]
 8000cf6:	b282      	uxth	r2, r0
 8000cf8:	4806      	ldr	r0, [pc, #24]	; (8000d14 <EP3_OUT_Callback+0x48>)
 8000cfa:	0594      	lsls	r4, r2, #22
 8000cfc:	0da1      	lsrs	r1, r4, #22
 8000cfe:	7804      	ldrb	r4, [r0, #0]
 8000d00:	4808      	ldr	r0, [pc, #32]	; (8000d24 <EP3_OUT_Callback+0x58>)
 8000d02:	3201      	adds	r2, #1
 8000d04:	5444      	strb	r4, [r0, r1]
 8000d06:	b291      	uxth	r1, r2
	//TxDString("gwUSARTWritePtr = ");	TxDHex32(gwpUSARTBuffer[gwUSARTWritePtr-1]);	TxDString("\r\n");

  
#ifndef STM32F10X_CL
	/* Enable the receive of data on EP3 */
	SetEPRxValid(ENDP3);
 8000d08:	2003      	movs	r0, #3
	if(gbFlashDownloadStart == TRUE){
		ClearTimeOutBuffer();
		WriteFlash64(USB_Rx_Buffer, USB_Rx_Cnt);
	}

	gwpUSARTBuffer[gwUSARTWritePtr++&USART_BUFFER_SIZE] = USB_Rx_Buffer[0];
 8000d0a:	8019      	strh	r1, [r3, #0]
  
#ifndef STM32F10X_CL
	/* Enable the receive of data on EP3 */
	SetEPRxValid(ENDP3);
#endif /* STM32F10X_CL */
}
 8000d0c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	//TxDString("gwUSARTWritePtr = ");	TxDHex32(gwpUSARTBuffer[gwUSARTWritePtr-1]);	TxDString("\r\n");

  
#ifndef STM32F10X_CL
	/* Enable the receive of data on EP3 */
	SetEPRxValid(ENDP3);
 8000d10:	f001 bb13 	b.w	800233a <SetEPRxValid>
 8000d14:	200006a5 	andcs	r0, r0, r5, lsr #13
 8000d18:	20000100 	andcs	r0, r0, r0, lsl #2
 8000d1c:	20000110 	andcs	r0, r0, r0, lsl r1
 8000d20:	2000013c 	andcs	r0, r0, ip, lsr r1
 8000d24:	200001a4 	andcs	r0, r0, r4, lsr #3

08000d28 <__USBCDC_ISR>:

//USB_Istr()
void __USBCDC_ISR(void)
{

  wIstr = _GetISTR();
 8000d28:	4b1d      	ldr	r3, [pc, #116]	; (8000da0 <__USBCDC_ISR+0x78>)
 8000d2a:	4a1e      	ldr	r2, [pc, #120]	; (8000da4 <__USBCDC_ISR+0x7c>)
 8000d2c:	6819      	ldr	r1, [r3, #0]

#ifndef STM32F10X_CL

//USB_Istr()
void __USBCDC_ISR(void)
{
 8000d2e:	b510      	push	{r4, lr}

  wIstr = _GetISTR();
 8000d30:	b288      	uxth	r0, r1
 8000d32:	8010      	strh	r0, [r2, #0]


  if (wIstr & ISTR_SOF )
 8000d34:	8814      	ldrh	r4, [r2, #0]
 8000d36:	f404 7100 	and.w	r1, r4, #512	; 0x200
 8000d3a:	b288      	uxth	r0, r1
 8000d3c:	b138      	cbz	r0, 8000d4e <__USBCDC_ISR+0x26>
#ifdef DEBUG
	  TxDString("SOF wIstr = ");
	  TxDHex16(wIstr);
	  TxDString("\r\n");
#endif
    _SetISTR((u16)CLR_SOF);
 8000d3e:	f64f 52ff 	movw	r2, #65023	; 0xfdff
 8000d42:	601a      	str	r2, [r3, #0]
    bIntPackSOF++;
 8000d44:	4b18      	ldr	r3, [pc, #96]	; (8000da8 <__USBCDC_ISR+0x80>)
 8000d46:	781c      	ldrb	r4, [r3, #0]
 8000d48:	1c61      	adds	r1, r4, #1
 8000d4a:	b2c8      	uxtb	r0, r1
 8000d4c:	7018      	strb	r0, [r3, #0]
#ifdef SOF_CALLBACK
    SOF_Callback();
#endif
  }
/*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*/
  if (wIstr & ISTR_CTR )
 8000d4e:	4b15      	ldr	r3, [pc, #84]	; (8000da4 <__USBCDC_ISR+0x7c>)
 8000d50:	881a      	ldrh	r2, [r3, #0]
 8000d52:	b214      	sxth	r4, r2
 8000d54:	2c00      	cmp	r4, #0
 8000d56:	461c      	mov	r4, r3
 8000d58:	da01      	bge.n	8000d5e <__USBCDC_ISR+0x36>
	  TxDHex16(wIstr);
	  TxDString("\r\n");
#endif
    /* servicing of the endpoint correct transfer interrupt */
    /* clear of the CTR flag into the sub */
    CTR_LP(); //reply for device setup-request from Host
 8000d5a:	f001 fbd3 	bl	8002504 <CTR_LP>
#ifdef CTR_CALLBACK
    //CTR_Callback();
#endif
  }
  /*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*/  
  if (wIstr & ISTR_RESET)
 8000d5e:	8821      	ldrh	r1, [r4, #0]
 8000d60:	f401 6080 	and.w	r0, r1, #1024	; 0x400
 8000d64:	b283      	uxth	r3, r0
 8000d66:	b133      	cbz	r3, 8000d76 <__USBCDC_ISR+0x4e>
	  TxDString("RESET wIstr = ");
	  TxDHex16(wIstr);
	  TxDString("\r\n");
#endif

    _SetISTR((u16)CLR_RESET);
 8000d68:	490d      	ldr	r1, [pc, #52]	; (8000da0 <__USBCDC_ISR+0x78>)
    Device_Property.Reset();
 8000d6a:	4810      	ldr	r0, [pc, #64]	; (8000dac <__USBCDC_ISR+0x84>)
	  TxDString("RESET wIstr = ");
	  TxDHex16(wIstr);
	  TxDString("\r\n");
#endif

    _SetISTR((u16)CLR_RESET);
 8000d6c:	f64f 32ff 	movw	r2, #64511	; 0xfbff
 8000d70:	600a      	str	r2, [r1, #0]
    Device_Property.Reset();
 8000d72:	6843      	ldr	r3, [r0, #4]
 8000d74:	4798      	blx	r3
#ifdef RESET_CALLBACK
    RESET_Callback();
#endif
  }
/*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*/
  if (wIstr & ISTR_DOVR )//& wInterrupt_Mask)
 8000d76:	480b      	ldr	r0, [pc, #44]	; (8000da4 <__USBCDC_ISR+0x7c>)
 8000d78:	8802      	ldrh	r2, [r0, #0]
 8000d7a:	f402 4180 	and.w	r1, r2, #16384	; 0x4000
 8000d7e:	b28b      	uxth	r3, r1
 8000d80:	b11b      	cbz	r3, 8000d8a <__USBCDC_ISR+0x62>
#ifdef DEBUG
	  TxDString("DOVR wIstr = ");
	  TxDHex16(wIstr);
	  TxDString("\r\n");
#endif
    _SetISTR((u16)CLR_DOVR);
 8000d82:	4a07      	ldr	r2, [pc, #28]	; (8000da0 <__USBCDC_ISR+0x78>)
 8000d84:	f64b 71ff 	movw	r1, #49151	; 0xbfff
 8000d88:	6011      	str	r1, [r2, #0]
#ifdef DOVR_CALLBACK
    DOVR_Callback();
#endif
  }
  /*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*/
  if (wIstr & ISTR_ERR)// & wInterrupt_Mask)
 8000d8a:	8800      	ldrh	r0, [r0, #0]
 8000d8c:	f400 5300 	and.w	r3, r0, #8192	; 0x2000
 8000d90:	b299      	uxth	r1, r3
 8000d92:	b119      	cbz	r1, 8000d9c <__USBCDC_ISR+0x74>
	TxDString("ERR wIstr = ");
	TxDHex16(wIstr);
	TxDString("\r\n");
#endif

    _SetISTR((u16)CLR_ERR);
 8000d94:	4802      	ldr	r0, [pc, #8]	; (8000da0 <__USBCDC_ISR+0x78>)
 8000d96:	f64d 72ff 	movw	r2, #57343	; 0xdfff
 8000d9a:	6002      	str	r2, [r0, #0]
 8000d9c:	bd10      	pop	{r4, pc}
 8000d9e:	bf00      	nop
 8000da0:	40005c44 	andmi	r5, r0, r4, asr #24
 8000da4:	200006e6 	andcs	r0, r0, r6, ror #13
 8000da8:	20000118 	andcs	r0, r0, r8, lsl r1
 8000dac:	2000008c 	andcs	r0, r0, ip, lsl #1

08000db0 <Virtual_Com_Port_SetConfiguration>:
*******************************************************************************/
void Virtual_Com_Port_SetConfiguration(void)
{
  DEVICE_INFO *pInfo = &Device_Info;
  //TxDString("Virtual_Com_Port_SetConfiguration\r\n");
  if (pInfo->Current_Configuration != 0)
 8000db0:	4b03      	ldr	r3, [pc, #12]	; (8000dc0 <Virtual_Com_Port_SetConfiguration+0x10>)
 8000db2:	7a98      	ldrb	r0, [r3, #10]
 8000db4:	b110      	cbz	r0, 8000dbc <Virtual_Com_Port_SetConfiguration+0xc>
  {
    /* Device configured */
    bDeviceState = CONFIGURED;
 8000db6:	4903      	ldr	r1, [pc, #12]	; (8000dc4 <Virtual_Com_Port_SetConfiguration+0x14>)
 8000db8:	2205      	movs	r2, #5
 8000dba:	600a      	str	r2, [r1, #0]
 8000dbc:	4770      	bx	lr
 8000dbe:	bf00      	nop
 8000dc0:	200006f4 	strdcs	r0, [r0], -r4
 8000dc4:	20000124 	andcs	r0, r0, r4, lsr #2

08000dc8 <Virtual_Com_Port_SetDeviceAddress>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void Virtual_Com_Port_SetDeviceAddress (void)
{
  bDeviceState = ADDRESSED;
 8000dc8:	4b01      	ldr	r3, [pc, #4]	; (8000dd0 <Virtual_Com_Port_SetDeviceAddress+0x8>)
 8000dca:	2204      	movs	r2, #4
 8000dcc:	601a      	str	r2, [r3, #0]
 8000dce:	4770      	bx	lr
 8000dd0:	20000124 	andcs	r0, r0, r4, lsr #2

08000dd4 <Virtual_Com_Port_Status_In>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void Virtual_Com_Port_Status_In(void)
{
  if (Request == SET_LINE_CODING)
 8000dd4:	4b03      	ldr	r3, [pc, #12]	; (8000de4 <Virtual_Com_Port_Status_In+0x10>)
 8000dd6:	781a      	ldrb	r2, [r3, #0]
 8000dd8:	2a20      	cmp	r2, #32
 8000dda:	d101      	bne.n	8000de0 <Virtual_Com_Port_Status_In+0xc>
  {

    //USART_Config();
    //config changed
    Request = 0;
 8000ddc:	2000      	movs	r0, #0
 8000dde:	7018      	strb	r0, [r3, #0]
 8000de0:	4770      	bx	lr
 8000de2:	bf00      	nop
 8000de4:	2000011c 	andcs	r0, r0, ip, lsl r1

08000de8 <Virtual_Com_Port_Status_Out>:
* Input          : None.
* Output         : None.
* Return         : None.
*******************************************************************************/
void Virtual_Com_Port_Status_Out(void)
{
 8000de8:	4770      	bx	lr
	...

08000dec <Virtual_Com_Port_Data_Setup>:
 // TxDString("Virtual_Com_Port_Data_Setup ->RequestNo = ");  TxDHex8(RequestNo);  TxDString("\r\n");
//#endif
  u8    *(*CopyRoutine)(u16);
  CopyRoutine = NULL;

  if (RequestNo == GET_LINE_CODING)
 8000dec:	2821      	cmp	r0, #33	; 0x21
* Output         : None.
* Return         : USB_UNSUPPORT or USB_SUCCESS.
*******************************************************************************/
int comstatetemp=0;
RESULT Virtual_Com_Port_Data_Setup(u8 RequestNo)
{
 8000dee:	b510      	push	{r4, lr}
 // TxDString("Virtual_Com_Port_Data_Setup ->RequestNo = ");  TxDHex8(RequestNo);  TxDString("\r\n");
//#endif
  u8    *(*CopyRoutine)(u16);
  CopyRoutine = NULL;

  if (RequestNo == GET_LINE_CODING)
 8000df0:	d108      	bne.n	8000e04 <Virtual_Com_Port_Data_Setup+0x18>
  {
    if (Type_Recipient == (CLASS_REQUEST | INTERFACE_RECIPIENT))
 8000df2:	4811      	ldr	r0, [pc, #68]	; (8000e38 <Virtual_Com_Port_Data_Setup+0x4c>)
 8000df4:	6803      	ldr	r3, [r0, #0]
 8000df6:	7819      	ldrb	r1, [r3, #0]
 8000df8:	f001 027f 	and.w	r2, r1, #127	; 0x7f
 8000dfc:	2a21      	cmp	r2, #33	; 0x21
 8000dfe:	d011      	beq.n	8000e24 <Virtual_Com_Port_Data_Setup+0x38>
    Request = SET_LINE_CODING;
  }

  if (CopyRoutine == NULL)
  {
    return USB_UNSUPPORT;
 8000e00:	2002      	movs	r0, #2
 8000e02:	bd10      	pop	{r4, pc}
    if (Type_Recipient == (CLASS_REQUEST | INTERFACE_RECIPIENT))
    {
      CopyRoutine = Virtual_Com_Port_GetLineCoding;
    }
  }
  else if (RequestNo == SET_LINE_CODING)
 8000e04:	2820      	cmp	r0, #32
 8000e06:	d1fb      	bne.n	8000e00 <Virtual_Com_Port_Data_Setup+0x14>
  {
    if (Type_Recipient == (CLASS_REQUEST | INTERFACE_RECIPIENT))
 8000e08:	4b0b      	ldr	r3, [pc, #44]	; (8000e38 <Virtual_Com_Port_Data_Setup+0x4c>)
 8000e0a:	6819      	ldr	r1, [r3, #0]
 8000e0c:	780a      	ldrb	r2, [r1, #0]
{
//#ifdef DEBUG_ENABLE_BY_USART2
 // TxDString("Virtual_Com_Port_Data_Setup ->RequestNo = ");  TxDHex8(RequestNo);  TxDString("\r\n");
//#endif
  u8    *(*CopyRoutine)(u16);
  CopyRoutine = NULL;
 8000e0e:	490b      	ldr	r1, [pc, #44]	; (8000e3c <Virtual_Com_Port_Data_Setup+0x50>)
      CopyRoutine = Virtual_Com_Port_GetLineCoding;
    }
  }
  else if (RequestNo == SET_LINE_CODING)
  {
    if (Type_Recipient == (CLASS_REQUEST | INTERFACE_RECIPIENT))
 8000e10:	f002 037f 	and.w	r3, r2, #127	; 0x7f
    {
      CopyRoutine = Virtual_Com_Port_SetLineCoding;
    }
    Request = SET_LINE_CODING;
 8000e14:	4a0a      	ldr	r2, [pc, #40]	; (8000e40 <Virtual_Com_Port_Data_Setup+0x54>)
{
//#ifdef DEBUG_ENABLE_BY_USART2
 // TxDString("Virtual_Com_Port_Data_Setup ->RequestNo = ");  TxDHex8(RequestNo);  TxDString("\r\n");
//#endif
  u8    *(*CopyRoutine)(u16);
  CopyRoutine = NULL;
 8000e16:	2b21      	cmp	r3, #33	; 0x21
 8000e18:	bf0c      	ite	eq
 8000e1a:	460b      	moveq	r3, r1
 8000e1c:	2300      	movne	r3, #0
  {
    if (Type_Recipient == (CLASS_REQUEST | INTERFACE_RECIPIENT))
    {
      CopyRoutine = Virtual_Com_Port_SetLineCoding;
    }
    Request = SET_LINE_CODING;
 8000e1e:	7010      	strb	r0, [r2, #0]
  }

  if (CopyRoutine == NULL)
 8000e20:	b90b      	cbnz	r3, 8000e26 <Virtual_Com_Port_Data_Setup+0x3a>
 8000e22:	e7ed      	b.n	8000e00 <Virtual_Com_Port_Data_Setup+0x14>

  if (RequestNo == GET_LINE_CODING)
  {
    if (Type_Recipient == (CLASS_REQUEST | INTERFACE_RECIPIENT))
    {
      CopyRoutine = Virtual_Com_Port_GetLineCoding;
 8000e24:	4b07      	ldr	r3, [pc, #28]	; (8000e44 <Virtual_Com_Port_Data_Setup+0x58>)
  if (CopyRoutine == NULL)
  {
    return USB_UNSUPPORT;
  }

  pInformation->Ctrl_Info.CopyData = CopyRoutine;
 8000e26:	4c04      	ldr	r4, [pc, #16]	; (8000e38 <Virtual_Com_Port_Data_Setup+0x4c>)
 8000e28:	6820      	ldr	r0, [r4, #0]
  pInformation->Ctrl_Info.Usb_wOffset = 0;
 8000e2a:	2400      	movs	r4, #0
  if (CopyRoutine == NULL)
  {
    return USB_UNSUPPORT;
  }

  pInformation->Ctrl_Info.CopyData = CopyRoutine;
 8000e2c:	6183      	str	r3, [r0, #24]
  pInformation->Ctrl_Info.Usb_wOffset = 0;
 8000e2e:	8244      	strh	r4, [r0, #18]
  (*CopyRoutine)(0);
 8000e30:	4620      	mov	r0, r4
 8000e32:	4798      	blx	r3
  return USB_SUCCESS;
 8000e34:	4620      	mov	r0, r4
}
 8000e36:	bd10      	pop	{r4, pc}
 8000e38:	20000714 	andcs	r0, r0, r4, lsl r7
 8000e3c:	08000e95 	stmdaeq	r0, {r0, r2, r4, r7, r9, sl, fp}
 8000e40:	2000011c 	andcs	r0, r0, ip, lsl r1
 8000e44:	08000e7d 	stmdaeq	r0, {r0, r2, r3, r4, r5, r6, r9, sl, fp}

08000e48 <Virtual_Com_Port_NoData_Setup>:
	else if(new_signal == 0x0){
		gbFlashDownloadStart = TRUE;

	}
	(gbFlashDownloadStart ? TxDString("gbFlashDownloadStart is true\r\n") : TxDString("gbFlashDownloadStart is false\r\n"));*/
  if (Type_Recipient == (CLASS_REQUEST | INTERFACE_RECIPIENT))
 8000e48:	4b07      	ldr	r3, [pc, #28]	; (8000e68 <Virtual_Com_Port_NoData_Setup+0x20>)
 8000e4a:	6819      	ldr	r1, [r3, #0]
 8000e4c:	780a      	ldrb	r2, [r1, #0]
 8000e4e:	f002 037f 	and.w	r3, r2, #127	; 0x7f
 8000e52:	2b21      	cmp	r3, #33	; 0x21
 8000e54:	d105      	bne.n	8000e62 <Virtual_Com_Port_NoData_Setup+0x1a>
  {
    if (RequestNo == SET_COMM_FEATURE)
 8000e56:	2802      	cmp	r0, #2
 8000e58:	d101      	bne.n	8000e5e <Virtual_Com_Port_NoData_Setup+0x16>
    {
      return USB_SUCCESS;
 8000e5a:	2000      	movs	r0, #0
 8000e5c:	4770      	bx	lr
    }
    else if (RequestNo == SET_CONTROL_LINE_STATE)
 8000e5e:	2822      	cmp	r0, #34	; 0x22
 8000e60:	d0fb      	beq.n	8000e5a <Virtual_Com_Port_NoData_Setup+0x12>
    {
      return USB_SUCCESS;
    }
  }

  return USB_UNSUPPORT;
 8000e62:	2002      	movs	r0, #2
}
 8000e64:	4770      	bx	lr
 8000e66:	bf00      	nop
 8000e68:	20000714 	andcs	r0, r0, r4, lsl r7

08000e6c <Virtual_Com_Port_Get_Interface_Setting>:
* Return         : The address of the string descriptors.
*******************************************************************************/
RESULT Virtual_Com_Port_Get_Interface_Setting(u8 Interface, u8 AlternateSetting)
{
  //TxDString("Virtual_Com_Port_Get_Interface_Setting\r\n");
  if (AlternateSetting > 0)
 8000e6c:	b109      	cbz	r1, 8000e72 <Virtual_Com_Port_Get_Interface_Setting+0x6>
  {
    return USB_UNSUPPORT;
 8000e6e:	2002      	movs	r0, #2
 8000e70:	4770      	bx	lr
  }
  else if (Interface > 1)
 8000e72:	2801      	cmp	r0, #1
 8000e74:	d8fb      	bhi.n	8000e6e <Virtual_Com_Port_Get_Interface_Setting+0x2>
  {
    return USB_UNSUPPORT;
  }
  return USB_SUCCESS;
 8000e76:	4608      	mov	r0, r1
}
 8000e78:	4770      	bx	lr
	...

08000e7c <Virtual_Com_Port_GetLineCoding>:
			  //Delay(5000);
			  //NVIC_GenerateSystemReset();
			  //NVIC_GenerateCoreReset();
	//}

  if (Length == 0)
 8000e7c:	b920      	cbnz	r0, 8000e88 <Virtual_Com_Port_GetLineCoding+0xc>
  {
    pInformation->Ctrl_Info.Usb_wLength = sizeof(linecoding);
 8000e7e:	4b03      	ldr	r3, [pc, #12]	; (8000e8c <Virtual_Com_Port_GetLineCoding+0x10>)
 8000e80:	2208      	movs	r2, #8
 8000e82:	6819      	ldr	r1, [r3, #0]
 8000e84:	820a      	strh	r2, [r1, #16]
    return NULL;
 8000e86:	4770      	bx	lr
  }
  return(u8 *)&linecoding;
 8000e88:	4801      	ldr	r0, [pc, #4]	; (8000e90 <Virtual_Com_Port_GetLineCoding+0x14>)
}
 8000e8a:	4770      	bx	lr
 8000e8c:	20000714 	andcs	r0, r0, r4, lsl r7
 8000e90:	20000054 	andcs	r0, r0, r4, asr r0

08000e94 <Virtual_Com_Port_SetLineCoding>:
u8 *Virtual_Com_Port_SetLineCoding(u16 Length)
{
#ifdef DEBUG_ENABLE_BY_USART2
	TxDString("SetLineCoding bitrate = ");TxDHex32(linecoding.bitrate);  TxDString("\r\n");
#endif
   if(linecoding.bitrate == 0x4B0){
 8000e94:	4b07      	ldr	r3, [pc, #28]	; (8000eb4 <Virtual_Com_Port_SetLineCoding+0x20>)
 8000e96:	6819      	ldr	r1, [r3, #0]
 8000e98:	f5b1 6f96 	cmp.w	r1, #1200	; 0x4b0
 8000e9c:	d102      	bne.n	8000ea4 <Virtual_Com_Port_SetLineCoding+0x10>
		  //TxDString("System reset operates!\r\n");
		  comstatetemp = 100;
 8000e9e:	4b06      	ldr	r3, [pc, #24]	; (8000eb8 <Virtual_Com_Port_SetLineCoding+0x24>)
 8000ea0:	2264      	movs	r2, #100	; 0x64
 8000ea2:	605a      	str	r2, [r3, #4]
	}
  if (Length == 0)
 8000ea4:	b920      	cbnz	r0, 8000eb0 <Virtual_Com_Port_SetLineCoding+0x1c>
  {
    pInformation->Ctrl_Info.Usb_wLength = sizeof(linecoding);
 8000ea6:	4905      	ldr	r1, [pc, #20]	; (8000ebc <Virtual_Com_Port_SetLineCoding+0x28>)
 8000ea8:	2208      	movs	r2, #8
 8000eaa:	680b      	ldr	r3, [r1, #0]
 8000eac:	821a      	strh	r2, [r3, #16]
    return NULL;
 8000eae:	4770      	bx	lr
  }

  return(u8 *)&linecoding;
 8000eb0:	4800      	ldr	r0, [pc, #0]	; (8000eb4 <Virtual_Com_Port_SetLineCoding+0x20>)
}
 8000eb2:	4770      	bx	lr
 8000eb4:	20000054 	andcs	r0, r0, r4, asr r0
 8000eb8:	2000011c 	andcs	r0, r0, ip, lsl r1
 8000ebc:	20000714 	andcs	r0, r0, r4, lsl r7

08000ec0 <Virtual_Com_Port_GetStringDescriptor>:
* Return         : The address of the string descriptors.
*******************************************************************************/
u8 *Virtual_Com_Port_GetStringDescriptor(u16 Length)
{
  //TxDString("Virtual_Com_Port_GetStringDescriptor\r\n");
  u8 wValue0 = pInformation->USBwValue0;
 8000ec0:	4b05      	ldr	r3, [pc, #20]	; (8000ed8 <Virtual_Com_Port_GetStringDescriptor+0x18>)
 8000ec2:	6819      	ldr	r1, [r3, #0]
 8000ec4:	78ca      	ldrb	r2, [r1, #3]
  if (wValue0 > 4)
 8000ec6:	2a04      	cmp	r2, #4
 8000ec8:	d804      	bhi.n	8000ed4 <Virtual_Com_Port_GetStringDescriptor+0x14>
  {
    return NULL;
  }
  else
  {
    return Standard_GetDescriptorData(Length, &String_Descriptor[wValue0]);
 8000eca:	4b04      	ldr	r3, [pc, #16]	; (8000edc <Virtual_Com_Port_GetStringDescriptor+0x1c>)
 8000ecc:	eb03 01c2 	add.w	r1, r3, r2, lsl #3
 8000ed0:	f000 bf42 	b.w	8001d58 <Standard_GetDescriptorData>
  }
}
 8000ed4:	2000      	movs	r0, #0
 8000ed6:	4770      	bx	lr
 8000ed8:	20000714 	andcs	r0, r0, r4, lsl r7
 8000edc:	2000005c 	andcs	r0, r0, ip, asr r0

08000ee0 <Virtual_Com_Port_GetConfigDescriptor>:
* Return         : The address of the configuration descriptor.
*******************************************************************************/
u8 *Virtual_Com_Port_GetConfigDescriptor(u16 Length)
{
	//TxDString("Virtual_Com_Port_GetConfigDescriptor\r\n");
  return Standard_GetDescriptorData(Length, &Config_Descriptor);
 8000ee0:	4901      	ldr	r1, [pc, #4]	; (8000ee8 <Virtual_Com_Port_GetConfigDescriptor+0x8>)
 8000ee2:	f000 bf39 	b.w	8001d58 <Standard_GetDescriptorData>
 8000ee6:	bf00      	nop
 8000ee8:	2000007c 	andcs	r0, r0, ip, ror r0

08000eec <Virtual_Com_Port_GetDeviceDescriptor>:
* Return         : The address of the device descriptor.
*******************************************************************************/
u8 *Virtual_Com_Port_GetDeviceDescriptor(u16 Length)
{
	//TxDString("Virtual_Com_Port_GetDeviceDescriptor\r\n");
  return Standard_GetDescriptorData(Length, &Device_Descriptor);
 8000eec:	4901      	ldr	r1, [pc, #4]	; (8000ef4 <Virtual_Com_Port_GetDeviceDescriptor+0x8>)
 8000eee:	f000 bf33 	b.w	8001d58 <Standard_GetDescriptorData>
 8000ef2:	bf00      	nop
 8000ef4:	20000084 	andcs	r0, r0, r4, lsl #1

08000ef8 <Virtual_Com_Port_Reset>:
{
  /* Set Virtual_Com_Port DEVICE as not configured */
  pInformation->Current_Configuration = 0;

  /* Current Feature initialization */
  pInformation->Current_Feature = Virtual_Com_Port_ConfigDescriptor[7];
 8000ef8:	4a33      	ldr	r2, [pc, #204]	; (8000fc8 <Virtual_Com_Port_Reset+0xd0>)
* Return         : None.
*******************************************************************************/
void Virtual_Com_Port_Reset(void)
{
  /* Set Virtual_Com_Port DEVICE as not configured */
  pInformation->Current_Configuration = 0;
 8000efa:	4b34      	ldr	r3, [pc, #208]	; (8000fcc <Virtual_Com_Port_Reset+0xd4>)

  /* Current Feature initialization */
  pInformation->Current_Feature = Virtual_Com_Port_ConfigDescriptor[7];
 8000efc:	79d1      	ldrb	r1, [r2, #7]
* Return         : None.
*******************************************************************************/
void Virtual_Com_Port_Reset(void)
{
  /* Set Virtual_Com_Port DEVICE as not configured */
  pInformation->Current_Configuration = 0;
 8000efe:	6818      	ldr	r0, [r3, #0]
* Input          : None.
* Output         : None.
* Return         : None.
*******************************************************************************/
void Virtual_Com_Port_Reset(void)
{
 8000f00:	b510      	push	{r4, lr}
  /* Set Virtual_Com_Port DEVICE as not configured */
  pInformation->Current_Configuration = 0;
 8000f02:	2400      	movs	r4, #0

  /* Current Feature initialization */
  pInformation->Current_Feature = Virtual_Com_Port_ConfigDescriptor[7];
 8000f04:	7241      	strb	r1, [r0, #9]
* Return         : None.
*******************************************************************************/
void Virtual_Com_Port_Reset(void)
{
  /* Set Virtual_Com_Port DEVICE as not configured */
  pInformation->Current_Configuration = 0;
 8000f06:	7284      	strb	r4, [r0, #10]

  /* Current Feature initialization */
  pInformation->Current_Feature = Virtual_Com_Port_ConfigDescriptor[7];

  /* Set Virtual_Com_Port DEVICE with the default Interface*/
  pInformation->Current_Interface = 0;
 8000f08:	72c4      	strb	r4, [r0, #11]

  /* Init EP3 OUT as Bulk endpoint */
  OTG_DEV_EP_Init(EP3_OUT, OTG_DEV_EP_TYPE_BULK, VIRTUAL_COM_PORT_DATA_SIZE);  
#else 

  SetBTABLE(BTABLE_ADDRESS);
 8000f0a:	4620      	mov	r0, r4
 8000f0c:	f001 f9b6 	bl	800227c <SetBTABLE>

  /* Initialize Endpoint 0 */
  SetEPType(ENDP0, EP_CONTROL);
 8000f10:	4620      	mov	r0, r4
 8000f12:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000f16:	f001 f9b9 	bl	800228c <SetEPType>
  SetEPTxStatus(ENDP0, EP_TX_STALL);
 8000f1a:	2110      	movs	r1, #16
 8000f1c:	4620      	mov	r0, r4
 8000f1e:	f001 f9c1 	bl	80022a4 <SetEPTxStatus>
  SetEPRxAddr(ENDP0, ENDP0_RXADDR);
 8000f22:	2140      	movs	r1, #64	; 0x40
 8000f24:	4620      	mov	r0, r4
 8000f26:	f001 fa5d 	bl	80023e4 <SetEPRxAddr>
  SetEPTxAddr(ENDP0, ENDP0_TXADDR);
 8000f2a:	2180      	movs	r1, #128	; 0x80
 8000f2c:	4620      	mov	r0, r4
 8000f2e:	f001 fa49 	bl	80023c4 <SetEPTxAddr>
  Clear_Status_Out(ENDP0);
 8000f32:	4620      	mov	r0, r4
 8000f34:	f001 fa12 	bl	800235c <Clear_Status_Out>
  SetEPRxCount(ENDP0, Device_Property.MaxPacketSize);
 8000f38:	4b25      	ldr	r3, [pc, #148]	; (8000fd0 <Virtual_Com_Port_Reset+0xd8>)
 8000f3a:	4620      	mov	r0, r4
 8000f3c:	f893 1064 	ldrb.w	r1, [r3, #100]	; 0x64
 8000f40:	f001 fa8a 	bl	8002458 <SetEPRxCount>
  SetEPRxValid(ENDP0);
 8000f44:	4620      	mov	r0, r4
 8000f46:	f001 f9f8 	bl	800233a <SetEPRxValid>

  /* Initialize Endpoint 1 */
  SetEPType(ENDP1, EP_BULK);
 8000f4a:	2001      	movs	r0, #1
 8000f4c:	4621      	mov	r1, r4
 8000f4e:	f001 f99d 	bl	800228c <SetEPType>
  SetEPTxAddr(ENDP1, ENDP1_TXADDR);
 8000f52:	2001      	movs	r0, #1
 8000f54:	21c0      	movs	r1, #192	; 0xc0
 8000f56:	f001 fa35 	bl	80023c4 <SetEPTxAddr>
  SetEPTxStatus(ENDP1, EP_TX_NAK);
 8000f5a:	2001      	movs	r0, #1
 8000f5c:	2120      	movs	r1, #32
 8000f5e:	f001 f9a1 	bl	80022a4 <SetEPTxStatus>
  SetEPRxStatus(ENDP1, EP_RX_DIS);
 8000f62:	2001      	movs	r0, #1
 8000f64:	4621      	mov	r1, r4
 8000f66:	f001 f9ba 	bl	80022de <SetEPRxStatus>

  /* Initialize Endpoint 2 */
  SetEPType(ENDP2, EP_INTERRUPT);
 8000f6a:	2002      	movs	r0, #2
 8000f6c:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8000f70:	f001 f98c 	bl	800228c <SetEPType>
  SetEPTxAddr(ENDP2, ENDP2_TXADDR);
 8000f74:	2002      	movs	r0, #2
 8000f76:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000f7a:	f001 fa23 	bl	80023c4 <SetEPTxAddr>
  SetEPRxStatus(ENDP2, EP_RX_DIS);
 8000f7e:	2002      	movs	r0, #2
 8000f80:	4621      	mov	r1, r4
 8000f82:	f001 f9ac 	bl	80022de <SetEPRxStatus>
  SetEPTxStatus(ENDP2, EP_TX_NAK);
 8000f86:	2002      	movs	r0, #2
 8000f88:	2120      	movs	r1, #32
 8000f8a:	f001 f98b 	bl	80022a4 <SetEPTxStatus>

  /* Initialize Endpoint 3 */
  SetEPType(ENDP3, EP_BULK);
 8000f8e:	2003      	movs	r0, #3
 8000f90:	4621      	mov	r1, r4
 8000f92:	f001 f97b 	bl	800228c <SetEPType>
  SetEPRxAddr(ENDP3, ENDP3_RXADDR);
 8000f96:	2003      	movs	r0, #3
 8000f98:	f44f 7188 	mov.w	r1, #272	; 0x110
 8000f9c:	f001 fa22 	bl	80023e4 <SetEPRxAddr>
  SetEPRxCount(ENDP3, VIRTUAL_COM_PORT_DATA_SIZE);
 8000fa0:	2003      	movs	r0, #3
 8000fa2:	2140      	movs	r1, #64	; 0x40
 8000fa4:	f001 fa58 	bl	8002458 <SetEPRxCount>
  SetEPRxStatus(ENDP3, EP_RX_VALID);
 8000fa8:	2003      	movs	r0, #3
 8000faa:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 8000fae:	f001 f996 	bl	80022de <SetEPRxStatus>
  SetEPTxStatus(ENDP3, EP_TX_DIS);
 8000fb2:	2003      	movs	r0, #3
 8000fb4:	4621      	mov	r1, r4
 8000fb6:	f001 f975 	bl	80022a4 <SetEPTxStatus>

  /* Set this device to response on default address */
  SetDeviceAddress(0);
 8000fba:	4620      	mov	r0, r4
 8000fbc:	f001 f8e4 	bl	8002188 <SetDeviceAddress>
#endif /* STM32F10X_CL */

  bDeviceState = ATTACHED;
 8000fc0:	4a04      	ldr	r2, [pc, #16]	; (8000fd4 <Virtual_Com_Port_Reset+0xdc>)
 8000fc2:	2001      	movs	r0, #1
 8000fc4:	6010      	str	r0, [r2, #0]
 8000fc6:	bd10      	pop	{r4, pc}
 8000fc8:	080026fc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, r9, sl, sp}
 8000fcc:	20000714 	andcs	r0, r0, r4, lsl r7
 8000fd0:	20000054 	andcs	r0, r0, r4, asr r0
 8000fd4:	20000124 	andcs	r0, r0, r4, lsr #2

08000fd8 <Virtual_Com_Port_init>:
* Input          : None.
* Output         : None.
* Return         : None.
*******************************************************************************/
void Virtual_Com_Port_init(void)
{
 8000fd8:	b510      	push	{r4, lr}

  /* Update the serial number string descriptor with the data from the unique
  ID*/
  Get_SerialNum();
 8000fda:	f000 f863 	bl	80010a4 <Get_SerialNum>

  pInformation->Current_Configuration = 0;
 8000fde:	4b05      	ldr	r3, [pc, #20]	; (8000ff4 <Virtual_Com_Port_init+0x1c>)
 8000fe0:	2400      	movs	r4, #0
 8000fe2:	6818      	ldr	r0, [r3, #0]
 8000fe4:	7284      	strb	r4, [r0, #10]

  /* Connect the device */
  PowerOn();
 8000fe6:	f000 f81f 	bl	8001028 <PowerOn>

  /* Perform basic device initialization operations */
  USB_SIL_Init();
 8000fea:	f001 fa69 	bl	80024c0 <USB_SIL_Init>

  bDeviceState = UNCONNECTED;
 8000fee:	4902      	ldr	r1, [pc, #8]	; (8000ff8 <Virtual_Com_Port_init+0x20>)
 8000ff0:	600c      	str	r4, [r1, #0]
 8000ff2:	bd10      	pop	{r4, pc}
 8000ff4:	20000714 	andcs	r0, r0, r4, lsl r7
 8000ff8:	20000124 	andcs	r0, r0, r4, lsr #2

08000ffc <IntToUnicode>:
* Output         : None.
* Return         : None.
*******************************************************************************/

static void IntToUnicode (u32 value , u8 *pbuf , u8 len)
{
 8000ffc:	b510      	push	{r4, lr}
* Input          : None.
* Output         : None.
* Return         : None.
*******************************************************************************/

static void IntToUnicode (u32 value , u8 *pbuf , u8 len)
 8000ffe:	3101      	adds	r1, #1
{
  u8 idx = 0;

  for( idx = 0 ; idx < len ; idx ++)
 8001000:	2300      	movs	r3, #0
 8001002:	4293      	cmp	r3, r2
 8001004:	d00e      	beq.n	8001024 <IntToUnicode+0x28>
  {
    if( ((value >> 28)) < 0xA )
 8001006:	0f04      	lsrs	r4, r0, #28
 8001008:	2c09      	cmp	r4, #9
 800100a:	d801      	bhi.n	8001010 <IntToUnicode+0x14>
    {
      pbuf[ 2* idx] = (value >> 28) + '0';
 800100c:	3430      	adds	r4, #48	; 0x30
 800100e:	e000      	b.n	8001012 <IntToUnicode+0x16>
    }
    else
    {
      pbuf[2* idx] = (value >> 28) + 'A' - 10;
 8001010:	3437      	adds	r4, #55	; 0x37
 8001012:	f801 4c01 	strb.w	r4, [r1, #-1]

static void IntToUnicode (u32 value , u8 *pbuf , u8 len)
{
  u8 idx = 0;

  for( idx = 0 ; idx < len ; idx ++)
 8001016:	3301      	adds	r3, #1
      pbuf[2* idx] = (value >> 28) + 'A' - 10;
    }

    value = value << 4;

    pbuf[ 2* idx + 1] = 0;
 8001018:	2400      	movs	r4, #0
    else
    {
      pbuf[2* idx] = (value >> 28) + 'A' - 10;
    }

    value = value << 4;
 800101a:	0100      	lsls	r0, r0, #4

    pbuf[ 2* idx + 1] = 0;
 800101c:	f801 4b02 	strb.w	r4, [r1], #2

static void IntToUnicode (u32 value , u8 *pbuf , u8 len)
{
  u8 idx = 0;

  for( idx = 0 ; idx < len ; idx ++)
 8001020:	b2db      	uxtb	r3, r3
 8001022:	e7ee      	b.n	8001002 <IntToUnicode+0x6>

    value = value << 4;

    pbuf[ 2* idx + 1] = 0;
  }
}
 8001024:	bd10      	pop	{r4, pc}
	...

08001028 <PowerOn>:
* Input          : None.
* Output         : None.
* Return         : USB_SUCCESS.
*******************************************************************************/
RESULT PowerOn(void)
{
 8001028:	b508      	push	{r3, lr}
void USB_Cable_Config (FunctionalState NewState)
{
   if (NewState != DISABLE)
   {
	   /*TxDString("USB Pull-up Enabled\r\n");*/
 	  GPIO_ResetBits(USB_DISCONNECT_PORT, USB_DISCONNECT_PIN);
 800102a:	4809      	ldr	r0, [pc, #36]	; (8001050 <PowerOn+0x28>)
 800102c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001030:	f000 f97a 	bl	8001328 <GPIO_ResetBits>
  /*** cable plugged-in ? ***/
  USB_Cable_Config(ENABLE);

  /*** CNTR_PWDN = 0 ***/
  wRegVal = CNTR_FRES;
  _SetCNTR(wRegVal);
 8001034:	4b07      	ldr	r3, [pc, #28]	; (8001054 <PowerOn+0x2c>)

  /*** CNTR_FRES = 0 ***/
  wInterrupt_Mask = 0;
  _SetCNTR(wInterrupt_Mask);
  /*** Clear pending interrupts ***/
  _SetISTR(0);
 8001036:	4908      	ldr	r1, [pc, #32]	; (8001058 <PowerOn+0x30>)
  /*** cable plugged-in ? ***/
  USB_Cable_Config(ENABLE);

  /*** CNTR_PWDN = 0 ***/
  wRegVal = CNTR_FRES;
  _SetCNTR(wRegVal);
 8001038:	2201      	movs	r2, #1

  /*** CNTR_FRES = 0 ***/
  wInterrupt_Mask = 0;
  _SetCNTR(wInterrupt_Mask);
 800103a:	2000      	movs	r0, #0
  /*** cable plugged-in ? ***/
  USB_Cable_Config(ENABLE);

  /*** CNTR_PWDN = 0 ***/
  wRegVal = CNTR_FRES;
  _SetCNTR(wRegVal);
 800103c:	601a      	str	r2, [r3, #0]

  /*** CNTR_FRES = 0 ***/
  wInterrupt_Mask = 0;
  _SetCNTR(wInterrupt_Mask);
 800103e:	6018      	str	r0, [r3, #0]
  /*** Clear pending interrupts ***/
  _SetISTR(0);
 8001040:	6008      	str	r0, [r1, #0]
  /*** Set interrupt mask ***/
  wInterrupt_Mask = CNTR_RESETM | CNTR_SUSPM | CNTR_WKUPM | CNTR_CTRM ; //add CNTR_SOFM
 8001042:	4906      	ldr	r1, [pc, #24]	; (800105c <PowerOn+0x34>)
 8001044:	f44f 421c 	mov.w	r2, #39936	; 0x9c00
 8001048:	800a      	strh	r2, [r1, #0]
  _SetCNTR(wInterrupt_Mask);
 800104a:	601a      	str	r2, [r3, #0]
#endif /* STM32F10X_CL */

  return USB_SUCCESS;
}
 800104c:	bd08      	pop	{r3, pc}
 800104e:	bf00      	nop
 8001050:	40011000 	andmi	r1, r1, r0
 8001054:	40005c40 	andmi	r5, r0, r0, asr #24
 8001058:	40005c44 	andmi	r5, r0, r4, asr #24
 800105c:	20000718 	andcs	r0, r0, r8, lsl r7

08001060 <USB_Cable_Config>:
* Input          : None.
* Return         : Status
*******************************************************************************/
void USB_Cable_Config (FunctionalState NewState)
{
   if (NewState != DISABLE)
 8001060:	b120      	cbz	r0, 800106c <USB_Cable_Config+0xc>
   {
	   /*TxDString("USB Pull-up Enabled\r\n");*/
 	  GPIO_ResetBits(USB_DISCONNECT_PORT, USB_DISCONNECT_PIN);
 8001062:	4805      	ldr	r0, [pc, #20]	; (8001078 <USB_Cable_Config+0x18>)
 8001064:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001068:	f000 b95e 	b.w	8001328 <GPIO_ResetBits>
   }
   else
   {
	   /*TxDString("USB Pull-up Disabled\r\n");*/
 	  GPIO_SetBits(USB_DISCONNECT_PORT, USB_DISCONNECT_PIN);
 800106c:	4802      	ldr	r0, [pc, #8]	; (8001078 <USB_Cable_Config+0x18>)
 800106e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001072:	f000 b957 	b.w	8001324 <GPIO_SetBits>
 8001076:	bf00      	nop
 8001078:	40011000 	andmi	r1, r1, r0

0800107c <PowerOff>:
* Input          : None.
* Output         : None.
* Return         : USB_SUCCESS.
*******************************************************************************/
RESULT PowerOff()
{
 800107c:	b538      	push	{r3, r4, r5, lr}
#ifndef STM32F10X_CL
  /* disable all ints and force USB reset */
  _SetCNTR(CNTR_FRES);
  /* clear interrupt status register */
  _SetISTR(0);
 800107e:	4806      	ldr	r0, [pc, #24]	; (8001098 <PowerOff+0x1c>)
*******************************************************************************/
RESULT PowerOff()
{
#ifndef STM32F10X_CL
  /* disable all ints and force USB reset */
  _SetCNTR(CNTR_FRES);
 8001080:	4d06      	ldr	r5, [pc, #24]	; (800109c <PowerOff+0x20>)
  /* clear interrupt status register */
  _SetISTR(0);
 8001082:	2400      	movs	r4, #0
*******************************************************************************/
RESULT PowerOff()
{
#ifndef STM32F10X_CL
  /* disable all ints and force USB reset */
  _SetCNTR(CNTR_FRES);
 8001084:	2301      	movs	r3, #1
 8001086:	602b      	str	r3, [r5, #0]
  /* clear interrupt status register */
  _SetISTR(0);
 8001088:	6004      	str	r4, [r0, #0]
  /* Disable the Pull-Up*/
  USB_Cable_Config(DISABLE);
 800108a:	4620      	mov	r0, r4
 800108c:	f7ff ffe8 	bl	8001060 <USB_Cable_Config>
  /* switch-off device */
 _SetCNTR(CNTR_FRES + CNTR_PDWN);
 8001090:	2103      	movs	r1, #3
 8001092:	6029      	str	r1, [r5, #0]

  /* sw variables reset */
  /* ... */

  return USB_SUCCESS;
}
 8001094:	4620      	mov	r0, r4
 8001096:	bd38      	pop	{r3, r4, r5, pc}
 8001098:	40005c44 	andmi	r5, r0, r4, asr #24
 800109c:	40005c40 	andmi	r5, r0, r0, asr #24

080010a0 <UsbVcpDisconnect>:
    PowerOn();
}

void UsbVcpDisconnect(void)
{
    PowerOff();
 80010a0:	f7ff bfec 	b.w	800107c <PowerOff>

080010a4 <Get_SerialNum>:
void Get_SerialNum(void)
{
  u32 Device_Serial0, Device_Serial1, Device_Serial2;

  Device_Serial0 = *(__IO u32*)(0x1FFFF7E8);
  Device_Serial1 = *(__IO u32*)(0x1FFFF7EC);
 80010a4:	4a0a      	ldr	r2, [pc, #40]	; (80010d0 <Get_SerialNum+0x2c>)
*******************************************************************************/
void Get_SerialNum(void)
{
  u32 Device_Serial0, Device_Serial1, Device_Serial2;

  Device_Serial0 = *(__IO u32*)(0x1FFFF7E8);
 80010a6:	4b0b      	ldr	r3, [pc, #44]	; (80010d4 <Get_SerialNum+0x30>)
  Device_Serial1 = *(__IO u32*)(0x1FFFF7EC);
  Device_Serial2 = *(__IO u32*)(0x1FFFF7F0);
 80010a8:	1d11      	adds	r1, r2, #4
*******************************************************************************/
void Get_SerialNum(void)
{
  u32 Device_Serial0, Device_Serial1, Device_Serial2;

  Device_Serial0 = *(__IO u32*)(0x1FFFF7E8);
 80010aa:	6818      	ldr	r0, [r3, #0]
* Input          : None.
* Output         : None.
* Return         : None.
*******************************************************************************/
void Get_SerialNum(void)
{
 80010ac:	b510      	push	{r4, lr}
  u32 Device_Serial0, Device_Serial1, Device_Serial2;

  Device_Serial0 = *(__IO u32*)(0x1FFFF7E8);
  Device_Serial1 = *(__IO u32*)(0x1FFFF7EC);
 80010ae:	6814      	ldr	r4, [r2, #0]
  Device_Serial2 = *(__IO u32*)(0x1FFFF7F0);
 80010b0:	680b      	ldr	r3, [r1, #0]

  Device_Serial0 += Device_Serial2;

  if (Device_Serial0 != 0)
 80010b2:	1818      	adds	r0, r3, r0
 80010b4:	d00a      	beq.n	80010cc <Get_SerialNum+0x28>
  {
    IntToUnicode (Device_Serial0, &Virtual_Com_Port_StringSerial[2] , 8);
 80010b6:	2208      	movs	r2, #8
 80010b8:	4907      	ldr	r1, [pc, #28]	; (80010d8 <Get_SerialNum+0x34>)
 80010ba:	f7ff ff9f 	bl	8000ffc <IntToUnicode>
    IntToUnicode (Device_Serial1, &Virtual_Com_Port_StringSerial[18], 4);
 80010be:	4907      	ldr	r1, [pc, #28]	; (80010dc <Get_SerialNum+0x38>)
 80010c0:	4620      	mov	r0, r4
 80010c2:	2204      	movs	r2, #4
  }

}
 80010c4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  Device_Serial0 += Device_Serial2;

  if (Device_Serial0 != 0)
  {
    IntToUnicode (Device_Serial0, &Virtual_Com_Port_StringSerial[2] , 8);
    IntToUnicode (Device_Serial1, &Virtual_Com_Port_StringSerial[18], 4);
 80010c8:	f7ff bf98 	b.w	8000ffc <IntToUnicode>
 80010cc:	bd10      	pop	{r4, pc}
 80010ce:	bf00      	nop
 80010d0:	1ffff7ec 	svcne	0x00fff7ec
 80010d4:	1ffff7e8 	svcne	0x00fff7e8
 80010d8:	20000003 	andcs	r0, r0, r3
 80010dc:	20000013 	andcs	r0, r0, r3, lsl r0

080010e0 <USB_TxDByte>:
#endif



extern void USB_TxDByte(u8 dat)
{
 80010e0:	b513      	push	{r0, r1, r4, lr}
 80010e2:	ac02      	add	r4, sp, #8
 80010e4:	f804 0d01 	strb.w	r0, [r4, #-1]!
  vu32 StartTimer;
  vu32 TimeOut;
	//TxDByte(dat);
	Delay(5); //some delay is needed when data send to USB Host by sm6787@robotis.com
 80010e8:	2005      	movs	r0, #5
 80010ea:	f7ff f8ed 	bl	80002c8 <Delay>

  UserToPMABufferCopy(&dat, ENDP1_TXADDR,1);
 80010ee:	4620      	mov	r0, r4
 80010f0:	21c0      	movs	r1, #192	; 0xc0
 80010f2:	2201      	movs	r2, #1
 80010f4:	f001 f899 	bl	800222a <UserToPMABufferCopy>
	SetEPTxCount(ENDP1, 1);
 80010f8:	2001      	movs	r0, #1
 80010fa:	4601      	mov	r1, r0
 80010fc:	f001 f99e 	bl	800243c <SetEPTxCount>
	SetEPTxValid(ENDP1);
 8001100:	2001      	movs	r0, #1
 8001102:	f001 f909 	bl	8002318 <SetEPTxValid>
  
}
 8001106:	bd1c      	pop	{r2, r3, r4, pc}

08001108 <FLASH_SetLatency>:
{
  /* Check the parameters */
  assert_param(IS_FLASH_LATENCY(FLASH_Latency));
  
  /* Sets the Latency value */
  FLASH->ACR &= ACR_LATENCY_Mask;
 8001108:	4b04      	ldr	r3, [pc, #16]	; (800111c <FLASH_SetLatency+0x14>)
 800110a:	681a      	ldr	r2, [r3, #0]
 800110c:	f002 0138 	and.w	r1, r2, #56	; 0x38
 8001110:	6019      	str	r1, [r3, #0]
  FLASH->ACR |= FLASH_Latency;
 8001112:	681a      	ldr	r2, [r3, #0]
 8001114:	4310      	orrs	r0, r2
 8001116:	6018      	str	r0, [r3, #0]
 8001118:	4770      	bx	lr
 800111a:	bf00      	nop
 800111c:	40022000 	andmi	r2, r2, r0

08001120 <FLASH_PrefetchBufferCmd>:
{
  /* Check the parameters */
  assert_param(IS_FLASH_PREFETCHBUFFER_STATE(FLASH_PrefetchBuffer));
  
  /* Enable or disable the Prefetch Buffer */
  FLASH->ACR &= ACR_PRFTBE_Mask;
 8001120:	4b04      	ldr	r3, [pc, #16]	; (8001134 <FLASH_PrefetchBufferCmd+0x14>)
 8001122:	681a      	ldr	r2, [r3, #0]
 8001124:	f022 0110 	bic.w	r1, r2, #16
 8001128:	6019      	str	r1, [r3, #0]
  FLASH->ACR |= FLASH_PrefetchBuffer;
 800112a:	681a      	ldr	r2, [r3, #0]
 800112c:	4310      	orrs	r0, r2
 800112e:	6018      	str	r0, [r3, #0]
 8001130:	4770      	bx	lr
 8001132:	bf00      	nop
 8001134:	40022000 	andmi	r2, r2, r0

08001138 <FLASH_Unlock>:
* Return         : None
*******************************************************************************/
void FLASH_Unlock(void)
{
  /* Authorize the FPEC Access */
  FLASH->KEYR = FLASH_KEY1;
 8001138:	4a03      	ldr	r2, [pc, #12]	; (8001148 <FLASH_Unlock+0x10>)
 800113a:	4b04      	ldr	r3, [pc, #16]	; (800114c <FLASH_Unlock+0x14>)
  FLASH->KEYR = FLASH_KEY2;
 800113c:	f102 3088 	add.w	r0, r2, #2290649224	; 0x88888888
* Return         : None
*******************************************************************************/
void FLASH_Unlock(void)
{
  /* Authorize the FPEC Access */
  FLASH->KEYR = FLASH_KEY1;
 8001140:	605a      	str	r2, [r3, #4]
  FLASH->KEYR = FLASH_KEY2;
 8001142:	6058      	str	r0, [r3, #4]
 8001144:	4770      	bx	lr
 8001146:	bf00      	nop
 8001148:	45670123 	strbmi	r0, [r7, #-291]!	; 0x123
 800114c:	40022000 	andmi	r2, r2, r0

08001150 <FLASH_Lock>:
* Return         : None
*******************************************************************************/
void FLASH_Lock(void)
{
  /* Set the Lock Bit to lock the FPEC and the FCR */
  FLASH->CR |= CR_LOCK_Set;
 8001150:	4b02      	ldr	r3, [pc, #8]	; (800115c <FLASH_Lock+0xc>)
 8001152:	691a      	ldr	r2, [r3, #16]
 8001154:	f042 0080 	orr.w	r0, r2, #128	; 0x80
 8001158:	6118      	str	r0, [r3, #16]
 800115a:	4770      	bx	lr
 800115c:	40022000 	andmi	r2, r2, r0

08001160 <FLASH_ClearFlag>:
{
  /* Check the parameters */
  assert_param(IS_FLASH_CLEAR_FLAG(FLASH_FLAG)) ;
  
  /* Clear the flags */
  FLASH->SR = FLASH_FLAG;
 8001160:	4b01      	ldr	r3, [pc, #4]	; (8001168 <FLASH_ClearFlag+0x8>)
 8001162:	60d8      	str	r0, [r3, #12]
 8001164:	4770      	bx	lr
 8001166:	bf00      	nop
 8001168:	40022000 	andmi	r2, r2, r0

0800116c <FLASH_GetStatus>:
*******************************************************************************/
FLASH_Status FLASH_GetStatus(void)
{
  FLASH_Status flashstatus = FLASH_COMPLETE;
  
  if((FLASH->SR & FLASH_FLAG_BSY) == FLASH_FLAG_BSY) 
 800116c:	4b08      	ldr	r3, [pc, #32]	; (8001190 <FLASH_GetStatus+0x24>)
 800116e:	68da      	ldr	r2, [r3, #12]
 8001170:	07d1      	lsls	r1, r2, #31
 8001172:	d409      	bmi.n	8001188 <FLASH_GetStatus+0x1c>
  {
    flashstatus = FLASH_BUSY;
  }
  else 
  {  
    if(FLASH->SR & FLASH_FLAG_PGERR)
 8001174:	68d8      	ldr	r0, [r3, #12]
 8001176:	0742      	lsls	r2, r0, #29
 8001178:	d408      	bmi.n	800118c <FLASH_GetStatus+0x20>
    { 
      flashstatus = FLASH_ERROR_PG;
    }
    else 
    {
      if(FLASH->SR & FLASH_FLAG_WRPRTERR)
 800117a:	68d9      	ldr	r1, [r3, #12]
 800117c:	f011 0f10 	tst.w	r1, #16
      {
        flashstatus = FLASH_ERROR_WRP;
 8001180:	bf0c      	ite	eq
 8001182:	2004      	moveq	r0, #4
 8001184:	2003      	movne	r0, #3
 8001186:	4770      	bx	lr
{
  FLASH_Status flashstatus = FLASH_COMPLETE;
  
  if((FLASH->SR & FLASH_FLAG_BSY) == FLASH_FLAG_BSY) 
  {
    flashstatus = FLASH_BUSY;
 8001188:	2001      	movs	r0, #1
 800118a:	4770      	bx	lr
  }
  else 
  {  
    if(FLASH->SR & FLASH_FLAG_PGERR)
    { 
      flashstatus = FLASH_ERROR_PG;
 800118c:	2002      	movs	r0, #2
      }
    }
  }
  /* Return the Flash Status */
  return flashstatus;
}
 800118e:	4770      	bx	lr
 8001190:	40022000 	andmi	r2, r2, r0

08001194 <FLASH_WaitForLastOperation>:
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT.
*******************************************************************************/
FLASH_Status FLASH_WaitForLastOperation(u32 Timeout)
{ 
 8001194:	b513      	push	{r0, r1, r4, lr}
 8001196:	4604      	mov	r4, r0
  FLASH_Status status = FLASH_COMPLETE;
   
  /* Check for the Flash Status */
  status = FLASH_GetStatus();
 8001198:	f7ff ffe8 	bl	800116c <FLASH_GetStatus>

  /* Wait for a Flash operation to complete or a TIMEOUT to occur */
  while((status == FLASH_BUSY) && (Timeout != 0x00))
 800119c:	2801      	cmp	r0, #1
 800119e:	d10f      	bne.n	80011c0 <FLASH_WaitForLastOperation+0x2c>
 80011a0:	b164      	cbz	r4, 80011bc <FLASH_WaitForLastOperation+0x28>
* Output         : None
* Return         : None
*******************************************************************************/
static void delay(void)
{
  vu32 i = 0;
 80011a2:	2300      	movs	r3, #0
 80011a4:	9301      	str	r3, [sp, #4]

  for(i = 0xFF; i != 0; i--)
 80011a6:	22ff      	movs	r2, #255	; 0xff
 80011a8:	9201      	str	r2, [sp, #4]
 80011aa:	9801      	ldr	r0, [sp, #4]
 80011ac:	b110      	cbz	r0, 80011b4 <FLASH_WaitForLastOperation+0x20>
 80011ae:	9901      	ldr	r1, [sp, #4]
 80011b0:	1e4a      	subs	r2, r1, #1
 80011b2:	e7f9      	b.n	80011a8 <FLASH_WaitForLastOperation+0x14>

  /* Wait for a Flash operation to complete or a TIMEOUT to occur */
  while((status == FLASH_BUSY) && (Timeout != 0x00))
  {
    delay();
    status = FLASH_GetStatus();
 80011b4:	f7ff ffda 	bl	800116c <FLASH_GetStatus>
    Timeout--;
 80011b8:	3c01      	subs	r4, #1
 80011ba:	e7ef      	b.n	800119c <FLASH_WaitForLastOperation+0x8>
  }

  if(Timeout == 0x00 )
  {
    status = FLASH_TIMEOUT;
 80011bc:	2005      	movs	r0, #5
 80011be:	e002      	b.n	80011c6 <FLASH_WaitForLastOperation+0x32>
 80011c0:	2c00      	cmp	r4, #0
 80011c2:	bf08      	it	eq
 80011c4:	2005      	moveq	r0, #5
  }

  /* Return the operation status */
  return status;
}
 80011c6:	bd1c      	pop	{r2, r3, r4, pc}

080011c8 <FLASH_ProgramWord>:
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT. 
*******************************************************************************/
FLASH_Status FLASH_ProgramWord(u32 Address, u32 Data)
{
 80011c8:	b570      	push	{r4, r5, r6, lr}
 80011ca:	4605      	mov	r5, r0

  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(ProgramTimeout);
 80011cc:	200f      	movs	r0, #15
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT. 
*******************************************************************************/
FLASH_Status FLASH_ProgramWord(u32 Address, u32 Data)
{
 80011ce:	460e      	mov	r6, r1

  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(ProgramTimeout);
 80011d0:	f7ff ffe0 	bl	8001194 <FLASH_WaitForLastOperation>
  
  if(status == FLASH_COMPLETE)
 80011d4:	2804      	cmp	r0, #4
 80011d6:	d119      	bne.n	800120c <FLASH_ProgramWord+0x44>
  {
    /* if the previous operation is completed, proceed to program the new first 
    half word */
    FLASH->CR |= CR_PG_Set;
 80011d8:	4c0d      	ldr	r4, [pc, #52]	; (8001210 <FLASH_ProgramWord+0x48>)
  
    *(vu16*)Address = (u16)Data;
 80011da:	b2b1      	uxth	r1, r6
  
  if(status == FLASH_COMPLETE)
  {
    /* if the previous operation is completed, proceed to program the new first 
    half word */
    FLASH->CR |= CR_PG_Set;
 80011dc:	6923      	ldr	r3, [r4, #16]
 80011de:	f043 0001 	orr.w	r0, r3, #1
 80011e2:	6120      	str	r0, [r4, #16]
  
    *(vu16*)Address = (u16)Data;

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(ProgramTimeout);
 80011e4:	200f      	movs	r0, #15
  {
    /* if the previous operation is completed, proceed to program the new first 
    half word */
    FLASH->CR |= CR_PG_Set;
  
    *(vu16*)Address = (u16)Data;
 80011e6:	8029      	strh	r1, [r5, #0]

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(ProgramTimeout);
 80011e8:	f7ff ffd4 	bl	8001194 <FLASH_WaitForLastOperation>
 
    if(status == FLASH_COMPLETE)
 80011ec:	2804      	cmp	r0, #4
 80011ee:	d104      	bne.n	80011fa <FLASH_ProgramWord+0x32>
    {
      /* if the previous operation is completed, proceed to program the new second 
      half word */
      *(vu16*)(Address + 2) = Data >> 16;
 80011f0:	0c36      	lsrs	r6, r6, #16
 80011f2:	806e      	strh	r6, [r5, #2]
    
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
 80011f4:	200f      	movs	r0, #15
 80011f6:	f7ff ffcd 	bl	8001194 <FLASH_WaitForLastOperation>
        
      if(status != FLASH_BUSY)
 80011fa:	2801      	cmp	r0, #1
 80011fc:	d101      	bne.n	8001202 <FLASH_ProgramWord+0x3a>
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT. 
*******************************************************************************/
FLASH_Status FLASH_ProgramWord(u32 Address, u32 Data)
{
 80011fe:	2001      	movs	r0, #1
 8001200:	bd70      	pop	{r4, r5, r6, pc}
    else
    {
      if (status != FLASH_BUSY)
      {
        /* Disable the PG Bit */
        FLASH->CR &= CR_PG_Reset;
 8001202:	6922      	ldr	r2, [r4, #16]
 8001204:	f641 73fe 	movw	r3, #8190	; 0x1ffe
 8001208:	4013      	ands	r3, r2
 800120a:	6123      	str	r3, [r4, #16]
      }
     }
  }
  /* Return the Program Status */
  return status;
}
 800120c:	bd70      	pop	{r4, r5, r6, pc}
 800120e:	bf00      	nop
 8001210:	40022000 	andmi	r2, r2, r0

08001214 <FLASH_ErasePage>:
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT.
*******************************************************************************/
FLASH_Status FLASH_ErasePage(u32 Page_Address)
{
 8001214:	b538      	push	{r3, r4, r5, lr}
 8001216:	4605      	mov	r5, r0

  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Page_Address));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(EraseTimeout);
 8001218:	f640 70ff 	movw	r0, #4095	; 0xfff
 800121c:	f7ff ffba 	bl	8001194 <FLASH_WaitForLastOperation>
  
  if(status == FLASH_COMPLETE)
 8001220:	2804      	cmp	r0, #4
 8001222:	d114      	bne.n	800124e <FLASH_ErasePage+0x3a>
  { 
    /* if the previous operation is completed, proceed to erase the page */
    FLASH->CR|= CR_PER_Set;
 8001224:	4c0a      	ldr	r4, [pc, #40]	; (8001250 <FLASH_ErasePage+0x3c>)
 8001226:	6923      	ldr	r3, [r4, #16]
 8001228:	f043 0002 	orr.w	r0, r3, #2
 800122c:	6120      	str	r0, [r4, #16]
    FLASH->AR = Page_Address; 
 800122e:	6165      	str	r5, [r4, #20]
    FLASH->CR|= CR_STRT_Set;
 8001230:	6921      	ldr	r1, [r4, #16]
    
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(EraseTimeout);
 8001232:	f640 70ff 	movw	r0, #4095	; 0xfff
  if(status == FLASH_COMPLETE)
  { 
    /* if the previous operation is completed, proceed to erase the page */
    FLASH->CR|= CR_PER_Set;
    FLASH->AR = Page_Address; 
    FLASH->CR|= CR_STRT_Set;
 8001236:	f041 0240 	orr.w	r2, r1, #64	; 0x40
 800123a:	6122      	str	r2, [r4, #16]
    
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(EraseTimeout);
 800123c:	f7ff ffaa 	bl	8001194 <FLASH_WaitForLastOperation>

    if(status != FLASH_BUSY)
 8001240:	2801      	cmp	r0, #1
 8001242:	d004      	beq.n	800124e <FLASH_ErasePage+0x3a>
    {
      /* if the erase operation is completed, disable the PER Bit */
      FLASH->CR &= CR_PER_Reset;
 8001244:	6921      	ldr	r1, [r4, #16]
 8001246:	f641 73fd 	movw	r3, #8189	; 0x1ffd
 800124a:	400b      	ands	r3, r1
 800124c:	6123      	str	r3, [r4, #16]
    }
  }
  /* Return the Erase Status */
  return status;
}
 800124e:	bd38      	pop	{r3, r4, r5, pc}
 8001250:	40022000 	andmi	r2, r2, r0

08001254 <IWDG_WriteAccessCmd>:
void IWDG_WriteAccessCmd(u16 IWDG_WriteAccess)
{
  /* Check the parameters */
  assert_param(IS_IWDG_WRITE_ACCESS(IWDG_WriteAccess));

  IWDG->KR = IWDG_WriteAccess;
 8001254:	4b01      	ldr	r3, [pc, #4]	; (800125c <IWDG_WriteAccessCmd+0x8>)
 8001256:	6018      	str	r0, [r3, #0]
 8001258:	4770      	bx	lr
 800125a:	bf00      	nop
 800125c:	40003000 	andmi	r3, r0, r0

08001260 <IWDG_SetPrescaler>:
void IWDG_SetPrescaler(u8 IWDG_Prescaler)
{
  /* Check the parameters */
  assert_param(IS_IWDG_PRESCALER(IWDG_Prescaler));

  IWDG->PR = IWDG_Prescaler;
 8001260:	4b01      	ldr	r3, [pc, #4]	; (8001268 <IWDG_SetPrescaler+0x8>)
 8001262:	6058      	str	r0, [r3, #4]
 8001264:	4770      	bx	lr
 8001266:	bf00      	nop
 8001268:	40003000 	andmi	r3, r0, r0

0800126c <IWDG_SetReload>:
void IWDG_SetReload(u16 Reload)
{
  /* Check the parameters */
  assert_param(IS_IWDG_RELOAD(Reload));

  IWDG->RLR = Reload;
 800126c:	4b01      	ldr	r3, [pc, #4]	; (8001274 <IWDG_SetReload+0x8>)
 800126e:	6098      	str	r0, [r3, #8]
 8001270:	4770      	bx	lr
 8001272:	bf00      	nop
 8001274:	40003000 	andmi	r3, r0, r0

08001278 <GPIO_Init>:
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PIN(GPIO_InitStruct->GPIO_Pin));  
  
/*---------------------------- GPIO Mode Configuration -----------------------*/
  currentmode = ((u32)GPIO_InitStruct->GPIO_Mode) & ((u32)0x0F);
 8001278:	78cb      	ldrb	r3, [r1, #3]
*                    peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct)
{
 800127a:	b5f0      	push	{r4, r5, r6, r7, lr}
  assert_param(IS_GPIO_PIN(GPIO_InitStruct->GPIO_Pin));  
  
/*---------------------------- GPIO Mode Configuration -----------------------*/
  currentmode = ((u32)GPIO_InitStruct->GPIO_Mode) & ((u32)0x0F);

  if ((((u32)GPIO_InitStruct->GPIO_Mode) & ((u32)0x10)) != 0x00)
 800127c:	06da      	lsls	r2, r3, #27
  { 
    /* Check the parameters */
    assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));
    /* Output mode */
    currentmode |= (u32)GPIO_InitStruct->GPIO_Speed;
 800127e:	bf48      	it	mi
 8001280:	788a      	ldrbmi	r2, [r1, #2]
  }

/*---------------------------- GPIO CRL Configuration ------------------------*/
  /* Configure the eight low port pins */
  if (((u32)GPIO_InitStruct->GPIO_Pin & ((u32)0x00FF)) != 0x00)
 8001282:	8809      	ldrh	r1, [r1, #0]
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PIN(GPIO_InitStruct->GPIO_Pin));  
  
/*---------------------------- GPIO Mode Configuration -----------------------*/
  currentmode = ((u32)GPIO_InitStruct->GPIO_Mode) & ((u32)0x0F);
 8001284:	f003 050f 	and.w	r5, r3, #15
  if ((((u32)GPIO_InitStruct->GPIO_Mode) & ((u32)0x10)) != 0x00)
  { 
    /* Check the parameters */
    assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));
    /* Output mode */
    currentmode |= (u32)GPIO_InitStruct->GPIO_Speed;
 8001288:	bf48      	it	mi
 800128a:	4315      	orrmi	r5, r2
  }

/*---------------------------- GPIO CRL Configuration ------------------------*/
  /* Configure the eight low port pins */
  if (((u32)GPIO_InitStruct->GPIO_Pin & ((u32)0x00FF)) != 0x00)
 800128c:	f011 0fff 	tst.w	r1, #255	; 0xff
 8001290:	d01e      	beq.n	80012d0 <GPIO_Init+0x58>
  {
    tmpreg = GPIOx->CRL;
 8001292:	6804      	ldr	r4, [r0, #0]

    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 8001294:	2200      	movs	r2, #0
    {
      pos = ((u32)0x01) << pinpos;
 8001296:	2701      	movs	r7, #1
 8001298:	fa07 f702 	lsl.w	r7, r7, r2
      /* Get the port pins position */
      currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
 800129c:	ea07 0601 	and.w	r6, r7, r1

      if (currentpin == pos)
 80012a0:	42be      	cmp	r6, r7
 80012a2:	d111      	bne.n	80012c8 <GPIO_Init+0x50>
      {
        pos = pinpos << 2;
 80012a4:	0097      	lsls	r7, r2, #2
        /* Clear the corresponding low control register bits */
        pinmask = ((u32)0x0F) << pos;
 80012a6:	f04f 0c0f 	mov.w	ip, #15
 80012aa:	fa0c fc07 	lsl.w	ip, ip, r7
        tmpreg &= ~pinmask;

        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);
 80012ae:	fa05 f707 	lsl.w	r7, r5, r7
      if (currentpin == pos)
      {
        pos = pinpos << 2;
        /* Clear the corresponding low control register bits */
        pinmask = ((u32)0x0F) << pos;
        tmpreg &= ~pinmask;
 80012b2:	ea24 040c 	bic.w	r4, r4, ip

        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);

        /* Reset the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
 80012b6:	2b28      	cmp	r3, #40	; 0x28
        /* Clear the corresponding low control register bits */
        pinmask = ((u32)0x0F) << pos;
        tmpreg &= ~pinmask;

        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);
 80012b8:	ea44 0407 	orr.w	r4, r4, r7

        /* Reset the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
 80012bc:	d101      	bne.n	80012c2 <GPIO_Init+0x4a>
        {
          GPIOx->BRR = (((u32)0x01) << pinpos);
 80012be:	6146      	str	r6, [r0, #20]
 80012c0:	e002      	b.n	80012c8 <GPIO_Init+0x50>
        }
        else
        {
          /* Set the corresponding ODR bit */
          if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPU)
 80012c2:	2b48      	cmp	r3, #72	; 0x48
          {
            GPIOx->BSRR = (((u32)0x01) << pinpos);
 80012c4:	bf08      	it	eq
 80012c6:	6106      	streq	r6, [r0, #16]
  /* Configure the eight low port pins */
  if (((u32)GPIO_InitStruct->GPIO_Pin & ((u32)0x00FF)) != 0x00)
  {
    tmpreg = GPIOx->CRL;

    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 80012c8:	3201      	adds	r2, #1
 80012ca:	2a08      	cmp	r2, #8
 80012cc:	d1e3      	bne.n	8001296 <GPIO_Init+0x1e>
            GPIOx->BSRR = (((u32)0x01) << pinpos);
          }
        }
      }
    }
    GPIOx->CRL = tmpreg;
 80012ce:	6004      	str	r4, [r0, #0]
  }

/*---------------------------- GPIO CRH Configuration ------------------------*/
  /* Configure the eight high port pins */
  if (GPIO_InitStruct->GPIO_Pin > 0x00FF)
 80012d0:	29ff      	cmp	r1, #255	; 0xff
 80012d2:	d920      	bls.n	8001316 <GPIO_Init+0x9e>
  {
    tmpreg = GPIOx->CRH;
 80012d4:	6844      	ldr	r4, [r0, #4]
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 80012d6:	2200      	movs	r2, #0
*                    contains the configuration information for the specified GPIO
*                    peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct)
 80012d8:	f102 0608 	add.w	r6, r2, #8
  if (GPIO_InitStruct->GPIO_Pin > 0x00FF)
  {
    tmpreg = GPIOx->CRH;
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
    {
      pos = (((u32)0x01) << (pinpos + 0x08));
 80012dc:	2701      	movs	r7, #1
 80012de:	fa07 f706 	lsl.w	r7, r7, r6
      /* Get the port pins position */
      currentpin = ((GPIO_InitStruct->GPIO_Pin) & pos);
 80012e2:	ea07 0601 	and.w	r6, r7, r1
      if (currentpin == pos)
 80012e6:	42be      	cmp	r6, r7
 80012e8:	d111      	bne.n	800130e <GPIO_Init+0x96>
      {
        pos = pinpos << 2;
 80012ea:	0097      	lsls	r7, r2, #2
        /* Clear the corresponding high control register bits */
        pinmask = ((u32)0x0F) << pos;
 80012ec:	f04f 0c0f 	mov.w	ip, #15
 80012f0:	fa0c fc07 	lsl.w	ip, ip, r7
        tmpreg &= ~pinmask;

        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);
 80012f4:	fa05 f707 	lsl.w	r7, r5, r7
      if (currentpin == pos)
      {
        pos = pinpos << 2;
        /* Clear the corresponding high control register bits */
        pinmask = ((u32)0x0F) << pos;
        tmpreg &= ~pinmask;
 80012f8:	ea24 040c 	bic.w	r4, r4, ip

        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);

        /* Reset the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
 80012fc:	2b28      	cmp	r3, #40	; 0x28
        /* Clear the corresponding high control register bits */
        pinmask = ((u32)0x0F) << pos;
        tmpreg &= ~pinmask;

        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);
 80012fe:	ea44 0407 	orr.w	r4, r4, r7

        /* Reset the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
 8001302:	d101      	bne.n	8001308 <GPIO_Init+0x90>
        {
          GPIOx->BRR = (((u32)0x01) << (pinpos + 0x08));
 8001304:	6146      	str	r6, [r0, #20]
 8001306:	e002      	b.n	800130e <GPIO_Init+0x96>
        }
        /* Set the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPU)
 8001308:	2b48      	cmp	r3, #72	; 0x48
        {
          GPIOx->BSRR = (((u32)0x01) << (pinpos + 0x08));
 800130a:	bf08      	it	eq
 800130c:	6106      	streq	r6, [r0, #16]
/*---------------------------- GPIO CRH Configuration ------------------------*/
  /* Configure the eight high port pins */
  if (GPIO_InitStruct->GPIO_Pin > 0x00FF)
  {
    tmpreg = GPIOx->CRH;
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 800130e:	3201      	adds	r2, #1
 8001310:	2a08      	cmp	r2, #8
 8001312:	d1e1      	bne.n	80012d8 <GPIO_Init+0x60>
        {
          GPIOx->BSRR = (((u32)0x01) << (pinpos + 0x08));
        }
      }
    }
    GPIOx->CRH = tmpreg;
 8001314:	6044      	str	r4, [r0, #4]
 8001316:	bdf0      	pop	{r4, r5, r6, r7, pc}

08001318 <GPIO_ReadInputDataBit>:
  
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GET_GPIO_PIN(GPIO_Pin)); 
  
  if ((GPIOx->IDR & GPIO_Pin) != (u32)Bit_RESET)
 8001318:	6883      	ldr	r3, [r0, #8]
 800131a:	4219      	tst	r1, r3
  else
  {
    bitstatus = (u8)Bit_RESET;
  }
  return bitstatus;
}
 800131c:	bf0c      	ite	eq
 800131e:	2000      	moveq	r0, #0
 8001320:	2001      	movne	r0, #1
 8001322:	4770      	bx	lr

08001324 <GPIO_SetBits>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  
  GPIOx->BSRR = GPIO_Pin;
 8001324:	6101      	str	r1, [r0, #16]
 8001326:	4770      	bx	lr

08001328 <GPIO_ResetBits>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  
  GPIOx->BRR = GPIO_Pin;
 8001328:	6141      	str	r1, [r0, #20]
 800132a:	4770      	bx	lr

0800132c <GPIO_PinRemapConfig>:
*                    This parameter can be: ENABLE or DISABLE.
* Output         : None
* Return         : None
*******************************************************************************/
void GPIO_PinRemapConfig(u32 GPIO_Remap, FunctionalState NewState)
{
 800132c:	b530      	push	{r4, r5, lr}

  /* Check the parameters */
  assert_param(IS_GPIO_REMAP(GPIO_Remap));
  assert_param(IS_FUNCTIONAL_STATE(NewState));  
  
  tmpreg = AFIO->MAPR;
 800132e:	4a14      	ldr	r2, [pc, #80]	; (8001380 <GPIO_PinRemapConfig+0x54>)

  tmpmask = (GPIO_Remap & DBGAFR_POSITION_MASK) >> 0x10;
  tmp = GPIO_Remap & LSB_MASK;

  if ((GPIO_Remap & (DBGAFR_LOCATION_MASK | DBGAFR_NUMBITS_MASK)) == (DBGAFR_LOCATION_MASK | DBGAFR_NUMBITS_MASK))
 8001330:	f400 1540 	and.w	r5, r0, #3145728	; 0x300000
 8001334:	f5b5 1f40 	cmp.w	r5, #3145728	; 0x300000

  /* Check the parameters */
  assert_param(IS_GPIO_REMAP(GPIO_Remap));
  assert_param(IS_FUNCTIONAL_STATE(NewState));  
  
  tmpreg = AFIO->MAPR;
 8001338:	6853      	ldr	r3, [r2, #4]

  tmpmask = (GPIO_Remap & DBGAFR_POSITION_MASK) >> 0x10;
  tmp = GPIO_Remap & LSB_MASK;
 800133a:	b284      	uxth	r4, r0

  if ((GPIO_Remap & (DBGAFR_LOCATION_MASK | DBGAFR_NUMBITS_MASK)) == (DBGAFR_LOCATION_MASK | DBGAFR_NUMBITS_MASK))
 800133c:	d106      	bne.n	800134c <GPIO_PinRemapConfig+0x20>
  {
    tmpreg &= DBGAFR_SWJCFG_MASK;
    AFIO->MAPR &= DBGAFR_SWJCFG_MASK;
 800133e:	6855      	ldr	r5, [r2, #4]
  tmpmask = (GPIO_Remap & DBGAFR_POSITION_MASK) >> 0x10;
  tmp = GPIO_Remap & LSB_MASK;

  if ((GPIO_Remap & (DBGAFR_LOCATION_MASK | DBGAFR_NUMBITS_MASK)) == (DBGAFR_LOCATION_MASK | DBGAFR_NUMBITS_MASK))
  {
    tmpreg &= DBGAFR_SWJCFG_MASK;
 8001340:	f023 6370 	bic.w	r3, r3, #251658240	; 0xf000000
    AFIO->MAPR &= DBGAFR_SWJCFG_MASK;
 8001344:	f025 6570 	bic.w	r5, r5, #251658240	; 0xf000000
 8001348:	6055      	str	r5, [r2, #4]
 800134a:	e00f      	b.n	800136c <GPIO_PinRemapConfig+0x40>
  }
  else if ((GPIO_Remap & DBGAFR_NUMBITS_MASK) == DBGAFR_NUMBITS_MASK)
 800134c:	02c2      	lsls	r2, r0, #11
 800134e:	d505      	bpl.n	800135c <GPIO_PinRemapConfig+0x30>
  assert_param(IS_GPIO_REMAP(GPIO_Remap));
  assert_param(IS_FUNCTIONAL_STATE(NewState));  
  
  tmpreg = AFIO->MAPR;

  tmpmask = (GPIO_Remap & DBGAFR_POSITION_MASK) >> 0x10;
 8001350:	f3c0 4203 	ubfx	r2, r0, #16, #4
    tmpreg &= DBGAFR_SWJCFG_MASK;
    AFIO->MAPR &= DBGAFR_SWJCFG_MASK;
  }
  else if ((GPIO_Remap & DBGAFR_NUMBITS_MASK) == DBGAFR_NUMBITS_MASK)
  {
    tmp1 = ((u32)0x03) << tmpmask;
 8001354:	2503      	movs	r5, #3
 8001356:	fa05 f202 	lsl.w	r2, r5, r2
 800135a:	e003      	b.n	8001364 <GPIO_PinRemapConfig+0x38>
    tmpreg &= ~tmp1;
    tmpreg |= ~DBGAFR_SWJCFG_MASK;
  }
  else
  {
    tmpreg &= ~(tmp << ((GPIO_Remap >> 0x15)*0x10));
 800135c:	0d42      	lsrs	r2, r0, #21
 800135e:	0112      	lsls	r2, r2, #4
 8001360:	fa04 f202 	lsl.w	r2, r4, r2
 8001364:	ea23 0302 	bic.w	r3, r3, r2
    tmpreg |= ~DBGAFR_SWJCFG_MASK;
 8001368:	f043 6370 	orr.w	r3, r3, #251658240	; 0xf000000
  }

  if (NewState != DISABLE)
 800136c:	b121      	cbz	r1, 8001378 <GPIO_PinRemapConfig+0x4c>
  {
    tmpreg |= (tmp << ((GPIO_Remap >> 0x15)*0x10));
 800136e:	0d40      	lsrs	r0, r0, #21
 8001370:	0101      	lsls	r1, r0, #4
 8001372:	fa04 f401 	lsl.w	r4, r4, r1
 8001376:	4323      	orrs	r3, r4
  }

  AFIO->MAPR = tmpreg;
 8001378:	4a01      	ldr	r2, [pc, #4]	; (8001380 <GPIO_PinRemapConfig+0x54>)
 800137a:	6053      	str	r3, [r2, #4]
 800137c:	bd30      	pop	{r4, r5, pc}
 800137e:	bf00      	nop
 8001380:	40010000 	andmi	r0, r1, r0

08001384 <NVIC_PriorityGroupConfig>:
{
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(NVIC_PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to NVIC_PriorityGroup value */
  SCB->AIRCR = AIRCR_VECTKEY_MASK | NVIC_PriorityGroup;
 8001384:	f040 60bf 	orr.w	r0, r0, #100139008	; 0x5f80000
 8001388:	4b02      	ldr	r3, [pc, #8]	; (8001394 <NVIC_PriorityGroupConfig+0x10>)
 800138a:	f440 3100 	orr.w	r1, r0, #131072	; 0x20000
 800138e:	60d9      	str	r1, [r3, #12]
 8001390:	4770      	bx	lr
 8001392:	bf00      	nop
 8001394:	e000ed00 	and	lr, r0, r0, lsl #26

08001398 <NVIC_Init>:
  assert_param(IS_FUNCTIONAL_STATE(NVIC_InitStruct->NVIC_IRQChannelCmd));
  assert_param(IS_NVIC_IRQ_CHANNEL(NVIC_InitStruct->NVIC_IRQChannel));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority));  
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
 8001398:	78c3      	ldrb	r3, [r0, #3]
*                    specified NVIC peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void NVIC_Init(NVIC_InitTypeDef* NVIC_InitStruct)
{
 800139a:	b570      	push	{r4, r5, r6, lr}
  assert_param(IS_FUNCTIONAL_STATE(NVIC_InitStruct->NVIC_IRQChannelCmd));
  assert_param(IS_NVIC_IRQ_CHANNEL(NVIC_InitStruct->NVIC_IRQChannel));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority));  
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
 800139c:	b373      	cbz	r3, 80013fc <NVIC_Init+0x64>
  {
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - (SCB->AIRCR & (u32)0x700))>> 0x08;
 800139e:	4c1d      	ldr	r4, [pc, #116]	; (8001414 <NVIC_Init+0x7c>)
    tmppre = (0x4 - tmppriority);
    tmpsub = tmpsub >> tmppriority;
    
    tmppriority = (u32)NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
 80013a0:	7843      	ldrb	r3, [r0, #1]
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
  {
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - (SCB->AIRCR & (u32)0x700))>> 0x08;
 80013a2:	68e5      	ldr	r5, [r4, #12]
 80013a4:	43ee      	mvns	r6, r5
 80013a6:	f3c6 2102 	ubfx	r1, r6, #8, #3
    tmppre = (0x4 - tmppriority);
    tmpsub = tmpsub >> tmppriority;
 80013aa:	250f      	movs	r5, #15
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
  {
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - (SCB->AIRCR & (u32)0x700))>> 0x08;
    tmppre = (0x4 - tmppriority);
 80013ac:	f1c1 0204 	rsb	r2, r1, #4
    tmpsub = tmpsub >> tmppriority;
 80013b0:	fa25 f501 	lsr.w	r5, r5, r1
    
    tmppriority = (u32)NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
 80013b4:	fa03 f402 	lsl.w	r4, r3, r2
    tmppriority |=  NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub;
 80013b8:	7886      	ldrb	r6, [r0, #2]

    tmppriority = tmppriority << 0x04;
    tmppriority = ((u32)tmppriority) << ((NVIC_InitStruct->NVIC_IRQChannel & (u8)0x03) * 0x08);
 80013ba:	7801      	ldrb	r1, [r0, #0]
    tmppriority = (0x700 - (SCB->AIRCR & (u32)0x700))>> 0x08;
    tmppre = (0x4 - tmppriority);
    tmpsub = tmpsub >> tmppriority;
    
    tmppriority = (u32)NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
    tmppriority |=  NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub;
 80013bc:	4035      	ands	r5, r6

    tmppriority = tmppriority << 0x04;
    tmppriority = ((u32)tmppriority) << ((NVIC_InitStruct->NVIC_IRQChannel & (u8)0x03) * 0x08);
 80013be:	f001 0203 	and.w	r2, r1, #3
    tmppriority = (0x700 - (SCB->AIRCR & (u32)0x700))>> 0x08;
    tmppre = (0x4 - tmppriority);
    tmpsub = tmpsub >> tmppriority;
    
    tmppriority = (u32)NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
    tmppriority |=  NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub;
 80013c2:	4325      	orrs	r5, r4

    tmppriority = tmppriority << 0x04;
 80013c4:	012d      	lsls	r5, r5, #4
    tmppriority = ((u32)tmppriority) << ((NVIC_InitStruct->NVIC_IRQChannel & (u8)0x03) * 0x08);
 80013c6:	00d4      	lsls	r4, r2, #3
    
    tmpreg = NVIC->IPR[(NVIC_InitStruct->NVIC_IRQChannel >> 0x02)];
 80013c8:	088a      	lsrs	r2, r1, #2
    tmpmask = (u32)0xFF << ((NVIC_InitStruct->NVIC_IRQChannel & (u8)0x03) * 0x08);
 80013ca:	21ff      	movs	r1, #255	; 0xff
    
    tmppriority = (u32)NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
    tmppriority |=  NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub;

    tmppriority = tmppriority << 0x04;
    tmppriority = ((u32)tmppriority) << ((NVIC_InitStruct->NVIC_IRQChannel & (u8)0x03) * 0x08);
 80013cc:	fa05 f504 	lsl.w	r5, r5, r4
    
    tmpreg = NVIC->IPR[(NVIC_InitStruct->NVIC_IRQChannel >> 0x02)];
    tmpmask = (u32)0xFF << ((NVIC_InitStruct->NVIC_IRQChannel & (u8)0x03) * 0x08);
 80013d0:	fa01 f104 	lsl.w	r1, r1, r4
    tmppriority |=  NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub;

    tmppriority = tmppriority << 0x04;
    tmppriority = ((u32)tmppriority) << ((NVIC_InitStruct->NVIC_IRQChannel & (u8)0x03) * 0x08);
    
    tmpreg = NVIC->IPR[(NVIC_InitStruct->NVIC_IRQChannel >> 0x02)];
 80013d4:	4b10      	ldr	r3, [pc, #64]	; (8001418 <NVIC_Init+0x80>)
 80013d6:	32c0      	adds	r2, #192	; 0xc0
 80013d8:	f853 6022 	ldr.w	r6, [r3, r2, lsl #2]
    tmpmask = (u32)0xFF << ((NVIC_InitStruct->NVIC_IRQChannel & (u8)0x03) * 0x08);
    tmpreg &= ~tmpmask;
 80013dc:	ea26 0401 	bic.w	r4, r6, r1
    tmppriority &= tmpmask;  
 80013e0:	4029      	ands	r1, r5
    tmpreg |= tmppriority;
 80013e2:	4321      	orrs	r1, r4

    NVIC->IPR[(NVIC_InitStruct->NVIC_IRQChannel >> 0x02)] = tmpreg;
 80013e4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    
    /* Enable the Selected IRQ Channels --------------------------------------*/
    NVIC->ISER[(NVIC_InitStruct->NVIC_IRQChannel >> 0x05)] =
 80013e8:	7800      	ldrb	r0, [r0, #0]
 80013ea:	0941      	lsrs	r1, r0, #5
      (u32)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (u8)0x1F);
 80013ec:	f000 021f 	and.w	r2, r0, #31
 80013f0:	2001      	movs	r0, #1
 80013f2:	fa00 f202 	lsl.w	r2, r0, r2
    tmpreg |= tmppriority;

    NVIC->IPR[(NVIC_InitStruct->NVIC_IRQChannel >> 0x02)] = tmpreg;
    
    /* Enable the Selected IRQ Channels --------------------------------------*/
    NVIC->ISER[(NVIC_InitStruct->NVIC_IRQChannel >> 0x05)] =
 80013f6:	f843 2021 	str.w	r2, [r3, r1, lsl #2]
 80013fa:	bd70      	pop	{r4, r5, r6, pc}
      (u32)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (u8)0x1F);
  }
  else
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[(NVIC_InitStruct->NVIC_IRQChannel >> 0x05)] =
 80013fc:	7800      	ldrb	r0, [r0, #0]
      (u32)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (u8)0x1F);
 80013fe:	2201      	movs	r2, #1
 8001400:	f000 031f 	and.w	r3, r0, #31
      (u32)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (u8)0x1F);
  }
  else
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[(NVIC_InitStruct->NVIC_IRQChannel >> 0x05)] =
 8001404:	0941      	lsrs	r1, r0, #5
      (u32)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (u8)0x1F);
 8001406:	fa02 f003 	lsl.w	r0, r2, r3
      (u32)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (u8)0x1F);
  }
  else
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[(NVIC_InitStruct->NVIC_IRQChannel >> 0x05)] =
 800140a:	4b03      	ldr	r3, [pc, #12]	; (8001418 <NVIC_Init+0x80>)
 800140c:	3120      	adds	r1, #32
 800140e:	f843 0021 	str.w	r0, [r3, r1, lsl #2]
 8001412:	bd70      	pop	{r4, r5, r6, pc}
 8001414:	e000ed00 	and	lr, r0, r0, lsl #26
 8001418:	e000e100 	and	lr, r0, r0, lsl #2

0800141c <NVIC_SetVectorTable>:
{ 
  /* Check the parameters */
  assert_param(IS_NVIC_VECTTAB(NVIC_VectTab));
  assert_param(IS_NVIC_OFFSET(Offset));  
   
  SCB->VTOR = NVIC_VectTab | (Offset & (u32)0x1FFFFF80);
 800141c:	f021 4160 	bic.w	r1, r1, #3758096384	; 0xe0000000
 8001420:	f021 027f 	bic.w	r2, r1, #127	; 0x7f
 8001424:	4b01      	ldr	r3, [pc, #4]	; (800142c <NVIC_SetVectorTable+0x10>)
 8001426:	4310      	orrs	r0, r2
 8001428:	6098      	str	r0, [r3, #8]
 800142a:	4770      	bx	lr
 800142c:	e000ed00 	and	lr, r0, r0, lsl #26

08001430 <NVIC_GenerateSystemReset>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void NVIC_GenerateSystemReset(void)
{
 8001430:	b508      	push	{r3, lr}
  SCB->AIRCR = AIRCR_VECTKEY_MASK | (u32)0x04;
 8001432:	4a03      	ldr	r2, [pc, #12]	; (8001440 <NVIC_GenerateSystemReset+0x10>)
 8001434:	4b03      	ldr	r3, [pc, #12]	; (8001444 <NVIC_GenerateSystemReset+0x14>)
 8001436:	60da      	str	r2, [r3, #12]
  __DSB();                                                                             /* Ensure completion of memory access */
 8001438:	f7fe fe85 	bl	8000146 <__DSB>
 800143c:	e7fe      	b.n	800143c <NVIC_GenerateSystemReset+0xc>
 800143e:	bf00      	nop
 8001440:	05fa0004 	ldrbeq	r0, [sl, #4]!
 8001444:	e000ed00 	and	lr, r0, r0, lsl #26

08001448 <RCC_DeInit>:
* Return         : None
*******************************************************************************/
void RCC_DeInit(void)
{
  /* Set HSION bit */
  RCC->CR |= (u32)0x00000001;
 8001448:	4b0c      	ldr	r3, [pc, #48]	; (800147c <RCC_DeInit+0x34>)
 800144a:	681a      	ldr	r2, [r3, #0]
 800144c:	f042 0001 	orr.w	r0, r2, #1
 8001450:	6018      	str	r0, [r3, #0]

  /* Reset SW[1:0], HPRE[3:0], PPRE1[2:0], PPRE2[2:0], ADCPRE[1:0] and MCO[2:0] bits */
  RCC->CFGR &= (u32)0xF8FF0000;
 8001452:	6859      	ldr	r1, [r3, #4]
 8001454:	4a0a      	ldr	r2, [pc, #40]	; (8001480 <RCC_DeInit+0x38>)
 8001456:	400a      	ands	r2, r1
 8001458:	605a      	str	r2, [r3, #4]
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (u32)0xFEF6FFFF;
 800145a:	6818      	ldr	r0, [r3, #0]
 800145c:	f020 7184 	bic.w	r1, r0, #17301504	; 0x1080000
 8001460:	f421 3280 	bic.w	r2, r1, #65536	; 0x10000
 8001464:	601a      	str	r2, [r3, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= (u32)0xFFFBFFFF;
 8001466:	6818      	ldr	r0, [r3, #0]
 8001468:	f420 2180 	bic.w	r1, r0, #262144	; 0x40000
 800146c:	6019      	str	r1, [r3, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL[3:0] and USBPRE bits */
  RCC->CFGR &= (u32)0xFF80FFFF;
 800146e:	685a      	ldr	r2, [r3, #4]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8001470:	2100      	movs	r1, #0

  /* Reset HSEBYP bit */
  RCC->CR &= (u32)0xFFFBFFFF;

  /* Reset PLLSRC, PLLXTPRE, PLLMUL[3:0] and USBPRE bits */
  RCC->CFGR &= (u32)0xFF80FFFF;
 8001472:	f422 00fe 	bic.w	r0, r2, #8323072	; 0x7f0000
 8001476:	6058      	str	r0, [r3, #4]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8001478:	6099      	str	r1, [r3, #8]
 800147a:	4770      	bx	lr
 800147c:	40021000 	andmi	r1, r2, r0
 8001480:	f8ff0000 			; <UNDEFINED> instruction: 0xf8ff0000

08001484 <RCC_HSEConfig>:
  /* Check the parameters */
  assert_param(IS_RCC_HSE(RCC_HSE));

  /* Reset HSEON and HSEBYP bits before configuring the HSE ------------------*/
  /* Reset HSEON bit */
  RCC->CR &= CR_HSEON_Reset;
 8001484:	4b0b      	ldr	r3, [pc, #44]	; (80014b4 <RCC_HSEConfig+0x30>)

  /* Reset HSEBYP bit */
  RCC->CR &= CR_HSEBYP_Reset;

  /* Configure HSE (RCC_HSE_OFF is already covered by the code section above) */
  switch(RCC_HSE)
 8001486:	f5b0 3f80 	cmp.w	r0, #65536	; 0x10000
  /* Check the parameters */
  assert_param(IS_RCC_HSE(RCC_HSE));

  /* Reset HSEON and HSEBYP bits before configuring the HSE ------------------*/
  /* Reset HSEON bit */
  RCC->CR &= CR_HSEON_Reset;
 800148a:	681a      	ldr	r2, [r3, #0]
 800148c:	f422 3180 	bic.w	r1, r2, #65536	; 0x10000
 8001490:	6019      	str	r1, [r3, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= CR_HSEBYP_Reset;
 8001492:	681a      	ldr	r2, [r3, #0]
 8001494:	f422 2180 	bic.w	r1, r2, #262144	; 0x40000
 8001498:	6019      	str	r1, [r3, #0]

  /* Configure HSE (RCC_HSE_OFF is already covered by the code section above) */
  switch(RCC_HSE)
 800149a:	d006      	beq.n	80014aa <RCC_HSEConfig+0x26>
 800149c:	f5b0 2f80 	cmp.w	r0, #262144	; 0x40000
 80014a0:	d107      	bne.n	80014b2 <RCC_HSEConfig+0x2e>
      RCC->CR |= CR_HSEON_Set;
      break;
      
    case RCC_HSE_Bypass:
      /* Set HSEBYP and HSEON bits */
      RCC->CR |= CR_HSEBYP_Set | CR_HSEON_Set;
 80014a2:	6818      	ldr	r0, [r3, #0]
 80014a4:	f440 22a0 	orr.w	r2, r0, #327680	; 0x50000
 80014a8:	e002      	b.n	80014b0 <RCC_HSEConfig+0x2c>
  /* Configure HSE (RCC_HSE_OFF is already covered by the code section above) */
  switch(RCC_HSE)
  {
    case RCC_HSE_ON:
      /* Set HSEON bit */
      RCC->CR |= CR_HSEON_Set;
 80014aa:	6819      	ldr	r1, [r3, #0]
 80014ac:	f441 3280 	orr.w	r2, r1, #65536	; 0x10000
      break;
      
    case RCC_HSE_Bypass:
      /* Set HSEBYP and HSEON bits */
      RCC->CR |= CR_HSEBYP_Set | CR_HSEON_Set;
 80014b0:	601a      	str	r2, [r3, #0]
 80014b2:	4770      	bx	lr
 80014b4:	40021000 	andmi	r1, r2, r0

080014b8 <RCC_PLLConfig>:

  /* Check the parameters */
  assert_param(IS_RCC_PLL_SOURCE(RCC_PLLSource));
  assert_param(IS_RCC_PLL_MUL(RCC_PLLMul));

  tmpreg = RCC->CFGR;
 80014b8:	4b03      	ldr	r3, [pc, #12]	; (80014c8 <RCC_PLLConfig+0x10>)
 80014ba:	685a      	ldr	r2, [r3, #4]

  /* Clear PLLSRC, PLLXTPRE and PLLMUL[3:0] bits */
  tmpreg &= CFGR_PLL_Mask;
 80014bc:	f422 127c 	bic.w	r2, r2, #4128768	; 0x3f0000

  /* Set the PLL configuration bits */
  tmpreg |= RCC_PLLSource | RCC_PLLMul;
 80014c0:	4310      	orrs	r0, r2
 80014c2:	4301      	orrs	r1, r0

  /* Store the new value */
  RCC->CFGR = tmpreg;
 80014c4:	6059      	str	r1, [r3, #4]
 80014c6:	4770      	bx	lr
 80014c8:	40021000 	andmi	r1, r2, r0

080014cc <RCC_PLLCmd>:
void RCC_PLLCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(vu32 *) CR_PLLON_BB = (u32)NewState;
 80014cc:	4b01      	ldr	r3, [pc, #4]	; (80014d4 <RCC_PLLCmd+0x8>)
 80014ce:	6018      	str	r0, [r3, #0]
 80014d0:	4770      	bx	lr
 80014d2:	bf00      	nop
 80014d4:	42420060 	submi	r0, r2, #96	; 0x60

080014d8 <RCC_SYSCLKConfig>:
  u32 tmpreg = 0;

  /* Check the parameters */
  assert_param(IS_RCC_SYSCLK_SOURCE(RCC_SYSCLKSource));

  tmpreg = RCC->CFGR;
 80014d8:	4b03      	ldr	r3, [pc, #12]	; (80014e8 <RCC_SYSCLKConfig+0x10>)
 80014da:	685a      	ldr	r2, [r3, #4]

  /* Clear SW[1:0] bits */
  tmpreg &= CFGR_SW_Mask;
 80014dc:	f022 0103 	bic.w	r1, r2, #3

  /* Set SW[1:0] bits according to RCC_SYSCLKSource value */
  tmpreg |= RCC_SYSCLKSource;
 80014e0:	4308      	orrs	r0, r1

  /* Store the new value */
  RCC->CFGR = tmpreg;
 80014e2:	6058      	str	r0, [r3, #4]
 80014e4:	4770      	bx	lr
 80014e6:	bf00      	nop
 80014e8:	40021000 	andmi	r1, r2, r0

080014ec <RCC_GetSYSCLKSource>:
*                       - 0x04: HSE used as system clock
*                       - 0x08: PLL used as system clock
*******************************************************************************/
u8 RCC_GetSYSCLKSource(void)
{
  return ((u8)(RCC->CFGR & CFGR_SWS_Mask));
 80014ec:	4b02      	ldr	r3, [pc, #8]	; (80014f8 <RCC_GetSYSCLKSource+0xc>)
 80014ee:	6858      	ldr	r0, [r3, #4]
}
 80014f0:	f000 000c 	and.w	r0, r0, #12
 80014f4:	4770      	bx	lr
 80014f6:	bf00      	nop
 80014f8:	40021000 	andmi	r1, r2, r0

080014fc <RCC_HCLKConfig>:
  u32 tmpreg = 0;

  /* Check the parameters */
  assert_param(IS_RCC_HCLK(RCC_SYSCLK));

  tmpreg = RCC->CFGR;
 80014fc:	4b03      	ldr	r3, [pc, #12]	; (800150c <RCC_HCLKConfig+0x10>)
 80014fe:	685a      	ldr	r2, [r3, #4]

  /* Clear HPRE[3:0] bits */
  tmpreg &= CFGR_HPRE_Reset_Mask;
 8001500:	f022 01f0 	bic.w	r1, r2, #240	; 0xf0

  /* Set HPRE[3:0] bits according to RCC_SYSCLK value */
  tmpreg |= RCC_SYSCLK;
 8001504:	4308      	orrs	r0, r1

  /* Store the new value */
  RCC->CFGR = tmpreg;
 8001506:	6058      	str	r0, [r3, #4]
 8001508:	4770      	bx	lr
 800150a:	bf00      	nop
 800150c:	40021000 	andmi	r1, r2, r0

08001510 <RCC_PCLK1Config>:
  u32 tmpreg = 0;

  /* Check the parameters */
  assert_param(IS_RCC_PCLK(RCC_HCLK));

  tmpreg = RCC->CFGR;
 8001510:	4b03      	ldr	r3, [pc, #12]	; (8001520 <RCC_PCLK1Config+0x10>)
 8001512:	685a      	ldr	r2, [r3, #4]

  /* Clear PPRE1[2:0] bits */
  tmpreg &= CFGR_PPRE1_Reset_Mask;
 8001514:	f422 61e0 	bic.w	r1, r2, #1792	; 0x700

  /* Set PPRE1[2:0] bits according to RCC_HCLK value */
  tmpreg |= RCC_HCLK;
 8001518:	4308      	orrs	r0, r1

  /* Store the new value */
  RCC->CFGR = tmpreg;
 800151a:	6058      	str	r0, [r3, #4]
 800151c:	4770      	bx	lr
 800151e:	bf00      	nop
 8001520:	40021000 	andmi	r1, r2, r0

08001524 <RCC_PCLK2Config>:
  u32 tmpreg = 0;

  /* Check the parameters */
  assert_param(IS_RCC_PCLK(RCC_HCLK));

  tmpreg = RCC->CFGR;
 8001524:	4b03      	ldr	r3, [pc, #12]	; (8001534 <RCC_PCLK2Config+0x10>)
 8001526:	685a      	ldr	r2, [r3, #4]

  /* Clear PPRE2[2:0] bits */
  tmpreg &= CFGR_PPRE2_Reset_Mask;
 8001528:	f422 5160 	bic.w	r1, r2, #14336	; 0x3800

  /* Set PPRE2[2:0] bits according to RCC_HCLK value */
  tmpreg |= RCC_HCLK << 3;
 800152c:	ea41 00c0 	orr.w	r0, r1, r0, lsl #3

  /* Store the new value */
  RCC->CFGR = tmpreg;
 8001530:	6058      	str	r0, [r3, #4]
 8001532:	4770      	bx	lr
 8001534:	40021000 	andmi	r1, r2, r0

08001538 <RCC_USBCLKConfig>:
void RCC_USBCLKConfig(u32 RCC_USBCLKSource)
{
  /* Check the parameters */
  assert_param(IS_RCC_USBCLK_SOURCE(RCC_USBCLKSource));

  *(vu32 *) CFGR_USBPRE_BB = RCC_USBCLKSource;
 8001538:	4b01      	ldr	r3, [pc, #4]	; (8001540 <RCC_USBCLKConfig+0x8>)
 800153a:	6018      	str	r0, [r3, #0]
 800153c:	4770      	bx	lr
 800153e:	bf00      	nop
 8001540:	424200d8 	submi	r0, r2, #216	; 0xd8

08001544 <RCC_GetClocksFreq>:
void RCC_GetClocksFreq(RCC_ClocksTypeDef* RCC_Clocks)
{
  u32 tmp = 0, pllmull = 0, pllsource = 0, presc = 0;

  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & CFGR_SWS_Mask;
 8001544:	4b1d      	ldr	r3, [pc, #116]	; (80015bc <RCC_GetClocksFreq+0x78>)
*                    will hold the clocks frequencies.
* Output         : None
* Return         : None
*******************************************************************************/
void RCC_GetClocksFreq(RCC_ClocksTypeDef* RCC_Clocks)
{
 8001546:	b510      	push	{r4, lr}
  u32 tmp = 0, pllmull = 0, pllsource = 0, presc = 0;

  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & CFGR_SWS_Mask;
 8001548:	685a      	ldr	r2, [r3, #4]
 800154a:	f002 010c 	and.w	r1, r2, #12

  switch (tmp)
 800154e:	2904      	cmp	r1, #4
 8001550:	d001      	beq.n	8001556 <RCC_GetClocksFreq+0x12>
 8001552:	2908      	cmp	r1, #8
 8001554:	d002      	beq.n	800155c <RCC_GetClocksFreq+0x18>
    case 0x00:  /* HSI used as system clock */
      RCC_Clocks->SYSCLK_Frequency = HSI_Value;
      break;

    case 0x04:  /* HSE used as system clock */
      RCC_Clocks->SYSCLK_Frequency = HSE_Value;
 8001556:	4c1a      	ldr	r4, [pc, #104]	; (80015c0 <RCC_GetClocksFreq+0x7c>)
 8001558:	6004      	str	r4, [r0, #0]
      break;
 800155a:	e00e      	b.n	800157a <RCC_GetClocksFreq+0x36>

    case 0x08:  /* PLL used as system clock */
      /* Get PLL clock source and multiplication factor ----------------------*/
      pllmull = RCC->CFGR & CFGR_PLLMull_Mask;
 800155c:	685c      	ldr	r4, [r3, #4]
      pllmull = ( pllmull >> 18) + 2;

      pllsource = RCC->CFGR & CFGR_PLLSRC_Mask;
 800155e:	6859      	ldr	r1, [r3, #4]
      break;

    case 0x08:  /* PLL used as system clock */
      /* Get PLL clock source and multiplication factor ----------------------*/
      pllmull = RCC->CFGR & CFGR_PLLMull_Mask;
      pllmull = ( pllmull >> 18) + 2;
 8001560:	f3c4 4283 	ubfx	r2, r4, #18, #4
 8001564:	1c94      	adds	r4, r2, #2

      pllsource = RCC->CFGR & CFGR_PLLSRC_Mask;

      if (pllsource == 0x00)
 8001566:	03c9      	lsls	r1, r1, #15
 8001568:	d502      	bpl.n	8001570 <RCC_GetClocksFreq+0x2c>
        RCC_Clocks->SYSCLK_Frequency = (HSI_Value >> 1) * pllmull;
      }
      else
      {/* HSE selected as PLL clock entry */

        if ((RCC->CFGR & CFGR_PLLXTPRE_Mask) != (u32)RESET)
 800156a:	685b      	ldr	r3, [r3, #4]
 800156c:	039b      	lsls	r3, r3, #14
 800156e:	d501      	bpl.n	8001574 <RCC_GetClocksFreq+0x30>
        {/* HSE oscillator clock divided by 2 */

          RCC_Clocks->SYSCLK_Frequency = (HSE_Value >> 1) * pllmull;
 8001570:	4a14      	ldr	r2, [pc, #80]	; (80015c4 <RCC_GetClocksFreq+0x80>)
 8001572:	e000      	b.n	8001576 <RCC_GetClocksFreq+0x32>
        }
        else
        {
          RCC_Clocks->SYSCLK_Frequency = HSE_Value * pllmull;
 8001574:	4a12      	ldr	r2, [pc, #72]	; (80015c0 <RCC_GetClocksFreq+0x7c>)
 8001576:	4354      	muls	r4, r2
 8001578:	6004      	str	r4, [r0, #0]
      break;
  }

  /* Compute HCLK, PCLK1, PCLK2 and ADCCLK clocks frequencies ----------------*/
  /* Get HCLK prescaler */
  tmp = RCC->CFGR & CFGR_HPRE_Set_Mask;
 800157a:	4a10      	ldr	r2, [pc, #64]	; (80015bc <RCC_GetClocksFreq+0x78>)
  tmp = tmp >> 4;
  presc = APBAHBPrescTable[tmp];
 800157c:	4b12      	ldr	r3, [pc, #72]	; (80015c8 <RCC_GetClocksFreq+0x84>)
      break;
  }

  /* Compute HCLK, PCLK1, PCLK2 and ADCCLK clocks frequencies ----------------*/
  /* Get HCLK prescaler */
  tmp = RCC->CFGR & CFGR_HPRE_Set_Mask;
 800157e:	6851      	ldr	r1, [r2, #4]
  tmp = tmp >> 4;
 8001580:	f3c1 1403 	ubfx	r4, r1, #4, #4
  presc = APBAHBPrescTable[tmp];

  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency = RCC_Clocks->SYSCLK_Frequency >> presc;
 8001584:	5d1c      	ldrb	r4, [r3, r4]
 8001586:	6801      	ldr	r1, [r0, #0]
 8001588:	fa21 f104 	lsr.w	r1, r1, r4
 800158c:	6041      	str	r1, [r0, #4]

  /* Get PCLK1 prescaler */
  tmp = RCC->CFGR & CFGR_PPRE1_Set_Mask;
 800158e:	6854      	ldr	r4, [r2, #4]
  tmp = tmp >> 8;
 8001590:	f3c4 2402 	ubfx	r4, r4, #8, #3
  presc = APBAHBPrescTable[tmp];

  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 8001594:	5d1c      	ldrb	r4, [r3, r4]
 8001596:	fa21 f404 	lsr.w	r4, r1, r4
 800159a:	6084      	str	r4, [r0, #8]

  /* Get PCLK2 prescaler */
  tmp = RCC->CFGR & CFGR_PPRE2_Set_Mask;
 800159c:	6854      	ldr	r4, [r2, #4]
  tmp = tmp >> 11;
 800159e:	f3c4 24c2 	ubfx	r4, r4, #11, #3
  presc = APBAHBPrescTable[tmp];

  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 80015a2:	5d1c      	ldrb	r4, [r3, r4]
 80015a4:	fa21 f104 	lsr.w	r1, r1, r4
 80015a8:	60c1      	str	r1, [r0, #12]

  /* Get ADCCLK prescaler */
  tmp = RCC->CFGR & CFGR_ADCPRE_Set_Mask;
 80015aa:	6852      	ldr	r2, [r2, #4]
  tmp = tmp >> 14;
 80015ac:	f3c2 3281 	ubfx	r2, r2, #14, #2
  presc = ADCPrescTable[tmp];
 80015b0:	189b      	adds	r3, r3, r2
 80015b2:	7c1a      	ldrb	r2, [r3, #16]

  /* ADCCLK clock frequency */
  RCC_Clocks->ADCCLK_Frequency = RCC_Clocks->PCLK2_Frequency / presc;
 80015b4:	fbb1 f1f2 	udiv	r1, r1, r2
 80015b8:	6101      	str	r1, [r0, #16]
 80015ba:	bd10      	pop	{r4, pc}
 80015bc:	40021000 	andmi	r1, r2, r0
 80015c0:	007a1200 	rsbseq	r1, sl, r0, lsl #4
 80015c4:	003d0900 	eorseq	r0, sp, r0, lsl #18
 80015c8:	08002751 	stmdaeq	r0, {r0, r4, r6, r8, r9, sl, sp}

080015cc <RCC_APB2PeriphClockCmd>:
*                    This parameter can be: ENABLE or DISABLE.
* Output         : None
* Return         : None
*******************************************************************************/
void RCC_APB2PeriphClockCmd(u32 RCC_APB2Periph, FunctionalState NewState)
{
 80015cc:	4b04      	ldr	r3, [pc, #16]	; (80015e0 <RCC_APB2PeriphClockCmd+0x14>)
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    RCC->APB2ENR |= RCC_APB2Periph;
 80015ce:	699a      	ldr	r2, [r3, #24]
{
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 80015d0:	b109      	cbz	r1, 80015d6 <RCC_APB2PeriphClockCmd+0xa>
  {
    RCC->APB2ENR |= RCC_APB2Periph;
 80015d2:	4310      	orrs	r0, r2
 80015d4:	e001      	b.n	80015da <RCC_APB2PeriphClockCmd+0xe>
  }
  else
  {
    RCC->APB2ENR &= ~RCC_APB2Periph;
 80015d6:	ea22 0000 	bic.w	r0, r2, r0
 80015da:	6198      	str	r0, [r3, #24]
 80015dc:	4770      	bx	lr
 80015de:	bf00      	nop
 80015e0:	40021000 	andmi	r1, r2, r0

080015e4 <RCC_APB1PeriphClockCmd>:
*                    This parameter can be: ENABLE or DISABLE.
* Output         : None
* Return         : None
*******************************************************************************/
void RCC_APB1PeriphClockCmd(u32 RCC_APB1Periph, FunctionalState NewState)
{
 80015e4:	4b04      	ldr	r3, [pc, #16]	; (80015f8 <RCC_APB1PeriphClockCmd+0x14>)
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    RCC->APB1ENR |= RCC_APB1Periph;
 80015e6:	69da      	ldr	r2, [r3, #28]
{
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 80015e8:	b109      	cbz	r1, 80015ee <RCC_APB1PeriphClockCmd+0xa>
  {
    RCC->APB1ENR |= RCC_APB1Periph;
 80015ea:	4310      	orrs	r0, r2
 80015ec:	e001      	b.n	80015f2 <RCC_APB1PeriphClockCmd+0xe>
  }
  else
  {
    RCC->APB1ENR &= ~RCC_APB1Periph;
 80015ee:	ea22 0000 	bic.w	r0, r2, r0
 80015f2:	61d8      	str	r0, [r3, #28]
 80015f4:	4770      	bx	lr
 80015f6:	bf00      	nop
 80015f8:	40021000 	andmi	r1, r2, r0

080015fc <RCC_APB2PeriphResetCmd>:
*                    This parameter can be: ENABLE or DISABLE.
* Output         : None
* Return         : None
*******************************************************************************/
void RCC_APB2PeriphResetCmd(u32 RCC_APB2Periph, FunctionalState NewState)
{
 80015fc:	4b04      	ldr	r3, [pc, #16]	; (8001610 <RCC_APB2PeriphResetCmd+0x14>)
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    RCC->APB2RSTR |= RCC_APB2Periph;
 80015fe:	68da      	ldr	r2, [r3, #12]
{
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8001600:	b109      	cbz	r1, 8001606 <RCC_APB2PeriphResetCmd+0xa>
  {
    RCC->APB2RSTR |= RCC_APB2Periph;
 8001602:	4310      	orrs	r0, r2
 8001604:	e001      	b.n	800160a <RCC_APB2PeriphResetCmd+0xe>
  }
  else
  {
    RCC->APB2RSTR &= ~RCC_APB2Periph;
 8001606:	ea22 0000 	bic.w	r0, r2, r0
 800160a:	60d8      	str	r0, [r3, #12]
 800160c:	4770      	bx	lr
 800160e:	bf00      	nop
 8001610:	40021000 	andmi	r1, r2, r0

08001614 <RCC_APB1PeriphResetCmd>:
*                    This parameter can be: ENABLE or DISABLE.
* Output         : None
* Return         : None
*******************************************************************************/
void RCC_APB1PeriphResetCmd(u32 RCC_APB1Periph, FunctionalState NewState)
{
 8001614:	4b04      	ldr	r3, [pc, #16]	; (8001628 <RCC_APB1PeriphResetCmd+0x14>)
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    RCC->APB1RSTR |= RCC_APB1Periph;
 8001616:	691a      	ldr	r2, [r3, #16]
{
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8001618:	b109      	cbz	r1, 800161e <RCC_APB1PeriphResetCmd+0xa>
  {
    RCC->APB1RSTR |= RCC_APB1Periph;
 800161a:	4310      	orrs	r0, r2
 800161c:	e001      	b.n	8001622 <RCC_APB1PeriphResetCmd+0xe>
  }
  else
  {
    RCC->APB1RSTR &= ~RCC_APB1Periph;
 800161e:	ea22 0000 	bic.w	r0, r2, r0
 8001622:	6118      	str	r0, [r3, #16]
 8001624:	4770      	bx	lr
 8001626:	bf00      	nop
 8001628:	40021000 	andmi	r1, r2, r0

0800162c <RCC_GetFlagStatus>:

  /* Check the parameters */
  assert_param(IS_RCC_FLAG(RCC_FLAG));

  /* Get the RCC register index */
  tmp = RCC_FLAG >> 5;
 800162c:	0943      	lsrs	r3, r0, #5

  if (tmp == 1)               /* The flag to check is in CR register */
 800162e:	2b01      	cmp	r3, #1
 8001630:	4a07      	ldr	r2, [pc, #28]	; (8001650 <RCC_GetFlagStatus+0x24>)
 8001632:	d101      	bne.n	8001638 <RCC_GetFlagStatus+0xc>
  {
    statusreg = RCC->CR;
 8001634:	6813      	ldr	r3, [r2, #0]
 8001636:	e003      	b.n	8001640 <RCC_GetFlagStatus+0x14>
  }
  else if (tmp == 2)          /* The flag to check is in BDCR register */
 8001638:	2b02      	cmp	r3, #2
  {
    statusreg = RCC->BDCR;
 800163a:	bf0c      	ite	eq
 800163c:	6a13      	ldreq	r3, [r2, #32]
  }
  else                       /* The flag to check is in CSR register */
  {
    statusreg = RCC->CSR;
 800163e:	6a53      	ldrne	r3, [r2, #36]	; 0x24
  }

  /* Get the flag position */
  tmp = RCC_FLAG & FLAG_Mask;

  if ((statusreg & ((u32)1 << tmp)) != (u32)RESET)
 8001640:	f000 001f 	and.w	r0, r0, #31
 8001644:	fa23 f100 	lsr.w	r1, r3, r0
    bitstatus = RESET;
  }

  /* Return the flag status */
  return bitstatus;
}
 8001648:	f001 0001 	and.w	r0, r1, #1
 800164c:	4770      	bx	lr
 800164e:	bf00      	nop
 8001650:	40021000 	andmi	r1, r2, r0

08001654 <RCC_WaitForHSEStartUp>:
* Return         : An ErrorStatus enumuration value:
*                         - SUCCESS: HSE oscillator is stable and ready to use
*                         - ERROR: HSE oscillator not yet ready
*******************************************************************************/
ErrorStatus RCC_WaitForHSEStartUp(void)
{
 8001654:	b507      	push	{r0, r1, r2, lr}
  vu32 StartUpCounter = 0;
 8001656:	2300      	movs	r3, #0
 8001658:	9301      	str	r3, [sp, #4]
  FlagStatus HSEStatus = RESET;
  
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC_GetFlagStatus(RCC_FLAG_HSERDY);
 800165a:	2031      	movs	r0, #49	; 0x31
 800165c:	f7ff ffe6 	bl	800162c <RCC_GetFlagStatus>
    StartUpCounter++;  
 8001660:	9901      	ldr	r1, [sp, #4]
 8001662:	1c4a      	adds	r2, r1, #1
 8001664:	9201      	str	r2, [sp, #4]
  } while((HSEStatus == RESET) && (StartUpCounter != HSEStartUp_TimeOut));
 8001666:	b918      	cbnz	r0, 8001670 <RCC_WaitForHSEStartUp+0x1c>
 8001668:	9801      	ldr	r0, [sp, #4]
 800166a:	f5b0 6fa0 	cmp.w	r0, #1280	; 0x500
 800166e:	d1f4      	bne.n	800165a <RCC_WaitForHSEStartUp+0x6>


  if (RCC_GetFlagStatus(RCC_FLAG_HSERDY) != RESET)
 8001670:	2031      	movs	r0, #49	; 0x31
 8001672:	f7ff ffdb 	bl	800162c <RCC_GetFlagStatus>
  {
    status = ERROR;
  }  

  return (status);
}
 8001676:	3000      	adds	r0, #0
 8001678:	bf18      	it	ne
 800167a:	2001      	movne	r0, #1
 800167c:	bd0e      	pop	{r1, r2, r3, pc}
	...

08001680 <RCC_ClearFlag>:
* Return         : None
*******************************************************************************/
void RCC_ClearFlag(void)
{
  /* Set RMVF bit to clear the reset flags */
  RCC->CSR |= CSR_RMVF_Set;
 8001680:	4b02      	ldr	r3, [pc, #8]	; (800168c <RCC_ClearFlag+0xc>)
 8001682:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001684:	f042 7080 	orr.w	r0, r2, #16777216	; 0x1000000
 8001688:	6258      	str	r0, [r3, #36]	; 0x24
 800168a:	4770      	bx	lr
 800168c:	40021000 	andmi	r1, r2, r0

08001690 <TIM_TimeBaseInit>:
  assert_param(IS_TIM_123458_PERIPH(TIMx)); 
  assert_param(IS_TIM_COUNTER_MODE(TIM_TimeBaseInitStruct->TIM_CounterMode));
  assert_param(IS_TIM_CKD_DIV(TIM_TimeBaseInitStruct->TIM_ClockDivision));

  /* Select the Counter Mode and set the clock division */
  TIMx->CR1 &= CR1_CKD_Mask & CR1_CounterMode_Mask;
 8001690:	8803      	ldrh	r3, [r0, #0]
 8001692:	f003 028f 	and.w	r2, r3, #143	; 0x8f
 8001696:	8002      	strh	r2, [r0, #0]
  TIMx->CR1 |= (u32)TIM_TimeBaseInitStruct->TIM_ClockDivision |
 8001698:	8803      	ldrh	r3, [r0, #0]
 800169a:	88ca      	ldrh	r2, [r1, #6]
 800169c:	b29b      	uxth	r3, r3
 800169e:	4313      	orrs	r3, r2
 80016a0:	884a      	ldrh	r2, [r1, #2]
 80016a2:	4313      	orrs	r3, r2
 80016a4:	b29b      	uxth	r3, r3
 80016a6:	8003      	strh	r3, [r0, #0]
                TIM_TimeBaseInitStruct->TIM_CounterMode;
  /* Set the Autoreload value */
  TIMx->ARR = TIM_TimeBaseInitStruct->TIM_Period ;
 80016a8:	888a      	ldrh	r2, [r1, #4]

  /* Set the Prescaler value */
  TIMx->PSC = TIM_TimeBaseInitStruct->TIM_Prescaler;
 80016aa:	880b      	ldrh	r3, [r1, #0]
  /* Select the Counter Mode and set the clock division */
  TIMx->CR1 &= CR1_CKD_Mask & CR1_CounterMode_Mask;
  TIMx->CR1 |= (u32)TIM_TimeBaseInitStruct->TIM_ClockDivision |
                TIM_TimeBaseInitStruct->TIM_CounterMode;
  /* Set the Autoreload value */
  TIMx->ARR = TIM_TimeBaseInitStruct->TIM_Period ;
 80016ac:	8582      	strh	r2, [r0, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = TIM_TimeBaseInitStruct->TIM_Prescaler;
 80016ae:	8503      	strh	r3, [r0, #40]	; 0x28

  /* Generate an update event to reload the Prescaler value immediatly */
  TIMx->EGR = TIM_PSCReloadMode_Immediate;
    
  if (((*(u32*)&TIMx) == TIM1_BASE) || ((*(u32*)&TIMx) == TIM8_BASE))  
 80016b0:	4b05      	ldr	r3, [pc, #20]	; (80016c8 <TIM_TimeBaseInit+0x38>)

  /* Set the Prescaler value */
  TIMx->PSC = TIM_TimeBaseInitStruct->TIM_Prescaler;

  /* Generate an update event to reload the Prescaler value immediatly */
  TIMx->EGR = TIM_PSCReloadMode_Immediate;
 80016b2:	2201      	movs	r2, #1
    
  if (((*(u32*)&TIMx) == TIM1_BASE) || ((*(u32*)&TIMx) == TIM8_BASE))  
 80016b4:	4298      	cmp	r0, r3

  /* Set the Prescaler value */
  TIMx->PSC = TIM_TimeBaseInitStruct->TIM_Prescaler;

  /* Generate an update event to reload the Prescaler value immediatly */
  TIMx->EGR = TIM_PSCReloadMode_Immediate;
 80016b6:	8282      	strh	r2, [r0, #20]
    
  if (((*(u32*)&TIMx) == TIM1_BASE) || ((*(u32*)&TIMx) == TIM8_BASE))  
 80016b8:	d003      	beq.n	80016c2 <TIM_TimeBaseInit+0x32>
 80016ba:	f503 6200 	add.w	r2, r3, #2048	; 0x800
 80016be:	4290      	cmp	r0, r2
 80016c0:	d101      	bne.n	80016c6 <TIM_TimeBaseInit+0x36>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = TIM_TimeBaseInitStruct->TIM_RepetitionCounter;
 80016c2:	7a09      	ldrb	r1, [r1, #8]
 80016c4:	8601      	strh	r1, [r0, #48]	; 0x30
 80016c6:	4770      	bx	lr
 80016c8:	40012c00 	andmi	r2, r1, r0, lsl #24

080016cc <TIM_Cmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
  {
    /* Enable the TIM Counter */
    TIMx->CR1 |= CR1_CEN_Set;
 80016cc:	8803      	ldrh	r3, [r0, #0]
{
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 80016ce:	b119      	cbz	r1, 80016d8 <TIM_Cmd+0xc>
  {
    /* Enable the TIM Counter */
    TIMx->CR1 |= CR1_CEN_Set;
 80016d0:	b299      	uxth	r1, r3
 80016d2:	f041 0301 	orr.w	r3, r1, #1
 80016d6:	e003      	b.n	80016e0 <TIM_Cmd+0x14>
  }
  else
  {
    /* Disable the TIM Counter */
    TIMx->CR1 &= CR1_CEN_Reset;
 80016d8:	f023 0101 	bic.w	r1, r3, #1
 80016dc:	058a      	lsls	r2, r1, #22
 80016de:	0d93      	lsrs	r3, r2, #22
 80016e0:	8003      	strh	r3, [r0, #0]
 80016e2:	4770      	bx	lr

080016e4 <TIM_ITConfig>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
  {
    /* Enable the Interrupt sources */
    TIMx->DIER |= TIM_IT;
 80016e4:	8983      	ldrh	r3, [r0, #12]
 80016e6:	b29b      	uxth	r3, r3
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_IT(TIM_IT));
  assert_param(IS_TIM_PERIPH_IT((TIMx), (TIM_IT)));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 80016e8:	b10a      	cbz	r2, 80016ee <TIM_ITConfig+0xa>
  {
    /* Enable the Interrupt sources */
    TIMx->DIER |= TIM_IT;
 80016ea:	4319      	orrs	r1, r3
 80016ec:	e001      	b.n	80016f2 <TIM_ITConfig+0xe>
  }
  else
  {
    /* Disable the Interrupt sources */
    TIMx->DIER &= (u16)~TIM_IT;
 80016ee:	ea23 0101 	bic.w	r1, r3, r1
 80016f2:	8181      	strh	r1, [r0, #12]
 80016f4:	4770      	bx	lr

080016f6 <TIM_PrescalerConfig>:
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_PRESCALER_RELOAD(TIM_PSCReloadMode));

  /* Set the Prescaler value */
  TIMx->PSC = Prescaler;
 80016f6:	8501      	strh	r1, [r0, #40]	; 0x28

  /* Set or reset the UG Bit */
  TIMx->EGR = TIM_PSCReloadMode;
 80016f8:	8282      	strh	r2, [r0, #20]
 80016fa:	4770      	bx	lr

080016fc <TIM_ClearFlag>:
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_CLEAR_FLAG(TIMx, TIM_FLAG));
   
  /* Clear the flags */
  TIMx->SR = (u16)~TIM_FLAG;
 80016fc:	43c9      	mvns	r1, r1
 80016fe:	b28a      	uxth	r2, r1
 8001700:	8202      	strh	r2, [r0, #16]
 8001702:	4770      	bx	lr

08001704 <TIM_ClearITPendingBit>:
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_PERIPH_IT(TIMx, TIM_IT));

  /* Clear the IT pending Bit */
  TIMx->SR = (u16)~TIM_IT;
 8001704:	43c9      	mvns	r1, r1
 8001706:	b28a      	uxth	r2, r1
 8001708:	8202      	strh	r2, [r0, #16]
 800170a:	4770      	bx	lr

0800170c <SysTick_SetReload>:
void SysTick_SetReload(u32 Reload)
{
  /* Check the parameters */
  assert_param(IS_SYSTICK_RELOAD(Reload));

  SysTick->LOAD = Reload;
 800170c:	4b01      	ldr	r3, [pc, #4]	; (8001714 <SysTick_SetReload+0x8>)
 800170e:	6058      	str	r0, [r3, #4]
 8001710:	4770      	bx	lr
 8001712:	bf00      	nop
 8001714:	e000e010 	and	lr, r0, r0, lsl r0

08001718 <SysTick_CounterCmd>:
void SysTick_CounterCmd(u32 SysTick_Counter)
{
  /* Check the parameters */
  assert_param(IS_SYSTICK_COUNTER(SysTick_Counter));

  if (SysTick_Counter == SysTick_Counter_Enable)
 8001718:	2801      	cmp	r0, #1
 800171a:	4b08      	ldr	r3, [pc, #32]	; (800173c <SysTick_CounterCmd+0x24>)
 800171c:	d103      	bne.n	8001726 <SysTick_CounterCmd+0xe>
  {
    SysTick->CTRL |= SysTick_Counter_Enable;
 800171e:	681a      	ldr	r2, [r3, #0]
 8001720:	f042 0101 	orr.w	r1, r2, #1
 8001724:	e004      	b.n	8001730 <SysTick_CounterCmd+0x18>
  }
  else if (SysTick_Counter == SysTick_Counter_Disable) 
 8001726:	3002      	adds	r0, #2
 8001728:	d104      	bne.n	8001734 <SysTick_CounterCmd+0x1c>
  {
    SysTick->CTRL &= SysTick_Counter_Disable;
 800172a:	6818      	ldr	r0, [r3, #0]
 800172c:	f020 0101 	bic.w	r1, r0, #1
 8001730:	6019      	str	r1, [r3, #0]
 8001732:	4770      	bx	lr
  }
  else /* SysTick_Counter == SysTick_Counter_Clear */
  {
    SysTick->VAL = SysTick_Counter_Clear;
 8001734:	2200      	movs	r2, #0
 8001736:	609a      	str	r2, [r3, #8]
 8001738:	4770      	bx	lr
 800173a:	bf00      	nop
 800173c:	e000e010 	and	lr, r0, r0, lsl r0

08001740 <SysTick_ITConfig>:
*                    This parameter can be: ENABLE or DISABLE.
* Output         : None
* Return         : None
*******************************************************************************/
void SysTick_ITConfig(FunctionalState NewState)
{
 8001740:	4b04      	ldr	r3, [pc, #16]	; (8001754 <SysTick_ITConfig+0x14>)
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    SysTick->CTRL |= CTRL_TICKINT_Set;
 8001742:	681a      	ldr	r2, [r3, #0]
void SysTick_ITConfig(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8001744:	b110      	cbz	r0, 800174c <SysTick_ITConfig+0xc>
  {
    SysTick->CTRL |= CTRL_TICKINT_Set;
 8001746:	f042 0002 	orr.w	r0, r2, #2
 800174a:	e001      	b.n	8001750 <SysTick_ITConfig+0x10>
  }
  else
  {
    SysTick->CTRL &= CTRL_TICKINT_Reset;
 800174c:	f022 0002 	bic.w	r0, r2, #2
 8001750:	6018      	str	r0, [r3, #0]
 8001752:	4770      	bx	lr
 8001754:	e000e010 	and	lr, r0, r0, lsl r0

08001758 <USART_DeInit>:
*                     - USART1, USART2, USART3, UART4 or UART5.
* Output         : None
* Return         : None
*******************************************************************************/
void USART_DeInit(USART_TypeDef* USARTx)
{
 8001758:	b508      	push	{r3, lr}
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));

  switch (*(u32*)&USARTx)
 800175a:	4b22      	ldr	r3, [pc, #136]	; (80017e4 <USART_DeInit+0x8c>)
 800175c:	4298      	cmp	r0, r3
 800175e:	d02b      	beq.n	80017b8 <USART_DeInit+0x60>
 8001760:	d80f      	bhi.n	8001782 <USART_DeInit+0x2a>
 8001762:	f5a3 6100 	sub.w	r1, r3, #2048	; 0x800
 8001766:	4288      	cmp	r0, r1
 8001768:	d01e      	beq.n	80017a8 <USART_DeInit+0x50>
 800176a:	f501 6280 	add.w	r2, r1, #1024	; 0x400
 800176e:	4290      	cmp	r0, r2
 8001770:	d136      	bne.n	80017e0 <USART_DeInit+0x88>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART2, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART2, DISABLE);
      break;

    case USART3_BASE:
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART3, ENABLE);
 8001772:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 8001776:	2101      	movs	r1, #1
 8001778:	f7ff ff4c 	bl	8001614 <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART3, DISABLE);
 800177c:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 8001780:	e029      	b.n	80017d6 <USART_DeInit+0x7e>
void USART_DeInit(USART_TypeDef* USARTx)
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));

  switch (*(u32*)&USARTx)
 8001782:	4b19      	ldr	r3, [pc, #100]	; (80017e8 <USART_DeInit+0x90>)
 8001784:	4298      	cmp	r0, r3
 8001786:	d01f      	beq.n	80017c8 <USART_DeInit+0x70>
 8001788:	f503 4168 	add.w	r1, r3, #59392	; 0xe800
 800178c:	4288      	cmp	r0, r1
 800178e:	d127      	bne.n	80017e0 <USART_DeInit+0x88>
  {
    case USART1_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_USART1, ENABLE);
 8001790:	2101      	movs	r1, #1
 8001792:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8001796:	f7ff ff31 	bl	80015fc <RCC_APB2PeriphResetCmd>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_USART1, DISABLE);
 800179a:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 800179e:	2100      	movs	r1, #0
      break;            

    default:
      break;
  }
}
 80017a0:	e8bd 4008 	ldmia.w	sp!, {r3, lr}

  switch (*(u32*)&USARTx)
  {
    case USART1_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_USART1, ENABLE);
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_USART1, DISABLE);
 80017a4:	f7ff bf2a 	b.w	80015fc <RCC_APB2PeriphResetCmd>
      break;

    case USART2_BASE:
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART2, ENABLE);
 80017a8:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 80017ac:	2101      	movs	r1, #1
 80017ae:	f7ff ff31 	bl	8001614 <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART2, DISABLE);
 80017b2:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 80017b6:	e00e      	b.n	80017d6 <USART_DeInit+0x7e>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART3, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART3, DISABLE);
      break;
    
    case UART4_BASE:
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART4, ENABLE);
 80017b8:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 80017bc:	2101      	movs	r1, #1
 80017be:	f7ff ff29 	bl	8001614 <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART4, DISABLE);
 80017c2:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 80017c6:	e006      	b.n	80017d6 <USART_DeInit+0x7e>
      break;
    
    case UART5_BASE:
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART5, ENABLE);
 80017c8:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80017cc:	2101      	movs	r1, #1
 80017ce:	f7ff ff21 	bl	8001614 <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART5, DISABLE);
 80017d2:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80017d6:	2100      	movs	r1, #0
      break;            

    default:
      break;
  }
}
 80017d8:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART4, DISABLE);
      break;
    
    case UART5_BASE:
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART5, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART5, DISABLE);
 80017dc:	f7ff bf1a 	b.w	8001614 <RCC_APB1PeriphResetCmd>
 80017e0:	bd08      	pop	{r3, pc}
 80017e2:	bf00      	nop
 80017e4:	40004c00 	andmi	r4, r0, r0, lsl #24
 80017e8:	40005000 	andmi	r5, r0, r0

080017ec <USART_Init>:
  assert_param(IS_USART_PERIPH_HFC(USARTx, USART_InitStruct->USART_HardwareFlowControl));
  
  usartxbase = (*(u32*)&USARTx);

/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
 80017ec:	8a03      	ldrh	r3, [r0, #16]
*                    specified USART peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void USART_Init(USART_TypeDef* USARTx, USART_InitTypeDef* USART_InitStruct)
{
 80017ee:	b530      	push	{r4, r5, lr}
 80017f0:	460d      	mov	r5, r1
 80017f2:	4604      	mov	r4, r0
  /* Clear STOP[13:12] bits */
  tmpreg &= CR2_STOP_CLEAR_Mask;

  /* Configure the USART Stop Bits, Clock, CPOL, CPHA and LastBit ------------*/
  /* Set STOP[13:12] bits according to USART_StopBits value */
  tmpreg |= (u32)USART_InitStruct->USART_StopBits;
 80017f4:	88ea      	ldrh	r2, [r5, #6]
  assert_param(IS_USART_PERIPH_HFC(USARTx, USART_InitStruct->USART_HardwareFlowControl));
  
  usartxbase = (*(u32*)&USARTx);

/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
 80017f6:	b298      	uxth	r0, r3
  /* Clear STOP[13:12] bits */
  tmpreg &= CR2_STOP_CLEAR_Mask;
 80017f8:	f420 5140 	bic.w	r1, r0, #12288	; 0x3000

  /* Configure the USART Stop Bits, Clock, CPOL, CPHA and LastBit ------------*/
  /* Set STOP[13:12] bits according to USART_StopBits value */
  tmpreg |= (u32)USART_InitStruct->USART_StopBits;
 80017fc:	4311      	orrs	r1, r2
  
  /* Write to USART CR2 */
  USARTx->CR2 = (u16)tmpreg;
 80017fe:	8221      	strh	r1, [r4, #16]

/*---------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = USARTx->CR1;
 8001800:	89a3      	ldrh	r3, [r4, #12]

  /* Configure the USART Word Length, Parity and mode ----------------------- */
  /* Set the M bits according to USART_WordLength value */
  /* Set PCE and PS bits according to USART_Parity value */
  /* Set TE and RE bits according to USART_Mode value */
  tmpreg |= (u32)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 8001802:	8928      	ldrh	r0, [r5, #8]
 8001804:	88a9      	ldrh	r1, [r5, #4]
  USARTx->CR2 = (u16)tmpreg;

/*---------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = USARTx->CR1;
  /* Clear M, PCE, PS, TE and RE bits */
  tmpreg &= CR1_CLEAR_Mask;
 8001806:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600

  /* Configure the USART Word Length, Parity and mode ----------------------- */
  /* Set the M bits according to USART_WordLength value */
  /* Set PCE and PS bits according to USART_Parity value */
  /* Set TE and RE bits according to USART_Mode value */
  tmpreg |= (u32)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 800180a:	ea40 0201 	orr.w	r2, r0, r1
 800180e:	8968      	ldrh	r0, [r5, #10]
  USARTx->CR2 = (u16)tmpreg;

/*---------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = USARTx->CR1;
  /* Clear M, PCE, PS, TE and RE bits */
  tmpreg &= CR1_CLEAR_Mask;
 8001810:	f023 010c 	bic.w	r1, r3, #12

  /* Configure the USART Word Length, Parity and mode ----------------------- */
  /* Set the M bits according to USART_WordLength value */
  /* Set PCE and PS bits according to USART_Parity value */
  /* Set TE and RE bits according to USART_Mode value */
  tmpreg |= (u32)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 8001814:	4302      	orrs	r2, r0
  USARTx->CR2 = (u16)tmpreg;

/*---------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = USARTx->CR1;
  /* Clear M, PCE, PS, TE and RE bits */
  tmpreg &= CR1_CLEAR_Mask;
 8001816:	0408      	lsls	r0, r1, #16
 8001818:	0c03      	lsrs	r3, r0, #16

  /* Configure the USART Word Length, Parity and mode ----------------------- */
  /* Set the M bits according to USART_WordLength value */
  /* Set PCE and PS bits according to USART_Parity value */
  /* Set TE and RE bits according to USART_Mode value */
  tmpreg |= (u32)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 800181a:	431a      	orrs	r2, r3
 800181c:	b291      	uxth	r1, r2
            USART_InitStruct->USART_Mode;

  /* Write to USART CR1 */
  USARTx->CR1 = (u16)tmpreg;
 800181e:	81a1      	strh	r1, [r4, #12]

/*---------------------------- USART CR3 Configuration -----------------------*/  
  tmpreg = USARTx->CR3;
 8001820:	8aa0      	ldrh	r0, [r4, #20]
  /* Clear CTSE and RTSE bits */
  tmpreg &= CR3_CLEAR_Mask;

  /* Configure the USART HFC -------------------------------------------------*/
  /* Set CTSE and RTSE bits according to USART_HardwareFlowControl value */
  tmpreg |= USART_InitStruct->USART_HardwareFlowControl;
 8001822:	89aa      	ldrh	r2, [r5, #12]

  /* Write to USART CR1 */
  USARTx->CR1 = (u16)tmpreg;

/*---------------------------- USART CR3 Configuration -----------------------*/  
  tmpreg = USARTx->CR3;
 8001824:	b283      	uxth	r3, r0
  /* Clear CTSE and RTSE bits */
  tmpreg &= CR3_CLEAR_Mask;
 8001826:	f423 7140 	bic.w	r1, r3, #768	; 0x300
*                    specified USART peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void USART_Init(USART_TypeDef* USARTx, USART_InitTypeDef* USART_InitStruct)
{
 800182a:	b087      	sub	sp, #28
  /* Clear CTSE and RTSE bits */
  tmpreg &= CR3_CLEAR_Mask;

  /* Configure the USART HFC -------------------------------------------------*/
  /* Set CTSE and RTSE bits according to USART_HardwareFlowControl value */
  tmpreg |= USART_InitStruct->USART_HardwareFlowControl;
 800182c:	4311      	orrs	r1, r2

  /* Write to USART CR3 */
  USARTx->CR3 = (u16)tmpreg;
 800182e:	82a1      	strh	r1, [r4, #20]

/*---------------------------- USART BRR Configuration -----------------------*/
  /* Configure the USART Baud Rate -------------------------------------------*/
  RCC_GetClocksFreq(&RCC_ClocksStatus);
 8001830:	a801      	add	r0, sp, #4
 8001832:	f7ff fe87 	bl	8001544 <RCC_GetClocksFreq>
  if (usartxbase == USART1_BASE)
 8001836:	480e      	ldr	r0, [pc, #56]	; (8001870 <USART_Init+0x84>)
  {
    apbclock = RCC_ClocksStatus.PCLK1_Frequency;
  }

  /* Determine the integer part */
  integerdivider = ((0x19 * apbclock) / (0x04 * (USART_InitStruct->USART_BaudRate)));
 8001838:	6829      	ldr	r1, [r5, #0]
  USARTx->CR3 = (u16)tmpreg;

/*---------------------------- USART BRR Configuration -----------------------*/
  /* Configure the USART Baud Rate -------------------------------------------*/
  RCC_GetClocksFreq(&RCC_ClocksStatus);
  if (usartxbase == USART1_BASE)
 800183a:	4284      	cmp	r4, r0
  {
    apbclock = RCC_ClocksStatus.PCLK2_Frequency;
 800183c:	bf0c      	ite	eq
 800183e:	9804      	ldreq	r0, [sp, #16]
  }
  else
  {
    apbclock = RCC_ClocksStatus.PCLK1_Frequency;
 8001840:	9803      	ldrne	r0, [sp, #12]
  }

  /* Determine the integer part */
  integerdivider = ((0x19 * apbclock) / (0x04 * (USART_InitStruct->USART_BaudRate)));
 8001842:	2319      	movs	r3, #25
 8001844:	4358      	muls	r0, r3
 8001846:	008a      	lsls	r2, r1, #2
 8001848:	fbb0 f1f2 	udiv	r1, r0, r2
  tmpreg = (integerdivider / 0x64) << 0x04;
 800184c:	2364      	movs	r3, #100	; 0x64
 800184e:	fbb1 f0f3 	udiv	r0, r1, r3
 8001852:	0102      	lsls	r2, r0, #4

  /* Determine the fractional part */
  fractionaldivider = integerdivider - (0x64 * (tmpreg >> 0x04));
 8001854:	0910      	lsrs	r0, r2, #4
 8001856:	fb03 1110 	mls	r1, r3, r0, r1
  tmpreg |= ((((fractionaldivider * 0x10) + 0x32) / 0x64)) & ((u8)0x0F);
 800185a:	0108      	lsls	r0, r1, #4
 800185c:	3032      	adds	r0, #50	; 0x32
 800185e:	fbb0 f3f3 	udiv	r3, r0, r3
 8001862:	f003 010f 	and.w	r1, r3, #15
 8001866:	430a      	orrs	r2, r1

  /* Write to USART BRR */
  USARTx->BRR = (u16)tmpreg;
 8001868:	b290      	uxth	r0, r2
 800186a:	8120      	strh	r0, [r4, #8]
}
 800186c:	b007      	add	sp, #28
 800186e:	bd30      	pop	{r4, r5, pc}
 8001870:	40013800 	andmi	r3, r1, r0, lsl #16

08001874 <USART_StructInit>:
*******************************************************************************/
void USART_StructInit(USART_InitTypeDef* USART_InitStruct)
{
  /* USART_InitStruct members default value */
  USART_InitStruct->USART_BaudRate = 9600;
  USART_InitStruct->USART_WordLength = USART_WordLength_8b;
 8001874:	2100      	movs	r1, #0
* Return         : None
*******************************************************************************/
void USART_StructInit(USART_InitTypeDef* USART_InitStruct)
{
  /* USART_InitStruct members default value */
  USART_InitStruct->USART_BaudRate = 9600;
 8001876:	f44f 5316 	mov.w	r3, #9600	; 0x2580
  USART_InitStruct->USART_WordLength = USART_WordLength_8b;
  USART_InitStruct->USART_StopBits = USART_StopBits_1;
  USART_InitStruct->USART_Parity = USART_Parity_No ;
  USART_InitStruct->USART_Mode = USART_Mode_Rx | USART_Mode_Tx;
 800187a:	220c      	movs	r2, #12
* Return         : None
*******************************************************************************/
void USART_StructInit(USART_InitTypeDef* USART_InitStruct)
{
  /* USART_InitStruct members default value */
  USART_InitStruct->USART_BaudRate = 9600;
 800187c:	6003      	str	r3, [r0, #0]
  USART_InitStruct->USART_WordLength = USART_WordLength_8b;
 800187e:	8081      	strh	r1, [r0, #4]
  USART_InitStruct->USART_StopBits = USART_StopBits_1;
 8001880:	80c1      	strh	r1, [r0, #6]
  USART_InitStruct->USART_Parity = USART_Parity_No ;
 8001882:	8101      	strh	r1, [r0, #8]
  USART_InitStruct->USART_Mode = USART_Mode_Rx | USART_Mode_Tx;
 8001884:	8142      	strh	r2, [r0, #10]
  USART_InitStruct->USART_HardwareFlowControl = USART_HardwareFlowControl_None;  
 8001886:	8181      	strh	r1, [r0, #12]
 8001888:	4770      	bx	lr

0800188a <USART_Cmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
  {
    /* Enable the selected USART by setting the UE bit in the CR1 register */
    USARTx->CR1 |= CR1_UE_Set;
 800188a:	8983      	ldrh	r3, [r0, #12]
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 800188c:	b119      	cbz	r1, 8001896 <USART_Cmd+0xc>
  {
    /* Enable the selected USART by setting the UE bit in the CR1 register */
    USARTx->CR1 |= CR1_UE_Set;
 800188e:	b299      	uxth	r1, r3
 8001890:	f441 5300 	orr.w	r3, r1, #8192	; 0x2000
 8001894:	e003      	b.n	800189e <USART_Cmd+0x14>
  }
  else
  {
    /* Disable the selected USART by clearing the UE bit in the CR1 register */
    USARTx->CR1 &= CR1_UE_Reset;
 8001896:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 800189a:	040a      	lsls	r2, r1, #16
 800189c:	0c13      	lsrs	r3, r2, #16
 800189e:	8183      	strh	r3, [r0, #12]
 80018a0:	4770      	bx	lr

080018a2 <USART_ITConfig>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  usartxbase = (*(u32*)&(USARTx));

  /* Get the USART register index */
  usartreg = (((u8)USART_IT) >> 0x05);
 80018a2:	f3c1 1342 	ubfx	r3, r1, #5, #3
*                    This parameter can be: ENABLE or DISABLE.
* Output         : None
* Return         : None
*******************************************************************************/
void USART_ITConfig(USART_TypeDef* USARTx, u16 USART_IT, FunctionalState NewState)
{
 80018a6:	b510      	push	{r4, lr}
  usartreg = (((u8)USART_IT) >> 0x05);

  /* Get the interrupt position */
  itpos = USART_IT & IT_Mask;

  itmask = (((u32)0x01) << itpos);
 80018a8:	2401      	movs	r4, #1
 80018aa:	f001 011f 	and.w	r1, r1, #31
    
  if (usartreg == 0x01) /* The IT is in CR1 register */
 80018ae:	42a3      	cmp	r3, r4
  usartreg = (((u8)USART_IT) >> 0x05);

  /* Get the interrupt position */
  itpos = USART_IT & IT_Mask;

  itmask = (((u32)0x01) << itpos);
 80018b0:	fa04 f101 	lsl.w	r1, r4, r1
    
  if (usartreg == 0x01) /* The IT is in CR1 register */
 80018b4:	d101      	bne.n	80018ba <USART_ITConfig+0x18>
  {
    usartxbase += 0x0C;
 80018b6:	300c      	adds	r0, #12
 80018b8:	e004      	b.n	80018c4 <USART_ITConfig+0x22>
  }
  else if (usartreg == 0x02) /* The IT is in CR2 register */
 80018ba:	2b02      	cmp	r3, #2
 80018bc:	d101      	bne.n	80018c2 <USART_ITConfig+0x20>
  {
    usartxbase += 0x10;
 80018be:	3010      	adds	r0, #16
 80018c0:	e000      	b.n	80018c4 <USART_ITConfig+0x22>
  }
  else /* The IT is in CR3 register */
  {
    usartxbase += 0x14; 
 80018c2:	3014      	adds	r0, #20
  }
  if (NewState != DISABLE)
  {
    *(vu32*)usartxbase  |= itmask;
 80018c4:	6803      	ldr	r3, [r0, #0]
  }
  else /* The IT is in CR3 register */
  {
    usartxbase += 0x14; 
  }
  if (NewState != DISABLE)
 80018c6:	b112      	cbz	r2, 80018ce <USART_ITConfig+0x2c>
  {
    *(vu32*)usartxbase  |= itmask;
 80018c8:	ea43 0201 	orr.w	r2, r3, r1
 80018cc:	e001      	b.n	80018d2 <USART_ITConfig+0x30>
  }
  else
  {
    *(vu32*)usartxbase &= ~itmask;
 80018ce:	ea23 0201 	bic.w	r2, r3, r1
 80018d2:	6002      	str	r2, [r0, #0]
 80018d4:	bd10      	pop	{r4, pc}

080018d6 <USART_SendData>:
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_DATA(Data)); 
    
  /* Transmit Data */
  USARTx->DR = (Data & (u16)0x01FF);
 80018d6:	05c9      	lsls	r1, r1, #23
 80018d8:	0dca      	lsrs	r2, r1, #23
 80018da:	8082      	strh	r2, [r0, #4]
 80018dc:	4770      	bx	lr

080018de <USART_ReceiveData>:
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  
  /* Receive Data */
  return (u16)(USARTx->DR & (u16)0x01FF);
 80018de:	8880      	ldrh	r0, [r0, #4]
 80018e0:	05c1      	lsls	r1, r0, #23
}
 80018e2:	0dc8      	lsrs	r0, r1, #23
 80018e4:	4770      	bx	lr

080018e6 <USART_GetFlagStatus>:
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_FLAG(USART_FLAG));
  assert_param(IS_USART_PERIPH_FLAG(USARTx, USART_FLAG)); /* The CTS flag is not available for UART4 and UART5 */   

  if ((USARTx->SR & USART_FLAG) != (u16)RESET)
 80018e6:	8803      	ldrh	r3, [r0, #0]
 80018e8:	4219      	tst	r1, r3
  else
  {
    bitstatus = RESET;
  }
  return bitstatus;
}
 80018ea:	bf0c      	ite	eq
 80018ec:	2000      	moveq	r0, #0
 80018ee:	2001      	movne	r0, #1
 80018f0:	4770      	bx	lr

080018f2 <USART_ClearFlag>:
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_CLEAR_FLAG(USART_FLAG));
  assert_param(IS_USART_PERIPH_FLAG(USARTx, USART_FLAG)); /* The CTS flag is not available for UART4 and UART5 */   
   
  USARTx->SR = (u16)~USART_FLAG;
 80018f2:	43c9      	mvns	r1, r1
 80018f4:	b28a      	uxth	r2, r1
 80018f6:	8002      	strh	r2, [r0, #0]
 80018f8:	4770      	bx	lr

080018fa <USART_GetITStatus>:
*                       - USART_IT_PE:   Parity Error interrupt
* Output         : None
* Return         : The new state of USART_IT (SET or RESET).
*******************************************************************************/
ITStatus USART_GetITStatus(USART_TypeDef* USARTx, u16 USART_IT)
{
 80018fa:	b510      	push	{r4, lr}
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_GET_IT(USART_IT));
  assert_param(IS_USART_PERIPH_IT(USARTx, USART_IT)); /* The CTS interrupt is not available for UART4 and UART5 */  
  
  /* Get the USART register index */
  usartreg = (((u8)USART_IT) >> 0x05);
 80018fc:	f3c1 1442 	ubfx	r4, r1, #5, #3

  /* Get the interrupt position */
  itmask = USART_IT & IT_Mask;

  itmask = (u32)0x01 << itmask;
 8001900:	2201      	movs	r2, #1
 8001902:	f001 031f 	and.w	r3, r1, #31
  
  if (usartreg == 0x01) /* The IT  is in CR1 register */
 8001906:	2c01      	cmp	r4, #1
  usartreg = (((u8)USART_IT) >> 0x05);

  /* Get the interrupt position */
  itmask = USART_IT & IT_Mask;

  itmask = (u32)0x01 << itmask;
 8001908:	fa02 f203 	lsl.w	r2, r2, r3
  
  if (usartreg == 0x01) /* The IT  is in CR1 register */
 800190c:	d101      	bne.n	8001912 <USART_GetITStatus+0x18>
  {
    itmask &= USARTx->CR1;
 800190e:	8983      	ldrh	r3, [r0, #12]
 8001910:	e003      	b.n	800191a <USART_GetITStatus+0x20>
  }
  else if (usartreg == 0x02) /* The IT  is in CR2 register */
 8001912:	2c02      	cmp	r4, #2
  {
    itmask &= USARTx->CR2;
 8001914:	bf0c      	ite	eq
 8001916:	8a03      	ldrheq	r3, [r0, #16]
  }
  else /* The IT  is in CR3 register */
  {
    itmask &= USARTx->CR3;
 8001918:	8a83      	ldrhne	r3, [r0, #20]
 800191a:	b29b      	uxth	r3, r3
  }
  
  bitpos = USART_IT >> 0x08;

  bitpos = (u32)0x01 << bitpos;
  bitpos &= USARTx->SR;
 800191c:	8800      	ldrh	r0, [r0, #0]
  {
    itmask &= USARTx->CR2;
  }
  else /* The IT  is in CR3 register */
  {
    itmask &= USARTx->CR3;
 800191e:	4013      	ands	r3, r2
  }
  
  bitpos = USART_IT >> 0x08;

  bitpos = (u32)0x01 << bitpos;
  bitpos &= USARTx->SR;
 8001920:	b282      	uxth	r2, r0

  if ((itmask != (u16)RESET)&&(bitpos != (u16)RESET))
 8001922:	b143      	cbz	r3, 8001936 <USART_GetITStatus+0x3c>
    itmask &= USARTx->CR3;
  }
  
  bitpos = USART_IT >> 0x08;

  bitpos = (u32)0x01 << bitpos;
 8001924:	0a09      	lsrs	r1, r1, #8
 8001926:	2301      	movs	r3, #1
 8001928:	fa03 f001 	lsl.w	r0, r3, r1
  bitpos &= USARTx->SR;

  if ((itmask != (u16)RESET)&&(bitpos != (u16)RESET))
 800192c:	4210      	tst	r0, r2
  {
    bitstatus = SET;
 800192e:	bf0c      	ite	eq
 8001930:	2000      	moveq	r0, #0
 8001932:	2001      	movne	r0, #1
 8001934:	bd10      	pop	{r4, pc}
  }
  else
  {
    bitstatus = RESET;
 8001936:	4618      	mov	r0, r3
  }
  
  return bitstatus;  
}
 8001938:	bd10      	pop	{r4, pc}
	...

0800193c <Reset_Handler>:
* Input          :
* Output         :
* Return         :
*******************************************************************************/
void Reset_Handler(void)
{
 800193c:	4668      	mov	r0, sp
 800193e:	f020 0107 	bic.w	r1, r0, #7
 8001942:	468d      	mov	sp, r1
 8001944:	b501      	push	{r0, lr}

    //
    // Copy the data segment initializers from flash to SRAM.
    //
    pulSrc = &_sidata;
    for(pulDest = &_sdata; pulDest < &_edata; )
 8001946:	2300      	movs	r3, #0
*                  supplied main() routine is called. 
* Input          :
* Output         :
* Return         :
*******************************************************************************/
void Reset_Handler(void)
 8001948:	4a0b      	ldr	r2, [pc, #44]	; (8001978 <Reset_Handler+0x3c>)

    //
    // Copy the data segment initializers from flash to SRAM.
    //
    pulSrc = &_sidata;
    for(pulDest = &_sdata; pulDest < &_edata; )
 800194a:	490c      	ldr	r1, [pc, #48]	; (800197c <Reset_Handler+0x40>)
*                  supplied main() routine is called. 
* Input          :
* Output         :
* Return         :
*******************************************************************************/
void Reset_Handler(void)
 800194c:	1898      	adds	r0, r3, r2

    //
    // Copy the data segment initializers from flash to SRAM.
    //
    pulSrc = &_sidata;
    for(pulDest = &_sdata; pulDest < &_edata; )
 800194e:	4288      	cmp	r0, r1
 8001950:	d204      	bcs.n	800195c <Reset_Handler+0x20>
    {
        *(pulDest++) = *(pulSrc++);
 8001952:	490b      	ldr	r1, [pc, #44]	; (8001980 <Reset_Handler+0x44>)
 8001954:	5858      	ldr	r0, [r3, r1]
 8001956:	5098      	str	r0, [r3, r2]
 8001958:	3304      	adds	r3, #4
 800195a:	e7f5      	b.n	8001948 <Reset_Handler+0xc>

    //
    // Copy the data segment initializers from flash to SRAM.
    //
    pulSrc = &_sidata;
    for(pulDest = &_sdata; pulDest < &_edata; )
 800195c:	4b09      	ldr	r3, [pc, #36]	; (8001984 <Reset_Handler+0x48>)
    }

    //
    // Zero fill the bss segment.
    //
    for(pulDest = &_sbss; pulDest < &_ebss; )
 800195e:	4a0a      	ldr	r2, [pc, #40]	; (8001988 <Reset_Handler+0x4c>)
 8001960:	4293      	cmp	r3, r2
 8001962:	d203      	bcs.n	800196c <Reset_Handler+0x30>
    {
        *(pulDest++) = 0;
 8001964:	2000      	movs	r0, #0
 8001966:	f843 0b04 	str.w	r0, [r3], #4
 800196a:	e7f8      	b.n	800195e <Reset_Handler+0x22>
    }

    //
    // Call the application's entry point.
    //
    main();
 800196c:	f7ff f846 	bl	80009fc <main>
}
 8001970:	e8bd 4001 	ldmia.w	sp!, {r0, lr}
 8001974:	4685      	mov	sp, r0
 8001976:	4770      	bx	lr
 8001978:	20000000 	andcs	r0, r0, r0
 800197c:	200000e4 	andcs	r0, r0, r4, ror #1
 8001980:	08002824 	stmdaeq	r0, {r2, r5, fp, sp}
 8001984:	200000e4 	andcs	r0, r0, r4, ror #1
 8001988:	20000720 	andcs	r0, r0, r0, lsr #14

0800198c <USB_Init>:
* Input          : None.
* Output         : None.
* Return         : None.
*******************************************************************************/
void USB_Init(void)
{
 800198c:	b508      	push	{r3, lr}
  pInformation = &Device_Info;
 800198e:	4a07      	ldr	r2, [pc, #28]	; (80019ac <USB_Init+0x20>)
 8001990:	4b07      	ldr	r3, [pc, #28]	; (80019b0 <USB_Init+0x24>)
  pInformation->ControlState = 2;
 8001992:	2002      	movs	r0, #2
* Output         : None.
* Return         : None.
*******************************************************************************/
void USB_Init(void)
{
  pInformation = &Device_Info;
 8001994:	6013      	str	r3, [r2, #0]
  pInformation->ControlState = 2;
 8001996:	7218      	strb	r0, [r3, #8]
  pProperty = &Device_Property;
 8001998:	4906      	ldr	r1, [pc, #24]	; (80019b4 <USB_Init+0x28>)
 800199a:	4b07      	ldr	r3, [pc, #28]	; (80019b8 <USB_Init+0x2c>)
  pUser_Standard_Requests = &User_Standard_Requests;
 800199c:	4807      	ldr	r0, [pc, #28]	; (80019bc <USB_Init+0x30>)
 800199e:	4a08      	ldr	r2, [pc, #32]	; (80019c0 <USB_Init+0x34>)
*******************************************************************************/
void USB_Init(void)
{
  pInformation = &Device_Info;
  pInformation->ControlState = 2;
  pProperty = &Device_Property;
 80019a0:	600b      	str	r3, [r1, #0]
  pUser_Standard_Requests = &User_Standard_Requests;
 80019a2:	6010      	str	r0, [r2, #0]
  /* Initialize devices one by one */
  pProperty->Init();
 80019a4:	681b      	ldr	r3, [r3, #0]
 80019a6:	4798      	blx	r3
 80019a8:	bd08      	pop	{r3, pc}
 80019aa:	bf00      	nop
 80019ac:	20000714 	andcs	r0, r0, r4, lsl r7
 80019b0:	200006f4 	strdcs	r0, [r0], -r4
 80019b4:	200006ec 	andcs	r0, r0, ip, ror #13
 80019b8:	2000008c 	andcs	r0, r0, ip, lsl #1
 80019bc:	200000bc 	strhcs	r0, [r0], -ip
 80019c0:	20000710 	andcs	r0, r0, r0, lsl r7

080019c4 <Standard_GetConfiguration>:
* Output         : None.
* Return         : Return 1 , if the request is invalid when "Length" is 0.
*                  Return "Buffer" if the "Length" is not 0.
*******************************************************************************/
u8 *Standard_GetConfiguration(u16 Length)
{
 80019c4:	b510      	push	{r4, lr}
 80019c6:	4c06      	ldr	r4, [pc, #24]	; (80019e0 <Standard_GetConfiguration+0x1c>)
  if (Length == 0)
 80019c8:	b918      	cbnz	r0, 80019d2 <Standard_GetConfiguration+0xe>
  {
    pInformation->Ctrl_Info.Usb_wLength =
 80019ca:	6823      	ldr	r3, [r4, #0]
 80019cc:	2201      	movs	r2, #1
 80019ce:	821a      	strh	r2, [r3, #16]
      sizeof(pInformation->Current_Configuration);
    return 0;
 80019d0:	bd10      	pop	{r4, pc}
  }
  pUser_Standard_Requests->User_GetConfiguration();
 80019d2:	4b04      	ldr	r3, [pc, #16]	; (80019e4 <Standard_GetConfiguration+0x20>)
 80019d4:	6818      	ldr	r0, [r3, #0]
 80019d6:	6801      	ldr	r1, [r0, #0]
 80019d8:	4788      	blx	r1
  return (u8 *)&pInformation->Current_Configuration;
 80019da:	6820      	ldr	r0, [r4, #0]
 80019dc:	300a      	adds	r0, #10
}
 80019de:	bd10      	pop	{r4, pc}
 80019e0:	20000714 	andcs	r0, r0, r4, lsl r7
 80019e4:	20000710 	andcs	r0, r0, r0, lsl r7

080019e8 <Standard_GetInterface>:
* Output         : None.
* Return         : Return 0, if the request is invalid when "Length" is 0.
*                  Return "Buffer" if the "Length" is not 0.
*******************************************************************************/
u8 *Standard_GetInterface(u16 Length)
{
 80019e8:	b510      	push	{r4, lr}
 80019ea:	4c06      	ldr	r4, [pc, #24]	; (8001a04 <Standard_GetInterface+0x1c>)
  if (Length == 0)
 80019ec:	b918      	cbnz	r0, 80019f6 <Standard_GetInterface+0xe>
  {
    pInformation->Ctrl_Info.Usb_wLength =
 80019ee:	6823      	ldr	r3, [r4, #0]
 80019f0:	2201      	movs	r2, #1
 80019f2:	821a      	strh	r2, [r3, #16]
      sizeof(pInformation->Current_AlternateSetting);
    return 0;
 80019f4:	bd10      	pop	{r4, pc}
  }
  pUser_Standard_Requests->User_GetInterface();
 80019f6:	4b04      	ldr	r3, [pc, #16]	; (8001a08 <Standard_GetInterface+0x20>)
 80019f8:	6818      	ldr	r0, [r3, #0]
 80019fa:	6881      	ldr	r1, [r0, #8]
 80019fc:	4788      	blx	r1
  return (u8 *)&pInformation->Current_AlternateSetting;
 80019fe:	6820      	ldr	r0, [r4, #0]
 8001a00:	300c      	adds	r0, #12
}
 8001a02:	bd10      	pop	{r4, pc}
 8001a04:	20000714 	andcs	r0, r0, r4, lsl r7
 8001a08:	20000710 	andcs	r0, r0, r0, lsl r7

08001a0c <Standard_GetStatus>:
* Output         : None.
* Return         : Return 0, if the request is at end of data block,
*                  or is invalid when "Length" is 0.
*******************************************************************************/
u8 *Standard_GetStatus(u16 Length)
{
 8001a0c:	b508      	push	{r3, lr}
 8001a0e:	4a23      	ldr	r2, [pc, #140]	; (8001a9c <Standard_GetStatus+0x90>)
  if (Length == 0)
 8001a10:	b918      	cbnz	r0, 8001a1a <Standard_GetStatus+0xe>
  {
    pInformation->Ctrl_Info.Usb_wLength = 2;
 8001a12:	6813      	ldr	r3, [r2, #0]
 8001a14:	2202      	movs	r2, #2
 8001a16:	821a      	strh	r2, [r3, #16]
    return 0;
 8001a18:	bd08      	pop	{r3, pc}
  }

  /* Reset Status Information */
  StatusInfo.w = 0;
 8001a1a:	4b21      	ldr	r3, [pc, #132]	; (8001aa0 <Standard_GetStatus+0x94>)
 8001a1c:	2000      	movs	r0, #0

  if (Type_Recipient == (STANDARD_REQUEST | DEVICE_RECIPIENT))
 8001a1e:	6812      	ldr	r2, [r2, #0]
    pInformation->Ctrl_Info.Usb_wLength = 2;
    return 0;
  }

  /* Reset Status Information */
  StatusInfo.w = 0;
 8001a20:	8018      	strh	r0, [r3, #0]

  if (Type_Recipient == (STANDARD_REQUEST | DEVICE_RECIPIENT))
 8001a22:	7811      	ldrb	r1, [r2, #0]
 8001a24:	f011 017f 	ands.w	r1, r1, #127	; 0x7f
 8001a28:	d113      	bne.n	8001a52 <Standard_GetStatus+0x46>
  {
    /*Get Device Status */
    u8 Feature = pInformation->Current_Feature;
 8001a2a:	7a50      	ldrb	r0, [r2, #9]

    /* Remote Wakeup enabled */
    if (ValBit(Feature, 5))
 8001a2c:	f000 0220 	and.w	r2, r0, #32
 8001a30:	b2d1      	uxtb	r1, r2
 8001a32:	b109      	cbz	r1, 8001a38 <Standard_GetStatus+0x2c>
    {
      SetBit(StatusInfo0, 1);
 8001a34:	2202      	movs	r2, #2
 8001a36:	701a      	strb	r2, [r3, #0]
    {
      ClrBit(StatusInfo0, 1);
    }      

    /* Bus-powered */
    if (ValBit(Feature, 6))
 8001a38:	f000 0340 	and.w	r3, r0, #64	; 0x40
 8001a3c:	b2d8      	uxtb	r0, r3
 8001a3e:	4b18      	ldr	r3, [pc, #96]	; (8001aa0 <Standard_GetStatus+0x94>)
 8001a40:	b118      	cbz	r0, 8001a4a <Standard_GetStatus+0x3e>
    {
      SetBit(StatusInfo0, 0);
 8001a42:	781a      	ldrb	r2, [r3, #0]
 8001a44:	f042 0101 	orr.w	r1, r2, #1
 8001a48:	e01e      	b.n	8001a88 <Standard_GetStatus+0x7c>
    }
    else /* Self-powered */
    {
      ClrBit(StatusInfo0, 0);
 8001a4a:	7819      	ldrb	r1, [r3, #0]
 8001a4c:	f021 0101 	bic.w	r1, r1, #1
 8001a50:	e01a      	b.n	8001a88 <Standard_GetStatus+0x7c>
    }
  }
  /*Interface Status*/
  else if (Type_Recipient == (STANDARD_REQUEST | INTERFACE_RECIPIENT))
 8001a52:	2901      	cmp	r1, #1
 8001a54:	d01f      	beq.n	8001a96 <Standard_GetStatus+0x8a>
  {
    return (u8 *)&StatusInfo;
  }
  /*Get EndPoint Status*/
  else if (Type_Recipient == (STANDARD_REQUEST | ENDPOINT_RECIPIENT))
 8001a56:	2902      	cmp	r1, #2
 8001a58:	d11e      	bne.n	8001a98 <Standard_GetStatus+0x8c>
  {
    u8 Related_Endpoint;
    u8 wIndex0 = pInformation->USBwIndex0;
 8001a5a:	7950      	ldrb	r0, [r2, #5]

    Related_Endpoint = (wIndex0 & 0x0f);
 8001a5c:	f000 020f 	and.w	r2, r0, #15
 8001a60:	ea4f 0182 	mov.w	r1, r2, lsl #2
    if (ValBit(wIndex0, 7))
 8001a64:	f010 0f80 	tst.w	r0, #128	; 0x80
    {
      /* IN endpoint */
      if (_GetTxStallStatus(Related_Endpoint))
 8001a68:	f101 4080 	add.w	r0, r1, #1073741824	; 0x40000000
 8001a6c:	f500 42b8 	add.w	r2, r0, #23552	; 0x5c00
 8001a70:	6811      	ldr	r1, [r2, #0]
  {
    u8 Related_Endpoint;
    u8 wIndex0 = pInformation->USBwIndex0;

    Related_Endpoint = (wIndex0 & 0x0f);
    if (ValBit(wIndex0, 7))
 8001a72:	d003      	beq.n	8001a7c <Standard_GetStatus+0x70>
    {
      /* IN endpoint */
      if (_GetTxStallStatus(Related_Endpoint))
 8001a74:	f001 0230 	and.w	r2, r1, #48	; 0x30
 8001a78:	2a10      	cmp	r2, #16
 8001a7a:	e003      	b.n	8001a84 <Standard_GetStatus+0x78>
      }
    }
    else
    {
      /* OUT endpoint */
      if (_GetRxStallStatus(Related_Endpoint))
 8001a7c:	f401 5040 	and.w	r0, r1, #12288	; 0x3000
 8001a80:	f5b0 5f80 	cmp.w	r0, #4096	; 0x1000
 8001a84:	d101      	bne.n	8001a8a <Standard_GetStatus+0x7e>
      {
        SetBit(StatusInfo0, 0); /* OUT Endpoint stalled */
 8001a86:	2101      	movs	r1, #1
 8001a88:	7019      	strb	r1, [r3, #0]
  }
  else
  {
    return NULL;
  }
  pUser_Standard_Requests->User_GetStatus();
 8001a8a:	4b06      	ldr	r3, [pc, #24]	; (8001aa4 <Standard_GetStatus+0x98>)
 8001a8c:	6818      	ldr	r0, [r3, #0]
 8001a8e:	6901      	ldr	r1, [r0, #16]
 8001a90:	4788      	blx	r1
  return (u8 *)&StatusInfo;
 8001a92:	4803      	ldr	r0, [pc, #12]	; (8001aa0 <Standard_GetStatus+0x94>)
 8001a94:	bd08      	pop	{r3, pc}
    }
  }
  /*Interface Status*/
  else if (Type_Recipient == (STANDARD_REQUEST | INTERFACE_RECIPIENT))
  {
    return (u8 *)&StatusInfo;
 8001a96:	4618      	mov	r0, r3
  {
    return NULL;
  }
  pUser_Standard_Requests->User_GetStatus();
  return (u8 *)&StatusInfo;
}
 8001a98:	bd08      	pop	{r3, pc}
 8001a9a:	bf00      	nop
 8001a9c:	20000714 	andcs	r0, r0, r4, lsl r7
 8001aa0:	2000071a 	andcs	r0, r0, sl, lsl r7
 8001aa4:	20000710 	andcs	r0, r0, r0, lsl r7

08001aa8 <DataStageIn>:
* Input          : None.
* Output         : None.
* Return         : None.
*******************************************************************************/
void DataStageIn(void)
{
 8001aa8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  ENDPOINT_INFO *pEPinfo = &pInformation->Ctrl_Info;
 8001aaa:	4b22      	ldr	r3, [pc, #136]	; (8001b34 <DataStageIn+0x8c>)
 8001aac:	681c      	ldr	r4, [r3, #0]
  u32 save_wLength = pEPinfo->Usb_wLength;
 8001aae:	8a23      	ldrh	r3, [r4, #16]
  u32 ControlState = pInformation->ControlState;
 8001ab0:	7a26      	ldrb	r6, [r4, #8]

  u8 *DataBuffer;
  u32 Length;

  if ((save_wLength == 0) && (ControlState == LAST_IN_DATA))
 8001ab2:	b9ab      	cbnz	r3, 8001ae0 <DataStageIn+0x38>
 8001ab4:	2e04      	cmp	r6, #4
 8001ab6:	d113      	bne.n	8001ae0 <DataStageIn+0x38>
  {
    if(Data_Mul_MaxPacketSize == TRUE)
 8001ab8:	481f      	ldr	r0, [pc, #124]	; (8001b38 <DataStageIn+0x90>)
 8001aba:	7801      	ldrb	r1, [r0, #0]
 8001abc:	2901      	cmp	r1, #1
 8001abe:	491f      	ldr	r1, [pc, #124]	; (8001b3c <DataStageIn+0x94>)
 8001ac0:	d10a      	bne.n	8001ad8 <DataStageIn+0x30>
    {
      /* No more data to send and empty packet */
      Send0LengthData();
 8001ac2:	4c1f      	ldr	r4, [pc, #124]	; (8001b40 <DataStageIn+0x98>)
 8001ac4:	6822      	ldr	r2, [r4, #0]
* Output         : None.
* Return         : None.
*******************************************************************************/
void NOP_Process(void)
{
}
 8001ac6:	b294      	uxth	r4, r2
  if ((save_wLength == 0) && (ControlState == LAST_IN_DATA))
  {
    if(Data_Mul_MaxPacketSize == TRUE)
    {
      /* No more data to send and empty packet */
      Send0LengthData();
 8001ac8:	4a1e      	ldr	r2, [pc, #120]	; (8001b44 <DataStageIn+0x9c>)
 8001aca:	18a2      	adds	r2, r4, r2
 8001acc:	0052      	lsls	r2, r2, #1
 8001ace:	6013      	str	r3, [r2, #0]
 8001ad0:	2230      	movs	r2, #48	; 0x30
 8001ad2:	800a      	strh	r2, [r1, #0]
      ControlState = LAST_IN_DATA;
      Data_Mul_MaxPacketSize = FALSE;
 8001ad4:	7003      	strb	r3, [r0, #0]
 8001ad6:	e028      	b.n	8001b2a <DataStageIn+0x82>
    #ifdef STM32F10X_CL      
      PCD_EP_Read (ENDP0, 0, 0);
    #endif  /* STM32F10X_CL */ 
    
    #ifndef STM32F10X_CL 
      vSetEPTxStatus(EP_TX_STALL);
 8001ad8:	2610      	movs	r6, #16
 8001ada:	800e      	strh	r6, [r1, #0]
      Data_Mul_MaxPacketSize = FALSE;
    }
    else 
    {
      /* No more data to send so STALL the TX Status*/
      ControlState = WAIT_STATUS_OUT;
 8001adc:	2607      	movs	r6, #7
 8001ade:	e024      	b.n	8001b2a <DataStageIn+0x82>
    }
    
    goto Expect_Status_Out;
  }

  Length = pEPinfo->PacketSize;
 8001ae0:	8aa5      	ldrh	r5, [r4, #20]
  if (Length > save_wLength)
  {
    Length = save_wLength;
  }

  DataBuffer = (*pEPinfo->CopyData)(Length);
 8001ae2:	69a1      	ldr	r1, [r4, #24]
    
    goto Expect_Status_Out;
  }

  Length = pEPinfo->PacketSize;
  ControlState = (save_wLength <= Length) ? LAST_IN_DATA : IN_DATA;
 8001ae4:	42ab      	cmp	r3, r5
 8001ae6:	bf8c      	ite	hi
 8001ae8:	2602      	movhi	r6, #2
 8001aea:	2604      	movls	r6, #4
  if (Length > save_wLength)
  {
    Length = save_wLength;
  }

  DataBuffer = (*pEPinfo->CopyData)(Length);
 8001aec:	429d      	cmp	r5, r3
 8001aee:	bf28      	it	cs
 8001af0:	461d      	movcs	r5, r3
 8001af2:	4628      	mov	r0, r5
 8001af4:	4788      	blx	r1
 8001af6:	4607      	mov	r7, r0

#ifdef STM32F10X_CL
  PCD_EP_Write (ENDP0, DataBuffer, Length);
#else   
  UserToPMABufferCopy(DataBuffer, GetEPTxAddr(ENDP0), Length);
 8001af8:	2000      	movs	r0, #0
 8001afa:	f000 fc83 	bl	8002404 <GetEPTxAddr>
 8001afe:	462a      	mov	r2, r5
 8001b00:	4601      	mov	r1, r0
 8001b02:	4638      	mov	r0, r7
 8001b04:	f000 fb91 	bl	800222a <UserToPMABufferCopy>
#endif /* STM32F10X_CL */ 

  SetEPTxCount(ENDP0, Length);
 8001b08:	4629      	mov	r1, r5
 8001b0a:	2000      	movs	r0, #0
 8001b0c:	f000 fc96 	bl	800243c <SetEPTxCount>

  pEPinfo->Usb_wLength -= Length;
 8001b10:	8a20      	ldrh	r0, [r4, #16]
  pEPinfo->Usb_wOffset += Length;
 8001b12:	8a63      	ldrh	r3, [r4, #18]
  UserToPMABufferCopy(DataBuffer, GetEPTxAddr(ENDP0), Length);
#endif /* STM32F10X_CL */ 

  SetEPTxCount(ENDP0, Length);

  pEPinfo->Usb_wLength -= Length;
 8001b14:	1b42      	subs	r2, r0, r5
  pEPinfo->Usb_wOffset += Length;
 8001b16:	18ed      	adds	r5, r5, r3
  vSetEPTxStatus(EP_TX_VALID);
 8001b18:	4808      	ldr	r0, [pc, #32]	; (8001b3c <DataStageIn+0x94>)

  USB_StatusOut();/* Expect the host to abort the data IN stage */
 8001b1a:	4b0b      	ldr	r3, [pc, #44]	; (8001b48 <DataStageIn+0xa0>)
  UserToPMABufferCopy(DataBuffer, GetEPTxAddr(ENDP0), Length);
#endif /* STM32F10X_CL */ 

  SetEPTxCount(ENDP0, Length);

  pEPinfo->Usb_wLength -= Length;
 8001b1c:	8222      	strh	r2, [r4, #16]
  pEPinfo->Usb_wOffset += Length;
  vSetEPTxStatus(EP_TX_VALID);
 8001b1e:	2130      	movs	r1, #48	; 0x30

  USB_StatusOut();/* Expect the host to abort the data IN stage */
 8001b20:	f44f 5240 	mov.w	r2, #12288	; 0x3000

  SetEPTxCount(ENDP0, Length);

  pEPinfo->Usb_wLength -= Length;
  pEPinfo->Usb_wOffset += Length;
  vSetEPTxStatus(EP_TX_VALID);
 8001b24:	8001      	strh	r1, [r0, #0]
#endif /* STM32F10X_CL */ 

  SetEPTxCount(ENDP0, Length);

  pEPinfo->Usb_wLength -= Length;
  pEPinfo->Usb_wOffset += Length;
 8001b26:	8265      	strh	r5, [r4, #18]
  vSetEPTxStatus(EP_TX_VALID);

  USB_StatusOut();/* Expect the host to abort the data IN stage */
 8001b28:	801a      	strh	r2, [r3, #0]

Expect_Status_Out:
  pInformation->ControlState = ControlState;
 8001b2a:	4b02      	ldr	r3, [pc, #8]	; (8001b34 <DataStageIn+0x8c>)
 8001b2c:	6818      	ldr	r0, [r3, #0]
 8001b2e:	7206      	strb	r6, [r0, #8]
 8001b30:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001b32:	bf00      	nop
 8001b34:	20000714 	andcs	r0, r0, r4, lsl r7
 8001b38:	20000130 	andcs	r0, r0, r0, lsr r1
 8001b3c:	2000071e 	andcs	r0, r0, lr, lsl r7
 8001b40:	40005c50 	andmi	r5, r0, r0, asr ip
 8001b44:	20003002 	andcs	r3, r0, r2
 8001b48:	2000071c 	andcs	r0, r0, ip, lsl r7

08001b4c <Standard_SetConfiguration>:
* Output         : None.
* Return         : Return USB_SUCCESS, if the request is performed.
*                  Return USB_UNSUPPORT, if the request is invalid.
*******************************************************************************/
RESULT Standard_SetConfiguration(void)
{
 8001b4c:	b510      	push	{r4, lr}

  if ((pInformation->USBwValue0 <=
 8001b4e:	4b0a      	ldr	r3, [pc, #40]	; (8001b78 <Standard_SetConfiguration+0x2c>)
      Device_Table.Total_Configuration) && (pInformation->USBwValue1 == 0)
 8001b50:	490a      	ldr	r1, [pc, #40]	; (8001b7c <Standard_SetConfiguration+0x30>)
*                  Return USB_UNSUPPORT, if the request is invalid.
*******************************************************************************/
RESULT Standard_SetConfiguration(void)
{

  if ((pInformation->USBwValue0 <=
 8001b52:	6818      	ldr	r0, [r3, #0]
 8001b54:	784b      	ldrb	r3, [r1, #1]
 8001b56:	78c2      	ldrb	r2, [r0, #3]
 8001b58:	4293      	cmp	r3, r2
 8001b5a:	d30a      	bcc.n	8001b72 <Standard_SetConfiguration+0x26>
      Device_Table.Total_Configuration) && (pInformation->USBwValue1 == 0)
 8001b5c:	7881      	ldrb	r1, [r0, #2]
 8001b5e:	b941      	cbnz	r1, 8001b72 <Standard_SetConfiguration+0x26>
      && (pInformation->USBwIndex == 0)) /*call Back usb spec 2.0*/
 8001b60:	8884      	ldrh	r4, [r0, #4]
 8001b62:	b934      	cbnz	r4, 8001b72 <Standard_SetConfiguration+0x26>
  {
    pInformation->Current_Configuration = pInformation->USBwValue0;
 8001b64:	7282      	strb	r2, [r0, #10]
    pUser_Standard_Requests->User_SetConfiguration();
 8001b66:	4806      	ldr	r0, [pc, #24]	; (8001b80 <Standard_SetConfiguration+0x34>)
 8001b68:	6802      	ldr	r2, [r0, #0]
 8001b6a:	6853      	ldr	r3, [r2, #4]
 8001b6c:	4798      	blx	r3
    return USB_SUCCESS;
 8001b6e:	4620      	mov	r0, r4
 8001b70:	bd10      	pop	{r4, pc}
  }
  else
  {
    return USB_UNSUPPORT;
 8001b72:	2002      	movs	r0, #2
  }
}
 8001b74:	bd10      	pop	{r4, pc}
 8001b76:	bf00      	nop
 8001b78:	20000714 	andcs	r0, r0, r4, lsl r7
 8001b7c:	200000e0 	andcs	r0, r0, r0, ror #1
 8001b80:	20000710 	andcs	r0, r0, r0, lsl r7

08001b84 <Standard_SetInterface>:
* Output         : None.
* Return         : - Return USB_SUCCESS, if the request is performed.
*                  - Return USB_UNSUPPORT, if the request is invalid.
*******************************************************************************/
RESULT Standard_SetInterface(void)
{
 8001b84:	b538      	push	{r3, r4, r5, lr}
  RESULT Re;
  /*Test if the specified Interface and Alternate Setting are supported by
    the application Firmware*/
  Re = (*pProperty->Class_Get_Interface_Setting)(pInformation->USBwIndex0, pInformation->USBwValue0);
 8001b86:	4a0e      	ldr	r2, [pc, #56]	; (8001bc0 <Standard_SetInterface+0x3c>)
 8001b88:	4c0e      	ldr	r4, [pc, #56]	; (8001bc4 <Standard_SetInterface+0x40>)
 8001b8a:	6810      	ldr	r0, [r2, #0]
 8001b8c:	6823      	ldr	r3, [r4, #0]
 8001b8e:	6982      	ldr	r2, [r0, #24]
 8001b90:	78d9      	ldrb	r1, [r3, #3]
 8001b92:	7958      	ldrb	r0, [r3, #5]
 8001b94:	4790      	blx	r2

  if (pInformation->Current_Configuration != 0)
 8001b96:	6821      	ldr	r1, [r4, #0]
 8001b98:	7a8b      	ldrb	r3, [r1, #10]
 8001b9a:	b17b      	cbz	r3, 8001bbc <Standard_SetInterface+0x38>
  {
    if ((Re != USB_SUCCESS) || (pInformation->USBwIndex1 != 0)
 8001b9c:	b970      	cbnz	r0, 8001bbc <Standard_SetInterface+0x38>
 8001b9e:	7908      	ldrb	r0, [r1, #4]
 8001ba0:	b960      	cbnz	r0, 8001bbc <Standard_SetInterface+0x38>
        || (pInformation->USBwValue1 != 0))
 8001ba2:	788d      	ldrb	r5, [r1, #2]
 8001ba4:	b955      	cbnz	r5, 8001bbc <Standard_SetInterface+0x38>
    {
      return  USB_UNSUPPORT;
    }
    else if (Re == USB_SUCCESS)
    {
      pUser_Standard_Requests->User_SetInterface();
 8001ba6:	4a08      	ldr	r2, [pc, #32]	; (8001bc8 <Standard_SetInterface+0x44>)
 8001ba8:	6811      	ldr	r1, [r2, #0]
 8001baa:	68cb      	ldr	r3, [r1, #12]
 8001bac:	4798      	blx	r3
      pInformation->Current_Interface = pInformation->USBwIndex0;
 8001bae:	6820      	ldr	r0, [r4, #0]
 8001bb0:	7942      	ldrb	r2, [r0, #5]
      pInformation->Current_AlternateSetting = pInformation->USBwValue0;
 8001bb2:	78c1      	ldrb	r1, [r0, #3]
      return  USB_UNSUPPORT;
    }
    else if (Re == USB_SUCCESS)
    {
      pUser_Standard_Requests->User_SetInterface();
      pInformation->Current_Interface = pInformation->USBwIndex0;
 8001bb4:	72c2      	strb	r2, [r0, #11]
      pInformation->Current_AlternateSetting = pInformation->USBwValue0;
 8001bb6:	7301      	strb	r1, [r0, #12]
      return USB_SUCCESS;
 8001bb8:	4628      	mov	r0, r5
 8001bba:	bd38      	pop	{r3, r4, r5, pc}
    }

  }

  return USB_UNSUPPORT;
 8001bbc:	2002      	movs	r0, #2
}
 8001bbe:	bd38      	pop	{r3, r4, r5, pc}
 8001bc0:	200006ec 	andcs	r0, r0, ip, ror #13
 8001bc4:	20000714 	andcs	r0, r0, r4, lsl r7
 8001bc8:	20000710 	andcs	r0, r0, r0, lsl r7

08001bcc <Standard_ClearFeature>:
* Output         : None.
* Return         : - Return USB_SUCCESS, if the request is performed.
*                  - Return USB_UNSUPPORT, if the request is invalid.
*******************************************************************************/
RESULT Standard_ClearFeature(void)
{
 8001bcc:	b510      	push	{r4, lr}
  u32     Type_Rec = Type_Recipient;
 8001bce:	4b32      	ldr	r3, [pc, #200]	; (8001c98 <Standard_ClearFeature+0xcc>)
 8001bd0:	681b      	ldr	r3, [r3, #0]
 8001bd2:	7818      	ldrb	r0, [r3, #0]
  u32     Status;


  if (Type_Rec == (STANDARD_REQUEST | DEVICE_RECIPIENT))
 8001bd4:	f010 007f 	ands.w	r0, r0, #127	; 0x7f
 8001bd8:	d104      	bne.n	8001be4 <Standard_ClearFeature+0x18>
  {/*Device Clear Feature*/
    ClrBit(pInformation->Current_Feature, 5);
 8001bda:	7a5a      	ldrb	r2, [r3, #9]
 8001bdc:	f022 0120 	bic.w	r1, r2, #32
 8001be0:	7259      	strb	r1, [r3, #9]
    return USB_SUCCESS;
 8001be2:	bd10      	pop	{r4, pc}
  }
  else if (Type_Rec == (STANDARD_REQUEST | ENDPOINT_RECIPIENT))
 8001be4:	2802      	cmp	r0, #2
 8001be6:	d155      	bne.n	8001c94 <Standard_ClearFeature+0xc8>
    DEVICE* pDev;
    u32 Related_Endpoint;
    u32 wIndex0;
    u32 rEP;

    if ((pInformation->USBwValue != ENDPOINT_STALL)
 8001be8:	885a      	ldrh	r2, [r3, #2]
 8001bea:	2a00      	cmp	r2, #0
 8001bec:	d153      	bne.n	8001c96 <Standard_ClearFeature+0xca>
        || (pInformation->USBwIndex1 != 0))
 8001bee:	7919      	ldrb	r1, [r3, #4]
 8001bf0:	2900      	cmp	r1, #0
 8001bf2:	d150      	bne.n	8001c96 <Standard_ClearFeature+0xca>
    {
      return USB_UNSUPPORT;
    }

    pDev = &Device_Table;
    wIndex0 = pInformation->USBwIndex0;
 8001bf4:	795a      	ldrb	r2, [r3, #5]
    rEP = wIndex0 & ~0x80;
 8001bf6:	f022 0080 	bic.w	r0, r2, #128	; 0x80
 8001bfa:	ea4f 0480 	mov.w	r4, r0, lsl #2

    if (ValBit(pInformation->USBwIndex0, 7))
    {
      /*Get Status of endpoint & stall the request if the related_ENdpoint
      is Disabled*/
      Status = _GetEPTxStatus(Related_Endpoint);
 8001bfe:	f104 4180 	add.w	r1, r4, #1073741824	; 0x40000000
 8001c02:	f501 44b8 	add.w	r4, r1, #23552	; 0x5c00
 8001c06:	6821      	ldr	r1, [r4, #0]
    else
    {
      Status = _GetEPRxStatus(Related_Endpoint);
    }

    if ((rEP >= pDev->Total_Endpoint) || (Status == 0)
 8001c08:	4c24      	ldr	r4, [pc, #144]	; (8001c9c <Standard_ClearFeature+0xd0>)
    pDev = &Device_Table;
    wIndex0 = pInformation->USBwIndex0;
    rEP = wIndex0 & ~0x80;
    Related_Endpoint = ENDP0 + rEP;

    if (ValBit(pInformation->USBwIndex0, 7))
 8001c0a:	f012 0f80 	tst.w	r2, #128	; 0x80
    else
    {
      Status = _GetEPRxStatus(Related_Endpoint);
    }

    if ((rEP >= pDev->Total_Endpoint) || (Status == 0)
 8001c0e:	7824      	ldrb	r4, [r4, #0]

    if (ValBit(pInformation->USBwIndex0, 7))
    {
      /*Get Status of endpoint & stall the request if the related_ENdpoint
      is Disabled*/
      Status = _GetEPTxStatus(Related_Endpoint);
 8001c10:	bf14      	ite	ne
 8001c12:	f001 0130 	andne.w	r1, r1, #48	; 0x30
    }
    else
    {
      Status = _GetEPRxStatus(Related_Endpoint);
 8001c16:	f401 5140 	andeq.w	r1, r1, #12288	; 0x3000
    }

    if ((rEP >= pDev->Total_Endpoint) || (Status == 0)
 8001c1a:	42a0      	cmp	r0, r4
 8001c1c:	d23a      	bcs.n	8001c94 <Standard_ClearFeature+0xc8>
 8001c1e:	2900      	cmp	r1, #0
 8001c20:	d038      	beq.n	8001c94 <Standard_ClearFeature+0xc8>
        || (pInformation->Current_Configuration == 0))
 8001c22:	7a9b      	ldrb	r3, [r3, #10]
 8001c24:	2b00      	cmp	r3, #0
 8001c26:	d035      	beq.n	8001c94 <Standard_ClearFeature+0xc8>
 8001c28:	0084      	lsls	r4, r0, #2
    {
      return USB_UNSUPPORT;
    }


    if (wIndex0 & 0x80)
 8001c2a:	f002 0280 	and.w	r2, r2, #128	; 0x80
    {
      /* IN endpoint */
      if (_GetTxStallStatus(Related_Endpoint ))
 8001c2e:	f104 4380 	add.w	r3, r4, #1073741824	; 0x40000000
    {
      return USB_UNSUPPORT;
    }


    if (wIndex0 & 0x80)
 8001c32:	b2d1      	uxtb	r1, r2
    {
      /* IN endpoint */
      if (_GetTxStallStatus(Related_Endpoint ))
 8001c34:	f503 44b8 	add.w	r4, r3, #23552	; 0x5c00
 8001c38:	6822      	ldr	r2, [r4, #0]
    {
      return USB_UNSUPPORT;
    }


    if (wIndex0 & 0x80)
 8001c3a:	b161      	cbz	r1, 8001c56 <Standard_ClearFeature+0x8a>
    {
      /* IN endpoint */
      if (_GetTxStallStatus(Related_Endpoint ))
 8001c3c:	f002 0230 	and.w	r2, r2, #48	; 0x30
 8001c40:	2a10      	cmp	r2, #16
 8001c42:	d121      	bne.n	8001c88 <Standard_ClearFeature+0xbc>
      {
      #ifndef STM32F10X_CL
        ClearDTOG_TX(Related_Endpoint);
 8001c44:	b2c4      	uxtb	r4, r0
 8001c46:	4620      	mov	r0, r4
 8001c48:	f000 fba9 	bl	800239e <ClearDTOG_TX>
      #endif /* STM32F10X_CL */
        SetEPTxStatus(Related_Endpoint, EP_TX_VALID);
 8001c4c:	4620      	mov	r0, r4
 8001c4e:	2130      	movs	r1, #48	; 0x30
 8001c50:	f000 fb28 	bl	80022a4 <SetEPTxStatus>
 8001c54:	e018      	b.n	8001c88 <Standard_ClearFeature+0xbc>
      }
    }
    else
    {
      /* OUT endpoint */
      if (_GetRxStallStatus(Related_Endpoint))
 8001c56:	f402 5140 	and.w	r1, r2, #12288	; 0x3000
 8001c5a:	f5b1 5f80 	cmp.w	r1, #4096	; 0x1000
 8001c5e:	d113      	bne.n	8001c88 <Standard_ClearFeature+0xbc>
      {
        if (Related_Endpoint == ENDP0)
 8001c60:	b928      	cbnz	r0, 8001c6e <Standard_ClearFeature+0xa2>
        {
          /* After clear the STALL, enable the default endpoint receiver */
          SetEPRxCount(Related_Endpoint, Device_Property.MaxPacketSize);
 8001c62:	4b0f      	ldr	r3, [pc, #60]	; (8001ca0 <Standard_ClearFeature+0xd4>)
 8001c64:	f893 102c 	ldrb.w	r1, [r3, #44]	; 0x2c
 8001c68:	f000 fbf6 	bl	8002458 <SetEPRxCount>
 8001c6c:	e001      	b.n	8001c72 <Standard_ClearFeature+0xa6>
          _SetEPRxStatus(Related_Endpoint, EP_RX_VALID);
        }
        else
        {
        #ifndef STM32F10X_CL
          ClearDTOG_RX(Related_Endpoint);
 8001c6e:	f000 fb84 	bl	800237a <ClearDTOG_RX>
        #endif /* STM32F10X_CL */
          _SetEPRxStatus(Related_Endpoint, EP_RX_VALID);
 8001c72:	6820      	ldr	r0, [r4, #0]
 8001c74:	f64b 728f 	movw	r2, #49039	; 0xbf8f
 8001c78:	4002      	ands	r2, r0
 8001c7a:	f482 5140 	eor.w	r1, r2, #12288	; 0x3000
 8001c7e:	f441 4300 	orr.w	r3, r1, #32768	; 0x8000
 8001c82:	f043 0080 	orr.w	r0, r3, #128	; 0x80
 8001c86:	6020      	str	r0, [r4, #0]
        }
      }
    }
    pUser_Standard_Requests->User_ClearFeature();
 8001c88:	4906      	ldr	r1, [pc, #24]	; (8001ca4 <Standard_ClearFeature+0xd8>)
 8001c8a:	680b      	ldr	r3, [r1, #0]
 8001c8c:	6958      	ldr	r0, [r3, #20]
 8001c8e:	4780      	blx	r0
    return USB_SUCCESS;
 8001c90:	2000      	movs	r0, #0
 8001c92:	bd10      	pop	{r4, pc}
  }

  return USB_UNSUPPORT;
 8001c94:	2002      	movs	r0, #2
}
 8001c96:	bd10      	pop	{r4, pc}
 8001c98:	20000714 	andcs	r0, r0, r4, lsl r7
 8001c9c:	200000e0 	andcs	r0, r0, r0, ror #1
 8001ca0:	2000008c 	andcs	r0, r0, ip, lsl #1
 8001ca4:	20000710 	andcs	r0, r0, r0, lsl r7

08001ca8 <Standard_SetEndPointFeature>:
* Output         : None.
* Return         : - Return USB_SUCCESS, if the request is performed.
*                  - Return USB_UNSUPPORT, if the request is invalid.
*******************************************************************************/
RESULT Standard_SetEndPointFeature(void)
{
 8001ca8:	b510      	push	{r4, lr}
  u32    wIndex0;
  u32    Related_Endpoint;
  u32    rEP;
  u32    Status;

  wIndex0 = pInformation->USBwIndex0;
 8001caa:	4b1f      	ldr	r3, [pc, #124]	; (8001d28 <Standard_SetEndPointFeature+0x80>)
 8001cac:	6819      	ldr	r1, [r3, #0]
 8001cae:	794a      	ldrb	r2, [r1, #5]
  rEP = wIndex0 & ~0x80;
 8001cb0:	f022 0380 	bic.w	r3, r2, #128	; 0x80
 8001cb4:	ea4f 0083 	mov.w	r0, r3, lsl #2

  if (ValBit(pInformation->USBwIndex0, 7))
  {
    /* get Status of endpoint & stall the request if the related_ENdpoint
    is Disabled*/
    Status = _GetEPTxStatus(Related_Endpoint);
 8001cb8:	f100 4480 	add.w	r4, r0, #1073741824	; 0x40000000
 8001cbc:	f504 40b8 	add.w	r0, r4, #23552	; 0x5c00
  else
  {
    Status = _GetEPRxStatus(Related_Endpoint);
  }

  if (Related_Endpoint >= Device_Table.Total_Endpoint
 8001cc0:	4c1a      	ldr	r4, [pc, #104]	; (8001d2c <Standard_SetEndPointFeature+0x84>)

  if (ValBit(pInformation->USBwIndex0, 7))
  {
    /* get Status of endpoint & stall the request if the related_ENdpoint
    is Disabled*/
    Status = _GetEPTxStatus(Related_Endpoint);
 8001cc2:	6800      	ldr	r0, [r0, #0]
  else
  {
    Status = _GetEPRxStatus(Related_Endpoint);
  }

  if (Related_Endpoint >= Device_Table.Total_Endpoint
 8001cc4:	7824      	ldrb	r4, [r4, #0]

  wIndex0 = pInformation->USBwIndex0;
  rEP = wIndex0 & ~0x80;
  Related_Endpoint = ENDP0 + rEP;

  if (ValBit(pInformation->USBwIndex0, 7))
 8001cc6:	f012 0f80 	tst.w	r2, #128	; 0x80
  {
    /* get Status of endpoint & stall the request if the related_ENdpoint
    is Disabled*/
    Status = _GetEPTxStatus(Related_Endpoint);
 8001cca:	bf14      	ite	ne
 8001ccc:	f000 0030 	andne.w	r0, r0, #48	; 0x30
  }
  else
  {
    Status = _GetEPRxStatus(Related_Endpoint);
 8001cd0:	f400 5040 	andeq.w	r0, r0, #12288	; 0x3000
  }

  if (Related_Endpoint >= Device_Table.Total_Endpoint
 8001cd4:	42a3      	cmp	r3, r4
 8001cd6:	d224      	bcs.n	8001d22 <Standard_SetEndPointFeature+0x7a>
      || pInformation->USBwValue != 0 || Status == 0
 8001cd8:	884c      	ldrh	r4, [r1, #2]
 8001cda:	bb14      	cbnz	r4, 8001d22 <Standard_SetEndPointFeature+0x7a>
 8001cdc:	b308      	cbz	r0, 8001d22 <Standard_SetEndPointFeature+0x7a>
      || pInformation->Current_Configuration == 0)
 8001cde:	7a89      	ldrb	r1, [r1, #10]
 8001ce0:	b1f9      	cbz	r1, 8001d22 <Standard_SetEndPointFeature+0x7a>
 8001ce2:	009b      	lsls	r3, r3, #2
  else
  {
    if (wIndex0 & 0x80)
    {
      /* IN endpoint */
      _SetEPTxStatus(Related_Endpoint, EP_TX_STALL);
 8001ce4:	f103 4180 	add.w	r1, r3, #1073741824	; 0x40000000
  {
    return USB_UNSUPPORT;
  }
  else
  {
    if (wIndex0 & 0x80)
 8001ce8:	f002 0280 	and.w	r2, r2, #128	; 0x80
    {
      /* IN endpoint */
      _SetEPTxStatus(Related_Endpoint, EP_TX_STALL);
 8001cec:	f501 43b8 	add.w	r3, r1, #23552	; 0x5c00
  {
    return USB_UNSUPPORT;
  }
  else
  {
    if (wIndex0 & 0x80)
 8001cf0:	b2d0      	uxtb	r0, r2
    {
      /* IN endpoint */
      _SetEPTxStatus(Related_Endpoint, EP_TX_STALL);
 8001cf2:	6819      	ldr	r1, [r3, #0]
  {
    return USB_UNSUPPORT;
  }
  else
  {
    if (wIndex0 & 0x80)
 8001cf4:	b128      	cbz	r0, 8001d02 <Standard_SetEndPointFeature+0x5a>
    {
      /* IN endpoint */
      _SetEPTxStatus(Related_Endpoint, EP_TX_STALL);
 8001cf6:	f648 72bf 	movw	r2, #36799	; 0x8fbf
 8001cfa:	400a      	ands	r2, r1
 8001cfc:	f082 0010 	eor.w	r0, r2, #16
 8001d00:	e004      	b.n	8001d0c <Standard_SetEndPointFeature+0x64>
    }

    else
    {
      /* OUT endpoint */
      _SetEPRxStatus(Related_Endpoint, EP_RX_STALL);
 8001d02:	f64b 728f 	movw	r2, #49039	; 0xbf8f
 8001d06:	400a      	ands	r2, r1
 8001d08:	f482 5080 	eor.w	r0, r2, #4096	; 0x1000
 8001d0c:	f440 4100 	orr.w	r1, r0, #32768	; 0x8000
 8001d10:	f041 0080 	orr.w	r0, r1, #128	; 0x80
 8001d14:	6018      	str	r0, [r3, #0]
    }
  }
  pUser_Standard_Requests->User_SetEndPointFeature();
 8001d16:	4b06      	ldr	r3, [pc, #24]	; (8001d30 <Standard_SetEndPointFeature+0x88>)
 8001d18:	681a      	ldr	r2, [r3, #0]
 8001d1a:	6991      	ldr	r1, [r2, #24]
 8001d1c:	4788      	blx	r1
  return USB_SUCCESS;
 8001d1e:	2000      	movs	r0, #0
 8001d20:	bd10      	pop	{r4, pc}

  if (Related_Endpoint >= Device_Table.Total_Endpoint
      || pInformation->USBwValue != 0 || Status == 0
      || pInformation->Current_Configuration == 0)
  {
    return USB_UNSUPPORT;
 8001d22:	2002      	movs	r0, #2
      _SetEPRxStatus(Related_Endpoint, EP_RX_STALL);
    }
  }
  pUser_Standard_Requests->User_SetEndPointFeature();
  return USB_SUCCESS;
}
 8001d24:	bd10      	pop	{r4, pc}
 8001d26:	bf00      	nop
 8001d28:	20000714 	andcs	r0, r0, r4, lsl r7
 8001d2c:	200000e0 	andcs	r0, r0, r0, ror #1
 8001d30:	20000710 	andcs	r0, r0, r0, lsl r7

08001d34 <Standard_SetDeviceFeature>:
* Output         : None.
* Return         : - Return USB_SUCCESS, if the request is performed.
*                  - Return USB_UNSUPPORT, if the request is invalid.
*******************************************************************************/
RESULT Standard_SetDeviceFeature(void)
{
 8001d34:	b508      	push	{r3, lr}
  SetBit(pInformation->Current_Feature, 5);
 8001d36:	4b06      	ldr	r3, [pc, #24]	; (8001d50 <Standard_SetDeviceFeature+0x1c>)
 8001d38:	6818      	ldr	r0, [r3, #0]
  pUser_Standard_Requests->User_SetDeviceFeature();
 8001d3a:	4b06      	ldr	r3, [pc, #24]	; (8001d54 <Standard_SetDeviceFeature+0x20>)
* Return         : - Return USB_SUCCESS, if the request is performed.
*                  - Return USB_UNSUPPORT, if the request is invalid.
*******************************************************************************/
RESULT Standard_SetDeviceFeature(void)
{
  SetBit(pInformation->Current_Feature, 5);
 8001d3c:	7a42      	ldrb	r2, [r0, #9]
 8001d3e:	f042 0120 	orr.w	r1, r2, #32
 8001d42:	7241      	strb	r1, [r0, #9]
  pUser_Standard_Requests->User_SetDeviceFeature();
 8001d44:	6818      	ldr	r0, [r3, #0]
 8001d46:	69c2      	ldr	r2, [r0, #28]
 8001d48:	4790      	blx	r2
  return USB_SUCCESS;
}
 8001d4a:	2000      	movs	r0, #0
 8001d4c:	bd08      	pop	{r3, pc}
 8001d4e:	bf00      	nop
 8001d50:	20000714 	andcs	r0, r0, r4, lsl r7
 8001d54:	20000710 	andcs	r0, r0, r0, lsl r7

08001d58 <Standard_GetDescriptorData>:
*******************************************************************************/
u8 *Standard_GetDescriptorData(u16 Length, ONE_DESCRIPTOR *pDesc)
{
  u32  wOffset;

  wOffset = pInformation->Ctrl_Info.Usb_wOffset;
 8001d58:	4b05      	ldr	r3, [pc, #20]	; (8001d70 <Standard_GetDescriptorData+0x18>)
 8001d5a:	681a      	ldr	r2, [r3, #0]
 8001d5c:	8a53      	ldrh	r3, [r2, #18]
  if (Length == 0)
 8001d5e:	b918      	cbnz	r0, 8001d68 <Standard_GetDescriptorData+0x10>
  {
    pInformation->Ctrl_Info.Usb_wLength = pDesc->Descriptor_Size - wOffset;
 8001d60:	8889      	ldrh	r1, [r1, #4]
 8001d62:	1acb      	subs	r3, r1, r3
 8001d64:	8213      	strh	r3, [r2, #16]
    return 0;
 8001d66:	4770      	bx	lr
  }

  return pDesc->Descriptor + wOffset;
 8001d68:	6808      	ldr	r0, [r1, #0]
 8001d6a:	18c0      	adds	r0, r0, r3
}
 8001d6c:	4770      	bx	lr
 8001d6e:	bf00      	nop
 8001d70:	20000714 	andcs	r0, r0, r4, lsl r7

08001d74 <Post0_Process>:
* Output         : None.
* Return         : - 0 if the control State is in PAUSE
*                  - 1 if not.
*******************************************************************************/
u8 Post0_Process(void)
{
 8001d74:	b508      	push	{r3, lr}
#ifdef STM32F10X_CL  
  USB_OTG_EP *ep;
#endif /* STM32F10X_CL */
      
  SetEPRxCount(ENDP0, Device_Property.MaxPacketSize);
 8001d76:	4b0b      	ldr	r3, [pc, #44]	; (8001da4 <Post0_Process+0x30>)
 8001d78:	2000      	movs	r0, #0
 8001d7a:	f893 102c 	ldrb.w	r1, [r3, #44]	; 0x2c
 8001d7e:	f000 fb6b 	bl	8002458 <SetEPRxCount>

  if (pInformation->ControlState == STALLED)
 8001d82:	4809      	ldr	r0, [pc, #36]	; (8001da8 <Post0_Process+0x34>)
 8001d84:	6801      	ldr	r1, [r0, #0]
 8001d86:	7a08      	ldrb	r0, [r1, #8]
 8001d88:	2808      	cmp	r0, #8
 8001d8a:	d106      	bne.n	8001d9a <Post0_Process+0x26>
  {
    vSetEPRxStatus(EP_RX_STALL);
 8001d8c:	4b07      	ldr	r3, [pc, #28]	; (8001dac <Post0_Process+0x38>)
 8001d8e:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001d92:	801a      	strh	r2, [r3, #0]
    vSetEPTxStatus(EP_TX_STALL);
 8001d94:	4a06      	ldr	r2, [pc, #24]	; (8001db0 <Post0_Process+0x3c>)
 8001d96:	2110      	movs	r1, #16
 8001d98:	8011      	strh	r1, [r2, #0]
    OTGD_FS_EP0StartXfer(ep);    
  }  
#endif /* STM32F10X_CL */

  return (pInformation->ControlState == PAUSE);
}
 8001d9a:	f1b0 0309 	subs.w	r3, r0, #9
 8001d9e:	4258      	negs	r0, r3
 8001da0:	4158      	adcs	r0, r3
 8001da2:	bd08      	pop	{r3, pc}
 8001da4:	2000008c 	andcs	r0, r0, ip, lsl #1
 8001da8:	20000714 	andcs	r0, r0, r4, lsl r7
 8001dac:	2000071c 	andcs	r0, r0, ip, lsl r7
 8001db0:	2000071e 	andcs	r0, r0, lr, lsl r7

08001db4 <Out0_Process>:
* Input          : None.
* Output         : None.
* Return         : Post0_Process.
*******************************************************************************/
u8 Out0_Process(void)
{
 8001db4:	b570      	push	{r4, r5, r6, lr}
  u32 ControlState = pInformation->ControlState;
 8001db6:	4b2e      	ldr	r3, [pc, #184]	; (8001e70 <Out0_Process+0xbc>)
 8001db8:	681c      	ldr	r4, [r3, #0]
 8001dba:	7a20      	ldrb	r0, [r4, #8]

  if ((ControlState == IN_DATA) || (ControlState == LAST_IN_DATA))
 8001dbc:	2802      	cmp	r0, #2
 8001dbe:	d04f      	beq.n	8001e60 <Out0_Process+0xac>
 8001dc0:	2804      	cmp	r0, #4
 8001dc2:	d04d      	beq.n	8001e60 <Out0_Process+0xac>
  {
    /* host aborts the transfer before finish */
    ControlState = STALLED;
  }
  else if ((ControlState == OUT_DATA) || (ControlState == LAST_OUT_DATA))
 8001dc4:	2803      	cmp	r0, #3
 8001dc6:	d001      	beq.n	8001dcc <Out0_Process+0x18>
 8001dc8:	2805      	cmp	r0, #5
 8001dca:	d143      	bne.n	8001e54 <Out0_Process+0xa0>
  ENDPOINT_INFO *pEPinfo = &pInformation->Ctrl_Info;
  u32 save_rLength;

  save_rLength = pEPinfo->Usb_rLength;

  if (pEPinfo->CopyData && save_rLength)
 8001dcc:	69a1      	ldr	r1, [r4, #24]
void DataStageOut(void)
{
  ENDPOINT_INFO *pEPinfo = &pInformation->Ctrl_Info;
  u32 save_rLength;

  save_rLength = pEPinfo->Usb_rLength;
 8001dce:	8a20      	ldrh	r0, [r4, #16]

  if (pEPinfo->CopyData && save_rLength)
 8001dd0:	b1a9      	cbz	r1, 8001dfe <Out0_Process+0x4a>
 8001dd2:	b1a0      	cbz	r0, 8001dfe <Out0_Process+0x4a>
  {
    u8 *Buffer;
    u32 Length;

    Length = pEPinfo->PacketSize;
 8001dd4:	8aa5      	ldrh	r5, [r4, #20]
    if (Length > save_rLength)
    {
      Length = save_rLength;
    }

    Buffer = (*pEPinfo->CopyData)(Length);
 8001dd6:	4285      	cmp	r5, r0
 8001dd8:	bf28      	it	cs
 8001dda:	4605      	movcs	r5, r0
 8001ddc:	4628      	mov	r0, r5
 8001dde:	4788      	blx	r1
    pEPinfo->Usb_rLength -= Length;
 8001de0:	8a22      	ldrh	r2, [r4, #16]
    if (Length > save_rLength)
    {
      Length = save_rLength;
    }

    Buffer = (*pEPinfo->CopyData)(Length);
 8001de2:	4606      	mov	r6, r0
    pEPinfo->Usb_rLength -= Length;
    pEPinfo->Usb_rOffset += Length;
 8001de4:	8a60      	ldrh	r0, [r4, #18]
    {
      Length = save_rLength;
    }

    Buffer = (*pEPinfo->CopyData)(Length);
    pEPinfo->Usb_rLength -= Length;
 8001de6:	1b53      	subs	r3, r2, r5
    pEPinfo->Usb_rOffset += Length;
 8001de8:	1829      	adds	r1, r5, r0
 8001dea:	8261      	strh	r1, [r4, #18]
    {
      Length = save_rLength;
    }

    Buffer = (*pEPinfo->CopyData)(Length);
    pEPinfo->Usb_rLength -= Length;
 8001dec:	8223      	strh	r3, [r4, #16]
    pEPinfo->Usb_rOffset += Length;

  #ifdef STM32F10X_CL  
    PCD_EP_Read(ENDP0, Buffer, Length); 
  #else  
    PMAToUserBufferCopy(Buffer, GetEPRxAddr(ENDP0), Length);
 8001dee:	2000      	movs	r0, #0
 8001df0:	f000 fb16 	bl	8002420 <GetEPRxAddr>
 8001df4:	462a      	mov	r2, r5
 8001df6:	4601      	mov	r1, r0
 8001df8:	4630      	mov	r0, r6
 8001dfa:	f000 fa2d 	bl	8002258 <PMAToUserBufferCopy>
  #endif  /* STM32F10X_CL */
  }

  if (pEPinfo->Usb_rLength != 0)
 8001dfe:	8a22      	ldrh	r2, [r4, #16]
 8001e00:	b152      	cbz	r2, 8001e18 <Out0_Process+0x64>
  {
    vSetEPRxStatus(EP_RX_VALID);/* re-enable for next data reception */
 8001e02:	4b1c      	ldr	r3, [pc, #112]	; (8001e74 <Out0_Process+0xc0>)
 8001e04:	f44f 5040 	mov.w	r0, #12288	; 0x3000
 8001e08:	8018      	strh	r0, [r3, #0]
    SetEPTxCount(ENDP0, 0);
 8001e0a:	2000      	movs	r0, #0
 8001e0c:	4601      	mov	r1, r0
 8001e0e:	f000 fb15 	bl	800243c <SetEPTxCount>
    vSetEPTxStatus(EP_TX_VALID);/* Expect the host to abort the data OUT stage */
 8001e12:	4a19      	ldr	r2, [pc, #100]	; (8001e78 <Out0_Process+0xc4>)
 8001e14:	2130      	movs	r1, #48	; 0x30
 8001e16:	8011      	strh	r1, [r2, #0]
  }
  /* Set the next State*/
  if (pEPinfo->Usb_rLength >= pEPinfo->PacketSize)
 8001e18:	8a20      	ldrh	r0, [r4, #16]
 8001e1a:	8aa3      	ldrh	r3, [r4, #20]
 8001e1c:	4914      	ldr	r1, [pc, #80]	; (8001e70 <Out0_Process+0xbc>)
 8001e1e:	4283      	cmp	r3, r0
 8001e20:	d802      	bhi.n	8001e28 <Out0_Process+0x74>
  {
    pInformation->ControlState = OUT_DATA;
 8001e22:	680b      	ldr	r3, [r1, #0]
 8001e24:	2203      	movs	r2, #3
 8001e26:	e002      	b.n	8001e2e <Out0_Process+0x7a>
  }
  else
  {
    if (pEPinfo->Usb_rLength > 0)
 8001e28:	b118      	cbz	r0, 8001e32 <Out0_Process+0x7e>
    {
      pInformation->ControlState = LAST_OUT_DATA;
 8001e2a:	680b      	ldr	r3, [r1, #0]
 8001e2c:	2205      	movs	r2, #5
 8001e2e:	721a      	strb	r2, [r3, #8]
 8001e30:	e00c      	b.n	8001e4c <Out0_Process+0x98>
    }
    else if (pEPinfo->Usb_rLength == 0)
    {
      pInformation->ControlState = WAIT_STATUS_IN;
 8001e32:	680a      	ldr	r2, [r1, #0]
 8001e34:	2306      	movs	r3, #6
      USB_StatusIn();
 8001e36:	4911      	ldr	r1, [pc, #68]	; (8001e7c <Out0_Process+0xc8>)
    {
      pInformation->ControlState = LAST_OUT_DATA;
    }
    else if (pEPinfo->Usb_rLength == 0)
    {
      pInformation->ControlState = WAIT_STATUS_IN;
 8001e38:	7213      	strb	r3, [r2, #8]
      USB_StatusIn();
 8001e3a:	680a      	ldr	r2, [r1, #0]
 8001e3c:	4910      	ldr	r1, [pc, #64]	; (8001e80 <Out0_Process+0xcc>)
* Output         : None.
* Return         : None.
*******************************************************************************/
void NOP_Process(void)
{
}
 8001e3e:	b293      	uxth	r3, r2
      pInformation->ControlState = LAST_OUT_DATA;
    }
    else if (pEPinfo->Usb_rLength == 0)
    {
      pInformation->ControlState = WAIT_STATUS_IN;
      USB_StatusIn();
 8001e40:	185a      	adds	r2, r3, r1
 8001e42:	0053      	lsls	r3, r2, #1
 8001e44:	490c      	ldr	r1, [pc, #48]	; (8001e78 <Out0_Process+0xc4>)
 8001e46:	6018      	str	r0, [r3, #0]
 8001e48:	2030      	movs	r0, #48	; 0x30
 8001e4a:	8008      	strh	r0, [r1, #0]
    ControlState = STALLED;
  }
  else if ((ControlState == OUT_DATA) || (ControlState == LAST_OUT_DATA))
  {
    DataStageOut();
    ControlState = pInformation->ControlState; /* may be changed outside the function */
 8001e4c:	4808      	ldr	r0, [pc, #32]	; (8001e70 <Out0_Process+0xbc>)
 8001e4e:	6801      	ldr	r1, [r0, #0]
 8001e50:	7a0b      	ldrb	r3, [r1, #8]
 8001e52:	e006      	b.n	8001e62 <Out0_Process+0xae>
  }

  else if (ControlState == WAIT_STATUS_OUT)
 8001e54:	2807      	cmp	r0, #7
 8001e56:	d103      	bne.n	8001e60 <Out0_Process+0xac>
  {
    (*pProperty->Process_Status_OUT)();
 8001e58:	490a      	ldr	r1, [pc, #40]	; (8001e84 <Out0_Process+0xd0>)
 8001e5a:	680a      	ldr	r2, [r1, #0]
 8001e5c:	68d3      	ldr	r3, [r2, #12]
 8001e5e:	4798      	blx	r3
  u32 ControlState = pInformation->ControlState;

  if ((ControlState == IN_DATA) || (ControlState == LAST_IN_DATA))
  {
    /* host aborts the transfer before finish */
    ControlState = STALLED;
 8001e60:	2308      	movs	r3, #8
  else
  {
    ControlState = STALLED;
  }

  pInformation->ControlState = ControlState;
 8001e62:	4a03      	ldr	r2, [pc, #12]	; (8001e70 <Out0_Process+0xbc>)
 8001e64:	6810      	ldr	r0, [r2, #0]
 8001e66:	7203      	strb	r3, [r0, #8]

  return Post0_Process();
}
 8001e68:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    ControlState = STALLED;
  }

  pInformation->ControlState = ControlState;

  return Post0_Process();
 8001e6c:	f7ff bf82 	b.w	8001d74 <Post0_Process>
 8001e70:	20000714 	andcs	r0, r0, r4, lsl r7
 8001e74:	2000071c 	andcs	r0, r0, ip, lsl r7
 8001e78:	2000071e 	andcs	r0, r0, lr, lsl r7
 8001e7c:	40005c50 	andmi	r5, r0, r0, asr ip
 8001e80:	20003002 	andcs	r3, r0, r2
 8001e84:	200006ec 	andcs	r0, r0, ip, ror #13

08001e88 <Setup0_Process>:
  ep = PCD_GetOutEP(ENDP0);
  pBuf.b = ep->xfer_buff;
#else  
  u16 offset = 1;
  
  pBuf.b = PMAAddr + (u8 *)(_GetEPRxAddr(ENDP0) * 2); /* *2 for 32 bits addr */
 8001e88:	4b94      	ldr	r3, [pc, #592]	; (80020dc <Setup0_Process+0x254>)
* Input          : None.
* Output         : None.
* Return         : Post0_Process.
*******************************************************************************/
u8 Setup0_Process(void)
{
 8001e8a:	b573      	push	{r0, r1, r4, r5, r6, lr}
  ep = PCD_GetOutEP(ENDP0);
  pBuf.b = ep->xfer_buff;
#else  
  u16 offset = 1;
  
  pBuf.b = PMAAddr + (u8 *)(_GetEPRxAddr(ENDP0) * 2); /* *2 for 32 bits addr */
 8001e8c:	681a      	ldr	r2, [r3, #0]
 8001e8e:	4994      	ldr	r1, [pc, #592]	; (80020e0 <Setup0_Process+0x258>)
* Output         : None.
* Return         : None.
*******************************************************************************/
void NOP_Process(void)
{
}
 8001e90:	b290      	uxth	r0, r2
  ep = PCD_GetOutEP(ENDP0);
  pBuf.b = ep->xfer_buff;
#else  
  u16 offset = 1;
  
  pBuf.b = PMAAddr + (u8 *)(_GetEPRxAddr(ENDP0) * 2); /* *2 for 32 bits addr */
 8001e92:	1844      	adds	r4, r0, r1
#endif /* STM32F10X_CL */

  if (pInformation->ControlState != PAUSE)
 8001e94:	4e93      	ldr	r6, [pc, #588]	; (80020e4 <Setup0_Process+0x25c>)
  ep = PCD_GetOutEP(ENDP0);
  pBuf.b = ep->xfer_buff;
#else  
  u16 offset = 1;
  
  pBuf.b = PMAAddr + (u8 *)(_GetEPRxAddr(ENDP0) * 2); /* *2 for 32 bits addr */
 8001e96:	0065      	lsls	r5, r4, #1
 8001e98:	682a      	ldr	r2, [r5, #0]
#endif /* STM32F10X_CL */

  if (pInformation->ControlState != PAUSE)
 8001e9a:	6835      	ldr	r5, [r6, #0]
 8001e9c:	7a2b      	ldrb	r3, [r5, #8]
 8001e9e:	2b09      	cmp	r3, #9
 8001ea0:	d015      	beq.n	8001ece <Setup0_Process+0x46>
* Output         : None.
* Return         : None.
*******************************************************************************/
void NOP_Process(void)
{
}
 8001ea2:	b290      	uxth	r0, r2
  ep = PCD_GetOutEP(ENDP0);
  pBuf.b = ep->xfer_buff;
#else  
  u16 offset = 1;
  
  pBuf.b = PMAAddr + (u8 *)(_GetEPRxAddr(ENDP0) * 2); /* *2 for 32 bits addr */
 8001ea4:	0041      	lsls	r1, r0, #1
 8001ea6:	f101 4480 	add.w	r4, r1, #1073741824	; 0x40000000
 8001eaa:	f504 44c0 	add.w	r4, r4, #24576	; 0x6000
#endif /* STM32F10X_CL */

  if (pInformation->ControlState != PAUSE)
  {
    pInformation->USBbmRequestType = *pBuf.b++; /* bmRequestType */
 8001eae:	7822      	ldrb	r2, [r4, #0]
 8001eb0:	702a      	strb	r2, [r5, #0]
    pInformation->USBbRequest = *pBuf.b++; /* bRequest */
 8001eb2:	7863      	ldrb	r3, [r4, #1]
 8001eb4:	706b      	strb	r3, [r5, #1]
    pBuf.w += offset;  /* word not accessed because of 32 bits addressing */
    pInformation->USBwValue = ByteSwap(*pBuf.w++); /* wValue */
 8001eb6:	88a0      	ldrh	r0, [r4, #4]
 8001eb8:	f000 fafc 	bl	80024b4 <ByteSwap>
 8001ebc:	8068      	strh	r0, [r5, #2]
    pBuf.w += offset;  /* word not accessed because of 32 bits addressing */
    pInformation->USBwIndex  = ByteSwap(*pBuf.w++); /* wIndex */
 8001ebe:	8920      	ldrh	r0, [r4, #8]
 8001ec0:	6835      	ldr	r5, [r6, #0]
 8001ec2:	f000 faf7 	bl	80024b4 <ByteSwap>
 8001ec6:	80a8      	strh	r0, [r5, #4]
    pBuf.w += offset;  /* word not accessed because of 32 bits addressing */
    pInformation->USBwLength = *pBuf.w; /* wLength */
 8001ec8:	89a0      	ldrh	r0, [r4, #12]
 8001eca:	6831      	ldr	r1, [r6, #0]
 8001ecc:	80c8      	strh	r0, [r1, #6]
  }

  pInformation->ControlState = SETTING_UP;
 8001ece:	4d85      	ldr	r5, [pc, #532]	; (80020e4 <Setup0_Process+0x25c>)
 8001ed0:	2401      	movs	r4, #1
 8001ed2:	682b      	ldr	r3, [r5, #0]
  if (pInformation->USBwLength == 0)
 8001ed4:	88da      	ldrh	r2, [r3, #6]
    pInformation->USBwIndex  = ByteSwap(*pBuf.w++); /* wIndex */
    pBuf.w += offset;  /* word not accessed because of 32 bits addressing */
    pInformation->USBwLength = *pBuf.w; /* wLength */
  }

  pInformation->ControlState = SETTING_UP;
 8001ed6:	721c      	strb	r4, [r3, #8]
 8001ed8:	785c      	ldrb	r4, [r3, #1]
  if (pInformation->USBwLength == 0)
 8001eda:	2a00      	cmp	r2, #0
 8001edc:	d16a      	bne.n	8001fb4 <Setup0_Process+0x12c>
{
  RESULT Result = USB_UNSUPPORT;
  u32 RequestNo = pInformation->USBbRequest;
  u32 ControlState;

  if (Type_Recipient == (STANDARD_REQUEST | DEVICE_RECIPIENT))
 8001ede:	7818      	ldrb	r0, [r3, #0]
 8001ee0:	f010 027f 	ands.w	r2, r0, #127	; 0x7f
 8001ee4:	d13e      	bne.n	8001f64 <Setup0_Process+0xdc>
  {
    /* Device Request*/
    /* SET_CONFIGURATION*/
    if (RequestNo == SET_CONFIGURATION)
 8001ee6:	2c09      	cmp	r4, #9
 8001ee8:	d102      	bne.n	8001ef0 <Setup0_Process+0x68>
    {
      Result = Standard_SetConfiguration();
 8001eea:	f7ff fe2f 	bl	8001b4c <Standard_SetConfiguration>
 8001eee:	e04b      	b.n	8001f88 <Setup0_Process+0x100>
    }

    /*SET ADDRESS*/
    else if (RequestNo == SET_ADDRESS)
 8001ef0:	2c05      	cmp	r4, #5
 8001ef2:	d10f      	bne.n	8001f14 <Setup0_Process+0x8c>
    {
      if ((pInformation->USBwValue0 > 127) || (pInformation->USBwValue1 != 0)
 8001ef4:	f993 2003 	ldrsb.w	r2, [r3, #3]
 8001ef8:	2a00      	cmp	r2, #0
 8001efa:	da01      	bge.n	8001f00 <Setup0_Process+0x78>
          || (pInformation->USBwIndex != 0)
          || (pInformation->Current_Configuration != 0))
        /* Device Address should be 127 or less*/
      {
        ControlState = STALLED;
 8001efc:	2108      	movs	r1, #8
 8001efe:	e055      	b.n	8001fac <Setup0_Process+0x124>
    }

    /*SET ADDRESS*/
    else if (RequestNo == SET_ADDRESS)
    {
      if ((pInformation->USBwValue0 > 127) || (pInformation->USBwValue1 != 0)
 8001f00:	7899      	ldrb	r1, [r3, #2]
 8001f02:	2900      	cmp	r1, #0
 8001f04:	d1fa      	bne.n	8001efc <Setup0_Process+0x74>
          || (pInformation->USBwIndex != 0)
 8001f06:	8898      	ldrh	r0, [r3, #4]
 8001f08:	2800      	cmp	r0, #0
 8001f0a:	d1f7      	bne.n	8001efc <Setup0_Process+0x74>
          || (pInformation->Current_Configuration != 0))
 8001f0c:	7a9b      	ldrb	r3, [r3, #10]
 8001f0e:	2b00      	cmp	r3, #0
 8001f10:	d03e      	beq.n	8001f90 <Setup0_Process+0x108>
 8001f12:	e7f3      	b.n	8001efc <Setup0_Process+0x74>
         SetDeviceAddress(pInformation->USBwValue0);
      #endif  /* STM32F10X_CL */
      }
    }
    /*SET FEATURE for Device*/
    else if (RequestNo == SET_FEATURE)
 8001f14:	2c03      	cmp	r4, #3
 8001f16:	d116      	bne.n	8001f46 <Setup0_Process+0xbe>
    {
      if ((pInformation->USBwValue0 == DEVICE_REMOTE_WAKEUP)
 8001f18:	78d8      	ldrb	r0, [r3, #3]
 8001f1a:	2801      	cmp	r0, #1
 8001f1c:	d007      	beq.n	8001f2e <Setup0_Process+0xa6>
  }


  if (Result != USB_SUCCESS)
  {
    Result = (*pProperty->Class_NoData_Setup)(RequestNo);
 8001f1e:	4a72      	ldr	r2, [pc, #456]	; (80020e8 <Setup0_Process+0x260>)
 8001f20:	4620      	mov	r0, r4
 8001f22:	6811      	ldr	r1, [r2, #0]
 8001f24:	694b      	ldr	r3, [r1, #20]
 8001f26:	4798      	blx	r3
    if (Result == USB_NOT_READY)
 8001f28:	2803      	cmp	r0, #3
 8001f2a:	d12f      	bne.n	8001f8c <Setup0_Process+0x104>
 8001f2c:	e03d      	b.n	8001faa <Setup0_Process+0x122>
    }
    /*SET FEATURE for Device*/
    else if (RequestNo == SET_FEATURE)
    {
      if ((pInformation->USBwValue0 == DEVICE_REMOTE_WAKEUP)
          && (pInformation->USBwIndex == 0)
 8001f2e:	889a      	ldrh	r2, [r3, #4]
 8001f30:	2a00      	cmp	r2, #0
 8001f32:	d1f4      	bne.n	8001f1e <Setup0_Process+0x96>
          && (ValBit(pInformation->Current_Feature, 5)))
 8001f34:	7a5b      	ldrb	r3, [r3, #9]
 8001f36:	f003 0120 	and.w	r1, r3, #32
 8001f3a:	b2c8      	uxtb	r0, r1
 8001f3c:	2800      	cmp	r0, #0
 8001f3e:	d0ee      	beq.n	8001f1e <Setup0_Process+0x96>
      {
        Result = Standard_SetDeviceFeature();
 8001f40:	f7ff fef8 	bl	8001d34 <Standard_SetDeviceFeature>
 8001f44:	e020      	b.n	8001f88 <Setup0_Process+0x100>
      {
        Result = USB_UNSUPPORT;
      }
    }
    /*Clear FEATURE for Device */
    else if (RequestNo == CLEAR_FEATURE)
 8001f46:	2c01      	cmp	r4, #1
 8001f48:	d1e9      	bne.n	8001f1e <Setup0_Process+0x96>
    {
      if (pInformation->USBwValue0 == DEVICE_REMOTE_WAKEUP
 8001f4a:	78d9      	ldrb	r1, [r3, #3]
 8001f4c:	2901      	cmp	r1, #1
 8001f4e:	d1e6      	bne.n	8001f1e <Setup0_Process+0x96>
          && pInformation->USBwIndex == 0
 8001f50:	8898      	ldrh	r0, [r3, #4]
 8001f52:	2800      	cmp	r0, #0
 8001f54:	d1e3      	bne.n	8001f1e <Setup0_Process+0x96>
          && ValBit(pInformation->Current_Feature, 5))
 8001f56:	7a5b      	ldrb	r3, [r3, #9]
 8001f58:	f003 0220 	and.w	r2, r3, #32
 8001f5c:	b2d1      	uxtb	r1, r2
 8001f5e:	2900      	cmp	r1, #0
 8001f60:	d0dd      	beq.n	8001f1e <Setup0_Process+0x96>
 8001f62:	e00a      	b.n	8001f7a <Setup0_Process+0xf2>
    }

  }

  /* Interface Request*/
  else if (Type_Recipient == (STANDARD_REQUEST | INTERFACE_RECIPIENT))
 8001f64:	2a01      	cmp	r2, #1
 8001f66:	d104      	bne.n	8001f72 <Setup0_Process+0xea>
  {
    /*SET INTERFACE*/
    if (RequestNo == SET_INTERFACE)
 8001f68:	2c0b      	cmp	r4, #11
 8001f6a:	d1d8      	bne.n	8001f1e <Setup0_Process+0x96>
    {
      Result = Standard_SetInterface();
 8001f6c:	f7ff fe0a 	bl	8001b84 <Standard_SetInterface>
 8001f70:	e00a      	b.n	8001f88 <Setup0_Process+0x100>
    }
  }

  /* EndPoint Request*/
  else if (Type_Recipient == (STANDARD_REQUEST | ENDPOINT_RECIPIENT))
 8001f72:	2a02      	cmp	r2, #2
 8001f74:	d1d3      	bne.n	8001f1e <Setup0_Process+0x96>
  {
    /*CLEAR FEATURE for EndPoint*/
    if (RequestNo == CLEAR_FEATURE)
 8001f76:	2c01      	cmp	r4, #1
 8001f78:	d102      	bne.n	8001f80 <Setup0_Process+0xf8>
    {
      Result = Standard_ClearFeature();
 8001f7a:	f7ff fe27 	bl	8001bcc <Standard_ClearFeature>
 8001f7e:	e003      	b.n	8001f88 <Setup0_Process+0x100>
    }
    /* SET FEATURE for EndPoint*/
    else if (RequestNo == SET_FEATURE)
 8001f80:	2c03      	cmp	r4, #3
 8001f82:	d1cc      	bne.n	8001f1e <Setup0_Process+0x96>
    {
      Result = Standard_SetEndPointFeature();
 8001f84:	f7ff fe90 	bl	8001ca8 <Standard_SetEndPointFeature>
  {
    Result = USB_UNSUPPORT;
  }


  if (Result != USB_SUCCESS)
 8001f88:	b110      	cbz	r0, 8001f90 <Setup0_Process+0x108>
 8001f8a:	e7c8      	b.n	8001f1e <Setup0_Process+0x96>
      ControlState = PAUSE;
      goto exit_NoData_Setup0;
    }
  }

  if (Result != USB_SUCCESS)
 8001f8c:	2800      	cmp	r0, #0
 8001f8e:	d1b5      	bne.n	8001efc <Setup0_Process+0x74>
    goto exit_NoData_Setup0;
  }

  ControlState = WAIT_STATUS_IN;/* After no data stage SETUP */

  USB_StatusIn();
 8001f90:	4852      	ldr	r0, [pc, #328]	; (80020dc <Setup0_Process+0x254>)
 8001f92:	4b56      	ldr	r3, [pc, #344]	; (80020ec <Setup0_Process+0x264>)
 8001f94:	6802      	ldr	r2, [r0, #0]
* Output         : None.
* Return         : None.
*******************************************************************************/
void NOP_Process(void)
{
}
 8001f96:	b291      	uxth	r1, r2
    goto exit_NoData_Setup0;
  }

  ControlState = WAIT_STATUS_IN;/* After no data stage SETUP */

  USB_StatusIn();
 8001f98:	18c8      	adds	r0, r1, r3
 8001f9a:	4b55      	ldr	r3, [pc, #340]	; (80020f0 <Setup0_Process+0x268>)
 8001f9c:	0041      	lsls	r1, r0, #1
 8001f9e:	2200      	movs	r2, #0
 8001fa0:	2030      	movs	r0, #48	; 0x30
 8001fa2:	600a      	str	r2, [r1, #0]
 8001fa4:	8018      	strh	r0, [r3, #0]
  {
    ControlState = STALLED;
    goto exit_NoData_Setup0;
  }

  ControlState = WAIT_STATUS_IN;/* After no data stage SETUP */
 8001fa6:	2106      	movs	r1, #6
 8001fa8:	e000      	b.n	8001fac <Setup0_Process+0x124>
  if (Result != USB_SUCCESS)
  {
    Result = (*pProperty->Class_NoData_Setup)(RequestNo);
    if (Result == USB_NOT_READY)
    {
      ControlState = PAUSE;
 8001faa:	2109      	movs	r1, #9
  ControlState = WAIT_STATUS_IN;/* After no data stage SETUP */

  USB_StatusIn();

exit_NoData_Setup0:
  pInformation->ControlState = ControlState;
 8001fac:	4a4d      	ldr	r2, [pc, #308]	; (80020e4 <Setup0_Process+0x25c>)
 8001fae:	6810      	ldr	r0, [r2, #0]
 8001fb0:	7201      	strb	r1, [r0, #8]
 8001fb2:	e0d3      	b.n	800215c <Setup0_Process+0x2d4>

  CopyRoutine = NULL;
  wOffset = 0;

  /*GET DESCRIPTOR*/
  if (Request_No == GET_DESCRIPTOR)
 8001fb4:	2c06      	cmp	r4, #6
 8001fb6:	d113      	bne.n	8001fe0 <Setup0_Process+0x158>
  {
    if (Type_Recipient == (STANDARD_REQUEST | DEVICE_RECIPIENT))
 8001fb8:	781c      	ldrb	r4, [r3, #0]
 8001fba:	0661      	lsls	r1, r4, #25
 8001fbc:	d17a      	bne.n	80020b4 <Setup0_Process+0x22c>
    {
      u8 wValue1 = pInformation->USBwValue1;
 8001fbe:	789a      	ldrb	r2, [r3, #2]
 8001fc0:	4b49      	ldr	r3, [pc, #292]	; (80020e8 <Setup0_Process+0x260>)
      if (wValue1 == DEVICE_DESCRIPTOR)
 8001fc2:	2a01      	cmp	r2, #1
 8001fc4:	d102      	bne.n	8001fcc <Setup0_Process+0x144>
      {
        CopyRoutine = pProperty->GetDeviceDescriptor;
 8001fc6:	681c      	ldr	r4, [r3, #0]
 8001fc8:	69e3      	ldr	r3, [r4, #28]
 8001fca:	e069      	b.n	80020a0 <Setup0_Process+0x218>
      }
      else if (wValue1 == CONFIG_DESCRIPTOR)
 8001fcc:	2a02      	cmp	r2, #2
 8001fce:	d102      	bne.n	8001fd6 <Setup0_Process+0x14e>
      {
        CopyRoutine = pProperty->GetConfigDescriptor;
 8001fd0:	6818      	ldr	r0, [r3, #0]
 8001fd2:	6a03      	ldr	r3, [r0, #32]
 8001fd4:	e064      	b.n	80020a0 <Setup0_Process+0x218>
      }
      else if (wValue1 == STRING_DESCRIPTOR)
 8001fd6:	2a03      	cmp	r2, #3
 8001fd8:	d16c      	bne.n	80020b4 <Setup0_Process+0x22c>
      {
        CopyRoutine = pProperty->GetStringDescriptor;
 8001fda:	6819      	ldr	r1, [r3, #0]
 8001fdc:	6a4b      	ldr	r3, [r1, #36]	; 0x24
 8001fde:	e05f      	b.n	80020a0 <Setup0_Process+0x218>
      }  /* End of GET_DESCRIPTOR */
    }
  }

  /*GET STATUS*/
  else if ((Request_No == GET_STATUS) && (pInformation->USBwValue == 0)
 8001fe0:	2c00      	cmp	r4, #0
 8001fe2:	d13e      	bne.n	8002062 <Setup0_Process+0x1da>
 8001fe4:	8859      	ldrh	r1, [r3, #2]
 8001fe6:	2900      	cmp	r1, #0
 8001fe8:	d164      	bne.n	80020b4 <Setup0_Process+0x22c>
           && (pInformation->USBwLength == 0x0002)
           && (pInformation->USBwIndex1 == 0))
 8001fea:	6858      	ldr	r0, [r3, #4]
 8001fec:	f420 427f 	bic.w	r2, r0, #65280	; 0xff00
 8001ff0:	f5b2 3f00 	cmp.w	r2, #131072	; 0x20000
 8001ff4:	d15e      	bne.n	80020b4 <Setup0_Process+0x22c>
  {
    /* GET STATUS for Device*/
    if ((Type_Recipient == (STANDARD_REQUEST | DEVICE_RECIPIENT))
 8001ff6:	781c      	ldrb	r4, [r3, #0]
 8001ff8:	f014 007f 	ands.w	r0, r4, #127	; 0x7f
 8001ffc:	d104      	bne.n	8002008 <Setup0_Process+0x180>
        && (pInformation->USBwIndex == 0))
 8001ffe:	8898      	ldrh	r0, [r3, #4]
 8002000:	2800      	cmp	r0, #0
 8002002:	f000 80ae 	beq.w	8002162 <Setup0_Process+0x2da>
 8002006:	e055      	b.n	80020b4 <Setup0_Process+0x22c>
    {
      CopyRoutine = Standard_GetStatus;
    }

    /* GET STATUS for Interface*/
    else if (Type_Recipient == (STANDARD_REQUEST | INTERFACE_RECIPIENT))
 8002008:	2801      	cmp	r0, #1
 800200a:	d10c      	bne.n	8002026 <Setup0_Process+0x19e>
    {
      if (((*pProperty->Class_Get_Interface_Setting)(pInformation->USBwIndex0, 0) == USB_SUCCESS)
 800200c:	4a36      	ldr	r2, [pc, #216]	; (80020e8 <Setup0_Process+0x260>)
 800200e:	7958      	ldrb	r0, [r3, #5]
 8002010:	6814      	ldr	r4, [r2, #0]
 8002012:	69a2      	ldr	r2, [r4, #24]
 8002014:	4790      	blx	r2
 8002016:	2800      	cmp	r0, #0
 8002018:	d14c      	bne.n	80020b4 <Setup0_Process+0x22c>
          && (pInformation->Current_Configuration != 0))
 800201a:	682b      	ldr	r3, [r5, #0]
 800201c:	7a99      	ldrb	r1, [r3, #10]
 800201e:	2900      	cmp	r1, #0
 8002020:	f040 809f 	bne.w	8002162 <Setup0_Process+0x2da>
 8002024:	e046      	b.n	80020b4 <Setup0_Process+0x22c>
        CopyRoutine = Standard_GetStatus;
      }
    }

    /* GET STATUS for EndPoint*/
    else if (Type_Recipient == (STANDARD_REQUEST | ENDPOINT_RECIPIENT))
 8002026:	2802      	cmp	r0, #2
 8002028:	d144      	bne.n	80020b4 <Setup0_Process+0x22c>
    {
      Related_Endpoint = (pInformation->USBwIndex0 & 0x0f);
 800202a:	795b      	ldrb	r3, [r3, #5]
 800202c:	f003 010f 	and.w	r1, r3, #15
 8002030:	ea4f 0281 	mov.w	r2, r1, lsl #2

      if (ValBit(pInformation->USBwIndex0, 7))
      {
        /*Get Status of endpoint & stall the request if the related_ENdpoint
        is Disabled*/
        Status = _GetEPTxStatus(Related_Endpoint);
 8002034:	f102 4480 	add.w	r4, r2, #1073741824	; 0x40000000
 8002038:	f504 40b8 	add.w	r0, r4, #23552	; 0x5c00
      else
      {
        Status = _GetEPRxStatus(Related_Endpoint);
      }

      if ((Related_Endpoint < Device_Table.Total_Endpoint) && (Reserved == 0)
 800203c:	4c2d      	ldr	r4, [pc, #180]	; (80020f4 <Setup0_Process+0x26c>)

      if (ValBit(pInformation->USBwIndex0, 7))
      {
        /*Get Status of endpoint & stall the request if the related_ENdpoint
        is Disabled*/
        Status = _GetEPTxStatus(Related_Endpoint);
 800203e:	6802      	ldr	r2, [r0, #0]
      else
      {
        Status = _GetEPRxStatus(Related_Endpoint);
      }

      if ((Related_Endpoint < Device_Table.Total_Endpoint) && (Reserved == 0)
 8002040:	7820      	ldrb	r0, [r4, #0]
    else if (Type_Recipient == (STANDARD_REQUEST | ENDPOINT_RECIPIENT))
    {
      Related_Endpoint = (pInformation->USBwIndex0 & 0x0f);
      Reserved = pInformation->USBwIndex0 & 0x70;

      if (ValBit(pInformation->USBwIndex0, 7))
 8002042:	f013 0f80 	tst.w	r3, #128	; 0x80
      {
        /*Get Status of endpoint & stall the request if the related_ENdpoint
        is Disabled*/
        Status = _GetEPTxStatus(Related_Endpoint);
 8002046:	bf14      	ite	ne
 8002048:	f002 0230 	andne.w	r2, r2, #48	; 0x30
      }
      else
      {
        Status = _GetEPRxStatus(Related_Endpoint);
 800204c:	f402 5240 	andeq.w	r2, r2, #12288	; 0x3000
      }

      if ((Related_Endpoint < Device_Table.Total_Endpoint) && (Reserved == 0)
 8002050:	4281      	cmp	r1, r0
 8002052:	d22f      	bcs.n	80020b4 <Setup0_Process+0x22c>
 8002054:	f013 0f70 	tst.w	r3, #112	; 0x70
 8002058:	d12c      	bne.n	80020b4 <Setup0_Process+0x22c>
          && (Status != 0))
 800205a:	2a00      	cmp	r2, #0
 800205c:	f040 8081 	bne.w	8002162 <Setup0_Process+0x2da>
 8002060:	e028      	b.n	80020b4 <Setup0_Process+0x22c>
    }

  }

  /*GET CONFIGURATION*/
  else if (Request_No == GET_CONFIGURATION)
 8002062:	2c08      	cmp	r4, #8
 8002064:	d103      	bne.n	800206e <Setup0_Process+0x1e6>
  {
    if (Type_Recipient == (STANDARD_REQUEST | DEVICE_RECIPIENT))
 8002066:	7819      	ldrb	r1, [r3, #0]
 8002068:	064a      	lsls	r2, r1, #25
 800206a:	d07c      	beq.n	8002166 <Setup0_Process+0x2de>
 800206c:	e022      	b.n	80020b4 <Setup0_Process+0x22c>
    {
      CopyRoutine = Standard_GetConfiguration;
    }
  }
  /*GET INTERFACE*/
  else if (Request_No == GET_INTERFACE)
 800206e:	2c0a      	cmp	r4, #10
 8002070:	d120      	bne.n	80020b4 <Setup0_Process+0x22c>
  {
    if ((Type_Recipient == (STANDARD_REQUEST | INTERFACE_RECIPIENT))
 8002072:	7818      	ldrb	r0, [r3, #0]
 8002074:	f000 017f 	and.w	r1, r0, #127	; 0x7f
 8002078:	2901      	cmp	r1, #1
 800207a:	d11b      	bne.n	80020b4 <Setup0_Process+0x22c>
        && (pInformation->Current_Configuration != 0) && (pInformation->USBwValue == 0)
 800207c:	7a9c      	ldrb	r4, [r3, #10]
 800207e:	b1cc      	cbz	r4, 80020b4 <Setup0_Process+0x22c>
 8002080:	8859      	ldrh	r1, [r3, #2]
 8002082:	b9b9      	cbnz	r1, 80020b4 <Setup0_Process+0x22c>
        && (pInformation->USBwIndex1 == 0) && (pInformation->USBwLength == 0x0001)
 8002084:	685a      	ldr	r2, [r3, #4]
 8002086:	f422 407f 	bic.w	r0, r2, #65280	; 0xff00
 800208a:	f5b0 3f80 	cmp.w	r0, #65536	; 0x10000
 800208e:	d111      	bne.n	80020b4 <Setup0_Process+0x22c>
        && ((*pProperty->Class_Get_Interface_Setting)(pInformation->USBwIndex0, 0) == USB_SUCCESS))
 8002090:	4c15      	ldr	r4, [pc, #84]	; (80020e8 <Setup0_Process+0x260>)
 8002092:	7958      	ldrb	r0, [r3, #5]
 8002094:	6822      	ldr	r2, [r4, #0]
 8002096:	6994      	ldr	r4, [r2, #24]
 8002098:	47a0      	blx	r4
 800209a:	2800      	cmp	r0, #0
 800209c:	d065      	beq.n	800216a <Setup0_Process+0x2e2>
 800209e:	e009      	b.n	80020b4 <Setup0_Process+0x22c>
      CopyRoutine = Standard_GetInterface;
    }

  }
  
  if (CopyRoutine)
 80020a0:	b143      	cbz	r3, 80020b4 <Setup0_Process+0x22c>
  {
    pInformation->Ctrl_Info.Usb_wOffset = wOffset;
 80020a2:	4810      	ldr	r0, [pc, #64]	; (80020e4 <Setup0_Process+0x25c>)
 80020a4:	2400      	movs	r4, #0
 80020a6:	6801      	ldr	r1, [r0, #0]
    pInformation->Ctrl_Info.CopyData = CopyRoutine;
    /* sb in the original the cast to word was directly */
    /* now the cast is made step by step */
    (*CopyRoutine)(0);
 80020a8:	4620      	mov	r0, r4

  }
  
  if (CopyRoutine)
  {
    pInformation->Ctrl_Info.Usb_wOffset = wOffset;
 80020aa:	824c      	strh	r4, [r1, #18]
    pInformation->Ctrl_Info.CopyData = CopyRoutine;
 80020ac:	618b      	str	r3, [r1, #24]
    /* sb in the original the cast to word was directly */
    /* now the cast is made step by step */
    (*CopyRoutine)(0);
 80020ae:	4798      	blx	r3
    Result = USB_SUCCESS;
 80020b0:	4620      	mov	r0, r4
 80020b2:	e00a      	b.n	80020ca <Setup0_Process+0x242>
  }
  else
  {
    Result = (*pProperty->Class_Data_Setup)(pInformation->USBbRequest);
 80020b4:	4a0c      	ldr	r2, [pc, #48]	; (80020e8 <Setup0_Process+0x260>)
 80020b6:	4c0b      	ldr	r4, [pc, #44]	; (80020e4 <Setup0_Process+0x25c>)
 80020b8:	6811      	ldr	r1, [r2, #0]
 80020ba:	6823      	ldr	r3, [r4, #0]
 80020bc:	690a      	ldr	r2, [r1, #16]
 80020be:	7858      	ldrb	r0, [r3, #1]
 80020c0:	4790      	blx	r2
    if (Result == USB_NOT_READY)
 80020c2:	2803      	cmp	r0, #3
 80020c4:	d101      	bne.n	80020ca <Setup0_Process+0x242>
    {
      pInformation->ControlState = PAUSE;
 80020c6:	6823      	ldr	r3, [r4, #0]
 80020c8:	e006      	b.n	80020d8 <Setup0_Process+0x250>
      return;
    }
  }

  if (pInformation->Ctrl_Info.Usb_wLength == 0xFFFF)
 80020ca:	4b06      	ldr	r3, [pc, #24]	; (80020e4 <Setup0_Process+0x25c>)
 80020cc:	f64f 71ff 	movw	r1, #65535	; 0xffff
 80020d0:	681b      	ldr	r3, [r3, #0]
 80020d2:	8a1a      	ldrh	r2, [r3, #16]
 80020d4:	428a      	cmp	r2, r1
 80020d6:	d10f      	bne.n	80020f8 <Setup0_Process+0x270>
  {
    /* Data is not ready, wait it */
    pInformation->ControlState = PAUSE;
 80020d8:	2109      	movs	r1, #9
 80020da:	e011      	b.n	8002100 <Setup0_Process+0x278>
 80020dc:	40005c50 	andmi	r5, r0, r0, asr ip
 80020e0:	20003004 	andcs	r3, r0, r4
 80020e4:	20000714 	andcs	r0, r0, r4, lsl r7
 80020e8:	200006ec 	andcs	r0, r0, ip, ror #13
 80020ec:	20003002 	andcs	r3, r0, r2
 80020f0:	2000071e 	andcs	r0, r0, lr, lsl r7
 80020f4:	200000e0 	andcs	r0, r0, r0, ror #1
    return;
  }
  if ((Result == USB_UNSUPPORT) || (pInformation->Ctrl_Info.Usb_wLength == 0))
 80020f8:	2802      	cmp	r0, #2
 80020fa:	d000      	beq.n	80020fe <Setup0_Process+0x276>
 80020fc:	b912      	cbnz	r2, 8002104 <Setup0_Process+0x27c>
  {
    /* Unsupported request */
    pInformation->ControlState = STALLED;
 80020fe:	2108      	movs	r1, #8
 8002100:	7219      	strb	r1, [r3, #8]
 8002102:	e02b      	b.n	800215c <Setup0_Process+0x2d4>
    return;
  }


  if (ValBit(pInformation->USBbmRequestType, 7))
 8002104:	f993 0000 	ldrsb.w	r0, [r3]
 8002108:	2800      	cmp	r0, #0
 800210a:	da21      	bge.n	8002150 <Setup0_Process+0x2c8>
  {
    /* Device ==> Host */
    __IO u32 wLength = pInformation->USBwLength;
 800210c:	88d9      	ldrh	r1, [r3, #6]
 800210e:	9101      	str	r1, [sp, #4]
     
    /* Restrict the data length to be the one host asks for */
    if (pInformation->Ctrl_Info.Usb_wLength > wLength)
 8002110:	9801      	ldr	r0, [sp, #4]
 8002112:	4282      	cmp	r2, r0
 8002114:	d902      	bls.n	800211c <Setup0_Process+0x294>
    {
      pInformation->Ctrl_Info.Usb_wLength = wLength;
 8002116:	9a01      	ldr	r2, [sp, #4]
 8002118:	821a      	strh	r2, [r3, #16]
 800211a:	e011      	b.n	8002140 <Setup0_Process+0x2b8>
    }
    
    else if (pInformation->Ctrl_Info.Usb_wLength < pInformation->USBwLength)
 800211c:	428a      	cmp	r2, r1
 800211e:	d20f      	bcs.n	8002140 <Setup0_Process+0x2b8>
    {
      if (pInformation->Ctrl_Info.Usb_wLength < pProperty->MaxPacketSize)
 8002120:	4913      	ldr	r1, [pc, #76]	; (8002170 <Setup0_Process+0x2e8>)
 8002122:	6808      	ldr	r0, [r1, #0]
 8002124:	f890 102c 	ldrb.w	r1, [r0, #44]	; 0x2c
 8002128:	428a      	cmp	r2, r1
 800212a:	d201      	bcs.n	8002130 <Setup0_Process+0x2a8>
      {
        Data_Mul_MaxPacketSize = FALSE;
 800212c:	2100      	movs	r1, #0
 800212e:	e005      	b.n	800213c <Setup0_Process+0x2b4>
      }
      else if ((pInformation->Ctrl_Info.Usb_wLength % pProperty->MaxPacketSize) == 0)
 8002130:	fb92 f0f1 	sdiv	r0, r2, r1
 8002134:	fb01 2210 	mls	r2, r1, r0, r2
 8002138:	b912      	cbnz	r2, 8002140 <Setup0_Process+0x2b8>
      {
        Data_Mul_MaxPacketSize = TRUE;
 800213a:	2101      	movs	r1, #1
 800213c:	480d      	ldr	r0, [pc, #52]	; (8002174 <Setup0_Process+0x2ec>)
 800213e:	7001      	strb	r1, [r0, #0]
      }
    }   

    pInformation->Ctrl_Info.PacketSize = pProperty->MaxPacketSize;
 8002140:	490b      	ldr	r1, [pc, #44]	; (8002170 <Setup0_Process+0x2e8>)
 8002142:	6808      	ldr	r0, [r1, #0]
 8002144:	f890 202c 	ldrb.w	r2, [r0, #44]	; 0x2c
 8002148:	829a      	strh	r2, [r3, #20]
    DataStageIn();
 800214a:	f7ff fcad 	bl	8001aa8 <DataStageIn>
 800214e:	e005      	b.n	800215c <Setup0_Process+0x2d4>
  }
  else
  {
    pInformation->ControlState = OUT_DATA;
 8002150:	2203      	movs	r2, #3
 8002152:	721a      	strb	r2, [r3, #8]
    vSetEPRxStatus(EP_RX_VALID); /* enable for next data reception */
 8002154:	4b08      	ldr	r3, [pc, #32]	; (8002178 <Setup0_Process+0x2f0>)
 8002156:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 800215a:	8019      	strh	r1, [r3, #0]
  else
  {
    /* Setup with data stage */
    Data_Setup0();
  }
  return Post0_Process();
 800215c:	f7ff fe0a 	bl	8001d74 <Post0_Process>
}
 8002160:	bd7c      	pop	{r2, r3, r4, r5, r6, pc}
  {
    /* GET STATUS for Device*/
    if ((Type_Recipient == (STANDARD_REQUEST | DEVICE_RECIPIENT))
        && (pInformation->USBwIndex == 0))
    {
      CopyRoutine = Standard_GetStatus;
 8002162:	4b06      	ldr	r3, [pc, #24]	; (800217c <Setup0_Process+0x2f4>)
 8002164:	e79d      	b.n	80020a2 <Setup0_Process+0x21a>
  /*GET CONFIGURATION*/
  else if (Request_No == GET_CONFIGURATION)
  {
    if (Type_Recipient == (STANDARD_REQUEST | DEVICE_RECIPIENT))
    {
      CopyRoutine = Standard_GetConfiguration;
 8002166:	4b06      	ldr	r3, [pc, #24]	; (8002180 <Setup0_Process+0x2f8>)
 8002168:	e79b      	b.n	80020a2 <Setup0_Process+0x21a>
    if ((Type_Recipient == (STANDARD_REQUEST | INTERFACE_RECIPIENT))
        && (pInformation->Current_Configuration != 0) && (pInformation->USBwValue == 0)
        && (pInformation->USBwIndex1 == 0) && (pInformation->USBwLength == 0x0001)
        && ((*pProperty->Class_Get_Interface_Setting)(pInformation->USBwIndex0, 0) == USB_SUCCESS))
    {
      CopyRoutine = Standard_GetInterface;
 800216a:	4b06      	ldr	r3, [pc, #24]	; (8002184 <Setup0_Process+0x2fc>)
 800216c:	e799      	b.n	80020a2 <Setup0_Process+0x21a>
 800216e:	bf00      	nop
 8002170:	200006ec 	andcs	r0, r0, ip, ror #13
 8002174:	20000130 	andcs	r0, r0, r0, lsr r1
 8002178:	2000071c 	andcs	r0, r0, ip, lsl r7
 800217c:	08001a0d 	stmdaeq	r0, {r0, r2, r3, r9, fp, ip}
 8002180:	080019c5 	stmdaeq	r0, {r0, r2, r6, r7, r8, fp, ip}
 8002184:	080019e9 	stmdaeq	r0, {r0, r3, r5, r6, r7, r8, fp, ip}

08002188 <SetDeviceAddress>:
* Input          : - Val: device adress.
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetDeviceAddress(u8 Val)
{
 8002188:	b570      	push	{r4, r5, r6, lr}
#ifdef STM32F10X_CL 
  PCD_EP_SetAddress ((u8)Val);
#else 
  u32 i;
  u32 nEP = Device_Table.Total_Endpoint;
 800218a:	4b0d      	ldr	r3, [pc, #52]	; (80021c0 <SetDeviceAddress+0x38>)
 800218c:	781c      	ldrb	r4, [r3, #0]

  /* set address in every used endpoint */
  for (i = 0; i < nEP; i++)
 800218e:	2300      	movs	r3, #0
 8002190:	42a3      	cmp	r3, r4
 8002192:	d210      	bcs.n	80021b6 <SetDeviceAddress+0x2e>
* Description    : Set the device and all the used Endpoints addresses.
* Input          : - Val: device adress.
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetDeviceAddress(u8 Val)
 8002194:	f103 5280 	add.w	r2, r3, #268435456	; 0x10000000
 8002198:	f502 55b8 	add.w	r5, r2, #5888	; 0x1700
 800219c:	00a9      	lsls	r1, r5, #2
  u32 nEP = Device_Table.Total_Endpoint;

  /* set address in every used endpoint */
  for (i = 0; i < nEP; i++)
  {
    _SetEPAddress((u8)i, (u8)i);
 800219e:	f443 4200 	orr.w	r2, r3, #32768	; 0x8000
 80021a2:	680e      	ldr	r6, [r1, #0]
 80021a4:	f042 0580 	orr.w	r5, r2, #128	; 0x80
 80021a8:	f640 720f 	movw	r2, #3855	; 0xf0f
 80021ac:	4032      	ands	r2, r6
 80021ae:	432a      	orrs	r2, r5
 80021b0:	600a      	str	r2, [r1, #0]
#else 
  u32 i;
  u32 nEP = Device_Table.Total_Endpoint;

  /* set address in every used endpoint */
  for (i = 0; i < nEP; i++)
 80021b2:	3301      	adds	r3, #1
 80021b4:	e7ec      	b.n	8002190 <SetDeviceAddress+0x8>
  {
    _SetEPAddress((u8)i, (u8)i);
  } /* for */
  _SetDADDR(Val | DADDR_EF); /* set device address and enable function */
 80021b6:	4903      	ldr	r1, [pc, #12]	; (80021c4 <SetDeviceAddress+0x3c>)
 80021b8:	f040 0080 	orr.w	r0, r0, #128	; 0x80
 80021bc:	6008      	str	r0, [r1, #0]
 80021be:	bd70      	pop	{r4, r5, r6, pc}
 80021c0:	200000e0 	andcs	r0, r0, r0, ror #1
 80021c4:	40005c4c 	andmi	r5, r0, ip, asr #24

080021c8 <In0_Process>:
* Input          : None.
* Output         : None.
* Return         : Post0_Process.
*******************************************************************************/
u8 In0_Process(void)
{
 80021c8:	b510      	push	{r4, lr}
  u32 ControlState = pInformation->ControlState;
 80021ca:	4914      	ldr	r1, [pc, #80]	; (800221c <In0_Process+0x54>)
 80021cc:	680b      	ldr	r3, [r1, #0]
 80021ce:	460c      	mov	r4, r1
 80021d0:	7a1a      	ldrb	r2, [r3, #8]

  if ((ControlState == IN_DATA) || (ControlState == LAST_IN_DATA))
 80021d2:	2a02      	cmp	r2, #2
 80021d4:	d001      	beq.n	80021da <In0_Process+0x12>
 80021d6:	2a04      	cmp	r2, #4
 80021d8:	d104      	bne.n	80021e4 <In0_Process+0x1c>
  {
    DataStageIn();
 80021da:	f7ff fc65 	bl	8001aa8 <DataStageIn>
    /* ControlState may be changed outside the function */
    ControlState = pInformation->ControlState;
 80021de:	6821      	ldr	r1, [r4, #0]
 80021e0:	7a08      	ldrb	r0, [r1, #8]
 80021e2:	e013      	b.n	800220c <In0_Process+0x44>
  }

  else if (ControlState == WAIT_STATUS_IN)
 80021e4:	2a06      	cmp	r2, #6
 80021e6:	d110      	bne.n	800220a <In0_Process+0x42>
  {
    if ((pInformation->USBbRequest == SET_ADDRESS) &&
 80021e8:	7858      	ldrb	r0, [r3, #1]
 80021ea:	2805      	cmp	r0, #5
 80021ec:	d109      	bne.n	8002202 <In0_Process+0x3a>
        (Type_Recipient == (STANDARD_REQUEST | DEVICE_RECIPIENT)))
 80021ee:	7819      	ldrb	r1, [r3, #0]
    ControlState = pInformation->ControlState;
  }

  else if (ControlState == WAIT_STATUS_IN)
  {
    if ((pInformation->USBbRequest == SET_ADDRESS) &&
 80021f0:	0648      	lsls	r0, r1, #25
 80021f2:	d106      	bne.n	8002202 <In0_Process+0x3a>
        (Type_Recipient == (STANDARD_REQUEST | DEVICE_RECIPIENT)))
    {
      SetDeviceAddress(pInformation->USBwValue0);
 80021f4:	78d8      	ldrb	r0, [r3, #3]
 80021f6:	f7ff ffc7 	bl	8002188 <SetDeviceAddress>
      pUser_Standard_Requests->User_SetDeviceAddress();
 80021fa:	4b09      	ldr	r3, [pc, #36]	; (8002220 <In0_Process+0x58>)
 80021fc:	681a      	ldr	r2, [r3, #0]
 80021fe:	6a10      	ldr	r0, [r2, #32]
 8002200:	4780      	blx	r0
    }
    (*pProperty->Process_Status_IN)();
 8002202:	4908      	ldr	r1, [pc, #32]	; (8002224 <In0_Process+0x5c>)
 8002204:	680b      	ldr	r3, [r1, #0]
 8002206:	689a      	ldr	r2, [r3, #8]
 8002208:	4790      	blx	r2
    ControlState = STALLED;
  }

  else
  {
    ControlState = STALLED;
 800220a:	2008      	movs	r0, #8
  }

  pInformation->ControlState = ControlState;
 800220c:	4b03      	ldr	r3, [pc, #12]	; (800221c <In0_Process+0x54>)
 800220e:	681a      	ldr	r2, [r3, #0]
 8002210:	7210      	strb	r0, [r2, #8]

  return Post0_Process();
}
 8002212:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    ControlState = STALLED;
  }

  pInformation->ControlState = ControlState;

  return Post0_Process();
 8002216:	f7ff bdad 	b.w	8001d74 <Post0_Process>
 800221a:	bf00      	nop
 800221c:	20000714 	andcs	r0, r0, r4, lsl r7
 8002220:	20000710 	andcs	r0, r0, r0, lsl r7
 8002224:	200006ec 	andcs	r0, r0, ip, ror #13

08002228 <NOP_Process>:
* Input          : None.
* Output         : None.
* Return         : None.
*******************************************************************************/
void NOP_Process(void)
{
 8002228:	4770      	bx	lr

0800222a <UserToPMABufferCopy>:
*                  - wNBytes: no. of bytes to be copied.
* Output         : None.
* Return         : None	.
*******************************************************************************/
void UserToPMABufferCopy(u8 *pbUsrBuf, u16 wPMABufAddr, u16 wNBytes)
{
 800222a:	b530      	push	{r4, r5, lr}
  u32 n = (wNBytes + 1) >> 1;   /* n = (wNBytes + 1) / 2 */
  u32 i, temp1, temp2;
  u16 *pdwVal;
  pdwVal = (u16 *)(wPMABufAddr * 2 + PMAAddr);
 800222c:	f101 5100 	add.w	r1, r1, #536870912	; 0x20000000
 8002230:	f501 5340 	add.w	r3, r1, #12288	; 0x3000
* Output         : None.
* Return         : None	.
*******************************************************************************/
void UserToPMABufferCopy(u8 *pbUsrBuf, u16 wPMABufAddr, u16 wNBytes)
{
  u32 n = (wNBytes + 1) >> 1;   /* n = (wNBytes + 1) / 2 */
 8002234:	3201      	adds	r2, #1
  u32 i, temp1, temp2;
  u16 *pdwVal;
  pdwVal = (u16 *)(wPMABufAddr * 2 + PMAAddr);
 8002236:	0059      	lsls	r1, r3, #1
* Output         : None.
* Return         : None	.
*******************************************************************************/
void UserToPMABufferCopy(u8 *pbUsrBuf, u16 wPMABufAddr, u16 wNBytes)
{
  u32 n = (wNBytes + 1) >> 1;   /* n = (wNBytes + 1) / 2 */
 8002238:	1052      	asrs	r2, r2, #1
  u32 i, temp1, temp2;
  u16 *pdwVal;
  pdwVal = (u16 *)(wPMABufAddr * 2 + PMAAddr);
  for (i = n; i != 0; i--)
 800223a:	2300      	movs	r3, #0
 800223c:	3002      	adds	r0, #2
 800223e:	4293      	cmp	r3, r2
 8002240:	d009      	beq.n	8002256 <UserToPMABufferCopy+0x2c>
  {
    temp1 = (u16) * pbUsrBuf;
    pbUsrBuf++;
    temp2 = temp1 | (u16) * pbUsrBuf << 8;
 8002242:	f810 5c01 	ldrb.w	r5, [r0, #-1]
  u32 i, temp1, temp2;
  u16 *pdwVal;
  pdwVal = (u16 *)(wPMABufAddr * 2 + PMAAddr);
  for (i = n; i != 0; i--)
  {
    temp1 = (u16) * pbUsrBuf;
 8002246:	f810 4c02 	ldrb.w	r4, [r0, #-2]
    pbUsrBuf++;
    temp2 = temp1 | (u16) * pbUsrBuf << 8;
 800224a:	ea44 2405 	orr.w	r4, r4, r5, lsl #8
    *pdwVal++ = temp2;
 800224e:	f821 4023 	strh.w	r4, [r1, r3, lsl #2]
 8002252:	3301      	adds	r3, #1
 8002254:	e7f2      	b.n	800223c <UserToPMABufferCopy+0x12>
    pdwVal++;
    pbUsrBuf++;
  }
}
 8002256:	bd30      	pop	{r4, r5, pc}

08002258 <PMAToUserBufferCopy>:
void PMAToUserBufferCopy(u8 *pbUsrBuf, u16 wPMABufAddr, u16 wNBytes)
{
  u32 n = (wNBytes + 1) >> 1;/* /2*/
  u32 i;
  u32 *pdwVal;
  pdwVal = (u32 *)(wPMABufAddr * 2 + PMAAddr);
 8002258:	f101 5100 	add.w	r1, r1, #536870912	; 0x20000000
*                  - wNBytes     = no. of bytes to be copied.
* Output         : None.
* Return         : None.
*******************************************************************************/
void PMAToUserBufferCopy(u8 *pbUsrBuf, u16 wPMABufAddr, u16 wNBytes)
{
 800225c:	b510      	push	{r4, lr}
  u32 n = (wNBytes + 1) >> 1;/* /2*/
 800225e:	3201      	adds	r2, #1
  u32 i;
  u32 *pdwVal;
  pdwVal = (u32 *)(wPMABufAddr * 2 + PMAAddr);
 8002260:	f501 5440 	add.w	r4, r1, #12288	; 0x3000
* Output         : None.
* Return         : None.
*******************************************************************************/
void PMAToUserBufferCopy(u8 *pbUsrBuf, u16 wPMABufAddr, u16 wNBytes)
{
  u32 n = (wNBytes + 1) >> 1;/* /2*/
 8002264:	1052      	asrs	r2, r2, #1
  u32 i;
  u32 *pdwVal;
  pdwVal = (u32 *)(wPMABufAddr * 2 + PMAAddr);
 8002266:	0064      	lsls	r4, r4, #1
  for (i = n; i != 0; i--)
 8002268:	2300      	movs	r3, #0
 800226a:	4293      	cmp	r3, r2
 800226c:	d005      	beq.n	800227a <PMAToUserBufferCopy+0x22>
  {
    *(u16*)pbUsrBuf++ = *pdwVal++;
 800226e:	f854 1023 	ldr.w	r1, [r4, r3, lsl #2]
 8002272:	f820 1013 	strh.w	r1, [r0, r3, lsl #1]
 8002276:	3301      	adds	r3, #1
 8002278:	e7f7      	b.n	800226a <PMAToUserBufferCopy+0x12>
    pbUsrBuf++;
  }
}
 800227a:	bd10      	pop	{r4, pc}

0800227c <SetBTABLE>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetBTABLE(u16 wRegValue)
{
  _SetBTABLE(wRegValue);
 800227c:	f64f 73f8 	movw	r3, #65528	; 0xfff8
 8002280:	4a01      	ldr	r2, [pc, #4]	; (8002288 <SetBTABLE+0xc>)
 8002282:	4003      	ands	r3, r0
 8002284:	6013      	str	r3, [r2, #0]
 8002286:	4770      	bx	lr
 8002288:	40005c50 	andmi	r5, r0, r0, asr ip

0800228c <SetEPType>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetEPType(u8 bEpNum, u16 wType)
{
  _SetEPType(bEpNum, wType);
 800228c:	0080      	lsls	r0, r0, #2
 800228e:	f100 4280 	add.w	r2, r0, #1073741824	; 0x40000000
 8002292:	f502 42b8 	add.w	r2, r2, #23552	; 0x5c00
 8002296:	6810      	ldr	r0, [r2, #0]
 8002298:	f648 138f 	movw	r3, #35215	; 0x898f
 800229c:	4003      	ands	r3, r0
 800229e:	4319      	orrs	r1, r3
 80022a0:	6011      	str	r1, [r2, #0]
 80022a2:	4770      	bx	lr

080022a4 <SetEPTxStatus>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetEPTxStatus(u8 bEpNum, u16 wState)
{
  _SetEPTxStatus(bEpNum, wState);
 80022a4:	0080      	lsls	r0, r0, #2
 80022a6:	f100 4280 	add.w	r2, r0, #1073741824	; 0x40000000
 80022aa:	f502 42b8 	add.w	r2, r2, #23552	; 0x5c00
 80022ae:	6810      	ldr	r0, [r2, #0]
 80022b0:	f648 73bf 	movw	r3, #36799	; 0x8fbf
 80022b4:	4003      	ands	r3, r0
 80022b6:	f001 0010 	and.w	r0, r1, #16
 80022ba:	b280      	uxth	r0, r0
 80022bc:	b908      	cbnz	r0, 80022c2 <SetEPTxStatus+0x1e>
 80022be:	b29b      	uxth	r3, r3
 80022c0:	e001      	b.n	80022c6 <SetEPTxStatus+0x22>
 80022c2:	f083 0310 	eor.w	r3, r3, #16
 80022c6:	f001 0120 	and.w	r1, r1, #32
 80022ca:	b288      	uxth	r0, r1
 80022cc:	b108      	cbz	r0, 80022d2 <SetEPTxStatus+0x2e>
 80022ce:	f083 0320 	eor.w	r3, r3, #32
 80022d2:	f443 4100 	orr.w	r1, r3, #32768	; 0x8000
 80022d6:	f041 0080 	orr.w	r0, r1, #128	; 0x80
 80022da:	6010      	str	r0, [r2, #0]
 80022dc:	4770      	bx	lr

080022de <SetEPRxStatus>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetEPRxStatus(u8 bEpNum, u16 wState)
{
  _SetEPRxStatus(bEpNum, wState);
 80022de:	0080      	lsls	r0, r0, #2
 80022e0:	f100 4280 	add.w	r2, r0, #1073741824	; 0x40000000
 80022e4:	f502 42b8 	add.w	r2, r2, #23552	; 0x5c00
 80022e8:	6810      	ldr	r0, [r2, #0]
 80022ea:	f64b 738f 	movw	r3, #49039	; 0xbf8f
 80022ee:	4003      	ands	r3, r0
 80022f0:	f401 5080 	and.w	r0, r1, #4096	; 0x1000
 80022f4:	b280      	uxth	r0, r0
 80022f6:	b908      	cbnz	r0, 80022fc <SetEPRxStatus+0x1e>
 80022f8:	b29b      	uxth	r3, r3
 80022fa:	e001      	b.n	8002300 <SetEPRxStatus+0x22>
 80022fc:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 8002300:	f401 5100 	and.w	r1, r1, #8192	; 0x2000
 8002304:	b288      	uxth	r0, r1
 8002306:	b108      	cbz	r0, 800230c <SetEPRxStatus+0x2e>
 8002308:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 800230c:	f443 4100 	orr.w	r1, r3, #32768	; 0x8000
 8002310:	f041 0080 	orr.w	r0, r1, #128	; 0x80
 8002314:	6010      	str	r0, [r2, #0]
 8002316:	4770      	bx	lr

08002318 <SetEPTxValid>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetEPTxValid(u8 bEpNum)
{
  _SetEPTxStatus(bEpNum, EP_TX_VALID);
 8002318:	0080      	lsls	r0, r0, #2
 800231a:	f100 4280 	add.w	r2, r0, #1073741824	; 0x40000000
 800231e:	f502 40b8 	add.w	r0, r2, #23552	; 0x5c00
 8002322:	6801      	ldr	r1, [r0, #0]
 8002324:	f648 73bf 	movw	r3, #36799	; 0x8fbf
 8002328:	400b      	ands	r3, r1
 800232a:	f083 0230 	eor.w	r2, r3, #48	; 0x30
 800232e:	f442 4100 	orr.w	r1, r2, #32768	; 0x8000
 8002332:	f041 0380 	orr.w	r3, r1, #128	; 0x80
 8002336:	6003      	str	r3, [r0, #0]
 8002338:	4770      	bx	lr

0800233a <SetEPRxValid>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetEPRxValid(u8 bEpNum)
{
  _SetEPRxStatus(bEpNum, EP_RX_VALID);
 800233a:	0080      	lsls	r0, r0, #2
 800233c:	f100 4280 	add.w	r2, r0, #1073741824	; 0x40000000
 8002340:	f502 40b8 	add.w	r0, r2, #23552	; 0x5c00
 8002344:	6801      	ldr	r1, [r0, #0]
 8002346:	f64b 738f 	movw	r3, #49039	; 0xbf8f
 800234a:	400b      	ands	r3, r1
 800234c:	f483 5240 	eor.w	r2, r3, #12288	; 0x3000
 8002350:	f442 4100 	orr.w	r1, r2, #32768	; 0x8000
 8002354:	f041 0380 	orr.w	r3, r1, #128	; 0x80
 8002358:	6003      	str	r3, [r0, #0]
 800235a:	4770      	bx	lr

0800235c <Clear_Status_Out>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void Clear_Status_Out(u8 bEpNum)
{
  _ClearEP_KIND(bEpNum);
 800235c:	0080      	lsls	r0, r0, #2
 800235e:	f100 4280 	add.w	r2, r0, #1073741824	; 0x40000000
 8002362:	f502 40b8 	add.w	r0, r2, #23552	; 0x5c00
 8002366:	6801      	ldr	r1, [r0, #0]
 8002368:	f640 630f 	movw	r3, #3599	; 0xe0f
 800236c:	400b      	ands	r3, r1
 800236e:	f443 4200 	orr.w	r2, r3, #32768	; 0x8000
 8002372:	f042 0180 	orr.w	r1, r2, #128	; 0x80
 8002376:	6001      	str	r1, [r0, #0]
 8002378:	4770      	bx	lr

0800237a <ClearDTOG_RX>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void ClearDTOG_RX(u8 bEpNum)
{
  _ClearDTOG_RX(bEpNum);
 800237a:	0080      	lsls	r0, r0, #2
 800237c:	f100 4380 	add.w	r3, r0, #1073741824	; 0x40000000
 8002380:	f503 40b8 	add.w	r0, r3, #23552	; 0x5c00
 8002384:	6802      	ldr	r2, [r0, #0]
 8002386:	0451      	lsls	r1, r2, #17
 8002388:	d508      	bpl.n	800239c <ClearDTOG_RX+0x22>
 800238a:	6801      	ldr	r1, [r0, #0]
 800238c:	f640 730f 	movw	r3, #3855	; 0xf0f
 8002390:	400b      	ands	r3, r1
 8002392:	f443 4240 	orr.w	r2, r3, #49152	; 0xc000
 8002396:	f042 0180 	orr.w	r1, r2, #128	; 0x80
 800239a:	6001      	str	r1, [r0, #0]
 800239c:	4770      	bx	lr

0800239e <ClearDTOG_TX>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void ClearDTOG_TX(u8 bEpNum)
{
  _ClearDTOG_TX(bEpNum);
 800239e:	0080      	lsls	r0, r0, #2
 80023a0:	f100 4380 	add.w	r3, r0, #1073741824	; 0x40000000
 80023a4:	f503 43b8 	add.w	r3, r3, #23552	; 0x5c00
 80023a8:	681a      	ldr	r2, [r3, #0]
 80023aa:	0650      	lsls	r0, r2, #25
 80023ac:	d508      	bpl.n	80023c0 <ClearDTOG_TX+0x22>
 80023ae:	6819      	ldr	r1, [r3, #0]
 80023b0:	f640 700f 	movw	r0, #3855	; 0xf0f
 80023b4:	4008      	ands	r0, r1
 80023b6:	f440 4200 	orr.w	r2, r0, #32768	; 0x8000
 80023ba:	f042 01c0 	orr.w	r1, r2, #192	; 0xc0
 80023be:	6019      	str	r1, [r3, #0]
 80023c0:	4770      	bx	lr
	...

080023c4 <SetEPTxAddr>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetEPTxAddr(u8 bEpNum, u16 wAddr)
{
  _SetEPTxAddr(bEpNum, wAddr);
 80023c4:	4b06      	ldr	r3, [pc, #24]	; (80023e0 <SetEPTxAddr+0x1c>)
 80023c6:	0849      	lsrs	r1, r1, #1
 80023c8:	681a      	ldr	r2, [r3, #0]
  u8 bTemp;
  u16 wRet;
  bTemp = (u8)(wSwW & 0xff);
  wRet =  (wSwW >> 8) | ((u16)bTemp << 8);
  return(wRet);
}
 80023ca:	b293      	uxth	r3, r2
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetEPTxAddr(u8 bEpNum, u16 wAddr)
{
  _SetEPTxAddr(bEpNum, wAddr);
 80023cc:	eb03 00c0 	add.w	r0, r3, r0, lsl #3
 80023d0:	f100 5200 	add.w	r2, r0, #536870912	; 0x20000000
 80023d4:	f502 5340 	add.w	r3, r2, #12288	; 0x3000
 80023d8:	0058      	lsls	r0, r3, #1
 80023da:	004a      	lsls	r2, r1, #1
 80023dc:	6002      	str	r2, [r0, #0]
 80023de:	4770      	bx	lr
 80023e0:	40005c50 	andmi	r5, r0, r0, asr ip

080023e4 <SetEPRxAddr>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetEPRxAddr(u8 bEpNum, u16 wAddr)
{
  _SetEPRxAddr(bEpNum, wAddr);
 80023e4:	4b05      	ldr	r3, [pc, #20]	; (80023fc <SetEPRxAddr+0x18>)
 80023e6:	0849      	lsrs	r1, r1, #1
 80023e8:	681a      	ldr	r2, [r3, #0]
  u8 bTemp;
  u16 wRet;
  bTemp = (u8)(wSwW & 0xff);
  wRet =  (wSwW >> 8) | ((u16)bTemp << 8);
  return(wRet);
}
 80023ea:	b293      	uxth	r3, r2
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetEPRxAddr(u8 bEpNum, u16 wAddr)
{
  _SetEPRxAddr(bEpNum, wAddr);
 80023ec:	4a04      	ldr	r2, [pc, #16]	; (8002400 <SetEPRxAddr+0x1c>)
 80023ee:	eb03 00c0 	add.w	r0, r3, r0, lsl #3
 80023f2:	1883      	adds	r3, r0, r2
 80023f4:	0058      	lsls	r0, r3, #1
 80023f6:	004a      	lsls	r2, r1, #1
 80023f8:	6002      	str	r2, [r0, #0]
 80023fa:	4770      	bx	lr
 80023fc:	40005c50 	andmi	r5, r0, r0, asr ip
 8002400:	20003004 	andcs	r3, r0, r4

08002404 <GetEPTxAddr>:
* Output         : None.
* Return         : Rx buffer address. 
*******************************************************************************/
u16 GetEPTxAddr(u8 bEpNum)
{
  return(_GetEPTxAddr(bEpNum));
 8002404:	4b05      	ldr	r3, [pc, #20]	; (800241c <GetEPTxAddr+0x18>)
 8002406:	6819      	ldr	r1, [r3, #0]
  u8 bTemp;
  u16 wRet;
  bTemp = (u8)(wSwW & 0xff);
  wRet =  (wSwW >> 8) | ((u16)bTemp << 8);
  return(wRet);
}
 8002408:	b28a      	uxth	r2, r1
* Output         : None.
* Return         : Rx buffer address. 
*******************************************************************************/
u16 GetEPTxAddr(u8 bEpNum)
{
  return(_GetEPTxAddr(bEpNum));
 800240a:	eb02 00c0 	add.w	r0, r2, r0, lsl #3
 800240e:	f100 5300 	add.w	r3, r0, #536870912	; 0x20000000
 8002412:	f503 5140 	add.w	r1, r3, #12288	; 0x3000
 8002416:	004a      	lsls	r2, r1, #1
}
 8002418:	8810      	ldrh	r0, [r2, #0]
 800241a:	4770      	bx	lr
 800241c:	40005c50 	andmi	r5, r0, r0, asr ip

08002420 <GetEPRxAddr>:
* Output         : None.
* Return         : Rx buffer address.
*******************************************************************************/
u16 GetEPRxAddr(u8 bEpNum)
{
  return(_GetEPRxAddr(bEpNum));
 8002420:	4b04      	ldr	r3, [pc, #16]	; (8002434 <GetEPRxAddr+0x14>)
 8002422:	6819      	ldr	r1, [r3, #0]
 8002424:	4b04      	ldr	r3, [pc, #16]	; (8002438 <GetEPRxAddr+0x18>)
  u8 bTemp;
  u16 wRet;
  bTemp = (u8)(wSwW & 0xff);
  wRet =  (wSwW >> 8) | ((u16)bTemp << 8);
  return(wRet);
}
 8002426:	b28a      	uxth	r2, r1
* Output         : None.
* Return         : Rx buffer address.
*******************************************************************************/
u16 GetEPRxAddr(u8 bEpNum)
{
  return(_GetEPRxAddr(bEpNum));
 8002428:	eb02 00c0 	add.w	r0, r2, r0, lsl #3
 800242c:	18c1      	adds	r1, r0, r3
 800242e:	004a      	lsls	r2, r1, #1
}
 8002430:	8810      	ldrh	r0, [r2, #0]
 8002432:	4770      	bx	lr
 8002434:	40005c50 	andmi	r5, r0, r0, asr ip
 8002438:	20003004 	andcs	r3, r0, r4

0800243c <SetEPTxCount>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetEPTxCount(u8 bEpNum, u16 wCount)
{
  _SetEPTxCount(bEpNum, wCount);
 800243c:	4b04      	ldr	r3, [pc, #16]	; (8002450 <SetEPTxCount+0x14>)
 800243e:	681a      	ldr	r2, [r3, #0]
  u8 bTemp;
  u16 wRet;
  bTemp = (u8)(wSwW & 0xff);
  wRet =  (wSwW >> 8) | ((u16)bTemp << 8);
  return(wRet);
}
 8002440:	b293      	uxth	r3, r2
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetEPTxCount(u8 bEpNum, u16 wCount)
{
  _SetEPTxCount(bEpNum, wCount);
 8002442:	4a04      	ldr	r2, [pc, #16]	; (8002454 <SetEPTxCount+0x18>)
 8002444:	eb03 00c0 	add.w	r0, r3, r0, lsl #3
 8002448:	1883      	adds	r3, r0, r2
 800244a:	0058      	lsls	r0, r3, #1
 800244c:	6001      	str	r1, [r0, #0]
 800244e:	4770      	bx	lr
 8002450:	40005c50 	andmi	r5, r0, r0, asr ip
 8002454:	20003002 	andcs	r3, r0, r2

08002458 <SetEPRxCount>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetEPRxCount(u8 bEpNum, u16 wCount)
{
  _SetEPRxCount(bEpNum, wCount);
 8002458:	4b0c      	ldr	r3, [pc, #48]	; (800248c <SetEPRxCount+0x34>)
 800245a:	681a      	ldr	r2, [r3, #0]
  u8 bTemp;
  u16 wRet;
  bTemp = (u8)(wSwW & 0xff);
  wRet =  (wSwW >> 8) | ((u16)bTemp << 8);
  return(wRet);
}
 800245c:	b293      	uxth	r3, r2
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetEPRxCount(u8 bEpNum, u16 wCount)
{
  _SetEPRxCount(bEpNum, wCount);
 800245e:	4a0c      	ldr	r2, [pc, #48]	; (8002490 <SetEPRxCount+0x38>)
 8002460:	eb03 00c0 	add.w	r0, r3, r0, lsl #3
 8002464:	1883      	adds	r3, r0, r2
 8002466:	005a      	lsls	r2, r3, #1
 8002468:	293e      	cmp	r1, #62	; 0x3e
 800246a:	d908      	bls.n	800247e <SetEPRxCount+0x26>
 800246c:	094b      	lsrs	r3, r1, #5
 800246e:	06c9      	lsls	r1, r1, #27
 8002470:	d101      	bne.n	8002476 <SetEPRxCount+0x1e>
 8002472:	1e58      	subs	r0, r3, #1
 8002474:	b283      	uxth	r3, r0
 8002476:	0299      	lsls	r1, r3, #10
 8002478:	f441 4100 	orr.w	r1, r1, #32768	; 0x8000
 800247c:	e004      	b.n	8002488 <SetEPRxCount+0x30>
 800247e:	084b      	lsrs	r3, r1, #1
 8002480:	07c8      	lsls	r0, r1, #31
 8002482:	bf48      	it	mi
 8002484:	3301      	addmi	r3, #1
 8002486:	0299      	lsls	r1, r3, #10
 8002488:	6011      	str	r1, [r2, #0]
 800248a:	4770      	bx	lr
 800248c:	40005c50 	andmi	r5, r0, r0, asr ip
 8002490:	20003006 	andcs	r3, r0, r6

08002494 <GetEPRxCount>:
* Output         : None.
* Return         : Rx count value.
*******************************************************************************/
u16 GetEPRxCount(u8 bEpNum)
{
  return(_GetEPRxCount(bEpNum));
 8002494:	4b05      	ldr	r3, [pc, #20]	; (80024ac <GetEPRxCount+0x18>)
 8002496:	6819      	ldr	r1, [r3, #0]
 8002498:	4b05      	ldr	r3, [pc, #20]	; (80024b0 <GetEPRxCount+0x1c>)
  u8 bTemp;
  u16 wRet;
  bTemp = (u8)(wSwW & 0xff);
  wRet =  (wSwW >> 8) | ((u16)bTemp << 8);
  return(wRet);
}
 800249a:	b28a      	uxth	r2, r1
* Output         : None.
* Return         : Rx count value.
*******************************************************************************/
u16 GetEPRxCount(u8 bEpNum)
{
  return(_GetEPRxCount(bEpNum));
 800249c:	eb02 00c0 	add.w	r0, r2, r0, lsl #3
 80024a0:	18c1      	adds	r1, r0, r3
 80024a2:	004a      	lsls	r2, r1, #1
 80024a4:	6810      	ldr	r0, [r2, #0]
 80024a6:	0583      	lsls	r3, r0, #22
}
 80024a8:	0d98      	lsrs	r0, r3, #22
 80024aa:	4770      	bx	lr
 80024ac:	40005c50 	andmi	r5, r0, r0, asr ip
 80024b0:	20003006 	andcs	r3, r0, r6

080024b4 <ByteSwap>:
u16 ByteSwap(u16 wSwW)
{
  u8 bTemp;
  u16 wRet;
  bTemp = (u8)(wSwW & 0xff);
  wRet =  (wSwW >> 8) | ((u16)bTemp << 8);
 80024b4:	b2c3      	uxtb	r3, r0
 80024b6:	0a00      	lsrs	r0, r0, #8
  return(wRet);
}
 80024b8:	ea40 2003 	orr.w	r0, r0, r3, lsl #8
 80024bc:	4770      	bx	lr
	...

080024c0 <USB_SIL_Init>:
{
#ifndef STM32F10X_CL
  
  /* USB interrupts initialization */
  /* clear pending interrupts */
  _SetISTR(0);
 80024c0:	4b04      	ldr	r3, [pc, #16]	; (80024d4 <USB_SIL_Init+0x14>)
 80024c2:	2000      	movs	r0, #0
 80024c4:	6018      	str	r0, [r3, #0]
  wInterrupt_Mask = IMR_MSK;
 80024c6:	4a04      	ldr	r2, [pc, #16]	; (80024d8 <USB_SIL_Init+0x18>)
  /* set interrupts mask */
  _SetCNTR(wInterrupt_Mask);
 80024c8:	4b04      	ldr	r3, [pc, #16]	; (80024dc <USB_SIL_Init+0x1c>)
#ifndef STM32F10X_CL
  
  /* USB interrupts initialization */
  /* clear pending interrupts */
  _SetISTR(0);
  wInterrupt_Mask = IMR_MSK;
 80024ca:	f44f 4106 	mov.w	r1, #34304	; 0x8600
 80024ce:	8011      	strh	r1, [r2, #0]
  /* set interrupts mask */
  _SetCNTR(wInterrupt_Mask);
 80024d0:	6019      	str	r1, [r3, #0]
  OTG_DEV_Init();
  
#endif /* STM32F10X_CL */

  return 0;
}
 80024d2:	4770      	bx	lr
 80024d4:	40005c44 	andmi	r5, r0, r4, asr #24
 80024d8:	20000718 	andcs	r0, r0, r8, lsl r7
 80024dc:	40005c40 	andmi	r5, r0, r0, asr #24

080024e0 <USB_SIL_Read>:
*                     received data buffer.
* Output         : None.
* Return         : Number of received data (in Bytes).
*******************************************************************************/
u32 USB_SIL_Read(u8 bEpAddr, u8* pBufferPointer)
{
 80024e0:	b570      	push	{r4, r5, r6, lr}
  u32 DataLength = 0;

#ifndef STM32F10X_CL

  /* Get the number of received data on the selected Endpoint */
  DataLength = GetEPRxCount(bEpAddr & 0x7F);
 80024e2:	f000 057f 	and.w	r5, r0, #127	; 0x7f
 80024e6:	4628      	mov	r0, r5
*                     received data buffer.
* Output         : None.
* Return         : Number of received data (in Bytes).
*******************************************************************************/
u32 USB_SIL_Read(u8 bEpAddr, u8* pBufferPointer)
{
 80024e8:	460e      	mov	r6, r1
  u32 DataLength = 0;

#ifndef STM32F10X_CL

  /* Get the number of received data on the selected Endpoint */
  DataLength = GetEPRxCount(bEpAddr & 0x7F);
 80024ea:	f7ff ffd3 	bl	8002494 <GetEPRxCount>
 80024ee:	4604      	mov	r4, r0

  /* Use the memory interface function to write to the selected endpoint */
  PMAToUserBufferCopy(pBufferPointer, GetEPRxAddr(bEpAddr & 0x7F), DataLength);
 80024f0:	4628      	mov	r0, r5
 80024f2:	f7ff ff95 	bl	8002420 <GetEPRxAddr>
 80024f6:	4622      	mov	r2, r4
 80024f8:	4601      	mov	r1, r0
 80024fa:	4630      	mov	r0, r6
 80024fc:	f7ff feac 	bl	8002258 <PMAToUserBufferCopy>
  
#endif /* STM32F10X_CL */

  /* Return the number of received data */
  return DataLength;
}
 8002500:	4620      	mov	r0, r4
 8002502:	bd70      	pop	{r4, r5, r6, pc}

08002504 <CTR_LP>:
* Input          : None.
* Output         : None.
* Return         : None.
*******************************************************************************/
void CTR_LP(void)
{
 8002504:	b537      	push	{r0, r1, r2, r4, r5, lr}
  __IO u16 wEPVal = 0;
 8002506:	2300      	movs	r3, #0
 8002508:	f8ad 3006 	strh.w	r3, [sp, #6]
  /* stay in loop while pending ints */
  while (((wIstr = _GetISTR()) & ISTR_CTR) != 0)
 800250c:	4858      	ldr	r0, [pc, #352]	; (8002670 <CTR_LP+0x16c>)
 800250e:	4b59      	ldr	r3, [pc, #356]	; (8002674 <CTR_LP+0x170>)
 8002510:	6802      	ldr	r2, [r0, #0]
 8002512:	b291      	uxth	r1, r2
 8002514:	0412      	lsls	r2, r2, #16
 8002516:	8019      	strh	r1, [r3, #0]
 8002518:	f140 80a8 	bpl.w	800266c <CTR_LP+0x168>
  {
    /* extract highest priority endpoint number */
    EPindex = (u8)(wIstr & ISTR_EP_ID);
 800251c:	8818      	ldrh	r0, [r3, #0]
 800251e:	4956      	ldr	r1, [pc, #344]	; (8002678 <CTR_LP+0x174>)
 8002520:	f000 020f 	and.w	r2, r0, #15
 8002524:	700a      	strb	r2, [r1, #0]
    if (EPindex == 0)
 8002526:	2a00      	cmp	r2, #0
 8002528:	d16e      	bne.n	8002608 <CTR_LP+0x104>

      /* save RX & TX status */
      /* and set both to NAK */


	    SaveRState = _GetENDPOINT(ENDP0);
 800252a:	4c54      	ldr	r4, [pc, #336]	; (800267c <CTR_LP+0x178>)
 800252c:	6825      	ldr	r5, [r4, #0]
 800252e:	b2aa      	uxth	r2, r5
 8002530:	4d53      	ldr	r5, [pc, #332]	; (8002680 <CTR_LP+0x17c>)
 8002532:	802a      	strh	r2, [r5, #0]
	    SaveTState = SaveRState & EPTX_STAT;
 8002534:	8829      	ldrh	r1, [r5, #0]
 8002536:	4a53      	ldr	r2, [pc, #332]	; (8002684 <CTR_LP+0x180>)
 8002538:	f001 0030 	and.w	r0, r1, #48	; 0x30
 800253c:	8010      	strh	r0, [r2, #0]
	    SaveRState &=  EPRX_STAT;	
 800253e:	8829      	ldrh	r1, [r5, #0]

	    _SetEPRxTxStatus(ENDP0,EP_RX_NAK,EP_TX_NAK);
 8002540:	f64b 72bf 	movw	r2, #49087	; 0xbfbf
      /* and set both to NAK */


	    SaveRState = _GetENDPOINT(ENDP0);
	    SaveTState = SaveRState & EPTX_STAT;
	    SaveRState &=  EPRX_STAT;	
 8002544:	f401 5040 	and.w	r0, r1, #12288	; 0x3000
 8002548:	8028      	strh	r0, [r5, #0]

	    _SetEPRxTxStatus(ENDP0,EP_RX_NAK,EP_TX_NAK);
 800254a:	6821      	ldr	r1, [r4, #0]
 800254c:	400a      	ands	r2, r1
 800254e:	f482 5000 	eor.w	r0, r2, #8192	; 0x2000
 8002552:	f080 0120 	eor.w	r1, r0, #32
 8002556:	f441 4200 	orr.w	r2, r1, #32768	; 0x8000
 800255a:	f042 0080 	orr.w	r0, r2, #128	; 0x80
 800255e:	6020      	str	r0, [r4, #0]

      /* DIR bit = origin of the interrupt */

      if ((wIstr & ISTR_DIR) == 0)
 8002560:	881b      	ldrh	r3, [r3, #0]
 8002562:	f003 0110 	and.w	r1, r3, #16
 8002566:	b28a      	uxth	r2, r1
 8002568:	b93a      	cbnz	r2, 800257a <CTR_LP+0x76>

        /* DIR = 0      => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always  */


        _ClearEP_CTR_TX(ENDP0);
 800256a:	6822      	ldr	r2, [r4, #0]
 800256c:	f648 700f 	movw	r0, #36623	; 0x8f0f
 8002570:	4010      	ands	r0, r2
 8002572:	6020      	str	r0, [r4, #0]
        In0_Process();
 8002574:	f7ff fe28 	bl	80021c8 <In0_Process>
 8002578:	e01d      	b.n	80025b6 <CTR_LP+0xb2>
        /* DIR = 1 */

        /* DIR = 1 & CTR_RX       => SETUP or OUT int */
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */

        wEPVal = _GetENDPOINT(ENDP0);
 800257a:	6820      	ldr	r0, [r4, #0]
 800257c:	b283      	uxth	r3, r0
 800257e:	f8ad 3006 	strh.w	r3, [sp, #6]
        
        if ((wEPVal &EP_SETUP) != 0)
 8002582:	f8bd 1006 	ldrh.w	r1, [sp, #6]
 8002586:	f401 6200 	and.w	r2, r1, #2048	; 0x800
 800258a:	b290      	uxth	r0, r2
 800258c:	b138      	cbz	r0, 800259e <CTR_LP+0x9a>
        {
          _ClearEP_CTR_RX(ENDP0); /* SETUP bit kept frozen while CTR_RX = 1 */
 800258e:	6821      	ldr	r1, [r4, #0]
 8002590:	f640 738f 	movw	r3, #3983	; 0xf8f
 8002594:	400b      	ands	r3, r1
 8002596:	6023      	str	r3, [r4, #0]
          Setup0_Process();
 8002598:	f7ff fc76 	bl	8001e88 <Setup0_Process>
 800259c:	e00b      	b.n	80025b6 <CTR_LP+0xb2>

		      _SetEPRxTxStatus(ENDP0,SaveRState,SaveTState);
          return;
        }

        else if ((wEPVal & EP_CTR_RX) != 0)
 800259e:	f8bd 3006 	ldrh.w	r3, [sp, #6]
 80025a2:	b219      	sxth	r1, r3
 80025a4:	2900      	cmp	r1, #0
 80025a6:	dab1      	bge.n	800250c <CTR_LP+0x8>
        {
          _ClearEP_CTR_RX(ENDP0);
 80025a8:	6822      	ldr	r2, [r4, #0]
 80025aa:	f640 708f 	movw	r0, #3983	; 0xf8f
 80025ae:	4010      	ands	r0, r2
 80025b0:	6020      	str	r0, [r4, #0]
          Out0_Process();
 80025b2:	f7ff fbff 	bl	8001db4 <Out0_Process>
          /* before terminate set Tx & Rx status */
     
		     _SetEPRxTxStatus(ENDP0,SaveRState,SaveTState);
 80025b6:	6821      	ldr	r1, [r4, #0]
 80025b8:	882a      	ldrh	r2, [r5, #0]
 80025ba:	f64b 73bf 	movw	r3, #49087	; 0xbfbf
 80025be:	f402 5080 	and.w	r0, r2, #4096	; 0x1000
 80025c2:	400b      	ands	r3, r1
 80025c4:	b281      	uxth	r1, r0
 80025c6:	b109      	cbz	r1, 80025cc <CTR_LP+0xc8>
 80025c8:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 80025cc:	4a2c      	ldr	r2, [pc, #176]	; (8002680 <CTR_LP+0x17c>)
 80025ce:	8810      	ldrh	r0, [r2, #0]
 80025d0:	f400 5100 	and.w	r1, r0, #8192	; 0x2000
 80025d4:	b28a      	uxth	r2, r1
 80025d6:	b10a      	cbz	r2, 80025dc <CTR_LP+0xd8>
 80025d8:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 80025dc:	4829      	ldr	r0, [pc, #164]	; (8002684 <CTR_LP+0x180>)
 80025de:	8801      	ldrh	r1, [r0, #0]
 80025e0:	f001 0210 	and.w	r2, r1, #16
 80025e4:	b291      	uxth	r1, r2
 80025e6:	b109      	cbz	r1, 80025ec <CTR_LP+0xe8>
 80025e8:	f083 0310 	eor.w	r3, r3, #16
 80025ec:	8800      	ldrh	r0, [r0, #0]
 80025ee:	f000 0220 	and.w	r2, r0, #32
 80025f2:	b291      	uxth	r1, r2
 80025f4:	b109      	cbz	r1, 80025fa <CTR_LP+0xf6>
 80025f6:	f083 0320 	eor.w	r3, r3, #32
 80025fa:	f443 4000 	orr.w	r0, r3, #32768	; 0x8000
 80025fe:	4a1f      	ldr	r2, [pc, #124]	; (800267c <CTR_LP+0x178>)
 8002600:	f040 0180 	orr.w	r1, r0, #128	; 0x80
 8002604:	6011      	str	r1, [r2, #0]
          return;
 8002606:	e031      	b.n	800266c <CTR_LP+0x168>
    else
    {
      /* Decode and service non control endpoints interrupt  */

      /* process related endpoint register */
      wEPVal = _GetENDPOINT(EPindex);
 8002608:	0093      	lsls	r3, r2, #2
 800260a:	f103 4080 	add.w	r0, r3, #1073741824	; 0x40000000
 800260e:	f500 43b8 	add.w	r3, r0, #23552	; 0x5c00
 8002612:	6819      	ldr	r1, [r3, #0]
 8002614:	b288      	uxth	r0, r1
 8002616:	f8ad 0006 	strh.w	r0, [sp, #6]
      if ((wEPVal & EP_CTR_RX) != 0)
 800261a:	f8bd 1006 	ldrh.w	r1, [sp, #6]
 800261e:	b208      	sxth	r0, r1
 8002620:	2800      	cmp	r0, #0
 8002622:	da09      	bge.n	8002638 <CTR_LP+0x134>
      {
        /* clear int flag */
        _ClearEP_CTR_RX(EPindex);
 8002624:	6818      	ldr	r0, [r3, #0]
 8002626:	f640 718f 	movw	r1, #3983	; 0xf8f
 800262a:	4001      	ands	r1, r0
 800262c:	6019      	str	r1, [r3, #0]

        /* call OUT service function */
        (*pEpInt_OUT[EPindex-1])();
 800262e:	4b16      	ldr	r3, [pc, #88]	; (8002688 <CTR_LP+0x184>)
 8002630:	3a01      	subs	r2, #1
 8002632:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 8002636:	4780      	blx	r0

      } /* if((wEPVal & EP_CTR_RX) */

      if ((wEPVal & EP_CTR_TX) != 0)
 8002638:	f8bd 1006 	ldrh.w	r1, [sp, #6]
 800263c:	f001 0280 	and.w	r2, r1, #128	; 0x80
 8002640:	b293      	uxth	r3, r2
 8002642:	2b00      	cmp	r3, #0
 8002644:	f43f af62 	beq.w	800250c <CTR_LP+0x8>
      {
        /* clear int flag */
        _ClearEP_CTR_TX(EPindex);
 8002648:	480b      	ldr	r0, [pc, #44]	; (8002678 <CTR_LP+0x174>)
 800264a:	7802      	ldrb	r2, [r0, #0]
 800264c:	0091      	lsls	r1, r2, #2
 800264e:	f101 4380 	add.w	r3, r1, #1073741824	; 0x40000000
 8002652:	f503 41b8 	add.w	r1, r3, #23552	; 0x5c00
 8002656:	6808      	ldr	r0, [r1, #0]
 8002658:	f648 730f 	movw	r3, #36623	; 0x8f0f
 800265c:	4003      	ands	r3, r0
 800265e:	600b      	str	r3, [r1, #0]

        /* call IN service function */
        (*pEpInt_IN[EPindex-1])();
 8002660:	490a      	ldr	r1, [pc, #40]	; (800268c <CTR_LP+0x188>)
 8002662:	3a01      	subs	r2, #1
 8002664:	f851 0022 	ldr.w	r0, [r1, r2, lsl #2]
 8002668:	4780      	blx	r0
 800266a:	e74f      	b.n	800250c <CTR_LP+0x8>
      } /* if((wEPVal & EP_CTR_TX) != 0) */

    }/* if(EPindex == 0) else */

  }/* while(...) */
}
 800266c:	bd3e      	pop	{r1, r2, r3, r4, r5, pc}
 800266e:	bf00      	nop
 8002670:	40005c44 	andmi	r5, r0, r4, asr #24
 8002674:	200006e6 	andcs	r0, r0, r6, ror #13
 8002678:	200006f0 	strdcs	r0, [r0], -r0	; <UNPREDICTABLE>
 800267c:	40005c00 	andmi	r5, r0, r0, lsl #24
 8002680:	2000071c 	andcs	r0, r0, ip, lsl r7
 8002684:	2000071e 	andcs	r0, r0, lr, lsl r7
 8002688:	2000001c 	andcs	r0, r0, ip, lsl r0
 800268c:	20000038 	andcs	r0, r0, r8, lsr r0

08002690 <CSWTCH.58>:
 8002690:	00000960 	andeq	r0, r0, r0, ror #18
 8002694:	0000e100 	andeq	lr, r0, r0, lsl #2
 8002698:	0001c200 	andeq	ip, r1, r0, lsl #4
 800269c:	000f4240 	andeq	r4, pc, r0, asr #4
 80026a0:	001e8480 	andseq	r8, lr, r0, lsl #9
 80026a4:	002dc6c0 	eoreq	ip, sp, r0, asr #13
 80026a8:	003d0900 	eorseq	r0, sp, r0, lsl #18
 80026ac:	0044aa20 	subeq	sl, r4, r0, lsr #20
 80026b0:	00a037a0 	adceq	r3, r0, r0, lsr #15

080026b4 <Virtual_Com_Port_StringProduct>:
 80026b4:	00520332 	subseq	r0, r2, r2, lsr r3
 80026b8:	0042004f 	subeq	r0, r2, pc, asr #32
 80026bc:	0054004f 	subseq	r0, r4, pc, asr #32
 80026c0:	00530049 	subseq	r0, r3, r9, asr #32
 80026c4:	00560020 	subseq	r0, r6, r0, lsr #32
 80026c8:	00720069 	rsbseq	r0, r2, r9, rrx
 80026cc:	00750074 	rsbseq	r0, r5, r4, ror r0
 80026d0:	006c0061 	rsbeq	r0, ip, r1, rrx
 80026d4:	00430020 	subeq	r0, r3, r0, lsr #32
 80026d8:	004d004f 	subeq	r0, sp, pc, asr #32
 80026dc:	00500020 	subseq	r0, r0, r0, lsr #32
 80026e0:	0072006f 	rsbseq	r0, r2, pc, rrx
 80026e4:	03120074 	tsteq	r2, #116	; 0x74

080026e6 <Virtual_Com_Port_StringVendor>:
 80026e6:	00430312 	subeq	r0, r3, r2, lsl r3
 80026ea:	002d004d 	eoreq	r0, sp, sp, asr #32
 80026ee:	00300039 	eorseq	r0, r0, r9, lsr r0
 80026f2:	00200030 	eoreq	r0, r0, r0, lsr r0
 80026f6:	03040020 	movweq	r0, #16416	; 0x4020

080026f8 <Virtual_Com_Port_StringLangID>:
 80026f8:	04090304 	streq	r0, [r9], #-772	; 0x304

080026fc <Virtual_Com_Port_ConfigDescriptor>:
 80026fc:	00430209 	subeq	r0, r3, r9, lsl #4
 8002700:	80000102 	andhi	r0, r0, r2, lsl #2
 8002704:	00040900 	andeq	r0, r4, r0, lsl #18
 8002708:	02020100 	andeq	r0, r2, #0
 800270c:	24050001 	strcs	r0, [r5], #-1
 8002710:	05011000 	streq	r1, [r1, #-0]
 8002714:	01000124 	tsteq	r0, r4, lsr #2
 8002718:	02022404 	andeq	r2, r2, #67108864	; 0x4000000
 800271c:	00062405 	andeq	r2, r6, r5, lsl #8
 8002720:	82050701 	andhi	r0, r5, #262144	; 0x40000
 8002724:	ff000803 			; <UNDEFINED> instruction: 0xff000803
 8002728:	00010409 	andeq	r0, r1, r9, lsl #8
 800272c:	00000a02 	andeq	r0, r0, r2, lsl #20
 8002730:	03050700 	movweq	r0, #22272	; 0x5700
 8002734:	00004002 	andeq	r4, r0, r2
 8002738:	02810507 	addeq	r0, r1, #29360128	; 0x1c00000
 800273c:	12000040 	andne	r0, r0, #64	; 0x40

0800273f <Virtual_Com_Port_DeviceDescriptor>:
 800273f:	02000112 	andeq	r0, r0, #-2147483644	; 0x80000004
 8002743:	40000002 	andmi	r0, r0, r2
 8002747:	ff48fff1 			; <UNDEFINED> instruction: 0xff48fff1
 800274b:	02010200 	andeq	r0, r1, #0
 800274f:	00000100 	andeq	r0, r0, r0, lsl #2

08002751 <APBAHBPrescTable>:
 8002751:	00000000 	andeq	r0, r0, r0
 8002755:	04030201 	streq	r0, [r3], #-513	; 0x201
 8002759:	04030201 	streq	r0, [r3], #-513	; 0x201
 800275d:	09080706 	stmdbeq	r8, {r1, r2, r8, r9, sl}

08002761 <ADCPrescTable>:
 8002761:	08060402 	stmdaeq	r6, {r1, sl}
 8002765:	4c265441 	cfstrsmi	mvf5, [r6], #-260	; 0xfffffefc
 8002769:	65520044 	ldrbvs	r0, [r2, #-68]	; 0x44
 800276d:	2e796461 	cdpcs	4, 7, cr6, cr9, cr1, {3}
 8002771:	53000a2e 	movwpl	r0, #2606	; 0xa2e
 8002775:	65636375 	strbvs	r6, [r3, #-885]!	; 0x375
 8002779:	2e2e7373 	mcrcs	3, 1, r7, cr14, cr3, {3}
 800277d:	6146000a 	cmpvs	r6, sl
 8002781:	2e2e6c69 	cdpcs	12, 2, cr6, cr14, cr9, {3}
 8002785:	5441000a 	strbpl	r0, [r1], #-10
 8002789:	004f4726 	subeq	r4, pc, r6, lsr #14
 800278d:	52265441 	eorpl	r5, r6, #1090519040	; 0x41000000
 8002791:	41005453 	tstmi	r0, r3, asr r4
 8002795:	4f542654 	svcmi	0x00542654
 8002799:	54005353 	strpl	r5, [r0], #-851	; 0x353
 800279d:	2053534f 	subscs	r5, r3, pc, asr #6
 80027a1:	45444f4d 	strbmi	r4, [r4, #-3917]	; 0xf4d
 80027a5:	0d4b4f20 	stcleq	15, cr4, [fp, #-128]	; 0xffffff80
 80027a9:	4100200a 	tstmi	r0, sl
 80027ad:	414e2654 	cmpmi	lr, r4, asr r6
 80027b1:	4300454d 	movwmi	r4, #1357	; 0x54d
 80027b5:	30392d4d 	eorscc	r2, r9, sp, asr #26
 80027b9:	4e000a34 	mcrmi	10, 0, r0, cr0, cr4, {1}
 80027bd:	4449206f 	strbmi	r2, [r9], #-111	; 0x6f
 80027c1:	6f432045 	svcvs	0x00432045
 80027c5:	6e616d6d 	cdpvs	13, 6, cr6, cr1, cr13, {3}
 80027c9:	0a0d2164 	beq	834ad61 <_etext+0x34853d>
 80027cd:	0a4b4f00 	beq	92d63d5 <_etext+0x12d3bb1>
 80027d1:	74654400 	strbtvc	r4, [r5], #-1024	; 0x400
 80027d5:	20746365 	rsbscs	r6, r4, r5, ror #6
 80027d9:	216e6950 	cmncs	lr, r0, asr r9
 80027dd:	0d000a0d 	vstreq	s0, [r0, #-52]	; 0xffffffcc
 80027e1:	6f44200a 	svcvs	0x0044200a
 80027e5:	6f6c6e77 	svcvs	0x006c6e77
 80027e9:	46206461 	strtmi	r6, [r0], -r1, ror #8
 80027ed:	656c6961 	strbvs	r6, [ip, #-2401]!	; 0x961
 80027f1:	0d002164 	stfeqs	f2, [r0, #-400]	; 0xfffffe70
 80027f5:	6f44200a 	svcvs	0x0044200a
 80027f9:	6f6c6e77 	svcvs	0x006c6e77
 80027fd:	4f206461 	svcmi	0x00206461
 8002801:	66726576 			; <UNDEFINED> instruction: 0x66726576
 8002805:	21776f6c 	cmncs	r7, ip, ror #30
 8002809:	200a0d00 	andcs	r0, sl, r0, lsl #26
 800280d:	73616c66 	cmnvc	r1, #26112	; 0x6600
 8002811:	72772068 	rsbsvc	r2, r7, #104	; 0x68
 8002815:	6e697469 	cdpvs	4, 6, cr7, cr9, cr9, {3}
 8002819:	72652067 	rsbvc	r2, r5, #103	; 0x67
 800281d:	21726f72 	cmncs	r2, r2, ror pc
 8002821:	Address 0x0000000008002821 is out of bounds.


Disassembly of section .data:

20000000 <_sdata>:
20000000:	53031a01 	movwpl	r1, #14849	; 0x3a01

20000001 <Virtual_Com_Port_StringSerial>:
20000001:	0053031a 	subseq	r0, r3, sl, lsl r3
20000005:	004d0054 	subeq	r0, sp, r4, asr r0
20000009:	00320033 	eorseq	r0, r2, r3, lsr r0
2000000d:	00300031 	eorseq	r0, r0, r1, lsr r0
	...

2000001c <pEpInt_OUT>:
2000001c:	08002229 	stmdaeq	r0, {r0, r3, r5, r9, sp}
20000020:	08002229 	stmdaeq	r0, {r0, r3, r5, r9, sp}
20000024:	08000ccd 	stmdaeq	r0, {r0, r2, r3, r6, r7, sl, fp}
20000028:	08002229 	stmdaeq	r0, {r0, r3, r5, r9, sp}
2000002c:	08002229 	stmdaeq	r0, {r0, r3, r5, r9, sp}
20000030:	08002229 	stmdaeq	r0, {r0, r3, r5, r9, sp}
20000034:	08002229 	stmdaeq	r0, {r0, r3, r5, r9, sp}

20000038 <pEpInt_IN>:
20000038:	08000bc1 	stmdaeq	r0, {r0, r6, r7, r8, r9, fp}
2000003c:	08002229 	stmdaeq	r0, {r0, r3, r5, r9, sp}
20000040:	08002229 	stmdaeq	r0, {r0, r3, r5, r9, sp}
20000044:	08002229 	stmdaeq	r0, {r0, r3, r5, r9, sp}
20000048:	08002229 	stmdaeq	r0, {r0, r3, r5, r9, sp}
2000004c:	08002229 	stmdaeq	r0, {r0, r3, r5, r9, sp}
20000050:	08002229 	stmdaeq	r0, {r0, r3, r5, r9, sp}

20000054 <linecoding>:
20000054:	0001c200 	andeq	ip, r1, r0, lsl #4
20000058:	00080000 	andeq	r0, r8, r0

2000005c <String_Descriptor>:
2000005c:	080026f8 	stmdaeq	r0, {r3, r4, r5, r6, r7, r9, sl, sp}
20000060:	00000004 	andeq	r0, r0, r4
20000064:	080026e6 	stmdaeq	r0, {r1, r2, r5, r6, r7, r9, sl, sp}
20000068:	00000012 	andeq	r0, r0, r2, lsl r0
2000006c:	080026b4 	stmdaeq	r0, {r2, r4, r5, r7, r9, sl, sp}
20000070:	00000032 	andeq	r0, r0, r2, lsr r0
20000074:	20000001 	andcs	r0, r0, r1
20000078:	0000001a 	andeq	r0, r0, sl, lsl r0

2000007c <Config_Descriptor>:
2000007c:	080026fc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, r9, sl, sp}
20000080:	00000043 	andeq	r0, r0, r3, asr #32

20000084 <Device_Descriptor>:
20000084:	0800273f 	stmdaeq	r0, {r0, r1, r2, r3, r4, r5, r8, r9, sl, sp}
20000088:	00000012 	andeq	r0, r0, r2, lsl r0

2000008c <Device_Property>:
2000008c:	08000fd9 	stmdaeq	r0, {r0, r3, r4, r6, r7, r8, r9, sl, fp}
20000090:	08000ef9 	stmdaeq	r0, {r0, r3, r4, r5, r6, r7, r9, sl, fp}
20000094:	08000dd5 	stmdaeq	r0, {r0, r2, r4, r6, r7, r8, sl, fp}
20000098:	08000de9 	stmdaeq	r0, {r0, r3, r5, r6, r7, r8, sl, fp}
2000009c:	08000ded 	stmdaeq	r0, {r0, r2, r3, r5, r6, r7, r8, sl, fp}
200000a0:	08000e49 	stmdaeq	r0, {r0, r3, r6, r9, sl, fp}
200000a4:	08000e6d 	stmdaeq	r0, {r0, r2, r3, r5, r6, r9, sl, fp}
200000a8:	08000eed 	stmdaeq	r0, {r0, r2, r3, r5, r6, r7, r9, sl, fp}
200000ac:	08000ee1 	stmdaeq	r0, {r0, r5, r6, r7, r9, sl, fp}
200000b0:	08000ec1 	stmdaeq	r0, {r0, r6, r7, r9, sl, fp}
200000b4:	00000000 	andeq	r0, r0, r0
200000b8:	00000040 	andeq	r0, r0, r0, asr #32

200000bc <User_Standard_Requests>:
200000bc:	08002229 	stmdaeq	r0, {r0, r3, r5, r9, sp}
200000c0:	08000db1 	stmdaeq	r0, {r0, r4, r5, r7, r8, sl, fp}
200000c4:	08002229 	stmdaeq	r0, {r0, r3, r5, r9, sp}
200000c8:	08002229 	stmdaeq	r0, {r0, r3, r5, r9, sp}
200000cc:	08002229 	stmdaeq	r0, {r0, r3, r5, r9, sp}
200000d0:	08002229 	stmdaeq	r0, {r0, r3, r5, r9, sp}
200000d4:	08002229 	stmdaeq	r0, {r0, r3, r5, r9, sp}
200000d8:	08002229 	stmdaeq	r0, {r0, r3, r5, r9, sp}
200000dc:	08000dc9 	stmdaeq	r0, {r0, r3, r6, r7, r8, sl, fp}

200000e0 <Device_Table>:
200000e0:	00000104 	andeq	r0, r0, r4, lsl #2

Disassembly of section .bss:

200000e4 <_sbss>:
200000e4:	00000000 	andeq	r0, r0, r0

200000e8 <gu32TimingCounter1ms_Txd>:
200000e8:	00000000 	andeq	r0, r0, r0

200000ec <gbCount>:
200000ec:	00000000 	andeq	r0, r0, r0

200000f0 <gwAddressPointer>:
200000f0:	00000000 	andeq	r0, r0, r0

200000f4 <gwEndAddressPointer>:
200000f4:	00000000 	andeq	r0, r0, r0

200000f8 <gwCalculatedCheckSum>:
200000f8:	00000000 	andeq	r0, r0, r0

200000fc <gwRxTotalCount>:
200000fc:	00000000 	andeq	r0, r0, r0

20000100 <gbFlashDownloadStart>:
20000100:	00000000 	andeq	r0, r0, r0

20000104 <gwReceivedCheckSumFromHost>:
20000104:	00000000 	andeq	r0, r0, r0

20000108 <gwWriteProtectedPages>:
20000108:	00000000 	andeq	r0, r0, r0

2000010c <sr.5698>:
2000010c:	00000000 	andeq	r0, r0, r0

20000110 <FinishToSend>:
	...

20000112 <USB_Rx_Cnt>:
	...

20000114 <FrameCount.5885>:
20000114:	00000000 	andeq	r0, r0, r0

20000118 <bIntPackSOF>:
20000118:	00000000 	andeq	r0, r0, r0

2000011c <Request>:
2000011c:	00000000 	andeq	r0, r0, r0

20000120 <comstatetemp>:
20000120:	00000000 	andeq	r0, r0, r0

20000124 <bDeviceState>:
20000124:	00000000 	andeq	r0, r0, r0

20000128 <USB_Tx_State>:
20000128:	00000000 	andeq	r0, r0, r0

2000012c <USART_Rx_length>:
2000012c:	00000000 	andeq	r0, r0, r0

20000130 <Data_Mul_MaxPacketSize>:
20000130:	00000000 	andeq	r0, r0, r0

20000134 <HSEStartUpStatus>:
	...

20000135 <gbDXLReadPointer>:
20000135:	00000000 	andeq	r0, r0, r0

20000138 <TimingDelay>:
20000138:	00000000 	andeq	r0, r0, r0

2000013c <gwUSARTWritePtr>:
	...

2000013e <gbpRxBuffer>:
	...

20000190 <gwUSARTReadPtr>:
20000190:	00000000 	andeq	r0, r0, r0

20000194 <USART_InitStructure>:
	...

200001a4 <gwpUSARTBuffer>:
	...

200005a4 <gbpDXLDataBuffer>:
	...

200006a4 <gbDXLWritePointer>:
	...

200006a5 <USB_Rx_Buffer>:
	...

200006e6 <wIstr>:
	...

200006e8 <SaveState>:
200006e8:	00000000 	andeq	r0, r0, r0

200006ec <pProperty>:
200006ec:	00000000 	andeq	r0, r0, r0

200006f0 <EPindex>:
200006f0:	00000000 	andeq	r0, r0, r0

200006f4 <Device_Info>:
	...

20000710 <pUser_Standard_Requests>:
20000710:	00000000 	andeq	r0, r0, r0

20000714 <pInformation>:
20000714:	00000000 	andeq	r0, r0, r0

20000718 <wInterrupt_Mask>:
	...

2000071a <StatusInfo>:
	...

2000071c <SaveRState>:
	...

2000071e <SaveTState>:
	...

Disassembly of section ._usrstack:

20000720 <_susrstack>:
	...

Disassembly of section .comment:

00000000 <.comment>:
* Input          : None.
* Output         : None.
* Return         : None.
*******************************************************************************/
void CTR_HP(void)
{
   0:	3a434347 	bcc	10d0d24 <__Stack_Size+0x10d0924>
  u32 wEPVal = 0;

  while (((wIstr = _GetISTR()) & ISTR_CTR) != 0)
   4:	4e472820 	cdpmi	8, 4, cr2, cr7, cr0, {1}
   8:	6f542055 	svcvs	0x00542055
   c:	20736c6f 	rsbscs	r6, r3, pc, ror #24
  {
    _SetISTR((u16)CLR_CTR); /* clear CTR flag */
  10:	20726f66 	rsbscs	r6, r2, r6, ror #30
  14:	204d5241 	subcs	r5, sp, r1, asr #4
    /* extract highest priority endpoint number */
    EPindex = (u8)(wIstr & ISTR_EP_ID);
  18:	65626d45 	strbvs	r6, [r2, #-3397]!	; 0xd45
  1c:	64656464 	strbtvs	r6, [r5], #-1124	; 0x464
    /* process related endpoint register */
    wEPVal = _GetENDPOINT(EPindex);
  20:	6f725020 	svcvs	0x00725020

  while (((wIstr = _GetISTR()) & ISTR_CTR) != 0)
  {
    _SetISTR((u16)CLR_CTR); /* clear CTR flag */
    /* extract highest priority endpoint number */
    EPindex = (u8)(wIstr & ISTR_EP_ID);
  24:	73736563 	cmnvc	r3, #415236096	; 0x18c00000
    /* process related endpoint register */
    wEPVal = _GetENDPOINT(EPindex);
  28:	2973726f 	ldmdbcs	r3!, {r0, r1, r2, r3, r5, r6, r9, ip, sp, lr}^
    if ((wEPVal & EP_CTR_RX) != 0)
  2c:	372e3420 	strcc	r3, [lr, -r0, lsr #8]!
    {
      /* clear int flag */
      _ClearEP_CTR_RX(EPindex);
  30:	3220342e 	eorcc	r3, r0, #771751936	; 0x2e000000
  34:	30333130 	eorscc	r3, r3, r0, lsr r1
  38:	20333139 	eorscs	r3, r3, r9, lsr r1

      /* call OUT service function */
      (*pEpInt_OUT[EPindex-1])();
  3c:	6c657228 	sfmvs	f7, 2, [r5], #-160	; 0xffffff60

    } /* if((wEPVal & EP_CTR_RX) */
    else if ((wEPVal & EP_CTR_TX) != 0)
  40:	65736165 	ldrbvs	r6, [r3, #-357]!	; 0x165
    {
      /* clear int flag */
      _ClearEP_CTR_TX(EPindex);
  44:	415b2029 	cmpmi	fp, r9, lsr #32
  48:	652f4d52 	strvs	r4, [pc, #-3410]!	; fffff2fe <SCS_BASE+0x1fff12fe>
  4c:	6465626d 	strbtvs	r6, [r5], #-621	; 0x26d

      /* call IN service function */
      (*pEpInt_IN[EPindex-1])();
  50:	2d646564 	cfstr64cs	mvdx6, [r4, #-400]!	; 0xfffffe70
  54:	2d375f34 	ldccs	15, cr5, [r7, #-208]!	; 0xffffff30
  58:	6e617262 	cdpvs	2, 6, cr7, cr1, cr2, {3}
  5c:	72206863 	eorvc	r6, r0, #6488064	; 0x630000
  60:	73697665 	cmnvc	r9, #105906176	; 0x6500000
  64:	206e6f69 	rsbcs	r6, lr, r9, ror #30
  68:	36323032 			; <UNDEFINED> instruction: 0x36323032
  6c:	005d3130 	subseq	r3, sp, r0, lsr r1

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
* Input          : None.
* Output         : None.
* Return         : None.
*******************************************************************************/
void CTR_HP(void)
{
   0:	00003041 	andeq	r3, r0, r1, asr #32
  u32 wEPVal = 0;

  while (((wIstr = _GetISTR()) & ISTR_CTR) != 0)
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000026 	andeq	r0, r0, r6, lsr #32
  {
    _SetISTR((u16)CLR_CTR); /* clear CTR flag */
  10:	726f4305 	rsbvc	r4, pc, #335544320	; 0x14000000
  14:	2d786574 	cfldr64cs	mvdx6, [r8, #-464]!	; 0xfffffe30
    /* extract highest priority endpoint number */
    EPindex = (u8)(wIstr & ISTR_EP_ID);
  18:	0600334d 	streq	r3, [r0], -sp, asr #6
  1c:	084d070a 	stmdaeq	sp, {r1, r3, r8, r9, sl}^
    /* process related endpoint register */
    wEPVal = _GetENDPOINT(EPindex);
  20:	12020901 	andne	r0, r2, #16384	; 0x4000

  while (((wIstr = _GetISTR()) & ISTR_CTR) != 0)
  {
    _SetISTR((u16)CLR_CTR); /* clear CTR flag */
    /* extract highest priority endpoint number */
    EPindex = (u8)(wIstr & ISTR_EP_ID);
  24:	15011404 	strne	r1, [r1, #-1028]	; 0x404
    /* process related endpoint register */
    wEPVal = _GetENDPOINT(EPindex);
  28:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
    if ((wEPVal & EP_CTR_RX) != 0)
  2c:	22011a01 	andcs	r1, r1, #4096	; 0x1000
    {
      /* clear int flag */
      _ClearEP_CTR_RX(EPindex);
  30:	Address 0x0000000000000030 is out of bounds.


Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
* Input          : None.
* Output         : None.
* Return         : None.
*******************************************************************************/
void CTR_HP(void)
{
   0:	000000ec 	andeq	r0, r0, ip, ror #1
  u32 wEPVal = 0;

  while (((wIstr = _GetISTR()) & ISTR_CTR) != 0)
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
   c:	00000000 	andeq	r0, r0, r0
  {
    _SetISTR((u16)CLR_CTR); /* clear CTR flag */
  10:	080001a4 	stmdaeq	r0, {r2, r5, r7, r8}
  14:	0000000c 	andeq	r0, r0, ip
    /* extract highest priority endpoint number */
    EPindex = (u8)(wIstr & ISTR_EP_ID);
  18:	080001b0 	stmdaeq	r0, {r4, r5, r7, r8}
  1c:	00000014 	andeq	r0, r0, r4, lsl r0
    /* process related endpoint register */
    wEPVal = _GetENDPOINT(EPindex);
  20:	080001c4 	stmdaeq	r0, {r2, r6, r7, r8}

  while (((wIstr = _GetISTR()) & ISTR_CTR) != 0)
  {
    _SetISTR((u16)CLR_CTR); /* clear CTR flag */
    /* extract highest priority endpoint number */
    EPindex = (u8)(wIstr & ISTR_EP_ID);
  24:	00000014 	andeq	r0, r0, r4, lsl r0
    /* process related endpoint register */
    wEPVal = _GetENDPOINT(EPindex);
  28:	080001d8 	stmdaeq	r0, {r3, r4, r6, r7, r8}
    if ((wEPVal & EP_CTR_RX) != 0)
  2c:	0000004c 	andeq	r0, r0, ip, asr #32
    {
      /* clear int flag */
      _ClearEP_CTR_RX(EPindex);
  30:	00000000 	andeq	r0, r0, r0
  34:	00000014 	andeq	r0, r0, r4, lsl r0
  38:	00000000 	andeq	r0, r0, r0

      /* call OUT service function */
      (*pEpInt_OUT[EPindex-1])();
  3c:	00000030 	andeq	r0, r0, r0, lsr r0

    } /* if((wEPVal & EP_CTR_RX) */
    else if ((wEPVal & EP_CTR_TX) != 0)
  40:	08000224 	stmdaeq	r0, {r2, r5, r9}
    {
      /* clear int flag */
      _ClearEP_CTR_TX(EPindex);
  44:	00000028 	andeq	r0, r0, r8, lsr #32
  48:	00000000 	andeq	r0, r0, r0
  4c:	00000042 	andeq	r0, r0, r2, asr #32

      /* call IN service function */
      (*pEpInt_IN[EPindex-1])();
  50:	0800024c 	stmdaeq	r0, {r2, r3, r6, r9}
  54:	00000012 	andeq	r0, r0, r2, lsl r0
  58:	0800025e 	stmdaeq	r0, {r1, r2, r3, r4, r6, r9}
  5c:	00000030 	andeq	r0, r0, r0, lsr r0
  60:	0800028e 	stmdaeq	r0, {r1, r2, r3, r7, r9}
  64:	00000014 	andeq	r0, r0, r4, lsl r0
  68:	080002a2 	stmdaeq	r0, {r1, r5, r7, r9}
  6c:	00000014 	andeq	r0, r0, r4, lsl r0
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetEPDblBuffCount(u8 bEpNum, u8 bDir, u16 wCount)
{
  _SetEPDblBuffCount(bEpNum, bDir, wCount);
  70:	00000000 	andeq	r0, r0, r0
  74:	00000042 	andeq	r0, r0, r2, asr #32
  78:	080002b6 	stmdaeq	r0, {r1, r2, r4, r5, r7, r9}
  7c:	00000012 	andeq	r0, r0, r2, lsl r0
  80:	00000000 	andeq	r0, r0, r0
  84:	00000030 	andeq	r0, r0, r0, lsr r0
  88:	00000000 	andeq	r0, r0, r0
  8c:	00000014 	andeq	r0, r0, r4, lsl r0
  90:	00000000 	andeq	r0, r0, r0
  94:	00000014 	andeq	r0, r0, r4, lsl r0
  98:	00000000 	andeq	r0, r0, r0
  9c:	00000020 	andeq	r0, r0, r0, lsr #32
  a0:	080002c8 	stmdaeq	r0, {r3, r6, r7, r9}
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM6, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM6, DISABLE);
      break;
      
    case TIM7_BASE:
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, ENABLE);
  a4:	0000002c 	andeq	r0, r0, ip, lsr #32
  a8:	080002f4 	stmdaeq	r0, {r2, r4, r5, r6, r7, r9}
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, DISABLE);
  ac:	00000034 	andeq	r0, r0, r4, lsr r0
      break; 
      
    default:
      break;
  }
}
  b0:	08000328 	stmdaeq	r0, {r3, r5, r8, r9}
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, DISABLE);
      break;
      
    case TIM8_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, ENABLE);
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, DISABLE);  
  b4:	0000001a 	andeq	r0, r0, sl, lsl r0
  b8:	08000344 	stmdaeq	r0, {r2, r6, r8, r9}
  bc:	000000b8 	strheq	r0, [r0], -r8
  c0:	080003fc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, r8, r9}
  c4:	000003d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
  c8:	080007cc 	stmdaeq	r0, {r2, r3, r6, r7, r8, r9, sl}
  cc:	0000008c 	andeq	r0, r0, ip, lsl #1
  d0:	08000858 	stmdaeq	r0, {r3, r4, r6, fp}
  d4:	00000128 	andeq	r0, r0, r8, lsr #2
  d8:	08000980 	stmdaeq	r0, {r7, r8, fp}
  dc:	0000007a 	andeq	r0, r0, sl, ror r0
  e0:	080009fc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, r8, fp}
  e4:	000000b4 	strheq	r0, [r0], -r4
	...
  f0:	0000023c 	andeq	r0, r0, ip, lsr r2
  f4:	1fa50002 	svcne	0x00a50002
  f8:	00040000 	andeq	r0, r4, r0
  fc:	00000000 	andeq	r0, r0, r0
 100:	08000ab0 	stmdaeq	r0, {r4, r5, r7, r9, fp}
 104:	00000002 	andeq	r0, r0, r2
 108:	08000ab2 	stmdaeq	r0, {r1, r4, r5, r7, r9, fp}
 10c:	00000002 	andeq	r0, r0, r2
 110:	08000ab4 	stmdaeq	r0, {r2, r4, r5, r7, r9, fp}
 114:	00000002 	andeq	r0, r0, r2
 118:	08000ab6 	stmdaeq	r0, {r1, r2, r4, r5, r7, r9, fp}
 11c:	00000002 	andeq	r0, r0, r2
 120:	08000ab8 	stmdaeq	r0, {r3, r4, r5, r7, r9, fp}
 124:	00000002 	andeq	r0, r0, r2
 128:	08000aba 	stmdaeq	r0, {r1, r3, r4, r5, r7, r9, fp}
 12c:	00000002 	andeq	r0, r0, r2
 130:	08000abc 	stmdaeq	r0, {r2, r3, r4, r5, r7, r9, fp}
 134:	00000002 	andeq	r0, r0, r2
 138:	08000abe 	stmdaeq	r0, {r1, r2, r3, r4, r5, r7, r9, fp}
 13c:	00000002 	andeq	r0, r0, r2
 140:	08000ac0 	stmdaeq	r0, {r6, r7, r9, fp}
 144:	00000014 	andeq	r0, r0, r4, lsl r0
 148:	08000ad4 	stmdaeq	r0, {r2, r4, r6, r7, r9, fp}
 14c:	00000002 	andeq	r0, r0, r2
 150:	08000ad6 	stmdaeq	r0, {r1, r2, r4, r6, r7, r9, fp}
 154:	00000002 	andeq	r0, r0, r2
 158:	08000ad8 	stmdaeq	r0, {r3, r4, r6, r7, r9, fp}
 15c:	00000002 	andeq	r0, r0, r2
 160:	08000ada 	stmdaeq	r0, {r1, r3, r4, r6, r7, r9, fp}
 164:	00000002 	andeq	r0, r0, r2
 168:	08000adc 	stmdaeq	r0, {r2, r3, r4, r6, r7, r9, fp}
 16c:	00000002 	andeq	r0, r0, r2
 170:	08000ade 	stmdaeq	r0, {r1, r2, r3, r4, r6, r7, r9, fp}
 174:	00000002 	andeq	r0, r0, r2
 178:	08000ae0 	stmdaeq	r0, {r5, r6, r7, r9, fp}
 17c:	00000002 	andeq	r0, r0, r2
 180:	08000ae2 	stmdaeq	r0, {r1, r5, r6, r7, r9, fp}
 184:	00000002 	andeq	r0, r0, r2
 188:	08000ae4 	stmdaeq	r0, {r2, r5, r6, r7, r9, fp}
 18c:	00000002 	andeq	r0, r0, r2
 190:	08000ae6 	stmdaeq	r0, {r1, r2, r5, r6, r7, r9, fp}
 194:	00000002 	andeq	r0, r0, r2
 198:	08000ae8 	stmdaeq	r0, {r3, r5, r6, r7, r9, fp}
 19c:	00000002 	andeq	r0, r0, r2
 1a0:	00000000 	andeq	r0, r0, r0
 1a4:	00000002 	andeq	r0, r0, r2
 1a8:	00000000 	andeq	r0, r0, r0
 1ac:	00000002 	andeq	r0, r0, r2
 1b0:	00000000 	andeq	r0, r0, r0
 1b4:	00000002 	andeq	r0, r0, r2
 1b8:	00000000 	andeq	r0, r0, r0
 1bc:	00000002 	andeq	r0, r0, r2
 1c0:	00000000 	andeq	r0, r0, r0
 1c4:	00000002 	andeq	r0, r0, r2
 1c8:	00000000 	andeq	r0, r0, r0
 1cc:	00000002 	andeq	r0, r0, r2
 1d0:	00000000 	andeq	r0, r0, r0
 1d4:	00000002 	andeq	r0, r0, r2
 1d8:	08000aea 	stmdaeq	r0, {r1, r3, r5, r6, r7, r9, fp}
 1dc:	00000002 	andeq	r0, r0, r2
 1e0:	08000aec 	stmdaeq	r0, {r2, r3, r5, r6, r7, r9, fp}
 1e4:	00000002 	andeq	r0, r0, r2
 1e8:	08000aee 	stmdaeq	r0, {r1, r2, r3, r5, r6, r7, r9, fp}
 1ec:	00000004 	andeq	r0, r0, r4
 1f0:	08000af2 	stmdaeq	r0, {r1, r4, r5, r6, r7, r9, fp}
 1f4:	00000002 	andeq	r0, r0, r2
 1f8:	08000af4 	stmdaeq	r0, {r2, r4, r5, r6, r7, r9, fp}
 1fc:	00000002 	andeq	r0, r0, r2
 200:	08000af6 	stmdaeq	r0, {r1, r2, r4, r5, r6, r7, r9, fp}
 204:	00000002 	andeq	r0, r0, r2
 208:	08000af8 	stmdaeq	r0, {r3, r4, r5, r6, r7, r9, fp}
 20c:	00000002 	andeq	r0, r0, r2
 210:	08000afa 	stmdaeq	r0, {r1, r3, r4, r5, r6, r7, r9, fp}
 214:	00000002 	andeq	r0, r0, r2
 218:	08000afc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, r9, fp}
 21c:	00000002 	andeq	r0, r0, r2
 220:	08000afe 	stmdaeq	r0, {r1, r2, r3, r4, r5, r6, r7, r9, fp}
 224:	00000002 	andeq	r0, r0, r2
 228:	08000b00 	stmdaeq	r0, {r8, r9, fp}
 22c:	00000014 	andeq	r0, r0, r4, lsl r0
 230:	08000b14 	stmdaeq	r0, {r2, r4, r8, r9, fp}
 234:	00000002 	andeq	r0, r0, r2
 238:	08000b16 	stmdaeq	r0, {r1, r2, r4, r8, r9, fp}
 23c:	00000002 	andeq	r0, r0, r2
 240:	08000b18 	stmdaeq	r0, {r3, r4, r8, r9, fp}
 244:	00000002 	andeq	r0, r0, r2
 248:	08000b1a 	stmdaeq	r0, {r1, r3, r4, r8, r9, fp}
 24c:	00000002 	andeq	r0, r0, r2
 250:	08000b1c 	stmdaeq	r0, {r2, r3, r4, r8, r9, fp}
 254:	00000002 	andeq	r0, r0, r2
 258:	08000b1e 	stmdaeq	r0, {r1, r2, r3, r4, r8, r9, fp}
 25c:	00000002 	andeq	r0, r0, r2
 260:	08000b20 	stmdaeq	r0, {r5, r8, r9, fp}
 264:	00000002 	andeq	r0, r0, r2
 268:	08000b22 	stmdaeq	r0, {r1, r5, r8, r9, fp}
 26c:	00000002 	andeq	r0, r0, r2
 270:	08000b24 	stmdaeq	r0, {r2, r5, r8, r9, fp}
 274:	00000034 	andeq	r0, r0, r4, lsr r0
 278:	08000b58 	stmdaeq	r0, {r3, r4, r6, r8, r9, fp}
 27c:	0000003c 	andeq	r0, r0, ip, lsr r0
 280:	08000b94 	stmdaeq	r0, {r2, r4, r7, r8, r9, fp}
 284:	00000002 	andeq	r0, r0, r2
 288:	08000b96 	stmdaeq	r0, {r1, r2, r4, r7, r8, r9, fp}
 28c:	00000002 	andeq	r0, r0, r2
 290:	08000b98 	stmdaeq	r0, {r3, r4, r7, r8, r9, fp}
 294:	00000002 	andeq	r0, r0, r2
 298:	08000b9a 	stmdaeq	r0, {r1, r3, r4, r7, r8, r9, fp}
 29c:	00000002 	andeq	r0, r0, r2
 2a0:	08000b9c 	stmdaeq	r0, {r2, r3, r4, r7, r8, r9, fp}
 2a4:	00000002 	andeq	r0, r0, r2
 2a8:	08000b9e 	stmdaeq	r0, {r1, r2, r3, r4, r7, r8, r9, fp}
 2ac:	00000002 	andeq	r0, r0, r2
 2b0:	08000ba0 	stmdaeq	r0, {r5, r7, r8, r9, fp}
 2b4:	00000002 	andeq	r0, r0, r2
 2b8:	08000ba2 	stmdaeq	r0, {r1, r5, r7, r8, r9, fp}
 2bc:	00000002 	andeq	r0, r0, r2
 2c0:	08000ba4 	stmdaeq	r0, {r2, r5, r7, r8, r9, fp}
 2c4:	00000002 	andeq	r0, r0, r2
 2c8:	08000ba6 	stmdaeq	r0, {r1, r2, r5, r7, r8, r9, fp}
 2cc:	00000002 	andeq	r0, r0, r2
 2d0:	08000ba8 	stmdaeq	r0, {r3, r5, r7, r8, r9, fp}
 2d4:	00000002 	andeq	r0, r0, r2
 2d8:	08000baa 	stmdaeq	r0, {r1, r3, r5, r7, r8, r9, fp}
 2dc:	00000002 	andeq	r0, r0, r2
 2e0:	08000bac 	stmdaeq	r0, {r2, r3, r5, r7, r8, r9, fp}
 2e4:	00000002 	andeq	r0, r0, r2
 2e8:	08000bae 	stmdaeq	r0, {r1, r2, r3, r5, r7, r8, r9, fp}
 2ec:	00000002 	andeq	r0, r0, r2
 2f0:	08000bb0 	stmdaeq	r0, {r4, r5, r7, r8, r9, fp}
 2f4:	00000002 	andeq	r0, r0, r2
 2f8:	08000bb2 	stmdaeq	r0, {r1, r4, r5, r7, r8, r9, fp}
 2fc:	00000002 	andeq	r0, r0, r2
 300:	08000bb4 	stmdaeq	r0, {r2, r4, r5, r7, r8, r9, fp}
 304:	00000002 	andeq	r0, r0, r2
 308:	08000bb6 	stmdaeq	r0, {r1, r2, r4, r5, r7, r8, r9, fp}
 30c:	00000002 	andeq	r0, r0, r2
 310:	08000bb8 	stmdaeq	r0, {r3, r4, r5, r7, r8, r9, fp}
 314:	00000002 	andeq	r0, r0, r2
 318:	08000bba 	stmdaeq	r0, {r1, r3, r4, r5, r7, r8, r9, fp}
 31c:	00000002 	andeq	r0, r0, r2
 320:	08000bbc 	stmdaeq	r0, {r2, r3, r4, r5, r7, r8, r9, fp}
 324:	00000002 	andeq	r0, r0, r2
	...
 330:	00000014 	andeq	r0, r0, r4, lsl r0
 334:	2b0c0002 	blcs	300344 <__Stack_Size+0x2fff44>
 338:	00040000 	andeq	r0, r4, r0
	...
 348:	00000034 	andeq	r0, r0, r4, lsr r0
 34c:	2c3a0002 	ldccs	0, cr0, [sl], #-8
 350:	00040000 	andeq	r0, r4, r0
 354:	00000000 	andeq	r0, r0, r0
 358:	08000bc0 	stmdaeq	r0, {r6, r7, r8, r9, fp}
 35c:	0000000c 	andeq	r0, r0, ip
 360:	08000bcc 	stmdaeq	r0, {r2, r3, r6, r7, r8, r9, fp}
 364:	00000100 	andeq	r0, r0, r0, lsl #2
 368:	08000ccc 	stmdaeq	r0, {r2, r3, r6, r7, sl, fp}
 36c:	0000005c 	andeq	r0, r0, ip, asr r0
 370:	00000000 	andeq	r0, r0, r0
 374:	00000024 	andeq	r0, r0, r4, lsr #32
	...
 380:	0000001c 	andeq	r0, r0, ip, lsl r0
 384:	2ff60002 	svccs	0x00f60002
 388:	00040000 	andeq	r0, r4, r0
 38c:	00000000 	andeq	r0, r0, r0
 390:	08000d28 	stmdaeq	r0, {r3, r5, r8, sl, fp}
 394:	00000088 	andeq	r0, r0, r8, lsl #1
	...
 3a0:	00000084 	andeq	r0, r0, r4, lsl #1
 3a4:	324a0002 	subcc	r0, sl, #2
 3a8:	00040000 	andeq	r0, r4, r0
 3ac:	00000000 	andeq	r0, r0, r0
 3b0:	08000db0 	stmdaeq	r0, {r4, r5, r7, r8, sl, fp}
 3b4:	00000018 	andeq	r0, r0, r8, lsl r0
 3b8:	08000dc8 	stmdaeq	r0, {r3, r6, r7, r8, sl, fp}
 3bc:	0000000c 	andeq	r0, r0, ip
 3c0:	08000dd4 	stmdaeq	r0, {r2, r4, r6, r7, r8, sl, fp}
 3c4:	00000014 	andeq	r0, r0, r4, lsl r0
 3c8:	08000de8 	stmdaeq	r0, {r3, r5, r6, r7, r8, sl, fp}
 3cc:	00000002 	andeq	r0, r0, r2
 3d0:	08000dec 	stmdaeq	r0, {r2, r3, r5, r6, r7, r8, sl, fp}
 3d4:	0000005c 	andeq	r0, r0, ip, asr r0
 3d8:	08000e48 	stmdaeq	r0, {r3, r6, r9, sl, fp}
 3dc:	00000024 	andeq	r0, r0, r4, lsr #32
 3e0:	08000e6c 	stmdaeq	r0, {r2, r3, r5, r6, r9, sl, fp}
 3e4:	0000000e 	andeq	r0, r0, lr
 3e8:	08000e7c 	stmdaeq	r0, {r2, r3, r4, r5, r6, r9, sl, fp}
 3ec:	00000018 	andeq	r0, r0, r8, lsl r0
 3f0:	08000e94 	stmdaeq	r0, {r2, r4, r7, r9, sl, fp}
 3f4:	0000002c 	andeq	r0, r0, ip, lsr #32
 3f8:	08000ec0 	stmdaeq	r0, {r6, r7, r9, sl, fp}
 3fc:	00000020 	andeq	r0, r0, r0, lsr #32
 400:	08000ee0 	stmdaeq	r0, {r5, r6, r7, r9, sl, fp}
 404:	0000000c 	andeq	r0, r0, ip
 408:	08000eec 	stmdaeq	r0, {r2, r3, r5, r6, r7, r9, sl, fp}
 40c:	0000000c 	andeq	r0, r0, ip
 410:	08000ef8 	stmdaeq	r0, {r3, r4, r5, r6, r7, r9, sl, fp}
 414:	000000e0 	andeq	r0, r0, r0, ror #1
 418:	08000fd8 	stmdaeq	r0, {r3, r4, r6, r7, r8, r9, sl, fp}
 41c:	00000024 	andeq	r0, r0, r4, lsr #32
	...
 428:	00000054 	andeq	r0, r0, r4, asr r0
 42c:	3e8e0002 	cdpcc	0, 8, cr0, cr14, cr2, {0}
 430:	00040000 	andeq	r0, r4, r0
 434:	00000000 	andeq	r0, r0, r0
 438:	08000ffc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, r8, r9, sl, fp}
 43c:	0000002a 	andeq	r0, r0, sl, lsr #32
 440:	08001028 	stmdaeq	r0, {r3, r5, ip}
 444:	00000038 	andeq	r0, r0, r8, lsr r0
 448:	00000000 	andeq	r0, r0, r0
 44c:	00000004 	andeq	r0, r0, r4
 450:	08001060 	stmdaeq	r0, {r5, r6, ip}
 454:	0000001c 	andeq	r0, r0, ip, lsl r0
 458:	0800107c 	stmdaeq	r0, {r2, r3, r4, r5, r6, ip}
 45c:	00000024 	andeq	r0, r0, r4, lsr #32
 460:	080010a0 	stmdaeq	r0, {r5, r7, ip}
 464:	00000004 	andeq	r0, r0, r4
 468:	080010a4 	stmdaeq	r0, {r2, r5, r7, ip}
 46c:	0000003c 	andeq	r0, r0, ip, lsr r0
 470:	080010e0 	stmdaeq	r0, {r5, r6, r7, ip}
 474:	00000028 	andeq	r0, r0, r8, lsr #32
	...
 480:	000000cc 	andeq	r0, r0, ip, asr #1
 484:	44040002 	strmi	r0, [r4], #-2
 488:	00040000 	andeq	r0, r4, r0
 48c:	00000000 	andeq	r0, r0, r0
 490:	08001108 	stmdaeq	r0, {r3, r8, ip}
 494:	00000018 	andeq	r0, r0, r8, lsl r0
 498:	00000000 	andeq	r0, r0, r0
 49c:	00000018 	andeq	r0, r0, r8, lsl r0
 4a0:	08001120 	stmdaeq	r0, {r5, r8, ip}
 4a4:	00000018 	andeq	r0, r0, r8, lsl r0
 4a8:	08001138 	stmdaeq	r0, {r3, r4, r5, r8, ip}
 4ac:	00000018 	andeq	r0, r0, r8, lsl r0
 4b0:	08001150 	stmdaeq	r0, {r4, r6, r8, ip}
 4b4:	00000010 	andeq	r0, r0, r0, lsl r0
 4b8:	00000000 	andeq	r0, r0, r0
 4bc:	0000000c 	andeq	r0, r0, ip
 4c0:	00000000 	andeq	r0, r0, r0
 4c4:	0000000c 	andeq	r0, r0, ip
 4c8:	00000000 	andeq	r0, r0, r0
 4cc:	00000010 	andeq	r0, r0, r0, lsl r0
 4d0:	00000000 	andeq	r0, r0, r0
 4d4:	00000010 	andeq	r0, r0, r0, lsl r0
 4d8:	00000000 	andeq	r0, r0, r0
 4dc:	00000018 	andeq	r0, r0, r8, lsl r0
 4e0:	00000000 	andeq	r0, r0, r0
 4e4:	00000020 	andeq	r0, r0, r0, lsr #32
 4e8:	08001160 	stmdaeq	r0, {r5, r6, r8, ip}
 4ec:	0000000c 	andeq	r0, r0, ip
 4f0:	0800116c 	stmdaeq	r0, {r2, r3, r5, r6, r8, ip}
 4f4:	00000028 	andeq	r0, r0, r8, lsr #32
 4f8:	08001194 	stmdaeq	r0, {r2, r4, r7, r8, ip}
 4fc:	00000034 	andeq	r0, r0, r4, lsr r0
 500:	00000000 	andeq	r0, r0, r0
 504:	00000054 	andeq	r0, r0, r4, asr r0
 508:	00000000 	andeq	r0, r0, r0
 50c:	00000090 	muleq	r0, r0, r0
 510:	00000000 	andeq	r0, r0, r0
 514:	0000009c 	muleq	r0, ip, r0
 518:	00000000 	andeq	r0, r0, r0
 51c:	00000044 	andeq	r0, r0, r4, asr #32
 520:	00000000 	andeq	r0, r0, r0
 524:	00000038 	andeq	r0, r0, r8, lsr r0
 528:	080011c8 	stmdaeq	r0, {r3, r6, r7, r8, ip}
 52c:	0000004c 	andeq	r0, r0, ip, asr #32
 530:	00000000 	andeq	r0, r0, r0
 534:	00000074 	andeq	r0, r0, r4, ror r0
 538:	00000000 	andeq	r0, r0, r0
 53c:	0000003c 	andeq	r0, r0, ip, lsr r0
 540:	08001214 	stmdaeq	r0, {r2, r4, r9, ip}
 544:	00000040 	andeq	r0, r0, r0, asr #32
	...
 550:	00000044 	andeq	r0, r0, r4, asr #32
 554:	4d5e0002 	ldclmi	0, cr0, [lr, #-8]
 558:	00040000 	andeq	r0, r4, r0
 55c:	00000000 	andeq	r0, r0, r0
 560:	08001254 	stmdaeq	r0, {r2, r4, r6, r9, ip}
 564:	0000000c 	andeq	r0, r0, ip
 568:	08001260 	stmdaeq	r0, {r5, r6, r9, ip}
 56c:	0000000c 	andeq	r0, r0, ip
 570:	0800126c 	stmdaeq	r0, {r2, r3, r5, r6, r9, ip}
 574:	0000000c 	andeq	r0, r0, ip
 578:	00000000 	andeq	r0, r0, r0
 57c:	00000010 	andeq	r0, r0, r0, lsl r0
 580:	00000000 	andeq	r0, r0, r0
 584:	00000010 	andeq	r0, r0, r0, lsl r0
 588:	00000000 	andeq	r0, r0, r0
 58c:	00000014 	andeq	r0, r0, r4, lsl r0
	...
 598:	0000009c 	muleq	r0, ip, r0
 59c:	4f2f0002 	svcmi	0x002f0002
 5a0:	00040000 	andeq	r0, r4, r0
	...
 5ac:	000000a4 	andeq	r0, r0, r4, lsr #1
 5b0:	00000000 	andeq	r0, r0, r0
 5b4:	00000016 	andeq	r0, r0, r6, lsl r0
 5b8:	08001278 	stmdaeq	r0, {r3, r4, r5, r6, r9, ip}
 5bc:	000000a0 	andeq	r0, r0, r0, lsr #1
 5c0:	00000000 	andeq	r0, r0, r0
 5c4:	00000010 	andeq	r0, r0, r0, lsl r0
 5c8:	08001318 	stmdaeq	r0, {r3, r4, r8, r9, ip}
 5cc:	0000000c 	andeq	r0, r0, ip
 5d0:	00000000 	andeq	r0, r0, r0
 5d4:	00000006 	andeq	r0, r0, r6
 5d8:	00000000 	andeq	r0, r0, r0
 5dc:	0000000c 	andeq	r0, r0, ip
 5e0:	00000000 	andeq	r0, r0, r0
 5e4:	00000006 	andeq	r0, r0, r6
 5e8:	08001324 	stmdaeq	r0, {r2, r5, r8, r9, ip}
 5ec:	00000004 	andeq	r0, r0, r4
 5f0:	08001328 	stmdaeq	r0, {r3, r5, r8, r9, ip}
 5f4:	00000004 	andeq	r0, r0, r4
 5f8:	00000000 	andeq	r0, r0, r0
 5fc:	0000000a 	andeq	r0, r0, sl
 600:	00000000 	andeq	r0, r0, r0
 604:	00000004 	andeq	r0, r0, r4
 608:	00000000 	andeq	r0, r0, r0
 60c:	00000010 	andeq	r0, r0, r0, lsl r0
 610:	00000000 	andeq	r0, r0, r0
 614:	0000001c 	andeq	r0, r0, ip, lsl r0
 618:	00000000 	andeq	r0, r0, r0
 61c:	0000000c 	andeq	r0, r0, ip
 620:	0800132c 	stmdaeq	r0, {r2, r3, r5, r8, r9, ip}
 624:	00000058 	andeq	r0, r0, r8, asr r0
 628:	00000000 	andeq	r0, r0, r0
 62c:	00000034 	andeq	r0, r0, r4, lsr r0
	...
 638:	00000104 	andeq	r0, r0, r4, lsl #2
 63c:	56e50002 	strbtpl	r0, [r5], r2
 640:	00040000 	andeq	r0, r4, r0
	...
 64c:	00000034 	andeq	r0, r0, r4, lsr r0
 650:	00000000 	andeq	r0, r0, r0
 654:	00000030 	andeq	r0, r0, r0, lsr r0
 658:	08001384 	stmdaeq	r0, {r2, r7, r8, r9, ip}
 65c:	00000014 	andeq	r0, r0, r4, lsl r0
 660:	08001398 	stmdaeq	r0, {r3, r4, r7, r8, r9, ip}
 664:	00000084 	andeq	r0, r0, r4, lsl #1
 668:	00000000 	andeq	r0, r0, r0
 66c:	0000000c 	andeq	r0, r0, ip
 670:	00000000 	andeq	r0, r0, r0
 674:	00000004 	andeq	r0, r0, r4
 678:	00000000 	andeq	r0, r0, r0
 67c:	00000004 	andeq	r0, r0, r4
 680:	00000000 	andeq	r0, r0, r0
 684:	00000004 	andeq	r0, r0, r4
 688:	00000000 	andeq	r0, r0, r0
 68c:	00000004 	andeq	r0, r0, r4
 690:	00000000 	andeq	r0, r0, r0
 694:	00000006 	andeq	r0, r0, r6
 698:	00000000 	andeq	r0, r0, r0
 69c:	00000004 	andeq	r0, r0, r4
 6a0:	00000000 	andeq	r0, r0, r0
 6a4:	00000010 	andeq	r0, r0, r0, lsl r0
 6a8:	00000000 	andeq	r0, r0, r0
 6ac:	00000024 	andeq	r0, r0, r4, lsr #32
 6b0:	00000000 	andeq	r0, r0, r0
 6b4:	0000000c 	andeq	r0, r0, ip
 6b8:	00000000 	andeq	r0, r0, r0
 6bc:	0000001c 	andeq	r0, r0, ip, lsl r0
 6c0:	00000000 	andeq	r0, r0, r0
 6c4:	00000010 	andeq	r0, r0, r0, lsl r0
 6c8:	00000000 	andeq	r0, r0, r0
 6cc:	00000024 	andeq	r0, r0, r4, lsr #32
 6d0:	00000000 	andeq	r0, r0, r0
 6d4:	0000000c 	andeq	r0, r0, ip
 6d8:	0800141c 	stmdaeq	r0, {r2, r3, r4, sl, ip}
 6dc:	00000014 	andeq	r0, r0, r4, lsl r0
 6e0:	08001430 	stmdaeq	r0, {r4, r5, sl, ip}
 6e4:	00000018 	andeq	r0, r0, r8, lsl r0
 6e8:	00000000 	andeq	r0, r0, r0
 6ec:	00000010 	andeq	r0, r0, r0, lsl r0
 6f0:	00000000 	andeq	r0, r0, r0
 6f4:	00000018 	andeq	r0, r0, r8, lsl r0
 6f8:	00000000 	andeq	r0, r0, r0
 6fc:	00000020 	andeq	r0, r0, r0, lsr #32
 700:	00000000 	andeq	r0, r0, r0
 704:	00000050 	andeq	r0, r0, r0, asr r0
 708:	00000000 	andeq	r0, r0, r0
 70c:	0000001c 	andeq	r0, r0, ip, lsl r0
 710:	00000000 	andeq	r0, r0, r0
 714:	00000018 	andeq	r0, r0, r8, lsl r0
 718:	00000000 	andeq	r0, r0, r0
 71c:	0000001c 	andeq	r0, r0, ip, lsl r0
 720:	00000000 	andeq	r0, r0, r0
 724:	00000024 	andeq	r0, r0, r4, lsr #32
 728:	00000000 	andeq	r0, r0, r0
 72c:	00000030 	andeq	r0, r0, r0, lsr r0
 730:	00000000 	andeq	r0, r0, r0
 734:	00000014 	andeq	r0, r0, r4, lsl r0
	...
 740:	00000114 	andeq	r0, r0, r4, lsl r1
 744:	61380002 	teqvs	r8, r2
 748:	00040000 	andeq	r0, r4, r0
 74c:	00000000 	andeq	r0, r0, r0
 750:	08001448 	stmdaeq	r0, {r3, r6, sl, ip}
 754:	0000003c 	andeq	r0, r0, ip, lsr r0
 758:	08001484 	stmdaeq	r0, {r2, r7, sl, ip}
 75c:	00000034 	andeq	r0, r0, r4, lsr r0
 760:	00000000 	andeq	r0, r0, r0
 764:	00000014 	andeq	r0, r0, r4, lsl r0
 768:	00000000 	andeq	r0, r0, r0
 76c:	0000000c 	andeq	r0, r0, ip
 770:	080014b8 	stmdaeq	r0, {r3, r4, r5, r7, sl, ip}
 774:	00000014 	andeq	r0, r0, r4, lsl r0
 778:	080014cc 	stmdaeq	r0, {r2, r3, r6, r7, sl, ip}
 77c:	0000000c 	andeq	r0, r0, ip
 780:	080014d8 	stmdaeq	r0, {r3, r4, r6, r7, sl, ip}
 784:	00000014 	andeq	r0, r0, r4, lsl r0
 788:	080014ec 	stmdaeq	r0, {r2, r3, r5, r6, r7, sl, ip}
 78c:	00000010 	andeq	r0, r0, r0, lsl r0
 790:	080014fc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, sl, ip}
 794:	00000014 	andeq	r0, r0, r4, lsl r0
 798:	08001510 	stmdaeq	r0, {r4, r8, sl, ip}
 79c:	00000014 	andeq	r0, r0, r4, lsl r0
 7a0:	08001524 	stmdaeq	r0, {r2, r5, r8, sl, ip}
 7a4:	00000014 	andeq	r0, r0, r4, lsl r0
 7a8:	00000000 	andeq	r0, r0, r0
 7ac:	00000018 	andeq	r0, r0, r8, lsl r0
 7b0:	08001538 	stmdaeq	r0, {r3, r4, r5, r8, sl, ip}
 7b4:	0000000c 	andeq	r0, r0, ip
 7b8:	00000000 	andeq	r0, r0, r0
 7bc:	00000014 	andeq	r0, r0, r4, lsl r0
 7c0:	00000000 	andeq	r0, r0, r0
 7c4:	00000020 	andeq	r0, r0, r0, lsr #32
 7c8:	00000000 	andeq	r0, r0, r0
 7cc:	0000000c 	andeq	r0, r0, ip
 7d0:	00000000 	andeq	r0, r0, r0
 7d4:	00000010 	andeq	r0, r0, r0, lsl r0
 7d8:	00000000 	andeq	r0, r0, r0
 7dc:	0000000c 	andeq	r0, r0, ip
 7e0:	08001544 	stmdaeq	r0, {r2, r6, r8, sl, ip}
 7e4:	00000088 	andeq	r0, r0, r8, lsl #1
 7e8:	00000000 	andeq	r0, r0, r0
 7ec:	00000018 	andeq	r0, r0, r8, lsl r0
 7f0:	080015cc 	stmdaeq	r0, {r2, r3, r6, r7, r8, sl, ip}
 7f4:	00000018 	andeq	r0, r0, r8, lsl r0
 7f8:	080015e4 	stmdaeq	r0, {r2, r5, r6, r7, r8, sl, ip}
 7fc:	00000018 	andeq	r0, r0, r8, lsl r0
 800:	080015fc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, r8, sl, ip}
 804:	00000018 	andeq	r0, r0, r8, lsl r0
 808:	08001614 	stmdaeq	r0, {r2, r4, r9, sl, ip}
 80c:	00000018 	andeq	r0, r0, r8, lsl r0
 810:	00000000 	andeq	r0, r0, r0
 814:	0000000c 	andeq	r0, r0, ip
 818:	00000000 	andeq	r0, r0, r0
 81c:	0000000c 	andeq	r0, r0, ip
 820:	00000000 	andeq	r0, r0, r0
 824:	0000000c 	andeq	r0, r0, ip
 828:	0800162c 	stmdaeq	r0, {r2, r3, r5, r9, sl, ip}
 82c:	00000028 	andeq	r0, r0, r8, lsr #32
 830:	08001654 	stmdaeq	r0, {r2, r4, r6, r9, sl, ip}
 834:	0000002a 	andeq	r0, r0, sl, lsr #32
 838:	08001680 	stmdaeq	r0, {r7, r9, sl, ip}
 83c:	00000010 	andeq	r0, r0, r0, lsl r0
 840:	00000000 	andeq	r0, r0, r0
 844:	00000014 	andeq	r0, r0, r4, lsl r0
 848:	00000000 	andeq	r0, r0, r0
 84c:	0000000c 	andeq	r0, r0, ip
	...
 858:	000002dc 	ldrdeq	r0, [r0], -ip
 85c:	6a520002 	bvs	148086c <__Stack_Size+0x148046c>
 860:	00040000 	andeq	r0, r4, r0
	...
 86c:	00000032 	andeq	r0, r0, r2, lsr r0
 870:	00000000 	andeq	r0, r0, r0
 874:	0000003a 	andeq	r0, r0, sl, lsr r0
 878:	00000000 	andeq	r0, r0, r0
 87c:	000000c8 	andeq	r0, r0, r8, asr #1
 880:	08001690 	stmdaeq	r0, {r4, r7, r9, sl, ip}
 884:	0000003c 	andeq	r0, r0, ip, lsr r0
 888:	00000000 	andeq	r0, r0, r0
 88c:	00000074 	andeq	r0, r0, r4, ror r0
 890:	00000000 	andeq	r0, r0, r0
 894:	00000088 	andeq	r0, r0, r8, lsl #1
 898:	00000000 	andeq	r0, r0, r0
 89c:	00000084 	andeq	r0, r0, r4, lsl #1
 8a0:	00000000 	andeq	r0, r0, r0
 8a4:	00000068 	andeq	r0, r0, r8, rrx
 8a8:	00000000 	andeq	r0, r0, r0
 8ac:	00000022 	andeq	r0, r0, r2, lsr #32
 8b0:	00000000 	andeq	r0, r0, r0
 8b4:	00000012 	andeq	r0, r0, r2, lsl r0
 8b8:	00000000 	andeq	r0, r0, r0
 8bc:	00000014 	andeq	r0, r0, r4, lsl r0
 8c0:	00000000 	andeq	r0, r0, r0
 8c4:	00000010 	andeq	r0, r0, r0, lsl r0
 8c8:	00000000 	andeq	r0, r0, r0
 8cc:	00000012 	andeq	r0, r0, r2, lsl r0
 8d0:	080016cc 	stmdaeq	r0, {r2, r3, r6, r7, r9, sl, ip}
 8d4:	00000018 	andeq	r0, r0, r8, lsl r0
 8d8:	00000000 	andeq	r0, r0, r0
 8dc:	0000001c 	andeq	r0, r0, ip, lsl r0
 8e0:	080016e4 	stmdaeq	r0, {r2, r5, r6, r7, r9, sl, ip}
 8e4:	00000012 	andeq	r0, r0, r2, lsl r0
 8e8:	00000000 	andeq	r0, r0, r0
 8ec:	00000004 	andeq	r0, r0, r4
 8f0:	00000000 	andeq	r0, r0, r0
 8f4:	00000008 	andeq	r0, r0, r8
 8f8:	00000000 	andeq	r0, r0, r0
 8fc:	00000012 	andeq	r0, r0, r2, lsl r0
 900:	00000000 	andeq	r0, r0, r0
 904:	0000000e 	andeq	r0, r0, lr
 908:	00000000 	andeq	r0, r0, r0
 90c:	0000001a 	andeq	r0, r0, sl, lsl r0
 910:	00000000 	andeq	r0, r0, r0
 914:	00000034 	andeq	r0, r0, r4, lsr r0
 918:	00000000 	andeq	r0, r0, r0
 91c:	00000014 	andeq	r0, r0, r4, lsl r0
 920:	00000000 	andeq	r0, r0, r0
 924:	00000014 	andeq	r0, r0, r4, lsl r0
 928:	00000000 	andeq	r0, r0, r0
 92c:	0000001a 	andeq	r0, r0, sl, lsl r0
 930:	080016f6 	stmdaeq	r0, {r1, r2, r4, r5, r6, r7, r9, sl, ip}
 934:	00000006 	andeq	r0, r0, r6
 938:	00000000 	andeq	r0, r0, r0
 93c:	00000010 	andeq	r0, r0, r0, lsl r0
 940:	00000000 	andeq	r0, r0, r0
 944:	00000010 	andeq	r0, r0, r0, lsl r0
 948:	00000000 	andeq	r0, r0, r0
 94c:	0000003c 	andeq	r0, r0, ip, lsr r0
 950:	00000000 	andeq	r0, r0, r0
 954:	00000010 	andeq	r0, r0, r0, lsl r0
 958:	00000000 	andeq	r0, r0, r0
 95c:	00000014 	andeq	r0, r0, r4, lsl r0
 960:	00000000 	andeq	r0, r0, r0
 964:	00000010 	andeq	r0, r0, r0, lsl r0
 968:	00000000 	andeq	r0, r0, r0
 96c:	00000014 	andeq	r0, r0, r4, lsl r0
 970:	00000000 	andeq	r0, r0, r0
 974:	00000018 	andeq	r0, r0, r8, lsl r0
 978:	00000000 	andeq	r0, r0, r0
 97c:	00000018 	andeq	r0, r0, r8, lsl r0
 980:	00000000 	andeq	r0, r0, r0
 984:	00000018 	andeq	r0, r0, r8, lsl r0
 988:	00000000 	andeq	r0, r0, r0
 98c:	00000018 	andeq	r0, r0, r8, lsl r0
 990:	00000000 	andeq	r0, r0, r0
 994:	00000010 	andeq	r0, r0, r0, lsl r0
 998:	00000000 	andeq	r0, r0, r0
 99c:	00000014 	andeq	r0, r0, r4, lsl r0
 9a0:	00000000 	andeq	r0, r0, r0
 9a4:	00000010 	andeq	r0, r0, r0, lsl r0
 9a8:	00000000 	andeq	r0, r0, r0
 9ac:	00000014 	andeq	r0, r0, r4, lsl r0
 9b0:	00000000 	andeq	r0, r0, r0
 9b4:	00000010 	andeq	r0, r0, r0, lsl r0
 9b8:	00000000 	andeq	r0, r0, r0
 9bc:	00000014 	andeq	r0, r0, r4, lsl r0
 9c0:	00000000 	andeq	r0, r0, r0
 9c4:	00000010 	andeq	r0, r0, r0, lsl r0
 9c8:	00000000 	andeq	r0, r0, r0
 9cc:	00000014 	andeq	r0, r0, r4, lsl r0
 9d0:	00000000 	andeq	r0, r0, r0
 9d4:	00000010 	andeq	r0, r0, r0, lsl r0
 9d8:	00000000 	andeq	r0, r0, r0
 9dc:	00000010 	andeq	r0, r0, r0, lsl r0
 9e0:	00000000 	andeq	r0, r0, r0
 9e4:	00000010 	andeq	r0, r0, r0, lsl r0
 9e8:	00000000 	andeq	r0, r0, r0
 9ec:	00000010 	andeq	r0, r0, r0, lsl r0
 9f0:	00000000 	andeq	r0, r0, r0
 9f4:	00000010 	andeq	r0, r0, r0, lsl r0
 9f8:	00000000 	andeq	r0, r0, r0
 9fc:	00000010 	andeq	r0, r0, r0, lsl r0
 a00:	00000000 	andeq	r0, r0, r0
 a04:	00000014 	andeq	r0, r0, r4, lsl r0
 a08:	00000000 	andeq	r0, r0, r0
 a0c:	00000014 	andeq	r0, r0, r4, lsl r0
 a10:	00000000 	andeq	r0, r0, r0
 a14:	00000014 	andeq	r0, r0, r4, lsl r0
 a18:	00000000 	andeq	r0, r0, r0
 a1c:	00000014 	andeq	r0, r0, r4, lsl r0
 a20:	00000000 	andeq	r0, r0, r0
 a24:	00000014 	andeq	r0, r0, r4, lsl r0
 a28:	00000000 	andeq	r0, r0, r0
 a2c:	00000022 	andeq	r0, r0, r2, lsr #32
 a30:	00000000 	andeq	r0, r0, r0
 a34:	00000022 	andeq	r0, r0, r2, lsr #32
 a38:	00000000 	andeq	r0, r0, r0
 a3c:	00000046 	andeq	r0, r0, r6, asr #32
 a40:	00000000 	andeq	r0, r0, r0
 a44:	00000018 	andeq	r0, r0, r8, lsl r0
 a48:	00000000 	andeq	r0, r0, r0
 a4c:	00000018 	andeq	r0, r0, r8, lsl r0
 a50:	00000000 	andeq	r0, r0, r0
 a54:	00000018 	andeq	r0, r0, r8, lsl r0
 a58:	00000000 	andeq	r0, r0, r0
 a5c:	00000016 	andeq	r0, r0, r6, lsl r0
 a60:	00000000 	andeq	r0, r0, r0
 a64:	00000016 	andeq	r0, r0, r6, lsl r0
 a68:	00000000 	andeq	r0, r0, r0
 a6c:	00000016 	andeq	r0, r0, r6, lsl r0
 a70:	00000000 	andeq	r0, r0, r0
 a74:	00000016 	andeq	r0, r0, r6, lsl r0
 a78:	00000000 	andeq	r0, r0, r0
 a7c:	00000004 	andeq	r0, r0, r4
 a80:	00000000 	andeq	r0, r0, r0
 a84:	00000004 	andeq	r0, r0, r4
 a88:	00000000 	andeq	r0, r0, r0
 a8c:	00000004 	andeq	r0, r0, r4
 a90:	00000000 	andeq	r0, r0, r0
 a94:	00000004 	andeq	r0, r0, r4
 a98:	00000000 	andeq	r0, r0, r0
 a9c:	00000004 	andeq	r0, r0, r4
 aa0:	00000000 	andeq	r0, r0, r0
 aa4:	00000006 	andeq	r0, r0, r6
 aa8:	00000000 	andeq	r0, r0, r0
 aac:	00000016 	andeq	r0, r0, r6, lsl r0
 ab0:	00000000 	andeq	r0, r0, r0
 ab4:	0000001a 	andeq	r0, r0, sl, lsl r0
 ab8:	00000000 	andeq	r0, r0, r0
 abc:	0000006e 	andeq	r0, r0, lr, rrx
 ac0:	00000000 	andeq	r0, r0, r0
 ac4:	00000016 	andeq	r0, r0, r6, lsl r0
 ac8:	00000000 	andeq	r0, r0, r0
 acc:	0000001a 	andeq	r0, r0, sl, lsl r0
 ad0:	00000000 	andeq	r0, r0, r0
 ad4:	000000b6 	strheq	r0, [r0], -r6
 ad8:	00000000 	andeq	r0, r0, r0
 adc:	00000010 	andeq	r0, r0, r0, lsl r0
 ae0:	00000000 	andeq	r0, r0, r0
 ae4:	00000006 	andeq	r0, r0, r6
 ae8:	00000000 	andeq	r0, r0, r0
 aec:	00000006 	andeq	r0, r0, r6
 af0:	00000000 	andeq	r0, r0, r0
 af4:	00000006 	andeq	r0, r0, r6
 af8:	00000000 	andeq	r0, r0, r0
 afc:	00000008 	andeq	r0, r0, r8
 b00:	00000000 	andeq	r0, r0, r0
 b04:	00000006 	andeq	r0, r0, r6
 b08:	00000000 	andeq	r0, r0, r0
 b0c:	00000006 	andeq	r0, r0, r6
 b10:	00000000 	andeq	r0, r0, r0
 b14:	0000000c 	andeq	r0, r0, ip
 b18:	080016fc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, r9, sl, ip}
 b1c:	00000008 	andeq	r0, r0, r8
 b20:	00000000 	andeq	r0, r0, r0
 b24:	00000016 	andeq	r0, r0, r6, lsl r0
 b28:	08001704 	stmdaeq	r0, {r2, r8, r9, sl, ip}
 b2c:	00000008 	andeq	r0, r0, r8
	...
 b38:	00000044 	andeq	r0, r0, r4, asr #32
 b3c:	8bbb0002 	blhi	feec0b4c <SCS_BASE+0x1eeb2b4c>
 b40:	00040000 	andeq	r0, r4, r0
	...
 b4c:	00000018 	andeq	r0, r0, r8, lsl r0
 b50:	0800170c 	stmdaeq	r0, {r2, r3, r8, r9, sl, ip}
 b54:	0000000c 	andeq	r0, r0, ip
 b58:	08001718 	stmdaeq	r0, {r3, r4, r8, r9, sl, ip}
 b5c:	00000028 	andeq	r0, r0, r8, lsr #32
 b60:	08001740 	stmdaeq	r0, {r6, r8, r9, sl, ip}
 b64:	00000018 	andeq	r0, r0, r8, lsl r0
 b68:	00000000 	andeq	r0, r0, r0
 b6c:	0000000c 	andeq	r0, r0, ip
 b70:	00000000 	andeq	r0, r0, r0
 b74:	0000001c 	andeq	r0, r0, ip, lsl r0
	...
 b80:	000000ec 	andeq	r0, r0, ip, ror #1
 b84:	8dec0002 	stclhi	0, cr0, [ip, #8]!
 b88:	00040000 	andeq	r0, r4, r0
 b8c:	00000000 	andeq	r0, r0, r0
 b90:	08001758 	stmdaeq	r0, {r3, r4, r6, r8, r9, sl, ip}
 b94:	00000094 	muleq	r0, r4, r0
 b98:	080017ec 	stmdaeq	r0, {r2, r3, r5, r6, r7, r8, r9, sl, ip}
 b9c:	00000088 	andeq	r0, r0, r8, lsl #1
 ba0:	08001874 	stmdaeq	r0, {r2, r4, r5, r6, fp, ip}
 ba4:	00000016 	andeq	r0, r0, r6, lsl r0
 ba8:	00000000 	andeq	r0, r0, r0
 bac:	00000020 	andeq	r0, r0, r0, lsr #32
 bb0:	00000000 	andeq	r0, r0, r0
 bb4:	0000000c 	andeq	r0, r0, ip
 bb8:	0800188a 	stmdaeq	r0, {r1, r3, r7, fp, ip}
 bbc:	00000018 	andeq	r0, r0, r8, lsl r0
 bc0:	080018a2 	stmdaeq	r0, {r1, r5, r7, fp, ip}
 bc4:	00000034 	andeq	r0, r0, r4, lsr r0
 bc8:	00000000 	andeq	r0, r0, r0
 bcc:	00000012 	andeq	r0, r0, r2, lsl r0
 bd0:	00000000 	andeq	r0, r0, r0
 bd4:	00000016 	andeq	r0, r0, r6, lsl r0
 bd8:	00000000 	andeq	r0, r0, r0
 bdc:	00000016 	andeq	r0, r0, r6, lsl r0
 be0:	00000000 	andeq	r0, r0, r0
 be4:	00000018 	andeq	r0, r0, r8, lsl r0
 be8:	00000000 	andeq	r0, r0, r0
 bec:	00000016 	andeq	r0, r0, r6, lsl r0
 bf0:	00000000 	andeq	r0, r0, r0
 bf4:	00000018 	andeq	r0, r0, r8, lsl r0
 bf8:	080018d6 	stmdaeq	r0, {r1, r2, r4, r6, r7, fp, ip}
 bfc:	00000008 	andeq	r0, r0, r8
 c00:	080018de 	stmdaeq	r0, {r1, r2, r3, r4, r6, r7, fp, ip}
 c04:	00000008 	andeq	r0, r0, r8
 c08:	00000000 	andeq	r0, r0, r0
 c0c:	0000000c 	andeq	r0, r0, ip
 c10:	00000000 	andeq	r0, r0, r0
 c14:	00000012 	andeq	r0, r0, r2, lsl r0
 c18:	00000000 	andeq	r0, r0, r0
 c1c:	00000012 	andeq	r0, r0, r2, lsl r0
 c20:	00000000 	andeq	r0, r0, r0
 c24:	00000018 	andeq	r0, r0, r8, lsl r0
 c28:	00000000 	andeq	r0, r0, r0
 c2c:	00000018 	andeq	r0, r0, r8, lsl r0
 c30:	00000000 	andeq	r0, r0, r0
 c34:	00000018 	andeq	r0, r0, r8, lsl r0
 c38:	00000000 	andeq	r0, r0, r0
 c3c:	00000016 	andeq	r0, r0, r6, lsl r0
 c40:	00000000 	andeq	r0, r0, r0
 c44:	00000018 	andeq	r0, r0, r8, lsl r0
 c48:	080018e6 	stmdaeq	r0, {r1, r2, r5, r6, r7, fp, ip}
 c4c:	0000000c 	andeq	r0, r0, ip
 c50:	080018f2 	stmdaeq	r0, {r1, r4, r5, r6, r7, fp, ip}
 c54:	00000008 	andeq	r0, r0, r8
 c58:	080018fa 	stmdaeq	r0, {r1, r3, r4, r5, r6, r7, fp, ip}
 c5c:	00000040 	andeq	r0, r0, r0, asr #32
 c60:	00000000 	andeq	r0, r0, r0
 c64:	00000010 	andeq	r0, r0, r0, lsl r0
	...
 c70:	0000001c 	andeq	r0, r0, ip, lsl r0
 c74:	98e00002 	stmials	r0!, {r1}^
 c78:	00040000 	andeq	r0, r4, r0
 c7c:	00000000 	andeq	r0, r0, r0
 c80:	08000134 	stmdaeq	r0, {r2, r4, r5, r8}
 c84:	0000006e 	andeq	r0, r0, lr, rrx
	...
 c90:	0000001c 	andeq	r0, r0, ip, lsl r0
 c94:	995b0002 	ldmdbls	fp, {r1}^
 c98:	00040000 	andeq	r0, r4, r0
 c9c:	00000000 	andeq	r0, r0, r0
 ca0:	0800193c 	stmdaeq	r0, {r2, r3, r4, r5, r8, fp, ip}
 ca4:	00000050 	andeq	r0, r0, r0, asr r0
	...
 cb0:	0000001c 	andeq	r0, r0, ip, lsl r0
 cb4:	9a650002 	bls	1940cc4 <__Stack_Size+0x19408c4>
 cb8:	00040000 	andeq	r0, r4, r0
 cbc:	00000000 	andeq	r0, r0, r0
 cc0:	0800198c 	stmdaeq	r0, {r2, r3, r7, r8, fp, ip}
 cc4:	00000038 	andeq	r0, r0, r8, lsr r0
	...
 cd0:	00000094 	muleq	r0, r4, r0
 cd4:	9ec30002 	cdpls	0, 12, cr0, cr3, cr2, {0}
 cd8:	00040000 	andeq	r0, r4, r0
 cdc:	00000000 	andeq	r0, r0, r0
 ce0:	080019c4 	stmdaeq	r0, {r2, r6, r7, r8, fp, ip}
 ce4:	00000024 	andeq	r0, r0, r4, lsr #32
 ce8:	080019e8 	stmdaeq	r0, {r3, r5, r6, r7, r8, fp, ip}
 cec:	00000024 	andeq	r0, r0, r4, lsr #32
 cf0:	08001a0c 	stmdaeq	r0, {r2, r3, r9, fp, ip}
 cf4:	0000009c 	muleq	r0, ip, r0
 cf8:	08001aa8 	stmdaeq	r0, {r3, r5, r7, r9, fp, ip}
 cfc:	000000a4 	andeq	r0, r0, r4, lsr #1
 d00:	08001b4c 	stmdaeq	r0, {r2, r3, r6, r8, r9, fp, ip}
 d04:	00000038 	andeq	r0, r0, r8, lsr r0
 d08:	08001b84 	stmdaeq	r0, {r2, r7, r8, r9, fp, ip}
 d0c:	00000048 	andeq	r0, r0, r8, asr #32
 d10:	08001bcc 	stmdaeq	r0, {r2, r3, r6, r7, r8, r9, fp, ip}
 d14:	000000dc 	ldrdeq	r0, [r0], -ip
 d18:	08001ca8 	stmdaeq	r0, {r3, r5, r7, sl, fp, ip}
 d1c:	0000008c 	andeq	r0, r0, ip, lsl #1
 d20:	08001d34 	stmdaeq	r0, {r2, r4, r5, r8, sl, fp, ip}
 d24:	00000024 	andeq	r0, r0, r4, lsr #32
 d28:	08001d58 	stmdaeq	r0, {r3, r4, r6, r8, sl, fp, ip}
 d2c:	0000001c 	andeq	r0, r0, ip, lsl r0
 d30:	08001d74 	stmdaeq	r0, {r2, r4, r5, r6, r8, sl, fp, ip}
 d34:	00000040 	andeq	r0, r0, r0, asr #32
 d38:	08001db4 	stmdaeq	r0, {r2, r4, r5, r7, r8, sl, fp, ip}
 d3c:	000000d4 	ldrdeq	r0, [r0], -r4
 d40:	08001e88 	stmdaeq	r0, {r3, r7, r9, sl, fp, ip}
 d44:	00000300 	andeq	r0, r0, r0, lsl #6
 d48:	08002188 	stmdaeq	r0, {r3, r7, r8, sp}
 d4c:	00000040 	andeq	r0, r0, r0, asr #32
 d50:	080021c8 	stmdaeq	r0, {r3, r6, r7, r8, sp}
 d54:	00000060 	andeq	r0, r0, r0, rrx
 d58:	08002228 	stmdaeq	r0, {r3, r5, r9, sp}
 d5c:	00000002 	andeq	r0, r0, r2
	...
 d68:	00000024 	andeq	r0, r0, r4, lsr #32
 d6c:	adb60002 	ldcge	0, cr0, [r6, #8]!
 d70:	00040000 	andeq	r0, r4, r0
 d74:	00000000 	andeq	r0, r0, r0
 d78:	0800222a 	stmdaeq	r0, {r1, r3, r5, r9, sp}
 d7c:	0000002e 	andeq	r0, r0, lr, lsr #32
 d80:	08002258 	stmdaeq	r0, {r3, r4, r6, r9, sp}
 d84:	00000024 	andeq	r0, r0, r4, lsr #32
	...
 d90:	000001ec 	andeq	r0, r0, ip, ror #3
 d94:	af3f0002 	svcge	0x003f0002
 d98:	00040000 	andeq	r0, r4, r0
	...
 da4:	0000000c 	andeq	r0, r0, ip
 da8:	00000000 	andeq	r0, r0, r0
 dac:	0000000c 	andeq	r0, r0, ip
 db0:	00000000 	andeq	r0, r0, r0
 db4:	0000000c 	andeq	r0, r0, ip
 db8:	00000000 	andeq	r0, r0, r0
 dbc:	0000000c 	andeq	r0, r0, ip
 dc0:	00000000 	andeq	r0, r0, r0
 dc4:	0000000c 	andeq	r0, r0, ip
 dc8:	00000000 	andeq	r0, r0, r0
 dcc:	0000000c 	andeq	r0, r0, ip
 dd0:	00000000 	andeq	r0, r0, r0
 dd4:	0000000c 	andeq	r0, r0, ip
 dd8:	0800227c 	stmdaeq	r0, {r2, r3, r4, r5, r6, r9, sp}
 ddc:	00000010 	andeq	r0, r0, r0, lsl r0
 de0:	00000000 	andeq	r0, r0, r0
 de4:	0000000c 	andeq	r0, r0, ip
 de8:	00000000 	andeq	r0, r0, r0
 dec:	0000000e 	andeq	r0, r0, lr
 df0:	00000000 	andeq	r0, r0, r0
 df4:	00000010 	andeq	r0, r0, r0, lsl r0
 df8:	0800228c 	stmdaeq	r0, {r2, r3, r7, r9, sp}
 dfc:	00000018 	andeq	r0, r0, r8, lsl r0
 e00:	00000000 	andeq	r0, r0, r0
 e04:	00000012 	andeq	r0, r0, r2, lsl r0
 e08:	080022a4 	stmdaeq	r0, {r2, r5, r7, r9, sp}
 e0c:	0000003a 	andeq	r0, r0, sl, lsr r0
 e10:	080022de 	stmdaeq	r0, {r1, r2, r3, r4, r6, r7, r9, sp}
 e14:	0000003a 	andeq	r0, r0, sl, lsr r0
 e18:	00000000 	andeq	r0, r0, r0
 e1c:	00000024 	andeq	r0, r0, r4, lsr #32
 e20:	00000000 	andeq	r0, r0, r0
 e24:	00000012 	andeq	r0, r0, r2, lsl r0
 e28:	00000000 	andeq	r0, r0, r0
 e2c:	00000012 	andeq	r0, r0, r2, lsl r0
 e30:	08002318 	stmdaeq	r0, {r3, r4, r8, r9, sp}
 e34:	00000022 	andeq	r0, r0, r2, lsr #32
 e38:	0800233a 	stmdaeq	r0, {r1, r3, r4, r5, r8, r9, sp}
 e3c:	00000022 	andeq	r0, r0, r2, lsr #32
 e40:	00000000 	andeq	r0, r0, r0
 e44:	0000001e 	andeq	r0, r0, lr, lsl r0
 e48:	00000000 	andeq	r0, r0, r0
 e4c:	0000001e 	andeq	r0, r0, lr, lsl r0
 e50:	0800235c 	stmdaeq	r0, {r2, r3, r4, r6, r8, r9, sp}
 e54:	0000001e 	andeq	r0, r0, lr, lsl r0
 e58:	00000000 	andeq	r0, r0, r0
 e5c:	0000001e 	andeq	r0, r0, lr, lsl r0
 e60:	00000000 	andeq	r0, r0, r0
 e64:	0000001e 	andeq	r0, r0, lr, lsl r0
 e68:	00000000 	andeq	r0, r0, r0
 e6c:	0000001e 	andeq	r0, r0, lr, lsl r0
 e70:	00000000 	andeq	r0, r0, r0
 e74:	0000001c 	andeq	r0, r0, ip, lsl r0
 e78:	00000000 	andeq	r0, r0, r0
 e7c:	0000001c 	andeq	r0, r0, ip, lsl r0
 e80:	00000000 	andeq	r0, r0, r0
 e84:	00000016 	andeq	r0, r0, r6, lsl r0
 e88:	00000000 	andeq	r0, r0, r0
 e8c:	00000016 	andeq	r0, r0, r6, lsl r0
 e90:	00000000 	andeq	r0, r0, r0
 e94:	0000001e 	andeq	r0, r0, lr, lsl r0
 e98:	00000000 	andeq	r0, r0, r0
 e9c:	0000001e 	andeq	r0, r0, lr, lsl r0
 ea0:	0800237a 	stmdaeq	r0, {r1, r3, r4, r5, r6, r8, r9, sp}
 ea4:	00000024 	andeq	r0, r0, r4, lsr #32
 ea8:	0800239e 	stmdaeq	r0, {r1, r2, r3, r4, r7, r8, r9, sp}
 eac:	00000024 	andeq	r0, r0, r4, lsr #32
 eb0:	00000000 	andeq	r0, r0, r0
 eb4:	00000020 	andeq	r0, r0, r0, lsr #32
 eb8:	00000000 	andeq	r0, r0, r0
 ebc:	00000012 	andeq	r0, r0, r2, lsl r0
 ec0:	080023c4 	stmdaeq	r0, {r2, r6, r7, r8, r9, sp}
 ec4:	00000020 	andeq	r0, r0, r0, lsr #32
 ec8:	080023e4 	stmdaeq	r0, {r2, r5, r6, r7, r8, r9, sp}
 ecc:	00000020 	andeq	r0, r0, r0, lsr #32
 ed0:	08002404 	stmdaeq	r0, {r2, sl, sp}
 ed4:	0000001c 	andeq	r0, r0, ip, lsl r0
 ed8:	08002420 	stmdaeq	r0, {r5, sl, sp}
 edc:	0000001c 	andeq	r0, r0, ip, lsl r0
 ee0:	0800243c 	stmdaeq	r0, {r2, r3, r4, r5, sl, sp}
 ee4:	0000001c 	andeq	r0, r0, ip, lsl r0
 ee8:	00000000 	andeq	r0, r0, r0
 eec:	00000024 	andeq	r0, r0, r4, lsr #32
 ef0:	08002458 	stmdaeq	r0, {r3, r4, r6, sl, sp}
 ef4:	0000003c 	andeq	r0, r0, ip, lsr r0
 ef8:	00000000 	andeq	r0, r0, r0
 efc:	00000020 	andeq	r0, r0, r0, lsr #32
 f00:	08002494 	stmdaeq	r0, {r2, r4, r7, sl, sp}
 f04:	00000020 	andeq	r0, r0, r0, lsr #32
 f08:	00000000 	andeq	r0, r0, r0
 f0c:	00000038 	andeq	r0, r0, r8, lsr r0
 f10:	00000000 	andeq	r0, r0, r0
 f14:	00000020 	andeq	r0, r0, r0, lsr #32
 f18:	00000000 	andeq	r0, r0, r0
 f1c:	00000020 	andeq	r0, r0, r0, lsr #32
 f20:	00000000 	andeq	r0, r0, r0
 f24:	0000001c 	andeq	r0, r0, ip, lsl r0
 f28:	00000000 	andeq	r0, r0, r0
 f2c:	0000001c 	andeq	r0, r0, ip, lsl r0
 f30:	00000000 	andeq	r0, r0, r0
 f34:	000000a4 	andeq	r0, r0, r4, lsr #1
 f38:	00000000 	andeq	r0, r0, r0
 f3c:	00000058 	andeq	r0, r0, r8, asr r0
 f40:	00000000 	andeq	r0, r0, r0
 f44:	00000058 	andeq	r0, r0, r8, asr r0
 f48:	00000000 	andeq	r0, r0, r0
 f4c:	00000020 	andeq	r0, r0, r0, lsr #32
 f50:	00000000 	andeq	r0, r0, r0
 f54:	00000020 	andeq	r0, r0, r0, lsr #32
 f58:	00000000 	andeq	r0, r0, r0
 f5c:	00000040 	andeq	r0, r0, r0, asr #32
 f60:	00000000 	andeq	r0, r0, r0
 f64:	00000042 	andeq	r0, r0, r2, asr #32
 f68:	00000000 	andeq	r0, r0, r0
 f6c:	00000006 	andeq	r0, r0, r6
 f70:	080024b4 	stmdaeq	r0, {r2, r4, r5, r7, sl, sp}
 f74:	0000000a 	andeq	r0, r0, sl
	...
 f80:	00000024 	andeq	r0, r0, r4, lsr #32
 f84:	bcde0002 	ldcllt	0, cr0, [lr], {2}
 f88:	00040000 	andeq	r0, r4, r0
 f8c:	00000000 	andeq	r0, r0, r0
 f90:	080024c0 	stmdaeq	r0, {r6, r7, sl, sp}
 f94:	00000020 	andeq	r0, r0, r0, lsr #32
 f98:	080024e0 	stmdaeq	r0, {r5, r6, r7, sl, sp}
 f9c:	00000024 	andeq	r0, r0, r4, lsr #32
	...
 fa8:	00000024 	andeq	r0, r0, r4, lsr #32
 fac:	be5b0002 	cdplt	0, 5, cr0, cr11, cr2, {0}
 fb0:	00040000 	andeq	r0, r4, r0
 fb4:	00000000 	andeq	r0, r0, r0
 fb8:	08002504 	stmdaeq	r0, {r2, r8, sl, sp}
 fbc:	0000018c 	andeq	r0, r0, ip, lsl #3
 fc0:	00000000 	andeq	r0, r0, r0
 fc4:	00000070 	andeq	r0, r0, r0, ror r0
	...

Disassembly of section .debug_info:

00000000 <.debug_info>:
* Input          : None.
* Output         : None.
* Return         : None.
*******************************************************************************/
void CTR_HP(void)
{
       0:	00001fa1 	andeq	r1, r0, r1, lsr #31
  u32 wEPVal = 0;

  while (((wIstr = _GetISTR()) & ISTR_CTR) != 0)
       4:	00000002 	andeq	r0, r0, r2
       8:	01040000 	mrseq	r0, (UNDEF: 4)
       c:	000006d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
  {
    _SetISTR((u16)CLR_CTR); /* clear CTR flag */
      10:	00005801 	andeq	r5, r0, r1, lsl #16
      14:	0001f100 	andeq	pc, r1, r0, lsl #2
	...
    /* extract highest priority endpoint number */
    EPindex = (u8)(wIstr & ISTR_EP_ID);
    /* process related endpoint register */
    wEPVal = _GetENDPOINT(EPindex);
      28:	07040200 	streq	r0, [r4, -r0, lsl #4]
    if ((wEPVal & EP_CTR_RX) != 0)
      2c:	00000924 	andeq	r0, r0, r4, lsr #18
    {
      /* clear int flag */
      _ClearEP_CTR_RX(EPindex);
      30:	12050402 	andne	r0, r5, #33554432	; 0x2000000
      34:	02000008 	andeq	r0, r0, #8
      38:	07e40502 	strbeq	r0, [r4, r2, lsl #10]!

      /* call OUT service function */
      (*pEpInt_OUT[EPindex-1])();
      3c:	01020000 	mrseq	r0, (UNDEF: 2)

    } /* if((wEPVal & EP_CTR_RX) */
    else if ((wEPVal & EP_CTR_TX) != 0)
      40:	0009c306 	andeq	ip, r9, r6, lsl #6
    {
      /* clear int flag */
      _ClearEP_CTR_TX(EPindex);
      44:	33750300 	cmncc	r5, #0
      48:	27020032 	smladxcs	r2, r2, r0, r0
      4c:	00000050 	andeq	r0, r0, r0, asr r0

      /* call IN service function */
      (*pEpInt_IN[EPindex-1])();
      50:	1f070402 	svcne	0x00070402
      54:	03000009 	movweq	r0, #9
      58:	00363175 	eorseq	r3, r6, r5, ror r1
      5c:	00622802 	rsbeq	r2, r2, r2, lsl #16
      60:	02020000 	andeq	r0, r2, #0
      64:	000bbc07 	andeq	fp, fp, r7, lsl #24
      68:	38750300 	ldmdacc	r5!, {r8, r9}^
      6c:	73290200 	teqvc	r9, #0
      70:	02000000 	andeq	r0, r0, #0
      74:	09c10801 	stmibeq	r1, {r0, fp}^
      78:	04040000 	streq	r0, [r4], #-0
      7c:	02000004 	andeq	r0, r0, #4
      80:	0000852f 	andeq	r8, r0, pc, lsr #10
      84:	00500500 	subseq	r0, r0, r0, lsl #10
      88:	80040000 	andhi	r0, r4, r0
      8c:	02000002 	andeq	r0, r0, #2
      90:	00009530 	andeq	r9, r0, r0, lsr r5
      94:	00620500 	rsbeq	r0, r2, r0, lsl #10
      98:	01060000 	mrseq	r0, (UNDEF: 6)
      9c:	00af3a02 	adceq	r3, pc, r2, lsl #20
      a0:	5a070000 	bpl	1c00a8 <__Stack_Size+0x1bfca8>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM6, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM6, DISABLE);
      break;
      
    case TIM7_BASE:
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, ENABLE);
      a4:	00000008 	andeq	r0, r0, r8
      a8:	00024707 	andeq	r4, r2, r7, lsl #14
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, DISABLE);
      ac:	04000100 	streq	r0, [r0], #-256	; 0x100
      break; 
      
    default:
      break;
  }
}
      b0:	000005ae 	andeq	r0, r0, lr, lsr #11
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, DISABLE);
      break;
      
    case TIM8_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, ENABLE);
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, DISABLE);  
      b4:	009a3a02 	addseq	r3, sl, r2, lsl #20
      b8:	01060000 	mrseq	r0, (UNDEF: 6)
      bc:	00cf3c02 	sbceq	r3, pc, r2, lsl #24
      c0:	af070000 	svcge	0x00070000
      c4:	0000001e 	andeq	r0, r0, lr, lsl r0
      c8:	54455308 	strbpl	r5, [r5], #-776	; 0x308
      cc:	04000100 	streq	r0, [r0], #-256	; 0x100
      d0:	00000773 	andeq	r0, r0, r3, ror r7
      d4:	00ba3c02 	adcseq	r3, sl, r2, lsl #24
      d8:	01060000 	mrseq	r0, (UNDEF: 6)
      dc:	00ef3e02 	rsceq	r3, pc, r2, lsl #28
      e0:	ea070000 	b	1c00e8 <__Stack_Size+0x1bfce8>
      e4:	00000004 	andeq	r0, r0, r4
      e8:	0008fc07 	andeq	pc, r8, r7, lsl #24
      ec:	04000100 	streq	r0, [r0], #-256	; 0x100
      f0:	000000a6 	andeq	r0, r0, r6, lsr #1
      f4:	00da3e02 	sbcseq	r3, sl, r2, lsl #28
      f8:	01060000 	mrseq	r0, (UNDEF: 6)
      fc:	010f4102 	tsteq	pc, r2, lsl #2
     100:	86070000 	strhi	r0, [r7], -r0
     104:	00000014 	andeq	r0, r0, r4, lsl r0
     108:	00140107 	andseq	r0, r4, r7, lsl #2
     10c:	04000100 	streq	r0, [r0], #-256	; 0x100
     110:	000000db 	ldrdeq	r0, [r0], -fp
     114:	00fa4102 	rscseq	r4, sl, r2, lsl #2
     118:	04020000 	streq	r0, [r2], #-0
     11c:	00091607 	andeq	r1, r9, r7, lsl #12
     120:	031c0900 	tsteq	ip, #0
     124:	0194014e 	orrseq	r0, r4, lr, asr #2
     128:	430a0000 	movwmi	r0, #40960	; 0xa000
     12c:	03004c52 	movweq	r4, #3154	; 0xc52
     130:	007a0150 	rsbseq	r0, sl, r0, asr r1
     134:	23020000 	movwcs	r0, #8192	; 0x2000
     138:	52430a00 	subpl	r0, r3, #0
     13c:	51030048 	tstpl	r3, r8, asr #32
     140:	00007a01 	andeq	r7, r0, r1, lsl #20
     144:	04230200 	strteq	r0, [r3], #-512	; 0x200
     148:	5244490a 	subpl	r4, r4, #163840	; 0x28000
     14c:	01520300 	cmpeq	r2, r0, lsl #6
     150:	0000007a 	andeq	r0, r0, sl, ror r0
     154:	0a082302 	beq	208d64 <__Stack_Size+0x208964>
     158:	0052444f 	subseq	r4, r2, pc, asr #8
     15c:	7a015303 	bvc	54d70 <__Stack_Size+0x54970>
     160:	02000000 	andeq	r0, r0, #0
     164:	5f0b0c23 	svcpl	0x000b0c23
     168:	03000000 	movweq	r0, #0
     16c:	007a0154 	rsbseq	r0, sl, r4, asr r1
     170:	23020000 	movwcs	r0, #8192	; 0x2000
     174:	52420a10 	subpl	r0, r2, #65536	; 0x10000
     178:	55030052 	strpl	r0, [r3, #-82]	; 0x52
     17c:	00007a01 	andeq	r7, r0, r1, lsl #20
     180:	14230200 	strtne	r0, [r3], #-512	; 0x200
     184:	000ca20b 	andeq	sl, ip, fp, lsl #4
     188:	01560300 	cmpeq	r6, r0, lsl #6
     18c:	0000007a 	andeq	r0, r0, sl, ror r0
     190:	00182302 	andseq	r2, r8, r2, lsl #6
     194:	0008bf0c 	andeq	fp, r8, ip, lsl #30
     198:	01570300 	cmpeq	r7, r0, lsl #6
     19c:	00000121 	andeq	r0, r0, r1, lsr #2
     1a0:	0b035009 	bleq	d41cc <__Stack_Size+0xd3dcc>
     1a4:	00040102 	andeq	r0, r4, r2, lsl #2
     1a8:	52430a00 	subpl	r0, r3, #0
     1ac:	0d030031 	stceq	0, cr0, [r3, #-196]	; 0xffffff3c
     1b0:	00008a02 	andeq	r8, r0, r2, lsl #20
     1b4:	00230200 	eoreq	r0, r3, r0, lsl #4
     1b8:	00079e0b 	andeq	r9, r7, fp, lsl #28
     1bc:	020e0300 	andeq	r0, lr, #0
     1c0:	00000057 	andeq	r0, r0, r7, asr r0
     1c4:	0a022302 	beq	88dd4 <__Stack_Size+0x889d4>
     1c8:	00325243 	eorseq	r5, r2, r3, asr #4
     1cc:	8a020f03 	bhi	83de0 <__Stack_Size+0x839e0>
     1d0:	02000000 	andeq	r0, r0, #0
     1d4:	a80b0423 	stmdage	fp, {r0, r1, r5, sl}
     1d8:	03000007 	movweq	r0, #7
     1dc:	00570210 	subseq	r0, r7, r0, lsl r2
     1e0:	23020000 	movwcs	r0, #8192	; 0x2000
     1e4:	05580b06 	ldrbeq	r0, [r8, #-2822]	; 0xb06
     1e8:	11030000 	mrsne	r0, (UNDEF: 3)
     1ec:	00008a02 	andeq	r8, r0, r2, lsl #20
     1f0:	08230200 	stmdaeq	r3!, {r9}
     1f4:	0007b20b 	andeq	fp, r7, fp, lsl #4
     1f8:	02120300 	andseq	r0, r2, #0
     1fc:	00000057 	andeq	r0, r0, r7, asr r0
     200:	0b0a2302 	bleq	288e10 <__Stack_Size+0x288a10>
     204:	00000422 	andeq	r0, r0, r2, lsr #8
     208:	8a021303 	bhi	84e1c <__Stack_Size+0x84a1c>
     20c:	02000000 	andeq	r0, r0, #0
     210:	bc0b0c23 	stclt	12, cr0, [fp], {35}	; 0x23
     214:	03000007 	movweq	r0, #7
     218:	00570214 	subseq	r0, r7, r4, lsl r2
     21c:	23020000 	movwcs	r0, #8192	; 0x2000
     220:	52530a0e 	subspl	r0, r3, #57344	; 0xe000
     224:	02150300 	andseq	r0, r5, #0
     228:	0000008a 	andeq	r0, r0, sl, lsl #1
     22c:	0b102302 	bleq	408e3c <__Stack_Size+0x408a3c>
     230:	000007c6 	andeq	r0, r0, r6, asr #15
     234:	57021603 	strpl	r1, [r2, -r3, lsl #12]
     238:	02000000 	andeq	r0, r0, #0
     23c:	450a1223 	strmi	r1, [sl, #-547]	; 0x223
     240:	03005247 	movweq	r5, #583	; 0x247
     244:	008a0217 	addeq	r0, sl, r7, lsl r2
     248:	23020000 	movwcs	r0, #8192	; 0x2000
     24c:	07d00b14 	bfieq	r0, r4, (invalid: 22:16)
     250:	18030000 	stmdane	r3, {}	; <UNPREDICTABLE>
     254:	00005702 	andeq	r5, r0, r2, lsl #14
     258:	16230200 	strtne	r0, [r3], -r0, lsl #4
     25c:	0002b40b 	andeq	fp, r2, fp, lsl #8
     260:	02190300 	andseq	r0, r9, #0
     264:	0000008a 	andeq	r0, r0, sl, lsl #1
     268:	0b182302 	bleq	608e78 <__Stack_Size+0x608a78>
     26c:	000007da 	ldrdeq	r0, [r0], -sl
     270:	57021a03 	strpl	r1, [r2, -r3, lsl #20]
     274:	02000000 	andeq	r0, r0, #0
     278:	ba0b1a23 	blt	2c6b0c <__Stack_Size+0x2c670c>
     27c:	03000002 	movweq	r0, #2
     280:	008a021b 	addeq	r0, sl, fp, lsl r2
     284:	23020000 	movwcs	r0, #8192	; 0x2000
     288:	0c2f0b1c 	stceq	11, cr0, [pc], #-112	; 220 <_Minimum_Stack_Size+0x120>
     28c:	1c030000 	stcne	0, cr0, [r3], {-0}
     290:	00005702 	andeq	r5, r0, r2, lsl #14
     294:	1e230200 	cdpne	2, 2, cr0, cr3, cr0, {0}
     298:	0004d20b 	andeq	sp, r4, fp, lsl #4
     29c:	021d0300 	andseq	r0, sp, #0
     2a0:	0000008a 	andeq	r0, r0, sl, lsl #1
     2a4:	0b202302 	bleq	808eb4 <__Stack_Size+0x808ab4>
     2a8:	000007ee 	andeq	r0, r0, lr, ror #15
     2ac:	57021e03 	strpl	r1, [r2, -r3, lsl #28]
     2b0:	02000000 	andeq	r0, r0, #0
     2b4:	430a2223 	movwmi	r2, #41507	; 0xa223
     2b8:	0300544e 	movweq	r5, #1102	; 0x44e
     2bc:	008a021f 	addeq	r0, sl, pc, lsl r2
     2c0:	23020000 	movwcs	r0, #8192	; 0x2000
     2c4:	07f80b24 	ldrbeq	r0, [r8, r4, lsr #22]!
     2c8:	20030000 	andcs	r0, r3, r0
     2cc:	00005702 	andeq	r5, r0, r2, lsl #14
     2d0:	26230200 	strtcs	r0, [r3], -r0, lsl #4
     2d4:	4353500a 	cmpmi	r3, #10
     2d8:	02210300 	eoreq	r0, r1, #0
     2dc:	0000008a 	andeq	r0, r0, sl, lsl #1
     2e0:	0b282302 	bleq	a08ef0 <__Stack_Size+0xa08af0>
     2e4:	00000a59 	andeq	r0, r0, r9, asr sl
     2e8:	57022203 	strpl	r2, [r2, -r3, lsl #4]
     2ec:	02000000 	andeq	r0, r0, #0
     2f0:	410a2a23 	tstmi	sl, r3, lsr #20
     2f4:	03005252 	movweq	r5, #594	; 0x252
     2f8:	008a0223 	addeq	r0, sl, r3, lsr #4
     2fc:	23020000 	movwcs	r0, #8192	; 0x2000
     300:	0a640b2c 	beq	1902fb8 <__Stack_Size+0x1902bb8>
     304:	24030000 	strcs	r0, [r3], #-0
     308:	00005702 	andeq	r5, r0, r2, lsl #14
     30c:	2e230200 	cdpcs	2, 2, cr0, cr3, cr0, {0}
     310:	5243520a 	subpl	r5, r3, #-1610612736	; 0xa0000000
     314:	02250300 	eoreq	r0, r5, #0
     318:	0000008a 	andeq	r0, r0, sl, lsl #1
     31c:	0b302302 	bleq	c08f2c <__Stack_Size+0xc08b2c>
     320:	00000a6f 	andeq	r0, r0, pc, ror #20
     324:	57022603 	strpl	r2, [r2, -r3, lsl #12]
     328:	02000000 	andeq	r0, r0, #0
     32c:	a00b3223 	andge	r3, fp, r3, lsr #4
     330:	03000002 	movweq	r0, #2
     334:	008a0227 	addeq	r0, sl, r7, lsr #4
     338:	23020000 	movwcs	r0, #8192	; 0x2000
     33c:	0a7a0b34 	beq	1e83014 <__Stack_Size+0x1e82c14>
     340:	28030000 	stmdacs	r3, {}	; <UNPREDICTABLE>
     344:	00005702 	andeq	r5, r0, r2, lsl #14
     348:	36230200 	strtcc	r0, [r3], -r0, lsl #4
     34c:	0002a50b 	andeq	sl, r2, fp, lsl #10
     350:	02290300 	eoreq	r0, r9, #0
     354:	0000008a 	andeq	r0, r0, sl, lsl #1
     358:	0b382302 	bleq	e08f68 <__Stack_Size+0xe08b68>
     35c:	00000a85 	andeq	r0, r0, r5, lsl #21
     360:	57022a03 	strpl	r2, [r2, -r3, lsl #20]
     364:	02000000 	andeq	r0, r0, #0
     368:	aa0b3a23 	bge	2cebfc <__Stack_Size+0x2ce7fc>
     36c:	03000002 	movweq	r0, #2
     370:	008a022b 	addeq	r0, sl, fp, lsr #4
     374:	23020000 	movwcs	r0, #8192	; 0x2000
     378:	0a900b3c 	beq	fe403070 <SCS_BASE+0x1e3f5070>
     37c:	2c030000 	stccs	0, cr0, [r3], {-0}
     380:	00005702 	andeq	r5, r0, r2, lsl #14
     384:	3e230200 	cdpcc	2, 2, cr0, cr3, cr0, {0}
     388:	0002af0b 	andeq	sl, r2, fp, lsl #30
     38c:	022d0300 	eoreq	r0, sp, #0
     390:	0000008a 	andeq	r0, r0, sl, lsl #1
     394:	0b402302 	bleq	1008fa4 <__Stack_Size+0x1008ba4>
     398:	00000a9b 	muleq	r0, fp, sl
     39c:	57022e03 	strpl	r2, [r2, -r3, lsl #28]
     3a0:	02000000 	andeq	r0, r0, #0
     3a4:	6c0b4223 	sfmvs	f4, 4, [fp], {35}	; 0x23
     3a8:	03000002 	movweq	r0, #2
     3ac:	008a022f 	addeq	r0, sl, pc, lsr #4
     3b0:	23020000 	movwcs	r0, #8192	; 0x2000
     3b4:	0aa60b44 	beq	fe9830cc <SCS_BASE+0x1e9750cc>
     3b8:	30030000 	andcc	r0, r3, r0
     3bc:	00005702 	andeq	r5, r0, r2, lsl #14
     3c0:	46230200 	strtmi	r0, [r3], -r0, lsl #4
     3c4:	5243440a 	subpl	r4, r3, #167772160	; 0xa000000
     3c8:	02310300 	eorseq	r0, r1, #0
     3cc:	0000008a 	andeq	r0, r0, sl, lsl #1
     3d0:	0b482302 	bleq	1208fe0 <__Stack_Size+0x1208be0>
     3d4:	00000ab1 			; <UNDEFINED> instruction: 0x00000ab1
     3d8:	57023203 	strpl	r3, [r2, -r3, lsl #4]
     3dc:	02000000 	andeq	r0, r0, #0
     3e0:	1b0b4a23 	blne	2d2c74 <__Stack_Size+0x2d2874>
     3e4:	03000008 	movweq	r0, #8
     3e8:	008a0233 	addeq	r0, sl, r3, lsr r2
     3ec:	23020000 	movwcs	r0, #8192	; 0x2000
     3f0:	0abc0b4c 	beq	fef03128 <SCS_BASE+0x1eef5128>
     3f4:	34030000 	strcc	r0, [r3], #-0
     3f8:	00005702 	andeq	r5, r0, r2, lsl #14
     3fc:	4e230200 	cdpmi	2, 2, cr0, cr3, cr0, {0}
     400:	01db0c00 	bicseq	r0, fp, r0, lsl #24
     404:	35030000 	strcc	r0, [r3, #-0]
     408:	0001a002 	andeq	sl, r1, r2
     40c:	031c0900 	tsteq	ip, #0
     410:	04e70238 	strbteq	r0, [r7], #568	; 0x238
     414:	530a0000 	movwpl	r0, #40960	; 0xa000
     418:	3a030052 	bcc	c0568 <__Stack_Size+0xc0168>
     41c:	00008a02 	andeq	r8, r0, r2, lsl #20
     420:	00230200 	eoreq	r0, r3, r0, lsl #4
     424:	00079e0b 	andeq	r9, r7, fp, lsl #28
     428:	023b0300 	eorseq	r0, fp, #0
     42c:	00000057 	andeq	r0, r0, r7, asr r0
     430:	0a022302 	beq	89040 <__Stack_Size+0x88c40>
     434:	03005244 	movweq	r5, #580	; 0x244
     438:	008a023c 	addeq	r0, sl, ip, lsr r2
     43c:	23020000 	movwcs	r0, #8192	; 0x2000
     440:	07a80b04 	streq	r0, [r8, r4, lsl #22]!
     444:	3d030000 	stccc	0, cr0, [r3, #-0]
     448:	00005702 	andeq	r5, r0, r2, lsl #14
     44c:	06230200 	strteq	r0, [r3], -r0, lsl #4
     450:	5252420a 	subspl	r4, r2, #-1610612736	; 0xa0000000
     454:	023e0300 	eorseq	r0, lr, #0
     458:	0000008a 	andeq	r0, r0, sl, lsl #1
     45c:	0b082302 	bleq	20906c <__Stack_Size+0x208c6c>
     460:	000007b2 			; <UNDEFINED> instruction: 0x000007b2
     464:	57023f03 	strpl	r3, [r2, -r3, lsl #30]
     468:	02000000 	andeq	r0, r0, #0
     46c:	430a0a23 	movwmi	r0, #43555	; 0xaa23
     470:	03003152 	movweq	r3, #338	; 0x152
     474:	008a0240 	addeq	r0, sl, r0, asr #4
     478:	23020000 	movwcs	r0, #8192	; 0x2000
     47c:	07bc0b0c 	ldreq	r0, [ip, ip, lsl #22]!
     480:	41030000 	mrsmi	r0, (UNDEF: 3)
     484:	00005702 	andeq	r5, r0, r2, lsl #14
     488:	0e230200 	cdpeq	2, 2, cr0, cr3, cr0, {0}
     48c:	3252430a 	subscc	r4, r2, #671088640	; 0x28000000
     490:	02420300 	subeq	r0, r2, #0
     494:	0000008a 	andeq	r0, r0, sl, lsl #1
     498:	0b102302 	bleq	4090a8 <__Stack_Size+0x408ca8>
     49c:	000007c6 	andeq	r0, r0, r6, asr #15
     4a0:	57024303 	strpl	r4, [r2, -r3, lsl #6]
     4a4:	02000000 	andeq	r0, r0, #0
     4a8:	430a1223 	movwmi	r1, #41507	; 0xa223
     4ac:	03003352 	movweq	r3, #850	; 0x352
     4b0:	008a0244 	addeq	r0, sl, r4, asr #4
     4b4:	23020000 	movwcs	r0, #8192	; 0x2000
     4b8:	07d00b14 	bfieq	r0, r4, (invalid: 22:16)
     4bc:	45030000 	strmi	r0, [r3, #-0]
     4c0:	00005702 	andeq	r5, r0, r2, lsl #14
     4c4:	16230200 	strtne	r0, [r3], -r0, lsl #4
     4c8:	0001c00b 	andeq	ip, r1, fp
     4cc:	02460300 	subeq	r0, r6, #0
     4d0:	0000008a 	andeq	r0, r0, sl, lsl #1
     4d4:	0b182302 	bleq	6090e4 <__Stack_Size+0x608ce4>
     4d8:	000007da 	ldrdeq	r0, [r0], -sl
     4dc:	57024703 	strpl	r4, [r2, -r3, lsl #14]
     4e0:	02000000 	andeq	r0, r0, #0
     4e4:	0c001a23 	stceq	10, cr1, [r0], {35}	; 0x23
     4e8:	00000456 	andeq	r0, r0, r6, asr r4
     4ec:	0d024803 	stceq	8, cr4, [r2, #-12]
     4f0:	06000004 	streq	r0, [r0], -r4
     4f4:	1a1c0401 	bne	701500 <__Stack_Size+0x701100>
     4f8:	07000005 	streq	r0, [r0, -r5]
     4fc:	00000417 	andeq	r0, r0, r7, lsl r4
     500:	08200701 	stmdaeq	r0!, {r0, r8, r9, sl}
     504:	07020000 	streq	r0, [r2, -r0]
     508:	000000b6 	strheq	r0, [r0], -r6
     50c:	04a10703 	strteq	r0, [r1], #1795	; 0x703
     510:	07040000 	streq	r0, [r4, -r0]
     514:	000003b9 			; <UNDEFINED> instruction: 0x000003b9
     518:	3d040005 	stccc	0, cr0, [r4, #-20]	; 0xffffffec
     51c:	04000007 	streq	r0, [r0], #-7
     520:	0004f322 	andeq	pc, r4, r2, lsr #6
     524:	05010600 	streq	r0, [r1, #-1536]	; 0x600
     528:	00054023 	andeq	r4, r5, r3, lsr #32
     52c:	02c00700 	sbceq	r0, r0, #0
     530:	07010000 	streq	r0, [r1, -r0]
     534:	000001a0 	andeq	r0, r0, r0, lsr #3
     538:	09d40702 	ldmibeq	r4, {r1, r8, r9, sl}^
     53c:	00030000 	andeq	r0, r3, r0
     540:	00077e04 	andeq	r7, r7, r4, lsl #28
     544:	25270500 	strcs	r0, [r7, #-1280]!	; 0x500
     548:	06000005 	streq	r0, [r0], -r5
     54c:	852e0501 	strhi	r0, [lr, #-1281]!	; 0x501
     550:	07000005 	streq	r0, [r0, -r5]
     554:	00000790 	muleq	r0, r0, r7
     558:	0c190700 	ldceq	7, cr0, [r9], {-0}
     55c:	07040000 	streq	r0, [r4, -r0]
     560:	00000379 	andeq	r0, r0, r9, ror r3
     564:	03ab0728 			; <UNDEFINED> instruction: 0x03ab0728
     568:	00c80000 	sbceq	r0, r8, r0
     56c:	0003d407 	andeq	sp, r3, r7, lsl #8
     570:	00071400 	andeq	r1, r7, r0, lsl #8
     574:	10000000 	andne	r0, r0, r0
     578:	0006a107 	andeq	sl, r6, r7, lsl #2
     57c:	02071c00 	andeq	r1, r7, #0
     580:	18000008 	stmdane	r0, {r3}
     584:	08cc0400 	stmiaeq	ip, {sl}^
     588:	36050000 	strcc	r0, [r5], -r0
     58c:	0000054b 	andeq	r0, r0, fp, asr #10
     590:	3e05040d 	cdpcc	4, 0, cr0, cr5, cr13, {0}
     594:	000005c3 	andeq	r0, r0, r3, asr #11
     598:	0000870e 	andeq	r8, r0, lr, lsl #14
     59c:	57400500 	strbpl	r0, [r0, -r0, lsl #10]
     5a0:	02000000 	andeq	r0, r0, #0
     5a4:	ab0e0023 	blge	380638 <__Stack_Size+0x380238>
     5a8:	0500000b 	streq	r0, [r0, #-11]
     5ac:	00054041 	andeq	r4, r5, r1, asr #32
     5b0:	02230200 	eoreq	r0, r3, #0
     5b4:	0000640e 	andeq	r6, r0, lr, lsl #8
     5b8:	85420500 	strbhi	r0, [r2, #-1280]	; 0x500
     5bc:	02000005 	andeq	r0, r0, #5
     5c0:	04000323 	streq	r0, [r0], #-803	; 0x323
     5c4:	000009b0 			; <UNDEFINED> instruction: 0x000009b0
     5c8:	05904305 	ldreq	r4, [r0, #773]	; 0x305
     5cc:	040d0000 	streq	r0, [sp], #-0
     5d0:	060f1a06 	streq	r1, [pc], -r6, lsl #20
     5d4:	540e0000 	strpl	r0, [lr], #-0
     5d8:	06000006 	streq	r0, [r0], -r6
     5dc:	0000691c 	andeq	r6, r0, ip, lsl r9
     5e0:	00230200 	eoreq	r0, r3, r0, lsl #4
     5e4:	000bed0e 	andeq	lr, fp, lr, lsl #26
     5e8:	691d0600 	ldmdbvs	sp, {r9, sl}
     5ec:	02000000 	andeq	r0, r0, #0
     5f0:	ec0e0123 	stfs	f0, [lr], {35}	; 0x23
     5f4:	0600000a 	streq	r0, [r0], -sl
     5f8:	0000691e 	andeq	r6, r0, lr, lsl r9
     5fc:	02230200 	eoreq	r0, r3, #0
     600:	0009030e 	andeq	r0, r9, lr, lsl #6
     604:	ef1f0600 	svc	0x001f0600
     608:	02000000 	andeq	r0, r0, #0
     60c:	04000323 	streq	r0, [r0], #-803	; 0x323
     610:	00000285 	andeq	r0, r0, r5, lsl #5
     614:	05ce2006 	strbeq	r2, [lr, #6]
     618:	0a0d0000 	beq	340620 <__Stack_Size+0x340220>
     61c:	06691b07 	strbteq	r1, [r9], -r7, lsl #22
     620:	090e0000 	stmdbeq	lr, {}	; <UNPREDICTABLE>
     624:	07000004 	streq	r0, [r0, -r4]
     628:	0000571d 	andeq	r5, r0, sp, lsl r7
     62c:	00230200 	eoreq	r0, r3, r0, lsl #4
     630:	00052e0e 	andeq	r2, r5, lr, lsl #28
     634:	571e0700 	ldrpl	r0, [lr, -r0, lsl #14]
     638:	02000000 	andeq	r0, r0, #0
     63c:	640e0223 	strvs	r0, [lr], #-547	; 0x223
     640:	07000006 	streq	r0, [r0, -r6]
     644:	0000571f 	andeq	r5, r0, pc, lsl r7
     648:	04230200 	strteq	r0, [r3], #-512	; 0x200
     64c:	00024c0e 	andeq	r4, r2, lr, lsl #24
     650:	57200700 	strpl	r0, [r0, -r0, lsl #14]!
     654:	02000000 	andeq	r0, r0, #0
     658:	6e0e0623 	cfmadd32vs	mvax1, mvfx0, mvfx14, mvfx3
     65c:	07000004 	streq	r0, [r0, -r4]
     660:	00006921 	andeq	r6, r0, r1, lsr #18
     664:	08230200 	stmdaeq	r3!, {r9}
     668:	0b650400 	bleq	1941670 <__Stack_Size+0x1941270>
     66c:	22070000 	andcs	r0, r7, #0
     670:	0000061a 	andeq	r0, r0, sl, lsl r6
     674:	1a08100d 	bne	2046b0 <__Stack_Size+0x2042b0>
     678:	000006d1 	ldrdeq	r0, [r0], -r1
     67c:	0002380e 	andeq	r3, r2, lr, lsl #16
     680:	451c0800 	ldrmi	r0, [ip, #-2048]	; 0x800
     684:	02000000 	andeq	r0, r0, #0
     688:	010e0023 	tsteq	lr, r3, lsr #32
     68c:	08000001 	stmdaeq	r0, {r0}
     690:	0000571d 	andeq	r5, r0, sp, lsl r7
     694:	04230200 	strteq	r0, [r3], #-512	; 0x200
     698:	0001400e 	andeq	r4, r1, lr
     69c:	571e0800 	ldrpl	r0, [lr, -r0, lsl #16]
     6a0:	02000000 	andeq	r0, r0, #0
     6a4:	070e0623 	streq	r0, [lr, -r3, lsr #12]
     6a8:	0800000b 	stmdaeq	r0, {r0, r1, r3}
     6ac:	0000571f 	andeq	r5, r0, pc, lsl r7
     6b0:	08230200 	stmdaeq	r3!, {r9}
     6b4:	00054d0e 	andeq	r4, r5, lr, lsl #26
     6b8:	57200800 	strpl	r0, [r0, -r0, lsl #16]!
     6bc:	02000000 	andeq	r0, r0, #0
     6c0:	6b0e0a23 	blvs	382f54 <__Stack_Size+0x382b54>
     6c4:	08000005 	stmdaeq	r0, {r0, r2}
     6c8:	00005721 	andeq	r5, r0, r1, lsr #14
     6cc:	0c230200 	sfmeq	f0, 4, [r3], #-0
     6d0:	0ada0400 	beq	ff6816d8 <SCS_BASE+0x1f6736d8>
     6d4:	22080000 	andcs	r0, r8, #0
     6d8:	00000674 	andeq	r0, r0, r4, ror r6
     6dc:	0410010f 	ldreq	r0, [r0], #-271	; 0x10f
     6e0:	000006dc 	ldrdeq	r0, [r0], -ip
     6e4:	000a0b11 	andeq	r0, sl, r1, lsl fp
     6e8:	300a0100 	andcc	r0, sl, r0, lsl #2
     6ec:	00000715 	andeq	r0, r0, r5, lsl r7
     6f0:	000a4d07 	andeq	r4, sl, r7, lsl #26
     6f4:	cf070000 	svcgt	0x00070000
     6f8:	0100000b 	tsteq	r0, fp
     6fc:	00059b07 	andeq	r9, r5, r7, lsl #22
     700:	0f070200 	svceq	0x00070200
     704:	0300000c 	movweq	r0, #12
     708:	00046407 	andeq	r6, r4, r7, lsl #8
     70c:	a5070400 	strge	r0, [r7, #-1024]	; 0x400
     710:	05000009 	streq	r0, [r0, #-9]
     714:	01010600 	tsteq	r1, r0, lsl #12
     718:	00072a1b 	andeq	r2, r7, fp, lsl sl
     71c:	009f0700 	addseq	r0, pc, r0, lsl #14
     720:	07000000 	streq	r0, [r0, -r0]
     724:	0000082f 	andeq	r0, r0, pc, lsr #16
     728:	95040001 	strls	r0, [r4, #-1]
     72c:	01000001 	tsteq	r0, r1
     730:	0007151b 	andeq	r1, r7, fp, lsl r5
     734:	0b5b0400 	bleq	16c173c <__Stack_Size+0x16c133c>
     738:	1d010000 	stcne	0, cr0, [r1, #-0]
     73c:	000006de 	ldrdeq	r0, [r0], -lr
     740:	09940112 	ldmibeq	r4, {r1, r4, r8}
     744:	2d010000 	stccs	0, cr0, [r1, #-0]
     748:	00450101 	subeq	r0, r5, r1, lsl #2
     74c:	6c010000 	stcvs	0, cr0, [r1], {-0}
     750:	13000007 	movwne	r0, #7
     754:	00000167 	andeq	r0, r0, r7, ror #2
     758:	6c012d01 	stcvs	13, cr2, [r1], {1}
     75c:	13000007 	movwne	r0, #7
     760:	00000689 	andeq	r0, r0, r9, lsl #13
     764:	69012d01 	stmdbvs	r1, {r0, r8, sl, fp, sp}
     768:	00000000 	andeq	r0, r0, r0
     76c:	69050414 	stmdbvs	r5, {r2, r4, sl}
     770:	1500746e 	strne	r7, [r0, #-1134]	; 0x46e
     774:	00071901 	andeq	r1, r7, r1, lsl #18
     778:	01f00100 	mvnseq	r0, r0, lsl #2
     77c:	07731601 	ldrbeq	r1, [r3, -r1, lsl #12]!
     780:	01a40000 			; <UNDEFINED> instruction: 0x01a40000
     784:	01b00800 	lslseq	r0, r0, #16
     788:	7d020800 	stcvc	8, cr0, [r2, #-0]
     78c:	01170100 	tsteq	r7, r0, lsl #2
     790:	0000083e 	andeq	r0, r0, lr, lsr r8
     794:	6901f401 	stmdbvs	r1, {r0, sl, ip, sp, lr, pc}
     798:	b0000000 	andlt	r0, r0, r0
     79c:	c4080001 	strgt	r0, [r8], #-1
     7a0:	02080001 	andeq	r0, r8, #1
     7a4:	1801007d 	stmdane	r1, {r0, r2, r3, r4, r5, r6}
     7a8:	00063201 	andeq	r3, r6, r1, lsl #4
     7ac:	01010100 	mrseq	r0, (UNDEF: 17)
     7b0:	0001c401 	andeq	ip, r1, r1, lsl #8
     7b4:	0001d808 	andeq	sp, r1, r8, lsl #16
     7b8:	007d0208 	rsbseq	r0, sp, r8, lsl #4
     7bc:	b1011901 	tstlt	r1, r1, lsl #18
     7c0:	01000006 	tsteq	r0, r6
     7c4:	d8010107 	stmdale	r1, {r0, r1, r2, r8}
     7c8:	24080001 	strcs	r0, [r8], #-1
     7cc:	00080002 	andeq	r0, r8, r2
     7d0:	01000000 	mrseq	r0, (UNDEF: 0)
     7d4:	00000859 	andeq	r0, r0, r9, asr r8
     7d8:	00097e1a 	andeq	r7, r9, sl, lsl lr
     7dc:	01090100 	mrseq	r0, (UNDEF: 25)
     7e0:	00000669 	andeq	r0, r0, r9, ror #12
     7e4:	1b6c9102 	blne	1b24bf4 <__Stack_Size+0x1b247f4>
     7e8:	080001fc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, r8}
     7ec:	00001b25 	andeq	r1, r0, r5, lsr #22
     7f0:	00000802 	andeq	r0, r0, r2, lsl #16
     7f4:	0251011c 	subseq	r0, r1, #7
     7f8:	011c6c91 			; <UNDEFINED> instruction: 0x011c6c91
     7fc:	4a400350 	bmi	1001544 <__Stack_Size+0x1001144>
     800:	0a1b0024 	beq	6c0898 <__Stack_Size+0x6c0498>
     804:	4b080002 	blmi	200814 <__Stack_Size+0x200414>
     808:	2300001b 	movwcs	r0, #27
     80c:	1c000008 	stcne	0, cr0, [r0], {8}
     810:	31015201 	tstcc	r1, r1, lsl #4
     814:	0351011c 	cmpeq	r1, #7
     818:	1c03830a 	stcne	3, cr8, [r3], {10}
     81c:	40035001 	andmi	r5, r3, r1
     820:	1b00244a 	blne	9950 <__Stack_Size+0x9550>
     824:	08000214 	stmdaeq	r0, {r2, r4, r9}
     828:	00001b6a 	andeq	r1, r0, sl, ror #22
     82c:	0000083d 	andeq	r0, r0, sp, lsr r8
     830:	0151011c 	cmpeq	r1, ip, lsl r1
     834:	50011c31 	andpl	r1, r1, r1, lsr ip
     838:	244a4003 	strbcs	r4, [sl], #-3
     83c:	02201d00 	eoreq	r1, r0, #0
     840:	1b840800 	blne	fe102848 <SCS_BASE+0x1e0f4848>
     844:	011c0000 	tsteq	ip, r0
     848:	1c310152 	ldfnes	f0, [r1], #-328	; 0xfffffeb8
     84c:	31015101 	tstcc	r1, r1, lsl #2
     850:	0350011c 	cmpeq	r0, #7
     854:	00244a40 	eoreq	r4, r4, r0, asr #20
     858:	78011800 	stmdavc	r1, {fp, ip}
     85c:	01000000 	mrseq	r0, (UNDEF: 0)
     860:	00010128 	andeq	r0, r1, r8, lsr #2
     864:	00000000 	andeq	r0, r0, r0
     868:	02000000 	andeq	r0, r0, #0
     86c:	1e01007d 	mcrne	0, 0, r0, cr1, cr13, {3}
     870:	00000740 	andeq	r0, r0, r0, asr #14
	...
     87c:	01007d02 	tsteq	r0, r2, lsl #26
     880:	000008c0 	andeq	r0, r0, r0, asr #17
     884:	0007531f 	andeq	r5, r7, pc, lsl r3
     888:	00002000 	andeq	r2, r0, r0
     88c:	075f1f00 	ldrbeq	r1, [pc, -r0, lsl #30]
     890:	00800000 	addeq	r0, r0, r0
     894:	40200000 	eormi	r0, r0, r0
     898:	00000007 	andeq	r0, r0, r7
     89c:	00000000 	andeq	r0, r0, r0
     8a0:	01000000 	mrseq	r0, (UNDEF: 0)
     8a4:	531f012d 	tstpl	pc, #1073741835	; 0x4000000b
     8a8:	ac000007 	stcge	0, cr0, [r0], {7}
     8ac:	21000000 	mrscs	r0, (UNDEF: 0)
	...
     8b8:	00075f22 	andeq	r5, r7, r2, lsr #30
     8bc:	00000000 	andeq	r0, r0, r0
     8c0:	0b480119 	bleq	1200d2c <__Stack_Size+0x120092c>
     8c4:	7b010000 	blvc	408cc <__Stack_Size+0x404cc>
     8c8:	02240101 	eoreq	r0, r4, #1073741824	; 0x40000000
     8cc:	024c0800 	subeq	r0, ip, #0
     8d0:	00e60800 	rsceq	r0, r6, r0, lsl #16
     8d4:	3f010000 	svccc	0x00010000
     8d8:	23000009 	movwcs	r0, #9
     8dc:	00746164 	rsbseq	r6, r4, r4, ror #2
     8e0:	69017b01 	stmdbvs	r1, {r0, r8, r9, fp, ip, sp, lr}
     8e4:	06000000 	streq	r0, [r0], -r0
     8e8:	1b000001 	blne	8f4 <__Stack_Size+0x4f4>
     8ec:	08000230 	stmdaeq	r0, {r4, r5, r9}
     8f0:	00001ba3 	andeq	r1, r0, r3, lsr #23
     8f4:	00000908 	andeq	r0, r0, r8, lsl #18
     8f8:	0251011c 	subseq	r0, r1, #7
     8fc:	011c4008 	tsteq	ip, r8
     900:	000c0550 	andeq	r0, ip, r0, asr r5
     904:	00400044 	subeq	r0, r0, r4, asr #32
     908:	0002381b 	andeq	r3, r2, fp, lsl r8
     90c:	001bc208 	andseq	ip, fp, r8, lsl #4
     910:	00092500 	andeq	r2, r9, r0, lsl #10
     914:	51011c00 	tstpl	r1, r0, lsl #24
     918:	1c007402 	cfstrsne	mvf7, [r0], {2}
     91c:	0c055001 	stceq	0, cr5, [r5], {1}
     920:	40004400 	andmi	r4, r0, r0, lsl #8
     924:	02401d00 	subeq	r1, r0, #0
     928:	1bdb0800 	blne	ff6c2930 <SCS_BASE+0x1f6b4930>
     92c:	011c0000 	tsteq	ip, r0
     930:	40080251 	andmi	r0, r8, r1, asr r2
     934:	0550011c 	ldrbeq	r0, [r0, #-284]	; 0x11c
     938:	0044000c 	subeq	r0, r4, ip
     93c:	19000040 	stmdbne	r0, {r6}
     940:	00009401 	andeq	r9, r0, r1, lsl #8
     944:	01810100 	orreq	r0, r1, r0, lsl #2
     948:	00000001 	andeq	r0, r0, r1
     94c:	00000000 	andeq	r0, r0, r0
     950:	00012700 	andeq	r2, r1, r0, lsl #14
     954:	09ba0100 	ldmibeq	sl!, {r8}
     958:	4e240000 	cdpmi	0, 2, cr0, cr4, cr0, {0}
     95c:	01000006 	tsteq	r0, r6
     960:	00690181 	rsbeq	r0, r9, r1, lsl #3
     964:	01470000 	mrseq	r0, (UNDEF: 71)
     968:	cf250000 	svcgt	0x00250000
     96c:	01000009 	tsteq	r0, r9
     970:	00690183 	rsbeq	r0, r9, r3, lsl #3
     974:	01a40000 			; <UNDEFINED> instruction: 0x01a40000
     978:	001b0000 	andseq	r0, fp, r0
     97c:	c0000000 	andgt	r0, r0, r0
     980:	8e000008 	cdphi	0, 0, cr0, cr0, cr8, {0}
     984:	1c000009 	stcne	0, cr0, [r0], {9}
     988:	75025001 	strvc	r5, [r2, #-1]
     98c:	001b0030 	andseq	r0, fp, r0, lsr r0
     990:	c0000000 	andgt	r0, r0, r0
     994:	a2000008 	andge	r0, r0, #8
     998:	1c000009 	stcne	0, cr0, [r0], {9}
     99c:	74025001 	strvc	r5, [r2], #-1
     9a0:	00260030 	eoreq	r0, r6, r0, lsr r0
     9a4:	01000000 	mrseq	r0, (UNDEF: 0)
     9a8:	000008c0 	andeq	r0, r0, r0, asr #17
     9ac:	0850011c 	ldmdaeq	r0, {r2, r3, r4, r8}^
     9b0:	f6090074 			; <UNDEFINED> instruction: 0xf6090074
     9b4:	2200751e 	andcs	r7, r0, #125829120	; 0x7800000
     9b8:	01190000 	tsteq	r9, r0
     9bc:	00000974 	andeq	r0, r0, r4, ror r9
     9c0:	01018d01 	tsteq	r1, r1, lsl #26
     9c4:	0800024c 	stmdaeq	r0, {r2, r3, r6, r9}
     9c8:	0800025e 	stmdaeq	r0, {r1, r2, r3, r4, r6, r9}
     9cc:	000001d8 	ldrdeq	r0, [r0], -r8
     9d0:	0009fd01 	andeq	pc, r9, r1, lsl #26
     9d4:	74732300 	ldrbtvc	r2, [r3], #-768	; 0x300
     9d8:	8d010072 	stchi	0, cr0, [r1, #-456]	; 0xfffffe38
     9dc:	0009fd01 	andeq	pc, r9, r1, lsl #26
     9e0:	0001f800 	andeq	pc, r1, r0, lsl #16
     9e4:	00692700 	rsbeq	r2, r9, r0, lsl #14
     9e8:	6c018f01 	stcvs	15, cr8, [r1], {1}
     9ec:	19000007 	stmdbne	r0, {r0, r1, r2}
     9f0:	28000002 	stmdacs	r0, {r1}
     9f4:	0800025a 	stmdaeq	r0, {r1, r3, r4, r6, r9}
     9f8:	000008c0 	andeq	r0, r0, r0, asr #17
     9fc:	03041000 	movweq	r1, #16384	; 0x4000
     a00:	0200000a 	andeq	r0, r0, #10
     a04:	09ca0801 	stmibeq	sl, {r0, fp}^
     a08:	01190000 	tsteq	r9, r0
     a0c:	0000042b 	andeq	r0, r0, fp, lsr #8
     a10:	01019601 	tsteq	r1, r1, lsl #12
     a14:	0800025e 	stmdaeq	r0, {r1, r2, r3, r4, r6, r9}
     a18:	0800028e 	stmdaeq	r0, {r1, r2, r3, r7, r9}
     a1c:	0000022d 	andeq	r0, r0, sp, lsr #4
     a20:	000aa001 	andeq	sl, sl, r1
     a24:	02962400 	addseq	r2, r6, #0
     a28:	96010000 	strls	r0, [r1], -r0
     a2c:	00005701 	andeq	r5, r0, r1, lsl #14
     a30:	00024d00 	andeq	r4, r2, r0, lsl #26
     a34:	09cf2500 	stmibeq	pc, {r8, sl, sp}^	; <UNPREDICTABLE>
     a38:	98010000 	stmdals	r1, {}	; <UNPREDICTABLE>
     a3c:	00005701 	andeq	r5, r0, r1, lsl #14
     a40:	00026e00 	andeq	r6, r2, r0, lsl #28
     a44:	02761b00 	rsbseq	r1, r6, #0
     a48:	08c00800 	stmiaeq	r0, {fp}^
     a4c:	0a7b0000 	beq	1ec0a54 <__Stack_Size+0x1ec0654>
     a50:	011c0000 	tsteq	ip, r0
     a54:	00742450 	rsbseq	r2, r4, r0, asr r4
     a58:	2324fc09 	msrcs	CPSR_s, #2304	; 0x900
     a5c:	09007437 	stmdbeq	r0, {r0, r1, r2, r4, r5, sl, ip, sp, lr}
     a60:	302324fc 	strdcc	r2, [r3], -ip	; <UNPREDICTABLE>
     a64:	fc090074 	stc2	0, cr0, [r9], {116}	; 0x74
     a68:	40302324 	eorsmi	r2, r0, r4, lsr #6
     a6c:	0c22244b 	cfstrseq	mvf2, [r2], #-300	; 0xfffffed4
     a70:	80000039 	andhi	r0, r0, r9, lsr r0
     a74:	0001282b 	andeq	r2, r1, fp, lsr #16
     a78:	26001316 			; <UNDEFINED> instruction: 0x26001316
     a7c:	0800028e 	stmdaeq	r0, {r1, r2, r3, r7, r9}
     a80:	0008c001 	andeq	ip, r8, r1
     a84:	50011c00 	andpl	r1, r1, r0, lsl #24
     a88:	74377415 	ldrtvc	r7, [r7], #-1045	; 0x415
     a8c:	40307430 	eorsmi	r7, r0, r0, lsr r4
     a90:	0c22244b 	cfstrseq	mvf2, [r2], #-300	; 0xfffffed4
     a94:	80000039 	andhi	r0, r0, r9, lsr r0
     a98:	0001282b 	andeq	r2, r1, fp, lsr #16
     a9c:	00001316 	andeq	r1, r0, r6, lsl r3
     aa0:	022f0119 	eoreq	r0, pc, #1073741830	; 0x40000006
     aa4:	a3010000 	movwge	r0, #4096	; 0x1000
     aa8:	028e0101 	addeq	r0, lr, #1073741824	; 0x40000000
     aac:	02a20800 	adceq	r0, r2, #0
     ab0:	02db0800 	sbcseq	r0, fp, #0
     ab4:	f6010000 			; <UNDEFINED> instruction: 0xf6010000
     ab8:	2400000a 	strcs	r0, [r0], #-10
     abc:	0000030c 	andeq	r0, r0, ip, lsl #6
     ac0:	5701a301 	strpl	sl, [r1, -r1, lsl #6]
     ac4:	fb000000 	blx	ace <__Stack_Size+0x6ce>
     ac8:	1b000002 	blne	ad8 <__Stack_Size+0x6d8>
     acc:	08000298 	stmdaeq	r0, {r3, r4, r7, r9}
     ad0:	00000a0a 	andeq	r0, r0, sl, lsl #20
     ad4:	00000ae1 	andeq	r0, r0, r1, ror #21
     ad8:	0450011c 	ldrbeq	r0, [r0], #-284	; 0x11c
     adc:	25380074 	ldrcs	r0, [r8, #-116]!	; 0x74
     ae0:	02a22600 	adceq	r2, r2, #0
     ae4:	0a010800 	beq	42aec <__Stack_Size+0x426ec>
     ae8:	1c00000a 	stcne	0, cr0, [r0], {10}
     aec:	74055001 	strvc	r5, [r5], #-1
     af0:	1aff0800 	bne	fffc2af8 <SCS_BASE+0x1ffb4af8>
     af4:	01190000 	tsteq	r9, r0
     af8:	000003cb 	andeq	r0, r0, fp, asr #7
     afc:	0101a901 	tsteq	r1, r1, lsl #18
     b00:	080002a2 	stmdaeq	r0, {r1, r5, r7, r9}
     b04:	080002b6 	stmdaeq	r0, {r1, r2, r4, r5, r7, r9}
     b08:	0000031c 	andeq	r0, r0, ip, lsl r3
     b0c:	000b4901 	andeq	r4, fp, r1, lsl #18
     b10:	00c62400 	sbceq	r2, r6, r0, lsl #8
     b14:	a9010000 	stmdbge	r1, {}	; <UNPREDICTABLE>
     b18:	00004501 	andeq	r4, r0, r1, lsl #10
     b1c:	00033c00 	andeq	r3, r3, r0, lsl #24
     b20:	02ac1b00 	adceq	r1, ip, #0
     b24:	0aa00800 	beq	fe802b2c <SCS_BASE+0x1e7f4b2c>
     b28:	0b370000 	bleq	dc0b30 <__Stack_Size+0xdc0730>
     b2c:	011c0000 	tsteq	ip, r0
     b30:	00740450 	rsbseq	r0, r4, r0, asr r4
     b34:	26002540 	strcs	r2, [r0], -r0, asr #10
     b38:	080002b6 	stmdaeq	r0, {r1, r2, r4, r5, r7, r9}
     b3c:	000aa001 	andeq	sl, sl, r1
     b40:	50011c00 	andpl	r1, r1, r0, lsl #24
     b44:	00007402 	andeq	r7, r0, r2, lsl #8
     b48:	90011900 	andls	r1, r1, r0, lsl #18
     b4c:	01000000 	mrseq	r0, (UNDEF: 0)
     b50:	000101b0 			; <UNDEFINED> instruction: 0x000101b0
     b54:	00000000 	andeq	r0, r0, r0
     b58:	5a000000 	bpl	b60 <__Stack_Size+0x760>
     b5c:	01000003 	tsteq	r0, r3
     b60:	00000bc4 	andeq	r0, r0, r4, asr #23
     b64:	00064e24 	andeq	r4, r6, r4, lsr #28
     b68:	01b00100 	lslseq	r0, r0, #2
     b6c:	00000069 	andeq	r0, r0, r9, rrx
     b70:	0000037a 	andeq	r0, r0, sl, ror r3
     b74:	0009cf25 	andeq	ip, r9, r5, lsr #30
     b78:	01b20100 			; <UNDEFINED> instruction: 0x01b20100
     b7c:	00000069 	andeq	r0, r0, r9, rrx
     b80:	000003d7 	ldrdeq	r0, [r0], -r7
     b84:	0000001b 	andeq	r0, r0, fp, lsl r0
     b88:	001bf800 	andseq	pc, fp, r0, lsl #16
     b8c:	000b9800 	andeq	r9, fp, r0, lsl #16
     b90:	50011c00 	andpl	r1, r1, r0, lsl #24
     b94:	00307502 	eorseq	r7, r0, r2, lsl #10
     b98:	0000001b 	andeq	r0, r0, fp, lsl r0
     b9c:	001bf800 	andseq	pc, fp, r0, lsl #16
     ba0:	000bac00 	andeq	sl, fp, r0, lsl #24
     ba4:	50011c00 	andpl	r1, r1, r0, lsl #24
     ba8:	00307402 	eorseq	r7, r0, r2, lsl #8
     bac:	00000026 	andeq	r0, r0, r6, lsr #32
     bb0:	1bf80100 	blne	ffe00fb8 <SCS_BASE+0x1fdf2fb8>
     bb4:	011c0000 	tsteq	ip, r0
     bb8:	00740850 	rsbseq	r0, r4, r0, asr r8
     bbc:	751ef609 	ldrvc	pc, [lr, #-1545]	; 0x609
     bc0:	00002200 	andeq	r2, r0, r0, lsl #4
     bc4:	09700119 	ldmdbeq	r0!, {r0, r3, r4, r8}^
     bc8:	bd010000 	stclt	0, cr0, [r1, #-0]
     bcc:	02b60101 	adcseq	r0, r6, #1073741824	; 0x40000000
     bd0:	02c80800 	sbceq	r0, r8, #0
     bd4:	040b0800 	streq	r0, [fp], #-2048	; 0x800
     bd8:	07010000 	streq	r0, [r1, -r0]
     bdc:	2300000c 	movwcs	r0, #12
     be0:	00727473 	rsbseq	r7, r2, r3, ror r4
     be4:	fd01bd01 	stc2	13, cr11, [r1, #-4]
     be8:	2b000009 	blcs	c14 <__Stack_Size+0x814>
     bec:	27000004 	strcs	r0, [r0, -r4]
     bf0:	bf010069 	svclt	0x00010069
     bf4:	00076c01 	andeq	r6, r7, r1, lsl #24
     bf8:	00044c00 	andeq	r4, r4, r0, lsl #24
     bfc:	02c42800 	sbceq	r2, r4, #0
     c00:	1bf80800 	blne	ffe02c08 <SCS_BASE+0x1fdf4c08>
     c04:	19000000 	stmdbne	r0, {}	; <UNPREDICTABLE>
     c08:	00042701 	andeq	r2, r4, r1, lsl #14
     c0c:	01c60100 	biceq	r0, r6, r0, lsl #2
     c10:	00000001 	andeq	r0, r0, r1
     c14:	00000000 	andeq	r0, r0, r0
     c18:	00046000 	andeq	r6, r4, r0
     c1c:	0c9d0100 	ldfeqs	f0, [sp], {0}
     c20:	96240000 	strtls	r0, [r4], -r0
     c24:	01000002 	tsteq	r0, r2
     c28:	005701c6 	subseq	r0, r7, r6, asr #3
     c2c:	04800000 	streq	r0, [r0], #0
     c30:	cf250000 	svcgt	0x00250000
     c34:	01000009 	tsteq	r0, r9
     c38:	005701c8 	subseq	r0, r7, r8, asr #3
     c3c:	04a10000 	strteq	r0, [r1], #0
     c40:	001b0000 	andseq	r0, fp, r0
     c44:	f8000000 			; <UNDEFINED> instruction: 0xf8000000
     c48:	7800001b 	stmdavc	r0, {r0, r1, r3, r4}
     c4c:	1c00000c 	stcne	0, cr0, [r0], {12}
     c50:	74245001 	strtvc	r5, [r4], #-1
     c54:	24fc0900 	ldrbtcs	r0, [ip], #2304	; 0x900
     c58:	00743723 	rsbseq	r3, r4, r3, lsr #14
     c5c:	2324fc09 	msrcs	CPSR_s, #2304	; 0x900
     c60:	09007430 	stmdbeq	r0, {r4, r5, sl, ip, sp, lr}
     c64:	302324fc 	strdcc	r2, [r3], -ip	; <UNPREDICTABLE>
     c68:	22244b40 	eorcs	r4, r4, #65536	; 0x10000
     c6c:	0000390c 	andeq	r3, r0, ip, lsl #18
     c70:	01282b80 	smlawbeq	r8, r0, fp, r2
     c74:	00131600 	andseq	r1, r3, r0, lsl #12
     c78:	00000026 	andeq	r0, r0, r6, lsr #32
     c7c:	1bf80100 	blne	ffe01084 <SCS_BASE+0x1fdf3084>
     c80:	011c0000 	tsteq	ip, r0
     c84:	37741550 			; <UNDEFINED> instruction: 0x37741550
     c88:	30743074 	rsbscc	r3, r4, r4, ror r0
     c8c:	22244b40 	eorcs	r4, r4, #65536	; 0x10000
     c90:	0000390c 	andeq	r3, r0, ip, lsl #18
     c94:	01282b80 	smlawbeq	r8, r0, fp, r2
     c98:	00131600 	andseq	r1, r3, r0, lsl #12
     c9c:	2b011900 	blcs	470a4 <__Stack_Size+0x46ca4>
     ca0:	01000002 	tsteq	r0, r2
     ca4:	000101d3 	ldrdeq	r0, [r1], -r3
     ca8:	00000000 	andeq	r0, r0, r0
     cac:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
     cb0:	01000005 	tsteq	r0, r5
     cb4:	00000cf3 	strdeq	r0, [r0], -r3
     cb8:	00030c24 	andeq	r0, r3, r4, lsr #24
     cbc:	01d30100 	bicseq	r0, r3, r0, lsl #2
     cc0:	00000057 	andeq	r0, r0, r7, asr r0
     cc4:	0000052e 	andeq	r0, r0, lr, lsr #10
     cc8:	0000001b 	andeq	r0, r0, fp, lsl r0
     ccc:	000c0700 	andeq	r0, ip, r0, lsl #14
     cd0:	000cde00 	andeq	sp, ip, r0, lsl #28
     cd4:	50011c00 	andpl	r1, r1, r0, lsl #24
     cd8:	38007404 	stmdacc	r0, {r2, sl, ip, sp, lr}
     cdc:	00260025 	eoreq	r0, r6, r5, lsr #32
     ce0:	01000000 	mrseq	r0, (UNDEF: 0)
     ce4:	00000c07 	andeq	r0, r0, r7, lsl #24
     ce8:	0550011c 	ldrbeq	r0, [r0, #-284]	; 0x11c
     cec:	ff080074 			; <UNDEFINED> instruction: 0xff080074
     cf0:	1900001a 	stmdbne	r0, {r1, r3, r4}
     cf4:	0003c701 	andeq	ip, r3, r1, lsl #14
     cf8:	01d90100 	bicseq	r0, r9, r0, lsl #2
     cfc:	00000001 	andeq	r0, r0, r1
     d00:	00000000 	andeq	r0, r0, r0
     d04:	00054f00 	andeq	r4, r5, r0, lsl #30
     d08:	0d460100 	stfeqe	f0, [r6, #-0]
     d0c:	c6240000 	strtgt	r0, [r4], -r0
     d10:	01000000 	mrseq	r0, (UNDEF: 0)
     d14:	004501d9 	ldrdeq	r0, [r5], #-25	; 0xffffffe7
     d18:	056f0000 	strbeq	r0, [pc, #-0]!	; d20 <__Stack_Size+0x920>
     d1c:	001b0000 	andseq	r0, fp, r0
     d20:	9d000000 	stcls	0, cr0, [r0, #-0]
     d24:	3400000c 	strcc	r0, [r0], #-12
     d28:	1c00000d 	stcne	0, cr0, [r0], {13}
     d2c:	74045001 	strvc	r5, [r4], #-1
     d30:	00254000 	eoreq	r4, r5, r0
     d34:	00000026 	andeq	r0, r0, r6, lsr #32
     d38:	0c9d0100 	ldfeqs	f0, [sp], {0}
     d3c:	011c0000 	tsteq	ip, r0
     d40:	00740250 	rsbseq	r0, r4, r0, asr r2
     d44:	01290000 	teqeq	r9, r0
     d48:	00000620 	andeq	r0, r0, r0, lsr #12
     d4c:	0101e001 	tsteq	r1, r1
     d50:	00000069 	andeq	r0, r0, r9, rrx
	...
     d5c:	01007d02 	tsteq	r0, r2, lsl #26
     d60:	018f0119 	orreq	r0, pc, r9, lsl r1	; <UNPREDICTABLE>
     d64:	ec010000 	stc	0, cr0, [r1], {-0}
     d68:	02c80101 	sbceq	r0, r8, #1073741824	; 0x40000000
     d6c:	02f40800 	rscseq	r0, r4, #0
     d70:	058d0800 	streq	r0, [sp, #2048]	; 0x800
     d74:	c4010000 	strgt	r0, [r1], #-0
     d78:	2400000d 	strcs	r0, [r0], #-13
     d7c:	00000c5e 	andeq	r0, r0, lr, asr ip
     d80:	4501ec01 	strmi	lr, [r1, #-3073]	; 0xc01
     d84:	ad000000 	stcge	0, cr0, [r0, #-0]
     d88:	1b000005 	blne	da4 <__Stack_Size+0x9a4>
     d8c:	080002d2 	stmdaeq	r0, {r1, r4, r6, r7, r9}
     d90:	00001c0c 	andeq	r1, r0, ip, lsl #24
     d94:	00000d9e 	muleq	r0, lr, sp
     d98:	0150011c 	cmpeq	r0, ip, lsl r1
     d9c:	e41b0031 	ldr	r0, [fp], #-49	; 0x31
     da0:	0c080002 	stceq	0, cr0, [r8], {2}
     da4:	b200001c 	andlt	r0, r0, #28
     da8:	1c00000d 	stcne	0, cr0, [r0], {13}
     dac:	09025001 	stmdbeq	r2, {r0, ip, lr}
     db0:	ee2600fe 	mcr	0, 1, r0, cr6, cr14, {7}
     db4:	01080002 	tsteq	r8, r2
     db8:	00001c0c 	andeq	r1, r0, ip, lsl #24
     dbc:	0250011c 	subseq	r0, r0, #7
     dc0:	00000074 	andeq	r0, r0, r4, ror r0
     dc4:	04c4012a 	strbeq	r0, [r4], #298	; 0x12a
     dc8:	bc010000 	stclt	0, cr0, [r1], {-0}
     dcc:	00570103 	subseq	r0, r7, r3, lsl #2
     dd0:	02f40000 	rscseq	r0, r4, #0
     dd4:	03280800 	teqeq	r8, #0
     dd8:	05e80800 	strbeq	r0, [r8, #2048]!	; 0x800
     ddc:	20010000 	andcs	r0, r1, r0
     de0:	2300000e 	movwcs	r0, #14
     de4:	00417062 	subeq	r7, r1, r2, rrx
     de8:	fd03bc01 	stc2	12, cr11, [r3, #-4]
     dec:	08000009 	stmdaeq	r0, {r0, r3}
     df0:	2b000006 	blcs	e10 <__Stack_Size+0xa10>
     df4:	00427062 	subeq	r7, r2, r2, rrx
     df8:	fd03bc01 	stc2	12, cr11, [r3, #-4]
     dfc:	01000009 	tsteq	r0, r9
     e00:	013a2c51 	teqeq	sl, r1, asr ip
     e04:	bc010000 	stclt	0, cr0, [r1], {-0}
     e08:	00076c03 	andeq	r6, r7, r3, lsl #24
     e0c:	25520100 	ldrbcs	r0, [r2, #-256]	; 0x100
     e10:	00000011 	andeq	r0, r0, r1, lsl r0
     e14:	5703be01 	strpl	fp, [r3, -r1, lsl #28]
     e18:	26000000 	strcs	r0, [r0], -r0
     e1c:	00000006 	andeq	r0, r0, r6
     e20:	0c86012a 	stfeqs	f0, [r6], {42}	; 0x2a
     e24:	ca010000 	bgt	40e2c <__Stack_Size+0x40a2c>
     e28:	00570103 	subseq	r0, r7, r3, lsl #2
     e2c:	03280000 	teqeq	r8, #0
     e30:	03420800 	movteq	r0, #10240	; 0x2800
     e34:	063a0800 	ldrteq	r0, [sl], -r0, lsl #16
     e38:	6e010000 	cdpvs	0, 0, cr0, cr1, cr0, {0}
     e3c:	2400000e 	strcs	r0, [r0], #-14
     e40:	00000528 	andeq	r0, r0, r8, lsr #10
     e44:	fd03ca01 	stc2	10, cr12, [r3, #-4]
     e48:	5a000009 	bpl	e74 <__Stack_Size+0xa74>
     e4c:	2c000006 	stccs	0, cr0, [r0], {6}
     e50:	00000bb6 			; <UNDEFINED> instruction: 0x00000bb6
     e54:	fd03ca01 	stc2	10, cr12, [r3, #-4]
     e58:	01000009 	tsteq	r0, r9
     e5c:	08372551 	ldmdaeq	r7!, {r0, r4, r6, r8, sl, sp}
     e60:	cc010000 	stcgt	0, cr0, [r1], {-0}
     e64:	00005703 	andeq	r5, r0, r3, lsl #14
     e68:	00067b00 	andeq	r7, r6, r0, lsl #22
     e6c:	01190000 	tsteq	r9, r0
     e70:	000009e5 	andeq	r0, r0, r5, ror #19
     e74:	01041101 	tsteq	r4, r1, lsl #2
     e78:	08000344 	stmdaeq	r0, {r2, r6, r8, r9}
     e7c:	080003fc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, r8, r9}
     e80:	0000068f 	andeq	r0, r0, pc, lsl #13
     e84:	00101501 	andseq	r1, r0, r1, lsl #10
     e88:	142f2400 	strtne	r2, [pc], #-1024	; e90 <__Stack_Size+0xa90>
     e8c:	11010000 	mrsne	r0, (UNDEF: 1)
     e90:	00006904 	andeq	r6, r0, r4, lsl #18
     e94:	0006bb00 	andeq	fp, r6, r0, lsl #22
     e98:	099c2400 	ldmibeq	ip, {sl, sp}
     e9c:	11010000 	mrsne	r0, (UNDEF: 1)
     ea0:	00004504 	andeq	r4, r0, r4, lsl #10
     ea4:	0006dc00 	andeq	sp, r6, r0, lsl #24
     ea8:	04b01a00 	ldrteq	r1, [r0], #2560	; 0xa00
     eac:	13010000 	movwne	r0, #4096	; 0x1000
     eb0:	0006d104 	andeq	sp, r6, r4, lsl #2
     eb4:	60910200 	addsvs	r0, r1, r0, lsl #4
     eb8:	0003521b 	andeq	r5, r3, fp, lsl r2
     ebc:	001c2008 	andseq	r2, ip, r8
     ec0:	000ecc00 	andeq	ip, lr, r0, lsl #24
     ec4:	50011c00 	andpl	r1, r1, r0, lsl #24
     ec8:	00007d02 	andeq	r7, r0, r2, lsl #26
     ecc:	0003761b 	andeq	r7, r3, fp, lsl r6
     ed0:	001c3a08 	andseq	r3, ip, r8, lsl #20
     ed4:	000ee300 	andeq	lr, lr, r0, lsl #6
     ed8:	50011c00 	andpl	r1, r1, r0, lsl #24
     edc:	38000c05 	stmdacc	r0, {r0, r2, sl, fp}
     ee0:	1b004001 	blne	10eec <__Stack_Size+0x10aec>
     ee4:	0800037c 	stmdaeq	r0, {r2, r3, r4, r5, r6, r8, r9}
     ee8:	00000d60 	andeq	r0, r0, r0, ror #26
     eec:	00000ef6 	strdeq	r0, [r0], -r6
     ef0:	0150011c 	cmpeq	r0, ip, lsl r1
     ef4:	841b003a 	ldrhi	r0, [fp], #-58	; 0x3a
     ef8:	4e080003 	cdpmi	0, 0, cr0, cr8, cr3, {0}
     efc:	1300001c 	movwne	r0, #28
     f00:	1c00000f 	stcne	0, cr0, [r0], {15}
     f04:	7d025101 	stfvcs	f5, [r2, #-4]
     f08:	50011c00 	andpl	r1, r1, r0, lsl #24
     f0c:	38000c05 	stmdacc	r0, {r0, r2, sl, fp}
     f10:	1b004001 	blne	10f1c <__Stack_Size+0x10b1c>
     f14:	08000390 	stmdaeq	r0, {r4, r7, r8, r9}
     f18:	00001c67 	andeq	r1, r0, r7, ror #24
     f1c:	00000f37 	andeq	r0, r0, r7, lsr pc
     f20:	0252011c 	subseq	r0, r2, #7
     f24:	011c0074 	tsteq	ip, r4, ror r0
     f28:	250a0351 	strcs	r0, [sl, #-849]	; 0x351
     f2c:	50011c05 	andpl	r1, r1, r5, lsl #24
     f30:	38000c05 	stmdacc	r0, {r0, r2, sl, fp}
     f34:	1b004001 	blne	10f40 <__Stack_Size+0x10b40>
     f38:	080003a0 	stmdaeq	r0, {r5, r7, r8, r9}
     f3c:	00001c3a 	andeq	r1, r0, sl, lsr ip
     f40:	00000f4e 	andeq	r0, r0, lr, asr #30
     f44:	0550011c 	ldrbeq	r0, [r0, #-284]	; 0x11c
     f48:	0044000c 	subeq	r0, r4, ip
     f4c:	a61b0040 	ldrge	r0, [fp], -r0, asr #32
     f50:	60080003 	andvs	r0, r8, r3
     f54:	6100000d 	tstvs	r0, sp
     f58:	1c00000f 	stcne	0, cr0, [r0], {15}
     f5c:	3a015001 	bcc	54f68 <__Stack_Size+0x54b68>
     f60:	03ae1b00 			; <UNDEFINED> instruction: 0x03ae1b00
     f64:	1c4e0800 	mcrrne	8, 0, r0, lr, cr0
     f68:	0f7e0000 	svceq	0x007e0000
     f6c:	011c0000 	tsteq	ip, r0
     f70:	007d0251 	rsbseq	r0, sp, r1, asr r2
     f74:	0550011c 	ldrbeq	r0, [r0, #-284]	; 0x11c
     f78:	0044000c 	subeq	r0, r4, ip
     f7c:	ba1b0040 	blt	6c1084 <__Stack_Size+0x6c0c84>
     f80:	67080003 	strvs	r0, [r8, -r3]
     f84:	a100001c 	tstge	r0, ip, lsl r0
     f88:	1c00000f 	stcne	0, cr0, [r0], {15}
     f8c:	31015201 	tstcc	r1, r1, lsl #4
     f90:	0351011c 	cmpeq	r1, #7
     f94:	1c05250a 	cfstr32ne	mvfx2, [r5], {10}
     f98:	0c055001 	stceq	0, cr5, [r5], {1}
     f9c:	40004400 	andmi	r4, r0, r0, lsl #8
     fa0:	03c81b00 	biceq	r1, r8, #0
     fa4:	1c3a0800 	ldcne	8, cr0, [sl], #-0
     fa8:	0fb80000 	svceq	0x00b80000
     fac:	011c0000 	tsteq	ip, r0
     fb0:	000c0550 	andeq	r0, ip, r0, asr r5
     fb4:	00400048 	subeq	r0, r0, r8, asr #32
     fb8:	0003ce1b 	andeq	ip, r3, fp, lsl lr
     fbc:	000d6008 	andeq	r6, sp, r8
     fc0:	000fcb00 	andeq	ip, pc, r0, lsl #22
     fc4:	50011c00 	andpl	r1, r1, r0, lsl #24
     fc8:	1b003a01 	blne	f7d4 <__Stack_Size+0xf3d4>
     fcc:	080003d6 	stmdaeq	r0, {r1, r2, r4, r6, r7, r8, r9}
     fd0:	00001c4e 	andeq	r1, r0, lr, asr #24
     fd4:	00000fe8 	andeq	r0, r0, r8, ror #31
     fd8:	0251011c 	subseq	r0, r1, #7
     fdc:	011c007d 	tsteq	ip, sp, ror r0
     fe0:	000c0550 	andeq	r0, ip, r0, asr r5
     fe4:	00400048 	subeq	r0, r0, r8, asr #32
     fe8:	0003e21b 	andeq	lr, r3, fp, lsl r2
     fec:	001c6708 	andseq	r6, ip, r8, lsl #14
     ff0:	00100b00 	andseq	r0, r0, r0, lsl #22
     ff4:	52011c00 	andpl	r1, r1, #0
     ff8:	011c3101 	tsteq	ip, r1, lsl #2
     ffc:	250a0351 	strcs	r0, [sl, #-849]	; 0x351
    1000:	50011c05 	andpl	r1, r1, r5, lsl #24
    1004:	48000c05 	stmdami	r0, {r0, r2, sl, fp}
    1008:	28004000 	stmdacs	r0, {lr}
    100c:	080003ea 	stmdaeq	r0, {r1, r3, r5, r6, r7, r8, r9}
    1010:	00001c85 	andeq	r1, r0, r5, lsl #25
    1014:	50011900 	andpl	r1, r1, r0, lsl #18
    1018:	01000009 	tsteq	r0, r9
    101c:	fc0101ff 	stc2	1, cr0, [r1], {255}	; 0xff
    1020:	cc080003 	stcgt	0, cr0, [r8], {3}
    1024:	fa080007 	blx	201048 <__Stack_Size+0x200c48>
    1028:	01000006 	tsteq	r0, r6
    102c:	000013ea 	andeq	r1, r0, sl, ror #7
    1030:	000b392d 	andeq	r3, fp, sp, lsr #18
    1034:	02010100 	andeq	r0, r1, #0
    1038:	00000057 	andeq	r0, r0, r7, asr r0
    103c:	0ca72500 	cfstr32eq	mvfx2, [r7]
    1040:	02010000 	andeq	r0, r1, #0
    1044:	00006902 	andeq	r6, r0, r2, lsl #18
    1048:	00072600 	andeq	r2, r7, r0, lsl #12
    104c:	006e1a00 	rsbeq	r1, lr, r0, lsl #20
    1050:	03010000 	movweq	r0, #4096	; 0x1000
    1054:	0013ea02 	andseq	lr, r3, r2, lsl #20
    1058:	58910200 	ldmpl	r1, {r9}
    105c:	01006927 	tsteq	r0, r7, lsr #18
    1060:	076c0204 	strbeq	r0, [ip, -r4, lsl #4]!
    1064:	07500000 	ldrbeq	r0, [r0, -r0]
    1068:	f22d0000 	vhadd.s32	d0, d13, d0
    106c:	01000003 	tsteq	r0, r3
    1070:	00690208 	rsbeq	r0, r9, r8, lsl #4
    1074:	25000000 	strcs	r0, [r0, #-0]
    1078:	00000509 	andeq	r0, r0, r9, lsl #10
    107c:	69020901 	stmdbvs	r2, {r0, r8, fp}
    1080:	a7000000 	strge	r0, [r0, -r0]
    1084:	2e000007 	cdpcs	0, 0, cr0, cr0, cr7, {0}
    1088:	0800048a 	stmdaeq	r0, {r1, r3, r7, sl}
    108c:	08000594 	stmdaeq	r0, {r2, r4, r7, r8, sl}
    1090:	000011b7 			; <UNDEFINED> instruction: 0x000011b7
    1094:	0003e525 	andeq	lr, r3, r5, lsr #10
    1098:	02450100 	subeq	r0, r5, #0
    109c:	00000045 	andeq	r0, r0, r5, asr #32
    10a0:	000007c6 	andeq	r0, r0, r6, asr #15
    10a4:	0003fa25 	andeq	pc, r3, r5, lsr #20
    10a8:	02460100 	subeq	r0, r6, #0
    10ac:	0000007a 	andeq	r0, r0, sl, ror r0
    10b0:	000007fd 	strdeq	r0, [r0], -sp
    10b4:	00033825 	andeq	r3, r3, r5, lsr #16
    10b8:	02480100 	subeq	r0, r8, #0
    10bc:	000013fa 	strdeq	r1, [r0], -sl
    10c0:	00000828 	andeq	r0, r0, r8, lsr #16
    10c4:	0003871a 	andeq	r8, r3, sl, lsl r7
    10c8:	02490100 	subeq	r0, r9, #0
    10cc:	000013ff 	strdeq	r1, [r0], -pc	; <UNPREDICTABLE>
    10d0:	254f9102 	strbcs	r9, [pc, #-258]	; fd6 <__Stack_Size+0xbd6>
    10d4:	000006c5 	andeq	r0, r0, r5, asr #13
    10d8:	7a024b01 	bvc	93ce4 <__Stack_Size+0x938e4>
    10dc:	74000000 	strvc	r0, [r0], #-0
    10e0:	2f000008 	svccs	0x00000008
    10e4:	00000773 	andeq	r0, r0, r3, ror r7
    10e8:	08000548 	stmdaeq	r0, {r3, r6, r8, sl}
    10ec:	0800054a 	stmdaeq	r0, {r1, r3, r6, r8, sl}
    10f0:	28029f01 	stmdacs	r2, {r0, r8, r9, sl, fp, ip, pc}
    10f4:	080004b0 	stmdaeq	r0, {r4, r5, r7, sl}
    10f8:	00001c9e 	muleq	r0, lr, ip
    10fc:	0004c41b 	andeq	ip, r4, fp, lsl r4
    1100:	001ca808 	andseq	sl, ip, r8, lsl #16
    1104:	00111000 	andseq	r1, r1, r0
    1108:	50011c00 	andpl	r1, r1, r0, lsl #24
    110c:	00350802 	eorseq	r0, r5, r2, lsl #16
    1110:	0004f028 	andeq	pc, r4, r8, lsr #32
    1114:	001cbc08 	andseq	fp, ip, r8, lsl #24
    1118:	04fe2800 	ldrbteq	r2, [lr], #2048	; 0x800
    111c:	0af60800 	beq	ffd83124 <SCS_BASE+0x1fd75124>
    1120:	0c280000 	stceq	0, cr0, [r8], #-0
    1124:	d4080005 	strle	r0, [r8], #-5
    1128:	1b00001c 	blne	11a0 <__Stack_Size+0xda0>
    112c:	08000514 	stmdaeq	r0, {r2, r4, r8, sl}
    1130:	00000bc4 	andeq	r0, r0, r4, asr #23
    1134:	00001142 	andeq	r1, r0, r2, asr #2
    1138:	0550011c 	ldrbeq	r0, [r0, #-284]	; 0x11c
    113c:	00276b03 	eoreq	r6, r7, r3, lsl #22
    1140:	221b0008 	andscs	r0, fp, #8
    1144:	de080005 	cdple	0, 0, cr0, cr8, cr5, {0}
    1148:	5c00001c 	stcpl	0, cr0, [r0], {28}
    114c:	1c000011 	stcne	0, cr0, [r0], {17}
    1150:	31015101 	tstcc	r1, r1, lsl #2
    1154:	0350011c 	cmpeq	r0, #7
    1158:	00244a40 	eoreq	r4, r4, r0, asr #20
    115c:	0005281b 	andeq	r2, r5, fp, lsl r8
    1160:	000d6008 	andeq	r6, sp, r8
    1164:	00117000 	andseq	r7, r1, r0
    1168:	50011c00 	andpl	r1, r1, r0, lsl #24
    116c:	00640802 	rsbeq	r0, r4, r2, lsl #16
    1170:	00053828 	andeq	r3, r5, r8, lsr #16
    1174:	00078e08 	andeq	r8, r7, r8, lsl #28
    1178:	054e1b00 	strbeq	r1, [lr, #-2816]	; 0xb00
    117c:	1cde0800 	ldclne	8, cr0, [lr], {0}
    1180:	11940000 	orrsne	r0, r4, r0
    1184:	011c0000 	tsteq	ip, r0
    1188:	00760251 	rsbseq	r0, r6, r1, asr r2
    118c:	0350011c 	cmpeq	r0, #7
    1190:	00244a40 	eoreq	r4, r4, r0, asr #20
    1194:	00056e28 	andeq	r6, r5, r8, lsr #28
    1198:	001cd408 	andseq	sp, ip, r8, lsl #8
    119c:	058c2800 	streq	r2, [ip, #2048]	; 0x800
    11a0:	0bc40800 	bleq	ff1031a8 <SCS_BASE+0x1f0f51a8>
    11a4:	921d0000 	andsls	r0, sp, #0
    11a8:	60080005 	andvs	r0, r8, r5
    11ac:	1c00000d 	stcne	0, cr0, [r0], {13}
    11b0:	08025001 	stmdaeq	r2, {r0, ip, lr}
    11b4:	2e000064 	cdpcs	0, 0, cr0, cr0, cr4, {3}
    11b8:	080005a0 	stmdaeq	r0, {r5, r7, r8, sl}
    11bc:	080005b2 	stmdaeq	r0, {r1, r4, r5, r7, r8, sl}
    11c0:	0000120a 	andeq	r1, r0, sl, lsl #4
    11c4:	000a2625 	andeq	r2, sl, r5, lsr #12
    11c8:	02c30100 	sbceq	r0, r3, #0
    11cc:	00000735 	andeq	r0, r0, r5, lsr r7
    11d0:	0000089f 	muleq	r0, pc, r8	; <UNPREDICTABLE>
    11d4:	0000e725 	andeq	lr, r0, r5, lsr #14
    11d8:	02c40100 	sbceq	r0, r4, #0
    11dc:	00000045 	andeq	r0, r0, r5, asr #32
    11e0:	000008be 			; <UNDEFINED> instruction: 0x000008be
    11e4:	0005a828 	andeq	sl, r5, r8, lsr #16
    11e8:	001cf808 	andseq	pc, ip, r8, lsl #16
    11ec:	05ae1b00 	streq	r1, [lr, #2816]!	; 0xb00
    11f0:	0d600800 	stcleq	8, cr0, [r0, #-0]
    11f4:	12010000 	andne	r0, r1, #0
    11f8:	011c0000 	tsteq	ip, r0
    11fc:	64080250 	strvs	r0, [r8], #-592	; 0x250
    1200:	05b03000 	ldreq	r3, [r0, #0]!
    1204:	76020800 	strvc	r0, [r2], -r0, lsl #16
    1208:	40310000 	eorsmi	r0, r1, r0
    120c:	2c000007 	stccs	0, cr0, [r0], {7}
    1210:	2e080006 	cdpcs	0, 0, cr0, cr8, cr6, {0}
    1214:	01080006 	tsteq	r8, r6
    1218:	123102fd 	eorsne	r0, r1, #-805306353	; 0xd000000f
    121c:	5f1f0000 	svcpl	0x001f0000
    1220:	ec000007 	stc	0, cr0, [r0], {7}
    1224:	1f000008 	svcne	0x00000008
    1228:	00000753 	andeq	r0, r0, r3, asr r7
    122c:	00000900 	andeq	r0, r0, r0, lsl #18
    1230:	04181b00 	ldreq	r1, [r8], #-2816	; 0xb00
    1234:	1d020800 	stcne	8, cr0, [r2, #-0]
    1238:	124d0000 	subne	r0, sp, #0
    123c:	011c0000 	tsteq	ip, r0
    1240:	1c340151 	ldfnes	f0, [r4], #-324	; 0xfffffebc
    1244:	0c055001 	stceq	0, cr5, [r5], {1}
    1248:	40010c00 	andmi	r0, r1, r0, lsl #24
    124c:	04221b00 	strteq	r1, [r2], #-2816	; 0xb00
    1250:	1d020800 	stcne	8, cr0, [r2, #-0]
    1254:	126b0000 	rsbne	r0, fp, #0
    1258:	011c0000 	tsteq	ip, r0
    125c:	000a0351 	andeq	r0, sl, r1, asr r3
    1260:	50011c02 	andpl	r1, r1, r2, lsl #24
    1264:	0c000c05 	stceq	12, cr0, [r0], {5}
    1268:	1b004001 	blne	11274 <__Stack_Size+0x10e74>
    126c:	08000448 	stmdaeq	r0, {r3, r6, sl}
    1270:	00000e20 	andeq	r0, r0, r0, lsr #28
    1274:	0000127f 	andeq	r1, r0, pc, ror r2
    1278:	0250011c 	subseq	r0, r0, #7
    127c:	1b005891 	blne	174c8 <__Stack_Size+0x170c8>
    1280:	08000484 	stmdaeq	r0, {r2, r7, sl}
    1284:	00000dc4 	andeq	r0, r0, r4, asr #27
    1288:	000012a1 	andeq	r1, r0, r1, lsr #5
    128c:	0152011c 	cmpeq	r2, ip, lsl r1
    1290:	51011c35 	tstpl	r1, r5, lsr ip
    1294:	27650305 	strbcs	r0, [r5, -r5, lsl #6]!
    1298:	011c0800 	tsteq	ip, r0, lsl #16
    129c:	58910250 	ldmpl	r1, {r4, r6, r9}
    12a0:	059e1b00 	ldreq	r1, [lr, #2816]	; 0xb00
    12a4:	0dc40800 	stcleq	8, cr0, [r4]
    12a8:	12c30000 	sbcne	r0, r3, #0
    12ac:	011c0000 	tsteq	ip, r0
    12b0:	1c350152 	ldfnes	f0, [r5], #-328	; 0xfffffeb8
    12b4:	03055101 	movweq	r5, #20737	; 0x5101
    12b8:	08002787 	stmdaeq	r0, {r0, r1, r2, r7, r8, r9, sl, sp}
    12bc:	0250011c 	subseq	r0, r0, #7
    12c0:	1b005891 	blne	1750c <__Stack_Size+0x1710c>
    12c4:	080005bc 	stmdaeq	r0, {r2, r3, r4, r5, r7, r8, sl}
    12c8:	00000dc4 	andeq	r0, r0, r4, asr #27
    12cc:	000012e5 	andeq	r1, r0, r5, ror #5
    12d0:	0152011c 	cmpeq	r2, ip, lsl r1
    12d4:	51011c36 	tstpl	r1, r6, lsr ip
    12d8:	278d0305 	strcs	r0, [sp, r5, lsl #6]
    12dc:	011c0800 	tsteq	ip, r0, lsl #16
    12e0:	58910250 	ldmpl	r1, {r4, r6, r9}
    12e4:	05c22800 	strbeq	r2, [r2, #2048]	; 0x800
    12e8:	1d210800 	stcne	8, cr0, [r1, #-0]
    12ec:	ce1b0000 	cdpgt	0, 1, cr0, cr11, cr0, {0}
    12f0:	c4080005 	strgt	r0, [r8], #-5
    12f4:	1000000d 	andne	r0, r0, sp
    12f8:	1c000013 	stcne	0, cr0, [r0], {19}
    12fc:	37015201 	strcc	r5, [r1, -r1, lsl #4]
    1300:	0551011c 	ldrbeq	r0, [r1, #-284]	; 0x11c
    1304:	00279403 	eoreq	r9, r7, r3, lsl #8
    1308:	50011c08 	andpl	r1, r1, r8, lsl #24
    130c:	00589102 	subseq	r9, r8, r2, lsl #2
    1310:	0005da1b 	andeq	sp, r5, fp, lsl sl
    1314:	000bc408 	andeq	ip, fp, r8, lsl #8
    1318:	00132700 	andseq	r2, r3, r0, lsl #14
    131c:	50011c00 	andpl	r1, r1, r0, lsl #24
    1320:	279c0305 	ldrcs	r0, [ip, r5, lsl #6]
    1324:	28000800 	stmdacs	r0, {fp}
    1328:	0800064a 	stmdaeq	r0, {r1, r3, r6, r9, sl}
    132c:	00000e6e 	andeq	r0, r0, lr, ror #28
    1330:	00069c1b 	andeq	r9, r6, fp, lsl ip
    1334:	001d2c08 	andseq	r2, sp, r8, lsl #24
    1338:	00134d00 	andseq	r4, r3, r0, lsl #26
    133c:	51011c00 	tstpl	r1, r0, lsl #24
    1340:	1c200802 	stcne	8, cr0, [r0], #-8
    1344:	0c055001 	stceq	0, cr5, [r5], {1}
    1348:	40010c00 	andmi	r0, r1, r0, lsl #24
    134c:	06b21b00 	ldrteq	r1, [r2], r0, lsl #22
    1350:	1bc20800 	blne	ff083358 <SCS_BASE+0x1f075358>
    1354:	13640000 	cmnne	r4, #0
    1358:	011c0000 	tsteq	ip, r0
    135c:	000c0550 	andeq	r0, ip, r0, asr r5
    1360:	00400138 	subeq	r0, r0, r8, lsr r1
    1364:	0006ba1b 	andeq	fp, r6, fp, lsl sl
    1368:	001bdb08 	andseq	sp, fp, r8, lsl #22
    136c:	00138100 	andseq	r8, r3, r0, lsl #2
    1370:	51011c00 	tstpl	r1, r0, lsl #24
    1374:	1c400802 	mcrrne	8, 0, r0, r0, cr2
    1378:	0c055001 	stceq	0, cr5, [r5], {1}
    137c:	40013800 	andmi	r3, r1, r0, lsl #16
    1380:	072c1b00 	streq	r1, [ip, -r0, lsl #22]!
    1384:	1d020800 	stcne	8, cr0, [r2, #-0]
    1388:	139e0000 	orrsne	r0, lr, #0
    138c:	011c0000 	tsteq	ip, r0
    1390:	20080251 	andcs	r0, r8, r1, asr r2
    1394:	0550011c 	ldrbeq	r0, [r0, #-284]	; 0x11c
    1398:	010c000c 	tsteq	ip, ip
    139c:	54280040 	strtpl	r0, [r8], #-64	; 0x40
    13a0:	f8080007 			; <UNDEFINED> instruction: 0xf8080007
    13a4:	1b00001b 	blne	1418 <__Stack_Size+0x1018>
    13a8:	08000764 	stmdaeq	r0, {r2, r5, r6, r8, r9, sl}
    13ac:	00000dc4 	andeq	r0, r0, r4, asr #27
    13b0:	000013c9 	andeq	r1, r0, r9, asr #7
    13b4:	0152011c 	cmpeq	r2, ip, lsl r1
    13b8:	51011c37 	tstpl	r1, r7, lsr ip
    13bc:	27ac0305 	strcs	r0, [ip, r5, lsl #6]!
    13c0:	011c0800 	tsteq	ip, r0, lsl #16
    13c4:	58910250 	ldmpl	r1, {r4, r6, r9}
    13c8:	07701b00 	ldrbeq	r1, [r0, -r0, lsl #22]!
    13cc:	09ba0800 	ldmibeq	sl!, {fp}
    13d0:	13e00000 	mvnne	r0, #0
    13d4:	011c0000 	tsteq	ip, r0
    13d8:	bc030550 	cfstr32lt	mvfx0, [r3], {80}	; 0x50
    13dc:	00080027 	andeq	r0, r8, r7, lsr #32
    13e0:	00078428 	andeq	r8, r7, r8, lsr #8
    13e4:	000bc408 	andeq	ip, fp, r8, lsl #8
    13e8:	03320000 	teqeq	r2, #0
    13ec:	fa00000a 	blx	141c <__Stack_Size+0x101c>
    13f0:	33000013 	movwcc	r0, #19
    13f4:	0000011a 	andeq	r0, r0, sl, lsl r1
    13f8:	1a05000f 	bne	14143c <__Stack_Size+0x14103c>
    13fc:	05000005 	streq	r0, [r0, #-5]
    1400:	0000072a 	andeq	r0, r0, sl, lsr #14
    1404:	05b30119 	ldreq	r0, [r3, #281]!	; 0x119
    1408:	76010000 	strvc	r0, [r1], -r0
    140c:	07cc0104 	strbeq	r0, [ip, r4, lsl #2]
    1410:	08580800 	ldmdaeq	r8, {fp}^
    1414:	09180800 	ldmdbeq	r8, {fp}
    1418:	52010000 	andpl	r0, r1, #0
    141c:	28000015 	stmdacs	r0, {r0, r2, r4}
    1420:	080007d2 	stmdaeq	r0, {r1, r4, r6, r7, r8, r9, sl}
    1424:	00001d45 	andeq	r1, r0, r5, asr #26
    1428:	0007da1b 	andeq	sp, r7, fp, lsl sl
    142c:	001d4f08 	andseq	r4, sp, r8, lsl #30
    1430:	00143d00 	andseq	r3, r4, r0, lsl #26
    1434:	50011c00 	andpl	r1, r1, r0, lsl #24
    1438:	243c4003 	ldrtcs	r4, [ip], #-3
    143c:	07de2800 	ldrbeq	r2, [lr, r0, lsl #16]
    1440:	1d630800 	stclne	8, cr0, [r3, #-0]
    1444:	f21b0000 	vhadd.s16	d0, d11, d0
    1448:	71080007 	tstvc	r8, r7
    144c:	6000001d 	andvs	r0, r0, sp, lsl r0
    1450:	1c000014 	stcne	0, cr0, [r0], {20}
    1454:	31015101 	tstcc	r1, r1, lsl #2
    1458:	0350011c 	cmpeq	r0, #7
    145c:	00401d0a 	subeq	r1, r0, sl, lsl #26
    1460:	0007fe34 	andeq	pc, r7, r4, lsr lr	; <UNPREDICTABLE>
    1464:	1d8b0108 	stfnes	f0, [fp, #32]
    1468:	147d0000 	ldrbtne	r0, [sp], #-0
    146c:	011c0000 	tsteq	ip, r0
    1470:	1c310151 	ldfnes	f0, [r1], #-324	; 0xfffffebc
    1474:	0c055001 	stceq	0, cr5, [r5], {1}
    1478:	10820001 	addne	r0, r2, r1
    147c:	08041b00 	stmdaeq	r4, {r8, r9, fp, ip}
    1480:	1da50800 	stcne	8, cr0, [r5]
    1484:	14900000 	ldrne	r0, [r0], #0
    1488:	011c0000 	tsteq	ip, r0
    148c:	00400150 	subeq	r0, r0, r0, asr r1
    1490:	00080a1b 	andeq	r0, r8, fp, lsl sl
    1494:	001db908 	andseq	fp, sp, r8, lsl #18
    1498:	0014a300 	andseq	sl, r4, r0, lsl #6
    149c:	50011c00 	andpl	r1, r1, r0, lsl #24
    14a0:	1b003201 	blne	dcac <__Stack_Size+0xd8ac>
    14a4:	08000810 	stmdaeq	r0, {r4, fp}
    14a8:	00001dcd 	andeq	r1, r0, sp, asr #27
    14ac:	000014b6 			; <UNDEFINED> instruction: 0x000014b6
    14b0:	0150011c 	cmpeq	r0, ip, lsl r1
    14b4:	161b0030 			; <UNDEFINED> instruction: 0x161b0030
    14b8:	e2080008 	and	r0, r8, #8
    14bc:	c900001d 	stmdbgt	r0, {r0, r2, r3, r4}
    14c0:	1c000014 	stcne	0, cr0, [r0], {20}
    14c4:	30015001 	andcc	r5, r1, r1
    14c8:	081e1b00 	ldmdaeq	lr, {r8, r9, fp, ip}
    14cc:	1df70800 	ldclne	8, cr0, [r7]
    14d0:	14de0000 	ldrbne	r0, [lr], #0
    14d4:	011c0000 	tsteq	ip, r0
    14d8:	000a0350 	andeq	r0, sl, r0, asr r3
    14dc:	2a1b0004 	bcs	6c14f4 <__Stack_Size+0x6c10f4>
    14e0:	0c080008 	stceq	0, cr0, [r8], {8}
    14e4:	fa00001e 	blx	1564 <__Stack_Size+0x1164>
    14e8:	1c000014 	stcne	0, cr0, [r0], {20}
    14ec:	4c035101 	stfmis	f5, [r3], {1}
    14f0:	011c2440 	tsteq	ip, r0, asr #8
    14f4:	3c400350 	mcrrcc	3, 5, r0, r0, cr0
    14f8:	301b0024 	andscc	r0, fp, r4, lsr #32
    14fc:	26080008 	strcs	r0, [r8], -r8
    1500:	0e00001e 	mcreq	0, 0, r0, cr0, cr14, {0}
    1504:	1c000015 	stcne	0, cr0, [r0], {21}
    1508:	74025001 	strvc	r5, [r2], #-1
    150c:	361b0000 	ldrcc	r0, [fp], -r0
    1510:	3b080008 	blcc	201538 <__Stack_Size+0x201138>
    1514:	2200001e 	andcs	r0, r0, #30
    1518:	1c000015 	stcne	0, cr0, [r0], {21}
    151c:	08025001 	stmdaeq	r2, {r0, ip, lr}
    1520:	401b0039 	andsmi	r0, fp, r9, lsr r0
    1524:	54080008 	strpl	r0, [r8], #-8
    1528:	3500001e 	strcc	r0, [r0, #-30]
    152c:	1c000015 	stcne	0, cr0, [r0], {21}
    1530:	32015001 	andcc	r5, r1, #1
    1534:	08461b00 	stmdaeq	r6, {r8, r9, fp, ip}^
    1538:	1e690800 	cdpne	8, 6, cr0, cr9, cr0, {0}
    153c:	15480000 	strbne	r0, [r8, #-0]
    1540:	011c0000 	tsteq	ip, r0
    1544:	00300150 	eorseq	r0, r0, r0, asr r1
    1548:	00084a28 	andeq	r4, r8, r8, lsr #20
    154c:	001e7e08 	andseq	r7, lr, r8, lsl #28
    1550:	01190000 	tsteq	r9, r0
    1554:	00000ac7 	andeq	r0, r0, r7, asr #21
    1558:	0104c701 	tsteq	r4, r1, lsl #14
    155c:	08000858 	stmdaeq	r0, {r3, r4, r6, fp}
    1560:	08000980 	stmdaeq	r0, {r7, r8, fp}
    1564:	00000938 	andeq	r0, r0, r8, lsr r9
    1568:	00170201 	andseq	r0, r7, r1, lsl #4
    156c:	05fb1a00 	ldrbeq	r1, [fp, #2560]!	; 0xa00
    1570:	cd010000 	stcgt	0, cr0, [r1, #-0]
    1574:	0005c304 	andeq	ip, r5, r4, lsl #6
    1578:	54910200 	ldrpl	r0, [r1], #512	; 0x200
    157c:	00087a1b 	andeq	r7, r8, fp, lsl sl
    1580:	001e8d08 	andseq	r8, lr, r8, lsl #26
    1584:	00159600 	andseq	r9, r5, r0, lsl #12
    1588:	51011c00 	tstpl	r1, r0, lsl #24
    158c:	1c549102 	ldfnep	f1, [r4], {2}
    1590:	74025001 	strvc	r5, [r2], #-1
    1594:	921b0000 	andsls	r0, fp, #0
    1598:	8d080008 	stchi	0, cr0, [r8, #-32]	; 0xffffffe0
    159c:	b000001e 	andlt	r0, r0, lr, lsl r0
    15a0:	1c000015 	stcne	0, cr0, [r0], {21}
    15a4:	91025101 	tstls	r2, r1, lsl #2
    15a8:	50011c54 	andpl	r1, r1, r4, asr ip
    15ac:	00007402 	andeq	r7, r0, r2, lsl #8
    15b0:	0008b21b 	andeq	fp, r8, fp, lsl r2
    15b4:	001e8d08 	andseq	r8, lr, r8, lsl #26
    15b8:	0015cd00 	andseq	ip, r5, r0, lsl #26
    15bc:	51011c00 	tstpl	r1, r0, lsl #24
    15c0:	1c549102 	ldfnep	f1, [r4], {2}
    15c4:	0c055001 	stceq	0, cr5, [r5], {1}
    15c8:	40010800 	andmi	r0, r1, r0, lsl #16
    15cc:	08ca1b00 	stmiaeq	sl, {r8, r9, fp, ip}^
    15d0:	1e8d0800 	cdpne	8, 8, cr0, cr13, cr0, {0}
    15d4:	15e70000 	strbne	r0, [r7, #0]!
    15d8:	011c0000 	tsteq	ip, r0
    15dc:	54910251 	ldrpl	r0, [r1], #593	; 0x251
    15e0:	0250011c 	subseq	r0, r0, #7
    15e4:	1b000074 	blne	17bc <__Stack_Size+0x13bc>
    15e8:	080008de 	stmdaeq	r0, {r1, r2, r3, r4, r6, r7, fp}
    15ec:	00001e8d 	andeq	r1, r0, sp, lsl #29
    15f0:	00001601 	andeq	r1, r0, r1, lsl #12
    15f4:	0251011c 	subseq	r0, r1, #7
    15f8:	011c5491 			; <UNDEFINED> instruction: 0x011c5491
    15fc:	00740250 	rsbseq	r0, r4, r0, asr r2
    1600:	08fc1b00 	ldmeq	ip!, {r8, r9, fp, ip}^
    1604:	1e8d0800 	cdpne	8, 8, cr0, cr13, cr0, {0}
    1608:	161e0000 	ldrne	r0, [lr], -r0
    160c:	011c0000 	tsteq	ip, r0
    1610:	54910251 	ldrpl	r0, [r1], #593	; 0x251
    1614:	0550011c 	ldrbeq	r0, [r0, #-284]	; 0x11c
    1618:	0110000c 	tsteq	r0, ip
    161c:	041b0040 	ldreq	r0, [fp], #-64	; 0x40
    1620:	2c080009 	stccs	0, cr0, [r8], {9}
    1624:	3200001d 	andcc	r0, r0, #29
    1628:	1c000016 	stcne	0, cr0, [r0], {22}
    162c:	7a025101 	bvc	95a38 <__Stack_Size+0x95638>
    1630:	1c1b0000 	ldcne	0, cr0, [fp], {-0}
    1634:	8d080009 	stchi	0, cr0, [r8, #-36]	; 0xffffffdc
    1638:	4c00001e 	stcmi	0, cr0, [r0], {30}
    163c:	1c000016 	stcne	0, cr0, [r0], {22}
    1640:	91025101 	tstls	r2, r1, lsl #2
    1644:	50011c54 	andpl	r1, r1, r4, asr ip
    1648:	00007402 	andeq	r7, r0, r2, lsl #8
    164c:	0009301b 	andeq	r3, r9, fp, lsl r0
    1650:	001e8d08 	andseq	r8, lr, r8, lsl #26
    1654:	00166600 	andseq	r6, r6, r0, lsl #12
    1658:	51011c00 	tstpl	r1, r0, lsl #24
    165c:	1c549102 	ldfnep	f1, [r4], {2}
    1660:	74025001 	strvc	r5, [r2], #-1
    1664:	461b0000 	ldrmi	r0, [fp], -r0
    1668:	8d080009 	stchi	0, cr0, [r8, #-36]	; 0xffffffdc
    166c:	8000001e 	andhi	r0, r0, lr, lsl r0
    1670:	1c000016 	stcne	0, cr0, [r0], {22}
    1674:	91025101 	tstls	r2, r1, lsl #2
    1678:	50011c54 	andpl	r1, r1, r4, asr ip
    167c:	00007402 	andeq	r7, r0, r2, lsl #8
    1680:	00094e1b 	andeq	r4, r9, fp, lsl lr
    1684:	001d0208 	andseq	r0, sp, r8, lsl #4
    1688:	00169a00 	andseq	r9, r6, r0, lsl #20
    168c:	51011c00 	tstpl	r1, r0, lsl #24
    1690:	1c007a02 	stcne	10, cr7, [r0], {2}
    1694:	74025001 	strvc	r5, [r2], #-1
    1698:	561b0000 	ldrpl	r0, [fp], -r0
    169c:	2c080009 	stccs	0, cr0, [r8], {9}
    16a0:	b400001d 	strlt	r0, [r0], #-29
    16a4:	1c000016 	stcne	0, cr0, [r0], {22}
    16a8:	75025101 	strvc	r5, [r2, #-257]	; 0x101
    16ac:	50011c00 	andpl	r1, r1, r0, lsl #24
    16b0:	00007402 	andeq	r7, r0, r2, lsl #8
    16b4:	00095e1b 	andeq	r5, r9, fp, lsl lr
    16b8:	001d2c08 	andseq	r2, sp, r8, lsl #24
    16bc:	0016ce00 	andseq	ip, r6, r0, lsl #28
    16c0:	51011c00 	tstpl	r1, r0, lsl #24
    16c4:	1c007902 	stcne	9, cr7, [r0], {2}
    16c8:	74025001 	strvc	r5, [r2], #-1
    16cc:	661b0000 	ldrvs	r0, [fp], -r0
    16d0:	ac080009 	stcge	0, cr0, [r8], {9}
    16d4:	e800001e 	stmda	r0, {r1, r2, r3, r4}
    16d8:	1c000016 	stcne	0, cr0, [r0], {22}
    16dc:	76025101 	strvc	r5, [r2], -r1, lsl #2
    16e0:	50011c00 	andpl	r1, r1, r0, lsl #24
    16e4:	00007502 	andeq	r7, r0, r2, lsl #10
    16e8:	00096e1d 	andeq	r6, r9, sp, lsl lr
    16ec:	001eac08 	andseq	sl, lr, r8, lsl #24
    16f0:	51011c00 	tstpl	r1, r0, lsl #24
    16f4:	1c007602 	stcne	6, cr7, [r0], {2}
    16f8:	0c055001 	stceq	0, cr5, [r5], {1}
    16fc:	00300100 	eorseq	r0, r0, r0, lsl #2
    1700:	01190000 	tsteq	r9, r0
    1704:	00000a3a 	andeq	r0, r0, sl, lsr sl
    1708:	01051d01 	tsteq	r5, r1, lsl #26
    170c:	08000980 	stmdaeq	r0, {r7, r8, fp}
    1710:	080009fa 	stmdaeq	r0, {r1, r3, r4, r5, r6, r7, r8, fp}
    1714:	00000964 	andeq	r0, r0, r4, ror #18
    1718:	0017a801 	andseq	sl, r7, r1, lsl #16
    171c:	04d71a00 	ldrbeq	r1, [r7], #2560	; 0xa00
    1720:	1f010000 	svcne	0x00010000
    1724:	00060f05 	andeq	r0, r6, r5, lsl #30
    1728:	6c910200 	lfmvs	f0, 4, [r1], {0}
    172c:	00098c1b 	andeq	r8, r9, fp, lsl ip
    1730:	001ec508 	andseq	ip, lr, r8, lsl #10
    1734:	00174600 	andseq	r4, r7, r0, lsl #12
    1738:	51011c00 	tstpl	r1, r0, lsl #24
    173c:	011c3001 	tsteq	ip, r1
    1740:	47400350 	smlsldmi	r0, r0, r0, r3	; <UNPREDICTABLE>
    1744:	941b0024 	ldrls	r0, [fp], #-36	; 0x24
    1748:	df080009 	svcle	0x00080009
    174c:	5b00001e 	blpl	17cc <__Stack_Size+0x13cc>
    1750:	1c000017 	stcne	0, cr0, [r0], {23}
    1754:	0a035001 	beq	d5760 <__Stack_Size+0xd5360>
    1758:	1b000500 	blne	2b60 <__Stack_Size+0x2760>
    175c:	080009b0 	stmdaeq	r0, {r4, r5, r7, r8, fp}
    1760:	00001ef3 	strdeq	r1, [r0], -r3
    1764:	0000176f 	andeq	r1, r0, pc, ror #14
    1768:	0250011c 	subseq	r0, r0, #7
    176c:	1b006c91 	blne	1c9b8 <__Stack_Size+0x1c5b8>
    1770:	080009c8 	stmdaeq	r0, {r3, r6, r7, r8, fp}
    1774:	00001ef3 	strdeq	r1, [r0], -r3
    1778:	00001783 	andeq	r1, r0, r3, lsl #15
    177c:	0250011c 	subseq	r0, r0, #7
    1780:	1b006c91 	blne	1c9cc <__Stack_Size+0x1c5cc>
    1784:	080009e0 	stmdaeq	r0, {r5, r6, r7, r8, fp}
    1788:	00001ef3 	strdeq	r1, [r0], -r3
    178c:	00001797 	muleq	r0, r7, r7
    1790:	0250011c 	subseq	r0, r0, #7
    1794:	1d006c91 	stcne	12, cr6, [r0, #-580]	; 0xfffffdbc
    1798:	080009f8 	stmdaeq	r0, {r3, r4, r5, r6, r7, r8, fp}
    179c:	00001ef3 	strdeq	r1, [r0], -r3
    17a0:	0250011c 	subseq	r0, r0, #7
    17a4:	00006c91 	muleq	r0, r1, ip
    17a8:	0bd80135 	bleq	ff601c84 <SCS_BASE+0x1f5f3c84>
    17ac:	9b010000 	blls	417b4 <__Stack_Size+0x413b4>
    17b0:	00076c01 	andeq	r6, r7, r1, lsl #24
    17b4:	0009fc00 	andeq	pc, r9, r0, lsl #24
    17b8:	000ab008 	andeq	fp, sl, r8
    17bc:	00098408 	andeq	r8, r9, r8, lsl #8
    17c0:	19270100 	stmdbne	r7!, {r8}
    17c4:	e2360000 	eors	r0, r6, #0
    17c8:	01000002 	tsteq	r0, r2
    17cc:	000045cd 	andeq	r4, r0, sp, asr #11
    17d0:	0009a400 	andeq	sl, r9, r0, lsl #8
    17d4:	0a263600 	beq	98efdc <__Stack_Size+0x98ebdc>
    17d8:	e3010000 	movw	r0, #4096	; 0x1000
    17dc:	00000735 	andeq	r0, r0, r5, lsr r7
    17e0:	000009cb 	andeq	r0, r0, fp, asr #19
    17e4:	0000e736 	andeq	lr, r0, r6, lsr r7
    17e8:	45e40100 	strbmi	r0, [r4, #256]!	; 0x100
    17ec:	cb000000 	blgt	17f4 <__Stack_Size+0x13f4>
    17f0:	28000009 	stmdacs	r0, {r0, r3}
    17f4:	08000a02 	stmdaeq	r0, {r1, r9, fp}
    17f8:	00001404 	andeq	r1, r0, r4, lsl #8
    17fc:	000a0628 	andeq	r0, sl, r8, lsr #12
    1800:	00155208 	andseq	r5, r5, r8, lsl #4
    1804:	0a0a2800 	beq	28b80c <__Stack_Size+0x28b40c>
    1808:	17020800 	strne	r0, [r2, -r0, lsl #16]
    180c:	0e280000 	cdpeq	0, 2, cr0, cr8, cr0, {0}
    1810:	bd08000a 	stclt	0, cr0, [r8, #-40]	; 0xffffffd8
    1814:	1b000007 	blne	1838 <__Stack_Size+0x1438>
    1818:	08000a16 	stmdaeq	r0, {r1, r2, r4, r9, fp}
    181c:	00001f0e 	andeq	r1, r0, lr, lsl #30
    1820:	0000182c 	andeq	r1, r0, ip, lsr #16
    1824:	0350011c 	cmpeq	r0, #7
    1828:	0023280a 	eoreq	r2, r3, sl, lsl #16
    182c:	000a1c1b 	andeq	r1, sl, fp, lsl ip
    1830:	001f2208 	andseq	r2, pc, r8, lsl #4
    1834:	00183f00 	andseq	r3, r8, r0, lsl #30
    1838:	50011c00 	andpl	r1, r1, r0, lsl #24
    183c:	1b003101 	blne	dc48 <__Stack_Size+0xd848>
    1840:	08000a24 	stmdaeq	r0, {r2, r5, r9, fp}
    1844:	00001f36 	andeq	r1, r0, r6, lsr pc
    1848:	00001854 	andeq	r1, r0, r4, asr r8
    184c:	0350011c 	cmpeq	r0, #7
    1850:	0055550a 	subseq	r5, r5, sl, lsl #10
    1854:	000a2a1b 	andeq	r2, sl, fp, lsl sl
    1858:	001f4a08 	andseq	r4, pc, r8, lsl #20
    185c:	00186700 	andseq	r6, r8, r0, lsl #14
    1860:	50011c00 	andpl	r1, r1, r0, lsl #24
    1864:	1b003001 	blne	d870 <__Stack_Size+0xd470>
    1868:	08000a30 	stmdaeq	r0, {r4, r5, r9, fp}
    186c:	00001f5e 	andeq	r1, r0, lr, asr pc
    1870:	0000187a 	andeq	r1, r0, sl, ror r8
    1874:	0150011c 	cmpeq	r0, ip, lsl r1
    1878:	3a1b003a 	bcc	6c1968 <__Stack_Size+0x6c1568>
    187c:	6e08000a 	cdpvs	0, 0, cr0, cr8, cr10, {0}
    1880:	9400000e 	strls	r0, [r0], #-14
    1884:	1c000018 	stcne	0, cr0, [r0], {24}
    1888:	0a035101 	beq	d5c94 <__Stack_Size+0xd5894>
    188c:	011ce100 	tsteq	ip, r0, lsl #2
    1890:	00320150 	eorseq	r0, r2, r0, asr r1
    1894:	000a4a1b 	andeq	r4, sl, fp, lsl sl
    1898:	000d6008 	andeq	r6, sp, r8
    189c:	0018a800 	andseq	sl, r8, r0, lsl #16
    18a0:	50011c00 	andpl	r1, r1, r0, lsl #24
    18a4:	00460802 	subeq	r0, r6, r2, lsl #16
    18a8:	000a4e28 	andeq	r4, sl, r8, lsr #28
    18ac:	001f7208 	andseq	r7, pc, r8, lsl #4
    18b0:	0a561b00 	beq	15884b8 <__Stack_Size+0x15880b8>
    18b4:	1f7c0800 	svcne	0x007c0800
    18b8:	18cd0000 	stmiane	sp, {}^	; <UNPREDICTABLE>
    18bc:	011c0000 	tsteq	ip, r0
    18c0:	1c310151 	ldfnes	f0, [r1], #-324	; 0xfffffebc
    18c4:	0c055001 	stceq	0, cr5, [r5], {1}
    18c8:	40010800 	andmi	r0, r1, r0, lsl #16
    18cc:	0a601b00 	beq	18084d4 <__Stack_Size+0x18080d4>
    18d0:	09ba0800 	ldmibeq	sl!, {fp}
    18d4:	18e40000 	stmiane	r4!, {}^	; <UNPREDICTABLE>
    18d8:	011c0000 	tsteq	ip, r0
    18dc:	d2030550 	andle	r0, r3, #335544320	; 0x14000000
    18e0:	00080027 	andeq	r0, r8, r7, lsr #32
    18e4:	000a6a1b 	andeq	r6, sl, fp, lsl sl
    18e8:	001e3b08 	andseq	r3, lr, r8, lsl #22
    18ec:	0018f800 	andseq	pc, r8, r0, lsl #16
    18f0:	50011c00 	andpl	r1, r1, r0, lsl #24
    18f4:	007d0802 	rsbseq	r0, sp, r2, lsl #16
    18f8:	000a7228 	andeq	r7, sl, r8, lsr #4
    18fc:	001f9908 	andseq	r9, pc, r8, lsl #18
    1900:	0a7c1b00 	beq	1f08508 <__Stack_Size+0x1f08108>
    1904:	1f7c0800 	svcne	0x007c0800
    1908:	191d0000 	ldmdbne	sp, {}	; <UNPREDICTABLE>
    190c:	011c0000 	tsteq	ip, r0
    1910:	1c310151 	ldfnes	f0, [r1], #-324	; 0xfffffebc
    1914:	0c055001 	stceq	0, cr5, [r5], {1}
    1918:	40010800 	andmi	r0, r1, r0, lsl #16
    191c:	0a982800 	beq	fe60b924 <SCS_BASE+0x1e5fd924>
    1920:	10150800 	andsne	r0, r5, r0, lsl #16
    1924:	37000000 	strcc	r0, [r0, -r0]
    1928:	00000c75 	andeq	r0, r0, r5, ror ip
    192c:	010f3901 	tsteq	pc, r1, lsl #18
    1930:	05010000 	streq	r0, [r1, #-0]
    1934:	00013403 	andeq	r3, r1, r3, lsl #8
    1938:	04b03720 	ldrteq	r3, [r0], #1824	; 0x720
    193c:	3a010000 	bcc	41944 <__Stack_Size+0x41544>
    1940:	000006d1 	ldrdeq	r0, [r0], -r1
    1944:	94030501 	strls	r0, [r3], #-1281	; 0x501
    1948:	32200001 	eorcc	r0, r0, #1
    194c:	00000069 	andeq	r0, r0, r9, rrx
    1950:	0000195c 	andeq	r1, r0, ip, asr r9
    1954:	00011a38 	andeq	r1, r1, r8, lsr sl
    1958:	0003ff00 	andeq	pc, r3, r0, lsl #30
    195c:	00002937 	andeq	r2, r0, r7, lsr r9
    1960:	6e3c0100 	rsfvse	f0, f4, f0
    1964:	01000019 	tsteq	r0, r9, lsl r0
    1968:	01a40305 			; <UNDEFINED> instruction: 0x01a40305
    196c:	4b052000 	blmi	149974 <__Stack_Size+0x149574>
    1970:	37000019 	smladcc	r0, r9, r0, r0
    1974:	0000053e 	andeq	r0, r0, lr, lsr r5
    1978:	19853d01 	stmibne	r5, {r0, r8, sl, fp, ip, sp}
    197c:	05010000 	streq	r0, [r1, #-0]
    1980:	00019003 	andeq	r9, r1, r3
    1984:	00570520 	subseq	r0, r7, r0, lsr #10
    1988:	9b370000 	blls	dc1990 <__Stack_Size+0xdc1590>
    198c:	01000003 	tsteq	r0, r3
    1990:	0019853d 	andseq	r8, r9, sp, lsr r5
    1994:	03050100 	movweq	r0, #20736	; 0x5100
    1998:	2000013c 	andcs	r0, r0, ip, lsr r1
    199c:	000a0332 	andeq	r0, sl, r2, lsr r3
    19a0:	0019ac00 	andseq	sl, r9, r0, lsl #24
    19a4:	011a3300 	tsteq	sl, r0, lsl #6
    19a8:	00500000 	subseq	r0, r0, r0
    19ac:	00031637 	andeq	r1, r3, r7, lsr r6
    19b0:	9c3f0100 	ldflss	f0, [pc], #-0	; 19b8 <__Stack_Size+0x15b8>
    19b4:	01000019 	tsteq	r0, r9, lsl r0
    19b8:	013e0305 	teqeq	lr, r5, lsl #6
    19bc:	89372000 	ldmdbhi	r7!, {sp}
    19c0:	01000001 	tsteq	r0, r1
    19c4:	00007a41 	andeq	r7, r0, r1, asr #20
    19c8:	03050100 	movweq	r0, #20736	; 0x5100
    19cc:	20000138 	andcs	r0, r0, r8, lsr r1
    19d0:	00058537 	andeq	r8, r5, r7, lsr r5
    19d4:	45430100 	strbmi	r0, [r3, #-256]	; 0x100
    19d8:	01000000 	mrseq	r0, (UNDEF: 0)
    19dc:	01080305 	tsteq	r8, r5, lsl #6
    19e0:	43372000 	teqmi	r7, #0
    19e4:	01000000 	mrseq	r0, (UNDEF: 0)
    19e8:	00007a6f 	andeq	r7, r0, pc, ror #20
    19ec:	03050100 	movweq	r0, #20736	; 0x5100
    19f0:	200000e4 	andcs	r0, r0, r4, ror #1
    19f4:	0005c537 	andeq	ip, r5, r7, lsr r5
    19f8:	7a700100 	bvc	1c01e00 <__Stack_Size+0x1c01a00>
    19fc:	01000000 	mrseq	r0, (UNDEF: 0)
    1a00:	00e80305 	rsceq	r0, r8, r5, lsl #6
    1a04:	5e372000 	cdppl	0, 3, cr2, cr7, cr0, {0}
    1a08:	01000009 	tsteq	r0, r9
    1a0c:	001a1876 	andseq	r1, sl, r6, ror r8
    1a10:	03050100 	movweq	r0, #20736	; 0x5100
    1a14:	200006a4 	andcs	r0, r0, r4, lsr #13
    1a18:	00006905 	andeq	r6, r0, r5, lsl #18
    1a1c:	0c4d3700 	mcrreq	7, 0, r3, sp, cr0
    1a20:	77010000 	strvc	r0, [r1, -r0]
    1a24:	00001a18 	andeq	r1, r0, r8, lsl sl
    1a28:	35030501 	strcc	r0, [r3, #-1281]	; 0x501
    1a2c:	32200001 	eorcc	r0, r0, #1
    1a30:	00000069 	andeq	r0, r0, r9, rrx
    1a34:	00001a3f 	andeq	r1, r0, pc, lsr sl
    1a38:	00011a33 	andeq	r1, r1, r3, lsr sl
    1a3c:	3700ff00 	strcc	pc, [r0, -r0, lsl #30]
    1a40:	00000690 	muleq	r0, r0, r6
    1a44:	1a517801 	bne	145fa50 <__Stack_Size+0x145f650>
    1a48:	05010000 	streq	r0, [r1, #-0]
    1a4c:	0005a403 	andeq	sl, r5, r3, lsl #8
    1a50:	1a2f0520 	bne	bc2ed8 <__Stack_Size+0xbc2ad8>
    1a54:	d1370000 	teqle	r7, r0
    1a58:	01000002 	tsteq	r0, r2
    1a5c:	00007a7c 	andeq	r7, r0, ip, ror sl
    1a60:	03050100 	movweq	r0, #20736	; 0x5100
    1a64:	200000f0 	strdcs	r0, [r0], -r0	; <UNPREDICTABLE>
    1a68:	00011237 	andeq	r1, r1, r7, lsr r2
    1a6c:	7a7c0100 	bvc	1f01e74 <__Stack_Size+0x1f01a74>
    1a70:	01000000 	mrseq	r0, (UNDEF: 0)
    1a74:	00fc0305 	rscseq	r0, ip, r5, lsl #6
    1a78:	94372000 	ldrtls	r2, [r7], #-0
    1a7c:	01000008 	tsteq	r0, r8
    1a80:	00007a7c 	andeq	r7, r0, ip, ror sl
    1a84:	03050100 	movweq	r0, #20736	; 0x5100
    1a88:	20000104 	andcs	r0, r0, r4, lsl #2
    1a8c:	000b7d37 	andeq	r7, fp, r7, lsr sp
    1a90:	7a7d0100 	bvc	1f41e98 <__Stack_Size+0x1f41a98>
    1a94:	01000000 	mrseq	r0, (UNDEF: 0)
    1a98:	00f80305 	rscseq	r0, r8, r5, lsl #6
    1a9c:	60372000 	eorsvs	r2, r7, r0
    1aa0:	01000008 	tsteq	r0, r8
    1aa4:	00007a7e 	andeq	r7, r0, lr, ror sl
    1aa8:	03050100 	movweq	r0, #20736	; 0x5100
    1aac:	200000f4 	strdcs	r0, [r0], -r4
    1ab0:	00048437 	andeq	r8, r4, r7, lsr r4
    1ab4:	af880100 	svcge	0x00880100
    1ab8:	01000000 	mrseq	r0, (UNDEF: 0)
    1abc:	01000305 	tsteq	r0, r5, lsl #6
    1ac0:	ed372000 	ldc	0, cr2, [r7, #-0]
    1ac4:	01000005 	tsteq	r0, r5
    1ac8:	0000af8e 	andeq	sl, r0, lr, lsl #31
    1acc:	03050100 	movweq	r0, #20736	; 0x5100
    1ad0:	20000000 	andcs	r0, r0, r0
    1ad4:	00036c39 	andeq	r6, r3, r9, lsr ip
    1ad8:	e1900100 	orrs	r0, r0, r0, lsl #2
    1adc:	0100001a 	tsteq	r0, sl, lsl r0
    1ae0:	00450501 	subeq	r0, r5, r1, lsl #10
    1ae4:	363a0000 	ldrtcc	r0, [sl], -r0
    1ae8:	01000008 	tsteq	r0, r8
    1aec:	006901fb 	strdeq	r0, [r9], #-27	; 0xffffffe5	; <UNPREDICTABLE>
    1af0:	05010000 	streq	r0, [r1, #-0]
    1af4:	0000ec03 	andeq	lr, r0, r3, lsl #24
    1af8:	08dd3b20 	ldmeq	sp, {r5, r8, r9, fp, ip, sp}^
    1afc:	fd010000 	stc2	0, cr0, [r1, #-0]
    1b00:	00198501 	andseq	r8, r9, r1, lsl #10
    1b04:	32010100 	andcc	r0, r1, #0
    1b08:	00000069 	andeq	r0, r0, r9, rrx
    1b0c:	00001b17 	andeq	r1, r0, r7, lsl fp
    1b10:	00011a33 	andeq	r1, r1, r3, lsr sl
    1b14:	3b003f00 	blcc	1171c <__Stack_Size+0x1131c>
    1b18:	00000b2b 	andeq	r0, r0, fp, lsr #22
    1b1c:	0701fe01 	streq	pc, [r1, -r1, lsl #28]
    1b20:	0100001b 	tsteq	r0, fp, lsl r0
    1b24:	64013c01 	strvs	r3, [r1], #-3073	; 0xc01
    1b28:	0700000c 	streq	r0, [r0, -ip]
    1b2c:	010102a4 	smlatbeq	r1, r4, r2, r0
    1b30:	00001b3f 	andeq	r1, r0, pc, lsr fp
    1b34:	001b3f3d 	andseq	r3, fp, sp, lsr pc
    1b38:	1b453d00 	blne	1150f40 <__Stack_Size+0x1150b40>
    1b3c:	10000000 	andne	r0, r0, r0
    1b40:	00040104 	andeq	r0, r4, r4, lsl #2
    1b44:	69041000 	stmdbvs	r4, {ip}
    1b48:	3c000006 	stccc	0, cr0, [r0], {6}
    1b4c:	000c3901 	andeq	r3, ip, r1, lsl #18
    1b50:	02c00700 	sbceq	r0, r0, #0
    1b54:	1b6a0101 	blne	1a81f60 <__Stack_Size+0x1a81b60>
    1b58:	3f3d0000 	svccc	0x003d0000
    1b5c:	3d00001b 	stccc	0, cr0, [r0, #-108]	; 0xffffff94
    1b60:	00000057 	andeq	r0, r0, r7, asr r0
    1b64:	0000573d 	andeq	r5, r0, sp, lsr r7
    1b68:	013c0000 	teqeq	ip, r0
    1b6c:	0000025e 	andeq	r0, r0, lr, asr r2
    1b70:	0102fc07 	tsteq	r2, r7, lsl #24
    1b74:	001b8401 	andseq	r8, fp, r1, lsl #8
    1b78:	1b3f3d00 	blne	fd0f80 <__Stack_Size+0xfd0b80>
    1b7c:	573d0000 	ldrpl	r0, [sp, -r0]!
    1b80:	00000000 	andeq	r0, r0, r0
    1b84:	0874013c 	ldmdaeq	r4!, {r2, r3, r4, r5, r8}^
    1b88:	b2070000 	andlt	r0, r7, #0
    1b8c:	a3010102 	movwge	r0, #4354	; 0x1102
    1b90:	3d00001b 	stccc	0, cr0, [r0, #-108]	; 0xffffff94
    1b94:	00001b3f 	andeq	r1, r0, pc, lsr fp
    1b98:	0000573d 	andeq	r5, r0, sp, lsr r7
    1b9c:	00ef3d00 	rsceq	r3, pc, r0, lsl #26
    1ba0:	3e000000 	cdpcc	0, 0, cr0, cr0, cr0, {0}
    1ba4:	0008af01 	andeq	sl, r8, r1, lsl #30
    1ba8:	01f70800 	mvnseq	r0, r0, lsl #16
    1bac:	001bbc01 	andseq	fp, fp, r1, lsl #24
    1bb0:	1bbc3d00 	blne	fef10fb8 <SCS_BASE+0x1ef02fb8>
    1bb4:	573d0000 	ldrpl	r0, [sp, -r0]!
    1bb8:	00000000 	andeq	r0, r0, r0
    1bbc:	04e70410 	strbteq	r0, [r7], #1040	; 0x410
    1bc0:	013e0000 	teqeq	lr, r0
    1bc4:	000002fd 	strdeq	r0, [r0], -sp
    1bc8:	0101ec08 	tsteq	r1, r8, lsl #24
    1bcc:	00001bdb 	ldrdeq	r1, [r0], -fp
    1bd0:	001bbc3d 	andseq	fp, fp, sp, lsr ip
    1bd4:	00573d00 	subseq	r3, r7, r0, lsl #26
    1bd8:	3f000000 	svccc	0x00000000
    1bdc:	00035801 	andeq	r5, r3, r1, lsl #16
    1be0:	01f60800 	mvnseq	r0, r0, lsl #16
    1be4:	000000cf 	andeq	r0, r0, pc, asr #1
    1be8:	001bf801 	andseq	pc, fp, r1, lsl #16
    1bec:	1bbc3d00 	blne	fef10ff4 <SCS_BASE+0x1ef02ff4>
    1bf0:	573d0000 	ldrpl	r0, [sp, -r0]!
    1bf4:	00000000 	andeq	r0, r0, r0
    1bf8:	0b44013e 	bleq	11020f8 <__Stack_Size+0x1101cf8>
    1bfc:	65010000 	strvs	r0, [r1, #-0]
    1c00:	1c0c0101 	stfnes	f0, [ip], {1}
    1c04:	693d0000 	ldmdbvs	sp!, {}	; <UNPREDICTABLE>
    1c08:	00000000 	andeq	r0, r0, r0
    1c0c:	0881013e 	stmeq	r1, {r1, r2, r3, r4, r5, r8}
    1c10:	39090000 	stmdbcc	r9, {}	; <UNPREDICTABLE>
    1c14:	1c200101 	stfnes	f0, [r0], #-4
    1c18:	453d0000 	ldrmi	r0, [sp, #-0]!
    1c1c:	00000000 	andeq	r0, r0, r0
    1c20:	0c91013e 	ldfeqs	f0, [r1], {62}	; 0x3e
    1c24:	e1080000 	mrs	r0, (UNDEF: 8)
    1c28:	1c340101 	ldfnes	f0, [r4], #-4
    1c2c:	343d0000 	ldrtcc	r0, [sp], #-0
    1c30:	0000001c 	andeq	r0, r0, ip, lsl r0
    1c34:	06d10410 			; <UNDEFINED> instruction: 0x06d10410
    1c38:	013e0000 	teqeq	lr, r0
    1c3c:	00000a19 	andeq	r0, r0, r9, lsl sl
    1c40:	0101df08 	tsteq	r1, r8, lsl #30
    1c44:	00001c4e 	andeq	r1, r0, lr, asr #24
    1c48:	001bbc3d 	andseq	fp, fp, sp, lsr ip
    1c4c:	013e0000 	teqeq	lr, r0
    1c50:	000000d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    1c54:	0101e008 	tsteq	r1, r8
    1c58:	00001c67 	andeq	r1, r0, r7, ror #24
    1c5c:	001bbc3d 	andseq	fp, fp, sp, lsr ip
    1c60:	1c343d00 	ldcne	13, cr3, [r4], #-0
    1c64:	3e000000 	cdpcc	0, 0, cr0, cr0, cr0, {0}
    1c68:	00084b01 	andeq	r4, r8, r1, lsl #22
    1c6c:	01e50800 	mvneq	r0, r0, lsl #16
    1c70:	001c8501 	andseq	r8, ip, r1, lsl #10
    1c74:	1bbc3d00 	blne	fef1107c <SCS_BASE+0x1ef0307c>
    1c78:	573d0000 	ldrpl	r0, [sp, -r0]!
    1c7c:	3d000000 	stccc	0, cr0, [r0, #-0]
    1c80:	000000ef 	andeq	r0, r0, pc, ror #1
    1c84:	e7013e00 	str	r3, [r1, -r0, lsl #28]
    1c88:	08000001 	stmdaeq	r0, {r0}
    1c8c:	9e0101e4 	adflsdz	f0, f1, f4
    1c90:	3d00001c 	stccc	0, cr0, [r0, #-112]	; 0xffffff90
    1c94:	00001bbc 			; <UNDEFINED> instruction: 0x00001bbc
    1c98:	0000ef3d 	andeq	lr, r0, sp, lsr pc
    1c9c:	01400000 	mrseq	r0, (UNDEF: 64)
    1ca0:	00000433 	andeq	r0, r0, r3, lsr r4
    1ca4:	0101b804 	tsteq	r1, r4, lsl #16
    1ca8:	01b0013e 	lsrseq	r0, lr, r1
    1cac:	c9040000 	stmdbgt	r4, {}	; <UNPREDICTABLE>
    1cb0:	1cbc0101 	ldfnes	f0, [ip], #4
    1cb4:	573d0000 	ldrpl	r0, [sp, -r0]!
    1cb8:	00000000 	andeq	r0, r0, r0
    1cbc:	0bdd013f 	bleq	ff7421c0 <SCS_BASE+0x1f7341c0>
    1cc0:	ba040000 	blt	101cc8 <__Stack_Size+0x1018c8>
    1cc4:	00051a01 	andeq	r1, r5, r1, lsl #20
    1cc8:	1cd40100 	ldfnee	f0, [r4], {0}
    1ccc:	453d0000 	ldrmi	r0, [sp, #-0]!
    1cd0:	00000000 	andeq	r0, r0, r0
    1cd4:	05a30140 	streq	r0, [r3, #320]!	; 0x140
    1cd8:	b9040000 	stmdblt	r4, {}	; <UNPREDICTABLE>
    1cdc:	013c0101 	teqeq	ip, r1, lsl #2
    1ce0:	00000499 	muleq	r0, r9, r4
    1ce4:	0102b007 	tsteq	r2, r7
    1ce8:	001cf801 	andseq	pc, ip, r1, lsl #16
    1cec:	1b3f3d00 	blne	fd10f4 <__Stack_Size+0xfd0cf4>
    1cf0:	ef3d0000 	svc	0x003d0000
    1cf4:	00000000 	andeq	r0, r0, r0
    1cf8:	09310140 	ldmdbeq	r1!, {r6, r8}
    1cfc:	480a0000 	stmdami	sl, {}	; <UNPREDICTABLE>
    1d00:	013e0101 	teqeq	lr, r1, lsl #2
    1d04:	00000271 	andeq	r0, r0, r1, ror r2
    1d08:	0101e205 	tsteq	r1, r5, lsl #4
    1d0c:	00001d1b 	andeq	r1, r0, fp, lsl sp
    1d10:	001d1b3d 	andseq	r1, sp, sp, lsr fp
    1d14:	00573d00 	subseq	r3, r7, r0, lsl #26
    1d18:	10000000 	andne	r0, r0, r0
    1d1c:	00019404 	andeq	r9, r1, r4, lsl #8
    1d20:	21014100 	mrscs	r4, (UNDEF: 17)
    1d24:	06000001 	streq	r0, [r0], -r1
    1d28:	01010110 	tsteq	r1, r0, lsl r1
    1d2c:	0322013e 	teqeq	r2, #-2147483633	; 0x8000000f
    1d30:	e1050000 	mrs	r0, (UNDEF: 5)
    1d34:	1d450101 	stfnee	f0, [r5, #-4]
    1d38:	1b3d0000 	blne	f41d40 <__Stack_Size+0xf41940>
    1d3c:	3d00001d 	stccc	0, cr0, [r0, #-116]	; 0xffffff8c
    1d40:	00000057 	andeq	r0, r0, r7, asr r0
    1d44:	38014000 	stmdacc	r1, {lr}
    1d48:	0b000000 	bleq	1d50 <__Stack_Size+0x1950>
    1d4c:	3e0101fd 	mcrcc	1, 0, r0, cr1, cr13, {7}
    1d50:	00055d01 	andeq	r5, r5, r1, lsl #26
    1d54:	01fe0b00 	mvnseq	r0, r0, lsl #22
    1d58:	001d6301 	andseq	r6, sp, r1, lsl #6
    1d5c:	00453d00 	subeq	r3, r5, r0, lsl #26
    1d60:	42000000 	andmi	r0, r0, #0
    1d64:	0001c501 	andeq	ip, r1, r1, lsl #10
    1d68:	01ff0b00 	mvnseq	r0, r0, lsl #22
    1d6c:	0000010f 	andeq	r0, r0, pc, lsl #2
    1d70:	14013c01 	strne	r3, [r1], #-3073	; 0xc01
    1d74:	0b00000b 	bleq	1da8 <__Stack_Size+0x19a8>
    1d78:	01010112 	tsteq	r1, r2, lsl r1
    1d7c:	00001d8b 	andeq	r1, r0, fp, lsl #27
    1d80:	0000453d 	andeq	r4, r0, sp, lsr r5
    1d84:	00ef3d00 	rsceq	r3, pc, r0, lsl #26
    1d88:	3c000000 	stccc	0, cr0, [r0], {-0}
    1d8c:	0004f201 	andeq	pc, r4, r1, lsl #4
    1d90:	01130b00 	tsteq	r3, r0, lsl #22
    1d94:	1da50101 	stfnes	f0, [r5, #4]!
    1d98:	453d0000 	ldrmi	r0, [sp, #-0]!
    1d9c:	3d000000 	stccc	0, cr0, [r0, #-0]
    1da0:	000000ef 	andeq	r0, r0, pc, ror #1
    1da4:	4f013e00 	svcmi	0x00013e00
    1da8:	04000001 	streq	r0, [r0], #-1
    1dac:	b90101b5 	stmdblt	r1, {r0, r2, r4, r5, r7, r8}
    1db0:	3d00001d 	stccc	0, cr0, [r0, #-116]	; 0xffffff8c
    1db4:	00000045 	andeq	r0, r0, r5, asr #32
    1db8:	2c013e00 	stccs	14, cr3, [r1], {-0}
    1dbc:	04000007 	streq	r0, [r0], #-7
    1dc0:	cd0101b3 	stfgts	f0, [r1, #-716]	; 0xfffffd34
    1dc4:	3d00001d 	stccc	0, cr0, [r0, #-116]	; 0xffffff8c
    1dc8:	00000045 	andeq	r0, r0, r5, asr #32
    1dcc:	3f013c00 	svccc	0x00013c00
    1dd0:	0b000006 	bleq	1df0 <__Stack_Size+0x19f0>
    1dd4:	01010106 	tsteq	r1, r6, lsl #2
    1dd8:	00001de2 	andeq	r1, r0, r2, ror #27
    1ddc:	0000453d 	andeq	r4, r0, sp, lsr r5
    1de0:	013c0000 	teqeq	ip, r0
    1de4:	00000179 	andeq	r0, r0, r9, ror r1
    1de8:	0101080b 	tsteq	r1, fp, lsl #16
    1dec:	001df701 	andseq	pc, sp, r1, lsl #14
    1df0:	00453d00 	subeq	r3, r5, r0, lsl #26
    1df4:	3c000000 	stccc	0, cr0, [r0], {-0}
    1df8:	00066f01 	andeq	r6, r6, r1, lsl #30
    1dfc:	01070b00 	tsteq	r7, r0, lsl #22
    1e00:	1e0c0101 	adfnee	f0, f4, f1
    1e04:	453d0000 	ldrmi	r0, [sp, #-0]!
    1e08:	00000000 	andeq	r0, r0, r0
    1e0c:	00f3013c 	rscseq	r0, r3, ip, lsr r1
    1e10:	020b0000 	andeq	r0, fp, #0
    1e14:	26010101 	strcs	r0, [r1], -r1, lsl #2
    1e18:	3d00001e 	stccc	0, cr0, [r0, #-120]	; 0xffffff88
    1e1c:	00000045 	andeq	r0, r0, r5, asr #32
    1e20:	0000453d 	andeq	r4, r0, sp, lsr r5
    1e24:	013c0000 	teqeq	ip, r0
    1e28:	00000b50 	andeq	r0, r0, r0, asr fp
    1e2c:	0101030b 	tsteq	r1, fp, lsl #6
    1e30:	001e3b01 	andseq	r3, lr, r1, lsl #22
    1e34:	00ef3d00 	rsceq	r3, pc, r0, lsl #26
    1e38:	43000000 	movwmi	r0, #0
    1e3c:	00076c01 	andeq	r6, r7, r1, lsl #24
    1e40:	01190b00 	tsteq	r9, r0, lsl #22
    1e44:	0000cf01 	andeq	ip, r0, r1, lsl #30
    1e48:	1e540100 	rdfnes	f0, f4, f0
    1e4c:	693d0000 	ldmdbvs	sp!, {}	; <UNPREDICTABLE>
    1e50:	00000000 	andeq	r0, r0, r0
    1e54:	0018013c 	andseq	r0, r8, ip, lsr r1
    1e58:	040b0000 	streq	r0, [fp], #-0
    1e5c:	69010101 	stmdbvs	r1, {r0, r8}
    1e60:	3d00001e 	stccc	0, cr0, [r0, #-120]	; 0xffffff88
    1e64:	00000045 	andeq	r0, r0, r5, asr #32
    1e68:	5b013c00 	blpl	50e70 <__Stack_Size+0x50a70>
    1e6c:	0b000007 	bleq	1e90 <__Stack_Size+0x1a90>
    1e70:	0101010a 	tsteq	r1, sl, lsl #2
    1e74:	00001e7e 	andeq	r1, r0, lr, ror lr
    1e78:	0000453d 	andeq	r4, r0, sp, lsr r5
    1e7c:	01440000 	mrseq	r0, (UNDEF: 68)
    1e80:	000008e8 	andeq	r0, r0, r8, ror #17
    1e84:	0101050b 	tsteq	r1, fp, lsl #10
    1e88:	00000069 	andeq	r0, r0, r9, rrx
    1e8c:	6f013e01 	svcvs	0x00013e01
    1e90:	05000001 	streq	r0, [r0, #-1]
    1e94:	a60101db 			; <UNDEFINED> instruction: 0xa60101db
    1e98:	3d00001e 	stccc	0, cr0, [r0, #-120]	; 0xffffff88
    1e9c:	00001d1b 	andeq	r1, r0, fp, lsl sp
    1ea0:	001ea63d 	andseq	sl, lr, sp, lsr r6
    1ea4:	04100000 	ldreq	r0, [r0], #-0
    1ea8:	000005c3 	andeq	r0, r0, r3, asr #11
    1eac:	0344013e 	movteq	r0, #16702	; 0x413e
    1eb0:	e8050000 	stmda	r5, {}	; <UNPREDICTABLE>
    1eb4:	1ec50101 	polnes	f0, f5, f1
    1eb8:	453d0000 	ldrmi	r0, [sp, #-0]!
    1ebc:	3d000000 	stccc	0, cr0, [r0, #-0]
    1ec0:	000000ef 	andeq	r0, r0, pc, ror #1
    1ec4:	14013c00 	strne	r3, [r1], #-3072	; 0xc00
    1ec8:	06000005 	streq	r0, [r0], -r5
    1ecc:	0101010f 	tsteq	r1, pc, lsl #2
    1ed0:	00001edf 	ldrdeq	r1, [r0], -pc	; <UNPREDICTABLE>
    1ed4:	0000453d 	andeq	r4, r0, sp, lsr r5
    1ed8:	00453d00 	subeq	r3, r5, r0, lsl #26
    1edc:	3e000000 	cdpcc	0, 0, cr0, cr0, cr0, {0}
    1ee0:	000b9201 	andeq	r9, fp, r1, lsl #4
    1ee4:	01ff0600 	mvnseq	r0, r0, lsl #12
    1ee8:	001ef301 	andseq	pc, lr, r1, lsl #6
    1eec:	00453d00 	subeq	r3, r5, r0, lsl #26
    1ef0:	3c000000 	stccc	0, cr0, [r0], {-0}
    1ef4:	00067f01 	andeq	r7, r6, r1, lsl #30
    1ef8:	01000600 	tsteq	r0, r0, lsl #12
    1efc:	1f080101 	svcne	0x00080101
    1f00:	083d0000 	ldmdaeq	sp!, {}	; <UNPREDICTABLE>
    1f04:	0000001f 	andeq	r0, r0, pc, lsl r0
    1f08:	060f0410 			; <UNDEFINED> instruction: 0x060f0410
    1f0c:	013e0000 	teqeq	lr, r0
    1f10:	000009f9 	strdeq	r0, [r0], -r9
    1f14:	01013809 	tsteq	r1, r9, lsl #16
    1f18:	00001f22 	andeq	r1, r0, r2, lsr #30
    1f1c:	0000453d 	andeq	r4, r0, sp, lsr r5
    1f20:	013e0000 	teqeq	lr, r0
    1f24:	0000074a 	andeq	r0, r0, sl, asr #14
    1f28:	01013a09 	tsteq	r1, r9, lsl #20
    1f2c:	00001f36 	andeq	r1, r0, r6, lsr pc
    1f30:	0000ef3d 	andeq	lr, r0, sp, lsr pc
    1f34:	013e0000 	teqeq	lr, r0
    1f38:	000002e9 	andeq	r0, r0, r9, ror #5
    1f3c:	01013c0c 	tsteq	r1, ip, lsl #24
    1f40:	00001f4a 	andeq	r1, r0, sl, asr #30
    1f44:	0000573d 	andeq	r5, r0, sp, lsr r7
    1f48:	013e0000 	teqeq	lr, r0
    1f4c:	0000060e 	andeq	r0, r0, lr, lsl #12
    1f50:	01013d0c 	tsteq	r1, ip, lsl #26
    1f54:	00001f5e 	andeq	r1, r0, lr, asr pc
    1f58:	0000693d 	andeq	r6, r0, sp, lsr r9
    1f5c:	013e0000 	teqeq	lr, r0
    1f60:	000005de 	ldrdeq	r0, [r0], -lr
    1f64:	01013e0c 	tsteq	r1, ip, lsl #28
    1f68:	00001f72 	andeq	r1, r0, r2, ror pc
    1f6c:	0000573d 	andeq	r5, r0, sp, lsr r7
    1f70:	01400000 	mrseq	r0, (UNDEF: 64)
    1f74:	0000032f 	andeq	r0, r0, pc, lsr #6
    1f78:	0101190d 	tsteq	r1, sp, lsl #18
    1f7c:	0440013f 	strbeq	r0, [r0], #-319	; 0x13f
    1f80:	dd050000 	stcle	0, cr0, [r5, #-0]
    1f84:	00006901 	andeq	r6, r0, r1, lsl #18
    1f88:	1f990100 	svcne	0x00990100
    1f8c:	1b3d0000 	blne	f41f94 <__Stack_Size+0xf41b94>
    1f90:	3d00001d 	stccc	0, cr0, [r0, #-116]	; 0xffffff8c
    1f94:	00000057 	andeq	r0, r0, r7, asr r0
    1f98:	42014100 	andmi	r4, r1, #0
    1f9c:	0b000009 	bleq	1fc8 <__Stack_Size+0x1bc8>
    1fa0:	0101011a 	tsteq	r1, sl, lsl r1
    1fa4:	000b6300 	andeq	r6, fp, r0, lsl #6
    1fa8:	03000200 	movweq	r0, #512	; 0x200
    1fac:	04000004 	streq	r0, [r0], #-4
    1fb0:	0006d001 	andeq	sp, r6, r1
    1fb4:	0ce10100 	stfeqe	f0, [r1]
    1fb8:	01f10000 	mvnseq	r0, r0
    1fbc:	00e00000 	rsceq	r0, r0, r0
	...
    1fc8:	058e0000 	streq	r0, [lr]
    1fcc:	04020000 	streq	r0, [r2], #-0
    1fd0:	00081205 	andeq	r1, r8, r5, lsl #4
    1fd4:	05020200 	streq	r0, [r2, #-512]	; 0x200
    1fd8:	000007e4 	andeq	r0, r0, r4, ror #15
    1fdc:	c3060102 	movwgt	r0, #24834	; 0x6102
    1fe0:	03000009 	movweq	r0, #9
    1fe4:	00323375 	eorseq	r3, r2, r5, ror r3
    1fe8:	00492702 	subeq	r2, r9, r2, lsl #14
    1fec:	04020000 	streq	r0, [r2], #-0
    1ff0:	00091f07 	andeq	r1, r9, r7, lsl #30
    1ff4:	31750300 	cmncc	r5, r0, lsl #6
    1ff8:	28020036 	stmdacs	r2, {r1, r2, r4, r5}
    1ffc:	0000005b 	andeq	r0, r0, fp, asr r0
    2000:	bc070202 	sfmlt	f0, 4, [r7], {2}
    2004:	0300000b 	movweq	r0, #11
    2008:	02003875 	andeq	r3, r0, #7667712	; 0x750000
    200c:	00006c29 	andeq	r6, r0, r9, lsr #24
    2010:	08010200 	stmdaeq	r1, {r9}
    2014:	000009c1 	andeq	r0, r0, r1, asr #19
    2018:	00040404 	andeq	r0, r4, r4, lsl #8
    201c:	7e2f0200 	cdpvc	2, 2, cr0, cr15, cr0, {0}
    2020:	05000000 	streq	r0, [r0, #-0]
    2024:	00000049 	andeq	r0, r0, r9, asr #32
    2028:	00028004 	andeq	r8, r2, r4
    202c:	8e300200 	cdphi	2, 3, cr0, cr0, cr0, {0}
    2030:	05000000 	streq	r0, [r0, #-0]
    2034:	0000005b 	andeq	r0, r0, fp, asr r0
    2038:	3c020106 	stfccs	f0, [r2], {6}
    203c:	000000a8 	andeq	r0, r0, r8, lsr #1
    2040:	001eaf07 	andseq	sl, lr, r7, lsl #30
    2044:	53080000 	movwpl	r0, #32768	; 0x8000
    2048:	01005445 	tsteq	r0, r5, asr #8
    204c:	25070400 	strcs	r0, [r7, #-1024]	; 0x400
    2050:	3c020000 	stccc	0, cr0, [r2], {-0}
    2054:	00000093 	muleq	r0, r3, r0
    2058:	16070402 	strne	r0, [r7], -r2, lsl #8
    205c:	09000009 	stmdbeq	r0, {r0, r3}
    2060:	020b0350 	andeq	r0, fp, #1073741825	; 0x40000001
    2064:	0000031b 	andeq	r0, r0, fp, lsl r3
    2068:	3152430a 	cmpcc	r2, sl, lsl #6
    206c:	020d0300 	andeq	r0, sp, #0
    2070:	00000083 	andeq	r0, r0, r3, lsl #1
    2074:	0b002302 	bleq	ac84 <__Stack_Size+0xa884>
    2078:	0000079e 	muleq	r0, lr, r7
    207c:	50020e03 	andpl	r0, r2, r3, lsl #28
    2080:	02000000 	andeq	r0, r0, #0
    2084:	430a0223 	movwmi	r0, #41507	; 0xa223
    2088:	03003252 	movweq	r3, #594	; 0x252
    208c:	0083020f 	addeq	r0, r3, pc, lsl #4
    2090:	23020000 	movwcs	r0, #8192	; 0x2000
    2094:	07a80b04 	streq	r0, [r8, r4, lsl #22]!
    2098:	10030000 	andne	r0, r3, r0
    209c:	00005002 	andeq	r5, r0, r2
    20a0:	06230200 	strteq	r0, [r3], -r0, lsl #4
    20a4:	0005580b 	andeq	r5, r5, fp, lsl #16
    20a8:	02110300 	andseq	r0, r1, #0
    20ac:	00000083 	andeq	r0, r0, r3, lsl #1
    20b0:	0b082302 	bleq	20acc0 <__Stack_Size+0x20a8c0>
    20b4:	000007b2 			; <UNDEFINED> instruction: 0x000007b2
    20b8:	50021203 	andpl	r1, r2, r3, lsl #4
    20bc:	02000000 	andeq	r0, r0, #0
    20c0:	220b0a23 	andcs	r0, fp, #143360	; 0x23000
    20c4:	03000004 	movweq	r0, #4
    20c8:	00830213 	addeq	r0, r3, r3, lsl r2
    20cc:	23020000 	movwcs	r0, #8192	; 0x2000
    20d0:	07bc0b0c 	ldreq	r0, [ip, ip, lsl #22]!
    20d4:	14030000 	strne	r0, [r3], #-0
    20d8:	00005002 	andeq	r5, r0, r2
    20dc:	0e230200 	cdpeq	2, 2, cr0, cr3, cr0, {0}
    20e0:	0052530a 	subseq	r5, r2, sl, lsl #6
    20e4:	83021503 	movwhi	r1, #9475	; 0x2503
    20e8:	02000000 	andeq	r0, r0, #0
    20ec:	c60b1023 	strgt	r1, [fp], -r3, lsr #32
    20f0:	03000007 	movweq	r0, #7
    20f4:	00500216 	subseq	r0, r0, r6, lsl r2
    20f8:	23020000 	movwcs	r0, #8192	; 0x2000
    20fc:	47450a12 	smlaldmi	r0, r5, r2, sl
    2100:	17030052 	smlsdne	r3, r2, r0, r0
    2104:	00008302 	andeq	r8, r0, r2, lsl #6
    2108:	14230200 	strtne	r0, [r3], #-512	; 0x200
    210c:	0007d00b 	andeq	sp, r7, fp
    2110:	02180300 	andseq	r0, r8, #0
    2114:	00000050 	andeq	r0, r0, r0, asr r0
    2118:	0b162302 	bleq	58ad28 <__Stack_Size+0x58a928>
    211c:	000002b4 			; <UNDEFINED> instruction: 0x000002b4
    2120:	83021903 	movwhi	r1, #10499	; 0x2903
    2124:	02000000 	andeq	r0, r0, #0
    2128:	da0b1823 	ble	2c81bc <__Stack_Size+0x2c7dbc>
    212c:	03000007 	movweq	r0, #7
    2130:	0050021a 	subseq	r0, r0, sl, lsl r2
    2134:	23020000 	movwcs	r0, #8192	; 0x2000
    2138:	02ba0b1a 	adcseq	r0, sl, #26624	; 0x6800
    213c:	1b030000 	blne	c2144 <__Stack_Size+0xc1d44>
    2140:	00008302 	andeq	r8, r0, r2, lsl #6
    2144:	1c230200 	sfmne	f0, 4, [r3], #-0
    2148:	000c2f0b 	andeq	r2, ip, fp, lsl #30
    214c:	021c0300 	andseq	r0, ip, #0
    2150:	00000050 	andeq	r0, r0, r0, asr r0
    2154:	0b1e2302 	bleq	78ad64 <__Stack_Size+0x78a964>
    2158:	000004d2 	ldrdeq	r0, [r0], -r2
    215c:	83021d03 	movwhi	r1, #11523	; 0x2d03
    2160:	02000000 	andeq	r0, r0, #0
    2164:	ee0b2023 	cdp	0, 0, cr2, cr11, cr3, {1}
    2168:	03000007 	movweq	r0, #7
    216c:	0050021e 	subseq	r0, r0, lr, lsl r2
    2170:	23020000 	movwcs	r0, #8192	; 0x2000
    2174:	4e430a22 	vmlami.f32	s1, s6, s5
    2178:	1f030054 	svcne	0x00030054
    217c:	00008302 	andeq	r8, r0, r2, lsl #6
    2180:	24230200 	strtcs	r0, [r3], #-512	; 0x200
    2184:	0007f80b 	andeq	pc, r7, fp, lsl #16
    2188:	02200300 	eoreq	r0, r0, #0
    218c:	00000050 	andeq	r0, r0, r0, asr r0
    2190:	0a262302 	beq	98ada0 <__Stack_Size+0x98a9a0>
    2194:	00435350 	subeq	r5, r3, r0, asr r3
    2198:	83022103 	movwhi	r2, #8451	; 0x2103
    219c:	02000000 	andeq	r0, r0, #0
    21a0:	590b2823 	stmdbpl	fp, {r0, r1, r5, fp, sp}
    21a4:	0300000a 	movweq	r0, #10
    21a8:	00500222 	subseq	r0, r0, r2, lsr #4
    21ac:	23020000 	movwcs	r0, #8192	; 0x2000
    21b0:	52410a2a 	subpl	r0, r1, #172032	; 0x2a000
    21b4:	23030052 	movwcs	r0, #12370	; 0x3052
    21b8:	00008302 	andeq	r8, r0, r2, lsl #6
    21bc:	2c230200 	sfmcs	f0, 4, [r3], #-0
    21c0:	000a640b 	andeq	r6, sl, fp, lsl #8
    21c4:	02240300 	eoreq	r0, r4, #0
    21c8:	00000050 	andeq	r0, r0, r0, asr r0
    21cc:	0a2e2302 	beq	b8addc <__Stack_Size+0xb8a9dc>
    21d0:	00524352 	subseq	r4, r2, r2, asr r3
    21d4:	83022503 	movwhi	r2, #9475	; 0x2503
    21d8:	02000000 	andeq	r0, r0, #0
    21dc:	6f0b3023 	svcvs	0x000b3023
    21e0:	0300000a 	movweq	r0, #10
    21e4:	00500226 	subseq	r0, r0, r6, lsr #4
    21e8:	23020000 	movwcs	r0, #8192	; 0x2000
    21ec:	02a00b32 	adceq	r0, r0, #51200	; 0xc800
    21f0:	27030000 	strcs	r0, [r3, -r0]
    21f4:	00008302 	andeq	r8, r0, r2, lsl #6
    21f8:	34230200 	strtcc	r0, [r3], #-512	; 0x200
    21fc:	000a7a0b 	andeq	r7, sl, fp, lsl #20
    2200:	02280300 	eoreq	r0, r8, #0
    2204:	00000050 	andeq	r0, r0, r0, asr r0
    2208:	0b362302 	bleq	d8ae18 <__Stack_Size+0xd8aa18>
    220c:	000002a5 	andeq	r0, r0, r5, lsr #5
    2210:	83022903 	movwhi	r2, #10499	; 0x2903
    2214:	02000000 	andeq	r0, r0, #0
    2218:	850b3823 	strhi	r3, [fp, #-2083]	; 0x823
    221c:	0300000a 	movweq	r0, #10
    2220:	0050022a 	subseq	r0, r0, sl, lsr #4
    2224:	23020000 	movwcs	r0, #8192	; 0x2000
    2228:	02aa0b3a 	adceq	r0, sl, #59392	; 0xe800
    222c:	2b030000 	blcs	c2234 <__Stack_Size+0xc1e34>
    2230:	00008302 	andeq	r8, r0, r2, lsl #6
    2234:	3c230200 	sfmcc	f0, 4, [r3], #-0
    2238:	000a900b 	andeq	r9, sl, fp
    223c:	022c0300 	eoreq	r0, ip, #0
    2240:	00000050 	andeq	r0, r0, r0, asr r0
    2244:	0b3e2302 	bleq	f8ae54 <__Stack_Size+0xf8aa54>
    2248:	000002af 	andeq	r0, r0, pc, lsr #5
    224c:	83022d03 	movwhi	r2, #11523	; 0x2d03
    2250:	02000000 	andeq	r0, r0, #0
    2254:	9b0b4023 	blls	2d22e8 <__Stack_Size+0x2d1ee8>
    2258:	0300000a 	movweq	r0, #10
    225c:	0050022e 	subseq	r0, r0, lr, lsr #4
    2260:	23020000 	movwcs	r0, #8192	; 0x2000
    2264:	026c0b42 	rsbeq	r0, ip, #67584	; 0x10800
    2268:	2f030000 	svccs	0x00030000
    226c:	00008302 	andeq	r8, r0, r2, lsl #6
    2270:	44230200 	strtmi	r0, [r3], #-512	; 0x200
    2274:	000aa60b 	andeq	sl, sl, fp, lsl #12
    2278:	02300300 	eorseq	r0, r0, #0
    227c:	00000050 	andeq	r0, r0, r0, asr r0
    2280:	0a462302 	beq	118ae90 <__Stack_Size+0x118aa90>
    2284:	00524344 	subseq	r4, r2, r4, asr #6
    2288:	83023103 	movwhi	r3, #8451	; 0x2103
    228c:	02000000 	andeq	r0, r0, #0
    2290:	b10b4823 	tstlt	fp, r3, lsr #16
    2294:	0300000a 	movweq	r0, #10
    2298:	00500232 	subseq	r0, r0, r2, lsr r2
    229c:	23020000 	movwcs	r0, #8192	; 0x2000
    22a0:	081b0b4a 	ldmdaeq	fp, {r1, r3, r6, r8, r9, fp}
    22a4:	33030000 	movwcc	r0, #12288	; 0x3000
    22a8:	00008302 	andeq	r8, r0, r2, lsl #6
    22ac:	4c230200 	sfmmi	f0, 4, [r3], #-0
    22b0:	000abc0b 	andeq	fp, sl, fp, lsl #24
    22b4:	02340300 	eorseq	r0, r4, #0
    22b8:	00000050 	andeq	r0, r0, r0, asr r0
    22bc:	004e2302 	subeq	r2, lr, r2, lsl #6
    22c0:	0001db0c 	andeq	sp, r1, ip, lsl #22
    22c4:	02350300 	eorseq	r0, r5, #0
    22c8:	000000ba 	strheq	r0, [r0], -sl
    22cc:	38031c09 	stmdacc	r3, {r0, r3, sl, fp, ip}
    22d0:	00040102 	andeq	r0, r4, r2, lsl #2
    22d4:	52530a00 	subspl	r0, r3, #0
    22d8:	023a0300 	eorseq	r0, sl, #0
    22dc:	00000083 	andeq	r0, r0, r3, lsl #1
    22e0:	0b002302 	bleq	aef0 <__Stack_Size+0xaaf0>
    22e4:	0000079e 	muleq	r0, lr, r7
    22e8:	50023b03 	andpl	r3, r2, r3, lsl #22
    22ec:	02000000 	andeq	r0, r0, #0
    22f0:	440a0223 	strmi	r0, [sl], #-547	; 0x223
    22f4:	3c030052 	stccc	0, cr0, [r3], {82}	; 0x52
    22f8:	00008302 	andeq	r8, r0, r2, lsl #6
    22fc:	04230200 	strteq	r0, [r3], #-512	; 0x200
    2300:	0007a80b 	andeq	sl, r7, fp, lsl #16
    2304:	023d0300 	eorseq	r0, sp, #0
    2308:	00000050 	andeq	r0, r0, r0, asr r0
    230c:	0a062302 	beq	18af1c <__Stack_Size+0x18ab1c>
    2310:	00525242 	subseq	r5, r2, r2, asr #4
    2314:	83023e03 	movwhi	r3, #11779	; 0x2e03
    2318:	02000000 	andeq	r0, r0, #0
    231c:	b20b0823 	andlt	r0, fp, #2293760	; 0x230000
    2320:	03000007 	movweq	r0, #7
    2324:	0050023f 	subseq	r0, r0, pc, lsr r2
    2328:	23020000 	movwcs	r0, #8192	; 0x2000
    232c:	52430a0a 	subpl	r0, r3, #40960	; 0xa000
    2330:	40030031 	andmi	r0, r3, r1, lsr r0
    2334:	00008302 	andeq	r8, r0, r2, lsl #6
    2338:	0c230200 	sfmeq	f0, 4, [r3], #-0
    233c:	0007bc0b 	andeq	fp, r7, fp, lsl #24
    2340:	02410300 	subeq	r0, r1, #0
    2344:	00000050 	andeq	r0, r0, r0, asr r0
    2348:	0a0e2302 	beq	38af58 <__Stack_Size+0x38ab58>
    234c:	00325243 	eorseq	r5, r2, r3, asr #4
    2350:	83024203 	movwhi	r4, #8707	; 0x2203
    2354:	02000000 	andeq	r0, r0, #0
    2358:	c60b1023 	strgt	r1, [fp], -r3, lsr #32
    235c:	03000007 	movweq	r0, #7
    2360:	00500243 	subseq	r0, r0, r3, asr #4
    2364:	23020000 	movwcs	r0, #8192	; 0x2000
    2368:	52430a12 	subpl	r0, r3, #73728	; 0x12000
    236c:	44030033 	strmi	r0, [r3], #-51	; 0x33
    2370:	00008302 	andeq	r8, r0, r2, lsl #6
    2374:	14230200 	strtne	r0, [r3], #-512	; 0x200
    2378:	0007d00b 	andeq	sp, r7, fp
    237c:	02450300 	subeq	r0, r5, #0
    2380:	00000050 	andeq	r0, r0, r0, asr r0
    2384:	0b162302 	bleq	58af94 <__Stack_Size+0x58ab94>
    2388:	000001c0 	andeq	r0, r0, r0, asr #3
    238c:	83024603 	movwhi	r4, #9731	; 0x2603
    2390:	02000000 	andeq	r0, r0, #0
    2394:	da0b1823 	ble	2c8428 <__Stack_Size+0x2c8028>
    2398:	03000007 	movweq	r0, #7
    239c:	00500247 	subseq	r0, r0, r7, asr #4
    23a0:	23020000 	movwcs	r0, #8192	; 0x2000
    23a4:	560c001a 			; <UNDEFINED> instruction: 0x560c001a
    23a8:	03000004 	movweq	r0, #4
    23ac:	03270248 	teqeq	r7, #-2147483644	; 0x80000004
    23b0:	010d0000 	mrseq	r0, (UNDEF: 13)
    23b4:	00000f37 	andeq	r0, r0, r7, lsr pc
    23b8:	b0012901 	andlt	r2, r1, r1, lsl #18
    23bc:	b208000a 	andlt	r0, r8, #10
    23c0:	0208000a 	andeq	r0, r8, #10
    23c4:	0d01007d 	stceq	0, cr0, [r1, #-500]	; 0xfffffe0c
    23c8:	000f0401 	andeq	r0, pc, r1, lsl #8
    23cc:	01350100 	teqeq	r5, r0, lsl #2
    23d0:	08000ab2 	stmdaeq	r0, {r1, r4, r5, r7, r9, fp}
    23d4:	08000ab4 	stmdaeq	r0, {r2, r4, r5, r7, r9, fp}
    23d8:	01007d02 	tsteq	r0, r2, lsl #26
    23dc:	11db010d 	bicsne	r0, fp, sp, lsl #2
    23e0:	44010000 	strmi	r0, [r1], #-0
    23e4:	000ab401 	andeq	fp, sl, r1, lsl #8
    23e8:	000ab608 	andeq	fp, sl, r8, lsl #12
    23ec:	007d0208 	rsbseq	r0, sp, r8, lsl #4
    23f0:	5d010d01 	stcpl	13, cr0, [r1, #-4]
    23f4:	0100000f 	tsteq	r0, pc
    23f8:	0ab60151 	beq	fed82944 <SCS_BASE+0x1ed74944>
    23fc:	0ab80800 	beq	fee04404 <SCS_BASE+0x1edf6404>
    2400:	7d020800 	stcvc	8, cr0, [r2, #-0]
    2404:	010d0100 	mrseq	r0, (UNDEF: 29)
    2408:	00000e94 	muleq	r0, r4, lr
    240c:	b8015e01 	stmdalt	r1, {r0, r9, sl, fp, ip, lr}
    2410:	ba08000a 	blt	202440 <__Stack_Size+0x202040>
    2414:	0208000a 	andeq	r0, r8, #10
    2418:	0d01007d 	stceq	0, cr0, [r1, #-500]	; 0xfffffe0c
    241c:	00106401 	andseq	r6, r0, r1, lsl #8
    2420:	016b0100 	cmneq	fp, r0, lsl #2
    2424:	08000aba 	stmdaeq	r0, {r1, r3, r4, r5, r7, r9, fp}
    2428:	08000abc 	stmdaeq	r0, {r2, r3, r4, r5, r7, r9, fp}
    242c:	01007d02 	tsteq	r0, r2, lsl #26
    2430:	1105010d 	tstne	r5, sp, lsl #2
    2434:	76010000 	strvc	r0, [r1], -r0
    2438:	000abc01 	andeq	fp, sl, r1, lsl #24
    243c:	000abe08 	andeq	fp, sl, r8, lsl #28
    2440:	007d0208 	rsbseq	r0, sp, r8, lsl #4
    2444:	d9010d01 	stmdble	r1, {r0, r8, sl, fp}
    2448:	0100000c 	tsteq	r0, ip
    244c:	0abe0181 	beq	fef82a58 <SCS_BASE+0x1ef74a58>
    2450:	0ac00800 	beq	ff004458 <SCS_BASE+0x1eff6458>
    2454:	7d020800 	stcvc	8, cr0, [r2, #-0]
    2458:	010d0100 	mrseq	r0, (UNDEF: 29)
    245c:	00000ef5 	strdeq	r0, [r0], -r5
    2460:	c0018c01 	andgt	r8, r1, r1, lsl #24
    2464:	d408000a 	strle	r0, [r8], #-10
    2468:	0208000a 	andeq	r0, r8, #10
    246c:	0d01007d 	stceq	0, cr0, [r1, #-500]	; 0xfffffe0c
    2470:	000f2701 	andeq	r2, pc, r1, lsl #14
    2474:	019f0100 	orrseq	r0, pc, r0, lsl #2
    2478:	08000ad4 	stmdaeq	r0, {r2, r4, r6, r7, r9, fp}
    247c:	08000ad6 	stmdaeq	r0, {r1, r2, r4, r6, r7, r9, fp}
    2480:	01007d02 	tsteq	r0, r2, lsl #26
    2484:	11fe010d 	mvnsne	r0, sp, lsl #2
    2488:	aa010000 	bge	42490 <__Stack_Size+0x42090>
    248c:	000ad601 	andeq	sp, sl, r1, lsl #12
    2490:	000ad808 	andeq	sp, sl, r8, lsl #16
    2494:	007d0208 	rsbseq	r0, sp, r8, lsl #4
    2498:	cf010d01 	svcgt	0x00010d01
    249c:	0100000f 	tsteq	r0, pc
    24a0:	0ad801b5 	beq	ff602b7c <SCS_BASE+0x1f5f4b7c>
    24a4:	0ada0800 	beq	ff6844ac <SCS_BASE+0x1f6764ac>
    24a8:	7d020800 	stcvc	8, cr0, [r2, #-0]
    24ac:	010d0100 	mrseq	r0, (UNDEF: 29)
    24b0:	00001071 	andeq	r1, r0, r1, ror r0
    24b4:	da01c001 	ble	724c0 <__Stack_Size+0x720c0>
    24b8:	dc08000a 	stcle	0, cr0, [r8], {10}
    24bc:	0208000a 	andeq	r0, r8, #10
    24c0:	0d01007d 	stceq	0, cr0, [r1, #-500]	; 0xfffffe0c
    24c4:	0010ce01 	andseq	ip, r0, r1, lsl #28
    24c8:	01cb0100 	biceq	r0, fp, r0, lsl #2
    24cc:	08000adc 	stmdaeq	r0, {r2, r3, r4, r6, r7, r9, fp}
    24d0:	08000ade 	stmdaeq	r0, {r1, r2, r3, r4, r6, r7, r9, fp}
    24d4:	01007d02 	tsteq	r0, r2, lsl #26
    24d8:	1156010d 	cmpne	r6, sp, lsl #2
    24dc:	d6010000 	strle	r0, [r1], -r0
    24e0:	000ade01 	andeq	sp, sl, r1, lsl #28
    24e4:	000ae008 	andeq	lr, sl, r8
    24e8:	007d0208 	rsbseq	r0, sp, r8, lsl #4
    24ec:	6c010d01 	stcvs	13, cr0, [r1], {1}
    24f0:	0100000d 	tsteq	r0, sp
    24f4:	0ae001e1 	beq	ff802c80 <SCS_BASE+0x1f7f4c80>
    24f8:	0ae20800 	beq	ff884500 <SCS_BASE+0x1f876500>
    24fc:	7d020800 	stcvc	8, cr0, [r2, #-0]
    2500:	010d0100 	mrseq	r0, (UNDEF: 29)
    2504:	00001029 	andeq	r1, r0, r9, lsr #32
    2508:	e201ec01 	and	lr, r1, #256	; 0x100
    250c:	e408000a 	str	r0, [r8], #-10
    2510:	0208000a 	andeq	r0, r8, #10
    2514:	0d01007d 	stceq	0, cr0, [r1, #-500]	; 0xfffffe0c
    2518:	00117e01 	andseq	r7, r1, r1, lsl #28
    251c:	01f70100 	mvnseq	r0, r0, lsl #2
    2520:	08000ae4 	stmdaeq	r0, {r2, r5, r6, r7, r9, fp}
    2524:	08000ae6 	stmdaeq	r0, {r1, r2, r5, r6, r7, r9, fp}
    2528:	01007d02 	tsteq	r0, r2, lsl #26
    252c:	0e24010e 	sufeqs	f0, f4, #0.5
    2530:	02010000 	andeq	r0, r1, #0
    2534:	0ae60101 	beq	ff982940 <SCS_BASE+0x1f974940>
    2538:	0ae80800 	beq	ffa04540 <SCS_BASE+0x1f9f6540>
    253c:	7d020800 	stcvc	8, cr0, [r2, #-0]
    2540:	010e0100 	mrseq	r0, (UNDEF: 30)
    2544:	00000ff9 	strdeq	r0, [r0], -r9
    2548:	01010d01 	tsteq	r1, r1, lsl #26
    254c:	08000ae8 	stmdaeq	r0, {r3, r5, r6, r7, r9, fp}
    2550:	08000aea 	stmdaeq	r0, {r1, r3, r5, r6, r7, r9, fp}
    2554:	01007d02 	tsteq	r0, r2, lsl #26
    2558:	1165010e 	cmnne	r5, lr, lsl #2
    255c:	18010000 	stmdane	r1, {}	; <UNPREDICTABLE>
    2560:	00000101 	andeq	r0, r0, r1, lsl #2
    2564:	00000000 	andeq	r0, r0, r0
    2568:	7d020000 	stcvc	0, cr0, [r2, #-0]
    256c:	010e0100 	mrseq	r0, (UNDEF: 30)
    2570:	00000dd7 	ldrdeq	r0, [r0], -r7
    2574:	01012301 	tsteq	r1, r1, lsl #6
	...
    2580:	01007d02 	tsteq	r0, r2, lsl #26
    2584:	0f95010e 	svceq	0x0095010e
    2588:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
    258c:	00000101 	andeq	r0, r0, r1, lsl #2
    2590:	00000000 	andeq	r0, r0, r0
    2594:	7d020000 	stcvc	0, cr0, [r2, #-0]
    2598:	010e0100 	mrseq	r0, (UNDEF: 30)
    259c:	0000113d 	andeq	r1, r0, sp, lsr r1
    25a0:	01013901 	tsteq	r1, r1, lsl #18
	...
    25ac:	01007d02 	tsteq	r0, r2, lsl #26
    25b0:	0dbe010e 	ldfeqs	f0, [lr, #56]!	; 0x38
    25b4:	44010000 	strmi	r0, [r1], #-0
    25b8:	00000101 	andeq	r0, r0, r1, lsl #2
    25bc:	00000000 	andeq	r0, r0, r0
    25c0:	7d020000 	stcvc	0, cr0, [r2, #-0]
    25c4:	010e0100 	mrseq	r0, (UNDEF: 30)
    25c8:	00001080 	andeq	r1, r0, r0, lsl #1
    25cc:	01014f01 	tsteq	r1, r1, lsl #30
	...
    25d8:	01007d02 	tsteq	r0, r2, lsl #26
    25dc:	11b2010e 			; <UNDEFINED> instruction: 0x11b2010e
    25e0:	5a010000 	bpl	425e8 <__Stack_Size+0x421e8>
    25e4:	00000101 	andeq	r0, r0, r1, lsl #2
    25e8:	00000000 	andeq	r0, r0, r0
    25ec:	7d020000 	stcvc	0, cr0, [r2, #-0]
    25f0:	010e0100 	mrseq	r0, (UNDEF: 30)
    25f4:	00000df0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    25f8:	01016501 	tsteq	r1, r1, lsl #10
    25fc:	08000aea 	stmdaeq	r0, {r1, r3, r5, r6, r7, r9, fp}
    2600:	08000aec 	stmdaeq	r0, {r2, r3, r5, r6, r7, r9, fp}
    2604:	01007d02 	tsteq	r0, r2, lsl #26
    2608:	0e7b010e 	rpweqe	f0, f3, #0.5
    260c:	71010000 	mrsvc	r0, (UNDEF: 1)
    2610:	0aec0101 	beq	ffb02a1c <SCS_BASE+0x1faf4a1c>
    2614:	0aee0800 	beq	ffb8461c <SCS_BASE+0x1fb7661c>
    2618:	7d020800 	stcvc	8, cr0, [r2, #-0]
    261c:	010f0100 	mrseq	r0, (UNDEF: 31)
    2620:	0000104a 	andeq	r1, r0, sl, asr #32
    2624:	01017d01 	tsteq	r1, r1, lsl #26
    2628:	08000aee 	stmdaeq	r0, {r1, r2, r3, r5, r6, r7, r9, fp}
    262c:	08000af2 	stmdaeq	r0, {r1, r4, r5, r6, r7, r9, fp}
    2630:	01007d02 	tsteq	r0, r2, lsl #26
    2634:	0000069e 	muleq	r0, lr, r6
    2638:	000af210 	andeq	pc, sl, r0, lsl r2	; <UNPREDICTABLE>
    263c:	0afa0108 	beq	ffe82a64 <SCS_BASE+0x1fe74a64>
    2640:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
    2644:	0010f201 	andseq	pc, r0, r1, lsl #4
    2648:	01890100 	orreq	r0, r9, r0, lsl #2
    264c:	000af201 	andeq	pc, sl, r1, lsl #4
    2650:	000af408 	andeq	pc, sl, r8, lsl #8
    2654:	007d0208 	rsbseq	r0, sp, r8, lsl #4
    2658:	ba010e01 	blt	45e64 <__Stack_Size+0x45a64>
    265c:	0100000e 	tsteq	r0, lr
    2660:	f4010194 	vst4.32	{d0,d2,d4,d6}, [r1 :64], r4
    2664:	f608000a 			; <UNDEFINED> instruction: 0xf608000a
    2668:	0208000a 	andeq	r0, r8, #10
    266c:	0e01007d 	mcreq	0, 0, r0, cr1, cr13, {3}
    2670:	000cc601 	andeq	ip, ip, r1, lsl #12
    2674:	019f0100 	orrseq	r0, pc, r0, lsl #2
    2678:	000af601 	andeq	pc, sl, r1, lsl #12
    267c:	000af808 	andeq	pc, sl, r8, lsl #16
    2680:	007d0208 	rsbseq	r0, sp, r8, lsl #4
    2684:	20010e01 	andcs	r0, r1, r1, lsl #28
    2688:	0100000d 	tsteq	r0, sp
    268c:	f80101aa 			; <UNDEFINED> instruction: 0xf80101aa
    2690:	fa08000a 	blx	2026c0 <__Stack_Size+0x2022c0>
    2694:	0208000a 	andeq	r0, r8, #10
    2698:	0e01007d 	mcreq	0, 0, r0, cr1, cr13, {3}
    269c:	00119f01 	andseq	r9, r1, r1, lsl #30
    26a0:	01b60100 			; <UNDEFINED> instruction: 0x01b60100
    26a4:	000afa01 	andeq	pc, sl, r1, lsl #20
    26a8:	000afc08 	andeq	pc, sl, r8, lsl #24
    26ac:	007d0208 	rsbseq	r0, sp, r8, lsl #4
    26b0:	e1010e01 	tst	r1, r1, lsl #28
    26b4:	0100000f 	tsteq	r0, pc
    26b8:	fc0101c2 	stc2	1, cr0, [r1], {194}	; 0xc2
    26bc:	fe08000a 	cdp2	0, 0, cr0, cr8, cr10, {0}
    26c0:	0208000a 	andeq	r0, r8, #10
    26c4:	0e01007d 	mcreq	0, 0, r0, cr1, cr13, {3}
    26c8:	000f8201 	andeq	r8, pc, r1, lsl #4
    26cc:	01cd0100 	biceq	r0, sp, r0, lsl #2
    26d0:	000afe01 	andeq	pc, sl, r1, lsl #28
    26d4:	000b0008 	andeq	r0, fp, r8
    26d8:	007d0208 	rsbseq	r0, sp, r8, lsl #4
    26dc:	ee011101 	adfs	f1, f1, f1
    26e0:	01000011 	tsteq	r0, r1, lsl r0
    26e4:	000101dc 	ldrdeq	r0, [r1], -ip
    26e8:	1408000b 	strne	r0, [r8], #-11
    26ec:	df08000b 	svcle	0x0008000b
    26f0:	01000009 	tsteq	r0, r9
    26f4:	00000778 	andeq	r0, r0, r8, ror r7
    26f8:	000b0c12 	andeq	r0, fp, r2, lsl ip
    26fc:	000b0408 	andeq	r0, fp, r8, lsl #8
    2700:	00076d00 	andeq	r6, r7, r0, lsl #26
    2704:	51011300 	mrspl	r1, SP_irq
    2708:	01133101 	tsteq	r3, r1, lsl #2
    270c:	4a400350 	bmi	1003454 <__Stack_Size+0x1003054>
    2710:	14100024 	ldrne	r0, [r0], #-36	; 0x24
    2714:	0108000b 	tsteq	r8, fp
    2718:	00000b24 	andeq	r0, r0, r4, lsr #22
    271c:	6b010e00 	blvs	45f24 <__Stack_Size+0x45b24>
    2720:	0100000e 	tsteq	r0, lr
    2724:	140101ef 	strne	r0, [r1], #-495	; 0x1ef
    2728:	1608000b 	strne	r0, [r8], -fp
    272c:	0208000b 	andeq	r0, r8, #11
    2730:	0e01007d 	mcreq	0, 0, r0, cr1, cr13, {3}
    2734:	00109901 	andseq	r9, r0, r1, lsl #18
    2738:	01fa0100 	mvnseq	r0, r0, lsl #2
    273c:	000b1601 	andeq	r1, fp, r1, lsl #12
    2740:	000b1808 	andeq	r1, fp, r8, lsl #16
    2744:	007d0208 	rsbseq	r0, sp, r8, lsl #4
    2748:	96010e01 	strls	r0, [r1], -r1, lsl #28
    274c:	0100000d 	tsteq	r0, sp
    2750:	18010205 	stmdane	r1, {r0, r2, r9}
    2754:	1a08000b 	bne	202788 <__Stack_Size+0x202388>
    2758:	0208000b 	andeq	r0, r8, #11
    275c:	0e01007d 	mcreq	0, 0, r0, cr1, cr13, {3}
    2760:	0010df01 	andseq	sp, r0, r1, lsl #30
    2764:	02100100 	andseq	r0, r0, #0
    2768:	000b1a01 	andeq	r1, fp, r1, lsl #20
    276c:	000b1c08 	andeq	r1, fp, r8, lsl #24
    2770:	007d0208 	rsbseq	r0, sp, r8, lsl #4
    2774:	b3010e01 	movwlt	r0, #7681	; 0x1e01
    2778:	0100000c 	tsteq	r0, ip
    277c:	1c01021b 	sfmne	f0, 4, [r1], {27}
    2780:	1e08000b 	cdpne	0, 0, cr0, cr8, cr11, {0}
    2784:	0208000b 	andeq	r0, r8, #11
    2788:	0e01007d 	mcreq	0, 0, r0, cr1, cr13, {3}
    278c:	0010a901 	andseq	sl, r0, r1, lsl #18
    2790:	02260100 	eoreq	r0, r6, #0
    2794:	000b1e01 	andeq	r1, fp, r1, lsl #28
    2798:	000b2008 	andeq	r2, fp, r8
    279c:	007d0208 	rsbseq	r0, sp, r8, lsl #4
    27a0:	3a010e01 	bcc	45fac <__Stack_Size+0x45bac>
    27a4:	01000010 	tsteq	r0, r0, lsl r0
    27a8:	20010231 	andcs	r0, r1, r1, lsr r2
    27ac:	2208000b 	andcs	r0, r8, #11
    27b0:	0208000b 	andeq	r0, r8, #11
    27b4:	0e01007d 	mcreq	0, 0, r0, cr1, cr13, {3}
    27b8:	00118f01 	andseq	r8, r1, r1, lsl #30
    27bc:	023c0100 	eorseq	r0, ip, #0
    27c0:	000b2201 	andeq	r2, fp, r1, lsl #4
    27c4:	000b2408 	andeq	r2, fp, r8, lsl #8
    27c8:	007d0208 	rsbseq	r0, sp, r8, lsl #4
    27cc:	bc011101 	stflts	f1, [r1], {1}
    27d0:	01000010 	tsteq	r0, r0, lsl r0
    27d4:	2401024d 	strcs	r0, [r1], #-589	; 0x24d
    27d8:	5808000b 	stmdapl	r8, {r0, r1, r3}
    27dc:	ff08000b 			; <UNDEFINED> instruction: 0xff08000b
    27e0:	01000009 	tsteq	r0, r9
    27e4:	00000875 	andeq	r0, r0, r5, ror r8
    27e8:	000b3012 	andeq	r3, fp, r2, lsl r0
    27ec:	000b2f08 	andeq	r2, fp, r8, lsl #30
    27f0:	00086100 	andeq	r6, r8, r0, lsl #2
    27f4:	51011300 	mrspl	r1, SP_irq
    27f8:	05250a03 	streq	r0, [r5, #-2563]!	; 0xa03
    27fc:	05500113 	ldrbeq	r0, [r0, #-275]	; 0x113
    2800:	0138000c 	teqeq	r8, ip
    2804:	3c140040 	ldccc	0, cr0, [r4], {64}	; 0x40
    2808:	5208000b 	andpl	r0, r8, #11
    280c:	1300000b 	movwne	r0, #11
    2810:	0c055001 	stceq	0, cr5, [r5], {1}
    2814:	40013800 	andmi	r3, r1, r0, lsl #16
    2818:	01110000 	tsteq	r1, r0
    281c:	0000120d 	andeq	r1, r0, sp, lsl #4
    2820:	01025d01 	tsteq	r2, r1, lsl #26
    2824:	08000b58 	stmdaeq	r0, {r3, r4, r6, r8, r9, fp}
    2828:	08000b94 	stmdaeq	r0, {r2, r4, r7, r8, r9, fp}
    282c:	00000a1f 	andeq	r0, r0, pc, lsl sl
    2830:	0008b201 	andeq	fp, r8, r1, lsl #4
    2834:	72731500 	rsbsvc	r1, r3, #0
    2838:	02620100 	rsbeq	r0, r2, #0
    283c:	0000003e 	andeq	r0, r0, lr, lsr r0
    2840:	010c0305 	tsteq	ip, r5, lsl #6
    2844:	66142000 	ldrvs	r2, [r4], -r0
    2848:	5208000b 	andpl	r0, r8, #11
    284c:	1300000b 	movwne	r0, #11
    2850:	74025001 	strvc	r5, [r2], #-1
    2854:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
    2858:	000ea801 	andeq	sl, lr, r1, lsl #16
    285c:	02730100 	rsbseq	r0, r3, #0
    2860:	000b9401 	andeq	r9, fp, r1, lsl #8
    2864:	000b9608 	andeq	r9, fp, r8, lsl #12
    2868:	007d0208 	rsbseq	r0, sp, r8, lsl #4
    286c:	0b010e01 	bleq	46078 <__Stack_Size+0x45c78>
    2870:	0100000d 	tsteq	r0, sp
    2874:	9601027f 			; <UNDEFINED> instruction: 0x9601027f
    2878:	9808000b 	stmdals	r8, {r0, r1, r3}
    287c:	0208000b 	andeq	r0, r8, #11
    2880:	0e01007d 	mcreq	0, 0, r0, cr1, cr13, {3}
    2884:	000d4501 	andeq	r4, sp, r1, lsl #10
    2888:	028a0100 	addeq	r0, sl, #0
    288c:	000b9801 	andeq	r9, fp, r1, lsl #16
    2890:	000b9a08 	andeq	r9, fp, r8, lsl #20
    2894:	007d0208 	rsbseq	r0, sp, r8, lsl #4
    2898:	a9010e01 	stmdbge	r1, {r0, r9, sl, fp}
    289c:	0100000d 	tsteq	r0, sp
    28a0:	9a010295 	bls	432fc <__Stack_Size+0x42efc>
    28a4:	9c08000b 	stcls	0, cr0, [r8], {11}
    28a8:	0208000b 	andeq	r0, r8, #11
    28ac:	0e01007d 	mcreq	0, 0, r0, cr1, cr13, {3}
    28b0:	00111001 	andseq	r1, r1, r1
    28b4:	02a00100 	adceq	r0, r0, #0
    28b8:	000b9c01 	andeq	r9, fp, r1, lsl #24
    28bc:	000b9e08 	andeq	r9, fp, r8, lsl #28
    28c0:	007d0208 	rsbseq	r0, sp, r8, lsl #4
    28c4:	6f010e01 	svcvs	0x00010e01
    28c8:	0100000f 	tsteq	r0, pc
    28cc:	9e0102ac 	cdpls	2, 0, cr0, cr1, cr12, {5}
    28d0:	a008000b 	andge	r0, r8, fp
    28d4:	0208000b 	andeq	r0, r8, #11
    28d8:	0e01007d 	mcreq	0, 0, r0, cr1, cr13, {3}
    28dc:	000ecd01 	andeq	ip, lr, r1, lsl #26
    28e0:	02b80100 	adcseq	r0, r8, #0
    28e4:	000ba001 	andeq	sl, fp, r1
    28e8:	000ba208 	andeq	sl, fp, r8, lsl #4
    28ec:	007d0208 	rsbseq	r0, sp, r8, lsl #4
    28f0:	59010e01 	stmdbpl	r1, {r0, r9, sl, fp}
    28f4:	0100000d 	tsteq	r0, sp
    28f8:	a20102c3 	andge	r0, r1, #805306380	; 0x3000000c
    28fc:	a408000b 	strge	r0, [r8], #-11
    2900:	0208000b 	andeq	r0, r8, #11
    2904:	0e01007d 	mcreq	0, 0, r0, cr1, cr13, {3}
    2908:	000f1701 	andeq	r1, pc, r1, lsl #14
    290c:	02ce0100 	sbceq	r0, lr, #0
    2910:	000ba401 	andeq	sl, fp, r1, lsl #8
    2914:	000ba608 	andeq	sl, fp, r8, lsl #12
    2918:	007d0208 	rsbseq	r0, sp, r8, lsl #4
    291c:	ae010e01 	cdpge	14, 0, cr0, cr1, cr1, {0}
    2920:	0100000f 	tsteq	r0, pc
    2924:	a60102d9 			; <UNDEFINED> instruction: 0xa60102d9
    2928:	a808000b 	stmdage	r8, {r0, r1, r3}
    292c:	0208000b 	andeq	r0, r8, #11
    2930:	0e01007d 	mcreq	0, 0, r0, cr1, cr13, {3}
    2934:	000e0201 	andeq	r0, lr, r1, lsl #4
    2938:	02e40100 	rsceq	r0, r4, #0
    293c:	000ba801 	andeq	sl, fp, r1, lsl #16
    2940:	000baa08 	andeq	sl, fp, r8, lsl #20
    2944:	007d0208 	rsbseq	r0, sp, r8, lsl #4
    2948:	cb010e01 	blgt	46154 <__Stack_Size+0x45d54>
    294c:	01000011 	tsteq	r0, r1, lsl r0
    2950:	aa0102ef 	bge	43514 <__Stack_Size+0x43114>
    2954:	ac08000b 	stcge	0, cr0, [r8], {11}
    2958:	0208000b 	andeq	r0, r8, #11
    295c:	0e01007d 	mcreq	0, 0, r0, cr1, cr13, {3}
    2960:	000e3501 	andeq	r3, lr, r1, lsl #10
    2964:	02fa0100 	rscseq	r0, sl, #0
    2968:	000bac01 	andeq	sl, fp, r1, lsl #24
    296c:	000bae08 	andeq	sl, fp, r8, lsl #28
    2970:	007d0208 	rsbseq	r0, sp, r8, lsl #4
    2974:	34010e01 	strcc	r0, [r1], #-3585	; 0xe01
    2978:	0100000d 	tsteq	r0, sp
    297c:	ae010305 	cdpge	3, 0, cr0, cr1, cr5, {0}
    2980:	b008000b 	andlt	r0, r8, fp
    2984:	0208000b 	andeq	r0, r8, #11
    2988:	0e01007d 	mcreq	0, 0, r0, cr1, cr13, {3}
    298c:	000fbe01 	andeq	fp, pc, r1, lsl #28
    2990:	03100100 	tsteq	r0, #0
    2994:	000bb001 	andeq	fp, fp, r1
    2998:	000bb208 	andeq	fp, fp, r8, lsl #4
    299c:	007d0208 	rsbseq	r0, sp, r8, lsl #4
    29a0:	e5010e01 	str	r0, [r1, #-3585]	; 0xe01
    29a4:	0100000e 	tsteq	r0, lr
    29a8:	b201031b 	andlt	r0, r1, #1811939328	; 0x6c000000
    29ac:	b408000b 	strlt	r0, [r8], #-11
    29b0:	0208000b 	andeq	r0, r8, #11
    29b4:	0e01007d 	mcreq	0, 0, r0, cr1, cr13, {3}
    29b8:	000e5b01 	andeq	r5, lr, r1, lsl #22
    29bc:	03260100 	teqeq	r6, #0
    29c0:	000bb401 	andeq	fp, fp, r1, lsl #8
    29c4:	000bb608 	andeq	fp, fp, r8, lsl #12
    29c8:	007d0208 	rsbseq	r0, sp, r8, lsl #4
    29cc:	44010e01 	strmi	r0, [r1], #-3585	; 0xe01
    29d0:	0100000f 	tsteq	r0, pc
    29d4:	b6010331 			; <UNDEFINED> instruction: 0xb6010331
    29d8:	b808000b 	stmdalt	r8, {r0, r1, r3}
    29dc:	0208000b 	andeq	r0, r8, #11
    29e0:	0e01007d 	mcreq	0, 0, r0, cr1, cr13, {3}
    29e4:	00112401 	andseq	r2, r1, r1, lsl #8
    29e8:	033c0100 	teqeq	ip, #0
    29ec:	000bb801 	andeq	fp, fp, r1, lsl #16
    29f0:	000bba08 	andeq	fp, fp, r8, lsl #20
    29f4:	007d0208 	rsbseq	r0, sp, r8, lsl #4
    29f8:	7d010e01 	stcvc	14, cr0, [r1, #-4]
    29fc:	0100000d 	tsteq	r0, sp
    2a00:	ba010347 	blt	43724 <__Stack_Size+0x43324>
    2a04:	bc08000b 	stclt	0, cr0, [r8], {11}
    2a08:	0208000b 	andeq	r0, r8, #11
    2a0c:	0e01007d 	mcreq	0, 0, r0, cr1, cr13, {3}
    2a10:	000cf001 	andeq	pc, ip, r1
    2a14:	03530100 	cmpeq	r3, #0
    2a18:	000bbc01 	andeq	fp, fp, r1, lsl #24
    2a1c:	000bbe08 	andeq	fp, fp, r8, lsl #28
    2a20:	007d0208 	rsbseq	r0, sp, r8, lsl #4
    2a24:	01891601 	orreq	r1, r9, r1, lsl #12
    2a28:	1d010000 	stcne	0, cr0, [r1, #-0]
    2a2c:	00000073 	andeq	r0, r0, r3, ror r0
    2a30:	62170101 	andsvs	r0, r7, #1073741824	; 0x40000000
    2a34:	9e000000 	cdpls	0, 0, cr0, cr0, cr0, {0}
    2a38:	1800000a 	stmdane	r0, {r1, r3}
    2a3c:	000000b3 	strheq	r0, [r0], -r3
    2a40:	190003ff 	stmdbne	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9}
    2a44:	00000029 	andeq	r0, r0, r9, lsr #32
    2a48:	ac024701 	stcge	7, cr4, [r2], {1}
    2a4c:	0100000a 	tsteq	r0, sl
    2a50:	0a8d0501 	beq	fe343e5c <SCS_BASE+0x1e335e5c>
    2a54:	9b190000 	blls	642a5c <__Stack_Size+0x64265c>
    2a58:	01000003 	tsteq	r0, r3
    2a5c:	0abf0248 	beq	fefc3384 <SCS_BASE+0x1efb5384>
    2a60:	01010000 	mrseq	r0, (UNDEF: 1)
    2a64:	00005005 	andeq	r5, r0, r5
    2a68:	095e1900 	ldmdbeq	lr, {r8, fp, ip}^
    2a6c:	4a010000 	bmi	42a74 <__Stack_Size+0x42674>
    2a70:	000ad202 	andeq	sp, sl, r2, lsl #4
    2a74:	05010100 	streq	r0, [r1, #-256]	; 0x100
    2a78:	00000062 	andeq	r0, r0, r2, rrx
    2a7c:	00006217 	andeq	r6, r0, r7, lsl r2
    2a80:	000ae700 	andeq	lr, sl, r0, lsl #14
    2a84:	00b31a00 	adcseq	r1, r3, r0, lsl #20
    2a88:	00ff0000 	rscseq	r0, pc, r0
    2a8c:	00069019 	andeq	r9, r6, r9, lsl r0
    2a90:	024b0100 	subeq	r0, fp, #0
    2a94:	00000af5 	strdeq	r0, [r0], -r5
    2a98:	d7050101 	strle	r0, [r5, -r1, lsl #2]
    2a9c:	1b00000a 	blne	2acc <__Stack_Size+0x26cc>
    2aa0:	00101c01 	andseq	r1, r0, r1, lsl #24
    2aa4:	01150100 	tsteq	r5, r0, lsl #2
    2aa8:	45011c01 	strmi	r1, [r1, #-3073]	; 0xc01
    2aac:	0400000e 	streq	r0, [r0], #-14
    2ab0:	010102fe 	strdeq	r0, [r1, -lr]
    2ab4:	00000b1e 	andeq	r0, r0, lr, lsl fp
    2ab8:	000b1e1d 	andeq	r1, fp, sp, lsl lr
    2abc:	00501d00 	subseq	r1, r0, r0, lsl #26
    2ac0:	1e000000 	cdpne	0, 0, cr0, cr0, cr0, {0}
    2ac4:	00031b04 	andeq	r1, r3, r4, lsl #22
    2ac8:	32011f00 	andcc	r1, r1, #0
    2acc:	01000006 	tsteq	r0, r6
    2ad0:	010101d9 	ldrdeq	r0, [r1, -r9]
    2ad4:	100a0120 	andne	r0, sl, r0, lsr #2
    2ad8:	f8050000 			; <UNDEFINED> instruction: 0xf8050000
    2adc:	0000a801 	andeq	sl, r0, r1, lsl #16
    2ae0:	0b4c0100 	bleq	1302ee8 <__Stack_Size+0x1302ae8>
    2ae4:	4c1d0000 	ldcmi	0, cr0, [sp], {-0}
    2ae8:	1d00000b 	stcne	0, cr0, [r0, #-44]	; 0xffffffd4
    2aec:	00000050 	andeq	r0, r0, r0, asr r0
    2af0:	01041e00 	tsteq	r4, r0, lsl #28
    2af4:	21000004 	tstcs	r0, r4
    2af8:	000e1201 	andeq	r1, lr, r1, lsl #4
    2afc:	01ed0500 	mvneq	r0, r0, lsl #10
    2b00:	00000050 	andeq	r0, r0, r0, asr r0
    2b04:	0b4c1d01 	bleq	1309f10 <__Stack_Size+0x1309b10>
    2b08:	00000000 	andeq	r0, r0, r0
    2b0c:	0000012a 	andeq	r0, r0, sl, lsr #2
    2b10:	05eb0002 	strbeq	r0, [fp, #2]!
    2b14:	01040000 	mrseq	r0, (UNDEF: 4)
    2b18:	000006d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    2b1c:	00121f01 	andseq	r1, r2, r1, lsl #30
    2b20:	0001f100 	andeq	pc, r1, r0, lsl #2
    2b24:	000a6f00 	andeq	r6, sl, r0, lsl #30
    2b28:	05040200 	streq	r0, [r4, #-512]	; 0x200
    2b2c:	00000812 	andeq	r0, r0, r2, lsl r8
    2b30:	e4050202 	str	r0, [r5], #-514	; 0x202
    2b34:	02000007 	andeq	r0, r0, #7
    2b38:	09c30601 	stmibeq	r3, {r0, r9, sl}^
    2b3c:	04020000 	streq	r0, [r2], #-0
    2b40:	00091f07 	andeq	r1, r9, r7, lsl #30
    2b44:	07020200 	streq	r0, [r2, -r0, lsl #4]
    2b48:	00000bbc 			; <UNDEFINED> instruction: 0x00000bbc
    2b4c:	00387503 	eorseq	r7, r8, r3, lsl #10
    2b50:	004a2902 	subeq	r2, sl, r2, lsl #18
    2b54:	01020000 	mrseq	r0, (UNDEF: 2)
    2b58:	0009c108 	andeq	ip, r9, r8, lsl #2
    2b5c:	07040200 	streq	r0, [r4, -r0, lsl #4]
    2b60:	00000916 	andeq	r0, r0, r6, lsl r9
    2b64:	00004004 	andeq	r4, r0, r4
    2b68:	00006800 	andeq	r6, r0, r0, lsl #16
    2b6c:	00510500 	subseq	r0, r1, r0, lsl #10
    2b70:	00110000 	andseq	r0, r1, r0
    2b74:	00124806 	andseq	r4, r2, r6, lsl #16
    2b78:	7a160100 	bvc	582f80 <__Stack_Size+0x582b80>
    2b7c:	01000000 	mrseq	r0, (UNDEF: 0)
    2b80:	273f0305 	ldrcs	r0, [pc, -r5, lsl #6]!
    2b84:	58070800 	stmdapl	r7, {fp}
    2b88:	04000000 	streq	r0, [r0], #-0
    2b8c:	00000040 	andeq	r0, r0, r0, asr #32
    2b90:	0000008f 	andeq	r0, r0, pc, lsl #1
    2b94:	00005105 	andeq	r5, r0, r5, lsl #2
    2b98:	06004200 	streq	r4, [r0], -r0, lsl #4
    2b9c:	000012a7 	andeq	r1, r0, r7, lsr #5
    2ba0:	00a13001 	adceq	r3, r1, r1
    2ba4:	05010000 	streq	r0, [r1, #-0]
    2ba8:	0026fc03 	eoreq	pc, r6, r3, lsl #24
    2bac:	007f0708 	rsbseq	r0, pc, r8, lsl #14
    2bb0:	40040000 	andmi	r0, r4, r0
    2bb4:	b6000000 	strlt	r0, [r0], -r0
    2bb8:	05000000 	streq	r0, [r0, #-0]
    2bbc:	00000051 	andeq	r0, r0, r1, asr r0
    2bc0:	6a060003 	bvs	182bd4 <__Stack_Size+0x1827d4>
    2bc4:	01000012 	tsteq	r0, r2, lsl r0
    2bc8:	0000c883 	andeq	ip, r0, r3, lsl #17
    2bcc:	03050100 	movweq	r0, #20736	; 0x5100
    2bd0:	080026f8 	stmdaeq	r0, {r3, r4, r5, r6, r7, r9, sl, sp}
    2bd4:	0000a607 	andeq	sl, r0, r7, lsl #12
    2bd8:	122a0600 	eorne	r0, sl, #0
    2bdc:	8b010000 	blhi	42be4 <__Stack_Size+0x427e4>
    2be0:	000000df 	ldrdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    2be4:	e6030501 	str	r0, [r3], -r1, lsl #10
    2be8:	07080026 	streq	r0, [r8, -r6, lsr #32]
    2bec:	00000058 	andeq	r0, r0, r8, asr r0
    2bf0:	00004004 	andeq	r4, r0, r4
    2bf4:	0000f400 	andeq	pc, r0, r0, lsl #8
    2bf8:	00510500 	subseq	r0, r1, r0, lsl #10
    2bfc:	00310000 	eorseq	r0, r1, r0
    2c00:	00128806 	andseq	r8, r2, r6, lsl #16
    2c04:	069e0100 	ldreq	r0, [lr], r0, lsl #2
    2c08:	01000001 	tsteq	r0, r1
    2c0c:	26b40305 	ldrtcs	r0, [r4], r5, lsl #6
    2c10:	e4070800 	str	r0, [r7], #-2048	; 0x800
    2c14:	04000000 	streq	r0, [r0], #-0
    2c18:	00000040 	andeq	r0, r0, r0, asr #32
    2c1c:	0000011b 	andeq	r0, r0, fp, lsl r1
    2c20:	00005105 	andeq	r5, r0, r5, lsl #2
    2c24:	06001900 	streq	r1, [r0], -r0, lsl #18
    2c28:	000012c9 	andeq	r1, r0, r9, asr #5
    2c2c:	010bb801 	tsteq	fp, r1, lsl #16
    2c30:	05010000 	streq	r0, [r1, #-0]
    2c34:	00000103 	andeq	r0, r0, r3, lsl #2
    2c38:	03b80020 			; <UNDEFINED> instruction: 0x03b80020
    2c3c:	00020000 	andeq	r0, r2, r0
    2c40:	0000063d 	andeq	r0, r0, sp, lsr r6
    2c44:	06d00104 	ldrbeq	r0, [r0], r4, lsl #2
    2c48:	f8010000 			; <UNDEFINED> instruction: 0xf8010000
    2c4c:	f1000012 	cps	#18
    2c50:	30000001 	andcc	r0, r0, r1
    2c54:	00000003 	andeq	r0, r0, r3
    2c58:	00000000 	andeq	r0, r0, r0
    2c5c:	b6000000 	strlt	r0, [r0], -r0
    2c60:	0200000a 	andeq	r0, r0, #10
    2c64:	08120504 	ldmdaeq	r2, {r2, r8, sl}
    2c68:	02020000 	andeq	r0, r2, #0
    2c6c:	0007e405 	andeq	lr, r7, r5, lsl #8
    2c70:	06010200 	streq	r0, [r1], -r0, lsl #4
    2c74:	000009c3 	andeq	r0, r0, r3, asr #19
    2c78:	32337503 	eorscc	r7, r3, #12582912	; 0xc00000
    2c7c:	49270200 	stmdbmi	r7!, {r9}
    2c80:	02000000 	andeq	r0, r0, #0
    2c84:	091f0704 	ldmdbeq	pc, {r2, r8, r9, sl}	; <UNPREDICTABLE>
    2c88:	75030000 	strvc	r0, [r3, #-0]
    2c8c:	02003631 	andeq	r3, r0, #51380224	; 0x3100000
    2c90:	00005b28 	andeq	r5, r0, r8, lsr #22
    2c94:	07020200 	streq	r0, [r2, -r0, lsl #4]
    2c98:	00000bbc 			; <UNDEFINED> instruction: 0x00000bbc
    2c9c:	00387503 	eorseq	r7, r8, r3, lsl #10
    2ca0:	006c2902 	rsbeq	r2, ip, r2, lsl #18
    2ca4:	01020000 	mrseq	r0, (UNDEF: 2)
    2ca8:	0009c108 	andeq	ip, r9, r8, lsl #2
    2cac:	04040400 	streq	r0, [r4], #-1024	; 0x400
    2cb0:	2f020000 	svccs	0x00020000
    2cb4:	0000007e 	andeq	r0, r0, lr, ror r0
    2cb8:	00004905 	andeq	r4, r0, r5, lsl #18
    2cbc:	02010600 	andeq	r0, r1, #0
    2cc0:	0000983a 	andeq	r9, r0, sl, lsr r8
    2cc4:	085a0700 	ldmdaeq	sl, {r8, r9, sl}^
    2cc8:	07000000 	streq	r0, [r0, -r0]
    2ccc:	00000247 	andeq	r0, r0, r7, asr #4
    2cd0:	ae040001 	cdpge	0, 0, cr0, cr4, cr1, {0}
    2cd4:	02000005 	andeq	r0, r0, #5
    2cd8:	0000833a 	andeq	r8, r0, sl, lsr r3
    2cdc:	07040200 	streq	r0, [r4, -r0, lsl #4]
    2ce0:	00000916 	andeq	r0, r0, r6, lsl r9
    2ce4:	1c030106 	stfnes	f0, [r3], {6}
    2ce8:	000000d1 	ldrdeq	r0, [r0], -r1
    2cec:	00041707 	andeq	r1, r4, r7, lsl #14
    2cf0:	20070100 	andcs	r0, r7, r0, lsl #2
    2cf4:	02000008 	andeq	r0, r0, #8
    2cf8:	0000b607 	andeq	fp, r0, r7, lsl #12
    2cfc:	a1070300 	mrsge	r0, SP_und
    2d00:	04000004 	streq	r0, [r0], #-4
    2d04:	0003b907 	andeq	fp, r3, r7, lsl #18
    2d08:	04000500 	streq	r0, [r0], #-1280	; 0x500
    2d0c:	0000073d 	andeq	r0, r0, sp, lsr r7
    2d10:	00aa2203 	adceq	r2, sl, r3, lsl #4
    2d14:	04080000 	streq	r0, [r8], #-0
    2d18:	00000062 	andeq	r0, r0, r2, rrx
    2d1c:	000a0b09 	andeq	r0, sl, r9, lsl #22
    2d20:	30050100 	andcc	r0, r5, r0, lsl #2
    2d24:	00000113 	andeq	r0, r0, r3, lsl r1
    2d28:	000a4d07 	andeq	r4, sl, r7, lsl #26
    2d2c:	cf070000 	svcgt	0x00070000
    2d30:	0100000b 	tsteq	r0, fp
    2d34:	00059b07 	andeq	r9, r5, r7, lsl #22
    2d38:	0f070200 	svceq	0x00070200
    2d3c:	0300000c 	movweq	r0, #12
    2d40:	00046407 	andeq	r6, r4, r7, lsl #8
    2d44:	a5070400 	strge	r0, [r7, #-1024]	; 0x400
    2d48:	05000009 	streq	r0, [r0, #-9]
    2d4c:	48010a00 	stmdami	r1, {r9, fp}
    2d50:	01000013 	tsteq	r0, r3, lsl r0
    2d54:	0bc00141 	bleq	ff003260 <SCS_BASE+0x1eff5260>
    2d58:	0bcc0800 	bleq	ff304d60 <SCS_BASE+0x1f2f6d60>
    2d5c:	7d020800 	stcvc	8, cr0, [r2, #-0]
    2d60:	010b0100 	mrseq	r0, (UNDEF: 27)
    2d64:	00001321 	andeq	r1, r0, r1, lsr #6
    2d68:	98017601 	stmdals	r1, {r0, r9, sl, ip, sp, lr}
    2d6c:	cc000000 	stcgt	0, cr0, [r0], {-0}
    2d70:	cc08000b 	stcgt	0, cr0, [r8], {11}
    2d74:	3f08000c 	svccc	0x0008000c
    2d78:	0100000a 	tsteq	r0, sl
    2d7c:	000001b9 			; <UNDEFINED> instruction: 0x000001b9
    2d80:	0003190c 	andeq	r1, r3, ip, lsl #18
    2d84:	dc760100 	ldflee	f0, [r6], #-0
    2d88:	6b000000 	blvs	2d90 <__Stack_Size+0x2990>
    2d8c:	0c00000a 	stceq	0, cr0, [r0], {10}
    2d90:	00003c5b 	andeq	r3, r0, fp, asr ip
    2d94:	00507601 	subseq	r7, r0, r1, lsl #12
    2d98:	0a890000 	beq	fe242da0 <SCS_BASE+0x1e234da0>
    2d9c:	030d0000 	movweq	r0, #53248	; 0xd000
    2da0:	01000013 	tsteq	r0, r3, lsl r0
    2da4:	00005078 	andeq	r5, r0, r8, ror r0
    2da8:	000aaa00 	andeq	sl, sl, r0, lsl #20
    2dac:	137d0d00 	cmnne	sp, #0
    2db0:	79010000 	stmdbvc	r1, {}	; <UNPREDICTABLE>
    2db4:	00000062 	andeq	r0, r0, r2, rrx
    2db8:	00000ae1 	andeq	r0, r0, r1, ror #21
    2dbc:	0003380d 	andeq	r3, r3, sp, lsl #16
    2dc0:	b97a0100 	ldmdblt	sl!, {r8}^
    2dc4:	16000001 	strne	r0, [r0], -r1
    2dc8:	0e00000b 	cdpeq	0, 0, cr0, cr0, cr11, {0}
    2dcc:	00000310 	andeq	r0, r0, r0, lsl r3
    2dd0:	0035400d 	eorseq	r4, r5, sp
    2dd4:	3e890100 	rmfcce	f0, f1, f0
    2dd8:	4c000000 	stcmi	0, cr0, [r0], {-0}
    2ddc:	0f00000b 	svceq	0x0000000b
    2de0:	08000c24 	stmdaeq	r0, {r2, r5, sl, fp}
    2de4:	0000033c 	andeq	r0, r0, ip, lsr r3
    2de8:	000c460f 	andeq	r4, ip, pc, lsl #12
    2dec:	00035908 	andeq	r5, r3, r8, lsl #18
    2df0:	05000000 	streq	r0, [r0, #-0]
    2df4:	000000d1 	ldrdeq	r0, [r0], -r1
    2df8:	12e70110 	rscne	r0, r7, #4
    2dfc:	59010000 	stmdbpl	r1, {}	; <UNPREDICTABLE>
    2e00:	000ccc01 	andeq	ip, ip, r1, lsl #24
    2e04:	000d2808 	andeq	r2, sp, r8, lsl #16
    2e08:	000b5f08 	andeq	r5, fp, r8, lsl #30
    2e0c:	02420100 	subeq	r0, r2, #0
    2e10:	e4110000 	ldr	r0, [r1], #-0
    2e14:	f208000c 	vhadd.s8	d0, d8, d12
    2e18:	1508000c 	strne	r0, [r8, #-12]
    2e1c:	12000002 	andne	r0, r0, #2
    2e20:	00071901 	andeq	r1, r7, r1, lsl #18
    2e24:	42670100 	rsbmi	r0, r7, #0
    2e28:	01000002 	tsteq	r0, r2
    2e2c:	000001f8 	strdeq	r0, [r0], -r8
    2e30:	e80f0013 	stmda	pc, {r0, r1, r4}	; <UNPREDICTABLE>
    2e34:	7a08000c 	bvc	202e6c <__Stack_Size+0x202a6c>
    2e38:	14000003 	strne	r0, [r0], #-3
    2e3c:	08000cf2 	stmdaeq	r0, {r1, r4, r5, r6, r7, sl, fp}
    2e40:	00000128 	andeq	r0, r0, r8, lsr #2
    2e44:	05500115 	ldrbeq	r0, [r0, #-277]	; 0x115
    2e48:	0006a503 	andeq	sl, r6, r3, lsl #10
    2e4c:	16000020 	strne	r0, [r0], -r0, lsr #32
    2e50:	08000cd6 	stmdaeq	r0, {r1, r2, r4, r6, r7, sl, fp}
    2e54:	0000038d 	andeq	r0, r0, sp, lsl #7
    2e58:	00000231 	andeq	r0, r0, r1, lsr r2
    2e5c:	05510115 	ldrbeq	r0, [r1, #-277]	; 0x115
    2e60:	0006a503 	andeq	sl, r6, r3, lsl #10
    2e64:	50011520 	andpl	r1, r1, r0, lsr #10
    2e68:	17003301 	strne	r3, [r0, -r1, lsl #6]
    2e6c:	08000d14 	stmdaeq	r0, {r2, r4, r8, sl, fp}
    2e70:	0003aa01 	andeq	sl, r3, r1, lsl #20
    2e74:	50011500 	andpl	r1, r1, r0, lsl #10
    2e78:	00003301 	andeq	r3, r0, r1, lsl #6
    2e7c:	69050418 	stmdbvs	r5, {r3, r4, sl}
    2e80:	1900746e 	stmdbne	r0, {r1, r2, r3, r5, r6, sl, ip, sp, lr}
    2e84:	00135801 	andseq	r5, r3, r1, lsl #16
    2e88:	01bd0100 			; <UNDEFINED> instruction: 0x01bd0100
	...
    2e94:	01007d02 	tsteq	r0, r2, lsl #26
    2e98:	00000274 	andeq	r0, r0, r4, ror r2
    2e9c:	0013651a 	andseq	r6, r3, sl, lsl r5
    2ea0:	3ec00100 	polccs	f0, f0, f0
    2ea4:	05000000 	streq	r0, [r0, #-0]
    2ea8:	00011403 	andeq	r1, r1, r3, lsl #8
    2eac:	621b0020 	andsvs	r0, fp, #32
    2eb0:	84000000 	strhi	r0, [r0], #-0
    2eb4:	1c000002 	stcne	0, cr0, [r0], {2}
    2eb8:	000000a3 	andeq	r0, r0, r3, lsr #1
    2ebc:	2b1d003f 	blcs	742fc0 <__Stack_Size+0x742bc0>
    2ec0:	0100000b 	tsteq	r0, fp
    2ec4:	00027421 	andeq	r7, r2, r1, lsr #8
    2ec8:	03050100 	movweq	r0, #20736	; 0x5100
    2ecc:	200006a5 	andcs	r0, r0, r5, lsr #13
    2ed0:	0000621b 	andeq	r6, r0, fp, lsl r2
    2ed4:	0002a100 	andeq	sl, r2, r0, lsl #2
    2ed8:	1f001e00 	svcne	0x00001e00
    2edc:	00000029 	andeq	r0, r0, r9, lsr #32
    2ee0:	02ae2401 	adceq	r2, lr, #16777216	; 0x1000000
    2ee4:	01010000 	mrseq	r0, (UNDEF: 1)
    2ee8:	00029605 	andeq	r9, r2, r5, lsl #12
    2eec:	039b1f00 	orrseq	r1, fp, #0
    2ef0:	25010000 	strcs	r0, [r1, #-0]
    2ef4:	000002c0 	andeq	r0, r0, r0, asr #5
    2ef8:	50050101 	andpl	r0, r5, r1, lsl #2
    2efc:	1f000000 	svcne	0x00000000
    2f00:	000002d1 	ldrdeq	r0, [r0], -r1
    2f04:	00732701 	rsbseq	r2, r3, r1, lsl #14
    2f08:	01010000 	mrseq	r0, (UNDEF: 1)
    2f0c:	000b7d1f 	andeq	r7, fp, pc, lsl sp
    2f10:	73270100 	teqvc	r7, #0
    2f14:	01000000 	mrseq	r0, (UNDEF: 0)
    2f18:	01121f01 	tsteq	r2, r1, lsl #30
    2f1c:	27010000 	strcs	r0, [r1, -r0]
    2f20:	00000073 	andeq	r0, r0, r3, ror r0
    2f24:	841f0101 	ldrhi	r0, [pc], #-257	; 2f2c <__Stack_Size+0x2b2c>
    2f28:	01000004 	tsteq	r0, r4
    2f2c:	00006228 	andeq	r6, r0, r8, lsr #4
    2f30:	1f010100 	svcne	0x00010100
    2f34:	000005ed 	andeq	r0, r0, sp, ror #11
    2f38:	00982901 	addseq	r2, r8, r1, lsl #18
    2f3c:	01010000 	mrseq	r0, (UNDEF: 1)
    2f40:	00036c1f 	andeq	r6, r3, pc, lsl ip
    2f44:	132a0100 	teqne	sl, #0
    2f48:	01000003 	tsteq	r0, r3
    2f4c:	003e0501 	eorseq	r0, lr, r1, lsl #10
    2f50:	2e1d0000 	cdpcs	0, 1, cr0, cr13, cr0, {0}
    2f54:	01000013 	tsteq	r0, r3, lsl r0
    2f58:	00006238 	andeq	r6, r0, r8, lsr r2
    2f5c:	03050100 	movweq	r0, #20736	; 0x5100
    2f60:	20000110 	andcs	r0, r0, r0, lsl r1
    2f64:	0008dd1d 	andeq	sp, r8, sp, lsl sp
    2f68:	c0580100 	subsgt	r0, r8, r0, lsl #2
    2f6c:	01000002 	tsteq	r0, r2
    2f70:	01120305 	tsteq	r2, r5, lsl #6
    2f74:	01202000 	teqeq	r0, r0
    2f78:	0000130f 	andeq	r1, r0, pc, lsl #6
    2f7c:	d101bd03 	tstle	r1, r3, lsl #26
    2f80:	01000000 	mrseq	r0, (UNDEF: 0)
    2f84:	00000359 	andeq	r0, r0, r9, asr r3
    2f88:	00003e21 	andeq	r3, r0, r1, lsr #28
    2f8c:	003e2100 	eorseq	r2, lr, r0, lsl #2
    2f90:	22000000 	andcs	r0, r0, #0
    2f94:	00097001 	andeq	r7, r9, r1
    2f98:	01330100 	teqeq	r3, r0, lsl #2
    2f9c:	00036d01 	andeq	r6, r3, r1, lsl #26
    2fa0:	036d2100 	cmneq	sp, #0
    2fa4:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    2fa8:	00037304 	andeq	r7, r3, r4, lsl #6
    2fac:	08010200 	stmdaeq	r1, {r9}
    2fb0:	000009ca 	andeq	r0, r0, sl, asr #19
    2fb4:	07190112 			; <UNDEFINED> instruction: 0x07190112
    2fb8:	67010000 	strvs	r0, [r1, -r0]
    2fbc:	00000242 	andeq	r0, r0, r2, asr #4
    2fc0:	00038d01 	andeq	r8, r3, r1, lsl #26
    2fc4:	20001300 	andcs	r1, r0, r0, lsl #6
    2fc8:	00133b01 	andseq	r3, r3, r1, lsl #22
    2fcc:	011e0400 	tsteq	lr, r0, lsl #8
    2fd0:	0000003e 	andeq	r0, r0, lr, lsr r0
    2fd4:	0003aa01 	andeq	sl, r3, r1, lsl #20
    2fd8:	00622100 	rsbeq	r2, r2, r0, lsl #2
    2fdc:	dc210000 	stcle	0, cr0, [r1], #-0
    2fe0:	00000000 	andeq	r0, r0, r0
    2fe4:	13700123 	cmnne	r0, #-1073741816	; 0xc0000008
    2fe8:	72060000 	andvc	r0, r6, #0
    2fec:	21010102 	tstcs	r1, r2, lsl #2
    2ff0:	00000062 	andeq	r0, r0, r2, rrx
    2ff4:	02500000 	subseq	r0, r0, #0
    2ff8:	00020000 	andeq	r0, r2, r0
    2ffc:	0000082d 	andeq	r0, r0, sp, lsr #16
    3000:	06d00104 	ldrbeq	r0, [r0], r4, lsl #2
    3004:	34010000 	strcc	r0, [r1], #-0
    3008:	f1000014 	cps	#20
    300c:	58000001 	stmdapl	r0, {r0}
    3010:	00000003 	andeq	r0, r0, r3
    3014:	00000000 	andeq	r0, r0, r0
    3018:	eb000000 	bl	3020 <__Stack_Size+0x2c20>
    301c:	0200000b 	andeq	r0, r0, #11
    3020:	08120504 	ldmdaeq	r2, {r2, r8, sl}
    3024:	02020000 	andeq	r0, r2, #0
    3028:	0007e405 	andeq	lr, r7, r5, lsl #8
    302c:	06010200 	streq	r0, [r1], -r0, lsl #4
    3030:	000009c3 	andeq	r0, r0, r3, asr #19
    3034:	1f070402 	svcne	0x00070402
    3038:	03000009 	movweq	r0, #9
    303c:	00363175 	eorseq	r3, r6, r5, ror r1
    3040:	00502802 	subseq	r2, r0, r2, lsl #16
    3044:	02020000 	andeq	r0, r2, #0
    3048:	000bbc07 	andeq	fp, fp, r7, lsl #24
    304c:	38750300 	ldmdacc	r5!, {r8, r9}^
    3050:	61290200 	teqvs	r9, r0, lsl #4
    3054:	02000000 	andeq	r0, r0, #0
    3058:	09c10801 	stmibeq	r1, {r0, fp}^
    305c:	04020000 	streq	r0, [r2], #-0
    3060:	00091607 	andeq	r1, r9, r7, lsl #12
    3064:	57040400 	strpl	r0, [r4, -r0, lsl #8]
    3068:	05000000 	streq	r0, [r0, #-0]
    306c:	000013e9 	andeq	r1, r0, r9, ror #7
    3070:	9a300301 	bls	c03c7c <__Stack_Size+0xc0387c>
    3074:	06000000 	streq	r0, [r0], -r0
    3078:	000013fd 	strdeq	r1, [r0], -sp
    307c:	14820600 	strne	r0, [r2], #1536	; 0x600
    3080:	06010000 	streq	r0, [r1], -r0
    3084:	00001426 	andeq	r1, r0, r6, lsr #8
    3088:	14740602 	ldrbtne	r0, [r4], #-1538	; 0x602
    308c:	00030000 	andeq	r0, r3, r0
    3090:	0013ea07 	andseq	lr, r3, r7, lsl #20
    3094:	75370300 	ldrvc	r0, [r7, #-768]!	; 0x300
    3098:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    309c:	00006f01 	andeq	r6, r0, r1, lsl #30
    30a0:	0000b500 	andeq	fp, r0, r0, lsl #10
    30a4:	00450900 	subeq	r0, r5, r0, lsl #18
    30a8:	04000000 	streq	r0, [r0], #-0
    30ac:	0000a504 	andeq	sl, r0, r4, lsl #10
    30b0:	138b0a00 	orrne	r0, fp, #0
    30b4:	03300000 	teqeq	r0, #0
    30b8:	0001707f 	andeq	r7, r1, pc, ror r0
    30bc:	29670b00 	stmdbcs	r7!, {r8, r9, fp}^
    30c0:	81030000 	mrshi	r0, (UNDEF: 3)
    30c4:	00000172 	andeq	r0, r0, r2, ror r1
    30c8:	0b002302 	bleq	bcd8 <__Stack_Size+0xb8d8>
    30cc:	000016b8 			; <UNDEFINED> instruction: 0x000016b8
    30d0:	01728203 	cmneq	r2, r3, lsl #4
    30d4:	23020000 	movwcs	r0, #8192	; 0x2000
    30d8:	145b0b04 	ldrbne	r0, [fp], #-2820	; 0xb04
    30dc:	85030000 	strhi	r0, [r3, #-0]
    30e0:	00000172 	andeq	r0, r0, r2, ror r1
    30e4:	0b082302 	bleq	20bcf4 <__Stack_Size+0x20b8f4>
    30e8:	00001409 	andeq	r1, r0, r9, lsl #8
    30ec:	01728603 	cmneq	r2, r3, lsl #12
    30f0:	23020000 	movwcs	r0, #8192	; 0x2000
    30f4:	13980b0c 	orrsne	r0, r8, #12288	; 0x3000
    30f8:	98030000 	stmdals	r3, {}	; <UNPREDICTABLE>
    30fc:	00000188 	andeq	r0, r0, r8, lsl #3
    3100:	0b102302 	bleq	40bd10 <__Stack_Size+0x40b910>
    3104:	000013c0 	andeq	r1, r0, r0, asr #7
    3108:	0188a303 	orreq	sl, r8, r3, lsl #6
    310c:	23020000 	movwcs	r0, #8192	; 0x2000
    3110:	143f0b14 	ldrtne	r0, [pc], #-2836	; 3118 <__Stack_Size+0x2d18>
    3114:	ad030000 	stcge	0, cr0, [r3, #-0]
    3118:	000001a3 	andeq	r0, r0, r3, lsr #3
    311c:	0b182302 	bleq	60bd2c <__Stack_Size+0x60b92c>
    3120:	00001684 	andeq	r1, r0, r4, lsl #13
    3124:	00b5af03 	adcseq	sl, r5, r3, lsl #30
    3128:	23020000 	movwcs	r0, #8192	; 0x2000
    312c:	19c70b1c 	stmibne	r7, {r2, r3, r4, r8, r9, fp}^
    3130:	b0030000 	andlt	r0, r3, r0
    3134:	000000b5 	strheq	r0, [r0], -r5
    3138:	0b202302 	bleq	80bd48 <__Stack_Size+0x80b948>
    313c:	000018c5 	andeq	r1, r0, r5, asr #17
    3140:	00b5b103 	adcseq	fp, r5, r3, lsl #2
    3144:	23020000 	movwcs	r0, #8192	; 0x2000
    3148:	13a90b24 			; <UNDEFINED> instruction: 0x13a90b24
    314c:	b5030000 	strlt	r0, [r3, #-0]
    3150:	000001a9 	andeq	r0, r0, r9, lsr #3
    3154:	0b282302 	bleq	a0bd64 <__Stack_Size+0xa0b964>
    3158:	0000372f 	andeq	r3, r0, pc, lsr #14
    315c:	0057b703 	subseq	fp, r7, r3, lsl #14
    3160:	23020000 	movwcs	r0, #8192	; 0x2000
    3164:	010c002c 	tsteq	ip, ip, lsr #32
    3168:	01700404 	cmneq	r0, r4, lsl #8
    316c:	01080000 	mrseq	r0, (UNDEF: 8)
    3170:	0000009a 	muleq	r0, sl, r0
    3174:	00000188 	andeq	r0, r0, r8, lsl #3
    3178:	00005709 	andeq	r5, r0, r9, lsl #14
    317c:	04040000 	streq	r0, [r4], #-0
    3180:	00000178 	andeq	r0, r0, r8, ror r1
    3184:	009a0108 	addseq	r0, sl, r8, lsl #2
    3188:	01a30000 			; <UNDEFINED> instruction: 0x01a30000
    318c:	57090000 	strpl	r0, [r9, -r0]
    3190:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
    3194:	00000057 	andeq	r0, r0, r7, asr r0
    3198:	8e040400 	cfcpyshi	mvf0, mvf4
    319c:	0d000001 	stceq	0, cr0, [r0, #-4]
    31a0:	138c0704 	orrne	r0, ip, #1048576	; 0x100000
    31a4:	b9030000 	stmdblt	r3, {}	; <UNPREDICTABLE>
    31a8:	000000bb 	strheq	r0, [r0], -fp
    31ac:	101c010e 	andsne	r0, ip, lr, lsl #2
    31b0:	3e010000 	cdpcc	0, 0, cr0, cr1, cr0, {0}
    31b4:	000d2801 	andeq	r2, sp, r1, lsl #16
    31b8:	000db008 	andeq	fp, sp, r8
    31bc:	000b7f08 	andeq	r7, fp, r8, lsl #30
    31c0:	01da0100 	bicseq	r0, sl, r0, lsl #2
    31c4:	5e0f0000 	cdppl	0, 0, cr0, cr15, cr0, {0}
    31c8:	4908000d 	stmdbmi	r8, {r0, r2, r3}
    31cc:	00000002 	andeq	r0, r0, r2
    31d0:	0013e310 	andseq	lr, r3, r0, lsl r3
    31d4:	ec1a0100 	ldfs	f0, [sl], {-0}
    31d8:	01000001 	tsteq	r0, r1
    31dc:	06e60305 	strbteq	r0, [r6], r5, lsl #6
    31e0:	45112000 	ldrmi	r2, [r1, #-0]
    31e4:	12000000 	andne	r0, r0, #0
    31e8:	000013d3 	ldrdeq	r1, [r0], -r3
    31ec:	01abee03 			; <UNDEFINED> instruction: 0x01abee03
    31f0:	01010000 	mrseq	r0, (UNDEF: 1)
    31f4:	0013f110 	andseq	pc, r3, r0, lsl r1	; <UNPREDICTABLE>
    31f8:	101b0100 	andsne	r0, fp, r0, lsl #2
    31fc:	01000002 	tsteq	r0, r2
    3200:	01180305 	tsteq	r8, r5, lsl #6
    3204:	57112000 	ldrpl	r2, [r1, -r0]
    3208:	13000000 	movwne	r0, #0
    320c:	00000172 	andeq	r0, r0, r2, ror r1
    3210:	00000225 	andeq	r0, r0, r5, lsr #4
    3214:	00006814 	andeq	r6, r0, r4, lsl r8
    3218:	10000600 	andne	r0, r0, r0, lsl #12
    321c:	0000141c 	andeq	r1, r0, ip, lsl r4
    3220:	02152501 	andseq	r2, r5, #4194304	; 0x400000
    3224:	05010000 	streq	r0, [r1, #-0]
    3228:	00003803 	andeq	r3, r0, r3, lsl #16
    322c:	13b51020 			; <UNDEFINED> instruction: 0x13b51020
    3230:	30010000 	andcc	r0, r1, r0
    3234:	00000215 	andeq	r0, r0, r5, lsl r2
    3238:	1c030501 	cfstr32ne	mvfx0, [r3], {1}
    323c:	15200000 	strne	r0, [r0, #-0]!
    3240:	00146d01 	andseq	r6, r4, r1, lsl #26
    3244:	011a0400 	tsteq	sl, r0, lsl #8
    3248:	0c400001 	mcrreq	0, 0, r0, r0, cr1
    324c:	00020000 	andeq	r0, r2, r0
    3250:	00000938 	andeq	r0, r0, r8, lsr r9
    3254:	06d00104 	ldrbeq	r0, [r0], r4, lsl #2
    3258:	2a010000 	bcs	43260 <__Stack_Size+0x42e60>
    325c:	f1000015 	cps	#21
    3260:	68000001 	stmdavs	r0, {r0}
    3264:	00000003 	andeq	r0, r0, r3
    3268:	00000000 	andeq	r0, r0, r0
    326c:	7f000000 	svcvc	0x00000000
    3270:	0200000c 	andeq	r0, r0, #12
    3274:	08120504 	ldmdaeq	r2, {r2, r8, sl}
    3278:	02020000 	andeq	r0, r2, #0
    327c:	0007e405 	andeq	lr, r7, r5, lsl #8
    3280:	06010200 	streq	r0, [r1], -r0, lsl #4
    3284:	000009c3 	andeq	r0, r0, r3, asr #19
    3288:	32337503 	eorscc	r7, r3, #12582912	; 0xc00000
    328c:	49270200 	stmdbmi	r7!, {r9}
    3290:	02000000 	andeq	r0, r0, #0
    3294:	091f0704 	ldmdbeq	pc, {r2, r8, r9, sl}	; <UNPREDICTABLE>
    3298:	75030000 	strvc	r0, [r3, #-0]
    329c:	02003631 	andeq	r3, r0, #51380224	; 0x3100000
    32a0:	00005b28 	andeq	r5, r0, r8, lsr #22
    32a4:	07020200 	streq	r0, [r2, -r0, lsl #4]
    32a8:	00000bbc 			; <UNDEFINED> instruction: 0x00000bbc
    32ac:	00387503 	eorseq	r7, r8, r3, lsl #10
    32b0:	006c2902 	rsbeq	r2, ip, r2, lsl #18
    32b4:	01020000 	mrseq	r0, (UNDEF: 2)
    32b8:	0009c108 	andeq	ip, r9, r8, lsl #2
    32bc:	07040200 	streq	r0, [r4, -r0, lsl #4]
    32c0:	00000916 	andeq	r0, r0, r6, lsl r9
    32c4:	0015ec04 	andseq	lr, r5, r4, lsl #24
    32c8:	16040100 	strne	r0, [r4], -r0, lsl #2
    32cc:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    32d0:	00176a05 	andseq	r6, r7, r5, lsl #20
    32d4:	85050000 	strhi	r0, [r5, #-0]
    32d8:	01000018 	tsteq	r0, r8, lsl r0
    32dc:	00157705 	andseq	r7, r5, r5, lsl #14
    32e0:	db050200 	blle	143ae8 <__Stack_Size+0x1436e8>
    32e4:	03000019 	movweq	r0, #25
    32e8:	14c40600 	strbne	r0, [r4], #1536	; 0x600
    32ec:	03080000 	movweq	r0, #32768	; 0x8000
    32f0:	0000c827 	andeq	ip, r0, r7, lsr #16
    32f4:	17330700 	ldrne	r0, [r3, -r0, lsl #14]!
    32f8:	29030000 	stmdbcs	r3, {}	; <UNPREDICTABLE>
    32fc:	000000c8 	andeq	r0, r0, r8, asr #1
    3300:	07002302 	streq	r2, [r0, -r2, lsl #6]
    3304:	000016be 			; <UNDEFINED> instruction: 0x000016be
    3308:	00502a03 	subseq	r2, r0, r3, lsl #20
    330c:	23020000 	movwcs	r0, #8192	; 0x2000
    3310:	04080004 	streq	r0, [r8], #-4
    3314:	00000062 	andeq	r0, r0, r2, rrx
    3318:	0017b509 	andseq	fp, r7, r9, lsl #10
    331c:	9f2c0300 	svcls	0x002c0300
    3320:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
    3324:	000017b4 			; <UNDEFINED> instruction: 0x000017b4
    3328:	00e42c03 	rsceq	r2, r4, r3, lsl #24
    332c:	04080000 	streq	r0, [r8], #-0
    3330:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    3334:	0013e904 	andseq	lr, r3, r4, lsl #18
    3338:	30030100 	andcc	r0, r3, r0, lsl #2
    333c:	0000010f 	andeq	r0, r0, pc, lsl #2
    3340:	0013fd05 	andseq	pc, r3, r5, lsl #26
    3344:	82050000 	andhi	r0, r5, #0
    3348:	01000014 	tsteq	r0, r4, lsl r0
    334c:	00142605 	andseq	r2, r4, r5, lsl #12
    3350:	74050200 	strvc	r0, [r5], #-512	; 0x200
    3354:	03000014 	movweq	r0, #20
    3358:	13ea0900 	mvnne	r0, #0
    335c:	37030000 	strcc	r0, [r3, -r0]
    3360:	000000ea 	andeq	r0, r0, sl, ror #1
    3364:	00182a06 	andseq	r2, r8, r6, lsl #20
    3368:	3b030c00 	blcc	c6370 <__Stack_Size+0xc5f70>
    336c:	0000015f 	andeq	r0, r0, pc, asr r1
    3370:	0015a007 	andseq	sl, r5, r7
    3374:	50530300 	subspl	r0, r3, r0, lsl #6
    3378:	02000000 	andeq	r0, r0, #0
    337c:	76070023 	strvc	r0, [r7], -r3, lsr #32
    3380:	03000019 	movweq	r0, #25
    3384:	00005054 	andeq	r5, r0, r4, asr r0
    3388:	02230200 	eoreq	r0, r3, #0
    338c:	00373207 	eorseq	r3, r7, r7, lsl #4
    3390:	50550300 	subspl	r0, r5, r0, lsl #6
    3394:	02000000 	andeq	r0, r0, #0
    3398:	99070423 	stmdbls	r7, {r0, r1, r5, sl}
    339c:	03000018 	movweq	r0, #24
    33a0:	00016f56 	andeq	r6, r1, r6, asr pc
    33a4:	08230200 	stmdaeq	r3!, {r9}
    33a8:	c8010a00 	stmdagt	r1, {r9, fp}
    33ac:	6f000000 	svcvs	0x00000000
    33b0:	0b000001 	bleq	33bc <__Stack_Size+0x2fbc>
    33b4:	00000050 	andeq	r0, r0, r0, asr r0
    33b8:	5f040800 	svcpl	0x00040800
    33bc:	09000001 	stmdbeq	r0, {r0}
    33c0:	0000182b 	andeq	r1, r0, fp, lsr #16
    33c4:	011a5703 	tsteq	sl, r3, lsl #14
    33c8:	70060000 	andvc	r0, r6, r0
    33cc:	02000018 	andeq	r0, r0, #24
    33d0:	01a95b03 			; <UNDEFINED> instruction: 0x01a95b03
    33d4:	98070000 	stmdals	r7, {}	; <UNPREDICTABLE>
    33d8:	03000016 	movweq	r0, #22
    33dc:	0000625d 	andeq	r6, r0, sp, asr r2
    33e0:	00230200 	eoreq	r0, r3, r0, lsl #4
    33e4:	0017c407 	andseq	ip, r7, r7, lsl #8
    33e8:	625e0300 	subsvs	r0, lr, #0
    33ec:	02000000 	andeq	r0, r0, #0
    33f0:	09000123 	stmdbeq	r0, {r0, r1, r5, r8}
    33f4:	00001871 	andeq	r1, r0, r1, ror r8
    33f8:	01806003 	orreq	r6, r0, r3
    33fc:	420c0000 	andmi	r0, ip, #0
    3400:	03020057 	movweq	r0, #8279	; 0x2057
    3404:	0001dc65 	andeq	sp, r1, r5, ror #24
    3408:	62620d00 	rsbvs	r0, r2, #0
    340c:	67030031 	smladxvs	r3, r1, r0, r0
    3410:	00000062 	andeq	r0, r0, r2, rrx
    3414:	0d002302 	stceq	3, cr2, [r0, #-8]
    3418:	00306262 	eorseq	r6, r0, r2, ror #4
    341c:	00626803 	rsbeq	r6, r2, r3, lsl #16
    3420:	23020000 	movwcs	r0, #8192	; 0x2000
    3424:	020e0001 	andeq	r0, lr, #1
    3428:	01f86203 	mvnseq	r6, r3, lsl #4
    342c:	770f0000 	strvc	r0, [pc, -r0]
    3430:	50640300 	rsbpl	r0, r4, r0, lsl #6
    3434:	0f000000 	svceq	0x00000000
    3438:	03007762 	movweq	r7, #1890	; 0x762
    343c:	0001b46a 	andeq	fp, r1, sl, ror #8
    3440:	eb090000 	bl	243448 <__Stack_Size+0x243048>
    3444:	03000019 	movweq	r0, #25
    3448:	0001dc6b 	andeq	sp, r1, fp, ror #24
    344c:	151d0600 	ldrne	r0, [sp, #-1536]	; 0x600
    3450:	031c0000 	tsteq	ip, #0
    3454:	0002aa6d 	andeq	sl, r2, sp, ror #20
    3458:	18d90700 	ldmne	r9, {r8, r9, sl}^
    345c:	6f030000 	svcvs	0x00030000
    3460:	00000062 	andeq	r0, r0, r2, rrx
    3464:	07002302 	streq	r2, [r0, -r2, lsl #6]
    3468:	0000148c 	andeq	r1, r0, ip, lsl #9
    346c:	00627003 	rsbeq	r7, r2, r3
    3470:	23020000 	movwcs	r0, #8192	; 0x2000
    3474:	16680701 	strbtne	r0, [r8], -r1, lsl #14
    3478:	71030000 	mrsvc	r0, (UNDEF: 3)
    347c:	000001f8 	strdeq	r0, [r0], -r8
    3480:	07022302 	streq	r2, [r2, -r2, lsl #6]
    3484:	00001543 	andeq	r1, r0, r3, asr #10
    3488:	01f87203 	mvnseq	r7, r3, lsl #4
    348c:	23020000 	movwcs	r0, #8192	; 0x2000
    3490:	17480704 	strbne	r0, [r8, -r4, lsl #14]
    3494:	73030000 	movwvc	r0, #12288	; 0x3000
    3498:	000001f8 	strdeq	r0, [r0], -r8
    349c:	07062302 	streq	r2, [r6, -r2, lsl #6]
    34a0:	00001878 	andeq	r1, r0, r8, ror r8
    34a4:	00627503 	rsbeq	r7, r2, r3, lsl #10
    34a8:	23020000 	movwcs	r0, #8192	; 0x2000
    34ac:	19660708 	stmdbne	r6!, {r3, r8, r9, sl}^
    34b0:	76030000 	strvc	r0, [r3], -r0
    34b4:	00000062 	andeq	r0, r0, r2, rrx
    34b8:	07092302 	streq	r2, [r9, -r2, lsl #6]
    34bc:	00001754 	andeq	r1, r0, r4, asr r7
    34c0:	00627703 	rsbeq	r7, r2, r3, lsl #14
    34c4:	23020000 	movwcs	r0, #8192	; 0x2000
    34c8:	17a2070a 	strne	r0, [r2, sl, lsl #14]!
    34cc:	78030000 	stmdavc	r3, {}	; <UNPREDICTABLE>
    34d0:	00000062 	andeq	r0, r0, r2, rrx
    34d4:	070b2302 	streq	r2, [fp, -r2, lsl #6]
    34d8:	00001811 	andeq	r1, r0, r1, lsl r8
    34dc:	00627903 	rsbeq	r7, r2, r3, lsl #18
    34e0:	23020000 	movwcs	r0, #8192	; 0x2000
    34e4:	194a070c 	stmdbne	sl, {r2, r3, r8, r9, sl}^
    34e8:	7c030000 	stcvc	0, cr0, [r3], {-0}
    34ec:	00000175 	andeq	r0, r0, r5, ror r1
    34f0:	00102302 	andseq	r2, r0, r2, lsl #6
    34f4:	00151e09 	andseq	r1, r5, r9, lsl #28
    34f8:	037d0300 	cmneq	sp, #0
    34fc:	06000002 	streq	r0, [r0], -r2
    3500:	0000138b 	andeq	r1, r0, fp, lsl #7
    3504:	6a7f0330 	bvs	1fc41cc <__Stack_Size+0x1fc3dcc>
    3508:	07000003 	streq	r0, [r0, -r3]
    350c:	00002967 	andeq	r2, r0, r7, ror #18
    3510:	036c8103 	cmneq	ip, #-1073741824	; 0xc0000000
    3514:	23020000 	movwcs	r0, #8192	; 0x2000
    3518:	16b80700 	ldrtne	r0, [r8], r0, lsl #14
    351c:	82030000 	andhi	r0, r3, #0
    3520:	0000036c 	andeq	r0, r0, ip, ror #6
    3524:	07042302 	streq	r2, [r4, -r2, lsl #6]
    3528:	0000145b 	andeq	r1, r0, fp, asr r4
    352c:	036c8503 	cmneq	ip, #12582912	; 0xc00000
    3530:	23020000 	movwcs	r0, #8192	; 0x2000
    3534:	14090708 	strne	r0, [r9], #-1800	; 0x708
    3538:	86030000 	strhi	r0, [r3], -r0
    353c:	0000036c 	andeq	r0, r0, ip, ror #6
    3540:	070c2302 	streq	r2, [ip, -r2, lsl #6]
    3544:	00001398 	muleq	r0, r8, r3
    3548:	03829803 	orreq	r9, r2, #196608	; 0x30000
    354c:	23020000 	movwcs	r0, #8192	; 0x2000
    3550:	13c00710 	bicne	r0, r0, #4194304	; 0x400000
    3554:	a3030000 	movwge	r0, #12288	; 0x3000
    3558:	00000382 	andeq	r0, r0, r2, lsl #7
    355c:	07142302 	ldreq	r2, [r4, -r2, lsl #6]
    3560:	0000143f 	andeq	r1, r0, pc, lsr r4
    3564:	039dad03 	orrseq	sl, sp, #192	; 0xc0
    3568:	23020000 	movwcs	r0, #8192	; 0x2000
    356c:	16840718 	pkhbtne	r0, r4, r8, lsl #14
    3570:	af030000 	svcge	0x00030000
    3574:	0000016f 	andeq	r0, r0, pc, ror #2
    3578:	071c2302 	ldreq	r2, [ip, -r2, lsl #6]
    357c:	000019c7 	andeq	r1, r0, r7, asr #19
    3580:	016fb003 	cmneq	pc, r3
    3584:	23020000 	movwcs	r0, #8192	; 0x2000
    3588:	18c50720 	stmiane	r5, {r5, r8, r9, sl}^
    358c:	b1030000 	mrslt	r0, (UNDEF: 3)
    3590:	0000016f 	andeq	r0, r0, pc, ror #2
    3594:	07242302 	streq	r2, [r4, -r2, lsl #6]!
    3598:	000013a9 	andeq	r1, r0, r9, lsr #7
    359c:	03a3b503 			; <UNDEFINED> instruction: 0x03a3b503
    35a0:	23020000 	movwcs	r0, #8192	; 0x2000
    35a4:	372f0728 	strcc	r0, [pc, -r8, lsr #14]!
    35a8:	b7030000 	strlt	r0, [r3, -r0]
    35ac:	00000062 	andeq	r0, r0, r2, rrx
    35b0:	002c2302 	eoreq	r2, ip, r2, lsl #6
    35b4:	04080110 	streq	r0, [r8], #-272	; 0x110
    35b8:	0000036a 	andeq	r0, r0, sl, ror #6
    35bc:	010f010a 	tsteq	pc, sl, lsl #2
    35c0:	03820000 	orreq	r0, r2, #0
    35c4:	620b0000 	andvs	r0, fp, #0
    35c8:	00000000 	andeq	r0, r0, r0
    35cc:	03720408 	cmneq	r2, #134217728	; 0x8000000
    35d0:	010a0000 	mrseq	r0, (UNDEF: 10)
    35d4:	0000010f 	andeq	r0, r0, pc, lsl #2
    35d8:	0000039d 	muleq	r0, sp, r3
    35dc:	0000620b 	andeq	r6, r0, fp, lsl #4
    35e0:	00620b00 	rsbeq	r0, r2, r0, lsl #22
    35e4:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    35e8:	00038804 	andeq	r8, r3, r4, lsl #16
    35ec:	09041100 	stmdbeq	r4, {r8, ip}
    35f0:	0000138c 	andeq	r1, r0, ip, lsl #7
    35f4:	02b5b903 	adcseq	fp, r5, #49152	; 0xc000
    35f8:	de060000 	cdple	0, 0, cr0, cr6, cr0, {0}
    35fc:	24000014 	strcs	r0, [r0], #-20
    3600:	043bbb03 	ldrteq	fp, [fp], #-2819	; 0xb03
    3604:	e0070000 	and	r0, r7, r0
    3608:	03000017 	movweq	r0, #23
    360c:	00036cbd 			; <UNDEFINED> instruction: 0x00036cbd
    3610:	00230200 	eoreq	r0, r3, r0, lsl #4
    3614:	0016dc07 	andseq	sp, r6, r7, lsl #24
    3618:	6cbe0300 	ldcvs	3, cr0, [lr]
    361c:	02000003 	andeq	r0, r0, #3
    3620:	40070423 	andmi	r0, r7, r3, lsr #8
    3624:	03000016 	movweq	r0, #22
    3628:	00036cbf 			; <UNDEFINED> instruction: 0x00036cbf
    362c:	08230200 	stmdaeq	r3!, {r9}
    3630:	0016f207 	andseq	pc, r6, r7, lsl #4
    3634:	6cc00300 	stclvs	3, cr0, [r0], {0}
    3638:	02000003 	andeq	r0, r0, #3
    363c:	f6070c23 			; <UNDEFINED> instruction: 0xf6070c23
    3640:	03000014 	movweq	r0, #20
    3644:	00036cc1 	andeq	r6, r3, r1, asr #25
    3648:	10230200 	eorne	r0, r3, r0, lsl #4
    364c:	0018a207 	andseq	sl, r8, r7, lsl #4
    3650:	6cc20300 	stclvs	3, cr0, [r2], {0}
    3654:	02000003 	andeq	r0, r0, #3
    3658:	82071423 	andhi	r1, r7, #587202560	; 0x23000000
    365c:	03000019 	movweq	r0, #25
    3660:	00036cc3 	andeq	r6, r3, r3, asr #25
    3664:	18230200 	stmdane	r3!, {r9}
    3668:	00158a07 	andseq	r8, r5, r7, lsl #20
    366c:	6cc40300 	stclvs	3, cr0, [r4], {0}
    3670:	02000003 	andeq	r0, r0, #3
    3674:	52071c23 	andpl	r1, r7, #8960	; 0x2300
    3678:	03000016 	movweq	r0, #22
    367c:	00036cc5 	andeq	r6, r3, r5, asr #25
    3680:	20230200 	eorcs	r0, r3, r0, lsl #4
    3684:	14df0900 	ldrbne	r0, [pc], #2304	; 368c <__Stack_Size+0x328c>
    3688:	c7030000 	strgt	r0, [r3, -r0]
    368c:	000003b0 			; <UNDEFINED> instruction: 0x000003b0
    3690:	16050812 			; <UNDEFINED> instruction: 0x16050812
    3694:	00000487 	andeq	r0, r0, r7, lsl #9
    3698:	0015cb07 	andseq	ip, r5, r7, lsl #22
    369c:	3e180500 	cfmul32cc	mvfx0, mvfx8, mvfx0
    36a0:	02000000 	andeq	r0, r0, #0
    36a4:	a5070023 	strge	r0, [r7, #-35]	; 0x23
    36a8:	05000014 	streq	r0, [r0, #-20]
    36ac:	00006219 	andeq	r6, r0, r9, lsl r2
    36b0:	04230200 	strteq	r0, [r3], #-512	; 0x200
    36b4:	00150507 	andseq	r0, r5, r7, lsl #10
    36b8:	621a0500 	andsvs	r0, sl, #0
    36bc:	02000000 	andeq	r0, r0, #0
    36c0:	67070523 	strvs	r0, [r7, -r3, lsr #10]
    36c4:	05000018 	streq	r0, [r0, #-24]
    36c8:	0000621b 	andeq	r6, r0, fp, lsl r2
    36cc:	06230200 	strteq	r0, [r3], -r0, lsl #4
    36d0:	1a080900 	bne	205ad8 <__Stack_Size+0x2056d8>
    36d4:	1c050000 	stcne	0, cr0, [r5], {-0}
    36d8:	00000446 	andeq	r0, r0, r6, asr #8
    36dc:	000a0b04 	andeq	r0, sl, r4, lsl #22
    36e0:	30060100 	andcc	r0, r6, r0, lsl #2
    36e4:	000004c3 	andeq	r0, r0, r3, asr #9
    36e8:	000a4d05 	andeq	r4, sl, r5, lsl #26
    36ec:	cf050000 	svcgt	0x00050000
    36f0:	0100000b 	tsteq	r0, fp
    36f4:	00059b05 	andeq	r9, r5, r5, lsl #22
    36f8:	0f050200 	svceq	0x00050200
    36fc:	0300000c 	movweq	r0, #12
    3700:	00046405 	andeq	r6, r4, r5, lsl #8
    3704:	a5050400 	strge	r0, [r5, #-1024]	; 0x400
    3708:	05000009 	streq	r0, [r0, #-9]
    370c:	39011300 	stmdbcc	r1, {r8, r9, ip}
    3710:	01000018 	tsteq	r0, r8, lsl r0
    3714:	0db001c9 	ldfeqs	f0, [r0, #804]!	; 0x324
    3718:	0dc80800 	stcleq	8, cr0, [r8]
    371c:	7d020800 	stcvc	8, cr0, [r2, #-0]
    3720:	04e80100 	strbteq	r0, [r8], #256	; 0x100
    3724:	04140000 	ldreq	r0, [r4], #-0
    3728:	01000017 	tsteq	r0, r7, lsl r0
    372c:	0004e8cb 	andeq	lr, r4, fp, asr #17
    3730:	04080000 	streq	r0, [r8], #-0
    3734:	000002aa 	andeq	r0, r0, sl, lsr #5
    3738:	170a0115 	smladne	sl, r5, r1, r0
    373c:	db010000 	blle	43744 <__Stack_Size+0x43344>
    3740:	000dc801 	andeq	ip, sp, r1, lsl #16
    3744:	000dd408 	andeq	sp, sp, r8, lsl #8
    3748:	007d0208 	rsbseq	r0, sp, r8, lsl #4
    374c:	f6011501 			; <UNDEFINED> instruction: 0xf6011501
    3750:	01000017 	tsteq	r0, r7, lsl r0
    3754:	0dd401e8 	ldfeqe	f0, [r4, #928]	; 0x3a0
    3758:	0de80800 	stcleq	8, cr0, [r8]
    375c:	7d020800 	stcvc	8, cr0, [r2, #-0]
    3760:	01150100 	tsteq	r5, r0, lsl #2
    3764:	000018ea 	andeq	r1, r0, sl, ror #17
    3768:	e801fb01 	stmda	r1, {r0, r8, r9, fp, ip, sp, lr, pc}
    376c:	ea08000d 	b	2037a8 <__Stack_Size+0x2033a8>
    3770:	0208000d 	andeq	r0, r8, #13
    3774:	1601007d 			; <UNDEFINED> instruction: 0x1601007d
    3778:	00199a01 	andseq	r9, r9, r1, lsl #20
    377c:	01080100 	mrseq	r0, (UNDEF: 24)
    3780:	00010f01 	andeq	r0, r1, r1, lsl #30
    3784:	000dec00 	andeq	lr, sp, r0, lsl #24
    3788:	000e4808 	andeq	r4, lr, r8, lsl #16
    378c:	000b9f08 	andeq	r9, fp, r8, lsl #30
    3790:	05790100 	ldrbeq	r0, [r9, #-256]!	; 0x100
    3794:	3e170000 	cdpcc	0, 1, cr0, cr7, cr0, {0}
    3798:	01000017 	tsteq	r0, r7, lsl r0
    379c:	00620108 	rsbeq	r0, r2, r8, lsl #2
    37a0:	0bbf0000 	bleq	fefc37a8 <SCS_BASE+0x1efb57a8>
    37a4:	5b180000 	blpl	6037ac <__Stack_Size+0x6033ac>
    37a8:	01000018 	tsteq	r0, r8, lsl r0
    37ac:	016f010d 	cmneq	pc, sp, lsl #2
    37b0:	0bf90000 	bleq	ffe437b8 <SCS_BASE+0x1fe357b8>
    37b4:	34190000 	ldrcc	r0, [r9], #-0
    37b8:	1a08000e 	bne	2037f8 <__Stack_Size+0x2033f8>
    37bc:	74025001 	strvc	r5, [r2], #-1
    37c0:	1b000000 	blne	37c8 <__Stack_Size+0x33c8>
    37c4:	00155901 	andseq	r5, r5, r1, lsl #18
    37c8:	01340100 	teqeq	r4, r0, lsl #2
    37cc:	00010f01 	andeq	r0, r1, r1, lsl #30
    37d0:	000e4800 	andeq	r4, lr, r0, lsl #16
    37d4:	000e6c08 	andeq	r6, lr, r8, lsl #24
    37d8:	007d0208 	rsbseq	r0, sp, r8, lsl #4
    37dc:	0005a801 	andeq	sl, r5, r1, lsl #16
    37e0:	173e1700 	ldrne	r1, [lr, -r0, lsl #14]!
    37e4:	34010000 	strcc	r0, [r1], #-0
    37e8:	00006201 	andeq	r6, r0, r1, lsl #4
    37ec:	000c3000 	andeq	r3, ip, r0
    37f0:	011b0000 	tsteq	fp, r0
    37f4:	00001917 	andeq	r1, r0, r7, lsl r9
    37f8:	01018e01 	tsteq	r1, r1, lsl #28
    37fc:	0000010f 	andeq	r0, r0, pc, lsl #2
    3800:	08000e6c 	stmdaeq	r0, {r2, r3, r5, r6, r9, sl, fp}
    3804:	08000e7a 	stmdaeq	r0, {r1, r3, r4, r5, r6, r9, sl, fp}
    3808:	01007d02 	tsteq	r0, r2, lsl #26
    380c:	000005e5 	andeq	r0, r0, r5, ror #11
    3810:	0017aa17 	andseq	sl, r7, r7, lsl sl
    3814:	018e0100 	orreq	r0, lr, r0, lsl #2
    3818:	00000062 	andeq	r0, r0, r2, rrx
    381c:	00000c6a 	andeq	r0, r0, sl, ror #24
    3820:	0018191c 	andseq	r1, r8, ip, lsl r9
    3824:	018e0100 	orreq	r0, lr, r0, lsl #2
    3828:	00000062 	andeq	r0, r0, r2, rrx
    382c:	1b005101 	blne	17c38 <__Stack_Size+0x17838>
    3830:	00161701 	andseq	r1, r6, r1, lsl #14
    3834:	01a30100 			; <UNDEFINED> instruction: 0x01a30100
    3838:	0000c801 	andeq	ip, r0, r1, lsl #16
    383c:	000e7c00 	andeq	r7, lr, r0, lsl #24
    3840:	000e9408 	andeq	r9, lr, r8, lsl #8
    3844:	007d0208 	rsbseq	r0, sp, r8, lsl #4
    3848:	00061401 	andeq	r1, r6, r1, lsl #8
    384c:	3d1e1700 	ldccc	7, cr1, [lr, #-0]
    3850:	a3010000 	movwge	r0, #4096	; 0x1000
    3854:	00005001 	andeq	r5, r0, r1
    3858:	000ca400 	andeq	sl, ip, r0, lsl #8
    385c:	011b0000 	tsteq	fp, r0
    3860:	00001783 	andeq	r1, r0, r3, lsl #15
    3864:	0101c101 	tsteq	r1, r1, lsl #2
    3868:	000000c8 	andeq	r0, r0, r8, asr #1
    386c:	08000e94 	stmdaeq	r0, {r2, r4, r7, r9, sl, fp}
    3870:	08000ec0 	stmdaeq	r0, {r6, r7, r9, sl, fp}
    3874:	01007d02 	tsteq	r0, r2, lsl #26
    3878:	00000643 	andeq	r0, r0, r3, asr #12
    387c:	003d1e17 	eorseq	r1, sp, r7, lsl lr
    3880:	01c10100 	biceq	r0, r1, r0, lsl #2
    3884:	00000050 	andeq	r0, r0, r0, asr r0
    3888:	00000cc5 	andeq	r0, r0, r5, asr #25
    388c:	b4011b00 	strlt	r1, [r1], #-2816	; 0xb00
    3890:	01000018 	tsteq	r0, r8, lsl r0
    3894:	c8010177 	stmdagt	r1, {r0, r1, r2, r4, r5, r6, r8}
    3898:	c0000000 	andgt	r0, r0, r0
    389c:	e008000e 	and	r0, r8, lr
    38a0:	0208000e 	andeq	r0, r8, #14
    38a4:	8c01007d 	stchi	0, cr0, [r1], {125}	; 0x7d
    38a8:	17000006 	strne	r0, [r0, -r6]
    38ac:	00003d1e 	andeq	r3, r0, lr, lsl sp
    38b0:	50017701 	andpl	r7, r1, r1, lsl #14
    38b4:	e6000000 	str	r0, [r0], -r0
    38b8:	1800000c 	stmdane	r0, {r2, r3}
    38bc:	0000177b 	andeq	r1, r0, fp, ror r7
    38c0:	62017a01 	andvs	r7, r1, #4096	; 0x1000
    38c4:	20000000 	andcs	r0, r0, r0
    38c8:	1d00000d 	stcne	0, cr0, [r0, #-52]	; 0xffffffcc
    38cc:	08000ed4 	stmdaeq	r0, {r2, r4, r6, r7, r9, sl, fp}
    38d0:	000b1101 	andeq	r1, fp, r1, lsl #2
    38d4:	011b0000 	tsteq	fp, r0
    38d8:	000019b6 			; <UNDEFINED> instruction: 0x000019b6
    38dc:	01016a01 	tsteq	r1, r1, lsl #20
    38e0:	000000c8 	andeq	r0, r0, r8, asr #1
    38e4:	08000ee0 	stmdaeq	r0, {r5, r6, r7, r9, sl, fp}
    38e8:	08000eec 	stmdaeq	r0, {r2, r3, r5, r6, r7, r9, sl, fp}
    38ec:	01007d02 	tsteq	r0, r2, lsl #26
    38f0:	000006cf 	andeq	r0, r0, pc, asr #13
    38f4:	003d1e17 	eorseq	r1, sp, r7, lsl lr
    38f8:	016a0100 	cmneq	sl, r0, lsl #2
    38fc:	00000050 	andeq	r0, r0, r0, asr r0
    3900:	00000d40 	andeq	r0, r0, r0, asr #26
    3904:	000ee61e 	andeq	lr, lr, lr, lsl r6
    3908:	0b110108 	bleq	443d30 <__Stack_Size+0x443930>
    390c:	011a0000 	tsteq	sl, r0
    3910:	7c030551 	cfstr32vc	mvfx0, [r3], {81}	; 0x51
    3914:	00200000 	eoreq	r0, r0, r0
    3918:	73011b00 	movwvc	r1, #6912	; 0x1b00
    391c:	01000016 	tsteq	r0, r6, lsl r0
    3920:	c801015d 	stmdagt	r1, {r0, r2, r3, r4, r6, r8}
    3924:	ec000000 	stc	0, cr0, [r0], {-0}
    3928:	f808000e 			; <UNDEFINED> instruction: 0xf808000e
    392c:	0208000e 	andeq	r0, r8, #14
    3930:	1201007d 	andne	r0, r1, #125	; 0x7d
    3934:	17000007 	strne	r0, [r0, -r7]
    3938:	00003d1e 	andeq	r3, r0, lr, lsl sp
    393c:	50015d01 	andpl	r5, r1, r1, lsl #26
    3940:	61000000 	mrsvs	r0, (UNDEF: 0)
    3944:	1e00000d 	cdpne	0, 0, cr0, cr0, cr13, {0}
    3948:	08000ef2 	stmdaeq	r0, {r1, r4, r5, r6, r7, r9, sl, fp}
    394c:	000b1101 	andeq	r1, fp, r1, lsl #2
    3950:	51011a00 	tstpl	r1, r0, lsl #20
    3954:	00840305 	addeq	r0, r4, r5, lsl #6
    3958:	00002000 	andeq	r2, r0, r0
    395c:	16a7011f 	ssatne	r0, #8, pc, lsl #2	; <UNPREDICTABLE>
    3960:	84010000 	strhi	r0, [r1], #-0
    3964:	000ef801 	andeq	pc, lr, r1, lsl #16
    3968:	000fd808 	andeq	sp, pc, r8, lsl #16
    396c:	000d8208 	andeq	r8, sp, r8, lsl #4
    3970:	093e0100 	ldmdbeq	lr!, {r8}
    3974:	10200000 	eorne	r0, r0, r0
    3978:	2e08000f 	cdpcs	0, 0, cr0, cr8, cr15, {0}
    397c:	4000000b 	andmi	r0, r0, fp
    3980:	1a000007 	bne	39a4 <__Stack_Size+0x35a4>
    3984:	74025001 	strvc	r5, [r2], #-1
    3988:	1a200000 	bne	803990 <__Stack_Size+0x803590>
    398c:	4308000f 	movwmi	r0, #32783	; 0x800f
    3990:	5b00000b 	blpl	39c4 <__Stack_Size+0x35c4>
    3994:	1a000007 	bne	39b8 <__Stack_Size+0x35b8>
    3998:	0a035101 	beq	d7da4 <__Stack_Size+0xd79a4>
    399c:	011a0200 	tsteq	sl, r0, lsl #4
    39a0:	00740250 	rsbseq	r0, r4, r0, asr r2
    39a4:	0f222000 	svceq	0x00222000
    39a8:	0b5d0800 	bleq	17459b0 <__Stack_Size+0x17455b0>
    39ac:	07740000 	ldrbeq	r0, [r4, -r0]!
    39b0:	011a0000 	tsteq	sl, r0
    39b4:	1a400151 	bne	1003f00 <__Stack_Size+0x1003b00>
    39b8:	74025001 	strvc	r5, [r2], #-1
    39bc:	2a200000 	bcs	8039c4 <__Stack_Size+0x8035c4>
    39c0:	7708000f 	strvc	r0, [r8, -pc]
    39c4:	8e00000b 	cdphi	0, 0, cr0, cr0, cr11, {0}
    39c8:	1a000007 	bne	39ec <__Stack_Size+0x35ec>
    39cc:	08025101 	stmdaeq	r2, {r0, r8, ip, lr}
    39d0:	50011a40 	andpl	r1, r1, r0, asr #20
    39d4:	00007402 	andeq	r7, r0, r2, lsl #8
    39d8:	000f3220 	andeq	r3, pc, r0, lsr #4
    39dc:	000b9108 	andeq	r9, fp, r8, lsl #2
    39e0:	0007a800 	andeq	sl, r7, r0, lsl #16
    39e4:	51011a00 	tstpl	r1, r0, lsl #20
    39e8:	1a800802 	bne	fe0059f8 <SCS_BASE+0x1dff79f8>
    39ec:	74025001 	strvc	r5, [r2], #-1
    39f0:	38200000 	stmdacc	r0!, {}	; <UNPREDICTABLE>
    39f4:	ab08000f 	blge	203a38 <__Stack_Size+0x203638>
    39f8:	bc00000b 	stclt	0, cr0, [r0], {11}
    39fc:	1a000007 	bne	3a20 <__Stack_Size+0x3620>
    3a00:	74025001 	strvc	r5, [r2], #-1
    3a04:	44200000 	strtmi	r0, [r0], #-0
    3a08:	c008000f 	andgt	r0, r8, pc
    3a0c:	d000000b 	andle	r0, r0, fp
    3a10:	1a000007 	bne	3a34 <__Stack_Size+0x3634>
    3a14:	74025001 	strvc	r5, [r2], #-1
    3a18:	4a200000 	bmi	803a20 <__Stack_Size+0x803620>
    3a1c:	da08000f 	ble	203a60 <__Stack_Size+0x203660>
    3a20:	e400000b 	str	r0, [r0], #-11
    3a24:	1a000007 	bne	3a48 <__Stack_Size+0x3648>
    3a28:	74025001 	strvc	r5, [r2], #-1
    3a2c:	52200000 	eorpl	r0, r0, #0
    3a30:	4308000f 	movwmi	r0, #32783	; 0x800f
    3a34:	fd00000b 	stc2	0, cr0, [r0, #-44]	; 0xffffffd4
    3a38:	1a000007 	bne	3a5c <__Stack_Size+0x365c>
    3a3c:	74025101 	strvc	r5, [r2], #-257	; 0x101
    3a40:	50011a00 	andpl	r1, r1, r0, lsl #20
    3a44:	20003101 	andcs	r3, r0, r1, lsl #2
    3a48:	08000f5a 	stmdaeq	r0, {r1, r3, r4, r6, r8, r9, sl, fp}
    3a4c:	00000b91 	muleq	r0, r1, fp
    3a50:	00000816 	andeq	r0, r0, r6, lsl r8
    3a54:	0251011a 	subseq	r0, r1, #-2147483642	; 0x80000006
    3a58:	011ac008 	tsteq	sl, r8
    3a5c:	00310150 	eorseq	r0, r1, r0, asr r1
    3a60:	000f6220 	andeq	r6, pc, r0, lsr #4
    3a64:	000b5d08 	andeq	r5, fp, r8, lsl #26
    3a68:	00082f00 	andeq	r2, r8, r0, lsl #30
    3a6c:	51011a00 	tstpl	r1, r0, lsl #20
    3a70:	1a200802 	bne	805a80 <__Stack_Size+0x805680>
    3a74:	31015001 	tstcc	r1, r1
    3a78:	0f6a2000 	svceq	0x006a2000
    3a7c:	0bef0800 	bleq	ffbc5a84 <SCS_BASE+0x1fbb7a84>
    3a80:	08480000 	stmdaeq	r8, {}^	; <UNPREDICTABLE>
    3a84:	011a0000 	tsteq	sl, r0
    3a88:	00740251 	rsbseq	r0, r4, r1, asr r2
    3a8c:	0150011a 	cmpeq	r0, sl, lsl r1
    3a90:	74200031 	strtvc	r0, [r0], #-49	; 0x31
    3a94:	4308000f 	movwmi	r0, #32783	; 0x800f
    3a98:	6200000b 	andvs	r0, r0, #11
    3a9c:	1a000008 	bne	3ac4 <__Stack_Size+0x36c4>
    3aa0:	0a035101 	beq	d7eac <__Stack_Size+0xd7aac>
    3aa4:	011a0600 	tsteq	sl, r0, lsl #12
    3aa8:	00320150 	eorseq	r0, r2, r0, asr r1
    3aac:	000f7e20 	andeq	r7, pc, r0, lsr #28
    3ab0:	000b9108 	andeq	r9, fp, r8, lsl #2
    3ab4:	00087c00 	andeq	r7, r8, r0, lsl #24
    3ab8:	51011a00 	tstpl	r1, r0, lsl #20
    3abc:	01000a03 	tsteq	r0, r3, lsl #20
    3ac0:	0150011a 	cmpeq	r0, sl, lsl r1
    3ac4:	86200032 			; <UNDEFINED> instruction: 0x86200032
    3ac8:	ef08000f 	svc	0x0008000f
    3acc:	9500000b 	strls	r0, [r0, #-11]
    3ad0:	1a000008 	bne	3af8 <__Stack_Size+0x36f8>
    3ad4:	74025101 	strvc	r5, [r2], #-257	; 0x101
    3ad8:	50011a00 	andpl	r1, r1, r0, lsl #20
    3adc:	20003201 	andcs	r3, r0, r1, lsl #4
    3ae0:	08000f8e 	stmdaeq	r0, {r1, r2, r3, r7, r8, r9, sl, fp}
    3ae4:	00000b5d 	andeq	r0, r0, sp, asr fp
    3ae8:	000008ae 	andeq	r0, r0, lr, lsr #17
    3aec:	0251011a 	subseq	r0, r1, #-2147483642	; 0x80000006
    3af0:	011a2008 	tsteq	sl, r8
    3af4:	00320150 	eorseq	r0, r2, r0, asr r1
    3af8:	000f9620 	andeq	r9, pc, r0, lsr #12
    3afc:	000b4308 	andeq	r4, fp, r8, lsl #6
    3b00:	0008c700 	andeq	ip, r8, r0, lsl #14
    3b04:	51011a00 	tstpl	r1, r0, lsl #20
    3b08:	1a007402 	bne	20b18 <__Stack_Size+0x20718>
    3b0c:	33015001 	movwcc	r5, #4097	; 0x1001
    3b10:	0fa02000 	svceq	0x00a02000
    3b14:	0b770800 	bleq	1dc5b1c <__Stack_Size+0x1dc571c>
    3b18:	08e10000 	stmiaeq	r1!, {}^	; <UNPREDICTABLE>
    3b1c:	011a0000 	tsteq	sl, r0
    3b20:	100a0351 	andne	r0, sl, r1, asr r3
    3b24:	50011a01 	andpl	r1, r1, r1, lsl #20
    3b28:	20003301 	andcs	r3, r0, r1, lsl #6
    3b2c:	08000fa8 	stmdaeq	r0, {r3, r5, r7, r8, r9, sl, fp}
    3b30:	00000bc0 	andeq	r0, r0, r0, asr #23
    3b34:	000008fa 	strdeq	r0, [r0], -sl
    3b38:	0251011a 	subseq	r0, r1, #-2147483642	; 0x80000006
    3b3c:	011a4008 	tsteq	sl, r8
    3b40:	00330150 	eorseq	r0, r3, r0, asr r1
    3b44:	000fb220 	andeq	fp, pc, r0, lsr #4
    3b48:	000bef08 	andeq	lr, fp, r8, lsl #30
    3b4c:	00091400 	andeq	r1, r9, r0, lsl #8
    3b50:	51011a00 	tstpl	r1, r0, lsl #20
    3b54:	30000a03 	andcc	r0, r0, r3, lsl #20
    3b58:	0150011a 	cmpeq	r0, sl, lsl r1
    3b5c:	ba200033 	blt	803c30 <__Stack_Size+0x803830>
    3b60:	5d08000f 	stcpl	0, cr0, [r8, #-60]	; 0xffffffc4
    3b64:	2d00000b 	stccs	0, cr0, [r0, #-44]	; 0xffffffd4
    3b68:	1a000009 	bne	3b94 <__Stack_Size+0x3794>
    3b6c:	74025101 	strvc	r5, [r2], #-257	; 0x101
    3b70:	50011a00 	andpl	r1, r1, r0, lsl #20
    3b74:	21003301 	tstcs	r0, r1, lsl #6
    3b78:	08000fc0 	stmdaeq	r0, {r6, r7, r8, r9, sl, fp}
    3b7c:	00000c09 	andeq	r0, r0, r9, lsl #24
    3b80:	0250011a 	subseq	r0, r0, #-2147483642	; 0x80000006
    3b84:	00000074 	andeq	r0, r0, r4, ror r0
    3b88:	19f2011f 	ldmibne	r2!, {r0, r1, r2, r3, r4, r8}^
    3b8c:	6a010000 	bvs	43b94 <__Stack_Size+0x43794>
    3b90:	000fd801 	andeq	sp, pc, r1, lsl #16
    3b94:	000ffc08 	andeq	pc, pc, r8, lsl #24
    3b98:	000da208 	andeq	sl, sp, r8, lsl #4
    3b9c:	09740100 	ldmdbeq	r4!, {r8}^
    3ba0:	de220000 	cdple	0, 2, cr0, cr2, cr0, {0}
    3ba4:	1d08000f 	stcne	0, cr0, [r8, #-60]	; 0xffffffc4
    3ba8:	2200000c 	andcs	r0, r0, #12
    3bac:	08000fea 	stmdaeq	r0, {r1, r3, r5, r6, r7, r8, r9, sl, fp}
    3bb0:	00000c27 	andeq	r0, r0, r7, lsr #24
    3bb4:	000fee22 	andeq	lr, pc, r2, lsr #28
    3bb8:	000c3508 	andeq	r3, ip, r8, lsl #10
    3bbc:	d3230000 	teqle	r3, #0
    3bc0:	01000013 	tsteq	r0, r3, lsl r0
    3bc4:	0003a52e 	andeq	sl, r3, lr, lsr #10
    3bc8:	03050100 	movweq	r0, #20736	; 0x5100
    3bcc:	2000008c 	andcs	r0, r0, ip, lsl #1
    3bd0:	00355023 	eorseq	r5, r5, r3, lsr #32
    3bd4:	3b3e0100 	blcc	f83fdc <__Stack_Size+0xf83bdc>
    3bd8:	01000004 	tsteq	r0, r4
    3bdc:	00bc0305 	adcseq	r0, ip, r5, lsl #6
    3be0:	d3232000 	teqle	r3, #0
    3be4:	01000015 	tsteq	r0, r5, lsl r0
    3be8:	0001a928 	andeq	sl, r1, r8, lsr #18
    3bec:	03050100 	movweq	r0, #20736	; 0x5100
    3bf0:	200000e0 	andcs	r0, r0, r0, ror #1
    3bf4:	00193e24 	andseq	r3, r9, r4, lsr #28
    3bf8:	aaf10300 	bge	ffc44800 <SCS_BASE+0x1fc36800>
    3bfc:	01000002 	tsteq	r0, r2
    3c00:	15ac2401 	strne	r2, [ip, #1025]!	; 0x401
    3c04:	22070000 	andcs	r0, r7, #0
    3c08:	000004e8 	andeq	r0, r0, r8, ror #9
    3c0c:	62250101 	eorvs	r0, r5, #1073741824	; 0x40000000
    3c10:	d4000000 	strle	r0, [r0], #-0
    3c14:	26000009 	strcs	r0, [r0], -r9
    3c18:	00000073 	andeq	r0, r0, r3, ror r0
    3c1c:	48240011 	stmdami	r4!, {r0, r4}
    3c20:	08000012 	stmdaeq	r0, {r1, r4}
    3c24:	0009e12f 	andeq	lr, r9, pc, lsr #2
    3c28:	27010100 	strcs	r0, [r1, -r0, lsl #2]
    3c2c:	000009c4 	andeq	r0, r0, r4, asr #19
    3c30:	00006225 	andeq	r6, r0, r5, lsr #4
    3c34:	0009f600 	andeq	pc, r9, r0, lsl #12
    3c38:	00732600 	rsbseq	r2, r3, r0, lsl #12
    3c3c:	00420000 	subeq	r0, r2, r0
    3c40:	0012a724 	andseq	sl, r2, r4, lsr #14
    3c44:	03300800 	teqeq	r0, #0
    3c48:	0100000a 	tsteq	r0, sl
    3c4c:	09e62701 	stmibeq	r6!, {r0, r8, r9, sl, sp}^
    3c50:	62250000 	eorvs	r0, r5, #0
    3c54:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
    3c58:	2600000a 	strcs	r0, [r0], -sl
    3c5c:	00000073 	andeq	r0, r0, r3, ror r0
    3c60:	6a240003 	bvs	903c74 <__Stack_Size+0x903874>
    3c64:	08000012 	stmdaeq	r0, {r1, r4}
    3c68:	000a2532 	andeq	r2, sl, r2, lsr r5
    3c6c:	27010100 	strcs	r0, [r1, -r0, lsl #2]
    3c70:	00000a08 	andeq	r0, r0, r8, lsl #20
    3c74:	00122a24 	andseq	r2, r2, r4, lsr #20
    3c78:	37330800 	ldrcc	r0, [r3, -r0, lsl #16]!
    3c7c:	0100000a 	tsteq	r0, sl
    3c80:	09c42701 	stmibeq	r4, {r0, r8, r9, sl, sp}^
    3c84:	62250000 	eorvs	r0, r5, #0
    3c88:	4c000000 	stcmi	0, cr0, [r0], {-0}
    3c8c:	2600000a 	strcs	r0, [r0], -sl
    3c90:	00000073 	andeq	r0, r0, r3, ror r0
    3c94:	88240031 	stmdahi	r4!, {r0, r4, r5}
    3c98:	08000012 	stmdaeq	r0, {r1, r4}
    3c9c:	000a5934 	andeq	r5, sl, r4, lsr r9
    3ca0:	27010100 	strcs	r0, [r1, -r0, lsl #2]
    3ca4:	00000a3c 	andeq	r0, r0, ip, lsr sl
    3ca8:	00006225 	andeq	r6, r0, r5, lsr #4
    3cac:	000a6e00 	andeq	r6, sl, r0, lsl #28
    3cb0:	00732600 	rsbseq	r2, r3, r0, lsl #12
    3cb4:	00190000 	andseq	r0, r9, r0
    3cb8:	0012c924 	andseq	ip, r2, r4, lsr #18
    3cbc:	5e350800 	cdppl	8, 3, cr0, cr5, cr0, {0}
    3cc0:	0100000a 	tsteq	r0, sl
    3cc4:	14902301 	ldrne	r2, [r0], #769	; 0x301
    3cc8:	18010000 	stmdane	r1, {}	; <UNPREDICTABLE>
    3ccc:	00000062 	andeq	r0, r0, r2, rrx
    3cd0:	1c030501 	cfstr32ne	mvfx0, [r3], {1}
    3cd4:	24200001 	strtcs	r0, [r0], #-1
    3cd8:	0000036c 	andeq	r0, r0, ip, ror #6
    3cdc:	0a9a1a01 	beq	fe68a4e8 <SCS_BASE+0x1e67c4e8>
    3ce0:	01010000 	mrseq	r0, (UNDEF: 1)
    3ce4:	00003e28 	andeq	r3, r0, r8, lsr #28
    3ce8:	154e2300 	strbne	r2, [lr, #-768]	; 0x300
    3cec:	1c010000 	stcne	0, cr0, [r1], {-0}
    3cf0:	00000487 	andeq	r0, r0, r7, lsl #9
    3cf4:	54030501 	strpl	r0, [r3], #-1281	; 0x501
    3cf8:	23200000 	teqcs	r0, #0
    3cfc:	0000172c 	andeq	r1, r0, ip, lsr #14
    3d00:	00ce4b01 	sbceq	r4, lr, r1, lsl #22
    3d04:	05010000 	streq	r0, [r1, #-0]
    3d08:	00008403 	andeq	r8, r0, r3, lsl #8
    3d0c:	19542320 	ldmdbne	r4, {r5, r8, r9, sp}^
    3d10:	51010000 	mrspl	r0, (UNDEF: 1)
    3d14:	000000ce 	andeq	r0, r0, lr, asr #1
    3d18:	7c030501 	cfstr32vc	mvfx0, [r3], {1}
    3d1c:	25200000 	strcs	r0, [r0, #-0]!
    3d20:	000000ce 	andeq	r0, r0, lr, asr #1
    3d24:	00000ae5 	andeq	r0, r0, r5, ror #21
    3d28:	00007326 	andeq	r7, r0, r6, lsr #6
    3d2c:	23000300 	movwcs	r0, #768	; 0x300
    3d30:	000015b9 			; <UNDEFINED> instruction: 0x000015b9
    3d34:	0ad55701 	beq	ff559940 <SCS_BASE+0x1f54b940>
    3d38:	05010000 	streq	r0, [r1, #-0]
    3d3c:	00005c03 	andeq	r5, r0, r3, lsl #24
    3d40:	14982920 	ldrne	r2, [r8], #2336	; 0x920
    3d44:	07010000 	streq	r0, [r1, -r0]
    3d48:	000b0a01 	andeq	r0, fp, r1, lsl #20
    3d4c:	03050100 	movweq	r0, #20736	; 0x5100
    3d50:	20000120 	andcs	r0, r0, r0, lsr #2
    3d54:	6905042a 	stmdbvs	r5, {r1, r3, r5, sl}
    3d58:	2b00746e 	blcs	20f18 <__Stack_Size+0x20b18>
    3d5c:	0015fc01 	andseq	pc, r5, r1, lsl #24
    3d60:	01e70300 	mvneq	r0, r0, lsl #6
    3d64:	000000c8 	andeq	r0, r0, r8, asr #1
    3d68:	000b2e01 	andeq	r2, fp, r1, lsl #28
    3d6c:	00500b00 	subseq	r0, r0, r0, lsl #22
    3d70:	d90b0000 	stmdble	fp, {}	; <UNPREDICTABLE>
    3d74:	00000000 	andeq	r0, r0, r0
    3d78:	1636012c 	ldrtne	r0, [r6], -ip, lsr #2
    3d7c:	62090000 	andvs	r0, r9, #0
    3d80:	43010102 	movwmi	r0, #4354	; 0x1102
    3d84:	0b00000b 	bleq	3db8 <__Stack_Size+0x39b8>
    3d88:	00000050 	andeq	r0, r0, r0, asr r0
    3d8c:	ba012c00 	blt	4ed94 <__Stack_Size+0x4e994>
    3d90:	09000014 	stmdbeq	r0, {r2, r4}
    3d94:	0101026a 	tsteq	r1, sl, ror #4
    3d98:	00000b5d 	andeq	r0, r0, sp, asr fp
    3d9c:	0000620b 	andeq	r6, r0, fp, lsl #4
    3da0:	00500b00 	subseq	r0, r0, r0, lsl #22
    3da4:	2c000000 	stccs	0, cr0, [r0], {-0}
    3da8:	0014ac01 	andseq	sl, r4, r1, lsl #24
    3dac:	026c0900 	rsbeq	r0, ip, #0
    3db0:	0b770101 	bleq	1dc41bc <__Stack_Size+0x1dc3dbc>
    3db4:	620b0000 	andvs	r0, fp, #0
    3db8:	0b000000 	bleq	3dc0 <__Stack_Size+0x39c0>
    3dbc:	00000050 	andeq	r0, r0, r0, asr r0
    3dc0:	d2012c00 	andle	r2, r1, #0
    3dc4:	09000014 	stmdbeq	r0, {r2, r4}
    3dc8:	01010284 	smlabbeq	r1, r4, r2, r0
    3dcc:	00000b91 	muleq	r0, r1, fp
    3dd0:	0000620b 	andeq	r6, r0, fp, lsl #4
    3dd4:	00500b00 	subseq	r0, r0, r0, lsl #22
    3dd8:	2c000000 	stccs	0, cr0, [r0], {-0}
    3ddc:	0015e001 	andseq	lr, r5, r1
    3de0:	02830900 	addeq	r0, r3, #0
    3de4:	0bab0101 	bleq	feac41f0 <SCS_BASE+0x1eab61f0>
    3de8:	620b0000 	andvs	r0, fp, #0
    3dec:	0b000000 	bleq	3df4 <__Stack_Size+0x39f4>
    3df0:	00000050 	andeq	r0, r0, r0, asr r0
    3df4:	06012c00 	streq	r2, [r1], -r0, lsl #24
    3df8:	09000019 	stmdbeq	r0, {r0, r3, r4}
    3dfc:	01010278 	tsteq	r1, r8, ror r2
    3e00:	00000bc0 	andeq	r0, r0, r0, asr #23
    3e04:	0000620b 	andeq	r6, r0, fp, lsl #4
    3e08:	012c0000 	teqeq	ip, r0
    3e0c:	00001a14 	andeq	r1, r0, r4, lsl sl
    3e10:	01028909 	tsteq	r2, r9, lsl #18
    3e14:	000bda01 	andeq	sp, fp, r1, lsl #20
    3e18:	00620b00 	rsbeq	r0, r2, r0, lsl #22
    3e1c:	500b0000 	andpl	r0, fp, r0
    3e20:	00000000 	andeq	r0, r0, r0
    3e24:	1370012c 	cmnne	r0, #11
    3e28:	72090000 	andvc	r0, r9, #0
    3e2c:	ef010102 	svc	0x00010102
    3e30:	0b00000b 	bleq	3e64 <__Stack_Size+0x3a64>
    3e34:	00000062 	andeq	r0, r0, r2, rrx
    3e38:	ce012c00 	cdpgt	12, 0, cr2, cr1, cr0, {0}
    3e3c:	09000016 	stmdbeq	r0, {r1, r2, r4}
    3e40:	0101026d 	tsteq	r1, sp, ror #4
    3e44:	00000c09 	andeq	r0, r0, r9, lsl #24
    3e48:	0000620b 	andeq	r6, r0, fp, lsl #4
    3e4c:	00500b00 	subseq	r0, r0, r0, lsl #22
    3e50:	2d000000 	stccs	0, cr0, [r0, #-0]
    3e54:	00165701 	andseq	r5, r6, r1, lsl #14
    3e58:	01eb0300 	mvneq	r0, r0, lsl #6
    3e5c:	000c1d01 	andeq	r1, ip, r1, lsl #26
    3e60:	00620b00 	rsbeq	r0, r2, r0, lsl #22
    3e64:	2e000000 	cdpcs	0, 0, cr0, cr0, cr0, {0}
    3e68:	00153501 	andseq	r3, r5, r1, lsl #10
    3e6c:	01540600 	cmpeq	r4, r0, lsl #12
    3e70:	d8012f01 	stmdale	r1, {r0, r8, r9, sl, fp, sp}
    3e74:	06000017 			; <UNDEFINED> instruction: 0x06000017
    3e78:	010f0144 	tsteq	pc, r4, asr #2
    3e7c:	2f010000 	svccs	0x00010000
    3e80:	00151001 	andseq	r1, r5, r1
    3e84:	011a0a00 	tsteq	sl, r0, lsl #20
    3e88:	0000003e 	andeq	r0, r0, lr, lsr r0
    3e8c:	05720001 	ldrbeq	r0, [r2, #-1]!
    3e90:	00020000 	andeq	r0, r2, r0
    3e94:	00000be6 	andeq	r0, r0, r6, ror #23
    3e98:	06d00104 	ldrbeq	r0, [r0], r4, lsl #2
    3e9c:	37010000 	strcc	r0, [r1, -r0]
    3ea0:	f100001a 	cps	#26
    3ea4:	10000001 	andne	r0, r0, r1
    3ea8:	00000004 	andeq	r0, r0, r4
    3eac:	00000000 	andeq	r0, r0, r0
    3eb0:	9d000000 	stcls	0, cr0, [r0, #-0]
    3eb4:	0200000e 	andeq	r0, r0, #14
    3eb8:	08120504 	ldmdaeq	r2, {r2, r8, sl}
    3ebc:	02020000 	andeq	r0, r2, #0
    3ec0:	0007e405 	andeq	lr, r7, r5, lsl #8
    3ec4:	06010200 	streq	r0, [r1], -r0, lsl #4
    3ec8:	000009c3 	andeq	r0, r0, r3, asr #19
    3ecc:	32337503 	eorscc	r7, r3, #12582912	; 0xc00000
    3ed0:	49270200 	stmdbmi	r7!, {r9}
    3ed4:	02000000 	andeq	r0, r0, #0
    3ed8:	091f0704 	ldmdbeq	pc, {r2, r8, r9, sl}	; <UNPREDICTABLE>
    3edc:	75030000 	strvc	r0, [r3, #-0]
    3ee0:	02003631 	andeq	r3, r0, #51380224	; 0x3100000
    3ee4:	00005b28 	andeq	r5, r0, r8, lsr #22
    3ee8:	07020200 	streq	r0, [r2, -r0, lsl #4]
    3eec:	00000bbc 			; <UNDEFINED> instruction: 0x00000bbc
    3ef0:	00387503 	eorseq	r7, r8, r3, lsl #10
    3ef4:	006c2902 	rsbeq	r2, ip, r2, lsl #18
    3ef8:	01020000 	mrseq	r0, (UNDEF: 2)
    3efc:	0009c108 	andeq	ip, r9, r8, lsl #2
    3f00:	04040400 	streq	r0, [r4], #-1024	; 0x400
    3f04:	2f020000 	svccs	0x00020000
    3f08:	0000007e 	andeq	r0, r0, lr, ror r0
    3f0c:	00004905 	andeq	r4, r0, r5, lsl #18
    3f10:	02010600 	andeq	r0, r1, #0
    3f14:	0000983e 	andeq	r9, r0, lr, lsr r8
    3f18:	04ea0700 	strbteq	r0, [sl], #1792	; 0x700
    3f1c:	07000000 	streq	r0, [r0, -r0]
    3f20:	000008fc 	strdeq	r0, [r0], -ip
    3f24:	a6040001 	strge	r0, [r4], -r1
    3f28:	02000000 	andeq	r0, r0, #0
    3f2c:	0000833e 	andeq	r8, r0, lr, lsr r3
    3f30:	07040200 	streq	r0, [r4, -r0, lsl #4]
    3f34:	00000916 	andeq	r0, r0, r6, lsl r9
    3f38:	4e031c08 	cdpmi	12, 0, cr1, cr3, cr8, {0}
    3f3c:	00011d01 	andeq	r1, r1, r1, lsl #26
    3f40:	52430900 	subpl	r0, r3, #0
    3f44:	5003004c 	andpl	r0, r3, ip, asr #32
    3f48:	00007301 	andeq	r7, r0, r1, lsl #6
    3f4c:	00230200 	eoreq	r0, r3, r0, lsl #4
    3f50:	48524309 	ldmdami	r2, {r0, r3, r8, r9, lr}^
    3f54:	01510300 	cmpeq	r1, r0, lsl #6
    3f58:	00000073 	andeq	r0, r0, r3, ror r0
    3f5c:	09042302 	stmdbeq	r4, {r1, r8, r9, sp}
    3f60:	00524449 	subseq	r4, r2, r9, asr #8
    3f64:	73015203 	movwvc	r5, #4611	; 0x1203
    3f68:	02000000 	andeq	r0, r0, #0
    3f6c:	4f090823 	svcmi	0x00090823
    3f70:	03005244 	movweq	r5, #580	; 0x244
    3f74:	00730153 	rsbseq	r0, r3, r3, asr r1
    3f78:	23020000 	movwcs	r0, #8192	; 0x2000
    3f7c:	005f0a0c 	subseq	r0, pc, ip, lsl #20
    3f80:	54030000 	strpl	r0, [r3], #-0
    3f84:	00007301 	andeq	r7, r0, r1, lsl #6
    3f88:	10230200 	eorne	r0, r3, r0, lsl #4
    3f8c:	52524209 	subspl	r4, r2, #-1879048192	; 0x90000000
    3f90:	01550300 	cmpeq	r5, r0, lsl #6
    3f94:	00000073 	andeq	r0, r0, r3, ror r0
    3f98:	0a142302 	beq	50cba8 <__Stack_Size+0x50c7a8>
    3f9c:	00000ca2 	andeq	r0, r0, r2, lsr #25
    3fa0:	73015603 	movwvc	r5, #5635	; 0x1603
    3fa4:	02000000 	andeq	r0, r0, #0
    3fa8:	0b001823 	bleq	a03c <__Stack_Size+0x9c3c>
    3fac:	000008bf 			; <UNDEFINED> instruction: 0x000008bf
    3fb0:	aa015703 	bge	59bc4 <__Stack_Size+0x597c4>
    3fb4:	0c000000 	stceq	0, cr0, [r0], {-0}
    3fb8:	00006204 	andeq	r6, r0, r4, lsl #4
    3fbc:	13e90d00 	mvnne	r0, #0
    3fc0:	04010000 	streq	r0, [r1], #-0
    3fc4:	00015430 	andeq	r5, r1, r0, lsr r4
    3fc8:	13fd0700 	mvnsne	r0, #0
    3fcc:	07000000 	streq	r0, [r0, -r0]
    3fd0:	00001482 	andeq	r1, r0, r2, lsl #9
    3fd4:	14260701 	strtne	r0, [r6], #-1793	; 0x701
    3fd8:	07020000 	streq	r0, [r2, -r0]
    3fdc:	00001474 	andeq	r1, r0, r4, ror r4
    3fe0:	ea040003 	b	103ff4 <__Stack_Size+0x103bf4>
    3fe4:	04000013 	streq	r0, [r0], #-19
    3fe8:	00012f37 	andeq	r2, r1, r7, lsr pc
    3fec:	0a0b0d00 	beq	2c73f4 <__Stack_Size+0x2c6ff4>
    3ff0:	05010000 	streq	r0, [r1, #-0]
    3ff4:	00019030 	andeq	r9, r1, r0, lsr r0
    3ff8:	0a4d0700 	beq	1345c00 <__Stack_Size+0x1345800>
    3ffc:	07000000 	streq	r0, [r0, -r0]
    4000:	00000bcf 	andeq	r0, r0, pc, asr #23
    4004:	059b0701 	ldreq	r0, [fp, #1793]	; 0x701
    4008:	07020000 	streq	r0, [r2, -r0]
    400c:	00000c0f 	andeq	r0, r0, pc, lsl #24
    4010:	04640703 	strbteq	r0, [r4], #-1795	; 0x703
    4014:	07040000 	streq	r0, [r4, -r0]
    4018:	000009a5 	andeq	r0, r0, r5, lsr #19
    401c:	010e0005 	tsteq	lr, r5
    4020:	00001a9f 	muleq	r0, pc, sl	; <UNPREDICTABLE>
    4024:	01012601 	tsteq	r1, r1, lsl #12
    4028:	0001ac01 	andeq	sl, r1, r1, lsl #24
    402c:	1a680f00 	bne	1a07c34 <__Stack_Size+0x1a07834>
    4030:	26010000 	strcs	r0, [r1], -r0
    4034:	00009801 	andeq	r9, r0, r1, lsl #16
    4038:	2a100000 	bcs	404040 <__Stack_Size+0x403c40>
    403c:	0100001a 	tsteq	r0, sl, lsl r0
    4040:	fc010173 	stc2	1, cr0, [r1], {115}	; 0x73
    4044:	2608000f 	strcs	r0, [r8], -pc
    4048:	c2080010 	andgt	r0, r8, #16
    404c:	0100000d 	tsteq	r0, sp
    4050:	00000205 	andeq	r0, r0, r5, lsl #4
    4054:	001aec11 	andseq	lr, sl, r1, lsl ip
    4058:	01730100 	cmneq	r3, r0, lsl #2
    405c:	0000003e 	andeq	r0, r0, lr, lsr r0
    4060:	00000de2 	andeq	r0, r0, r2, ror #27
    4064:	001b0211 	andseq	r0, fp, r1, lsl r2
    4068:	01730100 	cmneq	r3, r0, lsl #2
    406c:	00000129 	andeq	r0, r0, r9, lsr #2
    4070:	00000e00 	andeq	r0, r0, r0, lsl #28
    4074:	6e656c12 	mcrvs	12, 3, r6, cr5, cr2, {0}
    4078:	01730100 	cmneq	r3, r0, lsl #2
    407c:	00000062 	andeq	r0, r0, r2, rrx
    4080:	69135201 	ldmdbvs	r3, {r0, r9, ip, lr}
    4084:	01007864 	tsteq	r0, r4, ror #16
    4088:	00620175 	rsbeq	r0, r2, r5, ror r1
    408c:	0e2e0000 	cdpeq	0, 2, cr0, cr14, cr0, {0}
    4090:	14000000 	strne	r0, [r0], #-0
    4094:	0017d801 	andseq	sp, r7, r1, lsl #16
    4098:	01270100 	teqeq	r7, r0, lsl #2
    409c:	00000154 	andeq	r0, r0, r4, asr r1
    40a0:	08001028 	stmdaeq	r0, {r3, r5, ip}
    40a4:	08001060 	stmdaeq	r0, {r5, r6, ip}
    40a8:	00000e65 	andeq	r0, r0, r5, ror #28
    40ac:	00027f01 	andeq	r7, r2, r1, lsl #30
    40b0:	38551500 	ldmdacc	r5, {r8, sl, ip}^
    40b4:	2a010000 	bcs	440bc <__Stack_Size+0x43cbc>
    40b8:	00000050 	andeq	r0, r0, r0, asr r0
    40bc:	01901601 	orrseq	r1, r0, r1, lsl #12
    40c0:	102a0000 	eorne	r0, sl, r0
    40c4:	10340800 	eorsne	r0, r4, r0, lsl #16
    40c8:	2d010800 	stccs	8, cr0, [r1, #-0]
    40cc:	00019f17 	andeq	r9, r1, r7, lsl pc
    40d0:	90160100 	andsls	r0, r6, r0, lsl #2
    40d4:	2a000001 	bcs	40e0 <__Stack_Size+0x3ce0>
    40d8:	34080010 	strcc	r0, [r8], #-16
    40dc:	01080010 	tsteq	r8, r0, lsl r0
    40e0:	102a1827 	eorne	r1, sl, r7, lsr #16
    40e4:	10340800 	eorsne	r0, r4, r0, lsl #16
    40e8:	9f190800 	svcls	0x00190800
    40ec:	1a000001 	bne	40f8 <__Stack_Size+0x3cf8>
    40f0:	08001034 	stmdaeq	r0, {r2, r4, r5, ip}
    40f4:	000004e0 	andeq	r0, r0, r0, ror #9
    40f8:	0351011b 	cmpeq	r1, #-1073741818	; 0xc0000006
    40fc:	1b20000a 	blne	80412c <__Stack_Size+0x803d2c>
    4100:	0c055001 	stceq	0, cr5, [r5], {1}
    4104:	40011000 	andmi	r1, r1, r0
    4108:	00000000 	andeq	r0, r0, r0
    410c:	bd011c00 	stclt	12, cr1, [r1, #-0]
    4110:	0100001a 	tsteq	r0, sl, lsl r0
    4114:	0000015a 	andeq	r0, r0, sl, asr r1
    4118:	00000000 	andeq	r0, r0, r0
    411c:	7d020000 	stcvc	0, cr0, [r2, #-0]
    4120:	02a30100 	adceq	r0, r3, #0
    4124:	001d0000 	andseq	r0, sp, r0
    4128:	01000000 	mrseq	r0, (UNDEF: 0)
    412c:	00000205 	andeq	r0, r0, r5, lsl #4
    4130:	01901e00 	orrseq	r1, r0, r0, lsl #28
    4134:	10600000 	rsbne	r0, r0, r0
    4138:	107c0800 	rsbsne	r0, ip, r0, lsl #16
    413c:	7d020800 	stcvc	8, cr0, [r2, #-0]
    4140:	03180100 	tsteq	r8, #0
    4144:	9f1f0000 	svcls	0x001f0000
    4148:	85000001 	strhi	r0, [r0, #-1]
    414c:	2000000e 	andcs	r0, r0, lr
    4150:	00000190 	muleq	r0, r0, r1
    4154:	08001062 	stmdaeq	r0, {r1, r5, r6, ip}
    4158:	000003e0 	andeq	r0, r0, r0, ror #7
    415c:	fc012601 	stc2	6, cr2, [r1], {1}
    4160:	21000002 	tstcs	r0, r2
    4164:	000003f8 	strdeq	r0, [r0], -r8
    4168:	00019f19 	andeq	r9, r1, r9, lsl pc
    416c:	106c2200 	rsbne	r2, ip, r0, lsl #4
    4170:	e0010800 	and	r0, r1, r0, lsl #16
    4174:	1b000004 	blne	418c <__Stack_Size+0x3d8c>
    4178:	0a035101 	beq	d8584 <__Stack_Size+0xd8184>
    417c:	011b2000 	tsteq	fp, r0
    4180:	000c0550 	andeq	r0, ip, r0, asr r5
    4184:	00400110 	subeq	r0, r0, r0, lsl r1
    4188:	76220000 	strtvc	r0, [r2], -r0
    418c:	01080010 	tsteq	r8, r0, lsl r0
    4190:	000004ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    4194:	0351011b 	cmpeq	r1, #-1073741818	; 0xc0000006
    4198:	1b20000a 	blne	8041c8 <__Stack_Size+0x803dc8>
    419c:	0c055001 	stceq	0, cr5, [r5], {1}
    41a0:	40011000 	andmi	r1, r1, r0
    41a4:	01140000 	tsteq	r4, r0
    41a8:	00001a21 	andeq	r1, r0, r1, lsr #20
    41ac:	54014701 	strpl	r4, [r1], #-1793	; 0x701
    41b0:	7c000001 	stcvc	0, cr0, [r0], {1}
    41b4:	a0080010 	andge	r0, r8, r0, lsl r0
    41b8:	bf080010 	svclt	0x00080010
    41bc:	0100000e 	tsteq	r0, lr
    41c0:	00000347 	andeq	r0, r0, r7, asr #6
    41c4:	0010901a 	andseq	r9, r0, sl, lsl r0
    41c8:	00019008 	andeq	r9, r1, r8
    41cc:	50011b00 	andpl	r1, r1, r0, lsl #22
    41d0:	00007402 	andeq	r7, r0, r2, lsl #8
    41d4:	31011c00 	tstcc	r1, r0, lsl #24
    41d8:	01000009 	tsteq	r0, r9
    41dc:	10a0015f 	adcne	r0, r0, pc, asr r1
    41e0:	10a40800 	adcne	r0, r4, r0, lsl #16
    41e4:	7d020800 	stcvc	8, cr0, [r2, #-0]
    41e8:	036b0100 	cmneq	fp, #0
    41ec:	a41d0000 	ldrge	r0, [sp], #-0
    41f0:	01080010 	tsteq	r8, r0, lsl r0
    41f4:	00000318 	andeq	r0, r0, r8, lsl r3
    41f8:	35012300 	strcc	r2, [r1, #-768]	; 0x300
    41fc:	01000015 	tsteq	r0, r5, lsl r0
    4200:	a401013b 	strge	r0, [r1], #-315	; 0x13b
    4204:	e0080010 	and	r0, r8, r0, lsl r0
    4208:	df080010 	svcle	0x00080010
    420c:	0100000e 	tsteq	r0, lr
    4210:	000003de 	ldrdeq	r0, [r0], -lr
    4214:	001a8124 	andseq	r8, sl, r4, lsr #2
    4218:	013d0100 	teqeq	sp, r0, lsl #2
    421c:	0000003e 	andeq	r0, r0, lr, lsr r0
    4220:	00000eff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    4224:	001a4c25 	andseq	r4, sl, r5, lsr #24
    4228:	013d0100 	teqeq	sp, r0, lsl #2
    422c:	0000003e 	andeq	r0, r0, lr, lsr r0
    4230:	90245401 	eorls	r5, r4, r1, lsl #8
    4234:	0100001a 	tsteq	r0, sl, lsl r0
    4238:	003e013d 	eorseq	r0, lr, sp, lsr r1
    423c:	0f380000 	svceq	0x00380000
    4240:	be260000 	cdplt	0, 2, cr0, cr6, cr0, {0}
    4244:	ac080010 	stcge	0, cr0, [r8], {16}
    4248:	c7000001 	strgt	r0, [r0, -r1]
    424c:	1b000003 	blne	4260 <__Stack_Size+0x3e60>
    4250:	38015201 	stmdacc	r1, {r0, r9, ip, lr}
    4254:	10cc2200 	sbcne	r2, ip, r0, lsl #4
    4258:	ac010800 	stcge	8, cr0, [r1], {-0}
    425c:	1b000001 	blne	4268 <__Stack_Size+0x3e68>
    4260:	34015201 	strcc	r5, [r1], #-513	; 0x201
    4264:	0250011b 	subseq	r0, r0, #-1073741818	; 0xc0000006
    4268:	00000074 	andeq	r0, r0, r4, ror r0
    426c:	0b440123 	bleq	1104700 <__Stack_Size+0x1104300>
    4270:	5d010000 	stcpl	0, cr0, [r1, #-0]
    4274:	10e00101 	rscne	r0, r0, r1, lsl #2
    4278:	11080800 	tstne	r8, r0, lsl #16
    427c:	0f560800 	svceq	0x00560800
    4280:	7b010000 	blvc	44288 <__Stack_Size+0x43e88>
    4284:	27000004 	strcs	r0, [r0, -r4]
    4288:	00746164 	rsbseq	r6, r4, r4, ror #2
    428c:	62015d01 	andvs	r5, r1, #64	; 0x40
    4290:	76000000 	strvc	r0, [r0], -r0
    4294:	2800000f 	stmdacs	r0, {r0, r1, r2, r3}
    4298:	00001a41 	andeq	r1, r0, r1, asr #20
    429c:	73015f01 	movwvc	r5, #7937	; 0x1f01
    42a0:	28000000 	stmdacs	r0, {}	; <UNPREDICTABLE>
    42a4:	00000843 	andeq	r0, r0, r3, asr #16
    42a8:	73016001 	movwvc	r6, #4097	; 0x1001
    42ac:	26000000 	strcs	r0, [r0], -r0
    42b0:	080010ee 	stmdaeq	r0, {r1, r2, r3, r5, r6, r7, ip}
    42b4:	00000518 	andeq	r0, r0, r8, lsl r5
    42b8:	00000434 	andeq	r0, r0, r4, lsr r4
    42bc:	0150011b 	cmpeq	r0, fp, lsl r1
    42c0:	f8260035 			; <UNDEFINED> instruction: 0xf8260035
    42c4:	2c080010 	stccs	0, cr0, [r8], {16}
    42c8:	53000005 	movwpl	r0, #5
    42cc:	1b000004 	blne	42e4 <__Stack_Size+0x3ee4>
    42d0:	31015201 	tstcc	r1, r1, lsl #4
    42d4:	0251011b 	subseq	r0, r1, #-1073741818	; 0xc0000006
    42d8:	011bc008 	tsteq	fp, r8
    42dc:	00740250 	rsbseq	r0, r4, r0, asr r2
    42e0:	11002600 	tstne	r0, r0, lsl #12
    42e4:	054a0800 	strbeq	r0, [sl, #-2048]	; 0x800
    42e8:	046b0000 	strbteq	r0, [fp], #-0
    42ec:	011b0000 	tsteq	fp, r0
    42f0:	1b310151 	blne	c4483c <__Stack_Size+0xc4443c>
    42f4:	31015001 	tstcc	r1, r1
    42f8:	11061a00 	tstne	r6, r0, lsl #20
    42fc:	05640800 	strbeq	r0, [r4, #-2048]!	; 0x800
    4300:	011b0000 	tsteq	fp, r0
    4304:	00310150 	eorseq	r0, r1, r0, asr r1
    4308:	1a712900 	bne	1c4e710 <__Stack_Size+0x1c4e310>
    430c:	2d060000 	stccs	0, cr0, [r6, #-0]
    4310:	00000050 	andeq	r0, r0, r0, asr r0
    4314:	622a0101 	eorvs	r0, sl, #1073741824	; 0x40000000
    4318:	98000000 	stmdals	r0, {}	; <UNPREDICTABLE>
    431c:	2b000004 	blcs	4334 <__Stack_Size+0x3f34>
    4320:	000000a3 	andeq	r0, r0, r3, lsr #1
    4324:	c9290019 	stmdbgt	r9!, {r0, r3, r4}
    4328:	07000012 	smladeq	r0, r2, r0, r0
    432c:	00048835 	andeq	r8, r4, r5, lsr r8
    4330:	2c010100 	stfcss	f0, [r1], {-0}
    4334:	00001af2 	strdeq	r1, [r0], -r2
    4338:	003e0d01 	eorseq	r0, lr, r1, lsl #26
    433c:	05010000 	streq	r0, [r1, #-0]
    4340:	00012c03 	andeq	r2, r1, r3, lsl #24
    4344:	1ab02c20 	bne	fec0f3cc <SCS_BASE+0x1ec013cc>
    4348:	0e010000 	cdpeq	0, 0, cr0, cr1, cr0, {0}
    434c:	00000062 	andeq	r0, r0, r2, rrx
    4350:	28030501 	stmdacs	r3, {r0, r8, sl}
    4354:	2c200001 	stccs	0, cr0, [r0], #-4
    4358:	0000036c 	andeq	r0, r0, ip, ror #6
    435c:	04db1501 	ldrbeq	r1, [fp], #1281	; 0x501
    4360:	05010000 	streq	r0, [r1, #-0]
    4364:	00012403 	andeq	r2, r1, r3, lsl #8
    4368:	003e0520 	eorseq	r0, lr, r0, lsr #10
    436c:	012d0000 	teqeq	sp, r0
    4370:	00000271 	andeq	r0, r0, r1, ror r2
    4374:	0101e208 	tsteq	r1, r8, lsl #4
    4378:	000004f9 	strdeq	r0, [r0], -r9
    437c:	0004f92e 	andeq	pc, r4, lr, lsr #18
    4380:	00502e00 	subseq	r2, r0, r0, lsl #28
    4384:	0c000000 	stceq	0, cr0, [r0], {-0}
    4388:	00011d04 	andeq	r1, r1, r4, lsl #26
    438c:	22012d00 	andcs	r2, r1, #0
    4390:	08000003 	stmdaeq	r0, {r0, r1}
    4394:	180101e1 	stmdane	r1, {r0, r5, r6, r7, r8}
    4398:	2e000005 	cdpcs	0, 0, cr0, cr0, cr5, {0}
    439c:	000004f9 	strdeq	r0, [r0], -r9
    43a0:	0000502e 	andeq	r5, r0, lr, lsr #32
    43a4:	012d0000 	teqeq	sp, r0
    43a8:	0000018f 	andeq	r0, r0, pc, lsl #3
    43ac:	01015705 	tsteq	r1, r5, lsl #14
    43b0:	0000052c 	andeq	r0, r0, ip, lsr #10
    43b4:	00003e2e 	andeq	r3, r0, lr, lsr #28
    43b8:	012d0000 	teqeq	sp, r0
    43bc:	00001acb 	andeq	r1, r0, fp, asr #21
    43c0:	01011909 	tsteq	r1, r9, lsl #18
    43c4:	0000054a 	andeq	r0, r0, sl, asr #10
    43c8:	0001292e 	andeq	r2, r1, lr, lsr #18
    43cc:	00502e00 	subseq	r2, r0, r0, lsl #28
    43d0:	502e0000 	eorpl	r0, lr, r0
    43d4:	00000000 	andeq	r0, r0, r0
    43d8:	1a5b012f 	bne	16c489c <__Stack_Size+0x16c449c>
    43dc:	880a0000 	stmdahi	sl, {}	; <UNPREDICTABLE>
    43e0:	64010102 	strvs	r0, [r1], #-258	; 0x102
    43e4:	2e000005 	cdpcs	0, 0, cr0, cr0, cr5, {0}
    43e8:	00000062 	andeq	r0, r0, r2, rrx
    43ec:	0000502e 	andeq	r5, r0, lr, lsr #32
    43f0:	01300000 	teqeq	r0, r0
    43f4:	00001adf 	ldrdeq	r1, [r0], -pc	; <UNPREDICTABLE>
    43f8:	0102710a 	tsteq	r2, sl, lsl #2
    43fc:	00622e01 	rsbeq	r2, r2, r1, lsl #28
    4400:	00000000 	andeq	r0, r0, r0
    4404:	00000956 	andeq	r0, r0, r6, asr r9
    4408:	0e990002 	cdpeq	0, 9, cr0, cr9, cr2, {0}
    440c:	01040000 	mrseq	r0, (UNDEF: 4)
    4410:	000006d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    4414:	001b7f01 	andseq	r7, fp, r1, lsl #30
    4418:	0001f100 	andeq	pc, r1, r0, lsl #2
    441c:	00045800 	andeq	r5, r4, r0, lsl #16
	...
    4428:	00103f00 	andseq	r3, r0, r0, lsl #30
    442c:	05040200 	streq	r0, [r4, #-512]	; 0x200
    4430:	00000812 	andeq	r0, r0, r2, lsl r8
    4434:	e4050202 	str	r0, [r5], #-514	; 0x202
    4438:	02000007 	andeq	r0, r0, #7
    443c:	09c30601 	stmibeq	r3, {r0, r9, sl}^
    4440:	75030000 	strvc	r0, [r3, #-0]
    4444:	02003233 	andeq	r3, r0, #805306371	; 0x30000003
    4448:	00004927 	andeq	r4, r0, r7, lsr #18
    444c:	07040200 	streq	r0, [r4, -r0, lsl #4]
    4450:	0000091f 	andeq	r0, r0, pc, lsl r9
    4454:	36317503 	ldrtcc	r7, [r1], -r3, lsl #10
    4458:	5b280200 	blpl	a04c60 <__Stack_Size+0xa04860>
    445c:	02000000 	andeq	r0, r0, #0
    4460:	0bbc0702 	bleq	fef06070 <SCS_BASE+0x1eef8070>
    4464:	75030000 	strvc	r0, [r3, #-0]
    4468:	29020038 	stmdbcs	r2, {r3, r4, r5}
    446c:	0000006c 	andeq	r0, r0, ip, rrx
    4470:	c1080102 	tstgt	r8, r2, lsl #2
    4474:	04000009 	streq	r0, [r0], #-9
    4478:	00000404 	andeq	r0, r0, r4, lsl #8
    447c:	007e2f02 	rsbseq	r2, lr, r2, lsl #30
    4480:	49050000 	stmdbmi	r5, {}	; <UNPREDICTABLE>
    4484:	04000000 	streq	r0, [r0], #-0
    4488:	00000280 	andeq	r0, r0, r0, lsl #5
    448c:	008e3002 	addeq	r3, lr, r2
    4490:	5b050000 	blpl	144498 <__Stack_Size+0x144098>
    4494:	06000000 	streq	r0, [r0], -r0
    4498:	a83c0201 	ldmdage	ip!, {r0, r9}
    449c:	07000000 	streq	r0, [r0, -r0]
    44a0:	00001eaf 	andeq	r1, r0, pc, lsr #29
    44a4:	45530800 	ldrbmi	r0, [r3, #-2048]	; 0x800
    44a8:	00010054 	andeq	r0, r1, r4, asr r0
    44ac:	00077304 	andeq	r7, r7, r4, lsl #6
    44b0:	933c0200 	teqls	ip, #0
    44b4:	06000000 	streq	r0, [r0], -r0
    44b8:	c83e0201 	ldmdagt	lr!, {r0, r9}
    44bc:	07000000 	streq	r0, [r0, -r0]
    44c0:	000004ea 	andeq	r0, r0, sl, ror #9
    44c4:	08fc0700 	ldmeq	ip!, {r8, r9, sl}^
    44c8:	00010000 	andeq	r0, r1, r0
    44cc:	0000a604 	andeq	sl, r0, r4, lsl #12
    44d0:	b33e0200 	teqlt	lr, #0
    44d4:	02000000 	andeq	r0, r0, #0
    44d8:	09160704 	ldmdbeq	r6, {r2, r8, r9, sl}
    44dc:	24090000 	strcs	r0, [r9], #-0
    44e0:	68010c03 	stmdavs	r1, {r0, r1, sl, fp}
    44e4:	0a000001 	beq	44f0 <__Stack_Size+0x40f0>
    44e8:	00524341 	subseq	r4, r2, r1, asr #6
    44ec:	73010e03 	movwvc	r0, #7683	; 0x1e03
    44f0:	02000000 	andeq	r0, r0, #0
    44f4:	ec0b0023 	stc	0, cr0, [fp], {35}	; 0x23
    44f8:	0300001b 	movweq	r0, #27
    44fc:	0073010f 	rsbseq	r0, r3, pc, lsl #2
    4500:	23020000 	movwcs	r0, #8192	; 0x2000
    4504:	1be90b04 	blne	ffa4711c <SCS_BASE+0x1fa3911c>
    4508:	10030000 	andne	r0, r3, r0
    450c:	00007301 	andeq	r7, r0, r1, lsl #6
    4510:	08230200 	stmdaeq	r3!, {r9}
    4514:	0052530a 	subseq	r5, r2, sl, lsl #6
    4518:	73011103 	movwvc	r1, #4355	; 0x1103
    451c:	02000000 	andeq	r0, r0, #0
    4520:	430a0c23 	movwmi	r0, #44067	; 0xac23
    4524:	12030052 	andne	r0, r3, #82	; 0x52
    4528:	00007301 	andeq	r7, r0, r1, lsl #6
    452c:	10230200 	eorne	r0, r3, r0, lsl #4
    4530:	0052410a 	subseq	r4, r2, sl, lsl #2
    4534:	73011303 	movwvc	r1, #4867	; 0x1303
    4538:	02000000 	andeq	r0, r0, #0
    453c:	940b1423 	strls	r1, [fp], #-1059	; 0x423
    4540:	0300001d 	movweq	r0, #29
    4544:	00730114 	rsbseq	r0, r3, r4, lsl r1
    4548:	23020000 	movwcs	r0, #8192	; 0x2000
    454c:	424f0a18 	submi	r0, pc, #98304	; 0x18000
    4550:	15030052 	strne	r0, [r3, #-82]	; 0x52
    4554:	00007301 	andeq	r7, r0, r1, lsl #6
    4558:	1c230200 	sfmne	f0, 4, [r3], #-0
    455c:	001b990b 	andseq	r9, fp, fp, lsl #18
    4560:	01160300 	tsteq	r6, r0, lsl #6
    4564:	00000073 	andeq	r0, r0, r3, ror r0
    4568:	00202302 	eoreq	r2, r0, r2, lsl #6
    456c:	001d9d0c 	andseq	r9, sp, ip, lsl #26
    4570:	01170300 	tsteq	r7, r0, lsl #6
    4574:	000000da 	ldrdeq	r0, [r0], -sl
    4578:	19031009 	stmdbne	r3, {r0, r3, ip}
    457c:	0001f601 	andeq	pc, r1, r1, lsl #12
    4580:	44520a00 	ldrbmi	r0, [r2], #-2560	; 0xa00
    4584:	1b030050 	blne	c46cc <__Stack_Size+0xc42cc>
    4588:	00008301 	andeq	r8, r0, r1, lsl #6
    458c:	00230200 	eoreq	r0, r3, r0, lsl #4
    4590:	001d6e0b 	andseq	r6, sp, fp, lsl #28
    4594:	011c0300 	tsteq	ip, r0, lsl #6
    4598:	00000083 	andeq	r0, r0, r3, lsl #1
    459c:	0b022302 	bleq	8d1ac <__Stack_Size+0x8cdac>
    45a0:	00001d73 	andeq	r1, r0, r3, ror sp
    45a4:	83011d03 	movwhi	r1, #7427	; 0x1d03
    45a8:	02000000 	andeq	r0, r0, #0
    45ac:	790b0423 	stmdbvc	fp, {r0, r1, r5, sl}
    45b0:	0300001d 	movweq	r0, #29
    45b4:	0083011e 	addeq	r0, r3, lr, lsl r1
    45b8:	23020000 	movwcs	r0, #8192	; 0x2000
    45bc:	1bb20b06 	blne	fec871dc <SCS_BASE+0x1ec791dc>
    45c0:	1f030000 	svcne	0x00030000
    45c4:	00008301 	andeq	r8, r0, r1, lsl #6
    45c8:	08230200 	stmdaeq	r3!, {r9}
    45cc:	001bb70b 	andseq	fp, fp, fp, lsl #14
    45d0:	01200300 	teqeq	r0, r0, lsl #6
    45d4:	00000083 	andeq	r0, r0, r3, lsl #1
    45d8:	0b0a2302 	bleq	28d1e8 <__Stack_Size+0x28cde8>
    45dc:	00001bbc 			; <UNDEFINED> instruction: 0x00001bbc
    45e0:	83012103 	movwhi	r2, #4355	; 0x1103
    45e4:	02000000 	andeq	r0, r0, #0
    45e8:	c10b0c23 	tstgt	fp, r3, lsr #24
    45ec:	0300001b 	movweq	r0, #27
    45f0:	00830122 	addeq	r0, r3, r2, lsr #2
    45f4:	23020000 	movwcs	r0, #8192	; 0x2000
    45f8:	d90c000e 	stmdble	ip, {r1, r2, r3}
    45fc:	0300001c 	movweq	r0, #28
    4600:	01740123 	cmneq	r4, r3, lsr #2
    4604:	01060000 	mrseq	r0, (UNDEF: 6)
    4608:	02291c04 	eoreq	r1, r9, #1024	; 0x400
    460c:	17070000 	strne	r0, [r7, -r0]
    4610:	01000004 	tsteq	r0, r4
    4614:	00082007 	andeq	r2, r8, r7
    4618:	b6070200 	strlt	r0, [r7], -r0, lsl #4
    461c:	03000000 	movweq	r0, #0
    4620:	0004a107 	andeq	sl, r4, r7, lsl #2
    4624:	b9070400 	stmdblt	r7, {sl}
    4628:	05000003 	streq	r0, [r0, #-3]
    462c:	073d0400 	ldreq	r0, [sp, -r0, lsl #8]!
    4630:	22040000 	andcs	r0, r4, #0
    4634:	00000202 	andeq	r0, r0, r2, lsl #4
    4638:	1cc9010d 	stfnee	f0, [r9], {13}
    463c:	3f010000 	svccc	0x00010000
    4640:	02290103 	eoreq	r0, r9, #-1073741824	; 0xc0000000
    4644:	54010000 	strpl	r0, [r1], #-0
    4648:	0e000002 	cdpeq	0, 0, cr0, cr0, cr2, {0}
    464c:	00001c2c 	andeq	r1, r0, ip, lsr #24
    4650:	29034101 	stmdbcs	r3, {r0, r8, lr}
    4654:	00000002 	andeq	r0, r0, r2
    4658:	072c010f 	streq	r0, [ip, -pc, lsl #2]!
    465c:	56010000 	strpl	r0, [r1], -r0
    4660:	00110801 	andseq	r0, r1, r1, lsl #16
    4664:	00112008 	andseq	r2, r1, r8
    4668:	007d0208 	rsbseq	r0, sp, r8, lsl #4
    466c:	00027d01 	andeq	r7, r2, r1, lsl #26
    4670:	1b4d1000 	blne	1348678 <__Stack_Size+0x1348278>
    4674:	56010000 	strpl	r0, [r1], -r0
    4678:	0000003e 	andeq	r0, r0, lr, lsr r0
    467c:	00000f95 	muleq	r0, r5, pc	; <UNPREDICTABLE>
    4680:	e4010f00 	str	r0, [r1], #-3840	; 0xf00
    4684:	0100001c 	tsteq	r0, ip, lsl r0
    4688:	0000016a 	andeq	r0, r0, sl, ror #2
    468c:	00000000 	andeq	r0, r0, r0
    4690:	7d020000 	stcvc	0, cr0, [r2, #-0]
    4694:	02a60100 	adceq	r0, r6, #0
    4698:	b3100000 	tstlt	r0, #0
    469c:	0100001c 	tsteq	r0, ip, lsl r0
    46a0:	00003e6a 	andeq	r3, r0, sl, ror #28
    46a4:	000fb600 	andeq	fp, pc, r0, lsl #12
    46a8:	010f0000 	mrseq	r0, CPSR
    46ac:	0000014f 	andeq	r0, r0, pc, asr #2
    46b0:	20017e01 	andcs	r7, r1, r1, lsl #28
    46b4:	38080011 	stmdacc	r8, {r0, r4}
    46b8:	02080011 	andeq	r0, r8, #17
    46bc:	cf01007d 	svcgt	0x0001007d
    46c0:	10000002 	andne	r0, r0, r2
    46c4:	00001dc6 	andeq	r1, r0, r6, asr #27
    46c8:	003e7e01 	eorseq	r7, lr, r1, lsl #28
    46cc:	0fd70000 	svceq	0x00d70000
    46d0:	11000000 	mrsne	r0, (UNDEF: 0)
    46d4:	00043301 	andeq	r3, r4, r1, lsl #6
    46d8:	01900100 	orrseq	r0, r0, r0, lsl #2
    46dc:	08001138 	stmdaeq	r0, {r3, r4, r5, r8, ip}
    46e0:	08001150 	stmdaeq	r0, {r4, r6, r8, ip}
    46e4:	01007d02 	tsteq	r0, r2, lsl #26
    46e8:	05a30111 	streq	r0, [r3, #273]!	; 0x111
    46ec:	9e010000 	cdpls	0, 0, cr0, cr1, cr0, {0}
    46f0:	00115001 	andseq	r5, r1, r1
    46f4:	00116008 	andseq	r6, r1, r8
    46f8:	007d0208 	rsbseq	r0, sp, r8, lsl #4
    46fc:	19011201 	stmdbne	r1, {r0, r9, ip}
    4700:	0100001d 	tsteq	r0, sp, lsl r0
    4704:	3e010296 	mcrcc	2, 0, r0, cr1, cr6, {4}
	...
    4710:	02000000 	andeq	r0, r0, #0
    4714:	1201007d 	andne	r0, r1, #125	; 0x7d
    4718:	001bc601 	andseq	ip, fp, r1, lsl #12
    471c:	02a30100 	adceq	r0, r3, #0
    4720:	00003e01 	andeq	r3, r0, r1, lsl #28
	...
    472c:	007d0200 	rsbseq	r0, sp, r0, lsl #4
    4730:	7f011301 	svcvc	0x00011301
    4734:	0100001c 	tsteq	r0, ip, lsl r0
    4738:	a80102b1 	stmdage	r1, {r0, r4, r5, r7, r9}
	...
    4744:	02000000 	andeq	r0, r0, #0
    4748:	5c01007d 	stcpl	0, cr0, [r1], {125}	; 0x7d
    474c:	14000003 	strne	r0, [r0], #-3
    4750:	00001b3f 	andeq	r1, r0, pc, lsr fp
    4754:	a802b301 	stmdage	r2, {r0, r8, r9, ip, sp, pc}
    4758:	f8000000 			; <UNDEFINED> instruction: 0xf8000000
    475c:	0000000f 	andeq	r0, r0, pc
    4760:	1b5b0113 	blne	16c4bb4 <__Stack_Size+0x16c47b4>
    4764:	c7010000 	strgt	r0, [r1, -r0]
    4768:	00a80102 	adceq	r0, r8, r2, lsl #2
	...
    4774:	7d020000 	stcvc	0, cr0, [r2, #-0]
    4778:	038b0100 	orreq	r0, fp, #0
    477c:	38140000 	ldmdacc	r4, {}	; <UNPREDICTABLE>
    4780:	0100001c 	tsteq	r0, ip, lsl r0
    4784:	00a802c9 	adceq	r0, r8, r9, asr #5
    4788:	101d0000 	andsne	r0, sp, r0
    478c:	15000000 	strne	r0, [r0, #-0]
    4790:	001b0701 	andseq	r0, fp, r1, lsl #14
    4794:	02e20100 	rsceq	r0, r2, #0
    4798:	00000001 	andeq	r0, r0, r1
    479c:	00000000 	andeq	r0, r0, r0
    47a0:	007d0200 	rsbseq	r0, sp, r0, lsl #4
    47a4:	0003c401 	andeq	ip, r3, r1, lsl #8
    47a8:	1d8b1600 	stcne	6, cr1, [fp]
    47ac:	e2010000 	and	r0, r1, #0
    47b0:	00005002 	andeq	r5, r0, r2
    47b4:	00104300 	andseq	r4, r0, r0, lsl #6
    47b8:	1a681700 	bne	1a0a3c0 <__Stack_Size+0x1a09fc0>
    47bc:	e2010000 	and	r0, r1, #0
    47c0:	0000c802 	andeq	ip, r0, r2, lsl #16
    47c4:	00510100 	subseq	r0, r1, r0, lsl #2
    47c8:	1c590113 	ldfnee	f0, [r9], {19}
    47cc:	01010000 	mrseq	r0, (UNDEF: 1)
    47d0:	00a80103 	adceq	r0, r8, r3, lsl #2
	...
    47dc:	7d020000 	stcvc	0, cr0, [r2, #-0]
    47e0:	04030100 	streq	r0, [r3], #-256	; 0x100
    47e4:	47160000 	ldrmi	r0, [r6, -r0]
    47e8:	0100001d 	tsteq	r0, sp, lsl r0
    47ec:	00500301 	subseq	r0, r0, r1, lsl #6
    47f0:	107d0000 	rsbsne	r0, sp, r0
    47f4:	38140000 	ldmdacc	r4, {}	; <UNPREDICTABLE>
    47f8:	0100001c 	tsteq	r0, ip, lsl r0
    47fc:	00a80303 	adceq	r0, r8, r3, lsl #6
    4800:	10b70000 	adcsne	r0, r7, r0
    4804:	15000000 	strne	r0, [r0, #-0]
    4808:	0001b001 	andeq	fp, r1, r1
    480c:	032e0100 	teqeq	lr, #0
    4810:	00116001 	andseq	r6, r1, r1
    4814:	00116c08 	andseq	r6, r1, r8, lsl #24
    4818:	007d0208 	rsbseq	r0, sp, r8, lsl #4
    481c:	00042c01 	andeq	r2, r4, r1, lsl #24
    4820:	1d471700 	stclne	7, cr1, [r7, #-0]
    4824:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
    4828:	00005003 	andeq	r5, r0, r3
    482c:	00500100 	subseq	r0, r0, r0, lsl #2
    4830:	00023418 	andeq	r3, r2, r8, lsl r4
    4834:	00116c00 	andseq	r6, r1, r0, lsl #24
    4838:	00119408 	andseq	r9, r1, r8, lsl #8
    483c:	007d0208 	rsbseq	r0, sp, r8, lsl #4
    4840:	00046b01 	andeq	r6, r4, r1, lsl #22
    4844:	02471900 	subeq	r1, r7, #0
    4848:	10d60000 	sbcsne	r0, r6, r0
    484c:	341a0000 	ldrcc	r0, [sl], #-0
    4850:	7a000002 	bvc	4860 <__Stack_Size+0x4460>
    4854:	88080011 	stmdahi	r8, {r0, r4}
    4858:	01080011 	tsteq	r8, r1, lsl r0
    485c:	7a1b033f 	bvc	6c5560 <__Stack_Size+0x6c5160>
    4860:	88080011 	stmdahi	r8, {r0, r4}
    4864:	1c080011 	stcne	0, cr0, [r8], {17}
    4868:	00000247 	andeq	r0, r0, r7, asr #4
    486c:	1d000000 	stcne	0, cr0, [r0, #-0]
    4870:	00001b79 	andeq	r1, r0, r9, ror fp
    4874:	01038501 	tsteq	r3, r1, lsl #10
    4878:	00048401 	andeq	r8, r4, r1, lsl #8
    487c:	00691e00 	rsbeq	r1, r9, r0, lsl #28
    4880:	73038701 	movwvc	r8, #14081	; 0x3701
    4884:	00000000 	andeq	r0, r0, r0
    4888:	1dab011f 	stfnes	f0, [fp, #124]!	; 0x7c
    488c:	66010000 	strvs	r0, [r1], -r0
    4890:	02290103 	eoreq	r0, r9, #-1073741824	; 0xc0000000
    4894:	11940000 	orrsne	r0, r4, r0
    4898:	11c80800 	bicne	r0, r8, r0, lsl #16
    489c:	10f50800 	rscsne	r0, r5, r0, lsl #16
    48a0:	fe010000 	cdp2	0, 0, cr0, cr1, cr0, {0}
    48a4:	16000004 	strne	r0, [r0], -r4
    48a8:	00001c77 	andeq	r1, r0, r7, ror ip
    48ac:	3e036601 	cfmadd32cc	mvax0, mvfx6, mvfx3, mvfx1
    48b0:	15000000 	strne	r0, [r0, #-0]
    48b4:	14000011 	strne	r0, [r0], #-17
    48b8:	00001c31 	andeq	r1, r0, r1, lsr ip
    48bc:	29036801 	stmdbcs	r3, {r0, fp, sp, lr}
    48c0:	33000002 	movwcc	r0, #2
    48c4:	20000011 	andcs	r0, r0, r1, lsl r0
    48c8:	0000046b 	andeq	r0, r0, fp, ror #8
    48cc:	080011a2 	stmdaeq	r0, {r1, r5, r7, r8, ip}
    48d0:	080011b4 	stmdaeq	r0, {r2, r4, r5, r7, r8, ip}
    48d4:	eb037001 	bl	e08e0 <__Stack_Size+0xe04e0>
    48d8:	1b000004 	blne	48f0 <__Stack_Size+0x44f0>
    48dc:	080011a2 	stmdaeq	r0, {r1, r5, r7, r8, ip}
    48e0:	080011b4 	stmdaeq	r0, {r2, r4, r5, r7, r8, ip}
    48e4:	00047919 	andeq	r7, r4, r9, lsl r9
    48e8:	00116800 	andseq	r6, r1, r0, lsl #16
    48ec:	21000000 	mrscs	r0, (UNDEF: 0)
    48f0:	0800119c 	stmdaeq	r0, {r2, r3, r4, r7, r8, ip}
    48f4:	00000234 	andeq	r0, r0, r4, lsr r2
    48f8:	0011b821 	andseq	fp, r1, r1, lsr #16
    48fc:	00023408 	andeq	r3, r2, r8, lsl #8
    4900:	011f0000 	tsteq	pc, r0
    4904:	00001bf1 	strdeq	r1, [r0], -r1	; <UNPREDICTABLE>
    4908:	01026a01 	tsteq	r2, r1, lsl #20
    490c:	00000229 	andeq	r0, r0, r9, lsr #4
	...
    4918:	00001193 	muleq	r0, r3, r1
    491c:	00058001 	andeq	r8, r5, r1
    4920:	1c0c1600 	stcne	6, cr1, [ip], {-0}
    4924:	6a010000 	bvs	4492c <__Stack_Size+0x4452c>
    4928:	00005002 	andeq	r5, r0, r2
    492c:	0011b300 	andseq	fp, r1, r0, lsl #6
    4930:	1b201600 	blne	80a138 <__Stack_Size+0x809d38>
    4934:	6a010000 	bvs	4493c <__Stack_Size+0x4453c>
    4938:	00005002 	andeq	r5, r0, r2
    493c:	0011d400 	andseq	sp, r1, r0, lsl #8
    4940:	1ca01600 	stcne	6, cr1, [r0]
    4944:	6a010000 	bvs	4494c <__Stack_Size+0x4454c>
    4948:	00005002 	andeq	r5, r0, r2
    494c:	0011f500 	andseq	pc, r1, r0, lsl #10
    4950:	1c311400 	cfldrsne	mvf1, [r1], #-0
    4954:	6c010000 	stcvs	0, cr0, [r1], {-0}
    4958:	00022902 	andeq	r2, r2, r2, lsl #18
    495c:	00121600 	andseq	r1, r2, r0, lsl #12
    4960:	00002200 	andeq	r2, r0, r0, lsl #4
    4964:	04840000 	streq	r0, [r4], #0
    4968:	05700000 	ldrbeq	r0, [r0, #-0]!
    496c:	01230000 	teqeq	r3, r0
    4970:	003f0150 	eorseq	r0, pc, r0, asr r1	; <UNPREDICTABLE>
    4974:	00000024 	andeq	r0, r0, r4, lsr #32
    4978:	00048400 	andeq	r8, r4, r0, lsl #8
    497c:	50012300 	andpl	r2, r1, r0, lsl #6
    4980:	00003f01 	andeq	r3, r0, r1, lsl #30
    4984:	1c14011f 	ldfnes	f0, [r4], {31}
    4988:	19010000 	stmdbne	r1, {}	; <UNPREDICTABLE>
    498c:	02290102 	eoreq	r0, r9, #-2147483648	; 0x80000000
	...
    4998:	12400000 	subne	r0, r0, #0
    499c:	fb010000 	blx	449a6 <__Stack_Size+0x445a6>
    49a0:	16000005 	strne	r0, [r0], -r5
    49a4:	00001a68 	andeq	r1, r0, r8, ror #20
    49a8:	c8021901 	stmdagt	r2, {r0, r8, fp, ip}
    49ac:	60000000 	andvs	r0, r0, r0
    49b0:	14000012 	strne	r0, [r0], #-18
    49b4:	00001c31 	andeq	r1, r0, r1, lsr ip
    49b8:	29021b01 	stmdbcs	r2, {r0, r8, r9, fp, ip}
    49bc:	81000002 	tsthi	r0, r2
    49c0:	22000012 	andcs	r0, r0, #18
    49c4:	00000000 	andeq	r0, r0, r0
    49c8:	00000484 	andeq	r0, r0, r4, lsl #9
    49cc:	000005d4 	ldrdeq	r0, [r0], -r4
    49d0:	03500123 	cmpeq	r0, #-1073741816	; 0xc0000008
    49d4:	000fff0a 	andeq	pc, pc, sl, lsl #30
    49d8:	00000022 	andeq	r0, r0, r2, lsr #32
    49dc:	00048400 	andeq	r8, r4, r0, lsl #8
    49e0:	0005e900 	andeq	lr, r5, r0, lsl #18
    49e4:	50012300 	andpl	r2, r1, r0, lsl #6
    49e8:	0fff0a03 	svceq	0x00ff0a03
    49ec:	00002400 	andeq	r2, r0, r0, lsl #8
    49f0:	04840000 	streq	r0, [r4], #0
    49f4:	01230000 	teqeq	r3, r0
    49f8:	ff0a0350 			; <UNDEFINED> instruction: 0xff0a0350
    49fc:	1f00000f 	svcne	0x0000000f
    4a00:	001d5201 	andseq	r5, sp, r1, lsl #4
    4a04:	01ca0100 	biceq	r0, sl, r0, lsl #2
    4a08:	00022901 	andeq	r2, r2, r1, lsl #18
	...
    4a14:	0012c100 	andseq	ip, r2, r0, lsl #2
    4a18:	06d60100 	ldrbeq	r0, [r6], r0, lsl #2
    4a1c:	7f160000 	svcvc	0x00160000
    4a20:	0100001d 	tsteq	r0, sp, lsl r0
    4a24:	003e01ca 	eorseq	r0, lr, sl, asr #3
    4a28:	12e10000 	rscne	r0, r1, #0
    4a2c:	a9140000 	ldmdbge	r4, {}	; <UNPREDICTABLE>
    4a30:	0100001c 	tsteq	r0, ip, lsl r0
    4a34:	005001cc 	subseq	r0, r0, ip, asr #3
    4a38:	132a0000 	teqne	sl, #0
    4a3c:	6d140000 	ldcvs	0, cr0, [r4, #-0]
    4a40:	0100001c 	tsteq	r0, ip, lsl r0
    4a44:	005001cc 	subseq	r0, r0, ip, asr #3
    4a48:	13760000 	cmnne	r6, #0
    4a4c:	16140000 	ldrne	r0, [r4], -r0
    4a50:	0100001b 	tsteq	r0, fp, lsl r0
    4a54:	005001cc 	subseq	r0, r0, ip, asr #3
    4a58:	13ce0000 	bicne	r0, lr, #0
    4a5c:	4f140000 	svcmi	0x00140000
    4a60:	0100001c 	tsteq	r0, ip, lsl r0
    4a64:	005001cc 	subseq	r0, r0, ip, asr #3
    4a68:	142a0000 	strtne	r0, [sl], #-0
    4a6c:	31140000 	tstcc	r4, r0
    4a70:	0100001c 	tsteq	r0, ip, lsl r0
    4a74:	022901ce 	eoreq	r0, r9, #-2147483597	; 0x80000033
    4a78:	14720000 	ldrbtne	r0, [r2], #-0
    4a7c:	00220000 	eoreq	r0, r2, r0
    4a80:	84000000 	strhi	r0, [r0], #-0
    4a84:	8d000004 	stchi	0, cr0, [r0, #-16]
    4a88:	23000006 	movwcs	r0, #6
    4a8c:	3f015001 	svccc	0x00015001
    4a90:	00002200 	andeq	r2, r0, r0, lsl #4
    4a94:	04840000 	streq	r0, [r4], #0
    4a98:	06a00000 	strteq	r0, [r0], r0
    4a9c:	01230000 	teqeq	r3, r0
    4aa0:	003f0150 	eorseq	r0, pc, r0, asr r1	; <UNPREDICTABLE>
    4aa4:	00000022 	andeq	r0, r0, r2, lsr #32
    4aa8:	00048400 	andeq	r8, r4, r0, lsl #8
    4aac:	0006b300 	andeq	fp, r6, r0, lsl #6
    4ab0:	50012300 	andpl	r2, r1, r0, lsl #6
    4ab4:	22003f01 	andcs	r3, r0, #4
    4ab8:	00000000 	andeq	r0, r0, r0
    4abc:	00000484 	andeq	r0, r0, r4, lsl #9
    4ac0:	000006c6 	andeq	r0, r0, r6, asr #13
    4ac4:	01500123 	cmpeq	r0, r3, lsr #2
    4ac8:	0024003f 	eoreq	r0, r4, pc, lsr r0
    4acc:	84000000 	strhi	r0, [r0], #-0
    4ad0:	23000004 	movwcs	r0, #4
    4ad4:	3f015001 	svccc	0x00015001
    4ad8:	011f0000 	tsteq	pc, r0
    4adc:	00001cfd 	strdeq	r1, [r0], -sp
    4ae0:	01019901 	tsteq	r1, r1, lsl #18
    4ae4:	00000229 	andeq	r0, r0, r9, lsr #4
	...
    4af0:	000014c8 	andeq	r1, r0, r8, asr #9
    4af4:	00074801 	andeq	r4, r7, r1, lsl #16
    4af8:	3c2a1600 	stccc	6, cr1, [sl], #-0
    4afc:	99010000 	stmdbls	r1, {}	; <UNPREDICTABLE>
    4b00:	00003e01 	andeq	r3, r0, r1, lsl #28
    4b04:	0014e800 	andseq	lr, r4, r0, lsl #16
    4b08:	1cae1600 	stcne	6, cr1, [lr]
    4b0c:	99010000 	stmdbls	r1, {}	; <UNPREDICTABLE>
    4b10:	00006201 	andeq	r6, r0, r1, lsl #4
    4b14:	00150600 	andseq	r0, r5, r0, lsl #12
    4b18:	1c311400 	cfldrsne	mvf1, [r1], #-0
    4b1c:	9b010000 	blls	44b24 <__Stack_Size+0x44724>
    4b20:	00022901 	andeq	r2, r2, r1, lsl #18
    4b24:	00152700 	andseq	r2, r5, r0, lsl #14
    4b28:	00002200 	andeq	r2, r0, r0, lsl #4
    4b2c:	04840000 	streq	r0, [r4], #0
    4b30:	07380000 	ldreq	r0, [r8, -r0]!
    4b34:	01230000 	teqeq	r3, r0
    4b38:	003f0150 	eorseq	r0, pc, r0, asr r1	; <UNPREDICTABLE>
    4b3c:	00000024 	andeq	r0, r0, r4, lsr #32
    4b40:	00048400 	andeq	r8, r4, r0, lsl #8
    4b44:	50012300 	andpl	r2, r1, r0, lsl #6
    4b48:	00003f01 	andeq	r3, r0, r1, lsl #30
    4b4c:	1d31011f 	ldfnes	f0, [r1, #-124]!	; 0xffffff84
    4b50:	71010000 	mrsvc	r0, (UNDEF: 1)
    4b54:	02290101 	eoreq	r0, r9, #1073741824	; 0x40000000
	...
    4b60:	15510000 	ldrbne	r0, [r1, #-0]
    4b64:	ba010000 	blt	44b6c <__Stack_Size+0x4476c>
    4b68:	16000007 	strne	r0, [r0], -r7
    4b6c:	00003c2a 	andeq	r3, r0, sl, lsr #24
    4b70:	3e017101 	adfccs	f7, f1, f1
    4b74:	71000000 	mrsvc	r0, (UNDEF: 0)
    4b78:	16000015 			; <UNDEFINED> instruction: 0x16000015
    4b7c:	00001cae 	andeq	r1, r0, lr, lsr #25
    4b80:	50017101 	andpl	r7, r1, r1, lsl #2
    4b84:	8f000000 	svchi	0x00000000
    4b88:	14000015 	strne	r0, [r0], #-21
    4b8c:	00001c31 	andeq	r1, r0, r1, lsr ip
    4b90:	29017301 	stmdbcs	r1, {r0, r8, r9, ip, sp, lr}
    4b94:	b0000002 	andlt	r0, r0, r2
    4b98:	22000015 	andcs	r0, r0, #21
    4b9c:	00000000 	andeq	r0, r0, r0
    4ba0:	00000484 	andeq	r0, r0, r4, lsl #9
    4ba4:	000007aa 	andeq	r0, r0, sl, lsr #15
    4ba8:	01500123 	cmpeq	r0, r3, lsr #2
    4bac:	0024003f 	eoreq	r0, r4, pc, lsr r0
    4bb0:	84000000 	strhi	r0, [r0], #-0
    4bb4:	23000004 	movwcs	r0, #4
    4bb8:	3f015001 	svccc	0x00015001
    4bbc:	011f0000 	tsteq	pc, r0
    4bc0:	0000130f 	andeq	r1, r0, pc, lsl #6
    4bc4:	01013601 	tsteq	r1, r1, lsl #12
    4bc8:	00000229 	andeq	r0, r0, r9, lsr #4
    4bcc:	080011c8 	stmdaeq	r0, {r3, r6, r7, r8, ip}
    4bd0:	08001214 	stmdaeq	r0, {r2, r4, r9, ip}
    4bd4:	000015da 	ldrdeq	r1, [r0], -sl
    4bd8:	00083f01 	andeq	r3, r8, r1, lsl #30
    4bdc:	3c2a1600 	stccc	6, cr1, [sl], #-0
    4be0:	36010000 	strcc	r0, [r1], -r0
    4be4:	00003e01 	andeq	r3, r0, r1, lsl #28
    4be8:	0015fa00 	andseq	pc, r5, r0, lsl #20
    4bec:	1cae1600 	stcne	6, cr1, [lr]
    4bf0:	36010000 	strcc	r0, [r1], -r0
    4bf4:	00003e01 	andeq	r3, r0, r1, lsl #28
    4bf8:	00161800 	andseq	r1, r6, r0, lsl #16
    4bfc:	1c311400 	cfldrsne	mvf1, [r1], #-0
    4c00:	38010000 	stmdacc	r1, {}	; <UNPREDICTABLE>
    4c04:	00022901 	andeq	r2, r2, r1, lsl #18
    4c08:	00164400 	andseq	r4, r6, r0, lsl #8
    4c0c:	11d42200 	bicsne	r2, r4, r0, lsl #4
    4c10:	04840800 	streq	r0, [r4], #2048	; 0x800
    4c14:	081c0000 	ldmdaeq	ip, {}	; <UNPREDICTABLE>
    4c18:	01230000 	teqeq	r3, r0
    4c1c:	003f0150 	eorseq	r0, pc, r0, asr r1	; <UNPREDICTABLE>
    4c20:	0011ec22 	andseq	lr, r1, r2, lsr #24
    4c24:	00048408 	andeq	r8, r4, r8, lsl #8
    4c28:	00082f00 	andeq	r2, r8, r0, lsl #30
    4c2c:	50012300 	andpl	r2, r1, r0, lsl #6
    4c30:	24003f01 	strcs	r3, [r0], #-3841	; 0xf01
    4c34:	080011fa 	stmdaeq	r0, {r1, r3, r4, r5, r6, r7, r8, ip}
    4c38:	00000484 	andeq	r0, r0, r4, lsl #9
    4c3c:	01500123 	cmpeq	r0, r3, lsr #2
    4c40:	2500003f 	strcs	r0, [r0, #-63]	; 0x3f
    4c44:	001b2801 	andseq	r2, fp, r1, lsl #16
    4c48:	01f70100 	mvnseq	r0, r0, lsl #2
    4c4c:	00000229 	andeq	r0, r0, r9, lsr #4
	...
    4c58:	00001684 	andeq	r1, r0, r4, lsl #13
    4c5c:	0008a601 	andeq	sl, r8, r1, lsl #12
    4c60:	1c312600 	ldcne	6, cr2, [r1], #-0
    4c64:	f9010000 			; <UNDEFINED> instruction: 0xf9010000
    4c68:	00000229 	andeq	r0, r0, r9, lsr #4
    4c6c:	000016a4 	andeq	r1, r0, r4, lsr #13
    4c70:	00000022 	andeq	r0, r0, r2, lsr #32
    4c74:	00048400 	andeq	r8, r4, r0, lsl #8
    4c78:	00088100 	andeq	r8, r8, r0, lsl #2
    4c7c:	50012300 	andpl	r2, r1, r0, lsl #6
    4c80:	0fff0a03 	svceq	0x00ff0a03
    4c84:	00002200 	andeq	r2, r0, r0, lsl #4
    4c88:	04840000 	streq	r0, [r4], #0
    4c8c:	08960000 	ldmeq	r6, {}	; <UNPREDICTABLE>
    4c90:	01230000 	teqeq	r3, r0
    4c94:	ff0a0350 			; <UNDEFINED> instruction: 0xff0a0350
    4c98:	0024000f 	eoreq	r0, r4, pc
    4c9c:	84000000 	strhi	r0, [r0], #-0
    4ca0:	23000004 	movwcs	r0, #4
    4ca4:	3f015001 	svccc	0x00015001
    4ca8:	01250000 	teqeq	r5, r0
    4cac:	00001b9e 	muleq	r0, lr, fp
    4cb0:	2901d401 	stmdbcs	r1, {r0, sl, ip, lr, pc}
    4cb4:	00000002 	andeq	r0, r0, r2
    4cb8:	00000000 	andeq	r0, r0, r0
    4cbc:	e4000000 	str	r0, [r0], #-0
    4cc0:	01000016 	tsteq	r0, r6, lsl r0
    4cc4:	000008fa 	strdeq	r0, [r0], -sl
    4cc8:	001c3126 	andseq	r3, ip, r6, lsr #2
    4ccc:	29d60100 	ldmibcs	r6, {r8}^
    4cd0:	04000002 	streq	r0, [r0], #-2
    4cd4:	22000017 	andcs	r0, r0, #23
    4cd8:	00000000 	andeq	r0, r0, r0
    4cdc:	00000484 	andeq	r0, r0, r4, lsl #9
    4ce0:	000008e8 	andeq	r0, r0, r8, ror #17
    4ce4:	03500123 	cmpeq	r0, #-1073741816	; 0xc0000008
    4ce8:	000fff0a 	andeq	pc, pc, sl, lsl #30
    4cec:	00000024 	andeq	r0, r0, r4, lsr #32
    4cf0:	00048400 	andeq	r8, r4, r0, lsl #8
    4cf4:	50012300 	andpl	r2, r1, r0, lsl #6
    4cf8:	0fff0a03 	svceq	0x00ff0a03
    4cfc:	01270000 	teqeq	r7, r0
    4d00:	00000bdd 	ldrdeq	r0, [r0], -sp
    4d04:	2901ad01 	stmdbcs	r1, {r0, r8, sl, fp, sp, pc}
    4d08:	14000002 	strne	r0, [r0], #-2
    4d0c:	54080012 	strpl	r0, [r8], #-18
    4d10:	2e080012 	mcrcs	0, 0, r0, cr8, cr2, {0}
    4d14:	01000017 	tsteq	r0, r7, lsl r0
    4d18:	001c4210 	andseq	r4, ip, r0, lsl r2
    4d1c:	3ead0100 	fdvcce	f0, f5, f0
    4d20:	4e000000 	cdpmi	0, 0, cr0, cr0, cr0, {0}
    4d24:	26000017 			; <UNDEFINED> instruction: 0x26000017
    4d28:	00001c31 	andeq	r1, r0, r1, lsr ip
    4d2c:	0229af01 	eoreq	sl, r9, #4
    4d30:	176c0000 	strbne	r0, [ip, -r0]!
    4d34:	20220000 	eorcs	r0, r2, r0
    4d38:	84080012 	strhi	r0, [r8], #-18
    4d3c:	47000004 	strmi	r0, [r0, -r4]
    4d40:	23000009 	movwcs	r0, #9
    4d44:	0a035001 	beq	d8d50 <__Stack_Size+0xd8950>
    4d48:	24000fff 	strcs	r0, [r0], #-4095	; 0xfff
    4d4c:	08001240 	stmdaeq	r0, {r6, r9, ip}
    4d50:	00000484 	andeq	r0, r0, r4, lsl #9
    4d54:	03500123 	cmpeq	r0, #-1073741816	; 0xc0000008
    4d58:	000fff0a 	andeq	pc, pc, sl, lsl #30
    4d5c:	01cd0000 	biceq	r0, sp, r0
    4d60:	00020000 	andeq	r0, r2, r0
    4d64:	0000110b 	andeq	r1, r0, fp, lsl #2
    4d68:	06d00104 	ldrbeq	r0, [r0], r4, lsl #2
    4d6c:	f6010000 			; <UNDEFINED> instruction: 0xf6010000
    4d70:	f100001d 	cps	#29
    4d74:	18000001 	stmdane	r0, {r0}
    4d78:	00000005 	andeq	r0, r0, r5
    4d7c:	00000000 	andeq	r0, r0, r0
    4d80:	54000000 	strpl	r0, [r0], #-0
    4d84:	02000013 	andeq	r0, r0, #19
    4d88:	08120504 	ldmdaeq	r2, {r2, r8, sl}
    4d8c:	02020000 	andeq	r0, r2, #0
    4d90:	0007e405 	andeq	lr, r7, r5, lsl #8
    4d94:	06010200 	streq	r0, [r1], -r0, lsl #4
    4d98:	000009c3 	andeq	r0, r0, r3, asr #19
    4d9c:	32337503 	eorscc	r7, r3, #12582912	; 0xc00000
    4da0:	49270200 	stmdbmi	r7!, {r9}
    4da4:	02000000 	andeq	r0, r0, #0
    4da8:	091f0704 	ldmdbeq	pc, {r2, r8, r9, sl}	; <UNPREDICTABLE>
    4dac:	75030000 	strvc	r0, [r3, #-0]
    4db0:	02003631 	andeq	r3, r0, #51380224	; 0x3100000
    4db4:	00005b28 	andeq	r5, r0, r8, lsr #22
    4db8:	07020200 	streq	r0, [r2, -r0, lsl #4]
    4dbc:	00000bbc 			; <UNDEFINED> instruction: 0x00000bbc
    4dc0:	00387503 	eorseq	r7, r8, r3, lsl #10
    4dc4:	006c2902 	rsbeq	r2, ip, r2, lsl #18
    4dc8:	01020000 	mrseq	r0, (UNDEF: 2)
    4dcc:	0009c108 	andeq	ip, r9, r8, lsl #2
    4dd0:	04040400 	streq	r0, [r4], #-1024	; 0x400
    4dd4:	2f020000 	svccs	0x00020000
    4dd8:	0000007e 	andeq	r0, r0, lr, ror r0
    4ddc:	00004905 	andeq	r4, r0, r5, lsl #18
    4de0:	02010600 	andeq	r0, r1, #0
    4de4:	0000983c 	andeq	r9, r0, ip, lsr r8
    4de8:	1eaf0700 	cdpne	7, 10, cr0, cr15, cr0, {0}
    4dec:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    4df0:	00544553 	subseq	r4, r4, r3, asr r5
    4df4:	73040001 	movwvc	r0, #16385	; 0x4001
    4df8:	02000007 	andeq	r0, r0, #7
    4dfc:	0000833c 	andeq	r8, r0, ip, lsr r3
    4e00:	07040200 	streq	r0, [r4, -r0, lsl #4]
    4e04:	00000916 	andeq	r0, r0, r6, lsl r9
    4e08:	78031009 	stmdavc	r3, {r0, r3, ip}
    4e0c:	0000ed01 	andeq	lr, r0, r1, lsl #26
    4e10:	524b0a00 	subpl	r0, fp, #0
    4e14:	017a0300 	cmneq	sl, r0, lsl #6
    4e18:	00000073 	andeq	r0, r0, r3, ror r0
    4e1c:	0a002302 	beq	da2c <__Stack_Size+0xd62c>
    4e20:	03005250 	movweq	r5, #592	; 0x250
    4e24:	0073017b 	rsbseq	r0, r3, fp, ror r1
    4e28:	23020000 	movwcs	r0, #8192	; 0x2000
    4e2c:	4c520a04 	mrrcmi	10, 0, r0, r2, cr4
    4e30:	7c030052 	stcvc	0, cr0, [r3], {82}	; 0x52
    4e34:	00007301 	andeq	r7, r0, r1, lsl #6
    4e38:	08230200 	stmdaeq	r3!, {r9}
    4e3c:	0052530a 	subseq	r5, r2, sl, lsl #6
    4e40:	73017d03 	movwvc	r7, #7427	; 0x1d03
    4e44:	02000000 	andeq	r0, r0, #0
    4e48:	0b000c23 	bleq	7edc <__Stack_Size+0x7adc>
    4e4c:	00001e50 	andeq	r1, r0, r0, asr lr
    4e50:	aa017e03 	bge	64664 <__Stack_Size+0x64264>
    4e54:	0c000000 	stceq	0, cr0, [r0], {-0}
    4e58:	0002e901 	andeq	lr, r2, r1, lsl #18
    4e5c:	012d0100 	teqeq	sp, r0, lsl #2
    4e60:	08001254 	stmdaeq	r0, {r2, r4, r6, r9, ip}
    4e64:	08001260 	stmdaeq	r0, {r5, r6, r9, ip}
    4e68:	01007d02 	tsteq	r0, r2, lsl #26
    4e6c:	00000120 	andeq	r0, r0, r0, lsr #2
    4e70:	001e2c0d 	andseq	r2, lr, sp, lsl #24
    4e74:	502d0100 	eorpl	r0, sp, r0, lsl #2
    4e78:	01000000 	mrseq	r0, (UNDEF: 0)
    4e7c:	010c0050 	qaddeq	r0, r0, ip
    4e80:	0000060e 	andeq	r0, r0, lr, lsl #12
    4e84:	60014401 	andvs	r4, r1, r1, lsl #8
    4e88:	6c080012 	stcvs	0, cr0, [r8], {18}
    4e8c:	02080012 	andeq	r0, r8, #18
    4e90:	4701007d 	smlsdxmi	r1, sp, r0, r0
    4e94:	0d000001 	stceq	0, cr0, [r0, #-4]
    4e98:	00001de7 	andeq	r1, r0, r7, ror #27
    4e9c:	00624401 	rsbeq	r4, r2, r1, lsl #8
    4ea0:	50010000 	andpl	r0, r1, r0
    4ea4:	de010c00 	cdple	12, 0, cr0, cr1, cr0, {0}
    4ea8:	01000005 	tsteq	r0, r5
    4eac:	126c0154 	rsbne	r0, ip, #21
    4eb0:	12780800 	rsbsne	r0, r8, #0
    4eb4:	7d020800 	stcvc	8, cr0, [r2, #-0]
    4eb8:	016e0100 	cmneq	lr, r0, lsl #2
    4ebc:	e60d0000 	str	r0, [sp], -r0
    4ec0:	01000005 	tsteq	r0, r5
    4ec4:	00005054 	andeq	r5, r0, r4, asr r0
    4ec8:	00500100 	subseq	r0, r0, r0, lsl #2
    4ecc:	1e0f010e 	adfnee	f0, f7, #0.5
    4ed0:	64010000 	strvs	r0, [r1], #-0
    4ed4:	00000001 	andeq	r0, r0, r1
    4ed8:	00000000 	andeq	r0, r0, r0
    4edc:	007d0200 	rsbseq	r0, sp, r0, lsl #4
    4ee0:	db010e01 	blle	486ec <__Stack_Size+0x482ec>
    4ee4:	0100001d 	tsteq	r0, sp, lsl r0
    4ee8:	00000171 	andeq	r0, r0, r1, ror r1
    4eec:	00000000 	andeq	r0, r0, r0
    4ef0:	7d020000 	stcvc	0, cr0, [r2, #-0]
    4ef4:	010f0100 	mrseq	r0, (UNDEF: 31)
    4ef8:	00001e3d 	andeq	r1, r0, sp, lsr lr
    4efc:	98018001 	stmdals	r1, {r0, pc}
	...
    4f08:	02000000 	andeq	r0, r0, #0
    4f0c:	1001007d 	andne	r0, r1, sp, ror r0
    4f10:	00001e22 	andeq	r1, r0, r2, lsr #28
    4f14:	00508001 	subseq	r8, r0, r1
    4f18:	17960000 	ldrne	r0, [r6, r0]
    4f1c:	38110000 	ldmdacc	r1, {}	; <UNPREDICTABLE>
    4f20:	0100001c 	tsteq	r0, ip, lsl r0
    4f24:	00009882 	andeq	r9, r0, r2, lsl #17
    4f28:	0017b700 	andseq	fp, r7, r0, lsl #14
    4f2c:	b2000000 	andlt	r0, r0, #0
    4f30:	02000007 	andeq	r0, r0, #7
    4f34:	00120e00 	andseq	r0, r2, r0, lsl #28
    4f38:	d0010400 	andle	r0, r1, r0, lsl #8
    4f3c:	01000006 	tsteq	r0, r6
    4f40:	00001ec3 	andeq	r1, r0, r3, asr #29
    4f44:	000001f1 	strdeq	r0, [r0], -r1
    4f48:	00000550 	andeq	r0, r0, r0, asr r5
	...
    4f54:	00001424 	andeq	r1, r0, r4, lsr #8
    4f58:	12050402 	andne	r0, r5, #33554432	; 0x2000000
    4f5c:	02000008 	andeq	r0, r0, #8
    4f60:	07e40502 	strbeq	r0, [r4, r2, lsl #10]!
    4f64:	01020000 	mrseq	r0, (UNDEF: 2)
    4f68:	0009c306 	andeq	ip, r9, r6, lsl #6
    4f6c:	33750300 	cmncc	r5, #0
    4f70:	27020032 	smladxcs	r2, r2, r0, r0
    4f74:	00000049 	andeq	r0, r0, r9, asr #32
    4f78:	1f070402 	svcne	0x00070402
    4f7c:	03000009 	movweq	r0, #9
    4f80:	00363175 	eorseq	r3, r6, r5, ror r1
    4f84:	005b2802 	subseq	r2, fp, r2, lsl #16
    4f88:	02020000 	andeq	r0, r2, #0
    4f8c:	000bbc07 	andeq	fp, fp, r7, lsl #24
    4f90:	38750300 	ldmdacc	r5!, {r8, r9}^
    4f94:	6c290200 	sfmvs	f0, 4, [r9], #-0
    4f98:	02000000 	andeq	r0, r0, #0
    4f9c:	09c10801 	stmibeq	r1, {r0, fp}^
    4fa0:	04040000 	streq	r0, [r4], #-0
    4fa4:	02000004 	andeq	r0, r0, #4
    4fa8:	00007e2f 	andeq	r7, r0, pc, lsr #28
    4fac:	00490500 	subeq	r0, r9, r0, lsl #10
    4fb0:	01060000 	mrseq	r0, (UNDEF: 6)
    4fb4:	00983e02 	addseq	r3, r8, r2, lsl #28
    4fb8:	ea070000 	b	1c4fc0 <__Stack_Size+0x1c4bc0>
    4fbc:	00000004 	andeq	r0, r0, r4
    4fc0:	0008fc07 	andeq	pc, r8, r7, lsl #24
    4fc4:	04000100 	streq	r0, [r0], #-256	; 0x100
    4fc8:	000000a6 	andeq	r0, r0, r6, lsr #1
    4fcc:	00833e02 	addeq	r3, r3, r2, lsl #28
    4fd0:	04020000 	streq	r0, [r2], #-0
    4fd4:	00091607 	andeq	r1, r9, r7, lsl #12
    4fd8:	031c0800 	tsteq	ip, #0
    4fdc:	011d014e 	tsteq	sp, lr, asr #2
    4fe0:	43090000 	movwmi	r0, #36864	; 0x9000
    4fe4:	03004c52 	movweq	r4, #3154	; 0xc52
    4fe8:	00730150 	rsbseq	r0, r3, r0, asr r1
    4fec:	23020000 	movwcs	r0, #8192	; 0x2000
    4ff0:	52430900 	subpl	r0, r3, #0
    4ff4:	51030048 	tstpl	r3, r8, asr #32
    4ff8:	00007301 	andeq	r7, r0, r1, lsl #6
    4ffc:	04230200 	strteq	r0, [r3], #-512	; 0x200
    5000:	52444909 	subpl	r4, r4, #147456	; 0x24000
    5004:	01520300 	cmpeq	r2, r0, lsl #6
    5008:	00000073 	andeq	r0, r0, r3, ror r0
    500c:	09082302 	stmdbeq	r8, {r1, r8, r9, sp}
    5010:	0052444f 	subseq	r4, r2, pc, asr #8
    5014:	73015303 	movwvc	r5, #4867	; 0x1303
    5018:	02000000 	andeq	r0, r0, #0
    501c:	5f0a0c23 	svcpl	0x000a0c23
    5020:	03000000 	movweq	r0, #0
    5024:	00730154 	rsbseq	r0, r3, r4, asr r1
    5028:	23020000 	movwcs	r0, #8192	; 0x2000
    502c:	52420910 	subpl	r0, r2, #262144	; 0x40000
    5030:	55030052 	strpl	r0, [r3, #-82]	; 0x52
    5034:	00007301 	andeq	r7, r0, r1, lsl #6
    5038:	14230200 	strtne	r0, [r3], #-512	; 0x200
    503c:	000ca20a 	andeq	sl, ip, sl, lsl #4
    5040:	01560300 	cmpeq	r6, r0, lsl #6
    5044:	00000073 	andeq	r0, r0, r3, ror r0
    5048:	00182302 	andseq	r2, r8, r2, lsl #6
    504c:	0008bf0b 	andeq	fp, r8, fp, lsl #30
    5050:	01570300 	cmpeq	r7, r0, lsl #6
    5054:	000000aa 	andeq	r0, r0, sl, lsr #1
    5058:	59031808 	stmdbpl	r3, {r3, fp, ip}
    505c:	00016001 	andeq	r6, r1, r1
    5060:	1ff90a00 	svcne	0x00f90a00
    5064:	5b030000 	blpl	c506c <__Stack_Size+0xc4c6c>
    5068:	00007301 	andeq	r7, r0, r1, lsl #6
    506c:	00230200 	eoreq	r0, r3, r0, lsl #4
    5070:	001fde0a 	andseq	sp, pc, sl, lsl #28
    5074:	015c0300 	cmpeq	ip, r0, lsl #6
    5078:	00000073 	andeq	r0, r0, r3, ror r0
    507c:	0a042302 	beq	10dc8c <__Stack_Size+0x10d88c>
    5080:	00001edc 	ldrdeq	r1, [r0], -ip
    5084:	70015d03 	andvc	r5, r1, r3, lsl #26
    5088:	02000001 	andeq	r0, r0, #1
    508c:	0c000823 	stceq	8, cr0, [r0], {35}	; 0x23
    5090:	00000073 	andeq	r0, r0, r3, ror r0
    5094:	00000170 	andeq	r0, r0, r0, ror r1
    5098:	0000a30d 	andeq	sl, r0, sp, lsl #6
    509c:	05000300 	streq	r0, [r0, #-768]	; 0x300
    50a0:	00000160 	andeq	r0, r0, r0, ror #2
    50a4:	001fc70b 	andseq	ip, pc, fp, lsl #14
    50a8:	015e0300 	cmpeq	lr, r0, lsl #6
    50ac:	00000129 	andeq	r0, r0, r9, lsr #2
    50b0:	23040106 	movwcs	r0, #16646	; 0x4106
    50b4:	0000019c 	muleq	r0, ip, r1
    50b8:	0002c007 	andeq	ip, r2, r7
    50bc:	a0070100 	andge	r0, r7, r0, lsl #2
    50c0:	02000001 	andeq	r0, r0, #1
    50c4:	0009d407 	andeq	sp, r9, r7, lsl #8
    50c8:	04000300 	streq	r0, [r0], #-768	; 0x300
    50cc:	0000077e 	andeq	r0, r0, lr, ror r7
    50d0:	01812704 	orreq	r2, r1, r4, lsl #14
    50d4:	01060000 	mrseq	r0, (UNDEF: 6)
    50d8:	01e12e04 	mvneq	r2, r4, lsl #28
    50dc:	90070000 	andls	r0, r7, r0
    50e0:	00000007 	andeq	r0, r0, r7
    50e4:	000c1907 	andeq	r1, ip, r7, lsl #18
    50e8:	79070400 	stmdbvc	r7, {sl}
    50ec:	28000003 	stmdacs	r0, {r0, r1}
    50f0:	0003ab07 	andeq	sl, r3, r7, lsl #22
    50f4:	0700c800 	streq	ip, [r0, -r0, lsl #16]
    50f8:	000003d4 	ldrdeq	r0, [r0], -r4
    50fc:	00000714 	andeq	r0, r0, r4, lsl r7
    5100:	07100000 	ldreq	r0, [r0, -r0]
    5104:	000006a1 	andeq	r0, r0, r1, lsr #13
    5108:	0802071c 	stmdaeq	r2, {r2, r3, r4, r8, r9, sl}
    510c:	00180000 	andseq	r0, r8, r0
    5110:	0008cc04 	andeq	ip, r8, r4, lsl #24
    5114:	a7360400 	ldrge	r0, [r6, -r0, lsl #8]!
    5118:	0e000001 	cdpeq	0, 0, cr0, cr0, cr1, {0}
    511c:	1f3e0404 	svcne	0x003e0404
    5120:	0f000002 	svceq	0x00000002
    5124:	00000087 	andeq	r0, r0, r7, lsl #1
    5128:	00504004 	subseq	r4, r0, r4
    512c:	23020000 	movwcs	r0, #8192	; 0x2000
    5130:	0bab0f00 	bleq	feac8d38 <SCS_BASE+0x1eabad38>
    5134:	41040000 	mrsmi	r0, (UNDEF: 4)
    5138:	0000019c 	muleq	r0, ip, r1
    513c:	0f022302 	svceq	0x00022302
    5140:	00000064 	andeq	r0, r0, r4, rrx
    5144:	01e14204 	mvneq	r4, r4, lsl #4
    5148:	23020000 	movwcs	r0, #8192	; 0x2000
    514c:	b0040003 	andlt	r0, r4, r3
    5150:	04000009 	streq	r0, [r0], #-9
    5154:	0001ec43 	andeq	lr, r1, r3, asr #24
    5158:	04010600 	streq	r0, [r1], #-1536	; 0x600
    515c:	00023f47 	andeq	r3, r2, r7, asr #30
    5160:	1eab0700 	cdpne	7, 10, cr0, cr11, cr0, {0}
    5164:	07000000 	streq	r0, [r0, -r0]
    5168:	00001e64 	andeq	r1, r0, r4, ror #28
    516c:	d4040001 	strle	r0, [r4], #-1
    5170:	0400001f 	streq	r0, [r0], #-31
    5174:	00022a49 	andeq	r2, r2, r9, asr #20
    5178:	fb011000 	blx	49182 <__Stack_Size+0x48d82>
    517c:	0100001e 	tsteq	r0, lr, lsl r0
    5180:	00000133 	andeq	r0, r0, r3, lsr r1
    5184:	00000000 	andeq	r0, r0, r0
    5188:	17f80000 	ldrbne	r0, [r8, r0]!
    518c:	31010000 	mrscc	r0, (UNDEF: 1)
    5190:	11000003 	tstne	r0, r3
    5194:	00001fe3 	andeq	r1, r0, r3, ror #31
    5198:	03313301 	teqeq	r1, #67108864	; 0x4000000
    519c:	18180000 	ldmdane	r8, {}	; <UNPREDICTABLE>
    51a0:	00120000 	andseq	r0, r2, r0
    51a4:	9f000000 	svcls	0x00000000
    51a8:	8b000007 	blhi	51cc <__Stack_Size+0x4dcc>
    51ac:	13000002 	movwne	r0, #2
    51b0:	31015101 	tstcc	r1, r1, lsl #2
    51b4:	01500113 	cmpeq	r0, r3, lsl r1
    51b8:	00120034 	andseq	r0, r2, r4, lsr r0
    51bc:	9f000000 	svcls	0x00000000
    51c0:	a4000007 	strge	r0, [r0], #-7
    51c4:	13000002 	movwne	r0, #2
    51c8:	31015101 	tstcc	r1, r1, lsl #2
    51cc:	02500113 	subseq	r0, r0, #-1073741820	; 0xc0000004
    51d0:	12004008 	andne	r4, r0, #8
    51d4:	00000000 	andeq	r0, r0, r0
    51d8:	0000079f 	muleq	r0, pc, r7	; <UNPREDICTABLE>
    51dc:	000002bc 			; <UNDEFINED> instruction: 0x000002bc
    51e0:	01510113 	cmpeq	r1, r3, lsl r1
    51e4:	50011331 	andpl	r1, r1, r1, lsr r3
    51e8:	12003801 	andne	r3, r0, #65536	; 0x10000
    51ec:	00000000 	andeq	r0, r0, r0
    51f0:	0000079f 	muleq	r0, pc, r7	; <UNPREDICTABLE>
    51f4:	000002d4 	ldrdeq	r0, [r0], -r4
    51f8:	01510113 	cmpeq	r1, r3, lsl r1
    51fc:	50011331 	andpl	r1, r1, r1, lsr r3
    5200:	12004001 	andne	r4, r0, #1
    5204:	00000000 	andeq	r0, r0, r0
    5208:	0000079f 	muleq	r0, pc, r7	; <UNPREDICTABLE>
    520c:	000002ed 	andeq	r0, r0, sp, ror #5
    5210:	01510113 	cmpeq	r1, r3, lsl r1
    5214:	50011331 	andpl	r1, r1, r1, lsr r3
    5218:	00200802 	eoreq	r0, r0, r2, lsl #16
    521c:	00000012 	andeq	r0, r0, r2, lsl r0
    5220:	00079f00 	andeq	r9, r7, r0, lsl #30
    5224:	00030600 	andeq	r0, r3, r0, lsl #12
    5228:	51011300 	mrspl	r1, SP_irq
    522c:	01133101 	tsteq	r3, r1, lsl #2
    5230:	80080250 	andhi	r0, r8, r0, asr r2
    5234:	00001200 	andeq	r1, r0, r0, lsl #4
    5238:	079f0000 	ldreq	r0, [pc, r0]
    523c:	03200000 	teqeq	r0, #0
    5240:	01130000 	tsteq	r3, r0
    5244:	13310151 	teqne	r1, #1073741844	; 0x40000014
    5248:	0a035001 	beq	d9254 <__Stack_Size+0xd8e54>
    524c:	14000100 	strne	r0, [r0], #-256	; 0x100
    5250:	00000000 	andeq	r0, r0, r0
    5254:	00079f01 	andeq	r9, r7, r1, lsl #30
    5258:	51011300 	mrspl	r1, SP_irq
    525c:	00003001 	andeq	r3, r0, r1
    5260:	011d0415 	tsteq	sp, r5, lsl r4
    5264:	01100000 	tsteq	r0, r0
    5268:	00002015 	andeq	r2, r0, r5, lsl r0
    526c:	00016b01 	andeq	r6, r1, r1, lsl #22
    5270:	00000000 	andeq	r0, r0, r0
    5274:	da000000 	ble	527c <__Stack_Size+0x4e7c>
    5278:	01000018 	tsteq	r0, r8, lsl r0
    527c:	0000037f 	andeq	r0, r0, pc, ror r3
    5280:	00000012 	andeq	r0, r0, r2, lsl r0
    5284:	00079f00 	andeq	r9, r7, r0, lsl #30
    5288:	00036900 	andeq	r6, r3, r0, lsl #18
    528c:	51011300 	mrspl	r1, SP_irq
    5290:	01133101 	tsteq	r3, r1, lsl #2
    5294:	00310150 	eorseq	r0, r1, r0, asr r1
    5298:	00000014 	andeq	r0, r0, r4, lsl r0
    529c:	079f0100 	ldreq	r0, [pc, r0, lsl #2]
    52a0:	01130000 	tsteq	r3, r0
    52a4:	13300151 	teqne	r0, #1073741844	; 0x40000014
    52a8:	31015001 	tstcc	r1, r1
    52ac:	01100000 	tsteq	r0, r0
    52b0:	0000016f 	andeq	r0, r0, pc, ror #2
    52b4:	78017c01 	stmdavc	r1, {r0, sl, fp, ip, sp, lr}
    52b8:	18080012 	stmdane	r8, {r1, r4}
    52bc:	fa080013 	blx	205310 <__Stack_Size+0x204f10>
    52c0:	01000018 	tsteq	r0, r8, lsl r0
    52c4:	00000410 	andeq	r0, r0, r0, lsl r4
    52c8:	001fe316 	andseq	lr, pc, r6, lsl r3	; <UNPREDICTABLE>
    52cc:	317c0100 	cmncc	ip, r0, lsl #2
    52d0:	01000003 	tsteq	r0, r3
    52d4:	1fe91150 	svcne	0x00e91150
    52d8:	7c010000 	stcvc	0, cr0, [r1], {-0}
    52dc:	00000410 	andeq	r0, r0, r0, lsl r4
    52e0:	0000191a 	andeq	r1, r0, sl, lsl r9
    52e4:	001f3817 	andseq	r3, pc, r7, lsl r8	; <UNPREDICTABLE>
    52e8:	3e7e0100 	rpwcce	f0, f6, f0
    52ec:	3b000000 	blcc	52f4 <__Stack_Size+0x4ef4>
    52f0:	17000019 	smladne	r0, r9, r0, r0
    52f4:	00001f98 	muleq	r0, r8, pc	; <UNPREDICTABLE>
    52f8:	003e7e01 	eorseq	r7, lr, r1, lsl #28
    52fc:	196a0000 	stmdbne	sl!, {}^	; <UNPREDICTABLE>
    5300:	5d170000 	ldcpl	0, cr0, [r7, #-0]
    5304:	0100001e 	tsteq	r0, lr, lsl r0
    5308:	00003e7e 	andeq	r3, r0, lr, ror lr
    530c:	00199400 	andseq	r9, r9, r0, lsl #8
    5310:	6f701800 	svcvs	0x00701800
    5314:	7e010073 	mcrvc	0, 0, r0, cr1, cr3, {3}
    5318:	0000003e 	andeq	r0, r0, lr, lsr r0
    531c:	000019ca 	andeq	r1, r0, sl, asr #19
    5320:	001f2917 	andseq	r2, pc, r7, lsl r9	; <UNPREDICTABLE>
    5324:	3e7f0100 	rpwcce	f0, f7, f0
    5328:	46000000 	strmi	r0, [r0], -r0
    532c:	1700001a 	smladne	r0, sl, r0, r0
    5330:	00001ee3 	andeq	r1, r0, r3, ror #29
    5334:	003e7f01 	eorseq	r7, lr, r1, lsl #30
    5338:	1a700000 	bne	1c05340 <__Stack_Size+0x1c04f40>
    533c:	15000000 	strne	r0, [r0, #-0]
    5340:	00021f04 	andeq	r1, r2, r4, lsl #30
    5344:	94011900 	strls	r1, [r1], #-2304	; 0x900
    5348:	0100001e 	tsteq	r0, lr, lsl r0
    534c:	000001e5 	andeq	r0, r0, r5, ror #3
    5350:	00000000 	andeq	r0, r0, r0
    5354:	7d020000 	stcvc	0, cr0, [r2, #-0]
    5358:	043d0100 	ldrteq	r0, [sp], #-256	; 0x100
    535c:	e9160000 	ldmdb	r6, {}	; <UNPREDICTABLE>
    5360:	0100001f 	tsteq	r0, pc, lsl r0
    5364:	000410e5 	andeq	r1, r4, r5, ror #1
    5368:	00500100 	subseq	r0, r0, r0, lsl #2
    536c:	0440011a 	strbeq	r0, [r0], #-282	; 0x11a
    5370:	f6010000 			; <UNDEFINED> instruction: 0xf6010000
    5374:	00006201 	andeq	r6, r0, r1, lsl #4
    5378:	00131800 	andseq	r1, r3, r0, lsl #16
    537c:	00132408 	andseq	r2, r3, r8, lsl #8
    5380:	007d0208 	rsbseq	r0, sp, r8, lsl #4
    5384:	00048601 	andeq	r8, r4, r1, lsl #12
    5388:	1fe31100 	svcne	0x00e31100
    538c:	f6010000 			; <UNDEFINED> instruction: 0xf6010000
    5390:	00000331 	andeq	r0, r0, r1, lsr r3
    5394:	00001ab8 			; <UNDEFINED> instruction: 0x00001ab8
    5398:	00008716 	andeq	r8, r0, r6, lsl r7
    539c:	50f60100 	rscspl	r0, r6, r0, lsl #2
    53a0:	01000000 	mrseq	r0, (UNDEF: 0)
    53a4:	1c381751 	ldcne	7, cr1, [r8], #-324	; 0xfffffebc
    53a8:	f8010000 			; <UNDEFINED> instruction: 0xf8010000
    53ac:	00000062 	andeq	r0, r0, r2, rrx
    53b0:	00001ad9 	ldrdeq	r1, [r0], -r9
    53b4:	6a011b00 	bvs	4bfbc <__Stack_Size+0x4bbbc>
    53b8:	0100001f 	tsteq	r0, pc, lsl r0
    53bc:	50010110 	andpl	r0, r1, r0, lsl r1
	...
    53c8:	02000000 	andeq	r0, r0, #0
    53cc:	b501007d 	strlt	r0, [r1, #-125]	; 0x7d
    53d0:	1c000004 	stcne	0, cr0, [r0], {4}
    53d4:	00001fe3 	andeq	r1, r0, r3, ror #31
    53d8:	31011001 	tstcc	r1, r1
    53dc:	03000003 	movweq	r0, #3
    53e0:	0000001b 	andeq	r0, r0, fp, lsl r0
    53e4:	1ffe011b 	svcne	0x00fe011b
    53e8:	21010000 	mrscs	r0, (UNDEF: 1)
    53ec:	00620101 	rsbeq	r0, r2, r1, lsl #2
	...
    53f8:	7d020000 	stcvc	0, cr0, [r2, #-0]
    53fc:	05020100 	streq	r0, [r2, #-256]	; 0x100
    5400:	e31c0000 	tst	ip, #0
    5404:	0100001f 	tsteq	r0, pc, lsl r0
    5408:	03310121 	teqeq	r1, #1073741832	; 0x40000008
    540c:	1b240000 	blne	905414 <__Stack_Size+0x905014>
    5410:	871d0000 	ldrhi	r0, [sp, -r0]
    5414:	01000000 	mrseq	r0, (UNDEF: 0)
    5418:	00500121 	subseq	r0, r0, r1, lsr #2
    541c:	51010000 	mrspl	r0, (UNDEF: 1)
    5420:	001c381e 	andseq	r3, ip, lr, lsl r8
    5424:	01230100 	teqeq	r3, r0, lsl #2
    5428:	00000062 	andeq	r0, r0, r2, rrx
    542c:	00001b45 	andeq	r1, r0, r5, asr #22
    5430:	6c011b00 	stcvs	11, cr1, [r1], {-0}
    5434:	0100001e 	tsteq	r0, lr, lsl r0
    5438:	5001013b 	andpl	r0, r1, fp, lsr r1
	...
    5444:	02000000 	andeq	r0, r0, #0
    5448:	3101007d 	tstcc	r1, sp, ror r0
    544c:	1c000005 	stcne	0, cr0, [r0], {5}
    5450:	00001fe3 	andeq	r1, r0, r3, ror #31
    5454:	31013b01 	tstcc	r1, r1, lsl #22
    5458:	6f000003 	svcvs	0x00000003
    545c:	0000001b 	andeq	r0, r0, fp, lsl r0
    5460:	0322011f 	teqeq	r2, #-1073741817	; 0xc0000007
    5464:	4d010000 	stcmi	0, cr0, [r1, #-0]
    5468:	13240101 	teqne	r4, #1073741824	; 0x40000000
    546c:	13280800 	teqne	r8, #0
    5470:	7d020800 	stcvc	8, cr0, [r2, #-0]
    5474:	05680100 	strbeq	r0, [r8, #-256]!	; 0x100
    5478:	e31d0000 	tst	sp, #0
    547c:	0100001f 	tsteq	r0, pc, lsl r0
    5480:	0331014d 	teqeq	r1, #1073741843	; 0x40000013
    5484:	50010000 	andpl	r0, r1, r0
    5488:	0000871d 	andeq	r8, r0, sp, lsl r7
    548c:	014d0100 	mrseq	r0, (UNDEF: 93)
    5490:	00000050 	andeq	r0, r0, r0, asr r0
    5494:	1f005101 	svcne	0x00005101
    5498:	00027101 	andeq	r7, r2, r1, lsl #2
    549c:	01600100 	cmneq	r0, r0, lsl #2
    54a0:	00132801 	andseq	r2, r3, r1, lsl #16
    54a4:	00132c08 	andseq	r2, r3, r8, lsl #24
    54a8:	007d0208 	rsbseq	r0, sp, r8, lsl #4
    54ac:	00059f01 	andeq	r9, r5, r1, lsl #30
    54b0:	1fe31d00 	svcne	0x00e31d00
    54b4:	60010000 	andvs	r0, r1, r0
    54b8:	00033101 	andeq	r3, r3, r1, lsl #2
    54bc:	1d500100 	ldfnee	f0, [r0, #-0]
    54c0:	00000087 	andeq	r0, r0, r7, lsl #1
    54c4:	50016001 	andpl	r6, r1, r1
    54c8:	01000000 	mrseq	r0, (UNDEF: 0)
    54cc:	011f0051 	tsteq	pc, r1, asr r0	; <UNPREDICTABLE>
    54d0:	00001eb5 			; <UNDEFINED> instruction: 0x00001eb5
    54d4:	01017601 	tsteq	r1, r1, lsl #12
	...
    54e0:	01007d02 	tsteq	r0, r2, lsl #26
    54e4:	000005e4 	andeq	r0, r0, r4, ror #11
    54e8:	001fe31d 	andseq	lr, pc, sp, lsl r3	; <UNPREDICTABLE>
    54ec:	01760100 	cmneq	r6, r0, lsl #2
    54f0:	00000331 	andeq	r0, r0, r1, lsr r3
    54f4:	871d5001 	ldrhi	r5, [sp, -r1]
    54f8:	01000000 	mrseq	r0, (UNDEF: 0)
    54fc:	00500176 	subseq	r0, r0, r6, ror r1
    5500:	51010000 	mrspl	r0, (UNDEF: 1)
    5504:	001ea41d 	andseq	sl, lr, sp, lsl r4
    5508:	01760100 	cmneq	r6, r0, lsl #2
    550c:	0000023f 	andeq	r0, r0, pc, lsr r2
    5510:	1f005201 	svcne	0x00005201
    5514:	001fa301 	andseq	sl, pc, r1, lsl #6
    5518:	01900100 	orrseq	r0, r0, r0, lsl #2
    551c:	00000001 	andeq	r0, r0, r1
    5520:	00000000 	andeq	r0, r0, r0
    5524:	007d0200 	rsbseq	r0, sp, r0, lsl #4
    5528:	00061b01 	andeq	r1, r6, r1, lsl #22
    552c:	1fe31d00 	svcne	0x00e31d00
    5530:	90010000 	andls	r0, r1, r0
    5534:	00033101 	andeq	r3, r3, r1, lsl #2
    5538:	1d500100 	ldfnee	f0, [r0, #-0]
    553c:	00001f30 	andeq	r1, r0, r0, lsr pc
    5540:	50019001 	andpl	r9, r1, r1
    5544:	01000000 	mrseq	r0, (UNDEF: 0)
    5548:	011f0051 	tsteq	pc, r1, asr r0	; <UNPREDICTABLE>
    554c:	00001f85 	andeq	r1, r0, r5, lsl #31
    5550:	0101a201 	tsteq	r1, r1, lsl #4
	...
    555c:	01007d02 	tsteq	r0, r2, lsl #26
    5560:	00000662 	andeq	r0, r0, r2, ror #12
    5564:	001fe31d 	andseq	lr, pc, sp, lsl r3	; <UNPREDICTABLE>
    5568:	01a20100 			; <UNDEFINED> instruction: 0x01a20100
    556c:	00000331 	andeq	r0, r0, r1, lsr r3
    5570:	871d5001 	ldrhi	r5, [sp, -r1]
    5574:	01000000 	mrseq	r0, (UNDEF: 0)
    5578:	005001a2 	subseq	r0, r0, r2, lsr #3
    557c:	51010000 	mrspl	r0, (UNDEF: 1)
    5580:	706d7420 	rsbvc	r7, sp, r0, lsr #8
    5584:	01a40100 			; <UNDEFINED> instruction: 0x01a40100
    5588:	0000003e 	andeq	r0, r0, lr, lsr r0
    558c:	00001b90 	muleq	r0, r0, fp
    5590:	07012100 	streq	r2, [r1, -r0, lsl #2]
    5594:	0100001f 	tsteq	r0, pc, lsl r0
    5598:	000101c3 	andeq	r0, r1, r3, asr #3
    559c:	00000000 	andeq	r0, r0, r0
    55a0:	b1000000 	mrslt	r0, (UNDEF: 0)
    55a4:	0100001b 	tsteq	r0, fp, lsl r0
    55a8:	000006ae 	andeq	r0, r0, lr, lsr #13
    55ac:	001eeb1c 	andseq	lr, lr, ip, lsl fp
    55b0:	01c30100 	biceq	r0, r3, r0, lsl #2
    55b4:	00000062 	andeq	r0, r0, r2, rrx
    55b8:	00001bd1 	ldrdeq	r1, [r0], -r1	; <UNPREDICTABLE>
    55bc:	001f441c 	andseq	r4, pc, ip, lsl r4	; <UNPREDICTABLE>
    55c0:	01c30100 	biceq	r0, r3, r0, lsl #2
    55c4:	00000062 	andeq	r0, r0, r2, rrx
    55c8:	00001bf2 	strdeq	r1, [r0], -r2
    55cc:	001f291e 	andseq	r2, pc, lr, lsl r9	; <UNPREDICTABLE>
    55d0:	01c50100 	biceq	r0, r5, r0, lsl #2
    55d4:	0000003e 	andeq	r0, r0, lr, lsr r0
    55d8:	00001c13 	andeq	r1, r0, r3, lsl ip
    55dc:	80011f00 	andhi	r1, r1, r0, lsl #30
    55e0:	0100001e 	tsteq	r0, lr, lsl r0
    55e4:	000101dc 	ldrdeq	r0, [r1], -ip
    55e8:	00000000 	andeq	r0, r0, r0
    55ec:	02000000 	andeq	r0, r0, #0
    55f0:	d701007d 	smlsdxle	r1, sp, r0, r0
    55f4:	1d000006 	stcne	0, cr0, [r0, #-24]	; 0xffffffe8
    55f8:	00001a68 	andeq	r1, r0, r8, ror #20
    55fc:	9801dc01 	stmdals	r1, {r0, sl, fp, ip, lr, pc}
    5600:	01000000 	mrseq	r0, (UNDEF: 0)
    5604:	01210050 	qsubeq	r0, r0, r1
    5608:	00000344 	andeq	r0, r0, r4, asr #6
    560c:	01020701 	tsteq	r2, r1, lsl #14
    5610:	0800132c 	stmdaeq	r0, {r2, r3, r5, r8, r9, ip}
    5614:	08001384 	stmdaeq	r0, {r2, r7, r8, r9, ip}
    5618:	00001c52 	andeq	r1, r0, r2, asr ip
    561c:	00075301 	andeq	r5, r7, r1, lsl #6
    5620:	1f1e1c00 	svcne	0x001e1c00
    5624:	07010000 	streq	r0, [r1, -r0]
    5628:	00003e02 	andeq	r3, r0, r2, lsl #28
    562c:	001c7200 	andseq	r7, ip, r0, lsl #4
    5630:	1a681c00 	bne	1a0c638 <__Stack_Size+0x1a0c238>
    5634:	07010000 	streq	r0, [r1, -r0]
    5638:	00009802 	andeq	r9, r0, r2, lsl #16
    563c:	001c9300 	andseq	r9, ip, r0, lsl #6
    5640:	6d742000 	ldclvs	0, cr2, [r4, #-0]
    5644:	09010070 	stmdbeq	r1, {r4, r5, r6}
    5648:	00003e02 	andeq	r3, r0, r2, lsl #28
    564c:	001cb400 	andseq	fp, ip, r0, lsl #8
    5650:	1fae1e00 	svcne	0x00ae1e00
    5654:	09010000 	stmdbeq	r1, {}	; <UNPREDICTABLE>
    5658:	00003e02 	andeq	r3, r0, r2, lsl #28
    565c:	001ce500 	andseq	lr, ip, r0, lsl #10
    5660:	1f291e00 	svcne	0x00291e00
    5664:	09010000 	stmdbeq	r1, {}	; <UNPREDICTABLE>
    5668:	00003e02 	andeq	r3, r0, r2, lsl #28
    566c:	001d1a00 	andseq	r1, sp, r0, lsl #20
    5670:	1f7d1e00 	svcne	0x007d1e00
    5674:	09010000 	stmdbeq	r1, {}	; <UNPREDICTABLE>
    5678:	00003e02 	andeq	r3, r0, r2, lsl #28
    567c:	001d3900 	andseq	r3, sp, r0, lsl #18
    5680:	01210000 	teqeq	r1, r0
    5684:	00001fb3 			; <UNDEFINED> instruction: 0x00001fb3
    5688:	01023901 	tsteq	r2, r1, lsl #18
	...
    5694:	00001d74 	andeq	r1, r0, r4, ror sp
    5698:	00079f01 	andeq	r9, r7, r1, lsl #30
    569c:	1eeb1c00 	cdpne	12, 14, cr1, cr11, cr0, {0}
    56a0:	39010000 	stmdbcc	r1, {}	; <UNPREDICTABLE>
    56a4:	00006202 	andeq	r6, r0, r2, lsl #4
    56a8:	001d9400 	andseq	r9, sp, r0, lsl #8
    56ac:	1f441c00 	svcne	0x00441c00
    56b0:	39010000 	stmdbcc	r1, {}	; <UNPREDICTABLE>
    56b4:	00006202 	andeq	r6, r0, r2, lsl #4
    56b8:	001db500 	andseq	fp, sp, r0, lsl #10
    56bc:	6d742000 	ldclvs	0, cr2, [r4, #-0]
    56c0:	3b010070 	blcc	45888 <__Stack_Size+0x45488>
    56c4:	00003e02 	andeq	r3, r0, r2, lsl #28
    56c8:	001dd600 	andseq	sp, sp, r0, lsl #12
    56cc:	01220000 	teqeq	r2, r0
    56d0:	00001f53 	andeq	r1, r0, r3, asr pc
    56d4:	01011405 	tsteq	r1, r5, lsl #8
    56d8:	003e2301 	eorseq	r2, lr, r1, lsl #6
    56dc:	98230000 	stmdals	r3!, {}	; <UNPREDICTABLE>
    56e0:	00000000 	andeq	r0, r0, r0
    56e4:	000a4f00 	andeq	r4, sl, r0, lsl #30
    56e8:	2c000200 	sfmcs	f0, 4, [r0], {-0}
    56ec:	04000014 	streq	r0, [r0], #-20
    56f0:	0006d001 	andeq	sp, r6, r1
    56f4:	20b80100 	adcscs	r0, r8, r0, lsl #2
    56f8:	01f10000 	mvnseq	r0, r0
    56fc:	05e00000 	strbeq	r0, [r0, #0]!
	...
    5708:	16680000 	strbtne	r0, [r8], -r0
    570c:	04020000 	streq	r0, [r2], #-0
    5710:	00081205 	andeq	r1, r8, r5, lsl #4
    5714:	05020200 	streq	r0, [r2, #-512]	; 0x200
    5718:	000007e4 	andeq	r0, r0, r4, ror #15
    571c:	c3060102 	movwgt	r0, #24834	; 0x6102
    5720:	03000009 	movweq	r0, #9
    5724:	00323375 	eorseq	r3, r2, r5, ror r3
    5728:	00492702 	subeq	r2, r9, r2, lsl #14
    572c:	04020000 	streq	r0, [r2], #-0
    5730:	00091f07 	andeq	r1, r9, r7, lsl #30
    5734:	31750300 	cmncc	r5, r0, lsl #6
    5738:	28020036 	stmdacs	r2, {r1, r2, r4, r5}
    573c:	0000005b 	andeq	r0, r0, fp, asr r0
    5740:	bc070202 	sfmlt	f0, 4, [r7], {2}
    5744:	0300000b 	movweq	r0, #11
    5748:	02003875 	andeq	r3, r0, #7667712	; 0x750000
    574c:	00006c29 	andeq	r6, r0, r9, lsr #24
    5750:	08010200 	stmdaeq	r1, {r9}
    5754:	000009c1 	andeq	r0, r0, r1, asr #19
    5758:	00040404 	andeq	r0, r4, r4, lsl #8
    575c:	7e2f0200 	cdpvc	2, 2, cr0, cr15, cr0, {0}
    5760:	05000000 	streq	r0, [r0, #-0]
    5764:	00000049 	andeq	r0, r0, r9, asr #32
    5768:	00239404 	eoreq	r9, r3, r4, lsl #8
    576c:	8e330200 	cdphi	2, 3, cr0, cr3, cr0, {0}
    5770:	06000000 	streq	r0, [r0], -r0
    5774:	0000007e 	andeq	r0, r0, lr, ror r0
    5778:	3c020107 	stfccs	f0, [r2], {7}
    577c:	000000a8 	andeq	r0, r0, r8, lsr #1
    5780:	001eaf08 	andseq	sl, lr, r8, lsl #30
    5784:	53090000 	movwpl	r0, #36864	; 0x9000
    5788:	01005445 	tsteq	r0, r5, asr #8
    578c:	25070400 	strcs	r0, [r7, #-1024]	; 0x400
    5790:	3c020000 	stccc	0, cr0, [r2], {-0}
    5794:	00000093 	muleq	r0, r3, r0
    5798:	3e020107 	adfccs	f0, f2, f7
    579c:	000000c8 	andeq	r0, r0, r8, asr #1
    57a0:	0004ea08 	andeq	lr, r4, r8, lsl #20
    57a4:	fc080000 	stc2	0, cr0, [r8], {-0}
    57a8:	01000008 	tsteq	r0, r8
    57ac:	00a60400 	adceq	r0, r6, r0, lsl #8
    57b0:	3e020000 	cdpcc	0, 0, cr0, cr2, cr0, {0}
    57b4:	000000b3 	strheq	r0, [r0], -r3
    57b8:	16070402 	strne	r0, [r7], -r2, lsl #8
    57bc:	0a000009 	beq	57e8 <__Stack_Size+0x53e8>
    57c0:	8103033c 	tsthi	r3, ip, lsr r3
    57c4:	00019301 	andeq	r9, r1, r1, lsl #6
    57c8:	231f0b00 	tstcs	pc, #0
    57cc:	83030000 	movwhi	r0, #12288	; 0x3000
    57d0:	0001a301 	andeq	sl, r1, r1, lsl #6
    57d4:	00230200 	eoreq	r0, r3, r0, lsl #4
    57d8:	00079e0b 	andeq	r9, r7, fp, lsl #28
    57dc:	01840300 	orreq	r0, r4, r0, lsl #6
    57e0:	000001a8 	andeq	r0, r0, r8, lsr #3
    57e4:	0b082302 	bleq	20e3f4 <__Stack_Size+0x20dff4>
    57e8:	000022e3 	andeq	r2, r0, r3, ror #5
    57ec:	b8018503 	stmdalt	r1, {r0, r1, r8, sl, pc}
    57f0:	03000001 	movweq	r0, #1
    57f4:	0b018023 	bleq	65888 <__Stack_Size+0x65488>
    57f8:	0000218a 	andeq	r2, r0, sl, lsl #3
    57fc:	a8018603 	stmdage	r1, {r0, r1, r9, sl, pc}
    5800:	03000001 	movweq	r0, #1
    5804:	0b018823 	bleq	67898 <__Stack_Size+0x67498>
    5808:	000022f9 	strdeq	r2, [r0], -r9
    580c:	bd018703 	stclt	7, cr8, [r1, #-12]
    5810:	03000001 	movweq	r0, #1
    5814:	0b028023 	bleq	a58a8 <__Stack_Size+0xa54a8>
    5818:	000007b2 			; <UNDEFINED> instruction: 0x000007b2
    581c:	a8018803 	stmdage	r1, {r0, r1, fp, pc}
    5820:	03000001 	movweq	r0, #1
    5824:	0b028823 	bleq	a78b8 <__Stack_Size+0xa74b8>
    5828:	00002245 	andeq	r2, r0, r5, asr #4
    582c:	c2018903 	andgt	r8, r1, #49152	; 0xc000
    5830:	03000001 	movweq	r0, #1
    5834:	0b038023 	bleq	e58c8 <__Stack_Size+0xe54c8>
    5838:	000007bc 			; <UNDEFINED> instruction: 0x000007bc
    583c:	a8018a03 	stmdage	r1, {r0, r1, r9, fp, pc}
    5840:	03000001 	movweq	r0, #1
    5844:	0b038823 	bleq	e78d8 <__Stack_Size+0xe74d8>
    5848:	00002025 	andeq	r2, r0, r5, lsr #32
    584c:	c7018b03 	strgt	r8, [r1, -r3, lsl #22]
    5850:	03000001 	movweq	r0, #1
    5854:	0b048023 	bleq	1258e8 <__Stack_Size+0x1254e8>
    5858:	000007c6 	andeq	r0, r0, r6, asr #15
    585c:	cc018c03 	stcgt	12, cr8, [r1], {3}
    5860:	03000001 	movweq	r0, #1
    5864:	0c048823 	stceq	8, cr8, [r4], {35}	; 0x23
    5868:	00525049 	subseq	r5, r2, r9, asr #32
    586c:	ec018d03 	stc	13, cr8, [r1], {3}
    5870:	03000001 	movweq	r0, #1
    5874:	00068023 	andeq	r8, r6, r3, lsr #32
    5878:	0000730d 	andeq	r7, r0, sp, lsl #6
    587c:	0001a300 	andeq	sl, r1, r0, lsl #6
    5880:	00d30e00 	sbcseq	r0, r3, r0, lsl #28
    5884:	00010000 	andeq	r0, r1, r0
    5888:	00019305 	andeq	r9, r1, r5, lsl #6
    588c:	003e0d00 	eorseq	r0, lr, r0, lsl #26
    5890:	01b80000 			; <UNDEFINED> instruction: 0x01b80000
    5894:	d30e0000 	movwle	r0, #57344	; 0xe000
    5898:	1d000000 	stcne	0, cr0, [r0, #-0]
    589c:	01930500 	orrseq	r0, r3, r0, lsl #10
    58a0:	93050000 	movwls	r0, #20480	; 0x5000
    58a4:	05000001 	streq	r0, [r0, #-1]
    58a8:	00000193 	muleq	r0, r3, r1
    58ac:	00019305 	andeq	r9, r1, r5, lsl #6
    58b0:	003e0d00 	eorseq	r0, lr, r0, lsl #26
    58b4:	01dc0000 	bicseq	r0, ip, r0
    58b8:	d30e0000 	movwle	r0, #57344	; 0xe000
    58bc:	3d000000 	stccc	0, cr0, [r0, #-0]
    58c0:	00730d00 	rsbseq	r0, r3, r0, lsl #26
    58c4:	01ec0000 	mvneq	r0, r0
    58c8:	d30e0000 	movwle	r0, #57344	; 0xe000
    58cc:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
    58d0:	01dc0500 	bicseq	r0, ip, r0, lsl #10
    58d4:	6b0f0000 	blvs	3c58dc <__Stack_Size+0x3c54dc>
    58d8:	03000022 	movweq	r0, #34	; 0x22
    58dc:	00da018e 	sbcseq	r0, sl, lr, lsl #3
    58e0:	40100000 	andsmi	r0, r0, r0
    58e4:	d9019003 	stmdble	r1, {r0, r1, ip, pc}
    58e8:	0b000002 	bleq	58f8 <__Stack_Size+0x54f8>
    58ec:	0000212d 	andeq	r2, r0, sp, lsr #2
    58f0:	83019203 	movwhi	r9, #4611	; 0x1203
    58f4:	02000000 	andeq	r0, r0, #0
    58f8:	850b0023 	strhi	r0, [fp, #-35]	; 0x23
    58fc:	03000021 	movweq	r0, #33	; 0x21
    5900:	00730193 			; <UNDEFINED> instruction: 0x00730193
    5904:	23020000 	movwcs	r0, #8192	; 0x2000
    5908:	22f40b04 	rscscs	r0, r4, #4096	; 0x1000
    590c:	94030000 	strls	r0, [r3], #-0
    5910:	00007301 	andeq	r7, r0, r1, lsl #6
    5914:	08230200 	stmdaeq	r3!, {r9}
    5918:	00223f0b 	eoreq	r3, r2, fp, lsl #30
    591c:	01950300 	orrseq	r0, r5, r0, lsl #6
    5920:	00000073 	andeq	r0, r0, r3, ror r0
    5924:	0c0c2302 	stceq	3, cr2, [ip], {2}
    5928:	00524353 	subseq	r4, r2, r3, asr r3
    592c:	73019603 	movwvc	r9, #5635	; 0x1603
    5930:	02000000 	andeq	r0, r0, #0
    5934:	430c1023 	movwmi	r1, #49187	; 0xc023
    5938:	03005243 	movweq	r5, #579	; 0x243
    593c:	00730197 			; <UNDEFINED> instruction: 0x00730197
    5940:	23020000 	movwcs	r0, #8192	; 0x2000
    5944:	22600b14 	rsbcs	r0, r0, #20480	; 0x5000
    5948:	98030000 	stmdals	r3, {}	; <UNPREDICTABLE>
    594c:	0002e901 	andeq	lr, r2, r1, lsl #18
    5950:	18230200 	stmdane	r3!, {r9}
    5954:	0022650b 	eoreq	r6, r2, fp, lsl #10
    5958:	01990300 	orrseq	r0, r9, r0, lsl #6
    595c:	00000073 	andeq	r0, r0, r3, ror r0
    5960:	0b242302 	bleq	90e570 <__Stack_Size+0x90e170>
    5964:	0000221a 	andeq	r2, r0, sl, lsl r2
    5968:	73019a03 	movwvc	r9, #6659	; 0x1a03
    596c:	02000000 	andeq	r0, r0, #0
    5970:	030b2823 	movweq	r2, #47139	; 0xb823
    5974:	03000023 	movweq	r0, #35	; 0x23
    5978:	0073019b 			; <UNDEFINED> instruction: 0x0073019b
    597c:	23020000 	movwcs	r0, #8192	; 0x2000
    5980:	22fe0b2c 	rscscs	r0, lr, #45056	; 0xb000
    5984:	9c030000 	stcls	0, cr0, [r3], {-0}
    5988:	00007301 	andeq	r7, r0, r1, lsl #6
    598c:	30230200 	eorcc	r0, r3, r0, lsl #4
    5990:	0022990b 	eoreq	r9, r2, fp, lsl #18
    5994:	019d0300 	orrseq	r0, sp, r0, lsl #6
    5998:	00000073 	andeq	r0, r0, r3, ror r0
    599c:	0b342302 	bleq	d0e5ac <__Stack_Size+0xd0e1ac>
    59a0:	000021f1 	strdeq	r2, [r0], -r1
    59a4:	73019e03 	movwvc	r9, #7683	; 0x1e03
    59a8:	02000000 	andeq	r0, r0, #0
    59ac:	2f0b3823 	svccs	0x000b3823
    59b0:	03000024 	movweq	r0, #36	; 0x24
    59b4:	0073019f 			; <UNDEFINED> instruction: 0x0073019f
    59b8:	23020000 	movwcs	r0, #8192	; 0x2000
    59bc:	730d003c 	movwvc	r0, #53308	; 0xd03c
    59c0:	e9000000 	stmdb	r0, {}	; <UNPREDICTABLE>
    59c4:	0e000002 	cdpeq	0, 0, cr0, cr0, cr2, {0}
    59c8:	000000d3 	ldrdeq	r0, [r0], -r3
    59cc:	d9050002 	stmdble	r5, {r1}
    59d0:	0f000002 	svceq	0x00000002
    59d4:	00002340 	andeq	r2, r0, r0, asr #6
    59d8:	fd01a003 	stc2	0, cr10, [r1, #-12]
    59dc:	11000001 	tstne	r0, r1
    59e0:	3b1a0404 	blcc	6869f8 <__Stack_Size+0x6865f8>
    59e4:	12000003 	andne	r0, r0, #3
    59e8:	00000654 	andeq	r0, r0, r4, asr r6
    59ec:	00621c04 	rsbeq	r1, r2, r4, lsl #24
    59f0:	23020000 	movwcs	r0, #8192	; 0x2000
    59f4:	0bed1200 	bleq	ffb4a1fc <SCS_BASE+0x1fb3c1fc>
    59f8:	1d040000 	stcne	0, cr0, [r4, #-0]
    59fc:	00000062 	andeq	r0, r0, r2, rrx
    5a00:	12012302 	andne	r2, r1, #134217728	; 0x8000000
    5a04:	00000aec 	andeq	r0, r0, ip, ror #21
    5a08:	00621e04 	rsbeq	r1, r2, r4, lsl #28
    5a0c:	23020000 	movwcs	r0, #8192	; 0x2000
    5a10:	09031202 	stmdbeq	r3, {r1, r9, ip}
    5a14:	1f040000 	svcne	0x00040000
    5a18:	000000c8 	andeq	r0, r0, r8, asr #1
    5a1c:	00032302 	andeq	r2, r3, r2, lsl #6
    5a20:	00028504 	andeq	r8, r2, r4, lsl #10
    5a24:	fa200400 	blx	806a2c <__Stack_Size+0x80662c>
    5a28:	13000002 	movwne	r0, #2
    5a2c:	00247e01 	eoreq	r7, r4, r1, lsl #28
    5a30:	01240100 	teqeq	r4, r0, lsl #2
	...
    5a3c:	01007d02 	tsteq	r0, r2, lsl #26
    5a40:	0000036f 	andeq	r0, r0, pc, ror #6
    5a44:	00358414 	eorseq	r8, r5, r4, lsl r4
    5a48:	3e260100 	sufccs	f0, f6, f0
    5a4c:	13000000 	movwne	r0, #0
    5a50:	0000001e 	andeq	r0, r0, lr, lsl r0
    5a54:	23ea0113 	mvncs	r0, #-1073741820	; 0xc0000004
    5a58:	3b010000 	blcc	45a60 <__Stack_Size+0x45660>
    5a5c:	00000001 	andeq	r0, r0, r1
    5a60:	00000000 	andeq	r0, r0, r0
    5a64:	007d0200 	rsbseq	r0, sp, r0, lsl #4
    5a68:	00039801 	andeq	r9, r3, r1, lsl #16
    5a6c:	35841400 	strcc	r1, [r4, #1024]	; 0x400
    5a70:	3d010000 	stccc	0, cr0, [r1, #-0]
    5a74:	0000003e 	andeq	r0, r0, lr, lsr r0
    5a78:	00001e32 	andeq	r1, r0, r2, lsr lr
    5a7c:	92011300 	andls	r1, r1, #0
    5a80:	0100000b 	tsteq	r0, fp
    5a84:	13840161 	orrne	r0, r4, #1073741848	; 0x40000018
    5a88:	13980800 	orrsne	r0, r8, #0
    5a8c:	7d020800 	stcvc	8, cr0, [r2, #-0]
    5a90:	03c10100 	biceq	r0, r1, #0
    5a94:	33150000 	tstcc	r5, #0
    5a98:	01000021 	tsteq	r0, r1, lsr #32
    5a9c:	00003e61 	andeq	r3, r0, r1, ror #28
    5aa0:	001e6a00 	andseq	r6, lr, r0, lsl #20
    5aa4:	01160000 	tsteq	r6, r0
    5aa8:	0000067f 	andeq	r0, r0, pc, ror r6
    5aac:	98017401 	stmdals	r1, {r0, sl, ip, sp, lr}
    5ab0:	1c080013 	stcne	0, cr0, [r8], {19}
    5ab4:	8b080014 	blhi	205b0c <__Stack_Size+0x20570c>
    5ab8:	0100001e 	tsteq	r0, lr, lsl r0
    5abc:	00000436 	andeq	r0, r0, r6, lsr r4
    5ac0:	00204915 	eoreq	r4, r0, r5, lsl r9
    5ac4:	36740100 	ldrbtcc	r0, [r4], -r0, lsl #2
    5ac8:	ab000004 	blge	5ae0 <__Stack_Size+0x56e0>
    5acc:	1400001e 	strne	r0, [r0], #-30
    5ad0:	000022e8 	andeq	r2, r0, r8, ror #5
    5ad4:	003e7601 	eorseq	r7, lr, r1, lsl #12
    5ad8:	1ee50000 	cdpne	0, 14, cr0, cr5, cr0, {0}
    5adc:	29140000 	ldmdbcs	r4, {}	; <UNPREDICTABLE>
    5ae0:	0100001f 	tsteq	r0, pc, lsl r0
    5ae4:	00003e76 	andeq	r3, r0, r6, ror lr
    5ae8:	001f7a00 	andseq	r7, pc, r0, lsl #20
    5aec:	1f7d1400 	svcne	0x007d1400
    5af0:	76010000 	strvc	r0, [r1], -r0
    5af4:	0000003e 	andeq	r0, r0, lr, lsr r0
    5af8:	00001fe8 	andeq	r1, r0, r8, ror #31
    5afc:	00211e14 	eoreq	r1, r1, r4, lsl lr
    5b00:	3e770100 	rpwccs	f0, f7, f0
    5b04:	46000000 	strmi	r0, [r0], -r0
    5b08:	14000020 	strne	r0, [r0], #-32
    5b0c:	0000229f 	muleq	r0, pc, r2	; <UNPREDICTABLE>
    5b10:	003e7701 	eorseq	r7, lr, r1, lsl #14
    5b14:	20800000 	addcs	r0, r0, r0
    5b18:	17000000 	strne	r0, [r0, -r0]
    5b1c:	00033b04 	andeq	r3, r3, r4, lsl #22
    5b20:	d3011300 	movwle	r1, #4864	; 0x1300
    5b24:	01000022 	tsteq	r0, r2, lsr #32
    5b28:	000001a8 	andeq	r0, r0, r8, lsr #3
    5b2c:	00000000 	andeq	r0, r0, r0
    5b30:	7d020000 	stcvc	0, cr0, [r2, #-0]
    5b34:	04630100 	strbteq	r0, [r3], #-256	; 0x100
    5b38:	49180000 	ldmdbmi	r8, {}	; <UNPREDICTABLE>
    5b3c:	01000020 	tsteq	r0, r0, lsr #32
    5b40:	000436a8 	andeq	r3, r4, r8, lsr #13
    5b44:	00500100 	subseq	r0, r0, r0, lsl #2
    5b48:	20a80113 	adccs	r0, r8, r3, lsl r1
    5b4c:	b8010000 	stmdalt	r1, {}	; <UNPREDICTABLE>
    5b50:	00000001 	andeq	r0, r0, r1
    5b54:	00000000 	andeq	r0, r0, r0
    5b58:	007d0200 	rsbseq	r0, sp, r0, lsl #4
    5b5c:	00048701 	andeq	r8, r4, r1, lsl #14
    5b60:	00001900 	andeq	r1, r0, r0, lsl #18
    5b64:	fe010000 	cdp2	0, 0, cr0, cr1, cr0, {0}
    5b68:	00000009 	andeq	r0, r0, r9
    5b6c:	20d10113 	sbcscs	r0, r1, r3, lsl r1
    5b70:	c4010000 	strgt	r0, [r1], #-0
    5b74:	00000001 	andeq	r0, r0, r1
    5b78:	00000000 	andeq	r0, r0, r0
    5b7c:	007d0200 	rsbseq	r0, sp, r0, lsl #4
    5b80:	0004ab01 	andeq	sl, r4, r1, lsl #22
    5b84:	00001900 	andeq	r1, r0, r0, lsl #18
    5b88:	08010000 	stmdaeq	r1, {}	; <UNPREDICTABLE>
    5b8c:	0000000a 	andeq	r0, r0, sl
    5b90:	23080113 	movwcs	r0, #33043	; 0x8113
    5b94:	d0010000 	andle	r0, r1, r0
    5b98:	00000001 	andeq	r0, r0, r1
    5b9c:	00000000 	andeq	r0, r0, r0
    5ba0:	007d0200 	rsbseq	r0, sp, r0, lsl #4
    5ba4:	0004cf01 	andeq	ip, r4, r1, lsl #30
    5ba8:	00001900 	andeq	r1, r0, r0, lsl #18
    5bac:	12010000 	andne	r0, r1, #0
    5bb0:	0000000a 	andeq	r0, r0, sl
    5bb4:	21460113 	cmpcs	r6, r3, lsl r1
    5bb8:	dc010000 	stcle	0, cr0, [r1], {-0}
    5bbc:	00000001 	andeq	r0, r0, r1
    5bc0:	00000000 	andeq	r0, r0, r0
    5bc4:	007d0200 	rsbseq	r0, sp, r0, lsl #4
    5bc8:	0004f301 	andeq	pc, r4, r1, lsl #6
    5bcc:	00001900 	andeq	r1, r0, r0, lsl #18
    5bd0:	1c010000 	stcne	0, cr0, [r1], {-0}
    5bd4:	0000000a 	andeq	r0, r0, sl
    5bd8:	21de0113 	bicscs	r0, lr, r3, lsl r1
    5bdc:	ea010000 	b	45be4 <__Stack_Size+0x457e4>
    5be0:	00000001 	andeq	r0, r0, r1
    5be4:	00000000 	andeq	r0, r0, r0
    5be8:	007d0200 	rsbseq	r0, sp, r0, lsl #4
    5bec:	00053001 	andeq	r3, r5, r1
    5bf0:	23f91500 	mvnscs	r1, #0
    5bf4:	ea010000 	b	45bfc <__Stack_Size+0x457fc>
    5bf8:	0000003e 	andeq	r0, r0, lr, lsr r0
    5bfc:	000020ba 	strheq	r2, [r0], -sl
    5c00:	0000001a 	andeq	r0, r0, sl, lsl r0
    5c04:	0a260100 	beq	98600c <__Stack_Size+0x985c0c>
    5c08:	011b0000 	tsteq	fp, r0
    5c0c:	01f30550 	mvnseq	r0, r0, asr r5
    5c10:	00243450 	eoreq	r3, r4, r0, asr r4
    5c14:	78011c00 	stmdavc	r1, {sl, fp, ip}
    5c18:	01000022 	tsteq	r0, r2, lsr #32
    5c1c:	003e01f9 	ldrshteq	r0, [lr], -r9
	...
    5c28:	7d020000 	stcvc	0, cr0, [r2, #-0]
    5c2c:	05580100 	ldrbeq	r0, [r8, #-256]	; 0x100
    5c30:	00190000 	andseq	r0, r9, r0
    5c34:	01000000 	mrseq	r0, (UNDEF: 0)
    5c38:	00000a3a 	andeq	r0, r0, sl, lsr sl
    5c3c:	59011d00 	stmdbpl	r1, {r8, sl, fp, ip}
    5c40:	01000020 	tsteq	r0, r0, lsr #32
    5c44:	50010105 	andpl	r0, r1, r5, lsl #2
	...
    5c50:	02000000 	andeq	r0, r0, #0
    5c54:	1e01007d 	mcrne	0, 0, r0, cr1, cr13, {3}
    5c58:	0023c701 	eoreq	ip, r3, r1, lsl #14
    5c5c:	01120100 	tsteq	r2, r0, lsl #2
    5c60:	0000a801 	andeq	sl, r0, r1, lsl #16
	...
    5c6c:	007d0200 	rsbseq	r0, sp, r0, lsl #4
    5c70:	0005c101 	andeq	ip, r5, r1, lsl #2
    5c74:	06541f00 	ldrbeq	r1, [r4], -r0, lsl #30
    5c78:	12010000 	andne	r0, r1, #0
    5c7c:	00006201 	andeq	r6, r0, r1, lsl #4
    5c80:	0020db00 	eoreq	sp, r0, r0, lsl #22
    5c84:	248a2000 	strcs	r2, [sl], #0
    5c88:	14010000 	strne	r0, [r1], #-0
    5c8c:	0000a801 	andeq	sl, r0, r1, lsl #16
    5c90:	0020fc00 	eoreq	pc, r0, r0, lsl #24
    5c94:	6d742100 	ldfvse	f2, [r4, #-0]
    5c98:	15010070 	strne	r0, [r1, #-112]	; 0x70
    5c9c:	00003e01 	andeq	r3, r0, r1, lsl #28
    5ca0:	00212300 	eoreq	r2, r1, r0, lsl #6
    5ca4:	01220000 	teqeq	r2, r0
    5ca8:	000021f6 	strdeq	r2, [r0], -r6
    5cac:	01012e01 	tsteq	r1, r1, lsl #28
	...
    5cb8:	01007d02 	tsteq	r0, r2, lsl #26
    5cbc:	000005ea 	andeq	r0, r0, sl, ror #11
    5cc0:	00065423 	andeq	r5, r6, r3, lsr #8
    5cc4:	012e0100 	teqeq	lr, r0, lsl #2
    5cc8:	00000062 	andeq	r0, r0, r2, rrx
    5ccc:	22005001 	andcs	r5, r0, #1
    5cd0:	00202a01 	eoreq	r2, r0, r1, lsl #20
    5cd4:	013d0100 	teqeq	sp, r0, lsl #2
    5cd8:	00000001 	andeq	r0, r0, r1
    5cdc:	00000000 	andeq	r0, r0, r0
    5ce0:	007d0200 	rsbseq	r0, sp, r0, lsl #4
    5ce4:	00061501 	andeq	r1, r6, r1, lsl #10
    5ce8:	06541f00 	ldrbeq	r1, [r4], -r0, lsl #30
    5cec:	3d010000 	stccc	0, cr0, [r1, #-0]
    5cf0:	00006201 	andeq	r6, r0, r1, lsl #4
    5cf4:	00214200 	eoreq	r4, r1, r0, lsl #4
    5cf8:	011d0000 	tsteq	sp, r0
    5cfc:	0000215a 	andeq	r2, r0, sl, asr r1
    5d00:	01014d01 	tsteq	r1, r1, lsl #26
    5d04:	00000050 	andeq	r0, r0, r0, asr r0
	...
    5d10:	01007d02 	tsteq	r0, r2, lsl #26
    5d14:	245c011e 	ldrbcs	r0, [ip], #-286	; 0x11e
    5d18:	5a010000 	bpl	45d20 <__Stack_Size+0x45920>
    5d1c:	00a80101 	adceq	r0, r8, r1, lsl #2
	...
    5d28:	7d020000 	stcvc	0, cr0, [r2, #-0]
    5d2c:	067e0100 	ldrbteq	r0, [lr], -r0, lsl #2
    5d30:	541f0000 	ldrpl	r0, [pc], #-0	; 5d38 <__Stack_Size+0x5938>
    5d34:	01000006 	tsteq	r0, r6
    5d38:	0062015a 	rsbeq	r0, r2, sl, asr r1
    5d3c:	21630000 	cmncs	r3, r0
    5d40:	12200000 	eorne	r0, r0, #0
    5d44:	01000024 	tsteq	r0, r4, lsr #32
    5d48:	00a8015c 	adceq	r0, r8, ip, asr r1
    5d4c:	21840000 	orrcs	r0, r4, r0
    5d50:	74210000 	strtvc	r0, [r1], #-0
    5d54:	0100706d 	tsteq	r0, sp, rrx
    5d58:	003e015d 	eorseq	r0, lr, sp, asr r1
    5d5c:	21ab0000 			; <UNDEFINED> instruction: 0x21ab0000
    5d60:	1d000000 	stcne	0, cr0, [r0, #-0]
    5d64:	00212501 	eoreq	r2, r1, r1, lsl #10
    5d68:	01770100 	cmneq	r7, r0, lsl #2
    5d6c:	00003e01 	andeq	r3, r0, r1, lsl #28
	...
    5d78:	007d0200 	rsbseq	r0, sp, r0, lsl #4
    5d7c:	14012201 	strne	r2, [r1], #-513	; 0x201
    5d80:	01000005 	tsteq	r0, r5
    5d84:	1c010189 	stfnes	f0, [r1], {137}	; 0x89
    5d88:	30080014 	andcc	r0, r8, r4, lsl r0
    5d8c:	02080014 	andeq	r0, r8, #20
    5d90:	d301007d 	movwle	r0, #4221	; 0x107d
    5d94:	1f000006 	svcne	0x00000006
    5d98:	00002405 	andeq	r2, r0, r5, lsl #8
    5d9c:	3e018901 	cdpcc	9, 0, cr8, cr1, cr1, {0}
    5da0:	ca000000 	bgt	5da8 <__Stack_Size+0x59a8>
    5da4:	1f000021 	svcne	0x00000021
    5da8:	0000197b 	andeq	r1, r0, fp, ror r9
    5dac:	3e018901 	cdpcc	9, 0, cr8, cr1, cr1, {0}
    5db0:	eb000000 	bl	5db8 <__Stack_Size+0x59b8>
    5db4:	00000021 	andeq	r0, r0, r1, lsr #32
    5db8:	01210124 	teqeq	r1, r4, lsr #2
    5dbc:	99010000 	stmdbls	r1, {}	; <UNPREDICTABLE>
    5dc0:	14300101 	ldrtne	r0, [r0], #-257	; 0x101
    5dc4:	14480800 	strbne	r0, [r8], #-2048	; 0x800
    5dc8:	220c0800 	andcs	r0, ip, #0
    5dcc:	f8010000 			; <UNDEFINED> instruction: 0xf8010000
    5dd0:	25000006 	strcs	r0, [r0, #-6]
    5dd4:	0800143c 	stmdaeq	r0, {r2, r3, r4, r5, sl, ip}
    5dd8:	00000a48 	andeq	r0, r0, r8, asr #20
    5ddc:	a2012600 	andge	r2, r1, #0
    5de0:	01000021 	tsteq	r0, r1, lsr #32
    5de4:	000101a7 	andeq	r0, r1, r7, lsr #3
    5de8:	00000000 	andeq	r0, r0, r0
    5dec:	02000000 	andeq	r0, r0, #0
    5df0:	2201007d 	andcs	r0, r1, #125	; 0x7d
    5df4:	0022bf01 	eoreq	fp, r2, r1, lsl #30
    5df8:	01ba0100 			; <UNDEFINED> instruction: 0x01ba0100
    5dfc:	00000001 	andeq	r0, r0, r1
    5e00:	00000000 	andeq	r0, r0, r0
    5e04:	007d0200 	rsbseq	r0, sp, r0, lsl #4
    5e08:	00074701 	andeq	r4, r7, r1, lsl #14
    5e0c:	244f1f00 	strbcs	r1, [pc], #-3840	; 5e14 <__Stack_Size+0x5a14>
    5e10:	ba010000 	blt	45e18 <__Stack_Size+0x45a18>
    5e14:	00006201 	andeq	r6, r0, r1, lsl #4
    5e18:	00222c00 	eoreq	r2, r2, r0, lsl #24
    5e1c:	1a682300 	bne	1a0ea24 <__Stack_Size+0x1a0e624>
    5e20:	ba010000 	blt	45e28 <__Stack_Size+0x45a28>
    5e24:	0000c801 	andeq	ip, r0, r1, lsl #16
    5e28:	00510100 	subseq	r0, r1, r0, lsl #2
    5e2c:	22a60122 	adccs	r0, r6, #-2147483640	; 0x80000008
    5e30:	d8010000 	stmdale	r1, {}	; <UNPREDICTABLE>
    5e34:	00000101 	andeq	r0, r0, r1, lsl #2
    5e38:	00000000 	andeq	r0, r0, r0
    5e3c:	7d020000 	stcvc	0, cr0, [r2, #-0]
    5e40:	07900100 	ldreq	r0, [r0, r0, lsl #2]
    5e44:	771f0000 	ldrvc	r0, [pc, -r0]
    5e48:	01000021 	tsteq	r0, r1, lsr #32
    5e4c:	003e01d8 	ldrsbteq	r0, [lr], -r8
    5e50:	22660000 	rsbcs	r0, r6, #0
    5e54:	68230000 	stmdavs	r3!, {}	; <UNPREDICTABLE>
    5e58:	0100001a 	tsteq	r0, sl, lsl r0
    5e5c:	00c801d8 	ldrdeq	r0, [r8], #24
    5e60:	51010000 	mrspl	r0, (UNDEF: 1)
    5e64:	001f2920 	andseq	r2, pc, r0, lsr #18
    5e68:	01da0100 	bicseq	r0, sl, r0, lsl #2
    5e6c:	0000003e 	andeq	r0, r0, lr, lsr r0
    5e70:	00002287 	andeq	r2, r0, r7, lsl #5
    5e74:	f0012400 			; <UNDEFINED> instruction: 0xf0012400
    5e78:	01000020 	tsteq	r0, r0, lsr #32
    5e7c:	00010200 	andeq	r0, r1, r0, lsl #4
    5e80:	00000000 	andeq	r0, r0, r0
    5e84:	d5000000 	strle	r0, [r0, #-0]
    5e88:	01000022 	tsteq	r0, r2, lsr #32
    5e8c:	0000081c 	andeq	r0, r0, ip, lsl r8
    5e90:	0021771f 	eoreq	r7, r1, pc, lsl r7
    5e94:	02000100 	andeq	r0, r0, #0
    5e98:	0000003e 	andeq	r0, r0, lr, lsr r0
    5e9c:	000022f5 	strdeq	r2, [r0], -r5
    5ea0:	0023a71f 	eoreq	sl, r3, pc, lsl r7
    5ea4:	02000100 	andeq	r0, r0, #0
    5ea8:	00000062 	andeq	r0, r0, r2, rrx
    5eac:	00002316 	andeq	r2, r0, r6, lsl r3
    5eb0:	00208f1f 	eoreq	r8, r0, pc, lsl pc
    5eb4:	02010100 	andeq	r0, r1, #0
    5eb8:	00000062 	andeq	r0, r0, r2, rrx
    5ebc:	00002337 	andeq	r2, r0, r7, lsr r3
    5ec0:	001fae20 	andseq	sl, pc, r0, lsr #28
    5ec4:	02030100 	andeq	r0, r3, #0
    5ec8:	0000003e 	andeq	r0, r0, lr, lsr r0
    5ecc:	00002358 	andeq	r2, r0, r8, asr r3
    5ed0:	00231a20 	eoreq	r1, r3, r0, lsr #20
    5ed4:	02030100 	andeq	r0, r3, #0
    5ed8:	0000003e 	andeq	r0, r0, lr, lsr r0
    5edc:	0000239e 	muleq	r0, lr, r3
    5ee0:	00243420 	eoreq	r3, r4, r0, lsr #8
    5ee4:	02030100 	andeq	r0, r3, #0
    5ee8:	0000003e 	andeq	r0, r0, lr, lsr r0
    5eec:	000023ce 	andeq	r2, r0, lr, asr #7
    5ef0:	0022e820 	eoreq	lr, r2, r0, lsr #16
    5ef4:	02040100 	andeq	r0, r4, #0
    5ef8:	0000003e 	andeq	r0, r0, lr, lsr r0
    5efc:	000023fd 	strdeq	r2, [r0], -sp
    5f00:	4c011e00 	stcmi	14, cr1, [r1], {-0}
    5f04:	01000023 	tsteq	r0, r3, lsr #32
    5f08:	a801022a 	stmdage	r1, {r1, r3, r5, r9}
	...
    5f14:	02000000 	andeq	r0, r0, #0
    5f18:	7b01007d 	blvc	46114 <__Stack_Size+0x45d14>
    5f1c:	1f000008 	svcne	0x00000008
    5f20:	00002177 	andeq	r2, r0, r7, ror r1
    5f24:	3e022a01 	vmlacc.f32	s4, s4, s2
    5f28:	42000000 	andmi	r0, r0, #0
    5f2c:	20000024 	andcs	r0, r0, r4, lsr #32
    5f30:	00001c38 	andeq	r1, r0, r8, lsr ip
    5f34:	a8022c01 	stmdage	r2, {r0, sl, fp, sp}
    5f38:	63000000 	movwvs	r0, #0
    5f3c:	21000024 	tstcs	r0, r4, lsr #32
    5f40:	00706d74 	rsbseq	r6, r0, r4, ror sp
    5f44:	3e022d01 	cdpcc	13, 0, cr2, cr2, cr1, {0}
    5f48:	8a000000 	bhi	5f50 <__Stack_Size+0x5b50>
    5f4c:	20000024 	andcs	r0, r0, r4, lsr #32
    5f50:	00002213 	andeq	r2, r0, r3, lsl r2
    5f54:	3e022d01 	cdpcc	13, 0, cr2, cr2, cr1, {0}
    5f58:	b9000000 	stmdblt	r0, {}	; <UNPREDICTABLE>
    5f5c:	00000024 	andeq	r0, r0, r4, lsr #32
    5f60:	221f0122 	andscs	r0, pc, #-2147483640	; 0x80000008
    5f64:	50010000 	andpl	r0, r1, r0
    5f68:	00000102 	andeq	r0, r0, r2, lsl #2
    5f6c:	00000000 	andeq	r0, r0, r0
    5f70:	7d020000 	stcvc	0, cr0, [r2, #-0]
    5f74:	08b60100 	ldmeq	r6!, {r8}
    5f78:	771f0000 	ldrvc	r0, [pc, -r0]
    5f7c:	01000021 	tsteq	r0, r1, lsr #32
    5f80:	003e0250 	eorseq	r0, lr, r0, asr r2
    5f84:	25110000 	ldrcs	r0, [r1, #-0]
    5f88:	74210000 	strtvc	r0, [r1], #-0
    5f8c:	0100706d 	tsteq	r0, sp, rrx
    5f90:	003e0252 	eorseq	r0, lr, r2, asr r2
    5f94:	25320000 	ldrcs	r0, [r2, #-0]!
    5f98:	22000000 	andcs	r0, r0, #0
    5f9c:	00237201 	eoreq	r7, r3, r1, lsl #4
    5fa0:	02680100 	rsbeq	r0, r8, #0
    5fa4:	00000001 	andeq	r0, r0, r1
    5fa8:	00000000 	andeq	r0, r0, r0
    5fac:	007d0200 	rsbseq	r0, sp, r0, lsl #4
    5fb0:	0008f101 	andeq	pc, r8, r1, lsl #2
    5fb4:	21771f00 	cmncs	r7, r0, lsl #30
    5fb8:	68010000 	stmdavs	r1, {}	; <UNPREDICTABLE>
    5fbc:	00003e02 	andeq	r3, r0, r2, lsl #28
    5fc0:	00256400 	eoreq	r6, r5, r0, lsl #8
    5fc4:	6d742100 	ldfvse	f2, [r4, #-0]
    5fc8:	6a010070 	bvs	46190 <__Stack_Size+0x45d90>
    5fcc:	00003e02 	andeq	r3, r0, r2, lsl #28
    5fd0:	00258500 	eoreq	r8, r5, r0, lsl #10
    5fd4:	011e0000 	tsteq	lr, r0
    5fd8:	000021b9 			; <UNDEFINED> instruction: 0x000021b9
    5fdc:	01028601 	tsteq	r2, r1, lsl #12
    5fe0:	000000a8 	andeq	r0, r0, r8, lsr #1
	...
    5fec:	01007d02 	tsteq	r0, r2, lsl #26
    5ff0:	00000950 	andeq	r0, r0, r0, asr r9
    5ff4:	0021771f 	eoreq	r7, r1, pc, lsl r7
    5ff8:	02860100 	addeq	r0, r6, #0
    5ffc:	0000003e 	andeq	r0, r0, lr, lsr r0
    6000:	000025c4 	andeq	r2, r0, r4, asr #11
    6004:	001c3820 	andseq	r3, ip, r0, lsr #16
    6008:	02880100 	addeq	r0, r8, #0
    600c:	000000a8 	andeq	r0, r0, r8, lsr #1
    6010:	000025e5 	andeq	r2, r0, r5, ror #11
    6014:	706d7421 	rsbvc	r7, sp, r1, lsr #8
    6018:	028a0100 	addeq	r0, sl, #0
    601c:	0000003e 	andeq	r0, r0, lr, lsr r0
    6020:	0000260c 	andeq	r2, r0, ip, lsl #12
    6024:	00221320 	eoreq	r1, r2, r0, lsr #6
    6028:	028a0100 	addeq	r0, sl, #0
    602c:	0000003e 	andeq	r0, r0, lr, lsr r0
    6030:	0000263b 	andeq	r2, r0, fp, lsr r6
    6034:	24011e00 	strcs	r1, [r1], #-3584	; 0xe00
    6038:	01000023 	tsteq	r0, r3, lsr #32
    603c:	3e0102ae 	cdpcc	2, 0, cr0, cr1, cr14, {5}
	...
    6048:	02000000 	andeq	r0, r0, #0
    604c:	af01007d 	svcge	0x0001007d
    6050:	1f000009 	svcne	0x00000009
    6054:	00002177 	andeq	r2, r0, r7, ror r1
    6058:	3e02ae01 	cdpcc	14, 0, cr10, cr2, cr1, {0}
    605c:	71000000 	mrsvc	r0, (UNDEF: 0)
    6060:	20000026 	andcs	r0, r0, r6, lsr #32
    6064:	0000239a 	muleq	r0, sl, r3
    6068:	3e02b001 	cdpcc	0, 0, cr11, cr2, cr1, {0}
    606c:	c4000000 	strgt	r0, [r0], #-0
    6070:	20000026 	andcs	r0, r0, r6, lsr #32
    6074:	00001f29 	andeq	r1, r0, r9, lsr #30
    6078:	3e02b101 	mvfccs	f3, f1
    607c:	11000000 	mrsne	r0, (UNDEF: 0)
    6080:	20000027 	andcs	r0, r0, r7, lsr #32
    6084:	00002213 	andeq	r2, r0, r3, lsl r2
    6088:	3e02b101 	mvfccs	f3, f1
    608c:	4e000000 	cdpmi	0, 0, cr0, cr0, cr0, {0}
    6090:	00000027 	andeq	r0, r0, r7, lsr #32
    6094:	207a011e 	rsbscs	r0, sl, lr, lsl r1
    6098:	dc010000 	stcle	0, cr0, [r1], {-0}
    609c:	003e0102 	eorseq	r0, lr, r2, lsl #2
	...
    60a8:	7d020000 	stcvc	0, cr0, [r2, #-0]
    60ac:	09fe0100 	ldmibeq	lr!, {r8}^
    60b0:	771f0000 	ldrvc	r0, [pc, -r0]
    60b4:	01000021 	tsteq	r0, r1, lsr #32
    60b8:	003e02dc 	ldrsbteq	r0, [lr], -ip
    60bc:	27cb0000 	strbcs	r0, [fp, r0]
    60c0:	e3200000 	teq	r0, #0
    60c4:	01000020 	tsteq	r0, r0, lsr #32
    60c8:	003e02de 	ldrsbteq	r0, [lr], -lr
    60cc:	27ec0000 	strbcs	r0, [ip, r0]!
    60d0:	74210000 	strtvc	r0, [r1], #-0
    60d4:	0100706d 	tsteq	r0, sp, rrx
    60d8:	003e02df 	ldrsbteq	r0, [lr], -pc
    60dc:	280b0000 	stmdacs	fp, {}	; <UNPREDICTABLE>
    60e0:	27000000 	strcs	r0, [r0, -r0]
    60e4:	00242201 	eoreq	r2, r4, r1, lsl #4
    60e8:	01290500 	teqeq	r9, r0, lsl #10
    60ec:	40012701 	andmi	r2, r1, r1, lsl #14
    60f0:	05000024 	streq	r0, [r0, #-36]	; 0x24
    60f4:	27010128 	strcs	r0, [r1, -r8, lsr #2]
    60f8:	00219301 	eoreq	r9, r1, r1, lsl #6
    60fc:	012c0500 	teqeq	ip, r0, lsl #10
    6100:	88012701 	stmdahi	r1, {r0, r8, r9, sl, sp}
    6104:	05000022 	streq	r0, [r0, #-34]	; 0x22
    6108:	2801012b 	stmdacs	r1, {r0, r1, r3, r5, r8}
    610c:	00224a01 	eoreq	r4, r2, r1, lsl #20
    6110:	012e0500 	teqeq	lr, r0, lsl #10
    6114:	000a3a01 	andeq	r3, sl, r1, lsl #20
    6118:	003e2900 	eorseq	r2, lr, r0, lsl #18
    611c:	2a000000 	bcs	6124 <__Stack_Size+0x5d24>
    6120:	00211101 	eoreq	r1, r1, r1, lsl #2
    6124:	012f0500 	teqeq	pc, r0, lsl #10
    6128:	0000003e 	andeq	r0, r0, lr, lsr r0
    612c:	5a012701 	bpl	4fd38 <__Stack_Size+0x4f938>
    6130:	05000022 	streq	r0, [r0, #-34]	; 0x22
    6134:	0001011f 	andeq	r0, r1, pc, lsl r1
    6138:	00000916 	andeq	r0, r0, r6, lsl r9
    613c:	16bc0002 	ldrtne	r0, [ip], r2
    6140:	01040000 	mrseq	r0, (UNDEF: 4)
    6144:	000006d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    6148:	0024e001 	eoreq	lr, r4, r1
    614c:	0001f100 	andeq	pc, r1, r0, lsl #2
    6150:	0006d800 	andeq	sp, r6, r0, lsl #16
	...
    615c:	0019a000 	andseq	sl, r9, r0
    6160:	05040200 	streq	r0, [r4, #-512]	; 0x200
    6164:	00000812 	andeq	r0, r0, r2, lsl r8
    6168:	e4050202 	str	r0, [r5], #-514	; 0x202
    616c:	02000007 	andeq	r0, r0, #7
    6170:	09c30601 	stmibeq	r3, {r0, r9, sl}^
    6174:	75030000 	strvc	r0, [r3, #-0]
    6178:	02003233 	andeq	r3, r0, #805306371	; 0x30000003
    617c:	00004927 	andeq	r4, r0, r7, lsr #18
    6180:	07040200 	streq	r0, [r4, -r0, lsl #4]
    6184:	0000091f 	andeq	r0, r0, pc, lsl r9
    6188:	36317503 	ldrtcc	r7, [r1], -r3, lsl #10
    618c:	5b280200 	blpl	a06994 <__Stack_Size+0xa06594>
    6190:	02000000 	andeq	r0, r0, #0
    6194:	0bbc0702 	bleq	fef07da4 <SCS_BASE+0x1eef9da4>
    6198:	75030000 	strvc	r0, [r3, #-0]
    619c:	29020038 	stmdbcs	r2, {r3, r4, r5}
    61a0:	0000006c 	andeq	r0, r0, ip, rrx
    61a4:	c1080102 	tstgt	r8, r2, lsl #2
    61a8:	03000009 	movweq	r0, #9
    61ac:	00386375 	eorseq	r6, r8, r5, ror r3
    61b0:	007e2d02 	rsbseq	r2, lr, r2, lsl #26
    61b4:	6c040000 	stcvs	0, cr0, [r4], {-0}
    61b8:	05000000 	streq	r0, [r0, #-0]
    61bc:	00000404 	andeq	r0, r0, r4, lsl #8
    61c0:	008e2f02 	addeq	r2, lr, r2, lsl #30
    61c4:	49060000 	stmdbmi	r6, {}	; <UNPREDICTABLE>
    61c8:	03000000 	movweq	r0, #0
    61cc:	00387576 	eorseq	r7, r8, r6, ror r5
    61d0:	009e3102 	addseq	r3, lr, r2, lsl #2
    61d4:	6c060000 	stcvs	0, cr0, [r6], {-0}
    61d8:	07000000 	streq	r0, [r0, -r0]
    61dc:	b83c0201 	ldmdalt	ip!, {r0, r9}
    61e0:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    61e4:	00001eaf 	andeq	r1, r0, pc, lsr #29
    61e8:	45530900 	ldrbmi	r0, [r3, #-2304]	; 0x900
    61ec:	00010054 	andeq	r0, r1, r4, asr r0
    61f0:	00077305 	andeq	r7, r7, r5, lsl #6
    61f4:	a33c0200 	teqge	ip, #0
    61f8:	05000000 	streq	r0, [r0, #-0]
    61fc:	00002507 	andeq	r2, r0, r7, lsl #10
    6200:	00a33c02 	adceq	r3, r3, r2, lsl #24
    6204:	01070000 	mrseq	r0, (UNDEF: 7)
    6208:	00e33e02 	rsceq	r3, r3, r2, lsl #28
    620c:	ea080000 	b	206214 <__Stack_Size+0x205e14>
    6210:	00000004 	andeq	r0, r0, r4
    6214:	0008fc08 	andeq	pc, r8, r8, lsl #24
    6218:	05000100 	streq	r0, [r0, #-256]	; 0x100
    621c:	000000a6 	andeq	r0, r0, r6, lsr #1
    6220:	00ce3e02 	sbceq	r3, lr, r2, lsl #28
    6224:	01070000 	mrseq	r0, (UNDEF: 7)
    6228:	01034102 	tsteq	r3, r2, lsl #2
    622c:	86080000 	strhi	r0, [r8], -r0
    6230:	00000014 	andeq	r0, r0, r4, lsl r0
    6234:	00140108 	andseq	r0, r4, r8, lsl #2
    6238:	05000100 	streq	r0, [r0, #-256]	; 0x100
    623c:	000000db 	ldrdeq	r0, [r0], -fp
    6240:	00ee4102 	rsceq	r4, lr, r2, lsl #2
    6244:	04020000 	streq	r0, [r2], #-0
    6248:	00091607 	andeq	r1, r9, r7, lsl #12
    624c:	03280a00 	teqeq	r8, #0
    6250:	01b401aa 			; <UNDEFINED> instruction: 0x01b401aa
    6254:	430b0000 	movwmi	r0, #45056	; 0xb000
    6258:	ac030052 	stcge	0, cr0, [r3], {82}	; 0x52
    625c:	00008301 	andeq	r8, r0, r1, lsl #6
    6260:	00230200 	eoreq	r0, r3, r0, lsl #4
    6264:	0025610c 	eoreq	r6, r5, ip, lsl #2
    6268:	01ad0300 			; <UNDEFINED> instruction: 0x01ad0300
    626c:	00000083 	andeq	r0, r0, r3, lsl #1
    6270:	0b042302 	bleq	10ee80 <__Stack_Size+0x10ea80>
    6274:	00524943 	subseq	r4, r2, r3, asr #18
    6278:	8301ae03 	movwhi	sl, #7683	; 0x1e03
    627c:	02000000 	andeq	r0, r0, #0
    6280:	d30c0823 	movwle	r0, #51235	; 0xc823
    6284:	03000025 	movweq	r0, #37	; 0x25
    6288:	008301af 	addeq	r0, r3, pc, lsr #3
    628c:	23020000 	movwcs	r0, #8192	; 0x2000
    6290:	24a70c0c 	strtcs	r0, [r7], #3084	; 0xc0c
    6294:	b0030000 	andlt	r0, r3, r0
    6298:	00008301 	andeq	r8, r0, r1, lsl #6
    629c:	10230200 	eorne	r0, r3, r0, lsl #4
    62a0:	0025f50c 	eoreq	pc, r5, ip, lsl #10
    62a4:	01b10300 			; <UNDEFINED> instruction: 0x01b10300
    62a8:	00000083 	andeq	r0, r0, r3, lsl #1
    62ac:	0c142302 	ldceq	3, cr2, [r4], {2}
    62b0:	00002606 	andeq	r2, r0, r6, lsl #12
    62b4:	8301b203 	movwhi	fp, #4611	; 0x1203
    62b8:	02000000 	andeq	r0, r0, #0
    62bc:	750c1823 	strvc	r1, [ip, #-2083]	; 0x823
    62c0:	03000025 	movweq	r0, #37	; 0x25
    62c4:	008301b3 			; <UNDEFINED> instruction: 0x008301b3
    62c8:	23020000 	movwcs	r0, #8192	; 0x2000
    62cc:	25100c1c 	ldrcs	r0, [r0, #-3100]	; 0xc1c
    62d0:	b4030000 	strlt	r0, [r3], #-0
    62d4:	00008301 	andeq	r8, r0, r1, lsl #6
    62d8:	20230200 	eorcs	r0, r3, r0, lsl #4
    62dc:	5253430b 	subspl	r4, r3, #738197504	; 0x2c000000
    62e0:	01b50300 			; <UNDEFINED> instruction: 0x01b50300
    62e4:	00000083 	andeq	r0, r0, r3, lsl #1
    62e8:	00242302 	eoreq	r2, r4, r2, lsl #6
    62ec:	00249b0d 	eoreq	r9, r4, sp, lsl #22
    62f0:	01b60300 			; <UNDEFINED> instruction: 0x01b60300
    62f4:	00000115 	andeq	r0, r0, r5, lsl r1
    62f8:	1904140e 	stmdbne	r4, {r1, r2, r3, sl, ip}
    62fc:	0000020f 	andeq	r0, r0, pc, lsl #4
    6300:	0026ad0f 	eoreq	sl, r6, pc, lsl #26
    6304:	3e1b0400 	cfmulscc	mvf0, mvf11, mvf0
    6308:	02000000 	andeq	r0, r0, #0
    630c:	660f0023 	strvs	r0, [pc], -r3, lsr #32
    6310:	04000025 	streq	r0, [r0], #-37	; 0x25
    6314:	00003e1c 	andeq	r3, r0, ip, lsl lr
    6318:	04230200 	strteq	r0, [r3], #-512	; 0x200
    631c:	0026f80f 	eoreq	pc, r6, pc, lsl #16
    6320:	3e1d0400 	cfmulscc	mvf0, mvf13, mvf0
    6324:	02000000 	andeq	r0, r0, #0
    6328:	c90f0823 	stmdbgt	pc, {r0, r1, r5, fp}	; <UNPREDICTABLE>
    632c:	04000026 	streq	r0, [r0], #-38	; 0x26
    6330:	00003e1e 	andeq	r3, r0, lr, lsl lr
    6334:	0c230200 	sfmeq	f0, 4, [r3], #-0
    6338:	00264e0f 	eoreq	r4, r6, pc, lsl #28
    633c:	3e1f0400 	cfmulscc	mvf0, mvf15, mvf0
    6340:	02000000 	andeq	r0, r0, #0
    6344:	05001023 	streq	r1, [r0, #-35]	; 0x23
    6348:	0000252e 	andeq	r2, r0, lr, lsr #10
    634c:	01c02004 	biceq	r2, r0, r4
    6350:	01100000 	tsteq	r0, r0
    6354:	00000038 	andeq	r0, r0, r8, lsr r0
    6358:	48017c01 	stmdami	r1, {r0, sl, fp, ip, sp, lr}
    635c:	84080014 	strhi	r0, [r8], #-20
    6360:	02080014 	andeq	r0, r8, #20
    6364:	1101007d 	tstne	r1, sp, ror r0
    6368:	00055d01 	andeq	r5, r5, r1, lsl #26
    636c:	019f0100 	orrseq	r0, pc, r0, lsl #2
    6370:	08001484 	stmdaeq	r0, {r2, r7, sl, ip}
    6374:	080014b8 	stmdaeq	r0, {r3, r4, r5, r7, sl, ip}
    6378:	01007d02 	tsteq	r0, r2, lsl #26
    637c:	00000258 	andeq	r0, r0, r8, asr r2
    6380:	0026df12 	eoreq	sp, r6, r2, lsl pc
    6384:	3e9f0100 	fmlcce	f0, f7, f0
    6388:	36000000 	strcc	r0, [r0], -r0
    638c:	00000028 	andeq	r0, r0, r8, lsr #32
    6390:	26300111 			; <UNDEFINED> instruction: 0x26300111
    6394:	e9010000 	stmdb	r1, {}	; <UNPREDICTABLE>
    6398:	00000001 	andeq	r0, r0, r1
    639c:	00000000 	andeq	r0, r0, r0
    63a0:	007d0200 	rsbseq	r0, sp, r0, lsl #4
    63a4:	00029001 	andeq	r9, r2, r1
    63a8:	263a1200 	ldrtcs	r1, [sl], -r0, lsl #4
    63ac:	e9010000 	stmdb	r1, {}	; <UNPREDICTABLE>
    63b0:	00000062 	andeq	r0, r0, r2, rrx
    63b4:	00002870 	andeq	r2, r0, r0, ror r8
    63b8:	001f2913 	andseq	r2, pc, r3, lsl r9	; <UNPREDICTABLE>
    63bc:	3eeb0100 	cdpcc	1, 14, cr0, cr11, cr0, {0}
    63c0:	91000000 	mrsls	r0, (UNDEF: 0)
    63c4:	00000028 	andeq	r0, r0, r8, lsr #32
    63c8:	27620114 			; <UNDEFINED> instruction: 0x27620114
    63cc:	06010000 	streq	r0, [r1], -r0
    63d0:	00000101 	andeq	r0, r0, r1, lsl #2
    63d4:	00000000 	andeq	r0, r0, r0
    63d8:	7d020000 	stcvc	0, cr0, [r2, #-0]
    63dc:	02b90100 	adcseq	r0, r9, #0
    63e0:	68150000 	ldmdavs	r5, {}	; <UNPREDICTABLE>
    63e4:	0100001a 	tsteq	r0, sl, lsl r0
    63e8:	00e30106 	rsceq	r0, r3, r6, lsl #2
    63ec:	50010000 	andpl	r0, r1, r0
    63f0:	f3011400 	vshl.u8	d1, d0, d1
    63f4:	01000000 	mrseq	r0, (UNDEF: 0)
    63f8:	b801011f 	stmdalt	r1, {r0, r1, r2, r3, r4, r8}
    63fc:	cc080014 	stcgt	0, cr0, [r8], {20}
    6400:	02080014 	andeq	r0, r8, #20
    6404:	0401007d 	streq	r0, [r1], #-125	; 0x7d
    6408:	16000003 	strne	r0, [r0], -r3
    640c:	00002668 	andeq	r2, r0, r8, ror #12
    6410:	3e011f01 	cdpcc	15, 0, cr1, cr1, cr1, {0}
    6414:	c6000000 	strgt	r0, [r0], -r0
    6418:	16000028 	strne	r0, [r0], -r8, lsr #32
    641c:	00002540 	andeq	r2, r0, r0, asr #10
    6420:	3e011f01 	cdpcc	15, 0, cr1, cr1, cr1, {0}
    6424:	e7000000 	str	r0, [r0, -r0]
    6428:	17000028 	strne	r0, [r0, -r8, lsr #32]
    642c:	00001f29 	andeq	r1, r0, r9, lsr #30
    6430:	3e012101 	adfccs	f2, f1, f1
    6434:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    6438:	00000029 	andeq	r0, r0, r9, lsr #32
    643c:	0b500114 	bleq	1406894 <__Stack_Size+0x1406494>
    6440:	3c010000 	stccc	0, cr0, [r1], {-0}
    6444:	14cc0101 	strbne	r0, [ip], #257	; 0x101
    6448:	14d80800 	ldrbne	r0, [r8], #2048	; 0x800
    644c:	7d020800 	stcvc	8, cr0, [r2, #-0]
    6450:	032d0100 	teqeq	sp, #0
    6454:	68150000 	ldmdavs	r5, {}	; <UNPREDICTABLE>
    6458:	0100001a 	tsteq	r0, sl, lsl r0
    645c:	00e3013c 	rsceq	r0, r3, ip, lsr r1
    6460:	50010000 	andpl	r0, r1, r0
    6464:	18011400 	stmdane	r1, {sl, ip}
    6468:	01000000 	mrseq	r0, (UNDEF: 0)
    646c:	d801014f 	stmdale	r1, {r0, r1, r2, r3, r6, r8}
    6470:	ec080014 	stc	0, cr0, [r8], {20}
    6474:	02080014 	andeq	r0, r8, #20
    6478:	6801007d 	stmdavs	r1, {r0, r2, r3, r4, r5, r6}
    647c:	16000003 	strne	r0, [r0], -r3
    6480:	000026e7 	andeq	r2, r0, r7, ror #13
    6484:	3e014f01 	cdpcc	15, 0, cr4, cr1, cr1, {0}
    6488:	45000000 	strmi	r0, [r0, #-0]
    648c:	17000029 	strne	r0, [r0, -r9, lsr #32]
    6490:	00001f29 	andeq	r1, r0, r9, lsr #30
    6494:	3e015101 	adfccs	f5, f1, f1
    6498:	66000000 	strvs	r0, [r0], -r0
    649c:	00000029 	andeq	r0, r0, r9, lsr #32
    64a0:	08e80118 	stmiaeq	r8!, {r3, r4, r8}^
    64a4:	6d010000 	stcvs	0, cr0, [r1, #-0]
    64a8:	00620101 	rsbeq	r0, r2, r1, lsl #2
    64ac:	14ec0000 	strbtne	r0, [ip], #0
    64b0:	14fc0800 	ldrbtne	r0, [ip], #2048	; 0x800
    64b4:	7d020800 	stcvc	8, cr0, [r2, #-0]
    64b8:	01140100 	tsteq	r4, r0, lsl #2
    64bc:	0000063f 	andeq	r0, r0, pc, lsr r6
    64c0:	01018401 	tsteq	r1, r1, lsl #8
    64c4:	080014fc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, sl, ip}
    64c8:	08001510 	stmdaeq	r0, {r4, r8, sl, ip}
    64cc:	01007d02 	tsteq	r0, r2, lsl #26
    64d0:	000003bd 			; <UNDEFINED> instruction: 0x000003bd
    64d4:	00269816 	eoreq	r9, r6, r6, lsl r8
    64d8:	01840100 	orreq	r0, r4, r0, lsl #2
    64dc:	0000003e 	andeq	r0, r0, lr, lsr r0
    64e0:	0000299b 	muleq	r0, fp, r9
    64e4:	001f2917 	andseq	r2, pc, r7, lsl r9	; <UNPREDICTABLE>
    64e8:	01860100 	orreq	r0, r6, r0, lsl #2
    64ec:	0000003e 	andeq	r0, r0, lr, lsr r0
    64f0:	000029bc 			; <UNDEFINED> instruction: 0x000029bc
    64f4:	6f011400 	svcvs	0x00011400
    64f8:	01000006 	tsteq	r0, r6
    64fc:	100101a5 	andne	r0, r1, r5, lsr #3
    6500:	24080015 	strcs	r0, [r8], #-21
    6504:	02080015 	andeq	r0, r8, #21
    6508:	f801007d 			; <UNDEFINED> instruction: 0xf801007d
    650c:	16000003 	strne	r0, [r0], -r3
    6510:	000024b0 			; <UNDEFINED> instruction: 0x000024b0
    6514:	3e01a501 	cfsh32cc	mvfx10, mvfx1, #1
    6518:	f1000000 	cps	#0
    651c:	17000029 	strne	r0, [r0, -r9, lsr #32]
    6520:	00001f29 	andeq	r1, r0, r9, lsr #30
    6524:	3e01a701 	cdpcc	7, 0, cr10, cr1, cr1, {0}
    6528:	12000000 	andne	r0, r0, #0
    652c:	0000002a 	andeq	r0, r0, sl, lsr #32
    6530:	01790114 	cmneq	r9, r4, lsl r1
    6534:	c6010000 	strgt	r0, [r1], -r0
    6538:	15240101 	strne	r0, [r4, #-257]!	; 0x101
    653c:	15380800 	ldrne	r0, [r8, #-2048]!	; 0x800
    6540:	7d020800 	stcvc	8, cr0, [r2, #-0]
    6544:	04330100 	ldrteq	r0, [r3], #-256	; 0x100
    6548:	b0160000 	andslt	r0, r6, r0
    654c:	01000024 	tsteq	r0, r4, lsr #32
    6550:	003e01c6 	eorseq	r0, lr, r6, asr #3
    6554:	2a470000 	bcs	11c655c <__Stack_Size+0x11c615c>
    6558:	29170000 	ldmdbcs	r7, {}	; <UNPREDICTABLE>
    655c:	0100001f 	tsteq	r0, pc, lsl r0
    6560:	003e01c8 	eorseq	r0, lr, r8, asr #3
    6564:	2a680000 	bcs	1a0656c <__Stack_Size+0x1a0616c>
    6568:	14000000 	strne	r0, [r0], #-0
    656c:	0025b301 	eoreq	fp, r5, r1, lsl #6
    6570:	01e90100 	mvneq	r0, r0, lsl #2
    6574:	00000001 	andeq	r0, r0, r1
    6578:	00000000 	andeq	r0, r0, r0
    657c:	007d0200 	rsbseq	r0, sp, r0, lsl #4
    6580:	00046c01 	andeq	r6, r4, r1, lsl #24
    6584:	27751600 	ldrbcs	r1, [r5, -r0, lsl #12]!
    6588:	e9010000 	stmdb	r1, {}	; <UNPREDICTABLE>
    658c:	00006201 	andeq	r6, r0, r1, lsl #4
    6590:	002a9d00 	eoreq	r9, sl, r0, lsl #26
    6594:	1a681500 	bne	1a0b99c <__Stack_Size+0x1a0b59c>
    6598:	e9010000 	stmdb	r1, {}	; <UNPREDICTABLE>
    659c:	0000e301 	andeq	lr, r0, r1, lsl #6
    65a0:	00510100 	subseq	r0, r1, r0, lsl #2
    65a4:	075b0114 	smmlaeq	fp, r4, r1, r0
    65a8:	08010000 	stmdaeq	r1, {}	; <UNPREDICTABLE>
    65ac:	15380102 	ldrne	r0, [r8, #-258]!	; 0x102
    65b0:	15440800 	strbne	r0, [r4, #-2048]	; 0x800
    65b4:	7d020800 	stcvc	8, cr0, [r2, #-0]
    65b8:	04950100 	ldreq	r0, [r5], #256	; 0x100
    65bc:	87150000 	ldrhi	r0, [r5, -r0]
    65c0:	01000026 	tsteq	r0, r6, lsr #32
    65c4:	003e0208 	eorseq	r0, lr, r8, lsl #4
    65c8:	50010000 	andpl	r0, r1, r0
    65cc:	b9011400 	stmdblt	r1, {sl, ip}
    65d0:	01000024 	tsteq	r0, r4, lsr #32
    65d4:	0001021d 	andeq	r0, r1, sp, lsl r2
    65d8:	00000000 	andeq	r0, r0, r0
    65dc:	02000000 	andeq	r0, r0, #0
    65e0:	d001007d 	andle	r0, r1, sp, ror r0
    65e4:	16000004 	strne	r0, [r0], -r4
    65e8:	00002524 	andeq	r2, r0, r4, lsr #10
    65ec:	3e021d01 	cdpcc	13, 0, cr1, cr2, cr1, {0}
    65f0:	d7000000 	strle	r0, [r0, -r0]
    65f4:	1700002a 	strne	r0, [r0, -sl, lsr #32]
    65f8:	00001f29 	andeq	r1, r0, r9, lsr #30
    65fc:	3e021f01 	cdpcc	15, 0, cr1, cr2, cr1, {0}
    6600:	f8000000 			; <UNDEFINED> instruction: 0xf8000000
    6604:	0000002a 	andeq	r0, r0, sl, lsr #32
    6608:	27080114 	smladcs	r8, r4, r1, r0
    660c:	3c010000 	stccc	0, cr0, [r1], {-0}
    6610:	00000102 	andeq	r0, r0, r2, lsl #2
    6614:	00000000 	andeq	r0, r0, r0
    6618:	7d020000 	stcvc	0, cr0, [r2, #-0]
    661c:	04fb0100 	ldrbteq	r0, [fp], #256	; 0x100
    6620:	f8160000 			; <UNDEFINED> instruction: 0xf8160000
    6624:	01000024 	tsteq	r0, r4, lsr #32
    6628:	0062023c 	rsbeq	r0, r2, ip, lsr r2
    662c:	2b2d0000 	blcs	b46634 <__Stack_Size+0xb46234>
    6630:	14000000 	strne	r0, [r0], #-0
    6634:	0025c801 	eoreq	ip, r5, r1, lsl #16
    6638:	02630100 	rsbeq	r0, r3, #0
    663c:	00000001 	andeq	r0, r0, r1
    6640:	00000000 	andeq	r0, r0, r0
    6644:	007d0200 	rsbseq	r0, sp, r0, lsl #4
    6648:	00052401 	andeq	r2, r5, r1, lsl #8
    664c:	1a681500 	bne	1a0ba54 <__Stack_Size+0x1a0b654>
    6650:	63010000 	movwvs	r0, #4096	; 0x1000
    6654:	0000e302 	andeq	lr, r0, r2, lsl #6
    6658:	00500100 	subseq	r0, r0, r0, lsl #2
    665c:	26760114 			; <UNDEFINED> instruction: 0x26760114
    6660:	79010000 	stmdbvc	r1, {}	; <UNPREDICTABLE>
    6664:	00000102 	andeq	r0, r0, r2, lsl #2
    6668:	00000000 	andeq	r0, r0, r0
    666c:	7d020000 	stcvc	0, cr0, [r2, #-0]
    6670:	054f0100 	strbeq	r0, [pc, #-256]	; 6578 <__Stack_Size+0x6178>
    6674:	8b160000 	blhi	58667c <__Stack_Size+0x58627c>
    6678:	01000025 	tsteq	r0, r5, lsr #32
    667c:	003e0279 	eorseq	r0, lr, r9, ror r2
    6680:	2b670000 	blcs	19c6688 <__Stack_Size+0x19c6288>
    6684:	14000000 	strne	r0, [r0], #-0
    6688:	00273901 	eoreq	r3, r7, r1, lsl #18
    668c:	028c0100 	addeq	r0, ip, #0
    6690:	00000001 	andeq	r0, r0, r1
    6694:	00000000 	andeq	r0, r0, r0
    6698:	007d0200 	rsbseq	r0, sp, r0, lsl #4
    669c:	00057801 	andeq	r7, r5, r1, lsl #16
    66a0:	1a681500 	bne	1a0baa8 <__Stack_Size+0x1a0b6a8>
    66a4:	8c010000 	stchi	0, cr0, [r1], {-0}
    66a8:	0000e302 	andeq	lr, r0, r2, lsl #6
    66ac:	00500100 	subseq	r0, r0, r0, lsl #2
    66b0:	27270119 			; <UNDEFINED> instruction: 0x27270119
    66b4:	9c010000 	stcls	0, cr0, [r1], {-0}
    66b8:	15440102 	strbne	r0, [r4, #-258]	; 0x102
    66bc:	15cc0800 	strbne	r0, [ip, #2048]	; 0x800
    66c0:	2b880800 	blcs	fe2086c8 <SCS_BASE+0x1e1fa6c8>
    66c4:	e2010000 	and	r0, r1, #0
    66c8:	15000005 	strne	r0, [r0, #-5]
    66cc:	000026be 			; <UNDEFINED> instruction: 0x000026be
    66d0:	e2029c01 	and	r9, r2, #256	; 0x100
    66d4:	01000005 	tsteq	r0, r5
    66d8:	6d741a50 	vldmdbvs	r4!, {s3-s82}
    66dc:	9e010070 	mcrls	0, 0, r0, cr1, cr0, {3}
    66e0:	00003e02 	andeq	r3, r0, r2, lsl #28
    66e4:	002ba800 	eoreq	sl, fp, r0, lsl #16
    66e8:	25c01700 	strbcs	r1, [r0, #1792]	; 0x700
    66ec:	9e010000 	cdpls	0, 0, cr0, cr1, cr0, {0}
    66f0:	00003e02 	andeq	r3, r0, r2, lsl #28
    66f4:	002c3000 	eoreq	r3, ip, r0
    66f8:	25eb1700 	strbcs	r1, [fp, #1792]!	; 0x700
    66fc:	9e010000 	cdpls	0, 0, cr0, cr1, cr0, {0}
    6700:	00003e02 	andeq	r3, r0, r2, lsl #28
    6704:	002c6000 	eoreq	r6, ip, r0
    6708:	26d91700 	ldrbcs	r1, [r9], r0, lsl #14
    670c:	9e010000 	cdpls	0, 0, cr0, cr1, cr0, {0}
    6710:	00003e02 	andeq	r3, r0, r2, lsl #28
    6714:	002c8500 	eoreq	r8, ip, r0, lsl #10
    6718:	041b0000 	ldreq	r0, [fp], #-0
    671c:	0000020f 	andeq	r0, r0, pc, lsl #4
    6720:	254b0114 	strbcs	r0, [fp, #-276]	; 0x114
    6724:	00010000 	andeq	r0, r1, r0
    6728:	00000103 	andeq	r0, r0, r3, lsl #2
    672c:	00000000 	andeq	r0, r0, r0
    6730:	7d020000 	stcvc	0, cr0, [r2, #-0]
    6734:	06210100 	strteq	r0, [r1], -r0, lsl #2
    6738:	7c160000 	ldcvc	0, cr0, [r6], {-0}
    673c:	01000027 	tsteq	r0, r7, lsr #32
    6740:	003e0300 	eorseq	r0, lr, r0, lsl #6
    6744:	2d100000 	ldccs	0, cr0, [r0, #-0]
    6748:	68150000 	ldmdavs	r5, {}	; <UNPREDICTABLE>
    674c:	0100001a 	tsteq	r0, sl, lsl r0
    6750:	00e30300 	rsceq	r0, r3, r0, lsl #6
    6754:	51010000 	mrspl	r0, (UNDEF: 1)
    6758:	14011400 	strne	r1, [r1], #-1024	; 0x400
    675c:	0100000b 	tsteq	r0, fp
    6760:	cc010321 	stcgt	3, cr0, [r1], {33}	; 0x21
    6764:	e4080015 	str	r0, [r8], #-21
    6768:	02080015 	andeq	r0, r8, #21
    676c:	5a01007d 	bpl	46968 <__Stack_Size+0x46568>
    6770:	16000006 	strne	r0, [r0], -r6
    6774:	00002515 	andeq	r2, r0, r5, lsl r5
    6778:	3e032101 	adfccs	f2, f3, f1
    677c:	4a000000 	bmi	6784 <__Stack_Size+0x6384>
    6780:	1500002d 	strne	r0, [r0, #-45]	; 0x2d
    6784:	00001a68 	andeq	r1, r0, r8, ror #20
    6788:	e3032101 	movw	r2, #12545	; 0x3101
    678c:	01000000 	mrseq	r0, (UNDEF: 0)
    6790:	01140051 	tsteq	r4, r1, asr r0
    6794:	000004f2 	strdeq	r0, [r0], -r2
    6798:	01034301 	tsteq	r3, r1, lsl #6
    679c:	080015e4 	stmdaeq	r0, {r2, r5, r6, r7, r8, sl, ip}
    67a0:	080015fc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, r8, sl, ip}
    67a4:	01007d02 	tsteq	r0, r2, lsl #26
    67a8:	00000693 	muleq	r0, r3, r6
    67ac:	0025dc16 	eoreq	sp, r5, r6, lsl ip
    67b0:	03430100 	movteq	r0, #12544	; 0x3100
    67b4:	0000003e 	andeq	r0, r0, lr, lsr r0
    67b8:	00002d84 	andeq	r2, r0, r4, lsl #27
    67bc:	001a6815 	andseq	r6, sl, r5, lsl r8
    67c0:	03430100 	movteq	r0, #12544	; 0x3100
    67c4:	000000e3 	andeq	r0, r0, r3, ror #1
    67c8:	14005101 	strne	r5, [r0], #-257	; 0x101
    67cc:	001f5301 	andseq	r5, pc, r1, lsl #6
    67d0:	03630100 	cmneq	r3, #0
    67d4:	0015fc01 	andseq	pc, r5, r1, lsl #24
    67d8:	00161408 	andseq	r1, r6, r8, lsl #8
    67dc:	007d0208 	rsbseq	r0, sp, r8, lsl #4
    67e0:	0006cc01 	andeq	ip, r6, r1, lsl #24
    67e4:	25151600 	ldrcs	r1, [r5, #-1536]	; 0x600
    67e8:	63010000 	movwvs	r0, #4096	; 0x1000
    67ec:	00003e03 	andeq	r3, r0, r3, lsl #28
    67f0:	002dbe00 	eoreq	fp, sp, r0, lsl #28
    67f4:	1a681500 	bne	1a0bbfc <__Stack_Size+0x1a0b7fc>
    67f8:	63010000 	movwvs	r0, #4096	; 0x1000
    67fc:	0000e303 	andeq	lr, r0, r3, lsl #6
    6800:	00510100 	subseq	r0, r1, r0, lsl #2
    6804:	259c0114 	ldrcs	r0, [ip, #276]	; 0x114
    6808:	84010000 	strhi	r0, [r1], #-0
    680c:	16140103 	ldrne	r0, [r4], -r3, lsl #2
    6810:	162c0800 	strtne	r0, [ip], -r0, lsl #16
    6814:	7d020800 	stcvc	8, cr0, [r2, #-0]
    6818:	07050100 	streq	r0, [r5, -r0, lsl #2]
    681c:	dc160000 	ldcle	0, cr0, [r6], {-0}
    6820:	01000025 	tsteq	r0, r5, lsr #32
    6824:	003e0384 	eorseq	r0, lr, r4, lsl #7
    6828:	2df80000 	ldclcs	0, cr0, [r8]
    682c:	68150000 	ldmdavs	r5, {}	; <UNPREDICTABLE>
    6830:	0100001a 	tsteq	r0, sl, lsl r0
    6834:	00e30384 	rsceq	r0, r3, r4, lsl #7
    6838:	51010000 	mrspl	r0, (UNDEF: 1)
    683c:	1d011400 	cfstrsne	mvf1, [r1, #-0]
    6840:	01000026 	tsteq	r0, r6, lsr #32
    6844:	0001039c 	muleq	r1, ip, r3
    6848:	00000000 	andeq	r0, r0, r0
    684c:	02000000 	andeq	r0, r0, #0
    6850:	2e01007d 	mcrcs	0, 0, r0, cr1, cr13, {3}
    6854:	15000007 	strne	r0, [r0, #-7]
    6858:	00001a68 	andeq	r1, r0, r8, ror #20
    685c:	e3039c01 	movw	r9, #15361	; 0x3c01
    6860:	01000000 	mrseq	r0, (UNDEF: 0)
    6864:	01140050 	tsteq	r4, r0, asr r0
    6868:	00002747 	andeq	r2, r0, r7, asr #14
    686c:	0103ac01 	tsteq	r3, r1, lsl #24
	...
    6878:	01007d02 	tsteq	r0, r2, lsl #26
    687c:	00000757 	andeq	r0, r0, r7, asr r7
    6880:	001a6815 	andseq	r6, sl, r5, lsl r8
    6884:	03ac0100 			; <UNDEFINED> instruction: 0x03ac0100
    6888:	000000e3 	andeq	r0, r0, r3, ror #1
    688c:	14005001 	strne	r5, [r0], #-1
    6890:	00257d01 	eoreq	r7, r5, r1, lsl #26
    6894:	03c10100 	biceq	r0, r1, #0
    6898:	00000001 	andeq	r0, r0, r1
    689c:	00000000 	andeq	r0, r0, r0
    68a0:	007d0200 	rsbseq	r0, sp, r0, lsl #4
    68a4:	00078001 	andeq	r8, r7, r1
    68a8:	276d1500 	strbcs	r1, [sp, -r0, lsl #10]!
    68ac:	c1010000 	mrsgt	r0, (UNDEF: 1)
    68b0:	00006203 	andeq	r6, r0, r3, lsl #4
    68b4:	00500100 	subseq	r0, r0, r0, lsl #2
    68b8:	076c011c 			; <UNDEFINED> instruction: 0x076c011c
    68bc:	dd010000 	stcle	0, cr0, [r1, #-0]
    68c0:	00b80103 	adcseq	r0, r8, r3, lsl #2
    68c4:	162c0000 	strtne	r0, [ip], -r0
    68c8:	16540800 	ldrbne	r0, [r4], -r0, lsl #16
    68cc:	7d020800 	stcvc	8, cr0, [r2, #-0]
    68d0:	07df0100 	ldrbeq	r0, [pc, r0, lsl #2]
    68d4:	5f160000 	svcpl	0x00160000
    68d8:	01000026 	tsteq	r0, r6, lsr #32
    68dc:	006203dd 	ldrdeq	r0, [r2], #-61	; 0xffffffc3	; <UNPREDICTABLE>
    68e0:	2e320000 	cdpcs	0, 3, cr0, cr2, cr0, {0}
    68e4:	741a0000 	ldrvc	r0, [sl], #-0
    68e8:	0100706d 	tsteq	r0, sp, rrx
    68ec:	003e03df 	ldrsbteq	r0, [lr], -pc
    68f0:	2e530000 	cdpcs	0, 5, cr0, cr3, cr0, {0}
    68f4:	fc170000 	ldc2	0, cr0, [r7], {-0}
    68f8:	01000025 	tsteq	r0, r5, lsr #32
    68fc:	003e03e0 	eorseq	r0, lr, r0, ror #7
    6900:	2ead0000 	cdpcs	0, 10, cr0, cr13, cr0, {0}
    6904:	38170000 	ldmdacc	r7, {}	; <UNPREDICTABLE>
    6908:	0100001c 	tsteq	r0, ip, lsl r0
    690c:	00b803e1 	adcseq	r0, r8, r1, ror #7
    6910:	2ee30000 	cdpcs	0, 14, cr0, cr3, cr0, {0}
    6914:	1d000000 	stcne	0, cr0, [r0, #-0]
    6918:	0001c501 	andeq	ip, r1, r1, lsl #10
    691c:	01c60100 	biceq	r0, r6, r0, lsl #2
    6920:	00000103 	andeq	r0, r0, r3, lsl #2
    6924:	08001654 	stmdaeq	r0, {r2, r4, r6, r9, sl, ip}
    6928:	0800167e 	stmdaeq	r0, {r1, r2, r3, r4, r5, r6, r9, sl, ip}
    692c:	00002f0e 	andeq	r2, r0, lr, lsl #30
    6930:	00084f01 	andeq	r4, r8, r1, lsl #30
    6934:	260e1300 	strcs	r1, [lr], -r0, lsl #6
    6938:	c8010000 	stmdagt	r1, {}	; <UNPREDICTABLE>
    693c:	00000083 	andeq	r0, r0, r3, lsl #1
    6940:	00002f2e 	andeq	r2, r0, lr, lsr #30
    6944:	001c3113 	andseq	r3, ip, r3, lsl r1
    6948:	03c90100 	biceq	r0, r9, #0
    694c:	4d000001 	stcmi	0, cr0, [r0, #-4]
    6950:	1300002f 	movwne	r0, #47	; 0x2f
    6954:	000026a3 	andeq	r2, r0, r3, lsr #13
    6958:	00b8ca01 	adcseq	ip, r8, r1, lsl #20
    695c:	2f720000 	svccs	0x00720000
    6960:	601e0000 	andsvs	r0, lr, r0
    6964:	80080016 	andhi	r0, r8, r6, lsl r0
    6968:	3e000007 	cdpcc	0, 0, cr0, cr0, cr7, {0}
    696c:	1f000008 	svcne	0x00000008
    6970:	08025001 	stmdaeq	r2, {r0, ip, lr}
    6974:	76200031 			; <UNDEFINED> instruction: 0x76200031
    6978:	80080016 	andhi	r0, r8, r6, lsl r0
    697c:	1f000007 	svcne	0x00000007
    6980:	08025001 	stmdaeq	r2, {r0, ip, lr}
    6984:	21000031 	tstcs	r0, r1, lsr r0
    6988:	00094201 	andeq	r4, r9, r1, lsl #4
    698c:	04100100 	ldreq	r0, [r0], #-256	; 0x100
    6990:	00168001 	andseq	r8, r6, r1
    6994:	00169008 	andseq	r9, r6, r8
    6998:	007d0208 	rsbseq	r0, sp, r8, lsl #4
    699c:	00011c01 	andeq	r1, r1, r1, lsl #24
    69a0:	01000025 	tsteq	r0, r5, lsr #32
    69a4:	c3010424 	movwgt	r0, #5156	; 0x1424
	...
    69b0:	02000000 	andeq	r0, r0, #0
    69b4:	a401007d 	strge	r0, [r1], #-125	; 0x7d
    69b8:	16000008 	strne	r0, [r0], -r8
    69bc:	00002775 	andeq	r2, r0, r5, ror r7
    69c0:	62042401 	andvs	r2, r4, #16777216	; 0x1000000
    69c4:	85000000 	strhi	r0, [r0, #-0]
    69c8:	1700002f 	strne	r0, [r0, -pc, lsr #32]
    69cc:	00001c38 	andeq	r1, r0, r8, lsr ip
    69d0:	c3042601 	movwgt	r2, #17921	; 0x4601
    69d4:	a6000000 	strge	r0, [r0], -r0
    69d8:	0000002f 	andeq	r0, r0, pc, lsr #32
    69dc:	24ca0114 	strbcs	r0, [sl], #276	; 0x114
    69e0:	47010000 	strmi	r0, [r1, -r0]
    69e4:	00000104 	andeq	r0, r0, r4, lsl #2
    69e8:	00000000 	andeq	r0, r0, r0
    69ec:	7d020000 	stcvc	0, cr0, [r2, #-0]
    69f0:	08cd0100 	stmiaeq	sp, {r8}^
    69f4:	75150000 	ldrvc	r0, [r5, #-0]
    69f8:	01000027 	tsteq	r0, r7, lsr #32
    69fc:	00620447 	rsbeq	r0, r2, r7, asr #8
    6a00:	50010000 	andpl	r0, r1, r0
    6a04:	00732200 	rsbseq	r2, r3, r0, lsl #4
    6a08:	08dd0000 	ldmeq	sp, {}^	; <UNPREDICTABLE>
    6a0c:	0e230000 	cdpeq	0, 2, cr0, cr3, cr0, {0}
    6a10:	0f000001 	svceq	0x00000001
    6a14:	27162400 	ldrcs	r2, [r6, -r0, lsl #8]
    6a18:	6f010000 	svcvs	0x00010000
    6a1c:	000008ee 	andeq	r0, r0, lr, ror #17
    6a20:	27510305 	ldrbcs	r0, [r1, -r5, lsl #6]
    6a24:	cd040800 	stcgt	8, cr0, [r4, #-0]
    6a28:	22000008 	andcs	r0, r0, #8
    6a2c:	00000073 	andeq	r0, r0, r3, ror r0
    6a30:	00000903 	andeq	r0, r0, r3, lsl #18
    6a34:	00010e23 	andeq	r0, r1, r3, lsr #28
    6a38:	24000300 	strcs	r0, [r0], #-768	; 0x300
    6a3c:	0000278a 	andeq	r2, r0, sl, lsl #15
    6a40:	09147001 	ldmdbeq	r4, {r0, ip, sp, lr}
    6a44:	03050000 	movweq	r0, #20480	; 0x5000
    6a48:	08002761 	stmdaeq	r0, {r0, r5, r6, r8, r9, sl, sp}
    6a4c:	0008f304 	andeq	pc, r8, r4, lsl #6
    6a50:	21650000 	cmncs	r5, r0
    6a54:	00020000 	andeq	r0, r2, r0
    6a58:	000018f0 	strdeq	r1, [r0], -r0
    6a5c:	06d00104 	ldrbeq	r0, [r0], r4, lsl #2
    6a60:	63010000 	movwvs	r0, #4096	; 0x1000
    6a64:	f100002d 			; <UNDEFINED> instruction: 0xf100002d
    6a68:	10000001 	andne	r0, r0, r1
    6a6c:	00000008 	andeq	r0, r0, r8
    6a70:	00000000 	andeq	r0, r0, r0
    6a74:	c0000000 	andgt	r0, r0, r0
    6a78:	0200001c 	andeq	r0, r0, #28
    6a7c:	08120504 	ldmdaeq	r2, {r2, r8, sl}
    6a80:	02020000 	andeq	r0, r2, #0
    6a84:	0007e405 	andeq	lr, r7, r5, lsl #8
    6a88:	06010200 	streq	r0, [r1], -r0, lsl #4
    6a8c:	000009c3 	andeq	r0, r0, r3, asr #19
    6a90:	32337503 	eorscc	r7, r3, #12582912	; 0xc00000
    6a94:	49270200 	stmdbmi	r7!, {r9}
    6a98:	02000000 	andeq	r0, r0, #0
    6a9c:	091f0704 	ldmdbeq	pc, {r2, r8, r9, sl}	; <UNPREDICTABLE>
    6aa0:	75030000 	strvc	r0, [r3, #-0]
    6aa4:	02003631 	andeq	r3, r0, #51380224	; 0x3100000
    6aa8:	00005b28 	andeq	r5, r0, r8, lsr #22
    6aac:	07020200 	streq	r0, [r2, -r0, lsl #4]
    6ab0:	00000bbc 			; <UNDEFINED> instruction: 0x00000bbc
    6ab4:	00387503 	eorseq	r7, r8, r3, lsl #10
    6ab8:	006c2902 	rsbeq	r2, ip, r2, lsl #18
    6abc:	01020000 	mrseq	r0, (UNDEF: 2)
    6ac0:	0009c108 	andeq	ip, r9, r8, lsl #2
    6ac4:	04040400 	streq	r0, [r4], #-1024	; 0x400
    6ac8:	2f020000 	svccs	0x00020000
    6acc:	0000007e 	andeq	r0, r0, lr, ror r0
    6ad0:	00004905 	andeq	r4, r0, r5, lsl #18
    6ad4:	02800400 	addeq	r0, r0, #0
    6ad8:	30020000 	andcc	r0, r2, r0
    6adc:	0000008e 	andeq	r0, r0, lr, lsl #1
    6ae0:	00005b05 	andeq	r5, r0, r5, lsl #22
    6ae4:	02010600 	andeq	r0, r1, #0
    6ae8:	0000a83c 	andeq	sl, r0, ip, lsr r8
    6aec:	1eaf0700 	cdpne	7, 10, cr0, cr15, cr0, {0}
    6af0:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    6af4:	00544553 	subseq	r4, r4, r3, asr r5
    6af8:	73040001 	movwvc	r0, #16385	; 0x4001
    6afc:	02000007 	andeq	r0, r0, #7
    6b00:	0000933c 	andeq	r9, r0, ip, lsr r3
    6b04:	25070400 	strcs	r0, [r7, #-1024]	; 0x400
    6b08:	3c020000 	stccc	0, cr0, [r2], {-0}
    6b0c:	00000093 	muleq	r0, r3, r0
    6b10:	3e020106 	adfccs	f0, f2, f6
    6b14:	000000d3 	ldrdeq	r0, [r0], -r3
    6b18:	0004ea07 	andeq	lr, r4, r7, lsl #20
    6b1c:	fc070000 	stc2	0, cr0, [r7], {-0}
    6b20:	01000008 	tsteq	r0, r8
    6b24:	00a60400 	adceq	r0, r6, r0, lsl #8
    6b28:	3e020000 	cdpcc	0, 0, cr0, cr2, cr0, {0}
    6b2c:	000000be 	strheq	r0, [r0], -lr
    6b30:	16070402 	strne	r0, [r7], -r2, lsl #8
    6b34:	09000009 	stmdbeq	r0, {r0, r3}
    6b38:	020b0350 	andeq	r0, fp, #1073741825	; 0x40000001
    6b3c:	00000346 	andeq	r0, r0, r6, asr #6
    6b40:	3152430a 	cmpcc	r2, sl, lsl #6
    6b44:	020d0300 	andeq	r0, sp, #0
    6b48:	00000083 	andeq	r0, r0, r3, lsl #1
    6b4c:	0b002302 	bleq	f75c <__Stack_Size+0xf35c>
    6b50:	0000079e 	muleq	r0, lr, r7
    6b54:	50020e03 	andpl	r0, r2, r3, lsl #28
    6b58:	02000000 	andeq	r0, r0, #0
    6b5c:	430a0223 	movwmi	r0, #41507	; 0xa223
    6b60:	03003252 	movweq	r3, #594	; 0x252
    6b64:	0083020f 	addeq	r0, r3, pc, lsl #4
    6b68:	23020000 	movwcs	r0, #8192	; 0x2000
    6b6c:	07a80b04 	streq	r0, [r8, r4, lsl #22]!
    6b70:	10030000 	andne	r0, r3, r0
    6b74:	00005002 	andeq	r5, r0, r2
    6b78:	06230200 	strteq	r0, [r3], -r0, lsl #4
    6b7c:	0005580b 	andeq	r5, r5, fp, lsl #16
    6b80:	02110300 	andseq	r0, r1, #0
    6b84:	00000083 	andeq	r0, r0, r3, lsl #1
    6b88:	0b082302 	bleq	20f798 <__Stack_Size+0x20f398>
    6b8c:	000007b2 			; <UNDEFINED> instruction: 0x000007b2
    6b90:	50021203 	andpl	r1, r2, r3, lsl #4
    6b94:	02000000 	andeq	r0, r0, #0
    6b98:	220b0a23 	andcs	r0, fp, #143360	; 0x23000
    6b9c:	03000004 	movweq	r0, #4
    6ba0:	00830213 	addeq	r0, r3, r3, lsl r2
    6ba4:	23020000 	movwcs	r0, #8192	; 0x2000
    6ba8:	07bc0b0c 	ldreq	r0, [ip, ip, lsl #22]!
    6bac:	14030000 	strne	r0, [r3], #-0
    6bb0:	00005002 	andeq	r5, r0, r2
    6bb4:	0e230200 	cdpeq	2, 2, cr0, cr3, cr0, {0}
    6bb8:	0052530a 	subseq	r5, r2, sl, lsl #6
    6bbc:	83021503 	movwhi	r1, #9475	; 0x2503
    6bc0:	02000000 	andeq	r0, r0, #0
    6bc4:	c60b1023 	strgt	r1, [fp], -r3, lsr #32
    6bc8:	03000007 	movweq	r0, #7
    6bcc:	00500216 	subseq	r0, r0, r6, lsl r2
    6bd0:	23020000 	movwcs	r0, #8192	; 0x2000
    6bd4:	47450a12 	smlaldmi	r0, r5, r2, sl
    6bd8:	17030052 	smlsdne	r3, r2, r0, r0
    6bdc:	00008302 	andeq	r8, r0, r2, lsl #6
    6be0:	14230200 	strtne	r0, [r3], #-512	; 0x200
    6be4:	0007d00b 	andeq	sp, r7, fp
    6be8:	02180300 	andseq	r0, r8, #0
    6bec:	00000050 	andeq	r0, r0, r0, asr r0
    6bf0:	0b162302 	bleq	58f800 <__Stack_Size+0x58f400>
    6bf4:	000002b4 			; <UNDEFINED> instruction: 0x000002b4
    6bf8:	83021903 	movwhi	r1, #10499	; 0x2903
    6bfc:	02000000 	andeq	r0, r0, #0
    6c00:	da0b1823 	ble	2ccc94 <__Stack_Size+0x2cc894>
    6c04:	03000007 	movweq	r0, #7
    6c08:	0050021a 	subseq	r0, r0, sl, lsl r2
    6c0c:	23020000 	movwcs	r0, #8192	; 0x2000
    6c10:	02ba0b1a 	adcseq	r0, sl, #26624	; 0x6800
    6c14:	1b030000 	blne	c6c1c <__Stack_Size+0xc681c>
    6c18:	00008302 	andeq	r8, r0, r2, lsl #6
    6c1c:	1c230200 	sfmne	f0, 4, [r3], #-0
    6c20:	000c2f0b 	andeq	r2, ip, fp, lsl #30
    6c24:	021c0300 	andseq	r0, ip, #0
    6c28:	00000050 	andeq	r0, r0, r0, asr r0
    6c2c:	0b1e2302 	bleq	78f83c <__Stack_Size+0x78f43c>
    6c30:	000004d2 	ldrdeq	r0, [r0], -r2
    6c34:	83021d03 	movwhi	r1, #11523	; 0x2d03
    6c38:	02000000 	andeq	r0, r0, #0
    6c3c:	ee0b2023 	cdp	0, 0, cr2, cr11, cr3, {1}
    6c40:	03000007 	movweq	r0, #7
    6c44:	0050021e 	subseq	r0, r0, lr, lsl r2
    6c48:	23020000 	movwcs	r0, #8192	; 0x2000
    6c4c:	4e430a22 	vmlami.f32	s1, s6, s5
    6c50:	1f030054 	svcne	0x00030054
    6c54:	00008302 	andeq	r8, r0, r2, lsl #6
    6c58:	24230200 	strtcs	r0, [r3], #-512	; 0x200
    6c5c:	0007f80b 	andeq	pc, r7, fp, lsl #16
    6c60:	02200300 	eoreq	r0, r0, #0
    6c64:	00000050 	andeq	r0, r0, r0, asr r0
    6c68:	0a262302 	beq	98f878 <__Stack_Size+0x98f478>
    6c6c:	00435350 	subeq	r5, r3, r0, asr r3
    6c70:	83022103 	movwhi	r2, #8451	; 0x2103
    6c74:	02000000 	andeq	r0, r0, #0
    6c78:	590b2823 	stmdbpl	fp, {r0, r1, r5, fp, sp}
    6c7c:	0300000a 	movweq	r0, #10
    6c80:	00500222 	subseq	r0, r0, r2, lsr #4
    6c84:	23020000 	movwcs	r0, #8192	; 0x2000
    6c88:	52410a2a 	subpl	r0, r1, #172032	; 0x2a000
    6c8c:	23030052 	movwcs	r0, #12370	; 0x3052
    6c90:	00008302 	andeq	r8, r0, r2, lsl #6
    6c94:	2c230200 	sfmcs	f0, 4, [r3], #-0
    6c98:	000a640b 	andeq	r6, sl, fp, lsl #8
    6c9c:	02240300 	eoreq	r0, r4, #0
    6ca0:	00000050 	andeq	r0, r0, r0, asr r0
    6ca4:	0a2e2302 	beq	b8f8b4 <__Stack_Size+0xb8f4b4>
    6ca8:	00524352 	subseq	r4, r2, r2, asr r3
    6cac:	83022503 	movwhi	r2, #9475	; 0x2503
    6cb0:	02000000 	andeq	r0, r0, #0
    6cb4:	6f0b3023 	svcvs	0x000b3023
    6cb8:	0300000a 	movweq	r0, #10
    6cbc:	00500226 	subseq	r0, r0, r6, lsr #4
    6cc0:	23020000 	movwcs	r0, #8192	; 0x2000
    6cc4:	02a00b32 	adceq	r0, r0, #51200	; 0xc800
    6cc8:	27030000 	strcs	r0, [r3, -r0]
    6ccc:	00008302 	andeq	r8, r0, r2, lsl #6
    6cd0:	34230200 	strtcc	r0, [r3], #-512	; 0x200
    6cd4:	000a7a0b 	andeq	r7, sl, fp, lsl #20
    6cd8:	02280300 	eoreq	r0, r8, #0
    6cdc:	00000050 	andeq	r0, r0, r0, asr r0
    6ce0:	0b362302 	bleq	d8f8f0 <__Stack_Size+0xd8f4f0>
    6ce4:	000002a5 	andeq	r0, r0, r5, lsr #5
    6ce8:	83022903 	movwhi	r2, #10499	; 0x2903
    6cec:	02000000 	andeq	r0, r0, #0
    6cf0:	850b3823 	strhi	r3, [fp, #-2083]	; 0x823
    6cf4:	0300000a 	movweq	r0, #10
    6cf8:	0050022a 	subseq	r0, r0, sl, lsr #4
    6cfc:	23020000 	movwcs	r0, #8192	; 0x2000
    6d00:	02aa0b3a 	adceq	r0, sl, #59392	; 0xe800
    6d04:	2b030000 	blcs	c6d0c <__Stack_Size+0xc690c>
    6d08:	00008302 	andeq	r8, r0, r2, lsl #6
    6d0c:	3c230200 	sfmcc	f0, 4, [r3], #-0
    6d10:	000a900b 	andeq	r9, sl, fp
    6d14:	022c0300 	eoreq	r0, ip, #0
    6d18:	00000050 	andeq	r0, r0, r0, asr r0
    6d1c:	0b3e2302 	bleq	f8f92c <__Stack_Size+0xf8f52c>
    6d20:	000002af 	andeq	r0, r0, pc, lsr #5
    6d24:	83022d03 	movwhi	r2, #11523	; 0x2d03
    6d28:	02000000 	andeq	r0, r0, #0
    6d2c:	9b0b4023 	blls	2d6dc0 <__Stack_Size+0x2d69c0>
    6d30:	0300000a 	movweq	r0, #10
    6d34:	0050022e 	subseq	r0, r0, lr, lsr #4
    6d38:	23020000 	movwcs	r0, #8192	; 0x2000
    6d3c:	026c0b42 	rsbeq	r0, ip, #67584	; 0x10800
    6d40:	2f030000 	svccs	0x00030000
    6d44:	00008302 	andeq	r8, r0, r2, lsl #6
    6d48:	44230200 	strtmi	r0, [r3], #-512	; 0x200
    6d4c:	000aa60b 	andeq	sl, sl, fp, lsl #12
    6d50:	02300300 	eorseq	r0, r0, #0
    6d54:	00000050 	andeq	r0, r0, r0, asr r0
    6d58:	0a462302 	beq	118f968 <__Stack_Size+0x118f568>
    6d5c:	00524344 	subseq	r4, r2, r4, asr #6
    6d60:	83023103 	movwhi	r3, #8451	; 0x2103
    6d64:	02000000 	andeq	r0, r0, #0
    6d68:	b10b4823 	tstlt	fp, r3, lsr #16
    6d6c:	0300000a 	movweq	r0, #10
    6d70:	00500232 	subseq	r0, r0, r2, lsr r2
    6d74:	23020000 	movwcs	r0, #8192	; 0x2000
    6d78:	081b0b4a 	ldmdaeq	fp, {r1, r3, r6, r8, r9, fp}
    6d7c:	33030000 	movwcc	r0, #12288	; 0x3000
    6d80:	00008302 	andeq	r8, r0, r2, lsl #6
    6d84:	4c230200 	sfmmi	f0, 4, [r3], #-0
    6d88:	000abc0b 	andeq	fp, sl, fp, lsl #24
    6d8c:	02340300 	eorseq	r0, r4, #0
    6d90:	00000050 	andeq	r0, r0, r0, asr r0
    6d94:	004e2302 	subeq	r2, lr, r2, lsl #6
    6d98:	0001db0c 	andeq	sp, r1, ip, lsl #22
    6d9c:	02350300 	eorseq	r0, r5, #0
    6da0:	000000e5 	andeq	r0, r0, r5, ror #1
    6da4:	1b040a0d 	blne	1095e0 <__Stack_Size+0x1091e0>
    6da8:	000003a1 	andeq	r0, r0, r1, lsr #7
    6dac:	0004090e 	andeq	r0, r4, lr, lsl #18
    6db0:	501d0400 	andspl	r0, sp, r0, lsl #8
    6db4:	02000000 	andeq	r0, r0, #0
    6db8:	2e0e0023 	cdpcs	0, 0, cr0, cr14, cr3, {1}
    6dbc:	04000005 	streq	r0, [r0], #-5
    6dc0:	0000501e 	andeq	r5, r0, lr, lsl r0
    6dc4:	02230200 	eoreq	r0, r3, #0
    6dc8:	0006640e 	andeq	r6, r6, lr, lsl #8
    6dcc:	501f0400 	andspl	r0, pc, r0, lsl #8
    6dd0:	02000000 	andeq	r0, r0, #0
    6dd4:	4c0e0423 	cfstrsmi	mvf0, [lr], {35}	; 0x23
    6dd8:	04000002 	streq	r0, [r0], #-2
    6ddc:	00005020 	andeq	r5, r0, r0, lsr #32
    6de0:	06230200 	strteq	r0, [r3], -r0, lsl #4
    6de4:	00046e0e 	andeq	r6, r4, lr, lsl #28
    6de8:	62210400 	eorvs	r0, r1, #0
    6dec:	02000000 	andeq	r0, r0, #0
    6df0:	04000823 	streq	r0, [r0], #-2083	; 0x823
    6df4:	00000b65 	andeq	r0, r0, r5, ror #22
    6df8:	03522204 	cmpeq	r2, #1073741824	; 0x40000000
    6dfc:	100d0000 	andne	r0, sp, r0
    6e00:	04252504 	strteq	r2, [r5], #-1284	; 0x504
    6e04:	030e0000 	movweq	r0, #57344	; 0xe000
    6e08:	0400002f 	streq	r0, [r0], #-47	; 0x2f
    6e0c:	00005027 	andeq	r5, r0, r7, lsr #32
    6e10:	00230200 	eoreq	r0, r3, r0, lsl #4
    6e14:	002a990e 	eoreq	r9, sl, lr, lsl #18
    6e18:	50280400 	eorpl	r0, r8, r0, lsl #8
    6e1c:	02000000 	andeq	r0, r0, #0
    6e20:	df0e0223 	svcle	0x000e0223
    6e24:	0400002f 	streq	r0, [r0], #-47	; 0x2f
    6e28:	00005029 	andeq	r5, r0, r9, lsr #32
    6e2c:	04230200 	strteq	r0, [r3], #-512	; 0x200
    6e30:	002a7c0e 	eoreq	r7, sl, lr, lsl #24
    6e34:	502a0400 	eorpl	r0, sl, r0, lsl #8
    6e38:	02000000 	andeq	r0, r0, #0
    6e3c:	4d0e0623 	stcmi	6, cr0, [lr, #-140]	; 0xffffff74
    6e40:	04000028 	streq	r0, [r0], #-40	; 0x28
    6e44:	0000502b 	andeq	r5, r0, fp, lsr #32
    6e48:	08230200 	stmdaeq	r3!, {r9}
    6e4c:	002c9f0e 	eoreq	r9, ip, lr, lsl #30
    6e50:	502c0400 	eorpl	r0, ip, r0, lsl #8
    6e54:	02000000 	andeq	r0, r0, #0
    6e58:	a10e0a23 	tstge	lr, r3, lsr #20
    6e5c:	04000029 	streq	r0, [r0], #-41	; 0x29
    6e60:	0000502d 	andeq	r5, r0, sp, lsr #32
    6e64:	0c230200 	sfmeq	f0, 4, [r3], #-0
    6e68:	002dce0e 	eoreq	ip, sp, lr, lsl #28
    6e6c:	502e0400 	eorpl	r0, lr, r0, lsl #8
    6e70:	02000000 	andeq	r0, r0, #0
    6e74:	04000e23 	streq	r0, [r0], #-3619	; 0xe23
    6e78:	0000283b 	andeq	r2, r0, fp, lsr r8
    6e7c:	03ac2f04 			; <UNDEFINED> instruction: 0x03ac2f04
    6e80:	0a0d0000 	beq	346e88 <__Stack_Size+0x346a88>
    6e84:	047f3204 	ldrbteq	r3, [pc], #-516	; 6e8c <__Stack_Size+0x6a8c>
    6e88:	300e0000 	andcc	r0, lr, r0
    6e8c:	0400002e 	streq	r0, [r0], #-46	; 0x2e
    6e90:	00005034 	andeq	r5, r0, r4, lsr r0
    6e94:	00230200 	eoreq	r0, r3, r0, lsl #4
    6e98:	002f360e 	eoreq	r3, pc, lr, lsl #12
    6e9c:	50350400 	eorspl	r0, r5, r0, lsl #8
    6ea0:	02000000 	andeq	r0, r0, #0
    6ea4:	bb0e0223 	bllt	387738 <__Stack_Size+0x387338>
    6ea8:	0400002e 	streq	r0, [r0], #-46	; 0x2e
    6eac:	00005036 	andeq	r5, r0, r6, lsr r0
    6eb0:	04230200 	strteq	r0, [r3], #-512	; 0x200
    6eb4:	002bcc0e 	eoreq	ip, fp, lr, lsl #24
    6eb8:	50370400 	eorspl	r0, r7, r0, lsl #8
    6ebc:	02000000 	andeq	r0, r0, #0
    6ec0:	0e0e0623 	cfmadd32eq	mvax1, mvfx0, mvfx14, mvfx3
    6ec4:	04000031 	streq	r0, [r0], #-49	; 0x31
    6ec8:	00005038 	andeq	r5, r0, r8, lsr r0
    6ecc:	08230200 	stmdaeq	r3!, {r9}
    6ed0:	28a10400 	stmiacs	r1!, {sl}
    6ed4:	39040000 	stmdbcc	r4, {}	; <UNPREDICTABLE>
    6ed8:	00000430 	andeq	r0, r0, r0, lsr r4
    6edc:	3c040e0d 	stccc	14, cr0, [r4], {13}
    6ee0:	000004f5 	strdeq	r0, [r0], -r5
    6ee4:	002f280e 	eoreq	r2, pc, lr, lsl #16
    6ee8:	503e0400 	eorspl	r0, lr, r0, lsl #8
    6eec:	02000000 	andeq	r0, r0, #0
    6ef0:	130e0023 	movwne	r0, #57379	; 0xe023
    6ef4:	0400002a 	streq	r0, [r0], #-42	; 0x2a
    6ef8:	0000503f 	andeq	r5, r0, pc, lsr r0
    6efc:	02230200 	eoreq	r0, r3, #0
    6f00:	002b9f0e 	eoreq	r9, fp, lr, lsl #30
    6f04:	50400400 	subpl	r0, r0, r0, lsl #8
    6f08:	02000000 	andeq	r0, r0, #0
    6f0c:	310e0423 	tstcc	lr, r3, lsr #8
    6f10:	04000030 	streq	r0, [r0], #-48	; 0x30
    6f14:	00005041 	andeq	r5, r0, r1, asr #32
    6f18:	06230200 	strteq	r0, [r3], -r0, lsl #4
    6f1c:	002c950e 	eoreq	r9, ip, lr, lsl #10
    6f20:	50420400 	subpl	r0, r2, r0, lsl #8
    6f24:	02000000 	andeq	r0, r0, #0
    6f28:	460e0823 	strmi	r0, [lr], -r3, lsr #16
    6f2c:	0400002b 	streq	r0, [r0], #-43	; 0x2b
    6f30:	00005043 	andeq	r5, r0, r3, asr #32
    6f34:	0a230200 	beq	8c773c <__Stack_Size+0x8c733c>
    6f38:	002fb90e 	eoreq	fp, pc, lr, lsl #18
    6f3c:	50440400 	subpl	r0, r4, r0, lsl #8
    6f40:	02000000 	andeq	r0, r0, #0
    6f44:	04000c23 	streq	r0, [r0], #-3107	; 0xc23
    6f48:	00002c22 	andeq	r2, r0, r2, lsr #24
    6f4c:	048a4504 	streq	r4, [sl], #1284	; 0x504
    6f50:	010f0000 	mrseq	r0, CPSR
    6f54:	00003143 	andeq	r3, r0, r3, asr #2
    6f58:	01051801 	tsteq	r5, r1, lsl #16
    6f5c:	00053401 	andeq	r3, r5, r1, lsl #8
    6f60:	29cb1000 	stmibcs	fp, {ip}^
    6f64:	18010000 	stmdane	r1, {}	; <UNPREDICTABLE>
    6f68:	00053405 	andeq	r3, r5, r5, lsl #8
    6f6c:	28b31000 	ldmcs	r3!, {ip}
    6f70:	18010000 	stmdane	r1, {}	; <UNPREDICTABLE>
    6f74:	00005005 	andeq	r5, r0, r5
    6f78:	29b11100 	ldmibcs	r1!, {r8, ip}
    6f7c:	1a010000 	bne	46f84 <__Stack_Size+0x46b84>
    6f80:	00005005 	andeq	r5, r0, r5
    6f84:	04120000 	ldreq	r0, [r2], #-0
    6f88:	00000346 	andeq	r0, r0, r6, asr #6
    6f8c:	002f1d13 	eoreq	r1, pc, r3, lsl sp	; <UNPREDICTABLE>
    6f90:	0bed0100 	bleq	ffb47398 <SCS_BASE+0x1fb39398>
    6f94:	00000001 	andeq	r0, r0, r1
    6f98:	00000000 	andeq	r0, r0, r0
    6f9c:	002fe500 	eoreq	lr, pc, r0, lsl #10
    6fa0:	05b30100 	ldreq	r0, [r3, #256]!	; 0x100
    6fa4:	cb140000 	blgt	506fac <__Stack_Size+0x506bac>
    6fa8:	01000029 	tsteq	r0, r9, lsr #32
    6fac:	05340bed 	ldreq	r0, [r4, #-3053]!	; 0xbed
    6fb0:	50010000 	andpl	r0, r1, r0
    6fb4:	002f3615 	eoreq	r3, pc, r5, lsl r6	; <UNPREDICTABLE>
    6fb8:	0bed0100 	bleq	ffb473c0 <SCS_BASE+0x1fb393c0>
    6fbc:	00000050 	andeq	r0, r0, r0, asr r0
    6fc0:	00003005 	andeq	r3, r0, r5
    6fc4:	002ebb15 	eoreq	fp, lr, r5, lsl fp
    6fc8:	0bed0100 	bleq	ffb473d0 <SCS_BASE+0x1fb393d0>
    6fcc:	00000050 	andeq	r0, r0, r0, asr r0
    6fd0:	00003026 	andeq	r3, r0, r6, lsr #32
    6fd4:	00310e15 	eorseq	r0, r1, r5, lsl lr
    6fd8:	0bee0100 	bleq	ffb873e0 <SCS_BASE+0x1fb793e0>
    6fdc:	00000050 	andeq	r0, r0, r0, asr r0
    6fe0:	00003047 	andeq	r3, r0, r7, asr #32
    6fe4:	002e1e16 	eoreq	r1, lr, r6, lsl lr
    6fe8:	0bf00100 	bleq	ffc073f0 <SCS_BASE+0x1fbf93f0>
    6fec:	00000050 	andeq	r0, r0, r0, asr r0
    6ff0:	00003068 	andeq	r3, r0, r8, rrx
    6ff4:	002b1716 	eoreq	r1, fp, r6, lsl r7
    6ff8:	0bf00100 	bleq	ffc07400 <SCS_BASE+0x1fbf9400>
    6ffc:	00000050 	andeq	r0, r0, r0, asr r0
    7000:	0000309d 	muleq	r0, sp, r0
    7004:	28831300 	stmcs	r3, {r8, r9, ip}
    7008:	1b010000 	blne	47010 <__Stack_Size+0x46c10>
    700c:	0000010c 	andeq	r0, r0, ip, lsl #2
    7010:	00000000 	andeq	r0, r0, r0
    7014:	30c70000 	sbccc	r0, r7, r0
    7018:	3c010000 	stccc	0, cr0, [r1], {-0}
    701c:	14000006 	strne	r0, [r0], #-6
    7020:	000029cb 	andeq	r2, r0, fp, asr #19
    7024:	340c1b01 	strcc	r1, [ip], #-2817	; 0xb01
    7028:	01000005 	tsteq	r0, r5
    702c:	2f361550 	svccs	0x00361550
    7030:	1b010000 	blne	47038 <__Stack_Size+0x46c38>
    7034:	0000500c 	andeq	r5, r0, ip
    7038:	0030e700 	eorseq	lr, r0, r0, lsl #14
    703c:	2ebb1500 	cdpcs	5, 11, cr1, cr11, cr0, {0}
    7040:	1b010000 	blne	47048 <__Stack_Size+0x46c48>
    7044:	0000500c 	andeq	r5, r0, ip
    7048:	00310800 	eorseq	r0, r1, r0, lsl #16
    704c:	310e1500 	tstcc	lr, r0, lsl #10
    7050:	1c010000 	stcne	0, cr0, [r1], {-0}
    7054:	0000500c 	andeq	r5, r0, ip
    7058:	00312900 	eorseq	r2, r1, r0, lsl #18
    705c:	2e1e1600 	cfmsub32cs	mvax0, mvfx1, mvfx14, mvfx0
    7060:	1e010000 	cdpne	0, 0, cr0, cr1, cr0, {0}
    7064:	0000500c 	andeq	r5, r0, ip
    7068:	00314a00 	eorseq	r4, r1, r0, lsl #20
    706c:	2b171600 	blcs	5cc874 <__Stack_Size+0x5cc474>
    7070:	1e010000 	cdpne	0, 0, cr0, cr1, cr0, {0}
    7074:	0000500c 	andeq	r5, r0, ip
    7078:	0031a400 	eorseq	sl, r1, r0, lsl #8
    707c:	6d741700 	ldclvs	7, cr1, [r4, #-0]
    7080:	1e010070 	mcrne	0, 0, r0, cr1, cr0, {3}
    7084:	0000500c 	andeq	r5, r0, ip
    7088:	0031ce00 	eorseq	ip, r1, r0, lsl #28
    708c:	01180000 	tsteq	r8, r0
    7090:	0000303e 	andeq	r3, r0, lr, lsr r0
    7094:	00018601 	andeq	r8, r1, r1, lsl #12
    7098:	00000000 	andeq	r0, r0, r0
    709c:	01000000 	mrseq	r0, (UNDEF: 0)
    70a0:	01000032 	tsteq	r0, r2, lsr r0
    70a4:	0000074f 	andeq	r0, r0, pc, asr #14
    70a8:	0029cb19 	eoreq	ip, r9, r9, lsl fp
    70ac:	34860100 	strcc	r0, [r6], #256	; 0x100
    70b0:	21000005 	tstcs	r0, r5
    70b4:	1a000032 	bne	7184 <__Stack_Size+0x6d84>
    70b8:	00000000 	andeq	r0, r0, r0
    70bc:	00002138 	andeq	r2, r0, r8, lsr r1
    70c0:	0000067d 	andeq	r0, r0, sp, ror r6
    70c4:	0151011b 	cmpeq	r1, fp, lsl r1
    70c8:	50011b31 	andpl	r1, r1, r1, lsr fp
    70cc:	1a003101 	bne	134d8 <__Stack_Size+0x130d8>
    70d0:	00000000 	andeq	r0, r0, r0
    70d4:	00002138 	andeq	r2, r0, r8, lsr r1
    70d8:	00000695 	muleq	r0, r5, r6
    70dc:	0151011b 	cmpeq	r1, fp, lsl r1
    70e0:	50011b31 	andpl	r1, r1, r1, lsr fp
    70e4:	1a004001 	bne	170f0 <__Stack_Size+0x16cf0>
    70e8:	00000000 	andeq	r0, r0, r0
    70ec:	00002152 	andeq	r2, r0, r2, asr r1
    70f0:	000006af 	andeq	r0, r0, pc, lsr #13
    70f4:	0151011b 	cmpeq	r1, fp, lsl r1
    70f8:	50011b31 	andpl	r1, r1, r1, lsr fp
    70fc:	20000a03 	andcs	r0, r0, r3, lsl #20
    7100:	00001a00 	andeq	r1, r0, r0, lsl #20
    7104:	21520000 	cmpcs	r2, r0
    7108:	06c90000 	strbeq	r0, [r9], r0
    710c:	011b0000 	tsteq	fp, r0
    7110:	1b310151 	blne	c4765c <__Stack_Size+0xc4725c>
    7114:	0a035001 	beq	db120 <__Stack_Size+0xdad20>
    7118:	1a000800 	bne	9120 <__Stack_Size+0x8d20>
    711c:	00000000 	andeq	r0, r0, r0
    7120:	00002138 	andeq	r2, r0, r8, lsr r1
    7124:	000006e1 	andeq	r0, r0, r1, ror #13
    7128:	0151011b 	cmpeq	r1, fp, lsl r1
    712c:	50011b31 	andpl	r1, r1, r1, lsr fp
    7130:	1c003201 	sfmne	f3, 4, [r0], {1}
    7134:	00000000 	andeq	r0, r0, r0
    7138:	00213801 	eoreq	r3, r1, r1, lsl #16
    713c:	0006f500 	andeq	pc, r6, r0, lsl #10
    7140:	51011b00 	tstpl	r1, r0, lsl #22
    7144:	1a003001 	bne	13150 <__Stack_Size+0x12d50>
    7148:	00000000 	andeq	r0, r0, r0
    714c:	00002138 	andeq	r2, r0, r8, lsr r1
    7150:	0000070d 	andeq	r0, r0, sp, lsl #14
    7154:	0151011b 	cmpeq	r1, fp, lsl r1
    7158:	50011b31 	andpl	r1, r1, r1, lsr fp
    715c:	1a003401 	bne	14168 <__Stack_Size+0x13d68>
    7160:	00000000 	andeq	r0, r0, r0
    7164:	00002138 	andeq	r2, r0, r8, lsr r1
    7168:	00000725 	andeq	r0, r0, r5, lsr #14
    716c:	0151011b 	cmpeq	r1, fp, lsl r1
    7170:	50011b31 	andpl	r1, r1, r1, lsr fp
    7174:	1a003801 	bne	15180 <__Stack_Size+0x14d80>
    7178:	00000000 	andeq	r0, r0, r0
    717c:	00002138 	andeq	r2, r0, r8, lsr r1
    7180:	0000073e 	andeq	r0, r0, lr, lsr r7
    7184:	0151011b 	cmpeq	r1, fp, lsl r1
    7188:	50011b31 	andpl	r1, r1, r1, lsr fp
    718c:	00200802 	eoreq	r0, r0, r2, lsl #16
    7190:	0000001d 	andeq	r0, r0, sp, lsl r0
    7194:	21520100 	cmpcs	r2, r0, lsl #2
    7198:	011b0000 	tsteq	fp, r0
    719c:	00300151 	eorseq	r0, r0, r1, asr r1
    71a0:	64011e00 	strvs	r1, [r1], #-3584	; 0xe00
    71a4:	0100000c 	tsteq	r0, ip
    71a8:	169001c6 	ldrne	r0, [r0], r6, asr #3
    71ac:	16cc0800 	strbne	r0, [ip], r0, lsl #16
    71b0:	7d020800 	stcvc	8, cr0, [r2, #-0]
    71b4:	07850100 	streq	r0, [r5, r0, lsl #2]
    71b8:	cb1f0000 	blgt	7c71c0 <__Stack_Size+0x7c6dc0>
    71bc:	01000029 	tsteq	r0, r9, lsr #32
    71c0:	000534c6 	andeq	r3, r5, r6, asr #9
    71c4:	19500100 	ldmdbne	r0, {r8}^
    71c8:	00002b70 	andeq	r2, r0, r0, ror fp
    71cc:	0785c601 	streq	ip, [r5, r1, lsl #12]
    71d0:	32fc0000 	rscscc	r0, ip, #0
    71d4:	12000000 	andne	r0, r0, #0
    71d8:	0003a104 	andeq	sl, r3, r4, lsl #2
    71dc:	60011800 	andvs	r1, r1, r0, lsl #16
    71e0:	01000029 	tsteq	r0, r9, lsr #32
    71e4:	000001ed 	andeq	r0, r0, sp, ror #3
    71e8:	00000000 	andeq	r0, r0, r0
    71ec:	331d0000 	tstcc	sp, #0
    71f0:	ef010000 	svc	0x00010000
    71f4:	1f000007 	svcne	0x00000007
    71f8:	000029cb 	andeq	r2, r0, fp, asr #19
    71fc:	0534ed01 	ldreq	lr, [r4, #-3329]!	; 0xd01
    7200:	50010000 	andpl	r0, r1, r0
    7204:	002d8a19 	eoreq	r8, sp, r9, lsl sl
    7208:	efed0100 	svc	0x00ed0100
    720c:	3d000007 	stccc	0, cr0, [r0, #-28]	; 0xffffffe4
    7210:	20000033 	andcs	r0, r0, r3, lsr r0
    7214:	00002ee3 	andeq	r2, r0, r3, ror #29
    7218:	0050ef01 	subseq	lr, r0, r1, lsl #30
    721c:	335e0000 	cmpcc	lr, #0
    7220:	17200000 	strne	r0, [r0, -r0]!
    7224:	0100002b 	tsteq	r0, fp, lsr #32
    7228:	000050ef 	andeq	r5, r0, pc, ror #1
    722c:	00337d00 	eorseq	r7, r3, r0, lsl #26
    7230:	30e12000 	rsccc	r2, r1, r0
    7234:	ef010000 	svc	0x00010000
    7238:	00000050 	andeq	r0, r0, r0, asr r0
    723c:	000033b9 			; <UNDEFINED> instruction: 0x000033b9
    7240:	25041200 	strcs	r1, [r4, #-512]	; 0x200
    7244:	21000004 	tstcs	r0, r4
    7248:	002a2801 	eoreq	r2, sl, r1, lsl #16
    724c:	01480100 	mrseq	r0, (UNDEF: 88)
    7250:	00000001 	andeq	r0, r0, r1
    7254:	00000000 	andeq	r0, r0, r0
    7258:	00342600 	eorseq	r2, r4, r0, lsl #12
    725c:	085f0100 	ldmdaeq	pc, {r8}^	; <UNPREDICTABLE>
    7260:	cb140000 	blgt	507268 <__Stack_Size+0x506e68>
    7264:	01000029 	tsteq	r0, r9, lsr #32
    7268:	05340148 	ldreq	r0, [r4, #-328]!	; 0x148
    726c:	50010000 	andpl	r0, r1, r0
    7270:	002d8a15 	eoreq	r8, sp, r5, lsl sl
    7274:	01480100 	mrseq	r0, (UNDEF: 88)
    7278:	000007ef 	andeq	r0, r0, pc, ror #15
    727c:	00003446 	andeq	r3, r0, r6, asr #8
    7280:	002ee316 	eoreq	lr, lr, r6, lsl r3
    7284:	014a0100 	mrseq	r0, (UNDEF: 90)
    7288:	00000050 	andeq	r0, r0, r0, asr r0
    728c:	00003467 	andeq	r3, r0, r7, ror #8
    7290:	002b1716 	eoreq	r1, fp, r6, lsl r7
    7294:	014a0100 	mrseq	r0, (UNDEF: 90)
    7298:	00000050 	andeq	r0, r0, r0, asr r0
    729c:	00003486 	andeq	r3, r0, r6, lsl #9
    72a0:	0030e116 	eorseq	lr, r0, r6, lsl r1
    72a4:	014a0100 	mrseq	r0, (UNDEF: 90)
    72a8:	00000050 	andeq	r0, r0, r0, asr r0
    72ac:	000034e7 	andeq	r3, r0, r7, ror #9
    72b0:	a9012100 	stmdbge	r1, {r8, sp}
    72b4:	0100002a 	tsteq	r0, sl, lsr #32
    72b8:	000101a4 	andeq	r0, r1, r4, lsr #3
    72bc:	00000000 	andeq	r0, r0, r0
    72c0:	2d000000 	stccs	0, cr0, [r0, #-0]
    72c4:	01000035 	tsteq	r0, r5, lsr r0
    72c8:	000008c9 	andeq	r0, r0, r9, asr #17
    72cc:	0029cb14 	eoreq	ip, r9, r4, lsl fp
    72d0:	01a40100 			; <UNDEFINED> instruction: 0x01a40100
    72d4:	00000534 	andeq	r0, r0, r4, lsr r5
    72d8:	8a155001 	bhi	55b2e4 <__Stack_Size+0x55aee4>
    72dc:	0100002d 	tsteq	r0, sp, lsr #32
    72e0:	07ef01a4 	strbeq	r0, [pc, r4, lsr #3]!
    72e4:	354d0000 	strbcc	r0, [sp, #-0]
    72e8:	e3160000 	tst	r6, #0
    72ec:	0100002e 	tsteq	r0, lr, lsr #32
    72f0:	005001a6 	subseq	r0, r0, r6, lsr #3
    72f4:	356e0000 	strbcc	r0, [lr, #-0]!
    72f8:	17160000 	ldrne	r0, [r6, -r0]
    72fc:	0100002b 	tsteq	r0, fp, lsr #32
    7300:	005001a6 	subseq	r0, r0, r6, lsr #3
    7304:	358d0000 	strcc	r0, [sp]
    7308:	e1160000 	tst	r6, r0
    730c:	01000030 	tsteq	r0, r0, lsr r0
    7310:	005001a6 	subseq	r0, r0, r6, lsr #3
    7314:	35ee0000 	strbcc	r0, [lr, #0]!
    7318:	21000000 	mrscs	r0, (UNDEF: 0)
    731c:	002d4301 	eoreq	r4, sp, r1, lsl #6
    7320:	02000100 	andeq	r0, r0, #0
    7324:	00000001 	andeq	r0, r0, r1
    7328:	00000000 	andeq	r0, r0, r0
    732c:	00363400 	eorseq	r3, r6, r0, lsl #8
    7330:	09330100 	ldmdbeq	r3!, {r8}
    7334:	cb140000 	blgt	50733c <__Stack_Size+0x506f3c>
    7338:	01000029 	tsteq	r0, r9, lsr #32
    733c:	05340200 	ldreq	r0, [r4, #-512]!	; 0x200
    7340:	50010000 	andpl	r0, r1, r0
    7344:	002d8a15 	eoreq	r8, sp, r5, lsl sl
    7348:	02000100 	andeq	r0, r0, #0
    734c:	000007ef 	andeq	r0, r0, pc, ror #15
    7350:	00003654 	andeq	r3, r0, r4, asr r6
    7354:	002ee316 	eoreq	lr, lr, r6, lsl r3
    7358:	02020100 	andeq	r0, r2, #0
    735c:	00000050 	andeq	r0, r0, r0, asr r0
    7360:	00003675 	andeq	r3, r0, r5, ror r6
    7364:	002b1716 	eoreq	r1, fp, r6, lsl r7
    7368:	02020100 	andeq	r0, r2, #0
    736c:	00000050 	andeq	r0, r0, r0, asr r0
    7370:	000036aa 	andeq	r3, r0, sl, lsr #13
    7374:	0030e116 	eorseq	lr, r0, r6, lsl r1
    7378:	02020100 	andeq	r0, r2, #0
    737c:	00000050 	andeq	r0, r0, r0, asr r0
    7380:	000036df 	ldrdeq	r3, [r0], -pc	; <UNPREDICTABLE>
    7384:	6b012200 	blvs	4fb8c <__Stack_Size+0x4f78c>
    7388:	0100002f 	tsteq	r0, pc, lsr #32
    738c:	000102d1 	ldrdeq	r0, [r1], -r1
    7390:	00000000 	andeq	r0, r0, r0
    7394:	02000000 	andeq	r0, r0, #0
    7398:	6c01007d 	stcvs	0, cr0, [r1], {125}	; 0x7d
    739c:	14000009 	strne	r0, [r0], #-9
    73a0:	000029cb 	andeq	r2, r0, fp, asr #19
    73a4:	3402d101 	strcc	sp, [r2], #-257	; 0x101
    73a8:	01000005 	tsteq	r0, r5
    73ac:	2b041550 	blcs	10c8f4 <__Stack_Size+0x10c4f4>
    73b0:	d1010000 	mrsle	r0, (UNDEF: 1)
    73b4:	00096c02 	andeq	r6, r9, r2, lsl #24
    73b8:	00372300 	eorseq	r2, r7, r0, lsl #6
    73bc:	04120000 	ldreq	r0, [r2], #-0
    73c0:	000004f5 	strdeq	r0, [r0], -r5
    73c4:	2ffb0122 	svccs	0x00fb0122
    73c8:	ee010000 	cdp	0, 0, cr0, cr1, cr0, {0}
    73cc:	00000102 	andeq	r0, r0, r2, lsl #2
    73d0:	00000000 	andeq	r0, r0, r0
    73d4:	7d020000 	stcvc	0, cr0, [r2, #-0]
    73d8:	099b0100 	ldmibeq	fp, {r8}
    73dc:	70140000 	andsvc	r0, r4, r0
    73e0:	0100002b 	tsteq	r0, fp, lsr #32
    73e4:	078502ee 	streq	r0, [r5, lr, ror #5]
    73e8:	50010000 	andpl	r0, r1, r0
    73ec:	1c012200 	sfmne	f2, 4, [r1], {-0}
    73f0:	01000029 	tsteq	r0, r9, lsr #32
    73f4:	00010300 	andeq	r0, r1, r0, lsl #6
    73f8:	00000000 	andeq	r0, r0, r0
    73fc:	02000000 	andeq	r0, r0, #0
    7400:	c401007d 	strgt	r0, [r1], #-125	; 0x7d
    7404:	14000009 	strne	r0, [r0], #-9
    7408:	00002d8a 	andeq	r2, r0, sl, lsl #27
    740c:	ef030001 	svc	0x00030001
    7410:	01000007 	tsteq	r0, r7
    7414:	01220050 	qsubeq	r0, r0, r2
    7418:	000027c0 	andeq	r2, r0, r0, asr #15
    741c:	01031501 	tsteq	r3, r1, lsl #10
	...
    7428:	01007d02 	tsteq	r0, r2, lsl #26
    742c:	000009ed 	andeq	r0, r0, sp, ror #19
    7430:	002cf114 	eoreq	pc, ip, r4, lsl r1	; <UNPREDICTABLE>
    7434:	03150100 	tsteq	r5, #0
    7438:	000009ed 	andeq	r0, r0, sp, ror #19
    743c:	12005001 	andne	r5, r0, #1
    7440:	00047f04 	andeq	r7, r4, r4, lsl #30
    7444:	76012200 	strvc	r2, [r1], -r0, lsl #4
    7448:	01000030 	tsteq	r0, r0, lsr r0
    744c:	00010327 	andeq	r0, r1, r7, lsr #6
    7450:	00000000 	andeq	r0, r0, r0
    7454:	02000000 	andeq	r0, r0, #0
    7458:	1c01007d 	stcne	0, cr0, [r1], {125}	; 0x7d
    745c:	1400000a 	strne	r0, [r0], #-10
    7460:	00002b04 	andeq	r2, r0, r4, lsl #22
    7464:	6c032701 	stcvs	7, cr2, [r3], {1}
    7468:	01000009 	tsteq	r0, r9
    746c:	01220050 	qsubeq	r0, r0, r2
    7470:	00000499 	muleq	r0, r9, r4
    7474:	01033c01 	tsteq	r3, r1, lsl #24
    7478:	080016cc 	stmdaeq	r0, {r2, r3, r6, r7, r9, sl, ip}
    747c:	080016e4 	stmdaeq	r0, {r2, r5, r6, r7, r9, sl, ip}
    7480:	01007d02 	tsteq	r0, r2, lsl #26
    7484:	00000a55 	andeq	r0, r0, r5, asr sl
    7488:	0029cb14 	eoreq	ip, r9, r4, lsl fp
    748c:	033c0100 	teqeq	ip, #0
    7490:	00000534 	andeq	r0, r0, r4, lsr r5
    7494:	68155001 	ldmdavs	r5, {r0, ip, lr}
    7498:	0100001a 	tsteq	r0, sl, lsl r0
    749c:	00d3033c 	sbcseq	r0, r3, ip, lsr r3
    74a0:	37440000 	strbcc	r0, [r4, -r0]
    74a4:	22000000 	andcs	r0, r0, #0
    74a8:	002f4501 	eoreq	r4, pc, r1, lsl #10
    74ac:	03570100 	cmpeq	r7, #0
    74b0:	00000001 	andeq	r0, r0, r1
    74b4:	00000000 	andeq	r0, r0, r0
    74b8:	007d0200 	rsbseq	r0, sp, r0, lsl #4
    74bc:	000a8e01 	andeq	r8, sl, r1, lsl #28
    74c0:	29cb1400 	stmibcs	fp, {sl, ip}^
    74c4:	57010000 	strpl	r0, [r1, -r0]
    74c8:	00053403 	andeq	r3, r5, r3, lsl #8
    74cc:	15500100 	ldrbne	r0, [r0, #-256]	; 0x100
    74d0:	00001a68 	andeq	r1, r0, r8, ror #20
    74d4:	d3035701 	movwle	r5, #14081	; 0x3701
    74d8:	7e000000 	cdpvc	0, 0, cr0, cr0, cr0, {0}
    74dc:	00000037 	andeq	r0, r0, r7, lsr r0
    74e0:	08740122 	ldmdaeq	r4!, {r1, r5, r8}^
    74e4:	7d010000 	stcvc	0, cr0, [r1, #-0]
    74e8:	16e40103 	strbtne	r0, [r4], r3, lsl #2
    74ec:	16f60800 	ldrbtne	r0, [r6], r0, lsl #16
    74f0:	7d020800 	stcvc	8, cr0, [r2, #-0]
    74f4:	0ad50100 	beq	ff5478fc <SCS_BASE+0x1f5398fc>
    74f8:	cb140000 	blgt	507500 <__Stack_Size+0x507100>
    74fc:	01000029 	tsteq	r0, r9, lsr #32
    7500:	0534037d 	ldreq	r0, [r4, #-893]!	; 0x37d
    7504:	50010000 	andpl	r0, r1, r0
    7508:	0030e815 	eorseq	lr, r0, r5, lsl r8
    750c:	037d0100 	cmneq	sp, #0
    7510:	00000050 	andeq	r0, r0, r0, asr r0
    7514:	000037b8 			; <UNDEFINED> instruction: 0x000037b8
    7518:	001a6814 	andseq	r6, sl, r4, lsl r8
    751c:	037d0100 	cmneq	sp, #0
    7520:	000000d3 	ldrdeq	r0, [r0], -r3
    7524:	22005201 	andcs	r5, r0, #268435456	; 0x10000000
    7528:	002c4b01 	eoreq	r4, ip, r1, lsl #22
    752c:	03a00100 	moveq	r0, #0
    7530:	00000001 	andeq	r0, r0, r1
    7534:	00000000 	andeq	r0, r0, r0
    7538:	007d0200 	rsbseq	r0, sp, r0, lsl #4
    753c:	000b0c01 	andeq	r0, fp, r1, lsl #24
    7540:	29cb1400 	stmibcs	fp, {sl, ip}^
    7544:	a0010000 	andge	r0, r1, r0
    7548:	00053403 	andeq	r3, r5, r3, lsl #8
    754c:	14500100 	ldrbne	r0, [r0], #-256	; 0x100
    7550:	00002e0e 	andeq	r2, r0, lr, lsl #28
    7554:	5003a001 	andpl	sl, r3, r1
    7558:	01000000 	mrseq	r0, (UNDEF: 0)
    755c:	01220051 	qsubeq	r0, r1, r2
    7560:	00002ae1 	andeq	r2, r0, r1, ror #21
    7564:	0103bf01 	tsteq	r3, r1, lsl #30
	...
    7570:	01007d02 	tsteq	r0, r2, lsl #26
    7574:	00000b53 	andeq	r0, r0, r3, asr fp
    7578:	0029cb14 	eoreq	ip, r9, r4, lsl fp
    757c:	03bf0100 			; <UNDEFINED> instruction: 0x03bf0100
    7580:	00000534 	andeq	r0, r0, r4, lsr r5
    7584:	16145001 	ldrne	r5, [r4], -r1
    7588:	0100002c 	tsteq	r0, ip, lsr #32
    758c:	005003bf 	ldrheq	r0, [r0], #-63	; 0xffffffc1
    7590:	51010000 	mrspl	r0, (UNDEF: 1)
    7594:	002a8615 	eoreq	r8, sl, r5, lsl r6
    7598:	03bf0100 			; <UNDEFINED> instruction: 0x03bf0100
    759c:	00000050 	andeq	r0, r0, r0, asr r0
    75a0:	000037f2 	strdeq	r3, [r0], -r2
    75a4:	f0012200 			; <UNDEFINED> instruction: 0xf0012200
    75a8:	0100002f 	tsteq	r0, pc, lsr #32
    75ac:	000103dc 	ldrdeq	r0, [r1], -ip
    75b0:	00000000 	andeq	r0, r0, r0
    75b4:	02000000 	andeq	r0, r0, #0
    75b8:	9a01007d 	bls	477b4 <__Stack_Size+0x473b4>
    75bc:	1400000b 	strne	r0, [r0], #-11
    75c0:	000029cb 	andeq	r2, r0, fp, asr #19
    75c4:	3403dc01 	strcc	sp, [r3], #-3073	; 0xc01
    75c8:	01000005 	tsteq	r0, r5
    75cc:	311b1550 	tstcc	fp, r0, asr r5
    75d0:	dc010000 	stcle	0, cr0, [r1], {-0}
    75d4:	00005003 	andeq	r5, r0, r3
    75d8:	00381300 	eorseq	r1, r8, r0, lsl #6
    75dc:	1a681400 	bne	1a0c5e4 <__Stack_Size+0x1a0c1e4>
    75e0:	dc010000 	stcle	0, cr0, [r1], {-0}
    75e4:	0000d303 	andeq	sp, r0, r3, lsl #6
    75e8:	00520100 	subseq	r0, r2, r0, lsl #2
    75ec:	2e730122 	rpwcssp	f0, f3, f2
    75f0:	f8010000 			; <UNDEFINED> instruction: 0xf8010000
    75f4:	00000103 	andeq	r0, r0, r3, lsl #2
    75f8:	00000000 	andeq	r0, r0, r0
    75fc:	7d020000 	stcvc	0, cr0, [r2, #-0]
    7600:	0bc30100 	bleq	ff0c7a08 <SCS_BASE+0x1f0b9a08>
    7604:	cb140000 	blgt	50760c <__Stack_Size+0x50720c>
    7608:	01000029 	tsteq	r0, r9, lsr #32
    760c:	053403f8 	ldreq	r0, [r4, #-1016]!	; 0x3f8
    7610:	50010000 	andpl	r0, r1, r0
    7614:	c5012200 	strgt	r2, [r1, #-512]	; 0x200
    7618:	0100002a 	tsteq	r0, sl, lsr #32
    761c:	0001040e 	andeq	r0, r1, lr, lsl #8
    7620:	00000000 	andeq	r0, r0, r0
    7624:	02000000 	andeq	r0, r0, #0
    7628:	3001007d 	andcc	r0, r1, sp, ror r0
    762c:	1400000c 	strne	r0, [r0], #-12
    7630:	000029cb 	andeq	r2, r0, fp, asr #19
    7634:	34040e01 	strcc	r0, [r4], #-3585	; 0xe01
    7638:	01000005 	tsteq	r0, r5
    763c:	28b31550 	ldmcs	r3!, {r4, r6, r8, sl, ip}
    7640:	0e010000 	cdpeq	0, 0, cr0, cr1, cr0, {0}
    7644:	00005004 	andeq	r5, r0, r4
    7648:	00384d00 	eorseq	r4, r8, r0, lsl #26
    764c:	05002300 	streq	r2, [r0, #-768]	; 0x300
	...
    7658:	15010000 	strne	r0, [r1, #-0]
    765c:	051b2404 	ldreq	r2, [fp, #-1028]	; 0x404
    7660:	384d0000 	stmdacc	sp, {}^	; <UNPREDICTABLE>
    7664:	0f250000 	svceq	0x00250000
    7668:	01000005 	tsteq	r0, r5
    766c:	00002650 	andeq	r2, r0, r0, asr r6
    7670:	00000000 	andeq	r0, r0, r0
    7674:	27270000 	strcs	r0, [r7, -r0]!
    7678:	6e000005 	cdpvs	0, 0, cr0, cr0, cr5, {0}
    767c:	00000038 	andeq	r0, r0, r8, lsr r0
    7680:	01210000 	teqeq	r1, r0
    7684:	00002f8a 	andeq	r2, r0, sl, lsl #31
    7688:	01042d01 	tsteq	r4, r1, lsl #26
	...
    7694:	000038a3 	andeq	r3, r0, r3, lsr #17
    7698:	000ce401 	andeq	lr, ip, r1, lsl #8
    769c:	29cb1500 	stmibcs	fp, {r8, sl, ip}^
    76a0:	2d010000 	stccs	0, cr0, [r1, #-0]
    76a4:	00053404 	andeq	r3, r5, r4, lsl #8
    76a8:	0038c300 	eorseq	ip, r8, r0, lsl #6
    76ac:	2caf1500 	cfstr32cs	mvfx1, [pc]	; 76b4 <__Stack_Size+0x72b4>
    76b0:	2d010000 	stccs	0, cr0, [r1, #-0]
    76b4:	00005004 	andeq	r5, r0, r4
    76b8:	0038f700 	eorseq	pc, r8, r0, lsl #14
    76bc:	2f361500 	svccs	0x00361500
    76c0:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
    76c4:	00005004 	andeq	r5, r0, r4
    76c8:	00391800 	eorseq	r1, r9, r0, lsl #16
    76cc:	31121500 	tstcc	r2, r0, lsl #10
    76d0:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
    76d4:	00005004 	andeq	r5, r0, r4
    76d8:	00393900 	eorseq	r3, r9, r0, lsl #18
    76dc:	05002800 	streq	r2, [r0, #-2048]	; 0x800
	...
    76e8:	41010000 	mrsmi	r0, (UNDEF: 1)
    76ec:	000cc104 	andeq	ip, ip, r4, lsl #2
    76f0:	051b2500 	ldreq	r2, [fp, #-1280]	; 0x500
    76f4:	55010000 	strpl	r0, [r1, #-0]
    76f8:	00050f25 	andeq	r0, r5, r5, lsr #30
    76fc:	26540100 	ldrbcs	r0, [r4], -r0, lsl #2
	...
    7708:	00052727 	andeq	r2, r5, r7, lsr #14
    770c:	00397300 	eorseq	r7, r9, r0, lsl #6
    7710:	1a000000 	bne	7718 <__Stack_Size+0x7318>
    7714:	00000000 	andeq	r0, r0, r0
    7718:	000005b3 			; <UNDEFINED> instruction: 0x000005b3
    771c:	00000cda 	ldrdeq	r0, [r0], -sl
    7720:	0152011b 	cmpeq	r2, fp, lsl r1
    7724:	50011b31 	andpl	r1, r1, r1, lsr fp
    7728:	00007402 	andeq	r7, r0, r2, lsl #8
    772c:	00000029 	andeq	r0, r0, r9, lsr #32
    7730:	00053a00 	andeq	r3, r5, r0, lsl #20
    7734:	01210000 	teqeq	r1, r0
    7738:	00002ddf 	ldrdeq	r2, [r0], -pc	; <UNPREDICTABLE>
    773c:	0104b101 	tsteq	r4, r1, lsl #2
	...
    7748:	000039a8 	andeq	r3, r0, r8, lsr #19
    774c:	000d4e01 	andeq	r4, sp, r1, lsl #28
    7750:	29cb1400 	stmibcs	fp, {sl, ip}^
    7754:	b1010000 	mrslt	r0, (UNDEF: 1)
    7758:	00053404 	andeq	r3, r5, r4, lsl #8
    775c:	15500100 	ldrbne	r0, [r0, #-256]	; 0x100
    7760:	000028ca 	andeq	r2, r0, sl, asr #17
    7764:	5004b101 	andpl	fp, r4, r1, lsl #2
    7768:	c8000000 	stmdagt	r0, {}	; <UNPREDICTABLE>
    776c:	15000039 	strne	r0, [r0, #-57]	; 0x39
    7770:	000030af 	andeq	r3, r0, pc, lsr #1
    7774:	5004b101 	andpl	fp, r4, r1, lsl #2
    7778:	e9000000 	stmdb	r0, {}	; <UNPREDICTABLE>
    777c:	15000039 	strne	r0, [r0, #-57]	; 0x39
    7780:	00002d9b 	muleq	r0, fp, sp
    7784:	5004b201 	andpl	fp, r4, r1, lsl #4
    7788:	0a000000 	beq	7790 <__Stack_Size+0x7390>
    778c:	1600003a 			; <UNDEFINED> instruction: 0x1600003a
    7790:	000029b1 			; <UNDEFINED> instruction: 0x000029b1
    7794:	5004b401 	andpl	fp, r4, r1, lsl #8
    7798:	2b000000 	blcs	77a0 <__Stack_Size+0x73a0>
    779c:	0000003a 	andeq	r0, r0, sl, lsr r0
    77a0:	2a340121 	bcs	d07c2c <__Stack_Size+0xd0782c>
    77a4:	8d010000 	stchi	0, cr0, [r1, #-0]
    77a8:	00000104 	andeq	r0, r0, r4, lsl #2
    77ac:	00000000 	andeq	r0, r0, r0
    77b0:	3a5a0000 	bcc	16877b8 <__Stack_Size+0x16873b8>
    77b4:	ba010000 	blt	477bc <__Stack_Size+0x473bc>
    77b8:	1500000d 	strne	r0, [r0, #-13]
    77bc:	000029cb 	andeq	r2, r0, fp, asr #19
    77c0:	34048d01 	strcc	r8, [r4], #-3329	; 0xd01
    77c4:	7a000005 	bvc	77e0 <__Stack_Size+0x73e0>
    77c8:	1500003a 	strne	r0, [r0, #-58]	; 0x3a
    77cc:	000028ca 	andeq	r2, r0, sl, asr #17
    77d0:	50048d01 	andpl	r8, r4, r1, lsl #26
    77d4:	98000000 	stmdals	r0, {}	; <UNPREDICTABLE>
    77d8:	1500003a 	strne	r0, [r0, #-58]	; 0x3a
    77dc:	000030af 	andeq	r3, r0, pc, lsr #1
    77e0:	50048e01 	andpl	r8, r4, r1, lsl #28
    77e4:	b9000000 	stmdblt	r0, {}	; <UNPREDICTABLE>
    77e8:	1500003a 	strne	r0, [r0, #-58]	; 0x3a
    77ec:	00002d9b 	muleq	r0, fp, sp
    77f0:	50048e01 	andpl	r8, r4, r1, lsl #28
    77f4:	da000000 	ble	77fc <__Stack_Size+0x73fc>
    77f8:	2a00003a 	bcs	78e8 <__Stack_Size+0x74e8>
    77fc:	00000000 	andeq	r0, r0, r0
    7800:	00000ce4 	andeq	r0, r0, r4, ror #25
    7804:	0250011b 	subseq	r0, r0, #-1073741818	; 0xc0000006
    7808:	00000074 	andeq	r0, r0, r4, ror r0
    780c:	2ecb0121 	polcsep	f0, f3, f1
    7810:	5b010000 	blpl	47818 <__Stack_Size+0x47418>
    7814:	00000104 	andeq	r0, r0, r4, lsl #2
    7818:	00000000 	andeq	r0, r0, r0
    781c:	3afb0000 	bcc	ffec7824 <SCS_BASE+0x1feb9824>
    7820:	36010000 	strcc	r0, [r1], -r0
    7824:	1500000e 	strne	r0, [r0, #-14]
    7828:	000029cb 	andeq	r2, r0, fp, asr #19
    782c:	34045b01 	strcc	r5, [r4], #-2817	; 0xb01
    7830:	1b000005 	blne	784c <__Stack_Size+0x744c>
    7834:	1500003b 	strne	r0, [r0, #-59]	; 0x3b
    7838:	000028ca 	andeq	r2, r0, sl, asr #17
    783c:	50045b01 	andpl	r5, r4, r1, lsl #22
    7840:	39000000 	stmdbcc	r0, {}	; <UNPREDICTABLE>
    7844:	1500003b 	strne	r0, [r0, #-59]	; 0x3b
    7848:	000030af 	andeq	r3, r0, pc, lsr #1
    784c:	50045b01 	andpl	r5, r4, r1, lsl #22
    7850:	5a000000 	bpl	7858 <__Stack_Size+0x7458>
    7854:	1500003b 	strne	r0, [r0, #-59]	; 0x3b
    7858:	00002d9b 	muleq	r0, fp, sp
    785c:	50045c01 	andpl	r5, r4, r1, lsl #24
    7860:	7b000000 	blvc	7868 <__Stack_Size+0x7468>
    7864:	1600003b 			; <UNDEFINED> instruction: 0x1600003b
    7868:	000029b1 			; <UNDEFINED> instruction: 0x000029b1
    786c:	50045e01 	andpl	r5, r4, r1, lsl #28
    7870:	9c000000 	stcls	0, cr0, [r0], {-0}
    7874:	2a00003b 	bcs	7968 <__Stack_Size+0x7568>
    7878:	00000000 	andeq	r0, r0, r0
    787c:	00000ce4 	andeq	r0, r0, r4, ror #25
    7880:	0250011b 	subseq	r0, r0, #-1073741818	; 0xc0000006
    7884:	00000074 	andeq	r0, r0, r4, ror r0
    7888:	0c390122 	ldfeqs	f0, [r9], #-136	; 0xffffff78
    788c:	d6010000 	strle	r0, [r1], -r0
    7890:	16f60104 	ldrbtne	r0, [r6], r4, lsl #2
    7894:	16fc0800 	ldrbtne	r0, [ip], r0, lsl #16
    7898:	7d020800 	stcvc	8, cr0, [r2, #-0]
    789c:	0e7b0100 	rpweqe	f0, f3, f0
    78a0:	cb140000 	blgt	5078a8 <__Stack_Size+0x5074a8>
    78a4:	01000029 	tsteq	r0, r9, lsr #32
    78a8:	053404d6 	ldreq	r0, [r4, #-1238]!	; 0x4d6
    78ac:	50010000 	andpl	r0, r1, r0
    78b0:	002e9514 	eoreq	r9, lr, r4, lsl r5
    78b4:	04d60100 	ldrbeq	r0, [r6], #256	; 0x100
    78b8:	00000050 	andeq	r0, r0, r0, asr r0
    78bc:	e8145101 	ldmda	r4, {r0, r8, ip, lr}
    78c0:	0100002b 	tsteq	r0, fp, lsr #32
    78c4:	005004d6 	ldrsbeq	r0, [r0], #-70	; 0xffffffba
    78c8:	52010000 	andpl	r0, r1, #0
    78cc:	0d012200 	sfmeq	f2, 4, [r1, #-0]
    78d0:	0100002d 	tsteq	r0, sp, lsr #32
    78d4:	000104f2 	strdeq	r0, [r1], -r2
    78d8:	00000000 	andeq	r0, r0, r0
    78dc:	02000000 	andeq	r0, r0, #0
    78e0:	c401007d 	strgt	r0, [r1], #-125	; 0x7d
    78e4:	1400000e 	strne	r0, [r0], #-14
    78e8:	000029cb 	andeq	r2, r0, fp, asr #19
    78ec:	3404f201 	strcc	pc, [r4], #-513	; 0x201
    78f0:	01000005 	tsteq	r0, r5
    78f4:	052e1550 	streq	r1, [lr, #-1360]!	; 0x550
    78f8:	f2010000 	vhadd.s8	d0, d1, d0
    78fc:	00005004 	andeq	r5, r0, r4
    7900:	003bd900 	eorseq	sp, fp, r0, lsl #18
    7904:	2a211600 	bcs	84d10c <__Stack_Size+0x84cd0c>
    7908:	f4010000 	vst4.8	{d0-d3}, [r1], r0
    790c:	00005004 	andeq	r5, r0, r4
    7910:	003bfa00 	eorseq	pc, fp, r0, lsl #20
    7914:	002b0000 	eoreq	r0, fp, r0
    7918:	00000005 	andeq	r0, r0, r5
    791c:	00000000 	andeq	r0, r0, r0
    7920:	02000000 	andeq	r0, r0, #0
    7924:	f301007d 	vqadd.u8	q0, <illegal reg q0.5>, <illegal reg q14.5>
    7928:	2500000e 	strcs	r0, [r0, #-14]
    792c:	0000050f 	andeq	r0, r0, pc, lsl #10
    7930:	1b245001 	blne	91b93c <__Stack_Size+0x91b53c>
    7934:	2f000005 	svccs	0x00000005
    7938:	2700003c 	smladxcs	r0, ip, r0, r0
    793c:	00000527 	andeq	r0, r0, r7, lsr #10
    7940:	00003c50 	andeq	r3, r0, r0, asr ip
    7944:	71012100 	mrsvc	r2, (UNDEF: 17)
    7948:	0100002c 	tsteq	r0, ip, lsr #32
    794c:	00010545 	andeq	r0, r1, r5, asr #10
    7950:	00000000 	andeq	r0, r0, r0
    7954:	85000000 	strhi	r0, [r0, #-0]
    7958:	0100003c 	tsteq	r0, ip, lsr r0
    795c:	00000f7d 	andeq	r0, r0, sp, ror pc
    7960:	0029cb14 	eoreq	ip, r9, r4, lsl fp
    7964:	05450100 	strbeq	r0, [r5, #-256]	; 0x100
    7968:	00000534 	andeq	r0, r0, r4, lsr r5
    796c:	bc155001 	ldclt	0, cr5, [r5], {1}
    7970:	0100002b 	tsteq	r0, fp, lsr #32
    7974:	00500545 	subseq	r0, r0, r5, asr #10
    7978:	3ca50000 	stccc	0, cr0, [r5]
    797c:	81150000 	tsthi	r5, r0
    7980:	01000029 	tsteq	r0, r9, lsr #32
    7984:	00500546 	subseq	r0, r0, r6, asr #10
    7988:	3cc60000 	stclcc	0, cr0, [r6], {0}
    798c:	e1150000 	tst	r5, r0
    7990:	01000029 	tsteq	r0, r9, lsr #32
    7994:	00500546 	subseq	r0, r0, r6, asr #10
    7998:	3ce70000 	stclcc	0, cr0, [r7]
    799c:	b1160000 	tstlt	r6, r0
    79a0:	01000029 	tsteq	r0, r9, lsr #32
    79a4:	00500548 	subseq	r0, r0, r8, asr #10
    79a8:	3d080000 	stccc	0, cr0, [r8, #-0]
    79ac:	1e160000 	cdpne	0, 1, cr0, cr6, cr0, {0}
    79b0:	0100002e 	tsteq	r0, lr, lsr #32
    79b4:	00500549 	subseq	r0, r0, r9, asr #10
    79b8:	3d3d0000 	ldccc	0, cr0, [sp, #-0]
    79bc:	17160000 	ldrne	r0, [r6, -r0]
    79c0:	0100002b 	tsteq	r0, fp, lsr #32
    79c4:	0050054a 	subseq	r0, r0, sl, asr #10
    79c8:	3d670000 	stclcc	0, cr0, [r7, #-0]
    79cc:	22000000 	andcs	r0, r0, #0
    79d0:	00301201 	eorseq	r1, r0, r1, lsl #4
    79d4:	057f0100 	ldrbeq	r0, [pc, #-256]!	; 78dc <__Stack_Size+0x74dc>
    79d8:	00000001 	andeq	r0, r0, r1
    79dc:	00000000 	andeq	r0, r0, r0
    79e0:	007d0200 	rsbseq	r0, sp, r0, lsl #4
    79e4:	000fc601 	andeq	ip, pc, r1, lsl #12
    79e8:	29cb1400 	stmibcs	fp, {sl, ip}^
    79ec:	7f010000 	svcvc	0x00010000
    79f0:	00053405 	andeq	r3, r5, r5, lsl #8
    79f4:	15500100 	ldrbne	r0, [r0, #-256]	; 0x100
    79f8:	000029d0 	ldrdeq	r2, [r0], -r0
    79fc:	50057f01 	andpl	r7, r5, r1, lsl #30
    7a00:	91000000 	mrsls	r0, (UNDEF: 0)
    7a04:	1600003d 			; <UNDEFINED> instruction: 0x1600003d
    7a08:	00002e1e 	andeq	r2, r0, lr, lsl lr
    7a0c:	50058101 	andpl	r8, r5, r1, lsl #2
    7a10:	b2000000 	andlt	r0, r0, #0
    7a14:	0000003d 	andeq	r0, r0, sp, lsr r0
    7a18:	29080122 	stmdbcs	r8, {r1, r5, r8}
    7a1c:	a1010000 	mrsge	r0, (UNDEF: 1)
    7a20:	00000105 	andeq	r0, r0, r5, lsl #2
    7a24:	00000000 	andeq	r0, r0, r0
    7a28:	7d020000 	stcvc	0, cr0, [r2, #-0]
    7a2c:	100f0100 	andne	r0, pc, r0, lsl #2
    7a30:	cb140000 	blgt	507a38 <__Stack_Size+0x507638>
    7a34:	01000029 	tsteq	r0, r9, lsr #32
    7a38:	053405a1 	ldreq	r0, [r4, #-1441]!	; 0x5a1
    7a3c:	50010000 	andpl	r0, r1, r0
    7a40:	0029d015 	eoreq	sp, r9, r5, lsl r0
    7a44:	05a10100 	streq	r0, [r1, #256]!	; 0x100
    7a48:	00000050 	andeq	r0, r0, r0, asr r0
    7a4c:	00003de7 	andeq	r3, r0, r7, ror #27
    7a50:	002e1e16 	eoreq	r1, lr, r6, lsl lr
    7a54:	05a30100 	streq	r0, [r3, #256]!	; 0x100
    7a58:	00000050 	andeq	r0, r0, r0, asr r0
    7a5c:	00003e08 	andeq	r3, r0, r8, lsl #28
    7a60:	ef012200 	svc	0x00012200
    7a64:	01000030 	tsteq	r0, r0, lsr r0
    7a68:	000105c3 	andeq	r0, r1, r3, asr #11
    7a6c:	00000000 	andeq	r0, r0, r0
    7a70:	02000000 	andeq	r0, r0, #0
    7a74:	5801007d 	stmdapl	r1, {r0, r2, r3, r4, r5, r6}
    7a78:	14000010 	strne	r0, [r0], #-16
    7a7c:	000029cb 	andeq	r2, r0, fp, asr #19
    7a80:	3405c301 	strcc	ip, [r5], #-769	; 0x301
    7a84:	01000005 	tsteq	r0, r5
    7a88:	29d01550 	ldmibcs	r0, {r4, r6, r8, sl, ip}^
    7a8c:	c3010000 	movwgt	r0, #4096	; 0x1000
    7a90:	00005005 	andeq	r5, r0, r5
    7a94:	003e3d00 	eorseq	r3, lr, r0, lsl #26
    7a98:	2e271600 	cfmadda32cs	mvax0, mvax1, mvfx7, mvfx0
    7a9c:	c5010000 	strgt	r0, [r1, #-0]
    7aa0:	00005005 	andeq	r5, r0, r5
    7aa4:	003e5e00 	eorseq	r5, lr, r0, lsl #28
    7aa8:	01220000 	teqeq	r2, r0
    7aac:	00002d4f 	andeq	r2, r0, pc, asr #26
    7ab0:	0105e501 	tsteq	r5, r1, lsl #10
	...
    7abc:	01007d02 	tsteq	r0, r2, lsl #26
    7ac0:	000010a1 	andeq	r1, r0, r1, lsr #1
    7ac4:	0029cb14 	eoreq	ip, r9, r4, lsl fp
    7ac8:	05e50100 	strbeq	r0, [r5, #256]!	; 0x100
    7acc:	00000534 	andeq	r0, r0, r4, lsr r5
    7ad0:	d0155001 	andsle	r5, r5, r1
    7ad4:	01000029 	tsteq	r0, r9, lsr #32
    7ad8:	005005e5 	subseq	r0, r0, r5, ror #11
    7adc:	3e930000 	cdpcc	0, 9, cr0, cr3, cr0, {0}
    7ae0:	27160000 	ldrcs	r0, [r6, -r0]
    7ae4:	0100002e 	tsteq	r0, lr, lsr #32
    7ae8:	005005e7 	subseq	r0, r0, r7, ror #11
    7aec:	3eb40000 	cdpcc	0, 11, cr0, cr4, cr0, {0}
    7af0:	22000000 	andcs	r0, r0, #0
    7af4:	002aef01 	eoreq	lr, sl, r1, lsl #30
    7af8:	06020100 	streq	r0, [r2], -r0, lsl #2
    7afc:	00000001 	andeq	r0, r0, r1
    7b00:	00000000 	andeq	r0, r0, r0
    7b04:	007d0200 	rsbseq	r0, sp, r0, lsl #4
    7b08:	0010da01 	andseq	sp, r0, r1, lsl #20
    7b0c:	29cb1400 	stmibcs	fp, {sl, ip}^
    7b10:	02010000 	andeq	r0, r1, #0
    7b14:	00053406 	andeq	r3, r5, r6, lsl #8
    7b18:	15500100 	ldrbne	r0, [r0, #-256]	; 0x100
    7b1c:	00001a68 	andeq	r1, r0, r8, ror #20
    7b20:	d3060201 	movwle	r0, #25089	; 0x6201
    7b24:	e9000000 	stmdb	r0, {}	; <UNPREDICTABLE>
    7b28:	0000003e 	andeq	r0, r0, lr, lsr r0
    7b2c:	2e3c0122 	rsfcsep	f0, f4, f2
    7b30:	1d010000 	stcne	0, cr0, [r1, #-0]
    7b34:	00000106 	andeq	r0, r0, r6, lsl #2
    7b38:	00000000 	andeq	r0, r0, r0
    7b3c:	7d020000 	stcvc	0, cr0, [r2, #-0]
    7b40:	11130100 	tstne	r3, r0, lsl #2
    7b44:	cb140000 	blgt	507b4c <__Stack_Size+0x50774c>
    7b48:	01000029 	tsteq	r0, r9, lsr #32
    7b4c:	0534061d 	ldreq	r0, [r4, #-1565]!	; 0x61d
    7b50:	50010000 	andpl	r0, r1, r0
    7b54:	001a6815 	andseq	r6, sl, r5, lsl r8
    7b58:	061d0100 	ldreq	r0, [sp], -r0, lsl #2
    7b5c:	000000d3 	ldrdeq	r0, [r0], -r3
    7b60:	00003f23 	andeq	r3, r0, r3, lsr #30
    7b64:	45012200 	strmi	r2, [r1, #-512]	; 0x200
    7b68:	01000029 	tsteq	r0, r9, lsr #32
    7b6c:	00010639 	andeq	r0, r1, r9, lsr r6
    7b70:	00000000 	andeq	r0, r0, r0
    7b74:	02000000 	andeq	r0, r0, #0
    7b78:	4c01007d 	stcmi	0, cr0, [r1], {125}	; 0x7d
    7b7c:	14000011 	strne	r0, [r0], #-17
    7b80:	000029cb 	andeq	r2, r0, fp, asr #19
    7b84:	34063901 	strcc	r3, [r6], #-2305	; 0x901
    7b88:	01000005 	tsteq	r0, r5
    7b8c:	1a681550 	bne	1a0d0d4 <__Stack_Size+0x1a0ccd4>
    7b90:	39010000 	stmdbcc	r1, {}	; <UNPREDICTABLE>
    7b94:	0000d306 	andeq	sp, r0, r6, lsl #6
    7b98:	003f5d00 	eorseq	r5, pc, r0, lsl #26
    7b9c:	01220000 	teqeq	r2, r0
    7ba0:	00002e4a 	andeq	r2, r0, sl, asr #28
    7ba4:	01065501 	tsteq	r6, r1, lsl #10
	...
    7bb0:	01007d02 	tsteq	r0, r2, lsl #26
    7bb4:	00001185 	andeq	r1, r0, r5, lsl #3
    7bb8:	0029cb14 	eoreq	ip, r9, r4, lsl fp
    7bbc:	06550100 	ldrbeq	r0, [r5], -r0, lsl #2
    7bc0:	00000534 	andeq	r0, r0, r4, lsr r5
    7bc4:	68155001 	ldmdavs	r5, {r0, ip, lr}
    7bc8:	0100001a 	tsteq	r0, sl, lsl r0
    7bcc:	00d30655 	sbcseq	r0, r3, r5, asr r6
    7bd0:	3f970000 	svccc	0x00970000
    7bd4:	22000000 	andcs	r0, r0, #0
    7bd8:	00296c01 	eoreq	r6, r9, r1, lsl #24
    7bdc:	06740100 	ldrbteq	r0, [r4], -r0, lsl #2
    7be0:	00000001 	andeq	r0, r0, r1
    7be4:	00000000 	andeq	r0, r0, r0
    7be8:	007d0200 	rsbseq	r0, sp, r0, lsl #4
    7bec:	0011ce01 	andseq	ip, r1, r1, lsl #28
    7bf0:	29cb1400 	stmibcs	fp, {sl, ip}^
    7bf4:	74010000 	strvc	r0, [r1], #-0
    7bf8:	00053406 	andeq	r3, r5, r6, lsl #8
    7bfc:	15500100 	ldrbne	r0, [r0, #-256]	; 0x100
    7c00:	0000282d 	andeq	r2, r0, sp, lsr #16
    7c04:	50067401 	andpl	r7, r6, r1, lsl #8
    7c08:	d1000000 	mrsle	r0, (UNDEF: 0)
    7c0c:	1600003f 			; <UNDEFINED> instruction: 0x1600003f
    7c10:	00002e1e 	andeq	r2, r0, lr, lsl lr
    7c14:	50067601 	andpl	r7, r6, r1, lsl #12
    7c18:	f2000000 	vhadd.s8	d0, d0, d0
    7c1c:	0000003f 	andeq	r0, r0, pc, lsr r0
    7c20:	28f30122 	ldmcs	r3!, {r1, r5, r8}^
    7c24:	95010000 	strls	r0, [r1, #-0]
    7c28:	00000106 	andeq	r0, r0, r6, lsl #2
    7c2c:	00000000 	andeq	r0, r0, r0
    7c30:	7d020000 	stcvc	0, cr0, [r2, #-0]
    7c34:	12170100 	andsne	r0, r7, #0
    7c38:	cb140000 	blgt	507c40 <__Stack_Size+0x507840>
    7c3c:	01000029 	tsteq	r0, r9, lsr #32
    7c40:	05340695 	ldreq	r0, [r4, #-1685]!	; 0x695
    7c44:	50010000 	andpl	r0, r1, r0
    7c48:	00282d15 	eoreq	r2, r8, r5, lsl sp
    7c4c:	06950100 	ldreq	r0, [r5], r0, lsl #2
    7c50:	00000050 	andeq	r0, r0, r0, asr r0
    7c54:	00004027 	andeq	r4, r0, r7, lsr #32
    7c58:	002e1e16 	eoreq	r1, lr, r6, lsl lr
    7c5c:	06970100 	ldreq	r0, [r7], r0, lsl #2
    7c60:	00000050 	andeq	r0, r0, r0, asr r0
    7c64:	00004048 	andeq	r4, r0, r8, asr #32
    7c68:	5c012200 	sfmpl	f2, 4, [r1], {-0}
    7c6c:	01000028 	tsteq	r0, r8, lsr #32
    7c70:	000106b6 			; <UNDEFINED> instruction: 0x000106b6
    7c74:	00000000 	andeq	r0, r0, r0
    7c78:	02000000 	andeq	r0, r0, #0
    7c7c:	6001007d 	andvs	r0, r1, sp, ror r0
    7c80:	14000012 	strne	r0, [r0], #-18
    7c84:	000029cb 	andeq	r2, r0, fp, asr #19
    7c88:	3406b601 	strcc	fp, [r6], #-1537	; 0x601
    7c8c:	01000005 	tsteq	r0, r5
    7c90:	282d1550 	stmdacs	sp!, {r4, r6, r8, sl, ip}
    7c94:	b6010000 	strlt	r0, [r1], -r0
    7c98:	00005006 	andeq	r5, r0, r6
    7c9c:	00407d00 	subeq	r7, r0, r0, lsl #26
    7ca0:	2e271600 	cfmadda32cs	mvax0, mvax1, mvfx7, mvfx0
    7ca4:	b8010000 	stmdalt	r1, {}	; <UNPREDICTABLE>
    7ca8:	00005006 	andeq	r5, r0, r6
    7cac:	00409e00 	subeq	r9, r0, r0, lsl #28
    7cb0:	01220000 	teqeq	r2, r0
    7cb4:	000027d1 	ldrdeq	r2, [r0], -r1
    7cb8:	0106d701 	tsteq	r6, r1, lsl #14
	...
    7cc4:	01007d02 	tsteq	r0, r2, lsl #26
    7cc8:	000012a9 	andeq	r1, r0, r9, lsr #5
    7ccc:	0029cb14 	eoreq	ip, r9, r4, lsl fp
    7cd0:	06d70100 	ldrbeq	r0, [r7], r0, lsl #2
    7cd4:	00000534 	andeq	r0, r0, r4, lsr r5
    7cd8:	2d155001 	ldccs	0, cr5, [r5, #-4]
    7cdc:	01000028 	tsteq	r0, r8, lsr #32
    7ce0:	005006d7 	ldrsbeq	r0, [r0], #-103	; 0xffffff99
    7ce4:	40d30000 	sbcsmi	r0, r3, r0
    7ce8:	27160000 	ldrcs	r0, [r6, -r0]
    7cec:	0100002e 	tsteq	r0, lr, lsr #32
    7cf0:	005006d9 	ldrsbeq	r0, [r0], #-105	; 0xffffff97
    7cf4:	40f40000 	rscsmi	r0, r4, r0
    7cf8:	22000000 	andcs	r0, r0, #0
    7cfc:	002dbc01 	eoreq	fp, sp, r1, lsl #24
    7d00:	06f70100 	ldrbteq	r0, [r7], r0, lsl #2
    7d04:	00000001 	andeq	r0, r0, r1
    7d08:	00000000 	andeq	r0, r0, r0
    7d0c:	007d0200 	rsbseq	r0, sp, r0, lsl #4
    7d10:	0012f201 	andseq	pc, r2, r1, lsl #4
    7d14:	29cb1400 	stmibcs	fp, {sl, ip}^
    7d18:	f7010000 			; <UNDEFINED> instruction: 0xf7010000
    7d1c:	00053406 	andeq	r3, r5, r6, lsl #8
    7d20:	15500100 	ldrbne	r0, [r0, #-256]	; 0x100
    7d24:	0000288e 	andeq	r2, r0, lr, lsl #17
    7d28:	5006f701 	andpl	pc, r6, r1, lsl #14
    7d2c:	29000000 	stmdbcs	r0, {}	; <UNPREDICTABLE>
    7d30:	16000041 	strne	r0, [r0], -r1, asr #32
    7d34:	00002e1e 	andeq	r2, r0, lr, lsl lr
    7d38:	5006f901 	andpl	pc, r6, r1, lsl #18
    7d3c:	4a000000 	bmi	7d44 <__Stack_Size+0x7944>
    7d40:	00000041 	andeq	r0, r0, r1, asr #32
    7d44:	2b340122 	blcs	d081d4 <__Stack_Size+0xd07dd4>
    7d48:	18010000 	stmdane	r1, {}	; <UNPREDICTABLE>
    7d4c:	00000107 	andeq	r0, r0, r7, lsl #2
    7d50:	00000000 	andeq	r0, r0, r0
    7d54:	7d020000 	stcvc	0, cr0, [r2, #-0]
    7d58:	133b0100 	teqne	fp, #0
    7d5c:	cb140000 	blgt	507d64 <__Stack_Size+0x507964>
    7d60:	01000029 	tsteq	r0, r9, lsr #32
    7d64:	05340718 	ldreq	r0, [r4, #-1816]!	; 0x718
    7d68:	50010000 	andpl	r0, r1, r0
    7d6c:	00288e15 	eoreq	r8, r8, r5, lsl lr
    7d70:	07180100 	ldreq	r0, [r8, -r0, lsl #2]
    7d74:	00000050 	andeq	r0, r0, r0, asr r0
    7d78:	0000417f 	andeq	r4, r0, pc, ror r1
    7d7c:	002e1e16 	eoreq	r1, lr, r6, lsl lr
    7d80:	071a0100 	ldreq	r0, [sl, -r0, lsl #2]
    7d84:	00000050 	andeq	r0, r0, r0, asr r0
    7d88:	000041a0 	andeq	r4, r0, r0, lsr #3
    7d8c:	b9012200 	stmdblt	r1, {r9, sp}
    7d90:	01000029 	tsteq	r0, r9, lsr #32
    7d94:	00010739 	andeq	r0, r1, r9, lsr r7
    7d98:	00000000 	andeq	r0, r0, r0
    7d9c:	02000000 	andeq	r0, r0, #0
    7da0:	8401007d 	strhi	r0, [r1], #-125	; 0x7d
    7da4:	14000013 	strne	r0, [r0], #-19
    7da8:	000029cb 	andeq	r2, r0, fp, asr #19
    7dac:	34073901 	strcc	r3, [r7], #-2305	; 0x901
    7db0:	01000005 	tsteq	r0, r5
    7db4:	288e1550 	stmcs	lr, {r4, r6, r8, sl, ip}
    7db8:	39010000 	stmdbcc	r1, {}	; <UNPREDICTABLE>
    7dbc:	00005007 	andeq	r5, r0, r7
    7dc0:	0041d500 	subeq	sp, r1, r0, lsl #10
    7dc4:	2e271600 	cfmadda32cs	mvax0, mvax1, mvfx7, mvfx0
    7dc8:	3b010000 	blcc	47dd0 <__Stack_Size+0x479d0>
    7dcc:	00005007 	andeq	r5, r0, r7
    7dd0:	0041f600 	subeq	pc, r1, r0, lsl #12
    7dd4:	01220000 	teqeq	r2, r0
    7dd8:	00002798 	muleq	r0, r8, r7
    7ddc:	01075a01 	tsteq	r7, r1, lsl #20
	...
    7de8:	01007d02 	tsteq	r0, r2, lsl #26
    7dec:	000013cd 	andeq	r1, r0, sp, asr #7
    7df0:	0029cb14 	eoreq	ip, r9, r4, lsl fp
    7df4:	075a0100 	ldrbeq	r0, [sl, -r0, lsl #2]
    7df8:	00000534 	andeq	r0, r0, r4, lsr r5
    7dfc:	8e155001 	cdphi	0, 1, cr5, cr5, cr1, {0}
    7e00:	01000028 	tsteq	r0, r8, lsr #32
    7e04:	0050075a 	subseq	r0, r0, sl, asr r7
    7e08:	422b0000 	eormi	r0, fp, #0
    7e0c:	27160000 	ldrcs	r0, [r6, -r0]
    7e10:	0100002e 	tsteq	r0, lr, lsr #32
    7e14:	0050075c 	subseq	r0, r0, ip, asr r7
    7e18:	424c0000 	submi	r0, ip, #0
    7e1c:	22000000 	andcs	r0, r0, #0
    7e20:	00308901 	eorseq	r8, r0, r1, lsl #18
    7e24:	077b0100 	ldrbeq	r0, [fp, -r0, lsl #2]!
    7e28:	00000001 	andeq	r0, r0, r1
    7e2c:	00000000 	andeq	r0, r0, r0
    7e30:	007d0200 	rsbseq	r0, sp, r0, lsl #4
    7e34:	00141601 	andseq	r1, r4, r1, lsl #12
    7e38:	29cb1400 	stmibcs	fp, {sl, ip}^
    7e3c:	7b010000 	blvc	47e44 <__Stack_Size+0x47a44>
    7e40:	00053407 	andeq	r3, r5, r7, lsl #8
    7e44:	15500100 	ldrbne	r0, [r0, #-256]	; 0x100
    7e48:	00002bdc 	ldrdeq	r2, [r0], -ip
    7e4c:	50077b01 	andpl	r7, r7, r1, lsl #22
    7e50:	81000000 	mrshi	r0, (UNDEF: 0)
    7e54:	16000042 	strne	r0, [r0], -r2, asr #32
    7e58:	00002e1e 	andeq	r2, r0, lr, lsl lr
    7e5c:	50077d01 	andpl	r7, r7, r1, lsl #26
    7e60:	a2000000 	andge	r0, r0, #0
    7e64:	00000042 	andeq	r0, r0, r2, asr #32
    7e68:	2f7a0122 	svccs	0x007a0122
    7e6c:	9b010000 	blls	47e74 <__Stack_Size+0x47a74>
    7e70:	00000107 	andeq	r0, r0, r7, lsl #2
    7e74:	00000000 	andeq	r0, r0, r0
    7e78:	7d020000 	stcvc	0, cr0, [r2, #-0]
    7e7c:	145f0100 	ldrbne	r0, [pc], #-256	; 7e84 <__Stack_Size+0x7a84>
    7e80:	cb140000 	blgt	507e88 <__Stack_Size+0x507a88>
    7e84:	01000029 	tsteq	r0, r9, lsr #32
    7e88:	0534079b 	ldreq	r0, [r4, #-1947]!	; 0x79b
    7e8c:	50010000 	andpl	r0, r1, r0
    7e90:	002bdc15 	eoreq	sp, fp, r5, lsl ip
    7e94:	079b0100 	ldreq	r0, [fp, r0, lsl #2]
    7e98:	00000050 	andeq	r0, r0, r0, asr r0
    7e9c:	000042d7 	ldrdeq	r4, [r0], -r7
    7ea0:	002e1e16 	eoreq	r1, lr, r6, lsl lr
    7ea4:	079d0100 	ldreq	r0, [sp, r0, lsl #2]
    7ea8:	00000050 	andeq	r0, r0, r0, asr r0
    7eac:	000042f8 	strdeq	r4, [r0], -r8
    7eb0:	33012200 	movwcc	r2, #4608	; 0x1200
    7eb4:	0100002d 	tsteq	r0, sp, lsr #32
    7eb8:	000107bb 			; <UNDEFINED> instruction: 0x000107bb
    7ebc:	00000000 	andeq	r0, r0, r0
    7ec0:	02000000 	andeq	r0, r0, #0
    7ec4:	a801007d 	stmdage	r1, {r0, r2, r3, r4, r5, r6}
    7ec8:	14000014 	strne	r0, [r0], #-20
    7ecc:	000029cb 	andeq	r2, r0, fp, asr #19
    7ed0:	3407bb01 	strcc	fp, [r7], #-2817	; 0xb01
    7ed4:	01000005 	tsteq	r0, r5
    7ed8:	2bdc1550 	blcs	ff70d420 <SCS_BASE+0x1f6ff420>
    7edc:	bb010000 	bllt	47ee4 <__Stack_Size+0x47ae4>
    7ee0:	00005007 	andeq	r5, r0, r7
    7ee4:	00433100 	subeq	r3, r3, r0, lsl #2
    7ee8:	2e271600 	cfmadda32cs	mvax0, mvax1, mvfx7, mvfx0
    7eec:	bd010000 	stclt	0, cr0, [r1, #-0]
    7ef0:	00005007 	andeq	r5, r0, r7
    7ef4:	00435200 	subeq	r5, r3, r0, lsl #4
    7ef8:	01220000 	teqeq	r2, r0
    7efc:	00002ab5 			; <UNDEFINED> instruction: 0x00002ab5
    7f00:	0107db01 	tsteq	r7, r1, lsl #22
	...
    7f0c:	01007d02 	tsteq	r0, r2, lsl #26
    7f10:	000014f1 	strdeq	r1, [r0], -r1	; <UNPREDICTABLE>
    7f14:	0029cb14 	eoreq	ip, r9, r4, lsl fp
    7f18:	07db0100 	ldrbeq	r0, [fp, r0, lsl #2]
    7f1c:	00000534 	andeq	r0, r0, r4, lsr r5
    7f20:	dc155001 	ldcle	0, cr5, [r5], {1}
    7f24:	0100002b 	tsteq	r0, fp, lsr #32
    7f28:	005007db 	ldrsbeq	r0, [r0], #-123	; 0xffffff85
    7f2c:	43870000 	orrmi	r0, r7, #0
    7f30:	27160000 	ldrcs	r0, [r6, -r0]
    7f34:	0100002e 	tsteq	r0, lr, lsr #32
    7f38:	005007dd 	ldrsbeq	r0, [r0], #-125	; 0xffffff83
    7f3c:	43a80000 			; <UNDEFINED> instruction: 0x43a80000
    7f40:	22000000 	andcs	r0, r0, #0
    7f44:	0027aa01 	eoreq	sl, r7, r1, lsl #20
    7f48:	07fb0100 	ldrbeq	r0, [fp, r0, lsl #2]!
    7f4c:	00000001 	andeq	r0, r0, r1
    7f50:	00000000 	andeq	r0, r0, r0
    7f54:	007d0200 	rsbseq	r0, sp, r0, lsl #4
    7f58:	00153a01 	andseq	r3, r5, r1, lsl #20
    7f5c:	29cb1400 	stmibcs	fp, {sl, ip}^
    7f60:	fb010000 	blx	47f6a <__Stack_Size+0x47b6a>
    7f64:	00053407 	andeq	r3, r5, r7, lsl #8
    7f68:	15500100 	ldrbne	r0, [r0, #-256]	; 0x100
    7f6c:	0000284d 	andeq	r2, r0, sp, asr #16
    7f70:	5007fb01 	andpl	pc, r7, r1, lsl #22
    7f74:	e1000000 	mrs	r0, (UNDEF: 0)
    7f78:	16000043 	strne	r0, [r0], -r3, asr #32
    7f7c:	00002b17 	andeq	r2, r0, r7, lsl fp
    7f80:	5007fd01 	andpl	pc, r7, r1, lsl #26
    7f84:	02000000 	andeq	r0, r0, #0
    7f88:	00000044 	andeq	r0, r0, r4, asr #32
    7f8c:	2ded0122 	stfcse	f0, [sp, #136]!	; 0x88
    7f90:	18010000 	stmdane	r1, {}	; <UNPREDICTABLE>
    7f94:	00000108 	andeq	r0, r0, r8, lsl #2
    7f98:	00000000 	andeq	r0, r0, r0
    7f9c:	7d020000 	stcvc	0, cr0, [r2, #-0]
    7fa0:	15830100 	strne	r0, [r3, #256]	; 0x100
    7fa4:	cb140000 	blgt	507fac <__Stack_Size+0x507bac>
    7fa8:	01000029 	tsteq	r0, r9, lsr #32
    7fac:	05340818 	ldreq	r0, [r4, #-2072]!	; 0x818
    7fb0:	50010000 	andpl	r0, r1, r0
    7fb4:	002c9f15 	eoreq	r9, ip, r5, lsl pc
    7fb8:	08180100 	ldmdaeq	r8, {r8}
    7fbc:	00000050 	andeq	r0, r0, r0, asr r0
    7fc0:	00004437 	andeq	r4, r0, r7, lsr r4
    7fc4:	002b1716 	eoreq	r1, fp, r6, lsl r7
    7fc8:	081a0100 	ldmdaeq	sl, {r8}
    7fcc:	00000050 	andeq	r0, r0, r0, asr r0
    7fd0:	00004458 	andeq	r4, r0, r8, asr r4
    7fd4:	5a012200 	bpl	507dc <__Stack_Size+0x503dc>
    7fd8:	01000031 	tsteq	r0, r1, lsr r0
    7fdc:	00010836 	andeq	r0, r1, r6, lsr r8
    7fe0:	00000000 	andeq	r0, r0, r0
    7fe4:	02000000 	andeq	r0, r0, #0
    7fe8:	cc01007d 	stcgt	0, cr0, [r1], {125}	; 0x7d
    7fec:	14000015 	strne	r0, [r0], #-21
    7ff0:	000029cb 	andeq	r2, r0, fp, asr #19
    7ff4:	34083601 	strcc	r3, [r8], #-1537	; 0x601
    7ff8:	01000005 	tsteq	r0, r5
    7ffc:	284d1550 	stmdacs	sp, {r4, r6, r8, sl, ip}^
    8000:	36010000 	strcc	r0, [r1], -r0
    8004:	00005008 	andeq	r5, r0, r8
    8008:	00448d00 	subeq	r8, r4, r0, lsl #26
    800c:	2b171600 	blcs	5cd814 <__Stack_Size+0x5cd414>
    8010:	38010000 	stmdacc	r1, {}	; <UNPREDICTABLE>
    8014:	00005008 	andeq	r5, r0, r8
    8018:	0044ae00 	subeq	sl, r4, r0, lsl #28
    801c:	01220000 	teqeq	r2, r0
    8020:	00003049 	andeq	r3, r0, r9, asr #32
    8024:	01085301 	tsteq	r8, r1, lsl #6
	...
    8030:	01007d02 	tsteq	r0, r2, lsl #26
    8034:	00001615 	andeq	r1, r0, r5, lsl r6
    8038:	0029cb14 	eoreq	ip, r9, r4, lsl fp
    803c:	08530100 	ldmdaeq	r3, {r8}^
    8040:	00000534 	andeq	r0, r0, r4, lsr r5
    8044:	9f155001 	svcls	0x00155001
    8048:	0100002c 	tsteq	r0, ip, lsr #32
    804c:	00500853 	subseq	r0, r0, r3, asr r8
    8050:	44e30000 	strbtmi	r0, [r3], #0
    8054:	17160000 	ldrne	r0, [r6, -r0]
    8058:	0100002b 	tsteq	r0, fp, lsr #32
    805c:	00500855 	subseq	r0, r0, r5, asr r8
    8060:	45040000 	strmi	r0, [r4, #-0]
    8064:	22000000 	andcs	r0, r0, #0
    8068:	00309901 	eorseq	r9, r0, r1, lsl #18
    806c:	08710100 	ldmdaeq	r1!, {r8}^
    8070:	00000001 	andeq	r0, r0, r1
    8074:	00000000 	andeq	r0, r0, r0
    8078:	007d0200 	rsbseq	r0, sp, r0, lsl #4
    807c:	00165e01 	andseq	r5, r6, r1, lsl #28
    8080:	29cb1400 	stmibcs	fp, {sl, ip}^
    8084:	71010000 	mrsvc	r0, (UNDEF: 1)
    8088:	00053408 	andeq	r3, r5, r8, lsl #8
    808c:	15500100 	ldrbne	r0, [r0, #-256]	; 0x100
    8090:	0000284d 	andeq	r2, r0, sp, asr #16
    8094:	50087101 	andpl	r7, r8, r1, lsl #2
    8098:	39000000 	stmdbcc	r0, {}	; <UNPREDICTABLE>
    809c:	16000045 	strne	r0, [r0], -r5, asr #32
    80a0:	00002b17 	andeq	r2, r0, r7, lsl fp
    80a4:	50087301 	andpl	r7, r8, r1, lsl #6
    80a8:	5a000000 	bpl	80b0 <__Stack_Size+0x7cb0>
    80ac:	00000045 	andeq	r0, r0, r5, asr #32
    80b0:	28160122 	ldmdacs	r6, {r1, r5, r8}
    80b4:	8e010000 	cdphi	0, 0, cr0, cr1, cr0, {0}
    80b8:	00000108 	andeq	r0, r0, r8, lsl #2
    80bc:	00000000 	andeq	r0, r0, r0
    80c0:	7d020000 	stcvc	0, cr0, [r2, #-0]
    80c4:	16a70100 	strtne	r0, [r7], r0, lsl #2
    80c8:	cb140000 	blgt	5080d0 <__Stack_Size+0x507cd0>
    80cc:	01000029 	tsteq	r0, r9, lsr #32
    80d0:	0534088e 	ldreq	r0, [r4, #-2190]!	; 0x88e
    80d4:	50010000 	andpl	r0, r1, r0
    80d8:	002c9f15 	eoreq	r9, ip, r5, lsl pc
    80dc:	088e0100 	stmeq	lr, {r8}
    80e0:	00000050 	andeq	r0, r0, r0, asr r0
    80e4:	0000458f 	andeq	r4, r0, pc, lsl #11
    80e8:	002b1716 	eoreq	r1, fp, r6, lsl r7
    80ec:	08900100 	ldmeq	r0, {r8}
    80f0:	00000050 	andeq	r0, r0, r0, asr r0
    80f4:	000045b0 			; <UNDEFINED> instruction: 0x000045b0
    80f8:	60012200 	andvs	r2, r1, r0, lsl #4
    80fc:	01000030 	tsteq	r0, r0, lsr r0
    8100:	000108ac 	andeq	r0, r1, ip, lsr #17
    8104:	00000000 	andeq	r0, r0, r0
    8108:	02000000 	andeq	r0, r0, #0
    810c:	f001007d 			; <UNDEFINED> instruction: 0xf001007d
    8110:	14000016 	strne	r0, [r0], #-22
    8114:	000029cb 	andeq	r2, r0, fp, asr #19
    8118:	3408ac01 	strcc	sl, [r8], #-3073	; 0xc01
    811c:	01000005 	tsteq	r0, r5
    8120:	284d1550 	stmdacs	sp, {r4, r6, r8, sl, ip}^
    8124:	ac010000 	stcge	0, cr0, [r1], {-0}
    8128:	00005008 	andeq	r5, r0, r8
    812c:	0045e500 	subeq	lr, r5, r0, lsl #10
    8130:	2b171600 	blcs	5cd938 <__Stack_Size+0x5cd538>
    8134:	ae010000 	cdpge	0, 0, cr0, cr1, cr0, {0}
    8138:	00005008 	andeq	r5, r0, r8
    813c:	00460600 	subeq	r0, r6, r0, lsl #12
    8140:	01210000 	teqeq	r1, r0
    8144:	00002bfa 	strdeq	r2, [r0], -sl
    8148:	0108ce01 	tsteq	r8, r1, lsl #28
	...
    8154:	0000463b 	andeq	r4, r0, fp, lsr r6
    8158:	00173a01 	andseq	r3, r7, r1, lsl #20
    815c:	29cb1400 	stmibcs	fp, {sl, ip}^
    8160:	ce010000 	cdpgt	0, 0, cr0, cr1, cr0, {0}
    8164:	00053408 	andeq	r3, r5, r8, lsl #8
    8168:	15500100 	ldrbne	r0, [r0, #-256]	; 0x100
    816c:	00002e30 	andeq	r2, r0, r0, lsr lr
    8170:	5008ce01 	andpl	ip, r8, r1, lsl #28
    8174:	5b000000 	blpl	817c <__Stack_Size+0x7d7c>
    8178:	15000046 	strne	r0, [r0, #-70]	; 0x46
    817c:	00002e9f 	muleq	r0, pc, lr	; <UNPREDICTABLE>
    8180:	5008ce01 	andpl	ip, r8, r1, lsl #28
    8184:	7c000000 	stcvc	0, cr0, [r0], {-0}
    8188:	00000046 	andeq	r0, r0, r6, asr #32
    818c:	28de0121 	ldmcs	lr, {r0, r5, r8}^
    8190:	ea010000 	b	48198 <__Stack_Size+0x47d98>
    8194:	00000108 	andeq	r0, r0, r8, lsl #2
    8198:	00000000 	andeq	r0, r0, r0
    819c:	469d0000 	ldrmi	r0, [sp], r0
    81a0:	84010000 	strhi	r0, [r1], #-0
    81a4:	14000017 	strne	r0, [r0], #-23
    81a8:	000029cb 	andeq	r2, r0, fp, asr #19
    81ac:	3408ea01 	strcc	lr, [r8], #-2561	; 0xa01
    81b0:	01000005 	tsteq	r0, r5
    81b4:	2e301550 	mrccs	5, 1, r1, cr0, cr0, {2}
    81b8:	ea010000 	b	481c0 <__Stack_Size+0x47dc0>
    81bc:	00005008 	andeq	r5, r0, r8
    81c0:	0046bd00 	subeq	fp, r6, r0, lsl #26
    81c4:	2c8c1500 	cfstr32cs	mvfx1, [ip], {0}
    81c8:	ea010000 	b	481d0 <__Stack_Size+0x47dd0>
    81cc:	00005008 	andeq	r5, r0, r8
    81d0:	0046de00 	subeq	sp, r6, r0, lsl #28
    81d4:	01210000 	teqeq	r1, r0
    81d8:	00002b87 	andeq	r2, r0, r7, lsl #23
    81dc:	01091201 	tsteq	r9, r1, lsl #4
	...
    81e8:	000046ff 	strdeq	r4, [r0], -pc	; <UNPREDICTABLE>
    81ec:	0017d001 	andseq	sp, r7, r1
    81f0:	29cb1500 	stmibcs	fp, {r8, sl, ip}^
    81f4:	12010000 	andne	r0, r1, #0
    81f8:	00053409 	andeq	r3, r5, r9, lsl #8
    81fc:	00471f00 	subeq	r1, r7, r0, lsl #30
    8200:	2e301500 	cfabs32cs	mvfx1, mvfx0
    8204:	12010000 	andne	r0, r1, #0
    8208:	00005009 	andeq	r5, r0, r9
    820c:	00473f00 	subeq	r3, r7, r0, lsl #30
    8210:	2f031500 	svccs	0x00031500
    8214:	12010000 	andne	r0, r1, #0
    8218:	00005009 	andeq	r5, r0, r9
    821c:	00477900 	subeq	r7, r7, r0, lsl #18
    8220:	01220000 	teqeq	r2, r0
    8224:	00002cc8 	andeq	r2, r0, r8, asr #25
    8228:	01093801 	tsteq	r9, r1, lsl #16
	...
    8234:	01007d02 	tsteq	r0, r2, lsl #26
    8238:	00001809 	andeq	r1, r0, r9, lsl #16
    823c:	0029cb14 	eoreq	ip, r9, r4, lsl fp
    8240:	09380100 	ldmdbeq	r8!, {r8}
    8244:	00000534 	andeq	r0, r0, r4, lsr r5
    8248:	68155001 	ldmdavs	r5, {r0, ip, lr}
    824c:	0100001a 	tsteq	r0, sl, lsl r0
    8250:	00d30938 	sbcseq	r0, r3, r8, lsr r9
    8254:	479a0000 	ldrmi	r0, [sl, r0]
    8258:	22000000 	andcs	r0, r0, #0
    825c:	00292d01 	eoreq	r2, r9, r1, lsl #26
    8260:	09550100 	ldmdbeq	r5, {r8}^
    8264:	00000001 	andeq	r0, r0, r1
    8268:	00000000 	andeq	r0, r0, r0
    826c:	007d0200 	rsbseq	r0, sp, r0, lsl #4
    8270:	00184201 	andseq	r4, r8, r1, lsl #4
    8274:	29cb1400 	stmibcs	fp, {sl, ip}^
    8278:	55010000 	strpl	r0, [r1, #-0]
    827c:	00053409 	andeq	r3, r5, r9, lsl #8
    8280:	15500100 	ldrbne	r0, [r0, #-256]	; 0x100
    8284:	00002ce0 	andeq	r2, r0, r0, ror #25
    8288:	50095501 	andpl	r5, r9, r1, lsl #10
    828c:	d4000000 	strle	r0, [r0], #-0
    8290:	00000047 	andeq	r0, r0, r7, asr #32
    8294:	2c360122 	ldfcss	f0, [r6], #-136	; 0xffffff78
    8298:	70010000 	andvc	r0, r1, r0
    829c:	00000109 	andeq	r0, r0, r9, lsl #2
    82a0:	00000000 	andeq	r0, r0, r0
    82a4:	7d020000 	stcvc	0, cr0, [r2, #-0]
    82a8:	187b0100 	ldmdane	fp!, {r8}^
    82ac:	cb140000 	blgt	5082b4 <__Stack_Size+0x507eb4>
    82b0:	01000029 	tsteq	r0, r9, lsr #32
    82b4:	05340970 	ldreq	r0, [r4, #-2416]!	; 0x970
    82b8:	50010000 	andpl	r0, r1, r0
    82bc:	001a6815 	andseq	r6, sl, r5, lsl r8
    82c0:	09700100 	ldmdbeq	r0!, {r8}^
    82c4:	000000d3 	ldrdeq	r0, [r0], -r3
    82c8:	0000480e 	andeq	r4, r0, lr, lsl #16
    82cc:	ec012200 	sfm	f2, 4, [r1], {-0}
    82d0:	0100002e 	tsteq	r0, lr, lsr #32
    82d4:	0001098d 	andeq	r0, r1, sp, lsl #19
    82d8:	00000000 	andeq	r0, r0, r0
    82dc:	02000000 	andeq	r0, r0, #0
    82e0:	b401007d 	strlt	r0, [r1], #-125	; 0x7d
    82e4:	14000018 	strne	r0, [r0], #-24
    82e8:	000029cb 	andeq	r2, r0, fp, asr #19
    82ec:	34098d01 	strcc	r8, [r9], #-3329	; 0xd01
    82f0:	01000005 	tsteq	r0, r5
    82f4:	29551550 	ldmdbcs	r5, {r4, r6, r8, sl, ip}^
    82f8:	8d010000 	stchi	0, cr0, [r1, #-0]
    82fc:	00005009 	andeq	r5, r0, r9
    8300:	00484800 	subeq	r4, r8, r0, lsl #16
    8304:	01220000 	teqeq	r2, r0
    8308:	00002b58 	andeq	r2, r0, r8, asr fp
    830c:	0109ae01 	tsteq	r9, r1, lsl #28
	...
    8318:	01007d02 	tsteq	r0, r2, lsl #26
    831c:	000018ed 	andeq	r1, r0, sp, ror #17
    8320:	0029cb14 	eoreq	ip, r9, r4, lsl fp
    8324:	09ae0100 	stmibeq	lr!, {r8}
    8328:	00000534 	andeq	r0, r0, r4, lsr r5
    832c:	0e155001 	cdpeq	0, 1, cr5, cr5, cr1, {0}
    8330:	0100002f 	tsteq	r0, pc, lsr #32
    8334:	005009ae 	subseq	r0, r0, lr, lsr #19
    8338:	48690000 	stmdami	r9!, {}^	; <UNPREDICTABLE>
    833c:	22000000 	andcs	r0, r0, #0
    8340:	002da801 	eoreq	sl, sp, r1, lsl #16
    8344:	09ca0100 	stmibeq	sl, {r8}^
    8348:	00000001 	andeq	r0, r0, r1
    834c:	00000000 	andeq	r0, r0, r0
    8350:	007d0200 	rsbseq	r0, sp, r0, lsl #4
    8354:	00192601 	andseq	r2, r9, r1, lsl #12
    8358:	29cb1400 	stmibcs	fp, {sl, ip}^
    835c:	ca010000 	bgt	48364 <__Stack_Size+0x47f64>
    8360:	00053409 	andeq	r3, r5, r9, lsl #8
    8364:	15500100 	ldrbne	r0, [r0, #-256]	; 0x100
    8368:	00002a05 	andeq	r2, r0, r5, lsl #20
    836c:	5009ca01 	andpl	ip, r9, r1, lsl #20
    8370:	8a000000 	bhi	8378 <__Stack_Size+0x7f78>
    8374:	00000048 	andeq	r0, r0, r8, asr #32
    8378:	31290122 	teqcc	r9, r2, lsr #2
    837c:	e4010000 	str	r0, [r1], #-0
    8380:	00000109 	andeq	r0, r0, r9, lsl #2
    8384:	00000000 	andeq	r0, r0, r0
    8388:	7d020000 	stcvc	0, cr0, [r2, #-0]
    838c:	195f0100 	ldmdbne	pc, {r8}^	; <UNPREDICTABLE>
    8390:	cb140000 	blgt	508398 <__Stack_Size+0x507f98>
    8394:	01000029 	tsteq	r0, r9, lsr #32
    8398:	053409e4 	ldreq	r0, [r4, #-2532]!	; 0x9e4
    839c:	50010000 	andpl	r0, r1, r0
    83a0:	002fa515 	eoreq	sl, pc, r5, lsl r5	; <UNPREDICTABLE>
    83a4:	09e40100 	stmibeq	r4!, {r8}^
    83a8:	00000050 	andeq	r0, r0, r0, asr r0
    83ac:	000048ab 	andeq	r4, r0, fp, lsr #17
    83b0:	ad012200 	sfmge	f2, 4, [r1, #-0]
    83b4:	0100002b 	tsteq	r0, fp, lsr #32
    83b8:	000109f9 	strdeq	r0, [r1], -r9
    83bc:	00000000 	andeq	r0, r0, r0
    83c0:	02000000 	andeq	r0, r0, #0
    83c4:	9601007d 			; <UNDEFINED> instruction: 0x9601007d
    83c8:	14000019 	strne	r0, [r0], #-25
    83cc:	000029cb 	andeq	r2, r0, fp, asr #19
    83d0:	3409f901 	strcc	pc, [r9], #-2305	; 0x901
    83d4:	01000005 	tsteq	r0, r5
    83d8:	31e51450 	mvncc	r1, r0, asr r4
    83dc:	f9010000 			; <UNDEFINED> instruction: 0xf9010000
    83e0:	00005009 	andeq	r5, r0, r9
    83e4:	00510100 	subseq	r0, r1, r0, lsl #2
    83e8:	2fcd0122 	svccs	0x00cd0122
    83ec:	0a010000 	beq	483f4 <__Stack_Size+0x47ff4>
    83f0:	0000010a 	andeq	r0, r0, sl, lsl #2
    83f4:	00000000 	andeq	r0, r0, r0
    83f8:	7d020000 	stcvc	0, cr0, [r2, #-0]
    83fc:	19cd0100 	stmibne	sp, {r8}^
    8400:	cb140000 	blgt	508408 <__Stack_Size+0x508008>
    8404:	01000029 	tsteq	r0, r9, lsr #32
    8408:	05340a0a 	ldreq	r0, [r4, #-2570]!	; 0xa0a
    840c:	50010000 	andpl	r0, r1, r0
    8410:	002fd414 	eoreq	sp, pc, r4, lsl r4	; <UNPREDICTABLE>
    8414:	0a0a0100 	beq	28881c <__Stack_Size+0x28841c>
    8418:	00000050 	andeq	r0, r0, r0, asr r0
    841c:	22005101 	andcs	r5, r0, #1073741824	; 0x40000000
    8420:	0027e601 	eoreq	lr, r7, r1, lsl #12
    8424:	0a1c0100 	beq	70882c <__Stack_Size+0x70842c>
    8428:	00000001 	andeq	r0, r0, r1
    842c:	00000000 	andeq	r0, r0, r0
    8430:	007d0200 	rsbseq	r0, sp, r0, lsl #4
    8434:	001a0401 	andseq	r0, sl, r1, lsl #8
    8438:	29cb1400 	stmibcs	fp, {sl, ip}^
    843c:	1c010000 	stcne	0, cr0, [r1], {-0}
    8440:	0005340a 	andeq	r3, r5, sl, lsl #8
    8444:	14500100 	ldrbne	r0, [r0], #-256	; 0x100
    8448:	000027ed 	andeq	r2, r0, sp, ror #15
    844c:	500a1c01 	andpl	r1, sl, r1, lsl #24
    8450:	01000000 	mrseq	r0, (UNDEF: 0)
    8454:	01220051 	qsubeq	r0, r1, r2
    8458:	000027f6 	strdeq	r2, [r0], -r6
    845c:	010a2e01 	tsteq	sl, r1, lsl #28
	...
    8468:	01007d02 	tsteq	r0, r2, lsl #26
    846c:	00001a3b 	andeq	r1, r0, fp, lsr sl
    8470:	0029cb14 	eoreq	ip, r9, r4, lsl fp
    8474:	0a2e0100 	beq	b8887c <__Stack_Size+0xb8847c>
    8478:	00000534 	andeq	r0, r0, r4, lsr r5
    847c:	fd145001 	ldc2	0, cr5, [r4, #-4]
    8480:	01000027 	tsteq	r0, r7, lsr #32
    8484:	00500a2e 	subseq	r0, r0, lr, lsr #20
    8488:	51010000 	mrspl	r0, (UNDEF: 1)
    848c:	23012200 	movwcs	r2, #4608	; 0x1200
    8490:	0100002d 	tsteq	r0, sp, lsr #32
    8494:	00010a40 	andeq	r0, r1, r0, asr #20
    8498:	00000000 	andeq	r0, r0, r0
    849c:	02000000 	andeq	r0, r0, #0
    84a0:	7201007d 	andvc	r0, r1, #125	; 0x7d
    84a4:	1400001a 	strne	r0, [r0], #-26
    84a8:	000029cb 	andeq	r2, r0, fp, asr #19
    84ac:	340a4001 	strcc	r4, [sl], #-1
    84b0:	01000005 	tsteq	r0, r5
    84b4:	2d2a1450 	cfstrscs	mvf1, [sl, #-320]!	; 0xfffffec0
    84b8:	40010000 	andmi	r0, r1, r0
    84bc:	0000500a 	andeq	r5, r0, sl
    84c0:	00510100 	subseq	r0, r1, r0, lsl #2
    84c4:	28060122 	stmdacs	r6, {r1, r5, r8}
    84c8:	52010000 	andpl	r0, r1, #0
    84cc:	0000010a 	andeq	r0, r0, sl, lsl #2
    84d0:	00000000 	andeq	r0, r0, r0
    84d4:	7d020000 	stcvc	0, cr0, [r2, #-0]
    84d8:	1aa90100 	bne	fea488e0 <SCS_BASE+0x1ea3a8e0>
    84dc:	cb140000 	blgt	5084e4 <__Stack_Size+0x5080e4>
    84e0:	01000029 	tsteq	r0, r9, lsr #32
    84e4:	05340a52 	ldreq	r0, [r4, #-2642]!	; 0xa52
    84e8:	50010000 	andpl	r0, r1, r0
    84ec:	00280d14 	eoreq	r0, r8, r4, lsl sp
    84f0:	0a520100 	beq	14888f8 <__Stack_Size+0x14884f8>
    84f4:	00000050 	andeq	r0, r0, r0, asr r0
    84f8:	22005101 	andcs	r5, r0, #1073741824	; 0x40000000
    84fc:	002e8b01 	eoreq	r8, lr, r1, lsl #22
    8500:	0a6a0100 	beq	1a88908 <__Stack_Size+0x1a88508>
    8504:	00000001 	andeq	r0, r0, r1
    8508:	00000000 	andeq	r0, r0, r0
    850c:	007d0200 	rsbseq	r0, sp, r0, lsl #4
    8510:	001ae201 	andseq	lr, sl, r1, lsl #4
    8514:	29cb1400 	stmibcs	fp, {sl, ip}^
    8518:	6a010000 	bvs	48520 <__Stack_Size+0x48120>
    851c:	0005340a 	andeq	r3, r5, sl, lsl #8
    8520:	15500100 	ldrbne	r0, [r0, #-256]	; 0x100
    8524:	00002e04 	andeq	r2, r0, r4, lsl #28
    8528:	500a6a01 	andpl	r6, sl, r1, lsl #20
    852c:	cc000000 	stcgt	0, cr0, [r0], {-0}
    8530:	00000048 	andeq	r0, r0, r8, asr #32
    8534:	2c5d0122 	ldfcse	f0, [sp], {34}	; 0x22
    8538:	86010000 	strhi	r0, [r1], -r0
    853c:	0000010a 	andeq	r0, r0, sl, lsl #2
    8540:	00000000 	andeq	r0, r0, r0
    8544:	7d020000 	stcvc	0, cr0, [r2, #-0]
    8548:	1b1b0100 	blne	6c8950 <__Stack_Size+0x6c8550>
    854c:	cb140000 	blgt	508554 <__Stack_Size+0x508154>
    8550:	01000029 	tsteq	r0, r9, lsr #32
    8554:	05340a86 	ldreq	r0, [r4, #-2694]!	; 0xa86
    8558:	50010000 	andpl	r0, r1, r0
    855c:	002e0415 	eoreq	r0, lr, r5, lsl r4
    8560:	0a860100 	beq	fe188968 <SCS_BASE+0x1e17a968>
    8564:	00000050 	andeq	r0, r0, r0, asr r0
    8568:	000048ed 	andeq	r4, r0, sp, ror #17
    856c:	c2012100 	andgt	r2, r1, #0
    8570:	01000030 	tsteq	r0, r0, lsr r0
    8574:	0001028a 	andeq	r0, r1, sl, lsl #5
    8578:	00000000 	andeq	r0, r0, r0
    857c:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
    8580:	01000049 	tsteq	r0, r9, asr #32
    8584:	00001c22 	andeq	r1, r0, r2, lsr #24
    8588:	0029cb15 	eoreq	ip, r9, r5, lsl fp
    858c:	028a0100 	addeq	r0, sl, #0
    8590:	00000534 	andeq	r0, r0, r4, lsr r5
    8594:	0000492e 	andeq	r4, r0, lr, lsr #18
    8598:	002cf115 	eoreq	pc, ip, r5, lsl r1	; <UNPREDICTABLE>
    859c:	028a0100 	addeq	r0, sl, #0
    85a0:	000009ed 	andeq	r0, r0, sp, ror #19
    85a4:	00004962 	andeq	r4, r0, r2, ror #18
    85a8:	002f5816 	eoreq	r5, pc, r6, lsl r8	; <UNPREDICTABLE>
    85ac:	028c0100 	addeq	r0, ip, #0
    85b0:	00000050 	andeq	r0, r0, r0, asr r0
    85b4:	00004980 	andeq	r4, r0, r0, lsl #19
    85b8:	002e5f16 	eoreq	r5, lr, r6, lsl pc
    85bc:	028d0100 	addeq	r0, sp, #0
    85c0:	00000050 	andeq	r0, r0, r0, asr r0
    85c4:	0000499f 	muleq	r0, pc, r9	; <UNPREDICTABLE>
    85c8:	0000001a 	andeq	r0, r0, sl, lsl r0
    85cc:	00053a00 	andeq	r3, r5, r0, lsl #20
    85d0:	001b8a00 	andseq	r8, fp, r0, lsl #20
    85d4:	50011b00 	andpl	r1, r1, r0, lsl #22
    85d8:	00007502 	andeq	r7, r0, r2, lsl #10
    85dc:	0000001a 	andeq	r0, r0, sl, lsl r0
    85e0:	001aa900 	andseq	sl, sl, r0, lsl #18
    85e4:	001b9e00 	andseq	r9, fp, r0, lsl #28
    85e8:	50011b00 	andpl	r1, r1, r0, lsl #22
    85ec:	00007502 	andeq	r7, r0, r2, lsl #10
    85f0:	0000001a 	andeq	r0, r0, sl, lsl r0
    85f4:	0005b300 	andeq	fp, r5, r0, lsl #6
    85f8:	001bbe00 	andseq	fp, fp, r0, lsl #28
    85fc:	52011b00 	andpl	r1, r1, #0
    8600:	1b007602 	blne	25e10 <__Stack_Size+0x25a10>
    8604:	77025101 	strvc	r5, [r2, -r1, lsl #2]
    8608:	50011b00 	andpl	r1, r1, r0, lsl #22
    860c:	00007502 	andeq	r7, r0, r2, lsl #10
    8610:	0000001c 	andeq	r0, r0, ip, lsl r0
    8614:	1ae20100 	bne	ff888a1c <SCS_BASE+0x1f87aa1c>
    8618:	1bd30000 	blne	ff4c8620 <SCS_BASE+0x1f4ba620>
    861c:	011b0000 	tsteq	fp, r0
    8620:	00750250 	rsbseq	r0, r5, r0, asr r2
    8624:	00002900 	andeq	r2, r0, r0, lsl #18
    8628:	05b30000 	ldreq	r0, [r3, #0]!
    862c:	001a0000 	andseq	r0, sl, r0
    8630:	e2000000 	and	r0, r0, #0
    8634:	f000001a 			; <UNDEFINED> instruction: 0xf000001a
    8638:	1b00001b 	blne	86ac <__Stack_Size+0x82ac>
    863c:	75025001 	strvc	r5, [r2, #-1]
    8640:	001a0000 	andseq	r0, sl, r0
    8644:	3a000000 	bcc	864c <__Stack_Size+0x824c>
    8648:	10000005 	andne	r0, r0, r5
    864c:	1b00001c 	blne	86c4 <__Stack_Size+0x82c4>
    8650:	76025201 	strvc	r5, [r2], -r1, lsl #4
    8654:	51011b00 	tstpl	r1, r0, lsl #22
    8658:	1b007702 	blne	26268 <__Stack_Size+0x25e68>
    865c:	75025001 	strvc	r5, [r2, #-1]
    8660:	001d0000 	andseq	r0, sp, r0
    8664:	01000000 	mrseq	r0, (UNDEF: 0)
    8668:	00001aa9 	andeq	r1, r0, r9, lsr #21
    866c:	0250011b 	subseq	r0, r0, #-1073741818	; 0xc0000006
    8670:	00000075 	andeq	r0, r0, r5, ror r0
    8674:	2ea70122 	fdvcssp	f0, f7, f2
    8678:	a2010000 	andge	r0, r1, #0
    867c:	0000010a 	andeq	r0, r0, sl, lsl #2
    8680:	00000000 	andeq	r0, r0, r0
    8684:	7d020000 	stcvc	0, cr0, [r2, #-0]
    8688:	1c5b0100 	ldfnee	f0, [fp], {-0}
    868c:	cb140000 	blgt	508694 <__Stack_Size+0x508294>
    8690:	01000029 	tsteq	r0, r9, lsr #32
    8694:	05340aa2 	ldreq	r0, [r4, #-2722]!	; 0xaa2
    8698:	50010000 	andpl	r0, r1, r0
    869c:	002e0415 	eoreq	r0, lr, r5, lsl r4
    86a0:	0aa20100 	beq	fe888aa8 <SCS_BASE+0x1e87aaa8>
    86a4:	00000050 	andeq	r0, r0, r0, asr r0
    86a8:	000049be 			; <UNDEFINED> instruction: 0x000049be
    86ac:	f1012200 			; <UNDEFINED> instruction: 0xf1012200
    86b0:	01000029 	tsteq	r0, r9, lsr #32
    86b4:	00010abe 			; <UNDEFINED> instruction: 0x00010abe
    86b8:	00000000 	andeq	r0, r0, r0
    86bc:	02000000 	andeq	r0, r0, #0
    86c0:	9401007d 	strls	r0, [r1], #-125	; 0x7d
    86c4:	1400001c 	strne	r0, [r0], #-28
    86c8:	000029cb 	andeq	r2, r0, fp, asr #19
    86cc:	340abe01 	strcc	fp, [sl], #-3585	; 0xe01
    86d0:	01000005 	tsteq	r0, r5
    86d4:	2e041550 	cfrshl32cs	mvfx4, mvfx0, r1
    86d8:	be010000 	cdplt	0, 0, cr0, cr1, cr0, {0}
    86dc:	0000500a 	andeq	r5, r0, sl
    86e0:	0049df00 	subeq	sp, r9, r0, lsl #30
    86e4:	022c0000 	eoreq	r0, ip, #0
    86e8:	0100002d 	tsteq	r0, sp, lsr #32
    86ec:	01010c4b 	tsteq	r1, fp, asr #24
    86f0:	00001cf7 	strdeq	r1, [r0], -r7
    86f4:	0029cb10 	eoreq	ip, r9, r0, lsl fp
    86f8:	0c4b0100 	stfeqe	f0, [fp], {-0}
    86fc:	00000534 	andeq	r0, r0, r4, lsr r5
    8700:	002f3610 	eoreq	r3, pc, r0, lsl r6	; <UNPREDICTABLE>
    8704:	0c4b0100 	stfeqe	f0, [fp], {-0}
    8708:	00000050 	andeq	r0, r0, r0, asr r0
    870c:	002ebb10 	eoreq	fp, lr, r0, lsl fp
    8710:	0c4b0100 	stfeqe	f0, [fp], {-0}
    8714:	00000050 	andeq	r0, r0, r0, asr r0
    8718:	00310e10 	eorseq	r0, r1, r0, lsl lr
    871c:	0c4c0100 	stfeqe	f0, [ip], {-0}
    8720:	00000050 	andeq	r0, r0, r0, asr r0
    8724:	002e2711 	eoreq	r2, lr, r1, lsl r7
    8728:	0c4e0100 	stfeqe	f0, [lr], {-0}
    872c:	00000050 	andeq	r0, r0, r0, asr r0
    8730:	002b1711 	eoreq	r1, fp, r1, lsl r7
    8734:	0c4e0100 	stfeqe	f0, [lr], {-0}
    8738:	00000050 	andeq	r0, r0, r0, asr r0
    873c:	706d742d 	rsbvc	r7, sp, sp, lsr #8
    8740:	0c4e0100 	stfeqe	f0, [lr], {-0}
    8744:	00000050 	andeq	r0, r0, r0, asr r0
    8748:	30262c00 	eorcc	r2, r6, r0, lsl #24
    874c:	7a010000 	bvc	48754 <__Stack_Size+0x48354>
    8750:	5a01010c 	bpl	48b88 <__Stack_Size+0x48788>
    8754:	1000001d 	andne	r0, r0, sp, lsl r0
    8758:	000029cb 	andeq	r2, r0, fp, asr #19
    875c:	340c7a01 	strcc	r7, [ip], #-2561	; 0xa01
    8760:	10000005 	andne	r0, r0, r5
    8764:	00002f36 	andeq	r2, r0, r6, lsr pc
    8768:	500c7a01 	andpl	r7, ip, r1, lsl #20
    876c:	10000000 	andne	r0, r0, r0
    8770:	00002ebb 			; <UNDEFINED> instruction: 0x00002ebb
    8774:	500c7a01 	andpl	r7, ip, r1, lsl #20
    8778:	10000000 	andne	r0, r0, r0
    877c:	0000310e 	andeq	r3, r0, lr, lsl #2
    8780:	500c7b01 	andpl	r7, ip, r1, lsl #22
    8784:	11000000 	mrsne	r0, (UNDEF: 0)
    8788:	00002e27 	andeq	r2, r0, r7, lsr #28
    878c:	500c7d01 	andpl	r7, ip, r1, lsl #26
    8790:	11000000 	mrsne	r0, (UNDEF: 0)
    8794:	00002b17 	andeq	r2, r0, r7, lsl fp
    8798:	500c7d01 	andpl	r7, ip, r1, lsl #26
    879c:	2d000000 	stccs	0, cr0, [r0, #-0]
    87a0:	00706d74 	rsbseq	r6, r0, r4, ror sp
    87a4:	500c7d01 	andpl	r7, ip, r1, lsl #26
    87a8:	00000000 	andeq	r0, r0, r0
    87ac:	31030121 	tstcc	r3, r1, lsr #2
    87b0:	49010000 	stmdbmi	r1, {}	; <UNPREDICTABLE>
    87b4:	00000102 	andeq	r0, r0, r2, lsl #2
    87b8:	00000000 	andeq	r0, r0, r0
    87bc:	4a000000 	bmi	87c4 <__Stack_Size+0x83c4>
    87c0:	b9010000 	stmdblt	r1, {}	; <UNPREDICTABLE>
    87c4:	1500001e 	strne	r0, [r0, #-30]
    87c8:	000029cb 	andeq	r2, r0, fp, asr #19
    87cc:	34024901 	strcc	r4, [r2], #-2305	; 0x901
    87d0:	20000005 	andcs	r0, r0, r5
    87d4:	1500004a 	strne	r0, [r0, #-74]	; 0x4a
    87d8:	00002cf1 	strdeq	r2, [r0], -r1
    87dc:	ed024901 	stc	9, cr4, [r2, #-4]
    87e0:	80000009 	andhi	r0, r0, r9
    87e4:	2e00004a 	cdpcs	0, 0, cr0, cr0, cr10, {2}
    87e8:	00001c94 	muleq	r0, r4, ip
    87ec:	00000000 	andeq	r0, r0, r0
    87f0:	000007e0 	andeq	r0, r0, r0, ror #15
    87f4:	ef026a01 	svc	0x00026a01
    87f8:	2400001d 	strcs	r0, [r0], #-29
    87fc:	00001cc6 	andeq	r1, r0, r6, asr #25
    8800:	00004a9e 	muleq	r0, lr, sl
    8804:	001cba24 	andseq	fp, ip, r4, lsr #20
    8808:	004ab200 	subeq	fp, sl, r0, lsl #4
    880c:	1cae2400 	cfstrsne	mvf2, [lr]
    8810:	4ad10000 	bmi	ff448818 <SCS_BASE+0x1f43a818>
    8814:	a2240000 	eorge	r0, r4, #0
    8818:	f000001c 			; <UNDEFINED> instruction: 0xf000001c
    881c:	2f00004a 	svccs	0x0000004a
    8820:	000007f8 	strdeq	r0, [r0], -r8
    8824:	001cd227 	andseq	sp, ip, r7, lsr #4
    8828:	004b0e00 	subeq	r0, fp, r0, lsl #28
    882c:	1cde2700 	ldclne	7, cr2, [lr], {0}
    8830:	4b430000 	blmi	10c8838 <__Stack_Size+0x10c8438>
    8834:	ea270000 	b	9c883c <__Stack_Size+0x9c843c>
    8838:	7e00001c 	mcrvc	0, 0, r0, cr0, cr12, {0}
    883c:	0000004b 	andeq	r0, r0, fp, asr #32
    8840:	1cf72800 	ldclne	8, cr2, [r7]
	...
    884c:	74010000 	strvc	r0, [r1], #-0
    8850:	001e4b02 	andseq	r4, lr, r2, lsl #22
    8854:	1d292500 	cfstr32ne	mvfx2, [r9, #-0]
    8858:	57010000 	strpl	r0, [r1, -r0]
    885c:	001d1d24 	andseq	r1, sp, r4, lsr #26
    8860:	004bb200 	subeq	fp, fp, r0, lsl #4
    8864:	1d112400 	cfldrsne	mvf2, [r1, #-0]
    8868:	4bd10000 	blmi	ff448870 <SCS_BASE+0x1f43a870>
    886c:	05240000 	streq	r0, [r4, #-0]!
    8870:	f000001d 			; <UNDEFINED> instruction: 0xf000001d
    8874:	2600004b 	strcs	r0, [r0], -fp, asr #32
	...
    8880:	001d3527 	andseq	r3, sp, r7, lsr #10
    8884:	004c0e00 	subeq	r0, ip, r0, lsl #28
    8888:	1d412700 	stclne	7, cr2, [r1, #-0]
    888c:	4c380000 	ldcmi	0, cr0, [r8], #-0
    8890:	4d270000 	stcmi	0, cr0, [r7, #-0]
    8894:	7300001d 	movwvc	r0, #29
    8898:	0000004c 	andeq	r0, r0, ip, asr #32
    889c:	00001a00 	andeq	r1, r0, r0, lsl #20
    88a0:	053a0000 	ldreq	r0, [sl, #-0]!
    88a4:	1e5f0000 	cdpne	0, 5, cr0, cr15, cr0, {0}
    88a8:	011b0000 	tsteq	fp, r0
    88ac:	00740250 	rsbseq	r0, r4, r0, asr r2
    88b0:	00001c00 	andeq	r1, r0, r0, lsl #24
    88b4:	a9010000 	stmdbge	r1, {}	; <UNPREDICTABLE>
    88b8:	7400001a 	strvc	r0, [r0], #-26
    88bc:	1b00001e 	blne	893c <__Stack_Size+0x853c>
    88c0:	74025001 	strvc	r5, [r2], #-1
    88c4:	00290000 	eoreq	r0, r9, r0
    88c8:	b3000000 	movwlt	r0, #0
    88cc:	1c000005 	stcne	0, cr0, [r0], {5}
    88d0:	00000000 	andeq	r0, r0, r0
    88d4:	001ae201 	andseq	lr, sl, r1, lsl #4
    88d8:	001e9200 	andseq	r9, lr, r0, lsl #4
    88dc:	50011b00 	andpl	r1, r1, r0, lsl #22
    88e0:	00007402 	andeq	r7, r0, r2, lsl #8
    88e4:	0000001c 	andeq	r0, r0, ip, lsl r0
    88e8:	1c220100 	stfnes	f0, [r2], #-0
    88ec:	1ea70000 	cdpne	0, 10, cr0, cr7, cr0, {0}
    88f0:	011b0000 	tsteq	fp, r0
    88f4:	00740250 	rsbseq	r0, r4, r0, asr r2
    88f8:	00001d00 	andeq	r1, r0, r0, lsl #26
    88fc:	5b010000 	blpl	48904 <__Stack_Size+0x48504>
    8900:	1b00001c 	blne	8978 <__Stack_Size+0x8578>
    8904:	74025001 	strvc	r5, [r2], #-1
    8908:	22000000 	andcs	r0, r0, #0
    890c:	002b1f01 	eoreq	r1, fp, r1, lsl #30
    8910:	0ad80100 	beq	ff608d18 <SCS_BASE+0x1f5fad18>
    8914:	00000001 	andeq	r0, r0, r1
    8918:	00000000 	andeq	r0, r0, r0
    891c:	007d0200 	rsbseq	r0, sp, r0, lsl #4
    8920:	001ef201 	andseq	pc, lr, r1, lsl #4
    8924:	29cb1400 	stmibcs	fp, {sl, ip}^
    8928:	d8010000 	stmdale	r1, {}	; <UNPREDICTABLE>
    892c:	0005340a 	andeq	r3, r5, sl, lsl #8
    8930:	15500100 	ldrbne	r0, [r0, #-256]	; 0x100
    8934:	00002899 	muleq	r0, r9, r8
    8938:	500ad801 	andpl	sp, sl, r1, lsl #16
    893c:	a7000000 	strge	r0, [r0, -r0]
    8940:	0000004c 	andeq	r0, r0, ip, asr #32
    8944:	29910130 	ldmibcs	r1, {r4, r5, r8}
    8948:	ec010000 	stc	0, cr0, [r1], {-0}
    894c:	0050010a 	subseq	r0, r0, sl, lsl #2
	...
    8958:	7d020000 	stcvc	0, cr0, [r2, #-0]
    895c:	1f210100 	svcne	0x00210100
    8960:	cb150000 	blgt	548968 <__Stack_Size+0x548568>
    8964:	01000029 	tsteq	r0, r9, lsr #32
    8968:	05340aec 	ldreq	r0, [r4, #-2796]!	; 0xaec
    896c:	4cc80000 	stclmi	0, cr0, [r8], {0}
    8970:	30000000 	andcc	r0, r0, r0
    8974:	002a4c01 	eoreq	r4, sl, r1, lsl #24
    8978:	0afd0100 	beq	fff48d80 <SCS_BASE+0x1ff3ad80>
    897c:	00005001 	andeq	r5, r0, r1
	...
    8988:	007d0200 	rsbseq	r0, sp, r0, lsl #4
    898c:	001f5001 	andseq	r5, pc, r1
    8990:	29cb1500 	stmibcs	fp, {r8, sl, ip}^
    8994:	fd010000 	stc2	0, cr0, [r1, #-0]
    8998:	0005340a 	andeq	r3, r5, sl, lsl #8
    899c:	004ce900 	subeq	lr, ip, r0, lsl #18
    89a0:	01300000 	teqeq	r0, r0
    89a4:	00002a5c 	andeq	r2, r0, ip, asr sl
    89a8:	010b0e01 	tsteq	fp, r1, lsl #28
    89ac:	00000050 	andeq	r0, r0, r0, asr r0
	...
    89b8:	01007d02 	tsteq	r0, r2, lsl #26
    89bc:	00001f7f 	andeq	r1, r0, pc, ror pc
    89c0:	0029cb15 	eoreq	ip, r9, r5, lsl fp
    89c4:	0b0e0100 	bleq	388dcc <__Stack_Size+0x3889cc>
    89c8:	00000534 	andeq	r0, r0, r4, lsr r5
    89cc:	00004d0a 	andeq	r4, r0, sl, lsl #26
    89d0:	6c013000 	stcvs	0, cr3, [r1], {-0}
    89d4:	0100002a 	tsteq	r0, sl, lsr #32
    89d8:	50010b1f 	andpl	r0, r1, pc, lsl fp
	...
    89e4:	02000000 	andeq	r0, r0, #0
    89e8:	ae01007d 	mcrge	0, 0, r0, cr1, cr13, {3}
    89ec:	1500001f 	strne	r0, [r0, #-31]
    89f0:	000029cb 	andeq	r2, r0, fp, asr #19
    89f4:	340b1f01 	strcc	r1, [fp], #-3841	; 0xf01
    89f8:	2b000005 	blcs	8a14 <__Stack_Size+0x8614>
    89fc:	0000004d 	andeq	r0, r0, sp, asr #32
    8a00:	2d7b0130 	ldfcse	f0, [fp, #-192]!	; 0xffffff40
    8a04:	2f010000 	svccs	0x00010000
    8a08:	0050010b 	subseq	r0, r0, fp, lsl #2
	...
    8a14:	7d020000 	stcvc	0, cr0, [r2, #-0]
    8a18:	1fdd0100 	svcne	0x00dd0100
    8a1c:	cb150000 	blgt	548a24 <__Stack_Size+0x548624>
    8a20:	01000029 	tsteq	r0, r9, lsr #32
    8a24:	05340b2f 	ldreq	r0, [r4, #-2863]!	; 0xb2f
    8a28:	4d4c0000 	stclmi	0, cr0, [ip, #-0]
    8a2c:	30000000 	andcc	r0, r0, r0
    8a30:	002c0501 	eoreq	r0, ip, r1, lsl #10
    8a34:	0b3f0100 	bleq	fc8e3c <__Stack_Size+0xfc8a3c>
    8a38:	00005001 	andeq	r5, r0, r1
	...
    8a44:	007d0200 	rsbseq	r0, sp, r0, lsl #4
    8a48:	00200c01 	eoreq	r0, r0, r1, lsl #24
    8a4c:	29cb1500 	stmibcs	fp, {r8, sl, ip}^
    8a50:	3f010000 	svccc	0x00010000
    8a54:	0005340b 	andeq	r3, r5, fp, lsl #8
    8a58:	004d6d00 	subeq	r6, sp, r0, lsl #26
    8a5c:	01300000 	teqeq	r0, r0
    8a60:	00002871 	andeq	r2, r0, r1, ror r8
    8a64:	010b5d01 	tsteq	fp, r1, lsl #26
    8a68:	000000a8 	andeq	r0, r0, r8, lsr #1
	...
    8a74:	01007d02 	tsteq	r0, r2, lsl #26
    8a78:	00002059 	andeq	r2, r0, r9, asr r0
    8a7c:	0029cb15 	eoreq	ip, r9, r5, lsl fp
    8a80:	0b5d0100 	bleq	1748e88 <__Stack_Size+0x1748a88>
    8a84:	00000534 	andeq	r0, r0, r4, lsr r5
    8a88:	00004d8e 	andeq	r4, r0, lr, lsl #27
    8a8c:	002b9614 	eoreq	r9, fp, r4, lsl r6
    8a90:	0b5d0100 	bleq	1748e98 <__Stack_Size+0x1748a98>
    8a94:	00000050 	andeq	r0, r0, r0, asr r0
    8a98:	38165101 	ldmdacc	r6, {r0, r8, ip, lr}
    8a9c:	0100001c 	tsteq	r0, ip, lsl r0
    8aa0:	00b30b5f 	adcseq	r0, r3, pc, asr fp
    8aa4:	4daf0000 	stcmi	0, cr0, [pc]	; 8aac <__Stack_Size+0x86ac>
    8aa8:	22000000 	andcs	r0, r0, #0
    8aac:	00025e01 	andeq	r5, r2, r1, lsl #28
    8ab0:	0b860100 	bleq	fe188eb8 <SCS_BASE+0x1e17aeb8>
    8ab4:	0016fc01 	andseq	pc, r6, r1, lsl #24
    8ab8:	00170408 	andseq	r0, r7, r8, lsl #8
    8abc:	007d0208 	rsbseq	r0, sp, r8, lsl #4
    8ac0:	00209201 	eoreq	r9, r0, r1, lsl #4
    8ac4:	29cb1400 	stmibcs	fp, {sl, ip}^
    8ac8:	86010000 	strhi	r0, [r1], -r0
    8acc:	0005340b 	andeq	r3, r5, fp, lsl #8
    8ad0:	15500100 	ldrbne	r0, [r0, #-256]	; 0x100
    8ad4:	00002b96 	muleq	r0, r6, fp
    8ad8:	500b8601 	andpl	r8, fp, r1, lsl #12
    8adc:	d7000000 	strle	r0, [r0, -r0]
    8ae0:	0000004d 	andeq	r0, r0, sp, asr #32
    8ae4:	30d10130 	sbcscc	r0, r1, r0, lsr r1
    8ae8:	a2010000 	andge	r0, r1, #0
    8aec:	00b3010b 	adcseq	r0, r3, fp, lsl #2
	...
    8af8:	7d020000 	stcvc	0, cr0, [r2, #-0]
    8afc:	20ff0100 	rscscs	r0, pc, r0, lsl #2
    8b00:	cb150000 	blgt	548b08 <__Stack_Size+0x548708>
    8b04:	01000029 	tsteq	r0, r9, lsr #32
    8b08:	05340ba2 	ldreq	r0, [r4, #-2978]!	; 0xba2
    8b0c:	4df80000 	ldclmi	0, cr0, [r8]
    8b10:	e8140000 	ldmda	r4, {}	; <UNPREDICTABLE>
    8b14:	01000030 	tsteq	r0, r0, lsr r0
    8b18:	00500ba2 	subseq	r0, r0, r2, lsr #23
    8b1c:	51010000 	mrspl	r0, (UNDEF: 1)
    8b20:	001c3816 	andseq	r3, ip, r6, lsl r8
    8b24:	0ba40100 	bleq	fe908f2c <SCS_BASE+0x1e8faf2c>
    8b28:	000000b3 	strheq	r0, [r0], -r3
    8b2c:	00004e19 	andeq	r4, r0, r9, lsl lr
    8b30:	001c3916 	andseq	r3, ip, r6, lsl r9
    8b34:	0ba50100 	bleq	fe948f3c <SCS_BASE+0x1e93af3c>
    8b38:	00000050 	andeq	r0, r0, r0, asr r0
    8b3c:	00004e38 	andeq	r4, r0, r8, lsr lr
    8b40:	0028ea16 	eoreq	lr, r8, r6, lsl sl
    8b44:	0ba50100 	bleq	fe948f4c <SCS_BASE+0x1e93af4c>
    8b48:	00000050 	andeq	r0, r0, r0, asr r0
    8b4c:	00004e5c 	andeq	r4, r0, ip, asr lr
    8b50:	45012200 	strmi	r2, [r1, #-512]	; 0x200
    8b54:	0100000e 	tsteq	r0, lr
    8b58:	04010bcd 	streq	r0, [r1], #-3021	; 0xbcd
    8b5c:	0c080017 	stceq	0, cr0, [r8], {23}
    8b60:	02080017 	andeq	r0, r8, #23
    8b64:	3801007d 	stmdacc	r1, {r0, r2, r3, r4, r5, r6}
    8b68:	14000021 	strne	r0, [r0], #-33	; 0x21
    8b6c:	000029cb 	andeq	r2, r0, fp, asr #19
    8b70:	340bcd01 	strcc	ip, [fp], #-3329	; 0xd01
    8b74:	01000005 	tsteq	r0, r5
    8b78:	30e81550 	rsccc	r1, r8, r0, asr r5
    8b7c:	cd010000 	stcgt	0, cr0, [r1, #-0]
    8b80:	0000500b 	andeq	r5, r0, fp
    8b84:	004e8000 	subeq	r8, lr, r0
    8b88:	01310000 	teqeq	r1, r0
    8b8c:	0000259c 	muleq	r0, ip, r5
    8b90:	01011505 	tsteq	r1, r5, lsl #10
    8b94:	00215201 	eoreq	r5, r1, r1, lsl #4
    8b98:	003e3200 	eorseq	r3, lr, r0, lsl #4
    8b9c:	d3320000 	teqle	r2, #0
    8ba0:	00000000 	andeq	r0, r0, r0
    8ba4:	1f530133 	svcne	0x00530133
    8ba8:	14050000 	strne	r0, [r5], #-0
    8bac:	32010101 	andcc	r0, r1, #1073741824	; 0x40000000
    8bb0:	0000003e 	andeq	r0, r0, lr, lsr r0
    8bb4:	0000d332 	andeq	sp, r0, r2, lsr r3
    8bb8:	2d000000 	stccs	0, cr0, [r0, #-0]
    8bbc:	02000002 	andeq	r0, r0, #2
    8bc0:	001be400 	andseq	lr, fp, r0, lsl #8
    8bc4:	d0010400 	andle	r0, r1, r0, lsl #8
    8bc8:	01000006 	tsteq	r0, r6
    8bcc:	00003183 	andeq	r3, r0, r3, lsl #3
    8bd0:	000001f1 	strdeq	r0, [r0], -r1
    8bd4:	00000ae0 	andeq	r0, r0, r0, ror #21
	...
    8be0:	000025dd 	ldrdeq	r2, [r0], -sp
    8be4:	12050402 	andne	r0, r5, #33554432	; 0x2000000
    8be8:	02000008 	andeq	r0, r0, #8
    8bec:	07e40502 	strbeq	r0, [r4, r2, lsl #10]!
    8bf0:	01020000 	mrseq	r0, (UNDEF: 2)
    8bf4:	0009c306 	andeq	ip, r9, r6, lsl #6
    8bf8:	33750300 	cmncc	r5, #0
    8bfc:	27020032 	smladxcs	r2, r2, r0, r0
    8c00:	00000049 	andeq	r0, r0, r9, asr #32
    8c04:	1f070402 	svcne	0x00070402
    8c08:	02000009 	andeq	r0, r0, #9
    8c0c:	0bbc0702 	bleq	fef0a81c <SCS_BASE+0x1eefc81c>
    8c10:	75030000 	strvc	r0, [r3, #-0]
    8c14:	29020038 	stmdbcs	r2, {r3, r4, r5}
    8c18:	00000061 	andeq	r0, r0, r1, rrx
    8c1c:	c1080102 	tstgt	r8, r2, lsl #2
    8c20:	04000009 	streq	r0, [r0], #-9
    8c24:	00000404 	andeq	r0, r0, r4, lsl #8
    8c28:	00732f02 	rsbseq	r2, r3, r2, lsl #30
    8c2c:	49050000 	stmdbmi	r5, {}	; <UNPREDICTABLE>
    8c30:	04000000 	streq	r0, [r0], #-0
    8c34:	00002394 	muleq	r0, r4, r3
    8c38:	00833302 	addeq	r3, r3, r2, lsl #6
    8c3c:	73060000 	movwvc	r0, #24576	; 0x6000
    8c40:	07000000 	streq	r0, [r0, -r0]
    8c44:	9d3c0201 	lfmls	f0, 4, [ip, #-4]!
    8c48:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    8c4c:	00001eaf 	andeq	r1, r0, pc, lsr #29
    8c50:	45530900 	ldrbmi	r0, [r3, #-2304]	; 0x900
    8c54:	00010054 	andeq	r0, r1, r4, asr r0
    8c58:	00077304 	andeq	r7, r7, r4, lsl #6
    8c5c:	883c0200 	ldmdahi	ip!, {r9}
    8c60:	07000000 	streq	r0, [r0, -r0]
    8c64:	bd3e0201 	lfmlt	f0, 4, [lr, #-4]!
    8c68:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    8c6c:	000004ea 	andeq	r0, r0, sl, ror #9
    8c70:	08fc0800 	ldmeq	ip!, {fp}^
    8c74:	00010000 	andeq	r0, r1, r0
    8c78:	0000a604 	andeq	sl, r0, r4, lsl #12
    8c7c:	a83e0200 	ldmdage	lr!, {r9}
    8c80:	02000000 	andeq	r0, r0, #0
    8c84:	09160704 	ldmdbeq	r6, {r2, r8, r9, sl}
    8c88:	100a0000 	andne	r0, sl, r0
    8c8c:	15020203 	strne	r0, [r2, #-515]	; 0x203
    8c90:	0b000001 	bleq	8c9c <__Stack_Size+0x889c>
    8c94:	000031d8 	ldrdeq	r3, [r0], -r8
    8c98:	68020403 	stmdavs	r2, {r0, r1, sl}
    8c9c:	02000000 	andeq	r0, r0, #0
    8ca0:	050b0023 	streq	r0, [fp, #-35]	; 0x23
    8ca4:	03000032 	movweq	r0, #50	; 0x32
    8ca8:	00680205 	rsbeq	r0, r8, r5, lsl #4
    8cac:	23020000 	movwcs	r0, #8192	; 0x2000
    8cb0:	41560c04 	cmpmi	r6, r4, lsl #24
    8cb4:	0603004c 	streq	r0, [r3], -ip, asr #32
    8cb8:	00006802 	andeq	r6, r0, r2, lsl #16
    8cbc:	08230200 	stmdaeq	r3!, {r9}
    8cc0:	0031c20b 	eorseq	ip, r1, fp, lsl #4
    8cc4:	02070300 	andeq	r0, r7, #0
    8cc8:	00000078 	andeq	r0, r0, r8, ror r0
    8ccc:	000c2302 	andeq	r2, ip, r2, lsl #6
    8cd0:	0031c80d 	eorseq	ip, r1, sp, lsl #16
    8cd4:	02080300 	andeq	r0, r8, #0
    8cd8:	000000cf 	andeq	r0, r0, pc, asr #1
    8cdc:	31ed010e 	mvncc	r0, lr, lsl #2
    8ce0:	2b010000 	blcs	48ce8 <__Stack_Size+0x488e8>
    8ce4:	00000001 	andeq	r0, r0, r1
    8ce8:	00000000 	andeq	r0, r0, r0
    8cec:	007d0200 	rsbseq	r0, sp, r0, lsl #4
    8cf0:	00014801 	andeq	r4, r1, r1, lsl #16
    8cf4:	320a0f00 	andcc	r0, sl, #0
    8cf8:	2b010000 	blcs	48d00 <__Stack_Size+0x48900>
    8cfc:	0000003e 	andeq	r0, r0, lr, lsr r0
    8d00:	0e005001 	cdpeq	0, 0, cr5, cr0, cr1, {0}
    8d04:	0009f901 	andeq	pc, r9, r1, lsl #18
    8d08:	01420100 	mrseq	r0, (UNDEF: 82)
    8d0c:	0800170c 	stmdaeq	r0, {r2, r3, r8, r9, sl, ip}
    8d10:	08001718 	stmdaeq	r0, {r3, r4, r8, r9, sl, ip}
    8d14:	01007d02 	tsteq	r0, r2, lsl #26
    8d18:	0000016f 	andeq	r0, r0, pc, ror #2
    8d1c:	0005e60f 	andeq	lr, r5, pc, lsl #12
    8d20:	3e420100 	dvfccs	f0, f2, f0
    8d24:	01000000 	mrseq	r0, (UNDEF: 0)
    8d28:	010e0050 	qaddeq	r0, r0, lr
    8d2c:	00000881 	andeq	r0, r0, r1, lsl #17
    8d30:	18015501 	stmdane	r1, {r0, r8, sl, ip, lr}
    8d34:	40080017 	andmi	r0, r8, r7, lsl r0
    8d38:	02080017 	andeq	r0, r8, #23
    8d3c:	9801007d 	stmdals	r1, {r0, r2, r3, r4, r5, r6}
    8d40:	10000001 	andne	r0, r0, r1
    8d44:	000031dd 	ldrdeq	r3, [r0], -sp
    8d48:	003e5501 	eorseq	r5, lr, r1, lsl #10
    8d4c:	4ea10000 	cdpmi	0, 10, cr0, cr1, cr0, {0}
    8d50:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
    8d54:	00074a01 	andeq	r4, r7, r1, lsl #20
    8d58:	01700100 	cmneq	r0, r0, lsl #2
    8d5c:	08001740 	stmdaeq	r0, {r6, r8, r9, sl, ip}
    8d60:	08001758 	stmdaeq	r0, {r3, r4, r6, r8, r9, sl, ip}
    8d64:	01007d02 	tsteq	r0, r2, lsl #26
    8d68:	000001c1 	andeq	r0, r0, r1, asr #3
    8d6c:	001a6810 	andseq	r6, sl, r0, lsl r8
    8d70:	bd700100 	ldflte	f0, [r0, #-0]
    8d74:	dc000000 	stcle	0, cr0, [r0], {-0}
    8d78:	0000004e 	andeq	r0, r0, lr, asr #32
    8d7c:	31700111 	cmncc	r0, r1, lsl r1
    8d80:	86010000 	strhi	r0, [r1], -r0
    8d84:	00003e01 	andeq	r3, r0, r1, lsl #28
	...
    8d90:	007d0200 	rsbseq	r0, sp, r0, lsl #4
    8d94:	9f011201 	svcls	0x00011201
    8d98:	01000031 	tsteq	r0, r1, lsr r0
    8d9c:	009d0196 	umullseq	r0, sp, r6, r1
	...
    8da8:	7d020000 	stcvc	0, cr0, [r2, #-0]
    8dac:	b5100100 	ldrlt	r0, [r0, #-256]	; 0x100
    8db0:	01000031 	tsteq	r0, r1, lsr r0
    8db4:	00005796 	muleq	r0, r6, r7
    8db8:	004f1600 	subeq	r1, pc, r0, lsl #12
    8dbc:	25fc1300 	ldrbcs	r1, [ip, #768]!	; 0x300
    8dc0:	98010000 	stmdals	r1, {}	; <UNPREDICTABLE>
    8dc4:	0000003e 	andeq	r0, r0, lr, lsr r0
    8dc8:	00004f37 	andeq	r4, r0, r7, lsr pc
    8dcc:	706d7414 	rsbvc	r7, sp, r4, lsl r4
    8dd0:	3e980100 	fmlcce	f0, f0, f0
    8dd4:	56000000 	strpl	r0, [r0], -r0
    8dd8:	1300004f 	movwne	r0, #79	; 0x4f
    8ddc:	00001c38 	andeq	r1, r0, r8, lsr ip
    8de0:	009d9901 	addseq	r9, sp, r1, lsl #18
    8de4:	4f700000 	svcmi	0x00700000
    8de8:	00000000 	andeq	r0, r0, r0
    8dec:	00000af0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    8df0:	1d0e0002 	stcne	0, cr0, [lr, #-8]
    8df4:	01040000 	mrseq	r0, (UNDEF: 4)
    8df8:	000006d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    8dfc:	0033ae01 	eorseq	sl, r3, r1, lsl #28
    8e00:	0001f100 	andeq	pc, r1, r0, lsl #2
    8e04:	000b1800 	andeq	r1, fp, r0, lsl #16
	...
    8e10:	0026bf00 	eoreq	fp, r6, r0, lsl #30
    8e14:	07040200 	streq	r0, [r4, -r0, lsl #4]
    8e18:	00000924 	andeq	r0, r0, r4, lsr #18
    8e1c:	12050402 	andne	r0, r5, #33554432	; 0x2000000
    8e20:	02000008 	andeq	r0, r0, #8
    8e24:	07e40502 	strbeq	r0, [r4, r2, lsl #10]!
    8e28:	01020000 	mrseq	r0, (UNDEF: 2)
    8e2c:	0009c306 	andeq	ip, r9, r6, lsl #6
    8e30:	33750300 	cmncc	r5, #0
    8e34:	27020032 	smladxcs	r2, r2, r0, r0
    8e38:	00000050 	andeq	r0, r0, r0, asr r0
    8e3c:	1f070402 	svcne	0x00070402
    8e40:	03000009 	movweq	r0, #9
    8e44:	00363175 	eorseq	r3, r6, r5, ror r1
    8e48:	00622802 	rsbeq	r2, r2, r2, lsl #16
    8e4c:	02020000 	andeq	r0, r2, #0
    8e50:	000bbc07 	andeq	fp, fp, r7, lsl #24
    8e54:	38750300 	ldmdacc	r5!, {r8, r9}^
    8e58:	73290200 	teqvc	r9, #0
    8e5c:	02000000 	andeq	r0, r0, #0
    8e60:	09c10801 	stmibeq	r1, {r0, fp}^
    8e64:	04040000 	streq	r0, [r4], #-0
    8e68:	02000004 	andeq	r0, r0, #4
    8e6c:	0000852f 	andeq	r8, r0, pc, lsr #10
    8e70:	00500500 	subseq	r0, r0, r0, lsl #10
    8e74:	80040000 	andhi	r0, r4, r0
    8e78:	02000002 	andeq	r0, r0, #2
    8e7c:	00009530 	andeq	r9, r0, r0, lsr r5
    8e80:	00620500 	rsbeq	r0, r2, r0, lsl #10
    8e84:	01060000 	mrseq	r0, (UNDEF: 6)
    8e88:	00af3c02 	adceq	r3, pc, r2, lsl #24
    8e8c:	af070000 	svcge	0x00070000
    8e90:	0000001e 	andeq	r0, r0, lr, lsl r0
    8e94:	54455308 	strbpl	r5, [r5], #-776	; 0x308
    8e98:	04000100 	streq	r0, [r0], #-256	; 0x100
    8e9c:	00000773 	andeq	r0, r0, r3, ror r7
    8ea0:	009a3c02 	addseq	r3, sl, r2, lsl #24
    8ea4:	07040000 	streq	r0, [r4, -r0]
    8ea8:	02000025 	andeq	r0, r0, #37	; 0x25
    8eac:	00009a3c 	andeq	r9, r0, ip, lsr sl
    8eb0:	02010600 	andeq	r0, r1, #0
    8eb4:	0000da3e 	andeq	sp, r0, lr, lsr sl
    8eb8:	04ea0700 	strbteq	r0, [sl], #1792	; 0x700
    8ebc:	07000000 	streq	r0, [r0, -r0]
    8ec0:	000008fc 	strdeq	r0, [r0], -ip
    8ec4:	a6040001 	strge	r0, [r4], -r1
    8ec8:	02000000 	andeq	r0, r0, #0
    8ecc:	0000c53e 	andeq	ip, r0, lr, lsr r5
    8ed0:	07040200 	streq	r0, [r4, -r0, lsl #4]
    8ed4:	00000916 	andeq	r0, r0, r6, lsl r9
    8ed8:	38031c09 	stmdacc	r3, {r0, r3, sl, fp, ip}
    8edc:	0001c602 	andeq	ip, r1, r2, lsl #12
    8ee0:	52530a00 	subspl	r0, r3, #0
    8ee4:	023a0300 	eorseq	r0, sl, #0
    8ee8:	0000008a 	andeq	r0, r0, sl, lsl #1
    8eec:	0b002302 	bleq	11afc <__Stack_Size+0x116fc>
    8ef0:	0000079e 	muleq	r0, lr, r7
    8ef4:	57023b03 	strpl	r3, [r2, -r3, lsl #22]
    8ef8:	02000000 	andeq	r0, r0, #0
    8efc:	440a0223 	strmi	r0, [sl], #-547	; 0x223
    8f00:	3c030052 	stccc	0, cr0, [r3], {82}	; 0x52
    8f04:	00008a02 	andeq	r8, r0, r2, lsl #20
    8f08:	04230200 	strteq	r0, [r3], #-512	; 0x200
    8f0c:	0007a80b 	andeq	sl, r7, fp, lsl #16
    8f10:	023d0300 	eorseq	r0, sp, #0
    8f14:	00000057 	andeq	r0, r0, r7, asr r0
    8f18:	0a062302 	beq	191b28 <__Stack_Size+0x191728>
    8f1c:	00525242 	subseq	r5, r2, r2, asr #4
    8f20:	8a023e03 	bhi	98734 <__Stack_Size+0x98334>
    8f24:	02000000 	andeq	r0, r0, #0
    8f28:	b20b0823 	andlt	r0, fp, #2293760	; 0x230000
    8f2c:	03000007 	movweq	r0, #7
    8f30:	0057023f 	subseq	r0, r7, pc, lsr r2
    8f34:	23020000 	movwcs	r0, #8192	; 0x2000
    8f38:	52430a0a 	subpl	r0, r3, #40960	; 0xa000
    8f3c:	40030031 	andmi	r0, r3, r1, lsr r0
    8f40:	00008a02 	andeq	r8, r0, r2, lsl #20
    8f44:	0c230200 	sfmeq	f0, 4, [r3], #-0
    8f48:	0007bc0b 	andeq	fp, r7, fp, lsl #24
    8f4c:	02410300 	subeq	r0, r1, #0
    8f50:	00000057 	andeq	r0, r0, r7, asr r0
    8f54:	0a0e2302 	beq	391b64 <__Stack_Size+0x391764>
    8f58:	00325243 	eorseq	r5, r2, r3, asr #4
    8f5c:	8a024203 	bhi	99770 <__Stack_Size+0x99370>
    8f60:	02000000 	andeq	r0, r0, #0
    8f64:	c60b1023 	strgt	r1, [fp], -r3, lsr #32
    8f68:	03000007 	movweq	r0, #7
    8f6c:	00570243 	subseq	r0, r7, r3, asr #4
    8f70:	23020000 	movwcs	r0, #8192	; 0x2000
    8f74:	52430a12 	subpl	r0, r3, #73728	; 0x12000
    8f78:	44030033 	strmi	r0, [r3], #-51	; 0x33
    8f7c:	00008a02 	andeq	r8, r0, r2, lsl #20
    8f80:	14230200 	strtne	r0, [r3], #-512	; 0x200
    8f84:	0007d00b 	andeq	sp, r7, fp
    8f88:	02450300 	subeq	r0, r5, #0
    8f8c:	00000057 	andeq	r0, r0, r7, asr r0
    8f90:	0b162302 	bleq	591ba0 <__Stack_Size+0x5917a0>
    8f94:	000001c0 	andeq	r0, r0, r0, asr #3
    8f98:	8a024603 	bhi	9a7ac <__Stack_Size+0x9a3ac>
    8f9c:	02000000 	andeq	r0, r0, #0
    8fa0:	da0b1823 	ble	2cf034 <__Stack_Size+0x2cec34>
    8fa4:	03000007 	movweq	r0, #7
    8fa8:	00570247 	subseq	r0, r7, r7, asr #4
    8fac:	23020000 	movwcs	r0, #8192	; 0x2000
    8fb0:	560c001a 			; <UNDEFINED> instruction: 0x560c001a
    8fb4:	03000004 	movweq	r0, #4
    8fb8:	00ec0248 	rsceq	r0, ip, r8, asr #4
    8fbc:	100d0000 	andne	r0, sp, r0
    8fc0:	022f1a04 	eoreq	r1, pc, #16384	; 0x4000
    8fc4:	380e0000 	stmdacc	lr, {}	; <UNPREDICTABLE>
    8fc8:	04000002 	streq	r0, [r0], #-2
    8fcc:	0000451c 	andeq	r4, r0, ip, lsl r5
    8fd0:	00230200 	eoreq	r0, r3, r0, lsl #4
    8fd4:	0001010e 	andeq	r0, r1, lr, lsl #2
    8fd8:	571d0400 	ldrpl	r0, [sp, -r0, lsl #8]
    8fdc:	02000000 	andeq	r0, r0, #0
    8fe0:	400e0423 	andmi	r0, lr, r3, lsr #8
    8fe4:	04000001 	streq	r0, [r0], #-1
    8fe8:	0000571e 	andeq	r5, r0, lr, lsl r7
    8fec:	06230200 	strteq	r0, [r3], -r0, lsl #4
    8ff0:	000b070e 	andeq	r0, fp, lr, lsl #14
    8ff4:	571f0400 	ldrpl	r0, [pc, -r0, lsl #8]
    8ff8:	02000000 	andeq	r0, r0, #0
    8ffc:	4d0e0823 	stcmi	8, cr0, [lr, #-140]	; 0xffffff74
    9000:	04000005 	streq	r0, [r0], #-5
    9004:	00005720 	andeq	r5, r0, r0, lsr #14
    9008:	0a230200 	beq	8c9810 <__Stack_Size+0x8c9410>
    900c:	00056b0e 	andeq	r6, r5, lr, lsl #22
    9010:	57210400 	strpl	r0, [r1, -r0, lsl #8]!
    9014:	02000000 	andeq	r0, r0, #0
    9018:	04000c23 	streq	r0, [r0], #-3107	; 0xc23
    901c:	00000ada 	ldrdeq	r0, [r0], -sl
    9020:	01d22204 	bicseq	r2, r2, r4, lsl #4
    9024:	080d0000 	stmdaeq	sp, {}	; <UNPREDICTABLE>
    9028:	027b2504 	rsbseq	r2, fp, #16777216	; 0x1000000
    902c:	ff0e0000 			; <UNDEFINED> instruction: 0xff0e0000
    9030:	04000033 	streq	r0, [r0], #-51	; 0x33
    9034:	00005727 	andeq	r5, r0, r7, lsr #14
    9038:	00230200 	eoreq	r0, r3, r0, lsl #4
    903c:	0034ad0e 	eorseq	sl, r4, lr, lsl #26
    9040:	57280400 	strpl	r0, [r8, -r0, lsl #8]!
    9044:	02000000 	andeq	r0, r0, #0
    9048:	2b0e0223 	blcs	3898dc <__Stack_Size+0x3894dc>
    904c:	04000032 	streq	r0, [r0], #-50	; 0x32
    9050:	00005729 	andeq	r5, r0, r9, lsr #14
    9054:	04230200 	strteq	r0, [r3], #-512	; 0x200
    9058:	0034bf0e 	eorseq	fp, r4, lr, lsl #30
    905c:	572a0400 	strpl	r0, [sl, -r0, lsl #8]!
    9060:	02000000 	andeq	r0, r0, #0
    9064:	04000623 	streq	r0, [r0], #-1571	; 0x623
    9068:	00003264 	andeq	r3, r0, r4, ror #4
    906c:	023a2b04 	eorseq	r2, sl, #4096	; 0x1000
    9070:	140d0000 	strne	r0, [sp], #-0
    9074:	02d51905 	sbcseq	r1, r5, #81920	; 0x14000
    9078:	ad0e0000 	stcge	0, cr0, [lr, #-0]
    907c:	05000026 	streq	r0, [r0, #-38]	; 0x26
    9080:	0000451b 	andeq	r4, r0, fp, lsl r5
    9084:	00230200 	eoreq	r0, r3, r0, lsl #4
    9088:	0025660e 	eoreq	r6, r5, lr, lsl #12
    908c:	451c0500 	ldrmi	r0, [ip, #-1280]	; 0x500
    9090:	02000000 	andeq	r0, r0, #0
    9094:	f80e0423 			; <UNDEFINED> instruction: 0xf80e0423
    9098:	05000026 	streq	r0, [r0, #-38]	; 0x26
    909c:	0000451d 	andeq	r4, r0, sp, lsl r5
    90a0:	08230200 	stmdaeq	r3!, {r9}
    90a4:	0026c90e 	eoreq	ip, r6, lr, lsl #18
    90a8:	451e0500 	ldrmi	r0, [lr, #-1280]	; 0x500
    90ac:	02000000 	andeq	r0, r0, #0
    90b0:	4e0e0c23 	cdpmi	12, 0, cr0, cr14, cr3, {1}
    90b4:	05000026 	streq	r0, [r0, #-38]	; 0x26
    90b8:	0000451f 	andeq	r4, r0, pc, lsl r5
    90bc:	10230200 	eorne	r0, r3, r0, lsl #4
    90c0:	252e0400 	strcs	r0, [lr, #-1024]!	; 0x400
    90c4:	20050000 	andcs	r0, r5, r0
    90c8:	00000286 	andeq	r0, r0, r6, lsl #5
    90cc:	0a19010f 	beq	649510 <__Stack_Size+0x649110>
    90d0:	5a010000 	bpl	490d8 <__Stack_Size+0x48cd8>
    90d4:	00175801 	andseq	r5, r7, r1, lsl #16
    90d8:	0017ec08 	andseq	lr, r7, r8, lsl #24
    90dc:	004f9908 	subeq	r9, pc, r8, lsl #18
    90e0:	03b70100 			; <UNDEFINED> instruction: 0x03b70100
    90e4:	a7100000 	ldrge	r0, [r0, -r0]
    90e8:	01000033 	tsteq	r0, r3, lsr r0
    90ec:	0003b75a 	andeq	fp, r3, sl, asr r7
    90f0:	004fb900 	subeq	fp, pc, r0, lsl #18
    90f4:	177c1100 	ldrbne	r1, [ip, -r0, lsl #2]!
    90f8:	0aa40800 	beq	fe90b100 <SCS_BASE+0x1e8fd100>
    90fc:	03230000 	teqeq	r3, #0
    9100:	01120000 	tsteq	r2, r0
    9104:	12310151 	eorsne	r0, r1, #1073741844	; 0x40000014
    9108:	40035001 	andmi	r5, r3, r1
    910c:	1100243e 	tstne	r0, lr, lsr r4
    9110:	0800179a 	stmdaeq	r0, {r1, r3, r4, r7, r8, r9, sl, ip}
    9114:	00000abe 			; <UNDEFINED> instruction: 0x00000abe
    9118:	0000033d 	andeq	r0, r0, sp, lsr r3
    911c:	01510112 	cmpeq	r1, r2, lsl r1
    9120:	50011231 	andpl	r1, r1, r1, lsr r2
    9124:	40000a03 	andmi	r0, r0, r3, lsl #20
    9128:	17a81300 	strne	r1, [r8, r0, lsl #6]!
    912c:	be010800 	cdplt	8, 0, cr0, cr1, cr0, {0}
    9130:	5800000a 	stmdapl	r0, {r1, r3}
    9134:	12000003 	andne	r0, r0, #3
    9138:	30015101 	andcc	r5, r1, r1, lsl #2
    913c:	03500112 	cmpeq	r0, #-2147483644	; 0x80000004
    9140:	0040000a 	subeq	r0, r0, sl
    9144:	0017b211 	andseq	fp, r7, r1, lsl r2
    9148:	000aa408 	andeq	sl, sl, r8, lsl #8
    914c:	00037200 	andeq	r7, r3, r0, lsl #4
    9150:	51011200 	mrspl	r1, R9_usr
    9154:	01123101 	tsteq	r2, r1, lsl #2
    9158:	3d400350 	stclcc	3, cr0, [r0, #-320]	; 0xfffffec0
    915c:	c2110024 	andsgt	r0, r1, #36	; 0x24
    9160:	a4080017 	strge	r0, [r8], #-23
    9164:	8c00000a 	stchi	0, cr0, [r0], {10}
    9168:	12000003 	andne	r0, r0, #3
    916c:	31015101 	tstcc	r1, r1, lsl #2
    9170:	03500112 	cmpeq	r0, #-2147483644	; 0x80000004
    9174:	00243f40 	eoreq	r3, r4, r0, asr #30
    9178:	0017d211 	andseq	sp, r7, r1, lsl r2
    917c:	000aa408 	andeq	sl, sl, r8, lsl #8
    9180:	0003a600 	andeq	sl, r3, r0, lsl #12
    9184:	51011200 	mrspl	r1, R9_usr
    9188:	01123101 	tsteq	r2, r1, lsl #2
    918c:	40400350 	submi	r0, r0, r0, asr r3
    9190:	e0140024 	ands	r0, r4, r4, lsr #32
    9194:	01080017 	tsteq	r8, r7, lsl r0
    9198:	00000aa4 	andeq	r0, r0, r4, lsr #21
    919c:	01510112 	cmpeq	r1, r2, lsl r1
    91a0:	15000030 	strne	r0, [r0, #-48]	; 0x30
    91a4:	0001c604 	andeq	ip, r1, r4, lsl #12
    91a8:	d0010f00 	andle	r0, r1, r0, lsl #30
    91ac:	01000000 	mrseq	r0, (UNDEF: 0)
    91b0:	17ec018c 	strbne	r0, [ip, ip, lsl #3]!
    91b4:	18740800 	ldmdane	r4!, {fp}^
    91b8:	50490800 	subpl	r0, r9, r0, lsl #16
    91bc:	5f010000 	svcpl	0x00010000
    91c0:	10000004 	andne	r0, r0, r4
    91c4:	000033a7 	andeq	r3, r0, r7, lsr #7
    91c8:	03b78c01 			; <UNDEFINED> instruction: 0x03b78c01
    91cc:	50750000 	rsbspl	r0, r5, r0
    91d0:	c8100000 	ldmdagt	r0, {}	; <UNPREDICTABLE>
    91d4:	01000033 	tsteq	r0, r3, lsr r0
    91d8:	00045f8c 	andeq	r5, r4, ip, lsl #31
    91dc:	00509300 	subseq	r9, r0, r0, lsl #6
    91e0:	1f291600 	svcne	0x00291600
    91e4:	8e010000 	cdphi	0, 0, cr0, cr1, cr0, {0}
    91e8:	00000045 	andeq	r0, r0, r5, asr #32
    91ec:	000050b1 	strheq	r5, [r0], -r1
    91f0:	0032c116 	eorseq	ip, r2, r6, lsl r1
    91f4:	458e0100 	strmi	r0, [lr, #256]	; 0x100
    91f8:	5d000000 	stcpl	0, cr0, [r0, #-0]
    91fc:	16000051 			; <UNDEFINED> instruction: 0x16000051
    9200:	0000321c 	andeq	r3, r0, ip, lsl r2
    9204:	00458f01 	subeq	r8, r5, r1, lsl #30
    9208:	51ac0000 			; <UNDEFINED> instruction: 0x51ac0000
    920c:	3e160000 	cdpcc	0, 1, cr0, cr6, cr0, {0}
    9210:	01000034 	tsteq	r0, r4, lsr r0
    9214:	00004590 	muleq	r0, r0, r5
    9218:	00520900 	subseq	r0, r2, r0, lsl #18
    921c:	33571600 	cmpcc	r7, #0
    9220:	91010000 	mrsls	r0, (UNDEF: 1)
    9224:	00000045 	andeq	r0, r0, r5, asr #32
    9228:	00005075 	andeq	r5, r0, r5, ror r0
    922c:	00336217 	eorseq	r6, r3, r7, lsl r2
    9230:	d5920100 	ldrle	r0, [r2, #256]	; 0x100
    9234:	02000002 	andeq	r0, r0, #2
    9238:	36185c91 			; <UNDEFINED> instruction: 0x36185c91
    923c:	d8080018 	stmdale	r8, {r3, r4}
    9240:	1200000a 	andne	r0, r0, #10
    9244:	91025001 	tstls	r2, r1
    9248:	1500005c 	strne	r0, [r0, #-92]	; 0x5c
    924c:	00022f04 	andeq	r2, r2, r4, lsl #30
    9250:	91011900 	tstls	r1, r0, lsl #18
    9254:	0100000c 	tsteq	r0, ip
    9258:	187401e8 	ldmdane	r4!, {r3, r5, r6, r7, r8}^
    925c:	188a0800 	stmne	sl, {fp}
    9260:	7d020800 	stcvc	8, cr0, [r2, #-0]
    9264:	048c0100 	streq	r0, [ip], #256	; 0x100
    9268:	c81a0000 	ldmdagt	sl, {}	; <UNPREDICTABLE>
    926c:	01000033 	tsteq	r0, r3, lsr r0
    9270:	00045fe8 	andeq	r5, r4, r8, ror #31
    9274:	00500100 	subseq	r0, r0, r0, lsl #2
    9278:	347a010f 	ldrbtcc	r0, [sl], #-271	; 0x10f
    927c:	ff010000 			; <UNDEFINED> instruction: 0xff010000
    9280:	00000001 	andeq	r0, r0, r1
    9284:	00000000 	andeq	r0, r0, r0
    9288:	00530500 	subseq	r0, r3, r0, lsl #10
    928c:	04d30100 	ldrbeq	r0, [r3], #256	; 0x100
    9290:	a71a0000 	ldrge	r0, [sl, -r0]
    9294:	01000033 	tsteq	r0, r3, lsr r0
    9298:	0003b7ff 	strdeq	fp, [r3], -pc	; <UNPREDICTABLE>
    929c:	10500100 	subsne	r0, r0, r0, lsl #2
    92a0:	0000331e 	andeq	r3, r0, lr, lsl r3
    92a4:	04d3ff01 	ldrbeq	pc, [r3], #3841	; 0xf01	; <UNPREDICTABLE>
    92a8:	53250000 	teqpl	r5, #0
    92ac:	291b0000 	ldmdbcs	fp, {}	; <UNPREDICTABLE>
    92b0:	0100001f 	tsteq	r0, pc, lsl r0
    92b4:	00450101 	subeq	r0, r5, r1, lsl #2
    92b8:	53460000 	movtpl	r0, #24576	; 0x6000
    92bc:	15000000 	strne	r0, [r0, #-0]
    92c0:	00027b04 	andeq	r7, r2, r4, lsl #22
    92c4:	41011c00 	tstmi	r1, r0, lsl #24
    92c8:	01000033 	tsteq	r0, r3, lsr r0
    92cc:	00010123 	andeq	r0, r1, r3, lsr #2
    92d0:	00000000 	andeq	r0, r0, r0
    92d4:	02000000 	andeq	r0, r0, #0
    92d8:	0201007d 	andeq	r0, r1, #125	; 0x7d
    92dc:	1d000005 	stcne	0, cr0, [r0, #-20]	; 0xffffffec
    92e0:	0000331e 	andeq	r3, r0, lr, lsl r3
    92e4:	d3012301 	movwle	r2, #4865	; 0x1301
    92e8:	01000004 	tsteq	r0, r4
    92ec:	011c0050 	tsteq	ip, r0, asr r0
    92f0:	000001e7 	andeq	r0, r0, r7, ror #3
    92f4:	01013701 	tsteq	r1, r1, lsl #14
    92f8:	0800188a 	stmdaeq	r0, {r1, r3, r7, fp, ip}
    92fc:	080018a2 	stmdaeq	r0, {r1, r5, r7, fp, ip}
    9300:	01007d02 	tsteq	r0, r2, lsl #26
    9304:	0000053b 	andeq	r0, r0, fp, lsr r5
    9308:	0033a71d 	eorseq	sl, r3, sp, lsl r7
    930c:	01370100 	teqeq	r7, r0, lsl #2
    9310:	000003b7 			; <UNDEFINED> instruction: 0x000003b7
    9314:	681e5001 	ldmdavs	lr, {r0, ip, lr}
    9318:	0100001a 	tsteq	r0, sl, lsl r0
    931c:	00da0137 	sbcseq	r0, sl, r7, lsr r1
    9320:	53800000 	orrpl	r0, r0, #0
    9324:	1f000000 	svcne	0x00000000
    9328:	00084b01 	andeq	r4, r8, r1, lsl #22
    932c:	01620100 	cmneq	r2, r0, lsl #2
    9330:	0018a201 	andseq	sl, r8, r1, lsl #4
    9334:	0018d608 	andseq	sp, r8, r8, lsl #12
    9338:	0053ba08 	subseq	fp, r3, r8, lsl #20
    933c:	05c50100 	strbeq	r0, [r5, #256]	; 0x100
    9340:	a71e0000 	ldrge	r0, [lr, -r0]
    9344:	01000033 	tsteq	r0, r3, lsr r0
    9348:	03b70162 			; <UNDEFINED> instruction: 0x03b70162
    934c:	53da0000 	bicspl	r0, sl, #0
    9350:	a91e0000 	ldmdbge	lr, {}	; <UNPREDICTABLE>
    9354:	01000032 	tsteq	r0, r2, lsr r0
    9358:	00570162 	subseq	r0, r7, r2, ror #2
    935c:	542b0000 	strtpl	r0, [fp], #-0
    9360:	681e0000 	ldmdavs	lr, {}	; <UNPREDICTABLE>
    9364:	0100001a 	tsteq	r0, sl, lsl r0
    9368:	00da0162 	sbcseq	r0, sl, r2, ror #2
    936c:	544c0000 	strbpl	r0, [ip], #-0
    9370:	cd1b0000 	ldcgt	0, cr0, [fp, #-0]
    9374:	01000034 	tsteq	r0, r4, lsr r0
    9378:	00450164 	subeq	r0, r5, r4, ror #2
    937c:	54860000 	strpl	r0, [r6], #0
    9380:	e81b0000 	ldmda	fp, {}	; <UNPREDICTABLE>
    9384:	01000033 	tsteq	r0, r3, lsr r0
    9388:	00450164 	subeq	r0, r5, r4, ror #2
    938c:	54a50000 	strtpl	r0, [r5], #0
    9390:	b81b0000 	ldmdalt	fp, {}	; <UNPREDICTABLE>
    9394:	01000034 	tsteq	r0, r4, lsr r0
    9398:	00450164 	subeq	r0, r5, r4, ror #2
    939c:	54cc0000 	strbpl	r0, [ip], #0
    93a0:	57200000 	strpl	r0, [r0, -r0]!
    93a4:	01000033 	tsteq	r0, r3, lsr r0
    93a8:	00450165 	subeq	r0, r5, r5, ror #2
    93ac:	50010000 	andpl	r0, r1, r0
    93b0:	9c011c00 	stcls	12, cr1, [r1], {-0}
    93b4:	01000032 	tsteq	r0, r2, lsr r0
    93b8:	0001019d 	muleq	r1, sp, r1
    93bc:	00000000 	andeq	r0, r0, r0
    93c0:	02000000 	andeq	r0, r0, #0
    93c4:	0c01007d 	stceq	0, cr0, [r1], {125}	; 0x7d
    93c8:	1d000006 	stcne	0, cr0, [r0, #-24]	; 0xffffffe8
    93cc:	000033a7 	andeq	r3, r0, r7, lsr #7
    93d0:	b7019d01 	strlt	r9, [r1, -r1, lsl #26]
    93d4:	01000003 	tsteq	r0, r3
    93d8:	33341e50 	teqcc	r4, #1280	; 0x500
    93dc:	9d010000 	stcls	0, cr0, [r1, #-0]
    93e0:	00005701 	andeq	r5, r0, r1, lsl #14
    93e4:	0054eb00 	subseq	lr, r4, r0, lsl #22
    93e8:	1a681d00 	bne	1a107f0 <__Stack_Size+0x1a103f0>
    93ec:	9d010000 	stcls	0, cr0, [r1, #-0]
    93f0:	0000da01 	andeq	sp, r0, r1, lsl #20
    93f4:	00520100 	subseq	r0, r2, r0, lsl #2
    93f8:	3373011c 	cmncc	r3, #7
    93fc:	bc010000 	stclt	0, cr0, [r1], {-0}
    9400:	00000101 	andeq	r0, r0, r1, lsl #2
    9404:	00000000 	andeq	r0, r0, r0
    9408:	7d020000 	stcvc	0, cr0, [r2, #-0]
    940c:	06450100 	strbeq	r0, [r5], -r0, lsl #2
    9410:	a71d0000 	ldrge	r0, [sp, -r0]
    9414:	01000033 	tsteq	r0, r3, lsr r0
    9418:	03b701bc 			; <UNDEFINED> instruction: 0x03b701bc
    941c:	50010000 	andpl	r0, r1, r0
    9420:	0033d91e 	eorseq	sp, r3, lr, lsl r9
    9424:	01bc0100 			; <UNDEFINED> instruction: 0x01bc0100
    9428:	00000069 	andeq	r0, r0, r9, rrx
    942c:	00005525 	andeq	r5, r0, r5, lsr #10
    9430:	8a011c00 	bhi	50438 <__Stack_Size+0x50038>
    9434:	01000034 	tsteq	r0, r4, lsr r0
    9438:	000101d5 	ldrdeq	r0, [r1], -r5
    943c:	00000000 	andeq	r0, r0, r0
    9440:	02000000 	andeq	r0, r0, #0
    9444:	7e01007d 	mcrvc	0, 0, r0, cr1, cr13, {3}
    9448:	1d000006 	stcne	0, cr0, [r0, #-24]	; 0xffffffe8
    944c:	000033a7 	andeq	r3, r0, r7, lsr #7
    9450:	b701d501 	strlt	sp, [r1, -r1, lsl #10]
    9454:	01000003 	tsteq	r0, r3
    9458:	328f1e50 	addcc	r1, pc, #1280	; 0x500
    945c:	d5010000 	strle	r0, [r1, #-0]
    9460:	00005701 	andeq	r5, r0, r1, lsl #14
    9464:	00554600 	subseq	r4, r5, r0, lsl #12
    9468:	011c0000 	tsteq	ip, r0
    946c:	0000340b 	andeq	r3, r0, fp, lsl #8
    9470:	0101ea01 	tsteq	r1, r1, lsl #20
	...
    947c:	01007d02 	tsteq	r0, r2, lsl #26
    9480:	000006b7 			; <UNDEFINED> instruction: 0x000006b7
    9484:	0033a71d 	eorseq	sl, r3, sp, lsl r7
    9488:	01ea0100 	mvneq	r0, r0, lsl #2
    948c:	000003b7 			; <UNDEFINED> instruction: 0x000003b7
    9490:	681e5001 	ldmdavs	lr, {r0, ip, lr}
    9494:	0100001a 	tsteq	r0, sl, lsl r0
    9498:	00da01ea 	sbcseq	r0, sl, sl, ror #3
    949c:	55670000 	strbpl	r0, [r7, #-0]!
    94a0:	1c000000 	stcne	0, cr0, [r0], {-0}
    94a4:	0032f201 	eorseq	pc, r2, r1, lsl #4
    94a8:	020a0100 	andeq	r0, sl, #0
    94ac:	00000001 	andeq	r0, r0, r1
    94b0:	00000000 	andeq	r0, r0, r0
    94b4:	007d0200 	rsbseq	r0, sp, r0, lsl #4
    94b8:	0006f001 	andeq	pc, r6, r1
    94bc:	33a71d00 			; <UNDEFINED> instruction: 0x33a71d00
    94c0:	0a010000 	beq	494c8 <__Stack_Size+0x490c8>
    94c4:	0003b702 	andeq	fp, r3, r2, lsl #14
    94c8:	1e500100 	rdfnes	f0, f0, f0
    94cc:	00003249 	andeq	r3, r0, r9, asr #4
    94d0:	57020a01 	strpl	r0, [r2, -r1, lsl #20]
    94d4:	a1000000 	mrsge	r0, (UNDEF: 0)
    94d8:	00000055 	andeq	r0, r0, r5, asr r0
    94dc:	3431011c 	ldrtcc	r0, [r1], #-284	; 0x11c
    94e0:	1f010000 	svcne	0x00010000
    94e4:	00000102 	andeq	r0, r0, r2, lsl #2
    94e8:	00000000 	andeq	r0, r0, r0
    94ec:	7d020000 	stcvc	0, cr0, [r2, #-0]
    94f0:	07290100 	streq	r0, [r9, -r0, lsl #2]!
    94f4:	a71d0000 	ldrge	r0, [sp, -r0]
    94f8:	01000033 	tsteq	r0, r3, lsr r0
    94fc:	03b7021f 			; <UNDEFINED> instruction: 0x03b7021f
    9500:	50010000 	andpl	r0, r1, r0
    9504:	001a681e 	andseq	r6, sl, lr, lsl r8
    9508:	021f0100 	andseq	r0, pc, #0
    950c:	000000da 	ldrdeq	r0, [r0], -sl
    9510:	000055c2 	andeq	r5, r0, r2, asr #11
    9514:	fd011c00 	stc2	12, cr1, [r1, #-0]
    9518:	01000002 	tsteq	r0, r2
    951c:	d601023b 			; <UNDEFINED> instruction: 0xd601023b
    9520:	de080018 	mcrle	0, 0, r0, cr8, cr8, {0}
    9524:	02080018 	andeq	r0, r8, #24
    9528:	6201007d 	andvs	r0, r1, #125	; 0x7d
    952c:	1d000007 	stcne	0, cr0, [r0, #-28]	; 0xffffffe4
    9530:	000033a7 	andeq	r3, r0, r7, lsr #7
    9534:	b7023b01 	strlt	r3, [r2, -r1, lsl #22]
    9538:	01000003 	tsteq	r0, r3
    953c:	1cae1e50 	stcne	14, cr1, [lr], #320	; 0x140
    9540:	3b010000 	blcc	49548 <__Stack_Size+0x49148>
    9544:	00005702 	andeq	r5, r0, r2, lsl #14
    9548:	0055fc00 	subseq	pc, r5, r0, lsl #24
    954c:	01210000 	teqeq	r1, r0
    9550:	00000e12 	andeq	r0, r0, r2, lsl lr
    9554:	01024e01 	tsteq	r2, r1, lsl #28
    9558:	00000057 	andeq	r0, r0, r7, asr r0
    955c:	080018de 	stmdaeq	r0, {r1, r2, r3, r4, r6, r7, fp, ip}
    9560:	080018e6 	stmdaeq	r0, {r1, r2, r5, r6, r7, fp, ip}
    9564:	01007d02 	tsteq	r0, r2, lsl #26
    9568:	00000791 	muleq	r0, r1, r7
    956c:	0033a71e 	eorseq	sl, r3, lr, lsl r7
    9570:	024e0100 	subeq	r0, lr, #0
    9574:	000003b7 			; <UNDEFINED> instruction: 0x000003b7
    9578:	0000561d 	andeq	r5, r0, sp, lsl r6
    957c:	97011c00 	strls	r1, [r1, -r0, lsl #24]
    9580:	01000033 	tsteq	r0, r3, lsr r0
    9584:	00010260 	andeq	r0, r1, r0, ror #4
    9588:	00000000 	andeq	r0, r0, r0
    958c:	02000000 	andeq	r0, r0, #0
    9590:	ba01007d 	blt	4978c <__Stack_Size+0x4938c>
    9594:	1d000007 	stcne	0, cr0, [r0, #-28]	; 0xffffffe4
    9598:	000033a7 	andeq	r3, r0, r7, lsr #7
    959c:	b7026001 	strlt	r6, [r2, -r1]
    95a0:	01000003 	tsteq	r0, r3
    95a4:	011c0050 	tsteq	ip, r0, asr r0
    95a8:	00003384 	andeq	r3, r0, r4, lsl #7
    95ac:	01027301 	tsteq	r2, r1, lsl #6
	...
    95b8:	01007d02 	tsteq	r0, r2, lsl #26
    95bc:	000007f3 	strdeq	r0, [r0], -r3
    95c0:	0033a71d 	eorseq	sl, r3, sp, lsl r7
    95c4:	02730100 	rsbseq	r0, r3, #0
    95c8:	000003b7 			; <UNDEFINED> instruction: 0x000003b7
    95cc:	e21e5001 	ands	r5, lr, #1
    95d0:	01000032 	tsteq	r0, r2, lsr r0
    95d4:	00690273 	rsbeq	r0, r9, r3, ror r2
    95d8:	563e0000 	ldrtpl	r0, [lr], -r0
    95dc:	1c000000 	stcne	0, cr0, [r0], {-0}
    95e0:	00323601 	eorseq	r3, r2, r1, lsl #12
    95e4:	02890100 	addeq	r0, r9, #0
    95e8:	00000001 	andeq	r0, r0, r1
    95ec:	00000000 	andeq	r0, r0, r0
    95f0:	007d0200 	rsbseq	r0, sp, r0, lsl #4
    95f4:	00082c01 	andeq	r2, r8, r1, lsl #24
    95f8:	33a71d00 			; <UNDEFINED> instruction: 0x33a71d00
    95fc:	89010000 	stmdbhi	r1, {}	; <UNPREDICTABLE>
    9600:	0003b702 	andeq	fp, r3, r2, lsl #14
    9604:	1e500100 	rdfnes	f0, f0, f0
    9608:	0000349d 	muleq	r0, sp, r4
    960c:	69028901 	stmdbvs	r2, {r0, r8, fp, pc}
    9610:	5f000000 	svcpl	0x00000000
    9614:	00000056 	andeq	r0, r0, r6, asr r0
    9618:	3467011c 	strbtcc	r0, [r7], #-284	; 0x11c
    961c:	9f010000 	svcls	0x00010000
    9620:	00000102 	andeq	r0, r0, r2, lsl #2
    9624:	00000000 	andeq	r0, r0, r0
    9628:	7d020000 	stcvc	0, cr0, [r2, #-0]
    962c:	08650100 	stmdaeq	r5!, {r8}^
    9630:	a71d0000 	ldrge	r0, [sp, -r0]
    9634:	01000033 	tsteq	r0, r3, lsr r0
    9638:	03b7029f 			; <UNDEFINED> instruction: 0x03b7029f
    963c:	50010000 	andpl	r0, r1, r0
    9640:	001a681e 	andseq	r6, sl, lr, lsl r8
    9644:	029f0100 	addseq	r0, pc, #0
    9648:	000000da 	ldrdeq	r0, [r0], -sl
    964c:	00005680 	andeq	r5, r0, r0, lsl #13
    9650:	50011c00 	andpl	r1, r1, r0, lsl #24
    9654:	01000034 	tsteq	r0, r4, lsr r0
    9658:	000102bc 			; <UNDEFINED> instruction: 0x000102bc
    965c:	00000000 	andeq	r0, r0, r0
    9660:	02000000 	andeq	r0, r0, #0
    9664:	9e01007d 	mcrls	0, 0, r0, cr1, cr13, {3}
    9668:	1d000008 	stcne	0, cr0, [r0, #-32]	; 0xffffffe0
    966c:	000033a7 	andeq	r3, r0, r7, lsr #7
    9670:	b702bc01 	strlt	fp, [r2, -r1, lsl #24]
    9674:	01000003 	tsteq	r0, r3
    9678:	1a681e50 	bne	1a10fc0 <__Stack_Size+0x1a10bc0>
    967c:	bc010000 	stclt	0, cr0, [r1], {-0}
    9680:	0000da02 	andeq	sp, r0, r2, lsl #20
    9684:	0056ba00 	subseq	fp, r6, r0, lsl #20
    9688:	011c0000 	tsteq	ip, r0
    968c:	0000327b 	andeq	r3, r0, fp, ror r2
    9690:	0102d901 	tsteq	r2, r1, lsl #18
	...
    969c:	01007d02 	tsteq	r0, r2, lsl #26
    96a0:	000008d7 	ldrdeq	r0, [r0], -r7
    96a4:	0033a71d 	eorseq	sl, r3, sp, lsl r7
    96a8:	02d90100 	sbcseq	r0, r9, #0
    96ac:	000003b7 			; <UNDEFINED> instruction: 0x000003b7
    96b0:	681e5001 	ldmdavs	lr, {r0, ip, lr}
    96b4:	0100001a 	tsteq	r0, sl, lsl r0
    96b8:	00da02d9 	ldrsbeq	r0, [sl], #41	; 0x29
    96bc:	56f40000 	ldrbtpl	r0, [r4], r0
    96c0:	1c000000 	stcne	0, cr0, [r0], {-0}
    96c4:	0033ee01 	eorseq	lr, r3, r1, lsl #28
    96c8:	02f80100 	rscseq	r0, r8, #0
    96cc:	00000001 	andeq	r0, r0, r1
    96d0:	00000000 	andeq	r0, r0, r0
    96d4:	007d0200 	rsbseq	r0, sp, r0, lsl #4
    96d8:	00091001 	andeq	r1, r9, r1
    96dc:	33a71d00 			; <UNDEFINED> instruction: 0x33a71d00
    96e0:	f8010000 			; <UNDEFINED> instruction: 0xf8010000
    96e4:	0003b702 	andeq	fp, r3, r2, lsl #14
    96e8:	1e500100 	rdfnes	f0, f0, f0
    96ec:	000032b2 			; <UNDEFINED> instruction: 0x000032b2
    96f0:	5702f801 	strpl	pc, [r2, -r1, lsl #16]
    96f4:	2e000000 	cdpcs	0, 0, cr0, cr0, cr0, {0}
    96f8:	00000057 	andeq	r0, r0, r7, asr r0
    96fc:	3423011c 	strtcc	r0, [r3], #-284	; 0x11c
    9700:	0d010000 	stceq	0, cr0, [r1, #-0]
    9704:	00000103 	andeq	r0, r0, r3, lsl #2
    9708:	00000000 	andeq	r0, r0, r0
    970c:	7d020000 	stcvc	0, cr0, [r2, #-0]
    9710:	09490100 	stmdbeq	r9, {r8}^
    9714:	a71d0000 	ldrge	r0, [sp, -r0]
    9718:	01000033 	tsteq	r0, r3, lsr r0
    971c:	03b7030d 			; <UNDEFINED> instruction: 0x03b7030d
    9720:	50010000 	andpl	r0, r1, r0
    9724:	001a681e 	andseq	r6, sl, lr, lsl r8
    9728:	030d0100 	movweq	r0, #53504	; 0xd100
    972c:	000000da 	ldrdeq	r0, [r0], -sl
    9730:	0000574f 	andeq	r5, r0, pc, asr #14
    9734:	58012100 	stmdapl	r1, {r8, sp}
    9738:	01000003 	tsteq	r0, r3
    973c:	af010335 	svcge	0x00010335
    9740:	e6000000 	str	r0, [r0], -r0
    9744:	f2080018 	vqadd.s8	d0, d8, d8
    9748:	02080018 	andeq	r0, r8, #24
    974c:	9601007d 			; <UNDEFINED> instruction: 0x9601007d
    9750:	1e000009 	cdpne	0, 0, cr0, cr0, cr9, {0}
    9754:	000033a7 	andeq	r3, r0, r7, lsr #7
    9758:	b7033501 	strlt	r3, [r3, -r1, lsl #10]
    975c:	89000003 	stmdbhi	r0, {r0, r1}
    9760:	1d000057 	stcne	0, cr0, [r0, #-348]	; 0xfffffea4
    9764:	00003313 	andeq	r3, r0, r3, lsl r3
    9768:	57033501 	strpl	r3, [r3, -r1, lsl #10]
    976c:	01000000 	mrseq	r0, (UNDEF: 0)
    9770:	1c381b51 	ldcne	11, cr1, [r8], #-324	; 0xfffffebc
    9774:	37010000 	strcc	r0, [r1, -r0]
    9778:	0000af03 	andeq	sl, r0, r3, lsl #30
    977c:	0057aa00 	subseq	sl, r7, r0, lsl #20
    9780:	011c0000 	tsteq	ip, r0
    9784:	000008af 	andeq	r0, r0, pc, lsr #17
    9788:	01036901 	tsteq	r3, r1, lsl #18
    978c:	080018f2 	stmdaeq	r0, {r1, r4, r5, r6, r7, fp, ip}
    9790:	080018fa 	stmdaeq	r0, {r1, r3, r4, r5, r6, r7, fp, ip}
    9794:	01007d02 	tsteq	r0, r2, lsl #26
    9798:	000009cf 	andeq	r0, r0, pc, asr #19
    979c:	0033a71d 	eorseq	sl, r3, sp, lsl r7
    97a0:	03690100 	cmneq	r9, #0
    97a4:	000003b7 			; <UNDEFINED> instruction: 0x000003b7
    97a8:	131e5001 	tstne	lr, #1
    97ac:	01000033 	tsteq	r0, r3, lsr r0
    97b0:	00570369 	subseq	r0, r7, r9, ror #6
    97b4:	57d20000 	ldrbpl	r0, [r2, r0]
    97b8:	22000000 	andcs	r0, r0, #0
    97bc:	00100a01 	andseq	r0, r0, r1, lsl #20
    97c0:	038a0100 	orreq	r0, sl, #0
    97c4:	0000ba01 	andeq	fp, r0, r1, lsl #20
    97c8:	0018fa00 	andseq	pc, r8, r0, lsl #20
    97cc:	00193a08 	andseq	r3, r9, r8, lsl #20
    97d0:	0057f308 	subseq	pc, r7, r8, lsl #6
    97d4:	0a4f0100 	beq	13c9bdc <__Stack_Size+0x13c97dc>
    97d8:	a71e0000 	ldrge	r0, [lr, -r0]
    97dc:	01000033 	tsteq	r0, r3, lsr r0
    97e0:	03b7038a 			; <UNDEFINED> instruction: 0x03b7038a
    97e4:	58130000 	ldmdapl	r3, {}	; <UNPREDICTABLE>
    97e8:	a91e0000 	ldmdbge	lr, {}	; <UNPREDICTABLE>
    97ec:	01000032 	tsteq	r0, r2, lsr r0
    97f0:	0057038a 	subseq	r0, r7, sl, lsl #7
    97f4:	58340000 	ldmdapl	r4!, {}	; <UNPREDICTABLE>
    97f8:	e71b0000 	ldr	r0, [fp, -r0]
    97fc:	01000033 	tsteq	r0, r3, lsr r0
    9800:	0045038c 	subeq	r0, r5, ip, lsl #7
    9804:	58600000 	stmdapl	r0!, {}^	; <UNPREDICTABLE>
    9808:	b81b0000 	ldmdalt	fp, {}	; <UNPREDICTABLE>
    980c:	01000034 	tsteq	r0, r4, lsr r0
    9810:	0045038c 	subeq	r0, r5, ip, lsl #7
    9814:	58c10000 	stmiapl	r1, {}^	; <UNPREDICTABLE>
    9818:	cd1b0000 	ldcgt	0, cr0, [fp, #-0]
    981c:	01000034 	tsteq	r0, r4, lsr r0
    9820:	0045038c 	subeq	r0, r5, ip, lsl #7
    9824:	59090000 	stmdbpl	r9, {}	; <UNPREDICTABLE>
    9828:	381b0000 	ldmdacc	fp, {}	; <UNPREDICTABLE>
    982c:	0100001c 	tsteq	r0, ip, lsl r0
    9830:	00ba038d 	adcseq	r0, sl, sp, lsl #7
    9834:	59280000 	stmdbpl	r8!, {}	; <UNPREDICTABLE>
    9838:	1c000000 	stcne	0, cr0, [r0], {-0}
    983c:	0032ca01 	eorseq	ip, r2, r1, lsl #20
    9840:	03da0100 	bicseq	r0, sl, #0
    9844:	00000001 	andeq	r0, r0, r1
    9848:	00000000 	andeq	r0, r0, r0
    984c:	007d0200 	rsbseq	r0, sp, r0, lsl #4
    9850:	000aa401 	andeq	sl, sl, r1, lsl #8
    9854:	33a71d00 			; <UNDEFINED> instruction: 0x33a71d00
    9858:	da010000 	ble	49860 <__Stack_Size+0x49460>
    985c:	0003b703 	andeq	fp, r3, r3, lsl #14
    9860:	1e500100 	rdfnes	f0, f0, f0
    9864:	000032a9 	andeq	r3, r0, r9, lsr #5
    9868:	5703da01 	strpl	sp, [r3, -r1, lsl #20]
    986c:	47000000 	strmi	r0, [r0, -r0]
    9870:	1b000059 	blne	99dc <__Stack_Size+0x95dc>
    9874:	000033e7 	andeq	r3, r0, r7, ror #7
    9878:	5703dc01 	strpl	sp, [r3, -r1, lsl #24]
    987c:	68000000 	stmdavs	r0, {}	; <UNPREDICTABLE>
    9880:	23000059 	movwcs	r0, #89	; 0x59
    9884:	000034b8 			; <UNDEFINED> instruction: 0x000034b8
    9888:	5703dc01 	strpl	sp, [r3, -r1, lsl #24]
    988c:	00000000 	andeq	r0, r0, r0
    9890:	259c0124 	ldrcs	r0, [ip, #292]	; 0x124
    9894:	15050000 	strne	r0, [r5, #-0]
    9898:	be010101 	adflts	f0, f1, f1
    989c:	2500000a 	strcs	r0, [r0, #-10]
    98a0:	00000045 	andeq	r0, r0, r5, asr #32
    98a4:	0000da25 	andeq	sp, r0, r5, lsr #20
    98a8:	01240000 	teqeq	r4, r0
    98ac:	00001f53 	andeq	r1, r0, r3, asr pc
    98b0:	01011405 	tsteq	r1, r5, lsl #8
    98b4:	000ad801 	andeq	sp, sl, r1, lsl #16
    98b8:	00452500 	subeq	r2, r5, r0, lsl #10
    98bc:	da250000 	ble	9498c4 <__Stack_Size+0x9494c4>
    98c0:	00000000 	andeq	r0, r0, r0
    98c4:	27270124 	strcs	r0, [r7, -r4, lsr #2]!
    98c8:	10050000 	andne	r0, r5, r0
    98cc:	ed010101 	stfs	f0, [r1, #-4]
    98d0:	2500000a 	strcs	r0, [r0, #-10]
    98d4:	00000aed 	andeq	r0, r0, sp, ror #21
    98d8:	d5041500 	strle	r1, [r4, #-1280]	; 0x500
    98dc:	00000002 	andeq	r0, r0, r2
    98e0:	00000077 	andeq	r0, r0, r7, ror r0
    98e4:	1f4d0002 	svcne	0x004d0002
    98e8:	01040000 	mrseq	r0, (UNDEF: 4)
    98ec:	000029ef 	andeq	r2, r0, pc, ror #19
    98f0:	08000134 	stmdaeq	r0, {r2, r4, r5, r8}
    98f4:	080001a2 	stmdaeq	r0, {r1, r5, r7, r8}
    98f8:	2f62696c 	svccs	0x0062696c
    98fc:	2f637273 	svccs	0x00637273
    9900:	74726f63 	ldrbtvc	r6, [r2], #-3939	; 0xf63
    9904:	336d7865 	cmncc	sp, #6619136	; 0x650000
    9908:	63616d5f 	cmnvs	r1, #6080	; 0x17c0
    990c:	732e6f72 	teqvc	lr, #456	; 0x1c8
    9910:	73552f00 	cmpvc	r5, #0
    9914:	2f737265 	svccs	0x00737265
    9918:	63616d69 	cmnvs	r1, #6720	; 0x1a40
    991c:	424f522f 	submi	r5, pc, #-268435454	; 0xf0000002
    9920:	5349544f 	movtpl	r5, #37967	; 0x944f
    9924:	65704f2d 	ldrbvs	r4, [r0, #-3885]!	; 0xf2d
    9928:	2f4d436e 	svccs	0x004d436e
    992c:	6d726946 	ldclvs	9, cr6, [r2, #-280]!	; 0xfffffee8
    9930:	65726177 	ldrbvs	r6, [r2, #-375]!	; 0x177
    9934:	6f6f622f 	svcvs	0x006f622f
    9938:	616f6c74 	smcvs	63172	; 0xf6c4
    993c:	5f726564 	svcpl	0x00726564
    9940:	38307830 	ldmdacc	r0!, {r4, r5, fp, ip, sp, lr}
    9944:	30303030 	eorscc	r3, r0, r0, lsr r0
    9948:	47003030 	smladxmi	r0, r0, r0, r3
    994c:	4120554e 	teqmi	r0, lr, asr #10
    9950:	2e322053 	mrccs	0, 1, r2, cr2, cr3, {2}
    9954:	302e3232 	eorcc	r3, lr, r2, lsr r2
    9958:	06800100 	streq	r0, [r0], r0, lsl #2
    995c:	02000001 	andeq	r0, r0, #1
    9960:	001f6100 	andseq	r6, pc, r0, lsl #2
    9964:	d0010400 	andle	r0, r1, r0, lsl #8
    9968:	01000006 	tsteq	r0, r6
    996c:	000034e4 	andeq	r3, r0, r4, ror #9
    9970:	000001f1 	strdeq	r0, [r0], -r1
    9974:	00000bf8 	strdeq	r0, [r0], -r8
	...
    9980:	00002a89 	andeq	r2, r0, r9, lsl #21
    9984:	35160102 	ldrcc	r0, [r6, #-258]	; 0x102
    9988:	d7010000 	strle	r0, [r1, -r0]
    998c:	00193c01 	andseq	r3, r9, r1, lsl #24
    9990:	00198c08 	andseq	r8, r9, r8, lsl #24
    9994:	00598f08 	subseq	r8, r9, r8, lsl #30
    9998:	00670100 	rsbeq	r0, r7, r0, lsl #2
    999c:	0f030000 	svceq	0x00030000
    99a0:	01000035 	tsteq	r0, r5, lsr r0
    99a4:	000067d9 	ldrdeq	r6, [r0], -r9
    99a8:	34ff0400 	ldrbtcc	r0, [pc], #1024	; 99b0 <__Stack_Size+0x95b0>
    99ac:	d9010000 	stmdble	r1, {}	; <UNPREDICTABLE>
    99b0:	00000067 	andeq	r0, r0, r7, rrx
    99b4:	000059af 	andeq	r5, r0, pc, lsr #19
    99b8:	00197005 	andseq	r7, r9, r5
    99bc:	0000f408 	andeq	pc, r0, r8, lsl #8
    99c0:	04060000 	streq	r0, [r6], #-0
    99c4:	0000006d 	andeq	r0, r0, sp, rrx
    99c8:	1f070407 	svcne	0x00070407
    99cc:	08000009 	stmdaeq	r0, {r0, r3}
    99d0:	00003507 	andeq	r3, r0, r7, lsl #10
    99d4:	006d5f01 	rsbeq	r5, sp, r1, lsl #30
    99d8:	01010000 	mrseq	r0, (UNDEF: 1)
    99dc:	00353708 	eorseq	r3, r5, r8, lsl #14
    99e0:	6d610100 	stfvse	f0, [r1, #-0]
    99e4:	01000000 	mrseq	r0, (UNDEF: 0)
    99e8:	353e0801 	ldrcc	r0, [lr, #-2049]!	; 0x801
    99ec:	63010000 	movwvs	r0, #4096	; 0x1000
    99f0:	0000006d 	andeq	r0, r0, sp, rrx
    99f4:	31080101 	tstcc	r8, r1, lsl #2
    99f8:	01000035 	tsteq	r0, r5, lsr r0
    99fc:	00006d66 	andeq	r6, r0, r6, ror #26
    9a00:	08010100 	stmdaeq	r1, {r8}
    9a04:	000034d6 	ldrdeq	r3, [r0], -r6
    9a08:	006d6801 	rsbeq	r6, sp, r1, lsl #16
    9a0c:	01010000 	mrseq	r0, (UNDEF: 1)
    9a10:	0034dc09 	eorseq	sp, r4, r9, lsl #24
    9a14:	016b0100 	cmneq	fp, r0, lsl #2
    9a18:	00d70a01 	sbcseq	r0, r7, r1, lsl #20
    9a1c:	00ce0000 	sbceq	r0, lr, r0
    9a20:	ce0b0000 	cdpgt	0, 0, cr0, cr11, cr0, {0}
    9a24:	4c000000 	stcmi	0, cr0, [r0], {-0}
    9a28:	07040700 	streq	r0, [r4, -r0, lsl #14]
    9a2c:	00000916 	andeq	r0, r0, r6, lsl r9
    9a30:	0406010c 	streq	r0, [r6], #-268	; 0x10c
    9a34:	000000d5 	ldrdeq	r0, [r0], -r5
    9a38:	0035240d 	eorseq	r2, r5, sp, lsl #8
    9a3c:	ef7f0100 	svc	0x007f0100
    9a40:	01000000 	mrseq	r0, (UNDEF: 0)
    9a44:	00000305 	andeq	r0, r0, r5, lsl #6
    9a48:	be0e0800 	cdplt	8, 0, cr0, cr14, cr0, {0}
    9a4c:	0f000000 	svceq	0x00000000
    9a50:	000bd801 	andeq	sp, fp, r1, lsl #16
    9a54:	01720100 	cmneq	r2, r0, lsl #2
    9a58:	00000102 	andeq	r0, r0, r2, lsl #2
    9a5c:	05041001 	streq	r1, [r4, #-1]
    9a60:	00746e69 	rsbseq	r6, r4, r9, ror #28
    9a64:	00045a00 	andeq	r5, r4, r0, lsl #20
    9a68:	3b000200 	blcc	a270 <__Stack_Size+0x9e70>
    9a6c:	04000020 	streq	r0, [r0], #-32
    9a70:	0006d001 	andeq	sp, r6, r1
    9a74:	35670100 	strbcc	r0, [r7, #-256]!	; 0x100
    9a78:	01f10000 	mvnseq	r0, r0
    9a7c:	0c080000 	stceq	0, cr0, [r8], {-0}
	...
    9a88:	2af70000 	bcs	ffdc9a90 <SCS_BASE+0x1fdbba90>
    9a8c:	04020000 	streq	r0, [r2], #-0
    9a90:	00081205 	andeq	r1, r8, r5, lsl #4
    9a94:	05020200 	streq	r0, [r2, #-512]	; 0x200
    9a98:	000007e4 	andeq	r0, r0, r4, ror #15
    9a9c:	c3060102 	movwgt	r0, #24834	; 0x6102
    9aa0:	02000009 	andeq	r0, r0, #9
    9aa4:	091f0704 	ldmdbeq	pc, {r2, r8, r9, sl}	; <UNPREDICTABLE>
    9aa8:	75030000 	strvc	r0, [r3, #-0]
    9aac:	02003631 	andeq	r3, r0, #51380224	; 0x3100000
    9ab0:	00005028 	andeq	r5, r0, r8, lsr #32
    9ab4:	07020200 	streq	r0, [r2, -r0, lsl #4]
    9ab8:	00000bbc 			; <UNDEFINED> instruction: 0x00000bbc
    9abc:	00387503 	eorseq	r7, r8, r3, lsl #10
    9ac0:	00612902 	rsbeq	r2, r1, r2, lsl #18
    9ac4:	01020000 	mrseq	r0, (UNDEF: 2)
    9ac8:	0009c108 	andeq	ip, r9, r8, lsl #2
    9acc:	07040200 	streq	r0, [r4, -r0, lsl #4]
    9ad0:	00000916 	andeq	r0, r0, r6, lsl r9
    9ad4:	00570404 	subseq	r0, r7, r4, lsl #8
    9ad8:	e9050000 	stmdb	r5, {}	; <UNPREDICTABLE>
    9adc:	01000013 	tsteq	r0, r3, lsl r0
    9ae0:	009a3003 	addseq	r3, sl, r3
    9ae4:	fd060000 	stc2	0, cr0, [r6, #-0]
    9ae8:	00000013 	andeq	r0, r0, r3, lsl r0
    9aec:	00148206 	andseq	r8, r4, r6, lsl #4
    9af0:	26060100 	strcs	r0, [r6], -r0, lsl #2
    9af4:	02000014 	andeq	r0, r0, #20
    9af8:	00147406 	andseq	r7, r4, r6, lsl #8
    9afc:	07000300 	streq	r0, [r0, -r0, lsl #6]
    9b00:	000013ea 	andeq	r1, r0, sl, ror #7
    9b04:	00753703 	rsbseq	r3, r5, r3, lsl #14
    9b08:	2a080000 	bcs	209b10 <__Stack_Size+0x209710>
    9b0c:	0c000018 	stceq	0, cr0, [r0], {24}
    9b10:	00ea3b03 	rsceq	r3, sl, r3, lsl #22
    9b14:	a0090000 	andge	r0, r9, r0
    9b18:	03000015 	movweq	r0, #21
    9b1c:	00004553 	andeq	r4, r0, r3, asr r5
    9b20:	00230200 	eoreq	r0, r3, r0, lsl #4
    9b24:	00197609 	andseq	r7, r9, r9, lsl #12
    9b28:	45540300 	ldrbmi	r0, [r4, #-768]	; 0x300
    9b2c:	02000000 	andeq	r0, r0, #0
    9b30:	32090223 	andcc	r0, r9, #805306370	; 0x30000002
    9b34:	03000037 	movweq	r0, #55	; 0x37
    9b38:	00004555 	andeq	r4, r0, r5, asr r5
    9b3c:	04230200 	strteq	r0, [r3], #-512	; 0x200
    9b40:	00189909 	andseq	r9, r8, r9, lsl #18
    9b44:	fa560300 	blx	158a74c <__Stack_Size+0x158a34c>
    9b48:	02000000 	andeq	r0, r0, #0
    9b4c:	0a000823 	beq	bbe0 <__Stack_Size+0xb7e0>
    9b50:	00006f01 	andeq	r6, r0, r1, lsl #30
    9b54:	0000fa00 	andeq	pc, r0, r0, lsl #20
    9b58:	00450b00 	subeq	r0, r5, r0, lsl #22
    9b5c:	04000000 	streq	r0, [r0], #-0
    9b60:	0000ea04 	andeq	lr, r0, r4, lsl #20
    9b64:	182b0700 	stmdane	fp!, {r8, r9, sl}
    9b68:	57030000 	strpl	r0, [r3, -r0]
    9b6c:	000000a5 	andeq	r0, r0, r5, lsr #1
    9b70:	0057420c 	subseq	r4, r7, ip, lsl #4
    9b74:	33650302 	cmncc	r5, #134217728	; 0x8000000
    9b78:	0d000001 	stceq	0, cr0, [r0, #-4]
    9b7c:	00316262 	eorseq	r6, r1, r2, ror #4
    9b80:	00576703 	subseq	r6, r7, r3, lsl #14
    9b84:	23020000 	movwcs	r0, #8192	; 0x2000
    9b88:	62620d00 	rsbvs	r0, r2, #0
    9b8c:	68030030 	stmdavs	r3, {r4, r5}
    9b90:	00000057 	andeq	r0, r0, r7, asr r0
    9b94:	00012302 	andeq	r2, r1, r2, lsl #6
    9b98:	6203020e 	andvs	r0, r3, #-536870912	; 0xe0000000
    9b9c:	0000014f 	andeq	r0, r0, pc, asr #2
    9ba0:	0300770f 	movweq	r7, #1807	; 0x70f
    9ba4:	00004564 	andeq	r4, r0, r4, ror #10
    9ba8:	77620f00 	strbvc	r0, [r2, -r0, lsl #30]!
    9bac:	0b6a0300 	bleq	1a8a7b4 <__Stack_Size+0x1a8a3b4>
    9bb0:	00000001 	andeq	r0, r0, r1
    9bb4:	0019eb07 	andseq	lr, r9, r7, lsl #22
    9bb8:	336b0300 	cmncc	fp, #0
    9bbc:	08000001 	stmdaeq	r0, {r0}
    9bc0:	0000151d 	andeq	r1, r0, sp, lsl r5
    9bc4:	016d031c 	cmneq	sp, ip, lsl r3
    9bc8:	09000002 	stmdbeq	r0, {r1}
    9bcc:	000018d9 	ldrdeq	r1, [r0], -r9
    9bd0:	00576f03 	subseq	r6, r7, r3, lsl #30
    9bd4:	23020000 	movwcs	r0, #8192	; 0x2000
    9bd8:	148c0900 	strne	r0, [ip], #2304	; 0x900
    9bdc:	70030000 	andvc	r0, r3, r0
    9be0:	00000057 	andeq	r0, r0, r7, asr r0
    9be4:	09012302 	stmdbeq	r1, {r1, r8, r9, sp}
    9be8:	00001668 	andeq	r1, r0, r8, ror #12
    9bec:	014f7103 	cmpeq	pc, r3, lsl #2
    9bf0:	23020000 	movwcs	r0, #8192	; 0x2000
    9bf4:	15430902 	strbne	r0, [r3, #-2306]	; 0x902
    9bf8:	72030000 	andvc	r0, r3, #0
    9bfc:	0000014f 	andeq	r0, r0, pc, asr #2
    9c00:	09042302 	stmdbeq	r4, {r1, r8, r9, sp}
    9c04:	00001748 	andeq	r1, r0, r8, asr #14
    9c08:	014f7303 	cmpeq	pc, r3, lsl #6
    9c0c:	23020000 	movwcs	r0, #8192	; 0x2000
    9c10:	18780906 	ldmdane	r8!, {r1, r2, r8, fp}^
    9c14:	75030000 	strvc	r0, [r3, #-0]
    9c18:	00000057 	andeq	r0, r0, r7, asr r0
    9c1c:	09082302 	stmdbeq	r8, {r1, r8, r9, sp}
    9c20:	00001966 	andeq	r1, r0, r6, ror #18
    9c24:	00577603 	subseq	r7, r7, r3, lsl #12
    9c28:	23020000 	movwcs	r0, #8192	; 0x2000
    9c2c:	17540909 	ldrbne	r0, [r4, -r9, lsl #18]
    9c30:	77030000 	strvc	r0, [r3, -r0]
    9c34:	00000057 	andeq	r0, r0, r7, asr r0
    9c38:	090a2302 	stmdbeq	sl, {r1, r8, r9, sp}
    9c3c:	000017a2 	andeq	r1, r0, r2, lsr #15
    9c40:	00577803 	subseq	r7, r7, r3, lsl #16
    9c44:	23020000 	movwcs	r0, #8192	; 0x2000
    9c48:	1811090b 	ldmdane	r1, {r0, r1, r3, r8, fp}
    9c4c:	79030000 	stmdbvc	r3, {}	; <UNPREDICTABLE>
    9c50:	00000057 	andeq	r0, r0, r7, asr r0
    9c54:	090c2302 	stmdbeq	ip, {r1, r8, r9, sp}
    9c58:	0000194a 	andeq	r1, r0, sl, asr #18
    9c5c:	01007c03 	tsteq	r0, r3, lsl #24
    9c60:	23020000 	movwcs	r0, #8192	; 0x2000
    9c64:	1e070010 	mcrne	0, 0, r0, cr7, cr0, {0}
    9c68:	03000015 	movweq	r0, #21
    9c6c:	00015a7d 	andeq	r5, r1, sp, ror sl
    9c70:	138b0800 	orrne	r0, fp, #0
    9c74:	03300000 	teqeq	r0, #0
    9c78:	0002c17f 	andeq	ip, r2, pc, ror r1
    9c7c:	29670900 	stmdbcs	r7!, {r8, fp}^
    9c80:	81030000 	mrshi	r0, (UNDEF: 3)
    9c84:	000002c3 	andeq	r0, r0, r3, asr #5
    9c88:	09002302 	stmdbeq	r0, {r1, r8, r9, sp}
    9c8c:	000016b8 			; <UNDEFINED> instruction: 0x000016b8
    9c90:	02c38203 	sbceq	r8, r3, #805306368	; 0x30000000
    9c94:	23020000 	movwcs	r0, #8192	; 0x2000
    9c98:	145b0904 	ldrbne	r0, [fp], #-2308	; 0x904
    9c9c:	85030000 	strhi	r0, [r3, #-0]
    9ca0:	000002c3 	andeq	r0, r0, r3, asr #5
    9ca4:	09082302 	stmdbeq	r8, {r1, r8, r9, sp}
    9ca8:	00001409 	andeq	r1, r0, r9, lsl #8
    9cac:	02c38603 	sbceq	r8, r3, #3145728	; 0x300000
    9cb0:	23020000 	movwcs	r0, #8192	; 0x2000
    9cb4:	1398090c 	orrsne	r0, r8, #196608	; 0x30000
    9cb8:	98030000 	stmdals	r3, {}	; <UNPREDICTABLE>
    9cbc:	000002d9 	ldrdeq	r0, [r0], -r9
    9cc0:	09102302 	ldmdbeq	r0, {r1, r8, r9, sp}
    9cc4:	000013c0 	andeq	r1, r0, r0, asr #7
    9cc8:	02d9a303 	sbcseq	sl, r9, #201326592	; 0xc000000
    9ccc:	23020000 	movwcs	r0, #8192	; 0x2000
    9cd0:	143f0914 	ldrtne	r0, [pc], #-2324	; 9cd8 <__Stack_Size+0x98d8>
    9cd4:	ad030000 	stcge	0, cr0, [r3, #-0]
    9cd8:	000002f4 	strdeq	r0, [r0], -r4
    9cdc:	09182302 	ldmdbeq	r8, {r1, r8, r9, sp}
    9ce0:	00001684 	andeq	r1, r0, r4, lsl #13
    9ce4:	00faaf03 	rscseq	sl, sl, r3, lsl #30
    9ce8:	23020000 	movwcs	r0, #8192	; 0x2000
    9cec:	19c7091c 	stmibne	r7, {r2, r3, r4, r8, fp}^
    9cf0:	b0030000 	andlt	r0, r3, r0
    9cf4:	000000fa 	strdeq	r0, [r0], -sl
    9cf8:	09202302 	stmdbeq	r0!, {r1, r8, r9, sp}
    9cfc:	000018c5 	andeq	r1, r0, r5, asr #17
    9d00:	00fab103 	rscseq	fp, sl, r3, lsl #2
    9d04:	23020000 	movwcs	r0, #8192	; 0x2000
    9d08:	13a90924 			; <UNDEFINED> instruction: 0x13a90924
    9d0c:	b5030000 	strlt	r0, [r3, #-0]
    9d10:	000002fa 	strdeq	r0, [r0], -sl
    9d14:	09282302 	stmdbeq	r8!, {r1, r8, r9, sp}
    9d18:	0000372f 	andeq	r3, r0, pc, lsr #14
    9d1c:	0057b703 	subseq	fp, r7, r3, lsl #14
    9d20:	23020000 	movwcs	r0, #8192	; 0x2000
    9d24:	0110002c 	tsteq	r0, ip, lsr #32
    9d28:	02c10404 	sbceq	r0, r1, #67108864	; 0x4000000
    9d2c:	010a0000 	mrseq	r0, (UNDEF: 10)
    9d30:	0000009a 	muleq	r0, sl, r0
    9d34:	000002d9 	ldrdeq	r0, [r0], -r9
    9d38:	0000570b 	andeq	r5, r0, fp, lsl #14
    9d3c:	04040000 	streq	r0, [r4], #-0
    9d40:	000002c9 	andeq	r0, r0, r9, asr #5
    9d44:	009a010a 	addseq	r0, sl, sl, lsl #2
    9d48:	02f40000 	rscseq	r0, r4, #0
    9d4c:	570b0000 	strpl	r0, [fp, -r0]
    9d50:	0b000000 	bleq	9d58 <__Stack_Size+0x9958>
    9d54:	00000057 	andeq	r0, r0, r7, asr r0
    9d58:	df040400 	svcle	0x00040400
    9d5c:	11000002 	tstne	r0, r2
    9d60:	138c0704 	orrne	r0, ip, #1048576	; 0x100000
    9d64:	b9030000 	stmdblt	r3, {}	; <UNPREDICTABLE>
    9d68:	0000020c 	andeq	r0, r0, ip, lsl #4
    9d6c:	0014de08 	andseq	sp, r4, r8, lsl #28
    9d70:	bb032400 	bllt	d2d78 <__Stack_Size+0xd2978>
    9d74:	00000392 	muleq	r0, r2, r3
    9d78:	0017e009 	andseq	lr, r7, r9
    9d7c:	c3bd0300 			; <UNDEFINED> instruction: 0xc3bd0300
    9d80:	02000002 	andeq	r0, r0, #2
    9d84:	dc090023 	stcle	0, cr0, [r9], {35}	; 0x23
    9d88:	03000016 	movweq	r0, #22
    9d8c:	0002c3be 			; <UNDEFINED> instruction: 0x0002c3be
    9d90:	04230200 	strteq	r0, [r3], #-512	; 0x200
    9d94:	00164009 	andseq	r4, r6, r9
    9d98:	c3bf0300 			; <UNDEFINED> instruction: 0xc3bf0300
    9d9c:	02000002 	andeq	r0, r0, #2
    9da0:	f2090823 	vadd.i8	d0, d9, d19
    9da4:	03000016 	movweq	r0, #22
    9da8:	0002c3c0 	andeq	ip, r2, r0, asr #7
    9dac:	0c230200 	sfmeq	f0, 4, [r3], #-0
    9db0:	0014f609 	andseq	pc, r4, r9, lsl #12
    9db4:	c3c10300 	bicgt	r0, r1, #0
    9db8:	02000002 	andeq	r0, r0, #2
    9dbc:	a2091023 	andge	r1, r9, #35	; 0x23
    9dc0:	03000018 	movweq	r0, #24
    9dc4:	0002c3c2 	andeq	ip, r2, r2, asr #7
    9dc8:	14230200 	strtne	r0, [r3], #-512	; 0x200
    9dcc:	00198209 	andseq	r8, r9, r9, lsl #4
    9dd0:	c3c30300 	bicgt	r0, r3, #0
    9dd4:	02000002 	andeq	r0, r0, #2
    9dd8:	8a091823 	bhi	24fe6c <__Stack_Size+0x24fa6c>
    9ddc:	03000015 	movweq	r0, #21
    9de0:	0002c3c4 	andeq	ip, r2, r4, asr #7
    9de4:	1c230200 	sfmne	f0, 4, [r3], #-0
    9de8:	00165209 	andseq	r5, r6, r9, lsl #4
    9dec:	c3c50300 	bicgt	r0, r5, #0
    9df0:	02000002 	andeq	r0, r0, #2
    9df4:	07002023 	streq	r2, [r0, -r3, lsr #32]
    9df8:	000014df 	ldrdeq	r1, [r0], -pc	; <UNPREDICTABLE>
    9dfc:	0307c703 	movweq	ip, #30467	; 0x7703
    9e00:	01120000 	tsteq	r2, r0
    9e04:	0000032f 	andeq	r0, r0, pc, lsr #6
    9e08:	8c013501 	cfstr32hi	mvfx3, [r1], {1}
    9e0c:	c4080019 	strgt	r0, [r8], #-25
    9e10:	c2080019 	andgt	r0, r8, #25
    9e14:	01000059 	qaddeq	r0, r9, r0
    9e18:	0013d313 	andseq	sp, r3, r3, lsl r3
    9e1c:	fcee0300 	stc2l	3, cr0, [lr]
    9e20:	01000002 	tsteq	r0, r2
    9e24:	35501301 	ldrbcc	r1, [r0, #-769]	; 0x301
    9e28:	ef030000 	svc	0x00030000
    9e2c:	00000392 	muleq	r0, r2, r3
    9e30:	3e140101 	mufccs	f0, f4, f1
    9e34:	01000019 	tsteq	r0, r9, lsl r0
    9e38:	00020127 	andeq	r0, r2, r7, lsr #2
    9e3c:	03050100 	movweq	r0, #20736	; 0x5100
    9e40:	200006f4 	strdcs	r0, [r0], -r4
    9e44:	00358214 	eorseq	r8, r5, r4, lsl r2
    9e48:	57180100 	ldrpl	r0, [r8, -r0, lsl #2]
    9e4c:	01000000 	mrseq	r0, (UNDEF: 0)
    9e50:	06f00305 	ldrbteq	r0, [r0], r5, lsl #6
    9e54:	ac142000 	ldcge	0, cr2, [r4], {-0}
    9e58:	01000015 	tsteq	r0, r5, lsl r0
    9e5c:	0004031d 	andeq	r0, r4, sp, lsl r3
    9e60:	03050100 	movweq	r0, #20736	; 0x5100
    9e64:	20000714 	andcs	r0, r0, r4, lsl r7
    9e68:	02010404 	andeq	r0, r1, #67108864	; 0x4000000
    9e6c:	8a140000 	bhi	509e74 <__Stack_Size+0x509a74>
    9e70:	01000035 	tsteq	r0, r5, lsr r0
    9e74:	00041b20 	andeq	r1, r4, r0, lsr #22
    9e78:	03050100 	movweq	r0, #20736	; 0x5100
    9e7c:	200006ec 	andcs	r0, r0, ip, ror #13
    9e80:	02fc0404 	rscseq	r0, ip, #67108864	; 0x4000000
    9e84:	4f140000 	svcmi	0x00140000
    9e88:	01000035 	tsteq	r0, r5, lsr r0
    9e8c:	00043328 	andeq	r3, r4, r8, lsr #6
    9e90:	03050100 	movweq	r0, #20736	; 0x5100
    9e94:	20000710 	andcs	r0, r0, r0, lsl r7
    9e98:	03920404 	orrseq	r0, r2, #67108864	; 0x4000000
    9e9c:	45140000 	ldrmi	r0, [r4, #-0]
    9ea0:	01000035 	tsteq	r0, r5, lsr r0
    9ea4:	00004525 	andeq	r4, r0, r5, lsr #10
    9ea8:	03050100 	movweq	r0, #20736	; 0x5100
    9eac:	200006e8 	andcs	r0, r0, r8, ror #13
    9eb0:	001a7114 	andseq	r7, sl, r4, lsl r1
    9eb4:	45260100 	strmi	r0, [r6, #-256]!	; 0x100
    9eb8:	01000000 	mrseq	r0, (UNDEF: 0)
    9ebc:	07180305 	ldreq	r0, [r8, -r5, lsl #6]
    9ec0:	ef002000 	svc	0x00002000
    9ec4:	0200000e 	andeq	r0, r0, #14
    9ec8:	00214700 	eoreq	r4, r1, r0, lsl #14
    9ecc:	d0010400 	andle	r0, r1, r0, lsl #8
    9ed0:	01000006 	tsteq	r0, r6
    9ed4:	000035b4 			; <UNDEFINED> instruction: 0x000035b4
    9ed8:	000001f1 	strdeq	r0, [r0], -r1
    9edc:	00000cf0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
	...
    9ee8:	00002b86 	andeq	r2, r0, r6, lsl #23
    9eec:	12050402 	andne	r0, r5, #33554432	; 0x2000000
    9ef0:	02000008 	andeq	r0, r0, #8
    9ef4:	07e40502 	strbeq	r0, [r4, r2, lsl #10]!
    9ef8:	01020000 	mrseq	r0, (UNDEF: 2)
    9efc:	0009c306 	andeq	ip, r9, r6, lsl #6
    9f00:	33750300 	cmncc	r5, #0
    9f04:	27020032 	smladxcs	r2, r2, r0, r0
    9f08:	00000049 	andeq	r0, r0, r9, asr #32
    9f0c:	1f070402 	svcne	0x00070402
    9f10:	03000009 	movweq	r0, #9
    9f14:	00363175 	eorseq	r3, r6, r5, ror r1
    9f18:	005b2802 	subseq	r2, fp, r2, lsl #16
    9f1c:	02020000 	andeq	r0, r2, #0
    9f20:	000bbc07 	andeq	fp, fp, r7, lsl #24
    9f24:	38750300 	ldmdacc	r5!, {r8, r9}^
    9f28:	6c290200 	sfmvs	f0, 4, [r9], #-0
    9f2c:	02000000 	andeq	r0, r0, #0
    9f30:	09c10801 	stmibeq	r1, {r0, fp}^
    9f34:	01040000 	mrseq	r0, (UNDEF: 4)
    9f38:	00883a02 	addeq	r3, r8, r2, lsl #20
    9f3c:	5a050000 	bpl	149f44 <__Stack_Size+0x149b44>
    9f40:	00000008 	andeq	r0, r0, r8
    9f44:	00024705 	andeq	r4, r2, r5, lsl #14
    9f48:	06000100 	streq	r0, [r0], -r0, lsl #2
    9f4c:	000005ae 	andeq	r0, r0, lr, lsr #11
    9f50:	00733a02 	rsbseq	r3, r3, r2, lsl #20
    9f54:	04020000 	streq	r0, [r2], #-0
    9f58:	00091607 	andeq	r1, r9, r7, lsl #12
    9f5c:	15ec0700 	strbne	r0, [ip, #1792]!	; 0x700
    9f60:	03010000 	movweq	r0, #4096	; 0x1000
    9f64:	0000bf16 	andeq	fp, r0, r6, lsl pc
    9f68:	176a0500 	strbne	r0, [sl, -r0, lsl #10]!
    9f6c:	05000000 	streq	r0, [r0, #-0]
    9f70:	00001885 	andeq	r1, r0, r5, lsl #17
    9f74:	15770501 	ldrbne	r0, [r7, #-1281]!	; 0x501
    9f78:	05020000 	streq	r0, [r2, #-0]
    9f7c:	000019db 	ldrdeq	r1, [r0], -fp
    9f80:	e3070003 	movw	r0, #28675	; 0x7003
    9f84:	01000014 	tsteq	r0, r4, lsl r0
    9f88:	01201f03 	teqeq	r0, r3, lsl #30
    9f8c:	f4050000 	vst4.8	{d0-d3}, [r5], r0
    9f90:	00000038 	andeq	r0, r0, r8, lsr r0
    9f94:	0037c205 	eorseq	ip, r7, r5, lsl #4
    9f98:	a8050100 	stmdage	r5, {r8}
    9f9c:	02000007 	andeq	r0, r0, #7
    9fa0:	00365b05 	eorseq	r5, r6, r5, lsl #22
    9fa4:	b2050300 	andlt	r0, r5, #0
    9fa8:	04000007 	streq	r0, [r0], #-7
    9fac:	0036bd05 	eorseq	fp, r6, r5, lsl #26
    9fb0:	1a050500 	bne	14b3b8 <__Stack_Size+0x14afb8>
    9fb4:	06000038 			; <UNDEFINED> instruction: 0x06000038
    9fb8:	00371705 	eorseq	r1, r7, r5, lsl #14
    9fbc:	3f050700 	svccc	0x00050700
    9fc0:	08000039 	stmdaeq	r0, {r0, r3, r4, r5}
    9fc4:	00399b05 	eorseq	r9, r9, r5, lsl #22
    9fc8:	89050900 	stmdbhi	r5, {r8, fp}
    9fcc:	0a000037 	beq	a0b0 <__Stack_Size+0x9cb0>
    9fd0:	0037e505 	eorseq	lr, r7, r5, lsl #10
    9fd4:	e0050b00 	and	r0, r5, r0, lsl #22
    9fd8:	0c000036 	stceq	0, cr0, [r0], {54}	; 0x36
    9fdc:	0038ce05 	eorseq	ip, r8, r5, lsl #28
    9fe0:	07000c00 	streq	r0, [r0, -r0, lsl #24]
    9fe4:	000035a3 	andeq	r3, r0, r3, lsr #11
    9fe8:	4b320301 	blmi	c8abf4 <__Stack_Size+0xc8a7f4>
    9fec:	05000001 	streq	r0, [r0, #-1]
    9ff0:	00003951 	andeq	r3, r0, r1, asr r9
    9ff4:	36340501 	ldrtcc	r0, [r4], -r1, lsl #10
    9ff8:	05020000 	streq	r0, [r2, #-0]
    9ffc:	00003829 	andeq	r3, r0, r9, lsr #16
    a000:	39250503 	stmdbcc	r5!, {r0, r1, r8, sl}
    a004:	05040000 	streq	r0, [r4, #-0]
    a008:	000038ff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
    a00c:	67070005 	strvs	r0, [r7, -r5]
    a010:	01000036 	tsteq	r0, r6, lsr r0
    a014:	01643c03 	cmneq	r4, r3, lsl #24
    a018:	7a050000 	bvc	14a020 <__Stack_Size+0x149c20>
    a01c:	00000037 	andeq	r0, r0, r7, lsr r0
    a020:	00367905 	eorseq	r7, r6, r5, lsl #18
    a024:	07000100 	streq	r0, [r0, -r0, lsl #2]
    a028:	00003594 	muleq	r0, r4, r5
    a02c:	ad190401 	cfldrsge	mvf0, [r9, #-4]
    a030:	05000001 	streq	r0, [r0, #-1]
    a034:	0000369e 	muleq	r0, lr, r6
    a038:	37450500 	strbcc	r0, [r5, -r0, lsl #10]
    a03c:	05010000 	streq	r0, [r1, #-0]
    a040:	000036b5 			; <UNDEFINED> instruction: 0x000036b5
    a044:	35ea0502 	strbcc	r0, [sl, #1282]!	; 0x502
    a048:	05030000 	streq	r0, [r3, #-0]
    a04c:	000036b0 			; <UNDEFINED> instruction: 0x000036b0
    a050:	35e50504 	strbcc	r0, [r5, #1284]!	; 0x504
    a054:	05050000 	streq	r0, [r5, #-0]
    a058:	0000387e 	andeq	r3, r0, lr, ror r8
    a05c:	368e0506 	strcc	r0, [lr], r6, lsl #10
    a060:	05070000 	streq	r0, [r7, #-0]
    a064:	000037d0 	ldrdeq	r3, [r0], -r0
    a068:	388d0508 	stmcc	sp, {r3, r8, sl}
    a06c:	00090000 	andeq	r0, r9, r0
    a070:	0014c408 	andseq	ip, r4, r8, lsl #8
    a074:	27040800 	strcs	r0, [r4, -r0, lsl #16]
    a078:	000001d6 	ldrdeq	r0, [r0], -r6
    a07c:	00173309 	andseq	r3, r7, r9, lsl #6
    a080:	d6290400 	strtle	r0, [r9], -r0, lsl #8
    a084:	02000001 	andeq	r0, r0, #1
    a088:	be090023 	cdplt	0, 0, cr0, cr9, cr3, {1}
    a08c:	04000016 	streq	r0, [r0], #-22
    a090:	0000502a 	andeq	r5, r0, sl, lsr #32
    a094:	04230200 	strteq	r0, [r3], #-512	; 0x200
    a098:	62040a00 	andvs	r0, r4, #0
    a09c:	06000000 	streq	r0, [r0], -r0
    a0a0:	000017b5 			; <UNDEFINED> instruction: 0x000017b5
    a0a4:	01ad2c04 			; <UNDEFINED> instruction: 0x01ad2c04
    a0a8:	e9070000 	stmdb	r7, {}	; <UNPREDICTABLE>
    a0ac:	01000013 	tsteq	r0, r3, lsl r0
    a0b0:	020c3004 	andeq	r3, ip, #4
    a0b4:	fd050000 	stc2	0, cr0, [r5, #-0]
    a0b8:	00000013 	andeq	r0, r0, r3, lsl r0
    a0bc:	00148205 	andseq	r8, r4, r5, lsl #4
    a0c0:	26050100 	strcs	r0, [r5], -r0, lsl #2
    a0c4:	02000014 	andeq	r0, r0, #20
    a0c8:	00147405 	andseq	r7, r4, r5, lsl #8
    a0cc:	06000300 	streq	r0, [r0], -r0, lsl #6
    a0d0:	000013ea 	andeq	r1, r0, sl, ror #7
    a0d4:	01e73704 	mvneq	r3, r4, lsl #14
    a0d8:	2a080000 	bcs	20a0e0 <__Stack_Size+0x209ce0>
    a0dc:	0c000018 	stceq	0, cr0, [r0], {24}
    a0e0:	025c3b04 	subseq	r3, ip, #4096	; 0x1000
    a0e4:	a0090000 	andge	r0, r9, r0
    a0e8:	04000015 	streq	r0, [r0], #-21
    a0ec:	00005053 	andeq	r5, r0, r3, asr r0
    a0f0:	00230200 	eoreq	r0, r3, r0, lsl #4
    a0f4:	00197609 	andseq	r7, r9, r9, lsl #12
    a0f8:	50540400 	subspl	r0, r4, r0, lsl #8
    a0fc:	02000000 	andeq	r0, r0, #0
    a100:	32090223 	andcc	r0, r9, #805306370	; 0x30000002
    a104:	04000037 	streq	r0, [r0], #-55	; 0x37
    a108:	00005055 	andeq	r5, r0, r5, asr r0
    a10c:	04230200 	strteq	r0, [r3], #-512	; 0x200
    a110:	00189909 	andseq	r9, r8, r9, lsl #18
    a114:	6c560400 	cfldrdvs	mvd0, [r6], {-0}
    a118:	02000002 	andeq	r0, r0, #2
    a11c:	0b000823 	bleq	c1b0 <__Stack_Size+0xbdb0>
    a120:	0001d601 	andeq	sp, r1, r1, lsl #12
    a124:	00026c00 	andeq	r6, r2, r0, lsl #24
    a128:	00500c00 	subseq	r0, r0, r0, lsl #24
    a12c:	0a000000 	beq	a134 <__Stack_Size+0x9d34>
    a130:	00025c04 	andeq	r5, r2, r4, lsl #24
    a134:	182b0600 	stmdane	fp!, {r9, sl}
    a138:	57040000 	strpl	r0, [r4, -r0]
    a13c:	00000217 	andeq	r0, r0, r7, lsl r2
    a140:	00187008 	andseq	r7, r8, r8
    a144:	5b040200 	blpl	10a94c <__Stack_Size+0x10a54c>
    a148:	000002a6 	andeq	r0, r0, r6, lsr #5
    a14c:	00169809 	andseq	r9, r6, r9, lsl #16
    a150:	625d0400 	subsvs	r0, sp, #0
    a154:	02000000 	andeq	r0, r0, #0
    a158:	c4090023 	strgt	r0, [r9], #-35	; 0x23
    a15c:	04000017 	streq	r0, [r0], #-23
    a160:	0000625e 	andeq	r6, r0, lr, asr r2
    a164:	01230200 	teqeq	r3, r0, lsl #4
    a168:	18710600 	ldmdane	r1!, {r9, sl}^
    a16c:	60040000 	andvs	r0, r4, r0
    a170:	0000027d 	andeq	r0, r0, sp, ror r2
    a174:	0057420d 	subseq	r4, r7, sp, lsl #4
    a178:	d9650402 	stmdble	r5!, {r1, sl}^
    a17c:	0e000002 	cdpeq	0, 0, cr0, cr0, cr2, {0}
    a180:	00316262 	eorseq	r6, r1, r2, ror #4
    a184:	00626704 	rsbeq	r6, r2, r4, lsl #14
    a188:	23020000 	movwcs	r0, #8192	; 0x2000
    a18c:	62620e00 	rsbvs	r0, r2, #0
    a190:	68040030 	stmdavs	r4, {r4, r5}
    a194:	00000062 	andeq	r0, r0, r2, rrx
    a198:	00012302 	andeq	r2, r1, r2, lsl #6
    a19c:	6204020f 	andvs	r0, r4, #-268435456	; 0xf0000000
    a1a0:	000002f5 	strdeq	r0, [r0], -r5
    a1a4:	04007710 	streq	r7, [r0], #-1808	; 0x710
    a1a8:	00005064 	andeq	r5, r0, r4, rrx
    a1ac:	77621000 	strbvc	r1, [r2, -r0]!
    a1b0:	b16a0400 	cmnlt	sl, r0, lsl #8
    a1b4:	00000002 	andeq	r0, r0, r2
    a1b8:	0019eb06 	andseq	lr, r9, r6, lsl #22
    a1bc:	d96b0400 	stmdble	fp!, {sl}^
    a1c0:	08000002 	stmdaeq	r0, {r1}
    a1c4:	0000151d 	andeq	r1, r0, sp, lsl r5
    a1c8:	a76d041c 			; <UNDEFINED> instruction: 0xa76d041c
    a1cc:	09000003 	stmdbeq	r0, {r0, r1}
    a1d0:	000018d9 	ldrdeq	r1, [r0], -r9
    a1d4:	00626f04 	rsbeq	r6, r2, r4, lsl #30
    a1d8:	23020000 	movwcs	r0, #8192	; 0x2000
    a1dc:	148c0900 	strne	r0, [ip], #2304	; 0x900
    a1e0:	70040000 	andvc	r0, r4, r0
    a1e4:	00000062 	andeq	r0, r0, r2, rrx
    a1e8:	09012302 	stmdbeq	r1, {r1, r8, r9, sp}
    a1ec:	00001668 	andeq	r1, r0, r8, ror #12
    a1f0:	02f57104 	rscseq	r7, r5, #1
    a1f4:	23020000 	movwcs	r0, #8192	; 0x2000
    a1f8:	15430902 	strbne	r0, [r3, #-2306]	; 0x902
    a1fc:	72040000 	andvc	r0, r4, #0
    a200:	000002f5 	strdeq	r0, [r0], -r5
    a204:	09042302 	stmdbeq	r4, {r1, r8, r9, sp}
    a208:	00001748 	andeq	r1, r0, r8, asr #14
    a20c:	02f57304 	rscseq	r7, r5, #268435456	; 0x10000000
    a210:	23020000 	movwcs	r0, #8192	; 0x2000
    a214:	18780906 	ldmdane	r8!, {r1, r2, r8, fp}^
    a218:	75040000 	strvc	r0, [r4, #-0]
    a21c:	00000062 	andeq	r0, r0, r2, rrx
    a220:	09082302 	stmdbeq	r8, {r1, r8, r9, sp}
    a224:	00001966 	andeq	r1, r0, r6, ror #18
    a228:	00627604 	rsbeq	r7, r2, r4, lsl #12
    a22c:	23020000 	movwcs	r0, #8192	; 0x2000
    a230:	17540909 	ldrbne	r0, [r4, -r9, lsl #18]
    a234:	77040000 	strvc	r0, [r4, -r0]
    a238:	00000062 	andeq	r0, r0, r2, rrx
    a23c:	090a2302 	stmdbeq	sl, {r1, r8, r9, sp}
    a240:	000017a2 	andeq	r1, r0, r2, lsr #15
    a244:	00627804 	rsbeq	r7, r2, r4, lsl #16
    a248:	23020000 	movwcs	r0, #8192	; 0x2000
    a24c:	1811090b 	ldmdane	r1, {r0, r1, r3, r8, fp}
    a250:	79040000 	stmdbvc	r4, {}	; <UNPREDICTABLE>
    a254:	00000062 	andeq	r0, r0, r2, rrx
    a258:	090c2302 	stmdbeq	ip, {r1, r8, r9, sp}
    a25c:	0000194a 	andeq	r1, r0, sl, asr #18
    a260:	02727c04 	rsbseq	r7, r2, #1024	; 0x400
    a264:	23020000 	movwcs	r0, #8192	; 0x2000
    a268:	1e060010 	mcrne	0, 0, r0, cr6, cr0, {0}
    a26c:	04000015 	streq	r0, [r0], #-21
    a270:	0003007d 	andeq	r0, r3, sp, ror r0
    a274:	138b0800 	orrne	r0, fp, #0
    a278:	04300000 	ldrteq	r0, [r0], #-0
    a27c:	0004677f 	andeq	r6, r4, pc, ror r7
    a280:	29670900 	stmdbcs	r7!, {r8, fp}^
    a284:	81040000 	mrshi	r0, (UNDEF: 4)
    a288:	00000469 	andeq	r0, r0, r9, ror #8
    a28c:	09002302 	stmdbeq	r0, {r1, r8, r9, sp}
    a290:	000016b8 			; <UNDEFINED> instruction: 0x000016b8
    a294:	04698204 	strbteq	r8, [r9], #-516	; 0x204
    a298:	23020000 	movwcs	r0, #8192	; 0x2000
    a29c:	145b0904 	ldrbne	r0, [fp], #-2308	; 0x904
    a2a0:	85040000 	strhi	r0, [r4, #-0]
    a2a4:	00000469 	andeq	r0, r0, r9, ror #8
    a2a8:	09082302 	stmdbeq	r8, {r1, r8, r9, sp}
    a2ac:	00001409 	andeq	r1, r0, r9, lsl #8
    a2b0:	04698604 	strbteq	r8, [r9], #-1540	; 0x604
    a2b4:	23020000 	movwcs	r0, #8192	; 0x2000
    a2b8:	1398090c 	orrsne	r0, r8, #196608	; 0x30000
    a2bc:	98040000 	stmdals	r4, {}	; <UNPREDICTABLE>
    a2c0:	0000047f 	andeq	r0, r0, pc, ror r4
    a2c4:	09102302 	ldmdbeq	r0, {r1, r8, r9, sp}
    a2c8:	000013c0 	andeq	r1, r0, r0, asr #7
    a2cc:	047fa304 	ldrbteq	sl, [pc], #-772	; a2d4 <__Stack_Size+0x9ed4>
    a2d0:	23020000 	movwcs	r0, #8192	; 0x2000
    a2d4:	143f0914 	ldrtne	r0, [pc], #-2324	; a2dc <__Stack_Size+0x9edc>
    a2d8:	ad040000 	stcge	0, cr0, [r4, #-0]
    a2dc:	0000049a 	muleq	r0, sl, r4
    a2e0:	09182302 	ldmdbeq	r8, {r1, r8, r9, sp}
    a2e4:	00001684 	andeq	r1, r0, r4, lsl #13
    a2e8:	026caf04 	rsbeq	sl, ip, #16
    a2ec:	23020000 	movwcs	r0, #8192	; 0x2000
    a2f0:	19c7091c 	stmibne	r7, {r2, r3, r4, r8, fp}^
    a2f4:	b0040000 	andlt	r0, r4, r0
    a2f8:	0000026c 	andeq	r0, r0, ip, ror #4
    a2fc:	09202302 	stmdbeq	r0!, {r1, r8, r9, sp}
    a300:	000018c5 	andeq	r1, r0, r5, asr #17
    a304:	026cb104 	rsbeq	fp, ip, #1
    a308:	23020000 	movwcs	r0, #8192	; 0x2000
    a30c:	13a90924 			; <UNDEFINED> instruction: 0x13a90924
    a310:	b5040000 	strlt	r0, [r4, #-0]
    a314:	000004a0 	andeq	r0, r0, r0, lsr #9
    a318:	09282302 	stmdbeq	r8!, {r1, r8, r9, sp}
    a31c:	0000372f 	andeq	r3, r0, pc, lsr #14
    a320:	0062b704 	rsbeq	fp, r2, r4, lsl #14
    a324:	23020000 	movwcs	r0, #8192	; 0x2000
    a328:	0111002c 	tsteq	r1, ip, lsr #32
    a32c:	0467040a 	strbteq	r0, [r7], #-1034	; 0x40a
    a330:	010b0000 	mrseq	r0, (UNDEF: 11)
    a334:	0000020c 	andeq	r0, r0, ip, lsl #4
    a338:	0000047f 	andeq	r0, r0, pc, ror r4
    a33c:	0000620c 	andeq	r6, r0, ip, lsl #4
    a340:	040a0000 	streq	r0, [sl], #-0
    a344:	0000046f 	andeq	r0, r0, pc, ror #8
    a348:	020c010b 	andeq	r0, ip, #-1073741822	; 0xc0000002
    a34c:	049a0000 	ldreq	r0, [sl], #0
    a350:	620c0000 	andvs	r0, ip, #0
    a354:	0c000000 	stceq	0, cr0, [r0], {-0}
    a358:	00000062 	andeq	r0, r0, r2, rrx
    a35c:	85040a00 	strhi	r0, [r4, #-2560]	; 0xa00
    a360:	12000004 	andne	r0, r0, #4
    a364:	138c0604 	orrne	r0, ip, #4194304	; 0x400000
    a368:	b9040000 	stmdblt	r4, {}	; <UNPREDICTABLE>
    a36c:	000003b2 			; <UNDEFINED> instruction: 0x000003b2
    a370:	0014de08 	andseq	sp, r4, r8, lsl #28
    a374:	bb042400 	bllt	11337c <__Stack_Size+0x112f7c>
    a378:	00000538 	andeq	r0, r0, r8, lsr r5
    a37c:	0017e009 	andseq	lr, r7, r9
    a380:	69bd0400 	ldmibvs	sp!, {sl}
    a384:	02000004 	andeq	r0, r0, #4
    a388:	dc090023 	stcle	0, cr0, [r9], {35}	; 0x23
    a38c:	04000016 	streq	r0, [r0], #-22
    a390:	000469be 			; <UNDEFINED> instruction: 0x000469be
    a394:	04230200 	strteq	r0, [r3], #-512	; 0x200
    a398:	00164009 	andseq	r4, r6, r9
    a39c:	69bf0400 	ldmibvs	pc!, {sl}	; <UNPREDICTABLE>
    a3a0:	02000004 	andeq	r0, r0, #4
    a3a4:	f2090823 	vadd.i8	d0, d9, d19
    a3a8:	04000016 	streq	r0, [r0], #-22
    a3ac:	000469c0 	andeq	r6, r4, r0, asr #19
    a3b0:	0c230200 	sfmeq	f0, 4, [r3], #-0
    a3b4:	0014f609 	andseq	pc, r4, r9, lsl #12
    a3b8:	69c10400 	stmibvs	r1, {sl}^
    a3bc:	02000004 	andeq	r0, r0, #4
    a3c0:	a2091023 	andge	r1, r9, #35	; 0x23
    a3c4:	04000018 	streq	r0, [r0], #-24
    a3c8:	000469c2 	andeq	r6, r4, r2, asr #19
    a3cc:	14230200 	strtne	r0, [r3], #-512	; 0x200
    a3d0:	00198209 	andseq	r8, r9, r9, lsl #4
    a3d4:	69c30400 	stmibvs	r3, {sl}^
    a3d8:	02000004 	andeq	r0, r0, #4
    a3dc:	8a091823 	bhi	250470 <__Stack_Size+0x250070>
    a3e0:	04000015 	streq	r0, [r0], #-21
    a3e4:	000469c4 	andeq	r6, r4, r4, asr #19
    a3e8:	1c230200 	sfmne	f0, 4, [r3], #-0
    a3ec:	00165209 	andseq	r5, r6, r9, lsl #4
    a3f0:	69c50400 	stmibvs	r5, {sl}^
    a3f4:	02000004 	andeq	r0, r0, #4
    a3f8:	06002023 	streq	r2, [r0], -r3, lsr #32
    a3fc:	000014df 	ldrdeq	r1, [r0], -pc	; <UNPREDICTABLE>
    a400:	04adc704 	strteq	ip, [sp], #1796	; 0x704
    a404:	01130000 	tsteq	r3, r0
    a408:	0000361a 	andeq	r3, r0, sl, lsl r6
    a40c:	d6013d01 	strle	r3, [r1], -r1, lsl #26
    a410:	c4000001 	strgt	r0, [r0], #-1
    a414:	e8080019 	stmda	r8, {r0, r3, r4}
    a418:	e2080019 	and	r0, r8, #25
    a41c:	01000059 	qaddeq	r0, r9, r0
    a420:	00000571 	andeq	r0, r0, r1, ror r5
    a424:	003d1e14 	eorseq	r1, sp, r4, lsl lr
    a428:	503d0100 	eorspl	r0, sp, r0, lsl #2
    a42c:	02000000 	andeq	r0, r0, #0
    a430:	0000005a 	andeq	r0, r0, sl, asr r0
    a434:	37f30113 			; <UNDEFINED> instruction: 0x37f30113
    a438:	6b010000 	blvs	4a440 <__Stack_Size+0x4a040>
    a43c:	0001d601 	andeq	sp, r1, r1, lsl #12
    a440:	0019e800 	andseq	lr, r9, r0, lsl #16
    a444:	001a0c08 	andseq	r0, sl, r8, lsl #24
    a448:	005a2308 	subseq	r2, sl, r8, lsl #6
    a44c:	059f0100 	ldreq	r0, [pc, #256]	; a554 <__Stack_Size+0xa154>
    a450:	1e140000 	cdpne	0, 1, cr0, cr4, cr0, {0}
    a454:	0100003d 	tsteq	r0, sp, lsr r0
    a458:	0000506b 	andeq	r5, r0, fp, rrx
    a45c:	005a4300 	subseq	r4, sl, r0, lsl #6
    a460:	01130000 	tsteq	r3, r0
    a464:	00003963 	andeq	r3, r0, r3, ror #18
    a468:	d601a301 	strle	sl, [r1], -r1, lsl #6
    a46c:	0c000001 	stceq	0, cr0, [r0], {1}
    a470:	a808001a 	stmdage	r8, {r1, r3, r4}
    a474:	6408001a 	strvs	r0, [r8], #-26
    a478:	0100005a 	qaddeq	r0, sl, r0
    a47c:	00000612 	andeq	r0, r0, r2, lsl r6
    a480:	003d1e14 	eorseq	r1, sp, r4, lsl lr
    a484:	50a30100 	adcpl	r0, r3, r0, lsl #2
    a488:	84000000 	strhi	r0, [r0], #-0
    a48c:	1500005a 	strne	r0, [r0, #-90]	; 0x5a
    a490:	08001a2a 	stmdaeq	r0, {r1, r3, r5, r9, fp, ip}
    a494:	08001a52 	stmdaeq	r0, {r1, r4, r6, r9, fp, ip}
    a498:	000005e9 	andeq	r0, r0, r9, ror #11
    a49c:	00196e16 	andseq	r6, r9, r6, lsl lr
    a4a0:	62b10100 	adcsvs	r0, r1, #0
    a4a4:	a5000000 	strge	r0, [r0, #-0]
    a4a8:	0000005a 	andeq	r0, r0, sl, asr r0
    a4ac:	001a5a17 	andseq	r5, sl, r7, lsl sl
    a4b0:	001a8a08 	andseq	r8, sl, r8, lsl #20
    a4b4:	38091608 	stmdacc	r9, {r3, r9, sl, ip}
    a4b8:	cf010000 	svcgt	0x00010000
    a4bc:	00000062 	andeq	r0, r0, r2, rrx
    a4c0:	00005ab9 			; <UNDEFINED> instruction: 0x00005ab9
    a4c4:	0036ef16 	eorseq	lr, r6, r6, lsl pc
    a4c8:	62d00100 	sbcsvs	r0, r0, #0
    a4cc:	cc000000 	stcgt	0, cr0, [r0], {-0}
    a4d0:	0000005a 	andeq	r0, r0, sl, asr r0
    a4d4:	383b1800 	ldmdacc	fp!, {fp, ip}
    a4d8:	f4010000 	vst4.8	{d0-d3}, [r1], r0
    a4dc:	1aa80101 	bne	fea0a8e8 <SCS_BASE+0x1e9fc8e8>
    a4e0:	1b4c0800 	blne	130c4e8 <__Stack_Size+0x130c0e8>
    a4e4:	5ae00800 	bpl	ff80c4ec <SCS_BASE+0x1f7fe4ec>
    a4e8:	db010000 	blle	4a4f0 <__Stack_Size+0x4a0f0>
    a4ec:	19000006 	stmdbne	r0, {r1, r2}
    a4f0:	0000373d 	andeq	r3, r0, sp, lsr r7
    a4f4:	db01f601 	blle	87d00 <__Stack_Size+0x87900>
    a4f8:	00000006 	andeq	r0, r0, r6
    a4fc:	1900005b 	stmdbne	r0, {r0, r1, r3, r4, r6}
    a500:	000036f7 	strdeq	r3, [r0], -r7
    a504:	3e01f701 	cdpcc	7, 0, cr15, cr1, cr1, {0}
    a508:	22000000 	andcs	r0, r0, #0
    a50c:	1900005b 	stmdbne	r0, {r0, r1, r3, r4, r6}
    a510:	00001878 	andeq	r1, r0, r8, ror r8
    a514:	3e01f801 	cdpcc	8, 0, cr15, cr1, cr1, {0}
    a518:	35000000 	strcc	r0, [r0, #-0]
    a51c:	1900005b 	stmdbne	r0, {r0, r1, r3, r4, r6}
    a520:	00000696 	muleq	r0, r6, r6
    a524:	d601fa01 	strle	pc, [r1], -r1, lsl #20
    a528:	80000001 	andhi	r0, r0, r1
    a52c:	1900005b 	stmdbne	r0, {r0, r1, r3, r4, r6}
    a530:	00003d1e 	andeq	r3, r0, lr, lsl sp
    a534:	3e01fb01 	vmlacc.f64	d15, d1, d1
    a538:	9e000000 	cdpls	0, 0, cr0, cr0, cr0, {0}
    a53c:	1a00005b 	bne	a6b0 <__Stack_Size+0xa2b0>
    a540:	0000386c 	andeq	r3, r0, ip, ror #16
    a544:	2a022f01 	bcs	96150 <__Stack_Size+0x95d50>
    a548:	1b08001b 	blne	20a5bc <__Stack_Size+0x20a1bc>
    a54c:	08001af6 	stmdaeq	r0, {r1, r2, r4, r5, r6, r7, r9, fp, ip}
    a550:	00000698 	muleq	r0, r8, r6
    a554:	0250011c 	subseq	r0, r0, #7
    a558:	1d000075 	stcne	0, cr0, [r0, #-468]	; 0xfffffe2c
    a55c:	08001afe 	stmdaeq	r0, {r1, r2, r3, r4, r5, r6, r7, r9, fp, ip}
    a560:	00000df7 	strdeq	r0, [r0], -r7
    a564:	000006ab 	andeq	r0, r0, fp, lsr #13
    a568:	0150011c 	cmpeq	r0, ip, lsl r1
    a56c:	081d0030 	ldmdaeq	sp, {r4, r5}
    a570:	1008001b 	andne	r0, r8, fp, lsl r0
    a574:	c500000e 	strgt	r0, [r0, #-14]
    a578:	1c000006 	stcne	0, cr0, [r0], {6}
    a57c:	75025201 	strvc	r5, [r2, #-513]	; 0x201
    a580:	50011c00 	andpl	r1, r1, r0, lsl #24
    a584:	00007702 	andeq	r7, r0, r2, lsl #14
    a588:	001b101e 	andseq	r1, fp, lr, lsl r0
    a58c:	000e2e08 	andeq	r2, lr, r8, lsl #28
    a590:	51011c00 	tstpl	r1, r0, lsl #24
    a594:	1c007502 	cfstr32ne	mvfx7, [r0], {2}
    a598:	30015001 	andcc	r5, r1, r1
    a59c:	040a0000 	streq	r0, [sl], #-0
    a5a0:	00000272 	andeq	r0, r0, r2, ror r2
    a5a4:	3981011f 	stmibcc	r1, {r0, r1, r2, r3, r4, r8}
    a5a8:	52010000 	andpl	r0, r1, #0
    a5ac:	00020c01 	andeq	r0, r2, r1, lsl #24
    a5b0:	001b4c00 	andseq	r4, fp, r0, lsl #24
    a5b4:	001b8408 	andseq	r8, fp, r8, lsl #8
    a5b8:	005bdc08 	subseq	sp, fp, r8, lsl #24
    a5bc:	01130100 	tsteq	r3, r0, lsl #2
    a5c0:	00003893 	muleq	r0, r3, r8
    a5c4:	0c018001 	stceq	0, cr8, [r1], {1}
    a5c8:	84000002 	strhi	r0, [r0], #-2
    a5cc:	cc08001b 	stcgt	0, cr0, [r8], {27}
    a5d0:	fc08001b 	stc2	0, cr0, [r8], {27}
    a5d4:	0100005b 	qaddeq	r0, fp, r0
    a5d8:	00000728 	andeq	r0, r0, r8, lsr #14
    a5dc:	00655220 	rsbeq	r5, r5, r0, lsr #4
    a5e0:	020c8201 	andeq	r8, ip, #268435456	; 0x10000000
    a5e4:	5c1c0000 	ldcpl	0, cr0, [ip], {-0}
    a5e8:	13000000 	movwne	r0, #0
    a5ec:	0035cf01 	eorseq	ip, r5, r1, lsl #30
    a5f0:	01f50100 	mvnseq	r0, r0, lsl #2
    a5f4:	0000020c 	andeq	r0, r0, ip, lsl #4
    a5f8:	08001bcc 	stmdaeq	r0, {r2, r3, r6, r7, r8, r9, fp, ip}
    a5fc:	08001ca8 	stmdaeq	r0, {r3, r5, r7, sl, fp, ip}
    a600:	00005c2f 	andeq	r5, r0, pc, lsr #24
    a604:	00080901 	andeq	r0, r8, r1, lsl #18
    a608:	36001600 	strcc	r1, [r0], -r0, lsl #12
    a60c:	f7010000 			; <UNDEFINED> instruction: 0xf7010000
    a610:	0000003e 	andeq	r0, r0, lr, lsr r0
    a614:	00005c4f 	andeq	r5, r0, pc, asr #24
    a618:	0026a616 	eoreq	sl, r6, r6, lsl r6
    a61c:	3ef80100 	cdpcc	1, 15, cr0, cr8, cr0, {0}
    a620:	87000000 	strhi	r0, [r0, -r0]
    a624:	1700005c 	smlsdne	r0, ip, r0, r0
    a628:	08001be8 	stmdaeq	r0, {r3, r5, r6, r7, r8, r9, fp, ip}
    a62c:	08001c96 	stmdaeq	r0, {r1, r2, r4, r7, sl, fp, ip}
    a630:	00393a21 	eorseq	r3, r9, r1, lsr #20
    a634:	01020100 	mrseq	r0, (UNDEF: 18)
    a638:	00000809 	andeq	r0, r0, r9, lsl #16
    a63c:	00380919 	eorseq	r0, r8, r9, lsl r9
    a640:	01030100 	mrseq	r0, (UNDEF: 19)
    a644:	0000003e 	andeq	r0, r0, lr, lsr r0
    a648:	00005c9a 	muleq	r0, sl, ip
    a64c:	0036ef19 	eorseq	lr, r6, r9, lsl pc
    a650:	01040100 	mrseq	r0, (UNDEF: 20)
    a654:	0000003e 	andeq	r0, r0, lr, lsr r0
    a658:	00005cc3 	andeq	r5, r0, r3, asr #25
    a65c:	50457222 	subpl	r7, r5, r2, lsr #4
    a660:	01050100 	mrseq	r0, (UNDEF: 21)
    a664:	0000003e 	andeq	r0, r0, lr, lsr r0
    a668:	00005c9a 	muleq	r0, sl, ip
    a66c:	001c7215 	andseq	r7, ip, r5, lsl r2
    a670:	001c8808 	andseq	r8, ip, r8, lsl #16
    a674:	0007c708 	andeq	ip, r7, r8, lsl #14
    a678:	38541900 	ldmdacc	r4, {r8, fp, ip}^
    a67c:	3f010000 	svccc	0x00010000
    a680:	00005001 	andeq	r5, r0, r1
    a684:	005cdb00 	subseq	sp, ip, r0, lsl #22
    a688:	4c1d0000 	ldcmi	0, cr0, [sp], {-0}
    a68c:	4808001c 	stmdami	r8, {r2, r3, r4}
    a690:	db00000e 	blle	a6d0 <__Stack_Size+0xa2d0>
    a694:	1c000007 	stcne	0, cr0, [r0], {7}
    a698:	74025001 	strvc	r5, [r2], #-1
    a69c:	541d0000 	ldrpl	r0, [sp], #-0
    a6a0:	5d08001c 	stcpl	0, cr0, [r8, #-112]	; 0xffffff90
    a6a4:	f500000e 			; <UNDEFINED> instruction: 0xf500000e
    a6a8:	1c000007 	stcne	0, cr0, [r0], {7}
    a6ac:	08025101 	stmdaeq	r2, {r0, r8, ip, lr}
    a6b0:	50011c30 	andpl	r1, r1, r0, lsr ip
    a6b4:	00007402 	andeq	r7, r0, r2, lsl #8
    a6b8:	001c6c23 	andseq	r6, ip, r3, lsr #24
    a6bc:	000e7708 	andeq	r7, lr, r8, lsl #14
    a6c0:	1c722300 	ldclne	3, cr2, [r2], #-0
    a6c4:	0e910800 	cdpeq	8, 9, cr0, cr1, cr0, {0}
    a6c8:	00000000 	andeq	r0, r0, r0
    a6cc:	02a6040a 	adceq	r0, r6, #167772160	; 0xa000000
    a6d0:	01240000 	teqeq	r4, r0
    a6d4:	00003750 	andeq	r3, r0, r0, asr r7
    a6d8:	01015201 	tsteq	r1, r1, lsl #4
    a6dc:	0000020c 	andeq	r0, r0, ip, lsl #4
    a6e0:	08001ca8 	stmdaeq	r0, {r3, r5, r7, sl, fp, ip}
    a6e4:	08001d34 	stmdaeq	r0, {r2, r4, r5, r8, sl, fp, ip}
    a6e8:	00005cf8 	strdeq	r5, [r0], -r8
    a6ec:	0008a301 	andeq	sl, r8, r1, lsl #6
    a6f0:	36ef1900 	strbtcc	r1, [pc], r0, lsl #18
    a6f4:	54010000 	strpl	r0, [r1], #-0
    a6f8:	00003e01 	andeq	r3, r0, r1, lsl #28
    a6fc:	005d1800 	subseq	r1, sp, r0, lsl #16
    a700:	38091900 	stmdacc	r9, {r8, fp, ip}
    a704:	55010000 	strpl	r0, [r1, #-0]
    a708:	00003e01 	andeq	r3, r0, r1, lsl #28
    a70c:	005d4000 	subseq	r4, sp, r0
    a710:	45722200 	ldrbmi	r2, [r2, #-512]!	; 0x200
    a714:	56010050 			; <UNDEFINED> instruction: 0x56010050
    a718:	00003e01 	andeq	r3, r0, r1, lsl #28
    a71c:	005d4000 	subseq	r4, sp, r0
    a720:	26a61900 	strtcs	r1, [r6], r0, lsl #18
    a724:	57010000 	strpl	r0, [r1, -r0]
    a728:	00003e01 	andeq	r3, r0, r1, lsl #28
    a72c:	005d6f00 	subseq	r6, sp, r0, lsl #30
    a730:	0c182500 	cfldr32eq	mvfx2, [r8], {-0}
    a734:	08880000 	stmeq	r8, {}	; <UNPREDICTABLE>
    a738:	54190000 	ldrpl	r0, [r9], #-0
    a73c:	01000038 	tsteq	r0, r8, lsr r0
    a740:	00500173 	subseq	r0, r0, r3, ror r1
    a744:	5d8d0000 	stcpl	0, cr0, [sp]
    a748:	17000000 	strne	r0, [r0, -r0]
    a74c:	08001d02 	stmdaeq	r0, {r1, r8, sl, fp, ip}
    a750:	08001d16 	stmdaeq	r0, {r1, r2, r4, r8, sl, fp, ip}
    a754:	00385419 	eorseq	r5, r8, r9, lsl r4
    a758:	01790100 	cmneq	r9, r0, lsl #2
    a75c:	00000050 	andeq	r0, r0, r0, asr r0
    a760:	00005da8 	andeq	r5, r0, r8, lsr #27
    a764:	01260000 	teqeq	r6, r0
    a768:	000038b4 			; <UNDEFINED> instruction: 0x000038b4
    a76c:	01018801 	tsteq	r1, r1, lsl #16
    a770:	0000020c 	andeq	r0, r0, ip, lsl #4
    a774:	08001d34 	stmdaeq	r0, {r2, r4, r5, r8, sl, fp, ip}
    a778:	08001d58 	stmdaeq	r0, {r3, r4, r6, r8, sl, fp, ip}
    a77c:	00005dc5 	andeq	r5, r0, r5, asr #27
    a780:	fc012701 	stc2	7, cr2, [r1], {1}
    a784:	01000015 	tsteq	r0, r5, lsl r0
    a788:	d60101a2 	strle	r0, [r1], -r2, lsr #3
    a78c:	58000001 	stmdapl	r0, {r0}
    a790:	7408001d 	strvc	r0, [r8], #-29
    a794:	0208001d 	andeq	r0, r8, #29
    a798:	0d01007d 	stceq	0, cr0, [r1, #-500]	; 0xfffffe0c
    a79c:	28000009 	stmdacs	r0, {r0, r3}
    a7a0:	00003d1e 	andeq	r3, r0, lr, lsl sp
    a7a4:	5001a201 	andpl	sl, r1, r1, lsl #4
    a7a8:	e5000000 	str	r0, [r0, #-0]
    a7ac:	2800005d 	stmdacs	r0, {r0, r2, r3, r4, r6}
    a7b0:	000038ee 	andeq	r3, r0, lr, ror #17
    a7b4:	0d01a201 	sfmeq	f2, 1, [r1, #-4]
    a7b8:	06000009 	streq	r0, [r0], -r9
    a7bc:	1900005e 	stmdbne	r0, {r1, r2, r3, r4, r6}
    a7c0:	0000197a 	andeq	r1, r0, sl, ror r9
    a7c4:	3e01a401 	cdpcc	4, 0, cr10, cr1, cr1, {0}
    a7c8:	32000000 	andcc	r0, r0, #0
    a7cc:	0000005e 	andeq	r0, r0, lr, asr r0
    a7d0:	01dc040a 	bicseq	r0, ip, sl, lsl #8
    a7d4:	01290000 	teqeq	r9, r0
    a7d8:	0000376c 	andeq	r3, r0, ip, ror #14
    a7dc:	0103f601 	tsteq	r3, r1, lsl #12
    a7e0:	00000062 	andeq	r0, r0, r2, rrx
    a7e4:	08001d74 	stmdaeq	r0, {r2, r4, r5, r6, r8, sl, fp, ip}
    a7e8:	08001db4 	stmdaeq	r0, {r2, r4, r5, r7, r8, sl, fp, ip}
    a7ec:	00005e63 	andeq	r5, r0, r3, ror #28
    a7f0:	00094201 	andeq	r4, r9, r1, lsl #4
    a7f4:	1d821e00 	stcne	14, cr1, [r2]
    a7f8:	0e770800 	cdpeq	8, 7, cr0, cr7, cr0, {0}
    a7fc:	011c0000 	tsteq	ip, r0
    a800:	00300150 	eorseq	r0, r0, r0, asr r1
    a804:	37d82a00 	ldrbcc	r2, [r8, r0, lsl #20]
    a808:	b7010000 	strlt	r0, [r1, -r0]
    a80c:	83010101 	movwhi	r0, #4353	; 0x1101
    a810:	21000009 	tstcs	r0, r9
    a814:	0000373d 	andeq	r3, r0, sp, lsr r7
    a818:	db01b901 	blle	78c24 <__Stack_Size+0x78824>
    a81c:	21000006 	tstcs	r0, r6
    a820:	000037b5 			; <UNDEFINED> instruction: 0x000037b5
    a824:	3e01ba01 	vmlacc.f32	s22, s2, s2
    a828:	2b000000 	blcs	a830 <__Stack_Size+0xa430>
    a82c:	00003121 	andeq	r3, r0, r1, lsr #2
    a830:	01c00100 	biceq	r0, r0, r0, lsl #2
    a834:	000001d6 	ldrdeq	r0, [r0], -r6
    a838:	003d1e21 	eorseq	r1, sp, r1, lsr #28
    a83c:	01c10100 	biceq	r0, r1, r0, lsl #2
    a840:	0000003e 	andeq	r0, r0, lr, lsr r0
    a844:	01240000 	teqeq	r4, r0
    a848:	000035f3 	strdeq	r3, [r0], -r3	; <UNPREDICTABLE>
    a84c:	0103cb01 	tsteq	r3, r1, lsl #22
    a850:	00000062 	andeq	r0, r0, r2, rrx
    a854:	08001db4 	stmdaeq	r0, {r2, r4, r5, r7, r8, sl, fp, ip}
    a858:	08001e88 	stmdaeq	r0, {r3, r7, r9, sl, fp, ip}
    a85c:	00005e83 	andeq	r5, r0, r3, lsl #29
    a860:	000a5701 	andeq	r5, sl, r1, lsl #14
    a864:	18781900 	ldmdane	r8!, {r8, fp, ip}^
    a868:	cd010000 	stcgt	0, cr0, [r1, #-0]
    a86c:	00003e03 	andeq	r3, r0, r3, lsl #28
    a870:	005ea300 	subseq	sl, lr, r0, lsl #6
    a874:	09422c00 	stmdbeq	r2, {sl, fp, sp}^
    a878:	1dcc0000 	stclne	0, cr0, [ip]
    a87c:	1e4c0800 	cdpne	8, 4, cr0, cr12, cr0, {0}
    a880:	d6010800 	strle	r0, [r1], -r0, lsl #16
    a884:	000a4c03 	andeq	r4, sl, r3, lsl #24
    a888:	0c402d00 	mcrreq	13, 0, r2, r0, cr0
    a88c:	502e0000 	eorpl	r0, lr, r0
    a890:	e9000009 	stmdb	r0, {r0, r3}
    a894:	2e00005e 	mcrcs	0, 0, r0, cr0, cr14, {2}
    a898:	0000095c 	andeq	r0, r0, ip, asr r9
    a89c:	00005efe 	strdeq	r5, [r0], -lr
    a8a0:	001dd415 	andseq	sp, sp, r5, lsl r4
    a8a4:	001dfe08 	andseq	pc, sp, r8, lsl #28
    a8a8:	000a3608 	andeq	r3, sl, r8, lsl #12
    a8ac:	09692e00 	stmdbeq	r9!, {r9, sl, fp, sp}^
    a8b0:	5f240000 	svcpl	0x00240000
    a8b4:	752e0000 	strvc	r0, [lr, #-0]!
    a8b8:	42000009 	andmi	r0, r0, #9
    a8bc:	1b00005f 	blne	aa40 <__Stack_Size+0xa640>
    a8c0:	08001de0 	stmdaeq	r0, {r5, r6, r7, r8, sl, fp, ip}
    a8c4:	00000a0c 	andeq	r0, r0, ip, lsl #20
    a8c8:	0250011c 	subseq	r0, r0, #7
    a8cc:	1d000075 	stcne	0, cr0, [r0, #-468]	; 0xfffffe2c
    a8d0:	08001df4 	stmdaeq	r0, {r2, r4, r5, r6, r7, r8, sl, fp, ip}
    a8d4:	00000ea6 	andeq	r0, r0, r6, lsr #29
    a8d8:	00000a1f 	andeq	r0, r0, pc, lsl sl
    a8dc:	0150011c 	cmpeq	r0, ip, lsl r1
    a8e0:	fe1e0030 	mrc2	0, 0, r0, cr14, cr0, {1}
    a8e4:	bf08001d 	svclt	0x0008001d
    a8e8:	1c00000e 	stcne	0, cr0, [r0], {14}
    a8ec:	75025201 	strvc	r5, [r2, #-513]	; 0x201
    a8f0:	50011c00 	andpl	r1, r1, r0, lsl #24
    a8f4:	00007602 	andeq	r7, r0, r2, lsl #12
    a8f8:	1e121e00 	cdpne	14, 1, cr1, cr2, cr0, {0}
    a8fc:	0e2e0800 	cdpeq	8, 2, cr0, cr14, cr0, {0}
    a900:	011c0000 	tsteq	ip, r0
    a904:	1c300151 	ldfnes	f0, [r0], #-324	; 0xfffffebc
    a908:	30015001 	andcc	r5, r1, r1
    a90c:	2f000000 	svccs	0x00000000
    a910:	08001e70 	stmdaeq	r0, {r4, r5, r6, r9, sl, fp, ip}
    a914:	00091301 	andeq	r1, r9, r1, lsl #6
    a918:	092a0000 	stmdbeq	sl!, {}	; <UNPREDICTABLE>
    a91c:	01000037 	tsteq	r0, r7, lsr r0
    a920:	0101023a 	tsteq	r1, sl, lsr r2
    a924:	00000a92 	muleq	r0, r2, sl
    a928:	00391321 	eorseq	r1, r9, r1, lsr #6
    a92c:	023c0100 	eorseq	r0, ip, #0
    a930:	0000020c 	andeq	r0, r0, ip, lsl #4
    a934:	00173e21 	andseq	r3, r7, r1, lsr #28
    a938:	023d0100 	eorseq	r0, sp, #0
    a93c:	0000003e 	andeq	r0, r0, lr, lsr r0
    a940:	00187821 	andseq	r7, r8, r1, lsr #16
    a944:	023e0100 	eorseq	r0, lr, #0
    a948:	0000003e 	andeq	r0, r0, lr, lsr r0
    a94c:	00370430 	eorseq	r0, r7, r0, lsr r4
    a950:	02ae0100 	adceq	r0, lr, #0
    a954:	370b2a00 	strcc	r2, [fp, -r0, lsl #20]
    a958:	ba010000 	blt	4a960 <__Stack_Size+0x4a560>
    a95c:	15010102 	strne	r0, [r1, #-258]	; 0x102
    a960:	2100000b 	tstcs	r0, fp
    a964:	0000185b 	andeq	r1, r0, fp, asr r8
    a968:	6c02bc01 	stcvs	12, cr11, [r2], {1}
    a96c:	21000002 	tstcs	r0, r2
    a970:	00003913 	andeq	r3, r0, r3, lsl r9
    a974:	0c02bd01 	stceq	13, cr11, [r2], {1}
    a978:	21000002 	tstcs	r0, r2
    a97c:	000038a9 	andeq	r3, r0, r9, lsr #17
    a980:	3e02be01 	cdpcc	14, 0, cr11, cr2, cr1, {0}
    a984:	21000000 	mrscs	r0, (UNDEF: 0)
    a988:	00003809 	andeq	r3, r0, r9, lsl #16
    a98c:	3e02c001 	cdpcc	0, 0, cr12, cr2, cr1, {0}
    a990:	21000000 	mrscs	r0, (UNDEF: 0)
    a994:	00003646 	andeq	r3, r0, r6, asr #12
    a998:	3e02c001 	cdpcc	0, 0, cr12, cr2, cr1, {0}
    a99c:	21000000 	mrscs	r0, (UNDEF: 0)
    a9a0:	0000197a 	andeq	r1, r0, sl, ror r9
    a9a4:	3e02c101 	mvfccs	f4, f1
    a9a8:	21000000 	mrscs	r0, (UNDEF: 0)
    a9ac:	000026a6 	andeq	r2, r0, r6, lsr #13
    a9b0:	3e02c101 	mvfccs	f4, f1
    a9b4:	31000000 	mrscc	r0, (UNDEF: 0)
    a9b8:	00000b06 	andeq	r0, r0, r6, lsl #22
    a9bc:	00379721 	eorseq	r9, r7, r1, lsr #14
    a9c0:	02cd0100 	sbceq	r0, sp, #0
    a9c4:	00000062 	andeq	r0, r0, r2, rrx
    a9c8:	a4212b00 	strtge	r2, [r1], #-2816	; 0xb00
    a9cc:	01000015 	tsteq	r0, r5, lsl r0
    a9d0:	0b150346 	bleq	54b6f0 <__Stack_Size+0x54b2f0>
    a9d4:	00000000 	andeq	r0, r0, r0
    a9d8:	00003e32 	andeq	r3, r0, r2, lsr lr
    a9dc:	5d012400 	cfstrspl	mvf2, [r1, #-0]
    a9e0:	01000038 	tsteq	r0, r8, lsr r0
    a9e4:	6201036d 	andvs	r0, r1, #-1275068415	; 0xb4000001
    a9e8:	88000000 	stmdahi	r0, {}	; <UNPREDICTABLE>
    a9ec:	8808001e 	stmdahi	r8, {r1, r2, r3, r4}
    a9f0:	75080021 	strvc	r0, [r8, #-33]	; 0x21
    a9f4:	0100005f 	qaddeq	r0, pc, r0	; <UNPREDICTABLE>
    a9f8:	00000cb1 			; <UNDEFINED> instruction: 0x00000cb1
    a9fc:	70010433 	andvc	r0, r1, r3, lsr r4
    aa00:	000b5703 	andeq	r5, fp, r3, lsl #14
    aa04:	00623400 	rsbeq	r3, r2, r0, lsl #8
    aa08:	d6037201 	strle	r7, [r3], -r1, lsl #4
    aa0c:	34000001 	strcc	r0, [r0], #-1
    aa10:	73010077 	movwvc	r0, #4215	; 0x1077
    aa14:	000cb103 	andeq	fp, ip, r3, lsl #2
    aa18:	09190000 	ldmdbeq	r9, {}	; <UNPREDICTABLE>
    aa1c:	01000036 	tsteq	r0, r6, lsr r0
    aa20:	0b390374 	bleq	e4b7f8 <__Stack_Size+0xe4b3f8>
    aa24:	5f950000 	svcpl	0x00950000
    aa28:	a9350000 	ldmdbge	r5!, {}	; <UNPREDICTABLE>
    aa2c:	01000036 	tsteq	r0, r6, lsr r0
    aa30:	0050037d 	subseq	r0, r0, sp, ror r3
    aa34:	36010000 	strcc	r0, [r1], -r0
    aa38:	00000a57 	andeq	r0, r0, r7, asr sl
    aa3c:	08001ede 	stmdaeq	r0, {r1, r2, r3, r4, r6, r7, r9, sl, fp, ip}
    aa40:	00000c58 	andeq	r0, r0, r8, asr ip
    aa44:	f0039201 			; <UNDEFINED> instruction: 0xf0039201
    aa48:	2d00000b 	stccs	0, cr0, [r0, #-44]	; 0xffffffd4
    aa4c:	00000c70 	andeq	r0, r0, r0, ror ip
    aa50:	000a652e 	andeq	r6, sl, lr, lsr #10
    aa54:	005fb800 	subseq	fp, pc, r0, lsl #16
    aa58:	0a712e00 	beq	1c56260 <__Stack_Size+0x1c55e60>
    aa5c:	60610000 	rsbvs	r0, r1, r0
    aa60:	7d2e0000 	stcvc	0, cr0, [lr, #-0]
    aa64:	7400000a 	strvc	r0, [r0], #-10
    aa68:	37000060 	strcc	r0, [r0, -r0, rrx]
    aa6c:	00000a89 	andeq	r0, r0, r9, lsl #21
    aa70:	08001fac 	stmdaeq	r0, {r2, r3, r5, r7, r8, r9, sl, fp, ip}
    aa74:	001eee23 	andseq	lr, lr, r3, lsr #28
    aa78:	0006e108 	andeq	lr, r6, r8, lsl #2
    aa7c:	1f281b00 	svcne	0x00281b00
    aa80:	0bca0800 	bleq	ff28ca88 <SCS_BASE+0x1f27ea88>
    aa84:	011c0000 	tsteq	ip, r0
    aa88:	00740250 	rsbseq	r0, r4, r0, asr r2
    aa8c:	1f442300 	svcne	0x00442300
    aa90:	08a30800 	stmiaeq	r3!, {fp}
    aa94:	70230000 	eorvc	r0, r3, r0
    aa98:	fb08001f 	blx	20ab1e <__Stack_Size+0x20a71e>
    aa9c:	23000006 	movwcs	r0, #6
    aaa0:	08001f7e 	stmdaeq	r0, {r1, r2, r3, r4, r5, r6, r8, r9, sl, fp, ip}
    aaa4:	00000728 	andeq	r0, r0, r8, lsr #14
    aaa8:	001f8823 	andseq	r8, pc, r3, lsr #16
    aaac:	00080f08 	andeq	r0, r8, r8, lsl #30
    aab0:	36000000 	strcc	r0, [r0], -r0
    aab4:	00000a92 	muleq	r0, r2, sl
    aab8:	08001fb4 	stmdaeq	r0, {r2, r4, r5, r7, r8, r9, sl, fp, ip}
    aabc:	00000ca0 	andeq	r0, r0, r0, lsr #25
    aac0:	95039701 	strls	r9, [r3, #-1793]	; 0x701
    aac4:	2d00000c 	stccs	0, cr0, [r0, #-48]	; 0xffffffd0
    aac8:	00000cb8 			; <UNDEFINED> instruction: 0x00000cb8
    aacc:	000aa02e 	andeq	sl, sl, lr, lsr #32
    aad0:	00609300 	rsbeq	r9, r0, r0, lsl #6
    aad4:	0aac2e00 	beq	feb162dc <SCS_BASE+0x1eb082dc>
    aad8:	61130000 	tstvs	r3, r0
    aadc:	b82e0000 	stmdalt	lr!, {}	; <UNPREDICTABLE>
    aae0:	4800000a 	stmdami	r0, {r1, r3}
    aae4:	2e000061 	cdpcs	0, 0, cr0, cr0, cr1, {3}
    aae8:	00000ac4 	andeq	r0, r0, r4, asr #21
    aaec:	00006203 	andeq	r6, r0, r3, lsl #4
    aaf0:	000ae82e 	andeq	lr, sl, lr, lsr #16
    aaf4:	00621600 	rsbeq	r1, r2, r0, lsl #12
    aaf8:	0ad02e00 	beq	ff416300 <SCS_BASE+0x1f408300>
    aafc:	62290000 	eorvs	r0, r9, #0
    ab00:	dc2e0000 	stcle	0, cr0, [lr], #-0
    ab04:	4400000a 	strmi	r0, [r0], #-10
    ab08:	15000062 	strne	r0, [r0, #-98]	; 0x62
    ab0c:	08001fbe 	stmdaeq	r0, {r1, r2, r3, r4, r5, r7, r8, r9, sl, fp, ip}
    ab10:	08001fe0 	stmdaeq	r0, {r5, r6, r7, r8, r9, sl, fp, ip}
    ab14:	00000c5f 	andeq	r0, r0, pc, asr ip
    ab18:	000af92e 	andeq	pc, sl, lr, lsr #18
    ab1c:	00626400 	rsbeq	r6, r2, r0, lsl #8
    ab20:	0c150000 	ldceq	0, cr0, [r5], {-0}
    ab24:	50080021 	andpl	r0, r8, r1, lsr #32
    ab28:	7f080021 	svcvc	0x00080021
    ab2c:	2e00000c 	cdpcs	0, 0, cr0, cr0, cr12, {0}
    ab30:	00000b07 	andeq	r0, r0, r7, lsl #22
    ab34:	00006296 	muleq	r0, r6, r2
    ab38:	00214e23 	eoreq	r4, r1, r3, lsr #28
    ab3c:	00061208 	andeq	r1, r6, r8, lsl #4
    ab40:	9a380000 	bls	e0ab48 <__Stack_Size+0xe0a748>
    ab44:	02080020 	andeq	r0, r8, #32
    ab48:	b0390074 	eorslt	r0, r9, r4, ror r0
    ab4c:	1c080020 	stcne	0, cr0, [r8], {32}
    ab50:	74025001 	strvc	r5, [r2], #-1
    ab54:	00000000 	andeq	r0, r0, r0
    ab58:	001ebc23 	andseq	fp, lr, r3, lsr #24
    ab5c:	000edd08 	andeq	sp, lr, r8, lsl #26
    ab60:	1ec62300 	cdpne	3, 12, cr2, cr6, cr0, {0}
    ab64:	0edd0800 	cdpeq	8, 13, cr0, cr13, cr0, {0}
    ab68:	60230000 	eorvs	r0, r3, r0
    ab6c:	13080021 	movwne	r0, #32801	; 0x8021
    ab70:	00000009 	andeq	r0, r0, r9
    ab74:	0050040a 	subseq	r0, r0, sl, lsl #8
    ab78:	013a0000 	teqeq	sl, r0
    ab7c:	00001657 	andeq	r1, r0, r7, asr r6
    ab80:	01042201 	tsteq	r4, r1, lsl #4
    ab84:	08002188 	stmdaeq	r0, {r3, r7, r8, sp}
    ab88:	080021c8 	stmdaeq	r0, {r3, r6, r7, r8, sp}
    ab8c:	000062b6 			; <UNDEFINED> instruction: 0x000062b6
    ab90:	000cff01 	andeq	pc, ip, r1, lsl #30
    ab94:	61563b00 	cmpvs	r6, r0, lsl #22
    ab98:	2201006c 	andcs	r0, r1, #108	; 0x6c
    ab9c:	00006204 	andeq	r6, r0, r4, lsl #4
    aba0:	0062d600 	rsbeq	sp, r2, r0, lsl #12
    aba4:	00692200 	rsbeq	r2, r9, r0, lsl #4
    aba8:	3e042701 	cdpcc	7, 0, cr2, cr4, cr1, {0}
    abac:	f7000000 			; <UNDEFINED> instruction: 0xf7000000
    abb0:	3c000062 	stccc	0, cr0, [r0], {98}	; 0x62
    abb4:	0050456e 	subseq	r4, r0, lr, ror #10
    abb8:	3e042801 	cdpcc	8, 0, cr2, cr4, cr1, {0}
    abbc:	01000000 	mrseq	r0, (UNDEF: 0)
    abc0:	01240054 	qsubeq	r0, r4, r4
    abc4:	0000364f 	andeq	r3, r0, pc, asr #12
    abc8:	0103a301 	tsteq	r3, r1, lsl #6
    abcc:	00000062 	andeq	r0, r0, r2, rrx
    abd0:	080021c8 	stmdaeq	r0, {r3, r6, r7, r8, sp}
    abd4:	08002228 	stmdaeq	r0, {r3, r5, r9, sp}
    abd8:	00006316 	andeq	r6, r0, r6, lsl r3
    abdc:	000d4b01 	andeq	r4, sp, r1, lsl #22
    abe0:	18781900 	ldmdane	r8!, {r8, fp, ip}^
    abe4:	a5010000 	strge	r0, [r1, #-0]
    abe8:	00003e03 	andeq	r3, r0, r3, lsl #28
    abec:	00633600 	rsbeq	r3, r3, r0, lsl #12
    abf0:	21de2300 	bicscs	r2, lr, r0, lsl #6
    abf4:	06120800 	ldreq	r0, [r2], -r0, lsl #16
    abf8:	fa230000 	blx	8cac00 <__Stack_Size+0x8ca800>
    abfc:	b7080021 	strlt	r0, [r8, -r1, lsr #32]
    ac00:	2f00000c 	svccs	0x0000000c
    ac04:	0800221a 	stmdaeq	r0, {r1, r3, r4, r9, sp}
    ac08:	00091301 	andeq	r1, r9, r1, lsl #6
    ac0c:	013d0000 	teqeq	sp, r0
    ac10:	000039ad 	andeq	r3, r0, sp, lsr #19
    ac14:	01043a01 	tsteq	r4, r1, lsl #20
    ac18:	08002228 	stmdaeq	r0, {r3, r5, r9, sp}
    ac1c:	0800222a 	stmdaeq	r0, {r1, r3, r5, r9, sp}
    ac20:	01007d02 	tsteq	r0, r2, lsl #26
    ac24:	0013d33e 	andseq	sp, r3, lr, lsr r3
    ac28:	a2ee0400 	rscge	r0, lr, #0
    ac2c:	01000004 	tsteq	r0, r4
    ac30:	15d33e01 	ldrbne	r3, [r3, #3585]	; 0xe01
    ac34:	f0040000 			; <UNDEFINED> instruction: 0xf0040000
    ac38:	000002a6 	andeq	r0, r0, r6, lsr #5
    ac3c:	1a3e0101 	bne	f8b048 <__Stack_Size+0xf8ac48>
    ac40:	04000039 	streq	r0, [r0], #-57	; 0x39
    ac44:	000d88f4 	strdeq	r8, [sp], -r4
    ac48:	32010100 	andcc	r0, r1, #0
    ac4c:	00000050 	andeq	r0, r0, r0, asr r0
    ac50:	0039763e 	eorseq	r7, r9, lr, lsr r6
    ac54:	88f50400 	ldmhi	r5!, {sl}^
    ac58:	0100000d 	tsteq	r0, sp
    ac5c:	15ac3e01 	strne	r3, [ip, #3585]!	; 0xe01
    ac60:	22050000 	andcs	r0, r5, #0
    ac64:	00000da7 	andeq	r0, r0, r7, lsr #27
    ac68:	040a0101 	streq	r0, [sl], #-257	; 0x101
    ac6c:	000003a7 	andeq	r0, r0, r7, lsr #7
    ac70:	00358a3e 	eorseq	r8, r5, lr, lsr sl
    ac74:	ba250500 	blt	94c07c <__Stack_Size+0x94bc7c>
    ac78:	0100000d 	tsteq	r0, sp
    ac7c:	a2040a01 	andge	r0, r4, #4096	; 0x1000
    ac80:	3e000004 	cdpcc	0, 0, cr0, cr0, cr4, {0}
    ac84:	0000354f 	andeq	r3, r0, pc, asr #10
    ac88:	0dcd2a05 	vstreq	s5, [sp, #20]
    ac8c:	01010000 	mrseq	r0, (UNDEF: 1)
    ac90:	0538040a 	ldreq	r0, [r8, #-1034]!	; 0x40a
    ac94:	d53f0000 	ldrle	r0, [pc, #-0]!	; ac9c <__Stack_Size+0xa89c>
    ac98:	01000036 	tsteq	r0, r6, lsr r0
    ac9c:	0002f52b 	andeq	pc, r2, fp, lsr #10
    aca0:	03050100 	movweq	r0, #20736	; 0x5100
    aca4:	2000071a 	andcs	r0, r0, sl, lsl r7
    aca8:	0037263f 	eorseq	r2, r7, pc, lsr r6
    acac:	882d0100 	stmdahi	sp!, {r8}
    acb0:	01000000 	mrseq	r0, (UNDEF: 0)
    acb4:	01300305 	teqeq	r0, r5, lsl #6
    acb8:	01402000 	mrseq	r2, (UNDEF: 64)
    acbc:	000036c9 	andeq	r3, r0, r9, asr #13
    acc0:	01028507 	tsteq	r2, r7, lsl #10
    acc4:	00000050 	andeq	r0, r0, r0, asr r0
    acc8:	000e1001 	andeq	r1, lr, r1
    accc:	00620c00 	rsbeq	r0, r2, r0, lsl #24
    acd0:	41000000 	mrsmi	r0, (UNDEF: 0)
    acd4:	001acb01 	andseq	ip, sl, r1, lsl #22
    acd8:	01190600 	tsteq	r9, r0, lsl #12
    acdc:	000e2e01 	andeq	r2, lr, r1, lsl #28
    ace0:	01d60c00 	bicseq	r0, r6, r0, lsl #24
    ace4:	500c0000 	andpl	r0, ip, r0
    ace8:	0c000000 	stceq	0, cr0, [r0], {-0}
    acec:	00000050 	andeq	r0, r0, r0, asr r0
    acf0:	5b014200 	blpl	5b4f8 <__Stack_Size+0x5b0f8>
    acf4:	0700001a 	smladeq	r0, sl, r0, r0
    acf8:	01010288 	smlabbeq	r1, r8, r2, r0
    acfc:	00000e48 	andeq	r0, r0, r8, asr #28
    ad00:	0000620c 	andeq	r6, r0, ip, lsl #4
    ad04:	00500c00 	subseq	r0, r0, r0, lsl #24
    ad08:	42000000 	andmi	r0, r0, #0
    ad0c:	00384701 	eorseq	r4, r8, r1, lsl #14
    ad10:	02800700 	addeq	r0, r0, #0
    ad14:	0e5d0101 	rdfeqe	f0, f5, f1
    ad18:	620c0000 	andvs	r0, ip, #0
    ad1c:	00000000 	andeq	r0, r0, r0
    ad20:	14ac0142 	strtne	r0, [ip], #322	; 0x142
    ad24:	6c070000 	stcvs	0, cr0, [r7], {-0}
    ad28:	77010102 	strvc	r0, [r1, -r2, lsl #2]
    ad2c:	0c00000e 	stceq	0, cr0, [r0], {14}
    ad30:	00000062 	andeq	r0, r0, r2, rrx
    ad34:	0000500c 	andeq	r5, r0, ip
    ad38:	01420000 	mrseq	r0, (UNDEF: 66)
    ad3c:	00001a14 	andeq	r1, r0, r4, lsl sl
    ad40:	01028907 	tsteq	r2, r7, lsl #18
    ad44:	000e9101 	andeq	r9, lr, r1, lsl #2
    ad48:	00620c00 	rsbeq	r0, r2, r0, lsl #24
    ad4c:	500c0000 	andpl	r0, ip, r0
    ad50:	00000000 	andeq	r0, r0, r0
    ad54:	37a80142 	strcc	r0, [r8, r2, asr #2]!
    ad58:	7f070000 	svcvc	0x00070000
    ad5c:	a6010102 	strge	r0, [r1], -r2, lsl #2
    ad60:	0c00000e 	stceq	0, cr0, [r0], {14}
    ad64:	00000062 	andeq	r0, r0, r2, rrx
    ad68:	0e014000 	cdpeq	0, 0, cr4, cr1, cr0, {0}
    ad6c:	07000036 	smladxeq	r0, r6, r0, r0
    ad70:	50010286 	andpl	r0, r1, r6, lsl #5
    ad74:	01000000 	mrseq	r0, (UNDEF: 0)
    ad78:	00000ebf 			; <UNDEFINED> instruction: 0x00000ebf
    ad7c:	0000620c 	andeq	r6, r0, ip, lsl #4
    ad80:	01410000 	mrseq	r0, (UNDEF: 65)
    ad84:	000038da 	ldrdeq	r3, [r0], -sl
    ad88:	01011a06 	tsteq	r1, r6, lsl #20
    ad8c:	00000edd 	ldrdeq	r0, [r0], -sp
    ad90:	0001d60c 	andeq	sp, r1, ip, lsl #12
    ad94:	00500c00 	subseq	r0, r0, r0, lsl #24
    ad98:	500c0000 	andpl	r0, ip, r0
    ad9c:	00000000 	andeq	r0, r0, r0
    ada0:	379f0143 	ldrcc	r0, [pc, r3, asr #2]
    ada4:	99070000 	stmdbls	r7, {}	; <UNPREDICTABLE>
    ada8:	00500102 	subseq	r0, r0, r2, lsl #2
    adac:	0c010000 	stceq	0, cr0, [r1], {-0}
    adb0:	00000050 	andeq	r0, r0, r0, asr r0
    adb4:	01850000 	orreq	r0, r5, r0
    adb8:	00020000 	andeq	r0, r2, r0
    adbc:	00002523 	andeq	r2, r0, r3, lsr #10
    adc0:	06d00104 	ldrbeq	r0, [r0], r4, lsl #2
    adc4:	e9010000 	stmdb	r1, {}	; <UNPREDICTABLE>
    adc8:	f1000039 			; <UNDEFINED> instruction: 0xf1000039
    adcc:	78000001 	stmdavc	r0, {r0}
    add0:	0000000d 	andeq	r0, r0, sp
    add4:	00000000 	andeq	r0, r0, r0
    add8:	4a000000 	bmi	ade0 <__Stack_Size+0xa9e0>
    addc:	0200002f 	andeq	r0, r0, #47	; 0x2f
    ade0:	08120504 	ldmdaeq	r2, {r2, r8, sl}
    ade4:	02020000 	andeq	r0, r2, #0
    ade8:	0007e405 	andeq	lr, r7, r5, lsl #8
    adec:	06010200 	streq	r0, [r1], -r0, lsl #4
    adf0:	000009c3 	andeq	r0, r0, r3, asr #19
    adf4:	32337503 	eorscc	r7, r3, #12582912	; 0xc00000
    adf8:	49270200 	stmdbmi	r7!, {r9}
    adfc:	02000000 	andeq	r0, r0, #0
    ae00:	091f0704 	ldmdbeq	pc, {r2, r8, r9, sl}	; <UNPREDICTABLE>
    ae04:	75030000 	strvc	r0, [r3, #-0]
    ae08:	02003631 	andeq	r3, r0, #51380224	; 0x3100000
    ae0c:	00005b28 	andeq	r5, r0, r8, lsr #22
    ae10:	07020200 	streq	r0, [r2, -r0, lsl #4]
    ae14:	00000bbc 			; <UNDEFINED> instruction: 0x00000bbc
    ae18:	00387503 	eorseq	r7, r8, r3, lsl #10
    ae1c:	006c2902 	rsbeq	r2, ip, r2, lsl #18
    ae20:	01020000 	mrseq	r0, (UNDEF: 2)
    ae24:	0009c108 	andeq	ip, r9, r8, lsl #2
    ae28:	07040200 	streq	r0, [r4, -r0, lsl #4]
    ae2c:	00000916 	andeq	r0, r0, r6, lsl r9
    ae30:	00620404 	rsbeq	r0, r2, r4, lsl #8
    ae34:	01050000 	mrseq	r0, (UNDEF: 5)
    ae38:	00001acb 	andeq	r1, r0, fp, asr #21
    ae3c:	2a012401 	bcs	53e48 <__Stack_Size+0x53a48>
    ae40:	58080022 	stmdapl	r8, {r1, r5}
    ae44:	6a080022 	bvs	20aed4 <__Stack_Size+0x20aad4>
    ae48:	01000063 	tsteq	r0, r3, rrx
    ae4c:	0000010d 	andeq	r0, r0, sp, lsl #2
    ae50:	0039b906 	eorseq	fp, r9, r6, lsl #18
    ae54:	7a240100 	bvc	90b25c <__Stack_Size+0x90ae5c>
    ae58:	8a000000 	bhi	ae60 <__Stack_Size+0xaa60>
    ae5c:	06000063 	streq	r0, [r0], -r3, rrx
    ae60:	000039d6 	ldrdeq	r3, [r0], -r6
    ae64:	00502401 	subseq	r2, r0, r1, lsl #8
    ae68:	639d0000 	orrsvs	r0, sp, #0
    ae6c:	c2060000 	andgt	r0, r6, #0
    ae70:	01000039 	tsteq	r0, r9, lsr r0
    ae74:	00005024 	andeq	r5, r0, r4, lsr #32
    ae78:	0063be00 	rsbeq	fp, r3, r0, lsl #28
    ae7c:	006e0700 	rsbeq	r0, lr, r0, lsl #14
    ae80:	003e2601 	eorseq	r2, lr, r1, lsl #12
    ae84:	52010000 	andpl	r0, r1, #0
    ae88:	01006908 	tsteq	r0, r8, lsl #18
    ae8c:	00003e27 	andeq	r3, r0, r7, lsr #28
    ae90:	0063df00 	rsbeq	sp, r3, r0, lsl #30
    ae94:	39ca0900 	stmibcc	sl, {r8, fp}^
    ae98:	27010000 	strcs	r0, [r1, -r0]
    ae9c:	0000003e 	andeq	r0, r0, lr, lsr r0
    aea0:	000063f2 	strdeq	r6, [r0], -r2
    aea4:	0039d009 	eorseq	sp, r9, r9
    aea8:	3e270100 	sufccs	f0, f7, f0
    aeac:	29000000 	stmdbcs	r0, {}	; <UNPREDICTABLE>
    aeb0:	09000064 	stmdbeq	r0, {r2, r5, r6}
    aeb4:	000039e2 	andeq	r3, r0, r2, ror #19
    aeb8:	010d2801 	tsteq	sp, r1, lsl #16
    aebc:	644d0000 	strbvs	r0, [sp], #-0
    aec0:	04000000 	streq	r0, [r0], #-0
    aec4:	00005004 	andeq	r5, r0, r4
    aec8:	da010500 	ble	4c2d0 <__Stack_Size+0x4bed0>
    aecc:	01000038 	tsteq	r0, r8, lsr r0
    aed0:	2258013d 	subscs	r0, r8, #1073741839	; 0x4000000f
    aed4:	227c0800 	rsbscs	r0, ip, #0
    aed8:	64600800 	strbtvs	r0, [r0], #-2048	; 0x800
    aedc:	82010000 	andhi	r0, r1, #0
    aee0:	06000001 	streq	r0, [r0], -r1
    aee4:	000039b9 			; <UNDEFINED> instruction: 0x000039b9
    aee8:	007a3d01 	rsbseq	r3, sl, r1, lsl #26
    aeec:	64800000 	strvs	r0, [r0], #0
    aef0:	d6060000 	strle	r0, [r6], -r0
    aef4:	01000039 	tsteq	r0, r9, lsr r0
    aef8:	0000503d 	andeq	r5, r0, sp, lsr r0
    aefc:	00649300 	rsbeq	r9, r4, r0, lsl #6
    af00:	39c20600 	stmibcc	r2, {r9, sl}^
    af04:	3d010000 	stccc	0, cr0, [r1, #-0]
    af08:	00000050 	andeq	r0, r0, r0, asr r0
    af0c:	000064b4 			; <UNDEFINED> instruction: 0x000064b4
    af10:	01006e07 	tsteq	r0, r7, lsl #28
    af14:	00003e3f 	andeq	r3, r0, pc, lsr lr
    af18:	08520100 	ldmdaeq	r2, {r8}^
    af1c:	40010069 	andmi	r0, r1, r9, rrx
    af20:	0000003e 	andeq	r0, r0, lr, lsr r0
    af24:	000064d5 	ldrdeq	r6, [r0], -r5
    af28:	0039e209 	eorseq	lr, r9, r9, lsl #4
    af2c:	82410100 	subhi	r0, r1, #0
    af30:	e8000001 	stmda	r0, {r0}
    af34:	00000064 	andeq	r0, r0, r4, rrx
    af38:	003e0404 	eorseq	r0, lr, r4, lsl #8
    af3c:	9b000000 	blls	af44 <__Stack_Size+0xab44>
    af40:	0200000d 	andeq	r0, r0, #13
    af44:	0025b000 	eoreq	fp, r5, r0
    af48:	d0010400 	andle	r0, r1, r0, lsl #8
    af4c:	01000006 	tsteq	r0, r6
    af50:	00003b36 	andeq	r3, r0, r6, lsr fp
    af54:	000001f1 	strdeq	r0, [r0], -r1
    af58:	00000dd8 	ldrdeq	r0, [r0], -r8
	...
    af64:	00002ff3 	strdeq	r2, [r0], -r3
    af68:	12050402 	andne	r0, r5, #33554432	; 0x2000000
    af6c:	02000008 	andeq	r0, r0, #8
    af70:	07e40502 	strbeq	r0, [r4, r2, lsl #10]!
    af74:	01020000 	mrseq	r0, (UNDEF: 2)
    af78:	0009c306 	andeq	ip, r9, r6, lsl #6
    af7c:	33750300 	cmncc	r5, #0
    af80:	27020032 	smladxcs	r2, r2, r0, r0
    af84:	00000049 	andeq	r0, r0, r9, asr #32
    af88:	1f070402 	svcne	0x00070402
    af8c:	03000009 	movweq	r0, #9
    af90:	00363175 	eorseq	r3, r6, r5, ror r1
    af94:	005b2802 	subseq	r2, fp, r2, lsl #16
    af98:	02020000 	andeq	r0, r2, #0
    af9c:	000bbc07 	andeq	fp, fp, r7, lsl #24
    afa0:	38750300 	ldmdacc	r5!, {r8, r9}^
    afa4:	6c290200 	sfmvs	f0, 4, [r9], #-0
    afa8:	02000000 	andeq	r0, r0, #0
    afac:	09c10801 	stmibeq	r1, {r0, fp}^
    afb0:	04020000 	streq	r0, [r2], #-0
    afb4:	00091607 	andeq	r1, r9, r7, lsl #12
    afb8:	3a690400 	bcc	1a4bfc0 <__Stack_Size+0x1a4bbc0>
    afbc:	03010000 	movweq	r0, #4096	; 0x1000
    afc0:	00009918 	andeq	r9, r0, r8, lsl r9
    afc4:	3a030500 	bcc	cc3cc <__Stack_Size+0xcbfcc>
    afc8:	05000000 	streq	r0, [r0, #-0]
    afcc:	00003c02 	andeq	r3, r0, r2, lsl #24
    afd0:	3a9c0501 	bcc	fe70c3dc <SCS_BASE+0x1e6fe3dc>
    afd4:	00020000 	andeq	r0, r2, r0
    afd8:	003a6a06 	eorseq	r6, sl, r6, lsl #20
    afdc:	7a1e0300 	bvc	78bbe4 <__Stack_Size+0x78b7e4>
    afe0:	07000000 	streq	r0, [r0, -r0]
    afe4:	003ca501 	eorseq	sl, ip, r1, lsl #10
    afe8:	019c0100 	orrseq	r0, ip, r0, lsl #2
    afec:	00000050 	andeq	r0, r0, r0, asr r0
    aff0:	0000c201 	andeq	ip, r0, r1, lsl #4
    aff4:	3b7e0800 	blcc	1f8cffc <__Stack_Size+0x1f8cbfc>
    aff8:	9c010000 	stcls	0, cr0, [r1], {-0}
    affc:	00000062 	andeq	r0, r0, r2, rrx
    b000:	76010900 	strvc	r0, [r1], -r0, lsl #18
    b004:	0100003a 	tsteq	r0, sl, lsr r0
    b008:	00000123 	andeq	r0, r0, r3, lsr #2
    b00c:	00000000 	andeq	r0, r0, r0
    b010:	7d020000 	stcvc	0, cr0, [r2, #-0]
    b014:	00e90100 	rsceq	r0, r9, r0, lsl #2
    b018:	9b0a0000 	blls	28b020 <__Stack_Size+0x28ac20>
    b01c:	0100003c 	tsteq	r0, ip, lsr r0
    b020:	00005023 	andeq	r5, r0, r3, lsr #32
    b024:	00500100 	subseq	r0, r0, r0, lsl #2
    b028:	3ac9010b 	bcc	ff24b45c <SCS_BASE+0x1f23d45c>
    b02c:	2f010000 	svccs	0x00010000
    b030:	00005001 	andeq	r5, r0, r1
	...
    b03c:	007d0200 	rsbseq	r0, sp, r0, lsl #4
    b040:	3f010901 	svccc	0x00010901
    b044:	0100003a 	tsteq	r0, sl, lsr r0
    b048:	0000013b 	andeq	r0, r0, fp, lsr r1
    b04c:	00000000 	andeq	r0, r0, r0
    b050:	7d020000 	stcvc	0, cr0, [r2, #-0]
    b054:	01290100 	teqeq	r9, r0, lsl #2
    b058:	9b0a0000 	blls	28b060 <__Stack_Size+0x28ac60>
    b05c:	0100003c 	tsteq	r0, ip, lsr r0
    b060:	0000503b 	andeq	r5, r0, fp, lsr r0
    b064:	00500100 	subseq	r0, r0, r0, lsl #2
    b068:	3c4e010b 	stfcce	f0, [lr], {11}
    b06c:	47010000 	strmi	r0, [r1, -r0]
    b070:	00005001 	andeq	r5, r0, r1
	...
    b07c:	007d0200 	rsbseq	r0, sp, r0, lsl #4
    b080:	d8010b01 	stmdale	r1, {r0, r8, r9, fp}
    b084:	0100003a 	tsteq	r0, sl, lsr r0
    b088:	00500153 	subseq	r0, r0, r3, asr r1
	...
    b094:	7d020000 	stcvc	0, cr0, [r2, #-0]
    b098:	01090100 	mrseq	r0, (UNDEF: 25)
    b09c:	00003b75 	andeq	r3, r0, r5, ror fp
    b0a0:	00015f01 	andeq	r5, r1, r1, lsl #30
    b0a4:	00000000 	andeq	r0, r0, r0
    b0a8:	02000000 	andeq	r0, r0, #0
    b0ac:	8201007d 	andhi	r0, r1, #125	; 0x7d
    b0b0:	0a000001 	beq	b0bc <__Stack_Size+0xacbc>
    b0b4:	00003c9b 	muleq	r0, fp, ip
    b0b8:	00505f01 	subseq	r5, r0, r1, lsl #30
    b0bc:	50010000 	andpl	r0, r1, r0
    b0c0:	e5010b00 	str	r0, [r1, #-2816]	; 0xb00
    b0c4:	0100003a 	tsteq	r0, sl, lsr r0
    b0c8:	0050016b 	subseq	r0, r0, fp, ror #2
	...
    b0d4:	7d020000 	stcvc	0, cr0, [r2, #-0]
    b0d8:	01090100 	mrseq	r0, (UNDEF: 25)
    b0dc:	00001636 	andeq	r1, r0, r6, lsr r6
    b0e0:	7c017701 	stcvc	7, cr7, [r1], {1}
    b0e4:	8c080022 	stchi	0, cr0, [r8], {34}	; 0x22
    b0e8:	02080022 	andeq	r0, r8, #34	; 0x22
    b0ec:	c201007d 	andgt	r0, r1, #125	; 0x7d
    b0f0:	0a000001 	beq	b0fc <__Stack_Size+0xacfc>
    b0f4:	00003c9b 	muleq	r0, fp, ip
    b0f8:	00507701 	subseq	r7, r0, r1, lsl #14
    b0fc:	50010000 	andpl	r0, r1, r0
    b100:	35010b00 	strcc	r0, [r1, #-2816]	; 0xb00
    b104:	0100003a 	tsteq	r0, sl, lsr r0
    b108:	00500183 	subseq	r0, r0, r3, lsl #3
	...
    b114:	7d020000 	stcvc	0, cr0, [r2, #-0]
    b118:	01090100 	mrseq	r0, (UNDEF: 25)
    b11c:	00003a90 	muleq	r0, r0, sl
    b120:	00019001 	andeq	r9, r1, r1
    b124:	00000000 	andeq	r0, r0, r0
    b128:	02000000 	andeq	r0, r0, #0
    b12c:	1101007d 	tstne	r1, sp, ror r0
    b130:	0c000002 	stceq	0, cr0, [r0], {2}
    b134:	00003b7e 	andeq	r3, r0, lr, ror fp
    b138:	00629001 	rsbeq	r9, r2, r1
    b13c:	64fb0000 	ldrbtvs	r0, [fp], #0
    b140:	9b0a0000 	blls	28b148 <__Stack_Size+0x28ad48>
    b144:	0100003c 	tsteq	r0, ip, lsr r0
    b148:	00005090 	muleq	r0, r0, r0
    b14c:	00510100 	subseq	r0, r1, r0, lsl #2
    b150:	0000a40d 	andeq	sl, r0, sp, lsl #8
	...
    b15c:	007d0200 	rsbseq	r0, sp, r0, lsl #4
    b160:	00023001 	andeq	r3, r2, r1
    b164:	00b60e00 	adcseq	r0, r6, r0, lsl #28
    b168:	651c0000 	ldrvs	r0, [ip, #-0]
    b16c:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
    b170:	0014ba01 	andseq	fp, r4, r1, lsl #20
    b174:	01a90100 			; <UNDEFINED> instruction: 0x01a90100
    b178:	0800228c 	stmdaeq	r0, {r2, r3, r7, r9, sp}
    b17c:	080022a4 	stmdaeq	r0, {r2, r5, r7, r9, sp}
    b180:	01007d02 	tsteq	r0, r2, lsl #26
    b184:	00000268 	andeq	r0, r0, r8, ror #4
    b188:	003b7e0c 	eorseq	r7, fp, ip, lsl #28
    b18c:	62a90100 	adcvs	r0, r9, #0
    b190:	3d000000 	stccc	0, cr0, [r0, #-0]
    b194:	0c000065 	stceq	0, cr0, [r0], {101}	; 0x65
    b198:	00003adf 	ldrdeq	r3, [r0], -pc	; <UNPREDICTABLE>
    b19c:	0050a901 	subseq	sl, r0, r1, lsl #18
    b1a0:	655e0000 	ldrbvs	r0, [lr, #-0]
    b1a4:	0f000000 	svceq	0x00000000
    b1a8:	003d0801 	eorseq	r0, sp, r1, lsl #16
    b1ac:	01b50100 			; <UNDEFINED> instruction: 0x01b50100
    b1b0:	00000050 	andeq	r0, r0, r0, asr r0
	...
    b1bc:	01007d02 	tsteq	r0, r2, lsl #26
    b1c0:	00000295 	muleq	r0, r5, r2
    b1c4:	003b7e0c 	eorseq	r7, fp, ip, lsl #28
    b1c8:	62b50100 	adcsvs	r0, r5, #0
    b1cc:	7f000000 	svcvc	0x00000000
    b1d0:	00000065 	andeq	r0, r0, r5, rrx
    b1d4:	14ac0109 	strtne	r0, [ip], #265	; 0x109
    b1d8:	c2010000 	andgt	r0, r1, #0
    b1dc:	0022a401 	eoreq	sl, r2, r1, lsl #8
    b1e0:	0022de08 	eoreq	sp, r2, r8, lsl #28
    b1e4:	007d0208 	rsbseq	r0, sp, r8, lsl #4
    b1e8:	0002e601 	andeq	lr, r2, r1, lsl #12
    b1ec:	3b7e0c00 	blcc	1f8e1f4 <__Stack_Size+0x1f8ddf4>
    b1f0:	c2010000 	andgt	r0, r1, #0
    b1f4:	00000062 	andeq	r0, r0, r2, rrx
    b1f8:	000065a0 	andeq	r6, r0, r0, lsr #11
    b1fc:	001a6a0c 	andseq	r6, sl, ip, lsl #20
    b200:	50c20100 	sbcpl	r0, r2, r0, lsl #2
    b204:	c1000000 	mrsgt	r0, (UNDEF: 0)
    b208:	10000065 	andne	r0, r0, r5, rrx
    b20c:	080022a4 	stmdaeq	r0, {r2, r5, r7, r9, sp}
    b210:	080022de 	stmdaeq	r0, {r1, r2, r3, r4, r6, r7, r9, sp}
    b214:	00385411 	eorseq	r5, r8, r1, lsl r4
    b218:	50c40100 	sbcpl	r0, r4, r0, lsl #2
    b21c:	e2000000 	and	r0, r0, #0
    b220:	00000065 	andeq	r0, r0, r5, rrx
    b224:	ce010900 	cdpgt	9, 0, cr0, cr1, cr0, {0}
    b228:	01000016 	tsteq	r0, r6, lsl r0
    b22c:	22de01cf 	sbcscs	r0, lr, #-1073741773	; 0xc0000033
    b230:	23180800 	tstcs	r8, #0
    b234:	7d020800 	stcvc	8, cr0, [r2, #-0]
    b238:	03370100 	teqeq	r7, #0
    b23c:	7e0c0000 	cdpvc	0, 0, cr0, cr12, cr0, {0}
    b240:	0100003b 	tsteq	r0, fp, lsr r0
    b244:	000062cf 	andeq	r6, r0, pc, asr #5
    b248:	00660000 	rsbeq	r0, r6, r0
    b24c:	1a6a0c00 	bne	1a8e254 <__Stack_Size+0x1a8de54>
    b250:	cf010000 	svcgt	0x00010000
    b254:	00000050 	andeq	r0, r0, r0, asr r0
    b258:	00006621 	andeq	r6, r0, r1, lsr #12
    b25c:	0022de10 	eoreq	sp, r2, r0, lsl lr
    b260:	00231808 	eoreq	r1, r3, r8, lsl #16
    b264:	38541108 	ldmdacc	r4, {r3, r8, ip}^
    b268:	d1010000 	mrsle	r0, (UNDEF: 1)
    b26c:	00000050 	andeq	r0, r0, r0, asr r0
    b270:	00006642 	andeq	r6, r0, r2, asr #12
    b274:	01090000 	mrseq	r0, (UNDEF: 9)
    b278:	00003c86 	andeq	r3, r0, r6, lsl #25
    b27c:	0001dc01 	andeq	sp, r1, r1, lsl #24
    b280:	00000000 	andeq	r0, r0, r0
    b284:	02000000 	andeq	r0, r0, #0
    b288:	9101007d 	tstls	r1, sp, ror r0
    b28c:	0c000003 	stceq	0, cr0, [r0], {3}
    b290:	00003b7e 	andeq	r3, r0, lr, ror fp
    b294:	0062dc01 	rsbeq	sp, r2, r1, lsl #24
    b298:	66600000 	strbtvs	r0, [r0], -r0
    b29c:	0e0a0000 	cdpeq	0, 0, cr0, cr10, cr0, {0}
    b2a0:	0100003c 	tsteq	r0, ip, lsr r0
    b2a4:	000062dc 	ldrdeq	r6, [r0], -ip
    b2a8:	12510100 	subsne	r0, r1, #0
    b2ac:	00003a54 	andeq	r3, r0, r4, asr sl
    b2b0:	0050de01 	subseq	sp, r0, r1, lsl #28
    b2b4:	a4130000 	ldrge	r0, [r3], #-0
    b2b8:	00000000 	andeq	r0, r0, r0
    b2bc:	90000000 	andls	r0, r0, r0
    b2c0:	0100000d 	tsteq	r0, sp
    b2c4:	00b60edf 	ldrsbteq	r0, [r6], pc
    b2c8:	66600000 	strbtvs	r0, [r0], -r0
    b2cc:	00000000 	andeq	r0, r0, r0
    b2d0:	3aff010f 	bcc	fffcb714 <SCS_BASE+0x1ffbd714>
    b2d4:	f1010000 	setend	le
    b2d8:	00005001 	andeq	r5, r0, r1
	...
    b2e4:	007d0200 	rsbseq	r0, sp, r0, lsl #4
    b2e8:	0003be01 	andeq	fp, r3, r1, lsl #28
    b2ec:	3b7e0c00 	blcc	1f8e2f4 <__Stack_Size+0x1f8def4>
    b2f0:	f1010000 	setend	le
    b2f4:	00000062 	andeq	r0, r0, r2, rrx
    b2f8:	00006681 	andeq	r6, r0, r1, lsl #13
    b2fc:	56010f00 	strpl	r0, [r1], -r0, lsl #30
    b300:	0100003b 	tsteq	r0, fp, lsr r0
    b304:	005001fd 	ldrsheq	r0, [r0], #-29	; 0xffffffe3
	...
    b310:	7d020000 	stcvc	0, cr0, [r2, #-0]
    b314:	03eb0100 	mvneq	r0, #0
    b318:	7e0c0000 	cdpvc	0, 0, cr0, cr12, cr0, {0}
    b31c:	0100003b 	tsteq	r0, fp, lsr r0
    b320:	000062fd 	strdeq	r6, [r0], -sp
    b324:	0066a200 	rsbeq	sl, r6, r0, lsl #4
    b328:	01140000 	tsteq	r4, r0
    b32c:	00001adf 	ldrdeq	r1, [r0], -pc	; <UNPREDICTABLE>
    b330:	01010901 	tsteq	r1, r1, lsl #18
    b334:	08002318 	stmdaeq	r0, {r3, r4, r8, r9, sp}
    b338:	0800233a 	stmdaeq	r0, {r1, r3, r4, r5, r8, r9, sp}
    b33c:	01007d02 	tsteq	r0, r2, lsl #26
    b340:	00000430 	andeq	r0, r0, r0, lsr r4
    b344:	003b7e15 	eorseq	r7, fp, r5, lsl lr
    b348:	01090100 	mrseq	r0, (UNDEF: 25)
    b34c:	00000062 	andeq	r0, r0, r2, rrx
    b350:	000066c3 	andeq	r6, r0, r3, asr #13
    b354:	00231810 	eoreq	r1, r3, r0, lsl r8
    b358:	00233a08 	eoreq	r3, r3, r8, lsl #20
    b35c:	38541608 	ldmdacc	r4, {r3, r9, sl, ip}^
    b360:	0b010000 	bleq	4b368 <__Stack_Size+0x4af68>
    b364:	00005001 	andeq	r5, r0, r1
    b368:	0066e400 	rsbeq	lr, r6, r0, lsl #8
    b36c:	14000000 	strne	r0, [r0], #-0
    b370:	00137001 	andseq	r7, r3, r1
    b374:	01150100 	tsteq	r5, r0, lsl #2
    b378:	00233a01 	eoreq	r3, r3, r1, lsl #20
    b37c:	00235c08 	eoreq	r5, r3, r8, lsl #24
    b380:	007d0208 	rsbseq	r0, sp, r8, lsl #4
    b384:	00047501 	andeq	r7, r4, r1, lsl #10
    b388:	3b7e1500 	blcc	1f90790 <__Stack_Size+0x1f90390>
    b38c:	15010000 	strne	r0, [r1, #-0]
    b390:	00006201 	andeq	r6, r0, r1, lsl #4
    b394:	00670000 	rsbeq	r0, r7, r0
    b398:	233a1000 	teqcs	sl, #0
    b39c:	235c0800 	cmpcs	ip, #0
    b3a0:	54160800 	ldrpl	r0, [r6], #-2048	; 0x800
    b3a4:	01000038 	tsteq	r0, r8, lsr r0
    b3a8:	00500117 	subseq	r0, r0, r7, lsl r1
    b3ac:	67210000 	strvs	r0, [r1, -r0]!
    b3b0:	00000000 	andeq	r0, r0, r0
    b3b4:	3ccf0114 	stfcce	f0, [pc], {20}
    b3b8:	21010000 	mrscs	r0, (UNDEF: 1)
    b3bc:	00000101 	andeq	r0, r0, r1, lsl #2
    b3c0:	00000000 	andeq	r0, r0, r0
    b3c4:	7d020000 	stcvc	0, cr0, [r2, #-0]
    b3c8:	04a00100 	strteq	r0, [r0], #256	; 0x100
    b3cc:	7e150000 	cdpvc	0, 1, cr0, cr5, cr0, {0}
    b3d0:	0100003b 	tsteq	r0, fp, lsr r0
    b3d4:	00620121 	rsbeq	r0, r2, r1, lsr #2
    b3d8:	673e0000 	ldrvs	r0, [lr, -r0]!
    b3dc:	14000000 	strne	r0, [r0], #-0
    b3e0:	003aa701 	eorseq	sl, sl, r1, lsl #14
    b3e4:	012d0100 	teqeq	sp, r0, lsl #2
    b3e8:	00000001 	andeq	r0, r0, r1
    b3ec:	00000000 	andeq	r0, r0, r0
    b3f0:	007d0200 	rsbseq	r0, sp, r0, lsl #4
    b3f4:	0004cb01 	andeq	ip, r4, r1, lsl #22
    b3f8:	3b7e1500 	blcc	1f90800 <__Stack_Size+0x1f90400>
    b3fc:	2d010000 	stccs	0, cr0, [r1, #-0]
    b400:	00006201 	andeq	r6, r0, r1, lsl #4
    b404:	00675f00 	rsbeq	r5, r7, r0, lsl #30
    b408:	01140000 	tsteq	r4, r0
    b40c:	00001906 	andeq	r1, r0, r6, lsl #18
    b410:	01013801 	tsteq	r1, r1, lsl #16
    b414:	0800235c 	stmdaeq	r0, {r2, r3, r4, r6, r8, r9, sp}
    b418:	0800237a 	stmdaeq	r0, {r1, r3, r4, r5, r6, r8, r9, sp}
    b41c:	01007d02 	tsteq	r0, r2, lsl #26
    b420:	000004f6 	strdeq	r0, [r0], -r6
    b424:	003b7e15 	eorseq	r7, fp, r5, lsl lr
    b428:	01380100 	teqeq	r8, r0, lsl #2
    b42c:	00000062 	andeq	r0, r0, r2, rrx
    b430:	00006780 	andeq	r6, r0, r0, lsl #15
    b434:	39011400 	stmdbcc	r1, {sl, ip}
    b438:	0100003c 	tsteq	r0, ip, lsr r0
    b43c:	00010143 	andeq	r0, r1, r3, asr #2
    b440:	00000000 	andeq	r0, r0, r0
    b444:	02000000 	andeq	r0, r0, #0
    b448:	2101007d 	tstcs	r1, sp, ror r0
    b44c:	15000005 	strne	r0, [r0, #-5]
    b450:	00003b7e 	andeq	r3, r0, lr, ror fp
    b454:	62014301 	andvs	r4, r1, #67108864	; 0x4000000
    b458:	a1000000 	mrsge	r0, (UNDEF: 0)
    b45c:	00000067 	andeq	r0, r0, r7, rrx
    b460:	3cda0114 	ldfcce	f0, [sl], {20}
    b464:	4e010000 	cdpmi	0, 0, cr0, cr1, cr0, {0}
    b468:	00000101 	andeq	r0, r0, r1, lsl #2
    b46c:	00000000 	andeq	r0, r0, r0
    b470:	7d020000 	stcvc	0, cr0, [r2, #-0]
    b474:	054c0100 	strbeq	r0, [ip, #-256]	; 0x100
    b478:	7e150000 	cdpvc	0, 1, cr0, cr5, cr0, {0}
    b47c:	0100003b 	tsteq	r0, fp, lsr r0
    b480:	0062014e 	rsbeq	r0, r2, lr, asr #2
    b484:	67c20000 	strbvs	r0, [r2, r0]
    b488:	14000000 	strne	r0, [r0], #-0
    b48c:	003a2301 	eorseq	r2, sl, r1, lsl #6
    b490:	01590100 	cmpeq	r9, r0, lsl #2
    b494:	00000001 	andeq	r0, r0, r1
    b498:	00000000 	andeq	r0, r0, r0
    b49c:	007d0200 	rsbseq	r0, sp, r0, lsl #4
    b4a0:	00057701 	andeq	r7, r5, r1, lsl #14
    b4a4:	3b7e1500 	blcc	1f908ac <__Stack_Size+0x1f904ac>
    b4a8:	59010000 	stmdbpl	r1, {}	; <UNPREDICTABLE>
    b4ac:	00006201 	andeq	r6, r0, r1, lsl #4
    b4b0:	0067e300 	rsbeq	lr, r7, r0, lsl #6
    b4b4:	01170000 	tsteq	r7, r0
    b4b8:	00003bf1 	strdeq	r3, [r0], -r1
    b4bc:	01016401 	tsteq	r1, r1, lsl #8
    b4c0:	00000050 	andeq	r0, r0, r0, asr r0
	...
    b4cc:	01007d02 	tsteq	r0, r2, lsl #26
    b4d0:	000005a6 	andeq	r0, r0, r6, lsr #11
    b4d4:	003b7e15 	eorseq	r7, fp, r5, lsl lr
    b4d8:	01640100 	cmneq	r4, r0, lsl #2
    b4dc:	00000062 	andeq	r0, r0, r2, rrx
    b4e0:	00006804 	andeq	r6, r0, r4, lsl #16
    b4e4:	bc011700 	stclt	7, cr1, [r1], {-0}
    b4e8:	0100003b 	tsteq	r0, fp, lsr r0
    b4ec:	5001016f 	andpl	r0, r1, pc, ror #2
	...
    b4f8:	02000000 	andeq	r0, r0, #0
    b4fc:	d501007d 	strle	r0, [r1, #-125]	; 0x7d
    b500:	15000005 	strne	r0, [r0, #-5]
    b504:	00003b7e 	andeq	r3, r0, lr, ror fp
    b508:	62016f01 	andvs	r6, r1, #4
    b50c:	25000000 	strcs	r0, [r0, #-0]
    b510:	00000068 	andeq	r0, r0, r8, rrx
    b514:	3b850114 	blcc	fe14b96c <SCS_BASE+0x1e13d96c>
    b518:	7a010000 	bvc	4b520 <__Stack_Size+0x4b120>
    b51c:	00000101 	andeq	r0, r0, r1, lsl #2
    b520:	00000000 	andeq	r0, r0, r0
    b524:	7d020000 	stcvc	0, cr0, [r2, #-0]
    b528:	06000100 	streq	r0, [r0], -r0, lsl #2
    b52c:	7e150000 	cdpvc	0, 1, cr0, cr5, cr0, {0}
    b530:	0100003b 	tsteq	r0, fp, lsr r0
    b534:	0062017a 	rsbeq	r0, r2, sl, ror r1
    b538:	68460000 	stmdavs	r6, {}^	; <UNPREDICTABLE>
    b53c:	14000000 	strne	r0, [r0], #-0
    b540:	003ab401 	eorseq	fp, sl, r1, lsl #8
    b544:	01850100 	orreq	r0, r5, r0, lsl #2
    b548:	00000001 	andeq	r0, r0, r1
    b54c:	00000000 	andeq	r0, r0, r0
    b550:	007d0200 	rsbseq	r0, sp, r0, lsl #4
    b554:	00062b01 	andeq	r2, r6, r1, lsl #22
    b558:	3b7e1500 	blcc	1f90960 <__Stack_Size+0x1f90560>
    b55c:	85010000 	strhi	r0, [r1, #-0]
    b560:	00006201 	andeq	r6, r0, r1, lsl #4
    b564:	00686700 	rsbeq	r6, r8, r0, lsl #14
    b568:	01140000 	tsteq	r4, r0
    b56c:	00003a15 	andeq	r3, r0, r5, lsl sl
    b570:	01019001 	tsteq	r1, r1
	...
    b57c:	01007d02 	tsteq	r0, r2, lsl #26
    b580:	00000656 	andeq	r0, r0, r6, asr r6
    b584:	003b7e15 	eorseq	r7, fp, r5, lsl lr
    b588:	01900100 	orrseq	r0, r0, r0, lsl #2
    b58c:	00000062 	andeq	r0, r0, r2, rrx
    b590:	00006888 	andeq	r6, r0, r8, lsl #17
    b594:	a4011400 	strge	r1, [r1], #-1024	; 0x400
    b598:	0100003b 	tsteq	r0, fp, lsr r0
    b59c:	0001019b 	muleq	r1, fp, r1
    b5a0:	00000000 	andeq	r0, r0, r0
    b5a4:	02000000 	andeq	r0, r0, #0
    b5a8:	8101007d 	tsthi	r1, sp, ror r0
    b5ac:	15000006 	strne	r0, [r0, #-6]
    b5b0:	00003b7e 	andeq	r3, r0, lr, ror fp
    b5b4:	62019b01 	andvs	r9, r1, #1024	; 0x400
    b5b8:	a9000000 	stmdbge	r0, {}	; <UNPREDICTABLE>
    b5bc:	00000068 	andeq	r0, r0, r8, rrx
    b5c0:	37a80114 			; <UNDEFINED> instruction: 0x37a80114
    b5c4:	a6010000 	strge	r0, [r1], -r0
    b5c8:	237a0101 	cmncs	sl, #1073741824	; 0x40000000
    b5cc:	239e0800 	orrscs	r0, lr, #0
    b5d0:	7d020800 	stcvc	8, cr0, [r2, #-0]
    b5d4:	06ac0100 	strteq	r0, [ip], r0, lsl #2
    b5d8:	7e150000 	cdpvc	0, 1, cr0, cr5, cr0, {0}
    b5dc:	0100003b 	tsteq	r0, fp, lsr r0
    b5e0:	006201a6 	rsbeq	r0, r2, r6, lsr #3
    b5e4:	68ca0000 	stmiavs	sl, {}^	; <UNPREDICTABLE>
    b5e8:	14000000 	strne	r0, [r0], #-0
    b5ec:	00384701 	eorseq	r4, r8, r1, lsl #14
    b5f0:	01b10100 			; <UNDEFINED> instruction: 0x01b10100
    b5f4:	00239e01 	eoreq	r9, r3, r1, lsl #28
    b5f8:	0023c208 	eoreq	ip, r3, r8, lsl #4
    b5fc:	007d0208 	rsbseq	r0, sp, r8, lsl #4
    b600:	0006d701 	andeq	sp, r6, r1, lsl #14
    b604:	3b7e1500 	blcc	1f90a0c <__Stack_Size+0x1f9060c>
    b608:	b1010000 	mrslt	r0, (UNDEF: 1)
    b60c:	00006201 	andeq	r6, r0, r1, lsl #4
    b610:	0068eb00 	rsbeq	lr, r8, r0, lsl #22
    b614:	01140000 	tsteq	r4, r0
    b618:	00003a47 	andeq	r3, r0, r7, asr #20
    b61c:	0101bd01 	tsteq	r1, r1, lsl #26
	...
    b628:	01007d02 	tsteq	r0, r2, lsl #26
    b62c:	00000712 	andeq	r0, r0, r2, lsl r7
    b630:	003b7e15 	eorseq	r7, fp, r5, lsl lr
    b634:	01bd0100 			; <UNDEFINED> instruction: 0x01bd0100
    b638:	00000062 	andeq	r0, r0, r2, rrx
    b63c:	0000690c 	andeq	r6, r0, ip, lsl #18
    b640:	003ac315 	eorseq	ip, sl, r5, lsl r3
    b644:	01bd0100 			; <UNDEFINED> instruction: 0x01bd0100
    b648:	00000062 	andeq	r0, r0, r2, rrx
    b64c:	0000692d 	andeq	r6, r0, sp, lsr #18
    b650:	25011700 	strcs	r1, [r1, #-1792]	; 0x700
    b654:	0100003c 	tsteq	r0, ip, lsr r0
    b658:	620101c8 	andvs	r0, r1, #50	; 0x32
	...
    b664:	02000000 	andeq	r0, r0, #0
    b668:	4101007d 	tstmi	r1, sp, ror r0
    b66c:	15000007 	strne	r0, [r0, #-7]
    b670:	00003b7e 	andeq	r3, r0, lr, ror fp
    b674:	6201c801 	andvs	ip, r1, #65536	; 0x10000
    b678:	4e000000 	cdpmi	0, 0, cr0, cr0, cr0, {0}
    b67c:	00000069 	andeq	r0, r0, r9, rrx
    b680:	15e00114 	strbne	r0, [r0, #276]!	; 0x114
    b684:	d4010000 	strle	r0, [r1], #-0
    b688:	23c40101 	biccs	r0, r4, #1073741824	; 0x40000000
    b68c:	23e40800 	mvncs	r0, #0
    b690:	7d020800 	stcvc	8, cr0, [r2, #-0]
    b694:	077c0100 	ldrbeq	r0, [ip, -r0, lsl #2]!
    b698:	7e150000 	cdpvc	0, 1, cr0, cr5, cr0, {0}
    b69c:	0100003b 	tsteq	r0, fp, lsr r0
    b6a0:	006201d4 	ldrdeq	r0, [r2], #-20	; 0xffffffec	; <UNPREDICTABLE>
    b6a4:	696f0000 	stmdbvs	pc!, {}^	; <UNPREDICTABLE>
    b6a8:	48150000 	ldmdami	r5, {}	; <UNPREDICTABLE>
    b6ac:	0100003c 	tsteq	r0, ip, lsr r0
    b6b0:	005001d4 	ldrsbeq	r0, [r0], #-20	; 0xffffffec
    b6b4:	69900000 	ldmibvs	r0, {}	; <UNPREDICTABLE>
    b6b8:	14000000 	strne	r0, [r0], #-0
    b6bc:	0014d201 	andseq	sp, r4, r1, lsl #4
    b6c0:	01e00100 	mvneq	r0, r0, lsl #2
    b6c4:	0023e401 	eoreq	lr, r3, r1, lsl #8
    b6c8:	00240408 	eoreq	r0, r4, r8, lsl #8
    b6cc:	007d0208 	rsbseq	r0, sp, r8, lsl #4
    b6d0:	0007b701 	andeq	fp, r7, r1, lsl #14
    b6d4:	3b7e1500 	blcc	1f90adc <__Stack_Size+0x1f906dc>
    b6d8:	e0010000 	and	r0, r1, r0
    b6dc:	00006201 	andeq	r6, r0, r1, lsl #4
    b6e0:	0069b100 	rsbeq	fp, r9, r0, lsl #2
    b6e4:	3c481500 	cfstr64cc	mvdx1, [r8], {-0}
    b6e8:	e0010000 	and	r0, r1, r0
    b6ec:	00005001 	andeq	r5, r0, r1
    b6f0:	0069d200 	rsbeq	sp, r9, r0, lsl #4
    b6f4:	01170000 	tsteq	r7, r0
    b6f8:	000036c9 	andeq	r3, r0, r9, asr #13
    b6fc:	0101eb01 	tsteq	r1, r1, lsl #22
    b700:	00000050 	andeq	r0, r0, r0, asr r0
    b704:	08002404 	stmdaeq	r0, {r2, sl, sp}
    b708:	08002420 	stmdaeq	r0, {r5, sl, sp}
    b70c:	01007d02 	tsteq	r0, r2, lsl #26
    b710:	000007e6 	andeq	r0, r0, r6, ror #15
    b714:	003b7e15 	eorseq	r7, fp, r5, lsl lr
    b718:	01eb0100 	mvneq	r0, r0, lsl #2
    b71c:	00000062 	andeq	r0, r0, r2, rrx
    b720:	000069f3 	strdeq	r6, [r0], -r3
    b724:	0e011700 	cdpeq	7, 0, cr1, cr1, cr0, {0}
    b728:	01000036 	tsteq	r0, r6, lsr r0
    b72c:	500101f6 	strdpl	r0, [r1], -r6
    b730:	20000000 	andcs	r0, r0, r0
    b734:	3c080024 	stccc	0, cr0, [r8], {36}	; 0x24
    b738:	02080024 	andeq	r0, r8, #36	; 0x24
    b73c:	1501007d 	strne	r0, [r1, #-125]	; 0x7d
    b740:	15000008 	strne	r0, [r0, #-8]
    b744:	00003b7e 	andeq	r3, r0, lr, ror fp
    b748:	6201f601 	andvs	pc, r1, #1048576	; 0x100000
    b74c:	14000000 	strne	r0, [r0], #-0
    b750:	0000006a 	andeq	r0, r0, sl, rrx
    b754:	1a5b0114 	bne	16cbbac <__Stack_Size+0x16cb7ac>
    b758:	02010000 	andeq	r0, r1, #0
    b75c:	243c0102 	ldrtcs	r0, [ip], #-258	; 0x102
    b760:	24580800 	ldrbcs	r0, [r8], #-2048	; 0x800
    b764:	7d020800 	stcvc	8, cr0, [r2, #-0]
    b768:	084e0100 	stmdaeq	lr, {r8}^
    b76c:	7e150000 	cdpvc	0, 1, cr0, cr5, cr0, {0}
    b770:	0100003b 	tsteq	r0, fp, lsr r0
    b774:	00620202 	rsbeq	r0, r2, r2, lsl #4
    b778:	6a350000 	bvs	d4b780 <__Stack_Size+0xd4b380>
    b77c:	11180000 	tstne	r8, r0
    b780:	01000000 	mrseq	r0, (UNDEF: 0)
    b784:	00500202 	subseq	r0, r0, r2, lsl #4
    b788:	51010000 	mrspl	r0, (UNDEF: 1)
    b78c:	94011400 	strls	r1, [r1], #-1024	; 0x400
    b790:	0100003b 	tsteq	r0, fp, lsr r0
    b794:	0001020e 	andeq	r0, r1, lr, lsl #4
    b798:	00000000 	andeq	r0, r0, r0
    b79c:	02000000 	andeq	r0, r0, #0
    b7a0:	a101007d 	tstge	r1, sp, ror r0
    b7a4:	18000008 	stmdane	r0, {r3}
    b7a8:	00003ad1 	ldrdeq	r3, [r0], -r1
    b7ac:	a1020e01 	tstge	r2, r1, lsl #28
    b7b0:	01000008 	tsteq	r0, r8
    b7b4:	00111550 	andseq	r1, r1, r0, asr r5
    b7b8:	0e010000 	cdpeq	0, 0, cr0, cr1, cr0, {0}
    b7bc:	00005002 	andeq	r5, r0, r2
    b7c0:	006a5600 	rsbeq	r5, sl, r0, lsl #12
    b7c4:	00001000 	andeq	r1, r0, r0
    b7c8:	00000000 	andeq	r0, r0, r0
    b7cc:	2d160000 	ldccs	0, cr0, [r6, #-0]
    b7d0:	0100003b 	tsteq	r0, fp, lsr r0
    b7d4:	00500210 	subseq	r0, r0, r0, lsl r2
    b7d8:	6a900000 	bvs	fe40b7e0 <SCS_BASE+0x1e3fd7e0>
    b7dc:	00000000 	andeq	r0, r0, r0
    b7e0:	003e0419 	eorseq	r0, lr, r9, lsl r4
    b7e4:	01140000 	tsteq	r4, r0
    b7e8:	00001a14 	andeq	r1, r0, r4, lsl sl
    b7ec:	01021a01 	tsteq	r2, r1, lsl #20
    b7f0:	08002458 	stmdaeq	r0, {r3, r4, r6, sl, sp}
    b7f4:	08002494 	stmdaeq	r0, {r2, r4, r7, sl, sp}
    b7f8:	01007d02 	tsteq	r0, r2, lsl #26
    b7fc:	00000914 	andeq	r0, r0, r4, lsl r9
    b800:	003b7e15 	eorseq	r7, fp, r5, lsl lr
    b804:	021a0100 	andseq	r0, sl, #0
    b808:	00000062 	andeq	r0, r0, r2, rrx
    b80c:	00006aae 	andeq	r6, r0, lr, lsr #21
    b810:	00001115 	andeq	r1, r0, r5, lsl r1
    b814:	021a0100 	andseq	r0, sl, #0
    b818:	00000050 	andeq	r0, r0, r0, asr r0
    b81c:	00006acf 	andeq	r6, r0, pc, asr #21
    b820:	00245810 	eoreq	r5, r4, r0, lsl r8
    b824:	00249408 	eoreq	r9, r4, r8, lsl #8
    b828:	3ad11a08 	bcc	ff452050 <SCS_BASE+0x1f444050>
    b82c:	1c010000 	stcne	0, cr0, [r1], {-0}
    b830:	0008a102 	andeq	sl, r8, r2, lsl #2
    b834:	10520100 	subsne	r0, r2, r0, lsl #2
    b838:	08002468 	stmdaeq	r0, {r3, r5, r6, sl, sp}
    b83c:	08002494 	stmdaeq	r0, {r2, r4, r7, sl, sp}
    b840:	003b2d16 	eorseq	r2, fp, r6, lsl sp
    b844:	021c0100 	andseq	r0, ip, #0
    b848:	00000050 	andeq	r0, r0, r0, asr r0
    b84c:	00006b09 	andeq	r6, r0, r9, lsl #22
    b850:	17000000 	strne	r0, [r0, -r0]
    b854:	003cb101 	eorseq	fp, ip, r1, lsl #2
    b858:	02250100 	eoreq	r0, r5, #0
    b85c:	00005001 	andeq	r5, r0, r1
	...
    b868:	007d0200 	rsbseq	r0, sp, r0, lsl #4
    b86c:	00094301 	andeq	r4, r9, r1, lsl #6
    b870:	3b7e1500 	blcc	1f90c78 <__Stack_Size+0x1f90878>
    b874:	25010000 	strcs	r0, [r1, #-0]
    b878:	00006202 	andeq	r6, r0, r2, lsl #4
    b87c:	006b2700 	rsbeq	r2, fp, r0, lsl #14
    b880:	01170000 	tsteq	r7, r0
    b884:	00003c56 	andeq	r3, r0, r6, asr ip
    b888:	01023001 	tsteq	r2, r1
    b88c:	00000050 	andeq	r0, r0, r0, asr r0
    b890:	08002494 	stmdaeq	r0, {r2, r4, r7, sl, sp}
    b894:	080024b4 	stmdaeq	r0, {r2, r4, r5, r7, sl, sp}
    b898:	01007d02 	tsteq	r0, r2, lsl #26
    b89c:	00000972 	andeq	r0, r0, r2, ror r9
    b8a0:	003b7e15 	eorseq	r7, fp, r5, lsl lr
    b8a4:	02300100 	eorseq	r0, r0, #0
    b8a8:	00000062 	andeq	r0, r0, r2, rrx
    b8ac:	00006b48 	andeq	r6, r0, r8, asr #22
    b8b0:	0d011b00 	vstreq	d1, [r1, #-0]
    b8b4:	0100003b 	tsteq	r0, fp, lsr r0
    b8b8:	0001023d 	andeq	r0, r1, sp, lsr r2
    b8bc:	00000000 	andeq	r0, r0, r0
    b8c0:	69000000 	stmdbvs	r0, {}	; <UNPREDICTABLE>
    b8c4:	0100006b 	tsteq	r0, fp, rrx
    b8c8:	000009be 			; <UNDEFINED> instruction: 0x000009be
    b8cc:	003b7e15 	eorseq	r7, fp, r5, lsl lr
    b8d0:	023d0100 	eorseq	r0, sp, #0
    b8d4:	00000062 	andeq	r0, r0, r2, rrx
    b8d8:	00006b89 	andeq	r6, r0, r9, lsl #23
    b8dc:	003bb215 	eorseq	fp, fp, r5, lsl r2
    b8e0:	023d0100 	eorseq	r0, sp, #0
    b8e4:	00000050 	andeq	r0, r0, r0, asr r0
    b8e8:	00006baa 	andeq	r6, r0, sl, lsr #23
    b8ec:	003cef15 	eorseq	lr, ip, r5, lsl pc
    b8f0:	023d0100 	eorseq	r0, sp, #0
    b8f4:	00000050 	andeq	r0, r0, r0, asr r0
    b8f8:	00006bcb 	andeq	r6, r0, fp, asr #23
    b8fc:	64011400 	strvs	r1, [r1], #-1024	; 0x400
    b900:	0100003b 	tsteq	r0, fp, lsr r0
    b904:	00010249 	andeq	r0, r1, r9, asr #4
    b908:	00000000 	andeq	r0, r0, r0
    b90c:	02000000 	andeq	r0, r0, #0
    b910:	f901007d 			; <UNDEFINED> instruction: 0xf901007d
    b914:	15000009 	strne	r0, [r0, #-9]
    b918:	00003b7e 	andeq	r3, r0, lr, ror fp
    b91c:	62024901 	andvs	r4, r2, #16384	; 0x4000
    b920:	ec000000 	stc	0, cr0, [r0], {-0}
    b924:	1500006b 	strne	r0, [r0, #-107]	; 0x6b
    b928:	00003bb2 			; <UNDEFINED> instruction: 0x00003bb2
    b92c:	50024901 	andpl	r4, r2, r1, lsl #18
    b930:	0d000000 	stceq	0, cr0, [r0, #-0]
    b934:	0000006c 	andeq	r0, r0, ip, rrx
    b938:	3cbe0114 	ldfccs	f0, [lr], #80	; 0x50
    b93c:	55010000 	strpl	r0, [r1, #-0]
    b940:	00000102 	andeq	r0, r0, r2, lsl #2
    b944:	00000000 	andeq	r0, r0, r0
    b948:	7d020000 	stcvc	0, cr0, [r2, #-0]
    b94c:	0a340100 	beq	d0bd54 <__Stack_Size+0xd0b954>
    b950:	7e150000 	cdpvc	0, 1, cr0, cr5, cr0, {0}
    b954:	0100003b 	tsteq	r0, fp, lsr r0
    b958:	00620255 	rsbeq	r0, r2, r5, asr r2
    b95c:	6c2e0000 	stcvs	0, cr0, [lr], #-0
    b960:	ef150000 	svc	0x00150000
    b964:	0100003c 	tsteq	r0, ip, lsr r0
    b968:	00500255 	subseq	r0, r0, r5, asr r2
    b96c:	6c4f0000 	marvs	acc0, r0, pc
    b970:	17000000 	strne	r0, [r0, -r0]
    b974:	003aee01 	eorseq	lr, sl, r1, lsl #28
    b978:	02600100 	rsbeq	r0, r0, #0
    b97c:	00005001 	andeq	r5, r0, r1
	...
    b988:	007d0200 	rsbseq	r0, sp, r0, lsl #4
    b98c:	000a6301 	andeq	r6, sl, r1, lsl #6
    b990:	3b7e1500 	blcc	1f90d98 <__Stack_Size+0x1f90998>
    b994:	60010000 	andvs	r0, r1, r0
    b998:	00006202 	andeq	r6, r0, r2, lsl #4
    b99c:	006c7000 	rsbeq	r7, ip, r0
    b9a0:	01170000 	tsteq	r7, r0
    b9a4:	00003c63 	andeq	r3, r0, r3, ror #24
    b9a8:	01026b01 	tsteq	r2, r1, lsl #22
    b9ac:	00000050 	andeq	r0, r0, r0, asr r0
	...
    b9b8:	01007d02 	tsteq	r0, r2, lsl #26
    b9bc:	00000a92 	muleq	r0, r2, sl
    b9c0:	003b7e15 	eorseq	r7, fp, r5, lsl lr
    b9c4:	026b0100 	rsbeq	r0, fp, #0
    b9c8:	00000062 	andeq	r0, r0, r2, rrx
    b9cc:	00006c91 	muleq	r0, r1, ip
    b9d0:	74011b00 	strvc	r1, [r1], #-2816	; 0xb00
    b9d4:	0100003c 	tsteq	r0, ip, lsr r0
    b9d8:	00010277 	andeq	r0, r1, r7, ror r2
    b9dc:	00000000 	andeq	r0, r0, r0
    b9e0:	b2000000 	andlt	r0, r0, #0
    b9e4:	0100006c 	tsteq	r0, ip, rrx
    b9e8:	00000b42 	andeq	r0, r0, r2, asr #22
    b9ec:	003b7e15 	eorseq	r7, fp, r5, lsl lr
    b9f0:	02770100 	rsbseq	r0, r7, #0
    b9f4:	00000062 	andeq	r0, r0, r2, rrx
    b9f8:	00006cd2 	ldrdeq	r6, [r0], -r2
    b9fc:	003c0e15 	eorseq	r0, ip, r5, lsl lr
    ba00:	02770100 	rsbseq	r0, r7, #0
    ba04:	00000062 	andeq	r0, r0, r2, rrx
    ba08:	00006d17 	andeq	r6, r0, r7, lsl sp
    ba0c:	00001115 	andeq	r1, r0, r5, lsl r1
    ba10:	02770100 	rsbseq	r0, r7, #0
    ba14:	00000050 	andeq	r0, r0, r0, asr r0
    ba18:	00006d5c 	andeq	r6, r0, ip, asr sp
    ba1c:	0000001c 	andeq	r0, r0, ip, lsl r0
    ba20:	00000000 	andeq	r0, r0, r0
    ba24:	000b1500 	andeq	r1, fp, r0, lsl #10
    ba28:	3ad11600 	bcc	ff451230 <SCS_BASE+0x1f443230>
    ba2c:	79010000 	stmdbvc	r1, {}	; <UNPREDICTABLE>
    ba30:	0008a102 	andeq	sl, r8, r2, lsl #2
    ba34:	006da100 	rsbeq	sl, sp, r0, lsl #2
    ba38:	00001000 	andeq	r1, r0, r0
    ba3c:	00000000 	andeq	r0, r0, r0
    ba40:	2d160000 	ldccs	0, cr0, [r6, #-0]
    ba44:	0100003b 	tsteq	r0, fp, lsr r0
    ba48:	00500279 	subseq	r0, r0, r9, ror r2
    ba4c:	6db40000 	ldcvs	0, cr0, [r4]
    ba50:	00000000 	andeq	r0, r0, r0
    ba54:	000da81d 	andeq	sl, sp, sp, lsl r8
    ba58:	3ad11600 	bcc	ff451260 <SCS_BASE+0x1f443260>
    ba5c:	79010000 	stmdbvc	r1, {}	; <UNPREDICTABLE>
    ba60:	0008a102 	andeq	sl, r8, r2, lsl #2
    ba64:	006dea00 	rsbeq	lr, sp, r0, lsl #20
    ba68:	0dc01d00 	stcleq	13, cr1, [r0]
    ba6c:	2d160000 	ldccs	0, cr0, [r6, #-0]
    ba70:	0100003b 	tsteq	r0, fp, lsr r0
    ba74:	00500279 	subseq	r0, r0, r9, ror r2
    ba78:	6e080000 	cdpvs	0, 0, cr0, cr8, cr0, {0}
    ba7c:	00000000 	andeq	r0, r0, r0
    ba80:	df011400 	svcle	0x00011400
    ba84:	0100003b 	tsteq	r0, fp, lsr r0
    ba88:	00010283 	andeq	r0, r1, r3, lsl #5
    ba8c:	00000000 	andeq	r0, r0, r0
    ba90:	02000000 	andeq	r0, r0, #0
    ba94:	c101007d 	tstgt	r1, sp, ror r0
    ba98:	1500000b 	strne	r0, [r0, #-11]
    ba9c:	00003b7e 	andeq	r3, r0, lr, ror fp
    baa0:	62028301 	andvs	r8, r2, #67108864	; 0x4000000
    baa4:	26000000 	strcs	r0, [r0], -r0
    baa8:	1500006e 	strne	r0, [r0, #-110]	; 0x6e
    baac:	00003c0e 	andeq	r3, r0, lr, lsl #24
    bab0:	62028301 	andvs	r8, r2, #67108864	; 0x4000000
    bab4:	60000000 	andvs	r0, r0, r0
    bab8:	1500006e 	strne	r0, [r0, #-110]	; 0x6e
    babc:	00000011 	andeq	r0, r0, r1, lsl r0
    bac0:	50028301 	andpl	r8, r2, r1, lsl #6
    bac4:	9a000000 	bls	bacc <__Stack_Size+0xb6cc>
    bac8:	1000006e 	andne	r0, r0, lr, rrx
	...
    bad4:	003ad116 	eorseq	sp, sl, r6, lsl r1
    bad8:	02850100 	addeq	r0, r5, #0
    badc:	000008a1 	andeq	r0, r0, r1, lsr #17
    bae0:	00006edf 	ldrdeq	r6, [r0], -pc	; <UNPREDICTABLE>
    bae4:	00000010 	andeq	r0, r0, r0, lsl r0
    bae8:	00000000 	andeq	r0, r0, r0
    baec:	3b2d1600 	blcc	b512f4 <__Stack_Size+0xb50ef4>
    baf0:	85010000 	strhi	r0, [r1, #-0]
    baf4:	00005002 	andeq	r5, r0, r2
    baf8:	006ef200 	rsbeq	pc, lr, r0, lsl #4
    bafc:	00000000 	andeq	r0, r0, r0
    bb00:	3a7e0114 	bcc	1f8bf58 <__Stack_Size+0x1f8bb58>
    bb04:	8f010000 	svchi	0x00010000
    bb08:	00000102 	andeq	r0, r0, r2, lsl #2
    bb0c:	00000000 	andeq	r0, r0, r0
    bb10:	7d020000 	stcvc	0, cr0, [r2, #-0]
    bb14:	0c400100 	stfeqe	f0, [r0], {-0}
    bb18:	7e150000 	cdpvc	0, 1, cr0, cr5, cr0, {0}
    bb1c:	0100003b 	tsteq	r0, fp, lsr r0
    bb20:	0062028f 	rsbeq	r0, r2, pc, lsl #5
    bb24:	6f280000 	svcvs	0x00280000
    bb28:	0e150000 	cdpeq	0, 1, cr0, cr5, cr0, {0}
    bb2c:	0100003c 	tsteq	r0, ip, lsr r0
    bb30:	0062028f 	rsbeq	r0, r2, pc, lsl #5
    bb34:	6f620000 	svcvs	0x00620000
    bb38:	11150000 	tstne	r5, r0
    bb3c:	01000000 	mrseq	r0, (UNDEF: 0)
    bb40:	0050028f 	subseq	r0, r0, pc, lsl #5
    bb44:	6f9c0000 	svcvs	0x009c0000
    bb48:	00100000 	andseq	r0, r0, r0
    bb4c:	00000000 	andeq	r0, r0, r0
    bb50:	16000000 	strne	r0, [r0], -r0
    bb54:	00003ad1 	ldrdeq	r3, [r0], -r1
    bb58:	a1029101 	tstge	r2, r1, lsl #2
    bb5c:	e1000008 	tst	r0, r8
    bb60:	1000006f 	andne	r0, r0, pc, rrx
	...
    bb6c:	003b2d16 	eorseq	r2, fp, r6, lsl sp
    bb70:	02910100 	addseq	r0, r1, #0
    bb74:	00000050 	andeq	r0, r0, r0, asr r0
    bb78:	00006ff4 	strdeq	r6, [r0], -r4
    bb7c:	17000000 	strne	r0, [r0, -r0]
    bb80:	003bcd01 	eorseq	ip, fp, r1, lsl #26
    bb84:	029b0100 	addseq	r0, fp, #0
    bb88:	00005001 	andeq	r5, r0, r1
	...
    bb94:	007d0200 	rsbseq	r0, sp, r0, lsl #4
    bb98:	000c6f01 	andeq	r6, ip, r1, lsl #30
    bb9c:	3b7e1500 	blcc	1f90fa4 <__Stack_Size+0x1f90ba4>
    bba0:	9b010000 	blls	4bba8 <__Stack_Size+0x4b7a8>
    bba4:	00006202 	andeq	r6, r0, r2, lsl #4
    bba8:	00702a00 	rsbseq	r2, r0, r0, lsl #20
    bbac:	01170000 	tsteq	r7, r0
    bbb0:	00003c13 	andeq	r3, r0, r3, lsl ip
    bbb4:	0102a701 	tsteq	r2, r1, lsl #14
    bbb8:	00000050 	andeq	r0, r0, r0, asr r0
	...
    bbc4:	01007d02 	tsteq	r0, r2, lsl #26
    bbc8:	00000c9e 	muleq	r0, lr, ip
    bbcc:	003b7e15 	eorseq	r7, fp, r5, lsl lr
    bbd0:	02a70100 	adceq	r0, r7, #0
    bbd4:	00000062 	andeq	r0, r0, r2, rrx
    bbd8:	0000704b 	andeq	r7, r0, fp, asr #32
    bbdc:	1e011700 	cdpne	7, 0, cr1, cr1, cr0, {0}
    bbe0:	0100003b 	tsteq	r0, fp, lsr r0
    bbe4:	990102b3 	stmdbls	r1, {r0, r1, r4, r5, r7, r9}
	...
    bbf0:	02000000 	andeq	r0, r0, #0
    bbf4:	cd01007d 	stcgt	0, cr0, [r1, #-500]	; 0xfffffe0c
    bbf8:	1500000c 	strne	r0, [r0, #-12]
    bbfc:	00003b7e 	andeq	r3, r0, lr, ror fp
    bc00:	6202b301 	andvs	fp, r2, #67108864	; 0x4000000
    bc04:	6c000000 	stcvs	0, cr0, [r0], {-0}
    bc08:	00000070 	andeq	r0, r0, r0, ror r0
    bc0c:	3cf90114 	ldfcce	f0, [r9], #80	; 0x50
    bc10:	c4010000 	strgt	r0, [r1], #-0
    bc14:	00000102 	andeq	r0, r0, r2, lsl #2
    bc18:	00000000 	andeq	r0, r0, r0
    bc1c:	7d020000 	stcvc	0, cr0, [r2, #-0]
    bc20:	0d080100 	stfeqs	f0, [r8, #-0]
    bc24:	7e150000 	cdpvc	0, 1, cr0, cr5, cr0, {0}
    bc28:	0100003b 	tsteq	r0, fp, lsr r0
    bc2c:	006202c4 	rsbeq	r0, r2, r4, asr #5
    bc30:	708d0000 	addvc	r0, sp, r0
    bc34:	0e150000 	cdpeq	0, 1, cr0, cr5, cr0, {0}
    bc38:	0100003c 	tsteq	r0, ip, lsr r0
    bc3c:	006202c4 	rsbeq	r0, r2, r4, asr #5
    bc40:	70c70000 	sbcvc	r0, r7, r0
    bc44:	17000000 	strne	r0, [r0, -r0]
    bc48:	003c3201 	eorseq	r3, ip, r1, lsl #4
    bc4c:	02d70100 	sbcseq	r0, r7, #0
    bc50:	00005001 	andeq	r5, r0, r1
	...
    bc5c:	007d0200 	rsbseq	r0, sp, r0, lsl #4
    bc60:	000d5301 	andeq	r5, sp, r1, lsl #6
    bc64:	68621e00 	stmdavs	r2!, {r9, sl, fp, ip}^
    bc68:	02d70100 	sbcseq	r0, r7, #0
    bc6c:	00000062 	andeq	r0, r0, r2, rrx
    bc70:	00007101 	andeq	r7, r0, r1, lsl #2
    bc74:	006c621f 	rsbeq	r6, ip, pc, lsl r2
    bc78:	6202d701 	andvs	sp, r2, #262144	; 0x40000
    bc7c:	01000000 	mrseq	r0, (UNDEF: 0)
    bc80:	3cea1651 	stclcc	6, cr1, [sl], #324	; 0x144
    bc84:	d9010000 	stmdble	r1, {}	; <UNPREDICTABLE>
    bc88:	00005002 	andeq	r5, r0, r2
    bc8c:	00712200 	rsbseq	r2, r1, r0, lsl #4
    bc90:	01200000 	teqeq	r0, r0
    bc94:	0000379f 	muleq	r0, pc, r7	; <UNPREDICTABLE>
    bc98:	0102e401 	tsteq	r2, r1, lsl #8
    bc9c:	00000050 	andeq	r0, r0, r0, asr r0
    bca0:	080024b4 	stmdaeq	r0, {r2, r4, r5, r7, sl, sp}
    bca4:	080024be 	stmdaeq	r0, {r1, r2, r3, r4, r5, r7, sl, sp}
    bca8:	01007d02 	tsteq	r0, r2, lsl #26
    bcac:	003b5115 	eorseq	r5, fp, r5, lsl r1
    bcb0:	02e40100 	rsceq	r0, r4, #0
    bcb4:	00000050 	andeq	r0, r0, r0, asr r0
    bcb8:	0000715b 	andeq	r7, r0, fp, asr r1
    bcbc:	003a0f16 	eorseq	r0, sl, r6, lsl pc
    bcc0:	02e60100 	rsceq	r0, r6, #0
    bcc4:	00000062 	andeq	r0, r0, r2, rrx
    bcc8:	0000717c 	andeq	r7, r0, ip, ror r1
    bccc:	003cea16 	eorseq	lr, ip, r6, lsl sl
    bcd0:	02e70100 	rsceq	r0, r7, #0
    bcd4:	00000050 	andeq	r0, r0, r0, asr r0
    bcd8:	0000718f 	andeq	r7, r0, pc, lsl #3
    bcdc:	01790000 	cmneq	r9, r0
    bce0:	00020000 	andeq	r0, r2, r0
    bce4:	000027c1 	andeq	r2, r0, r1, asr #15
    bce8:	06d00104 	ldrbeq	r0, [r0], r4, lsl #2
    bcec:	34010000 	strcc	r0, [r1], #-0
    bcf0:	f100003d 			; <UNDEFINED> instruction: 0xf100003d
    bcf4:	b8000001 	stmdalt	r0, {r0}
    bcf8:	0000000f 	andeq	r0, r0, pc
    bcfc:	00000000 	andeq	r0, r0, r0
    bd00:	97000000 	strls	r0, [r0, -r0]
    bd04:	02000036 	andeq	r0, r0, #54	; 0x36
    bd08:	08120504 	ldmdaeq	r2, {r2, r8, sl}
    bd0c:	02020000 	andeq	r0, r2, #0
    bd10:	0007e405 	andeq	lr, r7, r5, lsl #8
    bd14:	06010200 	streq	r0, [r1], -r0, lsl #4
    bd18:	000009c3 	andeq	r0, r0, r3, asr #19
    bd1c:	32337503 	eorscc	r7, r3, #12582912	; 0xc00000
    bd20:	49270200 	stmdbmi	r7!, {r9}
    bd24:	02000000 	andeq	r0, r0, #0
    bd28:	091f0704 	ldmdbeq	pc, {r2, r8, r9, sl}	; <UNPREDICTABLE>
    bd2c:	75030000 	strvc	r0, [r3, #-0]
    bd30:	02003631 	andeq	r3, r0, #51380224	; 0x3100000
    bd34:	00005b28 	andeq	r5, r0, r8, lsr #22
    bd38:	07020200 	streq	r0, [r2, -r0, lsl #4]
    bd3c:	00000bbc 			; <UNDEFINED> instruction: 0x00000bbc
    bd40:	00387503 	eorseq	r7, r8, r3, lsl #10
    bd44:	006c2902 	rsbeq	r2, ip, r2, lsl #18
    bd48:	01020000 	mrseq	r0, (UNDEF: 2)
    bd4c:	0009c108 	andeq	ip, r9, r8, lsl #2
    bd50:	07040200 	streq	r0, [r4, -r0, lsl #4]
    bd54:	00000916 	andeq	r0, r0, r6, lsl r9
    bd58:	00620404 	rsbeq	r0, r2, r4, lsl #8
    bd5c:	01050000 	mrseq	r0, (UNDEF: 5)
    bd60:	00001510 	andeq	r1, r0, r0, lsl r5
    bd64:	3e012301 	cdpcc	3, 0, cr2, cr1, cr1, {0}
    bd68:	c0000000 	andgt	r0, r0, r0
    bd6c:	e0080024 	and	r0, r8, r4, lsr #32
    bd70:	02080024 	andeq	r0, r8, #36	; 0x24
    bd74:	0601007d 			; <UNDEFINED> instruction: 0x0601007d
    bd78:	00133b01 	andseq	r3, r3, r1, lsl #22
    bd7c:	015f0100 	cmpeq	pc, r0, lsl #2
    bd80:	0000003e 	andeq	r0, r0, lr, lsr r0
    bd84:	080024e0 	stmdaeq	r0, {r5, r6, r7, sl, sp}
    bd88:	08002504 	stmdaeq	r0, {r2, r8, sl, sp}
    bd8c:	000071ae 	andeq	r7, r0, lr, lsr #3
    bd90:	00012301 	andeq	r2, r1, r1, lsl #6
    bd94:	3d120700 	ldccc	7, cr0, [r2, #-0]
    bd98:	5f010000 	svcpl	0x00010000
    bd9c:	00000062 	andeq	r0, r0, r2, rrx
    bda0:	000071ce 	andeq	r7, r0, lr, asr #3
    bda4:	003d2507 	eorseq	r2, sp, r7, lsl #10
    bda8:	7a5f0100 	bvc	17cc1b0 <__Stack_Size+0x17cbdb0>
    bdac:	ef000000 	svc	0x00000000
    bdb0:	08000071 	stmdaeq	r0, {r0, r4, r5, r6}
    bdb4:	00003d1a 	andeq	r3, r0, sl, lsl sp
    bdb8:	003e6101 	eorseq	r6, lr, r1, lsl #2
    bdbc:	720d0000 	andvc	r0, sp, #0
    bdc0:	ee090000 	cdp	0, 0, cr0, cr9, cr0, {0}
    bdc4:	30080024 	andcc	r0, r8, r4, lsr #32
    bdc8:	f8000001 			; <UNDEFINED> instruction: 0xf8000001
    bdcc:	0a000000 	beq	bdd4 <__Stack_Size+0xb9d4>
    bdd0:	75025001 	strvc	r5, [r2, #-1]
    bdd4:	f6090000 			; <UNDEFINED> instruction: 0xf6090000
    bdd8:	49080024 	stmdbmi	r8, {r2, r5}
    bddc:	0c000001 	stceq	0, cr0, [r0], {1}
    bde0:	0a000001 	beq	bdec <__Stack_Size+0xb9ec>
    bde4:	75025001 	strvc	r5, [r2, #-1]
    bde8:	000b0000 	andeq	r0, fp, r0
    bdec:	62080025 	andvs	r0, r8, #37	; 0x25
    bdf0:	0a000001 	beq	bdfc <__Stack_Size+0xb9fc>
    bdf4:	74025201 	strvc	r5, [r2], #-513	; 0x201
    bdf8:	50010a00 	andpl	r0, r1, r0, lsl #20
    bdfc:	00007602 	andeq	r7, r0, r2, lsl #12
    be00:	1a710c00 	bne	1c4ee08 <__Stack_Size+0x1c4ea08>
    be04:	2d040000 	stccs	0, cr0, [r4, #-0]
    be08:	00000050 	andeq	r0, r0, r0, asr r0
    be0c:	010d0101 	tsteq	sp, r1, lsl #2
    be10:	00003c56 	andeq	r3, r0, r6, asr ip
    be14:	01028b03 	tsteq	r2, r3, lsl #22
    be18:	00000050 	andeq	r0, r0, r0, asr r0
    be1c:	00014901 	andeq	r4, r1, r1, lsl #18
    be20:	00620e00 	rsbeq	r0, r2, r0, lsl #28
    be24:	0d000000 	stceq	0, cr0, [r0, #-0]
    be28:	00360e01 	eorseq	r0, r6, r1, lsl #28
    be2c:	02860300 	addeq	r0, r6, #0
    be30:	00005001 	andeq	r5, r0, r1
    be34:	01620100 	cmneq	r2, r0, lsl #2
    be38:	620e0000 	andvs	r0, lr, #0
    be3c:	00000000 	andeq	r0, r0, r0
    be40:	38da010f 	ldmcc	sl, {r0, r1, r2, r3, r8}^
    be44:	1a050000 	bne	14be4c <__Stack_Size+0x14ba4c>
    be48:	7a0e0101 	bvc	38c254 <__Stack_Size+0x38be54>
    be4c:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
    be50:	00000050 	andeq	r0, r0, r0, asr r0
    be54:	0000500e 	andeq	r5, r0, lr
    be58:	bc000000 	stclt	0, cr0, [r0], {-0}
    be5c:	02000001 	andeq	r0, r0, #1
    be60:	0028ae00 	eoreq	sl, r8, r0, lsl #28
    be64:	d0010400 	andle	r0, r1, r0, lsl #8
    be68:	01000006 	tsteq	r0, r6
    be6c:	00003d5c 	andeq	r3, r0, ip, asr sp
    be70:	000001f1 	strdeq	r0, [r0], -r1
    be74:	00000fe8 	andeq	r0, r0, r8, ror #31
	...
    be80:	00003758 	andeq	r3, r0, r8, asr r7
    be84:	12050402 	andne	r0, r5, #33554432	; 0x2000000
    be88:	02000008 	andeq	r0, r0, #8
    be8c:	07e40502 	strbeq	r0, [r4, r2, lsl #10]!
    be90:	01020000 	mrseq	r0, (UNDEF: 2)
    be94:	0009c306 	andeq	ip, r9, r6, lsl #6
    be98:	33750300 	cmncc	r5, #0
    be9c:	27020032 	smladxcs	r2, r2, r0, r0
    bea0:	00000049 	andeq	r0, r0, r9, asr #32
    bea4:	1f070402 	svcne	0x00070402
    bea8:	03000009 	movweq	r0, #9
    beac:	00363175 	eorseq	r3, r6, r5, ror r1
    beb0:	005b2802 	subseq	r2, fp, r2, lsl #16
    beb4:	02020000 	andeq	r0, r2, #0
    beb8:	000bbc07 	andeq	fp, fp, r7, lsl #24
    bebc:	38750300 	ldmdacc	r5!, {r8, r9}^
    bec0:	6c290200 	sfmvs	f0, 4, [r9], #-0
    bec4:	02000000 	andeq	r0, r0, #0
    bec8:	09c10801 	stmibeq	r1, {r0, fp}^
    becc:	04020000 	streq	r0, [r2], #-0
    bed0:	00091607 	andeq	r1, r9, r7, lsl #12
    bed4:	05010400 	streq	r0, [r1, #-1024]	; 0x400
    bed8:	00007a04 	andeq	r7, r0, r4, lsl #20
    bedc:	6d010600 	stcvs	6, cr0, [r1, #-0]
    bee0:	01000014 	tsteq	r0, r4, lsl r0
    bee4:	2504012a 	strcs	r0, [r4, #-298]	; 0x12a
    bee8:	26900800 	ldrcs	r0, [r0], r0, lsl #16
    beec:	72430800 	subvc	r0, r3, #0
    bef0:	fd010000 	stc2	0, cr0, [r1, #-0]
    bef4:	07000000 	streq	r0, [r0, -r0]
    bef8:	00003d55 	andeq	r3, r0, r5, asr sp
    befc:	00fd2c01 	rscseq	r2, sp, r1, lsl #24
    bf00:	72630000 	rsbvc	r0, r3, #0
    bf04:	d0080000 	andle	r0, r8, r0
    bf08:	c400000f 	strgt	r0, [r0], #-15
    bf0c:	07000000 	streq	r0, [r0, -r0]
    bf10:	00003854 	andeq	r3, r0, r4, asr r8
    bf14:	003e4001 	eorseq	r4, lr, r1
    bf18:	72ba0000 	adcsvc	r0, sl, #0
    bf1c:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
    bf20:	080025b6 	stmdaeq	r0, {r1, r2, r4, r5, r7, r8, sl, sp}
    bf24:	08002606 	stmdaeq	r0, {r1, r2, r9, sl, sp}
    bf28:	000000e1 	andeq	r0, r0, r1, ror #1
    bf2c:	00385407 	eorseq	r5, r8, r7, lsl #8
    bf30:	3e6d0100 	powcce	f0, f5, f0
    bf34:	ee000000 	cdp	0, 0, cr0, cr0, cr0, {0}
    bf38:	00000072 	andeq	r0, r0, r2, ror r0
    bf3c:	0025780a 	eoreq	r7, r5, sl, lsl #16
    bf40:	00019508 	andeq	r9, r1, r8, lsl #10
    bf44:	259c0a00 	ldrcs	r0, [ip, #2560]	; 0xa00
    bf48:	01a30800 			; <UNDEFINED> instruction: 0x01a30800
    bf4c:	b60a0000 	strlt	r0, [sl], -r0
    bf50:	b1080025 	tstlt	r8, r5, lsr #32
    bf54:	00000001 	andeq	r0, r0, r1
    bf58:	0000500b 	andeq	r5, r0, fp
    bf5c:	4e010600 	cfmadd32mi	mvax0, mvfx0, mvfx1, mvfx0
    bf60:	0100003d 	tsteq	r0, sp, lsr r0
    bf64:	00000198 	muleq	r0, r8, r1
    bf68:	00000000 	andeq	r0, r0, r0
    bf6c:	73010000 	movwvc	r0, #4096	; 0x1000
    bf70:	2c010000 	stccs	0, cr0, [r1], {-0}
    bf74:	07000001 	streq	r0, [r0, -r1]
    bf78:	00003d55 	andeq	r3, r0, r5, asr sp
    bf7c:	003e9a01 	eorseq	r9, lr, r1, lsl #20
    bf80:	73210000 	teqvc	r1, #0
    bf84:	0c000000 	stceq	0, cr0, [r0], {-0}
    bf88:	000013e3 	andeq	r1, r0, r3, ror #7
    bf8c:	fd025b03 	stc2	11, cr5, [r2, #-12]
    bf90:	01000000 	mrseq	r0, (UNDEF: 0)
    bf94:	391a0d01 	ldmdbcc	sl, {r0, r8, sl, fp}
    bf98:	18010000 	stmdane	r1, {}	; <UNPREDICTABLE>
    bf9c:	000000fd 	strdeq	r0, [r0], -sp
    bfa0:	1c030501 	cfstr32ne	mvfx0, [r3], {1}
    bfa4:	0d200007 	stceq	0, cr0, [r0, #-28]!	; 0xffffffe4
    bfa8:	00003976 	andeq	r3, r0, r6, ror r9
    bfac:	00fd1901 	rscseq	r1, sp, r1, lsl #18
    bfb0:	05010000 	streq	r0, [r1, #-0]
    bfb4:	00071e03 	andeq	r1, r7, r3, lsl #28
    bfb8:	35820e20 	strcc	r0, [r2, #3616]	; 0xe20
    bfbc:	1d040000 	stcne	0, cr0, [r4, #-0]
    bfc0:	00000062 	andeq	r0, r0, r2, rrx
    bfc4:	7c0f0101 	stfvcs	f0, [pc], {1}
    bfc8:	7b000000 	blvc	bfd0 <__Stack_Size+0xbbd0>
    bfcc:	10000001 	andne	r0, r0, r1
    bfd0:	00000073 	andeq	r0, r0, r3, ror r0
    bfd4:	1c0e0006 	stcne	0, cr0, [lr], {6}
    bfd8:	01000014 	tsteq	r0, r4, lsl r0
    bfdc:	00016b1c 	andeq	r6, r1, ip, lsl fp
    bfe0:	0e010100 	adfeqs	f0, f1, f0
    bfe4:	000013b5 			; <UNDEFINED> instruction: 0x000013b5
    bfe8:	016b1d01 	cmneq	fp, r1, lsl #26
    bfec:	01010000 	mrseq	r0, (UNDEF: 1)
    bff0:	364f0111 			; <UNDEFINED> instruction: 0x364f0111
    bff4:	de050000 	cdple	0, 0, cr0, cr5, cr0, {0}
    bff8:	00006201 	andeq	r6, r0, r1, lsl #4
    bffc:	01110100 	tsteq	r1, r0, lsl #2
    c000:	0000385d 	andeq	r3, r0, sp, asr r8
    c004:	6201db05 	andvs	sp, r1, #5120	; 0x1400
    c008:	01000000 	mrseq	r0, (UNDEF: 0)
    c00c:	35f30111 	ldrbcc	r0, [r3, #273]!	; 0x111
    c010:	dd050000 	stcle	0, cr0, [r5, #-0]
    c014:	00006201 	andeq	r6, r0, r1, lsl #4
    c018:	Address 0x000000000000c018 is out of bounds.


Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
* Input          : None.
* Output         : None.
* Return         : None.
*******************************************************************************/
void CTR_HP(void)
{
       0:	25011101 	strcs	r1, [r1, #-257]	; 0x101
  u32 wEPVal = 0;

  while (((wIstr = _GetISTR()) & ISTR_CTR) != 0)
       4:	030b130e 	movweq	r1, #45838	; 0xb30e
       8:	550e1b0e 	strpl	r1, [lr, #-2830]	; 0xb0e
       c:	52011106 	andpl	r1, r1, #-2147483647	; 0x80000001
  {
    _SetISTR((u16)CLR_CTR); /* clear CTR flag */
      10:	00061001 	andeq	r1, r6, r1
      14:	00240200 	eoreq	r0, r4, r0, lsl #4
    /* extract highest priority endpoint number */
    EPindex = (u8)(wIstr & ISTR_EP_ID);
      18:	0b3e0b0b 	bleq	f82c4c <__Stack_Size+0xf8284c>
      1c:	00000e03 	andeq	r0, r0, r3, lsl #28
    /* process related endpoint register */
    wEPVal = _GetENDPOINT(EPindex);
      20:	03001603 	movweq	r1, #1539	; 0x603

  while (((wIstr = _GetISTR()) & ISTR_CTR) != 0)
  {
    _SetISTR((u16)CLR_CTR); /* clear CTR flag */
    /* extract highest priority endpoint number */
    EPindex = (u8)(wIstr & ISTR_EP_ID);
      24:	3b0b3a08 	blcc	2ce84c <__Stack_Size+0x2ce44c>
    /* process related endpoint register */
    wEPVal = _GetENDPOINT(EPindex);
      28:	0013490b 	andseq	r4, r3, fp, lsl #18
    if ((wEPVal & EP_CTR_RX) != 0)
      2c:	00160400 	andseq	r0, r6, r0, lsl #8
    {
      /* clear int flag */
      _ClearEP_CTR_RX(EPindex);
      30:	0b3a0e03 	bleq	e83844 <__Stack_Size+0xe83444>
      34:	13490b3b 	movtne	r0, #39739	; 0x9b3b
      38:	35050000 	strcc	r0, [r5, #-0]

      /* call OUT service function */
      (*pEpInt_OUT[EPindex-1])();
      3c:	00134900 	andseq	r4, r3, r0, lsl #18

    } /* if((wEPVal & EP_CTR_RX) */
    else if ((wEPVal & EP_CTR_TX) != 0)
      40:	01040600 	tsteq	r4, r0, lsl #12
    {
      /* clear int flag */
      _ClearEP_CTR_TX(EPindex);
      44:	0b3a0b0b 	bleq	e82c78 <__Stack_Size+0xe82878>
      48:	13010b3b 	movwne	r0, #6971	; 0x1b3b
      4c:	28070000 	stmdacs	r7, {}	; <UNPREDICTABLE>

      /* call IN service function */
      (*pEpInt_IN[EPindex-1])();
      50:	1c0e0300 	stcne	3, cr0, [lr], {-0}
      54:	0800000d 	stmdaeq	r0, {r0, r2, r3}
      58:	08030028 	stmdaeq	r3, {r3, r5}
      5c:	00000d1c 	andeq	r0, r0, ip, lsl sp
      60:	0b011309 	bleq	44c8c <__Stack_Size+0x4488c>
      64:	3b0b3a0b 	blcc	2ce898 <__Stack_Size+0x2ce498>
      68:	00130105 	andseq	r0, r3, r5, lsl #2
      6c:	000d0a00 	andeq	r0, sp, r0, lsl #20
      70:	0b3a0803 	bleq	e82084 <__Stack_Size+0xe81c84>
      74:	1349053b 	movtne	r0, #38203	; 0x953b
      78:	00000a38 	andeq	r0, r0, r8, lsr sl
      7c:	03000d0b 	movweq	r0, #3339	; 0xd0b
      80:	3b0b3a0e 	blcc	2ce8c0 <__Stack_Size+0x2ce4c0>
      84:	38134905 	ldmdacc	r3, {r0, r2, r8, fp, lr}
      88:	0c00000a 	stceq	0, cr0, [r0], {10}
      8c:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
      90:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
      94:	00001349 	andeq	r1, r0, r9, asr #6
      98:	0b01130d 	bleq	44cd4 <__Stack_Size+0x448d4>
      9c:	3b0b3a0b 	blcc	2ce8d0 <__Stack_Size+0x2ce4d0>
      a0:	0013010b 	andseq	r0, r3, fp, lsl #2
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM6, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM6, DISABLE);
      break;
      
    case TIM7_BASE:
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, ENABLE);
      a4:	000d0e00 	andeq	r0, sp, r0, lsl #28
      a8:	0b3a0e03 	bleq	e838bc <__Stack_Size+0xe834bc>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, DISABLE);
      ac:	13490b3b 	movtne	r0, #39739	; 0x9b3b
      break; 
      
    default:
      break;
  }
}
      b0:	00000a38 	andeq	r0, r0, r8, lsr sl
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, DISABLE);
      break;
      
    case TIM8_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, ENABLE);
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, DISABLE);  
      b4:	2700150f 	strcs	r1, [r0, -pc, lsl #10]
      b8:	1000000c 	andne	r0, r0, ip
      bc:	0b0b000f 	bleq	2c0100 <__Stack_Size+0x2bfd00>
      c0:	00001349 	andeq	r1, r0, r9, asr #6
      c4:	03010411 	movweq	r0, #5137	; 0x1411
      c8:	3a0b0b0e 	bcc	2c2d08 <__Stack_Size+0x2c2908>
      cc:	010b3b0b 	tsteq	fp, fp, lsl #22
      d0:	12000013 	andne	r0, r0, #19
      d4:	0c3f012e 	ldfeqs	f0, [pc], #-184	; 24 <_Minimum_Stack_Size-0xdc>
      d8:	0b3a0e03 	bleq	e838ec <__Stack_Size+0xe834ec>
      dc:	0c27053b 	cfstr32eq	mvfx0, [r7], #-236	; 0xffffff14
      e0:	0b201349 	bleq	804e0c <__Stack_Size+0x804a0c>
      e4:	00001301 	andeq	r1, r0, r1, lsl #6
      e8:	03000513 	movweq	r0, #1299	; 0x513
      ec:	3b0b3a0e 	blcc	2ce92c <__Stack_Size+0x2ce52c>
      f0:	00134905 	andseq	r4, r3, r5, lsl #18
      f4:	00241400 	eoreq	r1, r4, r0, lsl #8
      f8:	0b3e0b0b 	bleq	f82d2c <__Stack_Size+0xf8292c>
      fc:	00000803 	andeq	r0, r0, r3, lsl #16
     100:	3f002e15 	svccc	0x00002e15
     104:	3a0e030c 	bcc	380d3c <__Stack_Size+0x38093c>
     108:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     10c:	000b200c 	andeq	r2, fp, ip
     110:	002e1600 	eoreq	r1, lr, r0, lsl #12
     114:	01111331 	tsteq	r1, r1, lsr r3
     118:	0a400112 	beq	1000568 <__Stack_Size+0x1000168>
     11c:	000c4297 	muleq	ip, r7, r2
     120:	002e1700 	eoreq	r1, lr, r0, lsl #14
     124:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
     128:	0b3b0b3a 	bleq	ec2e18 <__Stack_Size+0xec2a18>
     12c:	13490c27 	movtne	r0, #39975	; 0x9c27
     130:	01120111 	tsteq	r2, r1, lsl r1
     134:	42970a40 	addsmi	r0, r7, #262144	; 0x40000
     138:	1800000c 	stmdane	r0, {r2, r3}
     13c:	0c3f002e 	ldceq	0, cr0, [pc], #-184	; 8c <_Minimum_Stack_Size-0x74>
     140:	0b3a0e03 	bleq	e83954 <__Stack_Size+0xe83554>
     144:	0c27053b 	cfstr32eq	mvfx0, [r7], #-236	; 0xffffff14
     148:	01120111 	tsteq	r2, r1, lsl r1
     14c:	42970a40 	addsmi	r0, r7, #262144	; 0x40000
     150:	1900000c 	stmdbne	r0, {r2, r3}
     154:	0c3f012e 	ldfeqs	f0, [pc], #-184	; a4 <_Minimum_Stack_Size-0x5c>
     158:	0b3a0e03 	bleq	e8396c <__Stack_Size+0xe8356c>
     15c:	0c27053b 	cfstr32eq	mvfx0, [r7], #-236	; 0xffffff14
     160:	01120111 	tsteq	r2, r1, lsl r1
     164:	42970640 	addsmi	r0, r7, #67108864	; 0x4000000
     168:	0013010c 	andseq	r0, r3, ip, lsl #2
     16c:	00341a00 	eorseq	r1, r4, r0, lsl #20
     170:	0b3a0e03 	bleq	e83984 <__Stack_Size+0xe83584>
     174:	1349053b 	movtne	r0, #38203	; 0x953b
     178:	00000a02 	andeq	r0, r0, r2, lsl #20
     17c:	0182891b 	orreq	r8, r2, fp, lsl r9
     180:	31011101 	tstcc	r1, r1, lsl #2
     184:	00130113 	andseq	r0, r3, r3, lsl r1
     188:	828a1c00 	addhi	r1, sl, #0
     18c:	0a020001 	beq	80198 <__Stack_Size+0x7fd98>
     190:	000a4291 	muleq	sl, r1, r2
     194:	82891d00 	addhi	r1, r9, #0
     198:	01110101 	tsteq	r1, r1, lsl #2
     19c:	00001331 	andeq	r1, r0, r1, lsr r3
     1a0:	31012e1e 	tstcc	r1, lr, lsl lr
     1a4:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
     1a8:	970a4001 	strls	r4, [sl, -r1]
     1ac:	13010c42 	movwne	r0, #7234	; 0x1c42
     1b0:	051f0000 	ldreq	r0, [pc, #-0]	; 1b8 <_Minimum_Stack_Size+0xb8>
     1b4:	02133100 	andseq	r3, r3, #0
     1b8:	20000006 	andcs	r0, r0, r6
     1bc:	1331011d 	teqne	r1, #1073741831	; 0x40000007
     1c0:	01120111 	tsteq	r2, r1, lsl r1
     1c4:	05590b58 	ldrbeq	r0, [r9, #-2904]	; 0xb58
     1c8:	0b210000 	bleq	8401d0 <__Stack_Size+0x83fdd0>
     1cc:	12011101 	andne	r1, r1, #1073741824	; 0x40000000
     1d0:	22000001 	andcs	r0, r0, #1
     1d4:	13310005 	teqne	r1, #5
     1d8:	05230000 	streq	r0, [r3, #-0]!
     1dc:	3a080300 	bcc	200de4 <__Stack_Size+0x2009e4>
     1e0:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     1e4:	00060213 	andeq	r0, r6, r3, lsl r2
     1e8:	00052400 	andeq	r2, r5, r0, lsl #8
     1ec:	0b3a0e03 	bleq	e83a00 <__Stack_Size+0xe83600>
     1f0:	1349053b 	movtne	r0, #38203	; 0x953b
     1f4:	00000602 	andeq	r0, r0, r2, lsl #12
     1f8:	03003425 	movweq	r3, #1061	; 0x425
     1fc:	3b0b3a0e 	blcc	2cea3c <__Stack_Size+0x2ce63c>
     200:	02134905 	andseq	r4, r3, #81920	; 0x14000
     204:	26000006 	strcs	r0, [r0], -r6
     208:	01018289 	smlabbeq	r1, r9, r2, r8
     20c:	42950111 	addsmi	r0, r5, #1073741828	; 0x40000004
     210:	0013310c 	andseq	r3, r3, ip, lsl #2
     214:	00342700 	eorseq	r2, r4, r0, lsl #14
     218:	0b3a0803 	bleq	e8222c <__Stack_Size+0xe81e2c>
     21c:	1349053b 	movtne	r0, #38203	; 0x953b
     220:	00000602 	andeq	r0, r0, r2, lsl #12
     224:	01828928 	orreq	r8, r2, r8, lsr #18
     228:	31011100 	mrscc	r1, (UNDEF: 17)
     22c:	29000013 	stmdbcs	r0, {r0, r1, r4}
     230:	0c3f002e 	ldceq	0, cr0, [pc], #-184	; 180 <_Minimum_Stack_Size+0x80>
     234:	0b3a0e03 	bleq	e83a48 <__Stack_Size+0xe83648>
     238:	0c27053b 	cfstr32eq	mvfx0, [r7], #-236	; 0xffffff14
     23c:	01111349 	tsteq	r1, r9, asr #6
     240:	0a400112 	beq	1000690 <__Stack_Size+0x1000290>
     244:	000c4297 	muleq	ip, r7, r2
     248:	012e2a00 	teqeq	lr, r0, lsl #20
     24c:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
     250:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
     254:	13490c27 	movtne	r0, #39975	; 0x9c27
     258:	01120111 	tsteq	r2, r1, lsl r1
     25c:	42970640 	addsmi	r0, r7, #67108864	; 0x4000000
     260:	0013010c 	andseq	r0, r3, ip, lsl #2
     264:	00052b00 	andeq	r2, r5, r0, lsl #22
     268:	0b3a0803 	bleq	e8227c <__Stack_Size+0xe81e7c>
     26c:	1349053b 	movtne	r0, #38203	; 0x953b
     270:	00000a02 	andeq	r0, r0, r2, lsl #20
     274:	0300052c 	movweq	r0, #1324	; 0x52c
     278:	3b0b3a0e 	blcc	2ceab8 <__Stack_Size+0x2ce6b8>
     27c:	02134905 	andseq	r4, r3, #81920	; 0x14000
     280:	2d00000a 	stccs	0, cr0, [r0, #-40]	; 0xffffffd8
     284:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
     288:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
     28c:	0b1c1349 	bleq	704fb8 <__Stack_Size+0x704bb8>
     290:	0b2e0000 	bleq	b80298 <__Stack_Size+0xb7fe98>
     294:	12011101 	andne	r1, r1, #1073741824	; 0x40000000
     298:	00130101 	andseq	r0, r3, r1, lsl #2
     29c:	001d2f00 	andseq	r2, sp, r0, lsl #30
     2a0:	01111331 	tsteq	r1, r1, lsr r3
     2a4:	0b580112 	bleq	16006f4 <__Stack_Size+0x16002f4>
     2a8:	00000559 	andeq	r0, r0, r9, asr r5
     2ac:	01828930 	orreq	r8, r2, r0, lsr r9
     2b0:	93011100 	movwls	r1, #4352	; 0x1100
     2b4:	00000a42 	andeq	r0, r0, r2, asr #20
     2b8:	31011d31 	tstcc	r1, r1, lsr sp
     2bc:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
     2c0:	590b5801 	stmdbpl	fp, {r0, fp, ip, lr}
     2c4:	00130105 	andseq	r0, r3, r5, lsl #2
     2c8:	01013200 	mrseq	r3, R9_usr
     2cc:	13011349 	movwne	r1, #4937	; 0x1349
     2d0:	21330000 	teqcs	r3, r0
     2d4:	2f134900 	svccs	0x00134900
     2d8:	3400000b 	strcc	r0, [r0], #-11
     2dc:	01018289 	smlabbeq	r1, r9, r2, r8
     2e0:	42950111 	addsmi	r0, r5, #1073741828	; 0x40000004
     2e4:	0113310c 	tsteq	r3, ip, lsl #2
     2e8:	35000013 	strcc	r0, [r0, #-19]
     2ec:	0c3f012e 	ldfeqs	f0, [pc], #-184	; 23c <_Minimum_Stack_Size+0x13c>
     2f0:	0b3a0e03 	bleq	e83b04 <__Stack_Size+0xe83704>
     2f4:	0c270b3b 	stceq	11, cr0, [r7], #-236	; 0xffffff14
     2f8:	01111349 	tsteq	r1, r9, asr #6
     2fc:	06400112 			; <UNDEFINED> instruction: 0x06400112
     300:	010c4296 			; <UNDEFINED> instruction: 0x010c4296
     304:	36000013 			; <UNDEFINED> instruction: 0x36000013
     308:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
     30c:	0b3b0b3a 	bleq	ec2ffc <__Stack_Size+0xec2bfc>
     310:	06021349 	streq	r1, [r2], -r9, asr #6
     314:	34370000 	ldrtcc	r0, [r7], #-0
     318:	3a0e0300 	bcc	380f20 <__Stack_Size+0x380b20>
     31c:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     320:	020c3f13 	andeq	r3, ip, #76	; 0x4c
     324:	3800000a 	stmdacc	r0, {r1, r3}
     328:	13490021 	movtne	r0, #36897	; 0x9021
     32c:	0000052f 	andeq	r0, r0, pc, lsr #10
     330:	03003439 	movweq	r3, #1081	; 0x439
     334:	3b0b3a0e 	blcc	2ceb74 <__Stack_Size+0x2ce774>
     338:	3f13490b 	svccc	0x0013490b
     33c:	000c3c0c 	andeq	r3, ip, ip, lsl #24
     340:	00343a00 	eorseq	r3, r4, r0, lsl #20
     344:	0b3a0e03 	bleq	e83b58 <__Stack_Size+0xe83758>
     348:	1349053b 	movtne	r0, #38203	; 0x953b
     34c:	0a020c3f 	beq	83450 <__Stack_Size+0x83050>
     350:	343b0000 	ldrtcc	r0, [fp], #-0
     354:	3a0e0300 	bcc	380f5c <__Stack_Size+0x380b5c>
     358:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     35c:	3c0c3f13 	stccc	15, cr3, [ip], {19}
     360:	3c00000c 	stccc	0, cr0, [r0], {12}
     364:	0c3f012e 	ldfeqs	f0, [pc], #-184	; 2b4 <_Minimum_Stack_Size+0x1b4>
     368:	0b3a0e03 	bleq	e83b7c <__Stack_Size+0xe8377c>
     36c:	0c27053b 	cfstr32eq	mvfx0, [r7], #-236	; 0xffffff14
     370:	13010c3c 	movwne	r0, #7228	; 0x1c3c
     374:	053d0000 	ldreq	r0, [sp, #-0]!
     378:	00134900 	andseq	r4, r3, r0, lsl #18
     37c:	012e3e00 	teqeq	lr, r0, lsl #28
     380:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
     384:	0b3b0b3a 	bleq	ec3074 <__Stack_Size+0xec2c74>
     388:	0c3c0c27 	ldceq	12, cr0, [ip], #-156	; 0xffffff64
     38c:	00001301 	andeq	r1, r0, r1, lsl #6
     390:	3f012e3f 	svccc	0x00012e3f
     394:	3a0e030c 	bcc	380fcc <__Stack_Size+0x380bcc>
     398:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     39c:	3c13490c 	ldccc	9, cr4, [r3], {12}
     3a0:	0013010c 	andseq	r0, r3, ip, lsl #2
     3a4:	002e4000 	eoreq	r4, lr, r0
     3a8:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
     3ac:	0b3b0b3a 	bleq	ec309c <__Stack_Size+0xec2c9c>
     3b0:	0c3c0c27 	ldceq	12, cr0, [ip], #-156	; 0xffffff64
     3b4:	2e410000 	cdpcs	0, 4, cr0, cr1, cr0, {0}
     3b8:	030c3f00 	movweq	r3, #52992	; 0xcf00
     3bc:	3b0b3a0e 	blcc	2cebfc <__Stack_Size+0x2ce7fc>
     3c0:	3c0c2705 	stccc	7, cr2, [ip], {5}
     3c4:	4200000c 	andmi	r0, r0, #12
     3c8:	0c3f002e 	ldceq	0, cr0, [pc], #-184	; 318 <_Minimum_Stack_Size+0x218>
     3cc:	0b3a0e03 	bleq	e83be0 <__Stack_Size+0xe837e0>
     3d0:	0c270b3b 	stceq	11, cr0, [r7], #-236	; 0xffffff14
     3d4:	0c3c1349 	ldceq	3, cr1, [ip], #-292	; 0xfffffedc
     3d8:	2e430000 	cdpcs	0, 4, cr0, cr3, cr0, {0}
     3dc:	030c3f01 	movweq	r3, #52993	; 0xcf01
     3e0:	3b0b3a0e 	blcc	2cec20 <__Stack_Size+0x2ce820>
     3e4:	490c2705 	stmdbmi	ip, {r0, r2, r8, r9, sl, sp}
     3e8:	010c3c13 	tsteq	ip, r3, lsl ip
     3ec:	44000013 	strmi	r0, [r0], #-19
     3f0:	0c3f002e 	ldceq	0, cr0, [pc], #-184	; 340 <_Minimum_Stack_Size+0x240>
     3f4:	0b3a0e03 	bleq	e83c08 <__Stack_Size+0xe83808>
     3f8:	0c27053b 	cfstr32eq	mvfx0, [r7], #-236	; 0xffffff14
     3fc:	0c3c1349 	ldceq	3, cr1, [ip], #-292	; 0xfffffedc
     400:	01000000 	mrseq	r0, (UNDEF: 0)
     404:	0e250111 	mcreq	1, 1, r0, cr5, cr1, {0}
     408:	0e030b13 	vmoveq.32	d3[0], r0
     40c:	06550e1b 			; <UNDEFINED> instruction: 0x06550e1b
     410:	01520111 	cmpeq	r2, r1, lsl r1
     414:	00000610 	andeq	r0, r0, r0, lsl r6
     418:	0b002402 	bleq	9428 <__Stack_Size+0x9028>
     41c:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
     420:	0300000e 	movweq	r0, #14
     424:	08030016 	stmdaeq	r3, {r1, r2, r4}
     428:	0b3b0b3a 	bleq	ec3118 <__Stack_Size+0xec2d18>
     42c:	00001349 	andeq	r1, r0, r9, asr #6
     430:	03001604 	movweq	r1, #1540	; 0x604
     434:	3b0b3a0e 	blcc	2cec74 <__Stack_Size+0x2ce874>
     438:	0013490b 	andseq	r4, r3, fp, lsl #18
     43c:	00350500 	eorseq	r0, r5, r0, lsl #10
     440:	00001349 	andeq	r1, r0, r9, asr #6
     444:	0b010406 	bleq	41464 <__Stack_Size+0x41064>
     448:	3b0b3a0b 	blcc	2cec7c <__Stack_Size+0x2ce87c>
     44c:	0013010b 	andseq	r0, r3, fp, lsl #2
     450:	00280700 	eoreq	r0, r8, r0, lsl #14
     454:	0d1c0e03 	ldceq	14, cr0, [ip, #-12]
     458:	28080000 	stmdacs	r8, {}	; <UNPREDICTABLE>
     45c:	1c080300 	stcne	3, cr0, [r8], {-0}
     460:	0900000d 	stmdbeq	r0, {r0, r2, r3}
     464:	0b0b0113 	bleq	2c08b8 <__Stack_Size+0x2c04b8>
     468:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
     46c:	00001301 	andeq	r1, r0, r1, lsl #6
     470:	03000d0a 	movweq	r0, #3338	; 0xd0a
     474:	3b0b3a08 	blcc	2cec9c <__Stack_Size+0x2ce89c>
     478:	38134905 	ldmdacc	r3, {r0, r2, r8, fp, lr}
     47c:	0b00000a 	bleq	4ac <__Stack_Size+0xac>
     480:	0e03000d 	cdpeq	0, 0, cr0, cr3, cr13, {0}
     484:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
     488:	0a381349 	beq	e051b4 <__Stack_Size+0xe04db4>
     48c:	160c0000 	strne	r0, [ip], -r0
     490:	3a0e0300 	bcc	381098 <__Stack_Size+0x380c98>
     494:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     498:	0d000013 	stceq	0, cr0, [r0, #-76]	; 0xffffffb4
     49c:	0c3f002e 	ldceq	0, cr0, [pc], #-184	; 3ec <_Minimum_Stack_Size+0x2ec>
     4a0:	0b3a0e03 	bleq	e83cb4 <__Stack_Size+0xe838b4>
     4a4:	0c270b3b 	stceq	11, cr0, [r7], #-236	; 0xffffff14
     4a8:	01120111 	tsteq	r2, r1, lsl r1
     4ac:	42970a40 	addsmi	r0, r7, #262144	; 0x40000
     4b0:	0e00000c 	cdpeq	0, 0, cr0, cr0, cr12, {0}
     4b4:	0c3f002e 	ldceq	0, cr0, [pc], #-184	; 404 <__Stack_Size+0x4>
     4b8:	0b3a0e03 	bleq	e83ccc <__Stack_Size+0xe838cc>
     4bc:	0c27053b 	cfstr32eq	mvfx0, [r7], #-236	; 0xffffff14
     4c0:	01120111 	tsteq	r2, r1, lsl r1
     4c4:	42970a40 	addsmi	r0, r7, #262144	; 0x40000
     4c8:	0f00000c 	svceq	0x0000000c
     4cc:	0c3f012e 	ldfeqs	f0, [pc], #-184	; 41c <__Stack_Size+0x1c>
     4d0:	0b3a0e03 	bleq	e83ce4 <__Stack_Size+0xe838e4>
     4d4:	0c27053b 	cfstr32eq	mvfx0, [r7], #-236	; 0xffffff14
     4d8:	01120111 	tsteq	r2, r1, lsl r1
     4dc:	42970a40 	addsmi	r0, r7, #262144	; 0x40000
     4e0:	0013010c 	andseq	r0, r3, ip, lsl #2
     4e4:	82891000 	addhi	r1, r9, #0
     4e8:	01110001 	tsteq	r1, r1
     4ec:	310c4295 			; <UNDEFINED> instruction: 0x310c4295
     4f0:	11000013 	tstne	r0, r3, lsl r0
     4f4:	0c3f012e 	ldfeqs	f0, [pc], #-184	; 444 <__Stack_Size+0x44>
     4f8:	0b3a0e03 	bleq	e83d0c <__Stack_Size+0xe8390c>
     4fc:	0c27053b 	cfstr32eq	mvfx0, [r7], #-236	; 0xffffff14
     500:	01120111 	tsteq	r2, r1, lsl r1
     504:	42970640 	addsmi	r0, r7, #67108864	; 0x4000000
     508:	0013010c 	andseq	r0, r3, ip, lsl #2
     50c:	82891200 	addhi	r1, r9, #0
     510:	01110101 	tsteq	r1, r1, lsl #2
     514:	13011331 	movwne	r1, #4913	; 0x1331
     518:	8a130000 	bhi	4c0520 <__Stack_Size+0x4c0120>
     51c:	02000182 	andeq	r0, r0, #-2147483616	; 0x80000020
     520:	0a42910a 	beq	10a4950 <__Stack_Size+0x10a4550>
     524:	89140000 	ldmdbhi	r4, {}	; <UNPREDICTABLE>
     528:	11010182 	smlabbne	r1, r2, r1, r0
     52c:	00133101 	andseq	r3, r3, r1, lsl #2
     530:	00341500 	eorseq	r1, r4, r0, lsl #10
     534:	0b3a0803 	bleq	e82548 <__Stack_Size+0xe82148>
     538:	1349053b 	movtne	r0, #38203	; 0x953b
     53c:	00000a02 	andeq	r0, r0, r2, lsl #20
     540:	03003416 	movweq	r3, #1046	; 0x416
     544:	3b0b3a0e 	blcc	2ced84 <__Stack_Size+0x2ce984>
     548:	3f13490b 	svccc	0x0013490b
     54c:	000c3c0c 	andeq	r3, ip, ip, lsl #24
     550:	01011700 	tsteq	r1, r0, lsl #14
     554:	13011349 	movwne	r1, #4937	; 0x1349
     558:	21180000 	tstcs	r8, r0
     55c:	2f134900 	svccs	0x00134900
     560:	19000005 	stmdbne	r0, {r0, r2}
     564:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
     568:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
     56c:	0c3f1349 	ldceq	3, cr1, [pc], #-292	; 450 <__Stack_Size+0x50>
     570:	00000c3c 	andeq	r0, r0, ip, lsr ip
     574:	4900211a 	stmdbmi	r0, {r1, r3, r4, r8, sp}
     578:	000b2f13 	andeq	r2, fp, r3, lsl pc
     57c:	002e1b00 	eoreq	r1, lr, r0, lsl #22
     580:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
     584:	0b3b0b3a 	bleq	ec3274 <__Stack_Size+0xec2e74>
     588:	0c3c0c27 	ldceq	12, cr0, [ip], #-156	; 0xffffff64
     58c:	2e1c0000 	cdpcs	0, 1, cr0, cr12, cr0, {0}
     590:	030c3f01 	movweq	r3, #52993	; 0xcf01
     594:	3b0b3a0e 	blcc	2cedd4 <__Stack_Size+0x2ce9d4>
     598:	3c0c2705 	stccc	7, cr2, [ip], {5}
     59c:	0013010c 	andseq	r0, r3, ip, lsl #2
     5a0:	00051d00 	andeq	r1, r5, r0, lsl #26
     5a4:	00001349 	andeq	r1, r0, r9, asr #6
     5a8:	0b000f1e 	bleq	4228 <__Stack_Size+0x3e28>
     5ac:	0013490b 	andseq	r4, r3, fp, lsl #18
     5b0:	002e1f00 	eoreq	r1, lr, r0, lsl #30
     5b4:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
     5b8:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
     5bc:	0c3c0c27 	ldceq	12, cr0, [ip], #-156	; 0xffffff64
     5c0:	2e200000 	cdpcs	0, 2, cr0, cr0, cr0, {0}
     5c4:	030c3f01 	movweq	r3, #52993	; 0xcf01
     5c8:	3b0b3a0e 	blcc	2cee08 <__Stack_Size+0x2cea08>
     5cc:	490c270b 	stmdbmi	ip, {r0, r1, r3, r8, r9, sl, sp}
     5d0:	010c3c13 	tsteq	ip, r3, lsl ip
     5d4:	21000013 	tstcs	r0, r3, lsl r0
     5d8:	0c3f012e 	ldfeqs	f0, [pc], #-184	; 528 <__Stack_Size+0x128>
     5dc:	0b3a0e03 	bleq	e83df0 <__Stack_Size+0xe839f0>
     5e0:	0c270b3b 	stceq	11, cr0, [r7], #-236	; 0xffffff14
     5e4:	0c3c1349 	ldceq	3, cr1, [ip], #-292	; 0xfffffedc
     5e8:	01000000 	mrseq	r0, (UNDEF: 0)
     5ec:	0e250111 	mcreq	1, 1, r0, cr5, cr1, {0}
     5f0:	0e030b13 	vmoveq.32	d3[0], r0
     5f4:	06100e1b 			; <UNDEFINED> instruction: 0x06100e1b
     5f8:	24020000 	strcs	r0, [r2], #-0
     5fc:	3e0b0b00 	vmlacc.f64	d0, d11, d0
     600:	000e030b 	andeq	r0, lr, fp, lsl #6
     604:	00160300 	andseq	r0, r6, r0, lsl #6
     608:	0b3a0803 	bleq	e8261c <__Stack_Size+0xe8221c>
     60c:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     610:	01040000 	mrseq	r0, (UNDEF: 4)
     614:	01134901 	tsteq	r3, r1, lsl #18
     618:	05000013 	streq	r0, [r0, #-19]
     61c:	13490021 	movtne	r0, #36897	; 0x9021
     620:	00000b2f 	andeq	r0, r0, pc, lsr #22
     624:	03003406 	movweq	r3, #1030	; 0x406
     628:	3b0b3a0e 	blcc	2cee68 <__Stack_Size+0x2cea68>
     62c:	3f13490b 	svccc	0x0013490b
     630:	000a020c 	andeq	r0, sl, ip, lsl #4
     634:	00260700 	eoreq	r0, r6, r0, lsl #14
     638:	00001349 	andeq	r1, r0, r9, asr #6
     63c:	01110100 	tsteq	r1, r0, lsl #2
     640:	0b130e25 	bleq	4c3edc <__Stack_Size+0x4c3adc>
     644:	0e1b0e03 	cdpeq	14, 1, cr0, cr11, cr3, {0}
     648:	01110655 	tsteq	r1, r5, asr r6
     64c:	06100152 			; <UNDEFINED> instruction: 0x06100152
     650:	24020000 	strcs	r0, [r2], #-0
     654:	3e0b0b00 	vmlacc.f64	d0, d11, d0
     658:	000e030b 	andeq	r0, lr, fp, lsl #6
     65c:	00160300 	andseq	r0, r6, r0, lsl #6
     660:	0b3a0803 	bleq	e82674 <__Stack_Size+0xe82274>
     664:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     668:	16040000 	strne	r0, [r4], -r0
     66c:	3a0e0300 	bcc	381274 <__Stack_Size+0x380e74>
     670:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     674:	05000013 	streq	r0, [r0, #-19]
     678:	13490035 	movtne	r0, #36917	; 0x9035
     67c:	04060000 	streq	r0, [r6], #-0
     680:	3a0b0b01 	bcc	2c328c <__Stack_Size+0x2c2e8c>
     684:	010b3b0b 	tsteq	fp, fp, lsl #22
     688:	07000013 	smladeq	r0, r3, r0, r0
     68c:	0e030028 	cdpeq	0, 0, cr0, cr3, cr8, {1}
     690:	00000d1c 	andeq	r0, r0, ip, lsl sp
     694:	0b000f08 	bleq	42bc <__Stack_Size+0x3ebc>
     698:	0013490b 	andseq	r4, r3, fp, lsl #18
     69c:	01040900 	tsteq	r4, r0, lsl #18
     6a0:	0b0b0e03 	bleq	2c3eb4 <__Stack_Size+0x2c3ab4>
     6a4:	0b3b0b3a 	bleq	ec3394 <__Stack_Size+0xec2f94>
     6a8:	00001301 	andeq	r1, r0, r1, lsl #6
     6ac:	3f002e0a 	svccc	0x00002e0a
     6b0:	3a0e030c 	bcc	3812e8 <__Stack_Size+0x380ee8>
     6b4:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     6b8:	1201110c 	andne	r1, r1, #3
     6bc:	970a4001 	strls	r4, [sl, -r1]
     6c0:	00000c42 	andeq	r0, r0, r2, asr #24
     6c4:	3f012e0b 	svccc	0x00012e0b
     6c8:	3a0e030c 	bcc	381300 <__Stack_Size+0x380f00>
     6cc:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     6d0:	1113490c 	tstne	r3, ip, lsl #18
     6d4:	40011201 	andmi	r1, r1, r1, lsl #4
     6d8:	0c429706 	mcrreq	7, 0, r9, r2, cr6
     6dc:	00001301 	andeq	r1, r0, r1, lsl #6
     6e0:	0300050c 	movweq	r0, #1292	; 0x50c
     6e4:	3b0b3a0e 	blcc	2cef24 <__Stack_Size+0x2ceb24>
     6e8:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
     6ec:	0d000006 	stceq	0, cr0, [r0, #-24]	; 0xffffffe8
     6f0:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
     6f4:	0b3b0b3a 	bleq	ec33e4 <__Stack_Size+0xec2fe4>
     6f8:	06021349 	streq	r1, [r2], -r9, asr #6
     6fc:	0b0e0000 	bleq	380704 <__Stack_Size+0x380304>
     700:	00065501 	andeq	r5, r6, r1, lsl #10
     704:	82890f00 	addhi	r0, r9, #0
     708:	01110001 	tsteq	r1, r1
     70c:	00001331 	andeq	r1, r0, r1, lsr r3
     710:	3f012e10 	svccc	0x00012e10
     714:	3a0e030c 	bcc	38134c <__Stack_Size+0x380f4c>
     718:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     71c:	1201110c 	andne	r1, r1, #3
     720:	97064001 	strls	r4, [r6, -r1]
     724:	13010c42 	movwne	r0, #7234	; 0x1c42
     728:	0b110000 	bleq	440730 <__Stack_Size+0x440330>
     72c:	12011101 	andne	r1, r1, #1073741824	; 0x40000000
     730:	00130101 	andseq	r0, r3, r1, lsl #2
     734:	012e1200 	teqeq	lr, r0, lsl #4
     738:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
     73c:	0b3b0b3a 	bleq	ec342c <__Stack_Size+0xec302c>
     740:	0c3c1349 	ldceq	3, cr1, [ip], #-292	; 0xfffffedc
     744:	00001301 	andeq	r1, r0, r1, lsl #6
     748:	00001813 	andeq	r1, r0, r3, lsl r8
     74c:	82891400 	addhi	r1, r9, #0
     750:	01110101 	tsteq	r1, r1, lsl #2
     754:	00001331 	andeq	r1, r0, r1, lsr r3
     758:	01828a15 	orreq	r8, r2, r5, lsl sl
     75c:	910a0200 	mrsls	r0, R10_fiq
     760:	00000a42 	andeq	r0, r0, r2, asr #20
     764:	01828916 	orreq	r8, r2, r6, lsl r9
     768:	31011101 	tstcc	r1, r1, lsl #2
     76c:	00130113 	andseq	r0, r3, r3, lsl r1
     770:	82891700 	addhi	r1, r9, #0
     774:	01110101 	tsteq	r1, r1, lsl #2
     778:	310c4295 			; <UNDEFINED> instruction: 0x310c4295
     77c:	18000013 	stmdane	r0, {r0, r1, r4}
     780:	0b0b0024 	bleq	2c0818 <__Stack_Size+0x2c0418>
     784:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
     788:	2e190000 	cdpcs	0, 1, cr0, cr9, cr0, {0}
     78c:	030c3f01 	movweq	r3, #52993	; 0xcf01
     790:	3b0b3a0e 	blcc	2cefd0 <__Stack_Size+0x2cebd0>
     794:	110c270b 	tstne	ip, fp, lsl #14
     798:	40011201 	andmi	r1, r1, r1, lsl #4
     79c:	0c42970a 	mcrreq	7, 0, r9, r2, cr10
     7a0:	00001301 	andeq	r1, r0, r1, lsl #6
     7a4:	0300341a 	movweq	r3, #1050	; 0x41a
     7a8:	3b0b3a0e 	blcc	2cefe8 <__Stack_Size+0x2cebe8>
     7ac:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
     7b0:	1b00000a 	blne	7e0 <__Stack_Size+0x3e0>
     7b4:	13490101 	movtne	r0, #37121	; 0x9101
     7b8:	00001301 	andeq	r1, r0, r1, lsl #6
     7bc:	4900211c 	stmdbmi	r0, {r2, r3, r4, r8, sp}
     7c0:	000b2f13 	andeq	r2, fp, r3, lsl pc
     7c4:	00341d00 	eorseq	r1, r4, r0, lsl #26
     7c8:	0b3a0e03 	bleq	e83fdc <__Stack_Size+0xe83bdc>
     7cc:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     7d0:	0a020c3f 	beq	838d4 <__Stack_Size+0x834d4>
     7d4:	211e0000 	tstcs	lr, r0
     7d8:	1f000000 	svcne	0x00000000
     7dc:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
     7e0:	0b3b0b3a 	bleq	ec34d0 <__Stack_Size+0xec30d0>
     7e4:	0c3f1349 	ldceq	3, cr1, [pc], #-292	; 6c8 <__Stack_Size+0x2c8>
     7e8:	00000c3c 	andeq	r0, r0, ip, lsr ip
     7ec:	3f012e20 	svccc	0x00012e20
     7f0:	3a0e030c 	bcc	381428 <__Stack_Size+0x381028>
     7f4:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     7f8:	3c13490c 	ldccc	9, cr4, [r3], {12}
     7fc:	0013010c 	andseq	r0, r3, ip, lsl #2
     800:	00052100 	andeq	r2, r5, r0, lsl #2
     804:	00001349 	andeq	r1, r0, r9, asr #6
     808:	3f012e22 	svccc	0x00012e22
     80c:	3a0e030c 	bcc	381444 <__Stack_Size+0x381044>
     810:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     814:	010c3c0c 	tsteq	ip, ip, lsl #24
     818:	23000013 	movwcs	r0, #19
     81c:	0c3f012e 	ldfeqs	f0, [pc], #-184	; 76c <__Stack_Size+0x36c>
     820:	0b3a0e03 	bleq	e84034 <__Stack_Size+0xe83c34>
     824:	0c27053b 	cfstr32eq	mvfx0, [r7], #-236	; 0xffffff14
     828:	00000c3c 	andeq	r0, r0, ip, lsr ip
     82c:	01110100 	tsteq	r1, r0, lsl #2
     830:	0b130e25 	bleq	4c40cc <__Stack_Size+0x4c3ccc>
     834:	0e1b0e03 	cdpeq	14, 1, cr0, cr11, cr3, {0}
     838:	01110655 	tsteq	r1, r5, asr r6
     83c:	06100152 			; <UNDEFINED> instruction: 0x06100152
     840:	24020000 	strcs	r0, [r2], #-0
     844:	3e0b0b00 	vmlacc.f64	d0, d11, d0
     848:	000e030b 	andeq	r0, lr, fp, lsl #6
     84c:	00160300 	andseq	r0, r6, r0, lsl #6
     850:	0b3a0803 	bleq	e82864 <__Stack_Size+0xe82464>
     854:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     858:	0f040000 	svceq	0x00040000
     85c:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
     860:	05000013 	streq	r0, [r0, #-19]
     864:	0e030104 	adfeqs	f0, f3, f4
     868:	0b3a0b0b 	bleq	e8349c <__Stack_Size+0xe8309c>
     86c:	13010b3b 	movwne	r0, #6971	; 0x1b3b
     870:	28060000 	stmdacs	r6, {}	; <UNPREDICTABLE>
     874:	1c0e0300 	stcne	3, cr0, [lr], {-0}
     878:	0700000d 	streq	r0, [r0, -sp]
     87c:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
     880:	0b3b0b3a 	bleq	ec3570 <__Stack_Size+0xec3170>
     884:	00001349 	andeq	r1, r0, r9, asr #6
     888:	27011508 	strcs	r1, [r1, -r8, lsl #10]
     88c:	0113490c 	tsteq	r3, ip, lsl #18
     890:	09000013 	stmdbeq	r0, {r0, r1, r4}
     894:	13490005 	movtne	r0, #36869	; 0x9005
     898:	130a0000 	movwne	r0, #40960	; 0xa000
     89c:	0b0e0301 	bleq	3814a8 <__Stack_Size+0x3810a8>
     8a0:	3b0b3a0b 	blcc	2cf0d4 <__Stack_Size+0x2cecd4>
     8a4:	0013010b 	andseq	r0, r3, fp, lsl #2
     8a8:	000d0b00 	andeq	r0, sp, r0, lsl #22
     8ac:	0b3a0e03 	bleq	e840c0 <__Stack_Size+0xe83cc0>
     8b0:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     8b4:	00000a38 	andeq	r0, r0, r8, lsr sl
     8b8:	2700150c 	strcs	r1, [r0, -ip, lsl #10]
     8bc:	0d00000c 	stceq	0, cr0, [r0, #-48]	; 0xffffffd0
     8c0:	0b0b000f 	bleq	2c0904 <__Stack_Size+0x2c0504>
     8c4:	2e0e0000 	cdpcs	0, 0, cr0, cr14, cr0, {0}
     8c8:	030c3f01 	movweq	r3, #52993	; 0xcf01
     8cc:	3b0b3a0e 	blcc	2cf10c <__Stack_Size+0x2ced0c>
     8d0:	110c270b 	tstne	ip, fp, lsl #14
     8d4:	40011201 	andmi	r1, r1, r1, lsl #4
     8d8:	0c429606 	mcrreq	6, 0, r9, r2, cr6
     8dc:	00001301 	andeq	r1, r0, r1, lsl #6
     8e0:	0182890f 	orreq	r8, r2, pc, lsl #18
     8e4:	31011100 	mrscc	r1, (UNDEF: 17)
     8e8:	10000013 	andne	r0, r0, r3, lsl r0
     8ec:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
     8f0:	0b3b0b3a 	bleq	ec35e0 <__Stack_Size+0xec31e0>
     8f4:	0c3f1349 	ldceq	3, cr1, [pc], #-292	; 7d8 <__Stack_Size+0x3d8>
     8f8:	00000a02 	andeq	r0, r0, r2, lsl #20
     8fc:	49003511 	stmdbmi	r0, {r0, r4, r8, sl, ip, sp}
     900:	12000013 	andne	r0, r0, #19
     904:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
     908:	0b3b0b3a 	bleq	ec35f8 <__Stack_Size+0xec31f8>
     90c:	0c3f1349 	ldceq	3, cr1, [pc], #-292	; 7f0 <__Stack_Size+0x3f0>
     910:	00000c3c 	andeq	r0, r0, ip, lsr ip
     914:	49010113 	stmdbmi	r1, {r0, r1, r4, r8}
     918:	00130113 	andseq	r0, r3, r3, lsl r1
     91c:	00211400 	eoreq	r1, r1, r0, lsl #8
     920:	0b2f1349 	bleq	bc564c <__Stack_Size+0xbc524c>
     924:	2e150000 	cdpcs	0, 1, cr0, cr5, cr0, {0}
     928:	030c3f00 	movweq	r3, #52992	; 0xcf00
     92c:	3b0b3a0e 	blcc	2cf16c <__Stack_Size+0x2ced6c>
     930:	3c0c270b 	stccc	7, cr2, [ip], {11}
     934:	0000000c 	andeq	r0, r0, ip
     938:	25011101 	strcs	r1, [r1, #-257]	; 0x101
     93c:	030b130e 	movweq	r1, #45838	; 0xb30e
     940:	550e1b0e 	strpl	r1, [lr, #-2830]	; 0xb0e
     944:	52011106 	andpl	r1, r1, #-2147483647	; 0x80000001
     948:	00061001 	andeq	r1, r6, r1
     94c:	00240200 	eoreq	r0, r4, r0, lsl #4
     950:	0b3e0b0b 	bleq	f83584 <__Stack_Size+0xf83184>
     954:	00000e03 	andeq	r0, r0, r3, lsl #28
     958:	03001603 	movweq	r1, #1539	; 0x603
     95c:	3b0b3a08 	blcc	2cf184 <__Stack_Size+0x2ced84>
     960:	0013490b 	andseq	r4, r3, fp, lsl #18
     964:	01040400 	tsteq	r4, r0, lsl #8
     968:	0b0b0e03 	bleq	2c417c <__Stack_Size+0x2c3d7c>
     96c:	0b3b0b3a 	bleq	ec365c <__Stack_Size+0xec325c>
     970:	00001301 	andeq	r1, r0, r1, lsl #6
     974:	03002805 	movweq	r2, #2053	; 0x805
     978:	000d1c0e 	andeq	r1, sp, lr, lsl #24
     97c:	01130600 	tsteq	r3, r0, lsl #12
     980:	0b0b0e03 	bleq	2c4194 <__Stack_Size+0x2c3d94>
     984:	0b3b0b3a 	bleq	ec3674 <__Stack_Size+0xec3274>
     988:	00001301 	andeq	r1, r0, r1, lsl #6
     98c:	03000d07 	movweq	r0, #3335	; 0xd07
     990:	3b0b3a0e 	blcc	2cf1d0 <__Stack_Size+0x2cedd0>
     994:	3813490b 	ldmdacc	r3, {r0, r1, r3, r8, fp, lr}
     998:	0800000a 	stmdaeq	r0, {r1, r3}
     99c:	0b0b000f 	bleq	2c09e0 <__Stack_Size+0x2c05e0>
     9a0:	00001349 	andeq	r1, r0, r9, asr #6
     9a4:	03001609 	movweq	r1, #1545	; 0x609
     9a8:	3b0b3a0e 	blcc	2cf1e8 <__Stack_Size+0x2cede8>
     9ac:	0013490b 	andseq	r4, r3, fp, lsl #18
     9b0:	01150a00 	tsteq	r5, r0, lsl #20
     9b4:	13490c27 	movtne	r0, #39975	; 0x9c27
     9b8:	00001301 	andeq	r1, r0, r1, lsl #6
     9bc:	4900050b 	stmdbmi	r0, {r0, r1, r3, r8, sl}
     9c0:	0c000013 	stceq	0, cr0, [r0], {19}
     9c4:	08030113 	stmdaeq	r3, {r0, r1, r4, r8}
     9c8:	0b3a0b0b 	bleq	e835fc <__Stack_Size+0xe831fc>
     9cc:	13010b3b 	movwne	r0, #6971	; 0x1b3b
     9d0:	0d0d0000 	stceq	0, cr0, [sp, #-0]
     9d4:	3a080300 	bcc	2015dc <__Stack_Size+0x2011dc>
     9d8:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     9dc:	000a3813 	andeq	r3, sl, r3, lsl r8
     9e0:	01170e00 	tsteq	r7, r0, lsl #28
     9e4:	0b3a0b0b 	bleq	e83618 <__Stack_Size+0xe83218>
     9e8:	13010b3b 	movwne	r0, #6971	; 0x1b3b
     9ec:	0d0f0000 	stceq	0, cr0, [pc, #-0]	; 9f4 <__Stack_Size+0x5f4>
     9f0:	3a080300 	bcc	2015f8 <__Stack_Size+0x2011f8>
     9f4:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     9f8:	10000013 	andne	r0, r0, r3, lsl r0
     9fc:	0c270015 	stceq	0, cr0, [r7], #-84	; 0xffffffac
     a00:	0f110000 	svceq	0x00110000
     a04:	000b0b00 	andeq	r0, fp, r0, lsl #22
     a08:	01131200 	tsteq	r3, r0, lsl #4
     a0c:	0b3a0b0b 	bleq	e83640 <__Stack_Size+0xe83240>
     a10:	13010b3b 	movwne	r0, #6971	; 0x1b3b
     a14:	2e130000 	cdpcs	0, 1, cr0, cr3, cr0, {0}
     a18:	030c3f01 	movweq	r3, #52993	; 0xcf01
     a1c:	3b0b3a0e 	blcc	2cf25c <__Stack_Size+0x2cee5c>
     a20:	110c270b 	tstne	ip, fp, lsl #14
     a24:	40011201 	andmi	r1, r1, r1, lsl #4
     a28:	0c42970a 	mcrreq	7, 0, r9, r2, cr10
     a2c:	00001301 	andeq	r1, r0, r1, lsl #6
     a30:	03003414 	movweq	r3, #1044	; 0x414
     a34:	3b0b3a0e 	blcc	2cf274 <__Stack_Size+0x2cee74>
     a38:	0013490b 	andseq	r4, r3, fp, lsl #18
     a3c:	002e1500 	eoreq	r1, lr, r0, lsl #10
     a40:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
     a44:	0b3b0b3a 	bleq	ec3734 <__Stack_Size+0xec3334>
     a48:	01110c27 	tsteq	r1, r7, lsr #24
     a4c:	0a400112 	beq	1000e9c <__Stack_Size+0x1000a9c>
     a50:	000c4297 	muleq	ip, r7, r2
     a54:	012e1600 	teqeq	lr, r0, lsl #12
     a58:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
     a5c:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
     a60:	13490c27 	movtne	r0, #39975	; 0x9c27
     a64:	01120111 	tsteq	r2, r1, lsl r1
     a68:	42970640 	addsmi	r0, r7, #67108864	; 0x4000000
     a6c:	0013010c 	andseq	r0, r3, ip, lsl #2
     a70:	00051700 	andeq	r1, r5, r0, lsl #14
     a74:	0b3a0e03 	bleq	e84288 <__Stack_Size+0xe83e88>
     a78:	1349053b 	movtne	r0, #38203	; 0x953b
     a7c:	00000602 	andeq	r0, r0, r2, lsl #12
     a80:	03003418 	movweq	r3, #1048	; 0x418
     a84:	3b0b3a0e 	blcc	2cf2c4 <__Stack_Size+0x2ceec4>
     a88:	02134905 	andseq	r4, r3, #81920	; 0x14000
     a8c:	19000006 	stmdbne	r0, {r1, r2}
     a90:	01018289 	smlabbeq	r1, r9, r2, r8
     a94:	00000111 	andeq	r0, r0, r1, lsl r1
     a98:	01828a1a 	orreq	r8, r2, sl, lsl sl
     a9c:	910a0200 	mrsls	r0, R10_fiq
     aa0:	00000a42 	andeq	r0, r0, r2, asr #20
     aa4:	3f012e1b 	svccc	0x00012e1b
     aa8:	3a0e030c 	bcc	3816e0 <__Stack_Size+0x3812e0>
     aac:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
     ab0:	1113490c 	tstne	r3, ip, lsl #18
     ab4:	40011201 	andmi	r1, r1, r1, lsl #4
     ab8:	0c42970a 	mcrreq	7, 0, r9, r2, cr10
     abc:	00001301 	andeq	r1, r0, r1, lsl #6
     ac0:	0300051c 	movweq	r0, #1308	; 0x51c
     ac4:	3b0b3a0e 	blcc	2cf304 <__Stack_Size+0x2cef04>
     ac8:	02134905 	andseq	r4, r3, #81920	; 0x14000
     acc:	1d00000a 	stcne	0, cr0, [r0, #-40]	; 0xffffffd8
     ad0:	00018289 	andeq	r8, r1, r9, lsl #5
     ad4:	42950111 	addsmi	r0, r5, #1073741828	; 0x40000004
     ad8:	0013310c 	andseq	r3, r3, ip, lsl #2
     adc:	82891e00 	addhi	r1, r9, #0
     ae0:	01110101 	tsteq	r1, r1, lsl #2
     ae4:	310c4295 			; <UNDEFINED> instruction: 0x310c4295
     ae8:	1f000013 	svcne	0x00000013
     aec:	0c3f012e 	ldfeqs	f0, [pc], #-184	; a3c <__Stack_Size+0x63c>
     af0:	0b3a0e03 	bleq	e84304 <__Stack_Size+0xe83f04>
     af4:	0c270b3b 	stceq	11, cr0, [r7], #-236	; 0xffffff14
     af8:	01120111 	tsteq	r2, r1, lsl r1
     afc:	42970640 	addsmi	r0, r7, #67108864	; 0x4000000
     b00:	0013010c 	andseq	r0, r3, ip, lsl #2
     b04:	82892000 	addhi	r2, r9, #0
     b08:	01110101 	tsteq	r1, r1, lsl #2
     b0c:	13011331 	movwne	r1, #4913	; 0x1331
     b10:	89210000 	stmdbhi	r1!, {}	; <UNPREDICTABLE>
     b14:	11010182 	smlabbne	r1, r2, r1, r0
     b18:	00133101 	andseq	r3, r3, r1, lsl #2
     b1c:	82892200 	addhi	r2, r9, #0
     b20:	01110001 	tsteq	r1, r1
     b24:	00001331 	andeq	r1, r0, r1, lsr r3
     b28:	03003423 	movweq	r3, #1059	; 0x423
     b2c:	3b0b3a0e 	blcc	2cf36c <__Stack_Size+0x2cef6c>
     b30:	3f13490b 	svccc	0x0013490b
     b34:	000a020c 	andeq	r0, sl, ip, lsl #4
     b38:	00342400 	eorseq	r2, r4, r0, lsl #8
     b3c:	0b3a0e03 	bleq	e84350 <__Stack_Size+0xe83f50>
     b40:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     b44:	0c3c0c3f 	ldceq	12, cr0, [ip], #-252	; 0xffffff04
     b48:	01250000 	teqeq	r5, r0
     b4c:	01134901 	tsteq	r3, r1, lsl #18
     b50:	26000013 			; <UNDEFINED> instruction: 0x26000013
     b54:	13490021 	movtne	r0, #36897	; 0x9021
     b58:	00000b2f 	andeq	r0, r0, pc, lsr #22
     b5c:	49002627 	stmdbmi	r0, {r0, r1, r2, r5, r9, sl, sp}
     b60:	28000013 	stmdacs	r0, {r0, r1, r4}
     b64:	13490035 	movtne	r0, #36917	; 0x9035
     b68:	34290000 	strtcc	r0, [r9], #-0
     b6c:	3a0e0300 	bcc	381774 <__Stack_Size+0x381374>
     b70:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     b74:	020c3f13 	andeq	r3, ip, #76	; 0x4c
     b78:	2a00000a 	bcs	ba8 <__Stack_Size+0x7a8>
     b7c:	0b0b0024 	bleq	2c0c14 <__Stack_Size+0x2c0814>
     b80:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
     b84:	2e2b0000 	cdpcs	0, 2, cr0, cr11, cr0, {0}
     b88:	030c3f01 	movweq	r3, #52993	; 0xcf01
     b8c:	3b0b3a0e 	blcc	2cf3cc <__Stack_Size+0x2cefcc>
     b90:	490c270b 	stmdbmi	ip, {r0, r1, r3, r8, r9, sl, sp}
     b94:	010c3c13 	tsteq	ip, r3, lsl ip
     b98:	2c000013 	stccs	0, cr0, [r0], {19}
     b9c:	0c3f012e 	ldfeqs	f0, [pc], #-184	; aec <__Stack_Size+0x6ec>
     ba0:	0b3a0e03 	bleq	e843b4 <__Stack_Size+0xe83fb4>
     ba4:	0c27053b 	cfstr32eq	mvfx0, [r7], #-236	; 0xffffff14
     ba8:	13010c3c 	movwne	r0, #7228	; 0x1c3c
     bac:	2e2d0000 	cdpcs	0, 2, cr0, cr13, cr0, {0}
     bb0:	030c3f01 	movweq	r3, #52993	; 0xcf01
     bb4:	3b0b3a0e 	blcc	2cf3f4 <__Stack_Size+0x2ceff4>
     bb8:	3c0c270b 	stccc	7, cr2, [ip], {11}
     bbc:	0013010c 	andseq	r0, r3, ip, lsl #2
     bc0:	002e2e00 	eoreq	r2, lr, r0, lsl #28
     bc4:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
     bc8:	0b3b0b3a 	bleq	ec38b8 <__Stack_Size+0xec34b8>
     bcc:	0c3c0c27 	ldceq	12, cr0, [ip], #-156	; 0xffffff64
     bd0:	2e2f0000 	cdpcs	0, 2, cr0, cr15, cr0, {0}
     bd4:	030c3f00 	movweq	r3, #52992	; 0xcf00
     bd8:	3b0b3a0e 	blcc	2cf418 <__Stack_Size+0x2cf018>
     bdc:	490c270b 	stmdbmi	ip, {r0, r1, r3, r8, r9, sl, sp}
     be0:	000c3c13 	andeq	r3, ip, r3, lsl ip
     be4:	11010000 	mrsne	r0, (UNDEF: 1)
     be8:	130e2501 	movwne	r2, #58625	; 0xe501
     bec:	1b0e030b 	blne	381820 <__Stack_Size+0x381420>
     bf0:	1106550e 	tstne	r6, lr, lsl #10
     bf4:	10015201 	andne	r5, r1, r1, lsl #4
     bf8:	02000006 	andeq	r0, r0, #6
     bfc:	0b0b0024 	bleq	2c0c94 <__Stack_Size+0x2c0894>
     c00:	0e030b3e 	vmoveq.16	d3[0], r0
     c04:	16030000 	strne	r0, [r3], -r0
     c08:	3a080300 	bcc	201810 <__Stack_Size+0x201410>
     c0c:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     c10:	04000013 	streq	r0, [r0], #-19
     c14:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
     c18:	0b3b0b3a 	bleq	ec3908 <__Stack_Size+0xec3508>
     c1c:	00001349 	andeq	r1, r0, r9, asr #6
     c20:	49003505 	stmdbmi	r0, {r0, r2, r8, sl, ip, sp}
     c24:	06000013 			; <UNDEFINED> instruction: 0x06000013
     c28:	0b0b0104 	bleq	2c1040 <__Stack_Size+0x2c0c40>
     c2c:	0b3b0b3a 	bleq	ec391c <__Stack_Size+0xec351c>
     c30:	00001301 	andeq	r1, r0, r1, lsl #6
     c34:	03002807 	movweq	r2, #2055	; 0x807
     c38:	000d1c0e 	andeq	r1, sp, lr, lsl #24
     c3c:	01130800 	tsteq	r3, r0, lsl #16
     c40:	0b3a0b0b 	bleq	e83874 <__Stack_Size+0xe83474>
     c44:	1301053b 	movwne	r0, #5435	; 0x153b
     c48:	0d090000 	stceq	0, cr0, [r9, #-0]
     c4c:	3a080300 	bcc	201854 <__Stack_Size+0x201454>
     c50:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     c54:	000a3813 	andeq	r3, sl, r3, lsl r8
     c58:	000d0a00 	andeq	r0, sp, r0, lsl #20
     c5c:	0b3a0e03 	bleq	e84470 <__Stack_Size+0xe84070>
     c60:	1349053b 	movtne	r0, #38203	; 0x953b
     c64:	00000a38 	andeq	r0, r0, r8, lsr sl
     c68:	0300160b 	movweq	r1, #1547	; 0x60b
     c6c:	3b0b3a0e 	blcc	2cf4ac <__Stack_Size+0x2cf0ac>
     c70:	00134905 	andseq	r4, r3, r5, lsl #18
     c74:	000f0c00 	andeq	r0, pc, r0, lsl #24
     c78:	13490b0b 	movtne	r0, #39691	; 0x9b0b
     c7c:	040d0000 	streq	r0, [sp], #-0
     c80:	0b0e0301 	bleq	38188c <__Stack_Size+0x38148c>
     c84:	3b0b3a0b 	blcc	2cf4b8 <__Stack_Size+0x2cf0b8>
     c88:	0013010b 	andseq	r0, r3, fp, lsl #2
     c8c:	012e0e00 	teqeq	lr, r0, lsl #28
     c90:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
     c94:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
     c98:	0b200c27 	bleq	803d3c <__Stack_Size+0x80393c>
     c9c:	00001301 	andeq	r1, r0, r1, lsl #6
     ca0:	0300050f 	movweq	r0, #1295	; 0x50f
     ca4:	3b0b3a0e 	blcc	2cf4e4 <__Stack_Size+0x2cf0e4>
     ca8:	00134905 	andseq	r4, r3, r5, lsl #18
     cac:	012e1000 	teqeq	lr, r0
     cb0:	0b3a0e03 	bleq	e844c4 <__Stack_Size+0xe840c4>
     cb4:	0c27053b 	cfstr32eq	mvfx0, [r7], #-236	; 0xffffff14
     cb8:	01120111 	tsteq	r2, r1, lsl r1
     cbc:	42970640 	addsmi	r0, r7, #67108864	; 0x4000000
     cc0:	0013010c 	andseq	r0, r3, ip, lsl #2
     cc4:	00051100 	andeq	r1, r5, r0, lsl #2
     cc8:	0b3a0e03 	bleq	e844dc <__Stack_Size+0xe840dc>
     ccc:	1349053b 	movtne	r0, #38203	; 0x953b
     cd0:	00000602 	andeq	r0, r0, r2, lsl #12
     cd4:	03000512 	movweq	r0, #1298	; 0x512
     cd8:	3b0b3a08 	blcc	2cf500 <__Stack_Size+0x2cf100>
     cdc:	02134905 	andseq	r4, r3, #81920	; 0x14000
     ce0:	1300000a 	movwne	r0, #10
     ce4:	08030034 	stmdaeq	r3, {r2, r4, r5}
     ce8:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
     cec:	06021349 	streq	r1, [r2], -r9, asr #6
     cf0:	2e140000 	cdpcs	0, 1, cr0, cr4, cr0, {0}
     cf4:	030c3f01 	movweq	r3, #52993	; 0xcf01
     cf8:	3b0b3a0e 	blcc	2cf538 <__Stack_Size+0x2cf138>
     cfc:	490c270b 	stmdbmi	ip, {r0, r1, r3, r8, r9, sl, sp}
     d00:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
     d04:	97064001 	strls	r4, [r6, -r1]
     d08:	13010c42 	movwne	r0, #7234	; 0x1c42
     d0c:	34150000 	ldrcc	r0, [r5], #-0
     d10:	3a0e0300 	bcc	381918 <__Stack_Size+0x381518>
     d14:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     d18:	000b1c13 	andeq	r1, fp, r3, lsl ip
     d1c:	011d1600 	tsteq	sp, r0, lsl #12
     d20:	01111331 	tsteq	r1, r1, lsr r3
     d24:	0b580112 	bleq	1601174 <__Stack_Size+0x1600d74>
     d28:	00000b59 	andeq	r0, r0, r9, asr fp
     d2c:	31000517 	tstcc	r0, r7, lsl r5
     d30:	000b1c13 	andeq	r1, fp, r3, lsl ip
     d34:	010b1800 	tsteq	fp, r0, lsl #16
     d38:	01120111 	tsteq	r2, r1, lsl r1
     d3c:	05190000 	ldreq	r0, [r9, #-0]
     d40:	00133100 	andseq	r3, r3, r0, lsl #2
     d44:	82891a00 	addhi	r1, r9, #0
     d48:	01110101 	tsteq	r1, r1, lsl #2
     d4c:	00001331 	andeq	r1, r0, r1, lsr r3
     d50:	01828a1b 	orreq	r8, r2, fp, lsl sl
     d54:	910a0200 	mrsls	r0, R10_fiq
     d58:	00000a42 	andeq	r0, r0, r2, asr #20
     d5c:	3f012e1c 	svccc	0x00012e1c
     d60:	3a0e030c 	bcc	381998 <__Stack_Size+0x381598>
     d64:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     d68:	1201110c 	andne	r1, r1, #3
     d6c:	970a4001 	strls	r4, [sl, -r1]
     d70:	13010c42 	movwne	r0, #7234	; 0x1c42
     d74:	891d0000 	ldmdbhi	sp, {}	; <UNPREDICTABLE>
     d78:	11000182 	smlabbne	r0, r2, r1, r0
     d7c:	0c429501 	cfstr64eq	mvdx9, [r2], {1}
     d80:	00001331 	andeq	r1, r0, r1, lsr r3
     d84:	31012e1e 	tstcc	r1, lr, lsl lr
     d88:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
     d8c:	970a4001 	strls	r4, [sl, -r1]
     d90:	13010c42 	movwne	r0, #7234	; 0x1c42
     d94:	051f0000 	ldreq	r0, [pc, #-0]	; d9c <__Stack_Size+0x99c>
     d98:	02133100 	andseq	r3, r3, #0
     d9c:	20000006 	andcs	r0, r0, r6
     da0:	1331011d 	teqne	r1, #1073741831	; 0x40000007
     da4:	06550152 			; <UNDEFINED> instruction: 0x06550152
     da8:	05590b58 	ldrbeq	r0, [r9, #-2904]	; 0xb58
     dac:	00001301 	andeq	r1, r0, r1, lsl #6
     db0:	55010b21 	strpl	r0, [r1, #-2849]	; 0xb21
     db4:	22000006 	andcs	r0, r0, #6
     db8:	01018289 	smlabbeq	r1, r9, r2, r8
     dbc:	42950111 	addsmi	r0, r5, #1073741828	; 0x40000004
     dc0:	0013310c 	andseq	r3, r3, ip, lsl #2
     dc4:	012e2300 	teqeq	lr, r0, lsl #6
     dc8:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
     dcc:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
     dd0:	01110c27 	tsteq	r1, r7, lsr #24
     dd4:	06400112 			; <UNDEFINED> instruction: 0x06400112
     dd8:	010c4297 			; <UNDEFINED> instruction: 0x010c4297
     ddc:	24000013 	strcs	r0, [r0], #-19
     de0:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
     de4:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
     de8:	06021349 	streq	r1, [r2], -r9, asr #6
     dec:	34250000 	strtcc	r0, [r5], #-0
     df0:	3a0e0300 	bcc	3819f8 <__Stack_Size+0x3815f8>
     df4:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     df8:	000a0213 	andeq	r0, sl, r3, lsl r2
     dfc:	82892600 	addhi	r2, r9, #0
     e00:	01110101 	tsteq	r1, r1, lsl #2
     e04:	13011331 	movwne	r1, #4913	; 0x1331
     e08:	05270000 	streq	r0, [r7, #-0]!
     e0c:	3a080300 	bcc	201a14 <__Stack_Size+0x201614>
     e10:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     e14:	00060213 	andeq	r0, r6, r3, lsl r2
     e18:	00342800 	eorseq	r2, r4, r0, lsl #16
     e1c:	0b3a0e03 	bleq	e84630 <__Stack_Size+0xe84230>
     e20:	1349053b 	movtne	r0, #38203	; 0x953b
     e24:	34290000 	strtcc	r0, [r9], #-0
     e28:	3a0e0300 	bcc	381a30 <__Stack_Size+0x381630>
     e2c:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     e30:	3c0c3f13 	stccc	15, cr3, [ip], {19}
     e34:	2a00000c 	bcs	e6c <__Stack_Size+0xa6c>
     e38:	13490101 	movtne	r0, #37121	; 0x9101
     e3c:	00001301 	andeq	r1, r0, r1, lsl #6
     e40:	4900212b 	stmdbmi	r0, {r0, r1, r3, r5, r8, sp}
     e44:	000b2f13 	andeq	r2, fp, r3, lsl pc
     e48:	00342c00 	eorseq	r2, r4, r0, lsl #24
     e4c:	0b3a0e03 	bleq	e84660 <__Stack_Size+0xe84260>
     e50:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     e54:	0a020c3f 	beq	83f58 <__Stack_Size+0x83b58>
     e58:	2e2d0000 	cdpcs	0, 2, cr0, cr13, cr0, {0}
     e5c:	030c3f01 	movweq	r3, #52993	; 0xcf01
     e60:	3b0b3a0e 	blcc	2cf6a0 <__Stack_Size+0x2cf2a0>
     e64:	3c0c270b 	stccc	7, cr2, [ip], {11}
     e68:	0013010c 	andseq	r0, r3, ip, lsl #2
     e6c:	00052e00 	andeq	r2, r5, r0, lsl #28
     e70:	00001349 	andeq	r1, r0, r9, asr #6
     e74:	3f012e2f 	svccc	0x00012e2f
     e78:	3a0e030c 	bcc	381ab0 <__Stack_Size+0x3816b0>
     e7c:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
     e80:	010c3c0c 	tsteq	ip, ip, lsl #24
     e84:	30000013 	andcc	r0, r0, r3, lsl r0
     e88:	0c3f012e 	ldfeqs	f0, [pc], #-184	; dd8 <__Stack_Size+0x9d8>
     e8c:	0b3a0e03 	bleq	e846a0 <__Stack_Size+0xe842a0>
     e90:	0c27053b 	cfstr32eq	mvfx0, [r7], #-236	; 0xffffff14
     e94:	00000c3c 	andeq	r0, r0, ip, lsr ip
     e98:	01110100 	tsteq	r1, r0, lsl #2
     e9c:	0b130e25 	bleq	4c4738 <__Stack_Size+0x4c4338>
     ea0:	0e1b0e03 	cdpeq	14, 1, cr0, cr11, cr3, {0}
     ea4:	01110655 	tsteq	r1, r5, asr r6
     ea8:	06100152 			; <UNDEFINED> instruction: 0x06100152
     eac:	24020000 	strcs	r0, [r2], #-0
     eb0:	3e0b0b00 	vmlacc.f64	d0, d11, d0
     eb4:	000e030b 	andeq	r0, lr, fp, lsl #6
     eb8:	00160300 	andseq	r0, r6, r0, lsl #6
     ebc:	0b3a0803 	bleq	e82ed0 <__Stack_Size+0xe82ad0>
     ec0:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     ec4:	16040000 	strne	r0, [r4], -r0
     ec8:	3a0e0300 	bcc	381ad0 <__Stack_Size+0x3816d0>
     ecc:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     ed0:	05000013 	streq	r0, [r0, #-19]
     ed4:	13490035 	movtne	r0, #36917	; 0x9035
     ed8:	04060000 	streq	r0, [r6], #-0
     edc:	3a0b0b01 	bcc	2c3ae8 <__Stack_Size+0x2c36e8>
     ee0:	010b3b0b 	tsteq	fp, fp, lsl #22
     ee4:	07000013 	smladeq	r0, r3, r0, r0
     ee8:	0e030028 	cdpeq	0, 0, cr0, cr3, cr8, {1}
     eec:	00000d1c 	andeq	r0, r0, ip, lsl sp
     ef0:	03002808 	movweq	r2, #2056	; 0x808
     ef4:	000d1c08 	andeq	r1, sp, r8, lsl #24
     ef8:	01130900 	tsteq	r3, r0, lsl #18
     efc:	0b3a0b0b 	bleq	e83b30 <__Stack_Size+0xe83730>
     f00:	1301053b 	movwne	r0, #5435	; 0x153b
     f04:	0d0a0000 	stceq	0, cr0, [sl, #-0]
     f08:	3a080300 	bcc	201b10 <__Stack_Size+0x201710>
     f0c:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     f10:	000a3813 	andeq	r3, sl, r3, lsl r8
     f14:	000d0b00 	andeq	r0, sp, r0, lsl #22
     f18:	0b3a0e03 	bleq	e8472c <__Stack_Size+0xe8432c>
     f1c:	1349053b 	movtne	r0, #38203	; 0x953b
     f20:	00000a38 	andeq	r0, r0, r8, lsr sl
     f24:	0300160c 	movweq	r1, #1548	; 0x60c
     f28:	3b0b3a0e 	blcc	2cf768 <__Stack_Size+0x2cf368>
     f2c:	00134905 	andseq	r4, r3, r5, lsl #18
     f30:	012e0d00 	teqeq	lr, r0, lsl #26
     f34:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
     f38:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
     f3c:	13490c27 	movtne	r0, #39975	; 0x9c27
     f40:	13010b20 	movwne	r0, #6944	; 0x1b20
     f44:	340e0000 	strcc	r0, [lr], #-0
     f48:	3a0e0300 	bcc	381b50 <__Stack_Size+0x381750>
     f4c:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     f50:	0f000013 	svceq	0x00000013
     f54:	0c3f012e 	ldfeqs	f0, [pc], #-184	; ea4 <__Stack_Size+0xaa4>
     f58:	0b3a0e03 	bleq	e8476c <__Stack_Size+0xe8436c>
     f5c:	0c270b3b 	stceq	11, cr0, [r7], #-236	; 0xffffff14
     f60:	01120111 	tsteq	r2, r1, lsl r1
     f64:	42970a40 	addsmi	r0, r7, #262144	; 0x40000
     f68:	0013010c 	andseq	r0, r3, ip, lsl #2
     f6c:	00051000 	andeq	r1, r5, r0
     f70:	0b3a0e03 	bleq	e84784 <__Stack_Size+0xe84384>
     f74:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     f78:	00000602 	andeq	r0, r0, r2, lsl #12
     f7c:	3f002e11 	svccc	0x00002e11
     f80:	3a0e030c 	bcc	381bb8 <__Stack_Size+0x3817b8>
     f84:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     f88:	1201110c 	andne	r1, r1, #3
     f8c:	970a4001 	strls	r4, [sl, -r1]
     f90:	00000c42 	andeq	r0, r0, r2, asr #24
     f94:	3f002e12 	svccc	0x00002e12
     f98:	3a0e030c 	bcc	381bd0 <__Stack_Size+0x3817d0>
     f9c:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
     fa0:	1113490c 	tstne	r3, ip, lsl #18
     fa4:	40011201 	andmi	r1, r1, r1, lsl #4
     fa8:	0c42970a 	mcrreq	7, 0, r9, r2, cr10
     fac:	2e130000 	cdpcs	0, 1, cr0, cr3, cr0, {0}
     fb0:	030c3f01 	movweq	r3, #52993	; 0xcf01
     fb4:	3b0b3a0e 	blcc	2cf7f4 <__Stack_Size+0x2cf3f4>
     fb8:	490c2705 	stmdbmi	ip, {r0, r2, r8, r9, sl, sp}
     fbc:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
     fc0:	970a4001 	strls	r4, [sl, -r1]
     fc4:	13010c42 	movwne	r0, #7234	; 0x1c42
     fc8:	34140000 	ldrcc	r0, [r4], #-0
     fcc:	3a0e0300 	bcc	381bd4 <__Stack_Size+0x3817d4>
     fd0:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     fd4:	00060213 	andeq	r0, r6, r3, lsl r2
     fd8:	012e1500 	teqeq	lr, r0, lsl #10
     fdc:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
     fe0:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
     fe4:	01110c27 	tsteq	r1, r7, lsr #24
     fe8:	0a400112 	beq	1001438 <__Stack_Size+0x1001038>
     fec:	010c4297 			; <UNDEFINED> instruction: 0x010c4297
     ff0:	16000013 			; <UNDEFINED> instruction: 0x16000013
     ff4:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
     ff8:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
     ffc:	06021349 	streq	r1, [r2], -r9, asr #6
    1000:	05170000 	ldreq	r0, [r7, #-0]
    1004:	3a0e0300 	bcc	381c0c <__Stack_Size+0x38180c>
    1008:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    100c:	000a0213 	andeq	r0, sl, r3, lsl r2
    1010:	012e1800 	teqeq	lr, r0, lsl #16
    1014:	01111331 	tsteq	r1, r1, lsr r3
    1018:	0a400112 	beq	1001468 <__Stack_Size+0x1001068>
    101c:	010c4297 			; <UNDEFINED> instruction: 0x010c4297
    1020:	19000013 	stmdbne	r0, {r0, r1, r4}
    1024:	13310034 	teqne	r1, #52	; 0x34
    1028:	00000602 	andeq	r0, r0, r2, lsl #12
    102c:	31011d1a 	tstcc	r1, sl, lsl sp
    1030:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
    1034:	590b5801 	stmdbpl	fp, {r0, fp, ip, lr}
    1038:	1b000005 	blne	1054 <__Stack_Size+0xc54>
    103c:	0111010b 	tsteq	r1, fp, lsl #2
    1040:	00000112 	andeq	r0, r0, r2, lsl r1
    1044:	3100341c 	tstcc	r0, ip, lsl r4
    1048:	1d000013 	stcne	0, cr0, [r0, #-76]	; 0xffffffb4
    104c:	0e03012e 	adfeqsp	f0, f3, #0.5
    1050:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    1054:	0b200c27 	bleq	8040f8 <__Stack_Size+0x803cf8>
    1058:	00001301 	andeq	r1, r0, r1, lsl #6
    105c:	0300341e 	movweq	r3, #1054	; 0x41e
    1060:	3b0b3a08 	blcc	2cf888 <__Stack_Size+0x2cf488>
    1064:	00134905 	andseq	r4, r3, r5, lsl #18
    1068:	012e1f00 	teqeq	lr, r0, lsl #30
    106c:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
    1070:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    1074:	13490c27 	movtne	r0, #39975	; 0x9c27
    1078:	01120111 	tsteq	r2, r1, lsl r1
    107c:	42970640 	addsmi	r0, r7, #67108864	; 0x4000000
    1080:	0013010c 	andseq	r0, r3, ip, lsl #2
    1084:	011d2000 	tsteq	sp, r0
    1088:	01111331 	tsteq	r1, r1, lsr r3
    108c:	0b580112 	bleq	16014dc <__Stack_Size+0x16010dc>
    1090:	13010559 	movwne	r0, #5465	; 0x1559
    1094:	89210000 	stmdbhi	r1!, {}	; <UNPREDICTABLE>
    1098:	11000182 	smlabbne	r0, r2, r1, r0
    109c:	00133101 	andseq	r3, r3, r1, lsl #2
    10a0:	82892200 	addhi	r2, r9, #0
    10a4:	01110101 	tsteq	r1, r1, lsl #2
    10a8:	13011331 	movwne	r1, #4913	; 0x1331
    10ac:	8a230000 	bhi	8c10b4 <__Stack_Size+0x8c0cb4>
    10b0:	02000182 	andeq	r0, r0, #-2147483616	; 0x80000020
    10b4:	0a42910a 	beq	10a54e4 <__Stack_Size+0x10a50e4>
    10b8:	89240000 	stmdbhi	r4!, {}	; <UNPREDICTABLE>
    10bc:	11010182 	smlabbne	r1, r2, r1, r0
    10c0:	00133101 	andseq	r3, r3, r1, lsl #2
    10c4:	012e2500 	teqeq	lr, r0, lsl #10
    10c8:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
    10cc:	0b3b0b3a 	bleq	ec3dbc <__Stack_Size+0xec39bc>
    10d0:	13490c27 	movtne	r0, #39975	; 0x9c27
    10d4:	01120111 	tsteq	r2, r1, lsl r1
    10d8:	42970640 	addsmi	r0, r7, #67108864	; 0x4000000
    10dc:	0013010c 	andseq	r0, r3, ip, lsl #2
    10e0:	00342600 	eorseq	r2, r4, r0, lsl #12
    10e4:	0b3a0e03 	bleq	e848f8 <__Stack_Size+0xe844f8>
    10e8:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    10ec:	00000602 	andeq	r0, r0, r2, lsl #12
    10f0:	3f012e27 	svccc	0x00012e27
    10f4:	3a0e030c 	bcc	381d2c <__Stack_Size+0x38192c>
    10f8:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
    10fc:	1113490c 	tstne	r3, ip, lsl #18
    1100:	40011201 	andmi	r1, r1, r1, lsl #4
    1104:	0c429706 	mcrreq	7, 0, r9, r2, cr6
    1108:	01000000 	mrseq	r0, (UNDEF: 0)
    110c:	0e250111 	mcreq	1, 1, r0, cr5, cr1, {0}
    1110:	0e030b13 	vmoveq.32	d3[0], r0
    1114:	06550e1b 			; <UNDEFINED> instruction: 0x06550e1b
    1118:	01520111 	cmpeq	r2, r1, lsl r1
    111c:	00000610 	andeq	r0, r0, r0, lsl r6
    1120:	0b002402 	bleq	a130 <__Stack_Size+0x9d30>
    1124:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
    1128:	0300000e 	movweq	r0, #14
    112c:	08030016 	stmdaeq	r3, {r1, r2, r4}
    1130:	0b3b0b3a 	bleq	ec3e20 <__Stack_Size+0xec3a20>
    1134:	00001349 	andeq	r1, r0, r9, asr #6
    1138:	03001604 	movweq	r1, #1540	; 0x604
    113c:	3b0b3a0e 	blcc	2cf97c <__Stack_Size+0x2cf57c>
    1140:	0013490b 	andseq	r4, r3, fp, lsl #18
    1144:	00350500 	eorseq	r0, r5, r0, lsl #10
    1148:	00001349 	andeq	r1, r0, r9, asr #6
    114c:	0b010406 	bleq	4216c <__Stack_Size+0x41d6c>
    1150:	3b0b3a0b 	blcc	2cf984 <__Stack_Size+0x2cf584>
    1154:	0013010b 	andseq	r0, r3, fp, lsl #2
    1158:	00280700 	eoreq	r0, r8, r0, lsl #14
    115c:	0d1c0e03 	ldceq	14, cr0, [ip, #-12]
    1160:	28080000 	stmdacs	r8, {}	; <UNPREDICTABLE>
    1164:	1c080300 	stcne	3, cr0, [r8], {-0}
    1168:	0900000d 	stmdbeq	r0, {r0, r2, r3}
    116c:	0b0b0113 	bleq	2c15c0 <__Stack_Size+0x2c11c0>
    1170:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    1174:	00001301 	andeq	r1, r0, r1, lsl #6
    1178:	03000d0a 	movweq	r0, #3338	; 0xd0a
    117c:	3b0b3a08 	blcc	2cf9a4 <__Stack_Size+0x2cf5a4>
    1180:	38134905 	ldmdacc	r3, {r0, r2, r8, fp, lr}
    1184:	0b00000a 	bleq	11b4 <__Stack_Size+0xdb4>
    1188:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
    118c:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    1190:	00001349 	andeq	r1, r0, r9, asr #6
    1194:	3f012e0c 	svccc	0x00012e0c
    1198:	3a0e030c 	bcc	381dd0 <__Stack_Size+0x3819d0>
    119c:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
    11a0:	1201110c 	andne	r1, r1, #3
    11a4:	970a4001 	strls	r4, [sl, -r1]
    11a8:	13010c42 	movwne	r0, #7234	; 0x1c42
    11ac:	050d0000 	streq	r0, [sp, #-0]
    11b0:	3a0e0300 	bcc	381db8 <__Stack_Size+0x3819b8>
    11b4:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    11b8:	000a0213 	andeq	r0, sl, r3, lsl r2
    11bc:	002e0e00 	eoreq	r0, lr, r0, lsl #28
    11c0:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
    11c4:	0b3b0b3a 	bleq	ec3eb4 <__Stack_Size+0xec3ab4>
    11c8:	01110c27 	tsteq	r1, r7, lsr #24
    11cc:	0a400112 	beq	100161c <__Stack_Size+0x100121c>
    11d0:	000c4297 	muleq	ip, r7, r2
    11d4:	012e0f00 	teqeq	lr, r0, lsl #30
    11d8:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
    11dc:	0b3b0b3a 	bleq	ec3ecc <__Stack_Size+0xec3acc>
    11e0:	13490c27 	movtne	r0, #39975	; 0x9c27
    11e4:	01120111 	tsteq	r2, r1, lsl r1
    11e8:	42970a40 	addsmi	r0, r7, #262144	; 0x40000
    11ec:	1000000c 	andne	r0, r0, ip
    11f0:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
    11f4:	0b3b0b3a 	bleq	ec3ee4 <__Stack_Size+0xec3ae4>
    11f8:	06021349 	streq	r1, [r2], -r9, asr #6
    11fc:	34110000 	ldrcc	r0, [r1], #-0
    1200:	3a0e0300 	bcc	381e08 <__Stack_Size+0x381a08>
    1204:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1208:	00060213 	andeq	r0, r6, r3, lsl r2
    120c:	11010000 	mrsne	r0, (UNDEF: 1)
    1210:	130e2501 	movwne	r2, #58625	; 0xe501
    1214:	1b0e030b 	blne	381e48 <__Stack_Size+0x381a48>
    1218:	1106550e 	tstne	r6, lr, lsl #10
    121c:	10015201 	andne	r5, r1, r1, lsl #4
    1220:	02000006 	andeq	r0, r0, #6
    1224:	0b0b0024 	bleq	2c12bc <__Stack_Size+0x2c0ebc>
    1228:	0e030b3e 	vmoveq.16	d3[0], r0
    122c:	16030000 	strne	r0, [r3], -r0
    1230:	3a080300 	bcc	201e38 <__Stack_Size+0x201a38>
    1234:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1238:	04000013 	streq	r0, [r0], #-19
    123c:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
    1240:	0b3b0b3a 	bleq	ec3f30 <__Stack_Size+0xec3b30>
    1244:	00001349 	andeq	r1, r0, r9, asr #6
    1248:	49003505 	stmdbmi	r0, {r0, r2, r8, sl, ip, sp}
    124c:	06000013 			; <UNDEFINED> instruction: 0x06000013
    1250:	0b0b0104 	bleq	2c1668 <__Stack_Size+0x2c1268>
    1254:	0b3b0b3a 	bleq	ec3f44 <__Stack_Size+0xec3b44>
    1258:	00001301 	andeq	r1, r0, r1, lsl #6
    125c:	03002807 	movweq	r2, #2055	; 0x807
    1260:	000d1c0e 	andeq	r1, sp, lr, lsl #24
    1264:	01130800 	tsteq	r3, r0, lsl #16
    1268:	0b3a0b0b 	bleq	e83e9c <__Stack_Size+0xe83a9c>
    126c:	1301053b 	movwne	r0, #5435	; 0x153b
    1270:	0d090000 	stceq	0, cr0, [r9, #-0]
    1274:	3a080300 	bcc	201e7c <__Stack_Size+0x201a7c>
    1278:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    127c:	000a3813 	andeq	r3, sl, r3, lsl r8
    1280:	000d0a00 	andeq	r0, sp, r0, lsl #20
    1284:	0b3a0e03 	bleq	e84a98 <__Stack_Size+0xe84698>
    1288:	1349053b 	movtne	r0, #38203	; 0x953b
    128c:	00000a38 	andeq	r0, r0, r8, lsr sl
    1290:	0300160b 	movweq	r1, #1547	; 0x60b
    1294:	3b0b3a0e 	blcc	2cfad4 <__Stack_Size+0x2cf6d4>
    1298:	00134905 	andseq	r4, r3, r5, lsl #18
    129c:	01010c00 	tsteq	r1, r0, lsl #24
    12a0:	13011349 	movwne	r1, #4937	; 0x1349
    12a4:	210d0000 	mrscs	r0, (UNDEF: 13)
    12a8:	2f134900 	svccs	0x00134900
    12ac:	0e00000b 	cdpeq	0, 0, cr0, cr0, cr11, {0}
    12b0:	0b0b0113 	bleq	2c1704 <__Stack_Size+0x2c1304>
    12b4:	0b3b0b3a 	bleq	ec3fa4 <__Stack_Size+0xec3ba4>
    12b8:	00001301 	andeq	r1, r0, r1, lsl #6
    12bc:	03000d0f 	movweq	r0, #3343	; 0xd0f
    12c0:	3b0b3a0e 	blcc	2cfb00 <__Stack_Size+0x2cf700>
    12c4:	3813490b 	ldmdacc	r3, {r0, r1, r3, r8, fp, lr}
    12c8:	1000000a 	andne	r0, r0, sl
    12cc:	0c3f012e 	ldfeqs	f0, [pc], #-184	; 121c <__Stack_Size+0xe1c>
    12d0:	0b3a0e03 	bleq	e84ae4 <__Stack_Size+0xe846e4>
    12d4:	0c270b3b 	stceq	11, cr0, [r7], #-236	; 0xffffff14
    12d8:	01120111 	tsteq	r2, r1, lsl r1
    12dc:	42970640 	addsmi	r0, r7, #67108864	; 0x4000000
    12e0:	0013010c 	andseq	r0, r3, ip, lsl #2
    12e4:	00051100 	andeq	r1, r5, r0, lsl #2
    12e8:	0b3a0e03 	bleq	e84afc <__Stack_Size+0xe846fc>
    12ec:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    12f0:	00000602 	andeq	r0, r0, r2, lsl #12
    12f4:	01828912 	orreq	r8, r2, r2, lsl r9
    12f8:	31011101 	tstcc	r1, r1, lsl #2
    12fc:	00130113 	andseq	r0, r3, r3, lsl r1
    1300:	828a1300 	addhi	r1, sl, #0
    1304:	0a020001 	beq	81310 <__Stack_Size+0x80f10>
    1308:	000a4291 	muleq	sl, r1, r2
    130c:	82891400 	addhi	r1, r9, #0
    1310:	01110101 	tsteq	r1, r1, lsl #2
    1314:	310c4295 			; <UNDEFINED> instruction: 0x310c4295
    1318:	15000013 	strne	r0, [r0, #-19]
    131c:	0b0b000f 	bleq	2c1360 <__Stack_Size+0x2c0f60>
    1320:	00001349 	andeq	r1, r0, r9, asr #6
    1324:	03000516 	movweq	r0, #1302	; 0x516
    1328:	3b0b3a0e 	blcc	2cfb68 <__Stack_Size+0x2cf768>
    132c:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
    1330:	1700000a 	strne	r0, [r0, -sl]
    1334:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
    1338:	0b3b0b3a 	bleq	ec4028 <__Stack_Size+0xec3c28>
    133c:	06021349 	streq	r1, [r2], -r9, asr #6
    1340:	34180000 	ldrcc	r0, [r8], #-0
    1344:	3a080300 	bcc	201f4c <__Stack_Size+0x201b4c>
    1348:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    134c:	00060213 	andeq	r0, r6, r3, lsl r2
    1350:	012e1900 	teqeq	lr, r0, lsl #18
    1354:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
    1358:	0b3b0b3a 	bleq	ec4048 <__Stack_Size+0xec3c48>
    135c:	01110c27 	tsteq	r1, r7, lsr #24
    1360:	0a400112 	beq	10017b0 <__Stack_Size+0x10013b0>
    1364:	010c4297 			; <UNDEFINED> instruction: 0x010c4297
    1368:	1a000013 	bne	13bc <__Stack_Size+0xfbc>
    136c:	0c3f012e 	ldfeqs	f0, [pc], #-184	; 12bc <__Stack_Size+0xebc>
    1370:	0b3a0e03 	bleq	e84b84 <__Stack_Size+0xe84784>
    1374:	0c270b3b 	stceq	11, cr0, [r7], #-236	; 0xffffff14
    1378:	01111349 	tsteq	r1, r9, asr #6
    137c:	0a400112 	beq	10017cc <__Stack_Size+0x10013cc>
    1380:	010c4297 			; <UNDEFINED> instruction: 0x010c4297
    1384:	1b000013 	blne	13d8 <__Stack_Size+0xfd8>
    1388:	0c3f012e 	ldfeqs	f0, [pc], #-184	; 12d8 <__Stack_Size+0xed8>
    138c:	0b3a0e03 	bleq	e84ba0 <__Stack_Size+0xe847a0>
    1390:	0c27053b 	cfstr32eq	mvfx0, [r7], #-236	; 0xffffff14
    1394:	01111349 	tsteq	r1, r9, asr #6
    1398:	0a400112 	beq	10017e8 <__Stack_Size+0x10013e8>
    139c:	010c4297 			; <UNDEFINED> instruction: 0x010c4297
    13a0:	1c000013 	stcne	0, cr0, [r0], {19}
    13a4:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
    13a8:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    13ac:	06021349 	streq	r1, [r2], -r9, asr #6
    13b0:	051d0000 	ldreq	r0, [sp, #-0]
    13b4:	3a0e0300 	bcc	381fbc <__Stack_Size+0x381bbc>
    13b8:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    13bc:	000a0213 	andeq	r0, sl, r3, lsl r2
    13c0:	00341e00 	eorseq	r1, r4, r0, lsl #28
    13c4:	0b3a0e03 	bleq	e84bd8 <__Stack_Size+0xe847d8>
    13c8:	1349053b 	movtne	r0, #38203	; 0x953b
    13cc:	00000602 	andeq	r0, r0, r2, lsl #12
    13d0:	3f012e1f 	svccc	0x00012e1f
    13d4:	3a0e030c 	bcc	38200c <__Stack_Size+0x381c0c>
    13d8:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
    13dc:	1201110c 	andne	r1, r1, #3
    13e0:	970a4001 	strls	r4, [sl, -r1]
    13e4:	13010c42 	movwne	r0, #7234	; 0x1c42
    13e8:	34200000 	strtcc	r0, [r0], #-0
    13ec:	3a080300 	bcc	201ff4 <__Stack_Size+0x201bf4>
    13f0:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    13f4:	00060213 	andeq	r0, r6, r3, lsl r2
    13f8:	012e2100 	teqeq	lr, r0, lsl #2
    13fc:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
    1400:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    1404:	01110c27 	tsteq	r1, r7, lsr #24
    1408:	06400112 			; <UNDEFINED> instruction: 0x06400112
    140c:	010c4297 			; <UNDEFINED> instruction: 0x010c4297
    1410:	22000013 	andcs	r0, r0, #19
    1414:	0c3f012e 	ldfeqs	f0, [pc], #-184	; 1364 <__Stack_Size+0xf64>
    1418:	0b3a0e03 	bleq	e84c2c <__Stack_Size+0xe8482c>
    141c:	0c27053b 	cfstr32eq	mvfx0, [r7], #-236	; 0xffffff14
    1420:	00000c3c 	andeq	r0, r0, ip, lsr ip
    1424:	49000523 	stmdbmi	r0, {r0, r1, r5, r8, sl}
    1428:	00000013 	andeq	r0, r0, r3, lsl r0
    142c:	25011101 	strcs	r1, [r1, #-257]	; 0x101
    1430:	030b130e 	movweq	r1, #45838	; 0xb30e
    1434:	550e1b0e 	strpl	r1, [lr, #-2830]	; 0xb0e
    1438:	52011106 	andpl	r1, r1, #-2147483647	; 0x80000001
    143c:	00061001 	andeq	r1, r6, r1
    1440:	00240200 	eoreq	r0, r4, r0, lsl #4
    1444:	0b3e0b0b 	bleq	f84078 <__Stack_Size+0xf83c78>
    1448:	00000e03 	andeq	r0, r0, r3, lsl #28
    144c:	03001603 	movweq	r1, #1539	; 0x603
    1450:	3b0b3a08 	blcc	2cfc78 <__Stack_Size+0x2cf878>
    1454:	0013490b 	andseq	r4, r3, fp, lsl #18
    1458:	00160400 	andseq	r0, r6, r0, lsl #8
    145c:	0b3a0e03 	bleq	e84c70 <__Stack_Size+0xe84870>
    1460:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    1464:	35050000 	strcc	r0, [r5, #-0]
    1468:	00134900 	andseq	r4, r3, r0, lsl #18
    146c:	00260600 	eoreq	r0, r6, r0, lsl #12
    1470:	00001349 	andeq	r1, r0, r9, asr #6
    1474:	0b010407 	bleq	42498 <__Stack_Size+0x42098>
    1478:	3b0b3a0b 	blcc	2cfcac <__Stack_Size+0x2cf8ac>
    147c:	0013010b 	andseq	r0, r3, fp, lsl #2
    1480:	00280800 	eoreq	r0, r8, r0, lsl #16
    1484:	0d1c0e03 	ldceq	14, cr0, [ip, #-12]
    1488:	28090000 	stmdacs	r9, {}	; <UNPREDICTABLE>
    148c:	1c080300 	stcne	3, cr0, [r8], {-0}
    1490:	0a00000d 	beq	14cc <__Stack_Size+0x10cc>
    1494:	050b0113 	streq	r0, [fp, #-275]	; 0x113
    1498:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    149c:	00001301 	andeq	r1, r0, r1, lsl #6
    14a0:	03000d0b 	movweq	r0, #3339	; 0xd0b
    14a4:	3b0b3a0e 	blcc	2cfce4 <__Stack_Size+0x2cf8e4>
    14a8:	38134905 	ldmdacc	r3, {r0, r2, r8, fp, lr}
    14ac:	0c00000a 	stceq	0, cr0, [r0], {10}
    14b0:	0803000d 	stmdaeq	r3, {r0, r2, r3}
    14b4:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    14b8:	0a381349 	beq	e061e4 <__Stack_Size+0xe05de4>
    14bc:	010d0000 	mrseq	r0, (UNDEF: 13)
    14c0:	01134901 	tsteq	r3, r1, lsl #18
    14c4:	0e000013 	mcreq	0, 0, r0, cr0, cr3, {0}
    14c8:	13490021 	movtne	r0, #36897	; 0x9021
    14cc:	00000b2f 	andeq	r0, r0, pc, lsr #22
    14d0:	0300160f 	movweq	r1, #1551	; 0x60f
    14d4:	3b0b3a0e 	blcc	2cfd14 <__Stack_Size+0x2cf914>
    14d8:	00134905 	andseq	r4, r3, r5, lsl #18
    14dc:	01131000 	tsteq	r3, r0
    14e0:	0b3a0b0b 	bleq	e84114 <__Stack_Size+0xe83d14>
    14e4:	1301053b 	movwne	r0, #5435	; 0x153b
    14e8:	13110000 	tstne	r1, #0
    14ec:	3a0b0b01 	bcc	2c40f8 <__Stack_Size+0x2c3cf8>
    14f0:	010b3b0b 	tsteq	fp, fp, lsl #22
    14f4:	12000013 	andne	r0, r0, #19
    14f8:	0e03000d 	cdpeq	0, 0, cr0, cr3, cr13, {0}
    14fc:	0b3b0b3a 	bleq	ec41ec <__Stack_Size+0xec3dec>
    1500:	0a381349 	beq	e0622c <__Stack_Size+0xe05e2c>
    1504:	2e130000 	cdpcs	0, 1, cr0, cr3, cr0, {0}
    1508:	030c3f01 	movweq	r3, #52993	; 0xcf01
    150c:	3b0b3a0e 	blcc	2cfd4c <__Stack_Size+0x2cf94c>
    1510:	110c270b 	tstne	ip, fp, lsl #14
    1514:	40011201 	andmi	r1, r1, r1, lsl #4
    1518:	0c42970a 	mcrreq	7, 0, r9, r2, cr10
    151c:	00001301 	andeq	r1, r0, r1, lsl #6
    1520:	03003414 	movweq	r3, #1044	; 0x414
    1524:	3b0b3a0e 	blcc	2cfd64 <__Stack_Size+0x2cf964>
    1528:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
    152c:	15000006 	strne	r0, [r0, #-6]
    1530:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
    1534:	0b3b0b3a 	bleq	ec4224 <__Stack_Size+0xec3e24>
    1538:	06021349 	streq	r1, [r2], -r9, asr #6
    153c:	2e160000 	cdpcs	0, 1, cr0, cr6, cr0, {0}
    1540:	030c3f01 	movweq	r3, #52993	; 0xcf01
    1544:	3b0b3a0e 	blcc	2cfd84 <__Stack_Size+0x2cf984>
    1548:	110c270b 	tstne	ip, fp, lsl #14
    154c:	40011201 	andmi	r1, r1, r1, lsl #4
    1550:	0c429706 	mcrreq	7, 0, r9, r2, cr6
    1554:	00001301 	andeq	r1, r0, r1, lsl #6
    1558:	0b000f17 	bleq	51bc <__Stack_Size+0x4dbc>
    155c:	0013490b 	andseq	r4, r3, fp, lsl #18
    1560:	00051800 	andeq	r1, r5, r0, lsl #16
    1564:	0b3a0e03 	bleq	e84d78 <__Stack_Size+0xe84978>
    1568:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    156c:	00000a02 	andeq	r0, r0, r2, lsl #20
    1570:	01828919 	orreq	r8, r2, r9, lsl r9
    1574:	95011100 	strls	r1, [r1, #-256]	; 0x100
    1578:	13310c42 	teqne	r1, #16896	; 0x4200
    157c:	891a0000 	ldmdbhi	sl, {}	; <UNPREDICTABLE>
    1580:	11010182 	smlabbne	r1, r2, r1, r0
    1584:	0c429501 	cfstr64eq	mvdx9, [r2], {1}
    1588:	00001331 	andeq	r1, r0, r1, lsr r3
    158c:	01828a1b 	orreq	r8, r2, fp, lsl sl
    1590:	910a0200 	mrsls	r0, R10_fiq
    1594:	00000a42 	andeq	r0, r0, r2, asr #20
    1598:	3f012e1c 	svccc	0x00012e1c
    159c:	3a0e030c 	bcc	3821d4 <__Stack_Size+0x381dd4>
    15a0:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
    15a4:	1113490c 	tstne	r3, ip, lsl #18
    15a8:	40011201 	andmi	r1, r1, r1, lsl #4
    15ac:	0c42970a 	mcrreq	7, 0, r9, r2, cr10
    15b0:	00001301 	andeq	r1, r0, r1, lsl #6
    15b4:	3f002e1d 	svccc	0x00002e1d
    15b8:	3a0e030c 	bcc	3821f0 <__Stack_Size+0x381df0>
    15bc:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
    15c0:	1113490c 	tstne	r3, ip, lsl #18
    15c4:	40011201 	andmi	r1, r1, r1, lsl #4
    15c8:	0c42970a 	mcrreq	7, 0, r9, r2, cr10
    15cc:	2e1e0000 	cdpcs	0, 1, cr0, cr14, cr0, {0}
    15d0:	030c3f01 	movweq	r3, #52993	; 0xcf01
    15d4:	3b0b3a0e 	blcc	2cfe14 <__Stack_Size+0x2cfa14>
    15d8:	490c2705 	stmdbmi	ip, {r0, r2, r8, r9, sl, sp}
    15dc:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
    15e0:	970a4001 	strls	r4, [sl, -r1]
    15e4:	13010c42 	movwne	r0, #7234	; 0x1c42
    15e8:	051f0000 	ldreq	r0, [pc, #-0]	; 15f0 <__Stack_Size+0x11f0>
    15ec:	3a0e0300 	bcc	3821f4 <__Stack_Size+0x381df4>
    15f0:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    15f4:	00060213 	andeq	r0, r6, r3, lsl r2
    15f8:	00342000 	eorseq	r2, r4, r0
    15fc:	0b3a0e03 	bleq	e84e10 <__Stack_Size+0xe84a10>
    1600:	1349053b 	movtne	r0, #38203	; 0x953b
    1604:	00000602 	andeq	r0, r0, r2, lsl #12
    1608:	03003421 	movweq	r3, #1057	; 0x421
    160c:	3b0b3a08 	blcc	2cfe34 <__Stack_Size+0x2cfa34>
    1610:	02134905 	andseq	r4, r3, #81920	; 0x14000
    1614:	22000006 	andcs	r0, r0, #6
    1618:	0c3f012e 	ldfeqs	f0, [pc], #-184	; 1568 <__Stack_Size+0x1168>
    161c:	0b3a0e03 	bleq	e84e30 <__Stack_Size+0xe84a30>
    1620:	0c27053b 	cfstr32eq	mvfx0, [r7], #-236	; 0xffffff14
    1624:	01120111 	tsteq	r2, r1, lsl r1
    1628:	42970a40 	addsmi	r0, r7, #262144	; 0x40000
    162c:	0013010c 	andseq	r0, r3, ip, lsl #2
    1630:	00052300 	andeq	r2, r5, r0, lsl #6
    1634:	0b3a0e03 	bleq	e84e48 <__Stack_Size+0xe84a48>
    1638:	1349053b 	movtne	r0, #38203	; 0x953b
    163c:	00000a02 	andeq	r0, r0, r2, lsl #20
    1640:	3f012e24 	svccc	0x00012e24
    1644:	3a0e030c 	bcc	38227c <__Stack_Size+0x381e7c>
    1648:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
    164c:	1201110c 	andne	r1, r1, #3
    1650:	97064001 	strls	r4, [r6, -r1]
    1654:	13010c42 	movwne	r0, #7234	; 0x1c42
    1658:	89250000 	stmdbhi	r5!, {}	; <UNPREDICTABLE>
    165c:	11000182 	smlabbne	r0, r2, r1, r0
    1660:	00133101 	andseq	r3, r3, r1, lsl #2
    1664:	002e2600 	eoreq	r2, lr, r0, lsl #12
    1668:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
    166c:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    1670:	01110c27 	tsteq	r1, r7, lsr #24
    1674:	0a400112 	beq	1001ac4 <__Stack_Size+0x10016c4>
    1678:	000c4297 	muleq	ip, r7, r2
    167c:	002e2700 	eoreq	r2, lr, r0, lsl #14
    1680:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
    1684:	0b3b0b3a 	bleq	ec4374 <__Stack_Size+0xec3f74>
    1688:	0c3c0c27 	ldceq	12, cr0, [ip], #-156	; 0xffffff64
    168c:	2e280000 	cdpcs	0, 2, cr0, cr8, cr0, {0}
    1690:	030c3f01 	movweq	r3, #52993	; 0xcf01
    1694:	3b0b3a0e 	blcc	2cfed4 <__Stack_Size+0x2cfad4>
    1698:	3c0c270b 	stccc	7, cr2, [ip], {11}
    169c:	0013010c 	andseq	r0, r3, ip, lsl #2
    16a0:	00052900 	andeq	r2, r5, r0, lsl #18
    16a4:	00001349 	andeq	r1, r0, r9, asr #6
    16a8:	3f002e2a 	svccc	0x00002e2a
    16ac:	3a0e030c 	bcc	3822e4 <__Stack_Size+0x381ee4>
    16b0:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
    16b4:	3c13490c 	ldccc	9, cr4, [r3], {12}
    16b8:	0000000c 	andeq	r0, r0, ip
    16bc:	25011101 	strcs	r1, [r1, #-257]	; 0x101
    16c0:	030b130e 	movweq	r1, #45838	; 0xb30e
    16c4:	550e1b0e 	strpl	r1, [lr, #-2830]	; 0xb0e
    16c8:	52011106 	andpl	r1, r1, #-2147483647	; 0x80000001
    16cc:	00061001 	andeq	r1, r6, r1
    16d0:	00240200 	eoreq	r0, r4, r0, lsl #4
    16d4:	0b3e0b0b 	bleq	f84308 <__Stack_Size+0xf83f08>
    16d8:	00000e03 	andeq	r0, r0, r3, lsl #28
    16dc:	03001603 	movweq	r1, #1539	; 0x603
    16e0:	3b0b3a08 	blcc	2cff08 <__Stack_Size+0x2cfb08>
    16e4:	0013490b 	andseq	r4, r3, fp, lsl #18
    16e8:	00260400 	eoreq	r0, r6, r0, lsl #8
    16ec:	00001349 	andeq	r1, r0, r9, asr #6
    16f0:	03001605 	movweq	r1, #1541	; 0x605
    16f4:	3b0b3a0e 	blcc	2cff34 <__Stack_Size+0x2cfb34>
    16f8:	0013490b 	andseq	r4, r3, fp, lsl #18
    16fc:	00350600 	eorseq	r0, r5, r0, lsl #12
    1700:	00001349 	andeq	r1, r0, r9, asr #6
    1704:	0b010407 	bleq	42728 <__Stack_Size+0x42328>
    1708:	3b0b3a0b 	blcc	2cff3c <__Stack_Size+0x2cfb3c>
    170c:	0013010b 	andseq	r0, r3, fp, lsl #2
    1710:	00280800 	eoreq	r0, r8, r0, lsl #16
    1714:	0d1c0e03 	ldceq	14, cr0, [ip, #-12]
    1718:	28090000 	stmdacs	r9, {}	; <UNPREDICTABLE>
    171c:	1c080300 	stcne	3, cr0, [r8], {-0}
    1720:	0a00000d 	beq	175c <__Stack_Size+0x135c>
    1724:	0b0b0113 	bleq	2c1b78 <__Stack_Size+0x2c1778>
    1728:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    172c:	00001301 	andeq	r1, r0, r1, lsl #6
    1730:	03000d0b 	movweq	r0, #3339	; 0xd0b
    1734:	3b0b3a08 	blcc	2cff5c <__Stack_Size+0x2cfb5c>
    1738:	38134905 	ldmdacc	r3, {r0, r2, r8, fp, lr}
    173c:	0c00000a 	stceq	0, cr0, [r0], {10}
    1740:	0e03000d 	cdpeq	0, 0, cr0, cr3, cr13, {0}
    1744:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    1748:	0a381349 	beq	e06474 <__Stack_Size+0xe06074>
    174c:	160d0000 	strne	r0, [sp], -r0
    1750:	3a0e0300 	bcc	382358 <__Stack_Size+0x381f58>
    1754:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    1758:	0e000013 	mcreq	0, 0, r0, cr0, cr3, {0}
    175c:	0b0b0113 	bleq	2c1bb0 <__Stack_Size+0x2c17b0>
    1760:	0b3b0b3a 	bleq	ec4450 <__Stack_Size+0xec4050>
    1764:	00001301 	andeq	r1, r0, r1, lsl #6
    1768:	03000d0f 	movweq	r0, #3343	; 0xd0f
    176c:	3b0b3a0e 	blcc	2cffac <__Stack_Size+0x2cfbac>
    1770:	3813490b 	ldmdacc	r3, {r0, r1, r3, r8, fp, lr}
    1774:	1000000a 	andne	r0, r0, sl
    1778:	0c3f002e 	ldceq	0, cr0, [pc], #-184	; 16c8 <__Stack_Size+0x12c8>
    177c:	0b3a0e03 	bleq	e84f90 <__Stack_Size+0xe84b90>
    1780:	0c270b3b 	stceq	11, cr0, [r7], #-236	; 0xffffff14
    1784:	01120111 	tsteq	r2, r1, lsl r1
    1788:	42970a40 	addsmi	r0, r7, #262144	; 0x40000
    178c:	1100000c 	tstne	r0, ip
    1790:	0c3f012e 	ldfeqs	f0, [pc], #-184	; 16e0 <__Stack_Size+0x12e0>
    1794:	0b3a0e03 	bleq	e84fa8 <__Stack_Size+0xe84ba8>
    1798:	0c270b3b 	stceq	11, cr0, [r7], #-236	; 0xffffff14
    179c:	01120111 	tsteq	r2, r1, lsl r1
    17a0:	42970a40 	addsmi	r0, r7, #262144	; 0x40000
    17a4:	0013010c 	andseq	r0, r3, ip, lsl #2
    17a8:	00051200 	andeq	r1, r5, r0, lsl #4
    17ac:	0b3a0e03 	bleq	e84fc0 <__Stack_Size+0xe84bc0>
    17b0:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    17b4:	00000602 	andeq	r0, r0, r2, lsl #12
    17b8:	03003413 	movweq	r3, #1043	; 0x413
    17bc:	3b0b3a0e 	blcc	2cfffc <__Stack_Size+0x2cfbfc>
    17c0:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
    17c4:	14000006 	strne	r0, [r0], #-6
    17c8:	0c3f012e 	ldfeqs	f0, [pc], #-184	; 1718 <__Stack_Size+0x1318>
    17cc:	0b3a0e03 	bleq	e84fe0 <__Stack_Size+0xe84be0>
    17d0:	0c27053b 	cfstr32eq	mvfx0, [r7], #-236	; 0xffffff14
    17d4:	01120111 	tsteq	r2, r1, lsl r1
    17d8:	42970a40 	addsmi	r0, r7, #262144	; 0x40000
    17dc:	0013010c 	andseq	r0, r3, ip, lsl #2
    17e0:	00051500 	andeq	r1, r5, r0, lsl #10
    17e4:	0b3a0e03 	bleq	e84ff8 <__Stack_Size+0xe84bf8>
    17e8:	1349053b 	movtne	r0, #38203	; 0x953b
    17ec:	00000a02 	andeq	r0, r0, r2, lsl #20
    17f0:	03000516 	movweq	r0, #1302	; 0x516
    17f4:	3b0b3a0e 	blcc	2d0034 <__Stack_Size+0x2cfc34>
    17f8:	02134905 	andseq	r4, r3, #81920	; 0x14000
    17fc:	17000006 	strne	r0, [r0, -r6]
    1800:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
    1804:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    1808:	06021349 	streq	r1, [r2], -r9, asr #6
    180c:	2e180000 	cdpcs	0, 1, cr0, cr8, cr0, {0}
    1810:	030c3f00 	movweq	r3, #52992	; 0xcf00
    1814:	3b0b3a0e 	blcc	2d0054 <__Stack_Size+0x2cfc54>
    1818:	490c2705 	stmdbmi	ip, {r0, r2, r8, r9, sl, sp}
    181c:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
    1820:	970a4001 	strls	r4, [sl, -r1]
    1824:	00000c42 	andeq	r0, r0, r2, asr #24
    1828:	3f012e19 	svccc	0x00012e19
    182c:	3a0e030c 	bcc	382464 <__Stack_Size+0x382064>
    1830:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
    1834:	1201110c 	andne	r1, r1, #3
    1838:	97064001 	strls	r4, [r6, -r1]
    183c:	13010c42 	movwne	r0, #7234	; 0x1c42
    1840:	341a0000 	ldrcc	r0, [sl], #-0
    1844:	3a080300 	bcc	20244c <__Stack_Size+0x20204c>
    1848:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    184c:	00060213 	andeq	r0, r6, r3, lsl r2
    1850:	000f1b00 	andeq	r1, pc, r0, lsl #22
    1854:	13490b0b 	movtne	r0, #39691	; 0x9b0b
    1858:	2e1c0000 	cdpcs	0, 1, cr0, cr12, cr0, {0}
    185c:	030c3f01 	movweq	r3, #52993	; 0xcf01
    1860:	3b0b3a0e 	blcc	2d00a0 <__Stack_Size+0x2cfca0>
    1864:	490c2705 	stmdbmi	ip, {r0, r2, r8, r9, sl, sp}
    1868:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
    186c:	970a4001 	strls	r4, [sl, -r1]
    1870:	13010c42 	movwne	r0, #7234	; 0x1c42
    1874:	2e1d0000 	cdpcs	0, 1, cr0, cr13, cr0, {0}
    1878:	030c3f01 	movweq	r3, #52993	; 0xcf01
    187c:	3b0b3a0e 	blcc	2d00bc <__Stack_Size+0x2cfcbc>
    1880:	490c270b 	stmdbmi	ip, {r0, r1, r3, r8, r9, sl, sp}
    1884:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
    1888:	97064001 	strls	r4, [r6, -r1]
    188c:	13010c42 	movwne	r0, #7234	; 0x1c42
    1890:	891e0000 	ldmdbhi	lr, {}	; <UNPREDICTABLE>
    1894:	11010182 	smlabbne	r1, r2, r1, r0
    1898:	01133101 	tsteq	r3, r1, lsl #2
    189c:	1f000013 	svcne	0x00000013
    18a0:	0001828a 	andeq	r8, r1, sl, lsl #5
    18a4:	42910a02 	addsmi	r0, r1, #8192	; 0x2000
    18a8:	2000000a 	andcs	r0, r0, sl
    18ac:	01018289 	smlabbeq	r1, r9, r2, r8
    18b0:	13310111 	teqne	r1, #1073741828	; 0x40000004
    18b4:	2e210000 	cdpcs	0, 2, cr0, cr1, cr0, {0}
    18b8:	030c3f00 	movweq	r3, #52992	; 0xcf00
    18bc:	3b0b3a0e 	blcc	2d00fc <__Stack_Size+0x2cfcfc>
    18c0:	110c2705 	tstne	ip, r5, lsl #14
    18c4:	40011201 	andmi	r1, r1, r1, lsl #4
    18c8:	0c42970a 	mcrreq	7, 0, r9, r2, cr10
    18cc:	01220000 	teqeq	r2, r0
    18d0:	01134901 	tsteq	r3, r1, lsl #18
    18d4:	23000013 	movwcs	r0, #19
    18d8:	13490021 	movtne	r0, #36897	; 0x9021
    18dc:	00000b2f 	andeq	r0, r0, pc, lsr #22
    18e0:	03003424 	movweq	r3, #1060	; 0x424
    18e4:	3b0b3a0e 	blcc	2d0124 <__Stack_Size+0x2cfd24>
    18e8:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
    18ec:	0000000a 	andeq	r0, r0, sl
    18f0:	25011101 	strcs	r1, [r1, #-257]	; 0x101
    18f4:	030b130e 	movweq	r1, #45838	; 0xb30e
    18f8:	550e1b0e 	strpl	r1, [lr, #-2830]	; 0xb0e
    18fc:	52011106 	andpl	r1, r1, #-2147483647	; 0x80000001
    1900:	00061001 	andeq	r1, r6, r1
    1904:	00240200 	eoreq	r0, r4, r0, lsl #4
    1908:	0b3e0b0b 	bleq	f8453c <__Stack_Size+0xf8413c>
    190c:	00000e03 	andeq	r0, r0, r3, lsl #28
    1910:	03001603 	movweq	r1, #1539	; 0x603
    1914:	3b0b3a08 	blcc	2d013c <__Stack_Size+0x2cfd3c>
    1918:	0013490b 	andseq	r4, r3, fp, lsl #18
    191c:	00160400 	andseq	r0, r6, r0, lsl #8
    1920:	0b3a0e03 	bleq	e85134 <__Stack_Size+0xe84d34>
    1924:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    1928:	35050000 	strcc	r0, [r5, #-0]
    192c:	00134900 	andseq	r4, r3, r0, lsl #18
    1930:	01040600 	tsteq	r4, r0, lsl #12
    1934:	0b3a0b0b 	bleq	e84568 <__Stack_Size+0xe84168>
    1938:	13010b3b 	movwne	r0, #6971	; 0x1b3b
    193c:	28070000 	stmdacs	r7, {}	; <UNPREDICTABLE>
    1940:	1c0e0300 	stcne	3, cr0, [lr], {-0}
    1944:	0800000d 	stmdaeq	r0, {r0, r2, r3}
    1948:	08030028 	stmdaeq	r3, {r3, r5}
    194c:	00000d1c 	andeq	r0, r0, ip, lsl sp
    1950:	0b011309 	bleq	4657c <__Stack_Size+0x4617c>
    1954:	3b0b3a0b 	blcc	2d0188 <__Stack_Size+0x2cfd88>
    1958:	00130105 	andseq	r0, r3, r5, lsl #2
    195c:	000d0a00 	andeq	r0, sp, r0, lsl #20
    1960:	0b3a0803 	bleq	e83974 <__Stack_Size+0xe83574>
    1964:	1349053b 	movtne	r0, #38203	; 0x953b
    1968:	00000a38 	andeq	r0, r0, r8, lsr sl
    196c:	03000d0b 	movweq	r0, #3339	; 0xd0b
    1970:	3b0b3a0e 	blcc	2d01b0 <__Stack_Size+0x2cfdb0>
    1974:	38134905 	ldmdacc	r3, {r0, r2, r8, fp, lr}
    1978:	0c00000a 	stceq	0, cr0, [r0], {10}
    197c:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
    1980:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    1984:	00001349 	andeq	r1, r0, r9, asr #6
    1988:	0b01130d 	bleq	465c4 <__Stack_Size+0x461c4>
    198c:	3b0b3a0b 	blcc	2d01c0 <__Stack_Size+0x2cfdc0>
    1990:	0013010b 	andseq	r0, r3, fp, lsl #2
    1994:	000d0e00 	andeq	r0, sp, r0, lsl #28
    1998:	0b3a0e03 	bleq	e851ac <__Stack_Size+0xe84dac>
    199c:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    19a0:	00000a38 	andeq	r0, r0, r8, lsr sl
    19a4:	3f012e0f 	svccc	0x00012e0f
    19a8:	3a0e030c 	bcc	3825e0 <__Stack_Size+0x3821e0>
    19ac:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
    19b0:	010b200c 	tsteq	fp, ip
    19b4:	10000013 	andne	r0, r0, r3, lsl r0
    19b8:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
    19bc:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    19c0:	00001349 	andeq	r1, r0, r9, asr #6
    19c4:	03003411 	movweq	r3, #1041	; 0x411
    19c8:	3b0b3a0e 	blcc	2d0208 <__Stack_Size+0x2cfe08>
    19cc:	00134905 	andseq	r4, r3, r5, lsl #18
    19d0:	000f1200 	andeq	r1, pc, r0, lsl #4
    19d4:	13490b0b 	movtne	r0, #39691	; 0x9b0b
    19d8:	2e130000 	cdpcs	0, 1, cr0, cr3, cr0, {0}
    19dc:	3a0e0301 	bcc	3825e8 <__Stack_Size+0x3821e8>
    19e0:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
    19e4:	1201110c 	andne	r1, r1, #3
    19e8:	97064001 	strls	r4, [r6, -r1]
    19ec:	13010c42 	movwne	r0, #7234	; 0x1c42
    19f0:	05140000 	ldreq	r0, [r4, #-0]
    19f4:	3a0e0300 	bcc	3825fc <__Stack_Size+0x3821fc>
    19f8:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    19fc:	000a0213 	andeq	r0, sl, r3, lsl r2
    1a00:	00051500 	andeq	r1, r5, r0, lsl #10
    1a04:	0b3a0e03 	bleq	e85218 <__Stack_Size+0xe84e18>
    1a08:	1349053b 	movtne	r0, #38203	; 0x953b
    1a0c:	00000602 	andeq	r0, r0, r2, lsl #12
    1a10:	03003416 	movweq	r3, #1046	; 0x416
    1a14:	3b0b3a0e 	blcc	2d0254 <__Stack_Size+0x2cfe54>
    1a18:	02134905 	andseq	r4, r3, #81920	; 0x14000
    1a1c:	17000006 	strne	r0, [r0, -r6]
    1a20:	08030034 	stmdaeq	r3, {r2, r4, r5}
    1a24:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    1a28:	06021349 	streq	r1, [r2], -r9, asr #6
    1a2c:	2e180000 	cdpcs	0, 1, cr0, cr8, cr0, {0}
    1a30:	030c3f01 	movweq	r3, #52993	; 0xcf01
    1a34:	3b0b3a0e 	blcc	2d0274 <__Stack_Size+0x2cfe74>
    1a38:	110c270b 	tstne	ip, fp, lsl #14
    1a3c:	40011201 	andmi	r1, r1, r1, lsl #4
    1a40:	0c429706 	mcrreq	7, 0, r9, r2, cr6
    1a44:	00001301 	andeq	r1, r0, r1, lsl #6
    1a48:	03000519 	movweq	r0, #1305	; 0x519
    1a4c:	3b0b3a0e 	blcc	2d028c <__Stack_Size+0x2cfe8c>
    1a50:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
    1a54:	1a000006 	bne	1a74 <__Stack_Size+0x1674>
    1a58:	01018289 	smlabbeq	r1, r9, r2, r8
    1a5c:	13310111 	teqne	r1, #1073741828	; 0x40000004
    1a60:	00001301 	andeq	r1, r0, r1, lsl #6
    1a64:	01828a1b 	orreq	r8, r2, fp, lsl sl
    1a68:	910a0200 	mrsls	r0, R10_fiq
    1a6c:	00000a42 	andeq	r0, r0, r2, asr #20
    1a70:	0182891c 	orreq	r8, r2, ip, lsl r9
    1a74:	95011101 	strls	r1, [r1, #-257]	; 0x101
    1a78:	13310c42 	teqne	r1, #16896	; 0x4200
    1a7c:	00001301 	andeq	r1, r0, r1, lsl #6
    1a80:	0182891d 	orreq	r8, r2, sp, lsl r9
    1a84:	95011101 	strls	r1, [r1, #-257]	; 0x101
    1a88:	13310c42 	teqne	r1, #16896	; 0x4200
    1a8c:	2e1e0000 	cdpcs	0, 1, cr0, cr14, cr0, {0}
    1a90:	030c3f01 	movweq	r3, #52993	; 0xcf01
    1a94:	3b0b3a0e 	blcc	2d02d4 <__Stack_Size+0x2cfed4>
    1a98:	110c270b 	tstne	ip, fp, lsl #14
    1a9c:	40011201 	andmi	r1, r1, r1, lsl #4
    1aa0:	0c42970a 	mcrreq	7, 0, r9, r2, cr10
    1aa4:	00001301 	andeq	r1, r0, r1, lsl #6
    1aa8:	0300051f 	movweq	r0, #1311	; 0x51f
    1aac:	3b0b3a0e 	blcc	2d02ec <__Stack_Size+0x2cfeec>
    1ab0:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
    1ab4:	2000000a 	andcs	r0, r0, sl
    1ab8:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
    1abc:	0b3b0b3a 	bleq	ec47ac <__Stack_Size+0xec43ac>
    1ac0:	06021349 	streq	r1, [r2], -r9, asr #6
    1ac4:	2e210000 	cdpcs	0, 2, cr0, cr1, cr0, {0}
    1ac8:	030c3f01 	movweq	r3, #52993	; 0xcf01
    1acc:	3b0b3a0e 	blcc	2d030c <__Stack_Size+0x2cff0c>
    1ad0:	110c2705 	tstne	ip, r5, lsl #14
    1ad4:	40011201 	andmi	r1, r1, r1, lsl #4
    1ad8:	0c429706 	mcrreq	7, 0, r9, r2, cr6
    1adc:	00001301 	andeq	r1, r0, r1, lsl #6
    1ae0:	3f012e22 	svccc	0x00012e22
    1ae4:	3a0e030c 	bcc	38271c <__Stack_Size+0x38231c>
    1ae8:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
    1aec:	1201110c 	andne	r1, r1, #3
    1af0:	970a4001 	strls	r4, [sl, -r1]
    1af4:	13010c42 	movwne	r0, #7234	; 0x1c42
    1af8:	1d230000 	stcne	0, cr0, [r3, #-0]
    1afc:	11133101 	tstne	r3, r1, lsl #2
    1b00:	58011201 	stmdapl	r1, {r0, r9, ip}
    1b04:	0005590b 	andeq	r5, r5, fp, lsl #18
    1b08:	00052400 	andeq	r2, r5, r0, lsl #8
    1b0c:	06021331 			; <UNDEFINED> instruction: 0x06021331
    1b10:	05250000 	streq	r0, [r5, #-0]!
    1b14:	02133100 	andseq	r3, r3, #0
    1b18:	2600000a 	strcs	r0, [r0], -sl
    1b1c:	0111010b 	tsteq	r1, fp, lsl #2
    1b20:	00000112 	andeq	r0, r0, r2, lsl r1
    1b24:	31003427 	tstcc	r0, r7, lsr #8
    1b28:	00060213 	andeq	r0, r6, r3, lsl r2
    1b2c:	011d2800 	tsteq	sp, r0, lsl #16
    1b30:	01111331 	tsteq	r1, r1, lsr r3
    1b34:	0b580112 	bleq	1601f84 <__Stack_Size+0x1601b84>
    1b38:	13010559 	movwne	r0, #5465	; 0x1559
    1b3c:	89290000 	stmdbhi	r9!, {}	; <UNPREDICTABLE>
    1b40:	11000182 	smlabbne	r0, r2, r1, r0
    1b44:	00133101 	andseq	r3, r3, r1, lsl #2
    1b48:	82892a00 	addhi	r2, r9, #0
    1b4c:	01110101 	tsteq	r1, r1, lsl #2
    1b50:	00001331 	andeq	r1, r0, r1, lsr r3
    1b54:	31012e2b 	tstcc	r1, fp, lsr #28
    1b58:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
    1b5c:	970a4001 	strls	r4, [sl, -r1]
    1b60:	13010c42 	movwne	r0, #7234	; 0x1c42
    1b64:	2e2c0000 	cdpcs	0, 2, cr0, cr12, cr0, {0}
    1b68:	3a0e0301 	bcc	382774 <__Stack_Size+0x382374>
    1b6c:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
    1b70:	010b200c 	tsteq	fp, ip
    1b74:	2d000013 	stccs	0, cr0, [r0, #-76]	; 0xffffffb4
    1b78:	08030034 	stmdaeq	r3, {r2, r4, r5}
    1b7c:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    1b80:	00001349 	andeq	r1, r0, r9, asr #6
    1b84:	31011d2e 	tstcc	r1, lr, lsr #26
    1b88:	55015213 	strpl	r5, [r1, #-531]	; 0x213
    1b8c:	590b5806 	stmdbpl	fp, {r1, r2, fp, ip, lr}
    1b90:	00130105 	andseq	r0, r3, r5, lsl #2
    1b94:	010b2f00 	tsteq	fp, r0, lsl #30
    1b98:	00000655 	andeq	r0, r0, r5, asr r6
    1b9c:	3f012e30 	svccc	0x00012e30
    1ba0:	3a0e030c 	bcc	3827d8 <__Stack_Size+0x3823d8>
    1ba4:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
    1ba8:	1113490c 	tstne	r3, ip, lsl #18
    1bac:	40011201 	andmi	r1, r1, r1, lsl #4
    1bb0:	0c42970a 	mcrreq	7, 0, r9, r2, cr10
    1bb4:	00001301 	andeq	r1, r0, r1, lsl #6
    1bb8:	3f012e31 	svccc	0x00012e31
    1bbc:	3a0e030c 	bcc	3827f4 <__Stack_Size+0x3823f4>
    1bc0:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
    1bc4:	010c3c0c 	tsteq	ip, ip, lsl #24
    1bc8:	32000013 	andcc	r0, r0, #19
    1bcc:	13490005 	movtne	r0, #36869	; 0x9005
    1bd0:	2e330000 	cdpcs	0, 3, cr0, cr3, cr0, {0}
    1bd4:	030c3f01 	movweq	r3, #52993	; 0xcf01
    1bd8:	3b0b3a0e 	blcc	2d0418 <__Stack_Size+0x2d0018>
    1bdc:	3c0c2705 	stccc	7, cr2, [ip], {5}
    1be0:	0000000c 	andeq	r0, r0, ip
    1be4:	25011101 	strcs	r1, [r1, #-257]	; 0x101
    1be8:	030b130e 	movweq	r1, #45838	; 0xb30e
    1bec:	550e1b0e 	strpl	r1, [lr, #-2830]	; 0xb0e
    1bf0:	52011106 	andpl	r1, r1, #-2147483647	; 0x80000001
    1bf4:	00061001 	andeq	r1, r6, r1
    1bf8:	00240200 	eoreq	r0, r4, r0, lsl #4
    1bfc:	0b3e0b0b 	bleq	f84830 <__Stack_Size+0xf84430>
    1c00:	00000e03 	andeq	r0, r0, r3, lsl #28
    1c04:	03001603 	movweq	r1, #1539	; 0x603
    1c08:	3b0b3a08 	blcc	2d0430 <__Stack_Size+0x2d0030>
    1c0c:	0013490b 	andseq	r4, r3, fp, lsl #18
    1c10:	00160400 	andseq	r0, r6, r0, lsl #8
    1c14:	0b3a0e03 	bleq	e85428 <__Stack_Size+0xe85028>
    1c18:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    1c1c:	35050000 	strcc	r0, [r5, #-0]
    1c20:	00134900 	andseq	r4, r3, r0, lsl #18
    1c24:	00260600 	eoreq	r0, r6, r0, lsl #12
    1c28:	00001349 	andeq	r1, r0, r9, asr #6
    1c2c:	0b010407 	bleq	42c50 <__Stack_Size+0x42850>
    1c30:	3b0b3a0b 	blcc	2d0464 <__Stack_Size+0x2d0064>
    1c34:	0013010b 	andseq	r0, r3, fp, lsl #2
    1c38:	00280800 	eoreq	r0, r8, r0, lsl #16
    1c3c:	0d1c0e03 	ldceq	14, cr0, [ip, #-12]
    1c40:	28090000 	stmdacs	r9, {}	; <UNPREDICTABLE>
    1c44:	1c080300 	stcne	3, cr0, [r8], {-0}
    1c48:	0a00000d 	beq	1c84 <__Stack_Size+0x1884>
    1c4c:	0b0b0113 	bleq	2c20a0 <__Stack_Size+0x2c1ca0>
    1c50:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    1c54:	00001301 	andeq	r1, r0, r1, lsl #6
    1c58:	03000d0b 	movweq	r0, #3339	; 0xd0b
    1c5c:	3b0b3a0e 	blcc	2d049c <__Stack_Size+0x2d009c>
    1c60:	38134905 	ldmdacc	r3, {r0, r2, r8, fp, lr}
    1c64:	0c00000a 	stceq	0, cr0, [r0], {10}
    1c68:	0803000d 	stmdaeq	r3, {r0, r2, r3}
    1c6c:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    1c70:	0a381349 	beq	e0699c <__Stack_Size+0xe0659c>
    1c74:	160d0000 	strne	r0, [sp], -r0
    1c78:	3a0e0300 	bcc	382880 <__Stack_Size+0x382480>
    1c7c:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    1c80:	0e000013 	mcreq	0, 0, r0, cr0, cr3, {0}
    1c84:	0c3f012e 	ldfeqs	f0, [pc], #-184	; 1bd4 <__Stack_Size+0x17d4>
    1c88:	0b3a0e03 	bleq	e8549c <__Stack_Size+0xe8509c>
    1c8c:	0c270b3b 	stceq	11, cr0, [r7], #-236	; 0xffffff14
    1c90:	01120111 	tsteq	r2, r1, lsl r1
    1c94:	42970a40 	addsmi	r0, r7, #262144	; 0x40000
    1c98:	0013010c 	andseq	r0, r3, ip, lsl #2
    1c9c:	00050f00 	andeq	r0, r5, r0, lsl #30
    1ca0:	0b3a0e03 	bleq	e854b4 <__Stack_Size+0xe850b4>
    1ca4:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    1ca8:	00000a02 	andeq	r0, r0, r2, lsl #20
    1cac:	03000510 	movweq	r0, #1296	; 0x510
    1cb0:	3b0b3a0e 	blcc	2d04f0 <__Stack_Size+0x2d00f0>
    1cb4:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
    1cb8:	11000006 	tstne	r0, r6
    1cbc:	0c3f002e 	ldceq	0, cr0, [pc], #-184	; 1c0c <__Stack_Size+0x180c>
    1cc0:	0b3a0e03 	bleq	e854d4 <__Stack_Size+0xe850d4>
    1cc4:	0c270b3b 	stceq	11, cr0, [r7], #-236	; 0xffffff14
    1cc8:	01111349 	tsteq	r1, r9, asr #6
    1ccc:	0a400112 	beq	100211c <__Stack_Size+0x1001d1c>
    1cd0:	000c4297 	muleq	ip, r7, r2
    1cd4:	012e1200 	teqeq	lr, r0, lsl #4
    1cd8:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
    1cdc:	0b3b0b3a 	bleq	ec49cc <__Stack_Size+0xec45cc>
    1ce0:	13490c27 	movtne	r0, #39975	; 0x9c27
    1ce4:	01120111 	tsteq	r2, r1, lsl r1
    1ce8:	42970a40 	addsmi	r0, r7, #262144	; 0x40000
    1cec:	1300000c 	movwne	r0, #12
    1cf0:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
    1cf4:	0b3b0b3a 	bleq	ec49e4 <__Stack_Size+0xec45e4>
    1cf8:	06021349 	streq	r1, [r2], -r9, asr #6
    1cfc:	34140000 	ldrcc	r0, [r4], #-0
    1d00:	3a080300 	bcc	202908 <__Stack_Size+0x202508>
    1d04:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1d08:	00060213 	andeq	r0, r6, r3, lsl r2
    1d0c:	11010000 	mrsne	r0, (UNDEF: 1)
    1d10:	130e2501 	movwne	r2, #58625	; 0xe501
    1d14:	1b0e030b 	blne	382948 <__Stack_Size+0x382548>
    1d18:	1106550e 	tstne	r6, lr, lsl #10
    1d1c:	10015201 	andne	r5, r1, r1, lsl #4
    1d20:	02000006 	andeq	r0, r0, #6
    1d24:	0b0b0024 	bleq	2c1dbc <__Stack_Size+0x2c19bc>
    1d28:	0e030b3e 	vmoveq.16	d3[0], r0
    1d2c:	16030000 	strne	r0, [r3], -r0
    1d30:	3a080300 	bcc	202938 <__Stack_Size+0x202538>
    1d34:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1d38:	04000013 	streq	r0, [r0], #-19
    1d3c:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
    1d40:	0b3b0b3a 	bleq	ec4a30 <__Stack_Size+0xec4630>
    1d44:	00001349 	andeq	r1, r0, r9, asr #6
    1d48:	49003505 	stmdbmi	r0, {r0, r2, r8, sl, ip, sp}
    1d4c:	06000013 			; <UNDEFINED> instruction: 0x06000013
    1d50:	0b0b0104 	bleq	2c2168 <__Stack_Size+0x2c1d68>
    1d54:	0b3b0b3a 	bleq	ec4a44 <__Stack_Size+0xec4644>
    1d58:	00001301 	andeq	r1, r0, r1, lsl #6
    1d5c:	03002807 	movweq	r2, #2055	; 0x807
    1d60:	000d1c0e 	andeq	r1, sp, lr, lsl #24
    1d64:	00280800 	eoreq	r0, r8, r0, lsl #16
    1d68:	0d1c0803 	ldceq	8, cr0, [ip, #-12]
    1d6c:	13090000 	movwne	r0, #36864	; 0x9000
    1d70:	3a0b0b01 	bcc	2c497c <__Stack_Size+0x2c457c>
    1d74:	01053b0b 	tsteq	r5, fp, lsl #22
    1d78:	0a000013 	beq	1dcc <__Stack_Size+0x19cc>
    1d7c:	0803000d 	stmdaeq	r3, {r0, r2, r3}
    1d80:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    1d84:	0a381349 	beq	e06ab0 <__Stack_Size+0xe066b0>
    1d88:	0d0b0000 	stceq	0, cr0, [fp, #-0]
    1d8c:	3a0e0300 	bcc	382994 <__Stack_Size+0x382594>
    1d90:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    1d94:	000a3813 	andeq	r3, sl, r3, lsl r8
    1d98:	00160c00 	andseq	r0, r6, r0, lsl #24
    1d9c:	0b3a0e03 	bleq	e855b0 <__Stack_Size+0xe851b0>
    1da0:	1349053b 	movtne	r0, #38203	; 0x953b
    1da4:	130d0000 	movwne	r0, #53248	; 0xd000
    1da8:	3a0b0b01 	bcc	2c49b4 <__Stack_Size+0x2c45b4>
    1dac:	010b3b0b 	tsteq	fp, fp, lsl #22
    1db0:	0e000013 	mcreq	0, 0, r0, cr0, cr3, {0}
    1db4:	0e03000d 	cdpeq	0, 0, cr0, cr3, cr13, {0}
    1db8:	0b3b0b3a 	bleq	ec4aa8 <__Stack_Size+0xec46a8>
    1dbc:	0a381349 	beq	e06ae8 <__Stack_Size+0xe066e8>
    1dc0:	2e0f0000 	cdpcs	0, 0, cr0, cr15, cr0, {0}
    1dc4:	030c3f01 	movweq	r3, #52993	; 0xcf01
    1dc8:	3b0b3a0e 	blcc	2d0608 <__Stack_Size+0x2d0208>
    1dcc:	110c270b 	tstne	ip, fp, lsl #14
    1dd0:	40011201 	andmi	r1, r1, r1, lsl #4
    1dd4:	0c429706 	mcrreq	7, 0, r9, r2, cr6
    1dd8:	00001301 	andeq	r1, r0, r1, lsl #6
    1ddc:	03000510 	movweq	r0, #1296	; 0x510
    1de0:	3b0b3a0e 	blcc	2d0620 <__Stack_Size+0x2d0220>
    1de4:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
    1de8:	11000006 	tstne	r0, r6
    1dec:	01018289 	smlabbeq	r1, r9, r2, r8
    1df0:	13310111 	teqne	r1, #1073741828	; 0x40000004
    1df4:	00001301 	andeq	r1, r0, r1, lsl #6
    1df8:	01828a12 	orreq	r8, r2, r2, lsl sl
    1dfc:	910a0200 	mrsls	r0, R10_fiq
    1e00:	00000a42 	andeq	r0, r0, r2, asr #20
    1e04:	01828913 	orreq	r8, r2, r3, lsl r9
    1e08:	95011101 	strls	r1, [r1, #-257]	; 0x101
    1e0c:	13310c42 	teqne	r1, #16896	; 0x4200
    1e10:	00001301 	andeq	r1, r0, r1, lsl #6
    1e14:	01828914 	orreq	r8, r2, r4, lsl r9
    1e18:	95011101 	strls	r1, [r1, #-257]	; 0x101
    1e1c:	13310c42 	teqne	r1, #16896	; 0x4200
    1e20:	0f150000 	svceq	0x00150000
    1e24:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
    1e28:	16000013 			; <UNDEFINED> instruction: 0x16000013
    1e2c:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
    1e30:	0b3b0b3a 	bleq	ec4b20 <__Stack_Size+0xec4720>
    1e34:	06021349 	streq	r1, [r2], -r9, asr #6
    1e38:	34170000 	ldrcc	r0, [r7], #-0
    1e3c:	3a0e0300 	bcc	382a44 <__Stack_Size+0x382644>
    1e40:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1e44:	000a0213 	andeq	r0, sl, r3, lsl r2
    1e48:	82891800 	addhi	r1, r9, #0
    1e4c:	01110101 	tsteq	r1, r1, lsl #2
    1e50:	00001331 	andeq	r1, r0, r1, lsr r3
    1e54:	3f012e19 	svccc	0x00012e19
    1e58:	3a0e030c 	bcc	382a90 <__Stack_Size+0x382690>
    1e5c:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
    1e60:	1201110c 	andne	r1, r1, #3
    1e64:	970a4001 	strls	r4, [sl, -r1]
    1e68:	13010c42 	movwne	r0, #7234	; 0x1c42
    1e6c:	051a0000 	ldreq	r0, [sl, #-0]
    1e70:	3a0e0300 	bcc	382a78 <__Stack_Size+0x382678>
    1e74:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1e78:	000a0213 	andeq	r0, sl, r3, lsl r2
    1e7c:	00341b00 	eorseq	r1, r4, r0, lsl #22
    1e80:	0b3a0e03 	bleq	e85694 <__Stack_Size+0xe85294>
    1e84:	1349053b 	movtne	r0, #38203	; 0x953b
    1e88:	00000602 	andeq	r0, r0, r2, lsl #12
    1e8c:	3f012e1c 	svccc	0x00012e1c
    1e90:	3a0e030c 	bcc	382ac8 <__Stack_Size+0x3826c8>
    1e94:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
    1e98:	1201110c 	andne	r1, r1, #3
    1e9c:	970a4001 	strls	r4, [sl, -r1]
    1ea0:	13010c42 	movwne	r0, #7234	; 0x1c42
    1ea4:	051d0000 	ldreq	r0, [sp, #-0]
    1ea8:	3a0e0300 	bcc	382ab0 <__Stack_Size+0x3826b0>
    1eac:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    1eb0:	000a0213 	andeq	r0, sl, r3, lsl r2
    1eb4:	00051e00 	andeq	r1, r5, r0, lsl #28
    1eb8:	0b3a0e03 	bleq	e856cc <__Stack_Size+0xe852cc>
    1ebc:	1349053b 	movtne	r0, #38203	; 0x953b
    1ec0:	00000602 	andeq	r0, r0, r2, lsl #12
    1ec4:	3f012e1f 	svccc	0x00012e1f
    1ec8:	3a0e030c 	bcc	382b00 <__Stack_Size+0x382700>
    1ecc:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
    1ed0:	1201110c 	andne	r1, r1, #3
    1ed4:	97064001 	strls	r4, [r6, -r1]
    1ed8:	13010c42 	movwne	r0, #7234	; 0x1c42
    1edc:	34200000 	strtcc	r0, [r0], #-0
    1ee0:	3a0e0300 	bcc	382ae8 <__Stack_Size+0x3826e8>
    1ee4:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    1ee8:	000a0213 	andeq	r0, sl, r3, lsl r2
    1eec:	012e2100 	teqeq	lr, r0, lsl #2
    1ef0:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
    1ef4:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    1ef8:	13490c27 	movtne	r0, #39975	; 0x9c27
    1efc:	01120111 	tsteq	r2, r1, lsl r1
    1f00:	42970a40 	addsmi	r0, r7, #262144	; 0x40000
    1f04:	0013010c 	andseq	r0, r3, ip, lsl #2
    1f08:	012e2200 	teqeq	lr, r0, lsl #4
    1f0c:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
    1f10:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    1f14:	13490c27 	movtne	r0, #39975	; 0x9c27
    1f18:	01120111 	tsteq	r2, r1, lsl r1
    1f1c:	42970640 	addsmi	r0, r7, #67108864	; 0x4000000
    1f20:	0013010c 	andseq	r0, r3, ip, lsl #2
    1f24:	00342300 	eorseq	r2, r4, r0, lsl #6
    1f28:	0b3a0e03 	bleq	e8573c <__Stack_Size+0xe8533c>
    1f2c:	1349053b 	movtne	r0, #38203	; 0x953b
    1f30:	2e240000 	cdpcs	0, 2, cr0, cr4, cr0, {0}
    1f34:	030c3f01 	movweq	r3, #52993	; 0xcf01
    1f38:	3b0b3a0e 	blcc	2d0778 <__Stack_Size+0x2d0378>
    1f3c:	3c0c2705 	stccc	7, cr2, [ip], {5}
    1f40:	0013010c 	andseq	r0, r3, ip, lsl #2
    1f44:	00052500 	andeq	r2, r5, r0, lsl #10
    1f48:	00001349 	andeq	r1, r0, r9, asr #6
    1f4c:	00110100 	andseq	r0, r1, r0, lsl #2
    1f50:	01110610 	tsteq	r1, r0, lsl r6
    1f54:	08030112 	stmdaeq	r3, {r1, r4, r8}
    1f58:	0825081b 	stmdaeq	r5!, {r0, r1, r3, r4, fp}
    1f5c:	00000513 	andeq	r0, r0, r3, lsl r5
    1f60:	01110100 	tsteq	r1, r0, lsl #2
    1f64:	0b130e25 	bleq	4c5800 <__Stack_Size+0x4c5400>
    1f68:	0e1b0e03 	cdpeq	14, 1, cr0, cr11, cr3, {0}
    1f6c:	01110655 	tsteq	r1, r5, asr r6
    1f70:	06100152 			; <UNDEFINED> instruction: 0x06100152
    1f74:	2e020000 	cdpcs	0, 0, cr0, cr2, cr0, {0}
    1f78:	030c3f01 	movweq	r3, #52993	; 0xcf01
    1f7c:	3b0b3a0e 	blcc	2d07bc <__Stack_Size+0x2d03bc>
    1f80:	110c270b 	tstne	ip, fp, lsl #14
    1f84:	40011201 	andmi	r1, r1, r1, lsl #4
    1f88:	0c429706 	mcrreq	7, 0, r9, r2, cr6
    1f8c:	00001301 	andeq	r1, r0, r1, lsl #6
    1f90:	03003403 	movweq	r3, #1027	; 0x403
    1f94:	3b0b3a0e 	blcc	2d07d4 <__Stack_Size+0x2d03d4>
    1f98:	0013490b 	andseq	r4, r3, fp, lsl #18
    1f9c:	00340400 	eorseq	r0, r4, r0, lsl #8
    1fa0:	0b3a0e03 	bleq	e857b4 <__Stack_Size+0xe853b4>
    1fa4:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    1fa8:	00000602 	andeq	r0, r0, r2, lsl #12
    1fac:	01828905 	orreq	r8, r2, r5, lsl #18
    1fb0:	31011100 	mrscc	r1, (UNDEF: 17)
    1fb4:	06000013 			; <UNDEFINED> instruction: 0x06000013
    1fb8:	0b0b000f 	bleq	2c1ffc <__Stack_Size+0x2c1bfc>
    1fbc:	00001349 	andeq	r1, r0, r9, asr #6
    1fc0:	0b002407 	bleq	afe4 <__Stack_Size+0xabe4>
    1fc4:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
    1fc8:	0800000e 	stmdaeq	r0, {r1, r2, r3}
    1fcc:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
    1fd0:	0b3b0b3a 	bleq	ec4cc0 <__Stack_Size+0xec48c0>
    1fd4:	0c3f1349 	ldceq	3, cr1, [pc], #-292	; 1eb8 <__Stack_Size+0x1ab8>
    1fd8:	00000c3c 	andeq	r0, r0, ip, lsr ip
    1fdc:	03003409 	movweq	r3, #1033	; 0x409
    1fe0:	3b0b3a0e 	blcc	2d0820 <__Stack_Size+0x2d0420>
    1fe4:	3c0c3f0b 	stccc	15, cr3, [ip], {11}
    1fe8:	0a00000c 	beq	2020 <__Stack_Size+0x1c20>
    1fec:	13490101 	movtne	r0, #37121	; 0x9101
    1ff0:	00001301 	andeq	r1, r0, r1, lsl #6
    1ff4:	4900210b 	stmdbmi	r0, {r0, r1, r3, r8, sp}
    1ff8:	000b2f13 	andeq	r2, fp, r3, lsl pc
    1ffc:	00150c00 	andseq	r0, r5, r0, lsl #24
    2000:	00000c27 	andeq	r0, r0, r7, lsr #24
    2004:	0300340d 	movweq	r3, #1037	; 0x40d
    2008:	3b0b3a0e 	blcc	2d0848 <__Stack_Size+0x2d0448>
    200c:	3f13490b 	svccc	0x0013490b
    2010:	000a020c 	andeq	r0, sl, ip, lsl #4
    2014:	00260e00 	eoreq	r0, r6, r0, lsl #28
    2018:	00001349 	andeq	r1, r0, r9, asr #6
    201c:	3f002e0f 	svccc	0x00002e0f
    2020:	3a0e030c 	bcc	382c58 <__Stack_Size+0x382858>
    2024:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
    2028:	3c13490c 	ldccc	9, cr4, [r3], {12}
    202c:	1000000c 	andne	r0, r0, ip
    2030:	0b0b0024 	bleq	2c20c8 <__Stack_Size+0x2c1cc8>
    2034:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
    2038:	01000000 	mrseq	r0, (UNDEF: 0)
    203c:	0e250111 	mcreq	1, 1, r0, cr5, cr1, {0}
    2040:	0e030b13 	vmoveq.32	d3[0], r0
    2044:	06550e1b 			; <UNDEFINED> instruction: 0x06550e1b
    2048:	01520111 	cmpeq	r2, r1, lsl r1
    204c:	00000610 	andeq	r0, r0, r0, lsl r6
    2050:	0b002402 	bleq	b060 <__Stack_Size+0xac60>
    2054:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
    2058:	0300000e 	movweq	r0, #14
    205c:	08030016 	stmdaeq	r3, {r1, r2, r4}
    2060:	0b3b0b3a 	bleq	ec4d50 <__Stack_Size+0xec4950>
    2064:	00001349 	andeq	r1, r0, r9, asr #6
    2068:	0b000f04 	bleq	5c80 <__Stack_Size+0x5880>
    206c:	0013490b 	andseq	r4, r3, fp, lsl #18
    2070:	01040500 	tsteq	r4, r0, lsl #10
    2074:	0b0b0e03 	bleq	2c5888 <__Stack_Size+0x2c5488>
    2078:	0b3b0b3a 	bleq	ec4d68 <__Stack_Size+0xec4968>
    207c:	00001301 	andeq	r1, r0, r1, lsl #6
    2080:	03002806 	movweq	r2, #2054	; 0x806
    2084:	000d1c0e 	andeq	r1, sp, lr, lsl #24
    2088:	00160700 	andseq	r0, r6, r0, lsl #14
    208c:	0b3a0e03 	bleq	e858a0 <__Stack_Size+0xe854a0>
    2090:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    2094:	13080000 	movwne	r0, #32768	; 0x8000
    2098:	0b0e0301 	bleq	382ca4 <__Stack_Size+0x3828a4>
    209c:	3b0b3a0b 	blcc	2d08d0 <__Stack_Size+0x2d04d0>
    20a0:	0013010b 	andseq	r0, r3, fp, lsl #2
    20a4:	000d0900 	andeq	r0, sp, r0, lsl #18
    20a8:	0b3a0e03 	bleq	e858bc <__Stack_Size+0xe854bc>
    20ac:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    20b0:	00000a38 	andeq	r0, r0, r8, lsr sl
    20b4:	2701150a 	strcs	r1, [r1, -sl, lsl #10]
    20b8:	0113490c 	tsteq	r3, ip, lsl #18
    20bc:	0b000013 	bleq	2110 <__Stack_Size+0x1d10>
    20c0:	13490005 	movtne	r0, #36869	; 0x9005
    20c4:	130c0000 	movwne	r0, #49152	; 0xc000
    20c8:	0b080301 	bleq	202cd4 <__Stack_Size+0x2028d4>
    20cc:	3b0b3a0b 	blcc	2d0900 <__Stack_Size+0x2d0500>
    20d0:	0013010b 	andseq	r0, r3, fp, lsl #2
    20d4:	000d0d00 	andeq	r0, sp, r0, lsl #26
    20d8:	0b3a0803 	bleq	e840ec <__Stack_Size+0xe83cec>
    20dc:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    20e0:	00000a38 	andeq	r0, r0, r8, lsr sl
    20e4:	0b01170e 	bleq	47d24 <__Stack_Size+0x47924>
    20e8:	3b0b3a0b 	blcc	2d091c <__Stack_Size+0x2d051c>
    20ec:	0013010b 	andseq	r0, r3, fp, lsl #2
    20f0:	000d0f00 	andeq	r0, sp, r0, lsl #30
    20f4:	0b3a0803 	bleq	e84108 <__Stack_Size+0xe83d08>
    20f8:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    20fc:	15100000 	ldrne	r0, [r0, #-0]
    2100:	000c2700 	andeq	r2, ip, r0, lsl #14
    2104:	000f1100 	andeq	r1, pc, r0, lsl #2
    2108:	00000b0b 	andeq	r0, r0, fp, lsl #22
    210c:	3f002e12 	svccc	0x00002e12
    2110:	3a0e030c 	bcc	382d48 <__Stack_Size+0x382948>
    2114:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
    2118:	1201110c 	andne	r1, r1, #3
    211c:	96064001 	strls	r4, [r6], -r1
    2120:	00000c42 	andeq	r0, r0, r2, asr #24
    2124:	03003413 	movweq	r3, #1043	; 0x413
    2128:	3b0b3a0e 	blcc	2d0968 <__Stack_Size+0x2d0568>
    212c:	3f13490b 	svccc	0x0013490b
    2130:	000c3c0c 	andeq	r3, ip, ip, lsl #24
    2134:	00341400 	eorseq	r1, r4, r0, lsl #8
    2138:	0b3a0e03 	bleq	e8594c <__Stack_Size+0xe8554c>
    213c:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    2140:	0a020c3f 	beq	85244 <__Stack_Size+0x84e44>
    2144:	01000000 	mrseq	r0, (UNDEF: 0)
    2148:	0e250111 	mcreq	1, 1, r0, cr5, cr1, {0}
    214c:	0e030b13 	vmoveq.32	d3[0], r0
    2150:	06550e1b 			; <UNDEFINED> instruction: 0x06550e1b
    2154:	01520111 	cmpeq	r2, r1, lsl r1
    2158:	00000610 	andeq	r0, r0, r0, lsl r6
    215c:	0b002402 	bleq	b16c <__Stack_Size+0xad6c>
    2160:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
    2164:	0300000e 	movweq	r0, #14
    2168:	08030016 	stmdaeq	r3, {r1, r2, r4}
    216c:	0b3b0b3a 	bleq	ec4e5c <__Stack_Size+0xec4a5c>
    2170:	00001349 	andeq	r1, r0, r9, asr #6
    2174:	0b010404 	bleq	4318c <__Stack_Size+0x42d8c>
    2178:	3b0b3a0b 	blcc	2d09ac <__Stack_Size+0x2d05ac>
    217c:	0013010b 	andseq	r0, r3, fp, lsl #2
    2180:	00280500 	eoreq	r0, r8, r0, lsl #10
    2184:	0d1c0e03 	ldceq	14, cr0, [ip, #-12]
    2188:	16060000 	strne	r0, [r6], -r0
    218c:	3a0e0300 	bcc	382d94 <__Stack_Size+0x382994>
    2190:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    2194:	07000013 	smladeq	r0, r3, r0, r0
    2198:	0e030104 	adfeqs	f0, f3, f4
    219c:	0b3a0b0b 	bleq	e84dd0 <__Stack_Size+0xe849d0>
    21a0:	13010b3b 	movwne	r0, #6971	; 0x1b3b
    21a4:	13080000 	movwne	r0, #32768	; 0x8000
    21a8:	0b0e0301 	bleq	382db4 <__Stack_Size+0x3829b4>
    21ac:	3b0b3a0b 	blcc	2d09e0 <__Stack_Size+0x2d05e0>
    21b0:	0013010b 	andseq	r0, r3, fp, lsl #2
    21b4:	000d0900 	andeq	r0, sp, r0, lsl #18
    21b8:	0b3a0e03 	bleq	e859cc <__Stack_Size+0xe855cc>
    21bc:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    21c0:	00000a38 	andeq	r0, r0, r8, lsr sl
    21c4:	0b000f0a 	bleq	5df4 <__Stack_Size+0x59f4>
    21c8:	0013490b 	andseq	r4, r3, fp, lsl #18
    21cc:	01150b00 	tsteq	r5, r0, lsl #22
    21d0:	13490c27 	movtne	r0, #39975	; 0x9c27
    21d4:	00001301 	andeq	r1, r0, r1, lsl #6
    21d8:	4900050c 	stmdbmi	r0, {r2, r3, r8, sl}
    21dc:	0d000013 	stceq	0, cr0, [r0, #-76]	; 0xffffffb4
    21e0:	08030113 	stmdaeq	r3, {r0, r1, r4, r8}
    21e4:	0b3a0b0b 	bleq	e84e18 <__Stack_Size+0xe84a18>
    21e8:	13010b3b 	movwne	r0, #6971	; 0x1b3b
    21ec:	0d0e0000 	stceq	0, cr0, [lr, #-0]
    21f0:	3a080300 	bcc	202df8 <__Stack_Size+0x2029f8>
    21f4:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    21f8:	000a3813 	andeq	r3, sl, r3, lsl r8
    21fc:	01170f00 	tsteq	r7, r0, lsl #30
    2200:	0b3a0b0b 	bleq	e84e34 <__Stack_Size+0xe84a34>
    2204:	13010b3b 	movwne	r0, #6971	; 0x1b3b
    2208:	0d100000 	ldceq	0, cr0, [r0, #-0]
    220c:	3a080300 	bcc	202e14 <__Stack_Size+0x202a14>
    2210:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    2214:	11000013 	tstne	r0, r3, lsl r0
    2218:	0c270015 	stceq	0, cr0, [r7], #-84	; 0xffffffac
    221c:	0f120000 	svceq	0x00120000
    2220:	000b0b00 	andeq	r0, fp, r0, lsl #22
    2224:	012e1300 	teqeq	lr, r0, lsl #6
    2228:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
    222c:	0b3b0b3a 	bleq	ec4f1c <__Stack_Size+0xec4b1c>
    2230:	13490c27 	movtne	r0, #39975	; 0x9c27
    2234:	01120111 	tsteq	r2, r1, lsl r1
    2238:	42960640 	addsmi	r0, r6, #67108864	; 0x4000000
    223c:	0013010c 	andseq	r0, r3, ip, lsl #2
    2240:	00051400 	andeq	r1, r5, r0, lsl #8
    2244:	0b3a0e03 	bleq	e85a58 <__Stack_Size+0xe85658>
    2248:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    224c:	00000602 	andeq	r0, r0, r2, lsl #12
    2250:	11010b15 	tstne	r1, r5, lsl fp
    2254:	01011201 	tsteq	r1, r1, lsl #4
    2258:	16000013 			; <UNDEFINED> instruction: 0x16000013
    225c:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
    2260:	0b3b0b3a 	bleq	ec4f50 <__Stack_Size+0xec4b50>
    2264:	06021349 	streq	r1, [r2], -r9, asr #6
    2268:	0b170000 	bleq	5c2270 <__Stack_Size+0x5c1e70>
    226c:	12011101 	andne	r1, r1, #1073741824	; 0x40000000
    2270:	18000001 	stmdane	r0, {r0}
    2274:	0e03012e 	adfeqsp	f0, f3, #0.5
    2278:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    227c:	01110c27 	tsteq	r1, r7, lsr #24
    2280:	06400112 			; <UNDEFINED> instruction: 0x06400112
    2284:	010c4297 			; <UNDEFINED> instruction: 0x010c4297
    2288:	19000013 	stmdbne	r0, {r0, r1, r4}
    228c:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
    2290:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    2294:	06021349 	streq	r1, [r2], -r9, asr #6
    2298:	0a1a0000 	beq	6822a0 <__Stack_Size+0x681ea0>
    229c:	3a0e0300 	bcc	382ea4 <__Stack_Size+0x382aa4>
    22a0:	11053b0b 	tstne	r5, fp, lsl #22
    22a4:	1b000001 	blne	22b0 <__Stack_Size+0x1eb0>
    22a8:	01018289 	smlabbeq	r1, r9, r2, r8
    22ac:	13010111 	movwne	r0, #4369	; 0x1111
    22b0:	8a1c0000 	bhi	7022b8 <__Stack_Size+0x701eb8>
    22b4:	02000182 	andeq	r0, r0, #-2147483616	; 0x80000020
    22b8:	0a42910a 	beq	10a66e8 <__Stack_Size+0x10a62e8>
    22bc:	891d0000 	ldmdbhi	sp, {}	; <UNPREDICTABLE>
    22c0:	11010182 	smlabbne	r1, r2, r1, r0
    22c4:	01133101 	tsteq	r3, r1, lsl #2
    22c8:	1e000013 	mcrne	0, 0, r0, cr0, cr3, {0}
    22cc:	01018289 	smlabbeq	r1, r9, r2, r8
    22d0:	13310111 	teqne	r1, #1073741828	; 0x40000004
    22d4:	2e1f0000 	cdpcs	0, 1, cr0, cr15, cr0, {0}
    22d8:	030c3f00 	movweq	r3, #52992	; 0xcf00
    22dc:	3b0b3a0e 	blcc	2d0b1c <__Stack_Size+0x2d071c>
    22e0:	490c270b 	stmdbmi	ip, {r0, r1, r3, r8, r9, sl, sp}
    22e4:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
    22e8:	96064001 	strls	r4, [r6], -r1
    22ec:	00000c42 	andeq	r0, r0, r2, asr #24
    22f0:	03003420 	movweq	r3, #1056	; 0x420
    22f4:	3b0b3a08 	blcc	2d0b1c <__Stack_Size+0x2d071c>
    22f8:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
    22fc:	21000006 	tstcs	r0, r6
    2300:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
    2304:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    2308:	00001349 	andeq	r1, r0, r9, asr #6
    230c:	03003422 	movweq	r3, #1058	; 0x422
    2310:	3b0b3a08 	blcc	2d0b38 <__Stack_Size+0x2d0738>
    2314:	02134905 	andseq	r4, r3, #81920	; 0x14000
    2318:	23000006 	movwcs	r0, #6
    231c:	00018289 	andeq	r8, r1, r9, lsl #5
    2320:	13310111 	teqne	r1, #1073741828	; 0x40000004
    2324:	2e240000 	cdpcs	0, 2, cr0, cr4, cr0, {0}
    2328:	030c3f01 	movweq	r3, #52993	; 0xcf01
    232c:	3b0b3a0e 	blcc	2d0b6c <__Stack_Size+0x2d076c>
    2330:	490c2705 	stmdbmi	ip, {r0, r2, r8, r9, sl, sp}
    2334:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
    2338:	96064001 	strls	r4, [r6], -r1
    233c:	13010c42 	movwne	r0, #7234	; 0x1c42
    2340:	0b250000 	bleq	942348 <__Stack_Size+0x941f48>
    2344:	01065501 	tsteq	r6, r1, lsl #10
    2348:	26000013 			; <UNDEFINED> instruction: 0x26000013
    234c:	0c3f002e 	ldceq	0, cr0, [pc], #-184	; 229c <__Stack_Size+0x1e9c>
    2350:	0b3a0e03 	bleq	e85b64 <__Stack_Size+0xe85764>
    2354:	0c27053b 	cfstr32eq	mvfx0, [r7], #-236	; 0xffffff14
    2358:	01111349 	tsteq	r1, r9, asr #6
    235c:	06400112 			; <UNDEFINED> instruction: 0x06400112
    2360:	000c4296 	muleq	ip, r6, r2
    2364:	012e2700 	teqeq	lr, r0, lsl #14
    2368:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
    236c:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    2370:	13490c27 	movtne	r0, #39975	; 0x9c27
    2374:	01120111 	tsteq	r2, r1, lsl r1
    2378:	42970a40 	addsmi	r0, r7, #262144	; 0x40000
    237c:	0013010c 	andseq	r0, r3, ip, lsl #2
    2380:	00052800 	andeq	r2, r5, r0, lsl #16
    2384:	0b3a0e03 	bleq	e85b98 <__Stack_Size+0xe85798>
    2388:	1349053b 	movtne	r0, #38203	; 0x953b
    238c:	00000602 	andeq	r0, r0, r2, lsl #12
    2390:	3f012e29 	svccc	0x00012e29
    2394:	3a0e030c 	bcc	382fcc <__Stack_Size+0x382bcc>
    2398:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
    239c:	1113490c 	tstne	r3, ip, lsl #18
    23a0:	40011201 	andmi	r1, r1, r1, lsl #4
    23a4:	0c429706 	mcrreq	7, 0, r9, r2, cr6
    23a8:	00001301 	andeq	r1, r0, r1, lsl #6
    23ac:	03012e2a 	movweq	r2, #7722	; 0x1e2a
    23b0:	3b0b3a0e 	blcc	2d0bf0 <__Stack_Size+0x2d07f0>
    23b4:	200c2705 	andcs	r2, ip, r5, lsl #14
    23b8:	0013010b 	andseq	r0, r3, fp, lsl #2
    23bc:	010b2b00 	tsteq	fp, r0, lsl #22
    23c0:	1d2c0000 	stcne	0, cr0, [ip, #-0]
    23c4:	11133101 	tstne	r3, r1, lsl #2
    23c8:	58011201 	stmdapl	r1, {r0, r9, ip}
    23cc:	0105590b 	tsteq	r5, fp, lsl #18
    23d0:	2d000013 	stccs	0, cr0, [r0, #-76]	; 0xffffffb4
    23d4:	0655010b 	ldrbeq	r0, [r5], -fp, lsl #2
    23d8:	342e0000 	strtcc	r0, [lr], #-0
    23dc:	02133100 	andseq	r3, r3, #0
    23e0:	2f000006 	svccs	0x00000006
    23e4:	00018289 	andeq	r8, r1, r9, lsl #5
    23e8:	42950111 	addsmi	r0, r5, #1073741828	; 0x40000004
    23ec:	0013310c 	andseq	r3, r3, ip, lsl #2
    23f0:	000a3000 	andeq	r3, sl, r0
    23f4:	0b3a0e03 	bleq	e85c08 <__Stack_Size+0xe85808>
    23f8:	0000053b 	andeq	r0, r0, fp, lsr r5
    23fc:	01010b31 	tsteq	r1, r1, lsr fp
    2400:	32000013 	andcc	r0, r0, #19
    2404:	13490035 	movtne	r0, #36917	; 0x9035
    2408:	17330000 	ldrne	r0, [r3, -r0]!
    240c:	3a0b0b01 	bcc	2c5018 <__Stack_Size+0x2c4c18>
    2410:	01053b0b 	tsteq	r5, fp, lsl #22
    2414:	34000013 	strcc	r0, [r0], #-19
    2418:	0803000d 	stmdaeq	r3, {r0, r2, r3}
    241c:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    2420:	00001349 	andeq	r1, r0, r9, asr #6
    2424:	03003435 	movweq	r3, #1077	; 0x435
    2428:	3b0b3a0e 	blcc	2d0c68 <__Stack_Size+0x2d0868>
    242c:	1c134905 	ldcne	9, cr4, [r3], {5}
    2430:	3600000b 	strcc	r0, [r0], -fp
    2434:	1331011d 	teqne	r1, #1073741831	; 0x40000007
    2438:	06550152 			; <UNDEFINED> instruction: 0x06550152
    243c:	05590b58 	ldrbeq	r0, [r9, #-2904]	; 0xb58
    2440:	00001301 	andeq	r1, r0, r1, lsl #6
    2444:	31000a37 	tstcc	r0, r7, lsr sl
    2448:	00011113 	andeq	r1, r1, r3, lsl r1
    244c:	82893800 	addhi	r3, r9, #0
    2450:	01110001 	tsteq	r1, r1
    2454:	000a4293 	muleq	sl, r3, r2
    2458:	82893900 	addhi	r3, r9, #0
    245c:	01110101 	tsteq	r1, r1, lsl #2
    2460:	2e3a0000 	cdpcs	0, 3, cr0, cr10, cr0, {0}
    2464:	030c3f01 	movweq	r3, #52993	; 0xcf01
    2468:	3b0b3a0e 	blcc	2d0ca8 <__Stack_Size+0x2d08a8>
    246c:	110c2705 	tstne	ip, r5, lsl #14
    2470:	40011201 	andmi	r1, r1, r1, lsl #4
    2474:	0c429706 	mcrreq	7, 0, r9, r2, cr6
    2478:	00001301 	andeq	r1, r0, r1, lsl #6
    247c:	0300053b 	movweq	r0, #1339	; 0x53b
    2480:	3b0b3a08 	blcc	2d0ca8 <__Stack_Size+0x2d08a8>
    2484:	02134905 	andseq	r4, r3, #81920	; 0x14000
    2488:	3c000006 	stccc	0, cr0, [r0], {6}
    248c:	08030034 	stmdaeq	r3, {r2, r4, r5}
    2490:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    2494:	0a021349 	beq	871c0 <__Stack_Size+0x86dc0>
    2498:	2e3d0000 	cdpcs	0, 3, cr0, cr13, cr0, {0}
    249c:	030c3f00 	movweq	r3, #52992	; 0xcf00
    24a0:	3b0b3a0e 	blcc	2d0ce0 <__Stack_Size+0x2d08e0>
    24a4:	110c2705 	tstne	ip, r5, lsl #14
    24a8:	40011201 	andmi	r1, r1, r1, lsl #4
    24ac:	0c42970a 	mcrreq	7, 0, r9, r2, cr10
    24b0:	343e0000 	ldrtcc	r0, [lr], #-0
    24b4:	3a0e0300 	bcc	3830bc <__Stack_Size+0x382cbc>
    24b8:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    24bc:	3c0c3f13 	stccc	15, cr3, [ip], {19}
    24c0:	3f00000c 	svccc	0x0000000c
    24c4:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
    24c8:	0b3b0b3a 	bleq	ec51b8 <__Stack_Size+0xec4db8>
    24cc:	0c3f1349 	ldceq	3, cr1, [pc], #-292	; 23b0 <__Stack_Size+0x1fb0>
    24d0:	00000a02 	andeq	r0, r0, r2, lsl #20
    24d4:	3f012e40 	svccc	0x00012e40
    24d8:	3a0e030c 	bcc	383110 <__Stack_Size+0x382d10>
    24dc:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
    24e0:	3c13490c 	ldccc	9, cr4, [r3], {12}
    24e4:	0013010c 	andseq	r0, r3, ip, lsl #2
    24e8:	012e4100 	teqeq	lr, r0, lsl #2
    24ec:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
    24f0:	0b3b0b3a 	bleq	ec51e0 <__Stack_Size+0xec4de0>
    24f4:	0c3c0c27 	ldceq	12, cr0, [ip], #-156	; 0xffffff64
    24f8:	00001301 	andeq	r1, r0, r1, lsl #6
    24fc:	3f012e42 	svccc	0x00012e42
    2500:	3a0e030c 	bcc	383138 <__Stack_Size+0x382d38>
    2504:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
    2508:	010c3c0c 	tsteq	ip, ip, lsl #24
    250c:	43000013 	movwmi	r0, #19
    2510:	0c3f012e 	ldfeqs	f0, [pc], #-184	; 2460 <__Stack_Size+0x2060>
    2514:	0b3a0e03 	bleq	e85d28 <__Stack_Size+0xe85928>
    2518:	0c27053b 	cfstr32eq	mvfx0, [r7], #-236	; 0xffffff14
    251c:	0c3c1349 	ldceq	3, cr1, [ip], #-292	; 0xfffffedc
    2520:	01000000 	mrseq	r0, (UNDEF: 0)
    2524:	0e250111 	mcreq	1, 1, r0, cr5, cr1, {0}
    2528:	0e030b13 	vmoveq.32	d3[0], r0
    252c:	06550e1b 			; <UNDEFINED> instruction: 0x06550e1b
    2530:	01520111 	cmpeq	r2, r1, lsl r1
    2534:	00000610 	andeq	r0, r0, r0, lsl r6
    2538:	0b002402 	bleq	b548 <__Stack_Size+0xb148>
    253c:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
    2540:	0300000e 	movweq	r0, #14
    2544:	08030016 	stmdaeq	r3, {r1, r2, r4}
    2548:	0b3b0b3a 	bleq	ec5238 <__Stack_Size+0xec4e38>
    254c:	00001349 	andeq	r1, r0, r9, asr #6
    2550:	0b000f04 	bleq	6168 <__Stack_Size+0x5d68>
    2554:	0013490b 	andseq	r4, r3, fp, lsl #18
    2558:	012e0500 	teqeq	lr, r0, lsl #10
    255c:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
    2560:	0b3b0b3a 	bleq	ec5250 <__Stack_Size+0xec4e50>
    2564:	01110c27 	tsteq	r1, r7, lsr #24
    2568:	06400112 			; <UNDEFINED> instruction: 0x06400112
    256c:	010c4297 			; <UNDEFINED> instruction: 0x010c4297
    2570:	06000013 			; <UNDEFINED> instruction: 0x06000013
    2574:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
    2578:	0b3b0b3a 	bleq	ec5268 <__Stack_Size+0xec4e68>
    257c:	06021349 	streq	r1, [r2], -r9, asr #6
    2580:	34070000 	strcc	r0, [r7], #-0
    2584:	3a080300 	bcc	20318c <__Stack_Size+0x202d8c>
    2588:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    258c:	000a0213 	andeq	r0, sl, r3, lsl r2
    2590:	00340800 	eorseq	r0, r4, r0, lsl #16
    2594:	0b3a0803 	bleq	e845a8 <__Stack_Size+0xe841a8>
    2598:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    259c:	00000602 	andeq	r0, r0, r2, lsl #12
    25a0:	03003409 	movweq	r3, #1033	; 0x409
    25a4:	3b0b3a0e 	blcc	2d0de4 <__Stack_Size+0x2d09e4>
    25a8:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
    25ac:	00000006 	andeq	r0, r0, r6
    25b0:	25011101 	strcs	r1, [r1, #-257]	; 0x101
    25b4:	030b130e 	movweq	r1, #45838	; 0xb30e
    25b8:	550e1b0e 	strpl	r1, [lr, #-2830]	; 0xb0e
    25bc:	52011106 	andpl	r1, r1, #-2147483647	; 0x80000001
    25c0:	00061001 	andeq	r1, r6, r1
    25c4:	00240200 	eoreq	r0, r4, r0, lsl #4
    25c8:	0b3e0b0b 	bleq	f851fc <__Stack_Size+0xf84dfc>
    25cc:	00000e03 	andeq	r0, r0, r3, lsl #28
    25d0:	03001603 	movweq	r1, #1539	; 0x603
    25d4:	3b0b3a08 	blcc	2d0dfc <__Stack_Size+0x2d09fc>
    25d8:	0013490b 	andseq	r4, r3, fp, lsl #18
    25dc:	01040400 	tsteq	r4, r0, lsl #8
    25e0:	0b0b0e03 	bleq	2c5df4 <__Stack_Size+0x2c59f4>
    25e4:	0b3b0b3a 	bleq	ec52d4 <__Stack_Size+0xec4ed4>
    25e8:	00001301 	andeq	r1, r0, r1, lsl #6
    25ec:	03002805 	movweq	r2, #2053	; 0x805
    25f0:	000d1c0e 	andeq	r1, sp, lr, lsl #24
    25f4:	00160600 	andseq	r0, r6, r0, lsl #12
    25f8:	0b3a0e03 	bleq	e85e0c <__Stack_Size+0xe85a0c>
    25fc:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    2600:	2e070000 	cdpcs	0, 0, cr0, cr7, cr0, {0}
    2604:	030c3f01 	movweq	r3, #52993	; 0xcf01
    2608:	3b0b3a0e 	blcc	2d0e48 <__Stack_Size+0x2d0a48>
    260c:	490c270b 	stmdbmi	ip, {r0, r1, r3, r8, r9, sl, sp}
    2610:	010b2013 	tsteq	fp, r3, lsl r0
    2614:	08000013 	stmdaeq	r0, {r0, r1, r4}
    2618:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
    261c:	0b3b0b3a 	bleq	ec530c <__Stack_Size+0xec4f0c>
    2620:	00001349 	andeq	r1, r0, r9, asr #6
    2624:	3f012e09 	svccc	0x00012e09
    2628:	3a0e030c 	bcc	383260 <__Stack_Size+0x382e60>
    262c:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
    2630:	1201110c 	andne	r1, r1, #3
    2634:	970a4001 	strls	r4, [sl, -r1]
    2638:	13010c42 	movwne	r0, #7234	; 0x1c42
    263c:	050a0000 	streq	r0, [sl, #-0]
    2640:	3a0e0300 	bcc	383248 <__Stack_Size+0x382e48>
    2644:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    2648:	000a0213 	andeq	r0, sl, r3, lsl r2
    264c:	002e0b00 	eoreq	r0, lr, r0, lsl #22
    2650:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
    2654:	0b3b0b3a 	bleq	ec5344 <__Stack_Size+0xec4f44>
    2658:	13490c27 	movtne	r0, #39975	; 0x9c27
    265c:	01120111 	tsteq	r2, r1, lsl r1
    2660:	42970a40 	addsmi	r0, r7, #262144	; 0x40000
    2664:	0c00000c 	stceq	0, cr0, [r0], {12}
    2668:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
    266c:	0b3b0b3a 	bleq	ec535c <__Stack_Size+0xec4f5c>
    2670:	06021349 	streq	r1, [r2], -r9, asr #6
    2674:	2e0d0000 	cdpcs	0, 0, cr0, cr13, cr0, {0}
    2678:	11133101 	tstne	r3, r1, lsl #2
    267c:	40011201 	andmi	r1, r1, r1, lsl #4
    2680:	0c42970a 	mcrreq	7, 0, r9, r2, cr10
    2684:	00001301 	andeq	r1, r0, r1, lsl #6
    2688:	3100050e 	tstcc	r0, lr, lsl #10
    268c:	00060213 	andeq	r0, r6, r3, lsl r2
    2690:	012e0f00 	teqeq	lr, r0, lsl #30
    2694:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
    2698:	0b3b0b3a 	bleq	ec5388 <__Stack_Size+0xec4f88>
    269c:	13490c27 	movtne	r0, #39975	; 0x9c27
    26a0:	01120111 	tsteq	r2, r1, lsl r1
    26a4:	42970a40 	addsmi	r0, r7, #262144	; 0x40000
    26a8:	0013010c 	andseq	r0, r3, ip, lsl #2
    26ac:	010b1000 	mrseq	r1, (UNDEF: 11)
    26b0:	01120111 	tsteq	r2, r1, lsl r1
    26b4:	34110000 	ldrcc	r0, [r1], #-0
    26b8:	3a0e0300 	bcc	3832c0 <__Stack_Size+0x382ec0>
    26bc:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    26c0:	00060213 	andeq	r0, r6, r3, lsl r2
    26c4:	00341200 	eorseq	r1, r4, r0, lsl #4
    26c8:	0b3a0e03 	bleq	e85edc <__Stack_Size+0xe85adc>
    26cc:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    26d0:	1d130000 	ldcne	0, cr0, [r3, #-0]
    26d4:	52133101 	andspl	r3, r3, #1073741824	; 0x40000000
    26d8:	58065501 	stmdapl	r6, {r0, r8, sl, ip, lr}
    26dc:	000b590b 	andeq	r5, fp, fp, lsl #18
    26e0:	012e1400 	teqeq	lr, r0, lsl #8
    26e4:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
    26e8:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    26ec:	01110c27 	tsteq	r1, r7, lsr #24
    26f0:	0a400112 	beq	1002b40 <__Stack_Size+0x1002740>
    26f4:	010c4297 			; <UNDEFINED> instruction: 0x010c4297
    26f8:	15000013 	strne	r0, [r0, #-19]
    26fc:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
    2700:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    2704:	06021349 	streq	r1, [r2], -r9, asr #6
    2708:	34160000 	ldrcc	r0, [r6], #-0
    270c:	3a0e0300 	bcc	383314 <__Stack_Size+0x382f14>
    2710:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    2714:	00060213 	andeq	r0, r6, r3, lsl r2
    2718:	012e1700 	teqeq	lr, r0, lsl #14
    271c:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
    2720:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    2724:	13490c27 	movtne	r0, #39975	; 0x9c27
    2728:	01120111 	tsteq	r2, r1, lsl r1
    272c:	42970a40 	addsmi	r0, r7, #262144	; 0x40000
    2730:	0013010c 	andseq	r0, r3, ip, lsl #2
    2734:	00051800 	andeq	r1, r5, r0, lsl #16
    2738:	0b3a0e03 	bleq	e85f4c <__Stack_Size+0xe85b4c>
    273c:	1349053b 	movtne	r0, #38203	; 0x953b
    2740:	00000a02 	andeq	r0, r0, r2, lsl #20
    2744:	0b000f19 	bleq	63b0 <__Stack_Size+0x5fb0>
    2748:	0013490b 	andseq	r4, r3, fp, lsl #18
    274c:	00341a00 	eorseq	r1, r4, r0, lsl #20
    2750:	0b3a0e03 	bleq	e85f64 <__Stack_Size+0xe85b64>
    2754:	1349053b 	movtne	r0, #38203	; 0x953b
    2758:	00000a02 	andeq	r0, r0, r2, lsl #20
    275c:	3f012e1b 	svccc	0x00012e1b
    2760:	3a0e030c 	bcc	383398 <__Stack_Size+0x382f98>
    2764:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
    2768:	1201110c 	andne	r1, r1, #3
    276c:	97064001 	strls	r4, [r6, -r1]
    2770:	13010c42 	movwne	r0, #7234	; 0x1c42
    2774:	0b1c0000 	bleq	70277c <__Stack_Size+0x70237c>
    2778:	12011101 	andne	r1, r1, #1073741824	; 0x40000000
    277c:	00130101 	andseq	r0, r3, r1, lsl #2
    2780:	010b1d00 	tsteq	fp, r0, lsl #26
    2784:	00000655 	andeq	r0, r0, r5, asr r6
    2788:	0300051e 	movweq	r0, #1310	; 0x51e
    278c:	3b0b3a08 	blcc	2d0fb4 <__Stack_Size+0x2d0bb4>
    2790:	02134905 	andseq	r4, r3, #81920	; 0x14000
    2794:	1f000006 	svcne	0x00000006
    2798:	08030005 	stmdaeq	r3, {r0, r2}
    279c:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    27a0:	0a021349 	beq	874cc <__Stack_Size+0x870cc>
    27a4:	2e200000 	cdpcs	0, 2, cr0, cr0, cr0, {0}
    27a8:	030c3f01 	movweq	r3, #52993	; 0xcf01
    27ac:	3b0b3a0e 	blcc	2d0fec <__Stack_Size+0x2d0bec>
    27b0:	490c2705 	stmdbmi	ip, {r0, r2, r8, r9, sl, sp}
    27b4:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
    27b8:	970a4001 	strls	r4, [sl, -r1]
    27bc:	00000c42 	andeq	r0, r0, r2, asr #24
    27c0:	01110100 	tsteq	r1, r0, lsl #2
    27c4:	0b130e25 	bleq	4c6060 <__Stack_Size+0x4c5c60>
    27c8:	0e1b0e03 	cdpeq	14, 1, cr0, cr11, cr3, {0}
    27cc:	01110655 	tsteq	r1, r5, asr r6
    27d0:	06100152 			; <UNDEFINED> instruction: 0x06100152
    27d4:	24020000 	strcs	r0, [r2], #-0
    27d8:	3e0b0b00 	vmlacc.f64	d0, d11, d0
    27dc:	000e030b 	andeq	r0, lr, fp, lsl #6
    27e0:	00160300 	andseq	r0, r6, r0, lsl #6
    27e4:	0b3a0803 	bleq	e847f8 <__Stack_Size+0xe843f8>
    27e8:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    27ec:	0f040000 	svceq	0x00040000
    27f0:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
    27f4:	05000013 	streq	r0, [r0, #-19]
    27f8:	0c3f002e 	ldceq	0, cr0, [pc], #-184	; 2748 <__Stack_Size+0x2348>
    27fc:	0b3a0e03 	bleq	e86010 <__Stack_Size+0xe85c10>
    2800:	0c270b3b 	stceq	11, cr0, [r7], #-236	; 0xffffff14
    2804:	01111349 	tsteq	r1, r9, asr #6
    2808:	0a400112 	beq	1002c58 <__Stack_Size+0x1002858>
    280c:	000c4297 	muleq	ip, r7, r2
    2810:	012e0600 	teqeq	lr, r0, lsl #12
    2814:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
    2818:	0b3b0b3a 	bleq	ec5508 <__Stack_Size+0xec5108>
    281c:	13490c27 	movtne	r0, #39975	; 0x9c27
    2820:	01120111 	tsteq	r2, r1, lsl r1
    2824:	42970640 	addsmi	r0, r7, #67108864	; 0x4000000
    2828:	0013010c 	andseq	r0, r3, ip, lsl #2
    282c:	00050700 	andeq	r0, r5, r0, lsl #14
    2830:	0b3a0e03 	bleq	e86044 <__Stack_Size+0xe85c44>
    2834:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    2838:	00000602 	andeq	r0, r0, r2, lsl #12
    283c:	03003408 	movweq	r3, #1032	; 0x408
    2840:	3b0b3a0e 	blcc	2d1080 <__Stack_Size+0x2d0c80>
    2844:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
    2848:	09000006 	stmdbeq	r0, {r1, r2}
    284c:	01018289 	smlabbeq	r1, r9, r2, r8
    2850:	13310111 	teqne	r1, #1073741828	; 0x40000004
    2854:	00001301 	andeq	r1, r0, r1, lsl #6
    2858:	01828a0a 	orreq	r8, r2, sl, lsl #20
    285c:	910a0200 	mrsls	r0, R10_fiq
    2860:	00000a42 	andeq	r0, r0, r2, asr #20
    2864:	0182890b 	orreq	r8, r2, fp, lsl #18
    2868:	31011101 	tstcc	r1, r1, lsl #2
    286c:	0c000013 	stceq	0, cr0, [r0], {19}
    2870:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
    2874:	0b3b0b3a 	bleq	ec5564 <__Stack_Size+0xec5164>
    2878:	0c3f1349 	ldceq	3, cr1, [pc], #-292	; 275c <__Stack_Size+0x235c>
    287c:	00000c3c 	andeq	r0, r0, ip, lsr ip
    2880:	3f012e0d 	svccc	0x00012e0d
    2884:	3a0e030c 	bcc	3834bc <__Stack_Size+0x3830bc>
    2888:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
    288c:	3c13490c 	ldccc	9, cr4, [r3], {12}
    2890:	0013010c 	andseq	r0, r3, ip, lsl #2
    2894:	00050e00 	andeq	r0, r5, r0, lsl #28
    2898:	00001349 	andeq	r1, r0, r9, asr #6
    289c:	3f012e0f 	svccc	0x00012e0f
    28a0:	3a0e030c 	bcc	3834d8 <__Stack_Size+0x3830d8>
    28a4:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
    28a8:	000c3c0c 	andeq	r3, ip, ip, lsl #24
    28ac:	11010000 	mrsne	r0, (UNDEF: 1)
    28b0:	130e2501 	movwne	r2, #58625	; 0xe501
    28b4:	1b0e030b 	blne	3834e8 <__Stack_Size+0x3830e8>
    28b8:	1106550e 	tstne	r6, lr, lsl #10
    28bc:	10015201 	andne	r5, r1, r1, lsl #4
    28c0:	02000006 	andeq	r0, r0, #6
    28c4:	0b0b0024 	bleq	2c295c <__Stack_Size+0x2c255c>
    28c8:	0e030b3e 	vmoveq.16	d3[0], r0
    28cc:	16030000 	strne	r0, [r3], -r0
    28d0:	3a080300 	bcc	2034d8 <__Stack_Size+0x2030d8>
    28d4:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    28d8:	04000013 	streq	r0, [r0], #-19
    28dc:	0c270015 	stceq	0, cr0, [r7], #-84	; 0xffffffac
    28e0:	0f050000 	svceq	0x00050000
    28e4:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
    28e8:	06000013 			; <UNDEFINED> instruction: 0x06000013
    28ec:	0c3f012e 	ldfeqs	f0, [pc], #-184	; 283c <__Stack_Size+0x243c>
    28f0:	0b3a0e03 	bleq	e86104 <__Stack_Size+0xe85d04>
    28f4:	0c270b3b 	stceq	11, cr0, [r7], #-236	; 0xffffff14
    28f8:	01120111 	tsteq	r2, r1, lsl r1
    28fc:	42960640 	addsmi	r0, r6, #67108864	; 0x4000000
    2900:	0013010c 	andseq	r0, r3, ip, lsl #2
    2904:	00340700 	eorseq	r0, r4, r0, lsl #14
    2908:	0b3a0e03 	bleq	e8611c <__Stack_Size+0xe85d1c>
    290c:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    2910:	00000602 	andeq	r0, r0, r2, lsl #12
    2914:	55010b08 	strpl	r0, [r1, #-2824]	; 0xb08
    2918:	00130106 	andseq	r0, r3, r6, lsl #2
    291c:	010b0900 	tsteq	fp, r0, lsl #18
    2920:	01120111 	tsteq	r2, r1, lsl r1
    2924:	00001301 	andeq	r1, r0, r1, lsl #6
    2928:	0182890a 	orreq	r8, r2, sl, lsl #18
    292c:	31011100 	mrscc	r1, (UNDEF: 17)
    2930:	0b000013 	bleq	2984 <__Stack_Size+0x2584>
    2934:	13490035 	movtne	r0, #36917	; 0x9035
    2938:	340c0000 	strcc	r0, [ip], #-0
    293c:	3a0e0300 	bcc	383544 <__Stack_Size+0x383144>
    2940:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    2944:	3c0c3f13 	stccc	15, cr3, [ip], {19}
    2948:	0d00000c 	stceq	0, cr0, [r0, #-48]	; 0xffffffd0
    294c:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
    2950:	0b3b0b3a 	bleq	ec5640 <__Stack_Size+0xec5240>
    2954:	0c3f1349 	ldceq	3, cr1, [pc], #-292	; 2838 <__Stack_Size+0x2438>
    2958:	00000a02 	andeq	r0, r0, r2, lsl #20
    295c:	0300340e 	movweq	r3, #1038	; 0x40e
    2960:	3b0b3a0e 	blcc	2d11a0 <__Stack_Size+0x2d0da0>
    2964:	3f13490b 	svccc	0x0013490b
    2968:	000c3c0c 	andeq	r3, ip, ip, lsl #24
    296c:	01010f00 	tsteq	r1, r0, lsl #30
    2970:	13011349 	movwne	r1, #4937	; 0x1349
    2974:	21100000 	tstcs	r0, r0
    2978:	2f134900 	svccs	0x00134900
    297c:	1100000b 	tstne	r0, fp
    2980:	0c3f002e 	ldceq	0, cr0, [pc], #-184	; 28d0 <__Stack_Size+0x24d0>
    2984:	0b3a0e03 	bleq	e86198 <__Stack_Size+0xe85d98>
    2988:	0c270b3b 	stceq	11, cr0, [r7], #-236	; 0xffffff14
    298c:	0c3c1349 	ldceq	3, cr1, [ip], #-292	; 0xfffffedc
    2990:	Address 0x0000000000002990 is out of bounds.


Disassembly of section .debug_line:

00000000 <.debug_line>:
* Input          : None.
* Output         : None.
* Return         : None.
*******************************************************************************/
void CTR_HP(void)
{
       0:	0000058a 	andeq	r0, r0, sl, lsl #11
  u32 wEPVal = 0;

  while (((wIstr = _GetISTR()) & ISTR_CTR) != 0)
       4:	011a0002 	tsteq	sl, r2
       8:	01020000 	mrseq	r0, (UNDEF: 2)
       c:	000d0efb 	strdeq	r0, [sp], -fp
  {
    _SetISTR((u16)CLR_CTR); /* clear CTR flag */
      10:	01010101 	tsteq	r1, r1, lsl #2
      14:	01000000 	mrseq	r0, (UNDEF: 0)
    /* extract highest priority endpoint number */
    EPindex = (u8)(wIstr & ISTR_EP_ID);
      18:	6c010000 	stcvs	0, cr0, [r1], {-0}
      1c:	692f6269 	stmdbvs	pc!, {r0, r3, r5, r6, r9, sp, lr}	; <UNPREDICTABLE>
    /* process related endpoint register */
    wEPVal = _GetENDPOINT(EPindex);
      20:	6c00636e 	stcvs	3, cr6, [r0], {110}	; 0x6e

  while (((wIstr = _GetISTR()) & ISTR_CTR) != 0)
  {
    _SetISTR((u16)CLR_CTR); /* clear CTR flag */
    /* extract highest priority endpoint number */
    EPindex = (u8)(wIstr & ISTR_EP_ID);
      24:	552f6269 	strpl	r6, [pc, #-617]!	; fffffdc3 <SCS_BASE+0x1fff1dc3>
    /* process related endpoint register */
    wEPVal = _GetENDPOINT(EPindex);
      28:	6c5f4253 	lfmvs	f4, 2, [pc], {83}	; 0x53
    if ((wEPVal & EP_CTR_RX) != 0)
      2c:	692f6269 	stmdbvs	pc!, {r0, r3, r5, r6, r9, sp, lr}	; <UNPREDICTABLE>
    {
      /* clear int flag */
      _ClearEP_CTR_RX(EPindex);
      30:	0000636e 	andeq	r6, r0, lr, ror #6
      34:	6e69616d 	powvsez	f6, f1, #5.0
      38:	0000632e 	andeq	r6, r0, lr, lsr #6

      /* call OUT service function */
      (*pEpInt_OUT[EPindex-1])();
      3c:	74730000 	ldrbtvc	r0, [r3], #-0

    } /* if((wEPVal & EP_CTR_RX) */
    else if ((wEPVal & EP_CTR_TX) != 0)
      40:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    {
      /* clear int flag */
      _ClearEP_CTR_TX(EPindex);
      44:	5f783031 	svcpl	0x00783031
      48:	65707974 	ldrbvs	r7, [r0, #-2420]!	; 0x974
      4c:	0100682e 	tsteq	r0, lr, lsr #16

      /* call IN service function */
      (*pEpInt_IN[EPindex-1])();
      50:	74730000 	ldrbtvc	r0, [r3], #-0
      54:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
      58:	5f783031 	svcpl	0x00783031
      5c:	2e70616d 	rpwcssz	f6, f0, #5.0
      60:	00010068 	andeq	r0, r1, r8, rrx
      64:	6d747300 	ldclvs	3, cr7, [r4, #-0]
      68:	31663233 	cmncc	r6, r3, lsr r2
      6c:	665f7830 			; <UNDEFINED> instruction: 0x665f7830
      70:	6873616c 	ldmdavs	r3!, {r2, r3, r5, r6, r8, sp, lr}^
      74:	0100682e 	tsteq	r0, lr, lsr #16
      78:	74730000 	ldrbtvc	r0, [r3], #-0
      7c:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
      80:	5f783031 	svcpl	0x00783031
      84:	6f697067 	svcvs	0x00697067
      88:	0100682e 	tsteq	r0, lr, lsr #16
      8c:	74730000 	ldrbtvc	r0, [r3], #-0
      90:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
      94:	5f783031 	svcpl	0x00783031
      98:	6369766e 	cmnvs	r9, #115343360	; 0x6e00000
      9c:	0100682e 	tsteq	r0, lr, lsr #16
      a0:	74730000 	ldrbtvc	r0, [r3], #-0
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM6, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM6, DISABLE);
      break;
      
    case TIM7_BASE:
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, ENABLE);
      a4:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
      a8:	5f783031 	svcpl	0x00783031
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, DISABLE);
      ac:	2e6d6974 	mcrcs	9, 3, r6, cr13, cr4, {3}
      break; 
      
    default:
      break;
  }
}
      b0:	00010068 	andeq	r0, r1, r8, rrx
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, DISABLE);
      break;
      
    case TIM8_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, ENABLE);
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, DISABLE);  
      b4:	6d747300 	ldclvs	3, cr7, [r4, #-0]
      b8:	31663233 	cmncc	r6, r3, lsr r2
      bc:	755f7830 	ldrbvc	r7, [pc, #-2096]	; fffff894 <SCS_BASE+0x1fff1894>
      c0:	74726173 	ldrbtvc	r6, [r2], #-371	; 0x173
      c4:	0100682e 	tsteq	r0, lr, lsr #16
      c8:	74730000 	ldrbtvc	r0, [r3], #-0
      cc:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
      d0:	5f783031 	svcpl	0x00783031
      d4:	74737973 	ldrbtvc	r7, [r3], #-2419	; 0x973
      d8:	2e6b6369 	cdpcs	3, 6, cr6, cr11, cr9, {3}
      dc:	00010068 	andeq	r0, r1, r8, rrx
      e0:	42535500 	subsmi	r5, r3, #0
      e4:	74696e49 	strbtvc	r6, [r9], #-3657	; 0xe49
      e8:	0000682e 	andeq	r6, r0, lr, lsr #16
      ec:	74730000 	ldrbtvc	r0, [r3], #-0
      f0:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
      f4:	5f783031 	svcpl	0x00783031
      f8:	2e636372 	mcrcs	3, 3, r6, cr3, cr2, {3}
      fc:	00010068 	andeq	r0, r1, r8, rrx
     100:	6d747300 	ldclvs	3, cr7, [r4, #-0]
     104:	31663233 	cmncc	r6, r3, lsr r2
     108:	695f7830 	ldmdbvs	pc, {r4, r5, fp, ip, sp, lr}^	; <UNPREDICTABLE>
     10c:	2e676477 	mcrcs	4, 3, r6, cr7, cr7, {3}
     110:	00010068 	andeq	r0, r1, r8, rrx
     114:	62737500 	rsbsvs	r7, r3, #0
     118:	696e695f 	stmdbvs	lr!, {r0, r1, r2, r3, r4, r6, r8, fp, sp, lr}^
     11c:	00682e74 	rsbeq	r2, r8, r4, ror lr
     120:	00000002 	andeq	r0, r0, r2
     124:	a4020500 	strge	r0, [r2], #-1280	; 0x500
     128:	03080001 	movweq	r0, #32769	; 0x8001
     12c:	140101ef 	strne	r0, [r1], #-495	; 0x1ef
     130:	01000602 	tsteq	r0, r2, lsl #12
     134:	02050001 	andeq	r0, r5, #1
     138:	080001b0 	stmdaeq	r0, {r4, r5, r7, r8}
     13c:	0101f403 	tsteq	r1, r3, lsl #8
     140:	08023316 	stmdaeq	r2, {r1, r2, r4, r8, r9, ip, sp}
     144:	00010100 	andeq	r0, r1, r0, lsl #2
     148:	01c40205 	biceq	r0, r4, r5, lsl #4
     14c:	81030800 	tsthi	r3, r0, lsl #16
     150:	4b130102 	blmi	4c0560 <__Stack_Size+0x4c0160>
     154:	01000602 	tsteq	r0, r2, lsl #12
     158:	02050001 	andeq	r0, r5, #1
     15c:	080001d8 	stmdaeq	r0, {r3, r4, r6, r7, r8}
     160:	01028703 	tsteq	r2, r3, lsl #14
     164:	2f221e26 	svccs	0x00221e26
     168:	03302f2f 	teqeq	r0, #188	; 0xbc
     16c:	33353c79 	teqcc	r5, #30976	; 0x7900
     170:	026d5d77 	rsbeq	r5, sp, #7616	; 0x1dc0
     174:	01010002 	tsteq	r1, r2
     178:	00020500 	andeq	r0, r2, r0, lsl #10
     17c:	03000000 	movweq	r0, #0
     180:	130102a8 	movwne	r0, #4776	; 0x12a8
     184:	01000a02 	tsteq	r0, r2, lsl #20
     188:	02050001 	andeq	r0, r5, #1
     18c:	00000000 	andeq	r0, r0, r0
     190:	0102ad03 	tsteq	r2, r3, lsl #26
     194:	1c032f13 	stcne	15, cr2, [r3], {19}
     198:	06024cba 			; <UNDEFINED> instruction: 0x06024cba
     19c:	00010100 	andeq	r0, r1, r0, lsl #2
     1a0:	02240205 	eoreq	r0, r4, #1342177280	; 0x50000000
     1a4:	fb030800 	blx	c21ae <__Stack_Size+0xc1dae>
     1a8:	1f210102 	svcne	0x00210102
     1ac:	02003d21 	andeq	r3, r0, #2112	; 0x840
     1b0:	674b0104 	strbvs	r0, [fp, -r4, lsl #2]
     1b4:	01000402 	tsteq	r0, r2, lsl #8
     1b8:	02050001 	andeq	r0, r5, #1
     1bc:	00000000 	andeq	r0, r0, r0
     1c0:	01038103 	tsteq	r3, r3, lsl #2
     1c4:	59233a22 	stmdbpl	r3!, {r1, r5, r9, fp, ip, sp}
     1c8:	2f211f4b 	svccs	0x00211f4b
     1cc:	2d592159 	ldfcse	f2, [r9, #-356]	; 0xfffffe9c
     1d0:	01000202 	tsteq	r0, r2, lsl #4
     1d4:	02050001 	andeq	r0, r5, #1
     1d8:	0800024c 	stmdaeq	r0, {r2, r3, r6, r9}
     1dc:	01038d03 	tsteq	r3, r3, lsl #26
     1e0:	0402001f 	streq	r0, [r2], #-31
     1e4:	02002301 	andeq	r2, r0, #67108864	; 0x4000000
     1e8:	3e3e0204 	cdpcc	2, 3, cr0, cr14, cr4, {0}
     1ec:	01000102 	tsteq	r0, r2, lsl #2
     1f0:	02050001 	andeq	r0, r5, #1
     1f4:	0800025e 	stmdaeq	r0, {r1, r2, r3, r4, r6, r9}
     1f8:	01039603 	tsteq	r3, r3, lsl #12
     1fc:	23202b15 	teqcs	r0, #21504	; 0x5400
     200:	4b304b2f 	blmi	c12ec4 <__Stack_Size+0xc12ac4>
     204:	02022d4c 	andeq	r2, r2, #4864	; 0x1300
     208:	00010100 	andeq	r0, r1, r0, lsl #2
     20c:	028e0205 	addeq	r0, lr, #1342177280	; 0x50000000
     210:	a3030800 	movwge	r0, #14336	; 0x3800
     214:	21200103 	teqcs	r0, r3, lsl #2
     218:	022d213d 	eoreq	r2, sp, #1073741839	; 0x4000000f
     21c:	01010002 	tsteq	r1, r2
     220:	a2020500 	andge	r0, r2, #0
     224:	03080002 	movweq	r0, #32770	; 0x8002
     228:	200103a9 	andcs	r0, r1, r9, lsr #7
     22c:	2d213d21 	stccs	13, cr3, [r1, #-132]!	; 0xffffff7c
     230:	01000202 	tsteq	r0, r2, lsl #4
     234:	02050001 	andeq	r0, r5, #1
     238:	00000000 	andeq	r0, r0, r0
     23c:	0103b003 	tsteq	r3, r3
     240:	59233a22 	stmdbpl	r3!, {r1, r5, r9, fp, ip, sp}
     244:	2f211f4b 	svccs	0x00211f4b
     248:	2d592159 	ldfcse	f2, [r9, #-356]	; 0xfffffe9c
     24c:	01000202 	tsteq	r0, r2, lsl #4
     250:	02050001 	andeq	r0, r5, #1
     254:	080002b6 	stmdaeq	r0, {r1, r2, r4, r5, r7, r9}
     258:	0103bd03 	tsteq	r3, r3, lsl #26
     25c:	0402001f 	streq	r0, [r2], #-31
     260:	02002301 	andeq	r2, r0, #67108864	; 0x4000000
     264:	3e3e0204 	cdpcc	2, 3, cr0, cr14, cr4, {0}
     268:	01000102 	tsteq	r0, r2, lsl #2
     26c:	02050001 	andeq	r0, r5, #1
     270:	00000000 	andeq	r0, r0, r0
     274:	0103c603 	tsteq	r3, r3, lsl #12
     278:	23202b15 	teqcs	r0, #21504	; 0x5400
     27c:	4b304b2f 	blmi	c12f40 <__Stack_Size+0xc12b40>
     280:	02022d4c 	andeq	r2, r2, #4864	; 0x1300
     284:	00010100 	andeq	r0, r1, r0, lsl #2
     288:	00000205 	andeq	r0, r0, r5, lsl #4
     28c:	d3030000 	movwle	r0, #12288	; 0x3000
     290:	21200103 	teqcs	r0, r3, lsl #2
     294:	022d213d 	eoreq	r2, sp, #1073741839	; 0x4000000f
     298:	01010002 	tsteq	r1, r2
     29c:	00020500 	andeq	r0, r2, r0, lsl #10
     2a0:	03000000 	movweq	r0, #0
     2a4:	200103d9 	ldrdcs	r0, [r1], -r9
     2a8:	2d213d21 	stccs	13, cr3, [r1, #-132]!	; 0xffffff7c
     2ac:	01000202 	tsteq	r0, r2, lsl #4
     2b0:	02050001 	andeq	r0, r5, #1
     2b4:	00000000 	andeq	r0, r0, r0
     2b8:	0103e003 	tsteq	r3, r3
     2bc:	06029f13 			; <UNDEFINED> instruction: 0x06029f13
     2c0:	00010100 	andeq	r0, r1, r0, lsl #2
     2c4:	02c80205 	sbceq	r0, r8, #1342177280	; 0x50000000
     2c8:	ec030800 	stc	8, cr0, [r3], {-0}
     2cc:	22200103 	eorcs	r0, r0, #-1073741824	; 0xc0000000
     2d0:	0402003e 	streq	r0, [r2], #-62	; 0x3e
     2d4:	4c3f3001 	ldcmi	0, cr3, [pc], #-4	; 2d8 <_Minimum_Stack_Size+0x1d8>
     2d8:	05022d21 	streq	r2, [r2, #-3361]	; 0xd21
     2dc:	00010100 	andeq	r0, r1, r0, lsl #2
     2e0:	02f40205 	rscseq	r0, r4, #1342177280	; 0x50000000
     2e4:	bc030800 	stclt	8, cr0, [r3], {-0}
     2e8:	1d230107 	stfnes	f0, [r3, #-28]!	; 0xffffffe4
     2ec:	01040200 	mrseq	r0, R12_usr
     2f0:	0402001f 	streq	r0, [r2], #-31
     2f4:	1f693201 	svcne	0x00693201
     2f8:	02002221 	andeq	r2, r0, #268435458	; 0x10000002
     2fc:	2e060104 	adfcss	f0, f6, f4
     300:	02040200 	andeq	r0, r4, #0
     304:	30062e3c 	andcc	r2, r6, ip, lsr lr
     308:	0001022f 	andeq	r0, r1, pc, lsr #4
     30c:	05000101 	streq	r0, [r0, #-257]	; 0x101
     310:	00032802 	andeq	r2, r3, r2, lsl #16
     314:	07ca0308 	strbeq	r0, [sl, r8, lsl #6]
     318:	3d242001 	stccc	0, cr2, [r4, #-4]!
     31c:	02024239 	andeq	r4, r2, #-1879048189	; 0x90000003
     320:	00010100 	andeq	r0, r1, r0, lsl #2
     324:	03440205 	movteq	r0, #16901	; 0x4205
     328:	91030800 	tstls	r3, r0, lsl #16
     32c:	232e0108 	teqcs	lr, #2
     330:	2431231d 	ldrtcs	r2, [r1], #-797	; 0x31d
     334:	20790322 	rsbscs	r0, r9, r2, lsr #6
     338:	2f2f2f21 	svccs	0x002f2f21
     33c:	3d22302f 	stccc	0, cr3, [r2, #-188]!	; 0xffffff44
     340:	3f6a4d3e 	svccc	0x006a4d3e
     344:	4d3e3d30 	ldcmi	13, cr3, [lr, #-192]!	; 0xffffff40
     348:	3d313169 	ldfccs	f3, [r1, #-420]!	; 0xfffffe5c
     34c:	4c6a4d3e 	stclmi	13, cr4, [sl], #-248	; 0xffffff08
     350:	01000902 	tsteq	r0, r2, lsl #18
     354:	02050001 	andeq	r0, r5, #1
     358:	080003fc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, r8, r9}
     35c:	0103ff03 	tsteq	r3, r3, lsl #30
     360:	02001b33 	andeq	r1, r0, #52224	; 0xcc00
     364:	00260204 	eoreq	r0, r6, r4, lsl #4
     368:	3b020402 	blcc	81378 <__Stack_Size+0x80f78>
     36c:	37594b43 	ldrbcc	r4, [r9, -r3, asr #22]
     370:	20740325 	rsbscs	r0, r4, r5, lsr #6
     374:	01040200 	mrseq	r0, R12_usr
     378:	03201903 	teqeq	r0, #49152	; 0xc000
     37c:	4b1f8217 	blmi	7e0be0 <__Stack_Size+0x7e07e0>
     380:	00251b41 	eoreq	r1, r5, r1, asr #22
     384:	22020402 	andcs	r0, r2, #33554432	; 0x2000000
     388:	02040200 	andeq	r0, r4, #0
     38c:	0200433b 	andeq	r4, r0, #-335544320	; 0xec000000
     390:	58060104 	stmdapl	r6, {r2, r8}
     394:	0f038506 	svceq	0x00038506
     398:	1f2b2f82 	svcne	0x002b2f82
     39c:	28207803 	stmdacs	r0!, {r0, r1, fp, ip, sp, lr}
     3a0:	0321302f 	teqeq	r1, #47	; 0x2f
     3a4:	32302015 	eorscc	r2, r0, #21
     3a8:	1d232b32 	vstmdbne	r3!, {d2-d26}
     3ac:	251b2523 	ldrcs	r2, [fp, #-1315]	; 0x523
     3b0:	01040200 	mrseq	r0, R12_usr
     3b4:	04020034 	streq	r0, [r2], #-52	; 0x34
     3b8:	063c0602 	ldrteq	r0, [ip], -r2, lsl #12
     3bc:	7f80034d 	svcvc	0x0080034d
     3c0:	0180032e 	orreq	r0, r0, lr, lsr #6
     3c4:	25296820 	strcs	r6, [r9, #-2080]!	; 0x820
     3c8:	660a0359 			; <UNDEFINED> instruction: 0x660a0359
     3cc:	3d232f4c 	stccc	15, cr2, [r3, #-304]!	; 0xfffffed0
     3d0:	2f212d2f 	svccs	0x00212d2f
     3d4:	4b2f4b42 	blmi	bd30e4 <__Stack_Size+0xbd2ce4>
     3d8:	d4033a30 	strle	r3, [r3], #-2608	; 0xa30
     3dc:	ae03207c 	mcrge	0, 0, r2, cr3, cr12, {3}
     3e0:	0b032003 	bleq	c83f4 <__Stack_Size+0xc7ff4>
     3e4:	2077032e 	rsbscs	r0, r7, lr, lsr #6
     3e8:	032e0903 	teqeq	lr, #49152	; 0xc000
     3ec:	09032077 	stmdbeq	r3, {r0, r1, r2, r4, r5, r6, sp}
     3f0:	03353d2e 	teqeq	r5, #2944	; 0xb80
     3f4:	32342079 	eorscc	r2, r4, #121	; 0x79
     3f8:	232b232b 	teqcs	fp, #-1409286144	; 0xac000000
     3fc:	01040200 	mrseq	r0, R12_usr
     400:	3d062006 	stccc	0, cr2, [r6, #-24]	; 0xffffffe8
     404:	034d3e31 	movteq	r3, #56881	; 0xde31
     408:	2824660c 	stmdacs	r4!, {r2, r3, r9, sl, sp, lr}
     40c:	6a303d32 	bvs	c0f8dc <__Stack_Size+0xc0f4dc>
     410:	003d863e 	eorseq	r8, sp, lr, lsr r6
     414:	06010402 	streq	r0, [r1], -r2, lsl #8
     418:	4b3e064a 	blmi	f81d48 <__Stack_Size+0xf81948>
     41c:	02002f86 	andeq	r2, r0, #536	; 0x218
     420:	66060104 	strvs	r0, [r6], -r4, lsl #2
     424:	09036706 	stmdbeq	r3, {r1, r2, r8, r9, sl, sp, lr}
     428:	cf033058 	svcgt	0x00033058
     42c:	b103207c 	tstlt	r3, ip, ror r0
     430:	3fb02003 	svccc	0x00b02003
     434:	1e212f1f 	mcrne	15, 1, r2, cr1, cr15, {0}
     438:	5e242f3d 	mcrpl	15, 1, r2, cr4, cr13, {1}
     43c:	01040200 	mrseq	r0, R12_usr
     440:	68064a06 	stmdavs	r6, {r1, r2, r9, fp, lr}
     444:	21211e4c 	teqcs	r1, ip, asr #28
     448:	004b223d 	subeq	r2, fp, sp, lsr r2
     44c:	06010402 	streq	r0, [r1], -r2, lsl #8
     450:	00590620 	subseq	r0, r9, r0, lsr #12
     454:	59010402 	stmdbpl	r1, {r1, sl}
     458:	16310264 	ldrtne	r0, [r1], -r4, ror #4
     45c:	32212d21 	eorcc	r2, r1, #2112	; 0x840
     460:	01040200 	mrseq	r0, R12_usr
     464:	42836867 	addmi	r6, r3, #6750208	; 0x670000
     468:	004e3167 	subeq	r3, lr, r7, ror #2
     46c:	06010402 	streq	r0, [r1], -r2, lsl #8
     470:	3f4b062e 	svccc	0x004b062e
     474:	02040200 	andeq	r0, r4, #0
     478:	0402003e 	streq	r0, [r2], #-62	; 0x3e
     47c:	023f3b02 	eorseq	r3, pc, #2048	; 0x800
     480:	0101001b 	tsteq	r1, fp, lsl r0
     484:	cc020500 	cfstr32gt	mvfx0, [r2], {-0}
     488:	03080007 	movweq	r0, #32775	; 0x8007
     48c:	220108f6 	andcs	r0, r1, #16121856	; 0xf60000
     490:	1e3e4d31 	mrcne	13, 1, r4, cr14, cr1, {1}
     494:	20280330 	eorcs	r0, r8, r0, lsr r3
     498:	36580b03 	ldrbcc	r0, [r8], -r3, lsl #22
     49c:	032e7803 	teqeq	lr, #196608	; 0x30000
     4a0:	3f3f2e50 	svccc	0x003f2e50
     4a4:	694d3f3f 	stmdbvs	sp, {r0, r1, r2, r3, r4, r5, r8, r9, sl, fp, ip, sp}^
     4a8:	01040200 	mrseq	r0, R12_usr
     4ac:	003e5c3f 	eorseq	r5, lr, pc, lsr ip
     4b0:	3e010402 	cdpcc	4, 0, cr0, cr1, cr2, {0}
     4b4:	01000902 	tsteq	r0, r2, lsl #18
     4b8:	02050001 	andeq	r0, r5, #1
     4bc:	08000858 	stmdaeq	r0, {r3, r4, r6, fp}
     4c0:	0109c703 	tsteq	r9, r3, lsl #14
     4c4:	032e0b03 	teqeq	lr, #3072	; 0xc00
     4c8:	0a032075 	beq	c86a4 <__Stack_Size+0xc82a4>
     4cc:	22211e20 	eorcs	r1, r1, #512	; 0x200
     4d0:	302f2c2d 	eorcc	r2, pc, sp, lsr #24
     4d4:	301f2132 	andscc	r2, pc, r2, lsr r1	; <UNPREDICTABLE>
     4d8:	2e7a0333 	mrccs	3, 3, r0, cr10, cr3, {1}
     4dc:	0323312f 	teqeq	r3, #-1073741813	; 0xc000000b
     4e0:	74032e0c 	strvc	r2, [r3], #-3596	; 0xe0c
     4e4:	200b032e 	andcs	r0, fp, lr, lsr #6
     4e8:	2f2e7203 	svccs	0x002e7203
     4ec:	0c032f2f 	stceq	15, cr2, [r3], {47}	; 0x2f
     4f0:	7a03312e 	bvc	cc9b0 <__Stack_Size+0xcc5b0>
     4f4:	2f2f2f2e 	svccs	0x002f2f2e
     4f8:	2f2f2b34 	svccs	0x002f2b34
     4fc:	221e342f 	andscs	r3, lr, #788529152	; 0x2f000000
     500:	2b302f1d 	blcs	c0c17c <__Stack_Size+0xc0bd7c>
     504:	4c302f30 	ldcmi	15, cr2, [r0], #-192	; 0xffffff40
     508:	2f2f2b31 	svccs	0x002f2b31
     50c:	211f312f 	tstcs	pc, pc, lsr #2
     510:	30302c2f 	eorscc	r2, r0, pc, lsr #24
     514:	2f2f2b23 	svccs	0x002f2b23
     518:	4b4c302f 	blmi	130c5dc <__Stack_Size+0x130c1dc>
     51c:	024d4c4d 	subeq	r4, sp, #19712	; 0x4d00
     520:	01010009 	tsteq	r1, r9
     524:	80020500 	andhi	r0, r2, r0, lsl #10
     528:	03080009 	movweq	r0, #32777	; 0x8009
     52c:	03010a9d 	movweq	r0, #6813	; 0x1a9d
     530:	515d200b 	cmppl	sp, fp
     534:	1c23211d 	stfnes	f2, [r3], #-116	; 0xffffff8c
     538:	2f2f2f2f 	svccs	0x002f2f2f
     53c:	2f1d4031 	svccs	0x001d4031
     540:	24312f2f 	ldrtcs	r2, [r1], #-3887	; 0xf2f
     544:	2f2f2f1c 	svccs	0x002f2f1c
     548:	1c24302f 	stcne	0, cr3, [r4], #-188	; 0xffffff44
     54c:	2f2f2f2f 	svccs	0x002f2f2f
     550:	00010230 	andeq	r0, r1, r0, lsr r2
     554:	05000101 	streq	r0, [r0, #-257]	; 0x101
     558:	0009fc02 	andeq	pc, r9, r2, lsl #24
     55c:	019b0308 	orrseq	r0, fp, r8, lsl #6
     560:	31312201 	teqcc	r1, r1, lsl #4
     564:	3e4d3130 	mcrcc	1, 2, r3, cr13, cr0, {1}
     568:	0c033e4c 	stceq	14, cr3, [r3], {76}	; 0x4c
     56c:	3f59593c 	svccc	0x0059593c
     570:	25446731 	strbcs	r6, [r4, #-1841]	; 0x731
     574:	2f4e251b 	svccs	0x004e251b
     578:	01040200 	mrseq	r0, R12_usr
     57c:	8219031b 	andshi	r0, r9, #1811939328	; 0x6c000000
     580:	04020030 	streq	r0, [r2], #-48	; 0x30
     584:	2e6a0301 	cdpcs	3, 6, cr0, cr10, cr1, {0}
     588:	000e024e 	andeq	r0, lr, lr, asr #4
     58c:	04dd0101 	ldrbeq	r0, [sp], #257	; 0x101
     590:	00020000 	andeq	r0, r2, r0
     594:	0000007c 	andeq	r0, r0, ip, ror r0
     598:	0efb0102 	cdpeq	1, 15, cr0, cr11, cr2, {0}
     59c:	0101000d 	tsteq	r1, sp
     5a0:	00000101 	andeq	r0, r0, r1, lsl #2
     5a4:	00000100 	andeq	r0, r0, r0, lsl #2
     5a8:	62696c01 	rsbvs	r6, r9, #256	; 0x100
     5ac:	636e692f 	cmnvs	lr, #770048	; 0xbc000
     5b0:	74730000 	ldrbtvc	r0, [r3], #-0
     5b4:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
     5b8:	5f783031 	svcpl	0x00783031
     5bc:	632e7469 	teqvs	lr, #1761607680	; 0x69000000
     5c0:	00000000 	andeq	r0, r0, r0
     5c4:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
     5c8:	30316632 	eorscc	r6, r1, r2, lsr r6
     5cc:	79745f78 	ldmdbvc	r4!, {r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
     5d0:	682e6570 	stmdavs	lr!, {r4, r5, r6, r8, sl, sp, lr}
     5d4:	00000100 	andeq	r0, r0, r0, lsl #2
     5d8:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
     5dc:	30316632 	eorscc	r6, r1, r2, lsr r6
     5e0:	616d5f78 	smcvs	54776	; 0xd5f8
     5e4:	00682e70 	rsbeq	r2, r8, r0, ror lr
     5e8:	73000001 	movwvc	r0, #1
     5ec:	32336d74 	eorscc	r6, r3, #7424	; 0x1d00
     5f0:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
     5f4:	6d69745f 	cfstrdvs	mvd7, [r9, #-380]!	; 0xfffffe84
     5f8:	0100682e 	tsteq	r0, lr, lsr #16
     5fc:	74730000 	ldrbtvc	r0, [r3], #-0
     600:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
     604:	5f783031 	svcpl	0x00783031
     608:	72617375 	rsbvc	r7, r1, #-738197503	; 0xd4000001
     60c:	00682e74 	rsbeq	r2, r8, r4, ror lr
     610:	00000001 	andeq	r0, r0, r1
     614:	b0020500 	andlt	r0, r2, r0, lsl #10
     618:	0308000a 	movweq	r0, #32778	; 0x800a
     61c:	01020129 	tsteq	r2, r9, lsr #2
     620:	00010100 	andeq	r0, r1, r0, lsl #2
     624:	0ab20205 	beq	fec80e40 <SCS_BASE+0x1ec72e40>
     628:	35030800 	strcc	r0, [r3, #-2048]	; 0x800
     62c:	00010201 	andeq	r0, r1, r1, lsl #4
     630:	05000101 	streq	r0, [r0, #-257]	; 0x101
     634:	000ab402 	andeq	fp, sl, r2, lsl #8
     638:	00c40308 	sbceq	r0, r4, r8, lsl #6
     63c:	00010201 	andeq	r0, r1, r1, lsl #4
     640:	05000101 	streq	r0, [r0, #-257]	; 0x101
     644:	000ab602 	andeq	fp, sl, r2, lsl #12
     648:	00d10308 	sbcseq	r0, r1, r8, lsl #6
     64c:	00010201 	andeq	r0, r1, r1, lsl #4
     650:	05000101 	streq	r0, [r0, #-257]	; 0x101
     654:	000ab802 	andeq	fp, sl, r2, lsl #16
     658:	00de0308 	sbcseq	r0, lr, r8, lsl #6
     65c:	00010201 	andeq	r0, r1, r1, lsl #4
     660:	05000101 	streq	r0, [r0, #-257]	; 0x101
     664:	000aba02 	andeq	fp, sl, r2, lsl #20
     668:	00eb0308 	rsceq	r0, fp, r8, lsl #6
     66c:	00010201 	andeq	r0, r1, r1, lsl #4
     670:	05000101 	streq	r0, [r0, #-257]	; 0x101
     674:	000abc02 	andeq	fp, sl, r2, lsl #24
     678:	00f60308 	rscseq	r0, r6, r8, lsl #6
     67c:	00010201 	andeq	r0, r1, r1, lsl #4
     680:	05000101 	streq	r0, [r0, #-257]	; 0x101
     684:	000abe02 	andeq	fp, sl, r2, lsl #28
     688:	01810308 	orreq	r0, r1, r8, lsl #6
     68c:	00010201 	andeq	r0, r1, r1, lsl #4
     690:	05000101 	streq	r0, [r0, #-257]	; 0x101
     694:	000ac002 	andeq	ip, sl, r2
     698:	018c0308 	orreq	r0, ip, r8, lsl #6
     69c:	023e1701 	eorseq	r1, lr, #262144	; 0x40000
     6a0:	01010007 	tsteq	r1, r7
     6a4:	d4020500 	strle	r0, [r2], #-1280	; 0x500
     6a8:	0308000a 	movweq	r0, #32778	; 0x800a
     6ac:	0201019f 	andeq	r0, r1, #-1073741785	; 0xc0000027
     6b0:	01010001 	tsteq	r1, r1
     6b4:	d6020500 	strle	r0, [r2], -r0, lsl #10
     6b8:	0308000a 	movweq	r0, #32778	; 0x800a
     6bc:	020101aa 	andeq	r0, r1, #-2147483606	; 0x8000002a
     6c0:	01010001 	tsteq	r1, r1
     6c4:	d8020500 	stmdale	r2, {r8, sl}
     6c8:	0308000a 	movweq	r0, #32778	; 0x800a
     6cc:	020101b5 	andeq	r0, r1, #1073741869	; 0x4000002d
     6d0:	01010001 	tsteq	r1, r1
     6d4:	da020500 	ble	81adc <__Stack_Size+0x816dc>
     6d8:	0308000a 	movweq	r0, #32778	; 0x800a
     6dc:	020101c0 	andeq	r0, r1, #48	; 0x30
     6e0:	01010001 	tsteq	r1, r1
     6e4:	dc020500 	cfstr32le	mvfx0, [r2], {-0}
     6e8:	0308000a 	movweq	r0, #32778	; 0x800a
     6ec:	020101cb 	andeq	r0, r1, #-1073741774	; 0xc0000032
     6f0:	01010001 	tsteq	r1, r1
     6f4:	de020500 	cfsh32le	mvfx0, mvfx2, #0
     6f8:	0308000a 	movweq	r0, #32778	; 0x800a
     6fc:	020101d6 	andeq	r0, r1, #-2147483595	; 0x80000035
     700:	01010001 	tsteq	r1, r1
     704:	e0020500 	and	r0, r2, r0, lsl #10
     708:	0308000a 	movweq	r0, #32778	; 0x800a
     70c:	020101e1 	andeq	r0, r1, #1073741880	; 0x40000038
     710:	01010001 	tsteq	r1, r1
     714:	e2020500 	and	r0, r2, #0
     718:	0308000a 	movweq	r0, #32778	; 0x800a
     71c:	020101ec 	andeq	r0, r1, #59	; 0x3b
     720:	01010001 	tsteq	r1, r1
     724:	e4020500 	str	r0, [r2], #-1280	; 0x500
     728:	0308000a 	movweq	r0, #32778	; 0x800a
     72c:	020101f7 	andeq	r0, r1, #-1073741763	; 0xc000003d
     730:	01010001 	tsteq	r1, r1
     734:	e6020500 	str	r0, [r2], -r0, lsl #10
     738:	0308000a 	movweq	r0, #32778	; 0x800a
     73c:	02010282 	andeq	r0, r1, #536870920	; 0x20000008
     740:	01010001 	tsteq	r1, r1
     744:	e8020500 	stmda	r2, {r8, sl}
     748:	0308000a 	movweq	r0, #32778	; 0x800a
     74c:	0201028d 	andeq	r0, r1, #-805306360	; 0xd0000008
     750:	01010001 	tsteq	r1, r1
     754:	00020500 	andeq	r0, r2, r0, lsl #10
     758:	03000000 	movweq	r0, #0
     75c:	02010298 	andeq	r0, r1, #-2147483639	; 0x80000009
     760:	01010001 	tsteq	r1, r1
     764:	00020500 	andeq	r0, r2, r0, lsl #10
     768:	03000000 	movweq	r0, #0
     76c:	020102a3 	andeq	r0, r1, #805306378	; 0x3000000a
     770:	01010001 	tsteq	r1, r1
     774:	00020500 	andeq	r0, r2, r0, lsl #10
     778:	03000000 	movweq	r0, #0
     77c:	020102ae 	andeq	r0, r1, #-536870902	; 0xe000000a
     780:	01010001 	tsteq	r1, r1
     784:	00020500 	andeq	r0, r2, r0, lsl #10
     788:	03000000 	movweq	r0, #0
     78c:	020102b9 	andeq	r0, r1, #-1879048181	; 0x9000000b
     790:	01010001 	tsteq	r1, r1
     794:	00020500 	andeq	r0, r2, r0, lsl #10
     798:	03000000 	movweq	r0, #0
     79c:	020102c4 	andeq	r0, r1, #1073741836	; 0x4000000c
     7a0:	01010001 	tsteq	r1, r1
     7a4:	00020500 	andeq	r0, r2, r0, lsl #10
     7a8:	03000000 	movweq	r0, #0
     7ac:	020102cf 	andeq	r0, r1, #-268435444	; 0xf000000c
     7b0:	01010001 	tsteq	r1, r1
     7b4:	00020500 	andeq	r0, r2, r0, lsl #10
     7b8:	03000000 	movweq	r0, #0
     7bc:	020102da 	andeq	r0, r1, #-1610612723	; 0xa000000d
     7c0:	01010001 	tsteq	r1, r1
     7c4:	ea020500 	b	81bcc <__Stack_Size+0x817cc>
     7c8:	0308000a 	movweq	r0, #32778	; 0x800a
     7cc:	020102e5 	andeq	r0, r1, #1342177294	; 0x5000000e
     7d0:	01010001 	tsteq	r1, r1
     7d4:	ec020500 	cfstr32	mvfx0, [r2], {-0}
     7d8:	0308000a 	movweq	r0, #32778	; 0x800a
     7dc:	020102f1 	andeq	r0, r1, #268435471	; 0x1000000f
     7e0:	01010001 	tsteq	r1, r1
     7e4:	ee020500 	cfsh32	mvfx0, mvfx2, #0
     7e8:	0308000a 	movweq	r0, #32778	; 0x800a
     7ec:	140102fd 	strne	r0, [r1], #-765	; 0x2fd
     7f0:	00020211 	andeq	r0, r2, r1, lsl r2
     7f4:	05000101 	streq	r0, [r0, #-257]	; 0x101
     7f8:	000af202 	andeq	pc, sl, r2, lsl #4
     7fc:	03890308 	orreq	r0, r9, #536870912	; 0x20000000
     800:	00010201 	andeq	r0, r1, r1, lsl #4
     804:	05000101 	streq	r0, [r0, #-257]	; 0x101
     808:	000af402 	andeq	pc, sl, r2, lsl #8
     80c:	03940308 	orrseq	r0, r4, #536870912	; 0x20000000
     810:	00010201 	andeq	r0, r1, r1, lsl #4
     814:	05000101 	streq	r0, [r0, #-257]	; 0x101
     818:	000af602 	andeq	pc, sl, r2, lsl #12
     81c:	039f0308 	orrseq	r0, pc, #536870912	; 0x20000000
     820:	00010201 	andeq	r0, r1, r1, lsl #4
     824:	05000101 	streq	r0, [r0, #-257]	; 0x101
     828:	000af802 	andeq	pc, sl, r2, lsl #16
     82c:	03aa0308 			; <UNDEFINED> instruction: 0x03aa0308
     830:	00010201 	andeq	r0, r1, r1, lsl #4
     834:	05000101 	streq	r0, [r0, #-257]	; 0x101
     838:	000afa02 	andeq	pc, sl, r2, lsl #20
     83c:	03b60308 			; <UNDEFINED> instruction: 0x03b60308
     840:	00010201 	andeq	r0, r1, r1, lsl #4
     844:	05000101 	streq	r0, [r0, #-257]	; 0x101
     848:	000afc02 	andeq	pc, sl, r2, lsl #24
     84c:	03c20308 	biceq	r0, r2, #536870912	; 0x20000000
     850:	00010201 	andeq	r0, r1, r1, lsl #4
     854:	05000101 	streq	r0, [r0, #-257]	; 0x101
     858:	000afe02 	andeq	pc, sl, r2, lsl #28
     85c:	03cd0308 	biceq	r0, sp, #536870912	; 0x20000000
     860:	00010201 	andeq	r0, r1, r1, lsl #4
     864:	05000101 	streq	r0, [r0, #-257]	; 0x101
     868:	000b0002 	andeq	r0, fp, r2
     86c:	03dc0308 	bicseq	r0, ip, #536870912	; 0x20000000
     870:	5e230101 	sufpls	f0, f3, f1
     874:	0002022c 	andeq	r0, r2, ip, lsr #4
     878:	05000101 	streq	r0, [r0, #-257]	; 0x101
     87c:	000b1402 	andeq	r1, fp, r2, lsl #8
     880:	03ef0308 	mvneq	r0, #536870912	; 0x20000000
     884:	00010201 	andeq	r0, r1, r1, lsl #4
     888:	05000101 	streq	r0, [r0, #-257]	; 0x101
     88c:	000b1602 	andeq	r1, fp, r2, lsl #12
     890:	03fa0308 	mvnseq	r0, #536870912	; 0x20000000
     894:	00010201 	andeq	r0, r1, r1, lsl #4
     898:	05000101 	streq	r0, [r0, #-257]	; 0x101
     89c:	000b1802 	andeq	r1, fp, r2, lsl #16
     8a0:	04850308 	streq	r0, [r5], #776	; 0x308
     8a4:	00010201 	andeq	r0, r1, r1, lsl #4
     8a8:	05000101 	streq	r0, [r0, #-257]	; 0x101
     8ac:	000b1a02 	andeq	r1, fp, r2, lsl #20
     8b0:	04900308 	ldreq	r0, [r0], #776	; 0x308
     8b4:	00010201 	andeq	r0, r1, r1, lsl #4
     8b8:	05000101 	streq	r0, [r0, #-257]	; 0x101
     8bc:	000b1c02 	andeq	r1, fp, r2, lsl #24
     8c0:	049b0308 	ldreq	r0, [fp], #776	; 0x308
     8c4:	00010201 	andeq	r0, r1, r1, lsl #4
     8c8:	05000101 	streq	r0, [r0, #-257]	; 0x101
     8cc:	000b1e02 	andeq	r1, fp, r2, lsl #28
     8d0:	04a60308 	strteq	r0, [r6], #776	; 0x308
     8d4:	00010201 	andeq	r0, r1, r1, lsl #4
     8d8:	05000101 	streq	r0, [r0, #-257]	; 0x101
     8dc:	000b2002 	andeq	r2, fp, r2
     8e0:	04b10308 	ldrteq	r0, [r1], #776	; 0x308
     8e4:	00010201 	andeq	r0, r1, r1, lsl #4
     8e8:	05000101 	streq	r0, [r0, #-257]	; 0x101
     8ec:	000b2202 	andeq	r2, fp, r2, lsl #4
     8f0:	04bc0308 	ldrteq	r0, [ip], #776	; 0x308
     8f4:	00010201 	andeq	r0, r1, r1, lsl #4
     8f8:	05000101 	streq	r0, [r0, #-257]	; 0x101
     8fc:	000b2402 	andeq	r2, fp, r2, lsl #8
     900:	04cd0308 	strbeq	r0, [sp], #776	; 0x308
     904:	67210101 	strvs	r0, [r1, -r1, lsl #2]!
     908:	01001302 	tsteq	r0, r2, lsl #6
     90c:	02050001 	andeq	r0, r5, #1
     910:	08000b58 	stmdaeq	r0, {r3, r4, r6, r8, r9, fp}
     914:	0104dd03 	tsteq	r4, r3, lsl #26
     918:	0e02e526 	cfsh32eq	mvfx14, mvfx2, #22
     91c:	00010100 	andeq	r0, r1, r0, lsl #2
     920:	0b940205 	bleq	fe50113c <SCS_BASE+0x1e4f313c>
     924:	f3030800 	vsub.i8	d0, d3, d0
     928:	01020104 	tsteq	r2, r4, lsl #2
     92c:	00010100 	andeq	r0, r1, r0, lsl #2
     930:	0b960205 	bleq	fe58114c <SCS_BASE+0x1e57314c>
     934:	ff030800 			; <UNDEFINED> instruction: 0xff030800
     938:	01020104 	tsteq	r2, r4, lsl #2
     93c:	00010100 	andeq	r0, r1, r0, lsl #2
     940:	0b980205 	bleq	fe60115c <SCS_BASE+0x1e5f315c>
     944:	8a030800 	bhi	c294c <__Stack_Size+0xc254c>
     948:	01020105 	tsteq	r2, r5, lsl #2
     94c:	00010100 	andeq	r0, r1, r0, lsl #2
     950:	0b9a0205 	bleq	fe68116c <SCS_BASE+0x1e67316c>
     954:	95030800 	strls	r0, [r3, #-2048]	; 0x800
     958:	01020105 	tsteq	r2, r5, lsl #2
     95c:	00010100 	andeq	r0, r1, r0, lsl #2
     960:	0b9c0205 	bleq	fe70117c <SCS_BASE+0x1e6f317c>
     964:	a0030800 	andge	r0, r3, r0, lsl #16
     968:	01020105 	tsteq	r2, r5, lsl #2
     96c:	00010100 	andeq	r0, r1, r0, lsl #2
     970:	0b9e0205 	bleq	fe78118c <SCS_BASE+0x1e77318c>
     974:	ac030800 	stcge	8, cr0, [r3], {-0}
     978:	01020105 	tsteq	r2, r5, lsl #2
     97c:	00010100 	andeq	r0, r1, r0, lsl #2
     980:	0ba00205 	bleq	fe80119c <SCS_BASE+0x1e7f319c>
     984:	b8030800 	stmdalt	r3, {fp}
     988:	01020105 	tsteq	r2, r5, lsl #2
     98c:	00010100 	andeq	r0, r1, r0, lsl #2
     990:	0ba20205 	bleq	fe8811ac <SCS_BASE+0x1e8731ac>
     994:	c3030800 	movwgt	r0, #14336	; 0x3800
     998:	01020105 	tsteq	r2, r5, lsl #2
     99c:	00010100 	andeq	r0, r1, r0, lsl #2
     9a0:	0ba40205 	bleq	fe9011bc <SCS_BASE+0x1e8f31bc>
     9a4:	ce030800 	cdpgt	8, 0, cr0, cr3, cr0, {0}
     9a8:	01020105 	tsteq	r2, r5, lsl #2
     9ac:	00010100 	andeq	r0, r1, r0, lsl #2
     9b0:	0ba60205 	bleq	fe9811cc <SCS_BASE+0x1e9731cc>
     9b4:	d9030800 	stmdble	r3, {fp}
     9b8:	01020105 	tsteq	r2, r5, lsl #2
     9bc:	00010100 	andeq	r0, r1, r0, lsl #2
     9c0:	0ba80205 	bleq	fea011dc <SCS_BASE+0x1e9f31dc>
     9c4:	e4030800 	str	r0, [r3], #-2048	; 0x800
     9c8:	01020105 	tsteq	r2, r5, lsl #2
     9cc:	00010100 	andeq	r0, r1, r0, lsl #2
     9d0:	0baa0205 	bleq	fea811ec <SCS_BASE+0x1ea731ec>
     9d4:	ef030800 	svc	0x00030800
     9d8:	01020105 	tsteq	r2, r5, lsl #2
     9dc:	00010100 	andeq	r0, r1, r0, lsl #2
     9e0:	0bac0205 	bleq	feb011fc <SCS_BASE+0x1eaf31fc>
     9e4:	fa030800 	blx	c29ec <__Stack_Size+0xc25ec>
     9e8:	01020105 	tsteq	r2, r5, lsl #2
     9ec:	00010100 	andeq	r0, r1, r0, lsl #2
     9f0:	0bae0205 	bleq	feb8120c <SCS_BASE+0x1eb7320c>
     9f4:	85030800 	strhi	r0, [r3, #-2048]	; 0x800
     9f8:	01020106 	tsteq	r2, r6, lsl #2
     9fc:	00010100 	andeq	r0, r1, r0, lsl #2
     a00:	0bb00205 	bleq	fec0121c <SCS_BASE+0x1ebf321c>
     a04:	90030800 	andls	r0, r3, r0, lsl #16
     a08:	01020106 	tsteq	r2, r6, lsl #2
     a0c:	00010100 	andeq	r0, r1, r0, lsl #2
     a10:	0bb20205 	bleq	fec8122c <SCS_BASE+0x1ec7322c>
     a14:	9b030800 	blls	c2a1c <__Stack_Size+0xc261c>
     a18:	01020106 	tsteq	r2, r6, lsl #2
     a1c:	00010100 	andeq	r0, r1, r0, lsl #2
     a20:	0bb40205 	bleq	fed0123c <SCS_BASE+0x1ecf323c>
     a24:	a6030800 	strge	r0, [r3], -r0, lsl #16
     a28:	01020106 	tsteq	r2, r6, lsl #2
     a2c:	00010100 	andeq	r0, r1, r0, lsl #2
     a30:	0bb60205 	bleq	fed8124c <SCS_BASE+0x1ed7324c>
     a34:	b1030800 	tstlt	r3, r0, lsl #16
     a38:	01020106 	tsteq	r2, r6, lsl #2
     a3c:	00010100 	andeq	r0, r1, r0, lsl #2
     a40:	0bb80205 	bleq	fee0125c <SCS_BASE+0x1edf325c>
     a44:	bc030800 	stclt	8, cr0, [r3], {-0}
     a48:	01020106 	tsteq	r2, r6, lsl #2
     a4c:	00010100 	andeq	r0, r1, r0, lsl #2
     a50:	0bba0205 	bleq	fee8126c <SCS_BASE+0x1ee7326c>
     a54:	c7030800 	strgt	r0, [r3, -r0, lsl #16]
     a58:	01020106 	tsteq	r2, r6, lsl #2
     a5c:	00010100 	andeq	r0, r1, r0, lsl #2
     a60:	0bbc0205 	bleq	fef0127c <SCS_BASE+0x1eef327c>
     a64:	d3030800 	movwle	r0, #14336	; 0x3800
     a68:	01020106 	tsteq	r2, r6, lsl #2
     a6c:	43010100 	movwmi	r0, #4352	; 0x1100
     a70:	02000000 	andeq	r0, r0, #0
     a74:	00003d00 	andeq	r3, r0, r0, lsl #26
     a78:	fb010200 	blx	41282 <__Stack_Size+0x40e82>
     a7c:	01000d0e 	tsteq	r0, lr, lsl #26
     a80:	00010101 	andeq	r0, r1, r1, lsl #2
     a84:	00010000 	andeq	r0, r1, r0
     a88:	696c0100 	stmdbvs	ip!, {r8}^
     a8c:	6e692f62 	cdpvs	15, 6, cr2, cr9, cr2, {3}
     a90:	75000063 	strvc	r0, [r0, #-99]	; 0x63
     a94:	645f6273 	ldrbvs	r6, [pc], #-627	; a9c <__Stack_Size+0x69c>
     a98:	2e637365 	cdpcs	3, 6, cr7, cr3, cr5, {3}
     a9c:	00000063 	andeq	r0, r0, r3, rrx
     aa0:	6d747300 	ldclvs	3, cr7, [r4, #-0]
     aa4:	31663233 	cmncc	r6, r3, lsr r2
     aa8:	745f7830 	ldrbvc	r7, [pc], #-2096	; ab0 <__Stack_Size+0x6b0>
     aac:	2e657079 	mcrcs	0, 3, r7, cr5, cr9, {3}
     ab0:	00010068 	andeq	r0, r1, r8, rrx
     ab4:	01310000 	teqeq	r1, r0
     ab8:	00020000 	andeq	r0, r2, r0
     abc:	0000008c 	andeq	r0, r0, ip, lsl #1
     ac0:	0efb0102 	cdpeq	1, 15, cr0, cr11, cr2, {0}
     ac4:	0101000d 	tsteq	r1, sp
     ac8:	00000101 	andeq	r0, r0, r1, lsl #2
     acc:	00000100 	andeq	r0, r0, r0, lsl #2
     ad0:	62696c01 	rsbvs	r6, r9, #256	; 0x100
     ad4:	636e692f 	cmnvs	lr, #770048	; 0xbc000
     ad8:	62696c00 	rsbvs	r6, r9, #0
     adc:	4253552f 	subsmi	r5, r3, #197132288	; 0xbc00000
     ae0:	62696c5f 	rsbvs	r6, r9, #24320	; 0x5f00
     ae4:	636e692f 	cmnvs	lr, #770048	; 0xbc000
     ae8:	00002e00 	andeq	r2, r0, r0, lsl #28
     aec:	5f627375 	svcpl	0x00627375
     af0:	70646e65 	rsbvc	r6, r4, r5, ror #28
     af4:	0000632e 	andeq	r6, r0, lr, lsr #6
     af8:	74730000 	ldrbtvc	r0, [r3], #-0
     afc:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
     b00:	5f783031 	svcpl	0x00783031
     b04:	65707974 	ldrbvs	r7, [r0, #-2420]!	; 0x974
     b08:	0100682e 	tsteq	r0, lr, lsr #16
     b0c:	74730000 	ldrbtvc	r0, [r3], #-0
     b10:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
     b14:	5f783031 	svcpl	0x00783031
     b18:	73616c66 	cmnvc	r1, #26112	; 0x6600
     b1c:	00682e68 	rsbeq	r2, r8, r8, ror #28
     b20:	75000001 	strvc	r0, [r0, #-1]
     b24:	735f6273 	cmpvc	pc, #805306375	; 0x30000007
     b28:	682e6c69 	stmdavs	lr!, {r0, r3, r5, r6, sl, fp, sp, lr}
     b2c:	00000200 	andeq	r0, r0, r0, lsl #4
     b30:	49425355 	stmdbmi	r2, {r0, r2, r4, r6, r8, r9, ip, lr}^
     b34:	2e74696e 	cdpcs	9, 7, cr6, cr4, cr14, {3}
     b38:	00030068 	andeq	r0, r3, r8, rrx
     b3c:	62737500 	rsbsvs	r7, r3, #0
     b40:	6765725f 			; <UNDEFINED> instruction: 0x6765725f
     b44:	00682e73 	rsbeq	r2, r8, r3, ror lr
     b48:	00000002 	andeq	r0, r0, r2
     b4c:	c0020500 	andgt	r0, r2, r0, lsl #10
     b50:	0308000b 	movweq	r0, #32779	; 0x800b
     b54:	140100c1 	strne	r0, [r1], #-193	; 0xc1
     b58:	01000602 	tsteq	r0, r2, lsl #12
     b5c:	02050001 	andeq	r0, r5, #1
     b60:	08000bcc 	stmdaeq	r0, {r2, r3, r6, r7, r8, r9, fp}
     b64:	0100f503 	tsteq	r0, r3, lsl #10
     b68:	207a0334 	rsbscs	r0, sl, r4, lsr r3
     b6c:	207a0326 	rsbscs	r0, sl, r6, lsr #6
     b70:	207a0326 	rsbscs	r0, sl, r6, lsr #6
     b74:	005a2326 	subseq	r2, sl, r6, lsr #6
     b78:	06010402 	streq	r0, [r1], -r2, lsl #8
     b7c:	08360620 	ldmdaeq	r6!, {r5, r9, sl}
     b80:	842f1f21 	strthi	r1, [pc], #-3873	; b88 <__Stack_Size+0x788>
     b84:	3d4c3268 	sfmcc	f3, 2, [ip, #-416]	; 0xfffffe60
     b88:	03314c23 	teqeq	r1, #8960	; 0x2300
     b8c:	1c032064 	stcne	0, cr2, [r3], {100}	; 0x64
     b90:	03d83020 	bicseq	r3, r8, #32
     b94:	20032060 	andcs	r2, r3, r0, rrx
     b98:	4d304e20 	ldcmi	14, cr4, [r0, #-128]!	; 0xffffff80
     b9c:	301e1e4c 	andscc	r1, lr, ip, asr #28
     ba0:	2009031e 	andcs	r0, r9, lr, lsl r3
     ba4:	01001402 	tsteq	r0, r2, lsl #8
     ba8:	02050001 	andeq	r0, r5, #1
     bac:	08000ccc 	stmdaeq	r0, {r2, r3, r6, r7, sl, fp}
     bb0:	0100d903 	tsteq	r0, r3, lsl #18
     bb4:	4a090323 	bmi	241848 <__Stack_Size+0x241448>
     bb8:	03207703 	teqeq	r0, #786432	; 0xc0000
     bbc:	77032009 	strvc	r2, [r3, -r9]
     bc0:	20090320 	andcs	r0, r9, r0, lsr #6
     bc4:	03207703 	teqeq	r0, #786432	; 0xc0000
     bc8:	2f212009 	svccs	0x00212009
     bcc:	7a03b25b 	bvc	ed540 <__Stack_Size+0xed140>
     bd0:	022c2820 	eoreq	r2, ip, #2097152	; 0x200000
     bd4:	0101000c 	tsteq	r1, ip
     bd8:	00020500 	andeq	r0, r2, r0, lsl #10
     bdc:	03000000 	movweq	r0, #0
     be0:	150101be 	strne	r0, [r1, #-446]	; 0x1be
     be4:	0802694c 	stmdaeq	r2, {r2, r3, r6, r8, fp, sp, lr}
     be8:	90010100 	andls	r0, r1, r0, lsl #2
     bec:	02000000 	andeq	r0, r0, #0
     bf0:	00006800 	andeq	r6, r0, r0, lsl #16
     bf4:	fb010200 	blx	413fe <__Stack_Size+0x40ffe>
     bf8:	01000d0e 	tsteq	r0, lr, lsl #26
     bfc:	00010101 	andeq	r0, r1, r1, lsl #2
     c00:	00010000 	andeq	r0, r1, r0
     c04:	696c0100 	stmdbvs	ip!, {r8}^
     c08:	6e692f62 	cdpvs	15, 6, cr2, cr9, cr2, {3}
     c0c:	696c0063 	stmdbvs	ip!, {r0, r1, r5, r6}^
     c10:	53552f62 	cmppl	r5, #392	; 0x188
     c14:	696c5f42 	stmdbvs	ip!, {r1, r6, r8, r9, sl, fp, ip, lr}^
     c18:	6e692f62 	cdpvs	15, 6, cr2, cr9, cr2, {3}
     c1c:	75000063 	strvc	r0, [r0, #-99]	; 0x63
     c20:	695f6273 	ldmdbvs	pc, {r0, r1, r4, r5, r6, r9, sp, lr}^	; <UNPREDICTABLE>
     c24:	2e727473 	mrccs	4, 3, r7, cr2, cr3, {3}
     c28:	00000063 	andeq	r0, r0, r3, rrx
     c2c:	6d747300 	ldclvs	3, cr7, [r4, #-0]
     c30:	31663233 	cmncc	r6, r3, lsr r2
     c34:	745f7830 	ldrbvc	r7, [pc], #-2096	; c3c <__Stack_Size+0x83c>
     c38:	2e657079 	mcrcs	0, 3, r7, cr5, cr9, {3}
     c3c:	00010068 	andeq	r0, r1, r8, rrx
     c40:	62737500 	rsbsvs	r7, r3, #0
     c44:	726f635f 	rsbvc	r6, pc, #2080374785	; 0x7c000001
     c48:	00682e65 	rsbeq	r2, r8, r5, ror #28
     c4c:	75000002 	strvc	r0, [r0, #-2]
     c50:	695f6273 	ldmdbvs	pc, {r0, r1, r4, r5, r6, r9, sp, lr}^	; <UNPREDICTABLE>
     c54:	682e746e 	stmdavs	lr!, {r1, r2, r3, r5, r6, sl, ip, sp, lr}
     c58:	00000200 	andeq	r0, r0, r0, lsl #4
     c5c:	02050000 	andeq	r0, r5, #0
     c60:	08000d28 	stmdaeq	r0, {r3, r5, r8, sl, fp}
     c64:	14013e03 	strne	r3, [r1], #-3587	; 0xe03
     c68:	5f31223a 	svcpl	0x0031223a
     c6c:	09035e3d 	stmdbeq	r3, {r0, r2, r3, r4, r5, r9, sl, fp, ip, lr}
     c70:	21603466 	cmncs	r0, r6, ror #8
     c74:	6d353d1f 	ldcvs	13, cr3, [r5, #-124]!	; 0xffffff84
     c78:	0e026050 	mcreq	0, 0, r6, cr2, cr0, {2}
     c7c:	1a010100 	bne	41084 <__Stack_Size+0x40c84>
     c80:	02000002 	andeq	r0, r0, #2
     c84:	0000ba00 	andeq	fp, r0, r0, lsl #20
     c88:	fb010200 	blx	41492 <__Stack_Size+0x41092>
     c8c:	01000d0e 	tsteq	r0, lr, lsl #26
     c90:	00010101 	andeq	r0, r1, r1, lsl #2
     c94:	00010000 	andeq	r0, r1, r0
     c98:	696c0100 	stmdbvs	ip!, {r8}^
     c9c:	6e692f62 	cdpvs	15, 6, cr2, cr9, cr2, {3}
     ca0:	696c0063 	stmdbvs	ip!, {r0, r1, r5, r6}^
     ca4:	53552f62 	cmppl	r5, #392	; 0x188
     ca8:	696c5f42 	stmdbvs	ip!, {r1, r6, r8, r9, sl, fp, ip, lr}^
     cac:	6e692f62 	cdpvs	15, 6, cr2, cr9, cr2, {3}
     cb0:	75000063 	strvc	r0, [r0, #-99]	; 0x63
     cb4:	705f6273 	subsvc	r6, pc, r3, ror r2	; <UNPREDICTABLE>
     cb8:	2e706f72 	mrccs	15, 3, r6, cr0, cr2, {3}
     cbc:	00000063 	andeq	r0, r0, r3, rrx
     cc0:	6d747300 	ldclvs	3, cr7, [r4, #-0]
     cc4:	31663233 	cmncc	r6, r3, lsr r2
     cc8:	745f7830 	ldrbvc	r7, [pc], #-2096	; cd0 <__Stack_Size+0x8d0>
     ccc:	2e657079 	mcrcs	0, 3, r7, cr5, cr9, {3}
     cd0:	00010068 	andeq	r0, r1, r8, rrx
     cd4:	62737500 	rsbsvs	r7, r3, #0
     cd8:	726f635f 	rsbvc	r6, pc, #2080374785	; 0x7c000001
     cdc:	00682e65 	rsbeq	r2, r8, r5, ror #28
     ce0:	75000002 	strvc	r0, [r0, #-2]
     ce4:	645f6273 	ldrbvs	r6, [pc], #-627	; cec <__Stack_Size+0x8ec>
     ce8:	682e6665 	stmdavs	lr!, {r0, r2, r5, r6, r9, sl, sp, lr}
     cec:	00000200 	andeq	r0, r0, r0, lsl #4
     cf0:	5f627375 	svcpl	0x00627375
     cf4:	706f7270 	rsbvc	r7, pc, r0, ror r2	; <UNPREDICTABLE>
     cf8:	0000682e 	andeq	r6, r0, lr, lsr #16
     cfc:	53550000 	cmppl	r5, #0
     d00:	696e4942 	stmdbvs	lr!, {r1, r6, r8, fp, lr}^
     d04:	00682e74 	rsbeq	r2, r8, r4, ror lr
     d08:	75000000 	strvc	r0, [r0, #-0]
     d0c:	695f6273 	ldmdbvs	pc, {r0, r1, r4, r5, r6, r9, sp, lr}^	; <UNPREDICTABLE>
     d10:	2e74696e 	cdpcs	9, 7, cr6, cr4, cr14, {3}
     d14:	00020068 	andeq	r0, r2, r8, rrx
     d18:	62737500 	rsbsvs	r7, r3, #0
     d1c:	7365645f 	cmnvc	r5, #1593835520	; 0x5f000000
     d20:	00682e63 	rsbeq	r2, r8, r3, ror #28
     d24:	75000000 	strvc	r0, [r0, #-0]
     d28:	725f6273 	subsvc	r6, pc, #805306375	; 0x30000007
     d2c:	2e736765 	cdpcs	7, 7, cr6, cr3, cr5, {3}
     d30:	00020068 	andeq	r0, r2, r8, rrx
     d34:	62737500 	rsbsvs	r7, r3, #0
     d38:	6c69735f 	stclvs	3, cr7, [r9], #-380	; 0xfffffe84
     d3c:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
     d40:	00000000 	andeq	r0, r0, r0
     d44:	0db00205 	lfmeq	f0, 4, [r0, #20]!
     d48:	c9030800 	stmdbgt	r3, {fp}
     d4c:	3f150101 	svccc	0x00150101
     d50:	01000902 	tsteq	r0, r2, lsl #18
     d54:	02050001 	andeq	r0, r5, #1
     d58:	08000dc8 	stmdaeq	r0, {r3, r6, r7, r8, sl, fp}
     d5c:	0101db03 	tsteq	r1, r3, lsl #22
     d60:	00060213 	andeq	r0, r6, r3, lsl r2
     d64:	05000101 	streq	r0, [r0, #-257]	; 0x101
     d68:	000dd402 	andeq	sp, sp, r2, lsl #8
     d6c:	01e80308 	mvneq	r0, r8, lsl #6
     d70:	024f1301 	subeq	r1, pc, #67108864	; 0x4000000
     d74:	01010006 	tsteq	r1, r6
     d78:	e8020500 	stmda	r2, {r8, sl}
     d7c:	0308000d 	movweq	r0, #32781	; 0x800d
     d80:	020101fb 	andeq	r0, r1, #-1073741762	; 0xc000003e
     d84:	01010001 	tsteq	r1, r1
     d88:	ec020500 	cfstr32	mvfx0, [r2], {-0}
     d8c:	0308000d 	movweq	r0, #32781	; 0x800d
     d90:	19010288 	stmdbne	r1, {r3, r7, r9}
     d94:	27207903 	strcs	r7, [r0, -r3, lsl #18]!
     d98:	74100322 	ldrvc	r0, [r0], #-802	; 0x322
     d9c:	302e7503 	eorcc	r7, lr, r3, lsl #10
     da0:	033c7503 	teqeq	ip, #12582912	; 0xc00000
     da4:	0332200b 	teqeq	r2, #11
     da8:	0f032071 	svceq	0x00032071
     dac:	7403234a 	strvc	r2, [r3], #-842	; 0x34a
     db0:	2011032e 	andscs	r0, r1, lr, lsr #6
     db4:	21211f2f 	teqcs	r1, pc, lsr #30
     db8:	0902212f 	stmdbeq	r2, {r0, r1, r2, r3, r5, r8, sp}
     dbc:	00010100 	andeq	r0, r1, r0, lsl #2
     dc0:	0e480205 	cdpeq	2, 4, cr0, cr8, cr5, {0}
     dc4:	b4030800 	strlt	r0, [r3], #-2048	; 0x800
     dc8:	12030102 	andne	r0, r3, #-2147483648	; 0x80000000
     dcc:	30307601 	eorscc	r7, r0, r1, lsl #12
     dd0:	04022134 	streq	r2, [r2], #-308	; 0x134
     dd4:	00010100 	andeq	r0, r1, r0, lsl #2
     dd8:	0e6c0205 	cdpeq	2, 6, cr0, cr12, cr5, {0}
     ddc:	8e030800 	cdphi	8, 0, cr0, cr3, cr0, {0}
     de0:	22140103 	andscs	r0, r4, #-1073741824	; 0xc0000000
     de4:	02213230 	eoreq	r3, r1, #3
     de8:	01010001 	tsteq	r1, r1
     dec:	7c020500 	cfstr32vc	mvfx0, [r2], {-0}
     df0:	0308000e 	movweq	r0, #32782	; 0x800e
     df4:	030103a3 	movweq	r0, #5027	; 0x13a3
     df8:	4b22010e 	blmi	881238 <__Stack_Size+0x880e38>
     dfc:	05022122 	streq	r2, [r2, #-290]	; 0x122
     e00:	00010100 	andeq	r0, r1, r0, lsl #2
     e04:	0e940205 	cdpeq	2, 9, cr0, cr4, cr5, {0}
     e08:	c1030800 	tstgt	r3, r0, lsl #16
     e0c:	5a160103 	bpl	581220 <__Stack_Size+0x580e20>
     e10:	234b223e 	movtcs	r2, #45630	; 0xb23e
     e14:	00070221 	andeq	r0, r7, r1, lsr #4
     e18:	05000101 	streq	r0, [r0, #-257]	; 0x101
     e1c:	000ec002 	andeq	ip, lr, r2
     e20:	02f70308 	rscseq	r0, r7, #536870912	; 0x20000000
     e24:	343d1401 	ldrtcc	r1, [sp], #-1025	; 0x401
     e28:	0230103e 	eorseq	r1, r0, #62	; 0x3e
     e2c:	01010006 	tsteq	r1, r6
     e30:	e0020500 	and	r0, r2, r0, lsl #10
     e34:	0308000e 	movweq	r0, #32782	; 0x800e
     e38:	140102ea 	strne	r0, [r1], #-746	; 0x2ea
     e3c:	05021121 	streq	r1, [r2, #-289]	; 0x121
     e40:	00010100 	andeq	r0, r1, r0, lsl #2
     e44:	0eec0205 	cdpeq	2, 14, cr0, cr12, cr5, {0}
     e48:	dd030800 	stcle	8, cr0, [r3, #-0]
     e4c:	21140102 	tstcs	r4, r2, lsl #2
     e50:	00050211 	andeq	r0, r5, r1, lsl r2
     e54:	05000101 	streq	r0, [r0, #-257]	; 0x101
     e58:	000ef802 	andeq	pc, lr, r2, lsl #16
     e5c:	01840308 	orreq	r0, r4, r8, lsl #6
     e60:	231d1701 	tstcs	sp, #262144	; 0x40000
     e64:	23221e1d 	teqcs	r2, #464	; 0x1d0
     e68:	0f03261d 	svceq	0x0003261d
     e6c:	4b593f20 	blmi	1650af4 <__Stack_Size+0x16506f4>
     e70:	673d4b4b 	ldrvs	r4, [sp, -fp, asr #22]!
     e74:	4b4b4b3f 	blmi	12d3b78 <__Stack_Size+0x12d3778>
     e78:	4b59594d 	blmi	16573b4 <__Stack_Size+0x1656fb4>
     e7c:	4b594b4d 	blmi	1653bb8 <__Stack_Size+0x16537b8>
     e80:	023f4d59 	eorseq	r4, pc, #5696	; 0x1640
     e84:	0101000c 	tsteq	r1, ip
     e88:	d8020500 	stmdale	r2, {r8, sl}
     e8c:	0308000f 	movweq	r0, #32783	; 0x800f
     e90:	240100ea 	strcs	r0, [r1], #-234	; 0xea
     e94:	30314d30 	eorscc	r4, r1, r0, lsr sp
     e98:	01000702 	tsteq	r0, r2, lsl #14
     e9c:	00019e01 	andeq	r9, r1, r1, lsl #28
     ea0:	c5000200 	strgt	r0, [r0, #-512]	; 0x200
     ea4:	02000000 	andeq	r0, r0, #0
     ea8:	0d0efb01 	vstreq	d15, [lr, #-4]
     eac:	01010100 	mrseq	r0, (UNDEF: 17)
     eb0:	00000001 	andeq	r0, r0, r1
     eb4:	01000001 	tsteq	r0, r1
     eb8:	2f62696c 	svccs	0x0062696c
     ebc:	00636e69 	rsbeq	r6, r3, r9, ror #28
     ec0:	2f62696c 	svccs	0x0062696c
     ec4:	5f425355 	svcpl	0x00425355
     ec8:	2f62696c 	svccs	0x0062696c
     ecc:	00636e69 	rsbeq	r6, r3, r9, ror #28
     ed0:	42535500 	subsmi	r5, r3, #0
     ed4:	74696e49 	strbtvc	r6, [r9], #-3657	; 0xe49
     ed8:	0000632e 	andeq	r6, r0, lr, lsr #6
     edc:	74730000 	ldrbtvc	r0, [r3], #-0
     ee0:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
     ee4:	5f783031 	svcpl	0x00783031
     ee8:	65707974 	ldrbvs	r7, [r0, #-2420]!	; 0x974
     eec:	0100682e 	tsteq	r0, lr, lsr #16
     ef0:	74730000 	ldrbtvc	r0, [r3], #-0
     ef4:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
     ef8:	5f783031 	svcpl	0x00783031
     efc:	2e70616d 	rpwcssz	f6, f0, #5.0
     f00:	00010068 	andeq	r0, r1, r8, rrx
     f04:	62737500 	rsbsvs	r7, r3, #0
     f08:	726f635f 	rsbvc	r6, pc, #2080374785	; 0x7c000001
     f0c:	00682e65 	rsbeq	r2, r8, r5, ror #28
     f10:	55000002 	strpl	r0, [r0, #-2]
     f14:	6e494253 	mcrvs	2, 2, r4, cr9, cr3, {2}
     f18:	682e7469 	stmdavs	lr!, {r0, r3, r5, r6, sl, ip, sp, lr}
     f1c:	00000000 	andeq	r0, r0, r0
     f20:	5f627375 	svcpl	0x00627375
     f24:	74696e69 	strbtvc	r6, [r9], #-3689	; 0xe69
     f28:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
     f2c:	73750000 	cmnvc	r5, #0
     f30:	65645f62 	strbvs	r5, [r4, #-3938]!	; 0xf62
     f34:	682e6373 	stmdavs	lr!, {r0, r1, r4, r5, r6, r8, r9, sp, lr}
     f38:	00000000 	andeq	r0, r0, r0
     f3c:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
     f40:	30316632 	eorscc	r6, r1, r2, lsr r6
     f44:	70675f78 	rsbvc	r5, r7, r8, ror pc
     f48:	682e6f69 	stmdavs	lr!, {r0, r3, r5, r6, r8, r9, sl, fp, sp, lr}
     f4c:	00000100 	andeq	r0, r0, r0, lsl #2
     f50:	5f627375 	svcpl	0x00627375
     f54:	2e6d656d 	cdpcs	5, 6, cr6, cr13, cr13, {3}
     f58:	00020068 	andeq	r0, r2, r8, rrx
     f5c:	62737500 	rsbsvs	r7, r3, #0
     f60:	6765725f 			; <UNDEFINED> instruction: 0x6765725f
     f64:	00682e73 	rsbeq	r2, r8, r3, ror lr
     f68:	00000002 	andeq	r0, r0, r2
     f6c:	fc020500 	stc2	5, cr0, [r2], {-0}
     f70:	0308000f 	movweq	r0, #32783	; 0x800f
     f74:	1f0102f3 	svcne	0x000102f3
     f78:	04020024 	streq	r0, [r2], #-36	; 0x24
     f7c:	06200601 	strteq	r0, [r0], -r1, lsl #12
     f80:	03323e30 	teqeq	r2, #768	; 0x300
     f84:	0d033c78 	stceq	12, cr3, [r3, #-480]	; 0xfffffe20
     f88:	03221e20 	teqeq	r2, #512	; 0x200
     f8c:	0f032e73 	svceq	0x00032e73
     f90:	0001022e 	andeq	r0, r1, lr, lsr #4
     f94:	05000101 	streq	r0, [r0, #-257]	; 0x101
     f98:	00102802 	andseq	r2, r0, r2, lsl #16
     f9c:	01270308 	teqeq	r7, r8, lsl #6
     fa0:	20028303 	andcs	r8, r2, r3, lsl #6
     fa4:	587e8603 	ldmdapl	lr!, {r0, r1, r9, sl, pc}^
     fa8:	207a0326 	rsbscs	r0, sl, r6, lsr #6
     fac:	22241c24 	eorcs	r1, r4, #9216	; 0x2400
     fb0:	02244b22 	eoreq	r4, r4, #34816	; 0x8800
     fb4:	0101000a 	tsteq	r1, sl
     fb8:	00020500 	andeq	r0, r2, r0, lsl #10
     fbc:	03000000 	movweq	r0, #0
     fc0:	140100da 	strne	r0, [r1], #-218	; 0xda
     fc4:	00020211 	andeq	r0, r2, r1, lsl r2
     fc8:	05000101 	streq	r0, [r0, #-257]	; 0x101
     fcc:	00106002 	andseq	r6, r0, r2
     fd0:	02a60308 	adceq	r0, r6, #536870912	; 0x20000000
     fd4:	43231301 	teqmi	r3, #67108864	; 0x4000000
     fd8:	33017903 	movwcc	r7, #6403	; 0x1903
     fdc:	0502103e 	streq	r1, [r2, #-62]	; 0x3e
     fe0:	00010100 	andeq	r0, r1, r0, lsl #2
     fe4:	107c0205 	rsbsne	r0, ip, r5, lsl #4
     fe8:	c7030800 	strgt	r0, [r3, -r0, lsl #16]
     fec:	1e250100 	sufnes	f0, f5, f0
     ff0:	22301e22 	eorscs	r1, r0, #544	; 0x220
     ff4:	0602353e 			; <UNDEFINED> instruction: 0x0602353e
     ff8:	00010100 	andeq	r0, r1, r0, lsl #2
     ffc:	10a00205 	adcne	r0, r0, r5, lsl #4
    1000:	df030800 	svcle	0x00030800
    1004:	11140100 	tstne	r4, r0, lsl #2
    1008:	01000202 	tsteq	r0, r2, lsl #4
    100c:	02050001 	andeq	r0, r5, #1
    1010:	080010a4 	stmdaeq	r0, {r2, r5, r7, ip}
    1014:	0102bb03 	tsteq	r2, r3, lsl #22
    1018:	1e221f16 	mcrne	15, 1, r1, cr2, cr6, {0}
    101c:	2421241d 	strtcs	r2, [r1], #-1053	; 0x41d
    1020:	2b3f4b30 	blcs	fd3ce8 <__Stack_Size+0xfd38e8>
    1024:	01000c02 	tsteq	r0, r2, lsl #24
    1028:	02050001 	andeq	r0, r5, #1
    102c:	080010e0 	stmdaeq	r0, {r5, r6, r7, ip}
    1030:	0102dd03 	tsteq	r2, r3, lsl #26
    1034:	593e4020 	ldmdbpl	lr!, {r5, lr}
    1038:	01023e4b 	tsteq	r2, fp, asr #28
    103c:	11010100 	mrsne	r0, (UNDEF: 17)
    1040:	02000003 	andeq	r0, r0, #3
    1044:	00007400 	andeq	r7, r0, r0, lsl #8
    1048:	fb010200 	blx	41852 <__Stack_Size+0x41452>
    104c:	01000d0e 	tsteq	r0, lr, lsl #26
    1050:	00010101 	andeq	r0, r1, r1, lsl #2
    1054:	00010000 	andeq	r0, r1, r0
    1058:	696c0100 	stmdbvs	ip!, {r8}^
    105c:	72732f62 	rsbsvc	r2, r3, #392	; 0x188
    1060:	696c0063 	stmdbvs	ip!, {r0, r1, r5, r6}^
    1064:	6e692f62 	cdpvs	15, 6, cr2, cr9, cr2, {3}
    1068:	73000063 	movwvc	r0, #99	; 0x63
    106c:	32336d74 	eorscc	r6, r3, #7424	; 0x1d00
    1070:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    1074:	616c665f 	cmnvs	ip, pc, asr r6
    1078:	632e6873 	teqvs	lr, #7536640	; 0x730000
    107c:	00000100 	andeq	r0, r0, r0, lsl #2
    1080:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    1084:	30316632 	eorscc	r6, r1, r2, lsr r6
    1088:	79745f78 	ldmdbvc	r4!, {r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
    108c:	682e6570 	stmdavs	lr!, {r4, r5, r6, r8, sl, sp, lr}
    1090:	00000200 	andeq	r0, r0, r0, lsl #4
    1094:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    1098:	30316632 	eorscc	r6, r1, r2, lsr r6
    109c:	616d5f78 	smcvs	54776	; 0xd5f8
    10a0:	00682e70 	rsbeq	r2, r8, r0, ror lr
    10a4:	73000002 	movwvc	r0, #2
    10a8:	32336d74 	eorscc	r6, r3, #7424	; 0x1d00
    10ac:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    10b0:	616c665f 	cmnvs	ip, pc, asr r6
    10b4:	682e6873 	stmdavs	lr!, {r0, r1, r4, r5, r6, fp, sp, lr}
    10b8:	00000200 	andeq	r0, r0, r0, lsl #4
    10bc:	02050000 	andeq	r0, r5, #0
    10c0:	08001108 	stmdaeq	r0, {r3, r8, ip}
    10c4:	0100d603 	tsteq	r0, r3, lsl #12
    10c8:	07025917 	smladeq	r2, r7, r9, r5
    10cc:	00010100 	andeq	r0, r1, r0, lsl #2
    10d0:	00000205 	andeq	r0, r0, r5, lsl #4
    10d4:	ea030000 	b	c10dc <__Stack_Size+0xc0cdc>
    10d8:	59170100 	ldmdbpl	r7, {r8}
    10dc:	01000702 	tsteq	r0, r2, lsl #14
    10e0:	02050001 	andeq	r0, r5, #1
    10e4:	08001120 	stmdaeq	r0, {r5, r8, ip}
    10e8:	0100fe03 	tsteq	r0, r3, lsl #28
    10ec:	07025917 	smladeq	r2, r7, r9, r5
    10f0:	00010100 	andeq	r0, r1, r0, lsl #2
    10f4:	11380205 	teqne	r8, r5, lsl #4
    10f8:	90030800 	andls	r0, r3, r0, lsl #16
    10fc:	2f140101 	svccs	0x00140101
    1100:	0702212d 	streq	r2, [r2, -sp, lsr #2]
    1104:	00010100 	andeq	r0, r1, r0, lsl #2
    1108:	11500205 	cmpne	r0, r5, lsl #4
    110c:	9e030800 	cdpls	8, 0, cr0, cr3, cr0, {0}
    1110:	02140101 	andseq	r0, r4, #1073741824	; 0x40000000
    1114:	01010008 	tsteq	r1, r8
    1118:	00020500 	andeq	r0, r2, r0, lsl #10
    111c:	03000000 	movweq	r0, #0
    1120:	14010596 	strne	r0, [r1], #-1430	; 0x596
    1124:	0004022f 	andeq	r0, r4, pc, lsr #4
    1128:	05000101 	streq	r0, [r0, #-257]	; 0x101
    112c:	00000002 	andeq	r0, r0, r2
    1130:	05a30300 	streq	r0, [r3, #768]!	; 0x300
    1134:	022f1401 	eoreq	r1, pc, #16777216	; 0x1000000
    1138:	01010004 	tsteq	r1, r4
    113c:	00020500 	andeq	r0, r2, r0, lsl #10
    1140:	03000000 	movweq	r0, #0
    1144:	150105b1 	strne	r0, [r1, #-1457]	; 0x5b1
    1148:	022e0903 	eoreq	r0, lr, #49152	; 0xc000
    114c:	01010006 	tsteq	r1, r6
    1150:	00020500 	andeq	r0, r2, r0, lsl #10
    1154:	03000000 	movweq	r0, #0
    1158:	150105c7 	strne	r0, [r1, #-1479]	; 0x5c7
    115c:	022e0a03 	eoreq	r0, lr, #12288	; 0x3000
    1160:	01010006 	tsteq	r1, r6
    1164:	00020500 	andeq	r0, r2, r0, lsl #10
    1168:	03000000 	movweq	r0, #0
    116c:	280105e2 	stmdacs	r1, {r1, r5, r6, r7, r8, sl}
    1170:	0233231d 	eorseq	r2, r3, #1946157056	; 0x74000000
    1174:	01010007 	tsteq	r1, r7
    1178:	00020500 	andeq	r0, r2, r0, lsl #10
    117c:	03000000 	movweq	r0, #0
    1180:	18010681 	stmdane	r1, {r0, r7, r9, sl}
    1184:	2941263e 	stmdbcs	r1, {r1, r2, r3, r4, r5, r9, sl, sp}^
    1188:	023c1003 	eorseq	r1, ip, #3
    118c:	01010004 	tsteq	r1, r4
    1190:	60020500 	andvs	r0, r2, r0, lsl #10
    1194:	03080011 	movweq	r0, #32785	; 0x8011
    1198:	170106ae 	strne	r0, [r1, -lr, lsr #13]
    119c:	01000602 	tsteq	r0, r2, lsl #12
    11a0:	02050001 	andeq	r0, r5, #1
    11a4:	0800116c 	stmdaeq	r0, {r2, r3, r5, r6, r8, ip}
    11a8:	0106bf03 	tsteq	r6, r3, lsl #30
    11ac:	3e425015 	mcrcc	0, 2, r5, cr2, cr5, {0}
    11b0:	344a7403 	strbcc	r7, [sl], #-1027	; 0x403
    11b4:	02201003 	eoreq	r1, r0, #3
    11b8:	01010003 	tsteq	r1, r3
    11bc:	94020500 	strls	r0, [r2], #-1280	; 0x500
    11c0:	03080011 	movweq	r0, #32785	; 0x8011
    11c4:	200106e6 	andcs	r0, r1, r6, ror #13
    11c8:	04020024 	streq	r0, [r2], #-36	; 0x24
    11cc:	02003101 	andeq	r3, r0, #1073741824	; 0x40000000
    11d0:	2e060204 	cdpcs	2, 0, cr0, cr6, cr4, {0}
    11d4:	20190306 	andscs	r0, r9, r6, lsl #6
    11d8:	74680330 	strbtvc	r0, [r8], #-816	; 0x330
    11dc:	025d332f 	subseq	r3, sp, #-1140850688	; 0xbc000000
    11e0:	01010001 	tsteq	r1, r1
    11e4:	00020500 	andeq	r0, r2, r0, lsl #10
    11e8:	03000000 	movweq	r0, #0
    11ec:	030104ea 	movweq	r0, #5354	; 0x14ea
    11f0:	77032009 	strvc	r2, [r3, -r9]
    11f4:	200a032e 	andcs	r0, sl, lr, lsr #6
    11f8:	0323212d 	teqeq	r3, #1073741835	; 0x4000000b
    11fc:	0d032073 	stceq	0, cr2, [r3, #-460]	; 0xfffffe34
    1200:	2231302e 	eorscs	r3, r1, #46	; 0x2e
    1204:	251e3048 	ldrcs	r3, [lr, #-72]	; 0x48
    1208:	3130231d 	teqcc	r0, sp, lsl r3
    120c:	0007025d 	andeq	r0, r7, sp, asr r2
    1210:	05000101 	streq	r0, [r0, #-257]	; 0x101
    1214:	00000002 	andeq	r0, r0, r2
    1218:	04990300 	ldreq	r0, [r9], #768	; 0x300
    121c:	4c262001 	stcmi	0, cr2, [r6], #-4
    1220:	212d2f31 	teqcs	sp, r1, lsr pc
    1224:	4c4d4b22 	mcrrmi	11, 2, r4, sp, cr2
    1228:	225a5b31 	subscs	r5, sl, #50176	; 0xc400
    122c:	034c3232 	movteq	r3, #49714	; 0xc232
    1230:	2b032e58 	blcs	ccb98 <__Stack_Size+0xcc798>
    1234:	5e31792e 	cdppl	9, 3, cr7, cr1, cr14, {1}
    1238:	01000702 	tsteq	r0, r2, lsl #14
    123c:	02050001 	andeq	r0, r5, #1
    1240:	00000000 	andeq	r0, r0, r0
    1244:	0103ca03 	tsteq	r3, r3, lsl #20
    1248:	200f0320 	andcs	r0, pc, r0, lsr #6
    124c:	2d2f313e 	stfcss	f3, [pc, #-248]!	; 115c <__Stack_Size+0xd5c>
    1250:	20730321 	rsbscs	r0, r3, r1, lsr #6
    1254:	03200e03 	teqeq	r0, #48	; 0x30
    1258:	0d032073 	stceq	0, cr2, [r3, #-460]	; 0xfffffe34
    125c:	221e3020 	andscs	r3, lr, #32
    1260:	03207203 	teqeq	r0, #805306368	; 0x30000000
    1264:	23372e15 	teqcs	r7, #336	; 0x150
    1268:	3e30231d 	mrccc	3, 1, r2, cr0, cr13, {0}
    126c:	31231d23 	teqcc	r3, r3, lsr #26
    1270:	032e6403 	teqeq	lr, #50331648	; 0x3000000
    1274:	31302e1c 	teqcc	r0, ip, lsl lr
    1278:	2e5d033f 	mrccs	3, 2, r0, cr13, cr15, {1}
    127c:	4c202303 	stcmi	3, cr2, [r0], #-12
    1280:	31231d23 	teqcc	r3, r3, lsr #26
    1284:	08026b31 	stmdaeq	r2, {r0, r4, r5, r8, r9, fp, sp, lr}
    1288:	00010100 	andeq	r0, r1, r0, lsl #2
    128c:	00000205 	andeq	r0, r0, r5, lsl #4
    1290:	99030000 	stmdbls	r3, {}	; <UNPREDICTABLE>
    1294:	26200103 	strtcs	r0, [r0], -r3, lsl #2
    1298:	26207a03 	strtcs	r7, [r0], -r3, lsl #20
    129c:	2d2f3130 	stfcss	f3, [pc, #-192]!	; 11e4 <__Stack_Size+0xde4>
    12a0:	1c242321 	stcne	3, cr2, [r4], #-132	; 0xffffff7c
    12a4:	3130233d 	teqcc	r0, sp, lsr r3
    12a8:	0005025d 	andeq	r0, r5, sp, asr r2
    12ac:	05000101 	streq	r0, [r0, #-257]	; 0x101
    12b0:	00000002 	andeq	r0, r0, r2
    12b4:	02f10300 	rscseq	r0, r1, #0
    12b8:	03272001 	teqeq	r7, #1
    12bc:	30272079 	eorcc	r2, r7, r9, ror r0
    12c0:	221e5c31 	andscs	r5, lr, #12544	; 0x3100
    12c4:	025d3130 	subseq	r3, sp, #12
    12c8:	01010004 	tsteq	r1, r4
    12cc:	c8020500 	stmdagt	r2, {r8, sl}
    12d0:	03080011 	movweq	r0, #32785	; 0x8011
    12d4:	200102b6 			; <UNDEFINED> instruction: 0x200102b6
    12d8:	20790327 	rsbscs	r0, r9, r7, lsr #6
    12dc:	22323027 	eorscs	r3, r2, #39	; 0x27
    12e0:	231d4f1e 	tstcs	sp, #120	; 0x78
    12e4:	3e313230 	mrccc	2, 1, r3, cr1, cr0, {1}
    12e8:	032e6303 	teqeq	lr, #201326592	; 0xc000000
    12ec:	025e2e28 	subseq	r2, lr, #640	; 0x280
    12f0:	01010004 	tsteq	r1, r4
    12f4:	00020500 	andeq	r0, r2, r0, lsl #10
    12f8:	03000000 	movweq	r0, #0
    12fc:	240101f7 	strcs	r0, [r1], #-503	; 0x1f7
    1300:	2d2f314c 	stfcss	f3, [pc, #-304]!	; 11d8 <__Stack_Size+0xdd8>
    1304:	4d4b2321 	stclmi	3, cr2, [fp, #-132]	; 0xffffff7c
    1308:	235b314c 	cmpcs	fp, #19
    130c:	231d311d 	tstcs	sp, #1073741831	; 0x40000007
    1310:	5f033e23 	svcpl	0x00033e23
    1314:	2e2c032e 	cdpcs	3, 2, cr0, cr12, cr14, {1}
    1318:	0007025e 	andeq	r0, r7, lr, asr r2
    131c:	05000101 	streq	r0, [r0, #-257]	; 0x101
    1320:	00000002 	andeq	r0, r0, r2
    1324:	01d40300 	bicseq	r0, r4, r0, lsl #6
    1328:	314c2401 	cmpcc	ip, r1, lsl #8
    132c:	3f2b2359 	svccc	0x002b2359
    1330:	025d3130 	subseq	r3, sp, #12
    1334:	01010003 	tsteq	r1, r3
    1338:	14020500 	strne	r0, [r2], #-1280	; 0x500
    133c:	03080012 	movweq	r0, #32786	; 0x8012
    1340:	200101ad 	andcs	r0, r1, sp, lsr #3
    1344:	59314c27 	ldmdbpl	r1!, {r0, r1, r2, r5, sl, fp, lr}
    1348:	3f2b2321 	svccc	0x002b2321
    134c:	025d3130 	subseq	r3, sp, #12
    1350:	01010003 	tsteq	r1, r3
    1354:	000000cc 	andeq	r0, r0, ip, asr #1
    1358:	005e0002 	subseq	r0, lr, r2
    135c:	01020000 	mrseq	r0, (UNDEF: 2)
    1360:	000d0efb 	strdeq	r0, [sp], -fp
    1364:	01010101 	tsteq	r1, r1, lsl #2
    1368:	01000000 	mrseq	r0, (UNDEF: 0)
    136c:	6c010000 	stcvs	0, cr0, [r1], {-0}
    1370:	732f6269 	teqvc	pc, #-1879048186	; 0x90000006
    1374:	6c006372 	stcvs	3, cr6, [r0], {114}	; 0x72
    1378:	692f6269 	stmdbvs	pc!, {r0, r3, r5, r6, r9, sp, lr}	; <UNPREDICTABLE>
    137c:	0000636e 	andeq	r6, r0, lr, ror #6
    1380:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    1384:	30316632 	eorscc	r6, r1, r2, lsr r6
    1388:	77695f78 			; <UNDEFINED> instruction: 0x77695f78
    138c:	632e6764 	teqvs	lr, #26214400	; 0x1900000
    1390:	00000100 	andeq	r0, r0, r0, lsl #2
    1394:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    1398:	30316632 	eorscc	r6, r1, r2, lsr r6
    139c:	79745f78 	ldmdbvc	r4!, {r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
    13a0:	682e6570 	stmdavs	lr!, {r4, r5, r6, r8, sl, sp, lr}
    13a4:	00000200 	andeq	r0, r0, r0, lsl #4
    13a8:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    13ac:	30316632 	eorscc	r6, r1, r2, lsr r6
    13b0:	616d5f78 	smcvs	54776	; 0xd5f8
    13b4:	00682e70 	rsbeq	r2, r8, r0, ror lr
    13b8:	00000002 	andeq	r0, r0, r2
    13bc:	54020500 	strpl	r0, [r2], #-1280	; 0x500
    13c0:	03080012 	movweq	r0, #32786	; 0x8012
    13c4:	0216012d 	andseq	r0, r6, #1073741835	; 0x4000000b
    13c8:	01010006 	tsteq	r1, r6
    13cc:	60020500 	andvs	r0, r2, r0, lsl #10
    13d0:	03080012 	movweq	r0, #32786	; 0x8012
    13d4:	160100c4 	strne	r0, [r1], -r4, asr #1
    13d8:	01000602 	tsteq	r0, r2, lsl #12
    13dc:	02050001 	andeq	r0, r5, #1
    13e0:	0800126c 	stmdaeq	r0, {r2, r3, r5, r6, r9, ip}
    13e4:	0100d403 	tsteq	r0, r3, lsl #8
    13e8:	00060216 	andeq	r0, r6, r6, lsl r2
    13ec:	05000101 	streq	r0, [r0, #-257]	; 0x101
    13f0:	00000002 	andeq	r0, r0, r2
    13f4:	00e40300 	rsceq	r0, r4, r0, lsl #6
    13f8:	08021301 	stmdaeq	r2, {r0, r8, r9, ip}
    13fc:	00010100 	andeq	r0, r1, r0, lsl #2
    1400:	00000205 	andeq	r0, r0, r5, lsl #4
    1404:	f1030000 			; <UNDEFINED> instruction: 0xf1030000
    1408:	02130100 	andseq	r0, r3, #0
    140c:	01010008 	tsteq	r1, r8
    1410:	00020500 	andeq	r0, r2, r0, lsl #10
    1414:	03000000 	movweq	r0, #0
    1418:	18010180 	stmdane	r1, {r7, r8}
    141c:	023c0b03 	eorseq	r0, ip, #3072	; 0xc00
    1420:	01010007 	tsteq	r1, r7
    1424:	00000240 	andeq	r0, r0, r0, asr #4
    1428:	00850002 	addeq	r0, r5, r2
    142c:	01020000 	mrseq	r0, (UNDEF: 2)
    1430:	000d0efb 	strdeq	r0, [sp], -fp
    1434:	01010101 	tsteq	r1, r1, lsl #2
    1438:	01000000 	mrseq	r0, (UNDEF: 0)
    143c:	6c010000 	stcvs	0, cr0, [r1], {-0}
    1440:	732f6269 	teqvc	pc, #-1879048186	; 0x90000006
    1444:	6c006372 	stcvs	3, cr6, [r0], {114}	; 0x72
    1448:	692f6269 	stmdbvs	pc!, {r0, r3, r5, r6, r9, sp, lr}	; <UNPREDICTABLE>
    144c:	0000636e 	andeq	r6, r0, lr, ror #6
    1450:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    1454:	30316632 	eorscc	r6, r1, r2, lsr r6
    1458:	70675f78 	rsbvc	r5, r7, r8, ror pc
    145c:	632e6f69 	teqvs	lr, #420	; 0x1a4
    1460:	00000100 	andeq	r0, r0, r0, lsl #2
    1464:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    1468:	30316632 	eorscc	r6, r1, r2, lsr r6
    146c:	79745f78 	ldmdbvc	r4!, {r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
    1470:	682e6570 	stmdavs	lr!, {r4, r5, r6, r8, sl, sp, lr}
    1474:	00000200 	andeq	r0, r0, r0, lsl #4
    1478:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    147c:	30316632 	eorscc	r6, r1, r2, lsr r6
    1480:	616d5f78 	smcvs	54776	; 0xd5f8
    1484:	00682e70 	rsbeq	r2, r8, r0, ror lr
    1488:	73000002 	movwvc	r0, #2
    148c:	32336d74 	eorscc	r6, r3, #7424	; 0x1d00
    1490:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    1494:	6970675f 	ldmdbvs	r0!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, sp, lr}^
    1498:	00682e6f 	rsbeq	r2, r8, pc, ror #28
    149c:	73000002 	movwvc	r0, #2
    14a0:	32336d74 	eorscc	r6, r3, #7424	; 0x1d00
    14a4:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    14a8:	6363725f 	cmnvs	r3, #-268435451	; 0xf0000005
    14ac:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
    14b0:	00000000 	andeq	r0, r0, r0
    14b4:	00000205 	andeq	r0, r0, r5, lsl #4
    14b8:	33030000 	movwcc	r0, #12288	; 0x3000
    14bc:	4bf52401 	blmi	ffd4a4c8 <SCS_BASE+0x1fd3c4c8>
    14c0:	ac17032a 	ldcge	3, cr0, [r7], {42}	; 0x2a
    14c4:	2e70034b 	cdpcs	3, 7, cr0, cr0, cr11, {2}
    14c8:	324b324b 	subcc	r3, fp, #-1342177276	; 0xb0000004
    14cc:	2e09034b 	cdpcs	3, 0, cr0, cr9, cr11, {2}
    14d0:	4259324b 	subsmi	r3, r9, #-1342177276	; 0xb0000004
    14d4:	022e7a03 	eoreq	r7, lr, #12288	; 0x3000
    14d8:	01010008 	tsteq	r1, r8
    14dc:	00020500 	andeq	r0, r2, r0, lsl #10
    14e0:	03000000 	movweq	r0, #0
    14e4:	130100eb 	movwne	r0, #4331	; 0x10eb
    14e8:	2f2f212d 	svccs	0x002f212d
    14ec:	0002022d 	andeq	r0, r2, sp, lsr #4
    14f0:	05000101 	streq	r0, [r0, #-257]	; 0x101
    14f4:	00127802 	andseq	r7, r2, r2, lsl #16
    14f8:	00fc0308 	rscseq	r0, ip, r8, lsl #6
    14fc:	010a0301 	tsteq	sl, r1, lsl #6
    1500:	03207603 	teqeq	r0, #3145728	; 0x300000
    1504:	3325200c 	teqcc	r5, #12
    1508:	35207403 	strcc	r7, [r0, #-1027]!	; 0x403
    150c:	22223e33 	eorcs	r3, r2, #816	; 0x330
    1510:	2230303e 	eorscs	r3, r0, #62	; 0x3e
    1514:	1d342b4e 	vldmdbne	r4!, {d2-<overflow reg d40>}
    1518:	22332231 	eorscs	r2, r3, #268435459	; 0x10000003
    151c:	032e6603 	teqeq	lr, #3145728	; 0x300000
    1520:	30253c1f 	eorcc	r3, r5, pc, lsl ip
    1524:	7fbe0321 	svcvc	0x00be0321
    1528:	00c40320 	sbceq	r0, r4, r0, lsr #6
    152c:	302f3e2e 	eorcc	r3, pc, lr, lsr #28
    1530:	342b4e22 	strtcc	r4, [fp], #-3618	; 0xe22
    1534:	3122311d 	teqcc	r2, sp, lsl r1
    1538:	2e690322 	cdpcs	3, 6, cr0, cr9, cr2, {1}
    153c:	023c1b03 	eorseq	r1, ip, #3072	; 0xc00
    1540:	01010002 	tsteq	r1, r2
    1544:	00020500 	andeq	r0, r2, r0, lsl #10
    1548:	03000000 	movweq	r0, #0
    154c:	140101e5 	strne	r0, [r1], #-485	; 0x1e5
    1550:	211e212f 	tstcs	lr, pc, lsr #2
    1554:	00020221 	andeq	r0, r2, r1, lsr #4
    1558:	05000101 	streq	r0, [r0, #-257]	; 0x101
    155c:	00131802 	andseq	r1, r3, r2, lsl #16
    1560:	01f60308 	mvnseq	r0, r8, lsl #6
    1564:	09031901 	stmdbeq	r3, {r0, r8, fp, ip}
    1568:	0004022e 	andeq	r0, r4, lr, lsr #4
    156c:	05000101 	streq	r0, [r0, #-257]	; 0x101
    1570:	00000002 	andeq	r0, r0, r2
    1574:	02900300 	addseq	r0, r0, #0
    1578:	02211601 	eoreq	r1, r1, #1048576	; 0x100000
    157c:	01010002 	tsteq	r1, r2
    1580:	00020500 	andeq	r0, r2, r0, lsl #10
    1584:	03000000 	movweq	r0, #0
    1588:	190102a1 	stmdbne	r1, {r0, r5, r7, r9}
    158c:	022e0903 	eoreq	r0, lr, #49152	; 0xc000
    1590:	01010004 	tsteq	r1, r4
    1594:	00020500 	andeq	r0, r2, r0, lsl #10
    1598:	03000000 	movweq	r0, #0
    159c:	160102bb 			; <UNDEFINED> instruction: 0x160102bb
    15a0:	00020221 	andeq	r0, r2, r1, lsr #4
    15a4:	05000101 	streq	r0, [r0, #-257]	; 0x101
    15a8:	00132402 	andseq	r2, r3, r2, lsl #8
    15ac:	02cd0308 	sbceq	r0, sp, #536870912	; 0x20000000
    15b0:	02021701 	andeq	r1, r2, #262144	; 0x40000
    15b4:	00010100 	andeq	r0, r1, r0, lsl #2
    15b8:	13280205 	teqne	r8, #1342177280	; 0x50000000
    15bc:	e0030800 	and	r0, r3, r0, lsl #16
    15c0:	02170102 	andseq	r0, r7, #-2147483648	; 0x80000000
    15c4:	01010002 	tsteq	r1, r2
    15c8:	00020500 	andeq	r0, r2, r0, lsl #10
    15cc:	03000000 	movweq	r0, #0
    15d0:	180102f6 	stmdane	r1, {r1, r2, r4, r5, r6, r7, r9}
    15d4:	02023222 	andeq	r3, r2, #536870914	; 0x20000002
    15d8:	00010100 	andeq	r0, r1, r0, lsl #2
    15dc:	00000205 	andeq	r0, r0, r5, lsl #4
    15e0:	90030000 	andls	r0, r3, r0
    15e4:	02160103 	andseq	r0, r6, #-1073741824	; 0xc0000000
    15e8:	01010002 	tsteq	r1, r2
    15ec:	00020500 	andeq	r0, r2, r0, lsl #10
    15f0:	03000000 	movweq	r0, #0
    15f4:	190103a2 	stmdbne	r1, {r1, r5, r7, r8, r9}
    15f8:	22222230 	eorcs	r2, r2, #3
    15fc:	00020222 	andeq	r0, r2, r2, lsr #4
    1600:	05000101 	streq	r0, [r0, #-257]	; 0x101
    1604:	00000002 	andeq	r0, r0, r2
    1608:	03c30300 	biceq	r0, r3, #0
    160c:	79031901 	stmdbvc	r3, {r0, r8, fp, ip}
    1610:	3d222720 	stccc	7, cr2, [r2, #-128]!	; 0xffffff80
    1614:	0402302f 	streq	r3, [r2], #-47	; 0x2f
    1618:	00010100 	andeq	r0, r1, r0, lsl #2
    161c:	00000205 	andeq	r0, r0, r5, lsl #4
    1620:	dc030000 	stcle	0, cr0, [r3], {-0}
    1624:	02160103 	andseq	r0, r6, #-1073741824	; 0xc0000000
    1628:	01010006 	tsteq	r1, r6
    162c:	2c020500 	cfstr32cs	mvfx0, [r2], {-0}
    1630:	03080013 	movweq	r0, #32787	; 0x8013
    1634:	27010487 	strcs	r0, [r1, -r7, lsl #9]
    1638:	22234525 	eorcs	r4, r3, #155189248	; 0x9400000
    163c:	4c2f1f23 	stcmi	15, cr1, [pc], #-140	; 15b8 <__Stack_Size+0x11b8>
    1640:	032e7803 	teqeq	lr, #196608	; 0x30000
    1644:	67502e0a 	ldrbvs	r2, [r0, -sl, lsl #28]
    1648:	025b2231 	subseq	r2, fp, #268435459	; 0x10000003
    164c:	01010006 	tsteq	r1, r6
    1650:	00020500 	andeq	r0, r2, r0, lsl #10
    1654:	03000000 	movweq	r0, #0
    1658:	190104b9 	stmdbne	r1, {r0, r3, r4, r5, r7, sl}
    165c:	272e7903 	strcs	r7, [lr, -r3, lsl #18]!
    1660:	02912d4d 	addseq	r2, r1, #4928	; 0x1340
    1664:	01010008 	tsteq	r1, r8
    1668:	00000334 	andeq	r0, r0, r4, lsr r3
    166c:	00860002 	addeq	r0, r6, r2
    1670:	01020000 	mrseq	r0, (UNDEF: 2)
    1674:	000d0efb 	strdeq	r0, [sp], -fp
    1678:	01010101 	tsteq	r1, r1, lsl #2
    167c:	01000000 	mrseq	r0, (UNDEF: 0)
    1680:	6c010000 	stcvs	0, cr0, [r1], {-0}
    1684:	732f6269 	teqvc	pc, #-1879048186	; 0x90000006
    1688:	6c006372 	stcvs	3, cr6, [r0], {114}	; 0x72
    168c:	692f6269 	stmdbvs	pc!, {r0, r3, r5, r6, r9, sp, lr}	; <UNPREDICTABLE>
    1690:	0000636e 	andeq	r6, r0, lr, ror #6
    1694:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    1698:	30316632 	eorscc	r6, r1, r2, lsr r6
    169c:	766e5f78 	uqsub16vc	r5, lr, r8
    16a0:	632e6369 	teqvs	lr, #-1543503871	; 0xa4000001
    16a4:	00000100 	andeq	r0, r0, r0, lsl #2
    16a8:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    16ac:	30316632 	eorscc	r6, r1, r2, lsr r6
    16b0:	79745f78 	ldmdbvc	r4!, {r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
    16b4:	682e6570 	stmdavs	lr!, {r4, r5, r6, r8, sl, sp, lr}
    16b8:	00000200 	andeq	r0, r0, r0, lsl #4
    16bc:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    16c0:	30316632 	eorscc	r6, r1, r2, lsr r6
    16c4:	616d5f78 	smcvs	54776	; 0xd5f8
    16c8:	00682e70 	rsbeq	r2, r8, r0, ror lr
    16cc:	73000002 	movwvc	r0, #2
    16d0:	32336d74 	eorscc	r6, r3, #7424	; 0x1d00
    16d4:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    16d8:	69766e5f 	ldmdbvs	r6!, {r0, r1, r2, r3, r4, r6, r9, sl, fp, sp, lr}^
    16dc:	00682e63 	rsbeq	r2, r8, r3, ror #28
    16e0:	63000002 	movwvs	r0, #2
    16e4:	6574726f 	ldrbvs	r7, [r4, #-623]!	; 0x26f
    16e8:	5f336d78 	svcpl	0x00336d78
    16ec:	7263616d 	rsbvc	r6, r3, #1073741851	; 0x4000001b
    16f0:	00682e6f 	rsbeq	r2, r8, pc, ror #28
    16f4:	00000002 	andeq	r0, r0, r2
    16f8:	00020500 	andeq	r0, r2, r0, lsl #10
    16fc:	03000000 	movweq	r0, #0
    1700:	21150124 	tstcs	r5, r4, lsr #2
    1704:	2f2f4b2d 	svccs	0x002f4b2d
    1708:	04020030 	streq	r0, [r2], #-48	; 0x30
    170c:	02002202 	andeq	r2, r0, #536870912	; 0x20000000
    1710:	002c0204 	eoreq	r0, ip, r4, lsl #4
    1714:	22020402 	andcs	r0, r2, #33554432	; 0x2000000
    1718:	02040200 	andeq	r0, r4, #0
    171c:	0402001e 	streq	r0, [r2], #-30
    1720:	02002202 	andeq	r2, r0, #536870912	; 0x20000000
    1724:	242c0204 	strtcs	r0, [ip], #-516	; 0x204
    1728:	01000402 	tsteq	r0, r2, lsl #8
    172c:	02050001 	andeq	r0, r5, #1
    1730:	00000000 	andeq	r0, r0, r0
    1734:	15013b03 	strne	r3, [r1, #-2819]	; 0xb03
    1738:	03211e3e 	teqeq	r1, #992	; 0x3e0
    173c:	77032009 	strvc	r2, [r3, -r9]
    1740:	2121212e 	teqcs	r1, lr, lsr #2
    1744:	21213e23 	teqcs	r1, r3, lsr #28
    1748:	00060221 	andeq	r0, r6, r1, lsr #4
    174c:	05000101 	streq	r0, [r0, #-257]	; 0x101
    1750:	00138402 	andseq	r8, r3, r2, lsl #8
    1754:	00e10308 	rsceq	r0, r1, r8, lsl #6
    1758:	0a021701 	beq	87364 <__Stack_Size+0x86f64>
    175c:	00010100 	andeq	r0, r1, r0, lsl #2
    1760:	13980205 	orrsne	r0, r8, #1342177280	; 0x50000000
    1764:	f4030800 	vst2.8	{d0-d1}, [r3], r0
    1768:	0a030100 	beq	c1b70 <__Stack_Size+0xc1770>
    176c:	20760301 	rsbscs	r0, r6, r1, lsl #6
    1770:	23200a03 	teqcs	r0, #12288	; 0x3000
    1774:	1f4c1c24 	svcne	0x004c1c24
    1778:	232f302f 	teqcs	pc, #47	; 0x2f
    177c:	222b231d 	eorcs	r2, fp, #1946157056	; 0x74000000
    1780:	1d212221 	sfmne	f2, 4, [r1, #-132]!	; 0xffffff7c
    1784:	2f4c2d31 	svccs	0x004c2d31
    1788:	2f312221 	svccs	0x00312221
    178c:	3b214257 	blcc	8520f0 <__Stack_Size+0x851cf0>
    1790:	09022d21 	stmdbeq	r2, {r0, r5, r8, sl, fp, sp}
    1794:	00010100 	andeq	r0, r1, r0, lsl #2
    1798:	00000205 	andeq	r0, r0, r5, lsl #4
    179c:	a8030000 	stmdage	r3, {}	; <UNPREDICTABLE>
    17a0:	2f140101 	svccs	0x00140101
    17a4:	02022121 	andeq	r2, r2, #1073741832	; 0x40000008
    17a8:	00010100 	andeq	r0, r1, r0, lsl #2
    17ac:	00000205 	andeq	r0, r0, r5, lsl #4
    17b0:	b8030000 	stmdalt	r3, {}	; <UNPREDICTABLE>
    17b4:	11140101 	tstne	r4, r1, lsl #2
    17b8:	01000202 	tsteq	r0, r2, lsl #4
    17bc:	02050001 	andeq	r0, r5, #1
    17c0:	00000000 	andeq	r0, r0, r0
    17c4:	0101c403 	tsteq	r1, r3, lsl #8
    17c8:	02021114 	andeq	r1, r2, #5
    17cc:	00010100 	andeq	r0, r1, r0, lsl #2
    17d0:	00000205 	andeq	r0, r0, r5, lsl #4
    17d4:	d0030000 	andle	r0, r3, r0
    17d8:	11140101 	tstne	r4, r1, lsl #2
    17dc:	01000202 	tsteq	r0, r2, lsl #4
    17e0:	02050001 	andeq	r0, r5, #1
    17e4:	00000000 	andeq	r0, r0, r0
    17e8:	0101dc03 	tsteq	r1, r3, lsl #24
    17ec:	02021114 	andeq	r1, r2, #5
    17f0:	00010100 	andeq	r0, r1, r0, lsl #2
    17f4:	00000205 	andeq	r0, r0, r5, lsl #4
    17f8:	ea030000 	b	c1800 <__Stack_Size+0xc1400>
    17fc:	21160101 	tstcs	r6, r1, lsl #2
    1800:	00020211 	andeq	r0, r2, r1, lsl r2
    1804:	05000101 	streq	r0, [r0, #-257]	; 0x101
    1808:	00000002 	andeq	r0, r0, r2
    180c:	01f90300 	mvnseq	r0, r0, lsl #6
    1810:	02111401 	andseq	r1, r1, #16777216	; 0x1000000
    1814:	01010002 	tsteq	r1, r2
    1818:	00020500 	andeq	r0, r2, r0, lsl #10
    181c:	03000000 	movweq	r0, #0
    1820:	13010285 	movwne	r0, #4741	; 0x1285
    1824:	0006022f 	andeq	r0, r6, pc, lsr #4
    1828:	05000101 	streq	r0, [r0, #-257]	; 0x101
    182c:	00000002 	andeq	r0, r0, r2
    1830:	02920300 	addseq	r0, r2, #0
    1834:	035a1901 	cmpeq	sl, #16384	; 0x4000
    1838:	07026609 	streq	r6, [r2, -r9, lsl #12]
    183c:	00010100 	andeq	r0, r1, r0, lsl #2
    1840:	00000205 	andeq	r0, r0, r5, lsl #4
    1844:	ae030000 	cdpge	0, 0, cr0, cr3, cr0, {0}
    1848:	02160102 	andseq	r0, r6, #-2147483648	; 0x80000000
    184c:	01010006 	tsteq	r1, r6
    1850:	00020500 	andeq	r0, r2, r0, lsl #10
    1854:	03000000 	movweq	r0, #0
    1858:	160102bd 			; <UNDEFINED> instruction: 0x160102bd
    185c:	01000e02 	tsteq	r0, r2, lsl #28
    1860:	02050001 	andeq	r0, r5, #1
    1864:	00000000 	andeq	r0, r0, r0
    1868:	0102cd03 	tsteq	r2, r3, lsl #26
    186c:	05023d13 	streq	r3, [r2, #-3347]	; 0xd13
    1870:	00010100 	andeq	r0, r1, r0, lsl #2
    1874:	00000205 	andeq	r0, r0, r5, lsl #4
    1878:	da030000 	ble	c1880 <__Stack_Size+0xc1480>
    187c:	5a190102 	bpl	641c8c <__Stack_Size+0x64188c>
    1880:	02660903 	rsbeq	r0, r6, #49152	; 0xc000
    1884:	01010007 	tsteq	r1, r7
    1888:	00020500 	andeq	r0, r2, r0, lsl #10
    188c:	03000000 	movweq	r0, #0
    1890:	130102f7 	movwne	r0, #4855	; 0x12f7
    1894:	0004022f 	andeq	r0, r4, pc, lsr #4
    1898:	05000101 	streq	r0, [r0, #-257]	; 0x101
    189c:	00141c02 	andseq	r1, r4, r2, lsl #24
    18a0:	03890308 	orreq	r0, r9, #536870912	; 0x20000000
    18a4:	0a021701 	beq	874b0 <__Stack_Size+0x870b0>
    18a8:	00010100 	andeq	r0, r1, r0, lsl #2
    18ac:	14300205 	ldrtne	r0, [r0], #-517	; 0x205
    18b0:	99030800 	stmdbls	r3, {fp}
    18b4:	3d210103 	stfccs	f0, [r1, #-12]!
    18b8:	01000802 	tsteq	r0, r2, lsl #16
    18bc:	02050001 	andeq	r0, r5, #1
    18c0:	00000000 	andeq	r0, r0, r0
    18c4:	0103a703 	tsteq	r3, r3, lsl #14
    18c8:	00080213 	andeq	r0, r8, r3, lsl r2
    18cc:	05000101 	streq	r0, [r0, #-257]	; 0x101
    18d0:	00000002 	andeq	r0, r0, r2
    18d4:	03ba0300 			; <UNDEFINED> instruction: 0x03ba0300
    18d8:	221e2701 	andscs	r2, lr, #262144	; 0x40000
    18dc:	00070232 	andeq	r0, r7, r2, lsr r2
    18e0:	05000101 	streq	r0, [r0, #-257]	; 0x101
    18e4:	00000002 	andeq	r0, r0, r2
    18e8:	03d80300 	bicseq	r0, r8, #0
    18ec:	1e6a1901 	cdpne	9, 6, cr1, cr10, cr1, {0}
    18f0:	06023222 	streq	r3, [r2], -r2, lsr #4
    18f4:	00010100 	andeq	r0, r1, r0, lsl #2
    18f8:	00000205 	andeq	r0, r0, r5, lsl #4
    18fc:	81030000 	mrshi	r0, (UNDEF: 3)
    1900:	09030104 	stmdbeq	r3, {r2, r8}
    1904:	20770301 	rsbscs	r0, r7, r1, lsl #6
    1908:	4c200903 	stcmi	9, cr0, [r0], #-12
    190c:	2f302f1f 	svccs	0x00302f1f
    1910:	212f2f32 	teqcs	pc, r2, lsr pc	; <UNPREDICTABLE>
    1914:	75312429 	ldrvc	r2, [r1, #-1065]!	; 0x429
    1918:	01000802 	tsteq	r0, r2, lsl #16
    191c:	02050001 	andeq	r0, r5, #1
    1920:	00000000 	andeq	r0, r0, r0
    1924:	0104aa03 	tsteq	r4, r3, lsl #20
    1928:	033e301a 	teqeq	lr, #26
    192c:	06023c0b 	streq	r3, [r2], -fp, lsl #24
    1930:	00010100 	andeq	r0, r1, r0, lsl #2
    1934:	00000205 	andeq	r0, r0, r5, lsl #4
    1938:	d0030000 	andle	r0, r3, r0
    193c:	30190104 	andscc	r0, r9, r4, lsl #2
    1940:	01000a02 	tsteq	r0, r2, lsl #20
    1944:	02050001 	andeq	r0, r5, #1
    1948:	00000000 	andeq	r0, r0, r0
    194c:	0104e803 	tsteq	r4, r3, lsl #16
    1950:	0c023019 	stceq	0, cr3, [r2], {25}
    1954:	00010100 	andeq	r0, r1, r0, lsl #2
    1958:	00000205 	andeq	r0, r0, r5, lsl #4
    195c:	86030000 	strhi	r0, [r3], -r0
    1960:	301a0105 	andscc	r0, sl, r5, lsl #2
    1964:	3c0b033e 	stccc	3, cr0, [fp], {62}	; 0x3e
    1968:	01000a02 	tsteq	r0, r2, lsl #20
    196c:	02050001 	andeq	r0, r5, #1
    1970:	00000000 	andeq	r0, r0, r0
    1974:	0105ae03 	tsteq	r5, r3, lsl #28
    1978:	30223f19 	eorcc	r3, r2, r9, lsl pc
    197c:	362e7a03 	strtcc	r7, [lr], -r3, lsl #20
    1980:	3340224b 	movtcc	r2, #587	; 0x24b
    1984:	00030223 	andeq	r0, r3, r3, lsr #4
    1988:	05000101 	streq	r0, [r0, #-257]	; 0x101
    198c:	00000002 	andeq	r0, r0, r2
    1990:	05dc0300 	ldrbeq	r0, [ip, #768]	; 0x300
    1994:	20090301 	andcs	r0, r9, r1, lsl #6
    1998:	02233230 	eoreq	r3, r3, #3
    199c:	01010004 	tsteq	r1, r4
    19a0:	0000031c 	andeq	r0, r0, ip, lsl r3
    19a4:	00700002 	rsbseq	r0, r0, r2
    19a8:	01020000 	mrseq	r0, (UNDEF: 2)
    19ac:	000d0efb 	strdeq	r0, [sp], -fp
    19b0:	01010101 	tsteq	r1, r1, lsl #2
    19b4:	01000000 	mrseq	r0, (UNDEF: 0)
    19b8:	6c010000 	stcvs	0, cr0, [r1], {-0}
    19bc:	732f6269 	teqvc	pc, #-1879048186	; 0x90000006
    19c0:	6c006372 	stcvs	3, cr6, [r0], {114}	; 0x72
    19c4:	692f6269 	stmdbvs	pc!, {r0, r3, r5, r6, r9, sp, lr}	; <UNPREDICTABLE>
    19c8:	0000636e 	andeq	r6, r0, lr, ror #6
    19cc:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    19d0:	30316632 	eorscc	r6, r1, r2, lsr r6
    19d4:	63725f78 	cmnvs	r2, #480	; 0x1e0
    19d8:	00632e63 	rsbeq	r2, r3, r3, ror #28
    19dc:	73000001 	movwvc	r0, #1
    19e0:	32336d74 	eorscc	r6, r3, #7424	; 0x1d00
    19e4:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    19e8:	7079745f 	rsbsvc	r7, r9, pc, asr r4
    19ec:	00682e65 	rsbeq	r2, r8, r5, ror #28
    19f0:	73000002 	movwvc	r0, #2
    19f4:	32336d74 	eorscc	r6, r3, #7424	; 0x1d00
    19f8:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    19fc:	70616d5f 	rsbvc	r6, r1, pc, asr sp
    1a00:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
    1a04:	74730000 	ldrbtvc	r0, [r3], #-0
    1a08:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    1a0c:	5f783031 	svcpl	0x00783031
    1a10:	2e636372 	mcrcs	3, 3, r6, cr3, cr2, {3}
    1a14:	00020068 	andeq	r0, r2, r8, rrx
    1a18:	05000000 	streq	r0, [r0, #-0]
    1a1c:	00144802 	andseq	r4, r4, r2, lsl #16
    1a20:	00fc0308 	rscseq	r0, ip, r8, lsl #6
    1a24:	4d5b1401 	cfldrdmi	mvd1, [fp, #-4]
    1a28:	1d234d69 	stcne	13, cr4, [r3, #-420]!	; 0xfffffe5c
    1a2c:	0006023f 	andeq	r0, r6, pc, lsr r2
    1a30:	05000101 	streq	r0, [r0, #-257]	; 0x101
    1a34:	00148402 	andseq	r8, r4, r2, lsl #8
    1a38:	019f0308 	orrseq	r0, pc, r8, lsl #6
    1a3c:	03261801 	teqeq	r6, #65536	; 0x10000
    1a40:	4d4d2e7a 	stclmi	14, cr2, [sp, #-488]	; 0xfffffe18
    1a44:	454a0903 	strbmi	r0, [sl, #-2307]	; 0x903
    1a48:	00040241 	andeq	r0, r4, r1, asr #4
    1a4c:	05000101 	streq	r0, [r0, #-257]	; 0x101
    1a50:	00000002 	andeq	r0, r0, r2
    1a54:	01e90300 	mvneq	r0, r0, lsl #6
    1a58:	31311801 	teqcc	r1, r1, lsl #16
    1a5c:	00040231 	andeq	r0, r4, r1, lsr r2
    1a60:	05000101 	streq	r0, [r0, #-257]	; 0x101
    1a64:	00000002 	andeq	r0, r0, r2
    1a68:	02860300 	addeq	r0, r6, #0
    1a6c:	06021601 	streq	r1, [r2], -r1, lsl #12
    1a70:	00010100 	andeq	r0, r1, r0, lsl #2
    1a74:	14b80205 	ldrtne	r0, [r8], #517	; 0x205
    1a78:	9f030800 	svcls	0x00030800
    1a7c:	31190102 	tstcc	r9, r2, lsl #2
    1a80:	04023131 	streq	r3, [r2], #-305	; 0x131
    1a84:	00010100 	andeq	r0, r1, r0, lsl #2
    1a88:	14cc0205 	strbne	r0, [ip], #517	; 0x205
    1a8c:	bc030800 	stclt	8, cr0, [r3], {-0}
    1a90:	02160102 	andseq	r0, r6, #-2147483648	; 0x80000000
    1a94:	01010006 	tsteq	r1, r6
    1a98:	d8020500 	stmdale	r2, {r8, sl}
    1a9c:	03080014 	movweq	r0, #32788	; 0x8014
    1aa0:	180102cf 	stmdane	r1, {r0, r1, r2, r3, r6, r7, r9}
    1aa4:	02233131 	eoreq	r3, r3, #1073741836	; 0x4000000c
    1aa8:	01010005 	tsteq	r1, r5
    1aac:	ec020500 	cfstr32	mvfx0, [r2], {-0}
    1ab0:	03080014 	movweq	r0, #32788	; 0x8014
    1ab4:	130102ed 	movwne	r0, #4845	; 0x12ed
    1ab8:	0006022f 	andeq	r0, r6, pc, lsr #4
    1abc:	05000101 	streq	r0, [r0, #-257]	; 0x101
    1ac0:	0014fc02 	andseq	pc, r4, r2, lsl #24
    1ac4:	03840308 	orreq	r0, r4, #536870912	; 0x20000000
    1ac8:	31311801 	teqcc	r1, r1, lsl #16
    1acc:	00050223 	andeq	r0, r5, r3, lsr #4
    1ad0:	05000101 	streq	r0, [r0, #-257]	; 0x101
    1ad4:	00151002 	andseq	r1, r5, r2
    1ad8:	03a50308 			; <UNDEFINED> instruction: 0x03a50308
    1adc:	31311801 	teqcc	r1, r1, lsl #16
    1ae0:	00050223 	andeq	r0, r5, r3, lsr #4
    1ae4:	05000101 	streq	r0, [r0, #-257]	; 0x101
    1ae8:	00152402 	andseq	r2, r5, r2, lsl #8
    1aec:	03c60308 	biceq	r0, r6, #536870912	; 0x20000000
    1af0:	31311801 	teqcc	r1, r1, lsl #16
    1af4:	00040231 	andeq	r0, r4, r1, lsr r2
    1af8:	05000101 	streq	r0, [r0, #-257]	; 0x101
    1afc:	00000002 	andeq	r0, r0, r2
    1b00:	03e90300 	mvneq	r0, #0
    1b04:	231d2801 	tstcs	sp, #65536	; 0x10000
    1b08:	00070233 	andeq	r0, r7, r3, lsr r2
    1b0c:	05000101 	streq	r0, [r0, #-257]	; 0x101
    1b10:	00153802 	andseq	r3, r5, r2, lsl #16
    1b14:	04880308 	streq	r0, [r8], #776	; 0x308
    1b18:	06021601 	streq	r1, [r2], -r1, lsl #12
    1b1c:	00010100 	andeq	r0, r1, r0, lsl #2
    1b20:	00000205 	andeq	r0, r0, r5, lsl #4
    1b24:	9d030000 	stcls	0, cr0, [r3, #-0]
    1b28:	31180104 	tstcc	r8, r4, lsl #2
    1b2c:	05022331 	streq	r2, [r2, #-817]	; 0x331
    1b30:	00010100 	andeq	r0, r1, r0, lsl #2
    1b34:	00000205 	andeq	r0, r0, r5, lsl #4
    1b38:	bc030000 	stclt	0, cr0, [r3], {-0}
    1b3c:	34180104 	ldrcc	r0, [r8], #-260	; 0x104
    1b40:	23207a03 	teqcs	r0, #12288	; 0x3000
    1b44:	3c090323 	stccc	3, cr0, [r9], {35}	; 0x23
    1b48:	207a032f 	rsbscs	r0, sl, pc, lsr #6
    1b4c:	00040221 	andeq	r0, r4, r1, lsr #4
    1b50:	05000101 	streq	r0, [r0, #-257]	; 0x101
    1b54:	00000002 	andeq	r0, r0, r2
    1b58:	04e30300 	strbteq	r0, [r3], #768	; 0x300
    1b5c:	06021601 	streq	r1, [r2], -r1, lsl #12
    1b60:	00010100 	andeq	r0, r1, r0, lsl #2
    1b64:	00000205 	andeq	r0, r0, r5, lsl #4
    1b68:	f9030000 			; <UNDEFINED> instruction: 0xf9030000
    1b6c:	02170104 	andseq	r0, r7, #1
    1b70:	01010008 	tsteq	r1, r8
    1b74:	00020500 	andeq	r0, r2, r0, lsl #10
    1b78:	03000000 	movweq	r0, #0
    1b7c:	1601058c 	strne	r0, [r1], -ip, lsl #11
    1b80:	01000602 	tsteq	r0, r2, lsl #12
    1b84:	02050001 	andeq	r0, r5, #1
    1b88:	08001544 	stmdaeq	r0, {r2, r6, r8, sl, ip}
    1b8c:	01059c03 	tsteq	r5, r3, lsl #24
    1b90:	3e241c16 	mcrcc	12, 1, r1, cr4, cr6, {0}
    1b94:	23242f51 	teqcs	r4, #324	; 0x144
    1b98:	3f35401e 	svccc	0x0035401e
    1b9c:	3c0c0332 	stccc	3, cr0, [ip], {50}	; 0x32
    1ba0:	32211e22 	eorcc	r1, r1, #544	; 0x220
    1ba4:	4d32215b 	ldfmis	f2, [r2, #-364]!	; 0xfffffe94
    1ba8:	214d3221 	cmpcs	sp, r1, lsr #4
    1bac:	0c02312f 	stfeqs	f3, [r2], {47}	; 0x2f
    1bb0:	00010100 	andeq	r0, r1, r0, lsl #2
    1bb4:	00000205 	andeq	r0, r0, r5, lsl #4
    1bb8:	80030000 	andhi	r0, r3, r0
    1bbc:	1e270106 	sufnes	f0, f7, f6
    1bc0:	07023222 	streq	r3, [r2, -r2, lsr #4]
    1bc4:	00010100 	andeq	r0, r1, r0, lsl #2
    1bc8:	15cc0205 	strbne	r0, [ip, #517]	; 0x205
    1bcc:	a1030800 	tstge	r3, r0, lsl #16
    1bd0:	1e270106 	sufnes	f0, f7, f6
    1bd4:	07023222 	streq	r3, [r2, -r2, lsr #4]
    1bd8:	00010100 	andeq	r0, r1, r0, lsl #2
    1bdc:	15e40205 	strbne	r0, [r4, #517]!	; 0x205
    1be0:	c3030800 	movwgt	r0, #14336	; 0x3800
    1be4:	1e270106 	sufnes	f0, f7, f6
    1be8:	07023222 	streq	r3, [r2, -r2, lsr #4]
    1bec:	00010100 	andeq	r0, r1, r0, lsl #2
    1bf0:	15fc0205 	ldrbne	r0, [ip, #517]!	; 0x205
    1bf4:	e3030800 	movw	r0, #14336	; 0x3800
    1bf8:	1e270106 	sufnes	f0, f7, f6
    1bfc:	07023222 	streq	r3, [r2, -r2, lsr #4]
    1c00:	00010100 	andeq	r0, r1, r0, lsl #2
    1c04:	16140205 	ldrne	r0, [r4], -r5, lsl #4
    1c08:	84030800 	strhi	r0, [r3], #-2048	; 0x800
    1c0c:	1e270107 	sufnes	f0, f7, f7
    1c10:	07023222 	streq	r3, [r2, -r2, lsr #4]
    1c14:	00010100 	andeq	r0, r1, r0, lsl #2
    1c18:	00000205 	andeq	r0, r0, r5, lsl #4
    1c1c:	9c030000 	stcls	0, cr0, [r3], {-0}
    1c20:	02160107 	andseq	r0, r6, #-1073741823	; 0xc0000001
    1c24:	01010006 	tsteq	r1, r6
    1c28:	00020500 	andeq	r0, r2, r0, lsl #10
    1c2c:	03000000 	movweq	r0, #0
    1c30:	160107ac 	strne	r0, [r1], -ip, lsr #15
    1c34:	01000602 	tsteq	r0, r2, lsl #12
    1c38:	02050001 	andeq	r0, r5, #1
    1c3c:	00000000 	andeq	r0, r0, r0
    1c40:	0107c103 	tsteq	r7, r3, lsl #2
    1c44:	00060217 	andeq	r0, r6, r7, lsl r2
    1c48:	05000101 	streq	r0, [r0, #-257]	; 0x101
    1c4c:	00162c02 	andseq	r2, r6, r2, lsl #24
    1c50:	07dd0308 	ldrbeq	r0, [sp, r8, lsl #6]
    1c54:	01090301 	tsteq	r9, r1, lsl #6
    1c58:	22303e22 	eorscs	r3, r0, #544	; 0x220
    1c5c:	0b032632 	bleq	cb52c <__Stack_Size+0xcb12c>
    1c60:	0006024a 	andeq	r0, r6, sl, asr #4
    1c64:	05000101 	streq	r0, [r0, #-257]	; 0x101
    1c68:	00165402 	andseq	r5, r6, r2, lsl #8
    1c6c:	01c60308 	biceq	r0, r6, r8, lsl #6
    1c70:	02002101 	andeq	r2, r0, #1073741824	; 0x40000000
    1c74:	00350104 	eorseq	r0, r5, r4, lsl #2
    1c78:	3d010402 	cfstrscc	mvf0, [r1, #-8]
    1c7c:	01040200 	mrseq	r0, R12_usr
    1c80:	0a035b3d 	beq	d897c <__Stack_Size+0xd857c>
    1c84:	0004023c 	andeq	r0, r4, ip, lsr r2
    1c88:	05000101 	streq	r0, [r0, #-257]	; 0x101
    1c8c:	00168002 	andseq	r8, r6, r2
    1c90:	08900308 	ldmeq	r0, {r3, r8, r9}
    1c94:	08021401 	stmdaeq	r2, {r0, sl, ip}
    1c98:	00010100 	andeq	r0, r1, r0, lsl #2
    1c9c:	00000205 	andeq	r0, r0, r5, lsl #4
    1ca0:	a4030000 	strge	r0, [r3], #-0
    1ca4:	03190108 	tsteq	r9, #2
    1ca8:	07023c0b 	streq	r3, [r2, -fp, lsl #24]
    1cac:	00010100 	andeq	r0, r1, r0, lsl #2
    1cb0:	00000205 	andeq	r0, r0, r5, lsl #4
    1cb4:	c7030000 	strgt	r0, [r3, -r0]
    1cb8:	02180108 	andseq	r0, r8, #2
    1cbc:	01010006 	tsteq	r1, r6
    1cc0:	00000919 	andeq	r0, r0, r9, lsl r9
    1cc4:	00830002 	addeq	r0, r3, r2
    1cc8:	01020000 	mrseq	r0, (UNDEF: 2)
    1ccc:	000d0efb 	strdeq	r0, [sp], -fp
    1cd0:	01010101 	tsteq	r1, r1, lsl #2
    1cd4:	01000000 	mrseq	r0, (UNDEF: 0)
    1cd8:	6c010000 	stcvs	0, cr0, [r1], {-0}
    1cdc:	732f6269 	teqvc	pc, #-1879048186	; 0x90000006
    1ce0:	6c006372 	stcvs	3, cr6, [r0], {114}	; 0x72
    1ce4:	692f6269 	stmdbvs	pc!, {r0, r3, r5, r6, r9, sp, lr}	; <UNPREDICTABLE>
    1ce8:	0000636e 	andeq	r6, r0, lr, ror #6
    1cec:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    1cf0:	30316632 	eorscc	r6, r1, r2, lsr r6
    1cf4:	69745f78 	ldmdbvs	r4!, {r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
    1cf8:	00632e6d 	rsbeq	r2, r3, sp, ror #28
    1cfc:	73000001 	movwvc	r0, #1
    1d00:	32336d74 	eorscc	r6, r3, #7424	; 0x1d00
    1d04:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    1d08:	7079745f 	rsbsvc	r7, r9, pc, asr r4
    1d0c:	00682e65 	rsbeq	r2, r8, r5, ror #28
    1d10:	73000002 	movwvc	r0, #2
    1d14:	32336d74 	eorscc	r6, r3, #7424	; 0x1d00
    1d18:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    1d1c:	70616d5f 	rsbvc	r6, r1, pc, asr sp
    1d20:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
    1d24:	74730000 	ldrbtvc	r0, [r3], #-0
    1d28:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    1d2c:	5f783031 	svcpl	0x00783031
    1d30:	2e6d6974 	mcrcs	9, 3, r6, cr13, cr4, {3}
    1d34:	00020068 	andeq	r0, r2, r8, rrx
    1d38:	6d747300 	ldclvs	3, cr7, [r4, #-0]
    1d3c:	31663233 	cmncc	r6, r3, lsr r2
    1d40:	725f7830 	subsvc	r7, pc, #3145728	; 0x300000
    1d44:	682e6363 	stmdavs	lr!, {r0, r1, r5, r6, r8, r9, sp, lr}
    1d48:	00000200 	andeq	r0, r0, r0, lsl #4
    1d4c:	02050000 	andeq	r0, r5, #0
    1d50:	00000000 	andeq	r0, r0, r0
    1d54:	0117ee03 	tsteq	r7, r3, lsl #28
    1d58:	232f6824 	teqcs	pc, #2359296	; 0x240000
    1d5c:	31241c2f 	teqcc	r4, pc, lsr #24
    1d60:	23242a2f 	teqcs	r4, #192512	; 0x2f000
    1d64:	00020221 	andeq	r0, r2, r1, lsr #4
    1d68:	05000101 	streq	r0, [r0, #-257]	; 0x101
    1d6c:	00000002 	andeq	r0, r0, r2
    1d70:	189c0300 	ldmne	ip, {r8, r9}
    1d74:	21682401 	cmncs	r8, r1, lsl #8
    1d78:	26294b24 	strtcs	r4, [r9], -r4, lsr #22
    1d7c:	5b242b31 	blpl	90ca48 <__Stack_Size+0x90c648>
    1d80:	00020221 	andeq	r0, r2, r1, lsr #4
    1d84:	05000101 	streq	r0, [r0, #-257]	; 0x101
    1d88:	00000002 	andeq	r0, r0, r2
    1d8c:	01860300 	orreq	r0, r6, r0, lsl #6
    1d90:	4bec2401 	blmi	ffb0ad9c <SCS_BASE+0x1fafcd9c>
    1d94:	032e7703 	teqeq	lr, #786432	; 0xc0000
    1d98:	034b821c 	movteq	r8, #45596	; 0xb21c
    1d9c:	26032e63 	strcs	r2, [r3], -r3, ror #28
    1da0:	5c035974 	stcpl	9, cr5, [r3], {116}	; 0x74
    1da4:	0903593c 	stmdbeq	r3, {r2, r3, r4, r5, r8, fp, ip, lr}
    1da8:	1f034b3c 	svcne	0x00034b3c
    1dac:	2e61032e 	cdpcs	3, 6, cr0, cr1, cr14, {1}
    1db0:	4b324b32 	blmi	c94a80 <__Stack_Size+0xc94680>
    1db4:	4b2e0903 	blmi	b841c8 <__Stack_Size+0xb83dc8>
    1db8:	7a032633 	bvc	cb68c <__Stack_Size+0xcb28c>
    1dbc:	000a022e 	andeq	r0, sl, lr, lsr #4
    1dc0:	05000101 	streq	r0, [r0, #-257]	; 0x101
    1dc4:	00169002 	andseq	r9, r6, r2
    1dc8:	01c60308 	biceq	r0, r6, r8, lsl #6
    1dcc:	854b1901 	strbhi	r1, [fp, #-2305]	; 0x901
    1dd0:	25231d23 	strcs	r1, [r3, #-3363]!	; 0xd23
    1dd4:	221e221e 	andscs	r2, lr, #-536870911	; 0xe0000001
    1dd8:	01040200 	mrseq	r0, R12_usr
    1ddc:	4d062006 	stcmi	0, cr2, [r6, #-24]	; 0xffffffe8
    1de0:	01000502 	tsteq	r0, r2, lsl #10
    1de4:	02050001 	andeq	r0, r5, #1
    1de8:	00000000 	andeq	r0, r0, r0
    1dec:	0101ed03 	tsteq	r1, r3, lsl #26
    1df0:	03010a03 	movweq	r0, #6659	; 0x1a03
    1df4:	0a032076 	beq	c9fd4 <__Stack_Size+0xc9bd4>
    1df8:	23235b20 	teqcs	r3, #32768	; 0x8000
    1dfc:	1d3f261d 	ldcne	6, cr2, [pc, #-116]!	; 1d90 <__Stack_Size+0x1990>
    1e00:	2b263926 	blcs	9902a0 <__Stack_Size+0x98fea0>
    1e04:	30233123 	eorcc	r3, r3, r3, lsr #2
    1e08:	01040200 	mrseq	r0, R12_usr
    1e0c:	03063c06 	movweq	r3, #27654	; 0x6c06
    1e10:	311d4a0b 	tstcc	sp, fp, lsl #20
    1e14:	24311d26 	ldrtcs	r1, [r1], #-3366	; 0xd26
    1e18:	23234d3f 	teqcs	r3, #4032	; 0xfc0
    1e1c:	00050223 	andeq	r0, r5, r3, lsr #4
    1e20:	05000101 	streq	r0, [r0, #-257]	; 0x101
    1e24:	00000002 	andeq	r0, r0, r2
    1e28:	02c80300 	sbceq	r0, r8, #0
    1e2c:	010a0301 	tsteq	sl, r1, lsl #6
    1e30:	03207603 	teqeq	r0, #3145728	; 0x300000
    1e34:	235b200a 	cmpcs	fp, #10
    1e38:	20090323 	andcs	r0, r9, r3, lsr #6
    1e3c:	3f2e7a03 	svccc	0x002e7a03
    1e40:	3131231d 	teqcc	r1, sp, lsl r3
    1e44:	03207103 	teqeq	r0, #-1073741824	; 0xc0000000
    1e48:	0331200f 	teqeq	r1, #15
    1e4c:	09032077 	stmdbeq	r3, {r0, r1, r2, r4, r5, r6, sp}
    1e50:	231d3120 	tstcs	sp, #8
    1e54:	04020022 	streq	r0, [r2], #-34	; 0x22
    1e58:	063c0601 	ldrteq	r0, [ip], -r1, lsl #12
    1e5c:	1d4a0b03 	vstrne	d16, [sl, #-12]
    1e60:	4e3f313f 	mrcmi	1, 1, r3, cr15, cr15, {1}
    1e64:	311d233f 	tstcc	sp, pc, lsr r3
    1e68:	02232340 	eoreq	r2, r3, #1
    1e6c:	01010004 	tsteq	r1, r4
    1e70:	00020500 	andeq	r0, r2, r0, lsl #10
    1e74:	03000000 	movweq	r0, #0
    1e78:	030103a4 	movweq	r0, #5028	; 0x13a4
    1e7c:	7603010a 	strvc	r0, [r3], -sl, lsl #2
    1e80:	200a0320 	andcs	r0, sl, r0, lsr #6
    1e84:	0323235b 	teqeq	r3, #1811939329	; 0x6c000001
    1e88:	7a032009 	bvc	c9eb4 <__Stack_Size+0xc9ab4>
    1e8c:	231d3f2e 	tstcs	sp, #184	; 0xb8
    1e90:	71033123 	tstvc	r3, r3, lsr #2
    1e94:	200f0320 	andcs	r0, pc, r0, lsr #6
    1e98:	231d3f31 	tstcs	sp, #196	; 0xc4
    1e9c:	04020022 	streq	r0, [r2], #-34	; 0x22
    1ea0:	063c0601 	ldrteq	r0, [ip], -r1, lsl #12
    1ea4:	1d4a0b03 	vstrne	d16, [sl, #-12]
    1ea8:	4e3f313f 	mrcmi	1, 1, r3, cr15, cr15, {1}
    1eac:	311d233f 	tstcc	sp, pc, lsr r3
    1eb0:	02232340 	eoreq	r2, r3, #1
    1eb4:	01010004 	tsteq	r1, r4
    1eb8:	00020500 	andeq	r0, r2, r0, lsl #10
    1ebc:	03000000 	movweq	r0, #0
    1ec0:	03010480 	movweq	r0, #5248	; 0x1480
    1ec4:	7603010a 	strvc	r0, [r3], -sl, lsl #2
    1ec8:	200a0320 	andcs	r0, sl, r0, lsr #6
    1ecc:	1d23235b 	stcne	3, cr2, [r3, #-364]!	; 0xfffffe94
    1ed0:	2b234d26 	blcs	8d5370 <__Stack_Size+0x8d4f70>
    1ed4:	7a033131 	bvc	ce3a0 <__Stack_Size+0xcdfa0>
    1ed8:	3f312620 	svccc	0x00312620
    1edc:	0030231d 	eorseq	r2, r0, sp, lsl r3
    1ee0:	06010402 	streq	r0, [r1], -r2, lsl #8
    1ee4:	1d52063c 	ldclne	6, cr0, [r2, #-240]	; 0xffffff10
    1ee8:	23234e23 	teqcs	r3, #560	; 0x230
    1eec:	01000402 	tsteq	r0, r2, lsl #8
    1ef0:	02050001 	andeq	r0, r5, #1
    1ef4:	00000000 	andeq	r0, r0, r0
    1ef8:	0105d103 	tsteq	r5, r3, lsl #2
    1efc:	08010d03 	stmdaeq	r1, {r0, r1, r8, sl, fp}
    1f00:	00010100 	andeq	r0, r1, r0, lsl #2
    1f04:	00000205 	andeq	r0, r0, r5, lsl #4
    1f08:	ee030000 	cdp	0, 0, cr0, cr3, cr0, {0}
    1f0c:	1f150105 	svcne	0x00150105
    1f10:	2121213d 	teqcs	r1, sp, lsr r1
    1f14:	01000202 	tsteq	r0, r2, lsl #4
    1f18:	02050001 	andeq	r0, r5, #1
    1f1c:	00000000 	andeq	r0, r0, r0
    1f20:	01068003 	tsteq	r6, r3
    1f24:	21212f14 	teqcs	r1, r4, lsl pc
    1f28:	21212121 	teqcs	r1, r1, lsr #2
    1f2c:	01000202 	tsteq	r0, r2, lsl #4
    1f30:	02050001 	andeq	r0, r5, #1
    1f34:	00000000 	andeq	r0, r0, r0
    1f38:	01069503 	tsteq	r6, r3, lsl #10
    1f3c:	211e2214 	tstcs	lr, r4, lsl r2
    1f40:	02212121 	eoreq	r2, r1, #1073741832	; 0x40000008
    1f44:	01010002 	tsteq	r1, r2
    1f48:	00020500 	andeq	r0, r2, r0, lsl #10
    1f4c:	03000000 	movweq	r0, #0
    1f50:	140106a7 	strne	r0, [r1], #-1703	; 0x6a7
    1f54:	2121212f 	teqcs	r1, pc, lsr #2
    1f58:	02022121 	andeq	r2, r2, #1073741832	; 0x40000008
    1f5c:	00010100 	andeq	r0, r1, r0, lsl #2
    1f60:	16cc0205 	strbne	r0, [ip], r5, lsl #4
    1f64:	bc030800 	stclt	8, cr0, [r3], {-0}
    1f68:	1d1a0106 	ldfnes	f0, [sl, #-24]	; 0xffffffe8
    1f6c:	06024f23 	streq	r4, [r2], -r3, lsr #30
    1f70:	00010100 	andeq	r0, r1, r0, lsl #2
    1f74:	00000205 	andeq	r0, r0, r5, lsl #4
    1f78:	d7030000 	strle	r0, [r3, -r0]
    1f7c:	2b1a0106 	blcs	68239c <__Stack_Size+0x681f9c>
    1f80:	05026b23 	streq	r6, [r2, #-2851]	; 0xb23
    1f84:	00010100 	andeq	r0, r1, r0, lsl #2
    1f88:	16e40205 	strbtne	r0, [r4], r5, lsl #4
    1f8c:	fd030800 	stc2	8, cr0, [r3, #-0]
    1f90:	0a030106 	beq	c23b0 <__Stack_Size+0xc1fb0>
    1f94:	33232b01 	teqcc	r3, #1024	; 0x400
    1f98:	01000402 	tsteq	r0, r2, lsl #8
    1f9c:	02050001 	andeq	r0, r5, #1
    1fa0:	00000000 	andeq	r0, r0, r0
    1fa4:	0107a003 	tsteq	r7, r3
    1fa8:	00020219 	andeq	r0, r2, r9, lsl r2
    1fac:	05000101 	streq	r0, [r0, #-257]	; 0x101
    1fb0:	00000002 	andeq	r0, r0, r2
    1fb4:	07bf0300 	ldreq	r0, [pc, r0, lsl #6]!
    1fb8:	04021901 	streq	r1, [r2], #-2305	; 0x901
    1fbc:	00010100 	andeq	r0, r1, r0, lsl #2
    1fc0:	00000205 	andeq	r0, r0, r5, lsl #4
    1fc4:	dc030000 	stcle	0, cr0, [r3], {-0}
    1fc8:	0a030107 	beq	c23ec <__Stack_Size+0xc1fec>
    1fcc:	33232b01 	teqcc	r3, #1024	; 0x400
    1fd0:	01000402 	tsteq	r0, r2, lsl #8
    1fd4:	02050001 	andeq	r0, r5, #1
    1fd8:	00000000 	andeq	r0, r0, r0
    1fdc:	0107f803 	tsteq	r7, r3, lsl #16
    1fe0:	00070217 	andeq	r0, r7, r7, lsl r2
    1fe4:	05000101 	streq	r0, [r0, #-257]	; 0x101
    1fe8:	00000002 	andeq	r0, r0, r2
    1fec:	088e0300 	stmeq	lr, {r8, r9}
    1ff0:	02920301 	addseq	r0, r2, #67108864	; 0x4000000
    1ff4:	234d2301 	movtcs	r2, #54017	; 0xd301
    1ff8:	207dee03 	rsbscs	lr, sp, r3, lsl #28
    1ffc:	01000602 	tsteq	r0, r2, lsl #12
    2000:	02050001 	andeq	r0, r5, #1
    2004:	00000000 	andeq	r0, r0, r0
    2008:	0108ae03 	tsteq	r8, r3, lsl #28
    200c:	2e0a0320 	cdpcs	3, 0, cr0, cr10, cr0, {1}
    2010:	2078031e 	rsbscs	r0, r8, lr, lsl r3
    2014:	03402228 	movteq	r2, #552	; 0x228
    2018:	232e01e4 	teqcs	lr, #57	; 0x39
    201c:	9a03314d 	bls	ce558 <__Stack_Size+0xce158>
    2020:	0602207e 			; <UNDEFINED> instruction: 0x0602207e
    2024:	00010100 	andeq	r0, r1, r0, lsl #2
    2028:	00000205 	andeq	r0, r0, r5, lsl #4
    202c:	b2030000 	andlt	r0, r3, #0
    2030:	09030109 	stmdbeq	r3, {r0, r3, r8}
    2034:	5b232320 	blpl	8cacbc <__Stack_Size+0x8ca8bc>
    2038:	01000202 	tsteq	r0, r2, lsl #4
    203c:	02050001 	andeq	r0, r5, #1
    2040:	00000000 	andeq	r0, r0, r0
    2044:	01098e03 	tsteq	r9, r3, lsl #28
    2048:	02312820 	eorseq	r2, r1, #2097152	; 0x200000
    204c:	01010006 	tsteq	r1, r6
    2050:	00020500 	andeq	r0, r2, r0, lsl #10
    2054:	03000000 	movweq	r0, #0
    2058:	200108dc 	ldrdcs	r0, [r1], -ip
    205c:	31200a03 	teqcc	r0, r3, lsl #20
    2060:	02314b28 	eorseq	r4, r1, #40960	; 0xa000
    2064:	01010002 	tsteq	r1, r2
    2068:	f6020500 			; <UNDEFINED> instruction: 0xf6020500
    206c:	03080016 	movweq	r0, #32790	; 0x8016
    2070:	180109d6 	stmdane	r1, {r1, r2, r4, r6, r7, r8, fp}
    2074:	00020223 	andeq	r0, r2, r3, lsr #4
    2078:	05000101 	streq	r0, [r0, #-257]	; 0x101
    207c:	00000002 	andeq	r0, r0, r2
    2080:	09f20300 	ldmibeq	r2!, {r8, r9}^
    2084:	4d231901 	stcmi	9, cr1, [r3, #-4]!
    2088:	00020223 	andeq	r0, r2, r3, lsr #4
    208c:	05000101 	streq	r0, [r0, #-257]	; 0x101
    2090:	00000002 	andeq	r0, r0, r2
    2094:	0a980300 	beq	fe602c9c <SCS_BASE+0x1e5f4c9c>
    2098:	4d231a01 	vstmdbmi	r3!, {s2}
    209c:	00020223 	andeq	r0, r2, r3, lsr #4
    20a0:	05000101 	streq	r0, [r0, #-257]	; 0x101
    20a4:	00000002 	andeq	r0, r0, r2
    20a8:	0ac60300 	beq	ff182cb0 <SCS_BASE+0x1f174cb0>
    20ac:	200c0301 	andcs	r0, ip, r1, lsl #6
    20b0:	03272323 	teqeq	r7, #-1946157056	; 0x8c000000
    20b4:	32272e79 	eorcc	r2, r7, #1936	; 0x790
    20b8:	322e7803 	eorcc	r7, lr, #196608	; 0x30000
    20bc:	20770325 	rsbscs	r0, r7, r5, lsr #6
    20c0:	32251c24 	eorcc	r1, r5, #9216	; 0x2400
    20c4:	242e7803 	strtcs	r7, [lr], #-2051	; 0x803
    20c8:	23232332 	teqcs	r3, #-939524096	; 0xc8000000
    20cc:	01000202 	tsteq	r0, r2, lsl #4
    20d0:	02050001 	andeq	r0, r5, #1
    20d4:	00000000 	andeq	r0, r0, r0
    20d8:	010aff03 	tsteq	sl, r3, lsl #30
    20dc:	234d2319 	movtcs	r2, #54041	; 0xd319
    20e0:	01000202 	tsteq	r0, r2, lsl #4
    20e4:	02050001 	andeq	r0, r5, #1
    20e8:	00000000 	andeq	r0, r0, r0
    20ec:	010ba103 	tsteq	fp, r3, lsl #2
    20f0:	3f4d2319 	svccc	0x004d2319
    20f4:	01000202 	tsteq	r0, r2, lsl #4
    20f8:	02050001 	andeq	r0, r5, #1
    20fc:	00000000 	andeq	r0, r0, r0
    2100:	010bc303 	tsteq	fp, r3, lsl #6
    2104:	234d2319 	movtcs	r2, #54041	; 0xd319
    2108:	01000202 	tsteq	r0, r2, lsl #4
    210c:	02050001 	andeq	r0, r5, #1
    2110:	00000000 	andeq	r0, r0, r0
    2114:	010be503 	tsteq	fp, r3, lsl #10
    2118:	3f4d2318 	svccc	0x004d2318
    211c:	01000202 	tsteq	r0, r2, lsl #4
    2120:	02050001 	andeq	r0, r5, #1
    2124:	00000000 	andeq	r0, r0, r0
    2128:	010c8203 	tsteq	ip, r3, lsl #4
    212c:	4f231d1a 	svcmi	0x00231d1a
    2130:	01000602 	tsteq	r0, r2, lsl #12
    2134:	02050001 	andeq	r0, r5, #1
    2138:	00000000 	andeq	r0, r0, r0
    213c:	010c9d03 	tsteq	ip, r3, lsl #26
    2140:	4f231d1a 	svcmi	0x00231d1a
    2144:	01000602 	tsteq	r0, r2, lsl #12
    2148:	02050001 	andeq	r0, r5, #1
    214c:	00000000 	andeq	r0, r0, r0
    2150:	010cb903 	tsteq	ip, r3, lsl #18
    2154:	4f231d1a 	svcmi	0x00231d1a
    2158:	01000602 	tsteq	r0, r2, lsl #12
    215c:	02050001 	andeq	r0, r5, #1
    2160:	00000000 	andeq	r0, r0, r0
    2164:	010cd503 	tsteq	ip, r3, lsl #10
    2168:	4f231d1a 	svcmi	0x00231d1a
    216c:	01000602 	tsteq	r0, r2, lsl #12
    2170:	02050001 	andeq	r0, r5, #1
    2174:	00000000 	andeq	r0, r0, r0
    2178:	010cf403 	tsteq	ip, r3, lsl #8
    217c:	234d2319 	movtcs	r2, #54041	; 0xd319
    2180:	01000202 	tsteq	r0, r2, lsl #4
    2184:	02050001 	andeq	r0, r5, #1
    2188:	00000000 	andeq	r0, r0, r0
    218c:	010d9503 	tsteq	sp, r3, lsl #10
    2190:	3f4d2319 	svccc	0x004d2319
    2194:	01000202 	tsteq	r0, r2, lsl #4
    2198:	02050001 	andeq	r0, r5, #1
    219c:	00000000 	andeq	r0, r0, r0
    21a0:	010db603 	tsteq	sp, r3, lsl #12
    21a4:	234d2319 	movtcs	r2, #54041	; 0xd319
    21a8:	01000202 	tsteq	r0, r2, lsl #4
    21ac:	02050001 	andeq	r0, r5, #1
    21b0:	00000000 	andeq	r0, r0, r0
    21b4:	010dd703 	tsteq	sp, r3, lsl #14
    21b8:	3f4d2319 	svccc	0x004d2319
    21bc:	01000202 	tsteq	r0, r2, lsl #4
    21c0:	02050001 	andeq	r0, r5, #1
    21c4:	00000000 	andeq	r0, r0, r0
    21c8:	010df703 	tsteq	sp, r3, lsl #14
    21cc:	234d231a 	movtcs	r2, #54042	; 0xd31a
    21d0:	01000202 	tsteq	r0, r2, lsl #4
    21d4:	02050001 	andeq	r0, r5, #1
    21d8:	00000000 	andeq	r0, r0, r0
    21dc:	010e9803 	tsteq	lr, r3, lsl #16
    21e0:	3f4d231a 	svccc	0x004d231a
    21e4:	01000202 	tsteq	r0, r2, lsl #4
    21e8:	02050001 	andeq	r0, r5, #1
    21ec:	00000000 	andeq	r0, r0, r0
    21f0:	010eb903 	tsteq	lr, r3, lsl #18
    21f4:	234d231a 	movtcs	r2, #54042	; 0xd31a
    21f8:	01000202 	tsteq	r0, r2, lsl #4
    21fc:	02050001 	andeq	r0, r5, #1
    2200:	00000000 	andeq	r0, r0, r0
    2204:	010eda03 	tsteq	lr, r3, lsl #20
    2208:	3f4d231a 	svccc	0x004d231a
    220c:	01000202 	tsteq	r0, r2, lsl #4
    2210:	02050001 	andeq	r0, r5, #1
    2214:	00000000 	andeq	r0, r0, r0
    2218:	010efb03 	tsteq	lr, r3, lsl #22
    221c:	234d2319 	movtcs	r2, #54041	; 0xd319
    2220:	01000202 	tsteq	r0, r2, lsl #4
    2224:	02050001 	andeq	r0, r5, #1
    2228:	00000000 	andeq	r0, r0, r0
    222c:	010f9b03 	tsteq	pc, r3, lsl #22
    2230:	231d2619 	tstcs	sp, #26214400	; 0x1900000
    2234:	0002023f 	andeq	r0, r2, pc, lsr r2
    2238:	05000101 	streq	r0, [r0, #-257]	; 0x101
    223c:	00000002 	andeq	r0, r0, r2
    2240:	0fbb0300 	svceq	0x00bb0300
    2244:	4d231901 	stcmi	9, cr1, [r3, #-4]!
    2248:	00020223 	andeq	r0, r2, r3, lsr #4
    224c:	05000101 	streq	r0, [r0, #-257]	; 0x101
    2250:	00000002 	andeq	r0, r0, r2
    2254:	0fdb0300 	svceq	0x00db0300
    2258:	1d261901 	stcne	9, cr1, [r6, #-4]!
    225c:	02023f23 	andeq	r3, r2, #140	; 0x8c
    2260:	00010100 	andeq	r0, r1, r0, lsl #2
    2264:	00000205 	andeq	r0, r0, r5, lsl #4
    2268:	fb030000 	blx	c2272 <__Stack_Size+0xc1e72>
    226c:	2319010f 	tstcs	r9, #-1073741821	; 0xc0000003
    2270:	0202234b 	andeq	r2, r2, #738197505	; 0x2c000001
    2274:	00010100 	andeq	r0, r1, r0, lsl #2
    2278:	00000205 	andeq	r0, r0, r5, lsl #4
    227c:	98030000 	stmdals	r3, {}	; <UNPREDICTABLE>
    2280:	23190110 	tstcs	r9, #4
    2284:	0202234b 	andeq	r2, r2, #738197505	; 0x2c000001
    2288:	00010100 	andeq	r0, r1, r0, lsl #2
    228c:	00000205 	andeq	r0, r0, r5, lsl #4
    2290:	b6030000 	strlt	r0, [r3], -r0
    2294:	23190110 	tstcs	r9, #4
    2298:	02023f4b 	andeq	r3, r2, #300	; 0x12c
    229c:	00010100 	andeq	r0, r1, r0, lsl #2
    22a0:	00000205 	andeq	r0, r0, r5, lsl #4
    22a4:	d3030000 	movwle	r0, #12288	; 0x3000
    22a8:	23190110 	tstcs	r9, #4
    22ac:	02023f4b 	andeq	r3, r2, #300	; 0x12c
    22b0:	00010100 	andeq	r0, r1, r0, lsl #2
    22b4:	00000205 	andeq	r0, r0, r5, lsl #4
    22b8:	f1030000 			; <UNDEFINED> instruction: 0xf1030000
    22bc:	23190110 	tstcs	r9, #4
    22c0:	02023f4b 	andeq	r3, r2, #300	; 0x12c
    22c4:	00010100 	andeq	r0, r1, r0, lsl #2
    22c8:	00000205 	andeq	r0, r0, r5, lsl #4
    22cc:	8e030000 	cdphi	0, 0, cr0, cr3, cr0, {0}
    22d0:	23190111 	tstcs	r9, #1073741828	; 0x40000004
    22d4:	02023f4b 	andeq	r3, r2, #300	; 0x12c
    22d8:	00010100 	andeq	r0, r1, r0, lsl #2
    22dc:	00000205 	andeq	r0, r0, r5, lsl #4
    22e0:	ac030000 	stcge	0, cr0, [r3], {-0}
    22e4:	23190111 	tstcs	r9, #1073741828	; 0x40000004
    22e8:	02023f4b 	andeq	r3, r2, #300	; 0x12c
    22ec:	00010100 	andeq	r0, r1, r0, lsl #2
    22f0:	00000205 	andeq	r0, r0, r5, lsl #4
    22f4:	ce030000 	cdpgt	0, 0, cr0, cr3, cr0, {0}
    22f8:	3f190111 	svccc	0x00190111
    22fc:	272e7603 	strcs	r7, [lr, -r3, lsl #12]!
    2300:	0006025b 	andeq	r0, r6, fp, asr r2
    2304:	05000101 	streq	r0, [r0, #-257]	; 0x101
    2308:	00000002 	andeq	r0, r0, r2
    230c:	11ea0300 	mvnne	r0, r0, lsl #6
    2310:	033f1901 	teqeq	pc, #16384	; 0x4000
    2314:	5b272e76 	blpl	9cdcf4 <__Stack_Size+0x9cd8f4>
    2318:	01000602 	tsteq	r0, r2, lsl #12
    231c:	02050001 	andeq	r0, r5, #1
    2320:	00000000 	andeq	r0, r0, r0
    2324:	01129203 	tsteq	r2, r3, lsl #4
    2328:	3c790319 	ldclcc	3, cr0, [r9], #-100	; 0xffffff9c
    232c:	02006827 	andeq	r6, r0, #2555904	; 0x270000
    2330:	20060104 	andcs	r0, r6, r4, lsl #2
    2334:	34693106 	strbtcc	r3, [r9], #-262	; 0x106
    2338:	00060285 	andeq	r0, r6, r5, lsl #5
    233c:	05000101 	streq	r0, [r0, #-257]	; 0x101
    2340:	00000002 	andeq	r0, r0, r2
    2344:	12b80300 	adcsne	r0, r8, #0
    2348:	231d1a01 	tstcs	sp, #4096	; 0x1000
    234c:	0006024f 	andeq	r0, r6, pc, asr #4
    2350:	05000101 	streq	r0, [r0, #-257]	; 0x101
    2354:	00000002 	andeq	r0, r0, r2
    2358:	12d50300 	sbcsne	r0, r5, #0
    235c:	231d1a01 	tstcs	sp, #4096	; 0x1000
    2360:	0006024f 	andeq	r0, r6, pc, asr #4
    2364:	05000101 	streq	r0, [r0, #-257]	; 0x101
    2368:	00000002 	andeq	r0, r0, r2
    236c:	12f00300 	rscsne	r0, r0, #0
    2370:	231d1a01 	tstcs	sp, #4096	; 0x1000
    2374:	0006024f 	andeq	r0, r6, pc, asr #4
    2378:	05000101 	streq	r0, [r0, #-257]	; 0x101
    237c:	00000002 	andeq	r0, r0, r2
    2380:	138d0300 	orrne	r0, sp, #0
    2384:	02691801 	rsbeq	r1, r9, #65536	; 0x10000
    2388:	01010005 	tsteq	r1, r5
    238c:	00020500 	andeq	r0, r2, r0, lsl #10
    2390:	03000000 	movweq	r0, #0
    2394:	190113ae 	stmdbne	r1, {r1, r2, r3, r5, r7, r8, r9, ip}
    2398:	00050269 	andeq	r0, r5, r9, ror #4
    239c:	05000101 	streq	r0, [r0, #-257]	; 0x101
    23a0:	00000002 	andeq	r0, r0, r2
    23a4:	13ca0300 	bicne	r0, sl, #0
    23a8:	02691801 	rsbeq	r1, r9, #65536	; 0x10000
    23ac:	01010005 	tsteq	r1, r5
    23b0:	00020500 	andeq	r0, r2, r0, lsl #10
    23b4:	03000000 	movweq	r0, #0
    23b8:	180113e4 	stmdane	r1, {r2, r5, r6, r7, r8, r9, ip}
    23bc:	00050269 	andeq	r0, r5, r9, ror #4
    23c0:	05000101 	streq	r0, [r0, #-257]	; 0x101
    23c4:	00000002 	andeq	r0, r0, r2
    23c8:	13f90300 	mvnsne	r0, #0
    23cc:	02021701 	andeq	r1, r2, #262144	; 0x40000
    23d0:	00010100 	andeq	r0, r1, r0, lsl #2
    23d4:	00000205 	andeq	r0, r0, r5, lsl #4
    23d8:	8a030000 	bhi	c23e0 <__Stack_Size+0xc1fe0>
    23dc:	02170114 	andseq	r0, r7, #5
    23e0:	01010002 	tsteq	r1, r2
    23e4:	00020500 	andeq	r0, r2, r0, lsl #10
    23e8:	03000000 	movweq	r0, #0
    23ec:	1701149c 			; <UNDEFINED> instruction: 0x1701149c
    23f0:	01000202 	tsteq	r0, r2, lsl #4
    23f4:	02050001 	andeq	r0, r5, #1
    23f8:	00000000 	andeq	r0, r0, r0
    23fc:	0114ae03 	tsteq	r4, r3, lsl #28
    2400:	00020217 	andeq	r0, r2, r7, lsl r2
    2404:	05000101 	streq	r0, [r0, #-257]	; 0x101
    2408:	00000002 	andeq	r0, r0, r2
    240c:	14c00300 	strbne	r0, [r0], #768	; 0x300
    2410:	02021701 	andeq	r1, r2, #262144	; 0x40000
    2414:	00010100 	andeq	r0, r1, r0, lsl #2
    2418:	00000205 	andeq	r0, r0, r5, lsl #4
    241c:	d2030000 	andle	r0, r3, #0
    2420:	02170114 	andseq	r0, r7, #5
    2424:	01010003 	tsteq	r1, r3
    2428:	00020500 	andeq	r0, r2, r0, lsl #10
    242c:	03000000 	movweq	r0, #0
    2430:	180114ea 	stmdane	r1, {r1, r3, r5, r6, r7, sl, ip}
    2434:	00050269 	andeq	r0, r5, r9, ror #4
    2438:	05000101 	streq	r0, [r0, #-257]	; 0x101
    243c:	00000002 	andeq	r0, r0, r2
    2440:	15860300 	strne	r0, [r6, #768]	; 0x300
    2444:	02691801 	rsbeq	r1, r9, #65536	; 0x10000
    2448:	01010007 	tsteq	r1, r7
    244c:	00020500 	andeq	r0, r2, r0, lsl #10
    2450:	03000000 	movweq	r0, #0
    2454:	2001058a 	andcs	r0, r1, sl, lsl #11
    2458:	03201203 	teqeq	r0, #805306368	; 0x30000000
    245c:	13032076 	movwne	r2, #12406	; 0x3076
    2460:	2e650320 	cdpcs	3, 6, cr0, cr5, cr0, {1}
    2464:	03200a03 	teqeq	r0, #12288	; 0x3000
    2468:	3f5f4a0a 	svccc	0x005f4a0a
    246c:	03694d32 	cmneq	r9, #3200	; 0xc80
    2470:	6f032e11 	svcvs	0x00032e11
    2474:	4d32332e 	ldcmi	3, cr3, [r2, #-184]!	; 0xffffff48
    2478:	022c3069 	eoreq	r3, ip, #105	; 0x69
    247c:	01010002 	tsteq	r1, r2
    2480:	00020500 	andeq	r0, r2, r0, lsl #10
    2484:	03000000 	movweq	r0, #0
    2488:	180115a2 	stmdane	r1, {r1, r5, r7, r8, sl, ip}
    248c:	00050269 	andeq	r0, r5, r9, ror #4
    2490:	05000101 	streq	r0, [r0, #-257]	; 0x101
    2494:	00000002 	andeq	r0, r0, r2
    2498:	15be0300 	ldrne	r0, [lr, #768]!	; 0x300
    249c:	02691801 	rsbeq	r1, r9, #65536	; 0x10000
    24a0:	01010007 	tsteq	r1, r7
    24a4:	00020500 	andeq	r0, r2, r0, lsl #10
    24a8:	03000000 	movweq	r0, #0
    24ac:	030104c9 	movweq	r0, #5321	; 0x14c9
    24b0:	77032009 	strvc	r2, [r3, -r9]
    24b4:	4a090320 	bmi	24313c <__Stack_Size+0x242d3c>
    24b8:	20034123 	andcs	r4, r3, r3, lsr #2
    24bc:	2e60032e 	cdpcs	3, 6, cr0, cr0, cr14, {1}
    24c0:	03413130 	movteq	r3, #4400	; 0x1130
    24c4:	6a032e16 	bvs	cdd24 <__Stack_Size+0xcd924>
    24c8:	ea03302e 	b	ce588 <__Stack_Size+0xce188>
    24cc:	96032e13 			; <UNDEFINED> instruction: 0x96032e13
    24d0:	ea03206c 	b	ca688 <__Stack_Size+0xca288>
    24d4:	2f5a2013 	svccs	0x005a2013
    24d8:	2b282a24 	blcs	a0cd70 <__Stack_Size+0xa0c970>
    24dc:	38242a32 	stmdacc	r4!, {r1, r4, r5, r9, fp, sp}
    24e0:	8e032127 	adfhisp	f2, f3, f7
    24e4:	0c03206c 	stceq	0, cr2, [r3], {108}	; 0x6c
    24e8:	2e740320 	cdpcs	3, 7, cr0, cr4, cr0, {1}
    24ec:	2e149103 	mnfcss	f1, f3
    24f0:	4624215a 			; <UNDEFINED> instruction: 0x4624215a
    24f4:	542f4d25 	strtpl	r4, [pc], #-3365	; 24fc <__Stack_Size+0x20fc>
    24f8:	e9032127 	stmdb	r3, {r0, r1, r2, r5, r8, sp}
    24fc:	2c22206b 	stccs	0, cr2, [r2], #-428	; 0xfffffe54
    2500:	01000202 	tsteq	r0, r2, lsl #4
    2504:	02050001 	andeq	r0, r5, #1
    2508:	00000000 	andeq	r0, r0, r0
    250c:	0115d803 	tsteq	r5, r3, lsl #16
    2510:	05023f18 	streq	r3, [r2, #-3864]	; 0xf18
    2514:	00010100 	andeq	r0, r1, r0, lsl #2
    2518:	00000205 	andeq	r0, r0, r5, lsl #4
    251c:	ec030000 	stc	0, cr0, [r3], {-0}
    2520:	21170115 	tstcs	r7, r5, lsl r1
    2524:	01000202 	tsteq	r0, r2, lsl #4
    2528:	02050001 	andeq	r0, r5, #1
    252c:	00000000 	andeq	r0, r0, r0
    2530:	0115fd03 	tsteq	r5, r3, lsl #26
    2534:	02022117 	andeq	r2, r2, #-1073741819	; 0xc0000005
    2538:	00010100 	andeq	r0, r1, r0, lsl #2
    253c:	00000205 	andeq	r0, r0, r5, lsl #4
    2540:	8e030000 	cdphi	0, 0, cr0, cr3, cr0, {0}
    2544:	21170116 	tstcs	r7, r6, lsl r1
    2548:	01000202 	tsteq	r0, r2, lsl #4
    254c:	02050001 	andeq	r0, r5, #1
    2550:	00000000 	andeq	r0, r0, r0
    2554:	01169f03 	tsteq	r6, r3, lsl #30
    2558:	02022f17 	andeq	r2, r2, #92	; 0x5c
    255c:	00010100 	andeq	r0, r1, r0, lsl #2
    2560:	00000205 	andeq	r0, r0, r5, lsl #4
    2564:	af030000 	svcge	0x00030000
    2568:	21170116 	tstcs	r7, r6, lsl r1
    256c:	01000202 	tsteq	r0, r2, lsl #4
    2570:	02050001 	andeq	r0, r5, #1
    2574:	00000000 	andeq	r0, r0, r0
    2578:	0116bf03 	tsteq	r6, r3, lsl #30
    257c:	02022117 	andeq	r2, r2, #-1073741819	; 0xc0000005
    2580:	00010100 	andeq	r0, r1, r0, lsl #2
    2584:	00000205 	andeq	r0, r0, r5, lsl #4
    2588:	dd030000 	stcle	0, cr0, [r3, #-0]
    258c:	031a0116 	tsteq	sl, #-2147483643	; 0x80000005
    2590:	04022e09 	streq	r2, [r2], #-3593	; 0xe09
    2594:	00010100 	andeq	r0, r1, r0, lsl #2
    2598:	16fc0205 	ldrbtne	r0, [ip], r5, lsl #4
    259c:	86030800 	strhi	r0, [r3], -r0, lsl #16
    25a0:	02180117 	andseq	r0, r8, #-1073741819	; 0xc0000005
    25a4:	01010004 	tsteq	r1, r4
    25a8:	00020500 	andeq	r0, r2, r0, lsl #10
    25ac:	03000000 	movweq	r0, #0
    25b0:	030117a2 	movweq	r1, #6050	; 0x17a2
    25b4:	22220109 	eorcs	r0, r2, #1073741826	; 0x40000002
    25b8:	0200222c 	andeq	r2, r0, #-1073741822	; 0xc0000002
    25bc:	20060104 	andcs	r0, r6, r4, lsl #2
    25c0:	01040200 	mrseq	r0, R12_usr
    25c4:	02432206 	subeq	r2, r3, #1610612736	; 0x60000000
    25c8:	01010001 	tsteq	r1, r1
    25cc:	04020500 	streq	r0, [r2], #-1280	; 0x500
    25d0:	03080017 	movweq	r0, #32791	; 0x8017
    25d4:	180117cd 	stmdane	r1, {r0, r2, r3, r6, r7, r8, r9, sl, ip}
    25d8:	01000402 	tsteq	r0, r2, lsl #8
    25dc:	0000de01 	andeq	sp, r0, r1, lsl #28
    25e0:	61000200 	mrsvs	r0, R8_usr
    25e4:	02000000 	andeq	r0, r0, #0
    25e8:	0d0efb01 	vstreq	d15, [lr, #-4]
    25ec:	01010100 	mrseq	r0, (UNDEF: 17)
    25f0:	00000001 	andeq	r0, r0, r1
    25f4:	01000001 	tsteq	r0, r1
    25f8:	2f62696c 	svccs	0x0062696c
    25fc:	00637273 	rsbeq	r7, r3, r3, ror r2
    2600:	2f62696c 	svccs	0x0062696c
    2604:	00636e69 	rsbeq	r6, r3, r9, ror #28
    2608:	6d747300 	ldclvs	3, cr7, [r4, #-0]
    260c:	31663233 	cmncc	r6, r3, lsr r2
    2610:	735f7830 	cmpvc	pc, #3145728	; 0x300000
    2614:	69747379 	ldmdbvs	r4!, {r0, r3, r4, r5, r6, r8, r9, ip, sp, lr}^
    2618:	632e6b63 	teqvs	lr, #101376	; 0x18c00
    261c:	00000100 	andeq	r0, r0, r0, lsl #2
    2620:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    2624:	30316632 	eorscc	r6, r1, r2, lsr r6
    2628:	79745f78 	ldmdbvc	r4!, {r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
    262c:	682e6570 	stmdavs	lr!, {r4, r5, r6, r8, sl, sp, lr}
    2630:	00000200 	andeq	r0, r0, r0, lsl #4
    2634:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    2638:	30316632 	eorscc	r6, r1, r2, lsr r6
    263c:	616d5f78 	smcvs	54776	; 0xd5f8
    2640:	00682e70 	rsbeq	r2, r8, r0, ror lr
    2644:	00000002 	andeq	r0, r0, r2
    2648:	00020500 	andeq	r0, r2, r0, lsl #10
    264c:	03000000 	movweq	r0, #0
    2650:	2224012b 	eorcs	r0, r4, #-1073741814	; 0xc000000a
    2654:	0006024e 	andeq	r0, r6, lr, asr #4
    2658:	05000101 	streq	r0, [r0, #-257]	; 0x101
    265c:	00170c02 	andseq	r0, r7, r2, lsl #24
    2660:	00c20308 	sbceq	r0, r2, r8, lsl #6
    2664:	06021601 	streq	r1, [r2], -r1, lsl #12
    2668:	00010100 	andeq	r0, r1, r0, lsl #2
    266c:	17180205 	ldrne	r0, [r8, -r5, lsl #4]
    2670:	d5030800 	strle	r0, [r3, #-2048]	; 0x800
    2674:	3e160100 	mufccs	f0, f6, f0
    2678:	025c304c 	subseq	r3, ip, #76	; 0x4c
    267c:	01010006 	tsteq	r1, r6
    2680:	40020500 	andmi	r0, r2, r0, lsl #10
    2684:	03080017 	movweq	r0, #32791	; 0x8017
    2688:	260100f0 			; <UNDEFINED> instruction: 0x260100f0
    268c:	0240221e 	subeq	r2, r0, #-536870911	; 0xe0000001
    2690:	01010006 	tsteq	r1, r6
    2694:	00020500 	andeq	r0, r2, r0, lsl #10
    2698:	03000000 	movweq	r0, #0
    269c:	13010186 	movwne	r0, #4486	; 0x1186
    26a0:	0004022f 	andeq	r0, r4, pc, lsr #4
    26a4:	05000101 	streq	r0, [r0, #-257]	; 0x101
    26a8:	00000002 	andeq	r0, r0, r2
    26ac:	01960300 	orrseq	r0, r6, r0, lsl #6
    26b0:	200a0301 	andcs	r0, sl, r1, lsl #6
    26b4:	03233230 	teqeq	r3, #3
    26b8:	06022e09 	streq	r2, [r2], -r9, lsl #28
    26bc:	2c010100 	stfcss	f0, [r1], {-0}
    26c0:	02000003 	andeq	r0, r0, #3
    26c4:	00008700 	andeq	r8, r0, r0, lsl #14
    26c8:	fb010200 	blx	42ed2 <__Stack_Size+0x42ad2>
    26cc:	01000d0e 	tsteq	r0, lr, lsl #26
    26d0:	00010101 	andeq	r0, r1, r1, lsl #2
    26d4:	00010000 	andeq	r0, r1, r0
    26d8:	696c0100 	stmdbvs	ip!, {r8}^
    26dc:	72732f62 	rsbsvc	r2, r3, #392	; 0x188
    26e0:	696c0063 	stmdbvs	ip!, {r0, r1, r5, r6}^
    26e4:	6e692f62 	cdpvs	15, 6, cr2, cr9, cr2, {3}
    26e8:	73000063 	movwvc	r0, #99	; 0x63
    26ec:	32336d74 	eorscc	r6, r3, #7424	; 0x1d00
    26f0:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    26f4:	6173755f 	cmnvs	r3, pc, asr r5
    26f8:	632e7472 	teqvs	lr, #1912602624	; 0x72000000
    26fc:	00000100 	andeq	r0, r0, r0, lsl #2
    2700:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    2704:	30316632 	eorscc	r6, r1, r2, lsr r6
    2708:	79745f78 	ldmdbvc	r4!, {r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
    270c:	682e6570 	stmdavs	lr!, {r4, r5, r6, r8, sl, sp, lr}
    2710:	00000200 	andeq	r0, r0, r0, lsl #4
    2714:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    2718:	30316632 	eorscc	r6, r1, r2, lsr r6
    271c:	616d5f78 	smcvs	54776	; 0xd5f8
    2720:	00682e70 	rsbeq	r2, r8, r0, ror lr
    2724:	73000002 	movwvc	r0, #2
    2728:	32336d74 	eorscc	r6, r3, #7424	; 0x1d00
    272c:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    2730:	6173755f 	cmnvs	r3, pc, asr r5
    2734:	682e7472 	stmdavs	lr!, {r1, r4, r5, r6, sl, ip, sp, lr}
    2738:	00000200 	andeq	r0, r0, r0, lsl #4
    273c:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    2740:	30316632 	eorscc	r6, r1, r2, lsr r6
    2744:	63725f78 	cmnvs	r2, #480	; 0x1e0
    2748:	00682e63 	rsbeq	r2, r8, r3, ror #28
    274c:	00000002 	andeq	r0, r0, r2
    2750:	58020500 	stmdapl	r2, {r8, sl}
    2754:	03080017 	movweq	r0, #32791	; 0x8017
    2758:	240100da 	strcs	r0, [r1], #-218	; 0xda
    275c:	59ba0d03 	ldmibpl	sl!, {r0, r1, r8, sl, fp}
    2760:	773c7203 	ldrvc	r7, [ip, -r3, lsl #4]!
    2764:	3c1a0359 	ldccc	3, cr0, [sl], {89}	; 0x59
    2768:	322e6603 	eorcc	r6, lr, #3145728	; 0x300000
    276c:	3c090359 	stccc	3, cr0, [r9], {89}	; 0x59
    2770:	42594059 	subsmi	r4, r9, #89	; 0x59
    2774:	022e7a03 	eoreq	r7, lr, #12288	; 0x3000
    2778:	01010008 	tsteq	r1, r8
    277c:	ec020500 	cfstr32	mvfx0, [r2], {-0}
    2780:	03080017 	movweq	r0, #32791	; 0x8017
    2784:	0301018c 	movweq	r0, #4492	; 0x118c
    2788:	6b030115 	blvs	c2be4 <__Stack_Size+0xc27e4>
    278c:	3c1b0320 	ldccc	3, cr0, [fp], {32}
    2790:	22207a03 	eorcs	r7, r0, #12288	; 0x3000
    2794:	28232332 	stmdacs	r3!, {r1, r4, r5, r8, r9, sp}
    2798:	342e7a03 	strtcc	r7, [lr], #-2563	; 0xa03
    279c:	343c7a03 	ldrtcc	r7, [ip], #-2563	; 0xa03
    27a0:	34207a03 	strtcc	r7, [r0], #-2563	; 0xa03
    27a4:	03262332 	teqeq	r6, #-939524096	; 0xc8000000
    27a8:	0322207a 	teqeq	r2, #122	; 0x7a
    27ac:	36032e4e 	strcc	r2, [r3], -lr, asr #28
    27b0:	3d242320 	stccc	3, cr2, [r4, #-128]!	; 0xffffff80
    27b4:	03200a03 	teqeq	r0, #12288	; 0x3000
    27b8:	32222076 	eorcc	r2, r2, #118	; 0x76
    27bc:	3d4d5924 	stclcc	9, cr5, [sp, #-144]	; 0xffffff70
    27c0:	04022f77 	streq	r2, [r2], #-3959	; 0xf77
    27c4:	00010100 	andeq	r0, r1, r0, lsl #2
    27c8:	18740205 	ldmdane	r4!, {r0, r2, r9}^
    27cc:	e8030800 	stmda	r3, {fp}
    27d0:	1f150101 	svcne	0x00150101
    27d4:	21211c32 	teqcs	r1, r2, lsr ip
    27d8:	02212121 	eoreq	r2, r1, #1073741832	; 0x40000008
    27dc:	01010002 	tsteq	r1, r2
    27e0:	00020500 	andeq	r0, r2, r0, lsl #10
    27e4:	03000000 	movweq	r0, #0
    27e8:	030101ff 	movweq	r0, #4607	; 0x11ff
    27ec:	6b030115 	blvs	c2c48 <__Stack_Size+0xc2848>
    27f0:	20150320 	andscs	r0, r5, r0, lsr #6
    27f4:	03207603 	teqeq	r0, #3145728	; 0x300000
    27f8:	7603200a 	strvc	r2, [r3], -sl
    27fc:	200a033c 	andcs	r0, sl, ip, lsr r3
    2800:	352e7803 	strcc	r7, [lr, #-2051]!	; 0x803
    2804:	00020232 	andeq	r0, r2, r2, lsr r2
    2808:	05000101 	streq	r0, [r0, #-257]	; 0x101
    280c:	00000002 	andeq	r0, r0, r2
    2810:	02a30300 	adceq	r0, r3, #0
    2814:	212f1401 	teqcs	pc, r1, lsl #8
    2818:	00020221 	andeq	r0, r2, r1, lsr #4
    281c:	05000101 	streq	r0, [r0, #-257]	; 0x101
    2820:	00188a02 	andseq	r8, r8, r2, lsl #20
    2824:	02b70308 	adcseq	r0, r7, #536870912	; 0x20000000
    2828:	231d1a01 	tstcs	sp, #4096	; 0x1000
    282c:	0006024f 	andeq	r0, r6, pc, asr #4
    2830:	05000101 	streq	r0, [r0, #-257]	; 0x101
    2834:	0018a202 	andseq	sl, r8, r2, lsl #4
    2838:	02e20308 	rsceq	r0, r2, #536870912	; 0x20000000
    283c:	010d0301 	tsteq	sp, r1, lsl #6
    2840:	032e7303 	teqeq	lr, #201326592	; 0xc000000
    2844:	1e3e2012 	mrcne	0, 1, r2, cr14, cr2, {0}
    2848:	30302230 	eorscc	r2, r0, r0, lsr r2
    284c:	221e2432 	andscs	r2, lr, #838860800	; 0x32000000
    2850:	00040240 	andeq	r0, r4, r0, asr #4
    2854:	05000101 	streq	r0, [r0, #-257]	; 0x101
    2858:	00000002 	andeq	r0, r0, r2
    285c:	039d0300 	orrseq	r0, sp, #0
    2860:	010a0301 	tsteq	sl, r1, lsl #6
    2864:	0234242a 	eorseq	r2, r4, #704643072	; 0x2a000000
    2868:	01010004 	tsteq	r1, r4
    286c:	00020500 	andeq	r0, r2, r0, lsl #10
    2870:	03000000 	movweq	r0, #0
    2874:	180103bc 	stmdane	r1, {r2, r3, r4, r5, r7, r8, r9}
    2878:	00050268 	andeq	r0, r5, r8, ror #4
    287c:	05000101 	streq	r0, [r0, #-257]	; 0x101
    2880:	00000002 	andeq	r0, r0, r2
    2884:	03d50300 	bicseq	r0, r5, #0
    2888:	02671701 	rsbeq	r1, r7, #262144	; 0x40000
    288c:	01010005 	tsteq	r1, r5
    2890:	00020500 	andeq	r0, r2, r0, lsl #10
    2894:	03000000 	movweq	r0, #0
    2898:	1a0103ea 	bne	43848 <__Stack_Size+0x43448>
    289c:	024f231d 	subeq	r2, pc, #1946157056	; 0x74000000
    28a0:	01010006 	tsteq	r1, r6
    28a4:	00020500 	andeq	r0, r2, r0, lsl #10
    28a8:	03000000 	movweq	r0, #0
    28ac:	1701048a 	strne	r0, [r1, -sl, lsl #9]
    28b0:	00050267 	andeq	r0, r5, r7, ror #4
    28b4:	05000101 	streq	r0, [r0, #-257]	; 0x101
    28b8:	00000002 	andeq	r0, r0, r2
    28bc:	049f0300 	ldreq	r0, [pc], #768	; 28c4 <__Stack_Size+0x24c4>
    28c0:	231d1a01 	tstcs	sp, #4096	; 0x1000
    28c4:	0006024f 	andeq	r0, r6, pc, asr #4
    28c8:	05000101 	streq	r0, [r0, #-257]	; 0x101
    28cc:	0018d602 	andseq	sp, r8, r2, lsl #12
    28d0:	04bb0308 	ldrteq	r0, [fp], #776	; 0x308
    28d4:	04021801 	streq	r1, [r2], #-2049	; 0x801
    28d8:	00010100 	andeq	r0, r1, r0, lsl #2
    28dc:	18de0205 	ldmne	lr, {r0, r2, r9}^
    28e0:	ce030800 	cdpgt	8, 0, cr0, cr3, cr0, {0}
    28e4:	2f170104 	svccs	0x00170104
    28e8:	01000202 	tsteq	r0, r2, lsl #4
    28ec:	02050001 	andeq	r0, r5, #1
    28f0:	00000000 	andeq	r0, r0, r0
    28f4:	0104e003 	tsteq	r4, r3
    28f8:	00060217 	andeq	r0, r6, r7, lsl r2
    28fc:	05000101 	streq	r0, [r0, #-257]	; 0x101
    2900:	00000002 	andeq	r0, r0, r2
    2904:	04f30300 	ldrbteq	r0, [r3], #768	; 0x300
    2908:	023e1701 	eorseq	r1, lr, #262144	; 0x40000
    290c:	01010006 	tsteq	r1, r6
    2910:	00020500 	andeq	r0, r2, r0, lsl #10
    2914:	03000000 	movweq	r0, #0
    2918:	17010589 	strne	r0, [r1, -r9, lsl #11]
    291c:	0005024c 	andeq	r0, r5, ip, asr #4
    2920:	05000101 	streq	r0, [r0, #-257]	; 0x101
    2924:	00000002 	andeq	r0, r0, r2
    2928:	059f0300 	ldreq	r0, [pc, #768]	; 2c30 <__Stack_Size+0x2830>
    292c:	231d1a01 	tstcs	sp, #4096	; 0x1000
    2930:	0006024f 	andeq	r0, r6, pc, asr #4
    2934:	05000101 	streq	r0, [r0, #-257]	; 0x101
    2938:	00000002 	andeq	r0, r0, r2
    293c:	05bc0300 	ldreq	r0, [ip, #768]!	; 0x300
    2940:	231d1a01 	tstcs	sp, #4096	; 0x1000
    2944:	0006024f 	andeq	r0, r6, pc, asr #4
    2948:	05000101 	streq	r0, [r0, #-257]	; 0x101
    294c:	00000002 	andeq	r0, r0, r2
    2950:	05d90300 	ldrbeq	r0, [r9, #768]	; 0x300
    2954:	231d1a01 	tstcs	sp, #4096	; 0x1000
    2958:	0006024f 	andeq	r0, r6, pc, asr #4
    295c:	05000101 	streq	r0, [r0, #-257]	; 0x101
    2960:	00000002 	andeq	r0, r0, r2
    2964:	05f80300 	ldrbeq	r0, [r8, #768]!	; 0x300
    2968:	02671701 	rsbeq	r1, r7, #262144	; 0x40000
    296c:	01010005 	tsteq	r1, r5
    2970:	00020500 	andeq	r0, r2, r0, lsl #10
    2974:	03000000 	movweq	r0, #0
    2978:	1a01068d 	bne	443b4 <__Stack_Size+0x43fb4>
    297c:	024f231d 	subeq	r2, pc, #1946157056	; 0x74000000
    2980:	01010006 	tsteq	r1, r6
    2984:	e6020500 	str	r0, [r2], -r0, lsl #10
    2988:	03080018 	movweq	r0, #32792	; 0x8018
    298c:	1a0106b5 	bne	44468 <__Stack_Size+0x44068>
    2990:	022e0903 	eoreq	r0, lr, #49152	; 0xc000
    2994:	01010004 	tsteq	r1, r4
    2998:	f2020500 	vrshl.s8	d0, d0, d2
    299c:	03080018 	movweq	r0, #32792	; 0x8018
    29a0:	180106e9 	stmdane	r1, {r0, r3, r5, r6, r7, r9, sl}
    29a4:	01000402 	tsteq	r0, r2, lsl #8
    29a8:	02050001 	andeq	r0, r5, #1
    29ac:	080018fa 	stmdaeq	r0, {r1, r3, r4, r5, r6, r7, fp, ip}
    29b0:	01078a03 	tsteq	r7, r3, lsl #20
    29b4:	33200a03 	teqcc	r0, #12288	; 0x3000
    29b8:	22301e3e 	eorscs	r1, r0, #992	; 0x3e0
    29bc:	34322230 	ldrtcc	r2, [r2], #-560	; 0x230
    29c0:	26207a03 	strtcs	r7, [r0], -r3, lsl #20
    29c4:	04020022 	streq	r0, [r2], #-34	; 0x22
    29c8:	02001d01 	andeq	r1, r0, #64	; 0x40
    29cc:	004d0104 	subeq	r0, sp, r4, lsl #2
    29d0:	22010402 	andcs	r0, r1, #33554432	; 0x2000000
    29d4:	0102244e 	tsteq	r2, lr, asr #8
    29d8:	00010100 	andeq	r0, r1, r0, lsl #2
    29dc:	00000205 	andeq	r0, r0, r5, lsl #4
    29e0:	da030000 	ble	c29e8 <__Stack_Size+0xc25e8>
    29e4:	0a030107 	beq	c2e08 <__Stack_Size+0xc2a08>
    29e8:	04024b01 	streq	r4, [r2], #-2817	; 0xb01
    29ec:	96010100 	strls	r0, [r1], -r0, lsl #2
    29f0:	02000000 	andeq	r0, r0, #0
    29f4:	00002f00 	andeq	r2, r0, r0, lsl #30
    29f8:	fb010200 	blx	43202 <__Stack_Size+0x42e02>
    29fc:	01000d0e 	tsteq	r0, lr, lsl #26
    2a00:	00010101 	andeq	r0, r1, r1, lsl #2
    2a04:	00010000 	andeq	r0, r1, r0
    2a08:	696c0100 	stmdbvs	ip!, {r8}^
    2a0c:	72732f62 	rsbsvc	r2, r3, #392	; 0x188
    2a10:	63000063 	movwvs	r0, #99	; 0x63
    2a14:	6574726f 	ldrbvs	r7, [r4, #-623]!	; 0x26f
    2a18:	5f336d78 	svcpl	0x00336d78
    2a1c:	7263616d 	rsbvc	r6, r3, #1073741851	; 0x4000001b
    2a20:	00732e6f 	rsbseq	r2, r3, pc, ror #28
    2a24:	00000001 	andeq	r0, r0, r1
    2a28:	34020500 	strcc	r0, [r2], #-1280	; 0x500
    2a2c:	03080001 	movweq	r0, #32769	; 0x8001
    2a30:	03210134 	teqeq	r1, #13
    2a34:	0321200b 	teqeq	r1, #11
    2a38:	0321200b 	teqeq	r1, #11
    2a3c:	032f200b 	teqeq	pc, #11
    2a40:	032f200b 	teqeq	pc, #11
    2a44:	032f200b 	teqeq	pc, #11
    2a48:	0321200b 	teqeq	r1, #11
    2a4c:	032f200b 	teqeq	pc, #11
    2a50:	2f2f200b 	svccs	0x002f200b
    2a54:	2f200a03 	svccs	0x00200a03
    2a58:	2f200b03 	svccs	0x00200b03
    2a5c:	2f200b03 	svccs	0x00200b03
    2a60:	2f200b03 	svccs	0x00200b03
    2a64:	21200a03 	teqcs	r0, r3, lsl #20
    2a68:	21200b03 	teqcs	r0, r3, lsl #22
    2a6c:	21200b03 	teqcs	r0, r3, lsl #22
    2a70:	21200b03 	teqcs	r0, r3, lsl #22
    2a74:	2f200b03 	svccs	0x00200b03
    2a78:	2f200b03 	svccs	0x00200b03
    2a7c:	21200a03 	teqcs	r0, r3, lsl #20
    2a80:	21200b03 	teqcs	r0, r3, lsl #22
    2a84:	01000102 	tsteq	r0, r2, lsl #2
    2a88:	00006a01 	andeq	r6, r0, r1, lsl #20
    2a8c:	31000200 	mrscc	r0, R8_usr
    2a90:	02000000 	andeq	r0, r0, #0
    2a94:	0d0efb01 	vstreq	d15, [lr, #-4]
    2a98:	01010100 	mrseq	r0, (UNDEF: 17)
    2a9c:	00000001 	andeq	r0, r0, r1
    2aa0:	01000001 	tsteq	r0, r1
    2aa4:	2f62696c 	svccs	0x0062696c
    2aa8:	00637273 	rsbeq	r7, r3, r3, ror r2
    2aac:	6d747300 	ldclvs	3, cr7, [r4, #-0]
    2ab0:	31663233 	cmncc	r6, r3, lsr r2
    2ab4:	765f7830 			; <UNDEFINED> instruction: 0x765f7830
    2ab8:	6f746365 	svcvs	0x00746365
    2abc:	00632e72 	rsbeq	r2, r3, r2, ror lr
    2ac0:	00000001 	andeq	r0, r0, r1
    2ac4:	3c020500 	cfstr32cc	mvfx0, [r2], {-0}
    2ac8:	03080019 	movweq	r0, #32793	; 0x8019
    2acc:	5f0101d7 	svcpl	0x000101d7
    2ad0:	01040200 	mrseq	r0, R12_usr
    2ad4:	00207803 	eoreq	r7, r0, r3, lsl #16
    2ad8:	28010402 	stmdacs	r1, {r1, sl}
    2adc:	01040200 	mrseq	r0, R12_usr
    2ae0:	00207803 	eoreq	r7, r0, r3, lsl #16
    2ae4:	28010402 	stmdacs	r1, {r1, sl}
    2ae8:	02005630 	andeq	r5, r0, #50331648	; 0x3000000
    2aec:	3e280104 	sufcce	f0, f0, f4
    2af0:	0e022f50 	mcreq	15, 0, r2, cr2, cr0, {2}
    2af4:	8b010100 	blhi	42efc <__Stack_Size+0x42afc>
    2af8:	02000000 	andeq	r0, r0, #0
    2afc:	00006d00 	andeq	r6, r0, r0, lsl #26
    2b00:	fb010200 	blx	4330a <__Stack_Size+0x42f0a>
    2b04:	01000d0e 	tsteq	r0, lr, lsl #26
    2b08:	00010101 	andeq	r0, r1, r1, lsl #2
    2b0c:	00010000 	andeq	r0, r1, r0
    2b10:	696c0100 	stmdbvs	ip!, {r8}^
    2b14:	53552f62 	cmppl	r5, #392	; 0x188
    2b18:	696c5f42 	stmdbvs	ip!, {r1, r6, r8, r9, sl, fp, ip, lr}^
    2b1c:	72732f62 	rsbsvc	r2, r3, #392	; 0x188
    2b20:	696c0063 	stmdbvs	ip!, {r0, r1, r5, r6}^
    2b24:	6e692f62 	cdpvs	15, 6, cr2, cr9, cr2, {3}
    2b28:	2f2e0063 	svccs	0x002e0063
    2b2c:	2f62696c 	svccs	0x0062696c
    2b30:	5f425355 	svcpl	0x00425355
    2b34:	2f62696c 	svccs	0x0062696c
    2b38:	00636e69 	rsbeq	r6, r3, r9, ror #28
    2b3c:	62737500 	rsbsvs	r7, r3, #0
    2b40:	696e695f 	stmdbvs	lr!, {r0, r1, r2, r3, r4, r6, r8, fp, sp, lr}^
    2b44:	00632e74 	rsbeq	r2, r3, r4, ror lr
    2b48:	73000001 	movwvc	r0, #1
    2b4c:	32336d74 	eorscc	r6, r3, #7424	; 0x1d00
    2b50:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    2b54:	7079745f 	rsbsvc	r7, r9, pc, asr r4
    2b58:	00682e65 	rsbeq	r2, r8, r5, ror #28
    2b5c:	75000002 	strvc	r0, [r0, #-2]
    2b60:	635f6273 	cmpvs	pc, #805306375	; 0x30000007
    2b64:	2e65726f 	cdpcs	2, 6, cr7, cr5, cr15, {3}
    2b68:	00030068 	andeq	r0, r3, r8, rrx
    2b6c:	05000000 	streq	r0, [r0, #-0]
    2b70:	00198c02 	andseq	r8, r9, r2, lsl #24
    2b74:	01350308 	teqeq	r5, r8, lsl #6
    2b78:	211f2f21 	tstcs	pc, r1, lsr #30
    2b7c:	212d2f21 	teqcs	sp, r1, lsr #30
    2b80:	00100222 	andseq	r0, r0, r2, lsr #4
    2b84:	03c00101 	biceq	r0, r0, #1073741824	; 0x40000000
    2b88:	00020000 	andeq	r0, r2, r0
    2b8c:	000000a3 	andeq	r0, r0, r3, lsr #1
    2b90:	0efb0102 	cdpeq	1, 15, cr0, cr11, cr2, {0}
    2b94:	0101000d 	tsteq	r1, sp
    2b98:	00000101 	andeq	r0, r0, r1, lsl #2
    2b9c:	00000100 	andeq	r0, r0, r0, lsl #2
    2ba0:	62696c01 	rsbvs	r6, r9, #256	; 0x100
    2ba4:	4253552f 	subsmi	r5, r3, #197132288	; 0xbc00000
    2ba8:	62696c5f 	rsbvs	r6, r9, #24320	; 0x5f00
    2bac:	6372732f 	cmnvs	r2, #-1140850688	; 0xbc000000
    2bb0:	62696c00 	rsbvs	r6, r9, #0
    2bb4:	636e692f 	cmnvs	lr, #770048	; 0xbc000
    2bb8:	6c2f2e00 	stcvs	14, cr2, [pc], #-0	; 2bc0 <__Stack_Size+0x27c0>
    2bbc:	552f6269 	strpl	r6, [pc, #-617]!	; 295b <__Stack_Size+0x255b>
    2bc0:	6c5f4253 	lfmvs	f4, 2, [pc], {83}	; 0x53
    2bc4:	692f6269 	stmdbvs	pc!, {r0, r3, r5, r6, r9, sp, lr}	; <UNPREDICTABLE>
    2bc8:	0000636e 	andeq	r6, r0, lr, ror #6
    2bcc:	5f627375 	svcpl	0x00627375
    2bd0:	65726f63 	ldrbvs	r6, [r2, #-3939]!	; 0xf63
    2bd4:	0100632e 	tsteq	r0, lr, lsr #6
    2bd8:	74730000 	ldrbtvc	r0, [r3], #-0
    2bdc:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    2be0:	5f783031 	svcpl	0x00783031
    2be4:	65707974 	ldrbvs	r7, [r0, #-2420]!	; 0x974
    2be8:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
    2bec:	73750000 	cmnvc	r5, #0
    2bf0:	65645f62 	strbvs	r5, [r4, #-3938]!	; 0xf62
    2bf4:	00682e66 	rsbeq	r2, r8, r6, ror #28
    2bf8:	75000003 	strvc	r0, [r0, #-3]
    2bfc:	635f6273 	cmpvs	pc, #805306375	; 0x30000007
    2c00:	2e65726f 	cdpcs	2, 6, cr7, cr5, cr15, {3}
    2c04:	00030068 	andeq	r0, r3, r8, rrx
    2c08:	62737500 	rsbsvs	r7, r3, #0
    2c0c:	696e695f 	stmdbvs	lr!, {r0, r1, r2, r3, r4, r6, r8, fp, sp, lr}^
    2c10:	00682e74 	rsbeq	r2, r8, r4, ror lr
    2c14:	75000003 	strvc	r0, [r0, #-3]
    2c18:	6d5f6273 	lfmvs	f6, 2, [pc, #-460]	; 2a54 <__Stack_Size+0x2654>
    2c1c:	682e6d65 	stmdavs	lr!, {r0, r2, r5, r6, r8, sl, fp, sp, lr}
    2c20:	00000300 	andeq	r0, r0, r0, lsl #6
    2c24:	5f627375 	svcpl	0x00627375
    2c28:	73676572 	cmnvc	r7, #478150656	; 0x1c800000
    2c2c:	0300682e 	movweq	r6, #2094	; 0x82e
    2c30:	00000000 	andeq	r0, r0, r0
    2c34:	19c40205 	stmibne	r4, {r0, r2, r9}^
    2c38:	3d030800 	stccc	8, cr0, [r3, #-0]
    2c3c:	3e222f01 	cdpcc	15, 2, cr2, cr2, cr1, {0}
    2c40:	022f4b22 	eoreq	r4, pc, #34816	; 0x8800
    2c44:	01010005 	tsteq	r1, r5
    2c48:	e8020500 	stmda	r2, {r8, sl}
    2c4c:	03080019 	movweq	r0, #32793	; 0x8019
    2c50:	2f0100eb 	svccs	0x000100eb
    2c54:	4b223e22 	blmi	8924e4 <__Stack_Size+0x8920e4>
    2c58:	0005022f 	andeq	r0, r5, pc, lsr #4
    2c5c:	05000101 	streq	r0, [r0, #-257]	; 0x101
    2c60:	001a0c02 	andseq	r0, sl, r2, lsl #24
    2c64:	01a30308 			; <UNDEFINED> instruction: 0x01a30308
    2c68:	3d222f01 	stccc	15, cr2, [r2, #-4]!
    2c6c:	221e3024 	andscs	r3, lr, #36	; 0x24
    2c70:	364c234d 	strbcc	r2, [ip], -sp, asr #6
    2c74:	334e4e5a 	movtcc	r4, #61018	; 0xee5a
    2c78:	314b2231 	cmpcc	fp, r1, lsr r2
    2c7c:	5a522355 	bpl	148b9d8 <__Stack_Size+0x148b5d8>
    2c80:	4b2e0903 	blmi	b85094 <__Stack_Size+0xb84c94>
    2c84:	032e6003 	teqeq	lr, #3
    2c88:	08022021 	stmdaeq	r2, {r0, r5, sp}
    2c8c:	00010100 	andeq	r0, r1, r0, lsl #2
    2c90:	1aa80205 	bne	fea034ac <SCS_BASE+0x1e9f54ac>
    2c94:	f4030800 	vst2.8	{d0-d1}, [r3], r0
    2c98:	2f210103 	svccs	0x00210103
    2c9c:	02002521 	andeq	r2, r0, #138412032	; 0x8400000
    2ca0:	20060104 	andcs	r0, r6, r4, lsl #2
    2ca4:	035b3006 	cmpeq	fp, #6
    2ca8:	032e04ba 	teqeq	lr, #-1174405120	; 0xba000000
    2cac:	68207bc6 	stmdavs	r0!, {r1, r2, r6, r7, r8, r9, fp, ip, sp, lr}
    2cb0:	032e0c03 	teqeq	lr, #768	; 0x300
    2cb4:	0e032e79 	mcreq	14, 0, r2, cr3, cr9, {3}
    2cb8:	7903282e 	stmdbvc	r3, {r1, r2, r3, r5, fp, sp}
    2cbc:	856b5120 	strbhi	r5, [fp, #-288]!	; 0x120
    2cc0:	211f214c 	tstcs	pc, ip, asr #2
    2cc4:	221c2221 	andscs	r2, ip, #268435458	; 0x10000002
    2cc8:	231f2c22 	tstcs	pc, #8704	; 0x2200
    2ccc:	01000823 	tsteq	r0, r3, lsr #16
    2cd0:	02050001 	andeq	r0, r5, #1
    2cd4:	08001b4c 	stmdaeq	r0, {r2, r3, r6, r8, r9, fp, ip}
    2cd8:	0100d203 	tsteq	r0, r3, lsl #4
    2cdc:	591f2122 	ldmdbpl	pc, {r1, r5, r8, sp}	; <UNPREDICTABLE>
    2ce0:	4b21302f 	blmi	84eda4 <__Stack_Size+0x84e9a4>
    2ce4:	08022232 	stmdaeq	r2, {r1, r4, r5, r9, sp}
    2ce8:	00010100 	andeq	r0, r1, r0, lsl #2
    2cec:	1b840205 	blne	fe103508 <SCS_BASE+0x1e0f5508>
    2cf0:	80030800 	andhi	r0, r3, r0, lsl #16
    2cf4:	84240101 	strthi	r0, [r4], #-257	; 0x101
    2cf8:	0402003e 	streq	r0, [r2], #-62	; 0x3e
    2cfc:	06200601 	strteq	r0, [r0], -r1, lsl #12
    2d00:	2f4b342f 	svccs	0x004b342f
    2d04:	3321211f 	teqcc	r1, #-1073741817	; 0xc0000007
    2d08:	00070221 	andeq	r0, r7, r1, lsr #4
    2d0c:	05000101 	streq	r0, [r0, #-257]	; 0x101
    2d10:	001bcc02 	andseq	ip, fp, r2, lsl #24
    2d14:	01f50308 	mvnseq	r0, r8, lsl #6
    2d18:	3e402101 	dvfccs	f2, f0, f1
    2d1c:	3d35224b 	lfmcc	f2, 4, [r5, #-300]!	; 0xfffffed4
    2d20:	5f512142 	svcpl	0x00512142
    2d24:	03207503 	teqeq	r0, #12582912	; 0xc00000
    2d28:	79032e0b 	stmdbvc	r3, {r0, r1, r3, r9, sl, fp, sp}
    2d2c:	00314020 	eorseq	r4, r1, r0, lsr #32
    2d30:	06010402 	streq	r0, [r1], -r2, lsl #8
    2d34:	502f062e 	eorpl	r0, pc, lr, lsr #12
    2d38:	39232b31 	stmdbcc	r3!, {r0, r4, r5, r8, r9, fp, sp}
    2d3c:	5e4c4d23 	cdppl	13, 4, cr4, cr12, cr3, {1}
    2d40:	306c235a 	rsbcc	r2, ip, sl, asr r3
    2d44:	21314bb0 			; <UNDEFINED> instruction: 0x21314bb0
    2d48:	01000902 	tsteq	r0, r2, lsl #18
    2d4c:	02050001 	andeq	r0, r5, #1
    2d50:	08001ca8 	stmdaeq	r0, {r3, r5, r7, sl, fp, ip}
    2d54:	0102d203 	tsteq	r2, r3, lsl #4
    2d58:	51513d26 	cmppl	r1, r6, lsr #26
    2d5c:	27207903 	strcs	r7, [r0, -r3, lsl #18]!
    2d60:	32207503 	eorcc	r7, r0, #12582912	; 0xc00000
    2d64:	002f3140 	eoreq	r3, pc, r0, asr #2
    2d68:	06010402 	streq	r0, [r1], -r2, lsl #8
    2d6c:	0321062e 	teqeq	r1, #48234496	; 0x2e00000
    2d70:	312b3c09 	teqcc	fp, r9, lsl #24
    2d74:	231d232b 	tstcs	sp, #-1409286144	; 0xac000000
    2d78:	034ba16c 	movteq	sl, #45420	; 0xb16c
    2d7c:	12032e6f 	andne	r2, r3, #1776	; 0x6f0
    2d80:	00080220 	andeq	r0, r8, r0, lsr #4
    2d84:	05000101 	streq	r0, [r0, #-257]	; 0x101
    2d88:	001d3402 	andseq	r3, sp, r2, lsl #8
    2d8c:	03880308 	orreq	r0, r8, #536870912	; 0x20000000
    2d90:	1f2f2101 	svcne	0x002f2101
    2d94:	07023e4b 	streq	r3, [r2, -fp, asr #28]
    2d98:	00010100 	andeq	r0, r1, r0, lsl #2
    2d9c:	1d580205 	lfmne	f0, 2, [r8, #-20]	; 0xffffffec
    2da0:	a2030800 	andge	r0, r3, #0
    2da4:	3d150103 	ldfccs	f0, [r5, #-12]
    2da8:	2f233d22 	svccs	0x00233d22
    2dac:	01000402 	tsteq	r0, r2, lsl #8
    2db0:	02050001 	andeq	r0, r5, #1
    2db4:	08001d74 	stmdaeq	r0, {r2, r4, r5, r6, r8, sl, fp, ip}
    2db8:	0107f603 	tsteq	r7, r3, lsl #12
    2dbc:	4b5a6825 	blmi	169ce58 <__Stack_Size+0x169ca58>
    2dc0:	023c1803 	eorseq	r1, ip, #196608	; 0x30000
    2dc4:	0101000d 	tsteq	r1, sp
    2dc8:	b4020500 	strlt	r0, [r2], #-1280	; 0x500
    2dcc:	0308001d 	movweq	r0, #32797	; 0x801d
    2dd0:	210107cb 	smlabtcs	r1, fp, r7, r0
    2dd4:	0402003e 	streq	r0, [r2], #-62	; 0x3e
    2dd8:	062e0601 	strteq	r0, [lr], -r1, lsl #12
    2ddc:	04020033 	streq	r0, [r2], #-51	; 0x33
    2de0:	062e0601 	strteq	r0, [lr], -r1, lsl #12
    2de4:	2e7bea03 	vaddcs.f32	s29, s22, s6
    2de8:	2633221e 			; <UNDEFINED> instruction: 0x2633221e
    2dec:	1f221f59 	svcne	0x00221f59
    2df0:	86262d21 	strthi	r2, [r6], -r1, lsr #26
    2df4:	3f4b4b30 	svccc	0x004b4b30
    2df8:	4e22405a 	mcrmi	0, 1, r4, cr2, cr10, {2}
    2dfc:	03211f2f 	teqeq	r1, #188	; 0xbc
    2e00:	032e04d4 	teqeq	lr, #-738197504	; 0xd4000000
    2e04:	03207bac 	teqeq	r0, #176128	; 0x2b000
    2e08:	4d6603ef 	stclmi	3, cr0, [r6, #-956]!	; 0xfffffc44
    2e0c:	4a760330 	bmi	1d83ad4 <__Stack_Size+0x1d836d4>
    2e10:	3f201703 	svccc	0x00201703
    2e14:	000e022d 	andeq	r0, lr, sp, lsr #4
    2e18:	05000101 	streq	r0, [r0, #-257]	; 0x101
    2e1c:	001e8802 	andseq	r8, lr, r2, lsl #16
    2e20:	06ed0308 	strbteq	r0, [sp], r8, lsl #6
    2e24:	01110301 	tsteq	r1, r1, lsl #6
    2e28:	03206f03 	teqeq	r0, #12
    2e2c:	bd032011 	stclt	0, cr2, [r3, #-68]	; 0xffffffbc
    2e30:	c3032e01 	movwgt	r2, #15873	; 0x3e01
    2e34:	1d23207e 	stcne	0, cr2, [r3, #-504]!	; 0xfffffe08
    2e38:	01ba0331 			; <UNDEFINED> instruction: 0x01ba0331
    2e3c:	7ec3034a 	cdpvc	3, 12, cr0, cr3, cr10, {2}
    2e40:	302f5d20 	eorcc	r5, pc, r0, lsr #26
    2e44:	3d3f5a4c 	vldmdbcc	pc!, {s10-s85}
    2e48:	b1032f1f 	tstlt	r3, pc, lsl pc
    2e4c:	304e2e7d 	subcc	r2, lr, sp, ror lr
    2e50:	294f3040 	stmdbcs	pc, {r6, ip, sp}^	; <UNPREDICTABLE>
    2e54:	10033d3d 	andne	r3, r3, sp, lsr sp
    2e58:	3c03304a 	stccc	0, cr3, [r3], {74}	; 0x4a
    2e5c:	4403593c 	strmi	r5, [r3], #-2364	; 0x93c
    2e60:	44683d3c 	strbtmi	r3, [r8], #-3388	; 0xd3c
    2e64:	033d3d30 	teqeq	sp, #3072	; 0xc00
    2e68:	3031740d 	eorscc	r7, r1, sp, lsl #8
    2e6c:	3f303141 	svccc	0x00303141
    2e70:	2e090330 	mcrcs	3, 0, r0, cr9, cr0, {1}
    2e74:	362e0a03 	strtcc	r0, [lr], -r3, lsl #20
    2e78:	3c039003 	stccc	0, cr9, [r3], {3}
    2e7c:	207cf003 	rsbscs	pc, ip, r3
    2e80:	2e750372 	mrccs	3, 3, r0, cr5, cr2, {3}
    2e84:	03201003 	teqeq	r0, #3
    2e88:	3e304a1a 	mrccc	10, 1, r4, cr0, cr10, {0}
    2e8c:	303e302f 	eorscc	r3, lr, pc, lsr #32
    2e90:	5a42303e 	bpl	108ef90 <__Stack_Size+0x108eb90>
    2e94:	305e4b69 	subscc	r4, lr, r9, ror #22
    2e98:	5f306d75 	svcpl	0x00306d75
    2e9c:	20790351 	rsbscs	r0, r9, r1, asr r3
    2ea0:	20750327 	rsbscs	r0, r5, r7, lsr #6
    2ea4:	59314032 	ldmdbpl	r1!, {r1, r4, r5, lr}
    2ea8:	304a0903 	subcc	r0, sl, r3, lsl #18
    2eac:	4b593050 	blmi	164eff4 <__Stack_Size+0x164ebf4>
    2eb0:	40228967 	eormi	r8, r2, r7, ror #18
    2eb4:	2123211c 	teqcs	r3, ip, lsl r1
    2eb8:	33307532 	teqcc	r0, #209715200	; 0xc800000
    2ebc:	413ff577 	teqmi	pc, r7, ror r5	; <UNPREDICTABLE>
    2ec0:	3f3e314d 	svccc	0x003e314d
    2ec4:	5a306830 	bpl	c1cf8c <__Stack_Size+0xc1cb8c>
    2ec8:	2f405940 	svccs	0x00405940
    2ecc:	2f4a3903 	svccs	0x004a3903
    2ed0:	207ecc03 	rsbscs	ip, lr, r3, lsl #24
    2ed4:	032e2c03 	teqeq	lr, #768	; 0x300
    2ed8:	0f022e0b 	svceq	0x00022e0b
    2edc:	00010100 	andeq	r0, r1, r0, lsl #2
    2ee0:	21880205 	orrcs	r0, r8, r5, lsl #4
    2ee4:	a2030800 	andge	r0, r3, #0
    2ee8:	31250108 	teqcc	r5, r8, lsl #2
    2eec:	01040200 	mrseq	r0, R12_usr
    2ef0:	02002006 	andeq	r2, r0, #6
    2ef4:	03060204 	movweq	r0, #25092	; 0x6204
    2ef8:	02002e77 	andeq	r2, r0, #1904	; 0x770
    2efc:	0b030204 	bleq	c3714 <__Stack_Size+0xc3314>
    2f00:	04020058 	streq	r0, [r2], #-88	; 0x58
    2f04:	02329c02 	eorseq	r9, r2, #512	; 0x200
    2f08:	01010009 	tsteq	r1, r9
    2f0c:	c8020500 	stmdagt	r2, {r8, sl}
    2f10:	03080021 	movweq	r0, #32801	; 0x8021
    2f14:	210107a3 	smlatbcs	r1, r3, r7, r0
    2f18:	0402004c 	streq	r0, [r2], #-76	; 0x4c
    2f1c:	062e0601 	strteq	r0, [lr], -r1, lsl #12
    2f20:	303f3030 	eorscc	r3, pc, r0, lsr r0	; <UNPREDICTABLE>
    2f24:	01040200 	mrseq	r0, R12_usr
    2f28:	0402003d 	streq	r0, [r2], #-61	; 0x3d
    2f2c:	3d311f01 	ldccc	15, cr1, [r1, #-4]!
    2f30:	3f23504c 	svccc	0x0023504c
    2f34:	0009022d 	andeq	r0, r9, sp, lsr #4
    2f38:	05000101 	streq	r0, [r0, #-257]	; 0x101
    2f3c:	00222802 	eoreq	r2, r2, r2, lsl #16
    2f40:	08ba0308 	ldmeq	sl!, {r3, r8, r9}
    2f44:	00010201 	andeq	r0, r1, r1, lsl #4
    2f48:	00a50101 	adceq	r0, r5, r1, lsl #2
    2f4c:	00020000 	andeq	r0, r2, r0
    2f50:	0000004c 	andeq	r0, r0, ip, asr #32
    2f54:	0efb0102 	cdpeq	1, 15, cr0, cr11, cr2, {0}
    2f58:	0101000d 	tsteq	r1, sp
    2f5c:	00000101 	andeq	r0, r0, r1, lsl #2
    2f60:	00000100 	andeq	r0, r0, r0, lsl #2
    2f64:	62696c01 	rsbvs	r6, r9, #256	; 0x100
    2f68:	4253552f 	subsmi	r5, r3, #197132288	; 0xbc00000
    2f6c:	62696c5f 	rsbvs	r6, r9, #24320	; 0x5f00
    2f70:	6372732f 	cmnvs	r2, #-1140850688	; 0xbc000000
    2f74:	62696c00 	rsbvs	r6, r9, #0
    2f78:	636e692f 	cmnvs	lr, #770048	; 0xbc000
    2f7c:	73750000 	cmnvc	r5, #0
    2f80:	656d5f62 	strbvs	r5, [sp, #-3938]!	; 0xf62
    2f84:	00632e6d 	rsbeq	r2, r3, sp, ror #28
    2f88:	73000001 	movwvc	r0, #1
    2f8c:	32336d74 	eorscc	r6, r3, #7424	; 0x1d00
    2f90:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    2f94:	7079745f 	rsbsvc	r7, r9, pc, asr r4
    2f98:	00682e65 	rsbeq	r2, r8, r5, ror #28
    2f9c:	00000002 	andeq	r0, r0, r2
    2fa0:	2a020500 	bcs	843a8 <__Stack_Size+0x83fa8>
    2fa4:	03080022 	movweq	r0, #32802	; 0x8022
    2fa8:	47240124 	strmi	r0, [r4, -r4, lsr #2]!
    2fac:	00241d23 	eoreq	r1, r4, r3, lsr #26
    2fb0:	06010402 	streq	r0, [r1], -r2, lsl #8
    2fb4:	0402002e 	streq	r0, [r2], #-46	; 0x2e
    2fb8:	00320602 	eorseq	r0, r2, r2, lsl #12
    2fbc:	2c020402 	cfstrscs	mvf0, [r2], {2}
    2fc0:	02040200 	andeq	r0, r4, #0
    2fc4:	04020030 	streq	r0, [r2], #-48	; 0x30
    2fc8:	024e2f02 	subeq	r2, lr, #8
    2fcc:	01010001 	tsteq	r1, r1
    2fd0:	58020500 	stmdapl	r2, {r8, sl}
    2fd4:	03080022 	movweq	r0, #32802	; 0x8022
    2fd8:	2a16013d 	bcs	5834d4 <__Stack_Size+0x5830d4>
    2fdc:	232b2321 	teqcs	fp, #-2080374784	; 0x84000000
    2fe0:	04020021 	streq	r0, [r2], #-33	; 0x21
    2fe4:	00200601 	eoreq	r0, r0, r1, lsl #12
    2fe8:	06020402 	streq	r0, [r2], -r2, lsl #8
    2fec:	01026930 	tsteq	r2, r0, lsr r9
    2ff0:	a0010100 	andge	r0, r1, r0, lsl #2
    2ff4:	02000006 	andeq	r0, r0, #6
    2ff8:	00006d00 	andeq	r6, r0, r0, lsl #26
    2ffc:	fb010200 	blx	43806 <__Stack_Size+0x43406>
    3000:	01000d0e 	tsteq	r0, lr, lsl #26
    3004:	00010101 	andeq	r0, r1, r1, lsl #2
    3008:	00010000 	andeq	r0, r1, r0
    300c:	696c0100 	stmdbvs	ip!, {r8}^
    3010:	53552f62 	cmppl	r5, #392	; 0x188
    3014:	696c5f42 	stmdbvs	ip!, {r1, r6, r8, r9, sl, fp, ip, lr}^
    3018:	72732f62 	rsbsvc	r2, r3, #392	; 0x188
    301c:	696c0063 	stmdbvs	ip!, {r0, r1, r5, r6}^
    3020:	6e692f62 	cdpvs	15, 6, cr2, cr9, cr2, {3}
    3024:	2f2e0063 	svccs	0x002e0063
    3028:	2f62696c 	svccs	0x0062696c
    302c:	5f425355 	svcpl	0x00425355
    3030:	2f62696c 	svccs	0x0062696c
    3034:	00636e69 	rsbeq	r6, r3, r9, ror #28
    3038:	62737500 	rsbsvs	r7, r3, #0
    303c:	6765725f 			; <UNDEFINED> instruction: 0x6765725f
    3040:	00632e73 	rsbeq	r2, r3, r3, ror lr
    3044:	73000001 	movwvc	r0, #1
    3048:	32336d74 	eorscc	r6, r3, #7424	; 0x1d00
    304c:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    3050:	7079745f 	rsbsvc	r7, r9, pc, asr r4
    3054:	00682e65 	rsbeq	r2, r8, r5, ror #28
    3058:	75000002 	strvc	r0, [r0, #-2]
    305c:	725f6273 	subsvc	r6, pc, #805306375	; 0x30000007
    3060:	2e736765 	cdpcs	7, 7, cr6, cr3, cr5, {3}
    3064:	00030068 	andeq	r0, r3, r8, rrx
    3068:	05000000 	streq	r0, [r0, #-0]
    306c:	00000002 	andeq	r0, r0, r2
    3070:	01230300 	teqeq	r3, r0, lsl #6
    3074:	00060213 	andeq	r0, r6, r3, lsl r2
    3078:	05000101 	streq	r0, [r0, #-257]	; 0x101
    307c:	00000002 	andeq	r0, r0, r2
    3080:	012f0300 	teqeq	pc, r0, lsl #6
    3084:	04022f13 	streq	r2, [r2], #-3859	; 0xf13
    3088:	00010100 	andeq	r0, r1, r0, lsl #2
    308c:	00000205 	andeq	r0, r0, r5, lsl #4
    3090:	3b030000 	blcc	c3098 <__Stack_Size+0xc2c98>
    3094:	06021301 	streq	r1, [r2], -r1, lsl #6
    3098:	00010100 	andeq	r0, r1, r0, lsl #2
    309c:	00000205 	andeq	r0, r0, r5, lsl #4
    30a0:	c7030000 	strgt	r0, [r3, -r0]
    30a4:	2f130100 	svccs	0x00130100
    30a8:	01000402 	tsteq	r0, r2, lsl #8
    30ac:	02050001 	andeq	r0, r5, #1
    30b0:	00000000 	andeq	r0, r0, r0
    30b4:	0100d303 	tsteq	r0, r3, lsl #6
    30b8:	04022f13 	streq	r2, [r2], #-3859	; 0xf13
    30bc:	00010100 	andeq	r0, r1, r0, lsl #2
    30c0:	00000205 	andeq	r0, r0, r5, lsl #4
    30c4:	df030000 	svcle	0x00030000
    30c8:	02130100 	andseq	r0, r3, #0
    30cc:	01010006 	tsteq	r1, r6
    30d0:	00020500 	andeq	r0, r2, r0, lsl #10
    30d4:	03000000 	movweq	r0, #0
    30d8:	130100eb 	movwne	r0, #4331	; 0x10eb
    30dc:	0004022f 	andeq	r0, r4, pc, lsr #4
    30e0:	05000101 	streq	r0, [r0, #-257]	; 0x101
    30e4:	00227c02 	eoreq	r7, r2, r2, lsl #24
    30e8:	00f70308 	rscseq	r0, r7, r8, lsl #6
    30ec:	08021301 	stmdaeq	r2, {r0, r8, r9, ip}
    30f0:	00010100 	andeq	r0, r1, r0, lsl #2
    30f4:	00000205 	andeq	r0, r0, r5, lsl #4
    30f8:	83030000 	movwhi	r0, #12288	; 0x3000
    30fc:	2f130101 	svccs	0x00130101
    3100:	01000402 	tsteq	r0, r2, lsl #8
    3104:	02050001 	andeq	r0, r5, #1
    3108:	00000000 	andeq	r0, r0, r0
    310c:	01019003 	tsteq	r1, r3
    3110:	00070213 	andeq	r0, r7, r3, lsl r2
    3114:	05000101 	streq	r0, [r0, #-257]	; 0x101
    3118:	00000002 	andeq	r0, r0, r2
    311c:	019c0300 	orrseq	r0, ip, r0, lsl #6
    3120:	02671301 	rsbeq	r1, r7, #67108864	; 0x4000000
    3124:	01010002 	tsteq	r1, r2
    3128:	8c020500 	cfstr32hi	mvfx0, [r2], {-0}
    312c:	03080022 	movweq	r0, #32802	; 0x8022
    3130:	130101a9 	movwne	r0, #4521	; 0x11a9
    3134:	01000c02 	tsteq	r0, r2, lsl #24
    3138:	02050001 	andeq	r0, r5, #1
    313c:	00000000 	andeq	r0, r0, r0
    3140:	0101b503 	tsteq	r1, r3, lsl #10
    3144:	03026713 	movweq	r6, #10003	; 0x2713
    3148:	00010100 	andeq	r0, r1, r0, lsl #2
    314c:	22a40205 	adccs	r0, r4, #1342177280	; 0x50000000
    3150:	c2030800 	andgt	r0, r3, #0
    3154:	00130101 	andseq	r0, r3, r1, lsl #2
    3158:	06010402 	streq	r0, [r1], -r2, lsl #8
    315c:	040200e4 	streq	r0, [r2], #-228	; 0xe4
    3160:	02002e02 	andeq	r2, r0, #32
    3164:	004a0304 	subeq	r0, sl, r4, lsl #6
    3168:	2e040402 	cdpcs	4, 0, cr0, cr4, cr2, {0}
    316c:	01000602 	tsteq	r0, r2, lsl #12
    3170:	02050001 	andeq	r0, r5, #1
    3174:	080022de 	stmdaeq	r0, {r1, r2, r3, r4, r6, r7, r9, sp}
    3178:	0101cf03 	tsteq	r1, r3, lsl #30
    317c:	04020013 	streq	r0, [r2], #-19
    3180:	00e40601 	rsceq	r0, r4, r1, lsl #12
    3184:	2e020402 	cdpcs	4, 0, cr0, cr2, cr2, {0}
    3188:	03040200 	movweq	r0, #16896	; 0x4200
    318c:	0402004a 	streq	r0, [r2], #-74	; 0x4a
    3190:	06022e04 	streq	r2, [r2], -r4, lsl #28
    3194:	00010100 	andeq	r0, r1, r0, lsl #2
    3198:	00000205 	andeq	r0, r0, r5, lsl #4
    319c:	dc030000 	stcle	0, cr0, [r3], {-0}
    31a0:	41030101 	tstmi	r3, r1, lsl #2
    31a4:	00c20301 	sbceq	r0, r2, r1, lsl #6
    31a8:	7fbe0358 	svcvc	0x00be0358
    31ac:	00c20320 	sbceq	r0, r2, r0, lsr #6
    31b0:	303e2220 	eorscc	r2, lr, r0, lsr #4
    31b4:	01000502 	tsteq	r0, r2, lsl #10
    31b8:	02050001 	andeq	r0, r5, #1
    31bc:	00000000 	andeq	r0, r0, r0
    31c0:	0101f103 	tsteq	r1, r3, lsl #2
    31c4:	03026713 	movweq	r6, #10003	; 0x2713
    31c8:	00010100 	andeq	r0, r1, r0, lsl #2
    31cc:	00000205 	andeq	r0, r0, r5, lsl #4
    31d0:	fd030000 	stc2	0, cr0, [r3, #-0]
    31d4:	67130101 	ldrvs	r0, [r3, -r1, lsl #2]
    31d8:	01000302 	tsteq	r0, r2, lsl #6
    31dc:	02050001 	andeq	r0, r5, #1
    31e0:	08002318 	stmdaeq	r0, {r3, r4, r8, r9, sp}
    31e4:	01028903 	tsteq	r2, r3, lsl #18
    31e8:	01000813 	tsteq	r0, r3, lsl r8
    31ec:	02050001 	andeq	r0, r5, #1
    31f0:	0800233a 	stmdaeq	r0, {r1, r3, r4, r5, r8, r9, sp}
    31f4:	01029503 	tsteq	r2, r3, lsl #10
    31f8:	01000813 	tsteq	r0, r3, lsl r8
    31fc:	02050001 	andeq	r0, r5, #1
    3200:	00000000 	andeq	r0, r0, r0
    3204:	0102a103 	tsteq	r2, r3, lsl #2
    3208:	000f0213 	andeq	r0, pc, r3, lsl r2	; <UNPREDICTABLE>
    320c:	05000101 	streq	r0, [r0, #-257]	; 0x101
    3210:	00000002 	andeq	r0, r0, r2
    3214:	02ad0300 	adceq	r0, sp, #0
    3218:	0f021301 	svceq	0x00021301
    321c:	00010100 	andeq	r0, r1, r0, lsl #2
    3220:	235c0205 	cmpcs	ip, #1342177280	; 0x50000000
    3224:	b8030800 	stmdalt	r3, {fp}
    3228:	02130102 	andseq	r0, r3, #-2147483648	; 0x80000000
    322c:	0101000f 	tsteq	r1, pc
    3230:	00020500 	andeq	r0, r2, r0, lsl #10
    3234:	03000000 	movweq	r0, #0
    3238:	130102c3 	movwne	r0, #4803	; 0x12c3
    323c:	01000f02 	tsteq	r0, r2, lsl #30
    3240:	02050001 	andeq	r0, r5, #1
    3244:	00000000 	andeq	r0, r0, r0
    3248:	0102ce03 	tsteq	r2, r3, lsl #28
    324c:	000f0213 	andeq	r0, pc, r3, lsl r2	; <UNPREDICTABLE>
    3250:	05000101 	streq	r0, [r0, #-257]	; 0x101
    3254:	00000002 	andeq	r0, r0, r2
    3258:	02d90300 	sbcseq	r0, r9, #0
    325c:	0f021301 	svceq	0x00021301
    3260:	00010100 	andeq	r0, r1, r0, lsl #2
    3264:	00000205 	andeq	r0, r0, r5, lsl #4
    3268:	e4030000 	str	r0, [r3], #-0
    326c:	83130102 	tsthi	r3, #-2147483648	; 0x80000000
    3270:	01000602 	tsteq	r0, r2, lsl #12
    3274:	02050001 	andeq	r0, r5, #1
    3278:	00000000 	andeq	r0, r0, r0
    327c:	0102ef03 	tsteq	r2, r3, lsl #30
    3280:	06028313 			; <UNDEFINED> instruction: 0x06028313
    3284:	00010100 	andeq	r0, r1, r0, lsl #2
    3288:	00000205 	andeq	r0, r0, r5, lsl #4
    328c:	fa030000 	blx	c3294 <__Stack_Size+0xc2e94>
    3290:	02130102 	andseq	r0, r3, #-2147483648	; 0x80000000
    3294:	0101000b 	tsteq	r1, fp
    3298:	00020500 	andeq	r0, r2, r0, lsl #10
    329c:	03000000 	movweq	r0, #0
    32a0:	13010385 	movwne	r0, #4997	; 0x1385
    32a4:	01000b02 	tsteq	r0, r2, lsl #22
    32a8:	02050001 	andeq	r0, r5, #1
    32ac:	00000000 	andeq	r0, r0, r0
    32b0:	01039003 	tsteq	r3, r3
    32b4:	000f0213 	andeq	r0, pc, r3, lsl r2	; <UNPREDICTABLE>
    32b8:	05000101 	streq	r0, [r0, #-257]	; 0x101
    32bc:	00000002 	andeq	r0, r0, r2
    32c0:	039b0300 	orrseq	r0, fp, #0
    32c4:	0f021301 	svceq	0x00021301
    32c8:	00010100 	andeq	r0, r1, r0, lsl #2
    32cc:	237a0205 	cmncs	sl, #1342177280	; 0x50000000
    32d0:	a6030800 	strge	r0, [r3], -r0, lsl #16
    32d4:	00130103 	andseq	r0, r3, r3, lsl #2
    32d8:	06010402 	streq	r0, [r1], -r2, lsl #8
    32dc:	000a0282 	andeq	r0, sl, r2, lsl #5
    32e0:	05000101 	streq	r0, [r0, #-257]	; 0x101
    32e4:	00239e02 	eoreq	r9, r3, r2, lsl #28
    32e8:	03b10308 			; <UNDEFINED> instruction: 0x03b10308
    32ec:	02001301 	andeq	r1, r0, #67108864	; 0x4000000
    32f0:	82060104 	andhi	r0, r6, #1
    32f4:	01000a02 	tsteq	r0, r2, lsl #20
    32f8:	02050001 	andeq	r0, r5, #1
    32fc:	00000000 	andeq	r0, r0, r0
    3300:	0103bd03 	tsteq	r3, r3, lsl #26
    3304:	00100213 	andseq	r0, r0, r3, lsl r2
    3308:	05000101 	streq	r0, [r0, #-257]	; 0x101
    330c:	00000002 	andeq	r0, r0, r2
    3310:	03c80300 	biceq	r0, r8, #0
    3314:	02671301 	rsbeq	r1, r7, #67108864	; 0x4000000
    3318:	01010003 	tsteq	r1, r3
    331c:	c4020500 	strgt	r0, [r2], #-1280	; 0x500
    3320:	03080023 	movweq	r0, #32803	; 0x8023
    3324:	130103d4 	movwne	r0, #5076	; 0x13d4
    3328:	3c029503 	cfstr32cc	mvfx9, [r2], {3}
    332c:	207deb03 	rsbscs	lr, sp, r3, lsl #22
    3330:	01000c02 	tsteq	r0, r2, lsl #24
    3334:	02050001 	andeq	r0, r5, #1
    3338:	080023e4 	stmdaeq	r0, {r2, r5, r6, r7, r8, r9, sp}
    333c:	0103e003 	tsteq	r3, r3
    3340:	02890313 	addeq	r0, r9, #1275068416	; 0x4c000000
    3344:	7df7033c 	ldclvc	3, cr0, [r7, #240]!	; 0xf0
    3348:	000c0220 	andeq	r0, ip, r0, lsr #4
    334c:	05000101 	streq	r0, [r0, #-257]	; 0x101
    3350:	00240402 	eoreq	r0, r4, r2, lsl #8
    3354:	03eb0308 	mvneq	r0, #536870912	; 0x20000000
    3358:	fe031301 	cdp2	3, 0, cr1, cr3, cr1, {0}
    335c:	82032e01 	andhi	r2, r3, #16
    3360:	0275207e 	rsbseq	r2, r5, #126	; 0x7e
    3364:	01010004 	tsteq	r1, r4
    3368:	20020500 	andcs	r0, r2, r0, lsl #10
    336c:	03080024 	movweq	r0, #32804	; 0x8024
    3370:	130103f6 	movwne	r0, #5110	; 0x13f6
    3374:	3c01f303 	stccc	3, cr15, [r1], {3}
    3378:	207e8d03 	rsbscs	r8, lr, r3, lsl #26
    337c:	0006024b 	andeq	r0, r6, fp, asr #4
    3380:	05000101 	streq	r0, [r0, #-257]	; 0x101
    3384:	00243c02 	eoreq	r3, r4, r2, lsl #24
    3388:	04820308 	streq	r0, [r2], #776	; 0x308
    338c:	e7031301 	str	r1, [r3, -r1, lsl #6]
    3390:	99032e01 	stmdbls	r3, {r0, r9, sl, fp, sp}
    3394:	0b02207e 	bleq	8b594 <__Stack_Size+0x8b194>
    3398:	00010100 	andeq	r0, r1, r0, lsl #2
    339c:	00000205 	andeq	r0, r0, r5, lsl #4
    33a0:	8e030000 	cdphi	0, 0, cr0, cr3, cr0, {0}
    33a4:	00130104 	andseq	r0, r3, r4, lsl #2
    33a8:	06010402 	streq	r0, [r1], -r2, lsl #8
    33ac:	0402002e 	streq	r0, [r2], #-46	; 0x2e
    33b0:	02003c03 	andeq	r3, r0, #768	; 0x300
    33b4:	002e0404 	eoreq	r0, lr, r4, lsl #8
    33b8:	4a020402 	bmi	843c8 <__Stack_Size+0x83fc8>
    33bc:	06040200 	streq	r0, [r4], -r0, lsl #4
    33c0:	00020258 	andeq	r0, r2, r8, asr r2
    33c4:	05000101 	streq	r0, [r0, #-257]	; 0x101
    33c8:	00245802 	eoreq	r5, r4, r2, lsl #16
    33cc:	049a0308 	ldreq	r0, [sl], #776	; 0x308
    33d0:	cf031301 	svcgt	0x00031301
    33d4:	b1032e01 	tstlt	r3, r1, lsl #28
    33d8:	0200207e 	andeq	r2, r0, #126	; 0x7e
    33dc:	74060104 	strvc	r0, [r6], #-260	; 0x104
    33e0:	03040200 	movweq	r0, #16896	; 0x4200
    33e4:	0402003c 	streq	r0, [r2], #-60	; 0x3c
    33e8:	02002e04 	andeq	r2, r0, #64	; 0x40
    33ec:	004a0204 	subeq	r0, sl, r4, lsl #4
    33f0:	58060402 	stmdapl	r6, {r1, sl}
    33f4:	01000602 	tsteq	r0, r2, lsl #12
    33f8:	02050001 	andeq	r0, r5, #1
    33fc:	00000000 	andeq	r0, r0, r0
    3400:	0104a503 	tsteq	r4, r3, lsl #10
    3404:	01c40313 	biceq	r0, r4, r3, lsl r3
    3408:	7ebc033c 	mrcvc	3, 5, r0, cr12, cr12, {1}
    340c:	06026720 	streq	r6, [r2], -r0, lsr #14
    3410:	00010100 	andeq	r0, r1, r0, lsl #2
    3414:	24940205 	ldrcs	r0, [r4], #517	; 0x205
    3418:	b0030800 	andlt	r0, r3, r0, lsl #16
    341c:	03130104 	tsteq	r3, #1
    3420:	033c01b9 	teqeq	ip, #1073741870	; 0x4000002e
    3424:	67207ec7 	strvs	r7, [r0, -r7, asr #29]!
    3428:	01000602 	tsteq	r0, r2, lsl #12
    342c:	02050001 	andeq	r0, r5, #1
    3430:	00000000 	andeq	r0, r0, r0
    3434:	0104bd03 	tsteq	r4, r3, lsl #26
    3438:	03211f13 	teqeq	r1, #76	; 0x4c
    343c:	032e01ac 	teqeq	lr, #43	; 0x2b
    3440:	03207ed4 	teqeq	r0, #3392	; 0xd40
    3444:	039e01ac 	orrseq	r0, lr, #43	; 0x2b
    3448:	02207ed4 	eoreq	r7, r0, #3392	; 0xd40
    344c:	0101000c 	tsteq	r1, ip
    3450:	00020500 	andeq	r0, r2, r0, lsl #10
    3454:	03000000 	movweq	r0, #0
    3458:	130104c9 	movwne	r0, #5321	; 0x14c9
    345c:	3c01a003 	stccc	0, cr10, [r1], {3}
    3460:	207ee003 	rsbscs	lr, lr, r3
    3464:	01000c02 	tsteq	r0, r2, lsl #24
    3468:	02050001 	andeq	r0, r5, #1
    346c:	00000000 	andeq	r0, r0, r0
    3470:	0104d503 	tsteq	r4, r3, lsl #10
    3474:	01940313 	orrseq	r0, r4, r3, lsl r3
    3478:	7eec033c 	mcrvc	3, 7, r0, cr12, cr12, {1}
    347c:	000c0220 	andeq	r0, ip, r0, lsr #4
    3480:	05000101 	streq	r0, [r0, #-257]	; 0x101
    3484:	00000002 	andeq	r0, r0, r2
    3488:	04e00300 	strbteq	r0, [r0], #768	; 0x300
    348c:	89031301 	stmdbhi	r3, {r0, r8, r9, ip}
    3490:	f7032e01 			; <UNDEFINED> instruction: 0xf7032e01
    3494:	0275207e 	rsbseq	r2, r5, #126	; 0x7e
    3498:	01010004 	tsteq	r1, r4
    349c:	00020500 	andeq	r0, r2, r0, lsl #10
    34a0:	03000000 	movweq	r0, #0
    34a4:	130104eb 	movwne	r0, #5355	; 0x14eb
    34a8:	3c00fe03 	stccc	14, cr15, [r0], {3}
    34ac:	207f8203 	rsbscs	r8, pc, r3, lsl #4
    34b0:	0006024b 	andeq	r0, r6, fp, asr #4
    34b4:	05000101 	streq	r0, [r0, #-257]	; 0x101
    34b8:	00000002 	andeq	r0, r0, r2
    34bc:	04f70300 	ldrbteq	r0, [r7], #768	; 0x300
    34c0:	211f1301 	tstcs	pc, r1, lsl #6
    34c4:	01040200 	mrseq	r0, R12_usr
    34c8:	02002006 	andeq	r2, r0, #6
    34cc:	03060104 	movweq	r0, #24836	; 0x6104
    34d0:	003c00f2 	ldrshteq	r0, [ip], -r2
    34d4:	03010402 	movweq	r0, #5122	; 0x1402
    34d8:	00207f8e 	eoreq	r7, r0, lr, lsl #31
    34dc:	06030402 	streq	r0, [r3], -r2, lsl #8
    34e0:	04020066 	streq	r0, [r2], #-102	; 0x66
    34e4:	02004a05 	andeq	r4, r0, #20480	; 0x5000
    34e8:	002e0604 	eoreq	r0, lr, r4, lsl #12
    34ec:	4a040402 	bmi	1044fc <__Stack_Size+0x1040fc>
    34f0:	08040200 	stmdaeq	r4, {r9}
    34f4:	04020066 	streq	r0, [r2], #-102	; 0x66
    34f8:	f2030608 	vmax.s8	d0, d3, d8
    34fc:	02003c00 	andeq	r3, r0, #0
    3500:	8e030804 	cdphi	8, 0, cr0, cr3, cr4, {0}
    3504:	0200207f 	andeq	r2, r0, #127	; 0x7f
    3508:	74060204 	strvc	r0, [r6], #-516	; 0x204
    350c:	09040200 	stmdbeq	r4, {r9}
    3510:	0402002e 	streq	r0, [r2], #-46	; 0x2e
    3514:	f2030609 	vmax.s8	d0, d3, d9
    3518:	02004a00 	andeq	r4, r0, #0
    351c:	8e030904 	cdphi	9, 0, cr0, cr3, cr4, {0}
    3520:	0200207f 	andeq	r2, r0, #127	; 0x7f
    3524:	f2030904 	vmla.i8	d0, d3, d4
    3528:	02005800 	andeq	r5, r0, #0
    352c:	8e030904 	cdphi	9, 0, cr0, cr3, cr4, {0}
    3530:	0200207f 	andeq	r2, r0, #127	; 0x7f
    3534:	66060d04 	strvs	r0, [r6], -r4, lsl #26
    3538:	0f040200 	svceq	0x00040200
    353c:	0402003c 	streq	r0, [r2], #-60	; 0x3c
    3540:	02002e10 	andeq	r2, r0, #256	; 0x100
    3544:	004a0e04 	subeq	r0, sl, r4, lsl #28
    3548:	58120402 	ldmdapl	r2, {r1, sl}
    354c:	01000902 	tsteq	r0, r2, lsl #18
    3550:	02050001 	andeq	r0, r5, #1
    3554:	00000000 	andeq	r0, r0, r0
    3558:	01058303 	tsteq	r5, r3, lsl #6
    355c:	04020013 	streq	r0, [r2], #-19
    3560:	002e0601 	eoreq	r0, lr, r1, lsl #12
    3564:	06010402 	streq	r0, [r1], -r2, lsl #8
    3568:	2e00e603 	cfmadd32cs	mvax0, mvfx14, mvfx0, mvfx3
    356c:	01040200 	mrseq	r0, R12_usr
    3570:	207f9a03 	rsbscs	r9, pc, r3, lsl #20
    3574:	03040200 	movweq	r0, #16896	; 0x4200
    3578:	02007406 	andeq	r7, r0, #100663296	; 0x6000000
    357c:	003c0504 	eorseq	r0, ip, r4, lsl #10
    3580:	2e060402 	cdpcs	4, 0, cr0, cr6, cr2, {0}
    3584:	04040200 	streq	r0, [r4], #-512	; 0x200
    3588:	0402004a 	streq	r0, [r2], #-74	; 0x4a
    358c:	02005808 	andeq	r5, r0, #524288	; 0x80000
    3590:	002e0204 	eoreq	r0, lr, r4, lsl #4
    3594:	2e090402 	cdpcs	4, 0, cr0, cr9, cr2, {0}
    3598:	09040200 	stmdbeq	r4, {r9}
    359c:	00e60306 	rsceq	r0, r6, r6, lsl #6
    35a0:	0402002e 	streq	r0, [r2], #-46	; 0x2e
    35a4:	7f9a0309 	svcvc	0x009a0309
    35a8:	000b0220 	andeq	r0, fp, r0, lsr #4
    35ac:	05000101 	streq	r0, [r0, #-257]	; 0x101
    35b0:	00000002 	andeq	r0, r0, r2
    35b4:	058f0300 	streq	r0, [pc, #768]	; 38bc <__Stack_Size+0x34bc>
    35b8:	02001301 	andeq	r1, r0, #67108864	; 0x4000000
    35bc:	2e060104 	adfcss	f0, f6, f4
    35c0:	01040200 	mrseq	r0, R12_usr
    35c4:	00da0306 	sbcseq	r0, sl, r6, lsl #6
    35c8:	0402002e 	streq	r0, [r2], #-46	; 0x2e
    35cc:	7fa60301 	svcvc	0x00a60301
    35d0:	04020020 	streq	r0, [r2], #-32
    35d4:	00740603 	rsbseq	r0, r4, r3, lsl #12
    35d8:	3c050402 	cfstrscc	mvf0, [r5], {2}
    35dc:	06040200 	streq	r0, [r4], -r0, lsl #4
    35e0:	0402002e 	streq	r0, [r2], #-46	; 0x2e
    35e4:	02004a04 	andeq	r4, r0, #16384	; 0x4000
    35e8:	00580804 	subseq	r0, r8, r4, lsl #16
    35ec:	2e020402 	cdpcs	4, 0, cr0, cr2, cr2, {0}
    35f0:	09040200 	stmdbeq	r4, {r9}
    35f4:	0402002e 	streq	r0, [r2], #-46	; 0x2e
    35f8:	da030609 	ble	c4e24 <__Stack_Size+0xc4a24>
    35fc:	02002e00 	andeq	r2, r0, #0
    3600:	a6030904 	strge	r0, [r3], -r4, lsl #18
    3604:	0b02207f 	bleq	8b808 <__Stack_Size+0x8b408>
    3608:	00010100 	andeq	r0, r1, r0, lsl #2
    360c:	00000205 	andeq	r0, r0, r5, lsl #4
    3610:	9b030000 	blls	c3618 <__Stack_Size+0xc3218>
    3614:	03130105 	tsteq	r3, #1073741825	; 0x40000001
    3618:	033c00ce 	teqeq	ip, #206	; 0xce
    361c:	67207fb2 			; <UNDEFINED> instruction: 0x67207fb2
    3620:	01000602 	tsteq	r0, r2, lsl #12
    3624:	02050001 	andeq	r0, r5, #1
    3628:	00000000 	andeq	r0, r0, r0
    362c:	0105a703 	tsteq	r5, r3, lsl #14
    3630:	00c20313 	sbceq	r0, r2, r3, lsl r3
    3634:	7fbe033c 	svcvc	0x00be033c
    3638:	06026720 	streq	r6, [r2], -r0, lsr #14
    363c:	00010100 	andeq	r0, r1, r0, lsl #2
    3640:	00000205 	andeq	r0, r0, r5, lsl #4
    3644:	b3030000 	movwlt	r0, #12288	; 0x3000
    3648:	03130105 	tsteq	r3, #1073741825	; 0x40000001
    364c:	4a033c36 	bmi	d272c <__Stack_Size+0xd232c>
    3650:	34038420 	strcc	r8, [r3], #-1056	; 0x420
    3654:	204c032e 	subcs	r0, ip, lr, lsr #6
    3658:	02254859 	eoreq	r4, r5, #5832704	; 0x590000
    365c:	01010007 	tsteq	r1, r7
    3660:	00020500 	andeq	r0, r2, r0, lsl #10
    3664:	03000000 	movweq	r0, #0
    3668:	130105c4 	movwne	r0, #5572	; 0x15c4
    366c:	0230d830 	eorseq	sp, r0, #3145728	; 0x300000
    3670:	0101000f 	tsteq	r1, pc
    3674:	00020500 	andeq	r0, r2, r0, lsl #10
    3678:	03000000 	movweq	r0, #0
    367c:	160105d7 			; <UNDEFINED> instruction: 0x160105d7
    3680:	01000302 	tsteq	r0, r2, lsl #6
    3684:	02050001 	andeq	r0, r5, #1
    3688:	080024b4 	stmdaeq	r0, {r2, r4, r5, r7, sl, sp}
    368c:	0105e403 	tsteq	r5, r3, lsl #8
    3690:	03023016 	movweq	r3, #8214	; 0x2016
    3694:	bd010100 	stflts	f0, [r1, #-0]
    3698:	02000000 	andeq	r0, r0, #0
    369c:	00008700 	andeq	r8, r0, r0, lsl #14
    36a0:	fb010200 	blx	43eaa <__Stack_Size+0x43aaa>
    36a4:	01000d0e 	tsteq	r0, lr, lsl #26
    36a8:	00010101 	andeq	r0, r1, r1, lsl #2
    36ac:	00010000 	andeq	r0, r1, r0
    36b0:	696c0100 	stmdbvs	ip!, {r8}^
    36b4:	53552f62 	cmppl	r5, #392	; 0x188
    36b8:	696c5f42 	stmdbvs	ip!, {r1, r6, r8, r9, sl, fp, ip, lr}^
    36bc:	72732f62 	rsbsvc	r2, r3, #392	; 0x188
    36c0:	696c0063 	stmdbvs	ip!, {r0, r1, r5, r6}^
    36c4:	6e692f62 	cdpvs	15, 6, cr2, cr9, cr2, {3}
    36c8:	2f2e0063 	svccs	0x002e0063
    36cc:	2f62696c 	svccs	0x0062696c
    36d0:	5f425355 	svcpl	0x00425355
    36d4:	2f62696c 	svccs	0x0062696c
    36d8:	00636e69 	rsbeq	r6, r3, r9, ror #28
    36dc:	62737500 	rsbsvs	r7, r3, #0
    36e0:	6c69735f 	stclvs	3, cr7, [r9], #-380	; 0xfffffe84
    36e4:	0100632e 	tsteq	r0, lr, lsr #6
    36e8:	74730000 	ldrbtvc	r0, [r3], #-0
    36ec:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    36f0:	5f783031 	svcpl	0x00783031
    36f4:	65707974 	ldrbvs	r7, [r0, #-2420]!	; 0x974
    36f8:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
    36fc:	73750000 	cmnvc	r5, #0
    3700:	65725f62 	ldrbvs	r5, [r2, #-3938]!	; 0xf62
    3704:	682e7367 	stmdavs	lr!, {r0, r1, r2, r5, r6, r8, r9, ip, sp, lr}
    3708:	00000300 	andeq	r0, r0, r0, lsl #6
    370c:	5f627375 	svcpl	0x00627375
    3710:	74696e69 	strbtvc	r6, [r9], #-3689	; 0xe69
    3714:	0300682e 	movweq	r6, #2094	; 0x82e
    3718:	73750000 	cmnvc	r5, #0
    371c:	656d5f62 	strbvs	r5, [sp, #-3938]!	; 0xf62
    3720:	00682e6d 	rsbeq	r2, r8, sp, ror #28
    3724:	00000003 	andeq	r0, r0, r3
    3728:	c0020500 	andgt	r0, r2, r0, lsl #10
    372c:	03080024 	movweq	r0, #32804	; 0x8024
    3730:	3d170123 	ldfccs	f0, [r7, #-140]	; 0xffffff74
    3734:	033e1e22 	teqeq	lr, #544	; 0x220
    3738:	0702200a 	streq	r2, [r2, -sl]
    373c:	00010100 	andeq	r0, r1, r0, lsl #2
    3740:	24e00205 	strbtcs	r0, [r0], #517	; 0x205
    3744:	df030800 	svcle	0x00030800
    3748:	03260100 	teqeq	r6, #0
    374c:	3f263c7a 	svccc	0x00263c7a
    3750:	02821303 	addeq	r1, r2, #201326592	; 0xc000000
    3754:	01010002 	tsteq	r1, r2
    3758:	0000010e 	andeq	r0, r0, lr, lsl #2
    375c:	00880002 	addeq	r0, r8, r2
    3760:	01020000 	mrseq	r0, (UNDEF: 2)
    3764:	000d0efb 	strdeq	r0, [sp], -fp
    3768:	01010101 	tsteq	r1, r1, lsl #2
    376c:	01000000 	mrseq	r0, (UNDEF: 0)
    3770:	6c010000 	stcvs	0, cr0, [r1], {-0}
    3774:	552f6269 	strpl	r6, [pc, #-617]!	; 3513 <__Stack_Size+0x3113>
    3778:	6c5f4253 	lfmvs	f4, 2, [pc], {83}	; 0x53
    377c:	732f6269 	teqvc	pc, #-1879048186	; 0x90000006
    3780:	6c006372 	stcvs	3, cr6, [r0], {114}	; 0x72
    3784:	692f6269 	stmdbvs	pc!, {r0, r3, r5, r6, r9, sp, lr}	; <UNPREDICTABLE>
    3788:	2e00636e 	cdpcs	3, 0, cr6, cr0, cr14, {3}
    378c:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
    3790:	4253552f 	subsmi	r5, r3, #197132288	; 0xbc00000
    3794:	62696c5f 	rsbvs	r6, r9, #24320	; 0x5f00
    3798:	636e692f 	cmnvs	lr, #770048	; 0xbc000
    379c:	73750000 	cmnvc	r5, #0
    37a0:	6e695f62 	cdpvs	15, 6, cr5, cr9, cr2, {3}
    37a4:	00632e74 	rsbeq	r2, r3, r4, ror lr
    37a8:	73000001 	movwvc	r0, #1
    37ac:	32336d74 	eorscc	r6, r3, #7424	; 0x1d00
    37b0:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    37b4:	7079745f 	rsbsvc	r7, r9, pc, asr r4
    37b8:	00682e65 	rsbeq	r2, r8, r5, ror #28
    37bc:	75000002 	strvc	r0, [r0, #-2]
    37c0:	725f6273 	subsvc	r6, pc, #805306375	; 0x30000007
    37c4:	2e736765 	cdpcs	7, 7, cr6, cr3, cr5, {3}
    37c8:	00030068 	andeq	r0, r3, r8, rrx
    37cc:	62737500 	rsbsvs	r7, r3, #0
    37d0:	696e695f 	stmdbvs	lr!, {r0, r1, r2, r3, r4, r6, r8, fp, sp, lr}^
    37d4:	00682e74 	rsbeq	r2, r8, r4, ror lr
    37d8:	75000003 	strvc	r0, [r0, #-3]
    37dc:	635f6273 	cmpvs	pc, #805306375	; 0x30000007
    37e0:	2e65726f 	cdpcs	2, 6, cr7, cr5, cr15, {3}
    37e4:	00030068 	andeq	r0, r3, r8, rrx
    37e8:	05000000 	streq	r0, [r0, #-0]
    37ec:	00250402 	eoreq	r0, r5, r2, lsl #8
    37f0:	012a0308 	teqeq	sl, r8, lsl #6
    37f4:	04020021 	streq	r0, [r2], #-33	; 0x21
    37f8:	59853e01 	stmibpl	r5, {r0, r9, sl, fp, ip, sp}
    37fc:	592e0a03 	stmdbpl	lr!, {r0, r1, r9, fp}
    3800:	3e2c2259 	mcrcc	2, 1, r2, cr12, cr9, {2}
    3804:	035960b0 	cmpeq	r9, #176	; 0xb0
    3808:	684c3c0e 	stmdavs	ip, {r1, r2, r3, sl, fp, ip, sp}^
    380c:	595a4359 	ldmdbpl	sl, {r0, r3, r4, r6, r8, r9, lr}^
    3810:	04020031 	streq	r0, [r2], #-49	; 0x31
    3814:	00900601 	addseq	r0, r0, r1, lsl #12
    3818:	2e020402 	cdpcs	4, 0, cr0, cr2, cr2, {0}
    381c:	03040200 	movweq	r0, #16896	; 0x4200
    3820:	04020066 	streq	r0, [r2], #-102	; 0x66
    3824:	02002e04 	andeq	r2, r0, #64	; 0x40
    3828:	00660504 	rsbeq	r0, r6, r4, lsl #10
    382c:	2e060402 	cdpcs	4, 0, cr0, cr6, cr2, {0}
    3830:	07040200 	streq	r0, [r4, -r0, lsl #4]
    3834:	04020058 	streq	r0, [r2], #-88	; 0x58
    3838:	02002e08 	andeq	r2, r0, #128	; 0x80
    383c:	67060804 	strvs	r0, [r6, -r4, lsl #16]
    3840:	91200903 	teqls	r0, r3, lsl #18
    3844:	855c5b5b 	ldrbhi	r5, [ip, #-2907]	; 0xb5b
    3848:	12026cbd 	andne	r6, r2, #48384	; 0xbd00
    384c:	00010100 	andeq	r0, r1, r0, lsl #2
    3850:	00000205 	andeq	r0, r0, r5, lsl #4
    3854:	98030000 	stmdals	r3, {}	; <UNPREDICTABLE>
    3858:	76230101 	strtvc	r0, [r3], -r1, lsl #2
    385c:	223a4c3e 	eorscs	r4, sl, #15872	; 0x3e00
    3860:	3f5b313d 	svccc	0x005b313d
    3864:	00085b31 	andeq	r5, r8, r1, lsr fp
    3868:	Address 0x0000000000003868 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
* Input          : None.
* Output         : None.
* Return         : None.
*******************************************************************************/
void CTR_HP(void)
{
       0:	0000000c 	andeq	r0, r0, ip
  u32 wEPVal = 0;

  while (((wIstr = _GetISTR()) & ISTR_CTR) != 0)
       4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
       8:	7c020001 	stcvc	0, cr0, [r2], {1}
       c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  {
    _SetISTR((u16)CLR_CTR); /* clear CTR flag */
      10:	0000000c 	andeq	r0, r0, ip
      14:	00000000 	andeq	r0, r0, r0
    /* extract highest priority endpoint number */
    EPindex = (u8)(wIstr & ISTR_EP_ID);
      18:	080001a4 	stmdaeq	r0, {r2, r5, r7, r8}
      1c:	0000000c 	andeq	r0, r0, ip
    /* process related endpoint register */
    wEPVal = _GetENDPOINT(EPindex);
      20:	0000000c 	andeq	r0, r0, ip

  while (((wIstr = _GetISTR()) & ISTR_CTR) != 0)
  {
    _SetISTR((u16)CLR_CTR); /* clear CTR flag */
    /* extract highest priority endpoint number */
    EPindex = (u8)(wIstr & ISTR_EP_ID);
      24:	00000000 	andeq	r0, r0, r0
    /* process related endpoint register */
    wEPVal = _GetENDPOINT(EPindex);
      28:	080001b0 	stmdaeq	r0, {r4, r5, r7, r8}
    if ((wEPVal & EP_CTR_RX) != 0)
      2c:	00000014 	andeq	r0, r0, r4, lsl r0
    {
      /* clear int flag */
      _ClearEP_CTR_RX(EPindex);
      30:	0000000c 	andeq	r0, r0, ip
      34:	00000000 	andeq	r0, r0, r0
      38:	080001c4 	stmdaeq	r0, {r2, r6, r7, r8}

      /* call OUT service function */
      (*pEpInt_OUT[EPindex-1])();
      3c:	00000014 	andeq	r0, r0, r4, lsl r0

    } /* if((wEPVal & EP_CTR_RX) */
    else if ((wEPVal & EP_CTR_TX) != 0)
      40:	0000001c 	andeq	r0, r0, ip, lsl r0
    {
      /* clear int flag */
      _ClearEP_CTR_TX(EPindex);
      44:	00000000 	andeq	r0, r0, r0
      48:	080001d8 	stmdaeq	r0, {r3, r4, r6, r7, r8}
      4c:	0000004c 	andeq	r0, r0, ip, asr #32

      /* call IN service function */
      (*pEpInt_IN[EPindex-1])();
      50:	80180e41 	andshi	r0, r8, r1, asr #28
      54:	82058106 	andhi	r8, r5, #-2147483647	; 0x80000001
      58:	84038304 	strhi	r8, [r3], #-772	; 0x304
      5c:	00018e02 	andeq	r8, r1, r2, lsl #28
      60:	0000000c 	andeq	r0, r0, ip
	...
      6c:	00000014 	andeq	r0, r0, r4, lsl r0
      70:	0000000c 	andeq	r0, r0, ip
	...
      7c:	00000030 	andeq	r0, r0, r0, lsr r0
      80:	00000014 	andeq	r0, r0, r4, lsl r0
      84:	00000000 	andeq	r0, r0, r0
      88:	08000224 	stmdaeq	r0, {r2, r5, r9}
      8c:	00000028 	andeq	r0, r0, r8, lsr #32
      90:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
      94:	00018e02 	andeq	r8, r1, r2, lsl #28
      98:	00000018 	andeq	r0, r0, r8, lsl r0
	...
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM6, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM6, DISABLE);
      break;
      
    case TIM7_BASE:
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, ENABLE);
      a4:	00000042 	andeq	r0, r0, r2, asr #32
      a8:	83100e41 	tsthi	r0, #1040	; 0x410
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, DISABLE);
      ac:	85038404 	strhi	r8, [r3, #-1028]	; 0x404
      break; 
      
    default:
      break;
  }
}
      b0:	00018e02 	andeq	r8, r1, r2, lsl #28
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, DISABLE);
      break;
      
    case TIM8_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, ENABLE);
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, DISABLE);  
      b4:	00000014 	andeq	r0, r0, r4, lsl r0
      b8:	00000000 	andeq	r0, r0, r0
      bc:	0800024c 	stmdaeq	r0, {r2, r3, r6, r9}
      c0:	00000012 	andeq	r0, r0, r2, lsl r0
      c4:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
      c8:	00018e02 	andeq	r8, r1, r2, lsl #28
      cc:	00000014 	andeq	r0, r0, r4, lsl r0
      d0:	00000000 	andeq	r0, r0, r0
      d4:	0800025e 	stmdaeq	r0, {r1, r2, r3, r4, r6, r9}
      d8:	00000030 	andeq	r0, r0, r0, lsr r0
      dc:	84080e43 	strhi	r0, [r8], #-3651	; 0xe43
      e0:	00018e02 	andeq	r8, r1, r2, lsl #28
      e4:	00000014 	andeq	r0, r0, r4, lsl r0
      e8:	00000000 	andeq	r0, r0, r0
      ec:	0800028e 	stmdaeq	r0, {r1, r2, r3, r7, r9}
      f0:	00000014 	andeq	r0, r0, r4, lsl r0
      f4:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
      f8:	00018e02 	andeq	r8, r1, r2, lsl #28
      fc:	00000014 	andeq	r0, r0, r4, lsl r0
     100:	00000000 	andeq	r0, r0, r0
     104:	080002a2 	stmdaeq	r0, {r1, r5, r7, r9}
     108:	00000014 	andeq	r0, r0, r4, lsl r0
     10c:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
     110:	00018e02 	andeq	r8, r1, r2, lsl #28
     114:	00000018 	andeq	r0, r0, r8, lsl r0
	...
     120:	00000042 	andeq	r0, r0, r2, asr #32
     124:	83100e41 	tsthi	r0, #1040	; 0x410
     128:	85038404 	strhi	r8, [r3, #-1028]	; 0x404
     12c:	00018e02 	andeq	r8, r1, r2, lsl #28
     130:	00000014 	andeq	r0, r0, r4, lsl r0
     134:	00000000 	andeq	r0, r0, r0
     138:	080002b6 	stmdaeq	r0, {r1, r2, r4, r5, r7, r9}
     13c:	00000012 	andeq	r0, r0, r2, lsl r0
     140:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
     144:	00018e02 	andeq	r8, r1, r2, lsl #28
     148:	00000014 	andeq	r0, r0, r4, lsl r0
	...
     154:	00000030 	andeq	r0, r0, r0, lsr r0
     158:	84080e43 	strhi	r0, [r8], #-3651	; 0xe43
     15c:	00018e02 	andeq	r8, r1, r2, lsl #28
     160:	00000014 	andeq	r0, r0, r4, lsl r0
	...
     16c:	00000014 	andeq	r0, r0, r4, lsl r0
     170:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
     174:	00018e02 	andeq	r8, r1, r2, lsl #28
     178:	00000014 	andeq	r0, r0, r4, lsl r0
	...
     184:	00000014 	andeq	r0, r0, r4, lsl r0
     188:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
     18c:	00018e02 	andeq	r8, r1, r2, lsl #28
     190:	0000000c 	andeq	r0, r0, ip
	...
     19c:	00000020 	andeq	r0, r0, r0, lsr #32
     1a0:	00000014 	andeq	r0, r0, r4, lsl r0
     1a4:	00000000 	andeq	r0, r0, r0
     1a8:	080002c8 	stmdaeq	r0, {r3, r6, r7, r9}
     1ac:	0000002c 	andeq	r0, r0, ip, lsr #32
     1b0:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
     1b4:	00018e02 	andeq	r8, r1, r2, lsl #28
     1b8:	00000018 	andeq	r0, r0, r8, lsl r0
     1bc:	00000000 	andeq	r0, r0, r0
     1c0:	080002f4 	stmdaeq	r0, {r2, r4, r5, r6, r7, r9}
     1c4:	00000034 	andeq	r0, r0, r4, lsr r0
     1c8:	840c0e41 	strhi	r0, [ip], #-3649	; 0xe41
     1cc:	8e028503 	cfsh32hi	mvfx8, mvfx2, #3
     1d0:	00000001 	andeq	r0, r0, r1
     1d4:	00000014 	andeq	r0, r0, r4, lsl r0
     1d8:	00000000 	andeq	r0, r0, r0
     1dc:	08000328 	stmdaeq	r0, {r3, r5, r8, r9}
     1e0:	0000001a 	andeq	r0, r0, sl, lsl r0
     1e4:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
     1e8:	00018e02 	andeq	r8, r1, r2, lsl #28
     1ec:	00000018 	andeq	r0, r0, r8, lsl r0
     1f0:	00000000 	andeq	r0, r0, r0
     1f4:	08000344 	stmdaeq	r0, {r2, r6, r8, r9}
     1f8:	000000b8 	strheq	r0, [r0], -r8
     1fc:	840c0e41 	strhi	r0, [ip], #-3649	; 0xe41
     200:	8e028503 	cfsh32hi	mvfx8, mvfx2, #3
     204:	200e4101 	andcs	r4, lr, r1, lsl #2
     208:	00000020 	andeq	r0, r0, r0, lsr #32
     20c:	00000000 	andeq	r0, r0, r0
     210:	080003fc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, r8, r9}
     214:	000003d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     218:	84180e42 	ldrhi	r0, [r8], #-3650	; 0xe42
     21c:	86058506 	strhi	r8, [r5], -r6, lsl #10
     220:	88038704 	stmdahi	r3, {r2, r8, r9, sl, pc}
     224:	42018e02 	andmi	r8, r1, #32
     228:	0000380e 	andeq	r3, r0, lr, lsl #16
     22c:	00000014 	andeq	r0, r0, r4, lsl r0
     230:	00000000 	andeq	r0, r0, r0
     234:	080007cc 	stmdaeq	r0, {r2, r3, r6, r7, r8, r9, sl}
     238:	0000008c 	andeq	r0, r0, ip, lsl #1
     23c:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
     240:	00018e02 	andeq	r8, r1, r2, lsl #28
     244:	00000024 	andeq	r0, r0, r4, lsr #32
     248:	00000000 	andeq	r0, r0, r0
     24c:	08000858 	stmdaeq	r0, {r3, r4, r6, fp}
     250:	00000128 	andeq	r0, r0, r8, lsr #2
     254:	84240e42 	strthi	r0, [r4], #-3650	; 0xe42
     258:	86088509 	strhi	r8, [r8], -r9, lsl #10
     25c:	88068707 	stmdahi	r6, {r0, r1, r2, r8, r9, sl, pc}
     260:	8a048905 	bhi	12267c <__Stack_Size+0x12227c>
     264:	8e028b03 	vmlahi.f64	d8, d2, d3
     268:	380e4201 	stmdacc	lr, {r0, r9, lr}
     26c:	0000001c 	andeq	r0, r0, ip, lsl r0
     270:	00000000 	andeq	r0, r0, r0
     274:	08000980 	stmdaeq	r0, {r7, r8, fp}
     278:	0000007a 	andeq	r0, r0, sl, ror r0
     27c:	80180e41 	andshi	r0, r8, r1, asr #28
     280:	82058106 	andhi	r8, r5, #-2147483647	; 0x80000001
     284:	85038404 	strhi	r8, [r3, #-1028]	; 0x404
     288:	00018e02 	andeq	r8, r1, r2, lsl #28
     28c:	00000018 	andeq	r0, r0, r8, lsl r0
     290:	00000000 	andeq	r0, r0, r0
     294:	080009fc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, r8, fp}
     298:	000000b4 	strheq	r0, [r0], -r4
     29c:	84100e41 	ldrhi	r0, [r0], #-3649	; 0xe41
     2a0:	86038504 	strhi	r8, [r3], -r4, lsl #10
     2a4:	00018e02 	andeq	r8, r1, r2, lsl #28
     2a8:	0000000c 	andeq	r0, r0, ip
     2ac:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     2b0:	7c020001 	stcvc	0, cr0, [r2], {1}
     2b4:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     2b8:	0000000c 	andeq	r0, r0, ip
     2bc:	000002a8 	andeq	r0, r0, r8, lsr #5
     2c0:	08000ab0 	stmdaeq	r0, {r4, r5, r7, r9, fp}
     2c4:	00000002 	andeq	r0, r0, r2
     2c8:	0000000c 	andeq	r0, r0, ip
     2cc:	000002a8 	andeq	r0, r0, r8, lsr #5
     2d0:	08000ab2 	stmdaeq	r0, {r1, r4, r5, r7, r9, fp}
     2d4:	00000002 	andeq	r0, r0, r2
     2d8:	0000000c 	andeq	r0, r0, ip
     2dc:	000002a8 	andeq	r0, r0, r8, lsr #5
     2e0:	08000ab4 	stmdaeq	r0, {r2, r4, r5, r7, r9, fp}
     2e4:	00000002 	andeq	r0, r0, r2
     2e8:	0000000c 	andeq	r0, r0, ip
     2ec:	000002a8 	andeq	r0, r0, r8, lsr #5
     2f0:	08000ab6 	stmdaeq	r0, {r1, r2, r4, r5, r7, r9, fp}
     2f4:	00000002 	andeq	r0, r0, r2
     2f8:	0000000c 	andeq	r0, r0, ip
     2fc:	000002a8 	andeq	r0, r0, r8, lsr #5
     300:	08000ab8 	stmdaeq	r0, {r3, r4, r5, r7, r9, fp}
     304:	00000002 	andeq	r0, r0, r2
     308:	0000000c 	andeq	r0, r0, ip
     30c:	000002a8 	andeq	r0, r0, r8, lsr #5
     310:	08000aba 	stmdaeq	r0, {r1, r3, r4, r5, r7, r9, fp}
     314:	00000002 	andeq	r0, r0, r2
     318:	0000000c 	andeq	r0, r0, ip
     31c:	000002a8 	andeq	r0, r0, r8, lsr #5
     320:	08000abc 	stmdaeq	r0, {r2, r3, r4, r5, r7, r9, fp}
     324:	00000002 	andeq	r0, r0, r2
     328:	0000000c 	andeq	r0, r0, ip
     32c:	000002a8 	andeq	r0, r0, r8, lsr #5
     330:	08000abe 	stmdaeq	r0, {r1, r2, r3, r4, r5, r7, r9, fp}
     334:	00000002 	andeq	r0, r0, r2
     338:	0000000c 	andeq	r0, r0, ip
     33c:	000002a8 	andeq	r0, r0, r8, lsr #5
     340:	08000ac0 	stmdaeq	r0, {r6, r7, r9, fp}
     344:	00000014 	andeq	r0, r0, r4, lsl r0
     348:	0000000c 	andeq	r0, r0, ip
     34c:	000002a8 	andeq	r0, r0, r8, lsr #5
     350:	08000ad4 	stmdaeq	r0, {r2, r4, r6, r7, r9, fp}
     354:	00000002 	andeq	r0, r0, r2
     358:	0000000c 	andeq	r0, r0, ip
     35c:	000002a8 	andeq	r0, r0, r8, lsr #5
     360:	08000ad6 	stmdaeq	r0, {r1, r2, r4, r6, r7, r9, fp}
     364:	00000002 	andeq	r0, r0, r2
     368:	0000000c 	andeq	r0, r0, ip
     36c:	000002a8 	andeq	r0, r0, r8, lsr #5
     370:	08000ad8 	stmdaeq	r0, {r3, r4, r6, r7, r9, fp}
     374:	00000002 	andeq	r0, r0, r2
     378:	0000000c 	andeq	r0, r0, ip
     37c:	000002a8 	andeq	r0, r0, r8, lsr #5
     380:	08000ada 	stmdaeq	r0, {r1, r3, r4, r6, r7, r9, fp}
     384:	00000002 	andeq	r0, r0, r2
     388:	0000000c 	andeq	r0, r0, ip
     38c:	000002a8 	andeq	r0, r0, r8, lsr #5
     390:	08000adc 	stmdaeq	r0, {r2, r3, r4, r6, r7, r9, fp}
     394:	00000002 	andeq	r0, r0, r2
     398:	0000000c 	andeq	r0, r0, ip
     39c:	000002a8 	andeq	r0, r0, r8, lsr #5
     3a0:	08000ade 	stmdaeq	r0, {r1, r2, r3, r4, r6, r7, r9, fp}
     3a4:	00000002 	andeq	r0, r0, r2
     3a8:	0000000c 	andeq	r0, r0, ip
     3ac:	000002a8 	andeq	r0, r0, r8, lsr #5
     3b0:	08000ae0 	stmdaeq	r0, {r5, r6, r7, r9, fp}
     3b4:	00000002 	andeq	r0, r0, r2
     3b8:	0000000c 	andeq	r0, r0, ip
     3bc:	000002a8 	andeq	r0, r0, r8, lsr #5
     3c0:	08000ae2 	stmdaeq	r0, {r1, r5, r6, r7, r9, fp}
     3c4:	00000002 	andeq	r0, r0, r2
     3c8:	0000000c 	andeq	r0, r0, ip
     3cc:	000002a8 	andeq	r0, r0, r8, lsr #5
     3d0:	08000ae4 	stmdaeq	r0, {r2, r5, r6, r7, r9, fp}
     3d4:	00000002 	andeq	r0, r0, r2
     3d8:	0000000c 	andeq	r0, r0, ip
     3dc:	000002a8 	andeq	r0, r0, r8, lsr #5
     3e0:	08000ae6 	stmdaeq	r0, {r1, r2, r5, r6, r7, r9, fp}
     3e4:	00000002 	andeq	r0, r0, r2
     3e8:	0000000c 	andeq	r0, r0, ip
     3ec:	000002a8 	andeq	r0, r0, r8, lsr #5
     3f0:	08000ae8 	stmdaeq	r0, {r3, r5, r6, r7, r9, fp}
     3f4:	00000002 	andeq	r0, r0, r2
     3f8:	0000000c 	andeq	r0, r0, ip
     3fc:	000002a8 	andeq	r0, r0, r8, lsr #5
     400:	00000000 	andeq	r0, r0, r0
     404:	00000002 	andeq	r0, r0, r2
     408:	0000000c 	andeq	r0, r0, ip
     40c:	000002a8 	andeq	r0, r0, r8, lsr #5
     410:	00000000 	andeq	r0, r0, r0
     414:	00000002 	andeq	r0, r0, r2
     418:	0000000c 	andeq	r0, r0, ip
     41c:	000002a8 	andeq	r0, r0, r8, lsr #5
     420:	00000000 	andeq	r0, r0, r0
     424:	00000002 	andeq	r0, r0, r2
     428:	0000000c 	andeq	r0, r0, ip
     42c:	000002a8 	andeq	r0, r0, r8, lsr #5
     430:	00000000 	andeq	r0, r0, r0
     434:	00000002 	andeq	r0, r0, r2
     438:	0000000c 	andeq	r0, r0, ip
     43c:	000002a8 	andeq	r0, r0, r8, lsr #5
     440:	00000000 	andeq	r0, r0, r0
     444:	00000002 	andeq	r0, r0, r2
     448:	0000000c 	andeq	r0, r0, ip
     44c:	000002a8 	andeq	r0, r0, r8, lsr #5
     450:	00000000 	andeq	r0, r0, r0
     454:	00000002 	andeq	r0, r0, r2
     458:	0000000c 	andeq	r0, r0, ip
     45c:	000002a8 	andeq	r0, r0, r8, lsr #5
     460:	00000000 	andeq	r0, r0, r0
     464:	00000002 	andeq	r0, r0, r2
     468:	0000000c 	andeq	r0, r0, ip
     46c:	000002a8 	andeq	r0, r0, r8, lsr #5
     470:	08000aea 	stmdaeq	r0, {r1, r3, r5, r6, r7, r9, fp}
     474:	00000002 	andeq	r0, r0, r2
     478:	0000000c 	andeq	r0, r0, ip
     47c:	000002a8 	andeq	r0, r0, r8, lsr #5
     480:	08000aec 	stmdaeq	r0, {r2, r3, r5, r6, r7, r9, fp}
     484:	00000002 	andeq	r0, r0, r2
     488:	0000000c 	andeq	r0, r0, ip
     48c:	000002a8 	andeq	r0, r0, r8, lsr #5
     490:	08000aee 	stmdaeq	r0, {r1, r2, r3, r5, r6, r7, r9, fp}
     494:	00000004 	andeq	r0, r0, r4
     498:	0000000c 	andeq	r0, r0, ip
     49c:	000002a8 	andeq	r0, r0, r8, lsr #5
     4a0:	08000af2 	stmdaeq	r0, {r1, r4, r5, r6, r7, r9, fp}
     4a4:	00000002 	andeq	r0, r0, r2
     4a8:	0000000c 	andeq	r0, r0, ip
     4ac:	000002a8 	andeq	r0, r0, r8, lsr #5
     4b0:	08000af4 	stmdaeq	r0, {r2, r4, r5, r6, r7, r9, fp}
     4b4:	00000002 	andeq	r0, r0, r2
     4b8:	0000000c 	andeq	r0, r0, ip
     4bc:	000002a8 	andeq	r0, r0, r8, lsr #5
     4c0:	08000af6 	stmdaeq	r0, {r1, r2, r4, r5, r6, r7, r9, fp}
     4c4:	00000002 	andeq	r0, r0, r2
     4c8:	0000000c 	andeq	r0, r0, ip
     4cc:	000002a8 	andeq	r0, r0, r8, lsr #5
     4d0:	08000af8 	stmdaeq	r0, {r3, r4, r5, r6, r7, r9, fp}
     4d4:	00000002 	andeq	r0, r0, r2
     4d8:	0000000c 	andeq	r0, r0, ip
     4dc:	000002a8 	andeq	r0, r0, r8, lsr #5
     4e0:	08000afa 	stmdaeq	r0, {r1, r3, r4, r5, r6, r7, r9, fp}
     4e4:	00000002 	andeq	r0, r0, r2
     4e8:	0000000c 	andeq	r0, r0, ip
     4ec:	000002a8 	andeq	r0, r0, r8, lsr #5
     4f0:	08000afc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, r9, fp}
     4f4:	00000002 	andeq	r0, r0, r2
     4f8:	0000000c 	andeq	r0, r0, ip
     4fc:	000002a8 	andeq	r0, r0, r8, lsr #5
     500:	08000afe 	stmdaeq	r0, {r1, r2, r3, r4, r5, r6, r7, r9, fp}
     504:	00000002 	andeq	r0, r0, r2
     508:	00000014 	andeq	r0, r0, r4, lsl r0
     50c:	000002a8 	andeq	r0, r0, r8, lsr #5
     510:	08000b00 	stmdaeq	r0, {r8, r9, fp}
     514:	00000014 	andeq	r0, r0, r4, lsl r0
     518:	83080e41 	movwhi	r0, #36417	; 0x8e41
     51c:	00018e02 	andeq	r8, r1, r2, lsl #28
     520:	0000000c 	andeq	r0, r0, ip
     524:	000002a8 	andeq	r0, r0, r8, lsr #5
     528:	08000b14 	stmdaeq	r0, {r2, r4, r8, r9, fp}
     52c:	00000002 	andeq	r0, r0, r2
     530:	0000000c 	andeq	r0, r0, ip
     534:	000002a8 	andeq	r0, r0, r8, lsr #5
     538:	08000b16 	stmdaeq	r0, {r1, r2, r4, r8, r9, fp}
     53c:	00000002 	andeq	r0, r0, r2
     540:	0000000c 	andeq	r0, r0, ip
     544:	000002a8 	andeq	r0, r0, r8, lsr #5
     548:	08000b18 	stmdaeq	r0, {r3, r4, r8, r9, fp}
     54c:	00000002 	andeq	r0, r0, r2
     550:	0000000c 	andeq	r0, r0, ip
     554:	000002a8 	andeq	r0, r0, r8, lsr #5
     558:	08000b1a 	stmdaeq	r0, {r1, r3, r4, r8, r9, fp}
     55c:	00000002 	andeq	r0, r0, r2
     560:	0000000c 	andeq	r0, r0, ip
     564:	000002a8 	andeq	r0, r0, r8, lsr #5
     568:	08000b1c 	stmdaeq	r0, {r2, r3, r4, r8, r9, fp}
     56c:	00000002 	andeq	r0, r0, r2
     570:	0000000c 	andeq	r0, r0, ip
     574:	000002a8 	andeq	r0, r0, r8, lsr #5
     578:	08000b1e 	stmdaeq	r0, {r1, r2, r3, r4, r8, r9, fp}
     57c:	00000002 	andeq	r0, r0, r2
     580:	0000000c 	andeq	r0, r0, ip
     584:	000002a8 	andeq	r0, r0, r8, lsr #5
     588:	08000b20 	stmdaeq	r0, {r5, r8, r9, fp}
     58c:	00000002 	andeq	r0, r0, r2
     590:	0000000c 	andeq	r0, r0, ip
     594:	000002a8 	andeq	r0, r0, r8, lsr #5
     598:	08000b22 	stmdaeq	r0, {r1, r5, r8, r9, fp}
     59c:	00000002 	andeq	r0, r0, r2
     5a0:	00000018 	andeq	r0, r0, r8, lsl r0
     5a4:	000002a8 	andeq	r0, r0, r8, lsr #5
     5a8:	08000b24 	stmdaeq	r0, {r2, r5, r8, r9, fp}
     5ac:	00000034 	andeq	r0, r0, r4, lsr r0
     5b0:	83100e41 	tsthi	r0, #1040	; 0x410
     5b4:	85038404 	strhi	r8, [r3, #-1028]	; 0x404
     5b8:	00018e02 	andeq	r8, r1, r2, lsl #28
     5bc:	0000001c 	andeq	r0, r0, ip, lsl r0
     5c0:	000002a8 	andeq	r0, r0, r8, lsr #5
     5c4:	08000b58 	stmdaeq	r0, {r3, r4, r6, r8, r9, fp}
     5c8:	0000003c 	andeq	r0, r0, ip, lsr r0
     5cc:	83180e41 	tsthi	r8, #1040	; 0x410
     5d0:	85058406 	strhi	r8, [r5, #-1030]	; 0x406
     5d4:	87038604 	strhi	r8, [r3, -r4, lsl #12]
     5d8:	00018e02 	andeq	r8, r1, r2, lsl #28
     5dc:	0000000c 	andeq	r0, r0, ip
     5e0:	000002a8 	andeq	r0, r0, r8, lsr #5
     5e4:	08000b94 	stmdaeq	r0, {r2, r4, r7, r8, r9, fp}
     5e8:	00000002 	andeq	r0, r0, r2
     5ec:	0000000c 	andeq	r0, r0, ip
     5f0:	000002a8 	andeq	r0, r0, r8, lsr #5
     5f4:	08000b96 	stmdaeq	r0, {r1, r2, r4, r7, r8, r9, fp}
     5f8:	00000002 	andeq	r0, r0, r2
     5fc:	0000000c 	andeq	r0, r0, ip
     600:	000002a8 	andeq	r0, r0, r8, lsr #5
     604:	08000b98 	stmdaeq	r0, {r3, r4, r7, r8, r9, fp}
     608:	00000002 	andeq	r0, r0, r2
     60c:	0000000c 	andeq	r0, r0, ip
     610:	000002a8 	andeq	r0, r0, r8, lsr #5
     614:	08000b9a 	stmdaeq	r0, {r1, r3, r4, r7, r8, r9, fp}
     618:	00000002 	andeq	r0, r0, r2
     61c:	0000000c 	andeq	r0, r0, ip
     620:	000002a8 	andeq	r0, r0, r8, lsr #5
     624:	08000b9c 	stmdaeq	r0, {r2, r3, r4, r7, r8, r9, fp}
     628:	00000002 	andeq	r0, r0, r2
     62c:	0000000c 	andeq	r0, r0, ip
     630:	000002a8 	andeq	r0, r0, r8, lsr #5
     634:	08000b9e 	stmdaeq	r0, {r1, r2, r3, r4, r7, r8, r9, fp}
     638:	00000002 	andeq	r0, r0, r2
     63c:	0000000c 	andeq	r0, r0, ip
     640:	000002a8 	andeq	r0, r0, r8, lsr #5
     644:	08000ba0 	stmdaeq	r0, {r5, r7, r8, r9, fp}
     648:	00000002 	andeq	r0, r0, r2
     64c:	0000000c 	andeq	r0, r0, ip
     650:	000002a8 	andeq	r0, r0, r8, lsr #5
     654:	08000ba2 	stmdaeq	r0, {r1, r5, r7, r8, r9, fp}
     658:	00000002 	andeq	r0, r0, r2
     65c:	0000000c 	andeq	r0, r0, ip
     660:	000002a8 	andeq	r0, r0, r8, lsr #5
     664:	08000ba4 	stmdaeq	r0, {r2, r5, r7, r8, r9, fp}
     668:	00000002 	andeq	r0, r0, r2
     66c:	0000000c 	andeq	r0, r0, ip
     670:	000002a8 	andeq	r0, r0, r8, lsr #5
     674:	08000ba6 	stmdaeq	r0, {r1, r2, r5, r7, r8, r9, fp}
     678:	00000002 	andeq	r0, r0, r2
     67c:	0000000c 	andeq	r0, r0, ip
     680:	000002a8 	andeq	r0, r0, r8, lsr #5
     684:	08000ba8 	stmdaeq	r0, {r3, r5, r7, r8, r9, fp}
     688:	00000002 	andeq	r0, r0, r2
     68c:	0000000c 	andeq	r0, r0, ip
     690:	000002a8 	andeq	r0, r0, r8, lsr #5
     694:	08000baa 	stmdaeq	r0, {r1, r3, r5, r7, r8, r9, fp}
     698:	00000002 	andeq	r0, r0, r2
     69c:	0000000c 	andeq	r0, r0, ip
     6a0:	000002a8 	andeq	r0, r0, r8, lsr #5
     6a4:	08000bac 	stmdaeq	r0, {r2, r3, r5, r7, r8, r9, fp}
     6a8:	00000002 	andeq	r0, r0, r2
     6ac:	0000000c 	andeq	r0, r0, ip
     6b0:	000002a8 	andeq	r0, r0, r8, lsr #5
     6b4:	08000bae 	stmdaeq	r0, {r1, r2, r3, r5, r7, r8, r9, fp}
     6b8:	00000002 	andeq	r0, r0, r2
     6bc:	0000000c 	andeq	r0, r0, ip
     6c0:	000002a8 	andeq	r0, r0, r8, lsr #5
     6c4:	08000bb0 	stmdaeq	r0, {r4, r5, r7, r8, r9, fp}
     6c8:	00000002 	andeq	r0, r0, r2
     6cc:	0000000c 	andeq	r0, r0, ip
     6d0:	000002a8 	andeq	r0, r0, r8, lsr #5
     6d4:	08000bb2 	stmdaeq	r0, {r1, r4, r5, r7, r8, r9, fp}
     6d8:	00000002 	andeq	r0, r0, r2
     6dc:	0000000c 	andeq	r0, r0, ip
     6e0:	000002a8 	andeq	r0, r0, r8, lsr #5
     6e4:	08000bb4 	stmdaeq	r0, {r2, r4, r5, r7, r8, r9, fp}
     6e8:	00000002 	andeq	r0, r0, r2
     6ec:	0000000c 	andeq	r0, r0, ip
     6f0:	000002a8 	andeq	r0, r0, r8, lsr #5
     6f4:	08000bb6 	stmdaeq	r0, {r1, r2, r4, r5, r7, r8, r9, fp}
     6f8:	00000002 	andeq	r0, r0, r2
     6fc:	0000000c 	andeq	r0, r0, ip
     700:	000002a8 	andeq	r0, r0, r8, lsr #5
     704:	08000bb8 	stmdaeq	r0, {r3, r4, r5, r7, r8, r9, fp}
     708:	00000002 	andeq	r0, r0, r2
     70c:	0000000c 	andeq	r0, r0, ip
     710:	000002a8 	andeq	r0, r0, r8, lsr #5
     714:	08000bba 	stmdaeq	r0, {r1, r3, r4, r5, r7, r8, r9, fp}
     718:	00000002 	andeq	r0, r0, r2
     71c:	0000000c 	andeq	r0, r0, ip
     720:	000002a8 	andeq	r0, r0, r8, lsr #5
     724:	08000bbc 	stmdaeq	r0, {r2, r3, r4, r5, r7, r8, r9, fp}
     728:	00000002 	andeq	r0, r0, r2
     72c:	0000000c 	andeq	r0, r0, ip
     730:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     734:	7c020001 	stcvc	0, cr0, [r2], {1}
     738:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     73c:	0000000c 	andeq	r0, r0, ip
     740:	0000072c 	andeq	r0, r0, ip, lsr #14
     744:	08000bc0 	stmdaeq	r0, {r6, r7, r8, r9, fp}
     748:	0000000c 	andeq	r0, r0, ip
     74c:	00000024 	andeq	r0, r0, r4, lsr #32
     750:	0000072c 	andeq	r0, r0, ip, lsr #14
     754:	08000bcc 	stmdaeq	r0, {r2, r3, r6, r7, r8, r9, fp}
     758:	00000100 	andeq	r0, r0, r0, lsl #2
     75c:	84240e42 	strthi	r0, [r4], #-3650	; 0xe42
     760:	86088509 	strhi	r8, [r8], -r9, lsl #10
     764:	88068707 	stmdahi	r6, {r0, r1, r2, r8, r9, sl, pc}
     768:	8a048905 	bhi	122b84 <__Stack_Size+0x122784>
     76c:	8e028b03 	vmlahi.f64	d8, d2, d3
     770:	380e4401 	stmdacc	lr, {r0, sl, lr}
     774:	00000014 	andeq	r0, r0, r4, lsl r0
     778:	0000072c 	andeq	r0, r0, ip, lsr #14
     77c:	08000ccc 	stmdaeq	r0, {r2, r3, r6, r7, sl, fp}
     780:	0000005c 	andeq	r0, r0, ip, asr r0
     784:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
     788:	00018e02 	andeq	r8, r1, r2, lsl #28
     78c:	0000000c 	andeq	r0, r0, ip
     790:	0000072c 	andeq	r0, r0, ip, lsr #14
     794:	00000000 	andeq	r0, r0, r0
     798:	00000024 	andeq	r0, r0, r4, lsr #32
     79c:	0000000c 	andeq	r0, r0, ip
     7a0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     7a4:	7c020001 	stcvc	0, cr0, [r2], {1}
     7a8:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     7ac:	00000014 	andeq	r0, r0, r4, lsl r0
     7b0:	0000079c 	muleq	r0, ip, r7
     7b4:	08000d28 	stmdaeq	r0, {r3, r5, r8, sl, fp}
     7b8:	00000088 	andeq	r0, r0, r8, lsl #1
     7bc:	84080e44 	strhi	r0, [r8], #-3652	; 0xe44
     7c0:	00018e02 	andeq	r8, r1, r2, lsl #28
     7c4:	0000000c 	andeq	r0, r0, ip
     7c8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     7cc:	7c020001 	stcvc	0, cr0, [r2], {1}
     7d0:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     7d4:	0000000c 	andeq	r0, r0, ip
     7d8:	000007c4 	andeq	r0, r0, r4, asr #15
     7dc:	08000db0 	stmdaeq	r0, {r4, r5, r7, r8, sl, fp}
     7e0:	00000018 	andeq	r0, r0, r8, lsl r0
     7e4:	0000000c 	andeq	r0, r0, ip
     7e8:	000007c4 	andeq	r0, r0, r4, asr #15
     7ec:	08000dc8 	stmdaeq	r0, {r3, r6, r7, r8, sl, fp}
     7f0:	0000000c 	andeq	r0, r0, ip
     7f4:	0000000c 	andeq	r0, r0, ip
     7f8:	000007c4 	andeq	r0, r0, r4, asr #15
     7fc:	08000dd4 	stmdaeq	r0, {r2, r4, r6, r7, r8, sl, fp}
     800:	00000014 	andeq	r0, r0, r4, lsl r0
     804:	0000000c 	andeq	r0, r0, ip
     808:	000007c4 	andeq	r0, r0, r4, asr #15
     80c:	08000de8 	stmdaeq	r0, {r3, r5, r6, r7, r8, sl, fp}
     810:	00000002 	andeq	r0, r0, r2
     814:	00000014 	andeq	r0, r0, r4, lsl r0
     818:	000007c4 	andeq	r0, r0, r4, asr #15
     81c:	08000dec 	stmdaeq	r0, {r2, r3, r5, r6, r7, r8, sl, fp}
     820:	0000005c 	andeq	r0, r0, ip, asr r0
     824:	84080e42 	strhi	r0, [r8], #-3650	; 0xe42
     828:	00018e02 	andeq	r8, r1, r2, lsl #28
     82c:	0000000c 	andeq	r0, r0, ip
     830:	000007c4 	andeq	r0, r0, r4, asr #15
     834:	08000e48 	stmdaeq	r0, {r3, r6, r9, sl, fp}
     838:	00000024 	andeq	r0, r0, r4, lsr #32
     83c:	0000000c 	andeq	r0, r0, ip
     840:	000007c4 	andeq	r0, r0, r4, asr #15
     844:	08000e6c 	stmdaeq	r0, {r2, r3, r5, r6, r9, sl, fp}
     848:	0000000e 	andeq	r0, r0, lr
     84c:	0000000c 	andeq	r0, r0, ip
     850:	000007c4 	andeq	r0, r0, r4, asr #15
     854:	08000e7c 	stmdaeq	r0, {r2, r3, r4, r5, r6, r9, sl, fp}
     858:	00000018 	andeq	r0, r0, r8, lsl r0
     85c:	0000000c 	andeq	r0, r0, ip
     860:	000007c4 	andeq	r0, r0, r4, asr #15
     864:	08000e94 	stmdaeq	r0, {r2, r4, r7, r9, sl, fp}
     868:	0000002c 	andeq	r0, r0, ip, lsr #32
     86c:	0000000c 	andeq	r0, r0, ip
     870:	000007c4 	andeq	r0, r0, r4, asr #15
     874:	08000ec0 	stmdaeq	r0, {r6, r7, r9, sl, fp}
     878:	00000020 	andeq	r0, r0, r0, lsr #32
     87c:	0000000c 	andeq	r0, r0, ip
     880:	000007c4 	andeq	r0, r0, r4, asr #15
     884:	08000ee0 	stmdaeq	r0, {r5, r6, r7, r9, sl, fp}
     888:	0000000c 	andeq	r0, r0, ip
     88c:	0000000c 	andeq	r0, r0, ip
     890:	000007c4 	andeq	r0, r0, r4, asr #15
     894:	08000eec 	stmdaeq	r0, {r2, r3, r5, r6, r7, r9, sl, fp}
     898:	0000000c 	andeq	r0, r0, ip
     89c:	00000014 	andeq	r0, r0, r4, lsl r0
     8a0:	000007c4 	andeq	r0, r0, r4, asr #15
     8a4:	08000ef8 	stmdaeq	r0, {r3, r4, r5, r6, r7, r9, sl, fp}
     8a8:	000000e0 	andeq	r0, r0, r0, ror #1
     8ac:	84080e45 	strhi	r0, [r8], #-3653	; 0xe45
     8b0:	00018e02 	andeq	r8, r1, r2, lsl #28
     8b4:	00000014 	andeq	r0, r0, r4, lsl r0
     8b8:	000007c4 	andeq	r0, r0, r4, asr #15
     8bc:	08000fd8 	stmdaeq	r0, {r3, r4, r6, r7, r8, r9, sl, fp}
     8c0:	00000024 	andeq	r0, r0, r4, lsr #32
     8c4:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
     8c8:	00018e02 	andeq	r8, r1, r2, lsl #28
     8cc:	0000000c 	andeq	r0, r0, ip
     8d0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     8d4:	7c020001 	stcvc	0, cr0, [r2], {1}
     8d8:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     8dc:	00000014 	andeq	r0, r0, r4, lsl r0
     8e0:	000008cc 	andeq	r0, r0, ip, asr #17
     8e4:	08000ffc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, r8, r9, sl, fp}
     8e8:	0000002a 	andeq	r0, r0, sl, lsr #32
     8ec:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
     8f0:	00018e02 	andeq	r8, r1, r2, lsl #28
     8f4:	00000014 	andeq	r0, r0, r4, lsl r0
     8f8:	000008cc 	andeq	r0, r0, ip, asr #17
     8fc:	08001028 	stmdaeq	r0, {r3, r5, ip}
     900:	00000038 	andeq	r0, r0, r8, lsr r0
     904:	83080e41 	movwhi	r0, #36417	; 0x8e41
     908:	00018e02 	andeq	r8, r1, r2, lsl #28
     90c:	0000000c 	andeq	r0, r0, ip
     910:	000008cc 	andeq	r0, r0, ip, asr #17
     914:	00000000 	andeq	r0, r0, r0
     918:	00000004 	andeq	r0, r0, r4
     91c:	0000000c 	andeq	r0, r0, ip
     920:	000008cc 	andeq	r0, r0, ip, asr #17
     924:	08001060 	stmdaeq	r0, {r5, r6, ip}
     928:	0000001c 	andeq	r0, r0, ip, lsl r0
     92c:	00000018 	andeq	r0, r0, r8, lsl r0
     930:	000008cc 	andeq	r0, r0, ip, asr #17
     934:	0800107c 	stmdaeq	r0, {r2, r3, r4, r5, r6, ip}
     938:	00000024 	andeq	r0, r0, r4, lsr #32
     93c:	83100e41 	tsthi	r0, #1040	; 0x410
     940:	85038404 	strhi	r8, [r3, #-1028]	; 0x404
     944:	00018e02 	andeq	r8, r1, r2, lsl #28
     948:	0000000c 	andeq	r0, r0, ip
     94c:	000008cc 	andeq	r0, r0, ip, asr #17
     950:	080010a0 	stmdaeq	r0, {r5, r7, ip}
     954:	00000004 	andeq	r0, r0, r4
     958:	00000014 	andeq	r0, r0, r4, lsl r0
     95c:	000008cc 	andeq	r0, r0, ip, asr #17
     960:	080010a4 	stmdaeq	r0, {r2, r5, r7, ip}
     964:	0000003c 	andeq	r0, r0, ip, lsr r0
     968:	84080e45 	strhi	r0, [r8], #-3653	; 0xe45
     96c:	00018e02 	andeq	r8, r1, r2, lsl #28
     970:	00000018 	andeq	r0, r0, r8, lsl r0
     974:	000008cc 	andeq	r0, r0, ip, asr #17
     978:	080010e0 	stmdaeq	r0, {r5, r6, r7, ip}
     97c:	00000028 	andeq	r0, r0, r8, lsr #32
     980:	80100e41 	andshi	r0, r0, r1, asr #28
     984:	84038104 	strhi	r8, [r3], #-260	; 0x104
     988:	00018e02 	andeq	r8, r1, r2, lsl #28
     98c:	0000000c 	andeq	r0, r0, ip
     990:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     994:	7c020001 	stcvc	0, cr0, [r2], {1}
     998:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     99c:	0000000c 	andeq	r0, r0, ip
     9a0:	0000098c 	andeq	r0, r0, ip, lsl #19
     9a4:	08001108 	stmdaeq	r0, {r3, r8, ip}
     9a8:	00000018 	andeq	r0, r0, r8, lsl r0
     9ac:	0000000c 	andeq	r0, r0, ip
     9b0:	0000098c 	andeq	r0, r0, ip, lsl #19
     9b4:	00000000 	andeq	r0, r0, r0
     9b8:	00000018 	andeq	r0, r0, r8, lsl r0
     9bc:	0000000c 	andeq	r0, r0, ip
     9c0:	0000098c 	andeq	r0, r0, ip, lsl #19
     9c4:	08001120 	stmdaeq	r0, {r5, r8, ip}
     9c8:	00000018 	andeq	r0, r0, r8, lsl r0
     9cc:	0000000c 	andeq	r0, r0, ip
     9d0:	0000098c 	andeq	r0, r0, ip, lsl #19
     9d4:	08001138 	stmdaeq	r0, {r3, r4, r5, r8, ip}
     9d8:	00000018 	andeq	r0, r0, r8, lsl r0
     9dc:	0000000c 	andeq	r0, r0, ip
     9e0:	0000098c 	andeq	r0, r0, ip, lsl #19
     9e4:	08001150 	stmdaeq	r0, {r4, r6, r8, ip}
     9e8:	00000010 	andeq	r0, r0, r0, lsl r0
     9ec:	0000000c 	andeq	r0, r0, ip
     9f0:	0000098c 	andeq	r0, r0, ip, lsl #19
     9f4:	00000000 	andeq	r0, r0, r0
     9f8:	0000000c 	andeq	r0, r0, ip
     9fc:	0000000c 	andeq	r0, r0, ip
     a00:	0000098c 	andeq	r0, r0, ip, lsl #19
     a04:	00000000 	andeq	r0, r0, r0
     a08:	0000000c 	andeq	r0, r0, ip
     a0c:	0000000c 	andeq	r0, r0, ip
     a10:	0000098c 	andeq	r0, r0, ip, lsl #19
     a14:	00000000 	andeq	r0, r0, r0
     a18:	00000010 	andeq	r0, r0, r0, lsl r0
     a1c:	0000000c 	andeq	r0, r0, ip
     a20:	0000098c 	andeq	r0, r0, ip, lsl #19
     a24:	00000000 	andeq	r0, r0, r0
     a28:	00000010 	andeq	r0, r0, r0, lsl r0
     a2c:	0000000c 	andeq	r0, r0, ip
     a30:	0000098c 	andeq	r0, r0, ip, lsl #19
     a34:	00000000 	andeq	r0, r0, r0
     a38:	00000018 	andeq	r0, r0, r8, lsl r0
     a3c:	0000000c 	andeq	r0, r0, ip
     a40:	0000098c 	andeq	r0, r0, ip, lsl #19
     a44:	00000000 	andeq	r0, r0, r0
     a48:	00000020 	andeq	r0, r0, r0, lsr #32
     a4c:	0000000c 	andeq	r0, r0, ip
     a50:	0000098c 	andeq	r0, r0, ip, lsl #19
     a54:	08001160 	stmdaeq	r0, {r5, r6, r8, ip}
     a58:	0000000c 	andeq	r0, r0, ip
     a5c:	0000000c 	andeq	r0, r0, ip
     a60:	0000098c 	andeq	r0, r0, ip, lsl #19
     a64:	0800116c 	stmdaeq	r0, {r2, r3, r5, r6, r8, ip}
     a68:	00000028 	andeq	r0, r0, r8, lsr #32
     a6c:	00000018 	andeq	r0, r0, r8, lsl r0
     a70:	0000098c 	andeq	r0, r0, ip, lsl #19
     a74:	08001194 	stmdaeq	r0, {r2, r4, r7, r8, ip}
     a78:	00000034 	andeq	r0, r0, r4, lsr r0
     a7c:	80100e41 	andshi	r0, r0, r1, asr #28
     a80:	84038104 	strhi	r8, [r3], #-260	; 0x104
     a84:	00018e02 	andeq	r8, r1, r2, lsl #28
     a88:	0000001c 	andeq	r0, r0, ip, lsl r0
     a8c:	0000098c 	andeq	r0, r0, ip, lsl #19
     a90:	00000000 	andeq	r0, r0, r0
     a94:	00000054 	andeq	r0, r0, r4, asr r0
     a98:	83180e41 	tsthi	r8, #1040	; 0x410
     a9c:	85058406 	strhi	r8, [r5, #-1030]	; 0x406
     aa0:	87038604 	strhi	r8, [r3, -r4, lsl #12]
     aa4:	00018e02 	andeq	r8, r1, r2, lsl #28
     aa8:	00000018 	andeq	r0, r0, r8, lsl r0
     aac:	0000098c 	andeq	r0, r0, ip, lsl #19
     ab0:	00000000 	andeq	r0, r0, r0
     ab4:	00000090 	muleq	r0, r0, r0
     ab8:	83100e41 	tsthi	r0, #1040	; 0x410
     abc:	85038404 	strhi	r8, [r3, #-1028]	; 0x404
     ac0:	00018e02 	andeq	r8, r1, r2, lsl #28
     ac4:	00000014 	andeq	r0, r0, r4, lsl r0
     ac8:	0000098c 	andeq	r0, r0, ip, lsl #19
     acc:	00000000 	andeq	r0, r0, r0
     ad0:	0000009c 	muleq	r0, ip, r0
     ad4:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
     ad8:	00018e02 	andeq	r8, r1, r2, lsl #28
     adc:	00000018 	andeq	r0, r0, r8, lsl r0
     ae0:	0000098c 	andeq	r0, r0, ip, lsl #19
     ae4:	00000000 	andeq	r0, r0, r0
     ae8:	00000044 	andeq	r0, r0, r4, asr #32
     aec:	84100e41 	ldrhi	r0, [r0], #-3649	; 0xe41
     af0:	86038504 	strhi	r8, [r3], -r4, lsl #10
     af4:	00018e02 	andeq	r8, r1, r2, lsl #28
     af8:	00000018 	andeq	r0, r0, r8, lsl r0
     afc:	0000098c 	andeq	r0, r0, ip, lsl #19
     b00:	00000000 	andeq	r0, r0, r0
     b04:	00000038 	andeq	r0, r0, r8, lsr r0
     b08:	84100e41 	ldrhi	r0, [r0], #-3649	; 0xe41
     b0c:	86038504 	strhi	r8, [r3], -r4, lsl #10
     b10:	00018e02 	andeq	r8, r1, r2, lsl #28
     b14:	00000018 	andeq	r0, r0, r8, lsl r0
     b18:	0000098c 	andeq	r0, r0, ip, lsl #19
     b1c:	080011c8 	stmdaeq	r0, {r3, r6, r7, r8, ip}
     b20:	0000004c 	andeq	r0, r0, ip, asr #32
     b24:	84100e41 	ldrhi	r0, [r0], #-3649	; 0xe41
     b28:	86038504 	strhi	r8, [r3], -r4, lsl #10
     b2c:	00018e02 	andeq	r8, r1, r2, lsl #28
     b30:	00000014 	andeq	r0, r0, r4, lsl r0
     b34:	0000098c 	andeq	r0, r0, ip, lsl #19
     b38:	00000000 	andeq	r0, r0, r0
     b3c:	00000074 	andeq	r0, r0, r4, ror r0
     b40:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
     b44:	00018e02 	andeq	r8, r1, r2, lsl #28
     b48:	00000014 	andeq	r0, r0, r4, lsl r0
     b4c:	0000098c 	andeq	r0, r0, ip, lsl #19
     b50:	00000000 	andeq	r0, r0, r0
     b54:	0000003c 	andeq	r0, r0, ip, lsr r0
     b58:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
     b5c:	00018e02 	andeq	r8, r1, r2, lsl #28
     b60:	00000018 	andeq	r0, r0, r8, lsl r0
     b64:	0000098c 	andeq	r0, r0, ip, lsl #19
     b68:	08001214 	stmdaeq	r0, {r2, r4, r9, ip}
     b6c:	00000040 	andeq	r0, r0, r0, asr #32
     b70:	83100e41 	tsthi	r0, #1040	; 0x410
     b74:	85038404 	strhi	r8, [r3, #-1028]	; 0x404
     b78:	00018e02 	andeq	r8, r1, r2, lsl #28
     b7c:	0000000c 	andeq	r0, r0, ip
     b80:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     b84:	7c020001 	stcvc	0, cr0, [r2], {1}
     b88:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     b8c:	0000000c 	andeq	r0, r0, ip
     b90:	00000b7c 	andeq	r0, r0, ip, ror fp
     b94:	08001254 	stmdaeq	r0, {r2, r4, r6, r9, ip}
     b98:	0000000c 	andeq	r0, r0, ip
     b9c:	0000000c 	andeq	r0, r0, ip
     ba0:	00000b7c 	andeq	r0, r0, ip, ror fp
     ba4:	08001260 	stmdaeq	r0, {r5, r6, r9, ip}
     ba8:	0000000c 	andeq	r0, r0, ip
     bac:	0000000c 	andeq	r0, r0, ip
     bb0:	00000b7c 	andeq	r0, r0, ip, ror fp
     bb4:	0800126c 	stmdaeq	r0, {r2, r3, r5, r6, r9, ip}
     bb8:	0000000c 	andeq	r0, r0, ip
     bbc:	0000000c 	andeq	r0, r0, ip
     bc0:	00000b7c 	andeq	r0, r0, ip, ror fp
     bc4:	00000000 	andeq	r0, r0, r0
     bc8:	00000010 	andeq	r0, r0, r0, lsl r0
     bcc:	0000000c 	andeq	r0, r0, ip
     bd0:	00000b7c 	andeq	r0, r0, ip, ror fp
     bd4:	00000000 	andeq	r0, r0, r0
     bd8:	00000010 	andeq	r0, r0, r0, lsl r0
     bdc:	0000000c 	andeq	r0, r0, ip
     be0:	00000b7c 	andeq	r0, r0, ip, ror fp
     be4:	00000000 	andeq	r0, r0, r0
     be8:	00000014 	andeq	r0, r0, r4, lsl r0
     bec:	0000000c 	andeq	r0, r0, ip
     bf0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     bf4:	7c020001 	stcvc	0, cr0, [r2], {1}
     bf8:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     bfc:	00000014 	andeq	r0, r0, r4, lsl r0
     c00:	00000bec 	andeq	r0, r0, ip, ror #23
     c04:	00000000 	andeq	r0, r0, r0
     c08:	000000a4 	andeq	r0, r0, r4, lsr #1
     c0c:	83080e41 	movwhi	r0, #36417	; 0x8e41
     c10:	00018e02 	andeq	r8, r1, r2, lsl #28
     c14:	00000014 	andeq	r0, r0, r4, lsl r0
     c18:	00000bec 	andeq	r0, r0, ip, ror #23
     c1c:	00000000 	andeq	r0, r0, r0
     c20:	00000016 	andeq	r0, r0, r6, lsl r0
     c24:	83080e43 	movwhi	r0, #36419	; 0x8e43
     c28:	00018e02 	andeq	r8, r1, r2, lsl #28
     c2c:	0000001c 	andeq	r0, r0, ip, lsl r0
     c30:	00000bec 	andeq	r0, r0, ip, ror #23
     c34:	08001278 	stmdaeq	r0, {r3, r4, r5, r6, r9, ip}
     c38:	000000a0 	andeq	r0, r0, r0, lsr #1
     c3c:	84140e42 	ldrhi	r0, [r4], #-3650	; 0xe42
     c40:	86048505 	strhi	r8, [r4], -r5, lsl #10
     c44:	8e028703 	cdphi	7, 0, cr8, cr2, cr3, {0}
     c48:	00000001 	andeq	r0, r0, r1
     c4c:	0000000c 	andeq	r0, r0, ip
     c50:	00000bec 	andeq	r0, r0, ip, ror #23
     c54:	00000000 	andeq	r0, r0, r0
     c58:	00000010 	andeq	r0, r0, r0, lsl r0
     c5c:	0000000c 	andeq	r0, r0, ip
     c60:	00000bec 	andeq	r0, r0, ip, ror #23
     c64:	08001318 	stmdaeq	r0, {r3, r4, r8, r9, ip}
     c68:	0000000c 	andeq	r0, r0, ip
     c6c:	0000000c 	andeq	r0, r0, ip
     c70:	00000bec 	andeq	r0, r0, ip, ror #23
     c74:	00000000 	andeq	r0, r0, r0
     c78:	00000006 	andeq	r0, r0, r6
     c7c:	0000000c 	andeq	r0, r0, ip
     c80:	00000bec 	andeq	r0, r0, ip, ror #23
     c84:	00000000 	andeq	r0, r0, r0
     c88:	0000000c 	andeq	r0, r0, ip
     c8c:	0000000c 	andeq	r0, r0, ip
     c90:	00000bec 	andeq	r0, r0, ip, ror #23
     c94:	00000000 	andeq	r0, r0, r0
     c98:	00000006 	andeq	r0, r0, r6
     c9c:	0000000c 	andeq	r0, r0, ip
     ca0:	00000bec 	andeq	r0, r0, ip, ror #23
     ca4:	08001324 	stmdaeq	r0, {r2, r5, r8, r9, ip}
     ca8:	00000004 	andeq	r0, r0, r4
     cac:	0000000c 	andeq	r0, r0, ip
     cb0:	00000bec 	andeq	r0, r0, ip, ror #23
     cb4:	08001328 	stmdaeq	r0, {r3, r5, r8, r9, ip}
     cb8:	00000004 	andeq	r0, r0, r4
     cbc:	0000000c 	andeq	r0, r0, ip
     cc0:	00000bec 	andeq	r0, r0, ip, ror #23
     cc4:	00000000 	andeq	r0, r0, r0
     cc8:	0000000a 	andeq	r0, r0, sl
     ccc:	0000000c 	andeq	r0, r0, ip
     cd0:	00000bec 	andeq	r0, r0, ip, ror #23
     cd4:	00000000 	andeq	r0, r0, r0
     cd8:	00000004 	andeq	r0, r0, r4
     cdc:	0000000c 	andeq	r0, r0, ip
     ce0:	00000bec 	andeq	r0, r0, ip, ror #23
     ce4:	00000000 	andeq	r0, r0, r0
     ce8:	00000010 	andeq	r0, r0, r0, lsl r0
     cec:	00000014 	andeq	r0, r0, r4, lsl r0
     cf0:	00000bec 	andeq	r0, r0, ip, ror #23
     cf4:	00000000 	andeq	r0, r0, r0
     cf8:	0000001c 	andeq	r0, r0, ip, lsl r0
     cfc:	84080e42 	strhi	r0, [r8], #-3650	; 0xe42
     d00:	00018e02 	andeq	r8, r1, r2, lsl #28
     d04:	0000000c 	andeq	r0, r0, ip
     d08:	00000bec 	andeq	r0, r0, ip, ror #23
     d0c:	00000000 	andeq	r0, r0, r0
     d10:	0000000c 	andeq	r0, r0, ip
     d14:	00000018 	andeq	r0, r0, r8, lsl r0
     d18:	00000bec 	andeq	r0, r0, ip, ror #23
     d1c:	0800132c 	stmdaeq	r0, {r2, r3, r5, r8, r9, ip}
     d20:	00000058 	andeq	r0, r0, r8, asr r0
     d24:	840c0e41 	strhi	r0, [ip], #-3649	; 0xe41
     d28:	8e028503 	cfsh32hi	mvfx8, mvfx2, #3
     d2c:	00000001 	andeq	r0, r0, r1
     d30:	00000018 	andeq	r0, r0, r8, lsl r0
     d34:	00000bec 	andeq	r0, r0, ip, ror #23
     d38:	00000000 	andeq	r0, r0, r0
     d3c:	00000034 	andeq	r0, r0, r4, lsr r0
     d40:	840c0e43 	strhi	r0, [ip], #-3651	; 0xe43
     d44:	8e028503 	cfsh32hi	mvfx8, mvfx2, #3
     d48:	00000001 	andeq	r0, r0, r1
     d4c:	0000000c 	andeq	r0, r0, ip
     d50:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     d54:	7c020001 	stcvc	0, cr0, [r2], {1}
     d58:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     d5c:	0000000c 	andeq	r0, r0, ip
     d60:	00000d4c 	andeq	r0, r0, ip, asr #26
     d64:	00000000 	andeq	r0, r0, r0
     d68:	00000034 	andeq	r0, r0, r4, lsr r0
     d6c:	0000000c 	andeq	r0, r0, ip
     d70:	00000d4c 	andeq	r0, r0, ip, asr #26
     d74:	00000000 	andeq	r0, r0, r0
     d78:	00000030 	andeq	r0, r0, r0, lsr r0
     d7c:	0000000c 	andeq	r0, r0, ip
     d80:	00000d4c 	andeq	r0, r0, ip, asr #26
     d84:	08001384 	stmdaeq	r0, {r2, r7, r8, r9, ip}
     d88:	00000014 	andeq	r0, r0, r4, lsl r0
     d8c:	00000018 	andeq	r0, r0, r8, lsl r0
     d90:	00000d4c 	andeq	r0, r0, ip, asr #26
     d94:	08001398 	stmdaeq	r0, {r3, r4, r7, r8, r9, ip}
     d98:	00000084 	andeq	r0, r0, r4, lsl #1
     d9c:	84100e42 	ldrhi	r0, [r0], #-3650	; 0xe42
     da0:	86038504 	strhi	r8, [r3], -r4, lsl #10
     da4:	00018e02 	andeq	r8, r1, r2, lsl #28
     da8:	0000000c 	andeq	r0, r0, ip
     dac:	00000d4c 	andeq	r0, r0, ip, asr #26
     db0:	00000000 	andeq	r0, r0, r0
     db4:	0000000c 	andeq	r0, r0, ip
     db8:	0000000c 	andeq	r0, r0, ip
     dbc:	00000d4c 	andeq	r0, r0, ip, asr #26
     dc0:	00000000 	andeq	r0, r0, r0
     dc4:	00000004 	andeq	r0, r0, r4
     dc8:	0000000c 	andeq	r0, r0, ip
     dcc:	00000d4c 	andeq	r0, r0, ip, asr #26
     dd0:	00000000 	andeq	r0, r0, r0
     dd4:	00000004 	andeq	r0, r0, r4
     dd8:	0000000c 	andeq	r0, r0, ip
     ddc:	00000d4c 	andeq	r0, r0, ip, asr #26
     de0:	00000000 	andeq	r0, r0, r0
     de4:	00000004 	andeq	r0, r0, r4
     de8:	0000000c 	andeq	r0, r0, ip
     dec:	00000d4c 	andeq	r0, r0, ip, asr #26
     df0:	00000000 	andeq	r0, r0, r0
     df4:	00000004 	andeq	r0, r0, r4
     df8:	0000000c 	andeq	r0, r0, ip
     dfc:	00000d4c 	andeq	r0, r0, ip, asr #26
     e00:	00000000 	andeq	r0, r0, r0
     e04:	00000006 	andeq	r0, r0, r6
     e08:	0000000c 	andeq	r0, r0, ip
     e0c:	00000d4c 	andeq	r0, r0, ip, asr #26
     e10:	00000000 	andeq	r0, r0, r0
     e14:	00000004 	andeq	r0, r0, r4
     e18:	0000000c 	andeq	r0, r0, ip
     e1c:	00000d4c 	andeq	r0, r0, ip, asr #26
     e20:	00000000 	andeq	r0, r0, r0
     e24:	00000010 	andeq	r0, r0, r0, lsl r0
     e28:	0000000c 	andeq	r0, r0, ip
     e2c:	00000d4c 	andeq	r0, r0, ip, asr #26
     e30:	00000000 	andeq	r0, r0, r0
     e34:	00000024 	andeq	r0, r0, r4, lsr #32
     e38:	0000000c 	andeq	r0, r0, ip
     e3c:	00000d4c 	andeq	r0, r0, ip, asr #26
     e40:	00000000 	andeq	r0, r0, r0
     e44:	0000000c 	andeq	r0, r0, ip
     e48:	0000000c 	andeq	r0, r0, ip
     e4c:	00000d4c 	andeq	r0, r0, ip, asr #26
     e50:	00000000 	andeq	r0, r0, r0
     e54:	0000001c 	andeq	r0, r0, ip, lsl r0
     e58:	0000000c 	andeq	r0, r0, ip
     e5c:	00000d4c 	andeq	r0, r0, ip, asr #26
     e60:	00000000 	andeq	r0, r0, r0
     e64:	00000010 	andeq	r0, r0, r0, lsl r0
     e68:	0000000c 	andeq	r0, r0, ip
     e6c:	00000d4c 	andeq	r0, r0, ip, asr #26
     e70:	00000000 	andeq	r0, r0, r0
     e74:	00000024 	andeq	r0, r0, r4, lsr #32
     e78:	0000000c 	andeq	r0, r0, ip
     e7c:	00000d4c 	andeq	r0, r0, ip, asr #26
     e80:	00000000 	andeq	r0, r0, r0
     e84:	0000000c 	andeq	r0, r0, ip
     e88:	0000000c 	andeq	r0, r0, ip
     e8c:	00000d4c 	andeq	r0, r0, ip, asr #26
     e90:	0800141c 	stmdaeq	r0, {r2, r3, r4, sl, ip}
     e94:	00000014 	andeq	r0, r0, r4, lsl r0
     e98:	00000014 	andeq	r0, r0, r4, lsl r0
     e9c:	00000d4c 	andeq	r0, r0, ip, asr #26
     ea0:	08001430 	stmdaeq	r0, {r4, r5, sl, ip}
     ea4:	00000018 	andeq	r0, r0, r8, lsl r0
     ea8:	83080e41 	movwhi	r0, #36417	; 0x8e41
     eac:	00018e02 	andeq	r8, r1, r2, lsl #28
     eb0:	0000000c 	andeq	r0, r0, ip
     eb4:	00000d4c 	andeq	r0, r0, ip, asr #26
     eb8:	00000000 	andeq	r0, r0, r0
     ebc:	00000010 	andeq	r0, r0, r0, lsl r0
     ec0:	0000000c 	andeq	r0, r0, ip
     ec4:	00000d4c 	andeq	r0, r0, ip, asr #26
     ec8:	00000000 	andeq	r0, r0, r0
     ecc:	00000018 	andeq	r0, r0, r8, lsl r0
     ed0:	0000000c 	andeq	r0, r0, ip
     ed4:	00000d4c 	andeq	r0, r0, ip, asr #26
     ed8:	00000000 	andeq	r0, r0, r0
     edc:	00000020 	andeq	r0, r0, r0, lsr #32
     ee0:	00000018 	andeq	r0, r0, r8, lsl r0
     ee4:	00000d4c 	andeq	r0, r0, ip, asr #26
     ee8:	00000000 	andeq	r0, r0, r0
     eec:	00000050 	andeq	r0, r0, r0, asr r0
     ef0:	84100e42 	ldrhi	r0, [r0], #-3650	; 0xe42
     ef4:	86038504 	strhi	r8, [r3], -r4, lsl #10
     ef8:	00018e02 	andeq	r8, r1, r2, lsl #28
     efc:	0000000c 	andeq	r0, r0, ip
     f00:	00000d4c 	andeq	r0, r0, ip, asr #26
     f04:	00000000 	andeq	r0, r0, r0
     f08:	0000001c 	andeq	r0, r0, ip, lsl r0
     f0c:	0000000c 	andeq	r0, r0, ip
     f10:	00000d4c 	andeq	r0, r0, ip, asr #26
     f14:	00000000 	andeq	r0, r0, r0
     f18:	00000018 	andeq	r0, r0, r8, lsl r0
     f1c:	0000000c 	andeq	r0, r0, ip
     f20:	00000d4c 	andeq	r0, r0, ip, asr #26
     f24:	00000000 	andeq	r0, r0, r0
     f28:	0000001c 	andeq	r0, r0, ip, lsl r0
     f2c:	0000000c 	andeq	r0, r0, ip
     f30:	00000d4c 	andeq	r0, r0, ip, asr #26
     f34:	00000000 	andeq	r0, r0, r0
     f38:	00000024 	andeq	r0, r0, r4, lsr #32
     f3c:	0000000c 	andeq	r0, r0, ip
     f40:	00000d4c 	andeq	r0, r0, ip, asr #26
     f44:	00000000 	andeq	r0, r0, r0
     f48:	00000030 	andeq	r0, r0, r0, lsr r0
     f4c:	0000000c 	andeq	r0, r0, ip
     f50:	00000d4c 	andeq	r0, r0, ip, asr #26
     f54:	00000000 	andeq	r0, r0, r0
     f58:	00000014 	andeq	r0, r0, r4, lsl r0
     f5c:	0000000c 	andeq	r0, r0, ip
     f60:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     f64:	7c020001 	stcvc	0, cr0, [r2], {1}
     f68:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     f6c:	0000000c 	andeq	r0, r0, ip
     f70:	00000f5c 	andeq	r0, r0, ip, asr pc
     f74:	08001448 	stmdaeq	r0, {r3, r6, sl, ip}
     f78:	0000003c 	andeq	r0, r0, ip, lsr r0
     f7c:	0000000c 	andeq	r0, r0, ip
     f80:	00000f5c 	andeq	r0, r0, ip, asr pc
     f84:	08001484 	stmdaeq	r0, {r2, r7, sl, ip}
     f88:	00000034 	andeq	r0, r0, r4, lsr r0
     f8c:	0000000c 	andeq	r0, r0, ip
     f90:	00000f5c 	andeq	r0, r0, ip, asr pc
     f94:	00000000 	andeq	r0, r0, r0
     f98:	00000014 	andeq	r0, r0, r4, lsl r0
     f9c:	0000000c 	andeq	r0, r0, ip
     fa0:	00000f5c 	andeq	r0, r0, ip, asr pc
     fa4:	00000000 	andeq	r0, r0, r0
     fa8:	0000000c 	andeq	r0, r0, ip
     fac:	0000000c 	andeq	r0, r0, ip
     fb0:	00000f5c 	andeq	r0, r0, ip, asr pc
     fb4:	080014b8 	stmdaeq	r0, {r3, r4, r5, r7, sl, ip}
     fb8:	00000014 	andeq	r0, r0, r4, lsl r0
     fbc:	0000000c 	andeq	r0, r0, ip
     fc0:	00000f5c 	andeq	r0, r0, ip, asr pc
     fc4:	080014cc 	stmdaeq	r0, {r2, r3, r6, r7, sl, ip}
     fc8:	0000000c 	andeq	r0, r0, ip
     fcc:	0000000c 	andeq	r0, r0, ip
     fd0:	00000f5c 	andeq	r0, r0, ip, asr pc
     fd4:	080014d8 	stmdaeq	r0, {r3, r4, r6, r7, sl, ip}
     fd8:	00000014 	andeq	r0, r0, r4, lsl r0
     fdc:	0000000c 	andeq	r0, r0, ip
     fe0:	00000f5c 	andeq	r0, r0, ip, asr pc
     fe4:	080014ec 	stmdaeq	r0, {r2, r3, r5, r6, r7, sl, ip}
     fe8:	00000010 	andeq	r0, r0, r0, lsl r0
     fec:	0000000c 	andeq	r0, r0, ip
     ff0:	00000f5c 	andeq	r0, r0, ip, asr pc
     ff4:	080014fc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, sl, ip}
     ff8:	00000014 	andeq	r0, r0, r4, lsl r0
     ffc:	0000000c 	andeq	r0, r0, ip
    1000:	00000f5c 	andeq	r0, r0, ip, asr pc
    1004:	08001510 	stmdaeq	r0, {r4, r8, sl, ip}
    1008:	00000014 	andeq	r0, r0, r4, lsl r0
    100c:	0000000c 	andeq	r0, r0, ip
    1010:	00000f5c 	andeq	r0, r0, ip, asr pc
    1014:	08001524 	stmdaeq	r0, {r2, r5, r8, sl, ip}
    1018:	00000014 	andeq	r0, r0, r4, lsl r0
    101c:	0000000c 	andeq	r0, r0, ip
    1020:	00000f5c 	andeq	r0, r0, ip, asr pc
    1024:	00000000 	andeq	r0, r0, r0
    1028:	00000018 	andeq	r0, r0, r8, lsl r0
    102c:	0000000c 	andeq	r0, r0, ip
    1030:	00000f5c 	andeq	r0, r0, ip, asr pc
    1034:	08001538 	stmdaeq	r0, {r3, r4, r5, r8, sl, ip}
    1038:	0000000c 	andeq	r0, r0, ip
    103c:	0000000c 	andeq	r0, r0, ip
    1040:	00000f5c 	andeq	r0, r0, ip, asr pc
    1044:	00000000 	andeq	r0, r0, r0
    1048:	00000014 	andeq	r0, r0, r4, lsl r0
    104c:	0000000c 	andeq	r0, r0, ip
    1050:	00000f5c 	andeq	r0, r0, ip, asr pc
    1054:	00000000 	andeq	r0, r0, r0
    1058:	00000020 	andeq	r0, r0, r0, lsr #32
    105c:	0000000c 	andeq	r0, r0, ip
    1060:	00000f5c 	andeq	r0, r0, ip, asr pc
    1064:	00000000 	andeq	r0, r0, r0
    1068:	0000000c 	andeq	r0, r0, ip
    106c:	0000000c 	andeq	r0, r0, ip
    1070:	00000f5c 	andeq	r0, r0, ip, asr pc
    1074:	00000000 	andeq	r0, r0, r0
    1078:	00000010 	andeq	r0, r0, r0, lsl r0
    107c:	0000000c 	andeq	r0, r0, ip
    1080:	00000f5c 	andeq	r0, r0, ip, asr pc
    1084:	00000000 	andeq	r0, r0, r0
    1088:	0000000c 	andeq	r0, r0, ip
    108c:	00000014 	andeq	r0, r0, r4, lsl r0
    1090:	00000f5c 	andeq	r0, r0, ip, asr pc
    1094:	08001544 	stmdaeq	r0, {r2, r6, r8, sl, ip}
    1098:	00000088 	andeq	r0, r0, r8, lsl #1
    109c:	84080e42 	strhi	r0, [r8], #-3650	; 0xe42
    10a0:	00018e02 	andeq	r8, r1, r2, lsl #28
    10a4:	0000000c 	andeq	r0, r0, ip
    10a8:	00000f5c 	andeq	r0, r0, ip, asr pc
    10ac:	00000000 	andeq	r0, r0, r0
    10b0:	00000018 	andeq	r0, r0, r8, lsl r0
    10b4:	0000000c 	andeq	r0, r0, ip
    10b8:	00000f5c 	andeq	r0, r0, ip, asr pc
    10bc:	080015cc 	stmdaeq	r0, {r2, r3, r6, r7, r8, sl, ip}
    10c0:	00000018 	andeq	r0, r0, r8, lsl r0
    10c4:	0000000c 	andeq	r0, r0, ip
    10c8:	00000f5c 	andeq	r0, r0, ip, asr pc
    10cc:	080015e4 	stmdaeq	r0, {r2, r5, r6, r7, r8, sl, ip}
    10d0:	00000018 	andeq	r0, r0, r8, lsl r0
    10d4:	0000000c 	andeq	r0, r0, ip
    10d8:	00000f5c 	andeq	r0, r0, ip, asr pc
    10dc:	080015fc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, r8, sl, ip}
    10e0:	00000018 	andeq	r0, r0, r8, lsl r0
    10e4:	0000000c 	andeq	r0, r0, ip
    10e8:	00000f5c 	andeq	r0, r0, ip, asr pc
    10ec:	08001614 	stmdaeq	r0, {r2, r4, r9, sl, ip}
    10f0:	00000018 	andeq	r0, r0, r8, lsl r0
    10f4:	0000000c 	andeq	r0, r0, ip
    10f8:	00000f5c 	andeq	r0, r0, ip, asr pc
    10fc:	00000000 	andeq	r0, r0, r0
    1100:	0000000c 	andeq	r0, r0, ip
    1104:	0000000c 	andeq	r0, r0, ip
    1108:	00000f5c 	andeq	r0, r0, ip, asr pc
    110c:	00000000 	andeq	r0, r0, r0
    1110:	0000000c 	andeq	r0, r0, ip
    1114:	0000000c 	andeq	r0, r0, ip
    1118:	00000f5c 	andeq	r0, r0, ip, asr pc
    111c:	00000000 	andeq	r0, r0, r0
    1120:	0000000c 	andeq	r0, r0, ip
    1124:	0000000c 	andeq	r0, r0, ip
    1128:	00000f5c 	andeq	r0, r0, ip, asr pc
    112c:	0800162c 	stmdaeq	r0, {r2, r3, r5, r9, sl, ip}
    1130:	00000028 	andeq	r0, r0, r8, lsr #32
    1134:	00000018 	andeq	r0, r0, r8, lsl r0
    1138:	00000f5c 	andeq	r0, r0, ip, asr pc
    113c:	08001654 	stmdaeq	r0, {r2, r4, r6, r9, sl, ip}
    1140:	0000002a 	andeq	r0, r0, sl, lsr #32
    1144:	80100e41 	andshi	r0, r0, r1, asr #28
    1148:	82038104 	andhi	r8, r3, #1
    114c:	00018e02 	andeq	r8, r1, r2, lsl #28
    1150:	0000000c 	andeq	r0, r0, ip
    1154:	00000f5c 	andeq	r0, r0, ip, asr pc
    1158:	08001680 	stmdaeq	r0, {r7, r9, sl, ip}
    115c:	00000010 	andeq	r0, r0, r0, lsl r0
    1160:	0000000c 	andeq	r0, r0, ip
    1164:	00000f5c 	andeq	r0, r0, ip, asr pc
    1168:	00000000 	andeq	r0, r0, r0
    116c:	00000014 	andeq	r0, r0, r4, lsl r0
    1170:	0000000c 	andeq	r0, r0, ip
    1174:	00000f5c 	andeq	r0, r0, ip, asr pc
    1178:	00000000 	andeq	r0, r0, r0
    117c:	0000000c 	andeq	r0, r0, ip
    1180:	0000000c 	andeq	r0, r0, ip
    1184:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    1188:	7c020001 	stcvc	0, cr0, [r2], {1}
    118c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    1190:	00000018 	andeq	r0, r0, r8, lsl r0
    1194:	00001180 	andeq	r1, r0, r0, lsl #3
    1198:	00000000 	andeq	r0, r0, r0
    119c:	00000032 	andeq	r0, r0, r2, lsr r0
    11a0:	840c0e41 	strhi	r0, [ip], #-3649	; 0xe41
    11a4:	8e028503 	cfsh32hi	mvfx8, mvfx2, #3
    11a8:	00000001 	andeq	r0, r0, r1
    11ac:	00000018 	andeq	r0, r0, r8, lsl r0
    11b0:	00001180 	andeq	r1, r0, r0, lsl #3
    11b4:	00000000 	andeq	r0, r0, r0
    11b8:	0000003a 	andeq	r0, r0, sl, lsr r0
    11bc:	840c0e41 	strhi	r0, [ip], #-3649	; 0xe41
    11c0:	8e028503 	cfsh32hi	mvfx8, mvfx2, #3
    11c4:	00000001 	andeq	r0, r0, r1
    11c8:	00000014 	andeq	r0, r0, r4, lsl r0
    11cc:	00001180 	andeq	r1, r0, r0, lsl #3
    11d0:	00000000 	andeq	r0, r0, r0
    11d4:	000000c8 	andeq	r0, r0, r8, asr #1
    11d8:	83080e41 	movwhi	r0, #36417	; 0x8e41
    11dc:	00018e02 	andeq	r8, r1, r2, lsl #28
    11e0:	0000000c 	andeq	r0, r0, ip
    11e4:	00001180 	andeq	r1, r0, r0, lsl #3
    11e8:	08001690 	stmdaeq	r0, {r4, r7, r9, sl, ip}
    11ec:	0000003c 	andeq	r0, r0, ip, lsr r0
    11f0:	00000018 	andeq	r0, r0, r8, lsl r0
    11f4:	00001180 	andeq	r1, r0, r0, lsl #3
    11f8:	00000000 	andeq	r0, r0, r0
    11fc:	00000074 	andeq	r0, r0, r4, ror r0
    1200:	84100e42 	ldrhi	r0, [r0], #-3650	; 0xe42
    1204:	86038504 	strhi	r8, [r3], -r4, lsl #10
    1208:	00018e02 	andeq	r8, r1, r2, lsl #28
    120c:	00000018 	andeq	r0, r0, r8, lsl r0
    1210:	00001180 	andeq	r1, r0, r0, lsl #3
    1214:	00000000 	andeq	r0, r0, r0
    1218:	00000088 	andeq	r0, r0, r8, lsl #1
    121c:	840c0e42 	strhi	r0, [ip], #-3650	; 0xe42
    1220:	8e028503 	cfsh32hi	mvfx8, mvfx2, #3
    1224:	00000001 	andeq	r0, r0, r1
    1228:	00000018 	andeq	r0, r0, r8, lsl r0
    122c:	00001180 	andeq	r1, r0, r0, lsl #3
    1230:	00000000 	andeq	r0, r0, r0
    1234:	00000084 	andeq	r0, r0, r4, lsl #1
    1238:	840c0e42 	strhi	r0, [ip], #-3650	; 0xe42
    123c:	8e028503 	cfsh32hi	mvfx8, mvfx2, #3
    1240:	00000001 	andeq	r0, r0, r1
    1244:	00000018 	andeq	r0, r0, r8, lsl r0
    1248:	00001180 	andeq	r1, r0, r0, lsl #3
    124c:	00000000 	andeq	r0, r0, r0
    1250:	00000068 	andeq	r0, r0, r8, rrx
    1254:	840c0e42 	strhi	r0, [ip], #-3650	; 0xe42
    1258:	8e028503 	cfsh32hi	mvfx8, mvfx2, #3
    125c:	00000001 	andeq	r0, r0, r1
    1260:	0000000c 	andeq	r0, r0, ip
    1264:	00001180 	andeq	r1, r0, r0, lsl #3
    1268:	00000000 	andeq	r0, r0, r0
    126c:	00000022 	andeq	r0, r0, r2, lsr #32
    1270:	0000000c 	andeq	r0, r0, ip
    1274:	00001180 	andeq	r1, r0, r0, lsl #3
    1278:	00000000 	andeq	r0, r0, r0
    127c:	00000012 	andeq	r0, r0, r2, lsl r0
    1280:	0000000c 	andeq	r0, r0, ip
    1284:	00001180 	andeq	r1, r0, r0, lsl #3
    1288:	00000000 	andeq	r0, r0, r0
    128c:	00000014 	andeq	r0, r0, r4, lsl r0
    1290:	0000000c 	andeq	r0, r0, ip
    1294:	00001180 	andeq	r1, r0, r0, lsl #3
    1298:	00000000 	andeq	r0, r0, r0
    129c:	00000010 	andeq	r0, r0, r0, lsl r0
    12a0:	0000000c 	andeq	r0, r0, ip
    12a4:	00001180 	andeq	r1, r0, r0, lsl #3
    12a8:	00000000 	andeq	r0, r0, r0
    12ac:	00000012 	andeq	r0, r0, r2, lsl r0
    12b0:	0000000c 	andeq	r0, r0, ip
    12b4:	00001180 	andeq	r1, r0, r0, lsl #3
    12b8:	080016cc 	stmdaeq	r0, {r2, r3, r6, r7, r9, sl, ip}
    12bc:	00000018 	andeq	r0, r0, r8, lsl r0
    12c0:	0000000c 	andeq	r0, r0, ip
    12c4:	00001180 	andeq	r1, r0, r0, lsl #3
    12c8:	00000000 	andeq	r0, r0, r0
    12cc:	0000001c 	andeq	r0, r0, ip, lsl r0
    12d0:	0000000c 	andeq	r0, r0, ip
    12d4:	00001180 	andeq	r1, r0, r0, lsl #3
    12d8:	080016e4 	stmdaeq	r0, {r2, r5, r6, r7, r9, sl, ip}
    12dc:	00000012 	andeq	r0, r0, r2, lsl r0
    12e0:	0000000c 	andeq	r0, r0, ip
    12e4:	00001180 	andeq	r1, r0, r0, lsl #3
    12e8:	00000000 	andeq	r0, r0, r0
    12ec:	00000004 	andeq	r0, r0, r4
    12f0:	0000000c 	andeq	r0, r0, ip
    12f4:	00001180 	andeq	r1, r0, r0, lsl #3
    12f8:	00000000 	andeq	r0, r0, r0
    12fc:	00000008 	andeq	r0, r0, r8
    1300:	0000000c 	andeq	r0, r0, ip
    1304:	00001180 	andeq	r1, r0, r0, lsl #3
    1308:	00000000 	andeq	r0, r0, r0
    130c:	00000012 	andeq	r0, r0, r2, lsl r0
    1310:	0000000c 	andeq	r0, r0, ip
    1314:	00001180 	andeq	r1, r0, r0, lsl #3
    1318:	00000000 	andeq	r0, r0, r0
    131c:	0000000e 	andeq	r0, r0, lr
    1320:	0000000c 	andeq	r0, r0, ip
    1324:	00001180 	andeq	r1, r0, r0, lsl #3
    1328:	00000000 	andeq	r0, r0, r0
    132c:	0000001a 	andeq	r0, r0, sl, lsl r0
    1330:	00000018 	andeq	r0, r0, r8, lsl r0
    1334:	00001180 	andeq	r1, r0, r0, lsl #3
    1338:	00000000 	andeq	r0, r0, r0
    133c:	00000034 	andeq	r0, r0, r4, lsr r0
    1340:	83100e41 	tsthi	r0, #1040	; 0x410
    1344:	85038404 	strhi	r8, [r3, #-1028]	; 0x404
    1348:	00018e02 	andeq	r8, r1, r2, lsl #28
    134c:	00000014 	andeq	r0, r0, r4, lsl r0
    1350:	00001180 	andeq	r1, r0, r0, lsl #3
    1354:	00000000 	andeq	r0, r0, r0
    1358:	00000014 	andeq	r0, r0, r4, lsl r0
    135c:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
    1360:	00018e02 	andeq	r8, r1, r2, lsl #28
    1364:	00000014 	andeq	r0, r0, r4, lsl r0
    1368:	00001180 	andeq	r1, r0, r0, lsl #3
    136c:	00000000 	andeq	r0, r0, r0
    1370:	00000014 	andeq	r0, r0, r4, lsl r0
    1374:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
    1378:	00018e02 	andeq	r8, r1, r2, lsl #28
    137c:	00000014 	andeq	r0, r0, r4, lsl r0
    1380:	00001180 	andeq	r1, r0, r0, lsl #3
    1384:	00000000 	andeq	r0, r0, r0
    1388:	0000001a 	andeq	r0, r0, sl, lsl r0
    138c:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
    1390:	00018e02 	andeq	r8, r1, r2, lsl #28
    1394:	0000000c 	andeq	r0, r0, ip
    1398:	00001180 	andeq	r1, r0, r0, lsl #3
    139c:	080016f6 	stmdaeq	r0, {r1, r2, r4, r5, r6, r7, r9, sl, ip}
    13a0:	00000006 	andeq	r0, r0, r6
    13a4:	0000000c 	andeq	r0, r0, ip
    13a8:	00001180 	andeq	r1, r0, r0, lsl #3
    13ac:	00000000 	andeq	r0, r0, r0
    13b0:	00000010 	andeq	r0, r0, r0, lsl r0
    13b4:	0000000c 	andeq	r0, r0, ip
    13b8:	00001180 	andeq	r1, r0, r0, lsl #3
    13bc:	00000000 	andeq	r0, r0, r0
    13c0:	00000010 	andeq	r0, r0, r0, lsl r0
    13c4:	00000018 	andeq	r0, r0, r8, lsl r0
    13c8:	00001180 	andeq	r1, r0, r0, lsl #3
    13cc:	00000000 	andeq	r0, r0, r0
    13d0:	0000003c 	andeq	r0, r0, ip, lsr r0
    13d4:	84100e41 	ldrhi	r0, [r0], #-3649	; 0xe41
    13d8:	86038504 	strhi	r8, [r3], -r4, lsl #10
    13dc:	00018e02 	andeq	r8, r1, r2, lsl #28
    13e0:	0000000c 	andeq	r0, r0, ip
    13e4:	00001180 	andeq	r1, r0, r0, lsl #3
    13e8:	00000000 	andeq	r0, r0, r0
    13ec:	00000010 	andeq	r0, r0, r0, lsl r0
    13f0:	0000000c 	andeq	r0, r0, ip
    13f4:	00001180 	andeq	r1, r0, r0, lsl #3
    13f8:	00000000 	andeq	r0, r0, r0
    13fc:	00000014 	andeq	r0, r0, r4, lsl r0
    1400:	0000000c 	andeq	r0, r0, ip
    1404:	00001180 	andeq	r1, r0, r0, lsl #3
    1408:	00000000 	andeq	r0, r0, r0
    140c:	00000010 	andeq	r0, r0, r0, lsl r0
    1410:	0000000c 	andeq	r0, r0, ip
    1414:	00001180 	andeq	r1, r0, r0, lsl #3
    1418:	00000000 	andeq	r0, r0, r0
    141c:	00000014 	andeq	r0, r0, r4, lsl r0
    1420:	0000000c 	andeq	r0, r0, ip
    1424:	00001180 	andeq	r1, r0, r0, lsl #3
    1428:	00000000 	andeq	r0, r0, r0
    142c:	00000018 	andeq	r0, r0, r8, lsl r0
    1430:	0000000c 	andeq	r0, r0, ip
    1434:	00001180 	andeq	r1, r0, r0, lsl #3
    1438:	00000000 	andeq	r0, r0, r0
    143c:	00000018 	andeq	r0, r0, r8, lsl r0
    1440:	0000000c 	andeq	r0, r0, ip
    1444:	00001180 	andeq	r1, r0, r0, lsl #3
    1448:	00000000 	andeq	r0, r0, r0
    144c:	00000018 	andeq	r0, r0, r8, lsl r0
    1450:	0000000c 	andeq	r0, r0, ip
    1454:	00001180 	andeq	r1, r0, r0, lsl #3
    1458:	00000000 	andeq	r0, r0, r0
    145c:	00000018 	andeq	r0, r0, r8, lsl r0
    1460:	0000000c 	andeq	r0, r0, ip
    1464:	00001180 	andeq	r1, r0, r0, lsl #3
    1468:	00000000 	andeq	r0, r0, r0
    146c:	00000010 	andeq	r0, r0, r0, lsl r0
    1470:	0000000c 	andeq	r0, r0, ip
    1474:	00001180 	andeq	r1, r0, r0, lsl #3
    1478:	00000000 	andeq	r0, r0, r0
    147c:	00000014 	andeq	r0, r0, r4, lsl r0
    1480:	0000000c 	andeq	r0, r0, ip
    1484:	00001180 	andeq	r1, r0, r0, lsl #3
    1488:	00000000 	andeq	r0, r0, r0
    148c:	00000010 	andeq	r0, r0, r0, lsl r0
    1490:	0000000c 	andeq	r0, r0, ip
    1494:	00001180 	andeq	r1, r0, r0, lsl #3
    1498:	00000000 	andeq	r0, r0, r0
    149c:	00000014 	andeq	r0, r0, r4, lsl r0
    14a0:	0000000c 	andeq	r0, r0, ip
    14a4:	00001180 	andeq	r1, r0, r0, lsl #3
    14a8:	00000000 	andeq	r0, r0, r0
    14ac:	00000010 	andeq	r0, r0, r0, lsl r0
    14b0:	0000000c 	andeq	r0, r0, ip
    14b4:	00001180 	andeq	r1, r0, r0, lsl #3
    14b8:	00000000 	andeq	r0, r0, r0
    14bc:	00000014 	andeq	r0, r0, r4, lsl r0
    14c0:	0000000c 	andeq	r0, r0, ip
    14c4:	00001180 	andeq	r1, r0, r0, lsl #3
    14c8:	00000000 	andeq	r0, r0, r0
    14cc:	00000010 	andeq	r0, r0, r0, lsl r0
    14d0:	0000000c 	andeq	r0, r0, ip
    14d4:	00001180 	andeq	r1, r0, r0, lsl #3
    14d8:	00000000 	andeq	r0, r0, r0
    14dc:	00000014 	andeq	r0, r0, r4, lsl r0
    14e0:	0000000c 	andeq	r0, r0, ip
    14e4:	00001180 	andeq	r1, r0, r0, lsl #3
    14e8:	00000000 	andeq	r0, r0, r0
    14ec:	00000010 	andeq	r0, r0, r0, lsl r0
    14f0:	0000000c 	andeq	r0, r0, ip
    14f4:	00001180 	andeq	r1, r0, r0, lsl #3
    14f8:	00000000 	andeq	r0, r0, r0
    14fc:	00000010 	andeq	r0, r0, r0, lsl r0
    1500:	0000000c 	andeq	r0, r0, ip
    1504:	00001180 	andeq	r1, r0, r0, lsl #3
    1508:	00000000 	andeq	r0, r0, r0
    150c:	00000010 	andeq	r0, r0, r0, lsl r0
    1510:	0000000c 	andeq	r0, r0, ip
    1514:	00001180 	andeq	r1, r0, r0, lsl #3
    1518:	00000000 	andeq	r0, r0, r0
    151c:	00000010 	andeq	r0, r0, r0, lsl r0
    1520:	0000000c 	andeq	r0, r0, ip
    1524:	00001180 	andeq	r1, r0, r0, lsl #3
    1528:	00000000 	andeq	r0, r0, r0
    152c:	00000010 	andeq	r0, r0, r0, lsl r0
    1530:	0000000c 	andeq	r0, r0, ip
    1534:	00001180 	andeq	r1, r0, r0, lsl #3
    1538:	00000000 	andeq	r0, r0, r0
    153c:	00000010 	andeq	r0, r0, r0, lsl r0
    1540:	0000000c 	andeq	r0, r0, ip
    1544:	00001180 	andeq	r1, r0, r0, lsl #3
    1548:	00000000 	andeq	r0, r0, r0
    154c:	00000014 	andeq	r0, r0, r4, lsl r0
    1550:	0000000c 	andeq	r0, r0, ip
    1554:	00001180 	andeq	r1, r0, r0, lsl #3
    1558:	00000000 	andeq	r0, r0, r0
    155c:	00000014 	andeq	r0, r0, r4, lsl r0
    1560:	0000000c 	andeq	r0, r0, ip
    1564:	00001180 	andeq	r1, r0, r0, lsl #3
    1568:	00000000 	andeq	r0, r0, r0
    156c:	00000014 	andeq	r0, r0, r4, lsl r0
    1570:	0000000c 	andeq	r0, r0, ip
    1574:	00001180 	andeq	r1, r0, r0, lsl #3
    1578:	00000000 	andeq	r0, r0, r0
    157c:	00000014 	andeq	r0, r0, r4, lsl r0
    1580:	0000000c 	andeq	r0, r0, ip
    1584:	00001180 	andeq	r1, r0, r0, lsl #3
    1588:	00000000 	andeq	r0, r0, r0
    158c:	00000014 	andeq	r0, r0, r4, lsl r0
    1590:	00000014 	andeq	r0, r0, r4, lsl r0
    1594:	00001180 	andeq	r1, r0, r0, lsl #3
    1598:	00000000 	andeq	r0, r0, r0
    159c:	00000022 	andeq	r0, r0, r2, lsr #32
    15a0:	84080e46 	strhi	r0, [r8], #-3654	; 0xe46
    15a4:	00018e02 	andeq	r8, r1, r2, lsl #28
    15a8:	00000014 	andeq	r0, r0, r4, lsl r0
    15ac:	00001180 	andeq	r1, r0, r0, lsl #3
    15b0:	00000000 	andeq	r0, r0, r0
    15b4:	00000022 	andeq	r0, r0, r2, lsr #32
    15b8:	84080e46 	strhi	r0, [r8], #-3654	; 0xe46
    15bc:	00018e02 	andeq	r8, r1, r2, lsl #28
    15c0:	00000014 	andeq	r0, r0, r4, lsl r0
    15c4:	00001180 	andeq	r1, r0, r0, lsl #3
    15c8:	00000000 	andeq	r0, r0, r0
    15cc:	00000046 	andeq	r0, r0, r6, asr #32
    15d0:	84080e44 	strhi	r0, [r8], #-3652	; 0xe44
    15d4:	00018e02 	andeq	r8, r1, r2, lsl #28
    15d8:	0000000c 	andeq	r0, r0, ip
    15dc:	00001180 	andeq	r1, r0, r0, lsl #3
    15e0:	00000000 	andeq	r0, r0, r0
    15e4:	00000018 	andeq	r0, r0, r8, lsl r0
    15e8:	0000000c 	andeq	r0, r0, ip
    15ec:	00001180 	andeq	r1, r0, r0, lsl #3
    15f0:	00000000 	andeq	r0, r0, r0
    15f4:	00000018 	andeq	r0, r0, r8, lsl r0
    15f8:	0000000c 	andeq	r0, r0, ip
    15fc:	00001180 	andeq	r1, r0, r0, lsl #3
    1600:	00000000 	andeq	r0, r0, r0
    1604:	00000018 	andeq	r0, r0, r8, lsl r0
    1608:	0000000c 	andeq	r0, r0, ip
    160c:	00001180 	andeq	r1, r0, r0, lsl #3
    1610:	00000000 	andeq	r0, r0, r0
    1614:	00000016 	andeq	r0, r0, r6, lsl r0
    1618:	0000000c 	andeq	r0, r0, ip
    161c:	00001180 	andeq	r1, r0, r0, lsl #3
    1620:	00000000 	andeq	r0, r0, r0
    1624:	00000016 	andeq	r0, r0, r6, lsl r0
    1628:	0000000c 	andeq	r0, r0, ip
    162c:	00001180 	andeq	r1, r0, r0, lsl #3
    1630:	00000000 	andeq	r0, r0, r0
    1634:	00000016 	andeq	r0, r0, r6, lsl r0
    1638:	0000000c 	andeq	r0, r0, ip
    163c:	00001180 	andeq	r1, r0, r0, lsl #3
    1640:	00000000 	andeq	r0, r0, r0
    1644:	00000016 	andeq	r0, r0, r6, lsl r0
    1648:	0000000c 	andeq	r0, r0, ip
    164c:	00001180 	andeq	r1, r0, r0, lsl #3
    1650:	00000000 	andeq	r0, r0, r0
    1654:	00000004 	andeq	r0, r0, r4
    1658:	0000000c 	andeq	r0, r0, ip
    165c:	00001180 	andeq	r1, r0, r0, lsl #3
    1660:	00000000 	andeq	r0, r0, r0
    1664:	00000004 	andeq	r0, r0, r4
    1668:	0000000c 	andeq	r0, r0, ip
    166c:	00001180 	andeq	r1, r0, r0, lsl #3
    1670:	00000000 	andeq	r0, r0, r0
    1674:	00000004 	andeq	r0, r0, r4
    1678:	0000000c 	andeq	r0, r0, ip
    167c:	00001180 	andeq	r1, r0, r0, lsl #3
    1680:	00000000 	andeq	r0, r0, r0
    1684:	00000004 	andeq	r0, r0, r4
    1688:	0000000c 	andeq	r0, r0, ip
    168c:	00001180 	andeq	r1, r0, r0, lsl #3
    1690:	00000000 	andeq	r0, r0, r0
    1694:	00000004 	andeq	r0, r0, r4
    1698:	0000000c 	andeq	r0, r0, ip
    169c:	00001180 	andeq	r1, r0, r0, lsl #3
    16a0:	00000000 	andeq	r0, r0, r0
    16a4:	00000006 	andeq	r0, r0, r6
    16a8:	0000000c 	andeq	r0, r0, ip
    16ac:	00001180 	andeq	r1, r0, r0, lsl #3
    16b0:	00000000 	andeq	r0, r0, r0
    16b4:	00000016 	andeq	r0, r0, r6, lsl r0
    16b8:	0000000c 	andeq	r0, r0, ip
    16bc:	00001180 	andeq	r1, r0, r0, lsl #3
    16c0:	00000000 	andeq	r0, r0, r0
    16c4:	0000001a 	andeq	r0, r0, sl, lsl r0
    16c8:	0000001c 	andeq	r0, r0, ip, lsl r0
    16cc:	00001180 	andeq	r1, r0, r0, lsl #3
    16d0:	00000000 	andeq	r0, r0, r0
    16d4:	0000006e 	andeq	r0, r0, lr, rrx
    16d8:	83180e41 	tsthi	r8, #1040	; 0x410
    16dc:	85058406 	strhi	r8, [r5, #-1030]	; 0x406
    16e0:	87038604 	strhi	r8, [r3, -r4, lsl #12]
    16e4:	00018e02 	andeq	r8, r1, r2, lsl #28
    16e8:	0000000c 	andeq	r0, r0, ip
    16ec:	00001180 	andeq	r1, r0, r0, lsl #3
    16f0:	00000000 	andeq	r0, r0, r0
    16f4:	00000016 	andeq	r0, r0, r6, lsl r0
    16f8:	0000000c 	andeq	r0, r0, ip
    16fc:	00001180 	andeq	r1, r0, r0, lsl #3
    1700:	00000000 	andeq	r0, r0, r0
    1704:	0000001a 	andeq	r0, r0, sl, lsl r0
    1708:	0000001c 	andeq	r0, r0, ip, lsl r0
    170c:	00001180 	andeq	r1, r0, r0, lsl #3
    1710:	00000000 	andeq	r0, r0, r0
    1714:	000000b6 	strheq	r0, [r0], -r6
    1718:	83180e41 	tsthi	r8, #1040	; 0x410
    171c:	85058406 	strhi	r8, [r5, #-1030]	; 0x406
    1720:	87038604 	strhi	r8, [r3, -r4, lsl #12]
    1724:	00018e02 	andeq	r8, r1, r2, lsl #28
    1728:	0000000c 	andeq	r0, r0, ip
    172c:	00001180 	andeq	r1, r0, r0, lsl #3
    1730:	00000000 	andeq	r0, r0, r0
    1734:	00000010 	andeq	r0, r0, r0, lsl r0
    1738:	0000000c 	andeq	r0, r0, ip
    173c:	00001180 	andeq	r1, r0, r0, lsl #3
    1740:	00000000 	andeq	r0, r0, r0
    1744:	00000006 	andeq	r0, r0, r6
    1748:	0000000c 	andeq	r0, r0, ip
    174c:	00001180 	andeq	r1, r0, r0, lsl #3
    1750:	00000000 	andeq	r0, r0, r0
    1754:	00000006 	andeq	r0, r0, r6
    1758:	0000000c 	andeq	r0, r0, ip
    175c:	00001180 	andeq	r1, r0, r0, lsl #3
    1760:	00000000 	andeq	r0, r0, r0
    1764:	00000006 	andeq	r0, r0, r6
    1768:	0000000c 	andeq	r0, r0, ip
    176c:	00001180 	andeq	r1, r0, r0, lsl #3
    1770:	00000000 	andeq	r0, r0, r0
    1774:	00000008 	andeq	r0, r0, r8
    1778:	0000000c 	andeq	r0, r0, ip
    177c:	00001180 	andeq	r1, r0, r0, lsl #3
    1780:	00000000 	andeq	r0, r0, r0
    1784:	00000006 	andeq	r0, r0, r6
    1788:	0000000c 	andeq	r0, r0, ip
    178c:	00001180 	andeq	r1, r0, r0, lsl #3
    1790:	00000000 	andeq	r0, r0, r0
    1794:	00000006 	andeq	r0, r0, r6
    1798:	0000000c 	andeq	r0, r0, ip
    179c:	00001180 	andeq	r1, r0, r0, lsl #3
    17a0:	00000000 	andeq	r0, r0, r0
    17a4:	0000000c 	andeq	r0, r0, ip
    17a8:	0000000c 	andeq	r0, r0, ip
    17ac:	00001180 	andeq	r1, r0, r0, lsl #3
    17b0:	080016fc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, r9, sl, ip}
    17b4:	00000008 	andeq	r0, r0, r8
    17b8:	0000000c 	andeq	r0, r0, ip
    17bc:	00001180 	andeq	r1, r0, r0, lsl #3
    17c0:	00000000 	andeq	r0, r0, r0
    17c4:	00000016 	andeq	r0, r0, r6, lsl r0
    17c8:	0000000c 	andeq	r0, r0, ip
    17cc:	00001180 	andeq	r1, r0, r0, lsl #3
    17d0:	08001704 	stmdaeq	r0, {r2, r8, r9, sl, ip}
    17d4:	00000008 	andeq	r0, r0, r8
    17d8:	0000000c 	andeq	r0, r0, ip
    17dc:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    17e0:	7c020001 	stcvc	0, cr0, [r2], {1}
    17e4:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    17e8:	0000000c 	andeq	r0, r0, ip
    17ec:	000017d8 	ldrdeq	r1, [r0], -r8
    17f0:	00000000 	andeq	r0, r0, r0
    17f4:	00000018 	andeq	r0, r0, r8, lsl r0
    17f8:	0000000c 	andeq	r0, r0, ip
    17fc:	000017d8 	ldrdeq	r1, [r0], -r8
    1800:	0800170c 	stmdaeq	r0, {r2, r3, r8, r9, sl, ip}
    1804:	0000000c 	andeq	r0, r0, ip
    1808:	0000000c 	andeq	r0, r0, ip
    180c:	000017d8 	ldrdeq	r1, [r0], -r8
    1810:	08001718 	stmdaeq	r0, {r3, r4, r8, r9, sl, ip}
    1814:	00000028 	andeq	r0, r0, r8, lsr #32
    1818:	0000000c 	andeq	r0, r0, ip
    181c:	000017d8 	ldrdeq	r1, [r0], -r8
    1820:	08001740 	stmdaeq	r0, {r6, r8, r9, sl, ip}
    1824:	00000018 	andeq	r0, r0, r8, lsl r0
    1828:	0000000c 	andeq	r0, r0, ip
    182c:	000017d8 	ldrdeq	r1, [r0], -r8
    1830:	00000000 	andeq	r0, r0, r0
    1834:	0000000c 	andeq	r0, r0, ip
    1838:	0000000c 	andeq	r0, r0, ip
    183c:	000017d8 	ldrdeq	r1, [r0], -r8
    1840:	00000000 	andeq	r0, r0, r0
    1844:	0000001c 	andeq	r0, r0, ip, lsl r0
    1848:	0000000c 	andeq	r0, r0, ip
    184c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    1850:	7c020001 	stcvc	0, cr0, [r2], {1}
    1854:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    1858:	00000014 	andeq	r0, r0, r4, lsl r0
    185c:	00001848 	andeq	r1, r0, r8, asr #16
    1860:	08001758 	stmdaeq	r0, {r3, r4, r6, r8, r9, sl, ip}
    1864:	00000094 	muleq	r0, r4, r0
    1868:	83080e41 	movwhi	r0, #36417	; 0x8e41
    186c:	00018e02 	andeq	r8, r1, r2, lsl #28
    1870:	00000018 	andeq	r0, r0, r8, lsl r0
    1874:	00001848 	andeq	r1, r0, r8, asr #16
    1878:	080017ec 	stmdaeq	r0, {r2, r3, r5, r6, r7, r8, r9, sl, ip}
    187c:	00000088 	andeq	r0, r0, r8, lsl #1
    1880:	840c0e42 	strhi	r0, [ip], #-3650	; 0xe42
    1884:	8e028503 	cfsh32hi	mvfx8, mvfx2, #3
    1888:	280e5e01 	stmdacs	lr, {r0, r9, sl, fp, ip, lr}
    188c:	0000000c 	andeq	r0, r0, ip
    1890:	00001848 	andeq	r1, r0, r8, asr #16
    1894:	08001874 	stmdaeq	r0, {r2, r4, r5, r6, fp, ip}
    1898:	00000016 	andeq	r0, r0, r6, lsl r0
    189c:	00000014 	andeq	r0, r0, r4, lsl r0
    18a0:	00001848 	andeq	r1, r0, r8, asr #16
    18a4:	00000000 	andeq	r0, r0, r0
    18a8:	00000020 	andeq	r0, r0, r0, lsr #32
    18ac:	84080e42 	strhi	r0, [r8], #-3650	; 0xe42
    18b0:	00018e02 	andeq	r8, r1, r2, lsl #28
    18b4:	0000000c 	andeq	r0, r0, ip
    18b8:	00001848 	andeq	r1, r0, r8, asr #16
    18bc:	00000000 	andeq	r0, r0, r0
    18c0:	0000000c 	andeq	r0, r0, ip
    18c4:	0000000c 	andeq	r0, r0, ip
    18c8:	00001848 	andeq	r1, r0, r8, asr #16
    18cc:	0800188a 	stmdaeq	r0, {r1, r3, r7, fp, ip}
    18d0:	00000018 	andeq	r0, r0, r8, lsl r0
    18d4:	00000014 	andeq	r0, r0, r4, lsl r0
    18d8:	00001848 	andeq	r1, r0, r8, asr #16
    18dc:	080018a2 	stmdaeq	r0, {r1, r5, r7, fp, ip}
    18e0:	00000034 	andeq	r0, r0, r4, lsr r0
    18e4:	84080e43 	strhi	r0, [r8], #-3651	; 0xe43
    18e8:	00018e02 	andeq	r8, r1, r2, lsl #28
    18ec:	0000000c 	andeq	r0, r0, ip
    18f0:	00001848 	andeq	r1, r0, r8, asr #16
    18f4:	00000000 	andeq	r0, r0, r0
    18f8:	00000012 	andeq	r0, r0, r2, lsl r0
    18fc:	0000000c 	andeq	r0, r0, ip
    1900:	00001848 	andeq	r1, r0, r8, asr #16
    1904:	00000000 	andeq	r0, r0, r0
    1908:	00000016 	andeq	r0, r0, r6, lsl r0
    190c:	0000000c 	andeq	r0, r0, ip
    1910:	00001848 	andeq	r1, r0, r8, asr #16
    1914:	00000000 	andeq	r0, r0, r0
    1918:	00000016 	andeq	r0, r0, r6, lsl r0
    191c:	0000000c 	andeq	r0, r0, ip
    1920:	00001848 	andeq	r1, r0, r8, asr #16
    1924:	00000000 	andeq	r0, r0, r0
    1928:	00000018 	andeq	r0, r0, r8, lsl r0
    192c:	0000000c 	andeq	r0, r0, ip
    1930:	00001848 	andeq	r1, r0, r8, asr #16
    1934:	00000000 	andeq	r0, r0, r0
    1938:	00000016 	andeq	r0, r0, r6, lsl r0
    193c:	0000000c 	andeq	r0, r0, ip
    1940:	00001848 	andeq	r1, r0, r8, asr #16
    1944:	00000000 	andeq	r0, r0, r0
    1948:	00000018 	andeq	r0, r0, r8, lsl r0
    194c:	0000000c 	andeq	r0, r0, ip
    1950:	00001848 	andeq	r1, r0, r8, asr #16
    1954:	080018d6 	stmdaeq	r0, {r1, r2, r4, r6, r7, fp, ip}
    1958:	00000008 	andeq	r0, r0, r8
    195c:	0000000c 	andeq	r0, r0, ip
    1960:	00001848 	andeq	r1, r0, r8, asr #16
    1964:	080018de 	stmdaeq	r0, {r1, r2, r3, r4, r6, r7, fp, ip}
    1968:	00000008 	andeq	r0, r0, r8
    196c:	0000000c 	andeq	r0, r0, ip
    1970:	00001848 	andeq	r1, r0, r8, asr #16
    1974:	00000000 	andeq	r0, r0, r0
    1978:	0000000c 	andeq	r0, r0, ip
    197c:	0000000c 	andeq	r0, r0, ip
    1980:	00001848 	andeq	r1, r0, r8, asr #16
    1984:	00000000 	andeq	r0, r0, r0
    1988:	00000012 	andeq	r0, r0, r2, lsl r0
    198c:	0000000c 	andeq	r0, r0, ip
    1990:	00001848 	andeq	r1, r0, r8, asr #16
    1994:	00000000 	andeq	r0, r0, r0
    1998:	00000012 	andeq	r0, r0, r2, lsl r0
    199c:	0000000c 	andeq	r0, r0, ip
    19a0:	00001848 	andeq	r1, r0, r8, asr #16
    19a4:	00000000 	andeq	r0, r0, r0
    19a8:	00000018 	andeq	r0, r0, r8, lsl r0
    19ac:	0000000c 	andeq	r0, r0, ip
    19b0:	00001848 	andeq	r1, r0, r8, asr #16
    19b4:	00000000 	andeq	r0, r0, r0
    19b8:	00000018 	andeq	r0, r0, r8, lsl r0
    19bc:	0000000c 	andeq	r0, r0, ip
    19c0:	00001848 	andeq	r1, r0, r8, asr #16
    19c4:	00000000 	andeq	r0, r0, r0
    19c8:	00000018 	andeq	r0, r0, r8, lsl r0
    19cc:	0000000c 	andeq	r0, r0, ip
    19d0:	00001848 	andeq	r1, r0, r8, asr #16
    19d4:	00000000 	andeq	r0, r0, r0
    19d8:	00000016 	andeq	r0, r0, r6, lsl r0
    19dc:	0000000c 	andeq	r0, r0, ip
    19e0:	00001848 	andeq	r1, r0, r8, asr #16
    19e4:	00000000 	andeq	r0, r0, r0
    19e8:	00000018 	andeq	r0, r0, r8, lsl r0
    19ec:	0000000c 	andeq	r0, r0, ip
    19f0:	00001848 	andeq	r1, r0, r8, asr #16
    19f4:	080018e6 	stmdaeq	r0, {r1, r2, r5, r6, r7, fp, ip}
    19f8:	0000000c 	andeq	r0, r0, ip
    19fc:	0000000c 	andeq	r0, r0, ip
    1a00:	00001848 	andeq	r1, r0, r8, asr #16
    1a04:	080018f2 	stmdaeq	r0, {r1, r4, r5, r6, r7, fp, ip}
    1a08:	00000008 	andeq	r0, r0, r8
    1a0c:	00000014 	andeq	r0, r0, r4, lsl r0
    1a10:	00001848 	andeq	r1, r0, r8, asr #16
    1a14:	080018fa 	stmdaeq	r0, {r1, r3, r4, r5, r6, r7, fp, ip}
    1a18:	00000040 	andeq	r0, r0, r0, asr #32
    1a1c:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
    1a20:	00018e02 	andeq	r8, r1, r2, lsl #28
    1a24:	0000000c 	andeq	r0, r0, ip
    1a28:	00001848 	andeq	r1, r0, r8, asr #16
    1a2c:	00000000 	andeq	r0, r0, r0
    1a30:	00000010 	andeq	r0, r0, r0, lsl r0
    1a34:	0000000c 	andeq	r0, r0, ip
    1a38:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    1a3c:	7c020001 	stcvc	0, cr0, [r2], {1}
    1a40:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    1a44:	00000018 	andeq	r0, r0, r8, lsl r0
    1a48:	00001a34 	andeq	r1, r0, r4, lsr sl
    1a4c:	0800193c 	stmdaeq	r0, {r2, r3, r4, r5, r8, fp, ip}
    1a50:	00000050 	andeq	r0, r0, r0, asr r0
    1a54:	000d0941 	andeq	r0, sp, r1, asr #18
    1a58:	8d080e44 	stchi	14, cr0, [r8, #-272]	; 0xfffffef0
    1a5c:	00018e02 	andeq	r8, r1, r2, lsl #28
    1a60:	0000000c 	andeq	r0, r0, ip
    1a64:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    1a68:	7c020001 	stcvc	0, cr0, [r2], {1}
    1a6c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    1a70:	00000014 	andeq	r0, r0, r4, lsl r0
    1a74:	00001a60 	andeq	r1, r0, r0, ror #20
    1a78:	0800198c 	stmdaeq	r0, {r2, r3, r7, r8, fp, ip}
    1a7c:	00000038 	andeq	r0, r0, r8, lsr r0
    1a80:	83080e41 	movwhi	r0, #36417	; 0x8e41
    1a84:	00018e02 	andeq	r8, r1, r2, lsl #28
    1a88:	0000000c 	andeq	r0, r0, ip
    1a8c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    1a90:	7c020001 	stcvc	0, cr0, [r2], {1}
    1a94:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    1a98:	00000014 	andeq	r0, r0, r4, lsl r0
    1a9c:	00001a88 	andeq	r1, r0, r8, lsl #21
    1aa0:	080019c4 	stmdaeq	r0, {r2, r6, r7, r8, fp, ip}
    1aa4:	00000024 	andeq	r0, r0, r4, lsr #32
    1aa8:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
    1aac:	00018e02 	andeq	r8, r1, r2, lsl #28
    1ab0:	00000014 	andeq	r0, r0, r4, lsl r0
    1ab4:	00001a88 	andeq	r1, r0, r8, lsl #21
    1ab8:	080019e8 	stmdaeq	r0, {r3, r5, r6, r7, r8, fp, ip}
    1abc:	00000024 	andeq	r0, r0, r4, lsr #32
    1ac0:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
    1ac4:	00018e02 	andeq	r8, r1, r2, lsl #28
    1ac8:	00000014 	andeq	r0, r0, r4, lsl r0
    1acc:	00001a88 	andeq	r1, r0, r8, lsl #21
    1ad0:	08001a0c 	stmdaeq	r0, {r2, r3, r9, fp, ip}
    1ad4:	0000009c 	muleq	r0, ip, r0
    1ad8:	83080e41 	movwhi	r0, #36417	; 0x8e41
    1adc:	00018e02 	andeq	r8, r1, r2, lsl #28
    1ae0:	0000001c 	andeq	r0, r0, ip, lsl r0
    1ae4:	00001a88 	andeq	r1, r0, r8, lsl #21
    1ae8:	08001aa8 	stmdaeq	r0, {r3, r5, r7, r9, fp, ip}
    1aec:	000000a4 	andeq	r0, r0, r4, lsr #1
    1af0:	83180e41 	tsthi	r8, #1040	; 0x410
    1af4:	85058406 	strhi	r8, [r5, #-1030]	; 0x406
    1af8:	87038604 	strhi	r8, [r3, -r4, lsl #12]
    1afc:	00018e02 	andeq	r8, r1, r2, lsl #28
    1b00:	00000014 	andeq	r0, r0, r4, lsl r0
    1b04:	00001a88 	andeq	r1, r0, r8, lsl #21
    1b08:	08001b4c 	stmdaeq	r0, {r2, r3, r6, r8, r9, fp, ip}
    1b0c:	00000038 	andeq	r0, r0, r8, lsr r0
    1b10:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
    1b14:	00018e02 	andeq	r8, r1, r2, lsl #28
    1b18:	00000018 	andeq	r0, r0, r8, lsl r0
    1b1c:	00001a88 	andeq	r1, r0, r8, lsl #21
    1b20:	08001b84 	stmdaeq	r0, {r2, r7, r8, r9, fp, ip}
    1b24:	00000048 	andeq	r0, r0, r8, asr #32
    1b28:	83100e41 	tsthi	r0, #1040	; 0x410
    1b2c:	85038404 	strhi	r8, [r3, #-1028]	; 0x404
    1b30:	00018e02 	andeq	r8, r1, r2, lsl #28
    1b34:	00000014 	andeq	r0, r0, r4, lsl r0
    1b38:	00001a88 	andeq	r1, r0, r8, lsl #21
    1b3c:	08001bcc 	stmdaeq	r0, {r2, r3, r6, r7, r8, r9, fp, ip}
    1b40:	000000dc 	ldrdeq	r0, [r0], -ip
    1b44:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
    1b48:	00018e02 	andeq	r8, r1, r2, lsl #28
    1b4c:	00000014 	andeq	r0, r0, r4, lsl r0
    1b50:	00001a88 	andeq	r1, r0, r8, lsl #21
    1b54:	08001ca8 	stmdaeq	r0, {r3, r5, r7, sl, fp, ip}
    1b58:	0000008c 	andeq	r0, r0, ip, lsl #1
    1b5c:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
    1b60:	00018e02 	andeq	r8, r1, r2, lsl #28
    1b64:	00000014 	andeq	r0, r0, r4, lsl r0
    1b68:	00001a88 	andeq	r1, r0, r8, lsl #21
    1b6c:	08001d34 	stmdaeq	r0, {r2, r4, r5, r8, sl, fp, ip}
    1b70:	00000024 	andeq	r0, r0, r4, lsr #32
    1b74:	83080e41 	movwhi	r0, #36417	; 0x8e41
    1b78:	00018e02 	andeq	r8, r1, r2, lsl #28
    1b7c:	0000000c 	andeq	r0, r0, ip
    1b80:	00001a88 	andeq	r1, r0, r8, lsl #21
    1b84:	08001d58 	stmdaeq	r0, {r3, r4, r6, r8, sl, fp, ip}
    1b88:	0000001c 	andeq	r0, r0, ip, lsl r0
    1b8c:	00000014 	andeq	r0, r0, r4, lsl r0
    1b90:	00001a88 	andeq	r1, r0, r8, lsl #21
    1b94:	08001d74 	stmdaeq	r0, {r2, r4, r5, r6, r8, sl, fp, ip}
    1b98:	00000040 	andeq	r0, r0, r0, asr #32
    1b9c:	83080e41 	movwhi	r0, #36417	; 0x8e41
    1ba0:	00018e02 	andeq	r8, r1, r2, lsl #28
    1ba4:	00000018 	andeq	r0, r0, r8, lsl r0
    1ba8:	00001a88 	andeq	r1, r0, r8, lsl #21
    1bac:	08001db4 	stmdaeq	r0, {r2, r4, r5, r7, r8, sl, fp, ip}
    1bb0:	000000d4 	ldrdeq	r0, [r0], -r4
    1bb4:	84100e41 	ldrhi	r0, [r0], #-3649	; 0xe41
    1bb8:	86038504 	strhi	r8, [r3], -r4, lsl #10
    1bbc:	00018e02 	andeq	r8, r1, r2, lsl #28
    1bc0:	0000001c 	andeq	r0, r0, ip, lsl r0
    1bc4:	00001a88 	andeq	r1, r0, r8, lsl #21
    1bc8:	08001e88 	stmdaeq	r0, {r3, r7, r9, sl, fp, ip}
    1bcc:	00000300 	andeq	r0, r0, r0, lsl #6
    1bd0:	80180e42 	andshi	r0, r8, r2, asr #28
    1bd4:	84058106 	strhi	r8, [r5], #-262	; 0x106
    1bd8:	86038504 	strhi	r8, [r3], -r4, lsl #10
    1bdc:	00018e02 	andeq	r8, r1, r2, lsl #28
    1be0:	00000018 	andeq	r0, r0, r8, lsl r0
    1be4:	00001a88 	andeq	r1, r0, r8, lsl #21
    1be8:	08002188 	stmdaeq	r0, {r3, r7, r8, sp}
    1bec:	00000040 	andeq	r0, r0, r0, asr #32
    1bf0:	84100e41 	ldrhi	r0, [r0], #-3649	; 0xe41
    1bf4:	86038504 	strhi	r8, [r3], -r4, lsl #10
    1bf8:	00018e02 	andeq	r8, r1, r2, lsl #28
    1bfc:	00000014 	andeq	r0, r0, r4, lsl r0
    1c00:	00001a88 	andeq	r1, r0, r8, lsl #21
    1c04:	080021c8 	stmdaeq	r0, {r3, r6, r7, r8, sp}
    1c08:	00000060 	andeq	r0, r0, r0, rrx
    1c0c:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
    1c10:	00018e02 	andeq	r8, r1, r2, lsl #28
    1c14:	0000000c 	andeq	r0, r0, ip
    1c18:	00001a88 	andeq	r1, r0, r8, lsl #21
    1c1c:	08002228 	stmdaeq	r0, {r3, r5, r9, sp}
    1c20:	00000002 	andeq	r0, r0, r2
    1c24:	0000000c 	andeq	r0, r0, ip
    1c28:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    1c2c:	7c020001 	stcvc	0, cr0, [r2], {1}
    1c30:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    1c34:	00000018 	andeq	r0, r0, r8, lsl r0
    1c38:	00001c24 	andeq	r1, r0, r4, lsr #24
    1c3c:	0800222a 	stmdaeq	r0, {r1, r3, r5, r9, sp}
    1c40:	0000002e 	andeq	r0, r0, lr, lsr #32
    1c44:	840c0e41 	strhi	r0, [ip], #-3649	; 0xe41
    1c48:	8e028503 	cfsh32hi	mvfx8, mvfx2, #3
    1c4c:	00000001 	andeq	r0, r0, r1
    1c50:	00000014 	andeq	r0, r0, r4, lsl r0
    1c54:	00001c24 	andeq	r1, r0, r4, lsr #24
    1c58:	08002258 	stmdaeq	r0, {r3, r4, r6, r9, sp}
    1c5c:	00000024 	andeq	r0, r0, r4, lsr #32
    1c60:	84080e43 	strhi	r0, [r8], #-3651	; 0xe43
    1c64:	00018e02 	andeq	r8, r1, r2, lsl #28
    1c68:	0000000c 	andeq	r0, r0, ip
    1c6c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    1c70:	7c020001 	stcvc	0, cr0, [r2], {1}
    1c74:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    1c78:	0000000c 	andeq	r0, r0, ip
    1c7c:	00001c68 	andeq	r1, r0, r8, ror #24
    1c80:	00000000 	andeq	r0, r0, r0
    1c84:	0000000c 	andeq	r0, r0, ip
    1c88:	0000000c 	andeq	r0, r0, ip
    1c8c:	00001c68 	andeq	r1, r0, r8, ror #24
    1c90:	00000000 	andeq	r0, r0, r0
    1c94:	0000000c 	andeq	r0, r0, ip
    1c98:	0000000c 	andeq	r0, r0, ip
    1c9c:	00001c68 	andeq	r1, r0, r8, ror #24
    1ca0:	00000000 	andeq	r0, r0, r0
    1ca4:	0000000c 	andeq	r0, r0, ip
    1ca8:	0000000c 	andeq	r0, r0, ip
    1cac:	00001c68 	andeq	r1, r0, r8, ror #24
    1cb0:	00000000 	andeq	r0, r0, r0
    1cb4:	0000000c 	andeq	r0, r0, ip
    1cb8:	0000000c 	andeq	r0, r0, ip
    1cbc:	00001c68 	andeq	r1, r0, r8, ror #24
    1cc0:	00000000 	andeq	r0, r0, r0
    1cc4:	0000000c 	andeq	r0, r0, ip
    1cc8:	0000000c 	andeq	r0, r0, ip
    1ccc:	00001c68 	andeq	r1, r0, r8, ror #24
    1cd0:	00000000 	andeq	r0, r0, r0
    1cd4:	0000000c 	andeq	r0, r0, ip
    1cd8:	0000000c 	andeq	r0, r0, ip
    1cdc:	00001c68 	andeq	r1, r0, r8, ror #24
    1ce0:	00000000 	andeq	r0, r0, r0
    1ce4:	0000000c 	andeq	r0, r0, ip
    1ce8:	0000000c 	andeq	r0, r0, ip
    1cec:	00001c68 	andeq	r1, r0, r8, ror #24
    1cf0:	0800227c 	stmdaeq	r0, {r2, r3, r4, r5, r6, r9, sp}
    1cf4:	00000010 	andeq	r0, r0, r0, lsl r0
    1cf8:	0000000c 	andeq	r0, r0, ip
    1cfc:	00001c68 	andeq	r1, r0, r8, ror #24
    1d00:	00000000 	andeq	r0, r0, r0
    1d04:	0000000c 	andeq	r0, r0, ip
    1d08:	0000000c 	andeq	r0, r0, ip
    1d0c:	00001c68 	andeq	r1, r0, r8, ror #24
    1d10:	00000000 	andeq	r0, r0, r0
    1d14:	0000000e 	andeq	r0, r0, lr
    1d18:	0000000c 	andeq	r0, r0, ip
    1d1c:	00001c68 	andeq	r1, r0, r8, ror #24
    1d20:	00000000 	andeq	r0, r0, r0
    1d24:	00000010 	andeq	r0, r0, r0, lsl r0
    1d28:	0000000c 	andeq	r0, r0, ip
    1d2c:	00001c68 	andeq	r1, r0, r8, ror #24
    1d30:	0800228c 	stmdaeq	r0, {r2, r3, r7, r9, sp}
    1d34:	00000018 	andeq	r0, r0, r8, lsl r0
    1d38:	0000000c 	andeq	r0, r0, ip
    1d3c:	00001c68 	andeq	r1, r0, r8, ror #24
    1d40:	00000000 	andeq	r0, r0, r0
    1d44:	00000012 	andeq	r0, r0, r2, lsl r0
    1d48:	0000000c 	andeq	r0, r0, ip
    1d4c:	00001c68 	andeq	r1, r0, r8, ror #24
    1d50:	080022a4 	stmdaeq	r0, {r2, r5, r7, r9, sp}
    1d54:	0000003a 	andeq	r0, r0, sl, lsr r0
    1d58:	0000000c 	andeq	r0, r0, ip
    1d5c:	00001c68 	andeq	r1, r0, r8, ror #24
    1d60:	080022de 	stmdaeq	r0, {r1, r2, r3, r4, r6, r7, r9, sp}
    1d64:	0000003a 	andeq	r0, r0, sl, lsr r0
    1d68:	0000000c 	andeq	r0, r0, ip
    1d6c:	00001c68 	andeq	r1, r0, r8, ror #24
    1d70:	00000000 	andeq	r0, r0, r0
    1d74:	00000024 	andeq	r0, r0, r4, lsr #32
    1d78:	0000000c 	andeq	r0, r0, ip
    1d7c:	00001c68 	andeq	r1, r0, r8, ror #24
    1d80:	00000000 	andeq	r0, r0, r0
    1d84:	00000012 	andeq	r0, r0, r2, lsl r0
    1d88:	0000000c 	andeq	r0, r0, ip
    1d8c:	00001c68 	andeq	r1, r0, r8, ror #24
    1d90:	00000000 	andeq	r0, r0, r0
    1d94:	00000012 	andeq	r0, r0, r2, lsl r0
    1d98:	0000000c 	andeq	r0, r0, ip
    1d9c:	00001c68 	andeq	r1, r0, r8, ror #24
    1da0:	08002318 	stmdaeq	r0, {r3, r4, r8, r9, sp}
    1da4:	00000022 	andeq	r0, r0, r2, lsr #32
    1da8:	0000000c 	andeq	r0, r0, ip
    1dac:	00001c68 	andeq	r1, r0, r8, ror #24
    1db0:	0800233a 	stmdaeq	r0, {r1, r3, r4, r5, r8, r9, sp}
    1db4:	00000022 	andeq	r0, r0, r2, lsr #32
    1db8:	0000000c 	andeq	r0, r0, ip
    1dbc:	00001c68 	andeq	r1, r0, r8, ror #24
    1dc0:	00000000 	andeq	r0, r0, r0
    1dc4:	0000001e 	andeq	r0, r0, lr, lsl r0
    1dc8:	0000000c 	andeq	r0, r0, ip
    1dcc:	00001c68 	andeq	r1, r0, r8, ror #24
    1dd0:	00000000 	andeq	r0, r0, r0
    1dd4:	0000001e 	andeq	r0, r0, lr, lsl r0
    1dd8:	0000000c 	andeq	r0, r0, ip
    1ddc:	00001c68 	andeq	r1, r0, r8, ror #24
    1de0:	0800235c 	stmdaeq	r0, {r2, r3, r4, r6, r8, r9, sp}
    1de4:	0000001e 	andeq	r0, r0, lr, lsl r0
    1de8:	0000000c 	andeq	r0, r0, ip
    1dec:	00001c68 	andeq	r1, r0, r8, ror #24
    1df0:	00000000 	andeq	r0, r0, r0
    1df4:	0000001e 	andeq	r0, r0, lr, lsl r0
    1df8:	0000000c 	andeq	r0, r0, ip
    1dfc:	00001c68 	andeq	r1, r0, r8, ror #24
    1e00:	00000000 	andeq	r0, r0, r0
    1e04:	0000001e 	andeq	r0, r0, lr, lsl r0
    1e08:	0000000c 	andeq	r0, r0, ip
    1e0c:	00001c68 	andeq	r1, r0, r8, ror #24
    1e10:	00000000 	andeq	r0, r0, r0
    1e14:	0000001e 	andeq	r0, r0, lr, lsl r0
    1e18:	0000000c 	andeq	r0, r0, ip
    1e1c:	00001c68 	andeq	r1, r0, r8, ror #24
    1e20:	00000000 	andeq	r0, r0, r0
    1e24:	0000001c 	andeq	r0, r0, ip, lsl r0
    1e28:	0000000c 	andeq	r0, r0, ip
    1e2c:	00001c68 	andeq	r1, r0, r8, ror #24
    1e30:	00000000 	andeq	r0, r0, r0
    1e34:	0000001c 	andeq	r0, r0, ip, lsl r0
    1e38:	0000000c 	andeq	r0, r0, ip
    1e3c:	00001c68 	andeq	r1, r0, r8, ror #24
    1e40:	00000000 	andeq	r0, r0, r0
    1e44:	00000016 	andeq	r0, r0, r6, lsl r0
    1e48:	0000000c 	andeq	r0, r0, ip
    1e4c:	00001c68 	andeq	r1, r0, r8, ror #24
    1e50:	00000000 	andeq	r0, r0, r0
    1e54:	00000016 	andeq	r0, r0, r6, lsl r0
    1e58:	0000000c 	andeq	r0, r0, ip
    1e5c:	00001c68 	andeq	r1, r0, r8, ror #24
    1e60:	00000000 	andeq	r0, r0, r0
    1e64:	0000001e 	andeq	r0, r0, lr, lsl r0
    1e68:	0000000c 	andeq	r0, r0, ip
    1e6c:	00001c68 	andeq	r1, r0, r8, ror #24
    1e70:	00000000 	andeq	r0, r0, r0
    1e74:	0000001e 	andeq	r0, r0, lr, lsl r0
    1e78:	0000000c 	andeq	r0, r0, ip
    1e7c:	00001c68 	andeq	r1, r0, r8, ror #24
    1e80:	0800237a 	stmdaeq	r0, {r1, r3, r4, r5, r6, r8, r9, sp}
    1e84:	00000024 	andeq	r0, r0, r4, lsr #32
    1e88:	0000000c 	andeq	r0, r0, ip
    1e8c:	00001c68 	andeq	r1, r0, r8, ror #24
    1e90:	0800239e 	stmdaeq	r0, {r1, r2, r3, r4, r7, r8, r9, sp}
    1e94:	00000024 	andeq	r0, r0, r4, lsr #32
    1e98:	0000000c 	andeq	r0, r0, ip
    1e9c:	00001c68 	andeq	r1, r0, r8, ror #24
    1ea0:	00000000 	andeq	r0, r0, r0
    1ea4:	00000020 	andeq	r0, r0, r0, lsr #32
    1ea8:	0000000c 	andeq	r0, r0, ip
    1eac:	00001c68 	andeq	r1, r0, r8, ror #24
    1eb0:	00000000 	andeq	r0, r0, r0
    1eb4:	00000012 	andeq	r0, r0, r2, lsl r0
    1eb8:	0000000c 	andeq	r0, r0, ip
    1ebc:	00001c68 	andeq	r1, r0, r8, ror #24
    1ec0:	080023c4 	stmdaeq	r0, {r2, r6, r7, r8, r9, sp}
    1ec4:	00000020 	andeq	r0, r0, r0, lsr #32
    1ec8:	0000000c 	andeq	r0, r0, ip
    1ecc:	00001c68 	andeq	r1, r0, r8, ror #24
    1ed0:	080023e4 	stmdaeq	r0, {r2, r5, r6, r7, r8, r9, sp}
    1ed4:	00000020 	andeq	r0, r0, r0, lsr #32
    1ed8:	0000000c 	andeq	r0, r0, ip
    1edc:	00001c68 	andeq	r1, r0, r8, ror #24
    1ee0:	08002404 	stmdaeq	r0, {r2, sl, sp}
    1ee4:	0000001c 	andeq	r0, r0, ip, lsl r0
    1ee8:	0000000c 	andeq	r0, r0, ip
    1eec:	00001c68 	andeq	r1, r0, r8, ror #24
    1ef0:	08002420 	stmdaeq	r0, {r5, sl, sp}
    1ef4:	0000001c 	andeq	r0, r0, ip, lsl r0
    1ef8:	0000000c 	andeq	r0, r0, ip
    1efc:	00001c68 	andeq	r1, r0, r8, ror #24
    1f00:	0800243c 	stmdaeq	r0, {r2, r3, r4, r5, sl, sp}
    1f04:	0000001c 	andeq	r0, r0, ip, lsl r0
    1f08:	0000000c 	andeq	r0, r0, ip
    1f0c:	00001c68 	andeq	r1, r0, r8, ror #24
    1f10:	00000000 	andeq	r0, r0, r0
    1f14:	00000024 	andeq	r0, r0, r4, lsr #32
    1f18:	0000000c 	andeq	r0, r0, ip
    1f1c:	00001c68 	andeq	r1, r0, r8, ror #24
    1f20:	08002458 	stmdaeq	r0, {r3, r4, r6, sl, sp}
    1f24:	0000003c 	andeq	r0, r0, ip, lsr r0
    1f28:	0000000c 	andeq	r0, r0, ip
    1f2c:	00001c68 	andeq	r1, r0, r8, ror #24
    1f30:	00000000 	andeq	r0, r0, r0
    1f34:	00000020 	andeq	r0, r0, r0, lsr #32
    1f38:	0000000c 	andeq	r0, r0, ip
    1f3c:	00001c68 	andeq	r1, r0, r8, ror #24
    1f40:	08002494 	stmdaeq	r0, {r2, r4, r7, sl, sp}
    1f44:	00000020 	andeq	r0, r0, r0, lsr #32
    1f48:	00000014 	andeq	r0, r0, r4, lsl r0
    1f4c:	00001c68 	andeq	r1, r0, r8, ror #24
    1f50:	00000000 	andeq	r0, r0, r0
    1f54:	00000038 	andeq	r0, r0, r8, lsr r0
    1f58:	84080e42 	strhi	r0, [r8], #-3650	; 0xe42
    1f5c:	00018e02 	andeq	r8, r1, r2, lsl #28
    1f60:	0000000c 	andeq	r0, r0, ip
    1f64:	00001c68 	andeq	r1, r0, r8, ror #24
    1f68:	00000000 	andeq	r0, r0, r0
    1f6c:	00000020 	andeq	r0, r0, r0, lsr #32
    1f70:	0000000c 	andeq	r0, r0, ip
    1f74:	00001c68 	andeq	r1, r0, r8, ror #24
    1f78:	00000000 	andeq	r0, r0, r0
    1f7c:	00000020 	andeq	r0, r0, r0, lsr #32
    1f80:	0000000c 	andeq	r0, r0, ip
    1f84:	00001c68 	andeq	r1, r0, r8, ror #24
    1f88:	00000000 	andeq	r0, r0, r0
    1f8c:	0000001c 	andeq	r0, r0, ip, lsl r0
    1f90:	0000000c 	andeq	r0, r0, ip
    1f94:	00001c68 	andeq	r1, r0, r8, ror #24
    1f98:	00000000 	andeq	r0, r0, r0
    1f9c:	0000001c 	andeq	r0, r0, ip, lsl r0
    1fa0:	00000014 	andeq	r0, r0, r4, lsl r0
    1fa4:	00001c68 	andeq	r1, r0, r8, ror #24
    1fa8:	00000000 	andeq	r0, r0, r0
    1fac:	000000a4 	andeq	r0, r0, r4, lsr #1
    1fb0:	84080e42 	strhi	r0, [r8], #-3650	; 0xe42
    1fb4:	00018e02 	andeq	r8, r1, r2, lsl #28
    1fb8:	0000000c 	andeq	r0, r0, ip
    1fbc:	00001c68 	andeq	r1, r0, r8, ror #24
    1fc0:	00000000 	andeq	r0, r0, r0
    1fc4:	00000058 	andeq	r0, r0, r8, asr r0
    1fc8:	0000000c 	andeq	r0, r0, ip
    1fcc:	00001c68 	andeq	r1, r0, r8, ror #24
    1fd0:	00000000 	andeq	r0, r0, r0
    1fd4:	00000058 	andeq	r0, r0, r8, asr r0
    1fd8:	0000000c 	andeq	r0, r0, ip
    1fdc:	00001c68 	andeq	r1, r0, r8, ror #24
    1fe0:	00000000 	andeq	r0, r0, r0
    1fe4:	00000020 	andeq	r0, r0, r0, lsr #32
    1fe8:	0000000c 	andeq	r0, r0, ip
    1fec:	00001c68 	andeq	r1, r0, r8, ror #24
    1ff0:	00000000 	andeq	r0, r0, r0
    1ff4:	00000020 	andeq	r0, r0, r0, lsr #32
    1ff8:	0000000c 	andeq	r0, r0, ip
    1ffc:	00001c68 	andeq	r1, r0, r8, ror #24
    2000:	00000000 	andeq	r0, r0, r0
    2004:	00000040 	andeq	r0, r0, r0, asr #32
    2008:	0000000c 	andeq	r0, r0, ip
    200c:	00001c68 	andeq	r1, r0, r8, ror #24
    2010:	00000000 	andeq	r0, r0, r0
    2014:	00000042 	andeq	r0, r0, r2, asr #32
    2018:	0000000c 	andeq	r0, r0, ip
    201c:	00001c68 	andeq	r1, r0, r8, ror #24
    2020:	00000000 	andeq	r0, r0, r0
    2024:	00000006 	andeq	r0, r0, r6
    2028:	0000000c 	andeq	r0, r0, ip
    202c:	00001c68 	andeq	r1, r0, r8, ror #24
    2030:	080024b4 	stmdaeq	r0, {r2, r4, r5, r7, sl, sp}
    2034:	0000000a 	andeq	r0, r0, sl
    2038:	0000000c 	andeq	r0, r0, ip
    203c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    2040:	7c020001 	stcvc	0, cr0, [r2], {1}
    2044:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    2048:	0000000c 	andeq	r0, r0, ip
    204c:	00002038 	andeq	r2, r0, r8, lsr r0
    2050:	080024c0 	stmdaeq	r0, {r6, r7, sl, sp}
    2054:	00000020 	andeq	r0, r0, r0, lsr #32
    2058:	00000018 	andeq	r0, r0, r8, lsl r0
    205c:	00002038 	andeq	r2, r0, r8, lsr r0
    2060:	080024e0 	stmdaeq	r0, {r5, r6, r7, sl, sp}
    2064:	00000024 	andeq	r0, r0, r4, lsr #32
    2068:	84100e41 	ldrhi	r0, [r0], #-3649	; 0xe41
    206c:	86038504 	strhi	r8, [r3], -r4, lsl #10
    2070:	00018e02 	andeq	r8, r1, r2, lsl #28
    2074:	0000000c 	andeq	r0, r0, ip
    2078:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    207c:	7c020001 	stcvc	0, cr0, [r2], {1}
    2080:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    2084:	0000001c 	andeq	r0, r0, ip, lsl r0
    2088:	00002074 	andeq	r2, r0, r4, ror r0
    208c:	08002504 	stmdaeq	r0, {r2, r8, sl, sp}
    2090:	0000018c 	andeq	r0, r0, ip, lsl #3
    2094:	80180e41 	andshi	r0, r8, r1, asr #28
    2098:	82058106 	andhi	r8, r5, #-2147483647	; 0x80000001
    209c:	85038404 	strhi	r8, [r3, #-1028]	; 0x404
    20a0:	00018e02 	andeq	r8, r1, r2, lsl #28
    20a4:	00000014 	andeq	r0, r0, r4, lsl r0
    20a8:	00002074 	andeq	r2, r0, r4, ror r0
    20ac:	00000000 	andeq	r0, r0, r0
    20b0:	00000070 	andeq	r0, r0, r0, ror r0
    20b4:	83080e41 	movwhi	r0, #36417	; 0x8e41
    20b8:	00018e02 	andeq	r8, r1, r2, lsl #28

Disassembly of section .debug_str:

00000000 <.debug_str>:
* Input          : None.
* Output         : None.
* Return         : None.
*******************************************************************************/
void CTR_HP(void)
{
       0:	4f495047 	svcmi	0x00495047
  u32 wEPVal = 0;

  while (((wIstr = _GetISTR()) & ISTR_CTR) != 0)
       4:	646f4d5f 	strbtvs	r4, [pc], #-3423	; c <_Minimum_Stack_Size-0xf4>
       8:	754f5f65 	strbvc	r5, [pc, #-3941]	; fffff0ab <SCS_BASE+0x1fff10ab>
       c:	50505f74 	subspl	r5, r0, r4, ror pc
  {
    _SetISTR((u16)CLR_CTR); /* clear CTR flag */
      10:	6f437700 	svcvs	0x00437700
      14:	00746e75 	rsbseq	r6, r4, r5, ror lr
    /* extract highest priority endpoint number */
    EPindex = (u8)(wIstr & ISTR_EP_ID);
      18:	5f434352 	svcpl	0x00434352
      1c:	43535953 	cmpmi	r3, #1359872	; 0x14c000
    /* process related endpoint register */
    wEPVal = _GetENDPOINT(EPindex);
      20:	6f434b4c 	svcvs	0x00434b4c

  while (((wIstr = _GetISTR()) & ISTR_CTR) != 0)
  {
    _SetISTR((u16)CLR_CTR); /* clear CTR flag */
    /* extract highest priority endpoint number */
    EPindex = (u8)(wIstr & ISTR_EP_ID);
      24:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    /* process related endpoint register */
    wEPVal = _GetENDPOINT(EPindex);
      28:	70776700 	rsbsvc	r6, r7, r0, lsl #14
    if ((wEPVal & EP_CTR_RX) != 0)
      2c:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    {
      /* clear int flag */
      _ClearEP_CTR_RX(EPindex);
      30:	66754254 			; <UNDEFINED> instruction: 0x66754254
      34:	00726566 	rsbseq	r6, r2, r6, ror #10
      38:	5f434352 	svcpl	0x00434352

      /* call OUT service function */
      (*pEpInt_OUT[EPindex-1])();
      3c:	6e496544 	cdpvs	5, 4, cr6, cr9, cr4, {2}

    } /* if((wEPVal & EP_CTR_RX) */
    else if ((wEPVal & EP_CTR_TX) != 0)
      40:	67007469 	strvs	r7, [r0, -r9, ror #8]
    {
      /* clear int flag */
      _ClearEP_CTR_TX(EPindex);
      44:	54323375 	ldrtpl	r3, [r2], #-885	; 0x375
      48:	6e696d69 	cdpvs	13, 6, cr6, cr9, cr9, {3}
      4c:	756f4367 	strbvc	r4, [pc, #-871]!	; fffffced <SCS_BASE+0x1fff1ced>

      /* call IN service function */
      (*pEpInt_IN[EPindex-1])();
      50:	7265746e 	rsbvc	r7, r5, #1845493760	; 0x6e000000
      54:	00736d31 	rsbseq	r6, r3, r1, lsr sp
      58:	6e69616d 	powvsez	f6, f1, #5.0
      5c:	4200632e 	andmi	r6, r0, #-1207959552	; 0xb8000000
      60:	00525253 	subseq	r5, r2, r3, asr r2
      64:	4f495047 	svcmi	0x00495047
      68:	646f4d5f 	strbtvs	r4, [pc], #-3423	; 70 <_Minimum_Stack_Size-0x90>
      6c:	70620065 	rsbvc	r0, r2, r5, rrx
      70:	6d6d6f43 	stclvs	15, cr6, [sp, #-268]!	; 0xfffffef4
      74:	00646e61 	rsbeq	r6, r4, r1, ror #28
      78:	61656c43 	cmnvs	r5, r3, asr #24
      7c:	66754272 			; <UNDEFINED> instruction: 0x66754272
      80:	32726566 	rsbscc	r6, r2, #427819008	; 0x19800000
      84:	47003635 	smladxmi	r0, r5, r6, r3
      88:	5f4f4950 	svcpl	0x004f4950
      8c:	006e6950 	rsbeq	r6, lr, r0, asr r9
      90:	5f425355 	svcpl	0x00425355
      94:	5f447854 	svcpl	0x00447854
      98:	5f636544 	svcpl	0x00636544
      9c:	46003855 			; <UNDEFINED> instruction: 0x46003855
      a0:	454c4941 	strbmi	r4, [ip, #-2369]	; 0x941
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM6, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM6, DISABLE);
      break;
      
    case TIM7_BASE:
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, ENABLE);
      a4:	75460044 	strbvc	r0, [r6, #-68]	; 0x44
      a8:	6974636e 	ldmdbvs	r4!, {r1, r2, r3, r5, r6, r8, r9, sp, lr}^
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, DISABLE);
      ac:	6c616e6f 	stclvs	14, cr6, [r1], #-444	; 0xfffffe44
      break; 
      
    default:
      break;
  }
}
      b0:	74617453 	strbtvc	r7, [r1], #-1107	; 0x453
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, DISABLE);
      break;
      
    case TIM8_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, ENABLE);
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, DISABLE);  
      b4:	4c460065 	mcrrmi	0, 6, r0, r6, cr5
      b8:	5f485341 	svcpl	0x00485341
      bc:	4f525245 	svcmi	0x00525245
      c0:	52575f52 	subspl	r5, r7, #328	; 0x148
      c4:	536c0050 	cmnpl	ip, #80	; 0x50
      c8:	44746e65 	ldrbtmi	r6, [r4], #-3685	; 0xe65
      cc:	00617461 	rsbeq	r7, r1, r1, ror #8
      d0:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
      d4:	6e495f54 	mcrvs	15, 2, r5, cr9, cr4, {2}
      d8:	45007469 	strmi	r7, [r0, #-1129]	; 0x469
      dc:	726f7272 	rsbvc	r7, pc, #536870919	; 0x20000007
      e0:	74617453 	strbtvc	r7, [r1], #-1107	; 0x453
      e4:	4a007375 	bmi	1cec0 <__Stack_Size+0x1cac0>
      e8:	41706d75 	cmnmi	r0, r5, ror sp
      ec:	65726464 	ldrbvs	r6, [r2, #-1124]!	; 0x464
      f0:	52007373 	andpl	r7, r0, #-872415231	; 0xcc000001
      f4:	505f4343 	subspl	r4, pc, r3, asr #6
      f8:	6f434c4c 	svcvs	0x00434c4c
      fc:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
     100:	41535500 	cmpmi	r3, r0, lsl #10
     104:	575f5452 			; <UNDEFINED> instruction: 0x575f5452
     108:	4c64726f 	sfmmi	f7, 2, [r4], #-444	; 0xfffffe44
     10c:	74676e65 	strbtvc	r6, [r7], #-3685	; 0xe65
     110:	77670068 	strbvc	r0, [r7, -r8, rrx]!
     114:	6f547852 	svcvs	0x00547852
     118:	436c6174 	cmnmi	ip, #29
     11c:	746e756f 	strbtvc	r7, [lr], #-1391	; 0x56f
     120:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
     124:	65475f43 	strbvs	r5, [r7, #-3907]	; 0xf43
     128:	6172656e 	cmnvs	r2, lr, ror #10
     12c:	79536574 	ldmdbvc	r3, {r2, r4, r5, r6, r8, sl, sp, lr}^
     130:	6d657473 	cfstrdvs	mvd7, [r5, #-460]!	; 0xfffffe34
     134:	65736552 	ldrbvs	r6, [r3, #-1362]!	; 0x552
     138:	696c0074 	stmdbvs	ip!, {r2, r4, r5, r6}^
     13c:	0074696d 	rsbseq	r6, r4, sp, ror #18
     140:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
     144:	74535f54 	ldrbvc	r5, [r3], #-3924	; 0xf54
     148:	6942706f 	stmdbvs	r2, {r0, r1, r2, r3, r5, r6, ip, sp, lr}^
     14c:	46007374 			; <UNDEFINED> instruction: 0x46007374
     150:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
     154:	6572505f 	ldrbvs	r5, [r2, #-95]!	; 0x5f
     158:	63746566 	cmnvs	r4, #427819008	; 0x19800000
     15c:	66754268 	ldrbtvs	r4, [r5], -r8, ror #4
     160:	43726566 	cmnmi	r2, #427819008	; 0x19800000
     164:	6200646d 	andvs	r6, r0, #1828716544	; 0x6d000000
     168:	6e647561 	cdpvs	5, 6, cr7, cr4, cr1, {3}
     16c:	47006d75 	smlsdxmi	r0, r5, sp, r6
     170:	5f4f4950 	svcpl	0x004f4950
     174:	74696e49 	strbtvc	r6, [r9], #-3657	; 0xe49
     178:	43435200 	movtmi	r5, #12800	; 0x3200
     17c:	4c43505f 	mcrrmi	0, 5, r5, r3, cr15
     180:	6f43324b 	svcvs	0x0043324b
     184:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
     188:	6d695400 	cfstrdvs	mvd5, [r9, #-0]
     18c:	44676e69 	strbtmi	r6, [r7], #-3689	; 0xe69
     190:	79616c65 	stmdbvc	r1!, {r0, r2, r5, r6, sl, fp, sp, lr}^
     194:	73655400 	cmnvc	r5, #0
     198:	61745374 	cmnvs	r4, r4, ror r3
     19c:	00737574 	rsbseq	r7, r3, r4, ror r5
     1a0:	4f495047 	svcmi	0x00495047
     1a4:	6570535f 	ldrbvs	r5, [r0, #-863]!	; 0x35f
     1a8:	325f6465 	subscc	r6, pc, #1694498816	; 0x65000000
     1ac:	007a484d 	rsbseq	r4, sl, sp, asr #16
     1b0:	53414c46 	movtpl	r4, #7238	; 0x1c46
     1b4:	6c435f48 	mcrrvs	15, 4, r5, r3, cr8
     1b8:	46726165 	ldrbtmi	r6, [r2], -r5, ror #2
     1bc:	0067616c 	rsbeq	r6, r7, ip, ror #2
     1c0:	52505447 	subspl	r5, r0, #1191182336	; 0x47000000
     1c4:	43435200 	movtmi	r5, #12800	; 0x3200
     1c8:	6961575f 	stmdbvs	r1!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, ip, lr}^
     1cc:	726f4674 	rsbvc	r4, pc, #121634816	; 0x7400000
     1d0:	53455348 	movtpl	r5, #21320	; 0x5348
     1d4:	74726174 	ldrbtvc	r6, [r2], #-372	; 0x174
     1d8:	54007055 	strpl	r7, [r0], #-85	; 0x55
     1dc:	545f4d49 	ldrbpl	r4, [pc], #-3401	; 1e4 <_Minimum_Stack_Size+0xe4>
     1e0:	44657079 	strbtmi	r7, [r5], #-121	; 0x79
     1e4:	55006665 	strpl	r6, [r0, #-1637]	; 0x665
     1e8:	54524153 	ldrbpl	r4, [r2], #-339	; 0x153
     1ec:	646d435f 	strbtvs	r4, [sp], #-863	; 0x35f
     1f0:	73552f00 	cmpvc	r5, #0
     1f4:	2f737265 	svccs	0x00737265
     1f8:	63616d69 	cmnvs	r1, #6720	; 0x1a40
     1fc:	424f522f 	submi	r5, pc, #-268435454	; 0xf0000002
     200:	5349544f 	movtpl	r5, #37967	; 0x944f
     204:	65704f2d 	ldrbvs	r4, [r0, #-3885]!	; 0xf2d
     208:	2f4d436e 	svccs	0x004d436e
     20c:	6d726946 	ldclvs	9, cr6, [r2, #-280]!	; 0xfffffee8
     210:	65726177 	ldrbvs	r6, [r2, #-375]!	; 0x177
     214:	6f6f622f 	svcvs	0x006f622f
     218:	616f6c74 	smcvs	63172	; 0xf6c4
     21c:	5f726564 	svcpl	0x00726564
     220:	38307830 	ldmdacc	r0!, {r4, r5, fp, ip, sp, lr}
     224:	30303030 	eorscc	r3, r0, r0, lsr r0
     228:	55003030 	strpl	r3, [r0, #-48]	; 0x30
     22c:	545f4253 	ldrbpl	r4, [pc], #-595	; 234 <_Minimum_Stack_Size+0x134>
     230:	65484478 	strbvs	r4, [r8, #-1144]	; 0x478
     234:	00363178 	eorseq	r3, r6, r8, ror r1
     238:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
     23c:	61425f54 	cmpvs	r2, r4, asr pc
     240:	61526475 	cmpvs	r2, r5, ror r4
     244:	54006574 	strpl	r6, [r0], #-1396	; 0x574
     248:	00455552 	subeq	r5, r5, r2, asr r5
     24c:	5f4d4954 	svcpl	0x004d4954
     250:	636f6c43 	cmnvs	pc, #17152	; 0x4300
     254:	7669446b 	strbtvc	r4, [r9], -fp, ror #8
     258:	6f697369 	svcvs	0x00697369
     25c:	4954006e 	ldmdbmi	r4, {r1, r2, r3, r5, r6}^
     260:	6c435f4d 	mcrrvs	15, 4, r5, r3, cr13
     264:	46726165 	ldrbtmi	r6, [r2], -r5, ror #2
     268:	0067616c 	rsbeq	r6, r7, ip, ror #2
     26c:	52544442 	subspl	r4, r4, #1107296256	; 0x42000000
     270:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
     274:	65525f4f 	ldrbvs	r5, [r2, #-3919]	; 0xf4f
     278:	42746573 	rsbsmi	r6, r4, #482344960	; 0x1cc00000
     27c:	00737469 	rsbseq	r7, r3, r9, ror #8
     280:	36317576 			; <UNDEFINED> instruction: 0x36317576
     284:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
     288:	6e495f43 	cdpvs	15, 4, cr5, cr9, cr3, {2}
     28c:	79547469 	ldmdbvc	r4, {r0, r3, r5, r6, sl, ip, sp, lr}^
     290:	65446570 	strbvs	r6, [r4, #-1392]	; 0x570
     294:	53620066 	cmnpl	r2, #102	; 0x66
     298:	44746e65 	ldrbtmi	r6, [r4], #-3685	; 0xe65
     29c:	00617461 	rsbeq	r7, r1, r1, ror #8
     2a0:	31524343 	cmpcc	r2, r3, asr #6
     2a4:	52434300 	subpl	r4, r3, #0
     2a8:	43430032 	movtmi	r0, #12338	; 0x3032
     2ac:	43003352 	movwmi	r3, #850	; 0x352
     2b0:	00345243 	eorseq	r5, r4, r3, asr #4
     2b4:	524d4343 	subpl	r4, sp, #201326593	; 0xc000001
     2b8:	43430031 	movtmi	r0, #12337	; 0x3031
     2bc:	0032524d 	eorseq	r5, r2, sp, asr #4
     2c0:	4f495047 	svcmi	0x00495047
     2c4:	6570535f 	ldrbvs	r5, [r0, #-863]!	; 0x35f
     2c8:	315f6465 	cmpcc	pc, r5, ror #8
     2cc:	7a484d30 	bvc	1213794 <__Stack_Size+0x1213394>
     2d0:	41776700 	cmnmi	r7, r0, lsl #14
     2d4:	65726464 	ldrbvs	r6, [r2, #-1124]!	; 0x464
     2d8:	6f507373 	svcvs	0x00507373
     2dc:	65746e69 	ldrbvs	r6, [r4, #-3689]!	; 0xe69
     2e0:	6f4e0072 	svcvs	0x004e0072
     2e4:	70704174 	rsbsvc	r4, r0, r4, ror r1
     2e8:	44574900 	ldrbmi	r4, [r7], #-2304	; 0x900
     2ec:	72575f47 	subsvc	r5, r7, #284	; 0x11c
     2f0:	41657469 	cmnmi	r5, r9, ror #8
     2f4:	73656363 	cmnvc	r5, #-1946157055	; 0x8c000001
     2f8:	646d4373 	strbtvs	r4, [sp], #-883	; 0x373
     2fc:	41535500 	cmpmi	r3, r0, lsl #10
     300:	535f5452 	cmppl	pc, #1375731712	; 0x52000000
     304:	44646e65 	strbtmi	r6, [r4], #-3685	; 0xe65
     308:	00617461 	rsbeq	r7, r1, r1, ror #8
     30c:	6e655377 	mcrvs	3, 3, r5, cr5, cr7, {3}
     310:	74614474 	strbtvc	r4, [r1], #-1140	; 0x474
     314:	62670061 	rsbvs	r0, r7, #97	; 0x61
     318:	42785270 	rsbsmi	r5, r8, #7
     31c:	65666675 	strbvs	r6, [r6, #-1653]!	; 0x675
     320:	50470072 	subpl	r0, r7, r2, ror r0
     324:	535f4f49 	cmppl	pc, #292	; 0x124
     328:	69427465 	stmdbvs	r2, {r0, r2, r5, r6, sl, ip, sp, lr}^
     32c:	55007374 	strpl	r7, [r0, #-884]	; 0x374
     330:	495f4253 	ldmdbmi	pc, {r0, r1, r4, r6, r9, lr}^	; <UNPREDICTABLE>
     334:	0074696e 	rsbseq	r6, r4, lr, ror #18
     338:	53414c46 	movtpl	r4, #7238	; 0x1c46
     33c:	61745348 	cmnvs	r4, r8, asr #6
     340:	00737574 	rsbseq	r7, r3, r4, ror r5
     344:	4f495047 	svcmi	0x00495047
     348:	6e69505f 	mcrvs	0, 3, r5, cr9, cr15, {2}
     34c:	616d6552 	cmnvs	sp, r2, asr r5
     350:	6e6f4370 	mcrvs	3, 3, r4, cr15, cr0, {3}
     354:	00676966 	rsbeq	r6, r7, r6, ror #18
     358:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
     35c:	65475f54 	strbvs	r5, [r7, #-3924]	; 0xf54
     360:	616c4674 	smcvs	50276	; 0xc464
     364:	61745367 	cmnvs	r4, r7, ror #6
     368:	00737574 	rsbseq	r7, r3, r4, ror r5
     36c:	76654462 	strbtvc	r4, [r5], -r2, ror #8
     370:	53656369 	cmnpl	r5, #-1543503871	; 0xa4000001
     374:	65746174 	ldrbvs	r6, [r4, #-372]!	; 0x174
     378:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
     37c:	6f4d5f4f 	svcvs	0x004d5f4f
     380:	495f6564 	ldmdbmi	pc, {r2, r5, r6, r8, sl, sp, lr}^	; <UNPREDICTABLE>
     384:	4d004450 	cfstrsmi	mvf4, [r0, #-320]	; 0xfffffec0
     388:	726f6d65 	rsbvc	r6, pc, #6464	; 0x1940
     38c:	6f725079 	svcvs	0x00725079
     390:	6d617267 	sfmvs	f7, 2, [r1, #-412]!	; 0xfffffe64
     394:	74617453 	strbtvc	r7, [r1], #-1107	; 0x453
     398:	67007375 	smlsdxvs	r0, r5, r3, r7
     39c:	41535577 	cmpmi	r3, r7, ror r5
     3a0:	72575452 	subsvc	r5, r7, #1375731712	; 0x52000000
     3a4:	50657469 	rsbpl	r7, r5, r9, ror #8
     3a8:	47007274 	smlsdxmi	r0, r4, r2, r7
     3ac:	5f4f4950 	svcpl	0x004f4950
     3b0:	65646f4d 	strbvs	r6, [r4, #-3917]!	; 0xf4d
     3b4:	5550495f 	ldrbpl	r4, [r0, #-2399]	; 0x95f
     3b8:	414c4600 	cmpmi	ip, r0, lsl #12
     3bc:	545f4853 	ldrbpl	r4, [pc], #-2131	; 3c4 <_Minimum_Stack_Size+0x2c4>
     3c0:	4f454d49 	svcmi	0x00454d49
     3c4:	55005455 	strpl	r5, [r0, #-1109]	; 0x455
     3c8:	545f4253 	ldrbpl	r4, [pc], #-595	; 3d0 <_Minimum_Stack_Size+0x2d0>
     3cc:	65484478 	strbvs	r4, [r8, #-1144]	; 0x478
     3d0:	00323378 	eorseq	r3, r2, r8, ror r3
     3d4:	4f495047 	svcmi	0x00495047
     3d8:	646f4d5f 	strbtvs	r4, [pc], #-3423	; 3e0 <_Minimum_Stack_Size+0x2e0>
     3dc:	754f5f65 	strbvc	r5, [pc, #-3941]	; fffff47f <SCS_BASE+0x1fff147f>
     3e0:	444f5f74 	strbmi	r5, [pc], #-3956	; 3e8 <_Minimum_Stack_Size+0x2e8>
     3e4:	61724500 	cmnvs	r2, r0, lsl #10
     3e8:	6f436573 	svcvs	0x00436573
     3ec:	65746e75 	ldrbvs	r6, [r4, #-3701]!	; 0xe75
     3f0:	52620072 	rsbpl	r0, r2, #114	; 0x72
     3f4:	74614478 	strbtvc	r4, [r1], #-1144	; 0x478
     3f8:	624e0061 	subvs	r0, lr, #97	; 0x61
     3fc:	50664f72 	rsbpl	r4, r6, r2, ror pc
     400:	00656761 	rsbeq	r6, r5, r1, ror #14
     404:	32337576 	eorscc	r7, r3, #494927872	; 0x1d800000
     408:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
     40c:	6572505f 	ldrbvs	r5, [r2, #-95]!	; 0x5f
     410:	6c616373 	stclvs	3, cr6, [r1], #-460	; 0xfffffe34
     414:	46007265 	strmi	r7, [r0], -r5, ror #4
     418:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
     41c:	5355425f 	cmppl	r5, #-268435451	; 0xf0000005
     420:	49440059 	stmdbmi	r4, {r0, r3, r4, r6}^
     424:	55005245 	strpl	r5, [r0, #-581]	; 0x245
     428:	545f4253 	ldrbpl	r4, [pc], #-595	; 430 <__Stack_Size+0x30>
     42c:	65484478 	strbvs	r4, [r8, #-1144]	; 0x478
     430:	46003878 			; <UNDEFINED> instruction: 0x46003878
     434:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
     438:	6c6e555f 	cfstr64vs	mvdx5, [lr], #-380	; 0xfffffe84
     43c:	006b636f 	rsbeq	r6, fp, pc, ror #6
     440:	4f495047 	svcmi	0x00495047
     444:	6165525f 	cmnvs	r5, pc, asr r2
     448:	706e4964 	rsbvc	r4, lr, r4, ror #18
     44c:	61447475 	hvcvs	18245	; 0x4745
     450:	69426174 	stmdbvs	r2, {r2, r4, r5, r6, r8, sp, lr}^
     454:	53550074 	cmppl	r5, #116	; 0x74
     458:	5f545241 	svcpl	0x00545241
     45c:	65707954 	ldrbvs	r7, [r0, #-2388]!	; 0x954
     460:	00666544 	rsbeq	r6, r6, r4, asr #10
     464:	52444441 	subpl	r4, r4, #1090519040	; 0x41000000
     468:	45535345 	ldrbmi	r5, [r3, #-837]	; 0x345
     46c:	49540044 	ldmdbmi	r4, {r2, r6}^
     470:	65525f4d 	ldrbvs	r5, [r2, #-3917]	; 0xf4d
     474:	69746570 	ldmdbvs	r4!, {r4, r5, r6, r8, sl, sp, lr}^
     478:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
     47c:	6e756f43 	cdpvs	15, 7, cr6, cr5, cr3, {2}
     480:	00726574 	rsbseq	r6, r2, r4, ror r5
     484:	6c466267 	sfmvs	f6, 2, [r6], {103}	; 0x67
     488:	44687361 	strbtmi	r7, [r8], #-865	; 0x361
     48c:	6c6e776f 	stclvs	7, cr7, [lr], #-444	; 0xfffffe44
     490:	5364616f 	cmnpl	r4, #-1073741797	; 0xc000001b
     494:	74726174 	ldrbtvc	r6, [r2], #-372	; 0x174
     498:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
     49c:	646d435f 	strbtvs	r4, [sp], #-863	; 0x35f
     4a0:	414c4600 	cmpmi	ip, r0, lsl #12
     4a4:	435f4853 	cmpmi	pc, #5439488	; 0x530000
     4a8:	4c504d4f 	mrrcmi	13, 4, r4, r0, cr15
     4ac:	00455445 	subeq	r5, r5, r5, asr #8
     4b0:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
     4b4:	6e495f54 	mcrvs	15, 2, r5, cr9, cr4, {2}
     4b8:	74537469 	ldrbvc	r7, [r3], #-1129	; 0x469
     4bc:	74637572 	strbtvc	r7, [r3], #-1394	; 0x572
     4c0:	00657275 	rsbeq	r7, r5, r5, ror r2
     4c4:	69727453 	ldmdbvs	r2!, {r0, r1, r4, r6, sl, ip, sp, lr}^
     4c8:	6f43676e 	svcvs	0x0043676e
     4cc:	7261706d 	rsbvc	r7, r1, #109	; 0x6d
     4d0:	43430065 	movtmi	r0, #12389	; 0x3065
     4d4:	4e005245 	cdpmi	2, 0, cr5, cr0, cr5, {2}
     4d8:	5f434956 	svcpl	0x00434956
     4dc:	74696e49 	strbtvc	r6, [r9], #-3657	; 0xe49
     4e0:	75727453 	ldrbvc	r7, [r2, #-1107]!	; 0x453
     4e4:	72757463 	rsbsvc	r7, r5, #1660944384	; 0x63000000
     4e8:	49440065 	stmdbmi	r4, {r0, r2, r5, r6}^
     4ec:	4c424153 	stfmie	f4, [r2], {83}	; 0x53
     4f0:	43520045 	cmpmi	r2, #69	; 0x45
     4f4:	50415f43 	subpl	r5, r1, r3, asr #30
     4f8:	65503142 	ldrbvs	r3, [r0, #-322]	; 0x142
     4fc:	68706972 	ldmdavs	r0!, {r1, r4, r5, r6, r8, fp, sp, lr}^
     500:	636f6c43 	cmnvs	pc, #17152	; 0x4300
     504:	646d436b 	strbtvs	r4, [sp], #-875	; 0x36b
     508:	62737500 	rsbsvs	r7, r3, #0
     50c:	6f437852 	svcvs	0x00437852
     510:	00746e75 	rsbseq	r6, r4, r5, ror lr
     514:	4349564e 	movtmi	r5, #38478	; 0x964e
     518:	7465535f 	strbtvc	r5, [r5], #-863	; 0x35f
     51c:	74636556 	strbtvc	r6, [r3], #-1366	; 0x556
     520:	6154726f 	cmpvs	r4, pc, ror #4
     524:	00656c62 	rsbeq	r6, r5, r2, ror #24
     528:	73447062 	movtvc	r7, #16482	; 0x4062
     52c:	49540074 	ldmdbmi	r4, {r2, r4, r5, r6}^
     530:	6f435f4d 	svcvs	0x00435f4d
     534:	65746e75 	ldrbvs	r6, [r4, #-3701]!	; 0xe75
     538:	646f4d72 	strbtvs	r4, [pc], #-3442	; 540 <__Stack_Size+0x140>
     53c:	77670065 	strbvc	r0, [r7, -r5, rrx]!
     540:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
     544:	61655254 	cmnvs	r5, r4, asr r2
     548:	72745064 	rsbsvc	r5, r4, #100	; 0x64
     54c:	41535500 	cmpmi	r3, r0, lsl #10
     550:	4d5f5452 	cfldrdmi	mvd5, [pc, #-328]	; 410 <__Stack_Size+0x10>
     554:	0065646f 	rsbeq	r6, r5, pc, ror #8
     558:	52434d53 	subpl	r4, r3, #5312	; 0x14c0
     55c:	43435200 	movtmi	r5, #12800	; 0x3200
     560:	4553485f 	ldrbmi	r4, [r3, #-2143]	; 0x85f
     564:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
     568:	55006769 	strpl	r6, [r0, #-1897]	; 0x769
     56c:	54524153 	ldrbpl	r4, [r2], #-339	; 0x153
     570:	7261485f 	rsbvc	r4, r1, #6225920	; 0x5f0000
     574:	72617764 	rsbvc	r7, r1, #26214400	; 0x1900000
     578:	6f6c4665 	svcvs	0x006c4665
     57c:	6e6f4377 	mcrvs	3, 3, r4, cr15, cr7, {3}
     580:	6c6f7274 	sfmvs	f7, 2, [pc], #-464	; 3b8 <_Minimum_Stack_Size+0x2b8>
     584:	57776700 	ldrbpl	r6, [r7, -r0, lsl #14]!
     588:	65746972 	ldrbvs	r6, [r4, #-2418]!	; 0x972
     58c:	746f7250 	strbtvc	r7, [pc], #-592	; 594 <__Stack_Size+0x194>
     590:	65746365 	ldrbvs	r6, [r4, #-869]!	; 0x365
     594:	67615064 	strbvs	r5, [r1, -r4, rrx]!
     598:	50007365 	andpl	r7, r0, r5, ror #6
     59c:	5245574f 	subpl	r5, r5, #20709376	; 0x13c0000
     5a0:	46004445 	strmi	r4, [r0], -r5, asr #8
     5a4:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
     5a8:	636f4c5f 	cmnvs	pc, #24320	; 0x5f00
     5ac:	6f62006b 	svcvs	0x0062006b
     5b0:	52006c6f 	andpl	r6, r0, #28416	; 0x6f00
     5b4:	435f4343 	cmpmi	pc, #201326593	; 0xc000001
     5b8:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
     5bc:	61727567 	cmnvs	r2, r7, ror #10
     5c0:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
     5c4:	33756700 	cmncc	r5, #0
     5c8:	6d695432 	cfstrdvs	mvd5, [r9, #-200]!	; 0xffffff38
     5cc:	43676e69 	cmnmi	r7, #1680	; 0x690
     5d0:	746e756f 	strbtvc	r7, [lr], #-1391	; 0x56f
     5d4:	6d317265 	lfmvs	f7, 4, [r1, #-404]!	; 0xfffffe6c
     5d8:	78545f73 	ldmdavc	r4, {r0, r1, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
     5dc:	57490064 	strbpl	r0, [r9, -r4, rrx]
     5e0:	535f4744 	cmppl	pc, #17825792	; 0x1100000
     5e4:	65527465 	ldrbvs	r7, [r2, #-1125]	; 0x465
     5e8:	64616f6c 	strbtvs	r6, [r1], #-3948	; 0xf6c
     5ec:	49626700 	stmdbmi	r2!, {r8, r9, sl, sp, lr}^
     5f0:	616c4673 	smcvs	50275	; 0xc463
     5f4:	6f4c6873 	svcvs	0x004c6873
     5f8:	47006b63 	strmi	r6, [r0, -r3, ror #22]
     5fc:	5f4f4950 	svcpl	0x004f4950
     600:	74696e49 	strbtvc	r6, [r9], #-3657	; 0xe49
     604:	75727453 	ldrbvc	r7, [r2, #-1107]!	; 0x453
     608:	72757463 	rsbsvc	r7, r5, #1660944384	; 0x63000000
     60c:	57490065 	strbpl	r0, [r9, -r5, rrx]
     610:	535f4744 	cmppl	pc, #17825792	; 0x1100000
     614:	72507465 	subsvc	r7, r0, #1694498816	; 0x65000000
     618:	61637365 	cmnvs	r3, r5, ror #6
     61c:	0072656c 	rsbseq	r6, r2, ip, ror #10
     620:	42447852 	submi	r7, r4, #5373952	; 0x520000
     624:	65666675 	strbvs	r6, [r6, #-1653]!	; 0x675
     628:	6f724672 	svcvs	0x00724672
     62c:	736f486d 	cmnvc	pc, #7143424	; 0x6d0000
     630:	6e490074 	mcrvs	0, 2, r0, cr9, cr4, {3}
     634:	72726574 	rsbsvc	r6, r2, #486539264	; 0x1d000000
     638:	31747075 	cmncc	r4, r5, ror r0
     63c:	5200736d 	andpl	r7, r0, #-1275068415	; 0xb4000001
     640:	485f4343 	ldmdami	pc, {r0, r1, r6, r8, r9, lr}^	; <UNPREDICTABLE>
     644:	434b4c43 	movtmi	r4, #48195	; 0xbc43
     648:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
     64c:	42620067 	rsbmi	r0, r2, #103	; 0x67
     650:	00657479 	rsbeq	r7, r5, r9, ror r4
     654:	4349564e 	movtmi	r5, #38478	; 0x964e
     658:	5152495f 	cmppl	r2, pc, asr r9
     65c:	6e616843 	cdpvs	8, 6, cr6, cr1, cr3, {2}
     660:	006c656e 	rsbeq	r6, ip, lr, ror #10
     664:	5f4d4954 	svcpl	0x004d4954
     668:	69726550 	ldmdbvs	r2!, {r4, r6, r8, sl, sp, lr}^
     66c:	5200646f 	andpl	r6, r0, #1862270976	; 0x6f000000
     670:	505f4343 	subspl	r4, pc, r3, asr #6
     674:	314b4c43 	cmpcc	fp, r3, asr #24
     678:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
     67c:	4e006769 	cdpmi	7, 0, cr6, cr0, cr9, {3}
     680:	5f434956 	svcpl	0x00434956
     684:	74696e49 	strbtvc	r6, [r9], #-3657	; 0xe49
     688:	74706f00 	ldrbtvc	r6, [r0], #-3840	; 0xf00
     68c:	006e6f69 	rsbeq	r6, lr, r9, ror #30
     690:	44706267 	ldrbtmi	r6, [r0], #-615	; 0x267
     694:	61444c58 	cmpvs	r4, r8, asr ip
     698:	75426174 	strbvc	r6, [r2, #-372]	; 0x174
     69c:	72656666 	rsbvc	r6, r5, #106954752	; 0x6600000
     6a0:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
     6a4:	6f4d5f4f 	svcvs	0x004d5f4f
     6a8:	415f6564 	cmpmi	pc, r4, ror #10
     6ac:	444f5f46 	strbmi	r5, [pc], #-3910	; 6b4 <__Stack_Size+0x2b4>
     6b0:	6d695400 	cfstrdvs	mvd5, [r9, #-0]
     6b4:	435f7265 	cmpmi	pc, #1342177286	; 0x50000006
     6b8:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
     6bc:	61727567 	cmnvs	r2, r7, ror #10
     6c0:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
     6c4:	74537400 	ldrbvc	r7, [r3], #-1024	; 0x400
     6c8:	41747261 	cmnmi	r4, r1, ror #4
     6cc:	00726464 	rsbseq	r6, r2, r4, ror #8
     6d0:	20554e47 	subscs	r4, r5, r7, asr #28
     6d4:	2e342043 	cdpcs	0, 3, cr2, cr4, cr3, {2}
     6d8:	20342e37 	eorscs	r2, r4, r7, lsr lr
     6dc:	33313032 	teqcc	r1, #50	; 0x32
     6e0:	33313930 	teqcc	r1, #786432	; 0xc0000
     6e4:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0x820
     6e8:	7361656c 	cmnvc	r1, #452984832	; 0x1b000000
     6ec:	5b202965 	blpl	80ac88 <__Stack_Size+0x80a888>
     6f0:	2f4d5241 	svccs	0x004d5241
     6f4:	65626d65 	strbvs	r6, [r2, #-3429]!	; 0xd65
     6f8:	64656464 	strbtvs	r6, [r5], #-1124	; 0x464
     6fc:	375f342d 	ldrbcc	r3, [pc, -sp, lsr #8]
     700:	6172622d 	cmnvs	r2, sp, lsr #4
     704:	2068636e 	rsbcs	r6, r8, lr, ror #6
     708:	69766572 	ldmdbvs	r6!, {r1, r4, r5, r6, r8, sl, sp, lr}^
     70c:	6e6f6973 	mcrvs	9, 3, r6, cr15, cr3, {3}
     710:	32303220 	eorscc	r3, r0, #2
     714:	5d313036 	ldcpl	0, cr3, [r1, #-216]!	; 0xffffff28
     718:	656c4300 	strbvs	r4, [ip, #-768]!	; 0x300
     71c:	69547261 	ldmdbvs	r4, {r0, r5, r6, r9, ip, sp, lr}^
     720:	754f656d 	strbvc	r6, [pc, #-1389]	; 1bb <_Minimum_Stack_Size+0xbb>
     724:	66754274 			; <UNDEFINED> instruction: 0x66754274
     728:	00726566 	rsbseq	r6, r2, r6, ror #10
     72c:	53414c46 	movtpl	r4, #7238	; 0x1c46
     730:	65535f48 	ldrbvs	r5, [r3, #-3912]	; 0xf48
     734:	74614c74 	strbtvc	r4, [r1], #-3188	; 0xc74
     738:	79636e65 	stmdbvc	r3!, {r0, r2, r5, r6, r9, sl, fp, sp, lr}^
     73c:	414c4600 	cmpmi	ip, r0, lsl #12
     740:	535f4853 	cmppl	pc, #5439488	; 0x530000
     744:	75746174 	ldrbvc	r6, [r4, #-372]!	; 0x174
     748:	79530073 	ldmdbvc	r3, {r0, r1, r4, r5, r6}^
     74c:	63695473 	cmnvs	r9, #1929379840	; 0x73000000
     750:	54495f6b 	strbpl	r5, [r9], #-3947	; 0xf6b
     754:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
     758:	52006769 	andpl	r6, r0, #27525120	; 0x1a40000
     75c:	555f4343 	ldrbpl	r4, [pc, #-835]	; 421 <__Stack_Size+0x21>
     760:	4c434253 	sfmmi	f4, 2, [r3], {83}	; 0x53
     764:	6e6f434b 	cdpvs	3, 6, cr4, cr15, cr11, {2}
     768:	00676966 	rsbeq	r6, r7, r6, ror #18
     76c:	5f434352 	svcpl	0x00434352
     770:	46746547 	ldrbtmi	r6, [r4], -r7, asr #10
     774:	5367616c 	cmnpl	r7, #27
     778:	75746174 	ldrbvc	r6, [r4, #-372]!	; 0x174
     77c:	50470073 	subpl	r0, r7, r3, ror r0
     780:	70534f49 	subsvc	r4, r3, r9, asr #30
     784:	5f646565 	svcpl	0x00646565
     788:	65707954 	ldrbvs	r7, [r0, #-2388]!	; 0x954
     78c:	00666544 	rsbeq	r6, r6, r4, asr #10
     790:	4f495047 	svcmi	0x00495047
     794:	646f4d5f 	strbtvs	r4, [pc], #-3423	; 79c <__Stack_Size+0x39c>
     798:	49415f65 	stmdbmi	r1, {r0, r2, r5, r6, r8, r9, sl, fp, ip, lr}^
     79c:	4552004e 	ldrbmi	r0, [r2, #-78]	; 0x4e
     7a0:	56524553 			; <UNDEFINED> instruction: 0x56524553
     7a4:	00304445 	eorseq	r4, r0, r5, asr #8
     7a8:	45534552 	ldrbmi	r4, [r3, #-1362]	; 0x552
     7ac:	44455652 	strbmi	r5, [r5], #-1618	; 0x652
     7b0:	45520031 	ldrbmi	r0, [r2, #-49]	; 0x31
     7b4:	56524553 			; <UNDEFINED> instruction: 0x56524553
     7b8:	00324445 	eorseq	r4, r2, r5, asr #8
     7bc:	45534552 	ldrbmi	r4, [r3, #-1362]	; 0x552
     7c0:	44455652 	strbmi	r5, [r5], #-1618	; 0x652
     7c4:	45520033 	ldrbmi	r0, [r2, #-51]	; 0x33
     7c8:	56524553 			; <UNDEFINED> instruction: 0x56524553
     7cc:	00344445 	eorseq	r4, r4, r5, asr #8
     7d0:	45534552 	ldrbmi	r4, [r3, #-1362]	; 0x552
     7d4:	44455652 	strbmi	r5, [r5], #-1618	; 0x652
     7d8:	45520035 	ldrbmi	r0, [r2, #-53]	; 0x35
     7dc:	56524553 			; <UNDEFINED> instruction: 0x56524553
     7e0:	00364445 	eorseq	r4, r6, r5, asr #8
     7e4:	726f6873 	rsbvc	r6, pc, #7536640	; 0x730000
     7e8:	6e692074 	mcrvs	0, 3, r2, cr9, cr4, {3}
     7ec:	45520074 	ldrbmi	r0, [r2, #-116]	; 0x74
     7f0:	56524553 			; <UNDEFINED> instruction: 0x56524553
     7f4:	00384445 	eorseq	r4, r8, r5, asr #8
     7f8:	45534552 	ldrbmi	r4, [r3, #-1362]	; 0x552
     7fc:	44455652 	strbmi	r5, [r5], #-1618	; 0x652
     800:	50470039 	subpl	r0, r7, r9, lsr r0
     804:	4d5f4f49 	ldclmi	15, cr4, [pc, #-292]	; 6e8 <__Stack_Size+0x2e8>
     808:	5f65646f 	svcpl	0x0065646f
     80c:	505f4641 	subspl	r4, pc, r1, asr #12
     810:	6f6c0050 	svcvs	0x006c0050
     814:	6920676e 	stmdbvs	r0!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}
     818:	4400746e 	strmi	r7, [r0], #-1134	; 0x46e
     81c:	0052414d 	subseq	r4, r2, sp, asr #2
     820:	53414c46 	movtpl	r4, #7238	; 0x1c46
     824:	52455f48 	subpl	r5, r5, #288	; 0x120
     828:	5f524f52 	svcpl	0x00524f52
     82c:	50004750 	andpl	r4, r0, r0, asr r7
     830:	45535341 	ldrbmi	r5, [r3, #-833]	; 0x341
     834:	62670044 	rsbvs	r0, r7, #68	; 0x44
     838:	6e756f43 	cdpvs	15, 7, cr6, cr5, cr3, {2}
     83c:	68430074 	stmdavs	r3, {r2, r4, r5, r6}^
     840:	546b6365 	strbtpl	r6, [fp], #-869	; 0x365
     844:	4f656d69 	svcmi	0x00656d69
     848:	55007475 	strpl	r7, [r0, #-1141]	; 0x475
     84c:	54524153 	ldrbpl	r4, [r2], #-339	; 0x153
     850:	4354495f 	cmpmi	r4, #1556480	; 0x17c000
     854:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
     858:	41460067 	cmpmi	r6, r7, rrx
     85c:	0045534c 	subeq	r5, r5, ip, asr #6
     860:	6e457767 	cdpvs	7, 4, cr7, cr5, cr7, {3}
     864:	64644164 	strbtvs	r4, [r4], #-356	; 0x164
     868:	73736572 	cmnvc	r3, #478150656	; 0x1c800000
     86c:	6e696f50 	mcrvs	15, 3, r6, cr9, cr0, {2}
     870:	00726574 	rsbseq	r6, r2, r4, ror r5
     874:	5f4d4954 	svcpl	0x004d4954
     878:	6f435449 	svcvs	0x00435449
     87c:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
     880:	73795300 	cmnvc	r9, #0
     884:	6b636954 	blvs	18daddc <__Stack_Size+0x18da9dc>
     888:	756f435f 	strbvc	r4, [pc, #-863]!	; 531 <__Stack_Size+0x131>
     88c:	7265746e 	rsbvc	r7, r5, #1845493760	; 0x6e000000
     890:	00646d43 	rsbeq	r6, r4, r3, asr #26
     894:	65527767 	ldrbvs	r7, [r2, #-1895]	; 0x767
     898:	76696563 	strbtvc	r6, [r9], -r3, ror #10
     89c:	68436465 	stmdavs	r3, {r0, r2, r5, r6, sl, sp, lr}^
     8a0:	536b6365 	cmnpl	fp, #-1811939327	; 0x94000001
     8a4:	72466d75 	subvc	r6, r6, #7488	; 0x1d40
     8a8:	6f486d6f 	svcvs	0x00486d6f
     8ac:	55007473 	strpl	r7, [r0, #-1139]	; 0x473
     8b0:	54524153 	ldrbpl	r4, [r2], #-339	; 0x153
     8b4:	656c435f 	strbvs	r4, [ip, #-863]!	; 0x35f
     8b8:	6c467261 	sfmvs	f7, 2, [r6], {97}	; 0x61
     8bc:	47006761 	strmi	r6, [r0, -r1, ror #14]
     8c0:	5f4f4950 	svcpl	0x004f4950
     8c4:	65707954 	ldrbvs	r7, [r0, #-2388]!	; 0x954
     8c8:	00666544 	rsbeq	r6, r6, r4, asr #10
     8cc:	4f495047 	svcmi	0x00495047
     8d0:	65646f4d 	strbvs	r6, [r4, #-3917]!	; 0xf4d
     8d4:	7079545f 	rsbsvc	r5, r9, pc, asr r4
     8d8:	66654465 	strbtvs	r4, [r5], -r5, ror #8
     8dc:	42535500 	subsmi	r5, r3, #0
     8e0:	5f78525f 	svcpl	0x0078525f
     8e4:	00746e43 	rsbseq	r6, r4, r3, asr #28
     8e8:	5f434352 	svcpl	0x00434352
     8ec:	53746547 	cmnpl	r4, #297795584	; 0x11c00000
     8f0:	4c435359 	mcrrmi	3, 5, r5, r3, cr9
     8f4:	756f534b 	strbvc	r5, [pc, #-843]!	; 5b1 <__Stack_Size+0x1b1>
     8f8:	00656372 	rsbeq	r6, r5, r2, ror r3
     8fc:	42414e45 	submi	r4, r1, #1104	; 0x450
     900:	4e00454c 	cfsh32mi	mvfx4, mvfx0, #44
     904:	5f434956 	svcpl	0x00434956
     908:	43515249 	cmpmi	r1, #-1879048188	; 0x90000004
     90c:	6e6e6168 	powvsez	f6, f6, #0.0
     910:	6d436c65 	stclvs	12, cr6, [r3, #-404]	; 0xfffffe6c
     914:	69730064 	ldmdbvs	r3!, {r2, r5, r6}^
     918:	7974657a 	ldmdbvc	r4!, {r1, r3, r4, r5, r6, r8, sl, sp, lr}^
     91c:	6c006570 	cfstr32vs	mvfx6, [r0], {112}	; 0x70
     920:	20676e6f 	rsbcs	r6, r7, pc, ror #28
     924:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
     928:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xe67
     92c:	746e6920 	strbtvc	r6, [lr], #-2336	; 0x920
     930:	62735500 	rsbsvs	r5, r3, #0
     934:	44706356 	ldrbtmi	r6, [r0], #-854	; 0x356
     938:	6f637369 	svcvs	0x00637369
     93c:	63656e6e 	cmnvs	r5, #1760	; 0x6e0
     940:	43520074 	cmpmi	r2, #116	; 0x74
     944:	6c435f43 	mcrrvs	15, 4, r5, r3, cr3
     948:	46726165 	ldrbtmi	r6, [r2], -r5, ror #2
     94c:	0067616c 	rsbeq	r6, r7, ip, ror #2
     950:	69726553 	ldmdbvs	r2!, {r0, r1, r4, r6, r8, sl, sp, lr}^
     954:	6f4d6c61 	svcvs	0x004d6c61
     958:	6f74696e 	svcvs	0x0074696e
     95c:	62670072 	rsbvs	r0, r7, #114	; 0x72
     960:	574c5844 	strbpl	r5, [ip, -r4, asr #16]
     964:	65746972 	ldrbvs	r6, [r4, #-2418]!	; 0x972
     968:	6e696f50 	mcrvs	15, 3, r6, cr9, cr0, {2}
     96c:	00726574 	rsbseq	r6, r2, r4, ror r5
     970:	5f425355 	svcpl	0x00425355
     974:	53447854 	movtpl	r7, #18516	; 0x4854
     978:	6e697274 	mcrvs	2, 3, r7, cr9, cr4, {3}
     97c:	49540067 	ldmdbmi	r4, {r0, r1, r2, r5, r6}^
     980:	69545f4d 	ldmdbvs	r4, {r0, r2, r3, r6, r8, r9, sl, fp, ip, lr}^
     984:	6142656d 	cmpvs	r2, sp, ror #10
     988:	74536573 	ldrbvc	r6, [r3], #-1395	; 0x573
     98c:	74637572 	strbtvc	r7, [r3], #-1394	; 0x572
     990:	00657275 	rsbeq	r7, r5, r5, ror r2
     994:	5f6c7864 	svcpl	0x006c7864
     998:	5f746567 	svcpl	0x00746567
     99c:	64756162 	ldrbtvs	r6, [r5], #-354	; 0x162
     9a0:	65746172 	ldrbvs	r6, [r4, #-370]!	; 0x172
     9a4:	4e4f4300 	cdpmi	3, 4, cr4, cr15, cr0, {0}
     9a8:	55474946 	strbpl	r4, [r7, #-2374]	; 0x946
     9ac:	00444552 	subeq	r4, r4, r2, asr r5
     9b0:	4f495047 	svcmi	0x00495047
     9b4:	696e495f 	stmdbvs	lr!, {r0, r1, r2, r3, r4, r6, r8, fp, lr}^
     9b8:	70795474 	rsbsvc	r5, r9, r4, ror r4
     9bc:	66654465 	strbtvs	r4, [r5], -r5, ror #8
     9c0:	736e7500 	cmnvc	lr, #0
     9c4:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0x769
     9c8:	68632064 	stmdavs	r3!, {r2, r5, r6, sp}^
     9cc:	62007261 	andvs	r7, r0, #268435462	; 0x10000006
     9d0:	00706d54 	rsbseq	r6, r0, r4, asr sp
     9d4:	4f495047 	svcmi	0x00495047
     9d8:	6570535f 	ldrbvs	r5, [r0, #-863]!	; 0x35f
     9dc:	355f6465 	ldrbcc	r6, [pc, #-1125]	; 57f <__Stack_Size+0x17f>
     9e0:	7a484d30 	bvc	1213ea8 <__Stack_Size+0x1213aa8>
     9e4:	41535500 	cmpmi	r3, r0, lsl #10
     9e8:	435f5452 	cmpmi	pc, #1375731712	; 0x52000000
     9ec:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
     9f0:	61727567 	cmnvs	r2, r7, ror #10
     9f4:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
     9f8:	73795300 	cmnvc	r9, #0
     9fc:	6b636954 	blvs	18daf54 <__Stack_Size+0x18dab54>
     a00:	7465535f 	strbtvc	r5, [r5], #-863	; 0x35f
     a04:	6f6c6552 	svcvs	0x006c6552
     a08:	5f006461 	svcpl	0x00006461
     a0c:	49564544 	ldmdbmi	r6, {r2, r6, r8, sl, lr}^
     a10:	535f4543 	cmppl	pc, #281018368	; 0x10c00000
     a14:	45544154 	ldrbmi	r4, [r4, #-340]	; 0x154
     a18:	41535500 	cmpmi	r3, r0, lsl #10
     a1c:	445f5452 	ldrbmi	r5, [pc], #-1106	; a24 <__Stack_Size+0x624>
     a20:	696e4965 	stmdbvs	lr!, {r0, r2, r5, r6, r8, fp, lr}^
     a24:	754a0074 	strbvc	r0, [sl, #-116]	; 0x74
     a28:	545f706d 	ldrbpl	r7, [pc], #-109	; a30 <__Stack_Size+0x630>
     a2c:	70415f6f 	subvc	r5, r1, pc, ror #30
     a30:	63696c70 	cmnvs	r9, #28672	; 0x7000
     a34:	6f697461 	svcvs	0x00697461
     a38:	564e006e 	strbpl	r0, [lr], -lr, rrx
     a3c:	435f4349 	cmpmi	pc, #603979777	; 0x24000001
     a40:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
     a44:	61727567 	cmnvs	r2, r7, ror #10
     a48:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
     a4c:	434e5500 	movtmi	r5, #58624	; 0xe500
     a50:	454e4e4f 	strbmi	r4, [lr, #-3663]	; 0xe4f
     a54:	44455443 	strbmi	r5, [r5], #-1091	; 0x443
     a58:	53455200 	movtpl	r5, #20992	; 0x5200
     a5c:	45565245 	ldrbmi	r5, [r6, #-581]	; 0x245
     a60:	00303144 	eorseq	r3, r0, r4, asr #2
     a64:	45534552 	ldrbmi	r4, [r3, #-1362]	; 0x552
     a68:	44455652 	strbmi	r5, [r5], #-1618	; 0x652
     a6c:	52003131 	andpl	r3, r0, #1073741836	; 0x4000000c
     a70:	52455345 	subpl	r5, r5, #335544321	; 0x14000001
     a74:	31444556 	cmpcc	r4, r6, asr r5
     a78:	45520032 	ldrbmi	r0, [r2, #-50]	; 0x32
     a7c:	56524553 			; <UNDEFINED> instruction: 0x56524553
     a80:	33314445 	teqcc	r1, #1157627904	; 0x45000000
     a84:	53455200 	movtpl	r5, #20992	; 0x5200
     a88:	45565245 	ldrbmi	r5, [r6, #-581]	; 0x245
     a8c:	00343144 	eorseq	r3, r4, r4, asr #2
     a90:	45534552 	ldrbmi	r4, [r3, #-1362]	; 0x552
     a94:	44455652 	strbmi	r5, [r5], #-1618	; 0x652
     a98:	52003531 	andpl	r3, r0, #205520896	; 0xc400000
     a9c:	52455345 	subpl	r5, r5, #335544321	; 0x14000001
     aa0:	31444556 	cmpcc	r4, r6, asr r5
     aa4:	45520036 	ldrbmi	r0, [r2, #-54]	; 0x36
     aa8:	56524553 			; <UNDEFINED> instruction: 0x56524553
     aac:	37314445 	ldrcc	r4, [r1, -r5, asr #8]!
     ab0:	53455200 	movtpl	r5, #20992	; 0x5200
     ab4:	45565245 	ldrbmi	r5, [r6, #-581]	; 0x245
     ab8:	00383144 	eorseq	r3, r8, r4, asr #2
     abc:	45534552 	ldrbmi	r4, [r3, #-1362]	; 0x552
     ac0:	44455652 	strbmi	r5, [r5], #-1618	; 0x652
     ac4:	47003931 	smladxmi	r0, r1, r9, r3
     ac8:	5f4f4950 	svcpl	0x004f4950
     acc:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
     ad0:	72756769 	rsbsvc	r6, r5, #27525120	; 0x1a40000
     ad4:	6f697461 	svcvs	0x00697461
     ad8:	5355006e 	cmppl	r5, #110	; 0x6e
     adc:	5f545241 	svcpl	0x00545241
     ae0:	74696e49 	strbtvc	r6, [r9], #-3657	; 0xe49
     ae4:	65707954 	ldrbvs	r7, [r0, #-2388]!	; 0x954
     ae8:	00666544 	rsbeq	r6, r6, r4, asr #10
     aec:	4349564e 	movtmi	r5, #38478	; 0x964e
     af0:	5152495f 	cmppl	r2, pc, asr r9
     af4:	6e616843 	cdpvs	8, 6, cr6, cr1, cr3, {2}
     af8:	536c656e 	cmnpl	ip, #461373440	; 0x1b800000
     afc:	72506275 	subsvc	r6, r0, #1342177287	; 0x50000007
     b00:	69726f69 	ldmdbvs	r2!, {r0, r3, r5, r6, r8, r9, sl, fp, sp, lr}^
     b04:	55007974 	strpl	r7, [r0, #-2420]	; 0x974
     b08:	54524153 	ldrbpl	r4, [r2], #-339	; 0x153
     b0c:	7261505f 	rsbvc	r5, r1, #95	; 0x5f
     b10:	00797469 	rsbseq	r7, r9, r9, ror #8
     b14:	5f434352 	svcpl	0x00434352
     b18:	32425041 	subcc	r5, r2, #65	; 0x41
     b1c:	69726550 	ldmdbvs	r2!, {r4, r6, r8, sl, sp, lr}^
     b20:	6c436870 	mcrrvs	8, 7, r6, r3, cr0
     b24:	436b636f 	cmnmi	fp, #-1140850687	; 0xbc000001
     b28:	5500646d 	strpl	r6, [r0, #-1133]	; 0x46d
     b2c:	525f4253 	subspl	r4, pc, #805306373	; 0x30000005
     b30:	75425f78 	strbvc	r5, [r2, #-3960]	; 0xf78
     b34:	72656666 	rsbvc	r6, r5, #106954752	; 0x6600000
     b38:	65546200 	ldrbvs	r6, [r4, #-512]	; 0x200
     b3c:	6e696d72 	mcrvs	13, 3, r6, cr9, cr2, {3}
     b40:	00657461 	rsbeq	r7, r5, r1, ror #8
     b44:	5f425355 	svcpl	0x00425355
     b48:	42447854 	submi	r7, r4, #5505024	; 0x540000
     b4c:	00657479 	rsbeq	r7, r5, r9, ror r4
     b50:	5f434352 	svcpl	0x00434352
     b54:	434c4c50 	movtmi	r4, #52304	; 0xcc50
     b58:	7000646d 	andvc	r6, r0, sp, ror #8
     b5c:	636e7546 	cmnvs	lr, #293601280	; 0x11800000
     b60:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
     b64:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
     b68:	6d69545f 	cfstrdvs	mvd5, [r9, #-380]!	; 0xfffffe84
     b6c:	73614265 	cmnvc	r1, #1342177286	; 0x50000006
     b70:	696e4965 	stmdbvs	lr!, {r0, r2, r5, r6, r8, fp, lr}^
     b74:	70795474 	rsbsvc	r5, r9, r4, ror r4
     b78:	66654465 	strbtvs	r4, [r5], -r5, ror #8
     b7c:	43776700 	cmnmi	r7, #0
     b80:	75636c61 	strbvc	r6, [r3, #-3169]!	; 0xc61
     b84:	6574616c 	ldrbvs	r6, [r4, #-364]!	; 0x16c
     b88:	65684364 	strbvs	r4, [r8, #-868]!	; 0x364
     b8c:	75536b63 	ldrbvc	r6, [r3, #-2915]	; 0xb63
     b90:	564e006d 	strbpl	r0, [lr], -sp, rrx
     b94:	505f4349 	subspl	r4, pc, r9, asr #6
     b98:	726f6972 	rsbvc	r6, pc, #1867776	; 0x1c8000
     b9c:	47797469 	ldrbmi	r7, [r9, -r9, ror #8]!
     ba0:	70756f72 	rsbsvc	r6, r5, r2, ror pc
     ba4:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
     ba8:	47006769 	strmi	r6, [r0, -r9, ror #14]
     bac:	5f4f4950 	svcpl	0x004f4950
     bb0:	65657053 	strbvs	r7, [r5, #-83]!	; 0x53
     bb4:	70620064 	rsbvc	r0, r2, r4, rrx
     bb8:	00637253 	rsbeq	r7, r3, r3, asr r2
     bbc:	726f6873 	rsbvc	r6, pc, #7536640	; 0x730000
     bc0:	6e752074 	mrcvs	0, 3, r2, cr5, cr4, {3}
     bc4:	6e676973 	mcrvs	9, 3, r6, cr7, cr3, {3}
     bc8:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
     bcc:	4100746e 	tstmi	r0, lr, ror #8
     bd0:	43415454 	movtmi	r5, #5204	; 0x1454
     bd4:	00444548 	subeq	r4, r4, r8, asr #10
     bd8:	6e69616d 	powvsez	f6, f1, #5.0
     bdc:	414c4600 	cmpmi	ip, r0, lsl #12
     be0:	455f4853 	ldrbmi	r4, [pc, #-2131]	; 395 <_Minimum_Stack_Size+0x295>
     be4:	65736172 	ldrbvs	r6, [r3, #-370]!	; 0x172
     be8:	65676150 	strbvs	r6, [r7, #-336]!	; 0x150
     bec:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
     bf0:	52495f43 	subpl	r5, r9, #268	; 0x10c
     bf4:	61684351 	cmnvs	r8, r1, asr r3
     bf8:	6c656e6e 	stclvs	14, cr6, [r5], #-440	; 0xfffffe48
     bfc:	65657250 	strbvs	r7, [r5, #-592]!	; 0x250
     c00:	6974706d 	ldmdbvs	r4!, {r0, r2, r3, r5, r6, ip, sp, lr}^
     c04:	72506e6f 	subsvc	r6, r0, #1776	; 0x6f0
     c08:	69726f69 	ldmdbvs	r2!, {r0, r3, r5, r6, r8, r9, sl, fp, sp, lr}^
     c0c:	53007974 	movwpl	r7, #2420	; 0x974
     c10:	45505355 	ldrbmi	r5, [r0, #-853]	; 0x355
     c14:	4445444e 	strbmi	r4, [r5], #-1102	; 0x44e
     c18:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
     c1c:	6f4d5f4f 	svcvs	0x004d5f4f
     c20:	495f6564 	ldmdbmi	pc, {r2, r5, r6, r8, sl, sp, lr}^	; <UNPREDICTABLE>
     c24:	4c465f4e 	mcrrmi	15, 4, r5, r6, cr14
     c28:	4954414f 	ldmdbmi	r4, {r0, r1, r2, r3, r6, r8, lr}^
     c2c:	5200474e 	andpl	r4, r0, #20447232	; 0x1380000
     c30:	52455345 	subpl	r5, r5, #335544321	; 0x14000001
     c34:	37444556 	smlsldcc	r4, r4, r6, r5	; <UNPREDICTABLE>
     c38:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
     c3c:	6572505f 	ldrbvs	r5, [r2, #-95]!	; 0x5f
     c40:	6c616373 	stclvs	3, cr6, [r1], #-460	; 0xfffffe34
     c44:	6f437265 	svcvs	0x00437265
     c48:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
     c4c:	44626700 	strbtmi	r6, [r2], #-1792	; 0x700
     c50:	65524c58 	ldrbvs	r4, [r2, #-3160]	; 0xc58
     c54:	6f506461 	svcvs	0x00506461
     c58:	65746e69 	ldrbvs	r6, [r4, #-3689]!	; 0xe69
     c5c:	546e0072 	strbtpl	r0, [lr], #-114	; 0x72
     c60:	00656d69 	rsbeq	r6, r5, r9, ror #26
     c64:	5f4d4954 	svcpl	0x004d4954
     c68:	656d6954 	strbvs	r6, [sp, #-2388]!	; 0x954
     c6c:	65736142 	ldrbvs	r6, [r3, #-322]!	; 0x142
     c70:	74696e49 	strbtvc	r6, [r9], #-3657	; 0xe49
     c74:	45534800 	ldrbmi	r4, [r3, #-2048]	; 0x800
     c78:	72617453 	rsbvc	r7, r1, #1392508928	; 0x53000000
     c7c:	53705574 	cmnpl	r0, #486539264	; 0x1d000000
     c80:	75746174 	ldrbvc	r6, [r4, #-372]!	; 0x174
     c84:	74530073 	ldrbvc	r0, [r3], #-115	; 0x73
     c88:	676e6972 			; <UNDEFINED> instruction: 0x676e6972
     c8c:	79706f43 	ldmdbvc	r0!, {r0, r1, r6, r8, r9, sl, fp, sp, lr}^
     c90:	41535500 	cmpmi	r3, r0, lsl #10
     c94:	535f5452 	cmppl	pc, #1375731712	; 0x52000000
     c98:	63757274 	cmnvs	r5, #1073741831	; 0x40000007
     c9c:	696e4974 	stmdbvs	lr!, {r2, r4, r5, r6, r8, fp, lr}^
     ca0:	434c0074 	movtmi	r0, #49268	; 0xc074
     ca4:	6400524b 	strvs	r5, [r0], #-587	; 0x24b
     ca8:	61426c78 	hvcvs	9928	; 0x26c8
     cac:	61726475 	cmnvs	r2, r5, ror r4
     cb0:	49006574 	stmdbmi	r0, {r2, r4, r5, r6, r8, sl, sp, lr}
     cb4:	5f324332 	svcpl	0x00324332
     cb8:	495f5645 	ldmdbmi	pc, {r0, r2, r6, r9, sl, ip, lr}^	; <UNPREDICTABLE>
     cbc:	61485152 	cmpvs	r8, r2, asr r1
     cc0:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0x46e
     cc4:	58450072 	stmdapl	r5, {r1, r4, r5, r6}^
     cc8:	5f394954 	svcpl	0x00394954
     ccc:	52495f35 	subpl	r5, r9, #212	; 0xd4
     cd0:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     cd4:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     cd8:	6e655000 	cdpvs	0, 6, cr5, cr5, cr0, {0}
     cdc:	43565364 	cmpmi	r6, #-1879048191	; 0x90000001
     ce0:	6d747300 	ldclvs	3, cr7, [r4, #-0]
     ce4:	31663233 	cmncc	r6, r3, lsr r2
     ce8:	695f7830 	ldmdbvs	pc, {r4, r5, fp, ip, sp, lr}^	; <UNPREDICTABLE>
     cec:	00632e74 	rsbeq	r2, r3, r4, ror lr
     cf0:	32414d44 	subcc	r4, r1, #4352	; 0x1100
     cf4:	6168435f 	cmnvs	r8, pc, asr r3
     cf8:	6c656e6e 	stclvs	14, cr6, [r5], #-440	; 0xfffffe48
     cfc:	5f355f34 	svcpl	0x00355f34
     d00:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     d04:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
     d08:	45007265 	strmi	r7, [r0, #-613]	; 0x265
     d0c:	31495458 	cmpcc	r9, r8, asr r4
     d10:	30315f35 	eorscc	r5, r1, r5, lsr pc
     d14:	5152495f 	cmppl	r2, pc, asr r9
     d18:	646e6148 	strbtvs	r6, [lr], #-328	; 0x148
     d1c:	0072656c 	rsbseq	r6, r2, ip, ror #10
     d20:	314d4954 	cmpcc	sp, r4, asr r9
     d24:	4b52425f 	blmi	14916a8 <__Stack_Size+0x14912a8>
     d28:	5152495f 	cmppl	r2, pc, asr r9
     d2c:	646e6148 	strbtvs	r6, [lr], #-328	; 0x148
     d30:	0072656c 	rsbseq	r6, r2, ip, ror #10
     d34:	54524155 	ldrbpl	r4, [r2], #-341	; 0x155
     d38:	52495f34 	subpl	r5, r9, #208	; 0xd0
     d3c:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     d40:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     d44:	43545200 	cmpmi	r4, #0
     d48:	72616c41 	rsbvc	r6, r1, #16640	; 0x4100
     d4c:	52495f6d 	subpl	r5, r9, #436	; 0x1b4
     d50:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     d54:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     d58:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
     d5c:	43435f38 	movtmi	r5, #16184	; 0x3f38
     d60:	5152495f 	cmppl	r2, pc, asr r9
     d64:	646e6148 	strbtvs	r6, [lr], #-328	; 0x148
     d68:	0072656c 	rsbseq	r6, r2, ip, ror #10
     d6c:	49545845 	ldmdbmi	r4, {r0, r2, r6, fp, ip, lr}^
     d70:	52495f30 	subpl	r5, r9, #192	; 0xc0
     d74:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     d78:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     d7c:	414d4400 	cmpmi	sp, r0, lsl #8
     d80:	68435f32 	stmdavs	r3, {r1, r4, r5, r8, r9, sl, fp, ip, lr}^
     d84:	656e6e61 	strbvs	r6, [lr, #-3681]!	; 0xe61
     d88:	495f336c 	ldmdbmi	pc, {r2, r3, r5, r6, r8, r9, ip, sp}^	; <UNPREDICTABLE>
     d8c:	61485152 	cmpvs	r8, r2, asr r1
     d90:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0x46e
     d94:	32490072 	subcc	r0, r9, #114	; 0x72
     d98:	455f3143 	ldrbmi	r3, [pc, #-323]	; c5d <__Stack_Size+0x85d>
     d9c:	52495f56 	subpl	r5, r9, #344	; 0x158
     da0:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     da4:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     da8:	42535500 	subsmi	r5, r3, #0
     dac:	656b6157 	strbvs	r6, [fp, #-343]!	; 0x157
     db0:	495f7055 	ldmdbmi	pc, {r0, r2, r4, r6, ip, sp, lr}^	; <UNPREDICTABLE>
     db4:	61485152 	cmpvs	r8, r2, asr r1
     db8:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0x46e
     dbc:	4d440072 	stclmi	0, cr0, [r4, #-456]	; 0xfffffe38
     dc0:	435f3141 	cmpmi	pc, #1073741840	; 0x40000010
     dc4:	6e6e6168 	powvsez	f6, f6, #0.0
     dc8:	5f356c65 	svcpl	0x00356c65
     dcc:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     dd0:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
     dd4:	44007265 	strmi	r7, [r0], #-613	; 0x265
     dd8:	5f31414d 	svcpl	0x0031414d
     ddc:	6e616843 	cdpvs	8, 6, cr6, cr1, cr3, {2}
     de0:	326c656e 	rsbcc	r6, ip, #461373440	; 0x1b800000
     de4:	5152495f 	cmppl	r2, pc, asr r9
     de8:	646e6148 	strbtvs	r6, [lr], #-328	; 0x148
     dec:	0072656c 	rsbseq	r6, r2, ip, ror #10
     df0:	31434441 	cmpcc	r3, r1, asr #8
     df4:	495f325f 	ldmdbmi	pc, {r0, r1, r2, r3, r4, r6, r9, ip, sp}^	; <UNPREDICTABLE>
     df8:	61485152 	cmpvs	r8, r2, asr r1
     dfc:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0x46e
     e00:	44530072 	ldrbmi	r0, [r3], #-114	; 0x72
     e04:	495f4f49 	ldmdbmi	pc, {r0, r3, r6, r8, r9, sl, fp, lr}^	; <UNPREDICTABLE>
     e08:	61485152 	cmpvs	r8, r2, asr r1
     e0c:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0x46e
     e10:	53550072 	cmppl	r5, #114	; 0x72
     e14:	5f545241 	svcpl	0x00545241
     e18:	65636552 	strbvs	r6, [r3, #-1362]!	; 0x552
     e1c:	44657669 	strbtmi	r7, [r5], #-1641	; 0x669
     e20:	00617461 	rsbeq	r7, r1, r1, ror #8
     e24:	49545845 	ldmdbmi	r4, {r0, r2, r6, fp, ip, lr}^
     e28:	52495f33 	subpl	r5, r9, #204	; 0xcc
     e2c:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     e30:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     e34:	49505300 	ldmdbmi	r0, {r8, r9, ip, lr}^
     e38:	52495f33 	subpl	r5, r9, #204	; 0xcc
     e3c:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     e40:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     e44:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
     e48:	656c435f 	strbvs	r4, [ip, #-863]!	; 0x35f
     e4c:	54497261 	strbpl	r7, [r9], #-609	; 0x261
     e50:	646e6550 	strbtvs	r6, [lr], #-1360	; 0x550
     e54:	42676e69 	rsbmi	r6, r7, #1680	; 0x690
     e58:	54007469 	strpl	r7, [r0], #-1129	; 0x469
     e5c:	5f374d49 	svcpl	0x00374d49
     e60:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     e64:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
     e68:	54007265 	strpl	r7, [r0], #-613	; 0x265
     e6c:	5f334d49 	svcpl	0x00334d49
     e70:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     e74:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
     e78:	55007265 	strpl	r7, [r0, #-613]	; 0x265
     e7c:	485f4253 	ldmdami	pc, {r0, r1, r4, r6, r9, lr}^	; <UNPREDICTABLE>
     e80:	41435f50 	cmpmi	r3, r0, asr pc
     e84:	58545f4e 	ldmdapl	r4, {r1, r2, r3, r6, r8, r9, sl, fp, ip, lr}^
     e88:	5152495f 	cmppl	r2, pc, asr r9
     e8c:	646e6148 	strbtvs	r6, [lr], #-328	; 0x148
     e90:	0072656c 	rsbseq	r6, r2, ip, ror #10
     e94:	67617355 			; <UNDEFINED> instruction: 0x67617355
     e98:	75614665 	strbvc	r4, [r1, #-1637]!	; 0x665
     e9c:	7845746c 	stmdavc	r5, {r2, r3, r5, r6, sl, ip, sp, lr}^
     ea0:	74706563 	ldrbtvc	r6, [r0], #-1379	; 0x563
     ea4:	006e6f69 	rsbeq	r6, lr, r9, ror #30
     ea8:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
     eac:	495f3354 	ldmdbmi	pc, {r2, r4, r6, r8, r9, ip, sp}^	; <UNPREDICTABLE>
     eb0:	61485152 	cmpvs	r8, r2, asr r1
     eb4:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0x46e
     eb8:	41430072 	hvcmi	12290	; 0x3002
     ebc:	43535f4e 	cmpmi	r3, #312	; 0x138
     ec0:	52495f45 	subpl	r5, r9, #276	; 0x114
     ec4:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     ec8:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     ecc:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
     ed0:	52545f38 	subspl	r5, r4, #224	; 0xe0
     ed4:	4f435f47 	svcmi	0x00435f47
     ed8:	52495f4d 	subpl	r5, r9, #308	; 0x134
     edc:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     ee0:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     ee4:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
     ee8:	52495f36 	subpl	r5, r9, #216	; 0xd8
     eec:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     ef0:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     ef4:	73795300 	cmnvc	r9, #0
     ef8:	6b636954 	blvs	18db450 <__Stack_Size+0x18db050>
     efc:	646e6148 	strbtvs	r6, [lr], #-328	; 0x148
     f00:	0072656c 	rsbseq	r6, r2, ip, ror #10
     f04:	64726148 	ldrbtvs	r6, [r2], #-328	; 0x148
     f08:	6c756146 	ldfvse	f6, [r5], #-280	; 0xfffffee8
     f0c:	63784574 	cmnvs	r8, #486539264	; 0x1d000000
     f10:	69747065 	ldmdbvs	r4!, {r0, r2, r5, r6, ip, sp, lr}^
     f14:	41006e6f 	tstmi	r0, pc, ror #28
     f18:	5f334344 	svcpl	0x00334344
     f1c:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     f20:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
     f24:	57007265 	strpl	r7, [r0, -r5, ror #4]
     f28:	5f474457 	svcpl	0x00474457
     f2c:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     f30:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
     f34:	4e007265 	cdpmi	2, 0, cr7, cr0, cr5, {3}
     f38:	7845494d 	stmdavc	r5, {r0, r2, r3, r6, r8, fp, lr}^
     f3c:	74706563 	ldrbtvc	r6, [r0], #-1379	; 0x563
     f40:	006e6f69 	rsbeq	r6, lr, r9, ror #30
     f44:	32414d44 	subcc	r4, r1, #4352	; 0x1100
     f48:	6168435f 	cmnvs	r8, pc, asr r3
     f4c:	6c656e6e 	stclvs	14, cr6, [r5], #-440	; 0xfffffe48
     f50:	52495f31 	subpl	r5, r9, #196	; 0xc4
     f54:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     f58:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     f5c:	73754200 	cmnvc	r5, #0
     f60:	6c756146 	ldfvse	f6, [r5], #-280	; 0xfffffee8
     f64:	63784574 	cmnvs	r8, #486539264	; 0x1d000000
     f68:	69747065 	ldmdbvs	r4!, {r0, r2, r5, r6, ip, sp, lr}^
     f6c:	54006e6f 	strpl	r6, [r0], #-3695	; 0xe6f
     f70:	5f384d49 	svcpl	0x00384d49
     f74:	495f5055 	ldmdbmi	pc, {r0, r2, r4, r6, ip, lr}^	; <UNPREDICTABLE>
     f78:	61485152 	cmpvs	r8, r2, asr r1
     f7c:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0x46e
     f80:	49540072 	ldmdbmi	r4, {r1, r4, r5, r6}^
     f84:	435f314d 	cmpmi	pc, #1073741843	; 0x40000013
     f88:	52495f43 	subpl	r5, r9, #268	; 0x10c
     f8c:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     f90:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     f94:	414d4400 	cmpmi	sp, r0, lsl #8
     f98:	68435f31 	stmdavs	r3, {r0, r4, r5, r8, r9, sl, fp, ip, lr}^
     f9c:	656e6e61 	strbvs	r6, [lr, #-3681]!	; 0xe61
     fa0:	495f336c 	ldmdbmi	pc, {r2, r3, r5, r6, r8, r9, ip, sp}^	; <UNPREDICTABLE>
     fa4:	61485152 	cmpvs	r8, r2, asr r1
     fa8:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0x46e
     fac:	53460072 	movtpl	r0, #24690	; 0x6072
     fb0:	495f434d 	ldmdbmi	pc, {r0, r2, r3, r6, r8, r9, lr}^	; <UNPREDICTABLE>
     fb4:	61485152 	cmpvs	r8, r2, asr r1
     fb8:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0x46e
     fbc:	41550072 	cmpmi	r5, r2, ror r0
     fc0:	5f355452 	svcpl	0x00355452
     fc4:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     fc8:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
     fcc:	54007265 	strpl	r7, [r0], #-613	; 0x265
     fd0:	45504d41 	ldrbmi	r4, [r0, #-3393]	; 0xd41
     fd4:	52495f52 	subpl	r5, r9, #328	; 0x148
     fd8:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     fdc:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     fe0:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
     fe4:	52545f31 	subspl	r5, r4, #196	; 0xc4
     fe8:	4f435f47 	svcmi	0x00435f47
     fec:	52495f4d 	subpl	r5, r9, #308	; 0x134
     ff0:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     ff4:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     ff8:	54584500 	ldrbpl	r4, [r8], #-1280	; 0x500
     ffc:	495f3449 	ldmdbmi	pc, {r0, r3, r6, sl, ip, sp}^	; <UNPREDICTABLE>
    1000:	61485152 	cmpvs	r8, r2, asr r1
    1004:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0x46e
    1008:	53550072 	cmppl	r5, #114	; 0x72
    100c:	5f545241 	svcpl	0x00545241
    1010:	49746547 	ldmdbmi	r4!, {r0, r1, r2, r6, r8, sl, sp, lr}^
    1014:	61745354 	cmnvs	r4, r4, asr r3
    1018:	00737574 	rsbseq	r7, r3, r4, ror r5
    101c:	53555f5f 	cmppl	r5, #380	; 0x17c
    1020:	43444342 	movtmi	r4, #17218	; 0x4342
    1024:	5253495f 	subspl	r4, r3, #1556480	; 0x17c000
    1028:	54584500 	ldrbpl	r4, [r8], #-1280	; 0x500
    102c:	495f3149 	ldmdbmi	pc, {r0, r3, r6, r8, ip, sp}^	; <UNPREDICTABLE>
    1030:	61485152 	cmpvs	r8, r2, asr r1
    1034:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0x46e
    1038:	50530072 	subspl	r0, r3, r2, ror r0
    103c:	495f3149 	ldmdbmi	pc, {r0, r3, r6, r8, ip, sp}^	; <UNPREDICTABLE>
    1040:	61485152 	cmpvs	r8, r2, asr r1
    1044:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0x46e
    1048:	53550072 	cmppl	r5, #114	; 0x72
    104c:	504c5f42 	subpl	r5, ip, r2, asr #30
    1050:	4e41435f 	mcrmi	3, 2, r4, cr1, cr15, {2}
    1054:	3058525f 	subscc	r5, r8, pc, asr r2
    1058:	5152495f 	cmppl	r2, pc, asr r9
    105c:	646e6148 	strbtvs	r6, [lr], #-328	; 0x148
    1060:	0072656c 	rsbseq	r6, r2, ip, ror #10
    1064:	75626544 	strbvc	r6, [r2, #-1348]!	; 0x544
    1068:	6e6f4d67 	cdpvs	13, 6, cr4, cr15, cr7, {3}
    106c:	726f7469 	rsbvc	r7, pc, #1761607680	; 0x69000000
    1070:	43545200 	cmpmi	r4, #0
    1074:	5152495f 	cmppl	r2, pc, asr r9
    1078:	646e6148 	strbtvs	r6, [lr], #-328	; 0x148
    107c:	0072656c 	rsbseq	r6, r2, ip, ror #10
    1080:	31414d44 	cmpcc	r1, r4, asr #26
    1084:	6168435f 	cmnvs	r8, pc, asr r3
    1088:	6c656e6e 	stclvs	14, cr6, [r5], #-440	; 0xfffffe48
    108c:	52495f36 	subpl	r5, r9, #216	; 0xd8
    1090:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
    1094:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
    1098:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    109c:	52495f34 	subpl	r5, r9, #208	; 0xd0
    10a0:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
    10a4:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
    10a8:	43324900 	teqmi	r2, #0
    10ac:	52455f32 	subpl	r5, r5, #200	; 0xc8
    10b0:	5152495f 	cmppl	r2, pc, asr r9
    10b4:	646e6148 	strbtvs	r6, [lr], #-328	; 0x148
    10b8:	0072656c 	rsbseq	r6, r2, ip, ror #10
    10bc:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    10c0:	495f3154 	ldmdbmi	pc, {r2, r4, r6, r8, ip, sp}^	; <UNPREDICTABLE>
    10c4:	61485152 	cmpvs	r8, r2, asr r1
    10c8:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0x46e
    10cc:	4c460072 	mcrrmi	0, 7, r0, r6, cr2
    10d0:	5f485341 	svcpl	0x00485341
    10d4:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
    10d8:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
    10dc:	49007265 	stmdbmi	r0, {r0, r2, r5, r6, r9, ip, sp, lr}
    10e0:	5f314332 	svcpl	0x00314332
    10e4:	495f5245 	ldmdbmi	pc, {r0, r2, r6, r9, ip, lr}^	; <UNPREDICTABLE>
    10e8:	61485152 	cmpvs	r8, r2, asr r1
    10ec:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0x46e
    10f0:	41430072 	hvcmi	12290	; 0x3002
    10f4:	58525f4e 	ldmdapl	r2, {r1, r2, r3, r6, r8, r9, sl, fp, ip, lr}^
    10f8:	52495f31 	subpl	r5, r9, #196	; 0xc4
    10fc:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
    1100:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
    1104:	43565300 	cmpmi	r6, #0
    1108:	646e6148 	strbtvs	r6, [lr], #-328	; 0x148
    110c:	0072656c 	rsbseq	r6, r2, ip, ror #10
    1110:	384d4954 	stmdacc	sp, {r2, r4, r6, r8, fp, lr}^
    1114:	4b52425f 	blmi	1491a98 <__Stack_Size+0x1491698>
    1118:	5152495f 	cmppl	r2, pc, asr r9
    111c:	646e6148 	strbtvs	r6, [lr], #-328	; 0x148
    1120:	0072656c 	rsbseq	r6, r2, ip, ror #10
    1124:	32414d44 	subcc	r4, r1, #4352	; 0x1100
    1128:	6168435f 	cmnvs	r8, pc, asr r3
    112c:	6c656e6e 	stclvs	14, cr6, [r5], #-440	; 0xfffffe48
    1130:	52495f32 	subpl	r5, r9, #200	; 0xc8
    1134:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
    1138:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
    113c:	414d4400 	cmpmi	sp, r0, lsl #8
    1140:	68435f31 	stmdavs	r3, {r0, r4, r5, r8, r9, sl, fp, ip, lr}^
    1144:	656e6e61 	strbvs	r6, [lr, #-3681]!	; 0xe61
    1148:	495f346c 	ldmdbmi	pc, {r2, r3, r5, r6, sl, ip, sp}^	; <UNPREDICTABLE>
    114c:	61485152 	cmpvs	r8, r2, asr r1
    1150:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0x46e
    1154:	43520072 	cmpmi	r2, #114	; 0x72
    1158:	52495f43 	subpl	r5, r9, #268	; 0x10c
    115c:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
    1160:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
    1164:	414d4400 	cmpmi	sp, r0, lsl #8
    1168:	68435f31 	stmdavs	r3, {r0, r4, r5, r8, r9, sl, fp, ip, lr}^
    116c:	656e6e61 	strbvs	r6, [lr, #-3681]!	; 0xe61
    1170:	495f316c 	ldmdbmi	pc, {r2, r3, r5, r6, r8, ip, sp}^	; <UNPREDICTABLE>
    1174:	61485152 	cmpvs	r8, r2, asr r1
    1178:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0x46e
    117c:	58450072 	stmdapl	r5, {r1, r4, r5, r6}^
    1180:	5f324954 	svcpl	0x00324954
    1184:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
    1188:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
    118c:	53007265 	movwpl	r7, #613	; 0x265
    1190:	5f324950 	svcpl	0x00324950
    1194:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
    1198:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
    119c:	54007265 	strpl	r7, [r0], #-613	; 0x265
    11a0:	5f314d49 	svcpl	0x00314d49
    11a4:	495f5055 	ldmdbmi	pc, {r0, r2, r4, r6, ip, lr}^	; <UNPREDICTABLE>
    11a8:	61485152 	cmpvs	r8, r2, asr r1
    11ac:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0x46e
    11b0:	4d440072 	stclmi	0, cr0, [r4, #-456]	; 0xfffffe38
    11b4:	435f3141 	cmpmi	pc, #1073741840	; 0x40000010
    11b8:	6e6e6168 	powvsez	f6, f6, #0.0
    11bc:	5f376c65 	svcpl	0x00376c65
    11c0:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
    11c4:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
    11c8:	54007265 	strpl	r7, [r0], #-613	; 0x265
    11cc:	5f354d49 	svcpl	0x00354d49
    11d0:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
    11d4:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
    11d8:	4d007265 	sfmmi	f7, 4, [r0, #-404]	; 0xfffffe6c
    11dc:	614d6d65 	cmpvs	sp, r5, ror #26
    11e0:	6567616e 	strbvs	r6, [r7, #-366]!	; 0x16e
    11e4:	65637845 	strbvs	r7, [r3, #-2117]!	; 0x845
    11e8:	6f697470 	svcvs	0x00697470
    11ec:	4954006e 	ldmdbmi	r4, {r1, r2, r3, r5, r6}^
    11f0:	495f324d 	ldmdbmi	pc, {r0, r2, r3, r6, r9, ip, sp}^	; <UNPREDICTABLE>
    11f4:	61485152 	cmpvs	r8, r2, asr r1
    11f8:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0x46e
    11fc:	56500072 			; <UNDEFINED> instruction: 0x56500072
    1200:	52495f44 	subpl	r5, r9, #272	; 0x110
    1204:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
    1208:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
    120c:	41535500 	cmpmi	r3, r0, lsl #10
    1210:	5f325452 	svcpl	0x00325452
    1214:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
    1218:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
    121c:	75007265 	strvc	r7, [r0, #-613]	; 0x265
    1220:	645f6273 	ldrbvs	r6, [pc], #-627	; 1228 <__Stack_Size+0xe28>
    1224:	2e637365 	cdpcs	3, 6, cr7, cr3, cr5, {3}
    1228:	69560063 	ldmdbvs	r6, {r0, r1, r5, r6}^
    122c:	61757472 	cmnvs	r5, r2, ror r4
    1230:	6f435f6c 	svcvs	0x00435f6c
    1234:	6f505f6d 	svcvs	0x00505f6d
    1238:	535f7472 	cmppl	pc, #1912602624	; 0x72000000
    123c:	6e697274 	mcrvs	2, 3, r7, cr9, cr4, {3}
    1240:	6e655667 	cdpvs	6, 6, cr5, cr5, cr7, {3}
    1244:	00726f64 	rsbseq	r6, r2, r4, ror #30
    1248:	74726956 	ldrbtvc	r6, [r2], #-2390	; 0x956
    124c:	5f6c6175 	svcpl	0x006c6175
    1250:	5f6d6f43 	svcpl	0x006d6f43
    1254:	74726f50 	ldrbtvc	r6, [r2], #-3920	; 0xf50
    1258:	7665445f 			; <UNDEFINED> instruction: 0x7665445f
    125c:	44656369 	strbtmi	r6, [r5], #-873	; 0x369
    1260:	72637365 	rsbvc	r7, r3, #-1811939327	; 0x94000001
    1264:	6f747069 	svcvs	0x00747069
    1268:	69560072 	ldmdbvs	r6, {r1, r4, r5, r6}^
    126c:	61757472 	cmnvs	r5, r2, ror r4
    1270:	6f435f6c 	svcvs	0x00435f6c
    1274:	6f505f6d 	svcvs	0x00505f6d
    1278:	535f7472 	cmppl	pc, #1912602624	; 0x72000000
    127c:	6e697274 	mcrvs	2, 3, r7, cr9, cr4, {3}
    1280:	6e614c67 	cdpvs	12, 6, cr4, cr1, cr7, {3}
    1284:	00444967 	subeq	r4, r4, r7, ror #18
    1288:	74726956 	ldrbtvc	r6, [r2], #-2390	; 0x956
    128c:	5f6c6175 	svcpl	0x006c6175
    1290:	5f6d6f43 	svcpl	0x006d6f43
    1294:	74726f50 	ldrbtvc	r6, [r2], #-3920	; 0xf50
    1298:	7274535f 	rsbsvc	r5, r4, #2080374785	; 0x7c000001
    129c:	50676e69 	rsbpl	r6, r7, r9, ror #28
    12a0:	75646f72 	strbvc	r6, [r4, #-3954]!	; 0xf72
    12a4:	56007463 	strpl	r7, [r0], -r3, ror #8
    12a8:	75747269 	ldrbvc	r7, [r4, #-617]!	; 0x269
    12ac:	435f6c61 	cmpmi	pc, #24832	; 0x6100
    12b0:	505f6d6f 	subspl	r6, pc, pc, ror #26
    12b4:	5f74726f 	svcpl	0x0074726f
    12b8:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    12bc:	65446769 	strbvs	r6, [r4, #-1897]	; 0x769
    12c0:	69726373 	ldmdbvs	r2!, {r0, r1, r4, r5, r6, r8, r9, sp, lr}^
    12c4:	726f7470 	rsbvc	r7, pc, #1879048192	; 0x70000000
    12c8:	72695600 	rsbvc	r5, r9, #0
    12cc:	6c617574 	cfstr64vs	mvdx7, [r1], #-464	; 0xfffffe30
    12d0:	6d6f435f 	stclvs	3, cr4, [pc, #-380]!	; 115c <__Stack_Size+0xd5c>
    12d4:	726f505f 	rsbvc	r5, pc, #95	; 0x5f
    12d8:	74535f74 	ldrbvc	r5, [r3], #-3956	; 0xf74
    12dc:	676e6972 			; <UNDEFINED> instruction: 0x676e6972
    12e0:	69726553 	ldmdbvs	r2!, {r0, r1, r4, r6, r8, sl, sp, lr}^
    12e4:	45006c61 	strmi	r6, [r0, #-3169]	; 0xc61
    12e8:	4f5f3350 	svcmi	0x005f3350
    12ec:	435f5455 	cmpmi	pc, #1426063360	; 0x55000000
    12f0:	626c6c61 	rsbvs	r6, ip, #24832	; 0x6100
    12f4:	006b6361 	rsbeq	r6, fp, r1, ror #6
    12f8:	5f627375 	svcpl	0x00627375
    12fc:	70646e65 	rsbvc	r6, r4, r5, ror #28
    1300:	6c00632e 	stcvs	3, cr6, [r0], {46}	; 0x2e
    1304:	73616c46 	cmnvc	r1, #17920	; 0x4600
    1308:	756f4368 	strbvc	r4, [pc, #-872]!	; fa8 <__Stack_Size+0xba8>
    130c:	4600746e 	strmi	r7, [r0], -lr, ror #8
    1310:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
    1314:	6f72505f 	svcvs	0x0072505f
    1318:	6d617267 	sfmvs	f7, 2, [r1, #-412]!	; 0xfffffe64
    131c:	64726f57 	ldrbtvs	r6, [r2], #-3927	; 0xf57
    1320:	69725700 	ldmdbvs	r2!, {r8, r9, sl, ip, lr}^
    1324:	6c466574 	cfstr64vs	mvdx6, [r6], {116}	; 0x74
    1328:	36687361 	strbtcc	r7, [r8], -r1, ror #6
    132c:	69460034 	stmdbvs	r6, {r2, r4, r5}^
    1330:	6873696e 	ldmdavs	r3!, {r1, r2, r3, r5, r6, r8, fp, sp, lr}^
    1334:	65536f54 	ldrbvs	r6, [r3, #-3924]	; 0xf54
    1338:	5500646e 	strpl	r6, [r0, #-1134]	; 0x46e
    133c:	535f4253 	cmppl	pc, #805306373	; 0x30000005
    1340:	525f4c49 	subspl	r4, pc, #18688	; 0x4900
    1344:	00646165 	rsbeq	r6, r4, r5, ror #2
    1348:	5f315045 	svcpl	0x00315045
    134c:	435f4e49 	cmpmi	pc, #1168	; 0x490
    1350:	626c6c61 	rsbvs	r6, ip, #24832	; 0x6100
    1354:	006b6361 	rsbeq	r6, fp, r1, ror #6
    1358:	5f464f53 	svcpl	0x00464f53
    135c:	6c6c6143 	stfvse	f6, [ip], #-268	; 0xfffffef4
    1360:	6b636162 	blvs	18d98f0 <__Stack_Size+0x18d94f0>
    1364:	61724600 	cmnvs	r2, r0, lsl #12
    1368:	6f43656d 	svcvs	0x0043656d
    136c:	00746e75 	rsbseq	r6, r4, r5, ror lr
    1370:	45746553 	ldrbmi	r6, [r4, #-1363]!	; 0x553
    1374:	56785250 			; <UNDEFINED> instruction: 0x56785250
    1378:	64696c61 	strbtvs	r6, [r9], #-3169	; 0xc61
    137c:	68546c00 	ldmdavs	r4, {sl, fp, sp, lr}^
    1380:	73655265 	cmnvc	r5, #1342177286	; 0x50000006
    1384:	756f4374 	strbvc	r4, [pc, #-884]!	; 1018 <__Stack_Size+0xc18>
    1388:	5f00746e 	svcpl	0x0000746e
    138c:	49564544 	ldmdbmi	r6, {r2, r6, r8, sl, lr}^
    1390:	505f4543 	subspl	r4, pc, r3, asr #10
    1394:	00504f52 	subseq	r4, r0, r2, asr pc
    1398:	73616c43 	cmnvc	r1, #17152	; 0x4300
    139c:	61445f73 	hvcvs	17907	; 0x45f3
    13a0:	535f6174 	cmppl	pc, #29
    13a4:	70757465 	rsbsvc	r7, r5, r5, ror #8
    13a8:	45785200 	ldrbmi	r5, [r8, #-512]!	; 0x200
    13ac:	75625f50 	strbvc	r5, [r2, #-3920]!	; 0xf50
    13b0:	72656666 	rsbvc	r6, r5, #106954752	; 0x6600000
    13b4:	70457000 	subvc	r7, r5, r0
    13b8:	5f746e49 	svcpl	0x00746e49
    13bc:	0054554f 	subseq	r5, r4, pc, asr #10
    13c0:	73616c43 	cmnvc	r1, #17152	; 0x4300
    13c4:	6f4e5f73 	svcvs	0x004e5f73
    13c8:	61746144 	cmnvs	r4, r4, asr #2
    13cc:	7465535f 	strbtvc	r5, [r5], #-863	; 0x35f
    13d0:	44007075 	strmi	r7, [r0], #-117	; 0x75
    13d4:	63697665 	cmnvs	r9, #105906176	; 0x6500000
    13d8:	72505f65 	subsvc	r5, r0, #404	; 0x194
    13dc:	7265706f 	rsbvc	r7, r5, #111	; 0x6f
    13e0:	77007974 	smlsdxvc	r0, r4, r9, r7
    13e4:	72747349 	rsbsvc	r7, r4, #603979777	; 0x24000001
    13e8:	45525f00 	ldrbmi	r5, [r2, #-3840]	; 0xf00
    13ec:	544c5553 	strbpl	r5, [ip], #-1363	; 0x553
    13f0:	6e496200 	cdpvs	2, 4, cr6, cr9, cr0, {0}
    13f4:	63615074 	cmnvs	r1, #116	; 0x74
    13f8:	464f536b 	strbmi	r5, [pc], -fp, ror #6
    13fc:	42535500 	subsmi	r5, r3, #0
    1400:	4355535f 	cmpmi	r5, #2080374785	; 0x7c000001
    1404:	53534543 	cmppl	r3, #281018368	; 0x10c00000
    1408:	6f725000 	svcvs	0x00725000
    140c:	73736563 	cmnvc	r3, #415236096	; 0x18c00000
    1410:	6174535f 	cmnvs	r4, pc, asr r3
    1414:	5f737574 	svcpl	0x00737574
    1418:	0054554f 	subseq	r5, r4, pc, asr #10
    141c:	49704570 	ldmdbmi	r0!, {r4, r5, r6, r8, sl, lr}^
    1420:	495f746e 	ldmdbmi	pc, {r1, r2, r3, r5, r6, sl, ip, sp, lr}^	; <UNPREDICTABLE>
    1424:	5355004e 	cmppl	r5, #78	; 0x4e
    1428:	4e555f42 	cdpmi	15, 5, cr5, cr5, cr2, {2}
    142c:	50505553 	subspl	r5, r0, r3, asr r5
    1430:	0054524f 	subseq	r5, r4, pc, asr #4
    1434:	5f627375 	svcpl	0x00627375
    1438:	72747369 	rsbsvc	r7, r4, #-1543503871	; 0xa4000001
    143c:	4300632e 	movwmi	r6, #814	; 0x32e
    1440:	7373616c 	cmnvc	r3, #27
    1444:	7465475f 	strbtvc	r4, [r5], #-1887	; 0x75f
    1448:	746e495f 	strbtvc	r4, [lr], #-2399	; 0x95f
    144c:	61667265 	cmnvs	r6, r5, ror #4
    1450:	535f6563 	cmppl	pc, #415236096	; 0x18c00000
    1454:	69747465 	ldmdbvs	r4!, {r0, r2, r5, r6, sl, ip, sp, lr}^
    1458:	5000676e 	andpl	r6, r0, lr, ror #14
    145c:	65636f72 	strbvs	r6, [r3, #-3954]!	; 0xf72
    1460:	535f7373 	cmppl	pc, #-872415231	; 0xcc000001
    1464:	75746174 	ldrbvc	r6, [r4, #-372]!	; 0x174
    1468:	4e495f73 	mcrmi	15, 2, r5, cr9, cr3, {3}
    146c:	52544300 	subspl	r4, r4, #0
    1470:	00504c5f 	subseq	r4, r0, pc, asr ip
    1474:	5f425355 	svcpl	0x00425355
    1478:	5f544f4e 	svcpl	0x00544f4e
    147c:	44414552 	strbmi	r4, [r1], #-1362	; 0x552
    1480:	53550059 	cmppl	r5, #89	; 0x59
    1484:	52455f42 	subpl	r5, r5, #264	; 0x108
    1488:	00524f52 	subseq	r4, r2, r2, asr pc
    148c:	62425355 	subvs	r5, r2, #1409286145	; 0x54000001
    1490:	75716552 	ldrbvc	r6, [r1, #-1362]!	; 0x552
    1494:	00747365 	rsbseq	r7, r4, r5, ror #6
    1498:	736d6f63 	cmnvc	sp, #396	; 0x18c
    149c:	65746174 	ldrbvs	r6, [r4, #-372]!	; 0x174
    14a0:	706d6574 	rsbvc	r6, sp, r4, ror r5
    14a4:	726f6600 	rsbvc	r6, pc, #0
    14a8:	0074616d 	rsbseq	r6, r4, sp, ror #2
    14ac:	45746553 	ldrbmi	r6, [r4, #-1363]!	; 0x553
    14b0:	53785450 	cmnpl	r8, #1342177280	; 0x50000000
    14b4:	75746174 	ldrbvc	r6, [r4, #-372]!	; 0x174
    14b8:	65530073 	ldrbvs	r0, [r3, #-115]	; 0x73
    14bc:	54504574 	ldrbpl	r4, [r0], #-1396	; 0x574
    14c0:	00657079 	rsbeq	r7, r5, r9, ror r0
    14c4:	44656e4f 	strbtmi	r6, [r5], #-3663	; 0xe4f
    14c8:	72637365 	rsbvc	r7, r3, #-1811939327	; 0x94000001
    14cc:	6f747069 	svcvs	0x00747069
    14d0:	65530072 	ldrbvs	r0, [r3, #-114]	; 0x72
    14d4:	52504574 	subspl	r4, r0, #486539264	; 0x1d000000
    14d8:	64644178 	strbtvs	r4, [r4], #-376	; 0x178
    14dc:	555f0072 	ldrbpl	r0, [pc, #-114]	; 1472 <__Stack_Size+0x1072>
    14e0:	5f524553 	svcpl	0x00524553
    14e4:	4e415453 	mcrmi	4, 2, r5, cr1, cr3, {2}
    14e8:	44524144 	ldrbmi	r4, [r2], #-324	; 0x144
    14ec:	5145525f 	cmppl	r5, pc, asr r2
    14f0:	54534555 	ldrbpl	r4, [r3], #-1365	; 0x555
    14f4:	73550053 	cmpvc	r5, #83	; 0x53
    14f8:	475f7265 	ldrbmi	r7, [pc, -r5, ror #4]
    14fc:	74537465 	ldrbvc	r7, [r3], #-1125	; 0x465
    1500:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
    1504:	72617000 	rsbvc	r7, r1, #0
    1508:	74797469 	ldrbtvc	r7, [r9], #-1129	; 0x469
    150c:	00657079 	rsbeq	r7, r5, r9, ror r0
    1510:	5f425355 	svcpl	0x00425355
    1514:	5f4c4953 	svcpl	0x004c4953
    1518:	74696e49 	strbtvc	r6, [r9], #-3657	; 0xe49
    151c:	45445f00 	strbmi	r5, [r4, #-3840]	; 0xf00
    1520:	45434956 	strbmi	r4, [r3, #-2390]	; 0x956
    1524:	464e495f 			; <UNDEFINED> instruction: 0x464e495f
    1528:	7375004f 	cmnvc	r5, #79	; 0x4f
    152c:	72705f62 	rsbsvc	r5, r0, #392	; 0x188
    1530:	632e706f 	teqvs	lr, #111	; 0x6f
    1534:	74654700 	strbtvc	r4, [r5], #-1792	; 0x700
    1538:	7265535f 	rsbvc	r5, r5, #2080374785	; 0x7c000001
    153c:	4e6c6169 	powmiez	f6, f4, #1.0
    1540:	55006d75 	strpl	r6, [r0, #-3445]	; 0xd75
    1544:	49774253 	ldmdbmi	r7!, {r0, r1, r4, r6, r9, lr}^
    1548:	7865646e 	stmdavc	r5!, {r1, r2, r3, r5, r6, sl, sp, lr}^
    154c:	696c0073 	stmdbvs	ip!, {r0, r1, r4, r5, r6}^
    1550:	6f63656e 	svcvs	0x0063656e
    1554:	676e6964 	strbvs	r6, [lr, -r4, ror #18]!
    1558:	72695600 	rsbvc	r5, r9, #0
    155c:	6c617574 	cfstr64vs	mvdx7, [r1], #-464	; 0xfffffe30
    1560:	6d6f435f 	stclvs	3, cr4, [pc, #-380]!	; 13ec <__Stack_Size+0xfec>
    1564:	726f505f 	rsbvc	r5, pc, #95	; 0x5f
    1568:	6f4e5f74 	svcvs	0x004e5f74
    156c:	61746144 	cmnvs	r4, r4, asr #2
    1570:	7465535f 	strbtvc	r5, [r5], #-863	; 0x35f
    1574:	45007075 	strmi	r7, [r0, #-117]	; 0x75
    1578:	4f50444e 	svcmi	0x0050444e
    157c:	5f544e49 	svcpl	0x00544e49
    1580:	49434552 	stmdbmi	r3, {r1, r4, r6, r8, sl, lr}^
    1584:	4e454950 	mcrmi	9, 2, r4, cr5, cr0, {2}
    1588:	73550054 	cmpvc	r5, #84	; 0x54
    158c:	535f7265 	cmppl	pc, #1342177286	; 0x50000006
    1590:	65447465 	strbvs	r7, [r4, #-1125]	; 0x465
    1594:	65636976 	strbvs	r6, [r3, #-2422]!	; 0x976
    1598:	74616546 	strbtvc	r6, [r1], #-1350	; 0x546
    159c:	00657275 	rsbeq	r7, r5, r5, ror r2
    15a0:	5f627355 	svcpl	0x00627355
    15a4:	6e654c77 	mcrvs	12, 3, r4, cr5, cr7, {3}
    15a8:	00687467 	rsbeq	r7, r8, r7, ror #8
    15ac:	666e4970 			; <UNDEFINED> instruction: 0x666e4970
    15b0:	616d726f 	cmnvs	sp, pc, ror #4
    15b4:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
    15b8:	72745300 	rsbsvc	r5, r4, #0
    15bc:	5f676e69 	svcpl	0x00676e69
    15c0:	63736544 	cmnvs	r3, #285212672	; 0x11000000
    15c4:	74706972 	ldrbtvc	r6, [r0], #-2418	; 0x972
    15c8:	6200726f 	andvs	r7, r0, #-268435450	; 0xf0000006
    15cc:	61727469 	cmnvs	r2, r9, ror #8
    15d0:	44006574 	strmi	r6, [r0], #-1396	; 0x574
    15d4:	63697665 	cmnvs	r9, #105906176	; 0x6500000
    15d8:	61545f65 	cmpvs	r4, r5, ror #30
    15dc:	00656c62 	rsbeq	r6, r5, r2, ror #24
    15e0:	45746553 	ldrbmi	r6, [r4, #-1363]!	; 0x553
    15e4:	41785450 	cmnmi	r8, r0, asr r4
    15e8:	00726464 	rsbseq	r6, r2, r4, ror #8
    15ec:	4345525f 	movtmi	r5, #21087	; 0x525f
    15f0:	45495049 	strbmi	r5, [r9, #-73]	; 0x49
    15f4:	545f544e 	ldrbpl	r5, [pc], #-1102	; 15fc <__Stack_Size+0x11fc>
    15f8:	00455059 	subeq	r5, r5, r9, asr r0
    15fc:	6e617453 	mcrvs	4, 3, r7, cr1, cr3, {2}
    1600:	64726164 	ldrbtvs	r6, [r2], #-356	; 0x164
    1604:	7465475f 	strbtvc	r4, [r5], #-1887	; 0x75f
    1608:	63736544 	cmnvs	r3, #285212672	; 0x11000000
    160c:	74706972 	ldrbtvc	r6, [r0], #-2418	; 0x972
    1610:	6144726f 	cmpvs	r4, pc, ror #4
    1614:	56006174 			; <UNDEFINED> instruction: 0x56006174
    1618:	75747269 	ldrbvc	r7, [r4, #-617]!	; 0x269
    161c:	435f6c61 	cmpmi	pc, #24832	; 0x6100
    1620:	505f6d6f 	subspl	r6, pc, pc, ror #26
    1624:	5f74726f 	svcpl	0x0074726f
    1628:	4c746547 	cfldr64mi	mvdx6, [r4], #-284	; 0xfffffee4
    162c:	43656e69 	cmnmi	r5, #1680	; 0x690
    1630:	6e69646f 	cdpvs	4, 6, cr6, cr9, cr15, {3}
    1634:	65530067 	ldrbvs	r0, [r3, #-103]	; 0x67
    1638:	41544274 	cmpmi	r4, r4, ror r2
    163c:	00454c42 	subeq	r4, r5, r2, asr #24
    1640:	72657355 	rsbvc	r7, r5, #1409286145	; 0x54000001
    1644:	7465475f 	strbtvc	r4, [r5], #-1887	; 0x75f
    1648:	65746e49 	ldrbvs	r6, [r4, #-3657]!	; 0xe49
    164c:	63616672 	cmnvs	r1, #119537664	; 0x7200000
    1650:	73550065 	cmpvc	r5, #101	; 0x65
    1654:	535f7265 	cmppl	pc, #1342177286	; 0x50000006
    1658:	65447465 	strbvs	r7, [r4, #-1125]	; 0x465
    165c:	65636976 	strbvs	r6, [r3, #-2422]!	; 0x976
    1660:	72646441 	rsbvc	r6, r4, #1090519040	; 0x41000000
    1664:	00737365 	rsbseq	r7, r3, r5, ror #6
    1668:	77425355 	smlsldvc	r5, r2, r5, r3
    166c:	756c6156 	strbvc	r6, [ip, #-342]!	; 0x156
    1670:	56007365 	strpl	r7, [r0], -r5, ror #6
    1674:	75747269 	ldrbvc	r7, [r4, #-617]!	; 0x269
    1678:	435f6c61 	cmpmi	pc, #24832	; 0x6100
    167c:	505f6d6f 	subspl	r6, pc, pc, ror #26
    1680:	5f74726f 	svcpl	0x0074726f
    1684:	44746547 	ldrbtmi	r6, [r4], #-1351	; 0x547
    1688:	63697665 	cmnvs	r9, #105906176	; 0x6500000
    168c:	73654465 	cmnvc	r5, #1694498816	; 0x65000000
    1690:	70697263 	rsbvc	r7, r9, r3, ror #4
    1694:	00726f74 	rsbseq	r6, r2, r4, ror pc
    1698:	61746f54 	cmnvs	r4, r4, asr pc
    169c:	6e455f6c 	cdpvs	15, 4, cr5, cr5, cr12, {3}
    16a0:	696f7064 	stmdbvs	pc!, {r2, r5, r6, ip, sp, lr}^	; <UNPREDICTABLE>
    16a4:	5600746e 	strpl	r7, [r0], -lr, ror #8
    16a8:	75747269 	ldrbvc	r7, [r4, #-617]!	; 0x269
    16ac:	435f6c61 	cmpmi	pc, #24832	; 0x6100
    16b0:	505f6d6f 	subspl	r6, pc, pc, ror #26
    16b4:	5f74726f 	svcpl	0x0074726f
    16b8:	65736552 	ldrbvs	r6, [r3, #-1362]!	; 0x552
    16bc:	65440074 	strbvs	r0, [r4, #-116]	; 0x74
    16c0:	69726373 	ldmdbvs	r2!, {r0, r1, r4, r5, r6, r8, r9, sp, lr}^
    16c4:	726f7470 	rsbvc	r7, pc, #1879048192	; 0x70000000
    16c8:	7a69535f 	bvc	1a5644c <__Stack_Size+0x1a5604c>
    16cc:	65530065 	ldrbvs	r0, [r3, #-101]	; 0x65
    16d0:	52504574 	subspl	r4, r0, #486539264	; 0x1d000000
    16d4:	61745378 	cmnvs	r4, r8, ror r3
    16d8:	00737574 	rsbseq	r7, r3, r4, ror r5
    16dc:	72657355 	rsbvc	r7, r5, #1409286145	; 0x54000001
    16e0:	7465535f 	strbtvc	r5, [r5], #-863	; 0x35f
    16e4:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    16e8:	72756769 	rsbsvc	r6, r5, #27525120	; 0x1a40000
    16ec:	6f697461 	svcvs	0x00697461
    16f0:	7355006e 	cmpvc	r5, #110	; 0x6e
    16f4:	535f7265 	cmppl	pc, #1342177286	; 0x50000006
    16f8:	6e497465 	cdpvs	4, 4, cr7, cr9, cr5, {3}
    16fc:	66726574 			; <UNDEFINED> instruction: 0x66726574
    1700:	00656361 	rsbeq	r6, r5, r1, ror #6
    1704:	666e4970 			; <UNDEFINED> instruction: 0x666e4970
    1708:	6956006f 	ldmdbvs	r6, {r0, r1, r2, r3, r5, r6}^
    170c:	61757472 	cmnvs	r5, r2, ror r4
    1710:	6f435f6c 	svcvs	0x00435f6c
    1714:	6f505f6d 	svcvs	0x00505f6d
    1718:	535f7472 	cmppl	pc, #1912602624	; 0x72000000
    171c:	65447465 	strbvs	r7, [r4, #-1125]	; 0x465
    1720:	65636976 	strbvs	r6, [r3, #-2422]!	; 0x976
    1724:	72646441 	rsbvc	r6, r4, #1090519040	; 0x41000000
    1728:	00737365 	rsbseq	r7, r3, r5, ror #6
    172c:	69766544 	ldmdbvs	r6!, {r2, r6, r8, sl, sp, lr}^
    1730:	445f6563 	ldrbmi	r6, [pc], #-1379	; 1738 <__Stack_Size+0x1338>
    1734:	72637365 	rsbvc	r7, r3, #-1811939327	; 0x94000001
    1738:	6f747069 	svcvs	0x00747069
    173c:	65520072 	ldrbvs	r0, [r2, #-114]	; 0x72
    1740:	73657571 	cmnvc	r5, #473956352	; 0x1c400000
    1744:	006f4e74 	rsbeq	r4, pc, r4, ror lr	; <UNPREDICTABLE>
    1748:	77425355 	smlsldvc	r5, r2, r5, r3
    174c:	676e654c 	strbvs	r6, [lr, -ip, asr #10]!
    1750:	00736874 	rsbseq	r6, r3, r4, ror r8
    1754:	72727543 	rsbsvc	r7, r2, #281018368	; 0x10c00000
    1758:	5f746e65 	svcpl	0x00746e65
    175c:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    1760:	72756769 	rsbsvc	r6, r5, #27525120	; 0x1a40000
    1764:	6f697461 	svcvs	0x00697461
    1768:	4544006e 	strbmi	r0, [r4, #-110]	; 0x6e
    176c:	45434956 	strbmi	r4, [r3, #-2390]	; 0x956
    1770:	4345525f 	movtmi	r5, #21087	; 0x525f
    1774:	45495049 	strbmi	r5, [r9, #-73]	; 0x49
    1778:	7700544e 	strvc	r5, [r0, -lr, asr #8]
    177c:	756c6156 	strbvc	r6, [ip, #-342]!	; 0x156
    1780:	56003065 	strpl	r3, [r0], -r5, rrx
    1784:	75747269 	ldrbvc	r7, [r4, #-617]!	; 0x269
    1788:	435f6c61 	cmpmi	pc, #24832	; 0x6100
    178c:	505f6d6f 	subspl	r6, pc, pc, ror #26
    1790:	5f74726f 	svcpl	0x0074726f
    1794:	4c746553 	cfldr64mi	mvdx6, [r4], #-332	; 0xfffffeb4
    1798:	43656e69 	cmnmi	r5, #1680	; 0x690
    179c:	6e69646f 	cdpvs	4, 6, cr6, cr9, cr15, {3}
    17a0:	75430067 	strbvc	r0, [r3, #-103]	; 0x67
    17a4:	6e657272 	mcrvs	2, 3, r7, cr5, cr2, {3}
    17a8:	6e495f74 	mcrvs	15, 2, r5, cr9, cr4, {3}
    17ac:	66726574 			; <UNDEFINED> instruction: 0x66726574
    17b0:	00656361 	rsbeq	r6, r5, r1, ror #6
    17b4:	454e4f50 	strbmi	r4, [lr, #-3920]	; 0xf50
    17b8:	5345445f 	movtpl	r4, #21599	; 0x545f
    17bc:	50495243 	subpl	r5, r9, r3, asr #4
    17c0:	00524f54 	subseq	r4, r2, r4, asr pc
    17c4:	61746f54 	cmnvs	r4, r4, asr pc
    17c8:	6f435f6c 	svcvs	0x00435f6c
    17cc:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    17d0:	74617275 	strbtvc	r7, [r1], #-629	; 0x275
    17d4:	006e6f69 	rsbeq	r6, lr, r9, ror #30
    17d8:	65776f50 	ldrbvs	r6, [r7, #-3920]!	; 0xf50
    17dc:	006e4f72 	rsbeq	r4, lr, r2, ror pc
    17e0:	72657355 	rsbvc	r7, r5, #1409286145	; 0x54000001
    17e4:	7465475f 	strbtvc	r4, [r5], #-1887	; 0x75f
    17e8:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    17ec:	72756769 	rsbsvc	r6, r5, #27525120	; 0x1a40000
    17f0:	6f697461 	svcvs	0x00697461
    17f4:	6956006e 	ldmdbvs	r6, {r1, r2, r3, r5, r6}^
    17f8:	61757472 	cmnvs	r5, r2, ror r4
    17fc:	6f435f6c 	svcvs	0x00435f6c
    1800:	6f505f6d 	svcvs	0x00505f6d
    1804:	535f7472 	cmppl	pc, #1912602624	; 0x72000000
    1808:	75746174 	ldrbvc	r6, [r4, #-372]!	; 0x174
    180c:	6e495f73 	mcrvs	15, 2, r5, cr9, cr3, {3}
    1810:	72754300 	rsbsvc	r4, r5, #0
    1814:	746e6572 	strbtvc	r6, [lr], #-1394	; 0x572
    1818:	746c415f 	strbtvc	r4, [ip], #-351	; 0x15f
    181c:	616e7265 	cmnvs	lr, r5, ror #4
    1820:	65536574 	ldrbvs	r6, [r3, #-1396]	; 0x574
    1824:	6e697474 	mcrvs	4, 3, r7, cr9, cr4, {3}
    1828:	455f0067 	ldrbmi	r0, [pc, #-103]	; 17c9 <__Stack_Size+0x13c9>
    182c:	4f50444e 	svcmi	0x0050444e
    1830:	5f544e49 	svcpl	0x00544e49
    1834:	4f464e49 	svcmi	0x00464e49
    1838:	72695600 	rsbvc	r5, r9, #0
    183c:	6c617574 	cfstr64vs	mvdx7, [r1], #-464	; 0xfffffe30
    1840:	6d6f435f 	stclvs	3, cr4, [pc, #-380]!	; 16cc <__Stack_Size+0x12cc>
    1844:	726f505f 	rsbvc	r5, pc, #95	; 0x5f
    1848:	65535f74 	ldrbvs	r5, [r3, #-3956]	; 0xf74
    184c:	6e6f4374 	mcrvs	3, 3, r4, cr15, cr4, {3}
    1850:	75676966 	strbvc	r6, [r7, #-2406]!	; 0x966
    1854:	69746172 	ldmdbvs	r4!, {r1, r4, r5, r6, r8, sp, lr}^
    1858:	43006e6f 	movwmi	r6, #3695	; 0xe6f
    185c:	5279706f 	rsbspl	r7, r9, #111	; 0x6f
    1860:	6974756f 	ldmdbvs	r4!, {r0, r1, r2, r3, r5, r6, r8, sl, ip, sp, lr}^
    1864:	6400656e 	strvs	r6, [r0], #-1390	; 0x56e
    1868:	74617461 	strbtvc	r7, [r1], #-1121	; 0x461
    186c:	00657079 	rsbeq	r7, r5, r9, ror r0
    1870:	5645445f 			; <UNDEFINED> instruction: 0x5645445f
    1874:	00454349 	subeq	r4, r5, r9, asr #6
    1878:	746e6f43 	strbtvc	r6, [lr], #-3907	; 0xf43
    187c:	536c6f72 	cmnpl	ip, #456	; 0x1c8
    1880:	65746174 	ldrbvs	r6, [r4, #-372]!	; 0x174
    1884:	544e4900 	strbpl	r4, [lr], #-2304	; 0x900
    1888:	41465245 	cmpmi	r6, r5, asr #4
    188c:	525f4543 	subspl	r4, pc, #281018368	; 0x10c00000
    1890:	50494345 	subpl	r4, r9, r5, asr #6
    1894:	544e4549 	strbpl	r4, [lr], #-1353	; 0x549
    1898:	706f4300 	rsbvc	r4, pc, r0, lsl #6
    189c:	74614479 	strbtvc	r4, [r1], #-1145	; 0x479
    18a0:	73550061 	cmpvc	r5, #97	; 0x61
    18a4:	435f7265 	cmpmi	pc, #1342177286	; 0x50000006
    18a8:	7261656c 	rsbvc	r6, r1, #452984832	; 0x1b000000
    18ac:	74616546 	strbtvc	r6, [r1], #-1350	; 0x546
    18b0:	00657275 	rsbeq	r7, r5, r5, ror r2
    18b4:	74726956 	ldrbtvc	r6, [r2], #-2390	; 0x956
    18b8:	5f6c6175 	svcpl	0x006c6175
    18bc:	5f6d6f43 	svcpl	0x006d6f43
    18c0:	74726f50 	ldrbtvc	r6, [r2], #-3920	; 0xf50
    18c4:	7465475f 	strbtvc	r4, [r5], #-1887	; 0x75f
    18c8:	69727453 	ldmdbvs	r2!, {r0, r1, r4, r6, sl, ip, sp, lr}^
    18cc:	6544676e 	strbvs	r6, [r4, #-1902]	; 0x76e
    18d0:	69726373 	ldmdbvs	r2!, {r0, r1, r4, r5, r6, r8, r9, sp, lr}^
    18d4:	726f7470 	rsbvc	r7, pc, #1879048192	; 0x70000000
    18d8:	42535500 	subsmi	r5, r3, #0
    18dc:	65526d62 	ldrbvs	r6, [r2, #-3426]	; 0xd62
    18e0:	73657571 	cmnvc	r5, #473956352	; 0x1c400000
    18e4:	70795474 	rsbsvc	r5, r9, r4, ror r4
    18e8:	69560065 	ldmdbvs	r6, {r0, r2, r5, r6}^
    18ec:	61757472 	cmnvs	r5, r2, ror r4
    18f0:	6f435f6c 	svcvs	0x00435f6c
    18f4:	6f505f6d 	svcvs	0x00505f6d
    18f8:	535f7472 	cmppl	pc, #1912602624	; 0x72000000
    18fc:	75746174 	ldrbvc	r6, [r4, #-372]!	; 0x174
    1900:	754f5f73 	strbvc	r5, [pc, #-3955]	; 995 <__Stack_Size+0x595>
    1904:	6c430074 	mcrrvs	0, 7, r0, r3, cr4
    1908:	5f726165 	svcpl	0x00726165
    190c:	74617453 	strbtvc	r7, [r1], #-1107	; 0x453
    1910:	4f5f7375 	svcmi	0x005f7375
    1914:	56007475 			; <UNDEFINED> instruction: 0x56007475
    1918:	75747269 	ldrbvc	r7, [r4, #-617]!	; 0x269
    191c:	435f6c61 	cmpmi	pc, #24832	; 0x6100
    1920:	505f6d6f 	subspl	r6, pc, pc, ror #26
    1924:	5f74726f 	svcpl	0x0074726f
    1928:	5f746547 	svcpl	0x00746547
    192c:	65746e49 	ldrbvs	r6, [r4, #-3657]!	; 0xe49
    1930:	63616672 	cmnvs	r1, #119537664	; 0x7200000
    1934:	65535f65 	ldrbvs	r5, [r3, #-3941]	; 0xf65
    1938:	6e697474 	mcrvs	4, 3, r7, cr9, cr4, {3}
    193c:	65440067 	strbvs	r0, [r4, #-103]	; 0x67
    1940:	65636976 	strbvs	r6, [r3, #-2422]!	; 0x976
    1944:	666e495f 			; <UNDEFINED> instruction: 0x666e495f
    1948:	7443006f 	strbvc	r0, [r3], #-111	; 0x6f
    194c:	495f6c72 	ldmdbmi	pc, {r1, r4, r5, r6, sl, fp, sp, lr}^	; <UNPREDICTABLE>
    1950:	006f666e 	rsbeq	r6, pc, lr, ror #12
    1954:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    1958:	445f6769 	ldrbmi	r6, [pc], #-1897	; 1960 <__Stack_Size+0x1560>
    195c:	72637365 	rsbvc	r7, r3, #-1811939327	; 0x94000001
    1960:	6f747069 	svcvs	0x00747069
    1964:	75430072 	strbvc	r0, [r3, #-114]	; 0x72
    1968:	6e657272 	mcrvs	2, 3, r7, cr5, cr2, {3}
    196c:	65465f74 	strbvs	r5, [r6, #-3956]	; 0xf74
    1970:	72757461 	rsbsvc	r7, r5, #1627389952	; 0x61000000
    1974:	73550065 	cmpvc	r5, #101	; 0x65
    1978:	4f775f62 	svcmi	0x00775f62
    197c:	65736666 	ldrbvs	r6, [r3, #-1638]!	; 0x666
    1980:	73550074 	cmpvc	r5, #116	; 0x74
    1984:	535f7265 	cmppl	pc, #1342177286	; 0x50000006
    1988:	6e457465 	cdpvs	4, 4, cr7, cr5, cr5, {3}
    198c:	696f5064 	stmdbvs	pc!, {r2, r5, r6, ip, lr}^	; <UNPREDICTABLE>
    1990:	6546746e 	strbvs	r7, [r6, #-1134]	; 0x46e
    1994:	72757461 	rsbsvc	r7, r5, #1627389952	; 0x61000000
    1998:	69560065 	ldmdbvs	r6, {r0, r2, r5, r6}^
    199c:	61757472 	cmnvs	r5, r2, ror r4
    19a0:	6f435f6c 	svcvs	0x00435f6c
    19a4:	6f505f6d 	svcvs	0x00505f6d
    19a8:	445f7472 	ldrbmi	r7, [pc], #-1138	; 19b0 <__Stack_Size+0x15b0>
    19ac:	5f617461 	svcpl	0x00617461
    19b0:	75746553 	ldrbvc	r6, [r4, #-1363]!	; 0x553
    19b4:	69560070 	ldmdbvs	r6, {r4, r5, r6}^
    19b8:	61757472 	cmnvs	r5, r2, ror r4
    19bc:	6f435f6c 	svcvs	0x00435f6c
    19c0:	6f505f6d 	svcvs	0x00505f6d
    19c4:	475f7472 			; <UNDEFINED> instruction: 0x475f7472
    19c8:	6f437465 	svcvs	0x00437465
    19cc:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    19d0:	63736544 	cmnvs	r3, #285212672	; 0x11000000
    19d4:	74706972 	ldrbtvc	r6, [r0], #-2418	; 0x972
    19d8:	4f00726f 	svcmi	0x0000726f
    19dc:	52454854 	subpl	r4, r5, #5505024	; 0x540000
    19e0:	4345525f 	movtmi	r5, #21087	; 0x525f
    19e4:	45495049 	strbmi	r5, [r9, #-73]	; 0x49
    19e8:	7500544e 	strvc	r5, [r0, #-1102]	; 0x44e
    19ec:	755f3631 	ldrbvc	r3, [pc, #-1585]	; 13c3 <__Stack_Size+0xfc3>
    19f0:	69560038 	ldmdbvs	r6, {r3, r4, r5}^
    19f4:	61757472 	cmnvs	r5, r2, ror r4
    19f8:	6f435f6c 	svcvs	0x00435f6c
    19fc:	6f505f6d 	svcvs	0x00505f6d
    1a00:	695f7472 	ldmdbvs	pc, {r1, r4, r5, r6, sl, ip, sp, lr}^	; <UNPREDICTABLE>
    1a04:	0074696e 	rsbseq	r6, r4, lr, ror #18
    1a08:	454e494c 	strbmi	r4, [lr, #-2380]	; 0x94c
    1a0c:	444f435f 	strbmi	r4, [pc], #-863	; 1a14 <__Stack_Size+0x1614>
    1a10:	00474e49 	subeq	r4, r7, r9, asr #28
    1a14:	45746553 	ldrbmi	r6, [r4, #-1363]!	; 0x553
    1a18:	43785250 	cmnmi	r8, #5
    1a1c:	746e756f 	strbtvc	r7, [lr], #-1391	; 0x56f
    1a20:	776f5000 	strbvc	r5, [pc, -r0]!
    1a24:	664f7265 	strbvs	r7, [pc], -r5, ror #4
    1a28:	6e490066 	cdpvs	0, 4, cr0, cr9, cr6, {3}
    1a2c:	556f5474 	strbpl	r5, [pc, #-1140]!	; 15c0 <__Stack_Size+0x11c0>
    1a30:	6f63696e 	svcvs	0x0063696e
    1a34:	55006564 	strpl	r6, [r0, #-1380]	; 0x564
    1a38:	6e494253 	mcrvs	2, 2, r4, cr9, cr3, {2}
    1a3c:	632e7469 	teqvs	lr, #1761607680	; 0x69000000
    1a40:	61745300 	cmnvs	r4, r0, lsl #6
    1a44:	69547472 	ldmdbvs	r4, {r1, r4, r5, r6, sl, ip, sp, lr}^
    1a48:	0072656d 	rsbseq	r6, r2, sp, ror #10
    1a4c:	69766544 	ldmdbvs	r6!, {r2, r6, r8, sl, sp, lr}^
    1a50:	535f6563 	cmppl	pc, #415236096	; 0x18c00000
    1a54:	61697265 	cmnvs	r9, r5, ror #4
    1a58:	5300316c 	movwpl	r3, #364	; 0x16c
    1a5c:	50457465 	subpl	r7, r5, r5, ror #8
    1a60:	6f437854 	svcvs	0x00437854
    1a64:	00746e75 	rsbseq	r6, r4, r5, ror lr
    1a68:	5377654e 	cmnpl	r7, #327155712	; 0x13800000
    1a6c:	65746174 	ldrbvs	r6, [r4, #-372]!	; 0x174
    1a70:	6e497700 	cdpvs	7, 4, cr7, cr9, cr0, {0}
    1a74:	72726574 	rsbsvc	r6, r2, #486539264	; 0x1d000000
    1a78:	5f747075 	svcpl	0x00747075
    1a7c:	6b73614d 	blvs	1cd9fb8 <__Stack_Size+0x1cd9bb8>
    1a80:	76654400 	strbtvc	r4, [r5], -r0, lsl #8
    1a84:	5f656369 	svcpl	0x00656369
    1a88:	69726553 	ldmdbvs	r2!, {r0, r1, r4, r6, r8, sl, sp, lr}^
    1a8c:	00306c61 	eorseq	r6, r0, r1, ror #24
    1a90:	69766544 	ldmdbvs	r6!, {r2, r6, r8, sl, sp, lr}^
    1a94:	535f6563 	cmppl	pc, #415236096	; 0x18c00000
    1a98:	61697265 	cmnvs	r9, r5, ror #4
    1a9c:	5500326c 	strpl	r3, [r0, #-620]	; 0x26c
    1aa0:	435f4253 	cmpmi	pc, #805306373	; 0x30000005
    1aa4:	656c6261 	strbvs	r6, [ip, #-609]!	; 0x261
    1aa8:	6e6f435f 	mcrvs	3, 3, r4, cr15, cr15, {2}
    1aac:	00676966 	rsbeq	r6, r7, r6, ror #18
    1ab0:	5f425355 	svcpl	0x00425355
    1ab4:	535f7854 	cmppl	pc, #5505024	; 0x540000
    1ab8:	65746174 	ldrbvs	r6, [r4, #-372]!	; 0x174
    1abc:	62735500 	rsbsvs	r5, r3, #0
    1ac0:	43706356 	cmnmi	r0, #1476395009	; 0x58000001
    1ac4:	656e6e6f 	strbvs	r6, [lr, #-3695]!	; 0xe6f
    1ac8:	55007463 	strpl	r7, [r0, #-1123]	; 0x463
    1acc:	54726573 	ldrbtpl	r6, [r2], #-1395	; 0x573
    1ad0:	414d506f 	cmpmi	sp, pc, rrx
    1ad4:	66667542 	strbtvs	r7, [r6], -r2, asr #10
    1ad8:	6f437265 	svcvs	0x00437265
    1adc:	53007970 	movwpl	r7, #2416	; 0x970
    1ae0:	50457465 	subpl	r7, r5, r5, ror #8
    1ae4:	61567854 	cmpvs	r6, r4, asr r8
    1ae8:	0064696c 	rsbeq	r6, r4, ip, ror #18
    1aec:	756c6176 	strbvc	r6, [ip, #-374]!	; 0x176
    1af0:	53550065 	cmppl	r5, #101	; 0x65
    1af4:	5f545241 	svcpl	0x00545241
    1af8:	6c5f7852 	mrrcvs	8, 5, r7, pc, cr2	; <UNPREDICTABLE>
    1afc:	74676e65 	strbtvc	r6, [r7], #-3685	; 0xe65
    1b00:	62700068 	rsbsvs	r0, r0, #104	; 0x68
    1b04:	46006675 			; <UNDEFINED> instruction: 0x46006675
    1b08:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
    1b0c:	4354495f 	cmpmi	r4, #1556480	; 0x17c000
    1b10:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    1b14:	52570067 	subspl	r0, r7, #103	; 0x67
    1b18:	445f3250 	ldrbmi	r3, [pc], #-592	; 1b20 <__Stack_Size+0x1720>
    1b1c:	00617461 	rsbeq	r7, r1, r1, ror #8
    1b20:	535f424f 	cmppl	pc, #-268435452	; 0xf0000004
    1b24:	00504f54 	subseq	r4, r0, r4, asr pc
    1b28:	53414c46 	movtpl	r4, #7238	; 0x1c46
    1b2c:	72455f48 	subvc	r5, r5, #288	; 0x120
    1b30:	4f657361 	svcmi	0x00657361
    1b34:	6f697470 	svcvs	0x00697470
    1b38:	7479426e 	ldrbtvc	r4, [r9], #-622	; 0x26e
    1b3c:	72007365 	andvc	r7, r0, #-1811939327	; 0x94000001
    1b40:	6f646165 	svcvs	0x00646165
    1b44:	74737475 	ldrbtvc	r7, [r3], #-1141	; 0x475
    1b48:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
    1b4c:	414c4600 	cmpmi	ip, r0, lsl #12
    1b50:	4c5f4853 	mrrcmi	8, 5, r4, pc, cr3	; <UNPREDICTABLE>
    1b54:	6e657461 	cdpvs	4, 6, cr7, cr5, cr1, {3}
    1b58:	46007963 	strmi	r7, [r0], -r3, ror #18
    1b5c:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
    1b60:	7465475f 	strbtvc	r4, [r5], #-1887	; 0x75f
    1b64:	66657250 			; <UNDEFINED> instruction: 0x66657250
    1b68:	68637465 	stmdavs	r3!, {r0, r2, r5, r6, sl, ip, sp, lr}^
    1b6c:	66667542 	strbtvs	r7, [r6], -r2, asr #10
    1b70:	74537265 	ldrbvc	r7, [r3], #-613	; 0x265
    1b74:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
    1b78:	6c656400 	cfstrdvs	mvd6, [r5], #-0
    1b7c:	6c007961 	stcvs	9, cr7, [r0], {97}	; 0x61
    1b80:	732f6269 	teqvc	pc, #-1879048186	; 0x90000006
    1b84:	732f6372 	teqvc	pc, #-939524095	; 0xc8000001
    1b88:	32336d74 	eorscc	r6, r3, #7424	; 0x1d00
    1b8c:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    1b90:	616c665f 	cmnvs	ip, pc, asr r6
    1b94:	632e6873 	teqvs	lr, #7536640	; 0x730000
    1b98:	50525700 	subspl	r5, r2, r0, lsl #14
    1b9c:	4c460052 	mcrrmi	0, 5, r0, r6, cr2
    1ba0:	5f485341 	svcpl	0x00485341
    1ba4:	73617245 	cmnvc	r1, #1342177284	; 0x50000004
    1ba8:	6c6c4165 	stfvse	f4, [ip], #-404	; 0xfffffe6c
    1bac:	65676150 	strbvs	r6, [r7, #-336]!	; 0x150
    1bb0:	52570073 	subspl	r0, r7, #115	; 0x73
    1bb4:	57003050 	smlsdpl	r0, r0, r0, r3
    1bb8:	00315052 	eorseq	r5, r1, r2, asr r0
    1bbc:	32505257 	subscc	r5, r0, #1879048197	; 0x70000005
    1bc0:	50525700 	subspl	r5, r2, r0, lsl #14
    1bc4:	4c460033 	mcrrmi	0, 3, r0, r6, cr3
    1bc8:	5f485341 	svcpl	0x00485341
    1bcc:	57746547 	ldrbpl	r6, [r4, -r7, asr #10]!
    1bd0:	65746972 	ldrbvs	r6, [r4, #-2418]!	; 0x972
    1bd4:	746f7250 	strbtvc	r7, [pc], #-592	; 1bdc <__Stack_Size+0x17dc>
    1bd8:	69746365 	ldmdbvs	r4!, {r0, r2, r5, r6, r8, r9, sp, lr}^
    1bdc:	704f6e6f 	subvc	r6, pc, pc, ror #28
    1be0:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
    1be4:	65747942 	ldrbvs	r7, [r4, #-2370]!	; 0x942
    1be8:	54504f00 	ldrbpl	r4, [r0], #-3840	; 0xf00
    1bec:	5259454b 	subspl	r4, r9, #314572800	; 0x12c00000
    1bf0:	414c4600 	cmpmi	ip, r0, lsl #12
    1bf4:	555f4853 	ldrbpl	r4, [pc, #-2131]	; 13a9 <__Stack_Size+0xfa9>
    1bf8:	4f726573 	svcmi	0x00726573
    1bfc:	6f697470 	svcvs	0x00697470
    1c00:	7479426e 	ldrbtvc	r4, [r9], #-622	; 0x26e
    1c04:	6e6f4365 	cdpvs	3, 6, cr4, cr15, cr5, {3}
    1c08:	00676966 	rsbeq	r6, r7, r6, ror #18
    1c0c:	495f424f 	ldmdbmi	pc, {r0, r1, r2, r3, r6, r9, lr}^	; <UNPREDICTABLE>
    1c10:	00474457 	subeq	r4, r7, r7, asr r4
    1c14:	53414c46 	movtpl	r4, #7238	; 0x1c46
    1c18:	65525f48 	ldrbvs	r5, [r2, #-3912]	; 0xf48
    1c1c:	754f6461 	strbvc	r6, [pc, #-1121]	; 17c3 <__Stack_Size+0x13c3>
    1c20:	6f725074 	svcvs	0x00725074
    1c24:	74636574 	strbtvc	r6, [r3], #-1396	; 0x574
    1c28:	006e6f69 	rsbeq	r6, lr, r9, ror #30
    1c2c:	73616c66 	cmnvc	r1, #26112	; 0x6600
    1c30:	61747368 	cmnvs	r4, r8, ror #6
    1c34:	00737574 	rsbseq	r7, r3, r4, ror r5
    1c38:	73746962 	cmnvc	r4, #1605632	; 0x188000
    1c3c:	75746174 	ldrbvc	r6, [r4, #-372]!	; 0x174
    1c40:	61500073 	cmpvs	r0, r3, ror r0
    1c44:	415f6567 	cmpmi	pc, r7, ror #10
    1c48:	65726464 	ldrbvs	r6, [r2, #-1124]!	; 0x464
    1c4c:	57007373 	smlsdxpl	r0, r3, r3, r7
    1c50:	5f335052 	svcpl	0x00335052
    1c54:	61746144 	cmnvs	r4, r4, asr #2
    1c58:	414c4600 	cmpmi	ip, r0, lsl #12
    1c5c:	475f4853 			; <UNDEFINED> instruction: 0x475f4853
    1c60:	6c467465 	cfstrdvs	mvd7, [r6], {101}	; 0x65
    1c64:	74536761 	ldrbvc	r6, [r3], #-1889	; 0x761
    1c68:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
    1c6c:	50525700 	subspl	r5, r2, r0, lsl #14
    1c70:	61445f31 	cmpvs	r4, r1, lsr pc
    1c74:	54006174 	strpl	r6, [r0], #-372	; 0x174
    1c78:	6f656d69 	svcvs	0x00656d69
    1c7c:	46007475 			; <UNDEFINED> instruction: 0x46007475
    1c80:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
    1c84:	7465475f 	strbtvc	r4, [r5], #-1887	; 0x75f
    1c88:	64616552 	strbtvs	r6, [r1], #-1362	; 0x552
    1c8c:	5074754f 	rsbspl	r7, r4, pc, asr #10
    1c90:	65746f72 	ldrbvs	r6, [r4, #-3954]!	; 0xf72
    1c94:	6f697463 	svcvs	0x00697463
    1c98:	6174536e 	cmnvs	r4, lr, ror #6
    1c9c:	00737574 	rsbseq	r7, r3, r4, ror r5
    1ca0:	535f424f 	cmppl	pc, #-268435452	; 0xf0000004
    1ca4:	59424454 	stmdbpl	r2, {r2, r4, r6, sl, lr}^
    1ca8:	50525700 	subspl	r5, r2, r0, lsl #14
    1cac:	61445f30 	cmpvs	r4, r0, lsr pc
    1cb0:	46006174 			; <UNDEFINED> instruction: 0x46006174
    1cb4:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
    1cb8:	6c61485f 	stclvs	8, cr4, [r1], #-380	; 0xfffffe84
    1cbc:	63794366 	cmnvs	r9, #-1744830463	; 0x98000001
    1cc0:	6341656c 	movtvs	r6, #5484	; 0x156c
    1cc4:	73736563 	cmnvc	r3, #415236096	; 0x18c00000
    1cc8:	414c4600 	cmpmi	ip, r0, lsl #12
    1ccc:	475f4853 			; <UNDEFINED> instruction: 0x475f4853
    1cd0:	74537465 	ldrbvc	r7, [r3], #-1125	; 0x465
    1cd4:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
    1cd8:	5f424f00 	svcpl	0x00424f00
    1cdc:	65707954 	ldrbvs	r7, [r0, #-2388]!	; 0x954
    1ce0:	00666544 	rsbeq	r6, r6, r4, asr #10
    1ce4:	53414c46 	movtpl	r4, #7238	; 0x1c46
    1ce8:	61485f48 	cmpvs	r8, r8, asr #30
    1cec:	7943666c 	stmdbvc	r3, {r2, r3, r5, r6, r9, sl, sp, lr}^
    1cf0:	41656c63 	cmnmi	r5, r3, ror #24
    1cf4:	73656363 	cmnvc	r5, #-1946157055	; 0x8c000001
    1cf8:	646d4373 	strbtvs	r4, [sp], #-883	; 0x373
    1cfc:	414c4600 	cmpmi	ip, r0, lsl #12
    1d00:	505f4853 	subspl	r4, pc, r3, asr r8	; <UNPREDICTABLE>
    1d04:	72676f72 	rsbvc	r6, r7, #456	; 0x1c8
    1d08:	704f6d61 	subvc	r6, pc, r1, ror #26
    1d0c:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
    1d10:	65747942 	ldrbvs	r7, [r4, #-2370]!	; 0x942
    1d14:	61746144 	cmnvs	r4, r4, asr #2
    1d18:	414c4600 	cmpmi	ip, r0, lsl #12
    1d1c:	475f4853 			; <UNDEFINED> instruction: 0x475f4853
    1d20:	73557465 	cmpvc	r5, #1694498816	; 0x65000000
    1d24:	704f7265 	subvc	r7, pc, r5, ror #4
    1d28:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
    1d2c:	65747942 	ldrbvs	r7, [r4, #-2370]!	; 0x942
    1d30:	414c4600 	cmpmi	ip, r0, lsl #12
    1d34:	505f4853 	subspl	r4, pc, r3, asr r8	; <UNPREDICTABLE>
    1d38:	72676f72 	rsbvc	r6, r7, #456	; 0x1c8
    1d3c:	61486d61 	cmpvs	r8, r1, ror #26
    1d40:	6f57666c 	svcvs	0x0057666c
    1d44:	46006472 			; <UNDEFINED> instruction: 0x46006472
    1d48:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
    1d4c:	414c465f 	cmpmi	ip, pc, asr r6
    1d50:	4c460047 	mcrrmi	0, 4, r0, r6, cr7
    1d54:	5f485341 	svcpl	0x00485341
    1d58:	62616e45 	rsbvs	r6, r1, #1104	; 0x450
    1d5c:	7257656c 	subsvc	r6, r7, #452984832	; 0x1b000000
    1d60:	50657469 	rsbpl	r7, r5, r9, ror #8
    1d64:	65746f72 	ldrbvs	r6, [r4, #-3954]!	; 0xf72
    1d68:	6f697463 	svcvs	0x00697463
    1d6c:	5355006e 	cmppl	r5, #110	; 0x6e
    1d70:	44005245 	strmi	r5, [r0], #-581	; 0x245
    1d74:	30617461 	rsbcc	r7, r1, r1, ror #8
    1d78:	74614400 	strbtvc	r4, [r1], #-1024	; 0x400
    1d7c:	46003161 	strmi	r3, [r0], -r1, ror #2
    1d80:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
    1d84:	6761505f 			; <UNDEFINED> instruction: 0x6761505f
    1d88:	46007365 	strmi	r7, [r0], -r5, ror #6
    1d8c:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
    1d90:	0054495f 	subseq	r4, r4, pc, asr r9
    1d94:	45534552 	ldrbmi	r4, [r3, #-1362]	; 0x552
    1d98:	44455652 	strbmi	r5, [r5], #-1618	; 0x652
    1d9c:	414c4600 	cmpmi	ip, r0, lsl #12
    1da0:	545f4853 	ldrbpl	r4, [pc], #-2131	; 1da8 <__Stack_Size+0x19a8>
    1da4:	44657079 	strbtmi	r7, [r5], #-121	; 0x79
    1da8:	46006665 	strmi	r6, [r0], -r5, ror #12
    1dac:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
    1db0:	6961575f 	stmdbvs	r1!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, ip, lr}^
    1db4:	726f4674 	rsbvc	r4, pc, #121634816	; 0x7400000
    1db8:	7473614c 	ldrbtvc	r6, [r3], #-332	; 0x14c
    1dbc:	7265704f 	rsbvc	r7, r5, #79	; 0x4f
    1dc0:	6f697461 	svcvs	0x00697461
    1dc4:	4c46006e 	mcrrmi	0, 6, r0, r6, cr14
    1dc8:	5f485341 	svcpl	0x00485341
    1dcc:	66657250 			; <UNDEFINED> instruction: 0x66657250
    1dd0:	68637465 	stmdavs	r3!, {r0, r2, r5, r6, sl, ip, sp, lr}^
    1dd4:	66667542 	strbtvs	r7, [r6], -r2, asr #10
    1dd8:	49007265 	stmdbmi	r0, {r0, r2, r5, r6, r9, ip, sp, lr}
    1ddc:	5f474457 	svcpl	0x00474457
    1de0:	62616e45 	rsbvs	r6, r1, #1104	; 0x450
    1de4:	4900656c 	stmdbmi	r0, {r2, r3, r5, r6, r8, sl, sp, lr}
    1de8:	5f474457 	svcpl	0x00474457
    1dec:	73657250 	cmnvc	r5, #5
    1df0:	656c6163 	strbvs	r6, [ip, #-355]!	; 0x163
    1df4:	696c0072 	stmdbvs	ip!, {r1, r4, r5, r6}^
    1df8:	72732f62 	rsbsvc	r2, r3, #392	; 0x188
    1dfc:	74732f63 	ldrbtvc	r2, [r3], #-3939	; 0xf63
    1e00:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    1e04:	5f783031 	svcpl	0x00783031
    1e08:	67647769 	strbvs	r7, [r4, -r9, ror #14]!
    1e0c:	4900632e 	stmdbmi	r0, {r1, r2, r3, r5, r8, r9, sp, lr}
    1e10:	5f474457 	svcpl	0x00474457
    1e14:	6f6c6552 	svcvs	0x006c6552
    1e18:	6f436461 	svcvs	0x00436461
    1e1c:	65746e75 	ldrbvs	r6, [r4, #-3701]!	; 0xe75
    1e20:	57490072 	smlsldxpl	r0, r9, r2, r0
    1e24:	465f4744 	ldrbmi	r4, [pc], -r4, asr #14
    1e28:	0047414c 	subeq	r4, r7, ip, asr #2
    1e2c:	47445749 	strbmi	r5, [r4, -r9, asr #14]
    1e30:	6972575f 	ldmdbvs	r2!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, ip, lr}^
    1e34:	63416574 	movtvs	r6, #5492	; 0x1574
    1e38:	73736563 	cmnvc	r3, #415236096	; 0x18c00000
    1e3c:	44574900 	ldrbmi	r4, [r7], #-2304	; 0x900
    1e40:	65475f47 	strbvs	r5, [r7, #-3911]	; 0xf47
    1e44:	616c4674 	smcvs	50276	; 0xc464
    1e48:	61745367 	cmnvs	r4, r7, ror #6
    1e4c:	00737574 	rsbseq	r7, r3, r4, ror r5
    1e50:	47445749 	strbmi	r5, [r4, -r9, asr #14]
    1e54:	7079545f 	rsbsvc	r5, r9, pc, asr r4
    1e58:	66654465 	strbtvs	r4, [r5], -r5, ror #8
    1e5c:	6e697000 	cdpvs	0, 6, cr7, cr9, cr0, {0}
    1e60:	00736f70 	rsbseq	r6, r3, r0, ror pc
    1e64:	5f746942 	svcpl	0x00746942
    1e68:	00544553 	subseq	r4, r4, r3, asr r5
    1e6c:	4f495047 	svcmi	0x00495047
    1e70:	6165525f 	cmnvs	r5, pc, asr r2
    1e74:	74754f64 	ldrbtvc	r4, [r5], #-3940	; 0xf64
    1e78:	44747570 	ldrbtmi	r7, [r4], #-1392	; 0x570
    1e7c:	00617461 	rsbeq	r7, r1, r1, ror #8
    1e80:	4f495047 	svcmi	0x00495047
    1e84:	6576455f 	ldrbvs	r4, [r6, #-1375]!	; 0x55f
    1e88:	754f746e 	strbvc	r7, [pc, #-1134]	; 1a22 <__Stack_Size+0x1622>
    1e8c:	74757074 	ldrbtvc	r7, [r5], #-116	; 0x74
    1e90:	00646d43 	rsbeq	r6, r4, r3, asr #26
    1e94:	4f495047 	svcmi	0x00495047
    1e98:	7274535f 	rsbsvc	r5, r4, #2080374785	; 0x7c000001
    1e9c:	49746375 	ldmdbmi	r4!, {r0, r2, r4, r5, r6, r8, r9, sp, lr}^
    1ea0:	0074696e 	rsbseq	r6, r4, lr, ror #18
    1ea4:	56746942 	ldrbtpl	r6, [r4], -r2, asr #18
    1ea8:	42006c61 	andmi	r6, r0, #24832	; 0x6100
    1eac:	525f7469 	subspl	r7, pc, #1761607680	; 0x69000000
    1eb0:	54455345 	strbpl	r5, [r5], #-837	; 0x345
    1eb4:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
    1eb8:	72575f4f 	subsvc	r5, r7, #316	; 0x13c
    1ebc:	42657469 	rsbmi	r7, r5, #1761607680	; 0x69000000
    1ec0:	6c007469 	cfstrsvs	mvf7, [r0], {105}	; 0x69
    1ec4:	732f6269 	teqvc	pc, #-1879048186	; 0x90000006
    1ec8:	732f6372 	teqvc	pc, #-939524095	; 0xc8000001
    1ecc:	32336d74 	eorscc	r6, r3, #7424	; 0x1d00
    1ed0:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    1ed4:	6970675f 	ldmdbvs	r0!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, sp, lr}^
    1ed8:	00632e6f 	rsbeq	r2, r3, pc, ror #28
    1edc:	49545845 	ldmdbmi	r4, {r0, r2, r6, fp, ip, lr}^
    1ee0:	70005243 	andvc	r5, r0, r3, asr #4
    1ee4:	616d6e69 	cmnvs	sp, r9, ror #28
    1ee8:	47006b73 	smlsdxmi	r0, r3, fp, r6
    1eec:	5f4f4950 	svcpl	0x004f4950
    1ef0:	74726f50 	ldrbtvc	r6, [r2], #-3920	; 0xf50
    1ef4:	72756f53 	rsbsvc	r6, r5, #332	; 0x14c
    1ef8:	47006563 	strmi	r6, [r0, -r3, ror #10]
    1efc:	5f4f4950 	svcpl	0x004f4950
    1f00:	6e496544 	cdpvs	5, 4, cr6, cr9, cr4, {2}
    1f04:	47007469 	strmi	r7, [r0, -r9, ror #8]
    1f08:	5f4f4950 	svcpl	0x004f4950
    1f0c:	6e657645 	cdpvs	6, 6, cr7, cr5, cr5, {2}
    1f10:	74754f74 	ldrbtvc	r4, [r5], #-3956	; 0xf74
    1f14:	43747570 	cmnmi	r4, #469762048	; 0x1c000000
    1f18:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    1f1c:	50470067 	subpl	r0, r7, r7, rrx
    1f20:	525f4f49 	subspl	r4, pc, #292	; 0x124
    1f24:	70616d65 	rsbvc	r6, r1, r5, ror #26
    1f28:	706d7400 	rsbvc	r7, sp, r0, lsl #8
    1f2c:	00676572 	rsbeq	r6, r7, r2, ror r5
    1f30:	74726f50 	ldrbtvc	r6, [r2], #-3920	; 0xf50
    1f34:	006c6156 	rsbeq	r6, ip, r6, asr r1
    1f38:	72727563 	rsbsvc	r7, r2, #415236096	; 0x18c00000
    1f3c:	6d746e65 	ldclvs	14, cr6, [r4, #-404]!	; 0xfffffe6c
    1f40:	0065646f 	rsbeq	r6, r5, pc, ror #8
    1f44:	4f495047 	svcmi	0x00495047
    1f48:	6e69505f 	mcrvs	0, 3, r5, cr9, cr15, {2}
    1f4c:	72756f53 	rsbsvc	r6, r5, #332	; 0x14c
    1f50:	52006563 	andpl	r6, r0, #415236096	; 0x18c00000
    1f54:	415f4343 	cmpmi	pc, r3, asr #6
    1f58:	50324250 	eorspl	r4, r2, r0, asr r2
    1f5c:	70697265 	rsbvc	r7, r9, r5, ror #4
    1f60:	73655268 	cmnvc	r5, #-2147483642	; 0x80000006
    1f64:	6d437465 	cfstrdvs	mvd7, [r3, #-404]	; 0xfffffe6c
    1f68:	50470064 	subpl	r0, r7, r4, rrx
    1f6c:	525f4f49 	subspl	r4, pc, #292	; 0x124
    1f70:	49646165 	stmdbmi	r4!, {r0, r2, r5, r6, r8, sp, lr}^
    1f74:	7475706e 	ldrbtvc	r7, [r5], #-110	; 0x6e
    1f78:	61746144 	cmnvs	r4, r4, asr #2
    1f7c:	706d7400 	rsbvc	r7, sp, r0, lsl #8
    1f80:	6b73616d 	blvs	1cda53c <__Stack_Size+0x1cda13c>
    1f84:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
    1f88:	69505f4f 	ldmdbvs	r0, {r0, r1, r2, r3, r6, r8, r9, sl, fp, ip, lr}^
    1f8c:	636f4c6e 	cmnvs	pc, #28160	; 0x6e00
    1f90:	6e6f436b 	cdpvs	3, 6, cr4, cr15, cr11, {3}
    1f94:	00676966 	rsbeq	r6, r7, r6, ror #18
    1f98:	72727563 	rsbsvc	r7, r2, #415236096	; 0x18c00000
    1f9c:	70746e65 	rsbsvc	r6, r4, r5, ror #28
    1fa0:	47006e69 	strmi	r6, [r0, -r9, ror #28]
    1fa4:	5f4f4950 	svcpl	0x004f4950
    1fa8:	74697257 	strbtvc	r7, [r9], #-599	; 0x257
    1fac:	6d740065 	ldclvs	0, cr0, [r4, #-404]!	; 0xfffffe6c
    1fb0:	47003170 	smlsdxmi	r0, r0, r1, r3
    1fb4:	5f4f4950 	svcpl	0x004f4950
    1fb8:	49545845 	ldmdbmi	r4, {r0, r2, r6, fp, ip, lr}^
    1fbc:	656e694c 	strbvs	r6, [lr, #-2380]!	; 0x94c
    1fc0:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    1fc4:	41006769 	tstmi	r0, r9, ror #14
    1fc8:	5f4f4946 	svcpl	0x004f4946
    1fcc:	65707954 	ldrbvs	r7, [r0, #-2388]!	; 0x954
    1fd0:	00666544 	rsbeq	r6, r6, r4, asr #10
    1fd4:	41746942 	cmnmi	r4, r2, asr #18
    1fd8:	6f697463 	svcvs	0x00697463
    1fdc:	414d006e 	cmpmi	sp, lr, rrx
    1fe0:	47005250 	smlsdmi	r0, r0, r2, r5
    1fe4:	784f4950 	stmdavc	pc, {r4, r6, r8, fp, lr}^	; <UNPREDICTABLE>
    1fe8:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
    1fec:	6e495f4f 	cdpvs	15, 4, cr5, cr9, cr15, {2}
    1ff0:	74537469 	ldrbvc	r7, [r3], #-1129	; 0x469
    1ff4:	74637572 	strbtvc	r7, [r3], #-1394	; 0x572
    1ff8:	43564500 	cmpmi	r6, #0
    1ffc:	50470052 	subpl	r0, r7, r2, asr r0
    2000:	525f4f49 	subspl	r4, pc, #292	; 0x124
    2004:	4f646165 	svcmi	0x00646165
    2008:	75707475 	ldrbvc	r7, [r0, #-1141]!	; 0x475
    200c:	74614474 	strbtvc	r4, [r1], #-1140	; 0x474
    2010:	74694261 	strbtvc	r4, [r9], #-609	; 0x261
    2014:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
    2018:	46415f4f 	strbmi	r5, [r1], -pc, asr #30
    201c:	65444f49 	strbvs	r4, [r4, #-3913]	; 0xf49
    2020:	74696e49 	strbtvc	r6, [r9], #-3657	; 0xe49
    2024:	42414900 	submi	r4, r1, #0
    2028:	564e0052 			; <UNDEFINED> instruction: 0x564e0052
    202c:	435f4349 	cmpmi	pc, #603979777	; 0x24000001
    2030:	7261656c 	rsbvc	r6, r1, #452984832	; 0x1b000000
    2034:	43515249 	cmpmi	r1, #-1879048188	; 0x90000004
    2038:	6e6e6168 	powvsez	f6, f6, #0.0
    203c:	65506c65 	ldrbvs	r6, [r0, #-3173]	; 0xc65
    2040:	6e69646e 	cdpvs	4, 6, cr6, cr9, cr14, {3}
    2044:	74694267 	strbtvc	r4, [r9], #-615	; 0x267
    2048:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
    204c:	6e495f43 	cdpvs	15, 4, cr5, cr9, cr3, {2}
    2050:	74537469 	ldrbvc	r7, [r3], #-1129	; 0x469
    2054:	74637572 	strbtvc	r7, [r3], #-1394	; 0x572
    2058:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
    205c:	65475f43 	strbvs	r5, [r7, #-3907]	; 0xf43
    2060:	72754374 	rsbsvc	r4, r5, #-805306367	; 0xd0000001
    2064:	746e6572 	strbtvc	r6, [lr], #-1394	; 0x572
    2068:	646e6550 	strbtvs	r6, [lr], #-1360	; 0x550
    206c:	49676e69 	stmdbmi	r7!, {r0, r3, r5, r6, r9, sl, fp, sp, lr}^
    2070:	68435152 	stmdavs	r3, {r1, r4, r6, r8, ip, lr}^
    2074:	656e6e61 	strbvs	r6, [lr, #-3681]!	; 0xe61
    2078:	564e006c 	strbpl	r0, [lr], -ip, rrx
    207c:	475f4349 	ldrbmi	r4, [pc, -r9, asr #6]
    2080:	61467465 	cmpvs	r6, r5, ror #8
    2084:	41746c75 	cmnmi	r4, r5, ror ip
    2088:	65726464 	ldrbvs	r6, [r2, #-1124]!	; 0x464
    208c:	53007373 	movwpl	r7, #883	; 0x373
    2090:	65747379 	ldrbvs	r7, [r4, #-889]!	; 0x379
    2094:	6e61486d 	cdpvs	8, 6, cr4, cr1, cr13, {3}
    2098:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
    209c:	50627553 	rsbpl	r7, r2, r3, asr r5
    20a0:	726f6972 	rsbvc	r6, pc, #1867776	; 0x1c8000
    20a4:	00797469 	rsbseq	r7, r9, r9, ror #8
    20a8:	4349564e 	movtmi	r5, #38478	; 0x964e
    20ac:	5445535f 	strbpl	r5, [r5], #-863	; 0x35f
    20b0:	4d495250 	sfmmi	f5, 2, [r9, #-320]	; 0xfffffec0
    20b4:	004b5341 	subeq	r5, fp, r1, asr #6
    20b8:	2f62696c 	svccs	0x0062696c
    20bc:	2f637273 	svccs	0x00637273
    20c0:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    20c4:	30316632 	eorscc	r6, r1, r2, lsr r6
    20c8:	766e5f78 	uqsub16vc	r5, lr, r8
    20cc:	632e6369 	teqvs	lr, #-1543503871	; 0xa4000001
    20d0:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
    20d4:	45525f43 	ldrbmi	r5, [r2, #-3907]	; 0xf43
    20d8:	50544553 	subspl	r4, r4, r3, asr r5
    20dc:	414d4952 	cmpmi	sp, r2, asr r9
    20e0:	66004b53 			; <UNDEFINED> instruction: 0x66004b53
    20e4:	746c7561 	strbtvc	r7, [ip], #-1377	; 0x561
    20e8:	72646461 	rsbvc	r6, r4, #1627389952	; 0x61000000
    20ec:	00737365 	rsbseq	r7, r3, r5, ror #6
    20f0:	4349564e 	movtmi	r5, #38478	; 0x964e
    20f4:	7379535f 	cmnvc	r9, #2080374785	; 0x7c000001
    20f8:	486d6574 	stmdami	sp!, {r2, r4, r5, r6, r8, sl, sp, lr}^
    20fc:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
    2100:	72507265 	subsvc	r7, r0, #1342177286	; 0x50000006
    2104:	69726f69 	ldmdbvs	r2!, {r0, r3, r5, r6, r8, r9, sl, fp, sp, lr}^
    2108:	6f437974 	svcvs	0x00437974
    210c:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    2110:	475f5f00 	ldrbmi	r5, [pc, -r0, lsl #30]
    2114:	41427465 	cmpmi	r2, r5, ror #8
    2118:	52504553 	subspl	r4, r0, #348127232	; 0x14c00000
    211c:	6d740049 	ldclvs	0, cr0, [r4, #-292]!	; 0xfffffedc
    2120:	65727070 	ldrbvs	r7, [r2, #-112]!	; 0x70
    2124:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
    2128:	65475f43 	strbvs	r5, [r7, #-3907]	; 0xf43
    212c:	55504374 	ldrbpl	r4, [r0, #-884]	; 0x374
    2130:	4e004449 	cdpmi	4, 0, cr4, cr0, cr9, {2}
    2134:	5f434956 	svcpl	0x00434956
    2138:	6f697250 	svcvs	0x00697250
    213c:	79746972 	ldmdbvc	r4!, {r1, r4, r5, r6, r8, fp, sp, lr}^
    2140:	756f7247 	strbvc	r7, [pc, #-583]!	; 1f01 <__Stack_Size+0x1b01>
    2144:	564e0070 			; <UNDEFINED> instruction: 0x564e0070
    2148:	525f4349 	subspl	r4, pc, #603979777	; 0x24000001
    214c:	54455345 	strbpl	r5, [r5], #-837	; 0x345
    2150:	4c554146 	ldfmie	f4, [r5], {70}	; 0x46
    2154:	53414d54 	movtpl	r4, #7508	; 0x1d54
    2158:	564e004b 	strbpl	r0, [lr], -fp, asr #32
    215c:	475f4349 	ldrbmi	r4, [pc, -r9, asr #6]
    2160:	75437465 	strbvc	r7, [r3, #-1125]	; 0x465
    2164:	6e657272 	mcrvs	2, 3, r7, cr5, cr2, {3}
    2168:	74634174 	strbtvc	r4, [r3], #-372	; 0x174
    216c:	48657669 	stmdami	r5!, {r0, r3, r5, r6, r9, sl, ip, sp, lr}^
    2170:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
    2174:	53007265 	movwpl	r7, #613	; 0x265
    2178:	65747379 	ldrbvs	r7, [r4, #-889]!	; 0x379
    217c:	6e61486d 	cdpvs	8, 6, cr4, cr1, cr13, {3}
    2180:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
    2184:	53434900 	movtpl	r4, #14592	; 0x3900
    2188:	53520052 	cmppl	r2, #82	; 0x52
    218c:	45565245 	ldrbmi	r5, [r6, #-581]	; 0x245
    2190:	5f003144 	svcpl	0x00003144
    2194:	5445535f 	strbpl	r5, [r5], #-863	; 0x35f
    2198:	4c554146 	ldfmie	f4, [r5], {70}	; 0x46
    219c:	53414d54 	movtpl	r4, #7508	; 0x1d54
    21a0:	564e004b 	strbpl	r0, [lr], -fp, asr #32
    21a4:	475f4349 	ldrbmi	r4, [pc, -r9, asr #6]
    21a8:	72656e65 	rsbvc	r6, r5, #1616	; 0x650
    21ac:	43657461 	cmnmi	r5, #1627389952	; 0x61000000
    21b0:	5265726f 	rsbpl	r7, r5, #-268435450	; 0xf0000006
    21b4:	74657365 	strbtvc	r7, [r5], #-869	; 0x365
    21b8:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
    21bc:	65475f43 	strbvs	r5, [r7, #-3907]	; 0xf43
    21c0:	73795374 	cmnvc	r9, #-805306367	; 0xd0000001
    21c4:	486d6574 	stmdami	sp!, {r2, r4, r5, r6, r8, sl, sp, lr}^
    21c8:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
    21cc:	63417265 	movtvs	r7, #4709	; 0x1265
    21d0:	65766974 	ldrbvs	r6, [r6, #-2420]!	; 0x974
    21d4:	53746942 	cmnpl	r4, #1081344	; 0x108000
    21d8:	75746174 	ldrbvc	r6, [r4, #-372]!	; 0x174
    21dc:	564e0073 			; <UNDEFINED> instruction: 0x564e0073
    21e0:	425f4349 	subsmi	r4, pc, #603979777	; 0x24000001
    21e4:	50455341 	subpl	r5, r5, r1, asr #6
    21e8:	4f434952 	svcmi	0x00434952
    21ec:	4749464e 	strbmi	r4, [r9, -lr, asr #12]
    21f0:	41464200 	mrsmi	r4, (UNDEF: 102)
    21f4:	564e0052 			; <UNDEFINED> instruction: 0x564e0052
    21f8:	535f4349 	cmppl	pc, #603979777	; 0x24000001
    21fc:	52497465 	subpl	r7, r9, #1694498816	; 0x65000000
    2200:	61684351 	cmnvs	r8, r1, asr r3
    2204:	6c656e6e 	stclvs	14, cr6, [r5], #-440	; 0xfffffe48
    2208:	646e6550 	strbtvs	r6, [lr], #-1360	; 0x550
    220c:	42676e69 	rsbmi	r6, r7, #1680	; 0x690
    2210:	74007469 	strvc	r7, [r0], #-1129	; 0x469
    2214:	6f70706d 	svcvs	0x0070706d
    2218:	46430073 			; <UNDEFINED> instruction: 0x46430073
    221c:	4e005253 	mcrmi	2, 0, r5, cr0, cr3, {2}
    2220:	5f434956 	svcpl	0x00434956
    2224:	53746553 	cmnpl	r4, #348127232	; 0x14c00000
    2228:	65747379 	ldrbvs	r7, [r4, #-889]!	; 0x379
    222c:	6e61486d 	cdpvs	8, 6, cr4, cr1, cr13, {3}
    2230:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
    2234:	646e6550 	strbtvs	r6, [lr], #-1360	; 0x550
    2238:	42676e69 	rsbmi	r6, r7, #1680	; 0x690
    223c:	41007469 	tstmi	r0, r9, ror #8
    2240:	52435249 	subpl	r5, r3, #-1879048188	; 0x90000004
    2244:	50434900 	subpl	r4, r3, r0, lsl #18
    2248:	5f5f0052 	svcpl	0x005f0052
    224c:	45534142 	ldrbmi	r4, [r3, #-322]	; 0x142
    2250:	43495250 	movtmi	r5, #37456	; 0x9250
    2254:	49464e4f 	stmdbmi	r6, {r0, r1, r2, r3, r6, r9, sl, fp, lr}^
    2258:	5f5f0047 	svcpl	0x005f0047
    225c:	00425344 	subeq	r5, r2, r4, asr #6
    2260:	52504853 	subspl	r4, r0, #5439488	; 0x530000
    2264:	43485300 	movtmi	r5, #33536	; 0x8300
    2268:	4e005253 	mcrmi	2, 0, r5, cr0, cr3, {2}
    226c:	5f434956 	svcpl	0x00434956
    2270:	65707954 	ldrbvs	r7, [r0, #-2388]!	; 0x954
    2274:	00666544 	rsbeq	r6, r6, r4, asr #10
    2278:	4349564e 	movtmi	r5, #38478	; 0x964e
    227c:	7465475f 	strbtvc	r4, [r5], #-1887	; 0x75f
    2280:	45534142 	ldrbmi	r4, [r3, #-322]	; 0x142
    2284:	00495250 	subeq	r5, r9, r0, asr r2
    2288:	45525f5f 	ldrbmi	r5, [r2, #-3935]	; 0xf5f
    228c:	46544553 			; <UNDEFINED> instruction: 0x46544553
    2290:	544c5541 	strbpl	r5, [ip], #-1345	; 0x541
    2294:	4b53414d 	blmi	14d27d0 <__Stack_Size+0x14d23d0>
    2298:	464d4d00 	strbmi	r4, [sp], -r0, lsl #26
    229c:	74005241 	strvc	r5, [r0], #-577	; 0x241
    22a0:	7573706d 	ldrbvc	r7, [r3, #-109]!	; 0x6d
    22a4:	564e0062 	strbpl	r0, [lr], -r2, rrx
    22a8:	535f4349 	cmppl	pc, #603979777	; 0x24000001
    22ac:	65747379 	ldrbvs	r7, [r4, #-889]!	; 0x379
    22b0:	6e61486d 	cdpvs	8, 6, cr4, cr1, cr13, {3}
    22b4:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
    22b8:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    22bc:	4e006769 	cdpmi	7, 0, cr6, cr0, cr9, {3}
    22c0:	5f434956 	svcpl	0x00434956
    22c4:	74737953 	ldrbtvc	r7, [r3], #-2387	; 0x953
    22c8:	504c6d65 	subpl	r6, ip, r5, ror #26
    22cc:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    22d0:	4e006769 	cdpmi	7, 0, cr6, cr0, cr9, {3}
    22d4:	5f434956 	svcpl	0x00434956
    22d8:	75727453 	ldrbvc	r7, [r2, #-1107]!	; 0x453
    22dc:	6e497463 	cdpvs	4, 4, cr7, cr9, cr3, {3}
    22e0:	49007469 	stmdbmi	r0, {r0, r3, r5, r6, sl, ip, sp, lr}
    22e4:	00524543 	subseq	r4, r2, r3, asr #10
    22e8:	70706d74 	rsbsvc	r6, r0, r4, ror sp
    22ec:	726f6972 	rsbvc	r6, pc, #1867776	; 0x1c8000
    22f0:	00797469 	rsbseq	r7, r9, r9, ror #8
    22f4:	524f5456 	subpl	r5, pc, #1442840576	; 0x56000000
    22f8:	50534900 	subspl	r4, r3, r0, lsl #18
    22fc:	46440052 			; <UNDEFINED> instruction: 0x46440052
    2300:	48005253 	stmdami	r0, {r0, r1, r4, r6, r9, ip, lr}
    2304:	00525346 	subseq	r5, r2, r6, asr #6
    2308:	4349564e 	movtmi	r5, #38478	; 0x964e
    230c:	5445535f 	strbpl	r5, [r5], #-863	; 0x35f
    2310:	4c554146 	ldfmie	f4, [r5], {70}	; 0x46
    2314:	53414d54 	movtpl	r4, #7508	; 0x1d54
    2318:	6d74004b 	ldclvs	0, cr0, [r4, #-300]!	; 0xfffffed4
    231c:	49003270 	stmdbmi	r0, {r4, r5, r6, r9, ip, sp}
    2320:	00524553 	subseq	r4, r2, r3, asr r5
    2324:	4349564e 	movtmi	r5, #38478	; 0x964e
    2328:	7465475f 	strbtvc	r4, [r5], #-1887	; 0x75f
    232c:	6c756146 	ldfvse	f6, [r5], #-280	; 0xfffffee8
    2330:	6e614874 	mcrvs	8, 3, r4, cr1, cr4, {3}
    2334:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
    2338:	72756f53 	rsbsvc	r6, r5, #332	; 0x14c
    233c:	00736563 	rsbseq	r6, r3, r3, ror #10
    2340:	5f424353 	svcpl	0x00424353
    2344:	65707954 	ldrbvs	r7, [r0, #-2388]!	; 0x954
    2348:	00666544 	rsbeq	r6, r6, r4, asr #10
    234c:	4349564e 	movtmi	r5, #38478	; 0x964e
    2350:	7465475f 	strbtvc	r4, [r5], #-1887	; 0x75f
    2354:	74737953 	ldrbtvc	r7, [r3], #-2387	; 0x953
    2358:	61486d65 	cmpvs	r8, r5, ror #26
    235c:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0x46e
    2360:	6e655072 	mcrvs	0, 3, r5, cr5, cr2, {3}
    2364:	676e6964 	strbvs	r6, [lr, -r4, ror #18]!
    2368:	53746942 	cmnpl	r4, #1081344	; 0x108000
    236c:	75746174 	ldrbvc	r6, [r4, #-372]!	; 0x174
    2370:	564e0073 			; <UNDEFINED> instruction: 0x564e0073
    2374:	435f4349 	cmpmi	pc, #603979777	; 0x24000001
    2378:	7261656c 	rsbvc	r6, r1, #452984832	; 0x1b000000
    237c:	74737953 	ldrbtvc	r7, [r3], #-2387	; 0x953
    2380:	61486d65 	cmpvs	r8, r5, ror #26
    2384:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0x46e
    2388:	6e655072 	mcrvs	0, 3, r5, cr5, cr2, {3}
    238c:	676e6964 	strbvs	r6, [lr, -r4, ror #18]!
    2390:	00746942 	rsbseq	r6, r4, r2, asr #18
    2394:	33637576 	cmncc	r3, #494927872	; 0x1d800000
    2398:	61660032 	cmnvs	r6, r2, lsr r0
    239c:	73746c75 	cmnvc	r4, #29952	; 0x7500
    23a0:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
    23a4:	53007365 	movwpl	r7, #869	; 0x365
    23a8:	65747379 	ldrbvs	r7, [r4, #-889]!	; 0x379
    23ac:	6e61486d 	cdpvs	8, 6, cr4, cr1, cr13, {3}
    23b0:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
    23b4:	65657250 	strbvs	r7, [r5, #-592]!	; 0x250
    23b8:	6974706d 	ldmdbvs	r4!, {r0, r2, r3, r5, r6, ip, sp, lr}^
    23bc:	72506e6f 	subsvc	r6, r0, #1776	; 0x6f0
    23c0:	69726f69 	ldmdbvs	r2!, {r0, r3, r5, r6, r8, r9, sl, fp, sp, lr}^
    23c4:	4e007974 	mcrmi	9, 0, r7, cr0, cr4, {3}
    23c8:	5f434956 	svcpl	0x00434956
    23cc:	49746547 	ldmdbmi	r4!, {r0, r1, r2, r6, r8, sl, sp, lr}^
    23d0:	68435152 	stmdavs	r3, {r1, r4, r6, r8, ip, lr}^
    23d4:	656e6e61 	strbvs	r6, [lr, #-3681]!	; 0xe61
    23d8:	6e65506c 	cdpvs	0, 6, cr5, cr5, cr12, {3}
    23dc:	676e6964 	strbvs	r6, [lr, -r4, ror #18]!
    23e0:	53746942 	cmnpl	r4, #1081344	; 0x108000
    23e4:	75746174 	ldrbvc	r6, [r4, #-372]!	; 0x174
    23e8:	564e0073 			; <UNDEFINED> instruction: 0x564e0073
    23ec:	535f4349 	cmppl	pc, #603979777	; 0x24000001
    23f0:	65444243 	strbvs	r4, [r4, #-579]	; 0x243
    23f4:	74696e49 	strbtvc	r6, [r9], #-3657	; 0xe49
    23f8:	77654e00 	strbvc	r4, [r5, -r0, lsl #28]!
    23fc:	6f697250 	svcvs	0x00697250
    2400:	79746972 	ldmdbvc	r4!, {r1, r4, r5, r6, r8, fp, sp, lr}^
    2404:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
    2408:	65565f43 	ldrbvs	r5, [r6, #-3907]	; 0xf43
    240c:	61547463 	cmpvs	r4, r3, ror #8
    2410:	63610062 	cmnvs	r1, #98	; 0x62
    2414:	65766974 	ldrbvs	r6, [r6, #-2420]!	; 0x974
    2418:	73717269 	cmnvc	r1, #-1879048186	; 0x90000006
    241c:	75746174 	ldrbvc	r6, [r4, #-372]!	; 0x174
    2420:	5f5f0073 	svcpl	0x005f0073
    2424:	50544553 	subspl	r4, r4, r3, asr r5
    2428:	414d4952 	cmpmi	sp, r2, asr r9
    242c:	41004b53 	tstmi	r0, r3, asr fp
    2430:	00525346 	subseq	r5, r2, r6, asr #6
    2434:	646e6168 	strbtvs	r6, [lr], #-360	; 0x168
    2438:	6d72656c 	cfldr64vs	mvdx6, [r2, #-432]!	; 0xfffffe50
    243c:	006b7361 	rsbeq	r7, fp, r1, ror #6
    2440:	45525f5f 	ldrbmi	r5, [r2, #-3935]	; 0xf5f
    2444:	50544553 	subspl	r4, r4, r3, asr r5
    2448:	414d4952 	cmpmi	sp, r2, asr r9
    244c:	4c004b53 	stcmi	11, cr4, [r0], {83}	; 0x53
    2450:	6f50776f 	svcvs	0x0050776f
    2454:	4d726577 	cfldr64mi	mvdx6, [r2, #-476]!	; 0xfffffe24
    2458:	0065646f 	rsbeq	r6, r5, pc, ror #8
    245c:	4349564e 	movtmi	r5, #38478	; 0x964e
    2460:	7465475f 	strbtvc	r4, [r5], #-1887	; 0x75f
    2464:	43515249 	cmpmi	r1, #-1879048188	; 0x90000004
    2468:	6e6e6168 	powvsez	f6, f6, #0.0
    246c:	63416c65 	movtvs	r6, #7269	; 0x1c65
    2470:	65766974 	ldrbvs	r6, [r6, #-2420]!	; 0x974
    2474:	53746942 	cmnpl	r4, #1081344	; 0x108000
    2478:	75746174 	ldrbvc	r6, [r4, #-372]!	; 0x174
    247c:	564e0073 			; <UNDEFINED> instruction: 0x564e0073
    2480:	445f4349 	ldrbmi	r4, [pc], #-841	; 2488 <__Stack_Size+0x2088>
    2484:	696e4965 	stmdbvs	lr!, {r0, r2, r5, r6, r8, fp, lr}^
    2488:	65700074 	ldrbvs	r0, [r0, #-116]!	; 0x74
    248c:	6e69646e 	cdpvs	4, 6, cr6, cr9, cr14, {3}
    2490:	71726967 	cmnvc	r2, r7, ror #18
    2494:	74617473 	strbtvc	r7, [r1], #-1139	; 0x473
    2498:	52007375 	andpl	r7, r0, #-738197503	; 0xd4000001
    249c:	545f4343 	ldrbpl	r4, [pc], #-835	; 24a4 <__Stack_Size+0x20a4>
    24a0:	44657079 	strbtmi	r7, [r5], #-121	; 0x79
    24a4:	41006665 	tstmi	r0, r5, ror #12
    24a8:	52314250 	eorspl	r4, r1, #5
    24ac:	00525453 	subseq	r5, r2, r3, asr r4
    24b0:	5f434352 	svcpl	0x00434352
    24b4:	4b4c4348 	blmi	13131dc <__Stack_Size+0x1312ddc>
    24b8:	43435200 	movtmi	r5, #12800	; 0x3200
    24bc:	4344415f 	movtmi	r4, #16735	; 0x415f
    24c0:	434b4c43 	movtmi	r4, #48195	; 0xbc43
    24c4:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    24c8:	43520067 	cmpmi	r2, #103	; 0x67
    24cc:	6c435f43 	mcrrvs	15, 4, r5, r3, cr3
    24d0:	49726165 	ldmdbmi	r2!, {r0, r2, r5, r6, r8, sp, lr}^
    24d4:	6e655054 	mcrvs	0, 3, r5, cr5, cr4, {2}
    24d8:	676e6964 	strbvs	r6, [lr, -r4, ror #18]!
    24dc:	00746942 	rsbseq	r6, r4, r2, asr #18
    24e0:	2f62696c 	svccs	0x0062696c
    24e4:	2f637273 	svccs	0x00637273
    24e8:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    24ec:	30316632 	eorscc	r6, r1, r2, lsr r6
    24f0:	63725f78 	cmnvs	r2, #480	; 0x1e0
    24f4:	00632e63 	rsbeq	r2, r3, r3, ror #28
    24f8:	5f434352 	svcpl	0x00434352
    24fc:	0045534c 	subeq	r5, r5, ip, asr #6
    2500:	5f434352 	svcpl	0x00434352
    2504:	49746547 	ldmdbmi	r4!, {r0, r1, r2, r6, r8, sl, sp, lr}^
    2508:	61745354 	cmnvs	r4, r4, asr r3
    250c:	00737574 	rsbseq	r7, r3, r4, ror r5
    2510:	52434442 	subpl	r4, r3, #1107296256	; 0x42000000
    2514:	43435200 	movtmi	r5, #12800	; 0x3200
    2518:	4250415f 	subsmi	r4, r0, #-1073741801	; 0xc0000017
    251c:	72655032 	rsbvc	r5, r5, #50	; 0x32
    2520:	00687069 	rsbeq	r7, r8, r9, rrx
    2524:	5f434352 	svcpl	0x00434352
    2528:	4b4c4350 	blmi	1313270 <__Stack_Size+0x1312e70>
    252c:	43520032 	cmpmi	r2, #50	; 0x32
    2530:	6c435f43 	mcrrvs	15, 4, r5, r3, cr3
    2534:	736b636f 	cmnvc	fp, #-1140850687	; 0xbc000001
    2538:	65707954 	ldrbvs	r7, [r0, #-2388]!	; 0x954
    253c:	00666544 	rsbeq	r6, r6, r4, asr #10
    2540:	5f434352 	svcpl	0x00434352
    2544:	4d4c4c50 	stclmi	12, cr4, [ip, #-320]	; 0xfffffec0
    2548:	52006c75 	andpl	r6, r0, #29952	; 0x7500
    254c:	415f4343 	cmpmi	pc, r3, asr #6
    2550:	65504248 	ldrbvs	r4, [r0, #-584]	; 0x248
    2554:	68706972 	ldmdavs	r0!, {r1, r4, r5, r6, r8, fp, sp, lr}^
    2558:	636f6c43 	cmnvs	pc, #17152	; 0x4300
    255c:	646d436b 	strbtvs	r4, [sp], #-875	; 0x36b
    2560:	47464300 	strbmi	r4, [r6, -r0, lsl #6]
    2564:	43480052 	movtmi	r0, #32850	; 0x8052
    2568:	465f4b4c 	ldrbmi	r4, [pc], -ip, asr #22
    256c:	75716572 	ldrbvc	r6, [r1, #-1394]!	; 0x572
    2570:	79636e65 	stmdbvc	r3!, {r0, r2, r5, r6, r9, sl, fp, sp, lr}^
    2574:	42504100 	subsmi	r4, r0, #0
    2578:	524e4531 	subpl	r4, lr, #205520896	; 0xc400000
    257c:	43435200 	movtmi	r5, #12800	; 0x3200
    2580:	4f434d5f 	svcmi	0x00434d5f
    2584:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    2588:	52006769 	andpl	r6, r0, #27525120	; 0x1a40000
    258c:	525f4343 	subspl	r4, pc, #201326593	; 0xc000001
    2590:	4c434354 	mcrrmi	3, 5, r4, r3, cr4
    2594:	756f534b 	strbvc	r5, [pc, #-843]!	; 2251 <__Stack_Size+0x1e51>
    2598:	00656372 	rsbeq	r6, r5, r2, ror r3
    259c:	5f434352 	svcpl	0x00434352
    25a0:	31425041 	cmpcc	r2, r1, asr #32
    25a4:	69726550 	ldmdbvs	r2!, {r4, r6, r8, sl, sp, lr}^
    25a8:	65526870 	ldrbvs	r6, [r2, #-2160]	; 0x870
    25ac:	43746573 	cmnmi	r4, #482344960	; 0x1cc00000
    25b0:	5200646d 	andpl	r6, r0, #1828716544	; 0x6d000000
    25b4:	495f4343 	ldmdbmi	pc, {r0, r1, r6, r8, r9, lr}^	; <UNPREDICTABLE>
    25b8:	6e6f4354 	mcrvs	3, 3, r4, cr15, cr4, {2}
    25bc:	00676966 	rsbeq	r6, r7, r6, ror #18
    25c0:	6d6c6c70 	stclvs	12, cr6, [ip, #-448]!	; 0xfffffe40
    25c4:	006c6c75 	rsbeq	r6, ip, r5, ror ip
    25c8:	5f434352 	svcpl	0x00434352
    25cc:	4349534c 	movtmi	r5, #37708	; 0x934c
    25d0:	4100646d 	tstmi	r0, sp, ror #8
    25d4:	52324250 	eorspl	r4, r2, #5
    25d8:	00525453 	subseq	r5, r2, r3, asr r4
    25dc:	5f434352 	svcpl	0x00434352
    25e0:	31425041 	cmpcc	r2, r1, asr #32
    25e4:	69726550 	ldmdbvs	r2!, {r4, r6, r8, sl, sp, lr}^
    25e8:	70006870 	andvc	r6, r0, r0, ror r8
    25ec:	6f736c6c 	svcvs	0x00736c6c
    25f0:	65637275 	strbvs	r7, [r3, #-629]!	; 0x275
    25f4:	42484100 	submi	r4, r8, #0
    25f8:	00524e45 	subseq	r4, r2, r5, asr #28
    25fc:	74617473 	strbtvc	r7, [r1], #-1139	; 0x473
    2600:	65727375 	ldrbvs	r7, [r2, #-885]!	; 0x375
    2604:	50410067 	subpl	r0, r1, r7, rrx
    2608:	4e453242 	cdpmi	2, 4, cr3, cr5, cr2, {2}
    260c:	74530052 	ldrbvc	r0, [r3], #-82	; 0x52
    2610:	55747261 	ldrbpl	r7, [r4, #-609]!	; 0x261
    2614:	756f4370 	strbvc	r4, [pc, #-880]!	; 22ac <__Stack_Size+0x1eac>
    2618:	7265746e 	rsbvc	r7, r5, #1845493760	; 0x6e000000
    261c:	43435200 	movtmi	r5, #12800	; 0x3200
    2620:	6361425f 	cmnvs	r1, #-268435451	; 0xf0000005
    2624:	5270756b 	rsbspl	r7, r0, #448790528	; 0x1ac00000
    2628:	74657365 	strbtvc	r7, [r5], #-869	; 0x365
    262c:	00646d43 	rsbeq	r6, r4, r3, asr #26
    2630:	5f434352 	svcpl	0x00434352
    2634:	756a6441 	strbvc	r6, [sl, #-1089]!	; 0x441
    2638:	53487473 	movtpl	r7, #33907	; 0x8473
    263c:	6c614349 	stclvs	3, cr4, [r1], #-292	; 0xfffffedc
    2640:	61726269 	cmnvs	r2, r9, ror #4
    2644:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
    2648:	756c6156 	strbvc	r6, [ip, #-342]!	; 0x156
    264c:	44410065 	strbmi	r0, [r1], #-101	; 0x65
    2650:	4b4c4343 	blmi	1313364 <__Stack_Size+0x1312f64>
    2654:	6572465f 	ldrbvs	r4, [r2, #-1631]!	; 0x65f
    2658:	6e657571 	mcrvs	5, 3, r7, cr5, cr1, {3}
    265c:	52007963 	andpl	r7, r0, #1622016	; 0x18c000
    2660:	465f4343 	ldrbmi	r4, [pc], -r3, asr #6
    2664:	0047414c 	subeq	r4, r7, ip, asr #2
    2668:	5f434352 	svcpl	0x00434352
    266c:	534c4c50 	movtpl	r4, #52304	; 0xcc50
    2670:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
    2674:	43520065 	cmpmi	r2, #101	; 0x65
    2678:	54525f43 	ldrbpl	r5, [r2], #-3907	; 0xf43
    267c:	4b4c4343 	blmi	1313390 <__Stack_Size+0x1312f90>
    2680:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    2684:	52006769 	andpl	r6, r0, #27525120	; 0x1a40000
    2688:	555f4343 	ldrbpl	r4, [pc, #-835]	; 234d <__Stack_Size+0x1f4d>
    268c:	4c434253 	sfmmi	f4, 2, [r3], {83}	; 0x53
    2690:	756f534b 	strbvc	r5, [pc, #-843]!	; 234d <__Stack_Size+0x1f4d>
    2694:	00656372 	rsbeq	r6, r5, r2, ror r3
    2698:	5f434352 	svcpl	0x00434352
    269c:	43535953 	cmpmi	r3, #1359872	; 0x14c000
    26a0:	48004b4c 	stmdami	r0, {r2, r3, r6, r8, r9, fp, lr}
    26a4:	74534553 	ldrbvc	r4, [r3], #-1363	; 0x553
    26a8:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
    26ac:	53595300 	cmppl	r9, #0
    26b0:	5f4b4c43 	svcpl	0x004b4c43
    26b4:	71657246 	cmnvc	r5, r6, asr #4
    26b8:	636e6575 	cmnvs	lr, #490733568	; 0x1d400000
    26bc:	43520079 	cmpmi	r2, #121	; 0x79
    26c0:	6c435f43 	mcrrvs	15, 4, r5, r3, cr3
    26c4:	736b636f 	cmnvc	fp, #-1140850687	; 0xbc000001
    26c8:	4c435000 	marmi	acc0, r5, r3
    26cc:	465f324b 	ldrbmi	r3, [pc], -fp, asr #4
    26d0:	75716572 	ldrbvc	r6, [r1, #-1394]!	; 0x572
    26d4:	79636e65 	stmdbvc	r3!, {r0, r2, r5, r6, r9, sl, fp, sp, lr}^
    26d8:	65727000 	ldrbvs	r7, [r2, #-0]!
    26dc:	52006373 	andpl	r6, r0, #-872415231	; 0xcc000001
    26e0:	485f4343 	ldmdami	pc, {r0, r1, r6, r8, r9, lr}^	; <UNPREDICTABLE>
    26e4:	52004553 	andpl	r4, r0, #348127232	; 0x14c00000
    26e8:	535f4343 	cmppl	pc, #201326593	; 0xc000001
    26ec:	4c435359 	mcrrmi	3, 5, r5, r3, cr9
    26f0:	756f534b 	strbvc	r5, [pc, #-843]!	; 23ad <__Stack_Size+0x1fad>
    26f4:	00656372 	rsbeq	r6, r5, r2, ror r3
    26f8:	4b4c4350 	blmi	1313440 <__Stack_Size+0x1313040>
    26fc:	72465f31 	subvc	r5, r6, #196	; 0xc4
    2700:	65757165 	ldrbvs	r7, [r5, #-357]!	; 0x165
    2704:	0079636e 	rsbseq	r6, r9, lr, ror #6
    2708:	5f434352 	svcpl	0x00434352
    270c:	4345534c 	movtmi	r5, #21324	; 0x534c
    2710:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    2714:	50410067 	subpl	r0, r1, r7, rrx
    2718:	42484142 	submi	r4, r8, #-2147483632	; 0x80000010
    271c:	73657250 	cmnvc	r5, #5
    2720:	62615463 	rsbvs	r5, r1, #1660944384	; 0x63000000
    2724:	5200656c 	andpl	r6, r0, #452984832	; 0x1b000000
    2728:	475f4343 	ldrbmi	r4, [pc, -r3, asr #6]
    272c:	6c437465 	cfstrdvs	mvd7, [r3], {101}	; 0x65
    2730:	736b636f 	cmnvc	fp, #-1140850687	; 0xbc000001
    2734:	71657246 	cmnvc	r5, r6, asr #4
    2738:	43435200 	movtmi	r5, #12800	; 0x3200
    273c:	4354525f 	cmpmi	r4, #-268435451	; 0xf0000005
    2740:	434b4c43 	movtmi	r4, #48195	; 0xbc43
    2744:	5200646d 	andpl	r6, r0, #1828716544	; 0x6d000000
    2748:	435f4343 	cmpmi	pc, #201326593	; 0xc000001
    274c:	6b636f6c 	blvs	18de504 <__Stack_Size+0x18de104>
    2750:	75636553 	strbvc	r6, [r3, #-1363]!	; 0x553
    2754:	79746972 	ldmdbvc	r4!, {r1, r4, r5, r6, r8, fp, sp, lr}^
    2758:	74737953 	ldrbtvc	r7, [r3], #-2387	; 0x953
    275c:	6d436d65 	stclvs	13, cr6, [r3, #-404]	; 0xfffffe6c
    2760:	43520064 	cmpmi	r2, #100	; 0x64
    2764:	53485f43 	movtpl	r5, #36675	; 0x8f43
    2768:	646d4349 	strbtvs	r4, [sp], #-841	; 0x349
    276c:	43435200 	movtmi	r5, #12800	; 0x3200
    2770:	4f434d5f 	svcmi	0x00434d5f
    2774:	43435200 	movtmi	r5, #12800	; 0x3200
    2778:	0054495f 	subseq	r4, r4, pc, asr r9
    277c:	5f434352 	svcpl	0x00434352
    2780:	50424841 	subpl	r4, r2, r1, asr #16
    2784:	70697265 	rsbvc	r7, r9, r5, ror #4
    2788:	44410068 	strbmi	r0, [r1], #-104	; 0x68
    278c:	65725043 	ldrbvs	r5, [r2, #-67]!	; 0x43
    2790:	61546373 	cmpvs	r4, r3, ror r3
    2794:	00656c62 	rsbeq	r6, r5, r2, ror #24
    2798:	5f4d4954 	svcpl	0x004d4954
    279c:	4634434f 	ldrtmi	r4, [r4], -pc, asr #6
    27a0:	43747361 	cmnmi	r4, #-2080374783	; 0x84000001
    27a4:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    27a8:	49540067 	ldmdbmi	r4, {r0, r1, r2, r5, r6}^
    27ac:	434f5f4d 	movtmi	r5, #65357	; 0xff4d
    27b0:	6c6f5031 	stclvs	0, cr5, [pc], #-196	; 26f4 <__Stack_Size+0x22f4>
    27b4:	74697261 	strbtvc	r7, [r9], #-609	; 0x261
    27b8:	6e6f4379 	mcrvs	3, 3, r4, cr15, cr9, {3}
    27bc:	00676966 	rsbeq	r6, r7, r6, ror #18
    27c0:	5f4d4954 	svcpl	0x004d4954
    27c4:	74534349 	ldrbvc	r4, [r3], #-841	; 0x349
    27c8:	74637572 	strbtvc	r7, [r3], #-1394	; 0x572
    27cc:	74696e49 	strbtvc	r6, [r9], #-3657	; 0xe49
    27d0:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    27d4:	34434f5f 	strbcc	r4, [r3], #-3935	; 0xf5f
    27d8:	6c657250 	sfmvs	f7, 2, [r5], #-320	; 0xfffffec0
    27dc:	4364616f 	cmnmi	r4, #-1073741797	; 0xc000001b
    27e0:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    27e4:	49540067 	ldmdbmi	r4, {r0, r1, r2, r5, r6}^
    27e8:	65535f4d 	ldrbvs	r5, [r3, #-3917]	; 0xf4d
    27ec:	6d6f4374 	stclvs	3, cr4, [pc, #-464]!	; 2624 <__Stack_Size+0x2224>
    27f0:	65726170 	ldrbvs	r6, [r2, #-368]!	; 0x170
    27f4:	49540031 	ldmdbmi	r4, {r0, r4, r5}^
    27f8:	65535f4d 	ldrbvs	r5, [r3, #-3917]	; 0xf4d
    27fc:	6d6f4374 	stclvs	3, cr4, [pc, #-464]!	; 2634 <__Stack_Size+0x2234>
    2800:	65726170 	ldrbvs	r6, [r2, #-368]!	; 0x170
    2804:	49540032 	ldmdbmi	r4, {r1, r4, r5}^
    2808:	65535f4d 	ldrbvs	r5, [r3, #-3917]	; 0xf4d
    280c:	6d6f4374 	stclvs	3, cr4, [pc, #-464]!	; 2644 <__Stack_Size+0x2244>
    2810:	65726170 	ldrbvs	r6, [r2, #-368]!	; 0x170
    2814:	49540034 	ldmdbmi	r4, {r2, r4, r5}^
    2818:	434f5f4d 	movtmi	r5, #65357	; 0xff4d
    281c:	6f504e33 	svcvs	0x00504e33
    2820:	6972616c 	ldmdbvs	r2!, {r2, r3, r5, r6, r8, sp, lr}^
    2824:	6f437974 	svcvs	0x00437974
    2828:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    282c:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    2830:	50434f5f 	subpl	r4, r3, pc, asr pc
    2834:	6f6c6572 	svcvs	0x006c6572
    2838:	54006461 	strpl	r6, [r0], #-1121	; 0x461
    283c:	4f5f4d49 	svcmi	0x005f4d49
    2840:	696e4943 	stmdbvs	lr!, {r0, r1, r6, r8, fp, lr}^
    2844:	70795474 	rsbsvc	r5, r9, r4, ror r4
    2848:	66654465 	strbtvs	r4, [r5], -r5, ror #8
    284c:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    2850:	50434f5f 	subpl	r4, r3, pc, asr pc
    2854:	72616c6f 	rsbvc	r6, r1, #28416	; 0x6f00
    2858:	00797469 	rsbseq	r7, r9, r9, ror #8
    285c:	5f4d4954 	svcpl	0x004d4954
    2860:	5033434f 	eorspl	r4, r3, pc, asr #6
    2864:	6f6c6572 	svcvs	0x006c6572
    2868:	6f436461 	svcvs	0x00436461
    286c:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    2870:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    2874:	7465475f 	strbtvc	r4, [r5], #-1887	; 0x75f
    2878:	67616c46 	strbvs	r6, [r1, -r6, asr #24]!
    287c:	74617453 	strbtvc	r7, [r1], #-1107	; 0x453
    2880:	54007375 	strpl	r7, [r0], #-885	; 0x375
    2884:	435f3249 	cmpmi	pc, #-1879048188	; 0x90000004
    2888:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    288c:	49540067 	ldmdbmi	r4, {r0, r1, r2, r5, r6}^
    2890:	434f5f4d 	movtmi	r5, #65357	; 0xff4d
    2894:	74736146 	ldrbtvc	r6, [r3], #-326	; 0x146
    2898:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    289c:	444b435f 	strbmi	r4, [fp], #-863	; 0x35f
    28a0:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    28a4:	4943495f 	stmdbmi	r3, {r0, r1, r2, r3, r4, r6, r8, fp, lr}^
    28a8:	5474696e 	ldrbtpl	r6, [r4], #-2414	; 0x96e
    28ac:	44657079 	strbtmi	r7, [r5], #-121	; 0x79
    28b0:	54006665 	strpl	r6, [r0], #-1637	; 0x665
    28b4:	495f4d49 	ldmdbmi	pc, {r0, r3, r6, r8, sl, fp, lr}^	; <UNPREDICTABLE>
    28b8:	7475706e 	ldrbtvc	r7, [r5], #-110	; 0x6e
    28bc:	67697254 			; <UNDEFINED> instruction: 0x67697254
    28c0:	53726567 	cmnpl	r2, #432013312	; 0x19c00000
    28c4:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
    28c8:	49540065 	ldmdbmi	r4, {r0, r2, r5, r6}^
    28cc:	78455f4d 	stmdavc	r5, {r0, r2, r3, r6, r8, r9, sl, fp, ip, lr}^
    28d0:	47525474 			; <UNDEFINED> instruction: 0x47525474
    28d4:	73657250 	cmnvc	r5, #5
    28d8:	656c6163 	strbvs	r6, [ip, #-355]!	; 0x163
    28dc:	49540072 	ldmdbmi	r4, {r1, r4, r5, r6}^
    28e0:	43435f4d 	movtmi	r5, #16205	; 0x3f4d
    28e4:	6d434e78 	stclvs	14, cr4, [r3, #-480]	; 0xfffffe20
    28e8:	74690064 	strbtvc	r0, [r9], #-100	; 0x64
    28ec:	62616e65 	rsbvs	r6, r1, #1616	; 0x650
    28f0:	5400656c 	strpl	r6, [r0], #-1388	; 0x56c
    28f4:	4f5f4d49 	svcmi	0x005f4d49
    28f8:	72503243 	subsvc	r3, r0, #805306372	; 0x30000004
    28fc:	616f6c65 	cmnvs	pc, r5, ror #24
    2900:	6e6f4364 	cdpvs	3, 6, cr4, cr15, cr4, {3}
    2904:	00676966 	rsbeq	r6, r7, r6, ror #18
    2908:	5f4d4954 	svcpl	0x004d4954
    290c:	63726f46 	cmnvs	r2, #280	; 0x118
    2910:	434f6465 	movtmi	r6, #62565	; 0xf465
    2914:	6e6f4332 	mcrvs	3, 3, r4, cr15, cr2, {1}
    2918:	00676966 	rsbeq	r6, r7, r6, ror #18
    291c:	5f4d4954 	svcpl	0x004d4954
    2920:	7453434f 	ldrbvc	r4, [r3], #-847	; 0x34f
    2924:	74637572 	strbtvc	r7, [r3], #-1394	; 0x572
    2928:	74696e49 	strbtvc	r6, [r9], #-3657	; 0xe49
    292c:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    2930:	6470555f 	ldrbtvs	r5, [r0], #-1375	; 0x55f
    2934:	52657461 	rsbpl	r7, r5, #1627389952	; 0x61000000
    2938:	65757165 	ldrbvs	r7, [r5, #-357]!	; 0x165
    293c:	6f437473 	svcvs	0x00437473
    2940:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    2944:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    2948:	6c65535f 	stclvs	3, cr5, [r5], #-380	; 0xfffffe84
    294c:	43746365 	cmnmi	r4, #-1811939327	; 0x94000001
    2950:	414d4443 	cmpmi	sp, r3, asr #8
    2954:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    2958:	4d504f5f 	ldclmi	15, cr4, [r0, #-380]	; 0xfffffe84
    295c:	0065646f 	rsbeq	r6, r5, pc, ror #8
    2960:	5f4d4954 	svcpl	0x004d4954
    2964:	4931434f 	ldmdbmi	r1!, {r0, r1, r2, r3, r6, r8, r9, lr}
    2968:	0074696e 	rsbseq	r6, r4, lr, ror #18
    296c:	5f4d4954 	svcpl	0x004d4954
    2970:	5031434f 	eorspl	r4, r1, pc, asr #6
    2974:	6f6c6572 	svcvs	0x006c6572
    2978:	6f436461 	svcvs	0x00436461
    297c:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    2980:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    2984:	3143495f 	cmpcc	r3, pc, asr r9
    2988:	616c6f50 	cmnvs	ip, r0, asr pc
    298c:	79746972 	ldmdbvc	r4!, {r1, r4, r5, r6, r8, fp, sp, lr}^
    2990:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    2994:	7465475f 	strbtvc	r4, [r5], #-1887	; 0x75f
    2998:	74706143 	ldrbtvc	r6, [r0], #-323	; 0x143
    299c:	31657275 	smccc	22309	; 0x5725
    29a0:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    29a4:	49434f5f 	stmdbmi	r3, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, lr}^
    29a8:	53656c64 	cmnpl	r5, #25600	; 0x6400
    29ac:	65746174 	ldrbvs	r6, [r4, #-372]!	; 0x174
    29b0:	706d7400 	rsbvc	r7, sp, r0, lsl #8
    29b4:	72636d73 	rsbvc	r6, r3, #7360	; 0x1cc0
    29b8:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    29bc:	33434f5f 	movtcc	r4, #16223	; 0x3f5f
    29c0:	74736146 	ldrbtvc	r6, [r3], #-326	; 0x146
    29c4:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    29c8:	54006769 	strpl	r6, [r0], #-1897	; 0x769
    29cc:	00784d49 	rsbseq	r4, r8, r9, asr #26
    29d0:	5f4d4954 	svcpl	0x004d4954
    29d4:	63726f46 	cmnvs	r2, #280	; 0x118
    29d8:	63416465 	movtvs	r6, #5221	; 0x1465
    29dc:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
    29e0:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    29e4:	3243495f 	subcc	r4, r3, #1556480	; 0x17c000
    29e8:	616c6f50 	cmnvs	ip, r0, asr pc
    29ec:	79746972 	ldmdbvc	r4!, {r1, r4, r5, r6, r8, fp, sp, lr}^
    29f0:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    29f4:	7465535f 	strbtvc	r5, [r5], #-863	; 0x35f
    29f8:	50344349 	eorspl	r4, r4, r9, asr #6
    29fc:	63736572 	cmnvs	r3, #478150656	; 0x1c800000
    2a00:	72656c61 	rsbvc	r6, r5, #24832	; 0x6100
    2a04:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    2a08:	616c535f 	cmnvs	ip, pc, asr r3
    2a0c:	6f4d6576 	svcvs	0x004d6576
    2a10:	54006564 	strpl	r6, [r0], #-1380	; 0x564
    2a14:	4f5f4d49 	svcmi	0x005f4d49
    2a18:	53495353 	movtpl	r5, #37715	; 0x9353
    2a1c:	65746174 	ldrbvs	r6, [r4, #-372]!	; 0x174
    2a20:	706d7400 	rsbvc	r7, sp, r0, lsl #8
    2a24:	00317263 	eorseq	r7, r1, r3, ror #4
    2a28:	5f4d4954 	svcpl	0x004d4954
    2a2c:	4932434f 	ldmdbmi	r2!, {r0, r1, r2, r3, r6, r8, r9, lr}
    2a30:	0074696e 	rsbseq	r6, r4, lr, ror #18
    2a34:	5f4d4954 	svcpl	0x004d4954
    2a38:	43525445 	cmpmi	r2, #1157627904	; 0x45000000
    2a3c:	6b636f6c 	blvs	18de7f4 <__Stack_Size+0x18de3f4>
    2a40:	65646f4d 	strbvs	r6, [r4, #-3917]!	; 0xf4d
    2a44:	6e6f4332 	mcrvs	3, 3, r4, cr15, cr2, {1}
    2a48:	00676966 	rsbeq	r6, r7, r6, ror #18
    2a4c:	5f4d4954 	svcpl	0x004d4954
    2a50:	43746547 	cmnmi	r4, #297795584	; 0x11c00000
    2a54:	75747061 	ldrbvc	r7, [r4, #-97]!	; 0x61
    2a58:	00326572 	eorseq	r6, r2, r2, ror r5
    2a5c:	5f4d4954 	svcpl	0x004d4954
    2a60:	43746547 	cmnmi	r4, #297795584	; 0x11c00000
    2a64:	75747061 	ldrbvc	r7, [r4, #-97]!	; 0x61
    2a68:	00336572 	eorseq	r6, r3, r2, ror r5
    2a6c:	5f4d4954 	svcpl	0x004d4954
    2a70:	43746547 	cmnmi	r4, #297795584	; 0x11c00000
    2a74:	75747061 	ldrbvc	r7, [r4, #-97]!	; 0x61
    2a78:	00346572 	eorseq	r6, r4, r2, ror r5
    2a7c:	5f4d4954 	svcpl	0x004d4954
    2a80:	736c7550 	cmnvc	ip, #335544320	; 0x14000000
    2a84:	49540065 	ldmdbmi	r4, {r0, r2, r5, r6}^
    2a88:	4d445f4d 	stclmi	15, cr5, [r4, #-308]	; 0xfffffecc
    2a8c:	72754241 	rsbsvc	r4, r5, #268435460	; 0x10000004
    2a90:	654c7473 	strbvs	r7, [ip, #-1139]	; 0x473
    2a94:	6874676e 	ldmdavs	r4!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}^
    2a98:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    2a9c:	74754f5f 	ldrbtvc	r4, [r5], #-3935	; 0xf5f
    2aa0:	53747570 	cmnpl	r4, #469762048	; 0x1c000000
    2aa4:	65746174 	ldrbvs	r6, [r4, #-372]!	; 0x174
    2aa8:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    2aac:	33434f5f 	movtcc	r4, #16223	; 0x3f5f
    2ab0:	74696e49 	strbtvc	r6, [r9], #-3657	; 0xe49
    2ab4:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    2ab8:	656c435f 	strbvs	r4, [ip, #-863]!	; 0x35f
    2abc:	434f7261 	movtmi	r7, #62049	; 0xf261
    2ac0:	66655234 			; <UNDEFINED> instruction: 0x66655234
    2ac4:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    2ac8:	5254495f 	subspl	r4, r4, #1556480	; 0x17c000
    2acc:	74784578 	ldrbtvc	r4, [r8], #-1400	; 0x578
    2ad0:	616e7265 	cmnvs	lr, r5, ror #4
    2ad4:	6f6c436c 	svcvs	0x006c436c
    2ad8:	6f436b63 	svcvs	0x00436b63
    2adc:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    2ae0:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    2ae4:	414d445f 	cmpmi	sp, pc, asr r4
    2ae8:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    2aec:	54006769 	strpl	r6, [r0], #-1897	; 0x769
    2af0:	415f4d49 	cmpmi	pc, r9, asr #26
    2af4:	72505252 	subsvc	r5, r0, #536870917	; 0x20000005
    2af8:	616f6c65 	cmnvs	pc, r5, ror #24
    2afc:	6e6f4364 	cdpvs	3, 6, cr4, cr15, cr4, {3}
    2b00:	00676966 	rsbeq	r6, r7, r6, ror #18
    2b04:	5f4d4954 	svcpl	0x004d4954
    2b08:	52544442 	subspl	r4, r4, #1107296256	; 0x42000000
    2b0c:	74696e49 	strbtvc	r6, [r9], #-3657	; 0xe49
    2b10:	75727453 	ldrbvc	r7, [r2, #-1107]!	; 0x453
    2b14:	74007463 	strvc	r7, [r0], #-1123	; 0x463
    2b18:	6363706d 	cmnvs	r3, #109	; 0x6d
    2b1c:	54007265 	strpl	r7, [r0], #-613	; 0x265
    2b20:	535f4d49 	cmppl	pc, #4672	; 0x1240
    2b24:	6c437465 	cfstrdvs	mvd7, [r3], {101}	; 0x65
    2b28:	446b636f 	strbtmi	r6, [fp], #-879	; 0x36f
    2b2c:	73697669 	cmnvc	r9, #110100480	; 0x6900000
    2b30:	006e6f69 	rsbeq	r6, lr, r9, ror #30
    2b34:	5f4d4954 	svcpl	0x004d4954
    2b38:	4632434f 	ldrtmi	r4, [r2], -pc, asr #6
    2b3c:	43747361 	cmnmi	r4, #-2080374783	; 0x84000001
    2b40:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    2b44:	49540067 	ldmdbmi	r4, {r0, r1, r2, r5, r6}^
    2b48:	72425f4d 	subvc	r5, r2, #308	; 0x134
    2b4c:	506b6165 	rsbpl	r6, fp, r5, ror #2
    2b50:	72616c6f 	rsbvc	r6, r1, #28416	; 0x6f00
    2b54:	00797469 	rsbseq	r7, r9, r9, ror #8
    2b58:	5f4d4954 	svcpl	0x004d4954
    2b5c:	656c6553 	strbvs	r6, [ip, #-1363]!	; 0x553
    2b60:	754f7463 	strbvc	r7, [pc, #-1123]	; 2705 <__Stack_Size+0x2305>
    2b64:	74757074 	ldrbtvc	r7, [r5], #-116	; 0x74
    2b68:	67697254 			; <UNDEFINED> instruction: 0x67697254
    2b6c:	00726567 	rsbseq	r6, r2, r7, ror #10
    2b70:	5f4d4954 	svcpl	0x004d4954
    2b74:	656d6954 	strbvs	r6, [sp, #-2388]!	; 0x954
    2b78:	65736142 	ldrbvs	r6, [r3, #-322]!	; 0x142
    2b7c:	74696e49 	strbtvc	r6, [r9], #-3657	; 0xe49
    2b80:	75727453 	ldrbvc	r7, [r2, #-1107]!	; 0x453
    2b84:	54007463 	strpl	r7, [r0], #-1123	; 0x463
    2b88:	535f4d49 	cmppl	pc, #4672	; 0x1240
    2b8c:	63656c65 	cmnvs	r5, #25856	; 0x6500
    2b90:	78434f74 	stmdavc	r3, {r2, r4, r5, r6, r8, r9, sl, fp, lr}^
    2b94:	4954004d 	ldmdbmi	r4, {r0, r2, r3, r6}^
    2b98:	4c465f4d 	mcrrmi	15, 4, r5, r6, cr13
    2b9c:	54004741 	strpl	r4, [r0], #-1857	; 0x741
    2ba0:	4c5f4d49 	mrrcmi	13, 4, r4, pc, cr9	; <UNPREDICTABLE>
    2ba4:	4c4b434f 	mcrrmi	3, 4, r4, fp, cr15
    2ba8:	6c657665 	stclvs	6, cr7, [r5], #-404	; 0xfffffe6c
    2bac:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    2bb0:	7465535f 	strbtvc	r5, [r5], #-863	; 0x35f
    2bb4:	6e756f43 	cdpvs	15, 7, cr6, cr5, cr3, {2}
    2bb8:	00726574 	rsbseq	r6, r2, r4, ror r5
    2bbc:	5f4d4954 	svcpl	0x004d4954
    2bc0:	6f636e45 	svcvs	0x00636e45
    2bc4:	4d726564 	cfldr64mi	mvdx6, [r2, #-400]!	; 0xfffffe70
    2bc8:	0065646f 	rsbeq	r6, r5, pc, ror #8
    2bcc:	5f4d4954 	svcpl	0x004d4954
    2bd0:	72504349 	subsvc	r4, r0, #603979777	; 0x24000001
    2bd4:	61637365 	cmnvs	r3, r5, ror #6
    2bd8:	0072656c 	rsbseq	r6, r2, ip, ror #10
    2bdc:	5f4d4954 	svcpl	0x004d4954
    2be0:	6c43434f 	mcrrvs	3, 4, r4, r3, cr15
    2be4:	00726165 	rsbseq	r6, r2, r5, ror #2
    2be8:	5f4d4954 	svcpl	0x004d4954
    2bec:	52435350 	subpl	r5, r3, #1073741825	; 0x40000001
    2bf0:	616f6c65 	cmnvs	pc, r5, ror #24
    2bf4:	646f4d64 	strbtvs	r4, [pc], #-3428	; 2bfc <__Stack_Size+0x27fc>
    2bf8:	49540065 	ldmdbmi	r4, {r0, r2, r5, r6}^
    2bfc:	43435f4d 	movtmi	r5, #16205	; 0x3f4d
    2c00:	646d4378 	strbtvs	r4, [sp], #-888	; 0x378
    2c04:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    2c08:	7465475f 	strbtvc	r4, [r5], #-1887	; 0x75f
    2c0c:	73657250 	cmnvc	r5, #5
    2c10:	656c6163 	strbvs	r6, [ip, #-355]!	; 0x163
    2c14:	49540072 	ldmdbmi	r4, {r1, r4, r5, r6}^
    2c18:	4d445f4d 	stclmi	15, cr5, [r4, #-308]	; 0xfffffecc
    2c1c:	73614241 	cmnvc	r1, #268435460	; 0x10000004
    2c20:	49540065 	ldmdbmi	r4, {r0, r2, r5, r6}^
    2c24:	44425f4d 	strbmi	r5, [r2], #-3917	; 0xf4d
    2c28:	6e495254 	mcrvs	2, 2, r5, cr9, cr4, {2}
    2c2c:	79547469 	ldmdbvc	r4, {r0, r3, r5, r6, sl, ip, sp, lr}^
    2c30:	65446570 	strbvs	r6, [r4, #-1392]	; 0x570
    2c34:	49540066 	ldmdbmi	r4, {r1, r2, r5, r6}^
    2c38:	65535f4d 	ldrbvs	r5, [r3, #-3917]	; 0xf4d
    2c3c:	7463656c 	strbtvc	r6, [r3], #-1388	; 0x56c
    2c40:	6c6c6148 	stfvse	f6, [ip], #-288	; 0xfffffee0
    2c44:	736e6553 	cmnvc	lr, #348127232	; 0x14c00000
    2c48:	5400726f 	strpl	r7, [r0], #-623	; 0x26f
    2c4c:	475f4d49 	ldrbmi	r4, [pc, -r9, asr #26]
    2c50:	72656e65 	rsbvc	r6, r5, #1616	; 0x650
    2c54:	45657461 	strbmi	r7, [r5, #-1121]!	; 0x461
    2c58:	746e6576 	strbtvc	r6, [lr], #-1398	; 0x576
    2c5c:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    2c60:	7465535f 	strbtvc	r5, [r5], #-863	; 0x35f
    2c64:	50324349 	eorspl	r4, r2, r9, asr #6
    2c68:	63736572 	cmnvs	r3, #478150656	; 0x1c800000
    2c6c:	72656c61 	rsbvc	r6, r5, #24832	; 0x6100
    2c70:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    2c74:	636e455f 	cmnvs	lr, #398458880	; 0x17c00000
    2c78:	7265646f 	rsbvc	r6, r5, #1862270976	; 0x6f000000
    2c7c:	65746e49 	ldrbvs	r6, [r4, #-3657]!	; 0xe49
    2c80:	63616672 	cmnvs	r1, #119537664	; 0x7200000
    2c84:	6e6f4365 	cdpvs	3, 6, cr4, cr15, cr5, {3}
    2c88:	00676966 	rsbeq	r6, r7, r6, ror #18
    2c8c:	5f4d4954 	svcpl	0x004d4954
    2c90:	4e784343 	cdpmi	3, 7, cr4, cr8, cr3, {2}
    2c94:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    2c98:	6572425f 	ldrbvs	r4, [r2, #-607]!	; 0x25f
    2c9c:	54006b61 	strpl	r6, [r0], #-2913	; 0xb61
    2ca0:	4f5f4d49 	svcmi	0x005f4d49
    2ca4:	6f504e43 	svcvs	0x00504e43
    2ca8:	6972616c 	ldmdbvs	r2!, {r2, r3, r5, r6, r8, sp, lr}^
    2cac:	54007974 	strpl	r7, [r0], #-2420	; 0x974
    2cb0:	545f4d49 	ldrbpl	r4, [pc], #-3401	; 2cb8 <__Stack_Size+0x28b8>
    2cb4:	78457849 	stmdavc	r5, {r0, r3, r6, fp, ip, sp, lr}^
    2cb8:	6e726574 	mrcvs	5, 3, r6, cr2, cr4, {3}
    2cbc:	4c436c61 	mcrrmi	12, 6, r6, r3, cr1
    2cc0:	756f534b 	strbvc	r5, [pc, #-843]!	; 297d <__Stack_Size+0x257d>
    2cc4:	00656372 	rsbeq	r6, r5, r2, ror r3
    2cc8:	5f4d4954 	svcpl	0x004d4954
    2ccc:	61647055 	qdsubvs	r7, r5, r4
    2cd0:	69446574 	stmdbvs	r4, {r2, r4, r5, r6, r8, sl, sp, lr}^
    2cd4:	6c626173 	stfvse	f6, [r2], #-460	; 0xfffffe34
    2cd8:	6e6f4365 	cdpvs	3, 6, cr4, cr15, cr5, {3}
    2cdc:	00676966 	rsbeq	r6, r7, r6, ror #18
    2ce0:	5f4d4954 	svcpl	0x004d4954
    2ce4:	61647055 	qdsubvs	r7, r5, r4
    2ce8:	6f536574 	svcvs	0x00536574
    2cec:	65637275 	strbvs	r7, [r3, #-629]!	; 0x275
    2cf0:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    2cf4:	4943495f 	stmdbmi	r3, {r0, r1, r2, r3, r4, r6, r8, fp, lr}^
    2cf8:	5374696e 	cmnpl	r4, #1802240	; 0x1b8000
    2cfc:	63757274 	cmnvs	r5, #1073741831	; 0x40000007
    2d00:	49540074 	ldmdbmi	r4, {r2, r4, r5, r6}^
    2d04:	6f435f33 	svcvs	0x00435f33
    2d08:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    2d0c:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    2d10:	756f435f 	strbvc	r4, [pc, #-863]!	; 29b9 <__Stack_Size+0x25b9>
    2d14:	7265746e 	rsbvc	r7, r5, #1845493760	; 0x6e000000
    2d18:	65646f4d 	strbvs	r6, [r4, #-3917]!	; 0xf4d
    2d1c:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    2d20:	54006769 	strpl	r6, [r0], #-1897	; 0x769
    2d24:	535f4d49 	cmppl	pc, #4672	; 0x1240
    2d28:	6f437465 	svcvs	0x00437465
    2d2c:	7261706d 	rsbvc	r7, r1, #109	; 0x6d
    2d30:	54003365 	strpl	r3, [r0], #-869	; 0x365
    2d34:	435f4d49 	cmpmi	pc, #4672	; 0x1240
    2d38:	7261656c 	rsbvc	r6, r1, #452984832	; 0x1b000000
    2d3c:	5233434f 	eorspl	r4, r3, #1006632961	; 0x3c000001
    2d40:	54006665 	strpl	r6, [r0], #-1637	; 0x665
    2d44:	4f5f4d49 	svcmi	0x005f4d49
    2d48:	6e493443 	cdpvs	4, 4, cr3, cr9, cr3, {2}
    2d4c:	54007469 	strpl	r7, [r0], #-1129	; 0x469
    2d50:	465f4d49 	ldrbmi	r4, [pc], -r9, asr #26
    2d54:	6563726f 	strbvs	r7, [r3, #-623]!	; 0x26f
    2d58:	34434f64 	strbcc	r4, [r3], #-3940	; 0xf64
    2d5c:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    2d60:	6c006769 	stcvs	7, cr6, [r0], {105}	; 0x69
    2d64:	732f6269 	teqvc	pc, #-1879048186	; 0x90000006
    2d68:	732f6372 	teqvc	pc, #-939524095	; 0xc8000001
    2d6c:	32336d74 	eorscc	r6, r3, #7424	; 0x1d00
    2d70:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    2d74:	6d69745f 	cfstrdvs	mvd7, [r9, #-380]!	; 0xfffffe84
    2d78:	5400632e 	strpl	r6, [r0], #-814	; 0x32e
    2d7c:	475f4d49 	ldrbmi	r4, [pc, -r9, asr #26]
    2d80:	6f437465 	svcvs	0x00437465
    2d84:	65746e75 	ldrbvs	r6, [r4, #-3701]!	; 0xe75
    2d88:	49540072 	ldmdbmi	r4, {r1, r4, r5, r6}^
    2d8c:	434f5f4d 	movtmi	r5, #65357	; 0xff4d
    2d90:	74696e49 	strbtvc	r6, [r9], #-3657	; 0xe49
    2d94:	75727453 	ldrbvc	r7, [r2, #-1107]!	; 0x453
    2d98:	45007463 	strmi	r7, [r0, #-1123]	; 0x463
    2d9c:	52547478 	subspl	r7, r4, #2013265920	; 0x78000000
    2da0:	6c694647 	stclvs	6, cr4, [r9], #-284	; 0xfffffee4
    2da4:	00726574 	rsbseq	r6, r2, r4, ror r5
    2da8:	5f4d4954 	svcpl	0x004d4954
    2dac:	656c6553 	strbvs	r6, [ip, #-1363]!	; 0x553
    2db0:	6c537463 	cfldrdvs	mvd7, [r3], {99}	; 0x63
    2db4:	4d657661 	stclmi	6, cr7, [r5, #-388]!	; 0xfffffe7c
    2db8:	0065646f 	rsbeq	r6, r5, pc, ror #8
    2dbc:	5f4d4954 	svcpl	0x004d4954
    2dc0:	4631434f 	ldrtmi	r4, [r1], -pc, asr #6
    2dc4:	43747361 	cmnmi	r4, #-2080374783	; 0x84000001
    2dc8:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    2dcc:	49540067 	ldmdbmi	r4, {r0, r1, r2, r5, r6}^
    2dd0:	434f5f4d 	movtmi	r5, #65357	; 0xff4d
    2dd4:	6c64494e 	stclvs	9, cr4, [r4], #-312	; 0xfffffec8
    2dd8:	61745365 	cmnvs	r4, r5, ror #6
    2ddc:	54006574 	strpl	r6, [r0], #-1396	; 0x574
    2de0:	455f4d49 	ldrbmi	r4, [pc, #-3401]	; 209f <__Stack_Size+0x1c9f>
    2de4:	6f435254 	svcvs	0x00435254
    2de8:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    2dec:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    2df0:	31434f5f 	cmpcc	r3, pc, asr pc
    2df4:	6c6f504e 	stclvs	0, cr5, [pc], #-312	; 2cc4 <__Stack_Size+0x28c4>
    2df8:	74697261 	strbtvc	r7, [r9], #-609	; 0x261
    2dfc:	6e6f4379 	mcrvs	3, 3, r4, cr15, cr9, {3}
    2e00:	00676966 	rsbeq	r6, r7, r6, ror #18
    2e04:	5f4d4954 	svcpl	0x004d4954
    2e08:	53504349 	cmppl	r0, #603979777	; 0x24000001
    2e0c:	49540043 	ldmdbmi	r4, {r0, r1, r6}^
    2e10:	76455f4d 	strbvc	r5, [r5], -sp, asr #30
    2e14:	53746e65 	cmnpl	r4, #1616	; 0x650
    2e18:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
    2e1c:	6d740065 	ldclvs	0, cr0, [r4, #-404]!	; 0xfffffe6c
    2e20:	6d636370 	stclvs	3, cr6, [r3, #-448]!	; 0xfffffe40
    2e24:	74003172 	strvc	r3, [r0], #-370	; 0x172
    2e28:	6363706d 	cmnvs	r3, #109	; 0x6d
    2e2c:	0032726d 	eorseq	r7, r2, sp, ror #4
    2e30:	5f4d4954 	svcpl	0x004d4954
    2e34:	6e616843 	cdpvs	8, 6, cr6, cr1, cr3, {2}
    2e38:	006c656e 	rsbeq	r6, ip, lr, ror #10
    2e3c:	5f4d4954 	svcpl	0x004d4954
    2e40:	656c6553 	strbvs	r6, [ip, #-1363]!	; 0x553
    2e44:	4f437463 	svcmi	0x00437463
    2e48:	4954004d 	ldmdbmi	r4, {r0, r2, r3, r6}^
    2e4c:	43435f4d 	movtmi	r5, #16205	; 0x3f4d
    2e50:	6c657250 	sfmvs	f7, 2, [r5], #-320	; 0xfffffec0
    2e54:	4364616f 	cmnmi	r4, #-1073741797	; 0xc000001b
    2e58:	72746e6f 	rsbsvc	r6, r4, #1776	; 0x6f0
    2e5c:	69006c6f 	stmdbvs	r0, {r0, r1, r2, r3, r5, r6, sl, fp, sp, lr}
    2e60:	70706f63 	rsbsvc	r6, r0, r3, ror #30
    2e64:	7469736f 	strbtvc	r7, [r9], #-879	; 0x36f
    2e68:	6c657365 	stclvs	3, cr7, [r5], #-404	; 0xfffffe6c
    2e6c:	69746365 	ldmdbvs	r4!, {r0, r2, r5, r6, r8, r9, sp, lr}^
    2e70:	54006e6f 	strpl	r6, [r0], #-3695	; 0xe6f
    2e74:	495f4d49 	ldmdbmi	pc, {r0, r3, r6, r8, sl, fp, lr}^	; <UNPREDICTABLE>
    2e78:	7265746e 	rsbvc	r7, r5, #1845493760	; 0x6e000000
    2e7c:	436c616e 	cmnmi	ip, #-2147483621	; 0x8000001b
    2e80:	6b636f6c 	blvs	18dec38 <__Stack_Size+0x18de838>
    2e84:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    2e88:	54006769 	strpl	r6, [r0], #-1897	; 0x769
    2e8c:	535f4d49 	cmppl	pc, #4672	; 0x1240
    2e90:	43497465 	movtmi	r7, #37989	; 0x9465
    2e94:	65725031 	ldrbvs	r5, [r2, #-49]!	; 0x31
    2e98:	6c616373 	stclvs	3, cr6, [r1], #-460	; 0xfffffe34
    2e9c:	54007265 	strpl	r7, [r0], #-613	; 0x265
    2ea0:	435f4d49 	cmpmi	pc, #4672	; 0x1240
    2ea4:	54007843 	strpl	r7, [r0], #-2115	; 0x843
    2ea8:	535f4d49 	cmppl	pc, #4672	; 0x1240
    2eac:	43497465 	movtmi	r7, #37989	; 0x9465
    2eb0:	65725033 	ldrbvs	r5, [r2, #-51]!	; 0x33
    2eb4:	6c616373 	stclvs	3, cr6, [r1], #-460	; 0xfffffe34
    2eb8:	54007265 	strpl	r7, [r0], #-613	; 0x265
    2ebc:	495f4d49 	ldmdbmi	pc, {r0, r3, r6, r8, sl, fp, lr}^	; <UNPREDICTABLE>
    2ec0:	6c655343 	stclvs	3, cr5, [r5], #-268	; 0xfffffef4
    2ec4:	69746365 	ldmdbvs	r4!, {r0, r2, r5, r6, r8, r9, sp, lr}^
    2ec8:	54006e6f 	strpl	r6, [r0], #-3695	; 0xe6f
    2ecc:	455f4d49 	ldrbmi	r4, [pc, #-3401]	; 218b <__Stack_Size+0x1d8b>
    2ed0:	6c435254 	sfmvs	f5, 2, [r3], {84}	; 0x54
    2ed4:	4d6b636f 	stclmi	3, cr6, [fp, #-444]!	; 0xfffffe44
    2ed8:	3165646f 	cmncc	r5, pc, ror #8
    2edc:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    2ee0:	74006769 	strvc	r6, [r0], #-1897	; 0x769
    2ee4:	6363706d 	cmnvs	r3, #109	; 0x6d
    2ee8:	0078726d 	rsbseq	r7, r8, sp, ror #4
    2eec:	5f4d4954 	svcpl	0x004d4954
    2ef0:	656c6553 	strbvs	r6, [ip, #-1363]!	; 0x553
    2ef4:	6e4f7463 	cdpvs	4, 4, cr7, cr15, cr3, {3}
    2ef8:	6c755065 	ldclvs	0, cr5, [r5], #-404	; 0xfffffe6c
    2efc:	6f4d6573 	svcvs	0x004d6573
    2f00:	54006564 	strpl	r6, [r0], #-1380	; 0x564
    2f04:	4f5f4d49 	svcmi	0x005f4d49
    2f08:	646f4d43 	strbtvs	r4, [pc], #-3395	; 2f10 <__Stack_Size+0x2b10>
    2f0c:	49540065 	ldmdbmi	r4, {r0, r2, r5, r6}^
    2f10:	52545f4d 	subspl	r5, r4, #308	; 0x134
    2f14:	6f534f47 	svcvs	0x00534f47
    2f18:	65637275 	strbvs	r7, [r3, #-629]!	; 0x275
    2f1c:	31495400 	cmpcc	r9, r0, lsl #8
    2f20:	6e6f435f 	mcrvs	3, 3, r4, cr15, cr15, {2}
    2f24:	00676966 	rsbeq	r6, r7, r6, ror #18
    2f28:	5f4d4954 	svcpl	0x004d4954
    2f2c:	5253534f 	subspl	r5, r3, #1006632961	; 0x3c000001
    2f30:	74617453 	strbtvc	r7, [r1], #-1107	; 0x453
    2f34:	49540065 	ldmdbmi	r4, {r0, r2, r5, r6}^
    2f38:	43495f4d 	movtmi	r5, #40781	; 0x9f4d
    2f3c:	616c6f50 	cmnvs	ip, r0, asr pc
    2f40:	79746972 	ldmdbvc	r4!, {r1, r4, r5, r6, r8, fp, sp, lr}^
    2f44:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    2f48:	7274435f 	rsbsvc	r4, r4, #2080374785	; 0x7c000001
    2f4c:	4d57506c 	ldclmi	0, cr5, [r7, #-432]	; 0xfffffe50
    2f50:	7074754f 	rsbsvc	r7, r4, pc, asr #10
    2f54:	00737475 	rsbseq	r7, r3, r5, ror r4
    2f58:	706f6369 	rsbvc	r6, pc, r9, ror #6
    2f5c:	69736f70 	ldmdbvs	r3!, {r4, r5, r6, r8, r9, sl, fp, sp, lr}^
    2f60:	6f706574 	svcvs	0x00706574
    2f64:	6972616c 	ldmdbvs	r2!, {r2, r3, r5, r6, r8, sp, lr}^
    2f68:	54007974 	strpl	r7, [r0], #-2420	; 0x974
    2f6c:	425f4d49 	subsmi	r4, pc, #4672	; 0x1240
    2f70:	43525444 	cmpmi	r2, #1140850688	; 0x44000000
    2f74:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    2f78:	49540067 	ldmdbmi	r4, {r0, r1, r2, r5, r6}^
    2f7c:	6c435f4d 	mcrrvs	15, 4, r5, r3, cr13
    2f80:	4f726165 	svcmi	0x00726165
    2f84:	65523243 	ldrbvs	r3, [r2, #-579]	; 0x243
    2f88:	49540066 	ldmdbmi	r4, {r1, r2, r5, r6}^
    2f8c:	49545f4d 	ldmdbmi	r4, {r0, r2, r3, r6, r8, r9, sl, fp, ip, lr}^
    2f90:	74784578 	ldrbtvc	r4, [r8], #-1400	; 0x578
    2f94:	616e7265 	cmnvs	lr, r5, ror #4
    2f98:	6f6c436c 	svcvs	0x006c436c
    2f9c:	6f436b63 	svcvs	0x00436b63
    2fa0:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    2fa4:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    2fa8:	73614d5f 	cmnvc	r1, #6080	; 0x17c0
    2fac:	53726574 	cmnpl	r2, #486539264	; 0x1d000000
    2fb0:	6576616c 	ldrbvs	r6, [r6, #-364]!	; 0x16c
    2fb4:	65646f4d 	strbvs	r6, [r4, #-3917]!	; 0xf4d
    2fb8:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    2fbc:	7475415f 	ldrbtvc	r4, [r5], #-351	; 0x15f
    2fc0:	74616d6f 	strbtvc	r6, [r1], #-3439	; 0xd6f
    2fc4:	754f6369 	strbvc	r6, [pc, #-873]	; 2c63 <__Stack_Size+0x2863>
    2fc8:	74757074 	ldrbtvc	r7, [r5], #-116	; 0x74
    2fcc:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    2fd0:	7465535f 	strbtvc	r5, [r5], #-863	; 0x35f
    2fd4:	6f747541 	svcvs	0x00747541
    2fd8:	6f6c6572 	svcvs	0x006c6572
    2fdc:	54006461 	strpl	r6, [r0], #-1121	; 0x461
    2fe0:	4f5f4d49 	svcmi	0x005f4d49
    2fe4:	75707475 	ldrbvc	r7, [r0, #-1141]!	; 0x475
    2fe8:	74534e74 	ldrbvc	r4, [r3], #-3700	; 0xe74
    2fec:	00657461 	rsbeq	r7, r5, r1, ror #8
    2ff0:	5f4d4954 	svcpl	0x004d4954
    2ff4:	43414d44 	movtmi	r4, #7492	; 0x1d44
    2ff8:	5400646d 	strpl	r6, [r0], #-1133	; 0x46d
    2ffc:	545f4d49 	ldrbpl	r4, [pc], #-3401	; 3004 <__Stack_Size+0x2c04>
    3000:	42656d69 	rsbmi	r6, r5, #6720	; 0x1a40
    3004:	53657361 	cmnpl	r5, #-2080374783	; 0x84000001
    3008:	63757274 	cmnvs	r5, #1073741831	; 0x40000007
    300c:	696e4974 	stmdbvs	lr!, {r2, r4, r5, r6, r8, fp, lr}^
    3010:	49540074 	ldmdbmi	r4, {r2, r4, r5, r6}^
    3014:	6f465f4d 	svcvs	0x00465f4d
    3018:	64656372 	strbtvs	r6, [r5], #-882	; 0x372
    301c:	4331434f 	teqmi	r1, #1006632961	; 0x3c000001
    3020:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    3024:	49540067 	ldmdbmi	r4, {r0, r1, r2, r5, r6}^
    3028:	6f435f34 	svcvs	0x00435f34
    302c:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    3030:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    3034:	6165445f 	cmnvs	r5, pc, asr r4
    3038:	6d695464 	cfstrdvs	mvd5, [r9, #-400]!	; 0xfffffe70
    303c:	49540065 	ldmdbmi	r4, {r0, r2, r5, r6}^
    3040:	65445f4d 	strbvs	r5, [r4, #-3917]	; 0xf4d
    3044:	74696e49 	strbtvc	r6, [r9], #-3657	; 0xe49
    3048:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    304c:	32434f5f 	subcc	r4, r3, #380	; 0x17c
    3050:	6c6f504e 	stclvs	0, cr5, [pc], #-312	; 2f20 <__Stack_Size+0x2b20>
    3054:	74697261 	strbtvc	r7, [r9], #-609	; 0x261
    3058:	6e6f4379 	mcrvs	3, 3, r4, cr15, cr9, {3}
    305c:	00676966 	rsbeq	r6, r7, r6, ror #18
    3060:	5f4d4954 	svcpl	0x004d4954
    3064:	5034434f 	eorspl	r4, r4, pc, asr #6
    3068:	72616c6f 	rsbvc	r6, r1, #28416	; 0x6f00
    306c:	43797469 	cmnmi	r9, #1761607680	; 0x69000000
    3070:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    3074:	49540067 	ldmdbmi	r4, {r0, r1, r2, r5, r6}^
    3078:	44425f4d 	strbmi	r5, [r2], #-3917	; 0xf4d
    307c:	74535254 	ldrbvc	r5, [r3], #-596	; 0x254
    3080:	74637572 	strbtvc	r7, [r3], #-1394	; 0x572
    3084:	74696e49 	strbtvc	r6, [r9], #-3657	; 0xe49
    3088:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    308c:	656c435f 	strbvs	r4, [ip, #-863]!	; 0x35f
    3090:	434f7261 	movtmi	r7, #62049	; 0xf261
    3094:	66655231 			; <UNDEFINED> instruction: 0x66655231
    3098:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    309c:	33434f5f 	movtcc	r4, #16223	; 0x3f5f
    30a0:	616c6f50 	cmnvs	ip, r0, asr pc
    30a4:	79746972 	ldmdbvc	r4!, {r1, r4, r5, r6, r8, fp, sp, lr}^
    30a8:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    30ac:	54006769 	strpl	r6, [r0], #-1897	; 0x769
    30b0:	455f4d49 	ldrbmi	r4, [pc, #-3401]	; 236f <__Stack_Size+0x1f6f>
    30b4:	52547478 	subspl	r7, r4, #2013265920	; 0x78000000
    30b8:	6c6f5047 	stclvs	0, cr5, [pc], #-284	; 2fa4 <__Stack_Size+0x2ba4>
    30bc:	74697261 	strbtvc	r7, [r9], #-609	; 0x261
    30c0:	49540079 	ldmdbmi	r4, {r0, r3, r4, r5, r6}^
    30c4:	57505f4d 	ldrbpl	r5, [r0, -sp, asr #30]
    30c8:	6f43494d 	svcvs	0x0043494d
    30cc:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    30d0:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    30d4:	7465475f 	strbtvc	r4, [r5], #-1887	; 0x75f
    30d8:	74535449 	ldrbvc	r5, [r3], #-1097	; 0x449
    30dc:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
    30e0:	706d7400 	rsbvc	r7, sp, r0, lsl #8
    30e4:	00327263 	eorseq	r7, r2, r3, ror #4
    30e8:	5f4d4954 	svcpl	0x004d4954
    30ec:	54005449 	strpl	r5, [r0], #-1097	; 0x449
    30f0:	465f4d49 	ldrbmi	r4, [pc], -r9, asr #26
    30f4:	6563726f 	strbvs	r7, [r3, #-623]!	; 0x26f
    30f8:	33434f64 	movtcc	r4, #16228	; 0x3f64
    30fc:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    3100:	54006769 	strpl	r6, [r0], #-1897	; 0x769
    3104:	495f4d49 	ldmdbmi	pc, {r0, r3, r6, r8, sl, fp, lr}^	; <UNPREDICTABLE>
    3108:	696e4943 	stmdbvs	lr!, {r0, r1, r6, r8, fp, lr}^
    310c:	49540074 	ldmdbmi	r4, {r2, r4, r5, r6}^
    3110:	43495f4d 	movtmi	r5, #40781	; 0x9f4d
    3114:	746c6946 	strbtvc	r6, [ip], #-2374	; 0x946
    3118:	54007265 	strpl	r7, [r0], #-613	; 0x265
    311c:	445f4d49 	ldrbmi	r4, [pc], #-3401	; 3124 <__Stack_Size+0x2d24>
    3120:	6f53414d 	svcvs	0x0053414d
    3124:	65637275 	strbvs	r7, [r3, #-629]!	; 0x275
    3128:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    312c:	6c65535f 	stclvs	3, cr5, [r5], #-380	; 0xfffffe84
    3130:	4d746365 	ldclmi	3, cr6, [r4, #-404]!	; 0xfffffe6c
    3134:	65747361 	ldrbvs	r7, [r4, #-865]!	; 0x361
    3138:	616c5372 	smcvs	50482	; 0xc532
    313c:	6f4d6576 	svcvs	0x004d6576
    3140:	54006564 	strpl	r6, [r0], #-1380	; 0x564
    3144:	535f4d49 	cmppl	pc, #4672	; 0x1240
    3148:	63656c65 	cmnvs	r5, #25856	; 0x6500
    314c:	706e4974 	rsbvc	r4, lr, r4, ror r9
    3150:	72547475 	subsvc	r7, r4, #1962934272	; 0x75000000
    3154:	65676769 	strbvs	r6, [r7, #-1897]!	; 0x769
    3158:	49540072 	ldmdbmi	r4, {r1, r4, r5, r6}^
    315c:	434f5f4d 	movtmi	r5, #65357	; 0xff4d
    3160:	6c6f5032 	stclvs	0, cr5, [pc], #-200	; 30a0 <__Stack_Size+0x2ca0>
    3164:	74697261 	strbtvc	r7, [r9], #-609	; 0x261
    3168:	6e6f4379 	mcrvs	3, 3, r4, cr15, cr9, {3}
    316c:	00676966 	rsbeq	r6, r7, r6, ror #18
    3170:	54737953 	ldrbtpl	r7, [r3], #-2387	; 0x953
    3174:	5f6b6369 	svcpl	0x006b6369
    3178:	43746547 	cmnmi	r4, #297795584	; 0x11c00000
    317c:	746e756f 	strbtvc	r7, [lr], #-1391	; 0x56f
    3180:	6c007265 	sfmvs	f7, 4, [r0], {101}	; 0x65
    3184:	732f6269 	teqvc	pc, #-1879048186	; 0x90000006
    3188:	732f6372 	teqvc	pc, #-939524095	; 0xc8000001
    318c:	32336d74 	eorscc	r6, r3, #7424	; 0x1d00
    3190:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    3194:	7379735f 	cmnvc	r9, #2080374785	; 0x7c000001
    3198:	6b636974 	blvs	18dd770 <__Stack_Size+0x18dd370>
    319c:	5300632e 	movwpl	r6, #814	; 0x32e
    31a0:	69547379 	ldmdbvs	r4, {r0, r3, r4, r5, r6, r8, r9, ip, sp, lr}^
    31a4:	475f6b63 	ldrbmi	r6, [pc, -r3, ror #22]
    31a8:	6c467465 	cfstrdvs	mvd7, [r6], {101}	; 0x65
    31ac:	74536761 	ldrbvc	r6, [r3], #-1889	; 0x761
    31b0:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
    31b4:	73795300 	cmnvc	r9, #0
    31b8:	6b636954 	blvs	18dd710 <__Stack_Size+0x18dd310>
    31bc:	414c465f 	cmpmi	ip, pc, asr r6
    31c0:	41430047 	cmpmi	r3, r7, asr #32
    31c4:	0042494c 	subeq	r4, r2, ip, asr #18
    31c8:	54737953 	ldrbtpl	r7, [r3], #-2387	; 0x953
    31cc:	5f6b6369 	svcpl	0x006b6369
    31d0:	65707954 	ldrbvs	r7, [r0, #-2388]!	; 0x954
    31d4:	00666544 	rsbeq	r6, r6, r4, asr #10
    31d8:	4c525443 	cfldrdmi	mvd5, [r2], {67}	; 0x43
    31dc:	73795300 	cmnvc	r9, #0
    31e0:	6b636954 	blvs	18dd738 <__Stack_Size+0x18dd338>
    31e4:	756f435f 	strbvc	r4, [pc, #-863]!	; 2e8d <__Stack_Size+0x2a8d>
    31e8:	7265746e 	rsbvc	r7, r5, #1845493760	; 0x6e000000
    31ec:	73795300 	cmnvc	r9, #0
    31f0:	6b636954 	blvs	18dd748 <__Stack_Size+0x18dd348>
    31f4:	4b4c435f 	blmi	1313f78 <__Stack_Size+0x1313b78>
    31f8:	72756f53 	rsbsvc	r6, r5, #332	; 0x14c
    31fc:	6f436563 	svcvs	0x00436563
    3200:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    3204:	414f4c00 	cmpmi	pc, r0, lsl #24
    3208:	79530044 	ldmdbvc	r3, {r2, r6}^
    320c:	63695473 	cmnvs	r9, #1929379840	; 0x73000000
    3210:	4c435f6b 	mcrrmi	15, 6, r5, r3, cr11
    3214:	756f534b 	strbvc	r5, [pc, #-843]!	; 2ed1 <__Stack_Size+0x2ad1>
    3218:	00656372 	rsbeq	r6, r5, r2, ror r3
    321c:	65746e69 	ldrbvs	r6, [r4, #-3689]!	; 0xe69
    3220:	64726567 	ldrbtvs	r6, [r2], #-1383	; 0x567
    3224:	64697669 	strbtvs	r7, [r9], #-1641	; 0x669
    3228:	55007265 	strpl	r7, [r0, #-613]	; 0x265
    322c:	54524153 	ldrbpl	r4, [r2], #-339	; 0x153
    3230:	4850435f 	ldmdami	r0, {r0, r1, r2, r3, r4, r6, r8, r9, lr}^
    3234:	53550041 	cmppl	r5, #65	; 0x41
    3238:	5f545241 	svcpl	0x00545241
    323c:	50746553 	rsbspl	r6, r4, r3, asr r5
    3240:	63736572 	cmnvs	r3, #478150656	; 0x1c800000
    3244:	72656c61 	rsbvc	r6, r5, #24832	; 0x6100
    3248:	41535500 	cmpmi	r3, r0, lsl #10
    324c:	4c5f5452 	cfldrdmi	mvd5, [pc], {82}	; 0x52
    3250:	72424e49 	subvc	r4, r2, #1168	; 0x490
    3254:	446b6165 	strbtmi	r6, [fp], #-357	; 0x165
    3258:	63657465 	cmnvs	r5, #1694498816	; 0x65000000
    325c:	6e654c74 	mcrvs	12, 3, r4, cr5, cr4, {3}
    3260:	00687467 	rsbeq	r7, r8, r7, ror #8
    3264:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    3268:	6c435f54 	mcrrvs	15, 5, r5, r3, cr4
    326c:	496b636f 	stmdbmi	fp!, {r0, r1, r2, r3, r5, r6, r8, r9, sp, lr}^
    3270:	5474696e 	ldrbtpl	r6, [r4], #-2414	; 0x96e
    3274:	44657079 	strbtmi	r7, [r5], #-121	; 0x79
    3278:	55006665 	strpl	r6, [r0, #-1637]	; 0x665
    327c:	54524153 	ldrbpl	r4, [r2], #-339	; 0x153
    3280:	6c61485f 	stclvs	8, cr4, [r1], #-380	; 0xfffffe84
    3284:	70754466 	rsbsvc	r4, r5, r6, ror #8
    3288:	4378656c 	cmnmi	r8, #452984832	; 0x1b000000
    328c:	5500646d 	strpl	r6, [r0, #-1133]	; 0x46d
    3290:	54524153 	ldrbpl	r4, [r2], #-339	; 0x153
    3294:	6b61575f 	blvs	1859018 <__Stack_Size+0x1858c18>
    3298:	00705565 	rsbseq	r5, r0, r5, ror #10
    329c:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    32a0:	4d445f54 	stclmi	15, cr5, [r4, #-336]	; 0xfffffeb0
    32a4:	646d4341 	strbtvs	r4, [sp], #-833	; 0x341
    32a8:	41535500 	cmpmi	r3, r0, lsl #10
    32ac:	495f5452 	ldmdbmi	pc, {r1, r4, r6, sl, ip, lr}^	; <UNPREDICTABLE>
    32b0:	53550054 	cmppl	r5, #84	; 0x54
    32b4:	5f545241 	svcpl	0x00545241
    32b8:	41447249 	cmpmi	r4, r9, asr #4
    32bc:	65646f4d 	strbvs	r6, [r4, #-3917]!	; 0xf4d
    32c0:	62706100 	rsbsvs	r6, r0, #0
    32c4:	636f6c63 	cmnvs	pc, #25344	; 0x6300
    32c8:	5355006b 	cmppl	r5, #107	; 0x6b
    32cc:	5f545241 	svcpl	0x00545241
    32d0:	61656c43 	cmnvs	r5, r3, asr #24
    32d4:	50544972 	subspl	r4, r4, r2, ror r9
    32d8:	69646e65 	stmdbvs	r4!, {r0, r2, r5, r6, r9, sl, fp, sp, lr}^
    32dc:	6942676e 	stmdbvs	r2, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}^
    32e0:	53550074 	cmppl	r5, #116	; 0x74
    32e4:	5f545241 	svcpl	0x00545241
    32e8:	72617547 	rsbvc	r7, r1, #297795584	; 0x11c00000
    32ec:	6d695464 	cfstrdvs	mvd5, [r9, #-400]!	; 0xfffffe70
    32f0:	53550065 	cmppl	r5, #101	; 0x65
    32f4:	5f545241 	svcpl	0x00545241
    32f8:	424e494c 	submi	r4, lr, #1245184	; 0x130000
    32fc:	6b616572 	blvs	185c8cc <__Stack_Size+0x185c4cc>
    3300:	65746544 	ldrbvs	r6, [r4, #-1348]!	; 0x544
    3304:	654c7463 	strbvs	r7, [ip, #-1123]	; 0x463
    3308:	6874676e 	ldmdavs	r4!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}^
    330c:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    3310:	55006769 	strpl	r6, [r0, #-1897]	; 0x769
    3314:	54524153 	ldrbpl	r4, [r2], #-339	; 0x153
    3318:	414c465f 	cmpmi	ip, pc, asr r6
    331c:	53550047 	cmppl	r5, #71	; 0x47
    3320:	5f545241 	svcpl	0x00545241
    3324:	636f6c43 	cmnvs	pc, #17152	; 0x4300
    3328:	696e496b 	stmdbvs	lr!, {r0, r1, r3, r5, r6, r8, fp, lr}^
    332c:	72745374 	rsbsvc	r5, r4, #-805306367	; 0xd0000001
    3330:	00746375 	rsbseq	r6, r4, r5, ror r3
    3334:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    3338:	4d445f54 	stclmi	15, cr5, [r4, #-336]	; 0xfffffeb0
    333c:	71655241 	cmnvc	r5, r1, asr #4
    3340:	41535500 	cmpmi	r3, r0, lsl #10
    3344:	435f5452 	cmpmi	pc, #1375731712	; 0x52000000
    3348:	6b636f6c 	blvs	18df100 <__Stack_Size+0x18ded00>
    334c:	75727453 	ldrbvc	r7, [r2, #-1107]!	; 0x453
    3350:	6e497463 	cdpvs	4, 4, cr7, cr9, cr3, {3}
    3354:	75007469 	strvc	r7, [r0, #-1129]	; 0x469
    3358:	74726173 	ldrbtvc	r6, [r2], #-371	; 0x173
    335c:	73616278 	cmnvc	r1, #-2147483641	; 0x80000007
    3360:	43520065 	cmpmi	r2, #101	; 0x65
    3364:	6c435f43 	mcrrvs	15, 4, r5, r3, cr3
    3368:	736b636f 	cmnvc	fp, #-1140850687	; 0xbc000001
    336c:	74617453 	strbtvc	r7, [r1], #-1107	; 0x453
    3370:	55007375 	strpl	r7, [r0, #-885]	; 0x375
    3374:	54524153 	ldrbpl	r4, [r2], #-339	; 0x153
    3378:	7465535f 	strbtvc	r5, [r5], #-863	; 0x35f
    337c:	72646441 	rsbvc	r6, r4, #1090519040	; 0x41000000
    3380:	00737365 	rsbseq	r7, r3, r5, ror #6
    3384:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    3388:	65535f54 	ldrbvs	r5, [r3, #-3924]	; 0xf54
    338c:	61754774 	cmnvs	r5, r4, ror r7
    3390:	69546472 	ldmdbvs	r4, {r1, r4, r5, r6, sl, sp, lr}^
    3394:	5500656d 	strpl	r6, [r0, #-1389]	; 0x56d
    3398:	54524153 	ldrbpl	r4, [r2], #-339	; 0x153
    339c:	6e65535f 	mcrvs	3, 3, r5, cr5, cr15, {2}
    33a0:	65724264 	ldrbvs	r4, [r2, #-612]!	; 0x264
    33a4:	55006b61 	strpl	r6, [r0, #-2913]	; 0xb61
    33a8:	54524153 	ldrbpl	r4, [r2], #-339	; 0x153
    33ac:	696c0078 	stmdbvs	ip!, {r3, r4, r5, r6}^
    33b0:	72732f62 	rsbsvc	r2, r3, #392	; 0x188
    33b4:	74732f63 	ldrbtvc	r2, [r3], #-3939	; 0xf63
    33b8:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    33bc:	5f783031 	svcpl	0x00783031
    33c0:	72617375 	rsbvc	r7, r1, #-738197503	; 0xd4000001
    33c4:	00632e74 	rsbeq	r2, r3, r4, ror lr
    33c8:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    33cc:	6e495f54 	mcrvs	15, 2, r5, cr9, cr4, {2}
    33d0:	74537469 	ldrbvc	r7, [r3], #-1129	; 0x469
    33d4:	74637572 	strbtvc	r7, [r3], #-1394	; 0x572
    33d8:	41535500 	cmpmi	r3, r0, lsl #10
    33dc:	415f5452 	cmpmi	pc, r2, asr r4	; <UNPREDICTABLE>
    33e0:	65726464 	ldrbvs	r6, [r2, #-1124]!	; 0x464
    33e4:	62007373 	andvs	r7, r0, #-872415231	; 0xcc000001
    33e8:	6f707469 	svcvs	0x00707469
    33ec:	53550073 	cmppl	r5, #115	; 0x73
    33f0:	5f545241 	svcpl	0x00545241
    33f4:	41447249 	cmpmi	r4, r9, asr #4
    33f8:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    33fc:	55006769 	strpl	r6, [r0, #-1897]	; 0x769
    3400:	54524153 	ldrbpl	r4, [r2], #-339	; 0x153
    3404:	6f6c435f 	svcvs	0x006c435f
    3408:	55006b63 	strpl	r6, [r0, #-2915]	; 0xb63
    340c:	54524153 	ldrbpl	r4, [r2], #-339	; 0x153
    3410:	6365525f 	cmnvs	r5, #-268435451	; 0xf0000005
    3414:	65766965 	ldrbvs	r6, [r6, #-2405]!	; 0x965
    3418:	6b615772 	blvs	18591e8 <__Stack_Size+0x1858de8>
    341c:	43705565 	cmnmi	r0, #423624704	; 0x19400000
    3420:	5500646d 	strpl	r6, [r0, #-1133]	; 0x46d
    3424:	54524153 	ldrbpl	r4, [r2], #-339	; 0x153
    3428:	4472495f 	ldrbtmi	r4, [r2], #-2399	; 0x95f
    342c:	646d4341 	strbtvs	r4, [sp], #-833	; 0x341
    3430:	41535500 	cmpmi	r3, r0, lsl #10
    3434:	4c5f5452 	cfldrdmi	mvd5, [pc], {82}	; 0x52
    3438:	6d434e49 	stclvs	14, cr4, [r3, #-292]	; 0xfffffedc
    343c:	72660064 	rsbvc	r0, r6, #100	; 0x64
    3440:	69746361 	ldmdbvs	r4!, {r0, r5, r6, r8, r9, sp, lr}^
    3444:	6c616e6f 	stclvs	14, cr6, [r1], #-444	; 0xfffffe44
    3448:	69766964 	ldmdbvs	r6!, {r2, r5, r6, r8, fp, sp, lr}^
    344c:	00726564 	rsbseq	r6, r2, r4, ror #10
    3450:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    3454:	6d535f54 	ldclvs	15, cr5, [r3, #-336]	; 0xfffffeb0
    3458:	43747261 	cmnmi	r4, #268435462	; 0x10000006
    345c:	4e647261 	cdpmi	2, 6, cr7, cr4, cr1, {3}
    3460:	434b4341 	movtmi	r4, #45889	; 0xb341
    3464:	5500646d 	strpl	r6, [r0, #-1133]	; 0x46d
    3468:	54524153 	ldrbpl	r4, [r2], #-339	; 0x153
    346c:	616d535f 	cmnvs	sp, pc, asr r3
    3470:	61437472 	hvcvs	14146	; 0x3742
    3474:	6d436472 	cfstrdvs	mvd6, [r3, #-456]	; 0xfffffe38
    3478:	53550064 	cmppl	r5, #100	; 0x64
    347c:	5f545241 	svcpl	0x00545241
    3480:	636f6c43 	cmnvs	pc, #17152	; 0x4300
    3484:	696e496b 	stmdbvs	lr!, {r0, r1, r3, r5, r6, r8, fp, lr}^
    3488:	53550074 	cmppl	r5, #116	; 0x74
    348c:	5f545241 	svcpl	0x00545241
    3490:	656b6157 	strbvs	r6, [fp, #-343]!	; 0x157
    3494:	6f437055 	svcvs	0x00437055
    3498:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    349c:	41535500 	cmpmi	r3, r0, lsl #10
    34a0:	505f5452 	subspl	r5, pc, r2, asr r4	; <UNPREDICTABLE>
    34a4:	63736572 	cmnvs	r3, #478150656	; 0x1c800000
    34a8:	72656c61 	rsbvc	r6, r5, #24832	; 0x6100
    34ac:	41535500 	cmpmi	r3, r0, lsl #10
    34b0:	435f5452 	cmpmi	pc, #1375731712	; 0x52000000
    34b4:	004c4f50 	subeq	r4, ip, r0, asr pc
    34b8:	616d7469 	cmnvs	sp, r9, ror #8
    34bc:	55006b73 	strpl	r6, [r0, #-2931]	; 0xb73
    34c0:	54524153 	ldrbpl	r4, [r2], #-339	; 0x153
    34c4:	73614c5f 	cmnvc	r1, #24320	; 0x5f00
    34c8:	74694274 	strbtvc	r4, [r9], #-628	; 0x274
    34cc:	61737500 	cmnvs	r3, r0, lsl #10
    34d0:	65727472 	ldrbvs	r7, [r2, #-1138]!	; 0x472
    34d4:	655f0067 	ldrbvs	r0, [pc, #-103]	; 3475 <__Stack_Size+0x3075>
    34d8:	00737362 	rsbseq	r7, r3, r2, ror #6
    34dc:	7473655f 	ldrbtvc	r6, [r3], #-1375	; 0x55f
    34e0:	006b6361 	rsbeq	r6, fp, r1, ror #6
    34e4:	2f62696c 	svccs	0x0062696c
    34e8:	2f637273 	svccs	0x00637273
    34ec:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    34f0:	30316632 	eorscc	r6, r1, r2, lsr r6
    34f4:	65765f78 	ldrbvs	r5, [r6, #-3960]!	; 0xf78
    34f8:	726f7463 	rsbvc	r7, pc, #1660944384	; 0x63000000
    34fc:	7000632e 	andvc	r6, r0, lr, lsr #6
    3500:	65446c75 	strbvs	r6, [r4, #-3189]	; 0xc75
    3504:	5f007473 	svcpl	0x00007473
    3508:	61646973 	smcvs	18067	; 0x4693
    350c:	70006174 	andvc	r6, r0, r4, ror r1
    3510:	72536c75 	subsvc	r6, r3, #29952	; 0x7500
    3514:	65520063 	ldrbvs	r0, [r2, #-99]	; 0x63
    3518:	5f746573 	svcpl	0x00746573
    351c:	646e6148 	strbtvs	r6, [lr], #-328	; 0x148
    3520:	0072656c 	rsbseq	r6, r2, ip, ror #10
    3524:	66705f67 	ldrbtvs	r5, [r0], -r7, ror #30
    3528:	6365566e 	cmnvs	r5, #115343360	; 0x6e00000
    352c:	73726f74 	cmnvc	r2, #464	; 0x1d0
    3530:	62735f00 	rsbsvs	r5, r3, #0
    3534:	5f007373 	svcpl	0x00007373
    3538:	74616473 	strbtvc	r6, [r1], #-1139	; 0x473
    353c:	655f0061 	ldrbvs	r0, [pc, #-97]	; 34e3 <__Stack_Size+0x30e3>
    3540:	61746164 	cmnvs	r4, r4, ror #2
    3544:	76615300 	strbtvc	r5, [r1], -r0, lsl #6
    3548:	61745365 	cmnvs	r4, r5, ror #6
    354c:	70006574 	andvc	r6, r0, r4, ror r5
    3550:	72657355 	rsbvc	r7, r5, #1409286145	; 0x54000001
    3554:	6174535f 	cmnvs	r4, pc, asr r3
    3558:	7261646e 	rsbvc	r6, r1, #1845493760	; 0x6e000000
    355c:	65525f64 	ldrbvs	r5, [r2, #-3940]	; 0xf64
    3560:	73657571 	cmnvc	r5, #473956352	; 0x1c400000
    3564:	6c007374 	stcvs	3, cr7, [r0], {116}	; 0x74
    3568:	552f6269 	strpl	r6, [pc, #-617]!	; 3307 <__Stack_Size+0x2f07>
    356c:	6c5f4253 	lfmvs	f4, 2, [pc], {83}	; 0x53
    3570:	732f6269 	teqvc	pc, #-1879048186	; 0x90000006
    3574:	752f6372 	strvc	r6, [pc, #-882]!	; 320a <__Stack_Size+0x2e0a>
    3578:	695f6273 	ldmdbvs	pc, {r0, r1, r4, r5, r6, r9, sp, lr}^	; <UNPREDICTABLE>
    357c:	2e74696e 	cdpcs	9, 7, cr6, cr4, cr14, {3}
    3580:	50450063 	subpl	r0, r5, r3, rrx
    3584:	65646e69 	strbvs	r6, [r4, #-3689]!	; 0xe69
    3588:	50700078 	rsbspl	r0, r0, r8, ror r0
    358c:	65706f72 	ldrbvs	r6, [r0, #-3954]!	; 0xf72
    3590:	00797472 	rsbseq	r7, r9, r2, ror r4
    3594:	4e4f435f 	mcrmi	3, 2, r4, cr15, cr15, {2}
    3598:	4c4f5254 	sfmmi	f5, 2, [pc], {84}	; 0x54
    359c:	4154535f 	cmpmi	r4, pc, asr r3
    35a0:	5f004554 	svcpl	0x00004554
    35a4:	43534544 	cmpmi	r3, #285212672	; 0x11000000
    35a8:	54504952 	ldrbpl	r4, [r0], #-2386	; 0x952
    35ac:	545f524f 	ldrbpl	r5, [pc], #-591	; 35b4 <__Stack_Size+0x31b4>
    35b0:	00455059 	subeq	r5, r5, r9, asr r0
    35b4:	2f62696c 	svccs	0x0062696c
    35b8:	5f425355 	svcpl	0x00425355
    35bc:	2f62696c 	svccs	0x0062696c
    35c0:	2f637273 	svccs	0x00637273
    35c4:	5f627375 	svcpl	0x00627375
    35c8:	65726f63 	ldrbvs	r6, [r2, #-3939]!	; 0xf63
    35cc:	5300632e 	movwpl	r6, #814	; 0x32e
    35d0:	646e6174 	strbtvs	r6, [lr], #-372	; 0x174
    35d4:	5f647261 	svcpl	0x00647261
    35d8:	61656c43 	cmnvs	r5, r3, asr #24
    35dc:	61654672 	smcvs	21602	; 0x5462
    35e0:	65727574 	ldrbvs	r7, [r2, #-1396]!	; 0x574
    35e4:	53414c00 	movtpl	r4, #7168	; 0x1c00
    35e8:	554f5f54 	strbpl	r5, [pc, #-3924]	; 269c <__Stack_Size+0x229c>
    35ec:	41445f54 	cmpmi	r4, r4, asr pc
    35f0:	4f004154 	svcmi	0x00004154
    35f4:	5f307475 	svcpl	0x00307475
    35f8:	636f7250 	cmnvs	pc, #5
    35fc:	00737365 	rsbseq	r7, r3, r5, ror #6
    3600:	65707954 	ldrbvs	r7, [r0, #-2388]!	; 0x954
    3604:	6365525f 	cmnvs	r5, #-268435451	; 0xf0000005
    3608:	75427000 	strbvc	r7, [r2, #-0]
    360c:	65470066 	strbvs	r0, [r7, #-102]	; 0x66
    3610:	52504574 	subspl	r4, r0, #486539264	; 0x1d000000
    3614:	64644178 	strbtvs	r4, [r4], #-376	; 0x178
    3618:	74530072 	ldrbvc	r0, [r3], #-114	; 0x72
    361c:	61646e61 	cmnvs	r4, r1, ror #28
    3620:	475f6472 			; <UNDEFINED> instruction: 0x475f6472
    3624:	6f437465 	svcvs	0x00437465
    3628:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    362c:	74617275 	strbtvc	r7, [r1], #-629	; 0x275
    3630:	006e6f69 	rsbeq	r6, lr, r9, ror #30
    3634:	464e4f43 	strbmi	r4, [lr], -r3, asr #30
    3638:	445f4749 	ldrbmi	r4, [pc], #-1865	; 3640 <__Stack_Size+0x3240>
    363c:	52435345 	subpl	r5, r3, #335544321	; 0x14000001
    3640:	4f545049 	svcmi	0x00545049
    3644:	65520052 	ldrbvs	r0, [r2, #-82]	; 0x52
    3648:	76726573 			; <UNDEFINED> instruction: 0x76726573
    364c:	49006465 	stmdbmi	r0, {r0, r2, r5, r6, sl, sp, lr}
    3650:	505f306e 	subspl	r3, pc, lr, rrx
    3654:	65636f72 	strbvs	r6, [r3, #-3954]!	; 0xf72
    3658:	53007373 	movwpl	r7, #883	; 0x373
    365c:	465f5445 	ldrbmi	r5, [pc], -r5, asr #8
    3660:	55544145 	ldrbpl	r4, [r4, #-325]	; 0x145
    3664:	5f004552 	svcpl	0x00004552
    3668:	54414546 	strbpl	r4, [r1], #-1350	; 0x546
    366c:	5f455255 	svcpl	0x00455255
    3670:	454c4553 	strbmi	r4, [ip, #-1363]	; 0x553
    3674:	524f5443 	subpl	r5, pc, #1124073472	; 0x43000000
    3678:	56454400 	strbpl	r4, [r5], -r0, lsl #8
    367c:	5f454349 	svcpl	0x00454349
    3680:	4f4d4552 	svcmi	0x004d4552
    3684:	575f4554 			; <UNDEFINED> instruction: 0x575f4554
    3688:	55454b41 	strbpl	r4, [r5, #-2881]	; 0xb41
    368c:	41570050 	cmpmi	r7, r0, asr r0
    3690:	535f5449 	cmppl	pc, #1224736768	; 0x49000000
    3694:	55544154 	ldrbpl	r4, [r4, #-340]	; 0x154
    3698:	554f5f53 	strbpl	r5, [pc, #-3923]	; 274d <__Stack_Size+0x234d>
    369c:	41570054 	cmpmi	r7, r4, asr r0
    36a0:	535f5449 	cmppl	pc, #1224736768	; 0x49000000
    36a4:	50555445 	subspl	r5, r5, r5, asr #8
    36a8:	66666f00 	strbtvs	r6, [r6], -r0, lsl #30
    36ac:	00746573 	rsbseq	r6, r4, r3, ror r5
    36b0:	5453414c 	ldrbpl	r4, [r3], #-332	; 0x14c
    36b4:	5f4e495f 	svcpl	0x004e495f
    36b8:	41544144 	cmpmi	r4, r4, asr #2
    36bc:	54455300 	strbpl	r5, [r5], #-768	; 0x300
    36c0:	4444415f 	strbmi	r4, [r4], #-351	; 0x15f
    36c4:	53534552 	cmppl	r3, #343932928	; 0x14800000
    36c8:	74654700 	strbtvc	r4, [r5], #-1792	; 0x700
    36cc:	78545045 	ldmdavc	r4, {r0, r2, r6, ip, lr}^
    36d0:	72646441 	rsbvc	r6, r4, #1090519040	; 0x41000000
    36d4:	61745300 	cmnvs	r4, r0, lsl #6
    36d8:	49737574 	ldmdbmi	r3!, {r2, r4, r5, r6, r8, sl, ip, sp, lr}^
    36dc:	006f666e 	rsbeq	r6, pc, lr, ror #12
    36e0:	41544f54 	cmpmi	r4, r4, asr pc
    36e4:	52735f4c 	rsbspl	r5, r3, #304	; 0x130
    36e8:	45555145 	ldrbmi	r5, [r5, #-325]	; 0x145
    36ec:	77005453 	smlsdvc	r0, r3, r4, r5
    36f0:	65646e49 	strbvs	r6, [r4, #-3657]!	; 0xe49
    36f4:	73003078 	movwvc	r3, #120	; 0x78
    36f8:	5f657661 	svcpl	0x00657661
    36fc:	6e654c77 	mcrvs	12, 3, r4, cr5, cr7, {3}
    3700:	00687467 	rsbeq	r7, r8, r7, ror #8
    3704:	74697865 	strbtvc	r7, [r9], #-2149	; 0x865
    3708:	446f4e5f 	strbtmi	r4, [pc], #-3679	; 3710 <__Stack_Size+0x3310>
    370c:	5f617461 	svcpl	0x00617461
    3710:	75746553 	ldrbvc	r6, [r4, #-1363]!	; 0x553
    3714:	53003070 	movwpl	r3, #112	; 0x70
    3718:	445f5445 	ldrbmi	r5, [pc], #-1093	; 3720 <__Stack_Size+0x3320>
    371c:	52435345 	subpl	r5, r3, #335544321	; 0x14000001
    3720:	4f545049 	svcmi	0x00545049
    3724:	61440052 	qdaddvs	r0, r2, r4
    3728:	4d5f6174 	ldfmie	f6, [pc, #-464]	; 3560 <__Stack_Size+0x3160>
    372c:	4d5f6c75 	ldclmi	12, cr6, [pc, #-468]	; 3560 <__Stack_Size+0x3160>
    3730:	61507861 	cmpvs	r0, r1, ror #16
    3734:	74656b63 	strbtvc	r6, [r5], #-2915	; 0xb63
    3738:	657a6953 	ldrbvs	r6, [sl, #-2387]!	; 0x953
    373c:	50457000 	subpl	r7, r5, r0
    3740:	6f666e69 	svcvs	0x00666e69
    3744:	54455300 	strbpl	r5, [r5], #-768	; 0x300
    3748:	474e4954 	smlsldmi	r4, lr, r4, r9
    374c:	0050555f 	subseq	r5, r0, pc, asr r5
    3750:	6e617453 	mcrvs	4, 3, r7, cr1, cr3, {2}
    3754:	64726164 	ldrbtvs	r6, [r2], #-356	; 0x164
    3758:	7465535f 	strbtvc	r5, [r5], #-863	; 0x35f
    375c:	50646e45 	rsbpl	r6, r4, r5, asr #28
    3760:	746e696f 	strbtvc	r6, [lr], #-2415	; 0x96f
    3764:	74616546 	strbtvc	r6, [r1], #-1350	; 0x546
    3768:	00657275 	rsbeq	r7, r5, r5, ror r2
    376c:	74736f50 	ldrbtvc	r6, [r3], #-3920	; 0xf50
    3770:	72505f30 	subsvc	r5, r0, #192	; 0xc0
    3774:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
    3778:	4e450073 	mcrmi	0, 2, r0, cr5, cr3, {3}
    377c:	494f5044 	stmdbmi	pc, {r2, r6, ip, lr}^	; <UNPREDICTABLE>
    3780:	535f544e 	cmppl	pc, #1308622848	; 0x4e000000
    3784:	4c4c4154 	stfmie	f4, [ip], {84}	; 0x54
    3788:	54454700 	strbpl	r4, [r5], #-1792	; 0x700
    378c:	544e495f 	strbpl	r4, [lr], #-2399	; 0x95f
    3790:	41465245 	cmpmi	r6, r5, asr #4
    3794:	77004543 	strvc	r4, [r0, -r3, asr #10]
    3798:	756c6156 	strbvc	r6, [ip, #-342]!	; 0x156
    379c:	42003165 	andmi	r3, r0, #1073741849	; 0x40000019
    37a0:	53657479 	cmnpl	r5, #2030043136	; 0x79000000
    37a4:	00706177 	rsbseq	r6, r0, r7, ror r1
    37a8:	61656c43 	cmnvs	r5, r3, asr #24
    37ac:	4f544472 	svcmi	0x00544472
    37b0:	58525f47 	ldmdapl	r2, {r0, r1, r2, r6, r8, r9, sl, fp, ip, lr}^
    37b4:	76617300 	strbtvc	r7, [r1], -r0, lsl #6
    37b8:	4c725f65 	ldclmi	15, cr5, [r2], #-404	; 0xfffffe6c
    37bc:	74676e65 	strbtvc	r6, [r7], #-3685	; 0xe65
    37c0:	4c430068 	mcrrmi	0, 6, r0, r3, cr8
    37c4:	5f524145 	svcpl	0x00524145
    37c8:	54414546 	strbpl	r4, [r1], #-1350	; 0x546
    37cc:	00455255 	subeq	r5, r5, r5, asr r2
    37d0:	4c415453 	cfstrdmi	mvd5, [r1], {83}	; 0x53
    37d4:	0044454c 	subeq	r4, r4, ip, asr #10
    37d8:	61746144 	cmnvs	r4, r4, asr #2
    37dc:	67617453 			; <UNDEFINED> instruction: 0x67617453
    37e0:	74754f65 	ldrbtvc	r4, [r5], #-3941	; 0xf65
    37e4:	54455300 	strbpl	r5, [r5], #-768	; 0x300
    37e8:	544e495f 	strbpl	r4, [lr], #-2399	; 0x95f
    37ec:	41465245 	cmpmi	r6, r5, asr #4
    37f0:	53004543 	movwpl	r4, #1347	; 0x543
    37f4:	646e6174 	strbtvs	r6, [lr], #-372	; 0x174
    37f8:	5f647261 	svcpl	0x00647261
    37fc:	49746547 	ldmdbmi	r4!, {r0, r1, r2, r6, r8, sl, sp, lr}^
    3800:	7265746e 	rsbvc	r7, r5, #1845493760	; 0x6e000000
    3804:	65636166 	strbvs	r6, [r3, #-358]!	; 0x166
    3808:	6c655200 	sfmvs	f5, 2, [r5], #-0
    380c:	64657461 	strbtvs	r7, [r5], #-1121	; 0x461
    3810:	646e455f 	strbtvs	r4, [lr], #-1375	; 0x55f
    3814:	6e696f70 	mcrvs	15, 3, r6, cr9, cr0, {3}
    3818:	45470074 	strbmi	r0, [r7, #-116]	; 0x74
    381c:	45445f54 	strbmi	r5, [r4, #-3924]	; 0xf54
    3820:	49524353 	ldmdbmi	r2, {r0, r1, r4, r6, r8, r9, lr}^
    3824:	524f5450 	subpl	r5, pc, #1342177280	; 0x50000000
    3828:	52545300 	subspl	r5, r4, #0
    382c:	5f474e49 	svcpl	0x00474e49
    3830:	43534544 	cmpmi	r3, #285212672	; 0x11000000
    3834:	54504952 	ldrbpl	r4, [r0], #-2386	; 0x952
    3838:	4400524f 	strmi	r5, [r0], #-591	; 0x24f
    383c:	53617461 	cmnpl	r1, #1627389952	; 0x61000000
    3840:	65676174 	strbvs	r6, [r7, #-372]!	; 0x174
    3844:	43006e49 	movwmi	r6, #3657	; 0xe49
    3848:	7261656c 	rsbvc	r6, r1, #452984832	; 0x1b000000
    384c:	474f5444 	strbmi	r5, [pc, -r4, asr #8]
    3850:	0058545f 	subseq	r5, r8, pc, asr r4
    3854:	6552775f 	ldrbvs	r7, [r2, #-1887]	; 0x75f
    3858:	6c615667 	stclvs	6, cr5, [r1], #-412	; 0xfffffe64
    385c:	74655300 	strbtvc	r5, [r5], #-768	; 0x300
    3860:	5f307075 	svcpl	0x00307075
    3864:	636f7250 	cmnvs	pc, #5
    3868:	00737365 	rsbseq	r7, r3, r5, ror #6
    386c:	65707845 	ldrbvs	r7, [r0, #-2117]!	; 0x845
    3870:	535f7463 	cmppl	pc, #1660944384	; 0x63000000
    3874:	75746174 	ldrbvc	r6, [r4, #-372]!	; 0x174
    3878:	754f5f73 	strbvc	r5, [pc, #-3955]	; 290d <__Stack_Size+0x250d>
    387c:	41570074 	cmpmi	r7, r4, ror r0
    3880:	535f5449 	cmppl	pc, #1224736768	; 0x49000000
    3884:	55544154 	ldrbpl	r4, [r4, #-340]	; 0x154
    3888:	4e495f53 	mcrmi	15, 2, r5, cr9, cr3, {2}
    388c:	55415000 	strbpl	r5, [r1, #-0]
    3890:	53004553 	movwpl	r4, #1363	; 0x553
    3894:	646e6174 	strbtvs	r6, [lr], #-372	; 0x174
    3898:	5f647261 	svcpl	0x00647261
    389c:	49746553 	ldmdbmi	r4!, {r0, r1, r4, r6, r8, sl, sp, lr}^
    38a0:	7265746e 	rsbvc	r7, r5, #1845493760	; 0x6e000000
    38a4:	65636166 	strbvs	r6, [r3, #-358]!	; 0x166
    38a8:	71655200 	cmnvc	r5, r0, lsl #4
    38ac:	74736575 	ldrbtvc	r6, [r3], #-1397	; 0x575
    38b0:	006f4e5f 	rsbeq	r4, pc, pc, asr lr	; <UNPREDICTABLE>
    38b4:	6e617453 	mcrvs	4, 3, r7, cr1, cr3, {2}
    38b8:	64726164 	ldrbtvs	r6, [r2], #-356	; 0x164
    38bc:	7465535f 	strbtvc	r5, [r5], #-863	; 0x35f
    38c0:	69766544 	ldmdbvs	r6!, {r2, r6, r8, sl, sp, lr}^
    38c4:	65466563 	strbvs	r6, [r6, #-1379]	; 0x563
    38c8:	72757461 	rsbsvc	r7, r5, #1627389952	; 0x61000000
    38cc:	59530065 	ldmdbpl	r3, {r0, r2, r5, r6}^
    38d0:	5f48434e 	svcpl	0x0048434e
    38d4:	4d415246 	sfmmi	f5, 2, [r1, #-280]	; 0xfffffee8
    38d8:	4d500045 	ldclmi	0, cr0, [r0, #-276]	; 0xfffffeec
    38dc:	556f5441 	strbpl	r5, [pc, #-1089]!	; 34a3 <__Stack_Size+0x30a3>
    38e0:	42726573 	rsbsmi	r6, r2, #482344960	; 0x1cc00000
    38e4:	65666675 	strbvs	r6, [r6, #-1653]!	; 0x675
    38e8:	706f4372 	rsbvc	r4, pc, r2, ror r3	; <UNPREDICTABLE>
    38ec:	44700079 	ldrbtmi	r0, [r0], #-121	; 0x79
    38f0:	00637365 	rsbeq	r7, r3, r5, ror #6
    38f4:	5f544547 	svcpl	0x00544547
    38f8:	54415453 	strbpl	r5, [r1], #-1107	; 0x453
    38fc:	45005355 	strmi	r5, [r0, #-853]	; 0x355
    3900:	4f50444e 	svcmi	0x0050444e
    3904:	5f544e49 	svcpl	0x00544e49
    3908:	43534544 	cmpmi	r3, #285212672	; 0x11000000
    390c:	54504952 	ldrbpl	r4, [r0], #-2386	; 0x952
    3910:	5200524f 	andpl	r5, r0, #-268435452	; 0xf0000004
    3914:	6c757365 	ldclvs	3, cr7, [r5], #-404	; 0xfffffe6c
    3918:	61530074 	cmpvs	r3, r4, ror r0
    391c:	53526576 	cmppl	r2, #494927872	; 0x1d800000
    3920:	65746174 	ldrbvs	r6, [r4, #-372]!	; 0x174
    3924:	544e4900 	strbpl	r4, [lr], #-2304	; 0x900
    3928:	41465245 	cmpmi	r6, r5, asr #4
    392c:	445f4543 	ldrbmi	r4, [pc], #-1347	; 3934 <__Stack_Size+0x3534>
    3930:	52435345 	subpl	r5, r3, #335544321	; 0x14000001
    3934:	4f545049 	svcmi	0x00545049
    3938:	44700052 	ldrbtmi	r0, [r0], #-82	; 0x52
    393c:	47007665 	strmi	r7, [r0, -r5, ror #12]
    3940:	435f5445 	cmpmi	pc, #1157627904	; 0x45000000
    3944:	49464e4f 	stmdbmi	r6, {r0, r1, r2, r3, r6, r9, sl, fp, lr}^
    3948:	41525547 	cmpmi	r2, r7, asr #10
    394c:	4e4f4954 	mcrmi	9, 2, r4, cr15, cr4, {2}
    3950:	56454400 	strbpl	r4, [r5], -r0, lsl #8
    3954:	5f454349 	svcpl	0x00454349
    3958:	43534544 	cmpmi	r3, #285212672	; 0x11000000
    395c:	54504952 	ldrbpl	r4, [r0], #-2386	; 0x952
    3960:	5300524f 	movwpl	r5, #591	; 0x24f
    3964:	646e6174 	strbtvs	r6, [lr], #-372	; 0x174
    3968:	5f647261 	svcpl	0x00647261
    396c:	53746547 	cmnpl	r4, #297795584	; 0x11c00000
    3970:	75746174 	ldrbvc	r6, [r4, #-372]!	; 0x174
    3974:	61530073 	cmpvs	r3, r3, ror r0
    3978:	53546576 	cmppl	r4, #494927872	; 0x1d800000
    397c:	65746174 	ldrbvs	r6, [r4, #-372]!	; 0x174
    3980:	61745300 	cmnvs	r4, r0, lsl #6
    3984:	7261646e 	rsbvc	r6, r1, #1845493760	; 0x6e000000
    3988:	65535f64 	ldrbvs	r5, [r3, #-3940]	; 0xf64
    398c:	6e6f4374 	mcrvs	3, 3, r4, cr15, cr4, {3}
    3990:	75676966 	strbvc	r6, [r7, #-2406]!	; 0x966
    3994:	69746172 	ldmdbvs	r4!, {r1, r4, r5, r6, r8, sp, lr}^
    3998:	53006e6f 	movwpl	r6, #3695	; 0xe6f
    399c:	435f5445 	cmpmi	pc, #1157627904	; 0x45000000
    39a0:	49464e4f 	stmdbmi	r6, {r0, r1, r2, r3, r6, r9, sl, fp, lr}^
    39a4:	41525547 	cmpmi	r2, r7, asr #10
    39a8:	4e4f4954 	mcrmi	9, 2, r4, cr15, cr4, {2}
    39ac:	504f4e00 	subpl	r4, pc, r0, lsl #28
    39b0:	6f72505f 	svcvs	0x0072505f
    39b4:	73736563 	cmnvc	r3, #415236096	; 0x18c00000
    39b8:	55627000 	strbpl	r7, [r2, #-0]!
    39bc:	75427273 	strbvc	r7, [r2, #-627]	; 0x273
    39c0:	4e770066 	cdpmi	0, 7, cr0, cr7, cr6, {3}
    39c4:	65747942 	ldrbvs	r7, [r4, #-2370]!	; 0x942
    39c8:	65740073 	ldrbvs	r0, [r4, #-115]!	; 0x73
    39cc:	0031706d 	eorseq	r7, r1, sp, rrx
    39d0:	706d6574 	rsbvc	r6, sp, r4, ror r5
    39d4:	50770032 	rsbspl	r0, r7, r2, lsr r0
    39d8:	7542414d 	strbvc	r4, [r2, #-333]	; 0x14d
    39dc:	64644166 	strbtvs	r4, [r4], #-358	; 0x166
    39e0:	64700072 	ldrbtvs	r0, [r0], #-114	; 0x72
    39e4:	6c615677 	stclvs	6, cr5, [r1], #-476	; 0xfffffe24
    39e8:	62696c00 	rsbvs	r6, r9, #0
    39ec:	4253552f 	subsmi	r5, r3, #197132288	; 0xbc00000
    39f0:	62696c5f 	rsbvs	r6, r9, #24320	; 0x5f00
    39f4:	6372732f 	cmnvs	r2, #-1140850688	; 0xbc000000
    39f8:	6273752f 	rsbsvs	r7, r3, #197132288	; 0xbc00000
    39fc:	6d656d5f 	stclvs	13, cr6, [r5, #-380]!	; 0xfffffe84
    3a00:	4500632e 	strmi	r6, [r0, #-814]	; 0x32e
    3a04:	42445f50 	submi	r5, r4, #320	; 0x140
    3a08:	455f4655 	ldrbmi	r4, [pc, #-1621]	; 33bb <__Stack_Size+0x2fbb>
    3a0c:	62005252 	andvs	r5, r0, #536870917	; 0x20000005
    3a10:	706d6554 	rsbvc	r6, sp, r4, asr r5
    3a14:	676f5400 	strbvs	r5, [pc, -r0, lsl #8]!
    3a18:	44656c67 	strbtmi	r6, [r5], #-3175	; 0xc67
    3a1c:	5f474f54 	svcpl	0x00474f54
    3a20:	43005852 	movwmi	r5, #2130	; 0x852
    3a24:	7261656c 	rsbvc	r6, r1, #452984832	; 0x1b000000
    3a28:	6f445045 	svcvs	0x00445045
    3a2c:	656c6275 	strbvs	r6, [ip, #-629]!	; 0x275
    3a30:	66667542 	strbtvs	r7, [r6], -r2, asr #10
    3a34:	74654700 	strbtvc	r4, [r5], #-1792	; 0x700
    3a38:	42415442 	submi	r5, r1, #1107296256	; 0x42000000
    3a3c:	5300454c 	movwpl	r4, #1356	; 0x54c
    3a40:	53497465 	movtpl	r7, #37989	; 0x9465
    3a44:	53005254 	movwpl	r5, #596	; 0x254
    3a48:	50457465 	subpl	r7, r5, r5, ror #8
    3a4c:	72646441 	rsbvc	r6, r4, #1090519040	; 0x41000000
    3a50:	00737365 	rsbseq	r7, r3, r5, ror #6
    3a54:	70646e45 	rsbvc	r6, r4, r5, asr #28
    3a58:	746e696f 	strbtvc	r6, [lr], #-2415	; 0x96f
    3a5c:	4f54445f 	svcmi	0x0054445f
    3a60:	74535f47 	ldrbvc	r5, [r3], #-3911	; 0xf47
    3a64:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
    3a68:	50455f00 	subpl	r5, r5, r0, lsl #30
    3a6c:	5542445f 	strbpl	r4, [r2, #-1119]	; 0x45f
    3a70:	49445f46 	stmdbmi	r4, {r1, r2, r6, r8, r9, sl, fp, ip, lr}^
    3a74:	65530052 	ldrbvs	r0, [r3, #-82]	; 0x52
    3a78:	544e4374 	strbpl	r4, [lr], #-884	; 0x374
    3a7c:	65530052 	ldrbvs	r0, [r3, #-82]	; 0x52
    3a80:	44504574 	ldrbmi	r4, [r0], #-1396	; 0x574
    3a84:	75426c62 	strbvc	r6, [r2, #-3170]	; 0xc62
    3a88:	6f433166 	svcvs	0x00433166
    3a8c:	00746e75 	rsbseq	r6, r4, r5, ror lr
    3a90:	45746553 	ldrbmi	r6, [r4, #-1363]!	; 0x553
    3a94:	4f50444e 	svcmi	0x0050444e
    3a98:	00544e49 	subseq	r4, r4, r9, asr #28
    3a9c:	445f5045 	ldrbmi	r5, [pc], #-69	; 3aa4 <__Stack_Size+0x36a4>
    3aa0:	5f465542 	svcpl	0x00465542
    3aa4:	43004e49 	movwmi	r4, #3657	; 0xe49
    3aa8:	7261656c 	rsbvc	r6, r1, #452984832	; 0x1b000000
    3aac:	4b5f5045 	blmi	17d7bc8 <__Stack_Size+0x17d77c8>
    3ab0:	00444e49 	subeq	r4, r4, r9, asr #28
    3ab4:	61656c43 	cmnvs	r5, r3, asr #24
    3ab8:	5f504572 	svcpl	0x00504572
    3abc:	5f525443 	svcpl	0x00525443
    3ac0:	62005854 	andvs	r5, r0, #5505024	; 0x540000
    3ac4:	72646441 	rsbvc	r6, r4, #1090519040	; 0x41000000
    3ac8:	74654700 	strbtvc	r4, [r5], #-1792	; 0x700
    3acc:	52544e43 	subspl	r4, r4, #1072	; 0x430
    3ad0:	77647000 	strbvc	r7, [r4, -r0]!
    3ad4:	00676552 	rsbeq	r6, r7, r2, asr r5
    3ad8:	46746547 	ldrbtmi	r6, [r4], -r7, asr #10
    3adc:	7700524e 	strvc	r5, [r0, -lr, asr #4]
    3ae0:	65707954 	ldrbvs	r7, [r0, #-2388]!	; 0x954
    3ae4:	74654700 	strbtvc	r4, [r5], #-1792	; 0x700
    3ae8:	44444144 	strbmi	r4, [r4], #-324	; 0x144
    3aec:	65470052 	strbvs	r0, [r7, #-82]	; 0x52
    3af0:	44504574 	ldrbmi	r4, [r0], #-1396	; 0x574
    3af4:	75426c62 	strbvc	r6, [r2, #-3170]	; 0xc62
    3af8:	64413066 	strbvs	r3, [r1], #-102	; 0x66
    3afc:	47007264 	strmi	r7, [r0, -r4, ror #4]
    3b00:	50457465 	subpl	r7, r5, r5, ror #8
    3b04:	74537854 	ldrbvc	r7, [r3], #-2132	; 0x854
    3b08:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
    3b0c:	74655300 	strbtvc	r5, [r5], #-768	; 0x300
    3b10:	62445045 	subvs	r5, r4, #69	; 0x45
    3b14:	6675426c 	ldrbtvs	r4, [r5], -ip, ror #4
    3b18:	64644166 	strbtvs	r4, [r4], #-358	; 0x166
    3b1c:	65470072 	strbvs	r0, [r7, #-114]	; 0x72
    3b20:	44504574 	ldrbmi	r4, [r0], #-1396	; 0x574
    3b24:	75426c62 	strbvc	r6, [r2, #-3170]	; 0xc62
    3b28:	72694466 	rsbvc	r4, r9, #1711276032	; 0x66000000
    3b2c:	424e7700 	submi	r7, lr, #0
    3b30:	6b636f6c 	blvs	18df8e8 <__Stack_Size+0x18df4e8>
    3b34:	696c0073 	stmdbvs	ip!, {r0, r1, r4, r5, r6}^
    3b38:	53552f62 	cmppl	r5, #392	; 0x188
    3b3c:	696c5f42 	stmdbvs	ip!, {r1, r6, r8, r9, sl, fp, ip, lr}^
    3b40:	72732f62 	rsbsvc	r2, r3, #392	; 0x188
    3b44:	73752f63 	cmnvc	r5, #396	; 0x18c
    3b48:	65725f62 	ldrbvs	r5, [r2, #-3938]!	; 0xf62
    3b4c:	632e7367 	teqvs	lr, #-1677721599	; 0x9c000001
    3b50:	77537700 	ldrbvc	r7, [r3, -r0, lsl #14]
    3b54:	65470057 	strbvs	r0, [r7, #-87]	; 0x57
    3b58:	52504574 	subspl	r4, r0, #486539264	; 0x1d000000
    3b5c:	61745378 	cmnvs	r4, r8, ror r3
    3b60:	00737574 	rsbseq	r7, r3, r4, ror r5
    3b64:	45746553 	ldrbmi	r6, [r4, #-1363]!	; 0x553
    3b68:	6c624450 	cfstrdvs	mvd4, [r2], #-320	; 0xfffffec0
    3b6c:	30667542 	rsbcc	r7, r6, r2, asr #10
    3b70:	72646441 	rsbvc	r6, r4, #1090519040	; 0x41000000
    3b74:	74655300 	strbtvc	r5, [r5], #-768	; 0x300
    3b78:	44444144 	strbmi	r4, [r4], #-324	; 0x144
    3b7c:	45620052 	strbmi	r0, [r2, #-82]!	; 0x52
    3b80:	6d754e70 	ldclvs	14, cr4, [r5, #-448]!	; 0xfffffe40
    3b84:	656c4300 	strbvs	r4, [ip, #-768]!	; 0x300
    3b88:	50457261 	subpl	r7, r5, r1, ror #4
    3b8c:	5254435f 	subspl	r4, r4, #2080374785	; 0x7c000001
    3b90:	0058525f 	subseq	r5, r8, pc, asr r2
    3b94:	45746553 	ldrbmi	r6, [r4, #-1363]!	; 0x553
    3b98:	756f4350 	strbvc	r4, [pc, #-848]!	; 3850 <__Stack_Size+0x3450>
    3b9c:	7852746e 	ldmdavc	r2, {r1, r2, r3, r5, r6, sl, ip, sp, lr}^
    3ba0:	00676552 	rsbeq	r6, r7, r2, asr r5
    3ba4:	67676f54 			; <UNDEFINED> instruction: 0x67676f54
    3ba8:	5444656c 	strbpl	r6, [r4], #-1388	; 0x56c
    3bac:	545f474f 	ldrbpl	r4, [pc], #-1871	; 3bb4 <__Stack_Size+0x37b4>
    3bb0:	42770058 	rsbsmi	r0, r7, #88	; 0x58
    3bb4:	41306675 	teqmi	r0, r5, ror r6
    3bb8:	00726464 	rsbseq	r6, r2, r4, ror #8
    3bbc:	52746547 	rsbspl	r6, r4, #297795584	; 0x11c00000
    3bc0:	61745378 	cmnvs	r4, r8, ror r3
    3bc4:	74536c6c 	ldrbvc	r6, [r3], #-3180	; 0xc6c
    3bc8:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
    3bcc:	74654700 	strbtvc	r4, [r5], #-1792	; 0x700
    3bd0:	62445045 	subvs	r5, r4, #69	; 0x45
    3bd4:	6675426c 	ldrbtvs	r4, [r5], -ip, ror #4
    3bd8:	756f4330 	strbvc	r4, [pc, #-816]!	; 38b0 <__Stack_Size+0x34b0>
    3bdc:	5300746e 	movwpl	r7, #1134	; 0x46e
    3be0:	50457465 	subpl	r7, r5, r5, ror #8
    3be4:	426c6244 	rsbmi	r6, ip, #1073741828	; 0x40000004
    3be8:	43306675 	teqmi	r0, #122683392	; 0x7500000
    3bec:	746e756f 	strbtvc	r7, [lr], #-1391	; 0x56f
    3bf0:	74654700 	strbtvc	r4, [r5], #-1792	; 0x700
    3bf4:	74537854 	ldrbvc	r7, [r3], #-2132	; 0x854
    3bf8:	536c6c61 	cmnpl	ip, #24832	; 0x6100
    3bfc:	75746174 	ldrbvc	r6, [r4, #-372]!	; 0x174
    3c00:	50450073 	subpl	r0, r5, r3, ror r0
    3c04:	5542445f 	strbpl	r4, [r2, #-1119]	; 0x45f
    3c08:	554f5f46 	strbpl	r5, [pc, #-3910]	; 2cca <__Stack_Size+0x28ca>
    3c0c:	44620054 	strbtmi	r0, [r2], #-84	; 0x54
    3c10:	47007269 	strmi	r7, [r0, -r9, ror #4]
    3c14:	50457465 	subpl	r7, r5, r5, ror #8
    3c18:	426c6244 	rsbmi	r6, ip, #1073741828	; 0x40000004
    3c1c:	43316675 	teqmi	r1, #122683392	; 0x7500000
    3c20:	746e756f 	strbtvc	r7, [lr], #-1391	; 0x56f
    3c24:	74654700 	strbtvc	r4, [r5], #-1792	; 0x700
    3c28:	64415045 	strbvs	r5, [r1], #-69	; 0x45
    3c2c:	73657264 	cmnvc	r5, #1073741830	; 0x40000006
    3c30:	6f540073 	svcvs	0x00540073
    3c34:	64726f57 	ldrbtvs	r6, [r2], #-3927	; 0xf57
    3c38:	74655300 	strbtvc	r5, [r5], #-768	; 0x300
    3c3c:	6174535f 	cmnvs	r4, pc, asr r3
    3c40:	5f737574 	svcpl	0x00737574
    3c44:	0074754f 	rsbseq	r7, r4, pc, asr #10
    3c48:	64644177 	strbtvs	r4, [r4], #-375	; 0x177
    3c4c:	65470072 	strbvs	r0, [r7, #-114]	; 0x72
    3c50:	54534974 	ldrbpl	r4, [r3], #-2420	; 0x974
    3c54:	65470052 	strbvs	r0, [r7, #-82]	; 0x52
    3c58:	52504574 	subspl	r4, r0, #486539264	; 0x1d000000
    3c5c:	756f4378 	strbvc	r4, [pc, #-888]!	; 38ec <__Stack_Size+0x34ec>
    3c60:	4700746e 	strmi	r7, [r0, -lr, ror #8]
    3c64:	50457465 	subpl	r7, r5, r5, ror #8
    3c68:	426c6244 	rsbmi	r6, ip, #1073741828	; 0x40000004
    3c6c:	41316675 	teqmi	r1, r5, ror r6
    3c70:	00726464 	rsbseq	r6, r2, r4, ror #8
    3c74:	45746553 	ldrbmi	r6, [r4, #-1363]!	; 0x553
    3c78:	6c624450 	cfstrdvs	mvd4, [r2], #-320	; 0xfffffec0
    3c7c:	66667542 	strbtvs	r7, [r6], -r2, asr #10
    3c80:	6e756f43 	cdpvs	15, 7, cr6, cr5, cr3, {2}
    3c84:	65530074 	ldrbvs	r0, [r3, #-116]	; 0x74
    3c88:	756f4474 	strbvc	r4, [pc, #-1140]!	; 381c <__Stack_Size+0x341c>
    3c8c:	42656c42 	rsbmi	r6, r5, #16896	; 0x4200
    3c90:	45666675 	strbmi	r6, [r6, #-1653]!	; 0x675
    3c94:	61745350 	cmnvs	r4, r0, asr r3
    3c98:	77006c6c 	strvc	r6, [r0, -ip, ror #24]
    3c9c:	56676552 			; <UNDEFINED> instruction: 0x56676552
    3ca0:	65756c61 	ldrbvs	r6, [r5, #-3169]!	; 0xc61
    3ca4:	74654700 	strbtvc	r4, [r5], #-1792	; 0x700
    3ca8:	50444e45 	subpl	r4, r4, r5, asr #28
    3cac:	544e494f 	strbpl	r4, [lr], #-2383	; 0x94f
    3cb0:	74654700 	strbtvc	r4, [r5], #-1792	; 0x700
    3cb4:	78545045 	ldmdavc	r4, {r0, r2, r6, ip, lr}^
    3cb8:	6e756f43 	cdpvs	15, 7, cr6, cr5, cr3, {2}
    3cbc:	65530074 	ldrbvs	r0, [r3, #-116]	; 0x74
    3cc0:	44504574 	ldrbmi	r4, [r0], #-1396	; 0x574
    3cc4:	75426c62 	strbvc	r6, [r2, #-3170]	; 0xc62
    3cc8:	64413166 	strbvs	r3, [r1], #-358	; 0x166
    3ccc:	53007264 	movwpl	r7, #612	; 0x264
    3cd0:	50457465 	subpl	r7, r5, r5, ror #8
    3cd4:	4e494b5f 	vmovmi.8	d9[2], r4
    3cd8:	65530044 	ldrbvs	r0, [r3, #-68]	; 0x44
    3cdc:	44504574 	ldrbmi	r4, [r0], #-1396	; 0x574
    3ce0:	6c62756f 	cfstr64vs	mvdx7, [r2], #-444	; 0xfffffe44
    3ce4:	66754265 	ldrbtvs	r4, [r5], -r5, ror #4
    3ce8:	52770066 	rsbspl	r0, r7, #102	; 0x66
    3cec:	77007465 	strvc	r7, [r0, -r5, ror #8]
    3cf0:	31667542 	cmncc	r6, r2, asr #10
    3cf4:	72646441 	rsbvc	r6, r4, #1090519040	; 0x41000000
    3cf8:	65724600 	ldrbvs	r4, [r2, #-1536]!	; 0x600
    3cfc:	65735565 	ldrbvs	r5, [r3, #-1381]!	; 0x565
    3d00:	66754272 			; <UNDEFINED> instruction: 0x66754272
    3d04:	00726566 	rsbseq	r6, r2, r6, ror #10
    3d08:	45746547 	ldrbmi	r6, [r4, #-1351]!	; 0x547
    3d0c:	70795450 	rsbsvc	r5, r9, r0, asr r4
    3d10:	45620065 	strbmi	r0, [r2, #-101]!	; 0x65
    3d14:	64644170 	strbtvs	r4, [r4], #-368	; 0x170
    3d18:	61440072 	hvcvs	16386	; 0x4002
    3d1c:	654c6174 	strbvs	r6, [ip, #-372]	; 0x174
    3d20:	6874676e 	ldmdavs	r4!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}^
    3d24:	75427000 	strbvc	r7, [r2, #-0]
    3d28:	72656666 	rsbvc	r6, r5, #106954752	; 0x6600000
    3d2c:	6e696f50 	mcrvs	15, 3, r6, cr9, cr0, {2}
    3d30:	00726574 	rsbseq	r6, r2, r4, ror r5
    3d34:	2f62696c 	svccs	0x0062696c
    3d38:	5f425355 	svcpl	0x00425355
    3d3c:	2f62696c 	svccs	0x0062696c
    3d40:	2f637273 	svccs	0x00637273
    3d44:	5f627375 	svcpl	0x00627375
    3d48:	2e6c6973 	mcrcs	9, 3, r6, cr12, cr3, {3}
    3d4c:	54430063 	strbpl	r0, [r3], #-99	; 0x63
    3d50:	50485f52 	subpl	r5, r8, r2, asr pc
    3d54:	50457700 	subpl	r7, r5, r0, lsl #14
    3d58:	006c6156 	rsbeq	r6, ip, r6, asr r1
    3d5c:	2f62696c 	svccs	0x0062696c
    3d60:	5f425355 	svcpl	0x00425355
    3d64:	2f62696c 	svccs	0x0062696c
    3d68:	2f637273 	svccs	0x00637273
    3d6c:	5f627375 	svcpl	0x00627375
    3d70:	2e746e69 	cdpcs	14, 7, cr6, cr4, cr9, {3}
    3d74:	Address 0x0000000000003d74 is out of bounds.


Disassembly of section .debug_loc:

00000000 <.debug_loc>:
* Input          : None.
* Output         : None.
* Return         : None.
*******************************************************************************/
void CTR_HP(void)
{
       0:	080001d8 	stmdaeq	r0, {r3, r4, r6, r7, r8}
  u32 wEPVal = 0;

  while (((wIstr = _GetISTR()) & ISTR_CTR) != 0)
       4:	080001da 	stmdaeq	r0, {r1, r3, r4, r6, r7, r8}
       8:	007d0002 	rsbseq	r0, sp, r2
       c:	080001da 	stmdaeq	r0, {r1, r3, r4, r6, r7, r8}
  {
    _SetISTR((u16)CLR_CTR); /* clear CTR flag */
      10:	08000224 	stmdaeq	r0, {r2, r5, r9}
      14:	187d0002 	ldmdane	sp!, {r1}^
	...
    /* extract highest priority endpoint number */
    EPindex = (u8)(wIstr & ISTR_EP_ID);
    /* process related endpoint register */
    wEPVal = _GetENDPOINT(EPindex);
      28:	00500001 	subseq	r0, r0, r1
    if ((wEPVal & EP_CTR_RX) != 0)
      2c:	00000000 	andeq	r0, r0, r0
    {
      /* clear int flag */
      _ClearEP_CTR_RX(EPindex);
      30:	04000000 	streq	r0, [r0], #-0
      34:	5001f300 	andpl	pc, r1, r0, lsl #6
      38:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>

      /* call OUT service function */
      (*pEpInt_OUT[EPindex-1])();
      3c:	00000000 	andeq	r0, r0, r0

    } /* if((wEPVal & EP_CTR_RX) */
    else if ((wEPVal & EP_CTR_TX) != 0)
      40:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    {
      /* clear int flag */
      _ClearEP_CTR_TX(EPindex);
      4c:	01f30004 	mvnseq	r0, r4

      /* call IN service function */
      (*pEpInt_IN[EPindex-1])();
      50:	00009f50 	andeq	r9, r0, r0, asr pc
      54:	00000000 	andeq	r0, r0, r0
      58:	00010000 	andeq	r0, r1, r0
      5c:	00000050 	andeq	r0, r0, r0, asr r0
      60:	00000000 	andeq	r0, r0, r0
      64:	70000300 	andvc	r0, r0, r0, lsl #6
      68:	00009f7f 	andeq	r9, r0, pc, ror pc
      6c:	00000000 	andeq	r0, r0, r0
      70:	00040000 	andeq	r0, r4, r0
      74:	9f5001f3 	svcls	0x005001f3
	...
      88:	00510001 	subseq	r0, r1, r1
      8c:	00000000 	andeq	r0, r0, r0
      90:	04000000 	streq	r0, [r0], #-0
      94:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
      98:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
      9c:	00000000 	andeq	r0, r0, r0
      a0:	51000100 	mrspl	r0, (UNDEF: 16)
	...
      b4:	00500001 	subseq	r0, r0, r1
      b8:	00000000 	andeq	r0, r0, r0
      bc:	04000000 	streq	r0, [r0], #-0
      c0:	5001f300 	andpl	pc, r1, r0, lsl #6
      c4:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
      c8:	00000000 	andeq	r0, r0, r0
      cc:	50000100 	andpl	r0, r0, r0, lsl #2
	...
      d8:	01f30004 	mvnseq	r0, r4
      dc:	00009f50 	andeq	r9, r0, r0, asr pc
      e0:	00000000 	andeq	r0, r0, r0
      e4:	02240000 	eoreq	r0, r4, #0
      e8:	02260800 	eoreq	r0, r6, #0
      ec:	00020800 	andeq	r0, r2, r0, lsl #16
      f0:	0226007d 	eoreq	r0, r6, #125	; 0x7d
      f4:	024c0800 	subeq	r0, ip, #0
      f8:	00020800 	andeq	r0, r2, r0, lsl #16
      fc:	0000087d 	andeq	r0, r0, sp, ror r8
     100:	00000000 	andeq	r0, r0, r0
     104:	02240000 	eoreq	r0, r4, #0
     108:	022c0800 	eoreq	r0, ip, #0
     10c:	00010800 	andeq	r0, r1, r0, lsl #16
     110:	00022c50 	andeq	r2, r2, r0, asr ip
     114:	00024c08 	andeq	r4, r2, r8, lsl #24
     118:	f3000408 	vshl.u8	d0, d8, d0
     11c:	009f5001 	addseq	r5, pc, r1
	...
     12c:	02000000 	andeq	r0, r0, #0
     130:	00007d00 	andeq	r7, r0, r0, lsl #26
     134:	00000000 	andeq	r0, r0, r0
     138:	02000000 	andeq	r0, r0, #0
     13c:	00107d00 	andseq	r7, r0, r0, lsl #26
	...
     14c:	01000000 	mrseq	r0, (UNDEF: 0)
     150:	00005000 	andeq	r5, r0, r0
     154:	00000000 	andeq	r0, r0, r0
     158:	00040000 	andeq	r0, r4, r0
     15c:	9f5001f3 	svcls	0x005001f3
	...
     168:	00510001 	subseq	r0, r1, r1
     16c:	00000000 	andeq	r0, r0, r0
     170:	01000000 	mrseq	r0, (UNDEF: 0)
     174:	00005500 	andeq	r5, r0, r0, lsl #10
     178:	00000000 	andeq	r0, r0, r0
     17c:	00090000 	andeq	r0, r9, r0
     180:	f6090074 			; <UNDEFINED> instruction: 0xf6090074
     184:	2200751e 	andcs	r7, r0, #125829120	; 0x7800000
     188:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     18c:	00000000 	andeq	r0, r0, r0
     190:	74000900 	strvc	r0, [r0], #-2304	; 0x900
     194:	1ef60900 	cdpne	9, 15, cr0, cr6, cr0, {0}
     198:	9f225075 	svcls	0x00225075
	...
     1ac:	00550001 	subseq	r0, r5, r1
     1b0:	00000000 	andeq	r0, r0, r0
     1b4:	0c000000 	stceq	0, cr0, [r0], {-0}
     1b8:	f7007400 			; <UNDEFINED> instruction: 0xf7007400
     1bc:	f7640829 			; <UNDEFINED> instruction: 0xf7640829
     1c0:	00f71b29 	rscseq	r1, r7, r9, lsr #22
     1c4:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     1c8:	00000000 	andeq	r0, r0, r0
     1cc:	54000100 	strpl	r0, [r0], #-256	; 0x100
	...
     1d8:	0800024c 	stmdaeq	r0, {r2, r3, r6, r9}
     1dc:	0800024e 	stmdaeq	r0, {r1, r2, r3, r6, r9}
     1e0:	007d0002 	rsbseq	r0, sp, r2
     1e4:	0800024e 	stmdaeq	r0, {r1, r2, r3, r6, r9}
     1e8:	0800025e 	stmdaeq	r0, {r1, r2, r3, r4, r6, r9}
     1ec:	087d0002 	ldmdaeq	sp!, {r1}^
	...
     1f8:	0800024c 	stmdaeq	r0, {r2, r3, r6, r9}
     1fc:	08000250 	stmdaeq	r0, {r4, r6, r9}
     200:	50500001 	subspl	r0, r0, r1
     204:	5e080002 	cdppl	0, 0, cr0, cr8, cr2, {0}
     208:	04080002 	streq	r0, [r8], #-2
     20c:	5001f300 	andpl	pc, r1, r0, lsl #6
     210:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     214:	00000000 	andeq	r0, r0, r0
     218:	00024c00 	andeq	r4, r2, r0, lsl #24
     21c:	00025008 	andeq	r5, r2, r8
     220:	30000208 	andcc	r0, r0, r8, lsl #4
     224:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     228:	00000000 	andeq	r0, r0, r0
     22c:	00025e00 	andeq	r5, r2, r0, lsl #28
     230:	00026408 	andeq	r6, r2, r8, lsl #8
     234:	7d000208 	sfmvc	f0, 4, [r0, #-32]	; 0xffffffe0
     238:	00026400 	andeq	r6, r2, r0, lsl #8
     23c:	00028e08 	andeq	r8, r2, r8, lsl #28
     240:	7d000208 	sfmvc	f0, 4, [r0, #-32]	; 0xffffffe0
     244:	00000008 	andeq	r0, r0, r8
     248:	00000000 	andeq	r0, r0, r0
     24c:	00025e00 	andeq	r5, r2, r0, lsl #28
     250:	00026a08 	andeq	r6, r2, r8, lsl #20
     254:	50000108 	andpl	r0, r0, r8, lsl #2
     258:	0800026a 	stmdaeq	r0, {r1, r3, r5, r6, r9}
     25c:	0800028e 	stmdaeq	r0, {r1, r2, r3, r7, r9}
     260:	01f30004 	mvnseq	r0, r4
     264:	00009f50 	andeq	r9, r0, r0, asr pc
     268:	00000000 	andeq	r0, r0, r0
     26c:	026a0000 	rsbeq	r0, sl, #0
     270:	02750800 	rsbseq	r0, r5, #0
     274:	00010800 	andeq	r0, r1, r0, lsl #16
     278:	00027550 	andeq	r7, r2, r0, asr r5
     27c:	00027a08 	andeq	r7, r2, r8, lsl #20
     280:	74002508 	strvc	r2, [r0], #-1288	; 0x508
     284:	24fc0900 	ldrbtcs	r0, [ip], #2304	; 0x900
     288:	00743723 	rsbseq	r3, r4, r3, lsr #14
     28c:	2324fc09 	msrcs	CPSR_s, #2304	; 0x900
     290:	09007430 	stmdbeq	r0, {r4, r5, sl, ip, sp, lr}
     294:	302324fc 	strdcc	r2, [r3], -ip	; <UNPREDICTABLE>
     298:	22244b40 	eorcs	r4, r4, #65536	; 0x10000
     29c:	0000390c 	andeq	r3, r0, ip, lsl #18
     2a0:	01282b80 	smlawbeq	r8, r0, fp, r2
     2a4:	9f131600 	svcls	0x00131600
     2a8:	0800027e 	stmdaeq	r0, {r1, r2, r3, r4, r5, r6, r9}
     2ac:	0800028d 	stmdaeq	r0, {r0, r2, r3, r7, r9}
     2b0:	8d500001 	ldclhi	0, cr0, [r0, #-4]
     2b4:	8e080002 	cdphi	0, 0, cr0, cr8, cr2, {0}
     2b8:	16080002 	strne	r0, [r8], -r2
     2bc:	74377400 	ldrtvc	r7, [r7], #-1024	; 0x400
     2c0:	40307430 	eorsmi	r7, r0, r0, lsr r4
     2c4:	0c22244b 	cfstrseq	mvf2, [r2], #-300	; 0xfffffed4
     2c8:	80000039 	andhi	r0, r0, r9, lsr r0
     2cc:	0001282b 	andeq	r2, r1, fp, lsr #16
     2d0:	009f1316 	addseq	r1, pc, r6, lsl r3	; <UNPREDICTABLE>
     2d4:	00000000 	andeq	r0, r0, r0
     2d8:	8e000000 	cdphi	0, 0, cr0, cr0, cr0, {0}
     2dc:	90080002 	andls	r0, r8, r2
     2e0:	02080002 	andeq	r0, r8, #2
     2e4:	90007d00 	andls	r7, r0, r0, lsl #26
     2e8:	a2080002 	andge	r0, r8, #2
     2ec:	02080002 	andeq	r0, r8, #2
     2f0:	00087d00 	andeq	r7, r8, r0, lsl #26
     2f4:	00000000 	andeq	r0, r0, r0
     2f8:	8e000000 	cdphi	0, 0, cr0, cr0, cr0, {0}
     2fc:	94080002 	strls	r0, [r8], #-2
     300:	01080002 	tsteq	r8, r2
     304:	02945000 	addseq	r5, r4, #0
     308:	02a20800 	adceq	r0, r2, #0
     30c:	00040800 	andeq	r0, r4, r0, lsl #16
     310:	9f5001f3 	svcls	0x005001f3
	...
     31c:	080002a2 	stmdaeq	r0, {r1, r5, r7, r9}
     320:	080002a4 	stmdaeq	r0, {r2, r5, r7, r9}
     324:	007d0002 	rsbseq	r0, sp, r2
     328:	080002a4 	stmdaeq	r0, {r2, r5, r7, r9}
     32c:	080002b6 	stmdaeq	r0, {r1, r2, r4, r5, r7, r9}
     330:	087d0002 	ldmdaeq	sp!, {r1}^
	...
     33c:	080002a2 	stmdaeq	r0, {r1, r5, r7, r9}
     340:	080002a8 	stmdaeq	r0, {r3, r5, r7, r9}
     344:	a8500001 	ldmdage	r0, {r0}^
     348:	b6080002 	strlt	r0, [r8], -r2
     34c:	01080002 	tsteq	r8, r2
     350:	00005400 	andeq	r5, r0, r0, lsl #8
	...
     360:	00020000 	andeq	r0, r2, r0
     364:	0000007d 	andeq	r0, r0, sp, ror r0
     368:	00000000 	andeq	r0, r0, r0
     36c:	00020000 	andeq	r0, r2, r0
     370:	0000107d 	andeq	r1, r0, sp, ror r0
	...
     380:	00010000 	andeq	r0, r1, r0
     384:	00000050 	andeq	r0, r0, r0, asr r0
     388:	00000000 	andeq	r0, r0, r0
     38c:	f3000400 	vshl.u8	d0, d0, d0
     390:	009f5001 	addseq	r5, pc, r1
     394:	00000000 	andeq	r0, r0, r0
     398:	01000000 	mrseq	r0, (UNDEF: 0)
     39c:	00005100 	andeq	r5, r0, r0, lsl #2
     3a0:	00000000 	andeq	r0, r0, r0
     3a4:	00010000 	andeq	r0, r1, r0
     3a8:	00000055 	andeq	r0, r0, r5, asr r0
     3ac:	00000000 	andeq	r0, r0, r0
     3b0:	74000900 	strvc	r0, [r0], #-2304	; 0x900
     3b4:	1ef60900 	cdpne	9, 15, cr0, cr6, cr0, {0}
     3b8:	9f220075 	svcls	0x00220075
	...
     3c4:	00740009 	rsbseq	r0, r4, r9
     3c8:	751ef609 	ldrvc	pc, [lr, #-1545]	; 0x609
     3cc:	009f2250 	addseq	r2, pc, r0, asr r2	; <UNPREDICTABLE>
	...
     3dc:	01000000 	mrseq	r0, (UNDEF: 0)
     3e0:	00005500 	andeq	r5, r0, r0, lsl #10
     3e4:	00000000 	andeq	r0, r0, r0
     3e8:	000c0000 	andeq	r0, ip, r0
     3ec:	29f70074 	ldmibcs	r7!, {r2, r4, r5, r6}^
     3f0:	29f76408 	ldmibcs	r7!, {r3, sl, sp, lr}^
     3f4:	9f00f71b 	svcls	0x0000f71b
	...
     400:	00540001 	subseq	r0, r4, r1
     404:	00000000 	andeq	r0, r0, r0
     408:	b6000000 	strlt	r0, [r0], -r0
     40c:	b8080002 	stmdalt	r8, {r1}
     410:	02080002 	andeq	r0, r8, #2
     414:	b8007d00 	stmdalt	r0, {r8, sl, fp, ip, sp, lr}
     418:	c8080002 	stmdagt	r8, {r1}
     41c:	02080002 	andeq	r0, r8, #2
     420:	00087d00 	andeq	r7, r8, r0, lsl #26
     424:	00000000 	andeq	r0, r0, r0
     428:	b6000000 	strlt	r0, [r0], -r0
     42c:	ba080002 	blt	20043c <__Stack_Size+0x20003c>
     430:	01080002 	tsteq	r8, r2
     434:	02ba5000 	adcseq	r5, sl, #0
     438:	02c80800 	sbceq	r0, r8, #0
     43c:	00040800 	andeq	r0, r4, r0, lsl #16
     440:	9f5001f3 	svcls	0x005001f3
	...
     44c:	080002b6 	stmdaeq	r0, {r1, r2, r4, r5, r7, r9}
     450:	080002ba 	stmdaeq	r0, {r1, r3, r4, r5, r7, r9}
     454:	9f300002 	svcls	0x00300002
	...
     468:	007d0002 	rsbseq	r0, sp, r2
	...
     474:	087d0002 	ldmdaeq	sp!, {r1}^
	...
     488:	00500001 	subseq	r0, r0, r1
     48c:	00000000 	andeq	r0, r0, r0
     490:	04000000 	streq	r0, [r0], #-0
     494:	5001f300 	andpl	pc, r1, r0, lsl #6
     498:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
     4a8:	50000100 	andpl	r0, r0, r0, lsl #2
	...
     4b4:	00740025 	rsbseq	r0, r4, r5, lsr #32
     4b8:	2324fc09 	msrcs	CPSR_s, #2304	; 0x900
     4bc:	09007437 	stmdbeq	r0, {r0, r1, r2, r4, r5, sl, ip, sp, lr}
     4c0:	302324fc 	strdcc	r2, [r3], -ip	; <UNPREDICTABLE>
     4c4:	fc090074 	stc2	0, cr0, [r9], {116}	; 0x74
     4c8:	40302324 	eorsmi	r2, r0, r4, lsr #6
     4cc:	0c22244b 	cfstrseq	mvf2, [r2], #-300	; 0xfffffed4
     4d0:	80000039 	andhi	r0, r0, r9, lsr r0
     4d4:	0001282b 	andeq	r2, r1, fp, lsr #16
     4d8:	009f1316 	addseq	r1, pc, r6, lsl r3	; <UNPREDICTABLE>
     4dc:	00000000 	andeq	r0, r0, r0
     4e0:	01000000 	mrseq	r0, (UNDEF: 0)
     4e4:	00005000 	andeq	r5, r0, r0
     4e8:	00000000 	andeq	r0, r0, r0
     4ec:	00160000 	andseq	r0, r6, r0
     4f0:	30743774 	rsbscc	r3, r4, r4, ror r7
     4f4:	4b403074 	blmi	100c6cc <__Stack_Size+0x100c2cc>
     4f8:	390c2224 	stmdbcc	ip, {r2, r5, r9, sp}
     4fc:	2b800000 	blcs	fe000504 <SCS_BASE+0x1dff2504>
     500:	16000128 	strne	r0, [r0], -r8, lsr #2
     504:	00009f13 	andeq	r9, r0, r3, lsl pc
	...
     514:	00020000 	andeq	r0, r2, r0
     518:	0000007d 	andeq	r0, r0, sp, ror r0
     51c:	00000000 	andeq	r0, r0, r0
     520:	00020000 	andeq	r0, r2, r0
     524:	0000087d 	andeq	r0, r0, sp, ror r8
	...
     534:	00010000 	andeq	r0, r1, r0
     538:	00000050 	andeq	r0, r0, r0, asr r0
     53c:	00000000 	andeq	r0, r0, r0
     540:	f3000400 	vshl.u8	d0, d0, d0
     544:	009f5001 	addseq	r5, pc, r1
	...
     554:	02000000 	andeq	r0, r0, #0
     558:	00007d00 	andeq	r7, r0, r0, lsl #26
     55c:	00000000 	andeq	r0, r0, r0
     560:	02000000 	andeq	r0, r0, #0
     564:	00087d00 	andeq	r7, r8, r0, lsl #26
	...
     574:	01000000 	mrseq	r0, (UNDEF: 0)
     578:	00005000 	andeq	r5, r0, r0
     57c:	00000000 	andeq	r0, r0, r0
     580:	00010000 	andeq	r0, r1, r0
     584:	00000054 	andeq	r0, r0, r4, asr r0
     588:	00000000 	andeq	r0, r0, r0
     58c:	0002c800 	andeq	ip, r2, r0, lsl #16
     590:	0002ca08 	andeq	ip, r2, r8, lsl #20
     594:	7d000208 	sfmvc	f0, 4, [r0, #-32]	; 0xffffffe0
     598:	0002ca00 	andeq	ip, r2, r0, lsl #20
     59c:	0002f408 	andeq	pc, r2, r8, lsl #8
     5a0:	7d000208 	sfmvc	f0, 4, [r0, #-32]	; 0xffffffe0
     5a4:	00000008 	andeq	r0, r0, r8
     5a8:	00000000 	andeq	r0, r0, r0
     5ac:	0002c800 	andeq	ip, r2, r0, lsl #16
     5b0:	0002ce08 	andeq	ip, r2, r8, lsl #28
     5b4:	50000108 	andpl	r0, r0, r8, lsl #2
     5b8:	080002ce 	stmdaeq	r0, {r1, r2, r3, r6, r7, r9}
     5bc:	080002d6 	stmdaeq	r0, {r1, r2, r4, r6, r7, r9}
     5c0:	d6540001 	ldrble	r0, [r4], -r1
     5c4:	e3080002 	movw	r0, #32770	; 0x8002
     5c8:	05080002 	streq	r0, [r8, #-2]
     5cc:	01380300 	teqeq	r8, r0, lsl #6
     5d0:	02e32000 	rsceq	r2, r3, #0
     5d4:	02f40800 	rscseq	r0, r4, #0
     5d8:	00040800 	andeq	r0, r4, r0, lsl #16
     5dc:	9f5001f3 	svcls	0x005001f3
	...
     5e8:	080002f4 	stmdaeq	r0, {r2, r4, r5, r6, r7, r9}
     5ec:	080002f6 	stmdaeq	r0, {r1, r2, r4, r5, r6, r7, r9}
     5f0:	007d0002 	rsbseq	r0, sp, r2
     5f4:	080002f6 	stmdaeq	r0, {r1, r2, r4, r5, r6, r7, r9}
     5f8:	08000328 	stmdaeq	r0, {r3, r5, r8, r9}
     5fc:	0c7d0002 	ldcleq	0, cr0, [sp], #-8
	...
     608:	080002f4 	stmdaeq	r0, {r2, r4, r5, r6, r7, r9}
     60c:	080002fa 	stmdaeq	r0, {r1, r3, r4, r5, r6, r7, r9}
     610:	fa500001 	blx	140061c <__Stack_Size+0x140021c>
     614:	28080002 	stmdacs	r8, {r1}
     618:	01080003 	tsteq	r8, r3
     61c:	00005400 	andeq	r5, r0, r0, lsl #8
     620:	00000000 	andeq	r0, r0, r0
     624:	02f40000 	rscseq	r0, r4, #0
     628:	02fa0800 	rscseq	r0, sl, #0
     62c:	00020800 	andeq	r0, r2, r0, lsl #16
     630:	00009f30 	andeq	r9, r0, r0, lsr pc
     634:	00000000 	andeq	r0, r0, r0
     638:	03280000 	teqeq	r8, #0
     63c:	032a0800 	teqeq	sl, #0
     640:	00020800 	andeq	r0, r2, r0, lsl #16
     644:	032a007d 	teqeq	sl, #125	; 0x7d
     648:	03420800 	movteq	r0, #10240	; 0x2800
     64c:	00020800 	andeq	r0, r2, r0, lsl #16
     650:	0000087d 	andeq	r0, r0, sp, ror r8
     654:	00000000 	andeq	r0, r0, r0
     658:	03280000 	teqeq	r8, #0
     65c:	03400800 	movteq	r0, #2048	; 0x800
     660:	00010800 	andeq	r0, r1, r0, lsl #16
     664:	00034050 	andeq	r4, r3, r0, asr r0
     668:	00034208 	andeq	r4, r3, r8, lsl #4
     66c:	f3000408 	vshl.u8	d0, d8, d0
     670:	009f5001 	addseq	r5, pc, r1
     674:	00000000 	andeq	r0, r0, r0
     678:	28000000 	stmdacs	r0, {}	; <UNPREDICTABLE>
     67c:	2c080003 	stccs	0, cr0, [r8], {3}
     680:	02080003 	andeq	r0, r8, #3
     684:	009f3000 	addseq	r3, pc, r0
     688:	00000000 	andeq	r0, r0, r0
     68c:	44000000 	strmi	r0, [r0], #-0
     690:	46080003 	strmi	r0, [r8], -r3
     694:	02080003 	andeq	r0, r8, #3
     698:	46007d00 	strmi	r7, [r0], -r0, lsl #26
     69c:	48080003 	stmdami	r8, {r0, r1}
     6a0:	02080003 	andeq	r0, r8, #3
     6a4:	480c7d00 	stmdami	ip, {r8, sl, fp, ip, sp, lr}
     6a8:	fc080003 	stc2	0, cr0, [r8], {3}
     6ac:	02080003 	andeq	r0, r8, #3
     6b0:	00207d00 	eoreq	r7, r0, r0, lsl #26
     6b4:	00000000 	andeq	r0, r0, r0
     6b8:	44000000 	strmi	r0, [r0], #-0
     6bc:	4c080003 	stcmi	0, cr0, [r8], {3}
     6c0:	01080003 	tsteq	r8, r3
     6c4:	034c5000 	movteq	r5, #49152	; 0xc000
     6c8:	03fc0800 	mvnseq	r0, #0
     6cc:	00040800 	andeq	r0, r4, r0, lsl #16
     6d0:	9f5001f3 	svcls	0x005001f3
	...
     6dc:	08000344 	stmdaeq	r0, {r2, r6, r8, r9}
     6e0:	08000351 	stmdaeq	r0, {r0, r4, r6, r8, r9}
     6e4:	51510001 	cmppl	r1, r1
     6e8:	fc080003 	stc2	0, cr0, [r8], {3}
     6ec:	01080003 	tsteq	r8, r3
     6f0:	00005500 	andeq	r5, r0, r0, lsl #10
     6f4:	00000000 	andeq	r0, r0, r0
     6f8:	03fc0000 	mvnseq	r0, #0
     6fc:	04000800 	streq	r0, [r0], #-2048	; 0x800
     700:	00020800 	andeq	r0, r2, r0, lsl #16
     704:	0400007d 	streq	r0, [r0], #-125	; 0x7d
     708:	04040800 	streq	r0, [r4], #-2048	; 0x800
     70c:	00020800 	andeq	r0, r2, r0, lsl #16
     710:	0404187d 	streq	r1, [r4], #-2173	; 0x87d
     714:	07cc0800 	strbeq	r0, [ip, r0, lsl #16]
     718:	00020800 	andeq	r0, r2, r0, lsl #16
     71c:	0000387d 	andeq	r3, r0, sp, ror r8
     720:	00000000 	andeq	r0, r0, r0
     724:	03fc0000 	mvnseq	r0, #0
     728:	042e0800 	strteq	r0, [lr], #-2048	; 0x800
     72c:	00020800 	andeq	r0, r2, r0, lsl #16
     730:	06269f30 	qasxeq	r9, r6, r0
     734:	075a0800 	ldrbeq	r0, [sl, -r0, lsl #16]
     738:	00010800 	andeq	r0, r1, r0, lsl #16
     73c:	00078455 	andeq	r8, r7, r5, asr r4
     740:	0007cc08 	andeq	ip, r7, r8, lsl #24
     744:	55000108 	strpl	r0, [r0, #-264]	; 0x108
	...
     750:	080003fc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, r8, r9}
     754:	08000404 	stmdaeq	r0, {r2, sl}
     758:	9f300002 	svcls	0x00300002
     75c:	0800040c 	stmdaeq	r0, {r2, r3, sl}
     760:	08000417 	stmdaeq	r0, {r0, r1, r2, r4, sl}
     764:	5c530001 	mrrcpl	0, 0, r0, r3, cr1
     768:	7e080004 	cdpvc	0, 0, cr0, cr8, cr4, {0}
     76c:	01080004 	tsteq	r8, r4
     770:	069c5100 	ldreq	r5, [ip], r0, lsl #2
     774:	069e0800 	ldreq	r0, [lr], r0, lsl #16
     778:	00020800 	andeq	r0, r2, r0, lsl #16
     77c:	069e9f30 			; <UNDEFINED> instruction: 0x069e9f30
     780:	07220800 	streq	r0, [r2, -r0, lsl #16]!
     784:	00010800 	andeq	r0, r1, r0, lsl #16
     788:	00077254 	andeq	r7, r7, r4, asr r2
     78c:	00078008 	andeq	r8, r7, r8
     790:	51000108 	tstpl	r0, r8, lsl #2
     794:	08000792 	stmdaeq	r0, {r1, r4, r7, r8, r9, sl}
     798:	080007cc 	stmdaeq	r0, {r2, r3, r6, r7, r8, r9, sl}
     79c:	00530001 	subseq	r0, r3, r1
     7a0:	00000000 	andeq	r0, r0, r0
     7a4:	10000000 	andne	r0, r0, r0
     7a8:	2e080004 	cdpcs	0, 0, cr0, cr8, cr4, {0}
     7ac:	02080004 	andeq	r0, r8, #4
     7b0:	849f3000 	ldrhi	r3, [pc], #0	; 7b8 <__Stack_Size+0x3b8>
     7b4:	cc080007 	stcgt	0, cr0, [r8], {7}
     7b8:	01080007 	tsteq	r8, r7
     7bc:	00005700 	andeq	r5, r0, r0, lsl #14
     7c0:	00000000 	andeq	r0, r0, r0
     7c4:	048a0000 	streq	r0, [sl], #0
     7c8:	04c40800 	strbeq	r0, [r4], #2048	; 0x800
     7cc:	00020800 	andeq	r0, r2, r0, lsl #16
     7d0:	04c49f30 	strbeq	r9, [r4], #3888	; 0xf30
     7d4:	04ea0800 	strbteq	r0, [sl], #2048	; 0x800
     7d8:	00010800 	andeq	r0, r1, r0, lsl #16
     7dc:	0004ea56 	andeq	lr, r4, r6, asr sl
     7e0:	0004fe08 	andeq	pc, r4, r8, lsl #28
     7e4:	76000308 	strvc	r0, [r0], -r8, lsl #6
     7e8:	04fe9f7f 	ldrbteq	r9, [lr], #3967	; 0xf7f
     7ec:	05400800 	strbeq	r0, [r0, #-2048]	; 0x800
     7f0:	00010800 	andeq	r0, r1, r0, lsl #16
     7f4:	00000056 	andeq	r0, r0, r6, asr r0
     7f8:	00000000 	andeq	r0, r0, r0
     7fc:	00042e00 	andeq	r2, r4, r0, lsl #28
     800:	0004bc08 	andeq	fp, r4, r8, lsl #24
     804:	91000208 	tstls	r0, r8, lsl #4
     808:	0004c050 	andeq	ip, r4, r0, asr r0
     80c:	0004c308 	andeq	ip, r4, r8, lsl #6
     810:	52000108 	andpl	r0, r0, #2
     814:	080004c3 	stmdaeq	r0, {r0, r1, r6, r7, sl}
     818:	080007cc 	stmdaeq	r0, {r2, r3, r6, r7, r8, r9, sl}
     81c:	50910002 	addspl	r0, r1, r2
	...
     828:	0800042e 	stmdaeq	r0, {r1, r2, r3, r5, sl}
     82c:	08000434 	stmdaeq	r0, {r2, r4, r5, sl}
     830:	9c540001 	mrrcls	0, 0, r0, r4, cr1
     834:	ce080004 	cdpgt	0, 0, cr0, cr8, cr4, {0}
     838:	02080004 	andeq	r0, r8, #4
     83c:	ce4e9100 	sqtgte	f1, f0
     840:	e8080004 	stmda	r8, {r2}
     844:	01080004 	tsteq	r8, r4
     848:	04f45100 	ldrbteq	r5, [r4], #256	; 0x100
     84c:	05000800 	streq	r0, [r0, #-2048]	; 0x800
     850:	00020800 	andeq	r0, r2, r0, lsl #16
     854:	05004e91 	streq	r4, [r0, #-3729]	; 0xe91
     858:	05040800 	streq	r0, [r4, #-2048]	; 0x800
     85c:	00010800 	andeq	r0, r1, r0, lsl #16
     860:	00050451 	andeq	r0, r5, r1, asr r4
     864:	00053e08 	andeq	r3, r5, r8, lsl #28
     868:	54000108 	strpl	r0, [r0], #-264	; 0x108
	...
     874:	0800042e 	stmdaeq	r0, {r1, r2, r3, r5, sl}
     878:	080004a6 	stmdaeq	r0, {r1, r2, r5, r7, sl}
     87c:	54910002 	ldrpl	r0, [r1], #2
     880:	080004a6 	stmdaeq	r0, {r1, r2, r5, r7, sl}
     884:	080004af 	stmdaeq	r0, {r0, r1, r2, r3, r5, r7, sl}
     888:	af520001 	svcge	0x00520001
     88c:	cc080004 	stcgt	0, cr0, [r8], {4}
     890:	02080007 	andeq	r0, r8, #7
     894:	00549100 	subseq	r9, r4, r0, lsl #2
     898:	00000000 	andeq	r0, r0, r0
     89c:	a4000000 	strge	r0, [r0], #-0
     8a0:	a7080005 	strge	r0, [r8, -r5]
     8a4:	02080005 	andeq	r0, r8, #5
     8a8:	a7007300 	strge	r7, [r0, -r0, lsl #6]
     8ac:	b2080005 	andlt	r0, r8, #5
     8b0:	01080005 	tsteq	r8, r5
     8b4:	00005600 	andeq	r5, r0, r0, lsl #12
     8b8:	00000000 	andeq	r0, r0, r0
     8bc:	05a00000 	streq	r0, [r0, #0]!
     8c0:	05a20800 	streq	r0, [r2, #2048]!	; 0x800
     8c4:	00050800 	andeq	r0, r5, r0, lsl #16
     8c8:	0030040c 	eorseq	r0, r0, ip, lsl #8
     8cc:	0005a208 	andeq	sl, r5, r8, lsl #4
     8d0:	0005a708 	andeq	sl, r5, r8, lsl #14
     8d4:	73000208 	movwvc	r0, #520	; 0x208
     8d8:	0005a700 	andeq	sl, r5, r0, lsl #14
     8dc:	0005b208 	andeq	fp, r5, r8, lsl #4
     8e0:	56000108 	strpl	r0, [r0], -r8, lsl #2
	...
     8ec:	0800062a 	stmdaeq	r0, {r1, r3, r5, r9, sl}
     8f0:	08000636 	stmdaeq	r0, {r1, r2, r4, r5, r9, sl}
     8f4:	9f300002 	svcls	0x00300002
	...
     900:	0800062a 	stmdaeq	r0, {r1, r3, r5, r9, sl}
     904:	08000636 	stmdaeq	r0, {r1, r2, r4, r5, r9, sl}
     908:	00750006 	rsbseq	r0, r5, r6
     90c:	9f1aff08 	svcls	0x001aff08
	...
     918:	080007cc 	stmdaeq	r0, {r2, r3, r6, r7, r8, r9, sl}
     91c:	080007ce 	stmdaeq	r0, {r1, r2, r3, r6, r7, r8, r9, sl}
     920:	007d0002 	rsbseq	r0, sp, r2
     924:	080007ce 	stmdaeq	r0, {r1, r2, r3, r6, r7, r8, r9, sl}
     928:	08000858 	stmdaeq	r0, {r3, r4, r6, fp}
     92c:	087d0002 	ldmdaeq	sp!, {r1}^
	...
     938:	08000858 	stmdaeq	r0, {r3, r4, r6, fp}
     93c:	0800085c 	stmdaeq	r0, {r2, r3, r4, r6, fp}
     940:	007d0002 	rsbseq	r0, sp, r2
     944:	0800085c 	stmdaeq	r0, {r2, r3, r4, r6, fp}
     948:	08000860 	stmdaeq	r0, {r5, r6, fp}
     94c:	247d0002 	ldrbtcs	r0, [sp], #-2
     950:	08000860 	stmdaeq	r0, {r5, r6, fp}
     954:	08000980 	stmdaeq	r0, {r7, r8, fp}
     958:	387d0002 	ldmdacc	sp!, {r1}^
	...
     964:	08000980 	stmdaeq	r0, {r7, r8, fp}
     968:	08000982 	stmdaeq	r0, {r1, r7, r8, fp}
     96c:	007d0002 	rsbseq	r0, sp, r2
     970:	08000982 	stmdaeq	r0, {r1, r7, r8, fp}
     974:	080009fa 	stmdaeq	r0, {r1, r3, r4, r5, r6, r7, r8, fp}
     978:	187d0002 	ldmdane	sp!, {r1}^
	...
     984:	080009fc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, r8, fp}
     988:	080009fe 	stmdaeq	r0, {r1, r2, r3, r4, r5, r6, r7, r8, fp}
     98c:	007d0002 	rsbseq	r0, sp, r2
     990:	080009fe 	stmdaeq	r0, {r1, r2, r3, r4, r5, r6, r7, r8, fp}
     994:	08000ab0 	stmdaeq	r0, {r4, r5, r7, r9, fp}
     998:	107d0002 	rsbsne	r0, sp, r2
	...
     9a4:	08000a60 	stmdaeq	r0, {r5, r6, r9, fp}
     9a8:	08000a66 	stmdaeq	r0, {r1, r2, r5, r6, r9, fp}
     9ac:	9f300002 	svcls	0x00300002
     9b0:	08000a66 	stmdaeq	r0, {r1, r2, r5, r6, r9, fp}
     9b4:	08000ab0 	stmdaeq	r0, {r4, r5, r7, r9, fp}
     9b8:	00760009 	rsbseq	r0, r6, r9
     9bc:	0829ff09 	stmdaeq	r9!, {r0, r3, r8, r9, sl, fp, ip, sp, lr, pc}
     9c0:	009f1aff 			; <UNDEFINED> instruction: 0x009f1aff
     9c4:	00000000 	andeq	r0, r0, r0
     9c8:	84000000 	strhi	r0, [r0], #-0
     9cc:	8708000a 	strhi	r0, [r8, -sl]
     9d0:	0208000a 	andeq	r0, r8, #10
     9d4:	00007500 	andeq	r7, r0, r0, lsl #10
	...
     9e0:	0208000b 	andeq	r0, r8, #11
     9e4:	0208000b 	andeq	r0, r8, #11
     9e8:	02007d00 	andeq	r7, r0, #0
     9ec:	1408000b 	strne	r0, [r8], #-11
     9f0:	0208000b 	andeq	r0, r8, #11
     9f4:	00087d00 	andeq	r7, r8, r0, lsl #26
     9f8:	00000000 	andeq	r0, r0, r0
     9fc:	24000000 	strcs	r0, [r0], #-0
     a00:	2608000b 	strcs	r0, [r8], -fp
     a04:	0208000b 	andeq	r0, r8, #11
     a08:	26007d00 	strcs	r7, [r0], -r0, lsl #26
     a0c:	5808000b 	stmdapl	r8, {r0, r1, r3}
     a10:	0208000b 	andeq	r0, r8, #11
     a14:	00107d00 	andseq	r7, r0, r0, lsl #26
     a18:	00000000 	andeq	r0, r0, r0
     a1c:	58000000 	stmdapl	r0, {}	; <UNPREDICTABLE>
     a20:	5a08000b 	bpl	200a54 <__Stack_Size+0x200654>
     a24:	0208000b 	andeq	r0, r8, #11
     a28:	5a007d00 	bpl	1fe30 <__Stack_Size+0x1fa30>
     a2c:	9408000b 	strls	r0, [r8], #-11
     a30:	0208000b 	andeq	r0, r8, #11
     a34:	00187d00 	andseq	r7, r8, r0, lsl #26
     a38:	00000000 	andeq	r0, r0, r0
     a3c:	cc000000 	stcgt	0, cr0, [r0], {-0}
     a40:	d008000b 	andle	r0, r8, fp
     a44:	0208000b 	andeq	r0, r8, #11
     a48:	d0007d00 	andle	r7, r0, r0, lsl #26
     a4c:	d808000b 	stmdale	r8, {r0, r1, r3}
     a50:	0208000b 	andeq	r0, r8, #11
     a54:	d8247d00 	stmdale	r4!, {r8, sl, fp, ip, sp, lr}
     a58:	cc08000b 	stcgt	0, cr0, [r8], {11}
     a5c:	0208000c 	andeq	r0, r8, #12
     a60:	00387d00 	eorseq	r7, r8, r0, lsl #26
     a64:	00000000 	andeq	r0, r0, r0
     a68:	cc000000 	stcgt	0, cr0, [r0], {-0}
     a6c:	d608000b 	strle	r0, [r8], -fp
     a70:	0108000b 	tsteq	r8, fp
     a74:	0bd65000 	bleq	ff594a7c <SCS_BASE+0x1f586a7c>
     a78:	0ccc0800 	stcleq	8, cr0, [ip], {0}
     a7c:	00010800 	andeq	r0, r1, r0, lsl #16
     a80:	00000054 	andeq	r0, r0, r4, asr r0
     a84:	00000000 	andeq	r0, r0, r0
     a88:	000bcc00 	andeq	ip, fp, r0, lsl #24
     a8c:	000be608 	andeq	lr, fp, r8, lsl #12
     a90:	51000108 	tstpl	r0, r8, lsl #2
     a94:	08000be6 	stmdaeq	r0, {r1, r2, r5, r6, r7, r8, r9, fp}
     a98:	08000ccc 	stmdaeq	r0, {r2, r3, r6, r7, sl, fp}
     a9c:	01f30004 	mvnseq	r0, r4
     aa0:	00009f51 	andeq	r9, r0, r1, asr pc
     aa4:	00000000 	andeq	r0, r0, r0
     aa8:	0be80000 	bleq	ffa00ab0 <SCS_BASE+0x1f9f2ab0>
     aac:	0bea0800 	bleq	ffa82ab4 <SCS_BASE+0x1fa74ab4>
     ab0:	00020800 	andeq	r0, r2, r0, lsl #16
     ab4:	0bea9f30 	bleq	ffaa877c <SCS_BASE+0x1fa9a77c>
     ab8:	0c580800 	mrrceq	8, 0, r0, r8, cr0
     abc:	00010800 	andeq	r0, r1, r0, lsl #16
     ac0:	000c5855 	andeq	r5, ip, r5, asr r8
     ac4:	000c7c08 	andeq	r7, ip, r8, lsl #24
     ac8:	75000308 	strvc	r0, [r0, #-776]	; 0x308
     acc:	0c7c9f7c 	ldcleq	15, cr9, [ip], #-496	; 0xfffffe10
     ad0:	0ca40800 	stceq	8, cr0, [r4]
     ad4:	00010800 	andeq	r0, r1, r0, lsl #16
     ad8:	00000055 	andeq	r0, r0, r5, asr r0
     adc:	00000000 	andeq	r0, r0, r0
     ae0:	000bcc00 	andeq	ip, fp, r0, lsl #24
     ae4:	000be808 	andeq	lr, fp, r8, lsl #16
     ae8:	30000208 	andcc	r0, r0, r8, lsl #4
     aec:	000be89f 	muleq	fp, pc, r8	; <UNPREDICTABLE>
     af0:	000bea08 	andeq	lr, fp, r8, lsl #20
     af4:	51000108 	tstpl	r0, r8, lsl #2
     af8:	08000bea 	stmdaeq	r0, {r1, r3, r5, r6, r7, r8, r9, fp}
     afc:	08000c90 	stmdaeq	r0, {r4, r7, sl, fp}
     b00:	9a560001 	bls	1580b0c <__Stack_Size+0x158070c>
     b04:	a008000c 	andge	r0, r8, ip
     b08:	0108000c 	tsteq	r8, ip
     b0c:	00005600 	andeq	r5, r0, r0, lsl #12
     b10:	00000000 	andeq	r0, r0, r0
     b14:	0c280000 	stceq	0, cr0, [r8], #-0
     b18:	0c4c0800 	mcrreq	8, 0, r0, ip, cr0
     b1c:	00020800 	andeq	r0, r2, r0, lsl #16
     b20:	0c4c5791 	mcrreq	7, 9, r5, ip, cr1
     b24:	0c520800 	mrrceq	8, 0, r0, r2, cr0
     b28:	00010800 	andeq	r0, r1, r0, lsl #16
     b2c:	000c5450 	andeq	r5, ip, r0, asr r4
     b30:	000c6008 	andeq	r6, ip, r8
     b34:	50000108 	andpl	r0, r0, r8, lsl #2
     b38:	08000c84 	stmdaeq	r0, {r2, r7, sl, fp}
     b3c:	08000ccc 	stmdaeq	r0, {r2, r3, r6, r7, sl, fp}
     b40:	57910002 	ldrpl	r0, [r1, r2]
	...
     b4c:	08000c16 	stmdaeq	r0, {r1, r2, r4, sl, fp}
     b50:	08000c23 	stmdaeq	r0, {r0, r1, r5, sl, fp}
     b54:	00530001 	subseq	r0, r3, r1
     b58:	00000000 	andeq	r0, r0, r0
     b5c:	cc000000 	stcgt	0, cr0, [r0], {-0}
     b60:	ce08000c 	cdpgt	0, 0, cr0, cr8, cr12, {0}
     b64:	0208000c 	andeq	r0, r8, #12
     b68:	ce007d00 	cdpgt	13, 0, cr7, cr0, cr0, {0}
     b6c:	2808000c 	stmdacs	r8, {r2, r3}
     b70:	0208000d 	andeq	r0, r8, #13
     b74:	00087d00 	andeq	r7, r8, r0, lsl #26
     b78:	00000000 	andeq	r0, r0, r0
     b7c:	28000000 	stmdacs	r0, {}	; <UNPREDICTABLE>
     b80:	3008000d 	andcc	r0, r8, sp
     b84:	0208000d 	andeq	r0, r8, #13
     b88:	30007d00 	andcc	r7, r0, r0, lsl #26
     b8c:	b008000d 	andlt	r0, r8, sp
     b90:	0208000d 	andeq	r0, r8, #13
     b94:	00087d00 	andeq	r7, r8, r0, lsl #26
     b98:	00000000 	andeq	r0, r0, r0
     b9c:	ec000000 	stc	0, cr0, [r0], {-0}
     ba0:	f008000d 			; <UNDEFINED> instruction: 0xf008000d
     ba4:	0208000d 	andeq	r0, r8, #13
     ba8:	f0007d00 			; <UNDEFINED> instruction: 0xf0007d00
     bac:	4808000d 	stmdami	r8, {r0, r2, r3}
     bb0:	0208000e 	andeq	r0, r8, #14
     bb4:	00087d00 	andeq	r7, r8, r0, lsl #26
     bb8:	00000000 	andeq	r0, r0, r0
     bbc:	ec000000 	stc	0, cr0, [r0], {-0}
     bc0:	f408000d 	vst4.8	{d0-d3}, [r8]!
     bc4:	0108000d 	tsteq	r8, sp
     bc8:	0df45000 	ldcleq	0, cr5, [r4]
     bcc:	0e040800 	cdpeq	8, 0, cr0, cr4, cr0, {0}
     bd0:	00040800 	andeq	r0, r4, r0, lsl #16
     bd4:	9f5001f3 	svcls	0x005001f3
     bd8:	08000e04 	stmdaeq	r0, {r2, r9, sl, fp}
     bdc:	08000e24 	stmdaeq	r0, {r2, r5, r9, sl, fp}
     be0:	24500001 	ldrbcs	r0, [r0], #-1
     be4:	4808000e 	stmdami	r8, {r1, r2, r3}
     be8:	0408000e 	streq	r0, [r8], #-14
     bec:	5001f300 	andpl	pc, r1, r0, lsl #6
     bf0:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     bf4:	00000000 	andeq	r0, r0, r0
     bf8:	000dec00 	andeq	lr, sp, r0, lsl #24
     bfc:	000e0008 	andeq	r0, lr, r8
     c00:	30000208 	andcc	r0, r0, r8, lsl #4
     c04:	000e049f 	muleq	lr, pc, r4	; <UNPREDICTABLE>
     c08:	000e1e08 	andeq	r1, lr, r8, lsl #28
     c0c:	30000208 	andcc	r0, r0, r8, lsl #4
     c10:	000e1e9f 	muleq	lr, pc, lr	; <UNPREDICTABLE>
     c14:	000e2408 	andeq	r2, lr, r8, lsl #8
     c18:	53000108 	movwpl	r0, #264	; 0x108
     c1c:	08000e24 	stmdaeq	r0, {r2, r5, r9, sl, fp}
     c20:	08000e26 	stmdaeq	r0, {r1, r2, r5, r9, sl, fp}
     c24:	9f300002 	svcls	0x00300002
	...
     c30:	08000e48 	stmdaeq	r0, {r3, r6, r9, sl, fp}
     c34:	08000e5c 	stmdaeq	r0, {r2, r3, r4, r6, r9, sl, fp}
     c38:	5c500001 	mrrcpl	0, 0, r0, r0, cr1	; <UNPREDICTABLE>
     c3c:	5e08000e 	cdppl	0, 0, cr0, cr8, cr14, {0}
     c40:	0408000e 	streq	r0, [r8], #-14
     c44:	5001f300 	andpl	pc, r1, r0, lsl #6
     c48:	000e5e9f 	muleq	lr, pc, lr	; <UNPREDICTABLE>
     c4c:	000e6408 	andeq	r6, lr, r8, lsl #8
     c50:	50000108 	andpl	r0, r0, r8, lsl #2
     c54:	08000e64 	stmdaeq	r0, {r2, r5, r6, r9, sl, fp}
     c58:	08000e6c 	stmdaeq	r0, {r2, r3, r5, r6, r9, sl, fp}
     c5c:	01f30004 	mvnseq	r0, r4
     c60:	00009f50 	andeq	r9, r0, r0, asr pc
     c64:	00000000 	andeq	r0, r0, r0
     c68:	0e6c0000 	cdpeq	0, 6, cr0, cr12, cr0, {0}
     c6c:	0e700800 	cdpeq	8, 7, cr0, cr0, cr0, {0}
     c70:	00010800 	andeq	r0, r1, r0, lsl #16
     c74:	000e7050 	andeq	r7, lr, r0, asr r0
     c78:	000e7208 	andeq	r7, lr, r8, lsl #4
     c7c:	f3000408 	vshl.u8	d0, d8, d0
     c80:	729f5001 	addsvc	r5, pc, #1
     c84:	7808000e 	stmdavc	r8, {r1, r2, r3}
     c88:	0108000e 	tsteq	r8, lr
     c8c:	0e785000 	cdpeq	0, 7, cr5, cr8, cr0, {0}
     c90:	0e7a0800 	cdpeq	8, 7, cr0, cr10, cr0, {0}
     c94:	00040800 	andeq	r0, r4, r0, lsl #16
     c98:	9f5001f3 	svcls	0x005001f3
	...
     ca4:	08000e7c 	stmdaeq	r0, {r2, r3, r4, r5, r6, r9, sl, fp}
     ca8:	08000e8a 	stmdaeq	r0, {r1, r3, r7, r9, sl, fp}
     cac:	8a500001 	bhi	1400cb8 <__Stack_Size+0x14008b8>
     cb0:	9408000e 	strls	r0, [r8], #-14
     cb4:	0408000e 	streq	r0, [r8], #-14
     cb8:	5001f300 	andpl	pc, r1, r0, lsl #6
     cbc:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     cc0:	00000000 	andeq	r0, r0, r0
     cc4:	000e9400 	andeq	r9, lr, r0, lsl #8
     cc8:	000eb208 	andeq	fp, lr, r8, lsl #4
     ccc:	50000108 	andpl	r0, r0, r8, lsl #2
     cd0:	08000eb2 	stmdaeq	r0, {r1, r4, r5, r7, r9, sl, fp}
     cd4:	08000ec0 	stmdaeq	r0, {r6, r7, r9, sl, fp}
     cd8:	01f30004 	mvnseq	r0, r4
     cdc:	00009f50 	andeq	r9, r0, r0, asr pc
     ce0:	00000000 	andeq	r0, r0, r0
     ce4:	0ec00000 	cdpeq	0, 12, cr0, cr0, cr0, {0}
     ce8:	0ed30800 	cdpeq	8, 13, cr0, cr3, cr0, {0}
     cec:	00010800 	andeq	r0, r1, r0, lsl #16
     cf0:	000ed350 	andeq	sp, lr, r0, asr r3
     cf4:	000ed408 	andeq	sp, lr, r8, lsl #8
     cf8:	f3000408 	vshl.u8	d0, d8, d0
     cfc:	d49f5001 	ldrle	r5, [pc], #1	; d04 <__Stack_Size+0x904>
     d00:	d608000e 	strle	r0, [r8], -lr
     d04:	0108000e 	tsteq	r8, lr
     d08:	0ed65000 	cdpeq	0, 13, cr5, cr6, cr0, {0}
     d0c:	0ee00800 	cdpeq	8, 14, cr0, cr0, cr0, {0}
     d10:	00040800 	andeq	r0, r4, r0, lsl #16
     d14:	9f5001f3 	svcls	0x005001f3
	...
     d20:	08000ec6 	stmdaeq	r0, {r1, r2, r6, r7, r9, sl, fp}
     d24:	08000ed0 	stmdaeq	r0, {r4, r6, r7, r9, sl, fp}
     d28:	03710002 	cmneq	r1, #2
     d2c:	08000ed4 	stmdaeq	r0, {r2, r4, r6, r7, r9, sl, fp}
     d30:	08000ee0 	stmdaeq	r0, {r5, r6, r7, r9, sl, fp}
     d34:	03710002 	cmneq	r1, #2
	...
     d40:	08000ee0 	stmdaeq	r0, {r5, r6, r7, r9, sl, fp}
     d44:	08000ee5 	stmdaeq	r0, {r0, r2, r5, r6, r7, r9, sl, fp}
     d48:	e5500001 	ldrb	r0, [r0, #-1]
     d4c:	ec08000e 	stc	0, cr0, [r8], {14}
     d50:	0408000e 	streq	r0, [r8], #-14
     d54:	5001f300 	andpl	pc, r1, r0, lsl #6
     d58:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     d5c:	00000000 	andeq	r0, r0, r0
     d60:	000eec00 	andeq	lr, lr, r0, lsl #24
     d64:	000ef108 	andeq	pc, lr, r8, lsl #2
     d68:	50000108 	andpl	r0, r0, r8, lsl #2
     d6c:	08000ef1 	stmdaeq	r0, {r0, r4, r5, r6, r7, r9, sl, fp}
     d70:	08000ef8 	stmdaeq	r0, {r3, r4, r5, r6, r7, r9, sl, fp}
     d74:	01f30004 	mvnseq	r0, r4
     d78:	00009f50 	andeq	r9, r0, r0, asr pc
     d7c:	00000000 	andeq	r0, r0, r0
     d80:	0ef80000 	cdpeq	0, 15, cr0, cr8, cr0, {0}
     d84:	0f020800 	svceq	0x00020800
     d88:	00020800 	andeq	r0, r2, r0, lsl #16
     d8c:	0f02007d 	svceq	0x0002007d
     d90:	0fd80800 	svceq	0x00d80800
     d94:	00020800 	andeq	r0, r2, r0, lsl #16
     d98:	0000087d 	andeq	r0, r0, sp, ror r8
     d9c:	00000000 	andeq	r0, r0, r0
     da0:	0fd80000 	svceq	0x00d80000
     da4:	0fda0800 	svceq	0x00da0800
     da8:	00020800 	andeq	r0, r2, r0, lsl #16
     dac:	0fda007d 	svceq	0x00da007d
     db0:	0ffc0800 	svceq	0x00fc0800
     db4:	00020800 	andeq	r0, r2, r0, lsl #16
     db8:	0000087d 	andeq	r0, r0, sp, ror r8
     dbc:	00000000 	andeq	r0, r0, r0
     dc0:	0ffc0000 	svceq	0x00fc0000
     dc4:	0ffe0800 	svceq	0x00fe0800
     dc8:	00020800 	andeq	r0, r2, r0, lsl #16
     dcc:	0ffe007d 	svceq	0x00fe007d
     dd0:	10260800 	eorne	r0, r6, r0, lsl #16
     dd4:	00020800 	andeq	r0, r2, r0, lsl #16
     dd8:	0000087d 	andeq	r0, r0, sp, ror r8
     ddc:	00000000 	andeq	r0, r0, r0
     de0:	0ffc0000 	svceq	0x00fc0000
     de4:	101c0800 	andsne	r0, ip, r0, lsl #16
     de8:	00010800 	andeq	r0, r1, r0, lsl #16
     dec:	00101c50 	andseq	r1, r0, r0, asr ip
     df0:	00102608 	andseq	r2, r0, r8, lsl #12
     df4:	50000108 	andpl	r0, r0, r8, lsl #2
	...
     e00:	08000ffc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, r8, r9, sl, fp}
     e04:	08001000 	stmdaeq	r0, {ip}
     e08:	00510001 	subseq	r0, r1, r1
     e0c:	02080010 	andeq	r0, r8, #16
     e10:	03080010 	movweq	r0, #32784	; 0x8010
     e14:	9f7f7100 	svcls	0x007f7100
     e18:	08001002 	stmdaeq	r0, {r1, ip}
     e1c:	08001026 	stmdaeq	r0, {r1, r2, r5, ip}
     e20:	01f30004 	mvnseq	r0, r4
     e24:	00009f51 	andeq	r9, r0, r1, asr pc
     e28:	00000000 	andeq	r0, r0, r0
     e2c:	0ffc0000 	svceq	0x00fc0000
     e30:	10020800 	andne	r0, r2, r0, lsl #16
     e34:	00020800 	andeq	r0, r2, r0, lsl #16
     e38:	10029f30 	andne	r9, r2, r0, lsr pc
     e3c:	10180800 	andsne	r0, r8, r0, lsl #16
     e40:	00010800 	andeq	r0, r1, r0, lsl #16
     e44:	00101853 	andseq	r1, r0, r3, asr r8
     e48:	00102208 	andseq	r2, r0, r8, lsl #4
     e4c:	73000308 	movwvc	r0, #776	; 0x308
     e50:	10229f7f 	eorne	r9, r2, pc, ror pc
     e54:	10260800 	eorne	r0, r6, r0, lsl #16
     e58:	00010800 	andeq	r0, r1, r0, lsl #16
     e5c:	00000053 	andeq	r0, r0, r3, asr r0
     e60:	00000000 	andeq	r0, r0, r0
     e64:	00102800 	andseq	r2, r0, r0, lsl #16
     e68:	00102a08 	andseq	r2, r0, r8, lsl #20
     e6c:	7d000208 	sfmvc	f0, 4, [r0, #-32]	; 0xffffffe0
     e70:	00102a00 	andseq	r2, r0, r0, lsl #20
     e74:	00106008 	andseq	r6, r0, r8
     e78:	7d000208 	sfmvc	f0, 4, [r0, #-32]	; 0xffffffe0
     e7c:	00000008 	andeq	r0, r0, r8
     e80:	00000000 	andeq	r0, r0, r0
     e84:	00106000 	andseq	r6, r0, r0
     e88:	00106408 	andseq	r6, r0, r8, lsl #8
     e8c:	50000108 	andpl	r0, r0, r8, lsl #2
     e90:	08001064 	stmdaeq	r0, {r2, r5, r6, ip}
     e94:	0800106c 	stmdaeq	r0, {r2, r3, r5, r6, ip}
     e98:	01f30004 	mvnseq	r0, r4
     e9c:	106c9f50 	rsbne	r9, ip, r0, asr pc
     ea0:	106e0800 	rsbne	r0, lr, r0, lsl #16
     ea4:	00010800 	andeq	r0, r1, r0, lsl #16
     ea8:	00106e50 	andseq	r6, r0, r0, asr lr
     eac:	00107c08 	andseq	r7, r0, r8, lsl #24
     eb0:	f3000408 	vshl.u8	d0, d8, d0
     eb4:	009f5001 	addseq	r5, pc, r1
     eb8:	00000000 	andeq	r0, r0, r0
     ebc:	7c000000 	stcvc	0, cr0, [r0], {-0}
     ec0:	7e080010 	mcrvc	0, 0, r0, cr8, cr0, {0}
     ec4:	02080010 	andeq	r0, r8, #16
     ec8:	7e007d00 	cdpvc	13, 0, cr7, cr0, cr0, {0}
     ecc:	a0080010 	andge	r0, r8, r0, lsl r0
     ed0:	02080010 	andeq	r0, r8, #16
     ed4:	00107d00 	andseq	r7, r0, r0, lsl #26
     ed8:	00000000 	andeq	r0, r0, r0
     edc:	a4000000 	strge	r0, [r0], #-0
     ee0:	ae080010 	mcrge	0, 0, r0, cr8, cr0, {0}
     ee4:	02080010 	andeq	r0, r8, #16
     ee8:	ae007d00 	cdpge	13, 0, cr7, cr0, cr0, {0}
     eec:	e0080010 	and	r0, r8, r0, lsl r0
     ef0:	02080010 	andeq	r0, r8, #16
     ef4:	00087d00 	andeq	r7, r8, r0, lsl #26
     ef8:	00000000 	andeq	r0, r0, r0
     efc:	ac000000 	stcge	0, cr0, [r0], {-0}
     f00:	b2080010 	andlt	r0, r8, #16
     f04:	01080010 	tsteq	r8, r0, lsl r0
     f08:	10b25000 	adcsne	r5, r2, r0
     f0c:	10b40800 	adcsne	r0, r4, r0, lsl #16
     f10:	00060800 	andeq	r0, r6, r0, lsl #16
     f14:	00700073 	rsbseq	r0, r0, r3, ror r0
     f18:	10b49f22 	adcsne	r9, r4, r2, lsr #30
     f1c:	10bd0800 	adcsne	r0, sp, r0, lsl #16
     f20:	00010800 	andeq	r0, r1, r0, lsl #16
     f24:	0010cc50 	andseq	ip, r0, r0, asr ip
     f28:	0010e008 	andseq	lr, r0, r8
     f2c:	50000108 	andpl	r0, r0, r8, lsl #2
	...
     f38:	080010b2 	stmdaeq	r0, {r1, r4, r5, r7, ip}
     f3c:	080010bd 	stmdaeq	r0, {r0, r2, r3, r4, r5, r7, ip}
     f40:	cc530001 	mrrcgt	0, 0, r0, r3, cr1
     f44:	e0080010 	and	r0, r8, r0, lsl r0
     f48:	01080010 	tsteq	r8, r0, lsl r0
     f4c:	00005300 	andeq	r5, r0, r0, lsl #6
     f50:	00000000 	andeq	r0, r0, r0
     f54:	10e00000 	rscne	r0, r0, r0
     f58:	10e20800 	rscne	r0, r2, r0, lsl #16
     f5c:	00020800 	andeq	r0, r2, r0, lsl #16
     f60:	10e2007d 	rscne	r0, r2, sp, ror r0
     f64:	11080800 	tstne	r8, r0, lsl #16
     f68:	00020800 	andeq	r0, r2, r0, lsl #16
     f6c:	0000107d 	andeq	r1, r0, sp, ror r0
     f70:	00000000 	andeq	r0, r0, r0
     f74:	10e00000 	rscne	r0, r0, r0
     f78:	10ea0800 	rscne	r0, sl, r0, lsl #16
     f7c:	00010800 	andeq	r0, r1, r0, lsl #16
     f80:	0010ea50 	andseq	lr, r0, r0, asr sl
     f84:	00110808 	andseq	r0, r1, r8, lsl #16
     f88:	74000208 	strvc	r0, [r0], #-520	; 0x208
     f8c:	0000007f 	andeq	r0, r0, pc, ror r0
     f90:	00000000 	andeq	r0, r0, r0
     f94:	00110800 	andseq	r0, r1, r0, lsl #16
     f98:	00111608 	andseq	r1, r1, r8, lsl #12
     f9c:	50000108 	andpl	r0, r0, r8, lsl #2
     fa0:	08001116 	stmdaeq	r0, {r1, r2, r4, r8, ip}
     fa4:	08001120 	stmdaeq	r0, {r5, r8, ip}
     fa8:	01f30004 	mvnseq	r0, r4
     fac:	00009f50 	andeq	r9, r0, r0, asr pc
	...
     fbc:	00010000 	andeq	r0, r1, r0
     fc0:	00000050 	andeq	r0, r0, r0, asr r0
     fc4:	00000000 	andeq	r0, r0, r0
     fc8:	f3000400 	vshl.u8	d0, d0, d0
     fcc:	009f5001 	addseq	r5, pc, r1
     fd0:	00000000 	andeq	r0, r0, r0
     fd4:	20000000 	andcs	r0, r0, r0
     fd8:	2e080011 	mcrcs	0, 0, r0, cr8, cr1, {0}
     fdc:	01080011 	tsteq	r8, r1, lsl r0
     fe0:	112e5000 	teqne	lr, r0
     fe4:	11380800 	teqne	r8, r0, lsl #16
     fe8:	00040800 	andeq	r0, r4, r0, lsl #16
     fec:	9f5001f3 	svcls	0x005001f3
	...
    1000:	9f300002 	svcls	0x00300002
	...
    100c:	00700007 	rsbseq	r0, r0, r7
    1010:	2e301a32 	mrccs	10, 1, r1, cr0, cr2, {1}
    1014:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    1024:	30000200 	andcc	r0, r0, r0, lsl #4
    1028:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    102c:	00000000 	andeq	r0, r0, r0
    1030:	70000800 	andvc	r0, r0, r0, lsl #16
    1034:	1a200800 	bne	80303c <__Stack_Size+0x802c3c>
    1038:	009f2e30 	addseq	r2, pc, r0, lsr lr	; <UNPREDICTABLE>
	...
    1048:	01000000 	mrseq	r0, (UNDEF: 0)
    104c:	00005000 	andeq	r5, r0, r0
    1050:	00000000 	andeq	r0, r0, r0
    1054:	00040000 	andeq	r0, r4, r0
    1058:	9f5001f3 	svcls	0x005001f3
	...
    1064:	00500001 	subseq	r0, r0, r1
    1068:	00000000 	andeq	r0, r0, r0
    106c:	04000000 	streq	r0, [r0], #-0
    1070:	5001f300 	andpl	pc, r1, r0, lsl #6
    1074:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    1084:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    1090:	01f30004 	mvnseq	r0, r4
    1094:	00009f50 	andeq	r9, r0, r0, asr pc
    1098:	00000000 	andeq	r0, r0, r0
    109c:	00010000 	andeq	r0, r1, r0
    10a0:	00000050 	andeq	r0, r0, r0, asr r0
    10a4:	00000000 	andeq	r0, r0, r0
    10a8:	f3000400 	vshl.u8	d0, d0, d0
    10ac:	009f5001 	addseq	r5, pc, r1
	...
    10bc:	02000000 	andeq	r0, r0, #0
    10c0:	009f3000 	addseq	r3, pc, r0
    10c4:	00000000 	andeq	r0, r0, r0
    10c8:	01000000 	mrseq	r0, (UNDEF: 0)
    10cc:	00005000 	andeq	r5, r0, r0
    10d0:	00000000 	andeq	r0, r0, r0
    10d4:	116c0000 	cmnne	ip, r0
    10d8:	118e0800 	orrne	r0, lr, r0, lsl #16
    10dc:	00020800 	andeq	r0, r2, r0, lsl #16
    10e0:	118e9f34 	orrne	r9, lr, r4, lsr pc
    10e4:	11940800 	orrsne	r0, r4, r0, lsl #16
    10e8:	00010800 	andeq	r0, r1, r0, lsl #16
    10ec:	00000050 	andeq	r0, r0, r0, asr r0
    10f0:	00000000 	andeq	r0, r0, r0
    10f4:	00119400 	andseq	r9, r1, r0, lsl #8
    10f8:	00119608 	andseq	r9, r1, r8, lsl #12
    10fc:	7d000208 	sfmvc	f0, 4, [r0, #-32]	; 0xffffffe0
    1100:	00119600 	andseq	r9, r1, r0, lsl #12
    1104:	0011c808 	andseq	ip, r1, r8, lsl #16
    1108:	7d000208 	sfmvc	f0, 4, [r0, #-32]	; 0xffffffe0
    110c:	00000010 	andeq	r0, r0, r0, lsl r0
    1110:	00000000 	andeq	r0, r0, r0
    1114:	00119400 	andseq	r9, r1, r0, lsl #8
    1118:	00119b08 	andseq	r9, r1, r8, lsl #22
    111c:	50000108 	andpl	r0, r0, r8, lsl #2
    1120:	0800119b 	stmdaeq	r0, {r0, r1, r3, r4, r7, r8, ip}
    1124:	080011c8 	stmdaeq	r0, {r3, r6, r7, r8, ip}
    1128:	00540001 	subseq	r0, r4, r1
    112c:	00000000 	andeq	r0, r0, r0
    1130:	94000000 	strls	r0, [r0], #-0
    1134:	9c080011 	stcls	0, cr0, [r8], {17}
    1138:	02080011 	andeq	r0, r8, #17
    113c:	9c9f3400 	cfldrsls	mvf3, [pc], {0}
    1140:	a8080011 	stmdage	r8, {r0, r4}
    1144:	01080011 	tsteq	r8, r1, lsl r0
    1148:	11b85000 			; <UNDEFINED> instruction: 0x11b85000
    114c:	11be0800 			; <UNDEFINED> instruction: 0x11be0800
    1150:	00010800 	andeq	r0, r1, r0, lsl #16
    1154:	0011c050 	andseq	ip, r1, r0, asr r0
    1158:	0011c608 	andseq	ip, r1, r8, lsl #12
    115c:	50000108 	andpl	r0, r0, r8, lsl #2
	...
    1168:	0800119c 	stmdaeq	r0, {r2, r3, r4, r7, r8, ip}
    116c:	080011a8 	stmdaeq	r0, {r3, r5, r7, r8, ip}
    1170:	74910002 	ldrvc	r0, [r1], #2
    1174:	080011a8 	stmdaeq	r0, {r3, r5, r7, r8, ip}
    1178:	080011b2 	stmdaeq	r0, {r1, r4, r5, r7, r8, ip}
    117c:	b4520001 	ldrblt	r0, [r2], #-1
    1180:	c8080011 	stmdagt	r8, {r0, r4}
    1184:	02080011 	andeq	r0, r8, #17
    1188:	00749100 	rsbseq	r9, r4, r0, lsl #2
	...
    1198:	02000000 	andeq	r0, r0, #0
    119c:	00007d00 	andeq	r7, r0, r0, lsl #26
    11a0:	00000000 	andeq	r0, r0, r0
    11a4:	02000000 	andeq	r0, r0, #0
    11a8:	00187d00 	andseq	r7, r8, r0, lsl #26
	...
    11b8:	01000000 	mrseq	r0, (UNDEF: 0)
    11bc:	00005000 	andeq	r5, r0, r0
    11c0:	00000000 	andeq	r0, r0, r0
    11c4:	00040000 	andeq	r0, r4, r0
    11c8:	9f5001f3 	svcls	0x005001f3
	...
    11dc:	00510001 	subseq	r0, r1, r1
    11e0:	00000000 	andeq	r0, r0, r0
    11e4:	04000000 	streq	r0, [r0], #-0
    11e8:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    11ec:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    11fc:	52000100 	andpl	r0, r0, #0
	...
    1208:	01f30004 	mvnseq	r0, r4
    120c:	00009f52 	andeq	r9, r0, r2, asr pc
	...
    121c:	00020000 	andeq	r0, r2, r0
    1220:	00009f34 	andeq	r9, r0, r4, lsr pc
    1224:	00000000 	andeq	r0, r0, r0
    1228:	00010000 	andeq	r0, r1, r0
    122c:	00000050 	andeq	r0, r0, r0, asr r0
    1230:	00000000 	andeq	r0, r0, r0
    1234:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    1248:	007d0002 	rsbseq	r0, sp, r2
	...
    1254:	107d0002 	rsbsne	r0, sp, r2
	...
    1268:	00500001 	subseq	r0, r0, r1
    126c:	00000000 	andeq	r0, r0, r0
    1270:	04000000 	streq	r0, [r0], #-0
    1274:	5001f300 	andpl	pc, r1, r0, lsl #6
    1278:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    1288:	34000200 	strcc	r0, [r0], #-512	; 0x200
    128c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    1290:	00000000 	andeq	r0, r0, r0
    1294:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    12a0:	00500001 	subseq	r0, r0, r1
    12a4:	00000000 	andeq	r0, r0, r0
    12a8:	01000000 	mrseq	r0, (UNDEF: 0)
    12ac:	00005000 	andeq	r5, r0, r0
    12b0:	00000000 	andeq	r0, r0, r0
    12b4:	00010000 	andeq	r0, r1, r0
    12b8:	00000050 	andeq	r0, r0, r0, asr r0
	...
    12c8:	7d000200 	sfmvc	f0, 4, [r0, #-0]
	...
    12d4:	7d000200 	sfmvc	f0, 4, [r0, #-0]
    12d8:	00000008 	andeq	r0, r0, r8
	...
    12e8:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    12f4:	00700004 	rsbseq	r0, r0, r4
    12f8:	00009f20 	andeq	r9, r0, r0, lsr #30
    12fc:	00000000 	andeq	r0, r0, r0
    1300:	00040000 	andeq	r0, r4, r0
    1304:	9f200074 	svcls	0x00200074
	...
    1310:	00540001 	subseq	r0, r4, r1
    1314:	00000000 	andeq	r0, r0, r0
    1318:	05000000 	streq	r0, [r0, #-0]
    131c:	5001f300 	andpl	pc, r1, r0, lsl #6
    1320:	00009f20 	andeq	r9, r0, r0, lsr #30
	...
    1330:	00070000 	andeq	r0, r7, r0
    1334:	08200070 	stmdaeq	r0!, {r4, r5, r6}
    1338:	009f1aff 			; <UNDEFINED> instruction: 0x009f1aff
    133c:	00000000 	andeq	r0, r0, r0
    1340:	07000000 	streq	r0, [r0, -r0]
    1344:	20007400 	andcs	r7, r0, r0, lsl #8
    1348:	9f1aff08 	svcls	0x001aff08
	...
    1354:	00740006 	rsbseq	r0, r4, r6
    1358:	9f1aff08 	svcls	0x001aff08
	...
    1364:	01f30008 	mvnseq	r0, r8
    1368:	ff082050 			; <UNDEFINED> instruction: 0xff082050
    136c:	00009f1a 	andeq	r9, r0, sl, lsl pc
	...
    137c:	000a0000 	andeq	r0, sl, r0
    1380:	0a200070 	beq	801548 <__Stack_Size+0x801148>
    1384:	381aff00 	ldmdacc	sl, {r8, r9, sl, fp, ip, sp, lr, pc}
    1388:	00009f25 	andeq	r9, r0, r5, lsr #30
    138c:	00000000 	andeq	r0, r0, r0
    1390:	000a0000 	andeq	r0, sl, r0
    1394:	0a200074 	beq	80156c <__Stack_Size+0x80116c>
    1398:	381aff00 	ldmdacc	sl, {r8, r9, sl, fp, ip, sp, lr, pc}
    139c:	00009f25 	andeq	r9, r0, r5, lsr #30
    13a0:	00000000 	andeq	r0, r0, r0
    13a4:	00090000 	andeq	r0, r9, r0
    13a8:	000a0074 	andeq	r0, sl, r4, ror r0
    13ac:	25381aff 	ldrcs	r1, [r8, #-2815]!	; 0xaff
    13b0:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    13b4:	00000000 	andeq	r0, r0, r0
    13b8:	f3000b00 	vqrdmulh.s<illegal width 8>	d0, d0, d0
    13bc:	0a205001 	beq	8153c8 <__Stack_Size+0x814fc8>
    13c0:	381aff00 	ldmdacc	sl, {r8, r9, sl, fp, ip, sp, lr, pc}
    13c4:	00009f25 	andeq	r9, r0, r5, lsr #30
	...
    13d4:	000b0000 	andeq	r0, fp, r0
    13d8:	08200070 	stmdaeq	r0!, {r4, r5, r6}
    13dc:	1a2440ff 	bne	9117e0 <__Stack_Size+0x9113e0>
    13e0:	009f2540 	addseq	r2, pc, r0, asr #10
    13e4:	00000000 	andeq	r0, r0, r0
    13e8:	0b000000 	bleq	13f0 <__Stack_Size+0xff0>
    13ec:	20007400 	andcs	r7, r0, r0, lsl #8
    13f0:	2440ff08 	strbcs	pc, [r0], #-3848	; 0xf08	; <UNPREDICTABLE>
    13f4:	9f25401a 	svcls	0x0025401a
	...
    1400:	0074000a 	rsbseq	r0, r4, sl
    1404:	2440ff08 	strbcs	pc, [r0], #-3848	; 0xf08	; <UNPREDICTABLE>
    1408:	9f25401a 	svcls	0x0025401a
	...
    1414:	01f3000c 	mvnseq	r0, ip
    1418:	ff082050 			; <UNDEFINED> instruction: 0xff082050
    141c:	401a2440 	andsmi	r2, sl, r0, asr #8
    1420:	00009f25 	andeq	r9, r0, r5, lsr #30
	...
    1430:	00060000 	andeq	r0, r6, r0
    1434:	48200070 	stmdami	r0!, {r4, r5, r6}
    1438:	00009f25 	andeq	r9, r0, r5, lsr #30
    143c:	00000000 	andeq	r0, r0, r0
    1440:	00060000 	andeq	r0, r6, r0
    1444:	48200074 	stmdami	r0!, {r2, r4, r5, r6}
    1448:	00009f25 	andeq	r9, r0, r5, lsr #30
    144c:	00000000 	andeq	r0, r0, r0
    1450:	00050000 	andeq	r0, r5, r0
    1454:	25480074 	strbcs	r0, [r8, #-116]	; 0x74
    1458:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    145c:	00000000 	andeq	r0, r0, r0
    1460:	f3000700 	vabd.u8	d0, d0, d0
    1464:	48205001 	stmdami	r0!, {r0, ip, lr}
    1468:	00009f25 	andeq	r9, r0, r5, lsr #30
	...
    1478:	00020000 	andeq	r0, r2, r0
    147c:	00009f34 	andeq	r9, r0, r4, lsr pc
    1480:	00000000 	andeq	r0, r0, r0
    1484:	00010000 	andeq	r0, r1, r0
    1488:	00000050 	andeq	r0, r0, r0, asr r0
    148c:	00000000 	andeq	r0, r0, r0
    1490:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    149c:	00500001 	subseq	r0, r0, r1
    14a0:	00000000 	andeq	r0, r0, r0
    14a4:	01000000 	mrseq	r0, (UNDEF: 0)
    14a8:	00005000 	andeq	r5, r0, r0
    14ac:	00000000 	andeq	r0, r0, r0
    14b0:	00010000 	andeq	r0, r1, r0
    14b4:	00000050 	andeq	r0, r0, r0, asr r0
    14b8:	00000000 	andeq	r0, r0, r0
    14bc:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    14d0:	007d0002 	rsbseq	r0, sp, r2
	...
    14dc:	107d0002 	rsbsne	r0, sp, r2
	...
    14f0:	00500001 	subseq	r0, r0, r1
    14f4:	00000000 	andeq	r0, r0, r0
    14f8:	01000000 	mrseq	r0, (UNDEF: 0)
    14fc:	00005500 	andeq	r5, r0, r0, lsl #10
	...
    150c:	00010000 	andeq	r0, r1, r0
    1510:	00000051 	andeq	r0, r0, r1, asr r0
    1514:	00000000 	andeq	r0, r0, r0
    1518:	f3000400 	vshl.u8	d0, d0, d0
    151c:	009f5101 	addseq	r5, pc, r1, lsl #2
	...
    152c:	02000000 	andeq	r0, r0, #0
    1530:	009f3400 	addseq	r3, pc, r0, lsl #8
    1534:	00000000 	andeq	r0, r0, r0
    1538:	01000000 	mrseq	r0, (UNDEF: 0)
    153c:	00005000 	andeq	r5, r0, r0
    1540:	00000000 	andeq	r0, r0, r0
    1544:	00010000 	andeq	r0, r1, r0
    1548:	00000050 	andeq	r0, r0, r0, asr r0
	...
    1558:	7d000200 	sfmvc	f0, 4, [r0, #-0]
	...
    1564:	7d000200 	sfmvc	f0, 4, [r0, #-0]
    1568:	00000010 	andeq	r0, r0, r0, lsl r0
	...
    1578:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    1584:	00550001 	subseq	r0, r5, r1
	...
    1594:	01000000 	mrseq	r0, (UNDEF: 0)
    1598:	00005100 	andeq	r5, r0, r0, lsl #2
    159c:	00000000 	andeq	r0, r0, r0
    15a0:	00040000 	andeq	r0, r4, r0
    15a4:	9f5101f3 	svcls	0x005101f3
	...
    15b8:	9f340002 	svcls	0x00340002
	...
    15c4:	00500001 	subseq	r0, r0, r1
    15c8:	00000000 	andeq	r0, r0, r0
    15cc:	01000000 	mrseq	r0, (UNDEF: 0)
    15d0:	00005000 	andeq	r5, r0, r0
    15d4:	00000000 	andeq	r0, r0, r0
    15d8:	11c80000 	bicne	r0, r8, r0
    15dc:	11ca0800 	bicne	r0, sl, r0, lsl #16
    15e0:	00020800 	andeq	r0, r2, r0, lsl #16
    15e4:	11ca007d 	bicne	r0, sl, sp, ror r0
    15e8:	12140800 	andsne	r0, r4, #0
    15ec:	00020800 	andeq	r0, r2, r0, lsl #16
    15f0:	0000107d 	andeq	r1, r0, sp, ror r0
    15f4:	00000000 	andeq	r0, r0, r0
    15f8:	11c80000 	bicne	r0, r8, r0
    15fc:	11ce0800 	bicne	r0, lr, r0, lsl #16
    1600:	00010800 	andeq	r0, r1, r0, lsl #16
    1604:	0011ce50 	andseq	ip, r1, r0, asr lr
    1608:	00121408 	andseq	r1, r2, r8, lsl #8
    160c:	55000108 	strpl	r0, [r0, #-264]	; 0x108
	...
    1618:	080011c8 	stmdaeq	r0, {r3, r6, r7, r8, ip}
    161c:	080011d3 	stmdaeq	r0, {r0, r1, r4, r6, r7, r8, ip}
    1620:	d3510001 	cmple	r1, #1
    1624:	f2080011 	vqadd.s8	d0, d8, d1
    1628:	01080011 	tsteq	r8, r1, lsl r0
    162c:	11f25600 	mvnsne	r5, r0, lsl #12
    1630:	12140800 	andsne	r0, r4, #0
    1634:	00040800 	andeq	r0, r4, r0, lsl #16
    1638:	9f5101f3 	svcls	0x005101f3
	...
    1644:	080011c8 	stmdaeq	r0, {r3, r6, r7, r8, ip}
    1648:	080011d4 	stmdaeq	r0, {r2, r4, r6, r7, r8, ip}
    164c:	9f340002 	svcls	0x00340002
    1650:	080011d4 	stmdaeq	r0, {r2, r4, r6, r7, r8, ip}
    1654:	080011e2 	stmdaeq	r0, {r1, r5, r6, r7, r8, ip}
    1658:	ec500001 	mrrc	0, 0, r0, r0, cr1	; <UNPREDICTABLE>
    165c:	f6080011 			; <UNDEFINED> instruction: 0xf6080011
    1660:	01080011 	tsteq	r8, r1, lsl r0
    1664:	11fa5000 	mvnsne	r5, r0
    1668:	12000800 	andne	r0, r0, #0
    166c:	00010800 	andeq	r0, r1, r0, lsl #16
    1670:	00120250 	andseq	r0, r2, r0, asr r2
    1674:	00121408 	andseq	r1, r2, r8, lsl #8
    1678:	50000108 	andpl	r0, r0, r8, lsl #2
	...
    168c:	007d0002 	rsbseq	r0, sp, r2
	...
    1698:	087d0002 	ldmdaeq	sp!, {r1}^
	...
    16ac:	9f340002 	svcls	0x00340002
	...
    16b8:	00500001 	subseq	r0, r0, r1
    16bc:	00000000 	andeq	r0, r0, r0
    16c0:	01000000 	mrseq	r0, (UNDEF: 0)
    16c4:	00005000 	andeq	r5, r0, r0
    16c8:	00000000 	andeq	r0, r0, r0
    16cc:	00010000 	andeq	r0, r1, r0
    16d0:	00000050 	andeq	r0, r0, r0, asr r0
    16d4:	00000000 	andeq	r0, r0, r0
    16d8:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    16ec:	007d0002 	rsbseq	r0, sp, r2
	...
    16f8:	087d0002 	ldmdaeq	sp!, {r1}^
	...
    170c:	9f340002 	svcls	0x00340002
	...
    1718:	00500001 	subseq	r0, r0, r1
    171c:	00000000 	andeq	r0, r0, r0
    1720:	01000000 	mrseq	r0, (UNDEF: 0)
    1724:	00005000 	andeq	r5, r0, r0
    1728:	00000000 	andeq	r0, r0, r0
    172c:	12140000 	andsne	r0, r4, #0
    1730:	12160800 	andsne	r0, r6, #0
    1734:	00020800 	andeq	r0, r2, r0, lsl #16
    1738:	1216007d 	andsne	r0, r6, #125	; 0x7d
    173c:	12540800 	subsne	r0, r4, #0
    1740:	00020800 	andeq	r0, r2, r0, lsl #16
    1744:	0000107d 	andeq	r1, r0, sp, ror r0
    1748:	00000000 	andeq	r0, r0, r0
    174c:	12140000 	andsne	r0, r4, #0
    1750:	121c0800 	andsne	r0, ip, #0
    1754:	00010800 	andeq	r0, r1, r0, lsl #16
    1758:	00121c50 	andseq	r1, r2, r0, asr ip
    175c:	00125408 	andseq	r5, r2, r8, lsl #8
    1760:	55000108 	strpl	r0, [r0, #-264]	; 0x108
	...
    176c:	08001214 	stmdaeq	r0, {r2, r4, r9, ip}
    1770:	08001220 	stmdaeq	r0, {r5, r9, ip}
    1774:	9f340002 	svcls	0x00340002
    1778:	08001220 	stmdaeq	r0, {r5, r9, ip}
    177c:	0800122c 	stmdaeq	r0, {r2, r3, r5, r9, ip}
    1780:	40500001 	subsmi	r0, r0, r1
    1784:	54080012 	strpl	r0, [r8], #-18
    1788:	01080012 	tsteq	r8, r2, lsl r0
    178c:	00005000 	andeq	r5, r0, r0
	...
    179c:	00010000 	andeq	r0, r1, r0
    17a0:	00000050 	andeq	r0, r0, r0, asr r0
    17a4:	00000000 	andeq	r0, r0, r0
    17a8:	f3000400 	vshl.u8	d0, d0, d0
    17ac:	009f5001 	addseq	r5, pc, r1
	...
    17bc:	02000000 	andeq	r0, r0, #0
    17c0:	009f3000 	addseq	r3, pc, r0
    17c4:	00000000 	andeq	r0, r0, r0
    17c8:	0c000000 	stceq	0, cr0, [r0], {-0}
    17cc:	0a007000 	beq	1d7d4 <__Stack_Size+0x1d3d4>
    17d0:	711affff 			; <UNDEFINED> instruction: 0x711affff
    17d4:	2e301a00 	vaddcs.f32	s2, s0, s0
    17d8:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    17dc:	00000000 	andeq	r0, r0, r0
    17e0:	f3000d00 	vpadd.f32	d0, d0, d0
    17e4:	ff0a5001 			; <UNDEFINED> instruction: 0xff0a5001
    17e8:	00711aff 	ldrshteq	r1, [r1], #-175	; 0xffffff51
    17ec:	9f2e301a 	svcls	0x002e301a
	...
    1800:	007d0002 	rsbseq	r0, sp, r2
	...
    180c:	087d0002 	ldmdaeq	sp!, {r1}^
	...
    1820:	00500001 	subseq	r0, r0, r1
    1824:	00000000 	andeq	r0, r0, r0
    1828:	04000000 	streq	r0, [r0], #-0
    182c:	5001f300 	andpl	pc, r1, r0, lsl #6
    1830:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    1834:	00000000 	andeq	r0, r0, r0
    1838:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    1844:	01f30004 	mvnseq	r0, r4
    1848:	00009f50 	andeq	r9, r0, r0, asr pc
    184c:	00000000 	andeq	r0, r0, r0
    1850:	00010000 	andeq	r0, r1, r0
    1854:	00000050 	andeq	r0, r0, r0, asr r0
    1858:	00000000 	andeq	r0, r0, r0
    185c:	f3000400 	vshl.u8	d0, d0, d0
    1860:	009f5001 	addseq	r5, pc, r1
    1864:	00000000 	andeq	r0, r0, r0
    1868:	01000000 	mrseq	r0, (UNDEF: 0)
    186c:	00005000 	andeq	r5, r0, r0
    1870:	00000000 	andeq	r0, r0, r0
    1874:	00040000 	andeq	r0, r4, r0
    1878:	9f5001f3 	svcls	0x005001f3
	...
    1884:	00500001 	subseq	r0, r0, r1
    1888:	00000000 	andeq	r0, r0, r0
    188c:	04000000 	streq	r0, [r0], #-0
    1890:	5001f300 	andpl	pc, r1, r0, lsl #6
    1894:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    1898:	00000000 	andeq	r0, r0, r0
    189c:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    18a8:	01f30004 	mvnseq	r0, r4
    18ac:	00009f50 	andeq	r9, r0, r0, asr pc
    18b0:	00000000 	andeq	r0, r0, r0
    18b4:	00010000 	andeq	r0, r1, r0
    18b8:	00000050 	andeq	r0, r0, r0, asr r0
    18bc:	00000000 	andeq	r0, r0, r0
    18c0:	f3000400 	vshl.u8	d0, d0, d0
    18c4:	009f5001 	addseq	r5, pc, r1
    18c8:	00000000 	andeq	r0, r0, r0
    18cc:	01000000 	mrseq	r0, (UNDEF: 0)
    18d0:	00005000 	andeq	r5, r0, r0
	...
    18e0:	00020000 	andeq	r0, r2, r0
    18e4:	0000007d 	andeq	r0, r0, sp, ror r0
    18e8:	00000000 	andeq	r0, r0, r0
    18ec:	00020000 	andeq	r0, r2, r0
    18f0:	0000087d 	andeq	r0, r0, sp, ror r8
    18f4:	00000000 	andeq	r0, r0, r0
    18f8:	12780000 	rsbsne	r0, r8, #0
    18fc:	127c0800 	rsbsne	r0, ip, #0
    1900:	00020800 	andeq	r0, r2, r0, lsl #16
    1904:	127c007d 	rsbsne	r0, ip, #125	; 0x7d
    1908:	13180800 	tstne	r8, #0
    190c:	00020800 	andeq	r0, r2, r0, lsl #16
    1910:	0000147d 	andeq	r1, r0, sp, ror r4
    1914:	00000000 	andeq	r0, r0, r0
    1918:	12780000 	rsbsne	r0, r8, #0
    191c:	12840800 	addne	r0, r4, #0
    1920:	00010800 	andeq	r0, r1, r0, lsl #16
    1924:	00128451 	andseq	r8, r2, r1, asr r4
    1928:	00131808 	andseq	r1, r3, r8, lsl #16
    192c:	f3000408 	vshl.u8	d0, d8, d0
    1930:	009f5101 	addseq	r5, pc, r1, lsl #2
    1934:	00000000 	andeq	r0, r0, r0
    1938:	78000000 	stmdavc	r0, {}	; <UNPREDICTABLE>
    193c:	88080012 	stmdahi	r8, {r1, r4}
    1940:	02080012 	andeq	r0, r8, #18
    1944:	889f3000 	ldmhi	pc, {ip, sp}	; <UNPREDICTABLE>
    1948:	8c080012 	stchi	0, cr0, [r8], {18}
    194c:	06080012 			; <UNDEFINED> instruction: 0x06080012
    1950:	08007500 	stmdaeq	r0, {r8, sl, ip, sp, lr}
    1954:	8c9f1aff 	vldmiahi	pc, {s2-s256}
    1958:	18080012 	stmdane	r8, {r1, r4}
    195c:	01080013 	tsteq	r8, r3, lsl r0
    1960:	00005500 	andeq	r5, r0, r0, lsl #10
    1964:	00000000 	andeq	r0, r0, r0
    1968:	12780000 	rsbsne	r0, r8, #0
    196c:	12960800 	addsne	r0, r6, #0
    1970:	00020800 	andeq	r0, r2, r0, lsl #16
    1974:	12a09f30 	adcne	r9, r0, #192	; 0xc0
    1978:	12d00800 	sbcsne	r0, r0, #0
    197c:	00010800 	andeq	r0, r1, r0, lsl #16
    1980:	0012e656 	andseq	lr, r2, r6, asr r6
    1984:	00131608 	andseq	r1, r3, r8, lsl #12
    1988:	56000108 	strpl	r0, [r0], -r8, lsl #2
	...
    1994:	08001278 	stmdaeq	r0, {r3, r4, r5, r6, r9, ip}
    1998:	08001296 	stmdaeq	r0, {r1, r2, r4, r7, r9, ip}
    199c:	9f300002 	svcls	0x00300002
    19a0:	080012ca 	stmdaeq	r0, {r1, r3, r6, r7, r9, ip}
    19a4:	080012d0 	stmdaeq	r0, {r4, r6, r7, r9, ip}
    19a8:	d6520001 	ldrble	r0, [r2], -r1
    19ac:	d8080012 	stmdale	r8, {r1, r4}
    19b0:	02080012 	andeq	r0, r8, #18
    19b4:	109f3000 	addsne	r3, pc, r0
    19b8:	16080013 			; <UNDEFINED> instruction: 0x16080013
    19bc:	01080013 	tsteq	r8, r3, lsl r0
    19c0:	00005200 	andeq	r5, r0, r0, lsl #4
    19c4:	00000000 	andeq	r0, r0, r0
    19c8:	12780000 	rsbsne	r0, r8, #0
    19cc:	12960800 	addsne	r0, r6, #0
    19d0:	00020800 	andeq	r0, r2, r0, lsl #16
    19d4:	129c9f30 	addsne	r9, ip, #192	; 0xc0
    19d8:	12a40800 	adcne	r0, r4, #0
    19dc:	00010800 	andeq	r0, r1, r0, lsl #16
    19e0:	0012a457 	andseq	sl, r2, r7, asr r4
    19e4:	0012a608 	andseq	sl, r2, r8, lsl #12
    19e8:	72000508 	andvc	r0, r0, #33554432	; 0x2000000
    19ec:	9f243200 	svcls	0x00243200
    19f0:	080012a6 	stmdaeq	r0, {r1, r2, r5, r7, r9, ip}
    19f4:	080012b2 	stmdaeq	r0, {r1, r4, r5, r7, r9, ip}
    19f8:	b2570001 	subslt	r0, r7, #1
    19fc:	c8080012 	stmdagt	r8, {r1, r4}
    1a00:	05080012 	streq	r0, [r8, #-18]
    1a04:	32007200 	andcc	r7, r0, #0
    1a08:	12e29f24 	rscne	r9, r2, #144	; 0x90
    1a0c:	12ea0800 	rscne	r0, sl, #0
    1a10:	00010800 	andeq	r0, r1, r0, lsl #16
    1a14:	0012ea57 	andseq	lr, r2, r7, asr sl
    1a18:	0012ec08 	andseq	lr, r2, r8, lsl #24
    1a1c:	72000508 	andvc	r0, r0, #33554432	; 0x2000000
    1a20:	9f243200 	svcls	0x00243200
    1a24:	080012ec 	stmdaeq	r0, {r2, r3, r5, r6, r7, r9, ip}
    1a28:	080012f8 	stmdaeq	r0, {r3, r4, r5, r6, r7, r9, ip}
    1a2c:	f8570001 			; <UNDEFINED> instruction: 0xf8570001
    1a30:	0e080012 	mcreq	0, 0, r0, cr8, cr2, {0}
    1a34:	05080013 	streq	r0, [r8, #-19]
    1a38:	32007200 	andcc	r7, r0, #0
    1a3c:	00009f24 	andeq	r9, r0, r4, lsr #30
    1a40:	00000000 	andeq	r0, r0, r0
    1a44:	12780000 	rsbsne	r0, r8, #0
    1a48:	12940800 	addsne	r0, r4, #0
    1a4c:	00020800 	andeq	r0, r2, r0, lsl #16
    1a50:	12949f30 	addsne	r9, r4, #192	; 0xc0
    1a54:	12d00800 	sbcsne	r0, r0, #0
    1a58:	00010800 	andeq	r0, r1, r0, lsl #16
    1a5c:	0012d654 	andseq	sp, r2, r4, asr r6
    1a60:	00131608 	andseq	r1, r3, r8, lsl #12
    1a64:	54000108 	strpl	r0, [r0], #-264	; 0x108
	...
    1a70:	08001278 	stmdaeq	r0, {r3, r4, r5, r6, r9, ip}
    1a74:	08001296 	stmdaeq	r0, {r1, r2, r4, r7, r9, ip}
    1a78:	9f300002 	svcls	0x00300002
    1a7c:	080012a6 	stmdaeq	r0, {r1, r2, r5, r7, r9, ip}
    1a80:	080012ae 	stmdaeq	r0, {r1, r2, r3, r5, r7, r9, ip}
    1a84:	773f0005 	ldrvc	r0, [pc, -r5]!
    1a88:	ae9f2400 	cdpge	4, 9, cr2, cr15, cr0, {0}
    1a8c:	c8080012 	stmdagt	r8, {r1, r4}
    1a90:	01080012 	tsteq	r8, r2, lsl r0
    1a94:	12ec5c00 	rscne	r5, ip, #0
    1a98:	12f40800 	rscsne	r0, r4, #0
    1a9c:	00050800 	andeq	r0, r5, r0, lsl #16
    1aa0:	2400773f 	strcs	r7, [r0], #-1855	; 0x73f
    1aa4:	0012f49f 	mulseq	r2, pc, r4	; <UNPREDICTABLE>
    1aa8:	00130e08 	andseq	r0, r3, r8, lsl #28
    1aac:	5c000108 	stfpls	f0, [r0], {8}
	...
    1ab8:	08001318 	stmdaeq	r0, {r3, r4, r8, r9, ip}
    1abc:	08001322 	stmdaeq	r0, {r1, r5, r8, r9, ip}
    1ac0:	22500001 	subscs	r0, r0, #1
    1ac4:	24080013 	strcs	r0, [r8], #-19
    1ac8:	04080013 	streq	r0, [r8], #-19
    1acc:	5001f300 	andpl	pc, r1, r0, lsl #6
    1ad0:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    1ad4:	00000000 	andeq	r0, r0, r0
    1ad8:	00131800 	andseq	r1, r3, r0, lsl #16
    1adc:	00131a08 	andseq	r1, r3, r8, lsl #20
    1ae0:	30000208 	andcc	r0, r0, r8, lsl #4
    1ae4:	00131a9f 	mulseq	r3, pc, sl	; <UNPREDICTABLE>
    1ae8:	00132408 	andseq	r2, r3, r8, lsl #8
    1aec:	71000c08 	tstvc	r0, r8, lsl #24
    1af0:	ffff0a00 			; <UNDEFINED> instruction: 0xffff0a00
    1af4:	1a00731a 	bne	1e764 <__Stack_Size+0x1e364>
    1af8:	009f2e30 	addseq	r2, pc, r0, lsr lr	; <UNPREDICTABLE>
	...
    1b08:	01000000 	mrseq	r0, (UNDEF: 0)
    1b0c:	00005000 	andeq	r5, r0, r0
    1b10:	00000000 	andeq	r0, r0, r0
    1b14:	00040000 	andeq	r0, r4, r0
    1b18:	9f5001f3 	svcls	0x005001f3
	...
    1b2c:	00500001 	subseq	r0, r0, r1
    1b30:	00000000 	andeq	r0, r0, r0
    1b34:	04000000 	streq	r0, [r0], #-0
    1b38:	5001f300 	andpl	pc, r1, r0, lsl #6
    1b3c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    1b4c:	30000200 	andcc	r0, r0, r0, lsl #4
    1b50:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    1b54:	00000000 	andeq	r0, r0, r0
    1b58:	71000c00 	tstvc	r0, r0, lsl #24
    1b5c:	ffff0a00 			; <UNDEFINED> instruction: 0xffff0a00
    1b60:	1a00731a 	bne	1e7d0 <__Stack_Size+0x1e3d0>
    1b64:	009f2e30 	addseq	r2, pc, r0, lsr lr	; <UNPREDICTABLE>
	...
    1b74:	01000000 	mrseq	r0, (UNDEF: 0)
    1b78:	00005000 	andeq	r5, r0, r0
    1b7c:	00000000 	andeq	r0, r0, r0
    1b80:	00040000 	andeq	r0, r4, r0
    1b84:	9f5001f3 	svcls	0x005001f3
	...
    1b98:	3c400004 	mcrrcc	0, 0, r0, r0, cr4
    1b9c:	00009f24 	andeq	r9, r0, r4, lsr #30
    1ba0:	00000000 	andeq	r0, r0, r0
    1ba4:	00010000 	andeq	r0, r1, r0
    1ba8:	00000053 	andeq	r0, r0, r3, asr r0
	...
    1bb8:	7d000200 	sfmvc	f0, 4, [r0, #-0]
	...
    1bc4:	7d000200 	sfmvc	f0, 4, [r0, #-0]
    1bc8:	00000008 	andeq	r0, r0, r8
	...
    1bd8:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    1be4:	01f30004 	mvnseq	r0, r4
    1be8:	00009f50 	andeq	r9, r0, r0, asr pc
	...
    1bf8:	00010000 	andeq	r0, r1, r0
    1bfc:	00000051 	andeq	r0, r0, r1, asr r0
    1c00:	00000000 	andeq	r0, r0, r0
    1c04:	f3000400 	vshl.u8	d0, d0, d0
    1c08:	009f5101 	addseq	r5, pc, r1, lsl #2
	...
    1c18:	02000000 	andeq	r0, r0, #0
    1c1c:	009f3000 	addseq	r3, pc, r0
    1c20:	00000000 	andeq	r0, r0, r0
    1c24:	01000000 	mrseq	r0, (UNDEF: 0)
    1c28:	00005400 	andeq	r5, r0, r0, lsl #8
    1c2c:	00000000 	andeq	r0, r0, r0
    1c30:	000b0000 	andeq	r0, fp, r0
    1c34:	ff080070 			; <UNDEFINED> instruction: 0xff080070
    1c38:	7324341a 	teqvc	r4, #436207616	; 0x1a000000
    1c3c:	009f2100 	addseq	r2, pc, r0, lsl #2
    1c40:	00000000 	andeq	r0, r0, r0
    1c44:	01000000 	mrseq	r0, (UNDEF: 0)
    1c48:	00005000 	andeq	r5, r0, r0
    1c4c:	00000000 	andeq	r0, r0, r0
    1c50:	132c0000 	teqne	ip, #0
    1c54:	132e0800 	teqne	lr, #0
    1c58:	00020800 	andeq	r0, r2, r0, lsl #16
    1c5c:	132e007d 	teqne	lr, #125	; 0x7d
    1c60:	13840800 	orrne	r0, r4, #0
    1c64:	00020800 	andeq	r0, r2, r0, lsl #16
    1c68:	00000c7d 	andeq	r0, r0, sp, ror ip
    1c6c:	00000000 	andeq	r0, r0, r0
    1c70:	132c0000 	teqne	ip, #0
    1c74:	13700800 	cmnne	r0, #0
    1c78:	00010800 	andeq	r0, r1, r0, lsl #16
    1c7c:	00137050 	andseq	r7, r3, r0, asr r0
    1c80:	00138408 	andseq	r8, r3, r8, lsl #8
    1c84:	f3000408 	vshl.u8	d0, d8, d0
    1c88:	009f5001 	addseq	r5, pc, r1
    1c8c:	00000000 	andeq	r0, r0, r0
    1c90:	2c000000 	stccs	0, cr0, [r0], {-0}
    1c94:	72080013 	andvc	r0, r8, #19
    1c98:	01080013 	tsteq	r8, r3, lsl r0
    1c9c:	13725100 	cmnne	r2, #0
    1ca0:	13840800 	orrne	r0, r4, #0
    1ca4:	00040800 	andeq	r0, r4, r0, lsl #16
    1ca8:	9f5101f3 	svcls	0x005101f3
	...
    1cb4:	0800132c 	stmdaeq	r0, {r2, r3, r5, r8, r9, ip}
    1cb8:	0800133c 	stmdaeq	r0, {r2, r3, r4, r5, r8, r9, ip}
    1cbc:	9f300002 	svcls	0x00300002
    1cc0:	0800133c 	stmdaeq	r0, {r2, r3, r4, r5, r8, r9, ip}
    1cc4:	08001376 	stmdaeq	r0, {r1, r2, r4, r5, r6, r8, r9, ip}
    1cc8:	76540001 	ldrbvc	r0, [r4], -r1
    1ccc:	84080013 	strhi	r0, [r8], #-19
    1cd0:	08080013 	stmdaeq	r8, {r0, r1, r4}
    1cd4:	5001f300 	andpl	pc, r1, r0, lsl #6
    1cd8:	1affff0a 	bne	1908 <__Stack_Size+0x1508>
    1cdc:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    1ce0:	00000000 	andeq	r0, r0, r0
    1ce4:	00132c00 	andseq	r2, r3, r0, lsl #24
    1ce8:	00135008 	andseq	r5, r3, r8
    1cec:	30000208 	andcc	r0, r0, r8, lsl #4
    1cf0:	0013509f 	mulseq	r3, pc, r0	; <UNPREDICTABLE>
    1cf4:	00135c08 	andseq	r5, r3, r8, lsl #24
    1cf8:	33000b08 	movwcc	r0, #2824	; 0xb08
    1cfc:	3f4e0070 	svccc	0x004e0070
    1d00:	25401a24 	strbcs	r1, [r0, #-2596]	; 0xa24
    1d04:	135c9f24 	cmpne	ip, #144	; 0x90
    1d08:	13640800 	cmnne	r4, #0
    1d0c:	00020800 	andeq	r0, r2, r0, lsl #16
    1d10:	00009f30 	andeq	r9, r0, r0, lsr pc
    1d14:	00000000 	andeq	r0, r0, r0
    1d18:	132c0000 	teqne	ip, #0
    1d1c:	133a0800 	teqne	sl, #0
    1d20:	00020800 	andeq	r0, r2, r0, lsl #16
    1d24:	133a9f30 	teqne	sl, #192	; 0xc0
    1d28:	13840800 	orrne	r0, r4, #0
    1d2c:	00010800 	andeq	r0, r1, r0, lsl #16
    1d30:	00000053 	andeq	r0, r0, r3, asr r0
    1d34:	00000000 	andeq	r0, r0, r0
    1d38:	00132c00 	andseq	r2, r3, r0, lsl #24
    1d3c:	00133a08 	andseq	r3, r3, r8, lsl #20
    1d40:	30000208 	andcc	r0, r0, r8, lsl #4
    1d44:	00133a9f 	mulseq	r3, pc, sl	; <UNPREDICTABLE>
    1d48:	00137008 	andseq	r7, r3, r8
    1d4c:	70000908 	andvc	r0, r0, r8, lsl #18
    1d50:	243f4e00 	ldrtcs	r4, [pc], #-3584	; 1d58 <__Stack_Size+0x1958>
    1d54:	9f25401a 	svcls	0x0025401a
    1d58:	08001370 	stmdaeq	r0, {r4, r5, r6, r8, r9, ip}
    1d5c:	08001384 	stmdaeq	r0, {r2, r7, r8, r9, ip}
    1d60:	01f3000a 	mvnseq	r0, sl
    1d64:	243f4e50 	ldrtcs	r4, [pc], #-3664	; 1d6c <__Stack_Size+0x196c>
    1d68:	9f25401a 	svcls	0x0025401a
	...
    1d7c:	007d0002 	rsbseq	r0, sp, r2
	...
    1d88:	0c7d0002 	ldcleq	0, cr0, [sp], #-8
	...
    1d9c:	00500001 	subseq	r0, r0, r1
    1da0:	00000000 	andeq	r0, r0, r0
    1da4:	04000000 	streq	r0, [r0], #-0
    1da8:	5001f300 	andpl	pc, r1, r0, lsl #6
    1dac:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    1dbc:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    1dc8:	01f30004 	mvnseq	r0, r4
    1dcc:	00009f51 	andeq	r9, r0, r1, asr pc
	...
    1ddc:	00020000 	andeq	r0, r2, r0
    1de0:	00009f30 	andeq	r9, r0, r0, lsr pc
    1de4:	00000000 	andeq	r0, r0, r0
    1de8:	00050000 	andeq	r0, r5, r0
    1dec:	2400723f 	strcs	r7, [r0], #-575	; 0x23f
    1df0:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    1df4:	00000000 	andeq	r0, r0, r0
    1df8:	54000100 	strpl	r0, [r0], #-256	; 0x100
	...
    1e04:	723f0005 	eorsvc	r0, pc, #5
    1e08:	009f2400 	addseq	r2, pc, r0, lsl #8
	...
    1e18:	02000000 	andeq	r0, r0, #0
    1e1c:	009f3000 	addseq	r3, pc, r0
    1e20:	00000000 	andeq	r0, r0, r0
    1e24:	01000000 	mrseq	r0, (UNDEF: 0)
    1e28:	00005200 	andeq	r5, r0, r0, lsl #4
	...
    1e38:	00020000 	andeq	r0, r2, r0
    1e3c:	00009f30 	andeq	r9, r0, r0, lsr pc
    1e40:	00000000 	andeq	r0, r0, r0
    1e44:	00020000 	andeq	r0, r2, r0
    1e48:	00009f31 	andeq	r9, r0, r1, lsr pc
    1e4c:	00000000 	andeq	r0, r0, r0
    1e50:	00020000 	andeq	r0, r2, r0
    1e54:	00009f32 	andeq	r9, r0, r2, lsr pc
    1e58:	00000000 	andeq	r0, r0, r0
    1e5c:	00020000 	andeq	r0, r2, r0
    1e60:	00009f33 	andeq	r9, r0, r3, lsr pc
    1e64:	00000000 	andeq	r0, r0, r0
    1e68:	13840000 	orrne	r0, r4, #0
    1e6c:	13880800 	orrne	r0, r8, #0
    1e70:	00010800 	andeq	r0, r1, r0, lsl #16
    1e74:	00138850 	andseq	r8, r3, r0, asr r8
    1e78:	00139808 	andseq	r9, r3, r8, lsl #16
    1e7c:	f3000408 	vshl.u8	d0, d8, d0
    1e80:	009f5001 	addseq	r5, pc, r1
    1e84:	00000000 	andeq	r0, r0, r0
    1e88:	98000000 	stmdals	r0, {}	; <UNPREDICTABLE>
    1e8c:	9c080013 	stcls	0, cr0, [r8], {19}
    1e90:	02080013 	andeq	r0, r8, #19
    1e94:	9c007d00 	stcls	13, cr7, [r0], {-0}
    1e98:	1c080013 	stcne	0, cr0, [r8], {19}
    1e9c:	02080014 	andeq	r0, r8, #20
    1ea0:	00107d00 	andseq	r7, r0, r0, lsl #26
    1ea4:	00000000 	andeq	r0, r0, r0
    1ea8:	98000000 	stmdals	r0, {}	; <UNPREDICTABLE>
    1eac:	ea080013 	b	201f00 <__Stack_Size+0x201b00>
    1eb0:	01080013 	tsteq	r8, r3, lsl r0
    1eb4:	13ea5000 	mvnne	r5, #0
    1eb8:	13fc0800 	mvnsne	r0, #0
    1ebc:	00040800 	andeq	r0, r4, r0, lsl #16
    1ec0:	9f5001f3 	svcls	0x005001f3
    1ec4:	080013fc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, r8, r9, ip}
    1ec8:	080013fe 	stmdaeq	r0, {r1, r2, r3, r4, r5, r6, r7, r8, r9, ip}
    1ecc:	fe500001 	cdp2	0, 5, cr0, cr0, cr1, {0}
    1ed0:	1c080013 	stcne	0, cr0, [r8], {19}
    1ed4:	04080014 	streq	r0, [r8], #-20
    1ed8:	5001f300 	andpl	pc, r1, r0, lsl #6
    1edc:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    1ee0:	00000000 	andeq	r0, r0, r0
    1ee4:	00139800 	andseq	r9, r3, r0, lsl #16
    1ee8:	0013aa08 	andseq	sl, r3, r8, lsl #20
    1eec:	30000208 	andcc	r0, r0, r8, lsl #4
    1ef0:	0013aa9f 	mulseq	r3, pc, sl	; <UNPREDICTABLE>
    1ef4:	0013b808 	andseq	fp, r3, r8, lsl #16
    1ef8:	51000108 	tstpl	r0, r8, lsl #2
    1efc:	080013b8 	stmdaeq	r0, {r3, r4, r5, r7, r8, r9, ip}
    1f00:	080013c4 	stmdaeq	r0, {r2, r6, r7, r8, r9, ip}
    1f04:	c4540001 	ldrbgt	r0, [r4], #-1
    1f08:	e0080013 	and	r0, r8, r3, lsl r0
    1f0c:	01080013 	tsteq	r8, r3, lsl r0
    1f10:	13e05500 	mvnne	r5, #0
    1f14:	13e20800 	mvnne	r0, #0
    1f18:	00060800 	andeq	r0, r6, r0, lsl #16
    1f1c:	00710075 	rsbseq	r0, r1, r5, ror r0
    1f20:	13e29f1a 	mvnne	r9, #104	; 0x68
    1f24:	13e40800 	mvnne	r0, #0
    1f28:	00010800 	andeq	r0, r1, r0, lsl #16
    1f2c:	0013e451 	andseq	lr, r3, r1, asr r4
    1f30:	0013ea08 	andseq	lr, r3, r8, lsl #20
    1f34:	08001208 	stmdaeq	r0, {r3, r9, ip}
    1f38:	940070ff 	strls	r7, [r0], #-255	; 0xff
    1f3c:	081a3301 	ldmdaeq	sl, {r0, r8, r9, ip, sp}
    1f40:	24331aff 	ldrtcs	r1, [r3], #-2815	; 0xaff
    1f44:	1a007524 	bne	1f3dc <__Stack_Size+0x1efdc>
    1f48:	0013ea9f 	mulseq	r3, pc, sl	; <UNPREDICTABLE>
    1f4c:	0013fc08 	andseq	pc, r3, r8, lsl #24
    1f50:	08001308 	stmdaeq	r0, {r3, r8, r9, ip}
    1f54:	5001f3ff 	strdpl	pc, [r1], -pc	; <UNPREDICTABLE>
    1f58:	1a330194 	bne	cc25b0 <__Stack_Size+0xcc21b0>
    1f5c:	331aff08 	tstcc	sl, #32
    1f60:	00752424 	rsbseq	r2, r5, r4, lsr #8
    1f64:	13fc9f1a 	mvnsne	r9, #104	; 0x68
    1f68:	141c0800 	ldrne	r0, [ip], #-2048	; 0x800
    1f6c:	00020800 	andeq	r0, r2, r0, lsl #16
    1f70:	00009f30 	andeq	r9, r0, r0, lsr pc
    1f74:	00000000 	andeq	r0, r0, r0
    1f78:	13980000 	orrsne	r0, r8, #0
    1f7c:	13dc0800 	bicsne	r0, ip, #0
    1f80:	00020800 	andeq	r0, r2, r0, lsl #16
    1f84:	13dc9f30 	bicsne	r9, ip, #192	; 0xc0
    1f88:	13e00800 	mvnne	r0, #0
    1f8c:	00010800 	andeq	r0, r1, r0, lsl #16
    1f90:	0013e056 	andseq	lr, r3, r6, asr r0
    1f94:	0013e408 	andseq	lr, r3, r8, lsl #8
    1f98:	54000108 	strpl	r0, [r0], #-264	; 0x108
    1f9c:	080013e4 	stmdaeq	r0, {r2, r5, r6, r7, r8, r9, ip}
    1fa0:	080013ec 	stmdaeq	r0, {r2, r3, r5, r6, r7, r8, r9, ip}
    1fa4:	ec510001 	mrrc	0, 0, r0, r1, cr1
    1fa8:	f0080013 			; <UNDEFINED> instruction: 0xf0080013
    1fac:	07080013 	smladeq	r8, r3, r0, r0
    1fb0:	32007200 	andcc	r7, r0, #0
    1fb4:	22007324 	andcs	r7, r0, #-1879048192	; 0x90000000
    1fb8:	080013f0 	stmdaeq	r0, {r4, r5, r6, r7, r8, r9, ip}
    1fbc:	080013fc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, r8, r9, ip}
    1fc0:	01f30012 	mvnseq	r0, r2, lsl r0
    1fc4:	08019450 	stmdaeq	r1, {r4, r6, sl, ip, pc}
    1fc8:	25321aff 	ldrcs	r1, [r2, #-2815]!	; 0xaff
    1fcc:	3201c023 	andcc	ip, r1, #35	; 0x23
    1fd0:	22007324 	andcs	r7, r0, #-1879048192	; 0x90000000
    1fd4:	080013fc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, r8, r9, ip}
    1fd8:	0800141c 	stmdaeq	r0, {r2, r3, r4, sl, ip}
    1fdc:	9f300002 	svcls	0x00300002
	...
    1fe8:	08001398 	stmdaeq	r0, {r3, r4, r7, r8, r9, ip}
    1fec:	080013dc 	stmdaeq	r0, {r2, r3, r4, r6, r7, r8, r9, ip}
    1ff0:	9f300002 	svcls	0x00300002
    1ff4:	080013dc 	stmdaeq	r0, {r2, r3, r4, r6, r7, r8, r9, ip}
    1ff8:	080013e2 	stmdaeq	r0, {r1, r5, r6, r7, r8, r9, ip}
    1ffc:	e2510001 	subs	r0, r1, #1
    2000:	ea080013 	b	202054 <__Stack_Size+0x201c54>
    2004:	0f080013 	svceq	0x00080013
    2008:	70ff0800 	rscsvc	r0, pc, r0, lsl #16
    200c:	33019400 	movwcc	r9, #5120	; 0x1400
    2010:	1aff081a 	bne	fffc4080 <SCS_BASE+0x1ffb6080>
    2014:	9f242433 	svcls	0x00242433
    2018:	080013ea 	stmdaeq	r0, {r1, r3, r5, r6, r7, r8, r9, ip}
    201c:	080013fc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, r8, r9, ip}
    2020:	ff080010 			; <UNDEFINED> instruction: 0xff080010
    2024:	945001f3 	ldrbls	r0, [r0], #-499	; 0x1f3
    2028:	081a3301 	ldmdaeq	sl, {r0, r8, r9, ip, sp}
    202c:	24331aff 	ldrtcs	r1, [r3], #-2815	; 0xaff
    2030:	13fc9f24 	mvnsne	r9, #144	; 0x90
    2034:	141c0800 	ldrne	r0, [ip], #-2048	; 0x800
    2038:	00020800 	andeq	r0, r2, r0, lsl #16
    203c:	00009f30 	andeq	r9, r0, r0, lsr pc
    2040:	00000000 	andeq	r0, r0, r0
    2044:	13980000 	orrsne	r0, r8, #0
    2048:	13aa0800 			; <UNDEFINED> instruction: 0x13aa0800
    204c:	00020800 	andeq	r0, r2, r0, lsl #16
    2050:	13aa9f30 			; <UNDEFINED> instruction: 0x13aa9f30
    2054:	13b00800 	movsne	r0, #0
    2058:	00050800 	andeq	r0, r5, r0, lsl #16
    205c:	1c007134 	stfnes	f7, [r0], {52}	; 0x34
    2060:	0013b09f 	mulseq	r3, pc, r0	; <UNPREDICTABLE>
    2064:	0013c208 	andseq	ip, r3, r8, lsl #4
    2068:	52000108 	andpl	r0, r0, #2
    206c:	080013fc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, r8, r9, ip}
    2070:	0800141c 	stmdaeq	r0, {r2, r3, r4, sl, ip}
    2074:	9f300002 	svcls	0x00300002
	...
    2080:	08001398 	stmdaeq	r0, {r3, r4, r7, r8, r9, ip}
    2084:	080013aa 	stmdaeq	r0, {r1, r3, r5, r7, r8, r9, ip}
    2088:	9f3f0002 	svcls	0x003f0002
    208c:	080013aa 	stmdaeq	r0, {r1, r3, r5, r7, r8, r9, ip}
    2090:	080013b4 	stmdaeq	r0, {r2, r4, r5, r7, r8, r9, ip}
    2094:	713f0005 	teqvc	pc, r5
    2098:	b49f2500 	ldrlt	r2, [pc], #1280	; 20a0 <__Stack_Size+0x1ca0>
    209c:	be080013 	mcrlt	0, 0, r0, cr8, cr3, {0}
    20a0:	01080013 	tsteq	r8, r3, lsl r0
    20a4:	13fc5500 	mvnsne	r5, #0
    20a8:	141c0800 	ldrne	r0, [ip], #-2048	; 0x800
    20ac:	00020800 	andeq	r0, r2, r0, lsl #16
    20b0:	00009f3f 	andeq	r9, r0, pc, lsr pc
	...
    20c0:	00010000 	andeq	r0, r1, r0
    20c4:	00000050 	andeq	r0, r0, r0, asr r0
    20c8:	00000000 	andeq	r0, r0, r0
    20cc:	f3000400 	vshl.u8	d0, d0, d0
    20d0:	009f5001 	addseq	r5, pc, r1
	...
    20e0:	01000000 	mrseq	r0, (UNDEF: 0)
    20e4:	00005000 	andeq	r5, r0, r0
    20e8:	00000000 	andeq	r0, r0, r0
    20ec:	00040000 	andeq	r0, r4, r0
    20f0:	9f5001f3 	svcls	0x005001f3
	...
    2104:	9f300002 	svcls	0x00300002
	...
    2110:	00720009 	rsbseq	r0, r2, r9
    2114:	711a0071 	tstvc	sl, r1, ror r0
    2118:	009f2900 	addseq	r2, pc, r0, lsl #18
	...
    2128:	02000000 	andeq	r0, r0, #0
    212c:	009f3000 	addseq	r3, pc, r0
    2130:	00000000 	andeq	r0, r0, r0
    2134:	01000000 	mrseq	r0, (UNDEF: 0)
    2138:	00005100 	andeq	r5, r0, r0, lsl #2
	...
    2148:	00010000 	andeq	r0, r1, r0
    214c:	00000050 	andeq	r0, r0, r0, asr r0
    2150:	00000000 	andeq	r0, r0, r0
    2154:	f3000400 	vshl.u8	d0, d0, d0
    2158:	009f5001 	addseq	r5, pc, r1
	...
    2168:	01000000 	mrseq	r0, (UNDEF: 0)
    216c:	00005000 	andeq	r5, r0, r0
    2170:	00000000 	andeq	r0, r0, r0
    2174:	00040000 	andeq	r0, r4, r0
    2178:	9f5001f3 	svcls	0x005001f3
	...
    218c:	9f300002 	svcls	0x00300002
	...
    2198:	00720009 	rsbseq	r0, r2, r9
    219c:	711a0071 	tstvc	sl, r1, ror r0
    21a0:	009f2900 	addseq	r2, pc, r0, lsl #18
	...
    21b0:	02000000 	andeq	r0, r0, #0
    21b4:	009f3000 	addseq	r3, pc, r0
    21b8:	00000000 	andeq	r0, r0, r0
    21bc:	01000000 	mrseq	r0, (UNDEF: 0)
    21c0:	00005100 	andeq	r5, r0, r0, lsl #2
    21c4:	00000000 	andeq	r0, r0, r0
    21c8:	141c0000 	ldrne	r0, [ip], #-0
    21cc:	14280800 	strtne	r0, [r8], #-2048	; 0x800
    21d0:	00010800 	andeq	r0, r1, r0, lsl #16
    21d4:	00142850 	andseq	r2, r4, r0, asr r8
    21d8:	00143008 	andseq	r3, r4, r8
    21dc:	f3000408 	vshl.u8	d0, d8, d0
    21e0:	009f5001 	addseq	r5, pc, r1
    21e4:	00000000 	andeq	r0, r0, r0
    21e8:	1c000000 	stcne	0, cr0, [r0], {-0}
    21ec:	20080014 	andcs	r0, r8, r4, lsl r0
    21f0:	01080014 	tsteq	r8, r4, lsl r0
    21f4:	14205100 	strtne	r5, [r0], #-256	; 0x100
    21f8:	14300800 	ldrtne	r0, [r0], #-2048	; 0x800
    21fc:	00040800 	andeq	r0, r4, r0, lsl #16
    2200:	9f5101f3 	svcls	0x005101f3
	...
    220c:	08001430 	stmdaeq	r0, {r4, r5, sl, ip}
    2210:	08001432 	stmdaeq	r0, {r1, r4, r5, sl, ip}
    2214:	007d0002 	rsbseq	r0, sp, r2
    2218:	08001432 	stmdaeq	r0, {r1, r4, r5, sl, ip}
    221c:	08001448 	stmdaeq	r0, {r3, r6, sl, ip}
    2220:	087d0002 	ldmdaeq	sp!, {r1}^
	...
    2234:	00500001 	subseq	r0, r0, r1
    2238:	00000000 	andeq	r0, r0, r0
    223c:	04000000 	streq	r0, [r0], #-0
    2240:	5001f300 	andpl	pc, r1, r0, lsl #6
    2244:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    2248:	00000000 	andeq	r0, r0, r0
    224c:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    2258:	01f30004 	mvnseq	r0, r4
    225c:	00009f50 	andeq	r9, r0, r0, asr pc
	...
    226c:	00010000 	andeq	r0, r1, r0
    2270:	00000050 	andeq	r0, r0, r0, asr r0
    2274:	00000000 	andeq	r0, r0, r0
    2278:	f3000400 	vshl.u8	d0, d0, d0
    227c:	009f5001 	addseq	r5, pc, r1
	...
    228c:	02000000 	andeq	r0, r0, #0
    2290:	009f3000 	addseq	r3, pc, r0
    2294:	00000000 	andeq	r0, r0, r0
    2298:	01000000 	mrseq	r0, (UNDEF: 0)
    229c:	00005000 	andeq	r5, r0, r0
    22a0:	00000000 	andeq	r0, r0, r0
    22a4:	00080000 	andeq	r0, r8, r0
    22a8:	5001f331 	andpl	pc, r1, r1, lsr r3	; <UNPREDICTABLE>
    22ac:	9f241a4f 	svcls	0x00241a4f
	...
    22b8:	00500001 	subseq	r0, r0, r1
    22bc:	00000000 	andeq	r0, r0, r0
    22c0:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    22c4:	01f33100 	mvnseq	r3, r0, lsl #2
    22c8:	241a4f50 	ldrcs	r4, [sl], #-3920	; 0xf50
    22cc:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    22dc:	7d000200 	sfmvc	f0, 4, [r0, #-0]
	...
    22e8:	7d000200 	sfmvc	f0, 4, [r0, #-0]
    22ec:	00000010 	andeq	r0, r0, r0, lsl r0
	...
    22fc:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    2308:	01f30004 	mvnseq	r0, r4
    230c:	00009f50 	andeq	r9, r0, r0, asr pc
	...
    231c:	00010000 	andeq	r0, r1, r0
    2320:	00000051 	andeq	r0, r0, r1, asr r0
    2324:	00000000 	andeq	r0, r0, r0
    2328:	f3000400 	vshl.u8	d0, d0, d0
    232c:	009f5101 	addseq	r5, pc, r1, lsl #2
	...
    233c:	01000000 	mrseq	r0, (UNDEF: 0)
    2340:	00005200 	andeq	r5, r0, r0, lsl #4
    2344:	00000000 	andeq	r0, r0, r0
    2348:	00040000 	andeq	r0, r4, r0
    234c:	9f5201f3 	svcls	0x005201f3
	...
    2360:	9f300002 	svcls	0x00300002
	...
    236c:	76340005 	ldrtvc	r0, [r4], -r5
    2370:	009f1c00 	addseq	r1, pc, r0, lsl #24
    2374:	00000000 	andeq	r0, r0, r0
    2378:	01000000 	mrseq	r0, (UNDEF: 0)
    237c:	00005400 	andeq	r5, r0, r0, lsl #8
    2380:	00000000 	andeq	r0, r0, r0
    2384:	00010000 	andeq	r0, r1, r0
    2388:	00000052 	andeq	r0, r0, r2, asr r0
    238c:	00000000 	andeq	r0, r0, r0
    2390:	72000300 	andvc	r0, r0, #0
    2394:	00009f7a 	andeq	r9, r0, sl, ror pc
	...
    23a4:	00030000 	andeq	r0, r3, r0
    23a8:	009fff08 	addseq	pc, pc, r8, lsl #30
    23ac:	00000000 	andeq	r0, r0, r0
    23b0:	06000000 	streq	r0, [r0], -r0
    23b4:	76ff0800 	ldrbtvc	r0, [pc], r0, lsl #16
    23b8:	009f2500 	addseq	r2, pc, r0, lsl #10
    23bc:	00000000 	andeq	r0, r0, r0
    23c0:	01000000 	mrseq	r0, (UNDEF: 0)
    23c4:	00005600 	andeq	r5, r0, r0, lsl #12
	...
    23d4:	00020000 	andeq	r0, r2, r0
    23d8:	00009f30 	andeq	r9, r0, r0, lsr pc
    23dc:	00000000 	andeq	r0, r0, r0
    23e0:	00010000 	andeq	r0, r1, r0
    23e4:	00000055 	andeq	r0, r0, r5, asr r0
    23e8:	00000000 	andeq	r0, r0, r0
    23ec:	08000600 	stmdaeq	r0, {r9, sl}
    23f0:	240070ff 	strcs	r7, [r0], #-255	; 0xff
    23f4:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    2404:	30000200 	andcc	r0, r0, r0, lsl #4
    2408:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    240c:	00000000 	andeq	r0, r0, r0
    2410:	56000100 	strpl	r0, [r0], -r0, lsl #2
	...
    241c:	00510001 	subseq	r0, r1, r1
    2420:	00000000 	andeq	r0, r0, r0
    2424:	06000000 	streq	r0, [r0], -r0
    2428:	70007100 	andvc	r7, r0, r0, lsl #2
    242c:	009f2400 	addseq	r2, pc, r0, lsl #8
    2430:	00000000 	andeq	r0, r0, r0
    2434:	01000000 	mrseq	r0, (UNDEF: 0)
    2438:	00005100 	andeq	r5, r0, r0, lsl #2
	...
    2448:	00010000 	andeq	r0, r1, r0
    244c:	00000050 	andeq	r0, r0, r0, asr r0
    2450:	00000000 	andeq	r0, r0, r0
    2454:	f3000400 	vshl.u8	d0, d0, d0
    2458:	009f5001 	addseq	r5, pc, r1
	...
    2468:	02000000 	andeq	r0, r0, #0
    246c:	009f3000 	addseq	r3, pc, r0
    2470:	00000000 	andeq	r0, r0, r0
    2474:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
    2478:	71007300 	mrsvc	r7, LR_irq
    247c:	00731a00 	rsbseq	r1, r3, r0, lsl #20
    2480:	00009f29 	andeq	r9, r0, r9, lsr #30
	...
    2490:	00020000 	andeq	r0, r2, r0
    2494:	00009f30 	andeq	r9, r0, r0, lsr pc
    2498:	00000000 	andeq	r0, r0, r0
    249c:	00060000 	andeq	r0, r6, r0
    24a0:	00710073 	rsbseq	r0, r1, r3, ror r0
    24a4:	00009f1a 	andeq	r9, r0, sl, lsl pc
    24a8:	00000000 	andeq	r0, r0, r0
    24ac:	00010000 	andeq	r0, r1, r0
    24b0:	00000051 	andeq	r0, r0, r1, asr r0
	...
    24c0:	70000700 	andvc	r0, r0, r0, lsl #14
    24c4:	3f253a00 	svccc	0x00253a00
    24c8:	00009f1a 	andeq	r9, r0, sl, lsl pc
    24cc:	00000000 	andeq	r0, r0, r0
    24d0:	00080000 	andeq	r0, r8, r0
    24d4:	3a5001f3 	bcc	1402ca8 <__Stack_Size+0x14028a8>
    24d8:	9f1a3f25 	svcls	0x001a3f25
	...
    24e4:	00530001 	subseq	r0, r3, r1
    24e8:	00000000 	andeq	r0, r0, r0
    24ec:	05000000 	streq	r0, [r0, #-0]
    24f0:	00703100 	rsbseq	r3, r0, r0, lsl #2
    24f4:	00009f24 	andeq	r9, r0, r4, lsr #30
    24f8:	00000000 	andeq	r0, r0, r0
    24fc:	00090000 	andeq	r0, r9, r0
    2500:	5001f331 	andpl	pc, r1, r1, lsr r3	; <UNPREDICTABLE>
    2504:	2424f609 	strtcs	pc, [r4], #-1545	; 0x609
    2508:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    2518:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    2524:	01f30004 	mvnseq	r0, r4
    2528:	00009f50 	andeq	r9, r0, r0, asr pc
	...
    2538:	00050000 	andeq	r0, r5, r0
    253c:	1a4f0070 	bne	13c2704 <__Stack_Size+0x13c2304>
    2540:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    2544:	00000000 	andeq	r0, r0, r0
    2548:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    2554:	01f30006 	mvnseq	r0, r6
    2558:	9f1a4f50 	svcls	0x001a4f50
	...
    256c:	00500001 	subseq	r0, r0, r1
    2570:	00000000 	andeq	r0, r0, r0
    2574:	04000000 	streq	r0, [r0], #-0
    2578:	5001f300 	andpl	pc, r1, r0, lsl #6
    257c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    258c:	70000500 	andvc	r0, r0, r0, lsl #10
    2590:	9f1a4f00 	svcls	0x001a4f00
	...
    259c:	00500001 	subseq	r0, r0, r1
    25a0:	00000000 	andeq	r0, r0, r0
    25a4:	03000000 	movweq	r0, #0
    25a8:	9f017100 	svcls	0x00017100
	...
    25b4:	01f30006 	mvnseq	r0, r6
    25b8:	9f1a4f50 	svcls	0x001a4f50
	...
    25cc:	00500001 	subseq	r0, r0, r1
    25d0:	00000000 	andeq	r0, r0, r0
    25d4:	04000000 	streq	r0, [r0], #-0
    25d8:	5001f300 	andpl	pc, r1, r0, lsl #6
    25dc:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    25ec:	30000200 	andcc	r0, r0, r0, lsl #4
    25f0:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    25f4:	00000000 	andeq	r0, r0, r0
    25f8:	73000900 	movwvc	r0, #2304	; 0x900
    25fc:	1a007100 	bne	1ea04 <__Stack_Size+0x1e604>
    2600:	9f290073 	svcls	0x00290073
	...
    2614:	9f300002 	svcls	0x00300002
	...
    2620:	00730006 	rsbseq	r0, r3, r6
    2624:	9f1a0071 	svcls	0x001a0071
	...
    2630:	00510001 	subseq	r0, r1, r1
	...
    2640:	07000000 	streq	r0, [r0, -r0]
    2644:	3e007000 	cdpcc	0, 0, cr7, cr0, cr0, {0}
    2648:	9f1a3f25 	svcls	0x001a3f25
	...
    2654:	01f30008 	mvnseq	r0, r8
    2658:	3f253e50 	svccc	0x00253e50
    265c:	00009f1a 	andeq	r9, r0, sl, lsl pc
    2660:	00000000 	andeq	r0, r0, r0
    2664:	00010000 	andeq	r0, r1, r0
    2668:	00000053 	andeq	r0, r0, r3, asr r0
	...
    2678:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    2684:	01f30004 	mvnseq	r0, r4
    2688:	00009f50 	andeq	r9, r0, r0, asr pc
    268c:	00000000 	andeq	r0, r0, r0
    2690:	00010000 	andeq	r0, r1, r0
    2694:	00000050 	andeq	r0, r0, r0, asr r0
    2698:	00000000 	andeq	r0, r0, r0
    269c:	f3000400 	vshl.u8	d0, d0, d0
    26a0:	009f5001 	addseq	r5, pc, r1
    26a4:	00000000 	andeq	r0, r0, r0
    26a8:	01000000 	mrseq	r0, (UNDEF: 0)
    26ac:	00005000 	andeq	r5, r0, r0
    26b0:	00000000 	andeq	r0, r0, r0
    26b4:	00040000 	andeq	r0, r4, r0
    26b8:	9f5001f3 	svcls	0x005001f3
	...
    26cc:	9f300002 	svcls	0x00300002
	...
    26d8:	00500001 	subseq	r0, r0, r1
    26dc:	00000000 	andeq	r0, r0, r0
    26e0:	02000000 	andeq	r0, r0, #0
    26e4:	009f3000 	addseq	r3, pc, r0
    26e8:	00000000 	andeq	r0, r0, r0
    26ec:	01000000 	mrseq	r0, (UNDEF: 0)
    26f0:	00005000 	andeq	r5, r0, r0
    26f4:	00000000 	andeq	r0, r0, r0
    26f8:	00020000 	andeq	r0, r2, r0
    26fc:	00009f30 	andeq	r9, r0, r0, lsr pc
    2700:	00000000 	andeq	r0, r0, r0
    2704:	00010000 	andeq	r0, r1, r0
    2708:	00000050 	andeq	r0, r0, r0, asr r0
	...
    2718:	30000200 	andcc	r0, r0, r0, lsl #4
    271c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    2720:	00000000 	andeq	r0, r0, r0
    2724:	52000100 	andpl	r0, r0, #0
	...
    2730:	01f30009 	mvnseq	r0, r9
    2734:	24f00950 	ldrbtcs	r0, [r0], #2384	; 0x950
    2738:	009f2532 	addseq	r2, pc, r2, lsr r5	; <UNPREDICTABLE>
    273c:	00000000 	andeq	r0, r0, r0
    2740:	01000000 	mrseq	r0, (UNDEF: 0)
    2744:	00005200 	andeq	r5, r0, r0, lsl #4
	...
    2754:	00020000 	andeq	r0, r2, r0
    2758:	00009f30 	andeq	r9, r0, r0, lsr pc
    275c:	00000000 	andeq	r0, r0, r0
    2760:	00070000 	andeq	r0, r7, r0
    2764:	25440070 	strbcs	r0, [r4, #-112]	; 0x70
    2768:	009f1a33 	addseq	r1, pc, r3, lsr sl	; <UNPREDICTABLE>
    276c:	00000000 	andeq	r0, r0, r0
    2770:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    2774:	5001f300 	andpl	pc, r1, r0, lsl #6
    2778:	1a332544 	bne	ccbc90 <__Stack_Size+0xccb890>
    277c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    2780:	00000000 	andeq	r0, r0, r0
    2784:	70000700 	andvc	r0, r0, r0, lsl #14
    2788:	33254400 	teqcc	r5, #0
    278c:	00009f1a 	andeq	r9, r0, sl, lsl pc
    2790:	00000000 	andeq	r0, r0, r0
    2794:	00080000 	andeq	r0, r8, r0
    2798:	445001f3 	ldrbmi	r0, [r0], #-499	; 0x1f3
    279c:	9f1a3325 	svcls	0x001a3325
	...
    27a8:	00700007 	rsbseq	r0, r0, r7
    27ac:	1a332544 	bne	ccbcc4 <__Stack_Size+0xccb8c4>
    27b0:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    27b4:	00000000 	andeq	r0, r0, r0
    27b8:	f3000800 	vsub.i8	d0, d0, d0
    27bc:	25445001 	strbcs	r5, [r4, #-1]
    27c0:	009f1a33 	addseq	r1, pc, r3, lsr sl	; <UNPREDICTABLE>
	...
    27d0:	01000000 	mrseq	r0, (UNDEF: 0)
    27d4:	00005000 	andeq	r5, r0, r0
    27d8:	00000000 	andeq	r0, r0, r0
    27dc:	00040000 	andeq	r0, r4, r0
    27e0:	9f5001f3 	svcls	0x005001f3
	...
    27f4:	9f300002 	svcls	0x00300002
	...
    2800:	00500001 	subseq	r0, r0, r1
	...
    2810:	07000000 	streq	r0, [r0, -r0]
    2814:	46007000 	strmi	r7, [r0], -r0
    2818:	9f1a3125 	svcls	0x001a3125
	...
    2824:	01f30008 	mvnseq	r0, r8
    2828:	31254650 	teqcc	r5, r0, asr r6
    282c:	00009f1a 	andeq	r9, r0, sl, lsl pc
    2830:	00000000 	andeq	r0, r0, r0
    2834:	14840000 	strne	r0, [r4], #0
    2838:	14a40800 	strtne	r0, [r4], #2048	; 0x800
    283c:	00010800 	andeq	r0, r1, r0, lsl #16
    2840:	0014a450 	andseq	sl, r4, r0, asr r4
    2844:	0014aa08 	andseq	sl, r4, r8, lsl #20
    2848:	f3000408 	vshl.u8	d0, d8, d0
    284c:	aa9f5001 	bge	fe7d6858 <SCS_BASE+0x1e7c8858>
    2850:	b0080014 	andlt	r0, r8, r4, lsl r0
    2854:	01080014 	tsteq	r8, r4, lsl r0
    2858:	14b05000 	ldrtne	r5, [r0], #0
    285c:	14b80800 	ldrtne	r0, [r8], #2048	; 0x800
    2860:	00040800 	andeq	r0, r4, r0, lsl #16
    2864:	9f5001f3 	svcls	0x005001f3
	...
    2878:	00500001 	subseq	r0, r0, r1
    287c:	00000000 	andeq	r0, r0, r0
    2880:	04000000 	streq	r0, [r0], #-0
    2884:	5001f300 	andpl	pc, r1, r0, lsl #6
    2888:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    2898:	30000200 	andcc	r0, r0, r0, lsl #4
    289c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    28a0:	00000000 	andeq	r0, r0, r0
    28a4:	52000100 	andpl	r0, r0, #0
	...
    28b0:	00510001 	subseq	r0, r1, r1
    28b4:	00000000 	andeq	r0, r0, r0
    28b8:	01000000 	mrseq	r0, (UNDEF: 0)
    28bc:	00005000 	andeq	r5, r0, r0
    28c0:	00000000 	andeq	r0, r0, r0
    28c4:	14b80000 	ldrtne	r0, [r8], #0
    28c8:	14c20800 	strbne	r0, [r2], #2048	; 0x800
    28cc:	00010800 	andeq	r0, r1, r0, lsl #16
    28d0:	0014c250 	andseq	ip, r4, r0, asr r2
    28d4:	0014cc08 	andseq	ip, r4, r8, lsl #24
    28d8:	f3000408 	vshl.u8	d0, d8, d0
    28dc:	009f5001 	addseq	r5, pc, r1
    28e0:	00000000 	andeq	r0, r0, r0
    28e4:	b8000000 	stmdalt	r0, {}	; <UNPREDICTABLE>
    28e8:	c4080014 	strgt	r0, [r8], #-20
    28ec:	01080014 	tsteq	r8, r4, lsl r0
    28f0:	14c45100 	strbne	r5, [r4], #256	; 0x100
    28f4:	14cc0800 	strbne	r0, [ip], #2048	; 0x800
    28f8:	00040800 	andeq	r0, r4, r0, lsl #16
    28fc:	9f5101f3 	svcls	0x005101f3
	...
    2908:	080014b8 	stmdaeq	r0, {r3, r4, r5, r7, sl, ip}
    290c:	080014bc 	stmdaeq	r0, {r2, r3, r4, r5, r7, sl, ip}
    2910:	9f300002 	svcls	0x00300002
    2914:	080014bc 	stmdaeq	r0, {r2, r3, r4, r5, r7, sl, ip}
    2918:	080014c0 	stmdaeq	r0, {r6, r7, sl, ip}
    291c:	00720009 	rsbseq	r0, r2, r9
    2920:	83ffff11 	mvnshi	pc, #68	; 0x44
    2924:	c09f1a7e 	addsgt	r1, pc, lr, ror sl	; <UNPREDICTABLE>
    2928:	c4080014 	strgt	r0, [r8], #-20
    292c:	01080014 	tsteq	r8, r4, lsl r0
    2930:	14c45200 	strbne	r5, [r4], #512	; 0x200
    2934:	14cc0800 	strbne	r0, [ip], #2048	; 0x800
    2938:	00010800 	andeq	r0, r1, r0, lsl #16
    293c:	00000051 	andeq	r0, r0, r1, asr r0
    2940:	00000000 	andeq	r0, r0, r0
    2944:	0014d800 	andseq	sp, r4, r0, lsl #16
    2948:	0014e208 	andseq	lr, r4, r8, lsl #4
    294c:	50000108 	andpl	r0, r0, r8, lsl #2
    2950:	080014e2 	stmdaeq	r0, {r1, r5, r6, r7, sl, ip}
    2954:	080014ec 	stmdaeq	r0, {r2, r3, r5, r6, r7, sl, ip}
    2958:	01f30004 	mvnseq	r0, r4
    295c:	00009f50 	andeq	r9, r0, r0, asr pc
    2960:	00000000 	andeq	r0, r0, r0
    2964:	14d80000 	ldrbne	r0, [r8], #0
    2968:	14dc0800 	ldrbne	r0, [ip], #2048	; 0x800
    296c:	00020800 	andeq	r0, r2, r0, lsl #16
    2970:	14dc9f30 	ldrbne	r9, [ip], #3888	; 0xf30
    2974:	14e00800 	strbtne	r0, [r0], #2048	; 0x800
    2978:	00010800 	andeq	r0, r1, r0, lsl #16
    297c:	0014e052 	andseq	lr, r4, r2, asr r0
    2980:	0014e208 	andseq	lr, r4, r8, lsl #4
    2984:	51000108 	tstpl	r0, r8, lsl #2
    2988:	080014e2 	stmdaeq	r0, {r1, r5, r6, r7, sl, ip}
    298c:	080014ec 	stmdaeq	r0, {r2, r3, r5, r6, r7, sl, ip}
    2990:	00500001 	subseq	r0, r0, r1
    2994:	00000000 	andeq	r0, r0, r0
    2998:	fc000000 	stc2	0, cr0, [r0], {-0}
    299c:	06080014 			; <UNDEFINED> instruction: 0x06080014
    29a0:	01080015 	tsteq	r8, r5, lsl r0
    29a4:	15065000 	strne	r5, [r6, #-0]
    29a8:	15100800 	ldrne	r0, [r0, #-2048]	; 0x800
    29ac:	00040800 	andeq	r0, r4, r0, lsl #16
    29b0:	9f5001f3 	svcls	0x005001f3
	...
    29bc:	080014fc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, sl, ip}
    29c0:	08001500 	stmdaeq	r0, {r8, sl, ip}
    29c4:	9f300002 	svcls	0x00300002
    29c8:	08001500 	stmdaeq	r0, {r8, sl, ip}
    29cc:	08001504 	stmdaeq	r0, {r2, r8, sl, ip}
    29d0:	04520001 	ldrbeq	r0, [r2], #-1
    29d4:	06080015 			; <UNDEFINED> instruction: 0x06080015
    29d8:	01080015 	tsteq	r8, r5, lsl r0
    29dc:	15065100 	strne	r5, [r6, #-256]	; 0x100
    29e0:	15100800 	ldrne	r0, [r0, #-2048]	; 0x800
    29e4:	00010800 	andeq	r0, r1, r0, lsl #16
    29e8:	00000050 	andeq	r0, r0, r0, asr r0
    29ec:	00000000 	andeq	r0, r0, r0
    29f0:	00151000 	andseq	r1, r5, r0
    29f4:	00151a08 	andseq	r1, r5, r8, lsl #20
    29f8:	50000108 	andpl	r0, r0, r8, lsl #2
    29fc:	0800151a 	stmdaeq	r0, {r1, r3, r4, r8, sl, ip}
    2a00:	08001524 	stmdaeq	r0, {r2, r5, r8, sl, ip}
    2a04:	01f30004 	mvnseq	r0, r4
    2a08:	00009f50 	andeq	r9, r0, r0, asr pc
    2a0c:	00000000 	andeq	r0, r0, r0
    2a10:	15100000 	ldrne	r0, [r0, #-0]
    2a14:	15140800 	ldrne	r0, [r4, #-2048]	; 0x800
    2a18:	00020800 	andeq	r0, r2, r0, lsl #16
    2a1c:	15149f30 	ldrne	r9, [r4, #-3888]	; 0xf30
    2a20:	15180800 	ldrne	r0, [r8, #-2048]	; 0x800
    2a24:	00010800 	andeq	r0, r1, r0, lsl #16
    2a28:	00151852 	andseq	r1, r5, r2, asr r8
    2a2c:	00151a08 	andseq	r1, r5, r8, lsl #20
    2a30:	51000108 	tstpl	r0, r8, lsl #2
    2a34:	0800151a 	stmdaeq	r0, {r1, r3, r4, r8, sl, ip}
    2a38:	08001524 	stmdaeq	r0, {r2, r5, r8, sl, ip}
    2a3c:	00500001 	subseq	r0, r0, r1
    2a40:	00000000 	andeq	r0, r0, r0
    2a44:	24000000 	strcs	r0, [r0], #-0
    2a48:	30080015 	andcc	r0, r8, r5, lsl r0
    2a4c:	01080015 	tsteq	r8, r5, lsl r0
    2a50:	15305000 	ldrne	r5, [r0, #-0]!
    2a54:	15380800 	ldrne	r0, [r8, #-2048]!	; 0x800
    2a58:	00040800 	andeq	r0, r4, r0, lsl #16
    2a5c:	9f5001f3 	svcls	0x005001f3
	...
    2a68:	08001524 	stmdaeq	r0, {r2, r5, r8, sl, ip}
    2a6c:	08001528 	stmdaeq	r0, {r3, r5, r8, sl, ip}
    2a70:	9f300002 	svcls	0x00300002
    2a74:	08001528 	stmdaeq	r0, {r3, r5, r8, sl, ip}
    2a78:	0800152c 	stmdaeq	r0, {r2, r3, r5, r8, sl, ip}
    2a7c:	2c520001 	mrrccs	0, 0, r0, r2, cr1
    2a80:	30080015 	andcc	r0, r8, r5, lsl r0
    2a84:	01080015 	tsteq	r8, r5, lsl r0
    2a88:	15305100 	ldrne	r5, [r0, #-256]!	; 0x100
    2a8c:	15380800 	ldrne	r0, [r8, #-2048]!	; 0x800
    2a90:	00010800 	andeq	r0, r1, r0, lsl #16
    2a94:	00000050 	andeq	r0, r0, r0, asr r0
	...
    2aa4:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    2ab0:	01f30004 	mvnseq	r0, r4
    2ab4:	00009f50 	andeq	r9, r0, r0, asr pc
    2ab8:	00000000 	andeq	r0, r0, r0
    2abc:	00010000 	andeq	r0, r1, r0
    2ac0:	00000050 	andeq	r0, r0, r0, asr r0
    2ac4:	00000000 	andeq	r0, r0, r0
    2ac8:	f3000400 	vshl.u8	d0, d0, d0
    2acc:	009f5001 	addseq	r5, pc, r1
	...
    2adc:	01000000 	mrseq	r0, (UNDEF: 0)
    2ae0:	00005000 	andeq	r5, r0, r0
    2ae4:	00000000 	andeq	r0, r0, r0
    2ae8:	00040000 	andeq	r0, r4, r0
    2aec:	9f5001f3 	svcls	0x005001f3
	...
    2b00:	9f300002 	svcls	0x00300002
	...
    2b0c:	00520001 	subseq	r0, r2, r1
    2b10:	00000000 	andeq	r0, r0, r0
    2b14:	01000000 	mrseq	r0, (UNDEF: 0)
    2b18:	00005100 	andeq	r5, r0, r0, lsl #2
    2b1c:	00000000 	andeq	r0, r0, r0
    2b20:	00010000 	andeq	r0, r1, r0
    2b24:	00000050 	andeq	r0, r0, r0, asr r0
	...
    2b34:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    2b40:	01f30004 	mvnseq	r0, r4
    2b44:	00009f50 	andeq	r9, r0, r0, asr pc
    2b48:	00000000 	andeq	r0, r0, r0
    2b4c:	00010000 	andeq	r0, r1, r0
    2b50:	00000050 	andeq	r0, r0, r0, asr r0
    2b54:	00000000 	andeq	r0, r0, r0
    2b58:	f3000400 	vshl.u8	d0, d0, d0
    2b5c:	009f5001 	addseq	r5, pc, r1
	...
    2b6c:	01000000 	mrseq	r0, (UNDEF: 0)
    2b70:	00005000 	andeq	r5, r0, r0
    2b74:	00000000 	andeq	r0, r0, r0
    2b78:	00040000 	andeq	r0, r4, r0
    2b7c:	9f5001f3 	svcls	0x005001f3
	...
    2b88:	08001544 	stmdaeq	r0, {r2, r6, r8, sl, ip}
    2b8c:	08001548 	stmdaeq	r0, {r3, r6, r8, sl, ip}
    2b90:	007d0002 	rsbseq	r0, sp, r2
    2b94:	08001548 	stmdaeq	r0, {r3, r6, r8, sl, ip}
    2b98:	080015cc 	stmdaeq	r0, {r2, r3, r6, r7, r8, sl, ip}
    2b9c:	087d0002 	ldmdaeq	sp!, {r1}^
	...
    2ba8:	08001544 	stmdaeq	r0, {r2, r6, r8, sl, ip}
    2bac:	0800154a 	stmdaeq	r0, {r1, r3, r6, r8, sl, ip}
    2bb0:	9f300002 	svcls	0x00300002
    2bb4:	0800154a 	stmdaeq	r0, {r1, r3, r6, r8, sl, ip}
    2bb8:	0800154e 	stmdaeq	r0, {r1, r2, r3, r6, r8, sl, ip}
    2bbc:	00720005 	rsbseq	r0, r2, r5
    2bc0:	4e9f1a3c 	mrcmi	10, 4, r1, cr15, cr12, {1}
    2bc4:	60080015 	andvs	r0, r8, r5, lsl r0
    2bc8:	01080015 	tsteq	r8, r5, lsl r0
    2bcc:	15605100 	strbne	r5, [r0, #-256]!	; 0x100
    2bd0:	15640800 	strbne	r0, [r4, #-2048]!	; 0x800
    2bd4:	00050800 	andeq	r0, r5, r0, lsl #16
    2bd8:	1a3c0072 	bne	f02da8 <__Stack_Size+0xf029a8>
    2bdc:	0015809f 	mulseq	r5, pc, r0	; <UNPREDICTABLE>
    2be0:	00158808 	andseq	r8, r5, r8, lsl #16
    2be4:	71000808 	tstvc	r0, r8, lsl #16
    2be8:	1af00800 	bne	ffc04bf0 <SCS_BASE+0x1fbf6bf0>
    2bec:	909f2534 	addsls	r2, pc, r4, lsr r5	; <UNPREDICTABLE>
    2bf0:	94080015 	strls	r0, [r8], #-21
    2bf4:	09080015 	stmdbeq	r8, {r0, r2, r4}
    2bf8:	0a007400 	beq	1fc00 <__Stack_Size+0x1f800>
    2bfc:	381a0700 	ldmdacc	sl, {r8, r9, sl}
    2c00:	159e9f25 	ldrne	r9, [lr, #3877]	; 0xf25
    2c04:	15a20800 	strne	r0, [r2, #2048]!	; 0x800
    2c08:	00090800 	andeq	r0, r9, r0, lsl #16
    2c0c:	000a0074 	andeq	r0, sl, r4, ror r0
    2c10:	253b1a38 	ldrcs	r1, [fp, #-2616]!	; 0xa38
    2c14:	0015ac9f 	mulseq	r5, pc, ip	; <UNPREDICTABLE>
    2c18:	0015b008 	andseq	fp, r5, r8
    2c1c:	72000908 	andvc	r0, r0, #131072	; 0x20000
    2c20:	c0000a00 	andgt	r0, r0, r0, lsl #20
    2c24:	9f253e1a 	svcls	0x00253e1a
	...
    2c30:	08001544 	stmdaeq	r0, {r2, r6, r8, sl, ip}
    2c34:	0800155e 	stmdaeq	r0, {r1, r2, r3, r4, r6, r8, sl, ip}
    2c38:	9f300002 	svcls	0x00300002
    2c3c:	0800155e 	stmdaeq	r0, {r1, r2, r3, r4, r6, r8, sl, ip}
    2c40:	08001566 	stmdaeq	r0, {r1, r2, r5, r6, r8, sl, ip}
    2c44:	00740007 	rsbseq	r0, r4, r7
    2c48:	1a24414e 	bne	913188 <__Stack_Size+0x912d88>
    2c4c:	0015669f 	mulseq	r5, pc, r6	; <UNPREDICTABLE>
    2c50:	00157808 	andseq	r7, r5, r8, lsl #16
    2c54:	54000108 	strpl	r0, [r0], #-264	; 0x108
	...
    2c60:	08001544 	stmdaeq	r0, {r2, r6, r8, sl, ip}
    2c64:	08001566 	stmdaeq	r0, {r1, r2, r5, r6, r8, sl, ip}
    2c68:	9f300002 	svcls	0x00300002
    2c6c:	08001566 	stmdaeq	r0, {r1, r2, r5, r6, r8, sl, ip}
    2c70:	08001568 	stmdaeq	r0, {r3, r5, r6, r8, sl, ip}
    2c74:	00710007 	rsbseq	r0, r1, r7
    2c78:	1a243c40 	bne	911d80 <__Stack_Size+0x911980>
    2c7c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    2c80:	00000000 	andeq	r0, r0, r0
    2c84:	00154400 	andseq	r4, r5, r0, lsl #8
    2c88:	00158008 	andseq	r8, r5, r8
    2c8c:	30000208 	andcc	r0, r0, r8, lsl #4
    2c90:	0015809f 	mulseq	r5, pc, r0	; <UNPREDICTABLE>
    2c94:	00158808 	andseq	r8, r5, r8, lsl #16
    2c98:	71001308 	tstvc	r0, r8, lsl #6
    2c9c:	1af00800 	bne	ffc04ca4 <SCS_BASE+0x1fbf6ca4>
    2ca0:	51032534 	tstpl	r3, r4, lsr r5
    2ca4:	22080027 	andcs	r0, r8, #39	; 0x27
    2ca8:	ff080194 			; <UNDEFINED> instruction: 0xff080194
    2cac:	15909f1a 	ldrne	r9, [r0, #3866]	; 0xf1a
    2cb0:	15940800 	ldrne	r0, [r4, #2048]	; 0x800
    2cb4:	00140800 	andseq	r0, r4, r0, lsl #16
    2cb8:	000a0074 	andeq	r0, sl, r4, ror r0
    2cbc:	25381a07 	ldrcs	r1, [r8, #-2567]!	; 0xa07
    2cc0:	00275103 	eoreq	r5, r7, r3, lsl #2
    2cc4:	01942208 	orrseq	r2, r4, r8, lsl #4
    2cc8:	9f1aff08 	svcls	0x001aff08
    2ccc:	0800159e 	stmdaeq	r0, {r1, r2, r3, r4, r7, r8, sl, ip}
    2cd0:	080015a2 	stmdaeq	r0, {r1, r5, r7, r8, sl, ip}
    2cd4:	00740014 	rsbseq	r0, r4, r4, lsl r0
    2cd8:	1a38000a 	bne	e02d08 <__Stack_Size+0xe02908>
    2cdc:	5103253b 	tstpl	r3, fp, lsr r5
    2ce0:	22080027 	andcs	r0, r8, #39	; 0x27
    2ce4:	ff080194 			; <UNDEFINED> instruction: 0xff080194
    2ce8:	15ac9f1a 	strne	r9, [ip, #3866]!	; 0xf1a
    2cec:	15b00800 	ldrne	r0, [r0, #2048]!	; 0x800
    2cf0:	00140800 	andseq	r0, r4, r0, lsl #16
    2cf4:	000a0072 	andeq	r0, sl, r2, ror r0
    2cf8:	253e1ac0 	ldrcs	r1, [lr, #-2752]!	; 0xac0
    2cfc:	00276103 	eoreq	r6, r7, r3, lsl #2
    2d00:	01942208 	orrseq	r2, r4, r8, lsl #4
    2d04:	9f1aff08 	svcls	0x001aff08
	...
    2d18:	00500001 	subseq	r0, r0, r1
    2d1c:	00000000 	andeq	r0, r0, r0
    2d20:	04000000 	streq	r0, [r0], #-0
    2d24:	5001f300 	andpl	pc, r1, r0, lsl #6
    2d28:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    2d2c:	00000000 	andeq	r0, r0, r0
    2d30:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    2d3c:	01f30004 	mvnseq	r0, r4
    2d40:	00009f50 	andeq	r9, r0, r0, asr pc
    2d44:	00000000 	andeq	r0, r0, r0
    2d48:	15cc0000 	strbne	r0, [ip]
    2d4c:	15d40800 	ldrbne	r0, [r4, #2048]	; 0x800
    2d50:	00010800 	andeq	r0, r1, r0, lsl #16
    2d54:	0015d450 	andseq	sp, r5, r0, asr r4
    2d58:	0015d608 	andseq	sp, r5, r8, lsl #12
    2d5c:	f3000408 	vshl.u8	d0, d8, d0
    2d60:	d69f5001 	ldrle	r5, [pc], r1
    2d64:	da080015 	ble	202dc0 <__Stack_Size+0x2029c0>
    2d68:	01080015 	tsteq	r8, r5, lsl r0
    2d6c:	15da5000 	ldrbne	r5, [sl]
    2d70:	15e40800 	strbne	r0, [r4, #2048]!	; 0x800
    2d74:	00040800 	andeq	r0, r4, r0, lsl #16
    2d78:	9f5001f3 	svcls	0x005001f3
	...
    2d84:	080015e4 	stmdaeq	r0, {r2, r5, r6, r7, r8, sl, ip}
    2d88:	080015ec 	stmdaeq	r0, {r2, r3, r5, r6, r7, r8, sl, ip}
    2d8c:	ec500001 	mrrc	0, 0, r0, r0, cr1	; <UNPREDICTABLE>
    2d90:	ee080015 	mcr	0, 0, r0, cr8, cr5, {0}
    2d94:	04080015 	streq	r0, [r8], #-21
    2d98:	5001f300 	andpl	pc, r1, r0, lsl #6
    2d9c:	0015ee9f 	mulseq	r5, pc, lr	; <UNPREDICTABLE>
    2da0:	0015f208 	andseq	pc, r5, r8, lsl #4
    2da4:	50000108 	andpl	r0, r0, r8, lsl #2
    2da8:	080015f2 	stmdaeq	r0, {r1, r4, r5, r6, r7, r8, sl, ip}
    2dac:	080015fc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, r8, sl, ip}
    2db0:	01f30004 	mvnseq	r0, r4
    2db4:	00009f50 	andeq	r9, r0, r0, asr pc
    2db8:	00000000 	andeq	r0, r0, r0
    2dbc:	15fc0000 	ldrbne	r0, [ip, #0]!
    2dc0:	16040800 	strne	r0, [r4], -r0, lsl #16
    2dc4:	00010800 	andeq	r0, r1, r0, lsl #16
    2dc8:	00160450 	andseq	r0, r6, r0, asr r4
    2dcc:	00160608 	andseq	r0, r6, r8, lsl #12
    2dd0:	f3000408 	vshl.u8	d0, d8, d0
    2dd4:	069f5001 	ldreq	r5, [pc], r1
    2dd8:	0a080016 	beq	202e38 <__Stack_Size+0x202a38>
    2ddc:	01080016 	tsteq	r8, r6, lsl r0
    2de0:	160a5000 	strne	r5, [sl], -r0
    2de4:	16140800 	ldrne	r0, [r4], -r0, lsl #16
    2de8:	00040800 	andeq	r0, r4, r0, lsl #16
    2dec:	9f5001f3 	svcls	0x005001f3
	...
    2df8:	08001614 	stmdaeq	r0, {r2, r4, r9, sl, ip}
    2dfc:	0800161c 	stmdaeq	r0, {r2, r3, r4, r9, sl, ip}
    2e00:	1c500001 	mrrcne	0, 0, r0, r0, cr1	; <UNPREDICTABLE>
    2e04:	1e080016 	mcrne	0, 0, r0, cr8, cr6, {0}
    2e08:	04080016 	streq	r0, [r8], #-22
    2e0c:	5001f300 	andpl	pc, r1, r0, lsl #6
    2e10:	00161e9f 	mulseq	r6, pc, lr	; <UNPREDICTABLE>
    2e14:	00162208 	andseq	r2, r6, r8, lsl #4
    2e18:	50000108 	andpl	r0, r0, r8, lsl #2
    2e1c:	08001622 	stmdaeq	r0, {r1, r5, r9, sl, ip}
    2e20:	0800162c 	stmdaeq	r0, {r2, r3, r5, r9, sl, ip}
    2e24:	01f30004 	mvnseq	r0, r4
    2e28:	00009f50 	andeq	r9, r0, r0, asr pc
    2e2c:	00000000 	andeq	r0, r0, r0
    2e30:	162c0000 	strtne	r0, [ip], -r0
    2e34:	16440800 	strbne	r0, [r4], -r0, lsl #16
    2e38:	00010800 	andeq	r0, r1, r0, lsl #16
    2e3c:	00164450 	andseq	r4, r6, r0, asr r4
    2e40:	00165408 	andseq	r5, r6, r8, lsl #8
    2e44:	f3000408 	vshl.u8	d0, d8, d0
    2e48:	009f5001 	addseq	r5, pc, r1
    2e4c:	00000000 	andeq	r0, r0, r0
    2e50:	2c000000 	stccs	0, cr0, [r0], {-0}
    2e54:	2e080016 	mcrcs	0, 0, r0, cr8, cr6, {0}
    2e58:	02080016 	andeq	r0, r8, #22
    2e5c:	2e9f3000 	cdpcs	0, 9, cr3, cr15, cr0, {0}
    2e60:	36080016 			; <UNDEFINED> instruction: 0x36080016
    2e64:	01080016 	tsteq	r8, r6, lsl r0
    2e68:	16365300 	ldrtne	r5, [r6], -r0, lsl #6
    2e6c:	16380800 	ldrtne	r0, [r8], -r0, lsl #16
    2e70:	00050800 	andeq	r0, r5, r0, lsl #16
    2e74:	25350070 	ldrcs	r0, [r5, #-112]!	; 0x70
    2e78:	0016389f 	mulseq	r6, pc, r8	; <UNPREDICTABLE>
    2e7c:	00163e08 	andseq	r3, r6, r8, lsl #28
    2e80:	53000108 	movwpl	r0, #264	; 0x108
    2e84:	0800163e 	stmdaeq	r0, {r1, r2, r3, r4, r5, r9, sl, ip}
    2e88:	08001640 	stmdaeq	r0, {r6, r9, sl, ip}
    2e8c:	00700005 	rsbseq	r0, r0, r5
    2e90:	409f2535 	addsmi	r2, pc, r5, lsr r5	; <UNPREDICTABLE>
    2e94:	44080016 	strmi	r0, [r8], #-22
    2e98:	08080016 	stmdaeq	r8, {r1, r2, r4}
    2e9c:	4f007000 	svcmi	0x00007000
    2ea0:	1aff081a 	bne	fffc4f10 <SCS_BASE+0x1ffb6f10>
    2ea4:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    2ea8:	00000000 	andeq	r0, r0, r0
    2eac:	00162c00 	andseq	r2, r6, r0, lsl #24
    2eb0:	00163608 	andseq	r3, r6, r8, lsl #12
    2eb4:	30000208 	andcc	r0, r0, r8, lsl #4
    2eb8:	0016369f 	mulseq	r6, pc, r6	; <UNPREDICTABLE>
    2ebc:	00163808 	andseq	r3, r6, r8, lsl #16
    2ec0:	53000108 	movwpl	r0, #264	; 0x108
    2ec4:	08001638 	stmdaeq	r0, {r3, r4, r5, r9, sl, ip}
    2ec8:	0800163e 	stmdaeq	r0, {r1, r2, r3, r4, r5, r9, sl, ip}
    2ecc:	9f300002 	svcls	0x00300002
    2ed0:	0800163e 	stmdaeq	r0, {r1, r2, r3, r4, r5, r9, sl, ip}
    2ed4:	08001654 	stmdaeq	r0, {r2, r4, r6, r9, sl, ip}
    2ed8:	00530001 	subseq	r0, r3, r1
    2edc:	00000000 	andeq	r0, r0, r0
    2ee0:	2c000000 	stccs	0, cr0, [r0], {-0}
    2ee4:	40080016 	andmi	r0, r8, r6, lsl r0
    2ee8:	02080016 	andeq	r0, r8, #22
    2eec:	409f3000 	addsmi	r3, pc, r0
    2ef0:	44080016 	strmi	r0, [r8], #-22
    2ef4:	0d080016 	stceq	0, cr0, [r8, #-88]	; 0xffffffa8
    2ef8:	70007300 	andvc	r7, r0, r0, lsl #6
    2efc:	081a4f00 	ldmdaeq	sl, {r8, r9, sl, fp, lr}
    2f00:	31251aff 	strdcc	r1, [r5, -pc]!
    2f04:	00009f1a 	andeq	r9, r0, sl, lsl pc
    2f08:	00000000 	andeq	r0, r0, r0
    2f0c:	16540000 	ldrbne	r0, [r4], -r0
    2f10:	16560800 	ldrbne	r0, [r6], -r0, lsl #16
    2f14:	00020800 	andeq	r0, r2, r0, lsl #16
    2f18:	1656007d 			; <UNDEFINED> instruction: 0x1656007d
    2f1c:	167e0800 	ldrbtne	r0, [lr], -r0, lsl #16
    2f20:	00020800 	andeq	r0, r2, r0, lsl #16
    2f24:	0000107d 	andeq	r1, r0, sp, ror r0
    2f28:	00000000 	andeq	r0, r0, r0
    2f2c:	165a0000 	ldrbne	r0, [sl], -r0
    2f30:	16640800 	strbtne	r0, [r4], -r0, lsl #16
    2f34:	00020800 	andeq	r0, r2, r0, lsl #16
    2f38:	16667491 			; <UNDEFINED> instruction: 0x16667491
    2f3c:	167e0800 	ldrbtne	r0, [lr], -r0, lsl #16
    2f40:	00010800 	andeq	r0, r1, r0, lsl #16
    2f44:	00000052 	andeq	r0, r0, r2, asr r0
    2f48:	00000000 	andeq	r0, r0, r0
    2f4c:	00165a00 	andseq	r5, r6, r0, lsl #20
    2f50:	00167608 	andseq	r7, r6, r8, lsl #12
    2f54:	30000208 	andcc	r0, r0, r8, lsl #4
    2f58:	0016769f 	mulseq	r6, pc, r6	; <UNPREDICTABLE>
    2f5c:	00167808 	andseq	r7, r6, r8, lsl #16
    2f60:	70000708 	andvc	r0, r0, r8, lsl #14
    2f64:	30244800 	eorcc	r4, r4, r0, lsl #16
    2f68:	00009f2e 	andeq	r9, r0, lr, lsr #30
    2f6c:	00000000 	andeq	r0, r0, r0
    2f70:	16600000 	strbtne	r0, [r0], -r0
    2f74:	166a0800 	strbtne	r0, [sl], -r0, lsl #16
    2f78:	00010800 	andeq	r0, r1, r0, lsl #16
    2f7c:	00000050 	andeq	r0, r0, r0, asr r0
	...
    2f8c:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    2f98:	01f30004 	mvnseq	r0, r4
    2f9c:	00009f50 	andeq	r9, r0, r0, asr pc
	...
    2fac:	00020000 	andeq	r0, r2, r0
    2fb0:	00009f30 	andeq	r9, r0, r0, lsr pc
    2fb4:	00000000 	andeq	r0, r0, r0
    2fb8:	000b0000 	andeq	r0, fp, r0
    2fbc:	ff080070 			; <UNDEFINED> instruction: 0xff080070
    2fc0:	1a00711a 	bne	1f430 <__Stack_Size+0x1f030>
    2fc4:	009f2e30 	addseq	r2, pc, r0, lsr lr	; <UNPREDICTABLE>
    2fc8:	00000000 	andeq	r0, r0, r0
    2fcc:	0c000000 	stceq	0, cr0, [r0], {-0}
    2fd0:	5001f300 	andpl	pc, r1, r0, lsl #6
    2fd4:	711aff08 	tstvc	sl, r8, lsl #30
    2fd8:	2e301a00 	vaddcs.f32	s2, s0, s0
    2fdc:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    2fec:	7d000200 	sfmvc	f0, 4, [r0, #-0]
	...
    2ff8:	7d000200 	sfmvc	f0, 4, [r0, #-0]
    2ffc:	0000000c 	andeq	r0, r0, ip
	...
    300c:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    3018:	01f30004 	mvnseq	r0, r4
    301c:	00009f51 	andeq	r9, r0, r1, asr pc
	...
    302c:	00010000 	andeq	r0, r1, r0
    3030:	00000052 	andeq	r0, r0, r2, asr r0
    3034:	00000000 	andeq	r0, r0, r0
    3038:	f3000400 	vshl.u8	d0, d0, d0
    303c:	009f5201 	addseq	r5, pc, r1, lsl #4
	...
    304c:	01000000 	mrseq	r0, (UNDEF: 0)
    3050:	00005300 	andeq	r5, r0, r0, lsl #6
    3054:	00000000 	andeq	r0, r0, r0
    3058:	00040000 	andeq	r0, r4, r0
    305c:	9f5301f3 	svcls	0x005301f3
	...
    3070:	9f300002 	svcls	0x00300002
	...
    307c:	00540001 	subseq	r0, r4, r1
    3080:	00000000 	andeq	r0, r0, r0
    3084:	01000000 	mrseq	r0, (UNDEF: 0)
    3088:	00005500 	andeq	r5, r0, r0, lsl #10
    308c:	00000000 	andeq	r0, r0, r0
    3090:	00010000 	andeq	r0, r1, r0
    3094:	00000053 	andeq	r0, r0, r3, asr r0
	...
    30a4:	30000200 	andcc	r0, r0, r0, lsl #4
    30a8:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    30ac:	00000000 	andeq	r0, r0, r0
    30b0:	54000100 	strpl	r0, [r0], #-256	; 0x100
	...
    30bc:	00510001 	subseq	r0, r1, r1
	...
    30cc:	02000000 	andeq	r0, r0, #0
    30d0:	00007d00 	andeq	r7, r0, r0, lsl #26
    30d4:	00000000 	andeq	r0, r0, r0
    30d8:	02000000 	andeq	r0, r0, #0
    30dc:	000c7d00 	andeq	r7, ip, r0, lsl #26
	...
    30ec:	01000000 	mrseq	r0, (UNDEF: 0)
    30f0:	00005100 	andeq	r5, r0, r0, lsl #2
    30f4:	00000000 	andeq	r0, r0, r0
    30f8:	00040000 	andeq	r0, r4, r0
    30fc:	9f5101f3 	svcls	0x005101f3
	...
    3110:	00520001 	subseq	r0, r2, r1
    3114:	00000000 	andeq	r0, r0, r0
    3118:	04000000 	streq	r0, [r0], #-0
    311c:	5201f300 	andpl	pc, r1, #0
    3120:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    3130:	53000100 	movwpl	r0, #256	; 0x100
	...
    313c:	01f30004 	mvnseq	r0, r4
    3140:	00009f53 	andeq	r9, r0, r3, asr pc
	...
    3150:	00020000 	andeq	r0, r2, r0
    3154:	00009f30 	andeq	r9, r0, r0, lsr pc
    3158:	00000000 	andeq	r0, r0, r0
    315c:	00010000 	andeq	r0, r1, r0
    3160:	00000054 	andeq	r0, r0, r4, asr r0
    3164:	00000000 	andeq	r0, r0, r0
    3168:	73000800 	movwvc	r0, #2048	; 0x800
    316c:	74243c00 	strtvc	r3, [r4], #-3072	; 0xc00
    3170:	009f2100 	addseq	r2, pc, r0, lsl #2
    3174:	00000000 	andeq	r0, r0, r0
    3178:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
    317c:	5301f300 	movwpl	pc, #4864	; 0x1300	; <UNPREDICTABLE>
    3180:	0074243c 	rsbseq	r2, r4, ip, lsr r4
    3184:	00009f21 	andeq	r9, r0, r1, lsr #30
    3188:	00000000 	andeq	r0, r0, r0
    318c:	00010000 	andeq	r0, r1, r0
    3190:	00000053 	andeq	r0, r0, r3, asr r0
    3194:	00000000 	andeq	r0, r0, r0
    3198:	52000100 	andpl	r0, r0, #0
	...
    31ac:	9f300002 	svcls	0x00300002
	...
    31b8:	00550001 	subseq	r0, r5, r1
    31bc:	00000000 	andeq	r0, r0, r0
    31c0:	01000000 	mrseq	r0, (UNDEF: 0)
    31c4:	00005100 	andeq	r5, r0, r0, lsl #2
	...
    31d4:	00020000 	andeq	r0, r2, r0
    31d8:	00009f30 	andeq	r9, r0, r0, lsr pc
    31dc:	00000000 	andeq	r0, r0, r0
    31e0:	00050000 	andeq	r0, r5, r0
    31e4:	24340071 	ldrtcs	r0, [r4], #-113	; 0x71
    31e8:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    31ec:	00000000 	andeq	r0, r0, r0
    31f0:	f3000600 	vmax.u8	d0, d0, d0
    31f4:	24345101 	ldrtcs	r5, [r4], #-257	; 0x101
    31f8:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    3208:	7d000200 	sfmvc	f0, 4, [r0, #-0]
	...
    3214:	7d000200 	sfmvc	f0, 4, [r0, #-0]
    3218:	00000008 	andeq	r0, r0, r8
	...
    3228:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    3234:	01f30004 	mvnseq	r0, r4
    3238:	00009f50 	andeq	r9, r0, r0, asr pc
    323c:	00000000 	andeq	r0, r0, r0
    3240:	00010000 	andeq	r0, r1, r0
    3244:	00000050 	andeq	r0, r0, r0, asr r0
    3248:	00000000 	andeq	r0, r0, r0
    324c:	f3000400 	vshl.u8	d0, d0, d0
    3250:	009f5001 	addseq	r5, pc, r1
    3254:	00000000 	andeq	r0, r0, r0
    3258:	01000000 	mrseq	r0, (UNDEF: 0)
    325c:	00005000 	andeq	r5, r0, r0
    3260:	00000000 	andeq	r0, r0, r0
    3264:	00040000 	andeq	r0, r4, r0
    3268:	9f5001f3 	svcls	0x005001f3
	...
    3274:	00500001 	subseq	r0, r0, r1
    3278:	00000000 	andeq	r0, r0, r0
    327c:	04000000 	streq	r0, [r0], #-0
    3280:	5001f300 	andpl	pc, r1, r0, lsl #6
    3284:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    3288:	00000000 	andeq	r0, r0, r0
    328c:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    3298:	01f30004 	mvnseq	r0, r4
    329c:	00009f50 	andeq	r9, r0, r0, asr pc
    32a0:	00000000 	andeq	r0, r0, r0
    32a4:	00010000 	andeq	r0, r1, r0
    32a8:	00000050 	andeq	r0, r0, r0, asr r0
    32ac:	00000000 	andeq	r0, r0, r0
    32b0:	f3000400 	vshl.u8	d0, d0, d0
    32b4:	009f5001 	addseq	r5, pc, r1
    32b8:	00000000 	andeq	r0, r0, r0
    32bc:	01000000 	mrseq	r0, (UNDEF: 0)
    32c0:	00005000 	andeq	r5, r0, r0
    32c4:	00000000 	andeq	r0, r0, r0
    32c8:	00040000 	andeq	r0, r4, r0
    32cc:	9f5001f3 	svcls	0x005001f3
	...
    32d8:	00500001 	subseq	r0, r0, r1
    32dc:	00000000 	andeq	r0, r0, r0
    32e0:	04000000 	streq	r0, [r0], #-0
    32e4:	5001f300 	andpl	pc, r1, r0, lsl #6
    32e8:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    32ec:	00000000 	andeq	r0, r0, r0
    32f0:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    32fc:	08001690 	stmdaeq	r0, {r4, r7, r9, sl, ip}
    3300:	080016c4 	stmdaeq	r0, {r2, r6, r7, r9, sl, ip}
    3304:	c4510001 	ldrbgt	r0, [r1], #-1
    3308:	cc080016 	stcgt	0, cr0, [r8], {22}
    330c:	04080016 	streq	r0, [r8], #-22
    3310:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    3314:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    3324:	7d000200 	sfmvc	f0, 4, [r0, #-0]
	...
    3330:	7d000200 	sfmvc	f0, 4, [r0, #-0]
    3334:	00000010 	andeq	r0, r0, r0, lsl r0
	...
    3344:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    3350:	01f30004 	mvnseq	r0, r4
    3354:	00009f51 	andeq	r9, r0, r1, asr pc
	...
    3364:	00020000 	andeq	r0, r2, r0
    3368:	00009f30 	andeq	r9, r0, r0, lsr pc
    336c:	00000000 	andeq	r0, r0, r0
    3370:	00010000 	andeq	r0, r1, r0
    3374:	00000052 	andeq	r0, r0, r2, asr r0
	...
    3384:	30000200 	andcc	r0, r0, r0, lsl #4
    3388:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    338c:	00000000 	andeq	r0, r0, r0
    3390:	56000100 	strpl	r0, [r0], -r0, lsl #2
	...
    339c:	08710008 	ldmdaeq	r1!, {r3}^
    33a0:	00730294 			; <UNDEFINED> instruction: 0x00730294
    33a4:	00009f21 	andeq	r9, r0, r1, lsr #30
    33a8:	00000000 	andeq	r0, r0, r0
    33ac:	00010000 	andeq	r0, r1, r0
    33b0:	00000053 	andeq	r0, r0, r3, asr r0
	...
    33c0:	30000200 	andcc	r0, r0, r0, lsl #4
    33c4:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    33c8:	00000000 	andeq	r0, r0, r0
    33cc:	53000100 	movwpl	r0, #256	; 0x100
	...
    33d8:	00540001 	subseq	r0, r4, r1
    33dc:	00000000 	andeq	r0, r0, r0
    33e0:	07000000 	streq	r0, [r0, -r0]
    33e4:	0a007400 	beq	203ec <__Stack_Size+0x1ffec>
    33e8:	9f1a7eff 	svcls	0x001a7eff
	...
    33f4:	0c710008 	ldcleq	0, cr0, [r1], #-32	; 0xffffffe0
    33f8:	00750294 			; <UNDEFINED> instruction: 0x00750294
    33fc:	00009f21 	andeq	r9, r0, r1, lsr #30
    3400:	00000000 	andeq	r0, r0, r0
    3404:	000b0000 	andeq	r0, fp, r0
    3408:	235101f3 	cmpcs	r1, #-1073741764	; 0xc000003c
    340c:	7502940c 	strvc	r9, [r2, #-1036]	; 0x40c
    3410:	009f2100 	addseq	r2, pc, r0, lsl #2
    3414:	00000000 	andeq	r0, r0, r0
    3418:	01000000 	mrseq	r0, (UNDEF: 0)
    341c:	00005400 	andeq	r5, r0, r0, lsl #8
	...
    342c:	00020000 	andeq	r0, r2, r0
    3430:	0000007d 	andeq	r0, r0, sp, ror r0
    3434:	00000000 	andeq	r0, r0, r0
    3438:	00020000 	andeq	r0, r2, r0
    343c:	00000c7d 	andeq	r0, r0, sp, ror ip
	...
    344c:	00010000 	andeq	r0, r1, r0
    3450:	00000051 	andeq	r0, r0, r1, asr r0
    3454:	00000000 	andeq	r0, r0, r0
    3458:	f3000400 	vshl.u8	d0, d0, d0
    345c:	009f5101 	addseq	r5, pc, r1, lsl #2
	...
    346c:	02000000 	andeq	r0, r0, #0
    3470:	009f3000 	addseq	r3, pc, r0
    3474:	00000000 	andeq	r0, r0, r0
    3478:	01000000 	mrseq	r0, (UNDEF: 0)
    347c:	00005400 	andeq	r5, r0, r0, lsl #8
	...
    348c:	00020000 	andeq	r0, r2, r0
    3490:	00009f30 	andeq	r9, r0, r0, lsr pc
    3494:	00000000 	andeq	r0, r0, r0
    3498:	00010000 	andeq	r0, r1, r0
    349c:	00000053 	andeq	r0, r0, r3, asr r0
    34a0:	00000000 	andeq	r0, r0, r0
    34a4:	53000100 	movwpl	r0, #256	; 0x100
	...
    34b0:	00530001 	subseq	r0, r3, r1
    34b4:	00000000 	andeq	r0, r0, r0
    34b8:	01000000 	mrseq	r0, (UNDEF: 0)
    34bc:	00005300 	andeq	r5, r0, r0, lsl #6
    34c0:	00000000 	andeq	r0, r0, r0
    34c4:	00010000 	andeq	r0, r1, r0
    34c8:	00000055 	andeq	r0, r0, r5, asr r0
    34cc:	00000000 	andeq	r0, r0, r0
    34d0:	55000100 	strpl	r0, [r0, #-256]	; 0x100
	...
    34dc:	00530001 	subseq	r0, r3, r1
	...
    34ec:	02000000 	andeq	r0, r0, #0
    34f0:	009f3000 	addseq	r3, pc, r0
    34f4:	00000000 	andeq	r0, r0, r0
    34f8:	01000000 	mrseq	r0, (UNDEF: 0)
    34fc:	00005200 	andeq	r5, r0, r0, lsl #4
    3500:	00000000 	andeq	r0, r0, r0
    3504:	00070000 	andeq	r0, r7, r0
    3508:	ff0a0072 			; <UNDEFINED> instruction: 0xff0a0072
    350c:	009f1a7b 	addseq	r1, pc, fp, ror sl	; <UNPREDICTABLE>
    3510:	00000000 	andeq	r0, r0, r0
    3514:	01000000 	mrseq	r0, (UNDEF: 0)
    3518:	00005500 	andeq	r5, r0, r0, lsl #10
    351c:	00000000 	andeq	r0, r0, r0
    3520:	00010000 	andeq	r0, r1, r0
    3524:	00000052 	andeq	r0, r0, r2, asr r0
	...
    3534:	7d000200 	sfmvc	f0, 4, [r0, #-0]
	...
    3540:	7d000200 	sfmvc	f0, 4, [r0, #-0]
    3544:	0000000c 	andeq	r0, r0, ip
	...
    3554:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    3560:	01f30004 	mvnseq	r0, r4
    3564:	00009f51 	andeq	r9, r0, r1, asr pc
	...
    3574:	00020000 	andeq	r0, r2, r0
    3578:	00009f30 	andeq	r9, r0, r0, lsr pc
    357c:	00000000 	andeq	r0, r0, r0
    3580:	00010000 	andeq	r0, r1, r0
    3584:	00000054 	andeq	r0, r0, r4, asr r0
	...
    3594:	30000200 	andcc	r0, r0, r0, lsl #4
    3598:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    359c:	00000000 	andeq	r0, r0, r0
    35a0:	53000100 	movwpl	r0, #256	; 0x100
	...
    35ac:	00530001 	subseq	r0, r3, r1
    35b0:	00000000 	andeq	r0, r0, r0
    35b4:	01000000 	mrseq	r0, (UNDEF: 0)
    35b8:	00005300 	andeq	r5, r0, r0, lsl #6
    35bc:	00000000 	andeq	r0, r0, r0
    35c0:	00010000 	andeq	r0, r1, r0
    35c4:	00000053 	andeq	r0, r0, r3, asr r0
    35c8:	00000000 	andeq	r0, r0, r0
    35cc:	55000100 	strpl	r0, [r0, #-256]	; 0x100
	...
    35d8:	00550001 	subseq	r0, r5, r1
    35dc:	00000000 	andeq	r0, r0, r0
    35e0:	01000000 	mrseq	r0, (UNDEF: 0)
    35e4:	00005300 	andeq	r5, r0, r0, lsl #6
	...
    35f4:	00020000 	andeq	r0, r2, r0
    35f8:	00009f30 	andeq	r9, r0, r0, lsr pc
    35fc:	00000000 	andeq	r0, r0, r0
    3600:	00010000 	andeq	r0, r1, r0
    3604:	00000052 	andeq	r0, r0, r2, asr r0
    3608:	00000000 	andeq	r0, r0, r0
    360c:	72000700 	andvc	r0, r0, #0
    3610:	6fff0a00 	svcvs	0x00ff0a00
    3614:	00009f1a 	andeq	r9, r0, sl, lsl pc
    3618:	00000000 	andeq	r0, r0, r0
    361c:	00010000 	andeq	r0, r1, r0
    3620:	00000055 	andeq	r0, r0, r5, asr r0
    3624:	00000000 	andeq	r0, r0, r0
    3628:	52000100 	andpl	r0, r0, #0
	...
    363c:	007d0002 	rsbseq	r0, sp, r2
	...
    3648:	0c7d0002 	ldcleq	0, cr0, [sp], #-8
	...
    365c:	00510001 	subseq	r0, r1, r1
    3660:	00000000 	andeq	r0, r0, r0
    3664:	04000000 	streq	r0, [r0], #-0
    3668:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    366c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    367c:	30000200 	andcc	r0, r0, r0, lsl #4
    3680:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    3684:	00000000 	andeq	r0, r0, r0
    3688:	55000100 	strpl	r0, [r0, #-256]	; 0x100
	...
    3694:	00520001 	subseq	r0, r2, r1
    3698:	00000000 	andeq	r0, r0, r0
    369c:	01000000 	mrseq	r0, (UNDEF: 0)
    36a0:	00005200 	andeq	r5, r0, r0, lsl #4
	...
    36b0:	00020000 	andeq	r0, r2, r0
    36b4:	00009f30 	andeq	r9, r0, r0, lsr pc
    36b8:	00000000 	andeq	r0, r0, r0
    36bc:	00010000 	andeq	r0, r1, r0
    36c0:	00000053 	andeq	r0, r0, r3, asr r0
    36c4:	00000000 	andeq	r0, r0, r0
    36c8:	53000100 	movwpl	r0, #256	; 0x100
	...
    36d4:	00530001 	subseq	r0, r3, r1
	...
    36e4:	02000000 	andeq	r0, r0, #0
    36e8:	009f3000 	addseq	r3, pc, r0
    36ec:	00000000 	andeq	r0, r0, r0
    36f0:	01000000 	mrseq	r0, (UNDEF: 0)
    36f4:	00005200 	andeq	r5, r0, r0, lsl #4
    36f8:	00000000 	andeq	r0, r0, r0
    36fc:	00010000 	andeq	r0, r1, r0
    3700:	00000054 	andeq	r0, r0, r4, asr r0
    3704:	00000000 	andeq	r0, r0, r0
    3708:	74000500 	strvc	r0, [r0], #-1280	; 0x500
    370c:	9f254200 	svcls	0x00254200
	...
    3718:	00540001 	subseq	r0, r4, r1
	...
    3728:	01000000 	mrseq	r0, (UNDEF: 0)
    372c:	00005100 	andeq	r5, r0, r0, lsl #2
    3730:	00000000 	andeq	r0, r0, r0
    3734:	00040000 	andeq	r0, r4, r0
    3738:	9f5101f3 	svcls	0x005101f3
	...
    3744:	080016cc 	stmdaeq	r0, {r2, r3, r6, r7, r9, sl, ip}
    3748:	080016d2 	stmdaeq	r0, {r1, r4, r6, r7, r9, sl, ip}
    374c:	d2510001 	subsle	r0, r1, #1
    3750:	d8080016 	stmdale	r8, {r1, r2, r4}
    3754:	04080016 	streq	r0, [r8], #-22
    3758:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    375c:	0016d89f 	mulseq	r6, pc, r8	; <UNPREDICTABLE>
    3760:	0016dc08 	andseq	sp, r6, r8, lsl #24
    3764:	51000108 	tstpl	r0, r8, lsl #2
    3768:	080016dc 	stmdaeq	r0, {r2, r3, r4, r6, r7, r9, sl, ip}
    376c:	080016e4 	stmdaeq	r0, {r2, r5, r6, r7, r9, sl, ip}
    3770:	01f30004 	mvnseq	r0, r4
    3774:	00009f51 	andeq	r9, r0, r1, asr pc
	...
    3784:	00010000 	andeq	r0, r1, r0
    3788:	00000051 	andeq	r0, r0, r1, asr r0
    378c:	00000000 	andeq	r0, r0, r0
    3790:	f3000400 	vshl.u8	d0, d0, d0
    3794:	009f5101 	addseq	r5, pc, r1, lsl #2
    3798:	00000000 	andeq	r0, r0, r0
    379c:	01000000 	mrseq	r0, (UNDEF: 0)
    37a0:	00005100 	andeq	r5, r0, r0, lsl #2
    37a4:	00000000 	andeq	r0, r0, r0
    37a8:	00040000 	andeq	r0, r4, r0
    37ac:	9f5101f3 	svcls	0x005101f3
	...
    37b8:	080016e4 	stmdaeq	r0, {r2, r5, r6, r7, r9, sl, ip}
    37bc:	080016ec 	stmdaeq	r0, {r2, r3, r5, r6, r7, r9, sl, ip}
    37c0:	ec510001 	mrrc	0, 0, r0, r1, cr1
    37c4:	ee080016 	mcr	0, 0, r0, cr8, cr6, {0}
    37c8:	04080016 	streq	r0, [r8], #-22
    37cc:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    37d0:	0016ee9f 	mulseq	r6, pc, lr	; <UNPREDICTABLE>
    37d4:	0016f208 	andseq	pc, r6, r8, lsl #4
    37d8:	51000108 	tstpl	r0, r8, lsl #2
    37dc:	080016f2 	stmdaeq	r0, {r1, r4, r5, r6, r7, r9, sl, ip}
    37e0:	080016f6 	stmdaeq	r0, {r1, r2, r4, r5, r6, r7, r9, sl, ip}
    37e4:	01f30004 	mvnseq	r0, r4
    37e8:	00009f51 	andeq	r9, r0, r1, asr pc
	...
    37f8:	00010000 	andeq	r0, r1, r0
    37fc:	00000052 	andeq	r0, r0, r2, asr r0
    3800:	00000000 	andeq	r0, r0, r0
    3804:	f3000400 	vshl.u8	d0, d0, d0
    3808:	009f5201 	addseq	r5, pc, r1, lsl #4
	...
    3818:	01000000 	mrseq	r0, (UNDEF: 0)
    381c:	00005100 	andeq	r5, r0, r0, lsl #2
    3820:	00000000 	andeq	r0, r0, r0
    3824:	00040000 	andeq	r0, r4, r0
    3828:	9f5101f3 	svcls	0x005101f3
	...
    3834:	00510001 	subseq	r0, r1, r1
    3838:	00000000 	andeq	r0, r0, r0
    383c:	04000000 	streq	r0, [r0], #-0
    3840:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    3844:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    3854:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    3860:	01f30004 	mvnseq	r0, r4
    3864:	00009f51 	andeq	r9, r0, r1, asr pc
	...
    3874:	00020000 	andeq	r0, r2, r0
    3878:	00009f30 	andeq	r9, r0, r0, lsr pc
    387c:	00000000 	andeq	r0, r0, r0
    3880:	00010000 	andeq	r0, r1, r0
    3884:	00000053 	andeq	r0, r0, r3, asr r0
    3888:	00000000 	andeq	r0, r0, r0
    388c:	52000100 	andpl	r0, r0, #0
	...
    3898:	00510001 	subseq	r0, r1, r1
	...
    38a8:	02000000 	andeq	r0, r0, #0
    38ac:	00007d00 	andeq	r7, r0, r0, lsl #26
    38b0:	00000000 	andeq	r0, r0, r0
    38b4:	02000000 	andeq	r0, r0, #0
    38b8:	00107d00 	andseq	r7, r0, r0, lsl #26
	...
    38c8:	01000000 	mrseq	r0, (UNDEF: 0)
    38cc:	00005000 	andeq	r5, r0, r0
    38d0:	00000000 	andeq	r0, r0, r0
    38d4:	00010000 	andeq	r0, r1, r0
    38d8:	00000054 	andeq	r0, r0, r4, asr r0
    38dc:	00000000 	andeq	r0, r0, r0
    38e0:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    38ec:	00540001 	subseq	r0, r4, r1
	...
    38fc:	01000000 	mrseq	r0, (UNDEF: 0)
    3900:	00005100 	andeq	r5, r0, r0, lsl #2
    3904:	00000000 	andeq	r0, r0, r0
    3908:	00040000 	andeq	r0, r4, r0
    390c:	9f5101f3 	svcls	0x005101f3
	...
    3920:	00520001 	subseq	r0, r2, r1
    3924:	00000000 	andeq	r0, r0, r0
    3928:	04000000 	streq	r0, [r0], #-0
    392c:	5201f300 	andpl	pc, r1, #0
    3930:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    3940:	53000100 	movwpl	r0, #256	; 0x100
	...
    394c:	01f30004 	mvnseq	r0, r4
    3950:	00009f53 	andeq	r9, r0, r3, asr pc
    3954:	00000000 	andeq	r0, r0, r0
    3958:	00010000 	andeq	r0, r1, r0
    395c:	00000053 	andeq	r0, r0, r3, asr r0
    3960:	00000000 	andeq	r0, r0, r0
    3964:	f3000400 	vshl.u8	d0, d0, d0
    3968:	009f5301 	addseq	r5, pc, r1, lsl #6
	...
    3978:	02000000 	andeq	r0, r0, #0
    397c:	009f3000 	addseq	r3, pc, r0
    3980:	00000000 	andeq	r0, r0, r0
    3984:	01000000 	mrseq	r0, (UNDEF: 0)
    3988:	00005300 	andeq	r5, r0, r0, lsl #6
    398c:	00000000 	andeq	r0, r0, r0
    3990:	00010000 	andeq	r0, r1, r0
    3994:	00000052 	andeq	r0, r0, r2, asr r0
    3998:	00000000 	andeq	r0, r0, r0
    399c:	53000100 	movwpl	r0, #256	; 0x100
	...
    39b0:	007d0002 	rsbseq	r0, sp, r2
	...
    39bc:	087d0002 	ldmdaeq	sp!, {r1}^
	...
    39d0:	00510001 	subseq	r0, r1, r1
    39d4:	00000000 	andeq	r0, r0, r0
    39d8:	04000000 	streq	r0, [r0], #-0
    39dc:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    39e0:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    39f0:	52000100 	andpl	r0, r0, #0
	...
    39fc:	01f30004 	mvnseq	r0, r4
    3a00:	00009f52 	andeq	r9, r0, r2, asr pc
	...
    3a10:	00010000 	andeq	r0, r1, r0
    3a14:	00000053 	andeq	r0, r0, r3, asr r0
    3a18:	00000000 	andeq	r0, r0, r0
    3a1c:	f3000400 	vshl.u8	d0, d0, d0
    3a20:	009f5301 	addseq	r5, pc, r1, lsl #6
	...
    3a30:	02000000 	andeq	r0, r0, #0
    3a34:	009f3000 	addseq	r3, pc, r0
    3a38:	00000000 	andeq	r0, r0, r0
    3a3c:	06000000 	streq	r0, [r0], -r0
    3a40:	08007400 	stmdaeq	r0, {sl, ip, sp, lr}
    3a44:	009f1aff 			; <UNDEFINED> instruction: 0x009f1aff
    3a48:	00000000 	andeq	r0, r0, r0
    3a4c:	01000000 	mrseq	r0, (UNDEF: 0)
    3a50:	00005300 	andeq	r5, r0, r0, lsl #6
	...
    3a60:	00020000 	andeq	r0, r2, r0
    3a64:	0000007d 	andeq	r0, r0, sp, ror r0
    3a68:	00000000 	andeq	r0, r0, r0
    3a6c:	00020000 	andeq	r0, r2, r0
    3a70:	0000087d 	andeq	r0, r0, sp, ror r8
	...
    3a80:	00010000 	andeq	r0, r1, r0
    3a84:	00000050 	andeq	r0, r0, r0, asr r0
    3a88:	00000000 	andeq	r0, r0, r0
    3a8c:	54000100 	strpl	r0, [r0], #-256	; 0x100
	...
    3aa0:	00510001 	subseq	r0, r1, r1
    3aa4:	00000000 	andeq	r0, r0, r0
    3aa8:	04000000 	streq	r0, [r0], #-0
    3aac:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    3ab0:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    3ac0:	52000100 	andpl	r0, r0, #0
	...
    3acc:	01f30004 	mvnseq	r0, r4
    3ad0:	00009f52 	andeq	r9, r0, r2, asr pc
	...
    3ae0:	00010000 	andeq	r0, r1, r0
    3ae4:	00000053 	andeq	r0, r0, r3, asr r0
    3ae8:	00000000 	andeq	r0, r0, r0
    3aec:	f3000400 	vshl.u8	d0, d0, d0
    3af0:	009f5301 	addseq	r5, pc, r1, lsl #6
	...
    3b00:	02000000 	andeq	r0, r0, #0
    3b04:	00007d00 	andeq	r7, r0, r0, lsl #26
    3b08:	00000000 	andeq	r0, r0, r0
    3b0c:	02000000 	andeq	r0, r0, #0
    3b10:	00087d00 	andeq	r7, r8, r0, lsl #26
	...
    3b20:	01000000 	mrseq	r0, (UNDEF: 0)
    3b24:	00005000 	andeq	r5, r0, r0
    3b28:	00000000 	andeq	r0, r0, r0
    3b2c:	00010000 	andeq	r0, r1, r0
    3b30:	00000054 	andeq	r0, r0, r4, asr r0
	...
    3b40:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    3b4c:	01f30004 	mvnseq	r0, r4
    3b50:	00009f51 	andeq	r9, r0, r1, asr pc
	...
    3b60:	00010000 	andeq	r0, r1, r0
    3b64:	00000052 	andeq	r0, r0, r2, asr r0
    3b68:	00000000 	andeq	r0, r0, r0
    3b6c:	f3000400 	vshl.u8	d0, d0, d0
    3b70:	009f5201 	addseq	r5, pc, r1, lsl #4
	...
    3b80:	01000000 	mrseq	r0, (UNDEF: 0)
    3b84:	00005300 	andeq	r5, r0, r0, lsl #6
    3b88:	00000000 	andeq	r0, r0, r0
    3b8c:	00040000 	andeq	r0, r4, r0
    3b90:	9f5301f3 	svcls	0x005301f3
	...
    3ba4:	9f300002 	svcls	0x00300002
	...
    3bb0:	00730005 	rsbseq	r0, r3, r5
    3bb4:	009f2137 	addseq	r2, pc, r7, lsr r1	; <UNPREDICTABLE>
    3bb8:	00000000 	andeq	r0, r0, r0
    3bbc:	05000000 	streq	r0, [r0, #-0]
    3bc0:	37007200 	strcc	r7, [r0, -r0, lsl #4]
    3bc4:	00009f21 	andeq	r9, r0, r1, lsr #30
    3bc8:	00000000 	andeq	r0, r0, r0
    3bcc:	00010000 	andeq	r0, r1, r0
    3bd0:	00000053 	andeq	r0, r0, r3, asr r0
	...
    3be0:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    3bec:	01f30004 	mvnseq	r0, r4
    3bf0:	00009f51 	andeq	r9, r0, r1, asr pc
	...
    3c00:	00020000 	andeq	r0, r2, r0
    3c04:	00009f30 	andeq	r9, r0, r0, lsr pc
    3c08:	00000000 	andeq	r0, r0, r0
    3c0c:	00010000 	andeq	r0, r1, r0
    3c10:	00000053 	andeq	r0, r0, r3, asr r0
    3c14:	00000000 	andeq	r0, r0, r0
    3c18:	52000100 	andpl	r0, r0, #0
	...
    3c24:	00510001 	subseq	r0, r1, r1
	...
    3c34:	01000000 	mrseq	r0, (UNDEF: 0)
    3c38:	00005100 	andeq	r5, r0, r0, lsl #2
    3c3c:	00000000 	andeq	r0, r0, r0
    3c40:	00040000 	andeq	r0, r4, r0
    3c44:	9f5101f3 	svcls	0x005101f3
	...
    3c58:	9f300002 	svcls	0x00300002
	...
    3c64:	00530001 	subseq	r0, r3, r1
    3c68:	00000000 	andeq	r0, r0, r0
    3c6c:	01000000 	mrseq	r0, (UNDEF: 0)
    3c70:	00005200 	andeq	r5, r0, r0, lsl #4
    3c74:	00000000 	andeq	r0, r0, r0
    3c78:	00010000 	andeq	r0, r1, r0
    3c7c:	00000051 	andeq	r0, r0, r1, asr r0
	...
    3c8c:	7d000200 	sfmvc	f0, 4, [r0, #-0]
	...
    3c98:	7d000200 	sfmvc	f0, 4, [r0, #-0]
    3c9c:	00000010 	andeq	r0, r0, r0, lsl r0
	...
    3cac:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    3cb8:	01f30004 	mvnseq	r0, r4
    3cbc:	00009f51 	andeq	r9, r0, r1, asr pc
	...
    3ccc:	00010000 	andeq	r0, r1, r0
    3cd0:	00000052 	andeq	r0, r0, r2, asr r0
    3cd4:	00000000 	andeq	r0, r0, r0
    3cd8:	f3000400 	vshl.u8	d0, d0, d0
    3cdc:	009f5201 	addseq	r5, pc, r1, lsl #4
	...
    3cec:	01000000 	mrseq	r0, (UNDEF: 0)
    3cf0:	00005300 	andeq	r5, r0, r0, lsl #6
    3cf4:	00000000 	andeq	r0, r0, r0
    3cf8:	00040000 	andeq	r0, r4, r0
    3cfc:	9f5301f3 	svcls	0x005301f3
	...
    3d10:	9f300002 	svcls	0x00300002
	...
    3d1c:	00550001 	subseq	r0, r5, r1
    3d20:	00000000 	andeq	r0, r0, r0
    3d24:	01000000 	mrseq	r0, (UNDEF: 0)
    3d28:	00005500 	andeq	r5, r0, r0, lsl #10
    3d2c:	00000000 	andeq	r0, r0, r0
    3d30:	00010000 	andeq	r0, r1, r0
    3d34:	00000051 	andeq	r0, r0, r1, asr r0
	...
    3d44:	30000200 	andcc	r0, r0, r0, lsl #4
    3d48:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    3d4c:	00000000 	andeq	r0, r0, r0
    3d50:	54000100 	strpl	r0, [r0], #-256	; 0x100
	...
    3d5c:	00540001 	subseq	r0, r4, r1
	...
    3d6c:	02000000 	andeq	r0, r0, #0
    3d70:	009f3000 	addseq	r3, pc, r0
    3d74:	00000000 	andeq	r0, r0, r0
    3d78:	01000000 	mrseq	r0, (UNDEF: 0)
    3d7c:	00005600 	andeq	r5, r0, r0, lsl #12
    3d80:	00000000 	andeq	r0, r0, r0
    3d84:	00010000 	andeq	r0, r1, r0
    3d88:	00000053 	andeq	r0, r0, r3, asr r0
	...
    3d98:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    3da4:	01f30004 	mvnseq	r0, r4
    3da8:	00009f51 	andeq	r9, r0, r1, asr pc
	...
    3db8:	00020000 	andeq	r0, r2, r0
    3dbc:	00009f30 	andeq	r9, r0, r0, lsr pc
    3dc0:	00000000 	andeq	r0, r0, r0
    3dc4:	00010000 	andeq	r0, r1, r0
    3dc8:	00000053 	andeq	r0, r0, r3, asr r0
    3dcc:	00000000 	andeq	r0, r0, r0
    3dd0:	52000100 	andpl	r0, r0, #0
	...
    3ddc:	00510001 	subseq	r0, r1, r1
	...
    3dec:	01000000 	mrseq	r0, (UNDEF: 0)
    3df0:	00005100 	andeq	r5, r0, r0, lsl #2
    3df4:	00000000 	andeq	r0, r0, r0
    3df8:	00040000 	andeq	r0, r4, r0
    3dfc:	9f5101f3 	svcls	0x005101f3
	...
    3e10:	9f300002 	svcls	0x00300002
	...
    3e1c:	00530001 	subseq	r0, r3, r1
    3e20:	00000000 	andeq	r0, r0, r0
    3e24:	01000000 	mrseq	r0, (UNDEF: 0)
    3e28:	00005200 	andeq	r5, r0, r0, lsl #4
    3e2c:	00000000 	andeq	r0, r0, r0
    3e30:	00010000 	andeq	r0, r1, r0
    3e34:	00000051 	andeq	r0, r0, r1, asr r0
	...
    3e44:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    3e50:	01f30004 	mvnseq	r0, r4
    3e54:	00009f51 	andeq	r9, r0, r1, asr pc
	...
    3e64:	00020000 	andeq	r0, r2, r0
    3e68:	00009f30 	andeq	r9, r0, r0, lsr pc
    3e6c:	00000000 	andeq	r0, r0, r0
    3e70:	00010000 	andeq	r0, r1, r0
    3e74:	00000053 	andeq	r0, r0, r3, asr r0
    3e78:	00000000 	andeq	r0, r0, r0
    3e7c:	52000100 	andpl	r0, r0, #0
	...
    3e88:	00510001 	subseq	r0, r1, r1
	...
    3e98:	01000000 	mrseq	r0, (UNDEF: 0)
    3e9c:	00005100 	andeq	r5, r0, r0, lsl #2
    3ea0:	00000000 	andeq	r0, r0, r0
    3ea4:	00040000 	andeq	r0, r4, r0
    3ea8:	9f5101f3 	svcls	0x005101f3
	...
    3ebc:	9f300002 	svcls	0x00300002
	...
    3ec8:	00530001 	subseq	r0, r3, r1
    3ecc:	00000000 	andeq	r0, r0, r0
    3ed0:	01000000 	mrseq	r0, (UNDEF: 0)
    3ed4:	00005200 	andeq	r5, r0, r0, lsl #4
    3ed8:	00000000 	andeq	r0, r0, r0
    3edc:	00010000 	andeq	r0, r1, r0
    3ee0:	00000051 	andeq	r0, r0, r1, asr r0
	...
    3ef0:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    3efc:	01f30004 	mvnseq	r0, r4
    3f00:	00009f51 	andeq	r9, r0, r1, asr pc
    3f04:	00000000 	andeq	r0, r0, r0
    3f08:	00010000 	andeq	r0, r1, r0
    3f0c:	00000051 	andeq	r0, r0, r1, asr r0
    3f10:	00000000 	andeq	r0, r0, r0
    3f14:	f3000400 	vshl.u8	d0, d0, d0
    3f18:	009f5101 	addseq	r5, pc, r1, lsl #2
	...
    3f28:	01000000 	mrseq	r0, (UNDEF: 0)
    3f2c:	00005100 	andeq	r5, r0, r0, lsl #2
    3f30:	00000000 	andeq	r0, r0, r0
    3f34:	00040000 	andeq	r0, r4, r0
    3f38:	9f5101f3 	svcls	0x005101f3
	...
    3f44:	00510001 	subseq	r0, r1, r1
    3f48:	00000000 	andeq	r0, r0, r0
    3f4c:	04000000 	streq	r0, [r0], #-0
    3f50:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    3f54:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    3f64:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    3f70:	01f30004 	mvnseq	r0, r4
    3f74:	00009f51 	andeq	r9, r0, r1, asr pc
    3f78:	00000000 	andeq	r0, r0, r0
    3f7c:	00010000 	andeq	r0, r1, r0
    3f80:	00000051 	andeq	r0, r0, r1, asr r0
    3f84:	00000000 	andeq	r0, r0, r0
    3f88:	f3000400 	vshl.u8	d0, d0, d0
    3f8c:	009f5101 	addseq	r5, pc, r1, lsl #2
	...
    3f9c:	01000000 	mrseq	r0, (UNDEF: 0)
    3fa0:	00005100 	andeq	r5, r0, r0, lsl #2
    3fa4:	00000000 	andeq	r0, r0, r0
    3fa8:	00040000 	andeq	r0, r4, r0
    3fac:	9f5101f3 	svcls	0x005101f3
	...
    3fb8:	00510001 	subseq	r0, r1, r1
    3fbc:	00000000 	andeq	r0, r0, r0
    3fc0:	04000000 	streq	r0, [r0], #-0
    3fc4:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    3fc8:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    3fd8:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    3fe4:	01f30004 	mvnseq	r0, r4
    3fe8:	00009f51 	andeq	r9, r0, r1, asr pc
	...
    3ff8:	00020000 	andeq	r0, r2, r0
    3ffc:	00009f30 	andeq	r9, r0, r0, lsr pc
    4000:	00000000 	andeq	r0, r0, r0
    4004:	00010000 	andeq	r0, r1, r0
    4008:	00000053 	andeq	r0, r0, r3, asr r0
    400c:	00000000 	andeq	r0, r0, r0
    4010:	52000100 	andpl	r0, r0, #0
	...
    401c:	00510001 	subseq	r0, r1, r1
	...
    402c:	01000000 	mrseq	r0, (UNDEF: 0)
    4030:	00005100 	andeq	r5, r0, r0, lsl #2
    4034:	00000000 	andeq	r0, r0, r0
    4038:	00040000 	andeq	r0, r4, r0
    403c:	9f5101f3 	svcls	0x005101f3
	...
    4050:	9f300002 	svcls	0x00300002
	...
    405c:	00530001 	subseq	r0, r3, r1
    4060:	00000000 	andeq	r0, r0, r0
    4064:	01000000 	mrseq	r0, (UNDEF: 0)
    4068:	00005200 	andeq	r5, r0, r0, lsl #4
    406c:	00000000 	andeq	r0, r0, r0
    4070:	00010000 	andeq	r0, r1, r0
    4074:	00000051 	andeq	r0, r0, r1, asr r0
	...
    4084:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    4090:	01f30004 	mvnseq	r0, r4
    4094:	00009f51 	andeq	r9, r0, r1, asr pc
	...
    40a4:	00020000 	andeq	r0, r2, r0
    40a8:	00009f30 	andeq	r9, r0, r0, lsr pc
    40ac:	00000000 	andeq	r0, r0, r0
    40b0:	00010000 	andeq	r0, r1, r0
    40b4:	00000053 	andeq	r0, r0, r3, asr r0
    40b8:	00000000 	andeq	r0, r0, r0
    40bc:	52000100 	andpl	r0, r0, #0
	...
    40c8:	00510001 	subseq	r0, r1, r1
	...
    40d8:	01000000 	mrseq	r0, (UNDEF: 0)
    40dc:	00005100 	andeq	r5, r0, r0, lsl #2
    40e0:	00000000 	andeq	r0, r0, r0
    40e4:	00040000 	andeq	r0, r4, r0
    40e8:	9f5101f3 	svcls	0x005101f3
	...
    40fc:	9f300002 	svcls	0x00300002
	...
    4108:	00530001 	subseq	r0, r3, r1
    410c:	00000000 	andeq	r0, r0, r0
    4110:	01000000 	mrseq	r0, (UNDEF: 0)
    4114:	00005200 	andeq	r5, r0, r0, lsl #4
    4118:	00000000 	andeq	r0, r0, r0
    411c:	00010000 	andeq	r0, r1, r0
    4120:	00000051 	andeq	r0, r0, r1, asr r0
	...
    4130:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    413c:	01f30004 	mvnseq	r0, r4
    4140:	00009f51 	andeq	r9, r0, r1, asr pc
	...
    4150:	00020000 	andeq	r0, r2, r0
    4154:	00009f30 	andeq	r9, r0, r0, lsr pc
    4158:	00000000 	andeq	r0, r0, r0
    415c:	00010000 	andeq	r0, r1, r0
    4160:	00000053 	andeq	r0, r0, r3, asr r0
    4164:	00000000 	andeq	r0, r0, r0
    4168:	52000100 	andpl	r0, r0, #0
	...
    4174:	00510001 	subseq	r0, r1, r1
	...
    4184:	01000000 	mrseq	r0, (UNDEF: 0)
    4188:	00005100 	andeq	r5, r0, r0, lsl #2
    418c:	00000000 	andeq	r0, r0, r0
    4190:	00040000 	andeq	r0, r4, r0
    4194:	9f5101f3 	svcls	0x005101f3
	...
    41a8:	9f300002 	svcls	0x00300002
	...
    41b4:	00530001 	subseq	r0, r3, r1
    41b8:	00000000 	andeq	r0, r0, r0
    41bc:	01000000 	mrseq	r0, (UNDEF: 0)
    41c0:	00005200 	andeq	r5, r0, r0, lsl #4
    41c4:	00000000 	andeq	r0, r0, r0
    41c8:	00010000 	andeq	r0, r1, r0
    41cc:	00000051 	andeq	r0, r0, r1, asr r0
	...
    41dc:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    41e8:	01f30004 	mvnseq	r0, r4
    41ec:	00009f51 	andeq	r9, r0, r1, asr pc
	...
    41fc:	00020000 	andeq	r0, r2, r0
    4200:	00009f30 	andeq	r9, r0, r0, lsr pc
    4204:	00000000 	andeq	r0, r0, r0
    4208:	00010000 	andeq	r0, r1, r0
    420c:	00000053 	andeq	r0, r0, r3, asr r0
    4210:	00000000 	andeq	r0, r0, r0
    4214:	52000100 	andpl	r0, r0, #0
	...
    4220:	00510001 	subseq	r0, r1, r1
	...
    4230:	01000000 	mrseq	r0, (UNDEF: 0)
    4234:	00005100 	andeq	r5, r0, r0, lsl #2
    4238:	00000000 	andeq	r0, r0, r0
    423c:	00040000 	andeq	r0, r4, r0
    4240:	9f5101f3 	svcls	0x005101f3
	...
    4254:	9f300002 	svcls	0x00300002
	...
    4260:	00530001 	subseq	r0, r3, r1
    4264:	00000000 	andeq	r0, r0, r0
    4268:	01000000 	mrseq	r0, (UNDEF: 0)
    426c:	00005200 	andeq	r5, r0, r0, lsl #4
    4270:	00000000 	andeq	r0, r0, r0
    4274:	00010000 	andeq	r0, r1, r0
    4278:	00000051 	andeq	r0, r0, r1, asr r0
	...
    4288:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    4294:	01f30004 	mvnseq	r0, r4
    4298:	00009f51 	andeq	r9, r0, r1, asr pc
	...
    42a8:	00020000 	andeq	r0, r2, r0
    42ac:	00009f30 	andeq	r9, r0, r0, lsr pc
    42b0:	00000000 	andeq	r0, r0, r0
    42b4:	00010000 	andeq	r0, r1, r0
    42b8:	00000053 	andeq	r0, r0, r3, asr r0
    42bc:	00000000 	andeq	r0, r0, r0
    42c0:	52000100 	andpl	r0, r0, #0
	...
    42cc:	00510001 	subseq	r0, r1, r1
	...
    42dc:	01000000 	mrseq	r0, (UNDEF: 0)
    42e0:	00005100 	andeq	r5, r0, r0, lsl #2
    42e4:	00000000 	andeq	r0, r0, r0
    42e8:	00040000 	andeq	r0, r4, r0
    42ec:	9f5101f3 	svcls	0x005101f3
	...
    4300:	9f300002 	svcls	0x00300002
	...
    430c:	00530001 	subseq	r0, r3, r1
    4310:	00000000 	andeq	r0, r0, r0
    4314:	05000000 	streq	r0, [r0, #-0]
    4318:	41007200 	mrsmi	r7, R8_usr
    431c:	00009f25 	andeq	r9, r0, r5, lsr #30
    4320:	00000000 	andeq	r0, r0, r0
    4324:	00010000 	andeq	r0, r1, r0
    4328:	00000053 	andeq	r0, r0, r3, asr r0
	...
    4338:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    4344:	01f30004 	mvnseq	r0, r4
    4348:	00009f51 	andeq	r9, r0, r1, asr pc
	...
    4358:	00020000 	andeq	r0, r2, r0
    435c:	00009f30 	andeq	r9, r0, r0, lsr pc
    4360:	00000000 	andeq	r0, r0, r0
    4364:	00010000 	andeq	r0, r1, r0
    4368:	00000053 	andeq	r0, r0, r3, asr r0
    436c:	00000000 	andeq	r0, r0, r0
    4370:	52000100 	andpl	r0, r0, #0
	...
    437c:	00510001 	subseq	r0, r1, r1
	...
    438c:	01000000 	mrseq	r0, (UNDEF: 0)
    4390:	00005100 	andeq	r5, r0, r0, lsl #2
    4394:	00000000 	andeq	r0, r0, r0
    4398:	00040000 	andeq	r0, r4, r0
    439c:	9f5101f3 	svcls	0x005101f3
	...
    43b0:	9f300002 	svcls	0x00300002
	...
    43bc:	00530001 	subseq	r0, r3, r1
    43c0:	00000000 	andeq	r0, r0, r0
    43c4:	05000000 	streq	r0, [r0, #-0]
    43c8:	41007200 	mrsmi	r7, R8_usr
    43cc:	00009f25 	andeq	r9, r0, r5, lsr #30
    43d0:	00000000 	andeq	r0, r0, r0
    43d4:	00010000 	andeq	r0, r1, r0
    43d8:	00000053 	andeq	r0, r0, r3, asr r0
	...
    43e8:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    43f4:	01f30004 	mvnseq	r0, r4
    43f8:	00009f51 	andeq	r9, r0, r1, asr pc
	...
    4408:	00020000 	andeq	r0, r2, r0
    440c:	00009f30 	andeq	r9, r0, r0, lsr pc
    4410:	00000000 	andeq	r0, r0, r0
    4414:	00010000 	andeq	r0, r1, r0
    4418:	00000053 	andeq	r0, r0, r3, asr r0
    441c:	00000000 	andeq	r0, r0, r0
    4420:	52000100 	andpl	r0, r0, #0
	...
    442c:	00510001 	subseq	r0, r1, r1
	...
    443c:	01000000 	mrseq	r0, (UNDEF: 0)
    4440:	00005100 	andeq	r5, r0, r0, lsl #2
    4444:	00000000 	andeq	r0, r0, r0
    4448:	00040000 	andeq	r0, r4, r0
    444c:	9f5101f3 	svcls	0x005101f3
	...
    4460:	9f300002 	svcls	0x00300002
	...
    446c:	00530001 	subseq	r0, r3, r1
    4470:	00000000 	andeq	r0, r0, r0
    4474:	01000000 	mrseq	r0, (UNDEF: 0)
    4478:	00005200 	andeq	r5, r0, r0, lsl #4
    447c:	00000000 	andeq	r0, r0, r0
    4480:	00010000 	andeq	r0, r1, r0
    4484:	00000051 	andeq	r0, r0, r1, asr r0
	...
    4494:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    44a0:	01f30004 	mvnseq	r0, r4
    44a4:	00009f51 	andeq	r9, r0, r1, asr pc
	...
    44b4:	00020000 	andeq	r0, r2, r0
    44b8:	00009f30 	andeq	r9, r0, r0, lsr pc
    44bc:	00000000 	andeq	r0, r0, r0
    44c0:	00010000 	andeq	r0, r1, r0
    44c4:	00000053 	andeq	r0, r0, r3, asr r0
    44c8:	00000000 	andeq	r0, r0, r0
    44cc:	52000100 	andpl	r0, r0, #0
	...
    44d8:	00510001 	subseq	r0, r1, r1
	...
    44e8:	01000000 	mrseq	r0, (UNDEF: 0)
    44ec:	00005100 	andeq	r5, r0, r0, lsl #2
    44f0:	00000000 	andeq	r0, r0, r0
    44f4:	00040000 	andeq	r0, r4, r0
    44f8:	9f5101f3 	svcls	0x005101f3
	...
    450c:	9f300002 	svcls	0x00300002
	...
    4518:	00530001 	subseq	r0, r3, r1
    451c:	00000000 	andeq	r0, r0, r0
    4520:	01000000 	mrseq	r0, (UNDEF: 0)
    4524:	00005200 	andeq	r5, r0, r0, lsl #4
    4528:	00000000 	andeq	r0, r0, r0
    452c:	00010000 	andeq	r0, r1, r0
    4530:	00000051 	andeq	r0, r0, r1, asr r0
	...
    4540:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    454c:	01f30004 	mvnseq	r0, r4
    4550:	00009f51 	andeq	r9, r0, r1, asr pc
	...
    4560:	00020000 	andeq	r0, r2, r0
    4564:	00009f30 	andeq	r9, r0, r0, lsr pc
    4568:	00000000 	andeq	r0, r0, r0
    456c:	00010000 	andeq	r0, r1, r0
    4570:	00000053 	andeq	r0, r0, r3, asr r0
    4574:	00000000 	andeq	r0, r0, r0
    4578:	52000100 	andpl	r0, r0, #0
	...
    4584:	00510001 	subseq	r0, r1, r1
	...
    4594:	01000000 	mrseq	r0, (UNDEF: 0)
    4598:	00005100 	andeq	r5, r0, r0, lsl #2
    459c:	00000000 	andeq	r0, r0, r0
    45a0:	00040000 	andeq	r0, r4, r0
    45a4:	9f5101f3 	svcls	0x005101f3
	...
    45b8:	9f300002 	svcls	0x00300002
	...
    45c4:	00530001 	subseq	r0, r3, r1
    45c8:	00000000 	andeq	r0, r0, r0
    45cc:	01000000 	mrseq	r0, (UNDEF: 0)
    45d0:	00005200 	andeq	r5, r0, r0, lsl #4
    45d4:	00000000 	andeq	r0, r0, r0
    45d8:	00010000 	andeq	r0, r1, r0
    45dc:	00000051 	andeq	r0, r0, r1, asr r0
	...
    45ec:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    45f8:	01f30004 	mvnseq	r0, r4
    45fc:	00009f51 	andeq	r9, r0, r1, asr pc
	...
    460c:	00020000 	andeq	r0, r2, r0
    4610:	00009f30 	andeq	r9, r0, r0, lsr pc
    4614:	00000000 	andeq	r0, r0, r0
    4618:	00010000 	andeq	r0, r1, r0
    461c:	00000053 	andeq	r0, r0, r3, asr r0
    4620:	00000000 	andeq	r0, r0, r0
    4624:	52000100 	andpl	r0, r0, #0
	...
    4630:	00510001 	subseq	r0, r1, r1
	...
    4640:	02000000 	andeq	r0, r0, #0
    4644:	00007d00 	andeq	r7, r0, r0, lsl #26
    4648:	00000000 	andeq	r0, r0, r0
    464c:	02000000 	andeq	r0, r0, #0
    4650:	00087d00 	andeq	r7, r8, r0, lsl #26
	...
    4660:	01000000 	mrseq	r0, (UNDEF: 0)
    4664:	00005100 	andeq	r5, r0, r0, lsl #2
    4668:	00000000 	andeq	r0, r0, r0
    466c:	00040000 	andeq	r0, r4, r0
    4670:	9f5101f3 	svcls	0x005101f3
	...
    4684:	00520001 	subseq	r0, r2, r1
    4688:	00000000 	andeq	r0, r0, r0
    468c:	04000000 	streq	r0, [r0], #-0
    4690:	5201f300 	andpl	pc, r1, #0
    4694:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    46a4:	7d000200 	sfmvc	f0, 4, [r0, #-0]
	...
    46b0:	7d000200 	sfmvc	f0, 4, [r0, #-0]
    46b4:	00000008 	andeq	r0, r0, r8
	...
    46c4:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    46d0:	01f30004 	mvnseq	r0, r4
    46d4:	00009f51 	andeq	r9, r0, r1, asr pc
	...
    46e4:	00010000 	andeq	r0, r1, r0
    46e8:	00000052 	andeq	r0, r0, r2, asr r0
    46ec:	00000000 	andeq	r0, r0, r0
    46f0:	f3000400 	vshl.u8	d0, d0, d0
    46f4:	009f5201 	addseq	r5, pc, r1, lsl #4
	...
    4704:	02000000 	andeq	r0, r0, #0
    4708:	00007d00 	andeq	r7, r0, r0, lsl #26
    470c:	00000000 	andeq	r0, r0, r0
    4710:	02000000 	andeq	r0, r0, #0
    4714:	00087d00 	andeq	r7, r8, r0, lsl #26
	...
    4724:	01000000 	mrseq	r0, (UNDEF: 0)
    4728:	00005000 	andeq	r5, r0, r0
    472c:	00000000 	andeq	r0, r0, r0
    4730:	00030000 	andeq	r0, r3, r0
    4734:	009f6870 	addseq	r6, pc, r0, ror r8	; <UNPREDICTABLE>
	...
    4744:	01000000 	mrseq	r0, (UNDEF: 0)
    4748:	00005100 	andeq	r5, r0, r0, lsl #2
    474c:	00000000 	andeq	r0, r0, r0
    4750:	00040000 	andeq	r0, r4, r0
    4754:	9f5101f3 	svcls	0x005101f3
	...
    4760:	00510001 	subseq	r0, r1, r1
    4764:	00000000 	andeq	r0, r0, r0
    4768:	04000000 	streq	r0, [r0], #-0
    476c:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    4770:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    4780:	52000100 	andpl	r0, r0, #0
	...
    478c:	01f30004 	mvnseq	r0, r4
    4790:	00009f52 	andeq	r9, r0, r2, asr pc
	...
    47a0:	00010000 	andeq	r0, r1, r0
    47a4:	00000051 	andeq	r0, r0, r1, asr r0
    47a8:	00000000 	andeq	r0, r0, r0
    47ac:	f3000400 	vshl.u8	d0, d0, d0
    47b0:	009f5101 	addseq	r5, pc, r1, lsl #2
    47b4:	00000000 	andeq	r0, r0, r0
    47b8:	01000000 	mrseq	r0, (UNDEF: 0)
    47bc:	00005100 	andeq	r5, r0, r0, lsl #2
    47c0:	00000000 	andeq	r0, r0, r0
    47c4:	00040000 	andeq	r0, r4, r0
    47c8:	9f5101f3 	svcls	0x005101f3
	...
    47dc:	00510001 	subseq	r0, r1, r1
    47e0:	00000000 	andeq	r0, r0, r0
    47e4:	04000000 	streq	r0, [r0], #-0
    47e8:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    47ec:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    47f0:	00000000 	andeq	r0, r0, r0
    47f4:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    4800:	01f30004 	mvnseq	r0, r4
    4804:	00009f51 	andeq	r9, r0, r1, asr pc
	...
    4814:	00010000 	andeq	r0, r1, r0
    4818:	00000051 	andeq	r0, r0, r1, asr r0
    481c:	00000000 	andeq	r0, r0, r0
    4820:	f3000400 	vshl.u8	d0, d0, d0
    4824:	009f5101 	addseq	r5, pc, r1, lsl #2
    4828:	00000000 	andeq	r0, r0, r0
    482c:	01000000 	mrseq	r0, (UNDEF: 0)
    4830:	00005100 	andeq	r5, r0, r0, lsl #2
    4834:	00000000 	andeq	r0, r0, r0
    4838:	00040000 	andeq	r0, r4, r0
    483c:	9f5101f3 	svcls	0x005101f3
	...
    4850:	00510001 	subseq	r0, r1, r1
    4854:	00000000 	andeq	r0, r0, r0
    4858:	04000000 	streq	r0, [r0], #-0
    485c:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    4860:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    4870:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    487c:	01f30004 	mvnseq	r0, r4
    4880:	00009f51 	andeq	r9, r0, r1, asr pc
	...
    4890:	00010000 	andeq	r0, r1, r0
    4894:	00000051 	andeq	r0, r0, r1, asr r0
    4898:	00000000 	andeq	r0, r0, r0
    489c:	f3000400 	vshl.u8	d0, d0, d0
    48a0:	009f5101 	addseq	r5, pc, r1, lsl #2
	...
    48b0:	01000000 	mrseq	r0, (UNDEF: 0)
    48b4:	00005100 	andeq	r5, r0, r0, lsl #2
    48b8:	00000000 	andeq	r0, r0, r0
    48bc:	00040000 	andeq	r0, r4, r0
    48c0:	9f5101f3 	svcls	0x005101f3
	...
    48d4:	00510001 	subseq	r0, r1, r1
    48d8:	00000000 	andeq	r0, r0, r0
    48dc:	04000000 	streq	r0, [r0], #-0
    48e0:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    48e4:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    48f4:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    4900:	01f30004 	mvnseq	r0, r4
    4904:	00009f51 	andeq	r9, r0, r1, asr pc
	...
    4914:	00020000 	andeq	r0, r2, r0
    4918:	0000007d 	andeq	r0, r0, sp, ror r0
    491c:	00000000 	andeq	r0, r0, r0
    4920:	00020000 	andeq	r0, r2, r0
    4924:	0000187d 	andeq	r1, r0, sp, ror r8
	...
    4934:	00010000 	andeq	r0, r1, r0
    4938:	00000050 	andeq	r0, r0, r0, asr r0
    493c:	00000000 	andeq	r0, r0, r0
    4940:	55000100 	strpl	r0, [r0, #-256]	; 0x100
	...
    494c:	00500001 	subseq	r0, r0, r1
    4950:	00000000 	andeq	r0, r0, r0
    4954:	01000000 	mrseq	r0, (UNDEF: 0)
    4958:	00005500 	andeq	r5, r0, r0, lsl #10
	...
    4968:	00010000 	andeq	r0, r1, r0
    496c:	00000051 	andeq	r0, r0, r1, asr r0
    4970:	00000000 	andeq	r0, r0, r0
    4974:	54000100 	strpl	r0, [r0], #-256	; 0x100
	...
    4988:	9f300002 	svcls	0x00300002
	...
    4994:	00570001 	subseq	r0, r7, r1
	...
    49a4:	02000000 	andeq	r0, r0, #0
    49a8:	009f3100 	addseq	r3, pc, r0, lsl #2
    49ac:	00000000 	andeq	r0, r0, r0
    49b0:	01000000 	mrseq	r0, (UNDEF: 0)
    49b4:	00005600 	andeq	r5, r0, r0, lsl #12
	...
    49c4:	00010000 	andeq	r0, r1, r0
    49c8:	00000051 	andeq	r0, r0, r1, asr r0
    49cc:	00000000 	andeq	r0, r0, r0
    49d0:	f3000400 	vshl.u8	d0, d0, d0
    49d4:	009f5101 	addseq	r5, pc, r1, lsl #2
	...
    49e4:	01000000 	mrseq	r0, (UNDEF: 0)
    49e8:	00005100 	andeq	r5, r0, r0, lsl #2
    49ec:	00000000 	andeq	r0, r0, r0
    49f0:	00040000 	andeq	r0, r4, r0
    49f4:	9f5101f3 	svcls	0x005101f3
	...
    4a08:	007d0002 	rsbseq	r0, sp, r2
	...
    4a14:	187d0002 	ldmdane	sp!, {r1}^
	...
    4a28:	00500001 	subseq	r0, r0, r1
    4a2c:	00000000 	andeq	r0, r0, r0
    4a30:	01000000 	mrseq	r0, (UNDEF: 0)
    4a34:	00005400 	andeq	r5, r0, r0, lsl #8
    4a38:	00000000 	andeq	r0, r0, r0
    4a3c:	00010000 	andeq	r0, r1, r0
    4a40:	00000050 	andeq	r0, r0, r0, asr r0
    4a44:	00000000 	andeq	r0, r0, r0
    4a48:	54000100 	strpl	r0, [r0], #-256	; 0x100
	...
    4a54:	00500001 	subseq	r0, r0, r1
    4a58:	00000000 	andeq	r0, r0, r0
    4a5c:	01000000 	mrseq	r0, (UNDEF: 0)
    4a60:	00005400 	andeq	r5, r0, r0, lsl #8
    4a64:	00000000 	andeq	r0, r0, r0
    4a68:	00010000 	andeq	r0, r1, r0
    4a6c:	00000050 	andeq	r0, r0, r0, asr r0
    4a70:	00000000 	andeq	r0, r0, r0
    4a74:	54000100 	strpl	r0, [r0], #-256	; 0x100
	...
    4a88:	00510001 	subseq	r0, r1, r1
    4a8c:	00000000 	andeq	r0, r0, r0
    4a90:	01000000 	mrseq	r0, (UNDEF: 0)
    4a94:	00005500 	andeq	r5, r0, r0, lsl #10
	...
    4aa4:	00020000 	andeq	r0, r2, r0
    4aa8:	00000875 	andeq	r0, r0, r5, ror r8
	...
    4ab8:	00010000 	andeq	r0, r1, r0
    4abc:	00000052 	andeq	r0, r0, r2, asr r0
    4ac0:	00000000 	andeq	r0, r0, r0
    4ac4:	75000200 	strvc	r0, [r0, #-512]	; 0x200
    4ac8:	00000004 	andeq	r0, r0, r4
	...
    4ad8:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    4ae4:	02750002 	rsbseq	r0, r5, #2
	...
    4af8:	00500001 	subseq	r0, r0, r1
    4afc:	00000000 	andeq	r0, r0, r0
    4b00:	01000000 	mrseq	r0, (UNDEF: 0)
    4b04:	00005400 	andeq	r5, r0, r0, lsl #8
	...
    4b14:	00020000 	andeq	r0, r2, r0
    4b18:	00009f30 	andeq	r9, r0, r0, lsr pc
    4b1c:	00000000 	andeq	r0, r0, r0
    4b20:	00010000 	andeq	r0, r1, r0
    4b24:	00000053 	andeq	r0, r0, r3, asr r0
    4b28:	00000000 	andeq	r0, r0, r0
    4b2c:	56000100 	strpl	r0, [r0], -r0, lsl #2
	...
    4b38:	00520001 	subseq	r0, r2, r1
	...
    4b48:	02000000 	andeq	r0, r0, #0
    4b4c:	009f3000 	addseq	r3, pc, r0
    4b50:	00000000 	andeq	r0, r0, r0
    4b54:	01000000 	mrseq	r0, (UNDEF: 0)
    4b58:	00005300 	andeq	r5, r0, r0, lsl #6
    4b5c:	00000000 	andeq	r0, r0, r0
    4b60:	00010000 	andeq	r0, r1, r0
    4b64:	00000051 	andeq	r0, r0, r1, asr r0
    4b68:	00000000 	andeq	r0, r0, r0
    4b6c:	73000700 	movwvc	r0, #1792	; 0x700
    4b70:	01000a00 	tsteq	r0, r0, lsl #20
    4b74:	00009f21 	andeq	r9, r0, r1, lsr #30
	...
    4b84:	00020000 	andeq	r0, r2, r0
    4b88:	00009f30 	andeq	r9, r0, r0, lsr pc
    4b8c:	00000000 	andeq	r0, r0, r0
    4b90:	00050000 	andeq	r0, r5, r0
    4b94:	24380071 	ldrtcs	r0, [r8], #-113	; 0x71
    4b98:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    4b9c:	00000000 	andeq	r0, r0, r0
    4ba0:	75000700 	strvc	r0, [r0, #-1792]	; 0x700
    4ba4:	38029402 	stmdacc	r2, {r1, sl, ip, pc}
    4ba8:	00009f24 	andeq	r9, r0, r4, lsr #30
	...
    4bb8:	00010000 	andeq	r0, r1, r0
    4bbc:	00000052 	andeq	r0, r0, r2, asr r0
    4bc0:	00000000 	andeq	r0, r0, r0
    4bc4:	75000200 	strvc	r0, [r0, #-512]	; 0x200
    4bc8:	00000004 	andeq	r0, r0, r4
	...
    4bd8:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    4be4:	02750002 	rsbseq	r0, r5, #2
	...
    4bf8:	00500001 	subseq	r0, r0, r1
    4bfc:	00000000 	andeq	r0, r0, r0
    4c00:	01000000 	mrseq	r0, (UNDEF: 0)
    4c04:	00005400 	andeq	r5, r0, r0, lsl #8
	...
    4c14:	00020000 	andeq	r0, r2, r0
    4c18:	00009f30 	andeq	r9, r0, r0, lsr pc
    4c1c:	00000000 	andeq	r0, r0, r0
    4c20:	00010000 	andeq	r0, r1, r0
    4c24:	00000053 	andeq	r0, r0, r3, asr r0
    4c28:	00000000 	andeq	r0, r0, r0
    4c2c:	53000100 	movwpl	r0, #256	; 0x100
	...
    4c40:	9f300002 	svcls	0x00300002
	...
    4c4c:	00560001 	subseq	r0, r6, r1
    4c50:	00000000 	andeq	r0, r0, r0
    4c54:	01000000 	mrseq	r0, (UNDEF: 0)
    4c58:	00005100 	andeq	r5, r0, r0, lsl #2
    4c5c:	00000000 	andeq	r0, r0, r0
    4c60:	00070000 	andeq	r0, r7, r0
    4c64:	000a0072 	andeq	r0, sl, r2, ror r0
    4c68:	009f2110 	addseq	r2, pc, r0, lsl r1	; <UNPREDICTABLE>
	...
    4c78:	02000000 	andeq	r0, r0, #0
    4c7c:	009f3000 	addseq	r3, pc, r0
    4c80:	00000000 	andeq	r0, r0, r0
    4c84:	05000000 	streq	r0, [r0, #-0]
    4c88:	3c007100 	stfccs	f7, [r0], {-0}
    4c8c:	00009f24 	andeq	r9, r0, r4, lsr #30
    4c90:	00000000 	andeq	r0, r0, r0
    4c94:	00070000 	andeq	r0, r7, r0
    4c98:	02940275 	addseq	r0, r4, #1342177287	; 0x50000007
    4c9c:	009f243c 	addseq	r2, pc, ip, lsr r4	; <UNPREDICTABLE>
	...
    4cac:	01000000 	mrseq	r0, (UNDEF: 0)
    4cb0:	00005100 	andeq	r5, r0, r0, lsl #2
    4cb4:	00000000 	andeq	r0, r0, r0
    4cb8:	00040000 	andeq	r0, r4, r0
    4cbc:	9f5101f3 	svcls	0x005101f3
	...
    4cd0:	00500001 	subseq	r0, r0, r1
    4cd4:	00000000 	andeq	r0, r0, r0
    4cd8:	04000000 	streq	r0, [r0], #-0
    4cdc:	5001f300 	andpl	pc, r1, r0, lsl #6
    4ce0:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    4cf0:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    4cfc:	01f30004 	mvnseq	r0, r4
    4d00:	00009f50 	andeq	r9, r0, r0, asr pc
	...
    4d10:	00010000 	andeq	r0, r1, r0
    4d14:	00000050 	andeq	r0, r0, r0, asr r0
    4d18:	00000000 	andeq	r0, r0, r0
    4d1c:	f3000400 	vshl.u8	d0, d0, d0
    4d20:	009f5001 	addseq	r5, pc, r1
	...
    4d30:	01000000 	mrseq	r0, (UNDEF: 0)
    4d34:	00005000 	andeq	r5, r0, r0
    4d38:	00000000 	andeq	r0, r0, r0
    4d3c:	00040000 	andeq	r0, r4, r0
    4d40:	9f5001f3 	svcls	0x005001f3
	...
    4d54:	00500001 	subseq	r0, r0, r1
    4d58:	00000000 	andeq	r0, r0, r0
    4d5c:	04000000 	streq	r0, [r0], #-0
    4d60:	5001f300 	andpl	pc, r1, r0, lsl #6
    4d64:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    4d74:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    4d80:	01f30004 	mvnseq	r0, r4
    4d84:	00009f50 	andeq	r9, r0, r0, asr pc
	...
    4d94:	00010000 	andeq	r0, r1, r0
    4d98:	00000050 	andeq	r0, r0, r0, asr r0
    4d9c:	00000000 	andeq	r0, r0, r0
    4da0:	f3000400 	vshl.u8	d0, d0, d0
    4da4:	009f5001 	addseq	r5, pc, r1
	...
    4db4:	02000000 	andeq	r0, r0, #0
    4db8:	009f3000 	addseq	r3, pc, r0
    4dbc:	00000000 	andeq	r0, r0, r0
    4dc0:	0a000000 	beq	4dc8 <__Stack_Size+0x49c8>
    4dc4:	73007100 	movwvc	r7, #256	; 0x100
    4dc8:	24401a00 	strbcs	r1, [r0], #-2560	; 0xa00
    4dcc:	009f2e30 	addseq	r2, pc, r0, lsr lr	; <UNPREDICTABLE>
    4dd0:	00000000 	andeq	r0, r0, r0
    4dd4:	fc000000 	stc2	0, cr0, [r0], {-0}
    4dd8:	fe080016 	mcr2	0, 0, r0, cr8, cr6, {0}
    4ddc:	01080016 	tsteq	r8, r6, lsl r0
    4de0:	16fe5100 	ldrbtne	r5, [lr], r0, lsl #2
    4de4:	17040800 	strne	r0, [r4, -r0, lsl #16]
    4de8:	00040800 	andeq	r0, r4, r0, lsl #16
    4dec:	9f5101f3 	svcls	0x005101f3
	...
    4e00:	00500001 	subseq	r0, r0, r1
    4e04:	00000000 	andeq	r0, r0, r0
    4e08:	04000000 	streq	r0, [r0], #-0
    4e0c:	5001f300 	andpl	pc, r1, r0, lsl #6
    4e10:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    4e20:	30000200 	andcc	r0, r0, r0, lsl #4
    4e24:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    4e28:	00000000 	andeq	r0, r0, r0
    4e2c:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    4e40:	9f300002 	svcls	0x00300002
	...
    4e4c:	00730006 	rsbseq	r0, r3, r6
    4e50:	9f1a0071 	svcls	0x001a0071
	...
    4e64:	9f300002 	svcls	0x00300002
	...
    4e70:	00710006 	rsbseq	r0, r1, r6
    4e74:	9f1a0072 	svcls	0x001a0072
	...
    4e80:	08001704 	stmdaeq	r0, {r2, r8, r9, sl, ip}
    4e84:	08001706 	stmdaeq	r0, {r1, r2, r8, r9, sl, ip}
    4e88:	06510001 	ldrbeq	r0, [r1], -r1
    4e8c:	0c080017 	stceq	0, cr0, [r8], {23}
    4e90:	04080017 	streq	r0, [r8], #-23
    4e94:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    4e98:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    4e9c:	00000000 	andeq	r0, r0, r0
    4ea0:	00171800 	andseq	r1, r7, r0, lsl #16
    4ea4:	00172808 	andseq	r2, r7, r8, lsl #16
    4ea8:	50000108 	andpl	r0, r0, r8, lsl #2
    4eac:	08001728 	stmdaeq	r0, {r3, r5, r8, r9, sl, ip}
    4eb0:	0800172c 	stmdaeq	r0, {r2, r3, r5, r8, r9, sl, ip}
    4eb4:	7e700003 	cdpvc	0, 7, cr0, cr0, cr3, {0}
    4eb8:	00172c9f 	mulseq	r7, pc, ip	; <UNPREDICTABLE>
    4ebc:	00173408 	andseq	r3, r7, r8, lsl #8
    4ec0:	f3000408 	vshl.u8	d0, d8, d0
    4ec4:	349f5001 	ldrcc	r5, [pc], #1	; 4ecc <__Stack_Size+0x4acc>
    4ec8:	40080017 	andmi	r0, r8, r7, lsl r0
    4ecc:	03080017 	movweq	r0, #32791	; 0x8017
    4ed0:	9f7e7000 	svcls	0x007e7000
	...
    4edc:	08001740 	stmdaeq	r0, {r6, r8, r9, sl, ip}
    4ee0:	0800174a 	stmdaeq	r0, {r1, r3, r6, r8, r9, sl, ip}
    4ee4:	4a500001 	bmi	1404ef0 <__Stack_Size+0x1404af0>
    4ee8:	4c080017 	stcmi	0, cr0, [r8], {23}
    4eec:	04080017 	streq	r0, [r8], #-23
    4ef0:	5001f300 	andpl	pc, r1, r0, lsl #6
    4ef4:	00174c9f 	mulseq	r7, pc, ip	; <UNPREDICTABLE>
    4ef8:	00175008 	andseq	r5, r7, r8
    4efc:	50000108 	andpl	r0, r0, r8, lsl #2
    4f00:	08001750 	stmdaeq	r0, {r4, r6, r8, r9, sl, ip}
    4f04:	08001758 	stmdaeq	r0, {r3, r4, r6, r8, r9, sl, ip}
    4f08:	01f30004 	mvnseq	r0, r4
    4f0c:	00009f50 	andeq	r9, r0, r0, asr pc
	...
    4f1c:	00010000 	andeq	r0, r1, r0
    4f20:	00000050 	andeq	r0, r0, r0, asr r0
    4f24:	00000000 	andeq	r0, r0, r0
    4f28:	f3000400 	vshl.u8	d0, d0, d0
    4f2c:	009f5001 	addseq	r5, pc, r1
	...
    4f3c:	02000000 	andeq	r0, r0, #0
    4f40:	009f3000 	addseq	r3, pc, r0
    4f44:	00000000 	andeq	r0, r0, r0
    4f48:	01000000 	mrseq	r0, (UNDEF: 0)
    4f4c:	00005100 	andeq	r5, r0, r0, lsl #2
	...
    4f5c:	00080000 	andeq	r0, r8, r0
    4f60:	25330070 	ldrcs	r0, [r3, #-112]!	; 0x70
    4f64:	9f1aff08 	svcls	0x001aff08
	...
    4f78:	9f300002 	svcls	0x00300002
	...
    4f84:	0071000b 	rsbseq	r0, r1, fp
    4f88:	ff080070 			; <UNDEFINED> instruction: 0xff080070
    4f8c:	1a31251a 	bne	c4e3fc <__Stack_Size+0xc4dffc>
    4f90:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    4f94:	00000000 	andeq	r0, r0, r0
    4f98:	00175800 	andseq	r5, r7, r0, lsl #16
    4f9c:	00175a08 	andseq	r5, r7, r8, lsl #20
    4fa0:	7d000208 	sfmvc	f0, 4, [r0, #-32]	; 0xffffffe0
    4fa4:	00175a00 	andseq	r5, r7, r0, lsl #20
    4fa8:	0017ec08 	andseq	lr, r7, r8, lsl #24
    4fac:	7d000208 	sfmvc	f0, 4, [r0, #-32]	; 0xffffffe0
    4fb0:	00000008 	andeq	r0, r0, r8
    4fb4:	00000000 	andeq	r0, r0, r0
    4fb8:	00175800 	andseq	r5, r7, r0, lsl #16
    4fbc:	00177608 	andseq	r7, r7, r8, lsl #12
    4fc0:	50000108 	andpl	r0, r0, r8, lsl #2
    4fc4:	08001776 	stmdaeq	r0, {r1, r2, r4, r5, r6, r8, r9, sl, ip}
    4fc8:	08001782 	stmdaeq	r0, {r1, r7, r8, r9, sl, ip}
    4fcc:	01f30004 	mvnseq	r0, r4
    4fd0:	17829f50 			; <UNDEFINED> instruction: 0x17829f50
    4fd4:	17960800 	ldrne	r0, [r6, r0, lsl #16]
    4fd8:	00010800 	andeq	r0, r1, r0, lsl #16
    4fdc:	00179650 	andseq	r9, r7, r0, asr r6
    4fe0:	0017a808 	andseq	sl, r7, r8, lsl #16
    4fe4:	f3000408 	vshl.u8	d0, d8, d0
    4fe8:	a89f5001 	ldmge	pc, {r0, ip, lr}	; <UNPREDICTABLE>
    4fec:	ac080017 	stcge	0, cr0, [r8], {23}
    4ff0:	01080017 	tsteq	r8, r7, lsl r0
    4ff4:	17ac5000 	strne	r5, [ip, r0]!
    4ff8:	17b80800 	ldrne	r0, [r8, r0, lsl #16]!
    4ffc:	00040800 	andeq	r0, r4, r0, lsl #16
    5000:	9f5001f3 	svcls	0x005001f3
    5004:	080017b8 	stmdaeq	r0, {r3, r4, r5, r7, r8, r9, sl, ip}
    5008:	080017bc 	stmdaeq	r0, {r2, r3, r4, r5, r7, r8, r9, sl, ip}
    500c:	bc500001 	mrrclt	0, 0, r0, r0, cr1	; <UNPREDICTABLE>
    5010:	c8080017 	stmdagt	r8, {r0, r1, r2, r4}
    5014:	04080017 	streq	r0, [r8], #-23
    5018:	5001f300 	andpl	pc, r1, r0, lsl #6
    501c:	0017c89f 	mulseq	r7, pc, r8	; <UNPREDICTABLE>
    5020:	0017cc08 	andseq	ip, r7, r8, lsl #24
    5024:	50000108 	andpl	r0, r0, r8, lsl #2
    5028:	080017cc 	stmdaeq	r0, {r2, r3, r6, r7, r8, r9, sl, ip}
    502c:	080017e0 	stmdaeq	r0, {r5, r6, r7, r8, r9, sl, ip}
    5030:	01f30004 	mvnseq	r0, r4
    5034:	17e09f50 	ubfxne	r9, r0, #30, #1
    5038:	17ec0800 	strbne	r0, [ip, r0, lsl #16]!
    503c:	00010800 	andeq	r0, r1, r0, lsl #16
    5040:	00000050 	andeq	r0, r0, r0, asr r0
    5044:	00000000 	andeq	r0, r0, r0
    5048:	0017ec00 	andseq	lr, r7, r0, lsl #24
    504c:	0017f008 	andseq	pc, r7, r8
    5050:	7d000208 	sfmvc	f0, 4, [r0, #-32]	; 0xffffffe0
    5054:	0017f000 	andseq	pc, r7, r0
    5058:	00182c08 	andseq	r2, r8, r8, lsl #24
    505c:	7d000208 	sfmvc	f0, 4, [r0, #-32]	; 0xffffffe0
    5060:	00182c0c 	andseq	r2, r8, ip, lsl #24
    5064:	00187408 	andseq	r7, r8, r8, lsl #8
    5068:	7d000208 	sfmvc	f0, 4, [r0, #-32]	; 0xffffffe0
    506c:	00000028 	andeq	r0, r0, r8, lsr #32
    5070:	00000000 	andeq	r0, r0, r0
    5074:	0017ec00 	andseq	lr, r7, r0, lsl #24
    5078:	0017f808 	andseq	pc, r7, r8, lsl #16
    507c:	50000108 	andpl	r0, r0, r8, lsl #2
    5080:	080017f8 	stmdaeq	r0, {r3, r4, r5, r6, r7, r8, r9, sl, ip}
    5084:	08001874 	stmdaeq	r0, {r2, r4, r5, r6, fp, ip}
    5088:	00540001 	subseq	r0, r4, r1
    508c:	00000000 	andeq	r0, r0, r0
    5090:	ec000000 	stc	0, cr0, [r0], {-0}
    5094:	fc080017 	stc2	0, cr0, [r8], {23}
    5098:	01080017 	tsteq	r8, r7, lsl r0
    509c:	17fc5100 	ldrbne	r5, [ip, r0, lsl #2]!
    50a0:	18740800 	ldmdane	r4!, {fp}^
    50a4:	00010800 	andeq	r0, r1, r0, lsl #16
    50a8:	00000055 	andeq	r0, r0, r5, asr r0
    50ac:	00000000 	andeq	r0, r0, r0
    50b0:	0017ec00 	andseq	lr, r7, r0, lsl #24
    50b4:	0017f808 	andseq	pc, r7, r8, lsl #16
    50b8:	30000208 	andcc	r0, r0, r8, lsl #4
    50bc:	0017f89f 	mulseq	r7, pc, r8	; <UNPREDICTABLE>
    50c0:	0017fe08 	andseq	pc, r7, r8, lsl #28
    50c4:	70000b08 	andvc	r0, r0, r8, lsl #22
    50c8:	cfff0b00 	svcgt	0x00ff0b00
    50cc:	ffff0a1a 			; <UNDEFINED> instruction: 0xffff0a1a
    50d0:	17fe9f1a 			; <UNDEFINED> instruction: 0x17fe9f1a
    50d4:	18020800 	stmdane	r2, {fp}
    50d8:	00070800 	andeq	r0, r7, r0, lsl #16
    50dc:	ff0a0071 			; <UNDEFINED> instruction: 0xff0a0071
    50e0:	029f1aff 	addseq	r1, pc, #1044480	; 0xff000
    50e4:	0a080018 	beq	20514c <__Stack_Size+0x204d4c>
    50e8:	0b080018 	bleq	205150 <__Stack_Size+0x204d50>
    50ec:	0b007300 	bleq	21cf4 <__Stack_Size+0x218f4>
    50f0:	0a1ae9f3 	beq	6bf8c4 <__Stack_Size+0x6bf4c4>
    50f4:	9f1affff 	svcls	0x001affff
    50f8:	0800181e 	stmdaeq	r0, {r1, r2, r3, r4, fp, ip}
    50fc:	08001826 	stmdaeq	r0, {r1, r2, r5, fp, ip}
    5100:	00710007 	rsbseq	r0, r1, r7
    5104:	1affff0a 	bne	4d34 <__Stack_Size+0x4934>
    5108:	0018269f 	mulseq	r8, pc, r6	; <UNPREDICTABLE>
    510c:	00182e08 	andseq	r2, r8, r8, lsl #28
    5110:	73000b08 	movwvc	r0, #2824	; 0xb08
    5114:	fcff0b00 	ldc2l	11, cr0, [pc]	; 511c <__Stack_Size+0x4d1c>
    5118:	ffff0a1a 			; <UNDEFINED> instruction: 0xffff0a1a
    511c:	182e9f1a 	stmdane	lr!, {r1, r3, r4, r8, r9, sl, fp, ip, pc}
    5120:	18350800 	ldmdane	r5!, {fp}
    5124:	00070800 	andeq	r0, r7, r0, lsl #16
    5128:	ff0a0071 			; <UNDEFINED> instruction: 0xff0a0071
    512c:	549f1aff 	ldrpl	r1, [pc], #2815	; 5134 <__Stack_Size+0x4d34>
    5130:	66080018 			; <UNDEFINED> instruction: 0x66080018
    5134:	01080018 	tsteq	r8, r8, lsl r0
    5138:	18665200 	stmdane	r6!, {r9, ip, lr}^
    513c:	18680800 	stmdane	r8!, {fp}^
    5140:	00060800 	andeq	r0, r6, r0, lsl #16
    5144:	00720071 	rsbseq	r0, r2, r1, ror r0
    5148:	18689f21 	stmdane	r8!, {r0, r5, r8, r9, sl, fp, ip, pc}^
    514c:	18740800 	ldmdane	r4!, {fp}^
    5150:	00010800 	andeq	r0, r1, r0, lsl #16
    5154:	00000052 	andeq	r0, r0, r2, asr r0
    5158:	00000000 	andeq	r0, r0, r0
    515c:	0017ec00 	andseq	lr, r7, r0, lsl #24
    5160:	00184008 	andseq	r4, r8, r8
    5164:	30000208 	andcc	r0, r0, r8, lsl #4
    5168:	0018409f 	mulseq	r8, pc, r0	; <UNPREDICTABLE>
    516c:	00184608 	andseq	r4, r8, r8, lsl #12
    5170:	50000108 	andpl	r0, r0, r8, lsl #2
    5174:	08001846 	stmdaeq	r0, {r1, r2, r6, fp, ip}
    5178:	08001874 	stmdaeq	r0, {r2, r4, r5, r6, fp, ip}
    517c:	64910026 	ldrvs	r0, [r1], #38	; 0x26
    5180:	06689106 	strbteq	r9, [r8], -r6, lsl #2
    5184:	0138000c 	teqeq	r8, ip
    5188:	0c007440 	cfstrseq	mvf7, [r0], {64}	; 0x40
    518c:	40013800 	andmi	r3, r1, r0, lsl #16
    5190:	00012829 	andeq	r2, r1, r9, lsr #16
    5194:	00741316 	rsbseq	r1, r4, r6, lsl r3
    5198:	0138000c 	teqeq	r8, ip
    519c:	01282e40 	teqeq	r8, r0, asr #28
    51a0:	9f131600 	svcls	0x00131600
	...
    51ac:	080017ec 	stmdaeq	r0, {r2, r3, r5, r6, r7, r8, r9, sl, ip}
    51b0:	0800184c 	stmdaeq	r0, {r2, r3, r6, fp, ip}
    51b4:	9f300002 	svcls	0x00300002
    51b8:	0800184c 	stmdaeq	r0, {r2, r3, r6, fp, ip}
    51bc:	0800185a 	stmdaeq	r0, {r1, r3, r4, r6, fp, ip}
    51c0:	5a510001 	bpl	14451cc <__Stack_Size+0x1444dcc>
    51c4:	74080018 	strvc	r0, [r8], #-24
    51c8:	34080018 	strcc	r0, [r8], #-24
    51cc:	06649100 	strbteq	r9, [r4], -r0, lsl #2
    51d0:	0c066891 	stceq	8, cr6, [r6], {145}	; 0x91
    51d4:	40013800 	andmi	r3, r1, r0, lsl #16
    51d8:	000c0074 	andeq	r0, ip, r4, ror r0
    51dc:	29400138 	stmdbcs	r0, {r3, r4, r5, r8}^
    51e0:	16000128 	strne	r0, [r0], -r8, lsr #2
    51e4:	0c007413 	cfstrseq	mvf7, [r0], {19}
    51e8:	40013800 	andmi	r3, r1, r0, lsl #16
    51ec:	0001282e 	andeq	r2, r1, lr, lsr #16
    51f0:	1e491316 	mcrne	3, 2, r1, cr9, cr6, {0}
    51f4:	007529f7 	ldrshteq	r2, [r5], #-151	; 0xffffff69
    51f8:	f7243206 			; <UNDEFINED> instruction: 0xf7243206
    51fc:	00f71b29 	rscseq	r1, r7, r9, lsr #22
    5200:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    5204:	00000000 	andeq	r0, r0, r0
    5208:	0017ec00 	andseq	lr, r7, r0, lsl #24
    520c:	00185408 	andseq	r5, r8, r8, lsl #8
    5210:	30000208 	andcc	r0, r0, r8, lsl #4
    5214:	0018549f 	mulseq	r8, pc, r4	; <UNPREDICTABLE>
    5218:	00185a08 	andseq	r5, r8, r8, lsl #20
    521c:	71000b08 	tstvc	r0, r8, lsl #22
    5220:	34007200 	strcc	r7, [r0], #-512	; 0x200
    5224:	1e640825 	cdpne	8, 6, cr0, cr4, cr5, {1}
    5228:	185a9f1c 	ldmdane	sl, {r2, r3, r4, r8, r9, sl, fp, ip, pc}^
    522c:	18660800 	stmdane	r6!, {fp}^
    5230:	00010800 	andeq	r0, r1, r0, lsl #16
    5234:	00186651 	andseq	r6, r8, r1, asr r6
    5238:	00186808 	andseq	r6, r8, r8, lsl #16
    523c:	91003c08 	tstls	r0, r8, lsl #24
    5240:	68910664 	ldmvs	r1, {r2, r5, r6, r9, sl}
    5244:	38000c06 	stmdacc	r0, {r1, r2, sl, fp}
    5248:	00744001 	rsbseq	r4, r4, r1
    524c:	0138000c 	teqeq	r8, ip
    5250:	01282940 	teqeq	r8, r0, asr #18
    5254:	74131600 	ldrvc	r1, [r3], #-1536	; 0x600
    5258:	38000c00 	stmdacc	r0, {sl, fp}
    525c:	282e4001 	stmdacs	lr!, {r0, lr}
    5260:	13160001 	tstne	r6, #1
    5264:	29f71e49 	ldmibcs	r7!, {r0, r3, r6, r9, sl, fp, ip}^
    5268:	32060075 	andcc	r0, r6, #117	; 0x75
    526c:	1b29f724 	blne	a82f04 <__Stack_Size+0xa82b04>
    5270:	007200f7 	ldrshteq	r0, [r2], #-7
    5274:	64082534 	strvs	r2, [r8], #-1332	; 0x534
    5278:	689f1c1e 	ldmvs	pc, {r1, r2, r3, r4, sl, fp, ip}	; <UNPREDICTABLE>
    527c:	74080018 	strvc	r0, [r8], #-24
    5280:	78080018 	stmdavc	r8, {r3, r4}
    5284:	06649100 	strbteq	r9, [r4], -r0, lsl #2
    5288:	0c066891 	stceq	8, cr6, [r6], {145}	; 0x91
    528c:	40013800 	andmi	r3, r1, r0, lsl #16
    5290:	000c0074 	andeq	r0, ip, r4, ror r0
    5294:	29400138 	stmdbcs	r0, {r3, r4, r5, r8}^
    5298:	16000128 	strne	r0, [r0], -r8, lsr #2
    529c:	0c007413 	cfstrseq	mvf7, [r0], {19}
    52a0:	40013800 	andmi	r3, r1, r0, lsl #16
    52a4:	0001282e 	andeq	r2, r1, lr, lsr #16
    52a8:	1e491316 	mcrne	3, 2, r1, cr9, cr6, {0}
    52ac:	007529f7 	ldrshteq	r2, [r5], #-151	; 0xffffff69
    52b0:	f7243206 			; <UNDEFINED> instruction: 0xf7243206
    52b4:	00f71b29 	rscseq	r1, r7, r9, lsr #22
    52b8:	91066491 			; <UNDEFINED> instruction: 0x91066491
    52bc:	000c0668 	andeq	r0, ip, r8, ror #12
    52c0:	74400138 	strbvc	r0, [r0], #-312	; 0x138
    52c4:	38000c00 	stmdacc	r0, {sl, fp}
    52c8:	28294001 	stmdacs	r9!, {r0, lr}
    52cc:	13160001 	tstne	r6, #1
    52d0:	000c0074 	andeq	r0, ip, r4, ror r0
    52d4:	2e400138 	mcrcs	1, 2, r0, cr0, cr8, {1}
    52d8:	16000128 	strne	r0, [r0], -r8, lsr #2
    52dc:	f71e4913 			; <UNDEFINED> instruction: 0xf71e4913
    52e0:	06007529 	streq	r7, [r0], -r9, lsr #10
    52e4:	29f72432 	ldmibcs	r7!, {r1, r4, r5, sl, sp}^
    52e8:	f700f71b 			; <UNDEFINED> instruction: 0xf700f71b
    52ec:	f7640829 			; <UNDEFINED> instruction: 0xf7640829
    52f0:	00f71b29 	rscseq	r1, r7, r9, lsr #22
    52f4:	25342434 	ldrcs	r2, [r4, #-1076]!	; 0x434
    52f8:	1c1e6408 	cfldrsne	mvf6, [lr], {8}
    52fc:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    530c:	7d000200 	sfmvc	f0, 4, [r0, #-0]
	...
    5318:	7d000200 	sfmvc	f0, 4, [r0, #-0]
    531c:	00000008 	andeq	r0, r0, r8
	...
    532c:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    5338:	01f30004 	mvnseq	r0, r4
    533c:	00009f51 	andeq	r9, r0, r1, asr pc
	...
    534c:	00020000 	andeq	r0, r2, r0
    5350:	00009f30 	andeq	r9, r0, r0, lsr pc
    5354:	00000000 	andeq	r0, r0, r0
    5358:	000b0000 	andeq	r0, fp, r0
    535c:	ff0b0072 			; <UNDEFINED> instruction: 0xff0b0072
    5360:	ff0a1af0 			; <UNDEFINED> instruction: 0xff0a1af0
    5364:	009f1aff 			; <UNDEFINED> instruction: 0x009f1aff
    5368:	00000000 	andeq	r0, r0, r0
    536c:	07000000 	streq	r0, [r0, -r0]
    5370:	0a007300 	beq	21f78 <__Stack_Size+0x21b78>
    5374:	9f1affff 	svcls	0x001affff
	...
    5380:	0800188a 	stmdaeq	r0, {r1, r3, r7, fp, ip}
    5384:	08001890 	stmdaeq	r0, {r4, r7, fp, ip}
    5388:	90510001 	subsls	r0, r1, r1
    538c:	96080018 			; <UNDEFINED> instruction: 0x96080018
    5390:	04080018 	streq	r0, [r8], #-24
    5394:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    5398:	0018969f 	mulseq	r8, pc, r6	; <UNPREDICTABLE>
    539c:	00189a08 	andseq	r9, r8, r8, lsl #20
    53a0:	51000108 	tstpl	r0, r8, lsl #2
    53a4:	0800189a 	stmdaeq	r0, {r1, r3, r4, r7, fp, ip}
    53a8:	080018a2 	stmdaeq	r0, {r1, r5, r7, fp, ip}
    53ac:	01f30004 	mvnseq	r0, r4
    53b0:	00009f51 	andeq	r9, r0, r1, asr pc
    53b4:	00000000 	andeq	r0, r0, r0
    53b8:	18a20000 	stmiane	r2!, {}	; <UNPREDICTABLE>
    53bc:	18a80800 	stmiane	r8!, {fp}
    53c0:	00020800 	andeq	r0, r2, r0, lsl #16
    53c4:	18a8007d 	stmiane	r8!, {r0, r2, r3, r4, r5, r6}
    53c8:	18d60800 	ldmne	r6, {fp}^
    53cc:	00020800 	andeq	r0, r2, r0, lsl #16
    53d0:	0000087d 	andeq	r0, r0, sp, ror r8
    53d4:	00000000 	andeq	r0, r0, r0
    53d8:	18a20000 	stmiane	r2!, {}	; <UNPREDICTABLE>
    53dc:	18b80800 	ldmne	r8!, {fp}
    53e0:	00010800 	andeq	r0, r1, r0, lsl #16
    53e4:	0018b850 	andseq	fp, r8, r0, asr r8
    53e8:	0018ba08 	andseq	fp, r8, r8, lsl #20
    53ec:	70000308 	andvc	r0, r0, r8, lsl #6
    53f0:	18ba9f74 	ldmne	sl!, {r2, r4, r5, r6, r8, r9, sl, fp, ip, pc}
    53f4:	18c00800 	stmiane	r0, {fp}^
    53f8:	00010800 	andeq	r0, r1, r0, lsl #16
    53fc:	0018c050 	andseq	ip, r8, r0, asr r0
    5400:	0018c208 	andseq	ip, r8, r8, lsl #4
    5404:	70000308 	andvc	r0, r0, r8, lsl #6
    5408:	18c29f70 	stmiane	r2, {r4, r5, r6, r8, r9, sl, fp, ip, pc}^
    540c:	18c40800 	stmiane	r4, {fp}^
    5410:	00010800 	andeq	r0, r1, r0, lsl #16
    5414:	0018c450 	andseq	ip, r8, r0, asr r4
    5418:	0018d608 	andseq	sp, r8, r8, lsl #12
    541c:	f3000408 	vshl.u8	d0, d8, d0
    5420:	009f5001 	addseq	r5, pc, r1
    5424:	00000000 	andeq	r0, r0, r0
    5428:	a2000000 	andge	r0, r0, #0
    542c:	ae080018 	mcrge	0, 0, r0, cr8, cr8, {0}
    5430:	01080018 	tsteq	r8, r8, lsl r0
    5434:	18ae5100 	stmiane	lr!, {r8, ip, lr}
    5438:	18d60800 	ldmne	r6, {fp}^
    543c:	00040800 	andeq	r0, r4, r0, lsl #16
    5440:	9f5101f3 	svcls	0x005101f3
	...
    544c:	080018a2 	stmdaeq	r0, {r1, r5, r7, fp, ip}
    5450:	080018cc 	stmdaeq	r0, {r2, r3, r6, r7, fp, ip}
    5454:	cc520001 	mrrcgt	0, 0, r0, r2, cr1
    5458:	ce080018 	mcrgt	0, 0, r0, cr8, cr8, {0}
    545c:	04080018 	streq	r0, [r8], #-24
    5460:	5201f300 	andpl	pc, r1, #0
    5464:	0018ce9f 	mulseq	r8, pc, lr	; <UNPREDICTABLE>
    5468:	0018d208 	andseq	sp, r8, r8, lsl #4
    546c:	52000108 	andpl	r0, r0, #2
    5470:	080018d2 	stmdaeq	r0, {r1, r4, r6, r7, fp, ip}
    5474:	080018d6 	stmdaeq	r0, {r1, r2, r4, r6, r7, fp, ip}
    5478:	01f30004 	mvnseq	r0, r4
    547c:	00009f52 	andeq	r9, r0, r2, asr pc
    5480:	00000000 	andeq	r0, r0, r0
    5484:	18a20000 	stmiane	r2!, {}	; <UNPREDICTABLE>
    5488:	18a60800 	stmiane	r6!, {fp}
    548c:	00020800 	andeq	r0, r2, r0, lsl #16
    5490:	18a69f30 	stmiane	r6!, {r4, r5, r8, r9, sl, fp, ip, pc}
    5494:	18c60800 	stmiane	r6, {fp}^
    5498:	00010800 	andeq	r0, r1, r0, lsl #16
    549c:	00000053 	andeq	r0, r0, r3, asr r0
    54a0:	00000000 	andeq	r0, r0, r0
    54a4:	0018a200 	andseq	sl, r8, r0, lsl #4
    54a8:	0018a608 	andseq	sl, r8, r8, lsl #12
    54ac:	30000208 	andcc	r0, r0, r8, lsl #4
    54b0:	0018a69f 	mulseq	r8, pc, r6	; <UNPREDICTABLE>
    54b4:	0018ae08 	andseq	sl, r8, r8, lsl #28
    54b8:	71000908 	tstvc	r0, r8, lsl #18
    54bc:	0a1a4f00 	beq	6990c4 <__Stack_Size+0x698cc4>
    54c0:	9f1affff 	svcls	0x001affff
	...
    54cc:	080018a2 	stmdaeq	r0, {r1, r5, r7, fp, ip}
    54d0:	080018b4 	stmdaeq	r0, {r2, r4, r5, r7, fp, ip}
    54d4:	9f300002 	svcls	0x00300002
    54d8:	080018b4 	stmdaeq	r0, {r2, r4, r5, r7, fp, ip}
    54dc:	080018d6 	stmdaeq	r0, {r1, r2, r4, r6, r7, fp, ip}
    54e0:	00510001 	subseq	r0, r1, r1
	...
    54f0:	01000000 	mrseq	r0, (UNDEF: 0)
    54f4:	00005100 	andeq	r5, r0, r0, lsl #2
    54f8:	00000000 	andeq	r0, r0, r0
    54fc:	00040000 	andeq	r0, r4, r0
    5500:	9f5101f3 	svcls	0x005101f3
	...
    550c:	00510001 	subseq	r0, r1, r1
    5510:	00000000 	andeq	r0, r0, r0
    5514:	04000000 	streq	r0, [r0], #-0
    5518:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    551c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    552c:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    5538:	01f30004 	mvnseq	r0, r4
    553c:	00009f51 	andeq	r9, r0, r1, asr pc
	...
    554c:	00010000 	andeq	r0, r1, r0
    5550:	00000051 	andeq	r0, r0, r1, asr r0
    5554:	00000000 	andeq	r0, r0, r0
    5558:	f3000400 	vshl.u8	d0, d0, d0
    555c:	009f5101 	addseq	r5, pc, r1, lsl #2
	...
    556c:	01000000 	mrseq	r0, (UNDEF: 0)
    5570:	00005100 	andeq	r5, r0, r0, lsl #2
    5574:	00000000 	andeq	r0, r0, r0
    5578:	00040000 	andeq	r0, r4, r0
    557c:	9f5101f3 	svcls	0x005101f3
	...
    5588:	00510001 	subseq	r0, r1, r1
    558c:	00000000 	andeq	r0, r0, r0
    5590:	04000000 	streq	r0, [r0], #-0
    5594:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    5598:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    55a8:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    55b4:	01f30004 	mvnseq	r0, r4
    55b8:	00009f51 	andeq	r9, r0, r1, asr pc
	...
    55c8:	00010000 	andeq	r0, r1, r0
    55cc:	00000051 	andeq	r0, r0, r1, asr r0
    55d0:	00000000 	andeq	r0, r0, r0
    55d4:	f3000400 	vshl.u8	d0, d0, d0
    55d8:	009f5101 	addseq	r5, pc, r1, lsl #2
    55dc:	00000000 	andeq	r0, r0, r0
    55e0:	01000000 	mrseq	r0, (UNDEF: 0)
    55e4:	00005100 	andeq	r5, r0, r0, lsl #2
    55e8:	00000000 	andeq	r0, r0, r0
    55ec:	00040000 	andeq	r0, r4, r0
    55f0:	9f5101f3 	svcls	0x005101f3
	...
    55fc:	080018d6 	stmdaeq	r0, {r1, r2, r4, r6, r7, fp, ip}
    5600:	080018d8 	stmdaeq	r0, {r3, r4, r6, r7, fp, ip}
    5604:	d8510001 	ldmdale	r1, {r0}^
    5608:	de080018 	mcrle	0, 0, r0, cr8, cr8, {0}
    560c:	04080018 	streq	r0, [r8], #-24
    5610:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    5614:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    5618:	00000000 	andeq	r0, r0, r0
    561c:	0018de00 	andseq	sp, r8, r0, lsl #28
    5620:	0018e008 	andseq	lr, r8, r8
    5624:	50000108 	andpl	r0, r0, r8, lsl #2
    5628:	080018e0 	stmdaeq	r0, {r5, r6, r7, fp, ip}
    562c:	080018e6 	stmdaeq	r0, {r1, r2, r5, r6, r7, fp, ip}
    5630:	01f30004 	mvnseq	r0, r4
    5634:	00009f50 	andeq	r9, r0, r0, asr pc
	...
    5644:	00010000 	andeq	r0, r1, r0
    5648:	00000051 	andeq	r0, r0, r1, asr r0
    564c:	00000000 	andeq	r0, r0, r0
    5650:	f3000400 	vshl.u8	d0, d0, d0
    5654:	009f5101 	addseq	r5, pc, r1, lsl #2
	...
    5664:	01000000 	mrseq	r0, (UNDEF: 0)
    5668:	00005100 	andeq	r5, r0, r0, lsl #2
    566c:	00000000 	andeq	r0, r0, r0
    5670:	00040000 	andeq	r0, r4, r0
    5674:	9f5101f3 	svcls	0x005101f3
	...
    5688:	00510001 	subseq	r0, r1, r1
    568c:	00000000 	andeq	r0, r0, r0
    5690:	04000000 	streq	r0, [r0], #-0
    5694:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    5698:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    569c:	00000000 	andeq	r0, r0, r0
    56a0:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    56ac:	01f30004 	mvnseq	r0, r4
    56b0:	00009f51 	andeq	r9, r0, r1, asr pc
	...
    56c0:	00010000 	andeq	r0, r1, r0
    56c4:	00000051 	andeq	r0, r0, r1, asr r0
    56c8:	00000000 	andeq	r0, r0, r0
    56cc:	f3000400 	vshl.u8	d0, d0, d0
    56d0:	009f5101 	addseq	r5, pc, r1, lsl #2
    56d4:	00000000 	andeq	r0, r0, r0
    56d8:	01000000 	mrseq	r0, (UNDEF: 0)
    56dc:	00005100 	andeq	r5, r0, r0, lsl #2
    56e0:	00000000 	andeq	r0, r0, r0
    56e4:	00040000 	andeq	r0, r4, r0
    56e8:	9f5101f3 	svcls	0x005101f3
	...
    56fc:	00510001 	subseq	r0, r1, r1
    5700:	00000000 	andeq	r0, r0, r0
    5704:	04000000 	streq	r0, [r0], #-0
    5708:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    570c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    5710:	00000000 	andeq	r0, r0, r0
    5714:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    5720:	01f30004 	mvnseq	r0, r4
    5724:	00009f51 	andeq	r9, r0, r1, asr pc
	...
    5734:	00010000 	andeq	r0, r1, r0
    5738:	00000051 	andeq	r0, r0, r1, asr r0
    573c:	00000000 	andeq	r0, r0, r0
    5740:	f3000400 	vshl.u8	d0, d0, d0
    5744:	009f5101 	addseq	r5, pc, r1, lsl #2
	...
    5754:	01000000 	mrseq	r0, (UNDEF: 0)
    5758:	00005100 	andeq	r5, r0, r0, lsl #2
    575c:	00000000 	andeq	r0, r0, r0
    5760:	00040000 	andeq	r0, r4, r0
    5764:	9f5101f3 	svcls	0x005101f3
	...
    5770:	00510001 	subseq	r0, r1, r1
    5774:	00000000 	andeq	r0, r0, r0
    5778:	04000000 	streq	r0, [r0], #-0
    577c:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    5780:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    5784:	00000000 	andeq	r0, r0, r0
    5788:	0018e600 	andseq	lr, r8, r0, lsl #12
    578c:	0018f008 	andseq	pc, r8, r8
    5790:	50000108 	andpl	r0, r0, r8, lsl #2
    5794:	080018f0 	stmdaeq	r0, {r4, r5, r6, r7, fp, ip}
    5798:	080018f2 	stmdaeq	r0, {r1, r4, r5, r6, r7, fp, ip}
    579c:	01f30004 	mvnseq	r0, r4
    57a0:	00009f50 	andeq	r9, r0, r0, asr pc
    57a4:	00000000 	andeq	r0, r0, r0
    57a8:	18e60000 	stmiane	r6!, {}^	; <UNPREDICTABLE>
    57ac:	18e80800 	stmiane	r8!, {fp}^
    57b0:	00020800 	andeq	r0, r2, r0, lsl #16
    57b4:	18e89f30 	stmiane	r8!, {r4, r5, r8, r9, sl, fp, ip, pc}^
    57b8:	18f20800 	ldmne	r2!, {fp}^
    57bc:	000a0800 	andeq	r0, sl, r0, lsl #16
    57c0:	00730071 	rsbseq	r0, r3, r1, ror r0
    57c4:	3024401a 	eorcc	r4, r4, sl, lsl r0
    57c8:	00009f2e 	andeq	r9, r0, lr, lsr #30
    57cc:	00000000 	andeq	r0, r0, r0
    57d0:	18f20000 	ldmne	r2!, {}^	; <UNPREDICTABLE>
    57d4:	18f40800 	ldmne	r4!, {fp}^
    57d8:	00010800 	andeq	r0, r1, r0, lsl #16
    57dc:	0018f451 	andseq	pc, r8, r1, asr r4	; <UNPREDICTABLE>
    57e0:	0018fa08 	andseq	pc, r8, r8, lsl #20
    57e4:	f3000408 	vshl.u8	d0, d8, d0
    57e8:	009f5101 	addseq	r5, pc, r1, lsl #2
    57ec:	00000000 	andeq	r0, r0, r0
    57f0:	fa000000 	blx	57f8 <__Stack_Size+0x53f8>
    57f4:	fc080018 	stc2	0, cr0, [r8], {24}
    57f8:	02080018 	andeq	r0, r8, #24
    57fc:	fc007d00 	stc2	13, cr7, [r0], {-0}
    5800:	3a080018 	bcc	205868 <__Stack_Size+0x205468>
    5804:	02080019 	andeq	r0, r8, #25
    5808:	00087d00 	andeq	r7, r8, r0, lsl #26
    580c:	00000000 	andeq	r0, r0, r0
    5810:	fa000000 	blx	5818 <__Stack_Size+0x5418>
    5814:	1e080018 	mcrne	0, 0, r0, cr8, cr8, {0}
    5818:	01080019 	tsteq	r8, r9, lsl r0
    581c:	191e5000 	ldmdbne	lr, {ip, lr}
    5820:	193a0800 	ldmdbne	sl!, {fp}
    5824:	00040800 	andeq	r0, r4, r0, lsl #16
    5828:	9f5001f3 	svcls	0x005001f3
	...
    5834:	080018fa 	stmdaeq	r0, {r1, r3, r4, r5, r6, r7, fp, ip}
    5838:	08001926 	stmdaeq	r0, {r1, r2, r5, r8, fp, ip}
    583c:	26510001 	ldrbcs	r0, [r1], -r1
    5840:	36080019 			; <UNDEFINED> instruction: 0x36080019
    5844:	04080019 	streq	r0, [r8], #-25
    5848:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    584c:	0019369f 	mulseq	r9, pc, r6	; <UNPREDICTABLE>
    5850:	00193a08 	andseq	r3, r9, r8, lsl #20
    5854:	51000108 	tstpl	r0, r8, lsl #2
	...
    5860:	080018fa 	stmdaeq	r0, {r1, r3, r4, r5, r6, r7, fp, ip}
    5864:	08001920 	stmdaeq	r0, {r5, r8, fp, ip}
    5868:	9f300002 	svcls	0x00300002
    586c:	08001920 	stmdaeq	r0, {r5, r8, fp, ip}
    5870:	08001922 	stmdaeq	r0, {r1, r5, r8, fp, ip}
    5874:	7131000b 	teqvc	r1, fp
    5878:	0a253800 	beq	953880 <__Stack_Size+0x953480>
    587c:	241affff 	ldrcs	pc, [sl], #-4095	; 0xfff
    5880:	0019229f 	mulseq	r9, pc, r2	; <UNPREDICTABLE>
    5884:	00192608 	andseq	r2, r9, r8, lsl #12
    5888:	31001208 	tstcc	r0, r8, lsl #4
    588c:	25380071 	ldrcs	r0, [r8, #-113]!	; 0x71
    5890:	1affff0a 	bne	54c0 <__Stack_Size+0x50c0>
    5894:	0a007224 	beq	2212c <__Stack_Size+0x21d2c>
    5898:	1a1affff 	bne	6c589c <__Stack_Size+0x6c549c>
    589c:	0019369f 	mulseq	r9, pc, r6	; <UNPREDICTABLE>
    58a0:	00193a08 	andseq	r3, r9, r8, lsl #20
    58a4:	31001208 	tstcc	r0, r8, lsl #4
    58a8:	25380071 	ldrcs	r0, [r8, #-113]!	; 0x71
    58ac:	1affff0a 	bne	54dc <__Stack_Size+0x50dc>
    58b0:	0a007224 	beq	22148 <__Stack_Size+0x21d48>
    58b4:	1a1affff 	bne	6c58b8 <__Stack_Size+0x6c54b8>
    58b8:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    58bc:	00000000 	andeq	r0, r0, r0
    58c0:	0018fa00 	andseq	pc, r8, r0, lsl #20
    58c4:	00190008 	andseq	r0, r9, r8
    58c8:	30000208 	andcc	r0, r0, r8, lsl #4
    58cc:	0019009f 	mulseq	r9, pc, r0	; <UNPREDICTABLE>
    58d0:	00190c08 	andseq	r0, r9, r8, lsl #24
    58d4:	71000908 	tstvc	r0, r8, lsl #18
    58d8:	0a1a4f00 	beq	6994e0 <__Stack_Size+0x6990e0>
    58dc:	9f1affff 	svcls	0x001affff
    58e0:	0800190c 	stmdaeq	r0, {r2, r3, r8, fp, ip}
    58e4:	08001920 	stmdaeq	r0, {r5, r8, fp, ip}
    58e8:	20520001 	subscs	r0, r2, r1
    58ec:	28080019 	stmdacs	r8, {r0, r3, r4}
    58f0:	01080019 	tsteq	r8, r9, lsl r0
    58f4:	19365300 	ldmdbne	r6!, {r8, r9, ip, lr}
    58f8:	193a0800 	ldmdbne	sl!, {fp}
    58fc:	00010800 	andeq	r0, r1, r0, lsl #16
    5900:	00000053 	andeq	r0, r0, r3, asr r0
    5904:	00000000 	andeq	r0, r0, r0
    5908:	0018fa00 	andseq	pc, r8, r0, lsl #20
    590c:	00190008 	andseq	r0, r9, r8
    5910:	30000208 	andcc	r0, r0, r8, lsl #4
    5914:	0019009f 	mulseq	r9, pc, r0	; <UNPREDICTABLE>
    5918:	00193a08 	andseq	r3, r9, r8, lsl #20
    591c:	54000108 	strpl	r0, [r0], #-264	; 0x108
	...
    5928:	080018fa 	stmdaeq	r0, {r1, r3, r4, r5, r6, r7, fp, ip}
    592c:	08001938 	stmdaeq	r0, {r3, r4, r5, r8, fp, ip}
    5930:	9f300002 	svcls	0x00300002
    5934:	08001938 	stmdaeq	r0, {r3, r4, r5, r8, fp, ip}
    5938:	0800193a 	stmdaeq	r0, {r1, r3, r4, r5, r8, fp, ip}
    593c:	00500001 	subseq	r0, r0, r1
	...
    594c:	01000000 	mrseq	r0, (UNDEF: 0)
    5950:	00005100 	andeq	r5, r0, r0, lsl #2
    5954:	00000000 	andeq	r0, r0, r0
    5958:	00040000 	andeq	r0, r4, r0
    595c:	9f5101f3 	svcls	0x005101f3
	...
    5970:	00710005 	rsbseq	r0, r1, r5
    5974:	009f2538 	addseq	r2, pc, r8, lsr r5	; <UNPREDICTABLE>
    5978:	00000000 	andeq	r0, r0, r0
    597c:	06000000 	streq	r0, [r0], -r0
    5980:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    5984:	009f2538 	addseq	r2, pc, r8, lsr r5	; <UNPREDICTABLE>
    5988:	00000000 	andeq	r0, r0, r0
    598c:	3c000000 	stccc	0, cr0, [r0], {-0}
    5990:	46080019 			; <UNDEFINED> instruction: 0x46080019
    5994:	02080019 	andeq	r0, r8, #25
    5998:	46007d00 	strmi	r7, [r0], -r0, lsl #26
    599c:	8c080019 	stchi	0, cr0, [r8], {25}
    59a0:	02080019 	andeq	r0, r8, #25
    59a4:	00087d00 	andeq	r7, r8, r0, lsl #26
    59a8:	00000000 	andeq	r0, r0, r0
    59ac:	5e000000 	cdppl	0, 0, cr0, cr0, cr0, {0}
    59b0:	6f080019 	svcvs	0x00080019
    59b4:	01080019 	tsteq	r8, r9, lsl r0
    59b8:	00005300 	andeq	r5, r0, r0, lsl #6
    59bc:	00000000 	andeq	r0, r0, r0
    59c0:	198c0000 	stmibne	ip, {}	; <UNPREDICTABLE>
    59c4:	198e0800 	stmibne	lr, {fp}
    59c8:	00020800 	andeq	r0, r2, r0, lsl #16
    59cc:	198e007d 	stmibne	lr, {r0, r2, r3, r4, r5, r6}
    59d0:	19c40800 	stmibne	r4, {fp}^
    59d4:	00020800 	andeq	r0, r2, r0, lsl #16
    59d8:	0000087d 	andeq	r0, r0, sp, ror r8
    59dc:	00000000 	andeq	r0, r0, r0
    59e0:	19c40000 	stmibne	r4, {}^	; <UNPREDICTABLE>
    59e4:	19c60800 	stmibne	r6, {fp}^
    59e8:	00020800 	andeq	r0, r2, r0, lsl #16
    59ec:	19c6007d 	stmibne	r6, {r0, r2, r3, r4, r5, r6}^
    59f0:	19e80800 	stmibne	r8!, {fp}^
    59f4:	00020800 	andeq	r0, r2, r0, lsl #16
    59f8:	0000087d 	andeq	r0, r0, sp, ror r8
    59fc:	00000000 	andeq	r0, r0, r0
    5a00:	19c40000 	stmibne	r4, {}^	; <UNPREDICTABLE>
    5a04:	19d60800 	ldmibne	r6, {fp}^
    5a08:	00010800 	andeq	r0, r1, r0, lsl #16
    5a0c:	0019d650 	andseq	sp, r9, r0, asr r6
    5a10:	0019e808 	andseq	lr, r9, r8, lsl #16
    5a14:	f3000408 	vshl.u8	d0, d8, d0
    5a18:	009f5001 	addseq	r5, pc, r1
    5a1c:	00000000 	andeq	r0, r0, r0
    5a20:	e8000000 	stmda	r0, {}	; <UNPREDICTABLE>
    5a24:	ea080019 	b	205a90 <__Stack_Size+0x205690>
    5a28:	02080019 	andeq	r0, r8, #25
    5a2c:	ea007d00 	b	24e34 <__Stack_Size+0x24a34>
    5a30:	0c080019 	stceq	0, cr0, [r8], {25}
    5a34:	0208001a 	andeq	r0, r8, #26
    5a38:	00087d00 	andeq	r7, r8, r0, lsl #26
    5a3c:	00000000 	andeq	r0, r0, r0
    5a40:	e8000000 	stmda	r0, {}	; <UNPREDICTABLE>
    5a44:	fa080019 	blx	205ab0 <__Stack_Size+0x2056b0>
    5a48:	01080019 	tsteq	r8, r9, lsl r0
    5a4c:	19fa5000 	ldmibne	sl!, {ip, lr}^
    5a50:	1a0c0800 	bne	307a58 <__Stack_Size+0x307658>
    5a54:	00040800 	andeq	r0, r4, r0, lsl #16
    5a58:	9f5001f3 	svcls	0x005001f3
	...
    5a64:	08001a0c 	stmdaeq	r0, {r2, r3, r9, fp, ip}
    5a68:	08001a0e 	stmdaeq	r0, {r1, r2, r3, r9, fp, ip}
    5a6c:	007d0002 	rsbseq	r0, sp, r2
    5a70:	08001a0e 	stmdaeq	r0, {r1, r2, r3, r9, fp, ip}
    5a74:	08001aa8 	stmdaeq	r0, {r3, r5, r7, r9, fp, ip}
    5a78:	087d0002 	ldmdaeq	sp!, {r1}^
	...
    5a84:	08001a0c 	stmdaeq	r0, {r2, r3, r9, fp, ip}
    5a88:	08001a1e 	stmdaeq	r0, {r1, r2, r3, r4, r9, fp, ip}
    5a8c:	1e500001 	cdpne	0, 5, cr0, cr0, cr1, {0}
    5a90:	a808001a 	stmdage	r8, {r1, r3, r4}
    5a94:	0408001a 	streq	r0, [r8], #-26
    5a98:	5001f300 	andpl	pc, r1, r0, lsl #6
    5a9c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    5aa0:	00000000 	andeq	r0, r0, r0
    5aa4:	001a2c00 	andseq	r2, sl, r0, lsl #24
    5aa8:	001a3008 	andseq	r3, sl, r8
    5aac:	72000208 	andvc	r0, r0, #-2147483648	; 0x80000000
    5ab0:	00000009 	andeq	r0, r0, r9
    5ab4:	00000000 	andeq	r0, r0, r0
    5ab8:	001a6000 	andseq	r6, sl, r0
    5abc:	001a7008 	andseq	r7, sl, r8
    5ac0:	52000108 	andpl	r0, r0, #2
	...
    5acc:	08001a5c 	stmdaeq	r0, {r2, r3, r4, r6, r9, fp, ip}
    5ad0:	08001a60 	stmdaeq	r0, {r5, r6, r9, fp, ip}
    5ad4:	05720002 	ldrbeq	r0, [r2, #-2]!
	...
    5ae0:	08001aa8 	stmdaeq	r0, {r3, r5, r7, r9, fp, ip}
    5ae4:	08001aaa 	stmdaeq	r0, {r1, r3, r5, r7, r9, fp, ip}
    5ae8:	007d0002 	rsbseq	r0, sp, r2
    5aec:	08001aaa 	stmdaeq	r0, {r1, r3, r5, r7, r9, fp, ip}
    5af0:	08001b4c 	stmdaeq	r0, {r2, r3, r6, r8, r9, fp, ip}
    5af4:	187d0002 	ldmdane	sp!, {r1}^
	...
    5b00:	08001aae 	stmdaeq	r0, {r1, r2, r3, r5, r7, r9, fp, ip}
    5b04:	08001ac4 	stmdaeq	r0, {r2, r6, r7, r9, fp, ip}
    5b08:	10740003 	rsbsne	r0, r4, r3
    5b0c:	001ad89f 	mulseq	sl, pc, r8	; <UNPREDICTABLE>
    5b10:	001b2a08 	andseq	r2, fp, r8, lsl #20
    5b14:	74000308 	strvc	r0, [r0], #-776	; 0x308
    5b18:	00009f10 	andeq	r9, r0, r0, lsl pc
    5b1c:	00000000 	andeq	r0, r0, r0
    5b20:	1ab00000 	bne	fec05b28 <SCS_BASE+0x1ebf7b28>
    5b24:	1af50800 	bne	ffd47b2c <SCS_BASE+0x1fd39b2c>
    5b28:	00010800 	andeq	r0, r1, r0, lsl #16
    5b2c:	00000053 	andeq	r0, r0, r3, asr r0
    5b30:	00000000 	andeq	r0, r0, r0
    5b34:	001ab200 	andseq	fp, sl, r0, lsl #4
    5b38:	001ad408 	andseq	sp, sl, r8, lsl #8
    5b3c:	76000608 	strvc	r0, [r0], -r8, lsl #12
    5b40:	1aff0800 	bne	fffc7b48 <SCS_BASE+0x1ffb9b48>
    5b44:	001ad49f 	mulseq	sl, pc, r4	; <UNPREDICTABLE>
    5b48:	001ad808 	andseq	sp, sl, r8, lsl #16
    5b4c:	34000208 	strcc	r0, [r0], #-520	; 0x208
    5b50:	001ad89f 	mulseq	sl, pc, r8	; <UNPREDICTABLE>
    5b54:	001ae008 	andseq	lr, sl, r8
    5b58:	37000208 	strcc	r0, [r0, -r8, lsl #4]
    5b5c:	001ae09f 	mulseq	sl, pc, r0	; <UNPREDICTABLE>
    5b60:	001aec08 	andseq	lr, sl, r8, lsl #24
    5b64:	76000608 	strvc	r0, [r0], -r8, lsl #12
    5b68:	1aff0800 	bne	fffc7b70 <SCS_BASE+0x1ffb9b70>
    5b6c:	001aec9f 	mulseq	sl, pc, ip	; <UNPREDICTABLE>
    5b70:	001b4c08 	andseq	r4, fp, r8, lsl #24
    5b74:	56000108 	strpl	r0, [r0], -r8, lsl #2
	...
    5b80:	08001af8 	stmdaeq	r0, {r3, r4, r5, r6, r7, r9, fp, ip}
    5b84:	08001afa 	stmdaeq	r0, {r1, r3, r4, r5, r6, r7, r9, fp, ip}
    5b88:	fa500001 	blx	1405b94 <__Stack_Size+0x1405794>
    5b8c:	2a08001a 	bcs	205bfc <__Stack_Size+0x2057fc>
    5b90:	0108001b 	tsteq	r8, fp, lsl r0
    5b94:	00005700 	andeq	r5, r0, r0, lsl #14
    5b98:	00000000 	andeq	r0, r0, r0
    5b9c:	1ae20000 	bne	ff885ba4 <SCS_BASE+0x1f877ba4>
    5ba0:	1aec0800 	bne	ffb07ba8 <SCS_BASE+0x1faf9ba8>
    5ba4:	00010800 	andeq	r0, r1, r0, lsl #16
    5ba8:	001aec55 	andseq	lr, sl, r5, asr ip
    5bac:	001af208 	andseq	pc, sl, r8, lsl #4
    5bb0:	75001608 	strvc	r1, [r0, #-1544]	; 0x608
    5bb4:	4b401200 	blmi	100a3bc <__Stack_Size+0x1009fbc>
    5bb8:	00732224 	rsbseq	r2, r3, r4, lsr #4
    5bbc:	4b401416 	blmi	100ac1c <__Stack_Size+0x100a81c>
    5bc0:	282d2224 	stmdacs	sp!, {r2, r5, r9, sp}
    5bc4:	13160001 	tstne	r6, #1
    5bc8:	001af29f 	mulseq	sl, pc, r2	; <UNPREDICTABLE>
    5bcc:	001b1808 	andseq	r1, fp, r8, lsl #16
    5bd0:	55000108 	strpl	r0, [r0, #-264]	; 0x108
	...
    5bdc:	08001b4c 	stmdaeq	r0, {r2, r3, r6, r8, r9, fp, ip}
    5be0:	08001b4e 	stmdaeq	r0, {r1, r2, r3, r6, r8, r9, fp, ip}
    5be4:	007d0002 	rsbseq	r0, sp, r2
    5be8:	08001b4e 	stmdaeq	r0, {r1, r2, r3, r6, r8, r9, fp, ip}
    5bec:	08001b84 	stmdaeq	r0, {r2, r7, r8, r9, fp, ip}
    5bf0:	087d0002 	ldmdaeq	sp!, {r1}^
	...
    5bfc:	08001b84 	stmdaeq	r0, {r2, r7, r8, r9, fp, ip}
    5c00:	08001b86 	stmdaeq	r0, {r1, r2, r7, r8, r9, fp, ip}
    5c04:	007d0002 	rsbseq	r0, sp, r2
    5c08:	08001b86 	stmdaeq	r0, {r1, r2, r7, r8, r9, fp, ip}
    5c0c:	08001bcc 	stmdaeq	r0, {r2, r3, r6, r7, r8, r9, fp, ip}
    5c10:	107d0002 	rsbsne	r0, sp, r2
	...
    5c1c:	08001b96 	stmdaeq	r0, {r1, r2, r4, r7, r8, r9, fp, ip}
    5c20:	08001ba0 	stmdaeq	r0, {r5, r7, r8, r9, fp, ip}
    5c24:	00500001 	subseq	r0, r0, r1
    5c28:	00000000 	andeq	r0, r0, r0
    5c2c:	cc000000 	stcgt	0, cr0, [r0], {-0}
    5c30:	ce08001b 	mcrgt	0, 0, r0, cr8, cr11, {0}
    5c34:	0208001b 	andeq	r0, r8, #27
    5c38:	ce007d00 	cdpgt	13, 0, cr7, cr0, cr0, {0}
    5c3c:	a808001b 	stmdage	r8, {r0, r1, r3, r4}
    5c40:	0208001c 	andeq	r0, r8, #28
    5c44:	00087d00 	andeq	r7, r8, r0, lsl #26
    5c48:	00000000 	andeq	r0, r0, r0
    5c4c:	d4000000 	strle	r0, [r0], #-0
    5c50:	d808001b 	stmdale	r8, {r0, r1, r3, r4}
    5c54:	0608001b 			; <UNDEFINED> instruction: 0x0608001b
    5c58:	08007000 	stmdaeq	r0, {ip, sp, lr}
    5c5c:	d89f1a7f 	ldmle	pc, {r0, r1, r2, r3, r4, r5, r6, r9, fp, ip}	; <UNPREDICTABLE>
    5c60:	fa08001b 	blx	205cd4 <__Stack_Size+0x2058d4>
    5c64:	0108001b 	tsteq	r8, fp, lsl r0
    5c68:	1bfa5000 	blne	ffe99c70 <SCS_BASE+0x1fe8bc70>
    5c6c:	1c240800 	stcne	8, cr0, [r4], #-0
    5c70:	000b0800 	andeq	r0, fp, r0, lsl #16
    5c74:	01940073 	orrseq	r0, r4, r3, ror r0
    5c78:	081a7f08 	ldmdaeq	sl, {r3, r8, r9, sl, fp, ip, sp, lr}
    5c7c:	009f1aff 			; <UNDEFINED> instruction: 0x009f1aff
    5c80:	00000000 	andeq	r0, r0, r0
    5c84:	16000000 	strne	r0, [r0], -r0
    5c88:	3408001c 	strcc	r0, [r8], #-28
    5c8c:	0108001c 	tsteq	r8, ip, lsl r0
    5c90:	00005100 	andeq	r5, r0, r0, lsl #2
    5c94:	00000000 	andeq	r0, r0, r0
    5c98:	1bfa0000 	blne	ffe85ca0 <SCS_BASE+0x1fe77ca0>
    5c9c:	1c480800 	mcrrne	8, 0, r0, r8, cr0
    5ca0:	00010800 	andeq	r0, r1, r0, lsl #16
    5ca4:	001c5650 	andseq	r5, ip, r0, asr r6
    5ca8:	001c6b08 	andseq	r6, ip, r8, lsl #22
    5cac:	50000108 	andpl	r0, r0, r8, lsl #2
    5cb0:	08001c6e 	stmdaeq	r0, {r1, r2, r3, r5, r6, sl, fp, ip}
    5cb4:	08001c71 	stmdaeq	r0, {r0, r4, r5, r6, sl, fp, ip}
    5cb8:	00500001 	subseq	r0, r0, r1
    5cbc:	00000000 	andeq	r0, r0, r0
    5cc0:	f6000000 			; <UNDEFINED> instruction: 0xf6000000
    5cc4:	2e08001b 	mcrcs	0, 0, r0, cr8, cr11, {0}
    5cc8:	0608001c 			; <UNDEFINED> instruction: 0x0608001c
    5ccc:	08007200 	stmdaeq	r0, {r9, ip, sp, lr}
    5cd0:	009f1aff 			; <UNDEFINED> instruction: 0x009f1aff
    5cd4:	00000000 	andeq	r0, r0, r0
    5cd8:	74000000 	strvc	r0, [r0], #-0
    5cdc:	8608001c 			; <UNDEFINED> instruction: 0x8608001c
    5ce0:	0b08001c 	bleq	205d58 <__Stack_Size+0x205958>
    5ce4:	0a007000 	beq	21cec <__Stack_Size+0x218ec>
    5ce8:	0a1abf8f 	beq	6b5b2c <__Stack_Size+0x6b572c>
    5cec:	9f273000 	svcls	0x00273000
	...
    5cf8:	08001ca8 	stmdaeq	r0, {r3, r5, r7, sl, fp, ip}
    5cfc:	08001caa 	stmdaeq	r0, {r1, r3, r5, r7, sl, fp, ip}
    5d00:	007d0002 	rsbseq	r0, sp, r2
    5d04:	08001caa 	stmdaeq	r0, {r1, r3, r5, r7, sl, fp, ip}
    5d08:	08001d34 	stmdaeq	r0, {r2, r4, r5, r8, sl, fp, ip}
    5d0c:	087d0002 	ldmdaeq	sp!, {r1}^
	...
    5d18:	08001cb0 	stmdaeq	r0, {r4, r5, r7, sl, fp, ip}
    5d1c:	08001cec 	stmdaeq	r0, {r2, r3, r5, r6, r7, sl, fp, ip}
    5d20:	00720006 	rsbseq	r0, r2, r6
    5d24:	9f1aff08 	svcls	0x001aff08
    5d28:	08001d22 	stmdaeq	r0, {r1, r5, r8, sl, fp, ip}
    5d2c:	08001d34 	stmdaeq	r0, {r2, r4, r5, r8, sl, fp, ip}
    5d30:	00720006 	rsbseq	r0, r2, r6
    5d34:	9f1aff08 	svcls	0x001aff08
	...
    5d40:	08001cb4 	stmdaeq	r0, {r2, r4, r5, r7, sl, fp, ip}
    5d44:	08001ce4 	stmdaeq	r0, {r2, r5, r6, r7, sl, fp, ip}
    5d48:	e4530001 	ldrb	r0, [r3], #-1
    5d4c:	ec08001c 	stc	0, cr0, [r8], {28}
    5d50:	0708001c 	smladeq	r8, ip, r0, r0
    5d54:	0b007200 	bleq	2255c <__Stack_Size+0x2215c>
    5d58:	9f1aff7f 	svcls	0x001aff7f
    5d5c:	08001d22 	stmdaeq	r0, {r1, r5, r8, sl, fp, ip}
    5d60:	08001d34 	stmdaeq	r0, {r2, r4, r5, r8, sl, fp, ip}
    5d64:	00530001 	subseq	r0, r3, r1
    5d68:	00000000 	andeq	r0, r0, r0
    5d6c:	d0000000 	andle	r0, r0, r0
    5d70:	f208001c 	vqadd.s8	d0, d8, d12
    5d74:	0108001c 	tsteq	r8, ip, lsl r0
    5d78:	1d225000 	stcne	0, cr5, [r2, #-0]
    5d7c:	1d240800 	stcne	8, cr0, [r4, #-0]
    5d80:	00010800 	andeq	r0, r1, r0, lsl #16
    5d84:	00000050 	andeq	r0, r0, r0, asr r0
    5d88:	00000000 	andeq	r0, r0, r0
    5d8c:	001cf600 	andseq	pc, ip, r0, lsl #12
    5d90:	001d0208 	andseq	r0, sp, r8, lsl #4
    5d94:	71000908 	tstvc	r0, r8, lsl #18
    5d98:	8fbf0a00 	svchi	0x00bf0a00
    5d9c:	9f27401a 	svcls	0x0027401a
	...
    5da8:	08001d02 	stmdaeq	r0, {r1, r8, sl, fp, ip}
    5dac:	08001d0c 	stmdaeq	r0, {r2, r3, r8, sl, fp, ip}
    5db0:	0071000b 	rsbseq	r0, r1, fp
    5db4:	1abf8f0a 	bne	fefe99e4 <SCS_BASE+0x1efdb9e4>
    5db8:	2710000a 	ldrcs	r0, [r0, -sl]
    5dbc:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    5dc0:	00000000 	andeq	r0, r0, r0
    5dc4:	001d3400 	andseq	r3, sp, r0, lsl #8
    5dc8:	001d3608 	andseq	r3, sp, r8, lsl #12
    5dcc:	7d000208 	sfmvc	f0, 4, [r0, #-32]	; 0xffffffe0
    5dd0:	001d3600 	andseq	r3, sp, r0, lsl #12
    5dd4:	001d5808 	andseq	r5, sp, r8, lsl #16
    5dd8:	7d000208 	sfmvc	f0, 4, [r0, #-32]	; 0xffffffe0
    5ddc:	00000008 	andeq	r0, r0, r8
    5de0:	00000000 	andeq	r0, r0, r0
    5de4:	001d5800 	andseq	r5, sp, r0, lsl #16
    5de8:	001d6a08 	andseq	r6, sp, r8, lsl #20
    5dec:	50000108 	andpl	r0, r0, r8, lsl #2
    5df0:	08001d6a 	stmdaeq	r0, {r1, r3, r5, r6, r8, sl, fp, ip}
    5df4:	08001d74 	stmdaeq	r0, {r2, r4, r5, r6, r8, sl, fp, ip}
    5df8:	01f30004 	mvnseq	r0, r4
    5dfc:	00009f50 	andeq	r9, r0, r0, asr pc
    5e00:	00000000 	andeq	r0, r0, r0
    5e04:	1d580000 	ldclne	0, cr0, [r8, #-0]
    5e08:	1d620800 	stclne	8, cr0, [r2, #-0]
    5e0c:	00010800 	andeq	r0, r1, r0, lsl #16
    5e10:	001d6251 	andseq	r6, sp, r1, asr r2
    5e14:	001d6808 	andseq	r6, sp, r8, lsl #16
    5e18:	f3000408 	vshl.u8	d0, d8, d0
    5e1c:	689f5101 	ldmvs	pc, {r0, r8, ip, lr}	; <UNPREDICTABLE>
    5e20:	7408001d 	strvc	r0, [r8], #-29
    5e24:	0108001d 	tsteq	r8, sp, lsl r0
    5e28:	00005100 	andeq	r5, r0, r0, lsl #2
    5e2c:	00000000 	andeq	r0, r0, r0
    5e30:	1d5e0000 	ldclne	0, cr0, [lr, #-0]
    5e34:	1d640800 	stclne	8, cr0, [r4, #-0]
    5e38:	00010800 	andeq	r0, r1, r0, lsl #16
    5e3c:	001d6453 	andseq	r6, sp, r3, asr r4
    5e40:	001d6808 	andseq	r6, sp, r8, lsl #16
    5e44:	72000908 	andvc	r0, r0, #131072	; 0x20000
    5e48:	0a029412 	beq	aae98 <__Stack_Size+0xaaa98>
    5e4c:	9f1affff 	svcls	0x001affff
    5e50:	08001d68 	stmdaeq	r0, {r3, r5, r6, r8, sl, fp, ip}
    5e54:	08001d74 	stmdaeq	r0, {r2, r4, r5, r6, r8, sl, fp, ip}
    5e58:	00530001 	subseq	r0, r3, r1
    5e5c:	00000000 	andeq	r0, r0, r0
    5e60:	74000000 	strvc	r0, [r0], #-0
    5e64:	7608001d 			; <UNDEFINED> instruction: 0x7608001d
    5e68:	0208001d 	andeq	r0, r8, #29
    5e6c:	76007d00 	strvc	r7, [r0], -r0, lsl #26
    5e70:	b408001d 	strlt	r0, [r8], #-29
    5e74:	0208001d 	andeq	r0, r8, #29
    5e78:	00087d00 	andeq	r7, r8, r0, lsl #26
    5e7c:	00000000 	andeq	r0, r0, r0
    5e80:	b4000000 	strlt	r0, [r0], #-0
    5e84:	b608001d 			; <UNDEFINED> instruction: 0xb608001d
    5e88:	0208001d 	andeq	r0, r8, #29
    5e8c:	b6007d00 	strlt	r7, [r0], -r0, lsl #26
    5e90:	8808001d 	stmdahi	r8, {r0, r2, r3, r4}
    5e94:	0208001e 	andeq	r0, r8, #30
    5e98:	00107d00 	andseq	r7, r0, r0, lsl #26
    5e9c:	00000000 	andeq	r0, r0, r0
    5ea0:	bc000000 	stclt	0, cr0, [r0], {-0}
    5ea4:	d008001d 	andle	r0, r8, sp, lsl r0
    5ea8:	0108001d 	tsteq	r8, sp, lsl r0
    5eac:	1dd05000 	ldclne	0, cr5, [r0]
    5eb0:	1ddf0800 	ldclne	8, cr0, [pc]	; 5eb8 <__Stack_Size+0x5ab8>
    5eb4:	00080800 	andeq	r0, r8, r0, lsl #16
    5eb8:	01940874 	orrseq	r0, r4, r4, ror r8
    5ebc:	9f1aff08 	svcls	0x001aff08
    5ec0:	08001e52 	stmdaeq	r0, {r1, r4, r6, r9, sl, fp, ip}
    5ec4:	08001e54 	stmdaeq	r0, {r2, r4, r6, r9, sl, fp, ip}
    5ec8:	54530001 	ldrbpl	r0, [r3], #-1
    5ecc:	5f08001e 	svcpl	0x0008001e
    5ed0:	0108001e 	tsteq	r8, lr, lsl r0
    5ed4:	1e625000 	cdpne	0, 6, cr5, cr2, cr0, {0}
    5ed8:	1e6f0800 	cdpne	8, 6, cr0, cr15, cr0, {0}
    5edc:	00010800 	andeq	r0, r1, r0, lsl #16
    5ee0:	00000053 	andeq	r0, r0, r3, asr r0
    5ee4:	00000000 	andeq	r0, r0, r0
    5ee8:	001dcc00 	andseq	ip, sp, r0, lsl #24
    5eec:	001e5408 	andseq	r5, lr, r8, lsl #8
    5ef0:	74000308 	strvc	r0, [r0], #-776	; 0x308
    5ef4:	00009f10 	andeq	r9, r0, r0, lsl pc
    5ef8:	00000000 	andeq	r0, r0, r0
    5efc:	1dd00000 	ldclne	0, cr0, [r0]
    5f00:	1dde0800 	ldclne	8, cr0, [lr]
    5f04:	00010800 	andeq	r0, r1, r0, lsl #16
    5f08:	001dde50 	andseq	sp, sp, r0, asr lr
    5f0c:	001ddf08 	andseq	sp, sp, r8, lsl #30
    5f10:	74000908 	strvc	r0, [r0], #-2312	; 0x908
    5f14:	0a029410 	beq	aaf5c <__Stack_Size+0xaab5c>
    5f18:	9f1affff 	svcls	0x001affff
	...
    5f24:	08001de4 	stmdaeq	r0, {r2, r5, r6, r7, r8, sl, fp, ip}
    5f28:	08001de6 	stmdaeq	r0, {r1, r2, r5, r6, r7, r8, sl, fp, ip}
    5f2c:	e6500001 	ldrb	r0, [r0], -r1
    5f30:	fe08001d 	mcr2	0, 0, r0, cr8, cr13, {0}
    5f34:	0108001d 	tsteq	r8, sp, lsl r0
    5f38:	00005600 	andeq	r5, r0, r0, lsl #12
    5f3c:	00000000 	andeq	r0, r0, r0
    5f40:	1dd60000 	ldclne	0, cr0, [r6]
    5f44:	1ddc0800 	ldclne	8, cr0, [ip]
    5f48:	00160800 	andseq	r0, r6, r0, lsl #16
    5f4c:	40120075 	andsmi	r0, r2, r5, ror r0
    5f50:	7022244b 	eorvc	r2, r2, fp, asr #8
    5f54:	40141600 	andsmi	r1, r4, r0, lsl #12
    5f58:	2d22244b 	cfstrscs	mvf2, [r2, #-300]!	; 0xfffffed4
    5f5c:	16000128 	strne	r0, [r0], -r8, lsr #2
    5f60:	1ddc9f13 	ldclne	15, cr9, [ip, #76]	; 0x4c
    5f64:	1dfe0800 	ldclne	8, cr0, [lr]
    5f68:	00010800 	andeq	r0, r1, r0, lsl #16
    5f6c:	00000055 	andeq	r0, r0, r5, asr r0
    5f70:	00000000 	andeq	r0, r0, r0
    5f74:	001e8800 	andseq	r8, lr, r0, lsl #16
    5f78:	001e8c08 	andseq	r8, lr, r8, lsl #24
    5f7c:	7d000208 	sfmvc	f0, 4, [r0, #-32]	; 0xffffffe0
    5f80:	001e8c00 	andseq	r8, lr, r0, lsl #24
    5f84:	00218808 	eoreq	r8, r1, r8, lsl #16
    5f88:	7d000208 	sfmvc	f0, 4, [r0, #-32]	; 0xffffffe0
    5f8c:	00000018 	andeq	r0, r0, r8, lsl r0
    5f90:	00000000 	andeq	r0, r0, r0
    5f94:	001e9a00 	andseq	r9, lr, r0, lsl #20
    5f98:	001eb008 	andseq	fp, lr, r8
    5f9c:	72001108 	andvc	r1, r0, #2
    5fa0:	ffff0a00 			; <UNDEFINED> instruction: 0xffff0a00
    5fa4:	2324311a 	teqcs	r4, #-2147483642	; 0x80000006
    5fa8:	8081c080 	addhi	ip, r1, r0, lsl #1
    5fac:	04939f04 	ldreq	r9, [r3], #3844	; 0xf04
	...
    5fb8:	08001ede 	stmdaeq	r0, {r1, r2, r3, r4, r6, r7, r9, sl, fp, ip}
    5fbc:	08001eee 	stmdaeq	r0, {r1, r2, r3, r5, r6, r7, r9, sl, fp, ip}
    5fc0:	9f320002 	svcls	0x00320002
    5fc4:	08001eee 	stmdaeq	r0, {r1, r2, r3, r5, r6, r7, r9, sl, fp, ip}
    5fc8:	08001ef0 	stmdaeq	r0, {r4, r5, r6, r7, r9, sl, fp, ip}
    5fcc:	f0500001 			; <UNDEFINED> instruction: 0xf0500001
    5fd0:	fc08001e 	stc2	0, cr0, [r8], {30}
    5fd4:	0208001e 	andeq	r0, r8, #30
    5fd8:	009f3200 	addseq	r3, pc, r0, lsl #4
    5fdc:	1e08001f 	mcrne	0, 0, r0, cr8, cr15, {0}
    5fe0:	0208001f 	andeq	r0, r8, #31
    5fe4:	289f3200 	ldmcs	pc, {r9, ip, sp}	; <UNPREDICTABLE>
    5fe8:	2e08001f 	mcrcs	0, 0, r0, cr8, cr15, {0}
    5fec:	0108001f 	tsteq	r8, pc, lsl r0
    5ff0:	1f2e5000 	svcne	0x002e5000
    5ff4:	1f440800 	svcne	0x00440800
    5ff8:	00020800 	andeq	r0, r2, r0, lsl #16
    5ffc:	1f449f32 	svcne	0x00449f32
    6000:	1f460800 	svcne	0x00460800
    6004:	00010800 	andeq	r0, r1, r0, lsl #16
    6008:	001f4650 	andseq	r4, pc, r0, asr r6	; <UNPREDICTABLE>
    600c:	001f7008 	andseq	r7, pc, r8
    6010:	32000208 	andcc	r0, r0, #-2147483648	; 0x80000000
    6014:	001f709f 	mulseq	pc, pc, r0	; <UNPREDICTABLE>
    6018:	001f7208 	andseq	r7, pc, r8, lsl #4
    601c:	50000108 	andpl	r0, r0, r8, lsl #2
    6020:	08001f72 	stmdaeq	r0, {r1, r4, r5, r6, r8, r9, sl, fp, ip}
    6024:	08001f7e 	stmdaeq	r0, {r1, r2, r3, r4, r5, r6, r8, r9, sl, fp, ip}
    6028:	9f320002 	svcls	0x00320002
    602c:	08001f7e 	stmdaeq	r0, {r1, r2, r3, r4, r5, r6, r8, r9, sl, fp, ip}
    6030:	08001f80 	stmdaeq	r0, {r7, r8, r9, sl, fp, ip}
    6034:	80500001 	subshi	r0, r0, r1
    6038:	8808001f 	stmdahi	r8, {r0, r1, r2, r3, r4}
    603c:	0208001f 	andeq	r0, r8, #31
    6040:	889f3200 	ldmhi	pc, {r9, ip, sp}	; <UNPREDICTABLE>
    6044:	9008001f 	andls	r0, r8, pc, lsl r0
    6048:	0108001f 	tsteq	r8, pc, lsl r0
    604c:	1faa5000 	svcne	0x00aa5000
    6050:	1fac0800 	svcne	0x00ac0800
    6054:	00010800 	andeq	r0, r1, r0, lsl #16
    6058:	00000050 	andeq	r0, r0, r0, asr r0
    605c:	00000000 	andeq	r0, r0, r0
    6060:	001ede00 	andseq	sp, lr, r0, lsl #28
    6064:	001fb408 	andseq	fp, pc, r8, lsl #8
    6068:	54000108 	strpl	r0, [r0], #-264	; 0x108
	...
    6074:	08001f90 	stmdaeq	r0, {r4, r7, r8, r9, sl, fp, ip}
    6078:	08001faa 	stmdaeq	r0, {r1, r3, r5, r7, r8, r9, sl, fp, ip}
    607c:	9f360002 	svcls	0x00360002
    6080:	08001fac 	stmdaeq	r0, {r2, r3, r5, r7, r8, r9, sl, fp, ip}
    6084:	08001fb4 	stmdaeq	r0, {r2, r4, r5, r7, r8, r9, sl, fp, ip}
    6088:	00510001 	subseq	r0, r1, r1
    608c:	00000000 	andeq	r0, r0, r0
    6090:	b4000000 	strlt	r0, [r0], #-0
    6094:	ca08001f 	bgt	206118 <__Stack_Size+0x205d18>
    6098:	0208001f 	andeq	r0, r8, #31
    609c:	ca9f3000 	bgt	fe7d20a4 <SCS_BASE+0x1e7c40a4>
    60a0:	cc08001f 	stcgt	0, cr0, [r8], {31}
    60a4:	0108001f 	tsteq	r8, pc, lsl r0
    60a8:	1fcc5300 	svcne	0x00cc5300
    60ac:	1fd40800 	svcne	0x00d40800
    60b0:	00020800 	andeq	r0, r2, r0, lsl #16
    60b4:	1fd49f30 	svcne	0x00d49f30
    60b8:	1fd60800 	svcne	0x00d60800
    60bc:	00010800 	andeq	r0, r1, r0, lsl #16
    60c0:	001fd653 	andseq	sp, pc, r3, asr r6	; <UNPREDICTABLE>
    60c4:	001fde08 	andseq	sp, pc, r8, lsl #28
    60c8:	30000208 	andcc	r0, r0, r8, lsl #4
    60cc:	001fde9f 	mulseq	pc, pc, lr	; <UNPREDICTABLE>
    60d0:	001fe008 	andseq	lr, pc, r8
    60d4:	53000108 	movwpl	r0, #264	; 0x108
    60d8:	08001fe0 	stmdaeq	r0, {r5, r6, r7, r8, r9, sl, fp, ip}
    60dc:	080020a0 	stmdaeq	r0, {r5, r7, sp}
    60e0:	9f300002 	svcls	0x00300002
    60e4:	080020a0 	stmdaeq	r0, {r5, r7, sp}
    60e8:	080020a2 	stmdaeq	r0, {r1, r5, r7, sp}
    60ec:	62530001 	subsvs	r0, r3, #1
    60f0:	6c080021 	stcvs	0, cr0, [r8], {33}	; 0x21
    60f4:	02080021 	andeq	r0, r8, #33	; 0x21
    60f8:	6c9f3000 	ldcvs	0, cr3, [pc], {0}
    60fc:	88080021 	stmdahi	r8, {r0, r5}
    6100:	06080021 	streq	r0, [r8], -r1, lsr #32
    6104:	19e90300 	stmibne	r9!, {r8, r9}^
    6108:	009f0800 	addseq	r0, pc, r0, lsl #16
    610c:	00000000 	andeq	r0, r0, r0
    6110:	b0000000 	andlt	r0, r0, r0
    6114:	b4080020 	strlt	r0, [r8], #-32
    6118:	02080020 	andeq	r0, r8, #32
    611c:	c29f3000 	addsgt	r3, pc, #0
    6120:	d8080020 	stmdale	r8, {r5}
    6124:	01080020 	tsteq	r8, r0, lsr #32
    6128:	20f85000 	rscscs	r5, r8, r0
    612c:	21000800 	tstcs	r0, r0, lsl #16
    6130:	00010800 	andeq	r0, r1, r0, lsl #16
    6134:	00210450 	eoreq	r0, r1, r0, asr r4
    6138:	00210808 	eoreq	r0, r1, r8, lsl #16
    613c:	50000108 	andpl	r0, r0, r8, lsl #2
	...
    6148:	08001fb4 	stmdaeq	r0, {r2, r4, r5, r7, r8, r9, sl, fp, ip}
    614c:	08001fba 	stmdaeq	r0, {r1, r3, r4, r5, r7, r8, r9, sl, fp, ip}
    6150:	ba540001 	blt	150615c <__Stack_Size+0x1505d5c>
    6154:	c208001f 	andgt	r0, r8, #31
    6158:	0808001f 	stmdaeq	r8, {r0, r1, r2, r3, r4}
    615c:	94017300 	strls	r7, [r1], #-768	; 0x300
    6160:	1aff0801 	bne	fffc816c <SCS_BASE+0x1ffba16c>
    6164:	001fc29f 	mulseq	pc, pc, r2	; <UNPREDICTABLE>
    6168:	001fe008 	andseq	lr, pc, r8
    616c:	75000b08 	strvc	r0, [r0, #-2824]	; 0xb08
    6170:	01230600 	teqeq	r3, r0, lsl #12
    6174:	ff080194 			; <UNDEFINED> instruction: 0xff080194
    6178:	1fe09f1a 	svcne	0x00e09f1a
    617c:	1ff80800 	svcne	0x00f80800
    6180:	00010800 	andeq	r0, r1, r0, lsl #16
    6184:	001ff854 	andseq	pc, pc, r4, asr r8	; <UNPREDICTABLE>
    6188:	00201508 	eoreq	r1, r0, r8, lsl #10
    618c:	73000808 	movwvc	r0, #2056	; 0x808
    6190:	08019401 	stmdaeq	r1, {r0, sl, ip, pc}
    6194:	269f1aff 			; <UNDEFINED> instruction: 0x269f1aff
    6198:	2c080020 	stccs	0, cr0, [r8], {32}
    619c:	08080020 	stmdaeq	r8, {r5}
    61a0:	94017300 	strls	r7, [r1], #-768	; 0x300
    61a4:	1aff0801 	bne	fffc81b0 <SCS_BASE+0x1ffba1b0>
    61a8:	00202c9f 	mlaeq	r0, pc, ip, r2	; <UNPREDICTABLE>
    61ac:	00206208 	eoreq	r6, r0, r8, lsl #4
    61b0:	75000b08 	strvc	r0, [r0, #-2824]	; 0xb08
    61b4:	01230600 	teqeq	r3, r0, lsl #12
    61b8:	ff080194 			; <UNDEFINED> instruction: 0xff080194
    61bc:	20629f1a 	rsbcs	r9, r2, sl, lsl pc
    61c0:	207e0800 	rsbscs	r0, lr, r0, lsl #16
    61c4:	00010800 	andeq	r0, r1, r0, lsl #16
    61c8:	00207e54 	eoreq	r7, r0, r4, asr lr
    61cc:	00209908 	eoreq	r9, r0, r8, lsl #18
    61d0:	73000808 	movwvc	r0, #2056	; 0x808
    61d4:	08019401 	stmdaeq	r1, {r0, sl, ip, pc}
    61d8:	a09f1aff 			; <UNDEFINED> instruction: 0xa09f1aff
    61dc:	a2080020 	andge	r0, r8, #32
    61e0:	0b080020 	bleq	206268 <__Stack_Size+0x205e68>
    61e4:	06007500 	streq	r7, [r0], -r0, lsl #10
    61e8:	01940123 	orrseq	r0, r4, r3, lsr #2
    61ec:	9f1aff08 	svcls	0x001aff08
    61f0:	08002166 	stmdaeq	r0, {r1, r2, r5, r6, r8, sp}
    61f4:	0800216a 	stmdaeq	r0, {r1, r3, r5, r6, r8, sp}
    61f8:	00540001 	subseq	r0, r4, r1
    61fc:	00000000 	andeq	r0, r0, r0
    6200:	30000000 	andcc	r0, r0, r0
    6204:	62080020 	andvs	r0, r8, #32
    6208:	01080020 	tsteq	r8, r0, lsr #32
    620c:	00005100 	andeq	r5, r0, r0, lsl #2
    6210:	00000000 	andeq	r0, r0, r0
    6214:	204c0000 	subcs	r0, ip, r0
    6218:	20620800 	rsbcs	r0, r2, r0, lsl #16
    621c:	00010800 	andeq	r0, r1, r0, lsl #16
    6220:	00000052 	andeq	r0, r0, r2, asr r0
    6224:	00000000 	andeq	r0, r0, r0
    6228:	00203000 	eoreq	r3, r0, r0
    622c:	00206208 	eoreq	r6, r0, r8, lsl #4
    6230:	73000908 	movwvc	r0, #2312	; 0x908
    6234:	1a700800 	bne	1c0823c <__Stack_Size+0x1c07e3c>
    6238:	9f1aff08 	svcls	0x001aff08
	...
    6244:	08001fb4 	stmdaeq	r0, {r2, r4, r5, r7, r8, r9, sl, fp, ip}
    6248:	0800215c 	stmdaeq	r0, {r2, r3, r4, r6, r8, sp}
    624c:	9f300002 	svcls	0x00300002
    6250:	08002162 	stmdaeq	r0, {r1, r5, r6, r8, sp}
    6254:	08002188 	stmdaeq	r0, {r3, r7, r8, sp}
    6258:	9f300002 	svcls	0x00300002
	...
    6264:	08001fc0 	stmdaeq	r0, {r6, r7, r8, r9, sl, fp, ip}
    6268:	08001fc2 	stmdaeq	r0, {r1, r6, r7, r8, r9, sl, fp, ip}
    626c:	02730002 	rsbseq	r0, r3, #2
    6270:	08001fc2 	stmdaeq	r0, {r1, r6, r7, r8, r9, sl, fp, ip}
    6274:	08001fe0 	stmdaeq	r0, {r5, r6, r7, r8, r9, sl, fp, ip}
    6278:	00750005 	rsbseq	r0, r5, r5
    627c:	a0022306 	andge	r2, r2, r6, lsl #6
    6280:	a2080020 	andge	r0, r8, #32
    6284:	05080020 	streq	r0, [r8, #-32]
    6288:	06007500 	streq	r7, [r0], -r0, lsl #10
    628c:	00000223 	andeq	r0, r0, r3, lsr #4
    6290:	00000000 	andeq	r0, r0, r0
    6294:	21100000 	tstcs	r0, r0
    6298:	21500800 	cmpcs	r0, r0, lsl #16
    629c:	00020800 	andeq	r0, r2, r0, lsl #16
    62a0:	215c6c91 			; <UNDEFINED> instruction: 0x215c6c91
    62a4:	21620800 	cmncs	r2, r0, lsl #16
    62a8:	00020800 	andeq	r0, r2, r0, lsl #16
    62ac:	00006c91 	muleq	r0, r1, ip
    62b0:	00000000 	andeq	r0, r0, r0
    62b4:	21880000 	orrcs	r0, r8, r0
    62b8:	218a0800 	orrcs	r0, sl, r0, lsl #16
    62bc:	00020800 	andeq	r0, r2, r0, lsl #16
    62c0:	218a007d 	orrcs	r0, sl, sp, ror r0
    62c4:	21c80800 	biccs	r0, r8, r0, lsl #16
    62c8:	00020800 	andeq	r0, r2, r0, lsl #16
    62cc:	0000107d 	andeq	r1, r0, sp, ror r0
    62d0:	00000000 	andeq	r0, r0, r0
    62d4:	21880000 	orrcs	r0, r8, r0
    62d8:	21bc0800 			; <UNDEFINED> instruction: 0x21bc0800
    62dc:	00010800 	andeq	r0, r1, r0, lsl #16
    62e0:	0021bc50 	eoreq	fp, r1, r0, asr ip
    62e4:	0021c808 	eoreq	ip, r1, r8, lsl #16
    62e8:	f3000408 	vshl.u8	d0, d8, d0
    62ec:	009f5001 	addseq	r5, pc, r1
    62f0:	00000000 	andeq	r0, r0, r0
    62f4:	8e000000 	cdphi	0, 0, cr0, cr0, cr0, {0}
    62f8:	90080021 	andls	r0, r8, r1, lsr #32
    62fc:	02080021 	andeq	r0, r8, #33	; 0x21
    6300:	909f3000 	addsls	r3, pc, r0
    6304:	c8080021 	stmdagt	r8, {r0, r5}
    6308:	01080021 	tsteq	r8, r1, lsr #32
    630c:	00005300 	andeq	r5, r0, r0, lsl #6
    6310:	00000000 	andeq	r0, r0, r0
    6314:	21c80000 	biccs	r0, r8, r0
    6318:	21ca0800 	biccs	r0, sl, r0, lsl #16
    631c:	00020800 	andeq	r0, r2, r0, lsl #16
    6320:	21ca007d 	biccs	r0, sl, sp, ror r0
    6324:	22280800 	eorcs	r0, r8, #0
    6328:	00020800 	andeq	r0, r2, r0, lsl #16
    632c:	0000087d 	andeq	r0, r0, sp, ror r8
    6330:	00000000 	andeq	r0, r0, r0
    6334:	21d20000 	bicscs	r0, r2, r0
    6338:	21dd0800 	bicscs	r0, sp, r0, lsl #16
    633c:	00010800 	andeq	r0, r1, r0, lsl #16
    6340:	0021e252 	eoreq	lr, r1, r2, asr r2
    6344:	0021e408 	eoreq	lr, r1, r8, lsl #8
    6348:	50000108 	andpl	r0, r0, r8, lsl #2
    634c:	080021e4 	stmdaeq	r0, {r2, r5, r6, r7, r8, sp}
    6350:	080021f9 	stmdaeq	r0, {r0, r3, r4, r5, r6, r7, r8, sp}
    6354:	0c520001 	mrrceq	0, 0, r0, r2, cr1
    6358:	19080022 	stmdbne	r8, {r1, r5}
    635c:	01080022 	tsteq	r8, r2, lsr #32
    6360:	00005000 	andeq	r5, r0, r0
    6364:	00000000 	andeq	r0, r0, r0
    6368:	222a0000 	eorcs	r0, sl, #0
    636c:	222c0800 	eorcs	r0, ip, #0
    6370:	00020800 	andeq	r0, r2, r0, lsl #16
    6374:	222c007d 	eorcs	r0, ip, #125	; 0x7d
    6378:	22580800 	subscs	r0, r8, #0
    637c:	00020800 	andeq	r0, r2, r0, lsl #16
    6380:	00000c7d 	andeq	r0, r0, sp, ror ip
    6384:	00000000 	andeq	r0, r0, r0
    6388:	222a0000 	eorcs	r0, sl, #0
    638c:	223c0800 	eorscs	r0, ip, #0
    6390:	00010800 	andeq	r0, r1, r0, lsl #16
    6394:	00000050 	andeq	r0, r0, r0, asr r0
    6398:	00000000 	andeq	r0, r0, r0
    639c:	00222a00 	eoreq	r2, r2, r0, lsl #20
    63a0:	00223008 	eoreq	r3, r2, r8
    63a4:	51000108 	tstpl	r0, r8, lsl #2
    63a8:	08002230 	stmdaeq	r0, {r4, r5, r9, sp}
    63ac:	08002258 	stmdaeq	r0, {r3, r4, r6, r9, sp}
    63b0:	01f30004 	mvnseq	r0, r4
    63b4:	00009f51 	andeq	r9, r0, r1, asr pc
    63b8:	00000000 	andeq	r0, r0, r0
    63bc:	222a0000 	eorcs	r0, sl, #0
    63c0:	22360800 	eorscs	r0, r6, #0
    63c4:	00010800 	andeq	r0, r1, r0, lsl #16
    63c8:	00223652 	eoreq	r3, r2, r2, asr r6
    63cc:	00225808 	eoreq	r5, r2, r8, lsl #16
    63d0:	f3000408 	vshl.u8	d0, d8, d0
    63d4:	009f5201 	addseq	r5, pc, r1, lsl #4
    63d8:	00000000 	andeq	r0, r0, r0
    63dc:	3a000000 	bcc	63e4 <__Stack_Size+0x5fe4>
    63e0:	3c080022 	stccc	0, cr0, [r8], {34}	; 0x22
    63e4:	01080022 	tsteq	r8, r2, lsr #32
    63e8:	00005200 	andeq	r5, r0, r0, lsl #4
    63ec:	00000000 	andeq	r0, r0, r0
    63f0:	22420000 	subcs	r0, r2, #0
    63f4:	224a0800 	subcs	r0, sl, #0
    63f8:	00080800 	andeq	r0, r8, r0, lsl #16
    63fc:	01947e70 	orrseq	r7, r4, r0, ror lr
    6400:	9f1aff08 	svcls	0x001aff08
    6404:	0800224a 	stmdaeq	r0, {r1, r3, r6, r9, sp}
    6408:	0800224e 	stmdaeq	r0, {r1, r2, r3, r6, r9, sp}
    640c:	4e540001 	cdpmi	0, 5, cr0, cr4, cr1, {0}
    6410:	56080022 	strpl	r0, [r8], -r2, lsr #32
    6414:	08080022 	stmdaeq	r8, {r1, r5}
    6418:	947e7000 	ldrbtls	r7, [lr], #-0
    641c:	1aff0801 	bne	fffc8428 <SCS_BASE+0x1ffba428>
    6420:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    6424:	00000000 	andeq	r0, r0, r0
    6428:	00224200 	eoreq	r4, r2, r0, lsl #4
    642c:	00225608 	eoreq	r5, r2, r8, lsl #12
    6430:	70001208 	andvc	r1, r0, r8, lsl #4
    6434:	0801947f 	stmdaeq	r1, {r0, r1, r2, r3, r4, r5, r6, sl, ip, pc}
    6438:	24381aff 	ldrtcs	r1, [r8], #-2815	; 0xaff
    643c:	01947e70 	orrseq	r7, r4, r0, ror lr
    6440:	211aff08 	tstcs	sl, r8, lsl #30
    6444:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    6448:	00000000 	andeq	r0, r0, r0
    644c:	00223a00 	eoreq	r3, r2, r0, lsl #20
    6450:	00223c08 	eoreq	r3, r2, r8, lsl #24
    6454:	51000108 	tstpl	r0, r8, lsl #2
	...
    6460:	08002258 	stmdaeq	r0, {r3, r4, r6, r9, sp}
    6464:	0800225e 	stmdaeq	r0, {r1, r2, r3, r4, r6, r9, sp}
    6468:	007d0002 	rsbseq	r0, sp, r2
    646c:	0800225e 	stmdaeq	r0, {r1, r2, r3, r4, r6, r9, sp}
    6470:	0800227c 	stmdaeq	r0, {r2, r3, r4, r5, r6, r9, sp}
    6474:	087d0002 	ldmdaeq	sp!, {r1}^
	...
    6480:	08002258 	stmdaeq	r0, {r3, r4, r6, r9, sp}
    6484:	0800226a 	stmdaeq	r0, {r1, r3, r5, r6, r9, sp}
    6488:	00500001 	subseq	r0, r0, r1
    648c:	00000000 	andeq	r0, r0, r0
    6490:	58000000 	stmdapl	r0, {}	; <UNPREDICTABLE>
    6494:	5c080022 	stcpl	0, cr0, [r8], {34}	; 0x22
    6498:	01080022 	tsteq	r8, r2, lsr #32
    649c:	225c5100 	subscs	r5, ip, #0
    64a0:	227c0800 	rsbscs	r0, ip, #0
    64a4:	00040800 	andeq	r0, r4, r0, lsl #16
    64a8:	9f5101f3 	svcls	0x005101f3
	...
    64b4:	08002258 	stmdaeq	r0, {r3, r4, r6, r9, sp}
    64b8:	08002260 	stmdaeq	r0, {r5, r6, r9, sp}
    64bc:	60520001 	subsvs	r0, r2, r1
    64c0:	7c080022 	stcvc	0, cr0, [r8], {34}	; 0x22
    64c4:	04080022 	streq	r0, [r8], #-34	; 0x22
    64c8:	5201f300 	andpl	pc, r1, #0
    64cc:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    64d0:	00000000 	andeq	r0, r0, r0
    64d4:	00226800 	eoreq	r6, r2, r0, lsl #16
    64d8:	00226a08 	eoreq	r6, r2, r8, lsl #20
    64dc:	52000108 	andpl	r0, r0, #2
	...
    64e8:	08002268 	stmdaeq	r0, {r3, r5, r6, r9, sp}
    64ec:	0800226a 	stmdaeq	r0, {r1, r3, r5, r6, r9, sp}
    64f0:	00540001 	subseq	r0, r4, r1
	...
    6500:	01000000 	mrseq	r0, (UNDEF: 0)
    6504:	00005000 	andeq	r5, r0, r0
    6508:	00000000 	andeq	r0, r0, r0
    650c:	00040000 	andeq	r0, r4, r0
    6510:	9f5001f3 	svcls	0x005001f3
	...
    6524:	00500001 	subseq	r0, r0, r1
    6528:	00000000 	andeq	r0, r0, r0
    652c:	04000000 	streq	r0, [r0], #-0
    6530:	5001f300 	andpl	pc, r1, r0, lsl #6
    6534:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    6538:	00000000 	andeq	r0, r0, r0
    653c:	00228c00 	eoreq	r8, r2, r0, lsl #24
    6540:	00228e08 	eoreq	r8, r2, r8, lsl #28
    6544:	50000108 	andpl	r0, r0, r8, lsl #2
    6548:	0800228e 	stmdaeq	r0, {r1, r2, r3, r7, r9, sp}
    654c:	080022a4 	stmdaeq	r0, {r2, r5, r7, r9, sp}
    6550:	01f30004 	mvnseq	r0, r4
    6554:	00009f50 	andeq	r9, r0, r0, asr pc
    6558:	00000000 	andeq	r0, r0, r0
    655c:	228c0000 	addcs	r0, ip, #0
    6560:	22a00800 	adccs	r0, r0, #0
    6564:	00010800 	andeq	r0, r1, r0, lsl #16
    6568:	0022a051 	eoreq	sl, r2, r1, asr r0
    656c:	0022a408 	eoreq	sl, r2, r8, lsl #8
    6570:	f3000408 	vshl.u8	d0, d8, d0
    6574:	009f5101 	addseq	r5, pc, r1, lsl #2
	...
    6584:	01000000 	mrseq	r0, (UNDEF: 0)
    6588:	00005000 	andeq	r5, r0, r0
    658c:	00000000 	andeq	r0, r0, r0
    6590:	00040000 	andeq	r0, r4, r0
    6594:	9f5001f3 	svcls	0x005001f3
	...
    65a0:	080022a4 	stmdaeq	r0, {r2, r5, r7, r9, sp}
    65a4:	080022a6 	stmdaeq	r0, {r1, r2, r5, r7, r9, sp}
    65a8:	a6500001 	ldrbge	r0, [r0], -r1
    65ac:	de080022 	cdple	0, 0, cr0, cr8, cr2, {1}
    65b0:	04080022 	streq	r0, [r8], #-34	; 0x22
    65b4:	5001f300 	andpl	pc, r1, r0, lsl #6
    65b8:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    65bc:	00000000 	andeq	r0, r0, r0
    65c0:	0022a400 	eoreq	sl, r2, r0, lsl #8
    65c4:	0022ca08 	eoreq	ip, r2, r8, lsl #20
    65c8:	51000108 	tstpl	r0, r8, lsl #2
    65cc:	080022ca 	stmdaeq	r0, {r1, r3, r6, r7, r9, sp}
    65d0:	080022de 	stmdaeq	r0, {r1, r2, r3, r4, r6, r7, r9, sp}
    65d4:	01f30004 	mvnseq	r0, r4
    65d8:	00009f51 	andeq	r9, r0, r1, asr pc
    65dc:	00000000 	andeq	r0, r0, r0
    65e0:	22b60000 	adcscs	r0, r6, #0
    65e4:	22c00800 	sbccs	r0, r0, #0
    65e8:	00010800 	andeq	r0, r1, r0, lsl #16
    65ec:	0022c253 	eoreq	ip, r2, r3, asr r2
    65f0:	0022de08 	eoreq	sp, r2, r8, lsl #28
    65f4:	53000108 	movwpl	r0, #264	; 0x108
	...
    6600:	080022de 	stmdaeq	r0, {r1, r2, r3, r4, r6, r7, r9, sp}
    6604:	080022e0 	stmdaeq	r0, {r5, r6, r7, r9, sp}
    6608:	e0500001 	subs	r0, r0, r1
    660c:	18080022 	stmdane	r8, {r1, r5}
    6610:	04080023 	streq	r0, [r8], #-35	; 0x23
    6614:	5001f300 	andpl	pc, r1, r0, lsl #6
    6618:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    661c:	00000000 	andeq	r0, r0, r0
    6620:	0022de00 	eoreq	sp, r2, r0, lsl #28
    6624:	00230408 	eoreq	r0, r3, r8, lsl #8
    6628:	51000108 	tstpl	r0, r8, lsl #2
    662c:	08002304 	stmdaeq	r0, {r2, r8, r9, sp}
    6630:	08002318 	stmdaeq	r0, {r3, r4, r8, r9, sp}
    6634:	01f30004 	mvnseq	r0, r4
    6638:	00009f51 	andeq	r9, r0, r1, asr pc
    663c:	00000000 	andeq	r0, r0, r0
    6640:	22f00000 	rscscs	r0, r0, #0
    6644:	22fa0800 	rscscs	r0, sl, #0
    6648:	00010800 	andeq	r0, r1, r0, lsl #16
    664c:	0022fc53 	eoreq	pc, r2, r3, asr ip	; <UNPREDICTABLE>
    6650:	00231808 	eoreq	r1, r3, r8, lsl #16
    6654:	53000108 	movwpl	r0, #264	; 0x108
	...
    6668:	00500001 	subseq	r0, r0, r1
    666c:	00000000 	andeq	r0, r0, r0
    6670:	04000000 	streq	r0, [r0], #-0
    6674:	5001f300 	andpl	pc, r1, r0, lsl #6
    6678:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    6688:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    6694:	01f30004 	mvnseq	r0, r4
    6698:	00009f50 	andeq	r9, r0, r0, asr pc
	...
    66a8:	00010000 	andeq	r0, r1, r0
    66ac:	00000050 	andeq	r0, r0, r0, asr r0
    66b0:	00000000 	andeq	r0, r0, r0
    66b4:	f3000400 	vshl.u8	d0, d0, d0
    66b8:	009f5001 	addseq	r5, pc, r1
    66bc:	00000000 	andeq	r0, r0, r0
    66c0:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
    66c4:	1a080023 	bne	206758 <__Stack_Size+0x206358>
    66c8:	01080023 	tsteq	r8, r3, lsr #32
    66cc:	231a5000 	tstcs	sl, #0
    66d0:	233a0800 	teqcs	sl, #0
    66d4:	00040800 	andeq	r0, r4, r0, lsl #16
    66d8:	9f5001f3 	svcls	0x005001f3
	...
    66e4:	08002324 	stmdaeq	r0, {r2, r5, r8, r9, sp}
    66e8:	08002332 	stmdaeq	r0, {r1, r4, r5, r8, r9, sp}
    66ec:	0071000a 	rsbseq	r0, r1, sl
    66f0:	1a8fbf0a 	bne	fe3f6320 <SCS_BASE+0x1e3e8320>
    66f4:	9f273008 	svcls	0x00273008
	...
    6700:	0800233a 	stmdaeq	r0, {r1, r3, r4, r5, r8, r9, sp}
    6704:	0800233c 	stmdaeq	r0, {r2, r3, r4, r5, r8, r9, sp}
    6708:	3c500001 	mrrccc	0, 0, r0, r0, cr1	; <UNPREDICTABLE>
    670c:	5c080023 	stcpl	0, cr0, [r8], {35}	; 0x23
    6710:	04080023 	streq	r0, [r8], #-35	; 0x23
    6714:	5001f300 	andpl	pc, r1, r0, lsl #6
    6718:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    671c:	00000000 	andeq	r0, r0, r0
    6720:	00234600 	eoreq	r4, r3, r0, lsl #12
    6724:	00235408 	eoreq	r5, r3, r8, lsl #8
    6728:	71000b08 	tstvc	r0, r8, lsl #22
    672c:	bf8f0a00 	svclt	0x008f0a00
    6730:	30000a1a 	andcc	r0, r0, sl, lsl sl
    6734:	00009f27 	andeq	r9, r0, r7, lsr #30
	...
    6744:	00010000 	andeq	r0, r1, r0
    6748:	00000050 	andeq	r0, r0, r0, asr r0
    674c:	00000000 	andeq	r0, r0, r0
    6750:	f3000400 	vshl.u8	d0, d0, d0
    6754:	009f5001 	addseq	r5, pc, r1
	...
    6764:	01000000 	mrseq	r0, (UNDEF: 0)
    6768:	00005000 	andeq	r5, r0, r0
    676c:	00000000 	andeq	r0, r0, r0
    6770:	00040000 	andeq	r0, r4, r0
    6774:	9f5001f3 	svcls	0x005001f3
	...
    6780:	0800235c 	stmdaeq	r0, {r2, r3, r4, r6, r8, r9, sp}
    6784:	0800235e 	stmdaeq	r0, {r1, r2, r3, r4, r6, r8, r9, sp}
    6788:	5e500001 	cdppl	0, 5, cr0, cr0, cr1, {0}
    678c:	7a080023 	bvc	206820 <__Stack_Size+0x206420>
    6790:	04080023 	streq	r0, [r8], #-35	; 0x23
    6794:	5001f300 	andpl	pc, r1, r0, lsl #6
    6798:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    67a8:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    67b4:	01f30004 	mvnseq	r0, r4
    67b8:	00009f50 	andeq	r9, r0, r0, asr pc
	...
    67c8:	00010000 	andeq	r0, r1, r0
    67cc:	00000050 	andeq	r0, r0, r0, asr r0
    67d0:	00000000 	andeq	r0, r0, r0
    67d4:	f3000400 	vshl.u8	d0, d0, d0
    67d8:	009f5001 	addseq	r5, pc, r1
	...
    67e8:	01000000 	mrseq	r0, (UNDEF: 0)
    67ec:	00005000 	andeq	r5, r0, r0
    67f0:	00000000 	andeq	r0, r0, r0
    67f4:	00040000 	andeq	r0, r4, r0
    67f8:	9f5001f3 	svcls	0x005001f3
	...
    680c:	00500001 	subseq	r0, r0, r1
    6810:	00000000 	andeq	r0, r0, r0
    6814:	04000000 	streq	r0, [r0], #-0
    6818:	5001f300 	andpl	pc, r1, r0, lsl #6
    681c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    682c:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    6838:	01f30004 	mvnseq	r0, r4
    683c:	00009f50 	andeq	r9, r0, r0, asr pc
	...
    684c:	00010000 	andeq	r0, r1, r0
    6850:	00000050 	andeq	r0, r0, r0, asr r0
    6854:	00000000 	andeq	r0, r0, r0
    6858:	f3000400 	vshl.u8	d0, d0, d0
    685c:	009f5001 	addseq	r5, pc, r1
	...
    686c:	01000000 	mrseq	r0, (UNDEF: 0)
    6870:	00005000 	andeq	r5, r0, r0
    6874:	00000000 	andeq	r0, r0, r0
    6878:	00040000 	andeq	r0, r4, r0
    687c:	9f5001f3 	svcls	0x005001f3
	...
    6890:	00500001 	subseq	r0, r0, r1
    6894:	00000000 	andeq	r0, r0, r0
    6898:	04000000 	streq	r0, [r0], #-0
    689c:	5001f300 	andpl	pc, r1, r0, lsl #6
    68a0:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    68b0:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    68bc:	01f30004 	mvnseq	r0, r4
    68c0:	00009f50 	andeq	r9, r0, r0, asr pc
    68c4:	00000000 	andeq	r0, r0, r0
    68c8:	237a0000 	cmncs	sl, #0
    68cc:	237c0800 	cmncs	ip, #0
    68d0:	00010800 	andeq	r0, r1, r0, lsl #16
    68d4:	00237c50 	eoreq	r7, r3, r0, asr ip
    68d8:	00239e08 	eoreq	r9, r3, r8, lsl #28
    68dc:	f3000408 	vshl.u8	d0, d8, d0
    68e0:	009f5001 	addseq	r5, pc, r1
    68e4:	00000000 	andeq	r0, r0, r0
    68e8:	9e000000 	cdpls	0, 0, cr0, cr0, cr0, {0}
    68ec:	a0080023 	andge	r0, r8, r3, lsr #32
    68f0:	01080023 	tsteq	r8, r3, lsr #32
    68f4:	23a05000 	movcs	r5, #0
    68f8:	23c20800 	biccs	r0, r2, #0
    68fc:	00040800 	andeq	r0, r4, r0, lsl #16
    6900:	9f5001f3 	svcls	0x005001f3
	...
    6914:	00500001 	subseq	r0, r0, r1
    6918:	00000000 	andeq	r0, r0, r0
    691c:	04000000 	streq	r0, [r0], #-0
    6920:	5001f300 	andpl	pc, r1, r0, lsl #6
    6924:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    6934:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    6940:	01f30004 	mvnseq	r0, r4
    6944:	00009f51 	andeq	r9, r0, r1, asr pc
	...
    6954:	00010000 	andeq	r0, r1, r0
    6958:	00000050 	andeq	r0, r0, r0, asr r0
    695c:	00000000 	andeq	r0, r0, r0
    6960:	f3000400 	vshl.u8	d0, d0, d0
    6964:	009f5001 	addseq	r5, pc, r1
    6968:	00000000 	andeq	r0, r0, r0
    696c:	c4000000 	strgt	r0, [r0], #-0
    6970:	d0080023 	andle	r0, r8, r3, lsr #32
    6974:	01080023 	tsteq	r8, r3, lsr #32
    6978:	23d05000 	bicscs	r5, r0, #0
    697c:	23e40800 	mvncs	r0, #0
    6980:	00040800 	andeq	r0, r4, r0, lsl #16
    6984:	9f5001f3 	svcls	0x005001f3
	...
    6990:	080023c4 	stmdaeq	r0, {r2, r6, r7, r8, r9, sp}
    6994:	080023c8 	stmdaeq	r0, {r3, r6, r7, r8, r9, sp}
    6998:	c8510001 	ldmdagt	r1, {r0}^
    699c:	e4080023 	str	r0, [r8], #-35	; 0x23
    69a0:	04080023 	streq	r0, [r8], #-35	; 0x23
    69a4:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    69a8:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    69ac:	00000000 	andeq	r0, r0, r0
    69b0:	0023e400 	eoreq	lr, r3, r0, lsl #8
    69b4:	0023f208 	eoreq	pc, r3, r8, lsl #4
    69b8:	50000108 	andpl	r0, r0, r8, lsl #2
    69bc:	080023f2 	stmdaeq	r0, {r1, r4, r5, r6, r7, r8, r9, sp}
    69c0:	08002404 	stmdaeq	r0, {r2, sl, sp}
    69c4:	01f30004 	mvnseq	r0, r4
    69c8:	00009f50 	andeq	r9, r0, r0, asr pc
    69cc:	00000000 	andeq	r0, r0, r0
    69d0:	23e40000 	mvncs	r0, #0
    69d4:	23e80800 	mvncs	r0, #0
    69d8:	00010800 	andeq	r0, r1, r0, lsl #16
    69dc:	0023e851 	eoreq	lr, r3, r1, asr r8
    69e0:	00240408 	eoreq	r0, r4, r8, lsl #8
    69e4:	f3000408 	vshl.u8	d0, d8, d0
    69e8:	009f5101 	addseq	r5, pc, r1, lsl #2
    69ec:	00000000 	andeq	r0, r0, r0
    69f0:	04000000 	streq	r0, [r0], #-0
    69f4:	0e080024 	cdpeq	0, 0, cr0, cr8, cr4, {1}
    69f8:	01080024 	tsteq	r8, r4, lsr #32
    69fc:	240e5000 	strcs	r5, [lr], #-0
    6a00:	24200800 	strtcs	r0, [r0], #-2048	; 0x800
    6a04:	00040800 	andeq	r0, r4, r0, lsl #16
    6a08:	9f5001f3 	svcls	0x005001f3
	...
    6a14:	08002420 	stmdaeq	r0, {r5, sl, sp}
    6a18:	0800242c 	stmdaeq	r0, {r2, r3, r5, sl, sp}
    6a1c:	2c500001 	mrrccs	0, 0, r0, r0, cr1	; <UNPREDICTABLE>
    6a20:	3c080024 	stccc	0, cr0, [r8], {36}	; 0x24
    6a24:	04080024 	streq	r0, [r8], #-36	; 0x24
    6a28:	5001f300 	andpl	pc, r1, r0, lsl #6
    6a2c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    6a30:	00000000 	andeq	r0, r0, r0
    6a34:	00243c00 	eoreq	r3, r4, r0, lsl #24
    6a38:	00244808 	eoreq	r4, r4, r8, lsl #16
    6a3c:	50000108 	andpl	r0, r0, r8, lsl #2
    6a40:	08002448 	stmdaeq	r0, {r3, r6, sl, sp}
    6a44:	08002458 	stmdaeq	r0, {r3, r4, r6, sl, sp}
    6a48:	01f30004 	mvnseq	r0, r4
    6a4c:	00009f50 	andeq	r9, r0, r0, asr pc
	...
    6a5c:	00010000 	andeq	r0, r1, r0
    6a60:	00000051 	andeq	r0, r0, r1, asr r0
    6a64:	00000000 	andeq	r0, r0, r0
    6a68:	f3000400 	vshl.u8	d0, d0, d0
    6a6c:	009f5101 	addseq	r5, pc, r1, lsl #2
    6a70:	00000000 	andeq	r0, r0, r0
    6a74:	01000000 	mrseq	r0, (UNDEF: 0)
    6a78:	00005100 	andeq	r5, r0, r0, lsl #2
    6a7c:	00000000 	andeq	r0, r0, r0
    6a80:	00040000 	andeq	r0, r4, r0
    6a84:	9f5101f3 	svcls	0x005101f3
	...
    6a98:	00530001 	subseq	r0, r3, r1
    6a9c:	00000000 	andeq	r0, r0, r0
    6aa0:	01000000 	mrseq	r0, (UNDEF: 0)
    6aa4:	00005300 	andeq	r5, r0, r0, lsl #6
    6aa8:	00000000 	andeq	r0, r0, r0
    6aac:	24580000 	ldrbcs	r0, [r8], #-0
    6ab0:	24640800 	strbtcs	r0, [r4], #-2048	; 0x800
    6ab4:	00010800 	andeq	r0, r1, r0, lsl #16
    6ab8:	00246450 	eoreq	r6, r4, r0, asr r4
    6abc:	00249408 	eoreq	r9, r4, r8, lsl #8
    6ac0:	f3000408 	vshl.u8	d0, d8, d0
    6ac4:	009f5001 	addseq	r5, pc, r1
    6ac8:	00000000 	andeq	r0, r0, r0
    6acc:	58000000 	stmdapl	r0, {}	; <UNPREDICTABLE>
    6ad0:	70080024 	andvc	r0, r8, r4, lsr #32
    6ad4:	01080024 	tsteq	r8, r4, lsr #32
    6ad8:	24705100 	ldrbtcs	r5, [r0], #-256	; 0x100
    6adc:	247e0800 	ldrbtcs	r0, [lr], #-2048	; 0x800
    6ae0:	00040800 	andeq	r0, r4, r0, lsl #16
    6ae4:	9f5101f3 	svcls	0x005101f3
    6ae8:	0800247e 	stmdaeq	r0, {r1, r2, r3, r4, r5, r6, sl, sp}
    6aec:	08002488 	stmdaeq	r0, {r3, r7, sl, sp}
    6af0:	88510001 	ldmdahi	r1, {r0}^
    6af4:	94080024 	strls	r0, [r8], #-36	; 0x24
    6af8:	04080024 	streq	r0, [r8], #-36	; 0x24
    6afc:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    6b00:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    6b04:	00000000 	andeq	r0, r0, r0
    6b08:	00246e00 	eoreq	r6, r4, r0, lsl #28
    6b0c:	00247e08 	eoreq	r7, r4, r8, lsl #28
    6b10:	53000108 	movwpl	r0, #264	; 0x108
    6b14:	08002480 	stmdaeq	r0, {r7, sl, sp}
    6b18:	08002488 	stmdaeq	r0, {r3, r7, sl, sp}
    6b1c:	00530001 	subseq	r0, r3, r1
	...
    6b2c:	01000000 	mrseq	r0, (UNDEF: 0)
    6b30:	00005000 	andeq	r5, r0, r0
    6b34:	00000000 	andeq	r0, r0, r0
    6b38:	00040000 	andeq	r0, r4, r0
    6b3c:	9f5001f3 	svcls	0x005001f3
	...
    6b48:	08002494 	stmdaeq	r0, {r2, r4, r7, sl, sp}
    6b4c:	080024a0 	stmdaeq	r0, {r5, r7, sl, sp}
    6b50:	a0500001 	subsge	r0, r0, r1
    6b54:	b4080024 	strlt	r0, [r8], #-36	; 0x24
    6b58:	04080024 	streq	r0, [r8], #-36	; 0x24
    6b5c:	5001f300 	andpl	pc, r1, r0, lsl #6
    6b60:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    6b70:	7d000200 	sfmvc	f0, 4, [r0, #-0]
	...
    6b7c:	7d000200 	sfmvc	f0, 4, [r0, #-0]
    6b80:	00000008 	andeq	r0, r0, r8
	...
    6b90:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    6b9c:	01f30004 	mvnseq	r0, r4
    6ba0:	00009f50 	andeq	r9, r0, r0, asr pc
	...
    6bb0:	00010000 	andeq	r0, r1, r0
    6bb4:	00000051 	andeq	r0, r0, r1, asr r0
    6bb8:	00000000 	andeq	r0, r0, r0
    6bbc:	f3000400 	vshl.u8	d0, d0, d0
    6bc0:	009f5101 	addseq	r5, pc, r1, lsl #2
	...
    6bd0:	01000000 	mrseq	r0, (UNDEF: 0)
    6bd4:	00005200 	andeq	r5, r0, r0, lsl #4
    6bd8:	00000000 	andeq	r0, r0, r0
    6bdc:	00040000 	andeq	r0, r4, r0
    6be0:	9f5201f3 	svcls	0x005201f3
	...
    6bf4:	00500001 	subseq	r0, r0, r1
    6bf8:	00000000 	andeq	r0, r0, r0
    6bfc:	04000000 	streq	r0, [r0], #-0
    6c00:	5001f300 	andpl	pc, r1, r0, lsl #6
    6c04:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    6c14:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    6c20:	01f30004 	mvnseq	r0, r4
    6c24:	00009f51 	andeq	r9, r0, r1, asr pc
	...
    6c34:	00010000 	andeq	r0, r1, r0
    6c38:	00000050 	andeq	r0, r0, r0, asr r0
    6c3c:	00000000 	andeq	r0, r0, r0
    6c40:	f3000400 	vshl.u8	d0, d0, d0
    6c44:	009f5001 	addseq	r5, pc, r1
	...
    6c54:	01000000 	mrseq	r0, (UNDEF: 0)
    6c58:	00005100 	andeq	r5, r0, r0, lsl #2
    6c5c:	00000000 	andeq	r0, r0, r0
    6c60:	00040000 	andeq	r0, r4, r0
    6c64:	9f5101f3 	svcls	0x005101f3
	...
    6c78:	00500001 	subseq	r0, r0, r1
    6c7c:	00000000 	andeq	r0, r0, r0
    6c80:	04000000 	streq	r0, [r0], #-0
    6c84:	5001f300 	andpl	pc, r1, r0, lsl #6
    6c88:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    6c98:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    6ca4:	01f30004 	mvnseq	r0, r4
    6ca8:	00009f50 	andeq	r9, r0, r0, asr pc
	...
    6cb8:	00020000 	andeq	r0, r2, r0
    6cbc:	0000007d 	andeq	r0, r0, sp, ror r0
    6cc0:	00000000 	andeq	r0, r0, r0
    6cc4:	00020000 	andeq	r0, r2, r0
    6cc8:	0000087d 	andeq	r0, r0, sp, ror r8
	...
    6cd8:	00010000 	andeq	r0, r1, r0
    6cdc:	00000050 	andeq	r0, r0, r0, asr r0
    6ce0:	00000000 	andeq	r0, r0, r0
    6ce4:	f3000400 	vshl.u8	d0, d0, d0
    6ce8:	009f5001 	addseq	r5, pc, r1
    6cec:	00000000 	andeq	r0, r0, r0
    6cf0:	01000000 	mrseq	r0, (UNDEF: 0)
    6cf4:	00005000 	andeq	r5, r0, r0
    6cf8:	00000000 	andeq	r0, r0, r0
    6cfc:	00040000 	andeq	r0, r4, r0
    6d00:	9f5001f3 	svcls	0x005001f3
	...
    6d0c:	00500001 	subseq	r0, r0, r1
	...
    6d1c:	01000000 	mrseq	r0, (UNDEF: 0)
    6d20:	00005100 	andeq	r5, r0, r0, lsl #2
    6d24:	00000000 	andeq	r0, r0, r0
    6d28:	00040000 	andeq	r0, r4, r0
    6d2c:	9f5101f3 	svcls	0x005101f3
	...
    6d38:	00510001 	subseq	r0, r1, r1
    6d3c:	00000000 	andeq	r0, r0, r0
    6d40:	04000000 	streq	r0, [r0], #-0
    6d44:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    6d48:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    6d4c:	00000000 	andeq	r0, r0, r0
    6d50:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    6d64:	00520001 	subseq	r0, r2, r1
    6d68:	00000000 	andeq	r0, r0, r0
    6d6c:	04000000 	streq	r0, [r0], #-0
    6d70:	5201f300 	andpl	pc, r1, #0
    6d74:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    6d78:	00000000 	andeq	r0, r0, r0
    6d7c:	52000100 	andpl	r0, r0, #0
	...
    6d88:	01f30004 	mvnseq	r0, r4
    6d8c:	00009f52 	andeq	r9, r0, r2, asr pc
    6d90:	00000000 	andeq	r0, r0, r0
    6d94:	00010000 	andeq	r0, r1, r0
    6d98:	00000052 	andeq	r0, r0, r2, asr r0
	...
    6da8:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    6dbc:	00530001 	subseq	r0, r3, r1
    6dc0:	00000000 	andeq	r0, r0, r0
    6dc4:	03000000 	movweq	r0, #0
    6dc8:	9f017300 	svcls	0x00017300
	...
    6dd4:	00530001 	subseq	r0, r3, r1
    6dd8:	00000000 	andeq	r0, r0, r0
    6ddc:	01000000 	mrseq	r0, (UNDEF: 0)
    6de0:	00005300 	andeq	r5, r0, r0, lsl #6
	...
    6df0:	00010000 	andeq	r0, r1, r0
    6df4:	00000053 	andeq	r0, r0, r3, asr r0
    6df8:	00000000 	andeq	r0, r0, r0
    6dfc:	53000100 	movwpl	r0, #256	; 0x100
	...
    6e10:	00510001 	subseq	r0, r1, r1
    6e14:	00000000 	andeq	r0, r0, r0
    6e18:	01000000 	mrseq	r0, (UNDEF: 0)
    6e1c:	00005100 	andeq	r5, r0, r0, lsl #2
	...
    6e2c:	00010000 	andeq	r0, r1, r0
    6e30:	00000050 	andeq	r0, r0, r0, asr r0
    6e34:	00000000 	andeq	r0, r0, r0
    6e38:	f3000400 	vshl.u8	d0, d0, d0
    6e3c:	009f5001 	addseq	r5, pc, r1
    6e40:	00000000 	andeq	r0, r0, r0
    6e44:	01000000 	mrseq	r0, (UNDEF: 0)
    6e48:	00005000 	andeq	r5, r0, r0
    6e4c:	00000000 	andeq	r0, r0, r0
    6e50:	00040000 	andeq	r0, r4, r0
    6e54:	9f5001f3 	svcls	0x005001f3
	...
    6e68:	00510001 	subseq	r0, r1, r1
    6e6c:	00000000 	andeq	r0, r0, r0
    6e70:	04000000 	streq	r0, [r0], #-0
    6e74:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    6e78:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    6e7c:	00000000 	andeq	r0, r0, r0
    6e80:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    6e8c:	01f30004 	mvnseq	r0, r4
    6e90:	00009f51 	andeq	r9, r0, r1, asr pc
	...
    6ea0:	00010000 	andeq	r0, r1, r0
    6ea4:	00000052 	andeq	r0, r0, r2, asr r0
    6ea8:	00000000 	andeq	r0, r0, r0
    6eac:	f3000400 	vshl.u8	d0, d0, d0
    6eb0:	009f5201 	addseq	r5, pc, r1, lsl #4
    6eb4:	00000000 	andeq	r0, r0, r0
    6eb8:	01000000 	mrseq	r0, (UNDEF: 0)
    6ebc:	00005200 	andeq	r5, r0, r0, lsl #4
    6ec0:	00000000 	andeq	r0, r0, r0
    6ec4:	00040000 	andeq	r0, r4, r0
    6ec8:	9f5201f3 	svcls	0x005201f3
	...
    6ed4:	00520001 	subseq	r0, r2, r1
	...
    6ee4:	01000000 	mrseq	r0, (UNDEF: 0)
    6ee8:	00005100 	andeq	r5, r0, r0, lsl #2
	...
    6ef8:	00010000 	andeq	r0, r1, r0
    6efc:	00000053 	andeq	r0, r0, r3, asr r0
    6f00:	00000000 	andeq	r0, r0, r0
    6f04:	73000300 	movwvc	r0, #768	; 0x300
    6f08:	00009f01 	andeq	r9, r0, r1, lsl #30
    6f0c:	00000000 	andeq	r0, r0, r0
    6f10:	00010000 	andeq	r0, r1, r0
    6f14:	00000053 	andeq	r0, r0, r3, asr r0
    6f18:	00000000 	andeq	r0, r0, r0
    6f1c:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    6f30:	00500001 	subseq	r0, r0, r1
    6f34:	00000000 	andeq	r0, r0, r0
    6f38:	04000000 	streq	r0, [r0], #-0
    6f3c:	5001f300 	andpl	pc, r1, r0, lsl #6
    6f40:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    6f44:	00000000 	andeq	r0, r0, r0
    6f48:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    6f54:	01f30004 	mvnseq	r0, r4
    6f58:	00009f50 	andeq	r9, r0, r0, asr pc
	...
    6f68:	00010000 	andeq	r0, r1, r0
    6f6c:	00000051 	andeq	r0, r0, r1, asr r0
    6f70:	00000000 	andeq	r0, r0, r0
    6f74:	f3000400 	vshl.u8	d0, d0, d0
    6f78:	009f5101 	addseq	r5, pc, r1, lsl #2
    6f7c:	00000000 	andeq	r0, r0, r0
    6f80:	01000000 	mrseq	r0, (UNDEF: 0)
    6f84:	00005100 	andeq	r5, r0, r0, lsl #2
    6f88:	00000000 	andeq	r0, r0, r0
    6f8c:	00040000 	andeq	r0, r4, r0
    6f90:	9f5101f3 	svcls	0x005101f3
	...
    6fa4:	00520001 	subseq	r0, r2, r1
    6fa8:	00000000 	andeq	r0, r0, r0
    6fac:	04000000 	streq	r0, [r0], #-0
    6fb0:	5201f300 	andpl	pc, r1, #0
    6fb4:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    6fb8:	00000000 	andeq	r0, r0, r0
    6fbc:	52000100 	andpl	r0, r0, #0
	...
    6fc8:	01f30004 	mvnseq	r0, r4
    6fcc:	00009f52 	andeq	r9, r0, r2, asr pc
    6fd0:	00000000 	andeq	r0, r0, r0
    6fd4:	00010000 	andeq	r0, r1, r0
    6fd8:	00000052 	andeq	r0, r0, r2, asr r0
	...
    6fe8:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    6ffc:	00530001 	subseq	r0, r3, r1
    7000:	00000000 	andeq	r0, r0, r0
    7004:	03000000 	movweq	r0, #0
    7008:	9f017300 	svcls	0x00017300
	...
    7014:	00530001 	subseq	r0, r3, r1
    7018:	00000000 	andeq	r0, r0, r0
    701c:	01000000 	mrseq	r0, (UNDEF: 0)
    7020:	00005000 	andeq	r5, r0, r0
	...
    7030:	00010000 	andeq	r0, r1, r0
    7034:	00000050 	andeq	r0, r0, r0, asr r0
    7038:	00000000 	andeq	r0, r0, r0
    703c:	f3000400 	vshl.u8	d0, d0, d0
    7040:	009f5001 	addseq	r5, pc, r1
	...
    7050:	01000000 	mrseq	r0, (UNDEF: 0)
    7054:	00005000 	andeq	r5, r0, r0
    7058:	00000000 	andeq	r0, r0, r0
    705c:	00040000 	andeq	r0, r4, r0
    7060:	9f5001f3 	svcls	0x005001f3
	...
    7074:	00500001 	subseq	r0, r0, r1
    7078:	00000000 	andeq	r0, r0, r0
    707c:	04000000 	streq	r0, [r0], #-0
    7080:	5001f300 	andpl	pc, r1, r0, lsl #6
    7084:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    7094:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    70a0:	01f30004 	mvnseq	r0, r4
    70a4:	00009f50 	andeq	r9, r0, r0, asr pc
    70a8:	00000000 	andeq	r0, r0, r0
    70ac:	00010000 	andeq	r0, r1, r0
    70b0:	00000050 	andeq	r0, r0, r0, asr r0
    70b4:	00000000 	andeq	r0, r0, r0
    70b8:	f3000400 	vshl.u8	d0, d0, d0
    70bc:	009f5001 	addseq	r5, pc, r1
	...
    70cc:	01000000 	mrseq	r0, (UNDEF: 0)
    70d0:	00005100 	andeq	r5, r0, r0, lsl #2
    70d4:	00000000 	andeq	r0, r0, r0
    70d8:	00040000 	andeq	r0, r4, r0
    70dc:	9f5101f3 	svcls	0x005101f3
	...
    70e8:	00510001 	subseq	r0, r1, r1
    70ec:	00000000 	andeq	r0, r0, r0
    70f0:	04000000 	streq	r0, [r0], #-0
    70f4:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    70f8:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    7108:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    7114:	01f30004 	mvnseq	r0, r4
    7118:	00009f50 	andeq	r9, r0, r0, asr pc
	...
    7128:	000e0000 	andeq	r0, lr, r0
    712c:	ff080070 			; <UNDEFINED> instruction: 0xff080070
    7130:	7124381a 	teqvc	r4, sl, lsl r8
    7134:	1aff0800 	bne	fffc913c <SCS_BASE+0x1ffbb13c>
    7138:	00009f21 	andeq	r9, r0, r1, lsr #30
    713c:	00000000 	andeq	r0, r0, r0
    7140:	000f0000 	andeq	r0, pc, r0
    7144:	085001f3 	ldmdaeq	r0, {r0, r1, r4, r5, r6, r7, r8}^
    7148:	24381aff 	ldrtcs	r1, [r8], #-2815	; 0xaff
    714c:	ff080071 			; <UNDEFINED> instruction: 0xff080071
    7150:	009f211a 	addseq	r2, pc, sl, lsl r1	; <UNPREDICTABLE>
    7154:	00000000 	andeq	r0, r0, r0
    7158:	b4000000 	strlt	r0, [r0], #-0
    715c:	b8080024 	stmdalt	r8, {r2, r5}
    7160:	01080024 	tsteq	r8, r4, lsr #32
    7164:	24b85000 	ldrtcs	r5, [r8], #0
    7168:	24be0800 	ldrtcs	r0, [lr], #2048	; 0x800
    716c:	00040800 	andeq	r0, r4, r0, lsl #16
    7170:	9f5001f3 	svcls	0x005001f3
	...
    717c:	080024b4 	stmdaeq	r0, {r2, r4, r5, r7, sl, sp}
    7180:	080024b8 	stmdaeq	r0, {r3, r4, r5, r7, sl, sp}
    7184:	00500001 	subseq	r0, r0, r1
    7188:	00000000 	andeq	r0, r0, r0
    718c:	b4000000 	strlt	r0, [r0], #-0
    7190:	b8080024 	stmdalt	r8, {r2, r5}
    7194:	0d080024 	stceq	0, cr0, [r8, #-144]	; 0xffffff70
    7198:	38007000 	stmdacc	r0, {ip, sp, lr}
    719c:	08007025 	stmdaeq	r0, {r0, r2, r5, ip, sp, lr}
    71a0:	24381aff 	ldrtcs	r1, [r8], #-2815	; 0xaff
    71a4:	00009f21 	andeq	r9, r0, r1, lsr #30
    71a8:	00000000 	andeq	r0, r0, r0
    71ac:	24e00000 	strbtcs	r0, [r0], #0
    71b0:	24e20800 	strbtcs	r0, [r2], #2048	; 0x800
    71b4:	00020800 	andeq	r0, r2, r0, lsl #16
    71b8:	24e2007d 	strbtcs	r0, [r2], #125	; 0x7d
    71bc:	25040800 	strcs	r0, [r4, #-2048]	; 0x800
    71c0:	00020800 	andeq	r0, r2, r0, lsl #16
    71c4:	0000107d 	andeq	r1, r0, sp, ror r0
    71c8:	00000000 	andeq	r0, r0, r0
    71cc:	24e00000 	strbtcs	r0, [r0], #0
    71d0:	24e80800 	strbtcs	r0, [r8], #2048	; 0x800
    71d4:	00010800 	andeq	r0, r1, r0, lsl #16
    71d8:	0024e850 	eoreq	lr, r4, r0, asr r8
    71dc:	00250408 	eoreq	r0, r5, r8, lsl #8
    71e0:	f3000408 	vshl.u8	d0, d8, d0
    71e4:	009f5001 	addseq	r5, pc, r1
    71e8:	00000000 	andeq	r0, r0, r0
    71ec:	e0000000 	and	r0, r0, r0
    71f0:	ed080024 	stc	0, cr0, [r8, #-144]	; 0xffffff70
    71f4:	01080024 	tsteq	r8, r4, lsr #32
    71f8:	24ed5100 	strbtcs	r5, [sp], #256	; 0x100
    71fc:	25040800 	strcs	r0, [r4, #-2048]	; 0x800
    7200:	00010800 	andeq	r0, r1, r0, lsl #16
    7204:	00000056 	andeq	r0, r0, r6, asr r0
    7208:	00000000 	andeq	r0, r0, r0
    720c:	0024e000 	eoreq	lr, r4, r0
    7210:	0024f008 	eoreq	pc, r4, r8
    7214:	30000208 	andcc	r0, r0, r8, lsl #4
    7218:	0024f09f 	mlaeq	r4, pc, r0, pc	; <UNPREDICTABLE>
    721c:	0024f208 	eoreq	pc, r4, r8, lsl #4
    7220:	70000708 	andvc	r0, r0, r8, lsl #14
    7224:	ffff0a00 			; <UNDEFINED> instruction: 0xffff0a00
    7228:	24f29f1a 	ldrbtcs	r9, [r2], #3866	; 0xf1a
    722c:	25040800 	strcs	r0, [r4, #-2048]	; 0x800
    7230:	00070800 	andeq	r0, r7, r0, lsl #16
    7234:	ff0a0074 			; <UNDEFINED> instruction: 0xff0a0074
    7238:	009f1aff 			; <UNDEFINED> instruction: 0x009f1aff
    723c:	00000000 	andeq	r0, r0, r0
    7240:	04000000 	streq	r0, [r0], #-0
    7244:	06080025 	streq	r0, [r8], -r5, lsr #32
    7248:	02080025 	andeq	r0, r8, #37	; 0x25
    724c:	06007d00 	streq	r7, [r0], -r0, lsl #26
    7250:	90080025 	andls	r0, r8, r5, lsr #32
    7254:	02080026 	andeq	r0, r8, #38	; 0x26
    7258:	00187d00 	andseq	r7, r8, r0, lsl #26
    725c:	00000000 	andeq	r0, r0, r0
    7260:	0c000000 	stceq	0, cr0, [r0], {-0}
    7264:	7e080025 	cdpvc	0, 0, cr0, cr8, cr5, {1}
    7268:	02080025 	andeq	r0, r8, #37	; 0x25
    726c:	7e6e9100 	lgnvce	f1, f0
    7270:	9e080025 	cdpls	0, 0, cr0, cr8, cr5, {1}
    7274:	01080025 	tsteq	r8, r5, lsr #32
    7278:	259e5300 	ldrcs	r5, [lr, #768]	; 0x300
    727c:	25a40800 	strcs	r0, [r4, #2048]!	; 0x800
    7280:	00010800 	andeq	r0, r1, r0, lsl #16
    7284:	0025a451 	eoreq	sl, r5, r1, asr r4
    7288:	00261608 	eoreq	r1, r6, r8, lsl #12
    728c:	53000108 	movwpl	r0, #264	; 0x108
    7290:	08002616 	stmdaeq	r0, {r1, r2, r4, r9, sl, sp}
    7294:	08002620 	stmdaeq	r0, {r5, r9, sl, sp}
    7298:	20500001 	subscs	r0, r0, r1
    729c:	38080026 	stmdacc	r8, {r1, r2, r5}
    72a0:	01080026 	tsteq	r8, r6, lsr #32
    72a4:	26385100 	ldrtcs	r5, [r8], -r0, lsl #2
    72a8:	26900800 	ldrcs	r0, [r0], r0, lsl #16
    72ac:	00020800 	andeq	r0, r2, r0, lsl #16
    72b0:	00006e91 	muleq	r0, r1, lr
    72b4:	00000000 	andeq	r0, r0, r0
    72b8:	254e0000 	strbcs	r0, [lr, #-0]
    72bc:	255a0800 	ldrbcs	r0, [sl, #-2048]	; 0x800
    72c0:	00070800 	andeq	r0, r7, r0, lsl #16
    72c4:	200a0072 	andcs	r0, sl, r2, ror r0
    72c8:	5a9f2720 	bpl	fe7d0f50 <SCS_BASE+0x1e7c2f50>
    72cc:	5e080025 	cdppl	0, 0, cr0, cr8, cr5, {1}
    72d0:	06080025 	streq	r0, [r8], -r5, lsr #32
    72d4:	08007000 	stmdaeq	r0, {ip, sp, lr}
    72d8:	5e9f2720 	cdppl	7, 9, cr2, cr15, cr0, {1}
    72dc:	66080025 	strvs	r0, [r8], -r5, lsr #32
    72e0:	01080025 	tsteq	r8, r5, lsr #32
    72e4:	00005100 	andeq	r5, r0, r0, lsl #2
    72e8:	00000000 	andeq	r0, r0, r0
    72ec:	25c40000 	strbcs	r0, [r4]
    72f0:	26080800 	strcs	r0, [r8], -r0, lsl #16
    72f4:	00010800 	andeq	r0, r1, r0, lsl #16
    72f8:	00000053 	andeq	r0, r0, r3, asr r0
	...
    7308:	7d000200 	sfmvc	f0, 4, [r0, #-0]
	...
    7314:	7d000200 	sfmvc	f0, 4, [r0, #-0]
    7318:	00000008 	andeq	r0, r0, r8
	...
    7328:	30000200 	andcc	r0, r0, r0, lsl #4
    732c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    7330:	00000000 	andeq	r0, r0, r0
    7334:	71000700 	tstvc	r0, r0, lsl #14
    7338:	ffff0a00 			; <UNDEFINED> instruction: 0xffff0a00
    733c:	00009f1a 	andeq	r9, r0, sl, lsl pc
    7340:	00000000 	andeq	r0, r0, r0
    7344:	00070000 	andeq	r0, r7, r0
    7348:	ff0a0071 			; <UNDEFINED> instruction: 0xff0a0071
    734c:	009f1aff 			; <UNDEFINED> instruction: 0x009f1aff
    7350:	00000000 	andeq	r0, r0, r0
    7354:	02000000 	andeq	r0, r0, #0
    7358:	009f3000 	addseq	r3, pc, r0
    735c:	00000000 	andeq	r0, r0, r0
    7360:	Address 0x0000000000007360 is out of bounds.


Disassembly of section .debug_ranges:

00000000 <.debug_ranges>:
* Input          : None.
* Output         : None.
* Return         : None.
*******************************************************************************/
void CTR_HP(void)
{
       0:	080001a4 	stmdaeq	r0, {r2, r5, r7, r8}
  u32 wEPVal = 0;

  while (((wIstr = _GetISTR()) & ISTR_CTR) != 0)
       4:	080001b0 	stmdaeq	r0, {r4, r5, r7, r8}
       8:	080001b0 	stmdaeq	r0, {r4, r5, r7, r8}
       c:	080001c4 	stmdaeq	r0, {r2, r6, r7, r8}
  {
    _SetISTR((u16)CLR_CTR); /* clear CTR flag */
      10:	080001c4 	stmdaeq	r0, {r2, r6, r7, r8}
      14:	080001d8 	stmdaeq	r0, {r3, r4, r6, r7, r8}
    /* extract highest priority endpoint number */
    EPindex = (u8)(wIstr & ISTR_EP_ID);
      18:	080001d8 	stmdaeq	r0, {r3, r4, r6, r7, r8}
      1c:	08000224 	stmdaeq	r0, {r2, r5, r9}
    /* process related endpoint register */
    wEPVal = _GetENDPOINT(EPindex);
      20:	00000001 	andeq	r0, r0, r1

  while (((wIstr = _GetISTR()) & ISTR_CTR) != 0)
  {
    _SetISTR((u16)CLR_CTR); /* clear CTR flag */
    /* extract highest priority endpoint number */
    EPindex = (u8)(wIstr & ISTR_EP_ID);
      24:	00000001 	andeq	r0, r0, r1
    /* process related endpoint register */
    wEPVal = _GetENDPOINT(EPindex);
      28:	00000001 	andeq	r0, r0, r1
    if ((wEPVal & EP_CTR_RX) != 0)
      2c:	00000001 	andeq	r0, r0, r1
    {
      /* clear int flag */
      _ClearEP_CTR_RX(EPindex);
      30:	08000224 	stmdaeq	r0, {r2, r5, r9}
      34:	0800024c 	stmdaeq	r0, {r2, r3, r6, r9}
      38:	00000001 	andeq	r0, r0, r1

      /* call OUT service function */
      (*pEpInt_OUT[EPindex-1])();
      3c:	00000001 	andeq	r0, r0, r1

    } /* if((wEPVal & EP_CTR_RX) */
    else if ((wEPVal & EP_CTR_TX) != 0)
      40:	0800024c 	stmdaeq	r0, {r2, r3, r6, r9}
    {
      /* clear int flag */
      _ClearEP_CTR_TX(EPindex);
      44:	0800025e 	stmdaeq	r0, {r1, r2, r3, r4, r6, r9}
      48:	0800025e 	stmdaeq	r0, {r1, r2, r3, r4, r6, r9}
      4c:	0800028e 	stmdaeq	r0, {r1, r2, r3, r7, r9}

      /* call IN service function */
      (*pEpInt_IN[EPindex-1])();
      50:	0800028e 	stmdaeq	r0, {r1, r2, r3, r7, r9}
      54:	080002a2 	stmdaeq	r0, {r1, r5, r7, r9}
      58:	080002a2 	stmdaeq	r0, {r1, r5, r7, r9}
      5c:	080002b6 	stmdaeq	r0, {r1, r2, r4, r5, r7, r9}
      60:	00000001 	andeq	r0, r0, r1
      64:	00000001 	andeq	r0, r0, r1
      68:	080002b6 	stmdaeq	r0, {r1, r2, r4, r5, r7, r9}
      6c:	080002c8 	stmdaeq	r0, {r3, r6, r7, r9}
      70:	00000001 	andeq	r0, r0, r1
      74:	00000001 	andeq	r0, r0, r1
      78:	00000001 	andeq	r0, r0, r1
      7c:	00000001 	andeq	r0, r0, r1
      80:	00000001 	andeq	r0, r0, r1
      84:	00000001 	andeq	r0, r0, r1
      88:	00000001 	andeq	r0, r0, r1
      8c:	00000001 	andeq	r0, r0, r1
      90:	080002c8 	stmdaeq	r0, {r3, r6, r7, r9}
      94:	080002f4 	stmdaeq	r0, {r2, r4, r5, r6, r7, r9}
      98:	080002f4 	stmdaeq	r0, {r2, r4, r5, r6, r7, r9}
      9c:	08000328 	stmdaeq	r0, {r3, r5, r8, r9}
      a0:	08000328 	stmdaeq	r0, {r3, r5, r8, r9}
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM6, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM6, DISABLE);
      break;
      
    case TIM7_BASE:
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, ENABLE);
      a4:	08000342 	stmdaeq	r0, {r1, r6, r8, r9}
      a8:	08000344 	stmdaeq	r0, {r2, r6, r8, r9}
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, DISABLE);
      ac:	080003fc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, r8, r9}
      break; 
      
    default:
      break;
  }
}
      b0:	080003fc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, r8, r9}
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, DISABLE);
      break;
      
    case TIM8_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, ENABLE);
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, DISABLE);  
      b4:	080007cc 	stmdaeq	r0, {r2, r3, r6, r7, r8, r9, sl}
      b8:	080007cc 	stmdaeq	r0, {r2, r3, r6, r7, r8, r9, sl}
      bc:	08000858 	stmdaeq	r0, {r3, r4, r6, fp}
      c0:	08000858 	stmdaeq	r0, {r3, r4, r6, fp}
      c4:	08000980 	stmdaeq	r0, {r7, r8, fp}
      c8:	08000980 	stmdaeq	r0, {r7, r8, fp}
      cc:	080009fa 	stmdaeq	r0, {r1, r3, r4, r5, r6, r7, r8, fp}
      d0:	080009fc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, r8, fp}
      d4:	08000ab0 	stmdaeq	r0, {r4, r5, r7, r9, fp}
	...
      e0:	08000ab0 	stmdaeq	r0, {r4, r5, r7, r9, fp}
      e4:	08000ab2 	stmdaeq	r0, {r1, r4, r5, r7, r9, fp}
      e8:	08000ab2 	stmdaeq	r0, {r1, r4, r5, r7, r9, fp}
      ec:	08000ab4 	stmdaeq	r0, {r2, r4, r5, r7, r9, fp}
      f0:	08000ab4 	stmdaeq	r0, {r2, r4, r5, r7, r9, fp}
      f4:	08000ab6 	stmdaeq	r0, {r1, r2, r4, r5, r7, r9, fp}
      f8:	08000ab6 	stmdaeq	r0, {r1, r2, r4, r5, r7, r9, fp}
      fc:	08000ab8 	stmdaeq	r0, {r3, r4, r5, r7, r9, fp}
     100:	08000ab8 	stmdaeq	r0, {r3, r4, r5, r7, r9, fp}
     104:	08000aba 	stmdaeq	r0, {r1, r3, r4, r5, r7, r9, fp}
     108:	08000aba 	stmdaeq	r0, {r1, r3, r4, r5, r7, r9, fp}
     10c:	08000abc 	stmdaeq	r0, {r2, r3, r4, r5, r7, r9, fp}
     110:	08000abc 	stmdaeq	r0, {r2, r3, r4, r5, r7, r9, fp}
     114:	08000abe 	stmdaeq	r0, {r1, r2, r3, r4, r5, r7, r9, fp}
     118:	08000abe 	stmdaeq	r0, {r1, r2, r3, r4, r5, r7, r9, fp}
     11c:	08000ac0 	stmdaeq	r0, {r6, r7, r9, fp}
     120:	08000ac0 	stmdaeq	r0, {r6, r7, r9, fp}
     124:	08000ad4 	stmdaeq	r0, {r2, r4, r6, r7, r9, fp}
     128:	08000ad4 	stmdaeq	r0, {r2, r4, r6, r7, r9, fp}
     12c:	08000ad6 	stmdaeq	r0, {r1, r2, r4, r6, r7, r9, fp}
     130:	08000ad6 	stmdaeq	r0, {r1, r2, r4, r6, r7, r9, fp}
     134:	08000ad8 	stmdaeq	r0, {r3, r4, r6, r7, r9, fp}
     138:	08000ad8 	stmdaeq	r0, {r3, r4, r6, r7, r9, fp}
     13c:	08000ada 	stmdaeq	r0, {r1, r3, r4, r6, r7, r9, fp}
     140:	08000ada 	stmdaeq	r0, {r1, r3, r4, r6, r7, r9, fp}
     144:	08000adc 	stmdaeq	r0, {r2, r3, r4, r6, r7, r9, fp}
     148:	08000adc 	stmdaeq	r0, {r2, r3, r4, r6, r7, r9, fp}
     14c:	08000ade 	stmdaeq	r0, {r1, r2, r3, r4, r6, r7, r9, fp}
     150:	08000ade 	stmdaeq	r0, {r1, r2, r3, r4, r6, r7, r9, fp}
     154:	08000ae0 	stmdaeq	r0, {r5, r6, r7, r9, fp}
     158:	08000ae0 	stmdaeq	r0, {r5, r6, r7, r9, fp}
     15c:	08000ae2 	stmdaeq	r0, {r1, r5, r6, r7, r9, fp}
     160:	08000ae2 	stmdaeq	r0, {r1, r5, r6, r7, r9, fp}
     164:	08000ae4 	stmdaeq	r0, {r2, r5, r6, r7, r9, fp}
     168:	08000ae4 	stmdaeq	r0, {r2, r5, r6, r7, r9, fp}
     16c:	08000ae6 	stmdaeq	r0, {r1, r2, r5, r6, r7, r9, fp}
     170:	08000ae6 	stmdaeq	r0, {r1, r2, r5, r6, r7, r9, fp}
     174:	08000ae8 	stmdaeq	r0, {r3, r5, r6, r7, r9, fp}
     178:	08000ae8 	stmdaeq	r0, {r3, r5, r6, r7, r9, fp}
     17c:	08000aea 	stmdaeq	r0, {r1, r3, r5, r6, r7, r9, fp}
     180:	00000001 	andeq	r0, r0, r1
     184:	00000001 	andeq	r0, r0, r1
     188:	00000001 	andeq	r0, r0, r1
     18c:	00000001 	andeq	r0, r0, r1
     190:	00000001 	andeq	r0, r0, r1
     194:	00000001 	andeq	r0, r0, r1
     198:	00000001 	andeq	r0, r0, r1
     19c:	00000001 	andeq	r0, r0, r1
     1a0:	00000001 	andeq	r0, r0, r1
     1a4:	00000001 	andeq	r0, r0, r1
     1a8:	00000001 	andeq	r0, r0, r1
     1ac:	00000001 	andeq	r0, r0, r1
     1b0:	00000001 	andeq	r0, r0, r1
     1b4:	00000001 	andeq	r0, r0, r1
     1b8:	08000aea 	stmdaeq	r0, {r1, r3, r5, r6, r7, r9, fp}
     1bc:	08000aec 	stmdaeq	r0, {r2, r3, r5, r6, r7, r9, fp}
     1c0:	08000aec 	stmdaeq	r0, {r2, r3, r5, r6, r7, r9, fp}
     1c4:	08000aee 	stmdaeq	r0, {r1, r2, r3, r5, r6, r7, r9, fp}
     1c8:	08000aee 	stmdaeq	r0, {r1, r2, r3, r5, r6, r7, r9, fp}
     1cc:	08000af2 	stmdaeq	r0, {r1, r4, r5, r6, r7, r9, fp}
     1d0:	08000af2 	stmdaeq	r0, {r1, r4, r5, r6, r7, r9, fp}
     1d4:	08000af4 	stmdaeq	r0, {r2, r4, r5, r6, r7, r9, fp}
     1d8:	08000af4 	stmdaeq	r0, {r2, r4, r5, r6, r7, r9, fp}
     1dc:	08000af6 	stmdaeq	r0, {r1, r2, r4, r5, r6, r7, r9, fp}
     1e0:	08000af6 	stmdaeq	r0, {r1, r2, r4, r5, r6, r7, r9, fp}
     1e4:	08000af8 	stmdaeq	r0, {r3, r4, r5, r6, r7, r9, fp}
     1e8:	08000af8 	stmdaeq	r0, {r3, r4, r5, r6, r7, r9, fp}
     1ec:	08000afa 	stmdaeq	r0, {r1, r3, r4, r5, r6, r7, r9, fp}
     1f0:	08000afa 	stmdaeq	r0, {r1, r3, r4, r5, r6, r7, r9, fp}
     1f4:	08000afc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, r9, fp}
     1f8:	08000afc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, r9, fp}
     1fc:	08000afe 	stmdaeq	r0, {r1, r2, r3, r4, r5, r6, r7, r9, fp}
     200:	08000afe 	stmdaeq	r0, {r1, r2, r3, r4, r5, r6, r7, r9, fp}
     204:	08000b00 	stmdaeq	r0, {r8, r9, fp}
     208:	08000b00 	stmdaeq	r0, {r8, r9, fp}
     20c:	08000b14 	stmdaeq	r0, {r2, r4, r8, r9, fp}
     210:	08000b14 	stmdaeq	r0, {r2, r4, r8, r9, fp}
     214:	08000b16 	stmdaeq	r0, {r1, r2, r4, r8, r9, fp}
     218:	08000b16 	stmdaeq	r0, {r1, r2, r4, r8, r9, fp}
     21c:	08000b18 	stmdaeq	r0, {r3, r4, r8, r9, fp}
     220:	08000b18 	stmdaeq	r0, {r3, r4, r8, r9, fp}
     224:	08000b1a 	stmdaeq	r0, {r1, r3, r4, r8, r9, fp}
     228:	08000b1a 	stmdaeq	r0, {r1, r3, r4, r8, r9, fp}
     22c:	08000b1c 	stmdaeq	r0, {r2, r3, r4, r8, r9, fp}
     230:	08000b1c 	stmdaeq	r0, {r2, r3, r4, r8, r9, fp}
     234:	08000b1e 	stmdaeq	r0, {r1, r2, r3, r4, r8, r9, fp}
     238:	08000b1e 	stmdaeq	r0, {r1, r2, r3, r4, r8, r9, fp}
     23c:	08000b20 	stmdaeq	r0, {r5, r8, r9, fp}
     240:	08000b20 	stmdaeq	r0, {r5, r8, r9, fp}
     244:	08000b22 	stmdaeq	r0, {r1, r5, r8, r9, fp}
     248:	08000b22 	stmdaeq	r0, {r1, r5, r8, r9, fp}
     24c:	08000b24 	stmdaeq	r0, {r2, r5, r8, r9, fp}
     250:	08000b24 	stmdaeq	r0, {r2, r5, r8, r9, fp}
     254:	08000b58 	stmdaeq	r0, {r3, r4, r6, r8, r9, fp}
     258:	08000b58 	stmdaeq	r0, {r3, r4, r6, r8, r9, fp}
     25c:	08000b94 	stmdaeq	r0, {r2, r4, r7, r8, r9, fp}
     260:	08000b94 	stmdaeq	r0, {r2, r4, r7, r8, r9, fp}
     264:	08000b96 	stmdaeq	r0, {r1, r2, r4, r7, r8, r9, fp}
     268:	08000b96 	stmdaeq	r0, {r1, r2, r4, r7, r8, r9, fp}
     26c:	08000b98 	stmdaeq	r0, {r3, r4, r7, r8, r9, fp}
     270:	08000b98 	stmdaeq	r0, {r3, r4, r7, r8, r9, fp}
     274:	08000b9a 	stmdaeq	r0, {r1, r3, r4, r7, r8, r9, fp}
     278:	08000b9a 	stmdaeq	r0, {r1, r3, r4, r7, r8, r9, fp}
     27c:	08000b9c 	stmdaeq	r0, {r2, r3, r4, r7, r8, r9, fp}
     280:	08000b9c 	stmdaeq	r0, {r2, r3, r4, r7, r8, r9, fp}
     284:	08000b9e 	stmdaeq	r0, {r1, r2, r3, r4, r7, r8, r9, fp}
     288:	08000b9e 	stmdaeq	r0, {r1, r2, r3, r4, r7, r8, r9, fp}
     28c:	08000ba0 	stmdaeq	r0, {r5, r7, r8, r9, fp}
     290:	08000ba0 	stmdaeq	r0, {r5, r7, r8, r9, fp}
     294:	08000ba2 	stmdaeq	r0, {r1, r5, r7, r8, r9, fp}
     298:	08000ba2 	stmdaeq	r0, {r1, r5, r7, r8, r9, fp}
     29c:	08000ba4 	stmdaeq	r0, {r2, r5, r7, r8, r9, fp}
     2a0:	08000ba4 	stmdaeq	r0, {r2, r5, r7, r8, r9, fp}
     2a4:	08000ba6 	stmdaeq	r0, {r1, r2, r5, r7, r8, r9, fp}
     2a8:	08000ba6 	stmdaeq	r0, {r1, r2, r5, r7, r8, r9, fp}
     2ac:	08000ba8 	stmdaeq	r0, {r3, r5, r7, r8, r9, fp}
     2b0:	08000ba8 	stmdaeq	r0, {r3, r5, r7, r8, r9, fp}
     2b4:	08000baa 	stmdaeq	r0, {r1, r3, r5, r7, r8, r9, fp}
     2b8:	08000baa 	stmdaeq	r0, {r1, r3, r5, r7, r8, r9, fp}
     2bc:	08000bac 	stmdaeq	r0, {r2, r3, r5, r7, r8, r9, fp}
     2c0:	08000bac 	stmdaeq	r0, {r2, r3, r5, r7, r8, r9, fp}
     2c4:	08000bae 	stmdaeq	r0, {r1, r2, r3, r5, r7, r8, r9, fp}
     2c8:	08000bae 	stmdaeq	r0, {r1, r2, r3, r5, r7, r8, r9, fp}
     2cc:	08000bb0 	stmdaeq	r0, {r4, r5, r7, r8, r9, fp}
     2d0:	08000bb0 	stmdaeq	r0, {r4, r5, r7, r8, r9, fp}
     2d4:	08000bb2 	stmdaeq	r0, {r1, r4, r5, r7, r8, r9, fp}
     2d8:	08000bb2 	stmdaeq	r0, {r1, r4, r5, r7, r8, r9, fp}
     2dc:	08000bb4 	stmdaeq	r0, {r2, r4, r5, r7, r8, r9, fp}
     2e0:	08000bb4 	stmdaeq	r0, {r2, r4, r5, r7, r8, r9, fp}
     2e4:	08000bb6 	stmdaeq	r0, {r1, r2, r4, r5, r7, r8, r9, fp}
     2e8:	08000bb6 	stmdaeq	r0, {r1, r2, r4, r5, r7, r8, r9, fp}
     2ec:	08000bb8 	stmdaeq	r0, {r3, r4, r5, r7, r8, r9, fp}
     2f0:	08000bb8 	stmdaeq	r0, {r3, r4, r5, r7, r8, r9, fp}
     2f4:	08000bba 	stmdaeq	r0, {r1, r3, r4, r5, r7, r8, r9, fp}
     2f8:	08000bba 	stmdaeq	r0, {r1, r3, r4, r5, r7, r8, r9, fp}
     2fc:	08000bbc 	stmdaeq	r0, {r2, r3, r4, r5, r7, r8, r9, fp}
     300:	08000bbc 	stmdaeq	r0, {r2, r3, r4, r5, r7, r8, r9, fp}
     304:	08000bbe 	stmdaeq	r0, {r1, r2, r3, r4, r5, r7, r8, r9, fp}
	...
     310:	08000bee 	stmdaeq	r0, {r1, r2, r3, r5, r6, r7, r8, r9, fp}
     314:	08000c56 	stmdaeq	r0, {r1, r2, r4, r6, sl, fp}
     318:	08000c58 	stmdaeq	r0, {r3, r4, r6, sl, fp}
     31c:	08000c7a 	stmdaeq	r0, {r1, r3, r4, r5, r6, sl, fp}
     320:	08000c7c 	stmdaeq	r0, {r2, r3, r4, r5, r6, sl, fp}
     324:	08000c84 	stmdaeq	r0, {r2, r7, sl, fp}
	...
     330:	08000bc0 	stmdaeq	r0, {r6, r7, r8, r9, fp}
     334:	08000bcc 	stmdaeq	r0, {r2, r3, r6, r7, r8, r9, fp}
     338:	08000bcc 	stmdaeq	r0, {r2, r3, r6, r7, r8, r9, fp}
     33c:	08000ccc 	stmdaeq	r0, {r2, r3, r6, r7, sl, fp}
     340:	08000ccc 	stmdaeq	r0, {r2, r3, r6, r7, sl, fp}
     344:	08000d28 	stmdaeq	r0, {r3, r5, r8, sl, fp}
     348:	00000001 	andeq	r0, r0, r1
     34c:	00000001 	andeq	r0, r0, r1
	...
     358:	08000d28 	stmdaeq	r0, {r3, r5, r8, sl, fp}
     35c:	08000db0 	stmdaeq	r0, {r4, r5, r7, r8, sl, fp}
	...
     368:	08000db0 	stmdaeq	r0, {r4, r5, r7, r8, sl, fp}
     36c:	08000dc8 	stmdaeq	r0, {r3, r6, r7, r8, sl, fp}
     370:	08000dc8 	stmdaeq	r0, {r3, r6, r7, r8, sl, fp}
     374:	08000dd4 	stmdaeq	r0, {r2, r4, r6, r7, r8, sl, fp}
     378:	08000dd4 	stmdaeq	r0, {r2, r4, r6, r7, r8, sl, fp}
     37c:	08000de8 	stmdaeq	r0, {r3, r5, r6, r7, r8, sl, fp}
     380:	08000de8 	stmdaeq	r0, {r3, r5, r6, r7, r8, sl, fp}
     384:	08000dea 	stmdaeq	r0, {r1, r3, r5, r6, r7, r8, sl, fp}
     388:	08000dec 	stmdaeq	r0, {r2, r3, r5, r6, r7, r8, sl, fp}
     38c:	08000e48 	stmdaeq	r0, {r3, r6, r9, sl, fp}
     390:	08000e48 	stmdaeq	r0, {r3, r6, r9, sl, fp}
     394:	08000e6c 	stmdaeq	r0, {r2, r3, r5, r6, r9, sl, fp}
     398:	08000e6c 	stmdaeq	r0, {r2, r3, r5, r6, r9, sl, fp}
     39c:	08000e7a 	stmdaeq	r0, {r1, r3, r4, r5, r6, r9, sl, fp}
     3a0:	08000e7c 	stmdaeq	r0, {r2, r3, r4, r5, r6, r9, sl, fp}
     3a4:	08000e94 	stmdaeq	r0, {r2, r4, r7, r9, sl, fp}
     3a8:	08000e94 	stmdaeq	r0, {r2, r4, r7, r9, sl, fp}
     3ac:	08000ec0 	stmdaeq	r0, {r6, r7, r9, sl, fp}
     3b0:	08000ec0 	stmdaeq	r0, {r6, r7, r9, sl, fp}
     3b4:	08000ee0 	stmdaeq	r0, {r5, r6, r7, r9, sl, fp}
     3b8:	08000ee0 	stmdaeq	r0, {r5, r6, r7, r9, sl, fp}
     3bc:	08000eec 	stmdaeq	r0, {r2, r3, r5, r6, r7, r9, sl, fp}
     3c0:	08000eec 	stmdaeq	r0, {r2, r3, r5, r6, r7, r9, sl, fp}
     3c4:	08000ef8 	stmdaeq	r0, {r3, r4, r5, r6, r7, r9, sl, fp}
     3c8:	08000ef8 	stmdaeq	r0, {r3, r4, r5, r6, r7, r9, sl, fp}
     3cc:	08000fd8 	stmdaeq	r0, {r3, r4, r6, r7, r8, r9, sl, fp}
     3d0:	08000fd8 	stmdaeq	r0, {r3, r4, r6, r7, r8, r9, sl, fp}
     3d4:	08000ffc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, r8, r9, sl, fp}
	...
     3e0:	08001062 	stmdaeq	r0, {r1, r5, r6, ip}
     3e4:	08001068 	stmdaeq	r0, {r3, r5, r6, ip}
     3e8:	08001068 	stmdaeq	r0, {r3, r5, r6, ip}
     3ec:	0800106c 	stmdaeq	r0, {r2, r3, r5, r6, ip}
	...
     3f8:	08001062 	stmdaeq	r0, {r1, r5, r6, ip}
     3fc:	08001068 	stmdaeq	r0, {r3, r5, r6, ip}
     400:	08001068 	stmdaeq	r0, {r3, r5, r6, ip}
     404:	0800106c 	stmdaeq	r0, {r2, r3, r5, r6, ip}
	...
     410:	08000ffc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, r8, r9, sl, fp}
     414:	08001026 	stmdaeq	r0, {r1, r2, r5, ip}
     418:	08001028 	stmdaeq	r0, {r3, r5, ip}
     41c:	08001060 	stmdaeq	r0, {r5, r6, ip}
     420:	00000001 	andeq	r0, r0, r1
     424:	00000001 	andeq	r0, r0, r1
     428:	08001060 	stmdaeq	r0, {r5, r6, ip}
     42c:	0800107c 	stmdaeq	r0, {r2, r3, r4, r5, r6, ip}
     430:	0800107c 	stmdaeq	r0, {r2, r3, r4, r5, r6, ip}
     434:	080010a0 	stmdaeq	r0, {r5, r7, ip}
     438:	080010a0 	stmdaeq	r0, {r5, r7, ip}
     43c:	080010a4 	stmdaeq	r0, {r2, r5, r7, ip}
     440:	080010a4 	stmdaeq	r0, {r2, r5, r7, ip}
     444:	080010e0 	stmdaeq	r0, {r5, r6, r7, ip}
     448:	080010e0 	stmdaeq	r0, {r5, r6, r7, ip}
     44c:	08001108 	stmdaeq	r0, {r3, r8, ip}
	...
     458:	08001108 	stmdaeq	r0, {r3, r8, ip}
     45c:	08001120 	stmdaeq	r0, {r5, r8, ip}
     460:	00000001 	andeq	r0, r0, r1
     464:	00000001 	andeq	r0, r0, r1
     468:	08001120 	stmdaeq	r0, {r5, r8, ip}
     46c:	08001138 	stmdaeq	r0, {r3, r4, r5, r8, ip}
     470:	08001138 	stmdaeq	r0, {r3, r4, r5, r8, ip}
     474:	08001150 	stmdaeq	r0, {r4, r6, r8, ip}
     478:	08001150 	stmdaeq	r0, {r4, r6, r8, ip}
     47c:	08001160 	stmdaeq	r0, {r5, r6, r8, ip}
     480:	00000001 	andeq	r0, r0, r1
     484:	00000001 	andeq	r0, r0, r1
     488:	00000001 	andeq	r0, r0, r1
     48c:	00000001 	andeq	r0, r0, r1
     490:	00000001 	andeq	r0, r0, r1
     494:	00000001 	andeq	r0, r0, r1
     498:	00000001 	andeq	r0, r0, r1
     49c:	00000001 	andeq	r0, r0, r1
     4a0:	00000001 	andeq	r0, r0, r1
     4a4:	00000001 	andeq	r0, r0, r1
     4a8:	00000001 	andeq	r0, r0, r1
     4ac:	00000001 	andeq	r0, r0, r1
     4b0:	08001160 	stmdaeq	r0, {r5, r6, r8, ip}
     4b4:	0800116c 	stmdaeq	r0, {r2, r3, r5, r6, r8, ip}
     4b8:	0800116c 	stmdaeq	r0, {r2, r3, r5, r6, r8, ip}
     4bc:	08001194 	stmdaeq	r0, {r2, r4, r7, r8, ip}
     4c0:	08001194 	stmdaeq	r0, {r2, r4, r7, r8, ip}
     4c4:	080011c8 	stmdaeq	r0, {r3, r6, r7, r8, ip}
     4c8:	00000001 	andeq	r0, r0, r1
     4cc:	00000001 	andeq	r0, r0, r1
     4d0:	00000001 	andeq	r0, r0, r1
     4d4:	00000001 	andeq	r0, r0, r1
     4d8:	00000001 	andeq	r0, r0, r1
     4dc:	00000001 	andeq	r0, r0, r1
     4e0:	00000001 	andeq	r0, r0, r1
     4e4:	00000001 	andeq	r0, r0, r1
     4e8:	00000001 	andeq	r0, r0, r1
     4ec:	00000001 	andeq	r0, r0, r1
     4f0:	080011c8 	stmdaeq	r0, {r3, r6, r7, r8, ip}
     4f4:	08001214 	stmdaeq	r0, {r2, r4, r9, ip}
     4f8:	00000001 	andeq	r0, r0, r1
     4fc:	00000001 	andeq	r0, r0, r1
     500:	00000001 	andeq	r0, r0, r1
     504:	00000001 	andeq	r0, r0, r1
     508:	08001214 	stmdaeq	r0, {r2, r4, r9, ip}
     50c:	08001254 	stmdaeq	r0, {r2, r4, r6, r9, ip}
	...
     518:	08001254 	stmdaeq	r0, {r2, r4, r6, r9, ip}
     51c:	08001260 	stmdaeq	r0, {r5, r6, r9, ip}
     520:	08001260 	stmdaeq	r0, {r5, r6, r9, ip}
     524:	0800126c 	stmdaeq	r0, {r2, r3, r5, r6, r9, ip}
     528:	0800126c 	stmdaeq	r0, {r2, r3, r5, r6, r9, ip}
     52c:	08001278 	stmdaeq	r0, {r3, r4, r5, r6, r9, ip}
     530:	00000001 	andeq	r0, r0, r1
     534:	00000001 	andeq	r0, r0, r1
     538:	00000001 	andeq	r0, r0, r1
     53c:	00000001 	andeq	r0, r0, r1
     540:	00000001 	andeq	r0, r0, r1
     544:	00000001 	andeq	r0, r0, r1
	...
     550:	00000001 	andeq	r0, r0, r1
     554:	00000001 	andeq	r0, r0, r1
     558:	00000001 	andeq	r0, r0, r1
     55c:	00000001 	andeq	r0, r0, r1
     560:	08001278 	stmdaeq	r0, {r3, r4, r5, r6, r9, ip}
     564:	08001318 	stmdaeq	r0, {r3, r4, r8, r9, ip}
     568:	00000001 	andeq	r0, r0, r1
     56c:	00000001 	andeq	r0, r0, r1
     570:	08001318 	stmdaeq	r0, {r3, r4, r8, r9, ip}
     574:	08001324 	stmdaeq	r0, {r2, r5, r8, r9, ip}
     578:	00000001 	andeq	r0, r0, r1
     57c:	00000001 	andeq	r0, r0, r1
     580:	00000001 	andeq	r0, r0, r1
     584:	00000001 	andeq	r0, r0, r1
     588:	00000001 	andeq	r0, r0, r1
     58c:	00000001 	andeq	r0, r0, r1
     590:	08001324 	stmdaeq	r0, {r2, r5, r8, r9, ip}
     594:	08001328 	stmdaeq	r0, {r3, r5, r8, r9, ip}
     598:	08001328 	stmdaeq	r0, {r3, r5, r8, r9, ip}
     59c:	0800132c 	stmdaeq	r0, {r2, r3, r5, r8, r9, ip}
     5a0:	00000001 	andeq	r0, r0, r1
     5a4:	00000001 	andeq	r0, r0, r1
     5a8:	00000001 	andeq	r0, r0, r1
     5ac:	00000001 	andeq	r0, r0, r1
     5b0:	00000001 	andeq	r0, r0, r1
     5b4:	00000001 	andeq	r0, r0, r1
     5b8:	00000001 	andeq	r0, r0, r1
     5bc:	00000001 	andeq	r0, r0, r1
     5c0:	00000001 	andeq	r0, r0, r1
     5c4:	00000001 	andeq	r0, r0, r1
     5c8:	0800132c 	stmdaeq	r0, {r2, r3, r5, r8, r9, ip}
     5cc:	08001384 	stmdaeq	r0, {r2, r7, r8, r9, ip}
     5d0:	00000001 	andeq	r0, r0, r1
     5d4:	00000001 	andeq	r0, r0, r1
	...
     5e0:	00000001 	andeq	r0, r0, r1
     5e4:	00000001 	andeq	r0, r0, r1
     5e8:	00000001 	andeq	r0, r0, r1
     5ec:	00000001 	andeq	r0, r0, r1
     5f0:	08001384 	stmdaeq	r0, {r2, r7, r8, r9, ip}
     5f4:	08001398 	stmdaeq	r0, {r3, r4, r7, r8, r9, ip}
     5f8:	08001398 	stmdaeq	r0, {r3, r4, r7, r8, r9, ip}
     5fc:	0800141c 	stmdaeq	r0, {r2, r3, r4, sl, ip}
     600:	00000001 	andeq	r0, r0, r1
     604:	00000001 	andeq	r0, r0, r1
     608:	00000001 	andeq	r0, r0, r1
     60c:	00000001 	andeq	r0, r0, r1
     610:	00000001 	andeq	r0, r0, r1
     614:	00000001 	andeq	r0, r0, r1
     618:	00000001 	andeq	r0, r0, r1
     61c:	00000001 	andeq	r0, r0, r1
     620:	00000001 	andeq	r0, r0, r1
     624:	00000001 	andeq	r0, r0, r1
     628:	00000001 	andeq	r0, r0, r1
     62c:	00000001 	andeq	r0, r0, r1
     630:	00000001 	andeq	r0, r0, r1
     634:	00000001 	andeq	r0, r0, r1
     638:	00000001 	andeq	r0, r0, r1
     63c:	00000001 	andeq	r0, r0, r1
     640:	00000001 	andeq	r0, r0, r1
     644:	00000001 	andeq	r0, r0, r1
     648:	00000001 	andeq	r0, r0, r1
     64c:	00000001 	andeq	r0, r0, r1
     650:	00000001 	andeq	r0, r0, r1
     654:	00000001 	andeq	r0, r0, r1
     658:	00000001 	andeq	r0, r0, r1
     65c:	00000001 	andeq	r0, r0, r1
     660:	00000001 	andeq	r0, r0, r1
     664:	00000001 	andeq	r0, r0, r1
     668:	00000001 	andeq	r0, r0, r1
     66c:	00000001 	andeq	r0, r0, r1
     670:	0800141c 	stmdaeq	r0, {r2, r3, r4, sl, ip}
     674:	08001430 	stmdaeq	r0, {r4, r5, sl, ip}
     678:	08001430 	stmdaeq	r0, {r4, r5, sl, ip}
     67c:	08001448 	stmdaeq	r0, {r3, r6, sl, ip}
     680:	00000001 	andeq	r0, r0, r1
     684:	00000001 	andeq	r0, r0, r1
     688:	00000001 	andeq	r0, r0, r1
     68c:	00000001 	andeq	r0, r0, r1
     690:	00000001 	andeq	r0, r0, r1
     694:	00000001 	andeq	r0, r0, r1
     698:	00000001 	andeq	r0, r0, r1
     69c:	00000001 	andeq	r0, r0, r1
     6a0:	00000001 	andeq	r0, r0, r1
     6a4:	00000001 	andeq	r0, r0, r1
     6a8:	00000001 	andeq	r0, r0, r1
     6ac:	00000001 	andeq	r0, r0, r1
     6b0:	00000001 	andeq	r0, r0, r1
     6b4:	00000001 	andeq	r0, r0, r1
     6b8:	00000001 	andeq	r0, r0, r1
     6bc:	00000001 	andeq	r0, r0, r1
     6c0:	00000001 	andeq	r0, r0, r1
     6c4:	00000001 	andeq	r0, r0, r1
     6c8:	00000001 	andeq	r0, r0, r1
     6cc:	00000001 	andeq	r0, r0, r1
	...
     6d8:	08001448 	stmdaeq	r0, {r3, r6, sl, ip}
     6dc:	08001484 	stmdaeq	r0, {r2, r7, sl, ip}
     6e0:	08001484 	stmdaeq	r0, {r2, r7, sl, ip}
     6e4:	080014b8 	stmdaeq	r0, {r3, r4, r5, r7, sl, ip}
     6e8:	00000001 	andeq	r0, r0, r1
     6ec:	00000001 	andeq	r0, r0, r1
     6f0:	00000001 	andeq	r0, r0, r1
     6f4:	00000001 	andeq	r0, r0, r1
     6f8:	080014b8 	stmdaeq	r0, {r3, r4, r5, r7, sl, ip}
     6fc:	080014cc 	stmdaeq	r0, {r2, r3, r6, r7, sl, ip}
     700:	080014cc 	stmdaeq	r0, {r2, r3, r6, r7, sl, ip}
     704:	080014d8 	stmdaeq	r0, {r3, r4, r6, r7, sl, ip}
     708:	080014d8 	stmdaeq	r0, {r3, r4, r6, r7, sl, ip}
     70c:	080014ec 	stmdaeq	r0, {r2, r3, r5, r6, r7, sl, ip}
     710:	080014ec 	stmdaeq	r0, {r2, r3, r5, r6, r7, sl, ip}
     714:	080014fc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, sl, ip}
     718:	080014fc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, sl, ip}
     71c:	08001510 	stmdaeq	r0, {r4, r8, sl, ip}
     720:	08001510 	stmdaeq	r0, {r4, r8, sl, ip}
     724:	08001524 	stmdaeq	r0, {r2, r5, r8, sl, ip}
     728:	08001524 	stmdaeq	r0, {r2, r5, r8, sl, ip}
     72c:	08001538 	stmdaeq	r0, {r3, r4, r5, r8, sl, ip}
     730:	00000001 	andeq	r0, r0, r1
     734:	00000001 	andeq	r0, r0, r1
     738:	08001538 	stmdaeq	r0, {r3, r4, r5, r8, sl, ip}
     73c:	08001544 	stmdaeq	r0, {r2, r6, r8, sl, ip}
     740:	00000001 	andeq	r0, r0, r1
     744:	00000001 	andeq	r0, r0, r1
     748:	00000001 	andeq	r0, r0, r1
     74c:	00000001 	andeq	r0, r0, r1
     750:	00000001 	andeq	r0, r0, r1
     754:	00000001 	andeq	r0, r0, r1
     758:	00000001 	andeq	r0, r0, r1
     75c:	00000001 	andeq	r0, r0, r1
     760:	00000001 	andeq	r0, r0, r1
     764:	00000001 	andeq	r0, r0, r1
     768:	08001544 	stmdaeq	r0, {r2, r6, r8, sl, ip}
     76c:	080015cc 	stmdaeq	r0, {r2, r3, r6, r7, r8, sl, ip}
     770:	00000001 	andeq	r0, r0, r1
     774:	00000001 	andeq	r0, r0, r1
     778:	080015cc 	stmdaeq	r0, {r2, r3, r6, r7, r8, sl, ip}
     77c:	080015e4 	stmdaeq	r0, {r2, r5, r6, r7, r8, sl, ip}
     780:	080015e4 	stmdaeq	r0, {r2, r5, r6, r7, r8, sl, ip}
     784:	080015fc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, r8, sl, ip}
     788:	080015fc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, r8, sl, ip}
     78c:	08001614 	stmdaeq	r0, {r2, r4, r9, sl, ip}
     790:	08001614 	stmdaeq	r0, {r2, r4, r9, sl, ip}
     794:	0800162c 	stmdaeq	r0, {r2, r3, r5, r9, sl, ip}
     798:	00000001 	andeq	r0, r0, r1
     79c:	00000001 	andeq	r0, r0, r1
     7a0:	00000001 	andeq	r0, r0, r1
     7a4:	00000001 	andeq	r0, r0, r1
     7a8:	00000001 	andeq	r0, r0, r1
     7ac:	00000001 	andeq	r0, r0, r1
     7b0:	0800162c 	stmdaeq	r0, {r2, r3, r5, r9, sl, ip}
     7b4:	08001654 	stmdaeq	r0, {r2, r4, r6, r9, sl, ip}
     7b8:	08001654 	stmdaeq	r0, {r2, r4, r6, r9, sl, ip}
     7bc:	0800167e 	stmdaeq	r0, {r1, r2, r3, r4, r5, r6, r9, sl, ip}
     7c0:	08001680 	stmdaeq	r0, {r7, r9, sl, ip}
     7c4:	08001690 	stmdaeq	r0, {r4, r7, r9, sl, ip}
     7c8:	00000001 	andeq	r0, r0, r1
     7cc:	00000001 	andeq	r0, r0, r1
     7d0:	00000001 	andeq	r0, r0, r1
     7d4:	00000001 	andeq	r0, r0, r1
	...
     7e0:	00000001 	andeq	r0, r0, r1
     7e4:	00000001 	andeq	r0, r0, r1
     7e8:	00000001 	andeq	r0, r0, r1
     7ec:	00000001 	andeq	r0, r0, r1
	...
     7f8:	00000001 	andeq	r0, r0, r1
     7fc:	00000001 	andeq	r0, r0, r1
     800:	00000001 	andeq	r0, r0, r1
     804:	00000001 	andeq	r0, r0, r1
	...
     810:	00000001 	andeq	r0, r0, r1
     814:	00000001 	andeq	r0, r0, r1
     818:	00000001 	andeq	r0, r0, r1
     81c:	00000001 	andeq	r0, r0, r1
     820:	00000001 	andeq	r0, r0, r1
     824:	00000001 	andeq	r0, r0, r1
     828:	08001690 	stmdaeq	r0, {r4, r7, r9, sl, ip}
     82c:	080016cc 	stmdaeq	r0, {r2, r3, r6, r7, r9, sl, ip}
     830:	00000001 	andeq	r0, r0, r1
     834:	00000001 	andeq	r0, r0, r1
     838:	00000001 	andeq	r0, r0, r1
     83c:	00000001 	andeq	r0, r0, r1
     840:	00000001 	andeq	r0, r0, r1
     844:	00000001 	andeq	r0, r0, r1
     848:	00000001 	andeq	r0, r0, r1
     84c:	00000001 	andeq	r0, r0, r1
     850:	00000001 	andeq	r0, r0, r1
     854:	00000001 	andeq	r0, r0, r1
     858:	00000001 	andeq	r0, r0, r1
     85c:	00000001 	andeq	r0, r0, r1
     860:	00000001 	andeq	r0, r0, r1
     864:	00000001 	andeq	r0, r0, r1
     868:	00000001 	andeq	r0, r0, r1
     86c:	00000001 	andeq	r0, r0, r1
     870:	00000001 	andeq	r0, r0, r1
     874:	00000001 	andeq	r0, r0, r1
     878:	080016cc 	stmdaeq	r0, {r2, r3, r6, r7, r9, sl, ip}
     87c:	080016e4 	stmdaeq	r0, {r2, r5, r6, r7, r9, sl, ip}
     880:	00000001 	andeq	r0, r0, r1
     884:	00000001 	andeq	r0, r0, r1
     888:	080016e4 	stmdaeq	r0, {r2, r5, r6, r7, r9, sl, ip}
     88c:	080016f6 	stmdaeq	r0, {r1, r2, r4, r5, r6, r7, r9, sl, ip}
     890:	00000001 	andeq	r0, r0, r1
     894:	00000001 	andeq	r0, r0, r1
     898:	00000001 	andeq	r0, r0, r1
     89c:	00000001 	andeq	r0, r0, r1
     8a0:	00000001 	andeq	r0, r0, r1
     8a4:	00000001 	andeq	r0, r0, r1
     8a8:	00000001 	andeq	r0, r0, r1
     8ac:	00000001 	andeq	r0, r0, r1
     8b0:	00000001 	andeq	r0, r0, r1
     8b4:	00000001 	andeq	r0, r0, r1
     8b8:	00000001 	andeq	r0, r0, r1
     8bc:	00000001 	andeq	r0, r0, r1
     8c0:	00000001 	andeq	r0, r0, r1
     8c4:	00000001 	andeq	r0, r0, r1
     8c8:	00000001 	andeq	r0, r0, r1
     8cc:	00000001 	andeq	r0, r0, r1
     8d0:	00000001 	andeq	r0, r0, r1
     8d4:	00000001 	andeq	r0, r0, r1
     8d8:	080016f6 	stmdaeq	r0, {r1, r2, r4, r5, r6, r7, r9, sl, ip}
     8dc:	080016fc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, r9, sl, ip}
     8e0:	00000001 	andeq	r0, r0, r1
     8e4:	00000001 	andeq	r0, r0, r1
     8e8:	00000001 	andeq	r0, r0, r1
     8ec:	00000001 	andeq	r0, r0, r1
     8f0:	00000001 	andeq	r0, r0, r1
     8f4:	00000001 	andeq	r0, r0, r1
     8f8:	00000001 	andeq	r0, r0, r1
     8fc:	00000001 	andeq	r0, r0, r1
     900:	00000001 	andeq	r0, r0, r1
     904:	00000001 	andeq	r0, r0, r1
     908:	00000001 	andeq	r0, r0, r1
     90c:	00000001 	andeq	r0, r0, r1
     910:	00000001 	andeq	r0, r0, r1
     914:	00000001 	andeq	r0, r0, r1
     918:	00000001 	andeq	r0, r0, r1
     91c:	00000001 	andeq	r0, r0, r1
     920:	00000001 	andeq	r0, r0, r1
     924:	00000001 	andeq	r0, r0, r1
     928:	00000001 	andeq	r0, r0, r1
     92c:	00000001 	andeq	r0, r0, r1
     930:	00000001 	andeq	r0, r0, r1
     934:	00000001 	andeq	r0, r0, r1
     938:	00000001 	andeq	r0, r0, r1
     93c:	00000001 	andeq	r0, r0, r1
     940:	00000001 	andeq	r0, r0, r1
     944:	00000001 	andeq	r0, r0, r1
     948:	00000001 	andeq	r0, r0, r1
     94c:	00000001 	andeq	r0, r0, r1
     950:	00000001 	andeq	r0, r0, r1
     954:	00000001 	andeq	r0, r0, r1
     958:	00000001 	andeq	r0, r0, r1
     95c:	00000001 	andeq	r0, r0, r1
     960:	00000001 	andeq	r0, r0, r1
     964:	00000001 	andeq	r0, r0, r1
     968:	00000001 	andeq	r0, r0, r1
     96c:	00000001 	andeq	r0, r0, r1
     970:	00000001 	andeq	r0, r0, r1
     974:	00000001 	andeq	r0, r0, r1
     978:	00000001 	andeq	r0, r0, r1
     97c:	00000001 	andeq	r0, r0, r1
     980:	00000001 	andeq	r0, r0, r1
     984:	00000001 	andeq	r0, r0, r1
     988:	00000001 	andeq	r0, r0, r1
     98c:	00000001 	andeq	r0, r0, r1
     990:	00000001 	andeq	r0, r0, r1
     994:	00000001 	andeq	r0, r0, r1
     998:	00000001 	andeq	r0, r0, r1
     99c:	00000001 	andeq	r0, r0, r1
     9a0:	00000001 	andeq	r0, r0, r1
     9a4:	00000001 	andeq	r0, r0, r1
     9a8:	00000001 	andeq	r0, r0, r1
     9ac:	00000001 	andeq	r0, r0, r1
     9b0:	00000001 	andeq	r0, r0, r1
     9b4:	00000001 	andeq	r0, r0, r1
     9b8:	00000001 	andeq	r0, r0, r1
     9bc:	00000001 	andeq	r0, r0, r1
     9c0:	00000001 	andeq	r0, r0, r1
     9c4:	00000001 	andeq	r0, r0, r1
     9c8:	00000001 	andeq	r0, r0, r1
     9cc:	00000001 	andeq	r0, r0, r1
     9d0:	00000001 	andeq	r0, r0, r1
     9d4:	00000001 	andeq	r0, r0, r1
     9d8:	00000001 	andeq	r0, r0, r1
     9dc:	00000001 	andeq	r0, r0, r1
     9e0:	00000001 	andeq	r0, r0, r1
     9e4:	00000001 	andeq	r0, r0, r1
     9e8:	00000001 	andeq	r0, r0, r1
     9ec:	00000001 	andeq	r0, r0, r1
     9f0:	00000001 	andeq	r0, r0, r1
     9f4:	00000001 	andeq	r0, r0, r1
     9f8:	00000001 	andeq	r0, r0, r1
     9fc:	00000001 	andeq	r0, r0, r1
     a00:	00000001 	andeq	r0, r0, r1
     a04:	00000001 	andeq	r0, r0, r1
     a08:	00000001 	andeq	r0, r0, r1
     a0c:	00000001 	andeq	r0, r0, r1
     a10:	00000001 	andeq	r0, r0, r1
     a14:	00000001 	andeq	r0, r0, r1
     a18:	00000001 	andeq	r0, r0, r1
     a1c:	00000001 	andeq	r0, r0, r1
     a20:	00000001 	andeq	r0, r0, r1
     a24:	00000001 	andeq	r0, r0, r1
     a28:	00000001 	andeq	r0, r0, r1
     a2c:	00000001 	andeq	r0, r0, r1
     a30:	00000001 	andeq	r0, r0, r1
     a34:	00000001 	andeq	r0, r0, r1
     a38:	00000001 	andeq	r0, r0, r1
     a3c:	00000001 	andeq	r0, r0, r1
     a40:	00000001 	andeq	r0, r0, r1
     a44:	00000001 	andeq	r0, r0, r1
     a48:	00000001 	andeq	r0, r0, r1
     a4c:	00000001 	andeq	r0, r0, r1
     a50:	00000001 	andeq	r0, r0, r1
     a54:	00000001 	andeq	r0, r0, r1
     a58:	00000001 	andeq	r0, r0, r1
     a5c:	00000001 	andeq	r0, r0, r1
     a60:	00000001 	andeq	r0, r0, r1
     a64:	00000001 	andeq	r0, r0, r1
     a68:	00000001 	andeq	r0, r0, r1
     a6c:	00000001 	andeq	r0, r0, r1
     a70:	00000001 	andeq	r0, r0, r1
     a74:	00000001 	andeq	r0, r0, r1
     a78:	00000001 	andeq	r0, r0, r1
     a7c:	00000001 	andeq	r0, r0, r1
     a80:	00000001 	andeq	r0, r0, r1
     a84:	00000001 	andeq	r0, r0, r1
     a88:	00000001 	andeq	r0, r0, r1
     a8c:	00000001 	andeq	r0, r0, r1
     a90:	00000001 	andeq	r0, r0, r1
     a94:	00000001 	andeq	r0, r0, r1
     a98:	00000001 	andeq	r0, r0, r1
     a9c:	00000001 	andeq	r0, r0, r1
     aa0:	00000001 	andeq	r0, r0, r1
     aa4:	00000001 	andeq	r0, r0, r1
     aa8:	00000001 	andeq	r0, r0, r1
     aac:	00000001 	andeq	r0, r0, r1
     ab0:	00000001 	andeq	r0, r0, r1
     ab4:	00000001 	andeq	r0, r0, r1
     ab8:	00000001 	andeq	r0, r0, r1
     abc:	00000001 	andeq	r0, r0, r1
     ac0:	080016fc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, r9, sl, ip}
     ac4:	08001704 	stmdaeq	r0, {r2, r8, r9, sl, ip}
     ac8:	00000001 	andeq	r0, r0, r1
     acc:	00000001 	andeq	r0, r0, r1
     ad0:	08001704 	stmdaeq	r0, {r2, r8, r9, sl, ip}
     ad4:	0800170c 	stmdaeq	r0, {r2, r3, r8, r9, sl, ip}
	...
     ae0:	00000001 	andeq	r0, r0, r1
     ae4:	00000001 	andeq	r0, r0, r1
     ae8:	0800170c 	stmdaeq	r0, {r2, r3, r8, r9, sl, ip}
     aec:	08001718 	stmdaeq	r0, {r3, r4, r8, r9, sl, ip}
     af0:	08001718 	stmdaeq	r0, {r3, r4, r8, r9, sl, ip}
     af4:	08001740 	stmdaeq	r0, {r6, r8, r9, sl, ip}
     af8:	08001740 	stmdaeq	r0, {r6, r8, r9, sl, ip}
     afc:	08001758 	stmdaeq	r0, {r3, r4, r6, r8, r9, sl, ip}
     b00:	00000001 	andeq	r0, r0, r1
     b04:	00000001 	andeq	r0, r0, r1
     b08:	00000001 	andeq	r0, r0, r1
     b0c:	00000001 	andeq	r0, r0, r1
	...
     b18:	08001758 	stmdaeq	r0, {r3, r4, r6, r8, r9, sl, ip}
     b1c:	080017ec 	stmdaeq	r0, {r2, r3, r5, r6, r7, r8, r9, sl, ip}
     b20:	080017ec 	stmdaeq	r0, {r2, r3, r5, r6, r7, r8, r9, sl, ip}
     b24:	08001874 	stmdaeq	r0, {r2, r4, r5, r6, fp, ip}
     b28:	08001874 	stmdaeq	r0, {r2, r4, r5, r6, fp, ip}
     b2c:	0800188a 	stmdaeq	r0, {r1, r3, r7, fp, ip}
     b30:	00000001 	andeq	r0, r0, r1
     b34:	00000001 	andeq	r0, r0, r1
     b38:	00000001 	andeq	r0, r0, r1
     b3c:	00000001 	andeq	r0, r0, r1
     b40:	0800188a 	stmdaeq	r0, {r1, r3, r7, fp, ip}
     b44:	080018a2 	stmdaeq	r0, {r1, r5, r7, fp, ip}
     b48:	080018a2 	stmdaeq	r0, {r1, r5, r7, fp, ip}
     b4c:	080018d6 	stmdaeq	r0, {r1, r2, r4, r6, r7, fp, ip}
     b50:	00000001 	andeq	r0, r0, r1
     b54:	00000001 	andeq	r0, r0, r1
     b58:	00000001 	andeq	r0, r0, r1
     b5c:	00000001 	andeq	r0, r0, r1
     b60:	00000001 	andeq	r0, r0, r1
     b64:	00000001 	andeq	r0, r0, r1
     b68:	00000001 	andeq	r0, r0, r1
     b6c:	00000001 	andeq	r0, r0, r1
     b70:	00000001 	andeq	r0, r0, r1
     b74:	00000001 	andeq	r0, r0, r1
     b78:	00000001 	andeq	r0, r0, r1
     b7c:	00000001 	andeq	r0, r0, r1
     b80:	080018d6 	stmdaeq	r0, {r1, r2, r4, r6, r7, fp, ip}
     b84:	080018de 	stmdaeq	r0, {r1, r2, r3, r4, r6, r7, fp, ip}
     b88:	080018de 	stmdaeq	r0, {r1, r2, r3, r4, r6, r7, fp, ip}
     b8c:	080018e6 	stmdaeq	r0, {r1, r2, r5, r6, r7, fp, ip}
     b90:	00000001 	andeq	r0, r0, r1
     b94:	00000001 	andeq	r0, r0, r1
     b98:	00000001 	andeq	r0, r0, r1
     b9c:	00000001 	andeq	r0, r0, r1
     ba0:	00000001 	andeq	r0, r0, r1
     ba4:	00000001 	andeq	r0, r0, r1
     ba8:	00000001 	andeq	r0, r0, r1
     bac:	00000001 	andeq	r0, r0, r1
     bb0:	00000001 	andeq	r0, r0, r1
     bb4:	00000001 	andeq	r0, r0, r1
     bb8:	00000001 	andeq	r0, r0, r1
     bbc:	00000001 	andeq	r0, r0, r1
     bc0:	00000001 	andeq	r0, r0, r1
     bc4:	00000001 	andeq	r0, r0, r1
     bc8:	00000001 	andeq	r0, r0, r1
     bcc:	00000001 	andeq	r0, r0, r1
     bd0:	080018e6 	stmdaeq	r0, {r1, r2, r5, r6, r7, fp, ip}
     bd4:	080018f2 	stmdaeq	r0, {r1, r4, r5, r6, r7, fp, ip}
     bd8:	080018f2 	stmdaeq	r0, {r1, r4, r5, r6, r7, fp, ip}
     bdc:	080018fa 	stmdaeq	r0, {r1, r3, r4, r5, r6, r7, fp, ip}
     be0:	080018fa 	stmdaeq	r0, {r1, r3, r4, r5, r6, r7, fp, ip}
     be4:	0800193a 	stmdaeq	r0, {r1, r3, r4, r5, r8, fp, ip}
     be8:	00000001 	andeq	r0, r0, r1
     bec:	00000001 	andeq	r0, r0, r1
	...
     bf8:	0800193c 	stmdaeq	r0, {r2, r3, r4, r5, r8, fp, ip}
     bfc:	0800198c 	stmdaeq	r0, {r2, r3, r7, r8, fp, ip}
	...
     c08:	0800198c 	stmdaeq	r0, {r2, r3, r7, r8, fp, ip}
     c0c:	080019c4 	stmdaeq	r0, {r2, r6, r7, r8, fp, ip}
	...
     c18:	08001ce4 	stmdaeq	r0, {r2, r5, r6, r7, sl, fp, ip}
     c1c:	08001ce8 	stmdaeq	r0, {r3, r5, r6, r7, sl, fp, ip}
     c20:	08001cec 	stmdaeq	r0, {r2, r3, r5, r6, r7, sl, fp, ip}
     c24:	08001cf0 	stmdaeq	r0, {r4, r5, r6, r7, sl, fp, ip}
     c28:	08001cf2 	stmdaeq	r0, {r1, r4, r5, r6, r7, sl, fp, ip}
     c2c:	08001cf4 	stmdaeq	r0, {r2, r4, r5, r6, r7, sl, fp, ip}
     c30:	08001cf6 	stmdaeq	r0, {r1, r2, r4, r5, r6, r7, sl, fp, ip}
     c34:	08001d02 	stmdaeq	r0, {r1, r8, sl, fp, ip}
	...
     c40:	08001dcc 	stmdaeq	r0, {r2, r3, r6, r7, r8, sl, fp, ip}
     c44:	08001e3e 	stmdaeq	r0, {r1, r2, r3, r4, r5, r9, sl, fp, ip}
     c48:	08001e40 	stmdaeq	r0, {r6, r9, sl, fp, ip}
     c4c:	08001e4c 	stmdaeq	r0, {r2, r3, r6, r9, sl, fp, ip}
	...
     c58:	08001ede 	stmdaeq	r0, {r1, r2, r3, r4, r6, r7, r9, sl, fp, ip}
     c5c:	08001efc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, r9, sl, fp, ip}
     c60:	08001f00 	stmdaeq	r0, {r8, r9, sl, fp, ip}
     c64:	08001fb4 	stmdaeq	r0, {r2, r4, r5, r7, r8, r9, sl, fp, ip}
	...
     c70:	08001ee0 	stmdaeq	r0, {r5, r6, r7, r9, sl, fp, ip}
     c74:	08001efc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, r9, sl, fp, ip}
     c78:	08001f00 	stmdaeq	r0, {r8, r9, sl, fp, ip}
     c7c:	08001f34 	stmdaeq	r0, {r2, r4, r5, r8, r9, sl, fp, ip}
     c80:	08001f36 	stmdaeq	r0, {r1, r2, r4, r5, r8, r9, sl, fp, ip}
     c84:	08001f56 	stmdaeq	r0, {r1, r2, r4, r6, r8, r9, sl, fp, ip}
     c88:	08001f58 	stmdaeq	r0, {r3, r4, r6, r8, r9, sl, fp, ip}
     c8c:	08001f96 	stmdaeq	r0, {r1, r2, r4, r7, r8, r9, sl, fp, ip}
     c90:	08001f98 	stmdaeq	r0, {r3, r4, r7, r8, r9, sl, fp, ip}
     c94:	08001fb4 	stmdaeq	r0, {r2, r4, r5, r7, r8, r9, sl, fp, ip}
	...
     ca0:	08001fb4 	stmdaeq	r0, {r2, r4, r5, r7, r8, r9, sl, fp, ip}
     ca4:	0800215c 	stmdaeq	r0, {r2, r3, r4, r6, r8, sp}
     ca8:	08002162 	stmdaeq	r0, {r1, r5, r6, r8, sp}
     cac:	08002188 	stmdaeq	r0, {r3, r7, r8, sp}
	...
     cb8:	08001fb4 	stmdaeq	r0, {r2, r4, r5, r7, r8, r9, sl, fp, ip}
     cbc:	08001fb8 	stmdaeq	r0, {r3, r4, r5, r7, r8, r9, sl, fp, ip}
     cc0:	08001fba 	stmdaeq	r0, {r1, r3, r4, r5, r7, r8, r9, sl, fp, ip}
     cc4:	08001ff6 	stmdaeq	r0, {r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, ip}
     cc8:	08001ff8 	stmdaeq	r0, {r3, r4, r5, r6, r7, r8, r9, sl, fp, ip}
     ccc:	08002066 	stmdaeq	r0, {r1, r2, r5, r6, sp}
     cd0:	08002068 	stmdaeq	r0, {r3, r5, r6, sp}
     cd4:	08002072 	stmdaeq	r0, {r1, r4, r5, r6, sp}
     cd8:	08002074 	stmdaeq	r0, {r2, r4, r5, r6, sp}
     cdc:	0800215c 	stmdaeq	r0, {r2, r3, r4, r6, r8, sp}
     ce0:	08002162 	stmdaeq	r0, {r1, r5, r6, r8, sp}
     ce4:	08002188 	stmdaeq	r0, {r3, r7, r8, sp}
	...
     cf0:	080019c4 	stmdaeq	r0, {r2, r6, r7, r8, fp, ip}
     cf4:	080019e8 	stmdaeq	r0, {r3, r5, r6, r7, r8, fp, ip}
     cf8:	080019e8 	stmdaeq	r0, {r3, r5, r6, r7, r8, fp, ip}
     cfc:	08001a0c 	stmdaeq	r0, {r2, r3, r9, fp, ip}
     d00:	08001a0c 	stmdaeq	r0, {r2, r3, r9, fp, ip}
     d04:	08001aa8 	stmdaeq	r0, {r3, r5, r7, r9, fp, ip}
     d08:	08001aa8 	stmdaeq	r0, {r3, r5, r7, r9, fp, ip}
     d0c:	08001b4c 	stmdaeq	r0, {r2, r3, r6, r8, r9, fp, ip}
     d10:	08001b4c 	stmdaeq	r0, {r2, r3, r6, r8, r9, fp, ip}
     d14:	08001b84 	stmdaeq	r0, {r2, r7, r8, r9, fp, ip}
     d18:	08001b84 	stmdaeq	r0, {r2, r7, r8, r9, fp, ip}
     d1c:	08001bcc 	stmdaeq	r0, {r2, r3, r6, r7, r8, r9, fp, ip}
     d20:	08001bcc 	stmdaeq	r0, {r2, r3, r6, r7, r8, r9, fp, ip}
     d24:	08001ca8 	stmdaeq	r0, {r3, r5, r7, sl, fp, ip}
     d28:	08001ca8 	stmdaeq	r0, {r3, r5, r7, sl, fp, ip}
     d2c:	08001d34 	stmdaeq	r0, {r2, r4, r5, r8, sl, fp, ip}
     d30:	08001d34 	stmdaeq	r0, {r2, r4, r5, r8, sl, fp, ip}
     d34:	08001d58 	stmdaeq	r0, {r3, r4, r6, r8, sl, fp, ip}
     d38:	08001d58 	stmdaeq	r0, {r3, r4, r6, r8, sl, fp, ip}
     d3c:	08001d74 	stmdaeq	r0, {r2, r4, r5, r6, r8, sl, fp, ip}
     d40:	08001d74 	stmdaeq	r0, {r2, r4, r5, r6, r8, sl, fp, ip}
     d44:	08001db4 	stmdaeq	r0, {r2, r4, r5, r7, r8, sl, fp, ip}
     d48:	08001db4 	stmdaeq	r0, {r2, r4, r5, r7, r8, sl, fp, ip}
     d4c:	08001e88 	stmdaeq	r0, {r3, r7, r9, sl, fp, ip}
     d50:	08001e88 	stmdaeq	r0, {r3, r7, r9, sl, fp, ip}
     d54:	08002188 	stmdaeq	r0, {r3, r7, r8, sp}
     d58:	08002188 	stmdaeq	r0, {r3, r7, r8, sp}
     d5c:	080021c8 	stmdaeq	r0, {r3, r6, r7, r8, sp}
     d60:	080021c8 	stmdaeq	r0, {r3, r6, r7, r8, sp}
     d64:	08002228 	stmdaeq	r0, {r3, r5, r9, sp}
     d68:	08002228 	stmdaeq	r0, {r3, r5, r9, sp}
     d6c:	0800222a 	stmdaeq	r0, {r1, r3, r5, r9, sp}
	...
     d78:	0800222a 	stmdaeq	r0, {r1, r3, r5, r9, sp}
     d7c:	08002258 	stmdaeq	r0, {r3, r4, r6, r9, sp}
     d80:	08002258 	stmdaeq	r0, {r3, r4, r6, r9, sp}
     d84:	0800227c 	stmdaeq	r0, {r2, r3, r4, r5, r6, r9, sp}
	...
     d90:	00000001 	andeq	r0, r0, r1
     d94:	00000001 	andeq	r0, r0, r1
     d98:	00000001 	andeq	r0, r0, r1
     d9c:	00000001 	andeq	r0, r0, r1
	...
     da8:	00000001 	andeq	r0, r0, r1
     dac:	00000001 	andeq	r0, r0, r1
     db0:	00000001 	andeq	r0, r0, r1
     db4:	00000001 	andeq	r0, r0, r1
	...
     dc0:	00000001 	andeq	r0, r0, r1
     dc4:	00000001 	andeq	r0, r0, r1
     dc8:	00000001 	andeq	r0, r0, r1
     dcc:	00000001 	andeq	r0, r0, r1
	...
     dd8:	00000001 	andeq	r0, r0, r1
     ddc:	00000001 	andeq	r0, r0, r1
     de0:	00000001 	andeq	r0, r0, r1
     de4:	00000001 	andeq	r0, r0, r1
     de8:	00000001 	andeq	r0, r0, r1
     dec:	00000001 	andeq	r0, r0, r1
     df0:	00000001 	andeq	r0, r0, r1
     df4:	00000001 	andeq	r0, r0, r1
     df8:	00000001 	andeq	r0, r0, r1
     dfc:	00000001 	andeq	r0, r0, r1
     e00:	00000001 	andeq	r0, r0, r1
     e04:	00000001 	andeq	r0, r0, r1
     e08:	00000001 	andeq	r0, r0, r1
     e0c:	00000001 	andeq	r0, r0, r1
     e10:	0800227c 	stmdaeq	r0, {r2, r3, r4, r5, r6, r9, sp}
     e14:	0800228c 	stmdaeq	r0, {r2, r3, r7, r9, sp}
     e18:	00000001 	andeq	r0, r0, r1
     e1c:	00000001 	andeq	r0, r0, r1
     e20:	00000001 	andeq	r0, r0, r1
     e24:	00000001 	andeq	r0, r0, r1
     e28:	00000001 	andeq	r0, r0, r1
     e2c:	00000001 	andeq	r0, r0, r1
     e30:	0800228c 	stmdaeq	r0, {r2, r3, r7, r9, sp}
     e34:	080022a4 	stmdaeq	r0, {r2, r5, r7, r9, sp}
     e38:	00000001 	andeq	r0, r0, r1
     e3c:	00000001 	andeq	r0, r0, r1
     e40:	080022a4 	stmdaeq	r0, {r2, r5, r7, r9, sp}
     e44:	080022de 	stmdaeq	r0, {r1, r2, r3, r4, r6, r7, r9, sp}
     e48:	080022de 	stmdaeq	r0, {r1, r2, r3, r4, r6, r7, r9, sp}
     e4c:	08002318 	stmdaeq	r0, {r3, r4, r8, r9, sp}
     e50:	00000001 	andeq	r0, r0, r1
     e54:	00000001 	andeq	r0, r0, r1
     e58:	00000001 	andeq	r0, r0, r1
     e5c:	00000001 	andeq	r0, r0, r1
     e60:	00000001 	andeq	r0, r0, r1
     e64:	00000001 	andeq	r0, r0, r1
     e68:	08002318 	stmdaeq	r0, {r3, r4, r8, r9, sp}
     e6c:	0800233a 	stmdaeq	r0, {r1, r3, r4, r5, r8, r9, sp}
     e70:	0800233a 	stmdaeq	r0, {r1, r3, r4, r5, r8, r9, sp}
     e74:	0800235c 	stmdaeq	r0, {r2, r3, r4, r6, r8, r9, sp}
     e78:	00000001 	andeq	r0, r0, r1
     e7c:	00000001 	andeq	r0, r0, r1
     e80:	00000001 	andeq	r0, r0, r1
     e84:	00000001 	andeq	r0, r0, r1
     e88:	0800235c 	stmdaeq	r0, {r2, r3, r4, r6, r8, r9, sp}
     e8c:	0800237a 	stmdaeq	r0, {r1, r3, r4, r5, r6, r8, r9, sp}
     e90:	00000001 	andeq	r0, r0, r1
     e94:	00000001 	andeq	r0, r0, r1
     e98:	00000001 	andeq	r0, r0, r1
     e9c:	00000001 	andeq	r0, r0, r1
     ea0:	00000001 	andeq	r0, r0, r1
     ea4:	00000001 	andeq	r0, r0, r1
     ea8:	00000001 	andeq	r0, r0, r1
     eac:	00000001 	andeq	r0, r0, r1
     eb0:	00000001 	andeq	r0, r0, r1
     eb4:	00000001 	andeq	r0, r0, r1
     eb8:	00000001 	andeq	r0, r0, r1
     ebc:	00000001 	andeq	r0, r0, r1
     ec0:	00000001 	andeq	r0, r0, r1
     ec4:	00000001 	andeq	r0, r0, r1
     ec8:	00000001 	andeq	r0, r0, r1
     ecc:	00000001 	andeq	r0, r0, r1
     ed0:	00000001 	andeq	r0, r0, r1
     ed4:	00000001 	andeq	r0, r0, r1
     ed8:	0800237a 	stmdaeq	r0, {r1, r3, r4, r5, r6, r8, r9, sp}
     edc:	0800239e 	stmdaeq	r0, {r1, r2, r3, r4, r7, r8, r9, sp}
     ee0:	0800239e 	stmdaeq	r0, {r1, r2, r3, r4, r7, r8, r9, sp}
     ee4:	080023c2 	stmdaeq	r0, {r1, r6, r7, r8, r9, sp}
     ee8:	00000001 	andeq	r0, r0, r1
     eec:	00000001 	andeq	r0, r0, r1
     ef0:	00000001 	andeq	r0, r0, r1
     ef4:	00000001 	andeq	r0, r0, r1
     ef8:	080023c4 	stmdaeq	r0, {r2, r6, r7, r8, r9, sp}
     efc:	080023e4 	stmdaeq	r0, {r2, r5, r6, r7, r8, r9, sp}
     f00:	080023e4 	stmdaeq	r0, {r2, r5, r6, r7, r8, r9, sp}
     f04:	08002404 	stmdaeq	r0, {r2, sl, sp}
     f08:	08002404 	stmdaeq	r0, {r2, sl, sp}
     f0c:	08002420 	stmdaeq	r0, {r5, sl, sp}
     f10:	08002420 	stmdaeq	r0, {r5, sl, sp}
     f14:	0800243c 	stmdaeq	r0, {r2, r3, r4, r5, sl, sp}
     f18:	0800243c 	stmdaeq	r0, {r2, r3, r4, r5, sl, sp}
     f1c:	08002458 	stmdaeq	r0, {r3, r4, r6, sl, sp}
     f20:	00000001 	andeq	r0, r0, r1
     f24:	00000001 	andeq	r0, r0, r1
     f28:	08002458 	stmdaeq	r0, {r3, r4, r6, sl, sp}
     f2c:	08002494 	stmdaeq	r0, {r2, r4, r7, sl, sp}
     f30:	00000001 	andeq	r0, r0, r1
     f34:	00000001 	andeq	r0, r0, r1
     f38:	08002494 	stmdaeq	r0, {r2, r4, r7, sl, sp}
     f3c:	080024b4 	stmdaeq	r0, {r2, r4, r5, r7, sl, sp}
     f40:	00000001 	andeq	r0, r0, r1
     f44:	00000001 	andeq	r0, r0, r1
     f48:	00000001 	andeq	r0, r0, r1
     f4c:	00000001 	andeq	r0, r0, r1
     f50:	00000001 	andeq	r0, r0, r1
     f54:	00000001 	andeq	r0, r0, r1
     f58:	00000001 	andeq	r0, r0, r1
     f5c:	00000001 	andeq	r0, r0, r1
     f60:	00000001 	andeq	r0, r0, r1
     f64:	00000001 	andeq	r0, r0, r1
     f68:	00000001 	andeq	r0, r0, r1
     f6c:	00000001 	andeq	r0, r0, r1
     f70:	00000001 	andeq	r0, r0, r1
     f74:	00000001 	andeq	r0, r0, r1
     f78:	00000001 	andeq	r0, r0, r1
     f7c:	00000001 	andeq	r0, r0, r1
     f80:	00000001 	andeq	r0, r0, r1
     f84:	00000001 	andeq	r0, r0, r1
     f88:	00000001 	andeq	r0, r0, r1
     f8c:	00000001 	andeq	r0, r0, r1
     f90:	00000001 	andeq	r0, r0, r1
     f94:	00000001 	andeq	r0, r0, r1
     f98:	00000001 	andeq	r0, r0, r1
     f9c:	00000001 	andeq	r0, r0, r1
     fa0:	00000001 	andeq	r0, r0, r1
     fa4:	00000001 	andeq	r0, r0, r1
     fa8:	080024b4 	stmdaeq	r0, {r2, r4, r5, r7, sl, sp}
     fac:	080024be 	stmdaeq	r0, {r1, r2, r3, r4, r5, r7, sl, sp}
	...
     fb8:	080024c0 	stmdaeq	r0, {r6, r7, sl, sp}
     fbc:	080024e0 	stmdaeq	r0, {r5, r6, r7, sl, sp}
     fc0:	080024e0 	stmdaeq	r0, {r5, r6, r7, sl, sp}
     fc4:	08002504 	stmdaeq	r0, {r2, r8, sl, sp}
	...
     fd0:	08002540 	stmdaeq	r0, {r6, r8, sl, sp}
     fd4:	08002544 	stmdaeq	r0, {r2, r6, r8, sl, sp}
     fd8:	0800254a 	stmdaeq	r0, {r1, r3, r6, r8, sl, sp}
     fdc:	08002560 	stmdaeq	r0, {r5, r6, r8, sl, sp}
	...
     fe8:	08002504 	stmdaeq	r0, {r2, r8, sl, sp}
     fec:	08002690 	stmdaeq	r0, {r4, r7, r9, sl, sp}
     ff0:	00000001 	andeq	r0, r0, r1
     ff4:	00000001 	andeq	r0, r0, r1
	...
