timestamp=1433357626192

[partS]
A/partS=22|./src/parts.v|3|1*5747
B/partS=3*3404
P/~emb=185,344,493,640
R=./src/parts.v|3

[testbench]
A/testbench=22|./src/testbench.v|3|1*8553
B/testbench=3*3527
P/~emb=59,285,458,599
R=./src/testbench.v|3

[~A]
LastVerilogToplevel=testbench
ModifyID=44
Version=73
c:/My_Designs/design0/design0/src/partS.v_testbench.v=0*6248*6721

[~MFT]
0=14|0design0.mgf|6721|2049
1=7|1design0.mgf|8553|5747
3=7|3design0.mgf|3527|3404

[~U]
partS=12|0*2659||0x80
testbench=12|0*5336||0x90

