`timescale 1ns/1ps
module tb();
    reg clk, reset;

    top_module U0(.clock(clk), .reset(reset));

    initial begin
        #5
        clk = 0;
        reset = 1;
        #20 reset = 0;
        #1000 $stop;
    end

    always begin
        #10 clk = ~clk;
    end

endmodule
