
AVRASM ver. 2.2.8  c:\users\albert v h\Documents\Atmel Studio\7.0\proyecto_1_m\proyecto_1_m\main.asm Tue Mar 12 20:16:33 2024

[builtin](2): Including file 'C:/Program Files (x86)\Atmel\Studio\7.0\Packs\atmel\ATmega_DFP\1.7.374\avrasm\inc\m328Pdef.inc'
c:\users\albert v h\Documents\Atmel Studio\7.0\proyecto_1_m\proyecto_1_m\main.asm(10): Including file 'C:/Program Files (x86)\Atmel\Studio\7.0\Packs\atmel\ATmega_DFP\1.7.374\avrasm\inc\M328PDEF.inc'
[builtin](2): Including file 'C:/Program Files (x86)\Atmel\Studio\7.0\Packs\atmel\ATmega_DFP\1.7.374\avrasm\inc\m328Pdef.inc'
c:\users\albert v h\Documents\Atmel Studio\7.0\proyecto_1_m\proyecto_1_m\main.asm(10): Including file 'C:/Program Files (x86)\Atmel\Studio\7.0\Packs\atmel\ATmega_DFP\1.7.374\avrasm\inc\M328PDEF.inc'
                                 
                                 ;*******************************************************************************************************************************
                                 
                                 ;***** Created: 2011-02-09 12:03 ******* Source: ATmega328P.xml **********
                                 ;*************************************************************************
                                 ;* A P P L I C A T I O N   N O T E   F O R   T H E   A V R   F A M I L Y
                                 ;* 
                                 ;* Number            : AVR000
                                 ;* File Name         : "m328Pdef.inc"
                                 ;* Title             : Register/Bit Definitions for the ATmega328P
                                 ;* Date              : 2011-02-09
                                 ;* Version           : 2.35
                                 ;* Support E-mail    : avr@atmel.com
                                 ;* Target MCU        : ATmega328P
                                 ;* 
                                 ;* DESCRIPTION
                                 ;* When including this file in the assembly program file, all I/O register 
                                 ;* names and I/O register bit names appearing in the data book can be used.
                                 ;* In addition, the six registers forming the three data pointers X, Y and 
                                 ;* Z have been assigned names XL - ZH. Highest RAM address for Internal 
                                 ;* SRAM is also defined 
                                 ;* 
                                 ;* The Register names are represented by their hexadecimal address.
                                 ;* 
                                 ;* The Register Bit names are represented by their bit number (0-7).
                                 ;* 
                                 ;* Please observe the difference in using the bit names with instructions
                                 ;* such as "sbr"/"cbr" (set/clear bit in register) and "sbrs"/"sbrc"
                                 ;* (skip if bit in register set/cleared). The following example illustrates
                                 ;* this:
                                 ;* 
                                 ;* in    r16,PORTB             ;read PORTB latch
                                 ;* sbr   r16,(1<<PB6)+(1<<PB5) ;set PB6 and PB5 (use masks, not bit#)
                                 ;* out   PORTB,r16             ;output to PORTB
                                 ;* 
                                 ;* in    r16,TIFR              ;read the Timer Interrupt Flag Register
                                 ;* sbrc  r16,TOV0              ;test the overflow flag (use bit#)
                                 ;* rjmp  TOV0_is_set           ;jump if set
                                 ;* ...                         ;otherwise do something else
                                 ;*************************************************************************
                                 
                                 #ifndef _M328PDEF_INC_
                                 #define _M328PDEF_INC_
                                 
                                 
                                 #pragma partinc 0
                                 
                                 ; ***** SPECIFY DEVICE ***************************************************
                                 .device ATmega328P
                                 #pragma AVRPART ADMIN PART_NAME ATmega328P
                                 .equ	SIGNATURE_000	= 0x1e
                                 .equ	SIGNATURE_001	= 0x95
                                 .equ	SIGNATURE_002	= 0x0f
                                 
                                 #pragma AVRPART CORE CORE_VERSION V2E
                                 
                                 
                                 ; ***** I/O REGISTER DEFINITIONS *****************************************
                                 ; NOTE:
                                 ; Definitions marked "MEMORY MAPPED"are extended I/O ports
                                 ; and cannot be used with IN/OUT instructions
                                 .equ	UDR0	= 0xc6	; MEMORY MAPPED
                                 .equ	UBRR0L	= 0xc4	; MEMORY MAPPED
                                 .equ	UBRR0H	= 0xc5	; MEMORY MAPPED
                                 .equ	UCSR0C	= 0xc2	; MEMORY MAPPED
                                 .equ	UCSR0B	= 0xc1	; MEMORY MAPPED
                                 .equ	UCSR0A	= 0xc0	; MEMORY MAPPED
                                 .equ	TWAMR	= 0xbd	; MEMORY MAPPED
                                 .equ	TWCR	= 0xbc	; MEMORY MAPPED
                                 .equ	TWDR	= 0xbb	; MEMORY MAPPED
                                 .equ	TWAR	= 0xba	; MEMORY MAPPED
                                 .equ	TWSR	= 0xb9	; MEMORY MAPPED
                                 .equ	TWBR	= 0xb8	; MEMORY MAPPED
                                 .equ	ASSR	= 0xb6	; MEMORY MAPPED
                                 .equ	OCR2B	= 0xb4	; MEMORY MAPPED
                                 .equ	OCR2A	= 0xb3	; MEMORY MAPPED
                                 .equ	TCNT2	= 0xb2	; MEMORY MAPPED
                                 .equ	TCCR2B	= 0xb1	; MEMORY MAPPED
                                 .equ	TCCR2A	= 0xb0	; MEMORY MAPPED
                                 .equ	OCR1BL	= 0x8a	; MEMORY MAPPED
                                 .equ	OCR1BH	= 0x8b	; MEMORY MAPPED
                                 .equ	OCR1AL	= 0x88	; MEMORY MAPPED
                                 .equ	OCR1AH	= 0x89	; MEMORY MAPPED
                                 .equ	ICR1L	= 0x86	; MEMORY MAPPED
                                 .equ	ICR1H	= 0x87	; MEMORY MAPPED
                                 .equ	TCNT1L	= 0x84	; MEMORY MAPPED
                                 .equ	TCNT1H	= 0x85	; MEMORY MAPPED
                                 .equ	TCCR1C	= 0x82	; MEMORY MAPPED
                                 .equ	TCCR1B	= 0x81	; MEMORY MAPPED
                                 .equ	TCCR1A	= 0x80	; MEMORY MAPPED
                                 .equ	DIDR1	= 0x7f	; MEMORY MAPPED
                                 .equ	DIDR0	= 0x7e	; MEMORY MAPPED
                                 .equ	ADMUX	= 0x7c	; MEMORY MAPPED
                                 .equ	ADCSRB	= 0x7b	; MEMORY MAPPED
                                 .equ	ADCSRA	= 0x7a	; MEMORY MAPPED
                                 .equ	ADCH	= 0x79	; MEMORY MAPPED
                                 .equ	ADCL	= 0x78	; MEMORY MAPPED
                                 .equ	TIMSK2	= 0x70	; MEMORY MAPPED
                                 .equ	TIMSK1	= 0x6f	; MEMORY MAPPED
                                 .equ	TIMSK0	= 0x6e	; MEMORY MAPPED
                                 .equ	PCMSK1	= 0x6c	; MEMORY MAPPED
                                 .equ	PCMSK2	= 0x6d	; MEMORY MAPPED
                                 .equ	PCMSK0	= 0x6b	; MEMORY MAPPED
                                 .equ	EICRA	= 0x69	; MEMORY MAPPED
                                 .equ	PCICR	= 0x68	; MEMORY MAPPED
                                 .equ	OSCCAL	= 0x66	; MEMORY MAPPED
                                 .equ	PRR	= 0x64	; MEMORY MAPPED
                                 .equ	CLKPR	= 0x61	; MEMORY MAPPED
                                 .equ	WDTCSR	= 0x60	; MEMORY MAPPED
                                 .equ	SREG	= 0x3f
                                 .equ	SPL	= 0x3d
                                 .equ	SPH	= 0x3e
                                 .equ	SPMCSR	= 0x37
                                 .equ	MCUCR	= 0x35
                                 .equ	MCUSR	= 0x34
                                 .equ	SMCR	= 0x33
                                 .equ	ACSR	= 0x30
                                 .equ	SPDR	= 0x2e
                                 .equ	SPSR	= 0x2d
                                 .equ	SPCR	= 0x2c
                                 .equ	GPIOR2	= 0x2b
                                 .equ	GPIOR1	= 0x2a
                                 .equ	OCR0B	= 0x28
                                 .equ	OCR0A	= 0x27
                                 .equ	TCNT0	= 0x26
                                 .equ	TCCR0B	= 0x25
                                 .equ	TCCR0A	= 0x24
                                 .equ	GTCCR	= 0x23
                                 .equ	EEARH	= 0x22
                                 .equ	EEARL	= 0x21
                                 .equ	EEDR	= 0x20
                                 .equ	EECR	= 0x1f
                                 .equ	GPIOR0	= 0x1e
                                 .equ	EIMSK	= 0x1d
                                 .equ	EIFR	= 0x1c
                                 .equ	PCIFR	= 0x1b
                                 .equ	TIFR2	= 0x17
                                 .equ	TIFR1	= 0x16
                                 .equ	TIFR0	= 0x15
                                 .equ	PORTD	= 0x0b
                                 .equ	DDRD	= 0x0a
                                 .equ	PIND	= 0x09
                                 .equ	PORTC	= 0x08
                                 .equ	DDRC	= 0x07
                                 .equ	PINC	= 0x06
                                 .equ	PORTB	= 0x05
                                 .equ	DDRB	= 0x04
                                 .equ	PINB	= 0x03
                                 
                                 
                                 ; ***** BIT DEFINITIONS **************************************************
                                 
                                 ; ***** USART0 ***********************
                                 ; UDR0 - USART I/O Data Register
                                 .equ	UDR0_0	= 0	; USART I/O Data Register bit 0
                                 .equ	UDR0_1	= 1	; USART I/O Data Register bit 1
                                 .equ	UDR0_2	= 2	; USART I/O Data Register bit 2
                                 .equ	UDR0_3	= 3	; USART I/O Data Register bit 3
                                 .equ	UDR0_4	= 4	; USART I/O Data Register bit 4
                                 .equ	UDR0_5	= 5	; USART I/O Data Register bit 5
                                 .equ	UDR0_6	= 6	; USART I/O Data Register bit 6
                                 .equ	UDR0_7	= 7	; USART I/O Data Register bit 7
                                 
                                 ; UCSR0A - USART Control and Status Register A
                                 .equ	MPCM0	= 0	; Multi-processor Communication Mode
                                 .equ	U2X0	= 1	; Double the USART transmission speed
                                 .equ	UPE0	= 2	; Parity Error
                                 .equ	DOR0	= 3	; Data overRun
                                 .equ	FE0	= 4	; Framing Error
                                 .equ	UDRE0	= 5	; USART Data Register Empty
                                 .equ	TXC0	= 6	; USART Transmitt Complete
                                 .equ	RXC0	= 7	; USART Receive Complete
                                 
                                 ; UCSR0B - USART Control and Status Register B
                                 .equ	TXB80	= 0	; Transmit Data Bit 8
                                 .equ	RXB80	= 1	; Receive Data Bit 8
                                 .equ	UCSZ02	= 2	; Character Size
                                 .equ	TXEN0	= 3	; Transmitter Enable
                                 .equ	RXEN0	= 4	; Receiver Enable
                                 .equ	UDRIE0	= 5	; USART Data register Empty Interrupt Enable
                                 .equ	TXCIE0	= 6	; TX Complete Interrupt Enable
                                 .equ	RXCIE0	= 7	; RX Complete Interrupt Enable
                                 
                                 ; UCSR0C - USART Control and Status Register C
                                 .equ	UCPOL0	= 0	; Clock Polarity
                                 .equ	UCSZ00	= 1	; Character Size
                                 .equ	UCPHA0	= UCSZ00	; For compatibility
                                 .equ	UCSZ01	= 2	; Character Size
                                 .equ	UDORD0	= UCSZ01	; For compatibility
                                 .equ	USBS0	= 3	; Stop Bit Select
                                 .equ	UPM00	= 4	; Parity Mode Bit 0
                                 .equ	UPM01	= 5	; Parity Mode Bit 1
                                 .equ	UMSEL00	= 6	; USART Mode Select
                                 .equ	UMSEL0	= UMSEL00	; For compatibility
                                 .equ	UMSEL01	= 7	; USART Mode Select
                                 .equ	UMSEL1	= UMSEL01	; For compatibility
                                 
                                 ; UBRR0H - USART Baud Rate Register High Byte
                                 .equ	UBRR8	= 0	; USART Baud Rate Register bit 8
                                 .equ	UBRR9	= 1	; USART Baud Rate Register bit 9
                                 .equ	UBRR10	= 2	; USART Baud Rate Register bit 10
                                 .equ	UBRR11	= 3	; USART Baud Rate Register bit 11
                                 
                                 ; UBRR0L - USART Baud Rate Register Low Byte
                                 .equ	_UBRR0	= 0	; USART Baud Rate Register bit 0
                                 .equ	_UBRR1	= 1	; USART Baud Rate Register bit 1
                                 .equ	UBRR2	= 2	; USART Baud Rate Register bit 2
                                 .equ	UBRR3	= 3	; USART Baud Rate Register bit 3
                                 .equ	UBRR4	= 4	; USART Baud Rate Register bit 4
                                 .equ	UBRR5	= 5	; USART Baud Rate Register bit 5
                                 .equ	UBRR6	= 6	; USART Baud Rate Register bit 6
                                 .equ	UBRR7	= 7	; USART Baud Rate Register bit 7
                                 
                                 
                                 ; ***** TWI **************************
                                 ; TWAMR - TWI (Slave) Address Mask Register
                                 .equ	TWAM0	= 1	; 
                                 .equ	TWAMR0	= TWAM0	; For compatibility
                                 .equ	TWAM1	= 2	; 
                                 .equ	TWAMR1	= TWAM1	; For compatibility
                                 .equ	TWAM2	= 3	; 
                                 .equ	TWAMR2	= TWAM2	; For compatibility
                                 .equ	TWAM3	= 4	; 
                                 .equ	TWAMR3	= TWAM3	; For compatibility
                                 .equ	TWAM4	= 5	; 
                                 .equ	TWAMR4	= TWAM4	; For compatibility
                                 .equ	TWAM5	= 6	; 
                                 .equ	TWAMR5	= TWAM5	; For compatibility
                                 .equ	TWAM6	= 7	; 
                                 .equ	TWAMR6	= TWAM6	; For compatibility
                                 
                                 ; TWBR - TWI Bit Rate register
                                 .equ	TWBR0	= 0	; 
                                 .equ	TWBR1	= 1	; 
                                 .equ	TWBR2	= 2	; 
                                 .equ	TWBR3	= 3	; 
                                 .equ	TWBR4	= 4	; 
                                 .equ	TWBR5	= 5	; 
                                 .equ	TWBR6	= 6	; 
                                 .equ	TWBR7	= 7	; 
                                 
                                 ; TWCR - TWI Control Register
                                 .equ	TWIE	= 0	; TWI Interrupt Enable
                                 .equ	TWEN	= 2	; TWI Enable Bit
                                 .equ	TWWC	= 3	; TWI Write Collition Flag
                                 .equ	TWSTO	= 4	; TWI Stop Condition Bit
                                 .equ	TWSTA	= 5	; TWI Start Condition Bit
                                 .equ	TWEA	= 6	; TWI Enable Acknowledge Bit
                                 .equ	TWINT	= 7	; TWI Interrupt Flag
                                 
                                 ; TWSR - TWI Status Register
                                 .equ	TWPS0	= 0	; TWI Prescaler
                                 .equ	TWPS1	= 1	; TWI Prescaler
                                 .equ	TWS3	= 3	; TWI Status
                                 .equ	TWS4	= 4	; TWI Status
                                 .equ	TWS5	= 5	; TWI Status
                                 .equ	TWS6	= 6	; TWI Status
                                 .equ	TWS7	= 7	; TWI Status
                                 
                                 ; TWDR - TWI Data register
                                 .equ	TWD0	= 0	; TWI Data Register Bit 0
                                 .equ	TWD1	= 1	; TWI Data Register Bit 1
                                 .equ	TWD2	= 2	; TWI Data Register Bit 2
                                 .equ	TWD3	= 3	; TWI Data Register Bit 3
                                 .equ	TWD4	= 4	; TWI Data Register Bit 4
                                 .equ	TWD5	= 5	; TWI Data Register Bit 5
                                 .equ	TWD6	= 6	; TWI Data Register Bit 6
                                 .equ	TWD7	= 7	; TWI Data Register Bit 7
                                 
                                 ; TWAR - TWI (Slave) Address register
                                 .equ	TWGCE	= 0	; TWI General Call Recognition Enable Bit
                                 .equ	TWA0	= 1	; TWI (Slave) Address register Bit 0
                                 .equ	TWA1	= 2	; TWI (Slave) Address register Bit 1
                                 .equ	TWA2	= 3	; TWI (Slave) Address register Bit 2
                                 .equ	TWA3	= 4	; TWI (Slave) Address register Bit 3
                                 .equ	TWA4	= 5	; TWI (Slave) Address register Bit 4
                                 .equ	TWA5	= 6	; TWI (Slave) Address register Bit 5
                                 .equ	TWA6	= 7	; TWI (Slave) Address register Bit 6
                                 
                                 
                                 ; ***** TIMER_COUNTER_1 **************
                                 ; TIMSK1 - Timer/Counter Interrupt Mask Register
                                 .equ	TOIE1	= 0	; Timer/Counter1 Overflow Interrupt Enable
                                 .equ	OCIE1A	= 1	; Timer/Counter1 Output CompareA Match Interrupt Enable
                                 .equ	OCIE1B	= 2	; Timer/Counter1 Output CompareB Match Interrupt Enable
                                 .equ	ICIE1	= 5	; Timer/Counter1 Input Capture Interrupt Enable
                                 
                                 ; TIFR1 - Timer/Counter Interrupt Flag register
                                 .equ	TOV1	= 0	; Timer/Counter1 Overflow Flag
                                 .equ	OCF1A	= 1	; Output Compare Flag 1A
                                 .equ	OCF1B	= 2	; Output Compare Flag 1B
                                 .equ	ICF1	= 5	; Input Capture Flag 1
                                 
                                 ; TCCR1A - Timer/Counter1 Control Register A
                                 .equ	WGM10	= 0	; Waveform Generation Mode
                                 .equ	WGM11	= 1	; Waveform Generation Mode
                                 .equ	COM1B0	= 4	; Compare Output Mode 1B, bit 0
                                 .equ	COM1B1	= 5	; Compare Output Mode 1B, bit 1
                                 .equ	COM1A0	= 6	; Comparet Ouput Mode 1A, bit 0
                                 .equ	COM1A1	= 7	; Compare Output Mode 1A, bit 1
                                 
                                 ; TCCR1B - Timer/Counter1 Control Register B
                                 .equ	CS10	= 0	; Prescaler source of Timer/Counter 1
                                 .equ	CS11	= 1	; Prescaler source of Timer/Counter 1
                                 .equ	CS12	= 2	; Prescaler source of Timer/Counter 1
                                 .equ	WGM12	= 3	; Waveform Generation Mode
                                 .equ	WGM13	= 4	; Waveform Generation Mode
                                 .equ	ICES1	= 6	; Input Capture 1 Edge Select
                                 .equ	ICNC1	= 7	; Input Capture 1 Noise Canceler
                                 
                                 ; TCCR1C - Timer/Counter1 Control Register C
                                 .equ	FOC1B	= 6	; 
                                 .equ	FOC1A	= 7	; 
                                 
                                 ; GTCCR - General Timer/Counter Control Register
                                 .equ	PSRSYNC	= 0	; Prescaler Reset Timer/Counter1 and Timer/Counter0
                                 .equ	TSM	= 7	; Timer/Counter Synchronization Mode
                                 
                                 
                                 ; ***** TIMER_COUNTER_2 **************
                                 ; TIMSK2 - Timer/Counter Interrupt Mask register
                                 .equ	TOIE2	= 0	; Timer/Counter2 Overflow Interrupt Enable
                                 .equ	TOIE2A	= TOIE2	; For compatibility
                                 .equ	OCIE2A	= 1	; Timer/Counter2 Output Compare Match A Interrupt Enable
                                 .equ	OCIE2B	= 2	; Timer/Counter2 Output Compare Match B Interrupt Enable
                                 
                                 ; TIFR2 - Timer/Counter Interrupt Flag Register
                                 .equ	TOV2	= 0	; Timer/Counter2 Overflow Flag
                                 .equ	OCF2A	= 1	; Output Compare Flag 2A
                                 .equ	OCF2B	= 2	; Output Compare Flag 2B
                                 
                                 ; TCCR2A - Timer/Counter2 Control Register A
                                 .equ	WGM20	= 0	; Waveform Genration Mode
                                 .equ	WGM21	= 1	; Waveform Genration Mode
                                 .equ	COM2B0	= 4	; Compare Output Mode bit 0
                                 .equ	COM2B1	= 5	; Compare Output Mode bit 1
                                 .equ	COM2A0	= 6	; Compare Output Mode bit 1
                                 .equ	COM2A1	= 7	; Compare Output Mode bit 1
                                 
                                 ; TCCR2B - Timer/Counter2 Control Register B
                                 .equ	CS20	= 0	; Clock Select bit 0
                                 .equ	CS21	= 1	; Clock Select bit 1
                                 .equ	CS22	= 2	; Clock Select bit 2
                                 .equ	WGM22	= 3	; Waveform Generation Mode
                                 .equ	FOC2B	= 6	; Force Output Compare B
                                 .equ	FOC2A	= 7	; Force Output Compare A
                                 
                                 ; TCNT2 - Timer/Counter2
                                 .equ	TCNT2_0	= 0	; Timer/Counter 2 bit 0
                                 .equ	TCNT2_1	= 1	; Timer/Counter 2 bit 1
                                 .equ	TCNT2_2	= 2	; Timer/Counter 2 bit 2
                                 .equ	TCNT2_3	= 3	; Timer/Counter 2 bit 3
                                 .equ	TCNT2_4	= 4	; Timer/Counter 2 bit 4
                                 .equ	TCNT2_5	= 5	; Timer/Counter 2 bit 5
                                 .equ	TCNT2_6	= 6	; Timer/Counter 2 bit 6
                                 .equ	TCNT2_7	= 7	; Timer/Counter 2 bit 7
                                 
                                 ; OCR2A - Timer/Counter2 Output Compare Register A
                                 .equ	OCR2A_0	= 0	; Timer/Counter2 Output Compare Register Bit 0
                                 .equ	OCR2A_1	= 1	; Timer/Counter2 Output Compare Register Bit 1
                                 .equ	OCR2A_2	= 2	; Timer/Counter2 Output Compare Register Bit 2
                                 .equ	OCR2A_3	= 3	; Timer/Counter2 Output Compare Register Bit 3
                                 .equ	OCR2A_4	= 4	; Timer/Counter2 Output Compare Register Bit 4
                                 .equ	OCR2A_5	= 5	; Timer/Counter2 Output Compare Register Bit 5
                                 .equ	OCR2A_6	= 6	; Timer/Counter2 Output Compare Register Bit 6
                                 .equ	OCR2A_7	= 7	; Timer/Counter2 Output Compare Register Bit 7
                                 
                                 ; OCR2B - Timer/Counter2 Output Compare Register B
                                 .equ	OCR2B_0	= 0	; Timer/Counter2 Output Compare Register Bit 0
                                 .equ	OCR2B_1	= 1	; Timer/Counter2 Output Compare Register Bit 1
                                 .equ	OCR2B_2	= 2	; Timer/Counter2 Output Compare Register Bit 2
                                 .equ	OCR2B_3	= 3	; Timer/Counter2 Output Compare Register Bit 3
                                 .equ	OCR2B_4	= 4	; Timer/Counter2 Output Compare Register Bit 4
                                 .equ	OCR2B_5	= 5	; Timer/Counter2 Output Compare Register Bit 5
                                 .equ	OCR2B_6	= 6	; Timer/Counter2 Output Compare Register Bit 6
                                 .equ	OCR2B_7	= 7	; Timer/Counter2 Output Compare Register Bit 7
                                 
                                 ; ASSR - Asynchronous Status Register
                                 .equ	TCR2BUB	= 0	; Timer/Counter Control Register2 Update Busy
                                 .equ	TCR2AUB	= 1	; Timer/Counter Control Register2 Update Busy
                                 .equ	OCR2BUB	= 2	; Output Compare Register 2 Update Busy
                                 .equ	OCR2AUB	= 3	; Output Compare Register2 Update Busy
                                 .equ	TCN2UB	= 4	; Timer/Counter2 Update Busy
                                 .equ	AS2	= 5	; Asynchronous Timer/Counter2
                                 .equ	EXCLK	= 6	; Enable External Clock Input
                                 
                                 ; GTCCR - General Timer Counter Control register
                                 .equ	PSRASY	= 1	; Prescaler Reset Timer/Counter2
                                 .equ	PSR2	= PSRASY	; For compatibility
                                 ;.equ	TSM	= 7	; Timer/Counter Synchronization Mode
                                 
                                 
                                 ; ***** AD_CONVERTER *****************
                                 ; ADMUX - The ADC multiplexer Selection Register
                                 .equ	MUX0	= 0	; Analog Channel and Gain Selection Bits
                                 .equ	MUX1	= 1	; Analog Channel and Gain Selection Bits
                                 .equ	MUX2	= 2	; Analog Channel and Gain Selection Bits
                                 .equ	MUX3	= 3	; Analog Channel and Gain Selection Bits
                                 .equ	ADLAR	= 5	; Left Adjust Result
                                 .equ	REFS0	= 6	; Reference Selection Bit 0
                                 .equ	REFS1	= 7	; Reference Selection Bit 1
                                 
                                 ; ADCSRA - The ADC Control and Status register A
                                 .equ	ADPS0	= 0	; ADC  Prescaler Select Bits
                                 .equ	ADPS1	= 1	; ADC  Prescaler Select Bits
                                 .equ	ADPS2	= 2	; ADC  Prescaler Select Bits
                                 .equ	ADIE	= 3	; ADC Interrupt Enable
                                 .equ	ADIF	= 4	; ADC Interrupt Flag
                                 .equ	ADATE	= 5	; ADC  Auto Trigger Enable
                                 .equ	ADSC	= 6	; ADC Start Conversion
                                 .equ	ADEN	= 7	; ADC Enable
                                 
                                 ; ADCSRB - The ADC Control and Status register B
                                 .equ	ADTS0	= 0	; ADC Auto Trigger Source bit 0
                                 .equ	ADTS1	= 1	; ADC Auto Trigger Source bit 1
                                 .equ	ADTS2	= 2	; ADC Auto Trigger Source bit 2
                                 .equ	ACME	= 6	; 
                                 
                                 ; ADCH - ADC Data Register High Byte
                                 .equ	ADCH0	= 0	; ADC Data Register High Byte Bit 0
                                 .equ	ADCH1	= 1	; ADC Data Register High Byte Bit 1
                                 .equ	ADCH2	= 2	; ADC Data Register High Byte Bit 2
                                 .equ	ADCH3	= 3	; ADC Data Register High Byte Bit 3
                                 .equ	ADCH4	= 4	; ADC Data Register High Byte Bit 4
                                 .equ	ADCH5	= 5	; ADC Data Register High Byte Bit 5
                                 .equ	ADCH6	= 6	; ADC Data Register High Byte Bit 6
                                 .equ	ADCH7	= 7	; ADC Data Register High Byte Bit 7
                                 
                                 ; ADCL - ADC Data Register Low Byte
                                 .equ	ADCL0	= 0	; ADC Data Register Low Byte Bit 0
                                 .equ	ADCL1	= 1	; ADC Data Register Low Byte Bit 1
                                 .equ	ADCL2	= 2	; ADC Data Register Low Byte Bit 2
                                 .equ	ADCL3	= 3	; ADC Data Register Low Byte Bit 3
                                 .equ	ADCL4	= 4	; ADC Data Register Low Byte Bit 4
                                 .equ	ADCL5	= 5	; ADC Data Register Low Byte Bit 5
                                 .equ	ADCL6	= 6	; ADC Data Register Low Byte Bit 6
                                 .equ	ADCL7	= 7	; ADC Data Register Low Byte Bit 7
                                 
                                 ; DIDR0 - Digital Input Disable Register
                                 .equ	ADC0D	= 0	; 
                                 .equ	ADC1D	= 1	; 
                                 .equ	ADC2D	= 2	; 
                                 .equ	ADC3D	= 3	; 
                                 .equ	ADC4D	= 4	; 
                                 .equ	ADC5D	= 5	; 
                                 
                                 
                                 ; ***** ANALOG_COMPARATOR ************
                                 ; ACSR - Analog Comparator Control And Status Register
                                 .equ	ACIS0	= 0	; Analog Comparator Interrupt Mode Select bit 0
                                 .equ	ACIS1	= 1	; Analog Comparator Interrupt Mode Select bit 1
                                 .equ	ACIC	= 2	; Analog Comparator Input Capture Enable
                                 .equ	ACIE	= 3	; Analog Comparator Interrupt Enable
                                 .equ	ACI	= 4	; Analog Comparator Interrupt Flag
                                 .equ	ACO	= 5	; Analog Compare Output
                                 .equ	ACBG	= 6	; Analog Comparator Bandgap Select
                                 .equ	ACD	= 7	; Analog Comparator Disable
                                 
                                 ; DIDR1 - Digital Input Disable Register 1
                                 .equ	AIN0D	= 0	; AIN0 Digital Input Disable
                                 .equ	AIN1D	= 1	; AIN1 Digital Input Disable
                                 
                                 
                                 ; ***** PORTB ************************
                                 ; PORTB - Port B Data Register
                                 .equ	PORTB0	= 0	; Port B Data Register bit 0
                                 .equ	PB0	= 0	; For compatibility
                                 .equ	PORTB1	= 1	; Port B Data Register bit 1
                                 .equ	PB1	= 1	; For compatibility
                                 .equ	PORTB2	= 2	; Port B Data Register bit 2
                                 .equ	PB2	= 2	; For compatibility
                                 .equ	PORTB3	= 3	; Port B Data Register bit 3
                                 .equ	PB3	= 3	; For compatibility
                                 .equ	PORTB4	= 4	; Port B Data Register bit 4
                                 .equ	PB4	= 4	; For compatibility
                                 .equ	PORTB5	= 5	; Port B Data Register bit 5
                                 .equ	PB5	= 5	; For compatibility
                                 .equ	PORTB6	= 6	; Port B Data Register bit 6
                                 .equ	PB6	= 6	; For compatibility
                                 .equ	PORTB7	= 7	; Port B Data Register bit 7
                                 .equ	PB7	= 7	; For compatibility
                                 
                                 ; DDRB - Port B Data Direction Register
                                 .equ	DDB0	= 0	; Port B Data Direction Register bit 0
                                 .equ	DDB1	= 1	; Port B Data Direction Register bit 1
                                 .equ	DDB2	= 2	; Port B Data Direction Register bit 2
                                 .equ	DDB3	= 3	; Port B Data Direction Register bit 3
                                 .equ	DDB4	= 4	; Port B Data Direction Register bit 4
                                 .equ	DDB5	= 5	; Port B Data Direction Register bit 5
                                 .equ	DDB6	= 6	; Port B Data Direction Register bit 6
                                 .equ	DDB7	= 7	; Port B Data Direction Register bit 7
                                 
                                 ; PINB - Port B Input Pins
                                 .equ	PINB0	= 0	; Port B Input Pins bit 0
                                 .equ	PINB1	= 1	; Port B Input Pins bit 1
                                 .equ	PINB2	= 2	; Port B Input Pins bit 2
                                 .equ	PINB3	= 3	; Port B Input Pins bit 3
                                 .equ	PINB4	= 4	; Port B Input Pins bit 4
                                 .equ	PINB5	= 5	; Port B Input Pins bit 5
                                 .equ	PINB6	= 6	; Port B Input Pins bit 6
                                 .equ	PINB7	= 7	; Port B Input Pins bit 7
                                 
                                 
                                 ; ***** PORTC ************************
                                 ; PORTC - Port C Data Register
                                 .equ	PORTC0	= 0	; Port C Data Register bit 0
                                 .equ	PC0	= 0	; For compatibility
                                 .equ	PORTC1	= 1	; Port C Data Register bit 1
                                 .equ	PC1	= 1	; For compatibility
                                 .equ	PORTC2	= 2	; Port C Data Register bit 2
                                 .equ	PC2	= 2	; For compatibility
                                 .equ	PORTC3	= 3	; Port C Data Register bit 3
                                 .equ	PC3	= 3	; For compatibility
                                 .equ	PORTC4	= 4	; Port C Data Register bit 4
                                 .equ	PC4	= 4	; For compatibility
                                 .equ	PORTC5	= 5	; Port C Data Register bit 5
                                 .equ	PC5	= 5	; For compatibility
                                 .equ	PORTC6	= 6	; Port C Data Register bit 6
                                 .equ	PC6	= 6	; For compatibility
                                 
                                 ; DDRC - Port C Data Direction Register
                                 .equ	DDC0	= 0	; Port C Data Direction Register bit 0
                                 .equ	DDC1	= 1	; Port C Data Direction Register bit 1
                                 .equ	DDC2	= 2	; Port C Data Direction Register bit 2
                                 .equ	DDC3	= 3	; Port C Data Direction Register bit 3
                                 .equ	DDC4	= 4	; Port C Data Direction Register bit 4
                                 .equ	DDC5	= 5	; Port C Data Direction Register bit 5
                                 .equ	DDC6	= 6	; Port C Data Direction Register bit 6
                                 
                                 ; PINC - Port C Input Pins
                                 .equ	PINC0	= 0	; Port C Input Pins bit 0
                                 .equ	PINC1	= 1	; Port C Input Pins bit 1
                                 .equ	PINC2	= 2	; Port C Input Pins bit 2
                                 .equ	PINC3	= 3	; Port C Input Pins bit 3
                                 .equ	PINC4	= 4	; Port C Input Pins bit 4
                                 .equ	PINC5	= 5	; Port C Input Pins bit 5
                                 .equ	PINC6	= 6	; Port C Input Pins bit 6
                                 
                                 
                                 ; ***** PORTD ************************
                                 ; PORTD - Port D Data Register
                                 .equ	PORTD0	= 0	; Port D Data Register bit 0
                                 .equ	PD0	= 0	; For compatibility
                                 .equ	PORTD1	= 1	; Port D Data Register bit 1
                                 .equ	PD1	= 1	; For compatibility
                                 .equ	PORTD2	= 2	; Port D Data Register bit 2
                                 .equ	PD2	= 2	; For compatibility
                                 .equ	PORTD3	= 3	; Port D Data Register bit 3
                                 .equ	PD3	= 3	; For compatibility
                                 .equ	PORTD4	= 4	; Port D Data Register bit 4
                                 .equ	PD4	= 4	; For compatibility
                                 .equ	PORTD5	= 5	; Port D Data Register bit 5
                                 .equ	PD5	= 5	; For compatibility
                                 .equ	PORTD6	= 6	; Port D Data Register bit 6
                                 .equ	PD6	= 6	; For compatibility
                                 .equ	PORTD7	= 7	; Port D Data Register bit 7
                                 .equ	PD7	= 7	; For compatibility
                                 
                                 ; DDRD - Port D Data Direction Register
                                 .equ	DDD0	= 0	; Port D Data Direction Register bit 0
                                 .equ	DDD1	= 1	; Port D Data Direction Register bit 1
                                 .equ	DDD2	= 2	; Port D Data Direction Register bit 2
                                 .equ	DDD3	= 3	; Port D Data Direction Register bit 3
                                 .equ	DDD4	= 4	; Port D Data Direction Register bit 4
                                 .equ	DDD5	= 5	; Port D Data Direction Register bit 5
                                 .equ	DDD6	= 6	; Port D Data Direction Register bit 6
                                 .equ	DDD7	= 7	; Port D Data Direction Register bit 7
                                 
                                 ; PIND - Port D Input Pins
                                 .equ	PIND0	= 0	; Port D Input Pins bit 0
                                 .equ	PIND1	= 1	; Port D Input Pins bit 1
                                 .equ	PIND2	= 2	; Port D Input Pins bit 2
                                 .equ	PIND3	= 3	; Port D Input Pins bit 3
                                 .equ	PIND4	= 4	; Port D Input Pins bit 4
                                 .equ	PIND5	= 5	; Port D Input Pins bit 5
                                 .equ	PIND6	= 6	; Port D Input Pins bit 6
                                 .equ	PIND7	= 7	; Port D Input Pins bit 7
                                 
                                 
                                 ; ***** TIMER_COUNTER_0 **************
                                 ; TIMSK0 - Timer/Counter0 Interrupt Mask Register
                                 .equ	TOIE0	= 0	; Timer/Counter0 Overflow Interrupt Enable
                                 .equ	OCIE0A	= 1	; Timer/Counter0 Output Compare Match A Interrupt Enable
                                 .equ	OCIE0B	= 2	; Timer/Counter0 Output Compare Match B Interrupt Enable
                                 
                                 ; TIFR0 - Timer/Counter0 Interrupt Flag register
                                 .equ	TOV0	= 0	; Timer/Counter0 Overflow Flag
                                 .equ	OCF0A	= 1	; Timer/Counter0 Output Compare Flag 0A
                                 .equ	OCF0B	= 2	; Timer/Counter0 Output Compare Flag 0B
                                 
                                 ; TCCR0A - Timer/Counter  Control Register A
                                 .equ	WGM00	= 0	; Waveform Generation Mode
                                 .equ	WGM01	= 1	; Waveform Generation Mode
                                 .equ	COM0B0	= 4	; Compare Output Mode, Fast PWm
                                 .equ	COM0B1	= 5	; Compare Output Mode, Fast PWm
                                 .equ	COM0A0	= 6	; Compare Output Mode, Phase Correct PWM Mode
                                 .equ	COM0A1	= 7	; Compare Output Mode, Phase Correct PWM Mode
                                 
                                 ; TCCR0B - Timer/Counter Control Register B
                                 .equ	CS00	= 0	; Clock Select
                                 .equ	CS01	= 1	; Clock Select
                                 .equ	CS02	= 2	; Clock Select
                                 .equ	WGM02	= 3	; 
                                 .equ	FOC0B	= 6	; Force Output Compare B
                                 .equ	FOC0A	= 7	; Force Output Compare A
                                 
                                 ; TCNT0 - Timer/Counter0
                                 .equ	TCNT0_0	= 0	; 
                                 .equ	TCNT0_1	= 1	; 
                                 .equ	TCNT0_2	= 2	; 
                                 .equ	TCNT0_3	= 3	; 
                                 .equ	TCNT0_4	= 4	; 
                                 .equ	TCNT0_5	= 5	; 
                                 .equ	TCNT0_6	= 6	; 
                                 .equ	TCNT0_7	= 7	; 
                                 
                                 ; OCR0A - Timer/Counter0 Output Compare Register
                                 .equ	OCR0A_0	= 0	; 
                                 .equ	OCR0A_1	= 1	; 
                                 .equ	OCR0A_2	= 2	; 
                                 .equ	OCR0A_3	= 3	; 
                                 .equ	OCR0A_4	= 4	; 
                                 .equ	OCR0A_5	= 5	; 
                                 .equ	OCR0A_6	= 6	; 
                                 .equ	OCR0A_7	= 7	; 
                                 
                                 ; OCR0B - Timer/Counter0 Output Compare Register
                                 .equ	OCR0B_0	= 0	; 
                                 .equ	OCR0B_1	= 1	; 
                                 .equ	OCR0B_2	= 2	; 
                                 .equ	OCR0B_3	= 3	; 
                                 .equ	OCR0B_4	= 4	; 
                                 .equ	OCR0B_5	= 5	; 
                                 .equ	OCR0B_6	= 6	; 
                                 .equ	OCR0B_7	= 7	; 
                                 
                                 ; GTCCR - General Timer/Counter Control Register
                                 ;.equ	PSRSYNC	= 0	; Prescaler Reset Timer/Counter1 and Timer/Counter0
                                 .equ	PSR10	= PSRSYNC	; For compatibility
                                 ;.equ	TSM	= 7	; Timer/Counter Synchronization Mode
                                 
                                 
                                 ; ***** EXTERNAL_INTERRUPT ***********
                                 ; EICRA - External Interrupt Control Register
                                 .equ	ISC00	= 0	; External Interrupt Sense Control 0 Bit 0
                                 .equ	ISC01	= 1	; External Interrupt Sense Control 0 Bit 1
                                 .equ	ISC10	= 2	; External Interrupt Sense Control 1 Bit 0
                                 .equ	ISC11	= 3	; External Interrupt Sense Control 1 Bit 1
                                 
                                 ; EIMSK - External Interrupt Mask Register
                                 .equ	INT0	= 0	; External Interrupt Request 0 Enable
                                 .equ	INT1	= 1	; External Interrupt Request 1 Enable
                                 
                                 ; EIFR - External Interrupt Flag Register
                                 .equ	INTF0	= 0	; External Interrupt Flag 0
                                 .equ	INTF1	= 1	; External Interrupt Flag 1
                                 
                                 ; PCICR - Pin Change Interrupt Control Register
                                 .equ	PCIE0	= 0	; Pin Change Interrupt Enable 0
                                 .equ	PCIE1	= 1	; Pin Change Interrupt Enable 1
                                 .equ	PCIE2	= 2	; Pin Change Interrupt Enable 2
                                 
                                 ; PCMSK2 - Pin Change Mask Register 2
                                 .equ	PCINT16	= 0	; Pin Change Enable Mask 16
                                 .equ	PCINT17	= 1	; Pin Change Enable Mask 17
                                 .equ	PCINT18	= 2	; Pin Change Enable Mask 18
                                 .equ	PCINT19	= 3	; Pin Change Enable Mask 19
                                 .equ	PCINT20	= 4	; Pin Change Enable Mask 20
                                 .equ	PCINT21	= 5	; Pin Change Enable Mask 21
                                 .equ	PCINT22	= 6	; Pin Change Enable Mask 22
                                 .equ	PCINT23	= 7	; Pin Change Enable Mask 23
                                 
                                 ; PCMSK1 - Pin Change Mask Register 1
                                 .equ	PCINT8	= 0	; Pin Change Enable Mask 8
                                 .equ	PCINT9	= 1	; Pin Change Enable Mask 9
                                 .equ	PCINT10	= 2	; Pin Change Enable Mask 10
                                 .equ	PCINT11	= 3	; Pin Change Enable Mask 11
                                 .equ	PCINT12	= 4	; Pin Change Enable Mask 12
                                 .equ	PCINT13	= 5	; Pin Change Enable Mask 13
                                 .equ	PCINT14	= 6	; Pin Change Enable Mask 14
                                 
                                 ; PCMSK0 - Pin Change Mask Register 0
                                 .equ	PCINT0	= 0	; Pin Change Enable Mask 0
                                 .equ	PCINT1	= 1	; Pin Change Enable Mask 1
                                 .equ	PCINT2	= 2	; Pin Change Enable Mask 2
                                 .equ	PCINT3	= 3	; Pin Change Enable Mask 3
                                 .equ	PCINT4	= 4	; Pin Change Enable Mask 4
                                 .equ	PCINT5	= 5	; Pin Change Enable Mask 5
                                 .equ	PCINT6	= 6	; Pin Change Enable Mask 6
                                 .equ	PCINT7	= 7	; Pin Change Enable Mask 7
                                 
                                 ; PCIFR - Pin Change Interrupt Flag Register
                                 .equ	PCIF0	= 0	; Pin Change Interrupt Flag 0
                                 .equ	PCIF1	= 1	; Pin Change Interrupt Flag 1
                                 .equ	PCIF2	= 2	; Pin Change Interrupt Flag 2
                                 
                                 
                                 ; ***** SPI **************************
                                 ; SPDR - SPI Data Register
                                 .equ	SPDR0	= 0	; SPI Data Register bit 0
                                 .equ	SPDR1	= 1	; SPI Data Register bit 1
                                 .equ	SPDR2	= 2	; SPI Data Register bit 2
                                 .equ	SPDR3	= 3	; SPI Data Register bit 3
                                 .equ	SPDR4	= 4	; SPI Data Register bit 4
                                 .equ	SPDR5	= 5	; SPI Data Register bit 5
                                 .equ	SPDR6	= 6	; SPI Data Register bit 6
                                 .equ	SPDR7	= 7	; SPI Data Register bit 7
                                 
                                 ; SPSR - SPI Status Register
                                 .equ	SPI2X	= 0	; Double SPI Speed Bit
                                 .equ	WCOL	= 6	; Write Collision Flag
                                 .equ	SPIF	= 7	; SPI Interrupt Flag
                                 
                                 ; SPCR - SPI Control Register
                                 .equ	SPR0	= 0	; SPI Clock Rate Select 0
                                 .equ	SPR1	= 1	; SPI Clock Rate Select 1
                                 .equ	CPHA	= 2	; Clock Phase
                                 .equ	CPOL	= 3	; Clock polarity
                                 .equ	MSTR	= 4	; Master/Slave Select
                                 .equ	DORD	= 5	; Data Order
                                 .equ	SPE	= 6	; SPI Enable
                                 .equ	SPIE	= 7	; SPI Interrupt Enable
                                 
                                 
                                 ; ***** WATCHDOG *********************
                                 ; WDTCSR - Watchdog Timer Control Register
                                 .equ	WDP0	= 0	; Watch Dog Timer Prescaler bit 0
                                 .equ	WDP1	= 1	; Watch Dog Timer Prescaler bit 1
                                 .equ	WDP2	= 2	; Watch Dog Timer Prescaler bit 2
                                 .equ	WDE	= 3	; Watch Dog Enable
                                 .equ	WDCE	= 4	; Watchdog Change Enable
                                 .equ	WDP3	= 5	; Watchdog Timer Prescaler Bit 3
                                 .equ	WDIE	= 6	; Watchdog Timeout Interrupt Enable
                                 .equ	WDIF	= 7	; Watchdog Timeout Interrupt Flag
                                 
                                 
                                 ; ***** CPU **************************
                                 ; SREG - Status Register
                                 .equ	SREG_C	= 0	; Carry Flag
                                 .equ	SREG_Z	= 1	; Zero Flag
                                 .equ	SREG_N	= 2	; Negative Flag
                                 .equ	SREG_V	= 3	; Two's Complement Overflow Flag
                                 .equ	SREG_S	= 4	; Sign Bit
                                 .equ	SREG_H	= 5	; Half Carry Flag
                                 .equ	SREG_T	= 6	; Bit Copy Storage
                                 .equ	SREG_I	= 7	; Global Interrupt Enable
                                 
                                 ; OSCCAL - Oscillator Calibration Value
                                 .equ	CAL0	= 0	; Oscillator Calibration Value Bit0
                                 .equ	CAL1	= 1	; Oscillator Calibration Value Bit1
                                 .equ	CAL2	= 2	; Oscillator Calibration Value Bit2
                                 .equ	CAL3	= 3	; Oscillator Calibration Value Bit3
                                 .equ	CAL4	= 4	; Oscillator Calibration Value Bit4
                                 .equ	CAL5	= 5	; Oscillator Calibration Value Bit5
                                 .equ	CAL6	= 6	; Oscillator Calibration Value Bit6
                                 .equ	CAL7	= 7	; Oscillator Calibration Value Bit7
                                 
                                 ; CLKPR - Clock Prescale Register
                                 .equ	CLKPS0	= 0	; Clock Prescaler Select Bit 0
                                 .equ	CLKPS1	= 1	; Clock Prescaler Select Bit 1
                                 .equ	CLKPS2	= 2	; Clock Prescaler Select Bit 2
                                 .equ	CLKPS3	= 3	; Clock Prescaler Select Bit 3
                                 .equ	CLKPCE	= 7	; Clock Prescaler Change Enable
                                 
                                 ; SPMCSR - Store Program Memory Control and Status Register
                                 .equ    SELFPRGEN = 0; Added for backwards compatibility
                                 .equ	SPMEN	= 0	; Store Program Memory
                                 .equ	PGERS	= 1	; Page Erase
                                 .equ	PGWRT	= 2	; Page Write
                                 .equ	BLBSET	= 3	; Boot Lock Bit Set
                                 .equ	RWWSRE	= 4	; Read-While-Write section read enable
                                 .equ    SIGRD   = 5 ; Signature Row Read
                                 .equ	RWWSB	= 6	; Read-While-Write Section Busy
                                 .equ	SPMIE	= 7	; SPM Interrupt Enable
                                 
                                 ; MCUCR - MCU Control Register
                                 .equ	IVCE	= 0	; 
                                 .equ	IVSEL	= 1	; 
                                 .equ	PUD	= 4	; 
                                 .equ	BODSE	= 5	; BOD Sleep Enable
                                 .equ	BODS	= 6	; BOD Sleep
                                 
                                 ; MCUSR - MCU Status Register
                                 .equ	PORF	= 0	; Power-on reset flag
                                 .equ	EXTRF	= 1	; External Reset Flag
                                 .equ	EXTREF	= EXTRF	; For compatibility
                                 .equ	BORF	= 2	; Brown-out Reset Flag
                                 .equ	WDRF	= 3	; Watchdog Reset Flag
                                 
                                 ; SMCR - Sleep Mode Control Register
                                 .equ	SE	= 0	; Sleep Enable
                                 .equ	SM0	= 1	; Sleep Mode Select Bit 0
                                 .equ	SM1	= 2	; Sleep Mode Select Bit 1
                                 .equ	SM2	= 3	; Sleep Mode Select Bit 2
                                 
                                 ; GPIOR2 - General Purpose I/O Register 2
                                 .equ	GPIOR20	= 0	; 
                                 .equ	GPIOR21	= 1	; 
                                 .equ	GPIOR22	= 2	; 
                                 .equ	GPIOR23	= 3	; 
                                 .equ	GPIOR24	= 4	; 
                                 .equ	GPIOR25	= 5	; 
                                 .equ	GPIOR26	= 6	; 
                                 .equ	GPIOR27	= 7	; 
                                 
                                 ; GPIOR1 - General Purpose I/O Register 1
                                 .equ	GPIOR10	= 0	; 
                                 .equ	GPIOR11	= 1	; 
                                 .equ	GPIOR12	= 2	; 
                                 .equ	GPIOR13	= 3	; 
                                 .equ	GPIOR14	= 4	; 
                                 .equ	GPIOR15	= 5	; 
                                 .equ	GPIOR16	= 6	; 
                                 .equ	GPIOR17	= 7	; 
                                 
                                 ; GPIOR0 - General Purpose I/O Register 0
                                 .equ	GPIOR00	= 0	; 
                                 .equ	GPIOR01	= 1	; 
                                 .equ	GPIOR02	= 2	; 
                                 .equ	GPIOR03	= 3	; 
                                 .equ	GPIOR04	= 4	; 
                                 .equ	GPIOR05	= 5	; 
                                 .equ	GPIOR06	= 6	; 
                                 .equ	GPIOR07	= 7	; 
                                 
                                 ; PRR - Power Reduction Register
                                 .equ	PRADC	= 0	; Power Reduction ADC
                                 .equ	PRUSART0	= 1	; Power Reduction USART
                                 .equ	PRSPI	= 2	; Power Reduction Serial Peripheral Interface
                                 .equ	PRTIM1	= 3	; Power Reduction Timer/Counter1
                                 .equ	PRTIM0	= 5	; Power Reduction Timer/Counter0
                                 .equ	PRTIM2	= 6	; Power Reduction Timer/Counter2
                                 .equ	PRTWI	= 7	; Power Reduction TWI
                                 
                                 
                                 ; ***** EEPROM ***********************
                                 ; EEARL - EEPROM Address Register Low Byte
                                 .equ	EEAR0	= 0	; EEPROM Read/Write Access Bit 0
                                 .equ	EEAR1	= 1	; EEPROM Read/Write Access Bit 1
                                 .equ	EEAR2	= 2	; EEPROM Read/Write Access Bit 2
                                 .equ	EEAR3	= 3	; EEPROM Read/Write Access Bit 3
                                 .equ	EEAR4	= 4	; EEPROM Read/Write Access Bit 4
                                 .equ	EEAR5	= 5	; EEPROM Read/Write Access Bit 5
                                 .equ	EEAR6	= 6	; EEPROM Read/Write Access Bit 6
                                 .equ	EEAR7	= 7	; EEPROM Read/Write Access Bit 7
                                 
                                 ; EEARH - EEPROM Address Register High Byte
                                 .equ	EEAR8	= 0	; EEPROM Read/Write Access Bit 8
                                 .equ	EEAR9	= 1	; EEPROM Read/Write Access Bit 9
                                 
                                 ; EEDR - EEPROM Data Register
                                 .equ	EEDR0	= 0	; EEPROM Data Register bit 0
                                 .equ	EEDR1	= 1	; EEPROM Data Register bit 1
                                 .equ	EEDR2	= 2	; EEPROM Data Register bit 2
                                 .equ	EEDR3	= 3	; EEPROM Data Register bit 3
                                 .equ	EEDR4	= 4	; EEPROM Data Register bit 4
                                 .equ	EEDR5	= 5	; EEPROM Data Register bit 5
                                 .equ	EEDR6	= 6	; EEPROM Data Register bit 6
                                 .equ	EEDR7	= 7	; EEPROM Data Register bit 7
                                 
                                 ; EECR - EEPROM Control Register
                                 .equ	EERE	= 0	; EEPROM Read Enable
                                 .equ	EEPE	= 1	; EEPROM Write Enable
                                 .equ	EEMPE	= 2	; EEPROM Master Write Enable
                                 .equ	EERIE	= 3	; EEPROM Ready Interrupt Enable
                                 .equ	EEPM0	= 4	; EEPROM Programming Mode Bit 0
                                 .equ	EEPM1	= 5	; EEPROM Programming Mode Bit 1
                                 
                                 
                                 
                                 ; ***** LOCKSBITS ********************************************************
                                 .equ	LB1	= 0	; Lock bit
                                 .equ	LB2	= 1	; Lock bit
                                 .equ	BLB01	= 2	; Boot Lock bit
                                 .equ	BLB02	= 3	; Boot Lock bit
                                 .equ	BLB11	= 4	; Boot lock bit
                                 .equ	BLB12	= 5	; Boot lock bit
                                 
                                 
                                 ; ***** FUSES ************************************************************
                                 ; LOW fuse bits
                                 .equ	CKSEL0	= 0	; Select Clock Source
                                 .equ	CKSEL1	= 1	; Select Clock Source
                                 .equ	CKSEL2	= 2	; Select Clock Source
                                 .equ	CKSEL3	= 3	; Select Clock Source
                                 .equ	SUT0	= 4	; Select start-up time
                                 .equ	SUT1	= 5	; Select start-up time
                                 .equ	CKOUT	= 6	; Clock output
                                 .equ	CKDIV8	= 7	; Divide clock by 8
                                 
                                 ; HIGH fuse bits
                                 .equ	BOOTRST	= 0	; Select reset vector
                                 .equ	BOOTSZ0	= 1	; Select boot size
                                 .equ	BOOTSZ1	= 2	; Select boot size
                                 .equ	EESAVE	= 3	; EEPROM memory is preserved through chip erase
                                 .equ	WDTON	= 4	; Watchdog Timer Always On
                                 .equ	SPIEN	= 5	; Enable Serial programming and Data Downloading
                                 .equ	DWEN	= 6	; debugWIRE Enable
                                 .equ	RSTDISBL	= 7	; External reset disable
                                 
                                 ; EXTENDED fuse bits
                                 .equ	BODLEVEL0	= 0	; Brown-out Detector trigger level
                                 .equ	BODLEVEL1	= 1	; Brown-out Detector trigger level
                                 .equ	BODLEVEL2	= 2	; Brown-out Detector trigger level
                                 
                                 
                                 
                                 ; ***** CPU REGISTER DEFINITIONS *****************************************
                                 .def	XH	= r27
                                 .def	XL	= r26
                                 .def	YH	= r29
                                 .def	YL	= r28
                                 .def	ZH	= r31
                                 .def	ZL	= r30
                                 
                                 
                                 
                                 ; ***** DATA MEMORY DECLARATIONS *****************************************
                                 .equ	FLASHEND	= 0x3fff	; Note: Word address
                                 .equ	IOEND	= 0x00ff
                                 .equ	SRAM_START	= 0x0100
                                 .equ	SRAM_SIZE	= 2048
                                 .equ	RAMEND	= 0x08ff
                                 .equ	XRAMEND	= 0x0000
                                 .equ	E2END	= 0x03ff
                                 .equ	EEPROMEND	= 0x03ff
                                 .equ	EEADRBITS	= 10
                                 #pragma AVRPART MEMORY PROG_FLASH 32768
                                 #pragma AVRPART MEMORY EEPROM 1024
                                 #pragma AVRPART MEMORY INT_SRAM SIZE 2048
                                 #pragma AVRPART MEMORY INT_SRAM START_ADDR 0x100
                                 
                                 
                                 
                                 ; ***** BOOTLOADER DECLARATIONS ******************************************
                                 .equ	NRWW_START_ADDR	= 0x3800
                                 .equ	NRWW_STOP_ADDR	= 0x3fff
                                 .equ	RWW_START_ADDR	= 0x0
                                 .equ	RWW_STOP_ADDR	= 0x37ff
                                 .equ	PAGESIZE	= 64
                                 .equ	FIRSTBOOTSTART	= 0x3f00
                                 .equ	SECONDBOOTSTART	= 0x3e00
                                 .equ	THIRDBOOTSTART	= 0x3c00
                                 .equ	FOURTHBOOTSTART	= 0x3800
                                 .equ	SMALLBOOTSTART	= FIRSTBOOTSTART
                                 .equ	LARGEBOOTSTART	= FOURTHBOOTSTART
                                 
                                 
                                 
                                 ; ***** INTERRUPT VECTORS ************************************************
                                 .equ	INT0addr	= 0x0002	; External Interrupt Request 0
                                 .equ	INT1addr	= 0x0004	; External Interrupt Request 1
                                 .equ	PCI0addr	= 0x0006	; Pin Change Interrupt Request 0
                                 .equ	PCI1addr	= 0x0008	; Pin Change Interrupt Request 0
                                 .equ	PCI2addr	= 0x000a	; Pin Change Interrupt Request 1
                                 .equ	WDTaddr	= 0x000c	; Watchdog Time-out Interrupt
                                 .equ	OC2Aaddr	= 0x000e	; Timer/Counter2 Compare Match A
                                 .equ	OC2Baddr	= 0x0010	; Timer/Counter2 Compare Match A
                                 .equ	OVF2addr	= 0x0012	; Timer/Counter2 Overflow
                                 .equ	ICP1addr	= 0x0014	; Timer/Counter1 Capture Event
                                 .equ	OC1Aaddr	= 0x0016	; Timer/Counter1 Compare Match A
                                 .equ	OC1Baddr	= 0x0018	; Timer/Counter1 Compare Match B
                                 .equ	OVF1addr	= 0x001a	; Timer/Counter1 Overflow
                                 .equ	OC0Aaddr	= 0x001c	; TimerCounter0 Compare Match A
                                 .equ	OC0Baddr	= 0x001e	; TimerCounter0 Compare Match B
                                 .equ	OVF0addr	= 0x0020	; Timer/Couner0 Overflow
                                 .equ	SPIaddr	= 0x0022	; SPI Serial Transfer Complete
                                 .equ	URXCaddr	= 0x0024	; USART Rx Complete
                                 .equ	UDREaddr	= 0x0026	; USART, Data Register Empty
                                 .equ	UTXCaddr	= 0x0028	; USART Tx Complete
                                 .equ	ADCCaddr	= 0x002a	; ADC Conversion Complete
                                 .equ	ERDYaddr	= 0x002c	; EEPROM Ready
                                 .equ	ACIaddr	= 0x002e	; Analog Comparator
                                 .equ	TWIaddr	= 0x0030	; Two-wire Serial Interface
                                 .equ	SPMRaddr	= 0x0032	; Store Program Memory Read
                                 
                                 .equ	INT_VECTORS_SIZE	= 52	; size in words
                                 
                                 #endif  /* _M328PDEF_INC_ */
                                 
                                 ; ***** END OF FILE ******************************************************
                                 
                                 ;Universidad del valle
                                 ;Prelab_3.asm
                                 ;Autor: Albert Vandercam Hart
                                 ;Hardware ATmega328P
                                 ;Creado: 31/01/2024
                                 ;*******************************************************************************************************************************
                                 ; ENCABEZADO
                                 ;*******************************************************************************************************************************
                                 .include "M328PDEF.inc"
                                 
                                 ;***** Created: 2011-02-09 12:03 ******* Source: ATmega328P.xml **********
                                 ;*************************************************************************
                                 ;* A P P L I C A T I O N   N O T E   F O R   T H E   A V R   F A M I L Y
                                 ;* 
                                 ;* Number            : AVR000
                                 ;* File Name         : "m328Pdef.inc"
                                 ;* Title             : Register/Bit Definitions for the ATmega328P
                                 ;* Date              : 2011-02-09
                                 ;* Version           : 2.35
                                 ;* Support E-mail    : avr@atmel.com
                                 ;* Target MCU        : ATmega328P
                                 ;* 
                                 ;* DESCRIPTION
                                 ;* When including this file in the assembly program file, all I/O register 
                                 ;* names and I/O register bit names appearing in the data book can be used.
                                 ;* In addition, the six registers forming the three data pointers X, Y and 
                                 ;* Z have been assigned names XL - ZH. Highest RAM address for Internal 
                                 ;* SRAM is also defined 
                                 ;* 
                                 ;* The Register names are represented by their hexadecimal address.
                                 ;* 
                                 ;* The Register Bit names are represented by their bit number (0-7).
                                 ;* 
                                 ;* Please observe the difference in using the bit names with instructions
                                 ;* such as "sbr"/"cbr" (set/clear bit in register) and "sbrs"/"sbrc"
                                 ;* (skip if bit in register set/cleared). The following example illustrates
                                 ;* this:
                                 ;* 
                                 ;* in    r16,PORTB             ;read PORTB latch
                                 ;* sbr   r16,(1<<PB6)+(1<<PB5) ;set PB6 and PB5 (use masks, not bit#)
                                 ;* out   PORTB,r16             ;output to PORTB
                                 ;* 
                                 ;* in    r16,TIFR              ;read the Timer Interrupt Flag Register
                                 ;* sbrc  r16,TOV0              ;test the overflow flag (use bit#)
                                 ;* rjmp  TOV0_is_set           ;jump if set
                                 ;* ...                         ;otherwise do something else
                                 ;*************************************************************************
                                 
                                 #ifndef _M328PDEF_INC_
                                 #endif  /* _M328PDEF_INC_ */
                                 
                                 ; ***** END OF FILE ******************************************************
                                 .CSEG
                                 .ORG 0x0000
000000 940c 0022                 JMP MAIN
                                 .ORG 0x0008
000008 940c 0444                 JMP MODOS
                                 .ORG 0x0020
000020 940c 0458                 JMP timmer
                                 ;*******************************************************************************************************************************
                                 ; STACK POINTER
                                 ;*******************************************************************************************************************************
                                 MAIN:
000022 ef0f                      	LDI R16, LOW(RAMEND)
000023 bf0d                      	OUT SPL,R16
000024 e018                      	LDI R17, HIGH(RAMEND)
000025 bf1e                      	OUT SPH, R17
                                 ;*******************************************************************************************************************************
                                 ; CONFIGURACI[ON
                                 ;*******************************************************************************************************************************
                                 setup:
000026 e800                      	LDI R16, (1<<CLKPCE) ; aqui se habilita para que se pueda  configurar
000027 9300 0061                 	STS CLKPR, R16
000029 e001                      	LDI R16, 0b0000_0001 ; A 4Mhz
00002a 9300 0061                 	STS CLKPR, R16
                                 	;:SE CONFIGURA EL PRESCALER
00002c 940e 0469                 	call prescaler1
                                 	 ; REGRESAR AL MAIN LOOP
                                 	; ACTIVAR LOS PUERTOS
                                 	;ACTIVAR PUERTOS C
00002e ec03                      	LDI R16,0XC3 ; CONFIUGURAR SI SON ENTRADA: 1PULL UP, SI ES SALIDA 1 5V
00002f b907                      	OUT DDRC, R16 ;SE CONFIGURARON LOS PINES DE OUTPUTS/INPUTS, 1 SALIDA 0  ENTRADA
000030 e31c                      	LDI R17,0x3C
000031 b918                      	OUT PORTC, R17
                                 	; ACTIVAR PUERTOS B
000032 ef0f                      	LDI R16, 0xFF 
000033 b904                      	OUT DDRB, R16 ;SE CONFIGURARON LOS PINES DE OUTPUTS/INPUTS 1 SALIDA 0  ENTRADA
000034 e010                      	LDI R17, 0x00 ; CONFIUGURAR SI SON ENTRADA: 1PULL UP, SI ES SALIDA 1 5V
000035 b915                      	OUT PORTB, R17
                                 	;ACTIVAR PUERTOS D
000036 ef0f                      	LDI R16, 0xFF
000037 e010                      	LDI R17, 0x00
000038 b90a                      	OUT DDRD, R16 ;SE CONFIGURARON LOS PINES DE OUTPUTS/INPUTS 1 SALIDA 0  ENTRADA
000039 b91b                      	OUT PORTD, R17
                                 	; AQU SE DESACTIVAN EL RX Y TX
00003a e000                      	LDI R16, 0x00
00003b 9300 00c1                 	STS UCSR0B, R16
                                 	; ACTIVAR LAS INTERRUPCIONES  Y LAS  DEL TIMMER 0
00003d e002                      	LDI R16, (1<<PCIE1) ; ACTIVAR QUE SEA EL PORTC EL QUE TENGA INTERUPCIONES EN EL TIMMER 0
00003e 9300 0068                 	STS PCICR, R16
000040 e004                      	LDI R16, (1<<PCINT10)
000041 9300 006c                 	STS PCMSK1, R16
                                 	;ACTIVAR LAS INTERRUCCIONES DEL  TIMMER
000043 e001                      	LDI R16, (1<<TOIE0)
000044 9300 006e                 	STS TIMSK0, R16
                                 	 ; ACTIVAR LAS INTERUPCIONES
                                 	 
000046 2400                      	CLR R0
000047 2411                      	CLR R1
000048 2422                      	CLR R2
000049 2433                      	CLR R3
00004a 2444                      	CLR R4
00004b 2455                      	CLR R5
00004c 2466                      	CLR R6
00004d 2477                      	CLR R7
00004e 2488                      	CLR R8
00004f 2499                      	CLR R9
000050 24aa                      	CLR R10
000051 2700                      	CLR R16
000052 2711                      	CLR R17
000053 2722                      	CLR R18
000054 2733                      	CLR R19
000055 2744                      	CLR R20
000056 2755                      	CLR R21
000057 2766                      	CLR R22
000058 2777                      	CLR R23
000059 2788                      	CLR R24
00005a 2799                      	CLR R25
00005b 27aa                      	CLR R26
00005c 27bb                      	CLR R27
00005d 27cc                      	CLR R28
00005e 27dd                      	CLR R29
00005f 27ee                      	CLR R30
                                 	; AQUI SE CONFIGURA PARA  QUE LA FECHA INICIE EN 01/01
000060 e001                      	LDI R16, 1
000061 2ea0                      	MOV R10, R16
000062 e000                      	LDI R16, 0
000063 2eb0                      	MOV R11, R16
000064 e001                      	LDI R16, 1
000065 2ec0                      	MOV R12, R16
000066 e000                      	LDI R16, 0
000067 2ed0                      	MOV R13, R16
000068 e001                      	LDI R16, 1
000069 2ef0                      	MOV R15, R16
                                 	; AQUI SE ACABA LA CONFIGURACIN 
                                 
                                 	/* REGISTROS Y SUS USOS
                                 	R0 CONTADOR MINUTOS UNIDADESA
                                 	R1 CONTADOR MINUTOS DECENA
                                 	R2 CONTADOR HORAS UNIDADES
                                 	R3 CONTADOR HORA DECENAS
                                 	R4  CONTADOR SEGUNDOS
                                 	R5 CONTADOR TRANSISTORES
                                 	R6 CONTADOR MODOS
                                 	R7 DEMUX DE TRANSIS
                                 	R8 BIT DE CONFIGURAR
                                 	R9 DIGITO PARA CAMBIAR HORA
                                 	R10 CONTADOR DE DIAS UNIDADES
                                 	R11 CONTADOR DE DIAS DECENAS
                                 	R12 CONTADOR DE MESES UNIDADES
                                 	R13 CONTADOR DE MESES DECENAS
                                 	R14 CONTADOR GENERAL DE DAS
                                 	R15 CONTADOR GENERAL DE MESES
                                 	R16 MOVER REGISTROS 
                                 	R17 MOVER REGISTROS
                                 	R18 ES UN ANTIREBOTE DEL  LOS SUMADORES O RESTADORES
                                 	19 MOVER REGISTROS
                                 	R20 HACER PORT A LOS DISPLAYS
                                 	R21 CONTADOR GENERAL DE DIAS
                                 	R22 CONTADOR MIN ALARMA
                                 	R23 CONTADOR DECENAS ALARMA
                                 	R24 CONTADOR HORAS
                                 	R25 CONTADOR DECENAS HORAS
                                 	*/
00006a 9478                      	SEI
00006b 982d                      	CBI PORTB, PB5
00006c e001                      	LDI R16, 1
00006d 2ee0                      	MOV R14, R16
                                 
                                 	; CONFIGURACIN DEL DISPLAY PA QUE EMPIECE EN 0
                                 MAIN_LOOP:
00006e 2d06                      MOV R16, R6
00006f 3000                      CPI R16, 0
000070 f0d9                      BREQ HORA
000071 3001                      CPI R16, 1
000072 f151                      BREQ SALTA_CAMBIAR_HORA
000073 3002                      CPI R16, 2
000074 f151                      BREQ SALTA_FECHA
000075 3003                      CPI R16, 3
000076 f151                      BREQ SALTA_CAMBIAR_FECHA
000077 3004                      CPI R16, 4
000078 f151                      BREQ SALTA_ALARMA
000079 940c 006e                 JMP MAIN_LOOP
                                 /*EMPIEZA MOSTRAR SOLAMENTE LA HORA**************************************************************************************************************************************************/
00007b 21f9
00007c abba
00007d cb63
00007e a1db
00007f ebfb                      NUMEROD: .DB  0xF9, 0x21, 0xBA, 0xAB, 0x63, 0xCB, 0xDB, 0xA1,0xFB, 0xEB
                                 BLOQUE_HORA:
000080 2d05                      	MOV R16, R5
000081 3001                      	CPI R16, 1
000082 f0b1                      	BREQ SALTAR_TRANCIS
000083 33ac                      	CPI R26, 60
000084 f0b1                      	BREQ SALTA_HORA	
000085 2d06                      	MOV R16, R6
000086 3000                      	CPI R16, 0
000087 f049                      	BREQ SALIR1
000088 3001                      	CPI R16, 1
000089 f101                      	BREQ SELECCIONAR_MODIFICACION
                                 
                                 
00008a 940c 006e                 	JMP MAIN_LOOP
                                 HORA:
00008c 9841                      	CBI PORTC, PC1
00008d 9840                      	CBI PORTC, PC0
00008e 9a2c                      	SBI PORTB, PB4
00008f 940c 0080                 	JMP BLOQUE_HORA
                                 SALIR1:
000091 2d06                      	MOV R16, R6
000092 3000                      	CPI R16,0
000093 f6d1                      	BRNE  MAIN_LOOP
000094 2d0e                      	MOV R16, R14	
000095 3000                      	CPI R16, 0
000096 f071                      	BREQ SALTAR_SONAR_ALARMA1_R
000097 940c 008c                 	JMP HORA
                                 	/*FIN DE SOLO MOSTRAR LA HORA************************************************************************************************************************************************************/
                                 	/* BLOQUE DE SALTO *************************************************************************************************************************************************/
                                 	SALTAR_TRANCIS:
000099 940c 0312                 		JMP TRANCISTORES
                                 	SALTA_HORA:
00009b 940c 03bf                 		JMP RELOJ
                                 	SALTA_CAMBIAR_HORA:
00009d 940c 00a7                 		JMP	CAMBIAR_HORA
                                 	SALTA_FECHA:
00009f 940c 013d                 		JMP FECHA
                                 	SALTA_CAMBIAR_FECHA:
0000a1 940c 0151                 		JMP CAMBIAR_FECHA
                                 	SALTA_ALARMA:
0000a3 940c 0276                 		JMP ALARMA
                                 	SALTAR_SONAR_ALARMA1_R:
0000a5 940c 02f9                 		JMP SONAR_ALARMA1
                                 	/* EMPIEZA LA CONFIGURACIN PARA PODER CAMBIAR LA HORA**********************************************************************************************************************/
                                 CAMBIAR_HORA:
0000a7 9a40                      	SBI PORTC, PC0
0000a8 940c 0080                 	JMP BLOQUE_HORA
                                 SELECCIONAR_MODIFICACION:
0000aa 3001                      	CPI R16, 1
0000ab f611                      	BRNE MAIN_LOOP
0000ac 9b33                      	SBIS PINC, PC3
0000ad 940c 00bb                 	JMP SELECCIONAR_D
0000af 9b34                      	SBIS PINC, PC4
0000b0 940c 00c7                 	JMP  MENU_SUMADOR
0000b2 9b35                      	SBIS PINC, PC5
0000b3 940c 010a                 	JMP MENU_RESTADOR
0000b5 2722                      	CLR R18
0000b6 2d0e                      	MOV R16, R14	
0000b7 3000                      	CPI R16, 0
0000b8 f361                      	BREQ SALTAR_SONAR_ALARMA1_R
0000b9 940c 00a7                 	JMP CAMBIAR_HORA
                                 SELECCIONAR_D:
                                 
0000bb 9933                      	SBIC PINC, PC3
0000bc 940c 00a7                 	JMP CAMBIAR_HORA
0000be 9493                      	INC R9
0000bf 2d09                      	MOV R16, R9
0000c0 3002                      	CPI R16, 2
0000c1 f410                      	BRSH LIMPIAR_SELECCIONADOR
0000c2 940c 00a7                 	JMP CAMBIAR_HORA
                                 
                                 	
                                 LIMPIAR_SELECCIONADOR:
0000c4 2499                      	CLR R9
0000c5 940c 00a7                 	JMP CAMBIAR_HORA
                                 
                                 MENU_SUMADOR:	
0000c7 3020                      	CPI R18, 0
0000c8 f6f1                      	BRNE CAMBIAR_HORA
0000c9 9523                      	INC R18
0000ca 2d09                      	MOV R16, R9
0000cb 3000                      	CPI R16, 0
0000cc f021                      	BREQ  SUMAR_U
0000cd 3001                      	CPI R16,1
0000ce f0d1                      	BREQ SUMAR_H
0000cf 940c 00a7                 	JMP CAMBIAR_HORA
                                 SUMAR_U:
0000d1 9403                      	INC R0
0000d2 2d00                      	MOV R16, R0
0000d3 2d11                      	MOV R17, R1
0000d4 300a                      	CPI  R16, 10
0000d5 f420                      	BRSH SUMARUD
0000d6 3016                      	CPI R17, 6
0000d7 f430                      	BRSH LIMPIAR_U
0000d8 940c 00a7                 	JMP CAMBIAR_HORA
                                 SUMARUD:
0000da 2400                      	CLR R0
0000db 9413                      	INC R1
0000dc 940c 00a7                 	JMP CAMBIAR_HORA
                                 LIMPIAR_U:
0000de 2400                      	CLR R0
0000df 2411                      	CLR R1
0000e0 940c 00a7                 	JMP CAMBIAR_HORA
                                 LIMPIAR_H:
0000e2 2422                      	CLR R2
0000e3 2433                      	CLR R3
0000e4 940c 00a7                 	JMP CAMBIAR_HORA
                                 REINICIARU:
0000e6 2400                      	CLR R0
0000e7 940c 00a7                 	JMP CAMBIAR_HORA
                                 SUMAR_H:
0000e9 9423                      	INC R2
0000ea 2d02                      	MOV R16, R2
0000eb 2d13                      	MOV R17, R3
0000ec 300a                      	CPI R16, 10
0000ed f4c0                      	BRSH SUM_DH
0000ee 3012                      	CPI R17, 2
0000ef f011                      	BREQ VERIFICA_24
0000f0 940c 00a7                 	JMP CAMBIAR_HORA
                                 VERIFICA_24:
0000f2 3004                      	CPI R16, 4
0000f3 f410                      	BRSH SUMAR_DIA
0000f4 940c 00a7                 	JMP CAMBIAR_HORA
                                 SUMAR_DIA:
0000f6 2422                      	CLR R2
0000f7 2433                      	CLR R3
0000f8 94a3                      	INC R10
0000f9 2d0a                      	MOV R16, R10
0000fa 300a                      	CPI  R16, 10
0000fb f011                      	BREQ SUMAR_DIA_D
0000fc 940c 00a7                 	JMP CAMBIAR_HORA
                                 SUMAR_DIA_D:
0000fe 24aa                      	CLR R10
0000ff 94b3                      	INC R11
000100 2d0b                      	MOV R16, R11
000101 300a                      	CPI R16, 10
000102 f001                      	BREQ BORRAR_DIAS
                                 BORRAR_DIAS:
000103 24bb                      	CLR R11
000104 940c 006e                 	JMP MAIN_LOOP
                                 SUM_DH:
000106 2422                      	CLR R2
000107 9433                      	INC R3
000108 940c 00a7                 	JMP CAMBIAR_HORA
                                 MENU_RESTADOR:
00010a 3020                      	CPI R18, 0
00010b f579                      	BRNE SALTA_CAMBIO_HORA
00010c 9523                      	INC R18
00010d 2d09                      	MOV R16, R9
00010e 3000                      	CPI R16, 0
00010f f029                      	BREQ  RESTAR_U
000110 3001                      	CPI R16,1
000111 f0a9                      	BREQ RESTAR_H
000112 3002                      	CPI R16,2
000113 940c 00a7                 	JMP CAMBIAR_HORA
                                 RESTAR_U:
000115 2d00                      	MOV R16, R0
000116 2d11                      	MOV R17, R1
000117 3000                      	CPI R16, 0
000118 f019                      	BREQ RESTAR_D
000119 940a                      	DEC R0
00011a 940c 013b                 	JMP SALTA_CAMBIO_HORA
                                 RESTAR_D:
00011c e009                      	LDI R16, 9
00011d 2e00                      	MOV R0, R16
00011e 3010                      	CPI R17, 0
00011f f019                      	BREQ EMPEZAR_DE_NUEVOU
000120 941a                      	DEC R1
000121 940c 013b                 	JMP SALTA_CAMBIO_HORA
                                 EMPEZAR_DE_NUEVOU:
000123 e015                      	LDI R17, 5
000124 2e11                      	MOV R1, R17
000125 940c 013b                 	JMP SALTA_CAMBIO_HORA
                                 RESTAR_H:
000127 2d02                      	MOV R16, R2
000128 2d13                      	MOV R17, R3
000129 3000                      	CPI R16, 0
00012a f019                      	BREQ RESTAR_DH
00012b 942a                      	DEC R2
00012c 940c 013b                 	JMP SALTA_CAMBIO_HORA
                                 RESTAR_DH:
00012e e009                      	LDI R16, 9
00012f 2e20                      	MOV R2, R16
000130 3010                      	CPI R17,0
000131 f019                      	BREQ EMPEZAR_DE_NUEVOH
000132 943a                      	DEC R3
000133 940c 013b                 	JMP SALTA_CAMBIO_HORA
                                 EMPEZAR_DE_NUEVOH:
000135 e003                      	LDI R16, 3
000136 e012                      	LDI R17,2
000137 2e20                      	MOV R2, R16
000138 2e31                      	MOV R3, R17
000139 940c 013b                 	JMP SALTA_CAMBIO_HORA
                                 	/* SALTOS DEL CAMBIO DE HORA******************************************************************************************************************************************************/
                                 SALTA_CAMBIO_HORA:
00013b 940c 00a7                 	JMP CAMBIAR_HORA
                                 	/* FIN DEL MODO CONFIGURAR HORA **************************************************************************************************************************************************************************************************/
                                 FECHA:
00013d 2499                      	CLR R9
00013e 982c                      	CBI PORTB, PB4
00013f 9840                      	CBI PORTC, PC0
000140 9a41                      	SBI PORTC, PC1
000141 2d06                      	MOV R16, R6
000142 3002                      	CPI R16, 2
000143 f439                      	BRNE SALTA_MAIN_LOOP
000144 33ac                      	CPI R26, 60
000145 f039                      	BREQ  SALTA_RELOJ_FECHA
000146 2d05                      	MOV R16, R5
000147 3001                      	CPI R16, 1
000148 f031                      	BREQ SALTO_TRANS_FECHA
000149 940c 013d                 	JMP FECHA
                                 	/*SALTOS DE LA FECHA****************************************************************************************************************************************************************************/
                                 	SALTA_MAIN_LOOP:
00014b 940c 006e                 		JMP MAIN_LOOP
                                 	SALTA_RELOJ_FECHA:
00014d 940c 03bf                 		JMP RELOJ
                                 	SALTO_TRANS_FECHA:
00014f 940c 0312                 		JMP TRANCISTORES
                                 /* AQUI TERMINA LA FECHA********************************************************************************************************************************************************************************************************/
                                 /* AQUI EMPEIZA CONFI FECHA********************************************************************************************************************************************************************************************************/
                                 
                                 CAMBIAR_FECHA:
000151 9a40                      	SBI PORTC, PC0
000152 2d06                      	MOV R16, R6
000153 3003                      	CPI R16, 3
000154 f7b1                      	BRNE SALTA_MAIN_LOOP
000155 33ac                      	CPI R26, 60
000156 f3b1                      	BREQ  SALTA_RELOJ_FECHA
000157 2d05                      	MOV R16, R5
000158 3001                      	CPI R16, 1
000159 f3a9                      	BREQ SALTO_TRANS_FECHA
00015a 9b33                      	SBIS PINC, PC3
00015b 940c 026c                 	JMP SELECCIONAR_D_F
00015d 9b34                      	SBIS PINC, PC4
00015e 940c 0166                 	JMP MENU_SUMADOR_F
000160 9b35                      	SBIS PINC, PC5
000161 940c 01d4                 	JMP MENU_RESTADOR_F
000163 2722                      	CLR R18
000164 940c 0151                 	JMP CAMBIAR_FECHA
                                 MENU_SUMADOR_F:
000166 3020                      	CPI R18, 0
000167 f749                      	BRNE CAMBIAR_FECHA
000168 9523                      	INC R18
000169 2d09                      	MOV R16, R9
00016a 3000                      	CPI R16, 0
00016b f031                      	BREQ  MENU_MESES1
00016c 3001                      	CPI R16,1
00016d f011                      	BREQ SALTO_SUMAR_M_F
00016e 940c 0151                 	JMP CAMBIAR_FECHA
                                 /* SALTOS DEL MENU DE CAMBIAR FECHA******************************************************************************************************************************/
                                 SALTO_SUMAR_M_F:
000170 940c 01bd                 	JMP SUMAR_M_F
                                 /* TERMINAN LOS SALTOS**************************************************************************************************************************************************/
                                 MENU_MESES1:
000172 2d3f                      	MOV R19, R15
000173 3031                      	CPI R19, 1
000174 f191                      	BREQ MESES_31F
000175 3032                      	CPI R19,2
000176 f0b1                      	BREQ MESES_28F
000177 3033                      	CPI R19,3
000178 f171                      	BREQ MESES_31F
000179 3034                      	CPI R19, 4
00017a f0f9                      	BREQ MESES_30F
00017b 3035                      	CPI R19,5
00017c f151                      	BREQ MESES_31F
00017d 3036                      	CPI R19, 6
00017e f0d9                      	BREQ MESES_30F
00017f 3037                      	CPI R19, 7
000180 f131                      	BREQ MESES_31F
000181 3038                      	CPI R19, 8
000182 f121                      	BREQ MESES_31F
000183 3039                      	CPI R19, 9
000184 f0a9                      	BREQ MESES_30F
000185 303a                      	CPI R19,10
000186 f101                      	BREQ MESES_31F
000187 303b                      	CPI R19, 11
000188 f089                      	BREQ MESES_30F
000189 303c                      	CPI R19, 12
00018a f0e1                      	BREQ MESES_31F
00018b 940c 0151                 	JMP CAMBIAR_FECHA
                                 MESES_28F:
00018d 94a3                      	INC R10
00018e 2d0a                      	MOV R16, R10
00018f 300a                      	CPI R16, 10
000190 f141                      	BREQ SUM_DIA_DF
000191 3009                      	CPI R16, 9
000192 f410                      	BRSH VERIFICAR_28F
000193 940c 006e                 	JMP MAIN_LOOP
                                 VERIFICAR_28F:
000195 2d0b                      	MOV R16, R11
000196 3002                      	CPI R16, 2
000197 f0e1                      	BREQ LIMPIAR_MES
000198 940c 0151                 	JMP CAMBIAR_FECHA
                                 MESES_30F:
00019a 94a3                      	INC R10
00019b 2d0a                      	MOV R16, R10
00019c 300a                      	CPI R16, 10
00019d f0d9                      	BREQ SUM_DIA_DF
00019e 3001                      	CPI R16, 1
00019f f410                      	BRSH VERIFICAR_30F
0001a0 940c 0151                 	JMP CAMBIAR_FECHA
                                 VERIFICAR_30F:
0001a2 2d0b                      	MOV R16, R11
0001a3 3003                      	CPI R16, 3
0001a4 f478                      	BRSH LIMPIAR_MES
0001a5 940c 0151                 	JMP  CAMBIAR_FECHA
                                 MESES_31F:
0001a7 94a3                      	INC R10
0001a8 2d0a                      	MOV R16, R10
0001a9 300a                      	CPI R16, 10
0001aa f071                      	BREQ SUM_DIA_DF
0001ab 3002                      	CPI R16, 2
0001ac f410                      	BRSH VERIFICAR_31F
0001ad 940c 0151                 	JMP CAMBIAR_FECHA
                                 VERIFICAR_31F:
0001af 2d0b                      	MOV R16, R11
0001b0 3003                      	CPI R16, 3
0001b1 f011                      	BREQ LIMPIAR_MES
0001b2 940c 0151                 	JMP  CAMBIAR_FECHA
                                 LIMPIAR_MES:
0001b4 e001                      	LDI R16, 1
0001b5 2ea0                      	MOV R10, R16
0001b6 24bb                      	CLR R11
0001b7 940c 0151                 	JMP CAMBIAR_FECHA
                                 SUM_DIA_DF:
0001b9 24aa                      	CLR R10
0001ba 94b3                      	INC R11
0001bb 940c 0151                 	JMP CAMBIAR_FECHA
                                 SUMAR_M_F:
0001bd 94f3                      	INC R15
0001be 94c3                      	INC R12
0001bf 2d0c                      	MOV R16, R12
0001c0 300a                      	CPI R16, 10
0001c1 f021                      	BREQ SUMAR_MD
0001c2 3003                      	CPI R16, 3
0001c3 f031                      	BREQ VERIFICAR_ANO_NUEVO
0001c4 940c 0151                 	JMP CAMBIAR_FECHA
                                 SUMAR_MD:
0001c6 24cc                      	CLR R12
0001c7 94d3                      	INC R13
0001c8 940c 0151                 	JMP CAMBIAR_FECHA
                                 VERIFICAR_ANO_NUEVO:
0001ca 2d0d                      	MOV R16, R13
0001cb 3001                      	CPI R16, 1
0001cc f011                      	BREQ ANO_NUEVO_CUMPLIDO
0001cd 940c 0151                 	JMP CAMBIAR_FECHA
                                 ANO_NUEVO_CUMPLIDO:
0001cf e001                      	LDI R16, 1
0001d0 2ec0                      	MOV R12, R16
0001d1 24dd                      	CLR R13
0001d2 940c 0151                 	JMP CAMBIAR_FECHA
                                 MENU_RESTADOR_F:
0001d4 3020                      	CPI R18, 0
0001d5 f441                      	BRNE SALTO_CAMBIAR_FECHA2
0001d6 9523                      	INC R18
0001d7 2d09                      	MOV R16, R9
0001d8 3000                      	CPI R16, 0
0001d9 f041                      	BREQ MENU_MESES_R
0001da 3001                      	CPI R16, 1
0001db f021                      	BREQ  SALTO_RESTAR_MD
0001dc 940c 0151                 	JMP CAMBIAR_FECHA
                                 SALTO_CAMBIAR_FECHA2:
0001de 940c 0151                 	JMP CAMBIAR_FECHA
                                 SALTO_RESTAR_MD:
0001e0 940c 024e                 	JMP RESTAR_MD
                                 MENU_MESES_R:
0001e2 2d3f                      	MOV R19, R15
0001e3 3031                      	CPI R19, 1
0001e4 f0e1                      	BREQ SALTO_MESES31R
0001e5 3032                      	CPI R19,2
0001e6 f0b1                      	BREQ SALTO_MESES_28R
0001e7 3033                      	CPI R19,3
0001e8 f0c1                      	BREQ SALTO_MESES31R
0001e9 3034                      	CPI R19, 4
0001ea f0a1                      	BREQ SALTO_MESES_30R
0001eb 3035                      	CPI R19,5
0001ec f0a1                      	BREQ SALTO_MESES31R
0001ed 3036                      	CPI R19, 6
0001ee f081                      	BREQ SALTO_MESES_30R
0001ef 3037                      	CPI R19, 7
0001f0 f081                      	BREQ SALTO_MESES31R
0001f1 3038                      	CPI R19, 8
0001f2 f071                      	BREQ SALTO_MESES31R
0001f3 3039                      	CPI R19, 9
0001f4 f051                      	BREQ SALTO_MESES_30R
0001f5 303a                      	CPI R19,10
0001f6 f051                      	BREQ SALTO_MESES31R
0001f7 303b                      	CPI R19, 11
0001f8 f031                      	BREQ SALTO_MESES_30R
0001f9 303c                      	CPI R19, 12
0001fa f1d1                      	BREQ MESES_31FR
0001fb 940c 0151                 	JMP CAMBIAR_FECHA
                                 SALTO_MESES_28R:
0001fd 940c 0203                 	JMP MESES_28FR
                                 SALTO_MESES_30R:
0001ff 940c 021c                 	JMP MESES_30FR
                                 SALTO_MESES31R:
000201 940c 0235                 	JMP MESES_31FR
                                 MESES_28FR:
000203 2d0a                      	MOV R16, R10
000204 3000                      	CPI R16, 0
000205 f059                      	BREQ RESTAR_DD_28
000206 3001                      	CPI R16, 1
000207 f019                      	BREQ VERIFICA_28R
000208 94aa                      	DEC R10
000209 940c 0151                 	JMP CAMBIAR_FECHA
                                 VERIFICA_28R:
00020b 2d0b                      	MOV R16, R11
00020c 3000                      	CPI R16,0
00020d f041                      	BREQ CARGAR_VALORES_28
00020e 94aa                      	DEC R10
00020f 940c 0151                 	JMP CAMBIAR_FECHA
                                 RESTAR_DD_28:
000211 94ba                      	DEC R11
000212 e009                      	LDI R16, 9
000213 2ea0                      	MOV R10, R16
000214 940c 0151                 	JMP CAMBIAR_FECHA
                                 CARGAR_VALORES_28:
000216 e008                      	LDI R16, 8
000217 2ea0                      	MOV R10, R16
000218 e002                      	LDI R16, 2
000219 2eb0                      	MOV R11, R16
00021a 940c 0151                 	JMP CAMBIAR_FECHA
                                 MESES_30FR:
00021c 2d0a                      	MOV R16, R10
00021d 3000                      	CPI R16, 0
00021e f059                      	BREQ RESTAR_DD_30
00021f 3001                      	CPI R16, 1
000220 f019                      	BREQ VERIFICA_30R
000221 94aa                      	DEC R10
000222 940c 0151                 	JMP CAMBIAR_FECHA
                                 VERIFICA_30R:
000224 2d0b                      	MOV R16, R11
000225 3000                      	CPI R16,0
000226 f041                      	BREQ CARGAR_VALORES_30
000227 94aa                      	DEC R10
000228 940c 0151                 	JMP CAMBIAR_FECHA
                                 RESTAR_DD_30:
00022a 94ba                      	DEC R11
00022b e009                      	LDI R16, 9
00022c 2ea0                      	MOV R10, R16
00022d 940c 0151                 	JMP CAMBIAR_FECHA
                                 CARGAR_VALORES_30:
00022f e000                      	LDI R16, 0
000230 2ea0                      	MOV R10, R16
000231 e003                      	LDI R16, 3
000232 2eb0                      	MOV R11, R16
000233 940c 0151                 	JMP CAMBIAR_FECHA
                                 MESES_31FR:
000235 2d0a                      	MOV R16, R10
000236 3000                      	CPI R16, 0
000237 f059                      	BREQ RESTAR_DD_31
000238 3001                      	CPI R16, 1
000239 f019                      	BREQ VERIFICA_31R
00023a 94aa                      	DEC R10
00023b 940c 0151                 	JMP CAMBIAR_FECHA
                                 VERIFICA_31R:
00023d 2d0b                      	MOV R16, R11
00023e 3000                      	CPI R16,0
00023f f041                      	BREQ CARGAR_VALORES_31
000240 94aa                      	DEC R10
000241 940c 0151                 	JMP CAMBIAR_FECHA
                                 RESTAR_DD_31:
000243 94ba                      	DEC R11
000244 e009                      	LDI R16, 9
000245 2ea0                      	MOV R10, R16
000246 940c 0151                 	JMP CAMBIAR_FECHA
                                 CARGAR_VALORES_31:
000248 e001                      	LDI R16, 1
000249 2ea0                      	MOV R10, R16
00024a e003                      	LDI R16, 3
00024b 2eb0                      	MOV R11, R16
00024c 940c 0151                 	JMP CAMBIAR_FECHA
                                 RESTAR_MD:
00024e 2d0c                      	MOV R16, R12
00024f 2d1d                      	MOV R17, R13
000250 3000                      	CPI R16, 0
000251 f031                      	BREQ RESTAR_M_D
000252 3001                      	CPI R16, 1
000253 f051                      	BREQ VERIFICA_ANO_NUEVO
000254 94ca                      	DEC R12
000255 94fa                      	DEC R15
000256 940c 0151                 	JMP CAMBIAR_FECHA
                                 RESTAR_M_D:
000258 e009                      	LDI R16, 9
000259 2ec0                      	MOV R12, R16
00025a 94da                      	DEC R13
00025b 94fa                      	DEC R15
00025c 940c 0151                 	JMP CAMBIAR_FECHA
                                 VERIFICA_ANO_NUEVO:
00025e 3010                      	CPI R17, 0
00025f f021                      	BREQ  RESTABLECER_ANO_NUEVO
000260 94ca                      	DEC R12
000261 94fa                      	DEC R15
000262 940c 0151                 	JMP CAMBIAR_FECHA
                                 RESTABLECER_ANO_NUEVO:
000264 e00c                      	LDI R16, 12
000265 2ef0                      	MOV R15, R16
000266 e002                      	LDI R16, 2
000267 2ec0                      	MOV R12, R16
000268 e001                      	LDI R16, 1
000269 2ed0                      	MOV R13, R16
00026a 940c 0151                 	JMP CAMBIAR_FECHA
                                 SELECCIONAR_D_F:
00026c 9493                      	INC R9
00026d 2d09                      	MOV R16, R9
00026e 3002                      	CPI R16, 2
00026f f420                      	BRSH SALTO_LIMPIAR_SELECCIONADOR
000270 940c 0151                 	JMP CAMBIAR_FECHA
                                 /*SALTOS DEL MENU RESTADOR CAMBIAR FECHA****************************************************************************/
                                 SALTO_CAMBIAR_FECHA:
000272 940c 0272                 	JMP SALTO_CAMBIAR_FECHA
                                 SALTO_LIMPIAR_SELECCIONADOR:
000274 940c 00c4                 	JMP LIMPIAR_SELECCIONADOR
                                 ALARMA:
000276 9a2c                      	SBI PORTB, PB4
000277 982d                      	CBI PORTB, PB5
000278 2d06                      	MOV R16, R6
000279 3004                      	CPI R16, 4
00027a f489                      	BRNE SALTA_MAIN_LOOP_A
00027b 2d05                      	MOV R16, R5
00027c 3001                      	CPI R16, 1
00027d f081                      	BREQ SALTAR_TRANCISA
00027e 33ac                      	CPI R26, 60
00027f f081                      	BREQ SALTA_HORA_A
000280 9b33                      	SBIS PINC, PC3
000281 940c 0292                 	JMP SELECCIONAR_DA
000283 9b34                      	SBIS PINC, PC4
000284 940c 029b                 	JMP  MENU_SUMADORA
000286 9b35                      	SBIS PINC, PC5
000287 940c 02d1                 	JMP MENU_RESTADORA
000289 2722                      	CLR R18
00028a 940c 0276                 	JMP ALARMA
                                 	/*SALTOS DE LA ALARMA*******************************************************************************************************************************/
                                 SALTA_MAIN_LOOP_A:
00028c 940c 006e                 	JMP MAIN_LOOP
                                 SALTAR_TRANCISA:
00028e 940c 0099                 	JMP SALTAR_TRANCIS
                                 SALTA_HORA_A:
000290 940c 03bf                 	JMP RELOJ
                                 SELECCIONAR_DA:
000292 9493                      	INC R9
000293 2d09                      	MOV R16, R9
000294 3002                      	CPI R16, 2
000295 f410                      	BRSH LIMPIAR_SELECCIONADORA
000296 940c 0276                 	JMP ALARMA
                                 LIMPIAR_SELECCIONADORA:
000298 2499                      	CLR R9
000299 940c 0276                 	JMP ALARMA
                                 MENU_SUMADORA:	
00029b 3020                      	CPI R18, 0
00029c f6c9                      	BRNE ALARMA
00029d 9523                      	INC R18
00029e 2d09                      	MOV R16, R9
00029f 3000                      	CPI R16, 0
0002a0 f029                      	BREQ  SUMAR_UA
0002a1 2d09                      	MOV R16, R9
0002a2 3001                      	CPI R16,1
0002a3 f0c1                      	BREQ SUMAR_HA
0002a4 940c 0276                 	JMP ALARMA
                                 SUMAR_UA:
0002a6 9563                      	INC R22
0002a7 306a                      	CPI  R22, 10
0002a8 f410                      	BRSH SUMARUDA
0002a9 940c 0276                 	JMP ALARMA
                                 SUMARUDA:
0002ab 2766                      	CLR R22
0002ac 3075                      	CPI R23, 5
0002ad f019                      	BREQ LIMPIAR_UA
0002ae 9573                      	INC R23
0002af 940c 0276                 	JMP ALARMA
                                 LIMPIAR_UA:
0002b1 2766                      	CLR R22
0002b2 2777                      	CLR R23
0002b3 940c 0276                 	JMP ALARMA
                                 LIMPIAR_HA:
0002b5 2788                      	CLR R24
0002b6 2799                      	CLR R25
0002b7 940c 0276                 	JMP ALARMA
                                 REINICIARUA:
0002b9 2766                      	CLR R22
0002ba 940c 0276                 	JMP ALARMA
                                 SUMAR_HA:
0002bc 9583                      	INC R24
0002bd 308a                      	CPI R24, 10
0002be f460                      	BRSH SUM_DHA
0002bf 3092                      	CPI R25, 2
0002c0 f011                      	BREQ VERIFICA_24A
0002c1 940c 0276                 	JMP ALARMA
                                 VERIFICA_24A:
0002c3 3084                      	CPI R24, 4
0002c4 f410                      	BRSH LIMPIAR_DIA_ALARMA
0002c5 940c 0276                 	JMP ALARMA
                                 LIMPIAR_DIA_ALARMA:
0002c7 2788                      	CLR R24
0002c8 2799                      	CLR R25
0002c9 940c 0276                 	JMP ALARMA
                                 SUM_DHA:
0002cb 2788                      	CLR R24
0002cc 9593                      	INC R25
0002cd 940c 0276                 	JMP ALARMA
                                 SALTA_ALARMA2:
0002cf 940c 0276                 	JMP ALARMA
                                 MENU_RESTADORA:
0002d1 3020                      	CPI R18, 0
0002d2 f7e1                      	BRNE SALTA_ALARMA2
0002d3 9523                      	INC R18
0002d4 2d09                      	MOV R16, R9
0002d5 3000                      	CPI R16, 0
0002d6 f029                      	BREQ  RESTAR_UA
0002d7 3001                      	CPI R16,1
0002d8 f089                      	BREQ RESTAR_HA
0002d9 3002                      	CPI R16,2
0002da 940c 00a3                 	JMP SALTA_ALARMA
                                 RESTAR_UA:
0002dc 3060                      	CPI R22, 0
0002dd f019                      	BREQ RESTAR_DA
0002de 956a                      	DEC R22
0002df 940c 00a3                 	JMP SALTA_ALARMA
                                 RESTAR_DA:
0002e1 e069                      	LDI R22, 9
0002e2 3070                      	CPI R23, 0
0002e3 f019                      	BREQ EMPEZAR_DE_NUEVOUA
0002e4 957a                      	DEC R23
0002e5 940c 00a3                 	JMP SALTA_ALARMA
                                 EMPEZAR_DE_NUEVOUA:
0002e7 e075                      	LDI R23, 5
0002e8 940c 00a3                 	JMP SALTA_ALARMA
                                 RESTAR_HA:
0002ea 3080                      	CPI R24, 0
0002eb f019                      	BREQ RESTAR_DHA
0002ec 958a                      	DEC R24
0002ed 940c 00a3                 	JMP SALTA_ALARMA
                                 RESTAR_DHA:
0002ef e089                      	LDI R24, 9
0002f0 3090                      	CPI R25,0
0002f1 f019                      	BREQ EMPEZAR_DE_NUEVOHA
0002f2 959a                      	DEC R25
0002f3 940c 00a3                 	JMP SALTA_ALARMA
                                 EMPEZAR_DE_NUEVOHA:
0002f5 e083                      	LDI R24, 3
0002f6 e092                      	LDI R25,2
0002f7 940c 00a3                 	JMP SALTA_ALARMA
                                 SONAR_ALARMA1:
0002f9 2d00                      	MOV R16, R0
0002fa 1706                      	CP R16, R22
0002fb f011                      	BREQ SONAR_ALARMA2
0002fc 940c 006e                 	JMP MAIN_LOOP
                                 SONAR_ALARMA2:
0002fe 2d01                      	MOV R16, R1
0002ff 1707                      	CP R16,R23
000300 f011                      	BREQ SONAR_ALARMA3
000301 940c 006e                 	JMP MAIN_LOOP
                                 SONAR_ALARMA3:
000303 2d02                      	MOV R16, R2
000304 1708                      	CP R16, R24
000305 f011                      	BREQ SONAR_ALARMA4
000306 940c 006e                 	JMP MAIN_LOOP
                                 SONAR_ALARMA4:
000308 2d03                      	MOV R16, R3
000309 1709                      	CP R16, R25
00030a f011                      	BREQ SONAR_ALARMA_VERDAD
00030b 940c 006e                 	JMP MAIN_LOOP
                                 SONAR_ALARMA_VERDAD:
00030d 9a2d                      	SBI PORTB, PB5
00030e e001                      	LDI R16, 1
00030f 2ee0                      	MOV R14, R16
000310 940c 006e                 	JMP MAIN_LOOP
                                 	/* SALTOS DEL CAMBIO DE HORA******************************************************************************************************************************************************/
                                 	/* DEMUX DE LOS DISPLAYS**********************************************************************************************************************************************************************/
                                 TRANCISTORES:
000312 2455                      	CLR R5
000313 9473                      	INC R7
000314 2d07                      	MOV R16, R7
000315 3001                      	CPI R16, 1
000316 f041                      	BREQ T_PRENDER_UNIDADM
000317 3002                      	CPI R16, 2
000318 f099                      	BREQ T_PRENDER_DECENAM
000319 3003                      	CPI R16, 3
00031a f0f1                      	BREQ T_PRENDER_UNIDADH
00031b 3004                      	CPI R16, 4
00031c f149                      	BREQ T_PRENDER_DECENAH
00031d 940c 006e                 	JMP MAIN_LOOP
                                 	T_PRENDER_UNIDADM:
00031f 982b                      	CBI PORTB, PB3
000320 9a28                      	SBI PORTB, PB0
000321 2d16                      	MOV R17, R6
000322 3010                      	CPI R17, 0
000323 f181                      	BREQ SALTO_U_UM
000324 3011                      	CPI R17, 1
000325 f171                      	BREQ SALTO_U_UM
000326 3012                      	CPI R17, 2
000327 f1a1                      	BREQ SALTO_C_D
000328 3013                      	CPI R17, 3
000329 f191                      	BREQ SALTO_C_D
00032a 3014                      	CPI R17, 4
00032b f1c1                      	BREQ SALTO_C_MA
                                 
                                 T_PRENDER_DECENAM:
00032c 9828                      	CBI PORTB, PB0
00032d 9a2a                      	SBI PORTB, PB2
00032e 2d16                      	MOV R17, R6
00032f 3010                      	CPI R17, 0
000330 f139                      	BREQ SALTO_U_H
000331 3011                      	CPI R17, 1
000332 f129                      	BREQ SALTO_U_H
000333 3012                      	CPI R17, 2
000334 f159                      	BREQ SALTO_C_M
000335 3013                      	CPI R17, 3
000336 f149                      	BREQ SALTO_C_M
000337 3014                      	CPI R17, 4
000338 f179                      	BREQ SALTO_C_HA
                                 T_PRENDER_UNIDADH:
000339 982a                      	CBI PORTB, PB2
00033a 9a29                      	SBI PORTB, PB1
00033b 2d16                      	MOV R17, R6
00033c 3010                      	CPI R17, 0
00033d f0c1                      	BREQ SALTO_U_UMD
00033e 3011                      	CPI R17, 1
00033f f0b1                      	BREQ SALTO_U_UMD
000340 3012                      	CPI R17, 2
000341 f0e1                      	BREQ SALTO_C_DD
000342 3013                      	CPI R17, 3
000343 f0d1                      	BREQ SALTO_C_DD
000344 3014                      	CPI R17, 4
000345 f101                      	BREQ SALTO_C_MDA
                                 T_PRENDER_DECENAH:
000346 2477                      	CLR R7
000347 9829                      	CBI PORTB, PB1
000348 9a2b                      	SBI PORTB, PB3
000349 2d16                      	MOV R17, R6
00034a 3010                      	CPI R17, 0
00034b f071                      	BREQ SALTO_U_HD
00034c 3011                      	CPI R17, 1
00034d f061                      	BREQ SALTO_U_HD
00034e 3012                      	CPI R17, 2
00034f f091                      	BREQ SALTO_C_MD
000350 3013                      	CPI R17, 3
000351 f081                      	BREQ SALTO_C_MD
000352 3014                      	CPI R17, 4
000353 f0b1                      	BREQ SALTO_C_HDA
                                 /*SALTOS DE LOS TRANSISTORES*********************************************************************************************************************************************************/
                                 SALTO_U_UM:
000354 940c 036f                 	JMP CONFIGURAR_U
                                 SALTO_U_UMD:
000356 940c 0376                 	JMP CONFIGURAR_UD
                                 SALTO_U_H:
000358 940c 037d                 	JMP CONFIGURAR_H
                                 SALTO_U_HD:
00035a 940c 0384                 	JMP CONFIGURAR_HD
                                 	
                                 SALTO_C_D:
00035c 940c 038b                 	JMP CONFIGURARA_DIAS
                                 SALTO_C_DD:
00035e 940c 0392                 	JMP CONFIGURARA_DIAS_D
                                 SALTO_C_M:
000360 940c 0399                 	JMP CONFIGURARA_MESES
                                 SALTO_C_MD:
000362 940c 03a0                 	JMP CONFIGURARA_MESES_D
                                 SALTO_C_MA:
000364 940c 03a7                 	JMP CONFIGURAR_UA
                                 SALTO_C_MDA:
000366 940c 03ad                 	JMP CONFIGURAR_UDA
                                 SALTO_C_HA:
000368 940c 03b3                 	JMP  CONFIGURAR_HA
                                 SALTO_C_HDA:
00036a 940c 03b9                 	JMP CONFIGURAR_HDA
                                 MOSTRAR_D:
00036c b94b                      	OUT PORTD, R20
00036d 940c 006e                 	JMP MAIN_LOOP
                                 CONFIGURAR_U:
00036f 2d00                      	MOV R16, R0
000370 e0f0                      	LDI ZH, HIGH(NUMEROD <<1)
000371 efe6                      	LDI ZL, LOW(NUMEROD <<1)
000372 0fe0                      	ADD ZL, R16
000373 9144                      	LPM R20, Z
000374 940c 036c                 	JMP MOSTRAR_D
                                 CONFIGURAR_UD:
000376 2d01                      	MOV R16, R1
000377 e0f0                      	LDI ZH, HIGH(NUMEROD <<1)
000378 efe6                      	LDI ZL, LOW(NUMEROD <<1)
000379 0fe0                      	ADD ZL, R16
00037a 9144                      	LPM R20, Z
00037b 940c 036c                 	JMP MOSTRAR_D
                                 CONFIGURAR_H:
00037d 2d02                      	MOV R16, R2
00037e e0f0                      	LDI ZH, HIGH(NUMEROD <<1)
00037f efe6                      	LDI ZL, LOW(NUMEROD <<1)
000380 0fe0                      	ADD ZL, R16
000381 9144                      	LPM R20, Z
000382 940c 036c                 	JMP MOSTRAR_D
                                 CONFIGURAR_HD:
000384 2d03                      	MOV R16, R3
000385 e0f0                      	LDI ZH, HIGH(NUMEROD <<1)
000386 efe6                      	LDI ZL, LOW(NUMEROD <<1)
000387 0fe0                      	ADD ZL, R16
000388 9144                      	LPM R20, Z
000389 940c 036c                 	JMP MOSTRAR_D
                                 CONFIGURARA_DIAS:
00038b 2d0a                      	MOV R16, R10
00038c e0f0                      	LDI ZH, HIGH(NUMEROD <<1)
00038d efe6                      	LDI ZL, LOW(NUMEROD <<1)
00038e 0fe0                      	ADD ZL, R16
00038f 9144                      	LPM R20, Z
000390 940c 036c                 	JMP MOSTRAR_D
                                 CONFIGURARA_DIAS_D:
000392 2d0b                      	MOV R16, R11
000393 e0f0                      	LDI ZH, HIGH(NUMEROD <<1)
000394 efe6                      	LDI ZL, LOW(NUMEROD <<1)
000395 0fe0                      	ADD ZL, R16
000396 9144                      	LPM R20, Z
000397 940c 036c                 	JMP MOSTRAR_D
                                 CONFIGURARA_MESES:
000399 2d0c                      	MOV R16, R12
00039a e0f0                      	LDI ZH, HIGH(NUMEROD <<1)
00039b efe6                      	LDI ZL, LOW(NUMEROD <<1)
00039c 0fe0                      	ADD ZL, R16
00039d 9144                      	LPM R20, Z
00039e 940c 036c                 	JMP MOSTRAR_D
                                 CONFIGURARA_MESES_D:
0003a0 2d0d                      	MOV R16, R13
0003a1 e0f0                      	LDI ZH, HIGH(NUMEROD <<1)
0003a2 efe6                      	LDI ZL, LOW(NUMEROD <<1)
0003a3 0fe0                      	ADD ZL, R16
0003a4 9144                      	LPM R20, Z
0003a5 940c 036c                 	JMP MOSTRAR_D
                                 	CONFIGURAR_UA:
0003a7 e0f0                      	LDI ZH, HIGH(NUMEROD <<1)
0003a8 efe6                      	LDI ZL, LOW(NUMEROD <<1)
0003a9 0fe6                      	ADD ZL, R22
0003aa 9144                      	LPM R20, Z
0003ab 940c 036c                 	JMP MOSTRAR_D
                                 CONFIGURAR_UDA:
0003ad e0f0                      	LDI ZH, HIGH(NUMEROD <<1)
0003ae efe6                      	LDI ZL, LOW(NUMEROD <<1)
0003af 0fe7                      	ADD ZL, R23
0003b0 9144                      	LPM R20, Z
0003b1 940c 036c                 	JMP MOSTRAR_D
                                 CONFIGURAR_HA:
0003b3 e0f0                      	LDI ZH, HIGH(NUMEROD <<1)
0003b4 efe6                      	LDI ZL, LOW(NUMEROD <<1)
0003b5 0fe8                      	ADD ZL, R24
0003b6 9144                      	LPM R20, Z
0003b7 940c 036c                 	JMP MOSTRAR_D
                                 CONFIGURAR_HDA:
0003b9 e0f0                      	LDI ZH, HIGH(NUMEROD <<1)
0003ba efe6                      	LDI ZL, LOW(NUMEROD <<1)
0003bb 0fe9                      	ADD ZL, R25
0003bc 9144                      	LPM R20, Z
0003bd 940c 036c                 	JMP MOSTRAR_D
                                 	/*FIN DEL DEMUX DE LOS TRANSISTORES******************************************************************************************************************************************************************************************/
                                 
                                 RELOJ:
0003bf 27aa                      	CLR R26
0003c0 9403                      	INC R0
0003c1 24ee                      	CLR R14
0003c2 2d00                      	MOV R16, R0
0003c3 300a                      	CPI R16, 10
0003c4 f410                      	BRSH SUMAR_DS
0003c5 940c 006e                 	JMP MAIN_LOOP
                                 SUMAR_DS:
0003c7 2400                      	CLR R0
0003c8 9413                      	INC R1
0003c9 2d01                      	MOV R16, R1
0003ca 3006                      	CPI R16,  6
0003cb f410                      	BRSH SUMAR_UH
0003cc 940c 006e                 	JMP MAIN_LOOP
                                 SUMAR_UH:
0003ce 2411                      	CLR R1
0003cf 9423                      	INC R2
0003d0 2d02                      	MOV R16, R2
0003d1 3004                      	CPI R16, 4
0003d2 f041                      	BREQ VERICA24
0003d3 300a                      	CPI R16, 10
0003d4 f410                      	BRSH SUMAR_DH
0003d5 940c 006e                 	JMP MAIN_LOOP
                                 SUMAR_DH:
0003d7 2422                      	CLR R2
0003d8 9433                      	INC R3
0003d9 940c 006e                 	JMP MAIN_LOOP
                                 VERICA24:
0003db 2d03                      	MOV R16, R3
0003dc 3002                      	CPI R16, 2
0003dd f410                      	BRSH  MENU_MESES
0003de 940c 006e                 	JMP MAIN_LOOP
                                 MENU_MESES:
0003e0 2422                      	CLR R2
0003e1 2433                      	CLR R3
0003e2 2d3f                      	MOV R19, R15
0003e3 3031                      	CPI R19, 1
0003e4 f1c1                      	BREQ MESES_31
0003e5 3032                      	CPI R19,2
0003e6 f0c1                      	BREQ MESES_28
0003e7 3033                      	CPI R19,3
0003e8 f1a1                      	BREQ MESES_31
0003e9 3034                      	CPI R19, 4
0003ea f129                      	BREQ MESES_30
0003eb 3035                      	CPI R19,5
0003ec f181                      	BREQ MESES_31
0003ed 3036                      	CPI R19, 6
0003ee f109                      	BREQ MESES_30
0003ef 3037                      	CPI R19, 7
0003f0 f161                      	BREQ MESES_31
0003f1 3038                      	CPI R19, 8
0003f2 f151                      	BREQ MESES_31
0003f3 3039                      	CPI R19, 9
0003f4 f0d9                      	BREQ MESES_30
0003f5 303a                      	CPI R19,10
0003f6 f131                      	BREQ MESES_31
0003f7 303b                      	CPI R19, 11
0003f8 f0b9                      	BREQ MESES_30
0003f9 303c                      	CPI R19, 12
0003fa f111                      	BREQ MESES_31
0003fb 940c 006e                 	JMP MAIN_LOOP
0003fd 940c 006e                 	JMP MAIN_LOOP
                                 MESES_28:
0003ff 94a3                      	INC R10
000400 2d0a                      	MOV R16, R10
000401 300a                      	CPI R16, 10
000402 f448                      	BRSH SUM_DIA_D
000403 3009                      	CPI R16, 9
000404 f410                      	BRSH VERIFICAR_28
000405 940c 006e                 	JMP MAIN_LOOP
                                 VERIFICAR_28:
000407 2d0b                      	MOV R16, R11
000408 3002                      	CPI R16, 2
000409 f500                      	BRSH SUMAR_MES
00040a 940c 006e                 	JMP MAIN_LOOP
                                 SUM_DIA_D:
00040c 24aa                      	CLR R10
00040d 94b3                      	INC R11
00040e 940c 006e                 	JMP MAIN_LOOP
                                 MESES_30:
000410 94a3                      	INC R10
000411 2d0a                      	MOV R16, R10
000412 300a                      	CPI R16, 10
000413 f7c0                      	BRSH SUM_DIA_D
000414 3001                      	CPI R16, 1
000415 f410                      	BRSH VERIFICAR_30R
000416 940c 006e                 	JMP MAIN_LOOP
                                 VERIFICAR_30R:
000418 2d0b                      	MOV R16, R11
000419 3003                      	CPI R16, 3
00041a f478                      	BRSH SUMAR_MES
00041b 940c 006e                 	JMP  MAIN_LOOP
                                 MESES_31:
00041d 94a3                      	INC R10
00041e 2d0a                      	MOV R16, R10
00041f 300a                      	CPI R16, 10
000420 f359                      	BREQ SUM_DIA_D
000421 3002                      	CPI  R16, 2
000422 f011                      	BREQ VERIFICAR_31
000423 940c 006e                 	JMP MAIN_LOOP
                                 VERIFICAR_31:
000425 2d0b                      	MOV R16, R11
000426 3003                      	CPI R16, 3
000427 f011                      	BREQ SUMAR_MES
000428 940c 006e                 	JMP MAIN_LOOP
                                 SUMAR_MES:
00042a e001                      	LDI R16, 1
00042b 2ea0                      	MOV R10, R16
00042c 24bb                      	CLR R11
00042d 94c3                      	INC R12
00042e 94f3                      	INC R15
00042f 2755                      	CLR R21
000430 2d0c                      	MOV R16, R12
000431 300a                      	CPI R16, 10
000432 f029                      	BREQ SUMAR_MES_D
000433 2d0f                      	MOV R16, R15
000434 300d                      	CPI R16, 13
000435 f039                      	BREQ ANO_NUEVO
000436 940c 006e                 	JMP MAIN_LOOP
                                 SUMAR_MES_D:
000438 e001                      	LDI R16, 1
000439 2ec0                      	MOV R12, R16
00043a 94d3                      	INC R13
00043b 940c 006e                 	JMP MAIN_LOOP
                                 ANO_NUEVO:
00043d e001                      	LDI R16, 1
00043e 2ec0                      	MOV R12 , R16
00043f e001                      	LDI R16, 1
000440 2d0f                      	MOV R16, R15
000441 24dd                      	CLR R13
000442 940c 006e                 	JMP  MAIN_LOOP
                                 
                                 
                                 ; AQUI HAY INTERRUPCCONES ****************************************************************
                                 MODOS:
000444 930f                      	PUSH R16
000445 b70f                      	IN R16, SREG
000446 930f                      	PUSH R16
000447 9b32                      	SBIS PINC, PC2
000448 940c 044c                 	JMP CAMBIAR_MODO
00044a 940c 0454                 	JMP SALIR
                                 CAMBIAR_MODO:
00044c 9463                      	INC R6
00044d 2499                      	CLR R9
00044e 2d06                      	MOV R16, R6
00044f 3005                      	CPI R16, 5
000450 f011                      	BREQ REINICIAR
000451 940c 0454                 	JMP SALIR
                                 REINICIAR:
000453 2466                      	CLR R6
                                 SALIR:
000454 910f                      	POP R16
000455 bf0f                      	OUT SREG,R16
000456 910f                      	POP R16
000457 9518                      	RETI	
                                 timmer:
000458 930f                      	PUSH R16
000459 b70f                      	IN R16, SREG
00045a 930f                      	PUSH R16
                                 	
00045b ed0a                      	LDI R16, 218
00045c bd06                      	OUT TCNT0, R16
00045d 9443                      	INC R4
00045e 9453                      	INC R5
00045f 2d04                      	MOV R16, R4
000460 3c08                      	CPI R16, 200
000461 f011                      	BREQ MIN_C
000462 940c 0454                 	JMP SALIR
                                 MIN_C:
000464 2444                      	CLR R4
000465 95a3                      	INC R26
000466 940c 0454                 	JMP SALIR
000468 9518                      	RETI
                                 	
                                 ; AQUI SE ACABAN LAS INTERRUPCIONES ***************************************************************
                                 ; EL PRESCALER*************************************************************************************
                                 prescaler1:
000469 e005                      	LDI R16, (1<<CS02)|(1<<CS00) ; SE CONFIGURA EL PRESACALER 1024
00046a bd05                      	OUT TCCR0B, R16
00046b ed0a                      	LDI R16, 218 ; LE CARGO EL VALOR DEL MAXIMO
00046c bd06                      	OUT TCNT0, R16 ; CARGO VALOR INICAL DEL CONTADPR
00046d 9508                      	RET


RESOURCE USE INFORMATION
------------------------

Notice:
The register and instruction counts are symbol table hit counts,
and hence implicitly used resources are not counted, eg, the
'lpm' instruction without operands implicitly uses r0 and z,
none of which are counted.

x,y,z are separate entities in the symbol table and are
counted separately from r26..r31 here.

.dseg memory usage only counts static data declared with .byte

"ATmega328P" register use summary:
x  :   0 y  :   0 z  :  12 r0 :  14 r1 :  12 r2 :  16 r3 :  13 r4 :   4 
r5 :   7 r6 :  14 r7 :   4 r8 :   1 r9 :  18 r10:  37 r11:  24 r12:  15 
r13:  10 r14:   5 r15:  12 r16: 263 r17:  47 r18:  16 r19:  40 r20:  14 
r21:   2 r22:  11 r23:   9 r24:  13 r25:  10 r26:   7 r27:   1 r28:   1 
r29:   1 r30:  25 r31:  12 
Registers used: 33 out of 35 (94.3%)

"ATmega328P" instruction use summary:
.lds  :   0 .sts  :   0 adc   :   0 add   :  12 adiw  :   0 and   :   0 
andi  :   0 asr   :   0 bclr  :   0 bld   :   0 brbc  :   0 brbs  :   0 
brcc  :   0 brcs  :   0 break :   0 breq  : 134 brge  :   0 brhc  :   0 
brhs  :   0 brid  :   0 brie  :   0 brlo  :   0 brlt  :   0 brmi  :   0 
brne  :  11 brpl  :   0 brsh  :  24 brtc  :   0 brts  :   0 brvc  :   0 
brvs  :   0 bset  :   0 bst   :   0 call  :   1 cbi   :  10 cbr   :   0 
clc   :   0 clh   :   0 cli   :   0 cln   :   0 clr   :  72 cls   :   0 
clt   :   0 clv   :   0 clz   :   0 com   :   0 cp    :   4 cpc   :   0 
cpi   : 167 cpse  :   0 dec   :  23 eor   :   0 fmul  :   0 fmuls :   0 
fmulsu:   0 icall :   0 ijmp  :   0 in    :   2 inc   :  42 jmp   : 170 
ld    :   0 ldd   :   0 ldi   :  77 lds   :   0 lpm   :  24 lsl   :   0 
lsr   :   0 mov   : 113 movw  :   0 mul   :   0 muls  :   0 mulsu :   0 
neg   :   0 nop   :   0 or    :   0 ori   :   0 out   :  13 pop   :   2 
push  :   4 rcall :   0 ret   :   1 reti  :   2 rjmp  :   0 rol   :   0 
ror   :   0 sbc   :   0 sbci  :   0 sbi   :  10 sbic  :   1 sbis  :  10 
sbiw  :   0 sbr   :   0 sbrc  :   0 sbrs  :   0 sec   :   0 seh   :   0 
sei   :   1 sen   :   0 ser   :   0 ses   :   0 set   :   0 sev   :   0 
sez   :   0 sleep :   0 spm   :   0 st    :   0 std   :   0 sts   :   6 
sub   :   0 subi  :   0 swap  :   0 tst   :   0 wdr   :   0 
Instructions used: 26 out of 113 (23.0%)

"ATmega328P" memory use summary [bytes]:
Segment   Begin    End      Code   Data   Used    Size   Use%
---------------------------------------------------------------
[.cseg] 0x000000 0x0008dc   2202     10   2212   32768   6.8%
[.dseg] 0x000100 0x000100      0      0      0    2048   0.0%
[.eseg] 0x000000 0x000000      0      0      0    1024   0.0%

Assembly complete, 0 errors, 0 warnings
