-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2016.2
-- Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity svm_classifier_getTanh is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    theta_in_V : IN STD_LOGIC_VECTOR (15 downto 0);
    ap_return : OUT STD_LOGIC_VECTOR (7 downto 0) );
end;


architecture behav of svm_classifier_getTanh is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_pp0_stg0_fsm_0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv8_20 : STD_LOGIC_VECTOR (7 downto 0) := "00100000";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv16_A00 : STD_LOGIC_VECTOR (15 downto 0) := "0000101000000000";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv9_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    constant ap_const_lv7_1 : STD_LOGIC_VECTOR (6 downto 0) := "0000001";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv21_7F737 : STD_LOGIC_VECTOR (20 downto 0) := "001111111011100110111";
    constant ap_const_lv21_8C9 : STD_LOGIC_VECTOR (20 downto 0) := "000000000100011001001";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv21_7FBEA : STD_LOGIC_VECTOR (20 downto 0) := "001111111101111101010";
    constant ap_const_lv21_416 : STD_LOGIC_VECTOR (20 downto 0) := "000000000010000010110";
    constant ap_const_lv21_7FDFE : STD_LOGIC_VECTOR (20 downto 0) := "001111111110111111110";
    constant ap_const_lv21_202 : STD_LOGIC_VECTOR (20 downto 0) := "000000000001000000010";
    constant ap_const_lv13_1657 : STD_LOGIC_VECTOR (12 downto 0) := "1011001010111";
    constant ap_const_lv13_9A8 : STD_LOGIC_VECTOR (12 downto 0) := "0100110101000";
    constant ap_const_lv11_595 : STD_LOGIC_VECTOR (10 downto 0) := "10110010101";
    constant ap_const_lv11_26A : STD_LOGIC_VECTOR (10 downto 0) := "01001101010";
    constant ap_const_lv11_596 : STD_LOGIC_VECTOR (10 downto 0) := "10110010110";
    constant ap_const_lv13_1351 : STD_LOGIC_VECTOR (12 downto 0) := "1001101010001";
    constant ap_const_lv13_1B2B : STD_LOGIC_VECTOR (12 downto 0) := "1101100101011";
    constant ap_const_lv13_4D4 : STD_LOGIC_VECTOR (12 downto 0) := "0010011010100";
    constant ap_const_lv13_0 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000000";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv14_0 : STD_LOGIC_VECTOR (13 downto 0) := "00000000000000";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv21_7FF00 : STD_LOGIC_VECTOR (20 downto 0) := "001111111111100000000";
    constant ap_const_lv21_100 : STD_LOGIC_VECTOR (20 downto 0) := "000000000000100000000";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv15_0 : STD_LOGIC_VECTOR (14 downto 0) := "000000000000000";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010011";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_true : BOOLEAN := true;

    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_sig_cseq_ST_pp0_stg0_fsm_0 : STD_LOGIC;
    signal ap_sig_18 : BOOLEAN;
    signal ap_reg_ppiten_pp0_it0 : STD_LOGIC;
    signal ap_reg_ppiten_pp0_it1 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it2 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it3 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it4 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it5 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it6 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it7 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it8 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it9 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it10 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it11 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it12 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it13 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it14 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it15 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it16 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it17 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it18 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it19 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it20 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it21 : STD_LOGIC := '0';
    signal sinh_lut_V_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal sinh_lut_V_ce0 : STD_LOGIC;
    signal sinh_lut_V_q0 : STD_LOGIC_VECTOR (8 downto 0);
    signal cosh_lut_V_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal cosh_lut_V_ce0 : STD_LOGIC;
    signal cosh_lut_V_q0 : STD_LOGIC_VECTOR (8 downto 0);
    signal neg_fu_191_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal neg_reg_1073 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_neg_reg_1073_pp0_iter1 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_neg_reg_1073_pp0_iter2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_neg_reg_1073_pp0_iter3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_neg_reg_1073_pp0_iter4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_neg_reg_1073_pp0_iter5 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_neg_reg_1073_pp0_iter6 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_neg_reg_1073_pp0_iter7 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_neg_reg_1073_pp0_iter8 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_neg_reg_1073_pp0_iter9 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_neg_reg_1073_pp0_iter10 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_neg_reg_1073_pp0_iter11 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_neg_reg_1073_pp0_iter12 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_neg_reg_1073_pp0_iter13 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_neg_reg_1073_pp0_iter14 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_neg_reg_1073_pp0_iter15 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_neg_reg_1073_pp0_iter16 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_neg_reg_1073_pp0_iter17 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_neg_reg_1073_pp0_iter18 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_neg_reg_1073_pp0_iter19 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_neg_reg_1073_pp0_iter20 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_s_29_fu_205_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_s_29_reg_1078 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_s_fu_213_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_s_reg_1083 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_s_reg_1083_pp0_iter1 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_s_reg_1083_pp0_iter2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_s_reg_1083_pp0_iter3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_s_reg_1083_pp0_iter4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_s_reg_1083_pp0_iter5 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_s_reg_1083_pp0_iter6 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_s_reg_1083_pp0_iter7 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_s_reg_1083_pp0_iter8 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_s_reg_1083_pp0_iter9 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_s_reg_1083_pp0_iter10 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_s_reg_1083_pp0_iter11 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_s_reg_1083_pp0_iter12 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_s_reg_1083_pp0_iter13 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_s_reg_1083_pp0_iter14 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_s_reg_1083_pp0_iter15 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_s_reg_1083_pp0_iter16 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_s_reg_1083_pp0_iter17 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_s_reg_1083_pp0_iter18 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_s_reg_1083_pp0_iter19 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_s_reg_1083_pp0_iter20 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_1_fu_261_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal p_1_reg_1087 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_reg_ppstg_p_1_reg_1087_pp0_iter1 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_reg_ppstg_p_1_reg_1087_pp0_iter2 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_28_fu_281_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_28_reg_1093 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_fu_315_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_reg_1100 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_30_fu_359_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_30_reg_1106 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_114_2_fu_397_p2 : STD_LOGIC_VECTOR (20 downto 0);
    signal p_Val2_114_2_reg_1112 : STD_LOGIC_VECTOR (20 downto 0);
    signal tmp_31_reg_1117 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_31_reg_1117_pp0_iter2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_109_2_fu_503_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal p_Val2_109_2_reg_1124 : STD_LOGIC_VECTOR (12 downto 0);
    signal p_Val2_112_2_fu_554_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal p_Val2_112_2_reg_1130 : STD_LOGIC_VECTOR (13 downto 0);
    signal mf_3_fu_560_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal mf_3_reg_1136 : STD_LOGIC_VECTOR (13 downto 0);
    signal mf15_3_fu_570_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal mf15_3_reg_1141 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_35_fu_610_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_35_reg_1146 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_44_reg_1152 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_44_reg_1152_pp0_iter3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_109_4_fu_775_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal p_Val2_109_4_reg_1158 : STD_LOGIC_VECTOR (14 downto 0);
    signal p_Val2_112_4_fu_818_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal p_Val2_112_4_reg_1164 : STD_LOGIC_VECTOR (13 downto 0);
    signal mf_5_fu_824_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal mf_5_reg_1170 : STD_LOGIC_VECTOR (13 downto 0);
    signal mf15_5_fu_830_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal mf15_5_reg_1175 : STD_LOGIC_VECTOR (14 downto 0);
    signal sincos_V_reg_1190 : STD_LOGIC_VECTOR (15 downto 0);
    signal sinsin_V_reg_1195 : STD_LOGIC_VECTOR (15 downto 0);
    signal cossin_V_reg_1200 : STD_LOGIC_VECTOR (15 downto 0);
    signal coscos_V_reg_1205 : STD_LOGIC_VECTOR (15 downto 0);
    signal pro_V_fu_1055_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_phiprechg_p_Val2_9_reg_180pp0_it21 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_9_phi_fu_184_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_phiprechg_p_Val2_9_reg_180pp0_it1 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_phiprechg_p_Val2_9_reg_180pp0_it2 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_phiprechg_p_Val2_9_reg_180pp0_it3 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_phiprechg_p_Val2_9_reg_180pp0_it4 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_phiprechg_p_Val2_9_reg_180pp0_it5 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_phiprechg_p_Val2_9_reg_180pp0_it6 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_phiprechg_p_Val2_9_reg_180pp0_it7 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_phiprechg_p_Val2_9_reg_180pp0_it8 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_phiprechg_p_Val2_9_reg_180pp0_it9 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_phiprechg_p_Val2_9_reg_180pp0_it10 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_phiprechg_p_Val2_9_reg_180pp0_it11 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_phiprechg_p_Val2_9_reg_180pp0_it12 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_phiprechg_p_Val2_9_reg_180pp0_it13 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_phiprechg_p_Val2_9_reg_180pp0_it14 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_phiprechg_p_Val2_9_reg_180pp0_it15 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_phiprechg_p_Val2_9_reg_180pp0_it16 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_phiprechg_p_Val2_9_reg_180pp0_it17 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_phiprechg_p_Val2_9_reg_180pp0_it18 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_phiprechg_p_Val2_9_reg_180pp0_it19 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_phiprechg_p_Val2_9_reg_180pp0_it20 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_7_fu_836_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_Val2_s_fu_199_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_27_fu_237_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal ret_V_fu_219_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_1_fu_241_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ret_V_1_fu_247_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_25_fu_229_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_s_fu_253_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_3_fu_269_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal theta_in_V_assign_fu_276_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_5_fu_289_p3 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp_137_cast_fu_297_p1 : STD_LOGIC_VECTOR (20 downto 0);
    signal tmp_1388_cast_cast_cast_fu_301_p3 : STD_LOGIC_VECTOR (20 downto 0);
    signal p_Val2_1_fu_309_p2 : STD_LOGIC_VECTOR (20 downto 0);
    signal tmp_2_fu_323_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_137_1_fu_333_p3 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp_137_1_cast_fu_341_p1 : STD_LOGIC_VECTOR (20 downto 0);
    signal tmp_1388_1_cast_cast_cast_fu_345_p3 : STD_LOGIC_VECTOR (20 downto 0);
    signal p_Val2_114_1_fu_353_p2 : STD_LOGIC_VECTOR (20 downto 0);
    signal tmp_16_fu_367_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_137_2_fu_377_p3 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp_137_2_cast_fu_385_p1 : STD_LOGIC_VECTOR (20 downto 0);
    signal tmp_1388_2_cast_cast_cast_fu_389_p3 : STD_LOGIC_VECTOR (20 downto 0);
    signal mf_1_fu_425_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal OP2_V_18_1_fu_418_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_124_1_fu_432_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_124_1_cast_fu_439_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_1326_1_cast_cast_cast_fu_449_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_4_fu_411_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal p_Val2_112_1_fu_456_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal mf_2_fu_466_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_6_fu_472_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_8_fu_482_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_10_fu_492_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_Val2_109_1_fu_443_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_1274_2_cast_fu_499_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal OP2_V_19_2_cast_fu_509_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_11_fu_519_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal mf15_2_fu_513_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_14_fu_533_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_13_fu_529_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_15_fu_543_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal p_Val2_112_1_cast_cast_fu_462_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_1326_2_cast_fu_550_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal OP2_V_19_3_cast_cast_fu_566_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_22_fu_576_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_137_3_fu_585_p3 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp_137_3_cast_fu_593_p1 : STD_LOGIC_VECTOR (20 downto 0);
    signal tmp_1388_3_cast_cast_cast_fu_597_p3 : STD_LOGIC_VECTOR (20 downto 0);
    signal p_Val2_114_3_fu_604_p2 : STD_LOGIC_VECTOR (20 downto 0);
    signal tmp_26_fu_618_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_137_4_fu_628_p3 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp_137_4_cast_fu_636_p1 : STD_LOGIC_VECTOR (20 downto 0);
    signal tmp_1388_4_cast_cast_cast_fu_640_p3 : STD_LOGIC_VECTOR (20 downto 0);
    signal p_Val2_114_4_fu_648_p2 : STD_LOGIC_VECTOR (20 downto 0);
    signal tmp_17_fu_665_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_18_fu_674_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_19_fu_683_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_Val2_109_2_cast2_fu_662_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_1274_3_cast_fu_690_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_20_fu_700_p4 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_32_fu_713_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_21_fu_709_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_34_fu_722_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_1326_3_cast_cast_fu_729_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal p_Val2_112_3_fu_733_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal mf_4_fu_738_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_36_fu_744_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_37_fu_754_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_29_v_fu_764_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_Val2_109_3_fu_694_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_1274_4_cast_fu_771_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal mf15_4_fu_781_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_38_fu_787_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_39_fu_797_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_43_fu_807_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_1326_4_cast_cast_fu_814_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_45_fu_841_p4 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_46_fu_850_p4 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_36_v_fu_859_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_1274_5_cast_fu_866_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_47_fu_875_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_48_fu_884_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_49_fu_893_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_1326_5_cast_cast_fu_900_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal p_Val2_109_5_fu_870_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_9_fu_909_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_Val2_2_fu_927_p0 : STD_LOGIC_VECTOR (11 downto 0);
    signal OP2_V_cast_fu_923_p1 : STD_LOGIC_VECTOR (20 downto 0);
    signal p_Val2_2_fu_927_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal OP1_V_cast_fu_919_p1 : STD_LOGIC_VECTOR (20 downto 0);
    signal p_Val2_2_fu_927_p2 : STD_LOGIC_VECTOR (20 downto 0);
    signal p_Val2_112_5_fu_904_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_12_fu_943_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_Val2_3_fu_957_p0 : STD_LOGIC_VECTOR (11 downto 0);
    signal OP2_V_1_cast_fu_953_p1 : STD_LOGIC_VECTOR (20 downto 0);
    signal p_Val2_3_fu_957_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_Val2_3_fu_957_p2 : STD_LOGIC_VECTOR (20 downto 0);
    signal p_Val2_4_fu_977_p0 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_Val2_4_fu_977_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal OP1_V_1_cast_fu_973_p1 : STD_LOGIC_VECTOR (20 downto 0);
    signal p_Val2_4_fu_977_p2 : STD_LOGIC_VECTOR (20 downto 0);
    signal p_Val2_5_fu_993_p0 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_Val2_5_fu_993_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_Val2_5_fu_993_p2 : STD_LOGIC_VECTOR (20 downto 0);
    signal tmp_40_fu_1013_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_33_fu_1009_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_41_fu_1027_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal cosh_out_V_fu_1017_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_1049_p0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_fu_1049_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal p_Val2_10_fu_1060_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_sig_pprstidle_pp0 : STD_LOGIC;
    signal ap_sig_311 : BOOLEAN;

    component svm_classifier_mul_12s_9ns_21_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (11 downto 0);
        din1 : IN STD_LOGIC_VECTOR (8 downto 0);
        dout : OUT STD_LOGIC_VECTOR (20 downto 0) );
    end component;


    component svm_classifier_sdiv_13ns_8s_13_17 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (12 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (12 downto 0) );
    end component;


    component svm_classifier_getTanh_sinh_lut_V IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (8 downto 0) );
    end component;


    component svm_classifier_getTanh_cosh_lut_V IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (8 downto 0) );
    end component;



begin
    sinh_lut_V_U : component svm_classifier_getTanh_sinh_lut_V
    generic map (
        DataWidth => 9,
        AddressRange => 6,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => sinh_lut_V_address0,
        ce0 => sinh_lut_V_ce0,
        q0 => sinh_lut_V_q0);

    cosh_lut_V_U : component svm_classifier_getTanh_cosh_lut_V
    generic map (
        DataWidth => 9,
        AddressRange => 6,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => cosh_lut_V_address0,
        ce0 => cosh_lut_V_ce0,
        q0 => cosh_lut_V_q0);

    svm_classifier_mul_12s_9ns_21_1_U3 : component svm_classifier_mul_12s_9ns_21_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 12,
        din1_WIDTH => 9,
        dout_WIDTH => 21)
    port map (
        din0 => p_Val2_2_fu_927_p0,
        din1 => p_Val2_2_fu_927_p1,
        dout => p_Val2_2_fu_927_p2);

    svm_classifier_mul_12s_9ns_21_1_U4 : component svm_classifier_mul_12s_9ns_21_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 12,
        din1_WIDTH => 9,
        dout_WIDTH => 21)
    port map (
        din0 => p_Val2_3_fu_957_p0,
        din1 => p_Val2_3_fu_957_p1,
        dout => p_Val2_3_fu_957_p2);

    svm_classifier_mul_12s_9ns_21_1_U5 : component svm_classifier_mul_12s_9ns_21_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 12,
        din1_WIDTH => 9,
        dout_WIDTH => 21)
    port map (
        din0 => p_Val2_4_fu_977_p0,
        din1 => p_Val2_4_fu_977_p1,
        dout => p_Val2_4_fu_977_p2);

    svm_classifier_mul_12s_9ns_21_1_U6 : component svm_classifier_mul_12s_9ns_21_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 12,
        din1_WIDTH => 9,
        dout_WIDTH => 21)
    port map (
        din0 => p_Val2_5_fu_993_p0,
        din1 => p_Val2_5_fu_993_p1,
        dout => p_Val2_5_fu_993_p2);

    svm_classifier_sdiv_13ns_8s_13_17_U7 : component svm_classifier_sdiv_13ns_8s_13_17
    generic map (
        ID => 1,
        NUM_STAGE => 17,
        din0_WIDTH => 13,
        din1_WIDTH => 8,
        dout_WIDTH => 13)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1049_p0,
        din1 => cosh_out_V_fu_1017_p4,
        ce => ap_const_logic_1,
        dout => grp_fu_1049_p2);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_pp0_stg0_fsm_0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp0_it1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_0) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0))))) then 
                    ap_reg_ppiten_pp0_it1 <= ap_start;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp0_it10_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it10 <= ap_const_logic_0;
            else
                if (not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0)))) then 
                    ap_reg_ppiten_pp0_it10 <= ap_reg_ppiten_pp0_it9;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp0_it11_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it11 <= ap_const_logic_0;
            else
                if (not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0)))) then 
                    ap_reg_ppiten_pp0_it11 <= ap_reg_ppiten_pp0_it10;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp0_it12_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it12 <= ap_const_logic_0;
            else
                if (not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0)))) then 
                    ap_reg_ppiten_pp0_it12 <= ap_reg_ppiten_pp0_it11;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp0_it13_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it13 <= ap_const_logic_0;
            else
                if (not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0)))) then 
                    ap_reg_ppiten_pp0_it13 <= ap_reg_ppiten_pp0_it12;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp0_it14_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it14 <= ap_const_logic_0;
            else
                if (not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0)))) then 
                    ap_reg_ppiten_pp0_it14 <= ap_reg_ppiten_pp0_it13;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp0_it15_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it15 <= ap_const_logic_0;
            else
                if (not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0)))) then 
                    ap_reg_ppiten_pp0_it15 <= ap_reg_ppiten_pp0_it14;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp0_it16_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it16 <= ap_const_logic_0;
            else
                if (not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0)))) then 
                    ap_reg_ppiten_pp0_it16 <= ap_reg_ppiten_pp0_it15;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp0_it17_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it17 <= ap_const_logic_0;
            else
                if (not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0)))) then 
                    ap_reg_ppiten_pp0_it17 <= ap_reg_ppiten_pp0_it16;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp0_it18_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it18 <= ap_const_logic_0;
            else
                if (not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0)))) then 
                    ap_reg_ppiten_pp0_it18 <= ap_reg_ppiten_pp0_it17;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp0_it19_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it19 <= ap_const_logic_0;
            else
                if (not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0)))) then 
                    ap_reg_ppiten_pp0_it19 <= ap_reg_ppiten_pp0_it18;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp0_it2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it2 <= ap_const_logic_0;
            else
                if (not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0)))) then 
                    ap_reg_ppiten_pp0_it2 <= ap_reg_ppiten_pp0_it1;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp0_it20_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it20 <= ap_const_logic_0;
            else
                if (not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0)))) then 
                    ap_reg_ppiten_pp0_it20 <= ap_reg_ppiten_pp0_it19;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp0_it21_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it21 <= ap_const_logic_0;
            else
                if (not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0)))) then 
                    ap_reg_ppiten_pp0_it21 <= ap_reg_ppiten_pp0_it20;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp0_it3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it3 <= ap_const_logic_0;
            else
                if (not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0)))) then 
                    ap_reg_ppiten_pp0_it3 <= ap_reg_ppiten_pp0_it2;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp0_it4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it4 <= ap_const_logic_0;
            else
                if (not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0)))) then 
                    ap_reg_ppiten_pp0_it4 <= ap_reg_ppiten_pp0_it3;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp0_it5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it5 <= ap_const_logic_0;
            else
                if (not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0)))) then 
                    ap_reg_ppiten_pp0_it5 <= ap_reg_ppiten_pp0_it4;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp0_it6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it6 <= ap_const_logic_0;
            else
                if (not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0)))) then 
                    ap_reg_ppiten_pp0_it6 <= ap_reg_ppiten_pp0_it5;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp0_it7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it7 <= ap_const_logic_0;
            else
                if (not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0)))) then 
                    ap_reg_ppiten_pp0_it7 <= ap_reg_ppiten_pp0_it6;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp0_it8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it8 <= ap_const_logic_0;
            else
                if (not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0)))) then 
                    ap_reg_ppiten_pp0_it8 <= ap_reg_ppiten_pp0_it7;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp0_it9_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it9 <= ap_const_logic_0;
            else
                if (not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0)))) then 
                    ap_reg_ppiten_pp0_it9 <= ap_reg_ppiten_pp0_it8;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_phiprechg_p_Val2_9_reg_180pp0_it2_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (ap_sig_311) then
                if ((tmp_s_reg_1083 = ap_const_lv1_0)) then 
                    ap_reg_phiprechg_p_Val2_9_reg_180pp0_it2 <= ap_const_lv8_20;
                elsif ((ap_true = ap_true)) then 
                    ap_reg_phiprechg_p_Val2_9_reg_180pp0_it2 <= ap_reg_phiprechg_p_Val2_9_reg_180pp0_it1;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it9) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0))))) then
                ap_reg_phiprechg_p_Val2_9_reg_180pp0_it10 <= ap_reg_phiprechg_p_Val2_9_reg_180pp0_it9;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it10) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0))))) then
                ap_reg_phiprechg_p_Val2_9_reg_180pp0_it11 <= ap_reg_phiprechg_p_Val2_9_reg_180pp0_it10;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it11) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0))))) then
                ap_reg_phiprechg_p_Val2_9_reg_180pp0_it12 <= ap_reg_phiprechg_p_Val2_9_reg_180pp0_it11;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it12) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0))))) then
                ap_reg_phiprechg_p_Val2_9_reg_180pp0_it13 <= ap_reg_phiprechg_p_Val2_9_reg_180pp0_it12;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it13) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0))))) then
                ap_reg_phiprechg_p_Val2_9_reg_180pp0_it14 <= ap_reg_phiprechg_p_Val2_9_reg_180pp0_it13;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it14) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0))))) then
                ap_reg_phiprechg_p_Val2_9_reg_180pp0_it15 <= ap_reg_phiprechg_p_Val2_9_reg_180pp0_it14;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it15) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0))))) then
                ap_reg_phiprechg_p_Val2_9_reg_180pp0_it16 <= ap_reg_phiprechg_p_Val2_9_reg_180pp0_it15;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it16) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0))))) then
                ap_reg_phiprechg_p_Val2_9_reg_180pp0_it17 <= ap_reg_phiprechg_p_Val2_9_reg_180pp0_it16;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it17) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0))))) then
                ap_reg_phiprechg_p_Val2_9_reg_180pp0_it18 <= ap_reg_phiprechg_p_Val2_9_reg_180pp0_it17;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it18) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0))))) then
                ap_reg_phiprechg_p_Val2_9_reg_180pp0_it19 <= ap_reg_phiprechg_p_Val2_9_reg_180pp0_it18;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it19) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0))))) then
                ap_reg_phiprechg_p_Val2_9_reg_180pp0_it20 <= ap_reg_phiprechg_p_Val2_9_reg_180pp0_it19;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it20) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0))))) then
                ap_reg_phiprechg_p_Val2_9_reg_180pp0_it21 <= ap_reg_phiprechg_p_Val2_9_reg_180pp0_it20;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0))))) then
                ap_reg_phiprechg_p_Val2_9_reg_180pp0_it3 <= ap_reg_phiprechg_p_Val2_9_reg_180pp0_it2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0))))) then
                ap_reg_phiprechg_p_Val2_9_reg_180pp0_it4 <= ap_reg_phiprechg_p_Val2_9_reg_180pp0_it3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0))))) then
                ap_reg_phiprechg_p_Val2_9_reg_180pp0_it5 <= ap_reg_phiprechg_p_Val2_9_reg_180pp0_it4;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0))))) then
                ap_reg_phiprechg_p_Val2_9_reg_180pp0_it6 <= ap_reg_phiprechg_p_Val2_9_reg_180pp0_it5;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0))))) then
                ap_reg_phiprechg_p_Val2_9_reg_180pp0_it7 <= ap_reg_phiprechg_p_Val2_9_reg_180pp0_it6;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0))))) then
                ap_reg_phiprechg_p_Val2_9_reg_180pp0_it8 <= ap_reg_phiprechg_p_Val2_9_reg_180pp0_it7;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0))))) then
                ap_reg_phiprechg_p_Val2_9_reg_180pp0_it9 <= ap_reg_phiprechg_p_Val2_9_reg_180pp0_it8;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_0) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0))))) then
                ap_reg_ppstg_neg_reg_1073_pp0_iter1 <= neg_reg_1073;
                ap_reg_ppstg_p_1_reg_1087_pp0_iter1 <= p_1_reg_1087;
                ap_reg_ppstg_tmp_s_reg_1083_pp0_iter1 <= tmp_s_reg_1083;
                neg_reg_1073 <= theta_in_V(15 downto 15);
                p_Val2_s_29_reg_1078 <= p_Val2_s_29_fu_205_p3;
                tmp_s_reg_1083 <= tmp_s_fu_213_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0)))) then
                ap_reg_ppstg_neg_reg_1073_pp0_iter10 <= ap_reg_ppstg_neg_reg_1073_pp0_iter9;
                ap_reg_ppstg_neg_reg_1073_pp0_iter11 <= ap_reg_ppstg_neg_reg_1073_pp0_iter10;
                ap_reg_ppstg_neg_reg_1073_pp0_iter12 <= ap_reg_ppstg_neg_reg_1073_pp0_iter11;
                ap_reg_ppstg_neg_reg_1073_pp0_iter13 <= ap_reg_ppstg_neg_reg_1073_pp0_iter12;
                ap_reg_ppstg_neg_reg_1073_pp0_iter14 <= ap_reg_ppstg_neg_reg_1073_pp0_iter13;
                ap_reg_ppstg_neg_reg_1073_pp0_iter15 <= ap_reg_ppstg_neg_reg_1073_pp0_iter14;
                ap_reg_ppstg_neg_reg_1073_pp0_iter16 <= ap_reg_ppstg_neg_reg_1073_pp0_iter15;
                ap_reg_ppstg_neg_reg_1073_pp0_iter17 <= ap_reg_ppstg_neg_reg_1073_pp0_iter16;
                ap_reg_ppstg_neg_reg_1073_pp0_iter18 <= ap_reg_ppstg_neg_reg_1073_pp0_iter17;
                ap_reg_ppstg_neg_reg_1073_pp0_iter19 <= ap_reg_ppstg_neg_reg_1073_pp0_iter18;
                ap_reg_ppstg_neg_reg_1073_pp0_iter2 <= ap_reg_ppstg_neg_reg_1073_pp0_iter1;
                ap_reg_ppstg_neg_reg_1073_pp0_iter20 <= ap_reg_ppstg_neg_reg_1073_pp0_iter19;
                ap_reg_ppstg_neg_reg_1073_pp0_iter3 <= ap_reg_ppstg_neg_reg_1073_pp0_iter2;
                ap_reg_ppstg_neg_reg_1073_pp0_iter4 <= ap_reg_ppstg_neg_reg_1073_pp0_iter3;
                ap_reg_ppstg_neg_reg_1073_pp0_iter5 <= ap_reg_ppstg_neg_reg_1073_pp0_iter4;
                ap_reg_ppstg_neg_reg_1073_pp0_iter6 <= ap_reg_ppstg_neg_reg_1073_pp0_iter5;
                ap_reg_ppstg_neg_reg_1073_pp0_iter7 <= ap_reg_ppstg_neg_reg_1073_pp0_iter6;
                ap_reg_ppstg_neg_reg_1073_pp0_iter8 <= ap_reg_ppstg_neg_reg_1073_pp0_iter7;
                ap_reg_ppstg_neg_reg_1073_pp0_iter9 <= ap_reg_ppstg_neg_reg_1073_pp0_iter8;
                ap_reg_ppstg_p_1_reg_1087_pp0_iter2 <= ap_reg_ppstg_p_1_reg_1087_pp0_iter1;
                ap_reg_ppstg_tmp_31_reg_1117_pp0_iter2 <= tmp_31_reg_1117;
                ap_reg_ppstg_tmp_44_reg_1152_pp0_iter3 <= tmp_44_reg_1152;
                ap_reg_ppstg_tmp_s_reg_1083_pp0_iter10 <= ap_reg_ppstg_tmp_s_reg_1083_pp0_iter9;
                ap_reg_ppstg_tmp_s_reg_1083_pp0_iter11 <= ap_reg_ppstg_tmp_s_reg_1083_pp0_iter10;
                ap_reg_ppstg_tmp_s_reg_1083_pp0_iter12 <= ap_reg_ppstg_tmp_s_reg_1083_pp0_iter11;
                ap_reg_ppstg_tmp_s_reg_1083_pp0_iter13 <= ap_reg_ppstg_tmp_s_reg_1083_pp0_iter12;
                ap_reg_ppstg_tmp_s_reg_1083_pp0_iter14 <= ap_reg_ppstg_tmp_s_reg_1083_pp0_iter13;
                ap_reg_ppstg_tmp_s_reg_1083_pp0_iter15 <= ap_reg_ppstg_tmp_s_reg_1083_pp0_iter14;
                ap_reg_ppstg_tmp_s_reg_1083_pp0_iter16 <= ap_reg_ppstg_tmp_s_reg_1083_pp0_iter15;
                ap_reg_ppstg_tmp_s_reg_1083_pp0_iter17 <= ap_reg_ppstg_tmp_s_reg_1083_pp0_iter16;
                ap_reg_ppstg_tmp_s_reg_1083_pp0_iter18 <= ap_reg_ppstg_tmp_s_reg_1083_pp0_iter17;
                ap_reg_ppstg_tmp_s_reg_1083_pp0_iter19 <= ap_reg_ppstg_tmp_s_reg_1083_pp0_iter18;
                ap_reg_ppstg_tmp_s_reg_1083_pp0_iter2 <= ap_reg_ppstg_tmp_s_reg_1083_pp0_iter1;
                ap_reg_ppstg_tmp_s_reg_1083_pp0_iter20 <= ap_reg_ppstg_tmp_s_reg_1083_pp0_iter19;
                ap_reg_ppstg_tmp_s_reg_1083_pp0_iter3 <= ap_reg_ppstg_tmp_s_reg_1083_pp0_iter2;
                ap_reg_ppstg_tmp_s_reg_1083_pp0_iter4 <= ap_reg_ppstg_tmp_s_reg_1083_pp0_iter3;
                ap_reg_ppstg_tmp_s_reg_1083_pp0_iter5 <= ap_reg_ppstg_tmp_s_reg_1083_pp0_iter4;
                ap_reg_ppstg_tmp_s_reg_1083_pp0_iter6 <= ap_reg_ppstg_tmp_s_reg_1083_pp0_iter5;
                ap_reg_ppstg_tmp_s_reg_1083_pp0_iter7 <= ap_reg_ppstg_tmp_s_reg_1083_pp0_iter6;
                ap_reg_ppstg_tmp_s_reg_1083_pp0_iter8 <= ap_reg_ppstg_tmp_s_reg_1083_pp0_iter7;
                ap_reg_ppstg_tmp_s_reg_1083_pp0_iter9 <= ap_reg_ppstg_tmp_s_reg_1083_pp0_iter8;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0))) and not((ap_reg_ppstg_tmp_s_reg_1083_pp0_iter3 = ap_const_lv1_0)))) then
                coscos_V_reg_1205 <= p_Val2_5_fu_993_p2(19 downto 4);
                cossin_V_reg_1200 <= p_Val2_4_fu_977_p2(19 downto 4);
                sincos_V_reg_1190 <= p_Val2_2_fu_927_p2(19 downto 4);
                sinsin_V_reg_1195 <= p_Val2_3_fu_957_p2(19 downto 4);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0))) and not((ap_reg_ppstg_tmp_s_reg_1083_pp0_iter1 = ap_const_lv1_0)) and not((ap_const_lv1_0 = tmp_31_reg_1117)))) then
                mf15_3_reg_1141 <= mf15_3_fu_570_p2;
                mf_3_reg_1136 <= mf_3_fu_560_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0))) and not((ap_reg_ppstg_tmp_s_reg_1083_pp0_iter2 = ap_const_lv1_0)) and not((ap_const_lv1_0 = tmp_44_reg_1152)))) then
                mf15_5_reg_1175 <= mf15_5_fu_830_p2;
                mf_5_reg_1170 <= mf_5_fu_824_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_0) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0))) and not((tmp_s_fu_213_p2 = ap_const_lv1_0)))) then
                p_1_reg_1087 <= p_1_fu_261_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0))) and not((ap_reg_ppstg_tmp_s_reg_1083_pp0_iter1 = ap_const_lv1_0)))) then
                p_Val2_109_2_reg_1124 <= p_Val2_109_2_fu_503_p2;
                p_Val2_112_2_reg_1130 <= p_Val2_112_2_fu_554_p2;
                tmp_35_reg_1146 <= p_Val2_114_3_fu_604_p2(18 downto 18);
                tmp_44_reg_1152 <= p_Val2_114_4_fu_648_p2(18 downto 18);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0))) and not((ap_reg_ppstg_tmp_s_reg_1083_pp0_iter2 = ap_const_lv1_0)))) then
                p_Val2_109_4_reg_1158 <= p_Val2_109_4_fu_775_p2;
                p_Val2_112_4_reg_1164 <= p_Val2_112_4_fu_818_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_0) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0))) and not((tmp_s_reg_1083 = ap_const_lv1_0)))) then
                    p_Val2_114_2_reg_1112(20 downto 2) <= p_Val2_114_2_fu_397_p2(20 downto 2);
                tmp_28_reg_1093 <= theta_in_V_assign_fu_276_p2(15 downto 15);
                tmp_29_reg_1100 <= p_Val2_1_fu_309_p2(18 downto 18);
                tmp_30_reg_1106 <= p_Val2_114_1_fu_353_p2(18 downto 18);
                tmp_31_reg_1117 <= p_Val2_114_2_fu_397_p2(18 downto 18);
            end if;
        end if;
    end process;
    p_Val2_114_2_reg_1112(1 downto 0) <= "10";

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_reg_ppiten_pp0_it0, ap_sig_pprstidle_pp0)
    begin
        case ap_CS_fsm is
            when ap_ST_pp0_stg0_fsm_0 => 
                ap_NS_fsm <= ap_ST_pp0_stg0_fsm_0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    OP1_V_1_cast_fu_973_p1 <= std_logic_vector(resize(unsigned(cosh_lut_V_q0),21));
    OP1_V_cast_fu_919_p1 <= std_logic_vector(resize(unsigned(sinh_lut_V_q0),21));
    OP2_V_18_1_fu_418_p3 <= 
        ap_const_lv11_595 when (tmp_28_reg_1093(0) = '1') else 
        ap_const_lv11_26A;
    OP2_V_19_2_cast_fu_509_p1 <= std_logic_vector(resize(unsigned(p_Val2_109_1_fu_443_p2),14));
    OP2_V_19_3_cast_cast_fu_566_p1 <= std_logic_vector(resize(unsigned(p_Val2_109_2_fu_503_p2),14));
        OP2_V_1_cast_fu_953_p1 <= std_logic_vector(resize(signed(tmp_12_fu_943_p4),21));

        OP2_V_cast_fu_923_p1 <= std_logic_vector(resize(signed(tmp_9_fu_909_p4),21));


    ap_done_assign_proc : process(ap_start, ap_sig_cseq_ST_pp0_stg0_fsm_0, ap_reg_ppiten_pp0_it0, ap_reg_ppiten_pp0_it21)
    begin
        if ((((ap_const_logic_0 = ap_start) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it0)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it21) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0)))))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_sig_cseq_ST_pp0_stg0_fsm_0, ap_reg_ppiten_pp0_it0, ap_reg_ppiten_pp0_it1, ap_reg_ppiten_pp0_it2, ap_reg_ppiten_pp0_it3, ap_reg_ppiten_pp0_it4, ap_reg_ppiten_pp0_it5, ap_reg_ppiten_pp0_it6, ap_reg_ppiten_pp0_it7, ap_reg_ppiten_pp0_it8, ap_reg_ppiten_pp0_it9, ap_reg_ppiten_pp0_it10, ap_reg_ppiten_pp0_it11, ap_reg_ppiten_pp0_it12, ap_reg_ppiten_pp0_it13, ap_reg_ppiten_pp0_it14, ap_reg_ppiten_pp0_it15, ap_reg_ppiten_pp0_it16, ap_reg_ppiten_pp0_it17, ap_reg_ppiten_pp0_it18, ap_reg_ppiten_pp0_it19, ap_reg_ppiten_pp0_it20, ap_reg_ppiten_pp0_it21)
    begin
        if (((ap_const_logic_0 = ap_start) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_0) and (ap_const_logic_0 = ap_reg_ppiten_pp0_it0) and (ap_const_logic_0 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_0 = ap_reg_ppiten_pp0_it2) and (ap_const_logic_0 = ap_reg_ppiten_pp0_it3) and (ap_const_logic_0 = ap_reg_ppiten_pp0_it4) and (ap_const_logic_0 = ap_reg_ppiten_pp0_it5) and (ap_const_logic_0 = ap_reg_ppiten_pp0_it6) and (ap_const_logic_0 = ap_reg_ppiten_pp0_it7) and (ap_const_logic_0 = ap_reg_ppiten_pp0_it8) and (ap_const_logic_0 = ap_reg_ppiten_pp0_it9) and (ap_const_logic_0 = ap_reg_ppiten_pp0_it10) and (ap_const_logic_0 = ap_reg_ppiten_pp0_it11) and (ap_const_logic_0 = ap_reg_ppiten_pp0_it12) and (ap_const_logic_0 = ap_reg_ppiten_pp0_it13) and (ap_const_logic_0 = ap_reg_ppiten_pp0_it14) and (ap_const_logic_0 = ap_reg_ppiten_pp0_it15) and (ap_const_logic_0 = ap_reg_ppiten_pp0_it16) and (ap_const_logic_0 = ap_reg_ppiten_pp0_it17) and (ap_const_logic_0 = ap_reg_ppiten_pp0_it18) and (ap_const_logic_0 = ap_reg_ppiten_pp0_it19) and (ap_const_logic_0 = ap_reg_ppiten_pp0_it20) and (ap_const_logic_0 = ap_reg_ppiten_pp0_it21))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_start, ap_sig_cseq_ST_pp0_stg0_fsm_0, ap_reg_ppiten_pp0_it0)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0))))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    ap_reg_phiprechg_p_Val2_9_reg_180pp0_it1 <= "XXXXXXXX";
    ap_reg_ppiten_pp0_it0 <= ap_start;
    ap_return <= 
        p_Val2_10_fu_1060_p2 when (ap_reg_ppstg_neg_reg_1073_pp0_iter20(0) = '1') else 
        p_Val2_9_phi_fu_184_p4;

    ap_sig_18_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_18 <= (ap_CS_fsm(0 downto 0) = ap_const_lv1_1);
    end process;


    ap_sig_311_assign_proc : process(ap_start, ap_sig_cseq_ST_pp0_stg0_fsm_0, ap_reg_ppiten_pp0_it0, ap_reg_ppiten_pp0_it1)
    begin
                ap_sig_311 <= ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_0) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0))));
    end process;


    ap_sig_cseq_ST_pp0_stg0_fsm_0_assign_proc : process(ap_sig_18)
    begin
        if (ap_sig_18) then 
            ap_sig_cseq_ST_pp0_stg0_fsm_0 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_pp0_stg0_fsm_0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_pprstidle_pp0_assign_proc : process(ap_start, ap_reg_ppiten_pp0_it0, ap_reg_ppiten_pp0_it1, ap_reg_ppiten_pp0_it2, ap_reg_ppiten_pp0_it3, ap_reg_ppiten_pp0_it4, ap_reg_ppiten_pp0_it5, ap_reg_ppiten_pp0_it6, ap_reg_ppiten_pp0_it7, ap_reg_ppiten_pp0_it8, ap_reg_ppiten_pp0_it9, ap_reg_ppiten_pp0_it10, ap_reg_ppiten_pp0_it11, ap_reg_ppiten_pp0_it12, ap_reg_ppiten_pp0_it13, ap_reg_ppiten_pp0_it14, ap_reg_ppiten_pp0_it15, ap_reg_ppiten_pp0_it16, ap_reg_ppiten_pp0_it17, ap_reg_ppiten_pp0_it18, ap_reg_ppiten_pp0_it19, ap_reg_ppiten_pp0_it20)
    begin
        if (((ap_const_logic_0 = ap_start) and (ap_const_logic_0 = ap_reg_ppiten_pp0_it0) and (ap_const_logic_0 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_0 = ap_reg_ppiten_pp0_it2) and (ap_const_logic_0 = ap_reg_ppiten_pp0_it3) and (ap_const_logic_0 = ap_reg_ppiten_pp0_it4) and (ap_const_logic_0 = ap_reg_ppiten_pp0_it5) and (ap_const_logic_0 = ap_reg_ppiten_pp0_it6) and (ap_const_logic_0 = ap_reg_ppiten_pp0_it7) and (ap_const_logic_0 = ap_reg_ppiten_pp0_it8) and (ap_const_logic_0 = ap_reg_ppiten_pp0_it9) and (ap_const_logic_0 = ap_reg_ppiten_pp0_it10) and (ap_const_logic_0 = ap_reg_ppiten_pp0_it11) and (ap_const_logic_0 = ap_reg_ppiten_pp0_it12) and (ap_const_logic_0 = ap_reg_ppiten_pp0_it13) and (ap_const_logic_0 = ap_reg_ppiten_pp0_it14) and (ap_const_logic_0 = ap_reg_ppiten_pp0_it15) and (ap_const_logic_0 = ap_reg_ppiten_pp0_it16) and (ap_const_logic_0 = ap_reg_ppiten_pp0_it17) and (ap_const_logic_0 = ap_reg_ppiten_pp0_it18) and (ap_const_logic_0 = ap_reg_ppiten_pp0_it19) and (ap_const_logic_0 = ap_reg_ppiten_pp0_it20))) then 
            ap_sig_pprstidle_pp0 <= ap_const_logic_1;
        else 
            ap_sig_pprstidle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    cosh_lut_V_address0 <= tmp_7_fu_836_p1(3 - 1 downto 0);

    cosh_lut_V_ce0_assign_proc : process(ap_start, ap_reg_ppiten_pp0_it0, ap_reg_ppiten_pp0_it3)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0))))) then 
            cosh_lut_V_ce0 <= ap_const_logic_1;
        else 
            cosh_lut_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    cosh_out_V_fu_1017_p4 <= tmp_40_fu_1013_p2(14 downto 7);
    grp_fu_1049_p0 <= (tmp_41_fu_1027_p4 & ap_const_lv5_0);
    mf15_2_fu_513_p2 <= std_logic_vector(unsigned(ap_const_lv14_0) - unsigned(OP2_V_19_2_cast_fu_509_p1));
    mf15_3_fu_570_p2 <= std_logic_vector(unsigned(ap_const_lv14_0) - unsigned(OP2_V_19_3_cast_cast_fu_566_p1));
    mf15_4_fu_781_p2 <= std_logic_vector(unsigned(ap_const_lv15_0) - unsigned(p_Val2_109_3_fu_694_p2));
    mf15_5_fu_830_p2 <= std_logic_vector(unsigned(ap_const_lv15_0) - unsigned(p_Val2_109_4_fu_775_p2));
    mf_1_fu_425_p3 <= 
        ap_const_lv11_26A when (tmp_28_reg_1093(0) = '1') else 
        ap_const_lv11_596;
    mf_2_fu_466_p2 <= std_logic_vector(unsigned(ap_const_lv13_0) - unsigned(p_Val2_112_1_fu_456_p2));
    mf_3_fu_560_p2 <= std_logic_vector(unsigned(ap_const_lv14_0) - unsigned(p_Val2_112_2_fu_554_p2));
    mf_4_fu_738_p2 <= std_logic_vector(unsigned(ap_const_lv14_0) - unsigned(p_Val2_112_3_fu_733_p2));
    mf_5_fu_824_p2 <= std_logic_vector(unsigned(ap_const_lv14_0) - unsigned(p_Val2_112_4_fu_818_p2));
    neg_fu_191_p3 <= theta_in_V(15 downto 15);
    p_1_fu_261_p3 <= 
        p_s_fu_253_p3 when (tmp_25_fu_229_p3(0) = '1') else 
        ret_V_fu_219_p4;
    p_Val2_109_1_fu_443_p2 <= std_logic_vector(signed(ap_const_lv13_1351) + signed(tmp_124_1_cast_fu_439_p1));
    p_Val2_109_2_cast2_fu_662_p1 <= std_logic_vector(resize(unsigned(p_Val2_109_2_reg_1124),15));
    p_Val2_109_2_fu_503_p2 <= std_logic_vector(unsigned(p_Val2_109_1_fu_443_p2) + unsigned(tmp_1274_2_cast_fu_499_p1));
    p_Val2_109_3_fu_694_p2 <= std_logic_vector(unsigned(p_Val2_109_2_cast2_fu_662_p1) + unsigned(tmp_1274_3_cast_fu_690_p1));
    p_Val2_109_4_fu_775_p2 <= std_logic_vector(unsigned(p_Val2_109_3_fu_694_p2) + unsigned(tmp_1274_4_cast_fu_771_p1));
    p_Val2_109_5_fu_870_p2 <= std_logic_vector(unsigned(p_Val2_109_4_reg_1158) + unsigned(tmp_1274_5_cast_fu_866_p1));
    p_Val2_10_fu_1060_p2 <= std_logic_vector(unsigned(ap_const_lv8_0) - unsigned(p_Val2_9_phi_fu_184_p4));
        p_Val2_112_1_cast_cast_fu_462_p1 <= std_logic_vector(resize(signed(p_Val2_112_1_fu_456_p2),14));

    p_Val2_112_1_fu_456_p2 <= std_logic_vector(unsigned(tmp_1326_1_cast_cast_cast_fu_449_p3) + unsigned(tmp_4_fu_411_p3));
    p_Val2_112_2_fu_554_p2 <= std_logic_vector(signed(p_Val2_112_1_cast_cast_fu_462_p1) + signed(tmp_1326_2_cast_fu_550_p1));
    p_Val2_112_3_fu_733_p2 <= std_logic_vector(unsigned(p_Val2_112_2_reg_1130) + unsigned(tmp_1326_3_cast_cast_fu_729_p1));
    p_Val2_112_4_fu_818_p2 <= std_logic_vector(unsigned(p_Val2_112_3_fu_733_p2) + unsigned(tmp_1326_4_cast_cast_fu_814_p1));
    p_Val2_112_5_fu_904_p2 <= std_logic_vector(unsigned(p_Val2_112_4_reg_1164) + unsigned(tmp_1326_5_cast_cast_fu_900_p1));
    p_Val2_114_1_fu_353_p2 <= std_logic_vector(signed(tmp_137_1_cast_fu_341_p1) - signed(tmp_1388_1_cast_cast_cast_fu_345_p3));
    p_Val2_114_2_fu_397_p2 <= std_logic_vector(signed(tmp_137_2_cast_fu_385_p1) - signed(tmp_1388_2_cast_cast_cast_fu_389_p3));
    p_Val2_114_3_fu_604_p2 <= std_logic_vector(signed(tmp_137_3_cast_fu_593_p1) - signed(tmp_1388_3_cast_cast_cast_fu_597_p3));
    p_Val2_114_4_fu_648_p2 <= std_logic_vector(signed(tmp_137_4_cast_fu_636_p1) - signed(tmp_1388_4_cast_cast_cast_fu_640_p3));
    p_Val2_1_fu_309_p2 <= std_logic_vector(signed(tmp_137_cast_fu_297_p1) - signed(tmp_1388_cast_cast_cast_fu_301_p3));
    p_Val2_2_fu_927_p0 <= OP2_V_cast_fu_923_p1(12 - 1 downto 0);
    p_Val2_2_fu_927_p1 <= OP1_V_cast_fu_919_p1(9 - 1 downto 0);
    p_Val2_3_fu_957_p0 <= OP2_V_1_cast_fu_953_p1(12 - 1 downto 0);
    p_Val2_3_fu_957_p1 <= OP1_V_cast_fu_919_p1(9 - 1 downto 0);
    p_Val2_4_fu_977_p0 <= OP2_V_1_cast_fu_953_p1(12 - 1 downto 0);
    p_Val2_4_fu_977_p1 <= OP1_V_1_cast_fu_973_p1(9 - 1 downto 0);
    p_Val2_5_fu_993_p0 <= OP2_V_cast_fu_923_p1(12 - 1 downto 0);
    p_Val2_5_fu_993_p1 <= OP1_V_1_cast_fu_973_p1(9 - 1 downto 0);

    p_Val2_9_phi_fu_184_p4_assign_proc : process(ap_reg_ppiten_pp0_it21, ap_reg_ppstg_tmp_s_reg_1083_pp0_iter20, pro_V_fu_1055_p1, ap_reg_phiprechg_p_Val2_9_reg_180pp0_it21)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it21) and not((ap_reg_ppstg_tmp_s_reg_1083_pp0_iter20 = ap_const_lv1_0)))) then 
            p_Val2_9_phi_fu_184_p4 <= pro_V_fu_1055_p1;
        else 
            p_Val2_9_phi_fu_184_p4 <= ap_reg_phiprechg_p_Val2_9_reg_180pp0_it21;
        end if; 
    end process;

    p_Val2_s_29_fu_205_p3 <= 
        p_Val2_s_fu_199_p2 when (neg_fu_191_p3(0) = '1') else 
        theta_in_V;
    p_Val2_s_fu_199_p2 <= std_logic_vector(unsigned(ap_const_lv16_0) - unsigned(theta_in_V));
    p_s_fu_253_p3 <= 
        ret_V_fu_219_p4 when (tmp_1_fu_241_p2(0) = '1') else 
        ret_V_1_fu_247_p2;
    pro_V_fu_1055_p1 <= grp_fu_1049_p2(8 - 1 downto 0);
    ret_V_1_fu_247_p2 <= std_logic_vector(unsigned(ap_const_lv7_1) + unsigned(ret_V_fu_219_p4));
    ret_V_fu_219_p4 <= p_Val2_s_29_fu_205_p3(15 downto 9);
    sinh_lut_V_address0 <= tmp_7_fu_836_p1(3 - 1 downto 0);

    sinh_lut_V_ce0_assign_proc : process(ap_start, ap_reg_ppiten_pp0_it0, ap_reg_ppiten_pp0_it3)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_start = ap_const_logic_0))))) then 
            sinh_lut_V_ce0 <= ap_const_logic_1;
        else 
            sinh_lut_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    theta_in_V_assign_fu_276_p2 <= std_logic_vector(unsigned(p_Val2_s_29_reg_1078) - unsigned(tmp_3_fu_269_p3));
    tmp_10_fu_492_p3 <= 
        tmp_6_fu_472_p4 when (tmp_30_reg_1106(0) = '1') else 
        tmp_8_fu_482_p4;
    tmp_11_fu_519_p4 <= p_Val2_109_1_fu_443_p2(12 downto 3);
        tmp_124_1_cast_fu_439_p1 <= std_logic_vector(resize(signed(tmp_124_1_fu_432_p3),13));

    tmp_124_1_fu_432_p3 <= 
        mf_1_fu_425_p3 when (tmp_29_reg_1100(0) = '1') else 
        OP2_V_18_1_fu_418_p3;
        tmp_1274_2_cast_fu_499_p1 <= std_logic_vector(resize(signed(tmp_10_fu_492_p3),13));

        tmp_1274_3_cast_fu_690_p1 <= std_logic_vector(resize(signed(tmp_19_fu_683_p3),15));

        tmp_1274_4_cast_fu_771_p1 <= std_logic_vector(resize(signed(tmp_29_v_fu_764_p3),15));

        tmp_1274_5_cast_fu_866_p1 <= std_logic_vector(resize(signed(tmp_36_v_fu_859_p3),15));

    tmp_12_fu_943_p4 <= p_Val2_112_5_fu_904_p2(13 downto 2);
    tmp_1326_1_cast_cast_cast_fu_449_p3 <= 
        ap_const_lv13_1B2B when (tmp_29_reg_1100(0) = '1') else 
        ap_const_lv13_4D4;
        tmp_1326_2_cast_fu_550_p1 <= std_logic_vector(resize(signed(tmp_15_fu_543_p3),14));

        tmp_1326_3_cast_cast_fu_729_p1 <= std_logic_vector(resize(signed(tmp_34_fu_722_p3),14));

        tmp_1326_4_cast_cast_fu_814_p1 <= std_logic_vector(resize(signed(tmp_43_fu_807_p3),14));

        tmp_1326_5_cast_cast_fu_900_p1 <= std_logic_vector(resize(signed(tmp_49_fu_893_p3),14));

        tmp_137_1_cast_fu_341_p1 <= std_logic_vector(resize(signed(tmp_137_1_fu_333_p3),21));

    tmp_137_1_fu_333_p3 <= (tmp_2_fu_323_p4 & ap_const_lv3_0);
        tmp_137_2_cast_fu_385_p1 <= std_logic_vector(resize(signed(tmp_137_2_fu_377_p3),21));

    tmp_137_2_fu_377_p3 <= (tmp_16_fu_367_p4 & ap_const_lv3_0);
        tmp_137_3_cast_fu_593_p1 <= std_logic_vector(resize(signed(tmp_137_3_fu_585_p3),21));

    tmp_137_3_fu_585_p3 <= (tmp_22_fu_576_p4 & ap_const_lv3_0);
        tmp_137_4_cast_fu_636_p1 <= std_logic_vector(resize(signed(tmp_137_4_fu_628_p3),21));

    tmp_137_4_fu_628_p3 <= (tmp_26_fu_618_p4 & ap_const_lv3_0);
        tmp_137_cast_fu_297_p1 <= std_logic_vector(resize(signed(tmp_5_fu_289_p3),21));

    tmp_1388_1_cast_cast_cast_fu_345_p3 <= 
        ap_const_lv21_7FBEA when (tmp_29_fu_315_p3(0) = '1') else 
        ap_const_lv21_416;
    tmp_1388_2_cast_cast_cast_fu_389_p3 <= 
        ap_const_lv21_7FDFE when (tmp_30_fu_359_p3(0) = '1') else 
        ap_const_lv21_202;
    tmp_1388_3_cast_cast_cast_fu_597_p3 <= 
        ap_const_lv21_7FF00 when (tmp_31_reg_1117(0) = '1') else 
        ap_const_lv21_100;
    tmp_1388_4_cast_cast_cast_fu_640_p3 <= 
        ap_const_lv21_7FF00 when (tmp_35_fu_610_p3(0) = '1') else 
        ap_const_lv21_100;
    tmp_1388_cast_cast_cast_fu_301_p3 <= 
        ap_const_lv21_7F737 when (tmp_28_fu_281_p3(0) = '1') else 
        ap_const_lv21_8C9;
    tmp_13_fu_529_p1 <= std_logic_vector(resize(unsigned(tmp_11_fu_519_p4),11));
    tmp_14_fu_533_p4 <= mf15_2_fu_513_p2(13 downto 3);
    tmp_15_fu_543_p3 <= 
        tmp_14_fu_533_p4 when (tmp_30_reg_1106(0) = '1') else 
        tmp_13_fu_529_p1;
    tmp_16_fu_367_p4 <= p_Val2_114_1_fu_353_p2(18 downto 3);
    tmp_17_fu_665_p4 <= mf_3_reg_1136(13 downto 4);
    tmp_18_fu_674_p4 <= p_Val2_112_2_reg_1130(13 downto 4);
    tmp_19_fu_683_p3 <= 
        tmp_17_fu_665_p4 when (ap_reg_ppstg_tmp_31_reg_1117_pp0_iter2(0) = '1') else 
        tmp_18_fu_674_p4;
    tmp_1_fu_241_p2 <= "1" when (tmp_27_fu_237_p1 = ap_const_lv9_0) else "0";
    tmp_20_fu_700_p4 <= p_Val2_109_2_reg_1124(12 downto 4);
    tmp_21_fu_709_p1 <= std_logic_vector(resize(unsigned(tmp_20_fu_700_p4),10));
    tmp_22_fu_576_p4 <= p_Val2_114_2_reg_1112(18 downto 3);
    tmp_25_fu_229_p3 <= p_Val2_s_29_fu_205_p3(15 downto 15);
    tmp_26_fu_618_p4 <= p_Val2_114_3_fu_604_p2(18 downto 3);
    tmp_27_fu_237_p1 <= p_Val2_s_29_fu_205_p3(9 - 1 downto 0);
    tmp_28_fu_281_p3 <= theta_in_V_assign_fu_276_p2(15 downto 15);
    tmp_29_fu_315_p3 <= p_Val2_1_fu_309_p2(18 downto 18);
    tmp_29_v_fu_764_p3 <= 
        tmp_36_fu_744_p4 when (tmp_35_reg_1146(0) = '1') else 
        tmp_37_fu_754_p4;
    tmp_2_fu_323_p4 <= p_Val2_1_fu_309_p2(18 downto 3);
    tmp_30_fu_359_p3 <= p_Val2_114_1_fu_353_p2(18 downto 18);
    tmp_32_fu_713_p4 <= mf15_3_reg_1141(13 downto 4);
    tmp_33_fu_1009_p2 <= std_logic_vector(unsigned(cossin_V_reg_1200) + unsigned(sincos_V_reg_1190));
    tmp_34_fu_722_p3 <= 
        tmp_32_fu_713_p4 when (ap_reg_ppstg_tmp_31_reg_1117_pp0_iter2(0) = '1') else 
        tmp_21_fu_709_p1;
    tmp_35_fu_610_p3 <= p_Val2_114_3_fu_604_p2(18 downto 18);
    tmp_36_fu_744_p4 <= mf_4_fu_738_p2(13 downto 4);
    tmp_36_v_fu_859_p3 <= 
        tmp_45_fu_841_p4 when (ap_reg_ppstg_tmp_44_reg_1152_pp0_iter3(0) = '1') else 
        tmp_46_fu_850_p4;
    tmp_37_fu_754_p4 <= p_Val2_112_3_fu_733_p2(13 downto 4);
    tmp_38_fu_787_p4 <= mf15_4_fu_781_p2(14 downto 4);
    tmp_39_fu_797_p4 <= p_Val2_109_3_fu_694_p2(14 downto 4);
    tmp_3_fu_269_p3 <= (p_1_reg_1087 & ap_const_lv9_0);
    tmp_40_fu_1013_p2 <= std_logic_vector(unsigned(coscos_V_reg_1205) + unsigned(sinsin_V_reg_1195));
    tmp_41_fu_1027_p4 <= tmp_33_fu_1009_p2(14 downto 7);
    tmp_43_fu_807_p3 <= 
        tmp_38_fu_787_p4 when (tmp_35_reg_1146(0) = '1') else 
        tmp_39_fu_797_p4;
    tmp_45_fu_841_p4 <= mf_5_reg_1170(13 downto 5);
    tmp_46_fu_850_p4 <= p_Val2_112_4_reg_1164(13 downto 5);
    tmp_47_fu_875_p4 <= mf15_5_reg_1175(14 downto 5);
    tmp_48_fu_884_p4 <= p_Val2_109_4_reg_1158(14 downto 5);
    tmp_49_fu_893_p3 <= 
        tmp_47_fu_875_p4 when (ap_reg_ppstg_tmp_44_reg_1152_pp0_iter3(0) = '1') else 
        tmp_48_fu_884_p4;
    tmp_4_fu_411_p3 <= 
        ap_const_lv13_1657 when (tmp_28_reg_1093(0) = '1') else 
        ap_const_lv13_9A8;
    tmp_5_fu_289_p3 <= (theta_in_V_assign_fu_276_p2 & ap_const_lv3_0);
    tmp_6_fu_472_p4 <= mf_2_fu_466_p2(12 downto 3);
        tmp_7_fu_836_p1 <= std_logic_vector(resize(signed(ap_reg_ppstg_p_1_reg_1087_pp0_iter2),64));

    tmp_8_fu_482_p4 <= p_Val2_112_1_fu_456_p2(12 downto 3);
    tmp_9_fu_909_p4 <= p_Val2_109_5_fu_870_p2(13 downto 2);
    tmp_s_fu_213_p2 <= "1" when (signed(p_Val2_s_29_fu_205_p3) < signed(ap_const_lv16_A00)) else "0";
end behav;
