
---------- Begin Simulation Statistics ----------
final_tick                                78932126500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 256077                       # Simulator instruction rate (inst/s)
host_mem_usage                                 671960                       # Number of bytes of host memory used
host_op_rate                                   256580                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   390.51                       # Real time elapsed on the host
host_tick_rate                              202127098                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     100196363                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.078932                       # Number of seconds simulated
sim_ticks                                 78932126500                       # Number of ticks simulated
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     100196363                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.578643                       # CPI: cycles per instruction
system.cpu.discardedOps                        190568                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                        25790155                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.633456                       # IPC: instructions per cycle
system.cpu.numCycles                        157864253                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46526151     46.43%     46.43% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20720      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42691081     42.61%     89.06% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10958393     10.94%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196363                       # Class of committed instruction
system.cpu.tickCycles                       132074098                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    84                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        77318                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        187587                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           78                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       302567                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1815                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       607434                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1815                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                 4485795                       # Number of BP lookups
system.cpu.branchPred.condPredicted           3735270                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             80995                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              2103972                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 2101856                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.899428                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                   65397                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 14                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             697                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                289                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              408                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          168                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     51722768                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51722768                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51723364                       # number of overall hits
system.cpu.dcache.overall_hits::total        51723364                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       335692                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         335692                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       343515                       # number of overall misses
system.cpu.dcache.overall_misses::total        343515                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  14705166000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  14705166000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  14705166000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  14705166000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52058460                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52058460                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52066879                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52066879                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.006448                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.006448                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.006598                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.006598                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 43805.530069                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 43805.530069                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 42807.929785                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 42807.929785                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       269535                       # number of writebacks
system.cpu.dcache.writebacks::total            269535                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        35213                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        35213                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        35213                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        35213                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       300479                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       300479                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       304434                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       304434                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  11947173000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  11947173000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  12303004500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  12303004500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.005772                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.005772                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.005847                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.005847                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 39760.425853                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 39760.425853                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 40412.715071                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 40412.715071                       # average overall mshr miss latency
system.cpu.dcache.replacements                 302386                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40972388                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40972388                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       136820                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        136820                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3831080000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3831080000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41109208                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41109208                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003328                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003328                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 28000.877065                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 28000.877065                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         2570                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         2570                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       134250                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       134250                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   3544014500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   3544014500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003266                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003266                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 26398.618250                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 26398.618250                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10750380                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10750380                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       198872                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       198872                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  10874086000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  10874086000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10949252                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10949252                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.018163                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.018163                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 54678.818537                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 54678.818537                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        32643                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        32643                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       166229                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       166229                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   8403158500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   8403158500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.015182                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.015182                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 50551.699764                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 50551.699764                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          596                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           596                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7823                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7823                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.929208                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.929208                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         3955                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         3955                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    355831500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    355831500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.469771                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.469771                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 89970.037927                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 89970.037927                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  78932126500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          2007.343733                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52027874                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            304434                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            170.900340                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            186500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  2007.343733                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.980148                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.980148                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         2048                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          232                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          749                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2         1060                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         416840074                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        416840074                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  78932126500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  78932126500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  78932126500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            42683633                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           43473764                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions          11025418                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst      8087118                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          8087118                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      8087118                       # number of overall hits
system.cpu.icache.overall_hits::total         8087118                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          435                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            435                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          435                       # number of overall misses
system.cpu.icache.overall_misses::total           435                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     35545000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     35545000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     35545000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     35545000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      8087553                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      8087553                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      8087553                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      8087553                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000054                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000054                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000054                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000054                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 81712.643678                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 81712.643678                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 81712.643678                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 81712.643678                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          179                       # number of writebacks
system.cpu.icache.writebacks::total               179                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          435                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          435                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          435                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          435                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     35110000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     35110000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     35110000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     35110000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000054                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000054                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000054                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000054                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 80712.643678                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 80712.643678                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 80712.643678                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 80712.643678                       # average overall mshr miss latency
system.cpu.icache.replacements                    179                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      8087118                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         8087118                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          435                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           435                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     35545000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     35545000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      8087553                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      8087553                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000054                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000054                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 81712.643678                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 81712.643678                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          435                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          435                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     35110000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     35110000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000054                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000054                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 80712.643678                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 80712.643678                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  78932126500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           244.492156                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             8087553                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               435                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          18592.075862                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             92500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   244.492156                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.955047                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.955047                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           52                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          204                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          32350647                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         32350647                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  78932126500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  78932126500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  78932126500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON  78932126500                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                100000000                       # Number of Instructions committed
system.cpu.thread_0.numOps                  100196363                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                   30                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               194557                       # number of demand (read+write) hits
system.l2.demand_hits::total                   194587                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  30                       # number of overall hits
system.l2.overall_hits::.cpu.data              194557                       # number of overall hits
system.l2.overall_hits::total                  194587                       # number of overall hits
system.l2.demand_misses::.cpu.inst                405                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             109877                       # number of demand (read+write) misses
system.l2.demand_misses::total                 110282                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               405                       # number of overall misses
system.l2.overall_misses::.cpu.data            109877                       # number of overall misses
system.l2.overall_misses::total                110282                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     34080000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   9797482500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       9831562500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     34080000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   9797482500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      9831562500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              435                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           304434                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               304869                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             435                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          304434                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              304869                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.931034                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.360922                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.361736                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.931034                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.360922                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.361736                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 84148.148148                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 89167.728460                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 89149.294536                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 84148.148148                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 89167.728460                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 89149.294536                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               47397                       # number of writebacks
system.l2.writebacks::total                     47397                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   5                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  5                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           405                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        109872                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            110277                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          405                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       109872                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           110277                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     30030000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   8698399500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   8728429500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     30030000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   8698399500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   8728429500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.931034                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.360906                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.361719                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.931034                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.360906                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.361719                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 74148.148148                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 79168.482416                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 79150.044887                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 74148.148148                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 79168.482416                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 79150.044887                       # average overall mshr miss latency
system.l2.replacements                          77621                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       269535                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           269535                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       269535                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       269535                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          169                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              169                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          169                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          169                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks         1504                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          1504                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data             86991                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 86991                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           79238                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               79238                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   7239393000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    7239393000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        166229                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            166229                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.476680                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.476680                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 91362.641662                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 91362.641662                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        79238                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          79238                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   6447013000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   6447013000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.476680                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.476680                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 81362.641662                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 81362.641662                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             30                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 30                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          405                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              405                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     34080000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     34080000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          435                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            435                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.931034                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.931034                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 84148.148148                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 84148.148148                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          405                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          405                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     30030000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     30030000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.931034                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.931034                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 74148.148148                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 74148.148148                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        107566                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            107566                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        30639                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           30639                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   2558089500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   2558089500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       138205                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        138205                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.221692                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.221692                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 83491.285616                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 83491.285616                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        30634                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        30634                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   2251386500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   2251386500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.221656                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.221656                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 73493.063263                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 73493.063263                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  78932126500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 31549.094800                       # Cycle average of tags in use
system.l2.tags.total_refs                      605847                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    110389                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      5.488291                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     82000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      50.006625                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        66.092276                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     31432.995899                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001526                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.002017                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.959259                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.962802                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2856                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        29909                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   2539813                       # Number of tag accesses
system.l2.tags.data_accesses                  2539813                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  78932126500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     94794.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       810.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    219731.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.005762984750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         5773                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         5773                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              387775                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              89150                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      110277                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      47397                       # Number of write requests accepted
system.mem_ctrls.readBursts                    220554                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    94794                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     13                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       2.06                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.46                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                220554                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::7                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                94794                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::7                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   92798                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   93014                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   17466                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   17250                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1065                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1076                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2810                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   3595                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   4876                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   5843                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   5963                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   6227                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   6061                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   5798                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   6690                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7307                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   6421                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   5885                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   5930                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   5859                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   5807                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   5775                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1757                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         5773                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      38.201109                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     25.149503                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    126.273951                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511          5762     99.81%     99.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023            9      0.16%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1535            1      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8704-9215            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          5773                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         5773                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.416594                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.393955                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.892827                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             4659     80.70%     80.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                5      0.09%     80.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1027     17.79%     98.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                8      0.14%     98.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               48      0.83%     99.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               26      0.45%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          5773                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     832                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                14115456                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              6066816                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    178.83                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     76.86                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   78264857000                       # Total gap between requests
system.mem_ctrls.avgGap                     496371.35                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        51840                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     14062784                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      6065472                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 656766.798244058387                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 178162994.253043442965                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 76844147.864177957177                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          810                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       219744                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        94794                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     24776500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   7819031750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 1828063597500                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     30588.27                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     35582.46                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  19284591.83                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        51840                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     14063616                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      14115456                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        51840                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        51840                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      6066816                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      6066816                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          405                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       109872                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         110277                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        47397                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         47397                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       656767                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    178173535                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        178830302                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       656767                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       656767                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     76861175                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        76861175                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     76861175                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       656767                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    178173535                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       255691477                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               220541                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               94773                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        13990                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        13986                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        14008                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        13845                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        13762                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        13812                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        13730                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        13692                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        13626                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        13568                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        13836                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        13846                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        13810                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        13812                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        13556                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        13662                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         5938                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         6111                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         6110                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         5998                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         6036                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         6022                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         5962                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         5896                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         5854                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         5822                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         5824                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         5822                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         5856                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         5862                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         5832                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         5828                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              3708664500                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            1102705000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         7843808250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                16816.21                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           35566.21                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              187750                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              83779                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            85.13                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           88.40                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        43785                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   460.890625                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   293.598138                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   403.714030                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127          898      2.05%      2.05% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        22437     51.24%     53.29% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         2101      4.80%     58.09% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         1173      2.68%     60.77% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         1057      2.41%     63.19% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767         1304      2.98%     66.16% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895         1072      2.45%     68.61% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          749      1.71%     70.32% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151        12994     29.68%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        43785                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              14114624                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            6065472                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              178.819761                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               76.844148                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    2.00                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                1.40                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.60                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               86.11                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  78932126500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       159486180                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        84768915                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      791290500                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     250941060                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 6230605680.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  14826665010                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  17824324320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   40168081665                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   508.893950                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  46165340250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   2635620000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  30131166250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       153138720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        81395160                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      783372240                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     243774000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 6230605680.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  14438402100                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  18151282560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   40081970460                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   507.802998                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  47017098500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   2635620000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  29279408000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  78932126500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              31039                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        47397                       # Transaction distribution
system.membus.trans_dist::CleanEvict            29913                       # Transaction distribution
system.membus.trans_dist::ReadExReq             79238                       # Transaction distribution
system.membus.trans_dist::ReadExResp            79238                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         31039                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       297864                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 297864                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     20182272                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                20182272                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            110277                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  110277    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              110277                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  78932126500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy           589693500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1029878250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.3                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            138640                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       316932                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          179                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           63075                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           166229                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          166229                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           435                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       138205                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1049                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       911254                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                912303                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        78592                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     73468032                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               73546624                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           77621                       # Total snoops (count)
system.tol2bus.snoopTraffic                   6066816                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           382490                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.004954                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.070213                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 380595     99.50%     99.50% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1895      0.50%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             382490                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  78932126500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          843145000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1087500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         761087495                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
