```
Unit - IV
```
```
IV.A. Multiprocessors and Multicomputers

IV.A.A. Multiprocessor System Interconnects
IV.A.A.A. Hierachical Bus Systems
IV.A.A.B. Crossbar switch and multiport memory
IV.A.A.C. Multistage and combining networks

IV.A.B. Cache Coherence and Synchronization Mechanisms
IV.A.B.A. The Cache Coherence Problem
IV.A.B.B. Snoopy-bus protocols
IV.A.B.C. Directory-based protocols
IV.A.B.D. Hardware Synchronization Mechanisms

IV.A.C. Three generations of Multicomputers
IV.A.C.A. Design Choices in the Past
IV.A.C.B. Present and Future Development
IV.A.C.C. The Intel Paragon System

IV.A.D. Message Passing Mechanisms
IV.A.D.A. Message-Routing Schemes
IV.A.D.B. Deadlock Virtual Channels
IV.A.D.C. Flow Control Strategies
IV.A.D.D. Multicast Routing Algorithms
```
```
IV.B. Multivector and SIMD Computers

IV.B.A. Vector Processing Principles
IV.B.A.A. Vector Instruction Types
IV.B.A.B. Vector-Access Memory Schemes
IV.B.A.C. Early supercomputers

IV.B.B. Multivector Multiprocessors
IV.B.B.A. Performance directed design rules
IV.B.B.B. CrayY-MP, C-90 and MPP
IV.B.B.C. Fujitsu VP2000 and VPP500
IV.B.B.D. Mainframes and Minisupercomputers

IV.B.C. Compound Vector Processing
IV.B.C.A. Compound Vector Operations
IV.B.C.B. Vector Loops and Chaining
IV.B.C.C. Multipipeline networking

IV.B.D. SIMD Computer Organizations
IV.B.D.A. Implementation Models
IV.B.D.B. The CM-2 Architecture
IV.B.D.C. The MasPar MP-1 Architecture

IV.B.E. The Connection Machine (CM-5)
IV.B.E.A. A Synchronized MIMD Architecture
IV.B.E.B. The CM-5 Network Architecture
IV.B.E.C. Control Processors and Processing Nodes
IV.B.E.D. Interprocessor Communications
```
```
IV.C. Scalable, Multithreaded and Dataflow Architectures

IV.C.A. Latency-Hiding Techniques
IV.C.A.A. Shared Virtual Techniques
IV.C.A.B. Prefetching techniques
IV.C.A.C. Distributed Coherent Caches
IV.C.A.D. Scalable Coherence Interface
IV.C.A.E. Relaxed Memory Consistency

IV.C.B. Principles of Multithreading
IV.C.B.A. Multithreading issues and solutions
IV.C.B.B. Multiple-Context Processors
IV.C.B.C. Multidimensional Architectures

IV.C.C. Fine-Grain Multicomputers
IV.C.C.A. Fine-grain parallelism
IV.C.C.B. The MIT J-Machine
IV.C.C.C. The Caltech Mosaic C

IV.C.D. Scalable and Multithreaded Architectures
IV.C.D.A. The Stanford Dash Multiprocessor
IV.C.D.B. The Kendall Square Research KSR-I
IV.C.D.C. The Tera Multiprocessor System

IV.C.E. Dataflow and Hybrid Architectures
IV.C.E.A. The Evolution of Dataflow Computers
IV.C.E.B. The ETL/EM-4 in Japan
IV.C.E.C. The MIT/Motorola *T Prototype
```
