

================================================================
== Vitis HLS Report for 'conv5_Pipeline_M1'
================================================================
* Date:           Sun Jan 26 21:40:33 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        Alex_Net
* Solution:       NN (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.437 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       20|       20|  0.200 us|  0.200 us|   14|   14|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- M1      |       18|       18|         7|          1|          1|    13|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 1, D = 7, States = { 1 2 3 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.65>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:135]   --->   Operation 10 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%add180_12_129414_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_12_129414_reload"   --->   Operation 11 'read' 'add180_12_129414_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%add180_11_129392_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_11_129392_reload"   --->   Operation 12 'read' 'add180_11_129392_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%add180_10_129379_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_10_129379_reload"   --->   Operation 13 'read' 'add180_10_129379_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%add180_9_129366_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_9_129366_reload"   --->   Operation 14 'read' 'add180_9_129366_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%add180_8_129353_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_8_129353_reload"   --->   Operation 15 'read' 'add180_8_129353_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%add180_7_129340_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_7_129340_reload"   --->   Operation 16 'read' 'add180_7_129340_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%add180_6_129327_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_6_129327_reload"   --->   Operation 17 'read' 'add180_6_129327_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%add180_5_129314_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_5_129314_reload"   --->   Operation 18 'read' 'add180_5_129314_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%add180_4_129301_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_4_129301_reload"   --->   Operation 19 'read' 'add180_4_129301_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%add180_3_129288_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_3_129288_reload"   --->   Operation 20 'read' 'add180_3_129288_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%add180_2_129275_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_2_129275_reload"   --->   Operation 21 'read' 'add180_2_129275_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%add180_1_129262_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_1_129262_reload"   --->   Operation 22 'read' 'add180_1_129262_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%add180_1284469249_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_1284469249_reload"   --->   Operation 23 'read' 'add180_1284469249_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%add180_12_119404_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_12_119404_reload"   --->   Operation 24 'read' 'add180_12_119404_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%add180_11_119391_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_11_119391_reload"   --->   Operation 25 'read' 'add180_11_119391_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%add180_10_119378_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_10_119378_reload"   --->   Operation 26 'read' 'add180_10_119378_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%add180_9_119365_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_9_119365_reload"   --->   Operation 27 'read' 'add180_9_119365_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%add180_8_119352_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_8_119352_reload"   --->   Operation 28 'read' 'add180_8_119352_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%add180_7_119339_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_7_119339_reload"   --->   Operation 29 'read' 'add180_7_119339_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%add180_6_119326_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_6_119326_reload"   --->   Operation 30 'read' 'add180_6_119326_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%add180_5_119313_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_5_119313_reload"   --->   Operation 31 'read' 'add180_5_119313_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%add180_4_119300_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_4_119300_reload"   --->   Operation 32 'read' 'add180_4_119300_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%add180_3_119287_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_3_119287_reload"   --->   Operation 33 'read' 'add180_3_119287_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%add180_2_119274_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_2_119274_reload"   --->   Operation 34 'read' 'add180_2_119274_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%add180_1_119261_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_1_119261_reload"   --->   Operation 35 'read' 'add180_1_119261_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%add180_1184299248_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_1184299248_reload"   --->   Operation 36 'read' 'add180_1184299248_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%add180_12_109403_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_12_109403_reload"   --->   Operation 37 'read' 'add180_12_109403_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%add180_11_109390_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_11_109390_reload"   --->   Operation 38 'read' 'add180_11_109390_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%add180_10_109377_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_10_109377_reload"   --->   Operation 39 'read' 'add180_10_109377_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%add180_9_109364_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_9_109364_reload"   --->   Operation 40 'read' 'add180_9_109364_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%add180_8_109351_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_8_109351_reload"   --->   Operation 41 'read' 'add180_8_109351_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%add180_7_109338_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_7_109338_reload"   --->   Operation 42 'read' 'add180_7_109338_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%add180_6_109325_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_6_109325_reload"   --->   Operation 43 'read' 'add180_6_109325_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%add180_5_109312_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_5_109312_reload"   --->   Operation 44 'read' 'add180_5_109312_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%add180_4_109299_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_4_109299_reload"   --->   Operation 45 'read' 'add180_4_109299_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%add180_3_109286_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_3_109286_reload"   --->   Operation 46 'read' 'add180_3_109286_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%add180_2_109273_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_2_109273_reload"   --->   Operation 47 'read' 'add180_2_109273_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%add180_1_109260_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_1_109260_reload"   --->   Operation 48 'read' 'add180_1_109260_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%add180_1084129247_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_1084129247_reload"   --->   Operation 49 'read' 'add180_1084129247_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%add180_12_99402_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_12_99402_reload"   --->   Operation 50 'read' 'add180_12_99402_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%add180_11_99389_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_11_99389_reload"   --->   Operation 51 'read' 'add180_11_99389_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%add180_10_99376_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_10_99376_reload"   --->   Operation 52 'read' 'add180_10_99376_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%add180_9_99363_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_9_99363_reload"   --->   Operation 53 'read' 'add180_9_99363_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%add180_8_99350_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_8_99350_reload"   --->   Operation 54 'read' 'add180_8_99350_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%add180_7_99337_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_7_99337_reload"   --->   Operation 55 'read' 'add180_7_99337_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%add180_6_99324_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_6_99324_reload"   --->   Operation 56 'read' 'add180_6_99324_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%add180_5_99311_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_5_99311_reload"   --->   Operation 57 'read' 'add180_5_99311_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%add180_4_99298_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_4_99298_reload"   --->   Operation 58 'read' 'add180_4_99298_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%add180_3_99285_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_3_99285_reload"   --->   Operation 59 'read' 'add180_3_99285_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%add180_2_99272_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_2_99272_reload"   --->   Operation 60 'read' 'add180_2_99272_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%add180_1_99259_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_1_99259_reload"   --->   Operation 61 'read' 'add180_1_99259_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%add180_983959246_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_983959246_reload"   --->   Operation 62 'read' 'add180_983959246_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%add180_12_89401_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_12_89401_reload"   --->   Operation 63 'read' 'add180_12_89401_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%add180_11_89388_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_11_89388_reload"   --->   Operation 64 'read' 'add180_11_89388_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%add180_10_89375_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_10_89375_reload"   --->   Operation 65 'read' 'add180_10_89375_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%add180_9_89362_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_9_89362_reload"   --->   Operation 66 'read' 'add180_9_89362_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%add180_8_89349_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_8_89349_reload"   --->   Operation 67 'read' 'add180_8_89349_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%add180_7_89336_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_7_89336_reload"   --->   Operation 68 'read' 'add180_7_89336_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%add180_6_89323_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_6_89323_reload"   --->   Operation 69 'read' 'add180_6_89323_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%add180_5_89310_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_5_89310_reload"   --->   Operation 70 'read' 'add180_5_89310_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%add180_4_89297_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_4_89297_reload"   --->   Operation 71 'read' 'add180_4_89297_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%add180_3_89284_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_3_89284_reload"   --->   Operation 72 'read' 'add180_3_89284_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%add180_2_89271_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_2_89271_reload"   --->   Operation 73 'read' 'add180_2_89271_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%add180_1_89258_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_1_89258_reload"   --->   Operation 74 'read' 'add180_1_89258_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%add180_883789245_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_883789245_reload"   --->   Operation 75 'read' 'add180_883789245_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%add180_12_79400_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_12_79400_reload"   --->   Operation 76 'read' 'add180_12_79400_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%add180_11_79387_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_11_79387_reload"   --->   Operation 77 'read' 'add180_11_79387_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%add180_10_79374_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_10_79374_reload"   --->   Operation 78 'read' 'add180_10_79374_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%add180_9_79361_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_9_79361_reload"   --->   Operation 79 'read' 'add180_9_79361_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%add180_8_79348_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_8_79348_reload"   --->   Operation 80 'read' 'add180_8_79348_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%add180_7_79335_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_7_79335_reload"   --->   Operation 81 'read' 'add180_7_79335_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%add180_6_79322_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_6_79322_reload"   --->   Operation 82 'read' 'add180_6_79322_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%add180_5_79309_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_5_79309_reload"   --->   Operation 83 'read' 'add180_5_79309_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%add180_4_79296_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_4_79296_reload"   --->   Operation 84 'read' 'add180_4_79296_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%add180_3_79283_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_3_79283_reload"   --->   Operation 85 'read' 'add180_3_79283_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%add180_2_79270_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_2_79270_reload"   --->   Operation 86 'read' 'add180_2_79270_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%add180_1_79257_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_1_79257_reload"   --->   Operation 87 'read' 'add180_1_79257_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%add180_783619244_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_783619244_reload"   --->   Operation 88 'read' 'add180_783619244_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%add180_12_69399_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_12_69399_reload"   --->   Operation 89 'read' 'add180_12_69399_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%add180_11_69386_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_11_69386_reload"   --->   Operation 90 'read' 'add180_11_69386_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%add180_10_69373_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_10_69373_reload"   --->   Operation 91 'read' 'add180_10_69373_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%add180_9_69360_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_9_69360_reload"   --->   Operation 92 'read' 'add180_9_69360_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%add180_8_69347_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_8_69347_reload"   --->   Operation 93 'read' 'add180_8_69347_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%add180_7_69334_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_7_69334_reload"   --->   Operation 94 'read' 'add180_7_69334_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%add180_6_69321_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_6_69321_reload"   --->   Operation 95 'read' 'add180_6_69321_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%add180_5_69308_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_5_69308_reload"   --->   Operation 96 'read' 'add180_5_69308_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%add180_4_69295_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_4_69295_reload"   --->   Operation 97 'read' 'add180_4_69295_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%add180_3_69282_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_3_69282_reload"   --->   Operation 98 'read' 'add180_3_69282_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%add180_2_69269_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_2_69269_reload"   --->   Operation 99 'read' 'add180_2_69269_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%add180_1_69256_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_1_69256_reload"   --->   Operation 100 'read' 'add180_1_69256_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%add180_683449243_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_683449243_reload"   --->   Operation 101 'read' 'add180_683449243_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%add180_12_59398_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_12_59398_reload"   --->   Operation 102 'read' 'add180_12_59398_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%add180_11_59385_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_11_59385_reload"   --->   Operation 103 'read' 'add180_11_59385_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%add180_10_59372_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_10_59372_reload"   --->   Operation 104 'read' 'add180_10_59372_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%add180_9_59359_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_9_59359_reload"   --->   Operation 105 'read' 'add180_9_59359_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%add180_8_59346_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_8_59346_reload"   --->   Operation 106 'read' 'add180_8_59346_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%add180_7_59333_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_7_59333_reload"   --->   Operation 107 'read' 'add180_7_59333_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%add180_6_59320_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_6_59320_reload"   --->   Operation 108 'read' 'add180_6_59320_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%add180_5_59307_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_5_59307_reload"   --->   Operation 109 'read' 'add180_5_59307_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%add180_4_59294_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_4_59294_reload"   --->   Operation 110 'read' 'add180_4_59294_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%add180_3_59281_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_3_59281_reload"   --->   Operation 111 'read' 'add180_3_59281_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%add180_2_59268_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_2_59268_reload"   --->   Operation 112 'read' 'add180_2_59268_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%add180_1_59255_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_1_59255_reload"   --->   Operation 113 'read' 'add180_1_59255_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%add180_583279242_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_583279242_reload"   --->   Operation 114 'read' 'add180_583279242_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%add180_12_49397_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_12_49397_reload"   --->   Operation 115 'read' 'add180_12_49397_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%add180_11_49384_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_11_49384_reload"   --->   Operation 116 'read' 'add180_11_49384_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%add180_10_49371_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_10_49371_reload"   --->   Operation 117 'read' 'add180_10_49371_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%add180_9_49358_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_9_49358_reload"   --->   Operation 118 'read' 'add180_9_49358_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%add180_8_49345_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_8_49345_reload"   --->   Operation 119 'read' 'add180_8_49345_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%add180_7_49332_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_7_49332_reload"   --->   Operation 120 'read' 'add180_7_49332_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%add180_6_49319_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_6_49319_reload"   --->   Operation 121 'read' 'add180_6_49319_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%add180_5_49306_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_5_49306_reload"   --->   Operation 122 'read' 'add180_5_49306_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%add180_4_49293_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_4_49293_reload"   --->   Operation 123 'read' 'add180_4_49293_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%add180_3_49280_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_3_49280_reload"   --->   Operation 124 'read' 'add180_3_49280_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%add180_2_49267_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_2_49267_reload"   --->   Operation 125 'read' 'add180_2_49267_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%add180_1_49254_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_1_49254_reload"   --->   Operation 126 'read' 'add180_1_49254_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%add180_483109241_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_483109241_reload"   --->   Operation 127 'read' 'add180_483109241_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%add180_12_39396_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_12_39396_reload"   --->   Operation 128 'read' 'add180_12_39396_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%add180_11_39383_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_11_39383_reload"   --->   Operation 129 'read' 'add180_11_39383_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%add180_10_39370_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_10_39370_reload"   --->   Operation 130 'read' 'add180_10_39370_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%add180_9_39357_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_9_39357_reload"   --->   Operation 131 'read' 'add180_9_39357_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%add180_8_39344_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_8_39344_reload"   --->   Operation 132 'read' 'add180_8_39344_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%add180_7_39331_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_7_39331_reload"   --->   Operation 133 'read' 'add180_7_39331_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%add180_6_39318_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_6_39318_reload"   --->   Operation 134 'read' 'add180_6_39318_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%add180_5_39305_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_5_39305_reload"   --->   Operation 135 'read' 'add180_5_39305_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%add180_4_39292_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_4_39292_reload"   --->   Operation 136 'read' 'add180_4_39292_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "%add180_3_39279_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_3_39279_reload"   --->   Operation 137 'read' 'add180_3_39279_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "%add180_2_39266_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_2_39266_reload"   --->   Operation 138 'read' 'add180_2_39266_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "%add180_1_39253_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_1_39253_reload"   --->   Operation 139 'read' 'add180_1_39253_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "%add180_382939240_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_382939240_reload"   --->   Operation 140 'read' 'add180_382939240_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 141 [1/1] (0.00ns)   --->   "%add180_12_29395_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_12_29395_reload"   --->   Operation 141 'read' 'add180_12_29395_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "%add180_11_29382_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_11_29382_reload"   --->   Operation 142 'read' 'add180_11_29382_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "%add180_10_29369_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_10_29369_reload"   --->   Operation 143 'read' 'add180_10_29369_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "%add180_9_29356_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_9_29356_reload"   --->   Operation 144 'read' 'add180_9_29356_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 145 [1/1] (0.00ns)   --->   "%add180_8_29343_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_8_29343_reload"   --->   Operation 145 'read' 'add180_8_29343_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 146 [1/1] (0.00ns)   --->   "%add180_7_29330_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_7_29330_reload"   --->   Operation 146 'read' 'add180_7_29330_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 147 [1/1] (0.00ns)   --->   "%add180_6_29317_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_6_29317_reload"   --->   Operation 147 'read' 'add180_6_29317_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 148 [1/1] (0.00ns)   --->   "%add180_5_29304_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_5_29304_reload"   --->   Operation 148 'read' 'add180_5_29304_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 149 [1/1] (0.00ns)   --->   "%add180_4_29291_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_4_29291_reload"   --->   Operation 149 'read' 'add180_4_29291_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 150 [1/1] (0.00ns)   --->   "%add180_3_29278_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_3_29278_reload"   --->   Operation 150 'read' 'add180_3_29278_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 151 [1/1] (0.00ns)   --->   "%add180_2_29265_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_2_29265_reload"   --->   Operation 151 'read' 'add180_2_29265_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 152 [1/1] (0.00ns)   --->   "%add180_1_29252_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_1_29252_reload"   --->   Operation 152 'read' 'add180_1_29252_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 153 [1/1] (0.00ns)   --->   "%add180_282769239_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_282769239_reload"   --->   Operation 153 'read' 'add180_282769239_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 154 [1/1] (0.00ns)   --->   "%add180_12_19394_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_12_19394_reload"   --->   Operation 154 'read' 'add180_12_19394_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 155 [1/1] (0.00ns)   --->   "%add180_11_19381_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_11_19381_reload"   --->   Operation 155 'read' 'add180_11_19381_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 156 [1/1] (0.00ns)   --->   "%add180_10_19368_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_10_19368_reload"   --->   Operation 156 'read' 'add180_10_19368_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 157 [1/1] (0.00ns)   --->   "%add180_9_19355_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_9_19355_reload"   --->   Operation 157 'read' 'add180_9_19355_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 158 [1/1] (0.00ns)   --->   "%add180_8_19342_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_8_19342_reload"   --->   Operation 158 'read' 'add180_8_19342_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 159 [1/1] (0.00ns)   --->   "%add180_7_19329_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_7_19329_reload"   --->   Operation 159 'read' 'add180_7_19329_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 160 [1/1] (0.00ns)   --->   "%add180_6_19316_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_6_19316_reload"   --->   Operation 160 'read' 'add180_6_19316_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 161 [1/1] (0.00ns)   --->   "%add180_5_19303_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_5_19303_reload"   --->   Operation 161 'read' 'add180_5_19303_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 162 [1/1] (0.00ns)   --->   "%add180_4_19290_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_4_19290_reload"   --->   Operation 162 'read' 'add180_4_19290_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 163 [1/1] (0.00ns)   --->   "%add180_3_19277_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_3_19277_reload"   --->   Operation 163 'read' 'add180_3_19277_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 164 [1/1] (0.00ns)   --->   "%add180_2_19264_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_2_19264_reload"   --->   Operation 164 'read' 'add180_2_19264_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 165 [1/1] (0.00ns)   --->   "%add180_1_19251_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_1_19251_reload"   --->   Operation 165 'read' 'add180_1_19251_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 166 [1/1] (0.00ns)   --->   "%add180_182599238_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_182599238_reload"   --->   Operation 166 'read' 'add180_182599238_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 167 [1/1] (0.00ns)   --->   "%bias_conv5_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %bias_conv5_load"   --->   Operation 167 'read' 'bias_conv5_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 168 [1/1] (0.00ns)   --->   "%add180_129393_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_129393_reload"   --->   Operation 168 'read' 'add180_129393_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 169 [1/1] (0.00ns)   --->   "%add180_119380_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_119380_reload"   --->   Operation 169 'read' 'add180_119380_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 170 [1/1] (0.00ns)   --->   "%add180_109367_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_109367_reload"   --->   Operation 170 'read' 'add180_109367_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 171 [1/1] (0.00ns)   --->   "%add180_99354_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_99354_reload"   --->   Operation 171 'read' 'add180_99354_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 172 [1/1] (0.00ns)   --->   "%add180_89341_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_89341_reload"   --->   Operation 172 'read' 'add180_89341_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 173 [1/1] (0.00ns)   --->   "%add180_79328_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_79328_reload"   --->   Operation 173 'read' 'add180_79328_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 174 [1/1] (0.00ns)   --->   "%add180_69315_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_69315_reload"   --->   Operation 174 'read' 'add180_69315_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 175 [1/1] (0.00ns)   --->   "%add180_59302_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_59302_reload"   --->   Operation 175 'read' 'add180_59302_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 176 [1/1] (0.00ns)   --->   "%add180_49289_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_49289_reload"   --->   Operation 176 'read' 'add180_49289_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 177 [1/1] (0.00ns)   --->   "%add180_39276_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_39276_reload"   --->   Operation 177 'read' 'add180_39276_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 178 [1/1] (0.00ns)   --->   "%add180_29263_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_29263_reload"   --->   Operation 178 'read' 'add180_29263_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 179 [1/1] (0.00ns)   --->   "%add180_19250_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_19250_reload"   --->   Operation 179 'read' 'add180_19250_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 180 [1/1] (0.00ns)   --->   "%add1809237_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add1809237_reload"   --->   Operation 180 'read' 'add1809237_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 181 [1/1] (0.00ns)   --->   "%phi_mul181_read = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %phi_mul181"   --->   Operation 181 'read' 'phi_mul181_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 182 [1/1] (0.42ns)   --->   "%store_ln135 = store i4 0, i4 %i" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:135]   --->   Operation 182 'store' 'store_ln135' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 183 [1/1] (0.00ns)   --->   "%br_ln0 = br void %VITIS_LOOP_137_6"   --->   Operation 183 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 184 [1/1] (0.00ns)   --->   "%i_4 = load i4 %i" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:135]   --->   Operation 184 'load' 'i_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 185 [1/1] (0.79ns)   --->   "%icmp_ln135 = icmp_eq  i4 %i_4, i4 13" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:135]   --->   Operation 185 'icmp' 'icmp_ln135' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 186 [1/1] (0.79ns)   --->   "%add_ln135 = add i4 %i_4, i4 1" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:135]   --->   Operation 186 'add' 'add_ln135' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 187 [1/1] (0.00ns)   --->   "%br_ln135 = br i1 %icmp_ln135, void %VITIS_LOOP_137_6.split, void %for.inc228.exitStub" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:135]   --->   Operation 187 'br' 'br_ln135' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 188 [1/1] (0.66ns)   --->   "%tmp = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.13float.float.i4, i4 0, i32 %add1809237_reload_read, i4 1, i32 %add180_19250_reload_read, i4 2, i32 %add180_29263_reload_read, i4 3, i32 %add180_39276_reload_read, i4 4, i32 %add180_49289_reload_read, i4 5, i32 %add180_59302_reload_read, i4 6, i32 %add180_69315_reload_read, i4 7, i32 %add180_79328_reload_read, i4 8, i32 %add180_89341_reload_read, i4 9, i32 %add180_99354_reload_read, i4 10, i32 %add180_109367_reload_read, i4 11, i32 %add180_119380_reload_read, i4 12, i32 %add180_129393_reload_read, i32 <undef>, i4 %i_4" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:139]   --->   Operation 188 'sparsemux' 'tmp' <Predicate = (!icmp_ln135)> <Delay = 0.66> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 189 [1/1] (0.66ns)   --->   "%tmp_s = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.13float.float.i4, i4 0, i32 %add180_182599238_reload_read, i4 1, i32 %add180_1_19251_reload_read, i4 2, i32 %add180_2_19264_reload_read, i4 3, i32 %add180_3_19277_reload_read, i4 4, i32 %add180_4_19290_reload_read, i4 5, i32 %add180_5_19303_reload_read, i4 6, i32 %add180_6_19316_reload_read, i4 7, i32 %add180_7_19329_reload_read, i4 8, i32 %add180_8_19342_reload_read, i4 9, i32 %add180_9_19355_reload_read, i4 10, i32 %add180_10_19368_reload_read, i4 11, i32 %add180_11_19381_reload_read, i4 12, i32 %add180_12_19394_reload_read, i32 <undef>, i4 %i_4" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:139]   --->   Operation 189 'sparsemux' 'tmp_s' <Predicate = (!icmp_ln135)> <Delay = 0.66> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 190 [1/1] (0.66ns)   --->   "%tmp_55 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.13float.float.i4, i4 0, i32 %add180_282769239_reload_read, i4 1, i32 %add180_1_29252_reload_read, i4 2, i32 %add180_2_29265_reload_read, i4 3, i32 %add180_3_29278_reload_read, i4 4, i32 %add180_4_29291_reload_read, i4 5, i32 %add180_5_29304_reload_read, i4 6, i32 %add180_6_29317_reload_read, i4 7, i32 %add180_7_29330_reload_read, i4 8, i32 %add180_8_29343_reload_read, i4 9, i32 %add180_9_29356_reload_read, i4 10, i32 %add180_10_29369_reload_read, i4 11, i32 %add180_11_29382_reload_read, i4 12, i32 %add180_12_29395_reload_read, i32 <undef>, i4 %i_4" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:139]   --->   Operation 190 'sparsemux' 'tmp_55' <Predicate = (!icmp_ln135)> <Delay = 0.66> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 191 [1/1] (0.66ns)   --->   "%tmp_56 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.13float.float.i4, i4 0, i32 %add180_382939240_reload_read, i4 1, i32 %add180_1_39253_reload_read, i4 2, i32 %add180_2_39266_reload_read, i4 3, i32 %add180_3_39279_reload_read, i4 4, i32 %add180_4_39292_reload_read, i4 5, i32 %add180_5_39305_reload_read, i4 6, i32 %add180_6_39318_reload_read, i4 7, i32 %add180_7_39331_reload_read, i4 8, i32 %add180_8_39344_reload_read, i4 9, i32 %add180_9_39357_reload_read, i4 10, i32 %add180_10_39370_reload_read, i4 11, i32 %add180_11_39383_reload_read, i4 12, i32 %add180_12_39396_reload_read, i32 <undef>, i4 %i_4" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:139]   --->   Operation 191 'sparsemux' 'tmp_56' <Predicate = (!icmp_ln135)> <Delay = 0.66> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 192 [1/1] (0.66ns)   --->   "%tmp_57 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.13float.float.i4, i4 0, i32 %add180_483109241_reload_read, i4 1, i32 %add180_1_49254_reload_read, i4 2, i32 %add180_2_49267_reload_read, i4 3, i32 %add180_3_49280_reload_read, i4 4, i32 %add180_4_49293_reload_read, i4 5, i32 %add180_5_49306_reload_read, i4 6, i32 %add180_6_49319_reload_read, i4 7, i32 %add180_7_49332_reload_read, i4 8, i32 %add180_8_49345_reload_read, i4 9, i32 %add180_9_49358_reload_read, i4 10, i32 %add180_10_49371_reload_read, i4 11, i32 %add180_11_49384_reload_read, i4 12, i32 %add180_12_49397_reload_read, i32 <undef>, i4 %i_4" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:139]   --->   Operation 192 'sparsemux' 'tmp_57' <Predicate = (!icmp_ln135)> <Delay = 0.66> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 193 [1/1] (0.66ns)   --->   "%tmp_58 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.13float.float.i4, i4 0, i32 %add180_583279242_reload_read, i4 1, i32 %add180_1_59255_reload_read, i4 2, i32 %add180_2_59268_reload_read, i4 3, i32 %add180_3_59281_reload_read, i4 4, i32 %add180_4_59294_reload_read, i4 5, i32 %add180_5_59307_reload_read, i4 6, i32 %add180_6_59320_reload_read, i4 7, i32 %add180_7_59333_reload_read, i4 8, i32 %add180_8_59346_reload_read, i4 9, i32 %add180_9_59359_reload_read, i4 10, i32 %add180_10_59372_reload_read, i4 11, i32 %add180_11_59385_reload_read, i4 12, i32 %add180_12_59398_reload_read, i32 <undef>, i4 %i_4" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:139]   --->   Operation 193 'sparsemux' 'tmp_58' <Predicate = (!icmp_ln135)> <Delay = 0.66> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 194 [1/1] (0.66ns)   --->   "%tmp_59 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.13float.float.i4, i4 0, i32 %add180_683449243_reload_read, i4 1, i32 %add180_1_69256_reload_read, i4 2, i32 %add180_2_69269_reload_read, i4 3, i32 %add180_3_69282_reload_read, i4 4, i32 %add180_4_69295_reload_read, i4 5, i32 %add180_5_69308_reload_read, i4 6, i32 %add180_6_69321_reload_read, i4 7, i32 %add180_7_69334_reload_read, i4 8, i32 %add180_8_69347_reload_read, i4 9, i32 %add180_9_69360_reload_read, i4 10, i32 %add180_10_69373_reload_read, i4 11, i32 %add180_11_69386_reload_read, i4 12, i32 %add180_12_69399_reload_read, i32 <undef>, i4 %i_4" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:139]   --->   Operation 194 'sparsemux' 'tmp_59' <Predicate = (!icmp_ln135)> <Delay = 0.66> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 195 [1/1] (0.66ns)   --->   "%tmp_60 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.13float.float.i4, i4 0, i32 %add180_783619244_reload_read, i4 1, i32 %add180_1_79257_reload_read, i4 2, i32 %add180_2_79270_reload_read, i4 3, i32 %add180_3_79283_reload_read, i4 4, i32 %add180_4_79296_reload_read, i4 5, i32 %add180_5_79309_reload_read, i4 6, i32 %add180_6_79322_reload_read, i4 7, i32 %add180_7_79335_reload_read, i4 8, i32 %add180_8_79348_reload_read, i4 9, i32 %add180_9_79361_reload_read, i4 10, i32 %add180_10_79374_reload_read, i4 11, i32 %add180_11_79387_reload_read, i4 12, i32 %add180_12_79400_reload_read, i32 <undef>, i4 %i_4" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:139]   --->   Operation 195 'sparsemux' 'tmp_60' <Predicate = (!icmp_ln135)> <Delay = 0.66> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 196 [1/1] (0.66ns)   --->   "%tmp_61 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.13float.float.i4, i4 0, i32 %add180_883789245_reload_read, i4 1, i32 %add180_1_89258_reload_read, i4 2, i32 %add180_2_89271_reload_read, i4 3, i32 %add180_3_89284_reload_read, i4 4, i32 %add180_4_89297_reload_read, i4 5, i32 %add180_5_89310_reload_read, i4 6, i32 %add180_6_89323_reload_read, i4 7, i32 %add180_7_89336_reload_read, i4 8, i32 %add180_8_89349_reload_read, i4 9, i32 %add180_9_89362_reload_read, i4 10, i32 %add180_10_89375_reload_read, i4 11, i32 %add180_11_89388_reload_read, i4 12, i32 %add180_12_89401_reload_read, i32 <undef>, i4 %i_4" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:139]   --->   Operation 196 'sparsemux' 'tmp_61' <Predicate = (!icmp_ln135)> <Delay = 0.66> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 197 [1/1] (0.66ns)   --->   "%tmp_62 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.13float.float.i4, i4 0, i32 %add180_983959246_reload_read, i4 1, i32 %add180_1_99259_reload_read, i4 2, i32 %add180_2_99272_reload_read, i4 3, i32 %add180_3_99285_reload_read, i4 4, i32 %add180_4_99298_reload_read, i4 5, i32 %add180_5_99311_reload_read, i4 6, i32 %add180_6_99324_reload_read, i4 7, i32 %add180_7_99337_reload_read, i4 8, i32 %add180_8_99350_reload_read, i4 9, i32 %add180_9_99363_reload_read, i4 10, i32 %add180_10_99376_reload_read, i4 11, i32 %add180_11_99389_reload_read, i4 12, i32 %add180_12_99402_reload_read, i32 <undef>, i4 %i_4" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:139]   --->   Operation 197 'sparsemux' 'tmp_62' <Predicate = (!icmp_ln135)> <Delay = 0.66> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 198 [1/1] (0.66ns)   --->   "%tmp_63 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.13float.float.i4, i4 0, i32 %add180_1084129247_reload_read, i4 1, i32 %add180_1_109260_reload_read, i4 2, i32 %add180_2_109273_reload_read, i4 3, i32 %add180_3_109286_reload_read, i4 4, i32 %add180_4_109299_reload_read, i4 5, i32 %add180_5_109312_reload_read, i4 6, i32 %add180_6_109325_reload_read, i4 7, i32 %add180_7_109338_reload_read, i4 8, i32 %add180_8_109351_reload_read, i4 9, i32 %add180_9_109364_reload_read, i4 10, i32 %add180_10_109377_reload_read, i4 11, i32 %add180_11_109390_reload_read, i4 12, i32 %add180_12_109403_reload_read, i32 <undef>, i4 %i_4" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:139]   --->   Operation 198 'sparsemux' 'tmp_63' <Predicate = (!icmp_ln135)> <Delay = 0.66> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 199 [1/1] (0.66ns)   --->   "%tmp_64 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.13float.float.i4, i4 0, i32 %add180_1184299248_reload_read, i4 1, i32 %add180_1_119261_reload_read, i4 2, i32 %add180_2_119274_reload_read, i4 3, i32 %add180_3_119287_reload_read, i4 4, i32 %add180_4_119300_reload_read, i4 5, i32 %add180_5_119313_reload_read, i4 6, i32 %add180_6_119326_reload_read, i4 7, i32 %add180_7_119339_reload_read, i4 8, i32 %add180_8_119352_reload_read, i4 9, i32 %add180_9_119365_reload_read, i4 10, i32 %add180_10_119378_reload_read, i4 11, i32 %add180_11_119391_reload_read, i4 12, i32 %add180_12_119404_reload_read, i32 <undef>, i4 %i_4" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:139]   --->   Operation 199 'sparsemux' 'tmp_64' <Predicate = (!icmp_ln135)> <Delay = 0.66> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 200 [1/1] (0.66ns)   --->   "%tmp_65 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.13float.float.i4, i4 0, i32 %add180_1284469249_reload_read, i4 1, i32 %add180_1_129262_reload_read, i4 2, i32 %add180_2_129275_reload_read, i4 3, i32 %add180_3_129288_reload_read, i4 4, i32 %add180_4_129301_reload_read, i4 5, i32 %add180_5_129314_reload_read, i4 6, i32 %add180_6_129327_reload_read, i4 7, i32 %add180_7_129340_reload_read, i4 8, i32 %add180_8_129353_reload_read, i4 9, i32 %add180_9_129366_reload_read, i4 10, i32 %add180_10_129379_reload_read, i4 11, i32 %add180_11_129392_reload_read, i4 12, i32 %add180_12_129414_reload_read, i32 <undef>, i4 %i_4" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:139]   --->   Operation 200 'sparsemux' 'tmp_65' <Predicate = (!icmp_ln135)> <Delay = 0.66> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 201 [1/1] (0.42ns)   --->   "%store_ln135 = store i4 %add_ln135, i4 %i" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:135]   --->   Operation 201 'store' 'store_ln135' <Predicate = (!icmp_ln135)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 6.43>
ST_2 : Operation 202 [4/4] (6.43ns)   --->   "%out = fadd i32 %tmp, i32 %bias_conv5_load_read" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:139]   --->   Operation 202 'fadd' 'out' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 203 [4/4] (6.43ns)   --->   "%out_1 = fadd i32 %tmp_s, i32 %bias_conv5_load_read" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:139]   --->   Operation 203 'fadd' 'out_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 204 [4/4] (6.43ns)   --->   "%out_2 = fadd i32 %tmp_55, i32 %bias_conv5_load_read" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:139]   --->   Operation 204 'fadd' 'out_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 205 [4/4] (6.43ns)   --->   "%out_3 = fadd i32 %tmp_56, i32 %bias_conv5_load_read" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:139]   --->   Operation 205 'fadd' 'out_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 206 [4/4] (6.43ns)   --->   "%out_4 = fadd i32 %tmp_57, i32 %bias_conv5_load_read" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:139]   --->   Operation 206 'fadd' 'out_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 207 [4/4] (6.43ns)   --->   "%out_5 = fadd i32 %tmp_58, i32 %bias_conv5_load_read" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:139]   --->   Operation 207 'fadd' 'out_5' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 208 [4/4] (6.43ns)   --->   "%out_6 = fadd i32 %tmp_59, i32 %bias_conv5_load_read" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:139]   --->   Operation 208 'fadd' 'out_6' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 209 [4/4] (6.43ns)   --->   "%out_7 = fadd i32 %tmp_60, i32 %bias_conv5_load_read" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:139]   --->   Operation 209 'fadd' 'out_7' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 210 [4/4] (6.43ns)   --->   "%out_8 = fadd i32 %tmp_61, i32 %bias_conv5_load_read" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:139]   --->   Operation 210 'fadd' 'out_8' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 211 [4/4] (6.43ns)   --->   "%out_9 = fadd i32 %tmp_62, i32 %bias_conv5_load_read" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:139]   --->   Operation 211 'fadd' 'out_9' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 212 [4/4] (6.43ns)   --->   "%out_13 = fadd i32 %tmp_63, i32 %bias_conv5_load_read" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:139]   --->   Operation 212 'fadd' 'out_13' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 213 [4/4] (6.43ns)   --->   "%out_14 = fadd i32 %tmp_64, i32 %bias_conv5_load_read" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:139]   --->   Operation 213 'fadd' 'out_14' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 214 [4/4] (6.43ns)   --->   "%out_15 = fadd i32 %tmp_65, i32 %bias_conv5_load_read" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:139]   --->   Operation 214 'fadd' 'out_15' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.43>
ST_3 : Operation 215 [3/4] (6.43ns)   --->   "%out = fadd i32 %tmp, i32 %bias_conv5_load_read" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:139]   --->   Operation 215 'fadd' 'out' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 216 [3/4] (6.43ns)   --->   "%out_1 = fadd i32 %tmp_s, i32 %bias_conv5_load_read" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:139]   --->   Operation 216 'fadd' 'out_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 217 [3/4] (6.43ns)   --->   "%out_2 = fadd i32 %tmp_55, i32 %bias_conv5_load_read" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:139]   --->   Operation 217 'fadd' 'out_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 218 [3/4] (6.43ns)   --->   "%out_3 = fadd i32 %tmp_56, i32 %bias_conv5_load_read" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:139]   --->   Operation 218 'fadd' 'out_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 219 [3/4] (6.43ns)   --->   "%out_4 = fadd i32 %tmp_57, i32 %bias_conv5_load_read" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:139]   --->   Operation 219 'fadd' 'out_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 220 [3/4] (6.43ns)   --->   "%out_5 = fadd i32 %tmp_58, i32 %bias_conv5_load_read" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:139]   --->   Operation 220 'fadd' 'out_5' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 221 [3/4] (6.43ns)   --->   "%out_6 = fadd i32 %tmp_59, i32 %bias_conv5_load_read" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:139]   --->   Operation 221 'fadd' 'out_6' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 222 [3/4] (6.43ns)   --->   "%out_7 = fadd i32 %tmp_60, i32 %bias_conv5_load_read" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:139]   --->   Operation 222 'fadd' 'out_7' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 223 [3/4] (6.43ns)   --->   "%out_8 = fadd i32 %tmp_61, i32 %bias_conv5_load_read" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:139]   --->   Operation 223 'fadd' 'out_8' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 224 [3/4] (6.43ns)   --->   "%out_9 = fadd i32 %tmp_62, i32 %bias_conv5_load_read" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:139]   --->   Operation 224 'fadd' 'out_9' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 225 [3/4] (6.43ns)   --->   "%out_13 = fadd i32 %tmp_63, i32 %bias_conv5_load_read" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:139]   --->   Operation 225 'fadd' 'out_13' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 226 [3/4] (6.43ns)   --->   "%out_14 = fadd i32 %tmp_64, i32 %bias_conv5_load_read" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:139]   --->   Operation 226 'fadd' 'out_14' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 227 [3/4] (6.43ns)   --->   "%out_15 = fadd i32 %tmp_65, i32 %bias_conv5_load_read" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:139]   --->   Operation 227 'fadd' 'out_15' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.43>
ST_4 : Operation 228 [2/4] (6.43ns)   --->   "%out = fadd i32 %tmp, i32 %bias_conv5_load_read" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:139]   --->   Operation 228 'fadd' 'out' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 229 [2/4] (6.43ns)   --->   "%out_1 = fadd i32 %tmp_s, i32 %bias_conv5_load_read" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:139]   --->   Operation 229 'fadd' 'out_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 230 [2/4] (6.43ns)   --->   "%out_2 = fadd i32 %tmp_55, i32 %bias_conv5_load_read" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:139]   --->   Operation 230 'fadd' 'out_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 231 [2/4] (6.43ns)   --->   "%out_3 = fadd i32 %tmp_56, i32 %bias_conv5_load_read" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:139]   --->   Operation 231 'fadd' 'out_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 232 [2/4] (6.43ns)   --->   "%out_4 = fadd i32 %tmp_57, i32 %bias_conv5_load_read" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:139]   --->   Operation 232 'fadd' 'out_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 233 [2/4] (6.43ns)   --->   "%out_5 = fadd i32 %tmp_58, i32 %bias_conv5_load_read" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:139]   --->   Operation 233 'fadd' 'out_5' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 234 [2/4] (6.43ns)   --->   "%out_6 = fadd i32 %tmp_59, i32 %bias_conv5_load_read" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:139]   --->   Operation 234 'fadd' 'out_6' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 235 [2/4] (6.43ns)   --->   "%out_7 = fadd i32 %tmp_60, i32 %bias_conv5_load_read" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:139]   --->   Operation 235 'fadd' 'out_7' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 236 [2/4] (6.43ns)   --->   "%out_8 = fadd i32 %tmp_61, i32 %bias_conv5_load_read" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:139]   --->   Operation 236 'fadd' 'out_8' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 237 [2/4] (6.43ns)   --->   "%out_9 = fadd i32 %tmp_62, i32 %bias_conv5_load_read" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:139]   --->   Operation 237 'fadd' 'out_9' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 238 [2/4] (6.43ns)   --->   "%out_13 = fadd i32 %tmp_63, i32 %bias_conv5_load_read" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:139]   --->   Operation 238 'fadd' 'out_13' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 239 [2/4] (6.43ns)   --->   "%out_14 = fadd i32 %tmp_64, i32 %bias_conv5_load_read" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:139]   --->   Operation 239 'fadd' 'out_14' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 240 [2/4] (6.43ns)   --->   "%out_15 = fadd i32 %tmp_65, i32 %bias_conv5_load_read" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:139]   --->   Operation 240 'fadd' 'out_15' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.43>
ST_5 : Operation 241 [1/4] (6.43ns)   --->   "%out = fadd i32 %tmp, i32 %bias_conv5_load_read" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:139]   --->   Operation 241 'fadd' 'out' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 242 [1/4] (6.43ns)   --->   "%out_1 = fadd i32 %tmp_s, i32 %bias_conv5_load_read" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:139]   --->   Operation 242 'fadd' 'out_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 243 [1/4] (6.43ns)   --->   "%out_2 = fadd i32 %tmp_55, i32 %bias_conv5_load_read" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:139]   --->   Operation 243 'fadd' 'out_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 244 [1/4] (6.43ns)   --->   "%out_3 = fadd i32 %tmp_56, i32 %bias_conv5_load_read" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:139]   --->   Operation 244 'fadd' 'out_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 245 [1/4] (6.43ns)   --->   "%out_4 = fadd i32 %tmp_57, i32 %bias_conv5_load_read" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:139]   --->   Operation 245 'fadd' 'out_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 246 [1/4] (6.43ns)   --->   "%out_5 = fadd i32 %tmp_58, i32 %bias_conv5_load_read" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:139]   --->   Operation 246 'fadd' 'out_5' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 247 [1/4] (6.43ns)   --->   "%out_6 = fadd i32 %tmp_59, i32 %bias_conv5_load_read" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:139]   --->   Operation 247 'fadd' 'out_6' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 248 [1/4] (6.43ns)   --->   "%out_7 = fadd i32 %tmp_60, i32 %bias_conv5_load_read" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:139]   --->   Operation 248 'fadd' 'out_7' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 249 [1/4] (6.43ns)   --->   "%out_8 = fadd i32 %tmp_61, i32 %bias_conv5_load_read" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:139]   --->   Operation 249 'fadd' 'out_8' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 250 [1/4] (6.43ns)   --->   "%out_9 = fadd i32 %tmp_62, i32 %bias_conv5_load_read" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:139]   --->   Operation 250 'fadd' 'out_9' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 251 [1/4] (6.43ns)   --->   "%out_13 = fadd i32 %tmp_63, i32 %bias_conv5_load_read" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:139]   --->   Operation 251 'fadd' 'out_13' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 252 [1/4] (6.43ns)   --->   "%out_14 = fadd i32 %tmp_64, i32 %bias_conv5_load_read" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:139]   --->   Operation 252 'fadd' 'out_14' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 253 [1/4] (6.43ns)   --->   "%out_15 = fadd i32 %tmp_65, i32 %bias_conv5_load_read" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:139]   --->   Operation 253 'fadd' 'out_15' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 2.78>
ST_6 : Operation 254 [2/2] (2.78ns)   --->   "%tmp_91 = fcmp_ogt  i32 %out, i32 0" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:142]   --->   Operation 254 'fcmp' 'tmp_91' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 255 [2/2] (2.78ns)   --->   "%tmp_93 = fcmp_ogt  i32 %out_1, i32 0" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:142]   --->   Operation 255 'fcmp' 'tmp_93' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 256 [2/2] (2.78ns)   --->   "%tmp_95 = fcmp_ogt  i32 %out_2, i32 0" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:142]   --->   Operation 256 'fcmp' 'tmp_95' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 257 [2/2] (2.78ns)   --->   "%tmp_97 = fcmp_ogt  i32 %out_3, i32 0" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:142]   --->   Operation 257 'fcmp' 'tmp_97' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 258 [2/2] (2.78ns)   --->   "%tmp_99 = fcmp_ogt  i32 %out_4, i32 0" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:142]   --->   Operation 258 'fcmp' 'tmp_99' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 259 [2/2] (2.78ns)   --->   "%tmp_101 = fcmp_ogt  i32 %out_5, i32 0" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:142]   --->   Operation 259 'fcmp' 'tmp_101' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 260 [2/2] (2.78ns)   --->   "%tmp_103 = fcmp_ogt  i32 %out_6, i32 0" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:142]   --->   Operation 260 'fcmp' 'tmp_103' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 261 [2/2] (2.78ns)   --->   "%tmp_105 = fcmp_ogt  i32 %out_7, i32 0" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:142]   --->   Operation 261 'fcmp' 'tmp_105' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 262 [2/2] (2.78ns)   --->   "%tmp_107 = fcmp_ogt  i32 %out_8, i32 0" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:142]   --->   Operation 262 'fcmp' 'tmp_107' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 263 [2/2] (2.78ns)   --->   "%tmp_109 = fcmp_ogt  i32 %out_9, i32 0" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:142]   --->   Operation 263 'fcmp' 'tmp_109' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 264 [2/2] (2.78ns)   --->   "%tmp_111 = fcmp_ogt  i32 %out_13, i32 0" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:142]   --->   Operation 264 'fcmp' 'tmp_111' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 265 [2/2] (2.78ns)   --->   "%tmp_113 = fcmp_ogt  i32 %out_14, i32 0" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:142]   --->   Operation 265 'fcmp' 'tmp_113' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 266 [2/2] (2.78ns)   --->   "%tmp_115 = fcmp_ogt  i32 %out_15, i32 0" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:142]   --->   Operation 266 'fcmp' 'tmp_115' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 417 [1/1] (0.42ns)   --->   "%ret_ln0 = ret"   --->   Operation 417 'ret' 'ret_ln0' <Predicate = (icmp_ln135)> <Delay = 0.42>

State 7 <SV = 6> <Delay = 4.46>
ST_7 : Operation 267 [1/1] (0.00ns)   --->   "%zext_ln135 = zext i4 %i_4" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:135]   --->   Operation 267 'zext' 'zext_ln135' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 268 [1/1] (0.00ns)   --->   "%specpipeline_ln136 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_2" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:136]   --->   Operation 268 'specpipeline' 'specpipeline_ln136' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 269 [1/1] (0.00ns)   --->   "%speclooptripcount_ln135 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 13, i64 13, i64 13" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:135]   --->   Operation 269 'speclooptripcount' 'speclooptripcount_ln135' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 270 [1/1] (0.00ns)   --->   "%specloopname_ln135 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:135]   --->   Operation 270 'specloopname' 'specloopname_ln135' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 271 [1/1] (0.79ns)   --->   "%add_ln139 = add i11 %zext_ln135, i11 %phi_mul181_read" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:139]   --->   Operation 271 'add' 'add_ln139' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 272 [1/1] (0.00ns)   --->   "%zext_ln139 = zext i11 %add_ln139" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:139]   --->   Operation 272 'zext' 'zext_ln139' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 273 [1/1] (0.00ns)   --->   "%bitcast_ln142 = bitcast i32 %out" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:142]   --->   Operation 273 'bitcast' 'bitcast_ln142' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 274 [1/1] (0.00ns)   --->   "%tmp_90 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln142, i32 23, i32 30" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:142]   --->   Operation 274 'partselect' 'tmp_90' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 275 [1/1] (0.00ns)   --->   "%trunc_ln142 = trunc i32 %bitcast_ln142" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:142]   --->   Operation 275 'trunc' 'trunc_ln142' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 276 [1/1] (0.76ns)   --->   "%icmp_ln142 = icmp_ne  i8 %tmp_90, i8 255" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:142]   --->   Operation 276 'icmp' 'icmp_ln142' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 277 [1/1] (0.92ns)   --->   "%icmp_ln142_1 = icmp_eq  i23 %trunc_ln142, i23 0" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:142]   --->   Operation 277 'icmp' 'icmp_ln142_1' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 278 [1/1] (0.00ns) (grouped into LUT with out node select_ln142)   --->   "%or_ln142 = or i1 %icmp_ln142_1, i1 %icmp_ln142" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:142]   --->   Operation 278 'or' 'or_ln142' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 279 [1/2] (2.78ns)   --->   "%tmp_91 = fcmp_ogt  i32 %out, i32 0" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:142]   --->   Operation 279 'fcmp' 'tmp_91' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 280 [1/1] (0.00ns) (grouped into LUT with out node select_ln142)   --->   "%and_ln142 = and i1 %or_ln142, i1 %tmp_91" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:142]   --->   Operation 280 'and' 'and_ln142' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 281 [1/1] (0.00ns)   --->   "%out_img_0_addr = getelementptr i32 %out_img_0, i64 0, i64 %zext_ln139" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:146]   --->   Operation 281 'getelementptr' 'out_img_0_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 282 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln142 = select i1 %and_ln142, i32 %out, i32 0" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:142]   --->   Operation 282 'select' 'select_ln142' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 283 [1/1] (0.00ns)   --->   "%bitcast_ln142_1 = bitcast i32 %out_1" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:142]   --->   Operation 283 'bitcast' 'bitcast_ln142_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 284 [1/1] (0.00ns)   --->   "%tmp_92 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln142_1, i32 23, i32 30" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:142]   --->   Operation 284 'partselect' 'tmp_92' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 285 [1/1] (0.00ns)   --->   "%trunc_ln142_1 = trunc i32 %bitcast_ln142_1" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:142]   --->   Operation 285 'trunc' 'trunc_ln142_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 286 [1/1] (0.76ns)   --->   "%icmp_ln142_2 = icmp_ne  i8 %tmp_92, i8 255" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:142]   --->   Operation 286 'icmp' 'icmp_ln142_2' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 287 [1/1] (0.92ns)   --->   "%icmp_ln142_3 = icmp_eq  i23 %trunc_ln142_1, i23 0" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:142]   --->   Operation 287 'icmp' 'icmp_ln142_3' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 288 [1/1] (0.00ns) (grouped into LUT with out node select_ln142_1)   --->   "%or_ln142_1 = or i1 %icmp_ln142_3, i1 %icmp_ln142_2" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:142]   --->   Operation 288 'or' 'or_ln142_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 289 [1/2] (2.78ns)   --->   "%tmp_93 = fcmp_ogt  i32 %out_1, i32 0" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:142]   --->   Operation 289 'fcmp' 'tmp_93' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 290 [1/1] (0.00ns) (grouped into LUT with out node select_ln142_1)   --->   "%and_ln142_1 = and i1 %or_ln142_1, i1 %tmp_93" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:142]   --->   Operation 290 'and' 'and_ln142_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 291 [1/1] (0.00ns)   --->   "%out_img_1_addr = getelementptr i32 %out_img_1, i64 0, i64 %zext_ln139" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:146]   --->   Operation 291 'getelementptr' 'out_img_1_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 292 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln142_1 = select i1 %and_ln142_1, i32 %out_1, i32 0" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:142]   --->   Operation 292 'select' 'select_ln142_1' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 293 [1/1] (0.00ns)   --->   "%bitcast_ln142_2 = bitcast i32 %out_2" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:142]   --->   Operation 293 'bitcast' 'bitcast_ln142_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 294 [1/1] (0.00ns)   --->   "%tmp_94 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln142_2, i32 23, i32 30" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:142]   --->   Operation 294 'partselect' 'tmp_94' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 295 [1/1] (0.00ns)   --->   "%trunc_ln142_2 = trunc i32 %bitcast_ln142_2" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:142]   --->   Operation 295 'trunc' 'trunc_ln142_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 296 [1/1] (0.76ns)   --->   "%icmp_ln142_4 = icmp_ne  i8 %tmp_94, i8 255" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:142]   --->   Operation 296 'icmp' 'icmp_ln142_4' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 297 [1/1] (0.92ns)   --->   "%icmp_ln142_5 = icmp_eq  i23 %trunc_ln142_2, i23 0" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:142]   --->   Operation 297 'icmp' 'icmp_ln142_5' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 298 [1/1] (0.00ns) (grouped into LUT with out node select_ln142_2)   --->   "%or_ln142_2 = or i1 %icmp_ln142_5, i1 %icmp_ln142_4" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:142]   --->   Operation 298 'or' 'or_ln142_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 299 [1/2] (2.78ns)   --->   "%tmp_95 = fcmp_ogt  i32 %out_2, i32 0" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:142]   --->   Operation 299 'fcmp' 'tmp_95' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 300 [1/1] (0.00ns) (grouped into LUT with out node select_ln142_2)   --->   "%and_ln142_2 = and i1 %or_ln142_2, i1 %tmp_95" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:142]   --->   Operation 300 'and' 'and_ln142_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 301 [1/1] (0.00ns)   --->   "%out_img_2_addr = getelementptr i32 %out_img_2, i64 0, i64 %zext_ln139" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:146]   --->   Operation 301 'getelementptr' 'out_img_2_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 302 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln142_2 = select i1 %and_ln142_2, i32 %out_2, i32 0" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:142]   --->   Operation 302 'select' 'select_ln142_2' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 303 [1/1] (0.00ns)   --->   "%bitcast_ln142_3 = bitcast i32 %out_3" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:142]   --->   Operation 303 'bitcast' 'bitcast_ln142_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 304 [1/1] (0.00ns)   --->   "%tmp_96 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln142_3, i32 23, i32 30" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:142]   --->   Operation 304 'partselect' 'tmp_96' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 305 [1/1] (0.00ns)   --->   "%trunc_ln142_3 = trunc i32 %bitcast_ln142_3" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:142]   --->   Operation 305 'trunc' 'trunc_ln142_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 306 [1/1] (0.76ns)   --->   "%icmp_ln142_6 = icmp_ne  i8 %tmp_96, i8 255" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:142]   --->   Operation 306 'icmp' 'icmp_ln142_6' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 307 [1/1] (0.92ns)   --->   "%icmp_ln142_7 = icmp_eq  i23 %trunc_ln142_3, i23 0" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:142]   --->   Operation 307 'icmp' 'icmp_ln142_7' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 308 [1/1] (0.00ns) (grouped into LUT with out node select_ln142_3)   --->   "%or_ln142_3 = or i1 %icmp_ln142_7, i1 %icmp_ln142_6" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:142]   --->   Operation 308 'or' 'or_ln142_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 309 [1/2] (2.78ns)   --->   "%tmp_97 = fcmp_ogt  i32 %out_3, i32 0" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:142]   --->   Operation 309 'fcmp' 'tmp_97' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 310 [1/1] (0.00ns) (grouped into LUT with out node select_ln142_3)   --->   "%and_ln142_3 = and i1 %or_ln142_3, i1 %tmp_97" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:142]   --->   Operation 310 'and' 'and_ln142_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 311 [1/1] (0.00ns)   --->   "%out_img_3_addr = getelementptr i32 %out_img_3, i64 0, i64 %zext_ln139" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:146]   --->   Operation 311 'getelementptr' 'out_img_3_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 312 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln142_3 = select i1 %and_ln142_3, i32 %out_3, i32 0" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:142]   --->   Operation 312 'select' 'select_ln142_3' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 313 [1/1] (0.00ns)   --->   "%bitcast_ln142_4 = bitcast i32 %out_4" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:142]   --->   Operation 313 'bitcast' 'bitcast_ln142_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 314 [1/1] (0.00ns)   --->   "%tmp_98 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln142_4, i32 23, i32 30" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:142]   --->   Operation 314 'partselect' 'tmp_98' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 315 [1/1] (0.00ns)   --->   "%trunc_ln142_4 = trunc i32 %bitcast_ln142_4" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:142]   --->   Operation 315 'trunc' 'trunc_ln142_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 316 [1/1] (0.76ns)   --->   "%icmp_ln142_8 = icmp_ne  i8 %tmp_98, i8 255" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:142]   --->   Operation 316 'icmp' 'icmp_ln142_8' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 317 [1/1] (0.92ns)   --->   "%icmp_ln142_9 = icmp_eq  i23 %trunc_ln142_4, i23 0" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:142]   --->   Operation 317 'icmp' 'icmp_ln142_9' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 318 [1/1] (0.00ns) (grouped into LUT with out node select_ln142_4)   --->   "%or_ln142_4 = or i1 %icmp_ln142_9, i1 %icmp_ln142_8" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:142]   --->   Operation 318 'or' 'or_ln142_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 319 [1/2] (2.78ns)   --->   "%tmp_99 = fcmp_ogt  i32 %out_4, i32 0" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:142]   --->   Operation 319 'fcmp' 'tmp_99' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 320 [1/1] (0.00ns) (grouped into LUT with out node select_ln142_4)   --->   "%and_ln142_4 = and i1 %or_ln142_4, i1 %tmp_99" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:142]   --->   Operation 320 'and' 'and_ln142_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 321 [1/1] (0.00ns)   --->   "%out_img_4_addr = getelementptr i32 %out_img_4, i64 0, i64 %zext_ln139" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:146]   --->   Operation 321 'getelementptr' 'out_img_4_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 322 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln142_4 = select i1 %and_ln142_4, i32 %out_4, i32 0" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:142]   --->   Operation 322 'select' 'select_ln142_4' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 323 [1/1] (0.00ns)   --->   "%bitcast_ln142_5 = bitcast i32 %out_5" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:142]   --->   Operation 323 'bitcast' 'bitcast_ln142_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 324 [1/1] (0.00ns)   --->   "%tmp_100 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln142_5, i32 23, i32 30" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:142]   --->   Operation 324 'partselect' 'tmp_100' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 325 [1/1] (0.00ns)   --->   "%trunc_ln142_5 = trunc i32 %bitcast_ln142_5" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:142]   --->   Operation 325 'trunc' 'trunc_ln142_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 326 [1/1] (0.76ns)   --->   "%icmp_ln142_10 = icmp_ne  i8 %tmp_100, i8 255" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:142]   --->   Operation 326 'icmp' 'icmp_ln142_10' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 327 [1/1] (0.92ns)   --->   "%icmp_ln142_11 = icmp_eq  i23 %trunc_ln142_5, i23 0" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:142]   --->   Operation 327 'icmp' 'icmp_ln142_11' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 328 [1/1] (0.00ns) (grouped into LUT with out node select_ln142_5)   --->   "%or_ln142_5 = or i1 %icmp_ln142_11, i1 %icmp_ln142_10" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:142]   --->   Operation 328 'or' 'or_ln142_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 329 [1/2] (2.78ns)   --->   "%tmp_101 = fcmp_ogt  i32 %out_5, i32 0" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:142]   --->   Operation 329 'fcmp' 'tmp_101' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 330 [1/1] (0.00ns) (grouped into LUT with out node select_ln142_5)   --->   "%and_ln142_5 = and i1 %or_ln142_5, i1 %tmp_101" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:142]   --->   Operation 330 'and' 'and_ln142_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 331 [1/1] (0.00ns)   --->   "%out_img_5_addr = getelementptr i32 %out_img_5, i64 0, i64 %zext_ln139" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:146]   --->   Operation 331 'getelementptr' 'out_img_5_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 332 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln142_5 = select i1 %and_ln142_5, i32 %out_5, i32 0" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:142]   --->   Operation 332 'select' 'select_ln142_5' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 333 [1/1] (0.00ns)   --->   "%bitcast_ln142_6 = bitcast i32 %out_6" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:142]   --->   Operation 333 'bitcast' 'bitcast_ln142_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 334 [1/1] (0.00ns)   --->   "%tmp_102 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln142_6, i32 23, i32 30" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:142]   --->   Operation 334 'partselect' 'tmp_102' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 335 [1/1] (0.00ns)   --->   "%trunc_ln142_6 = trunc i32 %bitcast_ln142_6" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:142]   --->   Operation 335 'trunc' 'trunc_ln142_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 336 [1/1] (0.76ns)   --->   "%icmp_ln142_12 = icmp_ne  i8 %tmp_102, i8 255" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:142]   --->   Operation 336 'icmp' 'icmp_ln142_12' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 337 [1/1] (0.92ns)   --->   "%icmp_ln142_13 = icmp_eq  i23 %trunc_ln142_6, i23 0" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:142]   --->   Operation 337 'icmp' 'icmp_ln142_13' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 338 [1/1] (0.00ns) (grouped into LUT with out node select_ln142_6)   --->   "%or_ln142_6 = or i1 %icmp_ln142_13, i1 %icmp_ln142_12" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:142]   --->   Operation 338 'or' 'or_ln142_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 339 [1/2] (2.78ns)   --->   "%tmp_103 = fcmp_ogt  i32 %out_6, i32 0" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:142]   --->   Operation 339 'fcmp' 'tmp_103' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 340 [1/1] (0.00ns) (grouped into LUT with out node select_ln142_6)   --->   "%and_ln142_6 = and i1 %or_ln142_6, i1 %tmp_103" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:142]   --->   Operation 340 'and' 'and_ln142_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 341 [1/1] (0.00ns)   --->   "%out_img_6_addr = getelementptr i32 %out_img_6, i64 0, i64 %zext_ln139" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:146]   --->   Operation 341 'getelementptr' 'out_img_6_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 342 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln142_6 = select i1 %and_ln142_6, i32 %out_6, i32 0" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:142]   --->   Operation 342 'select' 'select_ln142_6' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 343 [1/1] (0.00ns)   --->   "%bitcast_ln142_7 = bitcast i32 %out_7" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:142]   --->   Operation 343 'bitcast' 'bitcast_ln142_7' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 344 [1/1] (0.00ns)   --->   "%tmp_104 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln142_7, i32 23, i32 30" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:142]   --->   Operation 344 'partselect' 'tmp_104' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 345 [1/1] (0.00ns)   --->   "%trunc_ln142_7 = trunc i32 %bitcast_ln142_7" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:142]   --->   Operation 345 'trunc' 'trunc_ln142_7' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 346 [1/1] (0.76ns)   --->   "%icmp_ln142_14 = icmp_ne  i8 %tmp_104, i8 255" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:142]   --->   Operation 346 'icmp' 'icmp_ln142_14' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 347 [1/1] (0.92ns)   --->   "%icmp_ln142_15 = icmp_eq  i23 %trunc_ln142_7, i23 0" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:142]   --->   Operation 347 'icmp' 'icmp_ln142_15' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 348 [1/1] (0.00ns) (grouped into LUT with out node select_ln142_7)   --->   "%or_ln142_7 = or i1 %icmp_ln142_15, i1 %icmp_ln142_14" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:142]   --->   Operation 348 'or' 'or_ln142_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 349 [1/2] (2.78ns)   --->   "%tmp_105 = fcmp_ogt  i32 %out_7, i32 0" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:142]   --->   Operation 349 'fcmp' 'tmp_105' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 350 [1/1] (0.00ns) (grouped into LUT with out node select_ln142_7)   --->   "%and_ln142_7 = and i1 %or_ln142_7, i1 %tmp_105" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:142]   --->   Operation 350 'and' 'and_ln142_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 351 [1/1] (0.00ns)   --->   "%out_img_7_addr = getelementptr i32 %out_img_7, i64 0, i64 %zext_ln139" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:146]   --->   Operation 351 'getelementptr' 'out_img_7_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 352 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln142_7 = select i1 %and_ln142_7, i32 %out_7, i32 0" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:142]   --->   Operation 352 'select' 'select_ln142_7' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 353 [1/1] (0.00ns)   --->   "%bitcast_ln142_8 = bitcast i32 %out_8" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:142]   --->   Operation 353 'bitcast' 'bitcast_ln142_8' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 354 [1/1] (0.00ns)   --->   "%tmp_106 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln142_8, i32 23, i32 30" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:142]   --->   Operation 354 'partselect' 'tmp_106' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 355 [1/1] (0.00ns)   --->   "%trunc_ln142_8 = trunc i32 %bitcast_ln142_8" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:142]   --->   Operation 355 'trunc' 'trunc_ln142_8' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 356 [1/1] (0.76ns)   --->   "%icmp_ln142_16 = icmp_ne  i8 %tmp_106, i8 255" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:142]   --->   Operation 356 'icmp' 'icmp_ln142_16' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 357 [1/1] (0.92ns)   --->   "%icmp_ln142_17 = icmp_eq  i23 %trunc_ln142_8, i23 0" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:142]   --->   Operation 357 'icmp' 'icmp_ln142_17' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 358 [1/1] (0.00ns) (grouped into LUT with out node select_ln142_8)   --->   "%or_ln142_8 = or i1 %icmp_ln142_17, i1 %icmp_ln142_16" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:142]   --->   Operation 358 'or' 'or_ln142_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 359 [1/2] (2.78ns)   --->   "%tmp_107 = fcmp_ogt  i32 %out_8, i32 0" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:142]   --->   Operation 359 'fcmp' 'tmp_107' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 360 [1/1] (0.00ns) (grouped into LUT with out node select_ln142_8)   --->   "%and_ln142_8 = and i1 %or_ln142_8, i1 %tmp_107" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:142]   --->   Operation 360 'and' 'and_ln142_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 361 [1/1] (0.00ns)   --->   "%out_img_8_addr = getelementptr i32 %out_img_8, i64 0, i64 %zext_ln139" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:146]   --->   Operation 361 'getelementptr' 'out_img_8_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 362 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln142_8 = select i1 %and_ln142_8, i32 %out_8, i32 0" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:142]   --->   Operation 362 'select' 'select_ln142_8' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 363 [1/1] (0.00ns)   --->   "%bitcast_ln142_9 = bitcast i32 %out_9" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:142]   --->   Operation 363 'bitcast' 'bitcast_ln142_9' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 364 [1/1] (0.00ns)   --->   "%tmp_108 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln142_9, i32 23, i32 30" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:142]   --->   Operation 364 'partselect' 'tmp_108' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 365 [1/1] (0.00ns)   --->   "%trunc_ln142_9 = trunc i32 %bitcast_ln142_9" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:142]   --->   Operation 365 'trunc' 'trunc_ln142_9' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 366 [1/1] (0.76ns)   --->   "%icmp_ln142_18 = icmp_ne  i8 %tmp_108, i8 255" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:142]   --->   Operation 366 'icmp' 'icmp_ln142_18' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 367 [1/1] (0.92ns)   --->   "%icmp_ln142_19 = icmp_eq  i23 %trunc_ln142_9, i23 0" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:142]   --->   Operation 367 'icmp' 'icmp_ln142_19' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 368 [1/1] (0.00ns) (grouped into LUT with out node select_ln142_9)   --->   "%or_ln142_9 = or i1 %icmp_ln142_19, i1 %icmp_ln142_18" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:142]   --->   Operation 368 'or' 'or_ln142_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 369 [1/2] (2.78ns)   --->   "%tmp_109 = fcmp_ogt  i32 %out_9, i32 0" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:142]   --->   Operation 369 'fcmp' 'tmp_109' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 370 [1/1] (0.00ns) (grouped into LUT with out node select_ln142_9)   --->   "%and_ln142_9 = and i1 %or_ln142_9, i1 %tmp_109" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:142]   --->   Operation 370 'and' 'and_ln142_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 371 [1/1] (0.00ns)   --->   "%out_img_9_addr = getelementptr i32 %out_img_9, i64 0, i64 %zext_ln139" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:146]   --->   Operation 371 'getelementptr' 'out_img_9_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 372 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln142_9 = select i1 %and_ln142_9, i32 %out_9, i32 0" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:142]   --->   Operation 372 'select' 'select_ln142_9' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 373 [1/1] (0.00ns)   --->   "%bitcast_ln142_10 = bitcast i32 %out_13" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:142]   --->   Operation 373 'bitcast' 'bitcast_ln142_10' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 374 [1/1] (0.00ns)   --->   "%tmp_110 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln142_10, i32 23, i32 30" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:142]   --->   Operation 374 'partselect' 'tmp_110' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 375 [1/1] (0.00ns)   --->   "%trunc_ln142_10 = trunc i32 %bitcast_ln142_10" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:142]   --->   Operation 375 'trunc' 'trunc_ln142_10' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 376 [1/1] (0.76ns)   --->   "%icmp_ln142_20 = icmp_ne  i8 %tmp_110, i8 255" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:142]   --->   Operation 376 'icmp' 'icmp_ln142_20' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 377 [1/1] (0.92ns)   --->   "%icmp_ln142_21 = icmp_eq  i23 %trunc_ln142_10, i23 0" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:142]   --->   Operation 377 'icmp' 'icmp_ln142_21' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 378 [1/1] (0.00ns) (grouped into LUT with out node select_ln142_10)   --->   "%or_ln142_10 = or i1 %icmp_ln142_21, i1 %icmp_ln142_20" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:142]   --->   Operation 378 'or' 'or_ln142_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 379 [1/2] (2.78ns)   --->   "%tmp_111 = fcmp_ogt  i32 %out_13, i32 0" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:142]   --->   Operation 379 'fcmp' 'tmp_111' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 380 [1/1] (0.00ns) (grouped into LUT with out node select_ln142_10)   --->   "%and_ln142_10 = and i1 %or_ln142_10, i1 %tmp_111" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:142]   --->   Operation 380 'and' 'and_ln142_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 381 [1/1] (0.00ns)   --->   "%out_img_10_addr = getelementptr i32 %out_img_10, i64 0, i64 %zext_ln139" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:146]   --->   Operation 381 'getelementptr' 'out_img_10_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 382 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln142_10 = select i1 %and_ln142_10, i32 %out_13, i32 0" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:142]   --->   Operation 382 'select' 'select_ln142_10' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 383 [1/1] (0.00ns)   --->   "%bitcast_ln142_11 = bitcast i32 %out_14" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:142]   --->   Operation 383 'bitcast' 'bitcast_ln142_11' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 384 [1/1] (0.00ns)   --->   "%tmp_112 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln142_11, i32 23, i32 30" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:142]   --->   Operation 384 'partselect' 'tmp_112' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 385 [1/1] (0.00ns)   --->   "%trunc_ln142_11 = trunc i32 %bitcast_ln142_11" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:142]   --->   Operation 385 'trunc' 'trunc_ln142_11' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 386 [1/1] (0.76ns)   --->   "%icmp_ln142_22 = icmp_ne  i8 %tmp_112, i8 255" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:142]   --->   Operation 386 'icmp' 'icmp_ln142_22' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 387 [1/1] (0.92ns)   --->   "%icmp_ln142_23 = icmp_eq  i23 %trunc_ln142_11, i23 0" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:142]   --->   Operation 387 'icmp' 'icmp_ln142_23' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 388 [1/1] (0.00ns) (grouped into LUT with out node select_ln142_11)   --->   "%or_ln142_11 = or i1 %icmp_ln142_23, i1 %icmp_ln142_22" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:142]   --->   Operation 388 'or' 'or_ln142_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 389 [1/2] (2.78ns)   --->   "%tmp_113 = fcmp_ogt  i32 %out_14, i32 0" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:142]   --->   Operation 389 'fcmp' 'tmp_113' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 390 [1/1] (0.00ns) (grouped into LUT with out node select_ln142_11)   --->   "%and_ln142_11 = and i1 %or_ln142_11, i1 %tmp_113" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:142]   --->   Operation 390 'and' 'and_ln142_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 391 [1/1] (0.00ns)   --->   "%out_img_11_addr = getelementptr i32 %out_img_11, i64 0, i64 %zext_ln139" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:146]   --->   Operation 391 'getelementptr' 'out_img_11_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 392 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln142_11 = select i1 %and_ln142_11, i32 %out_14, i32 0" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:142]   --->   Operation 392 'select' 'select_ln142_11' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 393 [1/1] (0.00ns)   --->   "%bitcast_ln142_12 = bitcast i32 %out_15" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:142]   --->   Operation 393 'bitcast' 'bitcast_ln142_12' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 394 [1/1] (0.00ns)   --->   "%tmp_114 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln142_12, i32 23, i32 30" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:142]   --->   Operation 394 'partselect' 'tmp_114' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 395 [1/1] (0.00ns)   --->   "%trunc_ln142_12 = trunc i32 %bitcast_ln142_12" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:142]   --->   Operation 395 'trunc' 'trunc_ln142_12' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 396 [1/1] (0.76ns)   --->   "%icmp_ln142_24 = icmp_ne  i8 %tmp_114, i8 255" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:142]   --->   Operation 396 'icmp' 'icmp_ln142_24' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 397 [1/1] (0.92ns)   --->   "%icmp_ln142_25 = icmp_eq  i23 %trunc_ln142_12, i23 0" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:142]   --->   Operation 397 'icmp' 'icmp_ln142_25' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 398 [1/1] (0.00ns) (grouped into LUT with out node select_ln142_12)   --->   "%or_ln142_12 = or i1 %icmp_ln142_25, i1 %icmp_ln142_24" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:142]   --->   Operation 398 'or' 'or_ln142_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 399 [1/2] (2.78ns)   --->   "%tmp_115 = fcmp_ogt  i32 %out_15, i32 0" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:142]   --->   Operation 399 'fcmp' 'tmp_115' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 400 [1/1] (0.00ns) (grouped into LUT with out node select_ln142_12)   --->   "%and_ln142_12 = and i1 %or_ln142_12, i1 %tmp_115" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:142]   --->   Operation 400 'and' 'and_ln142_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 401 [1/1] (0.00ns)   --->   "%out_img_12_addr = getelementptr i32 %out_img_12, i64 0, i64 %zext_ln139" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:146]   --->   Operation 401 'getelementptr' 'out_img_12_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 402 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln142_12 = select i1 %and_ln142_12, i32 %out_15, i32 0" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:142]   --->   Operation 402 'select' 'select_ln142_12' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 403 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln142 = store i32 %select_ln142, i12 %out_img_0_addr" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:142]   --->   Operation 403 'store' 'store_ln142' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3328> <RAM>
ST_7 : Operation 404 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln142 = store i32 %select_ln142_1, i12 %out_img_1_addr" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:142]   --->   Operation 404 'store' 'store_ln142' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3328> <RAM>
ST_7 : Operation 405 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln142 = store i32 %select_ln142_2, i12 %out_img_2_addr" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:142]   --->   Operation 405 'store' 'store_ln142' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3328> <RAM>
ST_7 : Operation 406 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln142 = store i32 %select_ln142_3, i12 %out_img_3_addr" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:142]   --->   Operation 406 'store' 'store_ln142' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3328> <RAM>
ST_7 : Operation 407 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln142 = store i32 %select_ln142_4, i12 %out_img_4_addr" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:142]   --->   Operation 407 'store' 'store_ln142' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3328> <RAM>
ST_7 : Operation 408 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln142 = store i32 %select_ln142_5, i12 %out_img_5_addr" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:142]   --->   Operation 408 'store' 'store_ln142' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3328> <RAM>
ST_7 : Operation 409 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln142 = store i32 %select_ln142_6, i12 %out_img_6_addr" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:142]   --->   Operation 409 'store' 'store_ln142' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3328> <RAM>
ST_7 : Operation 410 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln142 = store i32 %select_ln142_7, i12 %out_img_7_addr" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:142]   --->   Operation 410 'store' 'store_ln142' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3328> <RAM>
ST_7 : Operation 411 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln142 = store i32 %select_ln142_8, i12 %out_img_8_addr" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:142]   --->   Operation 411 'store' 'store_ln142' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3328> <RAM>
ST_7 : Operation 412 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln142 = store i32 %select_ln142_9, i12 %out_img_9_addr" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:142]   --->   Operation 412 'store' 'store_ln142' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3328> <RAM>
ST_7 : Operation 413 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln142 = store i32 %select_ln142_10, i12 %out_img_10_addr" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:142]   --->   Operation 413 'store' 'store_ln142' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3328> <RAM>
ST_7 : Operation 414 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln142 = store i32 %select_ln142_11, i12 %out_img_11_addr" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:142]   --->   Operation 414 'store' 'store_ln142' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3328> <RAM>
ST_7 : Operation 415 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln142 = store i32 %select_ln142_12, i12 %out_img_12_addr" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:142]   --->   Operation 415 'store' 'store_ln142' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3328> <RAM>
ST_7 : Operation 416 [1/1] (0.00ns)   --->   "%br_ln135 = br void %VITIS_LOOP_137_6" [../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:135]   --->   Operation 416 'br' 'br_ln135' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 1.651ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln135', ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:135) of constant 0 on local variable 'i', ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:135 [357]  (0.427 ns)
	'load' operation 4 bit ('i', ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:135) on local variable 'i', ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:135 [360]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln135', ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:135) [361]  (0.797 ns)
	'store' operation 0 bit ('store_ln135', ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:135) of variable 'add_ln135', ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:135 on local variable 'i', ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:135 [540]  (0.427 ns)

 <State 2>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('out', ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:139) [372]  (6.437 ns)

 <State 3>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('out', ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:139) [372]  (6.437 ns)

 <State 4>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('out', ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:139) [372]  (6.437 ns)

 <State 5>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('out', ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:139) [372]  (6.437 ns)

 <State 6>: 2.782ns
The critical path consists of the following:
	'fcmp' operation 1 bit ('tmp_91', ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:142) [379]  (2.782 ns)

 <State 7>: 4.468ns
The critical path consists of the following:
	'fcmp' operation 1 bit ('tmp_91', ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:142) [379]  (2.782 ns)
	'and' operation 1 bit ('and_ln142', ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:142) [380]  (0.000 ns)
	'select' operation 32 bit ('select_ln142', ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:142) [382]  (0.449 ns)
	'store' operation 0 bit ('store_ln142', ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:142) of variable 'select_ln142', ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:142 on array 'out_img_0' [527]  (1.237 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
