var PagesHeading = 'Content'; var reportPages = [["Summary","pages/dsm_l2_sim_deci_cic_HDLgeneration_survey.html"],["0 Warnings, 1 Messages","../DECIMATOR_report.html"],["Clock Summary","pages/dsm_l2_sim_deci_cic_HDLgeneration_clock.html"],["Code Interface Report","pages/dsm_l2_sim_deci_cic_HDLgeneration_dut_information.html"],["Delay Balancing","pages/dsm_l2_sim_deci_cic_HDLgeneration_delay_balancing.html","Optimization - General"],["Hierarchy Flattening","pages/dsm_l2_sim_deci_cic_HDLgeneration_flatten_hierarchy.html","Optimization - General"],["Code Reuse","pages/dsm_l2_sim_deci_cic_HDLgeneration_hdl_network_reuse.html","Optimization - General"],["Streaming and Sharing","pages/dsm_l2_sim_deci_cic_HDLgeneration_serialization.html","Optimization - Area"],["Clock Rate Pipelining","pages/dsm_l2_sim_deci_cic_HDLgeneration_clock_rate_pipelining.html","Optimization - Timing"],["Adaptive Pipelining","pages/dsm_l2_sim_deci_cic_HDLgeneration_adaptive_pipelining.html","Optimization - Timing"],["Distributed Pipelining","pages/dsm_l2_sim_deci_cic_HDLgeneration_distributed_pipelining.html","Optimization - Timing"],["Frame to Sample","pages/dsm_l2_sim_deci_cic_HDLgeneration_frame_to_sample_report.html","Optimization - I/O"],["High-level Resource Report","pages/dsm_l2_sim_deci_cic_HDLgeneration_bill_of_materials.html","Timing and Area Report"]];