#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x55c5316d5760 .scope module, "uart_tb" "uart_tb" 2 6;
 .timescale -9 -9;
P_0x55c5316d44f0 .param/l "BIT_PERIOD_NS" 0 2 12, C4<00000000000000000000000000001010000>;
P_0x55c5316d4530 .param/l "CLOCK_PERIOD_NS" 0 2 9, +C4<00000000000000000000000000010100>;
P_0x55c5316d4570 .param/l "TICKS_PER_BIT" 0 2 10, C4<100>;
v0x55c5316f5cc0_0 .var "clk", 0 0;
v0x55c5316f5dd0_0 .net "rx_busy", 0 0, v0x55c5316f3c50_0;  1 drivers
v0x55c5316f5e90_0 .net "rx_data", 7 0, L_0x55c5316d3100;  1 drivers
v0x55c5316f5f90_0 .var "rx_din_serial", 0 0;
v0x55c5316f6060_0 .var "rx_enable", 0 0;
v0x55c5316f6150_0 .net "rx_recv", 0 0, v0x55c5316f3d10_0;  1 drivers
v0x55c5316f6220_0 .net "tx_busy", 0 0, L_0x55c5316d3170;  1 drivers
v0x55c5316f62f0_0 .var "tx_data", 7 0;
v0x55c5316f63c0_0 .net "tx_done", 0 0, L_0x55c5316d1180;  1 drivers
v0x55c5316f6490_0 .net "tx_dout_serial", 0 0, L_0x55c53169f260;  1 drivers
v0x55c5316f6560_0 .var "tx_start", 0 0;
S_0x55c5316c5830 .scope module, "UART_RX_INST" "uart_rx" 2 60, 3 1 0, S_0x55c5316d5760;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "i_clk";
    .port_info 1 /INPUT 1 "i_enable";
    .port_info 2 /INPUT 1 "i_din";
    .port_info 3 /OUTPUT 8 "o_rxdata";
    .port_info 4 /OUTPUT 1 "o_recvdata";
    .port_info 5 /OUTPUT 1 "o_busy";
P_0x55c5316c59c0 .param/l "STATE_DONE" 1 3 47, C4<10000>;
P_0x55c5316c5a00 .param/l "STATE_IDLE" 1 3 43, C4<00001>;
P_0x55c5316c5a40 .param/l "STATE_RECEIVE_DATA" 1 3 45, C4<00100>;
P_0x55c5316c5a80 .param/l "STATE_RECEIVE_START" 1 3 44, C4<00010>;
P_0x55c5316c5ac0 .param/l "STATE_RECEIVE_STOP" 1 3 46, C4<01000>;
P_0x55c5316c5b00 .param/l "TICKS_PER_BIT" 0 3 3, C4<100>;
P_0x55c5316c5b40 .param/l "TICKS_PER_BIT_SIZE" 0 3 4, C4<00000000000000000000000000000011>;
P_0x55c5316c5b80 .param/l "TICKS_TO_BIT" 1 3 18, C4<000000000000000000000000000000011>;
P_0x55c5316c5bc0 .param/l "TICKS_TO_MIDLE" 1 3 19, C4<000000000000000000000000000000001>;
L_0x55c5316d3100 .functor BUFZ 8, v0x55c5316f3eb0_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x55c53169ed70 .functor NOT 1, v0x55c5316f5f90_0, C4<0>, C4<0>, C4<0>;
L_0x55c53169eeb0 .functor AND 1, L_0x55c53169ed70, v0x55c5316f37b0_0, C4<1>, C4<1>;
v0x55c531698570_0 .net *"_ivl_2", 0 0, L_0x55c53169ed70;  1 drivers
v0x55c531698660_0 .var "bit_counter", 3 0;
v0x55c5316984d0_0 .net "bit_counter_ovf_signal", 0 0, L_0x55c5316f6830;  1 drivers
v0x55c5316d12e0_0 .var "bit_ticks_comparator", 2 0;
v0x55c5316d2d60_0 .var "bit_ticks_counter", 2 0;
v0x55c5316d36f0_0 .net "bit_ticks_ovf_signal", 0 0, L_0x55c5316f6700;  1 drivers
v0x55c5316f36d0_0 .var "currentState", 4 0;
v0x55c5316f37b0_0 .var "din_buff", 0 0;
v0x55c5316f3870_0 .net "din_negedge_signal", 0 0, L_0x55c53169eeb0;  1 drivers
v0x55c5316f3930_0 .net "i_clk", 0 0, v0x55c5316f5cc0_0;  1 drivers
v0x55c5316f39f0_0 .net "i_din", 0 0, v0x55c5316f5f90_0;  1 drivers
v0x55c5316f3ab0_0 .net "i_enable", 0 0, v0x55c5316f6060_0;  1 drivers
v0x55c5316f3b70_0 .var "nextState", 4 0;
v0x55c5316f3c50_0 .var "o_busy", 0 0;
v0x55c5316f3d10_0 .var "o_recvdata", 0 0;
v0x55c5316f3dd0_0 .net "o_rxdata", 7 0, L_0x55c5316d3100;  alias, 1 drivers
v0x55c5316f3eb0_0 .var "rx_data", 7 0;
E_0x55c5316b85b0 .event posedge, v0x55c5316f3930_0;
E_0x55c5316b9310/0 .event edge, v0x55c5316f36d0_0, v0x55c5316f3ab0_0, v0x55c5316f3870_0, v0x55c5316d36f0_0;
E_0x55c5316b9310/1 .event edge, v0x55c5316f37b0_0, v0x55c5316984d0_0;
E_0x55c5316b9310 .event/or E_0x55c5316b9310/0, E_0x55c5316b9310/1;
L_0x55c5316f6700 .cmp/eq 3, v0x55c5316d2d60_0, v0x55c5316d12e0_0;
L_0x55c5316f6830 .part v0x55c531698660_0, 3, 1;
S_0x55c5316f4050 .scope task, "UART_SOFT_WRITE_BYTE" "UART_SOFT_WRITE_BYTE" 2 25, 2 25 0, S_0x55c5316d5760;
 .timescale -9 -9;
v0x55c5316f4200_0 .var "i_data", 7 0;
v0x55c5316f42e0_0 .var/i "ii", 31 0;
TD_uart_tb.UART_SOFT_WRITE_BYTE ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c5316f5f90_0, 0, 1;
    %delay 80, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55c5316f42e0_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x55c5316f42e0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_0.1, 5;
    %load/vec4 v0x55c5316f4200_0;
    %load/vec4 v0x55c5316f42e0_0;
    %part/s 1;
    %store/vec4 v0x55c5316f5f90_0, 0, 1;
    %delay 80, 0;
    %load/vec4 v0x55c5316f42e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55c5316f42e0_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c5316f5f90_0, 0, 1;
    %delay 80, 0;
    %end;
S_0x55c5316f43c0 .scope module, "UART_TX_INST" "uart_tx" 2 73, 4 1 0, S_0x55c5316d5760;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "i_clk";
    .port_info 1 /INPUT 1 "i_start";
    .port_info 2 /INPUT 8 "i_data";
    .port_info 3 /OUTPUT 1 "o_done";
    .port_info 4 /OUTPUT 1 "o_busy";
    .port_info 5 /OUTPUT 1 "o_dout";
P_0x55c531673a30 .param/l "STATE_DONE" 1 4 20, C4<10000>;
P_0x55c531673a70 .param/l "STATE_IDLE" 1 4 16, C4<00001>;
P_0x55c531673ab0 .param/l "STATE_SEND_BITS" 1 4 18, C4<00100>;
P_0x55c531673af0 .param/l "STATE_SEND_START" 1 4 17, C4<00010>;
P_0x55c531673b30 .param/l "STATE_SEND_STOP" 1 4 19, C4<01000>;
P_0x55c531673b70 .param/l "TICKS_PER_BIT" 0 4 3, C4<100>;
P_0x55c531673bb0 .param/l "TICKS_PER_BIT_SIZE" 0 4 4, C4<00000000000000000000000000000011>;
L_0x55c53169f260 .functor BUFZ 1, v0x55c5316f5790_0, C4<0>, C4<0>, C4<0>;
L_0x55c5316d1180 .functor BUFZ 1, v0x55c5316f4e50_0, C4<0>, C4<0>, C4<0>;
L_0x55c5316d3170 .functor BUFZ 1, v0x55c5316f4c60_0, C4<0>, C4<0>, C4<0>;
L_0x7fbdacb76060 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x55c5316f4990_0 .net/2u *"_ivl_10", 31 0, L_0x7fbdacb76060;  1 drivers
v0x55c5316f4a90_0 .net *"_ivl_6", 31 0, L_0x55c5316f6a20;  1 drivers
L_0x7fbdacb76018 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55c5316f4b70_0 .net *"_ivl_9", 28 0, L_0x7fbdacb76018;  1 drivers
v0x55c5316f4c60_0 .var "busy_flag", 0 0;
v0x55c5316f4d20_0 .var "currentState", 4 0;
v0x55c5316f4e50_0 .var "done_flag", 0 0;
v0x55c5316f4f10_0 .net "i_clk", 0 0, v0x55c5316f5cc0_0;  alias, 1 drivers
v0x55c5316f4fb0_0 .net "i_data", 7 0, v0x55c5316f62f0_0;  1 drivers
v0x55c5316f5070_0 .net "i_start", 0 0, v0x55c5316f6560_0;  1 drivers
v0x55c5316f5130_0 .var "nextState", 4 0;
v0x55c5316f5210_0 .net "o_busy", 0 0, L_0x55c5316d3170;  alias, 1 drivers
v0x55c5316f52d0_0 .net "o_done", 0 0, L_0x55c5316d1180;  alias, 1 drivers
v0x55c5316f5390_0 .net "o_dout", 0 0, L_0x55c53169f260;  alias, 1 drivers
v0x55c5316f5450_0 .var "ticks_counter", 2 0;
v0x55c5316f5530_0 .net "ticks_counter_ovf", 0 0, L_0x55c531706bb0;  1 drivers
v0x55c5316f55f0_0 .var "tx_bit_counter", 3 0;
v0x55c5316f56d0_0 .net "tx_bit_counter_ovf", 0 0, L_0x55c531706d20;  1 drivers
v0x55c5316f5790_0 .var "tx_output", 0 0;
v0x55c5316f5850_0 .var "tx_reg", 7 0;
E_0x55c5316a4c20/0 .event edge, v0x55c5316f4d20_0, v0x55c5316f5070_0, v0x55c5316f5530_0, v0x55c5316f56d0_0;
E_0x55c5316a4c20/1 .event edge, v0x55c5316f5850_0;
E_0x55c5316a4c20 .event/or E_0x55c5316a4c20/0, E_0x55c5316a4c20/1;
L_0x55c5316f6a20 .concat [ 3 29 0 0], v0x55c5316f5450_0, L_0x7fbdacb76018;
L_0x55c531706bb0 .cmp/eq 32, L_0x55c5316f6a20, L_0x7fbdacb76060;
L_0x55c531706d20 .part v0x55c5316f55f0_0, 3, 1;
S_0x55c5316f59f0 .scope task, "UART_TX_WRITE_BYTE" "UART_TX_WRITE_BYTE" 2 43, 2 43 0, S_0x55c5316d5760;
 .timescale -9 -9;
v0x55c5316f5bc0_0 .var "i_data", 7 0;
E_0x55c5316b8870 .event posedge, v0x55c5316f52d0_0;
TD_uart_tb.UART_TX_WRITE_BYTE ;
    %wait E_0x55c5316b85b0;
    %wait E_0x55c5316b85b0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c5316f6560_0, 0;
    %load/vec4 v0x55c5316f5bc0_0;
    %assign/vec4 v0x55c5316f62f0_0, 0;
    %wait E_0x55c5316b85b0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c5316f6560_0, 0;
    %wait E_0x55c5316b8870;
    %end;
    .scope S_0x55c5316c5830;
T_2 ;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x55c5316f36d0_0, 0, 5;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55c5316d2d60_0, 0, 3;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55c531698660_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c5316f37b0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55c5316f3eb0_0, 0, 8;
    %end;
    .thread T_2;
    .scope S_0x55c5316c5830;
T_3 ;
    %wait E_0x55c5316b9310;
    %load/vec4 v0x55c5316f36d0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x55c5316f3b70_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c5316f3d10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c5316f3c50_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x55c5316d12e0_0, 0, 3;
    %jmp T_3.6;
T_3.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c5316f3d10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c5316f3c50_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x55c5316d12e0_0, 0, 3;
    %load/vec4 v0x55c5316f3ab0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.7, 8;
    %load/vec4 v0x55c5316f3870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.9, 8;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x55c5316f3b70_0, 0, 5;
    %jmp T_3.10;
T_3.9 ;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x55c5316f3b70_0, 0, 5;
T_3.10 ;
    %jmp T_3.8;
T_3.7 ;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x55c5316f3b70_0, 0, 5;
T_3.8 ;
    %jmp T_3.6;
T_3.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c5316f3d10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c5316f3c50_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x55c5316d12e0_0, 0, 3;
    %load/vec4 v0x55c5316d36f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.11, 8;
    %load/vec4 v0x55c5316f37b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.13, 8;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v0x55c5316f3b70_0, 0, 5;
    %jmp T_3.14;
T_3.13 ;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x55c5316f3b70_0, 0, 5;
T_3.14 ;
    %jmp T_3.12;
T_3.11 ;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x55c5316f3b70_0, 0, 5;
T_3.12 ;
    %jmp T_3.6;
T_3.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c5316f3d10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c5316f3c50_0, 0, 1;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x55c5316d12e0_0, 0, 3;
    %load/vec4 v0x55c5316984d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.15, 8;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v0x55c5316f3b70_0, 0, 5;
    %jmp T_3.16;
T_3.15 ;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v0x55c5316f3b70_0, 0, 5;
T_3.16 ;
    %jmp T_3.6;
T_3.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c5316f3d10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c5316f3c50_0, 0, 1;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x55c5316d12e0_0, 0, 3;
    %load/vec4 v0x55c5316d36f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.17, 8;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v0x55c5316f3b70_0, 0, 5;
    %jmp T_3.18;
T_3.17 ;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v0x55c5316f3b70_0, 0, 5;
T_3.18 ;
    %jmp T_3.6;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c5316f3d10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c5316f3c50_0, 0, 1;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x55c5316d12e0_0, 0, 3;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x55c5316f3b70_0, 0, 5;
    %jmp T_3.6;
T_3.6 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x55c5316c5830;
T_4 ;
    %wait E_0x55c5316b85b0;
    %load/vec4 v0x55c5316f3b70_0;
    %assign/vec4 v0x55c5316f36d0_0, 0;
    %load/vec4 v0x55c5316f39f0_0;
    %assign/vec4 v0x55c5316f37b0_0, 0;
    %load/vec4 v0x55c5316f36d0_0;
    %cmpi/e 1, 0, 5;
    %jmp/0xz  T_4.0, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55c5316d2d60_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55c531698660_0, 0;
T_4.0 ;
    %load/vec4 v0x55c5316f36d0_0;
    %cmpi/e 2, 0, 5;
    %flag_mov 8, 4;
    %load/vec4 v0x55c5316f36d0_0;
    %cmpi/e 4, 0, 5;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55c5316f36d0_0;
    %cmpi/e 8, 0, 5;
    %flag_or 4, 8;
    %jmp/0xz  T_4.2, 4;
    %load/vec4 v0x55c5316d36f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55c5316d2d60_0, 0;
    %jmp T_4.5;
T_4.4 ;
    %load/vec4 v0x55c5316d2d60_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x55c5316d2d60_0, 0;
T_4.5 ;
T_4.2 ;
    %load/vec4 v0x55c5316f36d0_0;
    %cmpi/e 4, 0, 5;
    %jmp/0xz  T_4.6, 4;
    %load/vec4 v0x55c5316d36f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.8, 8;
    %load/vec4 v0x55c531698660_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x55c531698660_0, 0;
    %load/vec4 v0x55c5316f3eb0_0;
    %parti/s 7, 1, 2;
    %pad/u 8;
    %assign/vec4 v0x55c5316f3eb0_0, 0;
    %load/vec4 v0x55c5316f37b0_0;
    %ix/load 4, 7, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55c5316f3eb0_0, 4, 5;
T_4.8 ;
T_4.6 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x55c5316f43c0;
T_5 ;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x55c5316f4d20_0, 0, 5;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55c5316f5850_0, 0, 8;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55c5316f55f0_0, 0, 4;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55c5316f5450_0, 0, 3;
    %end;
    .thread T_5;
    .scope S_0x55c5316f43c0;
T_6 ;
    %wait E_0x55c5316a4c20;
    %load/vec4 v0x55c5316f4d20_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x55c5316f5130_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c5316f4e50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c5316f4c60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c5316f5790_0, 0, 1;
    %jmp T_6.6;
T_6.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c5316f4e50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c5316f4c60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c5316f5790_0, 0, 1;
    %load/vec4 v0x55c5316f5070_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.7, 8;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x55c5316f5130_0, 0, 5;
    %jmp T_6.8;
T_6.7 ;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x55c5316f5130_0, 0, 5;
T_6.8 ;
    %jmp T_6.6;
T_6.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c5316f4e50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c5316f4c60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c5316f5790_0, 0, 1;
    %load/vec4 v0x55c5316f5530_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.9, 8;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v0x55c5316f5130_0, 0, 5;
    %jmp T_6.10;
T_6.9 ;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x55c5316f5130_0, 0, 5;
T_6.10 ;
    %jmp T_6.6;
T_6.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c5316f4e50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c5316f4c60_0, 0, 1;
    %load/vec4 v0x55c5316f56d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_6.11, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_6.12, 8;
T_6.11 ; End of true expr.
    %load/vec4 v0x55c5316f5850_0;
    %parti/s 1, 0, 2;
    %jmp/0 T_6.12, 8;
 ; End of false expr.
    %blend;
T_6.12;
    %store/vec4 v0x55c5316f5790_0, 0, 1;
    %load/vec4 v0x55c5316f56d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.13, 8;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v0x55c5316f5130_0, 0, 5;
    %jmp T_6.14;
T_6.13 ;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v0x55c5316f5130_0, 0, 5;
T_6.14 ;
    %jmp T_6.6;
T_6.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c5316f4e50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c5316f4c60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c5316f5790_0, 0, 1;
    %load/vec4 v0x55c5316f5530_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.15, 8;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v0x55c5316f5130_0, 0, 5;
    %jmp T_6.16;
T_6.15 ;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v0x55c5316f5130_0, 0, 5;
T_6.16 ;
    %jmp T_6.6;
T_6.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c5316f4e50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c5316f4c60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c5316f5790_0, 0, 1;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x55c5316f5130_0, 0, 5;
    %jmp T_6.6;
T_6.6 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x55c5316f43c0;
T_7 ;
    %wait E_0x55c5316b85b0;
    %load/vec4 v0x55c5316f5130_0;
    %assign/vec4 v0x55c5316f4d20_0, 0;
    %load/vec4 v0x55c5316f4d20_0;
    %cmpi/e 2, 0, 5;
    %flag_mov 8, 4;
    %load/vec4 v0x55c5316f4d20_0;
    %cmpi/e 4, 0, 5;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55c5316f4d20_0;
    %cmpi/e 8, 0, 5;
    %flag_or 4, 8;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x55c5316f5530_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55c5316f5450_0, 0;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0x55c5316f5450_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x55c5316f5450_0, 0;
T_7.3 ;
T_7.0 ;
    %load/vec4 v0x55c5316f4d20_0;
    %cmpi/e 4, 0, 5;
    %jmp/0xz  T_7.4, 4;
    %load/vec4 v0x55c5316f5530_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.6, 8;
    %load/vec4 v0x55c5316f55f0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x55c5316f55f0_0, 0;
    %load/vec4 v0x55c5316f5850_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %assign/vec4 v0x55c5316f5850_0, 0;
T_7.6 ;
T_7.4 ;
    %load/vec4 v0x55c5316f4d20_0;
    %cmpi/e 1, 0, 5;
    %jmp/0xz  T_7.8, 4;
    %load/vec4 v0x55c5316f5070_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.10, 8;
    %load/vec4 v0x55c5316f4fb0_0;
    %assign/vec4 v0x55c5316f5850_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55c5316f55f0_0, 0;
T_7.10 ;
T_7.8 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x55c5316d5760;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c5316f5cc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c5316f6560_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55c5316f62f0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c5316f5f90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c5316f6060_0, 0, 1;
    %end;
    .thread T_8;
    .scope S_0x55c5316d5760;
T_9 ;
    %delay 10, 0;
    %load/vec4 v0x55c5316f5cc0_0;
    %inv;
    %assign/vec4 v0x55c5316f5cc0_0, 0;
    %jmp T_9;
    .thread T_9;
    .scope S_0x55c5316d5760;
T_10 ;
    %vpi_call 2 86 "$dumpfile", "uart_tb.vcd" {0 0 0};
    %vpi_call 2 87 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x55c5316d5760 {0 0 0};
    %wait E_0x55c5316b85b0;
    %wait E_0x55c5316b85b0;
    %pushi/vec4 171, 0, 8;
    %store/vec4 v0x55c5316f4200_0, 0, 8;
    %fork TD_uart_tb.UART_SOFT_WRITE_BYTE, S_0x55c5316f4050;
    %join;
    %wait E_0x55c5316b85b0;
    %delay 80, 0;
    %load/vec4 v0x55c5316f5e90_0;
    %cmpi/e 171, 0, 8;
    %jmp/0xz  T_10.0, 4;
    %vpi_call 2 95 "$display", "[UART RX]: Frist Test Passed - Correct Byte Received\012" {0 0 0};
    %jmp T_10.1;
T_10.0 ;
    %vpi_call 2 97 "$display", "[UART RX]: Frist Test Failed - Incorrect Byte Received\012" {0 0 0};
T_10.1 ;
    %load/vec4 v0x55c5316f6490_0;
    %cassign/vec4 v0x55c5316f5f90_0;
    %cassign/link v0x55c5316f5f90_0, v0x55c5316f6490_0;
    %vpi_call 2 100 "$display", "[UART TX]: Sending data to UART RX module\012" {0 0 0};
    %pushi/vec4 13, 0, 8;
    %store/vec4 v0x55c5316f5bc0_0, 0, 8;
    %fork TD_uart_tb.UART_TX_WRITE_BYTE, S_0x55c5316f59f0;
    %join;
    %wait E_0x55c5316b85b0;
    %delay 80, 0;
    %load/vec4 v0x55c5316f5e90_0;
    %cmpi/e 13, 0, 8;
    %jmp/0xz  T_10.2, 4;
    %vpi_call 2 105 "$display", "[UART RX]: Second Test Passed - Correct Byte Received\012" {0 0 0};
    %jmp T_10.3;
T_10.2 ;
    %vpi_call 2 107 "$display", "[UART RX]: Second Test Failed - Incorrect Byte Received\012" {0 0 0};
T_10.3 ;
    %vpi_call 2 109 "$finish" {0 0 0};
    %end;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "uart_tb.v";
    "././uart_rx.v";
    "././uart_tx.v";
