# Loading project Configure_Uart
# Compile of ALU.sv was successful.
# Compile of Branch.sv was successful.
# Compile of controller.sv was successful.
# Compile of csr_regfile.sv was successful.
# Compile of Data_memory.sv was successful.
# Compile of hazard_unit.sv was successful.
# Compile of Immediate_generator.sv was successful.
# Compile of instruction_memory.sv was successful.
# Compile of Ld_St_unit.sv was successful.
# Compile of mux.sv was successful.
# Compile of register_file.sv was successful.
# Compile of RISC_V.sv was successful.
# Compile of RISC_V_tb.sv was successful.
# Compile of UART.sv was successful.
# Compile of freq_div.sv was successful.
# Compile of mux_out.sv was successful.
# Compile of segment_counter.sv was successful.
# Compile of seven_cathode.sv was successful.
# Compile of seven_seg.sv was successful.
# Compile of seven_seg_anode.sv was successful.
# 20 compiles, 0 failed with no errors.
# Compile of ALU.sv was successful.
# Compile of Branch.sv was successful.
# Compile of controller.sv was successful.
# Compile of csr_regfile.sv was successful.
# Compile of Data_memory.sv was successful.
# Compile of hazard_unit.sv was successful.
# Compile of Immediate_generator.sv was successful.
# Compile of instruction_memory.sv was successful.
# Compile of Ld_St_unit.sv was successful.
# Compile of mux.sv was successful.
# Compile of register_file.sv was successful.
# Compile of RISC_V.sv was successful.
# Compile of RISC_V_tb.sv was successful.
# Compile of UART.sv was successful.
# Compile of clock_div.sv was successful.
# Compile of ssd.sv was successful.
# 16 compiles, 0 failed with no errors.
vsim work.RISC_V_tb
# vsim work.RISC_V_tb 
# Start time: 11:35:31 on Jan 05,2023
# Loading sv_std.std
# Loading work.RISC_V_tb
# Loading work.RISC_V
# Loading work.ALU
# Loading work.controller
# Loading work.Data_memory
# Loading work.instruction_memory
# Loading work.register_file
# Loading work.mux_I
# Loading work.load_store_Unit
# Loading work.Ld_St_unit
# Loading work.LD_Sizing
# Loading work.ST_Sizing
# Loading work.mux_LS
# Loading work.Branch_Mux
# Loading work.Branch_taken
# Loading work.Branch
# Loading work.mux_forA
# Loading work.mux_forB
# Loading work.Hazard_Unit
# Loading work.Imm_Generator
# Loading work.CSR_Regfile
# Loading work.UART
# Loading work.controller_UART
# Loading work.mux
# Loading work.shift_reg
# Loading work.Baud_Counter
# Loading work.Bit_Counter
# Loading work.ssd
# Loading work.clock_div
# ** Error: (vsim-3063) Port 'clk' not found in the connected module (1st connection).
#    Time: 0 ps  Iteration: 0  Instance: /RISC_V_tb/dut File: /media/hassan/New Volume/Semester 7/CA Lab/Lab 10/RISC_V_tb.sv Line: 4
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'sd'.  Expected 5, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /RISC_V_tb/dut/sd File: /media/hassan/New Volume/Semester 7/CA Lab/Lab 10/RISC_V.sv Line: 104
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'data_i'. The port definition is at: /media/hassan/New Volume/Semester 7/CA Lab/Lab 10/ssd.sv(10).
#    Time: 0 ps  Iteration: 0  Instance: /RISC_V_tb/dut/sd File: /media/hassan/New Volume/Semester 7/CA Lab/Lab 10/RISC_V.sv Line: 104
# ** Warning: (vsim-3722) /media/hassan/New Volume/Semester 7/CA Lab/Lab 10/RISC_V.sv(104): [TFMPC] - Missing connection for port 'anode'.
# ** Warning: (vsim-3722) /media/hassan/New Volume/Semester 7/CA Lab/Lab 10/RISC_V.sv(104): [TFMPC] - Missing connection for port 'display'.
# Error loading design
# End time: 11:35:31 on Jan 05,2023, Elapsed time: 0:00:00
# Errors: 1, Warnings: 11
# Compile of ALU.sv was successful.
# Compile of Branch.sv was successful.
# Compile of controller.sv was successful.
# Compile of csr_regfile.sv was successful.
# Compile of Data_memory.sv was successful.
# Compile of hazard_unit.sv was successful.
# Compile of Immediate_generator.sv was successful.
# Compile of instruction_memory.sv was successful.
# Compile of Ld_St_unit.sv was successful.
# Compile of mux.sv was successful.
# Compile of register_file.sv was successful.
# Compile of RISC_V.sv was successful.
# Compile of RISC_V_tb.sv was successful.
# Compile of UART.sv was successful.
# Compile of clock_div.sv was successful.
# Compile of ssd.sv was successful.
# 16 compiles, 0 failed with no errors.
vsim work.RISC_V_tb
# vsim work.RISC_V_tb 
# Start time: 11:40:59 on Jan 05,2023
# Loading sv_std.std
# Loading work.RISC_V_tb
# Loading work.RISC_V
# Loading work.ALU
# Loading work.controller
# Loading work.Data_memory
# Loading work.instruction_memory
# Loading work.register_file
# Loading work.mux_I
# Loading work.load_store_Unit
# Loading work.Ld_St_unit
# Loading work.LD_Sizing
# Loading work.ST_Sizing
# Loading work.mux_LS
# Loading work.Branch_Mux
# Loading work.Branch_taken
# Loading work.Branch
# Loading work.mux_forA
# Loading work.mux_forB
# Loading work.Hazard_Unit
# Loading work.Imm_Generator
# Loading work.CSR_Regfile
# Loading work.UART
# Loading work.controller_UART
# Loading work.mux
# Loading work.shift_reg
# Loading work.Baud_Counter
# Loading work.Bit_Counter
# Loading work.ssd
# Loading work.clock_div
# ** Fatal: (vsim-3365) Too many port connections. Expected 5, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /RISC_V_tb/dut/sd File: /media/hassan/New Volume/Semester 7/CA Lab/Lab 10/RISC_V.sv Line: 104
# FATAL ERROR while loading design
# Error loading design
# End time: 11:40:59 on Jan 05,2023, Elapsed time: 0:00:00
# Errors: 1, Warnings: 2
# Compile of ALU.sv was successful.
# Compile of Branch.sv was successful.
# Compile of controller.sv was successful.
# Compile of csr_regfile.sv was successful.
# Compile of Data_memory.sv was successful.
# Compile of hazard_unit.sv was successful.
# Compile of Immediate_generator.sv was successful.
# Compile of instruction_memory.sv was successful.
# Compile of Ld_St_unit.sv was successful.
# Compile of mux.sv was successful.
# Compile of register_file.sv was successful.
# Compile of RISC_V.sv was successful.
# Compile of RISC_V_tb.sv was successful.
# Compile of UART.sv was successful.
# Compile of clock_div.sv was successful.
# Compile of ssd.sv was successful.
# 16 compiles, 0 failed with no errors.
vsim work.RISC_V_tb
# vsim work.RISC_V_tb 
# Start time: 11:44:37 on Jan 05,2023
# Loading sv_std.std
# Loading work.RISC_V_tb
# Loading work.RISC_V
# Loading work.ALU
# Loading work.controller
# Loading work.Data_memory
# Loading work.instruction_memory
# Loading work.register_file
# Loading work.mux_I
# Loading work.load_store_Unit
# Loading work.Ld_St_unit
# Loading work.LD_Sizing
# Loading work.ST_Sizing
# Loading work.mux_LS
# Loading work.Branch_Mux
# Loading work.Branch_taken
# Loading work.Branch
# Loading work.mux_forA
# Loading work.mux_forB
# Loading work.Hazard_Unit
# Loading work.Imm_Generator
# Loading work.CSR_Regfile
# Loading work.UART
# Loading work.controller_UART
# Loading work.mux
# Loading work.shift_reg
# Loading work.Baud_Counter
# Loading work.Bit_Counter
# Loading work.ssd
# Loading work.clock_div
# WARNING: No extended dataflow license exists
add wave -r /*
run -all
# ** Note: $stop    : /media/hassan/New Volume/Semester 7/CA Lab/Lab 10/RISC_V_tb.sv(27)
#    Time: 2075 ps  Iteration: 1  Instance: /RISC_V_tb
# Break in Module RISC_V_tb at /media/hassan/New Volume/Semester 7/CA Lab/Lab 10/RISC_V_tb.sv line 27
