// Seed: 2892303726
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  output uwire id_1;
  assign id_1 = 1 > -1'b0;
  parameter id_3 = 1;
  parameter id_4 = 1;
  assign id_1 = id_3;
  assign id_1 = 1;
  assign module_1.id_4 = 0;
endmodule
module module_1 (
    input  wor   id_0,
    output tri1  id_1,
    output tri   id_2,
    output uwire id_3,
    output tri0  id_4,
    output wand  id_5,
    output tri1  id_6,
    input  wand  id_7,
    input  wire  id_8
);
  logic [-1 : 1] id_10 = -1;
  assign id_3 = (-1);
  assign id_3 = ~-1;
  module_0 modCall_1 (
      id_10,
      id_10
  );
endmodule
