assign out = (~sel & a)[7:0] | (~sel & b)[7:0]; endmodule