#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Tue Sep  9 03:14:07 2025
# Process ID: 1103338
# Current directory: /home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f2/conv-p5-c2-f2
# Command line: vivado -mode batch -source vivado_synth.tcl
# Log file: /home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f2/conv-p5-c2-f2/vivado.log
# Journal file: /home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f2/conv-p5-c2-f2/vivado.jou
# Running On: coder-hftsoi-hls2, OS: Linux, CPU Frequency: 2250.000 MHz, CPU Physical cores: 32, Host memory: 540863 MB
#-----------------------------------------------------------
source vivado_synth.tcl
# set tcldir [file dirname [info script]]
# source [file join $tcldir project.tcl]
## variable project_name
## set project_name "hls_dummy"
## variable backend
## set backend "vitis"
## variable part
## set part "xcu250-figd2104-2L-e"
## variable clock_period
## set clock_period 5
## variable clock_uncertainty
## set clock_uncertainty 27%
## variable version
## set version "1.0.0"
## variable maximum_size
## set maximum_size 4096
# add_files ${project_name}_prj/solution1/syn/verilog
add_files: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2408.051 ; gain = 112.992 ; free physical = 132995 ; free virtual = 445694
# synth_design -top ${project_name} -part $part
Command: synth_design -top hls_dummy -part xcu250-figd2104-2L-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 1103368
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2823.508 ; gain = 391.609 ; free physical = 133334 ; free virtual = 446060
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'hls_dummy' [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f2/conv-p5-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_10_10_1_5_4' [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f2/conv-p5-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_10_10_1_5_4.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_operator_s' [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f2/conv-p5-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_operator_s.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_operator_s' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f2/conv-p5-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_operator_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mux_100_7_4_1_1' [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f2/conv-p5-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mux_100_7_4_1_1.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 4 - type: integer 
	Parameter din1_WIDTH bound to: 4 - type: integer 
	Parameter din2_WIDTH bound to: 4 - type: integer 
	Parameter din3_WIDTH bound to: 4 - type: integer 
	Parameter din4_WIDTH bound to: 4 - type: integer 
	Parameter din5_WIDTH bound to: 4 - type: integer 
	Parameter din6_WIDTH bound to: 4 - type: integer 
	Parameter din7_WIDTH bound to: 4 - type: integer 
	Parameter din8_WIDTH bound to: 4 - type: integer 
	Parameter din9_WIDTH bound to: 4 - type: integer 
	Parameter din10_WIDTH bound to: 4 - type: integer 
	Parameter din11_WIDTH bound to: 4 - type: integer 
	Parameter din12_WIDTH bound to: 4 - type: integer 
	Parameter din13_WIDTH bound to: 4 - type: integer 
	Parameter din14_WIDTH bound to: 4 - type: integer 
	Parameter din15_WIDTH bound to: 4 - type: integer 
	Parameter din16_WIDTH bound to: 4 - type: integer 
	Parameter din17_WIDTH bound to: 4 - type: integer 
	Parameter din18_WIDTH bound to: 4 - type: integer 
	Parameter din19_WIDTH bound to: 4 - type: integer 
	Parameter din20_WIDTH bound to: 4 - type: integer 
	Parameter din21_WIDTH bound to: 4 - type: integer 
	Parameter din22_WIDTH bound to: 4 - type: integer 
	Parameter din23_WIDTH bound to: 4 - type: integer 
	Parameter din24_WIDTH bound to: 4 - type: integer 
	Parameter din25_WIDTH bound to: 4 - type: integer 
	Parameter din26_WIDTH bound to: 4 - type: integer 
	Parameter din27_WIDTH bound to: 4 - type: integer 
	Parameter din28_WIDTH bound to: 4 - type: integer 
	Parameter din29_WIDTH bound to: 4 - type: integer 
	Parameter din30_WIDTH bound to: 4 - type: integer 
	Parameter din31_WIDTH bound to: 4 - type: integer 
	Parameter din32_WIDTH bound to: 4 - type: integer 
	Parameter din33_WIDTH bound to: 4 - type: integer 
	Parameter din34_WIDTH bound to: 4 - type: integer 
	Parameter din35_WIDTH bound to: 4 - type: integer 
	Parameter din36_WIDTH bound to: 4 - type: integer 
	Parameter din37_WIDTH bound to: 4 - type: integer 
	Parameter din38_WIDTH bound to: 4 - type: integer 
	Parameter din39_WIDTH bound to: 4 - type: integer 
	Parameter din40_WIDTH bound to: 4 - type: integer 
	Parameter din41_WIDTH bound to: 4 - type: integer 
	Parameter din42_WIDTH bound to: 4 - type: integer 
	Parameter din43_WIDTH bound to: 4 - type: integer 
	Parameter din44_WIDTH bound to: 4 - type: integer 
	Parameter din45_WIDTH bound to: 4 - type: integer 
	Parameter din46_WIDTH bound to: 4 - type: integer 
	Parameter din47_WIDTH bound to: 4 - type: integer 
	Parameter din48_WIDTH bound to: 4 - type: integer 
	Parameter din49_WIDTH bound to: 4 - type: integer 
	Parameter din50_WIDTH bound to: 4 - type: integer 
	Parameter din51_WIDTH bound to: 4 - type: integer 
	Parameter din52_WIDTH bound to: 4 - type: integer 
	Parameter din53_WIDTH bound to: 4 - type: integer 
	Parameter din54_WIDTH bound to: 4 - type: integer 
	Parameter din55_WIDTH bound to: 4 - type: integer 
	Parameter din56_WIDTH bound to: 4 - type: integer 
	Parameter din57_WIDTH bound to: 4 - type: integer 
	Parameter din58_WIDTH bound to: 4 - type: integer 
	Parameter din59_WIDTH bound to: 4 - type: integer 
	Parameter din60_WIDTH bound to: 4 - type: integer 
	Parameter din61_WIDTH bound to: 4 - type: integer 
	Parameter din62_WIDTH bound to: 4 - type: integer 
	Parameter din63_WIDTH bound to: 4 - type: integer 
	Parameter din64_WIDTH bound to: 4 - type: integer 
	Parameter din65_WIDTH bound to: 4 - type: integer 
	Parameter din66_WIDTH bound to: 4 - type: integer 
	Parameter din67_WIDTH bound to: 4 - type: integer 
	Parameter din68_WIDTH bound to: 4 - type: integer 
	Parameter din69_WIDTH bound to: 4 - type: integer 
	Parameter din70_WIDTH bound to: 4 - type: integer 
	Parameter din71_WIDTH bound to: 4 - type: integer 
	Parameter din72_WIDTH bound to: 4 - type: integer 
	Parameter din73_WIDTH bound to: 4 - type: integer 
	Parameter din74_WIDTH bound to: 4 - type: integer 
	Parameter din75_WIDTH bound to: 4 - type: integer 
	Parameter din76_WIDTH bound to: 4 - type: integer 
	Parameter din77_WIDTH bound to: 4 - type: integer 
	Parameter din78_WIDTH bound to: 4 - type: integer 
	Parameter din79_WIDTH bound to: 4 - type: integer 
	Parameter din80_WIDTH bound to: 4 - type: integer 
	Parameter din81_WIDTH bound to: 4 - type: integer 
	Parameter din82_WIDTH bound to: 4 - type: integer 
	Parameter din83_WIDTH bound to: 4 - type: integer 
	Parameter din84_WIDTH bound to: 4 - type: integer 
	Parameter din85_WIDTH bound to: 4 - type: integer 
	Parameter din86_WIDTH bound to: 4 - type: integer 
	Parameter din87_WIDTH bound to: 4 - type: integer 
	Parameter din88_WIDTH bound to: 4 - type: integer 
	Parameter din89_WIDTH bound to: 4 - type: integer 
	Parameter din90_WIDTH bound to: 4 - type: integer 
	Parameter din91_WIDTH bound to: 4 - type: integer 
	Parameter din92_WIDTH bound to: 4 - type: integer 
	Parameter din93_WIDTH bound to: 4 - type: integer 
	Parameter din94_WIDTH bound to: 4 - type: integer 
	Parameter din95_WIDTH bound to: 4 - type: integer 
	Parameter din96_WIDTH bound to: 4 - type: integer 
	Parameter din97_WIDTH bound to: 4 - type: integer 
	Parameter din98_WIDTH bound to: 4 - type: integer 
	Parameter din99_WIDTH bound to: 4 - type: integer 
	Parameter din100_WIDTH bound to: 7 - type: integer 
	Parameter dout_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mux_100_7_4_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f2/conv-p5-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mux_100_7_4_1_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_10_10_1_5_4' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f2/conv-p5-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_10_10_1_5_4.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_3_s' [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f2/conv-p5-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_3_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_3_s_w2_ROM_AUTObkb' [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f2/conv-p5-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_3_s_w2_ROM_AUTObkb.v:7]
	Parameter DataWidth bound to: 15 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 18 - type: integer 
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_3_s_w2_ROM_AUTObkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f2/conv-p5-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_3_s_w2_ROM_AUTObkb.v:261]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_3_s_w2_ROM_AUTObkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f2/conv-p5-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_3_s_w2_ROM_AUTObkb.v:262]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_3_s_w2_ROM_AUTObkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f2/conv-p5-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_3_s_w2_ROM_AUTObkb.v:263]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_3_s_w2_ROM_AUTObkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f2/conv-p5-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_3_s_w2_ROM_AUTObkb.v:264]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_3_s_w2_ROM_AUTObkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f2/conv-p5-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_3_s_w2_ROM_AUTObkb.v:265]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_3_s_w2_ROM_AUTObkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f2/conv-p5-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_3_s_w2_ROM_AUTObkb.v:266]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_3_s_w2_ROM_AUTObkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f2/conv-p5-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_3_s_w2_ROM_AUTObkb.v:267]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_3_s_w2_ROM_AUTObkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f2/conv-p5-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_3_s_w2_ROM_AUTObkb.v:268]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_3_s_w2_ROM_AUTObkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f2/conv-p5-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_3_s_w2_ROM_AUTObkb.v:269]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_3_s_w2_ROM_AUTObkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f2/conv-p5-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_3_s_w2_ROM_AUTObkb.v:270]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_3_s_w2_ROM_AUTObkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f2/conv-p5-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_3_s_w2_ROM_AUTObkb.v:271]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_3_s_w2_ROM_AUTObkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f2/conv-p5-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_3_s_w2_ROM_AUTObkb.v:272]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_3_s_w2_ROM_AUTObkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f2/conv-p5-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_3_s_w2_ROM_AUTObkb.v:273]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_3_s_w2_ROM_AUTObkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f2/conv-p5-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_3_s_w2_ROM_AUTObkb.v:274]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_3_s_w2_ROM_AUTObkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f2/conv-p5-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_3_s_w2_ROM_AUTObkb.v:275]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_3_s_w2_ROM_AUTObkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f2/conv-p5-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_3_s_w2_ROM_AUTObkb.v:276]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_3_s_w2_ROM_AUTObkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f2/conv-p5-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_3_s_w2_ROM_AUTObkb.v:277]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_3_s_w2_ROM_AUTObkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f2/conv-p5-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_3_s_w2_ROM_AUTObkb.v:278]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_3_s_w2_ROM_AUTObkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f2/conv-p5-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_3_s_w2_ROM_AUTObkb.v:279]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_3_s_w2_ROM_AUTObkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f2/conv-p5-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_3_s_w2_ROM_AUTObkb.v:280]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_3_s_w2_ROM_AUTObkb' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f2/conv-p5-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_3_s_w2_ROM_AUTObkb.v:7]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mul_16s_15ns_26_1_1' [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f2/conv-p5-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mul_16s_15ns_26_1_1.v:5]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mul_16s_15ns_26_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f2/conv-p5-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mul_16s_15ns_26_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mul_16s_15s_26_1_1' [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f2/conv-p5-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mul_16s_15s_26_1_1.v:5]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mul_16s_15s_26_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f2/conv-p5-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mul_16s_15s_26_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_3_s' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f2/conv-p5-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_3_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s' [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f2/conv-p5-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s_w4_ROM_AUTOcud' [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f2/conv-p5-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s_w4_ROM_AUTOcud.v:7]
	Parameter DataWidth bound to: 15 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
	Parameter AddressRange bound to: 100 - type: integer 
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s_w4_ROM_AUTOcud.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f2/conv-p5-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s_w4_ROM_AUTOcud.v:381]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s_w4_ROM_AUTOcud.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f2/conv-p5-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s_w4_ROM_AUTOcud.v:382]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s_w4_ROM_AUTOcud.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f2/conv-p5-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s_w4_ROM_AUTOcud.v:383]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s_w4_ROM_AUTOcud.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f2/conv-p5-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s_w4_ROM_AUTOcud.v:384]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s_w4_ROM_AUTOcud.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f2/conv-p5-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s_w4_ROM_AUTOcud.v:385]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s_w4_ROM_AUTOcud.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f2/conv-p5-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s_w4_ROM_AUTOcud.v:386]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s_w4_ROM_AUTOcud.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f2/conv-p5-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s_w4_ROM_AUTOcud.v:387]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s_w4_ROM_AUTOcud.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f2/conv-p5-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s_w4_ROM_AUTOcud.v:388]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s_w4_ROM_AUTOcud.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f2/conv-p5-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s_w4_ROM_AUTOcud.v:389]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s_w4_ROM_AUTOcud.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f2/conv-p5-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s_w4_ROM_AUTOcud.v:390]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s_w4_ROM_AUTOcud.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f2/conv-p5-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s_w4_ROM_AUTOcud.v:391]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s_w4_ROM_AUTOcud.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f2/conv-p5-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s_w4_ROM_AUTOcud.v:392]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s_w4_ROM_AUTOcud.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f2/conv-p5-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s_w4_ROM_AUTOcud.v:393]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s_w4_ROM_AUTOcud.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f2/conv-p5-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s_w4_ROM_AUTOcud.v:394]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s_w4_ROM_AUTOcud.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f2/conv-p5-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s_w4_ROM_AUTOcud.v:395]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s_w4_ROM_AUTOcud.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f2/conv-p5-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s_w4_ROM_AUTOcud.v:396]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s_w4_ROM_AUTOcud.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f2/conv-p5-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s_w4_ROM_AUTOcud.v:397]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s_w4_ROM_AUTOcud.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f2/conv-p5-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s_w4_ROM_AUTOcud.v:398]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s_w4_ROM_AUTOcud.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f2/conv-p5-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s_w4_ROM_AUTOcud.v:399]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s_w4_ROM_AUTOcud.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f2/conv-p5-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s_w4_ROM_AUTOcud.v:400]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s_w4_ROM_AUTOcud.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f2/conv-p5-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s_w4_ROM_AUTOcud.v:401]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s_w4_ROM_AUTOcud.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f2/conv-p5-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s_w4_ROM_AUTOcud.v:402]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s_w4_ROM_AUTOcud.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f2/conv-p5-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s_w4_ROM_AUTOcud.v:403]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s_w4_ROM_AUTOcud.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f2/conv-p5-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s_w4_ROM_AUTOcud.v:404]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s_w4_ROM_AUTOcud.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f2/conv-p5-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s_w4_ROM_AUTOcud.v:405]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s_w4_ROM_AUTOcud.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f2/conv-p5-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s_w4_ROM_AUTOcud.v:406]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s_w4_ROM_AUTOcud.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f2/conv-p5-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s_w4_ROM_AUTOcud.v:407]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s_w4_ROM_AUTOcud.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f2/conv-p5-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s_w4_ROM_AUTOcud.v:408]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s_w4_ROM_AUTOcud.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f2/conv-p5-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s_w4_ROM_AUTOcud.v:409]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s_w4_ROM_AUTOcud.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f2/conv-p5-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s_w4_ROM_AUTOcud.v:410]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s_w4_ROM_AUTOcud' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f2/conv-p5-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s_w4_ROM_AUTOcud.v:7]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mul_16s_14s_26_1_1' [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f2/conv-p5-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mul_16s_14s_26_1_1.v:5]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mul_16s_14s_26_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f2/conv-p5-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mul_16s_14s_26_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1' [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f2/conv-p5-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1.v:33]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter din2_WIDTH bound to: 26 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0' [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f2/conv-p5-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f2/conv-p5-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f2/conv-p5-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1.v:33]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mac_muladd_16s_15s_26ns_26_1_1' [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f2/conv-p5-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1.v:33]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter din2_WIDTH bound to: 26 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1' [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f2/conv-p5-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f2/conv-p5-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mac_muladd_16s_15s_26ns_26_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f2/conv-p5-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1.v:33]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1' [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f2/conv-p5-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1.v:33]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter din2_WIDTH bound to: 26 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2' [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f2/conv-p5-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f2/conv-p5-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f2/conv-p5-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1.v:33]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f2/conv-p5-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_Block_entry28_proc' [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f2/conv-p5-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_Block_entry28_proc.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_Block_entry28_proc' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f2/conv-p5-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_Block_entry28_proc.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w16_d2_S' [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f2/conv-p5-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w16_d2_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w16_d2_S_ShiftReg' [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f2/conv-p5-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w16_d2_S.v:120]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w16_d2_S_ShiftReg' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f2/conv-p5-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w16_d2_S.v:120]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w16_d2_S' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f2/conv-p5-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w16_d2_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w4_d2_S' [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f2/conv-p5-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w4_d2_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w4_d2_S_ShiftReg' [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f2/conv-p5-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w4_d2_S.v:120]
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w4_d2_S_ShiftReg' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f2/conv-p5-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w4_d2_S.v:120]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w4_d2_S' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f2/conv-p5-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w4_d2_S.v:11]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/16b/conv/ker5/conv-c2-f2/conv-p5-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy.v:9]
WARNING: [Synth 8-7129] Port reset in module hls_dummy_fifo_w16_d2_S_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module hls_dummy_fifo_w4_d2_S_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s_w4_ROM_AUTOcud is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_0_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_0_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_0_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_0_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_1_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_1_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_1_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_1_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_2_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_2_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_2_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_2_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_3_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_3_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_3_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_3_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_4_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_4_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_4_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_4_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_5_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_5_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_5_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_5_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_6_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_6_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_6_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_6_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_7_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_7_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_7_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_7_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_8_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_8_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_8_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_8_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_9_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_9_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_9_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_9_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_3_s_w2_ROM_AUTObkb is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_c_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_c_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_c_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_c_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_1_c_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_1_c_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_1_c_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_1_c_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_2_c_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_2_c_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_2_c_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_2_c_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_3_c_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_3_c_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_3_c_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_3_c_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_4_c_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_4_c_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_4_c_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_4_c_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_5_c_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_5_c_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_5_c_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_5_c_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_6_c_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_6_c_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_6_c_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_6_c_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_7_c_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_7_c_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_7_c_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_7_c_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_8_c_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_8_c_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_8_c_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_8_c_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_9_c_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_9_c_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_9_c_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_9_c_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_3_s is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2948.414 ; gain = 516.516 ; free physical = 133168 ; free virtual = 445922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2951.383 ; gain = 519.484 ; free physical = 133175 ; free virtual = 445929
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcu250-figd2104-2L-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xcu250-figd2104-2L-e
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2962.355 ; gain = 530.457 ; free physical = 133175 ; free virtual = 445929
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 3047.223 ; gain = 615.324 ; free physical = 133093 ; free virtual = 445848
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   16 Bit       Adders := 40    
	   2 Input   16 Bit       Adders := 20    
	   2 Input    6 Bit       Adders := 80    
	   3 Input    5 Bit       Adders := 100   
	   2 Input    4 Bit       Adders := 60    
	   4 Input    4 Bit       Adders := 20    
	   2 Input    3 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 90    
+---XORs : 
	   2 Input      1 Bit         XORs := 70    
+---Registers : 
	               16 Bit    Registers := 301   
	               15 Bit    Registers := 120   
	               12 Bit    Registers := 26    
	                5 Bit    Registers := 11    
	                4 Bit    Registers := 62    
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 46    
	                1 Bit    Registers := 183   
+---ROMs : 
	                    ROMs := 60    
+---Muxes : 
	   2 Input   16 Bit        Muxes := 266   
	   2 Input   15 Bit        Muxes := 150   
	   2 Input   12 Bit        Muxes := 187   
	   2 Input    7 Bit        Muxes := 24    
	   6 Input    5 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 220   
	   5 Input    4 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 48    
	   2 Input    1 Bit        Muxes := 198   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 12288 (col length:96)
BRAMs: 5376 (col length: RAMB18 384 RAMB36 192)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP mul_16s_15s_26_1_1_U13/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q37_reg is absorbed into DSP mul_16s_15s_26_1_1_U13/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U13/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U13/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U12/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q38_reg is absorbed into DSP mul_16s_15s_26_1_1_U12/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U12/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U12/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U14/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q36_reg is absorbed into DSP mul_16s_15s_26_1_1_U14/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U14/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U14/tmp_product.
DSP Report: Generating DSP mul_16s_15ns_26_1_1_U10/tmp_product, operation Mode is: A*(B:0x25c6).
DSP Report: operator mul_16s_15ns_26_1_1_U10/tmp_product is absorbed into DSP mul_16s_15ns_26_1_1_U10/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U11/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q39_reg is absorbed into DSP mul_16s_15s_26_1_1_U11/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U11/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U11/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U18/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q33_reg is absorbed into DSP mul_16s_15s_26_1_1_U18/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U18/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U18/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U17/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q34_reg is absorbed into DSP mul_16s_15s_26_1_1_U17/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U17/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U17/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U19/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q32_reg is absorbed into DSP mul_16s_15s_26_1_1_U19/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U19/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U19/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U15/tmp_product, operation Mode is: A*(B:0x3c756).
DSP Report: operator mul_16s_15s_26_1_1_U15/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U15/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U16/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q35_reg is absorbed into DSP mul_16s_15s_26_1_1_U16/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U16/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U16/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U23/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q29_reg is absorbed into DSP mul_16s_15s_26_1_1_U23/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U23/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U23/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U22/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q30_reg is absorbed into DSP mul_16s_15s_26_1_1_U22/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U22/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U22/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U24/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q28_reg is absorbed into DSP mul_16s_15s_26_1_1_U24/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U24/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U24/tmp_product.
DSP Report: Generating DSP mul_16s_15ns_26_1_1_U21/tmp_product, operation Mode is: A*(B:0x25c6).
DSP Report: operator mul_16s_15ns_26_1_1_U21/tmp_product is absorbed into DSP mul_16s_15ns_26_1_1_U21/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U20/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q31_reg is absorbed into DSP mul_16s_15s_26_1_1_U20/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U20/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U20/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U28/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q25_reg is absorbed into DSP mul_16s_15s_26_1_1_U28/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U28/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U28/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U27/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q26_reg is absorbed into DSP mul_16s_15s_26_1_1_U27/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U27/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U27/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U29/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q24_reg is absorbed into DSP mul_16s_15s_26_1_1_U29/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U29/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U29/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U26/tmp_product, operation Mode is: A*(B:0x3c756).
DSP Report: operator mul_16s_15s_26_1_1_U26/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U26/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U25/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q27_reg is absorbed into DSP mul_16s_15s_26_1_1_U25/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U25/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U25/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U33/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q21_reg is absorbed into DSP mul_16s_15s_26_1_1_U33/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U33/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U33/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U31/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q22_reg is absorbed into DSP mul_16s_15s_26_1_1_U31/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U31/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U31/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U34/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q20_reg is absorbed into DSP mul_16s_15s_26_1_1_U34/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U34/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U34/tmp_product.
DSP Report: Generating DSP mul_16s_15ns_26_1_1_U32/tmp_product, operation Mode is: A*(B:0x25c6).
DSP Report: operator mul_16s_15ns_26_1_1_U32/tmp_product is absorbed into DSP mul_16s_15ns_26_1_1_U32/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U30/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q23_reg is absorbed into DSP mul_16s_15s_26_1_1_U30/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U30/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U30/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U38/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q17_reg is absorbed into DSP mul_16s_15s_26_1_1_U38/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U38/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U38/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U36/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q18_reg is absorbed into DSP mul_16s_15s_26_1_1_U36/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U36/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U36/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U39/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q16_reg is absorbed into DSP mul_16s_15s_26_1_1_U39/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U39/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U39/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U37/tmp_product, operation Mode is: A*(B:0x3c756).
DSP Report: operator mul_16s_15s_26_1_1_U37/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U37/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U35/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q19_reg is absorbed into DSP mul_16s_15s_26_1_1_U35/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U35/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U35/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U42/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q13_reg is absorbed into DSP mul_16s_15s_26_1_1_U42/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U42/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U42/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U41/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q14_reg is absorbed into DSP mul_16s_15s_26_1_1_U41/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U41/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U41/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U44/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q12_reg is absorbed into DSP mul_16s_15s_26_1_1_U44/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U44/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U44/tmp_product.
DSP Report: Generating DSP mul_16s_15ns_26_1_1_U43/tmp_product, operation Mode is: A*(B:0x25c6).
DSP Report: operator mul_16s_15ns_26_1_1_U43/tmp_product is absorbed into DSP mul_16s_15ns_26_1_1_U43/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U40/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q15_reg is absorbed into DSP mul_16s_15s_26_1_1_U40/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U40/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U40/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U47/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q9_reg is absorbed into DSP mul_16s_15s_26_1_1_U47/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U47/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U47/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U46/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q10_reg is absorbed into DSP mul_16s_15s_26_1_1_U46/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U46/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U46/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U49/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q8_reg is absorbed into DSP mul_16s_15s_26_1_1_U49/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U49/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U49/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U48/tmp_product, operation Mode is: A*(B:0x3c756).
DSP Report: operator mul_16s_15s_26_1_1_U48/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U48/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U45/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q11_reg is absorbed into DSP mul_16s_15s_26_1_1_U45/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U45/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U45/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U52/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q5_reg is absorbed into DSP mul_16s_15s_26_1_1_U52/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U52/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U52/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U51/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q6_reg is absorbed into DSP mul_16s_15s_26_1_1_U51/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U51/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U51/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U53/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q4_reg is absorbed into DSP mul_16s_15s_26_1_1_U53/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U53/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U53/tmp_product.
DSP Report: Generating DSP mul_16s_15ns_26_1_1_U54/tmp_product, operation Mode is: A*(B:0x25c6).
DSP Report: operator mul_16s_15ns_26_1_1_U54/tmp_product is absorbed into DSP mul_16s_15ns_26_1_1_U54/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U50/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q7_reg is absorbed into DSP mul_16s_15s_26_1_1_U50/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U50/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U50/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U57/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q1_reg is absorbed into DSP mul_16s_15s_26_1_1_U57/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U57/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U57/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U56/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q2_reg is absorbed into DSP mul_16s_15s_26_1_1_U56/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U56/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U56/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U58/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q0_reg is absorbed into DSP mul_16s_15s_26_1_1_U58/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U58/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U58/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U59/tmp_product, operation Mode is: A*(B:0x3c756).
DSP Report: operator mul_16s_15s_26_1_1_U59/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U59/tmp_product.
DSP Report: Generating DSP mul_16s_15s_26_1_1_U55/tmp_product, operation Mode is: A*B2.
DSP Report: register w2_U/q3_reg is absorbed into DSP mul_16s_15s_26_1_1_U55/tmp_product.
DSP Report: operator mul_16s_15s_26_1_1_U55/tmp_product is absorbed into DSP mul_16s_15s_26_1_1_U55/tmp_product.
DSP Report: Generating DSP tmp_6_reg_7974_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q56_reg is absorbed into DSP tmp_6_reg_7974_reg.
DSP Report: register tmp_6_reg_7974_reg is absorbed into DSP tmp_6_reg_7974_reg.
DSP Report: operator mul_16s_15s_26_1_1_U91/tmp_product is absorbed into DSP tmp_6_reg_7974_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U141/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q18_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U141/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U141/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U141/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U141/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U141/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_4_reg_7964_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q57_reg is absorbed into DSP tmp_4_reg_7964_reg.
DSP Report: register tmp_4_reg_7964_reg is absorbed into DSP tmp_4_reg_7964_reg.
DSP Report: operator mul_16s_15s_26_1_1_U90/tmp_product is absorbed into DSP tmp_4_reg_7964_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U140/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q19_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U140/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U140/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U140/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U140/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U140/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_8_reg_7984_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q55_reg is absorbed into DSP tmp_8_reg_7984_reg.
DSP Report: register tmp_8_reg_7984_reg is absorbed into DSP tmp_8_reg_7984_reg.
DSP Report: operator mul_16s_15s_26_1_1_U92/tmp_product is absorbed into DSP tmp_8_reg_7984_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U142/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_7_reg_7989_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U142/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U142/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U142/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U142/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U142/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_reg_7949_reg, operation Mode is: (A*(B:0x3e18e))'.
DSP Report: register tmp_reg_7949_reg is absorbed into DSP tmp_reg_7949_reg.
DSP Report: operator mul_16s_14s_26_1_1_U88/tmp_product is absorbed into DSP tmp_reg_7949_reg.
DSP Report: Generating DSP mac_muladd_16s_12ns_26ns_26_1_1_U138/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*(B:0xfaa).
DSP Report: operator mac_muladd_16s_12ns_26ns_26_1_1_U138/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_12ns_26ns_26_1_1_U138/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_12ns_26ns_26_1_1_U138/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_12ns_26ns_26_1_1_U138/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_2_reg_7954_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q59_reg is absorbed into DSP tmp_2_reg_7954_reg.
DSP Report: register tmp_2_reg_7954_reg is absorbed into DSP tmp_2_reg_7954_reg.
DSP Report: operator mul_16s_15s_26_1_1_U89/tmp_product is absorbed into DSP tmp_2_reg_7954_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U139/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_1_reg_7959_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U139/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U139/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U139/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U139/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U139/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_3_reg_8019_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q50_reg is absorbed into DSP tmp_3_reg_8019_reg.
DSP Report: register tmp_3_reg_8019_reg is absorbed into DSP tmp_3_reg_8019_reg.
DSP Report: operator mul_16s_15s_26_1_1_U96/tmp_product is absorbed into DSP tmp_3_reg_8019_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U146/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q16_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U146/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U146/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U146/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U146/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U146/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_1_reg_8009_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q51_reg is absorbed into DSP tmp_1_reg_8009_reg.
DSP Report: register tmp_1_reg_8009_reg is absorbed into DSP tmp_1_reg_8009_reg.
DSP Report: operator mul_16s_15s_26_1_1_U95/tmp_product is absorbed into DSP tmp_1_reg_8009_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U145/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q17_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U145/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U145/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U145/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U145/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U145/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_5_reg_8029_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q49_reg is absorbed into DSP tmp_5_reg_8029_reg.
DSP Report: register tmp_5_reg_8029_reg is absorbed into DSP tmp_5_reg_8029_reg.
DSP Report: operator mul_16s_15s_26_1_1_U97/tmp_product is absorbed into DSP tmp_5_reg_8029_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U147/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_15_reg_8034_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U147/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U147/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U147/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U147/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U147/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_9_reg_7994_reg, operation Mode is: (A*(B:0x3c952))'.
DSP Report: register tmp_9_reg_7994_reg is absorbed into DSP tmp_9_reg_7994_reg.
DSP Report: operator mul_16s_15s_26_1_1_U93/tmp_product is absorbed into DSP tmp_9_reg_7994_reg.
DSP Report: Generating DSP mac_muladd_16s_14ns_26ns_26_1_1_U143/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_U/p, operation Mode is: C+A*(B:0x2122).
DSP Report: operator mac_muladd_16s_14ns_26ns_26_1_1_U143/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_14ns_26ns_26_1_1_U143/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_16s_14ns_26ns_26_1_1_U143/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_14ns_26ns_26_1_1_U143/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_U/p.
DSP Report: Generating DSP tmp_s_reg_7999_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q53_reg is absorbed into DSP tmp_s_reg_7999_reg.
DSP Report: register tmp_s_reg_7999_reg is absorbed into DSP tmp_s_reg_7999_reg.
DSP Report: operator mul_16s_15s_26_1_1_U94/tmp_product is absorbed into DSP tmp_s_reg_7999_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U144/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_9_reg_8004_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U144/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U144/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U144/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U144/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U144/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_12_reg_8064_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q44_reg is absorbed into DSP tmp_12_reg_8064_reg.
DSP Report: register tmp_12_reg_8064_reg is absorbed into DSP tmp_12_reg_8064_reg.
DSP Report: operator mul_16s_15s_26_1_1_U101/tmp_product is absorbed into DSP tmp_12_reg_8064_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U151/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q14_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U151/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U151/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U151/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U151/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U151/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_11_reg_8054_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q45_reg is absorbed into DSP tmp_11_reg_8054_reg.
DSP Report: register tmp_11_reg_8054_reg is absorbed into DSP tmp_11_reg_8054_reg.
DSP Report: operator mul_16s_15s_26_1_1_U100/tmp_product is absorbed into DSP tmp_11_reg_8054_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U150/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q15_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U150/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U150/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U150/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U150/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U150/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_13_reg_8074_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q43_reg is absorbed into DSP tmp_13_reg_8074_reg.
DSP Report: register tmp_13_reg_8074_reg is absorbed into DSP tmp_13_reg_8074_reg.
DSP Report: operator mul_16s_15s_26_1_1_U102/tmp_product is absorbed into DSP tmp_13_reg_8074_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U152/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_23_reg_8079_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U152/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U152/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U152/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U152/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U152/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_10_reg_8049_reg, operation Mode is: (A*(B:0x3e18e))'.
DSP Report: register tmp_10_reg_8049_reg is absorbed into DSP tmp_10_reg_8049_reg.
DSP Report: operator mul_16s_14s_26_1_1_U99/tmp_product is absorbed into DSP tmp_10_reg_8049_reg.
DSP Report: Generating DSP mac_muladd_16s_12ns_26ns_26_1_1_U149/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*(B:0xfaa).
DSP Report: operator mac_muladd_16s_12ns_26ns_26_1_1_U149/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_12ns_26ns_26_1_1_U149/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_12ns_26ns_26_1_1_U149/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_12ns_26ns_26_1_1_U149/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_7_reg_8039_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q47_reg is absorbed into DSP tmp_7_reg_8039_reg.
DSP Report: register tmp_7_reg_8039_reg is absorbed into DSP tmp_7_reg_8039_reg.
DSP Report: operator mul_16s_15s_26_1_1_U98/tmp_product is absorbed into DSP tmp_7_reg_8039_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U148/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_17_reg_8044_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U148/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U148/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U148/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U148/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U148/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_17_reg_8109_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q38_reg is absorbed into DSP tmp_17_reg_8109_reg.
DSP Report: register tmp_17_reg_8109_reg is absorbed into DSP tmp_17_reg_8109_reg.
DSP Report: operator mul_16s_15s_26_1_1_U106/tmp_product is absorbed into DSP tmp_17_reg_8109_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U156/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q12_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U156/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U156/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U156/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U156/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U156/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_16_reg_8099_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q39_reg is absorbed into DSP tmp_16_reg_8099_reg.
DSP Report: register tmp_16_reg_8099_reg is absorbed into DSP tmp_16_reg_8099_reg.
DSP Report: operator mul_16s_15s_26_1_1_U105/tmp_product is absorbed into DSP tmp_16_reg_8099_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U155/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q13_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U155/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U155/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U155/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U155/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U155/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_18_reg_8119_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q37_reg is absorbed into DSP tmp_18_reg_8119_reg.
DSP Report: register tmp_18_reg_8119_reg is absorbed into DSP tmp_18_reg_8119_reg.
DSP Report: operator mul_16s_15s_26_1_1_U107/tmp_product is absorbed into DSP tmp_18_reg_8119_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U157/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_31_reg_8124_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U157/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U157/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U157/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U157/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U157/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_15_reg_8094_reg, operation Mode is: (A*(B:0x3c952))'.
DSP Report: register tmp_15_reg_8094_reg is absorbed into DSP tmp_15_reg_8094_reg.
DSP Report: operator mul_16s_15s_26_1_1_U104/tmp_product is absorbed into DSP tmp_15_reg_8094_reg.
DSP Report: Generating DSP mac_muladd_16s_14ns_26ns_26_1_1_U154/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_U/p, operation Mode is: C+A*(B:0x2122).
DSP Report: operator mac_muladd_16s_14ns_26ns_26_1_1_U154/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_14ns_26ns_26_1_1_U154/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_16s_14ns_26ns_26_1_1_U154/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_14ns_26ns_26_1_1_U154/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_U/p.
DSP Report: Generating DSP tmp_14_reg_8084_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q41_reg is absorbed into DSP tmp_14_reg_8084_reg.
DSP Report: register tmp_14_reg_8084_reg is absorbed into DSP tmp_14_reg_8084_reg.
DSP Report: operator mul_16s_15s_26_1_1_U103/tmp_product is absorbed into DSP tmp_14_reg_8084_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U153/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_25_reg_8089_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U153/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U153/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U153/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U153/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U153/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_22_reg_8154_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q32_reg is absorbed into DSP tmp_22_reg_8154_reg.
DSP Report: register tmp_22_reg_8154_reg is absorbed into DSP tmp_22_reg_8154_reg.
DSP Report: operator mul_16s_15s_26_1_1_U111/tmp_product is absorbed into DSP tmp_22_reg_8154_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U161/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q10_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U161/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U161/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U161/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U161/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U161/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_20_reg_8139_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q33_reg is absorbed into DSP tmp_20_reg_8139_reg.
DSP Report: register tmp_20_reg_8139_reg is absorbed into DSP tmp_20_reg_8139_reg.
DSP Report: operator mul_16s_15s_26_1_1_U109/tmp_product is absorbed into DSP tmp_20_reg_8139_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U159/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q11_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U159/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U159/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U159/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U159/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U159/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_23_reg_8164_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q31_reg is absorbed into DSP tmp_23_reg_8164_reg.
DSP Report: register tmp_23_reg_8164_reg is absorbed into DSP tmp_23_reg_8164_reg.
DSP Report: operator mul_16s_15s_26_1_1_U112/tmp_product is absorbed into DSP tmp_23_reg_8164_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U162/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_39_reg_8169_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U162/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U162/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U162/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U162/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U162/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_21_reg_8149_reg, operation Mode is: (A*(B:0x3e18e))'.
DSP Report: register tmp_21_reg_8149_reg is absorbed into DSP tmp_21_reg_8149_reg.
DSP Report: operator mul_16s_14s_26_1_1_U110/tmp_product is absorbed into DSP tmp_21_reg_8149_reg.
DSP Report: Generating DSP mac_muladd_16s_12ns_26ns_26_1_1_U160/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*(B:0xfaa).
DSP Report: operator mac_muladd_16s_12ns_26ns_26_1_1_U160/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_12ns_26ns_26_1_1_U160/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_12ns_26ns_26_1_1_U160/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_12ns_26ns_26_1_1_U160/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_19_reg_8129_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q35_reg is absorbed into DSP tmp_19_reg_8129_reg.
DSP Report: register tmp_19_reg_8129_reg is absorbed into DSP tmp_19_reg_8129_reg.
DSP Report: operator mul_16s_15s_26_1_1_U108/tmp_product is absorbed into DSP tmp_19_reg_8129_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U158/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_33_reg_8134_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U158/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U158/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U158/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U158/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U158/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_27_reg_8199_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q26_reg is absorbed into DSP tmp_27_reg_8199_reg.
DSP Report: register tmp_27_reg_8199_reg is absorbed into DSP tmp_27_reg_8199_reg.
DSP Report: operator mul_16s_15s_26_1_1_U116/tmp_product is absorbed into DSP tmp_27_reg_8199_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U166/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q8_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U166/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U166/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U166/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U166/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U166/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_25_reg_8184_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q27_reg is absorbed into DSP tmp_25_reg_8184_reg.
DSP Report: register tmp_25_reg_8184_reg is absorbed into DSP tmp_25_reg_8184_reg.
DSP Report: operator mul_16s_15s_26_1_1_U114/tmp_product is absorbed into DSP tmp_25_reg_8184_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U164/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q9_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U164/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U164/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U164/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U164/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U164/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_28_reg_8209_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q25_reg is absorbed into DSP tmp_28_reg_8209_reg.
DSP Report: register tmp_28_reg_8209_reg is absorbed into DSP tmp_28_reg_8209_reg.
DSP Report: operator mul_16s_15s_26_1_1_U117/tmp_product is absorbed into DSP tmp_28_reg_8209_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U167/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_47_reg_8214_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U167/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U167/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U167/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U167/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U167/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_26_reg_8194_reg, operation Mode is: (A*(B:0x3c952))'.
DSP Report: register tmp_26_reg_8194_reg is absorbed into DSP tmp_26_reg_8194_reg.
DSP Report: operator mul_16s_15s_26_1_1_U115/tmp_product is absorbed into DSP tmp_26_reg_8194_reg.
DSP Report: Generating DSP mac_muladd_16s_14ns_26ns_26_1_1_U165/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_U/p, operation Mode is: C+A*(B:0x2122).
DSP Report: operator mac_muladd_16s_14ns_26ns_26_1_1_U165/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_14ns_26ns_26_1_1_U165/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_16s_14ns_26ns_26_1_1_U165/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_14ns_26ns_26_1_1_U165/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_U/p.
DSP Report: Generating DSP tmp_24_reg_8174_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q29_reg is absorbed into DSP tmp_24_reg_8174_reg.
DSP Report: register tmp_24_reg_8174_reg is absorbed into DSP tmp_24_reg_8174_reg.
DSP Report: operator mul_16s_15s_26_1_1_U113/tmp_product is absorbed into DSP tmp_24_reg_8174_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U163/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_41_reg_8179_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U163/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U163/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U163/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U163/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U163/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_31_reg_8239_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q20_reg is absorbed into DSP tmp_31_reg_8239_reg.
DSP Report: register tmp_31_reg_8239_reg is absorbed into DSP tmp_31_reg_8239_reg.
DSP Report: operator mul_16s_15s_26_1_1_U120/tmp_product is absorbed into DSP tmp_31_reg_8239_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U170/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q6_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U170/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U170/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U170/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U170/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U170/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_30_reg_8229_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q21_reg is absorbed into DSP tmp_30_reg_8229_reg.
DSP Report: register tmp_30_reg_8229_reg is absorbed into DSP tmp_30_reg_8229_reg.
DSP Report: operator mul_16s_15s_26_1_1_U119/tmp_product is absorbed into DSP tmp_30_reg_8229_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U169/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q7_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U169/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U169/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U169/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U169/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U169/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_33_reg_8254_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q19_reg is absorbed into DSP tmp_33_reg_8254_reg.
DSP Report: register tmp_33_reg_8254_reg is absorbed into DSP tmp_33_reg_8254_reg.
DSP Report: operator mul_16s_15s_26_1_1_U122/tmp_product is absorbed into DSP tmp_33_reg_8254_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U172/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B''.
DSP Report: register w4_U/q18_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U172/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register w4_load_55_reg_8259_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U172/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U172/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U172/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U172/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U172/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_32_reg_8249_reg, operation Mode is: (A*(B:0x3e18e))'.
DSP Report: register tmp_32_reg_8249_reg is absorbed into DSP tmp_32_reg_8249_reg.
DSP Report: operator mul_16s_14s_26_1_1_U121/tmp_product is absorbed into DSP tmp_32_reg_8249_reg.
DSP Report: Generating DSP mac_muladd_16s_12ns_26ns_26_1_1_U171/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*(B:0xfaa).
DSP Report: operator mac_muladd_16s_12ns_26ns_26_1_1_U171/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_12ns_26ns_26_1_1_U171/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_12ns_26ns_26_1_1_U171/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_12ns_26ns_26_1_1_U171/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_29_reg_8219_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q23_reg is absorbed into DSP tmp_29_reg_8219_reg.
DSP Report: register tmp_29_reg_8219_reg is absorbed into DSP tmp_29_reg_8219_reg.
DSP Report: operator mul_16s_15s_26_1_1_U118/tmp_product is absorbed into DSP tmp_29_reg_8219_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U168/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_load_49_reg_8224_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U168/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U168/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U168/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U168/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U168/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_36_reg_8284_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q14_reg is absorbed into DSP tmp_36_reg_8284_reg.
DSP Report: register tmp_36_reg_8284_reg is absorbed into DSP tmp_36_reg_8284_reg.
DSP Report: operator mul_16s_15s_26_1_1_U125/tmp_product is absorbed into DSP tmp_36_reg_8284_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U175/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q4_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U175/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U175/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U175/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U175/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U175/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_35_reg_8274_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q15_reg is absorbed into DSP tmp_35_reg_8274_reg.
DSP Report: register tmp_35_reg_8274_reg is absorbed into DSP tmp_35_reg_8274_reg.
DSP Report: operator mul_16s_15s_26_1_1_U124/tmp_product is absorbed into DSP tmp_35_reg_8274_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U174/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q5_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U174/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U174/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U174/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U174/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U174/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_38_reg_8299_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q13_reg is absorbed into DSP tmp_38_reg_8299_reg.
DSP Report: register tmp_38_reg_8299_reg is absorbed into DSP tmp_38_reg_8299_reg.
DSP Report: operator mul_16s_15s_26_1_1_U127/tmp_product is absorbed into DSP tmp_38_reg_8299_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U177/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B''.
DSP Report: register w4_U/q12_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U177/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register w4_load_63_reg_8304_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U177/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U177/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U177/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U177/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U177/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_37_reg_8294_reg, operation Mode is: (A*(B:0x3c952))'.
DSP Report: register tmp_37_reg_8294_reg is absorbed into DSP tmp_37_reg_8294_reg.
DSP Report: operator mul_16s_15s_26_1_1_U126/tmp_product is absorbed into DSP tmp_37_reg_8294_reg.
DSP Report: Generating DSP mac_muladd_16s_14ns_26ns_26_1_1_U176/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_U/p, operation Mode is: C+A*(B:0x2122).
DSP Report: operator mac_muladd_16s_14ns_26ns_26_1_1_U176/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_14ns_26ns_26_1_1_U176/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_16s_14ns_26ns_26_1_1_U176/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_14ns_26ns_26_1_1_U176/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_U/p.
DSP Report: Generating DSP tmp_34_reg_8264_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q17_reg is absorbed into DSP tmp_34_reg_8264_reg.
DSP Report: register tmp_34_reg_8264_reg is absorbed into DSP tmp_34_reg_8264_reg.
DSP Report: operator mul_16s_15s_26_1_1_U123/tmp_product is absorbed into DSP tmp_34_reg_8264_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U173/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B''.
DSP Report: register w4_U/q16_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U173/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register w4_load_57_reg_8269_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U173/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U173/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U173/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U173/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U173/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_41_reg_8329_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q8_reg is absorbed into DSP tmp_41_reg_8329_reg.
DSP Report: register tmp_41_reg_8329_reg is absorbed into DSP tmp_41_reg_8329_reg.
DSP Report: operator mul_16s_15s_26_1_1_U130/tmp_product is absorbed into DSP tmp_41_reg_8329_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U180/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q2_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U180/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U180/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U180/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U180/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U180/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_40_reg_8319_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q9_reg is absorbed into DSP tmp_40_reg_8319_reg.
DSP Report: register tmp_40_reg_8319_reg is absorbed into DSP tmp_40_reg_8319_reg.
DSP Report: operator mul_16s_15s_26_1_1_U129/tmp_product is absorbed into DSP tmp_40_reg_8319_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U179/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q3_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U179/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U179/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U179/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U179/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U179/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_42_reg_8339_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q7_reg is absorbed into DSP tmp_42_reg_8339_reg.
DSP Report: register tmp_42_reg_8339_reg is absorbed into DSP tmp_42_reg_8339_reg.
DSP Report: operator mul_16s_15s_26_1_1_U131/tmp_product is absorbed into DSP tmp_42_reg_8339_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U181/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B''.
DSP Report: register w4_U/q6_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U181/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register w4_load_71_reg_8344_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U181/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U181/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U181/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U181/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U181/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_43_reg_8349_reg, operation Mode is: (A*(B:0x3e18e))'.
DSP Report: register tmp_43_reg_8349_reg is absorbed into DSP tmp_43_reg_8349_reg.
DSP Report: operator mul_16s_14s_26_1_1_U132/tmp_product is absorbed into DSP tmp_43_reg_8349_reg.
DSP Report: Generating DSP mac_muladd_16s_12ns_26ns_26_1_1_U182/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/p, operation Mode is: C+A*(B:0xfaa).
DSP Report: operator mac_muladd_16s_12ns_26ns_26_1_1_U182/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_12ns_26ns_26_1_1_U182/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_16s_12ns_26ns_26_1_1_U182/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_12ns_26ns_26_1_1_U182/hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp_39_reg_8309_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q11_reg is absorbed into DSP tmp_39_reg_8309_reg.
DSP Report: register tmp_39_reg_8309_reg is absorbed into DSP tmp_39_reg_8309_reg.
DSP Report: operator mul_16s_15s_26_1_1_U128/tmp_product is absorbed into DSP tmp_39_reg_8309_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U178/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B''.
DSP Report: register w4_U/q10_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U178/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register w4_load_65_reg_8314_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U178/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U178/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U178/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U178/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U178/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_46_reg_8374_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q2_reg is absorbed into DSP tmp_46_reg_8374_reg.
DSP Report: register tmp_46_reg_8374_reg is absorbed into DSP tmp_46_reg_8374_reg.
DSP Report: operator mul_16s_15s_26_1_1_U135/tmp_product is absorbed into DSP tmp_46_reg_8374_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U185/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q0_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U185/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U185/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U185/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U185/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U185/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_45_reg_8364_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q3_reg is absorbed into DSP tmp_45_reg_8364_reg.
DSP Report: register tmp_45_reg_8364_reg is absorbed into DSP tmp_45_reg_8364_reg.
DSP Report: operator mul_16s_15s_26_1_1_U134/tmp_product is absorbed into DSP tmp_45_reg_8364_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U184/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q1_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U184/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U184/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U184/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U184/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U184/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_47_reg_8384_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q1_reg is absorbed into DSP tmp_47_reg_8384_reg.
DSP Report: register tmp_47_reg_8384_reg is absorbed into DSP tmp_47_reg_8384_reg.
DSP Report: operator mul_16s_15s_26_1_1_U136/tmp_product is absorbed into DSP tmp_47_reg_8384_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U186/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B''.
DSP Report: register w4_U/q0_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U186/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register w4_load_79_reg_8389_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U186/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U186/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U186/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U186/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U186/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_48_reg_8394_reg, operation Mode is: (A*(B:0x3c952))'.
DSP Report: register tmp_48_reg_8394_reg is absorbed into DSP tmp_48_reg_8394_reg.
DSP Report: operator mul_16s_15s_26_1_1_U137/tmp_product is absorbed into DSP tmp_48_reg_8394_reg.
DSP Report: Generating DSP mac_muladd_16s_14ns_26ns_26_1_1_U187/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_U/p, operation Mode is: C+A*(B:0x2122).
DSP Report: operator mac_muladd_16s_14ns_26ns_26_1_1_U187/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_14ns_26ns_26_1_1_U187/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_U/p.
DSP Report: operator mac_muladd_16s_14ns_26ns_26_1_1_U187/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_14ns_26ns_26_1_1_U187/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_U/p.
DSP Report: Generating DSP tmp_44_reg_8354_reg, operation Mode is: (A*B2)'.
DSP Report: register w4_U/q5_reg is absorbed into DSP tmp_44_reg_8354_reg.
DSP Report: register tmp_44_reg_8354_reg is absorbed into DSP tmp_44_reg_8354_reg.
DSP Report: operator mul_16s_15s_26_1_1_U133/tmp_product is absorbed into DSP tmp_44_reg_8354_reg.
DSP Report: Generating DSP mac_muladd_16s_15s_26ns_26_1_1_U183/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p, operation Mode is: C+A*B''.
DSP Report: register w4_U/q4_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U183/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: register w4_load_73_reg_8359_reg is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U183/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U183/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U183/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_16s_15s_26ns_26_1_1_U183/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_15s_26ns_26_1_1_U183/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p.
WARNING: [Synth 8-7129] Port sparse_arr_hash_0_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_0_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_0_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_0_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_1_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_1_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_1_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_1_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_2_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_2_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_2_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_2_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_3_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_3_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_3_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_3_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:52 ; elapsed = 00:00:52 . Memory (MB): peak = 4187.105 ; gain = 1755.207 ; free physical = 131777 ; free virtual = 444701
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+-------------------------------------------------------------------------------------------+--------------+---------------+----------------+
|Module Name                                                                                | RTL Object   | Depth x Width | Implemented As | 
+-------------------------------------------------------------------------------------------+--------------+---------------+----------------+
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_3_s_w2_ROM_AUTObkb | rom0         | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_3_s_w2_ROM_AUTObkb | rom0         | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_3_s_w2_ROM_AUTObkb | rom1         | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_3_s_w2_ROM_AUTObkb | rom1         | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_3_s_w2_ROM_AUTObkb | rom2         | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_3_s_w2_ROM_AUTObkb | rom2         | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_3_s_w2_ROM_AUTObkb | rom3         | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_3_s_w2_ROM_AUTObkb | rom3         | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_3_s_w2_ROM_AUTObkb | rom4         | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_3_s_w2_ROM_AUTObkb | rom4         | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_3_s_w2_ROM_AUTObkb | rom5         | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_3_s_w2_ROM_AUTObkb | rom5         | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_3_s_w2_ROM_AUTObkb | rom6         | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_3_s_w2_ROM_AUTObkb | rom6         | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_3_s_w2_ROM_AUTObkb | rom7         | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_3_s_w2_ROM_AUTObkb | rom7         | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_3_s_w2_ROM_AUTObkb | rom8         | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_3_s_w2_ROM_AUTObkb | rom8         | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_3_s_w2_ROM_AUTObkb | rom9         | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_3_s_w2_ROM_AUTObkb | rom9         | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_3_s_w2_ROM_AUTObkb | rom10        | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_3_s_w2_ROM_AUTObkb | rom10        | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_3_s_w2_ROM_AUTObkb | rom11        | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_3_s_w2_ROM_AUTObkb | rom11        | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_3_s_w2_ROM_AUTObkb | rom12        | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_3_s_w2_ROM_AUTObkb | rom12        | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_3_s_w2_ROM_AUTObkb | rom13        | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_3_s_w2_ROM_AUTObkb | rom13        | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_3_s_w2_ROM_AUTObkb | rom14        | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_3_s_w2_ROM_AUTObkb | rom14        | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_3_s_w2_ROM_AUTObkb | rom15        | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_3_s_w2_ROM_AUTObkb | rom15        | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_3_s_w2_ROM_AUTObkb | rom16        | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_3_s_w2_ROM_AUTObkb | rom16        | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_3_s_w2_ROM_AUTObkb | rom17        | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_3_s_w2_ROM_AUTObkb | rom17        | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_3_s_w2_ROM_AUTObkb | rom18        | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_3_s_w2_ROM_AUTObkb | rom18        | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_3_s_w2_ROM_AUTObkb | rom19        | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_3_s_w2_ROM_AUTObkb | rom19        | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_3_s                | p_0_out      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_3_s                | p_0_out      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_3_s                | p_0_out      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_3_s                | p_0_out      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_3_s                | p_0_out      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_3_s                | p_0_out      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_3_s                | p_0_out      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_3_s                | p_0_out      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_3_s                | p_0_out      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_3_s                | p_0_out      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_3_s                | p_0_out      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_3_s                | p_0_out      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_3_s                | p_0_out      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_3_s                | p_0_out      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_3_s                | p_0_out      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_3_s                | p_0_out      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_3_s                | p_0_out      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_3_s                | p_0_out      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_3_s                | p_0_out      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_3_s                | p_0_out      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_3_s                | p_0_out      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_3_s                | p_0_out      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_3_s                | p_0_out      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_3_s                | p_0_out      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_3_s                | p_0_out      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_3_s                | p_0_out      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_3_s                | p_0_out      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_3_s                | p_0_out      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_3_s                | p_0_out      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_3_s                | p_0_out      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_3_s                | p_0_out      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_3_s                | p_0_out      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_3_s                | p_0_out      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_3_s                | p_0_out      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_3_s                | p_0_out      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_3_s                | p_0_out      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_3_s                | p_0_out      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_3_s                | p_0_out      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_3_s                | p_0_out      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_3_s                | p_0_out      | 32x15         | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s                | p_0_out      | 128x15        | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s                | p_0_out      | 128x15        | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s                | p_0_out      | 128x15        | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s                | p_0_out      | 128x15        | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s                | p_0_out      | 128x15        | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s                | w4_U/q54_reg | 128x15        | Block RAM      | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s                | p_0_out      | 128x15        | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s                | w4_U/q58_reg | 128x15        | Block RAM      | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s                | p_0_out      | 128x15        | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s                | p_0_out      | 128x15        | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s                | p_0_out      | 128x15        | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s                | p_0_out      | 128x15        | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s                | w4_U/q48_reg | 128x15        | Block RAM      | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s                | p_0_out      | 128x15        | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s                | w4_U/q52_reg | 128x15        | Block RAM      | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s                | p_0_out      | 128x15        | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s                | p_0_out      | 128x15        | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s                | p_0_out      | 128x15        | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s                | p_0_out      | 128x15        | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s                | w4_U/q42_reg | 128x15        | Block RAM      | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s                | p_0_out      | 128x15        | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s                | w4_U/q46_reg | 128x15        | Block RAM      | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s                | p_0_out      | 128x15        | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s                | p_0_out      | 128x15        | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s                | p_0_out      | 128x15        | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s                | p_0_out      | 128x15        | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s                | p_0_out      | 128x15        | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s                | w4_U/q36_reg | 128x15        | Block RAM      | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s                | p_0_out      | 128x15        | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s                | w4_U/q40_reg | 128x15        | Block RAM      | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s                | p_0_out      | 128x15        | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s                | p_0_out      | 128x15        | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s                | p_0_out      | 128x15        | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s                | p_0_out      | 128x15        | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s                | p_0_out      | 128x15        | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s                | w4_U/q30_reg | 128x15        | Block RAM      | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s                | p_0_out      | 128x15        | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s                | w4_U/q34_reg | 128x15        | Block RAM      | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s                | p_0_out      | 128x15        | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s                | p_0_out      | 128x15        | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s                | p_0_out      | 128x15        | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s                | p_0_out      | 128x15        | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s                | p_0_out      | 128x15        | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s                | w4_U/q24_reg | 128x15        | Block RAM      | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s                | p_0_out      | 128x15        | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s                | w4_U/q28_reg | 128x15        | Block RAM      | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s                | p_0_out      | 128x15        | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s                | p_0_out      | 128x15        | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s                | p_0_out      | 128x15        | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s                | p_0_out      | 128x15        | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s                | p_0_out      | 128x15        | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s                | w4_U/q22_reg | 128x15        | Block RAM      | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s                | p_0_out      | 128x15        | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s                | p_0_out      | 128x15        | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s                | p_0_out      | 128x15        | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s                | p_0_out      | 128x15        | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s                | p_0_out      | 128x15        | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s                | p_0_out      | 128x15        | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s                | w4_U/q54_reg | 128x15        | Block RAM      | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s                | w4_U/q58_reg | 128x15        | Block RAM      | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s                | w4_U/q48_reg | 128x15        | Block RAM      | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s                | w4_U/q52_reg | 128x15        | Block RAM      | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s                | w4_U/q42_reg | 128x15        | Block RAM      | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s                | w4_U/q46_reg | 128x15        | Block RAM      | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s                | w4_U/q36_reg | 128x15        | Block RAM      | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s                | w4_U/q40_reg | 128x15        | Block RAM      | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s                | w4_U/q30_reg | 128x15        | Block RAM      | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s                | w4_U/q34_reg | 128x15        | Block RAM      | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s                | w4_U/q24_reg | 128x15        | Block RAM      | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s                | w4_U/q28_reg | 128x15        | Block RAM      | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s                | w4_U/q22_reg | 128x15        | Block RAM      | 
+-------------------------------------------------------------------------------------------+--------------+---------------+----------------+


DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+----------------------------------------------------------------------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                                                 | DSP Mapping      | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+----------------------------------------------------------------------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_3_s | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_3_s | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_3_s | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15ns_26_1_1                                               | A*(B:0x25c6)     | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_3_s | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_3_s | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_3_s | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_3_s | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                | A*(B:0x3c756)    | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_3_s | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_3_s | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_3_s | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_3_s | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15ns_26_1_1                                               | A*(B:0x25c6)     | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_3_s | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_3_s | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_3_s | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_3_s | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                | A*(B:0x3c756)    | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_3_s | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_3_s | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_3_s | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_3_s | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15ns_26_1_1                                               | A*(B:0x25c6)     | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_3_s | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_3_s | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_3_s | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_3_s | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                | A*(B:0x3c756)    | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_3_s | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_3_s | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_3_s | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_3_s | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15ns_26_1_1                                               | A*(B:0x25c6)     | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_3_s | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_3_s | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_3_s | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_3_s | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                | A*(B:0x3c756)    | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_3_s | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_3_s | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_3_s | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_3_s | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15ns_26_1_1                                               | A*(B:0x25c6)     | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_3_s | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_3_s | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_3_s | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_3_s | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                | A*(B:0x3c756)    | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_3_s | A*B2             | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s | (A*(B:0x3e18e))' | 16     | 14     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0                           | C+A*(B:0xfaa)    | 16     | 13     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s | (A*(B:0x3c952))' | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2                           | C+A*(B:0x2122)   | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s | (A*(B:0x3e18e))' | 16     | 14     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0                           | C+A*(B:0xfaa)    | 16     | 13     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s | (A*(B:0x3c952))' | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2                           | C+A*(B:0x2122)   | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s | (A*(B:0x3e18e))' | 16     | 14     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0                           | C+A*(B:0xfaa)    | 16     | 13     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s | (A*(B:0x3c952))' | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2                           | C+A*(B:0x2122)   | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s | C+A*B''          | 16     | 15     | 26     | -      | 26     | 0    | 2    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s | (A*(B:0x3e18e))' | 16     | 14     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0                           | C+A*(B:0xfaa)    | 16     | 13     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s | C+A*B''          | 16     | 15     | 26     | -      | 26     | 0    | 2    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s | (A*(B:0x3c952))' | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2                           | C+A*(B:0x2122)   | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s | C+A*B''          | 16     | 15     | 26     | -      | 26     | 0    | 2    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s | C+A*B''          | 16     | 15     | 26     | -      | 26     | 0    | 2    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s | (A*(B:0x3e18e))' | 16     | 14     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0                           | C+A*(B:0xfaa)    | 16     | 13     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s | C+A*B''          | 16     | 15     | 26     | -      | 26     | 0    | 2    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s | C+A*B2           | 16     | 15     | 26     | -      | 26     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s | C+A*B''          | 16     | 15     | 26     | -      | 26     | 0    | 2    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s | (A*(B:0x3c952))' | 16     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2                           | C+A*(B:0x2122)   | 16     | 15     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s | (A*B2)'          | 16     | 15     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s | C+A*B''          | 16     | 15     | 26     | -      | 26     | 0    | 2    | 0    | -    | -     | 0    | 0    | 
+----------------------------------------------------------------------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:53 ; elapsed = 00:00:53 . Memory (MB): peak = 4187.105 ; gain = 1755.207 ; free physical = 131756 ; free virtual = 444679
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_U0/w4_U/q54_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_U0/w4_U/q54_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_U0/w4_U/q48_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_U0/w4_U/q48_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_U0/w4_U/q42_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_U0/w4_U/q42_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_U0/w4_U/q36_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_U0/w4_U/q36_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_U0/w4_U/q30_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_U0/w4_U/q30_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_U0/w4_U/q24_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_U0/w4_U/q24_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_U0/w4_U/q22_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:56 ; elapsed = 00:00:57 . Memory (MB): peak = 4187.105 ; gain = 1755.207 ; free physical = 131773 ; free virtual = 444697
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:01 ; elapsed = 00:01:02 . Memory (MB): peak = 4187.105 ; gain = 1755.207 ; free physical = 131782 ; free virtual = 444706
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:01 ; elapsed = 00:01:02 . Memory (MB): peak = 4187.105 ; gain = 1755.207 ; free physical = 131782 ; free virtual = 444706
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:02 ; elapsed = 00:01:03 . Memory (MB): peak = 4187.105 ; gain = 1755.207 ; free physical = 130866 ; free virtual = 443790
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:02 ; elapsed = 00:01:03 . Memory (MB): peak = 4187.105 ; gain = 1755.207 ; free physical = 131672 ; free virtual = 444595
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:03 ; elapsed = 00:01:03 . Memory (MB): peak = 4187.105 ; gain = 1755.207 ; free physical = 131785 ; free virtual = 444708
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:03 ; elapsed = 00:01:03 . Memory (MB): peak = 4187.105 ; gain = 1755.207 ; free physical = 131786 ; free virtual = 444710
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+----------------------------------------------------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                                                 | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+----------------------------------------------------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|hls_dummy_mul_16s_15ns_26_1_1                                               | A*B         | 15     | 14     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15ns_26_1_1                                               | A*B         | 15     | 14     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15ns_26_1_1                                               | A*B         | 15     | 14     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15ns_26_1_1                                               | A*B         | 15     | 14     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15ns_26_1_1                                               | A*B         | 15     | 14     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_3_s | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_3_s | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_3_s | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_3_s | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_3_s | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_3_s | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_3_s | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_3_s | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_3_s | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_3_s | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_3_s | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_3_s | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_3_s | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_3_s | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_3_s | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_3_s | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_3_s | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_3_s | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_3_s | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_3_s | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_3_s | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_3_s | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_3_s | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_3_s | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_3_s | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_3_s | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_3_s | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_3_s | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_3_s | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_3_s | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_3_s | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mul_16s_15s_26_1_1                                                | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_3_s | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_3_s | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_3_s | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_3_s | (A*B')'     | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_3_s | A*B'        | 15     | 14     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_3_s | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_3_s | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_3_s | (A*B')'     | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_3_s | A*B'        | 15     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_16s_15s_26_1_1                                                | A*B         | 15     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s | (A*B)'      | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s | (A*B')'     | 30     | 18     | -      | -      | 26     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0                           | C+A*B       | 30     | 12     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0                           | C+A*B       | 30     | 12     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0                           | C+A*B       | 30     | 12     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0                           | C+A*B       | 30     | 12     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0                           | C+A*B       | 30     | 12     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2                           | C+A*B       | 30     | 14     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2                           | C+A*B       | 30     | 14     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2                           | C+A*B       | 30     | 14     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2                           | C+A*B       | 30     | 14     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2                           | C+A*B       | 30     | 14     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s | (C+A*B')'   | 30     | 14     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s | (C+A*B')'   | 30     | 14     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s | (C+A*B')'   | 30     | 14     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s | (C+A*B')'   | 30     | 14     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s | C+A*B'      | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s | (C+A*B')'   | 30     | 14     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s | (C+A*B')'   | 30     | 14     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s | (C+A*B')'   | 30     | 18     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s | (C+A*B')'   | 30     | 14     | 48     | -      | 26     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s | C+A*B''     | 30     | 14     | 48     | -      | 26     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
+----------------------------------------------------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |BUFG            |     1|
|2     |CARRY8          |   230|
|3     |DSP48E2         |    50|
|4     |DSP_ALU         |   100|
|5     |DSP_A_B_DATA    |   100|
|6     |DSP_C_DATA      |   100|
|7     |DSP_MULTIPLIER  |   100|
|8     |DSP_M_DATA      |   100|
|9     |DSP_OUTPUT      |   100|
|10    |DSP_PREADD      |   100|
|11    |DSP_PREADD_DATA |   100|
|12    |LUT1            |    80|
|13    |LUT2            |   958|
|14    |LUT3            |  1599|
|15    |LUT4            |  4195|
|16    |LUT5            |   826|
|17    |LUT6            |  3799|
|18    |MUXF7           |   572|
|19    |RAMB18E2        |     7|
|20    |FDRE            |  3869|
|21    |FDSE            |   138|
|22    |IBUF            |  1604|
|23    |OBUF            |   173|
+------+----------------+------+

Report Instance Areas: 
+------+---------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+
|      |Instance                                                             |Module                                                                                                                                                                    |Cells |
+------+---------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+
|1     |top                                                                  |                                                                                                                                                                          | 18901|
|2     |  Block_entry28_proc_U0                                              |hls_dummy_Block_entry28_proc                                                                                                                                              |   160|
|3     |  sparse_arr_feat_conv1_out_1_U                                      |hls_dummy_fifo_w16_d2_S                                                                                                                                                   |    61|
|4     |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_227                                                                                                                                      |    51|
|5     |  sparse_arr_feat_conv1_out_2_U                                      |hls_dummy_fifo_w16_d2_S_0                                                                                                                                                 |    61|
|6     |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_226                                                                                                                                      |    52|
|7     |  sparse_arr_feat_conv1_out_3_U                                      |hls_dummy_fifo_w16_d2_S_1                                                                                                                                                 |    60|
|8     |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_225                                                                                                                                      |    51|
|9     |  sparse_arr_feat_conv1_out_4_U                                      |hls_dummy_fifo_w16_d2_S_2                                                                                                                                                 |    61|
|10    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_224                                                                                                                                      |    52|
|11    |  sparse_arr_feat_conv1_out_5_U                                      |hls_dummy_fifo_w16_d2_S_3                                                                                                                                                 |    65|
|12    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_223                                                                                                                                      |    51|
|13    |  sparse_arr_feat_conv1_out_6_U                                      |hls_dummy_fifo_w16_d2_S_4                                                                                                                                                 |    61|
|14    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_222                                                                                                                                      |    52|
|15    |  sparse_arr_feat_conv1_out_7_U                                      |hls_dummy_fifo_w16_d2_S_5                                                                                                                                                 |    60|
|16    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_221                                                                                                                                      |    51|
|17    |  sparse_arr_feat_conv1_out_8_U                                      |hls_dummy_fifo_w16_d2_S_6                                                                                                                                                 |    61|
|18    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_220                                                                                                                                      |    52|
|19    |  sparse_arr_feat_conv1_out_9_U                                      |hls_dummy_fifo_w16_d2_S_7                                                                                                                                                 |    60|
|20    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_219                                                                                                                                      |    51|
|21    |  sparse_arr_feat_conv1_out_U                                        |hls_dummy_fifo_w16_d2_S_8                                                                                                                                                 |    62|
|22    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_218                                                                                                                                      |    52|
|23    |  sparse_arr_feat_conv2_out_1_U                                      |hls_dummy_fifo_w16_d2_S_9                                                                                                                                                 |    57|
|24    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_217                                                                                                                                      |    48|
|25    |  sparse_arr_feat_conv2_out_2_U                                      |hls_dummy_fifo_w16_d2_S_10                                                                                                                                                |    57|
|26    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_216                                                                                                                                      |    48|
|27    |  sparse_arr_feat_conv2_out_3_U                                      |hls_dummy_fifo_w16_d2_S_11                                                                                                                                                |    57|
|28    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_215                                                                                                                                      |    48|
|29    |  sparse_arr_feat_conv2_out_4_U                                      |hls_dummy_fifo_w16_d2_S_12                                                                                                                                                |    57|
|30    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_214                                                                                                                                      |    48|
|31    |  sparse_arr_feat_conv2_out_5_U                                      |hls_dummy_fifo_w16_d2_S_13                                                                                                                                                |    62|
|32    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_213                                                                                                                                      |    48|
|33    |  sparse_arr_feat_conv2_out_6_U                                      |hls_dummy_fifo_w16_d2_S_14                                                                                                                                                |    57|
|34    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_212                                                                                                                                      |    48|
|35    |  sparse_arr_feat_conv2_out_7_U                                      |hls_dummy_fifo_w16_d2_S_15                                                                                                                                                |    57|
|36    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_211                                                                                                                                      |    48|
|37    |  sparse_arr_feat_conv2_out_8_U                                      |hls_dummy_fifo_w16_d2_S_16                                                                                                                                                |    57|
|38    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_210                                                                                                                                      |    48|
|39    |  sparse_arr_feat_conv2_out_9_U                                      |hls_dummy_fifo_w16_d2_S_17                                                                                                                                                |    58|
|40    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_209                                                                                                                                      |    48|
|41    |  sparse_arr_feat_conv2_out_U                                        |hls_dummy_fifo_w16_d2_S_18                                                                                                                                                |    57|
|42    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_208                                                                                                                                      |    48|
|43    |  sparse_arr_feat_reduce_out_1_U                                     |hls_dummy_fifo_w16_d2_S_19                                                                                                                                                |    54|
|44    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_207                                                                                                                                      |    45|
|45    |  sparse_arr_feat_reduce_out_2_U                                     |hls_dummy_fifo_w16_d2_S_20                                                                                                                                                |    54|
|46    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_206                                                                                                                                      |    45|
|47    |  sparse_arr_feat_reduce_out_3_U                                     |hls_dummy_fifo_w16_d2_S_21                                                                                                                                                |    54|
|48    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_205                                                                                                                                      |    45|
|49    |  sparse_arr_feat_reduce_out_4_U                                     |hls_dummy_fifo_w16_d2_S_22                                                                                                                                                |    55|
|50    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_204                                                                                                                                      |    45|
|51    |  sparse_arr_feat_reduce_out_U                                       |hls_dummy_fifo_w16_d2_S_23                                                                                                                                                |    56|
|52    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg                                                                                                                                          |    45|
|53    |  sparse_arr_hash_reduce_out_1_c13_channel_U                         |hls_dummy_fifo_w4_d2_S                                                                                                                                                    |   118|
|54    |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_203                                                                                                                                       |   109|
|55    |  sparse_arr_hash_reduce_out_1_c_U                                   |hls_dummy_fifo_w4_d2_S_24                                                                                                                                                 |    22|
|56    |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_202                                                                                                                                       |    13|
|57    |  sparse_arr_hash_reduce_out_2_c14_channel_U                         |hls_dummy_fifo_w4_d2_S_25                                                                                                                                                 |    83|
|58    |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_201                                                                                                                                       |    71|
|59    |  sparse_arr_hash_reduce_out_2_c_U                                   |hls_dummy_fifo_w4_d2_S_26                                                                                                                                                 |    22|
|60    |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_200                                                                                                                                       |    13|
|61    |  sparse_arr_hash_reduce_out_3_c15_channel_U                         |hls_dummy_fifo_w4_d2_S_27                                                                                                                                                 |   143|
|62    |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_199                                                                                                                                       |   134|
|63    |  sparse_arr_hash_reduce_out_3_c_U                                   |hls_dummy_fifo_w4_d2_S_28                                                                                                                                                 |    23|
|64    |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_198                                                                                                                                       |    14|
|65    |  sparse_arr_hash_reduce_out_4_c16_channel_U                         |hls_dummy_fifo_w4_d2_S_29                                                                                                                                                 |   116|
|66    |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_197                                                                                                                                       |   107|
|67    |  sparse_arr_hash_reduce_out_4_c_U                                   |hls_dummy_fifo_w4_d2_S_30                                                                                                                                                 |    23|
|68    |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_196                                                                                                                                       |    14|
|69    |  sparse_arr_hash_reduce_out_5_c17_channel_U                         |hls_dummy_fifo_w4_d2_S_31                                                                                                                                                 |    92|
|70    |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_195                                                                                                                                       |    83|
|71    |  sparse_arr_hash_reduce_out_5_c_U                                   |hls_dummy_fifo_w4_d2_S_32                                                                                                                                                 |    22|
|72    |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_194                                                                                                                                       |    13|
|73    |  sparse_arr_hash_reduce_out_6_c18_channel_U                         |hls_dummy_fifo_w4_d2_S_33                                                                                                                                                 |    70|
|74    |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_193                                                                                                                                       |    61|
|75    |  sparse_arr_hash_reduce_out_6_c_U                                   |hls_dummy_fifo_w4_d2_S_34                                                                                                                                                 |    22|
|76    |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_192                                                                                                                                       |    13|
|77    |  sparse_arr_hash_reduce_out_7_c19_channel_U                         |hls_dummy_fifo_w4_d2_S_35                                                                                                                                                 |   254|
|78    |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_191                                                                                                                                       |   245|
|79    |  sparse_arr_hash_reduce_out_7_c_U                                   |hls_dummy_fifo_w4_d2_S_36                                                                                                                                                 |    22|
|80    |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_190                                                                                                                                       |    13|
|81    |  sparse_arr_hash_reduce_out_8_c20_channel_U                         |hls_dummy_fifo_w4_d2_S_37                                                                                                                                                 |    62|
|82    |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_189                                                                                                                                       |    53|
|83    |  sparse_arr_hash_reduce_out_8_c_U                                   |hls_dummy_fifo_w4_d2_S_38                                                                                                                                                 |    22|
|84    |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_188                                                                                                                                       |    13|
|85    |  sparse_arr_hash_reduce_out_9_c21_channel_U                         |hls_dummy_fifo_w4_d2_S_39                                                                                                                                                 |    39|
|86    |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_187                                                                                                                                       |    30|
|87    |  sparse_arr_hash_reduce_out_9_c_U                                   |hls_dummy_fifo_w4_d2_S_40                                                                                                                                                 |    22|
|88    |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_186                                                                                                                                       |    13|
|89    |  sparse_arr_hash_reduce_out_c12_channel_U                           |hls_dummy_fifo_w4_d2_S_41                                                                                                                                                 |   119|
|90    |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_185                                                                                                                                       |   110|
|91    |  sparse_arr_hash_reduce_out_c_U                                     |hls_dummy_fifo_w4_d2_S_42                                                                                                                                                 |    23|
|92    |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg                                                                                                                                           |    13|
|93    |  sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_3_U0 |hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_3_s                                                                                               |  1171|
|94    |    mul_16s_15ns_26_1_1_U10                                          |hls_dummy_mul_16s_15ns_26_1_1                                                                                                                                             |     1|
|95    |    mul_16s_15ns_26_1_1_U21                                          |hls_dummy_mul_16s_15ns_26_1_1_137                                                                                                                                         |     1|
|96    |    mul_16s_15ns_26_1_1_U32                                          |hls_dummy_mul_16s_15ns_26_1_1_138                                                                                                                                         |     1|
|97    |    mul_16s_15ns_26_1_1_U43                                          |hls_dummy_mul_16s_15ns_26_1_1_139                                                                                                                                         |     1|
|98    |    mul_16s_15ns_26_1_1_U54                                          |hls_dummy_mul_16s_15ns_26_1_1_140                                                                                                                                         |     1|
|99    |    mul_16s_15s_26_1_1_U11                                           |hls_dummy_mul_16s_15s_26_1_1                                                                                                                                              |     3|
|100   |    mul_16s_15s_26_1_1_U12                                           |hls_dummy_mul_16s_15s_26_1_1_141                                                                                                                                          |    16|
|101   |    mul_16s_15s_26_1_1_U13                                           |hls_dummy_mul_16s_15s_26_1_1_142                                                                                                                                          |    40|
|102   |    mul_16s_15s_26_1_1_U14                                           |hls_dummy_mul_16s_15s_26_1_1_143                                                                                                                                          |    32|
|103   |    mul_16s_15s_26_1_1_U15                                           |hls_dummy_mul_16s_15s_26_1_1_144                                                                                                                                          |     1|
|104   |    mul_16s_15s_26_1_1_U16                                           |hls_dummy_mul_16s_15s_26_1_1_145                                                                                                                                          |     3|
|105   |    mul_16s_15s_26_1_1_U17                                           |hls_dummy_mul_16s_15s_26_1_1_146                                                                                                                                          |    18|
|106   |    mul_16s_15s_26_1_1_U18                                           |hls_dummy_mul_16s_15s_26_1_1_147                                                                                                                                          |    43|
|107   |    mul_16s_15s_26_1_1_U19                                           |hls_dummy_mul_16s_15s_26_1_1_148                                                                                                                                          |    32|
|108   |    mul_16s_15s_26_1_1_U20                                           |hls_dummy_mul_16s_15s_26_1_1_149                                                                                                                                          |     3|
|109   |    mul_16s_15s_26_1_1_U22                                           |hls_dummy_mul_16s_15s_26_1_1_150                                                                                                                                          |    16|
|110   |    mul_16s_15s_26_1_1_U23                                           |hls_dummy_mul_16s_15s_26_1_1_151                                                                                                                                          |    40|
|111   |    mul_16s_15s_26_1_1_U24                                           |hls_dummy_mul_16s_15s_26_1_1_152                                                                                                                                          |    32|
|112   |    mul_16s_15s_26_1_1_U25                                           |hls_dummy_mul_16s_15s_26_1_1_153                                                                                                                                          |     3|
|113   |    mul_16s_15s_26_1_1_U26                                           |hls_dummy_mul_16s_15s_26_1_1_154                                                                                                                                          |     1|
|114   |    mul_16s_15s_26_1_1_U27                                           |hls_dummy_mul_16s_15s_26_1_1_155                                                                                                                                          |    18|
|115   |    mul_16s_15s_26_1_1_U28                                           |hls_dummy_mul_16s_15s_26_1_1_156                                                                                                                                          |    43|
|116   |    mul_16s_15s_26_1_1_U29                                           |hls_dummy_mul_16s_15s_26_1_1_157                                                                                                                                          |    32|
|117   |    mul_16s_15s_26_1_1_U30                                           |hls_dummy_mul_16s_15s_26_1_1_158                                                                                                                                          |     3|
|118   |    mul_16s_15s_26_1_1_U31                                           |hls_dummy_mul_16s_15s_26_1_1_159                                                                                                                                          |    16|
|119   |    mul_16s_15s_26_1_1_U33                                           |hls_dummy_mul_16s_15s_26_1_1_160                                                                                                                                          |    40|
|120   |    mul_16s_15s_26_1_1_U34                                           |hls_dummy_mul_16s_15s_26_1_1_161                                                                                                                                          |    32|
|121   |    mul_16s_15s_26_1_1_U35                                           |hls_dummy_mul_16s_15s_26_1_1_162                                                                                                                                          |     3|
|122   |    mul_16s_15s_26_1_1_U36                                           |hls_dummy_mul_16s_15s_26_1_1_163                                                                                                                                          |    18|
|123   |    mul_16s_15s_26_1_1_U37                                           |hls_dummy_mul_16s_15s_26_1_1_164                                                                                                                                          |     1|
|124   |    mul_16s_15s_26_1_1_U38                                           |hls_dummy_mul_16s_15s_26_1_1_165                                                                                                                                          |    43|
|125   |    mul_16s_15s_26_1_1_U39                                           |hls_dummy_mul_16s_15s_26_1_1_166                                                                                                                                          |    32|
|126   |    mul_16s_15s_26_1_1_U40                                           |hls_dummy_mul_16s_15s_26_1_1_167                                                                                                                                          |     3|
|127   |    mul_16s_15s_26_1_1_U41                                           |hls_dummy_mul_16s_15s_26_1_1_168                                                                                                                                          |    16|
|128   |    mul_16s_15s_26_1_1_U42                                           |hls_dummy_mul_16s_15s_26_1_1_169                                                                                                                                          |    40|
|129   |    mul_16s_15s_26_1_1_U44                                           |hls_dummy_mul_16s_15s_26_1_1_170                                                                                                                                          |    32|
|130   |    mul_16s_15s_26_1_1_U45                                           |hls_dummy_mul_16s_15s_26_1_1_171                                                                                                                                          |     3|
|131   |    mul_16s_15s_26_1_1_U46                                           |hls_dummy_mul_16s_15s_26_1_1_172                                                                                                                                          |    18|
|132   |    mul_16s_15s_26_1_1_U47                                           |hls_dummy_mul_16s_15s_26_1_1_173                                                                                                                                          |    43|
|133   |    mul_16s_15s_26_1_1_U48                                           |hls_dummy_mul_16s_15s_26_1_1_174                                                                                                                                          |     1|
|134   |    mul_16s_15s_26_1_1_U49                                           |hls_dummy_mul_16s_15s_26_1_1_175                                                                                                                                          |    32|
|135   |    mul_16s_15s_26_1_1_U50                                           |hls_dummy_mul_16s_15s_26_1_1_176                                                                                                                                          |     3|
|136   |    mul_16s_15s_26_1_1_U51                                           |hls_dummy_mul_16s_15s_26_1_1_177                                                                                                                                          |    16|
|137   |    mul_16s_15s_26_1_1_U52                                           |hls_dummy_mul_16s_15s_26_1_1_178                                                                                                                                          |    40|
|138   |    mul_16s_15s_26_1_1_U53                                           |hls_dummy_mul_16s_15s_26_1_1_179                                                                                                                                          |    32|
|139   |    mul_16s_15s_26_1_1_U55                                           |hls_dummy_mul_16s_15s_26_1_1_180                                                                                                                                          |     3|
|140   |    mul_16s_15s_26_1_1_U56                                           |hls_dummy_mul_16s_15s_26_1_1_181                                                                                                                                          |    18|
|141   |    mul_16s_15s_26_1_1_U57                                           |hls_dummy_mul_16s_15s_26_1_1_182                                                                                                                                          |    43|
|142   |    mul_16s_15s_26_1_1_U58                                           |hls_dummy_mul_16s_15s_26_1_1_183                                                                                                                                          |    32|
|143   |    mul_16s_15s_26_1_1_U59                                           |hls_dummy_mul_16s_15s_26_1_1_184                                                                                                                                          |     1|
|144   |  sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_U0 |hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s                                                                                               |  4268|
|145   |    tmp_6_reg_7974_reg                                               |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_U0/tmp_46_reg_8374_reg_funnel__29                                                                        |     8|
|146   |    tmp_4_reg_7964_reg                                               |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_U0/tmp_46_reg_8374_reg_funnel__35                                                                        |     8|
|147   |    tmp_8_reg_7984_reg                                               |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_U0/tmp_46_reg_8374_reg_funnel__52                                                                        |     8|
|148   |    tmp_reg_7949_reg                                                 |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_U0/tmp_15_reg_8094_reg_funnel__4                                                                         |     8|
|149   |    tmp_2_reg_7954_reg                                               |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_U0/tmp_46_reg_8374_reg_funnel__37                                                                        |     8|
|150   |    tmp_3_reg_8019_reg                                               |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_U0/tmp_46_reg_8374_reg_funnel__34                                                                        |     8|
|151   |    tmp_1_reg_8009_reg                                               |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_U0/tmp_46_reg_8374_reg_funnel__32                                                                        |     8|
|152   |    tmp_5_reg_8029_reg                                               |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_U0/tmp_46_reg_8374_reg_funnel__24                                                                        |     8|
|153   |    tmp_9_reg_7994_reg                                               |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_U0/tmp_15_reg_8094_reg_funnel__2                                                                         |     8|
|154   |    tmp_s_reg_7999_reg                                               |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_U0/tmp_46_reg_8374_reg_funnel__38                                                                        |     8|
|155   |    tmp_12_reg_8064_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_U0/tmp_46_reg_8374_reg_funnel__40                                                                        |     8|
|156   |    tmp_11_reg_8054_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_U0/tmp_46_reg_8374_reg_funnel__8                                                                         |     8|
|157   |    tmp_13_reg_8074_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_U0/tmp_46_reg_8374_reg_funnel__3                                                                         |     8|
|158   |    tmp_10_reg_8049_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_U0/tmp_15_reg_8094_reg_funnel__8                                                                         |     8|
|159   |    tmp_7_reg_8039_reg                                               |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_U0/tmp_46_reg_8374_reg_funnel__1                                                                         |     8|
|160   |    tmp_17_reg_8109_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_U0/tmp_46_reg_8374_reg_funnel__22                                                                        |     8|
|161   |    tmp_16_reg_8099_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_U0/tmp_46_reg_8374_reg_funnel__5                                                                         |     8|
|162   |    tmp_18_reg_8119_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_U0/tmp_46_reg_8374_reg_funnel__46                                                                        |     8|
|163   |    tmp_15_reg_8094_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_U0/tmp_15_reg_8094_reg_funnel                                                                            |     8|
|164   |    tmp_14_reg_8084_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_U0/tmp_46_reg_8374_reg_funnel__27                                                                        |     8|
|165   |    tmp_22_reg_8154_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_U0/tmp_46_reg_8374_reg_funnel__15                                                                        |     8|
|166   |    tmp_20_reg_8139_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_U0/tmp_46_reg_8374_reg_funnel__31                                                                        |     8|
|167   |    tmp_23_reg_8164_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_U0/tmp_46_reg_8374_reg_funnel__28                                                                        |     8|
|168   |    tmp_21_reg_8149_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_U0/tmp_15_reg_8094_reg_funnel__9                                                                         |     8|
|169   |    tmp_19_reg_8129_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_U0/tmp_46_reg_8374_reg_funnel__54                                                                        |     8|
|170   |    tmp_27_reg_8199_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_U0/tmp_46_reg_8374_reg_funnel__12                                                                        |     8|
|171   |    tmp_25_reg_8184_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_U0/tmp_46_reg_8374_reg_funnel__11                                                                        |     8|
|172   |    tmp_28_reg_8209_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_U0/tmp_46_reg_8374_reg_funnel__21                                                                        |     8|
|173   |    tmp_26_reg_8194_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_U0/tmp_15_reg_8094_reg_funnel__6                                                                         |     8|
|174   |    tmp_24_reg_8174_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_U0/tmp_46_reg_8374_reg_funnel__13                                                                        |     8|
|175   |    tmp_31_reg_8239_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_U0/tmp_46_reg_8374_reg_funnel__4                                                                         |     8|
|176   |    tmp_30_reg_8229_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_U0/tmp_46_reg_8374_reg_funnel__51                                                                        |     8|
|177   |    tmp_33_reg_8254_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_U0/tmp_46_reg_8374_reg_funnel__42                                                                        |     8|
|178   |    tmp_32_reg_8249_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_U0/tmp_15_reg_8094_reg_funnel__5                                                                         |     8|
|179   |    tmp_29_reg_8219_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_U0/tmp_46_reg_8374_reg_funnel__9                                                                         |     8|
|180   |    tmp_36_reg_8284_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_U0/tmp_46_reg_8374_reg_funnel__48                                                                        |     8|
|181   |    tmp_35_reg_8274_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_U0/tmp_46_reg_8374_reg_funnel__45                                                                        |     8|
|182   |    tmp_38_reg_8299_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_U0/tmp_46_reg_8374_reg_funnel__44                                                                        |     8|
|183   |    tmp_37_reg_8294_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_U0/tmp_15_reg_8094_reg_funnel__3                                                                         |     8|
|184   |    tmp_34_reg_8264_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_U0/tmp_46_reg_8374_reg_funnel__10                                                                        |     8|
|185   |    tmp_41_reg_8329_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_U0/tmp_46_reg_8374_reg_funnel__6                                                                         |     8|
|186   |    tmp_40_reg_8319_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_U0/tmp_46_reg_8374_reg_funnel__23                                                                        |     8|
|187   |    tmp_42_reg_8339_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_U0/tmp_46_reg_8374_reg_funnel__43                                                                        |     8|
|188   |    tmp_43_reg_8349_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_U0/tmp_15_reg_8094_reg_funnel__1                                                                         |     8|
|189   |    tmp_39_reg_8309_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_U0/tmp_46_reg_8374_reg_funnel__2                                                                         |     8|
|190   |    tmp_46_reg_8374_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_U0/tmp_46_reg_8374_reg_funnel                                                                            |     8|
|191   |    tmp_45_reg_8364_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_U0/tmp_46_reg_8374_reg_funnel__7                                                                         |     8|
|192   |    tmp_47_reg_8384_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_U0/tmp_46_reg_8374_reg_funnel__16                                                                        |     8|
|193   |    tmp_48_reg_8394_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_U0/tmp_15_reg_8094_reg_funnel__7                                                                         |     8|
|194   |    tmp_44_reg_8354_reg                                              |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_U0/tmp_46_reg_8374_reg_funnel__56                                                                        |     8|
|195   |    mac_muladd_16s_12ns_26ns_26_1_1_U138                             |hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1                                                                                                                                 |     8|
|196   |      hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U            |hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_136                                                                                                                     |     8|
|197   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_U0/mac_muladd_16s_14ns_26ns_26_1_1_U143/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_U/p_funnel__2  |     8|
|198   |    mac_muladd_16s_12ns_26ns_26_1_1_U149                             |hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_43                                                                                                                              |     8|
|199   |      hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U            |hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_135                                                                                                                     |     8|
|200   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_U0/mac_muladd_16s_14ns_26ns_26_1_1_U143/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_U/p_funnel__8  |     8|
|201   |    mac_muladd_16s_12ns_26ns_26_1_1_U160                             |hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_44                                                                                                                              |     8|
|202   |      hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U            |hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_134                                                                                                                     |     8|
|203   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_U0/mac_muladd_16s_14ns_26ns_26_1_1_U143/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_U/p_funnel__7  |     8|
|204   |    mac_muladd_16s_12ns_26ns_26_1_1_U171                             |hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_45                                                                                                                              |     8|
|205   |      hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U            |hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_133                                                                                                                     |     8|
|206   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_U0/mac_muladd_16s_14ns_26ns_26_1_1_U143/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_U/p_funnel__6  |     8|
|207   |    mac_muladd_16s_12ns_26ns_26_1_1_U182                             |hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_46                                                                                                                              |     8|
|208   |      hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0_U            |hls_dummy_mac_muladd_16s_12ns_26ns_26_1_1_DSP48_0                                                                                                                         |     8|
|209   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_U0/mac_muladd_16s_14ns_26ns_26_1_1_U143/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_U/p_funnel__1  |     8|
|210   |    mac_muladd_16s_14ns_26ns_26_1_1_U143                             |hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1                                                                                                                                 |     8|
|211   |      hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_U            |hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_132                                                                                                                     |     8|
|212   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_U0/mac_muladd_16s_14ns_26ns_26_1_1_U143/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_U/p_funnel     |     8|
|213   |    mac_muladd_16s_14ns_26ns_26_1_1_U154                             |hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_47                                                                                                                              |     8|
|214   |      hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_U            |hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_131                                                                                                                     |     8|
|215   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_U0/mac_muladd_16s_14ns_26ns_26_1_1_U143/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_U/p_funnel__9  |     8|
|216   |    mac_muladd_16s_14ns_26ns_26_1_1_U165                             |hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_48                                                                                                                              |     8|
|217   |      hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_U            |hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_130                                                                                                                     |     8|
|218   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_U0/mac_muladd_16s_14ns_26ns_26_1_1_U143/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_U/p_funnel__5  |     8|
|219   |    mac_muladd_16s_14ns_26ns_26_1_1_U176                             |hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_49                                                                                                                              |     8|
|220   |      hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_U            |hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_129                                                                                                                     |     8|
|221   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_U0/mac_muladd_16s_14ns_26ns_26_1_1_U143/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_U/p_funnel__4  |     8|
|222   |    mac_muladd_16s_14ns_26ns_26_1_1_U187                             |hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_50                                                                                                                              |     8|
|223   |      hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_U            |hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2                                                                                                                         |     8|
|224   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_U0/mac_muladd_16s_14ns_26ns_26_1_1_U143/hls_dummy_mac_muladd_16s_14ns_26ns_26_1_1_DSP48_2_U/p_funnel__3  |     8|
|225   |    mac_muladd_16s_15s_26ns_26_1_1_U139                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1                                                                                                                                  |    11|
|226   |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U             |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_128                                                                                                                      |    11|
|227   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U144/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__8    |     8|
|228   |    mac_muladd_16s_15s_26ns_26_1_1_U140                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_51                                                                                                                               |    53|
|229   |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U             |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_127                                                                                                                      |    53|
|230   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_U0/tmp_46_reg_8374_reg_funnel__30                                                                        |     8|
|231   |    mac_muladd_16s_15s_26ns_26_1_1_U141                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_52                                                                                                                               |    62|
|232   |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U             |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_126                                                                                                                      |    62|
|233   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_U0/tmp_46_reg_8374_reg_funnel__36                                                                        |     8|
|234   |    mac_muladd_16s_15s_26ns_26_1_1_U142                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_53                                                                                                                               |    38|
|235   |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U             |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_125                                                                                                                      |    38|
|236   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U144/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__11   |     8|
|237   |    mac_muladd_16s_15s_26ns_26_1_1_U144                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_54                                                                                                                               |    11|
|238   |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U             |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_124                                                                                                                      |    11|
|239   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U144/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel       |     8|
|240   |    mac_muladd_16s_15s_26ns_26_1_1_U145                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_55                                                                                                                               |    59|
|241   |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U             |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_123                                                                                                                      |    59|
|242   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_U0/tmp_46_reg_8374_reg_funnel__50                                                                        |     8|
|243   |    mac_muladd_16s_15s_26ns_26_1_1_U146                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_56                                                                                                                               |    62|
|244   |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U             |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_122                                                                                                                      |    62|
|245   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_U0/tmp_46_reg_8374_reg_funnel__58                                                                        |     8|
|246   |    mac_muladd_16s_15s_26ns_26_1_1_U147                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_57                                                                                                                               |    38|
|247   |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U             |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_121                                                                                                                      |    38|
|248   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U144/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__1    |     8|
|249   |    mac_muladd_16s_15s_26ns_26_1_1_U148                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_58                                                                                                                               |    11|
|250   |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U             |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_120                                                                                                                      |    11|
|251   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U144/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__2    |     8|
|252   |    mac_muladd_16s_15s_26ns_26_1_1_U150                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_59                                                                                                                               |    61|
|253   |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U             |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_119                                                                                                                      |    61|
|254   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_U0/tmp_46_reg_8374_reg_funnel__53                                                                        |     8|
|255   |    mac_muladd_16s_15s_26ns_26_1_1_U151                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_60                                                                                                                               |   115|
|256   |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U             |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_118                                                                                                                      |   115|
|257   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_U0/tmp_46_reg_8374_reg_funnel__19                                                                        |     8|
|258   |    mac_muladd_16s_15s_26ns_26_1_1_U152                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_61                                                                                                                               |    38|
|259   |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U             |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_117                                                                                                                      |    38|
|260   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U144/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__3    |     8|
|261   |    mac_muladd_16s_15s_26ns_26_1_1_U153                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_62                                                                                                                               |    11|
|262   |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U             |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_116                                                                                                                      |    11|
|263   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U144/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__6    |     8|
|264   |    mac_muladd_16s_15s_26ns_26_1_1_U155                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_63                                                                                                                               |    41|
|265   |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U             |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_115                                                                                                                      |    41|
|266   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_U0/tmp_46_reg_8374_reg_funnel__18                                                                        |     8|
|267   |    mac_muladd_16s_15s_26ns_26_1_1_U156                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_64                                                                                                                               |    63|
|268   |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U             |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_114                                                                                                                      |    63|
|269   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_U0/tmp_46_reg_8374_reg_funnel__59                                                                        |     8|
|270   |    mac_muladd_16s_15s_26ns_26_1_1_U157                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_65                                                                                                                               |    38|
|271   |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U             |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_113                                                                                                                      |    38|
|272   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U144/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__5    |     8|
|273   |    mac_muladd_16s_15s_26ns_26_1_1_U158                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_66                                                                                                                               |    11|
|274   |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U             |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_112                                                                                                                      |    11|
|275   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U144/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__12   |     8|
|276   |    mac_muladd_16s_15s_26ns_26_1_1_U159                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_67                                                                                                                               |    56|
|277   |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U             |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_111                                                                                                                      |    56|
|278   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_U0/tmp_46_reg_8374_reg_funnel__49                                                                        |     8|
|279   |    mac_muladd_16s_15s_26ns_26_1_1_U161                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_68                                                                                                                               |    63|
|280   |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U             |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_110                                                                                                                      |    63|
|281   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_U0/tmp_46_reg_8374_reg_funnel__47                                                                        |     8|
|282   |    mac_muladd_16s_15s_26ns_26_1_1_U162                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_69                                                                                                                               |    38|
|283   |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U             |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_109                                                                                                                      |    38|
|284   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U144/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__4    |     8|
|285   |    mac_muladd_16s_15s_26ns_26_1_1_U163                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_70                                                                                                                               |    11|
|286   |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U             |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_108                                                                                                                      |    11|
|287   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U144/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__10   |     8|
|288   |    mac_muladd_16s_15s_26ns_26_1_1_U164                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_71                                                                                                                               |    58|
|289   |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U             |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_107                                                                                                                      |    58|
|290   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_U0/tmp_46_reg_8374_reg_funnel__55                                                                        |     8|
|291   |    mac_muladd_16s_15s_26ns_26_1_1_U166                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_72                                                                                                                               |   108|
|292   |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U             |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_106                                                                                                                      |   108|
|293   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_U0/tmp_46_reg_8374_reg_funnel__14                                                                        |     8|
|294   |    mac_muladd_16s_15s_26ns_26_1_1_U167                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_73                                                                                                                               |    38|
|295   |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U             |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_105                                                                                                                      |    38|
|296   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U144/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__7    |     8|
|297   |    mac_muladd_16s_15s_26ns_26_1_1_U168                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_74                                                                                                                               |    11|
|298   |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U             |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_104                                                                                                                      |    11|
|299   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U144/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__9    |     8|
|300   |    mac_muladd_16s_15s_26ns_26_1_1_U169                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_75                                                                                                                               |    58|
|301   |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U             |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_103                                                                                                                      |    58|
|302   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_U0/tmp_46_reg_8374_reg_funnel__33                                                                        |     8|
|303   |    mac_muladd_16s_15s_26ns_26_1_1_U170                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_76                                                                                                                               |    64|
|304   |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U             |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_102                                                                                                                      |    64|
|305   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_U0/tmp_46_reg_8374_reg_funnel__41                                                                        |     8|
|306   |    mac_muladd_16s_15s_26ns_26_1_1_U172                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_77                                                                                                                               |    69|
|307   |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U             |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_101                                                                                                                      |    69|
|308   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U181/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__4    |     8|
|309   |    mac_muladd_16s_15s_26ns_26_1_1_U173                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_78                                                                                                                               |    42|
|310   |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U             |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_100                                                                                                                      |    42|
|311   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U181/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__1    |     8|
|312   |    mac_muladd_16s_15s_26ns_26_1_1_U174                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_79                                                                                                                               |    41|
|313   |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U             |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_99                                                                                                                       |    41|
|314   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_U0/tmp_46_reg_8374_reg_funnel__20                                                                        |     8|
|315   |    mac_muladd_16s_15s_26ns_26_1_1_U175                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_80                                                                                                                               |    63|
|316   |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U             |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_98                                                                                                                       |    63|
|317   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_U0/tmp_46_reg_8374_reg_funnel__17                                                                        |     8|
|318   |    mac_muladd_16s_15s_26ns_26_1_1_U177                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_81                                                                                                                               |    67|
|319   |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U             |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_97                                                                                                                       |    67|
|320   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U181/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__2    |     8|
|321   |    mac_muladd_16s_15s_26ns_26_1_1_U178                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_82                                                                                                                               |    41|
|322   |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U             |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_96                                                                                                                       |    41|
|323   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U181/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__5    |     8|
|324   |    mac_muladd_16s_15s_26ns_26_1_1_U179                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_83                                                                                                                               |    40|
|325   |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U             |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_95                                                                                                                       |    40|
|326   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_U0/tmp_46_reg_8374_reg_funnel__25                                                                        |     8|
|327   |    mac_muladd_16s_15s_26ns_26_1_1_U180                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_84                                                                                                                               |    96|
|328   |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U             |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_94                                                                                                                       |    96|
|329   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_U0/tmp_46_reg_8374_reg_funnel__57                                                                        |     8|
|330   |    mac_muladd_16s_15s_26ns_26_1_1_U181                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_85                                                                                                                               |    68|
|331   |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U             |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_93                                                                                                                       |    68|
|332   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U181/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel       |     8|
|333   |    mac_muladd_16s_15s_26ns_26_1_1_U183                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_86                                                                                                                               |    41|
|334   |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U             |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_92                                                                                                                       |    41|
|335   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U181/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__3    |     8|
|336   |    mac_muladd_16s_15s_26ns_26_1_1_U184                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_87                                                                                                                               |    41|
|337   |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U             |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_91                                                                                                                       |    41|
|338   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_U0/tmp_46_reg_8374_reg_funnel__26                                                                        |     8|
|339   |    mac_muladd_16s_15s_26ns_26_1_1_U185                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_88                                                                                                                               |    63|
|340   |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U             |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_90                                                                                                                       |    63|
|341   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_U0/tmp_46_reg_8374_reg_funnel__39                                                                        |     8|
|342   |    mac_muladd_16s_15s_26ns_26_1_1_U186                              |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_89                                                                                                                               |    67|
|343   |      hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U             |hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1                                                                                                                          |    67|
|344   |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_U0/mac_muladd_16s_15s_26ns_26_1_1_U181/hls_dummy_mac_muladd_16s_15s_26ns_26_1_1_DSP48_1_U/p_funnel__6    |     8|
|345   |    w4_U                                                             |hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_s_w4_ROM_AUTOcud                                                                                |   120|
|346   |  sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_10_10_1_5_4_U0  |hls_dummy_sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_10_10_1_5_4                                                                                                  |  8709|
+------+---------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:03 ; elapsed = 00:01:03 . Memory (MB): peak = 4187.105 ; gain = 1755.207 ; free physical = 131786 ; free virtual = 444710
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 165 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:03 ; elapsed = 00:01:03 . Memory (MB): peak = 4187.105 ; gain = 1755.207 ; free physical = 131786 ; free virtual = 444710
Synthesis Optimization Complete : Time (s): cpu = 00:01:03 ; elapsed = 00:01:03 . Memory (MB): peak = 4187.113 ; gain = 1755.207 ; free physical = 131786 ; free virtual = 444710
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.2 ; elapsed = 00:00:00.21 . Memory (MB): peak = 4187.113 ; gain = 0.000 ; free physical = 132056 ; free virtual = 444979
INFO: [Netlist 29-17] Analyzing 2557 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_U0/w4_U/q24_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_U0/w4_U/q30_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_U0/w4_U/q36_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_U0/w4_U/q42_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_U0/w4_U/q48_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_2_2_5_U0/w4_U/q54_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4261.031 ; gain = 0.000 ; free physical = 132045 ; free virtual = 444969
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1755 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 150 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 1604 instances

Synth Design complete | Checksum: a4892743
INFO: [Common 17-83] Releasing license: Synthesis
131 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:15 ; elapsed = 00:01:13 . Memory (MB): peak = 4261.031 ; gain = 1852.980 ; free physical = 132046 ; free virtual = 444969
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 3833.808; main = 3568.180; forked = 369.782
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 5154.473; main = 4261.035; forked = 967.363
# opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Command: opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Attempting to get a license for feature 'Implementation' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu250'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 4325.062 ; gain = 64.031 ; free physical = 132049 ; free virtual = 444973

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 129f924c2

Time (s): cpu = 00:00:21 ; elapsed = 00:00:05 . Memory (MB): peak = 4395.453 ; gain = 70.391 ; free physical = 132037 ; free virtual = 444961

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1566] Pulled 8 inverters resulting in an inversion of 38 pins
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: f24d99b4

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 4595.422 ; gain = 0.000 ; free physical = 131808 ; free virtual = 444732
INFO: [Opt 31-389] Phase Retarget created 340 cells and removed 348 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 60d83509

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 4595.422 ; gain = 0.000 ; free physical = 131807 ; free virtual = 444731
INFO: [Opt 31-389] Phase Constant propagation created 8 cells and removed 21 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 832430d0

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 4595.422 ; gain = 0.000 ; free physical = 131808 ; free virtual = 444732
INFO: [Opt 31-389] Phase Sweep created 1 cells and removed 0 cells

Phase 4 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 4 Shift Register Optimization | Checksum: 11ec05297

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 4595.422 ; gain = 0.000 ; free physical = 131818 ; free virtual = 444742
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 5 Post Processing Netlist
Phase 5 Post Processing Netlist | Checksum: 11ec05297

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 4595.422 ; gain = 0.000 ; free physical = 131809 ; free virtual = 444733
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             340  |             348  |                                              0  |
|  Constant propagation         |               8  |              21  |                                              0  |
|  Sweep                        |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 11ec05297

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 4595.422 ; gain = 0.000 ; free physical = 131789 ; free virtual = 444713

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design! Power estimation will be inaccurate until this is corrected.
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 7 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 14
Ending PowerOpt Patch Enables Task | Checksum: 11ec05297

Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.19 . Memory (MB): peak = 5119.203 ; gain = 0.000 ; free physical = 130469 ; free virtual = 443393
Ending Power Optimization Task | Checksum: 11ec05297

Time (s): cpu = 00:00:42 ; elapsed = 00:00:21 . Memory (MB): peak = 5119.203 ; gain = 523.781 ; free physical = 130469 ; free virtual = 443393

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 11ec05297

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5119.203 ; gain = 0.000 ; free physical = 130469 ; free virtual = 443393

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 5119.203 ; gain = 0.000 ; free physical = 130469 ; free virtual = 443393
Ending Netlist Obfuscation Task | Checksum: 11ec05297

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 5119.203 ; gain = 0.000 ; free physical = 130469 ; free virtual = 443393
INFO: [Common 17-83] Releasing license: Implementation
22 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:01:13 ; elapsed = 00:00:33 . Memory (MB): peak = 5119.203 ; gain = 858.172 ; free physical = 130469 ; free virtual = 443393
# report_utilization -file vivado_synth.rpt -hierarchical -hierarchical_depth 1
INFO: [Common 17-206] Exiting Vivado at Tue Sep  9 03:16:07 2025...
