<?xml version="1.0" encoding="UTF-8"?>
<feed xmlns="http://www.w3.org/2005/Atom" xml:lang="en-gb">
<link rel="self" type="application/atom+xml" href="http://forums.nesdev.com/feed.php?f=3&amp;t=1955" />

<title>nesdev.com</title>
<subtitle>NES Development and Strangulation Records message boards</subtitle>
<link href="http://forums.nesdev.com/index.php" />
<updated>2006-09-01T17:48:06-07:00</updated>

<author><name><![CDATA[nesdev.com]]></name></author>
<id>http://forums.nesdev.com/feed.php?f=3&amp;t=1955</id>
<entry>
<author><name><![CDATA[Kinopio]]></name></author>
<updated>2006-09-01T17:48:06-07:00</updated>
<published>2006-09-01T17:48:06-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=1955&amp;p=16807#p16807</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=1955&amp;p=16807#p16807"/>
<title type="html"><![CDATA[cpu interrupts, dma and dmc questions]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=1955&amp;p=16807#p16807"><![CDATA[
<div class="quotetitle">blargg wrote:</div><div class="quotecontent"><br />A quick test shows that INC $4014 and ROL $4014 apparently only initiate one sprite DMA transfer.<br /></div><br />Thanks for testing this blargg. Not the result I was expecting though.<br /><br /><br /><div class="quotetitle">tepples wrote:</div><div class="quotecontent"><br />And I think the reason that $4014 adds 513 cycles instead of 512 is to make sure that the second write in a row of a RMW access to $4014 is properly ignored.<br /></div><br />That sounds like a plausible explanation. The sprite dma waits one cpu-cycle before it kicks in so the second write doesn't activate it again.<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=109">Kinopio</a> — Fri Sep 01, 2006 5:48 pm</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[tepples]]></name></author>
<updated>2006-08-31T07:59:29-07:00</updated>
<published>2006-08-31T07:59:29-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=1955&amp;p=16731#p16731</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=1955&amp;p=16731#p16731"/>
<title type="html"><![CDATA[cpu interrupts, dma and dmc questions]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=1955&amp;p=16731#p16731"><![CDATA[
And I think the reason that $4014 adds 513 cycles instead of 512 is to make sure that the second write in a row of a RMW access to $4014 is properly ignored.<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=9">tepples</a> — Thu Aug 31, 2006 7:59 am</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[blargg]]></name></author>
<updated>2006-08-30T20:24:52-07:00</updated>
<published>2006-08-30T20:24:52-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=1955&amp;p=16723#p16723</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=1955&amp;p=16723#p16723"/>
<title type="html"><![CDATA[cpu interrupts, dma and dmc questions]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=1955&amp;p=16723#p16723"><![CDATA[
<div class="quotetitle"><b>Quote:</b></div><div class="quotecontent"><br />Does for example a read-modify-write instruction like ASL activate sprite dma twice?<br /></div><br /><br />A quick test shows that INC $4014 and ROL $4014 apparently only initiate one sprite DMA transfer.<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=17">blargg</a> — Wed Aug 30, 2006 8:24 pm</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[Kinopio]]></name></author>
<updated>2006-08-30T16:49:46-07:00</updated>
<published>2006-08-30T16:49:46-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=1955&amp;p=16720#p16720</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=1955&amp;p=16720#p16720"/>
<title type="html"><![CDATA[cpu interrupts, dma and dmc questions]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=1955&amp;p=16720#p16720"><![CDATA[
So I guess from your answers that a dmc dma can occur during sprite dma, but it is unknown what data it gets?<br /><br />I thought I had a clear picture of how dma worked in the NES, but apparently not.  <img src="http://forums.nesdev.com/images/smilies/icon_sad.gif" alt=":(" title="Sad" /> <br /><br /><br /><div class="quotetitle">blargg wrote:</div><div class="quotecontent"><br />2. Since instruction execution in the 6502 is always overlapped, there is never a time where it is between instructions. I figure that the DMC DMA can occur any time during an instruction.<br /></div><br />Does this mean that sprite dma also can happen any time during an instruction as long as it writes to 0x4014? Does for example a read-modify-write instruction like ASL activate sprite dma twice? Why you would do ASL $4014 is another question. <img src="http://forums.nesdev.com/images/smilies/icon_smile.gif" alt=":)" title="Smile" /> <br /><br />Are sprite dma and dmc dma using the 6502 to perform reads/writes<br />to transfer data or do they have their own logic to perform them?<br /><br /><br />Finally do anyone know if there exists a patent or document describing the internals of the 2A03 (2A07)?<br />The ppu patent (U.S.#4,824,106) helped me a lot when trying to understand how it works.<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=109">Kinopio</a> — Wed Aug 30, 2006 4:49 pm</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[Quietust]]></name></author>
<updated>2006-08-29T19:27:05-07:00</updated>
<published>2006-08-29T19:27:05-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=1955&amp;p=16685#p16685</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=1955&amp;p=16685#p16685"/>
<title type="html"><![CDATA[cpu interrupts, dma and dmc questions]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=1955&amp;p=16685#p16685"><![CDATA[
Not quite - only NMI is edge-sensitive; IRQs are level-sensitive and must remain asserted until the CPU acknowledges them.<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=7">Quietust</a> — Tue Aug 29, 2006 7:27 pm</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[dvdmth]]></name></author>
<updated>2006-08-29T19:25:27-07:00</updated>
<published>2006-08-29T19:25:27-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=1955&amp;p=16684#p16684</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=1955&amp;p=16684#p16684"/>
<title type="html"><![CDATA[cpu interrupts, dma and dmc questions]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=1955&amp;p=16684#p16684"><![CDATA[
According to a 6502 doc I saw a while back, the IRQ and NMI signals are latched at falling edge of Phi-2 (corresponding to the beginning of a new cycle).  The CPU checks the line at each cycle, but will always wait for the current instruction to complete before reacting to the interrupt.  Thus, if the IRQ line went active during an instruction and was released before that instruction finished, the CPU will still handle the interrupt as long as the line was low during a falling edge of Phi-2.  (The doc stated that any hardware wanting to interrupt the processor should keep the line low for longer than one clock cycle to ensure that the change is seen.)<br /><br />DMA can halt the CPU at any time.  I believe DMC DMA has higher priority so sprite DMA would be delayed 4 cycles if DMC DMA were to take place, but I have no way of verifying this.<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=360">dvdmth</a> — Tue Aug 29, 2006 7:25 pm</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[blargg]]></name></author>
<updated>2006-08-29T17:21:44-07:00</updated>
<published>2006-08-29T17:21:44-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=1955&amp;p=16681#p16681</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=1955&amp;p=16681#p16681"/>
<title type="html"><![CDATA[cpu interrupts, dma and dmc questions]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=1955&amp;p=16681#p16681"><![CDATA[
1. An IRQ/NMI can't interrupt the current instruction. As I understand it, the IRQ line is only looked at sometime around the beginning of the last clock of each instruction. NMI occurs if the NMI line was asserted any time since the last NMI was vectored.<br /><br />2. Since instruction execution in the 6502 is always overlapped, there is never a time where it is between instructions. I figure that the DMC DMA can occur any time during an instruction.<br /><br />3. The sprite DMA unit is almost definitely separate from the DMC's DMA unit, since the two do significantly different things. I still have more testing to figure out some odd aspects of the DMC DMA, though.<br /><br />4. I'd guess that the DMC gets junk data, but who knows.<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=17">blargg</a> — Tue Aug 29, 2006 5:21 pm</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[Kinopio]]></name></author>
<updated>2006-08-29T16:04:26-07:00</updated>
<published>2006-08-29T16:04:26-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=1955&amp;p=16680#p16680</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=1955&amp;p=16680#p16680"/>
<title type="html"><![CDATA[cpu interrupts, dma and dmc questions]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=1955&amp;p=16680#p16680"><![CDATA[
1. Does the cpu check for IRQ/NMI only on the last cycle in an instruction or on every cycle?<br /><br />2. Can the dmc suspend the cpu for dma anytime or must it wait until<br />the current instruction is completed?<br /><br />3. Is the nes using the same dma-unit for sprites and dmc or does it<br />have two separate units?<br /><br />4. What happens if dmc dma occur at the same time or during sprite dma?<br /><br />Any help is much appreciated.<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=109">Kinopio</a> — Tue Aug 29, 2006 4:04 pm</p><hr />
]]></content>
</entry>
</feed>