// Seed: 3964666261
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  output uwire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_3 = 1;
  logic [7:0] id_7;
  always @(posedge -1 | id_6 | 1 & id_7[1] <= id_6 / 1 | id_1) begin : LABEL_0
    $signed(25);
    ;
  end
endmodule
module module_1 #(
    parameter id_1 = 32'd49,
    parameter id_3 = 32'd20,
    parameter id_4 = 32'd67
) (
    input tri id_0,
    output tri1 _id_1,
    output tri0 id_2,
    input supply1 _id_3,
    input wire _id_4,
    output wire id_5,
    input tri1 id_6,
    input tri id_7
    , id_9
);
  logic [id_3 : id_1] id_10 = id_3;
  or primCall (id_5, id_13, id_9, id_7, id_0, id_11, id_6, id_14);
  wire id_11;
  wire id_12;
  wire [id_4 : 1 'b0 ==  1] id_13;
  tri0 id_14[1 : 1];
  assign id_5 = id_9;
  module_0 modCall_1 (
      id_12,
      id_13,
      id_10,
      id_9,
      id_9,
      id_10
  );
  assign id_5  = 1;
  assign id_14 = -1 - id_10;
endmodule
