{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1464992004433 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1464992004435 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 03 15:13:24 2016 " "Processing started: Fri Jun 03 15:13:24 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1464992004435 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1464992004435 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lgdst_rxglue -c lgdst_rxglue " "Command: quartus_map --read_settings_files=on --write_settings_files=off lgdst_rxglue -c lgdst_rxglue" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1464992004435 ""}
{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "Aggressive Area logic area reduced timing performance " "Aggressive Area optimization mode selected -- logic area will be prioritized at the potential cost of reduced timing performance" {  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1464992004671 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1464992004698 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "lgdst_rxglue.v(159) " "Verilog HDL information at lgdst_rxglue.v(159): always construct contains both blocking and non-blocking assignments" {  } { { "../rtl/lgdst_rxglue.v" "" { Text "C:/sncvs/rxcpld/working/rxcpld160603_v2_ctrl_led_ver_readback/rtl/lgdst_rxglue.v" 159 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1464992018795 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "lgdst_rxglue.v(234) " "Verilog HDL information at lgdst_rxglue.v(234): always construct contains both blocking and non-blocking assignments" {  } { { "../rtl/lgdst_rxglue.v" "" { Text "C:/sncvs/rxcpld/working/rxcpld160603_v2_ctrl_led_ver_readback/rtl/lgdst_rxglue.v" 234 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1464992018796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/sncvs/rxcpld/working/rxcpld160603_v2_ctrl_led_ver_readback/rtl/lgdst_rxglue.v 1 1 " "Found 1 design units, including 1 entities, in source file /sncvs/rxcpld/working/rxcpld160603_v2_ctrl_led_ver_readback/rtl/lgdst_rxglue.v" { { "Info" "ISGN_ENTITY_NAME" "1 lgdst_rxglue " "Found entity 1: lgdst_rxglue" {  } { { "../rtl/lgdst_rxglue.v" "" { Text "C:/sncvs/rxcpld/working/rxcpld160603_v2_ctrl_led_ver_readback/rtl/lgdst_rxglue.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1464992018797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1464992018797 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lgdst_rxglue " "Elaborating entity \"lgdst_rxglue\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1464992018823 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "byte_start_end lgdst_rxglue.v(45) " "Verilog HDL or VHDL warning at lgdst_rxglue.v(45): object \"byte_start_end\" assigned a value but never read" {  } { { "../rtl/lgdst_rxglue.v" "" { Text "C:/sncvs/rxcpld/working/rxcpld160603_v2_ctrl_led_ver_readback/rtl/lgdst_rxglue.v" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1464992018824 "|lgdst_rxglue"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 lgdst_rxglue.v(148) " "Verilog HDL assignment warning at lgdst_rxglue.v(148): truncated value with size 8 to match size of target (2)" {  } { { "../rtl/lgdst_rxglue.v" "" { Text "C:/sncvs/rxcpld/working/rxcpld160603_v2_ctrl_led_ver_readback/rtl/lgdst_rxglue.v" 148 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1464992018825 "|lgdst_rxglue"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 lgdst_rxglue.v(149) " "Verilog HDL assignment warning at lgdst_rxglue.v(149): truncated value with size 8 to match size of target (3)" {  } { { "../rtl/lgdst_rxglue.v" "" { Text "C:/sncvs/rxcpld/working/rxcpld160603_v2_ctrl_led_ver_readback/rtl/lgdst_rxglue.v" 149 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1464992018825 "|lgdst_rxglue"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 lgdst_rxglue.v(150) " "Verilog HDL assignment warning at lgdst_rxglue.v(150): truncated value with size 8 to match size of target (3)" {  } { { "../rtl/lgdst_rxglue.v" "" { Text "C:/sncvs/rxcpld/working/rxcpld160603_v2_ctrl_led_ver_readback/rtl/lgdst_rxglue.v" 150 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1464992018825 "|lgdst_rxglue"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 1 lgdst_rxglue.v(258) " "Verilog HDL assignment warning at lgdst_rxglue.v(258): truncated value with size 5 to match size of target (1)" {  } { { "../rtl/lgdst_rxglue.v" "" { Text "C:/sncvs/rxcpld/working/rxcpld160603_v2_ctrl_led_ver_readback/rtl/lgdst_rxglue.v" 258 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1464992018826 "|lgdst_rxglue"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "addr_check lgdst_rxglue.v(234) " "Verilog HDL Always Construct warning at lgdst_rxglue.v(234): inferring latch(es) for variable \"addr_check\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/lgdst_rxglue.v" "" { Text "C:/sncvs/rxcpld/working/rxcpld160603_v2_ctrl_led_ver_readback/rtl/lgdst_rxglue.v" 234 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1464992018826 "|lgdst_rxglue"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "spi0_miso_ver lgdst_rxglue.v(234) " "Verilog HDL Always Construct warning at lgdst_rxglue.v(234): inferring latch(es) for variable \"spi0_miso_ver\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/lgdst_rxglue.v" "" { Text "C:/sncvs/rxcpld/working/rxcpld160603_v2_ctrl_led_ver_readback/rtl/lgdst_rxglue.v" 234 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1464992018826 "|lgdst_rxglue"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_check lgdst_rxglue.v(234) " "Inferred latch for \"addr_check\" at lgdst_rxglue.v(234)" {  } { { "../rtl/lgdst_rxglue.v" "" { Text "C:/sncvs/rxcpld/working/rxcpld160603_v2_ctrl_led_ver_readback/rtl/lgdst_rxglue.v" 234 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1464992018827 "|lgdst_rxglue"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spi0_miso_ver lgdst_rxglue.v(239) " "Inferred latch for \"spi0_miso_ver\" at lgdst_rxglue.v(239)" {  } { { "../rtl/lgdst_rxglue.v" "" { Text "C:/sncvs/rxcpld/working/rxcpld160603_v2_ctrl_led_ver_readback/rtl/lgdst_rxglue.v" 239 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1464992018827 "|lgdst_rxglue"}
{ "Info" "IFTM_FTM_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../rtl/lgdst_rxglue.v" "" { Text "C:/sncvs/rxcpld/working/rxcpld160603_v2_ctrl_led_ver_readback/rtl/lgdst_rxglue.v" 168 -1 0 } }  } 0 18000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1464992019080 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "spi0_npcs0 " "No output dependent on input pin \"spi0_npcs0\"" {  } { { "../rtl/lgdst_rxglue.v" "" { Text "C:/sncvs/rxcpld/working/rxcpld160603_v2_ctrl_led_ver_readback/rtl/lgdst_rxglue.v" 15 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1464992019092 "|lgdst_rxglue|spi0_npcs0"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ts_sync " "No output dependent on input pin \"ts_sync\"" {  } { { "../rtl/lgdst_rxglue.v" "" { Text "C:/sncvs/rxcpld/working/rxcpld160603_v2_ctrl_led_ver_readback/rtl/lgdst_rxglue.v" 39 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1464992019092 "|lgdst_rxglue|ts_sync"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1464992019092 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "62 " "Implemented 62 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1464992019092 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1464992019092 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "1 " "Implemented 1 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1464992019092 ""} { "Info" "ICUT_CUT_TM_LCELLS" "42 " "Implemented 42 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1464992019092 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1464992019092 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/sncvs/rxcpld/working/rxcpld160603_v2_ctrl_led_ver_readback/syn/output_files/lgdst_rxglue.map.smsg " "Generated suppressed messages file C:/sncvs/rxcpld/working/rxcpld160603_v2_ctrl_led_ver_readback/syn/output_files/lgdst_rxglue.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1464992019117 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "742 " "Peak virtual memory: 742 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1464992019130 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 03 15:13:39 2016 " "Processing ended: Fri Jun 03 15:13:39 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1464992019130 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1464992019130 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:36 " "Total CPU time (on all processors): 00:00:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1464992019130 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1464992019130 ""}
