Timing Analyzer report for Z80_FPGA
Sun Nov 10 12:46:51 2019
Quartus Prime Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'Microcomputer:inst|cpuClock'
 13. Slow 1200mV 85C Model Setup: 'inst4|altpll_component|auto_generated|pll1|clk[3]'
 14. Slow 1200mV 85C Model Setup: 'FPGA_IN_CDSB-'
 15. Slow 1200mV 85C Model Setup: 'FPGA_IN_SDSB-'
 16. Slow 1200mV 85C Model Setup: 'inst4|altpll_component|auto_generated|pll1|clk[0]'
 17. Slow 1200mV 85C Model Setup: 'Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]'
 18. Slow 1200mV 85C Model Setup: 'CLK_50'
 19. Slow 1200mV 85C Model Setup: 'inst4|altpll_component|auto_generated|pll1|clk[1]'
 20. Slow 1200mV 85C Model Setup: 'inst4|altpll_component|auto_generated|pll1|clk[2]'
 21. Slow 1200mV 85C Model Setup: 'Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16]'
 22. Slow 1200mV 85C Model Setup: 'ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result'
 23. Slow 1200mV 85C Model Hold: 'FPGA_IN_SDSB-'
 24. Slow 1200mV 85C Model Hold: 'FPGA_IN_CDSB-'
 25. Slow 1200mV 85C Model Hold: 'inst4|altpll_component|auto_generated|pll1|clk[2]'
 26. Slow 1200mV 85C Model Hold: 'inst4|altpll_component|auto_generated|pll1|clk[1]'
 27. Slow 1200mV 85C Model Hold: 'Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]'
 28. Slow 1200mV 85C Model Hold: 'inst4|altpll_component|auto_generated|pll1|clk[3]'
 29. Slow 1200mV 85C Model Hold: 'CLK_50'
 30. Slow 1200mV 85C Model Hold: 'Microcomputer:inst|cpuClock'
 31. Slow 1200mV 85C Model Hold: 'inst4|altpll_component|auto_generated|pll1|clk[0]'
 32. Slow 1200mV 85C Model Hold: 'ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result'
 33. Slow 1200mV 85C Model Hold: 'Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16]'
 34. Slow 1200mV 85C Model Recovery: 'FPGA_IN_CDSB-'
 35. Slow 1200mV 85C Model Recovery: 'FPGA_IN_SDSB-'
 36. Slow 1200mV 85C Model Recovery: 'FPGA_IN_BOARD_RESET-'
 37. Slow 1200mV 85C Model Recovery: 'ps2_keyboard_to_ascii:inst162|ascii_new'
 38. Slow 1200mV 85C Model Recovery: 'Microcomputer:inst|cpuClock'
 39. Slow 1200mV 85C Model Recovery: 'Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]'
 40. Slow 1200mV 85C Model Recovery: 'inst4|altpll_component|auto_generated|pll1|clk[3]'
 41. Slow 1200mV 85C Model Recovery: 'inst4|altpll_component|auto_generated|pll1|clk[0]'
 42. Slow 1200mV 85C Model Recovery: 'Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16]'
 43. Slow 1200mV 85C Model Recovery: 'inst4|altpll_component|auto_generated|pll1|clk[1]'
 44. Slow 1200mV 85C Model Recovery: 'inst4|altpll_component|auto_generated|pll1|clk[2]'
 45. Slow 1200mV 85C Model Removal: 'inst4|altpll_component|auto_generated|pll1|clk[2]'
 46. Slow 1200mV 85C Model Removal: 'inst4|altpll_component|auto_generated|pll1|clk[1]'
 47. Slow 1200mV 85C Model Removal: 'FPGA_IN_SDSB-'
 48. Slow 1200mV 85C Model Removal: 'inst4|altpll_component|auto_generated|pll1|clk[0]'
 49. Slow 1200mV 85C Model Removal: 'FPGA_IN_CDSB-'
 50. Slow 1200mV 85C Model Removal: 'inst4|altpll_component|auto_generated|pll1|clk[3]'
 51. Slow 1200mV 85C Model Removal: 'Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]'
 52. Slow 1200mV 85C Model Removal: 'Microcomputer:inst|cpuClock'
 53. Slow 1200mV 85C Model Removal: 'ps2_keyboard_to_ascii:inst162|ascii_new'
 54. Slow 1200mV 85C Model Removal: 'FPGA_IN_BOARD_RESET-'
 55. Slow 1200mV 85C Model Removal: 'Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16]'
 56. Slow 1200mV 85C Model Metastability Summary
 57. Slow 1200mV 0C Model Fmax Summary
 58. Slow 1200mV 0C Model Setup Summary
 59. Slow 1200mV 0C Model Hold Summary
 60. Slow 1200mV 0C Model Recovery Summary
 61. Slow 1200mV 0C Model Removal Summary
 62. Slow 1200mV 0C Model Minimum Pulse Width Summary
 63. Slow 1200mV 0C Model Setup: 'Microcomputer:inst|cpuClock'
 64. Slow 1200mV 0C Model Setup: 'inst4|altpll_component|auto_generated|pll1|clk[3]'
 65. Slow 1200mV 0C Model Setup: 'FPGA_IN_SDSB-'
 66. Slow 1200mV 0C Model Setup: 'FPGA_IN_CDSB-'
 67. Slow 1200mV 0C Model Setup: 'inst4|altpll_component|auto_generated|pll1|clk[0]'
 68. Slow 1200mV 0C Model Setup: 'Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]'
 69. Slow 1200mV 0C Model Setup: 'CLK_50'
 70. Slow 1200mV 0C Model Setup: 'inst4|altpll_component|auto_generated|pll1|clk[1]'
 71. Slow 1200mV 0C Model Setup: 'inst4|altpll_component|auto_generated|pll1|clk[2]'
 72. Slow 1200mV 0C Model Setup: 'Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16]'
 73. Slow 1200mV 0C Model Setup: 'ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result'
 74. Slow 1200mV 0C Model Hold: 'FPGA_IN_SDSB-'
 75. Slow 1200mV 0C Model Hold: 'FPGA_IN_CDSB-'
 76. Slow 1200mV 0C Model Hold: 'inst4|altpll_component|auto_generated|pll1|clk[2]'
 77. Slow 1200mV 0C Model Hold: 'inst4|altpll_component|auto_generated|pll1|clk[1]'
 78. Slow 1200mV 0C Model Hold: 'Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]'
 79. Slow 1200mV 0C Model Hold: 'inst4|altpll_component|auto_generated|pll1|clk[0]'
 80. Slow 1200mV 0C Model Hold: 'inst4|altpll_component|auto_generated|pll1|clk[3]'
 81. Slow 1200mV 0C Model Hold: 'CLK_50'
 82. Slow 1200mV 0C Model Hold: 'Microcomputer:inst|cpuClock'
 83. Slow 1200mV 0C Model Hold: 'ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result'
 84. Slow 1200mV 0C Model Hold: 'Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16]'
 85. Slow 1200mV 0C Model Recovery: 'FPGA_IN_CDSB-'
 86. Slow 1200mV 0C Model Recovery: 'FPGA_IN_SDSB-'
 87. Slow 1200mV 0C Model Recovery: 'FPGA_IN_BOARD_RESET-'
 88. Slow 1200mV 0C Model Recovery: 'ps2_keyboard_to_ascii:inst162|ascii_new'
 89. Slow 1200mV 0C Model Recovery: 'Microcomputer:inst|cpuClock'
 90. Slow 1200mV 0C Model Recovery: 'Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]'
 91. Slow 1200mV 0C Model Recovery: 'inst4|altpll_component|auto_generated|pll1|clk[3]'
 92. Slow 1200mV 0C Model Recovery: 'Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16]'
 93. Slow 1200mV 0C Model Recovery: 'inst4|altpll_component|auto_generated|pll1|clk[0]'
 94. Slow 1200mV 0C Model Recovery: 'inst4|altpll_component|auto_generated|pll1|clk[1]'
 95. Slow 1200mV 0C Model Recovery: 'inst4|altpll_component|auto_generated|pll1|clk[2]'
 96. Slow 1200mV 0C Model Removal: 'inst4|altpll_component|auto_generated|pll1|clk[2]'
 97. Slow 1200mV 0C Model Removal: 'FPGA_IN_SDSB-'
 98. Slow 1200mV 0C Model Removal: 'inst4|altpll_component|auto_generated|pll1|clk[1]'
 99. Slow 1200mV 0C Model Removal: 'inst4|altpll_component|auto_generated|pll1|clk[0]'
100. Slow 1200mV 0C Model Removal: 'FPGA_IN_CDSB-'
101. Slow 1200mV 0C Model Removal: 'inst4|altpll_component|auto_generated|pll1|clk[3]'
102. Slow 1200mV 0C Model Removal: 'Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]'
103. Slow 1200mV 0C Model Removal: 'Microcomputer:inst|cpuClock'
104. Slow 1200mV 0C Model Removal: 'FPGA_IN_BOARD_RESET-'
105. Slow 1200mV 0C Model Removal: 'ps2_keyboard_to_ascii:inst162|ascii_new'
106. Slow 1200mV 0C Model Removal: 'Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16]'
107. Slow 1200mV 0C Model Metastability Summary
108. Fast 1200mV 0C Model Setup Summary
109. Fast 1200mV 0C Model Hold Summary
110. Fast 1200mV 0C Model Recovery Summary
111. Fast 1200mV 0C Model Removal Summary
112. Fast 1200mV 0C Model Minimum Pulse Width Summary
113. Fast 1200mV 0C Model Setup: 'Microcomputer:inst|cpuClock'
114. Fast 1200mV 0C Model Setup: 'inst4|altpll_component|auto_generated|pll1|clk[3]'
115. Fast 1200mV 0C Model Setup: 'FPGA_IN_CDSB-'
116. Fast 1200mV 0C Model Setup: 'FPGA_IN_SDSB-'
117. Fast 1200mV 0C Model Setup: 'CLK_50'
118. Fast 1200mV 0C Model Setup: 'inst4|altpll_component|auto_generated|pll1|clk[0]'
119. Fast 1200mV 0C Model Setup: 'inst4|altpll_component|auto_generated|pll1|clk[1]'
120. Fast 1200mV 0C Model Setup: 'inst4|altpll_component|auto_generated|pll1|clk[2]'
121. Fast 1200mV 0C Model Setup: 'Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]'
122. Fast 1200mV 0C Model Setup: 'Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16]'
123. Fast 1200mV 0C Model Setup: 'ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result'
124. Fast 1200mV 0C Model Hold: 'FPGA_IN_SDSB-'
125. Fast 1200mV 0C Model Hold: 'FPGA_IN_CDSB-'
126. Fast 1200mV 0C Model Hold: 'inst4|altpll_component|auto_generated|pll1|clk[2]'
127. Fast 1200mV 0C Model Hold: 'inst4|altpll_component|auto_generated|pll1|clk[1]'
128. Fast 1200mV 0C Model Hold: 'inst4|altpll_component|auto_generated|pll1|clk[3]'
129. Fast 1200mV 0C Model Hold: 'inst4|altpll_component|auto_generated|pll1|clk[0]'
130. Fast 1200mV 0C Model Hold: 'Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]'
131. Fast 1200mV 0C Model Hold: 'CLK_50'
132. Fast 1200mV 0C Model Hold: 'Microcomputer:inst|cpuClock'
133. Fast 1200mV 0C Model Hold: 'ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result'
134. Fast 1200mV 0C Model Hold: 'Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16]'
135. Fast 1200mV 0C Model Recovery: 'FPGA_IN_SDSB-'
136. Fast 1200mV 0C Model Recovery: 'FPGA_IN_CDSB-'
137. Fast 1200mV 0C Model Recovery: 'Microcomputer:inst|cpuClock'
138. Fast 1200mV 0C Model Recovery: 'FPGA_IN_BOARD_RESET-'
139. Fast 1200mV 0C Model Recovery: 'ps2_keyboard_to_ascii:inst162|ascii_new'
140. Fast 1200mV 0C Model Recovery: 'Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16]'
141. Fast 1200mV 0C Model Recovery: 'inst4|altpll_component|auto_generated|pll1|clk[1]'
142. Fast 1200mV 0C Model Recovery: 'inst4|altpll_component|auto_generated|pll1|clk[3]'
143. Fast 1200mV 0C Model Recovery: 'inst4|altpll_component|auto_generated|pll1|clk[2]'
144. Fast 1200mV 0C Model Recovery: 'Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]'
145. Fast 1200mV 0C Model Recovery: 'inst4|altpll_component|auto_generated|pll1|clk[0]'
146. Fast 1200mV 0C Model Removal: 'inst4|altpll_component|auto_generated|pll1|clk[2]'
147. Fast 1200mV 0C Model Removal: 'inst4|altpll_component|auto_generated|pll1|clk[1]'
148. Fast 1200mV 0C Model Removal: 'FPGA_IN_SDSB-'
149. Fast 1200mV 0C Model Removal: 'FPGA_IN_CDSB-'
150. Fast 1200mV 0C Model Removal: 'inst4|altpll_component|auto_generated|pll1|clk[0]'
151. Fast 1200mV 0C Model Removal: 'inst4|altpll_component|auto_generated|pll1|clk[3]'
152. Fast 1200mV 0C Model Removal: 'Microcomputer:inst|cpuClock'
153. Fast 1200mV 0C Model Removal: 'Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]'
154. Fast 1200mV 0C Model Removal: 'FPGA_IN_BOARD_RESET-'
155. Fast 1200mV 0C Model Removal: 'ps2_keyboard_to_ascii:inst162|ascii_new'
156. Fast 1200mV 0C Model Removal: 'Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16]'
157. Fast 1200mV 0C Model Metastability Summary
158. Multicorner Timing Analysis Summary
159. Board Trace Model Assignments
160. Input Transition Times
161. Signal Integrity Metrics (Slow 1200mv 0c Model)
162. Signal Integrity Metrics (Slow 1200mv 85c Model)
163. Signal Integrity Metrics (Fast 1200mv 0c Model)
164. Setup Transfers
165. Hold Transfers
166. Recovery Transfers
167. Removal Transfers
168. Report TCCS
169. Report RSKM
170. Unconstrained Paths Summary
171. Clock Status Summary
172. Unconstrained Input Ports
173. Unconstrained Output Ports
174. Unconstrained Input Ports
175. Unconstrained Output Ports
176. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; Z80_FPGA                                            ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE10F17C8                                        ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.18        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   8.2%      ;
;     Processor 3            ;   6.0%      ;
;     Processor 4            ;   4.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+--------------------------------------------------------------------------------------------------+-----------+----------+------------+-------+----------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-----------------------------------------------------+------------------------------------------------------------------------------------------------------+
; Clock Name                                                                                       ; Type      ; Period   ; Frequency  ; Rise  ; Fall     ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                                              ; Targets                                                                                              ;
+--------------------------------------------------------------------------------------------------+-----------+----------+------------+-------+----------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-----------------------------------------------------+------------------------------------------------------------------------------------------------------+
; CLK_50                                                                                           ; Base      ; 20.000   ; 50.0 MHz   ; 0.000 ; 10.000   ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                     ; { CLK_50 }                                                                                           ;
; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; Base      ; 1.000    ; 1000.0 MHz ; 0.000 ; 0.500    ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                     ; { Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] }  ;
; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; Base      ; 1.000    ; 1000.0 MHz ; 0.000 ; 0.500    ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                     ; { Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] } ;
; FPGA_IN_BOARD_RESET-                                                                             ; Base      ; 1.000    ; 1000.0 MHz ; 0.000 ; 0.500    ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                     ; { FPGA_IN_BOARD_RESET- }                                                                             ;
; FPGA_IN_CDSB-                                                                                    ; Base      ; 1.000    ; 1000.0 MHz ; 0.000 ; 0.500    ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                     ; { FPGA_IN_CDSB- }                                                                                    ;
; FPGA_IN_SDSB-                                                                                    ; Base      ; 1.000    ; 1000.0 MHz ; 0.000 ; 0.500    ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                     ; { FPGA_IN_SDSB- }                                                                                    ;
; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; Generated ; 500.000  ; 2.0 MHz    ; 0.000 ; 250.000  ; 50.00      ; 25        ; 1           ;       ;        ;           ;            ; false    ; CLK_50 ; inst4|altpll_component|auto_generated|pll1|inclk[0] ; { inst4|altpll_component|auto_generated|pll1|clk[0] }                                                ;
; inst4|altpll_component|auto_generated|pll1|clk[1]                                                ; Generated ; 2500.000 ; 0.4 MHz    ; 0.000 ; 1250.000 ; 50.00      ; 125       ; 1           ;       ;        ;           ;            ; false    ; CLK_50 ; inst4|altpll_component|auto_generated|pll1|inclk[0] ; { inst4|altpll_component|auto_generated|pll1|clk[1] }                                                ;
; inst4|altpll_component|auto_generated|pll1|clk[2]                                                ; Generated ; 100.000  ; 10.0 MHz   ; 0.000 ; 50.000   ; 50.00      ; 5         ; 1           ;       ;        ;           ;            ; false    ; CLK_50 ; inst4|altpll_component|auto_generated|pll1|inclk[0] ; { inst4|altpll_component|auto_generated|pll1|clk[2] }                                                ;
; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; Generated ; 40.000   ; 25.0 MHz   ; 0.000 ; 20.000   ; 50.00      ; 2         ; 1           ;       ;        ;           ;            ; false    ; CLK_50 ; inst4|altpll_component|auto_generated|pll1|inclk[0] ; { inst4|altpll_component|auto_generated|pll1|clk[3] }                                                ;
; Microcomputer:inst|cpuClock                                                                      ; Base      ; 1.000    ; 1000.0 MHz ; 0.000 ; 0.500    ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                     ; { Microcomputer:inst|cpuClock }                                                                      ;
; ps2_keyboard_to_ascii:inst162|ascii_new                                                          ; Base      ; 1.000    ; 1000.0 MHz ; 0.000 ; 0.500    ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                     ; { ps2_keyboard_to_ascii:inst162|ascii_new }                                                          ;
; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result       ; Base      ; 1.000    ; 1000.0 MHz ; 0.000 ; 0.500    ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                     ; { ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result }       ;
+--------------------------------------------------------------------------------------------------+-----------+----------+------------+-------+----------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-----------------------------------------------------+------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                                                                               ;
+------------+-----------------+--------------------------------------------------------------------------------------------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                                                       ; Note                                           ;
+------------+-----------------+--------------------------------------------------------------------------------------------------+------------------------------------------------+
; 63.43 MHz  ; 63.43 MHz       ; Microcomputer:inst|cpuClock                                                                      ;                                                ;
; 66.69 MHz  ; 66.69 MHz       ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ;                                                ;
; 70.22 MHz  ; 70.22 MHz       ; CLK_50                                                                                           ;                                                ;
; 71.88 MHz  ; 71.88 MHz       ; FPGA_IN_SDSB-                                                                                    ;                                                ;
; 96.34 MHz  ; 96.34 MHz       ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ;                                                ;
; 97.76 MHz  ; 97.76 MHz       ; inst4|altpll_component|auto_generated|pll1|clk[1]                                                ;                                                ;
; 97.76 MHz  ; 97.76 MHz       ; inst4|altpll_component|auto_generated|pll1|clk[2]                                                ;                                                ;
; 102.29 MHz ; 102.29 MHz      ; FPGA_IN_CDSB-                                                                                    ;                                                ;
; 160.85 MHz ; 160.85 MHz      ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ;                                                ;
; 706.21 MHz ; 402.09 MHz      ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result       ; limit due to minimum period restriction (tmin) ;
; 891.27 MHz ; 402.09 MHz      ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; limit due to minimum period restriction (tmin) ;
+------------+-----------------+--------------------------------------------------------------------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+----------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                                                                        ;
+--------------------------------------------------------------------------------------------------+---------+---------------+
; Clock                                                                                            ; Slack   ; End Point TNS ;
+--------------------------------------------------------------------------------------------------+---------+---------------+
; Microcomputer:inst|cpuClock                                                                      ; -14.766 ; -4050.863     ;
; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; -8.578  ; -130.951      ;
; FPGA_IN_CDSB-                                                                                    ; -6.477  ; -351.428      ;
; FPGA_IN_SDSB-                                                                                    ; -6.456  ; -312.986      ;
; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; -5.488  ; -88.845       ;
; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; -5.217  ; -347.321      ;
; CLK_50                                                                                           ; -4.537  ; -191.887      ;
; inst4|altpll_component|auto_generated|pll1|clk[1]                                                ; -3.815  ; -71.774       ;
; inst4|altpll_component|auto_generated|pll1|clk[2]                                                ; -3.764  ; -68.951       ;
; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; -3.099  ; -3.221        ;
; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result       ; -1.498  ; -3.710        ;
+--------------------------------------------------------------------------------------------------+---------+---------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                                                                        ;
+--------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------------------------+--------+---------------+
; FPGA_IN_SDSB-                                                                                    ; -2.616 ; -67.348       ;
; FPGA_IN_CDSB-                                                                                    ; -2.125 ; -39.802       ;
; inst4|altpll_component|auto_generated|pll1|clk[2]                                                ; -0.266 ; -1.682        ;
; inst4|altpll_component|auto_generated|pll1|clk[1]                                                ; -0.190 ; -1.100        ;
; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; -0.018 ; -0.035        ;
; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; 0.432  ; 0.000         ;
; CLK_50                                                                                           ; 0.452  ; 0.000         ;
; Microcomputer:inst|cpuClock                                                                      ; 0.453  ; 0.000         ;
; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; 0.488  ; 0.000         ;
; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result       ; 0.560  ; 0.000         ;
; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; 0.728  ; 0.000         ;
+--------------------------------------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                                                                    ;
+--------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------------------------+--------+---------------+
; FPGA_IN_CDSB-                                                                                    ; -6.806 ; -339.019      ;
; FPGA_IN_SDSB-                                                                                    ; -6.751 ; -347.501      ;
; FPGA_IN_BOARD_RESET-                                                                             ; -5.166 ; -9.027        ;
; ps2_keyboard_to_ascii:inst162|ascii_new                                                          ; -4.497 ; -4.497        ;
; Microcomputer:inst|cpuClock                                                                      ; -4.250 ; -215.432      ;
; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; -3.383 ; -15.536       ;
; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; -3.092 ; -151.254      ;
; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; -3.001 ; -21.636       ;
; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; -2.992 ; -5.984        ;
; inst4|altpll_component|auto_generated|pll1|clk[1]                                                ; -2.628 ; -9.509        ;
; inst4|altpll_component|auto_generated|pll1|clk[2]                                                ; -2.577 ; -8.795        ;
+--------------------------------------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                                                                     ;
+--------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------------------------+--------+---------------+
; inst4|altpll_component|auto_generated|pll1|clk[2]                                                ; -0.616 ; -2.420        ;
; inst4|altpll_component|auto_generated|pll1|clk[1]                                                ; -0.540 ; -1.508        ;
; FPGA_IN_SDSB-                                                                                    ; -0.354 ; -1.002        ;
; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; -0.287 ; -0.574        ;
; FPGA_IN_CDSB-                                                                                    ; -0.223 ; -0.632        ;
; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; -0.155 ; -0.310        ;
; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; 0.321  ; 0.000         ;
; Microcomputer:inst|cpuClock                                                                      ; 0.924  ; 0.000         ;
; ps2_keyboard_to_ascii:inst162|ascii_new                                                          ; 1.436  ; 0.000         ;
; FPGA_IN_BOARD_RESET-                                                                             ; 1.579  ; 0.000         ;
; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; 2.881  ; 0.000         ;
+--------------------------------------------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                                                           ;
+--------------------------------------------------------------------------------------------------+----------+---------------+
; Clock                                                                                            ; Slack    ; End Point TNS ;
+--------------------------------------------------------------------------------------------------+----------+---------------+
; FPGA_IN_SDSB-                                                                                    ; -3.201   ; -482.243      ;
; FPGA_IN_CDSB-                                                                                    ; -3.201   ; -69.086       ;
; FPGA_IN_BOARD_RESET-                                                                             ; -3.000   ; -5.974        ;
; Microcomputer:inst|cpuClock                                                                      ; -1.487   ; -529.372      ;
; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; -1.487   ; -120.447      ;
; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result       ; -1.487   ; -16.357       ;
; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; -1.487   ; -2.974        ;
; ps2_keyboard_to_ascii:inst162|ascii_new                                                          ; -1.487   ; -1.487        ;
; CLK_50                                                                                           ; 9.780    ; 0.000         ;
; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; 19.609   ; 0.000         ;
; inst4|altpll_component|auto_generated|pll1|clk[2]                                                ; 49.645   ; 0.000         ;
; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; 249.616  ; 0.000         ;
; inst4|altpll_component|auto_generated|pll1|clk[1]                                                ; 1249.628 ; 0.000         ;
+--------------------------------------------------------------------------------------------------+----------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'Microcomputer:inst|cpuClock'                                                                                                                                                              ;
+---------+-------------------------------------------+--------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack   ; From Node                                 ; To Node                                                      ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+---------+-------------------------------------------+--------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; -14.766 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[0] ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[1][7] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.392      ; 16.159     ;
; -14.720 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[0] ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[4][7] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.094     ; 15.627     ;
; -14.685 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[0] ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[4][1] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.379      ; 16.065     ;
; -14.674 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[0] ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[4][7] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.400      ; 16.075     ;
; -14.651 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[0] ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[5][3] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.441      ; 16.093     ;
; -14.647 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[0] ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[5][5] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.418      ; 16.066     ;
; -14.647 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[0] ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[5][1] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.418      ; 16.066     ;
; -14.643 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[0] ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[2][7] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.425      ; 16.069     ;
; -14.634 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[0] ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[4][6] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.334      ; 15.969     ;
; -14.606 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[4] ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[4][6] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.349      ; 15.956     ;
; -14.602 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[0] ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[6][1] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.398      ; 16.001     ;
; -14.578 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[0] ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[7][6] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.391      ; 15.970     ;
; -14.576 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[0] ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[4][2] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.361      ; 15.938     ;
; -14.554 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[0] ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[6][3] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.070     ; 15.485     ;
; -14.552 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[0] ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[4][3] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.070     ; 15.483     ;
; -14.550 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[4] ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[7][6] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.406      ; 15.957     ;
; -14.537 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[0] ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[6][5] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.398      ; 15.936     ;
; -14.535 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[0] ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[7][3] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.406      ; 15.942     ;
; -14.532 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[0] ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[7][2] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.406      ; 15.939     ;
; -14.515 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[4] ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[4][2] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.376      ; 15.892     ;
; -14.508 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[0] ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[0][6] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.398      ; 15.907     ;
; -14.497 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[0] ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[4][3] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.379      ; 15.877     ;
; -14.495 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[4] ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[1][7] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.407      ; 15.903     ;
; -14.494 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[0] ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[2][2] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.419      ; 15.914     ;
; -14.488 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[0] ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[3][3] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.359      ; 15.848     ;
; -14.486 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[0] ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[0][3] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.398      ; 15.885     ;
; -14.480 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[4] ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[0][6] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.413      ; 15.894     ;
; -14.475 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[1] ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[1][7] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.392      ; 15.868     ;
; -14.471 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[4] ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[7][2] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.421      ; 15.893     ;
; -14.468 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[0] ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[2][6] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.439      ; 15.908     ;
; -14.458 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[0] ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[5][3] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.418      ; 15.877     ;
; -14.457 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[2]  ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[4][6] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.349      ; 15.807     ;
; -14.452 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[0] ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[5][7] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.355      ; 15.808     ;
; -14.452 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[0] ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[5][2] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.418      ; 15.871     ;
; -14.449 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[4] ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[4][7] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.079     ; 15.371     ;
; -14.443 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[0] ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[0][3] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.402      ; 15.846     ;
; -14.443 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[0] ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[4][5] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.361      ; 15.805     ;
; -14.440 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[4] ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[2][6] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.454      ; 15.895     ;
; -14.439 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[0] ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[7][7] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.433      ; 15.873     ;
; -14.433 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[4] ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[2][2] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.434      ; 15.868     ;
; -14.429 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[1] ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[4][7] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.094     ; 15.336     ;
; -14.424 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[0] ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[6][2] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.398      ; 15.823     ;
; -14.414 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[4] ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[4][1] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.394      ; 15.809     ;
; -14.408 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[0] ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[6][7] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.398      ; 15.807     ;
; -14.403 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[4] ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[4][7] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.415      ; 15.819     ;
; -14.401 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[2]  ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[7][6] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.406      ; 15.808     ;
; -14.398 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[0] ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[7][5] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.406      ; 15.805     ;
; -14.394 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[1] ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[4][1] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.379      ; 15.774     ;
; -14.391 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[4] ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[5][2] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.433      ; 15.825     ;
; -14.383 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[1] ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[4][7] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.400      ; 15.784     ;
; -14.382 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[0] ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[0][1] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.361      ; 15.744     ;
; -14.380 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[4] ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[5][3] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.456      ; 15.837     ;
; -14.376 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[4] ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[5][5] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.433      ; 15.810     ;
; -14.376 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[4] ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[5][1] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.433      ; 15.810     ;
; -14.372 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[4] ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[2][7] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.440      ; 15.813     ;
; -14.372 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[1] ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[4][6] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.334      ; 15.707     ;
; -14.366 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[2]  ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[4][2] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.376      ; 15.743     ;
; -14.363 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[4] ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[6][2] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.413      ; 15.777     ;
; -14.360 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[1] ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[5][3] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.441      ; 15.802     ;
; -14.356 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[1] ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[5][5] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.418      ; 15.775     ;
; -14.356 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[1] ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[5][1] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.418      ; 15.775     ;
; -14.353 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[0]  ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[4][6] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.349      ; 15.703     ;
; -14.352 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[1] ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[2][7] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.425      ; 15.778     ;
; -14.350 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[0] ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[2][3] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.363      ; 15.714     ;
; -14.346 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[2]  ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[1][7] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.407      ; 15.754     ;
; -14.336 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[0] ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[1][1] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.392      ; 15.729     ;
; -14.331 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[4] ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[6][1] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.413      ; 15.745     ;
; -14.331 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[2]  ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[0][6] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.413      ; 15.745     ;
; -14.322 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[2]  ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[7][2] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.421      ; 15.744     ;
; -14.316 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[1] ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[7][6] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.391      ; 15.708     ;
; -14.311 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[1] ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[6][1] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.398      ; 15.710     ;
; -14.301 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[0] ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[2][1] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.400      ; 15.702     ;
; -14.300 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[2]  ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[4][7] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.079     ; 15.222     ;
; -14.298 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[0] ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[7][7] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.391      ; 15.690     ;
; -14.297 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[0]  ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[7][6] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.406      ; 15.704     ;
; -14.297 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[0] ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[4][6] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.361      ; 15.659     ;
; -14.291 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[2]  ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[2][6] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.454      ; 15.746     ;
; -14.285 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[1] ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[4][2] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.361      ; 15.647     ;
; -14.284 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[2]  ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[2][2] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.434      ; 15.719     ;
; -14.283 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[4] ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[6][3] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.055     ; 15.229     ;
; -14.282 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[0] ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[1][5] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.392      ; 15.675     ;
; -14.281 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[4] ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[4][3] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.055     ; 15.227     ;
; -14.274 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[0] ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[5][7] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.441      ; 15.716     ;
; -14.270 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[0] ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[7][1] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.387      ; 15.658     ;
; -14.266 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[4] ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[6][5] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.413      ; 15.680     ;
; -14.265 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[2]  ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[4][1] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.394      ; 15.660     ;
; -14.264 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[4] ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[7][3] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.421      ; 15.686     ;
; -14.263 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[1] ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[6][3] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.070     ; 15.194     ;
; -14.262 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[0]  ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[4][2] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.376      ; 15.639     ;
; -14.261 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[1] ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[4][3] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.070     ; 15.192     ;
; -14.254 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[2]  ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[4][7] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.415      ; 15.670     ;
; -14.254 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[0] ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[7][6] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.406      ; 15.661     ;
; -14.246 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[1] ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[6][5] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.398      ; 15.645     ;
; -14.246 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[1] ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[0][6] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.398      ; 15.645     ;
; -14.244 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[1] ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[7][3] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.406      ; 15.651     ;
; -14.242 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[0]  ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[1][7] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.407      ; 15.650     ;
; -14.242 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[2]  ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[5][2] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.433      ; 15.676     ;
; -14.241 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[1] ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[7][2] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.406      ; 15.648     ;
; -14.236 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[4] ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[4][6] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.376      ; 15.613     ;
; -14.232 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[0] ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[2][7] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.346      ; 15.579     ;
+---------+-------------------------------------------+--------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'inst4|altpll_component|auto_generated|pll1|clk[3]'                                                                    ;
+--------+------------+------------------+---------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node  ; To Node          ; Launch Clock  ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------+------------------+---------------+---------------------------------------------------+--------------+------------+------------+
; -8.578 ; inst253[1] ; vga80x40:inst7|B ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -6.301     ; 2.718      ;
; -8.577 ; inst253[1] ; vga80x40:inst7|R ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -6.301     ; 2.717      ;
; -8.577 ; inst253[1] ; vga80x40:inst7|G ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -6.301     ; 2.717      ;
; -8.429 ; inst253[0] ; vga80x40:inst7|B ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -6.301     ; 2.569      ;
; -8.428 ; inst253[0] ; vga80x40:inst7|R ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -6.301     ; 2.568      ;
; -8.428 ; inst253[0] ; vga80x40:inst7|G ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -6.301     ; 2.568      ;
; -8.327 ; inst253[5] ; vga80x40:inst7|B ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -5.717     ; 3.051      ;
; -8.326 ; inst253[5] ; vga80x40:inst7|R ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -5.717     ; 3.050      ;
; -8.326 ; inst253[5] ; vga80x40:inst7|G ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -5.717     ; 3.050      ;
; -8.311 ; inst253[2] ; vga80x40:inst7|B ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -6.325     ; 2.427      ;
; -8.310 ; inst253[2] ; vga80x40:inst7|R ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -6.325     ; 2.426      ;
; -8.310 ; inst253[2] ; vga80x40:inst7|G ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -6.325     ; 2.426      ;
; -8.118 ; inst253[4] ; vga80x40:inst7|B ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -5.716     ; 2.843      ;
; -8.117 ; inst253[4] ; vga80x40:inst7|R ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -5.716     ; 2.842      ;
; -8.117 ; inst253[4] ; vga80x40:inst7|G ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -5.716     ; 2.842      ;
; -8.111 ; inst243[1] ; vga80x40:inst7|B ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -5.537     ; 3.015      ;
; -8.110 ; inst243[1] ; vga80x40:inst7|R ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -5.537     ; 3.014      ;
; -8.110 ; inst243[1] ; vga80x40:inst7|G ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -5.537     ; 3.014      ;
; -8.075 ; inst253[3] ; vga80x40:inst7|B ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -5.718     ; 2.798      ;
; -8.074 ; inst253[3] ; vga80x40:inst7|R ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -5.718     ; 2.797      ;
; -8.074 ; inst253[3] ; vga80x40:inst7|G ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -5.718     ; 2.797      ;
; -7.934 ; inst243[6] ; vga80x40:inst7|B ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -6.093     ; 2.282      ;
; -7.933 ; inst243[6] ; vga80x40:inst7|R ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -6.093     ; 2.281      ;
; -7.933 ; inst243[6] ; vga80x40:inst7|G ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -6.093     ; 2.281      ;
; -7.896 ; inst243[0] ; vga80x40:inst7|B ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -5.534     ; 2.803      ;
; -7.895 ; inst243[0] ; vga80x40:inst7|R ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -5.534     ; 2.802      ;
; -7.895 ; inst243[0] ; vga80x40:inst7|G ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -5.534     ; 2.802      ;
; -7.736 ; inst243[3] ; vga80x40:inst7|B ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -5.536     ; 2.641      ;
; -7.735 ; inst243[3] ; vga80x40:inst7|R ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -5.536     ; 2.640      ;
; -7.735 ; inst243[3] ; vga80x40:inst7|G ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -5.536     ; 2.640      ;
; -7.664 ; inst243[4] ; vga80x40:inst7|B ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -6.088     ; 2.017      ;
; -7.663 ; inst243[4] ; vga80x40:inst7|R ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -6.088     ; 2.016      ;
; -7.663 ; inst243[4] ; vga80x40:inst7|G ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -6.088     ; 2.016      ;
; -7.580 ; inst253[1] ; vga80x40:inst7|B ; FPGA_IN_CDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -5.303     ; 2.718      ;
; -7.579 ; inst253[1] ; vga80x40:inst7|G ; FPGA_IN_CDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -5.303     ; 2.717      ;
; -7.579 ; inst253[1] ; vga80x40:inst7|R ; FPGA_IN_CDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -5.303     ; 2.717      ;
; -7.578 ; inst243[1] ; vga80x40:inst7|B ; FPGA_IN_CDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -5.004     ; 3.015      ;
; -7.577 ; inst243[1] ; vga80x40:inst7|G ; FPGA_IN_CDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -5.004     ; 3.014      ;
; -7.577 ; inst243[1] ; vga80x40:inst7|R ; FPGA_IN_CDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -5.004     ; 3.014      ;
; -7.509 ; inst243[5] ; vga80x40:inst7|B ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -5.537     ; 2.413      ;
; -7.508 ; inst243[5] ; vga80x40:inst7|R ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -5.537     ; 2.412      ;
; -7.508 ; inst243[5] ; vga80x40:inst7|G ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -5.537     ; 2.412      ;
; -7.431 ; inst253[0] ; vga80x40:inst7|B ; FPGA_IN_CDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -5.303     ; 2.569      ;
; -7.430 ; inst253[0] ; vga80x40:inst7|G ; FPGA_IN_CDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -5.303     ; 2.568      ;
; -7.430 ; inst253[0] ; vga80x40:inst7|R ; FPGA_IN_CDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -5.303     ; 2.568      ;
; -7.414 ; inst243[2] ; vga80x40:inst7|B ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -5.536     ; 2.319      ;
; -7.413 ; inst243[2] ; vga80x40:inst7|R ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -5.536     ; 2.318      ;
; -7.413 ; inst243[2] ; vga80x40:inst7|G ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -5.536     ; 2.318      ;
; -7.401 ; inst243[6] ; vga80x40:inst7|B ; FPGA_IN_CDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -5.560     ; 2.282      ;
; -7.400 ; inst243[6] ; vga80x40:inst7|G ; FPGA_IN_CDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -5.560     ; 2.281      ;
; -7.400 ; inst243[6] ; vga80x40:inst7|R ; FPGA_IN_CDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -5.560     ; 2.281      ;
; -7.363 ; inst243[0] ; vga80x40:inst7|B ; FPGA_IN_CDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -5.001     ; 2.803      ;
; -7.362 ; inst243[0] ; vga80x40:inst7|G ; FPGA_IN_CDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -5.001     ; 2.802      ;
; -7.362 ; inst243[0] ; vga80x40:inst7|R ; FPGA_IN_CDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -5.001     ; 2.802      ;
; -7.329 ; inst253[5] ; vga80x40:inst7|B ; FPGA_IN_CDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -4.719     ; 3.051      ;
; -7.328 ; inst253[5] ; vga80x40:inst7|G ; FPGA_IN_CDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -4.719     ; 3.050      ;
; -7.328 ; inst253[5] ; vga80x40:inst7|R ; FPGA_IN_CDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -4.719     ; 3.050      ;
; -7.313 ; inst253[2] ; vga80x40:inst7|B ; FPGA_IN_CDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -5.327     ; 2.427      ;
; -7.312 ; inst253[2] ; vga80x40:inst7|G ; FPGA_IN_CDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -5.327     ; 2.426      ;
; -7.312 ; inst253[2] ; vga80x40:inst7|R ; FPGA_IN_CDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -5.327     ; 2.426      ;
; -7.225 ; inst325[1] ; vga80x40:inst7|G ; FPGA_IN_CDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -5.631     ; 2.035      ;
; -7.203 ; inst243[3] ; vga80x40:inst7|B ; FPGA_IN_CDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -5.003     ; 2.641      ;
; -7.202 ; inst243[3] ; vga80x40:inst7|G ; FPGA_IN_CDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -5.003     ; 2.640      ;
; -7.202 ; inst243[3] ; vga80x40:inst7|R ; FPGA_IN_CDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -5.003     ; 2.640      ;
; -7.158 ; inst243[1] ; vga80x40:inst7|B ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -5.084     ; 3.015      ;
; -7.157 ; inst243[1] ; vga80x40:inst7|R ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -5.084     ; 3.014      ;
; -7.157 ; inst243[1] ; vga80x40:inst7|G ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -5.084     ; 3.014      ;
; -7.157 ; inst253[1] ; vga80x40:inst7|B ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -5.380     ; 2.718      ;
; -7.156 ; inst253[1] ; vga80x40:inst7|R ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -5.380     ; 2.717      ;
; -7.156 ; inst253[1] ; vga80x40:inst7|G ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -5.380     ; 2.717      ;
; -7.131 ; inst243[4] ; vga80x40:inst7|B ; FPGA_IN_CDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -5.555     ; 2.017      ;
; -7.130 ; inst243[4] ; vga80x40:inst7|G ; FPGA_IN_CDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -5.555     ; 2.016      ;
; -7.130 ; inst243[4] ; vga80x40:inst7|R ; FPGA_IN_CDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -5.555     ; 2.016      ;
; -7.120 ; inst253[4] ; vga80x40:inst7|B ; FPGA_IN_CDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -4.718     ; 2.843      ;
; -7.119 ; inst253[4] ; vga80x40:inst7|G ; FPGA_IN_CDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -4.718     ; 2.842      ;
; -7.119 ; inst253[4] ; vga80x40:inst7|R ; FPGA_IN_CDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -4.718     ; 2.842      ;
; -7.077 ; inst253[3] ; vga80x40:inst7|B ; FPGA_IN_CDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -4.720     ; 2.798      ;
; -7.076 ; inst253[3] ; vga80x40:inst7|G ; FPGA_IN_CDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -4.720     ; 2.797      ;
; -7.076 ; inst253[3] ; vga80x40:inst7|R ; FPGA_IN_CDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -4.720     ; 2.797      ;
; -7.064 ; inst325[0] ; vga80x40:inst7|B ; FPGA_IN_CDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -6.640     ; 0.865      ;
; -7.062 ; inst325[2] ; vga80x40:inst7|R ; FPGA_IN_CDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -6.640     ; 0.863      ;
; -7.008 ; inst253[0] ; vga80x40:inst7|B ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -5.380     ; 2.569      ;
; -7.007 ; inst253[0] ; vga80x40:inst7|R ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -5.380     ; 2.568      ;
; -7.007 ; inst253[0] ; vga80x40:inst7|G ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -5.380     ; 2.568      ;
; -6.981 ; inst243[6] ; vga80x40:inst7|B ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -5.640     ; 2.282      ;
; -6.980 ; inst243[6] ; vga80x40:inst7|R ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -5.640     ; 2.281      ;
; -6.980 ; inst243[6] ; vga80x40:inst7|G ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -5.640     ; 2.281      ;
; -6.976 ; inst243[5] ; vga80x40:inst7|B ; FPGA_IN_CDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -5.004     ; 2.413      ;
; -6.975 ; inst243[5] ; vga80x40:inst7|G ; FPGA_IN_CDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -5.004     ; 2.412      ;
; -6.975 ; inst243[5] ; vga80x40:inst7|R ; FPGA_IN_CDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -5.004     ; 2.412      ;
; -6.943 ; inst243[0] ; vga80x40:inst7|B ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -5.081     ; 2.803      ;
; -6.942 ; inst243[0] ; vga80x40:inst7|R ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -5.081     ; 2.802      ;
; -6.942 ; inst243[0] ; vga80x40:inst7|G ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -5.081     ; 2.802      ;
; -6.906 ; inst253[5] ; vga80x40:inst7|B ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -4.796     ; 3.051      ;
; -6.905 ; inst253[5] ; vga80x40:inst7|R ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -4.796     ; 3.050      ;
; -6.905 ; inst253[5] ; vga80x40:inst7|G ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -4.796     ; 3.050      ;
; -6.890 ; inst253[2] ; vga80x40:inst7|B ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -5.404     ; 2.427      ;
; -6.889 ; inst253[2] ; vga80x40:inst7|R ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -5.404     ; 2.426      ;
; -6.889 ; inst253[2] ; vga80x40:inst7|G ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -5.404     ; 2.426      ;
; -6.881 ; inst243[2] ; vga80x40:inst7|B ; FPGA_IN_CDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -5.003     ; 2.319      ;
+--------+------------+------------------+---------------+---------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'FPGA_IN_CDSB-'                                                                                                                                                                                                                                          ;
+--------+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------+--------------+------------+------------+
; Slack  ; From Node                                 ; To Node                                                                                                             ; Launch Clock                                      ; Latch Clock   ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------+--------------+------------+------------+
; -6.477 ; inst508                                   ; inst476                                                                                                             ; FPGA_IN_SDSB-                                     ; FPGA_IN_CDSB- ; 0.500        ; -2.047     ; 3.916      ;
; -6.199 ; inst508                                   ; inst476                                                                                                             ; FPGA_IN_SDSB-                                     ; FPGA_IN_CDSB- ; 1.000        ; -2.269     ; 3.916      ;
; -5.980 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[0] ; inst253[0]                                                                                                          ; Microcomputer:inst|cpuClock                       ; FPGA_IN_CDSB- ; 0.500        ; 1.189      ; 3.756      ;
; -5.931 ; inst509                                   ; inst480                                                                                                             ; FPGA_IN_SDSB-                                     ; FPGA_IN_CDSB- ; 0.500        ; -1.964     ; 3.323      ;
; -5.653 ; inst509                                   ; inst480                                                                                                             ; FPGA_IN_SDSB-                                     ; FPGA_IN_CDSB- ; 1.000        ; -2.186     ; 3.323      ;
; -5.238 ; spi_master:inst490|busy                   ; inst471                                                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[2] ; FPGA_IN_CDSB- ; 1.000        ; -0.403     ; 4.742      ;
; -5.162 ; spi_master:inst490|busy                   ; inst471                                                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[1] ; FPGA_IN_CDSB- ; 1.000        ; -0.327     ; 4.742      ;
; -4.758 ; 74373:inst115|13                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a6~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_CDSB- ; 0.500        ; 2.894      ; 8.110      ;
; -4.704 ; inst514                                   ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a6~porta_address_reg0  ; FPGA_IN_SDSB-                                     ; FPGA_IN_CDSB- ; 0.500        ; -1.979     ; 3.263      ;
; -4.671 ; inst514                                   ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a0~porta_address_reg0  ; FPGA_IN_SDSB-                                     ; FPGA_IN_CDSB- ; 0.500        ; -2.342     ; 2.867      ;
; -4.643 ; 74373:inst115|13                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a0~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_CDSB- ; 0.500        ; 2.531      ; 7.632      ;
; -4.616 ; inst514                                   ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a13~porta_address_reg0 ; FPGA_IN_SDSB-                                     ; FPGA_IN_CDSB- ; 0.500        ; -1.940     ; 3.214      ;
; -4.604 ; 74373:inst115|13                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a6~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[3] ; FPGA_IN_CDSB- ; 0.500        ; 3.048      ; 8.110      ;
; -4.599 ; inst514                                   ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a8~porta_address_reg0  ; FPGA_IN_SDSB-                                     ; FPGA_IN_CDSB- ; 0.500        ; -2.282     ; 2.855      ;
; -4.579 ; 74373:inst115|19                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a3~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_CDSB- ; 0.500        ; 3.100      ; 8.137      ;
; -4.567 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[0] ; inst478                                                                                                             ; Microcomputer:inst|cpuClock                       ; FPGA_IN_CDSB- ; 0.500        ; -0.462     ; 3.652      ;
; -4.510 ; 74373:inst115|15                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a6~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_CDSB- ; 0.500        ; 2.825      ; 7.793      ;
; -4.489 ; 74373:inst115|13                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a0~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[3] ; FPGA_IN_CDSB- ; 0.500        ; 2.685      ; 7.632      ;
; -4.472 ; 74373:inst115|12                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a3~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_CDSB- ; 0.500        ; 2.854      ; 7.784      ;
; -4.462 ; 74373:inst115|19                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a13~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_CDSB- ; 0.500        ; 2.719      ; 7.639      ;
; -4.454 ; 74373:inst115|19                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a6~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_CDSB- ; 0.500        ; 2.680      ; 7.592      ;
; -4.452 ; 74373:inst115|13                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a12~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_CDSB- ; 0.500        ; 3.280      ; 8.190      ;
; -4.451 ; 74373:inst115|18                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a12~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_CDSB- ; 0.500        ; 3.212      ; 8.121      ;
; -4.449 ; 74373:inst115|19                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a9~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_CDSB- ; 0.500        ; 3.510      ; 8.417      ;
; -4.435 ; 74373:inst115|15                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a8~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_CDSB- ; 0.500        ; 2.522      ; 7.415      ;
; -4.426 ; inst274                                   ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a12~porta_address_reg0 ; FPGA_IN_SDSB-                                     ; FPGA_IN_CDSB- ; 0.500        ; -1.083     ; 3.881      ;
; -4.425 ; 74373:inst115|19                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a3~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[3] ; FPGA_IN_CDSB- ; 0.500        ; 3.254      ; 8.137      ;
; -4.409 ; 74373:inst115|15                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a2~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_CDSB- ; 0.500        ; 2.899      ; 7.766      ;
; -4.405 ; 74373:inst115|19                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a0~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_CDSB- ; 0.500        ; 2.317      ; 7.180      ;
; -4.399 ; 74373:inst115|19                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a14~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_CDSB- ; 0.500        ; 3.138      ; 7.995      ;
; -4.388 ; inst508                                   ; inst476                                                                                                             ; FPGA_IN_CDSB-                                     ; FPGA_IN_CDSB- ; 0.500        ; 0.032      ; 3.916      ;
; -4.386 ; 74373:inst115|19                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a12~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_CDSB- ; 0.500        ; 3.066      ; 7.910      ;
; -4.384 ; 74373:inst115|14                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a11~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_CDSB- ; 0.500        ; 2.856      ; 7.698      ;
; -4.375 ; 74373:inst115|19                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a15~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_CDSB- ; 0.500        ; 3.557      ; 8.390      ;
; -4.363 ; inst514                                   ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a4~porta_address_reg0  ; FPGA_IN_SDSB-                                     ; FPGA_IN_CDSB- ; 0.500        ; -1.926     ; 2.975      ;
; -4.356 ; 74373:inst115|15                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a6~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[3] ; FPGA_IN_CDSB- ; 0.500        ; 2.979      ; 7.793      ;
; -4.355 ; 74373:inst115|19                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a11~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_CDSB- ; 0.500        ; 3.106      ; 7.919      ;
; -4.353 ; 74373:inst115|13                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a10~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_CDSB- ; 0.500        ; 3.363      ; 8.174      ;
; -4.353 ; 74373:inst115|13                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a3~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_CDSB- ; 0.500        ; 3.314      ; 8.125      ;
; -4.350 ; 74373:inst115|12                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a15~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_CDSB- ; 0.500        ; 3.311      ; 8.119      ;
; -4.346 ; 74373:inst115|12                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a10~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_CDSB- ; 0.500        ; 2.903      ; 7.707      ;
; -4.344 ; 74373:inst115|18                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a10~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_CDSB- ; 0.500        ; 3.295      ; 8.097      ;
; -4.344 ; 74373:inst115|19                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a4~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_CDSB- ; 0.500        ; 2.733      ; 7.535      ;
; -4.327 ; inst514                                   ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a10~porta_address_reg0 ; FPGA_IN_SDSB-                                     ; FPGA_IN_CDSB- ; 0.500        ; -1.510     ; 3.355      ;
; -4.322 ; 74373:inst115|19                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a2~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_CDSB- ; 0.500        ; 2.754      ; 7.534      ;
; -4.318 ; 74373:inst115|12                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a3~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[3] ; FPGA_IN_CDSB- ; 0.500        ; 3.008      ; 7.784      ;
; -4.309 ; 74373:inst115|18                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a6~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_CDSB- ; 0.500        ; 2.826      ; 7.593      ;
; -4.309 ; 74373:inst115|15                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a0~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_CDSB- ; 0.500        ; 2.462      ; 7.229      ;
; -4.308 ; 74373:inst115|19                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a13~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[3] ; FPGA_IN_CDSB- ; 0.500        ; 2.873      ; 7.639      ;
; -4.305 ; 74373:inst115|18                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a13~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_CDSB- ; 0.500        ; 2.865      ; 7.628      ;
; -4.305 ; 74373:inst115|15                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a12~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_CDSB- ; 0.500        ; 3.211      ; 7.974      ;
; -4.301 ; 74373:inst115|19                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a1~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_CDSB- ; 0.500        ; 2.767      ; 7.526      ;
; -4.300 ; 74373:inst115|19                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a6~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[3] ; FPGA_IN_CDSB- ; 0.500        ; 2.834      ; 7.592      ;
; -4.298 ; 74373:inst115|13                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a12~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[3] ; FPGA_IN_CDSB- ; 0.500        ; 3.434      ; 8.190      ;
; -4.297 ; 74373:inst115|18                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a2~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_CDSB- ; 0.500        ; 2.900      ; 7.655      ;
; -4.297 ; 74373:inst115|18                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a12~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[3] ; FPGA_IN_CDSB- ; 0.500        ; 3.366      ; 8.121      ;
; -4.296 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[3] ; inst499                                                                                                             ; Microcomputer:inst|cpuClock                       ; FPGA_IN_CDSB- ; 0.500        ; 0.193      ; 3.606      ;
; -4.295 ; 74373:inst115|19                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a9~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[3] ; FPGA_IN_CDSB- ; 0.500        ; 3.664      ; 8.417      ;
; -4.292 ; 74373:inst115|17                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a13~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_CDSB- ; 0.500        ; 2.975      ; 7.725      ;
; -4.291 ; 74373:inst115|15                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a3~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_CDSB- ; 0.500        ; 3.245      ; 7.994      ;
; -4.289 ; 74373:inst115|19                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a8~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_CDSB- ; 0.500        ; 2.377      ; 7.124      ;
; -4.288 ; 74373:inst115|12                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a2~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_CDSB- ; 0.500        ; 2.508      ; 7.254      ;
; -4.288 ; 74373:inst115|13                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a4~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_CDSB- ; 0.500        ; 2.947      ; 7.693      ;
; -4.288 ; 74373:inst115|16                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a4~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_CDSB- ; 0.500        ; 2.876      ; 7.622      ;
; -4.284 ; 74373:inst115|12                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a0~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_CDSB- ; 0.500        ; 2.071      ; 6.813      ;
; -4.284 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[7] ; inst495                                                                                                             ; Microcomputer:inst|cpuClock                       ; FPGA_IN_CDSB- ; 0.500        ; 0.903      ; 4.575      ;
; -4.281 ; 74373:inst115|16                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a12~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_CDSB- ; 0.500        ; 3.209      ; 7.948      ;
; -4.281 ; 74373:inst115|15                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a8~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[3] ; FPGA_IN_CDSB- ; 0.500        ; 2.676      ; 7.415      ;
; -4.280 ; 74373:inst115|16                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a8~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_CDSB- ; 0.500        ; 2.520      ; 7.258      ;
; -4.279 ; 74373:inst115|18                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a4~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_CDSB- ; 0.500        ; 2.879      ; 7.616      ;
; -4.275 ; 74373:inst115|16                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a3~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_CDSB- ; 0.500        ; 3.243      ; 7.976      ;
; -4.270 ; 74373:inst115|13                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a14~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_CDSB- ; 0.500        ; 3.352      ; 8.080      ;
; -4.261 ; 74373:inst115|16                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a11~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_CDSB- ; 0.500        ; 3.249      ; 7.968      ;
; -4.259 ; 74373:inst115|19                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a10~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_CDSB- ; 0.500        ; 3.149      ; 7.866      ;
; -4.256 ; 74373:inst116|15                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a12~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_CDSB- ; 0.500        ; 2.912      ; 7.626      ;
; -4.255 ; 74373:inst115|15                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a2~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[3] ; FPGA_IN_CDSB- ; 0.500        ; 3.053      ; 7.766      ;
; -4.251 ; 74373:inst115|19                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a0~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[3] ; FPGA_IN_CDSB- ; 0.500        ; 2.471      ; 7.180      ;
; -4.250 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[0] ; inst508                                                                                                             ; Microcomputer:inst|cpuClock                       ; FPGA_IN_CDSB- ; 0.500        ; 0.424      ; 3.680      ;
; -4.249 ; 74373:inst115|14                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a12~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_CDSB- ; 0.500        ; 2.816      ; 7.523      ;
; -4.245 ; 74373:inst115|19                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a14~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[3] ; FPGA_IN_CDSB- ; 0.500        ; 3.292      ; 7.995      ;
; -4.242 ; inst514                                   ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a2~porta_address_reg0  ; FPGA_IN_SDSB-                                     ; FPGA_IN_CDSB- ; 0.500        ; -1.905     ; 2.875      ;
; -4.237 ; 74373:inst115|18                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a0~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_CDSB- ; 0.500        ; 2.463      ; 7.158      ;
; -4.235 ; 74373:inst115|16                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a15~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_CDSB- ; 0.500        ; 3.700      ; 8.393      ;
; -4.234 ; 74373:inst115|12                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a12~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_CDSB- ; 0.500        ; 2.820      ; 7.512      ;
; -4.233 ; 74373:inst115|12                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a1~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_CDSB- ; 0.500        ; 2.521      ; 7.212      ;
; -4.233 ; 74373:inst115|13                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a8~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_CDSB- ; 0.500        ; 2.591      ; 7.282      ;
; -4.232 ; 74373:inst115|19                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a12~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[3] ; FPGA_IN_CDSB- ; 0.500        ; 3.220      ; 7.910      ;
; -4.230 ; 74373:inst116|15                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a3~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_CDSB- ; 0.500        ; 2.946      ; 7.634      ;
; -4.230 ; 74373:inst115|14                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a11~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[3] ; FPGA_IN_CDSB- ; 0.500        ; 3.010      ; 7.698      ;
; -4.229 ; 74373:inst115|12                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a4~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_CDSB- ; 0.500        ; 2.487      ; 7.174      ;
; -4.225 ; 74373:inst115|12                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a8~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_CDSB- ; 0.500        ; 2.131      ; 6.814      ;
; -4.221 ; 74373:inst115|19                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a15~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[3] ; FPGA_IN_CDSB- ; 0.500        ; 3.711      ; 8.390      ;
; -4.219 ; 74373:inst115|14                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a4~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_CDSB- ; 0.500        ; 2.483      ; 7.160      ;
; -4.218 ; 74373:inst115|13                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a11~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_CDSB- ; 0.500        ; 3.320      ; 7.996      ;
; -4.209 ; 74373:inst115|12                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a7~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_CDSB- ; 0.500        ; 3.263      ; 7.930      ;
; -4.209 ; 74373:inst115|13                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a15~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_CDSB- ; 0.500        ; 3.771      ; 8.438      ;
; -4.208 ; 74373:inst115|15                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a15~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_CDSB- ; 0.500        ; 3.702      ; 8.368      ;
; -4.207 ; 74373:inst115|18                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a1~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_CDSB- ; 0.500        ; 2.913      ; 7.578      ;
; -4.205 ; 74373:inst115|18                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a15~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_CDSB- ; 0.500        ; 3.703      ; 8.366      ;
; -4.201 ; 74373:inst115|19                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a11~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[3] ; FPGA_IN_CDSB- ; 0.500        ; 3.260      ; 7.919      ;
+--------+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'FPGA_IN_SDSB-'                                                                                                                                                                                                                                                                                        ;
+--------+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+---------------+--------------+------------+------------+
; Slack  ; From Node                                 ; To Node                                                                                                             ; Launch Clock                                                                                    ; Latch Clock   ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+---------------+--------------+------------+------------+
; -6.456 ; inst508                                   ; inst476                                                                                                             ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_SDSB- ; 0.500        ; -2.056     ; 3.916      ;
; -6.407 ; inst508                                   ; inst476                                                                                                             ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_SDSB- ; 0.500        ; -2.007     ; 3.916      ;
; -6.178 ; inst508                                   ; inst476                                                                                                             ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_SDSB- ; 1.000        ; -2.278     ; 3.916      ;
; -5.925 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[0] ; inst253[0]                                                                                                          ; Microcomputer:inst|cpuClock                                                                     ; FPGA_IN_SDSB- ; 0.500        ; 1.244      ; 3.756      ;
; -5.910 ; inst509                                   ; inst480                                                                                                             ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_SDSB- ; 0.500        ; -1.973     ; 3.323      ;
; -5.861 ; inst509                                   ; inst480                                                                                                             ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_SDSB- ; 0.500        ; -1.924     ; 3.323      ;
; -5.685 ; inst508                                   ; inst476                                                                                                             ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_SDSB- ; 1.000        ; -1.785     ; 3.916      ;
; -5.632 ; inst509                                   ; inst480                                                                                                             ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_SDSB- ; 1.000        ; -2.195     ; 3.323      ;
; -5.476 ; spi_master:inst490|busy                   ; inst471                                                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[2]                                               ; FPGA_IN_SDSB- ; 0.500        ; -0.141     ; 4.742      ;
; -5.441 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[0] ; inst253[0]                                                                                                          ; Microcomputer:inst|cpuClock                                                                     ; FPGA_IN_SDSB- ; 1.000        ; 1.228      ; 3.756      ;
; -5.400 ; spi_master:inst490|busy                   ; inst471                                                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[1]                                               ; FPGA_IN_SDSB- ; 0.500        ; -0.065     ; 4.742      ;
; -5.247 ; spi_master:inst490|busy                   ; inst471                                                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[2]                                               ; FPGA_IN_SDSB- ; 1.000        ; -0.412     ; 4.742      ;
; -5.171 ; spi_master:inst490|busy                   ; inst471                                                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[1]                                               ; FPGA_IN_SDSB- ; 1.000        ; -0.336     ; 4.742      ;
; -5.139 ; inst509                                   ; inst480                                                                                                             ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_SDSB- ; 1.000        ; -1.702     ; 3.323      ;
; -5.079 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[3] ; inst499                                                                                                             ; Microcomputer:inst|cpuClock                                                                     ; FPGA_IN_SDSB- ; 0.500        ; -0.590     ; 3.606      ;
; -5.067 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[7] ; inst495                                                                                                             ; Microcomputer:inst|cpuClock                                                                     ; FPGA_IN_SDSB- ; 0.500        ; 0.120      ; 4.575      ;
; -5.029 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[0] ; inst508                                                                                                             ; Microcomputer:inst|cpuClock                                                                     ; FPGA_IN_SDSB- ; 0.500        ; -0.355     ; 3.680      ;
; -4.963 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[2] ; inst500                                                                                                             ; Microcomputer:inst|cpuClock                                                                     ; FPGA_IN_SDSB- ; 0.500        ; -0.058     ; 4.470      ;
; -4.927 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[0] ; inst502                                                                                                             ; Microcomputer:inst|cpuClock                                                                     ; FPGA_IN_SDSB- ; 0.500        ; -0.327     ; 3.678      ;
; -4.906 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[4] ; inst498                                                                                                             ; Microcomputer:inst|cpuClock                                                                     ; FPGA_IN_SDSB- ; 0.500        ; 0.012      ; 4.480      ;
; -4.749 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[1] ; inst501                                                                                                             ; Microcomputer:inst|cpuClock                                                                     ; FPGA_IN_SDSB- ; 0.500        ; -0.602     ; 3.704      ;
; -4.740 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[6] ; inst496                                                                                                             ; Microcomputer:inst|cpuClock                                                                     ; FPGA_IN_SDSB- ; 0.500        ; 0.017      ; 4.329      ;
; -4.658 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[1] ; inst509                                                                                                             ; Microcomputer:inst|cpuClock                                                                     ; FPGA_IN_SDSB- ; 0.500        ; -0.416     ; 3.898      ;
; -4.651 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[5] ; inst497                                                                                                             ; Microcomputer:inst|cpuClock                                                                     ; FPGA_IN_SDSB- ; 0.500        ; 0.012      ; 4.235      ;
; -4.625 ; FPGA_IN_SDSB-                             ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a6~porta_address_reg0  ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_SDSB- ; 0.500        ; 5.359      ; 10.552     ;
; -4.510 ; FPGA_IN_SDSB-                             ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a0~porta_address_reg0  ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_SDSB- ; 0.500        ; 4.996      ; 10.074     ;
; -4.458 ; spi_16bit_master:inst347|busy             ; inst411                                                                                                             ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; FPGA_IN_SDSB- ; 0.500        ; 1.456      ; 5.232      ;
; -4.454 ; 74373:inst115|13                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a6~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                               ; FPGA_IN_SDSB- ; 0.500        ; 3.198      ; 8.110      ;
; -4.407 ; inst508                                   ; inst476                                                                                                             ; FPGA_IN_CDSB-                                                                                   ; FPGA_IN_SDSB- ; 0.500        ; 0.023      ; 3.916      ;
; -4.393 ; 74373:inst115|13                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a6~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                               ; FPGA_IN_SDSB- ; 1.000        ; 2.759      ; 8.110      ;
; -4.370 ; inst514                                   ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a6~porta_address_reg0  ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_SDSB- ; 0.500        ; -1.675     ; 3.263      ;
; -4.339 ; inst514                                   ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a6~porta_address_reg0  ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_SDSB- ; 0.500        ; -1.644     ; 3.263      ;
; -4.339 ; 74373:inst115|13                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a0~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                               ; FPGA_IN_SDSB- ; 0.500        ; 2.835      ; 7.632      ;
; -4.337 ; inst514                                   ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a0~porta_address_reg0  ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_SDSB- ; 0.500        ; -2.038     ; 2.867      ;
; -4.319 ; FPGA_IN_SDSB-                             ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a12~porta_address_reg0 ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_SDSB- ; 0.500        ; 5.745      ; 10.632     ;
; -4.309 ; inst514                                   ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a6~porta_address_reg0  ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_SDSB- ; 1.000        ; -2.114     ; 3.263      ;
; -4.306 ; inst514                                   ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a0~porta_address_reg0  ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_SDSB- ; 0.500        ; -2.007     ; 2.867      ;
; -4.300 ; 74373:inst115|13                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a6~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[3]                                               ; FPGA_IN_SDSB- ; 0.500        ; 3.352      ; 8.110      ;
; -4.282 ; inst514                                   ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a13~porta_address_reg0 ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_SDSB- ; 0.500        ; -1.636     ; 3.214      ;
; -4.278 ; 74373:inst115|13                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a0~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                               ; FPGA_IN_SDSB- ; 1.000        ; 2.396      ; 7.632      ;
; -4.276 ; inst514                                   ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a0~porta_address_reg0  ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_SDSB- ; 1.000        ; -2.477     ; 2.867      ;
; -4.275 ; 74373:inst115|19                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a3~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                               ; FPGA_IN_SDSB- ; 0.500        ; 3.404      ; 8.137      ;
; -4.265 ; inst514                                   ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a8~porta_address_reg0  ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_SDSB- ; 0.500        ; -1.978     ; 2.855      ;
; -4.251 ; inst514                                   ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a13~porta_address_reg0 ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_SDSB- ; 0.500        ; -1.605     ; 3.214      ;
; -4.239 ; 74373:inst115|13                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a6~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[3]                                               ; FPGA_IN_SDSB- ; 1.000        ; 2.913      ; 8.110      ;
; -4.234 ; inst514                                   ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a8~porta_address_reg0  ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_SDSB- ; 0.500        ; -1.947     ; 2.855      ;
; -4.221 ; inst514                                   ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a13~porta_address_reg0 ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_SDSB- ; 1.000        ; -2.075     ; 3.214      ;
; -4.220 ; FPGA_IN_SDSB-                             ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a10~porta_address_reg0 ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_SDSB- ; 0.500        ; 5.828      ; 10.616     ;
; -4.220 ; FPGA_IN_SDSB-                             ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a3~porta_address_reg0  ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_SDSB- ; 0.500        ; 5.779      ; 10.567     ;
; -4.214 ; 74373:inst115|19                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a3~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                               ; FPGA_IN_SDSB- ; 1.000        ; 2.965      ; 8.137      ;
; -4.206 ; 74373:inst115|15                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a6~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                               ; FPGA_IN_SDSB- ; 0.500        ; 3.129      ; 7.793      ;
; -4.204 ; inst514                                   ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a8~porta_address_reg0  ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_SDSB- ; 1.000        ; -2.417     ; 2.855      ;
; -4.185 ; 74373:inst115|13                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a0~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[3]                                               ; FPGA_IN_SDSB- ; 0.500        ; 2.989      ; 7.632      ;
; -4.168 ; 74373:inst115|12                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a3~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                               ; FPGA_IN_SDSB- ; 0.500        ; 3.158      ; 7.784      ;
; -4.158 ; 74373:inst115|19                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a13~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[0]                                               ; FPGA_IN_SDSB- ; 0.500        ; 3.023      ; 7.639      ;
; -4.155 ; FPGA_IN_SDSB-                             ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a4~porta_address_reg0  ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_SDSB- ; 0.500        ; 5.412      ; 10.135     ;
; -4.150 ; 74373:inst115|19                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a6~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                               ; FPGA_IN_SDSB- ; 0.500        ; 2.984      ; 7.592      ;
; -4.148 ; 74373:inst115|13                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a12~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[0]                                               ; FPGA_IN_SDSB- ; 0.500        ; 3.584      ; 8.190      ;
; -4.147 ; 74373:inst115|18                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a12~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[0]                                               ; FPGA_IN_SDSB- ; 0.500        ; 3.516      ; 8.121      ;
; -4.145 ; 74373:inst115|15                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a6~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                               ; FPGA_IN_SDSB- ; 1.000        ; 2.690      ; 7.793      ;
; -4.145 ; 74373:inst115|19                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a9~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                               ; FPGA_IN_SDSB- ; 0.500        ; 3.814      ; 8.417      ;
; -4.137 ; FPGA_IN_SDSB-                             ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a14~porta_address_reg0 ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_SDSB- ; 0.500        ; 5.817      ; 10.522     ;
; -4.131 ; 74373:inst115|15                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a8~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                               ; FPGA_IN_SDSB- ; 0.500        ; 2.826      ; 7.415      ;
; -4.124 ; 74373:inst115|13                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a0~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[3]                                               ; FPGA_IN_SDSB- ; 1.000        ; 2.550      ; 7.632      ;
; -4.121 ; 74373:inst115|19                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a3~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[3]                                               ; FPGA_IN_SDSB- ; 0.500        ; 3.558      ; 8.137      ;
; -4.107 ; 74373:inst115|12                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a3~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                               ; FPGA_IN_SDSB- ; 1.000        ; 2.719      ; 7.784      ;
; -4.105 ; 74373:inst115|15                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a2~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                               ; FPGA_IN_SDSB- ; 0.500        ; 3.203      ; 7.766      ;
; -4.101 ; 74373:inst115|19                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a0~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                               ; FPGA_IN_SDSB- ; 0.500        ; 2.621      ; 7.180      ;
; -4.100 ; FPGA_IN_SDSB-                             ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a8~porta_address_reg0  ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_SDSB- ; 0.500        ; 5.056      ; 9.724      ;
; -4.097 ; 74373:inst115|19                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a13~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[0]                                               ; FPGA_IN_SDSB- ; 1.000        ; 2.584      ; 7.639      ;
; -4.095 ; 74373:inst115|19                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a14~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[0]                                               ; FPGA_IN_SDSB- ; 0.500        ; 3.442      ; 7.995      ;
; -4.092 ; inst274                                   ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a12~porta_address_reg0 ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_SDSB- ; 0.500        ; -0.779     ; 3.881      ;
; -4.089 ; 74373:inst115|19                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a6~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                               ; FPGA_IN_SDSB- ; 1.000        ; 2.545      ; 7.592      ;
; -4.087 ; 74373:inst115|13                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a12~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[0]                                               ; FPGA_IN_SDSB- ; 1.000        ; 3.145      ; 8.190      ;
; -4.086 ; 74373:inst115|18                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a12~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[0]                                               ; FPGA_IN_SDSB- ; 1.000        ; 3.077      ; 8.121      ;
; -4.085 ; FPGA_IN_SDSB-                             ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a11~porta_address_reg0 ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_SDSB- ; 0.500        ; 5.785      ; 10.438     ;
; -4.084 ; 74373:inst115|19                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a9~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                               ; FPGA_IN_SDSB- ; 1.000        ; 3.375      ; 8.417      ;
; -4.082 ; 74373:inst115|19                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a12~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[0]                                               ; FPGA_IN_SDSB- ; 0.500        ; 3.370      ; 7.910      ;
; -4.080 ; 74373:inst115|14                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a11~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[0]                                               ; FPGA_IN_SDSB- ; 0.500        ; 3.160      ; 7.698      ;
; -4.076 ; FPGA_IN_SDSB-                             ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a15~porta_address_reg0 ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_SDSB- ; 0.500        ; 6.236      ; 10.880     ;
; -4.071 ; 74373:inst115|19                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a15~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[0]                                               ; FPGA_IN_SDSB- ; 0.500        ; 3.861      ; 8.390      ;
; -4.070 ; 74373:inst115|15                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a8~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                               ; FPGA_IN_SDSB- ; 1.000        ; 2.387      ; 7.415      ;
; -4.061 ; inst274                                   ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a12~porta_address_reg0 ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_SDSB- ; 0.500        ; -0.748     ; 3.881      ;
; -4.060 ; 74373:inst115|19                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a3~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[3]                                               ; FPGA_IN_SDSB- ; 1.000        ; 3.119      ; 8.137      ;
; -4.052 ; 74373:inst115|15                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a6~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[3]                                               ; FPGA_IN_SDSB- ; 0.500        ; 3.283      ; 7.793      ;
; -4.051 ; 74373:inst115|19                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a11~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[0]                                               ; FPGA_IN_SDSB- ; 0.500        ; 3.410      ; 7.919      ;
; -4.049 ; 74373:inst115|13                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a10~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[0]                                               ; FPGA_IN_SDSB- ; 0.500        ; 3.667      ; 8.174      ;
; -4.049 ; 74373:inst115|13                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a3~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                               ; FPGA_IN_SDSB- ; 0.500        ; 3.618      ; 8.125      ;
; -4.046 ; 74373:inst115|12                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a15~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[0]                                               ; FPGA_IN_SDSB- ; 0.500        ; 3.615      ; 8.119      ;
; -4.044 ; 74373:inst115|15                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a2~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                               ; FPGA_IN_SDSB- ; 1.000        ; 2.764      ; 7.766      ;
; -4.042 ; 74373:inst115|12                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a10~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[0]                                               ; FPGA_IN_SDSB- ; 0.500        ; 3.207      ; 7.707      ;
; -4.040 ; 74373:inst115|19                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a0~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                               ; FPGA_IN_SDSB- ; 1.000        ; 2.182      ; 7.180      ;
; -4.040 ; 74373:inst115|18                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a10~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[0]                                               ; FPGA_IN_SDSB- ; 0.500        ; 3.599      ; 8.097      ;
; -4.040 ; 74373:inst115|19                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a4~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                               ; FPGA_IN_SDSB- ; 0.500        ; 3.037      ; 7.535      ;
; -4.034 ; 74373:inst115|19                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a14~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[0]                                               ; FPGA_IN_SDSB- ; 1.000        ; 3.003      ; 7.995      ;
; -4.031 ; inst274                                   ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a12~porta_address_reg0 ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_SDSB- ; 1.000        ; -1.218     ; 3.881      ;
; -4.029 ; inst514                                   ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a4~porta_address_reg0  ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_SDSB- ; 0.500        ; -1.622     ; 2.975      ;
; -4.023 ; FPGA_IN_SDSB-                             ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a13~porta_address_reg0 ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_SDSB- ; 0.500        ; 5.398      ; 9.989      ;
; -4.021 ; 74373:inst115|19                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a12~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[0]                                               ; FPGA_IN_SDSB- ; 1.000        ; 2.931      ; 7.910      ;
; -4.019 ; 74373:inst115|14                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a11~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[0]                                               ; FPGA_IN_SDSB- ; 1.000        ; 2.721      ; 7.698      ;
+--------+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+---------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'inst4|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                ;
+--------+---------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                         ; To Node                                                                                            ; Launch Clock                                                                                     ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -5.488 ; Microcomputer:inst|T80s:cpu1|RD_n                                                                 ; 74373:inst59|15                                                                                    ; Microcomputer:inst|cpuClock                                                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.088     ; 1.682      ;
; -3.736 ; Microcomputer:inst|T80s:cpu1|RD_n                                                                 ; 74373:inst59|16                                                                                    ; Microcomputer:inst|cpuClock                                                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.978     ; 1.899      ;
; -3.676 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1]                                                          ; 74373:inst115|13                                                                                   ; Microcomputer:inst|cpuClock                                                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.744     ; 1.716      ;
; -3.628 ; Microcomputer:inst|T80s:cpu1|T80:u0|RFSH_n                                                        ; 74373:inst59|16                                                                                    ; Microcomputer:inst|cpuClock                                                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.310      ; 4.079      ;
; -3.570 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[5]                                                          ; 74373:inst115|17                                                                                   ; Microcomputer:inst|cpuClock                                                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.792     ; 1.574      ;
; -3.554 ; Microcomputer:inst|T80s:cpu1|RD_n                                                                 ; 74373:inst59|14                                                                                    ; Microcomputer:inst|cpuClock                                                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.462     ; 1.870      ;
; -3.364 ; Microcomputer:inst|T80s:cpu1|MREQ_n                                                               ; 74373:inst59|15                                                                                    ; Microcomputer:inst|cpuClock                                                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.200      ; 1.846      ;
; -2.955 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[8]                                                          ; 74373:inst116|12                                                                                   ; Microcomputer:inst|cpuClock                                                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.460     ; 1.310      ;
; -2.951 ; FPGA_IN_SDSB-                                                                                     ; 74164:inst37|3                                                                                     ; FPGA_IN_SDSB-                                                                                    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 3.867      ; 7.259      ;
; -2.844 ; Microcomputer:inst|T80s:cpu1|WR_n                                                                 ; 74373:inst59|16                                                                                    ; Microcomputer:inst|cpuClock                                                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.566      ; 3.551      ;
; -2.784 ; Microcomputer:inst|T80s:cpu1|T80:u0|Halt_FF                                                       ; 74373:inst59|12                                                                                    ; Microcomputer:inst|cpuClock                                                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.644     ; 0.790      ;
; -2.768 ; Microcomputer:inst|T80s:cpu1|IORQ_n                                                               ; 74373:inst59|14                                                                                    ; Microcomputer:inst|cpuClock                                                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 1.082      ; 3.628      ;
; -2.664 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4]                                                          ; 74373:inst115|16                                                                                   ; Microcomputer:inst|cpuClock                                                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.698     ; 0.762      ;
; -2.662 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[6]                                                          ; 74373:inst115|18                                                                                   ; Microcomputer:inst|cpuClock                                                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.701     ; 0.760      ;
; -2.661 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[3]                                                          ; 74373:inst115|15                                                                                   ; Microcomputer:inst|cpuClock                                                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.699     ; 0.762      ;
; -2.656 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[7]                                                          ; 74373:inst115|19                                                                                   ; Microcomputer:inst|cpuClock                                                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.555     ; 0.761      ;
; -2.642 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[13]                                                         ; 74373:inst116|17                                                                                   ; Microcomputer:inst|cpuClock                                                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.668     ; 0.762      ;
; -2.529 ; Microcomputer:inst|T80s:cpu1|IORQ_n                                                               ; 74373:inst59|18                                                                                    ; Microcomputer:inst|cpuClock                                                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.600      ; 3.068      ;
; -2.525 ; Microcomputer:inst|T80s:cpu1|MREQ_n                                                               ; 74373:inst59|16                                                                                    ; Microcomputer:inst|cpuClock                                                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.310      ; 2.976      ;
; -2.404 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[9]                                                          ; 74373:inst116|13                                                                                   ; Microcomputer:inst|cpuClock                                                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.464     ; 0.764      ;
; -2.397 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[12]                                                         ; 74373:inst116|16                                                                                   ; Microcomputer:inst|cpuClock                                                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.448     ; 0.765      ;
; -2.349 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[11]                                                         ; 74373:inst116|15                                                                                   ; Microcomputer:inst|cpuClock                                                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.403     ; 0.761      ;
; -2.343 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[15]                                                         ; 74373:inst116|19                                                                                   ; Microcomputer:inst|cpuClock                                                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.403     ; 0.762      ;
; -2.315 ; FPGA_IN_SDSB-                                                                                     ; 74164:inst37|3                                                                                     ; FPGA_IN_SDSB-                                                                                    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 3.867      ; 7.123      ;
; -2.275 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[2]                                                          ; 74373:inst115|14                                                                                   ; Microcomputer:inst|cpuClock                                                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.300     ; 0.763      ;
; -2.268 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[0]                                                          ; 74373:inst115|12                                                                                   ; Microcomputer:inst|cpuClock                                                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.303     ; 0.763      ;
; -2.255 ; Microcomputer:inst|T80s:cpu1|WR_n                                                                 ; 74373:inst59|13                                                                                    ; Microcomputer:inst|cpuClock                                                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 1.085      ; 3.462      ;
; -2.242 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.034     ; 2.920      ;
; -2.209 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[10]                                                         ; 74373:inst116|14                                                                                   ; Microcomputer:inst|cpuClock                                                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.269     ; 0.764      ;
; -2.209 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[14]                                                         ; 74373:inst116|18                                                                                   ; Microcomputer:inst|cpuClock                                                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.269     ; 0.762      ;
; -2.096 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[14]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.034     ; 2.774      ;
; -2.066 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[15]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.034     ; 2.744      ;
; -1.950 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[12]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.034     ; 2.628      ;
; -1.920 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[13]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.034     ; 2.598      ;
; -1.907 ; Microcomputer:inst|T80s:cpu1|IORQ_n                                                               ; 74373:inst59|13                                                                                    ; Microcomputer:inst|cpuClock                                                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 1.085      ; 3.114      ;
; -1.822 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[15]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.034     ; 3.000      ;
; -1.804 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[10]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.034     ; 2.482      ;
; -1.792 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.034     ; 2.970      ;
; -1.774 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[11]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.034     ; 2.452      ;
; -1.715 ; Microcomputer:inst|T80s:cpu1|T80:u0|M1_n                                                          ; 74373:inst59|18                                                                                    ; Microcomputer:inst|cpuClock                                                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.344      ; 1.998      ;
; -1.676 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[13]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.034     ; 2.854      ;
; -1.658 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.034     ; 2.336      ;
; -1.646 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[14]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.034     ; 2.824      ;
; -1.628 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[9]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.034     ; 2.306      ;
; -1.530 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[11]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.034     ; 2.708      ;
; -1.512 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[6]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.034     ; 2.190      ;
; -1.500 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[12]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.034     ; 2.678      ;
; -1.482 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[7]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.034     ; 2.160      ;
; -1.450 ; FPGA_IN_CDSB-                                                                                     ; 74164:inst37|3                                                                                     ; FPGA_IN_CDSB-                                                                                    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 3.867      ; 5.758      ;
; -1.384 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[9]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.034     ; 2.562      ;
; -1.354 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[10]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.034     ; 2.532      ;
; -1.336 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[5]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.034     ; 2.014      ;
; -1.238 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[7]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.034     ; 2.416      ;
; -1.212 ; Microcomputer:inst|T80s:cpu1|T80:u0|M1_n                                                          ; 74373:inst59|17                                                                                    ; Microcomputer:inst|cpuClock                                                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.154     ; 1.201      ;
; -1.208 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.034     ; 2.386      ;
; -1.092 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[5]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.034     ; 2.270      ;
; -1.062 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[6]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.034     ; 2.240      ;
; -1.058 ; Microcomputer:inst|T80s:cpu1|WR_n                                                                 ; 74164:inst37|3                                                                                     ; Microcomputer:inst|cpuClock                                                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.610      ; 4.619      ;
; -0.928 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.034     ; 1.606      ;
; -0.908 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.034     ; 1.596      ;
; -0.787 ; FPGA_IN_CDSB-                                                                                     ; 74164:inst37|3                                                                                     ; FPGA_IN_CDSB-                                                                                    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 3.867      ; 5.595      ;
; -0.452 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.034     ; 1.640      ;
; -0.435 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.034     ; 1.613      ;
; 6.447  ; 74165:inst103|93                                                                                  ; 74165:inst103|98                                                                                   ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.265     ; 3.279      ;
; 8.654  ; 74165:inst103|79                                                                                  ; 74165:inst103|84                                                                                   ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.248     ; 1.089      ;
; 8.703  ; 74165:inst103|84                                                                                  ; 74165:inst103|93                                                                                   ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.248     ; 1.040      ;
; 8.863  ; 74165:inst103|70                                                                                  ; 74165:inst103|79                                                                                   ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.248     ; 0.880      ;
; 14.758 ; 74373:inst115|17                                                                                  ; 74164:inst37|3                                                                                     ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.708      ; 6.941      ;
; 15.026 ; 74373:inst59|13                                                                                   ; 74164:inst37|3                                                                                     ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.362      ; 6.327      ;
; 15.043 ; 74373:inst115|12                                                                                  ; 74164:inst37|3                                                                                     ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.206      ; 6.154      ;
; 15.173 ; 74373:inst115|19                                                                                  ; 74164:inst37|3                                                                                     ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.452      ; 6.270      ;
; 15.252 ; 74373:inst59|14                                                                                   ; 74164:inst37|3                                                                                     ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.365      ; 6.104      ;
; 15.502 ; 74373:inst115|14                                                                                  ; 74164:inst37|3                                                                                     ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.202      ; 5.691      ;
; 15.540 ; 74373:inst115|15                                                                                  ; 74164:inst37|3                                                                                     ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.597      ; 6.048      ;
; 15.582 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[1] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[20] ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.252     ; 4.157      ;
; 15.683 ; 74373:inst115|16                                                                                  ; 74164:inst37|3                                                                                     ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.595      ; 5.903      ;
; 15.728 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[1] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[18] ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.252     ; 4.011      ;
; 15.744 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[1] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[19] ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.252     ; 3.995      ;
; 15.753 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[3] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[20] ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.252     ; 3.986      ;
; 15.791 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[0] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[19] ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.252     ; 3.948      ;
; 15.803 ; Microcomputer:inst|cpuClkCount[2]                                                                 ; Microcomputer:inst|cpuClock                                                                        ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.283     ; 3.905      ;
; 15.821 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[0] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[20] ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.252     ; 3.918      ;
; 15.874 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[1] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.252     ; 3.865      ;
; 15.884 ; Microcomputer:inst|cpuClkCount[4]                                                                 ; Microcomputer:inst|cpuClock                                                                        ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.283     ; 3.824      ;
; 15.890 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[1] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[17] ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.252     ; 3.849      ;
; 15.899 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[3] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[18] ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.252     ; 3.840      ;
; 15.909 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[2] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[19] ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.252     ; 3.830      ;
; 15.920 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[3] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[19] ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.252     ; 3.819      ;
; 15.937 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[0] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[17] ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.252     ; 3.802      ;
; 15.939 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[2] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[20] ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.252     ; 3.800      ;
; 15.967 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[0] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[18] ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.252     ; 3.772      ;
; 16.020 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[1] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[14] ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.252     ; 3.719      ;
; 16.035 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[7] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[20] ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.252     ; 3.704      ;
; 16.036 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[1] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[15] ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.252     ; 3.703      ;
; 16.045 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[3] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.252     ; 3.694      ;
; 16.055 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[2] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[17] ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.252     ; 3.684      ;
; 16.066 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[3] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[17] ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.252     ; 3.673      ;
; 16.068 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[19] ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.252     ; 3.671      ;
; 16.068 ; 74373:inst115|18                                                                                  ; 74164:inst37|3                                                                                     ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.598      ; 5.521      ;
; 16.083 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[5] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[20] ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.252     ; 3.656      ;
+--------+---------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]'                                                                                                                                                                                                        ;
+--------+----------------------------------------+----------------------------------------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                              ; To Node                                ; Launch Clock                                                                                    ; Latch Clock                                                                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------+----------------------------------------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -5.217 ; spi_16bit_master:inst347|count[28]     ; spi_16bit_master:inst347|rx_data[6]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.090     ; 6.128      ;
; -5.217 ; spi_16bit_master:inst347|count[28]     ; spi_16bit_master:inst347|rx_data[4]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.090     ; 6.128      ;
; -5.025 ; spi_16bit_master:inst347|count[30]     ; spi_16bit_master:inst347|rx_data[6]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.090     ; 5.936      ;
; -5.025 ; spi_16bit_master:inst347|count[30]     ; spi_16bit_master:inst347|rx_data[4]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.090     ; 5.936      ;
; -5.015 ; spi_16bit_master:inst347|count[22]     ; spi_16bit_master:inst347|rx_data[6]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.090     ; 5.926      ;
; -5.015 ; spi_16bit_master:inst347|count[22]     ; spi_16bit_master:inst347|rx_data[4]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.090     ; 5.926      ;
; -5.004 ; spi_16bit_master:inst347|count[23]     ; spi_16bit_master:inst347|rx_data[6]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.090     ; 5.915      ;
; -5.004 ; spi_16bit_master:inst347|count[23]     ; spi_16bit_master:inst347|rx_data[4]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.090     ; 5.915      ;
; -4.998 ; spi_16bit_master:inst347|count[25]     ; spi_16bit_master:inst347|rx_data[6]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.090     ; 5.909      ;
; -4.998 ; spi_16bit_master:inst347|count[25]     ; spi_16bit_master:inst347|rx_data[4]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.090     ; 5.909      ;
; -4.965 ; spi_16bit_master:inst347|count[18]     ; spi_16bit_master:inst347|rx_data[6]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.090     ; 5.876      ;
; -4.965 ; spi_16bit_master:inst347|count[18]     ; spi_16bit_master:inst347|rx_data[4]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.090     ; 5.876      ;
; -4.889 ; spi_16bit_master:inst347|count[12]     ; spi_16bit_master:inst347|rx_data[6]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.090     ; 5.800      ;
; -4.889 ; spi_16bit_master:inst347|count[12]     ; spi_16bit_master:inst347|rx_data[4]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.090     ; 5.800      ;
; -4.857 ; spi_16bit_master:inst347|count[10]     ; spi_16bit_master:inst347|rx_data[6]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.090     ; 5.768      ;
; -4.857 ; spi_16bit_master:inst347|count[10]     ; spi_16bit_master:inst347|rx_data[4]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.090     ; 5.768      ;
; -4.835 ; spi_16bit_master:inst347|count[26]     ; spi_16bit_master:inst347|rx_data[6]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.090     ; 5.746      ;
; -4.835 ; spi_16bit_master:inst347|count[26]     ; spi_16bit_master:inst347|rx_data[4]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.090     ; 5.746      ;
; -4.828 ; spi_16bit_master:inst347|count[31]     ; spi_16bit_master:inst347|rx_data[6]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.090     ; 5.739      ;
; -4.828 ; spi_16bit_master:inst347|count[31]     ; spi_16bit_master:inst347|rx_data[4]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.090     ; 5.739      ;
; -4.822 ; spi_16bit_master:inst347|count[28]     ; spi_16bit_master:inst347|tx_buffer[3]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.086     ; 5.737      ;
; -4.822 ; spi_16bit_master:inst347|count[28]     ; spi_16bit_master:inst347|tx_buffer[2]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.086     ; 5.737      ;
; -4.822 ; spi_16bit_master:inst347|count[28]     ; spi_16bit_master:inst347|tx_buffer[1]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.086     ; 5.737      ;
; -4.822 ; spi_16bit_master:inst347|count[28]     ; spi_16bit_master:inst347|tx_buffer[0]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.086     ; 5.737      ;
; -4.808 ; spi_16bit_master:inst347|count[28]     ; spi_16bit_master:inst347|rx_data[7]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.083     ; 5.726      ;
; -4.808 ; spi_16bit_master:inst347|count[28]     ; spi_16bit_master:inst347|rx_data[5]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.083     ; 5.726      ;
; -4.808 ; spi_16bit_master:inst347|count[28]     ; spi_16bit_master:inst347|rx_data[2]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.083     ; 5.726      ;
; -4.808 ; spi_16bit_master:inst347|count[28]     ; spi_16bit_master:inst347|rx_data[1]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.083     ; 5.726      ;
; -4.808 ; spi_16bit_master:inst347|count[28]     ; spi_16bit_master:inst347|rx_data[0]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.083     ; 5.726      ;
; -4.806 ; spi_16bit_master:inst347|count[28]     ; spi_16bit_master:inst347|tx_buffer[11] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.087     ; 5.720      ;
; -4.806 ; spi_16bit_master:inst347|count[28]     ; spi_16bit_master:inst347|tx_buffer[10] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.087     ; 5.720      ;
; -4.806 ; spi_16bit_master:inst347|count[28]     ; spi_16bit_master:inst347|tx_buffer[9]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.087     ; 5.720      ;
; -4.806 ; spi_16bit_master:inst347|count[28]     ; spi_16bit_master:inst347|tx_buffer[8]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.087     ; 5.720      ;
; -4.806 ; spi_16bit_master:inst347|count[28]     ; spi_16bit_master:inst347|tx_buffer[7]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.087     ; 5.720      ;
; -4.806 ; spi_16bit_master:inst347|count[28]     ; spi_16bit_master:inst347|tx_buffer[6]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.087     ; 5.720      ;
; -4.806 ; spi_16bit_master:inst347|count[28]     ; spi_16bit_master:inst347|tx_buffer[5]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.087     ; 5.720      ;
; -4.806 ; spi_16bit_master:inst347|count[28]     ; spi_16bit_master:inst347|tx_buffer[4]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.087     ; 5.720      ;
; -4.805 ; spi_16bit_master:inst347|count[28]     ; spi_16bit_master:inst347|tx_buffer[15] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.088     ; 5.718      ;
; -4.805 ; spi_16bit_master:inst347|count[28]     ; spi_16bit_master:inst347|tx_buffer[14] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.088     ; 5.718      ;
; -4.805 ; spi_16bit_master:inst347|count[28]     ; spi_16bit_master:inst347|tx_buffer[13] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.088     ; 5.718      ;
; -4.805 ; spi_16bit_master:inst347|count[28]     ; spi_16bit_master:inst347|tx_buffer[12] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.088     ; 5.718      ;
; -4.803 ; spi_16bit_master:inst347|count[24]     ; spi_16bit_master:inst347|rx_data[6]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.090     ; 5.714      ;
; -4.803 ; spi_16bit_master:inst347|count[24]     ; spi_16bit_master:inst347|rx_data[4]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.090     ; 5.714      ;
; -4.797 ; spi_16bit_master:inst347|count[19]     ; spi_16bit_master:inst347|rx_data[6]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.090     ; 5.708      ;
; -4.797 ; spi_16bit_master:inst347|count[19]     ; spi_16bit_master:inst347|rx_data[4]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.090     ; 5.708      ;
; -4.781 ; spi_16bit_master:inst347|count[3]      ; spi_16bit_master:inst347|rx_data[6]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.090     ; 5.692      ;
; -4.781 ; spi_16bit_master:inst347|count[3]      ; spi_16bit_master:inst347|rx_data[4]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.090     ; 5.692      ;
; -4.771 ; spi_16bit_master:inst347|count[2]      ; spi_16bit_master:inst347|rx_data[6]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.090     ; 5.682      ;
; -4.771 ; spi_16bit_master:inst347|count[2]      ; spi_16bit_master:inst347|rx_data[4]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.090     ; 5.682      ;
; -4.723 ; spi_16bit_master:inst347|count[14]     ; spi_16bit_master:inst347|rx_data[6]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.090     ; 5.634      ;
; -4.723 ; spi_16bit_master:inst347|count[14]     ; spi_16bit_master:inst347|rx_data[4]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.090     ; 5.634      ;
; -4.715 ; spi_16bit_master:inst347|count[16]     ; spi_16bit_master:inst347|rx_data[6]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.090     ; 5.626      ;
; -4.715 ; spi_16bit_master:inst347|count[16]     ; spi_16bit_master:inst347|rx_data[4]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.090     ; 5.626      ;
; -4.710 ; spi_16bit_master:inst347|count[9]      ; spi_16bit_master:inst347|rx_data[6]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.090     ; 5.621      ;
; -4.710 ; spi_16bit_master:inst347|count[9]      ; spi_16bit_master:inst347|rx_data[4]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.090     ; 5.621      ;
; -4.679 ; spi_16bit_master:inst347|clk_ratio[31] ; spi_16bit_master:inst347|rx_data[6]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.085     ; 5.595      ;
; -4.679 ; spi_16bit_master:inst347|clk_ratio[31] ; spi_16bit_master:inst347|rx_data[4]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.085     ; 5.595      ;
; -4.671 ; spi_16bit_master:inst347|count[21]     ; spi_16bit_master:inst347|rx_data[6]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.090     ; 5.582      ;
; -4.671 ; spi_16bit_master:inst347|count[21]     ; spi_16bit_master:inst347|rx_data[4]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.090     ; 5.582      ;
; -4.637 ; spi_16bit_master:inst347|count[27]     ; spi_16bit_master:inst347|rx_data[6]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.090     ; 5.548      ;
; -4.637 ; spi_16bit_master:inst347|count[27]     ; spi_16bit_master:inst347|rx_data[4]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.090     ; 5.548      ;
; -4.630 ; spi_16bit_master:inst347|count[30]     ; spi_16bit_master:inst347|tx_buffer[3]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.086     ; 5.545      ;
; -4.630 ; spi_16bit_master:inst347|count[30]     ; spi_16bit_master:inst347|tx_buffer[2]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.086     ; 5.545      ;
; -4.630 ; spi_16bit_master:inst347|count[30]     ; spi_16bit_master:inst347|tx_buffer[1]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.086     ; 5.545      ;
; -4.630 ; spi_16bit_master:inst347|count[30]     ; spi_16bit_master:inst347|tx_buffer[0]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.086     ; 5.545      ;
; -4.620 ; spi_16bit_master:inst347|count[22]     ; spi_16bit_master:inst347|tx_buffer[3]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.086     ; 5.535      ;
; -4.620 ; spi_16bit_master:inst347|count[22]     ; spi_16bit_master:inst347|tx_buffer[2]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.086     ; 5.535      ;
; -4.620 ; spi_16bit_master:inst347|count[22]     ; spi_16bit_master:inst347|tx_buffer[1]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.086     ; 5.535      ;
; -4.620 ; spi_16bit_master:inst347|count[22]     ; spi_16bit_master:inst347|tx_buffer[0]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.086     ; 5.535      ;
; -4.616 ; spi_16bit_master:inst347|count[30]     ; spi_16bit_master:inst347|rx_data[7]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.083     ; 5.534      ;
; -4.616 ; spi_16bit_master:inst347|count[30]     ; spi_16bit_master:inst347|rx_data[5]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.083     ; 5.534      ;
; -4.616 ; spi_16bit_master:inst347|count[30]     ; spi_16bit_master:inst347|rx_data[2]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.083     ; 5.534      ;
; -4.616 ; spi_16bit_master:inst347|count[30]     ; spi_16bit_master:inst347|rx_data[1]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.083     ; 5.534      ;
; -4.616 ; spi_16bit_master:inst347|count[30]     ; spi_16bit_master:inst347|rx_data[0]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.083     ; 5.534      ;
; -4.614 ; spi_16bit_master:inst347|count[30]     ; spi_16bit_master:inst347|tx_buffer[11] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.087     ; 5.528      ;
; -4.614 ; spi_16bit_master:inst347|count[30]     ; spi_16bit_master:inst347|tx_buffer[10] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.087     ; 5.528      ;
; -4.614 ; spi_16bit_master:inst347|count[30]     ; spi_16bit_master:inst347|tx_buffer[9]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.087     ; 5.528      ;
; -4.614 ; spi_16bit_master:inst347|count[30]     ; spi_16bit_master:inst347|tx_buffer[8]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.087     ; 5.528      ;
; -4.614 ; spi_16bit_master:inst347|count[30]     ; spi_16bit_master:inst347|tx_buffer[7]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.087     ; 5.528      ;
; -4.614 ; spi_16bit_master:inst347|count[30]     ; spi_16bit_master:inst347|tx_buffer[6]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.087     ; 5.528      ;
; -4.614 ; spi_16bit_master:inst347|count[30]     ; spi_16bit_master:inst347|tx_buffer[5]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.087     ; 5.528      ;
; -4.614 ; spi_16bit_master:inst347|count[30]     ; spi_16bit_master:inst347|tx_buffer[4]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.087     ; 5.528      ;
; -4.613 ; spi_16bit_master:inst347|count[30]     ; spi_16bit_master:inst347|tx_buffer[15] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.088     ; 5.526      ;
; -4.613 ; spi_16bit_master:inst347|count[30]     ; spi_16bit_master:inst347|tx_buffer[14] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.088     ; 5.526      ;
; -4.613 ; spi_16bit_master:inst347|count[30]     ; spi_16bit_master:inst347|tx_buffer[13] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.088     ; 5.526      ;
; -4.613 ; spi_16bit_master:inst347|count[30]     ; spi_16bit_master:inst347|tx_buffer[12] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.088     ; 5.526      ;
; -4.609 ; spi_16bit_master:inst347|count[23]     ; spi_16bit_master:inst347|tx_buffer[3]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.086     ; 5.524      ;
; -4.609 ; spi_16bit_master:inst347|count[23]     ; spi_16bit_master:inst347|tx_buffer[2]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.086     ; 5.524      ;
; -4.609 ; spi_16bit_master:inst347|count[23]     ; spi_16bit_master:inst347|tx_buffer[1]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.086     ; 5.524      ;
; -4.609 ; spi_16bit_master:inst347|count[23]     ; spi_16bit_master:inst347|tx_buffer[0]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.086     ; 5.524      ;
; -4.606 ; spi_16bit_master:inst347|count[22]     ; spi_16bit_master:inst347|rx_data[7]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.083     ; 5.524      ;
; -4.606 ; spi_16bit_master:inst347|count[22]     ; spi_16bit_master:inst347|rx_data[5]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.083     ; 5.524      ;
; -4.606 ; spi_16bit_master:inst347|count[22]     ; spi_16bit_master:inst347|rx_data[2]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.083     ; 5.524      ;
; -4.606 ; spi_16bit_master:inst347|count[22]     ; spi_16bit_master:inst347|rx_data[1]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.083     ; 5.524      ;
; -4.606 ; spi_16bit_master:inst347|count[22]     ; spi_16bit_master:inst347|rx_data[0]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.083     ; 5.524      ;
; -4.604 ; spi_16bit_master:inst347|count[22]     ; spi_16bit_master:inst347|tx_buffer[11] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.087     ; 5.518      ;
; -4.604 ; spi_16bit_master:inst347|count[22]     ; spi_16bit_master:inst347|tx_buffer[10] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.087     ; 5.518      ;
; -4.604 ; spi_16bit_master:inst347|count[22]     ; spi_16bit_master:inst347|tx_buffer[9]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.087     ; 5.518      ;
; -4.604 ; spi_16bit_master:inst347|count[22]     ; spi_16bit_master:inst347|tx_buffer[8]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.087     ; 5.518      ;
; -4.604 ; spi_16bit_master:inst347|count[22]     ; spi_16bit_master:inst347|tx_buffer[7]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.087     ; 5.518      ;
+--------+----------------------------------------+----------------------------------------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLK_50'                                                                                                                                                                                                                                                                       ;
+--------+-----------------------------------------------------------------------+------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                             ; To Node                                                                ; Launch Clock                                                                               ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------+------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -4.537 ; inst158[6]                                                            ; uart:inst8|tx_data[6]                                                  ; FPGA_IN_SDSB-                                                                              ; CLK_50      ; 0.500        ; -3.083     ; 1.945      ;
; -4.392 ; inst158[5]                                                            ; uart:inst8|tx_data[5]                                                  ; FPGA_IN_SDSB-                                                                              ; CLK_50      ; 0.500        ; -3.140     ; 1.743      ;
; -4.336 ; inst158[4]                                                            ; uart:inst8|tx_data[4]                                                  ; FPGA_IN_SDSB-                                                                              ; CLK_50      ; 0.500        ; -3.090     ; 1.737      ;
; -4.325 ; inst158[7]                                                            ; uart:inst8|tx_data[7]                                                  ; FPGA_IN_SDSB-                                                                              ; CLK_50      ; 0.500        ; -3.093     ; 1.723      ;
; -4.159 ; inst158[1]                                                            ; uart:inst8|tx_data[1]                                                  ; FPGA_IN_SDSB-                                                                              ; CLK_50      ; 0.500        ; -3.512     ; 1.138      ;
; -4.104 ; inst158[2]                                                            ; uart:inst8|tx_data[2]                                                  ; FPGA_IN_SDSB-                                                                              ; CLK_50      ; 0.500        ; -3.515     ; 1.080      ;
; -3.563 ; inst158[3]                                                            ; uart:inst8|tx_data[3]                                                  ; FPGA_IN_SDSB-                                                                              ; CLK_50      ; 0.500        ; -2.290     ; 1.764      ;
; -3.397 ; inst158[0]                                                            ; uart:inst8|tx_data[0]                                                  ; FPGA_IN_SDSB-                                                                              ; CLK_50      ; 0.500        ; -3.364     ; 0.524      ;
; -3.295 ; FPGA_IN_SDSB-                                                         ; uart:inst8|my_recv_state                                               ; FPGA_IN_SDSB-                                                                              ; CLK_50      ; 0.500        ; 2.516      ; 6.302      ;
; -3.046 ; inst158[6]                                                            ; uart:inst8|tx_data[6]                                                  ; FPGA_IN_CDSB-                                                                              ; CLK_50      ; 0.500        ; -1.582     ; 1.945      ;
; -2.901 ; inst158[5]                                                            ; uart:inst8|tx_data[5]                                                  ; FPGA_IN_CDSB-                                                                              ; CLK_50      ; 0.500        ; -1.639     ; 1.743      ;
; -2.868 ; FPGA_IN_SDSB-                                                         ; uart:inst8|my_recv_state                                               ; FPGA_IN_SDSB-                                                                              ; CLK_50      ; 1.000        ; 2.516      ; 6.375      ;
; -2.845 ; inst158[4]                                                            ; uart:inst8|tx_data[4]                                                  ; FPGA_IN_CDSB-                                                                              ; CLK_50      ; 0.500        ; -1.589     ; 1.737      ;
; -2.834 ; inst158[7]                                                            ; uart:inst8|tx_data[7]                                                  ; FPGA_IN_CDSB-                                                                              ; CLK_50      ; 0.500        ; -1.592     ; 1.723      ;
; -2.668 ; inst158[1]                                                            ; uart:inst8|tx_data[1]                                                  ; FPGA_IN_CDSB-                                                                              ; CLK_50      ; 0.500        ; -2.011     ; 1.138      ;
; -2.665 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[8] ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_code[7]  ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; 0.635      ; 3.801      ;
; -2.665 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[8] ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_code[2]  ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; 0.635      ; 3.801      ;
; -2.665 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[8] ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_code[5]  ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; 0.635      ; 3.801      ;
; -2.650 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[9] ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_code[7]  ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; 0.635      ; 3.786      ;
; -2.650 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[9] ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_code[2]  ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; 0.635      ; 3.786      ;
; -2.650 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[9] ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_code[5]  ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; 0.635      ; 3.786      ;
; -2.620 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[8] ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_code_new ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; 0.635      ; 3.756      ;
; -2.613 ; inst158[2]                                                            ; uart:inst8|tx_data[2]                                                  ; FPGA_IN_CDSB-                                                                              ; CLK_50      ; 0.500        ; -2.014     ; 1.080      ;
; -2.605 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[9] ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_code_new ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; 0.635      ; 3.741      ;
; -2.509 ; FPGA_IN_CDSB-                                                         ; uart:inst8|my_recv_state                                               ; FPGA_IN_CDSB-                                                                              ; CLK_50      ; 0.500        ; 2.516      ; 5.506      ;
; -2.482 ; FPGA_IN_BOARD_RESET-                                                  ; uart:inst8|tx_bits_remaining[2]                                        ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 0.500        ; 2.516      ; 5.489      ;
; -2.477 ; FPGA_IN_BOARD_RESET-                                                  ; uart:inst8|tx_bits_remaining[1]                                        ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 0.500        ; 2.516      ; 5.484      ;
; -2.457 ; FPGA_IN_BOARD_RESET-                                                  ; uart:inst8|tx_bits_remaining[3]                                        ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 0.500        ; 2.516      ; 5.464      ;
; -2.457 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[8] ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_code[4]  ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; 0.635      ; 3.593      ;
; -2.457 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[8] ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_code[3]  ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; 0.635      ; 3.593      ;
; -2.457 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[8] ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_code[1]  ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; 0.635      ; 3.593      ;
; -2.457 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[8] ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_code[6]  ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; 0.635      ; 3.593      ;
; -2.457 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[8] ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_code[0]  ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; 0.635      ; 3.593      ;
; -2.445 ; FPGA_IN_BOARD_RESET-                                                  ; uart:inst8|rx_countdown[3]                                             ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 0.500        ; 2.517      ; 5.453      ;
; -2.432 ; FPGA_IN_BOARD_RESET-                                                  ; uart:inst8|tx_bits_remaining[0]                                        ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 0.500        ; 2.521      ; 5.444      ;
; -2.430 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[9] ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_code[4]  ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; 0.635      ; 3.566      ;
; -2.430 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[9] ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_code[3]  ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; 0.635      ; 3.566      ;
; -2.430 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[9] ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_code[1]  ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; 0.635      ; 3.566      ;
; -2.430 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[9] ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_code[6]  ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; 0.635      ; 3.566      ;
; -2.430 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[9] ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_code[0]  ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; 0.635      ; 3.566      ;
; -2.380 ; FPGA_IN_BOARD_RESET-                                                  ; uart:inst8|recv_state.RX_READ_BITS                                     ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 0.500        ; 2.517      ; 5.388      ;
; -2.371 ; FPGA_IN_BOARD_RESET-                                                  ; uart:inst8|rx_countdown[5]                                             ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 0.500        ; 2.517      ; 5.379      ;
; -2.368 ; FPGA_IN_BOARD_RESET-                                                  ; uart:inst8|rx_countdown[4]                                             ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 0.500        ; 2.517      ; 5.376      ;
; -2.329 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[3] ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_code[7]  ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; 0.635      ; 3.465      ;
; -2.329 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[3] ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_code[2]  ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; 0.635      ; 3.465      ;
; -2.329 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[3] ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_code[5]  ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; 0.635      ; 3.465      ;
; -2.323 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[6] ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_code[7]  ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; 0.635      ; 3.459      ;
; -2.323 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[6] ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_code[2]  ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; 0.635      ; 3.459      ;
; -2.323 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[6] ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_code[5]  ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; 0.635      ; 3.459      ;
; -2.314 ; FPGA_IN_BOARD_RESET-                                                  ; uart:inst8|tx_state.TX_DELAY_RESTART                                   ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 0.500        ; 2.516      ; 5.321      ;
; -2.294 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[4] ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_code[7]  ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; 0.635      ; 3.430      ;
; -2.294 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[4] ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_code[2]  ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; 0.635      ; 3.430      ;
; -2.294 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[4] ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_code[5]  ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; 0.635      ; 3.430      ;
; -2.288 ; FPGA_IN_BOARD_RESET-                                                  ; uart:inst8|tx_data[0]                                                  ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 0.500        ; 2.521      ; 5.300      ;
; -2.284 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[3] ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_code_new ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; 0.635      ; 3.420      ;
; -2.278 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[6] ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_code_new ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; 0.635      ; 3.414      ;
; -2.268 ; FPGA_IN_BOARD_RESET-                                                  ; uart:inst8|rx_countdown[0]                                             ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 0.500        ; 2.517      ; 5.276      ;
; -2.260 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[5] ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_code[7]  ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; 0.635      ; 3.396      ;
; -2.260 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[5] ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_code[2]  ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; 0.635      ; 3.396      ;
; -2.260 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[5] ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_code[5]  ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; 0.635      ; 3.396      ;
; -2.249 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[4] ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_code_new ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; 0.635      ; 3.385      ;
; -2.215 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[5] ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_code_new ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; 0.635      ; 3.351      ;
; -2.148 ; FPGA_IN_BOARD_RESET-                                                  ; uart:inst8|tx_countdown[3]                                             ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 0.500        ; 2.516      ; 5.155      ;
; -2.144 ; FPGA_IN_BOARD_RESET-                                                  ; uart:inst8|rx_bits_remaining[2]                                        ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 0.500        ; 2.517      ; 5.152      ;
; -2.115 ; FPGA_IN_BOARD_RESET-                                                  ; uart:inst8|tx_clk_divider[6]                                           ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 0.500        ; 2.512      ; 5.118      ;
; -2.113 ; FPGA_IN_BOARD_RESET-                                                  ; uart:inst8|tx_clk_divider[3]                                           ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 0.500        ; 2.512      ; 5.116      ;
; -2.111 ; FPGA_IN_BOARD_RESET-                                                  ; uart:inst8|tx_data[7]                                                  ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 0.500        ; 2.516      ; 5.118      ;
; -2.111 ; FPGA_IN_BOARD_RESET-                                                  ; uart:inst8|tx_clk_divider[5]                                           ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 0.500        ; 2.512      ; 5.114      ;
; -2.109 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[3] ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_code[4]  ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; 0.635      ; 3.245      ;
; -2.109 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[3] ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_code[3]  ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; 0.635      ; 3.245      ;
; -2.109 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[3] ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_code[1]  ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; 0.635      ; 3.245      ;
; -2.109 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[3] ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_code[6]  ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; 0.635      ; 3.245      ;
; -2.109 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[3] ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_code[0]  ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; 0.635      ; 3.245      ;
; -2.108 ; FPGA_IN_BOARD_RESET-                                                  ; uart:inst8|tx_countdown[2]                                             ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 0.500        ; 2.516      ; 5.115      ;
; -2.106 ; FPGA_IN_BOARD_RESET-                                                  ; uart:inst8|tx_clk_divider[7]                                           ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 0.500        ; 2.512      ; 5.109      ;
; -2.106 ; FPGA_IN_BOARD_RESET-                                                  ; uart:inst8|tx_clk_divider[9]                                           ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 0.500        ; 2.512      ; 5.109      ;
; -2.103 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[6] ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_code[4]  ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; 0.635      ; 3.239      ;
; -2.103 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[6] ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_code[3]  ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; 0.635      ; 3.239      ;
; -2.103 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[6] ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_code[1]  ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; 0.635      ; 3.239      ;
; -2.103 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[6] ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_code[6]  ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; 0.635      ; 3.239      ;
; -2.103 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[6] ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_code[0]  ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; 0.635      ; 3.239      ;
; -2.074 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[4] ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_code[4]  ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; 0.635      ; 3.210      ;
; -2.074 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[4] ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_code[3]  ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; 0.635      ; 3.210      ;
; -2.074 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[4] ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_code[1]  ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; 0.635      ; 3.210      ;
; -2.074 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[4] ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_code[6]  ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; 0.635      ; 3.210      ;
; -2.074 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[4] ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_code[0]  ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; 0.635      ; 3.210      ;
; -2.072 ; inst158[3]                                                            ; uart:inst8|tx_data[3]                                                  ; FPGA_IN_CDSB-                                                                              ; CLK_50      ; 0.500        ; -0.789     ; 1.764      ;
; -2.043 ; FPGA_IN_BOARD_RESET-                                                  ; uart:inst8|recv_state.RX_READ_BITS                                     ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 1.000        ; 2.517      ; 5.551      ;
; -2.040 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[5] ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_code[4]  ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; 0.635      ; 3.176      ;
; -2.040 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[5] ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_code[3]  ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; 0.635      ; 3.176      ;
; -2.040 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[5] ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_code[1]  ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; 0.635      ; 3.176      ;
; -2.040 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[5] ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_code[6]  ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; 0.635      ; 3.176      ;
; -2.040 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[5] ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_code[0]  ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; 0.635      ; 3.176      ;
; -2.034 ; FPGA_IN_BOARD_RESET-                                                  ; uart:inst8|rx_countdown[1]                                             ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 0.500        ; 2.515      ; 5.040      ;
; -2.032 ; FPGA_IN_BOARD_RESET-                                                  ; uart:inst8|rx_countdown[2]                                             ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 0.500        ; 2.517      ; 5.040      ;
; -2.029 ; FPGA_IN_BOARD_RESET-                                                  ; uart:inst8|tx_countdown[0]                                             ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 0.500        ; 2.521      ; 5.041      ;
; -2.029 ; FPGA_IN_BOARD_RESET-                                                  ; uart:inst8|tx_countdown[1]                                             ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 0.500        ; 2.521      ; 5.041      ;
; -2.029 ; FPGA_IN_BOARD_RESET-                                                  ; uart:inst8|tx_countdown[5]                                             ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 0.500        ; 2.521      ; 5.041      ;
; -2.028 ; FPGA_IN_BOARD_RESET-                                                  ; uart:inst8|tx_out                                                      ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 0.500        ; 2.516      ; 5.035      ;
; -2.024 ; FPGA_IN_BOARD_RESET-                                                  ; uart:inst8|tx_countdown[4]                                             ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 0.500        ; 2.521      ; 5.036      ;
+--------+-----------------------------------------------------------------------+------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'inst4|altpll_component|auto_generated|pll1|clk[1]'                                                                                                    ;
+--------+----------------------+---------------------------------+----------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node            ; To Node                         ; Launch Clock         ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------+---------------------------------+----------------------+---------------------------------------------------+--------------+------------+------------+
; -3.815 ; inst502              ; spi_master:inst490|tx_buffer[0] ; FPGA_IN_SDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -2.906     ; 1.350      ;
; -3.699 ; inst468              ; inst506                         ; FPGA_IN_SDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -3.062     ; 1.078      ;
; -3.537 ; inst502              ; spi_master:inst490|tx_buffer[0] ; FPGA_IN_SDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -3.128     ; 1.350      ;
; -3.515 ; inst499              ; spi_master:inst490|tx_buffer[3] ; FPGA_IN_SDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -2.621     ; 1.335      ;
; -3.450 ; inst495              ; spi_master:inst490|tx_buffer[7] ; FPGA_IN_SDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -3.367     ; 0.524      ;
; -3.444 ; inst512              ; inst517                         ; FPGA_IN_SDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -2.793     ; 1.092      ;
; -3.437 ; inst501              ; spi_master:inst490|tx_buffer[1] ; FPGA_IN_SDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -2.620     ; 1.258      ;
; -3.340 ; inst498              ; spi_master:inst490|tx_buffer[4] ; FPGA_IN_SDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -3.254     ; 0.527      ;
; -3.338 ; inst497              ; spi_master:inst490|tx_buffer[5] ; FPGA_IN_SDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -3.255     ; 0.524      ;
; -3.337 ; inst496              ; spi_master:inst490|tx_buffer[6] ; FPGA_IN_SDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -3.254     ; 0.524      ;
; -3.259 ; inst500              ; spi_master:inst490|tx_buffer[2] ; FPGA_IN_SDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -3.176     ; 0.524      ;
; -3.237 ; inst499              ; spi_master:inst490|tx_buffer[3] ; FPGA_IN_SDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.843     ; 1.335      ;
; -3.172 ; inst495              ; spi_master:inst490|tx_buffer[7] ; FPGA_IN_SDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -3.589     ; 0.524      ;
; -3.159 ; inst501              ; spi_master:inst490|tx_buffer[1] ; FPGA_IN_SDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.842     ; 1.258      ;
; -3.062 ; inst498              ; spi_master:inst490|tx_buffer[4] ; FPGA_IN_SDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -3.476     ; 0.527      ;
; -3.060 ; inst497              ; spi_master:inst490|tx_buffer[5] ; FPGA_IN_SDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -3.477     ; 0.524      ;
; -3.059 ; inst496              ; spi_master:inst490|tx_buffer[6] ; FPGA_IN_SDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -3.476     ; 0.524      ;
; -2.981 ; inst500              ; spi_master:inst490|tx_buffer[2] ; FPGA_IN_SDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -3.398     ; 0.524      ;
; -2.754 ; inst468              ; inst506                         ; FPGA_IN_SDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.617     ; 1.078      ;
; -2.499 ; inst512              ; inst517                         ; FPGA_IN_SDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.348     ; 1.092      ;
; -1.736 ; inst502              ; spi_master:inst490|tx_buffer[0] ; FPGA_IN_CDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -0.827     ; 1.350      ;
; -1.436 ; inst499              ; spi_master:inst490|tx_buffer[3] ; FPGA_IN_CDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -0.542     ; 1.335      ;
; -1.371 ; inst495              ; spi_master:inst490|tx_buffer[7] ; FPGA_IN_CDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -1.288     ; 0.524      ;
; -1.358 ; inst501              ; spi_master:inst490|tx_buffer[1] ; FPGA_IN_CDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -0.541     ; 1.258      ;
; -1.261 ; inst498              ; spi_master:inst490|tx_buffer[4] ; FPGA_IN_CDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -1.175     ; 0.527      ;
; -1.259 ; inst497              ; spi_master:inst490|tx_buffer[5] ; FPGA_IN_CDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -1.176     ; 0.524      ;
; -1.258 ; inst496              ; spi_master:inst490|tx_buffer[6] ; FPGA_IN_CDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -1.175     ; 0.524      ;
; -1.180 ; inst500              ; spi_master:inst490|tx_buffer[2] ; FPGA_IN_CDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -1.097     ; 0.524      ;
; -1.060 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[26]    ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 3.592      ; 5.093      ;
; -1.056 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[1]     ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 3.592      ; 5.089      ;
; -1.056 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[2]     ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 3.592      ; 5.089      ;
; -1.056 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[3]     ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 3.592      ; 5.089      ;
; -1.056 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[4]     ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 3.592      ; 5.089      ;
; -1.056 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[5]     ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 3.592      ; 5.089      ;
; -1.056 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[6]     ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 3.592      ; 5.089      ;
; -1.056 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[7]     ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 3.592      ; 5.089      ;
; -1.056 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[9]     ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 3.592      ; 5.089      ;
; -1.056 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[10]    ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 3.592      ; 5.089      ;
; -1.056 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[11]    ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 3.592      ; 5.089      ;
; -1.056 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[12]    ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 3.592      ; 5.089      ;
; -1.056 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[13]    ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 3.592      ; 5.089      ;
; -1.056 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[14]    ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 3.592      ; 5.089      ;
; -1.056 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[15]    ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 3.592      ; 5.089      ;
; -1.055 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[8]     ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 3.592      ; 5.088      ;
; -1.043 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[23]    ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 3.591      ; 5.075      ;
; -1.024 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[29]    ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 3.592      ; 5.057      ;
; -1.024 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[0]     ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 3.592      ; 5.057      ;
; -1.024 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[16]    ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 3.592      ; 5.057      ;
; -1.024 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[17]    ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 3.592      ; 5.057      ;
; -1.024 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[18]    ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 3.592      ; 5.057      ;
; -1.024 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[19]    ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 3.592      ; 5.057      ;
; -1.024 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[20]    ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 3.592      ; 5.057      ;
; -1.024 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[21]    ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 3.592      ; 5.057      ;
; -1.024 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[22]    ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 3.592      ; 5.057      ;
; -1.024 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[24]    ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 3.592      ; 5.057      ;
; -1.024 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[25]    ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 3.592      ; 5.057      ;
; -1.024 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[27]    ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 3.592      ; 5.057      ;
; -1.024 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[28]    ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 3.592      ; 5.057      ;
; -1.024 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[31]    ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 3.592      ; 5.057      ;
; -1.024 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[30]    ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 3.592      ; 5.057      ;
; -0.847 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[8]     ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 3.592      ; 5.380      ;
; -0.847 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[26]    ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 3.592      ; 5.380      ;
; -0.817 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[1]     ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 3.592      ; 5.350      ;
; -0.817 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[2]     ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 3.592      ; 5.350      ;
; -0.817 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[3]     ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 3.592      ; 5.350      ;
; -0.817 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[4]     ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 3.592      ; 5.350      ;
; -0.817 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[5]     ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 3.592      ; 5.350      ;
; -0.817 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[6]     ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 3.592      ; 5.350      ;
; -0.817 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[7]     ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 3.592      ; 5.350      ;
; -0.817 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[9]     ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 3.592      ; 5.350      ;
; -0.817 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[10]    ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 3.592      ; 5.350      ;
; -0.817 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[11]    ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 3.592      ; 5.350      ;
; -0.817 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[12]    ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 3.592      ; 5.350      ;
; -0.817 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[13]    ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 3.592      ; 5.350      ;
; -0.817 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[14]    ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 3.592      ; 5.350      ;
; -0.817 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[15]    ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 3.592      ; 5.350      ;
; -0.809 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[29]    ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 3.592      ; 5.342      ;
; -0.809 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[0]     ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 3.592      ; 5.342      ;
; -0.809 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[16]    ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 3.592      ; 5.342      ;
; -0.809 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[17]    ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 3.592      ; 5.342      ;
; -0.809 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[18]    ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 3.592      ; 5.342      ;
; -0.809 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[19]    ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 3.592      ; 5.342      ;
; -0.809 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[20]    ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 3.592      ; 5.342      ;
; -0.809 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[21]    ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 3.592      ; 5.342      ;
; -0.809 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[22]    ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 3.592      ; 5.342      ;
; -0.809 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[24]    ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 3.592      ; 5.342      ;
; -0.809 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[25]    ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 3.592      ; 5.342      ;
; -0.809 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[27]    ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 3.592      ; 5.342      ;
; -0.809 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[28]    ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 3.592      ; 5.342      ;
; -0.809 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[31]    ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 3.592      ; 5.342      ;
; -0.809 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[30]    ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 3.592      ; 5.342      ;
; -0.807 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[23]    ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 3.591      ; 5.339      ;
; -0.786 ; inst512              ; inst517                         ; FPGA_IN_CDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -0.135     ; 1.092      ;
; -0.707 ; inst468              ; inst506                         ; FPGA_IN_CDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -0.570     ; 1.078      ;
; -0.547 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|sclk         ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 3.587      ; 4.575      ;
; -0.463 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|assert_data  ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 3.586      ; 4.490      ;
; -0.413 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|tx_buffer[3] ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 3.580      ; 4.434      ;
; -0.413 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|tx_buffer[1] ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 3.580      ; 4.434      ;
; -0.413 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|tx_buffer[0] ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 3.580      ; 4.434      ;
; -0.407 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|tx_buffer[2] ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 3.579      ; 4.427      ;
+--------+----------------------+---------------------------------+----------------------+---------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'inst4|altpll_component|auto_generated|pll1|clk[2]'                                                                                                    ;
+--------+----------------------+---------------------------------+----------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node            ; To Node                         ; Launch Clock         ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------+---------------------------------+----------------------+---------------------------------------------------+--------------+------------+------------+
; -3.764 ; inst502              ; spi_master:inst490|tx_buffer[0] ; FPGA_IN_SDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.855     ; 1.350      ;
; -3.648 ; inst468              ; inst506                         ; FPGA_IN_SDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.011     ; 1.078      ;
; -3.486 ; inst502              ; spi_master:inst490|tx_buffer[0] ; FPGA_IN_SDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -3.077     ; 1.350      ;
; -3.464 ; inst499              ; spi_master:inst490|tx_buffer[3] ; FPGA_IN_SDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.570     ; 1.335      ;
; -3.399 ; inst495              ; spi_master:inst490|tx_buffer[7] ; FPGA_IN_SDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.316     ; 0.524      ;
; -3.393 ; inst512              ; inst517                         ; FPGA_IN_SDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.742     ; 1.092      ;
; -3.386 ; inst501              ; spi_master:inst490|tx_buffer[1] ; FPGA_IN_SDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.569     ; 1.258      ;
; -3.289 ; inst498              ; spi_master:inst490|tx_buffer[4] ; FPGA_IN_SDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.203     ; 0.527      ;
; -3.287 ; inst497              ; spi_master:inst490|tx_buffer[5] ; FPGA_IN_SDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.204     ; 0.524      ;
; -3.286 ; inst496              ; spi_master:inst490|tx_buffer[6] ; FPGA_IN_SDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.203     ; 0.524      ;
; -3.208 ; inst500              ; spi_master:inst490|tx_buffer[2] ; FPGA_IN_SDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.125     ; 0.524      ;
; -3.186 ; inst499              ; spi_master:inst490|tx_buffer[3] ; FPGA_IN_SDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.792     ; 1.335      ;
; -3.121 ; inst495              ; spi_master:inst490|tx_buffer[7] ; FPGA_IN_SDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -3.538     ; 0.524      ;
; -3.108 ; inst501              ; spi_master:inst490|tx_buffer[1] ; FPGA_IN_SDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.791     ; 1.258      ;
; -3.011 ; inst498              ; spi_master:inst490|tx_buffer[4] ; FPGA_IN_SDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -3.425     ; 0.527      ;
; -3.009 ; inst497              ; spi_master:inst490|tx_buffer[5] ; FPGA_IN_SDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -3.426     ; 0.524      ;
; -3.008 ; inst496              ; spi_master:inst490|tx_buffer[6] ; FPGA_IN_SDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -3.425     ; 0.524      ;
; -2.930 ; inst500              ; spi_master:inst490|tx_buffer[2] ; FPGA_IN_SDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -3.347     ; 0.524      ;
; -2.703 ; inst468              ; inst506                         ; FPGA_IN_SDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.566     ; 1.078      ;
; -2.448 ; inst512              ; inst517                         ; FPGA_IN_SDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.297     ; 1.092      ;
; -1.685 ; inst502              ; spi_master:inst490|tx_buffer[0] ; FPGA_IN_CDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -0.776     ; 1.350      ;
; -1.385 ; inst499              ; spi_master:inst490|tx_buffer[3] ; FPGA_IN_CDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -0.491     ; 1.335      ;
; -1.320 ; inst495              ; spi_master:inst490|tx_buffer[7] ; FPGA_IN_CDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -1.237     ; 0.524      ;
; -1.307 ; inst501              ; spi_master:inst490|tx_buffer[1] ; FPGA_IN_CDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -0.490     ; 1.258      ;
; -1.210 ; inst498              ; spi_master:inst490|tx_buffer[4] ; FPGA_IN_CDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -1.124     ; 0.527      ;
; -1.208 ; inst497              ; spi_master:inst490|tx_buffer[5] ; FPGA_IN_CDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -1.125     ; 0.524      ;
; -1.207 ; inst496              ; spi_master:inst490|tx_buffer[6] ; FPGA_IN_CDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -1.124     ; 0.524      ;
; -1.129 ; inst500              ; spi_master:inst490|tx_buffer[2] ; FPGA_IN_CDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -1.046     ; 0.524      ;
; -1.009 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[26]    ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 3.643      ; 5.093      ;
; -1.005 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[1]     ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 3.643      ; 5.089      ;
; -1.005 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[2]     ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 3.643      ; 5.089      ;
; -1.005 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[3]     ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 3.643      ; 5.089      ;
; -1.005 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[4]     ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 3.643      ; 5.089      ;
; -1.005 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[5]     ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 3.643      ; 5.089      ;
; -1.005 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[6]     ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 3.643      ; 5.089      ;
; -1.005 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[7]     ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 3.643      ; 5.089      ;
; -1.005 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[9]     ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 3.643      ; 5.089      ;
; -1.005 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[10]    ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 3.643      ; 5.089      ;
; -1.005 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[11]    ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 3.643      ; 5.089      ;
; -1.005 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[12]    ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 3.643      ; 5.089      ;
; -1.005 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[13]    ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 3.643      ; 5.089      ;
; -1.005 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[14]    ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 3.643      ; 5.089      ;
; -1.005 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[15]    ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 3.643      ; 5.089      ;
; -1.004 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[8]     ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 3.643      ; 5.088      ;
; -0.992 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[23]    ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 3.642      ; 5.075      ;
; -0.973 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[29]    ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 3.643      ; 5.057      ;
; -0.973 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[0]     ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 3.643      ; 5.057      ;
; -0.973 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[16]    ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 3.643      ; 5.057      ;
; -0.973 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[17]    ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 3.643      ; 5.057      ;
; -0.973 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[18]    ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 3.643      ; 5.057      ;
; -0.973 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[19]    ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 3.643      ; 5.057      ;
; -0.973 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[20]    ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 3.643      ; 5.057      ;
; -0.973 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[21]    ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 3.643      ; 5.057      ;
; -0.973 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[22]    ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 3.643      ; 5.057      ;
; -0.973 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[24]    ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 3.643      ; 5.057      ;
; -0.973 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[25]    ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 3.643      ; 5.057      ;
; -0.973 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[27]    ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 3.643      ; 5.057      ;
; -0.973 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[28]    ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 3.643      ; 5.057      ;
; -0.973 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[31]    ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 3.643      ; 5.057      ;
; -0.973 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[30]    ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 3.643      ; 5.057      ;
; -0.796 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[8]     ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 3.643      ; 5.380      ;
; -0.796 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[26]    ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 3.643      ; 5.380      ;
; -0.766 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[1]     ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 3.643      ; 5.350      ;
; -0.766 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[2]     ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 3.643      ; 5.350      ;
; -0.766 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[3]     ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 3.643      ; 5.350      ;
; -0.766 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[4]     ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 3.643      ; 5.350      ;
; -0.766 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[5]     ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 3.643      ; 5.350      ;
; -0.766 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[6]     ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 3.643      ; 5.350      ;
; -0.766 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[7]     ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 3.643      ; 5.350      ;
; -0.766 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[9]     ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 3.643      ; 5.350      ;
; -0.766 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[10]    ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 3.643      ; 5.350      ;
; -0.766 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[11]    ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 3.643      ; 5.350      ;
; -0.766 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[12]    ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 3.643      ; 5.350      ;
; -0.766 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[13]    ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 3.643      ; 5.350      ;
; -0.766 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[14]    ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 3.643      ; 5.350      ;
; -0.766 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[15]    ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 3.643      ; 5.350      ;
; -0.758 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[29]    ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 3.643      ; 5.342      ;
; -0.758 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[0]     ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 3.643      ; 5.342      ;
; -0.758 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[16]    ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 3.643      ; 5.342      ;
; -0.758 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[17]    ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 3.643      ; 5.342      ;
; -0.758 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[18]    ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 3.643      ; 5.342      ;
; -0.758 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[19]    ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 3.643      ; 5.342      ;
; -0.758 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[20]    ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 3.643      ; 5.342      ;
; -0.758 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[21]    ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 3.643      ; 5.342      ;
; -0.758 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[22]    ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 3.643      ; 5.342      ;
; -0.758 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[24]    ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 3.643      ; 5.342      ;
; -0.758 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[25]    ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 3.643      ; 5.342      ;
; -0.758 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[27]    ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 3.643      ; 5.342      ;
; -0.758 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[28]    ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 3.643      ; 5.342      ;
; -0.758 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[31]    ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 3.643      ; 5.342      ;
; -0.758 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[30]    ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 3.643      ; 5.342      ;
; -0.756 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[23]    ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 3.642      ; 5.339      ;
; -0.735 ; inst512              ; inst517                         ; FPGA_IN_CDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -0.084     ; 1.092      ;
; -0.656 ; inst468              ; inst506                         ; FPGA_IN_CDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.519     ; 1.078      ;
; -0.496 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|sclk         ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 3.638      ; 4.575      ;
; -0.412 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|assert_data  ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 3.637      ; 4.490      ;
; -0.362 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|tx_buffer[3] ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 3.631      ; 4.434      ;
; -0.362 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|tx_buffer[1] ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 3.631      ; 4.434      ;
; -0.362 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|tx_buffer[0] ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 3.631      ; 4.434      ;
; -0.356 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|tx_buffer[2] ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 3.630      ; 4.427      ;
+--------+----------------------+---------------------------------+----------------------+---------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16]'                                                                                                                                             ;
+--------+-----------+---------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node ; Launch Clock                                                                                     ; Latch Clock                                                                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+---------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -3.099 ; inst345   ; inst349 ; FPGA_IN_SDSB-                                                                                    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; 1.000        ; -3.192     ; 0.908      ;
; -2.953 ; inst345   ; inst349 ; FPGA_IN_SDSB-                                                                                    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; 0.500        ; -2.546     ; 0.908      ;
; -2.523 ; inst345   ; inst349 ; FPGA_IN_CDSB-                                                                                    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; 1.000        ; -2.616     ; 0.908      ;
; -0.122 ; inst349   ; inst358 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; 1.000        ; -0.052     ; 1.091      ;
+--------+-----------+---------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result'                                                                                                                                                                                                                                                                                        ;
+--------+---------------------------------------------------------------------------------------------+------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                   ; To Node                                                                ; Launch Clock                                                                               ; Latch Clock                                                                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------+------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+--------------+------------+------------+
; -1.498 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|result ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[10] ; CLK_50                                                                                     ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.500        ; -1.092     ; 0.907      ;
; -0.416 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[2]                       ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[1]  ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.055     ; 1.382      ;
; -0.371 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[10]                      ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[9]  ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; 0.187      ; 1.579      ;
; -0.314 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[1]                       ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[0]  ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.055     ; 1.280      ;
; -0.296 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[4]                       ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[3]  ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.055     ; 1.262      ;
; -0.282 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[5]                       ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[4]  ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.055     ; 1.248      ;
; -0.278 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[7]                       ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[6]  ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.055     ; 1.244      ;
; -0.141 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[3]                       ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[2]  ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.055     ; 1.107      ;
; -0.114 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[9]                       ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[8]  ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.055     ; 1.080      ;
; 0.044  ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[8]                       ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[7]  ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.055     ; 0.922      ;
; 0.044  ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[6]                       ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[5]  ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.055     ; 0.922      ;
+--------+---------------------------------------------------------------------------------------------+------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'FPGA_IN_SDSB-'                                                                                                                                                                                                                                                                                           ;
+--------+---------------------------------------------+---------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+---------------+--------------+------------+------------+
; Slack  ; From Node                                   ; To Node                                                                                                             ; Launch Clock                                                                                    ; Latch Clock   ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------+---------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+---------------+--------------+------------+------------+
; -2.616 ; spi_master:inst490|rx_data[5]               ; inst484                                                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[1]                                               ; FPGA_IN_SDSB- ; 0.000        ; 3.199      ; 0.663      ;
; -2.615 ; spi_master:inst490|rx_data[2]               ; inst487                                                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[1]                                               ; FPGA_IN_SDSB- ; 0.000        ; 3.198      ; 0.663      ;
; -2.614 ; spi_master:inst490|rx_data[0]               ; inst489                                                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[1]                                               ; FPGA_IN_SDSB- ; 0.000        ; 3.197      ; 0.663      ;
; -2.612 ; spi_master:inst490|rx_data[7]               ; inst482                                                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[1]                                               ; FPGA_IN_SDSB- ; 0.000        ; 3.195      ; 0.663      ;
; -2.594 ; ps2_keyboard_to_ascii:inst162|ascii_code[1] ; inst277[1]                                                                                                          ; CLK_50                                                                                          ; FPGA_IN_SDSB- ; 0.000        ; 3.227      ; 0.663      ;
; -2.588 ; ps2_keyboard_to_ascii:inst162|ascii_code[4] ; inst277[4]                                                                                                          ; CLK_50                                                                                          ; FPGA_IN_SDSB- ; 0.000        ; 3.221      ; 0.663      ;
; -2.588 ; ps2_keyboard_to_ascii:inst162|ascii_code[6] ; inst277[6]                                                                                                          ; CLK_50                                                                                          ; FPGA_IN_SDSB- ; 0.000        ; 3.221      ; 0.663      ;
; -2.565 ; spi_master:inst490|rx_data[5]               ; inst484                                                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[2]                                               ; FPGA_IN_SDSB- ; 0.000        ; 3.148      ; 0.663      ;
; -2.564 ; spi_master:inst490|rx_data[2]               ; inst487                                                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[2]                                               ; FPGA_IN_SDSB- ; 0.000        ; 3.147      ; 0.663      ;
; -2.563 ; spi_master:inst490|rx_data[0]               ; inst489                                                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[2]                                               ; FPGA_IN_SDSB- ; 0.000        ; 3.146      ; 0.663      ;
; -2.561 ; spi_master:inst490|rx_data[7]               ; inst482                                                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[2]                                               ; FPGA_IN_SDSB- ; 0.000        ; 3.144      ; 0.663      ;
; -2.550 ; ps2_keyboard_to_ascii:inst162|ascii_code[0] ; inst277[0]                                                                                                          ; CLK_50                                                                                          ; FPGA_IN_SDSB- ; 0.000        ; 3.183      ; 0.663      ;
; -2.431 ; spi_16bit_master:inst347|rx_data[6]         ; inst403                                                                                                             ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; FPGA_IN_SDSB- ; 0.000        ; 3.064      ; 0.663      ;
; -2.430 ; spi_16bit_master:inst347|rx_data[4]         ; inst405                                                                                                             ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; FPGA_IN_SDSB- ; 0.000        ; 3.063      ; 0.663      ;
; -2.256 ; ps2_keyboard_to_ascii:inst162|ascii_code[3] ; inst277[3]                                                                                                          ; CLK_50                                                                                          ; FPGA_IN_SDSB- ; 0.000        ; 2.889      ; 0.663      ;
; -2.207 ; ps2_keyboard_to_ascii:inst162|ascii_code[5] ; inst277[5]                                                                                                          ; CLK_50                                                                                          ; FPGA_IN_SDSB- ; 0.000        ; 2.840      ; 0.663      ;
; -2.182 ; spi_master:inst490|rx_data[4]               ; inst485                                                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[1]                                               ; FPGA_IN_SDSB- ; 0.000        ; 2.765      ; 0.663      ;
; -2.142 ; spi_16bit_master:inst347|rx_data[7]         ; inst402                                                                                                             ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; FPGA_IN_SDSB- ; 0.000        ; 2.775      ; 0.663      ;
; -2.142 ; spi_16bit_master:inst347|rx_data[0]         ; inst409                                                                                                             ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; FPGA_IN_SDSB- ; 0.000        ; 2.775      ; 0.663      ;
; -2.142 ; spi_16bit_master:inst347|rx_data[1]         ; inst408                                                                                                             ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; FPGA_IN_SDSB- ; 0.000        ; 2.775      ; 0.663      ;
; -2.141 ; spi_16bit_master:inst347|rx_data[5]         ; inst404                                                                                                             ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; FPGA_IN_SDSB- ; 0.000        ; 2.774      ; 0.663      ;
; -2.140 ; spi_16bit_master:inst347|rx_data[2]         ; inst407                                                                                                             ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; FPGA_IN_SDSB- ; 0.000        ; 2.773      ; 0.663      ;
; -2.131 ; spi_master:inst490|rx_data[4]               ; inst485                                                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[2]                                               ; FPGA_IN_SDSB- ; 0.000        ; 2.714      ; 0.663      ;
; -2.114 ; spi_master:inst490|rx_data[6]               ; inst483                                                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[1]                                               ; FPGA_IN_SDSB- ; 0.000        ; 2.697      ; 0.663      ;
; -2.085 ; spi_master:inst490|rx_data[1]               ; inst488                                                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[1]                                               ; FPGA_IN_SDSB- ; 0.000        ; 2.668      ; 0.663      ;
; -2.063 ; spi_master:inst490|rx_data[6]               ; inst483                                                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[2]                                               ; FPGA_IN_SDSB- ; 0.000        ; 2.646      ; 0.663      ;
; -2.034 ; spi_master:inst490|rx_data[1]               ; inst488                                                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[2]                                               ; FPGA_IN_SDSB- ; 0.000        ; 2.617      ; 0.663      ;
; -1.973 ; uart:inst8|rx_data[0]                       ; inst170[0]                                                                                                          ; CLK_50                                                                                          ; FPGA_IN_SDSB- ; -0.500       ; 3.106      ; 0.663      ;
; -1.973 ; uart:inst8|rx_data[3]                       ; inst170[3]                                                                                                          ; CLK_50                                                                                          ; FPGA_IN_SDSB- ; -0.500       ; 3.106      ; 0.663      ;
; -1.973 ; uart:inst8|rx_data[5]                       ; inst170[5]                                                                                                          ; CLK_50                                                                                          ; FPGA_IN_SDSB- ; -0.500       ; 3.106      ; 0.663      ;
; -1.971 ; uart:inst8|rx_data[2]                       ; inst170[2]                                                                                                          ; CLK_50                                                                                          ; FPGA_IN_SDSB- ; -0.500       ; 3.104      ; 0.663      ;
; -1.970 ; uart:inst8|rx_data[7]                       ; inst170[7]                                                                                                          ; CLK_50                                                                                          ; FPGA_IN_SDSB- ; -0.500       ; 3.103      ; 0.663      ;
; -1.969 ; uart:inst8|rx_data[6]                       ; inst170[6]                                                                                                          ; CLK_50                                                                                          ; FPGA_IN_SDSB- ; -0.500       ; 3.102      ; 0.663      ;
; -1.968 ; uart:inst8|rx_data[4]                       ; inst170[4]                                                                                                          ; CLK_50                                                                                          ; FPGA_IN_SDSB- ; -0.500       ; 3.101      ; 0.663      ;
; -1.967 ; uart:inst8|rx_data[1]                       ; inst170[1]                                                                                                          ; CLK_50                                                                                          ; FPGA_IN_SDSB- ; -0.500       ; 3.100      ; 0.663      ;
; -1.894 ; spi_master:inst490|rx_data[5]               ; inst484                                                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[1]                                               ; FPGA_IN_SDSB- ; -0.500       ; 2.977      ; 0.663      ;
; -1.893 ; spi_master:inst490|rx_data[2]               ; inst487                                                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[1]                                               ; FPGA_IN_SDSB- ; -0.500       ; 2.976      ; 0.663      ;
; -1.892 ; spi_master:inst490|rx_data[0]               ; inst489                                                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[1]                                               ; FPGA_IN_SDSB- ; -0.500       ; 2.975      ; 0.663      ;
; -1.890 ; spi_master:inst490|rx_data[7]               ; inst482                                                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[1]                                               ; FPGA_IN_SDSB- ; -0.500       ; 2.973      ; 0.663      ;
; -1.843 ; spi_master:inst490|rx_data[5]               ; inst484                                                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[2]                                               ; FPGA_IN_SDSB- ; -0.500       ; 2.926      ; 0.663      ;
; -1.842 ; spi_master:inst490|rx_data[2]               ; inst487                                                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[2]                                               ; FPGA_IN_SDSB- ; -0.500       ; 2.925      ; 0.663      ;
; -1.841 ; spi_master:inst490|rx_data[0]               ; inst489                                                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[2]                                               ; FPGA_IN_SDSB- ; -0.500       ; 2.924      ; 0.663      ;
; -1.839 ; spi_master:inst490|rx_data[7]               ; inst482                                                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[2]                                               ; FPGA_IN_SDSB- ; -0.500       ; 2.922      ; 0.663      ;
; -1.682 ; ps2_keyboard_to_ascii:inst162|ascii_code[1] ; inst277[1]                                                                                                          ; CLK_50                                                                                          ; FPGA_IN_SDSB- ; -0.500       ; 2.815      ; 0.663      ;
; -1.676 ; ps2_keyboard_to_ascii:inst162|ascii_code[4] ; inst277[4]                                                                                                          ; CLK_50                                                                                          ; FPGA_IN_SDSB- ; -0.500       ; 2.809      ; 0.663      ;
; -1.676 ; ps2_keyboard_to_ascii:inst162|ascii_code[6] ; inst277[6]                                                                                                          ; CLK_50                                                                                          ; FPGA_IN_SDSB- ; -0.500       ; 2.809      ; 0.663      ;
; -1.673 ; ps2_keyboard_to_ascii:inst162|ascii_code[2] ; inst277[2]                                                                                                          ; CLK_50                                                                                          ; FPGA_IN_SDSB- ; 0.000        ; 2.306      ; 0.663      ;
; -1.638 ; ps2_keyboard_to_ascii:inst162|ascii_code[0] ; inst277[0]                                                                                                          ; CLK_50                                                                                          ; FPGA_IN_SDSB- ; -0.500       ; 2.771      ; 0.663      ;
; -1.637 ; spi_16bit_master:inst347|rx_data[6]         ; inst403                                                                                                             ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; FPGA_IN_SDSB- ; -0.500       ; 2.770      ; 0.663      ;
; -1.636 ; spi_16bit_master:inst347|rx_data[4]         ; inst405                                                                                                             ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; FPGA_IN_SDSB- ; -0.500       ; 2.769      ; 0.663      ;
; -1.572 ; spi_master:inst490|rx_data[3]               ; inst486                                                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[1]                                               ; FPGA_IN_SDSB- ; 0.000        ; 2.155      ; 0.663      ;
; -1.521 ; spi_master:inst490|rx_data[3]               ; inst486                                                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[2]                                               ; FPGA_IN_SDSB- ; 0.000        ; 2.104      ; 0.663      ;
; -1.460 ; spi_master:inst490|rx_data[4]               ; inst485                                                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[1]                                               ; FPGA_IN_SDSB- ; -0.500       ; 2.543      ; 0.663      ;
; -1.409 ; spi_master:inst490|rx_data[4]               ; inst485                                                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[2]                                               ; FPGA_IN_SDSB- ; -0.500       ; 2.492      ; 0.663      ;
; -1.392 ; spi_master:inst490|rx_data[6]               ; inst483                                                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[1]                                               ; FPGA_IN_SDSB- ; -0.500       ; 2.475      ; 0.663      ;
; -1.363 ; spi_master:inst490|rx_data[1]               ; inst488                                                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[1]                                               ; FPGA_IN_SDSB- ; -0.500       ; 2.446      ; 0.663      ;
; -1.348 ; spi_16bit_master:inst347|rx_data[7]         ; inst402                                                                                                             ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; FPGA_IN_SDSB- ; -0.500       ; 2.481      ; 0.663      ;
; -1.348 ; spi_16bit_master:inst347|rx_data[0]         ; inst409                                                                                                             ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; FPGA_IN_SDSB- ; -0.500       ; 2.481      ; 0.663      ;
; -1.348 ; spi_16bit_master:inst347|rx_data[1]         ; inst408                                                                                                             ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; FPGA_IN_SDSB- ; -0.500       ; 2.481      ; 0.663      ;
; -1.347 ; spi_16bit_master:inst347|rx_data[5]         ; inst404                                                                                                             ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; FPGA_IN_SDSB- ; -0.500       ; 2.480      ; 0.663      ;
; -1.346 ; spi_16bit_master:inst347|rx_data[2]         ; inst407                                                                                                             ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; FPGA_IN_SDSB- ; -0.500       ; 2.479      ; 0.663      ;
; -1.344 ; ps2_keyboard_to_ascii:inst162|ascii_code[3] ; inst277[3]                                                                                                          ; CLK_50                                                                                          ; FPGA_IN_SDSB- ; -0.500       ; 2.477      ; 0.663      ;
; -1.341 ; spi_master:inst490|rx_data[6]               ; inst483                                                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[2]                                               ; FPGA_IN_SDSB- ; -0.500       ; 2.424      ; 0.663      ;
; -1.312 ; spi_master:inst490|rx_data[1]               ; inst488                                                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[2]                                               ; FPGA_IN_SDSB- ; -0.500       ; 2.395      ; 0.663      ;
; -1.295 ; ps2_keyboard_to_ascii:inst162|ascii_code[5] ; inst277[5]                                                                                                          ; CLK_50                                                                                          ; FPGA_IN_SDSB- ; -0.500       ; 2.428      ; 0.663      ;
; -1.085 ; spi_16bit_master:inst347|rx_data[3]         ; inst406                                                                                                             ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; FPGA_IN_SDSB- ; 0.000        ; 1.718      ; 0.663      ;
; -0.850 ; spi_master:inst490|rx_data[3]               ; inst486                                                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[1]                                               ; FPGA_IN_SDSB- ; -0.500       ; 1.933      ; 0.663      ;
; -0.799 ; spi_master:inst490|rx_data[3]               ; inst486                                                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[2]                                               ; FPGA_IN_SDSB- ; -0.500       ; 1.882      ; 0.663      ;
; -0.761 ; ps2_keyboard_to_ascii:inst162|ascii_code[2] ; inst277[2]                                                                                                          ; CLK_50                                                                                          ; FPGA_IN_SDSB- ; -0.500       ; 1.894      ; 0.663      ;
; -0.291 ; spi_16bit_master:inst347|rx_data[3]         ; inst406                                                                                                             ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; FPGA_IN_SDSB- ; -0.500       ; 1.424      ; 0.663      ;
; -0.037 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[0]   ; inst274                                                                                                             ; Microcomputer:inst|cpuClock                                                                     ; FPGA_IN_SDSB- ; 0.000        ; 3.337      ; 3.542      ;
; -0.024 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[2]   ; inst514                                                                                                             ; Microcomputer:inst|cpuClock                                                                     ; FPGA_IN_SDSB- ; 0.000        ; 3.857      ; 4.075      ;
; -0.004 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[0]   ; inst325[0]                                                                                                          ; Microcomputer:inst|cpuClock                                                                     ; FPGA_IN_SDSB- ; 0.000        ; 2.926      ; 2.952      ;
; 0.049  ; inst509                                     ; inst480                                                                                                             ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_SDSB- ; 0.000        ; 2.875      ; 2.924      ;
; 0.090  ; uart:inst8|recv_state.RX_ERROR              ; inst201                                                                                                             ; CLK_50                                                                                          ; FPGA_IN_SDSB- ; -0.500       ; 3.623      ; 3.243      ;
; 0.111  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[0]   ; inst502                                                                                                             ; Microcomputer:inst|cpuClock                                                                     ; FPGA_IN_SDSB- ; 0.000        ; 3.082      ; 3.223      ;
; 0.121  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[1]   ; inst272                                                                                                             ; Microcomputer:inst|cpuClock                                                                     ; FPGA_IN_SDSB- ; 0.000        ; 2.734      ; 3.097      ;
; 0.145  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[0]   ; inst508                                                                                                             ; Microcomputer:inst|cpuClock                                                                     ; FPGA_IN_SDSB- ; 0.000        ; 3.049      ; 3.224      ;
; 0.159  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[2]   ; inst325[2]                                                                                                          ; Microcomputer:inst|cpuClock                                                                     ; FPGA_IN_SDSB- ; 0.000        ; 2.936      ; 3.125      ;
; 0.170  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[1]   ; inst325[1]                                                                                                          ; Microcomputer:inst|cpuClock                                                                     ; FPGA_IN_SDSB- ; 0.000        ; 1.916      ; 2.116      ;
; 0.253  ; uart:inst8|tx_state.TX_IDLE                 ; inst195                                                                                                             ; CLK_50                                                                                          ; FPGA_IN_SDSB- ; -0.500       ; 3.397      ; 3.180      ;
; 0.261  ; inst274                                     ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a5~porta_address_reg0  ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_SDSB- ; 0.000        ; 1.528      ; 2.043      ;
; 0.320  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[7]   ; inst336                                                                                                             ; Microcomputer:inst|cpuClock                                                                     ; FPGA_IN_SDSB- ; 0.000        ; 2.613      ; 3.175      ;
; 0.327  ; inst509                                     ; inst480                                                                                                             ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_SDSB- ; -0.500       ; 3.097      ; 2.924      ;
; 0.332  ; FPGA_IN_SDSB-                               ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a7~porta_address_reg0  ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_SDSB- ; 0.000        ; 6.949      ; 7.535      ;
; 0.367  ; FPGA_IN_SDSB-                               ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a5~porta_address_reg0  ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_SDSB- ; 0.000        ; 6.167      ; 6.788      ;
; 0.377  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[3]   ; inst499                                                                                                             ; Microcomputer:inst|cpuClock                                                                     ; FPGA_IN_SDSB- ; 0.000        ; 2.807      ; 3.214      ;
; 0.402  ; inst274                                     ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a14~porta_address_reg0 ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_SDSB- ; 0.000        ; 1.924      ; 2.580      ;
; 0.416  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[7]   ; inst495                                                                                                             ; Microcomputer:inst|cpuClock                                                                     ; FPGA_IN_SDSB- ; 0.000        ; 3.547      ; 3.993      ;
; 0.417  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[6]   ; inst496                                                                                                             ; Microcomputer:inst|cpuClock                                                                     ; FPGA_IN_SDSB- ; 0.000        ; 3.439      ; 3.886      ;
; 0.418  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[0]   ; inst334                                                                                                             ; Microcomputer:inst|cpuClock                                                                     ; FPGA_IN_SDSB- ; 0.000        ; 1.578      ; 2.026      ;
; 0.418  ; uart:inst8|recv_state.RX_RECEIVED           ; inst196                                                                                                             ; CLK_50                                                                                          ; FPGA_IN_SDSB- ; -0.500       ; 3.400      ; 3.348      ;
; 0.472  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[1]   ; inst509                                                                                                             ; Microcomputer:inst|cpuClock                                                                     ; FPGA_IN_SDSB- ; 0.000        ; 2.984      ; 3.486      ;
; 0.491  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[4]   ; inst498                                                                                                             ; Microcomputer:inst|cpuClock                                                                     ; FPGA_IN_SDSB- ; 0.000        ; 3.434      ; 3.955      ;
; 0.506  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[0]   ; inst478                                                                                                             ; Microcomputer:inst|cpuClock                                                                     ; FPGA_IN_SDSB- ; 0.000        ; 2.676      ; 3.212      ;
; 0.514  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[1]   ; inst501                                                                                                             ; Microcomputer:inst|cpuClock                                                                     ; FPGA_IN_SDSB- ; 0.000        ; 2.795      ; 3.339      ;
; 0.525  ; FPGA_IN_SDSB-                               ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a9~porta_address_reg0  ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_SDSB- ; 0.000        ; 6.950      ; 7.729      ;
; 0.552  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[4]   ; inst186                                                                                                             ; Microcomputer:inst|cpuClock                                                                     ; FPGA_IN_SDSB- ; 0.000        ; 2.156      ; 2.738      ;
; 0.563  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[6]   ; inst208                                                                                                             ; Microcomputer:inst|cpuClock                                                                     ; FPGA_IN_SDSB- ; 0.000        ; 2.162      ; 2.755      ;
; 0.568  ; inst274                                     ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a10~porta_address_reg0 ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_SDSB- ; 0.000        ; 1.935      ; 2.757      ;
+--------+---------------------------------------------+---------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+---------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'FPGA_IN_CDSB-'                                                                                                                                                                                                                                                                                           ;
+--------+---------------------------------------------+---------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+---------------+--------------+------------+------------+
; Slack  ; From Node                                   ; To Node                                                                                                             ; Launch Clock                                                                                    ; Latch Clock   ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------+---------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+---------------+--------------+------------+------------+
; -2.125 ; ps2_keyboard_to_ascii:inst162|ascii_code[1] ; inst277[1]                                                                                                          ; CLK_50                                                                                          ; FPGA_IN_CDSB- ; 0.000        ; 2.748      ; 0.663      ;
; -2.119 ; ps2_keyboard_to_ascii:inst162|ascii_code[4] ; inst277[4]                                                                                                          ; CLK_50                                                                                          ; FPGA_IN_CDSB- ; 0.000        ; 2.742      ; 0.663      ;
; -2.119 ; ps2_keyboard_to_ascii:inst162|ascii_code[6] ; inst277[6]                                                                                                          ; CLK_50                                                                                          ; FPGA_IN_CDSB- ; 0.000        ; 2.742      ; 0.663      ;
; -2.081 ; ps2_keyboard_to_ascii:inst162|ascii_code[0] ; inst277[0]                                                                                                          ; CLK_50                                                                                          ; FPGA_IN_CDSB- ; 0.000        ; 2.704      ; 0.663      ;
; -1.787 ; ps2_keyboard_to_ascii:inst162|ascii_code[3] ; inst277[3]                                                                                                          ; CLK_50                                                                                          ; FPGA_IN_CDSB- ; 0.000        ; 2.410      ; 0.663      ;
; -1.738 ; ps2_keyboard_to_ascii:inst162|ascii_code[5] ; inst277[5]                                                                                                          ; CLK_50                                                                                          ; FPGA_IN_CDSB- ; 0.000        ; 2.361      ; 0.663      ;
; -1.562 ; spi_16bit_master:inst347|rx_data[6]         ; inst403                                                                                                             ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; FPGA_IN_CDSB- ; -0.500       ; 2.695      ; 0.663      ;
; -1.561 ; spi_16bit_master:inst347|rx_data[4]         ; inst405                                                                                                             ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; FPGA_IN_CDSB- ; -0.500       ; 2.694      ; 0.663      ;
; -1.419 ; uart:inst8|rx_data[0]                       ; inst170[0]                                                                                                          ; CLK_50                                                                                          ; FPGA_IN_CDSB- ; 0.000        ; 2.042      ; 0.663      ;
; -1.419 ; uart:inst8|rx_data[3]                       ; inst170[3]                                                                                                          ; CLK_50                                                                                          ; FPGA_IN_CDSB- ; 0.000        ; 2.042      ; 0.663      ;
; -1.419 ; uart:inst8|rx_data[5]                       ; inst170[5]                                                                                                          ; CLK_50                                                                                          ; FPGA_IN_CDSB- ; 0.000        ; 2.042      ; 0.663      ;
; -1.417 ; uart:inst8|rx_data[2]                       ; inst170[2]                                                                                                          ; CLK_50                                                                                          ; FPGA_IN_CDSB- ; 0.000        ; 2.040      ; 0.663      ;
; -1.416 ; uart:inst8|rx_data[7]                       ; inst170[7]                                                                                                          ; CLK_50                                                                                          ; FPGA_IN_CDSB- ; 0.000        ; 2.039      ; 0.663      ;
; -1.415 ; uart:inst8|rx_data[6]                       ; inst170[6]                                                                                                          ; CLK_50                                                                                          ; FPGA_IN_CDSB- ; 0.000        ; 2.038      ; 0.663      ;
; -1.414 ; uart:inst8|rx_data[4]                       ; inst170[4]                                                                                                          ; CLK_50                                                                                          ; FPGA_IN_CDSB- ; 0.000        ; 2.037      ; 0.663      ;
; -1.413 ; uart:inst8|rx_data[1]                       ; inst170[1]                                                                                                          ; CLK_50                                                                                          ; FPGA_IN_CDSB- ; 0.000        ; 2.036      ; 0.663      ;
; -1.273 ; spi_16bit_master:inst347|rx_data[7]         ; inst402                                                                                                             ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; FPGA_IN_CDSB- ; -0.500       ; 2.406      ; 0.663      ;
; -1.273 ; spi_16bit_master:inst347|rx_data[0]         ; inst409                                                                                                             ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; FPGA_IN_CDSB- ; -0.500       ; 2.406      ; 0.663      ;
; -1.273 ; spi_16bit_master:inst347|rx_data[1]         ; inst408                                                                                                             ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; FPGA_IN_CDSB- ; -0.500       ; 2.406      ; 0.663      ;
; -1.272 ; spi_16bit_master:inst347|rx_data[5]         ; inst404                                                                                                             ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; FPGA_IN_CDSB- ; -0.500       ; 2.405      ; 0.663      ;
; -1.271 ; spi_16bit_master:inst347|rx_data[2]         ; inst407                                                                                                             ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; FPGA_IN_CDSB- ; -0.500       ; 2.404      ; 0.663      ;
; -1.204 ; ps2_keyboard_to_ascii:inst162|ascii_code[2] ; inst277[2]                                                                                                          ; CLK_50                                                                                          ; FPGA_IN_CDSB- ; 0.000        ; 1.827      ; 0.663      ;
; -1.010 ; spi_master:inst490|rx_data[5]               ; inst484                                                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[1]                                               ; FPGA_IN_CDSB- ; 0.000        ; 1.593      ; 0.663      ;
; -1.009 ; spi_master:inst490|rx_data[2]               ; inst487                                                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[1]                                               ; FPGA_IN_CDSB- ; 0.000        ; 1.592      ; 0.663      ;
; -1.008 ; spi_master:inst490|rx_data[0]               ; inst489                                                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[1]                                               ; FPGA_IN_CDSB- ; 0.000        ; 1.591      ; 0.663      ;
; -1.006 ; spi_master:inst490|rx_data[7]               ; inst482                                                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[1]                                               ; FPGA_IN_CDSB- ; 0.000        ; 1.589      ; 0.663      ;
; -0.959 ; spi_master:inst490|rx_data[5]               ; inst484                                                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[2]                                               ; FPGA_IN_CDSB- ; 0.000        ; 1.542      ; 0.663      ;
; -0.958 ; spi_master:inst490|rx_data[2]               ; inst487                                                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[2]                                               ; FPGA_IN_CDSB- ; 0.000        ; 1.541      ; 0.663      ;
; -0.957 ; spi_master:inst490|rx_data[0]               ; inst489                                                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[2]                                               ; FPGA_IN_CDSB- ; 0.000        ; 1.540      ; 0.663      ;
; -0.955 ; spi_master:inst490|rx_data[7]               ; inst482                                                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[2]                                               ; FPGA_IN_CDSB- ; 0.000        ; 1.538      ; 0.663      ;
; -0.576 ; spi_master:inst490|rx_data[4]               ; inst485                                                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[1]                                               ; FPGA_IN_CDSB- ; 0.000        ; 1.159      ; 0.663      ;
; -0.525 ; spi_master:inst490|rx_data[4]               ; inst485                                                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[2]                                               ; FPGA_IN_CDSB- ; 0.000        ; 1.108      ; 0.663      ;
; -0.508 ; spi_master:inst490|rx_data[6]               ; inst483                                                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[1]                                               ; FPGA_IN_CDSB- ; 0.000        ; 1.091      ; 0.663      ;
; -0.479 ; spi_master:inst490|rx_data[1]               ; inst488                                                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[1]                                               ; FPGA_IN_CDSB- ; 0.000        ; 1.062      ; 0.663      ;
; -0.457 ; spi_master:inst490|rx_data[6]               ; inst483                                                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[2]                                               ; FPGA_IN_CDSB- ; 0.000        ; 1.040      ; 0.663      ;
; -0.428 ; spi_master:inst490|rx_data[1]               ; inst488                                                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[2]                                               ; FPGA_IN_CDSB- ; 0.000        ; 1.011      ; 0.663      ;
; -0.216 ; spi_16bit_master:inst347|rx_data[3]         ; inst406                                                                                                             ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; FPGA_IN_CDSB- ; -0.500       ; 1.349      ; 0.663      ;
; 0.011  ; uart:inst8|recv_state.RX_ERROR              ; inst201                                                                                                             ; CLK_50                                                                                          ; FPGA_IN_CDSB- ; 0.000        ; 3.192      ; 3.243      ;
; 0.034  ; spi_master:inst490|rx_data[3]               ; inst486                                                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[1]                                               ; FPGA_IN_CDSB- ; 0.000        ; 0.549      ; 0.663      ;
; 0.085  ; spi_master:inst490|rx_data[3]               ; inst486                                                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[2]                                               ; FPGA_IN_CDSB- ; 0.000        ; 0.498      ; 0.663      ;
; 0.174  ; uart:inst8|tx_state.TX_IDLE                 ; inst195                                                                                                             ; CLK_50                                                                                          ; FPGA_IN_CDSB- ; 0.000        ; 2.966      ; 3.180      ;
; 0.339  ; uart:inst8|recv_state.RX_RECEIVED           ; inst196                                                                                                             ; CLK_50                                                                                          ; FPGA_IN_CDSB- ; 0.000        ; 2.969      ; 3.348      ;
; 0.462  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[0]   ; inst325[0]                                                                                                          ; Microcomputer:inst|cpuClock                                                                     ; FPGA_IN_CDSB- ; -0.500       ; 2.960      ; 2.952      ;
; 0.507  ; uart:inst8|recv_state.RX_IDLE               ; inst197                                                                                                             ; CLK_50                                                                                          ; FPGA_IN_CDSB- ; 0.000        ; 2.687      ; 3.234      ;
; 0.526  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[7]   ; inst336                                                                                                             ; Microcomputer:inst|cpuClock                                                                     ; FPGA_IN_CDSB- ; 0.000        ; 2.407      ; 3.175      ;
; 0.592  ; inst274                                     ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a5~porta_address_reg0  ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_CDSB- ; 0.000        ; 1.167      ; 2.043      ;
; 0.625  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[2]   ; inst325[2]                                                                                                          ; Microcomputer:inst|cpuClock                                                                     ; FPGA_IN_CDSB- ; -0.500       ; 2.970      ; 3.125      ;
; 0.636  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[1]   ; inst325[1]                                                                                                          ; Microcomputer:inst|cpuClock                                                                     ; FPGA_IN_CDSB- ; -0.500       ; 1.950      ; 2.116      ;
; 0.663  ; FPGA_IN_SDSB-                               ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a7~porta_address_reg0  ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_CDSB- ; 0.000        ; 6.588      ; 7.535      ;
; 0.698  ; FPGA_IN_SDSB-                               ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a5~porta_address_reg0  ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_CDSB- ; 0.000        ; 5.806      ; 6.788      ;
; 0.699  ; uart:inst8|my_recv_state                    ; inst194                                                                                                             ; CLK_50                                                                                          ; FPGA_IN_CDSB- ; 0.000        ; 2.837      ; 3.576      ;
; 0.733  ; inst274                                     ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a14~porta_address_reg0 ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_CDSB- ; 0.000        ; 1.563      ; 2.580      ;
; 0.856  ; FPGA_IN_SDSB-                               ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a9~porta_address_reg0  ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_CDSB- ; 0.000        ; 6.589      ; 7.729      ;
; 0.884  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[0]   ; inst334                                                                                                             ; Microcomputer:inst|cpuClock                                                                     ; FPGA_IN_CDSB- ; -0.500       ; 1.612      ; 2.026      ;
; 0.899  ; inst274                                     ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a10~porta_address_reg0 ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_CDSB- ; 0.000        ; 1.574      ; 2.757      ;
; 0.911  ; FPGA_IN_SDSB-                               ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a11~porta_address_reg0 ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_CDSB- ; 0.000        ; 6.168      ; 7.363      ;
; 0.942  ; FPGA_IN_SDSB-                               ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a14~porta_address_reg0 ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_CDSB- ; 0.000        ; 6.202      ; 7.428      ;
; 1.000  ; FPGA_IN_SDSB-                               ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a5~porta_address_reg0  ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_CDSB- ; -0.500       ; 5.806      ; 6.590      ;
; 1.001  ; FPGA_IN_SDSB-                               ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a6~porta_address_reg0  ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_CDSB- ; 0.000        ; 5.724      ; 7.009      ;
; 1.017  ; FPGA_IN_SDSB-                               ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a2~porta_address_reg0  ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_CDSB- ; 0.000        ; 5.801      ; 7.102      ;
; 1.017  ; inst514                                     ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a7~porta_address_reg0  ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_CDSB- ; 0.000        ; 1.090      ; 2.391      ;
; 1.018  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[4]   ; inst186                                                                                                             ; Microcomputer:inst|cpuClock                                                                     ; FPGA_IN_CDSB- ; -0.500       ; 2.190      ; 2.738      ;
; 1.021  ; FPGA_IN_SDSB-                               ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a10~porta_address_reg0 ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_CDSB- ; 0.000        ; 6.213      ; 7.518      ;
; 1.029  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[6]   ; inst208                                                                                                             ; Microcomputer:inst|cpuClock                                                                     ; FPGA_IN_CDSB- ; -0.500       ; 2.196      ; 2.755      ;
; 1.035  ; inst514                                     ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a9~porta_address_reg0  ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_CDSB- ; 0.000        ; 1.091      ; 2.410      ;
; 1.048  ; FPGA_IN_SDSB-                               ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a1~porta_address_reg0  ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_CDSB- ; 0.000        ; 5.815      ; 7.147      ;
; 1.053  ; FPGA_IN_SDSB-                               ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a7~porta_address_reg0  ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_CDSB- ; -0.500       ; 6.588      ; 7.425      ;
; 1.084  ; inst274                                     ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a5~porta_address_reg0  ; FPGA_IN_CDSB-                                                                                   ; FPGA_IN_CDSB- ; -0.500       ; 1.185      ; 2.043      ;
; 1.090  ; FPGA_IN_SDSB-                               ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a8~porta_address_reg0  ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_CDSB- ; 0.000        ; 5.408      ; 6.782      ;
; 1.097  ; FPGA_IN_SDSB-                               ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a12~porta_address_reg0 ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_CDSB- ; 0.000        ; 6.126      ; 7.507      ;
; 1.100  ; FPGA_IN_SDSB-                               ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a0~porta_address_reg0  ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_CDSB- ; 0.000        ; 5.346      ; 6.730      ;
; 1.116  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[2]   ; inst514                                                                                                             ; Microcomputer:inst|cpuClock                                                                     ; FPGA_IN_CDSB- ; 0.000        ; 2.717      ; 4.075      ;
; 1.121  ; FPGA_IN_SDSB-                               ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a15~porta_address_reg0 ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_CDSB- ; 0.000        ; 6.638      ; 8.043      ;
; 1.123  ; inst243[0]                                  ; 74373b:inst260|12                                                                                                   ; FPGA_IN_CDSB-                                                                                   ; FPGA_IN_CDSB- ; 0.000        ; 2.372      ; 3.495      ;
; 1.124  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[7]   ; inst209                                                                                                             ; Microcomputer:inst|cpuClock                                                                     ; FPGA_IN_CDSB- ; -0.500       ; 2.185      ; 2.839      ;
; 1.129  ; inst243[1]                                  ; 74373b:inst260|13                                                                                                   ; FPGA_IN_CDSB-                                                                                   ; FPGA_IN_CDSB- ; 0.000        ; 2.370      ; 3.499      ;
; 1.135  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[0]   ; inst182                                                                                                             ; Microcomputer:inst|cpuClock                                                                     ; FPGA_IN_CDSB- ; -0.500       ; 2.184      ; 2.849      ;
; 1.138  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[3]   ; inst185                                                                                                             ; Microcomputer:inst|cpuClock                                                                     ; FPGA_IN_CDSB- ; -0.500       ; 2.193      ; 2.861      ;
; 1.141  ; inst243[3]                                  ; 74373b:inst260|15                                                                                                   ; FPGA_IN_CDSB-                                                                                   ; FPGA_IN_CDSB- ; 0.000        ; 2.373      ; 3.514      ;
; 1.149  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[2]   ; inst184                                                                                                             ; Microcomputer:inst|cpuClock                                                                     ; FPGA_IN_CDSB- ; -0.500       ; 2.198      ; 2.877      ;
; 1.150  ; FPGA_IN_SDSB-                               ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a4~porta_address_reg0  ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_CDSB- ; 0.000        ; 5.780      ; 7.214      ;
; 1.152  ; FPGA_IN_SDSB-                               ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a3~porta_address_reg0  ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_CDSB- ; 0.000        ; 6.162      ; 7.598      ;
; 1.155  ; inst274                                     ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a1~porta_address_reg0  ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_CDSB- ; 0.000        ; 1.176      ; 2.615      ;
; 1.181  ; FPGA_IN_SDSB-                               ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a11~porta_address_reg0 ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_CDSB- ; -0.500       ; 6.168      ; 7.133      ;
; 1.181  ; inst274                                     ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a4~porta_address_reg0  ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_CDSB- ; 0.000        ; 1.141      ; 2.606      ;
; 1.207  ; FPGA_IN_SDSB-                               ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a13~porta_address_reg0 ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_CDSB- ; 0.000        ; 5.764      ; 7.255      ;
; 1.217  ; FPGA_IN_SDSB-                               ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a9~porta_address_reg0  ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_CDSB- ; -0.500       ; 6.589      ; 7.590      ;
; 1.225  ; inst274                                     ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a14~porta_address_reg0 ; FPGA_IN_CDSB-                                                                                   ; FPGA_IN_CDSB- ; -0.500       ; 1.581      ; 2.580      ;
; 1.227  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[1]   ; inst272                                                                                                             ; Microcomputer:inst|cpuClock                                                                     ; FPGA_IN_CDSB- ; 0.000        ; 1.628      ; 3.097      ;
; 1.228  ; FPGA_IN_SDSB-                               ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a14~porta_address_reg0 ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_CDSB- ; -0.500       ; 6.202      ; 7.214      ;
; 1.233  ; inst274                                     ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a15~porta_address_reg0 ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_CDSB- ; 0.000        ; 1.999      ; 3.516      ;
; 1.240  ; inst253[3]                                  ; 74373b:inst261|15                                                                                                   ; FPGA_IN_CDSB-                                                                                   ; FPGA_IN_CDSB- ; 0.000        ; 2.593      ; 3.833      ;
; 1.240  ; inst243[0]                                  ; 74373b:inst260|12                                                                                                   ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_CDSB- ; 0.000        ; 2.225      ; 3.495      ;
; 1.246  ; inst243[1]                                  ; 74373b:inst260|13                                                                                                   ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_CDSB- ; 0.000        ; 2.223      ; 3.499      ;
; 1.250  ; inst274                                     ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a2~porta_address_reg0  ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_CDSB- ; 0.000        ; 1.162      ; 2.696      ;
; 1.252  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[1]   ; inst183                                                                                                             ; Microcomputer:inst|cpuClock                                                                     ; FPGA_IN_CDSB- ; -0.500       ; 2.961      ; 3.743      ;
; 1.258  ; inst243[3]                                  ; 74373b:inst260|15                                                                                                   ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_CDSB- ; 0.000        ; 2.226      ; 3.514      ;
; 1.265  ; inst253[3]                                  ; 74373b:inst261|15                                                                                                   ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_CDSB- ; 0.000        ; 2.538      ; 3.833      ;
; 1.284  ; FPGA_IN_SDSB-                               ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a10~porta_address_reg0 ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_CDSB- ; -0.500       ; 6.213      ; 7.281      ;
; 1.292  ; inst274                                     ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a7~porta_address_reg0  ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_CDSB- ; 0.000        ; 1.949      ; 3.525      ;
+--------+---------------------------------------------+---------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+---------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'inst4|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                               ;
+--------+---------------------------------+-----------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                           ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+-----------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -0.266 ; FPGA_IN_BOARD_RESET-            ; spi_master:inst490|clk_toggles[0] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.239      ; 4.295      ;
; -0.266 ; FPGA_IN_BOARD_RESET-            ; spi_master:inst490|clk_toggles[4] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.239      ; 4.295      ;
; -0.266 ; FPGA_IN_BOARD_RESET-            ; spi_master:inst490|clk_toggles[2] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.239      ; 4.295      ;
; -0.266 ; FPGA_IN_BOARD_RESET-            ; spi_master:inst490|clk_toggles[1] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.239      ; 4.295      ;
; -0.266 ; FPGA_IN_BOARD_RESET-            ; spi_master:inst490|clk_toggles[3] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.239      ; 4.295      ;
; -0.226 ; FPGA_IN_BOARD_RESET-            ; spi_master:inst490|sclk           ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.240      ; 4.336      ;
; -0.051 ; FPGA_IN_BOARD_RESET-            ; spi_master:inst490|clk_ratio[31]  ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.240      ; 4.511      ;
; -0.035 ; FPGA_IN_BOARD_RESET-            ; spi_master:inst490|assert_data    ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.239      ; 4.526      ;
; -0.005 ; FPGA_IN_BOARD_RESET-            ; spi_master:inst490|rx_buffer[5]   ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.240      ; 4.557      ;
; -0.005 ; FPGA_IN_BOARD_RESET-            ; spi_master:inst490|rx_buffer[4]   ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.240      ; 4.557      ;
; -0.005 ; FPGA_IN_BOARD_RESET-            ; spi_master:inst490|rx_buffer[3]   ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.240      ; 4.557      ;
; -0.005 ; FPGA_IN_BOARD_RESET-            ; spi_master:inst490|rx_buffer[2]   ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.240      ; 4.557      ;
; -0.005 ; FPGA_IN_BOARD_RESET-            ; spi_master:inst490|rx_buffer[1]   ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.240      ; 4.557      ;
; -0.005 ; FPGA_IN_BOARD_RESET-            ; spi_master:inst490|rx_buffer[0]   ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.240      ; 4.557      ;
; -0.005 ; FPGA_IN_BOARD_RESET-            ; spi_master:inst490|rx_buffer[6]   ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.240      ; 4.557      ;
; -0.005 ; FPGA_IN_BOARD_RESET-            ; spi_master:inst490|rx_buffer[7]   ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.240      ; 4.557      ;
; -0.005 ; FPGA_IN_BOARD_RESET-            ; spi_master:inst490|clk_toggles[0] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 4.239      ; 4.056      ;
; -0.005 ; FPGA_IN_BOARD_RESET-            ; spi_master:inst490|clk_toggles[4] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 4.239      ; 4.056      ;
; -0.005 ; FPGA_IN_BOARD_RESET-            ; spi_master:inst490|clk_toggles[2] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 4.239      ; 4.056      ;
; -0.005 ; FPGA_IN_BOARD_RESET-            ; spi_master:inst490|clk_toggles[1] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 4.239      ; 4.056      ;
; -0.005 ; FPGA_IN_BOARD_RESET-            ; spi_master:inst490|clk_toggles[3] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 4.239      ; 4.056      ;
; 0.088  ; FPGA_IN_BOARD_RESET-            ; spi_master:inst490|tx_buffer[7]   ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.235      ; 4.645      ;
; 0.088  ; FPGA_IN_BOARD_RESET-            ; spi_master:inst490|tx_buffer[6]   ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.235      ; 4.645      ;
; 0.088  ; FPGA_IN_BOARD_RESET-            ; spi_master:inst490|tx_buffer[5]   ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.235      ; 4.645      ;
; 0.088  ; FPGA_IN_BOARD_RESET-            ; spi_master:inst490|tx_buffer[4]   ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.235      ; 4.645      ;
; 0.096  ; spi_master:inst490|ss_n[0]      ; spi_master:inst490|ss_n[0]        ; inst4|altpll_component|auto_generated|pll1|clk[1] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.408      ; 0.746      ;
; 0.096  ; spi_master:inst490|ss_n[1]      ; spi_master:inst490|ss_n[1]        ; inst4|altpll_component|auto_generated|pll1|clk[1] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.408      ; 0.746      ;
; 0.096  ; spi_master:inst490|assert_data  ; spi_master:inst490|assert_data    ; inst4|altpll_component|auto_generated|pll1|clk[1] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.408      ; 0.746      ;
; 0.097  ; spi_master:inst490|state        ; spi_master:inst490|state          ; inst4|altpll_component|auto_generated|pll1|clk[1] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.407      ; 0.746      ;
; 0.125  ; FPGA_IN_BOARD_RESET-            ; spi_master:inst490|tx_buffer[2]   ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.231      ; 4.678      ;
; 0.129  ; FPGA_IN_BOARD_RESET-            ; spi_master:inst490|tx_buffer[3]   ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.233      ; 4.684      ;
; 0.129  ; FPGA_IN_BOARD_RESET-            ; spi_master:inst490|tx_buffer[1]   ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.233      ; 4.684      ;
; 0.129  ; FPGA_IN_BOARD_RESET-            ; spi_master:inst490|tx_buffer[0]   ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.233      ; 4.684      ;
; 0.150  ; FPGA_IN_BOARD_RESET-            ; spi_master:inst490|assert_data    ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 4.239      ; 4.211      ;
; 0.150  ; FPGA_IN_BOARD_RESET-            ; spi_master:inst490|clk_ratio[31]  ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 4.240      ; 4.212      ;
; 0.154  ; inst500                         ; spi_master:inst490|tx_buffer[2]   ; FPGA_IN_SDSB-                                     ; inst4|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 0.499      ; 0.475      ;
; 0.170  ; FPGA_IN_BOARD_RESET-            ; spi_master:inst490|sclk           ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 4.240      ; 4.232      ;
; 0.229  ; inst497                         ; spi_master:inst490|tx_buffer[5]   ; FPGA_IN_SDSB-                                     ; inst4|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 0.424      ; 0.475      ;
; 0.230  ; inst496                         ; spi_master:inst490|tx_buffer[6]   ; FPGA_IN_SDSB-                                     ; inst4|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 0.424      ; 0.476      ;
; 0.232  ; inst498                         ; spi_master:inst490|tx_buffer[4]   ; FPGA_IN_SDSB-                                     ; inst4|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 0.424      ; 0.478      ;
; 0.250  ; inst501                         ; spi_master:inst490|tx_buffer[1]   ; FPGA_IN_SDSB-                                     ; inst4|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 1.034      ; 1.106      ;
; 0.258  ; FPGA_IN_BOARD_RESET-            ; spi_master:inst490|rx_buffer[5]   ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 4.240      ; 4.320      ;
; 0.258  ; FPGA_IN_BOARD_RESET-            ; spi_master:inst490|rx_buffer[4]   ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 4.240      ; 4.320      ;
; 0.258  ; FPGA_IN_BOARD_RESET-            ; spi_master:inst490|rx_buffer[3]   ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 4.240      ; 4.320      ;
; 0.258  ; FPGA_IN_BOARD_RESET-            ; spi_master:inst490|rx_buffer[2]   ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 4.240      ; 4.320      ;
; 0.258  ; FPGA_IN_BOARD_RESET-            ; spi_master:inst490|rx_buffer[1]   ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 4.240      ; 4.320      ;
; 0.258  ; FPGA_IN_BOARD_RESET-            ; spi_master:inst490|rx_buffer[0]   ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 4.240      ; 4.320      ;
; 0.258  ; FPGA_IN_BOARD_RESET-            ; spi_master:inst490|rx_buffer[6]   ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 4.240      ; 4.320      ;
; 0.258  ; FPGA_IN_BOARD_RESET-            ; spi_master:inst490|rx_buffer[7]   ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 4.240      ; 4.320      ;
; 0.297  ; inst499                         ; spi_master:inst490|tx_buffer[3]   ; FPGA_IN_SDSB-                                     ; inst4|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 1.033      ; 1.152      ;
; 0.321  ; FPGA_IN_BOARD_RESET-            ; spi_master:inst490|tx_buffer[7]   ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 4.235      ; 4.378      ;
; 0.321  ; FPGA_IN_BOARD_RESET-            ; spi_master:inst490|tx_buffer[6]   ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 4.235      ; 4.378      ;
; 0.321  ; FPGA_IN_BOARD_RESET-            ; spi_master:inst490|tx_buffer[5]   ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 4.235      ; 4.378      ;
; 0.321  ; FPGA_IN_BOARD_RESET-            ; spi_master:inst490|tx_buffer[4]   ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 4.235      ; 4.378      ;
; 0.337  ; inst495                         ; spi_master:inst490|tx_buffer[7]   ; FPGA_IN_SDSB-                                     ; inst4|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 0.316      ; 0.475      ;
; 0.364  ; FPGA_IN_BOARD_RESET-            ; spi_master:inst490|tx_buffer[2]   ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 4.231      ; 4.417      ;
; 0.369  ; FPGA_IN_BOARD_RESET-            ; spi_master:inst490|tx_buffer[3]   ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 4.233      ; 4.424      ;
; 0.369  ; FPGA_IN_BOARD_RESET-            ; spi_master:inst490|tx_buffer[1]   ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 4.233      ; 4.424      ;
; 0.369  ; FPGA_IN_BOARD_RESET-            ; spi_master:inst490|tx_buffer[0]   ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 4.233      ; 4.424      ;
; 0.446  ; inst468                         ; inst506                           ; FPGA_IN_CDSB-                                     ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.247      ; 1.015      ;
; 0.453  ; spi_master:inst490|ss_n[0]      ; spi_master:inst490|ss_n[0]        ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; spi_master:inst490|ss_n[1]      ; spi_master:inst490|ss_n[1]        ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; spi_master:inst490|assert_data  ; spi_master:inst490|assert_data    ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.454  ; spi_master:inst490|state        ; spi_master:inst490|state          ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.507  ; inst512                         ; inst517                           ; FPGA_IN_CDSB-                                     ; inst4|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 0.664      ; 0.993      ;
; 0.579  ; inst502                         ; spi_master:inst490|tx_buffer[0]   ; FPGA_IN_SDSB-                                     ; inst4|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 0.760      ; 1.161      ;
; 0.725  ; FPGA_IN_BOARD_RESET-            ; spi_master:inst490|count[23]      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.244      ; 5.291      ;
; 0.728  ; FPGA_IN_BOARD_RESET-            ; spi_master:inst490|count[29]      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.244      ; 5.294      ;
; 0.728  ; FPGA_IN_BOARD_RESET-            ; spi_master:inst490|count[0]       ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.244      ; 5.294      ;
; 0.728  ; FPGA_IN_BOARD_RESET-            ; spi_master:inst490|count[16]      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.244      ; 5.294      ;
; 0.728  ; FPGA_IN_BOARD_RESET-            ; spi_master:inst490|count[17]      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.244      ; 5.294      ;
; 0.728  ; FPGA_IN_BOARD_RESET-            ; spi_master:inst490|count[18]      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.244      ; 5.294      ;
; 0.728  ; FPGA_IN_BOARD_RESET-            ; spi_master:inst490|count[19]      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.244      ; 5.294      ;
; 0.728  ; FPGA_IN_BOARD_RESET-            ; spi_master:inst490|count[20]      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.244      ; 5.294      ;
; 0.728  ; FPGA_IN_BOARD_RESET-            ; spi_master:inst490|count[21]      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.244      ; 5.294      ;
; 0.728  ; FPGA_IN_BOARD_RESET-            ; spi_master:inst490|count[22]      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.244      ; 5.294      ;
; 0.728  ; FPGA_IN_BOARD_RESET-            ; spi_master:inst490|count[24]      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.244      ; 5.294      ;
; 0.728  ; FPGA_IN_BOARD_RESET-            ; spi_master:inst490|count[25]      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.244      ; 5.294      ;
; 0.728  ; FPGA_IN_BOARD_RESET-            ; spi_master:inst490|count[27]      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.244      ; 5.294      ;
; 0.728  ; FPGA_IN_BOARD_RESET-            ; spi_master:inst490|count[28]      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.244      ; 5.294      ;
; 0.728  ; FPGA_IN_BOARD_RESET-            ; spi_master:inst490|count[31]      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.244      ; 5.294      ;
; 0.728  ; FPGA_IN_BOARD_RESET-            ; spi_master:inst490|count[30]      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.244      ; 5.294      ;
; 0.735  ; FPGA_IN_BOARD_RESET-            ; spi_master:inst490|count[1]       ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.245      ; 5.302      ;
; 0.735  ; FPGA_IN_BOARD_RESET-            ; spi_master:inst490|count[2]       ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.245      ; 5.302      ;
; 0.735  ; FPGA_IN_BOARD_RESET-            ; spi_master:inst490|count[3]       ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.245      ; 5.302      ;
; 0.735  ; FPGA_IN_BOARD_RESET-            ; spi_master:inst490|count[4]       ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.245      ; 5.302      ;
; 0.735  ; FPGA_IN_BOARD_RESET-            ; spi_master:inst490|count[5]       ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.245      ; 5.302      ;
; 0.735  ; FPGA_IN_BOARD_RESET-            ; spi_master:inst490|count[6]       ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.245      ; 5.302      ;
; 0.735  ; FPGA_IN_BOARD_RESET-            ; spi_master:inst490|count[7]       ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.245      ; 5.302      ;
; 0.735  ; FPGA_IN_BOARD_RESET-            ; spi_master:inst490|count[9]       ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.245      ; 5.302      ;
; 0.735  ; FPGA_IN_BOARD_RESET-            ; spi_master:inst490|count[10]      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.245      ; 5.302      ;
; 0.735  ; FPGA_IN_BOARD_RESET-            ; spi_master:inst490|count[11]      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.245      ; 5.302      ;
; 0.735  ; FPGA_IN_BOARD_RESET-            ; spi_master:inst490|count[12]      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.245      ; 5.302      ;
; 0.735  ; FPGA_IN_BOARD_RESET-            ; spi_master:inst490|count[13]      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.245      ; 5.302      ;
; 0.735  ; FPGA_IN_BOARD_RESET-            ; spi_master:inst490|count[14]      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.245      ; 5.302      ;
; 0.735  ; FPGA_IN_BOARD_RESET-            ; spi_master:inst490|count[15]      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.245      ; 5.302      ;
; 0.758  ; spi_master:inst490|rx_buffer[3] ; spi_master:inst490|rx_data[3]     ; inst4|altpll_component|auto_generated|pll1|clk[1] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.862      ; 1.862      ;
; 0.758  ; spi_master:inst490|rx_buffer[0] ; spi_master:inst490|rx_buffer[1]   ; inst4|altpll_component|auto_generated|pll1|clk[1] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.407      ; 1.407      ;
; 0.763  ; FPGA_IN_BOARD_RESET-            ; spi_master:inst490|count[8]       ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.245      ; 5.330      ;
; 0.764  ; FPGA_IN_BOARD_RESET-            ; spi_master:inst490|count[26]      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.244      ; 5.330      ;
+--------+---------------------------------+-----------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'inst4|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                               ;
+--------+---------------------------------+-----------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                           ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+-----------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -0.190 ; FPGA_IN_BOARD_RESET-            ; spi_master:inst490|clk_toggles[0] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 4.163      ; 4.295      ;
; -0.190 ; FPGA_IN_BOARD_RESET-            ; spi_master:inst490|clk_toggles[4] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 4.163      ; 4.295      ;
; -0.190 ; FPGA_IN_BOARD_RESET-            ; spi_master:inst490|clk_toggles[2] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 4.163      ; 4.295      ;
; -0.190 ; FPGA_IN_BOARD_RESET-            ; spi_master:inst490|clk_toggles[1] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 4.163      ; 4.295      ;
; -0.190 ; FPGA_IN_BOARD_RESET-            ; spi_master:inst490|clk_toggles[3] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 4.163      ; 4.295      ;
; -0.150 ; FPGA_IN_BOARD_RESET-            ; spi_master:inst490|sclk           ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 4.164      ; 4.336      ;
; 0.025  ; FPGA_IN_BOARD_RESET-            ; spi_master:inst490|clk_ratio[31]  ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 4.164      ; 4.511      ;
; 0.041  ; FPGA_IN_BOARD_RESET-            ; spi_master:inst490|assert_data    ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 4.163      ; 4.526      ;
; 0.071  ; FPGA_IN_BOARD_RESET-            ; spi_master:inst490|rx_buffer[5]   ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 4.164      ; 4.557      ;
; 0.071  ; FPGA_IN_BOARD_RESET-            ; spi_master:inst490|rx_buffer[4]   ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 4.164      ; 4.557      ;
; 0.071  ; FPGA_IN_BOARD_RESET-            ; spi_master:inst490|rx_buffer[3]   ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 4.164      ; 4.557      ;
; 0.071  ; FPGA_IN_BOARD_RESET-            ; spi_master:inst490|rx_buffer[2]   ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 4.164      ; 4.557      ;
; 0.071  ; FPGA_IN_BOARD_RESET-            ; spi_master:inst490|rx_buffer[1]   ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 4.164      ; 4.557      ;
; 0.071  ; FPGA_IN_BOARD_RESET-            ; spi_master:inst490|rx_buffer[0]   ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 4.164      ; 4.557      ;
; 0.071  ; FPGA_IN_BOARD_RESET-            ; spi_master:inst490|rx_buffer[6]   ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 4.164      ; 4.557      ;
; 0.071  ; FPGA_IN_BOARD_RESET-            ; spi_master:inst490|rx_buffer[7]   ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 4.164      ; 4.557      ;
; 0.071  ; FPGA_IN_BOARD_RESET-            ; spi_master:inst490|clk_toggles[0] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 4.163      ; 4.056      ;
; 0.071  ; FPGA_IN_BOARD_RESET-            ; spi_master:inst490|clk_toggles[4] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 4.163      ; 4.056      ;
; 0.071  ; FPGA_IN_BOARD_RESET-            ; spi_master:inst490|clk_toggles[2] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 4.163      ; 4.056      ;
; 0.071  ; FPGA_IN_BOARD_RESET-            ; spi_master:inst490|clk_toggles[1] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 4.163      ; 4.056      ;
; 0.071  ; FPGA_IN_BOARD_RESET-            ; spi_master:inst490|clk_toggles[3] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 4.163      ; 4.056      ;
; 0.164  ; FPGA_IN_BOARD_RESET-            ; spi_master:inst490|tx_buffer[7]   ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 4.159      ; 4.645      ;
; 0.164  ; FPGA_IN_BOARD_RESET-            ; spi_master:inst490|tx_buffer[6]   ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 4.159      ; 4.645      ;
; 0.164  ; FPGA_IN_BOARD_RESET-            ; spi_master:inst490|tx_buffer[5]   ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 4.159      ; 4.645      ;
; 0.164  ; FPGA_IN_BOARD_RESET-            ; spi_master:inst490|tx_buffer[4]   ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 4.159      ; 4.645      ;
; 0.201  ; FPGA_IN_BOARD_RESET-            ; spi_master:inst490|tx_buffer[2]   ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 4.155      ; 4.678      ;
; 0.205  ; FPGA_IN_BOARD_RESET-            ; spi_master:inst490|tx_buffer[3]   ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 4.157      ; 4.684      ;
; 0.205  ; FPGA_IN_BOARD_RESET-            ; spi_master:inst490|tx_buffer[1]   ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 4.157      ; 4.684      ;
; 0.205  ; FPGA_IN_BOARD_RESET-            ; spi_master:inst490|tx_buffer[0]   ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 4.157      ; 4.684      ;
; 0.223  ; spi_master:inst490|ss_n[0]      ; spi_master:inst490|ss_n[0]        ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.281      ; 0.746      ;
; 0.223  ; spi_master:inst490|ss_n[1]      ; spi_master:inst490|ss_n[1]        ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.281      ; 0.746      ;
; 0.223  ; spi_master:inst490|assert_data  ; spi_master:inst490|assert_data    ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.281      ; 0.746      ;
; 0.224  ; spi_master:inst490|state        ; spi_master:inst490|state          ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.280      ; 0.746      ;
; 0.226  ; FPGA_IN_BOARD_RESET-            ; spi_master:inst490|assert_data    ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 4.163      ; 4.211      ;
; 0.226  ; FPGA_IN_BOARD_RESET-            ; spi_master:inst490|clk_ratio[31]  ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 4.164      ; 4.212      ;
; 0.230  ; inst500                         ; spi_master:inst490|tx_buffer[2]   ; FPGA_IN_SDSB-                                     ; inst4|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 0.423      ; 0.475      ;
; 0.246  ; FPGA_IN_BOARD_RESET-            ; spi_master:inst490|sclk           ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 4.164      ; 4.232      ;
; 0.305  ; inst497                         ; spi_master:inst490|tx_buffer[5]   ; FPGA_IN_SDSB-                                     ; inst4|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 0.348      ; 0.475      ;
; 0.306  ; inst496                         ; spi_master:inst490|tx_buffer[6]   ; FPGA_IN_SDSB-                                     ; inst4|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 0.348      ; 0.476      ;
; 0.308  ; inst498                         ; spi_master:inst490|tx_buffer[4]   ; FPGA_IN_SDSB-                                     ; inst4|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 0.348      ; 0.478      ;
; 0.326  ; inst501                         ; spi_master:inst490|tx_buffer[1]   ; FPGA_IN_SDSB-                                     ; inst4|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 0.958      ; 1.106      ;
; 0.334  ; FPGA_IN_BOARD_RESET-            ; spi_master:inst490|rx_buffer[5]   ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 4.164      ; 4.320      ;
; 0.334  ; FPGA_IN_BOARD_RESET-            ; spi_master:inst490|rx_buffer[4]   ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 4.164      ; 4.320      ;
; 0.334  ; FPGA_IN_BOARD_RESET-            ; spi_master:inst490|rx_buffer[3]   ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 4.164      ; 4.320      ;
; 0.334  ; FPGA_IN_BOARD_RESET-            ; spi_master:inst490|rx_buffer[2]   ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 4.164      ; 4.320      ;
; 0.334  ; FPGA_IN_BOARD_RESET-            ; spi_master:inst490|rx_buffer[1]   ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 4.164      ; 4.320      ;
; 0.334  ; FPGA_IN_BOARD_RESET-            ; spi_master:inst490|rx_buffer[0]   ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 4.164      ; 4.320      ;
; 0.334  ; FPGA_IN_BOARD_RESET-            ; spi_master:inst490|rx_buffer[6]   ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 4.164      ; 4.320      ;
; 0.334  ; FPGA_IN_BOARD_RESET-            ; spi_master:inst490|rx_buffer[7]   ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 4.164      ; 4.320      ;
; 0.373  ; inst499                         ; spi_master:inst490|tx_buffer[3]   ; FPGA_IN_SDSB-                                     ; inst4|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 0.957      ; 1.152      ;
; 0.397  ; FPGA_IN_BOARD_RESET-            ; spi_master:inst490|tx_buffer[7]   ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 4.159      ; 4.378      ;
; 0.397  ; FPGA_IN_BOARD_RESET-            ; spi_master:inst490|tx_buffer[6]   ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 4.159      ; 4.378      ;
; 0.397  ; FPGA_IN_BOARD_RESET-            ; spi_master:inst490|tx_buffer[5]   ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 4.159      ; 4.378      ;
; 0.397  ; FPGA_IN_BOARD_RESET-            ; spi_master:inst490|tx_buffer[4]   ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 4.159      ; 4.378      ;
; 0.413  ; inst495                         ; spi_master:inst490|tx_buffer[7]   ; FPGA_IN_SDSB-                                     ; inst4|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 0.240      ; 0.475      ;
; 0.440  ; FPGA_IN_BOARD_RESET-            ; spi_master:inst490|tx_buffer[2]   ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 4.155      ; 4.417      ;
; 0.445  ; FPGA_IN_BOARD_RESET-            ; spi_master:inst490|tx_buffer[3]   ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 4.157      ; 4.424      ;
; 0.445  ; FPGA_IN_BOARD_RESET-            ; spi_master:inst490|tx_buffer[1]   ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 4.157      ; 4.424      ;
; 0.445  ; FPGA_IN_BOARD_RESET-            ; spi_master:inst490|tx_buffer[0]   ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 4.157      ; 4.424      ;
; 0.453  ; spi_master:inst490|ss_n[0]      ; spi_master:inst490|ss_n[0]        ; inst4|altpll_component|auto_generated|pll1|clk[1] ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; spi_master:inst490|ss_n[1]      ; spi_master:inst490|ss_n[1]        ; inst4|altpll_component|auto_generated|pll1|clk[1] ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; spi_master:inst490|assert_data  ; spi_master:inst490|assert_data    ; inst4|altpll_component|auto_generated|pll1|clk[1] ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.454  ; spi_master:inst490|state        ; spi_master:inst490|state          ; inst4|altpll_component|auto_generated|pll1|clk[1] ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.522  ; inst468                         ; inst506                           ; FPGA_IN_CDSB-                                     ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.171      ; 1.015      ;
; 0.583  ; inst512                         ; inst517                           ; FPGA_IN_CDSB-                                     ; inst4|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 0.588      ; 0.993      ;
; 0.655  ; inst502                         ; spi_master:inst490|tx_buffer[0]   ; FPGA_IN_SDSB-                                     ; inst4|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 0.684      ; 1.161      ;
; 0.801  ; FPGA_IN_BOARD_RESET-            ; spi_master:inst490|count[23]      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 4.168      ; 5.291      ;
; 0.804  ; FPGA_IN_BOARD_RESET-            ; spi_master:inst490|count[29]      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 4.168      ; 5.294      ;
; 0.804  ; FPGA_IN_BOARD_RESET-            ; spi_master:inst490|count[0]       ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 4.168      ; 5.294      ;
; 0.804  ; FPGA_IN_BOARD_RESET-            ; spi_master:inst490|count[16]      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 4.168      ; 5.294      ;
; 0.804  ; FPGA_IN_BOARD_RESET-            ; spi_master:inst490|count[17]      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 4.168      ; 5.294      ;
; 0.804  ; FPGA_IN_BOARD_RESET-            ; spi_master:inst490|count[18]      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 4.168      ; 5.294      ;
; 0.804  ; FPGA_IN_BOARD_RESET-            ; spi_master:inst490|count[19]      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 4.168      ; 5.294      ;
; 0.804  ; FPGA_IN_BOARD_RESET-            ; spi_master:inst490|count[20]      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 4.168      ; 5.294      ;
; 0.804  ; FPGA_IN_BOARD_RESET-            ; spi_master:inst490|count[21]      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 4.168      ; 5.294      ;
; 0.804  ; FPGA_IN_BOARD_RESET-            ; spi_master:inst490|count[22]      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 4.168      ; 5.294      ;
; 0.804  ; FPGA_IN_BOARD_RESET-            ; spi_master:inst490|count[24]      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 4.168      ; 5.294      ;
; 0.804  ; FPGA_IN_BOARD_RESET-            ; spi_master:inst490|count[25]      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 4.168      ; 5.294      ;
; 0.804  ; FPGA_IN_BOARD_RESET-            ; spi_master:inst490|count[27]      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 4.168      ; 5.294      ;
; 0.804  ; FPGA_IN_BOARD_RESET-            ; spi_master:inst490|count[28]      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 4.168      ; 5.294      ;
; 0.804  ; FPGA_IN_BOARD_RESET-            ; spi_master:inst490|count[31]      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 4.168      ; 5.294      ;
; 0.804  ; FPGA_IN_BOARD_RESET-            ; spi_master:inst490|count[30]      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 4.168      ; 5.294      ;
; 0.811  ; FPGA_IN_BOARD_RESET-            ; spi_master:inst490|count[1]       ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 4.169      ; 5.302      ;
; 0.811  ; FPGA_IN_BOARD_RESET-            ; spi_master:inst490|count[2]       ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 4.169      ; 5.302      ;
; 0.811  ; FPGA_IN_BOARD_RESET-            ; spi_master:inst490|count[3]       ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 4.169      ; 5.302      ;
; 0.811  ; FPGA_IN_BOARD_RESET-            ; spi_master:inst490|count[4]       ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 4.169      ; 5.302      ;
; 0.811  ; FPGA_IN_BOARD_RESET-            ; spi_master:inst490|count[5]       ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 4.169      ; 5.302      ;
; 0.811  ; FPGA_IN_BOARD_RESET-            ; spi_master:inst490|count[6]       ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 4.169      ; 5.302      ;
; 0.811  ; FPGA_IN_BOARD_RESET-            ; spi_master:inst490|count[7]       ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 4.169      ; 5.302      ;
; 0.811  ; FPGA_IN_BOARD_RESET-            ; spi_master:inst490|count[9]       ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 4.169      ; 5.302      ;
; 0.811  ; FPGA_IN_BOARD_RESET-            ; spi_master:inst490|count[10]      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 4.169      ; 5.302      ;
; 0.811  ; FPGA_IN_BOARD_RESET-            ; spi_master:inst490|count[11]      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 4.169      ; 5.302      ;
; 0.811  ; FPGA_IN_BOARD_RESET-            ; spi_master:inst490|count[12]      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 4.169      ; 5.302      ;
; 0.811  ; FPGA_IN_BOARD_RESET-            ; spi_master:inst490|count[13]      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 4.169      ; 5.302      ;
; 0.811  ; FPGA_IN_BOARD_RESET-            ; spi_master:inst490|count[14]      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 4.169      ; 5.302      ;
; 0.811  ; FPGA_IN_BOARD_RESET-            ; spi_master:inst490|count[15]      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 4.169      ; 5.302      ;
; 0.839  ; FPGA_IN_BOARD_RESET-            ; spi_master:inst490|count[8]       ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 4.169      ; 5.330      ;
; 0.840  ; FPGA_IN_BOARD_RESET-            ; spi_master:inst490|count[26]      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 4.168      ; 5.330      ;
; 0.885  ; spi_master:inst490|rx_buffer[3] ; spi_master:inst490|rx_data[3]     ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.735      ; 1.862      ;
; 0.885  ; spi_master:inst490|rx_buffer[0] ; spi_master:inst490|rx_buffer[1]   ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.280      ; 1.407      ;
+--------+---------------------------------+-----------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]'                                                                                                                                                                                                           ;
+--------+-----------------------------------------+-----------------------------------------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                               ; To Node                                 ; Launch Clock                                                                                    ; Latch Clock                                                                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------+-----------------------------------------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -0.018 ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|clk_ratio[31]  ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 2.623      ; 2.847      ;
; -0.017 ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|sclk           ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 2.623      ; 2.848      ;
; 0.454  ; spi_16bit_master:inst347|assert_data    ; spi_16bit_master:inst347|assert_data    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 0.080      ; 0.746      ;
; 0.455  ; spi_16bit_master:inst347|sclk           ; spi_16bit_master:inst347|sclk           ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455  ; spi_16bit_master:inst347|ss_n[0]        ; spi_16bit_master:inst347|ss_n[0]        ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455  ; spi_16bit_master:inst347|ss_n[1]        ; spi_16bit_master:inst347|ss_n[1]        ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455  ; spi_16bit_master:inst347|clk_ratio[31]  ; spi_16bit_master:inst347|clk_ratio[31]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 0.079      ; 0.746      ;
; 0.527  ; spi_16bit_master:inst347|clk_toggles[5] ; spi_16bit_master:inst347|clk_toggles[5] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 0.080      ; 0.819      ;
; 0.528  ; spi_16bit_master:inst347|rx_buffer[6]   ; spi_16bit_master:inst347|rx_buffer[7]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 0.079      ; 0.819      ;
; 0.529  ; spi_16bit_master:inst347|rx_buffer[3]   ; spi_16bit_master:inst347|rx_buffer[4]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 0.079      ; 0.820      ;
; 0.559  ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|assert_data    ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 2.623      ; 3.424      ;
; 0.573  ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|count[21]      ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 2.628      ; 3.443      ;
; 0.573  ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|count[24]      ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 2.628      ; 3.443      ;
; 0.573  ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|count[22]      ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 2.628      ; 3.443      ;
; 0.573  ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|count[23]      ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 2.628      ; 3.443      ;
; 0.573  ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|count[27]      ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 2.628      ; 3.443      ;
; 0.573  ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|count[25]      ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 2.628      ; 3.443      ;
; 0.573  ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|count[26]      ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 2.628      ; 3.443      ;
; 0.573  ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|count[28]      ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 2.628      ; 3.443      ;
; 0.573  ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|count[31]      ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 2.628      ; 3.443      ;
; 0.573  ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|count[30]      ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 2.628      ; 3.443      ;
; 0.573  ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|count[9]       ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 2.628      ; 3.443      ;
; 0.573  ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|count[10]      ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 2.628      ; 3.443      ;
; 0.573  ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|count[11]      ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 2.628      ; 3.443      ;
; 0.573  ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|count[12]      ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 2.628      ; 3.443      ;
; 0.643  ; spi_16bit_master:inst347|tx_buffer[13]  ; spi_16bit_master:inst347|tx_buffer[14]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 0.079      ; 0.934      ;
; 0.643  ; spi_16bit_master:inst347|tx_buffer[12]  ; spi_16bit_master:inst347|tx_buffer[13]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 0.079      ; 0.934      ;
; 0.643  ; spi_16bit_master:inst347|tx_buffer[5]   ; spi_16bit_master:inst347|tx_buffer[6]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 0.079      ; 0.934      ;
; 0.644  ; spi_16bit_master:inst347|tx_buffer[14]  ; spi_16bit_master:inst347|tx_buffer[15]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 0.079      ; 0.935      ;
; 0.644  ; spi_16bit_master:inst347|tx_buffer[9]   ; spi_16bit_master:inst347|tx_buffer[10]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 0.079      ; 0.935      ;
; 0.644  ; spi_16bit_master:inst347|tx_buffer[7]   ; spi_16bit_master:inst347|tx_buffer[8]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 0.079      ; 0.935      ;
; 0.644  ; spi_16bit_master:inst347|tx_buffer[1]   ; spi_16bit_master:inst347|tx_buffer[2]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 0.080      ; 0.936      ;
; 0.646  ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|sclk           ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; -0.500       ; 2.623      ; 3.011      ;
; 0.662  ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|clk_ratio[31]  ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; -0.500       ; 2.623      ; 3.027      ;
; 0.698  ; spi_16bit_master:inst347|rx_buffer[4]   ; spi_16bit_master:inst347|rx_buffer[5]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 0.079      ; 0.989      ;
; 0.707  ; spi_16bit_master:inst347|rx_buffer[2]   ; spi_16bit_master:inst347|rx_buffer[3]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 0.079      ; 0.998      ;
; 0.707  ; spi_16bit_master:inst347|rx_buffer[0]   ; spi_16bit_master:inst347|rx_data[0]     ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 0.079      ; 0.998      ;
; 0.708  ; spi_16bit_master:inst347|rx_buffer[5]   ; spi_16bit_master:inst347|rx_buffer[6]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 0.079      ; 0.999      ;
; 0.709  ; spi_16bit_master:inst347|rx_buffer[5]   ; spi_16bit_master:inst347|rx_data[5]     ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 0.079      ; 1.000      ;
; 0.709  ; spi_16bit_master:inst347|rx_buffer[0]   ; spi_16bit_master:inst347|rx_buffer[1]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 0.079      ; 1.000      ;
; 0.710  ; spi_16bit_master:inst347|rx_buffer[1]   ; spi_16bit_master:inst347|rx_data[1]     ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 0.079      ; 1.001      ;
; 0.710  ; spi_16bit_master:inst347|rx_buffer[1]   ; spi_16bit_master:inst347|rx_buffer[2]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 0.079      ; 1.001      ;
; 0.711  ; spi_16bit_master:inst347|rx_buffer[2]   ; spi_16bit_master:inst347|rx_data[2]     ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 0.079      ; 1.002      ;
; 0.731  ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|count[15]      ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 2.628      ; 3.601      ;
; 0.731  ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|count[20]      ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 2.628      ; 3.601      ;
; 0.731  ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|count[16]      ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 2.628      ; 3.601      ;
; 0.731  ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|count[17]      ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 2.628      ; 3.601      ;
; 0.731  ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|count[18]      ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 2.628      ; 3.601      ;
; 0.731  ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|count[19]      ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 2.628      ; 3.601      ;
; 0.731  ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|count[1]       ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 2.628      ; 3.601      ;
; 0.731  ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|count[2]       ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 2.628      ; 3.601      ;
; 0.731  ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|count[3]       ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 2.628      ; 3.601      ;
; 0.731  ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|count[4]       ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 2.628      ; 3.601      ;
; 0.731  ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|count[13]      ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 2.628      ; 3.601      ;
; 0.731  ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|count[14]      ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 2.628      ; 3.601      ;
; 0.745  ; spi_16bit_master:inst347|tx_buffer[6]   ; spi_16bit_master:inst347|tx_buffer[7]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 0.079      ; 1.036      ;
; 0.746  ; spi_16bit_master:inst347|tx_buffer[8]   ; spi_16bit_master:inst347|tx_buffer[9]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 0.079      ; 1.037      ;
; 0.747  ; spi_16bit_master:inst347|tx_buffer[4]   ; spi_16bit_master:inst347|tx_buffer[5]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 0.079      ; 1.038      ;
; 0.747  ; spi_16bit_master:inst347|clk_toggles[3] ; spi_16bit_master:inst347|clk_toggles[3] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 0.080      ; 1.039      ;
; 0.747  ; spi_16bit_master:inst347|clk_toggles[1] ; spi_16bit_master:inst347|clk_toggles[1] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 0.080      ; 1.039      ;
; 0.748  ; spi_16bit_master:inst347|tx_buffer[10]  ; spi_16bit_master:inst347|tx_buffer[11]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 0.079      ; 1.039      ;
; 0.748  ; spi_16bit_master:inst347|clk_toggles[2] ; spi_16bit_master:inst347|clk_toggles[2] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 0.080      ; 1.040      ;
; 0.750  ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|rx_buffer[5]   ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 2.624      ; 3.616      ;
; 0.750  ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|rx_buffer[4]   ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 2.624      ; 3.616      ;
; 0.750  ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|rx_buffer[3]   ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 2.624      ; 3.616      ;
; 0.750  ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|rx_buffer[2]   ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 2.624      ; 3.616      ;
; 0.750  ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|rx_buffer[1]   ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 2.624      ; 3.616      ;
; 0.750  ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|rx_buffer[0]   ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 2.624      ; 3.616      ;
; 0.750  ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|rx_buffer[6]   ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 2.624      ; 3.616      ;
; 0.750  ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|rx_buffer[7]   ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 2.624      ; 3.616      ;
; 0.750  ; spi_16bit_master:inst347|clk_toggles[4] ; spi_16bit_master:inst347|clk_toggles[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 0.080      ; 1.042      ;
; 0.797  ; spi_16bit_master:inst347|clk_toggles[0] ; spi_16bit_master:inst347|clk_toggles[0] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 0.080      ; 1.089      ;
; 0.803  ; spi_16bit_master:inst347|clk_ratio[31]  ; spi_16bit_master:inst347|ss_n[0]        ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 0.079      ; 1.094      ;
; 0.817  ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|clk_toggles[3] ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 2.623      ; 3.682      ;
; 0.817  ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|clk_toggles[5] ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 2.623      ; 3.682      ;
; 0.817  ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|clk_toggles[0] ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 2.623      ; 3.682      ;
; 0.817  ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|clk_toggles[1] ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 2.623      ; 3.682      ;
; 0.817  ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|clk_toggles[2] ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 2.623      ; 3.682      ;
; 0.817  ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|clk_toggles[4] ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 2.623      ; 3.682      ;
; 0.825  ; spi_16bit_master:inst347|clk_ratio[31]  ; spi_16bit_master:inst347|ss_n[1]        ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 0.079      ; 1.116      ;
; 0.893  ; spi_16bit_master:inst347|tx_buffer[11]  ; spi_16bit_master:inst347|tx_buffer[12]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 0.078      ; 1.183      ;
; 0.893  ; spi_16bit_master:inst347|tx_buffer[3]   ; spi_16bit_master:inst347|tx_buffer[4]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 0.078      ; 1.183      ;
; 0.935  ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|tx_buffer[11]  ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 2.620      ; 3.797      ;
; 0.935  ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|tx_buffer[10]  ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 2.620      ; 3.797      ;
; 0.935  ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|tx_buffer[9]   ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 2.620      ; 3.797      ;
; 0.935  ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|tx_buffer[8]   ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 2.620      ; 3.797      ;
; 0.935  ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|tx_buffer[7]   ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 2.620      ; 3.797      ;
; 0.935  ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|tx_buffer[6]   ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 2.620      ; 3.797      ;
; 0.935  ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|tx_buffer[5]   ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 2.620      ; 3.797      ;
; 0.935  ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|tx_buffer[4]   ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 2.620      ; 3.797      ;
; 0.944  ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|tx_buffer[15]  ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 2.619      ; 3.805      ;
; 0.944  ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|tx_buffer[14]  ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 2.619      ; 3.805      ;
; 0.944  ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|tx_buffer[13]  ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 2.619      ; 3.805      ;
; 0.944  ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|tx_buffer[12]  ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 2.619      ; 3.805      ;
; 0.946  ; spi_16bit_master:inst347|tx_buffer[0]   ; spi_16bit_master:inst347|tx_buffer[1]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 0.080      ; 1.238      ;
; 0.946  ; spi_16bit_master:inst347|rx_buffer[7]   ; spi_16bit_master:inst347|rx_data[7]     ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 0.079      ; 1.237      ;
; 0.948  ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|tx_buffer[3]   ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 2.622      ; 3.812      ;
; 0.948  ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|tx_buffer[2]   ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 2.622      ; 3.812      ;
; 0.948  ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|tx_buffer[1]   ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 2.622      ; 3.812      ;
; 0.948  ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|tx_buffer[0]   ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 2.622      ; 3.812      ;
+--------+-----------------------------------------+-----------------------------------------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'inst4|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                                                                      ;
+-------+-------------------------------------------+-----------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                 ; To Node                                                                                                         ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------+-----------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.432 ; vga80x40:inst7|ctrm:\counters:U_CHRY|c[1] ; vga80x40:inst7|ctrm:\counters:U_CHRY|c[1]                                                                       ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.102      ; 0.746      ;
; 0.453 ; vga80x40:inst7|losr:U_LOSR|data[0]        ; vga80x40:inst7|losr:U_LOSR|data[0]                                                                              ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; vga80x40:inst7|ctrm:\counters:U_CHRY|c[2] ; vga80x40:inst7|ctrm:\counters:U_CHRY|c[2]                                                                       ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; vga80x40:inst7|ctrm:\counters:U_CHRX|c[2] ; vga80x40:inst7|ctrm:\counters:U_CHRX|c[2]                                                                       ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; vga80x40:inst7|ctrm:\counters:U_CHRX|c[1] ; vga80x40:inst7|ctrm:\counters:U_CHRX|c[1]                                                                       ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.746      ;
; 0.465 ; vga80x40:inst7|\hw_cursor:counter[0]      ; vga80x40:inst7|\hw_cursor:counter[0]                                                                            ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.758      ;
; 0.465 ; vga80x40:inst7|ctrm:\counters:U_CHRY|c[0] ; vga80x40:inst7|ctrm:\counters:U_CHRY|c[0]                                                                       ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.758      ;
; 0.501 ; 74165:inst103|70                          ; 74165:inst103|79                                                                                                ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.793      ;
; 0.642 ; Microcomputer:inst|T80s:cpu1|T80:u0|M1_n  ; 74373:inst59|17                                                                                                 ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.295      ; 1.037      ;
; 0.643 ; vga80x40:inst7|losr:U_LOSR|data[0]        ; vga80x40:inst7|losr:U_LOSR|data[1]                                                                              ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.936      ;
; 0.683 ; Microcomputer:inst|T80s:cpu1|WR_n         ; 74164:inst37|3                                                                                                  ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 3.177      ; 4.172      ;
; 0.689 ; 74165:inst103|84                          ; 74165:inst103|93                                                                                                ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.981      ;
; 0.696 ; FPGA_IN_CDSB-                             ; 74164:inst37|3                                                                                                  ; FPGA_IN_CDSB-                                     ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 4.362      ; 5.380      ;
; 0.698 ; 74165:inst103|79                          ; 74165:inst103|84                                                                                                ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.990      ;
; 0.735 ; vga80x40:inst7|\hw_cursor:counter[2]      ; vga80x40:inst7|\hw_cursor:counter[2]                                                                            ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.029      ;
; 0.736 ; vga80x40:inst7|\hw_cursor:counter[11]     ; vga80x40:inst7|\hw_cursor:counter[11]                                                                           ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.030      ;
; 0.736 ; vga80x40:inst7|\hw_cursor:counter[10]     ; vga80x40:inst7|\hw_cursor:counter[10]                                                                           ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.030      ;
; 0.736 ; vga80x40:inst7|\hw_cursor:counter[8]      ; vga80x40:inst7|\hw_cursor:counter[8]                                                                            ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.030      ;
; 0.737 ; vga80x40:inst7|\hw_cursor:counter[18]     ; vga80x40:inst7|\hw_cursor:counter[18]                                                                           ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 1.030      ;
; 0.737 ; vga80x40:inst7|\hw_cursor:counter[14]     ; vga80x40:inst7|\hw_cursor:counter[14]                                                                           ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 1.030      ;
; 0.737 ; vga80x40:inst7|\hw_cursor:counter[12]     ; vga80x40:inst7|\hw_cursor:counter[12]                                                                           ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 1.030      ;
; 0.737 ; vga80x40:inst7|\hw_cursor:counter[9]      ; vga80x40:inst7|\hw_cursor:counter[9]                                                                            ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.031      ;
; 0.737 ; vga80x40:inst7|\hw_cursor:counter[7]      ; vga80x40:inst7|\hw_cursor:counter[7]                                                                            ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.031      ;
; 0.737 ; vga80x40:inst7|\hw_cursor:counter[6]      ; vga80x40:inst7|\hw_cursor:counter[6]                                                                            ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.031      ;
; 0.737 ; vga80x40:inst7|\hw_cursor:counter[4]      ; vga80x40:inst7|\hw_cursor:counter[4]                                                                            ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.031      ;
; 0.738 ; vga80x40:inst7|\hw_cursor:counter[16]     ; vga80x40:inst7|\hw_cursor:counter[16]                                                                           ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 1.031      ;
; 0.739 ; vga80x40:inst7|losr:U_LOSR|data[6]        ; vga80x40:inst7|losr:U_LOSR|data[7]                                                                              ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 1.032      ;
; 0.739 ; vga80x40:inst7|\hw_cursor:counter[20]     ; vga80x40:inst7|\hw_cursor:counter[20]                                                                           ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 1.032      ;
; 0.739 ; vga80x40:inst7|\hw_cursor:counter[17]     ; vga80x40:inst7|\hw_cursor:counter[17]                                                                           ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 1.032      ;
; 0.739 ; vga80x40:inst7|\hw_cursor:counter[15]     ; vga80x40:inst7|\hw_cursor:counter[15]                                                                           ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 1.032      ;
; 0.739 ; vga80x40:inst7|\hw_cursor:counter[13]     ; vga80x40:inst7|\hw_cursor:counter[13]                                                                           ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 1.032      ;
; 0.739 ; vga80x40:inst7|\hw_cursor:counter[5]      ; vga80x40:inst7|\hw_cursor:counter[5]                                                                            ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.033      ;
; 0.739 ; vga80x40:inst7|\hw_cursor:counter[3]      ; vga80x40:inst7|\hw_cursor:counter[3]                                                                            ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.033      ;
; 0.741 ; vga80x40:inst7|losr:U_LOSR|data[5]        ; vga80x40:inst7|losr:U_LOSR|data[6]                                                                              ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 1.034      ;
; 0.741 ; vga80x40:inst7|losr:U_LOSR|data[4]        ; vga80x40:inst7|losr:U_LOSR|data[5]                                                                              ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 1.034      ;
; 0.741 ; vga80x40:inst7|losr:U_LOSR|data[3]        ; vga80x40:inst7|losr:U_LOSR|data[4]                                                                              ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 1.034      ;
; 0.741 ; vga80x40:inst7|losr:U_LOSR|data[2]        ; vga80x40:inst7|losr:U_LOSR|data[3]                                                                              ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 1.034      ;
; 0.741 ; vga80x40:inst7|losr:U_LOSR|data[1]        ; vga80x40:inst7|losr:U_LOSR|data[2]                                                                              ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 1.034      ;
; 0.741 ; vga80x40:inst7|\hw_cursor:counter[21]     ; vga80x40:inst7|\hw_cursor:counter[21]                                                                           ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 1.034      ;
; 0.741 ; vga80x40:inst7|\hw_cursor:counter[19]     ; vga80x40:inst7|\hw_cursor:counter[19]                                                                           ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 1.034      ;
; 0.746 ; vga80x40:inst7|ctrm:\counters:U_HCTR|c[2] ; vga80x40:inst7|ctrm:\counters:U_HCTR|c[2]                                                                       ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.100      ; 1.058      ;
; 0.750 ; vga80x40:inst7|ctrm:\counters:U_HCTR|c[5] ; vga80x40:inst7|ctrm:\counters:U_HCTR|c[5]                                                                       ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.100      ; 1.062      ;
; 0.753 ; vga80x40:inst7|ctrm:\counters:U_HCTR|c[6] ; vga80x40:inst7|ctrm:\counters:U_HCTR|c[6]                                                                       ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.100      ; 1.065      ;
; 0.756 ; vga80x40:inst7|\hw_cursor:counter[1]      ; vga80x40:inst7|\hw_cursor:counter[1]                                                                            ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.050      ;
; 0.761 ; vga80x40:inst7|ctrm:\counters:U_HCTR|c[0] ; vga80x40:inst7|ctrm:\counters:U_HCTR|c[0]                                                                       ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.100      ; 1.073      ;
; 0.763 ; vga80x40:inst7|ctrm:\counters:U_VCTR|c[1] ; vga80x40:inst7|ctrm:\counters:U_VCTR|c[1]                                                                       ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 1.056      ;
; 0.765 ; vga80x40:inst7|ctrm:\counters:U_VCTR|c[4] ; vga80x40:inst7|ctrm:\counters:U_VCTR|c[4]                                                                       ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 1.058      ;
; 0.766 ; vga80x40:inst7|\hw_cursor:counter[22]     ; vga80x40:inst7|\hw_cursor:counter[22]                                                                           ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 1.059      ;
; 0.768 ; vga80x40:inst7|ctrm:\counters:U_VCTR|c[7] ; vga80x40:inst7|ctrm:\counters:U_VCTR|c[7]                                                                       ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 1.061      ;
; 0.768 ; vga80x40:inst7|ctrm:\counters:U_VCTR|c[5] ; vga80x40:inst7|ctrm:\counters:U_VCTR|c[5]                                                                       ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 1.061      ;
; 0.771 ; vga80x40:inst7|ctrm:\counters:U_VCTR|c[8] ; vga80x40:inst7|ctrm:\counters:U_VCTR|c[8]                                                                       ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 1.064      ;
; 0.772 ; vga80x40:inst7|ctrm:\counters:U_VCTR|c[6] ; vga80x40:inst7|ctrm:\counters:U_VCTR|c[6]                                                                       ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 1.065      ;
; 0.833 ; vga80x40:inst7|ctrm:\counters:U_CHRX|c[1] ; vga80x40:inst7|ctrm:\counters:U_CHRX|c[2]                                                                       ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 1.126      ;
; 0.835 ; vga80x40:inst7|ctrm:\counters:U_CHRX|c[0] ; vga80x40:inst7|ctrm:\counters:U_CHRX|c[2]                                                                       ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 1.128      ;
; 0.837 ; vga80x40:inst7|ctrm:\counters:U_CHRX|c[0] ; vga80x40:inst7|ctrm:\counters:U_CHRX|c[1]                                                                       ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 1.130      ;
; 0.888 ; vga80x40:inst7|ctrm:\counters:U_CHRY|c[0] ; FPGA_ROM:inst240|altsyncram:altsyncram_component|altsyncram_b2a1:auto_generated|ram_block1a2~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.486      ; 1.628      ;
; 0.919 ; Microcomputer:inst|T80s:cpu1|T80:u0|M1_n  ; 74373:inst59|18                                                                                                 ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.813      ; 1.832      ;
; 0.923 ; vga80x40:inst7|ctrm:\counters:U_HCTR|c[7] ; vga80x40:inst7|ctrm:\counters:U_HCTR|c[7]                                                                       ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.100      ; 1.235      ;
; 0.937 ; vga80x40:inst7|\hw_cursor:counter[0]      ; vga80x40:inst7|\hw_cursor:counter[1]                                                                            ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.231      ;
; 0.947 ; Microcomputer:inst|T80s:cpu1|MREQ_n       ; 74373:inst59|15                                                                                                 ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.672      ; 1.719      ;
; 0.988 ; Microcomputer:inst|T80s:cpu1|IORQ_n       ; 74373:inst59|13                                                                                                 ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 1.565      ; 2.653      ;
; 1.059 ; vga80x40:inst7|losr:U_LOSR|data[7]        ; vga80x40:inst7|B                                                                                                ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 1.352      ;
; 1.064 ; vga80x40:inst7|losr:U_LOSR|data[7]        ; vga80x40:inst7|R                                                                                                ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 1.357      ;
; 1.065 ; vga80x40:inst7|losr:U_LOSR|data[7]        ; vga80x40:inst7|G                                                                                                ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 1.358      ;
; 1.083 ; Microcomputer:inst|cpuClkCount[0]         ; Microcomputer:inst|cpuClkCount[0]                                                                               ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.252      ; 1.577      ;
; 1.090 ; vga80x40:inst7|\hw_cursor:counter[10]     ; vga80x40:inst7|\hw_cursor:counter[11]                                                                           ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.384      ;
; 1.090 ; vga80x40:inst7|\hw_cursor:counter[8]      ; vga80x40:inst7|\hw_cursor:counter[9]                                                                            ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.384      ;
; 1.090 ; vga80x40:inst7|\hw_cursor:counter[2]      ; vga80x40:inst7|\hw_cursor:counter[3]                                                                            ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.384      ;
; 1.091 ; vga80x40:inst7|\hw_cursor:counter[6]      ; vga80x40:inst7|\hw_cursor:counter[7]                                                                            ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.385      ;
; 1.091 ; vga80x40:inst7|\hw_cursor:counter[14]     ; vga80x40:inst7|\hw_cursor:counter[15]                                                                           ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 1.384      ;
; 1.091 ; vga80x40:inst7|\hw_cursor:counter[12]     ; vga80x40:inst7|\hw_cursor:counter[13]                                                                           ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 1.384      ;
; 1.091 ; vga80x40:inst7|\hw_cursor:counter[4]      ; vga80x40:inst7|\hw_cursor:counter[5]                                                                            ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.385      ;
; 1.092 ; vga80x40:inst7|\hw_cursor:counter[16]     ; vga80x40:inst7|\hw_cursor:counter[17]                                                                           ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 1.385      ;
; 1.092 ; vga80x40:inst7|\hw_cursor:counter[18]     ; vga80x40:inst7|\hw_cursor:counter[19]                                                                           ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 1.385      ;
; 1.093 ; vga80x40:inst7|\hw_cursor:counter[20]     ; vga80x40:inst7|\hw_cursor:counter[21]                                                                           ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 1.386      ;
; 1.098 ; vga80x40:inst7|ctrm:\counters:U_HCTR|c[1] ; vga80x40:inst7|ctrm:\counters:U_HCTR|c[2]                                                                       ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.100      ; 1.410      ;
; 1.098 ; vga80x40:inst7|\hw_cursor:counter[1]      ; vga80x40:inst7|\hw_cursor:counter[2]                                                                            ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.392      ;
; 1.098 ; vga80x40:inst7|\hw_cursor:counter[9]      ; vga80x40:inst7|\hw_cursor:counter[10]                                                                           ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.392      ;
; 1.098 ; vga80x40:inst7|\hw_cursor:counter[7]      ; vga80x40:inst7|\hw_cursor:counter[8]                                                                            ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.392      ;
; 1.098 ; vga80x40:inst7|\hw_cursor:counter[11]     ; vga80x40:inst7|\hw_cursor:counter[12]                                                                           ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 1.391      ;
; 1.100 ; vga80x40:inst7|\hw_cursor:counter[17]     ; vga80x40:inst7|\hw_cursor:counter[18]                                                                           ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 1.393      ;
; 1.100 ; vga80x40:inst7|\hw_cursor:counter[13]     ; vga80x40:inst7|\hw_cursor:counter[14]                                                                           ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 1.393      ;
; 1.100 ; vga80x40:inst7|\hw_cursor:counter[5]      ; vga80x40:inst7|\hw_cursor:counter[6]                                                                            ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.394      ;
; 1.100 ; vga80x40:inst7|\hw_cursor:counter[3]      ; vga80x40:inst7|\hw_cursor:counter[4]                                                                            ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.394      ;
; 1.100 ; vga80x40:inst7|\hw_cursor:counter[15]     ; vga80x40:inst7|\hw_cursor:counter[16]                                                                           ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 1.393      ;
; 1.102 ; vga80x40:inst7|\hw_cursor:counter[19]     ; vga80x40:inst7|\hw_cursor:counter[20]                                                                           ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 1.395      ;
; 1.102 ; vga80x40:inst7|\hw_cursor:counter[21]     ; vga80x40:inst7|\hw_cursor:counter[22]                                                                           ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 1.395      ;
; 1.105 ; vga80x40:inst7|ctrm:\counters:U_HCTR|c[5] ; vga80x40:inst7|ctrm:\counters:U_HCTR|c[6]                                                                       ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.100      ; 1.417      ;
; 1.107 ; vga80x40:inst7|\hw_cursor:counter[9]      ; vga80x40:inst7|\hw_cursor:counter[11]                                                                           ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.401      ;
; 1.107 ; vga80x40:inst7|\hw_cursor:counter[7]      ; vga80x40:inst7|\hw_cursor:counter[9]                                                                            ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.401      ;
; 1.107 ; vga80x40:inst7|\hw_cursor:counter[1]      ; vga80x40:inst7|\hw_cursor:counter[3]                                                                            ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.401      ;
; 1.107 ; vga80x40:inst7|\hw_cursor:counter[11]     ; vga80x40:inst7|\hw_cursor:counter[13]                                                                           ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 1.400      ;
; 1.109 ; vga80x40:inst7|\hw_cursor:counter[5]      ; vga80x40:inst7|\hw_cursor:counter[7]                                                                            ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.403      ;
; 1.109 ; vga80x40:inst7|\hw_cursor:counter[13]     ; vga80x40:inst7|\hw_cursor:counter[15]                                                                           ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 1.402      ;
; 1.109 ; vga80x40:inst7|\hw_cursor:counter[3]      ; vga80x40:inst7|\hw_cursor:counter[5]                                                                            ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.403      ;
; 1.109 ; vga80x40:inst7|\hw_cursor:counter[15]     ; vga80x40:inst7|\hw_cursor:counter[17]                                                                           ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 1.402      ;
; 1.109 ; vga80x40:inst7|\hw_cursor:counter[17]     ; vga80x40:inst7|\hw_cursor:counter[19]                                                                           ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 1.402      ;
; 1.111 ; vga80x40:inst7|\hw_cursor:counter[19]     ; vga80x40:inst7|\hw_cursor:counter[21]                                                                           ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 1.404      ;
; 1.114 ; vga80x40:inst7|ctrm:\counters:U_HCTR|c[6] ; vga80x40:inst7|ctrm:\counters:U_HCTR|c[7]                                                                       ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.100      ; 1.426      ;
; 1.114 ; vga80x40:inst7|ctrm:\counters:U_HCTR|c[0] ; vga80x40:inst7|ctrm:\counters:U_HCTR|c[2]                                                                       ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.100      ; 1.426      ;
+-------+-------------------------------------------+-----------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLK_50'                                                                                                                                                                                                                                                                                                                                  ;
+-------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                           ; To Node                                                                                             ; Launch Clock                                                                               ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 0.452 ; ps2_keyboard_to_ascii:inst162|shift_r                                                               ; ps2_keyboard_to_ascii:inst162|shift_r                                                               ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; ps2_keyboard_to_ascii:inst162|caps_lock                                                             ; ps2_keyboard_to_ascii:inst162|caps_lock                                                             ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; ps2_keyboard_to_ascii:inst162|shift_l                                                               ; ps2_keyboard_to_ascii:inst162|shift_l                                                               ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; ps2_keyboard_to_ascii:inst162|control_l                                                             ; ps2_keyboard_to_ascii:inst162|control_l                                                             ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; ps2_keyboard_to_ascii:inst162|control_r                                                             ; ps2_keyboard_to_ascii:inst162|control_r                                                             ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; ps2_keyboard_to_ascii:inst162|e0_code                                                               ; ps2_keyboard_to_ascii:inst162|e0_code                                                               ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; ps2_keyboard_to_ascii:inst162|break                                                                 ; ps2_keyboard_to_ascii:inst162|break                                                                 ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[0] ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[0] ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[1] ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[1] ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[2] ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[2] ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[3] ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[3] ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[4] ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[4] ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[5] ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[5] ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[7] ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[7] ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.082      ; 0.746      ;
; 0.453 ; uart:inst8|tx_out                                                                                   ; uart:inst8|tx_out                                                                                   ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart:inst8|tx_data[7]                                                                               ; uart:inst8|tx_data[7]                                                                               ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart:inst8|recv_state.RX_ERROR                                                                      ; uart:inst8|recv_state.RX_ERROR                                                                      ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart:inst8|recv_state.RX_DELAY_RESTART                                                              ; uart:inst8|recv_state.RX_DELAY_RESTART                                                              ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[8]  ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[8]  ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[2]  ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[2]  ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[8] ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[8] ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[6] ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[6] ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart:inst8|tx_bits_remaining[0]                                                                     ; uart:inst8|tx_bits_remaining[0]                                                                     ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart:inst8|tx_bits_remaining[1]                                                                     ; uart:inst8|tx_bits_remaining[1]                                                                     ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart:inst8|tx_bits_remaining[2]                                                                     ; uart:inst8|tx_bits_remaining[2]                                                                     ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart:inst8|tx_bits_remaining[3]                                                                     ; uart:inst8|tx_bits_remaining[3]                                                                     ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.081      ; 0.746      ;
; 0.454 ; uart:inst8|rx_bits_remaining[2]                                                                     ; uart:inst8|rx_bits_remaining[2]                                                                     ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; uart:inst8|recv_state.RX_READ_BITS                                                                  ; uart:inst8|recv_state.RX_READ_BITS                                                                  ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[0]  ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[0]  ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[1]  ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[1]  ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[3]  ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[3]  ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[4]  ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[4]  ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[5]  ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[5]  ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[6]  ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[6]  ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[7]  ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[7]  ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.080      ; 0.746      ;
; 0.501 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|sync_ffs[1]                               ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|flipflops[0]   ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.081      ; 0.794      ;
; 0.509 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|count_idle[11]                            ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|count_idle[11]                            ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.081      ; 0.802      ;
; 0.509 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|flipflops[1]   ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[8] ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.081      ; 0.802      ;
; 0.525 ; ps2_keyboard_to_ascii:inst162|break                                                                 ; ps2_keyboard_to_ascii:inst162|control_l                                                             ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.082      ; 0.819      ;
; 0.527 ; ps2_keyboard_to_ascii:inst162|break                                                                 ; ps2_keyboard_to_ascii:inst162|control_r                                                             ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.082      ; 0.821      ;
; 0.532 ; ps2_keyboard_to_ascii:inst162|state.translate                                                       ; ps2_keyboard_to_ascii:inst162|state.output                                                          ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.082      ; 0.826      ;
; 0.534 ; ps2_keyboard_to_ascii:inst162|state.translate                                                       ; ps2_keyboard_to_ascii:inst162|state.ready                                                           ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.082      ; 0.828      ;
; 0.536 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|flipflops[0]   ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|flipflops[1]   ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.081      ; 0.829      ;
; 0.552 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|flipflops[0]    ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|flipflops[1]    ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.081      ; 0.845      ;
; 0.641 ; uart:inst8|tx_data[2]                                                                               ; uart:inst8|tx_data[1]                                                                               ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.081      ; 0.934      ;
; 0.646 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[7]                               ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_code[6]                               ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; -0.500       ; 0.829      ; 1.207      ;
; 0.652 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[5]                               ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_code[4]                               ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; -0.500       ; 0.829      ; 1.213      ;
; 0.658 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[8]                               ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_code[7]                               ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; -0.500       ; 0.830      ; 1.220      ;
; 0.671 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[4]                               ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_code[3]                               ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; -0.500       ; 0.829      ; 1.232      ;
; 0.677 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[1]                               ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_code[0]                               ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; -0.500       ; 0.829      ; 1.238      ;
; 0.704 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[3]                               ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_code[2]                               ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; -0.500       ; 0.830      ; 1.266      ;
; 0.742 ; uart:inst8|tx_data[5]                                                                               ; uart:inst8|tx_data[4]                                                                               ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.081      ; 1.035      ;
; 0.743 ; uart:inst8|tx_data[3]                                                                               ; uart:inst8|tx_data[2]                                                                               ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.081      ; 1.036      ;
; 0.743 ; uart:inst8|tx_data[4]                                                                               ; uart:inst8|tx_data[3]                                                                               ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.081      ; 1.036      ;
; 0.744 ; uart:inst8|tx_data[6]                                                                               ; uart:inst8|tx_data[5]                                                                               ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.081      ; 1.037      ;
; 0.762 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|count_idle[5]                             ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|count_idle[5]                             ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|count_idle[1]                             ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|count_idle[1]                             ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.081      ; 1.055      ;
; 0.763 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|count_idle[3]                             ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|count_idle[3]                             ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.081      ; 1.056      ;
; 0.764 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|count_idle[7]                             ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|count_idle[7]                             ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|count_idle[9]                             ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|count_idle[9]                             ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|count_idle[4]                             ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|count_idle[4]                             ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|count_idle[2]                             ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|count_idle[2]                             ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.081      ; 1.057      ;
; 0.765 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|count_idle[10]                            ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|count_idle[10]                            ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.081      ; 1.058      ;
; 0.766 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|count_idle[8]                             ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|count_idle[8]                             ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.081      ; 1.059      ;
; 0.766 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|count_idle[6]                             ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|count_idle[6]                             ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.081      ; 1.059      ;
; 0.770 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|flipflops[0]   ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[8] ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.081      ; 1.063      ;
; 0.782 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|flipflops[1]    ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[8]  ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.081      ; 1.075      ;
; 0.784 ; ps2_keyboard_to_ascii:inst162|state.new_code                                                        ; ps2_keyboard_to_ascii:inst162|break                                                                 ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.082      ; 1.078      ;
; 0.787 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|count_idle[0]                             ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|count_idle[0]                             ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.081      ; 1.080      ;
; 0.789 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|flipflops[0]    ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[8]  ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.081      ; 1.082      ;
; 0.798 ; ps2_keyboard_to_ascii:inst162|e0_code                                                               ; ps2_keyboard_to_ascii:inst162|control_l                                                             ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.082      ; 1.092      ;
; 0.802 ; uart:inst8|rx_bits_remaining[1]                                                                     ; uart:inst8|rx_bits_remaining[2]                                                                     ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.080      ; 1.094      ;
; 0.803 ; ps2_keyboard_to_ascii:inst162|break                                                                 ; ps2_keyboard_to_ascii:inst162|state.output                                                          ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.082      ; 1.097      ;
; 0.806 ; uart:inst8|recv_state.RX_RECEIVED                                                                   ; uart:inst8|recv_state.RX_IDLE                                                                       ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.081      ; 1.099      ;
; 0.808 ; uart:inst8|rx_bits_remaining[0]                                                                     ; uart:inst8|rx_bits_remaining[2]                                                                     ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.080      ; 1.100      ;
; 0.847 ; ps2_keyboard_to_ascii:inst162|e0_code                                                               ; ps2_keyboard_to_ascii:inst162|control_r                                                             ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.082      ; 1.141      ;
; 0.891 ; ps2_keyboard_to_ascii:inst162|state.ready                                                           ; ps2_keyboard_to_ascii:inst162|e0_code                                                               ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.082      ; 1.185      ;
; 0.891 ; ps2_keyboard_to_ascii:inst162|state.ready                                                           ; ps2_keyboard_to_ascii:inst162|break                                                                 ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.082      ; 1.185      ;
; 0.896 ; uart:inst8|rx_data[3]                                                                               ; uart:inst8|rx_data[2]                                                                               ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.081      ; 1.189      ;
; 0.925 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[2]                               ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_code[1]                               ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; -0.500       ; 0.829      ; 1.486      ;
; 0.942 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|flipflops[0]    ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[2]  ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.081      ; 1.235      ;
; 0.963 ; ps2_keyboard_to_ascii:inst162|state.new_code                                                        ; ps2_keyboard_to_ascii:inst162|e0_code                                                               ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.082      ; 1.257      ;
; 0.978 ; uart:inst8|recv_state.RX_ERROR                                                                      ; uart:inst8|rx_countdown[3]                                                                          ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.082      ; 1.272      ;
; 0.979 ; FPGA_IN_BOARD_RESET-                                                                                ; uart:inst8|rx_countdown[2]                                                                          ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 0.000        ; 2.612      ; 3.833      ;
; 1.006 ; uart:inst8|tx_data[1]                                                                               ; uart:inst8|tx_data[0]                                                                               ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.081      ; 1.299      ;
; 1.024 ; FPGA_IN_BOARD_RESET-                                                                                ; uart:inst8|rx_bits_remaining[3]                                                                     ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 0.000        ; 2.612      ; 3.878      ;
; 1.031 ; FPGA_IN_BOARD_RESET-                                                                                ; uart:inst8|tx_state.TX_DELAY_RESTART                                                                ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 0.000        ; 2.612      ; 3.885      ;
; 1.035 ; FPGA_IN_BOARD_RESET-                                                                                ; uart:inst8|rx_countdown[1]                                                                          ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 0.000        ; 2.611      ; 3.888      ;
; 1.053 ; FPGA_IN_BOARD_RESET-                                                                                ; uart:inst8|tx_state.TX_IDLE                                                                         ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 0.000        ; 2.612      ; 3.907      ;
; 1.078 ; ps2_keyboard_to_ascii:inst162|state.ready                                                           ; ps2_keyboard_to_ascii:inst162|state.ready                                                           ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.082      ; 1.372      ;
; 1.095 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result          ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|count_idle[0]                             ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.000        ; 2.627      ; 4.215      ;
; 1.095 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result          ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|count_idle[10]                            ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.000        ; 2.627      ; 4.215      ;
; 1.095 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result          ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|count_idle[9]                             ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.000        ; 2.627      ; 4.215      ;
; 1.095 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result          ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|count_idle[8]                             ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.000        ; 2.627      ; 4.215      ;
; 1.095 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result          ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|count_idle[11]                            ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.000        ; 2.627      ; 4.215      ;
; 1.095 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result          ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|count_idle[6]                             ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.000        ; 2.627      ; 4.215      ;
; 1.095 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result          ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|count_idle[5]                             ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.000        ; 2.627      ; 4.215      ;
; 1.095 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result          ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|count_idle[4]                             ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.000        ; 2.627      ; 4.215      ;
; 1.095 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result          ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|count_idle[3]                             ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.000        ; 2.627      ; 4.215      ;
; 1.095 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result          ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|count_idle[2]                             ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.000        ; 2.627      ; 4.215      ;
+-------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'Microcomputer:inst|cpuClock'                                                                                                                                                                                ;
+-------+--------------------------------------------------------------+--------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node                                                    ; To Node                                                      ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------+--------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; 0.453 ; Microcomputer:inst|T80s:cpu1|T80:u0|R[7]                     ; Microcomputer:inst|T80s:cpu1|T80:u0|R[7]                     ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Microcomputer:inst|T80s:cpu1|T80:u0|TState[0]                ; Microcomputer:inst|T80s:cpu1|T80:u0|TState[0]                ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Microcomputer:inst|T80s:cpu1|T80:u0|TState[1]                ; Microcomputer:inst|T80s:cpu1|T80:u0|TState[1]                ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Microcomputer:inst|T80s:cpu1|T80:u0|TState[2]                ; Microcomputer:inst|T80s:cpu1|T80:u0|TState[2]                ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Microcomputer:inst|T80s:cpu1|T80:u0|IntE_FF2                 ; Microcomputer:inst|T80s:cpu1|T80:u0|IntE_FF2                 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Microcomputer:inst|T80s:cpu1|T80:u0|PC[0]                    ; Microcomputer:inst|T80s:cpu1|T80:u0|PC[0]                    ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Microcomputer:inst|T80s:cpu1|T80:u0|BTR_r                    ; Microcomputer:inst|T80s:cpu1|T80:u0|BTR_r                    ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Microcomputer:inst|T80s:cpu1|T80:u0|XY_Ind                   ; Microcomputer:inst|T80s:cpu1|T80:u0|XY_Ind                   ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Microcomputer:inst|T80s:cpu1|T80:u0|Alternate                ; Microcomputer:inst|T80s:cpu1|T80:u0|Alternate                ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.081      ; 0.746      ;
; 0.454 ; Microcomputer:inst|T80s:cpu1|T80:u0|IntCycle                 ; Microcomputer:inst|T80s:cpu1|T80:u0|IntCycle                 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.080      ; 0.746      ;
; 0.485 ; Microcomputer:inst|T80s:cpu1|T80:u0|M1_n                     ; Microcomputer:inst|T80s:cpu1|T80:u0|M1_n                     ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.049      ; 0.746      ;
; 0.536 ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[3]                   ; Microcomputer:inst|T80s:cpu1|T80:u0|Ap[3]                    ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.081      ; 0.829      ;
; 0.545 ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[0]                   ; Microcomputer:inst|T80s:cpu1|T80:u0|Ap[0]                    ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.080      ; 0.837      ;
; 0.551 ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[4]                   ; Microcomputer:inst|T80s:cpu1|T80:u0|Ap[4]                    ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.081      ; 0.844      ;
; 0.733 ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[7]                   ; Microcomputer:inst|T80s:cpu1|T80:u0|Ap[7]                    ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.081      ; 1.026      ;
; 0.734 ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[2]                   ; Microcomputer:inst|T80s:cpu1|T80:u0|Ap[2]                    ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.080      ; 1.026      ;
; 0.748 ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[1]                   ; Microcomputer:inst|T80s:cpu1|T80:u0|Ap[1]                    ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.080      ; 1.040      ;
; 0.756 ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[6]                   ; Microcomputer:inst|T80s:cpu1|T80:u0|Ap[6]                    ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.081      ; 1.049      ;
; 0.764 ; Microcomputer:inst|T80s:cpu1|T80:u0|R[1]                     ; Microcomputer:inst|T80s:cpu1|T80:u0|R[1]                     ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.080      ; 1.056      ;
; 0.764 ; Microcomputer:inst|T80s:cpu1|T80:u0|R[5]                     ; Microcomputer:inst|T80s:cpu1|T80:u0|R[5]                     ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.080      ; 1.056      ;
; 0.765 ; Microcomputer:inst|T80s:cpu1|T80:u0|R[2]                     ; Microcomputer:inst|T80s:cpu1|T80:u0|R[2]                     ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.080      ; 1.057      ;
; 0.765 ; Microcomputer:inst|T80s:cpu1|T80:u0|R[3]                     ; Microcomputer:inst|T80s:cpu1|T80:u0|R[3]                     ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.080      ; 1.057      ;
; 0.769 ; Microcomputer:inst|T80s:cpu1|T80:u0|R[6]                     ; Microcomputer:inst|T80s:cpu1|T80:u0|R[6]                     ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.080      ; 1.061      ;
; 0.776 ; Microcomputer:inst|T80s:cpu1|T80:u0|I[5]                     ; Microcomputer:inst|T80s:cpu1|T80:u0|A[13]                    ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.080      ; 1.068      ;
; 0.788 ; Microcomputer:inst|T80s:cpu1|T80:u0|R[0]                     ; Microcomputer:inst|T80s:cpu1|T80:u0|R[0]                     ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.080      ; 1.080      ;
; 0.789 ; Microcomputer:inst|T80s:cpu1|T80:u0|Ap[1]                    ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[1]                   ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.080      ; 1.081      ;
; 0.789 ; Microcomputer:inst|T80s:cpu1|T80:u0|R[4]                     ; Microcomputer:inst|T80s:cpu1|T80:u0|R[4]                     ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.080      ; 1.081      ;
; 0.790 ; Microcomputer:inst|T80s:cpu1|T80:u0|Ap[7]                    ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[7]                   ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.081      ; 1.083      ;
; 0.790 ; Microcomputer:inst|T80s:cpu1|T80:u0|Ap[0]                    ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[0]                   ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.080      ; 1.082      ;
; 0.790 ; Microcomputer:inst|T80s:cpu1|T80:u0|Ap[2]                    ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[2]                   ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.080      ; 1.082      ;
; 0.791 ; Microcomputer:inst|T80s:cpu1|T80:u0|Ap[4]                    ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[4]                   ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.081      ; 1.084      ;
; 0.791 ; Microcomputer:inst|T80s:cpu1|T80:u0|Ap[6]                    ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[6]                   ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.081      ; 1.084      ;
; 0.792 ; Microcomputer:inst|T80s:cpu1|T80:u0|Ap[3]                    ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[3]                   ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.081      ; 1.085      ;
; 0.845 ; Microcomputer:inst|T80s:cpu1|T80:u0|Ap[5]                    ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[5]                   ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.080      ; 1.137      ;
; 0.875 ; Microcomputer:inst|T80s:cpu1|T80:u0|MCycle[0]                ; Microcomputer:inst|T80s:cpu1|T80:u0|Pre_XY_F_M[0]            ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.081      ; 1.168      ;
; 0.899 ; Microcomputer:inst|T80s:cpu1|T80:u0|TState[0]                ; Microcomputer:inst|T80s:cpu1|T80:u0|TState[1]                ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.081      ; 1.192      ;
; 0.956 ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[5]                   ; Microcomputer:inst|T80s:cpu1|T80:u0|Ap[5]                    ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.080      ; 1.248      ;
; 1.015 ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[5]                   ; Microcomputer:inst|T80s:cpu1|T80:u0|I[5]                     ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.084      ; 1.311      ;
; 1.067 ; Microcomputer:inst|T80s:cpu1|T80:u0|MCycle[2]                ; Microcomputer:inst|T80s:cpu1|T80:u0|Pre_XY_F_M[2]            ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.079      ; 1.358      ;
; 1.110 ; Microcomputer:inst|T80s:cpu1|T80:u0|TState[1]                ; Microcomputer:inst|T80s:cpu1|T80:u0|IntE_FF1                 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.081      ; 1.403      ;
; 1.118 ; Microcomputer:inst|T80s:cpu1|T80:u0|R[1]                     ; Microcomputer:inst|T80s:cpu1|T80:u0|R[2]                     ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.080      ; 1.410      ;
; 1.119 ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[4]                   ; Microcomputer:inst|T80s:cpu1|T80:u0|I[4]                     ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.050      ; 1.381      ;
; 1.119 ; Microcomputer:inst|T80s:cpu1|T80:u0|R[5]                     ; Microcomputer:inst|T80s:cpu1|T80:u0|R[6]                     ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.080      ; 1.411      ;
; 1.119 ; Microcomputer:inst|T80s:cpu1|T80:u0|R[3]                     ; Microcomputer:inst|T80s:cpu1|T80:u0|R[4]                     ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.080      ; 1.411      ;
; 1.126 ; Microcomputer:inst|T80s:cpu1|T80:u0|R[0]                     ; Microcomputer:inst|T80s:cpu1|T80:u0|R[1]                     ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.080      ; 1.418      ;
; 1.126 ; Microcomputer:inst|T80s:cpu1|T80:u0|R[2]                     ; Microcomputer:inst|T80s:cpu1|T80:u0|R[3]                     ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.080      ; 1.418      ;
; 1.135 ; Microcomputer:inst|T80s:cpu1|T80:u0|R[0]                     ; Microcomputer:inst|T80s:cpu1|T80:u0|R[2]                     ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.080      ; 1.427      ;
; 1.135 ; Microcomputer:inst|T80s:cpu1|T80:u0|R[2]                     ; Microcomputer:inst|T80s:cpu1|T80:u0|R[4]                     ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.080      ; 1.427      ;
; 1.150 ; Microcomputer:inst|T80s:cpu1|T80:u0|R[4]                     ; Microcomputer:inst|T80s:cpu1|T80:u0|R[5]                     ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.080      ; 1.442      ;
; 1.159 ; Microcomputer:inst|T80s:cpu1|T80:u0|R[4]                     ; Microcomputer:inst|T80s:cpu1|T80:u0|R[6]                     ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.080      ; 1.451      ;
; 1.221 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[4]                     ; Microcomputer:inst|T80s:cpu1|T80:u0|Fp[4]                    ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.082      ; 1.515      ;
; 1.233 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[1]                     ; Microcomputer:inst|T80s:cpu1|T80:u0|Fp[1]                    ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.082      ; 1.527      ;
; 1.237 ; Microcomputer:inst|T80s:cpu1|T80:u0|BusB[1]                  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[1]                    ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.080      ; 1.529      ;
; 1.240 ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[3]                   ; Microcomputer:inst|T80s:cpu1|T80:u0|I[3]                     ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.050      ; 1.502      ;
; 1.249 ; Microcomputer:inst|T80s:cpu1|T80:u0|R[1]                     ; Microcomputer:inst|T80s:cpu1|T80:u0|R[3]                     ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.080      ; 1.541      ;
; 1.250 ; Microcomputer:inst|T80s:cpu1|T80:u0|R[3]                     ; Microcomputer:inst|T80s:cpu1|T80:u0|R[5]                     ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.080      ; 1.542      ;
; 1.252 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[7]                     ; Microcomputer:inst|T80s:cpu1|T80:u0|Fp[7]                    ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.077      ; 1.541      ;
; 1.255 ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[2]                   ; Microcomputer:inst|T80s:cpu1|T80:u0|I[2]                     ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.081      ; 1.548      ;
; 1.258 ; Microcomputer:inst|T80s:cpu1|T80:u0|R[1]                     ; Microcomputer:inst|T80s:cpu1|T80:u0|R[4]                     ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.080      ; 1.550      ;
; 1.259 ; Microcomputer:inst|T80s:cpu1|T80:u0|R[3]                     ; Microcomputer:inst|T80s:cpu1|T80:u0|R[6]                     ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.080      ; 1.551      ;
; 1.263 ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[0]                   ; Microcomputer:inst|T80s:cpu1|T80:u0|I[0]                     ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.081      ; 1.556      ;
; 1.266 ; Microcomputer:inst|T80s:cpu1|T80:u0|R[0]                     ; Microcomputer:inst|T80s:cpu1|T80:u0|R[3]                     ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.080      ; 1.558      ;
; 1.266 ; Microcomputer:inst|T80s:cpu1|T80:u0|R[2]                     ; Microcomputer:inst|T80s:cpu1|T80:u0|R[5]                     ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.080      ; 1.558      ;
; 1.273 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[3]                     ; Microcomputer:inst|T80s:cpu1|T80:u0|Fp[3]                    ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.065      ; 1.550      ;
; 1.274 ; Microcomputer:inst|T80s:cpu1|T80:u0|I[0]                     ; Microcomputer:inst|T80s:cpu1|T80:u0|A[8]                     ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.084      ; 1.570      ;
; 1.275 ; Microcomputer:inst|T80s:cpu1|T80:u0|R[0]                     ; Microcomputer:inst|T80s:cpu1|T80:u0|R[4]                     ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.080      ; 1.567      ;
; 1.275 ; Microcomputer:inst|T80s:cpu1|T80:u0|R[2]                     ; Microcomputer:inst|T80s:cpu1|T80:u0|R[6]                     ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.080      ; 1.567      ;
; 1.280 ; Microcomputer:inst|T80s:cpu1|T80:u0|TState[0]                ; Microcomputer:inst|T80s:cpu1|T80:u0|IntE_FF1                 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.081      ; 1.573      ;
; 1.283 ; Microcomputer:inst|T80s:cpu1|T80:u0|XY_State[1]              ; Microcomputer:inst|T80s:cpu1|T80:u0|RegAddrA_r[2]            ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.107      ; 1.602      ;
; 1.303 ; Microcomputer:inst|T80s:cpu1|T80:u0|TmpAddr[10]              ; Microcomputer:inst|T80s:cpu1|T80:u0|A[10]                    ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.081      ; 1.596      ;
; 1.305 ; Microcomputer:inst|T80s:cpu1|T80:u0|MCycle[1]                ; Microcomputer:inst|T80s:cpu1|T80:u0|Pre_XY_F_M[1]            ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.079      ; 1.596      ;
; 1.327 ; Microcomputer:inst|T80s:cpu1|T80:u0|IntE_FF2                 ; Microcomputer:inst|T80s:cpu1|T80:u0|IntE_FF1                 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.081      ; 1.620      ;
; 1.338 ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[0]                   ; Microcomputer:inst|T80s:cpu1|T80:u0|R[0]                     ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.079      ; 1.629      ;
; 1.340 ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[5]                   ; Microcomputer:inst|T80s:cpu1|T80:u0|R[5]                     ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.079      ; 1.631      ;
; 1.340 ; Microcomputer:inst|T80s:cpu1|T80:u0|Pre_XY_F_M[0]            ; Microcomputer:inst|T80s:cpu1|T80:u0|MCycle[0]                ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.081      ; 1.633      ;
; 1.340 ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[5][3] ; Microcomputer:inst|T80s:cpu1|T80:u0|RegBusA_r[3]             ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; -0.428     ; 1.124      ;
; 1.340 ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[2][5] ; Microcomputer:inst|T80s:cpu1|T80:u0|RegBusA_r[13]            ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; -0.428     ; 1.124      ;
; 1.341 ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[5][5] ; Microcomputer:inst|T80s:cpu1|T80:u0|RegBusA_r[5]             ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; -0.428     ; 1.125      ;
; 1.345 ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[3]                   ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[3]                   ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.081      ; 1.638      ;
; 1.348 ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[7]                   ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[7]                   ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.081      ; 1.641      ;
; 1.348 ; Microcomputer:inst|T80s:cpu1|T80:u0|RegBusA_r[15]            ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[3][7] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.541      ; 2.101      ;
; 1.350 ; Microcomputer:inst|T80s:cpu1|T80:u0|IntE_FF1                 ; Microcomputer:inst|T80s:cpu1|T80:u0|IntE_FF1                 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.081      ; 1.643      ;
; 1.364 ; Microcomputer:inst|T80s:cpu1|T80:u0|BTR_r                    ; Microcomputer:inst|T80s:cpu1|T80:u0|PC[11]                   ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.081      ; 1.657      ;
; 1.369 ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[6]                   ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[6]                   ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.081      ; 1.662      ;
; 1.380 ; Microcomputer:inst|T80s:cpu1|T80:u0|XY_Ind                   ; Microcomputer:inst|T80s:cpu1|T80:u0|RegAddrB_r[0]            ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.095      ; 1.687      ;
; 1.381 ; Microcomputer:inst|T80s:cpu1|T80:u0|XY_State[1]              ; Microcomputer:inst|T80s:cpu1|T80:u0|RegAddrC[2]              ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.107      ; 1.700      ;
; 1.382 ; Microcomputer:inst|T80s:cpu1|T80:u0|XY_State[1]              ; Microcomputer:inst|T80s:cpu1|T80:u0|RegAddrB_r[2]            ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.107      ; 1.701      ;
; 1.389 ; Microcomputer:inst|T80s:cpu1|T80:u0|R[1]                     ; Microcomputer:inst|T80s:cpu1|T80:u0|R[5]                     ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.080      ; 1.681      ;
; 1.398 ; Microcomputer:inst|T80s:cpu1|T80:u0|R[1]                     ; Microcomputer:inst|T80s:cpu1|T80:u0|R[6]                     ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.080      ; 1.690      ;
; 1.404 ; Microcomputer:inst|T80s:cpu1|T80:u0|I[1]                     ; Microcomputer:inst|T80s:cpu1|T80:u0|A[9]                     ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.084      ; 1.700      ;
; 1.405 ; Microcomputer:inst|T80s:cpu1|T80:u0|R[7]                     ; Microcomputer:inst|T80s:cpu1|T80:u0|A[7]                     ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.056      ; 1.673      ;
; 1.406 ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[1]                   ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[1]                   ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.080      ; 1.698      ;
; 1.406 ; Microcomputer:inst|T80s:cpu1|T80:u0|R[0]                     ; Microcomputer:inst|T80s:cpu1|T80:u0|R[5]                     ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.080      ; 1.698      ;
; 1.415 ; Microcomputer:inst|T80s:cpu1|T80:u0|R[0]                     ; Microcomputer:inst|T80s:cpu1|T80:u0|R[6]                     ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.080      ; 1.707      ;
; 1.420 ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[7]                   ; Microcomputer:inst|T80s:cpu1|T80:u0|I[7]                     ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.082      ; 1.714      ;
; 1.424 ; Microcomputer:inst|T80s:cpu1|T80:u0|TState[2]                ; Microcomputer:inst|T80s:cpu1|T80:u0|IntE_FF1                 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.081      ; 1.717      ;
; 1.460 ; Microcomputer:inst|T80s:cpu1|T80:u0|ISet[1]                  ; Microcomputer:inst|T80s:cpu1|T80:u0|MCycles[2]               ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.081      ; 1.753      ;
; 1.466 ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[2]                   ; Microcomputer:inst|T80s:cpu1|T80:u0|R[2]                     ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.079      ; 1.757      ;
; 1.470 ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[1]                   ; Microcomputer:inst|T80s:cpu1|T80:u0|I[1]                     ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.084      ; 1.766      ;
; 1.475 ; Microcomputer:inst|T80s:cpu1|T80:u0|XY_State[0]              ; Microcomputer:inst|T80s:cpu1|T80:u0|RegAddrC[0]              ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.107      ; 1.794      ;
+-------+--------------------------------------------------------------+--------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'inst4|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                 ;
+-------+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                          ; To Node                                                                                            ; Launch Clock                                                                                     ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.488 ; Microcomputer:inst|T80s:cpu1|T80:u0|M1_n                                                           ; 74373:inst59|17                                                                                    ; Microcomputer:inst|cpuClock                                                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.449      ; 1.037      ;
; 0.495 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.392      ; 1.460      ;
; 0.496 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.392      ; 1.451      ;
; 0.501 ; 74165:inst103|70                                                                                   ; 74165:inst103|79                                                                                   ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.793      ;
; 0.551 ; Microcomputer:inst|T80s:cpu1|WR_n                                                                  ; 74164:inst37|3                                                                                     ; Microcomputer:inst|cpuClock                                                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.309      ; 4.172      ;
; 0.564 ; FPGA_IN_CDSB-                                                                                      ; 74164:inst37|3                                                                                     ; FPGA_IN_CDSB-                                                                                    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.494      ; 5.380      ;
; 0.689 ; 74165:inst103|84                                                                                   ; 74165:inst103|93                                                                                   ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.981      ;
; 0.698 ; 74165:inst103|79                                                                                   ; 74165:inst103|84                                                                                   ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.990      ;
; 0.735 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[7]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[7]    ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.028      ;
; 0.736 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[5]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[5]    ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.029      ;
; 0.736 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[3]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[3]    ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.029      ;
; 0.737 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[13]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[13]   ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.030      ;
; 0.737 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[11]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[11]   ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.030      ;
; 0.737 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[9]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[9]    ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.030      ;
; 0.738 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[1]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[1]    ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.031      ;
; 0.739 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[15]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[15]   ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.032      ;
; 0.739 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]    ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.032      ;
; 0.739 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[6]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[6]    ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.032      ;
; 0.740 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[14]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[14]   ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.033      ;
; 0.740 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[12]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[12]   ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.033      ;
; 0.740 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[10]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[10]   ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.033      ;
; 0.740 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[2]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[2]    ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.033      ;
; 0.743 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[0]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[0]    ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 1.056      ;
; 0.765 ; Microcomputer:inst|T80s:cpu1|T80:u0|M1_n                                                           ; 74373:inst59|18                                                                                    ; Microcomputer:inst|cpuClock                                                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.967      ; 1.832      ;
; 0.793 ; Microcomputer:inst|T80s:cpu1|MREQ_n                                                                ; 74373:inst59|15                                                                                    ; Microcomputer:inst|cpuClock                                                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.826      ; 1.719      ;
; 0.834 ; Microcomputer:inst|T80s:cpu1|IORQ_n                                                                ; 74373:inst59|13                                                                                    ; Microcomputer:inst|cpuClock                                                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.719      ; 2.653      ;
; 0.856 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[5]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.392      ; 1.821      ;
; 0.860 ; Microcomputer:inst|cpuClkCount[0]                                                                  ; Microcomputer:inst|cpuClkCount[0]                                                                  ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.475      ; 1.577      ;
; 0.865 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[6]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.392      ; 1.830      ;
; 0.955 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.392      ; 1.420      ;
; 0.962 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.392      ; 1.417      ;
; 0.970 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[9]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[9]  ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.475      ; 1.687      ;
; 0.996 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[7]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.392      ; 1.961      ;
; 1.005 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.392      ; 1.970      ;
; 1.029 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.475      ; 1.746      ;
; 1.029 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[2]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[2]  ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.475      ; 1.746      ;
; 1.039 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[12] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[12] ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.474      ; 1.755      ;
; 1.042 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[17] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[17] ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.474      ; 1.758      ;
; 1.044 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[0]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[0]  ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.475      ; 1.761      ;
; 1.047 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.474      ; 1.763      ;
; 1.048 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[18] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[18] ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.474      ; 1.764      ;
; 1.053 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[5]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[5]  ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.475      ; 1.770      ;
; 1.060 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[19] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[19] ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.474      ; 1.776      ;
; 1.062 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.475      ; 1.779      ;
; 1.090 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[7]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]    ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.383      ;
; 1.091 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[3]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]    ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.384      ;
; 1.091 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[5]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[6]    ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.384      ;
; 1.091 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[9]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[10]   ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.384      ;
; 1.092 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[13]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[14]   ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.385      ;
; 1.092 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[11]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[12]   ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.385      ;
; 1.092 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[1]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[2]    ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.385      ;
; 1.093 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[15]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16]   ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.386      ;
; 1.095 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[6]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[6]  ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.475      ; 1.812      ;
; 1.100 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[6]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[7]    ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.393      ;
; 1.100 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[9]    ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.393      ;
; 1.101 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[2]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[3]    ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.394      ;
; 1.101 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[12]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[13]   ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.394      ;
; 1.101 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[10]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[11]   ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.394      ;
; 1.101 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[14]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[15]   ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.394      ;
; 1.109 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[6]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]    ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.402      ;
; 1.109 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[10]   ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.402      ;
; 1.110 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[2]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]    ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.403      ;
; 1.110 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[12]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[14]   ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.403      ;
; 1.110 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[10]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[12]   ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.403      ;
; 1.110 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[14]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16]   ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.403      ;
; 1.135 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[14]                                                          ; 74373:inst116|18                                                                                   ; Microcomputer:inst|cpuClock                                                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.523     ; 0.712      ;
; 1.136 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[9]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.392      ; 2.101      ;
; 1.138 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[10]                                                          ; 74373:inst116|14                                                                                   ; Microcomputer:inst|cpuClock                                                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.524     ; 0.714      ;
; 1.145 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[10]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.392      ; 2.110      ;
; 1.146 ; Microcomputer:inst|T80s:cpu1|WR_n                                                                  ; 74373:inst59|13                                                                                    ; Microcomputer:inst|cpuClock                                                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.719      ; 2.965      ;
; 1.163 ; Microcomputer:inst|cpuClkCount[0]                                                                  ; Microcomputer:inst|cpuClkCount[1]                                                                  ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.475      ; 1.880      ;
; 1.170 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[2]                                                           ; 74373:inst115|14                                                                                   ; Microcomputer:inst|cpuClock                                                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.557     ; 0.713      ;
; 1.174 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[0]                                                           ; 74373:inst115|12                                                                                   ; Microcomputer:inst|cpuClock                                                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.561     ; 0.713      ;
; 1.188 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[10] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[10] ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.474      ; 1.904      ;
; 1.199 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[15] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[15] ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.474      ; 1.915      ;
; 1.201 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[13] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[13] ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.474      ; 1.917      ;
; 1.202 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[20] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[20] ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.474      ; 1.918      ;
; 1.209 ; FPGA_IN_CDSB-                                                                                      ; 74164:inst37|3                                                                                     ; FPGA_IN_CDSB-                                                                                    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 4.494      ; 5.525      ;
; 1.221 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[7]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[9]    ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.514      ;
; 1.222 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[3]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[5]    ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.515      ;
; 1.222 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[5]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[7]    ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.515      ;
; 1.222 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[9]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[11]   ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.515      ;
; 1.223 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[1]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[3]    ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.516      ;
; 1.223 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[11]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[13]   ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.516      ;
; 1.223 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[13]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[15]   ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.516      ;
; 1.223 ; Microcomputer:inst|cpuClkCount[2]                                                                  ; Microcomputer:inst|cpuClkCount[2]                                                                  ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.475      ; 1.940      ;
; 1.229 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[14] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[14] ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.474      ; 1.945      ;
; 1.230 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[7]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[10]   ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.523      ;
; 1.230 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[3]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[3]  ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.475      ; 1.947      ;
; 1.231 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[3]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[6]    ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.524      ;
; 1.231 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[5]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]    ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.524      ;
; 1.231 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[9]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[12]   ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.524      ;
; 1.232 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[1]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]    ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.525      ;
; 1.232 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[11]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[14]   ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.525      ;
; 1.232 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[13]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16]   ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.525      ;
; 1.233 ; Microcomputer:inst|cpuClkCount[3]                                                                  ; Microcomputer:inst|cpuClkCount[3]                                                                  ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.475      ; 1.950      ;
; 1.234 ; Microcomputer:inst|cpuClkCount[5]                                                                  ; Microcomputer:inst|cpuClkCount[5]                                                                  ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.475      ; 1.951      ;
; 1.234 ; Microcomputer:inst|cpuClkCount[5]                                                                  ; Microcomputer:inst|cpuClkCount[3]                                                                  ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.475      ; 1.951      ;
; 1.234 ; Microcomputer:inst|cpuClkCount[5]                                                                  ; Microcomputer:inst|cpuClkCount[0]                                                                  ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.475      ; 1.951      ;
; 1.234 ; Microcomputer:inst|cpuClkCount[5]                                                                  ; Microcomputer:inst|cpuClkCount[1]                                                                  ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.475      ; 1.951      ;
+-------+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result'                                                                                                                                                                                                                                                                                        ;
+-------+---------------------------------------------------------------------------------------------+------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                   ; To Node                                                                ; Launch Clock                                                                               ; Latch Clock                                                                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------+------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.560 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[8]                       ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[7]  ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.055      ; 0.827      ;
; 0.560 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[6]                       ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[5]  ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.055      ; 0.827      ;
; 0.675 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[9]                       ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[8]  ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.055      ; 0.942      ;
; 0.701 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[3]                       ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[2]  ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.055      ; 0.968      ;
; 0.883 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[7]                       ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[6]  ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.055      ; 1.150      ;
; 0.893 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[5]                       ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[4]  ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.055      ; 1.160      ;
; 0.906 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[4]                       ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[3]  ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.055      ; 1.173      ;
; 0.912 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[1]                       ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[0]  ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.055      ; 1.179      ;
; 0.950 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[10]                      ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[9]  ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.365      ; 1.527      ;
; 0.989 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[2]                       ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[1]  ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.055      ; 1.256      ;
; 1.994 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|result ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[10] ; CLK_50                                                                                     ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; -0.500       ; -0.908     ; 0.818      ;
+-------+---------------------------------------------------------------------------------------------+------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16]'                                                                                                                                             ;
+-------+-----------+---------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node ; Launch Clock                                                                                     ; Latch Clock                                                                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.728 ; inst349   ; inst358 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; 0.000        ; 0.052      ; 0.992      ;
; 1.977 ; inst345   ; inst349 ; FPGA_IN_SDSB-                                                                                    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; 0.000        ; -1.390     ; 0.819      ;
; 2.761 ; inst345   ; inst349 ; FPGA_IN_CDSB-                                                                                    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; 0.000        ; -2.174     ; 0.819      ;
; 3.279 ; inst345   ; inst349 ; FPGA_IN_SDSB-                                                                                    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; -0.500       ; -2.192     ; 0.819      ;
+-------+-----------+---------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'FPGA_IN_CDSB-'                                                                                                                                                                ;
+--------+-------------------------------+------------+-------------------------------------------------------------------------------------------------+---------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node    ; Launch Clock                                                                                    ; Latch Clock   ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+------------+-------------------------------------------------------------------------------------------------+---------------+--------------+------------+------------+
; -6.806 ; FPGA_IN_BOARD_RESET-          ; inst253[0] ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 4.989      ; 8.382      ;
; -5.618 ; FPGA_IN_BOARD_RESET-          ; inst253[0] ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 1.000        ; 4.989      ; 7.694      ;
; -5.047 ; spi_master:inst490|busy       ; inst512    ; inst4|altpll_component|auto_generated|pll1|clk[2]                                               ; FPGA_IN_CDSB- ; 0.500        ; -0.661     ; 4.797      ;
; -4.971 ; spi_master:inst490|busy       ; inst512    ; inst4|altpll_component|auto_generated|pll1|clk[1]                                               ; FPGA_IN_CDSB- ; 0.500        ; -0.585     ; 4.797      ;
; -4.816 ; spi_master:inst490|busy       ; inst468    ; inst4|altpll_component|auto_generated|pll1|clk[2]                                               ; FPGA_IN_CDSB- ; 1.000        ; -0.244     ; 5.483      ;
; -4.740 ; spi_master:inst490|busy       ; inst468    ; inst4|altpll_component|auto_generated|pll1|clk[1]                                               ; FPGA_IN_CDSB- ; 1.000        ; -0.168     ; 5.483      ;
; -4.716 ; FPGA_IN_BOARD_RESET-          ; inst499    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 3.983      ; 7.816      ;
; -4.656 ; FPGA_IN_BOARD_RESET-          ; inst478    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 3.338      ; 7.541      ;
; -4.559 ; FPGA_IN_BOARD_RESET-          ; inst508    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 4.224      ; 7.789      ;
; -4.483 ; FPGA_IN_BOARD_RESET-          ; inst502    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 4.256      ; 7.817      ;
; -4.274 ; FPGA_IN_BOARD_RESET-          ; inst501    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 3.982      ; 7.813      ;
; -4.267 ; FPGA_IN_BOARD_RESET-          ; inst495    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 4.702      ; 8.357      ;
; -4.202 ; FPGA_IN_BOARD_RESET-          ; inst496    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 4.594      ; 8.368      ;
; -4.202 ; FPGA_IN_BOARD_RESET-          ; inst497    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 4.594      ; 8.368      ;
; -4.165 ; FPGA_IN_BOARD_RESET-          ; inst498    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 4.594      ; 8.321      ;
; -4.090 ; FPGA_IN_BOARD_RESET-          ; inst500    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 4.515      ; 8.170      ;
; -3.872 ; FPGA_IN_BOARD_RESET-          ; inst158[6] ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 3.963      ; 7.245      ;
; -3.724 ; FPGA_IN_BOARD_RESET-          ; inst158[3] ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 3.202      ; 6.337      ;
; -3.722 ; FPGA_IN_BOARD_RESET-          ; inst253[1] ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 4.989      ; 8.382      ;
; -3.674 ; FPGA_IN_BOARD_RESET-          ; inst158[0] ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 4.234      ; 7.479      ;
; -3.653 ; FPGA_IN_BOARD_RESET-          ; inst499    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 1.000        ; 3.983      ; 7.253      ;
; -3.558 ; FPGA_IN_BOARD_RESET-          ; inst158[1] ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 4.375      ; 7.621      ;
; -3.552 ; FPGA_IN_BOARD_RESET-          ; inst158[2] ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 4.378      ; 7.619      ;
; -3.540 ; FPGA_IN_BOARD_RESET-          ; inst158[5] ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 4.018      ; 6.937      ;
; -3.499 ; FPGA_IN_BOARD_RESET-          ; inst234    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 3.530      ; 5.922      ;
; -3.497 ; FPGA_IN_BOARD_RESET-          ; inst508    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 1.000        ; 4.224      ; 7.227      ;
; -3.490 ; FPGA_IN_BOARD_RESET-          ; inst478    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 1.000        ; 3.338      ; 6.875      ;
; -3.420 ; FPGA_IN_BOARD_RESET-          ; inst502    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 1.000        ; 4.256      ; 7.254      ;
; -3.419 ; FPGA_IN_BOARD_RESET-          ; inst158[7] ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 3.969      ; 6.959      ;
; -3.414 ; FPGA_IN_BOARD_RESET-          ; inst158[4] ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 3.971      ; 6.956      ;
; -3.393 ; FPGA_IN_BOARD_RESET-          ; inst253[2] ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 5.012      ; 8.061      ;
; -3.386 ; FPGA_IN_BOARD_RESET-          ; inst276    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 3.438      ; 6.337      ;
; -3.281 ; FPGA_IN_BOARD_RESET-          ; inst277[0] ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 1.000        ; 5.031      ; 8.388      ;
; -3.274 ; FPGA_IN_BOARD_RESET-          ; inst476    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 1.000        ; 4.406      ; 7.666      ;
; -3.218 ; FPGA_IN_BOARD_RESET-          ; inst488    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 1.000        ; 4.483      ; 7.695      ;
; -3.210 ; FPGA_IN_BOARD_RESET-          ; inst501    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 1.000        ; 3.982      ; 7.249      ;
; -3.161 ; FPGA_IN_BOARD_RESET-          ; inst231    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 3.533      ; 5.923      ;
; -3.134 ; spi_16bit_master:inst347|busy ; inst377    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; FPGA_IN_CDSB- ; 0.500        ; 1.085      ; 4.710      ;
; -3.126 ; FPGA_IN_BOARD_RESET-          ; inst509    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 4.164      ; 6.946      ;
; -3.119 ; FPGA_IN_BOARD_RESET-          ; inst476    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 4.406      ; 7.011      ;
; -3.083 ; FPGA_IN_BOARD_RESET-          ; inst487    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 1.000        ; 4.996      ; 8.074      ;
; -3.083 ; FPGA_IN_BOARD_RESET-          ; inst489    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 1.000        ; 4.996      ; 8.073      ;
; -3.083 ; FPGA_IN_BOARD_RESET-          ; inst488    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 4.483      ; 7.060      ;
; -3.081 ; FPGA_IN_BOARD_RESET-          ; inst484    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 1.000        ; 4.997      ; 8.074      ;
; -3.074 ; FPGA_IN_BOARD_RESET-          ; inst243[3] ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 4.700      ; 7.330      ;
; -3.063 ; FPGA_IN_BOARD_RESET-          ; inst277[0] ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 5.031      ; 7.670      ;
; -3.061 ; FPGA_IN_BOARD_RESET-          ; inst482    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 1.000        ; 4.994      ; 8.041      ;
; -3.046 ; FPGA_IN_BOARD_RESET-          ; inst253[3] ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 4.428      ; 7.131      ;
; -3.040 ; FPGA_IN_BOARD_RESET-          ; inst495    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 1.000        ; 4.702      ; 7.630      ;
; -3.035 ; FPGA_IN_BOARD_RESET-          ; inst158[6] ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 1.000        ; 3.963      ; 6.908      ;
; -3.031 ; FPGA_IN_BOARD_RESET-          ; inst253[5] ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 4.427      ; 7.127      ;
; -3.019 ; FPGA_IN_BOARD_RESET-          ; inst471    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 1.000        ; 3.834      ; 6.840      ;
; -3.012 ; FPGA_IN_BOARD_RESET-          ; inst486    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 1.000        ; 4.414      ; 7.420      ;
; -3.012 ; FPGA_IN_BOARD_RESET-          ; inst439    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 4.357      ; 6.750      ;
; -3.006 ; FPGA_IN_BOARD_RESET-          ; inst425    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 4.160      ; 6.541      ;
; -3.000 ; FPGA_IN_BOARD_RESET-          ; inst496    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 1.000        ; 4.594      ; 7.666      ;
; -3.000 ; FPGA_IN_BOARD_RESET-          ; inst497    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 1.000        ; 4.594      ; 7.666      ;
; -2.996 ; FPGA_IN_BOARD_RESET-          ; inst426    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 4.261      ; 6.179      ;
; -2.990 ; FPGA_IN_BOARD_RESET-          ; inst243[2] ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 4.700      ; 7.158      ;
; -2.988 ; FPGA_IN_BOARD_RESET-          ; inst262    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 3.526      ; 5.920      ;
; -2.984 ; FPGA_IN_BOARD_RESET-          ; inst233    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 3.532      ; 5.923      ;
; -2.981 ; FPGA_IN_BOARD_RESET-          ; inst251    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 3.525      ; 5.919      ;
; -2.981 ; FPGA_IN_BOARD_RESET-          ; inst279    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 3.528      ; 5.921      ;
; -2.980 ; FPGA_IN_BOARD_RESET-          ; inst249    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 3.524      ; 5.918      ;
; -2.933 ; FPGA_IN_BOARD_RESET-          ; inst471    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 3.834      ; 6.254      ;
; -2.923 ; FPGA_IN_BOARD_RESET-          ; inst243[4] ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 5.230      ; 7.823      ;
; -2.922 ; FPGA_IN_BOARD_RESET-          ; inst487    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 4.996      ; 7.413      ;
; -2.922 ; FPGA_IN_BOARD_RESET-          ; inst489    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 4.996      ; 7.412      ;
; -2.921 ; FPGA_IN_BOARD_RESET-          ; inst484    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 4.997      ; 7.414      ;
; -2.920 ; FPGA_IN_BOARD_RESET-          ; inst433    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 4.129      ; 6.418      ;
; -2.919 ; FPGA_IN_BOARD_RESET-          ; inst498    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 1.000        ; 4.594      ; 7.575      ;
; -2.914 ; FPGA_IN_BOARD_RESET-          ; inst486    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 4.414      ; 6.822      ;
; -2.909 ; FPGA_IN_BOARD_RESET-          ; inst243[1] ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 4.701      ; 7.161      ;
; -2.905 ; FPGA_IN_BOARD_RESET-          ; inst482    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 4.994      ; 7.385      ;
; -2.904 ; FPGA_IN_BOARD_RESET-          ; inst436    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 4.359      ; 6.752      ;
; -2.880 ; FPGA_IN_BOARD_RESET-          ; inst432    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 4.130      ; 6.589      ;
; -2.869 ; FPGA_IN_BOARD_RESET-          ; inst468    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 3.993      ; 7.353      ;
; -2.837 ; FPGA_IN_BOARD_RESET-          ; inst434    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 4.130      ; 6.465      ;
; -2.834 ; FPGA_IN_BOARD_RESET-          ; inst253[4] ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 4.427      ; 6.933      ;
; -2.822 ; FPGA_IN_BOARD_RESET-          ; inst438    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 4.358      ; 6.752      ;
; -2.821 ; FPGA_IN_BOARD_RESET-          ; inst437    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 4.358      ; 6.751      ;
; -2.817 ; FPGA_IN_BOARD_RESET-          ; inst423    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 4.159      ; 6.538      ;
; -2.815 ; FPGA_IN_BOARD_RESET-          ; inst500    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 1.000        ; 4.515      ; 7.395      ;
; -2.811 ; FPGA_IN_BOARD_RESET-          ; inst424    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 4.158      ; 6.537      ;
; -2.786 ; FPGA_IN_BOARD_RESET-          ; inst243[0] ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 4.698      ; 7.154      ;
; -2.778 ; FPGA_IN_BOARD_RESET-          ; inst483    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 1.000        ; 4.511      ; 7.089      ;
; -2.773 ; FPGA_IN_BOARD_RESET-          ; inst158[3] ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 1.000        ; 3.202      ; 5.886      ;
; -2.766 ; FPGA_IN_BOARD_RESET-          ; inst512    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 3.576      ; 6.833      ;
; -2.751 ; FPGA_IN_BOARD_RESET-          ; inst485    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 1.000        ; 4.576      ; 7.412      ;
; -2.747 ; FPGA_IN_BOARD_RESET-          ; inst158[5] ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 1.000        ; 4.018      ; 6.644      ;
; -2.723 ; FPGA_IN_BOARD_RESET-          ; inst243[6] ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 5.235      ; 7.499      ;
; -2.722 ; FPGA_IN_BOARD_RESET-          ; inst435    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 4.129      ; 6.418      ;
; -2.707 ; FPGA_IN_BOARD_RESET-          ; inst234    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 1.000        ; 3.530      ; 5.630      ;
; -2.696 ; FPGA_IN_BOARD_RESET-          ; inst422    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 3.967      ; 6.235      ;
; -2.683 ; FPGA_IN_BOARD_RESET-          ; inst428    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 3.970      ; 6.233      ;
; -2.681 ; FPGA_IN_BOARD_RESET-          ; inst429    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 3.970      ; 6.232      ;
; -2.671 ; FPGA_IN_BOARD_RESET-          ; inst195    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 1.000        ; 5.286      ; 8.154      ;
; -2.657 ; FPGA_IN_BOARD_RESET-          ; inst243[5] ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 4.701      ; 6.915      ;
; -2.637 ; FPGA_IN_BOARD_RESET-          ; inst485    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 4.576      ; 6.798      ;
; -2.633 ; FPGA_IN_BOARD_RESET-          ; inst196    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 1.000        ; 5.289      ; 7.840      ;
+--------+-------------------------------+------------+-------------------------------------------------------------------------------------------------+---------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'FPGA_IN_SDSB-'                                                                                                            ;
+--------+-------------------------+------------+---------------------------------------------------+---------------+--------------+------------+------------+
; Slack  ; From Node               ; To Node    ; Launch Clock                                      ; Latch Clock   ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------+------------+---------------------------------------------------+---------------+--------------+------------+------------+
; -6.751 ; FPGA_IN_BOARD_RESET-    ; inst253[0] ; FPGA_IN_BOARD_RESET-                              ; FPGA_IN_SDSB- ; 0.500        ; 5.044      ; 8.382      ;
; -6.267 ; FPGA_IN_BOARD_RESET-    ; inst253[0] ; FPGA_IN_BOARD_RESET-                              ; FPGA_IN_SDSB- ; 1.000        ; 5.028      ; 8.382      ;
; -6.079 ; FPGA_IN_BOARD_RESET-    ; inst253[0] ; FPGA_IN_BOARD_RESET-                              ; FPGA_IN_SDSB- ; 0.500        ; 5.028      ; 7.694      ;
; -5.563 ; FPGA_IN_BOARD_RESET-    ; inst253[0] ; FPGA_IN_BOARD_RESET-                              ; FPGA_IN_SDSB- ; 1.000        ; 5.044      ; 7.694      ;
; -5.499 ; FPGA_IN_BOARD_RESET-    ; inst499    ; FPGA_IN_BOARD_RESET-                              ; FPGA_IN_SDSB- ; 0.500        ; 3.200      ; 7.816      ;
; -5.338 ; FPGA_IN_BOARD_RESET-    ; inst508    ; FPGA_IN_BOARD_RESET-                              ; FPGA_IN_SDSB- ; 0.500        ; 3.445      ; 7.789      ;
; -5.266 ; FPGA_IN_BOARD_RESET-    ; inst502    ; FPGA_IN_BOARD_RESET-                              ; FPGA_IN_SDSB- ; 0.500        ; 3.473      ; 7.817      ;
; -5.057 ; FPGA_IN_BOARD_RESET-    ; inst501    ; FPGA_IN_BOARD_RESET-                              ; FPGA_IN_SDSB- ; 0.500        ; 3.199      ; 7.813      ;
; -5.050 ; FPGA_IN_BOARD_RESET-    ; inst495    ; FPGA_IN_BOARD_RESET-                              ; FPGA_IN_SDSB- ; 0.500        ; 3.919      ; 8.357      ;
; -4.985 ; FPGA_IN_BOARD_RESET-    ; inst496    ; FPGA_IN_BOARD_RESET-                              ; FPGA_IN_SDSB- ; 0.500        ; 3.811      ; 8.368      ;
; -4.985 ; FPGA_IN_BOARD_RESET-    ; inst497    ; FPGA_IN_BOARD_RESET-                              ; FPGA_IN_SDSB- ; 0.500        ; 3.811      ; 8.368      ;
; -4.948 ; FPGA_IN_BOARD_RESET-    ; inst498    ; FPGA_IN_BOARD_RESET-                              ; FPGA_IN_SDSB- ; 0.500        ; 3.811      ; 8.321      ;
; -4.873 ; FPGA_IN_BOARD_RESET-    ; inst500    ; FPGA_IN_BOARD_RESET-                              ; FPGA_IN_SDSB- ; 0.500        ; 3.732      ; 8.170      ;
; -4.436 ; FPGA_IN_BOARD_RESET-    ; inst499    ; FPGA_IN_BOARD_RESET-                              ; FPGA_IN_SDSB- ; 1.000        ; 3.200      ; 7.253      ;
; -4.336 ; FPGA_IN_BOARD_RESET-    ; inst277[0] ; FPGA_IN_BOARD_RESET-                              ; FPGA_IN_SDSB- ; 0.500        ; 4.476      ; 8.388      ;
; -4.276 ; FPGA_IN_BOARD_RESET-    ; inst508    ; FPGA_IN_BOARD_RESET-                              ; FPGA_IN_SDSB- ; 1.000        ; 3.445      ; 7.227      ;
; -4.203 ; FPGA_IN_BOARD_RESET-    ; inst502    ; FPGA_IN_BOARD_RESET-                              ; FPGA_IN_SDSB- ; 1.000        ; 3.473      ; 7.254      ;
; -3.993 ; FPGA_IN_BOARD_RESET-    ; inst501    ; FPGA_IN_BOARD_RESET-                              ; FPGA_IN_SDSB- ; 1.000        ; 3.199      ; 7.249      ;
; -3.905 ; FPGA_IN_BOARD_RESET-    ; inst509    ; FPGA_IN_BOARD_RESET-                              ; FPGA_IN_SDSB- ; 0.500        ; 3.385      ; 6.946      ;
; -3.832 ; spi_master:inst490|busy ; inst512    ; inst4|altpll_component|auto_generated|pll1|clk[2] ; FPGA_IN_SDSB- ; 0.500        ; 0.554      ; 4.797      ;
; -3.823 ; FPGA_IN_BOARD_RESET-    ; inst495    ; FPGA_IN_BOARD_RESET-                              ; FPGA_IN_SDSB- ; 1.000        ; 3.919      ; 7.630      ;
; -3.783 ; FPGA_IN_BOARD_RESET-    ; inst496    ; FPGA_IN_BOARD_RESET-                              ; FPGA_IN_SDSB- ; 1.000        ; 3.811      ; 7.666      ;
; -3.783 ; FPGA_IN_BOARD_RESET-    ; inst497    ; FPGA_IN_BOARD_RESET-                              ; FPGA_IN_SDSB- ; 1.000        ; 3.811      ; 7.666      ;
; -3.756 ; spi_master:inst490|busy ; inst512    ; inst4|altpll_component|auto_generated|pll1|clk[1] ; FPGA_IN_SDSB- ; 0.500        ; 0.630      ; 4.797      ;
; -3.707 ; FPGA_IN_BOARD_RESET-    ; inst183    ; FPGA_IN_BOARD_RESET-                              ; FPGA_IN_SDSB- ; 0.500        ; 4.777      ; 8.154      ;
; -3.703 ; spi_master:inst490|busy ; inst468    ; inst4|altpll_component|auto_generated|pll1|clk[2] ; FPGA_IN_SDSB- ; 0.500        ; 1.369      ; 5.483      ;
; -3.702 ; FPGA_IN_BOARD_RESET-    ; inst498    ; FPGA_IN_BOARD_RESET-                              ; FPGA_IN_SDSB- ; 1.000        ; 3.811      ; 7.575      ;
; -3.667 ; FPGA_IN_BOARD_RESET-    ; inst253[1] ; FPGA_IN_BOARD_RESET-                              ; FPGA_IN_SDSB- ; 0.500        ; 5.044      ; 8.382      ;
; -3.627 ; spi_master:inst490|busy ; inst468    ; inst4|altpll_component|auto_generated|pll1|clk[1] ; FPGA_IN_SDSB- ; 0.500        ; 1.445      ; 5.483      ;
; -3.598 ; FPGA_IN_BOARD_RESET-    ; inst500    ; FPGA_IN_BOARD_RESET-                              ; FPGA_IN_SDSB- ; 1.000        ; 3.732      ; 7.395      ;
; -3.577 ; FPGA_IN_BOARD_RESET-    ; inst186    ; FPGA_IN_BOARD_RESET-                              ; FPGA_IN_SDSB- ; 0.500        ; 4.035      ; 7.164      ;
; -3.512 ; FPGA_IN_BOARD_RESET-    ; inst476    ; FPGA_IN_BOARD_RESET-                              ; FPGA_IN_SDSB- ; 0.500        ; 4.668      ; 7.666      ;
; -3.451 ; FPGA_IN_BOARD_RESET-    ; inst277[5] ; FPGA_IN_BOARD_RESET-                              ; FPGA_IN_SDSB- ; 0.500        ; 4.146      ; 7.160      ;
; -3.407 ; FPGA_IN_BOARD_RESET-    ; inst488    ; FPGA_IN_BOARD_RESET-                              ; FPGA_IN_SDSB- ; 0.500        ; 4.794      ; 7.695      ;
; -3.405 ; FPGA_IN_BOARD_RESET-    ; inst182    ; FPGA_IN_BOARD_RESET-                              ; FPGA_IN_SDSB- ; 0.500        ; 4.031      ; 7.007      ;
; -3.373 ; FPGA_IN_BOARD_RESET-    ; inst188    ; FPGA_IN_BOARD_RESET-                              ; FPGA_IN_SDSB- ; 0.500        ; 4.031      ; 6.967      ;
; -3.372 ; FPGA_IN_BOARD_RESET-    ; inst185    ; FPGA_IN_BOARD_RESET-                              ; FPGA_IN_SDSB- ; 0.500        ; 4.029      ; 6.966      ;
; -3.338 ; FPGA_IN_BOARD_RESET-    ; inst253[2] ; FPGA_IN_BOARD_RESET-                              ; FPGA_IN_SDSB- ; 0.500        ; 5.067      ; 8.061      ;
; -3.289 ; FPGA_IN_BOARD_RESET-    ; inst209    ; FPGA_IN_BOARD_RESET-                              ; FPGA_IN_SDSB- ; 0.500        ; 4.030      ; 7.002      ;
; -3.283 ; FPGA_IN_BOARD_RESET-    ; inst476    ; FPGA_IN_BOARD_RESET-                              ; FPGA_IN_SDSB- ; 1.000        ; 4.397      ; 7.666      ;
; -3.272 ; FPGA_IN_BOARD_RESET-    ; inst487    ; FPGA_IN_BOARD_RESET-                              ; FPGA_IN_SDSB- ; 0.500        ; 5.307      ; 8.074      ;
; -3.272 ; FPGA_IN_BOARD_RESET-    ; inst489    ; FPGA_IN_BOARD_RESET-                              ; FPGA_IN_SDSB- ; 0.500        ; 5.307      ; 8.073      ;
; -3.270 ; FPGA_IN_BOARD_RESET-    ; inst484    ; FPGA_IN_BOARD_RESET-                              ; FPGA_IN_SDSB- ; 0.500        ; 5.308      ; 8.074      ;
; -3.257 ; FPGA_IN_BOARD_RESET-    ; inst471    ; FPGA_IN_BOARD_RESET-                              ; FPGA_IN_SDSB- ; 0.500        ; 4.096      ; 6.840      ;
; -3.253 ; FPGA_IN_BOARD_RESET-    ; inst184    ; FPGA_IN_BOARD_RESET-                              ; FPGA_IN_SDSB- ; 0.500        ; 4.034      ; 6.969      ;
; -3.251 ; FPGA_IN_BOARD_RESET-    ; inst208    ; FPGA_IN_BOARD_RESET-                              ; FPGA_IN_SDSB- ; 0.500        ; 4.036      ; 6.970      ;
; -3.250 ; FPGA_IN_BOARD_RESET-    ; inst482    ; FPGA_IN_BOARD_RESET-                              ; FPGA_IN_SDSB- ; 0.500        ; 5.305      ; 8.041      ;
; -3.201 ; FPGA_IN_BOARD_RESET-    ; inst486    ; FPGA_IN_BOARD_RESET-                              ; FPGA_IN_SDSB- ; 0.500        ; 4.725      ; 7.420      ;
; -3.183 ; FPGA_IN_BOARD_RESET-    ; inst253[1] ; FPGA_IN_BOARD_RESET-                              ; FPGA_IN_SDSB- ; 1.000        ; 5.028      ; 8.382      ;
; -3.176 ; FPGA_IN_BOARD_RESET-    ; inst277[3] ; FPGA_IN_BOARD_RESET-                              ; FPGA_IN_SDSB- ; 0.500        ; 4.192      ; 6.937      ;
; -3.165 ; FPGA_IN_BOARD_RESET-    ; inst334    ; FPGA_IN_BOARD_RESET-                              ; FPGA_IN_SDSB- ; 0.500        ; 3.483      ; 6.212      ;
; -3.152 ; FPGA_IN_BOARD_RESET-    ; inst351    ; FPGA_IN_BOARD_RESET-                              ; FPGA_IN_SDSB- ; 0.500        ; 5.031      ; 7.580      ;
; -3.128 ; FPGA_IN_BOARD_RESET-    ; inst476    ; FPGA_IN_BOARD_RESET-                              ; FPGA_IN_SDSB- ; 0.500        ; 4.397      ; 7.011      ;
; -3.118 ; FPGA_IN_BOARD_RESET-    ; inst277[0] ; FPGA_IN_BOARD_RESET-                              ; FPGA_IN_SDSB- ; 1.000        ; 4.476      ; 7.670      ;
; -3.110 ; FPGA_IN_BOARD_RESET-    ; inst277[6] ; FPGA_IN_BOARD_RESET-                              ; FPGA_IN_SDSB- ; 0.500        ; 4.510      ; 7.184      ;
; -3.098 ; FPGA_IN_BOARD_RESET-    ; inst277[2] ; FPGA_IN_BOARD_RESET-                              ; FPGA_IN_SDSB- ; 0.500        ; 3.632      ; 6.293      ;
; -3.056 ; FPGA_IN_BOARD_RESET-    ; inst478    ; FPGA_IN_BOARD_RESET-                              ; FPGA_IN_SDSB- ; 0.500        ; 4.938      ; 7.541      ;
; -3.028 ; FPGA_IN_BOARD_RESET-    ; inst471    ; FPGA_IN_BOARD_RESET-                              ; FPGA_IN_SDSB- ; 1.000        ; 3.825      ; 6.840      ;
; -3.027 ; FPGA_IN_BOARD_RESET-    ; inst195    ; FPGA_IN_BOARD_RESET-                              ; FPGA_IN_SDSB- ; 0.500        ; 5.430      ; 8.154      ;
; -2.995 ; FPGA_IN_BOARD_RESET-    ; inst253[1] ; FPGA_IN_BOARD_RESET-                              ; FPGA_IN_SDSB- ; 0.500        ; 5.028      ; 7.694      ;
; -2.991 ; FPGA_IN_BOARD_RESET-    ; inst253[3] ; FPGA_IN_BOARD_RESET-                              ; FPGA_IN_SDSB- ; 0.500        ; 4.483      ; 7.131      ;
; -2.989 ; FPGA_IN_BOARD_RESET-    ; inst196    ; FPGA_IN_BOARD_RESET-                              ; FPGA_IN_SDSB- ; 0.500        ; 5.433      ; 7.840      ;
; -2.979 ; spi_master:inst490|busy ; inst468    ; inst4|altpll_component|auto_generated|pll1|clk[2] ; FPGA_IN_SDSB- ; 1.000        ; 1.593      ; 5.483      ;
; -2.976 ; FPGA_IN_BOARD_RESET-    ; inst253[5] ; FPGA_IN_BOARD_RESET-                              ; FPGA_IN_SDSB- ; 0.500        ; 4.482      ; 7.127      ;
; -2.974 ; FPGA_IN_BOARD_RESET-    ; inst201    ; FPGA_IN_BOARD_RESET-                              ; FPGA_IN_SDSB- ; 0.500        ; 5.647      ; 8.159      ;
; -2.967 ; FPGA_IN_BOARD_RESET-    ; inst483    ; FPGA_IN_BOARD_RESET-                              ; FPGA_IN_SDSB- ; 0.500        ; 4.822      ; 7.089      ;
; -2.951 ; FPGA_IN_BOARD_RESET-    ; inst274    ; FPGA_IN_BOARD_RESET-                              ; FPGA_IN_SDSB- ; 0.500        ; 4.639      ; 8.081      ;
; -2.942 ; FPGA_IN_BOARD_RESET-    ; inst471    ; FPGA_IN_BOARD_RESET-                              ; FPGA_IN_SDSB- ; 0.500        ; 3.825      ; 6.254      ;
; -2.940 ; FPGA_IN_BOARD_RESET-    ; inst485    ; FPGA_IN_BOARD_RESET-                              ; FPGA_IN_SDSB- ; 0.500        ; 4.887      ; 7.412      ;
; -2.927 ; FPGA_IN_BOARD_RESET-    ; inst243[3] ; FPGA_IN_BOARD_RESET-                              ; FPGA_IN_SDSB- ; 0.500        ; 4.847      ; 7.330      ;
; -2.921 ; FPGA_IN_BOARD_RESET-    ; inst334    ; FPGA_IN_BOARD_RESET-                              ; FPGA_IN_SDSB- ; 1.000        ; 3.227      ; 6.212      ;
; -2.913 ; FPGA_IN_BOARD_RESET-    ; inst325[0] ; FPGA_IN_BOARD_RESET-                              ; FPGA_IN_SDSB- ; 0.500        ; 4.736      ; 7.345      ;
; -2.909 ; FPGA_IN_BOARD_RESET-    ; inst325[2] ; FPGA_IN_BOARD_RESET-                              ; FPGA_IN_SDSB- ; 0.500        ; 4.736      ; 7.343      ;
; -2.903 ; spi_master:inst490|busy ; inst468    ; inst4|altpll_component|auto_generated|pll1|clk[1] ; FPGA_IN_SDSB- ; 1.000        ; 1.669      ; 5.483      ;
; -2.903 ; FPGA_IN_BOARD_RESET-    ; inst334    ; FPGA_IN_BOARD_RESET-                              ; FPGA_IN_SDSB- ; 0.500        ; 3.227      ; 5.694      ;
; -2.898 ; FPGA_IN_BOARD_RESET-    ; inst411    ; FPGA_IN_BOARD_RESET-                              ; FPGA_IN_SDSB- ; 1.000        ; 4.079      ; 6.795      ;
; -2.865 ; FPGA_IN_BOARD_RESET-    ; inst480    ; FPGA_IN_BOARD_RESET-                              ; FPGA_IN_SDSB- ; 0.500        ; 4.687      ; 6.908      ;
; -2.854 ; FPGA_IN_BOARD_RESET-    ; inst253[2] ; FPGA_IN_BOARD_RESET-                              ; FPGA_IN_SDSB- ; 1.000        ; 5.051      ; 8.061      ;
; -2.843 ; FPGA_IN_BOARD_RESET-    ; inst243[2] ; FPGA_IN_BOARD_RESET-                              ; FPGA_IN_SDSB- ; 0.500        ; 4.847      ; 7.158      ;
; -2.830 ; FPGA_IN_BOARD_RESET-    ; inst411    ; FPGA_IN_BOARD_RESET-                              ; FPGA_IN_SDSB- ; 0.500        ; 4.079      ; 6.227      ;
; -2.828 ; FPGA_IN_BOARD_RESET-    ; inst277[4] ; FPGA_IN_BOARD_RESET-                              ; FPGA_IN_SDSB- ; 0.500        ; 4.509      ; 6.916      ;
; -2.825 ; FPGA_IN_BOARD_RESET-    ; inst277[0] ; FPGA_IN_BOARD_RESET-                              ; FPGA_IN_SDSB- ; 1.000        ; 5.487      ; 8.388      ;
; -2.822 ; FPGA_IN_BOARD_RESET-    ; inst253[2] ; FPGA_IN_BOARD_RESET-                              ; FPGA_IN_SDSB- ; 0.500        ; 5.051      ; 7.529      ;
; -2.819 ; FPGA_IN_BOARD_RESET-    ; inst277[1] ; FPGA_IN_BOARD_RESET-                              ; FPGA_IN_SDSB- ; 0.500        ; 4.515      ; 6.912      ;
; -2.813 ; FPGA_IN_BOARD_RESET-    ; inst509    ; FPGA_IN_BOARD_RESET-                              ; FPGA_IN_SDSB- ; 1.000        ; 3.385      ; 6.354      ;
; -2.779 ; FPGA_IN_BOARD_RESET-    ; inst253[4] ; FPGA_IN_BOARD_RESET-                              ; FPGA_IN_SDSB- ; 0.500        ; 4.482      ; 6.933      ;
; -2.776 ; FPGA_IN_BOARD_RESET-    ; inst243[4] ; FPGA_IN_BOARD_RESET-                              ; FPGA_IN_SDSB- ; 0.500        ; 5.377      ; 7.823      ;
; -2.764 ; FPGA_IN_BOARD_RESET-    ; inst405    ; FPGA_IN_BOARD_RESET-                              ; FPGA_IN_SDSB- ; 0.500        ; 5.164      ; 7.429      ;
; -2.762 ; FPGA_IN_BOARD_RESET-    ; inst243[1] ; FPGA_IN_BOARD_RESET-                              ; FPGA_IN_SDSB- ; 0.500        ; 4.848      ; 7.161      ;
; -2.761 ; FPGA_IN_BOARD_RESET-    ; inst403    ; FPGA_IN_BOARD_RESET-                              ; FPGA_IN_SDSB- ; 0.500        ; 5.165      ; 7.428      ;
; -2.757 ; FPGA_IN_BOARD_RESET-    ; inst325[1] ; FPGA_IN_BOARD_RESET-                              ; FPGA_IN_SDSB- ; 0.500        ; 3.767      ; 6.207      ;
; -2.723 ; FPGA_IN_BOARD_RESET-    ; inst407    ; FPGA_IN_BOARD_RESET-                              ; FPGA_IN_SDSB- ; 0.500        ; 4.892      ; 7.111      ;
; -2.718 ; FPGA_IN_BOARD_RESET-    ; inst404    ; FPGA_IN_BOARD_RESET-                              ; FPGA_IN_SDSB- ; 0.500        ; 4.894      ; 7.106      ;
; -2.718 ; FPGA_IN_BOARD_RESET-    ; inst402    ; FPGA_IN_BOARD_RESET-                              ; FPGA_IN_SDSB- ; 0.500        ; 4.894      ; 7.106      ;
; -2.717 ; FPGA_IN_BOARD_RESET-    ; inst408    ; FPGA_IN_BOARD_RESET-                              ; FPGA_IN_SDSB- ; 0.500        ; 4.894      ; 7.105      ;
; -2.715 ; FPGA_IN_BOARD_RESET-    ; inst409    ; FPGA_IN_BOARD_RESET-                              ; FPGA_IN_SDSB- ; 0.500        ; 4.894      ; 7.104      ;
; -2.684 ; FPGA_IN_BOARD_RESET-    ; inst234    ; FPGA_IN_BOARD_RESET-                              ; FPGA_IN_SDSB- ; 0.500        ; 4.053      ; 5.630      ;
; -2.682 ; FPGA_IN_BOARD_RESET-    ; inst234    ; FPGA_IN_BOARD_RESET-                              ; FPGA_IN_SDSB- ; 0.500        ; 4.347      ; 5.922      ;
; -2.639 ; FPGA_IN_BOARD_RESET-    ; inst243[0] ; FPGA_IN_BOARD_RESET-                              ; FPGA_IN_SDSB- ; 0.500        ; 4.845      ; 7.154      ;
; -2.636 ; FPGA_IN_BOARD_RESET-    ; inst480    ; FPGA_IN_BOARD_RESET-                              ; FPGA_IN_SDSB- ; 1.000        ; 4.416      ; 6.908      ;
+--------+-------------------------+------------+---------------------------------------------------+---------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'FPGA_IN_BOARD_RESET-'                                                                                                                               ;
+--------+-------------------------------------+-------------------+---------------------------------------------------+----------------------+--------------+------------+------------+
; Slack  ; From Node                           ; To Node           ; Launch Clock                                      ; Latch Clock          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------+-------------------+---------------------------------------------------+----------------------+--------------+------------+------------+
; -5.166 ; 74373:inst115|14                    ; inst143~_emulated ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_BOARD_RESET- ; 1.000        ; -0.146     ; 5.931      ;
; -5.157 ; 74373:inst59|13                     ; inst143~_emulated ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_BOARD_RESET- ; 1.000        ; 0.014      ; 6.082      ;
; -5.151 ; 74373:inst115|12                    ; inst143~_emulated ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_BOARD_RESET- ; 1.000        ; -0.142     ; 5.920      ;
; -5.075 ; 74373:inst115|17                    ; inst143~_emulated ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_BOARD_RESET- ; 1.000        ; 0.360      ; 6.346      ;
; -5.012 ; 74373:inst115|14                    ; inst143~_emulated ; inst4|altpll_component|auto_generated|pll1|clk[3] ; FPGA_IN_BOARD_RESET- ; 1.000        ; 0.008      ; 5.931      ;
; -5.009 ; 74373:inst115|13                    ; inst143~_emulated ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_BOARD_RESET- ; 1.000        ; 0.318      ; 6.238      ;
; -5.003 ; 74373:inst59|13                     ; inst143~_emulated ; inst4|altpll_component|auto_generated|pll1|clk[3] ; FPGA_IN_BOARD_RESET- ; 1.000        ; 0.168      ; 6.082      ;
; -4.997 ; 74373:inst115|12                    ; inst143~_emulated ; inst4|altpll_component|auto_generated|pll1|clk[3] ; FPGA_IN_BOARD_RESET- ; 1.000        ; 0.012      ; 5.920      ;
; -4.921 ; 74373:inst115|17                    ; inst143~_emulated ; inst4|altpll_component|auto_generated|pll1|clk[3] ; FPGA_IN_BOARD_RESET- ; 1.000        ; 0.514      ; 6.346      ;
; -4.855 ; 74373:inst115|13                    ; inst143~_emulated ; inst4|altpll_component|auto_generated|pll1|clk[3] ; FPGA_IN_BOARD_RESET- ; 1.000        ; 0.472      ; 6.238      ;
; -4.823 ; 74373:inst115|16                    ; inst143~_emulated ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_BOARD_RESET- ; 1.000        ; 0.247      ; 5.981      ;
; -4.673 ; 74373:inst59|14                     ; inst143~_emulated ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_BOARD_RESET- ; 1.000        ; 0.017      ; 5.601      ;
; -4.669 ; 74373:inst115|16                    ; inst143~_emulated ; inst4|altpll_component|auto_generated|pll1|clk[3] ; FPGA_IN_BOARD_RESET- ; 1.000        ; 0.401      ; 5.981      ;
; -4.519 ; 74373:inst59|14                     ; inst143~_emulated ; inst4|altpll_component|auto_generated|pll1|clk[3] ; FPGA_IN_BOARD_RESET- ; 1.000        ; 0.171      ; 5.601      ;
; -4.422 ; 74373:inst115|18                    ; inst143~_emulated ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_BOARD_RESET- ; 1.000        ; 0.250      ; 5.583      ;
; -4.330 ; 74373:inst115|15                    ; inst143~_emulated ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_BOARD_RESET- ; 1.000        ; 0.249      ; 5.490      ;
; -4.268 ; 74373:inst115|18                    ; inst143~_emulated ; inst4|altpll_component|auto_generated|pll1|clk[3] ; FPGA_IN_BOARD_RESET- ; 1.000        ; 0.404      ; 5.583      ;
; -4.176 ; 74373:inst115|15                    ; inst143~_emulated ; inst4|altpll_component|auto_generated|pll1|clk[3] ; FPGA_IN_BOARD_RESET- ; 1.000        ; 0.403      ; 5.490      ;
; -4.023 ; 74373:inst115|19                    ; inst143~_emulated ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_BOARD_RESET- ; 1.000        ; 0.104      ; 5.038      ;
; -3.869 ; 74373:inst115|19                    ; inst143~_emulated ; inst4|altpll_component|auto_generated|pll1|clk[3] ; FPGA_IN_BOARD_RESET- ; 1.000        ; 0.258      ; 5.038      ;
; -3.861 ; 74373:inst59|14                     ; inst124           ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_BOARD_RESET- ; 1.000        ; 0.104      ; 4.876      ;
; -3.707 ; 74373:inst59|14                     ; inst124           ; inst4|altpll_component|auto_generated|pll1|clk[3] ; FPGA_IN_BOARD_RESET- ; 1.000        ; 0.258      ; 4.876      ;
; -3.443 ; inst95                              ; inst143~_emulated ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_BOARD_RESET- ; 1.000        ; 1.040      ; 5.394      ;
; -3.311 ; inst95                              ; inst143~_emulated ; inst4|altpll_component|auto_generated|pll1|clk[3] ; FPGA_IN_BOARD_RESET- ; 1.000        ; 1.172      ; 5.394      ;
; -3.259 ; FPGA_IN_SDSB-                       ; inst143~_emulated ; FPGA_IN_SDSB-                                     ; FPGA_IN_BOARD_RESET- ; 0.500        ; 2.918      ; 6.668      ;
; -3.146 ; 74373:inst116|18                    ; inst124           ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_BOARD_RESET- ; 1.000        ; -0.113     ; 3.944      ;
; -3.063 ; 74373:inst116|17                    ; inst124           ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_BOARD_RESET- ; 1.000        ; 0.318      ; 4.292      ;
; -2.992 ; 74373:inst116|18                    ; inst124           ; inst4|altpll_component|auto_generated|pll1|clk[3] ; FPGA_IN_BOARD_RESET- ; 1.000        ; 0.041      ; 3.944      ;
; -2.992 ; FPGA_IN_SDSB-                       ; inst143~_emulated ; FPGA_IN_SDSB-                                     ; FPGA_IN_BOARD_RESET- ; 1.000        ; 2.918      ; 6.901      ;
; -2.909 ; 74373:inst59|13                     ; inst124           ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_BOARD_RESET- ; 1.000        ; 0.101      ; 3.921      ;
; -2.909 ; 74373:inst116|17                    ; inst124           ; inst4|altpll_component|auto_generated|pll1|clk[3] ; FPGA_IN_BOARD_RESET- ; 1.000        ; 0.472      ; 4.292      ;
; -2.861 ; 74373:inst116|19                    ; inst124           ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_BOARD_RESET- ; 1.000        ; 0.038      ; 3.810      ;
; -2.755 ; 74373:inst59|13                     ; inst124           ; inst4|altpll_component|auto_generated|pll1|clk[3] ; FPGA_IN_BOARD_RESET- ; 1.000        ; 0.255      ; 3.921      ;
; -2.707 ; 74373:inst116|19                    ; inst124           ; inst4|altpll_component|auto_generated|pll1|clk[3] ; FPGA_IN_BOARD_RESET- ; 1.000        ; 0.192      ; 3.810      ;
; -2.653 ; 74373:inst116|16                    ; inst124           ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_BOARD_RESET- ; 1.000        ; 0.088      ; 3.652      ;
; -2.499 ; 74373:inst116|16                    ; inst124           ; inst4|altpll_component|auto_generated|pll1|clk[3] ; FPGA_IN_BOARD_RESET- ; 1.000        ; 0.242      ; 3.652      ;
; -2.356 ; FPGA_IN_CDSB-                       ; inst143~_emulated ; FPGA_IN_CDSB-                                     ; FPGA_IN_BOARD_RESET- ; 0.500        ; 2.918      ; 5.765      ;
; -2.088 ; Microcomputer:inst|T80s:cpu1|WR_n   ; inst143~_emulated ; Microcomputer:inst|cpuClock                       ; FPGA_IN_BOARD_RESET- ; 1.000        ; 1.661      ; 4.740      ;
; -2.039 ; FPGA_IN_CDSB-                       ; inst143~_emulated ; FPGA_IN_CDSB-                                     ; FPGA_IN_BOARD_RESET- ; 1.000        ; 2.918      ; 5.948      ;
; -1.996 ; Microcomputer:inst|T80s:cpu1|RD_n   ; inst124           ; Microcomputer:inst|cpuClock                       ; FPGA_IN_BOARD_RESET- ; 1.000        ; -0.796     ; 2.191      ;
; -1.703 ; FPGA_IN_SDSB-                       ; inst124           ; FPGA_IN_SDSB-                                     ; FPGA_IN_BOARD_RESET- ; 0.500        ; 3.005      ; 5.199      ;
; -1.334 ; Microcomputer:inst|T80s:cpu1|MREQ_n ; inst124           ; Microcomputer:inst|cpuClock                       ; FPGA_IN_BOARD_RESET- ; 1.000        ; 1.492      ; 3.817      ;
; -1.304 ; FPGA_IN_SDSB-                       ; inst124           ; FPGA_IN_SDSB-                                     ; FPGA_IN_BOARD_RESET- ; 1.000        ; 3.005      ; 5.300      ;
+--------+-------------------------------------+-------------------+---------------------------------------------------+----------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'ps2_keyboard_to_ascii:inst162|ascii_new'                                                                                                      ;
+--------+----------------------+---------+---------------------------------------------------+-----------------------------------------+--------------+------------+------------+
; Slack  ; From Node            ; To Node ; Launch Clock                                      ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------+---------+---------------------------------------------------+-----------------------------------------+--------------+------------+------------+
; -4.497 ; 74373:inst115|12     ; inst295 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; ps2_keyboard_to_ascii:inst162|ascii_new ; 1.000        ; -0.850     ; 4.578      ;
; -4.343 ; 74373:inst115|12     ; inst295 ; inst4|altpll_component|auto_generated|pll1|clk[3] ; ps2_keyboard_to_ascii:inst162|ascii_new ; 1.000        ; -0.696     ; 4.578      ;
; -4.341 ; 74373:inst59|14      ; inst295 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; ps2_keyboard_to_ascii:inst162|ascii_new ; 1.000        ; -0.691     ; 4.581      ;
; -4.187 ; 74373:inst59|14      ; inst295 ; inst4|altpll_component|auto_generated|pll1|clk[3] ; ps2_keyboard_to_ascii:inst162|ascii_new ; 1.000        ; -0.537     ; 4.581      ;
; -4.184 ; 74373:inst115|14     ; inst295 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; ps2_keyboard_to_ascii:inst162|ascii_new ; 1.000        ; -0.854     ; 4.261      ;
; -4.157 ; 74373:inst59|13      ; inst295 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; ps2_keyboard_to_ascii:inst162|ascii_new ; 1.000        ; -0.694     ; 4.394      ;
; -4.030 ; 74373:inst115|14     ; inst295 ; inst4|altpll_component|auto_generated|pll1|clk[3] ; ps2_keyboard_to_ascii:inst162|ascii_new ; 1.000        ; -0.700     ; 4.261      ;
; -4.003 ; 74373:inst59|13      ; inst295 ; inst4|altpll_component|auto_generated|pll1|clk[3] ; ps2_keyboard_to_ascii:inst162|ascii_new ; 1.000        ; -0.540     ; 4.394      ;
; -3.998 ; 74373:inst115|15     ; inst295 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; ps2_keyboard_to_ascii:inst162|ascii_new ; 1.000        ; -0.459     ; 4.470      ;
; -3.844 ; 74373:inst115|15     ; inst295 ; inst4|altpll_component|auto_generated|pll1|clk[3] ; ps2_keyboard_to_ascii:inst162|ascii_new ; 1.000        ; -0.305     ; 4.470      ;
; -3.822 ; 74373:inst115|19     ; inst295 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; ps2_keyboard_to_ascii:inst162|ascii_new ; 1.000        ; -0.604     ; 4.149      ;
; -3.668 ; 74373:inst115|19     ; inst295 ; inst4|altpll_component|auto_generated|pll1|clk[3] ; ps2_keyboard_to_ascii:inst162|ascii_new ; 1.000        ; -0.450     ; 4.149      ;
; -3.572 ; 74373:inst115|16     ; inst295 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; ps2_keyboard_to_ascii:inst162|ascii_new ; 1.000        ; -0.461     ; 4.042      ;
; -3.485 ; 74373:inst115|18     ; inst295 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; ps2_keyboard_to_ascii:inst162|ascii_new ; 1.000        ; -0.458     ; 3.958      ;
; -3.465 ; 74373:inst115|17     ; inst295 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; ps2_keyboard_to_ascii:inst162|ascii_new ; 1.000        ; -0.348     ; 4.048      ;
; -3.418 ; 74373:inst115|16     ; inst295 ; inst4|altpll_component|auto_generated|pll1|clk[3] ; ps2_keyboard_to_ascii:inst162|ascii_new ; 1.000        ; -0.307     ; 4.042      ;
; -3.331 ; 74373:inst115|18     ; inst295 ; inst4|altpll_component|auto_generated|pll1|clk[3] ; ps2_keyboard_to_ascii:inst162|ascii_new ; 1.000        ; -0.304     ; 3.958      ;
; -3.311 ; 74373:inst115|17     ; inst295 ; inst4|altpll_component|auto_generated|pll1|clk[3] ; ps2_keyboard_to_ascii:inst162|ascii_new ; 1.000        ; -0.194     ; 4.048      ;
; -3.234 ; 74373:inst115|13     ; inst295 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; ps2_keyboard_to_ascii:inst162|ascii_new ; 1.000        ; -0.390     ; 3.775      ;
; -3.230 ; FPGA_IN_SDSB-        ; inst295 ; FPGA_IN_SDSB-                                     ; ps2_keyboard_to_ascii:inst162|ascii_new ; 0.500        ; 2.210      ; 5.941      ;
; -3.080 ; 74373:inst115|13     ; inst295 ; inst4|altpll_component|auto_generated|pll1|clk[3] ; ps2_keyboard_to_ascii:inst162|ascii_new ; 1.000        ; -0.236     ; 3.775      ;
; -2.670 ; FPGA_IN_SDSB-        ; inst295 ; FPGA_IN_SDSB-                                     ; ps2_keyboard_to_ascii:inst162|ascii_new ; 1.000        ; 2.210      ; 5.881      ;
; -1.471 ; FPGA_IN_BOARD_RESET- ; inst295 ; FPGA_IN_BOARD_RESET-                              ; ps2_keyboard_to_ascii:inst162|ascii_new ; 0.500        ; 2.210      ; 4.182      ;
; -0.935 ; FPGA_IN_BOARD_RESET- ; inst295 ; FPGA_IN_BOARD_RESET-                              ; ps2_keyboard_to_ascii:inst162|ascii_new ; 1.000        ; 2.210      ; 4.146      ;
+--------+----------------------+---------+---------------------------------------------------+-----------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'Microcomputer:inst|cpuClock'                                                                                                                      ;
+--------+----------------------+------------------------------------------------------+----------------------+-----------------------------+--------------+------------+------------+
; Slack  ; From Node            ; To Node                                              ; Launch Clock         ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------+------------------------------------------------------+----------------------+-----------------------------+--------------+------------+------------+
; -4.250 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|DI_Reg[0]               ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 1.000        ; 3.630      ; 8.871      ;
; -4.028 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|DI_Reg[0]               ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 3.630      ; 8.149      ;
; -3.464 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[0]            ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 1.000        ; 3.626      ; 8.081      ;
; -3.269 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[0]            ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 3.626      ; 7.386      ;
; -1.949 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|Fp[3]            ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 3.624      ; 6.064      ;
; -1.949 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|Fp[5]            ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 3.624      ; 6.064      ;
; -1.940 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|F[3]             ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 3.640      ; 6.071      ;
; -1.940 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|F[5]             ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 3.640      ; 6.071      ;
; -1.900 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|Fp[1]            ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 3.666      ; 6.057      ;
; -1.900 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|F[1]             ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 3.666      ; 6.057      ;
; -1.900 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|Fp[4]            ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 3.666      ; 6.057      ;
; -1.900 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|F[4]             ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 3.666      ; 6.057      ;
; -1.891 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|Fp[0]            ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 3.642      ; 6.024      ;
; -1.891 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|PreserveC_r      ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 3.642      ; 6.024      ;
; -1.891 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|Fp[6]            ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 3.642      ; 6.024      ;
; -1.891 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|Fp[2]            ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 3.642      ; 6.024      ;
; -1.885 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|SP[0]            ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 3.626      ; 6.002      ;
; -1.885 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|SP[6]            ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 3.626      ; 6.002      ;
; -1.885 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|SP[3]            ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 3.626      ; 6.002      ;
; -1.885 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|SP[2]            ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 3.626      ; 6.002      ;
; -1.885 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|SP[7]            ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 3.626      ; 6.002      ;
; -1.880 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|Read_To_Reg_r[2] ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 3.664      ; 6.035      ;
; -1.880 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|Read_To_Reg_r[1] ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 3.664      ; 6.035      ;
; -1.880 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|Read_To_Reg_r[3] ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 3.664      ; 6.035      ;
; -1.880 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|Read_To_Reg_r[0] ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 3.664      ; 6.035      ;
; -1.880 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|Read_To_Reg_r[4] ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 3.664      ; 6.035      ;
; -1.845 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|SP[10]           ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 3.650      ; 5.986      ;
; -1.840 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|SP[0]            ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 1.000        ; 3.626      ; 6.457      ;
; -1.840 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|SP[6]            ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 1.000        ; 3.626      ; 6.457      ;
; -1.840 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|SP[3]            ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 1.000        ; 3.626      ; 6.457      ;
; -1.840 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|SP[2]            ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 1.000        ; 3.626      ; 6.457      ;
; -1.840 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|SP[7]            ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 1.000        ; 3.626      ; 6.457      ;
; -1.832 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|Fp[1]            ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 1.000        ; 3.666      ; 6.489      ;
; -1.832 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|F[1]             ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 1.000        ; 3.666      ; 6.489      ;
; -1.832 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|Fp[4]            ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 1.000        ; 3.666      ; 6.489      ;
; -1.832 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|F[4]             ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 1.000        ; 3.666      ; 6.489      ;
; -1.827 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|Fp[0]            ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 1.000        ; 3.642      ; 6.460      ;
; -1.827 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|PreserveC_r      ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 1.000        ; 3.642      ; 6.460      ;
; -1.827 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|Fp[6]            ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 1.000        ; 3.642      ; 6.460      ;
; -1.827 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|Fp[2]            ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 1.000        ; 3.642      ; 6.460      ;
; -1.761 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|SP[8]            ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 3.648      ; 5.900      ;
; -1.761 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|SP[9]            ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 3.648      ; 5.900      ;
; -1.761 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|SP[11]           ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 3.648      ; 5.900      ;
; -1.761 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|SP[12]           ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 3.648      ; 5.900      ;
; -1.761 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|SP[13]           ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 3.648      ; 5.900      ;
; -1.761 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|SP[14]           ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 3.648      ; 5.900      ;
; -1.761 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|SP[15]           ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 3.648      ; 5.900      ;
; -1.759 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|Fp[3]            ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 1.000        ; 3.624      ; 6.374      ;
; -1.759 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|Fp[5]            ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 1.000        ; 3.624      ; 6.374      ;
; -1.745 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|F[3]             ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 1.000        ; 3.640      ; 6.376      ;
; -1.745 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|F[5]             ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 1.000        ; 3.640      ; 6.376      ;
; -1.688 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|Read_To_Reg_r[2] ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 1.000        ; 3.664      ; 6.343      ;
; -1.688 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|Read_To_Reg_r[1] ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 1.000        ; 3.664      ; 6.343      ;
; -1.688 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|Read_To_Reg_r[3] ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 1.000        ; 3.664      ; 6.343      ;
; -1.688 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|Read_To_Reg_r[0] ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 1.000        ; 3.664      ; 6.343      ;
; -1.688 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|Read_To_Reg_r[4] ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 1.000        ; 3.664      ; 6.343      ;
; -1.668 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|SP[10]           ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 1.000        ; 3.650      ; 6.309      ;
; -1.603 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|SP[8]            ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 1.000        ; 3.648      ; 6.242      ;
; -1.603 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|SP[9]            ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 1.000        ; 3.648      ; 6.242      ;
; -1.603 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|SP[11]           ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 1.000        ; 3.648      ; 6.242      ;
; -1.603 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|SP[12]           ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 1.000        ; 3.648      ; 6.242      ;
; -1.603 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|SP[13]           ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 1.000        ; 3.648      ; 6.242      ;
; -1.603 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|SP[14]           ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 1.000        ; 3.648      ; 6.242      ;
; -1.603 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|SP[15]           ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 1.000        ; 3.648      ; 6.242      ;
; -1.598 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|WR_n                    ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 1.185      ; 3.274      ;
; -1.598 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|IORQ_n                  ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 1.185      ; 3.274      ;
; -1.469 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|MREQ_n                  ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 1.431      ; 3.391      ;
; -1.469 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|M1_n             ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 1.431      ; 3.391      ;
; -1.469 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|RFSH_n           ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 1.431      ; 3.391      ;
; -1.201 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|F[0]             ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 3.620      ; 5.312      ;
; -1.201 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|F[6]             ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 3.620      ; 5.312      ;
; -1.201 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|F[2]             ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 3.620      ; 5.312      ;
; -1.201 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[4]            ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 3.620      ; 5.312      ;
; -1.201 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|F[7]             ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 3.620      ; 5.312      ;
; -1.161 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|WR_n                    ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 1.000        ; 1.185      ; 3.337      ;
; -1.161 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|IORQ_n                  ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 1.000        ; 1.185      ; 3.337      ;
; -1.156 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|BusAck           ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 4.093      ; 5.740      ;
; -1.129 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|A[0]             ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 3.621      ; 5.241      ;
; -1.129 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|A[2]             ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 3.621      ; 5.241      ;
; -1.122 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|MCycles[2]       ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 3.624      ; 5.237      ;
; -1.112 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|MREQ_n                  ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 1.000        ; 1.431      ; 3.534      ;
; -1.112 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|M1_n             ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 1.000        ; 1.431      ; 3.534      ;
; -1.112 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|RFSH_n           ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 1.000        ; 1.431      ; 3.534      ;
; -1.091 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|SP[1]            ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 3.620      ; 5.202      ;
; -1.091 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|SP[5]            ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 3.620      ; 5.202      ;
; -1.091 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1]             ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 3.620      ; 5.202      ;
; -1.085 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|I[7]             ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 3.653      ; 5.229      ;
; -1.085 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|TmpAddr[9]       ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 3.653      ; 5.229      ;
; -1.067 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|BusAck           ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 1.000        ; 4.093      ; 6.151      ;
; -1.051 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|DI_Reg[3]               ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 3.628      ; 5.170      ;
; -1.051 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|DI_Reg[1]               ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 3.628      ; 5.170      ;
; -1.050 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|XY_Ind           ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 3.635      ; 5.176      ;
; -1.040 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|Ap[7]            ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 3.653      ; 5.184      ;
; -1.040 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[7]           ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 3.653      ; 5.184      ;
; -1.040 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|Ap[3]            ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 3.653      ; 5.184      ;
; -1.040 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[3]           ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 3.653      ; 5.184      ;
; -1.040 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|Ap[4]            ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 3.653      ; 5.184      ;
; -1.040 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[4]           ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 3.653      ; 5.184      ;
; -1.040 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|Ap[6]            ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 3.653      ; 5.184      ;
; -1.040 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[6]           ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 3.653      ; 5.184      ;
+--------+----------------------+------------------------------------------------------+----------------------+-----------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]'                                                                                                                                                                                         ;
+--------+-------------------------------+-------------------------------------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node                             ; Launch Clock                                                                                    ; Latch Clock                                                                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+-------------------------------------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -3.383 ; spi_16bit_master:inst347|busy ; inst389                             ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; 0.405      ; 4.789      ;
; -3.148 ; FPGA_IN_BOARD_RESET-          ; inst389                             ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.500        ; 2.980      ; 6.619      ;
; -2.638 ; FPGA_IN_BOARD_RESET-          ; inst389                             ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; 2.980      ; 6.609      ;
; -2.272 ; spi_16bit_master:inst347|busy ; inst379                             ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; 0.392      ; 3.665      ;
; -2.126 ; FPGA_IN_BOARD_RESET-          ; inst379                             ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.500        ; 2.967      ; 5.584      ;
; -1.556 ; FPGA_IN_BOARD_RESET-          ; spi_16bit_master:inst347|rx_data[6] ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.500        ; 2.490      ; 4.537      ;
; -1.556 ; FPGA_IN_BOARD_RESET-          ; spi_16bit_master:inst347|rx_data[4] ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.500        ; 2.490      ; 4.537      ;
; -1.527 ; FPGA_IN_BOARD_RESET-          ; inst379                             ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; 2.967      ; 5.485      ;
; -0.843 ; FPGA_IN_BOARD_RESET-          ; spi_16bit_master:inst347|rx_data[6] ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; 2.490      ; 4.324      ;
; -0.843 ; FPGA_IN_BOARD_RESET-          ; spi_16bit_master:inst347|rx_data[4] ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; 2.490      ; 4.324      ;
; -0.638 ; FPGA_IN_BOARD_RESET-          ; spi_16bit_master:inst347|rx_data[5] ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.500        ; 2.497      ; 3.626      ;
; -0.638 ; FPGA_IN_BOARD_RESET-          ; spi_16bit_master:inst347|rx_data[1] ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.500        ; 2.497      ; 3.626      ;
; -0.638 ; FPGA_IN_BOARD_RESET-          ; spi_16bit_master:inst347|rx_data[2] ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.500        ; 2.497      ; 3.626      ;
; -0.638 ; FPGA_IN_BOARD_RESET-          ; spi_16bit_master:inst347|rx_data[0] ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.500        ; 2.497      ; 3.626      ;
; -0.638 ; FPGA_IN_BOARD_RESET-          ; spi_16bit_master:inst347|rx_data[7] ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.500        ; 2.497      ; 3.626      ;
; -0.609 ; FPGA_IN_BOARD_RESET-          ; spi_16bit_master:inst347|state      ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.500        ; 2.496      ; 3.596      ;
; -0.609 ; FPGA_IN_BOARD_RESET-          ; spi_16bit_master:inst347|busy       ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.500        ; 2.496      ; 3.596      ;
; -0.609 ; FPGA_IN_BOARD_RESET-          ; spi_16bit_master:inst347|ss_n[1]    ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.500        ; 2.496      ; 3.596      ;
; -0.609 ; FPGA_IN_BOARD_RESET-          ; spi_16bit_master:inst347|ss_n[0]    ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.500        ; 2.496      ; 3.596      ;
; -0.609 ; FPGA_IN_BOARD_RESET-          ; spi_16bit_master:inst347|mosi~en    ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.500        ; 2.496      ; 3.596      ;
; -0.534 ; FPGA_IN_BOARD_RESET-          ; spi_16bit_master:inst347|rx_data[3] ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.500        ; 2.979      ; 4.004      ;
; -0.004 ; FPGA_IN_BOARD_RESET-          ; spi_16bit_master:inst347|rx_data[5] ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; 2.497      ; 3.492      ;
; -0.004 ; FPGA_IN_BOARD_RESET-          ; spi_16bit_master:inst347|rx_data[1] ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; 2.497      ; 3.492      ;
; -0.004 ; FPGA_IN_BOARD_RESET-          ; spi_16bit_master:inst347|rx_data[2] ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; 2.497      ; 3.492      ;
; -0.004 ; FPGA_IN_BOARD_RESET-          ; spi_16bit_master:inst347|rx_data[0] ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; 2.497      ; 3.492      ;
; -0.004 ; FPGA_IN_BOARD_RESET-          ; spi_16bit_master:inst347|rx_data[7] ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; 2.497      ; 3.492      ;
; 0.021  ; FPGA_IN_BOARD_RESET-          ; spi_16bit_master:inst347|state      ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; 2.496      ; 3.466      ;
; 0.021  ; FPGA_IN_BOARD_RESET-          ; spi_16bit_master:inst347|busy       ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; 2.496      ; 3.466      ;
; 0.021  ; FPGA_IN_BOARD_RESET-          ; spi_16bit_master:inst347|ss_n[1]    ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; 2.496      ; 3.466      ;
; 0.021  ; FPGA_IN_BOARD_RESET-          ; spi_16bit_master:inst347|ss_n[0]    ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; 2.496      ; 3.466      ;
; 0.021  ; FPGA_IN_BOARD_RESET-          ; spi_16bit_master:inst347|mosi~en    ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; 2.496      ; 3.466      ;
; 0.102  ; FPGA_IN_BOARD_RESET-          ; spi_16bit_master:inst347|rx_data[3] ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; 2.979      ; 3.868      ;
+--------+-------------------------------+-------------------------------------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'inst4|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                        ;
+--------+--------------------------------------------+-------------------------------------------+-----------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                   ; Launch Clock                ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+-------------------------------------------+-----------------------------+---------------------------------------------------+--------------+------------+------------+
; -3.092 ; Microcomputer:inst|T80s:cpu1|RD_n          ; inst97                                    ; Microcomputer:inst|cpuClock ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -1.467     ; 2.576      ;
; -2.729 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_CHRY|c[2] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -0.036     ; 3.134      ;
; -2.716 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|losr:U_LOSR|data[0]        ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -0.054     ; 3.103      ;
; -2.716 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|losr:U_LOSR|data[1]        ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -0.054     ; 3.103      ;
; -2.716 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|losr:U_LOSR|data[2]        ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -0.054     ; 3.103      ;
; -2.716 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|losr:U_LOSR|data[3]        ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -0.054     ; 3.103      ;
; -2.716 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|losr:U_LOSR|data[4]        ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -0.054     ; 3.103      ;
; -2.716 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|losr:U_LOSR|data[5]        ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -0.054     ; 3.103      ;
; -2.716 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|losr:U_LOSR|data[6]        ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -0.054     ; 3.103      ;
; -2.716 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|losr:U_LOSR|data[7]        ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -0.054     ; 3.103      ;
; -2.716 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|R                          ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -0.054     ; 3.103      ;
; -2.716 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|G                          ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -0.054     ; 3.103      ;
; -2.716 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|B                          ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -0.054     ; 3.103      ;
; -2.711 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_VCTR|c[1] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -0.048     ; 3.104      ;
; -2.711 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_VCTR|c[2] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -0.048     ; 3.104      ;
; -2.711 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_VCTR|c[3] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -0.048     ; 3.104      ;
; -2.711 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_VCTR|c[4] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -0.048     ; 3.104      ;
; -2.711 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_VCTR|c[5] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -0.048     ; 3.104      ;
; -2.711 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_VCTR|c[6] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -0.048     ; 3.104      ;
; -2.711 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_VCTR|c[7] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -0.048     ; 3.104      ;
; -2.711 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_VCTR|c[8] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -0.048     ; 3.104      ;
; -2.711 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_VCTR|c[9] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -0.048     ; 3.104      ;
; -2.684 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|vsync_int                  ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -0.053     ; 3.072      ;
; -2.660 ; Microcomputer:inst|T80s:cpu1|T80:u0|RFSH_n ; 74165:inst103|70                          ; Microcomputer:inst|cpuClock ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; 2.212      ; 5.823      ;
; -2.660 ; Microcomputer:inst|T80s:cpu1|T80:u0|RFSH_n ; 74165:inst103|79                          ; Microcomputer:inst|cpuClock ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; 2.212      ; 5.823      ;
; -2.660 ; Microcomputer:inst|T80s:cpu1|T80:u0|RFSH_n ; 74165:inst103|84                          ; Microcomputer:inst|cpuClock ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; 2.212      ; 5.823      ;
; -2.660 ; Microcomputer:inst|T80s:cpu1|T80:u0|RFSH_n ; 74165:inst103|93                          ; Microcomputer:inst|cpuClock ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; 2.212      ; 5.823      ;
; -2.618 ; Microcomputer:inst|T80s:cpu1|IORQ_n        ; 74165:inst103|70                          ; Microcomputer:inst|cpuClock ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; 2.468      ; 6.037      ;
; -2.618 ; Microcomputer:inst|T80s:cpu1|IORQ_n        ; 74165:inst103|79                          ; Microcomputer:inst|cpuClock ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; 2.468      ; 6.037      ;
; -2.618 ; Microcomputer:inst|T80s:cpu1|IORQ_n        ; 74165:inst103|84                          ; Microcomputer:inst|cpuClock ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; 2.468      ; 6.037      ;
; -2.618 ; Microcomputer:inst|T80s:cpu1|IORQ_n        ; 74165:inst103|93                          ; Microcomputer:inst|cpuClock ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; 2.468      ; 6.037      ;
; -2.510 ; Microcomputer:inst|T80s:cpu1|T80:u0|RFSH_n ; 74165:inst103|98                          ; Microcomputer:inst|cpuClock ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; 2.195      ; 5.656      ;
; -2.468 ; Microcomputer:inst|T80s:cpu1|IORQ_n        ; 74165:inst103|98                          ; Microcomputer:inst|cpuClock ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; 2.451      ; 5.870      ;
; -2.450 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_CHRX|c[0] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -0.047     ; 2.844      ;
; -2.450 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_CHRX|c[1] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -0.047     ; 2.844      ;
; -2.450 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_CHRX|c[2] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -0.047     ; 2.844      ;
; -2.450 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_SCRY|c[0] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -0.047     ; 2.844      ;
; -2.450 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_SCRY|c[1] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -0.047     ; 2.844      ;
; -2.450 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_SCRY|c[2] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -0.047     ; 2.844      ;
; -2.407 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_SCRX|c[0] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -0.048     ; 2.800      ;
; -2.407 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_SCRX|c[1] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -0.048     ; 2.800      ;
; -2.407 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_SCRX|c[2] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -0.048     ; 2.800      ;
; -2.407 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_SCRX|c[3] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -0.048     ; 2.800      ;
; -2.407 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_SCRX|c[4] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -0.048     ; 2.800      ;
; -2.407 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_CHRY|c[0] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -0.048     ; 2.800      ;
; -2.407 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_SCRX|c[5] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -0.048     ; 2.800      ;
; -2.407 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_SCRX|c[6] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -0.048     ; 2.800      ;
; -2.359 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|hsync_int                  ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -0.047     ; 2.753      ;
; -2.349 ; Microcomputer:inst|T80s:cpu1|IORQ_n        ; inst97                                    ; Microcomputer:inst|cpuClock ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; 1.077      ; 4.377      ;
; -2.334 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|losr:U_LOSR|data[0]        ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -0.054     ; 3.221      ;
; -2.334 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|losr:U_LOSR|data[1]        ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -0.054     ; 3.221      ;
; -2.334 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|losr:U_LOSR|data[2]        ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -0.054     ; 3.221      ;
; -2.334 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|losr:U_LOSR|data[3]        ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -0.054     ; 3.221      ;
; -2.334 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|losr:U_LOSR|data[4]        ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -0.054     ; 3.221      ;
; -2.334 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|losr:U_LOSR|data[5]        ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -0.054     ; 3.221      ;
; -2.334 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|losr:U_LOSR|data[6]        ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -0.054     ; 3.221      ;
; -2.334 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|losr:U_LOSR|data[7]        ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -0.054     ; 3.221      ;
; -2.334 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|R                          ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -0.054     ; 3.221      ;
; -2.334 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|G                          ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -0.054     ; 3.221      ;
; -2.334 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|B                          ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -0.054     ; 3.221      ;
; -2.323 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_CHRY|c[2] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -0.036     ; 3.228      ;
; -2.318 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_VCTR|c[1] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -0.048     ; 3.211      ;
; -2.318 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_VCTR|c[2] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -0.048     ; 3.211      ;
; -2.318 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_VCTR|c[3] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -0.048     ; 3.211      ;
; -2.318 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_VCTR|c[4] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -0.048     ; 3.211      ;
; -2.318 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_VCTR|c[5] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -0.048     ; 3.211      ;
; -2.318 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_VCTR|c[6] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -0.048     ; 3.211      ;
; -2.318 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_VCTR|c[7] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -0.048     ; 3.211      ;
; -2.318 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_VCTR|c[8] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -0.048     ; 3.211      ;
; -2.318 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_VCTR|c[9] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -0.048     ; 3.211      ;
; -2.295 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|vsync_int                  ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -0.053     ; 3.183      ;
; -2.252 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_CHRY|c[1] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; 0.441      ; 3.134      ;
; -2.252 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_CHRY|c[3] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; 0.441      ; 3.134      ;
; -2.223 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_SCRY|c[3] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; 0.419      ; 3.083      ;
; -2.082 ; Microcomputer:inst|T80s:cpu1|T80:u0|M1_n   ; 74165:inst103|70                          ; Microcomputer:inst|cpuClock ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; 2.212      ; 5.245      ;
; -2.082 ; Microcomputer:inst|T80s:cpu1|T80:u0|M1_n   ; 74165:inst103|79                          ; Microcomputer:inst|cpuClock ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; 2.212      ; 5.245      ;
; -2.082 ; Microcomputer:inst|T80s:cpu1|T80:u0|M1_n   ; 74165:inst103|84                          ; Microcomputer:inst|cpuClock ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; 2.212      ; 5.245      ;
; -2.082 ; Microcomputer:inst|T80s:cpu1|T80:u0|M1_n   ; 74165:inst103|93                          ; Microcomputer:inst|cpuClock ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; 2.212      ; 5.245      ;
; -2.044 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_SCRY|c[4] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; 0.470      ; 2.955      ;
; -2.007 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_CHRX|c[0] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -0.047     ; 2.901      ;
; -2.007 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_CHRX|c[1] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -0.047     ; 2.901      ;
; -2.007 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_CHRX|c[2] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -0.047     ; 2.901      ;
; -2.007 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_SCRY|c[0] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -0.047     ; 2.901      ;
; -2.007 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_SCRY|c[1] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -0.047     ; 2.901      ;
; -2.007 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_SCRY|c[2] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -0.047     ; 2.901      ;
; -2.003 ; Microcomputer:inst|T80s:cpu1|IORQ_n        ; inst92                                    ; Microcomputer:inst|cpuClock ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; 0.214      ; 3.168      ;
; -1.996 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_HCTR|c[0] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; 0.397      ; 2.834      ;
; -1.996 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_HCTR|c[7] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; 0.397      ; 2.834      ;
; -1.996 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_HCTR|c[3] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; 0.397      ; 2.834      ;
; -1.996 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_HCTR|c[5] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; 0.397      ; 2.834      ;
; -1.996 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_HCTR|c[6] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; 0.397      ; 2.834      ;
; -1.996 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_HCTR|c[4] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; 0.397      ; 2.834      ;
; -1.996 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_HCTR|c[9] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; 0.397      ; 2.834      ;
; -1.996 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_HCTR|c[2] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; 0.397      ; 2.834      ;
; -1.996 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_HCTR|c[1] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; 0.397      ; 2.834      ;
; -1.996 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_HCTR|c[8] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; 0.397      ; 2.834      ;
; -1.976 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_SCRX|c[0] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -0.048     ; 2.869      ;
; -1.976 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_SCRX|c[1] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -0.048     ; 2.869      ;
; -1.976 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_SCRX|c[2] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -0.048     ; 2.869      ;
; -1.976 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_SCRX|c[3] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -0.048     ; 2.869      ;
+--------+--------------------------------------------+-------------------------------------------+-----------------------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'inst4|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                      ;
+---------+--------------------------------------------+------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                  ; To Node          ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+---------+--------------------------------------------+------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -3.001  ; Microcomputer:inst|T80s:cpu1|RD_n          ; inst97           ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.376     ; 2.576      ;
; -2.569  ; Microcomputer:inst|T80s:cpu1|T80:u0|RFSH_n ; 74165:inst103|70 ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.303      ; 5.823      ;
; -2.569  ; Microcomputer:inst|T80s:cpu1|T80:u0|RFSH_n ; 74165:inst103|79 ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.303      ; 5.823      ;
; -2.569  ; Microcomputer:inst|T80s:cpu1|T80:u0|RFSH_n ; 74165:inst103|84 ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.303      ; 5.823      ;
; -2.569  ; Microcomputer:inst|T80s:cpu1|T80:u0|RFSH_n ; 74165:inst103|93 ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.303      ; 5.823      ;
; -2.527  ; Microcomputer:inst|T80s:cpu1|IORQ_n        ; 74165:inst103|70 ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.559      ; 6.037      ;
; -2.527  ; Microcomputer:inst|T80s:cpu1|IORQ_n        ; 74165:inst103|79 ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.559      ; 6.037      ;
; -2.527  ; Microcomputer:inst|T80s:cpu1|IORQ_n        ; 74165:inst103|84 ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.559      ; 6.037      ;
; -2.527  ; Microcomputer:inst|T80s:cpu1|IORQ_n        ; 74165:inst103|93 ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.559      ; 6.037      ;
; -2.419  ; Microcomputer:inst|T80s:cpu1|T80:u0|RFSH_n ; 74165:inst103|98 ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.286      ; 5.656      ;
; -2.377  ; Microcomputer:inst|T80s:cpu1|IORQ_n        ; 74165:inst103|98 ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.542      ; 5.870      ;
; -2.258  ; Microcomputer:inst|T80s:cpu1|IORQ_n        ; inst97           ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 1.168      ; 4.377      ;
; -1.991  ; Microcomputer:inst|T80s:cpu1|T80:u0|M1_n   ; 74165:inst103|70 ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.303      ; 5.245      ;
; -1.991  ; Microcomputer:inst|T80s:cpu1|T80:u0|M1_n   ; 74165:inst103|79 ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.303      ; 5.245      ;
; -1.991  ; Microcomputer:inst|T80s:cpu1|T80:u0|M1_n   ; 74165:inst103|84 ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.303      ; 5.245      ;
; -1.991  ; Microcomputer:inst|T80s:cpu1|T80:u0|M1_n   ; 74165:inst103|93 ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.303      ; 5.245      ;
; -1.912  ; Microcomputer:inst|T80s:cpu1|IORQ_n        ; inst92           ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.305      ; 3.168      ;
; -1.859  ; Microcomputer:inst|T80s:cpu1|MREQ_n        ; 74165:inst103|70 ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.303      ; 5.113      ;
; -1.859  ; Microcomputer:inst|T80s:cpu1|MREQ_n        ; 74165:inst103|79 ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.303      ; 5.113      ;
; -1.859  ; Microcomputer:inst|T80s:cpu1|MREQ_n        ; 74165:inst103|84 ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.303      ; 5.113      ;
; -1.859  ; Microcomputer:inst|T80s:cpu1|MREQ_n        ; 74165:inst103|93 ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.303      ; 5.113      ;
; -1.841  ; Microcomputer:inst|T80s:cpu1|T80:u0|M1_n   ; 74165:inst103|98 ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.286      ; 5.078      ;
; -1.771  ; Microcomputer:inst|T80s:cpu1|T80:u0|RFSH_n ; inst95           ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.157     ; 2.565      ;
; -1.734  ; Microcomputer:inst|T80s:cpu1|IORQ_n        ; inst95           ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.099      ; 2.784      ;
; -1.709  ; Microcomputer:inst|T80s:cpu1|MREQ_n        ; 74165:inst103|98 ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.286      ; 4.946      ;
; -1.611  ; Microcomputer:inst|T80s:cpu1|MREQ_n        ; inst95           ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.157     ; 2.405      ;
; -1.491  ; Microcomputer:inst|T80s:cpu1|T80:u0|M1_n   ; inst97           ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.912      ; 3.354      ;
; -1.319  ; Microcomputer:inst|T80s:cpu1|T80:u0|M1_n   ; inst95           ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.157     ; 2.113      ;
; -1.309  ; Microcomputer:inst|T80s:cpu1|T80:u0|BusAck ; inst108          ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.471     ; 1.789      ;
; -0.474  ; FPGA_IN_BOARD_RESET-                       ; 74164:inst37|3   ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 3.867      ; 4.782      ;
; -0.474  ; FPGA_IN_BOARD_RESET-                       ; 74164:inst37|4   ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 3.867      ; 4.782      ;
; 0.061   ; FPGA_IN_BOARD_RESET-                       ; 74164:inst37|3   ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 3.867      ; 4.747      ;
; 0.061   ; FPGA_IN_BOARD_RESET-                       ; 74164:inst37|4   ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 3.867      ; 4.747      ;
; 5.821   ; inst92                                     ; 74165:inst103|70 ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 2.100      ; 6.270      ;
; 5.821   ; inst92                                     ; 74165:inst103|79 ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 2.100      ; 6.270      ;
; 5.821   ; inst92                                     ; 74165:inst103|84 ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 2.100      ; 6.270      ;
; 5.821   ; inst92                                     ; 74165:inst103|93 ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 2.100      ; 6.270      ;
; 5.971   ; inst92                                     ; 74165:inst103|98 ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 2.083      ; 6.103      ;
; 6.283   ; inst95                                     ; 74165:inst103|70 ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 2.315      ; 6.023      ;
; 6.283   ; inst95                                     ; 74165:inst103|79 ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 2.315      ; 6.023      ;
; 6.283   ; inst95                                     ; 74165:inst103|84 ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 2.315      ; 6.023      ;
; 6.283   ; inst95                                     ; 74165:inst103|93 ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 2.315      ; 6.023      ;
; 6.433   ; inst95                                     ; 74165:inst103|98 ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 2.298      ; 5.856      ;
; 15.499  ; inst92                                     ; inst95           ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.360     ; 4.132      ;
; 16.874  ; uart:inst8|tx_state.TX_IDLE                ; 74164:inst37|3   ; CLK_50                                            ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.255      ; 4.332      ;
; 16.874  ; uart:inst8|tx_state.TX_IDLE                ; 74164:inst37|4   ; CLK_50                                            ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.255      ; 4.332      ;
; 245.895 ; inst92                                     ; 74165:inst103|70 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 250.000      ; 2.174      ; 6.270      ;
; 245.895 ; inst92                                     ; 74165:inst103|79 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 250.000      ; 2.174      ; 6.270      ;
; 245.895 ; inst92                                     ; 74165:inst103|84 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 250.000      ; 2.174      ; 6.270      ;
; 245.895 ; inst92                                     ; 74165:inst103|93 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 250.000      ; 2.174      ; 6.270      ;
; 246.045 ; inst92                                     ; 74165:inst103|98 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 250.000      ; 2.157      ; 6.103      ;
; 246.357 ; inst95                                     ; 74165:inst103|70 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 250.000      ; 2.389      ; 6.023      ;
; 246.357 ; inst95                                     ; 74165:inst103|79 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 250.000      ; 2.389      ; 6.023      ;
; 246.357 ; inst95                                     ; 74165:inst103|84 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 250.000      ; 2.389      ; 6.023      ;
; 246.357 ; inst95                                     ; 74165:inst103|93 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 250.000      ; 2.389      ; 6.023      ;
; 246.507 ; inst95                                     ; 74165:inst103|98 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 250.000      ; 2.372      ; 5.856      ;
; 495.573 ; inst92                                     ; inst95           ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.286     ; 4.132      ;
+---------+--------------------------------------------+------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16]'                                                                                                                                                     ;
+--------+----------------------+---------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node            ; To Node ; Launch Clock                                                                                     ; Latch Clock                                                                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------+---------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -2.992 ; FPGA_IN_BOARD_RESET- ; inst349 ; FPGA_IN_BOARD_RESET-                                                                             ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; 0.500        ; 2.827      ; 6.320      ;
; -2.992 ; FPGA_IN_BOARD_RESET- ; inst358 ; FPGA_IN_BOARD_RESET-                                                                             ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; 0.500        ; 2.827      ; 6.320      ;
; -2.927 ; inst358              ; inst349 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; 1.000        ; -0.052     ; 3.896      ;
; -2.924 ; inst358              ; inst358 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; 1.000        ; -0.049     ; 3.896      ;
; -2.492 ; FPGA_IN_BOARD_RESET- ; inst349 ; FPGA_IN_BOARD_RESET-                                                                             ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; 1.000        ; 2.827      ; 6.320      ;
; -2.492 ; FPGA_IN_BOARD_RESET- ; inst358 ; FPGA_IN_BOARD_RESET-                                                                             ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; 1.000        ; 2.827      ; 6.320      ;
+--------+----------------------+---------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'inst4|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                 ;
+----------+-------------------------+-------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack    ; From Node               ; To Node                       ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+----------+-------------------------+-------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -2.628   ; FPGA_IN_BOARD_RESET-    ; inst517                       ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 3.587      ; 6.656      ;
; -2.628   ; FPGA_IN_BOARD_RESET-    ; inst506                       ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 3.587      ; 6.656      ;
; -2.305   ; FPGA_IN_BOARD_RESET-    ; inst517                       ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 3.587      ; 6.833      ;
; -2.305   ; FPGA_IN_BOARD_RESET-    ; inst506                       ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 3.587      ; 6.833      ;
; -0.600   ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|state      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 3.583      ; 4.624      ;
; -0.403   ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|state      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 3.583      ; 4.927      ;
; -0.369   ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[5] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 3.588      ; 4.398      ;
; -0.369   ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[2] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 3.588      ; 4.398      ;
; -0.369   ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[0] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 3.588      ; 4.398      ;
; -0.369   ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[7] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 3.588      ; 4.398      ;
; -0.346   ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|busy       ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 3.585      ; 4.372      ;
; -0.321   ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|ss_n[1]    ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 3.586      ; 4.348      ;
; -0.321   ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|ss_n[0]    ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 3.586      ; 4.348      ;
; -0.321   ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|mosi~en    ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 3.586      ; 4.348      ;
; -0.301   ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[6] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 3.582      ; 4.324      ;
; -0.301   ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[4] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 3.582      ; 4.324      ;
; -0.266   ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[1] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 3.583      ; 4.290      ;
; -0.115   ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[5] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 3.588      ; 4.644      ;
; -0.115   ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[2] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 3.588      ; 4.644      ;
; -0.115   ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[0] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 3.588      ; 4.644      ;
; -0.115   ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[7] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 3.588      ; 4.644      ;
; -0.095   ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|ss_n[1]    ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 3.586      ; 4.622      ;
; -0.095   ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|ss_n[0]    ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 3.586      ; 4.622      ;
; -0.095   ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|mosi~en    ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 3.586      ; 4.622      ;
; -0.078   ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|busy       ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 3.585      ; 4.604      ;
; -0.045   ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[1] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 3.583      ; 4.569      ;
; -0.014   ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[6] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 3.582      ; 4.537      ;
; -0.014   ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[4] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 3.582      ; 4.537      ;
; 0.110    ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[3] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 4.024      ; 4.355      ;
; 0.352    ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[3] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 4.024      ; 4.613      ;
; 94.789   ; spi_master:inst490|busy ; inst517                       ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.405     ; 4.797      ;
; 94.789   ; spi_master:inst490|busy ; inst506                       ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.405     ; 4.797      ;
; 2495.116 ; spi_master:inst490|busy ; inst517                       ; inst4|altpll_component|auto_generated|pll1|clk[1] ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 2500.000     ; -0.078     ; 4.797      ;
; 2495.116 ; spi_master:inst490|busy ; inst506                       ; inst4|altpll_component|auto_generated|pll1|clk[1] ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 2500.000     ; -0.078     ; 4.797      ;
+----------+-------------------------+-------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'inst4|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                               ;
+--------+-------------------------+-------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node               ; To Node                       ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------+-------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -2.577 ; FPGA_IN_BOARD_RESET-    ; inst517                       ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 3.638      ; 6.656      ;
; -2.577 ; FPGA_IN_BOARD_RESET-    ; inst506                       ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 3.638      ; 6.656      ;
; -2.254 ; FPGA_IN_BOARD_RESET-    ; inst517                       ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 3.638      ; 6.833      ;
; -2.254 ; FPGA_IN_BOARD_RESET-    ; inst506                       ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 3.638      ; 6.833      ;
; -0.549 ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|state      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 3.634      ; 4.624      ;
; -0.352 ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|state      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 3.634      ; 4.927      ;
; -0.318 ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[5] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 3.639      ; 4.398      ;
; -0.318 ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[2] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 3.639      ; 4.398      ;
; -0.318 ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[0] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 3.639      ; 4.398      ;
; -0.318 ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[7] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 3.639      ; 4.398      ;
; -0.295 ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|busy       ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 3.636      ; 4.372      ;
; -0.270 ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|ss_n[1]    ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 3.637      ; 4.348      ;
; -0.270 ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|ss_n[0]    ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 3.637      ; 4.348      ;
; -0.270 ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|mosi~en    ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 3.637      ; 4.348      ;
; -0.250 ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[6] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 3.633      ; 4.324      ;
; -0.250 ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[4] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 3.633      ; 4.324      ;
; -0.215 ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[1] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 3.634      ; 4.290      ;
; -0.064 ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[5] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 3.639      ; 4.644      ;
; -0.064 ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[2] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 3.639      ; 4.644      ;
; -0.064 ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[0] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 3.639      ; 4.644      ;
; -0.064 ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[7] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 3.639      ; 4.644      ;
; -0.044 ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|ss_n[1]    ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 3.637      ; 4.622      ;
; -0.044 ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|ss_n[0]    ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 3.637      ; 4.622      ;
; -0.044 ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|mosi~en    ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 3.637      ; 4.622      ;
; -0.027 ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|busy       ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 3.636      ; 4.604      ;
; 0.006  ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[1] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 3.634      ; 4.569      ;
; 0.037  ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[6] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 3.633      ; 4.537      ;
; 0.037  ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[4] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 3.633      ; 4.537      ;
; 0.161  ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[3] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 4.075      ; 4.355      ;
; 0.403  ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[3] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 4.075      ; 4.613      ;
; 94.916 ; spi_master:inst490|busy ; inst517                       ; inst4|altpll_component|auto_generated|pll1|clk[1] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.278     ; 4.797      ;
; 94.916 ; spi_master:inst490|busy ; inst506                       ; inst4|altpll_component|auto_generated|pll1|clk[1] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.278     ; 4.797      ;
; 95.116 ; spi_master:inst490|busy ; inst517                       ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.078     ; 4.797      ;
; 95.116 ; spi_master:inst490|busy ; inst506                       ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.078     ; 4.797      ;
+--------+-------------------------+-------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'inst4|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                ;
+--------+-------------------------+-------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node               ; To Node                       ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------+-------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -0.616 ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[3] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.695      ; 4.401      ;
; -0.360 ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[3] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 4.695      ; 4.157      ;
; -0.229 ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[6] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.235      ; 4.328      ;
; -0.229 ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[4] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.235      ; 4.328      ;
; -0.200 ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[1] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.236      ; 4.358      ;
; -0.166 ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|busy       ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.237      ; 4.393      ;
; -0.152 ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|ss_n[1]    ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.239      ; 4.409      ;
; -0.152 ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|ss_n[0]    ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.239      ; 4.409      ;
; -0.152 ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|mosi~en    ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.239      ; 4.409      ;
; -0.131 ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[5] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.240      ; 4.431      ;
; -0.131 ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[2] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.240      ; 4.431      ;
; -0.131 ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[0] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.240      ; 4.431      ;
; -0.131 ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[7] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.240      ; 4.431      ;
; 0.037  ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[1] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 4.236      ; 4.095      ;
; 0.070  ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[6] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 4.235      ; 4.127      ;
; 0.070  ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[4] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 4.235      ; 4.127      ;
; 0.090  ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|ss_n[1]    ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 4.239      ; 4.151      ;
; 0.090  ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|ss_n[0]    ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 4.239      ; 4.151      ;
; 0.090  ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|mosi~en    ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 4.239      ; 4.151      ;
; 0.115  ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|busy       ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 4.237      ; 4.174      ;
; 0.136  ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[5] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 4.240      ; 4.198      ;
; 0.136  ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[2] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 4.240      ; 4.198      ;
; 0.136  ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[0] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 4.240      ; 4.198      ;
; 0.136  ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[7] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 4.240      ; 4.198      ;
; 0.145  ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|state      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.235      ; 4.702      ;
; 0.359  ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|state      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 4.235      ; 4.416      ;
; 2.011  ; FPGA_IN_BOARD_RESET-    ; inst517                       ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.240      ; 6.573      ;
; 2.011  ; FPGA_IN_BOARD_RESET-    ; inst506                       ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.240      ; 6.573      ;
; 2.346  ; FPGA_IN_BOARD_RESET-    ; inst517                       ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 4.240      ; 6.408      ;
; 2.346  ; FPGA_IN_BOARD_RESET-    ; inst506                       ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 4.240      ; 6.408      ;
; 3.903  ; spi_master:inst490|busy ; inst517                       ; inst4|altpll_component|auto_generated|pll1|clk[1] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.410      ; 4.555      ;
; 3.903  ; spi_master:inst490|busy ; inst506                       ; inst4|altpll_component|auto_generated|pll1|clk[1] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.410      ; 4.555      ;
; 4.260  ; spi_master:inst490|busy ; inst517                       ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 4.555      ;
; 4.260  ; spi_master:inst490|busy ; inst506                       ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 4.555      ;
+--------+-------------------------+-------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'inst4|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                ;
+--------+-------------------------+-------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node               ; To Node                       ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------+-------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -0.540 ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[3] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 4.619      ; 4.401      ;
; -0.284 ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[3] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 4.619      ; 4.157      ;
; -0.153 ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[6] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 4.159      ; 4.328      ;
; -0.153 ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[4] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 4.159      ; 4.328      ;
; -0.124 ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[1] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 4.160      ; 4.358      ;
; -0.090 ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|busy       ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 4.161      ; 4.393      ;
; -0.076 ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|ss_n[1]    ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 4.163      ; 4.409      ;
; -0.076 ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|ss_n[0]    ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 4.163      ; 4.409      ;
; -0.076 ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|mosi~en    ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 4.163      ; 4.409      ;
; -0.055 ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[5] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 4.164      ; 4.431      ;
; -0.055 ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[2] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 4.164      ; 4.431      ;
; -0.055 ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[0] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 4.164      ; 4.431      ;
; -0.055 ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[7] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 4.164      ; 4.431      ;
; 0.113  ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[1] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 4.160      ; 4.095      ;
; 0.146  ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[6] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 4.159      ; 4.127      ;
; 0.146  ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[4] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 4.159      ; 4.127      ;
; 0.166  ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|ss_n[1]    ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 4.163      ; 4.151      ;
; 0.166  ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|ss_n[0]    ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 4.163      ; 4.151      ;
; 0.166  ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|mosi~en    ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 4.163      ; 4.151      ;
; 0.191  ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|busy       ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 4.161      ; 4.174      ;
; 0.212  ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[5] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 4.164      ; 4.198      ;
; 0.212  ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[2] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 4.164      ; 4.198      ;
; 0.212  ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[0] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 4.164      ; 4.198      ;
; 0.212  ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[7] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 4.164      ; 4.198      ;
; 0.221  ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|state      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 4.159      ; 4.702      ;
; 0.435  ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|state      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 4.159      ; 4.416      ;
; 2.087  ; FPGA_IN_BOARD_RESET-    ; inst517                       ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 4.164      ; 6.573      ;
; 2.087  ; FPGA_IN_BOARD_RESET-    ; inst506                       ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 4.164      ; 6.573      ;
; 2.422  ; FPGA_IN_BOARD_RESET-    ; inst517                       ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 4.164      ; 6.408      ;
; 2.422  ; FPGA_IN_BOARD_RESET-    ; inst506                       ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 4.164      ; 6.408      ;
; 4.030  ; spi_master:inst490|busy ; inst517                       ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.283      ; 4.555      ;
; 4.030  ; spi_master:inst490|busy ; inst506                       ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.283      ; 4.555      ;
; 4.260  ; spi_master:inst490|busy ; inst517                       ; inst4|altpll_component|auto_generated|pll1|clk[1] ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 4.555      ;
; 4.260  ; spi_master:inst490|busy ; inst506                       ; inst4|altpll_component|auto_generated|pll1|clk[1] ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 4.555      ;
+--------+-------------------------+-------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'FPGA_IN_SDSB-'                                                                                                                                                         ;
+--------+----------------------+------------+--------------------------------------------------------------------------------------------------+---------------+--------------+------------+------------+
; Slack  ; From Node            ; To Node    ; Launch Clock                                                                                     ; Latch Clock   ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------+------------+--------------------------------------------------------------------------------------------------+---------------+--------------+------------+------------+
; -0.354 ; FPGA_IN_BOARD_RESET- ; inst509    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; 0.000        ; 6.389      ; 6.065      ;
; -0.254 ; FPGA_IN_BOARD_RESET- ; inst480    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; 0.000        ; 6.260      ; 6.036      ;
; -0.214 ; FPGA_IN_BOARD_RESET- ; inst512    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; 0.000        ; 6.380      ; 6.408      ;
; -0.180 ; FPGA_IN_BOARD_RESET- ; inst345    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; 0.000        ; 6.019      ; 6.081      ;
; -0.076 ; FPGA_IN_BOARD_RESET- ; inst509    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; -0.500       ; 6.611      ; 6.065      ;
; -0.023 ; FPGA_IN_BOARD_RESET- ; inst509    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; 0.000        ; 6.611      ; 6.618      ;
; 0.024  ; FPGA_IN_BOARD_RESET- ; inst480    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; -0.500       ; 6.482      ; 6.036      ;
; 0.070  ; FPGA_IN_BOARD_RESET- ; inst194    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; 0.000        ; 5.784      ; 5.884      ;
; 0.082  ; FPGA_IN_BOARD_RESET- ; inst480    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; 0.000        ; 6.482      ; 6.594      ;
; 0.116  ; FPGA_IN_BOARD_RESET- ; inst483    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; 0.000        ; 6.057      ; 6.203      ;
; 0.140  ; inst358              ; inst345    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; FPGA_IN_SDSB- ; 0.000        ; 3.192      ; 3.564      ;
; 0.186  ; FPGA_IN_BOARD_RESET- ; inst468    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; 0.000        ; 6.649      ; 7.077      ;
; 0.195  ; FPGA_IN_BOARD_RESET- ; inst426    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; 0.000        ; 5.171      ; 5.396      ;
; 0.204  ; FPGA_IN_BOARD_RESET- ; inst427    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; 0.000        ; 5.149      ; 5.383      ;
; 0.237  ; FPGA_IN_BOARD_RESET- ; inst514    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; 0.000        ; 7.003      ; 7.482      ;
; 0.258  ; FPGA_IN_BOARD_RESET- ; inst471    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; 0.000        ; 5.644      ; 5.932      ;
; 0.267  ; FPGA_IN_BOARD_RESET- ; inst514    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; -0.500       ; 7.473      ; 7.482      ;
; 0.279  ; FPGA_IN_BOARD_RESET- ; inst336    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; 0.000        ; 6.025      ; 6.546      ;
; 0.299  ; FPGA_IN_BOARD_RESET- ; inst495    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; 0.000        ; 6.950      ; 7.279      ;
; 0.305  ; FPGA_IN_BOARD_RESET- ; inst272    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; 0.000        ; 5.891      ; 6.438      ;
; 0.311  ; FPGA_IN_BOARD_RESET- ; inst325[2] ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; -0.500       ; 6.552      ; 6.393      ;
; 0.313  ; FPGA_IN_BOARD_RESET- ; inst325[0] ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; -0.500       ; 6.552      ; 6.395      ;
; 0.317  ; FPGA_IN_BOARD_RESET- ; inst485    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; 0.000        ; 6.125      ; 6.472      ;
; 0.324  ; FPGA_IN_BOARD_RESET- ; inst345    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; -0.500       ; 6.019      ; 6.085      ;
; 0.327  ; FPGA_IN_BOARD_RESET- ; inst197    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; 0.000        ; 5.634      ; 5.991      ;
; 0.332  ; FPGA_IN_BOARD_RESET- ; inst274    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; 0.000        ; 6.493      ; 7.067      ;
; 0.335  ; FPGA_IN_BOARD_RESET- ; inst272    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; -0.500       ; 6.361      ; 6.438      ;
; 0.339  ; FPGA_IN_BOARD_RESET- ; inst500    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; 0.000        ; 6.755      ; 7.124      ;
; 0.342  ; FPGA_IN_BOARD_RESET- ; inst325[2] ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; 0.000        ; 6.021      ; 6.393      ;
; 0.344  ; FPGA_IN_BOARD_RESET- ; inst325[0] ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; 0.000        ; 6.021      ; 6.395      ;
; 0.346  ; FPGA_IN_BOARD_RESET- ; inst325[1] ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; -0.500       ; 5.543      ; 5.419      ;
; 0.348  ; FPGA_IN_BOARD_RESET- ; inst325[1] ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; 0.000        ; 5.543      ; 5.921      ;
; 0.350  ; FPGA_IN_BOARD_RESET- ; inst272    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; 0.000        ; 6.361      ; 6.953      ;
; 0.362  ; FPGA_IN_BOARD_RESET- ; inst274    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; -0.500       ; 6.963      ; 7.067      ;
; 0.367  ; FPGA_IN_BOARD_RESET- ; inst253[4] ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; 0.000        ; 5.662      ; 6.059      ;
; 0.377  ; FPGA_IN_BOARD_RESET- ; inst325[1] ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; 0.000        ; 5.012      ; 5.419      ;
; 0.382  ; FPGA_IN_BOARD_RESET- ; inst476    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; 0.000        ; 6.240      ; 6.652      ;
; 0.382  ; FPGA_IN_BOARD_RESET- ; inst208    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; 0.000        ; 5.670      ; 6.082      ;
; 0.383  ; FPGA_IN_BOARD_RESET- ; inst184    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; 0.000        ; 5.668      ; 6.081      ;
; 0.394  ; FPGA_IN_BOARD_RESET- ; inst483    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; -0.500       ; 6.279      ; 6.203      ;
; 0.396  ; FPGA_IN_BOARD_RESET- ; inst512    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; 0.000        ; 5.935      ; 6.573      ;
; 0.407  ; FPGA_IN_BOARD_RESET- ; inst188    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; 0.000        ; 5.665      ; 6.102      ;
; 0.407  ; FPGA_IN_BOARD_RESET- ; inst185    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; 0.000        ; 5.663      ; 6.100      ;
; 0.409  ; FPGA_IN_BOARD_RESET- ; inst209    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; 0.000        ; 5.664      ; 6.103      ;
; 0.420  ; FPGA_IN_BOARD_RESET- ; inst482    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; 0.000        ; 6.561      ; 7.011      ;
; 0.428  ; FPGA_IN_BOARD_RESET- ; inst325[2] ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; 0.000        ; 6.552      ; 7.010      ;
; 0.429  ; FPGA_IN_BOARD_RESET- ; inst325[0] ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; 0.000        ; 6.552      ; 7.011      ;
; 0.430  ; FPGA_IN_BOARD_RESET- ; inst498    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; 0.000        ; 6.837      ; 7.297      ;
; 0.431  ; FPGA_IN_BOARD_RESET- ; inst514    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; 0.000        ; 7.473      ; 8.146      ;
; 0.438  ; FPGA_IN_BOARD_RESET- ; inst182    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; 0.000        ; 5.664      ; 6.132      ;
; 0.444  ; FPGA_IN_BOARD_RESET- ; inst484    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; 0.000        ; 6.565      ; 7.039      ;
; 0.444  ; FPGA_IN_BOARD_RESET- ; inst487    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; 0.000        ; 6.564      ; 7.038      ;
; 0.444  ; FPGA_IN_BOARD_RESET- ; inst489    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; 0.000        ; 6.563      ; 7.037      ;
; 0.446  ; FPGA_IN_BOARD_RESET- ; inst334    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; 0.000        ; 4.971      ; 5.447      ;
; 0.451  ; FPGA_IN_BOARD_RESET- ; inst512    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; -0.500       ; 6.380      ; 6.573      ;
; 0.461  ; FPGA_IN_BOARD_RESET- ; inst170[3] ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; 0.000        ; 5.623      ; 6.114      ;
; 0.462  ; FPGA_IN_BOARD_RESET- ; inst170[5] ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; 0.000        ; 5.623      ; 6.115      ;
; 0.466  ; FPGA_IN_BOARD_RESET- ; inst170[2] ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; 0.000        ; 5.621      ; 6.117      ;
; 0.468  ; FPGA_IN_BOARD_RESET- ; inst170[7] ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; 0.000        ; 5.620      ; 6.118      ;
; 0.470  ; FPGA_IN_BOARD_RESET- ; inst345    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; 0.000        ; 5.373      ; 6.085      ;
; 0.472  ; FPGA_IN_BOARD_RESET- ; inst497    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; 0.000        ; 6.838      ; 7.340      ;
; 0.473  ; FPGA_IN_BOARD_RESET- ; inst496    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; 0.000        ; 6.837      ; 7.340      ;
; 0.473  ; FPGA_IN_BOARD_RESET- ; inst502    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; 0.000        ; 6.486      ; 6.989      ;
; 0.480  ; FPGA_IN_BOARD_RESET- ; inst508    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; 0.000        ; 6.453      ; 6.963      ;
; 0.484  ; FPGA_IN_BOARD_RESET- ; inst486    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; 0.000        ; 5.957      ; 6.471      ;
; 0.515  ; FPGA_IN_BOARD_RESET- ; inst478    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; 0.000        ; 6.080      ; 6.625      ;
; 0.522  ; FPGA_IN_BOARD_RESET- ; inst483    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; 0.000        ; 6.279      ; 6.831      ;
; 0.525  ; FPGA_IN_BOARD_RESET- ; inst274    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; 0.000        ; 6.963      ; 7.730      ;
; 0.526  ; FPGA_IN_BOARD_RESET- ; inst243[6] ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; 0.000        ; 6.039      ; 6.595      ;
; 0.527  ; FPGA_IN_BOARD_RESET- ; inst433    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; 0.000        ; 5.099      ; 5.656      ;
; 0.527  ; FPGA_IN_BOARD_RESET- ; inst435    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; 0.000        ; 5.099      ; 5.656      ;
; 0.530  ; FPGA_IN_BOARD_RESET- ; inst436    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; 0.000        ; 5.338      ; 5.898      ;
; 0.536  ; FPGA_IN_BOARD_RESET- ; inst471    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; -0.500       ; 5.866      ; 5.932      ;
; 0.541  ; FPGA_IN_BOARD_RESET- ; inst351    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; 0.000        ; 6.173      ; 6.744      ;
; 0.544  ; FPGA_IN_BOARD_RESET- ; inst397    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; 0.000        ; 4.806      ; 5.380      ;
; 0.547  ; FPGA_IN_BOARD_RESET- ; inst158[2] ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; 0.000        ; 6.036      ; 6.613      ;
; 0.548  ; FPGA_IN_BOARD_RESET- ; inst253[5] ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; 0.000        ; 5.663      ; 6.241      ;
; 0.551  ; FPGA_IN_BOARD_RESET- ; inst253[3] ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; 0.000        ; 5.664      ; 6.245      ;
; 0.552  ; FPGA_IN_BOARD_RESET- ; inst158[1] ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; 0.000        ; 6.033      ; 6.615      ;
; 0.553  ; FPGA_IN_BOARD_RESET- ; inst437    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; 0.000        ; 5.337      ; 5.920      ;
; 0.553  ; FPGA_IN_BOARD_RESET- ; inst439    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; 0.000        ; 5.336      ; 5.919      ;
; 0.554  ; FPGA_IN_BOARD_RESET- ; inst438    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; 0.000        ; 5.337      ; 5.921      ;
; 0.556  ; FPGA_IN_BOARD_RESET- ; inst411    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; 0.000        ; 5.343      ; 5.929      ;
; 0.566  ; FPGA_IN_BOARD_RESET- ; inst336    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; -0.500       ; 6.238      ; 6.546      ;
; 0.577  ; FPGA_IN_BOARD_RESET- ; inst495    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; -0.500       ; 7.172      ; 7.279      ;
; 0.590  ; FPGA_IN_BOARD_RESET- ; inst170[0] ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; 0.000        ; 5.623      ; 6.243      ;
; 0.591  ; FPGA_IN_BOARD_RESET- ; inst170[1] ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; 0.000        ; 5.617      ; 6.238      ;
; 0.591  ; FPGA_IN_BOARD_RESET- ; inst170[6] ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; 0.000        ; 5.619      ; 6.240      ;
; 0.591  ; FPGA_IN_BOARD_RESET- ; inst170[4] ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; 0.000        ; 5.618      ; 6.239      ;
; 0.595  ; FPGA_IN_BOARD_RESET- ; inst485    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; -0.500       ; 6.347      ; 6.472      ;
; 0.598  ; FPGA_IN_BOARD_RESET- ; inst243[5] ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; 0.000        ; 5.483      ; 6.111      ;
; 0.603  ; FPGA_IN_BOARD_RESET- ; inst429    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; 0.000        ; 4.868      ; 5.501      ;
; 0.604  ; FPGA_IN_BOARD_RESET- ; inst428    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; 0.000        ; 4.868      ; 5.502      ;
; 0.606  ; FPGA_IN_BOARD_RESET- ; inst186    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; 0.000        ; 5.669      ; 6.305      ;
; 0.609  ; FPGA_IN_BOARD_RESET- ; inst422    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; 0.000        ; 4.865      ; 5.504      ;
; 0.617  ; FPGA_IN_BOARD_RESET- ; inst500    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; -0.500       ; 6.977      ; 7.124      ;
; 0.631  ; FPGA_IN_BOARD_RESET- ; inst471    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; 0.000        ; 5.866      ; 6.527      ;
; 0.636  ; FPGA_IN_BOARD_RESET- ; inst336    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; 0.000        ; 6.238      ; 7.116      ;
; 0.640  ; FPGA_IN_BOARD_RESET- ; inst488    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; 0.000        ; 6.029      ; 6.699      ;
; 0.641  ; FPGA_IN_BOARD_RESET- ; inst158[5] ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; 0.000        ; 5.661      ; 6.332      ;
+--------+----------------------+------------+--------------------------------------------------------------------------------------------------+---------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'inst4|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                       ;
+---------+--------------------------------------------+------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                  ; To Node          ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+---------+--------------------------------------------+------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -0.287  ; FPGA_IN_BOARD_RESET-                       ; 74164:inst37|3   ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.494      ; 4.529      ;
; -0.287  ; FPGA_IN_BOARD_RESET-                       ; 74164:inst37|4   ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.494      ; 4.529      ;
; 0.252   ; FPGA_IN_BOARD_RESET-                       ; 74164:inst37|3   ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 4.494      ; 4.568      ;
; 0.252   ; FPGA_IN_BOARD_RESET-                       ; 74164:inst37|4   ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 4.494      ; 4.568      ;
; 0.626   ; Microcomputer:inst|T80s:cpu1|IORQ_n        ; 74165:inst103|98 ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.260      ; 4.198      ;
; 0.733   ; Microcomputer:inst|T80s:cpu1|IORQ_n        ; 74165:inst103|70 ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.278      ; 4.323      ;
; 0.733   ; Microcomputer:inst|T80s:cpu1|IORQ_n        ; 74165:inst103|79 ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.278      ; 4.323      ;
; 0.733   ; Microcomputer:inst|T80s:cpu1|IORQ_n        ; 74165:inst103|84 ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.278      ; 4.323      ;
; 0.733   ; Microcomputer:inst|T80s:cpu1|IORQ_n        ; 74165:inst103|93 ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.278      ; 4.323      ;
; 0.994   ; Microcomputer:inst|T80s:cpu1|T80:u0|BusAck ; inst108          ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.369      ; 1.675      ;
; 1.225   ; Microcomputer:inst|T80s:cpu1|T80:u0|M1_n   ; inst95           ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.447      ; 1.984      ;
; 1.292   ; Microcomputer:inst|T80s:cpu1|T80:u0|M1_n   ; inst97           ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.583      ; 3.187      ;
; 1.347   ; Microcomputer:inst|T80s:cpu1|MREQ_n        ; 74165:inst103|98 ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.014      ; 4.673      ;
; 1.454   ; Microcomputer:inst|T80s:cpu1|MREQ_n        ; 74165:inst103|70 ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.032      ; 4.798      ;
; 1.454   ; Microcomputer:inst|T80s:cpu1|MREQ_n        ; 74165:inst103|79 ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.032      ; 4.798      ;
; 1.454   ; Microcomputer:inst|T80s:cpu1|MREQ_n        ; 74165:inst103|84 ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.032      ; 4.798      ;
; 1.454   ; Microcomputer:inst|T80s:cpu1|MREQ_n        ; 74165:inst103|93 ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.032      ; 4.798      ;
; 1.464   ; Microcomputer:inst|T80s:cpu1|T80:u0|M1_n   ; 74165:inst103|98 ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.014      ; 4.790      ;
; 1.478   ; Microcomputer:inst|T80s:cpu1|MREQ_n        ; inst95           ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.447      ; 2.237      ;
; 1.505   ; Microcomputer:inst|T80s:cpu1|T80:u0|RFSH_n ; 74165:inst103|98 ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.014      ; 4.831      ;
; 1.571   ; Microcomputer:inst|T80s:cpu1|T80:u0|M1_n   ; 74165:inst103|70 ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.032      ; 4.915      ;
; 1.571   ; Microcomputer:inst|T80s:cpu1|T80:u0|M1_n   ; 74165:inst103|79 ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.032      ; 4.915      ;
; 1.571   ; Microcomputer:inst|T80s:cpu1|T80:u0|M1_n   ; 74165:inst103|84 ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.032      ; 4.915      ;
; 1.571   ; Microcomputer:inst|T80s:cpu1|T80:u0|M1_n   ; 74165:inst103|93 ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.032      ; 4.915      ;
; 1.612   ; Microcomputer:inst|T80s:cpu1|T80:u0|RFSH_n ; 74165:inst103|70 ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.032      ; 4.956      ;
; 1.612   ; Microcomputer:inst|T80s:cpu1|T80:u0|RFSH_n ; 74165:inst103|79 ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.032      ; 4.956      ;
; 1.612   ; Microcomputer:inst|T80s:cpu1|T80:u0|RFSH_n ; 74165:inst103|84 ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.032      ; 4.956      ;
; 1.612   ; Microcomputer:inst|T80s:cpu1|T80:u0|RFSH_n ; 74165:inst103|93 ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.032      ; 4.956      ;
; 1.613   ; Microcomputer:inst|T80s:cpu1|T80:u0|RFSH_n ; inst95           ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.447      ; 2.372      ;
; 1.616   ; uart:inst8|tx_state.TX_IDLE                ; 74164:inst37|3   ; CLK_50                                            ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.978      ; 3.906      ;
; 1.616   ; uart:inst8|tx_state.TX_IDLE                ; 74164:inst37|4   ; CLK_50                                            ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.978      ; 3.906      ;
; 1.619   ; Microcomputer:inst|T80s:cpu1|IORQ_n        ; inst95           ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.693      ; 2.624      ;
; 1.634   ; Microcomputer:inst|T80s:cpu1|IORQ_n        ; inst92           ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.908      ; 2.854      ;
; 1.963   ; Microcomputer:inst|T80s:cpu1|IORQ_n        ; inst97           ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.829      ; 4.104      ;
; 2.634   ; Microcomputer:inst|T80s:cpu1|RD_n          ; inst97           ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.613     ; 2.333      ;
; 3.320   ; inst92                                     ; inst95           ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.162      ; 3.724      ;
; 3.647   ; inst92                                     ; inst95           ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.135     ; 3.724      ;
; 12.174  ; inst95                                     ; 74165:inst103|98 ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 2.935      ; 5.351      ;
; 12.281  ; inst95                                     ; 74165:inst103|70 ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 2.953      ; 5.476      ;
; 12.281  ; inst95                                     ; 74165:inst103|79 ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 2.953      ; 5.476      ;
; 12.281  ; inst95                                     ; 74165:inst103|84 ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 2.953      ; 5.476      ;
; 12.281  ; inst95                                     ; 74165:inst103|93 ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 2.953      ; 5.476      ;
; 12.498  ; inst92                                     ; 74165:inst103|98 ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 2.729      ; 5.469      ;
; 12.605  ; inst92                                     ; 74165:inst103|70 ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 2.747      ; 5.594      ;
; 12.605  ; inst92                                     ; 74165:inst103|79 ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 2.747      ; 5.594      ;
; 12.605  ; inst92                                     ; 74165:inst103|84 ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 2.747      ; 5.594      ;
; 12.605  ; inst92                                     ; 74165:inst103|93 ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 2.747      ; 5.594      ;
; 252.471 ; inst95                                     ; 74165:inst103|98 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; -250.000     ; 2.638      ; 5.351      ;
; 252.578 ; inst95                                     ; 74165:inst103|70 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; -250.000     ; 2.656      ; 5.476      ;
; 252.578 ; inst95                                     ; 74165:inst103|79 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; -250.000     ; 2.656      ; 5.476      ;
; 252.578 ; inst95                                     ; 74165:inst103|84 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; -250.000     ; 2.656      ; 5.476      ;
; 252.578 ; inst95                                     ; 74165:inst103|93 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; -250.000     ; 2.656      ; 5.476      ;
; 252.795 ; inst92                                     ; 74165:inst103|98 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; -250.000     ; 2.432      ; 5.469      ;
; 252.902 ; inst92                                     ; 74165:inst103|70 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; -250.000     ; 2.450      ; 5.594      ;
; 252.902 ; inst92                                     ; 74165:inst103|79 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; -250.000     ; 2.450      ; 5.594      ;
; 252.902 ; inst92                                     ; 74165:inst103|84 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; -250.000     ; 2.450      ; 5.594      ;
; 252.902 ; inst92                                     ; 74165:inst103|93 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; -250.000     ; 2.450      ; 5.594      ;
+---------+--------------------------------------------+------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'FPGA_IN_CDSB-'                                                                                                                                                         ;
+--------+----------------------+------------+--------------------------------------------------------------------------------------------------+---------------+--------------+------------+------------+
; Slack  ; From Node            ; To Node    ; Launch Clock                                                                                     ; Latch Clock   ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------+------------+--------------------------------------------------------------------------------------------------+---------------+--------------+------------+------------+
; -0.223 ; FPGA_IN_BOARD_RESET- ; inst325[2] ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 6.586      ; 6.393      ;
; -0.221 ; FPGA_IN_BOARD_RESET- ; inst325[0] ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 6.586      ; 6.395      ;
; -0.188 ; FPGA_IN_BOARD_RESET- ; inst325[1] ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 5.577      ; 5.419      ;
; 0.179  ; FPGA_IN_BOARD_RESET- ; inst334    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 5.238      ; 5.447      ;
; 0.236  ; FPGA_IN_BOARD_RESET- ; inst208    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 5.816      ; 6.082      ;
; 0.237  ; FPGA_IN_BOARD_RESET- ; inst184    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 5.814      ; 6.081      ;
; 0.261  ; FPGA_IN_BOARD_RESET- ; inst188    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 5.811      ; 6.102      ;
; 0.261  ; FPGA_IN_BOARD_RESET- ; inst185    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 5.809      ; 6.100      ;
; 0.263  ; FPGA_IN_BOARD_RESET- ; inst209    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 5.810      ; 6.103      ;
; 0.292  ; FPGA_IN_BOARD_RESET- ; inst182    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 5.810      ; 6.132      ;
; 0.396  ; FPGA_IN_BOARD_RESET- ; inst345    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 5.443      ; 6.081      ;
; 0.460  ; FPGA_IN_BOARD_RESET- ; inst186    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 5.815      ; 6.305      ;
; 0.543  ; FPGA_IN_BOARD_RESET- ; inst183    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 6.588      ; 7.161      ;
; 0.716  ; inst358              ; inst345    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; FPGA_IN_CDSB- ; 0.000        ; 2.616      ; 3.564      ;
; 0.772  ; FPGA_IN_BOARD_RESET- ; inst336    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; -0.500       ; 6.032      ; 6.546      ;
; 0.814  ; FPGA_IN_BOARD_RESET- ; inst325[1] ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; -0.500       ; 5.577      ; 5.921      ;
; 0.842  ; FPGA_IN_BOARD_RESET- ; inst336    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 6.032      ; 7.116      ;
; 0.875  ; FPGA_IN_BOARD_RESET- ; inst426    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 4.491      ; 5.396      ;
; 0.884  ; FPGA_IN_BOARD_RESET- ; inst427    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 4.469      ; 5.383      ;
; 0.894  ; FPGA_IN_BOARD_RESET- ; inst325[2] ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; -0.500       ; 6.586      ; 7.010      ;
; 0.895  ; FPGA_IN_BOARD_RESET- ; inst325[0] ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; -0.500       ; 6.586      ; 7.011      ;
; 0.900  ; FPGA_IN_BOARD_RESET- ; inst345    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; -0.500       ; 5.443      ; 6.085      ;
; 1.001  ; FPGA_IN_BOARD_RESET- ; inst194    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; -0.500       ; 5.353      ; 5.884      ;
; 1.056  ; FPGA_IN_BOARD_RESET- ; inst194    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 5.353      ; 6.439      ;
; 1.059  ; FPGA_IN_BOARD_RESET- ; inst243[6] ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 5.506      ; 6.595      ;
; 1.131  ; FPGA_IN_BOARD_RESET- ; inst243[5] ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 4.950      ; 6.111      ;
; 1.155  ; FPGA_IN_BOARD_RESET- ; inst334    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; -0.500       ; 5.238      ; 5.923      ;
; 1.200  ; FPGA_IN_BOARD_RESET- ; inst397    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 4.150      ; 5.380      ;
; 1.258  ; FPGA_IN_BOARD_RESET- ; inst197    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; -0.500       ; 5.203      ; 5.991      ;
; 1.271  ; FPGA_IN_BOARD_RESET- ; inst433    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 4.355      ; 5.656      ;
; 1.271  ; FPGA_IN_BOARD_RESET- ; inst435    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 4.355      ; 5.656      ;
; 1.274  ; FPGA_IN_BOARD_RESET- ; inst436    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 4.594      ; 5.898      ;
; 1.278  ; FPGA_IN_BOARD_RESET- ; inst277[1] ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; -0.500       ; 5.257      ; 6.065      ;
; 1.283  ; FPGA_IN_BOARD_RESET- ; inst429    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 4.188      ; 5.501      ;
; 1.284  ; FPGA_IN_BOARD_RESET- ; inst243[0] ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 4.947      ; 6.261      ;
; 1.284  ; FPGA_IN_BOARD_RESET- ; inst428    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 4.188      ; 5.502      ;
; 1.286  ; FPGA_IN_BOARD_RESET- ; inst243[4] ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 5.501      ; 6.817      ;
; 1.287  ; FPGA_IN_BOARD_RESET- ; inst243[2] ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 4.949      ; 6.266      ;
; 1.288  ; FPGA_IN_BOARD_RESET- ; inst277[4] ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; -0.500       ; 5.251      ; 6.069      ;
; 1.289  ; FPGA_IN_BOARD_RESET- ; inst422    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 4.185      ; 5.504      ;
; 1.297  ; FPGA_IN_BOARD_RESET- ; inst437    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 4.593      ; 5.920      ;
; 1.297  ; FPGA_IN_BOARD_RESET- ; inst439    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 4.592      ; 5.919      ;
; 1.298  ; FPGA_IN_BOARD_RESET- ; inst438    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 4.593      ; 5.921      ;
; 1.306  ; FPGA_IN_BOARD_RESET- ; inst277[1] ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 5.257      ; 6.593      ;
; 1.307  ; FPGA_IN_BOARD_RESET- ; inst188    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; -0.500       ; 5.811      ; 6.648      ;
; 1.308  ; FPGA_IN_BOARD_RESET- ; inst184    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; -0.500       ; 5.814      ; 6.652      ;
; 1.308  ; FPGA_IN_BOARD_RESET- ; inst208    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; -0.500       ; 5.816      ; 6.654      ;
; 1.308  ; FPGA_IN_BOARD_RESET- ; inst185    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; -0.500       ; 5.809      ; 6.647      ;
; 1.312  ; FPGA_IN_BOARD_RESET- ; inst243[1] ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 4.950      ; 6.292      ;
; 1.316  ; FPGA_IN_BOARD_RESET- ; inst277[4] ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 5.251      ; 6.597      ;
; 1.328  ; FPGA_IN_BOARD_RESET- ; inst197    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 5.203      ; 6.561      ;
; 1.344  ; FPGA_IN_BOARD_RESET- ; inst182    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; -0.500       ; 5.810      ; 6.684      ;
; 1.346  ; FPGA_IN_BOARD_RESET- ; inst209    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; -0.500       ; 5.810      ; 6.686      ;
; 1.353  ; FPGA_IN_BOARD_RESET- ; inst424    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 4.384      ; 5.767      ;
; 1.354  ; FPGA_IN_BOARD_RESET- ; inst423    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 4.384      ; 5.768      ;
; 1.355  ; FPGA_IN_BOARD_RESET- ; inst425    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 4.386      ; 5.771      ;
; 1.365  ; FPGA_IN_BOARD_RESET- ; inst253[4] ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 4.664      ; 6.059      ;
; 1.392  ; FPGA_IN_BOARD_RESET- ; inst432    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 4.355      ; 5.777      ;
; 1.407  ; FPGA_IN_BOARD_RESET- ; inst514    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; -0.500       ; 6.333      ; 7.482      ;
; 1.441  ; FPGA_IN_BOARD_RESET- ; inst272    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; -0.500       ; 5.255      ; 6.438      ;
; 1.456  ; FPGA_IN_BOARD_RESET- ; inst272    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 5.255      ; 6.953      ;
; 1.458  ; FPGA_IN_BOARD_RESET- ; inst277[6] ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; -0.500       ; 5.251      ; 6.239      ;
; 1.502  ; FPGA_IN_BOARD_RESET- ; inst434    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 4.355      ; 5.887      ;
; 1.543  ; FPGA_IN_BOARD_RESET- ; inst243[3] ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 4.949      ; 6.522      ;
; 1.546  ; FPGA_IN_BOARD_RESET- ; inst253[5] ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 4.665      ; 6.241      ;
; 1.549  ; FPGA_IN_BOARD_RESET- ; inst253[3] ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 4.666      ; 6.245      ;
; 1.555  ; FPGA_IN_BOARD_RESET- ; inst186    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; -0.500       ; 5.815      ; 6.900      ;
; 1.571  ; FPGA_IN_BOARD_RESET- ; inst514    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 6.333      ; 8.146      ;
; 1.575  ; FPGA_IN_BOARD_RESET- ; inst277[6] ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 5.251      ; 6.856      ;
; 1.624  ; FPGA_IN_BOARD_RESET- ; inst277[3] ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; -0.500       ; 4.920      ; 6.074      ;
; 1.633  ; FPGA_IN_BOARD_RESET- ; inst277[2] ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; -0.500       ; 4.336      ; 5.499      ;
; 1.635  ; FPGA_IN_BOARD_RESET- ; inst277[2] ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 4.336      ; 6.001      ;
; 1.649  ; FPGA_IN_BOARD_RESET- ; inst406    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; -0.500       ; 4.328      ; 5.507      ;
; 1.670  ; FPGA_IN_BOARD_RESET- ; inst277[3] ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 4.920      ; 6.620      ;
; 1.673  ; FPGA_IN_BOARD_RESET- ; inst231    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 3.654      ; 5.357      ;
; 1.673  ; FPGA_IN_BOARD_RESET- ; inst233    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 3.653      ; 5.356      ;
; 1.674  ; FPGA_IN_BOARD_RESET- ; inst183    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; -0.500       ; 6.588      ; 7.792      ;
; 1.674  ; FPGA_IN_BOARD_RESET- ; inst234    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 3.651      ; 5.355      ;
; 1.675  ; FPGA_IN_BOARD_RESET- ; inst262    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 3.647      ; 5.352      ;
; 1.675  ; FPGA_IN_BOARD_RESET- ; inst279    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 3.649      ; 5.354      ;
; 1.676  ; FPGA_IN_BOARD_RESET- ; inst249    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 3.645      ; 5.351      ;
; 1.676  ; FPGA_IN_BOARD_RESET- ; inst251    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 3.646      ; 5.352      ;
; 1.685  ; FPGA_IN_BOARD_RESET- ; inst406    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 4.328      ; 6.043      ;
; 1.725  ; FPGA_IN_BOARD_RESET- ; inst509    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 4.310      ; 6.065      ;
; 1.756  ; FPGA_IN_BOARD_RESET- ; inst403    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; -0.500       ; 5.185      ; 6.471      ;
; 1.759  ; FPGA_IN_BOARD_RESET- ; inst405    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; -0.500       ; 5.184      ; 6.473      ;
; 1.802  ; FPGA_IN_BOARD_RESET- ; inst409    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; -0.500       ; 4.903      ; 6.235      ;
; 1.803  ; FPGA_IN_BOARD_RESET- ; inst408    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; -0.500       ; 4.903      ; 6.236      ;
; 1.803  ; FPGA_IN_BOARD_RESET- ; inst402    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; -0.500       ; 4.903      ; 6.236      ;
; 1.805  ; FPGA_IN_BOARD_RESET- ; inst404    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; -0.500       ; 4.902      ; 6.237      ;
; 1.811  ; FPGA_IN_BOARD_RESET- ; inst407    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; -0.500       ; 4.901      ; 6.242      ;
; 1.817  ; FPGA_IN_BOARD_RESET- ; inst351    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 5.387      ; 7.234      ;
; 1.827  ; FPGA_IN_BOARD_RESET- ; inst351    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; -0.500       ; 5.387      ; 6.744      ;
; 1.842  ; FPGA_IN_BOARD_RESET- ; inst411    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; -0.500       ; 4.557      ; 5.929      ;
; 1.844  ; FPGA_IN_BOARD_RESET- ; inst427    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; -0.500       ; 4.469      ; 5.843      ;
; 1.847  ; FPGA_IN_BOARD_RESET- ; inst253[2] ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 5.273      ; 7.150      ;
; 1.852  ; FPGA_IN_BOARD_RESET- ; inst408    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 4.903      ; 6.785      ;
; 1.852  ; FPGA_IN_BOARD_RESET- ; inst409    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 4.903      ; 6.785      ;
; 1.853  ; FPGA_IN_BOARD_RESET- ; inst402    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 4.903      ; 6.786      ;
; 1.854  ; FPGA_IN_BOARD_RESET- ; inst404    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 4.902      ; 6.786      ;
+--------+----------------------+------------+--------------------------------------------------------------------------------------------------+---------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'inst4|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                         ;
+--------+--------------------------------------------+-------------------------------------------+-----------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                   ; Launch Clock                ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+-------------------------------------------+-----------------------------+---------------------------------------------------+--------------+------------+------------+
; -0.155 ; FPGA_IN_BOARD_RESET-                       ; 74164:inst37|3                            ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 4.362      ; 4.529      ;
; -0.155 ; FPGA_IN_BOARD_RESET-                       ; 74164:inst37|4                            ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 4.362      ; 4.529      ;
; 0.384  ; FPGA_IN_BOARD_RESET-                       ; 74164:inst37|3                            ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; -0.500       ; 4.362      ; 4.568      ;
; 0.384  ; FPGA_IN_BOARD_RESET-                       ; 74164:inst37|4                            ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; -0.500       ; 4.362      ; 4.568      ;
; 0.780  ; Microcomputer:inst|T80s:cpu1|IORQ_n        ; 74165:inst103|98                          ; Microcomputer:inst|cpuClock ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 3.106      ; 4.198      ;
; 0.887  ; Microcomputer:inst|T80s:cpu1|IORQ_n        ; 74165:inst103|70                          ; Microcomputer:inst|cpuClock ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 3.124      ; 4.323      ;
; 0.887  ; Microcomputer:inst|T80s:cpu1|IORQ_n        ; 74165:inst103|79                          ; Microcomputer:inst|cpuClock ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 3.124      ; 4.323      ;
; 0.887  ; Microcomputer:inst|T80s:cpu1|IORQ_n        ; 74165:inst103|84                          ; Microcomputer:inst|cpuClock ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 3.124      ; 4.323      ;
; 0.887  ; Microcomputer:inst|T80s:cpu1|IORQ_n        ; 74165:inst103|93                          ; Microcomputer:inst|cpuClock ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 3.124      ; 4.323      ;
; 1.148  ; Microcomputer:inst|T80s:cpu1|T80:u0|BusAck ; inst108                                   ; Microcomputer:inst|cpuClock ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.215      ; 1.675      ;
; 1.357  ; Microcomputer:inst|T80s:cpu1|T80:u0|M1_n   ; inst95                                    ; Microcomputer:inst|cpuClock ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.315      ; 1.984      ;
; 1.446  ; Microcomputer:inst|T80s:cpu1|T80:u0|M1_n   ; inst97                                    ; Microcomputer:inst|cpuClock ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 1.429      ; 3.187      ;
; 1.501  ; Microcomputer:inst|T80s:cpu1|MREQ_n        ; 74165:inst103|98                          ; Microcomputer:inst|cpuClock ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 2.860      ; 4.673      ;
; 1.534  ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_VCTR|c[0] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.829      ; 2.685      ;
; 1.544  ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_SCRY|c[5] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.883      ; 2.749      ;
; 1.585  ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_HCTR|c[0] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.842      ; 2.749      ;
; 1.585  ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_HCTR|c[7] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.842      ; 2.749      ;
; 1.585  ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_HCTR|c[3] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.842      ; 2.749      ;
; 1.585  ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_HCTR|c[5] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.842      ; 2.749      ;
; 1.585  ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_HCTR|c[6] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.842      ; 2.749      ;
; 1.585  ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_HCTR|c[4] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.842      ; 2.749      ;
; 1.585  ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_HCTR|c[9] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.842      ; 2.749      ;
; 1.585  ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_HCTR|c[2] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.842      ; 2.749      ;
; 1.585  ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_HCTR|c[1] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.842      ; 2.749      ;
; 1.585  ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_HCTR|c[8] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.842      ; 2.749      ;
; 1.608  ; Microcomputer:inst|T80s:cpu1|MREQ_n        ; 74165:inst103|70                          ; Microcomputer:inst|cpuClock ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 2.878      ; 4.798      ;
; 1.608  ; Microcomputer:inst|T80s:cpu1|MREQ_n        ; 74165:inst103|79                          ; Microcomputer:inst|cpuClock ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 2.878      ; 4.798      ;
; 1.608  ; Microcomputer:inst|T80s:cpu1|MREQ_n        ; 74165:inst103|84                          ; Microcomputer:inst|cpuClock ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 2.878      ; 4.798      ;
; 1.608  ; Microcomputer:inst|T80s:cpu1|MREQ_n        ; 74165:inst103|93                          ; Microcomputer:inst|cpuClock ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 2.878      ; 4.798      ;
; 1.610  ; Microcomputer:inst|T80s:cpu1|MREQ_n        ; inst95                                    ; Microcomputer:inst|cpuClock ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.315      ; 2.237      ;
; 1.618  ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_SCRY|c[4] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.918      ; 2.858      ;
; 1.618  ; Microcomputer:inst|T80s:cpu1|T80:u0|M1_n   ; 74165:inst103|98                          ; Microcomputer:inst|cpuClock ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 2.860      ; 4.790      ;
; 1.659  ; Microcomputer:inst|T80s:cpu1|T80:u0|RFSH_n ; 74165:inst103|98                          ; Microcomputer:inst|cpuClock ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 2.860      ; 4.831      ;
; 1.725  ; Microcomputer:inst|T80s:cpu1|T80:u0|M1_n   ; 74165:inst103|70                          ; Microcomputer:inst|cpuClock ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 2.878      ; 4.915      ;
; 1.725  ; Microcomputer:inst|T80s:cpu1|T80:u0|M1_n   ; 74165:inst103|79                          ; Microcomputer:inst|cpuClock ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 2.878      ; 4.915      ;
; 1.725  ; Microcomputer:inst|T80s:cpu1|T80:u0|M1_n   ; 74165:inst103|84                          ; Microcomputer:inst|cpuClock ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 2.878      ; 4.915      ;
; 1.725  ; Microcomputer:inst|T80s:cpu1|T80:u0|M1_n   ; 74165:inst103|93                          ; Microcomputer:inst|cpuClock ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 2.878      ; 4.915      ;
; 1.745  ; Microcomputer:inst|T80s:cpu1|T80:u0|RFSH_n ; inst95                                    ; Microcomputer:inst|cpuClock ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.315      ; 2.372      ;
; 1.748  ; uart:inst8|tx_state.TX_IDLE                ; 74164:inst37|3                            ; CLK_50                      ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 1.846      ; 3.906      ;
; 1.748  ; uart:inst8|tx_state.TX_IDLE                ; 74164:inst37|4                            ; CLK_50                      ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 1.846      ; 3.906      ;
; 1.751  ; Microcomputer:inst|T80s:cpu1|IORQ_n        ; inst95                                    ; Microcomputer:inst|cpuClock ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.561      ; 2.624      ;
; 1.766  ; Microcomputer:inst|T80s:cpu1|IORQ_n        ; inst92                                    ; Microcomputer:inst|cpuClock ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.776      ; 2.854      ;
; 1.766  ; Microcomputer:inst|T80s:cpu1|T80:u0|RFSH_n ; 74165:inst103|70                          ; Microcomputer:inst|cpuClock ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 2.878      ; 4.956      ;
; 1.766  ; Microcomputer:inst|T80s:cpu1|T80:u0|RFSH_n ; 74165:inst103|79                          ; Microcomputer:inst|cpuClock ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 2.878      ; 4.956      ;
; 1.766  ; Microcomputer:inst|T80s:cpu1|T80:u0|RFSH_n ; 74165:inst103|84                          ; Microcomputer:inst|cpuClock ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 2.878      ; 4.956      ;
; 1.766  ; Microcomputer:inst|T80s:cpu1|T80:u0|RFSH_n ; 74165:inst103|93                          ; Microcomputer:inst|cpuClock ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 2.878      ; 4.956      ;
; 1.844  ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_SCRY|c[3] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.864      ; 3.030      ;
; 1.862  ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_CHRY|c[1] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.888      ; 3.072      ;
; 1.862  ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_CHRY|c[3] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.888      ; 3.072      ;
; 1.968  ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_VCTR|c[0] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; -0.500       ; 0.829      ; 2.619      ;
; 1.984  ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|hsync_int                  ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.379      ; 2.685      ;
; 1.992  ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_SCRY|c[5] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; -0.500       ; 0.883      ; 2.697      ;
; 2.027  ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_SCRX|c[0] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.378      ; 2.727      ;
; 2.027  ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_SCRX|c[1] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.378      ; 2.727      ;
; 2.027  ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_SCRX|c[2] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.378      ; 2.727      ;
; 2.027  ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_SCRX|c[3] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.378      ; 2.727      ;
; 2.027  ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_SCRX|c[4] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.378      ; 2.727      ;
; 2.027  ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_CHRY|c[0] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.378      ; 2.727      ;
; 2.027  ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_SCRX|c[5] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.378      ; 2.727      ;
; 2.027  ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_SCRX|c[6] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.378      ; 2.727      ;
; 2.033  ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_HCTR|c[0] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; -0.500       ; 0.842      ; 2.697      ;
; 2.033  ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_HCTR|c[7] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; -0.500       ; 0.842      ; 2.697      ;
; 2.033  ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_HCTR|c[3] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; -0.500       ; 0.842      ; 2.697      ;
; 2.033  ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_HCTR|c[5] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; -0.500       ; 0.842      ; 2.697      ;
; 2.033  ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_HCTR|c[6] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; -0.500       ; 0.842      ; 2.697      ;
; 2.033  ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_HCTR|c[4] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; -0.500       ; 0.842      ; 2.697      ;
; 2.033  ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_HCTR|c[9] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; -0.500       ; 0.842      ; 2.697      ;
; 2.033  ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_HCTR|c[2] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; -0.500       ; 0.842      ; 2.697      ;
; 2.033  ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_HCTR|c[1] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; -0.500       ; 0.842      ; 2.697      ;
; 2.033  ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_HCTR|c[8] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; -0.500       ; 0.842      ; 2.697      ;
; 2.056  ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_CHRX|c[0] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.379      ; 2.757      ;
; 2.056  ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_CHRX|c[1] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.379      ; 2.757      ;
; 2.056  ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_CHRX|c[2] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.379      ; 2.757      ;
; 2.056  ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_SCRY|c[0] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.379      ; 2.757      ;
; 2.056  ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_SCRY|c[1] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.379      ; 2.757      ;
; 2.056  ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_SCRY|c[2] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.379      ; 2.757      ;
; 2.073  ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_SCRY|c[4] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; -0.500       ; 0.918      ; 2.813      ;
; 2.117  ; Microcomputer:inst|T80s:cpu1|IORQ_n        ; inst97                                    ; Microcomputer:inst|cpuClock ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 1.675      ; 4.104      ;
; 2.250  ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_SCRY|c[3] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; -0.500       ; 0.864      ; 2.936      ;
; 2.275  ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_CHRY|c[1] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; -0.500       ; 0.888      ; 2.985      ;
; 2.275  ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_CHRY|c[3] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; -0.500       ; 0.888      ; 2.985      ;
; 2.333  ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|vsync_int                  ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.373      ; 3.028      ;
; 2.355  ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_VCTR|c[1] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.378      ; 3.055      ;
; 2.355  ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_VCTR|c[2] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.378      ; 3.055      ;
; 2.355  ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_VCTR|c[3] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.378      ; 3.055      ;
; 2.355  ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_VCTR|c[4] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.378      ; 3.055      ;
; 2.355  ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_VCTR|c[5] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.378      ; 3.055      ;
; 2.355  ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_VCTR|c[6] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.378      ; 3.055      ;
; 2.355  ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_VCTR|c[7] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.378      ; 3.055      ;
; 2.355  ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_VCTR|c[8] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.378      ; 3.055      ;
; 2.355  ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_VCTR|c[9] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.378      ; 3.055      ;
; 2.360  ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_CHRY|c[2] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.390      ; 3.072      ;
; 2.370  ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|losr:U_LOSR|data[0]        ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.372      ; 3.064      ;
; 2.370  ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|losr:U_LOSR|data[1]        ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.372      ; 3.064      ;
; 2.370  ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|losr:U_LOSR|data[2]        ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.372      ; 3.064      ;
; 2.370  ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|losr:U_LOSR|data[3]        ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.372      ; 3.064      ;
; 2.370  ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|losr:U_LOSR|data[4]        ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.372      ; 3.064      ;
; 2.370  ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|losr:U_LOSR|data[5]        ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.372      ; 3.064      ;
; 2.370  ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|losr:U_LOSR|data[6]        ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.372      ; 3.064      ;
; 2.370  ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|losr:U_LOSR|data[7]        ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.372      ; 3.064      ;
+--------+--------------------------------------------+-------------------------------------------+-----------------------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]'                                                                                                                                                                                         ;
+-------+-------------------------------+-------------------------------------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                             ; Launch Clock                                                                                    ; Latch Clock                                                                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+-------------------------------------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.321 ; FPGA_IN_BOARD_RESET-          ; spi_16bit_master:inst347|rx_data[3] ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 3.127      ; 3.690      ;
; 0.439 ; FPGA_IN_BOARD_RESET-          ; spi_16bit_master:inst347|state      ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 2.623      ; 3.304      ;
; 0.439 ; FPGA_IN_BOARD_RESET-          ; spi_16bit_master:inst347|busy       ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 2.623      ; 3.304      ;
; 0.439 ; FPGA_IN_BOARD_RESET-          ; spi_16bit_master:inst347|ss_n[1]    ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 2.623      ; 3.304      ;
; 0.439 ; FPGA_IN_BOARD_RESET-          ; spi_16bit_master:inst347|ss_n[0]    ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 2.623      ; 3.304      ;
; 0.439 ; FPGA_IN_BOARD_RESET-          ; spi_16bit_master:inst347|mosi~en    ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 2.623      ; 3.304      ;
; 0.463 ; FPGA_IN_BOARD_RESET-          ; spi_16bit_master:inst347|rx_data[5] ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 2.624      ; 3.329      ;
; 0.463 ; FPGA_IN_BOARD_RESET-          ; spi_16bit_master:inst347|rx_data[1] ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 2.624      ; 3.329      ;
; 0.463 ; FPGA_IN_BOARD_RESET-          ; spi_16bit_master:inst347|rx_data[2] ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 2.624      ; 3.329      ;
; 0.463 ; FPGA_IN_BOARD_RESET-          ; spi_16bit_master:inst347|rx_data[0] ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 2.624      ; 3.329      ;
; 0.463 ; FPGA_IN_BOARD_RESET-          ; spi_16bit_master:inst347|rx_data[7] ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 2.624      ; 3.329      ;
; 0.948 ; FPGA_IN_BOARD_RESET-          ; spi_16bit_master:inst347|rx_data[3] ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; -0.500       ; 3.127      ; 3.817      ;
; 1.060 ; FPGA_IN_BOARD_RESET-          ; spi_16bit_master:inst347|state      ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; -0.500       ; 2.623      ; 3.425      ;
; 1.060 ; FPGA_IN_BOARD_RESET-          ; spi_16bit_master:inst347|busy       ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; -0.500       ; 2.623      ; 3.425      ;
; 1.060 ; FPGA_IN_BOARD_RESET-          ; spi_16bit_master:inst347|ss_n[1]    ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; -0.500       ; 2.623      ; 3.425      ;
; 1.060 ; FPGA_IN_BOARD_RESET-          ; spi_16bit_master:inst347|ss_n[0]    ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; -0.500       ; 2.623      ; 3.425      ;
; 1.060 ; FPGA_IN_BOARD_RESET-          ; spi_16bit_master:inst347|mosi~en    ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; -0.500       ; 2.623      ; 3.425      ;
; 1.088 ; FPGA_IN_BOARD_RESET-          ; spi_16bit_master:inst347|rx_data[5] ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; -0.500       ; 2.624      ; 3.454      ;
; 1.088 ; FPGA_IN_BOARD_RESET-          ; spi_16bit_master:inst347|rx_data[1] ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; -0.500       ; 2.624      ; 3.454      ;
; 1.088 ; FPGA_IN_BOARD_RESET-          ; spi_16bit_master:inst347|rx_data[2] ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; -0.500       ; 2.624      ; 3.454      ;
; 1.088 ; FPGA_IN_BOARD_RESET-          ; spi_16bit_master:inst347|rx_data[0] ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; -0.500       ; 2.624      ; 3.454      ;
; 1.088 ; FPGA_IN_BOARD_RESET-          ; spi_16bit_master:inst347|rx_data[7] ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; -0.500       ; 2.624      ; 3.454      ;
; 1.268 ; FPGA_IN_BOARD_RESET-          ; spi_16bit_master:inst347|rx_data[6] ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 2.617      ; 4.127      ;
; 1.268 ; FPGA_IN_BOARD_RESET-          ; spi_16bit_master:inst347|rx_data[4] ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 2.617      ; 4.127      ;
; 1.927 ; FPGA_IN_BOARD_RESET-          ; inst379                             ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 3.114      ; 5.283      ;
; 1.969 ; FPGA_IN_BOARD_RESET-          ; spi_16bit_master:inst347|rx_data[6] ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; -0.500       ; 2.617      ; 4.328      ;
; 1.969 ; FPGA_IN_BOARD_RESET-          ; spi_16bit_master:inst347|rx_data[4] ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; -0.500       ; 2.617      ; 4.328      ;
; 2.518 ; FPGA_IN_BOARD_RESET-          ; inst379                             ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; -0.500       ; 3.114      ; 5.374      ;
; 2.701 ; spi_16bit_master:inst347|busy ; inst379                             ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 0.570      ; 3.483      ;
; 2.992 ; FPGA_IN_BOARD_RESET-          ; inst389                             ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 3.128      ; 6.362      ;
; 3.497 ; FPGA_IN_BOARD_RESET-          ; inst389                             ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; -0.500       ; 3.128      ; 6.367      ;
; 3.680 ; spi_16bit_master:inst347|busy ; inst389                             ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 0.584      ; 4.476      ;
+-------+-------------------------------+-------------------------------------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'Microcomputer:inst|cpuClock'                                                                                                                   ;
+-------+----------------------+---------------------------------------------------+----------------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node            ; To Node                                           ; Launch Clock         ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------+---------------------------------------------------+----------------------+-----------------------------+--------------+------------+------------+
; 0.924 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[2]         ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 3.790      ; 4.956      ;
; 0.924 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[3]         ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 3.790      ; 4.956      ;
; 0.947 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[5]         ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 3.799      ; 4.988      ;
; 0.947 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[4]         ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 3.799      ; 4.988      ;
; 0.947 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[7]         ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 3.799      ; 4.988      ;
; 0.963 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|Arith16_r     ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 3.826      ; 5.031      ;
; 0.965 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|Fp[7]         ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 3.791      ; 4.998      ;
; 0.981 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|XY_State[0]   ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 3.798      ; 5.021      ;
; 0.981 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|XY_State[1]   ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 3.798      ; 5.021      ;
; 0.981 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|ISet[0]       ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 3.798      ; 5.021      ;
; 0.981 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|ISet[1]       ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 3.798      ; 5.021      ;
; 1.005 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|DI_Reg[6]            ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 3.820      ; 5.067      ;
; 1.005 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[6]         ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 3.820      ; 5.067      ;
; 1.005 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[5]         ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 3.820      ; 5.067      ;
; 1.009 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|IStatus[0]    ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 3.814      ; 5.065      ;
; 1.009 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|IStatus[1]    ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 3.814      ; 5.065      ;
; 1.010 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|PC[11]        ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 3.814      ; 5.066      ;
; 1.010 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|BTR_r         ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 3.814      ; 5.066      ;
; 1.010 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|PC[0]         ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 3.814      ; 5.066      ;
; 1.021 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|TmpAddr[10]   ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 3.816      ; 5.079      ;
; 1.021 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|A[14]         ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 3.816      ; 5.079      ;
; 1.021 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|A[10]         ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 3.816      ; 5.079      ;
; 1.039 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|I[5]          ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 3.802      ; 5.083      ;
; 1.039 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|A[13]         ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 3.802      ; 5.083      ;
; 1.039 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|A[5]          ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 3.802      ; 5.083      ;
; 1.039 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|A[7]          ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 3.802      ; 5.083      ;
; 1.040 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|TState[1]     ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 3.823      ; 5.105      ;
; 1.040 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|TState[2]     ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 3.823      ; 5.105      ;
; 1.040 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|IntE_FF2      ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 3.823      ; 5.105      ;
; 1.040 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|IntE_FF1      ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 3.823      ; 5.105      ;
; 1.040 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|TState[0]     ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 3.823      ; 5.105      ;
; 1.045 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|A[3]          ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 3.816      ; 5.103      ;
; 1.045 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4]          ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 3.816      ; 5.103      ;
; 1.045 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|A[6]          ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 3.816      ; 5.103      ;
; 1.051 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|DI_Reg[4]            ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 3.801      ; 5.094      ;
; 1.051 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[6]         ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 3.794      ; 5.087      ;
; 1.057 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|MCycle[0]     ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 3.798      ; 5.097      ;
; 1.057 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|Pre_XY_F_M[0] ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 3.798      ; 5.097      ;
; 1.057 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|Pre_XY_F_M[1] ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 3.798      ; 5.097      ;
; 1.057 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|Pre_XY_F_M[2] ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 3.798      ; 5.097      ;
; 1.060 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[3]         ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 3.799      ; 5.101      ;
; 1.060 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|MCycle[2]     ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 3.799      ; 5.101      ;
; 1.060 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|MCycle[1]     ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 3.799      ; 5.101      ;
; 1.070 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|A[11]         ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 3.806      ; 5.118      ;
; 1.070 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|A[15]         ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 3.806      ; 5.118      ;
; 1.073 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|INT_s         ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 3.800      ; 5.115      ;
; 1.073 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|Halt_FF       ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 3.800      ; 5.115      ;
; 1.084 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|Alternate     ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 3.814      ; 5.140      ;
; 1.084 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|No_BTR        ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 3.814      ; 5.140      ;
; 1.085 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|MCycles[0]    ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 3.812      ; 5.139      ;
; 1.085 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|MCycles[1]    ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 3.812      ; 5.139      ;
; 1.091 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|DI_Reg[2]            ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 3.803      ; 5.136      ;
; 1.091 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[0]         ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 3.803      ; 5.136      ;
; 1.091 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[2]         ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 3.803      ; 5.136      ;
; 1.091 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[1]         ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 3.803      ; 5.136      ;
; 1.105 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|Save_ALU_r    ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 3.799      ; 5.146      ;
; 1.105 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|ALU_Op_r[0]   ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 3.799      ; 5.146      ;
; 1.105 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|ALU_Op_r[3]   ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 3.799      ; 5.146      ;
; 1.105 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|ALU_Op_r[1]   ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 3.799      ; 5.146      ;
; 1.105 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|ALU_Op_r[2]   ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 3.799      ; 5.146      ;
; 1.105 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|I[0]          ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 3.799      ; 5.146      ;
; 1.105 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|I[2]          ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 3.799      ; 5.146      ;
; 1.105 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|Z16_r         ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 3.799      ; 5.146      ;
; 1.112 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[7]         ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 3.807      ; 5.161      ;
; 1.112 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|DI_Reg[7]            ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 3.807      ; 5.161      ;
; 1.115 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|IntCycle      ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 3.807      ; 5.164      ;
; 1.115 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|BusReq_s      ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 3.807      ; 5.164      ;
; 1.115 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|Auto_Wait_t2  ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 3.807      ; 5.164      ;
; 1.121 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|A[9]          ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 3.806      ; 5.169      ;
; 1.127 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[1]         ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 3.801      ; 5.170      ;
; 1.128 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|TmpAddr[2]    ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 3.811      ; 5.181      ;
; 1.128 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|TmpAddr[3]    ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 3.811      ; 5.181      ;
; 1.128 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|TmpAddr[4]    ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 3.811      ; 5.181      ;
; 1.128 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|TmpAddr[6]    ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 3.811      ; 5.181      ;
; 1.128 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|TmpAddr[8]    ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 3.811      ; 5.181      ;
; 1.128 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|TmpAddr[11]   ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 3.811      ; 5.181      ;
; 1.128 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|TmpAddr[12]   ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 3.811      ; 5.181      ;
; 1.128 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|TmpAddr[13]   ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 3.811      ; 5.181      ;
; 1.128 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|TmpAddr[14]   ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 3.811      ; 5.181      ;
; 1.128 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|TmpAddr[7]    ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 3.811      ; 5.181      ;
; 1.128 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|TmpAddr[5]    ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 3.811      ; 5.181      ;
; 1.128 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|TmpAddr[1]    ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 3.811      ; 5.181      ;
; 1.128 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|TmpAddr[15]   ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 3.811      ; 5.181      ;
; 1.128 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|TmpAddr[0]    ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 3.811      ; 5.181      ;
; 1.131 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|PC[2]         ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 3.817      ; 5.190      ;
; 1.131 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|PC[3]         ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 3.817      ; 5.190      ;
; 1.131 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|PC[5]         ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 3.817      ; 5.190      ;
; 1.131 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|PC[6]         ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 3.817      ; 5.190      ;
; 1.131 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|PC[8]         ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 3.802      ; 5.175      ;
; 1.131 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|I[1]          ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 3.802      ; 5.175      ;
; 1.131 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|PC[9]         ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 3.802      ; 5.175      ;
; 1.131 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|PC[10]        ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 3.802      ; 5.175      ;
; 1.131 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|PC[12]        ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 3.802      ; 5.175      ;
; 1.131 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|PC[13]        ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 3.802      ; 5.175      ;
; 1.131 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|PC[14]        ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 3.802      ; 5.175      ;
; 1.131 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|PC[1]         ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 3.817      ; 5.190      ;
; 1.131 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|PC[4]         ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 3.817      ; 5.190      ;
; 1.131 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|PC[7]         ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 3.817      ; 5.190      ;
; 1.131 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|PC[15]        ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 3.802      ; 5.175      ;
; 1.132 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|A[12]         ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 3.803      ; 5.177      ;
+-------+----------------------+---------------------------------------------------+----------------------+-----------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'ps2_keyboard_to_ascii:inst162|ascii_new'                                                                                                      ;
+-------+----------------------+---------+---------------------------------------------------+-----------------------------------------+--------------+------------+------------+
; Slack ; From Node            ; To Node ; Launch Clock                                      ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------+---------+---------------------------------------------------+-----------------------------------------+--------------+------------+------------+
; 1.436 ; FPGA_IN_BOARD_RESET- ; inst295 ; FPGA_IN_BOARD_RESET-                              ; ps2_keyboard_to_ascii:inst162|ascii_new ; 0.000        ; 2.325      ; 3.993      ;
; 1.976 ; FPGA_IN_BOARD_RESET- ; inst295 ; FPGA_IN_BOARD_RESET-                              ; ps2_keyboard_to_ascii:inst162|ascii_new ; -0.500       ; 2.325      ; 4.033      ;
; 2.821 ; 74373:inst115|13     ; inst295 ; inst4|altpll_component|auto_generated|pll1|clk[3] ; ps2_keyboard_to_ascii:inst162|ascii_new ; 0.000        ; 0.366      ; 3.459      ;
; 2.833 ; FPGA_IN_SDSB-        ; inst295 ; FPGA_IN_SDSB-                                     ; ps2_keyboard_to_ascii:inst162|ascii_new ; 0.000        ; 2.325      ; 5.390      ;
; 2.912 ; 74373:inst115|13     ; inst295 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; ps2_keyboard_to_ascii:inst162|ascii_new ; 0.000        ; 0.275      ; 3.459      ;
; 3.183 ; 74373:inst115|17     ; inst295 ; inst4|altpll_component|auto_generated|pll1|clk[3] ; ps2_keyboard_to_ascii:inst162|ascii_new ; 0.000        ; 0.406      ; 3.861      ;
; 3.190 ; 74373:inst115|18     ; inst295 ; inst4|altpll_component|auto_generated|pll1|clk[3] ; ps2_keyboard_to_ascii:inst162|ascii_new ; 0.000        ; 0.301      ; 3.763      ;
; 3.274 ; 74373:inst115|17     ; inst295 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; ps2_keyboard_to_ascii:inst162|ascii_new ; 0.000        ; 0.315      ; 3.861      ;
; 3.275 ; 74373:inst115|16     ; inst295 ; inst4|altpll_component|auto_generated|pll1|clk[3] ; ps2_keyboard_to_ascii:inst162|ascii_new ; 0.000        ; 0.298      ; 3.845      ;
; 3.281 ; 74373:inst115|18     ; inst295 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; ps2_keyboard_to_ascii:inst162|ascii_new ; 0.000        ; 0.210      ; 3.763      ;
; 3.308 ; FPGA_IN_SDSB-        ; inst295 ; FPGA_IN_SDSB-                                     ; ps2_keyboard_to_ascii:inst162|ascii_new ; -0.500       ; 2.325      ; 5.365      ;
; 3.366 ; 74373:inst115|16     ; inst295 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; ps2_keyboard_to_ascii:inst162|ascii_new ; 0.000        ; 0.207      ; 3.845      ;
; 3.518 ; 74373:inst115|19     ; inst295 ; inst4|altpll_component|auto_generated|pll1|clk[3] ; ps2_keyboard_to_ascii:inst162|ascii_new ; 0.000        ; 0.169      ; 3.959      ;
; 3.609 ; 74373:inst115|19     ; inst295 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; ps2_keyboard_to_ascii:inst162|ascii_new ; 0.000        ; 0.078      ; 3.959      ;
; 3.653 ; 74373:inst115|15     ; inst295 ; inst4|altpll_component|auto_generated|pll1|clk[3] ; ps2_keyboard_to_ascii:inst162|ascii_new ; 0.000        ; 0.299      ; 4.224      ;
; 3.744 ; 74373:inst115|15     ; inst295 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; ps2_keyboard_to_ascii:inst162|ascii_new ; 0.000        ; 0.208      ; 4.224      ;
; 3.744 ; 74373:inst59|13      ; inst295 ; inst4|altpll_component|auto_generated|pll1|clk[3] ; ps2_keyboard_to_ascii:inst162|ascii_new ; 0.000        ; 0.074      ; 4.090      ;
; 3.835 ; 74373:inst59|13      ; inst295 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; ps2_keyboard_to_ascii:inst162|ascii_new ; 0.000        ; -0.017     ; 4.090      ;
; 3.847 ; 74373:inst115|14     ; inst295 ; inst4|altpll_component|auto_generated|pll1|clk[3] ; ps2_keyboard_to_ascii:inst162|ascii_new ; 0.000        ; -0.079     ; 4.040      ;
; 3.887 ; 74373:inst59|14      ; inst295 ; inst4|altpll_component|auto_generated|pll1|clk[3] ; ps2_keyboard_to_ascii:inst162|ascii_new ; 0.000        ; 0.077      ; 4.236      ;
; 3.938 ; 74373:inst115|14     ; inst295 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; ps2_keyboard_to_ascii:inst162|ascii_new ; 0.000        ; -0.170     ; 4.040      ;
; 3.957 ; 74373:inst115|12     ; inst295 ; inst4|altpll_component|auto_generated|pll1|clk[3] ; ps2_keyboard_to_ascii:inst162|ascii_new ; 0.000        ; -0.076     ; 4.153      ;
; 3.978 ; 74373:inst59|14      ; inst295 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; ps2_keyboard_to_ascii:inst162|ascii_new ; 0.000        ; -0.014     ; 4.236      ;
; 4.048 ; 74373:inst115|12     ; inst295 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; ps2_keyboard_to_ascii:inst162|ascii_new ; 0.000        ; -0.167     ; 4.153      ;
+-------+----------------------+---------+---------------------------------------------------+-----------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'FPGA_IN_BOARD_RESET-'                                                                                                                               ;
+-------+-------------------------------------+-------------------+---------------------------------------------------+----------------------+--------------+------------+------------+
; Slack ; From Node                           ; To Node           ; Launch Clock                                      ; Latch Clock          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------+-------------------+---------------------------------------------------+----------------------+--------------+------------+------------+
; 1.579 ; Microcomputer:inst|T80s:cpu1|MREQ_n ; inst124           ; Microcomputer:inst|cpuClock                       ; FPGA_IN_BOARD_RESET- ; 0.000        ; 1.696      ; 3.517      ;
; 1.731 ; FPGA_IN_SDSB-                       ; inst124           ; FPGA_IN_SDSB-                                     ; FPGA_IN_BOARD_RESET- ; 0.000        ; 3.127      ; 5.100      ;
; 2.132 ; FPGA_IN_SDSB-                       ; inst124           ; FPGA_IN_SDSB-                                     ; FPGA_IN_BOARD_RESET- ; -0.500       ; 3.127      ; 5.001      ;
; 2.218 ; 74373:inst116|16                    ; inst124           ; inst4|altpll_component|auto_generated|pll1|clk[3] ; FPGA_IN_BOARD_RESET- ; 0.000        ; 0.863      ; 3.373      ;
; 2.309 ; 74373:inst116|16                    ; inst124           ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_BOARD_RESET- ; 0.000        ; 0.772      ; 3.373      ;
; 2.322 ; Microcomputer:inst|T80s:cpu1|RD_n   ; inst124           ; Microcomputer:inst|cpuClock                       ; FPGA_IN_BOARD_RESET- ; 0.000        ; -0.500     ; 2.064      ;
; 2.392 ; 74373:inst116|19                    ; inst124           ; inst4|altpll_component|auto_generated|pll1|clk[3] ; FPGA_IN_BOARD_RESET- ; 0.000        ; 0.815      ; 3.499      ;
; 2.409 ; Microcomputer:inst|T80s:cpu1|WR_n   ; inst143~_emulated ; Microcomputer:inst|cpuClock                       ; FPGA_IN_BOARD_RESET- ; 0.000        ; 1.852      ; 4.503      ;
; 2.426 ; FPGA_IN_CDSB-                       ; inst143~_emulated ; FPGA_IN_CDSB-                                     ; FPGA_IN_BOARD_RESET- ; 0.000        ; 3.037      ; 5.705      ;
; 2.483 ; 74373:inst116|19                    ; inst124           ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_BOARD_RESET- ; 0.000        ; 0.724      ; 3.499      ;
; 2.496 ; 74373:inst116|17                    ; inst124           ; inst4|altpll_component|auto_generated|pll1|clk[3] ; FPGA_IN_BOARD_RESET- ; 0.000        ; 1.084      ; 3.872      ;
; 2.556 ; 74373:inst59|13                     ; inst124           ; inst4|altpll_component|auto_generated|pll1|clk[3] ; FPGA_IN_BOARD_RESET- ; 0.000        ; 0.876      ; 3.724      ;
; 2.587 ; 74373:inst116|17                    ; inst124           ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_BOARD_RESET- ; 0.000        ; 0.993      ; 3.872      ;
; 2.647 ; 74373:inst59|13                     ; inst124           ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_BOARD_RESET- ; 0.000        ; 0.785      ; 3.724      ;
; 2.685 ; 74373:inst116|18                    ; inst124           ; inst4|altpll_component|auto_generated|pll1|clk[3] ; FPGA_IN_BOARD_RESET- ; 0.000        ; 0.671      ; 3.648      ;
; 2.739 ; FPGA_IN_CDSB-                       ; inst143~_emulated ; FPGA_IN_CDSB-                                     ; FPGA_IN_BOARD_RESET- ; -0.500       ; 3.037      ; 5.518      ;
; 2.762 ; FPGA_IN_SDSB-                       ; inst143~_emulated ; FPGA_IN_SDSB-                                     ; FPGA_IN_BOARD_RESET- ; 0.000        ; 3.037      ; 6.041      ;
; 2.776 ; 74373:inst116|18                    ; inst124           ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_BOARD_RESET- ; 0.000        ; 0.580      ; 3.648      ;
; 2.988 ; inst95                              ; inst143~_emulated ; inst4|altpll_component|auto_generated|pll1|clk[3] ; FPGA_IN_BOARD_RESET- ; 0.000        ; 1.772      ; 5.052      ;
; 3.079 ; inst95                              ; inst143~_emulated ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_BOARD_RESET- ; 0.000        ; 1.681      ; 5.052      ;
; 3.289 ; FPGA_IN_SDSB-                       ; inst143~_emulated ; FPGA_IN_SDSB-                                     ; FPGA_IN_BOARD_RESET- ; -0.500       ; 3.037      ; 6.068      ;
; 3.388 ; 74373:inst59|14                     ; inst124           ; inst4|altpll_component|auto_generated|pll1|clk[3] ; FPGA_IN_BOARD_RESET- ; 0.000        ; 0.879      ; 4.559      ;
; 3.421 ; 74373:inst115|19                    ; inst143~_emulated ; inst4|altpll_component|auto_generated|pll1|clk[3] ; FPGA_IN_BOARD_RESET- ; 0.000        ; 0.881      ; 4.594      ;
; 3.479 ; 74373:inst59|14                     ; inst124           ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_BOARD_RESET- ; 0.000        ; 0.788      ; 4.559      ;
; 3.512 ; 74373:inst115|19                    ; inst143~_emulated ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_BOARD_RESET- ; 0.000        ; 0.790      ; 4.594      ;
; 3.729 ; 74373:inst115|15                    ; inst143~_emulated ; inst4|altpll_component|auto_generated|pll1|clk[3] ; FPGA_IN_BOARD_RESET- ; 0.000        ; 1.011      ; 5.032      ;
; 3.744 ; 74373:inst115|18                    ; inst143~_emulated ; inst4|altpll_component|auto_generated|pll1|clk[3] ; FPGA_IN_BOARD_RESET- ; 0.000        ; 1.013      ; 5.049      ;
; 3.820 ; 74373:inst115|15                    ; inst143~_emulated ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_BOARD_RESET- ; 0.000        ; 0.920      ; 5.032      ;
; 3.820 ; 74373:inst59|13                     ; inst143~_emulated ; inst4|altpll_component|auto_generated|pll1|clk[3] ; FPGA_IN_BOARD_RESET- ; 0.000        ; 0.786      ; 4.898      ;
; 3.835 ; 74373:inst115|18                    ; inst143~_emulated ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_BOARD_RESET- ; 0.000        ; 0.922      ; 5.049      ;
; 3.911 ; 74373:inst59|13                     ; inst143~_emulated ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_BOARD_RESET- ; 0.000        ; 0.695      ; 4.898      ;
; 3.963 ; 74373:inst59|14                     ; inst143~_emulated ; inst4|altpll_component|auto_generated|pll1|clk[3] ; FPGA_IN_BOARD_RESET- ; 0.000        ; 0.789      ; 5.044      ;
; 4.054 ; 74373:inst59|14                     ; inst143~_emulated ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_BOARD_RESET- ; 0.000        ; 0.698      ; 5.044      ;
; 4.264 ; 74373:inst115|13                    ; inst143~_emulated ; inst4|altpll_component|auto_generated|pll1|clk[3] ; FPGA_IN_BOARD_RESET- ; 0.000        ; 1.078      ; 5.634      ;
; 4.355 ; 74373:inst115|13                    ; inst143~_emulated ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_BOARD_RESET- ; 0.000        ; 0.987      ; 5.634      ;
; 4.379 ; 74373:inst115|16                    ; inst143~_emulated ; inst4|altpll_component|auto_generated|pll1|clk[3] ; FPGA_IN_BOARD_RESET- ; 0.000        ; 1.010      ; 5.681      ;
; 4.406 ; 74373:inst115|12                    ; inst143~_emulated ; inst4|altpll_component|auto_generated|pll1|clk[3] ; FPGA_IN_BOARD_RESET- ; 0.000        ; 0.636      ; 5.334      ;
; 4.454 ; 74373:inst115|14                    ; inst143~_emulated ; inst4|altpll_component|auto_generated|pll1|clk[3] ; FPGA_IN_BOARD_RESET- ; 0.000        ; 0.633      ; 5.379      ;
; 4.470 ; 74373:inst115|16                    ; inst143~_emulated ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_BOARD_RESET- ; 0.000        ; 0.919      ; 5.681      ;
; 4.497 ; 74373:inst115|12                    ; inst143~_emulated ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_BOARD_RESET- ; 0.000        ; 0.545      ; 5.334      ;
; 4.545 ; 74373:inst115|14                    ; inst143~_emulated ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_BOARD_RESET- ; 0.000        ; 0.542      ; 5.379      ;
; 4.637 ; 74373:inst115|17                    ; inst143~_emulated ; inst4|altpll_component|auto_generated|pll1|clk[3] ; FPGA_IN_BOARD_RESET- ; 0.000        ; 1.118      ; 6.047      ;
; 4.728 ; 74373:inst115|17                    ; inst143~_emulated ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_BOARD_RESET- ; 0.000        ; 1.027      ; 6.047      ;
+-------+-------------------------------------+-------------------+---------------------------------------------------+----------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16]'                                                                                                                                                     ;
+-------+----------------------+---------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node            ; To Node ; Launch Clock                                                                                     ; Latch Clock                                                                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------+---------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 2.881 ; FPGA_IN_BOARD_RESET- ; inst349 ; FPGA_IN_BOARD_RESET-                                                                             ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; 0.000        ; 2.968      ; 6.081      ;
; 2.881 ; FPGA_IN_BOARD_RESET- ; inst358 ; FPGA_IN_BOARD_RESET-                                                                             ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; 0.000        ; 2.968      ; 6.081      ;
; 3.300 ; inst358              ; inst349 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; 0.000        ; 0.052      ; 3.564      ;
; 3.303 ; inst358              ; inst358 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; 0.000        ; 0.049      ; 3.564      ;
; 3.385 ; FPGA_IN_BOARD_RESET- ; inst349 ; FPGA_IN_BOARD_RESET-                                                                             ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; -0.500       ; 2.968      ; 6.085      ;
; 3.385 ; FPGA_IN_BOARD_RESET- ; inst358 ; FPGA_IN_BOARD_RESET-                                                                             ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; -0.500       ; 2.968      ; 6.085      ;
+-------+----------------------+---------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                                                                ;
+------------+-----------------+--------------------------------------------------------------------------------------------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                                                       ; Note                                           ;
+------------+-----------------+--------------------------------------------------------------------------------------------------+------------------------------------------------+
; 66.9 MHz   ; 66.9 MHz        ; Microcomputer:inst|cpuClock                                                                      ;                                                ;
; 71.76 MHz  ; 71.76 MHz       ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ;                                                ;
; 74.19 MHz  ; 74.19 MHz       ; FPGA_IN_SDSB-                                                                                    ;                                                ;
; 74.57 MHz  ; 74.57 MHz       ; CLK_50                                                                                           ;                                                ;
; 103.31 MHz ; 103.31 MHz      ; inst4|altpll_component|auto_generated|pll1|clk[1]                                                ;                                                ;
; 103.31 MHz ; 103.31 MHz      ; inst4|altpll_component|auto_generated|pll1|clk[2]                                                ;                                                ;
; 103.82 MHz ; 103.82 MHz      ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ;                                                ;
; 109.24 MHz ; 109.24 MHz      ; FPGA_IN_CDSB-                                                                                    ;                                                ;
; 171.85 MHz ; 171.85 MHz      ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ;                                                ;
; 743.49 MHz ; 402.09 MHz      ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result       ; limit due to minimum period restriction (tmin) ;
; 971.82 MHz ; 402.09 MHz      ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; limit due to minimum period restriction (tmin) ;
+------------+-----------------+--------------------------------------------------------------------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                                                         ;
+--------------------------------------------------------------------------------------------------+---------+---------------+
; Clock                                                                                            ; Slack   ; End Point TNS ;
+--------------------------------------------------------------------------------------------------+---------+---------------+
; Microcomputer:inst|cpuClock                                                                      ; -13.948 ; -3821.407     ;
; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; -7.846  ; -116.009      ;
; FPGA_IN_SDSB-                                                                                    ; -6.239  ; -307.223      ;
; FPGA_IN_CDSB-                                                                                    ; -6.126  ; -343.448      ;
; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; -5.074  ; -75.215       ;
; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; -4.819  ; -316.192      ;
; CLK_50                                                                                           ; -4.186  ; -170.169      ;
; inst4|altpll_component|auto_generated|pll1|clk[1]                                                ; -3.426  ; -53.624       ;
; inst4|altpll_component|auto_generated|pll1|clk[2]                                                ; -3.385  ; -51.779       ;
; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; -2.852  ; -2.881        ;
; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result       ; -1.350  ; -2.743        ;
+--------------------------------------------------------------------------------------------------+---------+---------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                                                         ;
+--------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------------------------+--------+---------------+
; FPGA_IN_SDSB-                                                                                    ; -2.565 ; -64.068       ;
; FPGA_IN_CDSB-                                                                                    ; -2.113 ; -39.155       ;
; inst4|altpll_component|auto_generated|pll1|clk[2]                                                ; -0.299 ; -1.748        ;
; inst4|altpll_component|auto_generated|pll1|clk[1]                                                ; -0.229 ; -1.126        ;
; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; -0.011 ; -0.021        ;
; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; 0.263  ; 0.000         ;
; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; 0.381  ; 0.000         ;
; CLK_50                                                                                           ; 0.400  ; 0.000         ;
; Microcomputer:inst|cpuClock                                                                      ; 0.401  ; 0.000         ;
; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result       ; 0.523  ; 0.000         ;
; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; 0.669  ; 0.000         ;
+--------------------------------------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                                                                     ;
+--------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------------------------+--------+---------------+
; FPGA_IN_CDSB-                                                                                    ; -6.862 ; -343.075      ;
; FPGA_IN_SDSB-                                                                                    ; -6.828 ; -355.970      ;
; FPGA_IN_BOARD_RESET-                                                                             ; -4.926 ; -8.493        ;
; ps2_keyboard_to_ascii:inst162|ascii_new                                                          ; -4.255 ; -4.255        ;
; Microcomputer:inst|cpuClock                                                                      ; -4.205 ; -185.753      ;
; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; -3.115 ; -15.901       ;
; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; -2.718 ; -126.821      ;
; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; -2.690 ; -5.375        ;
; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; -2.637 ; -19.077       ;
; inst4|altpll_component|auto_generated|pll1|clk[1]                                                ; -2.215 ; -4.909        ;
; inst4|altpll_component|auto_generated|pll1|clk[2]                                                ; -2.174 ; -4.626        ;
+--------------------------------------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                                                                      ;
+--------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------------------------+--------+---------------+
; inst4|altpll_component|auto_generated|pll1|clk[2]                                                ; -0.594 ; -2.428        ;
; FPGA_IN_SDSB-                                                                                    ; -0.572 ; -1.873        ;
; inst4|altpll_component|auto_generated|pll1|clk[1]                                                ; -0.524 ; -1.588        ;
; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; -0.408 ; -0.816        ;
; FPGA_IN_CDSB-                                                                                    ; -0.322 ; -0.857        ;
; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; -0.286 ; -0.572        ;
; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; 0.309  ; 0.000         ;
; Microcomputer:inst|cpuClock                                                                      ; 0.943  ; 0.000         ;
; FPGA_IN_BOARD_RESET-                                                                             ; 1.302  ; 0.000         ;
; ps2_keyboard_to_ascii:inst162|ascii_new                                                          ; 1.302  ; 0.000         ;
; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; 2.619  ; 0.000         ;
+--------------------------------------------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                                                            ;
+--------------------------------------------------------------------------------------------------+----------+---------------+
; Clock                                                                                            ; Slack    ; End Point TNS ;
+--------------------------------------------------------------------------------------------------+----------+---------------+
; FPGA_IN_SDSB-                                                                                    ; -3.201   ; -453.604      ;
; FPGA_IN_CDSB-                                                                                    ; -3.201   ; -70.741       ;
; FPGA_IN_BOARD_RESET-                                                                             ; -3.000   ; -5.974        ;
; Microcomputer:inst|cpuClock                                                                      ; -1.487   ; -529.372      ;
; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; -1.487   ; -120.447      ;
; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result       ; -1.487   ; -16.357       ;
; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; -1.487   ; -3.078        ;
; ps2_keyboard_to_ascii:inst162|ascii_new                                                          ; -1.487   ; -1.487        ;
; CLK_50                                                                                           ; 9.770    ; 0.000         ;
; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; 19.442   ; 0.000         ;
; inst4|altpll_component|auto_generated|pll1|clk[2]                                                ; 49.476   ; 0.000         ;
; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; 249.459  ; 0.000         ;
; inst4|altpll_component|auto_generated|pll1|clk[1]                                                ; 1249.462 ; 0.000         ;
+--------------------------------------------------------------------------------------------------+----------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'Microcomputer:inst|cpuClock'                                                                                                                                                               ;
+---------+-------------------------------------------+--------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack   ; From Node                                 ; To Node                                                      ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+---------+-------------------------------------------+--------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; -13.948 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[0] ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[1][7] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.373      ; 15.323     ;
; -13.944 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[0] ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[4][7] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.084     ; 14.862     ;
; -13.930 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[0] ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[5][3] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.420      ; 15.352     ;
; -13.909 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[0] ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[4][1] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.352      ; 15.263     ;
; -13.867 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[0] ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[5][1] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.394      ; 15.263     ;
; -13.865 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[0] ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[4][7] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.379      ; 15.246     ;
; -13.857 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[0] ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[5][5] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.394      ; 15.253     ;
; -13.835 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[0] ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[4][6] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.312      ; 15.149     ;
; -13.833 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[0] ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[2][7] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.404      ; 15.239     ;
; -13.829 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[0] ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[6][3] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.064     ; 14.767     ;
; -13.828 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[0] ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[4][3] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.064     ; 14.766     ;
; -13.828 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[0] ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[6][1] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.377      ; 15.207     ;
; -13.825 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[0] ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[4][2] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.335      ; 15.162     ;
; -13.782 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[0] ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[3][3] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.335      ; 15.119     ;
; -13.777 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[0] ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[7][2] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.384      ; 15.163     ;
; -13.776 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[0] ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[7][6] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.372      ; 15.150     ;
; -13.757 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[0] ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[7][3] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.384      ; 15.143     ;
; -13.757 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[0] ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[6][5] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.377      ; 15.136     ;
; -13.742 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[0] ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[2][2] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.395      ; 15.139     ;
; -13.734 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[0] ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[0][3] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.381      ; 15.117     ;
; -13.718 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[0] ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[4][3] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.352      ; 15.072     ;
; -13.715 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[0] ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[0][6] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.373      ; 15.090     ;
; -13.706 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[0] ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[0][3] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.374      ; 15.082     ;
; -13.699 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[4] ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[4][6] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.325      ; 15.026     ;
; -13.697 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[0] ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[5][2] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.394      ; 15.093     ;
; -13.676 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[0] ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[5][3] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.394      ; 15.072     ;
; -13.675 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[0] ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[2][6] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.414      ; 15.091     ;
; -13.671 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[0] ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[6][2] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.377      ; 15.050     ;
; -13.666 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[1] ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[1][7] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.373      ; 15.041     ;
; -13.663 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[0] ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[4][5] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.335      ; 15.000     ;
; -13.662 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[1] ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[4][7] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.084     ; 14.580     ;
; -13.659 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[0] ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[7][7] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.412      ; 15.073     ;
; -13.650 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[0] ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[5][7] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.331      ; 14.983     ;
; -13.648 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[1] ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[5][3] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.420      ; 15.070     ;
; -13.640 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[4] ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[7][6] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.385      ; 15.027     ;
; -13.627 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[1] ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[4][1] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.352      ; 14.981     ;
; -13.616 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[0] ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[0][1] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.336      ; 14.954     ;
; -13.614 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[0] ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[7][5] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.384      ; 15.000     ;
; -13.613 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[4] ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[1][7] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.386      ; 15.001     ;
; -13.609 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[4] ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[4][7] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.071     ; 14.540     ;
; -13.603 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[0] ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[6][7] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.377      ; 14.982     ;
; -13.592 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[0] ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[2][3] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.337      ; 14.931     ;
; -13.588 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[4] ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[4][2] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.348      ; 14.938     ;
; -13.585 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[1] ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[5][1] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.394      ; 14.981     ;
; -13.583 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[1] ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[4][7] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.379      ; 14.964     ;
; -13.579 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[4] ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[0][6] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.386      ; 14.967     ;
; -13.576 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[0] ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[1][1] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.373      ; 14.951     ;
; -13.575 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[1] ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[5][5] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.394      ; 14.971     ;
; -13.574 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[4] ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[4][1] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.365      ; 14.941     ;
; -13.569 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[4] ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[5][3] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.433      ; 15.004     ;
; -13.556 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[2]  ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[4][6] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.325      ; 14.883     ;
; -13.553 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[1] ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[4][6] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.312      ; 14.867     ;
; -13.552 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[0] ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[7][7] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.372      ; 14.926     ;
; -13.551 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[1] ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[2][7] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.404      ; 14.957     ;
; -13.547 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[1] ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[6][3] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.064     ; 14.485     ;
; -13.546 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[1] ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[4][3] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.064     ; 14.484     ;
; -13.546 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[1] ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[6][1] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.377      ; 14.925     ;
; -13.543 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[1] ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[4][2] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.335      ; 14.880     ;
; -13.542 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[0] ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[2][1] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.377      ; 14.921     ;
; -13.540 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[4] ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[7][2] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.397      ; 14.939     ;
; -13.539 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[4] ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[2][6] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.427      ; 14.968     ;
; -13.532 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[4] ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[5][1] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.407      ; 14.941     ;
; -13.530 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[4] ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[4][7] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.392      ; 14.924     ;
; -13.524 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[0] ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[5][7] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.420      ; 14.946     ;
; -13.522 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[4] ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[5][5] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.407      ; 14.931     ;
; -13.521 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[0] ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[7][1] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.365      ; 14.888     ;
; -13.518 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[0] ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[4][6] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.335      ; 14.855     ;
; -13.505 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[4] ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[2][2] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.408      ; 14.915     ;
; -13.502 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[0] ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[1][5] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.373      ; 14.877     ;
; -13.500 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[1] ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[3][3] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.335      ; 14.837     ;
; -13.498 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[4] ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[2][7] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.417      ; 14.917     ;
; -13.497 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[2]  ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[7][6] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.385      ; 14.884     ;
; -13.495 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[1] ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[7][2] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.384      ; 14.881     ;
; -13.494 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[1] ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[7][6] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.372      ; 14.868     ;
; -13.493 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[4] ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[6][1] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.390      ; 14.885     ;
; -13.493 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[0] ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[2][7] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.324      ; 14.819     ;
; -13.480 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[0]  ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[4][6] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.325      ; 14.807     ;
; -13.475 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[1] ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[7][3] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.384      ; 14.861     ;
; -13.475 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[1] ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[6][5] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.377      ; 14.854     ;
; -13.472 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[0] ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[7][6] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.384      ; 14.858     ;
; -13.470 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[2]  ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[1][7] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.386      ; 14.858     ;
; -13.468 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[4] ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[6][3] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.051     ; 14.419     ;
; -13.467 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[4] ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[4][3] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.051     ; 14.418     ;
; -13.466 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[2]  ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[4][7] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.071     ; 14.397     ;
; -13.460 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[4] ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[5][2] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.407      ; 14.869     ;
; -13.460 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[1] ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[2][2] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.395      ; 14.857     ;
; -13.452 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[1] ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[0][3] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.381      ; 14.835     ;
; -13.445 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[2]  ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[4][2] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.348      ; 14.795     ;
; -13.439 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[0] ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[4][0] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.064     ; 14.377     ;
; -13.439 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[0] ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[6][0] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.064     ; 14.377     ;
; -13.436 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[2]  ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[0][6] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.386      ; 14.824     ;
; -13.436 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[1] ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[4][3] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.352      ; 14.790     ;
; -13.434 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[4] ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[6][2] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.390      ; 14.826     ;
; -13.433 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[1] ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[0][6] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.373      ; 14.808     ;
; -13.432 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[0] ; Microcomputer:inst|T80s:cpu1|T80:u0|IncDecZ                  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.387      ; 14.821     ;
; -13.431 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[2]  ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[4][1] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.365      ; 14.798     ;
; -13.427 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[0] ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[7][4] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.384      ; 14.813     ;
; -13.426 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[2]  ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[5][3] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.433      ; 14.861     ;
; -13.425 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[0] ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[4][0] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.335      ; 14.762     ;
; -13.424 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[1] ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[0][3] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.374      ; 14.800     ;
+---------+-------------------------------------------+--------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'inst4|altpll_component|auto_generated|pll1|clk[3]'                                                                     ;
+--------+------------+------------------+---------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node  ; To Node          ; Launch Clock  ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------+------------------+---------------+---------------------------------------------------+--------------+------------+------------+
; -7.846 ; inst253[1] ; vga80x40:inst7|B ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -5.701     ; 2.587      ;
; -7.845 ; inst253[1] ; vga80x40:inst7|R ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -5.701     ; 2.586      ;
; -7.845 ; inst253[1] ; vga80x40:inst7|G ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -5.701     ; 2.586      ;
; -7.702 ; inst253[0] ; vga80x40:inst7|B ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -5.701     ; 2.443      ;
; -7.701 ; inst253[0] ; vga80x40:inst7|R ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -5.701     ; 2.442      ;
; -7.701 ; inst253[0] ; vga80x40:inst7|G ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -5.701     ; 2.442      ;
; -7.603 ; inst253[2] ; vga80x40:inst7|B ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -5.729     ; 2.316      ;
; -7.602 ; inst253[2] ; vga80x40:inst7|R ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -5.729     ; 2.315      ;
; -7.602 ; inst253[2] ; vga80x40:inst7|G ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -5.729     ; 2.315      ;
; -7.546 ; inst253[5] ; vga80x40:inst7|B ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -5.129     ; 2.859      ;
; -7.545 ; inst253[5] ; vga80x40:inst7|R ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -5.129     ; 2.858      ;
; -7.545 ; inst253[5] ; vga80x40:inst7|G ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -5.129     ; 2.858      ;
; -7.385 ; inst253[4] ; vga80x40:inst7|B ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -5.129     ; 2.698      ;
; -7.384 ; inst253[4] ; vga80x40:inst7|R ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -5.129     ; 2.697      ;
; -7.384 ; inst253[4] ; vga80x40:inst7|G ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -5.129     ; 2.697      ;
; -7.332 ; inst253[3] ; vga80x40:inst7|B ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -5.131     ; 2.643      ;
; -7.331 ; inst253[3] ; vga80x40:inst7|R ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -5.131     ; 2.642      ;
; -7.331 ; inst253[3] ; vga80x40:inst7|G ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -5.131     ; 2.642      ;
; -7.246 ; inst243[1] ; vga80x40:inst7|B ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -4.865     ; 2.823      ;
; -7.245 ; inst243[1] ; vga80x40:inst7|R ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -4.865     ; 2.822      ;
; -7.245 ; inst243[1] ; vga80x40:inst7|G ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -4.865     ; 2.822      ;
; -7.140 ; inst243[6] ; vga80x40:inst7|B ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -5.411     ; 2.171      ;
; -7.139 ; inst243[6] ; vga80x40:inst7|R ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -5.411     ; 2.170      ;
; -7.139 ; inst243[6] ; vga80x40:inst7|G ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -5.411     ; 2.170      ;
; -7.077 ; inst243[0] ; vga80x40:inst7|B ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -4.862     ; 2.657      ;
; -7.076 ; inst243[0] ; vga80x40:inst7|R ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -4.862     ; 2.656      ;
; -7.076 ; inst243[0] ; vga80x40:inst7|G ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -4.862     ; 2.656      ;
; -6.892 ; inst243[3] ; vga80x40:inst7|B ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -4.864     ; 2.470      ;
; -6.891 ; inst243[3] ; vga80x40:inst7|R ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -4.864     ; 2.469      ;
; -6.891 ; inst243[3] ; vga80x40:inst7|G ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -4.864     ; 2.469      ;
; -6.872 ; inst253[1] ; vga80x40:inst7|B ; FPGA_IN_CDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -4.727     ; 2.587      ;
; -6.871 ; inst253[1] ; vga80x40:inst7|G ; FPGA_IN_CDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -4.727     ; 2.586      ;
; -6.871 ; inst253[1] ; vga80x40:inst7|R ; FPGA_IN_CDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -4.727     ; 2.586      ;
; -6.856 ; inst243[4] ; vga80x40:inst7|B ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -5.406     ; 1.892      ;
; -6.855 ; inst243[4] ; vga80x40:inst7|R ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -5.406     ; 1.891      ;
; -6.855 ; inst243[4] ; vga80x40:inst7|G ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -5.406     ; 1.891      ;
; -6.776 ; inst243[1] ; vga80x40:inst7|B ; FPGA_IN_CDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -4.395     ; 2.823      ;
; -6.775 ; inst243[1] ; vga80x40:inst7|G ; FPGA_IN_CDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -4.395     ; 2.822      ;
; -6.775 ; inst243[1] ; vga80x40:inst7|R ; FPGA_IN_CDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -4.395     ; 2.822      ;
; -6.734 ; inst243[5] ; vga80x40:inst7|B ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -4.865     ; 2.311      ;
; -6.733 ; inst243[5] ; vga80x40:inst7|R ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -4.865     ; 2.310      ;
; -6.733 ; inst243[5] ; vga80x40:inst7|G ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -4.865     ; 2.310      ;
; -6.728 ; inst253[0] ; vga80x40:inst7|B ; FPGA_IN_CDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -4.727     ; 2.443      ;
; -6.727 ; inst253[0] ; vga80x40:inst7|G ; FPGA_IN_CDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -4.727     ; 2.442      ;
; -6.727 ; inst253[0] ; vga80x40:inst7|R ; FPGA_IN_CDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -4.727     ; 2.442      ;
; -6.670 ; inst243[6] ; vga80x40:inst7|B ; FPGA_IN_CDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -4.941     ; 2.171      ;
; -6.670 ; inst253[1] ; vga80x40:inst7|B ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -5.025     ; 2.587      ;
; -6.669 ; inst243[6] ; vga80x40:inst7|G ; FPGA_IN_CDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -4.941     ; 2.170      ;
; -6.669 ; inst243[6] ; vga80x40:inst7|R ; FPGA_IN_CDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -4.941     ; 2.170      ;
; -6.669 ; inst253[1] ; vga80x40:inst7|R ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -5.025     ; 2.586      ;
; -6.669 ; inst253[1] ; vga80x40:inst7|G ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -5.025     ; 2.586      ;
; -6.629 ; inst253[2] ; vga80x40:inst7|B ; FPGA_IN_CDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -4.755     ; 2.316      ;
; -6.628 ; inst253[2] ; vga80x40:inst7|G ; FPGA_IN_CDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -4.755     ; 2.315      ;
; -6.628 ; inst253[2] ; vga80x40:inst7|R ; FPGA_IN_CDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -4.755     ; 2.315      ;
; -6.618 ; inst243[2] ; vga80x40:inst7|B ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -4.864     ; 2.196      ;
; -6.617 ; inst243[2] ; vga80x40:inst7|R ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -4.864     ; 2.195      ;
; -6.617 ; inst243[2] ; vga80x40:inst7|G ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -4.864     ; 2.195      ;
; -6.607 ; inst243[0] ; vga80x40:inst7|B ; FPGA_IN_CDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -4.392     ; 2.657      ;
; -6.606 ; inst243[0] ; vga80x40:inst7|G ; FPGA_IN_CDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -4.392     ; 2.656      ;
; -6.606 ; inst243[0] ; vga80x40:inst7|R ; FPGA_IN_CDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -4.392     ; 2.656      ;
; -6.572 ; inst253[5] ; vga80x40:inst7|B ; FPGA_IN_CDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -4.155     ; 2.859      ;
; -6.571 ; inst253[5] ; vga80x40:inst7|G ; FPGA_IN_CDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -4.155     ; 2.858      ;
; -6.571 ; inst253[5] ; vga80x40:inst7|R ; FPGA_IN_CDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -4.155     ; 2.858      ;
; -6.526 ; inst253[0] ; vga80x40:inst7|B ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -5.025     ; 2.443      ;
; -6.525 ; inst253[0] ; vga80x40:inst7|R ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -5.025     ; 2.442      ;
; -6.525 ; inst253[0] ; vga80x40:inst7|G ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -5.025     ; 2.442      ;
; -6.493 ; inst243[1] ; vga80x40:inst7|B ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -4.612     ; 2.823      ;
; -6.492 ; inst243[1] ; vga80x40:inst7|R ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -4.612     ; 2.822      ;
; -6.492 ; inst243[1] ; vga80x40:inst7|G ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -4.612     ; 2.822      ;
; -6.482 ; inst325[1] ; vga80x40:inst7|G ; FPGA_IN_CDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -4.969     ; 1.955      ;
; -6.427 ; inst253[2] ; vga80x40:inst7|B ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -5.053     ; 2.316      ;
; -6.426 ; inst253[2] ; vga80x40:inst7|R ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -5.053     ; 2.315      ;
; -6.426 ; inst253[2] ; vga80x40:inst7|G ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -5.053     ; 2.315      ;
; -6.422 ; inst243[3] ; vga80x40:inst7|B ; FPGA_IN_CDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -4.394     ; 2.470      ;
; -6.421 ; inst243[3] ; vga80x40:inst7|G ; FPGA_IN_CDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -4.394     ; 2.469      ;
; -6.421 ; inst243[3] ; vga80x40:inst7|R ; FPGA_IN_CDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -4.394     ; 2.469      ;
; -6.411 ; inst253[4] ; vga80x40:inst7|B ; FPGA_IN_CDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -4.155     ; 2.698      ;
; -6.410 ; inst253[4] ; vga80x40:inst7|G ; FPGA_IN_CDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -4.155     ; 2.697      ;
; -6.410 ; inst253[4] ; vga80x40:inst7|R ; FPGA_IN_CDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -4.155     ; 2.697      ;
; -6.387 ; inst243[6] ; vga80x40:inst7|B ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -5.158     ; 2.171      ;
; -6.386 ; inst243[4] ; vga80x40:inst7|B ; FPGA_IN_CDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -4.936     ; 1.892      ;
; -6.386 ; inst243[6] ; vga80x40:inst7|R ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -5.158     ; 2.170      ;
; -6.386 ; inst243[6] ; vga80x40:inst7|G ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -5.158     ; 2.170      ;
; -6.385 ; inst243[4] ; vga80x40:inst7|G ; FPGA_IN_CDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -4.936     ; 1.891      ;
; -6.385 ; inst243[4] ; vga80x40:inst7|R ; FPGA_IN_CDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -4.936     ; 1.891      ;
; -6.370 ; inst253[5] ; vga80x40:inst7|B ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -4.453     ; 2.859      ;
; -6.369 ; inst253[5] ; vga80x40:inst7|R ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -4.453     ; 2.858      ;
; -6.369 ; inst253[5] ; vga80x40:inst7|G ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -4.453     ; 2.858      ;
; -6.358 ; inst253[3] ; vga80x40:inst7|B ; FPGA_IN_CDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -4.157     ; 2.643      ;
; -6.357 ; inst253[3] ; vga80x40:inst7|G ; FPGA_IN_CDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -4.157     ; 2.642      ;
; -6.357 ; inst253[3] ; vga80x40:inst7|R ; FPGA_IN_CDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -4.157     ; 2.642      ;
; -6.324 ; inst243[0] ; vga80x40:inst7|B ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -4.609     ; 2.657      ;
; -6.323 ; inst243[0] ; vga80x40:inst7|R ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -4.609     ; 2.656      ;
; -6.323 ; inst243[0] ; vga80x40:inst7|G ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -4.609     ; 2.656      ;
; -6.277 ; inst325[0] ; vga80x40:inst7|B ; FPGA_IN_CDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -5.942     ; 0.777      ;
; -6.275 ; inst325[2] ; vga80x40:inst7|R ; FPGA_IN_CDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -5.942     ; 0.775      ;
; -6.264 ; inst243[5] ; vga80x40:inst7|B ; FPGA_IN_CDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -4.395     ; 2.311      ;
; -6.263 ; inst243[5] ; vga80x40:inst7|G ; FPGA_IN_CDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -4.395     ; 2.310      ;
; -6.263 ; inst243[5] ; vga80x40:inst7|R ; FPGA_IN_CDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -4.395     ; 2.310      ;
; -6.209 ; inst253[4] ; vga80x40:inst7|B ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -4.453     ; 2.698      ;
+--------+------------+------------------+---------------+---------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'FPGA_IN_SDSB-'                                                                                                                                                                                                                                                                                         ;
+--------+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+---------------+--------------+------------+------------+
; Slack  ; From Node                                 ; To Node                                                                                                             ; Launch Clock                                                                                    ; Latch Clock   ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+---------------+--------------+------------+------------+
; -6.239 ; inst508                                   ; inst476                                                                                                             ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_SDSB- ; 0.500        ; -2.057     ; 3.787      ;
; -6.095 ; inst508                                   ; inst476                                                                                                             ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_SDSB- ; 0.500        ; -1.913     ; 3.787      ;
; -5.877 ; inst508                                   ; inst476                                                                                                             ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_SDSB- ; 1.000        ; -2.195     ; 3.787      ;
; -5.806 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[0] ; inst253[0]                                                                                                          ; Microcomputer:inst|cpuClock                                                                     ; FPGA_IN_SDSB- ; 0.500        ; 1.048      ; 3.574      ;
; -5.688 ; inst509                                   ; inst480                                                                                                             ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_SDSB- ; 0.500        ; -1.991     ; 3.184      ;
; -5.544 ; inst509                                   ; inst480                                                                                                             ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_SDSB- ; 0.500        ; -1.847     ; 3.184      ;
; -5.457 ; inst508                                   ; inst476                                                                                                             ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_SDSB- ; 1.000        ; -1.775     ; 3.787      ;
; -5.411 ; spi_master:inst490|busy                   ; inst471                                                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[2]                                               ; FPGA_IN_SDSB- ; 0.500        ; -0.325     ; 4.582      ;
; -5.341 ; spi_master:inst490|busy                   ; inst471                                                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[1]                                               ; FPGA_IN_SDSB- ; 0.500        ; -0.255     ; 4.582      ;
; -5.326 ; inst509                                   ; inst480                                                                                                             ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_SDSB- ; 1.000        ; -2.129     ; 3.184      ;
; -5.164 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[0] ; inst253[0]                                                                                                          ; Microcomputer:inst|cpuClock                                                                     ; FPGA_IN_SDSB- ; 1.000        ; 1.190      ; 3.574      ;
; -5.049 ; spi_master:inst490|busy                   ; inst471                                                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[2]                                               ; FPGA_IN_SDSB- ; 1.000        ; -0.463     ; 4.582      ;
; -4.979 ; spi_master:inst490|busy                   ; inst471                                                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[1]                                               ; FPGA_IN_SDSB- ; 1.000        ; -0.393     ; 4.582      ;
; -4.911 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[3] ; inst499                                                                                                             ; Microcomputer:inst|cpuClock                                                                     ; FPGA_IN_SDSB- ; 0.500        ; -0.621     ; 3.459      ;
; -4.906 ; inst509                                   ; inst480                                                                                                             ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_SDSB- ; 1.000        ; -1.709     ; 3.184      ;
; -4.870 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[7] ; inst495                                                                                                             ; Microcomputer:inst|cpuClock                                                                     ; FPGA_IN_SDSB- ; 0.500        ; 0.067      ; 4.413      ;
; -4.846 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[0] ; inst508                                                                                                             ; Microcomputer:inst|cpuClock                                                                     ; FPGA_IN_SDSB- ; 0.500        ; -0.399     ; 3.545      ;
; -4.751 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[2] ; inst500                                                                                                             ; Microcomputer:inst|cpuClock                                                                     ; FPGA_IN_SDSB- ; 0.500        ; -0.103     ; 4.283      ;
; -4.744 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[0] ; inst502                                                                                                             ; Microcomputer:inst|cpuClock                                                                     ; FPGA_IN_SDSB- ; 0.500        ; -0.374     ; 3.544      ;
; -4.700 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[4] ; inst498                                                                                                             ; Microcomputer:inst|cpuClock                                                                     ; FPGA_IN_SDSB- ; 0.500        ; -0.032     ; 4.300      ;
; -4.573 ; 74373:inst115|13                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a6~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                               ; FPGA_IN_SDSB- ; 0.500        ; 2.835      ; 7.857      ;
; -4.573 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[1] ; inst501                                                                                                             ; Microcomputer:inst|cpuClock                                                                     ; FPGA_IN_SDSB- ; 0.500        ; -0.635     ; 3.565      ;
; -4.535 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[6] ; inst496                                                                                                             ; Microcomputer:inst|cpuClock                                                                     ; FPGA_IN_SDSB- ; 0.500        ; -0.027     ; 4.165      ;
; -4.451 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[5] ; inst497                                                                                                             ; Microcomputer:inst|cpuClock                                                                     ; FPGA_IN_SDSB- ; 0.500        ; -0.032     ; 4.076      ;
; -4.444 ; 74373:inst115|13                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a0~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                               ; FPGA_IN_SDSB- ; 0.500        ; 2.478      ; 7.371      ;
; -4.442 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[1] ; inst509                                                                                                             ; Microcomputer:inst|cpuClock                                                                     ; FPGA_IN_SDSB- ; 0.500        ; -0.442     ; 3.716      ;
; -4.433 ; 74373:inst115|13                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a6~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[3]                                               ; FPGA_IN_SDSB- ; 0.500        ; 2.975      ; 7.857      ;
; -4.420 ; FPGA_IN_SDSB-                             ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a6~porta_address_reg0  ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_SDSB- ; 0.500        ; 5.079      ; 10.058     ;
; -4.383 ; 74373:inst115|19                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a3~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                               ; FPGA_IN_SDSB- ; 0.500        ; 3.032      ; 7.864      ;
; -4.328 ; 74373:inst115|13                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a6~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                               ; FPGA_IN_SDSB- ; 1.000        ; 2.580      ; 7.857      ;
; -4.314 ; inst514                                   ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a6~porta_address_reg0  ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_SDSB- ; 0.500        ; -1.830     ; 3.043      ;
; -4.304 ; 74373:inst115|13                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a0~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[3]                                               ; FPGA_IN_SDSB- ; 0.500        ; 2.618      ; 7.371      ;
; -4.295 ; 74373:inst115|15                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a6~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                               ; FPGA_IN_SDSB- ; 0.500        ; 2.771      ; 7.515      ;
; -4.291 ; FPGA_IN_SDSB-                             ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a0~porta_address_reg0  ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_SDSB- ; 0.500        ; 4.722      ; 9.572      ;
; -4.285 ; inst514                                   ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a0~porta_address_reg0  ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_SDSB- ; 0.500        ; -2.187     ; 2.657      ;
; -4.256 ; 74373:inst115|13                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a12~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[0]                                               ; FPGA_IN_SDSB- ; 0.500        ; 3.211      ; 7.916      ;
; -4.255 ; 74373:inst115|19                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a13~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[0]                                               ; FPGA_IN_SDSB- ; 0.500        ; 2.643      ; 7.347      ;
; -4.248 ; 74373:inst115|19                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a9~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                               ; FPGA_IN_SDSB- ; 0.500        ; 3.406      ; 8.103      ;
; -4.244 ; 74373:inst115|15                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a8~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                               ; FPGA_IN_SDSB- ; 0.500        ; 2.468      ; 7.161      ;
; -4.243 ; 74373:inst115|19                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a3~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[3]                                               ; FPGA_IN_SDSB- ; 0.500        ; 3.172      ; 7.864      ;
; -4.240 ; inst514                                   ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a13~porta_address_reg0 ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_SDSB- ; 0.500        ; -1.808     ; 2.991      ;
; -4.237 ; 74373:inst115|18                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a12~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[0]                                               ; FPGA_IN_SDSB- ; 0.500        ; 3.148      ; 7.834      ;
; -4.231 ; inst514                                   ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a8~porta_address_reg0  ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_SDSB- ; 0.500        ; -2.133     ; 2.657      ;
; -4.229 ; 74373:inst115|12                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a3~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                               ; FPGA_IN_SDSB- ; 0.500        ; 2.811      ; 7.489      ;
; -4.228 ; 74373:inst115|19                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a6~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                               ; FPGA_IN_SDSB- ; 0.500        ; 2.621      ; 7.298      ;
; -4.208 ; 74373:inst115|15                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a2~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                               ; FPGA_IN_SDSB- ; 0.500        ; 2.831      ; 7.488      ;
; -4.199 ; 74373:inst115|13                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a0~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                               ; FPGA_IN_SDSB- ; 1.000        ; 2.223      ; 7.371      ;
; -4.194 ; 74373:inst115|19                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a0~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                               ; FPGA_IN_SDSB- ; 0.500        ; 2.264      ; 6.907      ;
; -4.191 ; 74373:inst115|19                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a14~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[0]                                               ; FPGA_IN_SDSB- ; 0.500        ; 3.050      ; 7.690      ;
; -4.188 ; 74373:inst115|13                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a6~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[3]                                               ; FPGA_IN_SDSB- ; 1.000        ; 2.720      ; 7.857      ;
; -4.175 ; 74373:inst115|19                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a15~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[0]                                               ; FPGA_IN_SDSB- ; 0.500        ; 3.452      ; 8.076      ;
; -4.172 ; 74373:inst115|14                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a11~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[0]                                               ; FPGA_IN_SDSB- ; 0.500        ; 2.797      ; 7.418      ;
; -4.170 ; 74373:inst115|19                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a12~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[0]                                               ; FPGA_IN_SDSB- ; 0.500        ; 2.997      ; 7.616      ;
; -4.168 ; 74373:inst115|13                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a3~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                               ; FPGA_IN_SDSB- ; 0.500        ; 3.246      ; 7.863      ;
; -4.161 ; 74373:inst115|13                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a10~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[0]                                               ; FPGA_IN_SDSB- ; 0.500        ; 3.274      ; 7.884      ;
; -4.155 ; 74373:inst115|15                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a6~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[3]                                               ; FPGA_IN_SDSB- ; 0.500        ; 2.911      ; 7.515      ;
; -4.153 ; 74373:inst115|19                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a11~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[0]                                               ; FPGA_IN_SDSB- ; 0.500        ; 3.022      ; 7.624      ;
; -4.153 ; 74373:inst115|12                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a15~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[0]                                               ; FPGA_IN_SDSB- ; 0.500        ; 3.231      ; 7.833      ;
; -4.138 ; 74373:inst115|19                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a3~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                               ; FPGA_IN_SDSB- ; 1.000        ; 2.777      ; 7.864      ;
; -4.138 ; 74373:inst115|15                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a0~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                               ; FPGA_IN_SDSB- ; 0.500        ; 2.414      ; 7.001      ;
; -4.137 ; 74373:inst115|19                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a4~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                               ; FPGA_IN_SDSB- ; 0.500        ; 2.662      ; 7.248      ;
; -4.117 ; 74373:inst115|19                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a2~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                               ; FPGA_IN_SDSB- ; 0.500        ; 2.681      ; 7.247      ;
; -4.116 ; 74373:inst115|18                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a10~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[0]                                               ; FPGA_IN_SDSB- ; 0.500        ; 3.211      ; 7.776      ;
; -4.116 ; 74373:inst115|13                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a12~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[3]                                               ; FPGA_IN_SDSB- ; 0.500        ; 3.351      ; 7.916      ;
; -4.115 ; 74373:inst115|19                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a13~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[3]                                               ; FPGA_IN_SDSB- ; 0.500        ; 2.783      ; 7.347      ;
; -4.114 ; 74373:inst115|12                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a10~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[0]                                               ; FPGA_IN_SDSB- ; 0.500        ; 2.839      ; 7.402      ;
; -4.108 ; 74373:inst115|19                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a9~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[3]                                               ; FPGA_IN_SDSB- ; 0.500        ; 3.546      ; 8.103      ;
; -4.105 ; inst274                                   ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a12~porta_address_reg0 ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_SDSB- ; 0.500        ; -0.946     ; 3.718      ;
; -4.104 ; 74373:inst115|15                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a8~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[3]                                               ; FPGA_IN_SDSB- ; 0.500        ; 2.608      ; 7.161      ;
; -4.103 ; FPGA_IN_SDSB-                             ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a12~porta_address_reg0 ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_SDSB- ; 0.500        ; 5.455      ; 10.117     ;
; -4.100 ; 74373:inst115|13                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a4~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                               ; FPGA_IN_SDSB- ; 0.500        ; 2.876      ; 7.425      ;
; -4.099 ; 74373:inst115|17                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a13~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[0]                                               ; FPGA_IN_SDSB- ; 0.500        ; 2.888      ; 7.436      ;
; -4.097 ; 74373:inst115|19                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a1~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                               ; FPGA_IN_SDSB- ; 0.500        ; 2.694      ; 7.240      ;
; -4.097 ; 74373:inst115|15                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a12~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[0]                                               ; FPGA_IN_SDSB- ; 0.500        ; 3.147      ; 7.693      ;
; -4.097 ; 74373:inst115|18                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a12~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[3]                                               ; FPGA_IN_SDSB- ; 0.500        ; 3.288      ; 7.834      ;
; -4.089 ; 74373:inst115|19                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a8~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                               ; FPGA_IN_SDSB- ; 0.500        ; 2.318      ; 6.856      ;
; -4.089 ; 74373:inst115|12                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a3~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[3]                                               ; FPGA_IN_SDSB- ; 0.500        ; 2.951      ; 7.489      ;
; -4.088 ; 74373:inst115|18                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a13~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[0]                                               ; FPGA_IN_SDSB- ; 0.500        ; 2.794      ; 7.331      ;
; -4.088 ; 74373:inst115|19                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a6~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[3]                                               ; FPGA_IN_SDSB- ; 0.500        ; 2.761      ; 7.298      ;
; -4.086 ; inst508                                   ; inst476                                                                                                             ; FPGA_IN_CDSB-                                                                                   ; FPGA_IN_SDSB- ; 0.500        ; 0.126      ; 3.787      ;
; -4.079 ; 74373:inst115|13                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a14~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[0]                                               ; FPGA_IN_SDSB- ; 0.500        ; 3.264      ; 7.792      ;
; -4.079 ; 74373:inst115|15                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a3~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                               ; FPGA_IN_SDSB- ; 0.500        ; 3.182      ; 7.710      ;
; -4.075 ; spi_16bit_master:inst347|busy             ; inst411                                                                                                             ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; FPGA_IN_SDSB- ; 0.500        ; 1.483      ; 4.978      ;
; -4.075 ; 74373:inst115|18                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a2~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                               ; FPGA_IN_SDSB- ; 0.500        ; 2.832      ; 7.356      ;
; -4.073 ; 74373:inst115|18                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a6~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                               ; FPGA_IN_SDSB- ; 0.500        ; 2.772      ; 7.294      ;
; -4.071 ; 74373:inst115|16                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a12~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[0]                                               ; FPGA_IN_SDSB- ; 0.500        ; 3.145      ; 7.665      ;
; -4.069 ; inst514                                   ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a6~porta_address_reg0  ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_SDSB- ; 1.000        ; -2.085     ; 3.043      ;
; -4.068 ; 74373:inst115|15                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a2~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[3]                                               ; FPGA_IN_SDSB- ; 0.500        ; 2.971      ; 7.488      ;
; -4.066 ; 74373:inst115|16                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a11~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[0]                                               ; FPGA_IN_SDSB- ; 0.500        ; 3.170      ; 7.685      ;
; -4.065 ; 74373:inst115|12                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a2~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                               ; FPGA_IN_SDSB- ; 0.500        ; 2.460      ; 6.974      ;
; -4.064 ; 74373:inst115|16                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a8~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                               ; FPGA_IN_SDSB- ; 0.500        ; 2.466      ; 6.979      ;
; -4.063 ; 74373:inst115|16                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a3~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                               ; FPGA_IN_SDSB- ; 0.500        ; 3.180      ; 7.692      ;
; -4.060 ; 74373:inst115|16                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a4~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                               ; FPGA_IN_SDSB- ; 0.500        ; 2.810      ; 7.319      ;
; -4.059 ; 74373:inst115|13                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a0~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[3]                                               ; FPGA_IN_SDSB- ; 1.000        ; 2.363      ; 7.371      ;
; -4.056 ; 74373:inst115|12                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a0~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                               ; FPGA_IN_SDSB- ; 0.500        ; 2.043      ; 6.548      ;
; -4.056 ; 74373:inst115|13                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a11~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[0]                                               ; FPGA_IN_SDSB- ; 0.500        ; 3.236      ; 7.741      ;
; -4.055 ; 74373:inst115|13                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a8~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                               ; FPGA_IN_SDSB- ; 0.500        ; 2.532      ; 7.036      ;
; -4.054 ; 74373:inst115|19                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a0~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[3]                                               ; FPGA_IN_SDSB- ; 0.500        ; 2.404      ; 6.907      ;
; -4.053 ; 74373:inst115|18                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a4~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                               ; FPGA_IN_SDSB- ; 0.500        ; 2.813      ; 7.315      ;
; -4.051 ; 74373:inst115|19                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a10~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[0]                                               ; FPGA_IN_SDSB- ; 0.500        ; 3.060      ; 7.560      ;
+--------+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+---------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'FPGA_IN_CDSB-'                                                                                                                                                                                                                                           ;
+--------+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------+--------------+------------+------------+
; Slack  ; From Node                                 ; To Node                                                                                                             ; Launch Clock                                      ; Latch Clock   ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------+--------------+------------+------------+
; -6.126 ; inst508                                   ; inst476                                                                                                             ; FPGA_IN_SDSB-                                     ; FPGA_IN_CDSB- ; 0.500        ; -1.914     ; 3.787      ;
; -5.908 ; inst508                                   ; inst476                                                                                                             ; FPGA_IN_SDSB-                                     ; FPGA_IN_CDSB- ; 1.000        ; -2.196     ; 3.787      ;
; -5.840 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[0] ; inst253[0]                                                                                                          ; Microcomputer:inst|cpuClock                       ; FPGA_IN_CDSB- ; 0.500        ; 1.014      ; 3.574      ;
; -5.575 ; inst509                                   ; inst480                                                                                                             ; FPGA_IN_SDSB-                                     ; FPGA_IN_CDSB- ; 0.500        ; -1.848     ; 3.184      ;
; -5.357 ; inst509                                   ; inst480                                                                                                             ; FPGA_IN_SDSB-                                     ; FPGA_IN_CDSB- ; 1.000        ; -2.130     ; 3.184      ;
; -5.050 ; spi_master:inst490|busy                   ; inst471                                                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[2] ; FPGA_IN_CDSB- ; 1.000        ; -0.464     ; 4.582      ;
; -4.980 ; spi_master:inst490|busy                   ; inst471                                                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[1] ; FPGA_IN_CDSB- ; 1.000        ; -0.394     ; 4.582      ;
; -4.838 ; 74373:inst115|13                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a6~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_CDSB- ; 0.500        ; 2.570      ; 7.857      ;
; -4.709 ; 74373:inst115|13                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a0~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_CDSB- ; 0.500        ; 2.213      ; 7.371      ;
; -4.698 ; 74373:inst115|13                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a6~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[3] ; FPGA_IN_CDSB- ; 0.500        ; 2.710      ; 7.857      ;
; -4.648 ; 74373:inst115|19                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a3~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_CDSB- ; 0.500        ; 2.767      ; 7.864      ;
; -4.609 ; inst514                                   ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a6~porta_address_reg0  ; FPGA_IN_SDSB-                                     ; FPGA_IN_CDSB- ; 0.500        ; -2.095     ; 3.043      ;
; -4.580 ; inst514                                   ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a0~porta_address_reg0  ; FPGA_IN_SDSB-                                     ; FPGA_IN_CDSB- ; 0.500        ; -2.452     ; 2.657      ;
; -4.569 ; 74373:inst115|13                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a0~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[3] ; FPGA_IN_CDSB- ; 0.500        ; 2.353      ; 7.371      ;
; -4.560 ; 74373:inst115|15                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a6~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_CDSB- ; 0.500        ; 2.506      ; 7.515      ;
; -4.535 ; inst514                                   ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a13~porta_address_reg0 ; FPGA_IN_SDSB-                                     ; FPGA_IN_CDSB- ; 0.500        ; -2.073     ; 2.991      ;
; -4.526 ; inst514                                   ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a8~porta_address_reg0  ; FPGA_IN_SDSB-                                     ; FPGA_IN_CDSB- ; 0.500        ; -2.398     ; 2.657      ;
; -4.521 ; 74373:inst115|13                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a12~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_CDSB- ; 0.500        ; 2.946      ; 7.916      ;
; -4.520 ; 74373:inst115|19                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a13~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_CDSB- ; 0.500        ; 2.378      ; 7.347      ;
; -4.513 ; 74373:inst115|19                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a9~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_CDSB- ; 0.500        ; 3.141      ; 8.103      ;
; -4.509 ; 74373:inst115|15                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a8~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_CDSB- ; 0.500        ; 2.203      ; 7.161      ;
; -4.508 ; 74373:inst115|19                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a3~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[3] ; FPGA_IN_CDSB- ; 0.500        ; 2.907      ; 7.864      ;
; -4.502 ; 74373:inst115|18                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a12~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_CDSB- ; 0.500        ; 2.883      ; 7.834      ;
; -4.494 ; 74373:inst115|12                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a3~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_CDSB- ; 0.500        ; 2.546      ; 7.489      ;
; -4.493 ; 74373:inst115|19                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a6~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_CDSB- ; 0.500        ; 2.356      ; 7.298      ;
; -4.473 ; 74373:inst115|15                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a2~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_CDSB- ; 0.500        ; 2.566      ; 7.488      ;
; -4.459 ; 74373:inst115|19                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a0~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_CDSB- ; 0.500        ; 1.999      ; 6.907      ;
; -4.456 ; 74373:inst115|19                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a14~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_CDSB- ; 0.500        ; 2.785      ; 7.690      ;
; -4.440 ; 74373:inst115|19                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a15~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_CDSB- ; 0.500        ; 3.187      ; 8.076      ;
; -4.437 ; 74373:inst115|14                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a11~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_CDSB- ; 0.500        ; 2.532      ; 7.418      ;
; -4.435 ; 74373:inst115|19                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a12~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_CDSB- ; 0.500        ; 2.732      ; 7.616      ;
; -4.433 ; 74373:inst115|13                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a3~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_CDSB- ; 0.500        ; 2.981      ; 7.863      ;
; -4.426 ; 74373:inst115|13                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a10~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_CDSB- ; 0.500        ; 3.009      ; 7.884      ;
; -4.420 ; 74373:inst115|15                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a6~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[3] ; FPGA_IN_CDSB- ; 0.500        ; 2.646      ; 7.515      ;
; -4.418 ; 74373:inst115|19                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a11~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_CDSB- ; 0.500        ; 2.757      ; 7.624      ;
; -4.418 ; 74373:inst115|12                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a15~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_CDSB- ; 0.500        ; 2.966      ; 7.833      ;
; -4.403 ; 74373:inst115|15                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a0~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_CDSB- ; 0.500        ; 2.149      ; 7.001      ;
; -4.402 ; 74373:inst115|19                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a4~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_CDSB- ; 0.500        ; 2.397      ; 7.248      ;
; -4.400 ; inst274                                   ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a12~porta_address_reg0 ; FPGA_IN_SDSB-                                     ; FPGA_IN_CDSB- ; 0.500        ; -1.211     ; 3.718      ;
; -4.382 ; 74373:inst115|19                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a2~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_CDSB- ; 0.500        ; 2.416      ; 7.247      ;
; -4.381 ; 74373:inst115|18                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a10~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_CDSB- ; 0.500        ; 2.946      ; 7.776      ;
; -4.381 ; 74373:inst115|13                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a12~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[3] ; FPGA_IN_CDSB- ; 0.500        ; 3.086      ; 7.916      ;
; -4.380 ; 74373:inst115|19                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a13~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[3] ; FPGA_IN_CDSB- ; 0.500        ; 2.518      ; 7.347      ;
; -4.379 ; 74373:inst115|12                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a10~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_CDSB- ; 0.500        ; 2.574      ; 7.402      ;
; -4.373 ; 74373:inst115|19                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a9~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[3] ; FPGA_IN_CDSB- ; 0.500        ; 3.281      ; 8.103      ;
; -4.369 ; 74373:inst115|15                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a8~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[3] ; FPGA_IN_CDSB- ; 0.500        ; 2.343      ; 7.161      ;
; -4.365 ; 74373:inst115|13                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a4~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_CDSB- ; 0.500        ; 2.611      ; 7.425      ;
; -4.364 ; 74373:inst115|17                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a13~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_CDSB- ; 0.500        ; 2.623      ; 7.436      ;
; -4.362 ; 74373:inst115|19                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a1~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_CDSB- ; 0.500        ; 2.429      ; 7.240      ;
; -4.362 ; 74373:inst115|15                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a12~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_CDSB- ; 0.500        ; 2.882      ; 7.693      ;
; -4.362 ; 74373:inst115|18                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a12~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[3] ; FPGA_IN_CDSB- ; 0.500        ; 3.023      ; 7.834      ;
; -4.354 ; 74373:inst115|19                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a8~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_CDSB- ; 0.500        ; 2.053      ; 6.856      ;
; -4.354 ; 74373:inst115|12                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a3~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[3] ; FPGA_IN_CDSB- ; 0.500        ; 2.686      ; 7.489      ;
; -4.353 ; 74373:inst115|18                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a13~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_CDSB- ; 0.500        ; 2.529      ; 7.331      ;
; -4.353 ; 74373:inst115|19                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a6~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[3] ; FPGA_IN_CDSB- ; 0.500        ; 2.496      ; 7.298      ;
; -4.347 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[0] ; inst478                                                                                                             ; Microcomputer:inst|cpuClock                       ; FPGA_IN_CDSB- ; 0.500        ; -0.452     ; 3.513      ;
; -4.344 ; 74373:inst115|13                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a14~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_CDSB- ; 0.500        ; 2.999      ; 7.792      ;
; -4.344 ; 74373:inst115|15                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a3~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_CDSB- ; 0.500        ; 2.917      ; 7.710      ;
; -4.340 ; 74373:inst115|18                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a2~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_CDSB- ; 0.500        ; 2.567      ; 7.356      ;
; -4.338 ; 74373:inst115|18                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a6~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_CDSB- ; 0.500        ; 2.507      ; 7.294      ;
; -4.336 ; 74373:inst115|16                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a12~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_CDSB- ; 0.500        ; 2.880      ; 7.665      ;
; -4.333 ; 74373:inst115|15                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a2~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[3] ; FPGA_IN_CDSB- ; 0.500        ; 2.706      ; 7.488      ;
; -4.331 ; 74373:inst115|16                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a11~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_CDSB- ; 0.500        ; 2.905      ; 7.685      ;
; -4.330 ; 74373:inst115|12                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a2~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_CDSB- ; 0.500        ; 2.195      ; 6.974      ;
; -4.329 ; 74373:inst115|16                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a8~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_CDSB- ; 0.500        ; 2.201      ; 6.979      ;
; -4.328 ; 74373:inst115|16                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a3~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_CDSB- ; 0.500        ; 2.915      ; 7.692      ;
; -4.325 ; 74373:inst115|16                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a4~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_CDSB- ; 0.500        ; 2.545      ; 7.319      ;
; -4.321 ; 74373:inst115|12                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a0~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_CDSB- ; 0.500        ; 1.778      ; 6.548      ;
; -4.321 ; 74373:inst115|13                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a11~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_CDSB- ; 0.500        ; 2.971      ; 7.741      ;
; -4.320 ; 74373:inst115|13                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a8~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_CDSB- ; 0.500        ; 2.267      ; 7.036      ;
; -4.319 ; 74373:inst115|19                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a0~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[3] ; FPGA_IN_CDSB- ; 0.500        ; 2.139      ; 6.907      ;
; -4.318 ; 74373:inst115|18                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a4~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_CDSB- ; 0.500        ; 2.548      ; 7.315      ;
; -4.316 ; 74373:inst115|19                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a10~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_CDSB- ; 0.500        ; 2.795      ; 7.560      ;
; -4.316 ; 74373:inst115|19                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a14~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[3] ; FPGA_IN_CDSB- ; 0.500        ; 2.925      ; 7.690      ;
; -4.312 ; 74373:inst116|15                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a12~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_CDSB- ; 0.500        ; 2.592      ; 7.353      ;
; -4.307 ; 74373:inst115|14                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a12~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_CDSB- ; 0.500        ; 2.507      ; 7.263      ;
; -4.306 ; 74373:inst115|13                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a15~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_CDSB- ; 0.500        ; 3.401      ; 8.156      ;
; -4.300 ; 74373:inst115|19                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a15~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[3] ; FPGA_IN_CDSB- ; 0.500        ; 3.327      ; 8.076      ;
; -4.299 ; 74373:inst115|12                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a12~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_CDSB- ; 0.500        ; 2.511      ; 7.259      ;
; -4.299 ; 74373:inst115|16                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a15~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_CDSB- ; 0.500        ; 3.335      ; 8.083      ;
; -4.297 ; 74373:inst115|14                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a11~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[3] ; FPGA_IN_CDSB- ; 0.500        ; 2.672      ; 7.418      ;
; -4.295 ; 74373:inst115|19                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a12~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[3] ; FPGA_IN_CDSB- ; 0.500        ; 2.872      ; 7.616      ;
; -4.293 ; 74373:inst115|13                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a3~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[3] ; FPGA_IN_CDSB- ; 0.500        ; 3.121      ; 7.863      ;
; -4.291 ; 74373:inst115|19                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a7~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_CDSB- ; 0.500        ; 3.140      ; 7.880      ;
; -4.286 ; 74373:inst115|12                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a1~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_CDSB- ; 0.500        ; 2.208      ; 6.943      ;
; -4.286 ; 74373:inst115|17                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a3~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_CDSB- ; 0.500        ; 3.012      ; 7.747      ;
; -4.286 ; 74373:inst115|13                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a10~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[3] ; FPGA_IN_CDSB- ; 0.500        ; 3.149      ; 7.884      ;
; -4.283 ; 74373:inst115|18                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a0~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_CDSB- ; 0.500        ; 2.150      ; 6.882      ;
; -4.282 ; 74373:inst115|12                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a4~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_CDSB- ; 0.500        ; 2.176      ; 6.907      ;
; -4.282 ; 74373:inst115|17                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a15~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_CDSB- ; 0.500        ; 3.432      ; 8.163      ;
; -4.278 ; 74373:inst115|15                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a15~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_CDSB- ; 0.500        ; 3.337      ; 8.064      ;
; -4.278 ; 74373:inst115|19                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a11~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[3] ; FPGA_IN_CDSB- ; 0.500        ; 2.897      ; 7.624      ;
; -4.278 ; 74373:inst115|12                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a15~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[3] ; FPGA_IN_CDSB- ; 0.500        ; 3.106      ; 7.833      ;
; -4.275 ; inst514                                   ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a4~porta_address_reg0  ; FPGA_IN_SDSB-                                     ; FPGA_IN_CDSB- ; 0.500        ; -2.054     ; 2.750      ;
; -4.271 ; 74373:inst116|15                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a3~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_CDSB- ; 0.500        ; 2.627      ; 7.347      ;
; -4.268 ; 74373:inst115|12                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a8~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_CDSB- ; 0.500        ; 1.832      ; 6.549      ;
; -4.267 ; 74373:inst116|13                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a13~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_CDSB- ; 0.500        ; 2.295      ; 7.011      ;
; -4.266 ; 74373:inst115|14                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a4~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_CDSB- ; 0.500        ; 2.172      ; 6.887      ;
; -4.266 ; 74373:inst115|12                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a7~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_CDSB- ; 0.500        ; 2.919      ; 7.634      ;
; -4.263 ; 74373:inst115|15                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a0~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[3] ; FPGA_IN_CDSB- ; 0.500        ; 2.289      ; 7.001      ;
+--------+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'inst4|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                 ;
+--------+---------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                         ; To Node                                                                                            ; Launch Clock                                                                                     ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -5.074 ; Microcomputer:inst|T80s:cpu1|RD_n                                                                 ; 74373:inst59|15                                                                                    ; Microcomputer:inst|cpuClock                                                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.882     ; 1.588      ;
; -3.308 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1]                                                          ; 74373:inst115|13                                                                                   ; Microcomputer:inst|cpuClock                                                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.542     ; 1.641      ;
; -3.300 ; Microcomputer:inst|T80s:cpu1|T80:u0|RFSH_n                                                        ; 74373:inst59|16                                                                                    ; Microcomputer:inst|cpuClock                                                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.375      ; 3.874      ;
; -3.274 ; Microcomputer:inst|T80s:cpu1|RD_n                                                                 ; 74373:inst59|16                                                                                    ; Microcomputer:inst|cpuClock                                                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.759     ; 1.714      ;
; -3.203 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[5]                                                          ; 74373:inst115|17                                                                                   ; Microcomputer:inst|cpuClock                                                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.578     ; 1.508      ;
; -3.150 ; Microcomputer:inst|T80s:cpu1|RD_n                                                                 ; 74373:inst59|14                                                                                    ; Microcomputer:inst|cpuClock                                                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.263     ; 1.758      ;
; -3.080 ; Microcomputer:inst|T80s:cpu1|MREQ_n                                                               ; 74373:inst59|15                                                                                    ; Microcomputer:inst|cpuClock                                                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.252      ; 1.728      ;
; -2.611 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[8]                                                          ; 74373:inst116|12                                                                                   ; Microcomputer:inst|cpuClock                                                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.263     ; 1.250      ;
; -2.543 ; Microcomputer:inst|T80s:cpu1|WR_n                                                                 ; 74373:inst59|16                                                                                    ; Microcomputer:inst|cpuClock                                                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.609      ; 3.351      ;
; -2.518 ; FPGA_IN_SDSB-                                                                                     ; 74164:inst37|3                                                                                     ; FPGA_IN_SDSB-                                                                                    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 3.760      ; 6.720      ;
; -2.409 ; Microcomputer:inst|T80s:cpu1|IORQ_n                                                               ; 74373:inst59|14                                                                                    ; Microcomputer:inst|cpuClock                                                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 1.105      ; 3.385      ;
; -2.367 ; Microcomputer:inst|T80s:cpu1|T80:u0|Halt_FF                                                       ; 74373:inst59|12                                                                                    ; Microcomputer:inst|cpuClock                                                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.429     ; 0.715      ;
; -2.306 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4]                                                          ; 74373:inst115|16                                                                                   ; Microcomputer:inst|cpuClock                                                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.498     ; 0.690      ;
; -2.302 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[6]                                                          ; 74373:inst115|18                                                                                   ; Microcomputer:inst|cpuClock                                                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.501     ; 0.688      ;
; -2.301 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[3]                                                          ; 74373:inst115|15                                                                                   ; Microcomputer:inst|cpuClock                                                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.500     ; 0.690      ;
; -2.281 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[13]                                                         ; 74373:inst116|17                                                                                   ; Microcomputer:inst|cpuClock                                                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.468     ; 0.691      ;
; -2.253 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[7]                                                          ; 74373:inst115|19                                                                                   ; Microcomputer:inst|cpuClock                                                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.349     ; 0.689      ;
; -2.247 ; Microcomputer:inst|T80s:cpu1|MREQ_n                                                               ; 74373:inst59|16                                                                                    ; Microcomputer:inst|cpuClock                                                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.375      ; 2.821      ;
; -2.213 ; Microcomputer:inst|T80s:cpu1|IORQ_n                                                               ; 74373:inst59|18                                                                                    ; Microcomputer:inst|cpuClock                                                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.654      ; 2.855      ;
; -2.049 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[9]                                                          ; 74373:inst116|13                                                                                   ; Microcomputer:inst|cpuClock                                                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.265     ; 0.692      ;
; -2.049 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[12]                                                         ; 74373:inst116|16                                                                                   ; Microcomputer:inst|cpuClock                                                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.259     ; 0.693      ;
; -1.998 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[11]                                                         ; 74373:inst116|15                                                                                   ; Microcomputer:inst|cpuClock                                                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.210     ; 0.690      ;
; -1.995 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[15]                                                         ; 74373:inst116|19                                                                                   ; Microcomputer:inst|cpuClock                                                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.211     ; 0.690      ;
; -1.969 ; FPGA_IN_SDSB-                                                                                     ; 74164:inst37|3                                                                                     ; FPGA_IN_SDSB-                                                                                    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 3.760      ; 6.671      ;
; -1.951 ; Microcomputer:inst|T80s:cpu1|WR_n                                                                 ; 74373:inst59|13                                                                                    ; Microcomputer:inst|cpuClock                                                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 1.107      ; 3.241      ;
; -1.933 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[2]                                                          ; 74373:inst115|14                                                                                   ; Microcomputer:inst|cpuClock                                                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.121     ; 0.691      ;
; -1.932 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[0]                                                          ; 74373:inst115|12                                                                                   ; Microcomputer:inst|cpuClock                                                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.125     ; 0.691      ;
; -1.871 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[10]                                                         ; 74373:inst116|14                                                                                   ; Microcomputer:inst|cpuClock                                                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.086     ; 0.692      ;
; -1.871 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[14]                                                         ; 74373:inst116|18                                                                                   ; Microcomputer:inst|cpuClock                                                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.086     ; 0.691      ;
; -1.795 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.101      ; 2.588      ;
; -1.669 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[14]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.101      ; 2.462      ;
; -1.647 ; Microcomputer:inst|T80s:cpu1|IORQ_n                                                               ; 74373:inst59|13                                                                                    ; Microcomputer:inst|cpuClock                                                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 1.107      ; 2.937      ;
; -1.630 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[15]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.101      ; 2.423      ;
; -1.543 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[12]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.101      ; 2.336      ;
; -1.504 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[13]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.101      ; 2.297      ;
; -1.453 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[15]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.101      ; 2.746      ;
; -1.447 ; Microcomputer:inst|T80s:cpu1|T80:u0|M1_n                                                          ; 74373:inst59|18                                                                                    ; Microcomputer:inst|cpuClock                                                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.420      ; 1.855      ;
; -1.417 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[10]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.101      ; 2.210      ;
; -1.414 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.101      ; 2.707      ;
; -1.378 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[11]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.101      ; 2.171      ;
; -1.327 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[13]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.101      ; 2.620      ;
; -1.291 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.101      ; 2.084      ;
; -1.288 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[14]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.101      ; 2.581      ;
; -1.252 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[9]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.101      ; 2.045      ;
; -1.201 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[11]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.101      ; 2.494      ;
; -1.180 ; FPGA_IN_CDSB-                                                                                     ; 74164:inst37|3                                                                                     ; FPGA_IN_CDSB-                                                                                    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 3.760      ; 5.382      ;
; -1.165 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[6]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.101      ; 1.958      ;
; -1.162 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[12]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.101      ; 2.455      ;
; -1.126 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[7]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.101      ; 1.919      ;
; -1.075 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[9]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.101      ; 2.368      ;
; -1.036 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[10]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.101      ; 2.329      ;
; -1.000 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[5]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.101      ; 1.793      ;
; -0.964 ; Microcomputer:inst|T80s:cpu1|T80:u0|M1_n                                                          ; 74373:inst59|17                                                                                    ; Microcomputer:inst|cpuClock                                                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.080     ; 1.085      ;
; -0.949 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[7]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.101      ; 2.242      ;
; -0.910 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.101      ; 2.203      ;
; -0.841 ; Microcomputer:inst|T80s:cpu1|WR_n                                                                 ; 74164:inst37|3                                                                                     ; Microcomputer:inst|cpuClock                                                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.573      ; 4.366      ;
; -0.823 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[5]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.101      ; 2.116      ;
; -0.784 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[6]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.101      ; 2.077      ;
; -0.645 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.101      ; 1.438      ;
; -0.622 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.101      ; 1.425      ;
; -0.485 ; FPGA_IN_CDSB-                                                                                     ; 74164:inst37|3                                                                                     ; FPGA_IN_CDSB-                                                                                    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 3.760      ; 5.187      ;
; -0.252 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.101      ; 1.555      ;
; -0.243 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.101      ; 1.536      ;
; 6.631  ; 74165:inst103|93                                                                                  ; 74165:inst103|98                                                                                   ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.229     ; 3.132      ;
; 8.775  ; 74165:inst103|79                                                                                  ; 74165:inst103|84                                                                                   ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.216     ; 1.001      ;
; 8.792  ; 74165:inst103|84                                                                                  ; 74165:inst103|93                                                                                   ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.216     ; 0.984      ;
; 8.982  ; 74165:inst103|70                                                                                  ; 74165:inst103|79                                                                                   ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.216     ; 0.794      ;
; 15.135 ; 74373:inst115|17                                                                                  ; 74164:inst37|3                                                                                     ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.647      ; 6.504      ;
; 15.388 ; 74373:inst59|13                                                                                   ; 74164:inst37|3                                                                                     ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.318      ; 5.922      ;
; 15.465 ; 74373:inst115|19                                                                                  ; 74164:inst37|3                                                                                     ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.402      ; 5.929      ;
; 15.470 ; 74373:inst115|12                                                                                  ; 74164:inst37|3                                                                                     ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.181      ; 5.703      ;
; 15.656 ; 74373:inst59|14                                                                                   ; 74164:inst37|3                                                                                     ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.321      ; 5.657      ;
; 15.849 ; 74373:inst115|15                                                                                  ; 74164:inst37|3                                                                                     ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.552      ; 5.695      ;
; 15.882 ; 74373:inst115|14                                                                                  ; 74164:inst37|3                                                                                     ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.177      ; 5.287      ;
; 16.007 ; Microcomputer:inst|cpuClkCount[2]                                                                 ; Microcomputer:inst|cpuClock                                                                        ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.262     ; 3.723      ;
; 16.066 ; 74373:inst115|16                                                                                  ; 74164:inst37|3                                                                                     ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.550      ; 5.476      ;
; 16.070 ; Microcomputer:inst|cpuClkCount[4]                                                                 ; Microcomputer:inst|cpuClock                                                                        ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.262     ; 3.660      ;
; 16.074 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[1] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[20] ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.232     ; 3.686      ;
; 16.107 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[1] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[19] ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.232     ; 3.653      ;
; 16.165 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[0] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[19] ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.232     ; 3.595      ;
; 16.200 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[1] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[18] ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.232     ; 3.560      ;
; 16.204 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[0] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[20] ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.232     ; 3.556      ;
; 16.224 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[3] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[20] ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.232     ; 3.536      ;
; 16.233 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[1] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[17] ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.232     ; 3.527      ;
; 16.252 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[2] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[19] ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.232     ; 3.508      ;
; 16.261 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[3] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[19] ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.232     ; 3.499      ;
; 16.291 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[2] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[20] ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.232     ; 3.469      ;
; 16.291 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[0] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[17] ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.232     ; 3.469      ;
; 16.326 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[1] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.232     ; 3.434      ;
; 16.330 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[0] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[18] ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.232     ; 3.430      ;
; 16.332 ; Microcomputer:inst|cpuClkCount[1]                                                                 ; Microcomputer:inst|cpuClock                                                                        ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.262     ; 3.398      ;
; 16.350 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[3] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[18] ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.232     ; 3.410      ;
; 16.359 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[1] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[15] ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.232     ; 3.401      ;
; 16.378 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[2] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[17] ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.232     ; 3.382      ;
; 16.387 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[3] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[17] ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.232     ; 3.373      ;
; 16.394 ; 74373:inst115|18                                                                                  ; 74164:inst37|3                                                                                     ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.553      ; 5.151      ;
; 16.401 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[19] ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.232     ; 3.359      ;
; 16.417 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[2] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[18] ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.232     ; 3.343      ;
; 16.417 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[0] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[15] ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.232     ; 3.343      ;
; 16.422 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[6] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[19] ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.232     ; 3.338      ;
+--------+---------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]'                                                                                                                                                                                                         ;
+--------+----------------------------------------+----------------------------------------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                              ; To Node                                ; Launch Clock                                                                                    ; Latch Clock                                                                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------+----------------------------------------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -4.819 ; spi_16bit_master:inst347|count[28]     ; spi_16bit_master:inst347|rx_data[6]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.080     ; 5.741      ;
; -4.819 ; spi_16bit_master:inst347|count[28]     ; spi_16bit_master:inst347|rx_data[4]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.080     ; 5.741      ;
; -4.711 ; spi_16bit_master:inst347|count[22]     ; spi_16bit_master:inst347|rx_data[6]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.080     ; 5.633      ;
; -4.711 ; spi_16bit_master:inst347|count[22]     ; spi_16bit_master:inst347|rx_data[4]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.080     ; 5.633      ;
; -4.704 ; spi_16bit_master:inst347|count[23]     ; spi_16bit_master:inst347|rx_data[6]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.080     ; 5.626      ;
; -4.704 ; spi_16bit_master:inst347|count[23]     ; spi_16bit_master:inst347|rx_data[4]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.080     ; 5.626      ;
; -4.657 ; spi_16bit_master:inst347|count[18]     ; spi_16bit_master:inst347|rx_data[6]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.080     ; 5.579      ;
; -4.657 ; spi_16bit_master:inst347|count[18]     ; spi_16bit_master:inst347|rx_data[4]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.080     ; 5.579      ;
; -4.652 ; spi_16bit_master:inst347|count[30]     ; spi_16bit_master:inst347|rx_data[6]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.080     ; 5.574      ;
; -4.652 ; spi_16bit_master:inst347|count[30]     ; spi_16bit_master:inst347|rx_data[4]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.080     ; 5.574      ;
; -4.627 ; spi_16bit_master:inst347|count[25]     ; spi_16bit_master:inst347|rx_data[6]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.080     ; 5.549      ;
; -4.627 ; spi_16bit_master:inst347|count[25]     ; spi_16bit_master:inst347|rx_data[4]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.080     ; 5.549      ;
; -4.561 ; spi_16bit_master:inst347|count[31]     ; spi_16bit_master:inst347|rx_data[6]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.080     ; 5.483      ;
; -4.561 ; spi_16bit_master:inst347|count[31]     ; spi_16bit_master:inst347|rx_data[4]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.080     ; 5.483      ;
; -4.534 ; spi_16bit_master:inst347|count[24]     ; spi_16bit_master:inst347|rx_data[6]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.080     ; 5.456      ;
; -4.534 ; spi_16bit_master:inst347|count[24]     ; spi_16bit_master:inst347|rx_data[4]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.080     ; 5.456      ;
; -4.524 ; spi_16bit_master:inst347|count[12]     ; spi_16bit_master:inst347|rx_data[6]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.080     ; 5.446      ;
; -4.524 ; spi_16bit_master:inst347|count[12]     ; spi_16bit_master:inst347|rx_data[4]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.080     ; 5.446      ;
; -4.514 ; spi_16bit_master:inst347|count[19]     ; spi_16bit_master:inst347|rx_data[6]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.080     ; 5.436      ;
; -4.514 ; spi_16bit_master:inst347|count[19]     ; spi_16bit_master:inst347|rx_data[4]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.080     ; 5.436      ;
; -4.500 ; spi_16bit_master:inst347|count[10]     ; spi_16bit_master:inst347|rx_data[6]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.080     ; 5.422      ;
; -4.500 ; spi_16bit_master:inst347|count[10]     ; spi_16bit_master:inst347|rx_data[4]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.080     ; 5.422      ;
; -4.494 ; spi_16bit_master:inst347|count[26]     ; spi_16bit_master:inst347|rx_data[6]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.080     ; 5.416      ;
; -4.494 ; spi_16bit_master:inst347|count[26]     ; spi_16bit_master:inst347|rx_data[4]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.080     ; 5.416      ;
; -4.486 ; spi_16bit_master:inst347|count[3]      ; spi_16bit_master:inst347|rx_data[6]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.080     ; 5.408      ;
; -4.486 ; spi_16bit_master:inst347|count[3]      ; spi_16bit_master:inst347|rx_data[4]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.080     ; 5.408      ;
; -4.480 ; spi_16bit_master:inst347|count[2]      ; spi_16bit_master:inst347|rx_data[6]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.080     ; 5.402      ;
; -4.480 ; spi_16bit_master:inst347|count[2]      ; spi_16bit_master:inst347|rx_data[4]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.080     ; 5.402      ;
; -4.442 ; spi_16bit_master:inst347|count[28]     ; spi_16bit_master:inst347|tx_buffer[3]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.076     ; 5.368      ;
; -4.442 ; spi_16bit_master:inst347|count[28]     ; spi_16bit_master:inst347|tx_buffer[2]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.076     ; 5.368      ;
; -4.442 ; spi_16bit_master:inst347|count[28]     ; spi_16bit_master:inst347|tx_buffer[1]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.076     ; 5.368      ;
; -4.442 ; spi_16bit_master:inst347|count[28]     ; spi_16bit_master:inst347|tx_buffer[0]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.076     ; 5.368      ;
; -4.440 ; spi_16bit_master:inst347|count[14]     ; spi_16bit_master:inst347|rx_data[6]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.080     ; 5.362      ;
; -4.440 ; spi_16bit_master:inst347|count[14]     ; spi_16bit_master:inst347|rx_data[4]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.080     ; 5.362      ;
; -4.436 ; spi_16bit_master:inst347|count[16]     ; spi_16bit_master:inst347|rx_data[6]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.080     ; 5.358      ;
; -4.436 ; spi_16bit_master:inst347|count[16]     ; spi_16bit_master:inst347|rx_data[4]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.080     ; 5.358      ;
; -4.427 ; spi_16bit_master:inst347|count[28]     ; spi_16bit_master:inst347|tx_buffer[11] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.077     ; 5.352      ;
; -4.427 ; spi_16bit_master:inst347|count[28]     ; spi_16bit_master:inst347|tx_buffer[10] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.077     ; 5.352      ;
; -4.427 ; spi_16bit_master:inst347|count[28]     ; spi_16bit_master:inst347|tx_buffer[9]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.077     ; 5.352      ;
; -4.427 ; spi_16bit_master:inst347|count[28]     ; spi_16bit_master:inst347|tx_buffer[8]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.077     ; 5.352      ;
; -4.427 ; spi_16bit_master:inst347|count[28]     ; spi_16bit_master:inst347|tx_buffer[7]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.077     ; 5.352      ;
; -4.427 ; spi_16bit_master:inst347|count[28]     ; spi_16bit_master:inst347|tx_buffer[6]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.077     ; 5.352      ;
; -4.427 ; spi_16bit_master:inst347|count[28]     ; spi_16bit_master:inst347|tx_buffer[5]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.077     ; 5.352      ;
; -4.427 ; spi_16bit_master:inst347|count[28]     ; spi_16bit_master:inst347|tx_buffer[4]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.077     ; 5.352      ;
; -4.426 ; spi_16bit_master:inst347|count[28]     ; spi_16bit_master:inst347|tx_buffer[15] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.078     ; 5.350      ;
; -4.426 ; spi_16bit_master:inst347|count[28]     ; spi_16bit_master:inst347|tx_buffer[14] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.078     ; 5.350      ;
; -4.426 ; spi_16bit_master:inst347|count[28]     ; spi_16bit_master:inst347|tx_buffer[13] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.078     ; 5.350      ;
; -4.426 ; spi_16bit_master:inst347|count[28]     ; spi_16bit_master:inst347|tx_buffer[12] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.078     ; 5.350      ;
; -4.416 ; spi_16bit_master:inst347|clk_ratio[31] ; spi_16bit_master:inst347|rx_data[6]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.075     ; 5.343      ;
; -4.416 ; spi_16bit_master:inst347|clk_ratio[31] ; spi_16bit_master:inst347|rx_data[4]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.075     ; 5.343      ;
; -4.410 ; spi_16bit_master:inst347|count[21]     ; spi_16bit_master:inst347|rx_data[6]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.080     ; 5.332      ;
; -4.410 ; spi_16bit_master:inst347|count[21]     ; spi_16bit_master:inst347|rx_data[4]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.080     ; 5.332      ;
; -4.409 ; spi_16bit_master:inst347|count[28]     ; spi_16bit_master:inst347|rx_data[7]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.073     ; 5.338      ;
; -4.409 ; spi_16bit_master:inst347|count[28]     ; spi_16bit_master:inst347|rx_data[5]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.073     ; 5.338      ;
; -4.409 ; spi_16bit_master:inst347|count[28]     ; spi_16bit_master:inst347|rx_data[2]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.073     ; 5.338      ;
; -4.409 ; spi_16bit_master:inst347|count[28]     ; spi_16bit_master:inst347|rx_data[1]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.073     ; 5.338      ;
; -4.409 ; spi_16bit_master:inst347|count[28]     ; spi_16bit_master:inst347|rx_data[0]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.073     ; 5.338      ;
; -4.373 ; spi_16bit_master:inst347|count[9]      ; spi_16bit_master:inst347|rx_data[6]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.080     ; 5.295      ;
; -4.373 ; spi_16bit_master:inst347|count[9]      ; spi_16bit_master:inst347|rx_data[4]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.080     ; 5.295      ;
; -4.346 ; spi_16bit_master:inst347|count[17]     ; spi_16bit_master:inst347|rx_data[6]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.080     ; 5.268      ;
; -4.346 ; spi_16bit_master:inst347|count[17]     ; spi_16bit_master:inst347|rx_data[4]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.080     ; 5.268      ;
; -4.334 ; spi_16bit_master:inst347|count[22]     ; spi_16bit_master:inst347|tx_buffer[3]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.076     ; 5.260      ;
; -4.334 ; spi_16bit_master:inst347|count[22]     ; spi_16bit_master:inst347|tx_buffer[2]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.076     ; 5.260      ;
; -4.334 ; spi_16bit_master:inst347|count[22]     ; spi_16bit_master:inst347|tx_buffer[1]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.076     ; 5.260      ;
; -4.334 ; spi_16bit_master:inst347|count[22]     ; spi_16bit_master:inst347|tx_buffer[0]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.076     ; 5.260      ;
; -4.327 ; spi_16bit_master:inst347|count[23]     ; spi_16bit_master:inst347|tx_buffer[3]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.076     ; 5.253      ;
; -4.327 ; spi_16bit_master:inst347|count[23]     ; spi_16bit_master:inst347|tx_buffer[2]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.076     ; 5.253      ;
; -4.327 ; spi_16bit_master:inst347|count[23]     ; spi_16bit_master:inst347|tx_buffer[1]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.076     ; 5.253      ;
; -4.327 ; spi_16bit_master:inst347|count[23]     ; spi_16bit_master:inst347|tx_buffer[0]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.076     ; 5.253      ;
; -4.319 ; spi_16bit_master:inst347|count[22]     ; spi_16bit_master:inst347|tx_buffer[11] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.077     ; 5.244      ;
; -4.319 ; spi_16bit_master:inst347|count[22]     ; spi_16bit_master:inst347|tx_buffer[10] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.077     ; 5.244      ;
; -4.319 ; spi_16bit_master:inst347|count[22]     ; spi_16bit_master:inst347|tx_buffer[9]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.077     ; 5.244      ;
; -4.319 ; spi_16bit_master:inst347|count[22]     ; spi_16bit_master:inst347|tx_buffer[8]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.077     ; 5.244      ;
; -4.319 ; spi_16bit_master:inst347|count[22]     ; spi_16bit_master:inst347|tx_buffer[7]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.077     ; 5.244      ;
; -4.319 ; spi_16bit_master:inst347|count[22]     ; spi_16bit_master:inst347|tx_buffer[6]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.077     ; 5.244      ;
; -4.319 ; spi_16bit_master:inst347|count[22]     ; spi_16bit_master:inst347|tx_buffer[5]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.077     ; 5.244      ;
; -4.319 ; spi_16bit_master:inst347|count[22]     ; spi_16bit_master:inst347|tx_buffer[4]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.077     ; 5.244      ;
; -4.318 ; spi_16bit_master:inst347|count[22]     ; spi_16bit_master:inst347|tx_buffer[15] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.078     ; 5.242      ;
; -4.318 ; spi_16bit_master:inst347|count[22]     ; spi_16bit_master:inst347|tx_buffer[14] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.078     ; 5.242      ;
; -4.318 ; spi_16bit_master:inst347|count[22]     ; spi_16bit_master:inst347|tx_buffer[13] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.078     ; 5.242      ;
; -4.318 ; spi_16bit_master:inst347|count[22]     ; spi_16bit_master:inst347|tx_buffer[12] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.078     ; 5.242      ;
; -4.312 ; spi_16bit_master:inst347|count[27]     ; spi_16bit_master:inst347|rx_data[6]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.080     ; 5.234      ;
; -4.312 ; spi_16bit_master:inst347|count[27]     ; spi_16bit_master:inst347|rx_data[4]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.080     ; 5.234      ;
; -4.312 ; spi_16bit_master:inst347|count[1]      ; spi_16bit_master:inst347|rx_data[6]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.080     ; 5.234      ;
; -4.312 ; spi_16bit_master:inst347|count[1]      ; spi_16bit_master:inst347|rx_data[4]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.080     ; 5.234      ;
; -4.312 ; spi_16bit_master:inst347|count[23]     ; spi_16bit_master:inst347|tx_buffer[11] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.077     ; 5.237      ;
; -4.312 ; spi_16bit_master:inst347|count[23]     ; spi_16bit_master:inst347|tx_buffer[10] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.077     ; 5.237      ;
; -4.312 ; spi_16bit_master:inst347|count[23]     ; spi_16bit_master:inst347|tx_buffer[9]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.077     ; 5.237      ;
; -4.312 ; spi_16bit_master:inst347|count[23]     ; spi_16bit_master:inst347|tx_buffer[8]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.077     ; 5.237      ;
; -4.312 ; spi_16bit_master:inst347|count[23]     ; spi_16bit_master:inst347|tx_buffer[7]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.077     ; 5.237      ;
; -4.312 ; spi_16bit_master:inst347|count[23]     ; spi_16bit_master:inst347|tx_buffer[6]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.077     ; 5.237      ;
; -4.312 ; spi_16bit_master:inst347|count[23]     ; spi_16bit_master:inst347|tx_buffer[5]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.077     ; 5.237      ;
; -4.312 ; spi_16bit_master:inst347|count[23]     ; spi_16bit_master:inst347|tx_buffer[4]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.077     ; 5.237      ;
; -4.311 ; spi_16bit_master:inst347|count[23]     ; spi_16bit_master:inst347|tx_buffer[15] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.078     ; 5.235      ;
; -4.311 ; spi_16bit_master:inst347|count[23]     ; spi_16bit_master:inst347|tx_buffer[14] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.078     ; 5.235      ;
; -4.311 ; spi_16bit_master:inst347|count[23]     ; spi_16bit_master:inst347|tx_buffer[13] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.078     ; 5.235      ;
; -4.311 ; spi_16bit_master:inst347|count[23]     ; spi_16bit_master:inst347|tx_buffer[12] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.078     ; 5.235      ;
; -4.301 ; spi_16bit_master:inst347|count[22]     ; spi_16bit_master:inst347|rx_data[7]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.073     ; 5.230      ;
; -4.301 ; spi_16bit_master:inst347|count[22]     ; spi_16bit_master:inst347|rx_data[5]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.073     ; 5.230      ;
; -4.301 ; spi_16bit_master:inst347|count[22]     ; spi_16bit_master:inst347|rx_data[2]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.073     ; 5.230      ;
+--------+----------------------------------------+----------------------------------------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLK_50'                                                                                                                                                                                                                                                                        ;
+--------+-----------------------------------------------------------------------+------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                             ; To Node                                                                ; Launch Clock                                                                               ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------+------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -4.186 ; inst158[6]                                                            ; uart:inst8|tx_data[6]                                                  ; FPGA_IN_SDSB-                                                                              ; CLK_50      ; 0.500        ; -2.807     ; 1.871      ;
; -4.047 ; inst158[5]                                                            ; uart:inst8|tx_data[5]                                                  ; FPGA_IN_SDSB-                                                                              ; CLK_50      ; 0.500        ; -2.865     ; 1.674      ;
; -3.992 ; inst158[4]                                                            ; uart:inst8|tx_data[4]                                                  ; FPGA_IN_SDSB-                                                                              ; CLK_50      ; 0.500        ; -2.821     ; 1.663      ;
; -3.979 ; inst158[7]                                                            ; uart:inst8|tx_data[7]                                                  ; FPGA_IN_SDSB-                                                                              ; CLK_50      ; 0.500        ; -2.821     ; 1.650      ;
; -3.840 ; inst158[1]                                                            ; uart:inst8|tx_data[1]                                                  ; FPGA_IN_SDSB-                                                                              ; CLK_50      ; 0.500        ; -3.242     ; 1.090      ;
; -3.787 ; inst158[2]                                                            ; uart:inst8|tx_data[2]                                                  ; FPGA_IN_SDSB-                                                                              ; CLK_50      ; 0.500        ; -3.245     ; 1.034      ;
; -3.248 ; inst158[3]                                                            ; uart:inst8|tx_data[3]                                                  ; FPGA_IN_SDSB-                                                                              ; CLK_50      ; 0.500        ; -2.038     ; 1.702      ;
; -3.090 ; inst158[0]                                                            ; uart:inst8|tx_data[0]                                                  ; FPGA_IN_SDSB-                                                                              ; CLK_50      ; 0.500        ; -3.090     ; 0.492      ;
; -2.938 ; FPGA_IN_SDSB-                                                         ; uart:inst8|my_recv_state                                               ; FPGA_IN_SDSB-                                                                              ; CLK_50      ; 0.500        ; 2.318      ; 5.748      ;
; -2.858 ; inst158[6]                                                            ; uart:inst8|tx_data[6]                                                  ; FPGA_IN_CDSB-                                                                              ; CLK_50      ; 0.500        ; -1.469     ; 1.871      ;
; -2.746 ; FPGA_IN_SDSB-                                                         ; uart:inst8|my_recv_state                                               ; FPGA_IN_SDSB-                                                                              ; CLK_50      ; 1.000        ; 2.318      ; 6.056      ;
; -2.719 ; inst158[5]                                                            ; uart:inst8|tx_data[5]                                                  ; FPGA_IN_CDSB-                                                                              ; CLK_50      ; 0.500        ; -1.527     ; 1.674      ;
; -2.664 ; inst158[4]                                                            ; uart:inst8|tx_data[4]                                                  ; FPGA_IN_CDSB-                                                                              ; CLK_50      ; 0.500        ; -1.483     ; 1.663      ;
; -2.651 ; inst158[7]                                                            ; uart:inst8|tx_data[7]                                                  ; FPGA_IN_CDSB-                                                                              ; CLK_50      ; 0.500        ; -1.483     ; 1.650      ;
; -2.512 ; inst158[1]                                                            ; uart:inst8|tx_data[1]                                                  ; FPGA_IN_CDSB-                                                                              ; CLK_50      ; 0.500        ; -1.904     ; 1.090      ;
; -2.459 ; inst158[2]                                                            ; uart:inst8|tx_data[2]                                                  ; FPGA_IN_CDSB-                                                                              ; CLK_50      ; 0.500        ; -1.907     ; 1.034      ;
; -2.399 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[8] ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_code[7]  ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; 0.627      ; 3.528      ;
; -2.399 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[8] ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_code[2]  ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; 0.627      ; 3.528      ;
; -2.399 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[8] ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_code[5]  ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; 0.627      ; 3.528      ;
; -2.381 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[8] ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_code_new ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; 0.627      ; 3.510      ;
; -2.373 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[9] ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_code[7]  ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; 0.627      ; 3.502      ;
; -2.373 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[9] ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_code[2]  ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; 0.627      ; 3.502      ;
; -2.373 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[9] ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_code[5]  ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; 0.627      ; 3.502      ;
; -2.355 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[9] ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_code_new ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; 0.627      ; 3.484      ;
; -2.269 ; FPGA_IN_CDSB-                                                         ; uart:inst8|my_recv_state                                               ; FPGA_IN_CDSB-                                                                              ; CLK_50      ; 0.500        ; 2.318      ; 5.069      ;
; -2.244 ; FPGA_IN_BOARD_RESET-                                                  ; uart:inst8|tx_bits_remaining[2]                                        ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 0.500        ; 2.317      ; 5.053      ;
; -2.238 ; FPGA_IN_BOARD_RESET-                                                  ; uart:inst8|tx_bits_remaining[1]                                        ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 0.500        ; 2.317      ; 5.047      ;
; -2.225 ; FPGA_IN_BOARD_RESET-                                                  ; uart:inst8|tx_bits_remaining[3]                                        ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 0.500        ; 2.317      ; 5.034      ;
; -2.208 ; FPGA_IN_BOARD_RESET-                                                  ; uart:inst8|tx_bits_remaining[0]                                        ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 0.500        ; 2.319      ; 5.019      ;
; -2.190 ; FPGA_IN_BOARD_RESET-                                                  ; uart:inst8|rx_countdown[3]                                             ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 0.500        ; 2.318      ; 5.000      ;
; -2.180 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[8] ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_code[4]  ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; 0.626      ; 3.308      ;
; -2.180 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[8] ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_code[3]  ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; 0.626      ; 3.308      ;
; -2.180 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[8] ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_code[1]  ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; 0.626      ; 3.308      ;
; -2.180 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[8] ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_code[6]  ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; 0.626      ; 3.308      ;
; -2.180 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[8] ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_code[0]  ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; 0.626      ; 3.308      ;
; -2.154 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[9] ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_code[4]  ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; 0.626      ; 3.282      ;
; -2.154 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[9] ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_code[3]  ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; 0.626      ; 3.282      ;
; -2.154 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[9] ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_code[1]  ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; 0.626      ; 3.282      ;
; -2.154 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[9] ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_code[6]  ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; 0.626      ; 3.282      ;
; -2.154 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[9] ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_code[0]  ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; 0.626      ; 3.282      ;
; -2.120 ; FPGA_IN_BOARD_RESET-                                                  ; uart:inst8|rx_countdown[5]                                             ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 0.500        ; 2.318      ; 4.930      ;
; -2.116 ; FPGA_IN_BOARD_RESET-                                                  ; uart:inst8|rx_countdown[4]                                             ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 0.500        ; 2.318      ; 4.926      ;
; -2.087 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[3] ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_code[7]  ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; 0.627      ; 3.216      ;
; -2.087 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[3] ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_code[2]  ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; 0.627      ; 3.216      ;
; -2.087 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[3] ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_code[5]  ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; 0.627      ; 3.216      ;
; -2.082 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[6] ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_code[7]  ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; 0.627      ; 3.211      ;
; -2.082 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[6] ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_code[2]  ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; 0.627      ; 3.211      ;
; -2.082 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[6] ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_code[5]  ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; 0.627      ; 3.211      ;
; -2.069 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[3] ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_code_new ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; 0.627      ; 3.198      ;
; -2.064 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[6] ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_code_new ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; 0.627      ; 3.193      ;
; -2.061 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[4] ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_code[7]  ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; 0.627      ; 3.190      ;
; -2.061 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[4] ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_code[2]  ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; 0.627      ; 3.190      ;
; -2.061 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[4] ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_code[5]  ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; 0.627      ; 3.190      ;
; -2.059 ; FPGA_IN_BOARD_RESET-                                                  ; uart:inst8|tx_data[0]                                                  ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 0.500        ; 2.319      ; 4.870      ;
; -2.054 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[5] ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_code[7]  ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; 0.627      ; 3.183      ;
; -2.054 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[5] ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_code[2]  ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; 0.627      ; 3.183      ;
; -2.054 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[5] ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_code[5]  ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; 0.627      ; 3.183      ;
; -2.043 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[4] ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_code_new ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; 0.627      ; 3.172      ;
; -2.036 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[5] ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_code_new ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; 0.627      ; 3.165      ;
; -2.035 ; FPGA_IN_BOARD_RESET-                                                  ; uart:inst8|recv_state.RX_READ_BITS                                     ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 0.500        ; 2.318      ; 4.845      ;
; -2.034 ; FPGA_IN_BOARD_RESET-                                                  ; uart:inst8|rx_countdown[0]                                             ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 0.500        ; 2.318      ; 4.844      ;
; -2.033 ; FPGA_IN_BOARD_RESET-                                                  ; uart:inst8|tx_state.TX_DELAY_RESTART                                   ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 0.500        ; 2.317      ; 4.842      ;
; -2.000 ; FPGA_IN_BOARD_RESET-                                                  ; uart:inst8|recv_state.RX_READ_BITS                                     ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 1.000        ; 2.318      ; 5.310      ;
; -1.974 ; FPGA_IN_BOARD_RESET-                                                  ; uart:inst8|rx_countdown[3]                                             ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 1.000        ; 2.318      ; 5.284      ;
; -1.951 ; FPGA_IN_BOARD_RESET-                                                  ; uart:inst8|tx_state.TX_DELAY_RESTART                                   ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 1.000        ; 2.317      ; 5.260      ;
; -1.944 ; FPGA_IN_BOARD_RESET-                                                  ; uart:inst8|tx_bits_remaining[2]                                        ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 1.000        ; 2.317      ; 5.253      ;
; -1.938 ; FPGA_IN_BOARD_RESET-                                                  ; uart:inst8|tx_bits_remaining[1]                                        ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 1.000        ; 2.317      ; 5.247      ;
; -1.927 ; FPGA_IN_BOARD_RESET-                                                  ; uart:inst8|rx_bits_remaining[2]                                        ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 1.000        ; 2.318      ; 5.237      ;
; -1.925 ; FPGA_IN_BOARD_RESET-                                                  ; uart:inst8|tx_bits_remaining[3]                                        ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 1.000        ; 2.317      ; 5.234      ;
; -1.920 ; inst158[3]                                                            ; uart:inst8|tx_data[3]                                                  ; FPGA_IN_CDSB-                                                                              ; CLK_50      ; 0.500        ; -0.700     ; 1.702      ;
; -1.908 ; FPGA_IN_BOARD_RESET-                                                  ; uart:inst8|tx_bits_remaining[0]                                        ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 1.000        ; 2.319      ; 5.219      ;
; -1.904 ; FPGA_IN_BOARD_RESET-                                                  ; uart:inst8|rx_countdown[5]                                             ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 1.000        ; 2.318      ; 5.214      ;
; -1.900 ; FPGA_IN_BOARD_RESET-                                                  ; uart:inst8|rx_countdown[4]                                             ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 1.000        ; 2.318      ; 5.210      ;
; -1.883 ; FPGA_IN_BOARD_RESET-                                                  ; uart:inst8|tx_countdown[2]                                             ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 1.000        ; 2.318      ; 5.193      ;
; -1.871 ; FPGA_IN_BOARD_RESET-                                                  ; uart:inst8|rx_countdown[1]                                             ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 1.000        ; 2.316      ; 5.179      ;
; -1.868 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[3] ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_code[4]  ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; 0.626      ; 2.996      ;
; -1.868 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[3] ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_code[3]  ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; 0.626      ; 2.996      ;
; -1.868 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[3] ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_code[1]  ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; 0.626      ; 2.996      ;
; -1.868 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[3] ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_code[6]  ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; 0.626      ; 2.996      ;
; -1.868 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[3] ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_code[0]  ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; 0.626      ; 2.996      ;
; -1.866 ; FPGA_IN_BOARD_RESET-                                                  ; uart:inst8|tx_data[7]                                                  ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 0.500        ; 2.317      ; 4.675      ;
; -1.863 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[6] ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_code[4]  ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; 0.626      ; 2.991      ;
; -1.863 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[6] ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_code[3]  ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; 0.626      ; 2.991      ;
; -1.863 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[6] ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_code[1]  ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; 0.626      ; 2.991      ;
; -1.863 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[6] ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_code[6]  ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; 0.626      ; 2.991      ;
; -1.863 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[6] ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_code[0]  ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; 0.626      ; 2.991      ;
; -1.855 ; FPGA_IN_CDSB-                                                         ; uart:inst8|my_recv_state                                               ; FPGA_IN_CDSB-                                                                              ; CLK_50      ; 1.000        ; 2.318      ; 5.155      ;
; -1.851 ; FPGA_IN_BOARD_RESET-                                                  ; uart:inst8|tx_countdown[3]                                             ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 0.500        ; 2.318      ; 4.661      ;
; -1.848 ; FPGA_IN_BOARD_RESET-                                                  ; uart:inst8|rx_countdown[2]                                             ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 1.000        ; 2.318      ; 5.158      ;
; -1.842 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[4] ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_code[4]  ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; 0.626      ; 2.970      ;
; -1.842 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[4] ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_code[3]  ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; 0.626      ; 2.970      ;
; -1.842 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[4] ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_code[1]  ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; 0.626      ; 2.970      ;
; -1.842 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[4] ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_code[6]  ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; 0.626      ; 2.970      ;
; -1.842 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[4] ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_code[0]  ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; 0.626      ; 2.970      ;
; -1.841 ; FPGA_IN_BOARD_RESET-                                                  ; uart:inst8|tx_data[7]                                                  ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 1.000        ; 2.317      ; 5.150      ;
; -1.837 ; FPGA_IN_BOARD_RESET-                                                  ; uart:inst8|rx_bits_remaining[2]                                        ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 0.500        ; 2.318      ; 4.647      ;
; -1.835 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[5] ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_code[4]  ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; 0.626      ; 2.963      ;
; -1.835 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[5] ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_code[3]  ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; 0.626      ; 2.963      ;
; -1.835 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[5] ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_code[1]  ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; 0.626      ; 2.963      ;
; -1.835 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[5] ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_code[6]  ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; 0.626      ; 2.963      ;
+--------+-----------------------------------------------------------------------+------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'inst4|altpll_component|auto_generated|pll1|clk[1]'                                                                                                     ;
+--------+----------------------+---------------------------------+----------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node            ; To Node                         ; Launch Clock         ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------+---------------------------------+----------------------+---------------------------------------------------+--------------+------------+------------+
; -3.426 ; inst502              ; spi_master:inst490|tx_buffer[0] ; FPGA_IN_SDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -2.582     ; 1.286      ;
; -3.247 ; inst468              ; inst506                         ; FPGA_IN_SDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -2.664     ; 1.025      ;
; -3.208 ; inst502              ; spi_master:inst490|tx_buffer[0] ; FPGA_IN_SDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.864     ; 1.286      ;
; -3.147 ; inst499              ; spi_master:inst490|tx_buffer[3] ; FPGA_IN_SDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -2.313     ; 1.276      ;
; -3.087 ; inst495              ; spi_master:inst490|tx_buffer[7] ; FPGA_IN_SDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -3.037     ; 0.492      ;
; -3.081 ; inst501              ; spi_master:inst490|tx_buffer[1] ; FPGA_IN_SDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -2.311     ; 1.212      ;
; -2.987 ; inst498              ; spi_master:inst490|tx_buffer[4] ; FPGA_IN_SDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -2.934     ; 0.495      ;
; -2.986 ; inst496              ; spi_master:inst490|tx_buffer[6] ; FPGA_IN_SDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -2.935     ; 0.493      ;
; -2.985 ; inst497              ; spi_master:inst490|tx_buffer[5] ; FPGA_IN_SDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -2.935     ; 0.492      ;
; -2.934 ; inst512              ; inst517                         ; FPGA_IN_SDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -2.373     ; 1.003      ;
; -2.929 ; inst499              ; spi_master:inst490|tx_buffer[3] ; FPGA_IN_SDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.595     ; 1.276      ;
; -2.903 ; inst500              ; spi_master:inst490|tx_buffer[2] ; FPGA_IN_SDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -2.854     ; 0.491      ;
; -2.869 ; inst495              ; spi_master:inst490|tx_buffer[7] ; FPGA_IN_SDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -3.319     ; 0.492      ;
; -2.863 ; inst501              ; spi_master:inst490|tx_buffer[1] ; FPGA_IN_SDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.593     ; 1.212      ;
; -2.769 ; inst498              ; spi_master:inst490|tx_buffer[4] ; FPGA_IN_SDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -3.216     ; 0.495      ;
; -2.768 ; inst496              ; spi_master:inst490|tx_buffer[6] ; FPGA_IN_SDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -3.217     ; 0.493      ;
; -2.767 ; inst497              ; spi_master:inst490|tx_buffer[5] ; FPGA_IN_SDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -3.217     ; 0.492      ;
; -2.685 ; inst500              ; spi_master:inst490|tx_buffer[2] ; FPGA_IN_SDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -3.136     ; 0.491      ;
; -2.410 ; inst468              ; inst506                         ; FPGA_IN_SDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.327     ; 1.025      ;
; -2.097 ; inst512              ; inst517                         ; FPGA_IN_SDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.036     ; 1.003      ;
; -1.387 ; inst502              ; spi_master:inst490|tx_buffer[0] ; FPGA_IN_CDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -0.543     ; 1.286      ;
; -1.108 ; inst499              ; spi_master:inst490|tx_buffer[3] ; FPGA_IN_CDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -0.274     ; 1.276      ;
; -1.048 ; inst495              ; spi_master:inst490|tx_buffer[7] ; FPGA_IN_CDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -0.998     ; 0.492      ;
; -1.042 ; inst501              ; spi_master:inst490|tx_buffer[1] ; FPGA_IN_CDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -0.272     ; 1.212      ;
; -0.948 ; inst498              ; spi_master:inst490|tx_buffer[4] ; FPGA_IN_CDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -0.895     ; 0.495      ;
; -0.947 ; inst496              ; spi_master:inst490|tx_buffer[6] ; FPGA_IN_CDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -0.896     ; 0.493      ;
; -0.946 ; inst497              ; spi_master:inst490|tx_buffer[5] ; FPGA_IN_CDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -0.896     ; 0.492      ;
; -0.864 ; inst500              ; spi_master:inst490|tx_buffer[2] ; FPGA_IN_CDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -0.815     ; 0.491      ;
; -0.725 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[8]     ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 3.486      ; 5.153      ;
; -0.722 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[26]    ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 3.485      ; 5.149      ;
; -0.699 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[1]     ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 3.486      ; 5.127      ;
; -0.699 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[2]     ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 3.486      ; 5.127      ;
; -0.699 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[3]     ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 3.486      ; 5.127      ;
; -0.699 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[4]     ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 3.486      ; 5.127      ;
; -0.699 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[5]     ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 3.486      ; 5.127      ;
; -0.699 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[6]     ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 3.486      ; 5.127      ;
; -0.699 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[7]     ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 3.486      ; 5.127      ;
; -0.699 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[9]     ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 3.486      ; 5.127      ;
; -0.699 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[10]    ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 3.486      ; 5.127      ;
; -0.699 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[11]    ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 3.486      ; 5.127      ;
; -0.699 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[12]    ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 3.486      ; 5.127      ;
; -0.699 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[13]    ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 3.486      ; 5.127      ;
; -0.699 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[14]    ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 3.486      ; 5.127      ;
; -0.699 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[15]    ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 3.486      ; 5.127      ;
; -0.693 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[8]     ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 3.486      ; 4.621      ;
; -0.692 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[26]    ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 3.485      ; 4.619      ;
; -0.685 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[29]    ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 3.485      ; 5.112      ;
; -0.685 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[0]     ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 3.485      ; 5.112      ;
; -0.685 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[16]    ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 3.485      ; 5.112      ;
; -0.685 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[17]    ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 3.485      ; 5.112      ;
; -0.685 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[18]    ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 3.485      ; 5.112      ;
; -0.685 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[19]    ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 3.485      ; 5.112      ;
; -0.685 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[20]    ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 3.485      ; 5.112      ;
; -0.685 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[21]    ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 3.485      ; 5.112      ;
; -0.685 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[22]    ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 3.485      ; 5.112      ;
; -0.685 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[23]    ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 3.485      ; 5.112      ;
; -0.685 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[24]    ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 3.485      ; 5.112      ;
; -0.685 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[25]    ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 3.485      ; 5.112      ;
; -0.685 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[27]    ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 3.485      ; 5.112      ;
; -0.685 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[28]    ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 3.485      ; 5.112      ;
; -0.685 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[31]    ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 3.485      ; 5.112      ;
; -0.685 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[30]    ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 3.485      ; 5.112      ;
; -0.681 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[1]     ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 3.486      ; 4.609      ;
; -0.681 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[2]     ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 3.486      ; 4.609      ;
; -0.681 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[3]     ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 3.486      ; 4.609      ;
; -0.681 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[4]     ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 3.486      ; 4.609      ;
; -0.681 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[5]     ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 3.486      ; 4.609      ;
; -0.681 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[6]     ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 3.486      ; 4.609      ;
; -0.681 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[7]     ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 3.486      ; 4.609      ;
; -0.681 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[9]     ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 3.486      ; 4.609      ;
; -0.681 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[10]    ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 3.486      ; 4.609      ;
; -0.681 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[11]    ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 3.486      ; 4.609      ;
; -0.681 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[12]    ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 3.486      ; 4.609      ;
; -0.681 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[13]    ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 3.486      ; 4.609      ;
; -0.681 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[14]    ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 3.486      ; 4.609      ;
; -0.681 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[15]    ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 3.486      ; 4.609      ;
; -0.672 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[23]    ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 3.485      ; 4.599      ;
; -0.666 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[29]    ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 3.485      ; 4.593      ;
; -0.666 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[0]     ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 3.485      ; 4.593      ;
; -0.666 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[16]    ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 3.485      ; 4.593      ;
; -0.666 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[17]    ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 3.485      ; 4.593      ;
; -0.666 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[18]    ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 3.485      ; 4.593      ;
; -0.666 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[19]    ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 3.485      ; 4.593      ;
; -0.666 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[20]    ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 3.485      ; 4.593      ;
; -0.666 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[21]    ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 3.485      ; 4.593      ;
; -0.666 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[22]    ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 3.485      ; 4.593      ;
; -0.666 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[24]    ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 3.485      ; 4.593      ;
; -0.666 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[25]    ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 3.485      ; 4.593      ;
; -0.666 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[27]    ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 3.485      ; 4.593      ;
; -0.666 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[28]    ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 3.485      ; 4.593      ;
; -0.666 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[31]    ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 3.485      ; 4.593      ;
; -0.666 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[30]    ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 3.485      ; 4.593      ;
; -0.556 ; inst468              ; inst506                         ; FPGA_IN_CDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -0.473     ; 1.025      ;
; -0.482 ; inst512              ; inst517                         ; FPGA_IN_CDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 0.079      ; 1.003      ;
; -0.331 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|sclk         ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 3.481      ; 4.254      ;
; -0.214 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|assert_data  ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 3.478      ; 4.634      ;
; -0.126 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|sclk         ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 3.481      ; 4.549      ;
; -0.120 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|assert_data  ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 3.478      ; 4.040      ;
; -0.117 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|tx_buffer[3] ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 3.472      ; 4.531      ;
; -0.117 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|tx_buffer[1] ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 3.472      ; 4.531      ;
+--------+----------------------+---------------------------------+----------------------+---------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'inst4|altpll_component|auto_generated|pll1|clk[2]'                                                                                                     ;
+--------+----------------------+---------------------------------+----------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node            ; To Node                         ; Launch Clock         ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------+---------------------------------+----------------------+---------------------------------------------------+--------------+------------+------------+
; -3.385 ; inst502              ; spi_master:inst490|tx_buffer[0] ; FPGA_IN_SDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.541     ; 1.286      ;
; -3.206 ; inst468              ; inst506                         ; FPGA_IN_SDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.623     ; 1.025      ;
; -3.167 ; inst502              ; spi_master:inst490|tx_buffer[0] ; FPGA_IN_SDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.823     ; 1.286      ;
; -3.106 ; inst499              ; spi_master:inst490|tx_buffer[3] ; FPGA_IN_SDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.272     ; 1.276      ;
; -3.046 ; inst495              ; spi_master:inst490|tx_buffer[7] ; FPGA_IN_SDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.996     ; 0.492      ;
; -3.040 ; inst501              ; spi_master:inst490|tx_buffer[1] ; FPGA_IN_SDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.270     ; 1.212      ;
; -2.946 ; inst498              ; spi_master:inst490|tx_buffer[4] ; FPGA_IN_SDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.893     ; 0.495      ;
; -2.945 ; inst496              ; spi_master:inst490|tx_buffer[6] ; FPGA_IN_SDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.894     ; 0.493      ;
; -2.944 ; inst497              ; spi_master:inst490|tx_buffer[5] ; FPGA_IN_SDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.894     ; 0.492      ;
; -2.893 ; inst512              ; inst517                         ; FPGA_IN_SDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.332     ; 1.003      ;
; -2.888 ; inst499              ; spi_master:inst490|tx_buffer[3] ; FPGA_IN_SDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.554     ; 1.276      ;
; -2.862 ; inst500              ; spi_master:inst490|tx_buffer[2] ; FPGA_IN_SDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.813     ; 0.491      ;
; -2.828 ; inst495              ; spi_master:inst490|tx_buffer[7] ; FPGA_IN_SDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -3.278     ; 0.492      ;
; -2.822 ; inst501              ; spi_master:inst490|tx_buffer[1] ; FPGA_IN_SDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.552     ; 1.212      ;
; -2.728 ; inst498              ; spi_master:inst490|tx_buffer[4] ; FPGA_IN_SDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -3.175     ; 0.495      ;
; -2.727 ; inst496              ; spi_master:inst490|tx_buffer[6] ; FPGA_IN_SDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -3.176     ; 0.493      ;
; -2.726 ; inst497              ; spi_master:inst490|tx_buffer[5] ; FPGA_IN_SDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -3.176     ; 0.492      ;
; -2.644 ; inst500              ; spi_master:inst490|tx_buffer[2] ; FPGA_IN_SDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -3.095     ; 0.491      ;
; -2.369 ; inst468              ; inst506                         ; FPGA_IN_SDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.286     ; 1.025      ;
; -2.056 ; inst512              ; inst517                         ; FPGA_IN_SDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.995     ; 1.003      ;
; -1.346 ; inst502              ; spi_master:inst490|tx_buffer[0] ; FPGA_IN_CDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -0.502     ; 1.286      ;
; -1.067 ; inst499              ; spi_master:inst490|tx_buffer[3] ; FPGA_IN_CDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -0.233     ; 1.276      ;
; -1.007 ; inst495              ; spi_master:inst490|tx_buffer[7] ; FPGA_IN_CDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -0.957     ; 0.492      ;
; -1.001 ; inst501              ; spi_master:inst490|tx_buffer[1] ; FPGA_IN_CDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -0.231     ; 1.212      ;
; -0.907 ; inst498              ; spi_master:inst490|tx_buffer[4] ; FPGA_IN_CDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -0.854     ; 0.495      ;
; -0.906 ; inst496              ; spi_master:inst490|tx_buffer[6] ; FPGA_IN_CDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -0.855     ; 0.493      ;
; -0.905 ; inst497              ; spi_master:inst490|tx_buffer[5] ; FPGA_IN_CDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -0.855     ; 0.492      ;
; -0.823 ; inst500              ; spi_master:inst490|tx_buffer[2] ; FPGA_IN_CDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -0.774     ; 0.491      ;
; -0.684 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[8]     ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 3.527      ; 5.153      ;
; -0.681 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[26]    ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 3.526      ; 5.149      ;
; -0.658 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[1]     ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 3.527      ; 5.127      ;
; -0.658 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[2]     ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 3.527      ; 5.127      ;
; -0.658 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[3]     ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 3.527      ; 5.127      ;
; -0.658 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[4]     ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 3.527      ; 5.127      ;
; -0.658 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[5]     ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 3.527      ; 5.127      ;
; -0.658 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[6]     ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 3.527      ; 5.127      ;
; -0.658 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[7]     ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 3.527      ; 5.127      ;
; -0.658 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[9]     ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 3.527      ; 5.127      ;
; -0.658 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[10]    ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 3.527      ; 5.127      ;
; -0.658 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[11]    ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 3.527      ; 5.127      ;
; -0.658 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[12]    ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 3.527      ; 5.127      ;
; -0.658 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[13]    ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 3.527      ; 5.127      ;
; -0.658 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[14]    ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 3.527      ; 5.127      ;
; -0.658 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[15]    ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 3.527      ; 5.127      ;
; -0.652 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[8]     ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 3.527      ; 4.621      ;
; -0.651 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[26]    ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 3.526      ; 4.619      ;
; -0.644 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[29]    ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 3.526      ; 5.112      ;
; -0.644 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[0]     ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 3.526      ; 5.112      ;
; -0.644 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[16]    ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 3.526      ; 5.112      ;
; -0.644 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[17]    ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 3.526      ; 5.112      ;
; -0.644 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[18]    ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 3.526      ; 5.112      ;
; -0.644 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[19]    ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 3.526      ; 5.112      ;
; -0.644 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[20]    ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 3.526      ; 5.112      ;
; -0.644 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[21]    ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 3.526      ; 5.112      ;
; -0.644 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[22]    ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 3.526      ; 5.112      ;
; -0.644 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[23]    ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 3.526      ; 5.112      ;
; -0.644 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[24]    ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 3.526      ; 5.112      ;
; -0.644 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[25]    ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 3.526      ; 5.112      ;
; -0.644 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[27]    ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 3.526      ; 5.112      ;
; -0.644 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[28]    ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 3.526      ; 5.112      ;
; -0.644 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[31]    ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 3.526      ; 5.112      ;
; -0.644 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[30]    ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 3.526      ; 5.112      ;
; -0.640 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[1]     ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 3.527      ; 4.609      ;
; -0.640 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[2]     ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 3.527      ; 4.609      ;
; -0.640 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[3]     ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 3.527      ; 4.609      ;
; -0.640 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[4]     ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 3.527      ; 4.609      ;
; -0.640 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[5]     ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 3.527      ; 4.609      ;
; -0.640 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[6]     ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 3.527      ; 4.609      ;
; -0.640 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[7]     ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 3.527      ; 4.609      ;
; -0.640 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[9]     ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 3.527      ; 4.609      ;
; -0.640 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[10]    ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 3.527      ; 4.609      ;
; -0.640 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[11]    ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 3.527      ; 4.609      ;
; -0.640 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[12]    ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 3.527      ; 4.609      ;
; -0.640 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[13]    ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 3.527      ; 4.609      ;
; -0.640 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[14]    ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 3.527      ; 4.609      ;
; -0.640 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[15]    ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 3.527      ; 4.609      ;
; -0.631 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[23]    ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 3.526      ; 4.599      ;
; -0.625 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[29]    ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 3.526      ; 4.593      ;
; -0.625 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[0]     ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 3.526      ; 4.593      ;
; -0.625 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[16]    ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 3.526      ; 4.593      ;
; -0.625 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[17]    ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 3.526      ; 4.593      ;
; -0.625 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[18]    ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 3.526      ; 4.593      ;
; -0.625 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[19]    ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 3.526      ; 4.593      ;
; -0.625 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[20]    ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 3.526      ; 4.593      ;
; -0.625 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[21]    ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 3.526      ; 4.593      ;
; -0.625 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[22]    ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 3.526      ; 4.593      ;
; -0.625 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[24]    ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 3.526      ; 4.593      ;
; -0.625 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[25]    ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 3.526      ; 4.593      ;
; -0.625 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[27]    ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 3.526      ; 4.593      ;
; -0.625 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[28]    ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 3.526      ; 4.593      ;
; -0.625 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[31]    ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 3.526      ; 4.593      ;
; -0.625 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[30]    ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 3.526      ; 4.593      ;
; -0.515 ; inst468              ; inst506                         ; FPGA_IN_CDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.432     ; 1.025      ;
; -0.441 ; inst512              ; inst517                         ; FPGA_IN_CDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 0.120      ; 1.003      ;
; -0.290 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|sclk         ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 3.522      ; 4.254      ;
; -0.173 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|assert_data  ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 3.519      ; 4.634      ;
; -0.085 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|sclk         ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 3.522      ; 4.549      ;
; -0.079 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|assert_data  ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 3.519      ; 4.040      ;
; -0.076 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|tx_buffer[3] ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 3.513      ; 4.531      ;
; -0.076 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|tx_buffer[1] ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 3.513      ; 4.531      ;
+--------+----------------------+---------------------------------+----------------------+---------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16]'                                                                                                                                              ;
+--------+-----------+---------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node ; Launch Clock                                                                                     ; Latch Clock                                                                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+---------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -2.852 ; inst345   ; inst349 ; FPGA_IN_SDSB-                                                                                    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; 1.000        ; -3.036     ; 0.818      ;
; -2.599 ; inst345   ; inst349 ; FPGA_IN_SDSB-                                                                                    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; 0.500        ; -2.283     ; 0.818      ;
; -2.306 ; inst345   ; inst349 ; FPGA_IN_CDSB-                                                                                    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; 1.000        ; -2.490     ; 0.818      ;
; -0.029 ; inst349   ; inst358 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; 1.000        ; -0.049     ; 1.002      ;
+--------+-----------+---------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result'                                                                                                                                                                                                                                                                                         ;
+--------+---------------------------------------------------------------------------------------------+------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                   ; To Node                                                                ; Launch Clock                                                                               ; Latch Clock                                                                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------+------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+--------------+------------+------------+
; -1.350 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|result ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[10] ; CLK_50                                                                                     ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.500        ; -1.035     ; 0.817      ;
; -0.345 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[2]                       ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[1]  ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.049     ; 1.318      ;
; -0.300 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[10]                      ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[9]  ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; 0.172      ; 1.494      ;
; -0.188 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[1]                       ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[0]  ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.049     ; 1.161      ;
; -0.187 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[4]                       ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[3]  ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.049     ; 1.160      ;
; -0.175 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[5]                       ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[4]  ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.049     ; 1.148      ;
; -0.164 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[7]                       ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[6]  ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.049     ; 1.137      ;
; -0.028 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[3]                       ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[2]  ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.049     ; 1.001      ;
; -0.006 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[9]                       ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[8]  ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.049     ; 0.979      ;
; 0.142  ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[6]                       ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[5]  ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.049     ; 0.831      ;
; 0.143  ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[8]                       ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[7]  ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.049     ; 0.830      ;
+--------+---------------------------------------------------------------------------------------------+------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'FPGA_IN_SDSB-'                                                                                                                                                                                                                                                                                            ;
+--------+---------------------------------------------+---------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+---------------+--------------+------------+------------+
; Slack  ; From Node                                   ; To Node                                                                                                             ; Launch Clock                                                                                    ; Latch Clock   ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------+---------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+---------------+--------------+------------+------------+
; -2.565 ; ps2_keyboard_to_ascii:inst162|ascii_code[1] ; inst277[1]                                                                                                          ; CLK_50                                                                                          ; FPGA_IN_SDSB- ; 0.000        ; 3.132      ; 0.597      ;
; -2.559 ; ps2_keyboard_to_ascii:inst162|ascii_code[6] ; inst277[6]                                                                                                          ; CLK_50                                                                                          ; FPGA_IN_SDSB- ; 0.000        ; 3.126      ; 0.597      ;
; -2.558 ; ps2_keyboard_to_ascii:inst162|ascii_code[4] ; inst277[4]                                                                                                          ; CLK_50                                                                                          ; FPGA_IN_SDSB- ; 0.000        ; 3.125      ; 0.597      ;
; -2.509 ; ps2_keyboard_to_ascii:inst162|ascii_code[0] ; inst277[0]                                                                                                          ; CLK_50                                                                                          ; FPGA_IN_SDSB- ; 0.000        ; 3.076      ; 0.597      ;
; -2.331 ; spi_master:inst490|rx_data[5]               ; inst484                                                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[1]                                               ; FPGA_IN_SDSB- ; 0.000        ; 2.848      ; 0.597      ;
; -2.330 ; spi_master:inst490|rx_data[2]               ; inst487                                                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[1]                                               ; FPGA_IN_SDSB- ; 0.000        ; 2.847      ; 0.597      ;
; -2.329 ; spi_master:inst490|rx_data[0]               ; inst489                                                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[1]                                               ; FPGA_IN_SDSB- ; 0.000        ; 2.846      ; 0.597      ;
; -2.327 ; spi_master:inst490|rx_data[7]               ; inst482                                                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[1]                                               ; FPGA_IN_SDSB- ; 0.000        ; 2.844      ; 0.597      ;
; -2.295 ; spi_16bit_master:inst347|rx_data[6]         ; inst403                                                                                                             ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; FPGA_IN_SDSB- ; 0.000        ; 2.862      ; 0.597      ;
; -2.294 ; spi_16bit_master:inst347|rx_data[4]         ; inst405                                                                                                             ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; FPGA_IN_SDSB- ; 0.000        ; 2.861      ; 0.597      ;
; -2.290 ; spi_master:inst490|rx_data[5]               ; inst484                                                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[2]                                               ; FPGA_IN_SDSB- ; 0.000        ; 2.807      ; 0.597      ;
; -2.289 ; spi_master:inst490|rx_data[2]               ; inst487                                                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[2]                                               ; FPGA_IN_SDSB- ; 0.000        ; 2.806      ; 0.597      ;
; -2.288 ; spi_master:inst490|rx_data[0]               ; inst489                                                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[2]                                               ; FPGA_IN_SDSB- ; 0.000        ; 2.805      ; 0.597      ;
; -2.286 ; spi_master:inst490|rx_data[7]               ; inst482                                                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[2]                                               ; FPGA_IN_SDSB- ; 0.000        ; 2.803      ; 0.597      ;
; -2.229 ; ps2_keyboard_to_ascii:inst162|ascii_code[3] ; inst277[3]                                                                                                          ; CLK_50                                                                                          ; FPGA_IN_SDSB- ; 0.000        ; 2.796      ; 0.597      ;
; -2.184 ; ps2_keyboard_to_ascii:inst162|ascii_code[5] ; inst277[5]                                                                                                          ; CLK_50                                                                                          ; FPGA_IN_SDSB- ; 0.000        ; 2.751      ; 0.597      ;
; -2.039 ; spi_16bit_master:inst347|rx_data[0]         ; inst409                                                                                                             ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; FPGA_IN_SDSB- ; 0.000        ; 2.606      ; 0.597      ;
; -2.038 ; spi_16bit_master:inst347|rx_data[7]         ; inst402                                                                                                             ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; FPGA_IN_SDSB- ; 0.000        ; 2.605      ; 0.597      ;
; -2.038 ; spi_16bit_master:inst347|rx_data[1]         ; inst408                                                                                                             ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; FPGA_IN_SDSB- ; 0.000        ; 2.605      ; 0.597      ;
; -2.038 ; spi_16bit_master:inst347|rx_data[5]         ; inst404                                                                                                             ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; FPGA_IN_SDSB- ; 0.000        ; 2.605      ; 0.597      ;
; -2.036 ; spi_16bit_master:inst347|rx_data[2]         ; inst407                                                                                                             ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; FPGA_IN_SDSB- ; 0.000        ; 2.603      ; 0.597      ;
; -1.957 ; spi_master:inst490|rx_data[4]               ; inst485                                                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[1]                                               ; FPGA_IN_SDSB- ; 0.000        ; 2.474      ; 0.597      ;
; -1.916 ; spi_master:inst490|rx_data[4]               ; inst485                                                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[2]                                               ; FPGA_IN_SDSB- ; 0.000        ; 2.433      ; 0.597      ;
; -1.894 ; spi_master:inst490|rx_data[6]               ; inst483                                                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[1]                                               ; FPGA_IN_SDSB- ; 0.000        ; 2.411      ; 0.597      ;
; -1.858 ; spi_master:inst490|rx_data[1]               ; inst488                                                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[1]                                               ; FPGA_IN_SDSB- ; 0.000        ; 2.375      ; 0.597      ;
; -1.853 ; spi_master:inst490|rx_data[6]               ; inst483                                                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[2]                                               ; FPGA_IN_SDSB- ; 0.000        ; 2.370      ; 0.597      ;
; -1.817 ; spi_master:inst490|rx_data[1]               ; inst488                                                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[2]                                               ; FPGA_IN_SDSB- ; 0.000        ; 2.334      ; 0.597      ;
; -1.799 ; uart:inst8|rx_data[0]                       ; inst170[0]                                                                                                          ; CLK_50                                                                                          ; FPGA_IN_SDSB- ; -0.500       ; 2.866      ; 0.597      ;
; -1.799 ; uart:inst8|rx_data[3]                       ; inst170[3]                                                                                                          ; CLK_50                                                                                          ; FPGA_IN_SDSB- ; -0.500       ; 2.866      ; 0.597      ;
; -1.799 ; uart:inst8|rx_data[5]                       ; inst170[5]                                                                                                          ; CLK_50                                                                                          ; FPGA_IN_SDSB- ; -0.500       ; 2.866      ; 0.597      ;
; -1.797 ; uart:inst8|rx_data[2]                       ; inst170[2]                                                                                                          ; CLK_50                                                                                          ; FPGA_IN_SDSB- ; -0.500       ; 2.864      ; 0.597      ;
; -1.796 ; uart:inst8|rx_data[7]                       ; inst170[7]                                                                                                          ; CLK_50                                                                                          ; FPGA_IN_SDSB- ; -0.500       ; 2.863      ; 0.597      ;
; -1.795 ; uart:inst8|rx_data[6]                       ; inst170[6]                                                                                                          ; CLK_50                                                                                          ; FPGA_IN_SDSB- ; -0.500       ; 2.862      ; 0.597      ;
; -1.794 ; uart:inst8|rx_data[1]                       ; inst170[1]                                                                                                          ; CLK_50                                                                                          ; FPGA_IN_SDSB- ; -0.500       ; 2.861      ; 0.597      ;
; -1.794 ; uart:inst8|rx_data[4]                       ; inst170[4]                                                                                                          ; CLK_50                                                                                          ; FPGA_IN_SDSB- ; -0.500       ; 2.861      ; 0.597      ;
; -1.658 ; ps2_keyboard_to_ascii:inst162|ascii_code[2] ; inst277[2]                                                                                                          ; CLK_50                                                                                          ; FPGA_IN_SDSB- ; 0.000        ; 2.225      ; 0.597      ;
; -1.571 ; spi_16bit_master:inst347|rx_data[6]         ; inst403                                                                                                             ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; FPGA_IN_SDSB- ; -0.500       ; 2.638      ; 0.597      ;
; -1.570 ; spi_16bit_master:inst347|rx_data[4]         ; inst405                                                                                                             ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; FPGA_IN_SDSB- ; -0.500       ; 2.637      ; 0.597      ;
; -1.549 ; spi_master:inst490|rx_data[5]               ; inst484                                                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[1]                                               ; FPGA_IN_SDSB- ; -0.500       ; 2.566      ; 0.597      ;
; -1.548 ; spi_master:inst490|rx_data[2]               ; inst487                                                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[1]                                               ; FPGA_IN_SDSB- ; -0.500       ; 2.565      ; 0.597      ;
; -1.547 ; spi_master:inst490|rx_data[0]               ; inst489                                                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[1]                                               ; FPGA_IN_SDSB- ; -0.500       ; 2.564      ; 0.597      ;
; -1.545 ; spi_master:inst490|rx_data[7]               ; inst482                                                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[1]                                               ; FPGA_IN_SDSB- ; -0.500       ; 2.562      ; 0.597      ;
; -1.524 ; ps2_keyboard_to_ascii:inst162|ascii_code[1] ; inst277[1]                                                                                                          ; CLK_50                                                                                          ; FPGA_IN_SDSB- ; -0.500       ; 2.591      ; 0.597      ;
; -1.518 ; ps2_keyboard_to_ascii:inst162|ascii_code[6] ; inst277[6]                                                                                                          ; CLK_50                                                                                          ; FPGA_IN_SDSB- ; -0.500       ; 2.585      ; 0.597      ;
; -1.517 ; ps2_keyboard_to_ascii:inst162|ascii_code[4] ; inst277[4]                                                                                                          ; CLK_50                                                                                          ; FPGA_IN_SDSB- ; -0.500       ; 2.584      ; 0.597      ;
; -1.508 ; spi_master:inst490|rx_data[5]               ; inst484                                                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[2]                                               ; FPGA_IN_SDSB- ; -0.500       ; 2.525      ; 0.597      ;
; -1.507 ; spi_master:inst490|rx_data[2]               ; inst487                                                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[2]                                               ; FPGA_IN_SDSB- ; -0.500       ; 2.524      ; 0.597      ;
; -1.506 ; spi_master:inst490|rx_data[0]               ; inst489                                                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[2]                                               ; FPGA_IN_SDSB- ; -0.500       ; 2.523      ; 0.597      ;
; -1.504 ; spi_master:inst490|rx_data[7]               ; inst482                                                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[2]                                               ; FPGA_IN_SDSB- ; -0.500       ; 2.521      ; 0.597      ;
; -1.468 ; ps2_keyboard_to_ascii:inst162|ascii_code[0] ; inst277[0]                                                                                                          ; CLK_50                                                                                          ; FPGA_IN_SDSB- ; -0.500       ; 2.535      ; 0.597      ;
; -1.377 ; spi_master:inst490|rx_data[3]               ; inst486                                                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[1]                                               ; FPGA_IN_SDSB- ; 0.000        ; 1.894      ; 0.597      ;
; -1.336 ; spi_master:inst490|rx_data[3]               ; inst486                                                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[2]                                               ; FPGA_IN_SDSB- ; 0.000        ; 1.853      ; 0.597      ;
; -1.315 ; spi_16bit_master:inst347|rx_data[0]         ; inst409                                                                                                             ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; FPGA_IN_SDSB- ; -0.500       ; 2.382      ; 0.597      ;
; -1.314 ; spi_16bit_master:inst347|rx_data[7]         ; inst402                                                                                                             ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; FPGA_IN_SDSB- ; -0.500       ; 2.381      ; 0.597      ;
; -1.314 ; spi_16bit_master:inst347|rx_data[1]         ; inst408                                                                                                             ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; FPGA_IN_SDSB- ; -0.500       ; 2.381      ; 0.597      ;
; -1.314 ; spi_16bit_master:inst347|rx_data[5]         ; inst404                                                                                                             ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; FPGA_IN_SDSB- ; -0.500       ; 2.381      ; 0.597      ;
; -1.312 ; spi_16bit_master:inst347|rx_data[2]         ; inst407                                                                                                             ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; FPGA_IN_SDSB- ; -0.500       ; 2.379      ; 0.597      ;
; -1.188 ; ps2_keyboard_to_ascii:inst162|ascii_code[3] ; inst277[3]                                                                                                          ; CLK_50                                                                                          ; FPGA_IN_SDSB- ; -0.500       ; 2.255      ; 0.597      ;
; -1.175 ; spi_master:inst490|rx_data[4]               ; inst485                                                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[1]                                               ; FPGA_IN_SDSB- ; -0.500       ; 2.192      ; 0.597      ;
; -1.143 ; ps2_keyboard_to_ascii:inst162|ascii_code[5] ; inst277[5]                                                                                                          ; CLK_50                                                                                          ; FPGA_IN_SDSB- ; -0.500       ; 2.210      ; 0.597      ;
; -1.134 ; spi_master:inst490|rx_data[4]               ; inst485                                                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[2]                                               ; FPGA_IN_SDSB- ; -0.500       ; 2.151      ; 0.597      ;
; -1.112 ; spi_master:inst490|rx_data[6]               ; inst483                                                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[1]                                               ; FPGA_IN_SDSB- ; -0.500       ; 2.129      ; 0.597      ;
; -1.107 ; spi_16bit_master:inst347|rx_data[3]         ; inst406                                                                                                             ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; FPGA_IN_SDSB- ; 0.000        ; 1.674      ; 0.597      ;
; -1.076 ; spi_master:inst490|rx_data[1]               ; inst488                                                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[1]                                               ; FPGA_IN_SDSB- ; -0.500       ; 2.093      ; 0.597      ;
; -1.071 ; spi_master:inst490|rx_data[6]               ; inst483                                                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[2]                                               ; FPGA_IN_SDSB- ; -0.500       ; 2.088      ; 0.597      ;
; -1.035 ; spi_master:inst490|rx_data[1]               ; inst488                                                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[2]                                               ; FPGA_IN_SDSB- ; -0.500       ; 2.052      ; 0.597      ;
; -0.617 ; ps2_keyboard_to_ascii:inst162|ascii_code[2] ; inst277[2]                                                                                                          ; CLK_50                                                                                          ; FPGA_IN_SDSB- ; -0.500       ; 1.684      ; 0.597      ;
; -0.595 ; spi_master:inst490|rx_data[3]               ; inst486                                                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[1]                                               ; FPGA_IN_SDSB- ; -0.500       ; 1.612      ; 0.597      ;
; -0.554 ; spi_master:inst490|rx_data[3]               ; inst486                                                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[2]                                               ; FPGA_IN_SDSB- ; -0.500       ; 1.571      ; 0.597      ;
; -0.383 ; spi_16bit_master:inst347|rx_data[3]         ; inst406                                                                                                             ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; FPGA_IN_SDSB- ; -0.500       ; 1.450      ; 0.597      ;
; -0.369 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[2]   ; inst514                                                                                                             ; Microcomputer:inst|cpuClock                                                                     ; FPGA_IN_SDSB- ; 0.000        ; 3.781      ; 3.637      ;
; -0.306 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[0]   ; inst274                                                                                                             ; Microcomputer:inst|cpuClock                                                                     ; FPGA_IN_SDSB- ; 0.000        ; 3.262      ; 3.181      ;
; -0.134 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[0]   ; inst325[0]                                                                                                          ; Microcomputer:inst|cpuClock                                                                     ; FPGA_IN_SDSB- ; 0.000        ; 2.743      ; 2.639      ;
; -0.103 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[1]   ; inst272                                                                                                             ; Microcomputer:inst|cpuClock                                                                     ; FPGA_IN_SDSB- ; 0.000        ; 2.668      ; 2.790      ;
; -0.094 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[0]   ; inst502                                                                                                             ; Microcomputer:inst|cpuClock                                                                     ; FPGA_IN_SDSB- ; 0.000        ; 2.942      ; 2.878      ;
; -0.062 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[0]   ; inst508                                                                                                             ; Microcomputer:inst|cpuClock                                                                     ; FPGA_IN_SDSB- ; 0.000        ; 2.912      ; 2.880      ;
; -0.055 ; inst509                                     ; inst480                                                                                                             ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_SDSB- ; 0.000        ; 2.683      ; 2.628      ;
; -0.022 ; uart:inst8|recv_state.RX_ERROR              ; inst201                                                                                                             ; CLK_50                                                                                          ; FPGA_IN_SDSB- ; -0.500       ; 3.410      ; 2.918      ;
; 0.008  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[2]   ; inst325[2]                                                                                                          ; Microcomputer:inst|cpuClock                                                                     ; FPGA_IN_SDSB- ; 0.000        ; 2.754      ; 2.792      ;
; 0.074  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[7]   ; inst336                                                                                                             ; Microcomputer:inst|cpuClock                                                                     ; FPGA_IN_SDSB- ; 0.000        ; 2.567      ; 2.866      ;
; 0.096  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[1]   ; inst325[1]                                                                                                          ; Microcomputer:inst|cpuClock                                                                     ; FPGA_IN_SDSB- ; 0.000        ; 1.769      ; 1.895      ;
; 0.105  ; uart:inst8|tx_state.TX_IDLE                 ; inst195                                                                                                             ; CLK_50                                                                                          ; FPGA_IN_SDSB- ; -0.500       ; 3.196      ; 2.831      ;
; 0.139  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[7]   ; inst495                                                                                                             ; Microcomputer:inst|cpuClock                                                                     ; FPGA_IN_SDSB- ; 0.000        ; 3.401      ; 3.570      ;
; 0.161  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[6]   ; inst496                                                                                                             ; Microcomputer:inst|cpuClock                                                                     ; FPGA_IN_SDSB- ; 0.000        ; 3.304      ; 3.495      ;
; 0.163  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[3]   ; inst499                                                                                                             ; Microcomputer:inst|cpuClock                                                                     ; FPGA_IN_SDSB- ; 0.000        ; 2.684      ; 2.877      ;
; 0.163  ; inst509                                     ; inst480                                                                                                             ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_SDSB- ; -0.500       ; 2.965      ; 2.628      ;
; 0.219  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[4]   ; inst498                                                                                                             ; Microcomputer:inst|cpuClock                                                                     ; FPGA_IN_SDSB- ; 0.000        ; 3.298      ; 3.547      ;
; 0.230  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[1]   ; inst509                                                                                                             ; Microcomputer:inst|cpuClock                                                                     ; FPGA_IN_SDSB- ; 0.000        ; 2.867      ; 3.127      ;
; 0.236  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[0]   ; inst478                                                                                                             ; Microcomputer:inst|cpuClock                                                                     ; FPGA_IN_SDSB- ; 0.000        ; 2.604      ; 2.870      ;
; 0.238  ; inst274                                     ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a5~porta_address_reg0  ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_SDSB- ; 0.000        ; 1.369      ; 1.837      ;
; 0.272  ; uart:inst8|recv_state.RX_RECEIVED           ; inst196                                                                                                             ; CLK_50                                                                                          ; FPGA_IN_SDSB- ; -0.500       ; 3.198      ; 3.000      ;
; 0.287  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[1]   ; inst501                                                                                                             ; Microcomputer:inst|cpuClock                                                                     ; FPGA_IN_SDSB- ; 0.000        ; 2.670      ; 2.987      ;
; 0.297  ; FPGA_IN_SDSB-                               ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a7~porta_address_reg0  ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_SDSB- ; 0.000        ; 6.407      ; 6.934      ;
; 0.299  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[5]   ; inst497                                                                                                             ; Microcomputer:inst|cpuClock                                                                     ; FPGA_IN_SDSB- ; 0.000        ; 3.299      ; 3.628      ;
; 0.318  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[0]   ; inst334                                                                                                             ; Microcomputer:inst|cpuClock                                                                     ; FPGA_IN_SDSB- ; 0.000        ; 1.473      ; 1.821      ;
; 0.324  ; FPGA_IN_SDSB-                               ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a9~porta_address_reg0  ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_SDSB- ; 0.000        ; 6.408      ; 6.962      ;
; 0.333  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[2]   ; inst500                                                                                                             ; Microcomputer:inst|cpuClock                                                                     ; FPGA_IN_SDSB- ; 0.000        ; 3.223      ; 3.586      ;
; 0.333  ; FPGA_IN_SDSB-                               ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a5~porta_address_reg0  ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_SDSB- ; 0.000        ; 5.658      ; 6.221      ;
; 0.344  ; inst274                                     ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a14~porta_address_reg0 ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_SDSB- ; 0.000        ; 1.749      ; 2.323      ;
; 0.436  ; uart:inst8|recv_state.RX_IDLE               ; inst197                                                                                                             ; CLK_50                                                                                          ; FPGA_IN_SDSB- ; -0.500       ; 2.937      ; 2.903      ;
+--------+---------------------------------------------+---------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+---------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'FPGA_IN_CDSB-'                                                                                                                                                                                                                                                                                            ;
+--------+---------------------------------------------+---------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+---------------+--------------+------------+------------+
; Slack  ; From Node                                   ; To Node                                                                                                             ; Launch Clock                                                                                    ; Latch Clock   ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------+---------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+---------------+--------------+------------+------------+
; -2.113 ; ps2_keyboard_to_ascii:inst162|ascii_code[1] ; inst277[1]                                                                                                          ; CLK_50                                                                                          ; FPGA_IN_CDSB- ; 0.000        ; 2.670      ; 0.597      ;
; -2.107 ; ps2_keyboard_to_ascii:inst162|ascii_code[6] ; inst277[6]                                                                                                          ; CLK_50                                                                                          ; FPGA_IN_CDSB- ; 0.000        ; 2.664      ; 0.597      ;
; -2.106 ; ps2_keyboard_to_ascii:inst162|ascii_code[4] ; inst277[4]                                                                                                          ; CLK_50                                                                                          ; FPGA_IN_CDSB- ; 0.000        ; 2.663      ; 0.597      ;
; -2.057 ; ps2_keyboard_to_ascii:inst162|ascii_code[0] ; inst277[0]                                                                                                          ; CLK_50                                                                                          ; FPGA_IN_CDSB- ; 0.000        ; 2.614      ; 0.597      ;
; -1.777 ; ps2_keyboard_to_ascii:inst162|ascii_code[3] ; inst277[3]                                                                                                          ; CLK_50                                                                                          ; FPGA_IN_CDSB- ; 0.000        ; 2.334      ; 0.597      ;
; -1.732 ; ps2_keyboard_to_ascii:inst162|ascii_code[5] ; inst277[5]                                                                                                          ; CLK_50                                                                                          ; FPGA_IN_CDSB- ; 0.000        ; 2.289      ; 0.597      ;
; -1.499 ; uart:inst8|rx_data[0]                       ; inst170[0]                                                                                                          ; CLK_50                                                                                          ; FPGA_IN_CDSB- ; 0.000        ; 2.056      ; 0.597      ;
; -1.499 ; uart:inst8|rx_data[3]                       ; inst170[3]                                                                                                          ; CLK_50                                                                                          ; FPGA_IN_CDSB- ; 0.000        ; 2.056      ; 0.597      ;
; -1.499 ; uart:inst8|rx_data[5]                       ; inst170[5]                                                                                                          ; CLK_50                                                                                          ; FPGA_IN_CDSB- ; 0.000        ; 2.056      ; 0.597      ;
; -1.497 ; uart:inst8|rx_data[2]                       ; inst170[2]                                                                                                          ; CLK_50                                                                                          ; FPGA_IN_CDSB- ; 0.000        ; 2.054      ; 0.597      ;
; -1.496 ; uart:inst8|rx_data[7]                       ; inst170[7]                                                                                                          ; CLK_50                                                                                          ; FPGA_IN_CDSB- ; 0.000        ; 2.053      ; 0.597      ;
; -1.495 ; uart:inst8|rx_data[6]                       ; inst170[6]                                                                                                          ; CLK_50                                                                                          ; FPGA_IN_CDSB- ; 0.000        ; 2.052      ; 0.597      ;
; -1.494 ; uart:inst8|rx_data[1]                       ; inst170[1]                                                                                                          ; CLK_50                                                                                          ; FPGA_IN_CDSB- ; 0.000        ; 2.051      ; 0.597      ;
; -1.494 ; uart:inst8|rx_data[4]                       ; inst170[4]                                                                                                          ; CLK_50                                                                                          ; FPGA_IN_CDSB- ; 0.000        ; 2.051      ; 0.597      ;
; -1.491 ; spi_16bit_master:inst347|rx_data[6]         ; inst403                                                                                                             ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; FPGA_IN_CDSB- ; -0.500       ; 2.558      ; 0.597      ;
; -1.490 ; spi_16bit_master:inst347|rx_data[4]         ; inst405                                                                                                             ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; FPGA_IN_CDSB- ; -0.500       ; 2.557      ; 0.597      ;
; -1.235 ; spi_16bit_master:inst347|rx_data[0]         ; inst409                                                                                                             ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; FPGA_IN_CDSB- ; -0.500       ; 2.302      ; 0.597      ;
; -1.234 ; spi_16bit_master:inst347|rx_data[7]         ; inst402                                                                                                             ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; FPGA_IN_CDSB- ; -0.500       ; 2.301      ; 0.597      ;
; -1.234 ; spi_16bit_master:inst347|rx_data[1]         ; inst408                                                                                                             ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; FPGA_IN_CDSB- ; -0.500       ; 2.301      ; 0.597      ;
; -1.234 ; spi_16bit_master:inst347|rx_data[5]         ; inst404                                                                                                             ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; FPGA_IN_CDSB- ; -0.500       ; 2.301      ; 0.597      ;
; -1.232 ; spi_16bit_master:inst347|rx_data[2]         ; inst407                                                                                                             ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; FPGA_IN_CDSB- ; -0.500       ; 2.299      ; 0.597      ;
; -1.206 ; ps2_keyboard_to_ascii:inst162|ascii_code[2] ; inst277[2]                                                                                                          ; CLK_50                                                                                          ; FPGA_IN_CDSB- ; 0.000        ; 1.763      ; 0.597      ;
; -0.807 ; spi_master:inst490|rx_data[5]               ; inst484                                                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[1]                                               ; FPGA_IN_CDSB- ; 0.000        ; 1.324      ; 0.597      ;
; -0.806 ; spi_master:inst490|rx_data[2]               ; inst487                                                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[1]                                               ; FPGA_IN_CDSB- ; 0.000        ; 1.323      ; 0.597      ;
; -0.805 ; spi_master:inst490|rx_data[0]               ; inst489                                                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[1]                                               ; FPGA_IN_CDSB- ; 0.000        ; 1.322      ; 0.597      ;
; -0.803 ; spi_master:inst490|rx_data[7]               ; inst482                                                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[1]                                               ; FPGA_IN_CDSB- ; 0.000        ; 1.320      ; 0.597      ;
; -0.766 ; spi_master:inst490|rx_data[5]               ; inst484                                                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[2]                                               ; FPGA_IN_CDSB- ; 0.000        ; 1.283      ; 0.597      ;
; -0.765 ; spi_master:inst490|rx_data[2]               ; inst487                                                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[2]                                               ; FPGA_IN_CDSB- ; 0.000        ; 1.282      ; 0.597      ;
; -0.764 ; spi_master:inst490|rx_data[0]               ; inst489                                                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[2]                                               ; FPGA_IN_CDSB- ; 0.000        ; 1.281      ; 0.597      ;
; -0.762 ; spi_master:inst490|rx_data[7]               ; inst482                                                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[2]                                               ; FPGA_IN_CDSB- ; 0.000        ; 1.279      ; 0.597      ;
; -0.433 ; spi_master:inst490|rx_data[4]               ; inst485                                                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[1]                                               ; FPGA_IN_CDSB- ; 0.000        ; 0.950      ; 0.597      ;
; -0.392 ; spi_master:inst490|rx_data[4]               ; inst485                                                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[2]                                               ; FPGA_IN_CDSB- ; 0.000        ; 0.909      ; 0.597      ;
; -0.370 ; spi_master:inst490|rx_data[6]               ; inst483                                                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[1]                                               ; FPGA_IN_CDSB- ; 0.000        ; 0.887      ; 0.597      ;
; -0.334 ; spi_master:inst490|rx_data[1]               ; inst488                                                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[1]                                               ; FPGA_IN_CDSB- ; 0.000        ; 0.851      ; 0.597      ;
; -0.329 ; spi_master:inst490|rx_data[6]               ; inst483                                                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[2]                                               ; FPGA_IN_CDSB- ; 0.000        ; 0.846      ; 0.597      ;
; -0.303 ; spi_16bit_master:inst347|rx_data[3]         ; inst406                                                                                                             ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; FPGA_IN_CDSB- ; -0.500       ; 1.370      ; 0.597      ;
; -0.293 ; spi_master:inst490|rx_data[1]               ; inst488                                                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[2]                                               ; FPGA_IN_CDSB- ; 0.000        ; 0.810      ; 0.597      ;
; -0.200 ; uart:inst8|recv_state.RX_ERROR              ; inst201                                                                                                             ; CLK_50                                                                                          ; FPGA_IN_CDSB- ; 0.000        ; 3.078      ; 2.918      ;
; -0.073 ; uart:inst8|tx_state.TX_IDLE                 ; inst195                                                                                                             ; CLK_50                                                                                          ; FPGA_IN_CDSB- ; 0.000        ; 2.864      ; 2.831      ;
; 0.094  ; uart:inst8|recv_state.RX_RECEIVED           ; inst196                                                                                                             ; CLK_50                                                                                          ; FPGA_IN_CDSB- ; 0.000        ; 2.866      ; 3.000      ;
; 0.147  ; spi_master:inst490|rx_data[3]               ; inst486                                                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[1]                                               ; FPGA_IN_CDSB- ; 0.000        ; 0.370      ; 0.597      ;
; 0.188  ; spi_master:inst490|rx_data[3]               ; inst486                                                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[2]                                               ; FPGA_IN_CDSB- ; 0.000        ; 0.329      ; 0.597      ;
; 0.258  ; uart:inst8|recv_state.RX_IDLE               ; inst197                                                                                                             ; CLK_50                                                                                          ; FPGA_IN_CDSB- ; 0.000        ; 2.605      ; 2.903      ;
; 0.260  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[7]   ; inst336                                                                                                             ; Microcomputer:inst|cpuClock                                                                     ; FPGA_IN_CDSB- ; 0.000        ; 2.381      ; 2.866      ;
; 0.430  ; uart:inst8|my_recv_state                    ; inst194                                                                                                             ; CLK_50                                                                                          ; FPGA_IN_CDSB- ; 0.000        ; 2.739      ; 3.209      ;
; 0.478  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[0]   ; inst325[0]                                                                                                          ; Microcomputer:inst|cpuClock                                                                     ; FPGA_IN_CDSB- ; -0.500       ; 2.631      ; 2.639      ;
; 0.520  ; inst274                                     ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a5~porta_address_reg0  ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_CDSB- ; 0.000        ; 1.057      ; 1.837      ;
; 0.579  ; FPGA_IN_SDSB-                               ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a7~porta_address_reg0  ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_CDSB- ; 0.000        ; 6.095      ; 6.934      ;
; 0.606  ; FPGA_IN_SDSB-                               ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a9~porta_address_reg0  ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_CDSB- ; 0.000        ; 6.096      ; 6.962      ;
; 0.615  ; FPGA_IN_SDSB-                               ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a5~porta_address_reg0  ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_CDSB- ; 0.000        ; 5.346      ; 6.221      ;
; 0.620  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[2]   ; inst325[2]                                                                                                          ; Microcomputer:inst|cpuClock                                                                     ; FPGA_IN_CDSB- ; -0.500       ; 2.642      ; 2.792      ;
; 0.626  ; inst274                                     ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a14~porta_address_reg0 ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_CDSB- ; 0.000        ; 1.437      ; 2.323      ;
; 0.708  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[1]   ; inst325[1]                                                                                                          ; Microcomputer:inst|cpuClock                                                                     ; FPGA_IN_CDSB- ; -0.500       ; 1.657      ; 1.895      ;
; 0.725  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[2]   ; inst514                                                                                                             ; Microcomputer:inst|cpuClock                                                                     ; FPGA_IN_CDSB- ; 0.000        ; 2.687      ; 3.637      ;
; 0.726  ; FPGA_IN_SDSB-                               ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a11~porta_address_reg0 ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_CDSB- ; 0.000        ; 5.696      ; 6.682      ;
; 0.729  ; FPGA_IN_SDSB-                               ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a14~porta_address_reg0 ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_CDSB- ; 0.000        ; 5.726      ; 6.715      ;
; 0.779  ; inst274                                     ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a10~porta_address_reg0 ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_CDSB- ; 0.000        ; 1.447      ; 2.486      ;
; 0.806  ; inst243[0]                                  ; 74373b:inst260|12                                                                                                   ; FPGA_IN_CDSB-                                                                                   ; FPGA_IN_CDSB- ; 0.000        ; 2.316      ; 3.122      ;
; 0.810  ; inst243[1]                                  ; 74373b:inst260|13                                                                                                   ; FPGA_IN_CDSB-                                                                                   ; FPGA_IN_CDSB- ; 0.000        ; 2.313      ; 3.123      ;
; 0.819  ; inst243[3]                                  ; 74373b:inst260|15                                                                                                   ; FPGA_IN_CDSB-                                                                                   ; FPGA_IN_CDSB- ; 0.000        ; 2.316      ; 3.135      ;
; 0.823  ; FPGA_IN_SDSB-                               ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a10~porta_address_reg0 ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_CDSB- ; 0.000        ; 5.736      ; 6.819      ;
; 0.878  ; FPGA_IN_SDSB-                               ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a15~porta_address_reg0 ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_CDSB- ; 0.000        ; 6.144      ; 7.282      ;
; 0.888  ; FPGA_IN_SDSB-                               ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a1~porta_address_reg0  ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_CDSB- ; 0.000        ; 5.355      ; 6.503      ;
; 0.930  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[0]   ; inst334                                                                                                             ; Microcomputer:inst|cpuClock                                                                     ; FPGA_IN_CDSB- ; -0.500       ; 1.361      ; 1.821      ;
; 0.933  ; FPGA_IN_SDSB-                               ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a8~porta_address_reg0  ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_CDSB- ; 0.000        ; 4.963      ; 6.156      ;
; 0.936  ; FPGA_IN_SDSB-                               ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a2~porta_address_reg0  ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_CDSB- ; 0.000        ; 5.341      ; 6.537      ;
; 0.937  ; FPGA_IN_SDSB-                               ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a4~porta_address_reg0  ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_CDSB- ; 0.000        ; 5.322      ; 6.519      ;
; 0.939  ; inst253[3]                                  ; 74373b:inst261|15                                                                                                   ; FPGA_IN_CDSB-                                                                                   ; FPGA_IN_CDSB- ; 0.000        ; 2.493      ; 3.432      ;
; 0.943  ; inst253[3]                                  ; 74373b:inst261|15                                                                                                   ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_CDSB- ; 0.000        ; 2.459      ; 3.432      ;
; 0.946  ; FPGA_IN_SDSB-                               ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a12~porta_address_reg0 ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_CDSB- ; 0.000        ; 5.670      ; 6.876      ;
; 0.954  ; inst514                                     ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a7~porta_address_reg0  ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_CDSB- ; 0.000        ; 0.950      ; 2.164      ;
; 0.965  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[1]   ; inst272                                                                                                             ; Microcomputer:inst|cpuClock                                                                     ; FPGA_IN_CDSB- ; 0.000        ; 1.600      ; 2.790      ;
; 0.973  ; FPGA_IN_SDSB-                               ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a3~porta_address_reg0  ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_CDSB- ; 0.000        ; 5.707      ; 6.940      ;
; 0.976  ; FPGA_IN_SDSB-                               ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a13~porta_address_reg0 ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_CDSB- ; 0.000        ; 5.301      ; 6.537      ;
; 0.986  ; inst514                                     ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a9~porta_address_reg0  ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_CDSB- ; 0.000        ; 0.951      ; 2.197      ;
; 0.997  ; inst243[2]                                  ; 74373b:inst260|14                                                                                                   ; FPGA_IN_CDSB-                                                                                   ; FPGA_IN_CDSB- ; 0.000        ; 2.124      ; 3.121      ;
; 1.011  ; FPGA_IN_SDSB-                               ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a6~porta_address_reg0  ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_CDSB- ; 0.000        ; 5.279      ; 6.550      ;
; 1.011  ; FPGA_IN_SDSB-                               ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a0~porta_address_reg0  ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_CDSB- ; 0.000        ; 4.907      ; 6.178      ;
; 1.016  ; inst243[0]                                  ; 74373b:inst260|12                                                                                                   ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_CDSB- ; 0.000        ; 2.076      ; 3.122      ;
; 1.020  ; inst243[1]                                  ; 74373b:inst260|13                                                                                                   ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_CDSB- ; 0.000        ; 2.073      ; 3.123      ;
; 1.021  ; inst253[4]                                  ; 74373b:inst261|16                                                                                                   ; FPGA_IN_CDSB-                                                                                   ; FPGA_IN_CDSB- ; 0.000        ; 2.496      ; 3.517      ;
; 1.025  ; inst253[4]                                  ; 74373b:inst261|16                                                                                                   ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_CDSB- ; 0.000        ; 2.462      ; 3.517      ;
; 1.029  ; inst243[3]                                  ; 74373b:inst260|15                                                                                                   ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_CDSB- ; 0.000        ; 2.076      ; 3.135      ;
; 1.031  ; inst274                                     ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a1~porta_address_reg0  ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_CDSB- ; 0.000        ; 1.066      ; 2.357      ;
; 1.044  ; FPGA_IN_SDSB-                               ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a5~porta_address_reg0  ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_CDSB- ; -0.500       ; 5.346      ; 6.150      ;
; 1.044  ; inst274                                     ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a15~porta_address_reg0 ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_CDSB- ; 0.000        ; 1.855      ; 3.159      ;
; 1.052  ; inst274                                     ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a4~porta_address_reg0  ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_CDSB- ; 0.000        ; 1.033      ; 2.345      ;
; 1.055  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[4]   ; inst186                                                                                                             ; Microcomputer:inst|cpuClock                                                                     ; FPGA_IN_CDSB- ; -0.500       ; 1.871      ; 2.456      ;
; 1.057  ; FPGA_IN_SDSB-                               ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a7~porta_address_reg0  ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_CDSB- ; -0.500       ; 6.095      ; 6.912      ;
; 1.086  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[6]   ; inst208                                                                                                             ; Microcomputer:inst|cpuClock                                                                     ; FPGA_IN_CDSB- ; -0.500       ; 1.878      ; 2.494      ;
; 1.098  ; inst274                                     ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a7~porta_address_reg0  ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_CDSB- ; 0.000        ; 1.806      ; 3.164      ;
; 1.108  ; inst253[2]                                  ; 74373b:inst261|14                                                                                                   ; FPGA_IN_CDSB-                                                                                   ; FPGA_IN_CDSB- ; 0.000        ; 1.927      ; 3.035      ;
; 1.112  ; inst253[2]                                  ; 74373b:inst261|14                                                                                                   ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_CDSB- ; 0.000        ; 1.893      ; 3.035      ;
; 1.113  ; inst243[5]                                  ; 74373b:inst260|17                                                                                                   ; FPGA_IN_CDSB-                                                                                   ; FPGA_IN_CDSB- ; 0.000        ; 2.125      ; 3.238      ;
; 1.115  ; inst274                                     ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a9~porta_address_reg0  ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_CDSB- ; 0.000        ; 1.807      ; 3.182      ;
; 1.117  ; inst274                                     ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a2~porta_address_reg0  ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_CDSB- ; 0.000        ; 1.052      ; 2.429      ;
; 1.126  ; inst243[4]                                  ; 74373b:inst260|16                                                                                                   ; FPGA_IN_CDSB-                                                                                   ; FPGA_IN_CDSB- ; 0.000        ; 1.582      ; 2.708      ;
; 1.146  ; inst274                                     ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a5~porta_address_reg0  ; FPGA_IN_CDSB-                                                                                   ; FPGA_IN_CDSB- ; -0.500       ; 0.941      ; 1.837      ;
; 1.154  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[7]   ; inst209                                                                                                             ; Microcomputer:inst|cpuClock                                                                     ; FPGA_IN_CDSB- ; -0.500       ; 1.866      ; 2.550      ;
; 1.154  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[0]   ; inst182                                                                                                             ; Microcomputer:inst|cpuClock                                                                     ; FPGA_IN_CDSB- ; -0.500       ; 1.866      ; 2.550      ;
+--------+---------------------------------------------+---------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+---------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'inst4|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                ;
+--------+---------------------------------+-----------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                           ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+-----------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -0.299 ; FPGA_IN_BOARD_RESET-            ; spi_master:inst490|sclk           ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.067      ; 4.073      ;
; -0.247 ; FPGA_IN_BOARD_RESET-            ; spi_master:inst490|clk_toggles[0] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.064      ; 4.122      ;
; -0.247 ; FPGA_IN_BOARD_RESET-            ; spi_master:inst490|clk_toggles[4] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.064      ; 4.122      ;
; -0.247 ; FPGA_IN_BOARD_RESET-            ; spi_master:inst490|clk_toggles[2] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.064      ; 4.122      ;
; -0.247 ; FPGA_IN_BOARD_RESET-            ; spi_master:inst490|clk_toggles[1] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.064      ; 4.122      ;
; -0.247 ; FPGA_IN_BOARD_RESET-            ; spi_master:inst490|clk_toggles[3] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.064      ; 4.122      ;
; -0.199 ; FPGA_IN_BOARD_RESET-            ; spi_master:inst490|clk_toggles[0] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 4.064      ; 3.670      ;
; -0.199 ; FPGA_IN_BOARD_RESET-            ; spi_master:inst490|clk_toggles[4] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 4.064      ; 3.670      ;
; -0.199 ; FPGA_IN_BOARD_RESET-            ; spi_master:inst490|clk_toggles[2] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 4.064      ; 3.670      ;
; -0.199 ; FPGA_IN_BOARD_RESET-            ; spi_master:inst490|clk_toggles[1] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 4.064      ; 3.670      ;
; -0.199 ; FPGA_IN_BOARD_RESET-            ; spi_master:inst490|clk_toggles[3] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 4.064      ; 3.670      ;
; -0.082 ; FPGA_IN_BOARD_RESET-            ; spi_master:inst490|assert_data    ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 4.064      ; 3.787      ;
; -0.068 ; FPGA_IN_BOARD_RESET-            ; spi_master:inst490|clk_ratio[31]  ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 4.063      ; 3.800      ;
; -0.047 ; FPGA_IN_BOARD_RESET-            ; spi_master:inst490|sclk           ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 4.067      ; 3.825      ;
; -0.015 ; FPGA_IN_BOARD_RESET-            ; spi_master:inst490|assert_data    ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.064      ; 4.354      ;
; -0.008 ; FPGA_IN_BOARD_RESET-            ; spi_master:inst490|rx_buffer[5]   ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.067      ; 4.364      ;
; -0.008 ; FPGA_IN_BOARD_RESET-            ; spi_master:inst490|rx_buffer[4]   ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.067      ; 4.364      ;
; -0.008 ; FPGA_IN_BOARD_RESET-            ; spi_master:inst490|rx_buffer[3]   ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.067      ; 4.364      ;
; -0.008 ; FPGA_IN_BOARD_RESET-            ; spi_master:inst490|rx_buffer[2]   ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.067      ; 4.364      ;
; -0.008 ; FPGA_IN_BOARD_RESET-            ; spi_master:inst490|rx_buffer[1]   ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.067      ; 4.364      ;
; -0.008 ; FPGA_IN_BOARD_RESET-            ; spi_master:inst490|rx_buffer[0]   ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.067      ; 4.364      ;
; -0.008 ; FPGA_IN_BOARD_RESET-            ; spi_master:inst490|rx_buffer[6]   ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.067      ; 4.364      ;
; -0.008 ; FPGA_IN_BOARD_RESET-            ; spi_master:inst490|rx_buffer[7]   ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.067      ; 4.364      ;
; -0.001 ; FPGA_IN_BOARD_RESET-            ; spi_master:inst490|clk_ratio[31]  ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.063      ; 4.367      ;
; 0.003  ; inst500                         ; spi_master:inst490|tx_buffer[2]   ; FPGA_IN_SDSB-                                     ; inst4|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 0.615      ; 0.423      ;
; 0.041  ; inst501                         ; spi_master:inst490|tx_buffer[1]   ; FPGA_IN_SDSB-                                     ; inst4|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 1.137      ; 0.983      ;
; 0.048  ; FPGA_IN_BOARD_RESET-            ; spi_master:inst490|rx_buffer[5]   ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 4.067      ; 3.920      ;
; 0.048  ; FPGA_IN_BOARD_RESET-            ; spi_master:inst490|rx_buffer[4]   ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 4.067      ; 3.920      ;
; 0.048  ; FPGA_IN_BOARD_RESET-            ; spi_master:inst490|rx_buffer[3]   ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 4.067      ; 3.920      ;
; 0.048  ; FPGA_IN_BOARD_RESET-            ; spi_master:inst490|rx_buffer[2]   ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 4.067      ; 3.920      ;
; 0.048  ; FPGA_IN_BOARD_RESET-            ; spi_master:inst490|rx_buffer[1]   ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 4.067      ; 3.920      ;
; 0.048  ; FPGA_IN_BOARD_RESET-            ; spi_master:inst490|rx_buffer[0]   ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 4.067      ; 3.920      ;
; 0.048  ; FPGA_IN_BOARD_RESET-            ; spi_master:inst490|rx_buffer[6]   ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 4.067      ; 3.920      ;
; 0.048  ; FPGA_IN_BOARD_RESET-            ; spi_master:inst490|rx_buffer[7]   ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 4.067      ; 3.920      ;
; 0.072  ; spi_master:inst490|ss_n[0]      ; spi_master:inst490|ss_n[0]        ; inst4|altpll_component|auto_generated|pll1|clk[1] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.372      ; 0.669      ;
; 0.072  ; spi_master:inst490|ss_n[1]      ; spi_master:inst490|ss_n[1]        ; inst4|altpll_component|auto_generated|pll1|clk[1] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.372      ; 0.669      ;
; 0.073  ; spi_master:inst490|assert_data  ; spi_master:inst490|assert_data    ; inst4|altpll_component|auto_generated|pll1|clk[1] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.371      ; 0.669      ;
; 0.073  ; spi_master:inst490|state        ; spi_master:inst490|state          ; inst4|altpll_component|auto_generated|pll1|clk[1] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.371      ; 0.669      ;
; 0.081  ; inst497                         ; spi_master:inst490|tx_buffer[5]   ; FPGA_IN_SDSB-                                     ; inst4|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 0.539      ; 0.425      ;
; 0.082  ; inst499                         ; spi_master:inst490|tx_buffer[3]   ; FPGA_IN_SDSB-                                     ; inst4|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 1.136      ; 1.023      ;
; 0.082  ; inst496                         ; spi_master:inst490|tx_buffer[6]   ; FPGA_IN_SDSB-                                     ; inst4|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 0.539      ; 0.426      ;
; 0.084  ; inst498                         ; spi_master:inst490|tx_buffer[4]   ; FPGA_IN_SDSB-                                     ; inst4|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 0.539      ; 0.428      ;
; 0.097  ; FPGA_IN_BOARD_RESET-            ; spi_master:inst490|tx_buffer[7]   ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.061      ; 4.463      ;
; 0.097  ; FPGA_IN_BOARD_RESET-            ; spi_master:inst490|tx_buffer[6]   ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.061      ; 4.463      ;
; 0.097  ; FPGA_IN_BOARD_RESET-            ; spi_master:inst490|tx_buffer[5]   ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.061      ; 4.463      ;
; 0.097  ; FPGA_IN_BOARD_RESET-            ; spi_master:inst490|tx_buffer[4]   ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.061      ; 4.463      ;
; 0.106  ; FPGA_IN_BOARD_RESET-            ; spi_master:inst490|tx_buffer[7]   ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 4.061      ; 3.972      ;
; 0.106  ; FPGA_IN_BOARD_RESET-            ; spi_master:inst490|tx_buffer[6]   ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 4.061      ; 3.972      ;
; 0.106  ; FPGA_IN_BOARD_RESET-            ; spi_master:inst490|tx_buffer[5]   ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 4.061      ; 3.972      ;
; 0.106  ; FPGA_IN_BOARD_RESET-            ; spi_master:inst490|tx_buffer[4]   ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 4.061      ; 3.972      ;
; 0.138  ; FPGA_IN_BOARD_RESET-            ; spi_master:inst490|tx_buffer[2]   ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.055      ; 4.498      ;
; 0.141  ; FPGA_IN_BOARD_RESET-            ; spi_master:inst490|tx_buffer[3]   ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.058      ; 4.504      ;
; 0.141  ; FPGA_IN_BOARD_RESET-            ; spi_master:inst490|tx_buffer[1]   ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.058      ; 4.504      ;
; 0.141  ; FPGA_IN_BOARD_RESET-            ; spi_master:inst490|tx_buffer[0]   ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.058      ; 4.504      ;
; 0.143  ; FPGA_IN_BOARD_RESET-            ; spi_master:inst490|tx_buffer[2]   ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 4.055      ; 4.003      ;
; 0.147  ; FPGA_IN_BOARD_RESET-            ; spi_master:inst490|tx_buffer[3]   ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 4.058      ; 4.010      ;
; 0.147  ; FPGA_IN_BOARD_RESET-            ; spi_master:inst490|tx_buffer[1]   ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 4.058      ; 4.010      ;
; 0.147  ; FPGA_IN_BOARD_RESET-            ; spi_master:inst490|tx_buffer[0]   ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 4.058      ; 4.010      ;
; 0.179  ; inst495                         ; spi_master:inst490|tx_buffer[7]   ; FPGA_IN_SDSB-                                     ; inst4|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 0.440      ; 0.424      ;
; 0.313  ; inst512                         ; inst517                           ; FPGA_IN_CDSB-                                     ; inst4|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 0.796      ; 0.914      ;
; 0.338  ; inst468                         ; inst506                           ; FPGA_IN_CDSB-                                     ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.267      ; 0.910      ;
; 0.350  ; inst502                         ; spi_master:inst490|tx_buffer[0]   ; FPGA_IN_SDSB-                                     ; inst4|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 0.877      ; 1.032      ;
; 0.401  ; spi_master:inst490|ss_n[0]      ; spi_master:inst490|ss_n[0]        ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; spi_master:inst490|ss_n[1]      ; spi_master:inst490|ss_n[1]        ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.402  ; spi_master:inst490|assert_data  ; spi_master:inst490|assert_data    ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; spi_master:inst490|state        ; spi_master:inst490|state          ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.656  ; spi_master:inst490|rx_buffer[0] ; spi_master:inst490|rx_buffer[1]   ; inst4|altpll_component|auto_generated|pll1|clk[1] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.371      ; 1.252      ;
; 0.664  ; spi_master:inst490|rx_buffer[3] ; spi_master:inst490|rx_data[3]     ; inst4|altpll_component|auto_generated|pll1|clk[1] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.797      ; 1.686      ;
; 0.683  ; FPGA_IN_BOARD_RESET-            ; spi_master:inst490|count[29]      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.071      ; 5.059      ;
; 0.683  ; FPGA_IN_BOARD_RESET-            ; spi_master:inst490|count[0]       ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.071      ; 5.059      ;
; 0.683  ; FPGA_IN_BOARD_RESET-            ; spi_master:inst490|count[16]      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.071      ; 5.059      ;
; 0.683  ; FPGA_IN_BOARD_RESET-            ; spi_master:inst490|count[17]      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.071      ; 5.059      ;
; 0.683  ; FPGA_IN_BOARD_RESET-            ; spi_master:inst490|count[18]      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.071      ; 5.059      ;
; 0.683  ; FPGA_IN_BOARD_RESET-            ; spi_master:inst490|count[19]      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.071      ; 5.059      ;
; 0.683  ; FPGA_IN_BOARD_RESET-            ; spi_master:inst490|count[20]      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.071      ; 5.059      ;
; 0.683  ; FPGA_IN_BOARD_RESET-            ; spi_master:inst490|count[21]      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.071      ; 5.059      ;
; 0.683  ; FPGA_IN_BOARD_RESET-            ; spi_master:inst490|count[22]      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.071      ; 5.059      ;
; 0.683  ; FPGA_IN_BOARD_RESET-            ; spi_master:inst490|count[23]      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.071      ; 5.059      ;
; 0.683  ; FPGA_IN_BOARD_RESET-            ; spi_master:inst490|count[24]      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.071      ; 5.059      ;
; 0.683  ; FPGA_IN_BOARD_RESET-            ; spi_master:inst490|count[25]      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.071      ; 5.059      ;
; 0.683  ; FPGA_IN_BOARD_RESET-            ; spi_master:inst490|count[27]      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.071      ; 5.059      ;
; 0.683  ; FPGA_IN_BOARD_RESET-            ; spi_master:inst490|count[28]      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.071      ; 5.059      ;
; 0.683  ; FPGA_IN_BOARD_RESET-            ; spi_master:inst490|count[31]      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.071      ; 5.059      ;
; 0.683  ; FPGA_IN_BOARD_RESET-            ; spi_master:inst490|count[30]      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.071      ; 5.059      ;
; 0.687  ; FPGA_IN_BOARD_RESET-            ; spi_master:inst490|count[29]      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 4.071      ; 4.563      ;
; 0.687  ; FPGA_IN_BOARD_RESET-            ; spi_master:inst490|count[0]       ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 4.071      ; 4.563      ;
; 0.687  ; FPGA_IN_BOARD_RESET-            ; spi_master:inst490|count[16]      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 4.071      ; 4.563      ;
; 0.687  ; FPGA_IN_BOARD_RESET-            ; spi_master:inst490|count[17]      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 4.071      ; 4.563      ;
; 0.687  ; FPGA_IN_BOARD_RESET-            ; spi_master:inst490|count[18]      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 4.071      ; 4.563      ;
; 0.687  ; FPGA_IN_BOARD_RESET-            ; spi_master:inst490|count[19]      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 4.071      ; 4.563      ;
; 0.687  ; FPGA_IN_BOARD_RESET-            ; spi_master:inst490|count[20]      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 4.071      ; 4.563      ;
; 0.687  ; FPGA_IN_BOARD_RESET-            ; spi_master:inst490|count[21]      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 4.071      ; 4.563      ;
; 0.687  ; FPGA_IN_BOARD_RESET-            ; spi_master:inst490|count[22]      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 4.071      ; 4.563      ;
; 0.687  ; FPGA_IN_BOARD_RESET-            ; spi_master:inst490|count[24]      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 4.071      ; 4.563      ;
; 0.687  ; FPGA_IN_BOARD_RESET-            ; spi_master:inst490|count[25]      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 4.071      ; 4.563      ;
; 0.687  ; FPGA_IN_BOARD_RESET-            ; spi_master:inst490|count[27]      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 4.071      ; 4.563      ;
; 0.687  ; FPGA_IN_BOARD_RESET-            ; spi_master:inst490|count[28]      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 4.071      ; 4.563      ;
; 0.687  ; FPGA_IN_BOARD_RESET-            ; spi_master:inst490|count[31]      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 4.071      ; 4.563      ;
; 0.687  ; FPGA_IN_BOARD_RESET-            ; spi_master:inst490|count[30]      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 4.071      ; 4.563      ;
; 0.692  ; FPGA_IN_BOARD_RESET-            ; spi_master:inst490|count[23]      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 4.071      ; 4.568      ;
+--------+---------------------------------+-----------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'inst4|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                               ;
+--------+--------------------------------+-----------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                      ; To Node                           ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------+-----------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -0.229 ; FPGA_IN_BOARD_RESET-           ; spi_master:inst490|sclk           ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.997      ; 4.073      ;
; -0.177 ; FPGA_IN_BOARD_RESET-           ; spi_master:inst490|clk_toggles[0] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.994      ; 4.122      ;
; -0.177 ; FPGA_IN_BOARD_RESET-           ; spi_master:inst490|clk_toggles[4] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.994      ; 4.122      ;
; -0.177 ; FPGA_IN_BOARD_RESET-           ; spi_master:inst490|clk_toggles[2] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.994      ; 4.122      ;
; -0.177 ; FPGA_IN_BOARD_RESET-           ; spi_master:inst490|clk_toggles[1] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.994      ; 4.122      ;
; -0.177 ; FPGA_IN_BOARD_RESET-           ; spi_master:inst490|clk_toggles[3] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.994      ; 4.122      ;
; -0.129 ; FPGA_IN_BOARD_RESET-           ; spi_master:inst490|clk_toggles[0] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 3.994      ; 3.670      ;
; -0.129 ; FPGA_IN_BOARD_RESET-           ; spi_master:inst490|clk_toggles[4] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 3.994      ; 3.670      ;
; -0.129 ; FPGA_IN_BOARD_RESET-           ; spi_master:inst490|clk_toggles[2] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 3.994      ; 3.670      ;
; -0.129 ; FPGA_IN_BOARD_RESET-           ; spi_master:inst490|clk_toggles[1] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 3.994      ; 3.670      ;
; -0.129 ; FPGA_IN_BOARD_RESET-           ; spi_master:inst490|clk_toggles[3] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 3.994      ; 3.670      ;
; -0.012 ; FPGA_IN_BOARD_RESET-           ; spi_master:inst490|assert_data    ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 3.994      ; 3.787      ;
; 0.002  ; FPGA_IN_BOARD_RESET-           ; spi_master:inst490|clk_ratio[31]  ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 3.993      ; 3.800      ;
; 0.023  ; FPGA_IN_BOARD_RESET-           ; spi_master:inst490|sclk           ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 3.997      ; 3.825      ;
; 0.055  ; FPGA_IN_BOARD_RESET-           ; spi_master:inst490|assert_data    ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.994      ; 4.354      ;
; 0.062  ; FPGA_IN_BOARD_RESET-           ; spi_master:inst490|rx_buffer[5]   ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.997      ; 4.364      ;
; 0.062  ; FPGA_IN_BOARD_RESET-           ; spi_master:inst490|rx_buffer[4]   ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.997      ; 4.364      ;
; 0.062  ; FPGA_IN_BOARD_RESET-           ; spi_master:inst490|rx_buffer[3]   ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.997      ; 4.364      ;
; 0.062  ; FPGA_IN_BOARD_RESET-           ; spi_master:inst490|rx_buffer[2]   ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.997      ; 4.364      ;
; 0.062  ; FPGA_IN_BOARD_RESET-           ; spi_master:inst490|rx_buffer[1]   ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.997      ; 4.364      ;
; 0.062  ; FPGA_IN_BOARD_RESET-           ; spi_master:inst490|rx_buffer[0]   ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.997      ; 4.364      ;
; 0.062  ; FPGA_IN_BOARD_RESET-           ; spi_master:inst490|rx_buffer[6]   ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.997      ; 4.364      ;
; 0.062  ; FPGA_IN_BOARD_RESET-           ; spi_master:inst490|rx_buffer[7]   ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.997      ; 4.364      ;
; 0.069  ; FPGA_IN_BOARD_RESET-           ; spi_master:inst490|clk_ratio[31]  ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.993      ; 4.367      ;
; 0.073  ; inst500                        ; spi_master:inst490|tx_buffer[2]   ; FPGA_IN_SDSB-                                     ; inst4|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 0.545      ; 0.423      ;
; 0.111  ; inst501                        ; spi_master:inst490|tx_buffer[1]   ; FPGA_IN_SDSB-                                     ; inst4|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 1.067      ; 0.983      ;
; 0.118  ; FPGA_IN_BOARD_RESET-           ; spi_master:inst490|rx_buffer[5]   ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 3.997      ; 3.920      ;
; 0.118  ; FPGA_IN_BOARD_RESET-           ; spi_master:inst490|rx_buffer[4]   ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 3.997      ; 3.920      ;
; 0.118  ; FPGA_IN_BOARD_RESET-           ; spi_master:inst490|rx_buffer[3]   ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 3.997      ; 3.920      ;
; 0.118  ; FPGA_IN_BOARD_RESET-           ; spi_master:inst490|rx_buffer[2]   ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 3.997      ; 3.920      ;
; 0.118  ; FPGA_IN_BOARD_RESET-           ; spi_master:inst490|rx_buffer[1]   ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 3.997      ; 3.920      ;
; 0.118  ; FPGA_IN_BOARD_RESET-           ; spi_master:inst490|rx_buffer[0]   ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 3.997      ; 3.920      ;
; 0.118  ; FPGA_IN_BOARD_RESET-           ; spi_master:inst490|rx_buffer[6]   ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 3.997      ; 3.920      ;
; 0.118  ; FPGA_IN_BOARD_RESET-           ; spi_master:inst490|rx_buffer[7]   ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 3.997      ; 3.920      ;
; 0.151  ; inst497                        ; spi_master:inst490|tx_buffer[5]   ; FPGA_IN_SDSB-                                     ; inst4|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 0.469      ; 0.425      ;
; 0.152  ; inst499                        ; spi_master:inst490|tx_buffer[3]   ; FPGA_IN_SDSB-                                     ; inst4|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 1.066      ; 1.023      ;
; 0.152  ; inst496                        ; spi_master:inst490|tx_buffer[6]   ; FPGA_IN_SDSB-                                     ; inst4|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 0.469      ; 0.426      ;
; 0.154  ; inst498                        ; spi_master:inst490|tx_buffer[4]   ; FPGA_IN_SDSB-                                     ; inst4|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 0.469      ; 0.428      ;
; 0.167  ; FPGA_IN_BOARD_RESET-           ; spi_master:inst490|tx_buffer[7]   ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.991      ; 4.463      ;
; 0.167  ; FPGA_IN_BOARD_RESET-           ; spi_master:inst490|tx_buffer[6]   ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.991      ; 4.463      ;
; 0.167  ; FPGA_IN_BOARD_RESET-           ; spi_master:inst490|tx_buffer[5]   ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.991      ; 4.463      ;
; 0.167  ; FPGA_IN_BOARD_RESET-           ; spi_master:inst490|tx_buffer[4]   ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.991      ; 4.463      ;
; 0.176  ; FPGA_IN_BOARD_RESET-           ; spi_master:inst490|tx_buffer[7]   ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 3.991      ; 3.972      ;
; 0.176  ; FPGA_IN_BOARD_RESET-           ; spi_master:inst490|tx_buffer[6]   ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 3.991      ; 3.972      ;
; 0.176  ; FPGA_IN_BOARD_RESET-           ; spi_master:inst490|tx_buffer[5]   ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 3.991      ; 3.972      ;
; 0.176  ; FPGA_IN_BOARD_RESET-           ; spi_master:inst490|tx_buffer[4]   ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 3.991      ; 3.972      ;
; 0.183  ; spi_master:inst490|ss_n[0]     ; spi_master:inst490|ss_n[0]        ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.261      ; 0.669      ;
; 0.183  ; spi_master:inst490|ss_n[1]     ; spi_master:inst490|ss_n[1]        ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.261      ; 0.669      ;
; 0.184  ; spi_master:inst490|assert_data ; spi_master:inst490|assert_data    ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.260      ; 0.669      ;
; 0.184  ; spi_master:inst490|state       ; spi_master:inst490|state          ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.260      ; 0.669      ;
; 0.208  ; FPGA_IN_BOARD_RESET-           ; spi_master:inst490|tx_buffer[2]   ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.985      ; 4.498      ;
; 0.211  ; FPGA_IN_BOARD_RESET-           ; spi_master:inst490|tx_buffer[3]   ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.988      ; 4.504      ;
; 0.211  ; FPGA_IN_BOARD_RESET-           ; spi_master:inst490|tx_buffer[1]   ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.988      ; 4.504      ;
; 0.211  ; FPGA_IN_BOARD_RESET-           ; spi_master:inst490|tx_buffer[0]   ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.988      ; 4.504      ;
; 0.213  ; FPGA_IN_BOARD_RESET-           ; spi_master:inst490|tx_buffer[2]   ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 3.985      ; 4.003      ;
; 0.217  ; FPGA_IN_BOARD_RESET-           ; spi_master:inst490|tx_buffer[3]   ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 3.988      ; 4.010      ;
; 0.217  ; FPGA_IN_BOARD_RESET-           ; spi_master:inst490|tx_buffer[1]   ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 3.988      ; 4.010      ;
; 0.217  ; FPGA_IN_BOARD_RESET-           ; spi_master:inst490|tx_buffer[0]   ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 3.988      ; 4.010      ;
; 0.249  ; inst495                        ; spi_master:inst490|tx_buffer[7]   ; FPGA_IN_SDSB-                                     ; inst4|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 0.370      ; 0.424      ;
; 0.383  ; inst512                        ; inst517                           ; FPGA_IN_CDSB-                                     ; inst4|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 0.726      ; 0.914      ;
; 0.401  ; spi_master:inst490|ss_n[0]     ; spi_master:inst490|ss_n[0]        ; inst4|altpll_component|auto_generated|pll1|clk[1] ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; spi_master:inst490|ss_n[1]     ; spi_master:inst490|ss_n[1]        ; inst4|altpll_component|auto_generated|pll1|clk[1] ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.402  ; spi_master:inst490|assert_data ; spi_master:inst490|assert_data    ; inst4|altpll_component|auto_generated|pll1|clk[1] ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; spi_master:inst490|state       ; spi_master:inst490|state          ; inst4|altpll_component|auto_generated|pll1|clk[1] ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.408  ; inst468                        ; inst506                           ; FPGA_IN_CDSB-                                     ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.197      ; 0.910      ;
; 0.420  ; inst502                        ; spi_master:inst490|tx_buffer[0]   ; FPGA_IN_SDSB-                                     ; inst4|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 0.807      ; 1.032      ;
; 0.753  ; FPGA_IN_BOARD_RESET-           ; spi_master:inst490|count[29]      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 4.001      ; 5.059      ;
; 0.753  ; FPGA_IN_BOARD_RESET-           ; spi_master:inst490|count[0]       ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 4.001      ; 5.059      ;
; 0.753  ; FPGA_IN_BOARD_RESET-           ; spi_master:inst490|count[16]      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 4.001      ; 5.059      ;
; 0.753  ; FPGA_IN_BOARD_RESET-           ; spi_master:inst490|count[17]      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 4.001      ; 5.059      ;
; 0.753  ; FPGA_IN_BOARD_RESET-           ; spi_master:inst490|count[18]      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 4.001      ; 5.059      ;
; 0.753  ; FPGA_IN_BOARD_RESET-           ; spi_master:inst490|count[19]      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 4.001      ; 5.059      ;
; 0.753  ; FPGA_IN_BOARD_RESET-           ; spi_master:inst490|count[20]      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 4.001      ; 5.059      ;
; 0.753  ; FPGA_IN_BOARD_RESET-           ; spi_master:inst490|count[21]      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 4.001      ; 5.059      ;
; 0.753  ; FPGA_IN_BOARD_RESET-           ; spi_master:inst490|count[22]      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 4.001      ; 5.059      ;
; 0.753  ; FPGA_IN_BOARD_RESET-           ; spi_master:inst490|count[23]      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 4.001      ; 5.059      ;
; 0.753  ; FPGA_IN_BOARD_RESET-           ; spi_master:inst490|count[24]      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 4.001      ; 5.059      ;
; 0.753  ; FPGA_IN_BOARD_RESET-           ; spi_master:inst490|count[25]      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 4.001      ; 5.059      ;
; 0.753  ; FPGA_IN_BOARD_RESET-           ; spi_master:inst490|count[27]      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 4.001      ; 5.059      ;
; 0.753  ; FPGA_IN_BOARD_RESET-           ; spi_master:inst490|count[28]      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 4.001      ; 5.059      ;
; 0.753  ; FPGA_IN_BOARD_RESET-           ; spi_master:inst490|count[31]      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 4.001      ; 5.059      ;
; 0.753  ; FPGA_IN_BOARD_RESET-           ; spi_master:inst490|count[30]      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 4.001      ; 5.059      ;
; 0.757  ; FPGA_IN_BOARD_RESET-           ; spi_master:inst490|count[29]      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 4.001      ; 4.563      ;
; 0.757  ; FPGA_IN_BOARD_RESET-           ; spi_master:inst490|count[0]       ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 4.001      ; 4.563      ;
; 0.757  ; FPGA_IN_BOARD_RESET-           ; spi_master:inst490|count[16]      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 4.001      ; 4.563      ;
; 0.757  ; FPGA_IN_BOARD_RESET-           ; spi_master:inst490|count[17]      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 4.001      ; 4.563      ;
; 0.757  ; FPGA_IN_BOARD_RESET-           ; spi_master:inst490|count[18]      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 4.001      ; 4.563      ;
; 0.757  ; FPGA_IN_BOARD_RESET-           ; spi_master:inst490|count[19]      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 4.001      ; 4.563      ;
; 0.757  ; FPGA_IN_BOARD_RESET-           ; spi_master:inst490|count[20]      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 4.001      ; 4.563      ;
; 0.757  ; FPGA_IN_BOARD_RESET-           ; spi_master:inst490|count[21]      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 4.001      ; 4.563      ;
; 0.757  ; FPGA_IN_BOARD_RESET-           ; spi_master:inst490|count[22]      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 4.001      ; 4.563      ;
; 0.757  ; FPGA_IN_BOARD_RESET-           ; spi_master:inst490|count[24]      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 4.001      ; 4.563      ;
; 0.757  ; FPGA_IN_BOARD_RESET-           ; spi_master:inst490|count[25]      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 4.001      ; 4.563      ;
; 0.757  ; FPGA_IN_BOARD_RESET-           ; spi_master:inst490|count[27]      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 4.001      ; 4.563      ;
; 0.757  ; FPGA_IN_BOARD_RESET-           ; spi_master:inst490|count[28]      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 4.001      ; 4.563      ;
; 0.757  ; FPGA_IN_BOARD_RESET-           ; spi_master:inst490|count[31]      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 4.001      ; 4.563      ;
; 0.757  ; FPGA_IN_BOARD_RESET-           ; spi_master:inst490|count[30]      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 4.001      ; 4.563      ;
; 0.762  ; FPGA_IN_BOARD_RESET-           ; spi_master:inst490|count[23]      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 4.001      ; 4.568      ;
; 0.766  ; FPGA_IN_BOARD_RESET-           ; spi_master:inst490|count[1]       ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 4.002      ; 5.073      ;
; 0.766  ; FPGA_IN_BOARD_RESET-           ; spi_master:inst490|count[2]       ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 4.002      ; 5.073      ;
+--------+--------------------------------+-----------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]'                                                                                                                                                                                                            ;
+--------+-----------------------------------------+-----------------------------------------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                               ; To Node                                 ; Launch Clock                                                                                    ; Latch Clock                                                                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------+-----------------------------------------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -0.011 ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|clk_ratio[31]  ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 2.358      ; 2.572      ;
; -0.010 ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|sclk           ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 2.358      ; 2.573      ;
; 0.405  ; spi_16bit_master:inst347|sclk           ; spi_16bit_master:inst347|sclk           ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 0.069      ; 0.669      ;
; 0.405  ; spi_16bit_master:inst347|ss_n[0]        ; spi_16bit_master:inst347|ss_n[0]        ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 0.069      ; 0.669      ;
; 0.405  ; spi_16bit_master:inst347|ss_n[1]        ; spi_16bit_master:inst347|ss_n[1]        ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 0.069      ; 0.669      ;
; 0.405  ; spi_16bit_master:inst347|assert_data    ; spi_16bit_master:inst347|assert_data    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 0.069      ; 0.669      ;
; 0.405  ; spi_16bit_master:inst347|clk_ratio[31]  ; spi_16bit_master:inst347|clk_ratio[31]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 0.069      ; 0.669      ;
; 0.489  ; spi_16bit_master:inst347|clk_toggles[5] ; spi_16bit_master:inst347|clk_toggles[5] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 0.069      ; 0.753      ;
; 0.495  ; spi_16bit_master:inst347|rx_buffer[6]   ; spi_16bit_master:inst347|rx_buffer[7]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 0.069      ; 0.759      ;
; 0.496  ; spi_16bit_master:inst347|rx_buffer[3]   ; spi_16bit_master:inst347|rx_buffer[4]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 0.069      ; 0.760      ;
; 0.514  ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|assert_data    ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 2.357      ; 3.096      ;
; 0.556  ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|count[21]      ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 2.363      ; 3.144      ;
; 0.556  ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|count[24]      ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 2.363      ; 3.144      ;
; 0.556  ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|count[22]      ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 2.363      ; 3.144      ;
; 0.556  ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|count[23]      ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 2.363      ; 3.144      ;
; 0.556  ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|count[27]      ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 2.363      ; 3.144      ;
; 0.556  ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|count[25]      ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 2.363      ; 3.144      ;
; 0.556  ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|count[26]      ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 2.363      ; 3.144      ;
; 0.556  ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|count[28]      ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 2.363      ; 3.144      ;
; 0.556  ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|count[31]      ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 2.363      ; 3.144      ;
; 0.556  ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|count[30]      ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 2.363      ; 3.144      ;
; 0.556  ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|count[9]       ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 2.363      ; 3.144      ;
; 0.556  ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|count[10]      ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 2.363      ; 3.144      ;
; 0.556  ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|count[11]      ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 2.363      ; 3.144      ;
; 0.556  ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|count[12]      ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 2.363      ; 3.144      ;
; 0.601  ; spi_16bit_master:inst347|tx_buffer[12]  ; spi_16bit_master:inst347|tx_buffer[13]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 0.069      ; 0.865      ;
; 0.601  ; spi_16bit_master:inst347|tx_buffer[5]   ; spi_16bit_master:inst347|tx_buffer[6]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 0.069      ; 0.865      ;
; 0.602  ; spi_16bit_master:inst347|tx_buffer[13]  ; spi_16bit_master:inst347|tx_buffer[14]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 0.069      ; 0.866      ;
; 0.602  ; spi_16bit_master:inst347|tx_buffer[7]   ; spi_16bit_master:inst347|tx_buffer[8]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 0.069      ; 0.866      ;
; 0.603  ; spi_16bit_master:inst347|tx_buffer[14]  ; spi_16bit_master:inst347|tx_buffer[15]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 0.069      ; 0.867      ;
; 0.603  ; spi_16bit_master:inst347|tx_buffer[9]   ; spi_16bit_master:inst347|tx_buffer[10]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 0.069      ; 0.867      ;
; 0.603  ; spi_16bit_master:inst347|tx_buffer[1]   ; spi_16bit_master:inst347|tx_buffer[2]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 0.069      ; 0.867      ;
; 0.622  ; spi_16bit_master:inst347|rx_buffer[4]   ; spi_16bit_master:inst347|rx_buffer[5]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 0.069      ; 0.886      ;
; 0.655  ; spi_16bit_master:inst347|rx_buffer[0]   ; spi_16bit_master:inst347|rx_data[0]     ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 0.069      ; 0.919      ;
; 0.656  ; spi_16bit_master:inst347|rx_buffer[5]   ; spi_16bit_master:inst347|rx_buffer[6]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 0.069      ; 0.920      ;
; 0.656  ; spi_16bit_master:inst347|rx_buffer[2]   ; spi_16bit_master:inst347|rx_buffer[3]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 0.069      ; 0.920      ;
; 0.657  ; spi_16bit_master:inst347|rx_buffer[5]   ; spi_16bit_master:inst347|rx_data[5]     ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 0.069      ; 0.921      ;
; 0.658  ; spi_16bit_master:inst347|rx_buffer[1]   ; spi_16bit_master:inst347|rx_data[1]     ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 0.069      ; 0.922      ;
; 0.658  ; spi_16bit_master:inst347|rx_buffer[0]   ; spi_16bit_master:inst347|rx_buffer[1]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 0.069      ; 0.922      ;
; 0.659  ; spi_16bit_master:inst347|rx_buffer[2]   ; spi_16bit_master:inst347|rx_data[2]     ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 0.069      ; 0.923      ;
; 0.659  ; spi_16bit_master:inst347|rx_buffer[1]   ; spi_16bit_master:inst347|rx_buffer[2]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 0.069      ; 0.923      ;
; 0.690  ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|count[15]      ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 2.363      ; 3.278      ;
; 0.690  ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|count[20]      ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 2.363      ; 3.278      ;
; 0.690  ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|count[16]      ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 2.363      ; 3.278      ;
; 0.690  ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|count[17]      ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 2.363      ; 3.278      ;
; 0.690  ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|count[18]      ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 2.363      ; 3.278      ;
; 0.690  ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|count[19]      ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 2.363      ; 3.278      ;
; 0.690  ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|count[1]       ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 2.363      ; 3.278      ;
; 0.690  ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|count[2]       ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 2.363      ; 3.278      ;
; 0.690  ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|count[3]       ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 2.363      ; 3.278      ;
; 0.690  ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|count[4]       ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 2.363      ; 3.278      ;
; 0.690  ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|count[13]      ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 2.363      ; 3.278      ;
; 0.690  ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|count[14]      ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 2.363      ; 3.278      ;
; 0.695  ; spi_16bit_master:inst347|clk_toggles[3] ; spi_16bit_master:inst347|clk_toggles[3] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 0.069      ; 0.959      ;
; 0.696  ; spi_16bit_master:inst347|tx_buffer[6]   ; spi_16bit_master:inst347|tx_buffer[7]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 0.069      ; 0.960      ;
; 0.697  ; spi_16bit_master:inst347|tx_buffer[8]   ; spi_16bit_master:inst347|tx_buffer[9]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 0.069      ; 0.961      ;
; 0.698  ; spi_16bit_master:inst347|tx_buffer[4]   ; spi_16bit_master:inst347|tx_buffer[5]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 0.069      ; 0.962      ;
; 0.698  ; spi_16bit_master:inst347|clk_toggles[1] ; spi_16bit_master:inst347|clk_toggles[1] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 0.069      ; 0.962      ;
; 0.699  ; spi_16bit_master:inst347|tx_buffer[10]  ; spi_16bit_master:inst347|tx_buffer[11]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 0.069      ; 0.963      ;
; 0.699  ; spi_16bit_master:inst347|clk_toggles[2] ; spi_16bit_master:inst347|clk_toggles[2] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 0.069      ; 0.963      ;
; 0.703  ; spi_16bit_master:inst347|clk_toggles[4] ; spi_16bit_master:inst347|clk_toggles[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 0.069      ; 0.967      ;
; 0.723  ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|rx_buffer[5]   ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 2.359      ; 3.307      ;
; 0.723  ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|rx_buffer[4]   ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 2.359      ; 3.307      ;
; 0.723  ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|rx_buffer[3]   ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 2.359      ; 3.307      ;
; 0.723  ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|rx_buffer[2]   ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 2.359      ; 3.307      ;
; 0.723  ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|rx_buffer[1]   ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 2.359      ; 3.307      ;
; 0.723  ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|rx_buffer[0]   ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 2.359      ; 3.307      ;
; 0.723  ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|rx_buffer[6]   ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 2.359      ; 3.307      ;
; 0.723  ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|rx_buffer[7]   ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 2.359      ; 3.307      ;
; 0.749  ; spi_16bit_master:inst347|clk_toggles[0] ; spi_16bit_master:inst347|clk_toggles[0] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 0.069      ; 1.013      ;
; 0.751  ; spi_16bit_master:inst347|clk_ratio[31]  ; spi_16bit_master:inst347|ss_n[0]        ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 0.069      ; 1.015      ;
; 0.772  ; spi_16bit_master:inst347|clk_ratio[31]  ; spi_16bit_master:inst347|ss_n[1]        ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 0.069      ; 1.036      ;
; 0.780  ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|clk_toggles[3] ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 2.357      ; 3.362      ;
; 0.780  ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|clk_toggles[5] ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 2.357      ; 3.362      ;
; 0.780  ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|clk_toggles[0] ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 2.357      ; 3.362      ;
; 0.780  ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|clk_toggles[1] ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 2.357      ; 3.362      ;
; 0.780  ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|clk_toggles[2] ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 2.357      ; 3.362      ;
; 0.780  ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|clk_toggles[4] ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 2.357      ; 3.362      ;
; 0.817  ; spi_16bit_master:inst347|tx_buffer[11]  ; spi_16bit_master:inst347|tx_buffer[12]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 0.068      ; 1.080      ;
; 0.818  ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|sclk           ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; -0.500       ; 2.358      ; 2.901      ;
; 0.818  ; spi_16bit_master:inst347|tx_buffer[3]   ; spi_16bit_master:inst347|tx_buffer[4]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 0.068      ; 1.081      ;
; 0.840  ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|clk_ratio[31]  ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; -0.500       ; 2.358      ; 2.923      ;
; 0.870  ; spi_16bit_master:inst347|rx_buffer[7]   ; spi_16bit_master:inst347|rx_data[7]     ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 0.069      ; 1.134      ;
; 0.880  ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|tx_buffer[11]  ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 2.355      ; 3.460      ;
; 0.880  ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|tx_buffer[10]  ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 2.355      ; 3.460      ;
; 0.880  ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|tx_buffer[9]   ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 2.355      ; 3.460      ;
; 0.880  ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|tx_buffer[8]   ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 2.355      ; 3.460      ;
; 0.880  ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|tx_buffer[7]   ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 2.355      ; 3.460      ;
; 0.880  ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|tx_buffer[6]   ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 2.355      ; 3.460      ;
; 0.880  ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|tx_buffer[5]   ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 2.355      ; 3.460      ;
; 0.880  ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|tx_buffer[4]   ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 2.355      ; 3.460      ;
; 0.891  ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|tx_buffer[15]  ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 2.354      ; 3.470      ;
; 0.891  ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|tx_buffer[14]  ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 2.354      ; 3.470      ;
; 0.891  ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|tx_buffer[13]  ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 2.354      ; 3.470      ;
; 0.891  ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|tx_buffer[12]  ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 2.354      ; 3.470      ;
; 0.892  ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|tx_buffer[3]   ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 2.356      ; 3.473      ;
; 0.892  ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|tx_buffer[2]   ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 2.356      ; 3.473      ;
; 0.892  ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|tx_buffer[1]   ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 2.356      ; 3.473      ;
; 0.892  ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|tx_buffer[0]   ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 2.356      ; 3.473      ;
; 0.894  ; spi_16bit_master:inst347|tx_buffer[0]   ; spi_16bit_master:inst347|tx_buffer[1]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 0.069      ; 1.158      ;
+--------+-----------------------------------------+-----------------------------------------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'inst4|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                  ;
+-------+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                          ; To Node                                                                                            ; Launch Clock                                                                                     ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.263 ; Microcomputer:inst|T80s:cpu1|WR_n                                                                  ; 74164:inst37|3                                                                                     ; Microcomputer:inst|cpuClock                                                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.206      ; 3.764      ;
; 0.356 ; FPGA_IN_CDSB-                                                                                      ; 74164:inst37|3                                                                                     ; FPGA_IN_CDSB-                                                                                    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.326      ; 4.987      ;
; 0.376 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.476      ; 1.387      ;
; 0.380 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.476      ; 1.381      ;
; 0.401 ; Microcomputer:inst|T80s:cpu1|T80:u0|M1_n                                                           ; 74373:inst59|17                                                                                    ; Microcomputer:inst|cpuClock                                                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.459      ; 0.960      ;
; 0.473 ; 74165:inst103|70                                                                                   ; 74165:inst103|79                                                                                   ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.737      ;
; 0.603 ; Microcomputer:inst|T80s:cpu1|T80:u0|M1_n                                                           ; 74373:inst59|18                                                                                    ; Microcomputer:inst|cpuClock                                                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.980      ; 1.683      ;
; 0.605 ; Microcomputer:inst|T80s:cpu1|IORQ_n                                                                ; 74373:inst59|13                                                                                    ; Microcomputer:inst|cpuClock                                                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.677      ; 2.382      ;
; 0.615 ; 74165:inst103|84                                                                                   ; 74165:inst103|93                                                                                   ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.879      ;
; 0.648 ; 74165:inst103|79                                                                                   ; 74165:inst103|84                                                                                   ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.912      ;
; 0.660 ; Microcomputer:inst|T80s:cpu1|MREQ_n                                                                ; 74373:inst59|15                                                                                    ; Microcomputer:inst|cpuClock                                                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.807      ; 1.567      ;
; 0.683 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[7]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[7]    ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.951      ;
; 0.683 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[5]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[5]    ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.951      ;
; 0.684 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[11]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[11]   ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.952      ;
; 0.684 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[3]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[3]    ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.952      ;
; 0.685 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[13]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[13]   ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.953      ;
; 0.686 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[9]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[9]    ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.954      ;
; 0.687 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[14]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[14]   ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.955      ;
; 0.687 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[1]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[1]    ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.955      ;
; 0.688 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[15]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[15]   ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.956      ;
; 0.688 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]    ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.956      ;
; 0.689 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[10]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[10]   ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.957      ;
; 0.689 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[6]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[6]    ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.957      ;
; 0.690 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[12]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[12]   ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.958      ;
; 0.690 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[2]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[2]    ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.958      ;
; 0.695 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[0]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[0]    ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.982      ;
; 0.695 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[5]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.476      ; 1.706      ;
; 0.710 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[6]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.476      ; 1.721      ;
; 0.753 ; Microcomputer:inst|cpuClkCount[0]                                                                  ; Microcomputer:inst|cpuClkCount[0]                                                                  ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 1.409      ;
; 0.755 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.476      ; 1.266      ;
; 0.760 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.476      ; 1.261      ;
; 0.817 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[7]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.476      ; 1.828      ;
; 0.832 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.476      ; 1.843      ;
; 0.843 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[9]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[9]  ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 1.499      ;
; 0.899 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[2]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[2]  ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 1.555      ;
; 0.899 ; Microcomputer:inst|T80s:cpu1|WR_n                                                                  ; 74373:inst59|13                                                                                    ; Microcomputer:inst|cpuClock                                                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.677      ; 2.676      ;
; 0.903 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 1.559      ;
; 0.906 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[12] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[12] ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 1.562      ;
; 0.910 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[17] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[17] ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 1.566      ;
; 0.911 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[18] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[18] ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 1.567      ;
; 0.912 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[0]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[0]  ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 1.568      ;
; 0.914 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 1.570      ;
; 0.919 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[5]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[5]  ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 1.575      ;
; 0.927 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[19] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[19] ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 1.583      ;
; 0.928 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 1.584      ;
; 0.939 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[9]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.476      ; 1.950      ;
; 0.951 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[6]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[6]  ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 1.607      ;
; 0.954 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[10]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.476      ; 1.965      ;
; 0.979 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[14]                                                          ; 74373:inst116|18                                                                                   ; Microcomputer:inst|cpuClock                                                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.414     ; 0.665      ;
; 0.981 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[10]                                                          ; 74373:inst116|14                                                                                   ; Microcomputer:inst|cpuClock                                                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.415     ; 0.666      ;
; 1.005 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[6]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[7]    ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.273      ;
; 1.005 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[9]    ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.273      ;
; 1.005 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[7]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]    ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.273      ;
; 1.005 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[5]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[6]    ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.273      ;
; 1.006 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[3]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]    ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.274      ;
; 1.006 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[10]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[11]   ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.274      ;
; 1.006 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[11]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[12]   ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.274      ;
; 1.006 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[14]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[15]   ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.274      ;
; 1.007 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[2]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[3]    ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.275      ;
; 1.007 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[12]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[13]   ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.275      ;
; 1.007 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[13]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[14]   ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.275      ;
; 1.010 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[9]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[10]   ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.278      ;
; 1.011 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[1]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[2]    ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.279      ;
; 1.012 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[15]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16]   ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.280      ;
; 1.018 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[2]                                                           ; 74373:inst115|14                                                                                   ; Microcomputer:inst|cpuClock                                                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.452     ; 0.666      ;
; 1.021 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[14]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16]   ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.289      ;
; 1.022 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[10]   ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.290      ;
; 1.022 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[0]                                                           ; 74373:inst115|12                                                                                   ; Microcomputer:inst|cpuClock                                                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.456     ; 0.666      ;
; 1.023 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[6]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]    ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.291      ;
; 1.023 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[10]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[12]   ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.291      ;
; 1.024 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[2]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]    ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.292      ;
; 1.024 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[12]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[14]   ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.292      ;
; 1.026 ; Microcomputer:inst|cpuClkCount[0]                                                                  ; Microcomputer:inst|cpuClkCount[1]                                                                  ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 1.682      ;
; 1.034 ; FPGA_IN_CDSB-                                                                                      ; 74164:inst37|3                                                                                     ; FPGA_IN_CDSB-                                                                                    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 4.326      ; 5.165      ;
; 1.054 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[10] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[10] ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 1.710      ;
; 1.059 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[5]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.476      ; 1.570      ;
; 1.061 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[11]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.476      ; 2.072      ;
; 1.063 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[15] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[15] ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 1.719      ;
; 1.067 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[20] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[20] ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 1.723      ;
; 1.067 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[13] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[13] ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 1.723      ;
; 1.076 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[12]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.476      ; 2.087      ;
; 1.083 ; Microcomputer:inst|cpuClkCount[2]                                                                  ; Microcomputer:inst|cpuClkCount[2]                                                                  ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 1.739      ;
; 1.088 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[14] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[14] ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 1.744      ;
; 1.088 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[3]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[3]  ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 1.744      ;
; 1.097 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[7]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[9]    ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.365      ;
; 1.097 ; Microcomputer:inst|cpuClkCount[3]                                                                  ; Microcomputer:inst|cpuClkCount[3]                                                                  ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 1.753      ;
; 1.098 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[3]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[5]    ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.366      ;
; 1.098 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[5]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[7]    ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.366      ;
; 1.099 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[11]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[13]   ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.367      ;
; 1.099 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[13]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[15]   ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.367      ;
; 1.100 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[7]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[7]  ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 1.756      ;
; 1.104 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[9]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[11]   ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.372      ;
; 1.105 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[1]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[3]    ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.373      ;
; 1.109 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[11]                                                          ; 74373:inst116|15                                                                                   ; Microcomputer:inst|cpuClock                                                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.545     ; 0.664      ;
; 1.110 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[15]                                                          ; 74373:inst116|19                                                                                   ; Microcomputer:inst|cpuClock                                                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.545     ; 0.665      ;
; 1.111 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[1]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[1]  ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 1.767      ;
; 1.127 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[7]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[10]   ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.395      ;
; 1.127 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[5]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]    ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.395      ;
; 1.127 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[6]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[9]    ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.395      ;
; 1.127 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[11]   ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.395      ;
+-------+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'inst4|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                                                                       ;
+-------+-------------------------------------------+-----------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                 ; To Node                                                                                                         ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------+-----------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.381 ; vga80x40:inst7|ctrm:\counters:U_CHRY|c[1] ; vga80x40:inst7|ctrm:\counters:U_CHRY|c[1]                                                                       ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.093      ; 0.669      ;
; 0.385 ; Microcomputer:inst|T80s:cpu1|WR_n         ; 74164:inst37|3                                                                                                  ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 3.084      ; 3.764      ;
; 0.400 ; vga80x40:inst7|ctrm:\counters:U_CHRY|c[2] ; vga80x40:inst7|ctrm:\counters:U_CHRY|c[2]                                                                       ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 0.669      ;
; 0.401 ; vga80x40:inst7|losr:U_LOSR|data[0]        ; vga80x40:inst7|losr:U_LOSR|data[0]                                                                              ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; vga80x40:inst7|ctrm:\counters:U_CHRX|c[2] ; vga80x40:inst7|ctrm:\counters:U_CHRX|c[2]                                                                       ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; vga80x40:inst7|ctrm:\counters:U_CHRX|c[1] ; vga80x40:inst7|ctrm:\counters:U_CHRX|c[1]                                                                       ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.669      ;
; 0.416 ; vga80x40:inst7|\hw_cursor:counter[0]      ; vga80x40:inst7|\hw_cursor:counter[0]                                                                            ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.684      ;
; 0.417 ; vga80x40:inst7|ctrm:\counters:U_CHRY|c[0] ; vga80x40:inst7|ctrm:\counters:U_CHRY|c[0]                                                                       ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.684      ;
; 0.473 ; 74165:inst103|70                          ; 74165:inst103|79                                                                                                ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.069      ; 0.737      ;
; 0.478 ; FPGA_IN_CDSB-                             ; 74164:inst37|3                                                                                                  ; FPGA_IN_CDSB-                                     ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 4.204      ; 4.987      ;
; 0.541 ; Microcomputer:inst|T80s:cpu1|T80:u0|M1_n  ; 74373:inst59|17                                                                                                 ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.319      ; 0.960      ;
; 0.599 ; vga80x40:inst7|losr:U_LOSR|data[0]        ; vga80x40:inst7|losr:U_LOSR|data[1]                                                                              ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.867      ;
; 0.615 ; 74165:inst103|84                          ; 74165:inst103|93                                                                                                ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.069      ; 0.879      ;
; 0.648 ; 74165:inst103|79                          ; 74165:inst103|84                                                                                                ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.069      ; 0.912      ;
; 0.684 ; vga80x40:inst7|\hw_cursor:counter[2]      ; vga80x40:inst7|\hw_cursor:counter[2]                                                                            ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.952      ;
; 0.685 ; vga80x40:inst7|\hw_cursor:counter[18]     ; vga80x40:inst7|\hw_cursor:counter[18]                                                                           ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.953      ;
; 0.685 ; vga80x40:inst7|\hw_cursor:counter[12]     ; vga80x40:inst7|\hw_cursor:counter[12]                                                                           ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.953      ;
; 0.685 ; vga80x40:inst7|\hw_cursor:counter[11]     ; vga80x40:inst7|\hw_cursor:counter[11]                                                                           ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.953      ;
; 0.685 ; vga80x40:inst7|\hw_cursor:counter[9]      ; vga80x40:inst7|\hw_cursor:counter[9]                                                                            ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.953      ;
; 0.686 ; vga80x40:inst7|losr:U_LOSR|data[6]        ; vga80x40:inst7|losr:U_LOSR|data[7]                                                                              ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.954      ;
; 0.686 ; vga80x40:inst7|\hw_cursor:counter[17]     ; vga80x40:inst7|\hw_cursor:counter[17]                                                                           ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.954      ;
; 0.686 ; vga80x40:inst7|\hw_cursor:counter[15]     ; vga80x40:inst7|\hw_cursor:counter[15]                                                                           ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.954      ;
; 0.686 ; vga80x40:inst7|\hw_cursor:counter[14]     ; vga80x40:inst7|\hw_cursor:counter[14]                                                                           ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.954      ;
; 0.686 ; vga80x40:inst7|\hw_cursor:counter[10]     ; vga80x40:inst7|\hw_cursor:counter[10]                                                                           ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.954      ;
; 0.686 ; vga80x40:inst7|\hw_cursor:counter[8]      ; vga80x40:inst7|\hw_cursor:counter[8]                                                                            ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.954      ;
; 0.686 ; vga80x40:inst7|\hw_cursor:counter[7]      ; vga80x40:inst7|\hw_cursor:counter[7]                                                                            ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.954      ;
; 0.686 ; vga80x40:inst7|\hw_cursor:counter[6]      ; vga80x40:inst7|\hw_cursor:counter[6]                                                                            ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.954      ;
; 0.687 ; vga80x40:inst7|\hw_cursor:counter[16]     ; vga80x40:inst7|\hw_cursor:counter[16]                                                                           ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.955      ;
; 0.687 ; vga80x40:inst7|\hw_cursor:counter[4]      ; vga80x40:inst7|\hw_cursor:counter[4]                                                                            ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.955      ;
; 0.688 ; vga80x40:inst7|losr:U_LOSR|data[2]        ; vga80x40:inst7|losr:U_LOSR|data[3]                                                                              ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.956      ;
; 0.688 ; vga80x40:inst7|losr:U_LOSR|data[1]        ; vga80x40:inst7|losr:U_LOSR|data[2]                                                                              ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.956      ;
; 0.688 ; vga80x40:inst7|\hw_cursor:counter[20]     ; vga80x40:inst7|\hw_cursor:counter[20]                                                                           ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.956      ;
; 0.689 ; vga80x40:inst7|losr:U_LOSR|data[5]        ; vga80x40:inst7|losr:U_LOSR|data[6]                                                                              ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.957      ;
; 0.689 ; vga80x40:inst7|\hw_cursor:counter[13]     ; vga80x40:inst7|\hw_cursor:counter[13]                                                                           ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.957      ;
; 0.689 ; vga80x40:inst7|\hw_cursor:counter[5]      ; vga80x40:inst7|\hw_cursor:counter[5]                                                                            ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.957      ;
; 0.690 ; vga80x40:inst7|losr:U_LOSR|data[4]        ; vga80x40:inst7|losr:U_LOSR|data[5]                                                                              ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.958      ;
; 0.690 ; vga80x40:inst7|losr:U_LOSR|data[3]        ; vga80x40:inst7|losr:U_LOSR|data[4]                                                                              ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.958      ;
; 0.690 ; vga80x40:inst7|\hw_cursor:counter[3]      ; vga80x40:inst7|\hw_cursor:counter[3]                                                                            ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.958      ;
; 0.691 ; vga80x40:inst7|\hw_cursor:counter[21]     ; vga80x40:inst7|\hw_cursor:counter[21]                                                                           ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.959      ;
; 0.691 ; vga80x40:inst7|\hw_cursor:counter[19]     ; vga80x40:inst7|\hw_cursor:counter[19]                                                                           ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.959      ;
; 0.694 ; vga80x40:inst7|ctrm:\counters:U_HCTR|c[2] ; vga80x40:inst7|ctrm:\counters:U_HCTR|c[2]                                                                       ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.090      ; 0.979      ;
; 0.696 ; vga80x40:inst7|ctrm:\counters:U_HCTR|c[5] ; vga80x40:inst7|ctrm:\counters:U_HCTR|c[5]                                                                       ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.090      ; 0.981      ;
; 0.701 ; vga80x40:inst7|ctrm:\counters:U_HCTR|c[6] ; vga80x40:inst7|ctrm:\counters:U_HCTR|c[6]                                                                       ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.090      ; 0.986      ;
; 0.708 ; vga80x40:inst7|\hw_cursor:counter[1]      ; vga80x40:inst7|\hw_cursor:counter[1]                                                                            ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.976      ;
; 0.708 ; vga80x40:inst7|ctrm:\counters:U_VCTR|c[1] ; vga80x40:inst7|ctrm:\counters:U_VCTR|c[1]                                                                       ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.976      ;
; 0.711 ; vga80x40:inst7|\hw_cursor:counter[22]     ; vga80x40:inst7|\hw_cursor:counter[22]                                                                           ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.979      ;
; 0.711 ; vga80x40:inst7|ctrm:\counters:U_VCTR|c[4] ; vga80x40:inst7|ctrm:\counters:U_VCTR|c[4]                                                                       ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.979      ;
; 0.711 ; vga80x40:inst7|ctrm:\counters:U_HCTR|c[0] ; vga80x40:inst7|ctrm:\counters:U_HCTR|c[0]                                                                       ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.090      ; 0.996      ;
; 0.712 ; vga80x40:inst7|ctrm:\counters:U_VCTR|c[7] ; vga80x40:inst7|ctrm:\counters:U_VCTR|c[7]                                                                       ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.980      ;
; 0.712 ; vga80x40:inst7|ctrm:\counters:U_VCTR|c[5] ; vga80x40:inst7|ctrm:\counters:U_VCTR|c[5]                                                                       ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.980      ;
; 0.716 ; vga80x40:inst7|ctrm:\counters:U_VCTR|c[6] ; vga80x40:inst7|ctrm:\counters:U_VCTR|c[6]                                                                       ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.984      ;
; 0.717 ; vga80x40:inst7|ctrm:\counters:U_VCTR|c[8] ; vga80x40:inst7|ctrm:\counters:U_VCTR|c[8]                                                                       ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.985      ;
; 0.743 ; Microcomputer:inst|T80s:cpu1|T80:u0|M1_n  ; 74373:inst59|18                                                                                                 ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.840      ; 1.683      ;
; 0.745 ; Microcomputer:inst|T80s:cpu1|IORQ_n       ; 74373:inst59|13                                                                                                 ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 1.537      ; 2.382      ;
; 0.772 ; vga80x40:inst7|ctrm:\counters:U_CHRX|c[1] ; vga80x40:inst7|ctrm:\counters:U_CHRX|c[2]                                                                       ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 1.039      ;
; 0.773 ; vga80x40:inst7|ctrm:\counters:U_CHRX|c[0] ; vga80x40:inst7|ctrm:\counters:U_CHRX|c[2]                                                                       ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 1.040      ;
; 0.775 ; vga80x40:inst7|ctrm:\counters:U_CHRX|c[0] ; vga80x40:inst7|ctrm:\counters:U_CHRX|c[1]                                                                       ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 1.042      ;
; 0.800 ; Microcomputer:inst|T80s:cpu1|MREQ_n       ; 74373:inst59|15                                                                                                 ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.667      ; 1.567      ;
; 0.820 ; vga80x40:inst7|ctrm:\counters:U_CHRY|c[0] ; FPGA_ROM:inst240|altsyncram:altsyncram_component|altsyncram_b2a1:auto_generated|ram_block1a2~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.430      ; 1.480      ;
; 0.834 ; vga80x40:inst7|\hw_cursor:counter[0]      ; vga80x40:inst7|\hw_cursor:counter[1]                                                                            ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 1.102      ;
; 0.838 ; vga80x40:inst7|ctrm:\counters:U_HCTR|c[7] ; vga80x40:inst7|ctrm:\counters:U_HCTR|c[7]                                                                       ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.090      ; 1.123      ;
; 0.948 ; vga80x40:inst7|losr:U_LOSR|data[7]        ; vga80x40:inst7|B                                                                                                ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 1.216      ;
; 0.953 ; Microcomputer:inst|cpuClkCount[0]         ; Microcomputer:inst|cpuClkCount[0]                                                                               ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.231      ; 1.409      ;
; 0.954 ; vga80x40:inst7|losr:U_LOSR|data[7]        ; vga80x40:inst7|R                                                                                                ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 1.222      ;
; 0.955 ; vga80x40:inst7|losr:U_LOSR|data[7]        ; vga80x40:inst7|G                                                                                                ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 1.223      ;
; 0.997 ; vga80x40:inst7|ctrm:\counters:U_VCTR|c[2] ; vga80x40:inst7|vsync_int                                                                                        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.067      ; 1.259      ;
; 1.002 ; vga80x40:inst7|\hw_cursor:counter[11]     ; vga80x40:inst7|\hw_cursor:counter[12]                                                                           ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.075      ; 1.272      ;
; 1.004 ; vga80x40:inst7|\hw_cursor:counter[1]      ; vga80x40:inst7|\hw_cursor:counter[2]                                                                            ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 1.272      ;
; 1.004 ; vga80x40:inst7|\hw_cursor:counter[9]      ; vga80x40:inst7|\hw_cursor:counter[10]                                                                           ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 1.272      ;
; 1.005 ; vga80x40:inst7|\hw_cursor:counter[13]     ; vga80x40:inst7|\hw_cursor:counter[14]                                                                           ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 1.273      ;
; 1.005 ; vga80x40:inst7|\hw_cursor:counter[17]     ; vga80x40:inst7|\hw_cursor:counter[18]                                                                           ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 1.273      ;
; 1.005 ; vga80x40:inst7|\hw_cursor:counter[7]      ; vga80x40:inst7|\hw_cursor:counter[8]                                                                            ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 1.273      ;
; 1.005 ; vga80x40:inst7|\hw_cursor:counter[15]     ; vga80x40:inst7|\hw_cursor:counter[16]                                                                           ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 1.273      ;
; 1.006 ; vga80x40:inst7|\hw_cursor:counter[2]      ; vga80x40:inst7|\hw_cursor:counter[3]                                                                            ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 1.274      ;
; 1.007 ; vga80x40:inst7|\hw_cursor:counter[5]      ; vga80x40:inst7|\hw_cursor:counter[6]                                                                            ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 1.275      ;
; 1.007 ; vga80x40:inst7|\hw_cursor:counter[3]      ; vga80x40:inst7|\hw_cursor:counter[4]                                                                            ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 1.275      ;
; 1.007 ; vga80x40:inst7|\hw_cursor:counter[18]     ; vga80x40:inst7|\hw_cursor:counter[19]                                                                           ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 1.275      ;
; 1.008 ; vga80x40:inst7|\hw_cursor:counter[19]     ; vga80x40:inst7|\hw_cursor:counter[20]                                                                           ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 1.276      ;
; 1.008 ; vga80x40:inst7|\hw_cursor:counter[21]     ; vga80x40:inst7|\hw_cursor:counter[22]                                                                           ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 1.276      ;
; 1.009 ; vga80x40:inst7|\hw_cursor:counter[12]     ; vga80x40:inst7|\hw_cursor:counter[13]                                                                           ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 1.277      ;
; 1.010 ; vga80x40:inst7|\hw_cursor:counter[10]     ; vga80x40:inst7|\hw_cursor:counter[11]                                                                           ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 1.278      ;
; 1.010 ; vga80x40:inst7|\hw_cursor:counter[8]      ; vga80x40:inst7|\hw_cursor:counter[9]                                                                            ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 1.278      ;
; 1.010 ; vga80x40:inst7|\hw_cursor:counter[14]     ; vga80x40:inst7|\hw_cursor:counter[15]                                                                           ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 1.278      ;
; 1.010 ; vga80x40:inst7|\hw_cursor:counter[6]      ; vga80x40:inst7|\hw_cursor:counter[7]                                                                            ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 1.278      ;
; 1.010 ; vga80x40:inst7|ctrm:\counters:U_HCTR|c[1] ; vga80x40:inst7|ctrm:\counters:U_HCTR|c[2]                                                                       ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.090      ; 1.295      ;
; 1.011 ; vga80x40:inst7|\hw_cursor:counter[16]     ; vga80x40:inst7|\hw_cursor:counter[17]                                                                           ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 1.279      ;
; 1.011 ; vga80x40:inst7|\hw_cursor:counter[4]      ; vga80x40:inst7|\hw_cursor:counter[5]                                                                            ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 1.279      ;
; 1.012 ; vga80x40:inst7|\hw_cursor:counter[20]     ; vga80x40:inst7|\hw_cursor:counter[21]                                                                           ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 1.280      ;
; 1.017 ; vga80x40:inst7|\hw_cursor:counter[11]     ; vga80x40:inst7|\hw_cursor:counter[13]                                                                           ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.075      ; 1.287      ;
; 1.018 ; vga80x40:inst7|ctrm:\counters:U_HCTR|c[5] ; vga80x40:inst7|ctrm:\counters:U_HCTR|c[6]                                                                       ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.090      ; 1.303      ;
; 1.019 ; vga80x40:inst7|\hw_cursor:counter[1]      ; vga80x40:inst7|\hw_cursor:counter[3]                                                                            ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 1.287      ;
; 1.019 ; vga80x40:inst7|\hw_cursor:counter[9]      ; vga80x40:inst7|\hw_cursor:counter[11]                                                                           ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 1.287      ;
; 1.020 ; vga80x40:inst7|ctrm:\counters:U_HCTR|c[6] ; vga80x40:inst7|ctrm:\counters:U_HCTR|c[7]                                                                       ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.090      ; 1.305      ;
; 1.020 ; vga80x40:inst7|\hw_cursor:counter[17]     ; vga80x40:inst7|\hw_cursor:counter[19]                                                                           ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 1.288      ;
; 1.020 ; vga80x40:inst7|\hw_cursor:counter[7]      ; vga80x40:inst7|\hw_cursor:counter[9]                                                                            ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 1.288      ;
; 1.020 ; vga80x40:inst7|\hw_cursor:counter[15]     ; vga80x40:inst7|\hw_cursor:counter[17]                                                                           ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 1.288      ;
; 1.022 ; vga80x40:inst7|ctrm:\counters:U_HCTR|c[4] ; vga80x40:inst7|ctrm:\counters:U_HCTR|c[5]                                                                       ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.090      ; 1.307      ;
; 1.023 ; vga80x40:inst7|\hw_cursor:counter[13]     ; vga80x40:inst7|\hw_cursor:counter[15]                                                                           ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 1.291      ;
; 1.023 ; vga80x40:inst7|\hw_cursor:counter[5]      ; vga80x40:inst7|\hw_cursor:counter[7]                                                                            ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 1.291      ;
; 1.024 ; vga80x40:inst7|ctrm:\counters:U_HCTR|c[0] ; vga80x40:inst7|ctrm:\counters:U_HCTR|c[2]                                                                       ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.090      ; 1.309      ;
+-------+-------------------------------------------+-----------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLK_50'                                                                                                                                                                                                                                                                                                                                   ;
+-------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                           ; To Node                                                                                             ; Launch Clock                                                                               ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 0.400 ; ps2_keyboard_to_ascii:inst162|shift_r                                                               ; ps2_keyboard_to_ascii:inst162|shift_r                                                               ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; ps2_keyboard_to_ascii:inst162|caps_lock                                                             ; ps2_keyboard_to_ascii:inst162|caps_lock                                                             ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; ps2_keyboard_to_ascii:inst162|shift_l                                                               ; ps2_keyboard_to_ascii:inst162|shift_l                                                               ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[0] ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[0] ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[1] ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[1] ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[2] ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[2] ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[3] ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[3] ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[4] ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[4] ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[5] ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[5] ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[7] ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[7] ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.074      ; 0.669      ;
; 0.401 ; uart:inst8|tx_out                                                                                   ; uart:inst8|tx_out                                                                                   ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart:inst8|tx_data[7]                                                                               ; uart:inst8|tx_data[7]                                                                               ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart:inst8|recv_state.RX_ERROR                                                                      ; uart:inst8|recv_state.RX_ERROR                                                                      ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; ps2_keyboard_to_ascii:inst162|control_l                                                             ; ps2_keyboard_to_ascii:inst162|control_l                                                             ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; ps2_keyboard_to_ascii:inst162|control_r                                                             ; ps2_keyboard_to_ascii:inst162|control_r                                                             ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; ps2_keyboard_to_ascii:inst162|e0_code                                                               ; ps2_keyboard_to_ascii:inst162|e0_code                                                               ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; ps2_keyboard_to_ascii:inst162|break                                                                 ; ps2_keyboard_to_ascii:inst162|break                                                                 ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart:inst8|tx_bits_remaining[0]                                                                     ; uart:inst8|tx_bits_remaining[0]                                                                     ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart:inst8|tx_bits_remaining[1]                                                                     ; uart:inst8|tx_bits_remaining[1]                                                                     ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart:inst8|tx_bits_remaining[2]                                                                     ; uart:inst8|tx_bits_remaining[2]                                                                     ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart:inst8|tx_bits_remaining[3]                                                                     ; uart:inst8|tx_bits_remaining[3]                                                                     ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; uart:inst8|rx_bits_remaining[2]                                                                     ; uart:inst8|rx_bits_remaining[2]                                                                     ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart:inst8|recv_state.RX_READ_BITS                                                                  ; uart:inst8|recv_state.RX_READ_BITS                                                                  ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart:inst8|recv_state.RX_DELAY_RESTART                                                              ; uart:inst8|recv_state.RX_DELAY_RESTART                                                              ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[8]  ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[8]  ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[0]  ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[0]  ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[1]  ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[1]  ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[2]  ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[2]  ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[3]  ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[3]  ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[4]  ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[4]  ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[5]  ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[5]  ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[6]  ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[6]  ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[7]  ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[7]  ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[8] ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[8] ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[6] ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[6] ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.072      ; 0.669      ;
; 0.469 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|count_idle[11]                            ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|count_idle[11]                            ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.073      ; 0.737      ;
; 0.471 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|sync_ffs[1]                               ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|flipflops[0]   ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.072      ; 0.738      ;
; 0.476 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|flipflops[1]   ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[8] ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.072      ; 0.743      ;
; 0.485 ; ps2_keyboard_to_ascii:inst162|break                                                                 ; ps2_keyboard_to_ascii:inst162|control_l                                                             ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.073      ; 0.753      ;
; 0.487 ; ps2_keyboard_to_ascii:inst162|break                                                                 ; ps2_keyboard_to_ascii:inst162|control_r                                                             ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.073      ; 0.755      ;
; 0.497 ; ps2_keyboard_to_ascii:inst162|state.translate                                                       ; ps2_keyboard_to_ascii:inst162|state.output                                                          ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.073      ; 0.765      ;
; 0.498 ; ps2_keyboard_to_ascii:inst162|state.translate                                                       ; ps2_keyboard_to_ascii:inst162|state.ready                                                           ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.073      ; 0.766      ;
; 0.509 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|flipflops[0]   ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|flipflops[1]   ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.072      ; 0.776      ;
; 0.516 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|flipflops[0]    ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|flipflops[1]    ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.072      ; 0.783      ;
; 0.598 ; uart:inst8|tx_data[2]                                                                               ; uart:inst8|tx_data[1]                                                                               ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.073      ; 0.866      ;
; 0.605 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[5]                               ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_code[4]                               ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; -0.500       ; 0.799      ; 1.119      ;
; 0.607 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[7]                               ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_code[6]                               ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; -0.500       ; 0.799      ; 1.121      ;
; 0.621 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[8]                               ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_code[7]                               ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; -0.500       ; 0.799      ; 1.135      ;
; 0.623 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[4]                               ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_code[3]                               ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; -0.500       ; 0.799      ; 1.137      ;
; 0.638 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[1]                               ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_code[0]                               ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; -0.500       ; 0.799      ; 1.152      ;
; 0.644 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[3]                               ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_code[2]                               ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; -0.500       ; 0.799      ; 1.158      ;
; 0.691 ; uart:inst8|tx_data[3]                                                                               ; uart:inst8|tx_data[2]                                                                               ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.073      ; 0.959      ;
; 0.691 ; uart:inst8|tx_data[5]                                                                               ; uart:inst8|tx_data[4]                                                                               ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.073      ; 0.959      ;
; 0.692 ; uart:inst8|tx_data[4]                                                                               ; uart:inst8|tx_data[3]                                                                               ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.073      ; 0.960      ;
; 0.693 ; uart:inst8|tx_data[6]                                                                               ; uart:inst8|tx_data[5]                                                                               ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.073      ; 0.961      ;
; 0.706 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|count_idle[5]                             ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|count_idle[5]                             ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.073      ; 0.974      ;
; 0.707 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|count_idle[4]                             ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|count_idle[4]                             ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.073      ; 0.975      ;
; 0.707 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|count_idle[2]                             ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|count_idle[2]                             ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.073      ; 0.975      ;
; 0.707 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|count_idle[1]                             ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|count_idle[1]                             ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.073      ; 0.975      ;
; 0.708 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|count_idle[10]                            ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|count_idle[10]                            ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.073      ; 0.976      ;
; 0.708 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|count_idle[3]                             ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|count_idle[3]                             ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.073      ; 0.976      ;
; 0.709 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|count_idle[7]                             ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|count_idle[7]                             ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.073      ; 0.977      ;
; 0.709 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|count_idle[9]                             ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|count_idle[9]                             ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.073      ; 0.977      ;
; 0.712 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|count_idle[8]                             ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|count_idle[8]                             ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.073      ; 0.980      ;
; 0.712 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|count_idle[6]                             ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|count_idle[6]                             ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.073      ; 0.980      ;
; 0.720 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|flipflops[0]   ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[8] ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.072      ; 0.987      ;
; 0.729 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|flipflops[1]    ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[8]  ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.072      ; 0.996      ;
; 0.730 ; ps2_keyboard_to_ascii:inst162|state.new_code                                                        ; ps2_keyboard_to_ascii:inst162|break                                                                 ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.073      ; 0.998      ;
; 0.730 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|flipflops[0]    ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[8]  ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.072      ; 0.997      ;
; 0.734 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|count_idle[0]                             ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|count_idle[0]                             ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.073      ; 1.002      ;
; 0.742 ; ps2_keyboard_to_ascii:inst162|e0_code                                                               ; ps2_keyboard_to_ascii:inst162|control_l                                                             ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.073      ; 1.010      ;
; 0.748 ; ps2_keyboard_to_ascii:inst162|break                                                                 ; ps2_keyboard_to_ascii:inst162|state.output                                                          ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.073      ; 1.016      ;
; 0.750 ; uart:inst8|recv_state.RX_RECEIVED                                                                   ; uart:inst8|recv_state.RX_IDLE                                                                       ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.072      ; 1.017      ;
; 0.750 ; uart:inst8|rx_bits_remaining[1]                                                                     ; uart:inst8|rx_bits_remaining[2]                                                                     ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.072      ; 1.017      ;
; 0.758 ; uart:inst8|rx_bits_remaining[0]                                                                     ; uart:inst8|rx_bits_remaining[2]                                                                     ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.072      ; 1.025      ;
; 0.787 ; ps2_keyboard_to_ascii:inst162|e0_code                                                               ; ps2_keyboard_to_ascii:inst162|control_r                                                             ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.073      ; 1.055      ;
; 0.813 ; ps2_keyboard_to_ascii:inst162|state.ready                                                           ; ps2_keyboard_to_ascii:inst162|break                                                                 ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.073      ; 1.081      ;
; 0.814 ; ps2_keyboard_to_ascii:inst162|state.ready                                                           ; ps2_keyboard_to_ascii:inst162|e0_code                                                               ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.073      ; 1.082      ;
; 0.832 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[2]                               ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_code[1]                               ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; -0.500       ; 0.799      ; 1.346      ;
; 0.835 ; uart:inst8|rx_data[3]                                                                               ; uart:inst8|rx_data[2]                                                                               ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.073      ; 1.103      ;
; 0.860 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|flipflops[0]    ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[2]  ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.072      ; 1.127      ;
; 0.867 ; uart:inst8|recv_state.RX_ERROR                                                                      ; uart:inst8|rx_countdown[3]                                                                          ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.074      ; 1.136      ;
; 0.906 ; ps2_keyboard_to_ascii:inst162|state.new_code                                                        ; ps2_keyboard_to_ascii:inst162|e0_code                                                               ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.073      ; 1.174      ;
; 0.910 ; uart:inst8|tx_data[1]                                                                               ; uart:inst8|tx_data[0]                                                                               ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.073      ; 1.178      ;
; 0.968 ; FPGA_IN_BOARD_RESET-                                                                                ; uart:inst8|rx_countdown[2]                                                                          ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 0.000        ; 2.403      ; 3.596      ;
; 0.986 ; ps2_keyboard_to_ascii:inst162|state.ready                                                           ; ps2_keyboard_to_ascii:inst162|state.ready                                                           ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.073      ; 1.254      ;
; 1.000 ; FPGA_IN_BOARD_RESET-                                                                                ; uart:inst8|rx_countdown[1]                                                                          ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 0.000        ; 2.402      ; 3.627      ;
; 1.005 ; FPGA_IN_BOARD_RESET-                                                                                ; uart:inst8|tx_state.TX_DELAY_RESTART                                                                ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 0.000        ; 2.403      ; 3.633      ;
; 1.007 ; FPGA_IN_BOARD_RESET-                                                                                ; uart:inst8|rx_bits_remaining[3]                                                                     ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 0.000        ; 2.403      ; 3.635      ;
; 1.009 ; uart:inst8|rx_data[2]                                                                               ; uart:inst8|rx_data[1]                                                                               ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.073      ; 1.277      ;
; 1.024 ; uart:inst8|rx_data[6]                                                                               ; uart:inst8|rx_data[5]                                                                               ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.073      ; 1.292      ;
; 1.026 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|count_idle[4]                             ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|count_idle[5]                             ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.073      ; 1.294      ;
; 1.026 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|count_idle[2]                             ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|count_idle[3]                             ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.073      ; 1.294      ;
; 1.027 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|count_idle[10]                            ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|count_idle[11]                            ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.073      ; 1.295      ;
; 1.027 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|count_idle[0]                             ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|count_idle[1]                             ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.073      ; 1.295      ;
; 1.028 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|count_idle[5]                             ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|count_idle[6]                             ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.073      ; 1.296      ;
; 1.029 ; FPGA_IN_BOARD_RESET-                                                                                ; uart:inst8|tx_state.TX_IDLE                                                                         ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 0.000        ; 2.403      ; 3.657      ;
; 1.030 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|count_idle[6]                             ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|count_idle[7]                             ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.073      ; 1.298      ;
; 1.030 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|count_idle[8]                             ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|count_idle[9]                             ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.073      ; 1.298      ;
; 1.031 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|count_idle[1]                             ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|count_idle[2]                             ; CLK_50                                                                                     ; CLK_50      ; 0.000        ; 0.073      ; 1.299      ;
+-------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'Microcomputer:inst|cpuClock'                                                                                                                                                                                 ;
+-------+--------------------------------------------------------------+--------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node                                                    ; To Node                                                      ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------+--------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; 0.401 ; Microcomputer:inst|T80s:cpu1|T80:u0|TState[0]                ; Microcomputer:inst|T80s:cpu1|T80:u0|TState[0]                ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Microcomputer:inst|T80s:cpu1|T80:u0|TState[1]                ; Microcomputer:inst|T80s:cpu1|T80:u0|TState[1]                ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Microcomputer:inst|T80s:cpu1|T80:u0|TState[2]                ; Microcomputer:inst|T80s:cpu1|T80:u0|TState[2]                ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Microcomputer:inst|T80s:cpu1|T80:u0|IntE_FF2                 ; Microcomputer:inst|T80s:cpu1|T80:u0|IntE_FF2                 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Microcomputer:inst|T80s:cpu1|T80:u0|PC[0]                    ; Microcomputer:inst|T80s:cpu1|T80:u0|PC[0]                    ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Microcomputer:inst|T80s:cpu1|T80:u0|BTR_r                    ; Microcomputer:inst|T80s:cpu1|T80:u0|BTR_r                    ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Microcomputer:inst|T80s:cpu1|T80:u0|Alternate                ; Microcomputer:inst|T80s:cpu1|T80:u0|Alternate                ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Microcomputer:inst|T80s:cpu1|T80:u0|IntCycle                 ; Microcomputer:inst|T80s:cpu1|T80:u0|IntCycle                 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Microcomputer:inst|T80s:cpu1|T80:u0|R[7]                     ; Microcomputer:inst|T80s:cpu1|T80:u0|R[7]                     ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; Microcomputer:inst|T80s:cpu1|T80:u0|XY_Ind                   ; Microcomputer:inst|T80s:cpu1|T80:u0|XY_Ind                   ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.072      ; 0.669      ;
; 0.430 ; Microcomputer:inst|T80s:cpu1|T80:u0|M1_n                     ; Microcomputer:inst|T80s:cpu1|T80:u0|M1_n                     ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.044      ; 0.669      ;
; 0.502 ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[3]                   ; Microcomputer:inst|T80s:cpu1|T80:u0|Ap[3]                    ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.073      ; 0.770      ;
; 0.507 ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[0]                   ; Microcomputer:inst|T80s:cpu1|T80:u0|Ap[0]                    ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.072      ; 0.774      ;
; 0.514 ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[4]                   ; Microcomputer:inst|T80s:cpu1|T80:u0|Ap[4]                    ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.073      ; 0.782      ;
; 0.677 ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[7]                   ; Microcomputer:inst|T80s:cpu1|T80:u0|Ap[7]                    ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.073      ; 0.945      ;
; 0.677 ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[2]                   ; Microcomputer:inst|T80s:cpu1|T80:u0|Ap[2]                    ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.072      ; 0.944      ;
; 0.689 ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[1]                   ; Microcomputer:inst|T80s:cpu1|T80:u0|Ap[1]                    ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.072      ; 0.956      ;
; 0.697 ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[6]                   ; Microcomputer:inst|T80s:cpu1|T80:u0|Ap[6]                    ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.073      ; 0.965      ;
; 0.707 ; Microcomputer:inst|T80s:cpu1|T80:u0|R[5]                     ; Microcomputer:inst|T80s:cpu1|T80:u0|R[5]                     ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.072      ; 0.974      ;
; 0.708 ; Microcomputer:inst|T80s:cpu1|T80:u0|R[2]                     ; Microcomputer:inst|T80s:cpu1|T80:u0|R[2]                     ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.072      ; 0.975      ;
; 0.709 ; Microcomputer:inst|T80s:cpu1|T80:u0|R[1]                     ; Microcomputer:inst|T80s:cpu1|T80:u0|R[1]                     ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.072      ; 0.976      ;
; 0.709 ; Microcomputer:inst|T80s:cpu1|T80:u0|R[3]                     ; Microcomputer:inst|T80s:cpu1|T80:u0|R[3]                     ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.072      ; 0.976      ;
; 0.715 ; Microcomputer:inst|T80s:cpu1|T80:u0|R[6]                     ; Microcomputer:inst|T80s:cpu1|T80:u0|R[6]                     ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.072      ; 0.982      ;
; 0.721 ; Microcomputer:inst|T80s:cpu1|T80:u0|I[5]                     ; Microcomputer:inst|T80s:cpu1|T80:u0|A[13]                    ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.072      ; 0.988      ;
; 0.731 ; Microcomputer:inst|T80s:cpu1|T80:u0|R[4]                     ; Microcomputer:inst|T80s:cpu1|T80:u0|R[4]                     ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.072      ; 0.998      ;
; 0.732 ; Microcomputer:inst|T80s:cpu1|T80:u0|Ap[1]                    ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[1]                   ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.072      ; 0.999      ;
; 0.733 ; Microcomputer:inst|T80s:cpu1|T80:u0|Ap[7]                    ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[7]                   ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.073      ; 1.001      ;
; 0.733 ; Microcomputer:inst|T80s:cpu1|T80:u0|Ap[2]                    ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[2]                   ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.072      ; 1.000      ;
; 0.734 ; Microcomputer:inst|T80s:cpu1|T80:u0|Ap[0]                    ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[0]                   ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.072      ; 1.001      ;
; 0.735 ; Microcomputer:inst|T80s:cpu1|T80:u0|Ap[4]                    ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[4]                   ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.073      ; 1.003      ;
; 0.735 ; Microcomputer:inst|T80s:cpu1|T80:u0|Ap[6]                    ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[6]                   ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.073      ; 1.003      ;
; 0.735 ; Microcomputer:inst|T80s:cpu1|T80:u0|R[0]                     ; Microcomputer:inst|T80s:cpu1|T80:u0|R[0]                     ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.072      ; 1.002      ;
; 0.736 ; Microcomputer:inst|T80s:cpu1|T80:u0|Ap[3]                    ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[3]                   ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.073      ; 1.004      ;
; 0.773 ; Microcomputer:inst|T80s:cpu1|T80:u0|Ap[5]                    ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[5]                   ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.072      ; 1.040      ;
; 0.826 ; Microcomputer:inst|T80s:cpu1|T80:u0|MCycle[0]                ; Microcomputer:inst|T80s:cpu1|T80:u0|Pre_XY_F_M[0]            ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.072      ; 1.093      ;
; 0.843 ; Microcomputer:inst|T80s:cpu1|T80:u0|TState[0]                ; Microcomputer:inst|T80s:cpu1|T80:u0|TState[1]                ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.073      ; 1.111      ;
; 0.883 ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[5]                   ; Microcomputer:inst|T80s:cpu1|T80:u0|Ap[5]                    ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.072      ; 1.150      ;
; 0.909 ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[5]                   ; Microcomputer:inst|T80s:cpu1|T80:u0|I[5]                     ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.076      ; 1.180      ;
; 1.002 ; Microcomputer:inst|T80s:cpu1|T80:u0|MCycle[2]                ; Microcomputer:inst|T80s:cpu1|T80:u0|Pre_XY_F_M[2]            ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.073      ; 1.270      ;
; 1.006 ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[4]                   ; Microcomputer:inst|T80s:cpu1|T80:u0|I[4]                     ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.043      ; 1.244      ;
; 1.027 ; Microcomputer:inst|T80s:cpu1|T80:u0|R[2]                     ; Microcomputer:inst|T80s:cpu1|T80:u0|R[3]                     ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.072      ; 1.294      ;
; 1.029 ; Microcomputer:inst|T80s:cpu1|T80:u0|R[0]                     ; Microcomputer:inst|T80s:cpu1|T80:u0|R[1]                     ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.072      ; 1.296      ;
; 1.029 ; Microcomputer:inst|T80s:cpu1|T80:u0|R[5]                     ; Microcomputer:inst|T80s:cpu1|T80:u0|R[6]                     ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.072      ; 1.296      ;
; 1.033 ; Microcomputer:inst|T80s:cpu1|T80:u0|R[1]                     ; Microcomputer:inst|T80s:cpu1|T80:u0|R[2]                     ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.072      ; 1.300      ;
; 1.033 ; Microcomputer:inst|T80s:cpu1|T80:u0|R[3]                     ; Microcomputer:inst|T80s:cpu1|T80:u0|R[4]                     ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.072      ; 1.300      ;
; 1.042 ; Microcomputer:inst|T80s:cpu1|T80:u0|TState[1]                ; Microcomputer:inst|T80s:cpu1|T80:u0|IntE_FF1                 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.073      ; 1.310      ;
; 1.042 ; Microcomputer:inst|T80s:cpu1|T80:u0|R[2]                     ; Microcomputer:inst|T80s:cpu1|T80:u0|R[4]                     ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.072      ; 1.309      ;
; 1.045 ; Microcomputer:inst|T80s:cpu1|T80:u0|R[0]                     ; Microcomputer:inst|T80s:cpu1|T80:u0|R[2]                     ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.072      ; 1.312      ;
; 1.050 ; Microcomputer:inst|T80s:cpu1|T80:u0|R[4]                     ; Microcomputer:inst|T80s:cpu1|T80:u0|R[5]                     ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.072      ; 1.317      ;
; 1.065 ; Microcomputer:inst|T80s:cpu1|T80:u0|R[4]                     ; Microcomputer:inst|T80s:cpu1|T80:u0|R[6]                     ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.072      ; 1.332      ;
; 1.101 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[4]                     ; Microcomputer:inst|T80s:cpu1|T80:u0|Fp[4]                    ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.073      ; 1.369      ;
; 1.117 ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[3]                   ; Microcomputer:inst|T80s:cpu1|T80:u0|I[3]                     ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.043      ; 1.355      ;
; 1.120 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[1]                     ; Microcomputer:inst|T80s:cpu1|T80:u0|Fp[1]                    ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.073      ; 1.388      ;
; 1.127 ; Microcomputer:inst|T80s:cpu1|T80:u0|R[1]                     ; Microcomputer:inst|T80s:cpu1|T80:u0|R[3]                     ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.072      ; 1.394      ;
; 1.128 ; Microcomputer:inst|T80s:cpu1|T80:u0|R[3]                     ; Microcomputer:inst|T80s:cpu1|T80:u0|R[5]                     ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.072      ; 1.395      ;
; 1.130 ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[2]                   ; Microcomputer:inst|T80s:cpu1|T80:u0|I[2]                     ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.073      ; 1.398      ;
; 1.132 ; Microcomputer:inst|T80s:cpu1|T80:u0|I[0]                     ; Microcomputer:inst|T80s:cpu1|T80:u0|A[8]                     ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.076      ; 1.403      ;
; 1.133 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[7]                     ; Microcomputer:inst|T80s:cpu1|T80:u0|Fp[7]                    ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.067      ; 1.395      ;
; 1.133 ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[0]                   ; Microcomputer:inst|T80s:cpu1|T80:u0|I[0]                     ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.073      ; 1.401      ;
; 1.149 ; Microcomputer:inst|T80s:cpu1|T80:u0|R[2]                     ; Microcomputer:inst|T80s:cpu1|T80:u0|R[5]                     ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.072      ; 1.416      ;
; 1.151 ; Microcomputer:inst|T80s:cpu1|T80:u0|R[0]                     ; Microcomputer:inst|T80s:cpu1|T80:u0|R[3]                     ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.072      ; 1.418      ;
; 1.153 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[3]                     ; Microcomputer:inst|T80s:cpu1|T80:u0|Fp[3]                    ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.060      ; 1.408      ;
; 1.155 ; Microcomputer:inst|T80s:cpu1|T80:u0|R[1]                     ; Microcomputer:inst|T80s:cpu1|T80:u0|R[4]                     ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.072      ; 1.422      ;
; 1.155 ; Microcomputer:inst|T80s:cpu1|T80:u0|R[3]                     ; Microcomputer:inst|T80s:cpu1|T80:u0|R[6]                     ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.072      ; 1.422      ;
; 1.157 ; Microcomputer:inst|T80s:cpu1|T80:u0|BusB[1]                  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[1]                    ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.072      ; 1.424      ;
; 1.161 ; Microcomputer:inst|T80s:cpu1|T80:u0|XY_State[1]              ; Microcomputer:inst|T80s:cpu1|T80:u0|RegAddrA_r[2]            ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.093      ; 1.449      ;
; 1.164 ; Microcomputer:inst|T80s:cpu1|T80:u0|R[2]                     ; Microcomputer:inst|T80s:cpu1|T80:u0|R[6]                     ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.072      ; 1.431      ;
; 1.167 ; Microcomputer:inst|T80s:cpu1|T80:u0|R[0]                     ; Microcomputer:inst|T80s:cpu1|T80:u0|R[4]                     ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.072      ; 1.434      ;
; 1.177 ; Microcomputer:inst|T80s:cpu1|T80:u0|MCycle[1]                ; Microcomputer:inst|T80s:cpu1|T80:u0|Pre_XY_F_M[1]            ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.073      ; 1.445      ;
; 1.181 ; Microcomputer:inst|T80s:cpu1|T80:u0|TState[0]                ; Microcomputer:inst|T80s:cpu1|T80:u0|IntE_FF1                 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.073      ; 1.449      ;
; 1.201 ; Microcomputer:inst|T80s:cpu1|T80:u0|RegBusA_r[15]            ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[3][7] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.496      ; 1.892      ;
; 1.217 ; Microcomputer:inst|T80s:cpu1|T80:u0|TmpAddr[10]              ; Microcomputer:inst|T80s:cpu1|T80:u0|A[10]                    ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.072      ; 1.484      ;
; 1.220 ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[2][5] ; Microcomputer:inst|T80s:cpu1|T80:u0|RegBusA_r[13]            ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; -0.406     ; 1.009      ;
; 1.223 ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[5][3] ; Microcomputer:inst|T80s:cpu1|T80:u0|RegBusA_r[3]             ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; -0.409     ; 1.009      ;
; 1.224 ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[5][5] ; Microcomputer:inst|T80s:cpu1|T80:u0|RegBusA_r[5]             ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; -0.409     ; 1.010      ;
; 1.224 ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[0]                   ; Microcomputer:inst|T80s:cpu1|T80:u0|R[0]                     ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.070      ; 1.489      ;
; 1.226 ; Microcomputer:inst|T80s:cpu1|T80:u0|Pre_XY_F_M[0]            ; Microcomputer:inst|T80s:cpu1|T80:u0|MCycle[0]                ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.072      ; 1.493      ;
; 1.229 ; Microcomputer:inst|T80s:cpu1|T80:u0|XY_Ind                   ; Microcomputer:inst|T80s:cpu1|T80:u0|RegAddrB_r[0]            ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.084      ; 1.508      ;
; 1.229 ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[5]                   ; Microcomputer:inst|T80s:cpu1|T80:u0|R[5]                     ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.070      ; 1.494      ;
; 1.235 ; Microcomputer:inst|T80s:cpu1|T80:u0|XY_State[1]              ; Microcomputer:inst|T80s:cpu1|T80:u0|RegAddrC[2]              ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.093      ; 1.523      ;
; 1.236 ; Microcomputer:inst|T80s:cpu1|T80:u0|XY_State[1]              ; Microcomputer:inst|T80s:cpu1|T80:u0|RegAddrB_r[2]            ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.093      ; 1.524      ;
; 1.242 ; Microcomputer:inst|T80s:cpu1|T80:u0|IntE_FF2                 ; Microcomputer:inst|T80s:cpu1|T80:u0|IntE_FF1                 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.073      ; 1.510      ;
; 1.249 ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[3]                   ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[3]                   ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.073      ; 1.517      ;
; 1.249 ; Microcomputer:inst|T80s:cpu1|T80:u0|R[1]                     ; Microcomputer:inst|T80s:cpu1|T80:u0|R[5]                     ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.072      ; 1.516      ;
; 1.252 ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[7]                   ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[7]                   ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.073      ; 1.520      ;
; 1.254 ; Microcomputer:inst|T80s:cpu1|T80:u0|I[1]                     ; Microcomputer:inst|T80s:cpu1|T80:u0|A[9]                     ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.074      ; 1.523      ;
; 1.260 ; Microcomputer:inst|T80s:cpu1|T80:u0|IntE_FF1                 ; Microcomputer:inst|T80s:cpu1|T80:u0|IntE_FF1                 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.073      ; 1.528      ;
; 1.265 ; Microcomputer:inst|T80s:cpu1|T80:u0|BTR_r                    ; Microcomputer:inst|T80s:cpu1|T80:u0|PC[11]                   ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.073      ; 1.533      ;
; 1.266 ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[7]                   ; Microcomputer:inst|T80s:cpu1|T80:u0|I[7]                     ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.072      ; 1.533      ;
; 1.272 ; Microcomputer:inst|T80s:cpu1|T80:u0|R[7]                     ; Microcomputer:inst|T80s:cpu1|T80:u0|A[7]                     ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.050      ; 1.517      ;
; 1.273 ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[6]                   ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[6]                   ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.073      ; 1.541      ;
; 1.273 ; Microcomputer:inst|T80s:cpu1|T80:u0|R[0]                     ; Microcomputer:inst|T80s:cpu1|T80:u0|R[5]                     ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.072      ; 1.540      ;
; 1.277 ; Microcomputer:inst|T80s:cpu1|T80:u0|R[1]                     ; Microcomputer:inst|T80s:cpu1|T80:u0|R[6]                     ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.072      ; 1.544      ;
; 1.289 ; Microcomputer:inst|T80s:cpu1|T80:u0|R[0]                     ; Microcomputer:inst|T80s:cpu1|T80:u0|R[6]                     ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.072      ; 1.556      ;
; 1.301 ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[1]                   ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[1]                   ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.072      ; 1.568      ;
; 1.313 ; Microcomputer:inst|T80s:cpu1|T80:u0|TState[2]                ; Microcomputer:inst|T80s:cpu1|T80:u0|IntE_FF1                 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.073      ; 1.581      ;
; 1.322 ; Microcomputer:inst|T80s:cpu1|T80:u0|ISet[1]                  ; Microcomputer:inst|T80s:cpu1|T80:u0|MCycles[2]               ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.070      ; 1.587      ;
; 1.322 ; Microcomputer:inst|T80s:cpu1|T80:u0|XY_State[0]              ; Microcomputer:inst|T80s:cpu1|T80:u0|RegAddrC[0]              ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.093      ; 1.610      ;
; 1.324 ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[1]                   ; Microcomputer:inst|T80s:cpu1|T80:u0|I[1]                     ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.076      ; 1.595      ;
; 1.327 ; Microcomputer:inst|T80s:cpu1|T80:u0|XY_State[0]              ; Microcomputer:inst|T80s:cpu1|T80:u0|RegAddrC[2]              ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.093      ; 1.615      ;
+-------+--------------------------------------------------------------+--------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result'                                                                                                                                                                                                                                                                                         ;
+-------+---------------------------------------------------------------------------------------------+------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                   ; To Node                                                                ; Launch Clock                                                                               ; Latch Clock                                                                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------+------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.523 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[8]                       ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[7]  ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.049      ; 0.767      ;
; 0.524 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[6]                       ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[5]  ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.049      ; 0.768      ;
; 0.631 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[9]                       ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[8]  ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.049      ; 0.875      ;
; 0.652 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[3]                       ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[2]  ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.049      ; 0.896      ;
; 0.816 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[7]                       ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[6]  ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.049      ; 1.060      ;
; 0.818 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[5]                       ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[4]  ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.049      ; 1.062      ;
; 0.831 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[4]                       ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[3]  ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.049      ; 1.075      ;
; 0.846 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[1]                       ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[0]  ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.049      ; 1.090      ;
; 0.868 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[10]                      ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[9]  ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.326      ; 1.389      ;
; 0.876 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[2]                       ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[1]  ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.049      ; 1.120      ;
; 1.916 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|result ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[10] ; CLK_50                                                                                     ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; -0.500       ; -0.873     ; 0.758      ;
+-------+---------------------------------------------------------------------------------------------+------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16]'                                                                                                                                              ;
+-------+-----------+---------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node ; Launch Clock                                                                                     ; Latch Clock                                                                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.669 ; inst349   ; inst358 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; 0.000        ; 0.049      ; 0.913      ;
; 1.821 ; inst345   ; inst349 ; FPGA_IN_SDSB-                                                                                    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; 0.000        ; -1.277     ; 0.759      ;
; 2.613 ; inst345   ; inst349 ; FPGA_IN_CDSB-                                                                                    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; 0.000        ; -2.069     ; 0.759      ;
; 2.997 ; inst345   ; inst349 ; FPGA_IN_SDSB-                                                                                    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; -0.500       ; -1.953     ; 0.759      ;
+-------+-----------+---------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'FPGA_IN_CDSB-'                                                                                                                                                                 ;
+--------+-------------------------------+------------+-------------------------------------------------------------------------------------------------+---------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node    ; Launch Clock                                                                                    ; Latch Clock   ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+------------+-------------------------------------------------------------------------------------------------+---------------+--------------+------------+------------+
; -6.862 ; FPGA_IN_BOARD_RESET-          ; inst253[0] ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 4.569      ; 8.151      ;
; -5.117 ; FPGA_IN_BOARD_RESET-          ; inst253[0] ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 1.000        ; 4.569      ; 6.906      ;
; -4.812 ; spi_master:inst490|busy       ; inst512    ; inst4|altpll_component|auto_generated|pll1|clk[2]                                               ; FPGA_IN_CDSB- ; 0.500        ; -0.795     ; 4.429      ;
; -4.760 ; FPGA_IN_BOARD_RESET-          ; inst499    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 3.620      ; 7.549      ;
; -4.742 ; spi_master:inst490|busy       ; inst512    ; inst4|altpll_component|auto_generated|pll1|clk[1]                                               ; FPGA_IN_CDSB- ; 0.500        ; -0.725     ; 4.429      ;
; -4.590 ; FPGA_IN_BOARD_RESET-          ; inst478    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 3.103      ; 7.311      ;
; -4.574 ; FPGA_IN_BOARD_RESET-          ; inst508    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 3.850      ; 7.522      ;
; -4.498 ; FPGA_IN_BOARD_RESET-          ; inst502    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 3.879      ; 7.551      ;
; -4.444 ; spi_master:inst490|busy       ; inst468    ; inst4|altpll_component|auto_generated|pll1|clk[2]                                               ; FPGA_IN_CDSB- ; 1.000        ; -0.266     ; 5.090      ;
; -4.374 ; spi_master:inst490|busy       ; inst468    ; inst4|altpll_component|auto_generated|pll1|clk[1]                                               ; FPGA_IN_CDSB- ; 1.000        ; -0.196     ; 5.090      ;
; -4.300 ; FPGA_IN_BOARD_RESET-          ; inst495    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 4.319      ; 8.095      ;
; -4.300 ; FPGA_IN_BOARD_RESET-          ; inst501    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 3.619      ; 7.546      ;
; -4.228 ; FPGA_IN_BOARD_RESET-          ; inst496    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 4.220      ; 8.105      ;
; -4.227 ; FPGA_IN_BOARD_RESET-          ; inst497    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 4.220      ; 8.104      ;
; -4.206 ; FPGA_IN_BOARD_RESET-          ; inst498    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 4.220      ; 8.058      ;
; -4.154 ; FPGA_IN_BOARD_RESET-          ; inst500    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 4.138      ; 7.927      ;
; -3.852 ; FPGA_IN_BOARD_RESET-          ; inst253[1] ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 4.569      ; 8.151      ;
; -3.803 ; FPGA_IN_BOARD_RESET-          ; inst158[6] ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 3.661      ; 6.966      ;
; -3.715 ; FPGA_IN_BOARD_RESET-          ; inst158[3] ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 2.923      ; 6.131      ;
; -3.640 ; FPGA_IN_BOARD_RESET-          ; inst158[0] ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 3.931      ; 7.227      ;
; -3.556 ; FPGA_IN_BOARD_RESET-          ; inst158[1] ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 4.078      ; 7.380      ;
; -3.551 ; FPGA_IN_BOARD_RESET-          ; inst158[2] ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 4.081      ; 7.378      ;
; -3.536 ; FPGA_IN_BOARD_RESET-          ; inst234    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 3.209      ; 5.708      ;
; -3.491 ; FPGA_IN_BOARD_RESET-          ; inst158[5] ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 3.717      ; 6.676      ;
; -3.448 ; FPGA_IN_BOARD_RESET-          ; inst253[2] ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 4.596      ; 7.760      ;
; -3.408 ; FPGA_IN_BOARD_RESET-          ; inst276    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 3.120      ; 6.113      ;
; -3.382 ; FPGA_IN_BOARD_RESET-          ; inst158[7] ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 3.671      ; 6.703      ;
; -3.377 ; FPGA_IN_BOARD_RESET-          ; inst158[4] ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 3.673      ; 6.699      ;
; -3.255 ; FPGA_IN_BOARD_RESET-          ; inst277[0] ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 1.000        ; 4.753      ; 8.164      ;
; -3.237 ; FPGA_IN_BOARD_RESET-          ; inst476    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 1.000        ; 4.110      ; 7.422      ;
; -3.223 ; FPGA_IN_BOARD_RESET-          ; inst499    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 1.000        ; 3.620      ; 6.512      ;
; -3.219 ; FPGA_IN_BOARD_RESET-          ; inst509    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 3.808      ; 6.743      ;
; -3.204 ; FPGA_IN_BOARD_RESET-          ; inst231    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 3.211      ; 5.710      ;
; -3.188 ; FPGA_IN_BOARD_RESET-          ; inst488    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 1.000        ; 4.178      ; 7.448      ;
; -3.184 ; FPGA_IN_BOARD_RESET-          ; inst243[3] ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 4.250      ; 7.072      ;
; -3.163 ; FPGA_IN_BOARD_RESET-          ; inst253[3] ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 4.022      ; 6.902      ;
; -3.160 ; FPGA_IN_BOARD_RESET-          ; inst243[2] ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 4.250      ; 6.928      ;
; -3.149 ; FPGA_IN_BOARD_RESET-          ; inst253[5] ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 4.021      ; 6.898      ;
; -3.131 ; FPGA_IN_BOARD_RESET-          ; inst425    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 3.796      ; 6.353      ;
; -3.130 ; FPGA_IN_BOARD_RESET-          ; inst439    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 3.980      ; 6.555      ;
; -3.113 ; FPGA_IN_BOARD_RESET-          ; inst426    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 3.873      ; 5.990      ;
; -3.096 ; FPGA_IN_BOARD_RESET-          ; inst489    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 1.000        ; 4.635      ; 7.813      ;
; -3.095 ; FPGA_IN_BOARD_RESET-          ; inst484    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 1.000        ; 4.637      ; 7.815      ;
; -3.095 ; FPGA_IN_BOARD_RESET-          ; inst487    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 1.000        ; 4.636      ; 7.814      ;
; -3.080 ; FPGA_IN_BOARD_RESET-          ; inst433    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 3.749      ; 6.248      ;
; -3.068 ; FPGA_IN_BOARD_RESET-          ; inst482    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 1.000        ; 4.633      ; 7.776      ;
; -3.049 ; FPGA_IN_BOARD_RESET-          ; inst243[1] ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 4.251      ; 6.938      ;
; -3.047 ; FPGA_IN_BOARD_RESET-          ; inst243[4] ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 4.770      ; 7.546      ;
; -3.044 ; FPGA_IN_BOARD_RESET-          ; inst508    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 1.000        ; 3.850      ; 6.492      ;
; -3.032 ; FPGA_IN_BOARD_RESET-          ; inst436    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 3.982      ; 6.550      ;
; -3.011 ; FPGA_IN_BOARD_RESET-          ; inst262    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 3.204      ; 5.706      ;
; -3.008 ; FPGA_IN_BOARD_RESET-          ; inst233    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 3.210      ; 5.709      ;
; -3.006 ; FPGA_IN_BOARD_RESET-          ; inst249    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 3.202      ; 5.705      ;
; -3.006 ; FPGA_IN_BOARD_RESET-          ; inst279    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 3.206      ; 5.707      ;
; -3.005 ; FPGA_IN_BOARD_RESET-          ; inst251    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 3.204      ; 5.705      ;
; -3.002 ; FPGA_IN_BOARD_RESET-          ; inst432    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 3.749      ; 6.408      ;
; -2.980 ; FPGA_IN_BOARD_RESET-          ; inst486    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 1.000        ; 4.112      ; 7.174      ;
; -2.973 ; FPGA_IN_BOARD_RESET-          ; inst471    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 1.000        ; 3.598      ; 6.647      ;
; -2.964 ; FPGA_IN_BOARD_RESET-          ; inst253[4] ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 4.021      ; 6.717      ;
; -2.960 ; FPGA_IN_BOARD_RESET-          ; inst478    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 1.000        ; 3.103      ; 6.181      ;
; -2.960 ; FPGA_IN_BOARD_RESET-          ; inst502    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 1.000        ; 3.879      ; 6.513      ;
; -2.946 ; FPGA_IN_BOARD_RESET-          ; inst243[0] ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 4.248      ; 6.924      ;
; -2.923 ; FPGA_IN_BOARD_RESET-          ; inst423    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 3.795      ; 6.350      ;
; -2.919 ; FPGA_IN_BOARD_RESET-          ; inst434    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 3.749      ; 6.211      ;
; -2.919 ; FPGA_IN_BOARD_RESET-          ; inst437    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 3.981      ; 6.556      ;
; -2.919 ; FPGA_IN_BOARD_RESET-          ; inst438    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 3.981      ; 6.557      ;
; -2.918 ; FPGA_IN_BOARD_RESET-          ; inst424    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 3.794      ; 6.349      ;
; -2.892 ; FPGA_IN_BOARD_RESET-          ; inst243[6] ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 4.775      ; 7.281      ;
; -2.864 ; FPGA_IN_BOARD_RESET-          ; inst435    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 3.748      ; 6.248      ;
; -2.819 ; FPGA_IN_BOARD_RESET-          ; inst243[5] ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 4.250      ; 6.696      ;
; -2.801 ; FPGA_IN_BOARD_RESET-          ; inst422    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 3.603      ; 6.054      ;
; -2.788 ; FPGA_IN_BOARD_RESET-          ; inst483    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 1.000        ; 4.210      ; 6.907      ;
; -2.787 ; FPGA_IN_BOARD_RESET-          ; inst428    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 3.606      ; 6.051      ;
; -2.785 ; FPGA_IN_BOARD_RESET-          ; inst429    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 3.606      ; 6.051      ;
; -2.774 ; FPGA_IN_BOARD_RESET-          ; inst485    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 1.000        ; 4.271      ; 7.200      ;
; -2.762 ; FPGA_IN_BOARD_RESET-          ; inst501    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 1.000        ; 3.619      ; 6.508      ;
; -2.725 ; spi_16bit_master:inst347|busy ; inst377    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; FPGA_IN_CDSB- ; 0.500        ; 1.171      ; 4.388      ;
; -2.692 ; FPGA_IN_BOARD_RESET-          ; inst397    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 3.575      ; 5.890      ;
; -2.673 ; FPGA_IN_BOARD_RESET-          ; inst512    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 3.267      ; 6.432      ;
; -2.648 ; FPGA_IN_BOARD_RESET-          ; inst427    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 3.861      ; 5.893      ;
; -2.631 ; FPGA_IN_BOARD_RESET-          ; inst195    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 1.000        ; 4.997      ; 7.881      ;
; -2.612 ; FPGA_IN_BOARD_RESET-          ; inst480    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 1.000        ; 4.132      ; 6.701      ;
; -2.608 ; FPGA_IN_BOARD_RESET-          ; inst476    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 4.110      ; 6.293      ;
; -2.596 ; FPGA_IN_BOARD_RESET-          ; inst196    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 1.000        ; 5.000      ; 7.597      ;
; -2.596 ; FPGA_IN_BOARD_RESET-          ; inst405    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 1.000        ; 4.528      ; 7.214      ;
; -2.592 ; FPGA_IN_BOARD_RESET-          ; inst403    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 1.000        ; 4.530      ; 7.213      ;
; -2.584 ; FPGA_IN_BOARD_RESET-          ; inst201    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 1.000        ; 5.203      ; 7.894      ;
; -2.575 ; FPGA_IN_BOARD_RESET-          ; inst488    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 4.178      ; 6.335      ;
; -2.569 ; FPGA_IN_BOARD_RESET-          ; inst411    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 1.000        ; 4.112      ; 6.601      ;
; -2.550 ; FPGA_IN_BOARD_RESET-          ; inst495    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 1.000        ; 4.319      ; 6.845      ;
; -2.544 ; FPGA_IN_BOARD_RESET-          ; inst158[6] ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 1.000        ; 3.661      ; 6.207      ;
; -2.507 ; FPGA_IN_BOARD_RESET-          ; inst468    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 3.796      ; 6.795      ;
; -2.505 ; FPGA_IN_BOARD_RESET-          ; inst407    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 1.000        ; 4.287      ; 6.876      ;
; -2.505 ; FPGA_IN_BOARD_RESET-          ; inst496    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 1.000        ; 4.220      ; 6.882      ;
; -2.504 ; FPGA_IN_BOARD_RESET-          ; inst497    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 1.000        ; 4.220      ; 6.881      ;
; -2.501 ; FPGA_IN_BOARD_RESET-          ; inst170[1] ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 1.000        ; 4.218      ; 6.869      ;
; -2.501 ; FPGA_IN_BOARD_RESET-          ; inst170[6] ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 1.000        ; 4.220      ; 6.870      ;
; -2.501 ; FPGA_IN_BOARD_RESET-          ; inst170[0] ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 1.000        ; 4.223      ; 6.873      ;
; -2.501 ; FPGA_IN_BOARD_RESET-          ; inst170[4] ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 1.000        ; 4.219      ; 6.869      ;
; -2.500 ; FPGA_IN_BOARD_RESET-          ; inst404    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 1.000        ; 4.289      ; 6.871      ;
+--------+-------------------------------+------------+-------------------------------------------------------------------------------------------------+---------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'FPGA_IN_SDSB-'                                                                                                             ;
+--------+-------------------------+------------+---------------------------------------------------+---------------+--------------+------------+------------+
; Slack  ; From Node               ; To Node    ; Launch Clock                                      ; Latch Clock   ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------+------------+---------------------------------------------------+---------------+--------------+------------+------------+
; -6.828 ; FPGA_IN_BOARD_RESET-    ; inst253[0] ; FPGA_IN_BOARD_RESET-                              ; FPGA_IN_SDSB- ; 0.500        ; 4.603      ; 8.151      ;
; -6.186 ; FPGA_IN_BOARD_RESET-    ; inst253[0] ; FPGA_IN_BOARD_RESET-                              ; FPGA_IN_SDSB- ; 1.000        ; 4.745      ; 8.151      ;
; -5.458 ; FPGA_IN_BOARD_RESET-    ; inst499    ; FPGA_IN_BOARD_RESET-                              ; FPGA_IN_SDSB- ; 0.500        ; 2.922      ; 7.549      ;
; -5.441 ; FPGA_IN_BOARD_RESET-    ; inst253[0] ; FPGA_IN_BOARD_RESET-                              ; FPGA_IN_SDSB- ; 0.500        ; 4.745      ; 6.906      ;
; -5.268 ; FPGA_IN_BOARD_RESET-    ; inst508    ; FPGA_IN_BOARD_RESET-                              ; FPGA_IN_SDSB- ; 0.500        ; 3.156      ; 7.522      ;
; -5.196 ; FPGA_IN_BOARD_RESET-    ; inst502    ; FPGA_IN_BOARD_RESET-                              ; FPGA_IN_SDSB- ; 0.500        ; 3.181      ; 7.551      ;
; -5.083 ; FPGA_IN_BOARD_RESET-    ; inst253[0] ; FPGA_IN_BOARD_RESET-                              ; FPGA_IN_SDSB- ; 1.000        ; 4.603      ; 6.906      ;
; -4.998 ; FPGA_IN_BOARD_RESET-    ; inst495    ; FPGA_IN_BOARD_RESET-                              ; FPGA_IN_SDSB- ; 0.500        ; 3.621      ; 8.095      ;
; -4.998 ; FPGA_IN_BOARD_RESET-    ; inst501    ; FPGA_IN_BOARD_RESET-                              ; FPGA_IN_SDSB- ; 0.500        ; 2.921      ; 7.546      ;
; -4.926 ; FPGA_IN_BOARD_RESET-    ; inst496    ; FPGA_IN_BOARD_RESET-                              ; FPGA_IN_SDSB- ; 0.500        ; 3.522      ; 8.105      ;
; -4.925 ; FPGA_IN_BOARD_RESET-    ; inst497    ; FPGA_IN_BOARD_RESET-                              ; FPGA_IN_SDSB- ; 0.500        ; 3.522      ; 8.104      ;
; -4.904 ; FPGA_IN_BOARD_RESET-    ; inst498    ; FPGA_IN_BOARD_RESET-                              ; FPGA_IN_SDSB- ; 0.500        ; 3.522      ; 8.058      ;
; -4.852 ; FPGA_IN_BOARD_RESET-    ; inst500    ; FPGA_IN_BOARD_RESET-                              ; FPGA_IN_SDSB- ; 0.500        ; 3.440      ; 7.927      ;
; -4.356 ; FPGA_IN_BOARD_RESET-    ; inst277[0] ; FPGA_IN_BOARD_RESET-                              ; FPGA_IN_SDSB- ; 0.500        ; 4.152      ; 8.164      ;
; -3.921 ; FPGA_IN_BOARD_RESET-    ; inst499    ; FPGA_IN_BOARD_RESET-                              ; FPGA_IN_SDSB- ; 1.000        ; 2.922      ; 6.512      ;
; -3.913 ; FPGA_IN_BOARD_RESET-    ; inst509    ; FPGA_IN_BOARD_RESET-                              ; FPGA_IN_SDSB- ; 0.500        ; 3.114      ; 6.743      ;
; -3.818 ; FPGA_IN_BOARD_RESET-    ; inst253[1] ; FPGA_IN_BOARD_RESET-                              ; FPGA_IN_SDSB- ; 0.500        ; 4.603      ; 8.151      ;
; -3.756 ; FPGA_IN_BOARD_RESET-    ; inst183    ; FPGA_IN_BOARD_RESET-                              ; FPGA_IN_SDSB- ; 0.500        ; 4.396      ; 7.881      ;
; -3.738 ; FPGA_IN_BOARD_RESET-    ; inst508    ; FPGA_IN_BOARD_RESET-                              ; FPGA_IN_SDSB- ; 1.000        ; 3.156      ; 6.492      ;
; -3.664 ; FPGA_IN_BOARD_RESET-    ; inst186    ; FPGA_IN_BOARD_RESET-                              ; FPGA_IN_SDSB- ; 0.500        ; 3.661      ; 6.948      ;
; -3.659 ; spi_master:inst490|busy ; inst512    ; inst4|altpll_component|auto_generated|pll1|clk[2] ; FPGA_IN_SDSB- ; 0.500        ; 0.358      ; 4.429      ;
; -3.658 ; FPGA_IN_BOARD_RESET-    ; inst502    ; FPGA_IN_BOARD_RESET-                              ; FPGA_IN_SDSB- ; 1.000        ; 3.181      ; 6.513      ;
; -3.598 ; FPGA_IN_BOARD_RESET-    ; inst476    ; FPGA_IN_BOARD_RESET-                              ; FPGA_IN_SDSB- ; 0.500        ; 4.249      ; 7.422      ;
; -3.589 ; spi_master:inst490|busy ; inst512    ; inst4|altpll_component|auto_generated|pll1|clk[1] ; FPGA_IN_SDSB- ; 0.500        ; 0.428      ; 4.429      ;
; -3.532 ; spi_master:inst490|busy ; inst468    ; inst4|altpll_component|auto_generated|pll1|clk[2] ; FPGA_IN_SDSB- ; 0.500        ; 1.146      ; 5.090      ;
; -3.502 ; FPGA_IN_BOARD_RESET-    ; inst488    ; FPGA_IN_BOARD_RESET-                              ; FPGA_IN_SDSB- ; 0.500        ; 4.364      ; 7.448      ;
; -3.500 ; FPGA_IN_BOARD_RESET-    ; inst182    ; FPGA_IN_BOARD_RESET-                              ; FPGA_IN_SDSB- ; 0.500        ; 3.657      ; 6.807      ;
; -3.465 ; FPGA_IN_BOARD_RESET-    ; inst188    ; FPGA_IN_BOARD_RESET-                              ; FPGA_IN_SDSB- ; 0.500        ; 3.658      ; 6.772      ;
; -3.464 ; FPGA_IN_BOARD_RESET-    ; inst185    ; FPGA_IN_BOARD_RESET-                              ; FPGA_IN_SDSB- ; 0.500        ; 3.656      ; 6.770      ;
; -3.462 ; spi_master:inst490|busy ; inst468    ; inst4|altpll_component|auto_generated|pll1|clk[1] ; FPGA_IN_SDSB- ; 0.500        ; 1.216      ; 5.090      ;
; -3.460 ; FPGA_IN_BOARD_RESET-    ; inst501    ; FPGA_IN_BOARD_RESET-                              ; FPGA_IN_SDSB- ; 1.000        ; 2.921      ; 6.508      ;
; -3.450 ; FPGA_IN_BOARD_RESET-    ; inst277[5] ; FPGA_IN_BOARD_RESET-                              ; FPGA_IN_SDSB- ; 0.500        ; 3.839      ; 6.937      ;
; -3.414 ; FPGA_IN_BOARD_RESET-    ; inst253[2] ; FPGA_IN_BOARD_RESET-                              ; FPGA_IN_SDSB- ; 0.500        ; 4.630      ; 7.760      ;
; -3.410 ; FPGA_IN_BOARD_RESET-    ; inst489    ; FPGA_IN_BOARD_RESET-                              ; FPGA_IN_SDSB- ; 0.500        ; 4.821      ; 7.813      ;
; -3.409 ; FPGA_IN_BOARD_RESET-    ; inst484    ; FPGA_IN_BOARD_RESET-                              ; FPGA_IN_SDSB- ; 0.500        ; 4.823      ; 7.815      ;
; -3.409 ; FPGA_IN_BOARD_RESET-    ; inst487    ; FPGA_IN_BOARD_RESET-                              ; FPGA_IN_SDSB- ; 0.500        ; 4.822      ; 7.814      ;
; -3.397 ; FPGA_IN_BOARD_RESET-    ; inst209    ; FPGA_IN_BOARD_RESET-                              ; FPGA_IN_SDSB- ; 0.500        ; 3.657      ; 6.795      ;
; -3.382 ; FPGA_IN_BOARD_RESET-    ; inst482    ; FPGA_IN_BOARD_RESET-                              ; FPGA_IN_SDSB- ; 0.500        ; 4.819      ; 7.776      ;
; -3.367 ; FPGA_IN_BOARD_RESET-    ; inst184    ; FPGA_IN_BOARD_RESET-                              ; FPGA_IN_SDSB- ; 0.500        ; 3.660      ; 6.766      ;
; -3.364 ; FPGA_IN_BOARD_RESET-    ; inst208    ; FPGA_IN_BOARD_RESET-                              ; FPGA_IN_SDSB- ; 0.500        ; 3.663      ; 6.768      ;
; -3.334 ; FPGA_IN_BOARD_RESET-    ; inst471    ; FPGA_IN_BOARD_RESET-                              ; FPGA_IN_SDSB- ; 0.500        ; 3.737      ; 6.647      ;
; -3.294 ; FPGA_IN_BOARD_RESET-    ; inst486    ; FPGA_IN_BOARD_RESET-                              ; FPGA_IN_SDSB- ; 0.500        ; 4.298      ; 7.174      ;
; -3.257 ; FPGA_IN_BOARD_RESET-    ; inst351    ; FPGA_IN_BOARD_RESET-                              ; FPGA_IN_SDSB- ; 0.500        ; 4.603      ; 7.316      ;
; -3.248 ; FPGA_IN_BOARD_RESET-    ; inst495    ; FPGA_IN_BOARD_RESET-                              ; FPGA_IN_SDSB- ; 1.000        ; 3.621      ; 6.845      ;
; -3.236 ; FPGA_IN_BOARD_RESET-    ; inst476    ; FPGA_IN_BOARD_RESET-                              ; FPGA_IN_SDSB- ; 1.000        ; 4.111      ; 7.422      ;
; -3.203 ; FPGA_IN_BOARD_RESET-    ; inst496    ; FPGA_IN_BOARD_RESET-                              ; FPGA_IN_SDSB- ; 1.000        ; 3.522      ; 6.882      ;
; -3.202 ; FPGA_IN_BOARD_RESET-    ; inst334    ; FPGA_IN_BOARD_RESET-                              ; FPGA_IN_SDSB- ; 0.500        ; 3.173      ; 6.024      ;
; -3.202 ; FPGA_IN_BOARD_RESET-    ; inst497    ; FPGA_IN_BOARD_RESET-                              ; FPGA_IN_SDSB- ; 1.000        ; 3.522      ; 6.881      ;
; -3.183 ; FPGA_IN_BOARD_RESET-    ; inst277[3] ; FPGA_IN_BOARD_RESET-                              ; FPGA_IN_SDSB- ; 0.500        ; 3.881      ; 6.718      ;
; -3.176 ; FPGA_IN_BOARD_RESET-    ; inst253[1] ; FPGA_IN_BOARD_RESET-                              ; FPGA_IN_SDSB- ; 1.000        ; 4.745      ; 8.151      ;
; -3.168 ; FPGA_IN_BOARD_RESET-    ; inst478    ; FPGA_IN_BOARD_RESET-                              ; FPGA_IN_SDSB- ; 0.500        ; 4.525      ; 7.311      ;
; -3.146 ; FPGA_IN_BOARD_RESET-    ; inst498    ; FPGA_IN_BOARD_RESET-                              ; FPGA_IN_SDSB- ; 1.000        ; 3.522      ; 6.800      ;
; -3.139 ; FPGA_IN_BOARD_RESET-    ; inst277[6] ; FPGA_IN_BOARD_RESET-                              ; FPGA_IN_SDSB- ; 0.500        ; 4.196      ; 6.984      ;
; -3.133 ; FPGA_IN_BOARD_RESET-    ; inst277[2] ; FPGA_IN_BOARD_RESET-                              ; FPGA_IN_SDSB- ; 0.500        ; 3.332      ; 6.113      ;
; -3.129 ; FPGA_IN_BOARD_RESET-    ; inst253[3] ; FPGA_IN_BOARD_RESET-                              ; FPGA_IN_SDSB- ; 0.500        ; 4.056      ; 6.902      ;
; -3.115 ; FPGA_IN_BOARD_RESET-    ; inst253[5] ; FPGA_IN_BOARD_RESET-                              ; FPGA_IN_SDSB- ; 0.500        ; 4.055      ; 6.898      ;
; -3.102 ; FPGA_IN_BOARD_RESET-    ; inst483    ; FPGA_IN_BOARD_RESET-                              ; FPGA_IN_SDSB- ; 0.500        ; 4.396      ; 6.907      ;
; -3.088 ; FPGA_IN_BOARD_RESET-    ; inst485    ; FPGA_IN_BOARD_RESET-                              ; FPGA_IN_SDSB- ; 0.500        ; 4.457      ; 7.200      ;
; -3.060 ; FPGA_IN_BOARD_RESET-    ; inst195    ; FPGA_IN_BOARD_RESET-                              ; FPGA_IN_SDSB- ; 0.500        ; 5.068      ; 7.881      ;
; -3.050 ; FPGA_IN_BOARD_RESET-    ; inst500    ; FPGA_IN_BOARD_RESET-                              ; FPGA_IN_SDSB- ; 1.000        ; 3.440      ; 6.625      ;
; -3.033 ; FPGA_IN_BOARD_RESET-    ; inst274    ; FPGA_IN_BOARD_RESET-                              ; FPGA_IN_SDSB- ; 0.500        ; 4.289      ; 7.814      ;
; -3.025 ; FPGA_IN_BOARD_RESET-    ; inst196    ; FPGA_IN_BOARD_RESET-                              ; FPGA_IN_SDSB- ; 0.500        ; 5.071      ; 7.597      ;
; -3.013 ; FPGA_IN_BOARD_RESET-    ; inst201    ; FPGA_IN_BOARD_RESET-                              ; FPGA_IN_SDSB- ; 0.500        ; 5.274      ; 7.894      ;
; -2.992 ; FPGA_IN_BOARD_RESET-    ; inst325[0] ; FPGA_IN_BOARD_RESET-                              ; FPGA_IN_SDSB- ; 0.500        ; 4.359      ; 7.105      ;
; -2.989 ; FPGA_IN_BOARD_RESET-    ; inst325[2] ; FPGA_IN_BOARD_RESET-                              ; FPGA_IN_SDSB- ; 0.500        ; 4.359      ; 7.104      ;
; -2.980 ; FPGA_IN_BOARD_RESET-    ; inst405    ; FPGA_IN_BOARD_RESET-                              ; FPGA_IN_SDSB- ; 0.500        ; 4.644      ; 7.214      ;
; -2.976 ; FPGA_IN_BOARD_RESET-    ; inst403    ; FPGA_IN_BOARD_RESET-                              ; FPGA_IN_SDSB- ; 0.500        ; 4.646      ; 7.213      ;
; -2.973 ; FPGA_IN_BOARD_RESET-    ; inst480    ; FPGA_IN_BOARD_RESET-                              ; FPGA_IN_SDSB- ; 0.500        ; 4.271      ; 6.701      ;
; -2.972 ; FPGA_IN_BOARD_RESET-    ; inst471    ; FPGA_IN_BOARD_RESET-                              ; FPGA_IN_SDSB- ; 1.000        ; 3.599      ; 6.647      ;
; -2.944 ; FPGA_IN_BOARD_RESET-    ; inst243[3] ; FPGA_IN_BOARD_RESET-                              ; FPGA_IN_SDSB- ; 0.500        ; 4.490      ; 7.072      ;
; -2.930 ; FPGA_IN_BOARD_RESET-    ; inst253[4] ; FPGA_IN_BOARD_RESET-                              ; FPGA_IN_SDSB- ; 0.500        ; 4.055      ; 6.717      ;
; -2.920 ; FPGA_IN_BOARD_RESET-    ; inst243[2] ; FPGA_IN_BOARD_RESET-                              ; FPGA_IN_SDSB- ; 0.500        ; 4.490      ; 6.928      ;
; -2.889 ; FPGA_IN_BOARD_RESET-    ; inst407    ; FPGA_IN_BOARD_RESET-                              ; FPGA_IN_SDSB- ; 0.500        ; 4.403      ; 6.876      ;
; -2.884 ; FPGA_IN_BOARD_RESET-    ; inst404    ; FPGA_IN_BOARD_RESET-                              ; FPGA_IN_SDSB- ; 0.500        ; 4.405      ; 6.871      ;
; -2.883 ; FPGA_IN_BOARD_RESET-    ; inst408    ; FPGA_IN_BOARD_RESET-                              ; FPGA_IN_SDSB- ; 0.500        ; 4.405      ; 6.870      ;
; -2.883 ; FPGA_IN_BOARD_RESET-    ; inst402    ; FPGA_IN_BOARD_RESET-                              ; FPGA_IN_SDSB- ; 0.500        ; 4.405      ; 6.870      ;
; -2.880 ; FPGA_IN_BOARD_RESET-    ; inst409    ; FPGA_IN_BOARD_RESET-                              ; FPGA_IN_SDSB- ; 0.500        ; 4.406      ; 6.869      ;
; -2.863 ; FPGA_IN_BOARD_RESET-    ; inst277[4] ; FPGA_IN_BOARD_RESET-                              ; FPGA_IN_SDSB- ; 0.500        ; 4.195      ; 6.716      ;
; -2.852 ; FPGA_IN_BOARD_RESET-    ; inst277[1] ; FPGA_IN_BOARD_RESET-                              ; FPGA_IN_SDSB- ; 0.500        ; 4.202      ; 6.712      ;
; -2.847 ; FPGA_IN_BOARD_RESET-    ; inst325[1] ; FPGA_IN_BOARD_RESET-                              ; FPGA_IN_SDSB- ; 0.500        ; 3.424      ; 6.011      ;
; -2.840 ; FPGA_IN_BOARD_RESET-    ; inst411    ; FPGA_IN_BOARD_RESET-                              ; FPGA_IN_SDSB- ; 1.000        ; 3.841      ; 6.601      ;
; -2.816 ; FPGA_IN_BOARD_RESET-    ; inst277[0] ; FPGA_IN_BOARD_RESET-                              ; FPGA_IN_SDSB- ; 1.000        ; 5.192      ; 8.164      ;
; -2.809 ; FPGA_IN_BOARD_RESET-    ; inst243[1] ; FPGA_IN_BOARD_RESET-                              ; FPGA_IN_SDSB- ; 0.500        ; 4.491      ; 6.938      ;
; -2.807 ; FPGA_IN_BOARD_RESET-    ; inst243[4] ; FPGA_IN_BOARD_RESET-                              ; FPGA_IN_SDSB- ; 0.500        ; 5.010      ; 7.546      ;
; -2.803 ; FPGA_IN_BOARD_RESET-    ; inst234    ; FPGA_IN_BOARD_RESET-                              ; FPGA_IN_SDSB- ; 0.500        ; 3.942      ; 5.708      ;
; -2.790 ; FPGA_IN_BOARD_RESET-    ; inst334    ; FPGA_IN_BOARD_RESET-                              ; FPGA_IN_SDSB- ; 1.000        ; 3.085      ; 6.024      ;
; -2.772 ; FPGA_IN_BOARD_RESET-    ; inst253[2] ; FPGA_IN_BOARD_RESET-                              ; FPGA_IN_SDSB- ; 1.000        ; 4.772      ; 7.760      ;
; -2.739 ; spi_master:inst490|busy ; inst468    ; inst4|altpll_component|auto_generated|pll1|clk[2] ; FPGA_IN_SDSB- ; 1.000        ; 1.439      ; 5.090      ;
; -2.706 ; FPGA_IN_BOARD_RESET-    ; inst243[0] ; FPGA_IN_BOARD_RESET-                              ; FPGA_IN_SDSB- ; 0.500        ; 4.488      ; 6.924      ;
; -2.675 ; FPGA_IN_BOARD_RESET-    ; inst276    ; FPGA_IN_BOARD_RESET-                              ; FPGA_IN_SDSB- ; 0.500        ; 3.853      ; 6.113      ;
; -2.669 ; spi_master:inst490|busy ; inst468    ; inst4|altpll_component|auto_generated|pll1|clk[1] ; FPGA_IN_SDSB- ; 1.000        ; 1.509      ; 5.090      ;
; -2.652 ; FPGA_IN_BOARD_RESET-    ; inst243[6] ; FPGA_IN_BOARD_RESET-                              ; FPGA_IN_SDSB- ; 0.500        ; 5.015      ; 7.281      ;
; -2.649 ; FPGA_IN_BOARD_RESET-    ; inst406    ; FPGA_IN_BOARD_RESET-                              ; FPGA_IN_SDSB- ; 0.500        ; 3.918      ; 6.142      ;
; -2.611 ; FPGA_IN_BOARD_RESET-    ; inst480    ; FPGA_IN_BOARD_RESET-                              ; FPGA_IN_SDSB- ; 1.000        ; 4.133      ; 6.701      ;
; -2.607 ; FPGA_IN_BOARD_RESET-    ; inst476    ; FPGA_IN_BOARD_RESET-                              ; FPGA_IN_SDSB- ; 0.500        ; 4.111      ; 6.293      ;
; -2.601 ; FPGA_IN_BOARD_RESET-    ; inst425    ; FPGA_IN_BOARD_RESET-                              ; FPGA_IN_SDSB- ; 0.500        ; 4.326      ; 6.353      ;
; -2.587 ; FPGA_IN_BOARD_RESET-    ; inst514    ; FPGA_IN_BOARD_RESET-                              ; FPGA_IN_SDSB- ; 0.500        ; 5.145      ; 8.224      ;
; -2.583 ; FPGA_IN_BOARD_RESET-    ; inst426    ; FPGA_IN_BOARD_RESET-                              ; FPGA_IN_SDSB- ; 0.500        ; 4.403      ; 5.990      ;
; -2.579 ; FPGA_IN_BOARD_RESET-    ; inst243[5] ; FPGA_IN_BOARD_RESET-                              ; FPGA_IN_SDSB- ; 0.500        ; 4.490      ; 6.696      ;
; -2.574 ; FPGA_IN_BOARD_RESET-    ; inst277[0] ; FPGA_IN_BOARD_RESET-                              ; FPGA_IN_SDSB- ; 1.000        ; 4.152      ; 6.882      ;
+--------+-------------------------+------------+---------------------------------------------------+---------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'FPGA_IN_BOARD_RESET-'                                                                                                                                ;
+--------+-------------------------------------+-------------------+---------------------------------------------------+----------------------+--------------+------------+------------+
; Slack  ; From Node                           ; To Node           ; Launch Clock                                      ; Latch Clock          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------+-------------------+---------------------------------------------------+----------------------+--------------+------------+------------+
; -4.926 ; 74373:inst59|13                     ; inst143~_emulated ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_BOARD_RESET- ; 1.000        ; -0.025     ; 5.813      ;
; -4.917 ; 74373:inst115|14                    ; inst143~_emulated ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_BOARD_RESET- ; 1.000        ; -0.166     ; 5.663      ;
; -4.906 ; 74373:inst115|12                    ; inst143~_emulated ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_BOARD_RESET- ; 1.000        ; -0.162     ; 5.656      ;
; -4.786 ; 74373:inst59|13                     ; inst143~_emulated ; inst4|altpll_component|auto_generated|pll1|clk[3] ; FPGA_IN_BOARD_RESET- ; 1.000        ; 0.115      ; 5.813      ;
; -4.777 ; 74373:inst115|14                    ; inst143~_emulated ; inst4|altpll_component|auto_generated|pll1|clk[3] ; FPGA_IN_BOARD_RESET- ; 1.000        ; -0.026     ; 5.663      ;
; -4.766 ; 74373:inst115|13                    ; inst143~_emulated ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_BOARD_RESET- ; 1.000        ; 0.273      ; 5.951      ;
; -4.766 ; 74373:inst115|12                    ; inst143~_emulated ; inst4|altpll_component|auto_generated|pll1|clk[3] ; FPGA_IN_BOARD_RESET- ; 1.000        ; -0.022     ; 5.656      ;
; -4.687 ; 74373:inst115|17                    ; inst143~_emulated ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_BOARD_RESET- ; 1.000        ; 0.304      ; 5.903      ;
; -4.626 ; 74373:inst115|13                    ; inst143~_emulated ; inst4|altpll_component|auto_generated|pll1|clk[3] ; FPGA_IN_BOARD_RESET- ; 1.000        ; 0.413      ; 5.951      ;
; -4.547 ; 74373:inst115|17                    ; inst143~_emulated ; inst4|altpll_component|auto_generated|pll1|clk[3] ; FPGA_IN_BOARD_RESET- ; 1.000        ; 0.444      ; 5.903      ;
; -4.467 ; 74373:inst115|16                    ; inst143~_emulated ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_BOARD_RESET- ; 1.000        ; 0.207      ; 5.586      ;
; -4.466 ; 74373:inst59|14                     ; inst143~_emulated ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_BOARD_RESET- ; 1.000        ; -0.022     ; 5.356      ;
; -4.327 ; 74373:inst115|16                    ; inst143~_emulated ; inst4|altpll_component|auto_generated|pll1|clk[3] ; FPGA_IN_BOARD_RESET- ; 1.000        ; 0.347      ; 5.586      ;
; -4.326 ; 74373:inst59|14                     ; inst143~_emulated ; inst4|altpll_component|auto_generated|pll1|clk[3] ; FPGA_IN_BOARD_RESET- ; 1.000        ; 0.118      ; 5.356      ;
; -4.212 ; 74373:inst115|18                    ; inst143~_emulated ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_BOARD_RESET- ; 1.000        ; 0.210      ; 5.334      ;
; -4.072 ; 74373:inst115|18                    ; inst143~_emulated ; inst4|altpll_component|auto_generated|pll1|clk[3] ; FPGA_IN_BOARD_RESET- ; 1.000        ; 0.350      ; 5.334      ;
; -4.034 ; 74373:inst115|15                    ; inst143~_emulated ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_BOARD_RESET- ; 1.000        ; 0.209      ; 5.155      ;
; -3.894 ; 74373:inst115|15                    ; inst143~_emulated ; inst4|altpll_component|auto_generated|pll1|clk[3] ; FPGA_IN_BOARD_RESET- ; 1.000        ; 0.349      ; 5.155      ;
; -3.839 ; 74373:inst115|19                    ; inst143~_emulated ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_BOARD_RESET- ; 1.000        ; 0.059      ; 4.810      ;
; -3.699 ; 74373:inst115|19                    ; inst143~_emulated ; inst4|altpll_component|auto_generated|pll1|clk[3] ; FPGA_IN_BOARD_RESET- ; 1.000        ; 0.199      ; 4.810      ;
; -3.567 ; 74373:inst59|14                     ; inst124           ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_BOARD_RESET- ; 1.000        ; 0.056      ; 4.535      ;
; -3.427 ; 74373:inst59|14                     ; inst124           ; inst4|altpll_component|auto_generated|pll1|clk[3] ; FPGA_IN_BOARD_RESET- ; 1.000        ; 0.196      ; 4.535      ;
; -3.274 ; inst95                              ; inst143~_emulated ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_BOARD_RESET- ; 1.000        ; 0.889      ; 5.075      ;
; -3.152 ; inst95                              ; inst143~_emulated ; inst4|altpll_component|auto_generated|pll1|clk[3] ; FPGA_IN_BOARD_RESET- ; 1.000        ; 1.011      ; 5.075      ;
; -2.978 ; 74373:inst116|18                    ; inst124           ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_BOARD_RESET- ; 1.000        ; -0.145     ; 3.745      ;
; -2.919 ; 74373:inst116|17                    ; inst124           ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_BOARD_RESET- ; 1.000        ; 0.267      ; 4.098      ;
; -2.847 ; FPGA_IN_SDSB-                       ; inst143~_emulated ; FPGA_IN_SDSB-                                     ; FPGA_IN_BOARD_RESET- ; 1.000        ; 2.772      ; 6.611      ;
; -2.838 ; 74373:inst116|18                    ; inst124           ; inst4|altpll_component|auto_generated|pll1|clk[3] ; FPGA_IN_BOARD_RESET- ; 1.000        ; -0.005     ; 3.745      ;
; -2.779 ; 74373:inst116|17                    ; inst124           ; inst4|altpll_component|auto_generated|pll1|clk[3] ; FPGA_IN_BOARD_RESET- ; 1.000        ; 0.407      ; 4.098      ;
; -2.721 ; 74373:inst116|19                    ; inst124           ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_BOARD_RESET- ; 1.000        ; -0.003     ; 3.630      ;
; -2.710 ; FPGA_IN_SDSB-                       ; inst143~_emulated ; FPGA_IN_SDSB-                                     ; FPGA_IN_BOARD_RESET- ; 0.500        ; 2.772      ; 5.974      ;
; -2.655 ; 74373:inst59|13                     ; inst124           ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_BOARD_RESET- ; 1.000        ; 0.053      ; 3.620      ;
; -2.581 ; 74373:inst116|19                    ; inst124           ; inst4|altpll_component|auto_generated|pll1|clk[3] ; FPGA_IN_BOARD_RESET- ; 1.000        ; 0.137      ; 3.630      ;
; -2.515 ; 74373:inst59|13                     ; inst124           ; inst4|altpll_component|auto_generated|pll1|clk[3] ; FPGA_IN_BOARD_RESET- ; 1.000        ; 0.193      ; 3.620      ;
; -2.511 ; 74373:inst116|16                    ; inst124           ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_BOARD_RESET- ; 1.000        ; 0.048      ; 3.471      ;
; -2.371 ; 74373:inst116|16                    ; inst124           ; inst4|altpll_component|auto_generated|pll1|clk[3] ; FPGA_IN_BOARD_RESET- ; 1.000        ; 0.188      ; 3.471      ;
; -1.919 ; FPGA_IN_CDSB-                       ; inst143~_emulated ; FPGA_IN_CDSB-                                     ; FPGA_IN_BOARD_RESET- ; 0.500        ; 2.772      ; 5.183      ;
; -1.909 ; FPGA_IN_CDSB-                       ; inst143~_emulated ; FPGA_IN_CDSB-                                     ; FPGA_IN_BOARD_RESET- ; 1.000        ; 2.772      ; 5.673      ;
; -1.821 ; Microcomputer:inst|T80s:cpu1|WR_n   ; inst143~_emulated ; Microcomputer:inst|cpuClock                       ; FPGA_IN_BOARD_RESET- ; 1.000        ; 1.585      ; 4.398      ;
; -1.715 ; Microcomputer:inst|T80s:cpu1|RD_n   ; inst124           ; Microcomputer:inst|cpuClock                       ; FPGA_IN_BOARD_RESET- ; 1.000        ; -0.705     ; 2.002      ;
; -1.348 ; FPGA_IN_SDSB-                       ; inst124           ; FPGA_IN_SDSB-                                     ; FPGA_IN_BOARD_RESET- ; 0.500        ; 2.850      ; 4.690      ;
; -1.216 ; FPGA_IN_SDSB-                       ; inst124           ; FPGA_IN_SDSB-                                     ; FPGA_IN_BOARD_RESET- ; 1.000        ; 2.850      ; 5.058      ;
; -1.207 ; Microcomputer:inst|T80s:cpu1|MREQ_n ; inst124           ; Microcomputer:inst|cpuClock                       ; FPGA_IN_BOARD_RESET- ; 1.000        ; 1.429      ; 3.628      ;
+--------+-------------------------------------+-------------------+---------------------------------------------------+----------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'ps2_keyboard_to_ascii:inst162|ascii_new'                                                                                                       ;
+--------+----------------------+---------+---------------------------------------------------+-----------------------------------------+--------------+------------+------------+
; Slack  ; From Node            ; To Node ; Launch Clock                                      ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------+---------+---------------------------------------------------+-----------------------------------------+--------------+------------+------------+
; -4.255 ; 74373:inst115|12     ; inst295 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; ps2_keyboard_to_ascii:inst162|ascii_new ; 1.000        ; -0.831     ; 4.356      ;
; -4.115 ; 74373:inst115|12     ; inst295 ; inst4|altpll_component|auto_generated|pll1|clk[3] ; ps2_keyboard_to_ascii:inst162|ascii_new ; 1.000        ; -0.691     ; 4.356      ;
; -4.097 ; 74373:inst59|14      ; inst295 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; ps2_keyboard_to_ascii:inst162|ascii_new ; 1.000        ; -0.691     ; 4.338      ;
; -3.957 ; 74373:inst59|14      ; inst295 ; inst4|altpll_component|auto_generated|pll1|clk[3] ; ps2_keyboard_to_ascii:inst162|ascii_new ; 1.000        ; -0.551     ; 4.338      ;
; -3.919 ; 74373:inst59|13      ; inst295 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; ps2_keyboard_to_ascii:inst162|ascii_new ; 1.000        ; -0.694     ; 4.157      ;
; -3.857 ; 74373:inst115|14     ; inst295 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; ps2_keyboard_to_ascii:inst162|ascii_new ; 1.000        ; -0.835     ; 3.954      ;
; -3.779 ; 74373:inst59|13      ; inst295 ; inst4|altpll_component|auto_generated|pll1|clk[3] ; ps2_keyboard_to_ascii:inst162|ascii_new ; 1.000        ; -0.554     ; 4.157      ;
; -3.717 ; 74373:inst115|14     ; inst295 ; inst4|altpll_component|auto_generated|pll1|clk[3] ; ps2_keyboard_to_ascii:inst162|ascii_new ; 1.000        ; -0.695     ; 3.954      ;
; -3.665 ; 74373:inst115|15     ; inst295 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; ps2_keyboard_to_ascii:inst162|ascii_new ; 1.000        ; -0.460     ; 4.137      ;
; -3.525 ; 74373:inst115|15     ; inst295 ; inst4|altpll_component|auto_generated|pll1|clk[3] ; ps2_keyboard_to_ascii:inst162|ascii_new ; 1.000        ; -0.320     ; 4.137      ;
; -3.511 ; 74373:inst115|19     ; inst295 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; ps2_keyboard_to_ascii:inst162|ascii_new ; 1.000        ; -0.610     ; 3.833      ;
; -3.371 ; 74373:inst115|19     ; inst295 ; inst4|altpll_component|auto_generated|pll1|clk[3] ; ps2_keyboard_to_ascii:inst162|ascii_new ; 1.000        ; -0.470     ; 3.833      ;
; -3.246 ; 74373:inst115|16     ; inst295 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; ps2_keyboard_to_ascii:inst162|ascii_new ; 1.000        ; -0.462     ; 3.716      ;
; -3.185 ; 74373:inst115|18     ; inst295 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; ps2_keyboard_to_ascii:inst162|ascii_new ; 1.000        ; -0.459     ; 3.658      ;
; -3.160 ; 74373:inst115|17     ; inst295 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; ps2_keyboard_to_ascii:inst162|ascii_new ; 1.000        ; -0.365     ; 3.727      ;
; -3.106 ; 74373:inst115|16     ; inst295 ; inst4|altpll_component|auto_generated|pll1|clk[3] ; ps2_keyboard_to_ascii:inst162|ascii_new ; 1.000        ; -0.322     ; 3.716      ;
; -3.045 ; 74373:inst115|18     ; inst295 ; inst4|altpll_component|auto_generated|pll1|clk[3] ; ps2_keyboard_to_ascii:inst162|ascii_new ; 1.000        ; -0.319     ; 3.658      ;
; -3.028 ; 74373:inst115|13     ; inst295 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; ps2_keyboard_to_ascii:inst162|ascii_new ; 1.000        ; -0.396     ; 3.564      ;
; -3.020 ; 74373:inst115|17     ; inst295 ; inst4|altpll_component|auto_generated|pll1|clk[3] ; ps2_keyboard_to_ascii:inst162|ascii_new ; 1.000        ; -0.225     ; 3.727      ;
; -2.903 ; FPGA_IN_SDSB-        ; inst295 ; FPGA_IN_SDSB-                                     ; ps2_keyboard_to_ascii:inst162|ascii_new ; 0.500        ; 2.103      ; 5.508      ;
; -2.888 ; 74373:inst115|13     ; inst295 ; inst4|altpll_component|auto_generated|pll1|clk[3] ; ps2_keyboard_to_ascii:inst162|ascii_new ; 1.000        ; -0.256     ; 3.564      ;
; -2.488 ; FPGA_IN_SDSB-        ; inst295 ; FPGA_IN_SDSB-                                     ; ps2_keyboard_to_ascii:inst162|ascii_new ; 1.000        ; 2.103      ; 5.593      ;
; -1.252 ; FPGA_IN_BOARD_RESET- ; inst295 ; FPGA_IN_BOARD_RESET-                              ; ps2_keyboard_to_ascii:inst162|ascii_new ; 0.500        ; 2.103      ; 3.857      ;
; -0.763 ; FPGA_IN_BOARD_RESET- ; inst295 ; FPGA_IN_BOARD_RESET-                              ; ps2_keyboard_to_ascii:inst162|ascii_new ; 1.000        ; 2.103      ; 3.868      ;
+--------+----------------------+---------+---------------------------------------------------+-----------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'Microcomputer:inst|cpuClock'                                                                                                                       ;
+--------+----------------------+------------------------------------------------------+----------------------+-----------------------------+--------------+------------+------------+
; Slack  ; From Node            ; To Node                                              ; Launch Clock         ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------+------------------------------------------------------+----------------------+-----------------------------+--------------+------------+------------+
; -4.205 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|DI_Reg[0]               ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 1.000        ; 3.399      ; 8.596      ;
; -3.428 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[0]            ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 1.000        ; 3.394      ; 7.814      ;
; -3.414 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|DI_Reg[0]               ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 3.399      ; 7.305      ;
; -2.745 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[0]            ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 3.394      ; 6.631      ;
; -1.819 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|Fp[1]            ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 1.000        ; 3.428      ; 6.239      ;
; -1.819 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|F[1]             ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 1.000        ; 3.428      ; 6.239      ;
; -1.819 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|Fp[4]            ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 1.000        ; 3.428      ; 6.239      ;
; -1.819 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|F[4]             ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 1.000        ; 3.428      ; 6.239      ;
; -1.811 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|Fp[0]            ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 1.000        ; 3.406      ; 6.209      ;
; -1.811 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|PreserveC_r      ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 1.000        ; 3.406      ; 6.209      ;
; -1.811 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|Fp[6]            ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 1.000        ; 3.406      ; 6.209      ;
; -1.811 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|Fp[2]            ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 1.000        ; 3.406      ; 6.209      ;
; -1.807 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|SP[0]            ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 1.000        ; 3.394      ; 6.193      ;
; -1.807 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|SP[6]            ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 1.000        ; 3.394      ; 6.193      ;
; -1.807 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|SP[3]            ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 1.000        ; 3.394      ; 6.193      ;
; -1.807 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|SP[2]            ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 1.000        ; 3.394      ; 6.193      ;
; -1.807 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|SP[7]            ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 1.000        ; 3.394      ; 6.193      ;
; -1.710 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|Fp[3]            ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 1.000        ; 3.392      ; 6.094      ;
; -1.710 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|Fp[5]            ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 1.000        ; 3.392      ; 6.094      ;
; -1.697 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|F[3]             ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 1.000        ; 3.404      ; 6.093      ;
; -1.697 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|F[5]             ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 1.000        ; 3.404      ; 6.093      ;
; -1.644 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|Read_To_Reg_r[2] ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 1.000        ; 3.426      ; 6.062      ;
; -1.644 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|Read_To_Reg_r[1] ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 1.000        ; 3.426      ; 6.062      ;
; -1.644 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|Read_To_Reg_r[3] ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 1.000        ; 3.426      ; 6.062      ;
; -1.644 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|Read_To_Reg_r[0] ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 1.000        ; 3.426      ; 6.062      ;
; -1.644 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|Read_To_Reg_r[4] ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 1.000        ; 3.426      ; 6.062      ;
; -1.624 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|SP[10]           ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 1.000        ; 3.415      ; 6.031      ;
; -1.575 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|Fp[3]            ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 3.392      ; 5.459      ;
; -1.575 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|Fp[5]            ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 3.392      ; 5.459      ;
; -1.569 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|F[3]             ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 3.404      ; 5.465      ;
; -1.569 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|F[5]             ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 3.404      ; 5.465      ;
; -1.556 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|SP[8]            ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 1.000        ; 3.414      ; 5.962      ;
; -1.556 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|SP[9]            ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 1.000        ; 3.414      ; 5.962      ;
; -1.556 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|SP[11]           ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 1.000        ; 3.414      ; 5.962      ;
; -1.556 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|SP[12]           ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 1.000        ; 3.414      ; 5.962      ;
; -1.556 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|SP[13]           ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 1.000        ; 3.414      ; 5.962      ;
; -1.556 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|SP[14]           ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 1.000        ; 3.414      ; 5.962      ;
; -1.556 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|SP[15]           ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 1.000        ; 3.414      ; 5.962      ;
; -1.535 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|Fp[1]            ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 3.428      ; 5.455      ;
; -1.535 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|F[1]             ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 3.428      ; 5.455      ;
; -1.535 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|Fp[4]            ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 3.428      ; 5.455      ;
; -1.535 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|F[4]             ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 3.428      ; 5.455      ;
; -1.522 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|Fp[0]            ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 3.406      ; 5.420      ;
; -1.522 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|PreserveC_r      ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 3.406      ; 5.420      ;
; -1.522 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|Fp[6]            ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 3.406      ; 5.420      ;
; -1.522 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|Fp[2]            ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 3.406      ; 5.420      ;
; -1.520 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|Read_To_Reg_r[2] ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 3.426      ; 5.438      ;
; -1.520 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|Read_To_Reg_r[1] ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 3.426      ; 5.438      ;
; -1.520 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|Read_To_Reg_r[3] ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 3.426      ; 5.438      ;
; -1.520 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|Read_To_Reg_r[0] ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 3.426      ; 5.438      ;
; -1.520 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|Read_To_Reg_r[4] ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 3.426      ; 5.438      ;
; -1.519 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|SP[0]            ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 3.394      ; 5.405      ;
; -1.519 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|SP[6]            ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 3.394      ; 5.405      ;
; -1.519 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|SP[3]            ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 3.394      ; 5.405      ;
; -1.519 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|SP[2]            ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 3.394      ; 5.405      ;
; -1.519 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|SP[7]            ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 3.394      ; 5.405      ;
; -1.487 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|SP[10]           ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 3.415      ; 5.394      ;
; -1.412 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|SP[8]            ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 3.414      ; 5.318      ;
; -1.412 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|SP[9]            ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 3.414      ; 5.318      ;
; -1.412 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|SP[11]           ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 3.414      ; 5.318      ;
; -1.412 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|SP[12]           ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 3.414      ; 5.318      ;
; -1.412 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|SP[13]           ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 3.414      ; 5.318      ;
; -1.412 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|SP[14]           ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 3.414      ; 5.318      ;
; -1.412 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|SP[15]           ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 3.414      ; 5.318      ;
; -1.356 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|WR_n                    ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 1.120      ; 2.968      ;
; -1.356 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|IORQ_n                  ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 1.120      ; 2.968      ;
; -1.229 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|MREQ_n                  ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 1.345      ; 3.066      ;
; -1.229 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|M1_n             ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 1.345      ; 3.066      ;
; -1.229 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|RFSH_n           ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 1.345      ; 3.066      ;
; -1.090 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|BusAck           ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 1.000        ; 3.827      ; 5.909      ;
; -1.036 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|WR_n                    ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 1.000        ; 1.120      ; 3.148      ;
; -1.036 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|IORQ_n                  ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 1.000        ; 1.120      ; 3.148      ;
; -1.022 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|MREQ_n                  ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 1.000        ; 1.345      ; 3.359      ;
; -1.022 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|M1_n             ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 1.000        ; 1.345      ; 3.359      ;
; -1.022 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|RFSH_n           ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 1.000        ; 1.345      ; 3.359      ;
; -1.020 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|A[0]             ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 1.000        ; 3.390      ; 5.402      ;
; -1.020 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|A[2]             ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 1.000        ; 3.390      ; 5.402      ;
; -0.985 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|F[0]             ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 1.000        ; 3.389      ; 5.366      ;
; -0.985 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|F[6]             ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 1.000        ; 3.389      ; 5.366      ;
; -0.985 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|F[2]             ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 1.000        ; 3.389      ; 5.366      ;
; -0.985 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[4]            ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 1.000        ; 3.389      ; 5.366      ;
; -0.985 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|F[7]             ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 1.000        ; 3.389      ; 5.366      ;
; -0.971 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|I[7]             ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 1.000        ; 3.418      ; 5.381      ;
; -0.971 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|TmpAddr[9]       ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 1.000        ; 3.418      ; 5.381      ;
; -0.965 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|SP[1]            ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 1.000        ; 3.389      ; 5.346      ;
; -0.965 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|SP[5]            ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 1.000        ; 3.389      ; 5.346      ;
; -0.965 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1]             ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 1.000        ; 3.389      ; 5.346      ;
; -0.934 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|Ap[0]            ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 1.000        ; 3.392      ; 5.318      ;
; -0.934 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[0]           ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 1.000        ; 3.392      ; 5.318      ;
; -0.934 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|Ap[2]            ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 1.000        ; 3.392      ; 5.318      ;
; -0.934 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[2]           ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 1.000        ; 3.392      ; 5.318      ;
; -0.934 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|Ap[5]            ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 1.000        ; 3.392      ; 5.318      ;
; -0.934 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[5]           ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 1.000        ; 3.392      ; 5.318      ;
; -0.934 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|Ap[1]            ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 1.000        ; 3.392      ; 5.318      ;
; -0.934 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[1]           ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 1.000        ; 3.392      ; 5.318      ;
; -0.929 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|SP[4]            ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 1.000        ; 3.388      ; 5.309      ;
; -0.928 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|Ap[7]            ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 1.000        ; 3.419      ; 5.339      ;
; -0.928 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[7]           ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 1.000        ; 3.419      ; 5.339      ;
; -0.928 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|Ap[3]            ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 1.000        ; 3.419      ; 5.339      ;
; -0.928 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[3]           ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 1.000        ; 3.419      ; 5.339      ;
+--------+----------------------+------------------------------------------------------+----------------------+-----------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]'                                                                                                                                                                                          ;
+--------+-------------------------------+-------------------------------------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node                             ; Launch Clock                                                                                    ; Latch Clock                                                                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+-------------------------------------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -3.115 ; spi_16bit_master:inst347|busy ; inst389                             ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; 0.358      ; 4.475      ;
; -3.017 ; FPGA_IN_BOARD_RESET-          ; inst389                             ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.500        ; 2.672      ; 6.181      ;
; -2.477 ; FPGA_IN_BOARD_RESET-          ; inst389                             ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; 2.672      ; 6.141      ;
; -2.109 ; FPGA_IN_BOARD_RESET-          ; inst379                             ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.500        ; 2.658      ; 5.259      ;
; -2.022 ; spi_16bit_master:inst347|busy ; inst379                             ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; 0.344      ; 3.368      ;
; -1.606 ; FPGA_IN_BOARD_RESET-          ; spi_16bit_master:inst347|rx_data[6] ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.500        ; 2.239      ; 4.337      ;
; -1.606 ; FPGA_IN_BOARD_RESET-          ; spi_16bit_master:inst347|rx_data[4] ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.500        ; 2.239      ; 4.337      ;
; -1.384 ; FPGA_IN_BOARD_RESET-          ; inst379                             ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; 2.658      ; 5.034      ;
; -0.696 ; FPGA_IN_BOARD_RESET-          ; spi_16bit_master:inst347|rx_data[5] ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.500        ; 2.246      ; 3.434      ;
; -0.696 ; FPGA_IN_BOARD_RESET-          ; spi_16bit_master:inst347|rx_data[1] ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.500        ; 2.246      ; 3.434      ;
; -0.696 ; FPGA_IN_BOARD_RESET-          ; spi_16bit_master:inst347|rx_data[2] ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.500        ; 2.246      ; 3.434      ;
; -0.696 ; FPGA_IN_BOARD_RESET-          ; spi_16bit_master:inst347|rx_data[0] ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.500        ; 2.246      ; 3.434      ;
; -0.696 ; FPGA_IN_BOARD_RESET-          ; spi_16bit_master:inst347|rx_data[7] ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.500        ; 2.246      ; 3.434      ;
; -0.670 ; FPGA_IN_BOARD_RESET-          ; spi_16bit_master:inst347|state      ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.500        ; 2.245      ; 3.407      ;
; -0.670 ; FPGA_IN_BOARD_RESET-          ; spi_16bit_master:inst347|busy       ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.500        ; 2.245      ; 3.407      ;
; -0.670 ; FPGA_IN_BOARD_RESET-          ; spi_16bit_master:inst347|ss_n[1]    ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.500        ; 2.245      ; 3.407      ;
; -0.670 ; FPGA_IN_BOARD_RESET-          ; spi_16bit_master:inst347|ss_n[0]    ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.500        ; 2.245      ; 3.407      ;
; -0.670 ; FPGA_IN_BOARD_RESET-          ; spi_16bit_master:inst347|mosi~en    ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.500        ; 2.245      ; 3.407      ;
; -0.663 ; FPGA_IN_BOARD_RESET-          ; spi_16bit_master:inst347|rx_data[6] ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; 2.239      ; 3.894      ;
; -0.663 ; FPGA_IN_BOARD_RESET-          ; spi_16bit_master:inst347|rx_data[4] ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; 2.239      ; 3.894      ;
; -0.635 ; FPGA_IN_BOARD_RESET-          ; spi_16bit_master:inst347|rx_data[3] ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.500        ; 2.670      ; 3.797      ;
; 0.084  ; FPGA_IN_BOARD_RESET-          ; spi_16bit_master:inst347|rx_data[5] ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; 2.246      ; 3.154      ;
; 0.084  ; FPGA_IN_BOARD_RESET-          ; spi_16bit_master:inst347|rx_data[1] ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; 2.246      ; 3.154      ;
; 0.084  ; FPGA_IN_BOARD_RESET-          ; spi_16bit_master:inst347|rx_data[2] ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; 2.246      ; 3.154      ;
; 0.084  ; FPGA_IN_BOARD_RESET-          ; spi_16bit_master:inst347|rx_data[0] ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; 2.246      ; 3.154      ;
; 0.084  ; FPGA_IN_BOARD_RESET-          ; spi_16bit_master:inst347|rx_data[7] ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; 2.246      ; 3.154      ;
; 0.105  ; FPGA_IN_BOARD_RESET-          ; spi_16bit_master:inst347|state      ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; 2.245      ; 3.132      ;
; 0.105  ; FPGA_IN_BOARD_RESET-          ; spi_16bit_master:inst347|busy       ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; 2.245      ; 3.132      ;
; 0.105  ; FPGA_IN_BOARD_RESET-          ; spi_16bit_master:inst347|ss_n[1]    ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; 2.245      ; 3.132      ;
; 0.105  ; FPGA_IN_BOARD_RESET-          ; spi_16bit_master:inst347|ss_n[0]    ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; 2.245      ; 3.132      ;
; 0.105  ; FPGA_IN_BOARD_RESET-          ; spi_16bit_master:inst347|mosi~en    ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; 2.245      ; 3.132      ;
; 0.170  ; FPGA_IN_BOARD_RESET-          ; spi_16bit_master:inst347|rx_data[3] ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; 2.670      ; 3.492      ;
+--------+-------------------------------+-------------------------------------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'inst4|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                         ;
+--------+--------------------------------------------+-------------------------------------------+-----------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                   ; Launch Clock                ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+-------------------------------------------+-----------------------------+---------------------------------------------------+--------------+------------+------------+
; -2.718 ; Microcomputer:inst|T80s:cpu1|RD_n          ; inst97                                    ; Microcomputer:inst|cpuClock ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -1.281     ; 2.389      ;
; -2.472 ; Microcomputer:inst|T80s:cpu1|IORQ_n        ; 74165:inst103|70                          ; Microcomputer:inst|cpuClock ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; 2.253      ; 5.677      ;
; -2.472 ; Microcomputer:inst|T80s:cpu1|IORQ_n        ; 74165:inst103|79                          ; Microcomputer:inst|cpuClock ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; 2.253      ; 5.677      ;
; -2.472 ; Microcomputer:inst|T80s:cpu1|IORQ_n        ; 74165:inst103|84                          ; Microcomputer:inst|cpuClock ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; 2.253      ; 5.677      ;
; -2.472 ; Microcomputer:inst|T80s:cpu1|IORQ_n        ; 74165:inst103|93                          ; Microcomputer:inst|cpuClock ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; 2.253      ; 5.677      ;
; -2.437 ; Microcomputer:inst|T80s:cpu1|T80:u0|RFSH_n ; 74165:inst103|70                          ; Microcomputer:inst|cpuClock ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; 2.019      ; 5.408      ;
; -2.437 ; Microcomputer:inst|T80s:cpu1|T80:u0|RFSH_n ; 74165:inst103|79                          ; Microcomputer:inst|cpuClock ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; 2.019      ; 5.408      ;
; -2.437 ; Microcomputer:inst|T80s:cpu1|T80:u0|RFSH_n ; 74165:inst103|84                          ; Microcomputer:inst|cpuClock ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; 2.019      ; 5.408      ;
; -2.437 ; Microcomputer:inst|T80s:cpu1|T80:u0|RFSH_n ; 74165:inst103|93                          ; Microcomputer:inst|cpuClock ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; 2.019      ; 5.408      ;
; -2.335 ; Microcomputer:inst|T80s:cpu1|IORQ_n        ; 74165:inst103|98                          ; Microcomputer:inst|cpuClock ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; 2.240      ; 5.527      ;
; -2.300 ; Microcomputer:inst|T80s:cpu1|T80:u0|RFSH_n ; 74165:inst103|98                          ; Microcomputer:inst|cpuClock ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; 2.006      ; 5.258      ;
; -2.294 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_CHRY|c[2] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; 0.101      ; 2.837      ;
; -2.286 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|losr:U_LOSR|data[0]        ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; 0.083      ; 2.811      ;
; -2.286 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|losr:U_LOSR|data[1]        ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; 0.083      ; 2.811      ;
; -2.286 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|losr:U_LOSR|data[2]        ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; 0.083      ; 2.811      ;
; -2.286 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|losr:U_LOSR|data[3]        ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; 0.083      ; 2.811      ;
; -2.286 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|losr:U_LOSR|data[4]        ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; 0.083      ; 2.811      ;
; -2.286 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|losr:U_LOSR|data[5]        ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; 0.083      ; 2.811      ;
; -2.286 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|losr:U_LOSR|data[6]        ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; 0.083      ; 2.811      ;
; -2.286 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|losr:U_LOSR|data[7]        ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; 0.083      ; 2.811      ;
; -2.286 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|R                          ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; 0.083      ; 2.811      ;
; -2.286 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|G                          ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; 0.083      ; 2.811      ;
; -2.286 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|B                          ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; 0.083      ; 2.811      ;
; -2.276 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_VCTR|c[1] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; 0.087      ; 2.805      ;
; -2.276 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_VCTR|c[2] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; 0.087      ; 2.805      ;
; -2.276 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_VCTR|c[3] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; 0.087      ; 2.805      ;
; -2.276 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_VCTR|c[4] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; 0.087      ; 2.805      ;
; -2.276 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_VCTR|c[5] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; 0.087      ; 2.805      ;
; -2.276 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_VCTR|c[6] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; 0.087      ; 2.805      ;
; -2.276 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_VCTR|c[7] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; 0.087      ; 2.805      ;
; -2.276 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_VCTR|c[8] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; 0.087      ; 2.805      ;
; -2.276 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_VCTR|c[9] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; 0.087      ; 2.805      ;
; -2.250 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|vsync_int                  ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; 0.082      ; 2.774      ;
; -2.042 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_CHRX|c[0] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; 0.088      ; 2.572      ;
; -2.042 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_CHRX|c[1] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; 0.088      ; 2.572      ;
; -2.042 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_CHRX|c[2] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; 0.088      ; 2.572      ;
; -2.042 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_SCRY|c[0] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; 0.088      ; 2.572      ;
; -2.042 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_SCRY|c[1] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; 0.088      ; 2.572      ;
; -2.042 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_SCRY|c[2] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; 0.088      ; 2.572      ;
; -2.033 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|losr:U_LOSR|data[0]        ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; 0.083      ; 3.058      ;
; -2.033 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|losr:U_LOSR|data[1]        ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; 0.083      ; 3.058      ;
; -2.033 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|losr:U_LOSR|data[2]        ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; 0.083      ; 3.058      ;
; -2.033 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|losr:U_LOSR|data[3]        ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; 0.083      ; 3.058      ;
; -2.033 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|losr:U_LOSR|data[4]        ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; 0.083      ; 3.058      ;
; -2.033 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|losr:U_LOSR|data[5]        ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; 0.083      ; 3.058      ;
; -2.033 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|losr:U_LOSR|data[6]        ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; 0.083      ; 3.058      ;
; -2.033 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|losr:U_LOSR|data[7]        ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; 0.083      ; 3.058      ;
; -2.033 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|R                          ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; 0.083      ; 3.058      ;
; -2.033 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|G                          ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; 0.083      ; 3.058      ;
; -2.033 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|B                          ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; 0.083      ; 3.058      ;
; -2.026 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_VCTR|c[1] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; 0.087      ; 3.055      ;
; -2.026 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_VCTR|c[2] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; 0.087      ; 3.055      ;
; -2.026 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_VCTR|c[3] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; 0.087      ; 3.055      ;
; -2.026 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_VCTR|c[4] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; 0.087      ; 3.055      ;
; -2.026 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_VCTR|c[5] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; 0.087      ; 3.055      ;
; -2.026 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_VCTR|c[6] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; 0.087      ; 3.055      ;
; -2.026 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_VCTR|c[7] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; 0.087      ; 3.055      ;
; -2.026 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_VCTR|c[8] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; 0.087      ; 3.055      ;
; -2.026 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_VCTR|c[9] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; 0.087      ; 3.055      ;
; -2.023 ; Microcomputer:inst|T80s:cpu1|IORQ_n        ; inst97                                    ; Microcomputer:inst|cpuClock ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; 1.087      ; 4.062      ;
; -2.018 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_CHRY|c[2] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; 0.101      ; 3.061      ;
; -2.005 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_SCRX|c[0] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; 0.088      ; 2.535      ;
; -2.005 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_SCRX|c[1] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; 0.088      ; 2.535      ;
; -2.005 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_SCRX|c[2] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; 0.088      ; 2.535      ;
; -2.005 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_SCRX|c[3] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; 0.088      ; 2.535      ;
; -2.005 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_SCRX|c[4] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; 0.088      ; 2.535      ;
; -2.005 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_CHRY|c[0] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; 0.088      ; 2.535      ;
; -2.005 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_SCRX|c[5] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; 0.088      ; 2.535      ;
; -2.005 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_SCRX|c[6] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; 0.088      ; 2.535      ;
; -1.999 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|vsync_int                  ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; 0.082      ; 3.023      ;
; -1.963 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|hsync_int                  ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; 0.088      ; 2.493      ;
; -1.940 ; Microcomputer:inst|T80s:cpu1|T80:u0|M1_n   ; 74165:inst103|70                          ; Microcomputer:inst|cpuClock ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; 2.019      ; 4.911      ;
; -1.940 ; Microcomputer:inst|T80s:cpu1|T80:u0|M1_n   ; 74165:inst103|79                          ; Microcomputer:inst|cpuClock ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; 2.019      ; 4.911      ;
; -1.940 ; Microcomputer:inst|T80s:cpu1|T80:u0|M1_n   ; 74165:inst103|84                          ; Microcomputer:inst|cpuClock ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; 2.019      ; 4.911      ;
; -1.940 ; Microcomputer:inst|T80s:cpu1|T80:u0|M1_n   ; 74165:inst103|93                          ; Microcomputer:inst|cpuClock ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; 2.019      ; 4.911      ;
; -1.839 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_CHRY|c[1] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; 0.556      ; 2.837      ;
; -1.839 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_CHRY|c[3] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; 0.556      ; 2.837      ;
; -1.818 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_SCRY|c[3] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; 0.529      ; 2.789      ;
; -1.815 ; Microcomputer:inst|T80s:cpu1|MREQ_n        ; 74165:inst103|70                          ; Microcomputer:inst|cpuClock ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; 2.019      ; 4.786      ;
; -1.815 ; Microcomputer:inst|T80s:cpu1|MREQ_n        ; 74165:inst103|79                          ; Microcomputer:inst|cpuClock ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; 2.019      ; 4.786      ;
; -1.815 ; Microcomputer:inst|T80s:cpu1|MREQ_n        ; 74165:inst103|84                          ; Microcomputer:inst|cpuClock ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; 2.019      ; 4.786      ;
; -1.815 ; Microcomputer:inst|T80s:cpu1|MREQ_n        ; 74165:inst103|93                          ; Microcomputer:inst|cpuClock ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; 2.019      ; 4.786      ;
; -1.803 ; Microcomputer:inst|T80s:cpu1|T80:u0|M1_n   ; 74165:inst103|98                          ; Microcomputer:inst|cpuClock ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; 2.006      ; 4.761      ;
; -1.718 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_CHRX|c[0] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; 0.088      ; 2.748      ;
; -1.718 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_CHRX|c[1] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; 0.088      ; 2.748      ;
; -1.718 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_CHRX|c[2] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; 0.088      ; 2.748      ;
; -1.718 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_SCRY|c[0] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; 0.088      ; 2.748      ;
; -1.718 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_SCRY|c[1] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; 0.088      ; 2.748      ;
; -1.718 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_SCRY|c[2] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; 0.088      ; 2.748      ;
; -1.686 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_SCRX|c[0] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; 0.088      ; 2.716      ;
; -1.686 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_SCRX|c[1] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; 0.088      ; 2.716      ;
; -1.686 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_SCRX|c[2] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; 0.088      ; 2.716      ;
; -1.686 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_SCRX|c[3] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; 0.088      ; 2.716      ;
; -1.686 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_SCRX|c[4] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; 0.088      ; 2.716      ;
; -1.686 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_CHRY|c[0] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; 0.088      ; 2.716      ;
; -1.686 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_SCRX|c[5] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; 0.088      ; 2.716      ;
; -1.686 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_SCRX|c[6] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; 0.088      ; 2.716      ;
; -1.678 ; Microcomputer:inst|T80s:cpu1|MREQ_n        ; 74165:inst103|98                          ; Microcomputer:inst|cpuClock ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; 2.006      ; 4.636      ;
; -1.674 ; Microcomputer:inst|T80s:cpu1|IORQ_n        ; inst92                                    ; Microcomputer:inst|cpuClock ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; 0.349      ; 2.975      ;
; -1.659 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_SCRY|c[4] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; 0.577      ; 2.678      ;
+--------+--------------------------------------------+-------------------------------------------+-----------------------------+---------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16]'                                                                                                                                                      ;
+--------+----------------------+---------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node            ; To Node ; Launch Clock                                                                                     ; Latch Clock                                                                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------+---------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -2.690 ; inst358              ; inst349 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; 1.000        ; -0.049     ; 3.663      ;
; -2.685 ; inst358              ; inst358 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; 1.000        ; -0.044     ; 3.663      ;
; -2.646 ; FPGA_IN_BOARD_RESET- ; inst349 ; FPGA_IN_BOARD_RESET-                                                                             ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; 0.500        ; 2.706      ; 5.854      ;
; -2.646 ; FPGA_IN_BOARD_RESET- ; inst358 ; FPGA_IN_BOARD_RESET-                                                                             ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; 0.500        ; 2.706      ; 5.854      ;
; -2.187 ; FPGA_IN_BOARD_RESET- ; inst349 ; FPGA_IN_BOARD_RESET-                                                                             ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; 1.000        ; 2.706      ; 5.895      ;
; -2.187 ; FPGA_IN_BOARD_RESET- ; inst358 ; FPGA_IN_BOARD_RESET-                                                                             ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; 1.000        ; 2.706      ; 5.895      ;
+--------+----------------------+---------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'inst4|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                       ;
+---------+--------------------------------------------+------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                  ; To Node          ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+---------+--------------------------------------------+------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -2.637  ; Microcomputer:inst|T80s:cpu1|RD_n          ; inst97           ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.200     ; 2.389      ;
; -2.391  ; Microcomputer:inst|T80s:cpu1|IORQ_n        ; 74165:inst103|70 ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.334      ; 5.677      ;
; -2.391  ; Microcomputer:inst|T80s:cpu1|IORQ_n        ; 74165:inst103|79 ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.334      ; 5.677      ;
; -2.391  ; Microcomputer:inst|T80s:cpu1|IORQ_n        ; 74165:inst103|84 ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.334      ; 5.677      ;
; -2.391  ; Microcomputer:inst|T80s:cpu1|IORQ_n        ; 74165:inst103|93 ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.334      ; 5.677      ;
; -2.356  ; Microcomputer:inst|T80s:cpu1|T80:u0|RFSH_n ; 74165:inst103|70 ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.100      ; 5.408      ;
; -2.356  ; Microcomputer:inst|T80s:cpu1|T80:u0|RFSH_n ; 74165:inst103|79 ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.100      ; 5.408      ;
; -2.356  ; Microcomputer:inst|T80s:cpu1|T80:u0|RFSH_n ; 74165:inst103|84 ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.100      ; 5.408      ;
; -2.356  ; Microcomputer:inst|T80s:cpu1|T80:u0|RFSH_n ; 74165:inst103|93 ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.100      ; 5.408      ;
; -2.254  ; Microcomputer:inst|T80s:cpu1|IORQ_n        ; 74165:inst103|98 ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.321      ; 5.527      ;
; -2.219  ; Microcomputer:inst|T80s:cpu1|T80:u0|RFSH_n ; 74165:inst103|98 ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.087      ; 5.258      ;
; -1.942  ; Microcomputer:inst|T80s:cpu1|IORQ_n        ; inst97           ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 1.168      ; 4.062      ;
; -1.859  ; Microcomputer:inst|T80s:cpu1|T80:u0|M1_n   ; 74165:inst103|70 ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.100      ; 4.911      ;
; -1.859  ; Microcomputer:inst|T80s:cpu1|T80:u0|M1_n   ; 74165:inst103|79 ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.100      ; 4.911      ;
; -1.859  ; Microcomputer:inst|T80s:cpu1|T80:u0|M1_n   ; 74165:inst103|84 ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.100      ; 4.911      ;
; -1.859  ; Microcomputer:inst|T80s:cpu1|T80:u0|M1_n   ; 74165:inst103|93 ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.100      ; 4.911      ;
; -1.734  ; Microcomputer:inst|T80s:cpu1|MREQ_n        ; 74165:inst103|70 ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.100      ; 4.786      ;
; -1.734  ; Microcomputer:inst|T80s:cpu1|MREQ_n        ; 74165:inst103|79 ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.100      ; 4.786      ;
; -1.734  ; Microcomputer:inst|T80s:cpu1|MREQ_n        ; 74165:inst103|84 ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.100      ; 4.786      ;
; -1.734  ; Microcomputer:inst|T80s:cpu1|MREQ_n        ; 74165:inst103|93 ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.100      ; 4.786      ;
; -1.722  ; Microcomputer:inst|T80s:cpu1|T80:u0|M1_n   ; 74165:inst103|98 ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.087      ; 4.761      ;
; -1.597  ; Microcomputer:inst|T80s:cpu1|MREQ_n        ; 74165:inst103|98 ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.087      ; 4.636      ;
; -1.596  ; Microcomputer:inst|T80s:cpu1|IORQ_n        ; inst92           ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.427      ; 2.975      ;
; -1.411  ; Microcomputer:inst|T80s:cpu1|IORQ_n        ; inst95           ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.227      ; 2.590      ;
; -1.377  ; Microcomputer:inst|T80s:cpu1|T80:u0|RFSH_n ; inst95           ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.007     ; 2.322      ;
; -1.265  ; Microcomputer:inst|T80s:cpu1|MREQ_n        ; inst95           ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.007     ; 2.210      ;
; -1.225  ; Microcomputer:inst|T80s:cpu1|T80:u0|M1_n   ; inst97           ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.934      ; 3.111      ;
; -1.197  ; Microcomputer:inst|T80s:cpu1|T80:u0|BusAck ; inst108          ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.483     ; 1.666      ;
; -0.985  ; Microcomputer:inst|T80s:cpu1|T80:u0|M1_n   ; inst95           ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.007     ; 1.930      ;
; -0.209  ; FPGA_IN_BOARD_RESET-                       ; 74164:inst37|3   ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 3.760      ; 4.411      ;
; -0.209  ; FPGA_IN_BOARD_RESET-                       ; 74164:inst37|4   ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 3.760      ; 4.411      ;
; 0.288   ; FPGA_IN_BOARD_RESET-                       ; 74164:inst37|3   ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 3.760      ; 4.414      ;
; 0.288   ; FPGA_IN_BOARD_RESET-                       ; 74164:inst37|4   ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 3.760      ; 4.414      ;
; 5.768   ; inst92                                     ; 74165:inst103|70 ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.767      ; 5.991      ;
; 5.768   ; inst92                                     ; 74165:inst103|79 ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.767      ; 5.991      ;
; 5.768   ; inst92                                     ; 74165:inst103|84 ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.767      ; 5.991      ;
; 5.768   ; inst92                                     ; 74165:inst103|93 ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.767      ; 5.991      ;
; 5.905   ; inst92                                     ; 74165:inst103|98 ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.754      ; 5.841      ;
; 6.381   ; inst95                                     ; 74165:inst103|70 ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.975      ; 5.586      ;
; 6.381   ; inst95                                     ; 74165:inst103|79 ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.975      ; 5.586      ;
; 6.381   ; inst95                                     ; 74165:inst103|84 ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.975      ; 5.586      ;
; 6.381   ; inst95                                     ; 74165:inst103|93 ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.975      ; 5.586      ;
; 6.518   ; inst95                                     ; 74165:inst103|98 ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.962      ; 5.436      ;
; 15.758  ; inst92                                     ; inst95           ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.340     ; 3.894      ;
; 17.166  ; uart:inst8|tx_state.TX_IDLE                ; 74164:inst37|3   ; CLK_50                                            ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.357      ; 4.143      ;
; 17.166  ; uart:inst8|tx_state.TX_IDLE                ; 74164:inst37|4   ; CLK_50                                            ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.357      ; 4.143      ;
; 245.835 ; inst92                                     ; 74165:inst103|70 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 250.000      ; 1.834      ; 5.991      ;
; 245.835 ; inst92                                     ; 74165:inst103|79 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 250.000      ; 1.834      ; 5.991      ;
; 245.835 ; inst92                                     ; 74165:inst103|84 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 250.000      ; 1.834      ; 5.991      ;
; 245.835 ; inst92                                     ; 74165:inst103|93 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 250.000      ; 1.834      ; 5.991      ;
; 245.972 ; inst92                                     ; 74165:inst103|98 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 250.000      ; 1.821      ; 5.841      ;
; 246.448 ; inst95                                     ; 74165:inst103|70 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 250.000      ; 2.042      ; 5.586      ;
; 246.448 ; inst95                                     ; 74165:inst103|79 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 250.000      ; 2.042      ; 5.586      ;
; 246.448 ; inst95                                     ; 74165:inst103|84 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 250.000      ; 2.042      ; 5.586      ;
; 246.448 ; inst95                                     ; 74165:inst103|93 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 250.000      ; 2.042      ; 5.586      ;
; 246.585 ; inst95                                     ; 74165:inst103|98 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 250.000      ; 2.029      ; 5.436      ;
; 495.825 ; inst92                                     ; inst95           ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.273     ; 3.894      ;
+---------+--------------------------------------------+------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'inst4|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                  ;
+----------+-------------------------+-------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack    ; From Node               ; To Node                       ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+----------+-------------------------+-------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -2.215   ; FPGA_IN_BOARD_RESET-    ; inst517                       ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 3.477      ; 6.134      ;
; -2.215   ; FPGA_IN_BOARD_RESET-    ; inst506                       ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 3.477      ; 6.134      ;
; -2.013   ; FPGA_IN_BOARD_RESET-    ; inst517                       ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 3.477      ; 6.432      ;
; -2.013   ; FPGA_IN_BOARD_RESET-    ; inst506                       ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 3.477      ; 6.432      ;
; -0.319   ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|state      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 3.475      ; 4.736      ;
; -0.249   ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|state      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 3.475      ; 4.166      ;
; -0.034   ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[5] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 3.481      ; 3.957      ;
; -0.034   ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[2] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 3.481      ; 3.957      ;
; -0.034   ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[0] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 3.481      ; 3.957      ;
; -0.034   ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[7] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 3.481      ; 3.957      ;
; -0.024   ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|busy       ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 3.476      ; 3.942      ;
; -0.012   ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[5] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 3.481      ; 4.435      ;
; -0.012   ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[2] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 3.481      ; 4.435      ;
; -0.012   ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[0] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 3.481      ; 4.435      ;
; -0.012   ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[7] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 3.481      ; 4.435      ;
; 0.002    ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|ss_n[1]    ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 3.478      ; 4.418      ;
; 0.002    ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|ss_n[0]    ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 3.478      ; 4.418      ;
; 0.002    ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|mosi~en    ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 3.478      ; 4.418      ;
; 0.002    ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|ss_n[1]    ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 3.478      ; 3.918      ;
; 0.002    ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|ss_n[0]    ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 3.478      ; 3.918      ;
; 0.002    ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|mosi~en    ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 3.478      ; 3.918      ;
; 0.008    ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|busy       ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 3.476      ; 4.410      ;
; 0.022    ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[6] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 3.474      ; 3.894      ;
; 0.022    ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[4] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 3.474      ; 3.894      ;
; 0.048    ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[1] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 3.476      ; 3.870      ;
; 0.050    ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[1] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 3.476      ; 4.368      ;
; 0.079    ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[6] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 3.474      ; 4.337      ;
; 0.079    ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[4] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 3.474      ; 4.337      ;
; 0.404    ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[3] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 3.889      ; 3.927      ;
; 0.425    ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[3] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 3.889      ; 4.406      ;
; 95.193   ; spi_master:inst490|busy ; inst517                       ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.370     ; 4.429      ;
; 95.193   ; spi_master:inst490|busy ; inst506                       ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.370     ; 4.429      ;
; 2495.492 ; spi_master:inst490|busy ; inst517                       ; inst4|altpll_component|auto_generated|pll1|clk[1] ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 2500.000     ; -0.071     ; 4.429      ;
; 2495.492 ; spi_master:inst490|busy ; inst506                       ; inst4|altpll_component|auto_generated|pll1|clk[1] ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 2500.000     ; -0.071     ; 4.429      ;
+----------+-------------------------+-------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'inst4|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                ;
+--------+-------------------------+-------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node               ; To Node                       ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------+-------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -2.174 ; FPGA_IN_BOARD_RESET-    ; inst517                       ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 3.518      ; 6.134      ;
; -2.174 ; FPGA_IN_BOARD_RESET-    ; inst506                       ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 3.518      ; 6.134      ;
; -1.972 ; FPGA_IN_BOARD_RESET-    ; inst517                       ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 3.518      ; 6.432      ;
; -1.972 ; FPGA_IN_BOARD_RESET-    ; inst506                       ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 3.518      ; 6.432      ;
; -0.278 ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|state      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 3.516      ; 4.736      ;
; -0.208 ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|state      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 3.516      ; 4.166      ;
; 0.007  ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[5] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 3.522      ; 3.957      ;
; 0.007  ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[2] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 3.522      ; 3.957      ;
; 0.007  ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[0] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 3.522      ; 3.957      ;
; 0.007  ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[7] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 3.522      ; 3.957      ;
; 0.017  ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|busy       ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 3.517      ; 3.942      ;
; 0.029  ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[5] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 3.522      ; 4.435      ;
; 0.029  ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[2] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 3.522      ; 4.435      ;
; 0.029  ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[0] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 3.522      ; 4.435      ;
; 0.029  ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[7] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 3.522      ; 4.435      ;
; 0.043  ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|ss_n[1]    ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 3.519      ; 4.418      ;
; 0.043  ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|ss_n[0]    ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 3.519      ; 4.418      ;
; 0.043  ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|mosi~en    ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 3.519      ; 4.418      ;
; 0.043  ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|ss_n[1]    ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 3.519      ; 3.918      ;
; 0.043  ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|ss_n[0]    ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 3.519      ; 3.918      ;
; 0.043  ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|mosi~en    ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 3.519      ; 3.918      ;
; 0.049  ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|busy       ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 3.517      ; 4.410      ;
; 0.063  ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[6] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 3.515      ; 3.894      ;
; 0.063  ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[4] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 3.515      ; 3.894      ;
; 0.089  ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[1] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 3.517      ; 3.870      ;
; 0.091  ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[1] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 3.517      ; 4.368      ;
; 0.120  ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[6] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 3.515      ; 4.337      ;
; 0.120  ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[4] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 3.515      ; 4.337      ;
; 0.445  ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[3] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 3.930      ; 3.927      ;
; 0.466  ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[3] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 3.930      ; 4.406      ;
; 95.304 ; spi_master:inst490|busy ; inst517                       ; inst4|altpll_component|auto_generated|pll1|clk[1] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.259     ; 4.429      ;
; 95.304 ; spi_master:inst490|busy ; inst506                       ; inst4|altpll_component|auto_generated|pll1|clk[1] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.259     ; 4.429      ;
; 95.492 ; spi_master:inst490|busy ; inst517                       ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.071     ; 4.429      ;
; 95.492 ; spi_master:inst490|busy ; inst506                       ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.071     ; 4.429      ;
+--------+-------------------------+-------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'inst4|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                 ;
+--------+-------------------------+-------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node               ; To Node                       ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------+-------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -0.594 ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[3] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.493      ; 4.204      ;
; -0.545 ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[3] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 4.493      ; 3.753      ;
; -0.227 ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[6] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.060      ; 4.138      ;
; -0.227 ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[4] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.060      ; 4.138      ;
; -0.199 ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[1] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.062      ; 4.168      ;
; -0.169 ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[1] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 4.062      ; 3.698      ;
; -0.159 ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|busy       ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.062      ; 4.208      ;
; -0.154 ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|ss_n[1]    ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.065      ; 4.216      ;
; -0.154 ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|ss_n[0]    ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.065      ; 4.216      ;
; -0.154 ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|mosi~en    ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.065      ; 4.216      ;
; -0.144 ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[6] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 4.060      ; 3.721      ;
; -0.144 ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[4] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 4.060      ; 3.721      ;
; -0.140 ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[5] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.067      ; 4.232      ;
; -0.140 ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[2] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.067      ; 4.232      ;
; -0.140 ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[0] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.067      ; 4.232      ;
; -0.140 ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[7] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.067      ; 4.232      ;
; -0.126 ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|ss_n[1]    ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 4.065      ; 3.744      ;
; -0.126 ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|ss_n[0]    ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 4.065      ; 3.744      ;
; -0.126 ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|mosi~en    ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 4.065      ; 3.744      ;
; -0.100 ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|busy       ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 4.062      ; 3.767      ;
; -0.091 ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[5] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 4.067      ; 3.781      ;
; -0.091 ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[2] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 4.067      ; 3.781      ;
; -0.091 ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[0] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 4.067      ; 3.781      ;
; -0.091 ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[7] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 4.067      ; 3.781      ;
; 0.116  ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|state      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 4.061      ; 3.982      ;
; 0.155  ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|state      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.061      ; 4.521      ;
; 1.821  ; FPGA_IN_BOARD_RESET-    ; inst517                       ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.063      ; 6.189      ;
; 1.821  ; FPGA_IN_BOARD_RESET-    ; inst506                       ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.063      ; 6.189      ;
; 2.036  ; FPGA_IN_BOARD_RESET-    ; inst517                       ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 4.063      ; 5.904      ;
; 2.036  ; FPGA_IN_BOARD_RESET-    ; inst506                       ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 4.063      ; 5.904      ;
; 3.621  ; spi_master:inst490|busy ; inst517                       ; inst4|altpll_component|auto_generated|pll1|clk[1] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.372      ; 4.218      ;
; 3.621  ; spi_master:inst490|busy ; inst506                       ; inst4|altpll_component|auto_generated|pll1|clk[1] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.372      ; 4.218      ;
; 3.950  ; spi_master:inst490|busy ; inst517                       ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 4.218      ;
; 3.950  ; spi_master:inst490|busy ; inst506                       ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 4.218      ;
+--------+-------------------------+-------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'FPGA_IN_SDSB-'                                                                                                                                                          ;
+--------+----------------------+------------+--------------------------------------------------------------------------------------------------+---------------+--------------+------------+------------+
; Slack  ; From Node            ; To Node    ; Launch Clock                                                                                     ; Latch Clock   ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------+------------+--------------------------------------------------------------------------------------------------+---------------+--------------+------------+------------+
; -0.572 ; FPGA_IN_BOARD_RESET- ; inst509    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; 0.000        ; 5.980      ; 5.438      ;
; -0.413 ; FPGA_IN_BOARD_RESET- ; inst480    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; 0.000        ; 5.797      ; 5.414      ;
; -0.354 ; FPGA_IN_BOARD_RESET- ; inst509    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; -0.500       ; 6.262      ; 5.438      ;
; -0.294 ; FPGA_IN_BOARD_RESET- ; inst345    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; 0.000        ; 5.742      ; 5.673      ;
; -0.195 ; FPGA_IN_BOARD_RESET- ; inst480    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; -0.500       ; 6.079      ; 5.414      ;
; -0.177 ; FPGA_IN_BOARD_RESET- ; inst514    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; -0.500       ; 7.164      ; 6.712      ;
; -0.171 ; FPGA_IN_BOARD_RESET- ; inst512    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; 0.000        ; 5.850      ; 5.904      ;
; -0.134 ; FPGA_IN_BOARD_RESET- ; inst194    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; 0.000        ; 5.389      ; 5.285      ;
; -0.078 ; FPGA_IN_BOARD_RESET- ; inst514    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; 0.000        ; 6.565      ; 6.712      ;
; -0.065 ; FPGA_IN_BOARD_RESET- ; inst483    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; 0.000        ; 5.603      ; 5.568      ;
; -0.055 ; inst358              ; inst345    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; FPGA_IN_SDSB- ; 0.000        ; 3.036      ; 3.196      ;
; -0.033 ; FPGA_IN_BOARD_RESET- ; inst274    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; -0.500       ; 6.656      ; 6.348      ;
; -0.014 ; FPGA_IN_BOARD_RESET- ; inst495    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; 0.000        ; 6.512      ; 6.528      ;
; 0.005  ; FPGA_IN_BOARD_RESET- ; inst272    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; -0.500       ; 6.063      ; 5.793      ;
; 0.024  ; FPGA_IN_BOARD_RESET- ; inst426    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; 0.000        ; 4.792      ; 4.846      ;
; 0.030  ; FPGA_IN_BOARD_RESET- ; inst500    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; 0.000        ; 6.324      ; 6.384      ;
; 0.034  ; FPGA_IN_BOARD_RESET- ; inst427    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; 0.000        ; 4.780      ; 4.844      ;
; 0.046  ; FPGA_IN_BOARD_RESET- ; inst336    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; 0.000        ; 5.612      ; 5.883      ;
; 0.057  ; FPGA_IN_BOARD_RESET- ; inst471    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; 0.000        ; 5.241      ; 5.328      ;
; 0.066  ; FPGA_IN_BOARD_RESET- ; inst325[2] ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; -0.500       ; 6.137      ; 5.733      ;
; 0.066  ; FPGA_IN_BOARD_RESET- ; inst274    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; 0.000        ; 6.057      ; 6.348      ;
; 0.068  ; FPGA_IN_BOARD_RESET- ; inst325[0] ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; -0.500       ; 6.137      ; 5.735      ;
; 0.094  ; FPGA_IN_BOARD_RESET- ; inst197    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; 0.000        ; 5.255      ; 5.379      ;
; 0.104  ; FPGA_IN_BOARD_RESET- ; inst272    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; 0.000        ; 5.464      ; 5.793      ;
; 0.111  ; FPGA_IN_BOARD_RESET- ; inst485    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; 0.000        ; 5.666      ; 5.807      ;
; 0.112  ; FPGA_IN_BOARD_RESET- ; inst498    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; 0.000        ; 6.409      ; 6.551      ;
; 0.136  ; FPGA_IN_BOARD_RESET- ; inst509    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; 0.000        ; 6.262      ; 6.428      ;
; 0.147  ; FPGA_IN_BOARD_RESET- ; inst496    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; 0.000        ; 6.410      ; 6.587      ;
; 0.147  ; FPGA_IN_BOARD_RESET- ; inst497    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; 0.000        ; 6.410      ; 6.587      ;
; 0.153  ; FPGA_IN_BOARD_RESET- ; inst483    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; -0.500       ; 5.885      ; 5.568      ;
; 0.163  ; FPGA_IN_BOARD_RESET- ; inst476    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; 0.000        ; 5.775      ; 5.968      ;
; 0.168  ; FPGA_IN_BOARD_RESET- ; inst345    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; -0.500       ; 5.742      ; 5.635      ;
; 0.173  ; FPGA_IN_BOARD_RESET- ; inst325[1] ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; -0.500       ; 5.164      ; 4.867      ;
; 0.173  ; FPGA_IN_BOARD_RESET- ; inst468    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; 0.000        ; 6.141      ; 6.539      ;
; 0.192  ; FPGA_IN_BOARD_RESET- ; inst502    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; 0.000        ; 6.054      ; 6.276      ;
; 0.194  ; FPGA_IN_BOARD_RESET- ; inst325[2] ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; 0.000        ; 5.509      ; 5.733      ;
; 0.196  ; FPGA_IN_BOARD_RESET- ; inst325[0] ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; 0.000        ; 5.509      ; 5.735      ;
; 0.198  ; FPGA_IN_BOARD_RESET- ; inst336    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; -0.500       ; 5.960      ; 5.883      ;
; 0.202  ; FPGA_IN_BOARD_RESET- ; inst508    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; 0.000        ; 6.024      ; 6.256      ;
; 0.202  ; FPGA_IN_BOARD_RESET- ; inst253[4] ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; 0.000        ; 5.212      ; 5.444      ;
; 0.204  ; FPGA_IN_BOARD_RESET- ; inst495    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; -0.500       ; 6.794      ; 6.528      ;
; 0.211  ; FPGA_IN_BOARD_RESET- ; inst478    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; 0.000        ; 5.716      ; 5.957      ;
; 0.222  ; FPGA_IN_BOARD_RESET- ; inst482    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; 0.000        ; 6.043      ; 6.295      ;
; 0.242  ; FPGA_IN_BOARD_RESET- ; inst484    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; 0.000        ; 6.047      ; 6.319      ;
; 0.242  ; FPGA_IN_BOARD_RESET- ; inst487    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; 0.000        ; 6.046      ; 6.318      ;
; 0.243  ; FPGA_IN_BOARD_RESET- ; inst489    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; 0.000        ; 6.045      ; 6.318      ;
; 0.248  ; FPGA_IN_BOARD_RESET- ; inst500    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; -0.500       ; 6.606      ; 6.384      ;
; 0.275  ; FPGA_IN_BOARD_RESET- ; inst471    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; -0.500       ; 5.523      ; 5.328      ;
; 0.275  ; FPGA_IN_BOARD_RESET- ; inst436    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; 0.000        ; 4.989      ; 5.294      ;
; 0.280  ; FPGA_IN_BOARD_RESET- ; inst486    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; 0.000        ; 5.501      ; 5.811      ;
; 0.282  ; FPGA_IN_BOARD_RESET- ; inst170[3] ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; 0.000        ; 5.184      ; 5.496      ;
; 0.283  ; FPGA_IN_BOARD_RESET- ; inst170[5] ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; 0.000        ; 5.184      ; 5.497      ;
; 0.287  ; FPGA_IN_BOARD_RESET- ; inst170[2] ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; 0.000        ; 5.182      ; 5.499      ;
; 0.289  ; FPGA_IN_BOARD_RESET- ; inst170[7] ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; 0.000        ; 5.181      ; 5.500      ;
; 0.292  ; FPGA_IN_BOARD_RESET- ; inst480    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; 0.000        ; 6.079      ; 6.401      ;
; 0.295  ; FPGA_IN_BOARD_RESET- ; inst437    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; 0.000        ; 4.988      ; 5.313      ;
; 0.295  ; FPGA_IN_BOARD_RESET- ; inst439    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; 0.000        ; 4.987      ; 5.312      ;
; 0.296  ; FPGA_IN_BOARD_RESET- ; inst438    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; 0.000        ; 4.988      ; 5.314      ;
; 0.301  ; FPGA_IN_BOARD_RESET- ; inst325[1] ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; 0.000        ; 4.536      ; 4.867      ;
; 0.306  ; FPGA_IN_BOARD_RESET- ; inst208    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; 0.000        ; 5.126      ; 5.462      ;
; 0.307  ; FPGA_IN_BOARD_RESET- ; inst184    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; 0.000        ; 5.123      ; 5.460      ;
; 0.316  ; FPGA_IN_BOARD_RESET- ; inst433    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; 0.000        ; 4.746      ; 5.092      ;
; 0.316  ; FPGA_IN_BOARD_RESET- ; inst435    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; 0.000        ; 4.746      ; 5.092      ;
; 0.328  ; FPGA_IN_BOARD_RESET- ; inst188    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; 0.000        ; 5.120      ; 5.478      ;
; 0.328  ; FPGA_IN_BOARD_RESET- ; inst185    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; 0.000        ; 5.118      ; 5.476      ;
; 0.329  ; FPGA_IN_BOARD_RESET- ; inst485    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; -0.500       ; 5.948      ; 5.807      ;
; 0.330  ; FPGA_IN_BOARD_RESET- ; inst498    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; -0.500       ; 6.691      ; 6.551      ;
; 0.330  ; FPGA_IN_BOARD_RESET- ; inst334    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; 0.000        ; 4.533      ; 4.893      ;
; 0.331  ; FPGA_IN_BOARD_RESET- ; inst209    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; 0.000        ; 5.119      ; 5.480      ;
; 0.334  ; FPGA_IN_BOARD_RESET- ; inst158[2] ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; 0.000        ; 5.564      ; 5.928      ;
; 0.339  ; FPGA_IN_BOARD_RESET- ; inst158[1] ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; 0.000        ; 5.561      ; 5.930      ;
; 0.350  ; FPGA_IN_BOARD_RESET- ; inst397    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; 0.000        ; 4.460      ; 4.840      ;
; 0.357  ; FPGA_IN_BOARD_RESET- ; inst182    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; 0.000        ; 5.120      ; 5.507      ;
; 0.362  ; FPGA_IN_BOARD_RESET- ; inst253[5] ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; 0.000        ; 5.212      ; 5.604      ;
; 0.364  ; FPGA_IN_BOARD_RESET- ; inst351    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; 0.000        ; 5.661      ; 6.055      ;
; 0.364  ; FPGA_IN_BOARD_RESET- ; inst253[3] ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; 0.000        ; 5.214      ; 5.608      ;
; 0.365  ; FPGA_IN_BOARD_RESET- ; inst496    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; -0.500       ; 6.692      ; 6.587      ;
; 0.365  ; FPGA_IN_BOARD_RESET- ; inst497    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; -0.500       ; 6.692      ; 6.587      ;
; 0.381  ; FPGA_IN_BOARD_RESET- ; inst476    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; -0.500       ; 6.057      ; 5.968      ;
; 0.394  ; FPGA_IN_BOARD_RESET- ; inst170[1] ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; 0.000        ; 5.179      ; 5.603      ;
; 0.394  ; FPGA_IN_BOARD_RESET- ; inst170[6] ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; 0.000        ; 5.180      ; 5.604      ;
; 0.394  ; FPGA_IN_BOARD_RESET- ; inst170[0] ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; 0.000        ; 5.184      ; 5.608      ;
; 0.394  ; FPGA_IN_BOARD_RESET- ; inst170[4] ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; 0.000        ; 5.179      ; 5.603      ;
; 0.399  ; FPGA_IN_BOARD_RESET- ; inst429    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; 0.000        ; 4.515      ; 4.944      ;
; 0.400  ; FPGA_IN_BOARD_RESET- ; inst428    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; 0.000        ; 4.514      ; 4.944      ;
; 0.401  ; FPGA_IN_BOARD_RESET- ; inst243[6] ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; 0.000        ; 5.494      ; 5.925      ;
; 0.406  ; FPGA_IN_BOARD_RESET- ; inst422    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; 0.000        ; 4.511      ; 4.947      ;
; 0.408  ; FPGA_IN_BOARD_RESET- ; inst488    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; 0.000        ; 5.569      ; 6.007      ;
; 0.409  ; FPGA_IN_BOARD_RESET- ; inst272    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; 0.000        ; 6.063      ; 6.697      ;
; 0.410  ; FPGA_IN_BOARD_RESET- ; inst502    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; -0.500       ; 6.336      ; 6.276      ;
; 0.417  ; FPGA_IN_BOARD_RESET- ; inst432    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; 0.000        ; 4.747      ; 5.194      ;
; 0.420  ; FPGA_IN_BOARD_RESET- ; inst508    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; -0.500       ; 6.306      ; 6.256      ;
; 0.421  ; FPGA_IN_BOARD_RESET- ; inst345    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; 0.000        ; 4.989      ; 5.635      ;
; 0.429  ; FPGA_IN_BOARD_RESET- ; inst478    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; -0.500       ; 5.998      ; 5.957      ;
; 0.440  ; FPGA_IN_BOARD_RESET- ; inst482    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; -0.500       ; 6.325      ; 6.295      ;
; 0.446  ; FPGA_IN_BOARD_RESET- ; inst411    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; 0.000        ; 4.848      ; 5.324      ;
; 0.450  ; FPGA_IN_BOARD_RESET- ; inst423    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; 0.000        ; 4.711      ; 5.191      ;
; 0.450  ; FPGA_IN_BOARD_RESET- ; inst424    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; 0.000        ; 4.710      ; 5.190      ;
; 0.451  ; FPGA_IN_BOARD_RESET- ; inst512    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; 0.000        ; 5.513      ; 6.189      ;
; 0.452  ; FPGA_IN_BOARD_RESET- ; inst425    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; 0.000        ; 4.712      ; 5.194      ;
+--------+----------------------+------------+--------------------------------------------------------------------------------------------------+---------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'inst4|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                 ;
+--------+-------------------------+-------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node               ; To Node                       ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------+-------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -0.524 ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[3] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 4.423      ; 4.204      ;
; -0.475 ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[3] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 4.423      ; 3.753      ;
; -0.157 ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[6] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.990      ; 4.138      ;
; -0.157 ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[4] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.990      ; 4.138      ;
; -0.129 ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[1] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.992      ; 4.168      ;
; -0.099 ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[1] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 3.992      ; 3.698      ;
; -0.089 ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|busy       ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.992      ; 4.208      ;
; -0.084 ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|ss_n[1]    ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.995      ; 4.216      ;
; -0.084 ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|ss_n[0]    ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.995      ; 4.216      ;
; -0.084 ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|mosi~en    ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.995      ; 4.216      ;
; -0.074 ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[6] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 3.990      ; 3.721      ;
; -0.074 ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[4] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 3.990      ; 3.721      ;
; -0.070 ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[5] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.997      ; 4.232      ;
; -0.070 ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[2] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.997      ; 4.232      ;
; -0.070 ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[0] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.997      ; 4.232      ;
; -0.070 ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[7] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.997      ; 4.232      ;
; -0.056 ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|ss_n[1]    ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 3.995      ; 3.744      ;
; -0.056 ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|ss_n[0]    ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 3.995      ; 3.744      ;
; -0.056 ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|mosi~en    ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 3.995      ; 3.744      ;
; -0.030 ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|busy       ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 3.992      ; 3.767      ;
; -0.021 ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[5] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 3.997      ; 3.781      ;
; -0.021 ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[2] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 3.997      ; 3.781      ;
; -0.021 ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[0] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 3.997      ; 3.781      ;
; -0.021 ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[7] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 3.997      ; 3.781      ;
; 0.186  ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|state      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 3.991      ; 3.982      ;
; 0.225  ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|state      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.991      ; 4.521      ;
; 1.891  ; FPGA_IN_BOARD_RESET-    ; inst517                       ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.993      ; 6.189      ;
; 1.891  ; FPGA_IN_BOARD_RESET-    ; inst506                       ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.993      ; 6.189      ;
; 2.106  ; FPGA_IN_BOARD_RESET-    ; inst517                       ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 3.993      ; 5.904      ;
; 2.106  ; FPGA_IN_BOARD_RESET-    ; inst506                       ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 3.993      ; 5.904      ;
; 3.732  ; spi_master:inst490|busy ; inst517                       ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.261      ; 4.218      ;
; 3.732  ; spi_master:inst490|busy ; inst506                       ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.261      ; 4.218      ;
; 3.950  ; spi_master:inst490|busy ; inst517                       ; inst4|altpll_component|auto_generated|pll1|clk[1] ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 4.218      ;
; 3.950  ; spi_master:inst490|busy ; inst506                       ; inst4|altpll_component|auto_generated|pll1|clk[1] ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 4.218      ;
+--------+-------------------------+-------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'inst4|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                        ;
+---------+--------------------------------------------+------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                  ; To Node          ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+---------+--------------------------------------------+------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -0.408  ; FPGA_IN_BOARD_RESET-                       ; 74164:inst37|3   ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.326      ; 4.223      ;
; -0.408  ; FPGA_IN_BOARD_RESET-                       ; 74164:inst37|4   ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.326      ; 4.223      ;
; 0.085   ; FPGA_IN_BOARD_RESET-                       ; 74164:inst37|3   ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 4.326      ; 4.216      ;
; 0.085   ; FPGA_IN_BOARD_RESET-                       ; 74164:inst37|4   ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 4.326      ; 4.216      ;
; 0.490   ; Microcomputer:inst|T80s:cpu1|IORQ_n        ; 74165:inst103|98 ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.959      ; 3.744      ;
; 0.603   ; Microcomputer:inst|T80s:cpu1|IORQ_n        ; 74165:inst103|70 ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.972      ; 3.870      ;
; 0.603   ; Microcomputer:inst|T80s:cpu1|IORQ_n        ; 74165:inst103|79 ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.972      ; 3.870      ;
; 0.603   ; Microcomputer:inst|T80s:cpu1|IORQ_n        ; 74165:inst103|84 ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.972      ; 3.870      ;
; 0.603   ; Microcomputer:inst|T80s:cpu1|IORQ_n        ; 74165:inst103|93 ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.972      ; 3.870      ;
; 0.944   ; Microcomputer:inst|T80s:cpu1|T80:u0|BusAck ; inst108          ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.267      ; 1.506      ;
; 0.983   ; Microcomputer:inst|T80s:cpu1|T80:u0|M1_n   ; inst95           ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.538      ; 1.816      ;
; 1.095   ; Microcomputer:inst|T80s:cpu1|T80:u0|M1_n   ; inst97           ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.535      ; 2.925      ;
; 1.194   ; uart:inst8|tx_state.TX_IDLE                ; 74164:inst37|3   ; CLK_50                                            ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.009      ; 3.498      ;
; 1.194   ; uart:inst8|tx_state.TX_IDLE                ; 74164:inst37|4   ; CLK_50                                            ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.009      ; 3.498      ;
; 1.204   ; Microcomputer:inst|T80s:cpu1|MREQ_n        ; inst95           ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.538      ; 2.037      ;
; 1.208   ; Microcomputer:inst|T80s:cpu1|MREQ_n        ; 74165:inst103|98 ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.734      ; 4.237      ;
; 1.293   ; Microcomputer:inst|T80s:cpu1|IORQ_n        ; inst92           ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.971      ; 2.559      ;
; 1.309   ; Microcomputer:inst|T80s:cpu1|IORQ_n        ; inst95           ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.763      ; 2.367      ;
; 1.319   ; Microcomputer:inst|T80s:cpu1|T80:u0|M1_n   ; 74165:inst103|98 ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.734      ; 4.348      ;
; 1.321   ; Microcomputer:inst|T80s:cpu1|MREQ_n        ; 74165:inst103|70 ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.747      ; 4.363      ;
; 1.321   ; Microcomputer:inst|T80s:cpu1|MREQ_n        ; 74165:inst103|79 ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.747      ; 4.363      ;
; 1.321   ; Microcomputer:inst|T80s:cpu1|MREQ_n        ; 74165:inst103|84 ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.747      ; 4.363      ;
; 1.321   ; Microcomputer:inst|T80s:cpu1|MREQ_n        ; 74165:inst103|93 ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.747      ; 4.363      ;
; 1.364   ; Microcomputer:inst|T80s:cpu1|T80:u0|RFSH_n ; inst95           ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.538      ; 2.197      ;
; 1.370   ; Microcomputer:inst|T80s:cpu1|T80:u0|RFSH_n ; 74165:inst103|98 ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.734      ; 4.399      ;
; 1.432   ; Microcomputer:inst|T80s:cpu1|T80:u0|M1_n   ; 74165:inst103|70 ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.747      ; 4.474      ;
; 1.432   ; Microcomputer:inst|T80s:cpu1|T80:u0|M1_n   ; 74165:inst103|79 ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.747      ; 4.474      ;
; 1.432   ; Microcomputer:inst|T80s:cpu1|T80:u0|M1_n   ; 74165:inst103|84 ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.747      ; 4.474      ;
; 1.432   ; Microcomputer:inst|T80s:cpu1|T80:u0|M1_n   ; 74165:inst103|93 ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.747      ; 4.474      ;
; 1.483   ; Microcomputer:inst|T80s:cpu1|T80:u0|RFSH_n ; 74165:inst103|70 ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.747      ; 4.525      ;
; 1.483   ; Microcomputer:inst|T80s:cpu1|T80:u0|RFSH_n ; 74165:inst103|79 ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.747      ; 4.525      ;
; 1.483   ; Microcomputer:inst|T80s:cpu1|T80:u0|RFSH_n ; 74165:inst103|84 ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.747      ; 4.525      ;
; 1.483   ; Microcomputer:inst|T80s:cpu1|T80:u0|RFSH_n ; 74165:inst103|93 ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.747      ; 4.525      ;
; 1.691   ; Microcomputer:inst|T80s:cpu1|IORQ_n        ; inst97           ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.760      ; 3.746      ;
; 2.333   ; Microcomputer:inst|T80s:cpu1|RD_n          ; inst97           ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.514     ; 2.114      ;
; 2.991   ; inst92                                     ; inst95           ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.132      ; 3.348      ;
; 3.288   ; inst92                                     ; inst95           ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.135     ; 3.348      ;
; 12.154  ; inst95                                     ; 74165:inst103|98 ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 2.528      ; 4.907      ;
; 12.267  ; inst95                                     ; 74165:inst103|70 ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 2.541      ; 5.033      ;
; 12.267  ; inst95                                     ; 74165:inst103|79 ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 2.541      ; 5.033      ;
; 12.267  ; inst95                                     ; 74165:inst103|84 ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 2.541      ; 5.033      ;
; 12.267  ; inst95                                     ; 74165:inst103|93 ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 2.541      ; 5.033      ;
; 12.337  ; inst92                                     ; 74165:inst103|98 ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 2.328      ; 4.890      ;
; 12.450  ; inst92                                     ; 74165:inst103|70 ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 2.341      ; 5.016      ;
; 12.450  ; inst92                                     ; 74165:inst103|79 ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 2.341      ; 5.016      ;
; 12.450  ; inst92                                     ; 74165:inst103|84 ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 2.341      ; 5.016      ;
; 12.450  ; inst92                                     ; 74165:inst103|93 ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 2.341      ; 5.016      ;
; 252.421 ; inst95                                     ; 74165:inst103|98 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; -250.000     ; 2.261      ; 4.907      ;
; 252.534 ; inst95                                     ; 74165:inst103|70 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; -250.000     ; 2.274      ; 5.033      ;
; 252.534 ; inst95                                     ; 74165:inst103|79 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; -250.000     ; 2.274      ; 5.033      ;
; 252.534 ; inst95                                     ; 74165:inst103|84 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; -250.000     ; 2.274      ; 5.033      ;
; 252.534 ; inst95                                     ; 74165:inst103|93 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; -250.000     ; 2.274      ; 5.033      ;
; 252.604 ; inst92                                     ; 74165:inst103|98 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; -250.000     ; 2.061      ; 4.890      ;
; 252.717 ; inst92                                     ; 74165:inst103|70 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; -250.000     ; 2.074      ; 5.016      ;
; 252.717 ; inst92                                     ; 74165:inst103|79 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; -250.000     ; 2.074      ; 5.016      ;
; 252.717 ; inst92                                     ; 74165:inst103|84 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; -250.000     ; 2.074      ; 5.016      ;
; 252.717 ; inst92                                     ; 74165:inst103|93 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; -250.000     ; 2.074      ; 5.016      ;
+---------+--------------------------------------------+------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'FPGA_IN_CDSB-'                                                                                                                                                          ;
+--------+----------------------+------------+--------------------------------------------------------------------------------------------------+---------------+--------------+------------+------------+
; Slack  ; From Node            ; To Node    ; Launch Clock                                                                                     ; Latch Clock   ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------+------------+--------------------------------------------------------------------------------------------------+---------------+--------------+------------+------------+
; -0.322 ; FPGA_IN_BOARD_RESET- ; inst325[2] ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 6.025      ; 5.733      ;
; -0.320 ; FPGA_IN_BOARD_RESET- ; inst325[0] ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 6.025      ; 5.735      ;
; -0.215 ; FPGA_IN_BOARD_RESET- ; inst325[1] ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 5.052      ; 4.867      ;
; 0.108  ; FPGA_IN_BOARD_RESET- ; inst334    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 4.755      ; 4.893      ;
; 0.166  ; FPGA_IN_BOARD_RESET- ; inst208    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 5.266      ; 5.462      ;
; 0.167  ; FPGA_IN_BOARD_RESET- ; inst184    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 5.263      ; 5.460      ;
; 0.188  ; FPGA_IN_BOARD_RESET- ; inst188    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 5.260      ; 5.478      ;
; 0.188  ; FPGA_IN_BOARD_RESET- ; inst185    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 5.258      ; 5.476      ;
; 0.191  ; FPGA_IN_BOARD_RESET- ; inst209    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 5.259      ; 5.480      ;
; 0.217  ; FPGA_IN_BOARD_RESET- ; inst182    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 5.260      ; 5.507      ;
; 0.252  ; FPGA_IN_BOARD_RESET- ; inst345    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 5.196      ; 5.673      ;
; 0.371  ; FPGA_IN_BOARD_RESET- ; inst186    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 5.264      ; 5.665      ;
; 0.375  ; FPGA_IN_BOARD_RESET- ; inst183    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 6.030      ; 6.435      ;
; 0.384  ; FPGA_IN_BOARD_RESET- ; inst336    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; -0.500       ; 5.774      ; 5.883      ;
; 0.491  ; inst358              ; inst345    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; FPGA_IN_CDSB- ; 0.000        ; 2.490      ; 3.196      ;
; 0.698  ; FPGA_IN_BOARD_RESET- ; inst194    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; -0.500       ; 5.057      ; 5.285      ;
; 0.714  ; FPGA_IN_BOARD_RESET- ; inst345    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; -0.500       ; 5.196      ; 5.635      ;
; 0.733  ; FPGA_IN_BOARD_RESET- ; inst426    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 4.083      ; 4.846      ;
; 0.743  ; FPGA_IN_BOARD_RESET- ; inst427    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 4.071      ; 4.844      ;
; 0.871  ; FPGA_IN_BOARD_RESET- ; inst243[6] ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 5.024      ; 5.925      ;
; 0.878  ; FPGA_IN_BOARD_RESET- ; inst336    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 5.774      ; 6.877      ;
; 0.917  ; FPGA_IN_BOARD_RESET- ; inst514    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; -0.500       ; 6.070      ; 6.712      ;
; 0.926  ; FPGA_IN_BOARD_RESET- ; inst197    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; -0.500       ; 4.923      ; 5.379      ;
; 0.932  ; FPGA_IN_BOARD_RESET- ; inst277[1] ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; -0.500       ; 4.979      ; 5.441      ;
; 0.943  ; FPGA_IN_BOARD_RESET- ; inst277[4] ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; -0.500       ; 4.972      ; 5.445      ;
; 0.988  ; FPGA_IN_BOARD_RESET- ; inst243[5] ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 4.478      ; 5.496      ;
; 1.036  ; FPGA_IN_BOARD_RESET- ; inst397    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 3.774      ; 4.840      ;
; 1.067  ; FPGA_IN_BOARD_RESET- ; inst436    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 4.197      ; 5.294      ;
; 1.070  ; FPGA_IN_BOARD_RESET- ; inst243[4] ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 5.019      ; 6.119      ;
; 1.073  ; FPGA_IN_BOARD_RESET- ; inst272    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; -0.500       ; 4.995      ; 5.793      ;
; 1.087  ; FPGA_IN_BOARD_RESET- ; inst437    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 4.196      ; 5.313      ;
; 1.087  ; FPGA_IN_BOARD_RESET- ; inst439    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 4.195      ; 5.312      ;
; 1.088  ; FPGA_IN_BOARD_RESET- ; inst438    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 4.196      ; 5.314      ;
; 1.095  ; FPGA_IN_BOARD_RESET- ; inst277[6] ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; -0.500       ; 4.973      ; 5.598      ;
; 1.108  ; FPGA_IN_BOARD_RESET- ; inst433    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 3.954      ; 5.092      ;
; 1.108  ; FPGA_IN_BOARD_RESET- ; inst435    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 3.954      ; 5.092      ;
; 1.108  ; FPGA_IN_BOARD_RESET- ; inst429    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 3.806      ; 4.944      ;
; 1.109  ; FPGA_IN_BOARD_RESET- ; inst428    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 3.805      ; 4.944      ;
; 1.115  ; FPGA_IN_BOARD_RESET- ; inst422    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 3.802      ; 4.947      ;
; 1.118  ; FPGA_IN_BOARD_RESET- ; inst243[0] ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 4.475      ; 5.623      ;
; 1.120  ; FPGA_IN_BOARD_RESET- ; inst243[2] ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 4.477      ; 5.627      ;
; 1.142  ; FPGA_IN_BOARD_RESET- ; inst243[1] ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 4.478      ; 5.650      ;
; 1.146  ; FPGA_IN_BOARD_RESET- ; inst194    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 5.057      ; 6.233      ;
; 1.158  ; FPGA_IN_BOARD_RESET- ; inst325[1] ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; -0.500       ; 5.052      ; 5.740      ;
; 1.159  ; FPGA_IN_BOARD_RESET- ; inst423    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 4.002      ; 5.191      ;
; 1.159  ; FPGA_IN_BOARD_RESET- ; inst424    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 4.001      ; 5.190      ;
; 1.161  ; FPGA_IN_BOARD_RESET- ; inst425    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 4.003      ; 5.194      ;
; 1.176  ; FPGA_IN_BOARD_RESET- ; inst253[4] ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 4.238      ; 5.444      ;
; 1.209  ; FPGA_IN_BOARD_RESET- ; inst432    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 3.955      ; 5.194      ;
; 1.231  ; FPGA_IN_BOARD_RESET- ; inst325[2] ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; -0.500       ; 6.025      ; 6.786      ;
; 1.232  ; FPGA_IN_BOARD_RESET- ; inst325[0] ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; -0.500       ; 6.025      ; 6.787      ;
; 1.282  ; FPGA_IN_BOARD_RESET- ; inst277[3] ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; -0.500       ; 4.644      ; 5.456      ;
; 1.299  ; FPGA_IN_BOARD_RESET- ; inst434    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 3.955      ; 5.284      ;
; 1.336  ; FPGA_IN_BOARD_RESET- ; inst277[2] ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; -0.500       ; 4.072      ; 4.938      ;
; 1.336  ; FPGA_IN_BOARD_RESET- ; inst253[5] ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 4.238      ; 5.604      ;
; 1.338  ; FPGA_IN_BOARD_RESET- ; inst253[3] ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 4.240      ; 5.608      ;
; 1.358  ; FPGA_IN_BOARD_RESET- ; inst243[3] ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 4.477      ; 5.865      ;
; 1.376  ; FPGA_IN_BOARD_RESET- ; inst406    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; -0.500       ; 4.040      ; 4.946      ;
; 1.391  ; FPGA_IN_BOARD_RESET- ; inst277[1] ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 4.979      ; 6.400      ;
; 1.402  ; FPGA_IN_BOARD_RESET- ; inst277[4] ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 4.972      ; 6.404      ;
; 1.406  ; FPGA_IN_BOARD_RESET- ; inst197    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 4.923      ; 6.359      ;
; 1.454  ; FPGA_IN_BOARD_RESET- ; inst351    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; -0.500       ; 5.071      ; 6.055      ;
; 1.456  ; FPGA_IN_BOARD_RESET- ; inst334    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; -0.500       ; 4.755      ; 5.741      ;
; 1.467  ; FPGA_IN_BOARD_RESET- ; inst509    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 3.941      ; 5.438      ;
; 1.467  ; FPGA_IN_BOARD_RESET- ; inst233    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 3.319      ; 4.816      ;
; 1.468  ; FPGA_IN_BOARD_RESET- ; inst231    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 3.319      ; 4.817      ;
; 1.468  ; FPGA_IN_BOARD_RESET- ; inst234    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 3.317      ; 4.815      ;
; 1.470  ; FPGA_IN_BOARD_RESET- ; inst251    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 3.312      ; 4.812      ;
; 1.470  ; FPGA_IN_BOARD_RESET- ; inst262    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 3.312      ; 4.812      ;
; 1.470  ; FPGA_IN_BOARD_RESET- ; inst279    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 3.314      ; 4.814      ;
; 1.471  ; FPGA_IN_BOARD_RESET- ; inst249    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 3.310      ; 4.811      ;
; 1.477  ; FPGA_IN_BOARD_RESET- ; inst272    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 4.995      ; 6.697      ;
; 1.479  ; FPGA_IN_BOARD_RESET- ; inst403    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; -0.500       ; 4.797      ; 5.806      ;
; 1.481  ; FPGA_IN_BOARD_RESET- ; inst405    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; -0.500       ; 4.796      ; 5.807      ;
; 1.486  ; FPGA_IN_BOARD_RESET- ; inst196    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; -0.500       ; 5.184      ; 6.200      ;
; 1.510  ; FPGA_IN_BOARD_RESET- ; inst201    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; -0.500       ; 5.395      ; 6.435      ;
; 1.518  ; FPGA_IN_BOARD_RESET- ; inst277[5] ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; -0.500       ; 4.601      ; 5.649      ;
; 1.524  ; FPGA_IN_BOARD_RESET- ; inst409    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; -0.500       ; 4.548      ; 5.602      ;
; 1.526  ; FPGA_IN_BOARD_RESET- ; inst408    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; -0.500       ; 4.547      ; 5.603      ;
; 1.527  ; FPGA_IN_BOARD_RESET- ; inst404    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; -0.500       ; 4.547      ; 5.604      ;
; 1.527  ; FPGA_IN_BOARD_RESET- ; inst402    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; -0.500       ; 4.547      ; 5.604      ;
; 1.534  ; FPGA_IN_BOARD_RESET- ; inst407    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; -0.500       ; 4.545      ; 5.609      ;
; 1.536  ; FPGA_IN_BOARD_RESET- ; inst411    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; -0.500       ; 4.258      ; 5.324      ;
; 1.559  ; FPGA_IN_BOARD_RESET- ; inst253[2] ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 4.838      ; 6.427      ;
; 1.574  ; FPGA_IN_BOARD_RESET- ; inst514    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 6.070      ; 7.869      ;
; 1.592  ; FPGA_IN_BOARD_RESET- ; inst170[3] ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; -0.500       ; 4.374      ; 5.496      ;
; 1.593  ; FPGA_IN_BOARD_RESET- ; inst170[5] ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; -0.500       ; 4.374      ; 5.497      ;
; 1.597  ; FPGA_IN_BOARD_RESET- ; inst170[2] ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; -0.500       ; 4.372      ; 5.499      ;
; 1.599  ; FPGA_IN_BOARD_RESET- ; inst170[7] ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; -0.500       ; 4.371      ; 5.500      ;
; 1.605  ; FPGA_IN_BOARD_RESET- ; inst480    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; -0.500       ; 4.279      ; 5.414      ;
; 1.660  ; FPGA_IN_BOARD_RESET- ; inst277[6] ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 4.973      ; 6.663      ;
; 1.669  ; FPGA_IN_BOARD_RESET- ; inst188    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; -0.500       ; 5.260      ; 6.459      ;
; 1.670  ; FPGA_IN_BOARD_RESET- ; inst208    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; -0.500       ; 5.266      ; 6.466      ;
; 1.670  ; FPGA_IN_BOARD_RESET- ; inst185    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; -0.500       ; 5.258      ; 6.458      ;
; 1.672  ; FPGA_IN_BOARD_RESET- ; inst184    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; -0.500       ; 5.263      ; 6.465      ;
; 1.672  ; FPGA_IN_BOARD_RESET- ; inst158[2] ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 4.226      ; 5.928      ;
; 1.677  ; FPGA_IN_BOARD_RESET- ; inst483    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; -0.500       ; 4.361      ; 5.568      ;
; 1.677  ; FPGA_IN_BOARD_RESET- ; inst158[1] ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 4.223      ; 5.930      ;
; 1.702  ; FPGA_IN_BOARD_RESET- ; inst182    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; -0.500       ; 5.260      ; 6.492      ;
; 1.704  ; FPGA_IN_BOARD_RESET- ; inst170[1] ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; -0.500       ; 4.369      ; 5.603      ;
+--------+----------------------+------------+--------------------------------------------------------------------------------------------------+---------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'inst4|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                          ;
+--------+--------------------------------------------+-------------------------------------------+-----------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                   ; Launch Clock                ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+-------------------------------------------+-----------------------------+---------------------------------------------------+--------------+------------+------------+
; -0.286 ; FPGA_IN_BOARD_RESET-                       ; 74164:inst37|3                            ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 4.204      ; 4.223      ;
; -0.286 ; FPGA_IN_BOARD_RESET-                       ; 74164:inst37|4                            ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 4.204      ; 4.223      ;
; 0.207  ; FPGA_IN_BOARD_RESET-                       ; 74164:inst37|3                            ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; -0.500       ; 4.204      ; 4.216      ;
; 0.207  ; FPGA_IN_BOARD_RESET-                       ; 74164:inst37|4                            ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; -0.500       ; 4.204      ; 4.216      ;
; 0.630  ; Microcomputer:inst|T80s:cpu1|IORQ_n        ; 74165:inst103|98                          ; Microcomputer:inst|cpuClock ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 2.819      ; 3.744      ;
; 0.743  ; Microcomputer:inst|T80s:cpu1|IORQ_n        ; 74165:inst103|70                          ; Microcomputer:inst|cpuClock ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 2.832      ; 3.870      ;
; 0.743  ; Microcomputer:inst|T80s:cpu1|IORQ_n        ; 74165:inst103|79                          ; Microcomputer:inst|cpuClock ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 2.832      ; 3.870      ;
; 0.743  ; Microcomputer:inst|T80s:cpu1|IORQ_n        ; 74165:inst103|84                          ; Microcomputer:inst|cpuClock ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 2.832      ; 3.870      ;
; 0.743  ; Microcomputer:inst|T80s:cpu1|IORQ_n        ; 74165:inst103|93                          ; Microcomputer:inst|cpuClock ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 2.832      ; 3.870      ;
; 1.084  ; Microcomputer:inst|T80s:cpu1|T80:u0|BusAck ; inst108                                   ; Microcomputer:inst|cpuClock ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.127      ; 1.506      ;
; 1.105  ; Microcomputer:inst|T80s:cpu1|T80:u0|M1_n   ; inst95                                    ; Microcomputer:inst|cpuClock ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.416      ; 1.816      ;
; 1.235  ; Microcomputer:inst|T80s:cpu1|T80:u0|M1_n   ; inst97                                    ; Microcomputer:inst|cpuClock ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 1.395      ; 2.925      ;
; 1.316  ; uart:inst8|tx_state.TX_IDLE                ; 74164:inst37|3                            ; CLK_50                      ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 1.887      ; 3.498      ;
; 1.316  ; uart:inst8|tx_state.TX_IDLE                ; 74164:inst37|4                            ; CLK_50                      ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 1.887      ; 3.498      ;
; 1.326  ; Microcomputer:inst|T80s:cpu1|MREQ_n        ; inst95                                    ; Microcomputer:inst|cpuClock ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.416      ; 2.037      ;
; 1.348  ; Microcomputer:inst|T80s:cpu1|MREQ_n        ; 74165:inst103|98                          ; Microcomputer:inst|cpuClock ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 2.594      ; 4.237      ;
; 1.349  ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_VCTR|c[0] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.885      ; 2.539      ;
; 1.361  ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_SCRY|c[5] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.938      ; 2.604      ;
; 1.404  ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_HCTR|c[0] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.895      ; 2.604      ;
; 1.404  ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_HCTR|c[7] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.895      ; 2.604      ;
; 1.404  ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_HCTR|c[3] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.895      ; 2.604      ;
; 1.404  ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_HCTR|c[5] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.895      ; 2.604      ;
; 1.404  ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_HCTR|c[6] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.895      ; 2.604      ;
; 1.404  ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_HCTR|c[4] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.895      ; 2.604      ;
; 1.404  ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_HCTR|c[9] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.895      ; 2.604      ;
; 1.404  ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_HCTR|c[2] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.895      ; 2.604      ;
; 1.404  ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_HCTR|c[1] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.895      ; 2.604      ;
; 1.404  ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_HCTR|c[8] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.895      ; 2.604      ;
; 1.415  ; Microcomputer:inst|T80s:cpu1|IORQ_n        ; inst92                                    ; Microcomputer:inst|cpuClock ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.849      ; 2.559      ;
; 1.421  ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_SCRY|c[4] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.972      ; 2.698      ;
; 1.431  ; Microcomputer:inst|T80s:cpu1|IORQ_n        ; inst95                                    ; Microcomputer:inst|cpuClock ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.641      ; 2.367      ;
; 1.459  ; Microcomputer:inst|T80s:cpu1|T80:u0|M1_n   ; 74165:inst103|98                          ; Microcomputer:inst|cpuClock ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 2.594      ; 4.348      ;
; 1.461  ; Microcomputer:inst|T80s:cpu1|MREQ_n        ; 74165:inst103|70                          ; Microcomputer:inst|cpuClock ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 2.607      ; 4.363      ;
; 1.461  ; Microcomputer:inst|T80s:cpu1|MREQ_n        ; 74165:inst103|79                          ; Microcomputer:inst|cpuClock ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 2.607      ; 4.363      ;
; 1.461  ; Microcomputer:inst|T80s:cpu1|MREQ_n        ; 74165:inst103|84                          ; Microcomputer:inst|cpuClock ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 2.607      ; 4.363      ;
; 1.461  ; Microcomputer:inst|T80s:cpu1|MREQ_n        ; 74165:inst103|93                          ; Microcomputer:inst|cpuClock ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 2.607      ; 4.363      ;
; 1.486  ; Microcomputer:inst|T80s:cpu1|T80:u0|RFSH_n ; inst95                                    ; Microcomputer:inst|cpuClock ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.416      ; 2.197      ;
; 1.510  ; Microcomputer:inst|T80s:cpu1|T80:u0|RFSH_n ; 74165:inst103|98                          ; Microcomputer:inst|cpuClock ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 2.594      ; 4.399      ;
; 1.572  ; Microcomputer:inst|T80s:cpu1|T80:u0|M1_n   ; 74165:inst103|70                          ; Microcomputer:inst|cpuClock ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 2.607      ; 4.474      ;
; 1.572  ; Microcomputer:inst|T80s:cpu1|T80:u0|M1_n   ; 74165:inst103|79                          ; Microcomputer:inst|cpuClock ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 2.607      ; 4.474      ;
; 1.572  ; Microcomputer:inst|T80s:cpu1|T80:u0|M1_n   ; 74165:inst103|84                          ; Microcomputer:inst|cpuClock ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 2.607      ; 4.474      ;
; 1.572  ; Microcomputer:inst|T80s:cpu1|T80:u0|M1_n   ; 74165:inst103|93                          ; Microcomputer:inst|cpuClock ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 2.607      ; 4.474      ;
; 1.623  ; Microcomputer:inst|T80s:cpu1|T80:u0|RFSH_n ; 74165:inst103|70                          ; Microcomputer:inst|cpuClock ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 2.607      ; 4.525      ;
; 1.623  ; Microcomputer:inst|T80s:cpu1|T80:u0|RFSH_n ; 74165:inst103|79                          ; Microcomputer:inst|cpuClock ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 2.607      ; 4.525      ;
; 1.623  ; Microcomputer:inst|T80s:cpu1|T80:u0|RFSH_n ; 74165:inst103|84                          ; Microcomputer:inst|cpuClock ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 2.607      ; 4.525      ;
; 1.623  ; Microcomputer:inst|T80s:cpu1|T80:u0|RFSH_n ; 74165:inst103|93                          ; Microcomputer:inst|cpuClock ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 2.607      ; 4.525      ;
; 1.644  ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_SCRY|c[3] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.922      ; 2.871      ;
; 1.657  ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_CHRY|c[1] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.951      ; 2.913      ;
; 1.657  ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_CHRY|c[3] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.951      ; 2.913      ;
; 1.686  ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_VCTR|c[0] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; -0.500       ; 0.885      ; 2.376      ;
; 1.697  ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_SCRY|c[5] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; -0.500       ; 0.938      ; 2.440      ;
; 1.740  ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_HCTR|c[0] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; -0.500       ; 0.895      ; 2.440      ;
; 1.740  ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_HCTR|c[7] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; -0.500       ; 0.895      ; 2.440      ;
; 1.740  ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_HCTR|c[3] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; -0.500       ; 0.895      ; 2.440      ;
; 1.740  ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_HCTR|c[5] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; -0.500       ; 0.895      ; 2.440      ;
; 1.740  ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_HCTR|c[6] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; -0.500       ; 0.895      ; 2.440      ;
; 1.740  ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_HCTR|c[4] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; -0.500       ; 0.895      ; 2.440      ;
; 1.740  ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_HCTR|c[9] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; -0.500       ; 0.895      ; 2.440      ;
; 1.740  ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_HCTR|c[2] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; -0.500       ; 0.895      ; 2.440      ;
; 1.740  ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_HCTR|c[1] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; -0.500       ; 0.895      ; 2.440      ;
; 1.740  ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_HCTR|c[8] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; -0.500       ; 0.895      ; 2.440      ;
; 1.772  ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|hsync_int                  ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.462      ; 2.539      ;
; 1.777  ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_SCRY|c[4] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; -0.500       ; 0.972      ; 2.554      ;
; 1.814  ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_SCRX|c[0] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.462      ; 2.581      ;
; 1.814  ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_SCRX|c[1] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.462      ; 2.581      ;
; 1.814  ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_SCRX|c[2] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.462      ; 2.581      ;
; 1.814  ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_SCRX|c[3] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.462      ; 2.581      ;
; 1.814  ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_SCRX|c[4] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.462      ; 2.581      ;
; 1.814  ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_CHRY|c[0] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.462      ; 2.581      ;
; 1.814  ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_SCRX|c[5] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.462      ; 2.581      ;
; 1.814  ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_SCRX|c[6] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.462      ; 2.581      ;
; 1.831  ; Microcomputer:inst|T80s:cpu1|IORQ_n        ; inst97                                    ; Microcomputer:inst|cpuClock ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 1.620      ; 3.746      ;
; 1.845  ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_CHRX|c[0] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.462      ; 2.612      ;
; 1.845  ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_CHRX|c[1] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.462      ; 2.612      ;
; 1.845  ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_CHRX|c[2] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.462      ; 2.612      ;
; 1.845  ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_SCRY|c[0] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.462      ; 2.612      ;
; 1.845  ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_SCRY|c[1] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.462      ; 2.612      ;
; 1.845  ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_SCRY|c[2] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.462      ; 2.612      ;
; 1.934  ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_SCRY|c[3] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; -0.500       ; 0.922      ; 2.661      ;
; 1.950  ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_CHRY|c[1] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; -0.500       ; 0.951      ; 2.706      ;
; 1.950  ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_CHRY|c[3] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; -0.500       ; 0.951      ; 2.706      ;
; 2.109  ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|hsync_int                  ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; -0.500       ; 0.462      ; 2.376      ;
; 2.116  ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|vsync_int                  ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.456      ; 2.877      ;
; 2.131  ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_CHRY|c[2] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.477      ; 2.913      ;
; 2.140  ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_VCTR|c[1] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.462      ; 2.907      ;
; 2.140  ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_VCTR|c[2] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.462      ; 2.907      ;
; 2.140  ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_VCTR|c[3] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.462      ; 2.907      ;
; 2.140  ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_VCTR|c[4] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.462      ; 2.907      ;
; 2.140  ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_VCTR|c[5] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.462      ; 2.907      ;
; 2.140  ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_VCTR|c[6] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.462      ; 2.907      ;
; 2.140  ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_VCTR|c[7] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.462      ; 2.907      ;
; 2.140  ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_VCTR|c[8] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.462      ; 2.907      ;
; 2.140  ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_VCTR|c[9] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.462      ; 2.907      ;
; 2.147  ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|losr:U_LOSR|data[0]        ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.458      ; 2.910      ;
; 2.147  ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|losr:U_LOSR|data[1]        ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.458      ; 2.910      ;
; 2.147  ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|losr:U_LOSR|data[2]        ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.458      ; 2.910      ;
; 2.147  ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|losr:U_LOSR|data[3]        ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.458      ; 2.910      ;
; 2.147  ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|losr:U_LOSR|data[4]        ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.458      ; 2.910      ;
; 2.147  ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|losr:U_LOSR|data[5]        ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.458      ; 2.910      ;
; 2.147  ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|losr:U_LOSR|data[6]        ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.458      ; 2.910      ;
+--------+--------------------------------------------+-------------------------------------------+-----------------------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]'                                                                                                                                                                                          ;
+-------+-------------------------------+-------------------------------------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                             ; Launch Clock                                                                                    ; Latch Clock                                                                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+-------------------------------------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.309 ; FPGA_IN_BOARD_RESET-          ; spi_16bit_master:inst347|rx_data[3] ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 2.801      ; 3.335      ;
; 0.406 ; FPGA_IN_BOARD_RESET-          ; spi_16bit_master:inst347|state      ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 2.358      ; 2.989      ;
; 0.406 ; FPGA_IN_BOARD_RESET-          ; spi_16bit_master:inst347|busy       ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 2.358      ; 2.989      ;
; 0.406 ; FPGA_IN_BOARD_RESET-          ; spi_16bit_master:inst347|ss_n[1]    ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 2.358      ; 2.989      ;
; 0.406 ; FPGA_IN_BOARD_RESET-          ; spi_16bit_master:inst347|ss_n[0]    ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 2.358      ; 2.989      ;
; 0.406 ; FPGA_IN_BOARD_RESET-          ; spi_16bit_master:inst347|mosi~en    ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 2.358      ; 2.989      ;
; 0.426 ; FPGA_IN_BOARD_RESET-          ; spi_16bit_master:inst347|rx_data[5] ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 2.359      ; 3.010      ;
; 0.426 ; FPGA_IN_BOARD_RESET-          ; spi_16bit_master:inst347|rx_data[1] ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 2.359      ; 3.010      ;
; 0.426 ; FPGA_IN_BOARD_RESET-          ; spi_16bit_master:inst347|rx_data[2] ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 2.359      ; 3.010      ;
; 0.426 ; FPGA_IN_BOARD_RESET-          ; spi_16bit_master:inst347|rx_data[0] ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 2.359      ; 3.010      ;
; 0.426 ; FPGA_IN_BOARD_RESET-          ; spi_16bit_master:inst347|rx_data[7] ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 2.359      ; 3.010      ;
; 1.094 ; FPGA_IN_BOARD_RESET-          ; spi_16bit_master:inst347|rx_data[3] ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; -0.500       ; 2.801      ; 3.620      ;
; 1.144 ; FPGA_IN_BOARD_RESET-          ; spi_16bit_master:inst347|rx_data[6] ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 2.352      ; 3.721      ;
; 1.144 ; FPGA_IN_BOARD_RESET-          ; spi_16bit_master:inst347|rx_data[4] ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 2.352      ; 3.721      ;
; 1.162 ; FPGA_IN_BOARD_RESET-          ; spi_16bit_master:inst347|state      ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; -0.500       ; 2.358      ; 3.245      ;
; 1.162 ; FPGA_IN_BOARD_RESET-          ; spi_16bit_master:inst347|busy       ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; -0.500       ; 2.358      ; 3.245      ;
; 1.162 ; FPGA_IN_BOARD_RESET-          ; spi_16bit_master:inst347|ss_n[1]    ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; -0.500       ; 2.358      ; 3.245      ;
; 1.162 ; FPGA_IN_BOARD_RESET-          ; spi_16bit_master:inst347|ss_n[0]    ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; -0.500       ; 2.358      ; 3.245      ;
; 1.162 ; FPGA_IN_BOARD_RESET-          ; spi_16bit_master:inst347|mosi~en    ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; -0.500       ; 2.358      ; 3.245      ;
; 1.188 ; FPGA_IN_BOARD_RESET-          ; spi_16bit_master:inst347|rx_data[5] ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; -0.500       ; 2.359      ; 3.272      ;
; 1.188 ; FPGA_IN_BOARD_RESET-          ; spi_16bit_master:inst347|rx_data[1] ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; -0.500       ; 2.359      ; 3.272      ;
; 1.188 ; FPGA_IN_BOARD_RESET-          ; spi_16bit_master:inst347|rx_data[2] ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; -0.500       ; 2.359      ; 3.272      ;
; 1.188 ; FPGA_IN_BOARD_RESET-          ; spi_16bit_master:inst347|rx_data[0] ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; -0.500       ; 2.359      ; 3.272      ;
; 1.188 ; FPGA_IN_BOARD_RESET-          ; spi_16bit_master:inst347|rx_data[7] ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; -0.500       ; 2.359      ; 3.272      ;
; 1.837 ; FPGA_IN_BOARD_RESET-          ; inst379                             ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 2.788      ; 4.850      ;
; 2.061 ; FPGA_IN_BOARD_RESET-          ; spi_16bit_master:inst347|rx_data[6] ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; -0.500       ; 2.352      ; 4.138      ;
; 2.061 ; FPGA_IN_BOARD_RESET-          ; spi_16bit_master:inst347|rx_data[4] ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; -0.500       ; 2.352      ; 4.138      ;
; 2.520 ; spi_16bit_master:inst347|busy ; inst379                             ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 0.499      ; 3.214      ;
; 2.550 ; FPGA_IN_BOARD_RESET-          ; inst379                             ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; -0.500       ; 2.788      ; 5.063      ;
; 2.884 ; FPGA_IN_BOARD_RESET-          ; inst389                             ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 2.803      ; 5.912      ;
; 3.391 ; spi_16bit_master:inst347|busy ; inst389                             ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 0.514      ; 4.100      ;
; 3.421 ; FPGA_IN_BOARD_RESET-          ; inst389                             ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; -0.500       ; 2.803      ; 5.949      ;
+-------+-------------------------------+-------------------------------------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'Microcomputer:inst|cpuClock'                                                                                                                    ;
+-------+----------------------+---------------------------------------------------+----------------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node            ; To Node                                           ; Launch Clock         ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------+---------------------------------------------------+----------------------+-----------------------------+--------------+------------+------------+
; 0.943 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[2]         ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; -0.500       ; 3.543      ; 4.211      ;
; 0.943 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[3]         ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; -0.500       ; 3.543      ; 4.211      ;
; 0.948 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[5]         ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; -0.500       ; 3.554      ; 4.227      ;
; 0.948 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[4]         ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; -0.500       ; 3.554      ; 4.227      ;
; 0.948 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[7]         ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; -0.500       ; 3.554      ; 4.227      ;
; 0.963 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|Arith16_r     ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; -0.500       ; 3.577      ; 4.265      ;
; 0.965 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|Fp[7]         ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; -0.500       ; 3.545      ; 4.235      ;
; 0.975 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|DI_Reg[6]            ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; -0.500       ; 3.572      ; 4.272      ;
; 0.975 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[6]         ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; -0.500       ; 3.572      ; 4.272      ;
; 0.975 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[5]         ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; -0.500       ; 3.572      ; 4.272      ;
; 0.979 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[2]         ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 3.543      ; 4.747      ;
; 0.979 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[3]         ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 3.543      ; 4.747      ;
; 0.991 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|XY_State[0]   ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; -0.500       ; 3.553      ; 4.269      ;
; 0.991 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|XY_State[1]   ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; -0.500       ; 3.553      ; 4.269      ;
; 0.991 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|TmpAddr[10]   ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; -0.500       ; 3.570      ; 4.286      ;
; 0.991 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|A[14]         ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; -0.500       ; 3.570      ; 4.286      ;
; 0.991 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|A[10]         ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; -0.500       ; 3.570      ; 4.286      ;
; 0.991 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|ISet[0]       ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; -0.500       ; 3.553      ; 4.269      ;
; 0.991 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|ISet[1]       ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; -0.500       ; 3.553      ; 4.269      ;
; 1.000 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|Arith16_r     ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 3.577      ; 4.802      ;
; 1.003 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|IStatus[0]    ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; -0.500       ; 3.568      ; 4.296      ;
; 1.003 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|IStatus[1]    ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; -0.500       ; 3.568      ; 4.296      ;
; 1.009 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[5]         ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 3.554      ; 4.788      ;
; 1.009 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[4]         ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 3.554      ; 4.788      ;
; 1.009 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[7]         ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 3.554      ; 4.788      ;
; 1.024 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|XY_State[0]   ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 3.553      ; 4.802      ;
; 1.024 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|XY_State[1]   ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 3.553      ; 4.802      ;
; 1.024 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|ISet[0]       ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 3.553      ; 4.802      ;
; 1.024 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|ISet[1]       ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 3.553      ; 4.802      ;
; 1.030 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|A[3]          ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; -0.500       ; 3.570      ; 4.325      ;
; 1.030 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4]          ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; -0.500       ; 3.570      ; 4.325      ;
; 1.030 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|A[6]          ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; -0.500       ; 3.570      ; 4.325      ;
; 1.034 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|PC[11]        ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; -0.500       ; 3.568      ; 4.327      ;
; 1.034 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|BTR_r         ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; -0.500       ; 3.568      ; 4.327      ;
; 1.034 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|PC[0]         ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; -0.500       ; 3.568      ; 4.327      ;
; 1.037 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|Fp[7]         ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 3.545      ; 4.807      ;
; 1.043 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|DI_Reg[4]            ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; -0.500       ; 3.556      ; 4.324      ;
; 1.051 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[6]         ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; -0.500       ; 3.549      ; 4.325      ;
; 1.052 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|TState[1]     ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; -0.500       ; 3.576      ; 4.353      ;
; 1.052 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|TState[2]     ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; -0.500       ; 3.576      ; 4.353      ;
; 1.052 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|IntE_FF2      ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; -0.500       ; 3.576      ; 4.353      ;
; 1.052 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|IntE_FF1      ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; -0.500       ; 3.576      ; 4.353      ;
; 1.052 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|TState[0]     ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; -0.500       ; 3.576      ; 4.353      ;
; 1.053 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|MCycles[0]    ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; -0.500       ; 3.566      ; 4.344      ;
; 1.053 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|MCycles[1]    ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; -0.500       ; 3.566      ; 4.344      ;
; 1.055 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|I[5]          ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; -0.500       ; 3.557      ; 4.337      ;
; 1.055 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|A[13]         ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; -0.500       ; 3.557      ; 4.337      ;
; 1.055 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|A[5]          ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; -0.500       ; 3.557      ; 4.337      ;
; 1.055 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|A[7]          ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; -0.500       ; 3.557      ; 4.337      ;
; 1.056 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|IStatus[0]    ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 3.568      ; 4.849      ;
; 1.056 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|IStatus[1]    ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 3.568      ; 4.849      ;
; 1.057 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|PC[11]        ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 3.568      ; 4.850      ;
; 1.057 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|BTR_r         ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 3.568      ; 4.850      ;
; 1.057 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|PC[0]         ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 3.568      ; 4.850      ;
; 1.058 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|A[11]         ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; -0.500       ; 3.559      ; 4.342      ;
; 1.058 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|A[15]         ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; -0.500       ; 3.559      ; 4.342      ;
; 1.060 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|PC[2]         ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; -0.500       ; 3.569      ; 4.354      ;
; 1.060 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|PC[3]         ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; -0.500       ; 3.569      ; 4.354      ;
; 1.060 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|PC[5]         ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; -0.500       ; 3.569      ; 4.354      ;
; 1.060 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|PC[6]         ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; -0.500       ; 3.569      ; 4.354      ;
; 1.060 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|PC[1]         ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; -0.500       ; 3.569      ; 4.354      ;
; 1.060 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|PC[4]         ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; -0.500       ; 3.569      ; 4.354      ;
; 1.060 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|PC[7]         ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; -0.500       ; 3.569      ; 4.354      ;
; 1.060 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[3]         ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; -0.500       ; 3.552      ; 4.337      ;
; 1.060 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|MCycle[2]     ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; -0.500       ; 3.552      ; 4.337      ;
; 1.060 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|MCycle[1]     ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; -0.500       ; 3.552      ; 4.337      ;
; 1.063 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|DI_Reg[6]            ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 3.572      ; 4.860      ;
; 1.063 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[6]         ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 3.572      ; 4.860      ;
; 1.063 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[5]         ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 3.572      ; 4.860      ;
; 1.073 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|MCycle[0]     ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; -0.500       ; 3.553      ; 4.351      ;
; 1.073 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|Pre_XY_F_M[0] ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; -0.500       ; 3.553      ; 4.351      ;
; 1.073 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|Pre_XY_F_M[1] ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; -0.500       ; 3.553      ; 4.351      ;
; 1.073 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|Pre_XY_F_M[2] ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; -0.500       ; 3.553      ; 4.351      ;
; 1.081 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|TmpAddr[10]   ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 3.570      ; 4.876      ;
; 1.081 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|A[14]         ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 3.570      ; 4.876      ;
; 1.081 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|A[10]         ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 3.570      ; 4.876      ;
; 1.082 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|DI_Reg[2]            ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; -0.500       ; 3.558      ; 4.365      ;
; 1.082 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[0]         ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; -0.500       ; 3.558      ; 4.365      ;
; 1.082 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[2]         ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; -0.500       ; 3.558      ; 4.365      ;
; 1.082 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[1]         ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; -0.500       ; 3.558      ; 4.365      ;
; 1.084 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|INT_s         ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; -0.500       ; 3.556      ; 4.365      ;
; 1.084 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|Halt_FF       ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; -0.500       ; 3.556      ; 4.365      ;
; 1.087 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|A[3]          ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 3.570      ; 4.882      ;
; 1.087 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4]          ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 3.570      ; 4.882      ;
; 1.087 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|I[5]          ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 3.557      ; 4.869      ;
; 1.087 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|A[13]         ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 3.557      ; 4.869      ;
; 1.087 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|A[5]          ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 3.557      ; 4.869      ;
; 1.087 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|A[7]          ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 3.557      ; 4.869      ;
; 1.087 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|A[6]          ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 3.570      ; 4.882      ;
; 1.089 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|Save_ALU_r    ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; -0.500       ; 3.554      ; 4.368      ;
; 1.089 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|ALU_Op_r[0]   ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; -0.500       ; 3.554      ; 4.368      ;
; 1.089 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|ALU_Op_r[3]   ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; -0.500       ; 3.554      ; 4.368      ;
; 1.089 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|ALU_Op_r[1]   ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; -0.500       ; 3.554      ; 4.368      ;
; 1.089 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|ALU_Op_r[2]   ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; -0.500       ; 3.554      ; 4.368      ;
; 1.089 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|I[0]          ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; -0.500       ; 3.554      ; 4.368      ;
; 1.089 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|I[2]          ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; -0.500       ; 3.554      ; 4.368      ;
; 1.089 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|Z16_r         ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; -0.500       ; 3.554      ; 4.368      ;
; 1.092 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|Alternate     ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; -0.500       ; 3.568      ; 4.385      ;
; 1.092 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|No_BTR        ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; -0.500       ; 3.568      ; 4.385      ;
; 1.094 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|R[0]          ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; -0.500       ; 3.551      ; 4.370      ;
+-------+----------------------+---------------------------------------------------+----------------------+-----------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'FPGA_IN_BOARD_RESET-'                                                                                                                                ;
+-------+-------------------------------------+-------------------+---------------------------------------------------+----------------------+--------------+------------+------------+
; Slack ; From Node                           ; To Node           ; Launch Clock                                      ; Latch Clock          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------+-------------------+---------------------------------------------------+----------------------+--------------+------------+------------+
; 1.302 ; Microcomputer:inst|T80s:cpu1|MREQ_n ; inst124           ; Microcomputer:inst|cpuClock                       ; FPGA_IN_BOARD_RESET- ; 0.000        ; 1.619      ; 3.146      ;
; 1.681 ; FPGA_IN_SDSB-                       ; inst124           ; FPGA_IN_SDSB-                                     ; FPGA_IN_BOARD_RESET- ; 0.000        ; 2.964      ; 4.870      ;
; 1.828 ; FPGA_IN_SDSB-                       ; inst124           ; FPGA_IN_SDSB-                                     ; FPGA_IN_BOARD_RESET- ; -0.500       ; 2.964      ; 4.517      ;
; 1.986 ; 74373:inst116|16                    ; inst124           ; inst4|altpll_component|auto_generated|pll1|clk[3] ; FPGA_IN_BOARD_RESET- ; 0.000        ; 0.746      ; 3.007      ;
; 2.067 ; 74373:inst116|16                    ; inst124           ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_BOARD_RESET- ; 0.000        ; 0.665      ; 3.007      ;
; 2.095 ; Microcomputer:inst|T80s:cpu1|RD_n   ; inst124           ; Microcomputer:inst|cpuClock                       ; FPGA_IN_BOARD_RESET- ; 0.000        ; -0.430     ; 1.890      ;
; 2.112 ; Microcomputer:inst|T80s:cpu1|WR_n   ; inst143~_emulated ; Microcomputer:inst|cpuClock                       ; FPGA_IN_BOARD_RESET- ; 0.000        ; 1.762      ; 4.099      ;
; 2.163 ; 74373:inst116|19                    ; inst124           ; inst4|altpll_component|auto_generated|pll1|clk[3] ; FPGA_IN_BOARD_RESET- ; 0.000        ; 0.697      ; 3.135      ;
; 2.219 ; 74373:inst116|17                    ; inst124           ; inst4|altpll_component|auto_generated|pll1|clk[3] ; FPGA_IN_BOARD_RESET- ; 0.000        ; 0.956      ; 3.450      ;
; 2.244 ; 74373:inst116|19                    ; inst124           ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_BOARD_RESET- ; 0.000        ; 0.616      ; 3.135      ;
; 2.300 ; 74373:inst116|17                    ; inst124           ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_BOARD_RESET- ; 0.000        ; 0.875      ; 3.450      ;
; 2.327 ; FPGA_IN_CDSB-                       ; inst143~_emulated ; FPGA_IN_CDSB-                                     ; FPGA_IN_BOARD_RESET- ; 0.000        ; 2.882      ; 5.434      ;
; 2.356 ; FPGA_IN_CDSB-                       ; inst143~_emulated ; FPGA_IN_CDSB-                                     ; FPGA_IN_BOARD_RESET- ; -0.500       ; 2.882      ; 4.963      ;
; 2.422 ; 74373:inst116|18                    ; inst124           ; inst4|altpll_component|auto_generated|pll1|clk[3] ; FPGA_IN_BOARD_RESET- ; 0.000        ; 0.561      ; 3.258      ;
; 2.434 ; 74373:inst59|13                     ; inst124           ; inst4|altpll_component|auto_generated|pll1|clk[3] ; FPGA_IN_BOARD_RESET- ; 0.000        ; 0.751      ; 3.460      ;
; 2.464 ; FPGA_IN_SDSB-                       ; inst143~_emulated ; FPGA_IN_SDSB-                                     ; FPGA_IN_BOARD_RESET- ; 0.000        ; 2.882      ; 5.571      ;
; 2.503 ; 74373:inst116|18                    ; inst124           ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_BOARD_RESET- ; 0.000        ; 0.480      ; 3.258      ;
; 2.515 ; 74373:inst59|13                     ; inst124           ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_BOARD_RESET- ; 0.000        ; 0.670      ; 3.460      ;
; 2.758 ; inst95                              ; inst143~_emulated ; inst4|altpll_component|auto_generated|pll1|clk[3] ; FPGA_IN_BOARD_RESET- ; 0.000        ; 1.546      ; 4.579      ;
; 2.836 ; inst95                              ; inst143~_emulated ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_BOARD_RESET- ; 0.000        ; 1.468      ; 4.579      ;
; 3.038 ; FPGA_IN_SDSB-                       ; inst143~_emulated ; FPGA_IN_SDSB-                                     ; FPGA_IN_BOARD_RESET- ; -0.500       ; 2.882      ; 5.645      ;
; 3.057 ; 74373:inst115|19                    ; inst143~_emulated ; inst4|altpll_component|auto_generated|pll1|clk[3] ; FPGA_IN_BOARD_RESET- ; 0.000        ; 0.755      ; 4.087      ;
; 3.138 ; 74373:inst115|19                    ; inst143~_emulated ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_BOARD_RESET- ; 0.000        ; 0.674      ; 4.087      ;
; 3.157 ; 74373:inst59|14                     ; inst124           ; inst4|altpll_component|auto_generated|pll1|clk[3] ; FPGA_IN_BOARD_RESET- ; 0.000        ; 0.753      ; 4.185      ;
; 3.238 ; 74373:inst59|14                     ; inst124           ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_BOARD_RESET- ; 0.000        ; 0.672      ; 4.185      ;
; 3.324 ; 74373:inst115|18                    ; inst143~_emulated ; inst4|altpll_component|auto_generated|pll1|clk[3] ; FPGA_IN_BOARD_RESET- ; 0.000        ; 0.894      ; 4.493      ;
; 3.392 ; 74373:inst115|15                    ; inst143~_emulated ; inst4|altpll_component|auto_generated|pll1|clk[3] ; FPGA_IN_BOARD_RESET- ; 0.000        ; 0.893      ; 4.560      ;
; 3.405 ; 74373:inst115|18                    ; inst143~_emulated ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_BOARD_RESET- ; 0.000        ; 0.813      ; 4.493      ;
; 3.418 ; 74373:inst59|13                     ; inst143~_emulated ; inst4|altpll_component|auto_generated|pll1|clk[3] ; FPGA_IN_BOARD_RESET- ; 0.000        ; 0.669      ; 4.362      ;
; 3.473 ; 74373:inst115|15                    ; inst143~_emulated ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_BOARD_RESET- ; 0.000        ; 0.812      ; 4.560      ;
; 3.499 ; 74373:inst59|13                     ; inst143~_emulated ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_BOARD_RESET- ; 0.000        ; 0.588      ; 4.362      ;
; 3.538 ; 74373:inst59|14                     ; inst143~_emulated ; inst4|altpll_component|auto_generated|pll1|clk[3] ; FPGA_IN_BOARD_RESET- ; 0.000        ; 0.671      ; 4.484      ;
; 3.619 ; 74373:inst59|14                     ; inst143~_emulated ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_BOARD_RESET- ; 0.000        ; 0.590      ; 4.484      ;
; 3.789 ; 74373:inst115|13                    ; inst143~_emulated ; inst4|altpll_component|auto_generated|pll1|clk[3] ; FPGA_IN_BOARD_RESET- ; 0.000        ; 0.955      ; 5.019      ;
; 3.870 ; 74373:inst115|13                    ; inst143~_emulated ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_BOARD_RESET- ; 0.000        ; 0.874      ; 5.019      ;
; 3.946 ; 74373:inst115|12                    ; inst143~_emulated ; inst4|altpll_component|auto_generated|pll1|clk[3] ; FPGA_IN_BOARD_RESET- ; 0.000        ; 0.537      ; 4.758      ;
; 3.986 ; 74373:inst115|14                    ; inst143~_emulated ; inst4|altpll_component|auto_generated|pll1|clk[3] ; FPGA_IN_BOARD_RESET- ; 0.000        ; 0.533      ; 4.794      ;
; 4.027 ; 74373:inst115|12                    ; inst143~_emulated ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_BOARD_RESET- ; 0.000        ; 0.456      ; 4.758      ;
; 4.037 ; 74373:inst115|16                    ; inst143~_emulated ; inst4|altpll_component|auto_generated|pll1|clk[3] ; FPGA_IN_BOARD_RESET- ; 0.000        ; 0.891      ; 5.203      ;
; 4.067 ; 74373:inst115|14                    ; inst143~_emulated ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_BOARD_RESET- ; 0.000        ; 0.452      ; 4.794      ;
; 4.118 ; 74373:inst115|16                    ; inst143~_emulated ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_BOARD_RESET- ; 0.000        ; 0.810      ; 5.203      ;
; 4.303 ; 74373:inst115|17                    ; inst143~_emulated ; inst4|altpll_component|auto_generated|pll1|clk[3] ; FPGA_IN_BOARD_RESET- ; 0.000        ; 0.984      ; 5.562      ;
; 4.384 ; 74373:inst115|17                    ; inst143~_emulated ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_BOARD_RESET- ; 0.000        ; 0.903      ; 5.562      ;
+-------+-------------------------------------+-------------------+---------------------------------------------------+----------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'ps2_keyboard_to_ascii:inst162|ascii_new'                                                                                                       ;
+-------+----------------------+---------+---------------------------------------------------+-----------------------------------------+--------------+------------+------------+
; Slack ; From Node            ; To Node ; Launch Clock                                      ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------+---------+---------------------------------------------------+-----------------------------------------+--------------+------------+------------+
; 1.302 ; FPGA_IN_BOARD_RESET- ; inst295 ; FPGA_IN_BOARD_RESET-                              ; ps2_keyboard_to_ascii:inst162|ascii_new ; 0.000        ; 2.211      ; 3.728      ;
; 1.792 ; FPGA_IN_BOARD_RESET- ; inst295 ; FPGA_IN_BOARD_RESET-                              ; ps2_keyboard_to_ascii:inst162|ascii_new ; -0.500       ; 2.211      ; 3.718      ;
; 2.553 ; 74373:inst115|13     ; inst295 ; inst4|altpll_component|auto_generated|pll1|clk[3] ; ps2_keyboard_to_ascii:inst162|ascii_new ; 0.000        ; 0.284      ; 3.092      ;
; 2.634 ; 74373:inst115|13     ; inst295 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; ps2_keyboard_to_ascii:inst162|ascii_new ; 0.000        ; 0.203      ; 3.092      ;
; 2.695 ; FPGA_IN_SDSB-        ; inst295 ; FPGA_IN_SDSB-                                     ; ps2_keyboard_to_ascii:inst162|ascii_new ; 0.000        ; 2.211      ; 5.121      ;
; 2.925 ; FPGA_IN_SDSB-        ; inst295 ; FPGA_IN_SDSB-                                     ; ps2_keyboard_to_ascii:inst162|ascii_new ; -0.500       ; 2.211      ; 4.851      ;
; 2.977 ; 74373:inst115|18     ; inst295 ; inst4|altpll_component|auto_generated|pll1|clk[3] ; ps2_keyboard_to_ascii:inst162|ascii_new ; 0.000        ; 0.223      ; 3.455      ;
; 2.996 ; 74373:inst115|17     ; inst295 ; inst4|altpll_component|auto_generated|pll1|clk[3] ; ps2_keyboard_to_ascii:inst162|ascii_new ; 0.000        ; 0.313      ; 3.564      ;
; 3.058 ; 74373:inst115|18     ; inst295 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; ps2_keyboard_to_ascii:inst162|ascii_new ; 0.000        ; 0.142      ; 3.455      ;
; 3.077 ; 74373:inst115|17     ; inst295 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; ps2_keyboard_to_ascii:inst162|ascii_new ; 0.000        ; 0.232      ; 3.564      ;
; 3.081 ; 74373:inst115|16     ; inst295 ; inst4|altpll_component|auto_generated|pll1|clk[3] ; ps2_keyboard_to_ascii:inst162|ascii_new ; 0.000        ; 0.220      ; 3.556      ;
; 3.162 ; 74373:inst115|16     ; inst295 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; ps2_keyboard_to_ascii:inst162|ascii_new ; 0.000        ; 0.139      ; 3.556      ;
; 3.302 ; 74373:inst115|19     ; inst295 ; inst4|altpll_component|auto_generated|pll1|clk[3] ; ps2_keyboard_to_ascii:inst162|ascii_new ; 0.000        ; 0.084      ; 3.641      ;
; 3.383 ; 74373:inst115|19     ; inst295 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; ps2_keyboard_to_ascii:inst162|ascii_new ; 0.000        ; 0.003      ; 3.641      ;
; 3.398 ; 74373:inst115|15     ; inst295 ; inst4|altpll_component|auto_generated|pll1|clk[3] ; ps2_keyboard_to_ascii:inst162|ascii_new ; 0.000        ; 0.222      ; 3.875      ;
; 3.424 ; 74373:inst59|13      ; inst295 ; inst4|altpll_component|auto_generated|pll1|clk[3] ; ps2_keyboard_to_ascii:inst162|ascii_new ; 0.000        ; -0.002     ; 3.677      ;
; 3.479 ; 74373:inst115|15     ; inst295 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; ps2_keyboard_to_ascii:inst162|ascii_new ; 0.000        ; 0.141      ; 3.875      ;
; 3.505 ; 74373:inst59|13      ; inst295 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; ps2_keyboard_to_ascii:inst162|ascii_new ; 0.000        ; -0.083     ; 3.677      ;
; 3.544 ; 74373:inst59|14      ; inst295 ; inst4|altpll_component|auto_generated|pll1|clk[3] ; ps2_keyboard_to_ascii:inst162|ascii_new ; 0.000        ; 0.000      ; 3.799      ;
; 3.597 ; 74373:inst115|12     ; inst295 ; inst4|altpll_component|auto_generated|pll1|clk[3] ; ps2_keyboard_to_ascii:inst162|ascii_new ; 0.000        ; -0.134     ; 3.718      ;
; 3.602 ; 74373:inst115|14     ; inst295 ; inst4|altpll_component|auto_generated|pll1|clk[3] ; ps2_keyboard_to_ascii:inst162|ascii_new ; 0.000        ; -0.138     ; 3.719      ;
; 3.625 ; 74373:inst59|14      ; inst295 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; ps2_keyboard_to_ascii:inst162|ascii_new ; 0.000        ; -0.081     ; 3.799      ;
; 3.678 ; 74373:inst115|12     ; inst295 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; ps2_keyboard_to_ascii:inst162|ascii_new ; 0.000        ; -0.215     ; 3.718      ;
; 3.683 ; 74373:inst115|14     ; inst295 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; ps2_keyboard_to_ascii:inst162|ascii_new ; 0.000        ; -0.219     ; 3.719      ;
+-------+----------------------+---------+---------------------------------------------------+-----------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16]'                                                                                                                                                      ;
+-------+----------------------+---------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node            ; To Node ; Launch Clock                                                                                     ; Latch Clock                                                                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------+---------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 2.619 ; FPGA_IN_BOARD_RESET- ; inst349 ; FPGA_IN_BOARD_RESET-                                                                             ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; 0.000        ; 2.839      ; 5.673      ;
; 2.619 ; FPGA_IN_BOARD_RESET- ; inst358 ; FPGA_IN_BOARD_RESET-                                                                             ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; 0.000        ; 2.839      ; 5.673      ;
; 2.952 ; inst358              ; inst349 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; 0.000        ; 0.049      ; 3.196      ;
; 2.957 ; inst358              ; inst358 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; 0.000        ; 0.044      ; 3.196      ;
; 3.081 ; FPGA_IN_BOARD_RESET- ; inst349 ; FPGA_IN_BOARD_RESET-                                                                             ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; -0.500       ; 2.839      ; 5.635      ;
; 3.081 ; FPGA_IN_BOARD_RESET- ; inst358 ; FPGA_IN_BOARD_RESET-                                                                             ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; -0.500       ; 2.839      ; 5.635      ;
+-------+----------------------+---------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+---------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                                                        ;
+--------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------------------------+--------+---------------+
; Microcomputer:inst|cpuClock                                                                      ; -6.001 ; -1611.326     ;
; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; -3.999 ; -49.269       ;
; FPGA_IN_CDSB-                                                                                    ; -3.074 ; -91.225       ;
; FPGA_IN_SDSB-                                                                                    ; -3.023 ; -89.252       ;
; CLK_50                                                                                           ; -2.144 ; -89.583       ;
; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; -1.982 ; -27.930       ;
; inst4|altpll_component|auto_generated|pll1|clk[1]                                                ; -1.891 ; -51.865       ;
; inst4|altpll_component|auto_generated|pll1|clk[2]                                                ; -1.862 ; -50.183       ;
; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; -1.693 ; -105.366      ;
; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; -1.449 ; -1.449        ;
; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result       ; -0.359 ; -0.359        ;
+--------------------------------------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                                                         ;
+--------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------------------------+--------+---------------+
; FPGA_IN_SDSB-                                                                                    ; -1.496 ; -34.901       ;
; FPGA_IN_CDSB-                                                                                    ; -0.837 ; -14.674       ;
; inst4|altpll_component|auto_generated|pll1|clk[2]                                                ; -0.224 ; -3.010        ;
; inst4|altpll_component|auto_generated|pll1|clk[1]                                                ; -0.186 ; -2.098        ;
; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; 0.178  ; 0.000         ;
; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; 0.182  ; 0.000         ;
; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; 0.185  ; 0.000         ;
; CLK_50                                                                                           ; 0.186  ; 0.000         ;
; Microcomputer:inst|cpuClock                                                                      ; 0.186  ; 0.000         ;
; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result       ; 0.220  ; 0.000         ;
; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; 0.279  ; 0.000         ;
+--------------------------------------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                                                                     ;
+--------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------------------------+--------+---------------+
; FPGA_IN_SDSB-                                                                                    ; -3.366 ; -141.082      ;
; FPGA_IN_CDSB-                                                                                    ; -2.361 ; -116.590      ;
; Microcomputer:inst|cpuClock                                                                      ; -2.297 ; -157.624      ;
; FPGA_IN_BOARD_RESET-                                                                             ; -1.732 ; -2.795        ;
; ps2_keyboard_to_ascii:inst162|ascii_new                                                          ; -1.628 ; -1.628        ;
; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; -1.531 ; -3.062        ;
; inst4|altpll_component|auto_generated|pll1|clk[1]                                                ; -1.522 ; -10.445       ;
; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; -1.512 ; -78.377       ;
; inst4|altpll_component|auto_generated|pll1|clk[2]                                                ; -1.493 ; -10.010       ;
; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; -1.064 ; -2.204        ;
; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; -0.867 ; -5.408        ;
+--------------------------------------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                                                                      ;
+--------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------------------------+--------+---------------+
; inst4|altpll_component|auto_generated|pll1|clk[2]                                                ; -0.295 ; -1.721        ;
; inst4|altpll_component|auto_generated|pll1|clk[1]                                                ; -0.257 ; -1.254        ;
; FPGA_IN_SDSB-                                                                                    ; -0.172 ; -0.583        ;
; FPGA_IN_CDSB-                                                                                    ; -0.060 ; -0.174        ;
; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; -0.054 ; -0.108        ;
; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; 0.005  ; 0.000         ;
; Microcomputer:inst|cpuClock                                                                      ; 0.289  ; 0.000         ;
; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; 0.518  ; 0.000         ;
; FPGA_IN_BOARD_RESET-                                                                             ; 0.625  ; 0.000         ;
; ps2_keyboard_to_ascii:inst162|ascii_new                                                          ; 0.671  ; 0.000         ;
; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; 1.387  ; 0.000         ;
+--------------------------------------------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                                                            ;
+--------------------------------------------------------------------------------------------------+----------+---------------+
; Clock                                                                                            ; Slack    ; End Point TNS ;
+--------------------------------------------------------------------------------------------------+----------+---------------+
; FPGA_IN_SDSB-                                                                                    ; -3.000   ; -229.898      ;
; FPGA_IN_CDSB-                                                                                    ; -3.000   ; -39.971       ;
; FPGA_IN_BOARD_RESET-                                                                             ; -3.000   ; -5.281        ;
; Microcomputer:inst|cpuClock                                                                      ; -1.000   ; -356.000      ;
; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; -1.000   ; -81.000       ;
; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result       ; -1.000   ; -11.000       ;
; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; -1.000   ; -2.000        ;
; ps2_keyboard_to_ascii:inst162|ascii_new                                                          ; -1.000   ; -1.000        ;
; CLK_50                                                                                           ; 9.433    ; 0.000         ;
; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; 19.582   ; 0.000         ;
; inst4|altpll_component|auto_generated|pll1|clk[2]                                                ; 49.616   ; 0.000         ;
; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; 249.570  ; 0.000         ;
; inst4|altpll_component|auto_generated|pll1|clk[1]                                                ; 1249.627 ; 0.000         ;
+--------------------------------------------------------------------------------------------------+----------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'Microcomputer:inst|cpuClock'                                                                                                                                                              ;
+--------+-------------------------------------------+--------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack  ; From Node                                 ; To Node                                                      ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------+--------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; -6.001 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[0] ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[4][6] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.128      ; 7.116      ;
; -5.978 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[0] ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[7][6] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.151      ; 7.116      ;
; -5.953 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[0] ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[4][2] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.138      ; 7.078      ;
; -5.953 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[0] ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[1][7] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.153      ; 7.093      ;
; -5.948 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[0] ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[4][7] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.156      ; 7.091      ;
; -5.936 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[0] ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[7][2] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.155      ; 7.078      ;
; -5.929 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[0] ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[4][7] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.044     ; 6.872      ;
; -5.929 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[0] ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[2][2] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.162      ; 7.078      ;
; -5.928 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[0] ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[0][6] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.155      ; 7.070      ;
; -5.923 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[0] ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[5][3] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.169      ; 7.079      ;
; -5.920 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[0] ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[5][2] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.162      ; 7.069      ;
; -5.919 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[0] ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[5][5] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.162      ; 7.068      ;
; -5.915 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[0] ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[2][6] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.169      ; 7.071      ;
; -5.894 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[0] ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[4][1] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.148      ; 7.029      ;
; -5.890 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[0] ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[6][2] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.154      ; 7.031      ;
; -5.883 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[0] ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[4][6] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.138      ; 7.008      ;
; -5.882 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[0] ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[2][7] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.161      ; 7.030      ;
; -5.880 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[0] ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[5][1] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.162      ; 7.029      ;
; -5.876 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[0] ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[7][3] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.155      ; 7.018      ;
; -5.874 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[0] ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[6][1] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.154      ; 7.015      ;
; -5.872 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[0] ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[3][3] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.141      ; 7.000      ;
; -5.870 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[0] ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[6][3] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.034     ; 6.823      ;
; -5.868 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[0] ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[4][3] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.034     ; 6.821      ;
; -5.868 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[0] ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[7][6] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.155      ; 7.010      ;
; -5.868 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[1] ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[4][6] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.128      ; 6.983      ;
; -5.855 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[0] ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[4][3] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.148      ; 6.990      ;
; -5.854 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[0] ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[0][3] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.157      ; 6.998      ;
; -5.849 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[0] ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[6][5] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.154      ; 6.990      ;
; -5.845 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[1] ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[7][6] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.151      ; 6.983      ;
; -5.842 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[0] ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[4][5] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.138      ; 6.967      ;
; -5.841 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[0] ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[0][3] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.155      ; 6.983      ;
; -5.841 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[0] ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[5][3] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.162      ; 6.990      ;
; -5.835 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[0] ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[7][7] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.160      ; 6.982      ;
; -5.832 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[0] ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[7][4] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.155      ; 6.974      ;
; -5.825 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[0] ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[7][5] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.155      ; 6.967      ;
; -5.820 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[1] ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[4][2] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.138      ; 6.945      ;
; -5.820 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[1] ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[1][7] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.153      ; 6.960      ;
; -5.817 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[0] ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[2][3] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.140      ; 6.944      ;
; -5.816 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[0] ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[6][6] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.146      ; 6.949      ;
; -5.815 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[1] ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[4][7] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.156      ; 6.958      ;
; -5.813 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[0] ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[5][7] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.138      ; 6.938      ;
; -5.810 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[0] ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[4][4] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.148      ; 6.945      ;
; -5.803 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[1] ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[7][2] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.155      ; 6.945      ;
; -5.802 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[0] ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[6][4] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.154      ; 6.943      ;
; -5.796 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[0] ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[6][7] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.154      ; 6.937      ;
; -5.796 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[0] ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[5][4] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.162      ; 6.945      ;
; -5.796 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[1] ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[4][7] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.044     ; 6.739      ;
; -5.796 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[1] ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[2][2] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.162      ; 6.945      ;
; -5.795 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[1] ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[0][6] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.155      ; 6.937      ;
; -5.794 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[0] ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[2][6] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.161      ; 6.942      ;
; -5.792 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[0] ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[1][1] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.153      ; 6.932      ;
; -5.790 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[1] ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[5][3] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.169      ; 6.946      ;
; -5.789 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[0] ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[1][5] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.153      ; 6.929      ;
; -5.787 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[1] ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[5][2] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.162      ; 6.936      ;
; -5.786 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[1] ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[5][5] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.162      ; 6.935      ;
; -5.784 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[0] ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[0][1] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.143      ; 6.914      ;
; -5.782 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[0] ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[4][0] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.138      ; 6.907      ;
; -5.782 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[1] ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[2][6] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.169      ; 6.938      ;
; -5.781 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[0] ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[1][6] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.153      ; 6.921      ;
; -5.775 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[0] ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[4][0] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.034     ; 6.728      ;
; -5.774 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[0] ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[6][0] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.034     ; 6.727      ;
; -5.774 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[0] ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[2][1] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.158      ; 6.919      ;
; -5.762 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[0] ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[7][0] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.155      ; 6.904      ;
; -5.761 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[0] ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[5][0] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.162      ; 6.910      ;
; -5.761 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[1] ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[4][1] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.148      ; 6.896      ;
; -5.757 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[1] ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[6][2] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.154      ; 6.898      ;
; -5.754 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[0] ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[0][2] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.151      ; 6.892      ;
; -5.750 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[1] ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[4][6] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.138      ; 6.875      ;
; -5.749 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[1] ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[2][7] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.161      ; 6.897      ;
; -5.747 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[1] ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[5][1] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.162      ; 6.896      ;
; -5.745 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[0] ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[6][0] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.154      ; 6.886      ;
; -5.743 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[1] ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[7][3] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.155      ; 6.885      ;
; -5.743 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[4] ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[4][6] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.138      ; 6.868      ;
; -5.742 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[0] ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[0][4] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.143      ; 6.872      ;
; -5.741 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[1] ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[6][1] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.154      ; 6.882      ;
; -5.739 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[1] ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[3][3] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.141      ; 6.867      ;
; -5.737 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[1] ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[6][3] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.034     ; 6.690      ;
; -5.735 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[0] ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[1][2] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.165      ; 6.887      ;
; -5.735 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[1] ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[4][3] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.034     ; 6.688      ;
; -5.735 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[1] ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[7][6] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.155      ; 6.877      ;
; -5.733 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[0] ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[1][6] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.148      ; 6.868      ;
; -5.726 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[0] ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[7][7] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.151      ; 6.864      ;
; -5.722 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[1] ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[4][3] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.148      ; 6.857      ;
; -5.721 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[1] ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[0][3] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.157      ; 6.865      ;
; -5.720 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[4] ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[7][6] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.161      ; 6.868      ;
; -5.717 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[0] ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[5][7] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.169      ; 6.873      ;
; -5.716 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[1] ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[6][5] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.154      ; 6.857      ;
; -5.715 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[0] ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[2][5] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.161      ; 6.863      ;
; -5.712 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[0] ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[7][0] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.160      ; 6.859      ;
; -5.709 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[1] ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[4][5] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.138      ; 6.834      ;
; -5.708 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[0] ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[5][6] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.045     ; 6.650      ;
; -5.708 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[1] ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[0][3] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.155      ; 6.850      ;
; -5.708 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[1] ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[5][3] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.162      ; 6.857      ;
; -5.706 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[0] ; Microcomputer:inst|T80s:cpu1|T80:u0|IncDecZ                  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.160      ; 6.853      ;
; -5.702 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[1] ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[7][7] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.160      ; 6.849      ;
; -5.701 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[0] ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[7][1] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.149      ; 6.837      ;
; -5.699 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[1] ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[7][4] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.155      ; 6.841      ;
; -5.697 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[0] ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[5][0] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.174      ; 6.858      ;
; -5.696 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[0] ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[5][6] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.138      ; 6.821      ;
; -5.692 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[1] ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[7][5] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.155      ; 6.834      ;
+--------+-------------------------------------------+--------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'inst4|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                     ;
+--------+---------------+---------------------------------------------------------------------------------------------------------------+---------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node     ; To Node                                                                                                       ; Launch Clock  ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------+---------------------------------------------------------------------------------------------------------------+---------------+---------------------------------------------------+--------------+------------+------------+
; -3.999 ; inst253[1]    ; vga80x40:inst7|B                                                                                              ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -3.244     ; 1.182      ;
; -3.997 ; inst253[1]    ; vga80x40:inst7|R                                                                                              ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -3.244     ; 1.180      ;
; -3.997 ; inst253[1]    ; vga80x40:inst7|G                                                                                              ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -3.244     ; 1.180      ;
; -3.945 ; inst243[1]    ; vga80x40:inst7|B                                                                                              ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -3.029     ; 1.343      ;
; -3.943 ; inst243[1]    ; vga80x40:inst7|R                                                                                              ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -3.029     ; 1.341      ;
; -3.943 ; inst243[1]    ; vga80x40:inst7|G                                                                                              ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -3.029     ; 1.341      ;
; -3.918 ; inst253[0]    ; vga80x40:inst7|B                                                                                              ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -3.243     ; 1.102      ;
; -3.916 ; inst253[5]    ; vga80x40:inst7|B                                                                                              ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -3.007     ; 1.336      ;
; -3.916 ; inst253[0]    ; vga80x40:inst7|R                                                                                              ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -3.243     ; 1.100      ;
; -3.916 ; inst253[0]    ; vga80x40:inst7|G                                                                                              ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -3.243     ; 1.100      ;
; -3.914 ; inst253[5]    ; vga80x40:inst7|R                                                                                              ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -3.007     ; 1.334      ;
; -3.914 ; inst253[5]    ; vga80x40:inst7|G                                                                                              ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -3.007     ; 1.334      ;
; -3.861 ; inst253[2]    ; vga80x40:inst7|B                                                                                              ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -3.248     ; 1.040      ;
; -3.859 ; inst253[2]    ; vga80x40:inst7|R                                                                                              ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -3.248     ; 1.038      ;
; -3.859 ; inst253[2]    ; vga80x40:inst7|G                                                                                              ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -3.248     ; 1.038      ;
; -3.845 ; inst243[0]    ; vga80x40:inst7|B                                                                                              ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -3.027     ; 1.245      ;
; -3.843 ; inst243[0]    ; vga80x40:inst7|R                                                                                              ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -3.027     ; 1.243      ;
; -3.843 ; inst243[0]    ; vga80x40:inst7|G                                                                                              ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -3.027     ; 1.243      ;
; -3.823 ; inst253[4]    ; vga80x40:inst7|B                                                                                              ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -3.007     ; 1.243      ;
; -3.821 ; inst253[4]    ; vga80x40:inst7|R                                                                                              ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -3.007     ; 1.241      ;
; -3.821 ; inst253[4]    ; vga80x40:inst7|G                                                                                              ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -3.007     ; 1.241      ;
; -3.816 ; inst243[6]    ; vga80x40:inst7|B                                                                                              ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -3.250     ; 0.993      ;
; -3.814 ; inst243[6]    ; vga80x40:inst7|R                                                                                              ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -3.250     ; 0.991      ;
; -3.814 ; inst243[6]    ; vga80x40:inst7|G                                                                                              ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -3.250     ; 0.991      ;
; -3.790 ; inst253[3]    ; vga80x40:inst7|B                                                                                              ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -3.009     ; 1.208      ;
; -3.788 ; inst253[3]    ; vga80x40:inst7|R                                                                                              ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -3.009     ; 1.206      ;
; -3.788 ; inst253[3]    ; vga80x40:inst7|G                                                                                              ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -3.009     ; 1.206      ;
; -3.785 ; inst243[3]    ; vga80x40:inst7|B                                                                                              ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -3.027     ; 1.185      ;
; -3.783 ; inst243[3]    ; vga80x40:inst7|R                                                                                              ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -3.027     ; 1.183      ;
; -3.783 ; inst243[3]    ; vga80x40:inst7|G                                                                                              ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -3.027     ; 1.183      ;
; -3.701 ; inst243[1]    ; vga80x40:inst7|B                                                                                              ; FPGA_IN_CDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -2.785     ; 1.343      ;
; -3.699 ; inst243[1]    ; vga80x40:inst7|G                                                                                              ; FPGA_IN_CDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -2.785     ; 1.341      ;
; -3.699 ; inst243[1]    ; vga80x40:inst7|R                                                                                              ; FPGA_IN_CDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -2.785     ; 1.341      ;
; -3.697 ; inst243[4]    ; vga80x40:inst7|B                                                                                              ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -3.245     ; 0.879      ;
; -3.695 ; inst243[4]    ; vga80x40:inst7|R                                                                                              ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -3.245     ; 0.877      ;
; -3.695 ; inst243[4]    ; vga80x40:inst7|G                                                                                              ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -3.245     ; 0.877      ;
; -3.665 ; inst243[5]    ; vga80x40:inst7|B                                                                                              ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -3.029     ; 1.063      ;
; -3.663 ; inst243[5]    ; vga80x40:inst7|R                                                                                              ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -3.029     ; 1.061      ;
; -3.663 ; inst243[5]    ; vga80x40:inst7|G                                                                                              ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -3.029     ; 1.061      ;
; -3.625 ; inst243[2]    ; vga80x40:inst7|B                                                                                              ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -3.028     ; 1.024      ;
; -3.623 ; inst243[2]    ; vga80x40:inst7|R                                                                                              ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -3.028     ; 1.022      ;
; -3.623 ; inst243[2]    ; vga80x40:inst7|G                                                                                              ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -3.028     ; 1.022      ;
; -3.620 ; inst253[1]    ; vga80x40:inst7|B                                                                                              ; FPGA_IN_CDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -2.865     ; 1.182      ;
; -3.618 ; inst253[1]    ; vga80x40:inst7|G                                                                                              ; FPGA_IN_CDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -2.865     ; 1.180      ;
; -3.618 ; inst253[1]    ; vga80x40:inst7|R                                                                                              ; FPGA_IN_CDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -2.865     ; 1.180      ;
; -3.601 ; inst243[0]    ; vga80x40:inst7|B                                                                                              ; FPGA_IN_CDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -2.783     ; 1.245      ;
; -3.599 ; inst243[0]    ; vga80x40:inst7|G                                                                                              ; FPGA_IN_CDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -2.783     ; 1.243      ;
; -3.599 ; inst243[0]    ; vga80x40:inst7|R                                                                                              ; FPGA_IN_CDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -2.783     ; 1.243      ;
; -3.572 ; inst243[6]    ; vga80x40:inst7|B                                                                                              ; FPGA_IN_CDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -3.006     ; 0.993      ;
; -3.570 ; inst243[6]    ; vga80x40:inst7|G                                                                                              ; FPGA_IN_CDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -3.006     ; 0.991      ;
; -3.570 ; inst243[6]    ; vga80x40:inst7|R                                                                                              ; FPGA_IN_CDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -3.006     ; 0.991      ;
; -3.541 ; inst243[3]    ; vga80x40:inst7|B                                                                                              ; FPGA_IN_CDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -2.783     ; 1.185      ;
; -3.539 ; inst243[3]    ; vga80x40:inst7|G                                                                                              ; FPGA_IN_CDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -2.783     ; 1.183      ;
; -3.539 ; inst243[3]    ; vga80x40:inst7|R                                                                                              ; FPGA_IN_CDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -2.783     ; 1.183      ;
; -3.539 ; inst253[0]    ; vga80x40:inst7|B                                                                                              ; FPGA_IN_CDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -2.864     ; 1.102      ;
; -3.537 ; inst253[5]    ; vga80x40:inst7|B                                                                                              ; FPGA_IN_CDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -2.628     ; 1.336      ;
; -3.537 ; inst253[0]    ; vga80x40:inst7|G                                                                                              ; FPGA_IN_CDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -2.864     ; 1.100      ;
; -3.537 ; inst253[0]    ; vga80x40:inst7|R                                                                                              ; FPGA_IN_CDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -2.864     ; 1.100      ;
; -3.535 ; inst253[5]    ; vga80x40:inst7|G                                                                                              ; FPGA_IN_CDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -2.628     ; 1.334      ;
; -3.535 ; inst253[5]    ; vga80x40:inst7|R                                                                                              ; FPGA_IN_CDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -2.628     ; 1.334      ;
; -3.528 ; inst325[1]    ; vga80x40:inst7|G                                                                                              ; FPGA_IN_CDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -3.055     ; 0.900      ;
; -3.482 ; inst253[2]    ; vga80x40:inst7|B                                                                                              ; FPGA_IN_CDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -2.869     ; 1.040      ;
; -3.480 ; inst253[2]    ; vga80x40:inst7|G                                                                                              ; FPGA_IN_CDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -2.869     ; 1.038      ;
; -3.480 ; inst253[2]    ; vga80x40:inst7|R                                                                                              ; FPGA_IN_CDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -2.869     ; 1.038      ;
; -3.453 ; inst243[4]    ; vga80x40:inst7|B                                                                                              ; FPGA_IN_CDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -3.001     ; 0.879      ;
; -3.451 ; inst243[4]    ; vga80x40:inst7|G                                                                                              ; FPGA_IN_CDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -3.001     ; 0.877      ;
; -3.451 ; inst243[4]    ; vga80x40:inst7|R                                                                                              ; FPGA_IN_CDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -3.001     ; 0.877      ;
; -3.444 ; inst253[4]    ; vga80x40:inst7|B                                                                                              ; FPGA_IN_CDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -2.628     ; 1.243      ;
; -3.442 ; inst253[4]    ; vga80x40:inst7|G                                                                                              ; FPGA_IN_CDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -2.628     ; 1.241      ;
; -3.442 ; inst253[4]    ; vga80x40:inst7|R                                                                                              ; FPGA_IN_CDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -2.628     ; 1.241      ;
; -3.421 ; inst243[5]    ; vga80x40:inst7|B                                                                                              ; FPGA_IN_CDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -2.785     ; 1.063      ;
; -3.419 ; inst243[5]    ; vga80x40:inst7|G                                                                                              ; FPGA_IN_CDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -2.785     ; 1.061      ;
; -3.419 ; inst243[5]    ; vga80x40:inst7|R                                                                                              ; FPGA_IN_CDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -2.785     ; 1.061      ;
; -3.411 ; inst253[3]    ; vga80x40:inst7|B                                                                                              ; FPGA_IN_CDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -2.630     ; 1.208      ;
; -3.409 ; inst325[0]    ; vga80x40:inst7|B                                                                                              ; FPGA_IN_CDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -3.454     ; 0.382      ;
; -3.409 ; inst253[3]    ; vga80x40:inst7|G                                                                                              ; FPGA_IN_CDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -2.630     ; 1.206      ;
; -3.409 ; inst253[3]    ; vga80x40:inst7|R                                                                                              ; FPGA_IN_CDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -2.630     ; 1.206      ;
; -3.406 ; inst325[2]    ; vga80x40:inst7|R                                                                                              ; FPGA_IN_CDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -3.453     ; 0.380      ;
; -3.381 ; inst243[2]    ; vga80x40:inst7|B                                                                                              ; FPGA_IN_CDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -2.784     ; 1.024      ;
; -3.379 ; inst243[2]    ; vga80x40:inst7|G                                                                                              ; FPGA_IN_CDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -2.784     ; 1.022      ;
; -3.379 ; inst243[2]    ; vga80x40:inst7|R                                                                                              ; FPGA_IN_CDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -2.784     ; 1.022      ;
; -3.270 ; inst325[1]    ; vga80x40:inst7|G                                                                                              ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -2.797     ; 0.900      ;
; -3.151 ; inst325[0]    ; vga80x40:inst7|B                                                                                              ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -3.196     ; 0.382      ;
; -3.148 ; inst325[2]    ; vga80x40:inst7|R                                                                                              ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -3.195     ; 0.380      ;
; -2.738 ; inst243[1]    ; vga80x40:inst7|B                                                                                              ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -2.322     ; 1.343      ;
; -2.736 ; inst243[1]    ; vga80x40:inst7|R                                                                                              ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -2.322     ; 1.341      ;
; -2.736 ; inst243[1]    ; vga80x40:inst7|G                                                                                              ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -2.322     ; 1.341      ;
; -2.638 ; inst243[0]    ; vga80x40:inst7|B                                                                                              ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -2.320     ; 1.245      ;
; -2.636 ; inst243[0]    ; vga80x40:inst7|R                                                                                              ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -2.320     ; 1.243      ;
; -2.636 ; inst243[0]    ; vga80x40:inst7|G                                                                                              ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -2.320     ; 1.243      ;
; -2.630 ; FPGA_IN_SDSB- ; Two_Port_RAM:inst271|altsyncram:altsyncram_component|altsyncram_i5g2:auto_generated|ram_block1a0~porta_we_reg ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; 0.036      ; 3.115      ;
; -2.623 ; inst253[1]    ; vga80x40:inst7|B                                                                                              ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -2.368     ; 1.182      ;
; -2.622 ; FPGA_IN_SDSB- ; Two_Port_RAM:inst271|altsyncram:altsyncram_component|altsyncram_i5g2:auto_generated|ram_block1a3~porta_we_reg ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; 0.036      ; 3.107      ;
; -2.621 ; inst253[1]    ; vga80x40:inst7|R                                                                                              ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -2.368     ; 1.180      ;
; -2.621 ; inst253[1]    ; vga80x40:inst7|G                                                                                              ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -2.368     ; 1.180      ;
; -2.609 ; inst243[6]    ; vga80x40:inst7|B                                                                                              ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -2.543     ; 0.993      ;
; -2.607 ; inst243[6]    ; vga80x40:inst7|R                                                                                              ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -2.543     ; 0.991      ;
; -2.607 ; inst243[6]    ; vga80x40:inst7|G                                                                                              ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -2.543     ; 0.991      ;
; -2.592 ; FPGA_IN_SDSB- ; Two_Port_RAM:inst271|altsyncram:altsyncram_component|altsyncram_i5g2:auto_generated|ram_block1a5~porta_we_reg ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; 0.035      ; 3.076      ;
; -2.578 ; inst243[3]    ; vga80x40:inst7|B                                                                                              ; FPGA_IN_SDSB- ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -2.320     ; 1.185      ;
+--------+---------------+---------------------------------------------------------------------------------------------------------------+---------------+---------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'FPGA_IN_CDSB-'                                                                                                                                                                                                                                                                                         ;
+--------+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+---------------+--------------+------------+------------+
; Slack  ; From Node                                 ; To Node                                                                                                             ; Launch Clock                                                                                    ; Latch Clock   ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+---------------+--------------+------------+------------+
; -3.074 ; inst508                                   ; inst476                                                                                                             ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_CDSB- ; 0.500        ; -1.220     ; 1.903      ;
; -2.744 ; inst509                                   ; inst480                                                                                                             ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_CDSB- ; 0.500        ; -1.178     ; 1.559      ;
; -2.239 ; inst508                                   ; inst476                                                                                                             ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_CDSB- ; 1.000        ; -0.885     ; 1.903      ;
; -2.231 ; inst508                                   ; inst476                                                                                                             ; FPGA_IN_CDSB-                                                                                   ; FPGA_IN_CDSB- ; 0.500        ; -0.387     ; 1.903      ;
; -2.069 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[0] ; inst253[0]                                                                                                          ; Microcomputer:inst|cpuClock                                                                     ; FPGA_IN_CDSB- ; 0.500        ; 0.960      ; 1.685      ;
; -1.989 ; spi_16bit_master:inst347|busy             ; inst411                                                                                                             ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; FPGA_IN_CDSB- ; 0.500        ; 0.660      ; 2.624      ;
; -1.909 ; inst509                                   ; inst480                                                                                                             ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_CDSB- ; 1.000        ; -0.843     ; 1.559      ;
; -1.901 ; inst509                                   ; inst480                                                                                                             ; FPGA_IN_CDSB-                                                                                   ; FPGA_IN_CDSB- ; 0.500        ; -0.345     ; 1.559      ;
; -1.785 ; spi_master:inst490|busy                   ; inst471                                                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[2]                                               ; FPGA_IN_CDSB- ; 1.000        ; -0.126     ; 2.127      ;
; -1.747 ; spi_master:inst490|busy                   ; inst471                                                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[1]                                               ; FPGA_IN_CDSB- ; 1.000        ; -0.088     ; 2.127      ;
; -1.586 ; 74373:inst115|19                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a9~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                               ; FPGA_IN_CDSB- ; 0.500        ; 2.048      ; 4.053      ;
; -1.578 ; 74373:inst115|18                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a10~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[0]                                               ; FPGA_IN_CDSB- ; 0.500        ; 1.945      ; 3.942      ;
; -1.571 ; 74373:inst115|18                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a12~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[0]                                               ; FPGA_IN_CDSB- ; 0.500        ; 1.917      ; 3.907      ;
; -1.570 ; 74373:inst115|19                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a3~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                               ; FPGA_IN_CDSB- ; 0.500        ; 1.878      ; 3.867      ;
; -1.556 ; 74373:inst115|19                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a15~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[0]                                               ; FPGA_IN_CDSB- ; 0.500        ; 2.068      ; 4.043      ;
; -1.541 ; 74373:inst115|18                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a6~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                               ; FPGA_IN_CDSB- ; 0.500        ; 1.728      ; 3.688      ;
; -1.538 ; 74373:inst115|19                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a13~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[0]                                               ; FPGA_IN_CDSB- ; 0.500        ; 1.701      ; 3.658      ;
; -1.533 ; 74373:inst115|12                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a15~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[0]                                               ; FPGA_IN_CDSB- ; 0.500        ; 1.942      ; 3.894      ;
; -1.532 ; 74373:inst115|18                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a13~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[0]                                               ; FPGA_IN_CDSB- ; 0.500        ; 1.747      ; 3.698      ;
; -1.531 ; 74373:inst115|19                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a6~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                               ; FPGA_IN_CDSB- ; 0.500        ; 1.682      ; 3.632      ;
; -1.528 ; 74373:inst115|19                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a14~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[0]                                               ; FPGA_IN_CDSB- ; 0.500        ; 1.887      ; 3.834      ;
; -1.526 ; 74373:inst115|18                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a2~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                               ; FPGA_IN_CDSB- ; 0.500        ; 1.778      ; 3.723      ;
; -1.525 ; 74373:inst115|18                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a15~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[0]                                               ; FPGA_IN_CDSB- ; 0.500        ; 2.114      ; 4.058      ;
; -1.517 ; 74373:inst115|18                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a4~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                               ; FPGA_IN_CDSB- ; 0.500        ; 1.769      ; 3.705      ;
; -1.516 ; 74373:inst115|15                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a6~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                               ; FPGA_IN_CDSB- ; 0.500        ; 1.727      ; 3.662      ;
; -1.515 ; 74373:inst115|19                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a9~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[3]                                               ; FPGA_IN_CDSB- ; 0.500        ; 2.119      ; 4.053      ;
; -1.512 ; 74373:inst115|12                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a3~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                               ; FPGA_IN_CDSB- ; 0.500        ; 1.752      ; 3.683      ;
; -1.507 ; 74373:inst115|18                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a10~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[3]                                               ; FPGA_IN_CDSB- ; 0.500        ; 2.016      ; 3.942      ;
; -1.506 ; 74373:inst115|19                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a11~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[0]                                               ; FPGA_IN_CDSB- ; 0.500        ; 1.873      ; 3.798      ;
; -1.504 ; 74373:inst115|17                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a15~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[0]                                               ; FPGA_IN_CDSB- ; 0.500        ; 2.184      ; 4.107      ;
; -1.502 ; 74373:inst115|19                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a12~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[0]                                               ; FPGA_IN_CDSB- ; 0.500        ; 1.871      ; 3.792      ;
; -1.500 ; 74373:inst115|18                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a12~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[3]                                               ; FPGA_IN_CDSB- ; 0.500        ; 1.988      ; 3.907      ;
; -1.499 ; 74373:inst115|19                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a3~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[3]                                               ; FPGA_IN_CDSB- ; 0.500        ; 1.949      ; 3.867      ;
; -1.498 ; 74373:inst115|13                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a6~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                               ; FPGA_IN_CDSB- ; 0.500        ; 1.768      ; 3.685      ;
; -1.495 ; 74373:inst115|19                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a0~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                               ; FPGA_IN_CDSB- ; 0.500        ; 1.528      ; 3.442      ;
; -1.485 ; 74373:inst115|19                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a15~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[3]                                               ; FPGA_IN_CDSB- ; 0.500        ; 2.139      ; 4.043      ;
; -1.484 ; 74373:inst115|14                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a12~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[0]                                               ; FPGA_IN_CDSB- ; 0.500        ; 1.741      ; 3.644      ;
; -1.482 ; 74373:inst115|18                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a3~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                               ; FPGA_IN_CDSB- ; 0.500        ; 1.924      ; 3.825      ;
; -1.480 ; 74373:inst115|14                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a11~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[0]                                               ; FPGA_IN_CDSB- ; 0.500        ; 1.743      ; 3.642      ;
; -1.478 ; 74373:inst115|18                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a14~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[0]                                               ; FPGA_IN_CDSB- ; 0.500        ; 1.933      ; 3.830      ;
; -1.474 ; 74373:inst115|19                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a4~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                               ; FPGA_IN_CDSB- ; 0.500        ; 1.723      ; 3.616      ;
; -1.473 ; 74373:inst115|18                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a1~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                               ; FPGA_IN_CDSB- ; 0.500        ; 1.775      ; 3.667      ;
; -1.472 ; 74373:inst115|15                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a3~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                               ; FPGA_IN_CDSB- ; 0.500        ; 1.923      ; 3.814      ;
; -1.471 ; 74373:inst115|18                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a0~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                               ; FPGA_IN_CDSB- ; 0.500        ; 1.574      ; 3.464      ;
; -1.470 ; 74373:inst115|15                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a15~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[0]                                               ; FPGA_IN_CDSB- ; 0.500        ; 2.113      ; 4.002      ;
; -1.470 ; 74373:inst115|18                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a6~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[3]                                               ; FPGA_IN_CDSB- ; 0.500        ; 1.799      ; 3.688      ;
; -1.467 ; 74373:inst115|19                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a13~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[3]                                               ; FPGA_IN_CDSB- ; 0.500        ; 1.772      ; 3.658      ;
; -1.464 ; 74373:inst115|19                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a2~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                               ; FPGA_IN_CDSB- ; 0.500        ; 1.732      ; 3.615      ;
; -1.463 ; 74373:inst115|15                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a8~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                               ; FPGA_IN_CDSB- ; 0.500        ; 1.611      ; 3.493      ;
; -1.463 ; 74373:inst115|15                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a12~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[0]                                               ; FPGA_IN_CDSB- ; 0.500        ; 1.916      ; 3.798      ;
; -1.462 ; 74373:inst115|12                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a15~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[3]                                               ; FPGA_IN_CDSB- ; 0.500        ; 2.013      ; 3.894      ;
; -1.461 ; 74373:inst115|12                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a10~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[0]                                               ; FPGA_IN_CDSB- ; 0.500        ; 1.773      ; 3.653      ;
; -1.461 ; 74373:inst115|18                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a13~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[3]                                               ; FPGA_IN_CDSB- ; 0.500        ; 1.818      ; 3.698      ;
; -1.460 ; 74373:inst115|19                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a6~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[3]                                               ; FPGA_IN_CDSB- ; 0.500        ; 1.753      ; 3.632      ;
; -1.458 ; 74373:inst115|19                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a1~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                               ; FPGA_IN_CDSB- ; 0.500        ; 1.729      ; 3.606      ;
; -1.457 ; 74373:inst115|15                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a2~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                               ; FPGA_IN_CDSB- ; 0.500        ; 1.777      ; 3.653      ;
; -1.457 ; 74373:inst115|18                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a8~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                               ; FPGA_IN_CDSB- ; 0.500        ; 1.612      ; 3.488      ;
; -1.457 ; 74373:inst115|19                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a14~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[3]                                               ; FPGA_IN_CDSB- ; 0.500        ; 1.958      ; 3.834      ;
; -1.456 ; 74373:inst115|18                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a11~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[0]                                               ; FPGA_IN_CDSB- ; 0.500        ; 1.919      ; 3.794      ;
; -1.455 ; 74373:inst115|18                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a2~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[3]                                               ; FPGA_IN_CDSB- ; 0.500        ; 1.849      ; 3.723      ;
; -1.454 ; 74373:inst115|18                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a15~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[3]                                               ; FPGA_IN_CDSB- ; 0.500        ; 2.185      ; 4.058      ;
; -1.448 ; 74373:inst115|19                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a10~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[0]                                               ; FPGA_IN_CDSB- ; 0.500        ; 1.899      ; 3.766      ;
; -1.446 ; 74373:inst115|18                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a4~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[3]                                               ; FPGA_IN_CDSB- ; 0.500        ; 1.840      ; 3.705      ;
; -1.445 ; 74373:inst115|15                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a6~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[3]                                               ; FPGA_IN_CDSB- ; 0.500        ; 1.798      ; 3.662      ;
; -1.441 ; 74373:inst115|12                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a3~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[3]                                               ; FPGA_IN_CDSB- ; 0.500        ; 1.823      ; 3.683      ;
; -1.438 ; 74373:inst115|14                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a4~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                               ; FPGA_IN_CDSB- ; 0.500        ; 1.593      ; 3.450      ;
; -1.435 ; 74373:inst115|19                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a11~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[3]                                               ; FPGA_IN_CDSB- ; 0.500        ; 1.944      ; 3.798      ;
; -1.433 ; 74373:inst115|17                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a15~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[3]                                               ; FPGA_IN_CDSB- ; 0.500        ; 2.255      ; 4.107      ;
; -1.432 ; 74373:inst115|12                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a7~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                               ; FPGA_IN_CDSB- ; 0.500        ; 1.921      ; 3.772      ;
; -1.431 ; 74373:inst115|19                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a12~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[3]                                               ; FPGA_IN_CDSB- ; 0.500        ; 1.942      ; 3.792      ;
; -1.427 ; 74373:inst115|13                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a0~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                               ; FPGA_IN_CDSB- ; 0.500        ; 1.614      ; 3.460      ;
; -1.427 ; 74373:inst115|13                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a6~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[3]                                               ; FPGA_IN_CDSB- ; 0.500        ; 1.839      ; 3.685      ;
; -1.424 ; 74373:inst115|19                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a8~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                               ; FPGA_IN_CDSB- ; 0.500        ; 1.566      ; 3.409      ;
; -1.424 ; 74373:inst115|19                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a0~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[3]                                               ; FPGA_IN_CDSB- ; 0.500        ; 1.599      ; 3.442      ;
; -1.421 ; FPGA_IN_SDSB-                             ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a6~porta_address_reg0  ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_CDSB- ; 0.500        ; 2.780      ; 4.700      ;
; -1.417 ; 74373:inst115|12                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a12~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[0]                                               ; FPGA_IN_CDSB- ; 0.500        ; 1.745      ; 3.581      ;
; -1.417 ; 74373:inst115|19                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a7~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                               ; FPGA_IN_CDSB- ; 0.500        ; 2.047      ; 3.883      ;
; -1.413 ; 74373:inst115|16                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a15~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[0]                                               ; FPGA_IN_CDSB- ; 0.500        ; 2.112      ; 3.944      ;
; -1.413 ; 74373:inst115|14                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a12~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[3]                                               ; FPGA_IN_CDSB- ; 0.500        ; 1.812      ; 3.644      ;
; -1.411 ; 74373:inst115|18                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a3~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[3]                                               ; FPGA_IN_CDSB- ; 0.500        ; 1.995      ; 3.825      ;
; -1.409 ; 74373:inst115|14                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a11~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[3]                                               ; FPGA_IN_CDSB- ; 0.500        ; 1.814      ; 3.642      ;
; -1.407 ; 74373:inst115|14                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a15~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[0]                                               ; FPGA_IN_CDSB- ; 0.500        ; 1.938      ; 3.764      ;
; -1.407 ; 74373:inst115|18                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a14~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[3]                                               ; FPGA_IN_CDSB- ; 0.500        ; 2.004      ; 3.830      ;
; -1.406 ; 74373:inst115|17                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a10~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[0]                                               ; FPGA_IN_CDSB- ; 0.500        ; 2.015      ; 3.840      ;
; -1.406 ; 74373:inst115|13                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a12~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[0]                                               ; FPGA_IN_CDSB- ; 0.500        ; 1.957      ; 3.782      ;
; -1.403 ; 74373:inst115|18                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a9~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                               ; FPGA_IN_CDSB- ; 0.500        ; 2.094      ; 3.916      ;
; -1.403 ; 74373:inst115|19                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a4~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[3]                                               ; FPGA_IN_CDSB- ; 0.500        ; 1.794      ; 3.616      ;
; -1.402 ; 74373:inst115|18                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a1~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[3]                                               ; FPGA_IN_CDSB- ; 0.500        ; 1.846      ; 3.667      ;
; -1.401 ; 74373:inst115|15                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a3~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[3]                                               ; FPGA_IN_CDSB- ; 0.500        ; 1.994      ; 3.814      ;
; -1.400 ; 74373:inst115|18                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a0~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[3]                                               ; FPGA_IN_CDSB- ; 0.500        ; 1.645      ; 3.464      ;
; -1.399 ; 74373:inst115|15                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a15~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[3]                                               ; FPGA_IN_CDSB- ; 0.500        ; 2.184      ; 4.002      ;
; -1.398 ; 74373:inst115|14                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a2~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                               ; FPGA_IN_CDSB- ; 0.500        ; 1.602      ; 3.419      ;
; -1.394 ; 74373:inst115|14                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a10~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[0]                                               ; FPGA_IN_CDSB- ; 0.500        ; 1.769      ; 3.582      ;
; -1.394 ; 74373:inst115|16                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a11~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[0]                                               ; FPGA_IN_CDSB- ; 0.500        ; 1.917      ; 3.730      ;
; -1.393 ; 74373:inst115|19                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a2~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[3]                                               ; FPGA_IN_CDSB- ; 0.500        ; 1.803      ; 3.615      ;
; -1.392 ; 74373:inst115|15                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a8~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[3]                                               ; FPGA_IN_CDSB- ; 0.500        ; 1.682      ; 3.493      ;
; -1.392 ; 74373:inst115|15                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a12~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[3]                                               ; FPGA_IN_CDSB- ; 0.500        ; 1.987      ; 3.798      ;
; -1.391 ; 74373:inst115|12                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a2~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                               ; FPGA_IN_CDSB- ; 0.500        ; 1.606      ; 3.416      ;
; -1.390 ; 74373:inst115|17                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a3~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                               ; FPGA_IN_CDSB- ; 0.500        ; 1.994      ; 3.803      ;
; -1.390 ; 74373:inst115|12                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a10~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[3]                                               ; FPGA_IN_CDSB- ; 0.500        ; 1.844      ; 3.653      ;
+--------+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+---------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'FPGA_IN_SDSB-'                                                                                                                                                                                                                                                                                         ;
+--------+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+---------------+--------------+------------+------------+
; Slack  ; From Node                                 ; To Node                                                                                                             ; Launch Clock                                                                                    ; Latch Clock   ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+---------------+--------------+------------+------------+
; -3.023 ; inst508                                   ; inst476                                                                                                             ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_SDSB- ; 0.500        ; -1.199     ; 1.903      ;
; -2.693 ; inst509                                   ; inst480                                                                                                             ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_SDSB- ; 0.500        ; -1.157     ; 1.559      ;
; -2.220 ; inst508                                   ; inst476                                                                                                             ; FPGA_IN_CDSB-                                                                                   ; FPGA_IN_SDSB- ; 0.500        ; -0.366     ; 1.903      ;
; -2.188 ; inst508                                   ; inst476                                                                                                             ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_SDSB- ; 1.000        ; -0.864     ; 1.903      ;
; -2.130 ; spi_16bit_master:inst347|busy             ; inst411                                                                                                             ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; FPGA_IN_SDSB- ; 0.500        ; 0.519      ; 2.624      ;
; -2.103 ; inst508                                   ; inst476                                                                                                             ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_SDSB- ; 0.500        ; -0.279     ; 1.903      ;
; -2.074 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[0] ; inst253[0]                                                                                                          ; Microcomputer:inst|cpuClock                                                                     ; FPGA_IN_SDSB- ; 1.000        ; 0.455      ; 1.685      ;
; -2.060 ; FPGA_IN_SDSB-                             ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a6~porta_address_reg0  ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_SDSB- ; 0.500        ; 2.246      ; 4.835      ;
; -2.055 ; inst274                                   ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a12~porta_address_reg0 ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_SDSB- ; 0.500        ; -0.730     ; 1.854      ;
; -2.030 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[0] ; inst253[0]                                                                                                          ; Microcomputer:inst|cpuClock                                                                     ; FPGA_IN_SDSB- ; 0.500        ; 0.999      ; 1.685      ;
; -2.020 ; inst514                                   ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a6~porta_address_reg0  ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_SDSB- ; 0.500        ; -1.110     ; 1.439      ;
; -2.002 ; FPGA_IN_SDSB-                             ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a0~porta_address_reg0  ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_SDSB- ; 0.500        ; 2.092      ; 4.623      ;
; -1.983 ; inst514                                   ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a13~porta_address_reg0 ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_SDSB- ; 0.500        ; -1.091     ; 1.421      ;
; -1.983 ; inst514                                   ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a0~porta_address_reg0  ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_SDSB- ; 0.500        ; -1.264     ; 1.248      ;
; -1.946 ; inst514                                   ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a8~porta_address_reg0  ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_SDSB- ; 0.500        ; -1.226     ; 1.249      ;
; -1.942 ; FPGA_IN_SDSB-                             ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a12~porta_address_reg0 ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_SDSB- ; 0.500        ; 2.435      ; 4.906      ;
; -1.938 ; inst508                                   ; inst476                                                                                                             ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_SDSB- ; 1.000        ; -0.614     ; 1.903      ;
; -1.904 ; FPGA_IN_SDSB-                             ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a10~porta_address_reg0 ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_SDSB- ; 0.500        ; 2.463      ; 4.896      ;
; -1.890 ; inst509                                   ; inst480                                                                                                             ; FPGA_IN_CDSB-                                                                                   ; FPGA_IN_SDSB- ; 0.500        ; -0.324     ; 1.559      ;
; -1.889 ; FPGA_IN_SDSB-                             ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a3~porta_address_reg0  ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_SDSB- ; 0.500        ; 2.442      ; 4.860      ;
; -1.877 ; FPGA_IN_SDSB-                             ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a4~porta_address_reg0  ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_SDSB- ; 0.500        ; 2.287      ; 4.693      ;
; -1.876 ; inst274                                   ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a0~porta_address_reg0  ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_SDSB- ; 0.500        ; -1.073     ; 1.332      ;
; -1.873 ; FPGA_IN_SDSB-                             ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a14~porta_address_reg0 ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_SDSB- ; 0.500        ; 2.451      ; 4.853      ;
; -1.866 ; FPGA_IN_SDSB-                             ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a15~porta_address_reg0 ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_SDSB- ; 0.500        ; 2.632      ; 5.027      ;
; -1.862 ; inst514                                   ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a10~porta_address_reg0 ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_SDSB- ; 0.500        ; -0.893     ; 1.498      ;
; -1.858 ; inst509                                   ; inst480                                                                                                             ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_SDSB- ; 1.000        ; -0.822     ; 1.559      ;
; -1.857 ; inst274                                   ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a11~porta_address_reg0 ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_SDSB- ; 0.500        ; -0.728     ; 1.658      ;
; -1.854 ; FPGA_IN_SDSB-                             ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a8~porta_address_reg0  ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_SDSB- ; 0.500        ; 2.130      ; 4.513      ;
; -1.853 ; inst274                                   ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a3~porta_address_reg0  ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_SDSB- ; 0.500        ; -0.723     ; 1.659      ;
; -1.853 ; inst514                                   ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a4~porta_address_reg0  ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_SDSB- ; 0.500        ; -1.069     ; 1.313      ;
; -1.852 ; inst514                                   ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a12~porta_address_reg0 ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_SDSB- ; 0.500        ; -0.921     ; 1.460      ;
; -1.842 ; FPGA_IN_SDSB-                             ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a11~porta_address_reg0 ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_SDSB- ; 0.500        ; 2.437      ; 4.808      ;
; -1.836 ; inst274                                   ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a9~porta_address_reg0  ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_SDSB- ; 0.500        ; -0.553     ; 1.812      ;
; -1.823 ; FPGA_IN_SDSB-                             ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a1~porta_address_reg0  ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_SDSB- ; 0.500        ; 2.293      ; 4.645      ;
; -1.821 ; inst274                                   ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a7~porta_address_reg0  ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_SDSB- ; 0.500        ; -0.554     ; 1.796      ;
; -1.816 ; FPGA_IN_SDSB-                             ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a13~porta_address_reg0 ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_SDSB- ; 0.500        ; 2.265      ; 4.610      ;
; -1.813 ; FPGA_IN_SDSB-                             ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a2~porta_address_reg0  ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_SDSB- ; 0.500        ; 2.296      ; 4.638      ;
; -1.806 ; inst274                                   ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a15~porta_address_reg0 ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_SDSB- ; 0.500        ; -0.533     ; 1.802      ;
; -1.784 ; inst274                                   ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a6~porta_address_reg0  ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_SDSB- ; 0.500        ; -0.919     ; 1.394      ;
; -1.773 ; inst509                                   ; inst480                                                                                                             ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_SDSB- ; 0.500        ; -0.237     ; 1.559      ;
; -1.770 ; inst514                                   ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a2~porta_address_reg0  ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_SDSB- ; 0.500        ; -1.060     ; 1.239      ;
; -1.768 ; inst514                                   ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a5~porta_address_reg0  ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_SDSB- ; 0.500        ; -1.072     ; 1.225      ;
; -1.764 ; spi_master:inst490|busy                   ; inst471                                                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[2]                                               ; FPGA_IN_SDSB- ; 1.000        ; -0.105     ; 2.127      ;
; -1.760 ; inst274                                   ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a13~porta_address_reg0 ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_SDSB- ; 0.500        ; -0.900     ; 1.389      ;
; -1.747 ; FPGA_IN_SDSB-                             ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a9~porta_address_reg0  ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_SDSB- ; 0.500        ; 2.612      ; 4.888      ;
; -1.745 ; inst274                                   ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a8~porta_address_reg0  ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_SDSB- ; 0.500        ; -1.035     ; 1.239      ;
; -1.736 ; FPGA_IN_SDSB-                             ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a7~porta_address_reg0  ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_SDSB- ; 0.500        ; 2.611      ; 4.876      ;
; -1.726 ; spi_master:inst490|busy                   ; inst471                                                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[1]                                               ; FPGA_IN_SDSB- ; 1.000        ; -0.067     ; 2.127      ;
; -1.702 ; inst274                                   ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a2~porta_address_reg0  ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_SDSB- ; 0.500        ; -0.869     ; 1.362      ;
; -1.689 ; FPGA_IN_SDSB-                             ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a5~porta_address_reg0  ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_SDSB- ; 0.500        ; 2.284      ; 4.502      ;
; -1.679 ; spi_master:inst490|busy                   ; inst471                                                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[2]                                               ; FPGA_IN_SDSB- ; 0.500        ; 0.480      ; 2.127      ;
; -1.678 ; inst514                                   ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a11~porta_address_reg0 ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_SDSB- ; 0.500        ; -0.919     ; 1.288      ;
; -1.678 ; inst514                                   ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a3~porta_address_reg0  ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_SDSB- ; 0.500        ; -0.914     ; 1.293      ;
; -1.677 ; inst274                                   ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a4~porta_address_reg0  ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_SDSB- ; 0.500        ; -0.878     ; 1.328      ;
; -1.674 ; inst274                                   ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a1~porta_address_reg0  ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_SDSB- ; 0.500        ; -0.872     ; 1.331      ;
; -1.646 ; inst514                                   ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|address_reg_a[0]                 ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_SDSB- ; 0.500        ; -1.241     ; 0.912      ;
; -1.644 ; inst514                                   ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a15~porta_address_reg0 ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_SDSB- ; 0.500        ; -0.724     ; 1.449      ;
; -1.641 ; spi_master:inst490|busy                   ; inst471                                                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[1]                                               ; FPGA_IN_SDSB- ; 0.500        ; 0.518      ; 2.127      ;
; -1.623 ; inst514                                   ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a14~porta_address_reg0 ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_SDSB- ; 0.500        ; -0.905     ; 1.247      ;
; -1.620 ; 74373:inst115|19                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a9~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                               ; FPGA_IN_SDSB- ; 1.000        ; 1.514      ; 4.053      ;
; -1.612 ; 74373:inst115|18                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a10~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[0]                                               ; FPGA_IN_SDSB- ; 1.000        ; 1.411      ; 3.942      ;
; -1.612 ; inst514                                   ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a1~porta_address_reg0  ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_SDSB- ; 0.500        ; -1.063     ; 1.078      ;
; -1.608 ; inst509                                   ; inst480                                                                                                             ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_SDSB- ; 1.000        ; -0.572     ; 1.559      ;
; -1.605 ; 74373:inst115|18                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a12~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[0]                                               ; FPGA_IN_SDSB- ; 1.000        ; 1.383      ; 3.907      ;
; -1.604 ; 74373:inst115|19                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a3~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                               ; FPGA_IN_SDSB- ; 1.000        ; 1.344      ; 3.867      ;
; -1.590 ; 74373:inst115|19                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a15~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[0]                                               ; FPGA_IN_SDSB- ; 1.000        ; 1.534      ; 4.043      ;
; -1.577 ; inst274                                   ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a10~porta_address_reg0 ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_SDSB- ; 0.500        ; -0.702     ; 1.404      ;
; -1.575 ; 74373:inst115|18                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a6~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                               ; FPGA_IN_SDSB- ; 1.000        ; 1.194      ; 3.688      ;
; -1.572 ; 74373:inst115|19                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a13~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[0]                                               ; FPGA_IN_SDSB- ; 1.000        ; 1.167      ; 3.658      ;
; -1.567 ; 74373:inst115|12                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a15~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[0]                                               ; FPGA_IN_SDSB- ; 1.000        ; 1.408      ; 3.894      ;
; -1.566 ; 74373:inst115|18                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a13~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[0]                                               ; FPGA_IN_SDSB- ; 1.000        ; 1.213      ; 3.698      ;
; -1.565 ; 74373:inst115|19                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a6~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                               ; FPGA_IN_SDSB- ; 1.000        ; 1.148      ; 3.632      ;
; -1.562 ; 74373:inst115|19                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a14~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[0]                                               ; FPGA_IN_SDSB- ; 1.000        ; 1.353      ; 3.834      ;
; -1.560 ; 74373:inst115|18                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a2~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                               ; FPGA_IN_SDSB- ; 1.000        ; 1.244      ; 3.723      ;
; -1.560 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[7] ; inst495                                                                                                             ; Microcomputer:inst|cpuClock                                                                     ; FPGA_IN_SDSB- ; 0.500        ; 0.485      ; 2.051      ;
; -1.559 ; 74373:inst115|18                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a15~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[0]                                               ; FPGA_IN_SDSB- ; 1.000        ; 1.580      ; 4.058      ;
; -1.551 ; 74373:inst115|18                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a4~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                               ; FPGA_IN_SDSB- ; 1.000        ; 1.235      ; 3.705      ;
; -1.550 ; 74373:inst115|15                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a6~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                               ; FPGA_IN_SDSB- ; 1.000        ; 1.193      ; 3.662      ;
; -1.549 ; 74373:inst115|19                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a9~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[3]                                               ; FPGA_IN_SDSB- ; 1.000        ; 1.585      ; 4.053      ;
; -1.546 ; 74373:inst115|12                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a3~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                               ; FPGA_IN_SDSB- ; 1.000        ; 1.218      ; 3.683      ;
; -1.541 ; 74373:inst115|18                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a10~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[3]                                               ; FPGA_IN_SDSB- ; 1.000        ; 1.482      ; 3.942      ;
; -1.540 ; 74373:inst115|19                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a11~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[0]                                               ; FPGA_IN_SDSB- ; 1.000        ; 1.339      ; 3.798      ;
; -1.540 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[5] ; inst497                                                                                                             ; Microcomputer:inst|cpuClock                                                                     ; FPGA_IN_SDSB- ; 0.500        ; 0.443      ; 2.067      ;
; -1.538 ; 74373:inst115|17                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a15~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[0]                                               ; FPGA_IN_SDSB- ; 1.000        ; 1.650      ; 4.107      ;
; -1.536 ; 74373:inst115|19                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a12~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[0]                                               ; FPGA_IN_SDSB- ; 1.000        ; 1.337      ; 3.792      ;
; -1.534 ; 74373:inst115|18                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a12~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[3]                                               ; FPGA_IN_SDSB- ; 1.000        ; 1.454      ; 3.907      ;
; -1.533 ; 74373:inst115|19                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a3~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[3]                                               ; FPGA_IN_SDSB- ; 1.000        ; 1.415      ; 3.867      ;
; -1.532 ; 74373:inst115|13                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a6~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                               ; FPGA_IN_SDSB- ; 1.000        ; 1.234      ; 3.685      ;
; -1.529 ; 74373:inst115|19                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a0~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                               ; FPGA_IN_SDSB- ; 1.000        ; 0.994      ; 3.442      ;
; -1.519 ; 74373:inst115|19                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a15~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[3]                                               ; FPGA_IN_SDSB- ; 1.000        ; 1.605      ; 4.043      ;
; -1.518 ; 74373:inst115|14                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a12~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[0]                                               ; FPGA_IN_SDSB- ; 1.000        ; 1.207      ; 3.644      ;
; -1.516 ; 74373:inst115|18                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a3~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                               ; FPGA_IN_SDSB- ; 1.000        ; 1.390      ; 3.825      ;
; -1.514 ; 74373:inst115|14                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a11~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[0]                                               ; FPGA_IN_SDSB- ; 1.000        ; 1.209      ; 3.642      ;
; -1.514 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[2] ; inst500                                                                                                             ; Microcomputer:inst|cpuClock                                                                     ; FPGA_IN_SDSB- ; 0.500        ; 0.421      ; 2.021      ;
; -1.512 ; 74373:inst115|18                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a14~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[0]                                               ; FPGA_IN_SDSB- ; 1.000        ; 1.399      ; 3.830      ;
; -1.508 ; 74373:inst115|19                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a4~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                               ; FPGA_IN_SDSB- ; 1.000        ; 1.189      ; 3.616      ;
; -1.507 ; 74373:inst115|18                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a1~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                               ; FPGA_IN_SDSB- ; 1.000        ; 1.241      ; 3.667      ;
; -1.506 ; 74373:inst115|15                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a3~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                               ; FPGA_IN_SDSB- ; 1.000        ; 1.389      ; 3.814      ;
; -1.506 ; inst274                                   ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a14~porta_address_reg0 ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_SDSB- ; 0.500        ; -0.714     ; 1.321      ;
; -1.505 ; 74373:inst115|18                          ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a0~porta_address_reg0  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                               ; FPGA_IN_SDSB- ; 1.000        ; 1.040      ; 3.464      ;
+--------+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+---------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLK_50'                                                                                                                                                                                                                                                                        ;
+--------+-----------------------------------------------------------------------+------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                             ; To Node                                                                ; Launch Clock                                                                               ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------+------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -2.144 ; inst158[6]                                                            ; uart:inst8|tx_data[6]                                                  ; FPGA_IN_SDSB-                                                                              ; CLK_50      ; 0.500        ; -1.745     ; 0.876      ;
; -2.067 ; inst158[5]                                                            ; uart:inst8|tx_data[5]                                                  ; FPGA_IN_SDSB-                                                                              ; CLK_50      ; 0.500        ; -1.768     ; 0.776      ;
; -2.042 ; inst158[4]                                                            ; uart:inst8|tx_data[4]                                                  ; FPGA_IN_SDSB-                                                                              ; CLK_50      ; 0.500        ; -1.743     ; 0.776      ;
; -2.029 ; inst158[7]                                                            ; uart:inst8|tx_data[7]                                                  ; FPGA_IN_SDSB-                                                                              ; CLK_50      ; 0.500        ; -1.742     ; 0.764      ;
; -1.925 ; inst158[1]                                                            ; uart:inst8|tx_data[1]                                                  ; FPGA_IN_SDSB-                                                                              ; CLK_50      ; 0.500        ; -1.906     ; 0.496      ;
; -1.902 ; inst158[2]                                                            ; uart:inst8|tx_data[2]                                                  ; FPGA_IN_SDSB-                                                                              ; CLK_50      ; 0.500        ; -1.909     ; 0.470      ;
; -1.751 ; inst158[3]                                                            ; uart:inst8|tx_data[3]                                                  ; FPGA_IN_SDSB-                                                                              ; CLK_50      ; 0.500        ; -1.441     ; 0.787      ;
; -1.626 ; inst158[0]                                                            ; uart:inst8|tx_data[0]                                                  ; FPGA_IN_SDSB-                                                                              ; CLK_50      ; 0.500        ; -1.875     ; 0.228      ;
; -1.623 ; FPGA_IN_SDSB-                                                         ; uart:inst8|my_recv_state                                               ; FPGA_IN_SDSB-                                                                              ; CLK_50      ; 0.500        ; 1.148      ; 3.248      ;
; -1.412 ; inst158[6]                                                            ; uart:inst8|tx_data[6]                                                  ; FPGA_IN_CDSB-                                                                              ; CLK_50      ; 0.500        ; -1.003     ; 0.876      ;
; -1.335 ; inst158[5]                                                            ; uart:inst8|tx_data[5]                                                  ; FPGA_IN_CDSB-                                                                              ; CLK_50      ; 0.500        ; -1.026     ; 0.776      ;
; -1.310 ; inst158[4]                                                            ; uart:inst8|tx_data[4]                                                  ; FPGA_IN_CDSB-                                                                              ; CLK_50      ; 0.500        ; -1.001     ; 0.776      ;
; -1.297 ; inst158[7]                                                            ; uart:inst8|tx_data[7]                                                  ; FPGA_IN_CDSB-                                                                              ; CLK_50      ; 0.500        ; -1.000     ; 0.764      ;
; -1.197 ; FPGA_IN_BOARD_RESET-                                                  ; uart:inst8|recv_state.RX_READ_BITS                                     ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 0.500        ; 1.148      ; 2.822      ;
; -1.193 ; inst158[1]                                                            ; uart:inst8|tx_data[1]                                                  ; FPGA_IN_CDSB-                                                                              ; CLK_50      ; 0.500        ; -1.164     ; 0.496      ;
; -1.186 ; FPGA_IN_BOARD_RESET-                                                  ; uart:inst8|tx_countdown[3]                                             ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 0.500        ; 1.148      ; 2.811      ;
; -1.180 ; FPGA_IN_BOARD_RESET-                                                  ; uart:inst8|rx_bits_remaining[2]                                        ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 0.500        ; 1.148      ; 2.805      ;
; -1.179 ; FPGA_IN_BOARD_RESET-                                                  ; uart:inst8|tx_state.TX_DELAY_RESTART                                   ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 0.500        ; 1.148      ; 2.804      ;
; -1.172 ; FPGA_IN_BOARD_RESET-                                                  ; uart:inst8|tx_bits_remaining[3]                                        ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 0.500        ; 1.147      ; 2.796      ;
; -1.170 ; inst158[2]                                                            ; uart:inst8|tx_data[2]                                                  ; FPGA_IN_CDSB-                                                                              ; CLK_50      ; 0.500        ; -1.167     ; 0.470      ;
; -1.169 ; FPGA_IN_BOARD_RESET-                                                  ; uart:inst8|tx_clk_divider[6]                                           ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 0.500        ; 1.143      ; 2.789      ;
; -1.168 ; FPGA_IN_BOARD_RESET-                                                  ; uart:inst8|rx_countdown[3]                                             ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 0.500        ; 1.148      ; 2.793      ;
; -1.166 ; FPGA_IN_CDSB-                                                         ; uart:inst8|my_recv_state                                               ; FPGA_IN_CDSB-                                                                              ; CLK_50      ; 0.500        ; 1.148      ; 2.781      ;
; -1.166 ; FPGA_IN_BOARD_RESET-                                                  ; uart:inst8|tx_clk_divider[3]                                           ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 0.500        ; 1.143      ; 2.786      ;
; -1.164 ; FPGA_IN_BOARD_RESET-                                                  ; uart:inst8|tx_clk_divider[5]                                           ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 0.500        ; 1.143      ; 2.784      ;
; -1.159 ; FPGA_IN_BOARD_RESET-                                                  ; uart:inst8|tx_bits_remaining[2]                                        ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 0.500        ; 1.147      ; 2.783      ;
; -1.158 ; FPGA_IN_BOARD_RESET-                                                  ; uart:inst8|tx_clk_divider[7]                                           ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 0.500        ; 1.143      ; 2.778      ;
; -1.158 ; FPGA_IN_BOARD_RESET-                                                  ; uart:inst8|tx_clk_divider[9]                                           ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 0.500        ; 1.143      ; 2.778      ;
; -1.157 ; FPGA_IN_BOARD_RESET-                                                  ; uart:inst8|tx_countdown[2]                                             ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 0.500        ; 1.148      ; 2.782      ;
; -1.154 ; FPGA_IN_BOARD_RESET-                                                  ; uart:inst8|tx_bits_remaining[1]                                        ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 0.500        ; 1.147      ; 2.778      ;
; -1.140 ; FPGA_IN_BOARD_RESET-                                                  ; uart:inst8|rx_countdown[5]                                             ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 0.500        ; 1.148      ; 2.765      ;
; -1.136 ; FPGA_IN_BOARD_RESET-                                                  ; uart:inst8|rx_countdown[4]                                             ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 0.500        ; 1.148      ; 2.761      ;
; -1.120 ; FPGA_IN_BOARD_RESET-                                                  ; uart:inst8|tx_state.TX_SENDING                                         ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 0.500        ; 1.148      ; 2.745      ;
; -1.111 ; FPGA_IN_BOARD_RESET-                                                  ; uart:inst8|tx_bits_remaining[0]                                        ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 0.500        ; 1.149      ; 2.737      ;
; -1.087 ; FPGA_IN_BOARD_RESET-                                                  ; uart:inst8|tx_clk_divider[0]                                           ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 0.500        ; 1.143      ; 2.707      ;
; -1.086 ; FPGA_IN_BOARD_RESET-                                                  ; uart:inst8|tx_clk_divider[1]                                           ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 0.500        ; 1.143      ; 2.706      ;
; -1.085 ; FPGA_IN_BOARD_RESET-                                                  ; uart:inst8|tx_clk_divider[8]                                           ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 0.500        ; 1.143      ; 2.705      ;
; -1.084 ; FPGA_IN_BOARD_RESET-                                                  ; uart:inst8|tx_clk_divider[2]                                           ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 0.500        ; 1.143      ; 2.704      ;
; -1.081 ; FPGA_IN_BOARD_RESET-                                                  ; uart:inst8|tx_clk_divider[4]                                           ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 0.500        ; 1.143      ; 2.701      ;
; -1.080 ; FPGA_IN_BOARD_RESET-                                                  ; uart:inst8|tx_clk_divider[10]                                          ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 0.500        ; 1.143      ; 2.700      ;
; -1.080 ; FPGA_IN_BOARD_RESET-                                                  ; uart:inst8|rx_countdown[1]                                             ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 0.500        ; 1.147      ; 2.704      ;
; -1.079 ; FPGA_IN_BOARD_RESET-                                                  ; uart:inst8|rx_countdown[2]                                             ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 0.500        ; 1.148      ; 2.704      ;
; -1.065 ; FPGA_IN_BOARD_RESET-                                                  ; uart:inst8|tx_data[0]                                                  ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 0.500        ; 1.149      ; 2.691      ;
; -1.063 ; FPGA_IN_BOARD_RESET-                                                  ; uart:inst8|rx_countdown[0]                                             ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 0.500        ; 1.148      ; 2.688      ;
; -1.045 ; FPGA_IN_BOARD_RESET-                                                  ; uart:inst8|tx_data[7]                                                  ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 0.500        ; 1.148      ; 2.670      ;
; -1.022 ; FPGA_IN_BOARD_RESET-                                                  ; uart:inst8|tx_countdown[5]                                             ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 0.500        ; 1.149      ; 2.648      ;
; -1.021 ; FPGA_IN_BOARD_RESET-                                                  ; uart:inst8|tx_countdown[0]                                             ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 0.500        ; 1.149      ; 2.647      ;
; -1.021 ; FPGA_IN_BOARD_RESET-                                                  ; uart:inst8|tx_countdown[1]                                             ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 0.500        ; 1.149      ; 2.647      ;
; -1.019 ; inst158[3]                                                            ; uart:inst8|tx_data[3]                                                  ; FPGA_IN_CDSB-                                                                              ; CLK_50      ; 0.500        ; -0.699     ; 0.787      ;
; -1.017 ; FPGA_IN_BOARD_RESET-                                                  ; uart:inst8|tx_countdown[4]                                             ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 0.500        ; 1.149      ; 2.643      ;
; -1.015 ; FPGA_IN_BOARD_RESET-                                                  ; uart:inst8|tx_out                                                      ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 0.500        ; 1.148      ; 2.640      ;
; -0.968 ; FPGA_IN_BOARD_RESET-                                                  ; uart:inst8|rx_data[5]                                                  ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 0.500        ; 1.148      ; 2.593      ;
; -0.968 ; FPGA_IN_BOARD_RESET-                                                  ; uart:inst8|rx_data[6]                                                  ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 0.500        ; 1.148      ; 2.593      ;
; -0.968 ; FPGA_IN_BOARD_RESET-                                                  ; uart:inst8|rx_data[7]                                                  ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 0.500        ; 1.148      ; 2.593      ;
; -0.968 ; FPGA_IN_BOARD_RESET-                                                  ; uart:inst8|rx_data[1]                                                  ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 0.500        ; 1.148      ; 2.593      ;
; -0.968 ; FPGA_IN_BOARD_RESET-                                                  ; uart:inst8|rx_data[2]                                                  ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 0.500        ; 1.148      ; 2.593      ;
; -0.968 ; FPGA_IN_BOARD_RESET-                                                  ; uart:inst8|rx_data[3]                                                  ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 0.500        ; 1.148      ; 2.593      ;
; -0.968 ; FPGA_IN_BOARD_RESET-                                                  ; uart:inst8|rx_data[4]                                                  ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 0.500        ; 1.148      ; 2.593      ;
; -0.968 ; FPGA_IN_BOARD_RESET-                                                  ; uart:inst8|rx_data[0]                                                  ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 0.500        ; 1.148      ; 2.593      ;
; -0.959 ; FPGA_IN_BOARD_RESET-                                                  ; uart:inst8|tx_data[1]                                                  ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 0.500        ; 1.149      ; 2.585      ;
; -0.959 ; FPGA_IN_BOARD_RESET-                                                  ; uart:inst8|tx_data[2]                                                  ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 0.500        ; 1.149      ; 2.585      ;
; -0.959 ; FPGA_IN_BOARD_RESET-                                                  ; uart:inst8|tx_data[3]                                                  ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 0.500        ; 1.149      ; 2.585      ;
; -0.959 ; FPGA_IN_BOARD_RESET-                                                  ; uart:inst8|tx_data[4]                                                  ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 0.500        ; 1.149      ; 2.585      ;
; -0.959 ; FPGA_IN_BOARD_RESET-                                                  ; uart:inst8|tx_data[5]                                                  ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 0.500        ; 1.149      ; 2.585      ;
; -0.959 ; FPGA_IN_BOARD_RESET-                                                  ; uart:inst8|tx_data[6]                                                  ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 0.500        ; 1.149      ; 2.585      ;
; -0.894 ; inst158[0]                                                            ; uart:inst8|tx_data[0]                                                  ; FPGA_IN_CDSB-                                                                              ; CLK_50      ; 0.500        ; -1.133     ; 0.228      ;
; -0.883 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[8] ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_code[7]  ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; 0.239      ; 1.609      ;
; -0.883 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[8] ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_code[2]  ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; 0.239      ; 1.609      ;
; -0.883 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[8] ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_code[5]  ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; 0.239      ; 1.609      ;
; -0.869 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[9] ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_code[7]  ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; 0.239      ; 1.595      ;
; -0.869 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[9] ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_code[2]  ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; 0.239      ; 1.595      ;
; -0.869 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[9] ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_code[5]  ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; 0.239      ; 1.595      ;
; -0.857 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[8] ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_code_new ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; 0.239      ; 1.583      ;
; -0.843 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[9] ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_code_new ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; 0.239      ; 1.569      ;
; -0.826 ; FPGA_IN_BOARD_RESET-                                                  ; uart:inst8|recv_state.RX_CHECK_STOP                                    ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 0.500        ; 1.148      ; 2.451      ;
; -0.804 ; FPGA_IN_BOARD_RESET-                                                  ; uart:inst8|rx_bits_remaining[1]                                        ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 0.500        ; 1.148      ; 2.429      ;
; -0.804 ; FPGA_IN_BOARD_RESET-                                                  ; uart:inst8|rx_bits_remaining[0]                                        ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 0.500        ; 1.148      ; 2.429      ;
; -0.804 ; FPGA_IN_BOARD_RESET-                                                  ; uart:inst8|rx_bits_remaining[3]                                        ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 0.500        ; 1.148      ; 2.429      ;
; -0.798 ; FPGA_IN_BOARD_RESET-                                                  ; uart:inst8|recv_state.RX_ERROR                                         ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 0.500        ; 1.148      ; 2.423      ;
; -0.798 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[8] ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_code[4]  ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; 0.238      ; 1.523      ;
; -0.798 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[8] ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_code[3]  ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; 0.238      ; 1.523      ;
; -0.798 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[8] ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_code[1]  ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; 0.238      ; 1.523      ;
; -0.798 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[8] ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_code[6]  ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; 0.238      ; 1.523      ;
; -0.798 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[8] ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_code[0]  ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; 0.238      ; 1.523      ;
; -0.784 ; FPGA_IN_BOARD_RESET-                                                  ; uart:inst8|recv_state.RX_IDLE                                          ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 0.500        ; 1.148      ; 2.409      ;
; -0.784 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[9] ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_code[4]  ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; 0.238      ; 1.509      ;
; -0.784 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[9] ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_code[3]  ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; 0.238      ; 1.509      ;
; -0.784 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[9] ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_code[1]  ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; 0.238      ; 1.509      ;
; -0.784 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[9] ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_code[6]  ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; 0.238      ; 1.509      ;
; -0.784 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[9] ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_code[0]  ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; 0.238      ; 1.509      ;
; -0.772 ; FPGA_IN_BOARD_RESET-                                                  ; uart:inst8|tx_state.TX_IDLE                                            ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 0.500        ; 1.148      ; 2.397      ;
; -0.759 ; FPGA_IN_BOARD_RESET-                                                  ; uart:inst8|recv_state.RX_RECEIVED                                      ; FPGA_IN_BOARD_RESET-                                                                       ; CLK_50      ; 0.500        ; 1.148      ; 2.384      ;
; -0.727 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[3] ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_code[7]  ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; 0.239      ; 1.453      ;
; -0.727 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[3] ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_code[2]  ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; 0.239      ; 1.453      ;
; -0.727 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[3] ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_code[5]  ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; 0.239      ; 1.453      ;
; -0.722 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[6] ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_code[7]  ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; 0.239      ; 1.448      ;
; -0.722 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[6] ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_code[2]  ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; 0.239      ; 1.448      ;
; -0.722 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[6] ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_code[5]  ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; 0.239      ; 1.448      ;
; -0.715 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[4] ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_code[7]  ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; 0.239      ; 1.441      ;
; -0.715 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[4] ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_code[2]  ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; 0.239      ; 1.441      ;
+--------+-----------------------------------------------------------------------+------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'inst4|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                 ;
+--------+---------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                         ; To Node                                                                                            ; Launch Clock                                                                                     ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -1.982 ; Microcomputer:inst|T80s:cpu1|RD_n                                                                 ; 74373:inst59|15                                                                                    ; Microcomputer:inst|cpuClock                                                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.023     ; 0.713      ;
; -1.648 ; FPGA_IN_SDSB-                                                                                     ; 74164:inst37|3                                                                                     ; FPGA_IN_SDSB-                                                                                    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.521      ; 3.596      ;
; -1.232 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1]                                                          ; 74373:inst115|13                                                                                   ; Microcomputer:inst|cpuClock                                                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.892     ; 0.784      ;
; -1.219 ; Microcomputer:inst|T80s:cpu1|T80:u0|RFSH_n                                                        ; 74373:inst59|16                                                                                    ; Microcomputer:inst|cpuClock                                                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.029      ; 1.851      ;
; -1.207 ; Microcomputer:inst|T80s:cpu1|RD_n                                                                 ; 74373:inst59|16                                                                                    ; Microcomputer:inst|cpuClock                                                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.990     ; 0.820      ;
; -1.173 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[5]                                                          ; 74373:inst115|17                                                                                   ; Microcomputer:inst|cpuClock                                                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.924     ; 0.699      ;
; -1.108 ; Microcomputer:inst|T80s:cpu1|RD_n                                                                 ; 74373:inst59|14                                                                                    ; Microcomputer:inst|cpuClock                                                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.772     ; 0.775      ;
; -1.011 ; Microcomputer:inst|T80s:cpu1|MREQ_n                                                               ; 74373:inst59|15                                                                                    ; Microcomputer:inst|cpuClock                                                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.004     ; 0.761      ;
; -0.906 ; FPGA_IN_CDSB-                                                                                     ; 74164:inst37|3                                                                                     ; FPGA_IN_CDSB-                                                                                    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.521      ; 2.854      ;
; -0.887 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[8]                                                          ; 74373:inst116|12                                                                                   ; Microcomputer:inst|cpuClock                                                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.773     ; 0.573      ;
; -0.866 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.132     ; 1.276      ;
; -0.827 ; Microcomputer:inst|T80s:cpu1|T80:u0|Halt_FF                                                       ; 74373:inst59|12                                                                                    ; Microcomputer:inst|cpuClock                                                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.865     ; 0.335      ;
; -0.816 ; Microcomputer:inst|T80s:cpu1|IORQ_n                                                               ; 74373:inst59|14                                                                                    ; Microcomputer:inst|cpuClock                                                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.361      ; 1.616      ;
; -0.802 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[15]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.132     ; 1.212      ;
; -0.798 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[14]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.132     ; 1.208      ;
; -0.793 ; Microcomputer:inst|T80s:cpu1|WR_n                                                                 ; 74373:inst59|16                                                                                    ; Microcomputer:inst|cpuClock                                                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.143      ; 1.539      ;
; -0.758 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[7]                                                          ; 74373:inst115|19                                                                                   ; Microcomputer:inst|cpuClock                                                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.814     ; 0.321      ;
; -0.735 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[6]                                                          ; 74373:inst115|18                                                                                   ; Microcomputer:inst|cpuClock                                                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.865     ; 0.320      ;
; -0.734 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[13]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.132     ; 1.144      ;
; -0.734 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4]                                                          ; 74373:inst115|16                                                                                   ; Microcomputer:inst|cpuClock                                                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.862     ; 0.321      ;
; -0.732 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[3]                                                          ; 74373:inst115|15                                                                                   ; Microcomputer:inst|cpuClock                                                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.863     ; 0.320      ;
; -0.730 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[12]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.132     ; 1.140      ;
; -0.728 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[13]                                                         ; 74373:inst116|17                                                                                   ; Microcomputer:inst|cpuClock                                                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.853     ; 0.322      ;
; -0.721 ; FPGA_IN_SDSB-                                                                                     ; 74164:inst37|3                                                                                     ; FPGA_IN_SDSB-                                                                                    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 1.521      ; 3.169      ;
; -0.666 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[11]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.132     ; 1.076      ;
; -0.662 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[10]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.132     ; 1.072      ;
; -0.658 ; Microcomputer:inst|T80s:cpu1|IORQ_n                                                               ; 74373:inst59|18                                                                                    ; Microcomputer:inst|cpuClock                                                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.154      ; 1.325      ;
; -0.636 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[9]                                                          ; 74373:inst116|13                                                                                   ; Microcomputer:inst|cpuClock                                                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.775     ; 0.323      ;
; -0.635 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[12]                                                         ; 74373:inst116|16                                                                                   ; Microcomputer:inst|cpuClock                                                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.769     ; 0.325      ;
; -0.615 ; Microcomputer:inst|T80s:cpu1|MREQ_n                                                               ; 74373:inst59|16                                                                                    ; Microcomputer:inst|cpuClock                                                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.029      ; 1.247      ;
; -0.610 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[11]                                                         ; 74373:inst116|15                                                                                   ; Microcomputer:inst|cpuClock                                                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.749     ; 0.320      ;
; -0.609 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[15]                                                         ; 74373:inst116|19                                                                                   ; Microcomputer:inst|cpuClock                                                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.750     ; 0.321      ;
; -0.598 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[9]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.132     ; 1.008      ;
; -0.594 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.132     ; 1.004      ;
; -0.561 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[0]                                                          ; 74373:inst115|12                                                                                   ; Microcomputer:inst|cpuClock                                                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.689     ; 0.322      ;
; -0.560 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[2]                                                          ; 74373:inst115|14                                                                                   ; Microcomputer:inst|cpuClock                                                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.685     ; 0.322      ;
; -0.548 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[10]                                                         ; 74373:inst116|14                                                                                   ; Microcomputer:inst|cpuClock                                                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.687     ; 0.323      ;
; -0.546 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[14]                                                         ; 74373:inst116|18                                                                                   ; Microcomputer:inst|cpuClock                                                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.686     ; 0.322      ;
; -0.530 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[7]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.132     ; 0.940      ;
; -0.526 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[6]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.132     ; 0.936      ;
; -0.496 ; Microcomputer:inst|T80s:cpu1|WR_n                                                                 ; 74373:inst59|13                                                                                    ; Microcomputer:inst|cpuClock                                                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.363      ; 1.457      ;
; -0.462 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[5]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.132     ; 0.872      ;
; -0.353 ; Microcomputer:inst|T80s:cpu1|IORQ_n                                                               ; 74373:inst59|13                                                                                    ; Microcomputer:inst|cpuClock                                                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.363      ; 1.314      ;
; -0.332 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.132     ; 1.242      ;
; -0.328 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[15]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.132     ; 1.238      ;
; -0.291 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.132     ; 0.701      ;
; -0.278 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.132     ; 0.698      ;
; -0.273 ; Microcomputer:inst|T80s:cpu1|T80:u0|M1_n                                                          ; 74373:inst59|18                                                                                    ; Microcomputer:inst|cpuClock                                                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.040      ; 0.826      ;
; -0.264 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[14]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.132     ; 1.174      ;
; -0.260 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[13]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.132     ; 1.170      ;
; -0.196 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[12]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.132     ; 1.106      ;
; -0.192 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[11]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.132     ; 1.102      ;
; -0.128 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[10]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.132     ; 1.038      ;
; -0.124 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[9]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.132     ; 1.034      ;
; -0.108 ; Microcomputer:inst|T80s:cpu1|WR_n                                                                 ; 74164:inst37|3                                                                                     ; Microcomputer:inst|cpuClock                                                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 1.006      ; 2.051      ;
; -0.086 ; FPGA_IN_CDSB-                                                                                     ; 74164:inst37|3                                                                                     ; FPGA_IN_CDSB-                                                                                    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 1.521      ; 2.534      ;
; -0.060 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.132     ; 0.970      ;
; -0.056 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[7]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.132     ; 0.966      ;
; -0.049 ; Microcomputer:inst|T80s:cpu1|T80:u0|M1_n                                                          ; 74373:inst59|17                                                                                    ; Microcomputer:inst|cpuClock                                                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.139     ; 0.514      ;
; 0.008  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[6]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.132     ; 0.902      ;
; 0.012  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[5]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.132     ; 0.898      ;
; 0.278  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.132     ; 0.642      ;
; 0.290  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.132     ; 0.620      ;
; 8.412  ; 74165:inst103|93                                                                                  ; 74165:inst103|98                                                                                   ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.122     ; 1.443      ;
; 9.407  ; 74165:inst103|84                                                                                  ; 74165:inst103|93                                                                                   ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.119     ; 0.451      ;
; 9.421  ; 74165:inst103|79                                                                                  ; 74165:inst103|84                                                                                   ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.119     ; 0.437      ;
; 9.486  ; 74165:inst103|70                                                                                  ; 74165:inst103|79                                                                                   ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.119     ; 0.372      ;
; 17.600 ; 74373:inst115|17                                                                                  ; 74164:inst37|3                                                                                     ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.729      ; 3.106      ;
; 17.736 ; 74373:inst115|12                                                                                  ; 74164:inst37|3                                                                                     ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.487      ; 2.728      ;
; 17.773 ; 74373:inst59|13                                                                                   ; 74164:inst37|3                                                                                     ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.570      ; 2.774      ;
; 17.780 ; 74373:inst115|19                                                                                  ; 74164:inst37|3                                                                                     ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.613      ; 2.810      ;
; 17.875 ; 74373:inst59|14                                                                                   ; 74164:inst37|3                                                                                     ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.572      ; 2.674      ;
; 17.941 ; 74373:inst115|14                                                                                  ; 74164:inst37|3                                                                                     ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.483      ; 2.519      ;
; 17.965 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[1] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[20] ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.111     ; 1.901      ;
; 17.986 ; 74373:inst115|15                                                                                  ; 74164:inst37|3                                                                                     ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.658      ; 2.649      ;
; 18.029 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[1] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[19] ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.111     ; 1.837      ;
; 18.033 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[1] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[18] ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.111     ; 1.833      ;
; 18.045 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[3] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[20] ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.111     ; 1.821      ;
; 18.052 ; 74373:inst115|16                                                                                  ; 74164:inst37|3                                                                                     ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.657      ; 2.582      ;
; 18.054 ; inst108                                                                                           ; inst102                                                                                            ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.301     ; 1.622      ;
; 18.087 ; Microcomputer:inst|cpuClkCount[2]                                                                 ; Microcomputer:inst|cpuClock                                                                        ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.130     ; 1.760      ;
; 18.097 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[1] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[17] ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.111     ; 1.769      ;
; 18.101 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[1] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.111     ; 1.765      ;
; 18.109 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[3] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[19] ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.111     ; 1.757      ;
; 18.113 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[3] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[18] ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.111     ; 1.753      ;
; 18.119 ; Microcomputer:inst|cpuClkCount[4]                                                                 ; Microcomputer:inst|cpuClock                                                                        ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.130     ; 1.728      ;
; 18.159 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[0] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[20] ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.111     ; 1.707      ;
; 18.165 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[1] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[15] ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.111     ; 1.701      ;
; 18.169 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[1] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[14] ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.111     ; 1.697      ;
; 18.173 ; 74373:inst115|18                                                                                  ; 74164:inst37|3                                                                                     ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.659      ; 2.463      ;
; 18.176 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[7] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[20] ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.111     ; 1.690      ;
; 18.177 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[3] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[17] ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.111     ; 1.689      ;
; 18.181 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[3] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.111     ; 1.685      ;
; 18.213 ; Microcomputer:inst|cpuClkCount[1]                                                                 ; Microcomputer:inst|cpuClock                                                                        ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.130     ; 1.634      ;
; 18.214 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[2] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[20] ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.111     ; 1.652      ;
; 18.217 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[0] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[19] ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.111     ; 1.649      ;
; 18.227 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[0] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[18] ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.111     ; 1.639      ;
; 18.233 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[1] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[13] ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.111     ; 1.633      ;
; 18.234 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[5] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[20] ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.111     ; 1.632      ;
; 18.237 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[1] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[12] ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.111     ; 1.629      ;
+--------+---------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'inst4|altpll_component|auto_generated|pll1|clk[1]'                                                                                                       ;
+--------+----------------------+-----------------------------------+----------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node            ; To Node                           ; Launch Clock         ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------+-----------------------------------+----------------------+---------------------------------------------------+--------------+------------+------------+
; -1.891 ; inst468              ; inst506                           ; FPGA_IN_SDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -1.851     ; 0.467      ;
; -1.870 ; inst502              ; spi_master:inst490|tx_buffer[0]   ; FPGA_IN_SDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -1.714     ; 0.583      ;
; -1.795 ; inst512              ; inst517                           ; FPGA_IN_SDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -1.782     ; 0.440      ;
; -1.755 ; inst499              ; spi_master:inst490|tx_buffer[3]   ; FPGA_IN_SDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -1.604     ; 0.578      ;
; -1.703 ; inst501              ; spi_master:inst490|tx_buffer[1]   ; FPGA_IN_SDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -1.603     ; 0.527      ;
; -1.691 ; inst495              ; spi_master:inst490|tx_buffer[7]   ; FPGA_IN_SDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -1.891     ; 0.227      ;
; -1.650 ; inst498              ; spi_master:inst490|tx_buffer[4]   ; FPGA_IN_SDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -1.846     ; 0.231      ;
; -1.649 ; inst496              ; spi_master:inst490|tx_buffer[6]   ; FPGA_IN_SDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -1.847     ; 0.229      ;
; -1.647 ; inst497              ; spi_master:inst490|tx_buffer[5]   ; FPGA_IN_SDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -1.847     ; 0.227      ;
; -1.621 ; inst500              ; spi_master:inst490|tx_buffer[2]   ; FPGA_IN_SDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -1.822     ; 0.226      ;
; -1.037 ; inst502              ; spi_master:inst490|tx_buffer[0]   ; FPGA_IN_CDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -0.881     ; 0.583      ;
; -1.035 ; inst502              ; spi_master:inst490|tx_buffer[0]   ; FPGA_IN_SDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.379     ; 0.583      ;
; -0.922 ; inst499              ; spi_master:inst490|tx_buffer[3]   ; FPGA_IN_CDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -0.771     ; 0.578      ;
; -0.920 ; inst499              ; spi_master:inst490|tx_buffer[3]   ; FPGA_IN_SDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.269     ; 0.578      ;
; -0.876 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[26]      ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 1.442      ; 2.745      ;
; -0.870 ; inst501              ; spi_master:inst490|tx_buffer[1]   ; FPGA_IN_CDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -0.770     ; 0.527      ;
; -0.868 ; inst501              ; spi_master:inst490|tx_buffer[1]   ; FPGA_IN_SDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.268     ; 0.527      ;
; -0.867 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[8]       ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 1.443      ; 2.737      ;
; -0.861 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[1]       ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 1.443      ; 2.731      ;
; -0.861 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[2]       ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 1.443      ; 2.731      ;
; -0.861 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[3]       ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 1.443      ; 2.731      ;
; -0.861 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[4]       ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 1.443      ; 2.731      ;
; -0.861 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[5]       ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 1.443      ; 2.731      ;
; -0.861 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[6]       ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 1.443      ; 2.731      ;
; -0.861 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[7]       ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 1.443      ; 2.731      ;
; -0.861 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[9]       ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 1.443      ; 2.731      ;
; -0.861 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[10]      ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 1.443      ; 2.731      ;
; -0.861 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[11]      ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 1.443      ; 2.731      ;
; -0.861 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[12]      ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 1.443      ; 2.731      ;
; -0.861 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[13]      ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 1.443      ; 2.731      ;
; -0.861 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[14]      ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 1.443      ; 2.731      ;
; -0.861 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[15]      ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 1.443      ; 2.731      ;
; -0.858 ; inst495              ; spi_master:inst490|tx_buffer[7]   ; FPGA_IN_CDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -1.058     ; 0.227      ;
; -0.856 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[29]      ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 1.442      ; 2.725      ;
; -0.856 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[0]       ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 1.442      ; 2.725      ;
; -0.856 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[16]      ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 1.442      ; 2.725      ;
; -0.856 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[17]      ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 1.442      ; 2.725      ;
; -0.856 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[18]      ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 1.442      ; 2.725      ;
; -0.856 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[19]      ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 1.442      ; 2.725      ;
; -0.856 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[20]      ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 1.442      ; 2.725      ;
; -0.856 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[21]      ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 1.442      ; 2.725      ;
; -0.856 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[22]      ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 1.442      ; 2.725      ;
; -0.856 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[24]      ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 1.442      ; 2.725      ;
; -0.856 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[25]      ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 1.442      ; 2.725      ;
; -0.856 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[27]      ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 1.442      ; 2.725      ;
; -0.856 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[28]      ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 1.442      ; 2.725      ;
; -0.856 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[31]      ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 1.442      ; 2.725      ;
; -0.856 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[30]      ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 1.442      ; 2.725      ;
; -0.856 ; inst495              ; spi_master:inst490|tx_buffer[7]   ; FPGA_IN_SDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.556     ; 0.227      ;
; -0.850 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[23]      ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 1.442      ; 2.719      ;
; -0.817 ; inst498              ; spi_master:inst490|tx_buffer[4]   ; FPGA_IN_CDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -1.013     ; 0.231      ;
; -0.816 ; inst496              ; spi_master:inst490|tx_buffer[6]   ; FPGA_IN_CDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -1.014     ; 0.229      ;
; -0.815 ; inst498              ; spi_master:inst490|tx_buffer[4]   ; FPGA_IN_SDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.511     ; 0.231      ;
; -0.814 ; inst497              ; spi_master:inst490|tx_buffer[5]   ; FPGA_IN_CDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -1.014     ; 0.227      ;
; -0.814 ; inst496              ; spi_master:inst490|tx_buffer[6]   ; FPGA_IN_SDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.512     ; 0.229      ;
; -0.812 ; inst497              ; spi_master:inst490|tx_buffer[5]   ; FPGA_IN_SDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.512     ; 0.227      ;
; -0.788 ; inst500              ; spi_master:inst490|tx_buffer[2]   ; FPGA_IN_CDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -0.989     ; 0.226      ;
; -0.788 ; inst468              ; inst506                           ; FPGA_IN_SDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.248     ; 0.467      ;
; -0.786 ; inst500              ; spi_master:inst490|tx_buffer[2]   ; FPGA_IN_SDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.487     ; 0.226      ;
; -0.692 ; inst512              ; inst517                           ; FPGA_IN_SDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.179     ; 0.440      ;
; -0.626 ; inst512              ; inst517                           ; FPGA_IN_CDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -0.613     ; 0.440      ;
; -0.605 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|assert_data    ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 1.435      ; 2.467      ;
; -0.597 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|sclk           ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 1.438      ; 2.462      ;
; -0.554 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|tx_buffer[3]   ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 1.430      ; 2.411      ;
; -0.554 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|tx_buffer[1]   ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 1.430      ; 2.411      ;
; -0.554 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|tx_buffer[0]   ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 1.430      ; 2.411      ;
; -0.549 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|tx_buffer[2]   ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 1.427      ; 2.403      ;
; -0.533 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|tx_buffer[7]   ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 1.432      ; 2.392      ;
; -0.533 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|tx_buffer[6]   ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 1.432      ; 2.392      ;
; -0.533 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|tx_buffer[5]   ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 1.432      ; 2.392      ;
; -0.533 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|tx_buffer[4]   ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 1.432      ; 2.392      ;
; -0.523 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|clk_ratio[31]  ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 1.435      ; 2.385      ;
; -0.462 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|rx_buffer[5]   ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 1.439      ; 2.328      ;
; -0.462 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|rx_buffer[4]   ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 1.439      ; 2.328      ;
; -0.462 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|rx_buffer[3]   ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 1.439      ; 2.328      ;
; -0.462 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|rx_buffer[2]   ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 1.439      ; 2.328      ;
; -0.462 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|rx_buffer[1]   ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 1.439      ; 2.328      ;
; -0.462 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|rx_buffer[0]   ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 1.439      ; 2.328      ;
; -0.462 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|rx_buffer[6]   ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 1.439      ; 2.328      ;
; -0.462 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|rx_buffer[7]   ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 1.439      ; 2.328      ;
; -0.337 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|clk_toggles[0] ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 1.435      ; 2.199      ;
; -0.337 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|clk_toggles[4] ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 1.435      ; 2.199      ;
; -0.337 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|clk_toggles[2] ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 1.435      ; 2.199      ;
; -0.337 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|clk_toggles[1] ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 1.435      ; 2.199      ;
; -0.337 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|clk_toggles[3] ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 1.435      ; 2.199      ;
; 0.175  ; inst468              ; inst506                           ; FPGA_IN_CDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -0.285     ; 0.467      ;
; 0.177  ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[26]      ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 1.442      ; 2.192      ;
; 0.194  ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[8]       ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 1.443      ; 2.176      ;
; 0.198  ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[1]       ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 1.443      ; 2.172      ;
; 0.198  ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[2]       ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 1.443      ; 2.172      ;
; 0.198  ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[3]       ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 1.443      ; 2.172      ;
; 0.198  ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[4]       ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 1.443      ; 2.172      ;
; 0.198  ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[5]       ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 1.443      ; 2.172      ;
; 0.198  ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[6]       ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 1.443      ; 2.172      ;
; 0.198  ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[7]       ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 1.443      ; 2.172      ;
; 0.198  ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[9]       ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 1.443      ; 2.172      ;
; 0.198  ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[10]      ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 1.443      ; 2.172      ;
; 0.198  ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[11]      ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 1.443      ; 2.172      ;
; 0.198  ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[12]      ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 1.443      ; 2.172      ;
; 0.198  ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[13]      ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 1.443      ; 2.172      ;
+--------+----------------------+-----------------------------------+----------------------+---------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'inst4|altpll_component|auto_generated|pll1|clk[2]'                                                                                                       ;
+--------+----------------------+-----------------------------------+----------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node            ; To Node                           ; Launch Clock         ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------+-----------------------------------+----------------------+---------------------------------------------------+--------------+------------+------------+
; -1.862 ; inst468              ; inst506                           ; FPGA_IN_SDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -1.822     ; 0.467      ;
; -1.841 ; inst502              ; spi_master:inst490|tx_buffer[0]   ; FPGA_IN_SDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -1.685     ; 0.583      ;
; -1.766 ; inst512              ; inst517                           ; FPGA_IN_SDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -1.753     ; 0.440      ;
; -1.726 ; inst499              ; spi_master:inst490|tx_buffer[3]   ; FPGA_IN_SDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -1.575     ; 0.578      ;
; -1.674 ; inst501              ; spi_master:inst490|tx_buffer[1]   ; FPGA_IN_SDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -1.574     ; 0.527      ;
; -1.662 ; inst495              ; spi_master:inst490|tx_buffer[7]   ; FPGA_IN_SDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -1.862     ; 0.227      ;
; -1.621 ; inst498              ; spi_master:inst490|tx_buffer[4]   ; FPGA_IN_SDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -1.817     ; 0.231      ;
; -1.620 ; inst496              ; spi_master:inst490|tx_buffer[6]   ; FPGA_IN_SDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -1.818     ; 0.229      ;
; -1.618 ; inst497              ; spi_master:inst490|tx_buffer[5]   ; FPGA_IN_SDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -1.818     ; 0.227      ;
; -1.592 ; inst500              ; spi_master:inst490|tx_buffer[2]   ; FPGA_IN_SDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -1.793     ; 0.226      ;
; -1.008 ; inst502              ; spi_master:inst490|tx_buffer[0]   ; FPGA_IN_CDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -0.852     ; 0.583      ;
; -1.006 ; inst502              ; spi_master:inst490|tx_buffer[0]   ; FPGA_IN_SDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.350     ; 0.583      ;
; -0.893 ; inst499              ; spi_master:inst490|tx_buffer[3]   ; FPGA_IN_CDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -0.742     ; 0.578      ;
; -0.891 ; inst499              ; spi_master:inst490|tx_buffer[3]   ; FPGA_IN_SDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.240     ; 0.578      ;
; -0.847 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[26]      ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 1.471      ; 2.745      ;
; -0.841 ; inst501              ; spi_master:inst490|tx_buffer[1]   ; FPGA_IN_CDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -0.741     ; 0.527      ;
; -0.839 ; inst501              ; spi_master:inst490|tx_buffer[1]   ; FPGA_IN_SDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.239     ; 0.527      ;
; -0.838 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[8]       ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 1.472      ; 2.737      ;
; -0.832 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[1]       ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 1.472      ; 2.731      ;
; -0.832 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[2]       ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 1.472      ; 2.731      ;
; -0.832 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[3]       ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 1.472      ; 2.731      ;
; -0.832 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[4]       ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 1.472      ; 2.731      ;
; -0.832 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[5]       ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 1.472      ; 2.731      ;
; -0.832 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[6]       ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 1.472      ; 2.731      ;
; -0.832 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[7]       ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 1.472      ; 2.731      ;
; -0.832 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[9]       ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 1.472      ; 2.731      ;
; -0.832 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[10]      ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 1.472      ; 2.731      ;
; -0.832 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[11]      ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 1.472      ; 2.731      ;
; -0.832 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[12]      ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 1.472      ; 2.731      ;
; -0.832 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[13]      ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 1.472      ; 2.731      ;
; -0.832 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[14]      ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 1.472      ; 2.731      ;
; -0.832 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[15]      ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 1.472      ; 2.731      ;
; -0.829 ; inst495              ; spi_master:inst490|tx_buffer[7]   ; FPGA_IN_CDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -1.029     ; 0.227      ;
; -0.827 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[29]      ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 1.471      ; 2.725      ;
; -0.827 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[0]       ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 1.471      ; 2.725      ;
; -0.827 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[16]      ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 1.471      ; 2.725      ;
; -0.827 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[17]      ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 1.471      ; 2.725      ;
; -0.827 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[18]      ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 1.471      ; 2.725      ;
; -0.827 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[19]      ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 1.471      ; 2.725      ;
; -0.827 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[20]      ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 1.471      ; 2.725      ;
; -0.827 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[21]      ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 1.471      ; 2.725      ;
; -0.827 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[22]      ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 1.471      ; 2.725      ;
; -0.827 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[24]      ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 1.471      ; 2.725      ;
; -0.827 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[25]      ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 1.471      ; 2.725      ;
; -0.827 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[27]      ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 1.471      ; 2.725      ;
; -0.827 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[28]      ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 1.471      ; 2.725      ;
; -0.827 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[31]      ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 1.471      ; 2.725      ;
; -0.827 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[30]      ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 1.471      ; 2.725      ;
; -0.827 ; inst495              ; spi_master:inst490|tx_buffer[7]   ; FPGA_IN_SDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.527     ; 0.227      ;
; -0.821 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[23]      ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 1.471      ; 2.719      ;
; -0.788 ; inst498              ; spi_master:inst490|tx_buffer[4]   ; FPGA_IN_CDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -0.984     ; 0.231      ;
; -0.787 ; inst496              ; spi_master:inst490|tx_buffer[6]   ; FPGA_IN_CDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -0.985     ; 0.229      ;
; -0.786 ; inst498              ; spi_master:inst490|tx_buffer[4]   ; FPGA_IN_SDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.482     ; 0.231      ;
; -0.785 ; inst497              ; spi_master:inst490|tx_buffer[5]   ; FPGA_IN_CDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -0.985     ; 0.227      ;
; -0.785 ; inst496              ; spi_master:inst490|tx_buffer[6]   ; FPGA_IN_SDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.483     ; 0.229      ;
; -0.783 ; inst497              ; spi_master:inst490|tx_buffer[5]   ; FPGA_IN_SDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.483     ; 0.227      ;
; -0.759 ; inst500              ; spi_master:inst490|tx_buffer[2]   ; FPGA_IN_CDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -0.960     ; 0.226      ;
; -0.759 ; inst468              ; inst506                           ; FPGA_IN_SDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.219     ; 0.467      ;
; -0.757 ; inst500              ; spi_master:inst490|tx_buffer[2]   ; FPGA_IN_SDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.458     ; 0.226      ;
; -0.663 ; inst512              ; inst517                           ; FPGA_IN_SDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.150     ; 0.440      ;
; -0.597 ; inst512              ; inst517                           ; FPGA_IN_CDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -0.584     ; 0.440      ;
; -0.576 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|assert_data    ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 1.464      ; 2.467      ;
; -0.568 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|sclk           ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 1.467      ; 2.462      ;
; -0.525 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|tx_buffer[3]   ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 1.459      ; 2.411      ;
; -0.525 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|tx_buffer[1]   ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 1.459      ; 2.411      ;
; -0.525 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|tx_buffer[0]   ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 1.459      ; 2.411      ;
; -0.520 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|tx_buffer[2]   ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 1.456      ; 2.403      ;
; -0.504 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|tx_buffer[7]   ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 1.461      ; 2.392      ;
; -0.504 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|tx_buffer[6]   ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 1.461      ; 2.392      ;
; -0.504 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|tx_buffer[5]   ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 1.461      ; 2.392      ;
; -0.504 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|tx_buffer[4]   ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 1.461      ; 2.392      ;
; -0.494 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|clk_ratio[31]  ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 1.464      ; 2.385      ;
; -0.433 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|rx_buffer[5]   ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 1.468      ; 2.328      ;
; -0.433 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|rx_buffer[4]   ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 1.468      ; 2.328      ;
; -0.433 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|rx_buffer[3]   ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 1.468      ; 2.328      ;
; -0.433 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|rx_buffer[2]   ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 1.468      ; 2.328      ;
; -0.433 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|rx_buffer[1]   ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 1.468      ; 2.328      ;
; -0.433 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|rx_buffer[0]   ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 1.468      ; 2.328      ;
; -0.433 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|rx_buffer[6]   ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 1.468      ; 2.328      ;
; -0.433 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|rx_buffer[7]   ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 1.468      ; 2.328      ;
; -0.308 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|clk_toggles[0] ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 1.464      ; 2.199      ;
; -0.308 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|clk_toggles[4] ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 1.464      ; 2.199      ;
; -0.308 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|clk_toggles[2] ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 1.464      ; 2.199      ;
; -0.308 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|clk_toggles[1] ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 1.464      ; 2.199      ;
; -0.308 ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|clk_toggles[3] ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 1.464      ; 2.199      ;
; 0.204  ; inst468              ; inst506                           ; FPGA_IN_CDSB-        ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.256     ; 0.467      ;
; 0.206  ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[26]      ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 1.471      ; 2.192      ;
; 0.223  ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[8]       ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 1.472      ; 2.176      ;
; 0.227  ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[1]       ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 1.472      ; 2.172      ;
; 0.227  ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[2]       ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 1.472      ; 2.172      ;
; 0.227  ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[3]       ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 1.472      ; 2.172      ;
; 0.227  ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[4]       ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 1.472      ; 2.172      ;
; 0.227  ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[5]       ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 1.472      ; 2.172      ;
; 0.227  ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[6]       ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 1.472      ; 2.172      ;
; 0.227  ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[7]       ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 1.472      ; 2.172      ;
; 0.227  ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[9]       ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 1.472      ; 2.172      ;
; 0.227  ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[10]      ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 1.472      ; 2.172      ;
; 0.227  ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[11]      ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 1.472      ; 2.172      ;
; 0.227  ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[12]      ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 1.472      ; 2.172      ;
; 0.227  ; FPGA_IN_BOARD_RESET- ; spi_master:inst490|count[13]      ; FPGA_IN_BOARD_RESET- ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 1.472      ; 2.172      ;
+--------+----------------------+-----------------------------------+----------------------+---------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]'                                                                                                                                                                                                         ;
+--------+----------------------------------------+----------------------------------------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                              ; To Node                                ; Launch Clock                                                                                    ; Latch Clock                                                                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------+----------------------------------------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -1.693 ; spi_16bit_master:inst347|count[28]     ; spi_16bit_master:inst347|rx_data[6]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.047     ; 2.633      ;
; -1.693 ; spi_16bit_master:inst347|count[28]     ; spi_16bit_master:inst347|rx_data[4]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.047     ; 2.633      ;
; -1.606 ; spi_16bit_master:inst347|count[30]     ; spi_16bit_master:inst347|rx_data[6]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.047     ; 2.546      ;
; -1.606 ; spi_16bit_master:inst347|count[30]     ; spi_16bit_master:inst347|rx_data[4]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.047     ; 2.546      ;
; -1.593 ; spi_16bit_master:inst347|count[25]     ; spi_16bit_master:inst347|rx_data[6]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.047     ; 2.533      ;
; -1.593 ; spi_16bit_master:inst347|count[25]     ; spi_16bit_master:inst347|rx_data[4]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.047     ; 2.533      ;
; -1.582 ; spi_16bit_master:inst347|count[31]     ; spi_16bit_master:inst347|rx_data[6]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.047     ; 2.522      ;
; -1.582 ; spi_16bit_master:inst347|count[31]     ; spi_16bit_master:inst347|rx_data[4]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.047     ; 2.522      ;
; -1.572 ; spi_16bit_master:inst347|count[22]     ; spi_16bit_master:inst347|rx_data[6]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.047     ; 2.512      ;
; -1.572 ; spi_16bit_master:inst347|count[22]     ; spi_16bit_master:inst347|rx_data[4]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.047     ; 2.512      ;
; -1.571 ; spi_16bit_master:inst347|count[23]     ; spi_16bit_master:inst347|rx_data[6]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.047     ; 2.511      ;
; -1.571 ; spi_16bit_master:inst347|count[23]     ; spi_16bit_master:inst347|rx_data[4]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.047     ; 2.511      ;
; -1.538 ; spi_16bit_master:inst347|count[18]     ; spi_16bit_master:inst347|rx_data[6]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.048     ; 2.477      ;
; -1.538 ; spi_16bit_master:inst347|count[18]     ; spi_16bit_master:inst347|rx_data[4]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.048     ; 2.477      ;
; -1.533 ; spi_16bit_master:inst347|count[12]     ; spi_16bit_master:inst347|rx_data[6]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.047     ; 2.473      ;
; -1.533 ; spi_16bit_master:inst347|count[12]     ; spi_16bit_master:inst347|rx_data[4]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.047     ; 2.473      ;
; -1.523 ; spi_16bit_master:inst347|count[26]     ; spi_16bit_master:inst347|rx_data[6]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.047     ; 2.463      ;
; -1.523 ; spi_16bit_master:inst347|count[26]     ; spi_16bit_master:inst347|rx_data[4]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.047     ; 2.463      ;
; -1.522 ; spi_16bit_master:inst347|count[10]     ; spi_16bit_master:inst347|rx_data[6]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.047     ; 2.462      ;
; -1.522 ; spi_16bit_master:inst347|count[10]     ; spi_16bit_master:inst347|rx_data[4]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.047     ; 2.462      ;
; -1.521 ; spi_16bit_master:inst347|clk_ratio[31] ; spi_16bit_master:inst347|rx_data[6]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.042     ; 2.466      ;
; -1.521 ; spi_16bit_master:inst347|clk_ratio[31] ; spi_16bit_master:inst347|rx_data[4]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.042     ; 2.466      ;
; -1.506 ; spi_16bit_master:inst347|count[28]     ; spi_16bit_master:inst347|tx_buffer[15] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.047     ; 2.446      ;
; -1.506 ; spi_16bit_master:inst347|count[28]     ; spi_16bit_master:inst347|tx_buffer[14] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.047     ; 2.446      ;
; -1.506 ; spi_16bit_master:inst347|count[28]     ; spi_16bit_master:inst347|tx_buffer[13] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.047     ; 2.446      ;
; -1.506 ; spi_16bit_master:inst347|count[28]     ; spi_16bit_master:inst347|tx_buffer[12] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.047     ; 2.446      ;
; -1.504 ; spi_16bit_master:inst347|count[28]     ; spi_16bit_master:inst347|tx_buffer[3]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.045     ; 2.446      ;
; -1.504 ; spi_16bit_master:inst347|count[28]     ; spi_16bit_master:inst347|tx_buffer[2]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.045     ; 2.446      ;
; -1.504 ; spi_16bit_master:inst347|count[28]     ; spi_16bit_master:inst347|tx_buffer[1]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.045     ; 2.446      ;
; -1.504 ; spi_16bit_master:inst347|count[28]     ; spi_16bit_master:inst347|tx_buffer[0]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.045     ; 2.446      ;
; -1.499 ; spi_16bit_master:inst347|count[28]     ; spi_16bit_master:inst347|tx_buffer[11] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.045     ; 2.441      ;
; -1.499 ; spi_16bit_master:inst347|count[28]     ; spi_16bit_master:inst347|tx_buffer[10] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.045     ; 2.441      ;
; -1.499 ; spi_16bit_master:inst347|count[28]     ; spi_16bit_master:inst347|tx_buffer[9]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.045     ; 2.441      ;
; -1.499 ; spi_16bit_master:inst347|count[28]     ; spi_16bit_master:inst347|tx_buffer[8]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.045     ; 2.441      ;
; -1.499 ; spi_16bit_master:inst347|count[28]     ; spi_16bit_master:inst347|tx_buffer[7]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.045     ; 2.441      ;
; -1.499 ; spi_16bit_master:inst347|count[28]     ; spi_16bit_master:inst347|tx_buffer[6]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.045     ; 2.441      ;
; -1.499 ; spi_16bit_master:inst347|count[28]     ; spi_16bit_master:inst347|tx_buffer[5]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.045     ; 2.441      ;
; -1.499 ; spi_16bit_master:inst347|count[28]     ; spi_16bit_master:inst347|tx_buffer[4]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.045     ; 2.441      ;
; -1.491 ; spi_16bit_master:inst347|count[28]     ; spi_16bit_master:inst347|rx_data[7]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.042     ; 2.436      ;
; -1.491 ; spi_16bit_master:inst347|count[28]     ; spi_16bit_master:inst347|rx_data[5]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.042     ; 2.436      ;
; -1.491 ; spi_16bit_master:inst347|count[28]     ; spi_16bit_master:inst347|rx_data[2]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.042     ; 2.436      ;
; -1.491 ; spi_16bit_master:inst347|count[28]     ; spi_16bit_master:inst347|rx_data[1]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.042     ; 2.436      ;
; -1.491 ; spi_16bit_master:inst347|count[28]     ; spi_16bit_master:inst347|rx_data[0]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.042     ; 2.436      ;
; -1.485 ; spi_16bit_master:inst347|count[24]     ; spi_16bit_master:inst347|rx_data[6]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.047     ; 2.425      ;
; -1.485 ; spi_16bit_master:inst347|count[24]     ; spi_16bit_master:inst347|rx_data[4]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.047     ; 2.425      ;
; -1.467 ; spi_16bit_master:inst347|count[19]     ; spi_16bit_master:inst347|rx_data[6]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.048     ; 2.406      ;
; -1.467 ; spi_16bit_master:inst347|count[19]     ; spi_16bit_master:inst347|rx_data[4]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.048     ; 2.406      ;
; -1.462 ; inst379                                ; spi_16bit_master:inst347|tx_buffer[15] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.276     ; 2.173      ;
; -1.462 ; inst379                                ; spi_16bit_master:inst347|tx_buffer[14] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.276     ; 2.173      ;
; -1.462 ; inst379                                ; spi_16bit_master:inst347|tx_buffer[13] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.276     ; 2.173      ;
; -1.462 ; inst379                                ; spi_16bit_master:inst347|tx_buffer[12] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.276     ; 2.173      ;
; -1.460 ; inst379                                ; spi_16bit_master:inst347|tx_buffer[3]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.274     ; 2.173      ;
; -1.460 ; inst379                                ; spi_16bit_master:inst347|tx_buffer[2]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.274     ; 2.173      ;
; -1.460 ; inst379                                ; spi_16bit_master:inst347|tx_buffer[1]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.274     ; 2.173      ;
; -1.460 ; inst379                                ; spi_16bit_master:inst347|tx_buffer[0]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.274     ; 2.173      ;
; -1.455 ; inst379                                ; spi_16bit_master:inst347|tx_buffer[11] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.274     ; 2.168      ;
; -1.455 ; inst379                                ; spi_16bit_master:inst347|tx_buffer[10] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.274     ; 2.168      ;
; -1.455 ; inst379                                ; spi_16bit_master:inst347|tx_buffer[9]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.274     ; 2.168      ;
; -1.455 ; inst379                                ; spi_16bit_master:inst347|tx_buffer[8]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.274     ; 2.168      ;
; -1.455 ; inst379                                ; spi_16bit_master:inst347|tx_buffer[7]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.274     ; 2.168      ;
; -1.455 ; inst379                                ; spi_16bit_master:inst347|tx_buffer[6]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.274     ; 2.168      ;
; -1.455 ; inst379                                ; spi_16bit_master:inst347|tx_buffer[5]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.274     ; 2.168      ;
; -1.455 ; inst379                                ; spi_16bit_master:inst347|tx_buffer[4]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.274     ; 2.168      ;
; -1.450 ; spi_16bit_master:inst347|count[9]      ; spi_16bit_master:inst347|rx_data[6]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.047     ; 2.390      ;
; -1.450 ; spi_16bit_master:inst347|count[9]      ; spi_16bit_master:inst347|rx_data[4]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.047     ; 2.390      ;
; -1.447 ; spi_16bit_master:inst347|count[3]      ; spi_16bit_master:inst347|rx_data[6]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.048     ; 2.386      ;
; -1.447 ; spi_16bit_master:inst347|count[3]      ; spi_16bit_master:inst347|rx_data[4]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.048     ; 2.386      ;
; -1.447 ; spi_16bit_master:inst347|count[2]      ; spi_16bit_master:inst347|rx_data[6]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.048     ; 2.386      ;
; -1.447 ; spi_16bit_master:inst347|count[2]      ; spi_16bit_master:inst347|rx_data[4]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.048     ; 2.386      ;
; -1.443 ; spi_16bit_master:inst347|count[1]      ; spi_16bit_master:inst347|count[30]     ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.039     ; 2.391      ;
; -1.435 ; spi_16bit_master:inst347|count[27]     ; spi_16bit_master:inst347|rx_data[6]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.047     ; 2.375      ;
; -1.435 ; spi_16bit_master:inst347|count[27]     ; spi_16bit_master:inst347|rx_data[4]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.047     ; 2.375      ;
; -1.430 ; spi_16bit_master:inst347|count[1]      ; spi_16bit_master:inst347|count[31]     ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.039     ; 2.378      ;
; -1.428 ; spi_16bit_master:inst347|count[21]     ; spi_16bit_master:inst347|rx_data[6]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.047     ; 2.368      ;
; -1.428 ; spi_16bit_master:inst347|count[21]     ; spi_16bit_master:inst347|rx_data[4]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.047     ; 2.368      ;
; -1.427 ; spi_16bit_master:inst347|count[16]     ; spi_16bit_master:inst347|rx_data[6]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.048     ; 2.366      ;
; -1.427 ; spi_16bit_master:inst347|count[16]     ; spi_16bit_master:inst347|rx_data[4]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.048     ; 2.366      ;
; -1.426 ; spi_16bit_master:inst347|count[14]     ; spi_16bit_master:inst347|rx_data[6]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.048     ; 2.365      ;
; -1.426 ; spi_16bit_master:inst347|count[14]     ; spi_16bit_master:inst347|rx_data[4]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.048     ; 2.365      ;
; -1.419 ; spi_16bit_master:inst347|count[30]     ; spi_16bit_master:inst347|tx_buffer[15] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.047     ; 2.359      ;
; -1.419 ; spi_16bit_master:inst347|count[30]     ; spi_16bit_master:inst347|tx_buffer[14] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.047     ; 2.359      ;
; -1.419 ; spi_16bit_master:inst347|count[30]     ; spi_16bit_master:inst347|tx_buffer[13] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.047     ; 2.359      ;
; -1.419 ; spi_16bit_master:inst347|count[30]     ; spi_16bit_master:inst347|tx_buffer[12] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.047     ; 2.359      ;
; -1.417 ; spi_16bit_master:inst347|count[30]     ; spi_16bit_master:inst347|tx_buffer[3]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.045     ; 2.359      ;
; -1.417 ; spi_16bit_master:inst347|count[30]     ; spi_16bit_master:inst347|tx_buffer[2]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.045     ; 2.359      ;
; -1.417 ; spi_16bit_master:inst347|count[30]     ; spi_16bit_master:inst347|tx_buffer[1]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.045     ; 2.359      ;
; -1.417 ; spi_16bit_master:inst347|count[30]     ; spi_16bit_master:inst347|tx_buffer[0]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.045     ; 2.359      ;
; -1.412 ; spi_16bit_master:inst347|count[30]     ; spi_16bit_master:inst347|tx_buffer[11] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.045     ; 2.354      ;
; -1.412 ; spi_16bit_master:inst347|count[30]     ; spi_16bit_master:inst347|tx_buffer[10] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.045     ; 2.354      ;
; -1.412 ; spi_16bit_master:inst347|count[30]     ; spi_16bit_master:inst347|tx_buffer[9]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.045     ; 2.354      ;
; -1.412 ; spi_16bit_master:inst347|count[30]     ; spi_16bit_master:inst347|tx_buffer[8]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.045     ; 2.354      ;
; -1.412 ; spi_16bit_master:inst347|count[30]     ; spi_16bit_master:inst347|tx_buffer[7]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.045     ; 2.354      ;
; -1.412 ; spi_16bit_master:inst347|count[30]     ; spi_16bit_master:inst347|tx_buffer[6]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.045     ; 2.354      ;
; -1.412 ; spi_16bit_master:inst347|count[30]     ; spi_16bit_master:inst347|tx_buffer[5]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.045     ; 2.354      ;
; -1.412 ; spi_16bit_master:inst347|count[30]     ; spi_16bit_master:inst347|tx_buffer[4]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.045     ; 2.354      ;
; -1.406 ; spi_16bit_master:inst347|count[25]     ; spi_16bit_master:inst347|tx_buffer[15] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.047     ; 2.346      ;
; -1.406 ; spi_16bit_master:inst347|count[25]     ; spi_16bit_master:inst347|tx_buffer[14] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.047     ; 2.346      ;
; -1.406 ; spi_16bit_master:inst347|count[25]     ; spi_16bit_master:inst347|tx_buffer[13] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.047     ; 2.346      ;
; -1.406 ; spi_16bit_master:inst347|count[25]     ; spi_16bit_master:inst347|tx_buffer[12] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.047     ; 2.346      ;
; -1.404 ; spi_16bit_master:inst347|count[25]     ; spi_16bit_master:inst347|tx_buffer[3]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.045     ; 2.346      ;
+--------+----------------------------------------+----------------------------------------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16]'                                                                                                                                              ;
+--------+-----------+---------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node ; Launch Clock                                                                                     ; Latch Clock                                                                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+---------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -1.449 ; inst345   ; inst349 ; FPGA_IN_SDSB-                                                                                    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; 0.500        ; -1.552     ; 0.384      ;
; -0.708 ; inst345   ; inst349 ; FPGA_IN_SDSB-                                                                                    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; 1.000        ; -1.311     ; 0.384      ;
; -0.431 ; inst345   ; inst349 ; FPGA_IN_CDSB-                                                                                    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; 1.000        ; -1.034     ; 0.384      ;
; 0.545  ; inst349   ; inst358 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; 1.000        ; -0.024     ; 0.438      ;
+--------+-----------+---------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result'                                                                                                                                                                                                                                                                                         ;
+--------+---------------------------------------------------------------------------------------------+------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                   ; To Node                                                                ; Launch Clock                                                                               ; Latch Clock                                                                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------+------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+--------------+------------+------------+
; -0.359 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|result ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[10] ; CLK_50                                                                                     ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.500        ; -0.462     ; 0.384      ;
; 0.392  ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[2]                       ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[1]  ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.026     ; 0.589      ;
; 0.415  ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[10]                      ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[9]  ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; 0.100      ; 0.692      ;
; 0.429  ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[1]                       ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[0]  ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.026     ; 0.552      ;
; 0.440  ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[4]                       ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[3]  ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.026     ; 0.541      ;
; 0.442  ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[5]                       ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[4]  ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.026     ; 0.539      ;
; 0.444  ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[7]                       ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[6]  ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.026     ; 0.537      ;
; 0.517  ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[3]                       ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[2]  ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.026     ; 0.464      ;
; 0.528  ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[9]                       ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[8]  ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.026     ; 0.453      ;
; 0.589  ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[6]                       ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[5]  ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.026     ; 0.392      ;
; 0.590  ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[8]                       ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[7]  ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.026     ; 0.391      ;
+--------+---------------------------------------------------------------------------------------------+------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'FPGA_IN_SDSB-'                                                                                                                                                                                                                                                                                            ;
+--------+---------------------------------------------+---------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+---------------+--------------+------------+------------+
; Slack  ; From Node                                   ; To Node                                                                                                             ; Launch Clock                                                                                    ; Latch Clock   ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------+---------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+---------------+--------------+------------+------------+
; -1.496 ; spi_16bit_master:inst347|rx_data[6]         ; inst403                                                                                                             ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; FPGA_IN_SDSB- ; 0.000        ; 1.742      ; 0.276      ;
; -1.494 ; spi_16bit_master:inst347|rx_data[4]         ; inst405                                                                                                             ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; FPGA_IN_SDSB- ; 0.000        ; 1.740      ; 0.276      ;
; -1.351 ; spi_master:inst490|rx_data[5]               ; inst484                                                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[1]                                               ; FPGA_IN_SDSB- ; 0.000        ; 1.547      ; 0.276      ;
; -1.350 ; spi_master:inst490|rx_data[2]               ; inst487                                                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[1]                                               ; FPGA_IN_SDSB- ; 0.000        ; 1.546      ; 0.276      ;
; -1.349 ; spi_master:inst490|rx_data[0]               ; inst489                                                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[1]                                               ; FPGA_IN_SDSB- ; 0.000        ; 1.545      ; 0.276      ;
; -1.348 ; spi_16bit_master:inst347|rx_data[7]         ; inst402                                                                                                             ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; FPGA_IN_SDSB- ; 0.000        ; 1.594      ; 0.276      ;
; -1.348 ; spi_16bit_master:inst347|rx_data[0]         ; inst409                                                                                                             ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; FPGA_IN_SDSB- ; 0.000        ; 1.594      ; 0.276      ;
; -1.348 ; spi_16bit_master:inst347|rx_data[1]         ; inst408                                                                                                             ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; FPGA_IN_SDSB- ; 0.000        ; 1.594      ; 0.276      ;
; -1.348 ; spi_16bit_master:inst347|rx_data[5]         ; inst404                                                                                                             ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; FPGA_IN_SDSB- ; 0.000        ; 1.594      ; 0.276      ;
; -1.347 ; spi_master:inst490|rx_data[7]               ; inst482                                                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[1]                                               ; FPGA_IN_SDSB- ; 0.000        ; 1.543      ; 0.276      ;
; -1.346 ; spi_16bit_master:inst347|rx_data[2]         ; inst407                                                                                                             ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; FPGA_IN_SDSB- ; 0.000        ; 1.592      ; 0.276      ;
; -1.322 ; spi_master:inst490|rx_data[5]               ; inst484                                                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[2]                                               ; FPGA_IN_SDSB- ; 0.000        ; 1.518      ; 0.276      ;
; -1.321 ; spi_master:inst490|rx_data[2]               ; inst487                                                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[2]                                               ; FPGA_IN_SDSB- ; 0.000        ; 1.517      ; 0.276      ;
; -1.320 ; spi_master:inst490|rx_data[0]               ; inst489                                                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[2]                                               ; FPGA_IN_SDSB- ; 0.000        ; 1.516      ; 0.276      ;
; -1.318 ; spi_master:inst490|rx_data[7]               ; inst482                                                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[2]                                               ; FPGA_IN_SDSB- ; 0.000        ; 1.514      ; 0.276      ;
; -1.186 ; spi_master:inst490|rx_data[5]               ; inst484                                                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[1]                                               ; FPGA_IN_SDSB- ; -0.500       ; 1.882      ; 0.276      ;
; -1.185 ; spi_master:inst490|rx_data[2]               ; inst487                                                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[1]                                               ; FPGA_IN_SDSB- ; -0.500       ; 1.881      ; 0.276      ;
; -1.184 ; spi_master:inst490|rx_data[0]               ; inst489                                                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[1]                                               ; FPGA_IN_SDSB- ; -0.500       ; 1.880      ; 0.276      ;
; -1.182 ; spi_master:inst490|rx_data[7]               ; inst482                                                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[1]                                               ; FPGA_IN_SDSB- ; -0.500       ; 1.878      ; 0.276      ;
; -1.157 ; spi_master:inst490|rx_data[5]               ; inst484                                                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[2]                                               ; FPGA_IN_SDSB- ; -0.500       ; 1.853      ; 0.276      ;
; -1.156 ; spi_master:inst490|rx_data[2]               ; inst487                                                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[2]                                               ; FPGA_IN_SDSB- ; -0.500       ; 1.852      ; 0.276      ;
; -1.155 ; spi_master:inst490|rx_data[0]               ; inst489                                                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[2]                                               ; FPGA_IN_SDSB- ; -0.500       ; 1.851      ; 0.276      ;
; -1.153 ; spi_master:inst490|rx_data[7]               ; inst482                                                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[2]                                               ; FPGA_IN_SDSB- ; -0.500       ; 1.849      ; 0.276      ;
; -1.120 ; spi_master:inst490|rx_data[4]               ; inst485                                                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[1]                                               ; FPGA_IN_SDSB- ; 0.000        ; 1.316      ; 0.276      ;
; -1.091 ; spi_master:inst490|rx_data[4]               ; inst485                                                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[2]                                               ; FPGA_IN_SDSB- ; 0.000        ; 1.287      ; 0.276      ;
; -1.088 ; spi_master:inst490|rx_data[6]               ; inst483                                                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[1]                                               ; FPGA_IN_SDSB- ; 0.000        ; 1.284      ; 0.276      ;
; -1.078 ; spi_master:inst490|rx_data[1]               ; inst488                                                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[1]                                               ; FPGA_IN_SDSB- ; 0.000        ; 1.274      ; 0.276      ;
; -1.059 ; spi_master:inst490|rx_data[6]               ; inst483                                                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[2]                                               ; FPGA_IN_SDSB- ; 0.000        ; 1.255      ; 0.276      ;
; -1.049 ; spi_master:inst490|rx_data[1]               ; inst488                                                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[2]                                               ; FPGA_IN_SDSB- ; 0.000        ; 1.245      ; 0.276      ;
; -1.039 ; ps2_keyboard_to_ascii:inst162|ascii_code[1] ; inst277[1]                                                                                                          ; CLK_50                                                                                          ; FPGA_IN_SDSB- ; 0.000        ; 1.285      ; 0.276      ;
; -1.033 ; ps2_keyboard_to_ascii:inst162|ascii_code[6] ; inst277[6]                                                                                                          ; CLK_50                                                                                          ; FPGA_IN_SDSB- ; 0.000        ; 1.279      ; 0.276      ;
; -1.032 ; ps2_keyboard_to_ascii:inst162|ascii_code[4] ; inst277[4]                                                                                                          ; CLK_50                                                                                          ; FPGA_IN_SDSB- ; 0.000        ; 1.278      ; 0.276      ;
; -1.022 ; ps2_keyboard_to_ascii:inst162|ascii_code[0] ; inst277[0]                                                                                                          ; CLK_50                                                                                          ; FPGA_IN_SDSB- ; 0.000        ; 1.268      ; 0.276      ;
; -1.010 ; uart:inst8|rx_data[3]                       ; inst170[3]                                                                                                          ; CLK_50                                                                                          ; FPGA_IN_SDSB- ; -0.500       ; 1.756      ; 0.276      ;
; -1.009 ; uart:inst8|rx_data[0]                       ; inst170[0]                                                                                                          ; CLK_50                                                                                          ; FPGA_IN_SDSB- ; -0.500       ; 1.755      ; 0.276      ;
; -1.009 ; uart:inst8|rx_data[5]                       ; inst170[5]                                                                                                          ; CLK_50                                                                                          ; FPGA_IN_SDSB- ; -0.500       ; 1.755      ; 0.276      ;
; -1.008 ; uart:inst8|rx_data[2]                       ; inst170[2]                                                                                                          ; CLK_50                                                                                          ; FPGA_IN_SDSB- ; -0.500       ; 1.754      ; 0.276      ;
; -1.007 ; uart:inst8|rx_data[7]                       ; inst170[7]                                                                                                          ; CLK_50                                                                                          ; FPGA_IN_SDSB- ; -0.500       ; 1.753      ; 0.276      ;
; -1.005 ; uart:inst8|rx_data[6]                       ; inst170[6]                                                                                                          ; CLK_50                                                                                          ; FPGA_IN_SDSB- ; -0.500       ; 1.751      ; 0.276      ;
; -1.004 ; uart:inst8|rx_data[4]                       ; inst170[4]                                                                                                          ; CLK_50                                                                                          ; FPGA_IN_SDSB- ; -0.500       ; 1.750      ; 0.276      ;
; -1.003 ; uart:inst8|rx_data[1]                       ; inst170[1]                                                                                                          ; CLK_50                                                                                          ; FPGA_IN_SDSB- ; -0.500       ; 1.749      ; 0.276      ;
; -0.955 ; spi_master:inst490|rx_data[4]               ; inst485                                                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[1]                                               ; FPGA_IN_SDSB- ; -0.500       ; 1.651      ; 0.276      ;
; -0.926 ; spi_master:inst490|rx_data[4]               ; inst485                                                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[2]                                               ; FPGA_IN_SDSB- ; -0.500       ; 1.622      ; 0.276      ;
; -0.923 ; spi_master:inst490|rx_data[6]               ; inst483                                                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[1]                                               ; FPGA_IN_SDSB- ; -0.500       ; 1.619      ; 0.276      ;
; -0.913 ; spi_master:inst490|rx_data[1]               ; inst488                                                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[1]                                               ; FPGA_IN_SDSB- ; -0.500       ; 1.609      ; 0.276      ;
; -0.910 ; ps2_keyboard_to_ascii:inst162|ascii_code[3] ; inst277[3]                                                                                                          ; CLK_50                                                                                          ; FPGA_IN_SDSB- ; 0.000        ; 1.156      ; 0.276      ;
; -0.894 ; spi_master:inst490|rx_data[6]               ; inst483                                                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[2]                                               ; FPGA_IN_SDSB- ; -0.500       ; 1.590      ; 0.276      ;
; -0.884 ; spi_master:inst490|rx_data[1]               ; inst488                                                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[2]                                               ; FPGA_IN_SDSB- ; -0.500       ; 1.580      ; 0.276      ;
; -0.874 ; ps2_keyboard_to_ascii:inst162|ascii_code[5] ; inst277[5]                                                                                                          ; CLK_50                                                                                          ; FPGA_IN_SDSB- ; 0.000        ; 1.120      ; 0.276      ;
; -0.858 ; spi_master:inst490|rx_data[3]               ; inst486                                                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[1]                                               ; FPGA_IN_SDSB- ; 0.000        ; 1.054      ; 0.276      ;
; -0.851 ; ps2_keyboard_to_ascii:inst162|ascii_code[1] ; inst277[1]                                                                                                          ; CLK_50                                                                                          ; FPGA_IN_SDSB- ; -0.500       ; 1.597      ; 0.276      ;
; -0.845 ; ps2_keyboard_to_ascii:inst162|ascii_code[6] ; inst277[6]                                                                                                          ; CLK_50                                                                                          ; FPGA_IN_SDSB- ; -0.500       ; 1.591      ; 0.276      ;
; -0.844 ; ps2_keyboard_to_ascii:inst162|ascii_code[4] ; inst277[4]                                                                                                          ; CLK_50                                                                                          ; FPGA_IN_SDSB- ; -0.500       ; 1.590      ; 0.276      ;
; -0.834 ; ps2_keyboard_to_ascii:inst162|ascii_code[0] ; inst277[0]                                                                                                          ; CLK_50                                                                                          ; FPGA_IN_SDSB- ; -0.500       ; 1.580      ; 0.276      ;
; -0.829 ; spi_master:inst490|rx_data[3]               ; inst486                                                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[2]                                               ; FPGA_IN_SDSB- ; 0.000        ; 1.025      ; 0.276      ;
; -0.829 ; spi_16bit_master:inst347|rx_data[3]         ; inst406                                                                                                             ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; FPGA_IN_SDSB- ; 0.000        ; 1.075      ; 0.276      ;
; -0.722 ; ps2_keyboard_to_ascii:inst162|ascii_code[3] ; inst277[3]                                                                                                          ; CLK_50                                                                                          ; FPGA_IN_SDSB- ; -0.500       ; 1.468      ; 0.276      ;
; -0.693 ; spi_master:inst490|rx_data[3]               ; inst486                                                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[1]                                               ; FPGA_IN_SDSB- ; -0.500       ; 1.389      ; 0.276      ;
; -0.686 ; ps2_keyboard_to_ascii:inst162|ascii_code[5] ; inst277[5]                                                                                                          ; CLK_50                                                                                          ; FPGA_IN_SDSB- ; -0.500       ; 1.432      ; 0.276      ;
; -0.678 ; ps2_keyboard_to_ascii:inst162|ascii_code[2] ; inst277[2]                                                                                                          ; CLK_50                                                                                          ; FPGA_IN_SDSB- ; 0.000        ; 0.924      ; 0.276      ;
; -0.664 ; spi_master:inst490|rx_data[3]               ; inst486                                                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[2]                                               ; FPGA_IN_SDSB- ; -0.500       ; 1.360      ; 0.276      ;
; -0.490 ; ps2_keyboard_to_ascii:inst162|ascii_code[2] ; inst277[2]                                                                                                          ; CLK_50                                                                                          ; FPGA_IN_SDSB- ; -0.500       ; 1.236      ; 0.276      ;
; -0.401 ; spi_16bit_master:inst347|rx_data[6]         ; inst403                                                                                                             ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; FPGA_IN_SDSB- ; -0.500       ; 1.147      ; 0.276      ;
; -0.399 ; spi_16bit_master:inst347|rx_data[4]         ; inst405                                                                                                             ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; FPGA_IN_SDSB- ; -0.500       ; 1.145      ; 0.276      ;
; -0.253 ; spi_16bit_master:inst347|rx_data[7]         ; inst402                                                                                                             ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; FPGA_IN_SDSB- ; -0.500       ; 0.999      ; 0.276      ;
; -0.253 ; spi_16bit_master:inst347|rx_data[0]         ; inst409                                                                                                             ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; FPGA_IN_SDSB- ; -0.500       ; 0.999      ; 0.276      ;
; -0.253 ; spi_16bit_master:inst347|rx_data[1]         ; inst408                                                                                                             ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; FPGA_IN_SDSB- ; -0.500       ; 0.999      ; 0.276      ;
; -0.253 ; spi_16bit_master:inst347|rx_data[5]         ; inst404                                                                                                             ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; FPGA_IN_SDSB- ; -0.500       ; 0.999      ; 0.276      ;
; -0.251 ; spi_16bit_master:inst347|rx_data[2]         ; inst407                                                                                                             ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; FPGA_IN_SDSB- ; -0.500       ; 0.997      ; 0.276      ;
; -0.069 ; uart:inst8|recv_state.RX_ERROR              ; inst201                                                                                                             ; CLK_50                                                                                          ; FPGA_IN_SDSB- ; -0.500       ; 1.950      ; 1.411      ;
; -0.039 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[0]   ; inst325[0]                                                                                                          ; Microcomputer:inst|cpuClock                                                                     ; FPGA_IN_SDSB- ; 0.000        ; 1.242      ; 1.233      ;
; -0.038 ; uart:inst8|tx_state.TX_IDLE                 ; inst195                                                                                                             ; CLK_50                                                                                          ; FPGA_IN_SDSB- ; -0.500       ; 1.854      ; 1.346      ;
; -0.011 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[1]   ; inst325[1]                                                                                                          ; Microcomputer:inst|cpuClock                                                                     ; FPGA_IN_SDSB- ; 0.000        ; 0.842      ; 0.861      ;
; -0.003 ; inst274                                     ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a5~porta_address_reg0  ; FPGA_IN_CDSB-                                                                                   ; FPGA_IN_SDSB- ; -0.500       ; 1.224      ; 0.855      ;
; 0.036  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[2]   ; inst325[2]                                                                                                          ; Microcomputer:inst|cpuClock                                                                     ; FPGA_IN_SDSB- ; 0.000        ; 1.247      ; 1.313      ;
; 0.061  ; uart:inst8|recv_state.RX_RECEIVED           ; inst196                                                                                                             ; CLK_50                                                                                          ; FPGA_IN_SDSB- ; -0.500       ; 1.855      ; 1.446      ;
; 0.075  ; inst274                                     ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a5~porta_address_reg0  ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_SDSB- ; 0.000        ; 0.676      ; 0.855      ;
; 0.088  ; inst274                                     ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a14~porta_address_reg0 ; FPGA_IN_CDSB-                                                                                   ; FPGA_IN_SDSB- ; -0.500       ; 1.398      ; 1.120      ;
; 0.106  ; uart:inst8|recv_state.RX_IDLE               ; inst197                                                                                                             ; CLK_50                                                                                          ; FPGA_IN_SDSB- ; -0.500       ; 1.759      ; 1.395      ;
; 0.113  ; inst509                                     ; inst480                                                                                                             ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_SDSB- ; 0.000        ; 1.214      ; 1.327      ;
; 0.116  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[0]   ; inst274                                                                                                             ; Microcomputer:inst|cpuClock                                                                     ; FPGA_IN_SDSB- ; 0.000        ; 1.279      ; 1.509      ;
; 0.126  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[0]   ; inst502                                                                                                             ; Microcomputer:inst|cpuClock                                                                     ; FPGA_IN_SDSB- ; 0.000        ; 1.238      ; 1.394      ;
; 0.128  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[0]   ; inst334                                                                                                             ; Microcomputer:inst|cpuClock                                                                     ; FPGA_IN_SDSB- ; 0.000        ; 0.684      ; 0.842      ;
; 0.143  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[0]   ; inst508                                                                                                             ; Microcomputer:inst|cpuClock                                                                     ; FPGA_IN_SDSB- ; 0.000        ; 1.223      ; 1.396      ;
; 0.143  ; inst274                                     ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a10~porta_address_reg0 ; FPGA_IN_CDSB-                                                                                   ; FPGA_IN_SDSB- ; -0.500       ; 1.411      ; 1.188      ;
; 0.158  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[2]   ; inst514                                                                                                             ; Microcomputer:inst|cpuClock                                                                     ; FPGA_IN_SDSB- ; 0.000        ; 1.476      ; 1.748      ;
; 0.164  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[4]   ; inst251                                                                                                             ; Microcomputer:inst|cpuClock                                                                     ; FPGA_IN_SDSB- ; -0.500       ; 0.905      ; 0.599      ;
; 0.166  ; inst274                                     ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a14~porta_address_reg0 ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_SDSB- ; 0.000        ; 0.850      ; 1.120      ;
; 0.180  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[1]   ; inst272                                                                                                             ; Microcomputer:inst|cpuClock                                                                     ; FPGA_IN_SDSB- ; 0.000        ; 1.025      ; 1.319      ;
; 0.185  ; FPGA_IN_SDSB-                               ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a7~porta_address_reg0  ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_SDSB- ; 0.000        ; 3.457      ; 3.746      ;
; 0.188  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[4]   ; inst186                                                                                                             ; Microcomputer:inst|cpuClock                                                                     ; FPGA_IN_SDSB- ; 0.000        ; 0.951      ; 1.169      ;
; 0.188  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[7]   ; inst279                                                                                                             ; Microcomputer:inst|cpuClock                                                                     ; FPGA_IN_SDSB- ; -0.500       ; 0.909      ; 0.627      ;
; 0.189  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[5]   ; inst262                                                                                                             ; Microcomputer:inst|cpuClock                                                                     ; FPGA_IN_SDSB- ; -0.500       ; 0.906      ; 0.625      ;
; 0.190  ; FPGA_IN_SDSB-                               ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a5~porta_address_reg0  ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_SDSB- ; 0.000        ; 3.116      ; 3.410      ;
; 0.207  ; uart:inst8|my_recv_state                    ; inst194                                                                                                             ; CLK_50                                                                                          ; FPGA_IN_SDSB- ; -0.500       ; 1.818      ; 1.555      ;
; 0.213  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[3]   ; inst499                                                                                                             ; Microcomputer:inst|cpuClock                                                                     ; FPGA_IN_SDSB- ; 0.000        ; 1.134      ; 1.377      ;
; 0.213  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[2]   ; inst184                                                                                                             ; Microcomputer:inst|cpuClock                                                                     ; FPGA_IN_SDSB- ; 0.000        ; 0.955      ; 1.198      ;
; 0.221  ; inst274                                     ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a10~porta_address_reg0 ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_SDSB- ; 0.000        ; 0.863      ; 1.188      ;
; 0.222  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[6]   ; inst208                                                                                                             ; Microcomputer:inst|cpuClock                                                                     ; FPGA_IN_SDSB- ; 0.000        ; 0.955      ; 1.207      ;
; 0.222  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[0]   ; inst325[0]                                                                                                          ; Microcomputer:inst|cpuClock                                                                     ; FPGA_IN_SDSB- ; -0.500       ; 1.481      ; 1.233      ;
+--------+---------------------------------------------+---------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+---------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'FPGA_IN_CDSB-'                                                                                                                                                                                                                                                                                            ;
+--------+---------------------------------------------+---------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+---------------+--------------+------------+------------+
; Slack  ; From Node                                   ; To Node                                                                                                             ; Launch Clock                                                                                    ; Latch Clock   ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------+---------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+---------------+--------------+------------+------------+
; -0.837 ; ps2_keyboard_to_ascii:inst162|ascii_code[1] ; inst277[1]                                                                                                          ; CLK_50                                                                                          ; FPGA_IN_CDSB- ; 0.000        ; 1.073      ; 0.276      ;
; -0.831 ; ps2_keyboard_to_ascii:inst162|ascii_code[6] ; inst277[6]                                                                                                          ; CLK_50                                                                                          ; FPGA_IN_CDSB- ; 0.000        ; 1.067      ; 0.276      ;
; -0.830 ; ps2_keyboard_to_ascii:inst162|ascii_code[4] ; inst277[4]                                                                                                          ; CLK_50                                                                                          ; FPGA_IN_CDSB- ; 0.000        ; 1.066      ; 0.276      ;
; -0.820 ; ps2_keyboard_to_ascii:inst162|ascii_code[0] ; inst277[0]                                                                                                          ; CLK_50                                                                                          ; FPGA_IN_CDSB- ; 0.000        ; 1.056      ; 0.276      ;
; -0.708 ; ps2_keyboard_to_ascii:inst162|ascii_code[3] ; inst277[3]                                                                                                          ; CLK_50                                                                                          ; FPGA_IN_CDSB- ; 0.000        ; 0.944      ; 0.276      ;
; -0.672 ; ps2_keyboard_to_ascii:inst162|ascii_code[5] ; inst277[5]                                                                                                          ; CLK_50                                                                                          ; FPGA_IN_CDSB- ; 0.000        ; 0.908      ; 0.276      ;
; -0.660 ; spi_master:inst490|rx_data[5]               ; inst484                                                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[1]                                               ; FPGA_IN_CDSB- ; 0.000        ; 0.856      ; 0.276      ;
; -0.659 ; spi_master:inst490|rx_data[2]               ; inst487                                                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[1]                                               ; FPGA_IN_CDSB- ; 0.000        ; 0.855      ; 0.276      ;
; -0.658 ; spi_master:inst490|rx_data[0]               ; inst489                                                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[1]                                               ; FPGA_IN_CDSB- ; 0.000        ; 0.854      ; 0.276      ;
; -0.656 ; spi_master:inst490|rx_data[7]               ; inst482                                                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[1]                                               ; FPGA_IN_CDSB- ; 0.000        ; 0.852      ; 0.276      ;
; -0.631 ; spi_master:inst490|rx_data[5]               ; inst484                                                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[2]                                               ; FPGA_IN_CDSB- ; 0.000        ; 0.827      ; 0.276      ;
; -0.630 ; spi_master:inst490|rx_data[2]               ; inst487                                                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[2]                                               ; FPGA_IN_CDSB- ; 0.000        ; 0.826      ; 0.276      ;
; -0.629 ; spi_master:inst490|rx_data[0]               ; inst489                                                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[2]                                               ; FPGA_IN_CDSB- ; 0.000        ; 0.825      ; 0.276      ;
; -0.627 ; spi_master:inst490|rx_data[7]               ; inst482                                                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[2]                                               ; FPGA_IN_CDSB- ; 0.000        ; 0.823      ; 0.276      ;
; -0.476 ; ps2_keyboard_to_ascii:inst162|ascii_code[2] ; inst277[2]                                                                                                          ; CLK_50                                                                                          ; FPGA_IN_CDSB- ; 0.000        ; 0.712      ; 0.276      ;
; -0.465 ; uart:inst8|rx_data[3]                       ; inst170[3]                                                                                                          ; CLK_50                                                                                          ; FPGA_IN_CDSB- ; 0.000        ; 0.701      ; 0.276      ;
; -0.464 ; uart:inst8|rx_data[0]                       ; inst170[0]                                                                                                          ; CLK_50                                                                                          ; FPGA_IN_CDSB- ; 0.000        ; 0.700      ; 0.276      ;
; -0.464 ; uart:inst8|rx_data[5]                       ; inst170[5]                                                                                                          ; CLK_50                                                                                          ; FPGA_IN_CDSB- ; 0.000        ; 0.700      ; 0.276      ;
; -0.463 ; uart:inst8|rx_data[2]                       ; inst170[2]                                                                                                          ; CLK_50                                                                                          ; FPGA_IN_CDSB- ; 0.000        ; 0.699      ; 0.276      ;
; -0.462 ; uart:inst8|rx_data[7]                       ; inst170[7]                                                                                                          ; CLK_50                                                                                          ; FPGA_IN_CDSB- ; 0.000        ; 0.698      ; 0.276      ;
; -0.460 ; uart:inst8|rx_data[6]                       ; inst170[6]                                                                                                          ; CLK_50                                                                                          ; FPGA_IN_CDSB- ; 0.000        ; 0.696      ; 0.276      ;
; -0.459 ; uart:inst8|rx_data[4]                       ; inst170[4]                                                                                                          ; CLK_50                                                                                          ; FPGA_IN_CDSB- ; 0.000        ; 0.695      ; 0.276      ;
; -0.458 ; uart:inst8|rx_data[1]                       ; inst170[1]                                                                                                          ; CLK_50                                                                                          ; FPGA_IN_CDSB- ; 0.000        ; 0.694      ; 0.276      ;
; -0.429 ; spi_master:inst490|rx_data[4]               ; inst485                                                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[1]                                               ; FPGA_IN_CDSB- ; 0.000        ; 0.625      ; 0.276      ;
; -0.400 ; spi_master:inst490|rx_data[4]               ; inst485                                                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[2]                                               ; FPGA_IN_CDSB- ; 0.000        ; 0.596      ; 0.276      ;
; -0.397 ; spi_master:inst490|rx_data[6]               ; inst483                                                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[1]                                               ; FPGA_IN_CDSB- ; 0.000        ; 0.593      ; 0.276      ;
; -0.387 ; spi_master:inst490|rx_data[1]               ; inst488                                                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[1]                                               ; FPGA_IN_CDSB- ; 0.000        ; 0.583      ; 0.276      ;
; -0.368 ; spi_master:inst490|rx_data[6]               ; inst483                                                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[2]                                               ; FPGA_IN_CDSB- ; 0.000        ; 0.564      ; 0.276      ;
; -0.358 ; spi_master:inst490|rx_data[1]               ; inst488                                                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[2]                                               ; FPGA_IN_CDSB- ; 0.000        ; 0.554      ; 0.276      ;
; -0.356 ; spi_16bit_master:inst347|rx_data[6]         ; inst403                                                                                                             ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; FPGA_IN_CDSB- ; -0.500       ; 1.102      ; 0.276      ;
; -0.354 ; spi_16bit_master:inst347|rx_data[4]         ; inst405                                                                                                             ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; FPGA_IN_CDSB- ; -0.500       ; 1.100      ; 0.276      ;
; -0.208 ; spi_16bit_master:inst347|rx_data[7]         ; inst402                                                                                                             ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; FPGA_IN_CDSB- ; -0.500       ; 0.954      ; 0.276      ;
; -0.208 ; spi_16bit_master:inst347|rx_data[0]         ; inst409                                                                                                             ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; FPGA_IN_CDSB- ; -0.500       ; 0.954      ; 0.276      ;
; -0.208 ; spi_16bit_master:inst347|rx_data[1]         ; inst408                                                                                                             ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; FPGA_IN_CDSB- ; -0.500       ; 0.954      ; 0.276      ;
; -0.208 ; spi_16bit_master:inst347|rx_data[5]         ; inst404                                                                                                             ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; FPGA_IN_CDSB- ; -0.500       ; 0.954      ; 0.276      ;
; -0.206 ; spi_16bit_master:inst347|rx_data[2]         ; inst407                                                                                                             ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; FPGA_IN_CDSB- ; -0.500       ; 0.952      ; 0.276      ;
; -0.167 ; spi_master:inst490|rx_data[3]               ; inst486                                                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[1]                                               ; FPGA_IN_CDSB- ; 0.000        ; 0.363      ; 0.276      ;
; -0.138 ; spi_master:inst490|rx_data[3]               ; inst486                                                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[2]                                               ; FPGA_IN_CDSB- ; 0.000        ; 0.334      ; 0.276      ;
; -0.036 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[0]   ; inst325[0]                                                                                                          ; Microcomputer:inst|cpuClock                                                                     ; FPGA_IN_CDSB- ; -0.500       ; 1.739      ; 1.233      ;
; -0.008 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[1]   ; inst325[1]                                                                                                          ; Microcomputer:inst|cpuClock                                                                     ; FPGA_IN_CDSB- ; -0.500       ; 1.339      ; 0.861      ;
; 0.039  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[2]   ; inst325[2]                                                                                                          ; Microcomputer:inst|cpuClock                                                                     ; FPGA_IN_CDSB- ; -0.500       ; 1.744      ; 1.313      ;
; 0.131  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[0]   ; inst334                                                                                                             ; Microcomputer:inst|cpuClock                                                                     ; FPGA_IN_CDSB- ; -0.500       ; 1.181      ; 0.842      ;
; 0.136  ; uart:inst8|recv_state.RX_ERROR              ; inst201                                                                                                             ; CLK_50                                                                                          ; FPGA_IN_CDSB- ; 0.000        ; 1.235      ; 1.411      ;
; 0.167  ; uart:inst8|tx_state.TX_IDLE                 ; inst195                                                                                                             ; CLK_50                                                                                          ; FPGA_IN_CDSB- ; 0.000        ; 1.139      ; 1.346      ;
; 0.189  ; inst274                                     ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a5~porta_address_reg0  ; FPGA_IN_CDSB-                                                                                   ; FPGA_IN_CDSB- ; -0.500       ; 1.042      ; 0.855      ;
; 0.191  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[4]   ; inst186                                                                                                             ; Microcomputer:inst|cpuClock                                                                     ; FPGA_IN_CDSB- ; -0.500       ; 1.448      ; 1.169      ;
; 0.216  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[2]   ; inst184                                                                                                             ; Microcomputer:inst|cpuClock                                                                     ; FPGA_IN_CDSB- ; -0.500       ; 1.452      ; 1.198      ;
; 0.225  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[6]   ; inst208                                                                                                             ; Microcomputer:inst|cpuClock                                                                     ; FPGA_IN_CDSB- ; -0.500       ; 1.452      ; 1.207      ;
; 0.227  ; inst274                                     ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a5~porta_address_reg0  ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_CDSB- ; 0.000        ; 0.494      ; 0.855      ;
; 0.234  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[0]   ; inst182                                                                                                             ; Microcomputer:inst|cpuClock                                                                     ; FPGA_IN_CDSB- ; -0.500       ; 1.442      ; 1.206      ;
; 0.242  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[7]   ; inst209                                                                                                             ; Microcomputer:inst|cpuClock                                                                     ; FPGA_IN_CDSB- ; -0.500       ; 1.442      ; 1.214      ;
; 0.253  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[3]   ; inst185                                                                                                             ; Microcomputer:inst|cpuClock                                                                     ; FPGA_IN_CDSB- ; -0.500       ; 1.446      ; 1.229      ;
; 0.266  ; uart:inst8|recv_state.RX_RECEIVED           ; inst196                                                                                                             ; CLK_50                                                                                          ; FPGA_IN_CDSB- ; 0.000        ; 1.140      ; 1.446      ;
; 0.280  ; inst274                                     ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a14~porta_address_reg0 ; FPGA_IN_CDSB-                                                                                   ; FPGA_IN_CDSB- ; -0.500       ; 1.216      ; 1.120      ;
; 0.311  ; uart:inst8|recv_state.RX_IDLE               ; inst197                                                                                                             ; CLK_50                                                                                          ; FPGA_IN_CDSB- ; 0.000        ; 1.044      ; 1.395      ;
; 0.311  ; spi_16bit_master:inst347|rx_data[3]         ; inst406                                                                                                             ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; FPGA_IN_CDSB- ; -0.500       ; 0.435      ; 0.276      ;
; 0.314  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[5]   ; inst188                                                                                                             ; Microcomputer:inst|cpuClock                                                                     ; FPGA_IN_CDSB- ; -0.500       ; 1.444      ; 1.288      ;
; 0.318  ; inst274                                     ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a14~porta_address_reg0 ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_CDSB- ; 0.000        ; 0.668      ; 1.120      ;
; 0.335  ; inst274                                     ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a10~porta_address_reg0 ; FPGA_IN_CDSB-                                                                                   ; FPGA_IN_CDSB- ; -0.500       ; 1.229      ; 1.188      ;
; 0.337  ; FPGA_IN_SDSB-                               ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a7~porta_address_reg0  ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_CDSB- ; 0.000        ; 3.275      ; 3.746      ;
; 0.342  ; FPGA_IN_SDSB-                               ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a5~porta_address_reg0  ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_CDSB- ; 0.000        ; 2.934      ; 3.410      ;
; 0.345  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[1]   ; inst183                                                                                                             ; Microcomputer:inst|cpuClock                                                                     ; FPGA_IN_CDSB- ; -0.500       ; 1.748      ; 1.623      ;
; 0.373  ; inst274                                     ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a10~porta_address_reg0 ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_CDSB- ; 0.000        ; 0.681      ; 1.188      ;
; 0.375  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[7]   ; inst336                                                                                                             ; Microcomputer:inst|cpuClock                                                                     ; FPGA_IN_CDSB- ; 0.000        ; 0.873      ; 1.362      ;
; 0.412  ; uart:inst8|my_recv_state                    ; inst194                                                                                                             ; CLK_50                                                                                          ; FPGA_IN_CDSB- ; 0.000        ; 1.103      ; 1.555      ;
; 0.414  ; FPGA_IN_SDSB-                               ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a11~porta_address_reg0 ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_CDSB- ; 0.000        ; 3.093      ; 3.641      ;
; 0.421  ; FPGA_IN_SDSB-                               ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a9~porta_address_reg0  ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_CDSB- ; 0.000        ; 3.276      ; 3.831      ;
; 0.429  ; FPGA_IN_SDSB-                               ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a5~porta_address_reg0  ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_CDSB- ; -0.500       ; 2.934      ; 2.997      ;
; 0.430  ; inst514                                     ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a9~porta_address_reg0  ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_CDSB- ; 0.000        ; 0.530      ; 1.094      ;
; 0.430  ; inst514                                     ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a7~porta_address_reg0  ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_CDSB- ; 0.000        ; 0.529      ; 1.093      ;
; 0.449  ; inst274                                     ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a1~porta_address_reg0  ; FPGA_IN_CDSB-                                                                                   ; FPGA_IN_CDSB- ; -0.500       ; 1.052      ; 1.125      ;
; 0.451  ; FPGA_IN_SDSB-                               ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a14~porta_address_reg0 ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_CDSB- ; 0.000        ; 3.108      ; 3.693      ;
; 0.456  ; inst274                                     ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a4~porta_address_reg0  ; FPGA_IN_CDSB-                                                                                   ; FPGA_IN_CDSB- ; -0.500       ; 1.045      ; 1.125      ;
; 0.462  ; FPGA_IN_SDSB-                               ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a2~porta_address_reg0  ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_CDSB- ; 0.000        ; 2.947      ; 3.543      ;
; 0.462  ; FPGA_IN_SDSB-                               ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a12~porta_address_reg0 ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_CDSB- ; 0.000        ; 3.092      ; 3.688      ;
; 0.466  ; FPGA_IN_SDSB-                               ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a7~porta_address_reg0  ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_CDSB- ; -0.500       ; 3.275      ; 3.375      ;
; 0.467  ; FPGA_IN_SDSB-                               ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a10~porta_address_reg0 ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_CDSB- ; 0.000        ; 3.121      ; 3.722      ;
; 0.475  ; FPGA_IN_SDSB-                               ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a9~porta_address_reg0  ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_CDSB- ; -0.500       ; 3.276      ; 3.385      ;
; 0.476  ; inst274                                     ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a2~porta_address_reg0  ; FPGA_IN_CDSB-                                                                                   ; FPGA_IN_CDSB- ; -0.500       ; 1.055      ; 1.155      ;
; 0.480  ; FPGA_IN_SDSB-                               ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a1~porta_address_reg0  ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_CDSB- ; 0.000        ; 2.944      ; 3.558      ;
; 0.484  ; FPGA_IN_SDSB-                               ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a6~porta_address_reg0  ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_CDSB- ; 0.000        ; 2.894      ; 3.512      ;
; 0.487  ; inst274                                     ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a1~porta_address_reg0  ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_CDSB- ; 0.000        ; 0.504      ; 1.125      ;
; 0.492  ; inst274                                     ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a15~porta_address_reg0 ; FPGA_IN_CDSB-                                                                                   ; FPGA_IN_CDSB- ; -0.500       ; 1.405      ; 1.521      ;
; 0.494  ; inst274                                     ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a4~porta_address_reg0  ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_CDSB- ; 0.000        ; 0.497      ; 1.125      ;
; 0.498  ; inst243[0]                                  ; 74373b:inst260|12                                                                                                   ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_CDSB- ; 0.000        ; 1.022      ; 1.550      ;
; 0.501  ; inst243[3]                                  ; 74373b:inst260|15                                                                                                   ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_CDSB- ; 0.000        ; 1.022      ; 1.553      ;
; 0.503  ; inst274                                     ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a7~porta_address_reg0  ; FPGA_IN_CDSB-                                                                                   ; FPGA_IN_CDSB- ; -0.500       ; 1.383      ; 1.510      ;
; 0.504  ; FPGA_IN_SDSB-                               ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a4~porta_address_reg0  ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_CDSB- ; 0.000        ; 2.937      ; 3.575      ;
; 0.511  ; FPGA_IN_SDSB-                               ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a13~porta_address_reg0 ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_CDSB- ; 0.000        ; 2.914      ; 3.559      ;
; 0.514  ; inst274                                     ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a2~porta_address_reg0  ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_CDSB- ; 0.000        ; 0.507      ; 1.155      ;
; 0.516  ; inst274                                     ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a9~porta_address_reg0  ; FPGA_IN_CDSB-                                                                                   ; FPGA_IN_CDSB- ; -0.500       ; 1.384      ; 1.524      ;
; 0.522  ; FPGA_IN_SDSB-                               ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a8~porta_address_reg0  ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_CDSB- ; 0.000        ; 2.773      ; 3.429      ;
; 0.526  ; FPGA_IN_SDSB-                               ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a11~porta_address_reg0 ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_CDSB- ; -0.500       ; 3.093      ; 3.253      ;
; 0.527  ; FPGA_IN_SDSB-                               ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a0~porta_address_reg0  ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_CDSB- ; 0.000        ; 2.734      ; 3.395      ;
; 0.528  ; FPGA_IN_SDSB-                               ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a14~porta_address_reg0 ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_CDSB- ; -0.500       ; 3.108      ; 3.270      ;
; 0.530  ; inst274                                     ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a15~porta_address_reg0 ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_CDSB- ; 0.000        ; 0.857      ; 1.521      ;
; 0.531  ; inst243[0]                                  ; 74373b:inst260|12                                                                                                   ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_CDSB- ; -0.500       ; 1.489      ; 1.550      ;
; 0.532  ; FPGA_IN_SDSB-                               ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a10~porta_address_reg0 ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_CDSB- ; -0.500       ; 3.121      ; 3.287      ;
; 0.533  ; inst274                                     ; FPGA_ROM_16K:inst44|altsyncram:altsyncram_component|altsyncram_c7c1:auto_generated|ram_block1a13~porta_address_reg0 ; FPGA_IN_CDSB-                                                                                   ; FPGA_IN_CDSB- ; -0.500       ; 1.022      ; 1.179      ;
; 0.534  ; inst243[3]                                  ; 74373b:inst260|15                                                                                                   ; FPGA_IN_SDSB-                                                                                   ; FPGA_IN_CDSB- ; -0.500       ; 1.489      ; 1.553      ;
+--------+---------------------------------------------+---------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+---------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'inst4|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                  ;
+--------+-----------------------------------+-----------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                         ; To Node                           ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------+-----------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -0.224 ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|clk_toggles[0] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.743      ; 1.713      ;
; -0.224 ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|clk_toggles[4] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.743      ; 1.713      ;
; -0.224 ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|clk_toggles[2] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.743      ; 1.713      ;
; -0.224 ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|clk_toggles[1] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.743      ; 1.713      ;
; -0.224 ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|clk_toggles[3] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.743      ; 1.713      ;
; -0.152 ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|clk_ratio[31]  ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.744      ; 1.786      ;
; -0.136 ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|sclk           ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.746      ; 1.804      ;
; -0.131 ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|assert_data    ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.743      ; 1.806      ;
; -0.128 ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|rx_buffer[5]   ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.747      ; 1.813      ;
; -0.128 ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|rx_buffer[4]   ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.747      ; 1.813      ;
; -0.128 ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|rx_buffer[3]   ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.747      ; 1.813      ;
; -0.128 ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|rx_buffer[2]   ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.747      ; 1.813      ;
; -0.128 ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|rx_buffer[1]   ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.747      ; 1.813      ;
; -0.128 ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|rx_buffer[0]   ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.747      ; 1.813      ;
; -0.128 ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|rx_buffer[6]   ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.747      ; 1.813      ;
; -0.128 ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|rx_buffer[7]   ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.747      ; 1.813      ;
; -0.062 ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|tx_buffer[7]   ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.740      ; 1.872      ;
; -0.062 ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|tx_buffer[6]   ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.740      ; 1.872      ;
; -0.062 ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|tx_buffer[5]   ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.740      ; 1.872      ;
; -0.062 ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|tx_buffer[4]   ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.740      ; 1.872      ;
; -0.052 ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|tx_buffer[2]   ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.735      ; 1.877      ;
; -0.049 ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|tx_buffer[3]   ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.738      ; 1.883      ;
; -0.049 ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|tx_buffer[1]   ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.738      ; 1.883      ;
; -0.049 ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|tx_buffer[0]   ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.738      ; 1.883      ;
; 0.003  ; spi_master:inst490|ss_n[0]        ; spi_master:inst490|ss_n[0]        ; inst4|altpll_component|auto_generated|pll1|clk[1] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.190      ; 0.307      ;
; 0.003  ; spi_master:inst490|ss_n[1]        ; spi_master:inst490|ss_n[1]        ; inst4|altpll_component|auto_generated|pll1|clk[1] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.190      ; 0.307      ;
; 0.004  ; spi_master:inst490|assert_data    ; spi_master:inst490|assert_data    ; inst4|altpll_component|auto_generated|pll1|clk[1] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.189      ; 0.307      ;
; 0.004  ; spi_master:inst490|state          ; spi_master:inst490|state          ; inst4|altpll_component|auto_generated|pll1|clk[1] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.189      ; 0.307      ;
; 0.102  ; inst468                           ; inst506                           ; FPGA_IN_CDSB-                                     ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.095      ; 0.391      ;
; 0.185  ; spi_master:inst490|ss_n[0]        ; spi_master:inst490|ss_n[0]        ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185  ; spi_master:inst490|ss_n[1]        ; spi_master:inst490|ss_n[1]        ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.186  ; spi_master:inst490|assert_data    ; spi_master:inst490|assert_data    ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; spi_master:inst490|state          ; spi_master:inst490|state          ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.202  ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|count[23]      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.751      ; 2.147      ;
; 0.204  ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|count[29]      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.751      ; 2.149      ;
; 0.204  ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|count[0]       ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.751      ; 2.149      ;
; 0.204  ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|count[16]      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.751      ; 2.149      ;
; 0.204  ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|count[17]      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.751      ; 2.149      ;
; 0.204  ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|count[18]      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.751      ; 2.149      ;
; 0.204  ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|count[19]      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.751      ; 2.149      ;
; 0.204  ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|count[20]      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.751      ; 2.149      ;
; 0.204  ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|count[21]      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.751      ; 2.149      ;
; 0.204  ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|count[22]      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.751      ; 2.149      ;
; 0.204  ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|count[24]      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.751      ; 2.149      ;
; 0.204  ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|count[25]      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.751      ; 2.149      ;
; 0.204  ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|count[27]      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.751      ; 2.149      ;
; 0.204  ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|count[28]      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.751      ; 2.149      ;
; 0.204  ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|count[31]      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.751      ; 2.149      ;
; 0.204  ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|count[30]      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.751      ; 2.149      ;
; 0.208  ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|count[1]       ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.752      ; 2.154      ;
; 0.208  ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|count[2]       ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.752      ; 2.154      ;
; 0.208  ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|count[3]       ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.752      ; 2.154      ;
; 0.208  ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|count[4]       ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.752      ; 2.154      ;
; 0.208  ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|count[5]       ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.752      ; 2.154      ;
; 0.208  ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|count[6]       ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.752      ; 2.154      ;
; 0.208  ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|count[7]       ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.752      ; 2.154      ;
; 0.208  ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|count[9]       ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.752      ; 2.154      ;
; 0.208  ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|count[10]      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.752      ; 2.154      ;
; 0.208  ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|count[11]      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.752      ; 2.154      ;
; 0.208  ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|count[12]      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.752      ; 2.154      ;
; 0.208  ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|count[13]      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.752      ; 2.154      ;
; 0.208  ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|count[14]      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.752      ; 2.154      ;
; 0.208  ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|count[15]      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.752      ; 2.154      ;
; 0.212  ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|count[8]       ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.752      ; 2.158      ;
; 0.228  ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|count[26]      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.751      ; 2.173      ;
; 0.257  ; spi_master:inst490|rx_buffer[7]   ; spi_master:inst490|rx_data[7]     ; inst4|altpll_component|auto_generated|pll1|clk[1] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.189      ; 0.560      ;
; 0.261  ; spi_master:inst490|rx_buffer[3]   ; spi_master:inst490|rx_data[3]     ; inst4|altpll_component|auto_generated|pll1|clk[1] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.374      ; 0.749      ;
; 0.271  ; spi_master:inst490|rx_buffer[0]   ; spi_master:inst490|rx_buffer[1]   ; inst4|altpll_component|auto_generated|pll1|clk[1] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.189      ; 0.574      ;
; 0.276  ; spi_master:inst490|rx_buffer[0]   ; spi_master:inst490|rx_data[0]     ; inst4|altpll_component|auto_generated|pll1|clk[1] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.189      ; 0.579      ;
; 0.278  ; spi_master:inst490|rx_buffer[6]   ; spi_master:inst490|rx_buffer[7]   ; inst4|altpll_component|auto_generated|pll1|clk[1] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.189      ; 0.581      ;
; 0.280  ; spi_master:inst490|rx_buffer[2]   ; spi_master:inst490|rx_data[2]     ; inst4|altpll_component|auto_generated|pll1|clk[1] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.189      ; 0.583      ;
; 0.283  ; spi_master:inst490|rx_buffer[2]   ; spi_master:inst490|rx_buffer[3]   ; inst4|altpll_component|auto_generated|pll1|clk[1] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.189      ; 0.586      ;
; 0.291  ; spi_master:inst490|rx_buffer[3]   ; spi_master:inst490|rx_buffer[4]   ; inst4|altpll_component|auto_generated|pll1|clk[1] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.189      ; 0.594      ;
; 0.293  ; spi_master:inst490|rx_buffer[4]   ; spi_master:inst490|rx_buffer[5]   ; inst4|altpll_component|auto_generated|pll1|clk[1] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.189      ; 0.596      ;
; 0.297  ; spi_master:inst490|clk_toggles[3] ; spi_master:inst490|clk_toggles[3] ; inst4|altpll_component|auto_generated|pll1|clk[1] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.189      ; 0.600      ;
; 0.298  ; spi_master:inst490|clk_toggles[2] ; spi_master:inst490|clk_toggles[2] ; inst4|altpll_component|auto_generated|pll1|clk[1] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.189      ; 0.601      ;
; 0.305  ; spi_master:inst490|rx_buffer[1]   ; spi_master:inst490|rx_buffer[2]   ; inst4|altpll_component|auto_generated|pll1|clk[1] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.189      ; 0.608      ;
; 0.313  ; spi_master:inst490|rx_buffer[5]   ; spi_master:inst490|rx_buffer[6]   ; inst4|altpll_component|auto_generated|pll1|clk[1] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.189      ; 0.616      ;
; 0.318  ; spi_master:inst490|clk_toggles[1] ; spi_master:inst490|clk_toggles[1] ; inst4|altpll_component|auto_generated|pll1|clk[1] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.189      ; 0.621      ;
; 0.330  ; spi_master:inst490|clk_toggles[4] ; spi_master:inst490|clk_toggles[4] ; inst4|altpll_component|auto_generated|pll1|clk[1] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.189      ; 0.633      ;
; 0.337  ; spi_master:inst490|clk_toggles[0] ; spi_master:inst490|clk_toggles[0] ; inst4|altpll_component|auto_generated|pll1|clk[1] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.189      ; 0.640      ;
; 0.338  ; spi_master:inst490|rx_buffer[5]   ; spi_master:inst490|rx_data[5]     ; inst4|altpll_component|auto_generated|pll1|clk[1] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.189      ; 0.641      ;
; 0.351  ; spi_master:inst490|tx_buffer[3]   ; spi_master:inst490|tx_buffer[4]   ; inst4|altpll_component|auto_generated|pll1|clk[1] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.191      ; 0.656      ;
; 0.374  ; spi_master:inst490|tx_buffer[6]   ; spi_master:inst490|tx_buffer[7]   ; inst4|altpll_component|auto_generated|pll1|clk[1] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.189      ; 0.677      ;
; 0.386  ; spi_master:inst490|tx_buffer[4]   ; spi_master:inst490|tx_buffer[5]   ; inst4|altpll_component|auto_generated|pll1|clk[1] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.189      ; 0.689      ;
; 0.387  ; spi_master:inst490|tx_buffer[5]   ; spi_master:inst490|tx_buffer[6]   ; inst4|altpll_component|auto_generated|pll1|clk[1] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.189      ; 0.690      ;
; 0.387  ; spi_master:inst490|count[31]      ; spi_master:inst490|count[31]      ; inst4|altpll_component|auto_generated|pll1|clk[1] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.190      ; 0.691      ;
; 0.407  ; spi_master:inst490|tx_buffer[0]   ; spi_master:inst490|tx_buffer[1]   ; inst4|altpll_component|auto_generated|pll1|clk[1] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.189      ; 0.710      ;
; 0.408  ; spi_master:inst490|count[21]      ; spi_master:inst490|count[21]      ; inst4|altpll_component|auto_generated|pll1|clk[1] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.190      ; 0.712      ;
; 0.418  ; spi_master:inst490|count[22]      ; spi_master:inst490|count[22]      ; inst4|altpll_component|auto_generated|pll1|clk[1] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.190      ; 0.722      ;
; 0.425  ; spi_master:inst490|count[28]      ; spi_master:inst490|count[28]      ; inst4|altpll_component|auto_generated|pll1|clk[1] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.190      ; 0.729      ;
; 0.433  ; spi_master:inst490|count[30]      ; spi_master:inst490|count[30]      ; inst4|altpll_component|auto_generated|pll1|clk[1] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.190      ; 0.737      ;
; 0.433  ; inst506                           ; spi_master:inst490|state          ; inst4|altpll_component|auto_generated|pll1|clk[1] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.186      ; 0.733      ;
; 0.439  ; spi_master:inst490|rx_buffer[7]   ; spi_master:inst490|rx_data[7]     ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.560      ;
; 0.443  ; spi_master:inst490|rx_buffer[3]   ; spi_master:inst490|rx_data[3]     ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.222      ; 0.749      ;
; 0.446  ; spi_master:inst490|clk_toggles[3] ; spi_master:inst490|clk_toggles[4] ; inst4|altpll_component|auto_generated|pll1|clk[1] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.189      ; 0.749      ;
; 0.453  ; spi_master:inst490|rx_buffer[0]   ; spi_master:inst490|rx_buffer[1]   ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.574      ;
; 0.456  ; spi_master:inst490|clk_toggles[2] ; spi_master:inst490|clk_toggles[3] ; inst4|altpll_component|auto_generated|pll1|clk[1] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.189      ; 0.759      ;
; 0.458  ; spi_master:inst490|count[18]      ; spi_master:inst490|count[18]      ; inst4|altpll_component|auto_generated|pll1|clk[1] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.190      ; 0.762      ;
; 0.458  ; spi_master:inst490|rx_buffer[0]   ; spi_master:inst490|rx_data[0]     ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.579      ;
+--------+-----------------------------------+-----------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'inst4|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                  ;
+--------+-----------------------------------+-----------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                         ; To Node                           ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------+-----------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -0.186 ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|clk_toggles[0] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.705      ; 1.713      ;
; -0.186 ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|clk_toggles[4] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.705      ; 1.713      ;
; -0.186 ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|clk_toggles[2] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.705      ; 1.713      ;
; -0.186 ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|clk_toggles[1] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.705      ; 1.713      ;
; -0.186 ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|clk_toggles[3] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.705      ; 1.713      ;
; -0.114 ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|clk_ratio[31]  ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.706      ; 1.786      ;
; -0.098 ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|sclk           ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.708      ; 1.804      ;
; -0.093 ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|assert_data    ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.705      ; 1.806      ;
; -0.090 ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|rx_buffer[5]   ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.709      ; 1.813      ;
; -0.090 ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|rx_buffer[4]   ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.709      ; 1.813      ;
; -0.090 ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|rx_buffer[3]   ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.709      ; 1.813      ;
; -0.090 ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|rx_buffer[2]   ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.709      ; 1.813      ;
; -0.090 ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|rx_buffer[1]   ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.709      ; 1.813      ;
; -0.090 ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|rx_buffer[0]   ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.709      ; 1.813      ;
; -0.090 ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|rx_buffer[6]   ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.709      ; 1.813      ;
; -0.090 ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|rx_buffer[7]   ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.709      ; 1.813      ;
; -0.024 ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|tx_buffer[7]   ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.702      ; 1.872      ;
; -0.024 ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|tx_buffer[6]   ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.702      ; 1.872      ;
; -0.024 ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|tx_buffer[5]   ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.702      ; 1.872      ;
; -0.024 ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|tx_buffer[4]   ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.702      ; 1.872      ;
; -0.014 ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|tx_buffer[2]   ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.697      ; 1.877      ;
; -0.011 ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|tx_buffer[3]   ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.700      ; 1.883      ;
; -0.011 ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|tx_buffer[1]   ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.700      ; 1.883      ;
; -0.011 ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|tx_buffer[0]   ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.700      ; 1.883      ;
; 0.070  ; spi_master:inst490|ss_n[0]        ; spi_master:inst490|ss_n[0]        ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.123      ; 0.307      ;
; 0.070  ; spi_master:inst490|ss_n[1]        ; spi_master:inst490|ss_n[1]        ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.123      ; 0.307      ;
; 0.071  ; spi_master:inst490|assert_data    ; spi_master:inst490|assert_data    ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.122      ; 0.307      ;
; 0.071  ; spi_master:inst490|state          ; spi_master:inst490|state          ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.122      ; 0.307      ;
; 0.140  ; inst468                           ; inst506                           ; FPGA_IN_CDSB-                                     ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.057      ; 0.391      ;
; 0.185  ; spi_master:inst490|ss_n[0]        ; spi_master:inst490|ss_n[0]        ; inst4|altpll_component|auto_generated|pll1|clk[1] ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185  ; spi_master:inst490|ss_n[1]        ; spi_master:inst490|ss_n[1]        ; inst4|altpll_component|auto_generated|pll1|clk[1] ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.307      ;
; 0.186  ; spi_master:inst490|assert_data    ; spi_master:inst490|assert_data    ; inst4|altpll_component|auto_generated|pll1|clk[1] ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; spi_master:inst490|state          ; spi_master:inst490|state          ; inst4|altpll_component|auto_generated|pll1|clk[1] ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.240  ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|count[23]      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.713      ; 2.147      ;
; 0.242  ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|count[29]      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.713      ; 2.149      ;
; 0.242  ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|count[0]       ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.713      ; 2.149      ;
; 0.242  ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|count[16]      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.713      ; 2.149      ;
; 0.242  ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|count[17]      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.713      ; 2.149      ;
; 0.242  ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|count[18]      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.713      ; 2.149      ;
; 0.242  ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|count[19]      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.713      ; 2.149      ;
; 0.242  ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|count[20]      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.713      ; 2.149      ;
; 0.242  ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|count[21]      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.713      ; 2.149      ;
; 0.242  ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|count[22]      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.713      ; 2.149      ;
; 0.242  ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|count[24]      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.713      ; 2.149      ;
; 0.242  ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|count[25]      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.713      ; 2.149      ;
; 0.242  ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|count[27]      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.713      ; 2.149      ;
; 0.242  ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|count[28]      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.713      ; 2.149      ;
; 0.242  ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|count[31]      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.713      ; 2.149      ;
; 0.242  ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|count[30]      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.713      ; 2.149      ;
; 0.246  ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|count[1]       ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.714      ; 2.154      ;
; 0.246  ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|count[2]       ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.714      ; 2.154      ;
; 0.246  ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|count[3]       ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.714      ; 2.154      ;
; 0.246  ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|count[4]       ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.714      ; 2.154      ;
; 0.246  ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|count[5]       ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.714      ; 2.154      ;
; 0.246  ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|count[6]       ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.714      ; 2.154      ;
; 0.246  ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|count[7]       ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.714      ; 2.154      ;
; 0.246  ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|count[9]       ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.714      ; 2.154      ;
; 0.246  ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|count[10]      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.714      ; 2.154      ;
; 0.246  ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|count[11]      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.714      ; 2.154      ;
; 0.246  ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|count[12]      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.714      ; 2.154      ;
; 0.246  ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|count[13]      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.714      ; 2.154      ;
; 0.246  ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|count[14]      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.714      ; 2.154      ;
; 0.246  ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|count[15]      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.714      ; 2.154      ;
; 0.250  ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|count[8]       ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.714      ; 2.158      ;
; 0.266  ; FPGA_IN_BOARD_RESET-              ; spi_master:inst490|count[26]      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.713      ; 2.173      ;
; 0.324  ; spi_master:inst490|rx_buffer[7]   ; spi_master:inst490|rx_data[7]     ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.122      ; 0.560      ;
; 0.328  ; spi_master:inst490|rx_buffer[3]   ; spi_master:inst490|rx_data[3]     ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.307      ; 0.749      ;
; 0.338  ; spi_master:inst490|rx_buffer[0]   ; spi_master:inst490|rx_buffer[1]   ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.122      ; 0.574      ;
; 0.343  ; spi_master:inst490|rx_buffer[0]   ; spi_master:inst490|rx_data[0]     ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.122      ; 0.579      ;
; 0.345  ; spi_master:inst490|rx_buffer[6]   ; spi_master:inst490|rx_buffer[7]   ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.122      ; 0.581      ;
; 0.347  ; spi_master:inst490|rx_buffer[2]   ; spi_master:inst490|rx_data[2]     ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.122      ; 0.583      ;
; 0.350  ; spi_master:inst490|rx_buffer[2]   ; spi_master:inst490|rx_buffer[3]   ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.122      ; 0.586      ;
; 0.358  ; spi_master:inst490|rx_buffer[3]   ; spi_master:inst490|rx_buffer[4]   ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.122      ; 0.594      ;
; 0.360  ; spi_master:inst490|rx_buffer[4]   ; spi_master:inst490|rx_buffer[5]   ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.122      ; 0.596      ;
; 0.364  ; spi_master:inst490|clk_toggles[3] ; spi_master:inst490|clk_toggles[3] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.122      ; 0.600      ;
; 0.365  ; spi_master:inst490|clk_toggles[2] ; spi_master:inst490|clk_toggles[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.122      ; 0.601      ;
; 0.372  ; spi_master:inst490|rx_buffer[1]   ; spi_master:inst490|rx_buffer[2]   ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.122      ; 0.608      ;
; 0.380  ; spi_master:inst490|rx_buffer[5]   ; spi_master:inst490|rx_buffer[6]   ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.122      ; 0.616      ;
; 0.385  ; spi_master:inst490|clk_toggles[1] ; spi_master:inst490|clk_toggles[1] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.122      ; 0.621      ;
; 0.397  ; spi_master:inst490|clk_toggles[4] ; spi_master:inst490|clk_toggles[4] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.122      ; 0.633      ;
; 0.404  ; spi_master:inst490|clk_toggles[0] ; spi_master:inst490|clk_toggles[0] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.122      ; 0.640      ;
; 0.405  ; spi_master:inst490|rx_buffer[5]   ; spi_master:inst490|rx_data[5]     ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.122      ; 0.641      ;
; 0.418  ; spi_master:inst490|tx_buffer[3]   ; spi_master:inst490|tx_buffer[4]   ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.124      ; 0.656      ;
; 0.439  ; spi_master:inst490|rx_buffer[7]   ; spi_master:inst490|rx_data[7]     ; inst4|altpll_component|auto_generated|pll1|clk[1] ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.560      ;
; 0.441  ; spi_master:inst490|tx_buffer[6]   ; spi_master:inst490|tx_buffer[7]   ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.122      ; 0.677      ;
; 0.443  ; spi_master:inst490|rx_buffer[3]   ; spi_master:inst490|rx_data[3]     ; inst4|altpll_component|auto_generated|pll1|clk[1] ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.222      ; 0.749      ;
; 0.453  ; spi_master:inst490|rx_buffer[0]   ; spi_master:inst490|rx_buffer[1]   ; inst4|altpll_component|auto_generated|pll1|clk[1] ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.574      ;
; 0.453  ; spi_master:inst490|tx_buffer[4]   ; spi_master:inst490|tx_buffer[5]   ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.122      ; 0.689      ;
; 0.454  ; spi_master:inst490|tx_buffer[5]   ; spi_master:inst490|tx_buffer[6]   ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.122      ; 0.690      ;
; 0.454  ; spi_master:inst490|count[31]      ; spi_master:inst490|count[31]      ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.123      ; 0.691      ;
; 0.458  ; spi_master:inst490|rx_buffer[0]   ; spi_master:inst490|rx_data[0]     ; inst4|altpll_component|auto_generated|pll1|clk[1] ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.579      ;
; 0.460  ; spi_master:inst490|rx_buffer[6]   ; spi_master:inst490|rx_buffer[7]   ; inst4|altpll_component|auto_generated|pll1|clk[1] ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.581      ;
; 0.462  ; spi_master:inst490|rx_buffer[2]   ; spi_master:inst490|rx_data[2]     ; inst4|altpll_component|auto_generated|pll1|clk[1] ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.583      ;
; 0.465  ; spi_master:inst490|rx_buffer[2]   ; spi_master:inst490|rx_buffer[3]   ; inst4|altpll_component|auto_generated|pll1|clk[1] ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.586      ;
; 0.473  ; spi_master:inst490|rx_buffer[3]   ; spi_master:inst490|rx_buffer[4]   ; inst4|altpll_component|auto_generated|pll1|clk[1] ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.594      ;
; 0.474  ; spi_master:inst490|tx_buffer[0]   ; spi_master:inst490|tx_buffer[1]   ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.122      ; 0.710      ;
; 0.475  ; spi_master:inst490|rx_buffer[4]   ; spi_master:inst490|rx_buffer[5]   ; inst4|altpll_component|auto_generated|pll1|clk[1] ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.596      ;
; 0.475  ; spi_master:inst490|count[21]      ; spi_master:inst490|count[21]      ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.123      ; 0.712      ;
; 0.479  ; spi_master:inst490|clk_toggles[3] ; spi_master:inst490|clk_toggles[3] ; inst4|altpll_component|auto_generated|pll1|clk[1] ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.600      ;
; 0.480  ; spi_master:inst490|clk_toggles[2] ; spi_master:inst490|clk_toggles[2] ; inst4|altpll_component|auto_generated|pll1|clk[1] ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.601      ;
+--------+-----------------------------------+-----------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'inst4|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                                                                       ;
+-------+-------------------------------------------+-----------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                 ; To Node                                                                                                         ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------+-----------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.178 ; vga80x40:inst7|ctrm:\counters:U_CHRY|c[1] ; vga80x40:inst7|ctrm:\counters:U_CHRY|c[1]                                                                       ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.045      ; 0.307      ;
; 0.186 ; vga80x40:inst7|ctrm:\counters:U_CHRY|c[2] ; vga80x40:inst7|ctrm:\counters:U_CHRY|c[2]                                                                       ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; vga80x40:inst7|losr:U_LOSR|data[0]        ; vga80x40:inst7|losr:U_LOSR|data[0]                                                                              ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga80x40:inst7|ctrm:\counters:U_CHRX|c[2] ; vga80x40:inst7|ctrm:\counters:U_CHRX|c[2]                                                                       ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga80x40:inst7|ctrm:\counters:U_CHRX|c[1] ; vga80x40:inst7|ctrm:\counters:U_CHRX|c[1]                                                                       ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.307      ;
; 0.191 ; 74165:inst103|70                          ; 74165:inst103|79                                                                                                ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.313      ;
; 0.193 ; vga80x40:inst7|\hw_cursor:counter[0]      ; vga80x40:inst7|\hw_cursor:counter[0]                                                                            ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; vga80x40:inst7|ctrm:\counters:U_CHRY|c[0] ; vga80x40:inst7|ctrm:\counters:U_CHRY|c[0]                                                                       ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.314      ;
; 0.253 ; Microcomputer:inst|T80s:cpu1|T80:u0|M1_n  ; 74373:inst59|17                                                                                                 ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.424      ;
; 0.255 ; vga80x40:inst7|losr:U_LOSR|data[0]        ; vga80x40:inst7|losr:U_LOSR|data[1]                                                                              ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.375      ;
; 0.259 ; 74165:inst103|84                          ; 74165:inst103|93                                                                                                ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.381      ;
; 0.264 ; 74165:inst103|79                          ; 74165:inst103|84                                                                                                ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.386      ;
; 0.292 ; vga80x40:inst7|\hw_cursor:counter[11]     ; vga80x40:inst7|\hw_cursor:counter[11]                                                                           ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.413      ;
; 0.292 ; vga80x40:inst7|\hw_cursor:counter[2]      ; vga80x40:inst7|\hw_cursor:counter[2]                                                                            ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.413      ;
; 0.293 ; vga80x40:inst7|\hw_cursor:counter[18]     ; vga80x40:inst7|\hw_cursor:counter[18]                                                                           ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.414      ;
; 0.293 ; vga80x40:inst7|\hw_cursor:counter[12]     ; vga80x40:inst7|\hw_cursor:counter[12]                                                                           ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.414      ;
; 0.293 ; vga80x40:inst7|\hw_cursor:counter[10]     ; vga80x40:inst7|\hw_cursor:counter[10]                                                                           ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.414      ;
; 0.293 ; vga80x40:inst7|\hw_cursor:counter[9]      ; vga80x40:inst7|\hw_cursor:counter[9]                                                                            ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.414      ;
; 0.293 ; vga80x40:inst7|\hw_cursor:counter[4]      ; vga80x40:inst7|\hw_cursor:counter[4]                                                                            ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.414      ;
; 0.294 ; vga80x40:inst7|losr:U_LOSR|data[6]        ; vga80x40:inst7|losr:U_LOSR|data[7]                                                                              ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; vga80x40:inst7|\hw_cursor:counter[20]     ; vga80x40:inst7|\hw_cursor:counter[20]                                                                           ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.415      ;
; 0.294 ; vga80x40:inst7|\hw_cursor:counter[17]     ; vga80x40:inst7|\hw_cursor:counter[17]                                                                           ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.415      ;
; 0.294 ; vga80x40:inst7|\hw_cursor:counter[16]     ; vga80x40:inst7|\hw_cursor:counter[16]                                                                           ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.415      ;
; 0.294 ; vga80x40:inst7|\hw_cursor:counter[15]     ; vga80x40:inst7|\hw_cursor:counter[15]                                                                           ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.415      ;
; 0.294 ; vga80x40:inst7|\hw_cursor:counter[14]     ; vga80x40:inst7|\hw_cursor:counter[14]                                                                           ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.415      ;
; 0.294 ; vga80x40:inst7|\hw_cursor:counter[13]     ; vga80x40:inst7|\hw_cursor:counter[13]                                                                           ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.415      ;
; 0.294 ; vga80x40:inst7|\hw_cursor:counter[8]      ; vga80x40:inst7|\hw_cursor:counter[8]                                                                            ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.415      ;
; 0.294 ; vga80x40:inst7|\hw_cursor:counter[7]      ; vga80x40:inst7|\hw_cursor:counter[7]                                                                            ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.415      ;
; 0.294 ; vga80x40:inst7|\hw_cursor:counter[6]      ; vga80x40:inst7|\hw_cursor:counter[6]                                                                            ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.415      ;
; 0.294 ; vga80x40:inst7|\hw_cursor:counter[3]      ; vga80x40:inst7|\hw_cursor:counter[3]                                                                            ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.415      ;
; 0.295 ; vga80x40:inst7|losr:U_LOSR|data[5]        ; vga80x40:inst7|losr:U_LOSR|data[6]                                                                              ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; vga80x40:inst7|losr:U_LOSR|data[4]        ; vga80x40:inst7|losr:U_LOSR|data[5]                                                                              ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; vga80x40:inst7|losr:U_LOSR|data[1]        ; vga80x40:inst7|losr:U_LOSR|data[2]                                                                              ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; vga80x40:inst7|\hw_cursor:counter[21]     ; vga80x40:inst7|\hw_cursor:counter[21]                                                                           ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.416      ;
; 0.295 ; vga80x40:inst7|\hw_cursor:counter[19]     ; vga80x40:inst7|\hw_cursor:counter[19]                                                                           ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.416      ;
; 0.295 ; vga80x40:inst7|\hw_cursor:counter[5]      ; vga80x40:inst7|\hw_cursor:counter[5]                                                                            ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.416      ;
; 0.296 ; vga80x40:inst7|losr:U_LOSR|data[3]        ; vga80x40:inst7|losr:U_LOSR|data[4]                                                                              ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.416      ;
; 0.296 ; vga80x40:inst7|losr:U_LOSR|data[2]        ; vga80x40:inst7|losr:U_LOSR|data[3]                                                                              ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.416      ;
; 0.299 ; vga80x40:inst7|\hw_cursor:counter[1]      ; vga80x40:inst7|\hw_cursor:counter[1]                                                                            ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.420      ;
; 0.299 ; vga80x40:inst7|ctrm:\counters:U_HCTR|c[2] ; vga80x40:inst7|ctrm:\counters:U_HCTR|c[2]                                                                       ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.044      ; 0.427      ;
; 0.302 ; vga80x40:inst7|ctrm:\counters:U_HCTR|c[5] ; vga80x40:inst7|ctrm:\counters:U_HCTR|c[5]                                                                       ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.044      ; 0.430      ;
; 0.303 ; vga80x40:inst7|ctrm:\counters:U_HCTR|c[6] ; vga80x40:inst7|ctrm:\counters:U_HCTR|c[6]                                                                       ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.044      ; 0.431      ;
; 0.305 ; vga80x40:inst7|ctrm:\counters:U_VCTR|c[1] ; vga80x40:inst7|ctrm:\counters:U_VCTR|c[1]                                                                       ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.426      ;
; 0.306 ; vga80x40:inst7|\hw_cursor:counter[22]     ; vga80x40:inst7|\hw_cursor:counter[22]                                                                           ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; vga80x40:inst7|ctrm:\counters:U_VCTR|c[4] ; vga80x40:inst7|ctrm:\counters:U_VCTR|c[4]                                                                       ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.427      ;
; 0.307 ; vga80x40:inst7|ctrm:\counters:U_HCTR|c[0] ; vga80x40:inst7|ctrm:\counters:U_HCTR|c[0]                                                                       ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.044      ; 0.435      ;
; 0.308 ; vga80x40:inst7|ctrm:\counters:U_VCTR|c[7] ; vga80x40:inst7|ctrm:\counters:U_VCTR|c[7]                                                                       ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.429      ;
; 0.308 ; vga80x40:inst7|ctrm:\counters:U_VCTR|c[5] ; vga80x40:inst7|ctrm:\counters:U_VCTR|c[5]                                                                       ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.429      ;
; 0.309 ; vga80x40:inst7|ctrm:\counters:U_VCTR|c[8] ; vga80x40:inst7|ctrm:\counters:U_VCTR|c[8]                                                                       ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.430      ;
; 0.309 ; vga80x40:inst7|ctrm:\counters:U_VCTR|c[6] ; vga80x40:inst7|ctrm:\counters:U_VCTR|c[6]                                                                       ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.430      ;
; 0.338 ; vga80x40:inst7|ctrm:\counters:U_CHRX|c[1] ; vga80x40:inst7|ctrm:\counters:U_CHRX|c[2]                                                                       ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.458      ;
; 0.339 ; vga80x40:inst7|ctrm:\counters:U_CHRX|c[0] ; vga80x40:inst7|ctrm:\counters:U_CHRX|c[2]                                                                       ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.459      ;
; 0.341 ; vga80x40:inst7|ctrm:\counters:U_CHRX|c[0] ; vga80x40:inst7|ctrm:\counters:U_CHRX|c[1]                                                                       ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.461      ;
; 0.354 ; vga80x40:inst7|ctrm:\counters:U_CHRY|c[0] ; FPGA_ROM:inst240|altsyncram:altsyncram_component|altsyncram_b2a1:auto_generated|ram_block1a2~porta_address_reg0 ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.228      ; 0.686      ;
; 0.355 ; vga80x40:inst7|ctrm:\counters:U_HCTR|c[7] ; vga80x40:inst7|ctrm:\counters:U_HCTR|c[7]                                                                       ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.044      ; 0.483      ;
; 0.363 ; vga80x40:inst7|\hw_cursor:counter[0]      ; vga80x40:inst7|\hw_cursor:counter[1]                                                                            ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.485      ;
; 0.367 ; Microcomputer:inst|T80s:cpu1|WR_n         ; 74164:inst37|3                                                                                                  ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 1.265      ; 1.816      ;
; 0.388 ; Microcomputer:inst|T80s:cpu1|MREQ_n       ; 74373:inst59|15                                                                                                 ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.224      ; 0.712      ;
; 0.404 ; Microcomputer:inst|cpuClkCount[0]         ; Microcomputer:inst|cpuClkCount[0]                                                                               ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.111      ; 0.629      ;
; 0.405 ; Microcomputer:inst|T80s:cpu1|T80:u0|M1_n  ; 74373:inst59|18                                                                                                 ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.258      ; 0.763      ;
; 0.407 ; vga80x40:inst7|losr:U_LOSR|data[7]        ; vga80x40:inst7|B                                                                                                ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.527      ;
; 0.411 ; vga80x40:inst7|losr:U_LOSR|data[7]        ; vga80x40:inst7|R                                                                                                ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.531      ;
; 0.412 ; vga80x40:inst7|losr:U_LOSR|data[7]        ; vga80x40:inst7|G                                                                                                ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.532      ;
; 0.441 ; vga80x40:inst7|\hw_cursor:counter[2]      ; vga80x40:inst7|\hw_cursor:counter[3]                                                                            ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.562      ;
; 0.442 ; vga80x40:inst7|\hw_cursor:counter[10]     ; vga80x40:inst7|\hw_cursor:counter[11]                                                                           ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.563      ;
; 0.442 ; vga80x40:inst7|\hw_cursor:counter[12]     ; vga80x40:inst7|\hw_cursor:counter[13]                                                                           ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.563      ;
; 0.442 ; vga80x40:inst7|\hw_cursor:counter[18]     ; vga80x40:inst7|\hw_cursor:counter[19]                                                                           ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.563      ;
; 0.442 ; vga80x40:inst7|\hw_cursor:counter[4]      ; vga80x40:inst7|\hw_cursor:counter[5]                                                                            ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.563      ;
; 0.443 ; vga80x40:inst7|\hw_cursor:counter[8]      ; vga80x40:inst7|\hw_cursor:counter[9]                                                                            ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.564      ;
; 0.443 ; vga80x40:inst7|\hw_cursor:counter[16]     ; vga80x40:inst7|\hw_cursor:counter[17]                                                                           ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.564      ;
; 0.443 ; vga80x40:inst7|\hw_cursor:counter[14]     ; vga80x40:inst7|\hw_cursor:counter[15]                                                                           ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.564      ;
; 0.443 ; vga80x40:inst7|\hw_cursor:counter[6]      ; vga80x40:inst7|\hw_cursor:counter[7]                                                                            ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.564      ;
; 0.443 ; vga80x40:inst7|\hw_cursor:counter[20]     ; vga80x40:inst7|\hw_cursor:counter[21]                                                                           ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.564      ;
; 0.446 ; vga80x40:inst7|ctrm:\counters:U_HCTR|c[1] ; vga80x40:inst7|ctrm:\counters:U_HCTR|c[2]                                                                       ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.044      ; 0.574      ;
; 0.451 ; vga80x40:inst7|\hw_cursor:counter[1]      ; vga80x40:inst7|\hw_cursor:counter[2]                                                                            ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.572      ;
; 0.451 ; vga80x40:inst7|\hw_cursor:counter[11]     ; vga80x40:inst7|\hw_cursor:counter[12]                                                                           ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.571      ;
; 0.451 ; vga80x40:inst7|\hw_cursor:counter[9]      ; vga80x40:inst7|\hw_cursor:counter[10]                                                                           ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.572      ;
; 0.451 ; vga80x40:inst7|ctrm:\counters:U_HCTR|c[5] ; vga80x40:inst7|ctrm:\counters:U_HCTR|c[6]                                                                       ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.044      ; 0.579      ;
; 0.452 ; vga80x40:inst7|\hw_cursor:counter[17]     ; vga80x40:inst7|\hw_cursor:counter[18]                                                                           ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.573      ;
; 0.452 ; vga80x40:inst7|\hw_cursor:counter[3]      ; vga80x40:inst7|\hw_cursor:counter[4]                                                                            ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.573      ;
; 0.452 ; vga80x40:inst7|\hw_cursor:counter[15]     ; vga80x40:inst7|\hw_cursor:counter[16]                                                                           ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.573      ;
; 0.452 ; vga80x40:inst7|\hw_cursor:counter[13]     ; vga80x40:inst7|\hw_cursor:counter[14]                                                                           ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.573      ;
; 0.452 ; vga80x40:inst7|\hw_cursor:counter[7]      ; vga80x40:inst7|\hw_cursor:counter[8]                                                                            ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.573      ;
; 0.453 ; vga80x40:inst7|ctrm:\counters:U_HCTR|c[3] ; vga80x40:inst7|ctrm:\counters:U_HCTR|c[3]                                                                       ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.044      ; 0.581      ;
; 0.453 ; vga80x40:inst7|\hw_cursor:counter[19]     ; vga80x40:inst7|\hw_cursor:counter[20]                                                                           ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.574      ;
; 0.453 ; vga80x40:inst7|\hw_cursor:counter[5]      ; vga80x40:inst7|\hw_cursor:counter[6]                                                                            ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.574      ;
; 0.453 ; vga80x40:inst7|\hw_cursor:counter[21]     ; vga80x40:inst7|\hw_cursor:counter[22]                                                                           ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.574      ;
; 0.454 ; vga80x40:inst7|ctrm:\counters:U_VCTR|c[3] ; vga80x40:inst7|ctrm:\counters:U_VCTR|c[4]                                                                       ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.575      ;
; 0.454 ; vga80x40:inst7|\hw_cursor:counter[1]      ; vga80x40:inst7|\hw_cursor:counter[3]                                                                            ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.575      ;
; 0.454 ; vga80x40:inst7|\hw_cursor:counter[9]      ; vga80x40:inst7|\hw_cursor:counter[11]                                                                           ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.575      ;
; 0.454 ; vga80x40:inst7|\hw_cursor:counter[11]     ; vga80x40:inst7|\hw_cursor:counter[13]                                                                           ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.574      ;
; 0.455 ; vga80x40:inst7|\hw_cursor:counter[17]     ; vga80x40:inst7|\hw_cursor:counter[19]                                                                           ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.576      ;
; 0.455 ; vga80x40:inst7|\hw_cursor:counter[3]      ; vga80x40:inst7|\hw_cursor:counter[5]                                                                            ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.576      ;
; 0.455 ; vga80x40:inst7|\hw_cursor:counter[7]      ; vga80x40:inst7|\hw_cursor:counter[9]                                                                            ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.576      ;
; 0.455 ; vga80x40:inst7|\hw_cursor:counter[15]     ; vga80x40:inst7|\hw_cursor:counter[17]                                                                           ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.576      ;
; 0.455 ; vga80x40:inst7|\hw_cursor:counter[13]     ; vga80x40:inst7|\hw_cursor:counter[15]                                                                           ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.576      ;
; 0.456 ; vga80x40:inst7|ctrm:\counters:U_VCTR|c[2] ; vga80x40:inst7|vsync_int                                                                                        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.032      ; 0.572      ;
; 0.456 ; vga80x40:inst7|\hw_cursor:counter[5]      ; vga80x40:inst7|\hw_cursor:counter[7]                                                                            ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.577      ;
; 0.456 ; vga80x40:inst7|\hw_cursor:counter[19]     ; vga80x40:inst7|\hw_cursor:counter[21]                                                                           ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.577      ;
; 0.457 ; vga80x40:inst7|ctrm:\counters:U_HCTR|c[8] ; vga80x40:inst7|ctrm:\counters:U_HCTR|c[8]                                                                       ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.044      ; 0.585      ;
+-------+-------------------------------------------+-----------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'inst4|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                  ;
+-------+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                          ; To Node                                                                                            ; Launch Clock                                                                                     ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.182 ; Microcomputer:inst|T80s:cpu1|T80:u0|M1_n                                                           ; 74373:inst59|17                                                                                    ; Microcomputer:inst|cpuClock                                                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.142      ; 0.424      ;
; 0.191 ; 74165:inst103|70                                                                                   ; 74165:inst103|79                                                                                   ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.313      ;
; 0.198 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.560      ;
; 0.205 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.557      ;
; 0.259 ; 74165:inst103|84                                                                                   ; 74165:inst103|93                                                                                   ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.381      ;
; 0.264 ; 74165:inst103|79                                                                                   ; 74165:inst103|84                                                                                   ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.386      ;
; 0.291 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[7]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[7]    ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.412      ;
; 0.292 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[5]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[5]    ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.413      ;
; 0.293 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[13]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[13]   ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.414      ;
; 0.293 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[11]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[11]   ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.414      ;
; 0.293 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[9]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[9]    ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.414      ;
; 0.293 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[3]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[3]    ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.414      ;
; 0.294 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[15]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[15]   ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.415      ;
; 0.294 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[14]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[14]   ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.415      ;
; 0.294 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]    ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.415      ;
; 0.294 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[6]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[6]    ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.415      ;
; 0.294 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[1]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[1]    ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.415      ;
; 0.295 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[12]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[12]   ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.416      ;
; 0.295 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[10]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[10]   ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.416      ;
; 0.295 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[2]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[2]    ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.416      ;
; 0.297 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[0]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[0]    ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.426      ;
; 0.302 ; Microcomputer:inst|cpuClkCount[0]                                                                  ; Microcomputer:inst|cpuClkCount[0]                                                                  ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.213      ; 0.629      ;
; 0.308 ; Microcomputer:inst|T80s:cpu1|WR_n                                                                  ; 74164:inst37|3                                                                                     ; Microcomputer:inst|cpuClock                                                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.324      ; 1.816      ;
; 0.317 ; Microcomputer:inst|T80s:cpu1|MREQ_n                                                                ; 74373:inst59|15                                                                                    ; Microcomputer:inst|cpuClock                                                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.295      ; 0.712      ;
; 0.334 ; Microcomputer:inst|T80s:cpu1|T80:u0|M1_n                                                           ; 74373:inst59|18                                                                                    ; Microcomputer:inst|cpuClock                                                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.329      ; 0.763      ;
; 0.356 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[5]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.718      ;
; 0.357 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[9]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[9]  ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.213      ; 0.684      ;
; 0.359 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[6]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.721      ;
; 0.376 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[0]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[0]  ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.213      ; 0.703      ;
; 0.377 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.213      ; 0.704      ;
; 0.381 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[18] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[18] ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.213      ; 0.708      ;
; 0.382 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.213      ; 0.709      ;
; 0.383 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[5]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[5]  ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.213      ; 0.710      ;
; 0.383 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[2]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[2]  ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.213      ; 0.710      ;
; 0.384 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[17] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[17] ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.213      ; 0.711      ;
; 0.384 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[12] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[12] ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.213      ; 0.711      ;
; 0.386 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[19] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[19] ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.213      ; 0.713      ;
; 0.386 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.213      ; 0.713      ;
; 0.403 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[6]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[6]  ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.213      ; 0.730      ;
; 0.412 ; Microcomputer:inst|T80s:cpu1|IORQ_n                                                                ; 74373:inst59|13                                                                                    ; Microcomputer:inst|cpuClock                                                                      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.657      ; 1.169      ;
; 0.422 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[7]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.784      ;
; 0.425 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.787      ;
; 0.433 ; FPGA_IN_CDSB-                                                                                      ; 74164:inst37|3                                                                                     ; FPGA_IN_CDSB-                                                                                    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.808      ; 2.435      ;
; 0.440 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[7]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]    ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.561      ;
; 0.441 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[5]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[6]    ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.562      ;
; 0.442 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[3]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]    ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.563      ;
; 0.442 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[13]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[14]   ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.563      ;
; 0.442 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[11]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[12]   ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.563      ;
; 0.442 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[9]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[10]   ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.563      ;
; 0.443 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[15]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16]   ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.564      ;
; 0.443 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[1]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[2]    ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.564      ;
; 0.449 ; Microcomputer:inst|cpuClkCount[0]                                                                  ; Microcomputer:inst|cpuClkCount[1]                                                                  ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.213      ; 0.776      ;
; 0.450 ; Microcomputer:inst|cpuClkCount[5]                                                                  ; Microcomputer:inst|cpuClkCount[5]                                                                  ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.213      ; 0.777      ;
; 0.450 ; Microcomputer:inst|cpuClkCount[5]                                                                  ; Microcomputer:inst|cpuClkCount[3]                                                                  ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.213      ; 0.777      ;
; 0.450 ; Microcomputer:inst|cpuClkCount[5]                                                                  ; Microcomputer:inst|cpuClkCount[0]                                                                  ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.213      ; 0.777      ;
; 0.450 ; Microcomputer:inst|cpuClkCount[5]                                                                  ; Microcomputer:inst|cpuClkCount[1]                                                                  ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.213      ; 0.777      ;
; 0.450 ; Microcomputer:inst|cpuClkCount[5]                                                                  ; Microcomputer:inst|cpuClkCount[2]                                                                  ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.213      ; 0.777      ;
; 0.450 ; Microcomputer:inst|cpuClkCount[5]                                                                  ; Microcomputer:inst|cpuClkCount[4]                                                                  ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.213      ; 0.777      ;
; 0.452 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[6]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[7]    ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.573      ;
; 0.452 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[9]    ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.573      ;
; 0.452 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[14]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[15]   ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.573      ;
; 0.452 ; Microcomputer:inst|cpuClkCount[0]                                                                  ; Microcomputer:inst|cpuClkCount[2]                                                                  ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.213      ; 0.779      ;
; 0.453 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[12]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[13]   ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.574      ;
; 0.453 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[10]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[11]   ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.574      ;
; 0.453 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[2]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[3]    ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.574      ;
; 0.455 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[6]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]    ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.576      ;
; 0.455 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[10]   ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.576      ;
; 0.455 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[14]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16]   ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.576      ;
; 0.456 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[2]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]    ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.577      ;
; 0.456 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[12]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[14]   ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.577      ;
; 0.456 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[10]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[12]   ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.577      ;
; 0.465 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[15] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[15] ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.213      ; 0.792      ;
; 0.469 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[13] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[13] ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.213      ; 0.796      ;
; 0.469 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[10] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[10] ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.213      ; 0.796      ;
; 0.470 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[20] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[20] ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.213      ; 0.797      ;
; 0.478 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[3]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[3]  ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.213      ; 0.805      ;
; 0.479 ; Microcomputer:inst|cpuClkCount[2]                                                                  ; Microcomputer:inst|cpuClkCount[2]                                                                  ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.213      ; 0.806      ;
; 0.480 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[7]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[7]  ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.213      ; 0.807      ;
; 0.481 ; Microcomputer:inst|cpuClkCount[3]                                                                  ; Microcomputer:inst|cpuClkCount[3]                                                                  ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.213      ; 0.808      ;
; 0.482 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[14] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[14] ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.213      ; 0.809      ;
; 0.486 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[1]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[1]  ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.213      ; 0.813      ;
; 0.488 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[9]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.850      ;
; 0.491 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[10]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.853      ;
; 0.495 ; Microcomputer:inst|cpuClkCount[1]                                                                  ; Microcomputer:inst|cpuClkCount[1]                                                                  ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.213      ; 0.822      ;
; 0.500 ; Microcomputer:inst|cpuClkCount[3]                                                                  ; Microcomputer:inst|cpuClkCount[5]                                                                  ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.213      ; 0.827      ;
; 0.500 ; Microcomputer:inst|cpuClkCount[3]                                                                  ; Microcomputer:inst|cpuClkCount[0]                                                                  ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.213      ; 0.827      ;
; 0.500 ; Microcomputer:inst|cpuClkCount[3]                                                                  ; Microcomputer:inst|cpuClkCount[1]                                                                  ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.213      ; 0.827      ;
; 0.500 ; Microcomputer:inst|cpuClkCount[3]                                                                  ; Microcomputer:inst|cpuClkCount[2]                                                                  ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.213      ; 0.827      ;
; 0.500 ; Microcomputer:inst|cpuClkCount[3]                                                                  ; Microcomputer:inst|cpuClkCount[4]                                                                  ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.213      ; 0.827      ;
; 0.503 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[7]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[9]    ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.624      ;
; 0.504 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[5]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[7]    ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.625      ;
; 0.505 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[3]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[5]    ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.626      ;
; 0.505 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[13]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[15]   ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.626      ;
; 0.505 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[11]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[13]   ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.626      ;
; 0.505 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[9]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[11]   ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.626      ;
; 0.506 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[1]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[3]    ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.627      ;
; 0.506 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[7]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[10]   ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.627      ;
; 0.506 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[9]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[10] ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.213      ; 0.833      ;
; 0.507 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[5]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]    ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.628      ;
; 0.508 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[3]    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[6]    ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.629      ;
+-------+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]'                                                                                                                                                                                                           ;
+-------+-----------------------------------------+-----------------------------------------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                               ; To Node                                 ; Launch Clock                                                                                    ; Latch Clock                                                                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------+-----------------------------------------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.185 ; spi_16bit_master:inst347|sclk           ; spi_16bit_master:inst347|sclk           ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; spi_16bit_master:inst347|ss_n[0]        ; spi_16bit_master:inst347|ss_n[0]        ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; spi_16bit_master:inst347|ss_n[1]        ; spi_16bit_master:inst347|ss_n[1]        ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; spi_16bit_master:inst347|assert_data    ; spi_16bit_master:inst347|assert_data    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; spi_16bit_master:inst347|clk_ratio[31]  ; spi_16bit_master:inst347|clk_ratio[31]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 0.038      ; 0.307      ;
; 0.203 ; spi_16bit_master:inst347|rx_buffer[6]   ; spi_16bit_master:inst347|rx_buffer[7]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 0.038      ; 0.325      ;
; 0.204 ; spi_16bit_master:inst347|rx_buffer[3]   ; spi_16bit_master:inst347|rx_buffer[4]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 0.038      ; 0.326      ;
; 0.211 ; spi_16bit_master:inst347|clk_toggles[5] ; spi_16bit_master:inst347|clk_toggles[5] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 0.038      ; 0.333      ;
; 0.250 ; spi_16bit_master:inst347|tx_buffer[12]  ; spi_16bit_master:inst347|tx_buffer[13]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 0.038      ; 0.372      ;
; 0.250 ; spi_16bit_master:inst347|tx_buffer[5]   ; spi_16bit_master:inst347|tx_buffer[6]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 0.038      ; 0.372      ;
; 0.251 ; spi_16bit_master:inst347|tx_buffer[13]  ; spi_16bit_master:inst347|tx_buffer[14]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 0.038      ; 0.373      ;
; 0.251 ; spi_16bit_master:inst347|tx_buffer[9]   ; spi_16bit_master:inst347|tx_buffer[10]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 0.038      ; 0.373      ;
; 0.251 ; spi_16bit_master:inst347|tx_buffer[7]   ; spi_16bit_master:inst347|tx_buffer[8]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 0.038      ; 0.373      ;
; 0.252 ; spi_16bit_master:inst347|tx_buffer[14]  ; spi_16bit_master:inst347|tx_buffer[15]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 0.038      ; 0.374      ;
; 0.252 ; spi_16bit_master:inst347|tx_buffer[1]   ; spi_16bit_master:inst347|tx_buffer[2]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 0.038      ; 0.374      ;
; 0.264 ; spi_16bit_master:inst347|rx_buffer[4]   ; spi_16bit_master:inst347|rx_buffer[5]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 0.038      ; 0.386      ;
; 0.268 ; spi_16bit_master:inst347|rx_buffer[0]   ; spi_16bit_master:inst347|rx_data[0]     ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 0.038      ; 0.390      ;
; 0.269 ; spi_16bit_master:inst347|rx_buffer[5]   ; spi_16bit_master:inst347|rx_buffer[6]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 0.038      ; 0.391      ;
; 0.269 ; spi_16bit_master:inst347|rx_buffer[2]   ; spi_16bit_master:inst347|rx_buffer[3]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 0.038      ; 0.391      ;
; 0.271 ; spi_16bit_master:inst347|rx_buffer[5]   ; spi_16bit_master:inst347|rx_data[5]     ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 0.038      ; 0.393      ;
; 0.271 ; spi_16bit_master:inst347|rx_buffer[1]   ; spi_16bit_master:inst347|rx_data[1]     ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 0.038      ; 0.393      ;
; 0.271 ; spi_16bit_master:inst347|rx_buffer[1]   ; spi_16bit_master:inst347|rx_buffer[2]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 0.038      ; 0.393      ;
; 0.271 ; spi_16bit_master:inst347|rx_buffer[0]   ; spi_16bit_master:inst347|rx_buffer[1]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 0.038      ; 0.393      ;
; 0.272 ; spi_16bit_master:inst347|rx_buffer[2]   ; spi_16bit_master:inst347|rx_data[2]     ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 0.038      ; 0.394      ;
; 0.294 ; spi_16bit_master:inst347|tx_buffer[6]   ; spi_16bit_master:inst347|tx_buffer[7]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 0.038      ; 0.416      ;
; 0.295 ; spi_16bit_master:inst347|tx_buffer[8]   ; spi_16bit_master:inst347|tx_buffer[9]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 0.038      ; 0.417      ;
; 0.296 ; spi_16bit_master:inst347|tx_buffer[4]   ; spi_16bit_master:inst347|tx_buffer[5]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 0.038      ; 0.418      ;
; 0.296 ; spi_16bit_master:inst347|clk_toggles[3] ; spi_16bit_master:inst347|clk_toggles[3] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 0.038      ; 0.418      ;
; 0.297 ; spi_16bit_master:inst347|tx_buffer[10]  ; spi_16bit_master:inst347|tx_buffer[11]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 0.038      ; 0.419      ;
; 0.298 ; spi_16bit_master:inst347|clk_toggles[4] ; spi_16bit_master:inst347|clk_toggles[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 0.038      ; 0.420      ;
; 0.298 ; spi_16bit_master:inst347|clk_toggles[1] ; spi_16bit_master:inst347|clk_toggles[1] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 0.038      ; 0.420      ;
; 0.298 ; spi_16bit_master:inst347|clk_toggles[2] ; spi_16bit_master:inst347|clk_toggles[2] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 0.038      ; 0.420      ;
; 0.323 ; spi_16bit_master:inst347|clk_toggles[0] ; spi_16bit_master:inst347|clk_toggles[0] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 0.038      ; 0.445      ;
; 0.327 ; spi_16bit_master:inst347|clk_ratio[31]  ; spi_16bit_master:inst347|ss_n[0]        ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 0.038      ; 0.449      ;
; 0.333 ; spi_16bit_master:inst347|clk_ratio[31]  ; spi_16bit_master:inst347|ss_n[1]        ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 0.038      ; 0.455      ;
; 0.335 ; spi_16bit_master:inst347|tx_buffer[11]  ; spi_16bit_master:inst347|tx_buffer[12]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 0.036      ; 0.455      ;
; 0.335 ; spi_16bit_master:inst347|tx_buffer[3]   ; spi_16bit_master:inst347|tx_buffer[4]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 0.038      ; 0.457      ;
; 0.348 ; spi_16bit_master:inst347|rx_buffer[7]   ; spi_16bit_master:inst347|rx_data[7]     ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 0.038      ; 0.470      ;
; 0.351 ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|clk_ratio[31]  ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 1.224      ; 1.689      ;
; 0.352 ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|sclk           ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 1.224      ; 1.690      ;
; 0.363 ; spi_16bit_master:inst347|tx_buffer[0]   ; spi_16bit_master:inst347|tx_buffer[1]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 0.038      ; 0.485      ;
; 0.380 ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|clk_ratio[31]  ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; -0.500       ; 1.224      ; 1.218      ;
; 0.381 ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|sclk           ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; -0.500       ; 1.224      ; 1.219      ;
; 0.409 ; spi_16bit_master:inst347|tx_buffer[2]   ; spi_16bit_master:inst347|tx_buffer[3]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 0.038      ; 0.531      ;
; 0.429 ; spi_16bit_master:inst347|tx_buffer[15]  ; spi_16bit_master:inst347|mosi~reg0      ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 0.042      ; 0.555      ;
; 0.445 ; spi_16bit_master:inst347|clk_toggles[3] ; spi_16bit_master:inst347|clk_toggles[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 0.038      ; 0.567      ;
; 0.447 ; spi_16bit_master:inst347|clk_toggles[1] ; spi_16bit_master:inst347|clk_toggles[2] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 0.038      ; 0.569      ;
; 0.456 ; spi_16bit_master:inst347|clk_toggles[4] ; spi_16bit_master:inst347|clk_toggles[5] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 0.038      ; 0.578      ;
; 0.456 ; spi_16bit_master:inst347|clk_toggles[2] ; spi_16bit_master:inst347|clk_toggles[3] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 0.038      ; 0.578      ;
; 0.459 ; spi_16bit_master:inst347|clk_toggles[2] ; spi_16bit_master:inst347|clk_toggles[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 0.038      ; 0.581      ;
; 0.464 ; spi_16bit_master:inst347|state          ; spi_16bit_master:inst347|tx_buffer[0]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 0.036      ; 0.584      ;
; 0.472 ; spi_16bit_master:inst347|clk_toggles[0] ; spi_16bit_master:inst347|clk_toggles[1] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 0.038      ; 0.594      ;
; 0.475 ; spi_16bit_master:inst347|clk_toggles[0] ; spi_16bit_master:inst347|clk_toggles[2] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 0.038      ; 0.597      ;
; 0.481 ; spi_16bit_master:inst347|state          ; spi_16bit_master:inst347|tx_buffer[9]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 0.036      ; 0.601      ;
; 0.485 ; spi_16bit_master:inst347|state          ; spi_16bit_master:inst347|tx_buffer[7]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 0.036      ; 0.605      ;
; 0.487 ; spi_16bit_master:inst347|state          ; spi_16bit_master:inst347|tx_buffer[5]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 0.036      ; 0.607      ;
; 0.489 ; spi_16bit_master:inst347|state          ; spi_16bit_master:inst347|tx_buffer[11]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 0.036      ; 0.609      ;
; 0.493 ; spi_16bit_master:inst347|state          ; spi_16bit_master:inst347|assert_data    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 0.037      ; 0.614      ;
; 0.498 ; spi_16bit_master:inst347|count[31]      ; spi_16bit_master:inst347|count[31]      ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 0.038      ; 0.620      ;
; 0.508 ; spi_16bit_master:inst347|clk_toggles[3] ; spi_16bit_master:inst347|clk_toggles[5] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 0.038      ; 0.630      ;
; 0.510 ; spi_16bit_master:inst347|clk_toggles[1] ; spi_16bit_master:inst347|clk_toggles[3] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 0.038      ; 0.632      ;
; 0.513 ; spi_16bit_master:inst347|clk_toggles[1] ; spi_16bit_master:inst347|clk_toggles[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 0.038      ; 0.635      ;
; 0.522 ; spi_16bit_master:inst347|state          ; spi_16bit_master:inst347|tx_buffer[1]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 0.036      ; 0.642      ;
; 0.522 ; spi_16bit_master:inst347|clk_toggles[2] ; spi_16bit_master:inst347|clk_toggles[5] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 0.038      ; 0.644      ;
; 0.524 ; spi_16bit_master:inst347|state          ; spi_16bit_master:inst347|sclk           ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 0.038      ; 0.646      ;
; 0.525 ; spi_16bit_master:inst347|state          ; spi_16bit_master:inst347|tx_buffer[2]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 0.036      ; 0.645      ;
; 0.526 ; spi_16bit_master:inst347|state          ; spi_16bit_master:inst347|tx_buffer[3]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 0.036      ; 0.646      ;
; 0.538 ; spi_16bit_master:inst347|state          ; spi_16bit_master:inst347|tx_buffer[10]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 0.036      ; 0.658      ;
; 0.538 ; spi_16bit_master:inst347|clk_toggles[0] ; spi_16bit_master:inst347|clk_toggles[3] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 0.038      ; 0.660      ;
; 0.540 ; spi_16bit_master:inst347|state          ; spi_16bit_master:inst347|tx_buffer[15]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 0.034      ; 0.658      ;
; 0.540 ; spi_16bit_master:inst347|state          ; spi_16bit_master:inst347|tx_buffer[4]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 0.036      ; 0.660      ;
; 0.541 ; spi_16bit_master:inst347|clk_toggles[0] ; spi_16bit_master:inst347|clk_toggles[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 0.038      ; 0.663      ;
; 0.543 ; spi_16bit_master:inst347|state          ; spi_16bit_master:inst347|tx_buffer[14]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 0.034      ; 0.661      ;
; 0.543 ; spi_16bit_master:inst347|state          ; spi_16bit_master:inst347|tx_buffer[12]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 0.034      ; 0.661      ;
; 0.544 ; spi_16bit_master:inst347|state          ; spi_16bit_master:inst347|tx_buffer[13]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 0.034      ; 0.662      ;
; 0.548 ; spi_16bit_master:inst347|clk_toggles[5] ; spi_16bit_master:inst347|mosi~en        ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 0.039      ; 0.671      ;
; 0.548 ; spi_16bit_master:inst347|state          ; spi_16bit_master:inst347|tx_buffer[8]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 0.036      ; 0.668      ;
; 0.550 ; spi_16bit_master:inst347|state          ; spi_16bit_master:inst347|tx_buffer[6]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 0.036      ; 0.670      ;
; 0.556 ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|count[21]      ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 1.229      ; 1.899      ;
; 0.556 ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|count[24]      ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 1.229      ; 1.899      ;
; 0.556 ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|count[22]      ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 1.229      ; 1.899      ;
; 0.556 ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|count[23]      ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 1.229      ; 1.899      ;
; 0.556 ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|count[27]      ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 1.229      ; 1.899      ;
; 0.556 ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|count[25]      ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 1.229      ; 1.899      ;
; 0.556 ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|count[26]      ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 1.229      ; 1.899      ;
; 0.556 ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|count[28]      ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 1.229      ; 1.899      ;
; 0.556 ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|count[31]      ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 1.229      ; 1.899      ;
; 0.556 ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|count[30]      ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 1.229      ; 1.899      ;
; 0.556 ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|count[9]       ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 1.229      ; 1.899      ;
; 0.556 ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|count[10]      ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 1.229      ; 1.899      ;
; 0.556 ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|count[11]      ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 1.229      ; 1.899      ;
; 0.556 ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|count[12]      ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 1.229      ; 1.899      ;
; 0.566 ; spi_16bit_master:inst347|rx_buffer[3]   ; spi_16bit_master:inst347|rx_data[3]     ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 0.272      ; 0.922      ;
; 0.570 ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|assert_data    ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 1.223      ; 1.907      ;
; 0.576 ; spi_16bit_master:inst347|clk_toggles[1] ; spi_16bit_master:inst347|clk_toggles[5] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 0.038      ; 0.698      ;
; 0.577 ; FPGA_IN_BOARD_RESET-                    ; spi_16bit_master:inst347|assert_data    ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; -0.500       ; 1.223      ; 1.414      ;
; 0.599 ; spi_16bit_master:inst347|count[29]      ; spi_16bit_master:inst347|count[29]      ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 0.039      ; 0.722      ;
; 0.601 ; spi_16bit_master:inst347|clk_toggles[5] ; spi_16bit_master:inst347|clk_toggles[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 0.038      ; 0.723      ;
; 0.601 ; spi_16bit_master:inst347|clk_toggles[5] ; spi_16bit_master:inst347|clk_toggles[3] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 0.038      ; 0.723      ;
; 0.601 ; spi_16bit_master:inst347|clk_toggles[5] ; spi_16bit_master:inst347|clk_toggles[0] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 0.038      ; 0.723      ;
+-------+-----------------------------------------+-----------------------------------------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLK_50'                                                                                                                                                                                                                                                                                ;
+-------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+-----------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                           ; To Node                                                                                             ; Launch Clock                            ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+-----------------------------------------+-------------+--------------+------------+------------+
; 0.186 ; uart:inst8|rx_bits_remaining[2]                                                                     ; uart:inst8|rx_bits_remaining[2]                                                                     ; CLK_50                                  ; CLK_50      ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart:inst8|recv_state.RX_READ_BITS                                                                  ; uart:inst8|recv_state.RX_READ_BITS                                                                  ; CLK_50                                  ; CLK_50      ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart:inst8|recv_state.RX_DELAY_RESTART                                                              ; uart:inst8|recv_state.RX_DELAY_RESTART                                                              ; CLK_50                                  ; CLK_50      ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; ps2_keyboard_to_ascii:inst162|shift_r                                                               ; ps2_keyboard_to_ascii:inst162|shift_r                                                               ; CLK_50                                  ; CLK_50      ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; ps2_keyboard_to_ascii:inst162|caps_lock                                                             ; ps2_keyboard_to_ascii:inst162|caps_lock                                                             ; CLK_50                                  ; CLK_50      ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; ps2_keyboard_to_ascii:inst162|shift_l                                                               ; ps2_keyboard_to_ascii:inst162|shift_l                                                               ; CLK_50                                  ; CLK_50      ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[0] ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[0] ; CLK_50                                  ; CLK_50      ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[1] ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[1] ; CLK_50                                  ; CLK_50      ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[2] ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[2] ; CLK_50                                  ; CLK_50      ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[3] ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[3] ; CLK_50                                  ; CLK_50      ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[4] ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[4] ; CLK_50                                  ; CLK_50      ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[5] ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[5] ; CLK_50                                  ; CLK_50      ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[7] ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[7] ; CLK_50                                  ; CLK_50      ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart:inst8|tx_bits_remaining[0]                                                                     ; uart:inst8|tx_bits_remaining[0]                                                                     ; CLK_50                                  ; CLK_50      ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart:inst8|tx_bits_remaining[1]                                                                     ; uart:inst8|tx_bits_remaining[1]                                                                     ; CLK_50                                  ; CLK_50      ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart:inst8|tx_bits_remaining[2]                                                                     ; uart:inst8|tx_bits_remaining[2]                                                                     ; CLK_50                                  ; CLK_50      ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart:inst8|tx_bits_remaining[3]                                                                     ; uart:inst8|tx_bits_remaining[3]                                                                     ; CLK_50                                  ; CLK_50      ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; uart:inst8|tx_out                                                                                   ; uart:inst8|tx_out                                                                                   ; CLK_50                                  ; CLK_50      ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart:inst8|tx_data[7]                                                                               ; uart:inst8|tx_data[7]                                                                               ; CLK_50                                  ; CLK_50      ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart:inst8|recv_state.RX_ERROR                                                                      ; uart:inst8|recv_state.RX_ERROR                                                                      ; CLK_50                                  ; CLK_50      ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ps2_keyboard_to_ascii:inst162|control_l                                                             ; ps2_keyboard_to_ascii:inst162|control_l                                                             ; CLK_50                                  ; CLK_50      ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ps2_keyboard_to_ascii:inst162|control_r                                                             ; ps2_keyboard_to_ascii:inst162|control_r                                                             ; CLK_50                                  ; CLK_50      ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ps2_keyboard_to_ascii:inst162|e0_code                                                               ; ps2_keyboard_to_ascii:inst162|e0_code                                                               ; CLK_50                                  ; CLK_50      ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ps2_keyboard_to_ascii:inst162|break                                                                 ; ps2_keyboard_to_ascii:inst162|break                                                                 ; CLK_50                                  ; CLK_50      ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[8]  ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[8]  ; CLK_50                                  ; CLK_50      ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[0]  ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[0]  ; CLK_50                                  ; CLK_50      ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[1]  ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[1]  ; CLK_50                                  ; CLK_50      ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[2]  ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[2]  ; CLK_50                                  ; CLK_50      ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[3]  ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[3]  ; CLK_50                                  ; CLK_50      ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[4]  ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[4]  ; CLK_50                                  ; CLK_50      ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[5]  ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[5]  ; CLK_50                                  ; CLK_50      ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[6]  ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[6]  ; CLK_50                                  ; CLK_50      ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[7]  ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[7]  ; CLK_50                                  ; CLK_50      ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[8] ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[8] ; CLK_50                                  ; CLK_50      ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[6] ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[6] ; CLK_50                                  ; CLK_50      ; 0.000        ; 0.036      ; 0.307      ;
; 0.194 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|sync_ffs[1]                               ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|flipflops[0]   ; CLK_50                                  ; CLK_50      ; 0.000        ; 0.036      ; 0.314      ;
; 0.205 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|count_idle[11]                            ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|count_idle[11]                            ; CLK_50                                  ; CLK_50      ; 0.000        ; 0.036      ; 0.325      ;
; 0.209 ; ps2_keyboard_to_ascii:inst162|state.translate                                                       ; ps2_keyboard_to_ascii:inst162|state.output                                                          ; CLK_50                                  ; CLK_50      ; 0.000        ; 0.036      ; 0.329      ;
; 0.209 ; ps2_keyboard_to_ascii:inst162|state.translate                                                       ; ps2_keyboard_to_ascii:inst162|state.ready                                                           ; CLK_50                                  ; CLK_50      ; 0.000        ; 0.036      ; 0.329      ;
; 0.210 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|flipflops[1]   ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[8] ; CLK_50                                  ; CLK_50      ; 0.000        ; 0.036      ; 0.330      ;
; 0.216 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|flipflops[0]   ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|flipflops[1]   ; CLK_50                                  ; CLK_50      ; 0.000        ; 0.036      ; 0.336      ;
; 0.219 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|flipflops[0]    ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|flipflops[1]    ; CLK_50                                  ; CLK_50      ; 0.000        ; 0.036      ; 0.339      ;
; 0.219 ; ps2_keyboard_to_ascii:inst162|break                                                                 ; ps2_keyboard_to_ascii:inst162|control_l                                                             ; CLK_50                                  ; CLK_50      ; 0.000        ; 0.036      ; 0.339      ;
; 0.221 ; ps2_keyboard_to_ascii:inst162|break                                                                 ; ps2_keyboard_to_ascii:inst162|control_r                                                             ; CLK_50                                  ; CLK_50      ; 0.000        ; 0.036      ; 0.341      ;
; 0.244 ; FPGA_IN_BOARD_RESET-                                                                                ; uart:inst8|rx_bits_remaining[1]                                                                     ; FPGA_IN_BOARD_RESET-                    ; CLK_50      ; 0.000        ; 1.193      ; 1.551      ;
; 0.252 ; uart:inst8|tx_data[2]                                                                               ; uart:inst8|tx_data[1]                                                                               ; CLK_50                                  ; CLK_50      ; 0.000        ; 0.037      ; 0.373      ;
; 0.254 ; FPGA_IN_BOARD_RESET-                                                                                ; uart:inst8|rx_bits_remaining[0]                                                                     ; FPGA_IN_BOARD_RESET-                    ; CLK_50      ; 0.000        ; 1.193      ; 1.561      ;
; 0.294 ; uart:inst8|tx_data[5]                                                                               ; uart:inst8|tx_data[4]                                                                               ; CLK_50                                  ; CLK_50      ; 0.000        ; 0.037      ; 0.415      ;
; 0.296 ; uart:inst8|tx_data[3]                                                                               ; uart:inst8|tx_data[2]                                                                               ; CLK_50                                  ; CLK_50      ; 0.000        ; 0.037      ; 0.417      ;
; 0.296 ; uart:inst8|tx_data[4]                                                                               ; uart:inst8|tx_data[3]                                                                               ; CLK_50                                  ; CLK_50      ; 0.000        ; 0.037      ; 0.417      ;
; 0.296 ; uart:inst8|tx_data[6]                                                                               ; uart:inst8|tx_data[5]                                                                               ; CLK_50                                  ; CLK_50      ; 0.000        ; 0.037      ; 0.417      ;
; 0.298 ; FPGA_IN_BOARD_RESET-                                                                                ; uart:inst8|tx_data[2]                                                                               ; FPGA_IN_BOARD_RESET-                    ; CLK_50      ; 0.000        ; 1.194      ; 1.606      ;
; 0.300 ; FPGA_IN_BOARD_RESET-                                                                                ; uart:inst8|recv_state.RX_IDLE                                                                       ; FPGA_IN_BOARD_RESET-                    ; CLK_50      ; 0.000        ; 1.193      ; 1.607      ;
; 0.305 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|count_idle[5]                             ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|count_idle[5]                             ; CLK_50                                  ; CLK_50      ; 0.000        ; 0.036      ; 0.425      ;
; 0.306 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|count_idle[7]                             ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|count_idle[7]                             ; CLK_50                                  ; CLK_50      ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|count_idle[10]                            ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|count_idle[10]                            ; CLK_50                                  ; CLK_50      ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|count_idle[4]                             ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|count_idle[4]                             ; CLK_50                                  ; CLK_50      ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|count_idle[3]                             ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|count_idle[3]                             ; CLK_50                                  ; CLK_50      ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|count_idle[2]                             ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|count_idle[2]                             ; CLK_50                                  ; CLK_50      ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|count_idle[1]                             ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|count_idle[1]                             ; CLK_50                                  ; CLK_50      ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; FPGA_IN_BOARD_RESET-                                                                                ; uart:inst8|tx_data[6]                                                                               ; FPGA_IN_BOARD_RESET-                    ; CLK_50      ; 0.000        ; 1.194      ; 1.614      ;
; 0.307 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|count_idle[9]                             ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|count_idle[9]                             ; CLK_50                                  ; CLK_50      ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|count_idle[6]                             ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|count_idle[6]                             ; CLK_50                                  ; CLK_50      ; 0.000        ; 0.036      ; 0.427      ;
; 0.308 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|count_idle[8]                             ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|count_idle[8]                             ; CLK_50                                  ; CLK_50      ; 0.000        ; 0.036      ; 0.428      ;
; 0.313 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|flipflops[0]   ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[8] ; CLK_50                                  ; CLK_50      ; 0.000        ; 0.036      ; 0.433      ;
; 0.316 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|flipflops[1]    ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[8]  ; CLK_50                                  ; CLK_50      ; 0.000        ; 0.036      ; 0.436      ;
; 0.316 ; FPGA_IN_BOARD_RESET-                                                                                ; uart:inst8|tx_data[3]                                                                               ; FPGA_IN_BOARD_RESET-                    ; CLK_50      ; 0.000        ; 1.194      ; 1.624      ;
; 0.317 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|count_idle[0]                             ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|count_idle[0]                             ; CLK_50                                  ; CLK_50      ; 0.000        ; 0.036      ; 0.437      ;
; 0.317 ; FPGA_IN_BOARD_RESET-                                                                                ; uart:inst8|tx_data[4]                                                                               ; FPGA_IN_BOARD_RESET-                    ; CLK_50      ; 0.000        ; 1.194      ; 1.625      ;
; 0.317 ; FPGA_IN_BOARD_RESET-                                                                                ; uart:inst8|tx_data[5]                                                                               ; FPGA_IN_BOARD_RESET-                    ; CLK_50      ; 0.000        ; 1.194      ; 1.625      ;
; 0.318 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|flipflops[0]    ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[8]  ; CLK_50                                  ; CLK_50      ; 0.000        ; 0.036      ; 0.438      ;
; 0.319 ; ps2_keyboard_to_ascii:inst162|state.new_code                                                        ; ps2_keyboard_to_ascii:inst162|break                                                                 ; CLK_50                                  ; CLK_50      ; 0.000        ; 0.036      ; 0.439      ;
; 0.320 ; uart:inst8|rx_bits_remaining[1]                                                                     ; uart:inst8|rx_bits_remaining[2]                                                                     ; CLK_50                                  ; CLK_50      ; 0.000        ; 0.037      ; 0.441      ;
; 0.325 ; FPGA_IN_BOARD_RESET-                                                                                ; uart:inst8|rx_bits_remaining[3]                                                                     ; FPGA_IN_BOARD_RESET-                    ; CLK_50      ; 0.000        ; 1.193      ; 1.632      ;
; 0.325 ; ps2_keyboard_to_ascii:inst162|ascii_new                                                             ; ps2_keyboard_to_ascii:inst162|ascii_new                                                             ; ps2_keyboard_to_ascii:inst162|ascii_new ; CLK_50      ; 0.000        ; 1.192      ; 1.726      ;
; 0.326 ; uart:inst8|recv_state.RX_RECEIVED                                                                   ; uart:inst8|recv_state.RX_IDLE                                                                       ; CLK_50                                  ; CLK_50      ; 0.000        ; 0.037      ; 0.447      ;
; 0.326 ; ps2_keyboard_to_ascii:inst162|e0_code                                                               ; ps2_keyboard_to_ascii:inst162|control_l                                                             ; CLK_50                                  ; CLK_50      ; 0.000        ; 0.036      ; 0.446      ;
; 0.326 ; ps2_keyboard_to_ascii:inst162|break                                                                 ; ps2_keyboard_to_ascii:inst162|state.output                                                          ; CLK_50                                  ; CLK_50      ; 0.000        ; 0.036      ; 0.446      ;
; 0.326 ; FPGA_IN_BOARD_RESET-                                                                                ; uart:inst8|tx_data[1]                                                                               ; FPGA_IN_BOARD_RESET-                    ; CLK_50      ; 0.000        ; 1.194      ; 1.634      ;
; 0.327 ; uart:inst8|rx_bits_remaining[0]                                                                     ; uart:inst8|rx_bits_remaining[2]                                                                     ; CLK_50                                  ; CLK_50      ; 0.000        ; 0.037      ; 0.448      ;
; 0.333 ; uart:inst8|rx_data[3]                                                                               ; uart:inst8|rx_data[2]                                                                               ; CLK_50                                  ; CLK_50      ; 0.000        ; 0.037      ; 0.454      ;
; 0.336 ; FPGA_IN_BOARD_RESET-                                                                                ; uart:inst8|recv_state.RX_CHECK_START                                                                ; FPGA_IN_BOARD_RESET-                    ; CLK_50      ; 0.000        ; 1.193      ; 1.643      ;
; 0.337 ; FPGA_IN_BOARD_RESET-                                                                                ; uart:inst8|tx_out                                                                                   ; FPGA_IN_BOARD_RESET-                    ; CLK_50      ; 0.000        ; 1.192      ; 1.643      ;
; 0.337 ; FPGA_IN_BOARD_RESET-                                                                                ; uart:inst8|my_recv_state                                                                            ; FPGA_IN_BOARD_RESET-                    ; CLK_50      ; 0.000        ; 1.193      ; 1.644      ;
; 0.344 ; FPGA_IN_BOARD_RESET-                                                                                ; uart:inst8|recv_state.RX_DELAY_RESTART                                                              ; FPGA_IN_BOARD_RESET-                    ; CLK_50      ; 0.000        ; 1.193      ; 1.651      ;
; 0.346 ; FPGA_IN_BOARD_RESET-                                                                                ; uart:inst8|rx_countdown[2]                                                                          ; FPGA_IN_BOARD_RESET-                    ; CLK_50      ; 0.000        ; 1.193      ; 1.653      ;
; 0.352 ; ps2_keyboard_to_ascii:inst162|e0_code                                                               ; ps2_keyboard_to_ascii:inst162|control_r                                                             ; CLK_50                                  ; CLK_50      ; 0.000        ; 0.036      ; 0.472      ;
; 0.354 ; FPGA_IN_BOARD_RESET-                                                                                ; uart:inst8|tx_state.TX_SENDING                                                                      ; FPGA_IN_BOARD_RESET-                    ; CLK_50      ; 0.000        ; 1.192      ; 1.660      ;
; 0.370 ; FPGA_IN_BOARD_RESET-                                                                                ; uart:inst8|tx_state.TX_IDLE                                                                         ; FPGA_IN_BOARD_RESET-                    ; CLK_50      ; 0.000        ; 1.192      ; 1.676      ;
; 0.370 ; FPGA_IN_BOARD_RESET-                                                                                ; uart:inst8|tx_state.TX_DELAY_RESTART                                                                ; FPGA_IN_BOARD_RESET-                    ; CLK_50      ; 0.000        ; 1.192      ; 1.676      ;
; 0.374 ; ps2_keyboard_to_ascii:inst162|state.new_code                                                        ; ps2_keyboard_to_ascii:inst162|e0_code                                                               ; CLK_50                                  ; CLK_50      ; 0.000        ; 0.036      ; 0.494      ;
; 0.376 ; ps2_keyboard_to_ascii:inst162|state.ready                                                           ; ps2_keyboard_to_ascii:inst162|e0_code                                                               ; CLK_50                                  ; CLK_50      ; 0.000        ; 0.036      ; 0.496      ;
; 0.376 ; ps2_keyboard_to_ascii:inst162|state.ready                                                           ; ps2_keyboard_to_ascii:inst162|break                                                                 ; CLK_50                                  ; CLK_50      ; 0.000        ; 0.036      ; 0.496      ;
; 0.381 ; FPGA_IN_BOARD_RESET-                                                                                ; uart:inst8|tx_data[0]                                                                               ; FPGA_IN_BOARD_RESET-                    ; CLK_50      ; 0.000        ; 1.194      ; 1.689      ;
; 0.384 ; uart:inst8|tx_data[1]                                                                               ; uart:inst8|tx_data[0]                                                                               ; CLK_50                                  ; CLK_50      ; 0.000        ; 0.037      ; 0.505      ;
; 0.384 ; FPGA_IN_BOARD_RESET-                                                                                ; uart:inst8|rx_countdown[0]                                                                          ; FPGA_IN_BOARD_RESET-                    ; CLK_50      ; 0.000        ; 1.193      ; 1.691      ;
; 0.384 ; FPGA_IN_BOARD_RESET-                                                                                ; uart:inst8|recv_state.RX_CHECK_STOP                                                                 ; FPGA_IN_BOARD_RESET-                    ; CLK_50      ; 0.000        ; 1.193      ; 1.691      ;
; 0.386 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|flipflops[0]    ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[2]  ; CLK_50                                  ; CLK_50      ; 0.000        ; 0.036      ; 0.506      ;
; 0.388 ; FPGA_IN_BOARD_RESET-                                                                                ; uart:inst8|rx_countdown[1]                                                                          ; FPGA_IN_BOARD_RESET-                    ; CLK_50      ; 0.000        ; 1.191      ; 1.693      ;
; 0.392 ; uart:inst8|recv_state.RX_ERROR                                                                      ; uart:inst8|rx_countdown[3]                                                                          ; CLK_50                                  ; CLK_50      ; 0.000        ; 0.037      ; 0.513      ;
+-------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+-----------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'Microcomputer:inst|cpuClock'                                                                                                                                                                                 ;
+-------+--------------------------------------------------------------+--------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node                                                    ; To Node                                                      ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------+--------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; 0.186 ; Microcomputer:inst|T80s:cpu1|T80:u0|TState[0]                ; Microcomputer:inst|T80s:cpu1|T80:u0|TState[0]                ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Microcomputer:inst|T80s:cpu1|T80:u0|TState[1]                ; Microcomputer:inst|T80s:cpu1|T80:u0|TState[1]                ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Microcomputer:inst|T80s:cpu1|T80:u0|TState[2]                ; Microcomputer:inst|T80s:cpu1|T80:u0|TState[2]                ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Microcomputer:inst|T80s:cpu1|T80:u0|IntE_FF2                 ; Microcomputer:inst|T80s:cpu1|T80:u0|IntE_FF2                 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Microcomputer:inst|T80s:cpu1|T80:u0|Alternate                ; Microcomputer:inst|T80s:cpu1|T80:u0|Alternate                ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; Microcomputer:inst|T80s:cpu1|T80:u0|IntCycle                 ; Microcomputer:inst|T80s:cpu1|T80:u0|IntCycle                 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Microcomputer:inst|T80s:cpu1|T80:u0|R[7]                     ; Microcomputer:inst|T80s:cpu1|T80:u0|R[7]                     ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Microcomputer:inst|T80s:cpu1|T80:u0|PC[0]                    ; Microcomputer:inst|T80s:cpu1|T80:u0|PC[0]                    ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Microcomputer:inst|T80s:cpu1|T80:u0|BTR_r                    ; Microcomputer:inst|T80s:cpu1|T80:u0|BTR_r                    ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Microcomputer:inst|T80s:cpu1|T80:u0|XY_Ind                   ; Microcomputer:inst|T80s:cpu1|T80:u0|XY_Ind                   ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.036      ; 0.307      ;
; 0.201 ; Microcomputer:inst|T80s:cpu1|T80:u0|M1_n                     ; Microcomputer:inst|T80s:cpu1|T80:u0|M1_n                     ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.022      ; 0.307      ;
; 0.212 ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[3]                   ; Microcomputer:inst|T80s:cpu1|T80:u0|Ap[3]                    ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.036      ; 0.332      ;
; 0.215 ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[0]                   ; Microcomputer:inst|T80s:cpu1|T80:u0|Ap[0]                    ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.036      ; 0.335      ;
; 0.217 ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[4]                   ; Microcomputer:inst|T80s:cpu1|T80:u0|Ap[4]                    ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.036      ; 0.337      ;
; 0.285 ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[2]                   ; Microcomputer:inst|T80s:cpu1|T80:u0|Ap[2]                    ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.036      ; 0.405      ;
; 0.286 ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[7]                   ; Microcomputer:inst|T80s:cpu1|T80:u0|Ap[7]                    ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.036      ; 0.406      ;
; 0.290 ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[1]                   ; Microcomputer:inst|T80s:cpu1|T80:u0|Ap[1]                    ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.036      ; 0.410      ;
; 0.295 ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[6]                   ; Microcomputer:inst|T80s:cpu1|T80:u0|Ap[6]                    ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.036      ; 0.415      ;
; 0.305 ; Microcomputer:inst|T80s:cpu1|T80:u0|R[5]                     ; Microcomputer:inst|T80s:cpu1|T80:u0|R[5]                     ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.036      ; 0.425      ;
; 0.306 ; Microcomputer:inst|T80s:cpu1|T80:u0|R[1]                     ; Microcomputer:inst|T80s:cpu1|T80:u0|R[1]                     ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; Microcomputer:inst|T80s:cpu1|T80:u0|R[2]                     ; Microcomputer:inst|T80s:cpu1|T80:u0|R[2]                     ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.036      ; 0.426      ;
; 0.307 ; Microcomputer:inst|T80s:cpu1|T80:u0|R[3]                     ; Microcomputer:inst|T80s:cpu1|T80:u0|R[3]                     ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; Microcomputer:inst|T80s:cpu1|T80:u0|R[6]                     ; Microcomputer:inst|T80s:cpu1|T80:u0|R[6]                     ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.036      ; 0.427      ;
; 0.313 ; Microcomputer:inst|T80s:cpu1|T80:u0|I[5]                     ; Microcomputer:inst|T80s:cpu1|T80:u0|A[13]                    ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.036      ; 0.433      ;
; 0.316 ; Microcomputer:inst|T80s:cpu1|T80:u0|Ap[1]                    ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[1]                   ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.036      ; 0.436      ;
; 0.317 ; Microcomputer:inst|T80s:cpu1|T80:u0|Ap[4]                    ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[4]                   ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.036      ; 0.437      ;
; 0.317 ; Microcomputer:inst|T80s:cpu1|T80:u0|Ap[6]                    ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[6]                   ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.036      ; 0.437      ;
; 0.317 ; Microcomputer:inst|T80s:cpu1|T80:u0|R[0]                     ; Microcomputer:inst|T80s:cpu1|T80:u0|R[0]                     ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.036      ; 0.437      ;
; 0.318 ; Microcomputer:inst|T80s:cpu1|T80:u0|Ap[7]                    ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[7]                   ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.036      ; 0.438      ;
; 0.318 ; Microcomputer:inst|T80s:cpu1|T80:u0|Ap[0]                    ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[0]                   ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.036      ; 0.438      ;
; 0.318 ; Microcomputer:inst|T80s:cpu1|T80:u0|Ap[2]                    ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[2]                   ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.036      ; 0.438      ;
; 0.318 ; Microcomputer:inst|T80s:cpu1|T80:u0|Ap[3]                    ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[3]                   ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.036      ; 0.438      ;
; 0.318 ; Microcomputer:inst|T80s:cpu1|T80:u0|R[4]                     ; Microcomputer:inst|T80s:cpu1|T80:u0|R[4]                     ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.036      ; 0.438      ;
; 0.321 ; Microcomputer:inst|T80s:cpu1|T80:u0|Ap[5]                    ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[5]                   ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.036      ; 0.441      ;
; 0.360 ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[5]                   ; Microcomputer:inst|T80s:cpu1|T80:u0|Ap[5]                    ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.036      ; 0.480      ;
; 0.369 ; Microcomputer:inst|T80s:cpu1|T80:u0|MCycle[0]                ; Microcomputer:inst|T80s:cpu1|T80:u0|Pre_XY_F_M[0]            ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.036      ; 0.489      ;
; 0.372 ; Microcomputer:inst|T80s:cpu1|T80:u0|TState[0]                ; Microcomputer:inst|T80s:cpu1|T80:u0|TState[1]                ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.037      ; 0.493      ;
; 0.400 ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[5]                   ; Microcomputer:inst|T80s:cpu1|T80:u0|I[5]                     ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.041      ; 0.525      ;
; 0.416 ; Microcomputer:inst|T80s:cpu1|T80:u0|MCycle[2]                ; Microcomputer:inst|T80s:cpu1|T80:u0|Pre_XY_F_M[2]            ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.037      ; 0.537      ;
; 0.441 ; Microcomputer:inst|T80s:cpu1|T80:u0|TState[1]                ; Microcomputer:inst|T80s:cpu1|T80:u0|IntE_FF1                 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.037      ; 0.562      ;
; 0.454 ; Microcomputer:inst|T80s:cpu1|T80:u0|R[5]                     ; Microcomputer:inst|T80s:cpu1|T80:u0|R[6]                     ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.036      ; 0.574      ;
; 0.455 ; Microcomputer:inst|T80s:cpu1|T80:u0|R[1]                     ; Microcomputer:inst|T80s:cpu1|T80:u0|R[2]                     ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.036      ; 0.575      ;
; 0.456 ; Microcomputer:inst|T80s:cpu1|T80:u0|R[3]                     ; Microcomputer:inst|T80s:cpu1|T80:u0|R[4]                     ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.036      ; 0.576      ;
; 0.460 ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[4]                   ; Microcomputer:inst|T80s:cpu1|T80:u0|I[4]                     ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.018      ; 0.562      ;
; 0.463 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[4]                     ; Microcomputer:inst|T80s:cpu1|T80:u0|Fp[4]                    ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.037      ; 0.584      ;
; 0.464 ; Microcomputer:inst|T80s:cpu1|T80:u0|R[0]                     ; Microcomputer:inst|T80s:cpu1|T80:u0|R[1]                     ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.036      ; 0.584      ;
; 0.464 ; Microcomputer:inst|T80s:cpu1|T80:u0|R[2]                     ; Microcomputer:inst|T80s:cpu1|T80:u0|R[3]                     ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.036      ; 0.584      ;
; 0.467 ; Microcomputer:inst|T80s:cpu1|T80:u0|R[0]                     ; Microcomputer:inst|T80s:cpu1|T80:u0|R[2]                     ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.036      ; 0.587      ;
; 0.467 ; Microcomputer:inst|T80s:cpu1|T80:u0|R[2]                     ; Microcomputer:inst|T80s:cpu1|T80:u0|R[4]                     ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.036      ; 0.587      ;
; 0.470 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[1]                     ; Microcomputer:inst|T80s:cpu1|T80:u0|Fp[1]                    ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.037      ; 0.591      ;
; 0.476 ; Microcomputer:inst|T80s:cpu1|T80:u0|R[4]                     ; Microcomputer:inst|T80s:cpu1|T80:u0|R[5]                     ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.036      ; 0.596      ;
; 0.479 ; Microcomputer:inst|T80s:cpu1|T80:u0|R[4]                     ; Microcomputer:inst|T80s:cpu1|T80:u0|R[6]                     ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.036      ; 0.599      ;
; 0.486 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[7]                     ; Microcomputer:inst|T80s:cpu1|T80:u0|Fp[7]                    ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.031      ; 0.601      ;
; 0.491 ; Microcomputer:inst|T80s:cpu1|T80:u0|I[0]                     ; Microcomputer:inst|T80s:cpu1|T80:u0|A[8]                     ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.042      ; 0.617      ;
; 0.492 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[3]                     ; Microcomputer:inst|T80s:cpu1|T80:u0|Fp[3]                    ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.030      ; 0.606      ;
; 0.497 ; Microcomputer:inst|T80s:cpu1|T80:u0|BusB[1]                  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[1]                    ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.036      ; 0.617      ;
; 0.498 ; Microcomputer:inst|T80s:cpu1|T80:u0|MCycle[1]                ; Microcomputer:inst|T80s:cpu1|T80:u0|Pre_XY_F_M[1]            ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.037      ; 0.619      ;
; 0.499 ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[0]                   ; Microcomputer:inst|T80s:cpu1|T80:u0|I[0]                     ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.037      ; 0.620      ;
; 0.499 ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[2]                   ; Microcomputer:inst|T80s:cpu1|T80:u0|I[2]                     ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.037      ; 0.620      ;
; 0.515 ; Microcomputer:inst|T80s:cpu1|T80:u0|XY_State[1]              ; Microcomputer:inst|T80s:cpu1|T80:u0|RegAddrA_r[2]            ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.046      ; 0.645      ;
; 0.516 ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[3]                   ; Microcomputer:inst|T80s:cpu1|T80:u0|I[3]                     ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.018      ; 0.618      ;
; 0.517 ; Microcomputer:inst|T80s:cpu1|T80:u0|TmpAddr[10]              ; Microcomputer:inst|T80s:cpu1|T80:u0|A[10]                    ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.037      ; 0.638      ;
; 0.518 ; Microcomputer:inst|T80s:cpu1|T80:u0|R[1]                     ; Microcomputer:inst|T80s:cpu1|T80:u0|R[3]                     ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.036      ; 0.638      ;
; 0.519 ; Microcomputer:inst|T80s:cpu1|T80:u0|R[3]                     ; Microcomputer:inst|T80s:cpu1|T80:u0|R[5]                     ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.036      ; 0.639      ;
; 0.521 ; Microcomputer:inst|T80s:cpu1|T80:u0|R[1]                     ; Microcomputer:inst|T80s:cpu1|T80:u0|R[4]                     ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.036      ; 0.641      ;
; 0.522 ; Microcomputer:inst|T80s:cpu1|T80:u0|R[3]                     ; Microcomputer:inst|T80s:cpu1|T80:u0|R[6]                     ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.036      ; 0.642      ;
; 0.525 ; Microcomputer:inst|T80s:cpu1|T80:u0|IntE_FF2                 ; Microcomputer:inst|T80s:cpu1|T80:u0|IntE_FF1                 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.037      ; 0.646      ;
; 0.530 ; Microcomputer:inst|T80s:cpu1|T80:u0|R[0]                     ; Microcomputer:inst|T80s:cpu1|T80:u0|R[3]                     ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.036      ; 0.650      ;
; 0.530 ; Microcomputer:inst|T80s:cpu1|T80:u0|R[2]                     ; Microcomputer:inst|T80s:cpu1|T80:u0|R[5]                     ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.036      ; 0.650      ;
; 0.533 ; Microcomputer:inst|T80s:cpu1|T80:u0|R[0]                     ; Microcomputer:inst|T80s:cpu1|T80:u0|R[4]                     ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.036      ; 0.653      ;
; 0.533 ; Microcomputer:inst|T80s:cpu1|T80:u0|R[2]                     ; Microcomputer:inst|T80s:cpu1|T80:u0|R[6]                     ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.036      ; 0.653      ;
; 0.537 ; Microcomputer:inst|T80s:cpu1|T80:u0|IntE_FF1                 ; Microcomputer:inst|T80s:cpu1|T80:u0|IntE_FF1                 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.037      ; 0.658      ;
; 0.540 ; Microcomputer:inst|T80s:cpu1|T80:u0|RegBusA_r[15]            ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[3][7] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.224      ; 0.848      ;
; 0.540 ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[5][3] ; Microcomputer:inst|T80s:cpu1|T80:u0|RegBusA_r[3]             ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; -0.165     ; 0.459      ;
; 0.540 ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[2][5] ; Microcomputer:inst|T80s:cpu1|T80:u0|RegBusA_r[13]            ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; -0.165     ; 0.459      ;
; 0.541 ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[5][5] ; Microcomputer:inst|T80s:cpu1|T80:u0|RegBusA_r[5]             ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; -0.165     ; 0.460      ;
; 0.543 ; Microcomputer:inst|T80s:cpu1|T80:u0|TState[0]                ; Microcomputer:inst|T80s:cpu1|T80:u0|IntE_FF1                 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.037      ; 0.664      ;
; 0.546 ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[3]                   ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[3]                   ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.036      ; 0.666      ;
; 0.549 ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[7]                   ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[7]                   ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.036      ; 0.669      ;
; 0.550 ; Microcomputer:inst|T80s:cpu1|T80:u0|XY_Ind                   ; Microcomputer:inst|T80s:cpu1|T80:u0|RegAddrB_r[0]            ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.042      ; 0.676      ;
; 0.551 ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[1]                   ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[1]                   ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.036      ; 0.671      ;
; 0.555 ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[6]                   ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[6]                   ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.036      ; 0.675      ;
; 0.556 ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[0]                   ; Microcomputer:inst|T80s:cpu1|T80:u0|R[0]                     ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.035      ; 0.675      ;
; 0.557 ; Microcomputer:inst|T80s:cpu1|T80:u0|XY_State[1]              ; Microcomputer:inst|T80s:cpu1|T80:u0|RegAddrC[2]              ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.046      ; 0.687      ;
; 0.558 ; Microcomputer:inst|T80s:cpu1|T80:u0|XY_State[1]              ; Microcomputer:inst|T80s:cpu1|T80:u0|RegAddrB_r[2]            ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.046      ; 0.688      ;
; 0.559 ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[5]                   ; Microcomputer:inst|T80s:cpu1|T80:u0|R[5]                     ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.035      ; 0.678      ;
; 0.560 ; Microcomputer:inst|T80s:cpu1|T80:u0|BTR_r                    ; Microcomputer:inst|T80s:cpu1|T80:u0|PC[11]                   ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.036      ; 0.680      ;
; 0.563 ; Microcomputer:inst|T80s:cpu1|T80:u0|Pre_XY_F_M[0]            ; Microcomputer:inst|T80s:cpu1|T80:u0|MCycle[0]                ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.036      ; 0.683      ;
; 0.568 ; Microcomputer:inst|T80s:cpu1|T80:u0|I[1]                     ; Microcomputer:inst|T80s:cpu1|T80:u0|A[9]                     ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.038      ; 0.690      ;
; 0.570 ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[7]                   ; Microcomputer:inst|T80s:cpu1|T80:u0|I[7]                     ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.036      ; 0.690      ;
; 0.584 ; Microcomputer:inst|T80s:cpu1|T80:u0|R[1]                     ; Microcomputer:inst|T80s:cpu1|T80:u0|R[5]                     ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.036      ; 0.704      ;
; 0.585 ; Microcomputer:inst|T80s:cpu1|T80:u0|R[7]                     ; Microcomputer:inst|T80s:cpu1|T80:u0|A[7]                     ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.025      ; 0.694      ;
; 0.587 ; Microcomputer:inst|T80s:cpu1|T80:u0|R[1]                     ; Microcomputer:inst|T80s:cpu1|T80:u0|R[6]                     ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.036      ; 0.707      ;
; 0.594 ; Microcomputer:inst|T80s:cpu1|T80:u0|TmpAddr[7]               ; Microcomputer:inst|T80s:cpu1|T80:u0|PC[7]                    ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.040      ; 0.718      ;
; 0.596 ; Microcomputer:inst|T80s:cpu1|T80:u0|R[0]                     ; Microcomputer:inst|T80s:cpu1|T80:u0|R[5]                     ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.036      ; 0.716      ;
; 0.597 ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[1]                   ; Microcomputer:inst|T80s:cpu1|T80:u0|R[1]                     ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.035      ; 0.716      ;
; 0.598 ; Microcomputer:inst|T80s:cpu1|T80:u0|TmpAddr[1]               ; Microcomputer:inst|T80s:cpu1|T80:u0|PC[1]                    ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.040      ; 0.722      ;
; 0.599 ; Microcomputer:inst|T80s:cpu1|T80:u0|R[0]                     ; Microcomputer:inst|T80s:cpu1|T80:u0|R[6]                     ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.036      ; 0.719      ;
; 0.599 ; Microcomputer:inst|T80s:cpu1|T80:u0|Pre_XY_F_M[1]            ; Microcomputer:inst|T80s:cpu1|T80:u0|MCycle[2]                ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.035      ; 0.718      ;
; 0.599 ; Microcomputer:inst|T80s:cpu1|T80:u0|XY_State[0]              ; Microcomputer:inst|T80s:cpu1|T80:u0|RegAddrC[0]              ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 0.046      ; 0.729      ;
+-------+--------------------------------------------------------------+--------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result'                                                                                                                                                                                                                                                                                         ;
+-------+---------------------------------------------------------------------------------------------+------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                   ; To Node                                                                ; Launch Clock                                                                               ; Latch Clock                                                                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------+------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.220 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[8]                       ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[7]  ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.026      ; 0.330      ;
; 0.220 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[6]                       ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[5]  ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.026      ; 0.330      ;
; 0.268 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[9]                       ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[8]  ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.026      ; 0.378      ;
; 0.278 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[3]                       ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[2]  ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.026      ; 0.388      ;
; 0.333 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[10]                      ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[9]  ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.186      ; 0.603      ;
; 0.337 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[7]                       ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[6]  ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.026      ; 0.447      ;
; 0.343 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[5]                       ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[4]  ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.026      ; 0.453      ;
; 0.348 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[4]                       ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[3]  ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.026      ; 0.458      ;
; 0.352 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[1]                       ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[0]  ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.026      ; 0.462      ;
; 0.392 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[2]                       ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[1]  ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.026      ; 0.502      ;
; 1.097 ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|result ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|ps2_word[10] ; CLK_50                                                                                     ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; -0.500       ; -0.376     ; 0.325      ;
+-------+---------------------------------------------------------------------------------------------+------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16]'                                                                                                                                              ;
+-------+-----------+---------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node ; Launch Clock                                                                                     ; Latch Clock                                                                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.279 ; inst349   ; inst358 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; 0.000        ; 0.024      ; 0.387      ;
; 0.835 ; inst345   ; inst349 ; FPGA_IN_SDSB-                                                                                    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; 0.000        ; -0.614     ; 0.325      ;
; 1.069 ; inst345   ; inst349 ; FPGA_IN_CDSB-                                                                                    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; 0.000        ; -0.848     ; 0.325      ;
; 2.117 ; inst345   ; inst349 ; FPGA_IN_SDSB-                                                                                    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; -0.500       ; -1.396     ; 0.325      ;
+-------+-----------+---------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'FPGA_IN_SDSB-'                                                                             ;
+--------+----------------------+------------+----------------------+---------------+--------------+------------+------------+
; Slack  ; From Node            ; To Node    ; Launch Clock         ; Latch Clock   ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------+------------+----------------------+---------------+--------------+------------+------------+
; -3.366 ; FPGA_IN_BOARD_RESET- ; inst253[0] ; FPGA_IN_BOARD_RESET- ; FPGA_IN_SDSB- ; 0.500        ; 2.102      ; 4.124      ;
; -2.322 ; FPGA_IN_BOARD_RESET- ; inst253[0] ; FPGA_IN_BOARD_RESET- ; FPGA_IN_SDSB- ; 1.000        ; 2.646      ; 4.124      ;
; -2.100 ; FPGA_IN_BOARD_RESET- ; inst253[0] ; FPGA_IN_BOARD_RESET- ; FPGA_IN_SDSB- ; 1.000        ; 2.102      ; 3.358      ;
; -2.056 ; FPGA_IN_BOARD_RESET- ; inst253[0] ; FPGA_IN_BOARD_RESET- ; FPGA_IN_SDSB- ; 0.500        ; 2.646      ; 3.358      ;
; -1.885 ; FPGA_IN_BOARD_RESET- ; inst253[1] ; FPGA_IN_BOARD_RESET- ; FPGA_IN_SDSB- ; 0.500        ; 2.102      ; 4.124      ;
; -1.839 ; FPGA_IN_BOARD_RESET- ; inst253[2] ; FPGA_IN_BOARD_RESET- ; FPGA_IN_SDSB- ; 0.500        ; 2.106      ; 4.077      ;
; -1.785 ; FPGA_IN_BOARD_RESET- ; inst476    ; FPGA_IN_BOARD_RESET- ; FPGA_IN_SDSB- ; 0.500        ; 1.930      ; 3.764      ;
; -1.711 ; FPGA_IN_BOARD_RESET- ; inst277[0] ; FPGA_IN_BOARD_RESET- ; FPGA_IN_SDSB- ; 0.500        ; 2.320      ; 4.114      ;
; -1.702 ; FPGA_IN_BOARD_RESET- ; inst471    ; FPGA_IN_BOARD_RESET- ; FPGA_IN_SDSB- ; 0.500        ; 1.637      ; 3.387      ;
; -1.692 ; FPGA_IN_BOARD_RESET- ; inst334    ; FPGA_IN_BOARD_RESET- ; FPGA_IN_SDSB- ; 0.500        ; 1.355      ; 3.126      ;
; -1.678 ; FPGA_IN_BOARD_RESET- ; inst499    ; FPGA_IN_BOARD_RESET- ; FPGA_IN_SDSB- ; 1.000        ; 1.854      ; 3.931      ;
; -1.649 ; FPGA_IN_BOARD_RESET- ; inst411    ; FPGA_IN_BOARD_RESET- ; FPGA_IN_SDSB- ; 0.500        ; 1.743      ; 3.367      ;
; -1.642 ; FPGA_IN_BOARD_RESET- ; inst499    ; FPGA_IN_BOARD_RESET- ; FPGA_IN_SDSB- ; 0.500        ; 2.390      ; 3.931      ;
; -1.627 ; FPGA_IN_BOARD_RESET- ; inst508    ; FPGA_IN_BOARD_RESET- ; FPGA_IN_SDSB- ; 1.000        ; 1.948      ; 3.912      ;
; -1.618 ; FPGA_IN_BOARD_RESET- ; inst243[3] ; FPGA_IN_BOARD_RESET- ; FPGA_IN_SDSB- ; 0.500        ; 2.021      ; 3.712      ;
; -1.609 ; FPGA_IN_BOARD_RESET- ; inst502    ; FPGA_IN_BOARD_RESET- ; FPGA_IN_SDSB- ; 1.000        ; 1.960      ; 3.932      ;
; -1.593 ; FPGA_IN_BOARD_RESET- ; inst508    ; FPGA_IN_BOARD_RESET- ; FPGA_IN_SDSB- ; 0.500        ; 2.482      ; 3.912      ;
; -1.573 ; FPGA_IN_BOARD_RESET- ; inst502    ; FPGA_IN_BOARD_RESET- ; FPGA_IN_SDSB- ; 0.500        ; 2.496      ; 3.932      ;
; -1.564 ; FPGA_IN_BOARD_RESET- ; inst234    ; FPGA_IN_BOARD_RESET- ; FPGA_IN_SDSB- ; 0.500        ; 1.712      ; 3.078      ;
; -1.551 ; FPGA_IN_BOARD_RESET- ; inst253[3] ; FPGA_IN_BOARD_RESET- ; FPGA_IN_SDSB- ; 0.500        ; 1.876      ; 3.558      ;
; -1.543 ; FPGA_IN_BOARD_RESET- ; inst434    ; FPGA_IN_BOARD_RESET- ; FPGA_IN_SDSB- ; 0.500        ; 1.764      ; 3.375      ;
; -1.541 ; FPGA_IN_BOARD_RESET- ; inst253[5] ; FPGA_IN_BOARD_RESET- ; FPGA_IN_SDSB- ; 0.500        ; 1.875      ; 3.554      ;
; -1.526 ; FPGA_IN_BOARD_RESET- ; inst480    ; FPGA_IN_BOARD_RESET- ; FPGA_IN_SDSB- ; 0.500        ; 1.932      ; 3.451      ;
; -1.516 ; FPGA_IN_BOARD_RESET- ; inst425    ; FPGA_IN_BOARD_RESET- ; FPGA_IN_SDSB- ; 0.500        ; 1.748      ; 3.263      ;
; -1.511 ; FPGA_IN_BOARD_RESET- ; inst439    ; FPGA_IN_BOARD_RESET- ; FPGA_IN_SDSB- ; 0.500        ; 1.842      ; 3.354      ;
; -1.507 ; FPGA_IN_BOARD_RESET- ; inst276    ; FPGA_IN_BOARD_RESET- ; FPGA_IN_SDSB- ; 0.500        ; 1.675      ; 3.245      ;
; -1.503 ; FPGA_IN_BOARD_RESET- ; inst243[2] ; FPGA_IN_BOARD_RESET- ; FPGA_IN_SDSB- ; 0.500        ; 2.021      ; 3.572      ;
; -1.492 ; FPGA_IN_BOARD_RESET- ; inst501    ; FPGA_IN_BOARD_RESET- ; FPGA_IN_SDSB- ; 1.000        ; 1.853      ; 3.927      ;
; -1.466 ; FPGA_IN_BOARD_RESET- ; inst243[4] ; FPGA_IN_BOARD_RESET- ; FPGA_IN_SDSB- ; 0.500        ; 2.230      ; 3.832      ;
; -1.465 ; FPGA_IN_BOARD_RESET- ; inst243[1] ; FPGA_IN_BOARD_RESET- ; FPGA_IN_SDSB- ; 0.500        ; 2.022      ; 3.560      ;
; -1.464 ; FPGA_IN_BOARD_RESET- ; inst436    ; FPGA_IN_BOARD_RESET- ; FPGA_IN_SDSB- ; 0.500        ; 1.845      ; 3.371      ;
; -1.463 ; FPGA_IN_BOARD_RESET- ; inst426    ; FPGA_IN_BOARD_RESET- ; FPGA_IN_SDSB- ; 0.500        ; 1.805      ; 3.097      ;
; -1.462 ; FPGA_IN_BOARD_RESET- ; inst183    ; FPGA_IN_BOARD_RESET- ; FPGA_IN_SDSB- ; 0.500        ; 2.476      ; 4.076      ;
; -1.459 ; FPGA_IN_BOARD_RESET- ; inst496    ; FPGA_IN_BOARD_RESET- ; FPGA_IN_SDSB- ; 1.000        ; 2.089      ; 4.132      ;
; -1.458 ; FPGA_IN_BOARD_RESET- ; inst497    ; FPGA_IN_BOARD_RESET- ; FPGA_IN_SDSB- ; 1.000        ; 2.089      ; 4.131      ;
; -1.456 ; FPGA_IN_BOARD_RESET- ; inst501    ; FPGA_IN_BOARD_RESET- ; FPGA_IN_SDSB- ; 0.500        ; 2.389      ; 3.927      ;
; -1.449 ; FPGA_IN_BOARD_RESET- ; inst253[4] ; FPGA_IN_BOARD_RESET- ; FPGA_IN_SDSB- ; 0.500        ; 1.875      ; 3.462      ;
; -1.440 ; FPGA_IN_BOARD_RESET- ; inst499    ; FPGA_IN_BOARD_RESET- ; FPGA_IN_SDSB- ; 0.500        ; 1.854      ; 3.193      ;
; -1.439 ; FPGA_IN_BOARD_RESET- ; inst407    ; FPGA_IN_BOARD_RESET- ; FPGA_IN_SDSB- ; 0.500        ; 2.070      ; 3.559      ;
; -1.439 ; FPGA_IN_BOARD_RESET- ; inst495    ; FPGA_IN_BOARD_RESET- ; FPGA_IN_SDSB- ; 1.000        ; 2.131      ; 4.076      ;
; -1.435 ; FPGA_IN_BOARD_RESET- ; inst432    ; FPGA_IN_BOARD_RESET- ; FPGA_IN_SDSB- ; 0.500        ; 1.764      ; 3.283      ;
; -1.433 ; FPGA_IN_BOARD_RESET- ; inst433    ; FPGA_IN_BOARD_RESET- ; FPGA_IN_SDSB- ; 0.500        ; 1.764      ; 3.198      ;
; -1.432 ; FPGA_IN_BOARD_RESET- ; inst404    ; FPGA_IN_BOARD_RESET- ; FPGA_IN_SDSB- ; 0.500        ; 2.072      ; 3.553      ;
; -1.432 ; FPGA_IN_BOARD_RESET- ; inst402    ; FPGA_IN_BOARD_RESET- ; FPGA_IN_SDSB- ; 0.500        ; 2.072      ; 3.553      ;
; -1.430 ; FPGA_IN_BOARD_RESET- ; inst408    ; FPGA_IN_BOARD_RESET- ; FPGA_IN_SDSB- ; 0.500        ; 2.073      ; 3.552      ;
; -1.429 ; FPGA_IN_BOARD_RESET- ; inst409    ; FPGA_IN_BOARD_RESET- ; FPGA_IN_SDSB- ; 0.500        ; 2.073      ; 3.551      ;
; -1.429 ; FPGA_IN_BOARD_RESET- ; inst423    ; FPGA_IN_BOARD_RESET- ; FPGA_IN_SDSB- ; 0.500        ; 1.747      ; 3.260      ;
; -1.429 ; FPGA_IN_BOARD_RESET- ; inst231    ; FPGA_IN_BOARD_RESET- ; FPGA_IN_SDSB- ; 0.500        ; 1.713      ; 3.080      ;
; -1.428 ; FPGA_IN_BOARD_RESET- ; inst437    ; FPGA_IN_BOARD_RESET- ; FPGA_IN_SDSB- ; 0.500        ; 1.843      ; 3.355      ;
; -1.428 ; FPGA_IN_BOARD_RESET- ; inst438    ; FPGA_IN_BOARD_RESET- ; FPGA_IN_SDSB- ; 0.500        ; 1.844      ; 3.356      ;
; -1.425 ; FPGA_IN_BOARD_RESET- ; inst424    ; FPGA_IN_BOARD_RESET- ; FPGA_IN_SDSB- ; 0.500        ; 1.746      ; 3.258      ;
; -1.423 ; FPGA_IN_BOARD_RESET- ; inst496    ; FPGA_IN_BOARD_RESET- ; FPGA_IN_SDSB- ; 0.500        ; 2.625      ; 4.132      ;
; -1.422 ; FPGA_IN_BOARD_RESET- ; inst497    ; FPGA_IN_BOARD_RESET- ; FPGA_IN_SDSB- ; 0.500        ; 2.625      ; 4.131      ;
; -1.421 ; FPGA_IN_BOARD_RESET- ; inst405    ; FPGA_IN_BOARD_RESET- ; FPGA_IN_SDSB- ; 0.500        ; 2.208      ; 3.681      ;
; -1.416 ; FPGA_IN_BOARD_RESET- ; inst403    ; FPGA_IN_BOARD_RESET- ; FPGA_IN_SDSB- ; 0.500        ; 2.210      ; 3.679      ;
; -1.410 ; FPGA_IN_BOARD_RESET- ; inst243[0] ; FPGA_IN_BOARD_RESET- ; FPGA_IN_SDSB- ; 0.500        ; 2.020      ; 3.567      ;
; -1.408 ; FPGA_IN_BOARD_RESET- ; inst243[6] ; FPGA_IN_BOARD_RESET- ; FPGA_IN_SDSB- ; 0.500        ; 2.235      ; 3.716      ;
; -1.403 ; FPGA_IN_BOARD_RESET- ; inst495    ; FPGA_IN_BOARD_RESET- ; FPGA_IN_SDSB- ; 0.500        ; 2.667      ; 4.076      ;
; -1.398 ; FPGA_IN_BOARD_RESET- ; inst508    ; FPGA_IN_BOARD_RESET- ; FPGA_IN_SDSB- ; 0.500        ; 1.948      ; 3.183      ;
; -1.390 ; FPGA_IN_BOARD_RESET- ; inst498    ; FPGA_IN_BOARD_RESET- ; FPGA_IN_SDSB- ; 1.000        ; 2.089      ; 4.063      ;
; -1.389 ; FPGA_IN_BOARD_RESET- ; inst351    ; FPGA_IN_BOARD_RESET- ; FPGA_IN_SDSB- ; 0.500        ; 2.432      ; 3.820      ;
; -1.380 ; FPGA_IN_BOARD_RESET- ; inst422    ; FPGA_IN_BOARD_RESET- ; FPGA_IN_SDSB- ; 0.500        ; 1.686      ; 3.145      ;
; -1.371 ; FPGA_IN_BOARD_RESET- ; inst502    ; FPGA_IN_BOARD_RESET- ; FPGA_IN_SDSB- ; 0.500        ; 1.960      ; 3.194      ;
; -1.369 ; FPGA_IN_BOARD_RESET- ; inst428    ; FPGA_IN_BOARD_RESET- ; FPGA_IN_SDSB- ; 0.500        ; 1.689      ; 3.142      ;
; -1.368 ; FPGA_IN_BOARD_RESET- ; inst429    ; FPGA_IN_BOARD_RESET- ; FPGA_IN_SDSB- ; 0.500        ; 1.689      ; 3.142      ;
; -1.362 ; FPGA_IN_BOARD_RESET- ; inst478    ; FPGA_IN_BOARD_RESET- ; FPGA_IN_SDSB- ; 0.500        ; 2.295      ; 3.734      ;
; -1.354 ; FPGA_IN_BOARD_RESET- ; inst498    ; FPGA_IN_BOARD_RESET- ; FPGA_IN_SDSB- ; 0.500        ; 2.625      ; 4.063      ;
; -1.353 ; FPGA_IN_BOARD_RESET- ; inst262    ; FPGA_IN_BOARD_RESET- ; FPGA_IN_SDSB- ; 0.500        ; 1.705      ; 3.077      ;
; -1.352 ; FPGA_IN_BOARD_RESET- ; inst249    ; FPGA_IN_BOARD_RESET- ; FPGA_IN_SDSB- ; 0.500        ; 1.704      ; 3.075      ;
; -1.352 ; FPGA_IN_BOARD_RESET- ; inst251    ; FPGA_IN_BOARD_RESET- ; FPGA_IN_SDSB- ; 0.500        ; 1.705      ; 3.076      ;
; -1.351 ; FPGA_IN_BOARD_RESET- ; inst488    ; FPGA_IN_BOARD_RESET- ; FPGA_IN_SDSB- ; 0.500        ; 2.399      ; 3.799      ;
; -1.350 ; FPGA_IN_BOARD_RESET- ; inst279    ; FPGA_IN_BOARD_RESET- ; FPGA_IN_SDSB- ; 0.500        ; 1.708      ; 3.077      ;
; -1.348 ; FPGA_IN_BOARD_RESET- ; inst435    ; FPGA_IN_BOARD_RESET- ; FPGA_IN_SDSB- ; 0.500        ; 1.764      ; 3.198      ;
; -1.348 ; FPGA_IN_BOARD_RESET- ; inst233    ; FPGA_IN_BOARD_RESET- ; FPGA_IN_SDSB- ; 0.500        ; 1.713      ; 3.079      ;
; -1.338 ; FPGA_IN_BOARD_RESET- ; inst243[5] ; FPGA_IN_BOARD_RESET- ; FPGA_IN_SDSB- ; 0.500        ; 2.022      ; 3.442      ;
; -1.328 ; FPGA_IN_BOARD_RESET- ; inst406    ; FPGA_IN_BOARD_RESET- ; FPGA_IN_SDSB- ; 0.500        ; 1.790      ; 3.167      ;
; -1.324 ; FPGA_IN_BOARD_RESET- ; inst427    ; FPGA_IN_BOARD_RESET- ; FPGA_IN_SDSB- ; 0.500        ; 1.791      ; 3.062      ;
; -1.306 ; FPGA_IN_BOARD_RESET- ; inst397    ; FPGA_IN_BOARD_RESET- ; FPGA_IN_SDSB- ; 0.500        ; 1.672      ; 3.058      ;
; -1.302 ; FPGA_IN_BOARD_RESET- ; inst277[5] ; FPGA_IN_BOARD_RESET- ; FPGA_IN_SDSB- ; 0.500        ; 2.177      ; 3.559      ;
; -1.301 ; FPGA_IN_BOARD_RESET- ; inst500    ; FPGA_IN_BOARD_RESET- ; FPGA_IN_SDSB- ; 1.000        ; 2.061      ; 3.948      ;
; -1.283 ; FPGA_IN_BOARD_RESET- ; inst325[0] ; FPGA_IN_BOARD_RESET- ; FPGA_IN_SDSB- ; 0.500        ; 2.181      ; 3.618      ;
; -1.282 ; FPGA_IN_BOARD_RESET- ; inst325[2] ; FPGA_IN_BOARD_RESET- ; FPGA_IN_SDSB- ; 0.500        ; 2.180      ; 3.617      ;
; -1.278 ; FPGA_IN_BOARD_RESET- ; inst486    ; FPGA_IN_BOARD_RESET- ; FPGA_IN_SDSB- ; 0.500        ; 2.363      ; 3.690      ;
; -1.277 ; FPGA_IN_BOARD_RESET- ; inst484    ; FPGA_IN_BOARD_RESET- ; FPGA_IN_SDSB- ; 0.500        ; 2.666      ; 3.992      ;
; -1.277 ; FPGA_IN_BOARD_RESET- ; inst487    ; FPGA_IN_BOARD_RESET- ; FPGA_IN_SDSB- ; 0.500        ; 2.665      ; 3.991      ;
; -1.277 ; FPGA_IN_BOARD_RESET- ; inst489    ; FPGA_IN_BOARD_RESET- ; FPGA_IN_SDSB- ; 0.500        ; 2.664      ; 3.990      ;
; -1.277 ; FPGA_IN_BOARD_RESET- ; inst186    ; FPGA_IN_BOARD_RESET- ; FPGA_IN_SDSB- ; 0.500        ; 2.186      ; 3.543      ;
; -1.274 ; FPGA_IN_BOARD_RESET- ; inst482    ; FPGA_IN_BOARD_RESET- ; FPGA_IN_SDSB- ; 0.500        ; 2.662      ; 3.985      ;
; -1.265 ; FPGA_IN_BOARD_RESET- ; inst500    ; FPGA_IN_BOARD_RESET- ; FPGA_IN_SDSB- ; 0.500        ; 2.597      ; 3.948      ;
; -1.255 ; FPGA_IN_BOARD_RESET- ; inst501    ; FPGA_IN_BOARD_RESET- ; FPGA_IN_SDSB- ; 0.500        ; 1.853      ; 3.190      ;
; -1.211 ; FPGA_IN_BOARD_RESET- ; inst496    ; FPGA_IN_BOARD_RESET- ; FPGA_IN_SDSB- ; 0.500        ; 2.089      ; 3.384      ;
; -1.211 ; FPGA_IN_BOARD_RESET- ; inst497    ; FPGA_IN_BOARD_RESET- ; FPGA_IN_SDSB- ; 0.500        ; 2.089      ; 3.384      ;
; -1.206 ; FPGA_IN_BOARD_RESET- ; inst182    ; FPGA_IN_BOARD_RESET- ; FPGA_IN_SDSB- ; 0.500        ; 2.182      ; 3.468      ;
; -1.200 ; FPGA_IN_BOARD_RESET- ; inst277[0] ; FPGA_IN_BOARD_RESET- ; FPGA_IN_SDSB- ; 1.000        ; 2.331      ; 4.114      ;
; -1.198 ; FPGA_IN_BOARD_RESET- ; inst185    ; FPGA_IN_BOARD_RESET- ; FPGA_IN_SDSB- ; 0.500        ; 2.180      ; 3.458      ;
; -1.196 ; FPGA_IN_BOARD_RESET- ; inst188    ; FPGA_IN_BOARD_RESET- ; FPGA_IN_SDSB- ; 0.500        ; 2.183      ; 3.459      ;
; -1.196 ; FPGA_IN_BOARD_RESET- ; inst495    ; FPGA_IN_BOARD_RESET- ; FPGA_IN_SDSB- ; 0.500        ; 2.131      ; 3.333      ;
; -1.193 ; FPGA_IN_BOARD_RESET- ; inst325[1] ; FPGA_IN_BOARD_RESET- ; FPGA_IN_SDSB- ; 0.500        ; 1.799      ; 3.135      ;
; -1.155 ; FPGA_IN_BOARD_RESET- ; inst209    ; FPGA_IN_BOARD_RESET- ; FPGA_IN_SDSB- ; 0.500        ; 2.181      ; 3.479      ;
; -1.148 ; FPGA_IN_BOARD_RESET- ; inst208    ; FPGA_IN_BOARD_RESET- ; FPGA_IN_SDSB- ; 0.500        ; 2.187      ; 3.478      ;
+--------+----------------------+------------+----------------------+---------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'FPGA_IN_CDSB-'                                                                                                                                                                 ;
+--------+-------------------------------+------------+-------------------------------------------------------------------------------------------------+---------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node    ; Launch Clock                                                                                    ; Latch Clock   ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+------------+-------------------------------------------------------------------------------------------------+---------------+--------------+------------+------------+
; -2.361 ; FPGA_IN_BOARD_RESET-          ; inst253[0] ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 1.000        ; 2.607      ; 4.124      ;
; -2.095 ; FPGA_IN_BOARD_RESET-          ; inst253[0] ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 2.607      ; 3.358      ;
; -1.912 ; FPGA_IN_BOARD_RESET-          ; inst277[0] ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 2.119      ; 4.114      ;
; -1.806 ; FPGA_IN_BOARD_RESET-          ; inst476    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 1.909      ; 3.764      ;
; -1.805 ; FPGA_IN_BOARD_RESET-          ; inst488    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 1.945      ; 3.799      ;
; -1.732 ; FPGA_IN_BOARD_RESET-          ; inst486    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 1.909      ; 3.690      ;
; -1.731 ; FPGA_IN_BOARD_RESET-          ; inst484    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 2.212      ; 3.992      ;
; -1.731 ; FPGA_IN_BOARD_RESET-          ; inst487    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 2.211      ; 3.991      ;
; -1.731 ; FPGA_IN_BOARD_RESET-          ; inst489    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 2.210      ; 3.990      ;
; -1.728 ; FPGA_IN_BOARD_RESET-          ; inst482    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 2.208      ; 3.985      ;
; -1.723 ; FPGA_IN_BOARD_RESET-          ; inst471    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 1.616      ; 3.387      ;
; -1.720 ; FPGA_IN_BOARD_RESET-          ; inst195    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 2.203      ; 4.076      ;
; -1.680 ; FPGA_IN_BOARD_RESET-          ; inst196    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 2.204      ; 3.908      ;
; -1.679 ; FPGA_IN_BOARD_RESET-          ; inst170[0] ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 1.783      ; 3.541      ;
; -1.679 ; FPGA_IN_BOARD_RESET-          ; inst170[4] ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 1.778      ; 3.536      ;
; -1.678 ; FPGA_IN_BOARD_RESET-          ; inst170[1] ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 1.777      ; 3.535      ;
; -1.678 ; FPGA_IN_BOARD_RESET-          ; inst170[6] ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 1.779      ; 3.537      ;
; -1.678 ; FPGA_IN_BOARD_RESET-          ; inst201    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 2.295      ; 4.051      ;
; -1.656 ; spi_master:inst490|busy       ; inst468    ; inst4|altpll_component|auto_generated|pll1|clk[2]                                               ; FPGA_IN_CDSB- ; 1.000        ; -0.093     ; 2.460      ;
; -1.620 ; FPGA_IN_BOARD_RESET-          ; inst351    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 2.201      ; 3.820      ;
; -1.618 ; spi_master:inst490|busy       ; inst468    ; inst4|altpll_component|auto_generated|pll1|clk[1]                                               ; FPGA_IN_CDSB- ; 1.000        ; -0.055     ; 2.460      ;
; -1.609 ; FPGA_IN_BOARD_RESET-          ; inst170[7] ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 1.780      ; 3.469      ;
; -1.607 ; FPGA_IN_BOARD_RESET-          ; inst170[2] ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 1.781      ; 3.467      ;
; -1.604 ; FPGA_IN_BOARD_RESET-          ; inst170[5] ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 1.782      ; 3.466      ;
; -1.602 ; FPGA_IN_BOARD_RESET-          ; inst170[3] ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 1.783      ; 3.465      ;
; -1.592 ; FPGA_IN_BOARD_RESET-          ; inst483    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 1.952      ; 3.514      ;
; -1.591 ; FPGA_IN_BOARD_RESET-          ; inst485    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 1.984      ; 3.669      ;
; -1.589 ; FPGA_IN_BOARD_RESET-          ; inst274    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 1.892      ; 3.958      ;
; -1.547 ; FPGA_IN_BOARD_RESET-          ; inst480    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 1.911      ; 3.451      ;
; -1.535 ; FPGA_IN_BOARD_RESET-          ; inst468    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 1.649      ; 3.661      ;
; -1.517 ; spi_master:inst490|busy       ; inst512    ; inst4|altpll_component|auto_generated|pll1|clk[2]                                               ; FPGA_IN_CDSB- ; 0.500        ; 0.238      ; 2.152      ;
; -1.510 ; FPGA_IN_BOARD_RESET-          ; inst407    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 1.999      ; 3.559      ;
; -1.508 ; FPGA_IN_BOARD_RESET-          ; inst411    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 1.884      ; 3.367      ;
; -1.503 ; FPGA_IN_BOARD_RESET-          ; inst277[5] ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 1.976      ; 3.559      ;
; -1.503 ; FPGA_IN_BOARD_RESET-          ; inst404    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 2.001      ; 3.553      ;
; -1.503 ; FPGA_IN_BOARD_RESET-          ; inst402    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 2.001      ; 3.553      ;
; -1.501 ; FPGA_IN_BOARD_RESET-          ; inst408    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 2.002      ; 3.552      ;
; -1.500 ; FPGA_IN_BOARD_RESET-          ; inst409    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 2.002      ; 3.551      ;
; -1.492 ; FPGA_IN_BOARD_RESET-          ; inst405    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 2.137      ; 3.681      ;
; -1.487 ; FPGA_IN_BOARD_RESET-          ; inst403    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 2.139      ; 3.679      ;
; -1.479 ; spi_master:inst490|busy       ; inst512    ; inst4|altpll_component|auto_generated|pll1|clk[1]                                               ; FPGA_IN_CDSB- ; 0.500        ; 0.276      ; 2.152      ;
; -1.399 ; FPGA_IN_BOARD_RESET-          ; inst406    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 1.719      ; 3.167      ;
; -1.394 ; FPGA_IN_BOARD_RESET-          ; inst499    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 1.000        ; 2.138      ; 3.931      ;
; -1.345 ; FPGA_IN_BOARD_RESET-          ; inst277[3] ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 2.010      ; 3.438      ;
; -1.345 ; FPGA_IN_BOARD_RESET-          ; inst508    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 1.000        ; 2.230      ; 3.912      ;
; -1.329 ; FPGA_IN_BOARD_RESET-          ; inst478    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 1.000        ; 1.828      ; 3.734      ;
; -1.326 ; FPGA_IN_BOARD_RESET-          ; inst277[6] ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 2.127      ; 3.532      ;
; -1.325 ; FPGA_IN_BOARD_RESET-          ; inst502    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 1.000        ; 2.244      ; 3.932      ;
; -1.291 ; spi_16bit_master:inst347|busy ; inst377    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; FPGA_IN_CDSB- ; 0.500        ; 0.300      ; 2.068      ;
; -1.284 ; FPGA_IN_BOARD_RESET-          ; inst514    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 2.426      ; 4.187      ;
; -1.282 ; FPGA_IN_BOARD_RESET-          ; inst277[2] ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 1.787      ; 3.148      ;
; -1.263 ; FPGA_IN_BOARD_RESET-          ; inst377    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 1.524      ; 3.264      ;
; -1.233 ; FPGA_IN_BOARD_RESET-          ; inst277[4] ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 2.126      ; 3.443      ;
; -1.224 ; FPGA_IN_BOARD_RESET-          ; inst277[1] ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 2.132      ; 3.439      ;
; -1.208 ; FPGA_IN_BOARD_RESET-          ; inst501    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 1.000        ; 2.137      ; 3.927      ;
; -1.176 ; FPGA_IN_BOARD_RESET-          ; inst197    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 2.112      ; 3.432      ;
; -1.175 ; FPGA_IN_BOARD_RESET-          ; inst496    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 1.000        ; 2.373      ; 4.132      ;
; -1.174 ; FPGA_IN_BOARD_RESET-          ; inst497    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 1.000        ; 2.373      ; 4.131      ;
; -1.156 ; FPGA_IN_BOARD_RESET-          ; inst499    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 2.138      ; 3.193      ;
; -1.155 ; FPGA_IN_BOARD_RESET-          ; inst495    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 1.000        ; 2.415      ; 4.076      ;
; -1.148 ; FPGA_IN_BOARD_RESET-          ; inst272    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 2.018      ; 3.643      ;
; -1.137 ; FPGA_IN_BOARD_RESET-          ; inst478    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 1.828      ; 3.042      ;
; -1.119 ; FPGA_IN_BOARD_RESET-          ; inst158[6] ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 1.000        ; 2.089      ; 3.730      ;
; -1.116 ; FPGA_IN_BOARD_RESET-          ; inst508    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 2.230      ; 3.183      ;
; -1.106 ; FPGA_IN_BOARD_RESET-          ; inst498    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 1.000        ; 2.373      ; 4.063      ;
; -1.087 ; FPGA_IN_BOARD_RESET-          ; inst502    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 2.244      ; 3.194      ;
; -1.049 ; FPGA_IN_BOARD_RESET-          ; inst194    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 2.170      ; 3.363      ;
; -1.017 ; FPGA_IN_BOARD_RESET-          ; inst500    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 1.000        ; 2.345      ; 3.948      ;
; -0.981 ; FPGA_IN_BOARD_RESET-          ; inst158[5] ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 1.000        ; 2.111      ; 3.593      ;
; -0.971 ; FPGA_IN_BOARD_RESET-          ; inst501    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 2.137      ; 3.190      ;
; -0.949 ; FPGA_IN_BOARD_RESET-          ; inst158[3] ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 1.000        ; 1.797      ; 3.267      ;
; -0.928 ; FPGA_IN_BOARD_RESET-          ; inst158[7] ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 1.000        ; 2.086      ; 3.594      ;
; -0.927 ; FPGA_IN_BOARD_RESET-          ; inst496    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 2.373      ; 3.384      ;
; -0.927 ; FPGA_IN_BOARD_RESET-          ; inst497    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 2.373      ; 3.384      ;
; -0.922 ; FPGA_IN_BOARD_RESET-          ; inst158[4] ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 1.000        ; 2.088      ; 3.590      ;
; -0.912 ; FPGA_IN_BOARD_RESET-          ; inst495    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 2.415      ; 3.333      ;
; -0.903 ; FPGA_IN_BOARD_RESET-          ; inst158[0] ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 1.000        ; 2.215      ; 3.702      ;
; -0.897 ; FPGA_IN_BOARD_RESET-          ; inst336    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 2.307      ; 3.681      ;
; -0.880 ; FPGA_IN_BOARD_RESET-          ; inst253[1] ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 1.000        ; 2.607      ; 4.124      ;
; -0.876 ; FPGA_IN_BOARD_RESET-          ; inst158[6] ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 2.089      ; 2.987      ;
; -0.864 ; FPGA_IN_BOARD_RESET-          ; inst498    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 2.373      ; 3.321      ;
; -0.834 ; FPGA_IN_BOARD_RESET-          ; inst253[2] ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 1.000        ; 2.611      ; 4.077      ;
; -0.834 ; FPGA_IN_BOARD_RESET-          ; inst158[1] ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 1.000        ; 2.244      ; 3.728      ;
; -0.829 ; FPGA_IN_BOARD_RESET-          ; inst158[2] ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 1.000        ; 2.247      ; 3.726      ;
; -0.800 ; FPGA_IN_BOARD_RESET-          ; inst500    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 2.345      ; 3.231      ;
; -0.793 ; FPGA_IN_BOARD_RESET-          ; inst234    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 1.000        ; 1.983      ; 3.078      ;
; -0.783 ; FPGA_IN_BOARD_RESET-          ; inst158[3] ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 1.797      ; 2.601      ;
; -0.741 ; FPGA_IN_BOARD_RESET-          ; inst158[5] ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 2.111      ; 2.853      ;
; -0.736 ; FPGA_IN_BOARD_RESET-          ; inst276    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 1.000        ; 1.946      ; 3.245      ;
; -0.699 ; FPGA_IN_BOARD_RESET-          ; inst158[0] ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 2.215      ; 2.998      ;
; -0.695 ; FPGA_IN_BOARD_RESET-          ; inst158[7] ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 2.086      ; 2.861      ;
; -0.690 ; FPGA_IN_BOARD_RESET-          ; inst158[4] ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 2.088      ; 2.858      ;
; -0.684 ; FPGA_IN_BOARD_RESET-          ; inst468    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 1.000        ; 1.649      ; 3.310      ;
; -0.658 ; FPGA_IN_BOARD_RESET-          ; inst231    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 1.000        ; 1.984      ; 3.080      ;
; -0.657 ; FPGA_IN_BOARD_RESET-          ; inst277[0] ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 1.000        ; 2.119      ; 3.359      ;
; -0.644 ; FPGA_IN_BOARD_RESET-          ; inst234    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 1.983      ; 2.429      ;
; -0.633 ; FPGA_IN_BOARD_RESET-          ; inst345    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 2.087      ; 3.197      ;
; -0.631 ; FPGA_IN_BOARD_RESET-          ; inst158[1] ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 2.244      ; 3.025      ;
; -0.626 ; FPGA_IN_BOARD_RESET-          ; inst158[2] ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 0.500        ; 2.247      ; 3.023      ;
; -0.622 ; FPGA_IN_BOARD_RESET-          ; inst509    ; FPGA_IN_BOARD_RESET-                                                                            ; FPGA_IN_CDSB- ; 1.000        ; 2.191      ; 3.445      ;
+--------+-------------------------------+------------+-------------------------------------------------------------------------------------------------+---------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'Microcomputer:inst|cpuClock'                                                                                                                       ;
+--------+----------------------+------------------------------------------------------+----------------------+-----------------------------+--------------+------------+------------+
; Slack  ; From Node            ; To Node                                              ; Launch Clock         ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------+------------------------------------------------------+----------------------+-----------------------------+--------------+------------+------------+
; -2.297 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|DI_Reg[0]               ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 1.576      ; 4.350      ;
; -1.910 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[0]            ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 1.571      ; 3.958      ;
; -1.264 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|Fp[3]            ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 1.569      ; 3.310      ;
; -1.264 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|F[3]             ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 1.575      ; 3.316      ;
; -1.264 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|Fp[5]            ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 1.569      ; 3.310      ;
; -1.264 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|F[5]             ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 1.575      ; 3.316      ;
; -1.247 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|Fp[1]            ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 1.589      ; 3.313      ;
; -1.247 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|F[1]             ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 1.589      ; 3.313      ;
; -1.247 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|Fp[4]            ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 1.589      ; 3.313      ;
; -1.247 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|F[4]             ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 1.589      ; 3.313      ;
; -1.239 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|Read_To_Reg_r[2] ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 1.588      ; 3.304      ;
; -1.239 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|Read_To_Reg_r[1] ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 1.588      ; 3.304      ;
; -1.239 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|Read_To_Reg_r[3] ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 1.588      ; 3.304      ;
; -1.239 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|Read_To_Reg_r[0] ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 1.588      ; 3.304      ;
; -1.239 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|Read_To_Reg_r[4] ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 1.588      ; 3.304      ;
; -1.231 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|SP[0]            ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 1.570      ; 3.278      ;
; -1.231 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|SP[6]            ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 1.570      ; 3.278      ;
; -1.231 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|SP[3]            ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 1.570      ; 3.278      ;
; -1.231 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|SP[2]            ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 1.570      ; 3.278      ;
; -1.231 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|SP[7]            ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 1.570      ; 3.278      ;
; -1.227 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|Fp[0]            ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 1.577      ; 3.281      ;
; -1.227 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|PreserveC_r      ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 1.577      ; 3.281      ;
; -1.227 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|Fp[6]            ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 1.577      ; 3.281      ;
; -1.227 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|Fp[2]            ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 1.577      ; 3.281      ;
; -1.216 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|SP[10]           ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 1.582      ; 3.275      ;
; -1.177 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|SP[8]            ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 1.581      ; 3.235      ;
; -1.177 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|SP[9]            ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 1.581      ; 3.235      ;
; -1.177 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|SP[11]           ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 1.581      ; 3.235      ;
; -1.177 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|SP[12]           ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 1.581      ; 3.235      ;
; -1.177 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|SP[13]           ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 1.581      ; 3.235      ;
; -1.177 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|SP[14]           ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 1.581      ; 3.235      ;
; -1.177 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|SP[15]           ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 1.581      ; 3.235      ;
; -1.040 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|DI_Reg[0]               ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 1.000        ; 1.576      ; 3.593      ;
; -0.926 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|WR_n                    ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 0.484      ; 1.887      ;
; -0.926 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|IORQ_n                  ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 0.484      ; 1.887      ;
; -0.904 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|BusAck           ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 1.764      ; 3.145      ;
; -0.864 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|F[0]             ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 1.570      ; 2.911      ;
; -0.864 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|F[6]             ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 1.570      ; 2.911      ;
; -0.864 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|F[2]             ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 1.570      ; 2.911      ;
; -0.864 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[4]            ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 1.570      ; 2.911      ;
; -0.864 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|F[7]             ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 1.570      ; 2.911      ;
; -0.862 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|MREQ_n                  ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 0.594      ; 1.933      ;
; -0.862 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|M1_n             ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 0.594      ; 1.933      ;
; -0.862 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|RFSH_n           ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 0.594      ; 1.933      ;
; -0.862 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|MCycles[2]       ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 1.572      ; 2.911      ;
; -0.832 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|I[7]             ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 1.584      ; 2.893      ;
; -0.832 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|TmpAddr[9]       ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 1.584      ; 2.893      ;
; -0.801 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|DI_Reg[3]               ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 1.575      ; 2.853      ;
; -0.801 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|DI_Reg[1]               ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 1.575      ; 2.853      ;
; -0.798 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|A[0]             ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 1.572      ; 2.847      ;
; -0.798 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|A[2]             ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 1.572      ; 2.847      ;
; -0.792 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|PC[8]            ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 1.573      ; 2.842      ;
; -0.792 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|I[1]             ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 1.573      ; 2.842      ;
; -0.792 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|PC[9]            ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 1.573      ; 2.842      ;
; -0.792 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|PC[10]           ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 1.573      ; 2.842      ;
; -0.792 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|PC[12]           ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 1.573      ; 2.842      ;
; -0.792 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|PC[13]           ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 1.573      ; 2.842      ;
; -0.792 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|PC[14]           ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 1.573      ; 2.842      ;
; -0.792 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|PC[15]           ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 1.573      ; 2.842      ;
; -0.784 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|Ap[7]            ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 1.585      ; 2.846      ;
; -0.784 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[7]           ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 1.585      ; 2.846      ;
; -0.784 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|Ap[3]            ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 1.585      ; 2.846      ;
; -0.784 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[3]           ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 1.585      ; 2.846      ;
; -0.784 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|Ap[4]            ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 1.585      ; 2.846      ;
; -0.784 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[4]           ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 1.585      ; 2.846      ;
; -0.784 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|Ap[6]            ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 1.585      ; 2.846      ;
; -0.784 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[6]           ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 1.585      ; 2.846      ;
; -0.783 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|A[12]            ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 1.575      ; 2.835      ;
; -0.783 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|A[8]             ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 1.575      ; 2.835      ;
; -0.782 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|IntCycle         ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 1.576      ; 2.835      ;
; -0.782 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|BusReq_s         ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 1.576      ; 2.835      ;
; -0.782 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|Auto_Wait_t2     ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 1.576      ; 2.835      ;
; -0.781 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|SP[1]            ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 1.570      ; 2.828      ;
; -0.781 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|SP[5]            ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 1.570      ; 2.828      ;
; -0.781 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1]             ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 1.570      ; 2.828      ;
; -0.779 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|DI_Reg[5]               ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 1.575      ; 2.831      ;
; -0.774 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|XY_Ind           ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 1.578      ; 2.829      ;
; -0.771 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|SP[4]            ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 1.569      ; 2.817      ;
; -0.770 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[1]            ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 1.572      ; 2.819      ;
; -0.769 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|RD_n                    ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 1.572      ; 2.818      ;
; -0.769 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|Auto_Wait_t1     ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 1.572      ; 2.818      ;
; -0.768 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|A[9]             ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 1.575      ; 2.820      ;
; -0.767 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[7]            ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 1.576      ; 2.820      ;
; -0.767 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|DI_Reg[7]               ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 1.576      ; 2.820      ;
; -0.766 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|INT_s            ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 1.572      ; 2.815      ;
; -0.766 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|Halt_FF          ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 1.572      ; 2.815      ;
; -0.763 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|TmpAddr[2]       ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 1.575      ; 2.815      ;
; -0.763 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|TmpAddr[3]       ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 1.575      ; 2.815      ;
; -0.763 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|TmpAddr[4]       ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 1.575      ; 2.815      ;
; -0.763 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|TmpAddr[6]       ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 1.575      ; 2.815      ;
; -0.763 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|TmpAddr[8]       ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 1.575      ; 2.815      ;
; -0.763 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|TmpAddr[11]      ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 1.575      ; 2.815      ;
; -0.763 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|TmpAddr[12]      ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 1.575      ; 2.815      ;
; -0.763 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|TmpAddr[13]      ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 1.575      ; 2.815      ;
; -0.763 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|TmpAddr[14]      ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 1.575      ; 2.815      ;
; -0.763 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|TmpAddr[7]       ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 1.575      ; 2.815      ;
; -0.763 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|TmpAddr[5]       ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 1.575      ; 2.815      ;
; -0.763 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|TmpAddr[1]       ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 1.575      ; 2.815      ;
; -0.763 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|TmpAddr[15]      ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 1.575      ; 2.815      ;
; -0.763 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|TmpAddr[0]       ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.500        ; 1.575      ; 2.815      ;
+--------+----------------------+------------------------------------------------------+----------------------+-----------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'FPGA_IN_BOARD_RESET-'                                                                                                                                ;
+--------+-------------------------------------+-------------------+---------------------------------------------------+----------------------+--------------+------------+------------+
; Slack  ; From Node                           ; To Node           ; Launch Clock                                      ; Latch Clock          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------+-------------------+---------------------------------------------------+----------------------+--------------+------------+------------+
; -1.732 ; FPGA_IN_SDSB-                       ; inst143~_emulated ; FPGA_IN_SDSB-                                     ; FPGA_IN_BOARD_RESET- ; 0.500        ; 1.232      ; 3.441      ;
; -1.708 ; 74373:inst115|14                    ; inst143~_emulated ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_BOARD_RESET- ; 1.000        ; 0.004      ; 2.609      ;
; -1.681 ; 74373:inst59|13                     ; inst143~_emulated ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_BOARD_RESET- ; 1.000        ; 0.091      ; 2.669      ;
; -1.666 ; 74373:inst115|12                    ; inst143~_emulated ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_BOARD_RESET- ; 1.000        ; 0.008      ; 2.571      ;
; -1.637 ; 74373:inst115|14                    ; inst143~_emulated ; inst4|altpll_component|auto_generated|pll1|clk[3] ; FPGA_IN_BOARD_RESET- ; 1.000        ; 0.075      ; 2.609      ;
; -1.610 ; 74373:inst59|13                     ; inst143~_emulated ; inst4|altpll_component|auto_generated|pll1|clk[3] ; FPGA_IN_BOARD_RESET- ; 1.000        ; 0.162      ; 2.669      ;
; -1.595 ; 74373:inst115|12                    ; inst143~_emulated ; inst4|altpll_component|auto_generated|pll1|clk[3] ; FPGA_IN_BOARD_RESET- ; 1.000        ; 0.079      ; 2.571      ;
; -1.584 ; 74373:inst115|13                    ; inst143~_emulated ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_BOARD_RESET- ; 1.000        ; 0.220      ; 2.701      ;
; -1.575 ; 74373:inst115|17                    ; inst143~_emulated ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_BOARD_RESET- ; 1.000        ; 0.250      ; 2.722      ;
; -1.513 ; 74373:inst115|13                    ; inst143~_emulated ; inst4|altpll_component|auto_generated|pll1|clk[3] ; FPGA_IN_BOARD_RESET- ; 1.000        ; 0.291      ; 2.701      ;
; -1.504 ; 74373:inst115|17                    ; inst143~_emulated ; inst4|altpll_component|auto_generated|pll1|clk[3] ; FPGA_IN_BOARD_RESET- ; 1.000        ; 0.321      ; 2.722      ;
; -1.483 ; 74373:inst115|16                    ; inst143~_emulated ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_BOARD_RESET- ; 1.000        ; 0.178      ; 2.558      ;
; -1.429 ; 74373:inst59|14                     ; inst143~_emulated ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_BOARD_RESET- ; 1.000        ; 0.093      ; 2.419      ;
; -1.412 ; 74373:inst115|16                    ; inst143~_emulated ; inst4|altpll_component|auto_generated|pll1|clk[3] ; FPGA_IN_BOARD_RESET- ; 1.000        ; 0.249      ; 2.558      ;
; -1.373 ; 74373:inst115|18                    ; inst143~_emulated ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_BOARD_RESET- ; 1.000        ; 0.180      ; 2.450      ;
; -1.358 ; 74373:inst59|14                     ; inst143~_emulated ; inst4|altpll_component|auto_generated|pll1|clk[3] ; FPGA_IN_BOARD_RESET- ; 1.000        ; 0.164      ; 2.419      ;
; -1.302 ; 74373:inst115|18                    ; inst143~_emulated ; inst4|altpll_component|auto_generated|pll1|clk[3] ; FPGA_IN_BOARD_RESET- ; 1.000        ; 0.251      ; 2.450      ;
; -1.289 ; FPGA_IN_CDSB-                       ; inst143~_emulated ; FPGA_IN_CDSB-                                     ; FPGA_IN_BOARD_RESET- ; 0.500        ; 1.232      ; 2.998      ;
; -1.259 ; 74373:inst115|15                    ; inst143~_emulated ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_BOARD_RESET- ; 1.000        ; 0.179      ; 2.335      ;
; -1.188 ; 74373:inst115|15                    ; inst143~_emulated ; inst4|altpll_component|auto_generated|pll1|clk[3] ; FPGA_IN_BOARD_RESET- ; 1.000        ; 0.250      ; 2.335      ;
; -1.182 ; 74373:inst115|19                    ; inst143~_emulated ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_BOARD_RESET- ; 1.000        ; 0.134      ; 2.213      ;
; -1.111 ; 74373:inst115|19                    ; inst143~_emulated ; inst4|altpll_component|auto_generated|pll1|clk[3] ; FPGA_IN_BOARD_RESET- ; 1.000        ; 0.205      ; 2.213      ;
; -1.063 ; 74373:inst59|14                     ; inst124           ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_BOARD_RESET- ; 1.000        ; 0.125      ; 2.085      ;
; -1.037 ; FPGA_IN_SDSB-                       ; inst124           ; FPGA_IN_SDSB-                                     ; FPGA_IN_BOARD_RESET- ; 0.500        ; 1.264      ; 2.778      ;
; -0.992 ; 74373:inst59|14                     ; inst124           ; inst4|altpll_component|auto_generated|pll1|clk[3] ; FPGA_IN_BOARD_RESET- ; 1.000        ; 0.196      ; 2.085      ;
; -0.841 ; 74373:inst116|18                    ; inst124           ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_BOARD_RESET- ; 1.000        ; 0.026      ; 1.764      ;
; -0.830 ; inst95                              ; inst143~_emulated ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_BOARD_RESET- ; 1.000        ; 0.584      ; 2.311      ;
; -0.783 ; 74373:inst116|17                    ; inst124           ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_BOARD_RESET- ; 1.000        ; 0.208      ; 1.888      ;
; -0.771 ; inst95                              ; inst143~_emulated ; inst4|altpll_component|auto_generated|pll1|clk[3] ; FPGA_IN_BOARD_RESET- ; 1.000        ; 0.643      ; 2.311      ;
; -0.770 ; 74373:inst116|18                    ; inst124           ; inst4|altpll_component|auto_generated|pll1|clk[3] ; FPGA_IN_BOARD_RESET- ; 1.000        ; 0.097      ; 1.764      ;
; -0.712 ; 74373:inst116|17                    ; inst124           ; inst4|altpll_component|auto_generated|pll1|clk[3] ; FPGA_IN_BOARD_RESET- ; 1.000        ; 0.279      ; 1.888      ;
; -0.682 ; 74373:inst116|19                    ; inst124           ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_BOARD_RESET- ; 1.000        ; 0.099      ; 1.678      ;
; -0.660 ; 74373:inst59|13                     ; inst124           ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_BOARD_RESET- ; 1.000        ; 0.123      ; 1.680      ;
; -0.620 ; 74373:inst116|16                    ; inst124           ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_BOARD_RESET- ; 1.000        ; 0.119      ; 1.636      ;
; -0.611 ; 74373:inst116|19                    ; inst124           ; inst4|altpll_component|auto_generated|pll1|clk[3] ; FPGA_IN_BOARD_RESET- ; 1.000        ; 0.170      ; 1.678      ;
; -0.589 ; 74373:inst59|13                     ; inst124           ; inst4|altpll_component|auto_generated|pll1|clk[3] ; FPGA_IN_BOARD_RESET- ; 1.000        ; 0.194      ; 1.680      ;
; -0.580 ; FPGA_IN_SDSB-                       ; inst143~_emulated ; FPGA_IN_SDSB-                                     ; FPGA_IN_BOARD_RESET- ; 1.000        ; 1.232      ; 2.789      ;
; -0.549 ; 74373:inst116|16                    ; inst124           ; inst4|altpll_component|auto_generated|pll1|clk[3] ; FPGA_IN_BOARD_RESET- ; 1.000        ; 0.190      ; 1.636      ;
; -0.377 ; Microcomputer:inst|T80s:cpu1|RD_n   ; inst124           ; Microcomputer:inst|cpuClock                       ; FPGA_IN_BOARD_RESET- ; 1.000        ; -0.384     ; 0.970      ;
; -0.355 ; Microcomputer:inst|T80s:cpu1|WR_n   ; inst143~_emulated ; Microcomputer:inst|cpuClock                       ; FPGA_IN_BOARD_RESET- ; 1.000        ; 0.717      ; 2.049      ;
; -0.199 ; FPGA_IN_CDSB-                       ; inst143~_emulated ; FPGA_IN_CDSB-                                     ; FPGA_IN_BOARD_RESET- ; 1.000        ; 1.232      ; 2.408      ;
; -0.067 ; Microcomputer:inst|T80s:cpu1|MREQ_n ; inst124           ; Microcomputer:inst|cpuClock                       ; FPGA_IN_BOARD_RESET- ; 1.000        ; 0.635      ; 1.679      ;
; 0.047  ; FPGA_IN_SDSB-                       ; inst124           ; FPGA_IN_SDSB-                                     ; FPGA_IN_BOARD_RESET- ; 1.000        ; 1.264      ; 2.194      ;
+--------+-------------------------------------+-------------------+---------------------------------------------------+----------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'ps2_keyboard_to_ascii:inst162|ascii_new'                                                                                                       ;
+--------+----------------------+---------+---------------------------------------------------+-----------------------------------------+--------------+------------+------------+
; Slack  ; From Node            ; To Node ; Launch Clock                                      ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------+---------+---------------------------------------------------+-----------------------------------------+--------------+------------+------------+
; -1.628 ; FPGA_IN_SDSB-        ; inst295 ; FPGA_IN_SDSB-                                     ; ps2_keyboard_to_ascii:inst162|ascii_new ; 0.500        ; 0.908      ; 3.023      ;
; -1.485 ; 74373:inst115|12     ; inst295 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; ps2_keyboard_to_ascii:inst162|ascii_new ; 1.000        ; -0.316     ; 2.086      ;
; -1.414 ; 74373:inst115|12     ; inst295 ; inst4|altpll_component|auto_generated|pll1|clk[3] ; ps2_keyboard_to_ascii:inst162|ascii_new ; 1.000        ; -0.245     ; 2.086      ;
; -1.315 ; 74373:inst59|14      ; inst295 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; ps2_keyboard_to_ascii:inst162|ascii_new ; 1.000        ; -0.231     ; 2.001      ;
; -1.248 ; 74373:inst59|13      ; inst295 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; ps2_keyboard_to_ascii:inst162|ascii_new ; 1.000        ; -0.233     ; 1.932      ;
; -1.248 ; 74373:inst115|14     ; inst295 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; ps2_keyboard_to_ascii:inst162|ascii_new ; 1.000        ; -0.320     ; 1.845      ;
; -1.244 ; 74373:inst59|14      ; inst295 ; inst4|altpll_component|auto_generated|pll1|clk[3] ; ps2_keyboard_to_ascii:inst162|ascii_new ; 1.000        ; -0.160     ; 2.001      ;
; -1.177 ; 74373:inst59|13      ; inst295 ; inst4|altpll_component|auto_generated|pll1|clk[3] ; ps2_keyboard_to_ascii:inst162|ascii_new ; 1.000        ; -0.162     ; 1.932      ;
; -1.177 ; 74373:inst115|14     ; inst295 ; inst4|altpll_component|auto_generated|pll1|clk[3] ; ps2_keyboard_to_ascii:inst162|ascii_new ; 1.000        ; -0.249     ; 1.845      ;
; -1.145 ; 74373:inst115|15     ; inst295 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; ps2_keyboard_to_ascii:inst162|ascii_new ; 1.000        ; -0.145     ; 1.917      ;
; -1.074 ; 74373:inst115|15     ; inst295 ; inst4|altpll_component|auto_generated|pll1|clk[3] ; ps2_keyboard_to_ascii:inst162|ascii_new ; 1.000        ; -0.074     ; 1.917      ;
; -1.049 ; 74373:inst115|19     ; inst295 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; ps2_keyboard_to_ascii:inst162|ascii_new ; 1.000        ; -0.190     ; 1.776      ;
; -0.978 ; 74373:inst115|19     ; inst295 ; inst4|altpll_component|auto_generated|pll1|clk[3] ; ps2_keyboard_to_ascii:inst162|ascii_new ; 1.000        ; -0.119     ; 1.776      ;
; -0.966 ; 74373:inst115|16     ; inst295 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; ps2_keyboard_to_ascii:inst162|ascii_new ; 1.000        ; -0.146     ; 1.737      ;
; -0.919 ; 74373:inst115|18     ; inst295 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; ps2_keyboard_to_ascii:inst162|ascii_new ; 1.000        ; -0.144     ; 1.692      ;
; -0.896 ; 74373:inst115|17     ; inst295 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; ps2_keyboard_to_ascii:inst162|ascii_new ; 1.000        ; -0.074     ; 1.739      ;
; -0.895 ; 74373:inst115|16     ; inst295 ; inst4|altpll_component|auto_generated|pll1|clk[3] ; ps2_keyboard_to_ascii:inst162|ascii_new ; 1.000        ; -0.075     ; 1.737      ;
; -0.879 ; 74373:inst115|13     ; inst295 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; ps2_keyboard_to_ascii:inst162|ascii_new ; 1.000        ; -0.104     ; 1.692      ;
; -0.848 ; 74373:inst115|18     ; inst295 ; inst4|altpll_component|auto_generated|pll1|clk[3] ; ps2_keyboard_to_ascii:inst162|ascii_new ; 1.000        ; -0.073     ; 1.692      ;
; -0.830 ; FPGA_IN_BOARD_RESET- ; inst295 ; FPGA_IN_BOARD_RESET-                              ; ps2_keyboard_to_ascii:inst162|ascii_new ; 0.500        ; 0.908      ; 2.225      ;
; -0.825 ; 74373:inst115|17     ; inst295 ; inst4|altpll_component|auto_generated|pll1|clk[3] ; ps2_keyboard_to_ascii:inst162|ascii_new ; 1.000        ; -0.003     ; 1.739      ;
; -0.808 ; 74373:inst115|13     ; inst295 ; inst4|altpll_component|auto_generated|pll1|clk[3] ; ps2_keyboard_to_ascii:inst162|ascii_new ; 1.000        ; -0.033     ; 1.692      ;
; -0.674 ; FPGA_IN_SDSB-        ; inst295 ; FPGA_IN_SDSB-                                     ; ps2_keyboard_to_ascii:inst162|ascii_new ; 1.000        ; 0.908      ; 2.569      ;
; 0.091  ; FPGA_IN_BOARD_RESET- ; inst295 ; FPGA_IN_BOARD_RESET-                              ; ps2_keyboard_to_ascii:inst162|ascii_new ; 1.000        ; 0.908      ; 1.804      ;
+--------+----------------------+---------+---------------------------------------------------+-----------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16]'                                                                                                                                                      ;
+--------+----------------------+---------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node            ; To Node ; Launch Clock                                                                                     ; Latch Clock                                                                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------+---------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -1.531 ; FPGA_IN_BOARD_RESET- ; inst349 ; FPGA_IN_BOARD_RESET-                                                                             ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; 0.500        ; 1.179      ; 3.197      ;
; -1.531 ; FPGA_IN_BOARD_RESET- ; inst358 ; FPGA_IN_BOARD_RESET-                                                                             ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; 0.500        ; 1.179      ; 3.197      ;
; -0.794 ; inst358              ; inst349 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; 1.000        ; -0.024     ; 1.777      ;
; -0.792 ; inst358              ; inst358 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; 1.000        ; -0.022     ; 1.777      ;
; -0.677 ; FPGA_IN_BOARD_RESET- ; inst349 ; FPGA_IN_BOARD_RESET-                                                                             ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; 1.000        ; 1.179      ; 2.843      ;
; -0.677 ; FPGA_IN_BOARD_RESET- ; inst358 ; FPGA_IN_BOARD_RESET-                                                                             ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; 1.000        ; 1.179      ; 2.843      ;
+--------+----------------------+---------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'inst4|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                  ;
+----------+-------------------------+-------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack    ; From Node               ; To Node                       ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+----------+-------------------------+-------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -1.522   ; FPGA_IN_BOARD_RESET-    ; inst517                       ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 1.435      ; 3.384      ;
; -1.522   ; FPGA_IN_BOARD_RESET-    ; inst506                       ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 1.435      ; 3.384      ;
; -0.714   ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|state      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 1.432      ; 2.573      ;
; -0.640   ; FPGA_IN_BOARD_RESET-    ; inst517                       ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 1.435      ; 3.002      ;
; -0.640   ; FPGA_IN_BOARD_RESET-    ; inst506                       ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 1.435      ; 3.002      ;
; -0.592   ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|busy       ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 1.434      ; 2.453      ;
; -0.577   ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[5] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 1.439      ; 2.443      ;
; -0.577   ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[2] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 1.439      ; 2.443      ;
; -0.577   ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[0] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 1.439      ; 2.443      ;
; -0.577   ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[7] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 1.439      ; 2.443      ;
; -0.575   ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[6] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 1.432      ; 2.434      ;
; -0.575   ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[4] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 1.432      ; 2.434      ;
; -0.566   ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|ss_n[1]    ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 1.435      ; 2.428      ;
; -0.566   ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|ss_n[0]    ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 1.435      ; 2.428      ;
; -0.566   ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|mosi~en    ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 1.435      ; 2.428      ;
; -0.541   ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[1] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 1.434      ; 2.402      ;
; -0.398   ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[3] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 1.617      ; 2.442      ;
; 0.332    ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|state      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 1.432      ; 2.027      ;
; 0.443    ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[6] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 1.432      ; 1.916      ;
; 0.443    ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[4] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 1.432      ; 1.916      ;
; 0.447    ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|busy       ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 1.434      ; 1.914      ;
; 0.448    ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[5] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 1.439      ; 1.918      ;
; 0.448    ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[2] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 1.439      ; 1.918      ;
; 0.448    ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[0] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 1.439      ; 1.918      ;
; 0.448    ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[7] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 1.439      ; 1.918      ;
; 0.462    ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|ss_n[1]    ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 1.435      ; 1.900      ;
; 0.462    ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|ss_n[0]    ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 1.435      ; 1.900      ;
; 0.462    ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|mosi~en    ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 1.435      ; 1.900      ;
; 0.483    ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[1] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 1.434      ; 1.878      ;
; 0.613    ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[3] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 1.617      ; 1.931      ;
; 97.637   ; spi_master:inst490|busy ; inst517                       ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.188     ; 2.152      ;
; 97.637   ; spi_master:inst490|busy ; inst506                       ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.188     ; 2.152      ;
; 2497.789 ; spi_master:inst490|busy ; inst517                       ; inst4|altpll_component|auto_generated|pll1|clk[1] ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 2500.000     ; -0.036     ; 2.152      ;
; 2497.789 ; spi_master:inst490|busy ; inst506                       ; inst4|altpll_component|auto_generated|pll1|clk[1] ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 2500.000     ; -0.036     ; 2.152      ;
+----------+-------------------------+-------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'inst4|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                         ;
+--------+--------------------------------------------+-------------------------------------------+-----------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                   ; Launch Clock                ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+-------------------------------------------+-----------------------------+---------------------------------------------------+--------------+------------+------------+
; -1.512 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_CHRY|c[2] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -0.132     ; 1.807      ;
; -1.509 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|losr:U_LOSR|data[0]        ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -0.144     ; 1.792      ;
; -1.509 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|losr:U_LOSR|data[1]        ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -0.144     ; 1.792      ;
; -1.509 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|losr:U_LOSR|data[2]        ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -0.144     ; 1.792      ;
; -1.509 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|losr:U_LOSR|data[3]        ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -0.144     ; 1.792      ;
; -1.509 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|losr:U_LOSR|data[4]        ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -0.144     ; 1.792      ;
; -1.509 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|losr:U_LOSR|data[5]        ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -0.144     ; 1.792      ;
; -1.509 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|losr:U_LOSR|data[6]        ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -0.144     ; 1.792      ;
; -1.509 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|losr:U_LOSR|data[7]        ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -0.144     ; 1.792      ;
; -1.509 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|R                          ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -0.144     ; 1.792      ;
; -1.509 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|G                          ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -0.144     ; 1.792      ;
; -1.509 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|B                          ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -0.144     ; 1.792      ;
; -1.490 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_VCTR|c[1] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -0.141     ; 1.776      ;
; -1.490 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_VCTR|c[2] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -0.141     ; 1.776      ;
; -1.490 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_VCTR|c[3] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -0.141     ; 1.776      ;
; -1.490 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_VCTR|c[4] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -0.141     ; 1.776      ;
; -1.490 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_VCTR|c[5] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -0.141     ; 1.776      ;
; -1.490 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_VCTR|c[6] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -0.141     ; 1.776      ;
; -1.490 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_VCTR|c[7] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -0.141     ; 1.776      ;
; -1.490 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_VCTR|c[8] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -0.141     ; 1.776      ;
; -1.490 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_VCTR|c[9] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -0.141     ; 1.776      ;
; -1.480 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|vsync_int                  ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -0.145     ; 1.762      ;
; -1.368 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_CHRX|c[0] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -0.140     ; 1.655      ;
; -1.368 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_CHRX|c[1] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -0.140     ; 1.655      ;
; -1.368 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_CHRX|c[2] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -0.140     ; 1.655      ;
; -1.368 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_SCRY|c[0] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -0.140     ; 1.655      ;
; -1.368 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_SCRY|c[1] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -0.140     ; 1.655      ;
; -1.368 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_SCRY|c[2] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -0.140     ; 1.655      ;
; -1.348 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_SCRX|c[0] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -0.140     ; 1.635      ;
; -1.348 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_SCRX|c[1] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -0.140     ; 1.635      ;
; -1.348 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_SCRX|c[2] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -0.140     ; 1.635      ;
; -1.348 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_SCRX|c[3] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -0.140     ; 1.635      ;
; -1.348 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_SCRX|c[4] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -0.140     ; 1.635      ;
; -1.348 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_CHRY|c[0] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -0.140     ; 1.635      ;
; -1.348 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_SCRX|c[5] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -0.140     ; 1.635      ;
; -1.348 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_SCRX|c[6] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -0.140     ; 1.635      ;
; -1.321 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|hsync_int                  ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -0.140     ; 1.608      ;
; -1.319 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_CHRY|c[1] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; 0.061      ; 1.807      ;
; -1.319 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_CHRY|c[3] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; 0.061      ; 1.807      ;
; -1.299 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_SCRY|c[3] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; 0.047      ; 1.773      ;
; -1.228 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_SCRY|c[4] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; 0.064      ; 1.719      ;
; -1.173 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_HCTR|c[0] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; 0.042      ; 1.642      ;
; -1.173 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_HCTR|c[7] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; 0.042      ; 1.642      ;
; -1.173 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_HCTR|c[3] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; 0.042      ; 1.642      ;
; -1.173 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_HCTR|c[5] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; 0.042      ; 1.642      ;
; -1.173 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_HCTR|c[6] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; 0.042      ; 1.642      ;
; -1.173 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_HCTR|c[4] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; 0.042      ; 1.642      ;
; -1.173 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_HCTR|c[9] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; 0.042      ; 1.642      ;
; -1.173 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_HCTR|c[2] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; 0.042      ; 1.642      ;
; -1.173 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_HCTR|c[1] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; 0.042      ; 1.642      ;
; -1.173 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_HCTR|c[8] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; 0.042      ; 1.642      ;
; -1.158 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_SCRY|c[5] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; 0.057      ; 1.642      ;
; -1.145 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_VCTR|c[0] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; 0.036      ; 1.608      ;
; -0.911 ; Microcomputer:inst|T80s:cpu1|RD_n          ; inst97                                    ; Microcomputer:inst|cpuClock ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -0.763     ; 1.085      ;
; -0.642 ; Microcomputer:inst|T80s:cpu1|IORQ_n        ; inst97                                    ; Microcomputer:inst|cpuClock ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; 0.370      ; 1.949      ;
; -0.576 ; FPGA_IN_BOARD_RESET-                       ; 74164:inst37|3                            ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; 1.478      ; 2.481      ;
; -0.576 ; FPGA_IN_BOARD_RESET-                       ; 74164:inst37|4                            ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; 1.478      ; 2.481      ;
; -0.571 ; Microcomputer:inst|T80s:cpu1|IORQ_n        ; inst92                                    ; Microcomputer:inst|cpuClock ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -0.071     ; 1.437      ;
; -0.566 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|losr:U_LOSR|data[0]        ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -0.144     ; 1.349      ;
; -0.566 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|losr:U_LOSR|data[1]        ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -0.144     ; 1.349      ;
; -0.566 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|losr:U_LOSR|data[2]        ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -0.144     ; 1.349      ;
; -0.566 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|losr:U_LOSR|data[3]        ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -0.144     ; 1.349      ;
; -0.566 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|losr:U_LOSR|data[4]        ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -0.144     ; 1.349      ;
; -0.566 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|losr:U_LOSR|data[5]        ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -0.144     ; 1.349      ;
; -0.566 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|losr:U_LOSR|data[6]        ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -0.144     ; 1.349      ;
; -0.566 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|losr:U_LOSR|data[7]        ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -0.144     ; 1.349      ;
; -0.566 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|R                          ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -0.144     ; 1.349      ;
; -0.566 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|G                          ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -0.144     ; 1.349      ;
; -0.566 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|B                          ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -0.144     ; 1.349      ;
; -0.566 ; Microcomputer:inst|T80s:cpu1|IORQ_n        ; 74165:inst103|70                          ; Microcomputer:inst|cpuClock ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; 1.173      ; 2.676      ;
; -0.566 ; Microcomputer:inst|T80s:cpu1|IORQ_n        ; 74165:inst103|79                          ; Microcomputer:inst|cpuClock ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; 1.173      ; 2.676      ;
; -0.566 ; Microcomputer:inst|T80s:cpu1|IORQ_n        ; 74165:inst103|84                          ; Microcomputer:inst|cpuClock ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; 1.173      ; 2.676      ;
; -0.566 ; Microcomputer:inst|T80s:cpu1|IORQ_n        ; 74165:inst103|93                          ; Microcomputer:inst|cpuClock ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; 1.173      ; 2.676      ;
; -0.564 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_CHRY|c[2] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -0.132     ; 1.359      ;
; -0.545 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_VCTR|c[1] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -0.141     ; 1.331      ;
; -0.545 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_VCTR|c[2] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -0.141     ; 1.331      ;
; -0.545 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_VCTR|c[3] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -0.141     ; 1.331      ;
; -0.545 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_VCTR|c[4] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -0.141     ; 1.331      ;
; -0.545 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_VCTR|c[5] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -0.141     ; 1.331      ;
; -0.545 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_VCTR|c[6] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -0.141     ; 1.331      ;
; -0.545 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_VCTR|c[7] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -0.141     ; 1.331      ;
; -0.545 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_VCTR|c[8] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -0.141     ; 1.331      ;
; -0.545 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_VCTR|c[9] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -0.141     ; 1.331      ;
; -0.538 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|vsync_int                  ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -0.145     ; 1.320      ;
; -0.513 ; Microcomputer:inst|T80s:cpu1|T80:u0|RFSH_n ; 74165:inst103|70                          ; Microcomputer:inst|cpuClock ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; 1.059      ; 2.509      ;
; -0.513 ; Microcomputer:inst|T80s:cpu1|T80:u0|RFSH_n ; 74165:inst103|79                          ; Microcomputer:inst|cpuClock ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; 1.059      ; 2.509      ;
; -0.513 ; Microcomputer:inst|T80s:cpu1|T80:u0|RFSH_n ; 74165:inst103|84                          ; Microcomputer:inst|cpuClock ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; 1.059      ; 2.509      ;
; -0.513 ; Microcomputer:inst|T80s:cpu1|T80:u0|RFSH_n ; 74165:inst103|93                          ; Microcomputer:inst|cpuClock ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; 1.059      ; 2.509      ;
; -0.502 ; Microcomputer:inst|T80s:cpu1|IORQ_n        ; 74165:inst103|98                          ; Microcomputer:inst|cpuClock ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; 1.170      ; 2.609      ;
; -0.449 ; Microcomputer:inst|T80s:cpu1|T80:u0|RFSH_n ; 74165:inst103|98                          ; Microcomputer:inst|cpuClock ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; 1.056      ; 2.442      ;
; -0.444 ; Microcomputer:inst|T80s:cpu1|T80:u0|RFSH_n ; inst95                                    ; Microcomputer:inst|cpuClock ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -0.266     ; 1.115      ;
; -0.430 ; Microcomputer:inst|T80s:cpu1|IORQ_n        ; inst95                                    ; Microcomputer:inst|cpuClock ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -0.152     ; 1.215      ;
; -0.430 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_CHRX|c[0] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -0.140     ; 1.217      ;
; -0.430 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_CHRX|c[1] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -0.140     ; 1.217      ;
; -0.430 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_CHRX|c[2] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -0.140     ; 1.217      ;
; -0.430 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_SCRY|c[0] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -0.140     ; 1.217      ;
; -0.430 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_SCRY|c[1] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -0.140     ; 1.217      ;
; -0.430 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_SCRY|c[2] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -0.140     ; 1.217      ;
; -0.422 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_SCRX|c[0] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -0.140     ; 1.209      ;
; -0.422 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_SCRX|c[1] ; FPGA_IN_BOARD_RESET-        ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -0.140     ; 1.209      ;
+--------+--------------------------------------------+-------------------------------------------+-----------------------------+---------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'inst4|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                ;
+--------+-------------------------+-------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node               ; To Node                       ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------+-------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -1.493 ; FPGA_IN_BOARD_RESET-    ; inst517                       ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 1.464      ; 3.384      ;
; -1.493 ; FPGA_IN_BOARD_RESET-    ; inst506                       ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 1.464      ; 3.384      ;
; -0.685 ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|state      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 1.461      ; 2.573      ;
; -0.611 ; FPGA_IN_BOARD_RESET-    ; inst517                       ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 1.464      ; 3.002      ;
; -0.611 ; FPGA_IN_BOARD_RESET-    ; inst506                       ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 1.464      ; 3.002      ;
; -0.563 ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|busy       ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 1.463      ; 2.453      ;
; -0.548 ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[5] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 1.468      ; 2.443      ;
; -0.548 ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[2] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 1.468      ; 2.443      ;
; -0.548 ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[0] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 1.468      ; 2.443      ;
; -0.548 ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[7] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 1.468      ; 2.443      ;
; -0.546 ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[6] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 1.461      ; 2.434      ;
; -0.546 ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[4] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 1.461      ; 2.434      ;
; -0.537 ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|ss_n[1]    ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 1.464      ; 2.428      ;
; -0.537 ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|ss_n[0]    ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 1.464      ; 2.428      ;
; -0.537 ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|mosi~en    ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 1.464      ; 2.428      ;
; -0.512 ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[1] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 1.463      ; 2.402      ;
; -0.369 ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[3] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 1.646      ; 2.442      ;
; 0.361  ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|state      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 1.461      ; 2.027      ;
; 0.472  ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[6] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 1.461      ; 1.916      ;
; 0.472  ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[4] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 1.461      ; 1.916      ;
; 0.476  ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|busy       ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 1.463      ; 1.914      ;
; 0.477  ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[5] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 1.468      ; 1.918      ;
; 0.477  ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[2] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 1.468      ; 1.918      ;
; 0.477  ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[0] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 1.468      ; 1.918      ;
; 0.477  ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[7] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 1.468      ; 1.918      ;
; 0.491  ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|ss_n[1]    ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 1.464      ; 1.900      ;
; 0.491  ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|ss_n[0]    ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 1.464      ; 1.900      ;
; 0.491  ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|mosi~en    ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 1.464      ; 1.900      ;
; 0.512  ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[1] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 1.463      ; 1.878      ;
; 0.642  ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[3] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 1.646      ; 1.931      ;
; 97.704 ; spi_master:inst490|busy ; inst517                       ; inst4|altpll_component|auto_generated|pll1|clk[1] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.121     ; 2.152      ;
; 97.704 ; spi_master:inst490|busy ; inst506                       ; inst4|altpll_component|auto_generated|pll1|clk[1] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.121     ; 2.152      ;
; 97.789 ; spi_master:inst490|busy ; inst517                       ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.036     ; 2.152      ;
; 97.789 ; spi_master:inst490|busy ; inst506                       ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.036     ; 2.152      ;
+--------+-------------------------+-------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]'                                                                                                                                                                                          ;
+--------+-------------------------------+-------------------------------------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node                             ; Launch Clock                                                                                    ; Latch Clock                                                                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+-------------------------------------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -1.064 ; FPGA_IN_BOARD_RESET-          ; inst389                             ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.500        ; 1.391      ; 2.932      ;
; -0.929 ; spi_16bit_master:inst347|busy ; inst389                             ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; 0.189      ; 2.105      ;
; -0.920 ; FPGA_IN_BOARD_RESET-          ; inst389                             ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; 1.391      ; 3.288      ;
; -0.546 ; FPGA_IN_BOARD_RESET-          ; inst379                             ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.500        ; 1.389      ; 2.412      ;
; -0.479 ; FPGA_IN_BOARD_RESET-          ; inst379                             ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; 1.389      ; 2.845      ;
; -0.434 ; spi_16bit_master:inst347|busy ; inst379                             ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; 0.187      ; 1.608      ;
; -0.297 ; FPGA_IN_BOARD_RESET-          ; spi_16bit_master:inst347|rx_data[6] ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; 1.160      ; 2.434      ;
; -0.297 ; FPGA_IN_BOARD_RESET-          ; spi_16bit_master:inst347|rx_data[4] ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; 1.160      ; 2.434      ;
; -0.279 ; FPGA_IN_BOARD_RESET-          ; spi_16bit_master:inst347|rx_data[6] ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.500        ; 1.160      ; 1.916      ;
; -0.279 ; FPGA_IN_BOARD_RESET-          ; spi_16bit_master:inst347|rx_data[4] ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.500        ; 1.160      ; 1.916      ;
; 0.124  ; FPGA_IN_BOARD_RESET-          ; spi_16bit_master:inst347|rx_data[5] ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.500        ; 1.165      ; 1.518      ;
; 0.124  ; FPGA_IN_BOARD_RESET-          ; spi_16bit_master:inst347|rx_data[1] ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.500        ; 1.165      ; 1.518      ;
; 0.124  ; FPGA_IN_BOARD_RESET-          ; spi_16bit_master:inst347|rx_data[2] ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.500        ; 1.165      ; 1.518      ;
; 0.124  ; FPGA_IN_BOARD_RESET-          ; spi_16bit_master:inst347|rx_data[0] ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.500        ; 1.165      ; 1.518      ;
; 0.124  ; FPGA_IN_BOARD_RESET-          ; spi_16bit_master:inst347|rx_data[7] ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.500        ; 1.165      ; 1.518      ;
; 0.128  ; FPGA_IN_BOARD_RESET-          ; spi_16bit_master:inst347|state      ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.500        ; 1.164      ; 1.513      ;
; 0.128  ; FPGA_IN_BOARD_RESET-          ; spi_16bit_master:inst347|busy       ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.500        ; 1.164      ; 1.513      ;
; 0.128  ; FPGA_IN_BOARD_RESET-          ; spi_16bit_master:inst347|ss_n[1]    ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.500        ; 1.164      ; 1.513      ;
; 0.128  ; FPGA_IN_BOARD_RESET-          ; spi_16bit_master:inst347|ss_n[0]    ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.500        ; 1.164      ; 1.513      ;
; 0.128  ; FPGA_IN_BOARD_RESET-          ; spi_16bit_master:inst347|mosi~en    ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.500        ; 1.164      ; 1.513      ;
; 0.163  ; FPGA_IN_BOARD_RESET-          ; spi_16bit_master:inst347|rx_data[5] ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; 1.165      ; 1.979      ;
; 0.163  ; FPGA_IN_BOARD_RESET-          ; spi_16bit_master:inst347|rx_data[1] ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; 1.165      ; 1.979      ;
; 0.163  ; FPGA_IN_BOARD_RESET-          ; spi_16bit_master:inst347|rx_data[2] ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; 1.165      ; 1.979      ;
; 0.163  ; FPGA_IN_BOARD_RESET-          ; spi_16bit_master:inst347|rx_data[0] ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; 1.165      ; 1.979      ;
; 0.163  ; FPGA_IN_BOARD_RESET-          ; spi_16bit_master:inst347|rx_data[7] ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; 1.165      ; 1.979      ;
; 0.168  ; FPGA_IN_BOARD_RESET-          ; spi_16bit_master:inst347|state      ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; 1.164      ; 1.973      ;
; 0.168  ; FPGA_IN_BOARD_RESET-          ; spi_16bit_master:inst347|busy       ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; 1.164      ; 1.973      ;
; 0.168  ; FPGA_IN_BOARD_RESET-          ; spi_16bit_master:inst347|ss_n[1]    ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; 1.164      ; 1.973      ;
; 0.168  ; FPGA_IN_BOARD_RESET-          ; spi_16bit_master:inst347|ss_n[0]    ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; 1.164      ; 1.973      ;
; 0.168  ; FPGA_IN_BOARD_RESET-          ; spi_16bit_master:inst347|mosi~en    ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; 1.164      ; 1.973      ;
; 0.180  ; FPGA_IN_BOARD_RESET-          ; spi_16bit_master:inst347|rx_data[3] ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.500        ; 1.390      ; 1.687      ;
; 0.188  ; FPGA_IN_BOARD_RESET-          ; spi_16bit_master:inst347|rx_data[3] ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 1.000        ; 1.390      ; 2.179      ;
+--------+-------------------------------+-------------------------------------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'inst4|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                       ;
+---------+--------------------------------------------+------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                  ; To Node          ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+---------+--------------------------------------------+------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -0.867  ; Microcomputer:inst|T80s:cpu1|RD_n          ; inst97           ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.719     ; 1.085      ;
; -0.598  ; Microcomputer:inst|T80s:cpu1|IORQ_n        ; inst97           ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.414      ; 1.949      ;
; -0.533  ; FPGA_IN_BOARD_RESET-                       ; 74164:inst37|3   ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.521      ; 2.481      ;
; -0.533  ; FPGA_IN_BOARD_RESET-                       ; 74164:inst37|4   ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.521      ; 2.481      ;
; -0.528  ; Microcomputer:inst|T80s:cpu1|IORQ_n        ; inst92           ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.028     ; 1.437      ;
; -0.522  ; Microcomputer:inst|T80s:cpu1|IORQ_n        ; 74165:inst103|70 ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 1.217      ; 2.676      ;
; -0.522  ; Microcomputer:inst|T80s:cpu1|IORQ_n        ; 74165:inst103|79 ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 1.217      ; 2.676      ;
; -0.522  ; Microcomputer:inst|T80s:cpu1|IORQ_n        ; 74165:inst103|84 ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 1.217      ; 2.676      ;
; -0.522  ; Microcomputer:inst|T80s:cpu1|IORQ_n        ; 74165:inst103|93 ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 1.217      ; 2.676      ;
; -0.469  ; Microcomputer:inst|T80s:cpu1|T80:u0|RFSH_n ; 74165:inst103|70 ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 1.103      ; 2.509      ;
; -0.469  ; Microcomputer:inst|T80s:cpu1|T80:u0|RFSH_n ; 74165:inst103|79 ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 1.103      ; 2.509      ;
; -0.469  ; Microcomputer:inst|T80s:cpu1|T80:u0|RFSH_n ; 74165:inst103|84 ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 1.103      ; 2.509      ;
; -0.469  ; Microcomputer:inst|T80s:cpu1|T80:u0|RFSH_n ; 74165:inst103|93 ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 1.103      ; 2.509      ;
; -0.458  ; Microcomputer:inst|T80s:cpu1|IORQ_n        ; 74165:inst103|98 ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 1.214      ; 2.609      ;
; -0.405  ; Microcomputer:inst|T80s:cpu1|T80:u0|RFSH_n ; 74165:inst103|98 ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 1.100      ; 2.442      ;
; -0.401  ; Microcomputer:inst|T80s:cpu1|T80:u0|RFSH_n ; inst95           ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.223     ; 1.115      ;
; -0.387  ; Microcomputer:inst|T80s:cpu1|IORQ_n        ; inst95           ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.109     ; 1.215      ;
; -0.301  ; Microcomputer:inst|T80s:cpu1|MREQ_n        ; inst95           ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.223     ; 1.015      ;
; -0.286  ; Microcomputer:inst|T80s:cpu1|T80:u0|M1_n   ; 74165:inst103|70 ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 1.103      ; 2.326      ;
; -0.286  ; Microcomputer:inst|T80s:cpu1|T80:u0|M1_n   ; 74165:inst103|79 ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 1.103      ; 2.326      ;
; -0.286  ; Microcomputer:inst|T80s:cpu1|T80:u0|M1_n   ; 74165:inst103|84 ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 1.103      ; 2.326      ;
; -0.286  ; Microcomputer:inst|T80s:cpu1|T80:u0|M1_n   ; 74165:inst103|93 ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 1.103      ; 2.326      ;
; -0.237  ; Microcomputer:inst|T80s:cpu1|MREQ_n        ; 74165:inst103|70 ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 1.103      ; 2.277      ;
; -0.237  ; Microcomputer:inst|T80s:cpu1|MREQ_n        ; 74165:inst103|79 ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 1.103      ; 2.277      ;
; -0.237  ; Microcomputer:inst|T80s:cpu1|MREQ_n        ; 74165:inst103|84 ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 1.103      ; 2.277      ;
; -0.237  ; Microcomputer:inst|T80s:cpu1|MREQ_n        ; 74165:inst103|93 ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 1.103      ; 2.277      ;
; -0.222  ; Microcomputer:inst|T80s:cpu1|T80:u0|M1_n   ; 74165:inst103|98 ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 1.100      ; 2.259      ;
; -0.196  ; Microcomputer:inst|T80s:cpu1|T80:u0|M1_n   ; inst97           ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.300      ; 1.433      ;
; -0.189  ; Microcomputer:inst|T80s:cpu1|T80:u0|M1_n   ; inst95           ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.223     ; 0.903      ;
; -0.173  ; Microcomputer:inst|T80s:cpu1|MREQ_n        ; 74165:inst103|98 ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 1.100      ; 2.210      ;
; 0.023   ; Microcomputer:inst|T80s:cpu1|T80:u0|BusAck ; inst108          ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.112     ; 0.802      ;
; 0.395   ; FPGA_IN_BOARD_RESET-                       ; 74164:inst37|3   ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 1.521      ; 2.053      ;
; 0.395   ; FPGA_IN_BOARD_RESET-                       ; 74164:inst37|4   ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 1.521      ; 2.053      ;
; 8.366   ; inst92                                     ; 74165:inst103|70 ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.178      ; 2.789      ;
; 8.366   ; inst92                                     ; 74165:inst103|79 ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.178      ; 2.789      ;
; 8.366   ; inst92                                     ; 74165:inst103|84 ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.178      ; 2.789      ;
; 8.366   ; inst92                                     ; 74165:inst103|93 ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.178      ; 2.789      ;
; 8.430   ; inst92                                     ; 74165:inst103|98 ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.175      ; 2.722      ;
; 8.650   ; inst95                                     ; 74165:inst103|70 ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.262      ; 2.589      ;
; 8.650   ; inst95                                     ; 74165:inst103|79 ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.262      ; 2.589      ;
; 8.650   ; inst95                                     ; 74165:inst103|84 ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.262      ; 2.589      ;
; 8.650   ; inst95                                     ; 74165:inst103|93 ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.262      ; 2.589      ;
; 8.714   ; inst95                                     ; 74165:inst103|98 ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.259      ; 2.522      ;
; 18.028  ; inst92                                     ; inst95           ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.148     ; 1.801      ;
; 18.361  ; uart:inst8|tx_state.TX_IDLE                ; 74164:inst37|3   ; CLK_50                                            ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.329      ; 1.905      ;
; 18.361  ; uart:inst8|tx_state.TX_IDLE                ; 74164:inst37|4   ; CLK_50                                            ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.329      ; 1.905      ;
; 248.399 ; inst92                                     ; 74165:inst103|70 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 250.000      ; 1.211      ; 2.789      ;
; 248.399 ; inst92                                     ; 74165:inst103|79 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 250.000      ; 1.211      ; 2.789      ;
; 248.399 ; inst92                                     ; 74165:inst103|84 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 250.000      ; 1.211      ; 2.789      ;
; 248.399 ; inst92                                     ; 74165:inst103|93 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 250.000      ; 1.211      ; 2.789      ;
; 248.463 ; inst92                                     ; 74165:inst103|98 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 250.000      ; 1.208      ; 2.722      ;
; 248.683 ; inst95                                     ; 74165:inst103|70 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 250.000      ; 1.295      ; 2.589      ;
; 248.683 ; inst95                                     ; 74165:inst103|79 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 250.000      ; 1.295      ; 2.589      ;
; 248.683 ; inst95                                     ; 74165:inst103|84 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 250.000      ; 1.295      ; 2.589      ;
; 248.683 ; inst95                                     ; 74165:inst103|93 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 250.000      ; 1.295      ; 2.589      ;
; 248.747 ; inst95                                     ; 74165:inst103|98 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 250.000      ; 1.292      ; 2.522      ;
; 498.061 ; inst92                                     ; inst95           ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.115     ; 1.801      ;
+---------+--------------------------------------------+------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'inst4|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                 ;
+--------+-------------------------+-------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node               ; To Node                       ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------+-------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -0.295 ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[3] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.932      ; 1.831      ;
; -0.156 ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[1] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.742      ; 1.780      ;
; -0.137 ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|ss_n[1]    ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.744      ; 1.801      ;
; -0.137 ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|ss_n[0]    ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.744      ; 1.801      ;
; -0.137 ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|mosi~en    ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.744      ; 1.801      ;
; -0.123 ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[5] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.747      ; 1.818      ;
; -0.123 ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[2] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.747      ; 1.818      ;
; -0.123 ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[0] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.747      ; 1.818      ;
; -0.123 ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[7] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.747      ; 1.818      ;
; -0.122 ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|busy       ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.742      ; 1.814      ;
; -0.117 ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[6] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.740      ; 1.817      ;
; -0.117 ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[4] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.740      ; 1.817      ;
; -0.011 ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|state      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.740      ; 1.923      ;
; 0.718  ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[3] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 1.932      ; 2.344      ;
; 0.869  ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[1] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 1.742      ; 2.305      ;
; 0.892  ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|ss_n[1]    ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 1.744      ; 2.330      ;
; 0.892  ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|ss_n[0]    ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 1.744      ; 2.330      ;
; 0.892  ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|mosi~en    ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 1.744      ; 2.330      ;
; 0.902  ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[6] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 1.740      ; 2.336      ;
; 0.902  ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[4] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 1.740      ; 2.336      ;
; 0.904  ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[5] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 1.747      ; 2.345      ;
; 0.904  ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[2] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 1.747      ; 2.345      ;
; 0.904  ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[0] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 1.747      ; 2.345      ;
; 0.904  ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[7] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 1.747      ; 2.345      ;
; 0.918  ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|busy       ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 1.742      ; 2.354      ;
; 0.944  ; FPGA_IN_BOARD_RESET-    ; inst517                       ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.744      ; 2.882      ;
; 0.944  ; FPGA_IN_BOARD_RESET-    ; inst506                       ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.744      ; 2.882      ;
; 1.036  ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|state      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 1.740      ; 2.470      ;
; 1.682  ; spi_master:inst490|busy ; inst517                       ; inst4|altpll_component|auto_generated|pll1|clk[1] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.191      ; 1.987      ;
; 1.682  ; spi_master:inst490|busy ; inst506                       ; inst4|altpll_component|auto_generated|pll1|clk[1] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.191      ; 1.987      ;
; 1.832  ; FPGA_IN_BOARD_RESET-    ; inst517                       ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 1.744      ; 3.270      ;
; 1.832  ; FPGA_IN_BOARD_RESET-    ; inst506                       ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 1.744      ; 3.270      ;
; 1.864  ; spi_master:inst490|busy ; inst517                       ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 1.987      ;
; 1.864  ; spi_master:inst490|busy ; inst506                       ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 1.987      ;
+--------+-------------------------+-------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'inst4|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                 ;
+--------+-------------------------+-------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node               ; To Node                       ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------+-------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -0.257 ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[3] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.894      ; 1.831      ;
; -0.118 ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[1] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.704      ; 1.780      ;
; -0.099 ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|ss_n[1]    ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.706      ; 1.801      ;
; -0.099 ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|ss_n[0]    ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.706      ; 1.801      ;
; -0.099 ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|mosi~en    ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.706      ; 1.801      ;
; -0.085 ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[5] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.709      ; 1.818      ;
; -0.085 ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[2] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.709      ; 1.818      ;
; -0.085 ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[0] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.709      ; 1.818      ;
; -0.085 ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[7] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.709      ; 1.818      ;
; -0.084 ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|busy       ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.704      ; 1.814      ;
; -0.079 ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[6] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.702      ; 1.817      ;
; -0.079 ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[4] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.702      ; 1.817      ;
; 0.027  ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|state      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.702      ; 1.923      ;
; 0.756  ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[3] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 1.894      ; 2.344      ;
; 0.907  ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[1] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 1.704      ; 2.305      ;
; 0.930  ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|ss_n[1]    ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 1.706      ; 2.330      ;
; 0.930  ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|ss_n[0]    ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 1.706      ; 2.330      ;
; 0.930  ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|mosi~en    ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 1.706      ; 2.330      ;
; 0.940  ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[6] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 1.702      ; 2.336      ;
; 0.940  ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[4] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 1.702      ; 2.336      ;
; 0.942  ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[5] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 1.709      ; 2.345      ;
; 0.942  ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[2] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 1.709      ; 2.345      ;
; 0.942  ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[0] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 1.709      ; 2.345      ;
; 0.942  ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|rx_data[7] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 1.709      ; 2.345      ;
; 0.956  ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|busy       ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 1.704      ; 2.354      ;
; 0.982  ; FPGA_IN_BOARD_RESET-    ; inst517                       ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.706      ; 2.882      ;
; 0.982  ; FPGA_IN_BOARD_RESET-    ; inst506                       ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.706      ; 2.882      ;
; 1.074  ; FPGA_IN_BOARD_RESET-    ; spi_master:inst490|state      ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 1.702      ; 2.470      ;
; 1.749  ; spi_master:inst490|busy ; inst517                       ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.124      ; 1.987      ;
; 1.749  ; spi_master:inst490|busy ; inst506                       ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.124      ; 1.987      ;
; 1.864  ; spi_master:inst490|busy ; inst517                       ; inst4|altpll_component|auto_generated|pll1|clk[1] ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 1.987      ;
; 1.864  ; spi_master:inst490|busy ; inst506                       ; inst4|altpll_component|auto_generated|pll1|clk[1] ; inst4|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 1.987      ;
; 1.870  ; FPGA_IN_BOARD_RESET-    ; inst517                       ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 1.706      ; 3.270      ;
; 1.870  ; FPGA_IN_BOARD_RESET-    ; inst506                       ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 1.706      ; 3.270      ;
+--------+-------------------------+-------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'FPGA_IN_SDSB-'                                                                                                                                                          ;
+--------+----------------------+------------+--------------------------------------------------------------------------------------------------+---------------+--------------+------------+------------+
; Slack  ; From Node            ; To Node    ; Launch Clock                                                                                     ; Latch Clock   ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------+------------+--------------------------------------------------------------------------------------------------+---------------+--------------+------------+------------+
; -0.172 ; FPGA_IN_BOARD_RESET- ; inst480    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; 0.000        ; 2.788      ; 2.646      ;
; -0.131 ; FPGA_IN_BOARD_RESET- ; inst509    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; 0.000        ; 2.754      ; 2.653      ;
; -0.063 ; FPGA_IN_BOARD_RESET- ; inst325[1] ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; 0.000        ; 2.414      ; 2.381      ;
; -0.061 ; FPGA_IN_BOARD_RESET- ; inst512    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; 0.000        ; 3.217      ; 3.270      ;
; -0.060 ; FPGA_IN_BOARD_RESET- ; inst325[2] ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; 0.000        ; 2.812      ; 2.782      ;
; -0.060 ; FPGA_IN_BOARD_RESET- ; inst325[0] ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; 0.000        ; 2.813      ; 2.783      ;
; -0.036 ; FPGA_IN_BOARD_RESET- ; inst483    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; 0.000        ; 2.716      ; 2.710      ;
; -0.007 ; FPGA_IN_BOARD_RESET- ; inst480    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; -0.500       ; 3.123      ; 2.646      ;
; 0.034  ; FPGA_IN_BOARD_RESET- ; inst509    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; -0.500       ; 3.089      ; 2.653      ;
; 0.039  ; FPGA_IN_BOARD_RESET- ; inst485    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; 0.000        ; 2.748      ; 2.817      ;
; 0.051  ; FPGA_IN_BOARD_RESET- ; inst512    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; -0.500       ; 3.217      ; 2.882      ;
; 0.066  ; FPGA_IN_BOARD_RESET- ; inst194    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; -0.500       ; 2.966      ; 2.562      ;
; 0.079  ; FPGA_IN_BOARD_RESET- ; inst471    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; 0.000        ; 2.481      ; 2.590      ;
; 0.081  ; FPGA_IN_BOARD_RESET- ; inst482    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; 0.000        ; 2.982      ; 3.093      ;
; 0.083  ; FPGA_IN_BOARD_RESET- ; inst484    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; 0.000        ; 2.986      ; 3.099      ;
; 0.084  ; FPGA_IN_BOARD_RESET- ; inst487    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; 0.000        ; 2.985      ; 3.099      ;
; 0.084  ; FPGA_IN_BOARD_RESET- ; inst489    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; 0.000        ; 2.984      ; 3.098      ;
; 0.096  ; FPGA_IN_BOARD_RESET- ; inst476    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; 0.000        ; 2.785      ; 2.911      ;
; 0.099  ; FPGA_IN_BOARD_RESET- ; inst334    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; 0.000        ; 2.255      ; 2.384      ;
; 0.109  ; FPGA_IN_BOARD_RESET- ; inst272    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; 0.000        ; 2.597      ; 2.820      ;
; 0.112  ; FPGA_IN_BOARD_RESET- ; inst188    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; 0.000        ; 2.517      ; 2.659      ;
; 0.113  ; FPGA_IN_BOARD_RESET- ; inst184    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; 0.000        ; 2.520      ; 2.663      ;
; 0.113  ; FPGA_IN_BOARD_RESET- ; inst182    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; 0.000        ; 2.516      ; 2.659      ;
; 0.114  ; FPGA_IN_BOARD_RESET- ; inst208    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; 0.000        ; 2.521      ; 2.665      ;
; 0.114  ; FPGA_IN_BOARD_RESET- ; inst185    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; 0.000        ; 2.514      ; 2.658      ;
; 0.115  ; FPGA_IN_BOARD_RESET- ; inst209    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; 0.000        ; 2.515      ; 2.660      ;
; 0.126  ; FPGA_IN_BOARD_RESET- ; inst345    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; 0.000        ; 2.490      ; 2.730      ;
; 0.129  ; FPGA_IN_BOARD_RESET- ; inst483    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; -0.500       ; 3.051      ; 2.710      ;
; 0.135  ; FPGA_IN_BOARD_RESET- ; inst468    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; 0.000        ; 3.286      ; 3.535      ;
; 0.137  ; FPGA_IN_BOARD_RESET- ; inst274    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; 0.000        ; 2.850      ; 3.101      ;
; 0.140  ; FPGA_IN_BOARD_RESET- ; inst480    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; 0.000        ; 3.123      ; 3.293      ;
; 0.141  ; FPGA_IN_BOARD_RESET- ; inst514    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; 0.000        ; 3.041      ; 3.296      ;
; 0.141  ; FPGA_IN_BOARD_RESET- ; inst486    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; 0.000        ; 2.671      ; 2.842      ;
; 0.143  ; inst358              ; inst345    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; FPGA_IN_SDSB- ; 0.000        ; 1.311      ; 1.558      ;
; 0.154  ; FPGA_IN_BOARD_RESET- ; inst512    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; 0.000        ; 2.614      ; 2.882      ;
; 0.161  ; FPGA_IN_BOARD_RESET- ; inst188    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; -0.500       ; 2.968      ; 2.659      ;
; 0.162  ; FPGA_IN_BOARD_RESET- ; inst184    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; -0.500       ; 2.971      ; 2.663      ;
; 0.162  ; FPGA_IN_BOARD_RESET- ; inst182    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; -0.500       ; 2.967      ; 2.659      ;
; 0.162  ; FPGA_IN_BOARD_RESET- ; inst426    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; -0.500       ; 2.658      ; 2.350      ;
; 0.163  ; FPGA_IN_BOARD_RESET- ; inst208    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; -0.500       ; 2.972      ; 2.665      ;
; 0.163  ; FPGA_IN_BOARD_RESET- ; inst185    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; -0.500       ; 2.965      ; 2.658      ;
; 0.164  ; FPGA_IN_BOARD_RESET- ; inst209    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; -0.500       ; 2.966      ; 2.660      ;
; 0.167  ; FPGA_IN_BOARD_RESET- ; inst500    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; 0.000        ; 2.914      ; 3.111      ;
; 0.167  ; FPGA_IN_BOARD_RESET- ; inst427    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; -0.500       ; 2.643      ; 2.340      ;
; 0.169  ; FPGA_IN_BOARD_RESET- ; inst495    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; 0.000        ; 2.988      ; 3.187      ;
; 0.186  ; FPGA_IN_BOARD_RESET- ; inst509    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; 0.000        ; 3.089      ; 3.305      ;
; 0.191  ; FPGA_IN_BOARD_RESET- ; inst277[1] ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; 0.000        ; 2.425      ; 2.646      ;
; 0.195  ; FPGA_IN_BOARD_RESET- ; inst197    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; -0.500       ; 2.907      ; 2.632      ;
; 0.198  ; FPGA_IN_BOARD_RESET- ; inst325[1] ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; -0.500       ; 2.653      ; 2.381      ;
; 0.201  ; FPGA_IN_BOARD_RESET- ; inst277[4] ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; 0.000        ; 2.418      ; 2.649      ;
; 0.201  ; FPGA_IN_BOARD_RESET- ; inst325[2] ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; -0.500       ; 3.051      ; 2.782      ;
; 0.201  ; FPGA_IN_BOARD_RESET- ; inst325[0] ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; -0.500       ; 3.052      ; 2.783      ;
; 0.203  ; FPGA_IN_BOARD_RESET- ; inst186    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; 0.000        ; 2.521      ; 2.754      ;
; 0.204  ; FPGA_IN_BOARD_RESET- ; inst336    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; 0.000        ; 2.548      ; 2.866      ;
; 0.204  ; FPGA_IN_BOARD_RESET- ; inst485    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; -0.500       ; 3.083      ; 2.817      ;
; 0.208  ; FPGA_IN_BOARD_RESET- ; inst488    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; 0.000        ; 2.708      ; 2.946      ;
; 0.213  ; FPGA_IN_BOARD_RESET- ; inst194    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; 0.000        ; 2.966      ; 3.209      ;
; 0.224  ; FPGA_IN_BOARD_RESET- ; inst498    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; 0.000        ; 2.943      ; 3.197      ;
; 0.227  ; FPGA_IN_BOARD_RESET- ; inst170[3] ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; -0.500       ; 2.904      ; 2.661      ;
; 0.229  ; FPGA_IN_BOARD_RESET- ; inst170[5] ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; -0.500       ; 2.903      ; 2.662      ;
; 0.231  ; FPGA_IN_BOARD_RESET- ; inst170[2] ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; -0.500       ; 2.902      ; 2.663      ;
; 0.233  ; FPGA_IN_BOARD_RESET- ; inst170[7] ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; -0.500       ; 2.901      ; 2.664      ;
; 0.236  ; FPGA_IN_BOARD_RESET- ; inst502    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; 0.000        ; 2.809      ; 3.075      ;
; 0.238  ; FPGA_IN_BOARD_RESET- ; inst411    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; -0.500       ; 2.806      ; 2.574      ;
; 0.239  ; FPGA_IN_BOARD_RESET- ; inst508    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; 0.000        ; 2.794      ; 3.063      ;
; 0.244  ; FPGA_IN_BOARD_RESET- ; inst471    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; -0.500       ; 2.816      ; 2.590      ;
; 0.245  ; FPGA_IN_BOARD_RESET- ; inst243[5] ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; -0.500       ; 2.885      ; 2.660      ;
; 0.245  ; FPGA_IN_BOARD_RESET- ; inst345    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; 0.000        ; 2.731      ; 3.090      ;
; 0.246  ; FPGA_IN_BOARD_RESET- ; inst482    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; -0.500       ; 3.317      ; 3.093      ;
; 0.248  ; FPGA_IN_BOARD_RESET- ; inst484    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; -0.500       ; 3.321      ; 3.099      ;
; 0.249  ; FPGA_IN_BOARD_RESET- ; inst487    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; -0.500       ; 3.320      ; 3.099      ;
; 0.249  ; FPGA_IN_BOARD_RESET- ; inst489    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; -0.500       ; 3.319      ; 3.098      ;
; 0.250  ; FPGA_IN_BOARD_RESET- ; inst253[4] ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; -0.500       ; 2.863      ; 2.643      ;
; 0.251  ; FPGA_IN_BOARD_RESET- ; inst334    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; -0.500       ; 2.603      ; 2.384      ;
; 0.252  ; FPGA_IN_BOARD_RESET- ; inst186    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; -0.500       ; 2.972      ; 2.754      ;
; 0.253  ; FPGA_IN_BOARD_RESET- ; inst435    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; -0.500       ; 2.677      ; 2.460      ;
; 0.254  ; FPGA_IN_BOARD_RESET- ; inst433    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; -0.500       ; 2.677      ; 2.461      ;
; 0.256  ; FPGA_IN_BOARD_RESET- ; inst496    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; 0.000        ; 2.944      ; 3.230      ;
; 0.256  ; FPGA_IN_BOARD_RESET- ; inst497    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; 0.000        ; 2.944      ; 3.230      ;
; 0.261  ; FPGA_IN_BOARD_RESET- ; inst476    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; -0.500       ; 3.120      ; 2.911      ;
; 0.268  ; FPGA_IN_BOARD_RESET- ; inst243[6] ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; -0.500       ; 3.106      ; 2.904      ;
; 0.269  ; FPGA_IN_BOARD_RESET- ; inst437    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; -0.500       ; 2.759      ; 2.558      ;
; 0.269  ; FPGA_IN_BOARD_RESET- ; inst439    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; -0.500       ; 2.758      ; 2.557      ;
; 0.270  ; FPGA_IN_BOARD_RESET- ; inst438    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; -0.500       ; 2.759      ; 2.559      ;
; 0.271  ; FPGA_IN_BOARD_RESET- ; inst336    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; -0.500       ; 2.981      ; 2.866      ;
; 0.271  ; FPGA_IN_BOARD_RESET- ; inst436    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; -0.500       ; 2.760      ; 2.561      ;
; 0.275  ; FPGA_IN_BOARD_RESET- ; inst426    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; 0.000        ; 2.658      ; 2.963      ;
; 0.277  ; FPGA_IN_BOARD_RESET- ; inst397    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; 0.000        ; 2.030      ; 2.337      ;
; 0.277  ; FPGA_IN_BOARD_RESET- ; inst468    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; -0.500       ; 3.286      ; 3.177      ;
; 0.279  ; FPGA_IN_BOARD_RESET- ; inst158[5] ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; -0.500       ; 2.917      ; 2.726      ;
; 0.282  ; FPGA_IN_BOARD_RESET- ; inst277[6] ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; 0.000        ; 2.419      ; 2.731      ;
; 0.286  ; FPGA_IN_BOARD_RESET- ; inst170[0] ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; -0.500       ; 2.903      ; 2.719      ;
; 0.287  ; FPGA_IN_BOARD_RESET- ; inst170[6] ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; -0.500       ; 2.899      ; 2.716      ;
; 0.287  ; FPGA_IN_BOARD_RESET- ; inst351    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; -0.500       ; 3.137      ; 2.954      ;
; 0.287  ; FPGA_IN_BOARD_RESET- ; inst170[4] ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; -0.500       ; 2.898      ; 2.715      ;
; 0.288  ; FPGA_IN_BOARD_RESET- ; inst170[1] ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; -0.500       ; 2.897      ; 2.715      ;
; 0.292  ; FPGA_IN_BOARD_RESET- ; inst427    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; 0.000        ; 2.643      ; 2.965      ;
; 0.294  ; FPGA_IN_BOARD_RESET- ; inst272    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; -0.500       ; 2.912      ; 2.820      ;
; 0.294  ; FPGA_IN_BOARD_RESET- ; inst158[2] ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; -0.500       ; 3.058      ; 2.882      ;
; 0.295  ; FPGA_IN_BOARD_RESET- ; inst432    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB- ; -0.500       ; 2.677      ; 2.502      ;
+--------+----------------------+------------+--------------------------------------------------------------------------------------------------+---------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'FPGA_IN_CDSB-'                                                                                                                                                          ;
+--------+----------------------+------------+--------------------------------------------------------------------------------------------------+---------------+--------------+------------+------------+
; Slack  ; From Node            ; To Node    ; Launch Clock                                                                                     ; Latch Clock   ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------+------------+--------------------------------------------------------------------------------------------------+---------------+--------------+------------+------------+
; -0.060 ; FPGA_IN_BOARD_RESET- ; inst325[1] ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; -0.500       ; 2.911      ; 2.381      ;
; -0.057 ; FPGA_IN_BOARD_RESET- ; inst325[2] ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; -0.500       ; 3.309      ; 2.782      ;
; -0.057 ; FPGA_IN_BOARD_RESET- ; inst325[0] ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; -0.500       ; 3.310      ; 2.783      ;
; 0.045  ; FPGA_IN_BOARD_RESET- ; inst325[1] ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 2.911      ; 2.986      ;
; 0.102  ; FPGA_IN_BOARD_RESET- ; inst334    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; -0.500       ; 2.752      ; 2.384      ;
; 0.110  ; FPGA_IN_BOARD_RESET- ; inst325[2] ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 3.309      ; 3.449      ;
; 0.110  ; FPGA_IN_BOARD_RESET- ; inst325[0] ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 3.310      ; 3.450      ;
; 0.115  ; FPGA_IN_BOARD_RESET- ; inst188    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; -0.500       ; 3.014      ; 2.659      ;
; 0.116  ; FPGA_IN_BOARD_RESET- ; inst184    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; -0.500       ; 3.017      ; 2.663      ;
; 0.116  ; FPGA_IN_BOARD_RESET- ; inst182    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; -0.500       ; 3.013      ; 2.659      ;
; 0.117  ; FPGA_IN_BOARD_RESET- ; inst208    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; -0.500       ; 3.018      ; 2.665      ;
; 0.117  ; FPGA_IN_BOARD_RESET- ; inst185    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; -0.500       ; 3.011      ; 2.658      ;
; 0.118  ; FPGA_IN_BOARD_RESET- ; inst209    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; -0.500       ; 3.012      ; 2.660      ;
; 0.206  ; FPGA_IN_BOARD_RESET- ; inst186    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; -0.500       ; 3.018      ; 2.754      ;
; 0.226  ; FPGA_IN_BOARD_RESET- ; inst334    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 2.752      ; 3.008      ;
; 0.266  ; FPGA_IN_BOARD_RESET- ; inst184    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 3.017      ; 3.313      ;
; 0.268  ; FPGA_IN_BOARD_RESET- ; inst208    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 3.018      ; 3.316      ;
; 0.278  ; FPGA_IN_BOARD_RESET- ; inst209    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 3.012      ; 3.320      ;
; 0.281  ; FPGA_IN_BOARD_RESET- ; inst194    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 2.251      ; 2.562      ;
; 0.284  ; FPGA_IN_BOARD_RESET- ; inst188    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 3.014      ; 3.328      ;
; 0.285  ; FPGA_IN_BOARD_RESET- ; inst185    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 3.011      ; 3.326      ;
; 0.292  ; FPGA_IN_BOARD_RESET- ; inst182    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 3.013      ; 3.335      ;
; 0.309  ; FPGA_IN_BOARD_RESET- ; inst336    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 2.443      ; 2.866      ;
; 0.311  ; FPGA_IN_BOARD_RESET- ; inst183    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; -0.500       ; 3.320      ; 3.161      ;
; 0.379  ; FPGA_IN_BOARD_RESET- ; inst186    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 3.018      ; 3.427      ;
; 0.403  ; FPGA_IN_BOARD_RESET- ; inst277[1] ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 2.213      ; 2.646      ;
; 0.403  ; FPGA_IN_BOARD_RESET- ; inst345    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 2.213      ; 2.730      ;
; 0.410  ; FPGA_IN_BOARD_RESET- ; inst197    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 2.192      ; 2.632      ;
; 0.413  ; FPGA_IN_BOARD_RESET- ; inst277[4] ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 2.206      ; 2.649      ;
; 0.420  ; inst358              ; inst345    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; FPGA_IN_CDSB- ; 0.000        ; 1.034      ; 1.558      ;
; 0.453  ; FPGA_IN_BOARD_RESET- ; inst426    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; -0.500       ; 2.367      ; 2.350      ;
; 0.458  ; FPGA_IN_BOARD_RESET- ; inst427    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; -0.500       ; 2.352      ; 2.340      ;
; 0.489  ; FPGA_IN_BOARD_RESET- ; inst243[5] ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; -0.500       ; 2.641      ; 2.660      ;
; 0.494  ; FPGA_IN_BOARD_RESET- ; inst277[6] ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 2.207      ; 2.731      ;
; 0.512  ; FPGA_IN_BOARD_RESET- ; inst243[6] ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; -0.500       ; 2.862      ; 2.904      ;
; 0.517  ; FPGA_IN_BOARD_RESET- ; inst277[2] ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 1.852      ; 2.399      ;
; 0.524  ; FPGA_IN_BOARD_RESET- ; inst403    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 2.262      ; 2.816      ;
; 0.525  ; FPGA_IN_BOARD_RESET- ; inst277[3] ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 2.085      ; 2.640      ;
; 0.527  ; FPGA_IN_BOARD_RESET- ; inst405    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 2.260      ; 2.817      ;
; 0.541  ; FPGA_IN_BOARD_RESET- ; inst406    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 1.825      ; 2.396      ;
; 0.543  ; FPGA_IN_BOARD_RESET- ; inst183    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 3.320      ; 3.893      ;
; 0.558  ; FPGA_IN_BOARD_RESET- ; inst272    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 2.148      ; 2.820      ;
; 0.559  ; FPGA_IN_BOARD_RESET- ; inst243[0] ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; -0.500       ; 2.639      ; 2.728      ;
; 0.562  ; FPGA_IN_BOARD_RESET- ; inst243[1] ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; -0.500       ; 2.641      ; 2.733      ;
; 0.562  ; FPGA_IN_BOARD_RESET- ; inst243[2] ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; -0.500       ; 2.640      ; 2.732      ;
; 0.566  ; FPGA_IN_BOARD_RESET- ; inst426    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 2.367      ; 2.963      ;
; 0.570  ; FPGA_IN_BOARD_RESET- ; inst409    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 2.119      ; 2.719      ;
; 0.571  ; FPGA_IN_BOARD_RESET- ; inst408    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 2.119      ; 2.720      ;
; 0.571  ; FPGA_IN_BOARD_RESET- ; inst402    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 2.119      ; 2.720      ;
; 0.572  ; FPGA_IN_BOARD_RESET- ; inst404    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 2.119      ; 2.721      ;
; 0.577  ; FPGA_IN_BOARD_RESET- ; inst397    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; -0.500       ; 2.230      ; 2.337      ;
; 0.578  ; FPGA_IN_BOARD_RESET- ; inst407    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 2.117      ; 2.725      ;
; 0.579  ; FPGA_IN_BOARD_RESET- ; inst243[4] ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; -0.500       ; 2.857      ; 2.966      ;
; 0.583  ; FPGA_IN_BOARD_RESET- ; inst427    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 2.352      ; 2.965      ;
; 0.591  ; FPGA_IN_BOARD_RESET- ; inst411    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 1.953      ; 2.574      ;
; 0.604  ; FPGA_IN_BOARD_RESET- ; inst435    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; -0.500       ; 2.326      ; 2.460      ;
; 0.604  ; FPGA_IN_BOARD_RESET- ; inst429    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; -0.500       ; 2.246      ; 2.380      ;
; 0.605  ; FPGA_IN_BOARD_RESET- ; inst433    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; -0.500       ; 2.326      ; 2.461      ;
; 0.605  ; FPGA_IN_BOARD_RESET- ; inst428    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; -0.500       ; 2.246      ; 2.381      ;
; 0.610  ; FPGA_IN_BOARD_RESET- ; inst422    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; -0.500       ; 2.243      ; 2.383      ;
; 0.615  ; FPGA_IN_BOARD_RESET- ; inst514    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 2.567      ; 3.296      ;
; 0.620  ; FPGA_IN_BOARD_RESET- ; inst437    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; -0.500       ; 2.408      ; 2.558      ;
; 0.620  ; FPGA_IN_BOARD_RESET- ; inst439    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; -0.500       ; 2.407      ; 2.557      ;
; 0.621  ; FPGA_IN_BOARD_RESET- ; inst438    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; -0.500       ; 2.408      ; 2.559      ;
; 0.622  ; FPGA_IN_BOARD_RESET- ; inst436    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; -0.500       ; 2.409      ; 2.561      ;
; 0.629  ; FPGA_IN_BOARD_RESET- ; inst253[4] ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; -0.500       ; 2.484      ; 2.643      ;
; 0.634  ; FPGA_IN_BOARD_RESET- ; inst480    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 1.982      ; 2.646      ;
; 0.640  ; FPGA_IN_BOARD_RESET- ; inst351    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 2.284      ; 2.954      ;
; 0.646  ; FPGA_IN_BOARD_RESET- ; inst432    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; -0.500       ; 2.326      ; 2.502      ;
; 0.652  ; FPGA_IN_BOARD_RESET- ; inst277[5] ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 2.050      ; 2.732      ;
; 0.655  ; FPGA_IN_BOARD_RESET- ; inst483    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 2.025      ; 2.710      ;
; 0.659  ; FPGA_IN_BOARD_RESET- ; inst243[5] ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 2.641      ; 3.330      ;
; 0.661  ; FPGA_IN_BOARD_RESET- ; inst423    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; -0.500       ; 2.306      ; 2.497      ;
; 0.661  ; FPGA_IN_BOARD_RESET- ; inst424    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; -0.500       ; 2.305      ; 2.496      ;
; 0.662  ; FPGA_IN_BOARD_RESET- ; inst425    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; -0.500       ; 2.307      ; 2.499      ;
; 0.686  ; FPGA_IN_BOARD_RESET- ; inst434    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; -0.500       ; 2.326      ; 2.542      ;
; 0.691  ; FPGA_IN_BOARD_RESET- ; inst243[3] ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; -0.500       ; 2.639      ; 2.860      ;
; 0.697  ; FPGA_IN_BOARD_RESET- ; inst253[5] ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; -0.500       ; 2.484      ; 2.711      ;
; 0.699  ; FPGA_IN_BOARD_RESET- ; inst253[3] ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; -0.500       ; 2.486      ; 2.715      ;
; 0.701  ; FPGA_IN_BOARD_RESET- ; inst243[6] ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 2.862      ; 3.593      ;
; 0.702  ; FPGA_IN_BOARD_RESET- ; inst397    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 2.230      ; 2.962      ;
; 0.730  ; FPGA_IN_BOARD_RESET- ; inst485    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 2.057      ; 2.817      ;
; 0.732  ; FPGA_IN_BOARD_RESET- ; inst243[0] ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 2.639      ; 3.401      ;
; 0.736  ; FPGA_IN_BOARD_RESET- ; inst243[2] ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 2.640      ; 3.406      ;
; 0.740  ; FPGA_IN_BOARD_RESET- ; inst433    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 2.326      ; 3.096      ;
; 0.740  ; FPGA_IN_BOARD_RESET- ; inst435    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 2.326      ; 3.096      ;
; 0.742  ; FPGA_IN_BOARD_RESET- ; inst196    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 2.288      ; 3.060      ;
; 0.742  ; FPGA_IN_BOARD_RESET- ; inst231    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; -0.500       ; 2.041      ; 2.313      ;
; 0.742  ; FPGA_IN_BOARD_RESET- ; inst233    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; -0.500       ; 2.041      ; 2.313      ;
; 0.742  ; FPGA_IN_BOARD_RESET- ; inst234    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; -0.500       ; 2.039      ; 2.311      ;
; 0.744  ; FPGA_IN_BOARD_RESET- ; inst279    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; -0.500       ; 2.036      ; 2.310      ;
; 0.746  ; FPGA_IN_BOARD_RESET- ; inst262    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; -0.500       ; 2.033      ; 2.309      ;
; 0.746  ; FPGA_IN_BOARD_RESET- ; inst429    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 2.246      ; 3.022      ;
; 0.747  ; FPGA_IN_BOARD_RESET- ; inst249    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; -0.500       ; 2.031      ; 2.308      ;
; 0.747  ; FPGA_IN_BOARD_RESET- ; inst251    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; -0.500       ; 2.032      ; 2.309      ;
; 0.747  ; FPGA_IN_BOARD_RESET- ; inst428    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 2.246      ; 3.023      ;
; 0.748  ; FPGA_IN_BOARD_RESET- ; inst201    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 2.383      ; 3.161      ;
; 0.752  ; FPGA_IN_BOARD_RESET- ; inst422    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 2.243      ; 3.025      ;
; 0.754  ; FPGA_IN_BOARD_RESET- ; inst243[1] ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 2.641      ; 3.425      ;
; 0.772  ; FPGA_IN_BOARD_RESET- ; inst482    ; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB- ; 0.000        ; 2.291      ; 3.093      ;
+--------+----------------------+------------+--------------------------------------------------------------------------------------------------+---------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'inst4|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                        ;
+---------+--------------------------------------------+------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                  ; To Node          ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+---------+--------------------------------------------+------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -0.054  ; FPGA_IN_BOARD_RESET-                       ; 74164:inst37|3   ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.808      ; 1.948      ;
; -0.054  ; FPGA_IN_BOARD_RESET-                       ; 74164:inst37|4   ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.808      ; 1.948      ;
; 0.069   ; Microcomputer:inst|T80s:cpu1|IORQ_n        ; 74165:inst103|98 ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.554      ; 1.807      ;
; 0.118   ; Microcomputer:inst|T80s:cpu1|IORQ_n        ; 74165:inst103|70 ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.557      ; 1.859      ;
; 0.118   ; Microcomputer:inst|T80s:cpu1|IORQ_n        ; 74165:inst103|79 ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.557      ; 1.859      ;
; 0.118   ; Microcomputer:inst|T80s:cpu1|IORQ_n        ; 74165:inst103|84 ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.557      ; 1.859      ;
; 0.118   ; Microcomputer:inst|T80s:cpu1|IORQ_n        ; 74165:inst103|93 ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.557      ; 1.859      ;
; 0.225   ; Microcomputer:inst|T80s:cpu1|T80:u0|BusAck ; inst108          ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.281      ; 0.690      ;
; 0.366   ; Microcomputer:inst|T80s:cpu1|MREQ_n        ; 74165:inst103|98 ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.444      ; 1.994      ;
; 0.414   ; Microcomputer:inst|T80s:cpu1|T80:u0|M1_n   ; 74165:inst103|98 ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.444      ; 2.042      ;
; 0.415   ; Microcomputer:inst|T80s:cpu1|MREQ_n        ; 74165:inst103|70 ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.447      ; 2.046      ;
; 0.415   ; Microcomputer:inst|T80s:cpu1|MREQ_n        ; 74165:inst103|79 ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.447      ; 2.046      ;
; 0.415   ; Microcomputer:inst|T80s:cpu1|MREQ_n        ; 74165:inst103|84 ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.447      ; 2.046      ;
; 0.415   ; Microcomputer:inst|T80s:cpu1|MREQ_n        ; 74165:inst103|93 ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.447      ; 2.046      ;
; 0.463   ; Microcomputer:inst|T80s:cpu1|T80:u0|M1_n   ; 74165:inst103|70 ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.447      ; 2.094      ;
; 0.463   ; Microcomputer:inst|T80s:cpu1|T80:u0|M1_n   ; 74165:inst103|79 ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.447      ; 2.094      ;
; 0.463   ; Microcomputer:inst|T80s:cpu1|T80:u0|M1_n   ; 74165:inst103|84 ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.447      ; 2.094      ;
; 0.463   ; Microcomputer:inst|T80s:cpu1|T80:u0|M1_n   ; 74165:inst103|93 ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.447      ; 2.094      ;
; 0.512   ; Microcomputer:inst|T80s:cpu1|T80:u0|RFSH_n ; 74165:inst103|98 ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.444      ; 2.140      ;
; 0.560   ; Microcomputer:inst|T80s:cpu1|T80:u0|M1_n   ; inst97           ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.610      ; 1.354      ;
; 0.561   ; Microcomputer:inst|T80s:cpu1|T80:u0|RFSH_n ; 74165:inst103|70 ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.447      ; 2.192      ;
; 0.561   ; Microcomputer:inst|T80s:cpu1|T80:u0|RFSH_n ; 74165:inst103|79 ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.447      ; 2.192      ;
; 0.561   ; Microcomputer:inst|T80s:cpu1|T80:u0|RFSH_n ; 74165:inst103|84 ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.447      ; 2.192      ;
; 0.561   ; Microcomputer:inst|T80s:cpu1|T80:u0|RFSH_n ; 74165:inst103|93 ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.447      ; 2.192      ;
; 0.613   ; Microcomputer:inst|T80s:cpu1|T80:u0|M1_n   ; inst95           ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.851      ;
; 0.729   ; Microcomputer:inst|T80s:cpu1|MREQ_n        ; inst95           ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.967      ;
; 0.748   ; Microcomputer:inst|T80s:cpu1|T80:u0|RFSH_n ; inst95           ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.986      ;
; 0.761   ; Microcomputer:inst|T80s:cpu1|IORQ_n        ; inst95           ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.164      ; 1.109      ;
; 0.814   ; Microcomputer:inst|T80s:cpu1|IORQ_n        ; inst92           ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.248      ; 1.246      ;
; 0.819   ; uart:inst8|tx_state.TX_IDLE                ; 74164:inst37|3   ; CLK_50                                            ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.660      ; 1.663      ;
; 0.819   ; uart:inst8|tx_state.TX_IDLE                ; 74164:inst37|4   ; CLK_50                                            ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.660      ; 1.663      ;
; 0.875   ; Microcomputer:inst|T80s:cpu1|IORQ_n        ; inst97           ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.720      ; 1.779      ;
; 0.881   ; FPGA_IN_BOARD_RESET-                       ; 74164:inst37|3   ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 1.808      ; 2.383      ;
; 0.881   ; FPGA_IN_BOARD_RESET-                       ; 74164:inst37|4   ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 1.808      ; 2.383      ;
; 1.221   ; Microcomputer:inst|T80s:cpu1|RD_n          ; inst97           ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.368     ; 1.037      ;
; 1.400   ; inst92                                     ; inst95           ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 1.599      ;
; 1.565   ; inst92                                     ; inst95           ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.050     ; 1.599      ;
; 10.674  ; inst95                                     ; 74165:inst103|98 ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 1.556      ; 2.344      ;
; 10.723  ; inst95                                     ; 74165:inst103|70 ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 1.559      ; 2.396      ;
; 10.723  ; inst95                                     ; 74165:inst103|79 ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 1.559      ; 2.396      ;
; 10.723  ; inst95                                     ; 74165:inst103|84 ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 1.559      ; 2.396      ;
; 10.723  ; inst95                                     ; 74165:inst103|93 ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 1.559      ; 2.396      ;
; 10.774  ; inst92                                     ; 74165:inst103|98 ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 1.475      ; 2.363      ;
; 10.823  ; inst92                                     ; 74165:inst103|70 ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 1.478      ; 2.415      ;
; 10.823  ; inst92                                     ; 74165:inst103|79 ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 1.478      ; 2.415      ;
; 10.823  ; inst92                                     ; 74165:inst103|84 ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 1.478      ; 2.415      ;
; 10.823  ; inst92                                     ; 74165:inst103|93 ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; -10.000      ; 1.478      ; 2.415      ;
; 250.809 ; inst95                                     ; 74165:inst103|98 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; -250.000     ; 1.421      ; 2.344      ;
; 250.858 ; inst95                                     ; 74165:inst103|70 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; -250.000     ; 1.424      ; 2.396      ;
; 250.858 ; inst95                                     ; 74165:inst103|79 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; -250.000     ; 1.424      ; 2.396      ;
; 250.858 ; inst95                                     ; 74165:inst103|84 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; -250.000     ; 1.424      ; 2.396      ;
; 250.858 ; inst95                                     ; 74165:inst103|93 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; -250.000     ; 1.424      ; 2.396      ;
; 250.909 ; inst92                                     ; 74165:inst103|98 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; -250.000     ; 1.340      ; 2.363      ;
; 250.958 ; inst92                                     ; 74165:inst103|70 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; -250.000     ; 1.343      ; 2.415      ;
; 250.958 ; inst92                                     ; 74165:inst103|79 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; -250.000     ; 1.343      ; 2.415      ;
; 250.958 ; inst92                                     ; 74165:inst103|84 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; -250.000     ; 1.343      ; 2.415      ;
; 250.958 ; inst92                                     ; 74165:inst103|93 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; -250.000     ; 1.343      ; 2.415      ;
+---------+--------------------------------------------+------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'inst4|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                               ;
+-------+--------------------------------------------+-------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                  ; To Node                                   ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------+-------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.005 ; FPGA_IN_BOARD_RESET-                       ; 74164:inst37|3                            ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 1.749      ; 1.948      ;
; 0.005 ; FPGA_IN_BOARD_RESET-                       ; 74164:inst37|4                            ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 1.749      ; 1.948      ;
; 0.140 ; Microcomputer:inst|T80s:cpu1|IORQ_n        ; 74165:inst103|98                          ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 1.483      ; 1.807      ;
; 0.189 ; Microcomputer:inst|T80s:cpu1|IORQ_n        ; 74165:inst103|70                          ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 1.486      ; 1.859      ;
; 0.189 ; Microcomputer:inst|T80s:cpu1|IORQ_n        ; 74165:inst103|79                          ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 1.486      ; 1.859      ;
; 0.189 ; Microcomputer:inst|T80s:cpu1|IORQ_n        ; 74165:inst103|84                          ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 1.486      ; 1.859      ;
; 0.189 ; Microcomputer:inst|T80s:cpu1|IORQ_n        ; 74165:inst103|93                          ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 1.486      ; 1.859      ;
; 0.296 ; Microcomputer:inst|T80s:cpu1|T80:u0|BusAck ; inst108                                   ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.210      ; 0.690      ;
; 0.437 ; Microcomputer:inst|T80s:cpu1|MREQ_n        ; 74165:inst103|98                          ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 1.373      ; 1.994      ;
; 0.485 ; Microcomputer:inst|T80s:cpu1|T80:u0|M1_n   ; 74165:inst103|98                          ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 1.373      ; 2.042      ;
; 0.486 ; Microcomputer:inst|T80s:cpu1|MREQ_n        ; 74165:inst103|70                          ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 1.376      ; 2.046      ;
; 0.486 ; Microcomputer:inst|T80s:cpu1|MREQ_n        ; 74165:inst103|79                          ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 1.376      ; 2.046      ;
; 0.486 ; Microcomputer:inst|T80s:cpu1|MREQ_n        ; 74165:inst103|84                          ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 1.376      ; 2.046      ;
; 0.486 ; Microcomputer:inst|T80s:cpu1|MREQ_n        ; 74165:inst103|93                          ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 1.376      ; 2.046      ;
; 0.534 ; Microcomputer:inst|T80s:cpu1|T80:u0|M1_n   ; 74165:inst103|70                          ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 1.376      ; 2.094      ;
; 0.534 ; Microcomputer:inst|T80s:cpu1|T80:u0|M1_n   ; 74165:inst103|79                          ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 1.376      ; 2.094      ;
; 0.534 ; Microcomputer:inst|T80s:cpu1|T80:u0|M1_n   ; 74165:inst103|84                          ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 1.376      ; 2.094      ;
; 0.534 ; Microcomputer:inst|T80s:cpu1|T80:u0|M1_n   ; 74165:inst103|93                          ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 1.376      ; 2.094      ;
; 0.583 ; Microcomputer:inst|T80s:cpu1|T80:u0|RFSH_n ; 74165:inst103|98                          ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 1.373      ; 2.140      ;
; 0.631 ; Microcomputer:inst|T80s:cpu1|T80:u0|M1_n   ; inst97                                    ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.539      ; 1.354      ;
; 0.632 ; Microcomputer:inst|T80s:cpu1|T80:u0|RFSH_n ; 74165:inst103|70                          ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 1.376      ; 2.192      ;
; 0.632 ; Microcomputer:inst|T80s:cpu1|T80:u0|RFSH_n ; 74165:inst103|79                          ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 1.376      ; 2.192      ;
; 0.632 ; Microcomputer:inst|T80s:cpu1|T80:u0|RFSH_n ; 74165:inst103|84                          ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 1.376      ; 2.192      ;
; 0.632 ; Microcomputer:inst|T80s:cpu1|T80:u0|RFSH_n ; 74165:inst103|93                          ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 1.376      ; 2.192      ;
; 0.672 ; Microcomputer:inst|T80s:cpu1|T80:u0|M1_n   ; inst95                                    ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -0.005     ; 0.851      ;
; 0.673 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_SCRY|c[5] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.269      ; 1.136      ;
; 0.677 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_VCTR|c[0] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.248      ; 1.119      ;
; 0.688 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_HCTR|c[0] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.254      ; 1.136      ;
; 0.688 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_HCTR|c[7] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.254      ; 1.136      ;
; 0.688 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_HCTR|c[3] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.254      ; 1.136      ;
; 0.688 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_HCTR|c[5] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.254      ; 1.136      ;
; 0.688 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_HCTR|c[6] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.254      ; 1.136      ;
; 0.688 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_HCTR|c[4] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.254      ; 1.136      ;
; 0.688 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_HCTR|c[9] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.254      ; 1.136      ;
; 0.688 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_HCTR|c[2] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.254      ; 1.136      ;
; 0.688 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_HCTR|c[1] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.254      ; 1.136      ;
; 0.688 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_HCTR|c[8] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.254      ; 1.136      ;
; 0.726 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_SCRY|c[4] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.277      ; 1.197      ;
; 0.788 ; Microcomputer:inst|T80s:cpu1|MREQ_n        ; inst95                                    ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -0.005     ; 0.967      ;
; 0.788 ; inst95                                     ; 74165:inst103|98                          ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 1.442      ; 2.344      ;
; 0.807 ; Microcomputer:inst|T80s:cpu1|T80:u0|RFSH_n ; inst95                                    ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -0.005     ; 0.986      ;
; 0.809 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_SCRY|c[3] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.259      ; 1.262      ;
; 0.814 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_CHRY|c[1] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.274      ; 1.282      ;
; 0.814 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_CHRY|c[3] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.274      ; 1.282      ;
; 0.820 ; Microcomputer:inst|T80s:cpu1|IORQ_n        ; inst95                                    ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.105      ; 1.109      ;
; 0.837 ; inst95                                     ; 74165:inst103|70                          ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 1.445      ; 2.396      ;
; 0.837 ; inst95                                     ; 74165:inst103|79                          ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 1.445      ; 2.396      ;
; 0.837 ; inst95                                     ; 74165:inst103|84                          ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 1.445      ; 2.396      ;
; 0.837 ; inst95                                     ; 74165:inst103|93                          ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 1.445      ; 2.396      ;
; 0.861 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|hsync_int                  ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.064      ; 1.119      ;
; 0.873 ; Microcomputer:inst|T80s:cpu1|IORQ_n        ; inst92                                    ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.189      ; 1.246      ;
; 0.878 ; uart:inst8|tx_state.TX_IDLE                ; 74164:inst37|3                            ; CLK_50                                            ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.601      ; 1.663      ;
; 0.878 ; uart:inst8|tx_state.TX_IDLE                ; 74164:inst37|4                            ; CLK_50                                            ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.601      ; 1.663      ;
; 0.880 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_SCRX|c[0] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.064      ; 1.138      ;
; 0.880 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_SCRX|c[1] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.064      ; 1.138      ;
; 0.880 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_SCRX|c[2] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.064      ; 1.138      ;
; 0.880 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_SCRX|c[3] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.064      ; 1.138      ;
; 0.880 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_SCRX|c[4] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.064      ; 1.138      ;
; 0.880 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_CHRY|c[0] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.064      ; 1.138      ;
; 0.880 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_SCRX|c[5] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.064      ; 1.138      ;
; 0.880 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_SCRX|c[6] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.064      ; 1.138      ;
; 0.888 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_CHRX|c[0] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.064      ; 1.146      ;
; 0.888 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_CHRX|c[1] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.064      ; 1.146      ;
; 0.888 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_CHRX|c[2] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.064      ; 1.146      ;
; 0.888 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_SCRY|c[0] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.064      ; 1.146      ;
; 0.888 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_SCRY|c[1] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.064      ; 1.146      ;
; 0.888 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_SCRY|c[2] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.064      ; 1.146      ;
; 0.888 ; inst92                                     ; 74165:inst103|98                          ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 1.361      ; 2.363      ;
; 0.937 ; inst92                                     ; 74165:inst103|70                          ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 1.364      ; 2.415      ;
; 0.937 ; inst92                                     ; 74165:inst103|79                          ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 1.364      ; 2.415      ;
; 0.937 ; inst92                                     ; 74165:inst103|84                          ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 1.364      ; 2.415      ;
; 0.937 ; inst92                                     ; 74165:inst103|93                          ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 1.364      ; 2.415      ;
; 0.940 ; FPGA_IN_BOARD_RESET-                       ; 74164:inst37|3                            ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[3] ; -0.500       ; 1.749      ; 2.383      ;
; 0.940 ; FPGA_IN_BOARD_RESET-                       ; 74164:inst37|4                            ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[3] ; -0.500       ; 1.749      ; 2.383      ;
; 0.946 ; Microcomputer:inst|T80s:cpu1|IORQ_n        ; inst97                                    ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.649      ; 1.779      ;
; 0.991 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|vsync_int                  ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.059      ; 1.244      ;
; 0.997 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_VCTR|c[1] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.064      ; 1.255      ;
; 0.997 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_VCTR|c[2] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.064      ; 1.255      ;
; 0.997 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_VCTR|c[3] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.064      ; 1.255      ;
; 0.997 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_VCTR|c[4] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.064      ; 1.255      ;
; 0.997 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_VCTR|c[5] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.064      ; 1.255      ;
; 0.997 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_VCTR|c[6] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.064      ; 1.255      ;
; 0.997 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_VCTR|c[7] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.064      ; 1.255      ;
; 0.997 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_VCTR|c[8] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.064      ; 1.255      ;
; 0.997 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_VCTR|c[9] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.064      ; 1.255      ;
; 1.015 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|ctrm:\counters:U_CHRY|c[2] ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 1.282      ;
; 1.019 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|losr:U_LOSR|data[0]        ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.060      ; 1.273      ;
; 1.019 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|losr:U_LOSR|data[1]        ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.060      ; 1.273      ;
; 1.019 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|losr:U_LOSR|data[2]        ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.060      ; 1.273      ;
; 1.019 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|losr:U_LOSR|data[3]        ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.060      ; 1.273      ;
; 1.019 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|losr:U_LOSR|data[4]        ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.060      ; 1.273      ;
; 1.019 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|losr:U_LOSR|data[5]        ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.060      ; 1.273      ;
; 1.019 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|losr:U_LOSR|data[6]        ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.060      ; 1.273      ;
; 1.019 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|losr:U_LOSR|data[7]        ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.060      ; 1.273      ;
; 1.019 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|R                          ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.060      ; 1.273      ;
; 1.019 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|G                          ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.060      ; 1.273      ;
; 1.019 ; FPGA_IN_BOARD_RESET-                       ; vga80x40:inst7|B                          ; FPGA_IN_BOARD_RESET-                              ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.060      ; 1.273      ;
; 1.292 ; Microcomputer:inst|T80s:cpu1|RD_n          ; inst97                                    ; Microcomputer:inst|cpuClock                       ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -0.439     ; 1.037      ;
; 1.502 ; inst92                                     ; inst95                                    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -0.017     ; 1.599      ;
; 1.565 ; inst92                                     ; inst95                                    ; inst4|altpll_component|auto_generated|pll1|clk[3] ; inst4|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -0.050     ; 1.599      ;
+-------+--------------------------------------------+-------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'Microcomputer:inst|cpuClock'                                                                                                                    ;
+-------+----------------------+---------------------------------------------------+----------------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node            ; To Node                                           ; Launch Clock         ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------+---------------------------------------------------+----------------------+-----------------------------+--------------+------------+------------+
; 0.289 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|DI_Reg[6]            ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 1.659      ; 2.062      ;
; 0.289 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[6]         ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 1.659      ; 2.062      ;
; 0.289 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[5]         ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 1.659      ; 2.062      ;
; 0.298 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|IStatus[0]    ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 1.659      ; 2.071      ;
; 0.298 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|IStatus[1]    ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 1.659      ; 2.071      ;
; 0.299 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[5]         ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 1.646      ; 2.059      ;
; 0.299 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[4]         ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 1.646      ; 2.059      ;
; 0.299 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[7]         ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 1.646      ; 2.059      ;
; 0.301 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|TmpAddr[10]   ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 1.658      ; 2.073      ;
; 0.301 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|A[14]         ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 1.658      ; 2.073      ;
; 0.301 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|A[10]         ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 1.658      ; 2.073      ;
; 0.307 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|Fp[7]         ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 1.641      ; 2.062      ;
; 0.308 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[2]         ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 1.640      ; 2.062      ;
; 0.308 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[3]         ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 1.640      ; 2.062      ;
; 0.312 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|Arith16_r     ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 1.662      ; 2.088      ;
; 0.324 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|XY_State[0]   ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 1.650      ; 2.088      ;
; 0.324 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|XY_State[1]   ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 1.650      ; 2.088      ;
; 0.324 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|PC[11]        ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 1.658      ; 2.096      ;
; 0.324 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|BTR_r         ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 1.658      ; 2.096      ;
; 0.324 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|PC[0]         ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 1.658      ; 2.096      ;
; 0.324 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|ISet[0]       ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 1.650      ; 2.088      ;
; 0.324 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|ISet[1]       ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 1.650      ; 2.088      ;
; 0.326 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|A[3]          ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 1.657      ; 2.097      ;
; 0.326 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4]          ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 1.657      ; 2.097      ;
; 0.326 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|MCycles[0]    ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 1.657      ; 2.097      ;
; 0.326 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|MCycles[1]    ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 1.657      ; 2.097      ;
; 0.326 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|A[6]          ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 1.657      ; 2.097      ;
; 0.329 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|MCycle[0]     ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 1.650      ; 2.093      ;
; 0.329 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|Pre_XY_F_M[0] ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 1.650      ; 2.093      ;
; 0.329 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|Pre_XY_F_M[1] ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 1.650      ; 2.093      ;
; 0.329 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|Pre_XY_F_M[2] ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 1.650      ; 2.093      ;
; 0.331 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|TState[1]     ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 1.661      ; 2.106      ;
; 0.331 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|TState[2]     ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 1.661      ; 2.106      ;
; 0.331 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|IntE_FF2      ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 1.661      ; 2.106      ;
; 0.331 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|IntE_FF1      ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 1.661      ; 2.106      ;
; 0.331 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|TState[0]     ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 1.661      ; 2.106      ;
; 0.334 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|Alternate     ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 1.659      ; 2.107      ;
; 0.334 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|No_BTR        ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 1.659      ; 2.107      ;
; 0.340 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[3]         ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 1.649      ; 2.103      ;
; 0.340 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|MCycle[2]     ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 1.649      ; 2.103      ;
; 0.340 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|MCycle[1]     ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 1.649      ; 2.103      ;
; 0.343 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[6]         ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 1.642      ; 2.099      ;
; 0.344 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|PC[2]         ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 1.655      ; 2.113      ;
; 0.344 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|PC[3]         ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 1.655      ; 2.113      ;
; 0.344 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|PC[5]         ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 1.655      ; 2.113      ;
; 0.344 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|PC[6]         ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 1.655      ; 2.113      ;
; 0.344 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|PC[1]         ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 1.655      ; 2.113      ;
; 0.344 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|PC[4]         ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 1.655      ; 2.113      ;
; 0.344 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|PC[7]         ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 1.655      ; 2.113      ;
; 0.346 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|DI_Reg[4]            ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 1.648      ; 2.108      ;
; 0.348 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|Save_ALU_r    ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 1.645      ; 2.107      ;
; 0.348 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|ALU_Op_r[0]   ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 1.645      ; 2.107      ;
; 0.348 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|ALU_Op_r[3]   ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 1.645      ; 2.107      ;
; 0.348 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|ALU_Op_r[1]   ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 1.645      ; 2.107      ;
; 0.348 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|ALU_Op_r[2]   ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 1.645      ; 2.107      ;
; 0.348 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|I[0]          ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 1.645      ; 2.107      ;
; 0.348 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|I[2]          ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 1.645      ; 2.107      ;
; 0.348 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|Z16_r         ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 1.645      ; 2.107      ;
; 0.351 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|TmpAddr[2]    ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 1.651      ; 2.116      ;
; 0.351 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|TmpAddr[3]    ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 1.651      ; 2.116      ;
; 0.351 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|TmpAddr[4]    ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 1.651      ; 2.116      ;
; 0.351 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|TmpAddr[6]    ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 1.651      ; 2.116      ;
; 0.351 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|TmpAddr[8]    ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 1.651      ; 2.116      ;
; 0.351 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|TmpAddr[11]   ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 1.651      ; 2.116      ;
; 0.351 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|TmpAddr[12]   ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 1.651      ; 2.116      ;
; 0.351 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|TmpAddr[13]   ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 1.651      ; 2.116      ;
; 0.351 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|TmpAddr[14]   ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 1.651      ; 2.116      ;
; 0.351 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|TmpAddr[7]    ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 1.651      ; 2.116      ;
; 0.351 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|TmpAddr[5]    ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 1.651      ; 2.116      ;
; 0.351 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|TmpAddr[1]    ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 1.651      ; 2.116      ;
; 0.351 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|TmpAddr[15]   ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 1.651      ; 2.116      ;
; 0.351 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|TmpAddr[0]    ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 1.651      ; 2.116      ;
; 0.354 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|I[5]          ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 1.649      ; 2.117      ;
; 0.354 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|A[13]         ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 1.649      ; 2.117      ;
; 0.354 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|A[5]          ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 1.649      ; 2.117      ;
; 0.354 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|A[7]          ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 1.649      ; 2.117      ;
; 0.356 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|R[0]          ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 1.643      ; 2.113      ;
; 0.356 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|I[4]          ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 1.643      ; 2.113      ;
; 0.356 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|R[1]          ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 1.643      ; 2.113      ;
; 0.356 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|R[2]          ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 1.643      ; 2.113      ;
; 0.356 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|I[3]          ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 1.643      ; 2.113      ;
; 0.356 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|R[3]          ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 1.643      ; 2.113      ;
; 0.356 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|R[4]          ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 1.643      ; 2.113      ;
; 0.356 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|R[5]          ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 1.643      ; 2.113      ;
; 0.356 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|I[6]          ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 1.643      ; 2.113      ;
; 0.356 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|R[6]          ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 1.643      ; 2.113      ;
; 0.356 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|A[11]         ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 1.651      ; 2.121      ;
; 0.356 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|A[15]         ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 1.651      ; 2.121      ;
; 0.358 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|DI_Reg[2]            ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 1.652      ; 2.124      ;
; 0.358 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[0]         ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 1.652      ; 2.124      ;
; 0.358 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[2]         ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 1.652      ; 2.124      ;
; 0.358 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[1]         ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 1.652      ; 2.124      ;
; 0.363 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|INT_s         ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 1.648      ; 2.125      ;
; 0.363 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|Halt_FF       ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 1.648      ; 2.125      ;
; 0.366 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|Ap[0]         ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 1.644      ; 2.124      ;
; 0.366 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[0]        ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 1.644      ; 2.124      ;
; 0.366 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|Ap[2]         ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 1.644      ; 2.124      ;
; 0.366 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[2]        ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 1.644      ; 2.124      ;
; 0.366 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|Ap[5]         ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 1.644      ; 2.124      ;
; 0.366 ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[5]        ; FPGA_IN_BOARD_RESET- ; Microcomputer:inst|cpuClock ; 0.000        ; 1.644      ; 2.124      ;
+-------+----------------------+---------------------------------------------------+----------------------+-----------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]'                                                                                                                                                                                          ;
+-------+-------------------------------+-------------------------------------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                             ; Launch Clock                                                                                    ; Latch Clock                                                                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+-------------------------------------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.518 ; FPGA_IN_BOARD_RESET-          ; spi_16bit_master:inst347|rx_data[3] ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 1.459      ; 2.091      ;
; 0.524 ; FPGA_IN_BOARD_RESET-          ; spi_16bit_master:inst347|rx_data[3] ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; -0.500       ; 1.459      ; 1.597      ;
; 0.556 ; FPGA_IN_BOARD_RESET-          ; spi_16bit_master:inst347|state      ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 1.224      ; 1.894      ;
; 0.556 ; FPGA_IN_BOARD_RESET-          ; spi_16bit_master:inst347|busy       ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 1.224      ; 1.894      ;
; 0.556 ; FPGA_IN_BOARD_RESET-          ; spi_16bit_master:inst347|ss_n[1]    ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 1.224      ; 1.894      ;
; 0.556 ; FPGA_IN_BOARD_RESET-          ; spi_16bit_master:inst347|ss_n[0]    ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 1.224      ; 1.894      ;
; 0.556 ; FPGA_IN_BOARD_RESET-          ; spi_16bit_master:inst347|mosi~en    ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 1.224      ; 1.894      ;
; 0.561 ; FPGA_IN_BOARD_RESET-          ; spi_16bit_master:inst347|rx_data[5] ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 1.225      ; 1.900      ;
; 0.561 ; FPGA_IN_BOARD_RESET-          ; spi_16bit_master:inst347|rx_data[1] ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 1.225      ; 1.900      ;
; 0.561 ; FPGA_IN_BOARD_RESET-          ; spi_16bit_master:inst347|rx_data[2] ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 1.225      ; 1.900      ;
; 0.561 ; FPGA_IN_BOARD_RESET-          ; spi_16bit_master:inst347|rx_data[0] ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 1.225      ; 1.900      ;
; 0.561 ; FPGA_IN_BOARD_RESET-          ; spi_16bit_master:inst347|rx_data[7] ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 1.225      ; 1.900      ;
; 0.592 ; FPGA_IN_BOARD_RESET-          ; spi_16bit_master:inst347|state      ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; -0.500       ; 1.224      ; 1.430      ;
; 0.592 ; FPGA_IN_BOARD_RESET-          ; spi_16bit_master:inst347|busy       ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; -0.500       ; 1.224      ; 1.430      ;
; 0.592 ; FPGA_IN_BOARD_RESET-          ; spi_16bit_master:inst347|ss_n[1]    ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; -0.500       ; 1.224      ; 1.430      ;
; 0.592 ; FPGA_IN_BOARD_RESET-          ; spi_16bit_master:inst347|ss_n[0]    ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; -0.500       ; 1.224      ; 1.430      ;
; 0.592 ; FPGA_IN_BOARD_RESET-          ; spi_16bit_master:inst347|mosi~en    ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; -0.500       ; 1.224      ; 1.430      ;
; 0.595 ; FPGA_IN_BOARD_RESET-          ; spi_16bit_master:inst347|rx_data[5] ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; -0.500       ; 1.225      ; 1.434      ;
; 0.595 ; FPGA_IN_BOARD_RESET-          ; spi_16bit_master:inst347|rx_data[1] ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; -0.500       ; 1.225      ; 1.434      ;
; 0.595 ; FPGA_IN_BOARD_RESET-          ; spi_16bit_master:inst347|rx_data[2] ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; -0.500       ; 1.225      ; 1.434      ;
; 0.595 ; FPGA_IN_BOARD_RESET-          ; spi_16bit_master:inst347|rx_data[0] ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; -0.500       ; 1.225      ; 1.434      ;
; 0.595 ; FPGA_IN_BOARD_RESET-          ; spi_16bit_master:inst347|rx_data[7] ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; -0.500       ; 1.225      ; 1.434      ;
; 0.983 ; FPGA_IN_BOARD_RESET-          ; spi_16bit_master:inst347|rx_data[6] ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; -0.500       ; 1.220      ; 1.817      ;
; 0.983 ; FPGA_IN_BOARD_RESET-          ; spi_16bit_master:inst347|rx_data[4] ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; -0.500       ; 1.220      ; 1.817      ;
; 1.002 ; FPGA_IN_BOARD_RESET-          ; spi_16bit_master:inst347|rx_data[6] ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 1.220      ; 2.336      ;
; 1.002 ; FPGA_IN_BOARD_RESET-          ; spi_16bit_master:inst347|rx_data[4] ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 1.220      ; 2.336      ;
; 1.161 ; spi_16bit_master:inst347|busy ; inst379                             ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 0.272      ; 1.517      ;
; 1.180 ; FPGA_IN_BOARD_RESET-          ; inst379                             ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 1.458      ; 2.752      ;
; 1.243 ; FPGA_IN_BOARD_RESET-          ; inst379                             ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; -0.500       ; 1.458      ; 2.315      ;
; 1.603 ; FPGA_IN_BOARD_RESET-          ; inst389                             ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 1.460      ; 3.177      ;
; 1.610 ; spi_16bit_master:inst347|busy ; inst389                             ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; 0.000        ; 0.274      ; 1.968      ;
; 1.740 ; FPGA_IN_BOARD_RESET-          ; inst389                             ; FPGA_IN_BOARD_RESET-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] ; -0.500       ; 1.460      ; 2.814      ;
+-------+-------------------------------+-------------------------------------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'FPGA_IN_BOARD_RESET-'                                                                                                                                ;
+-------+-------------------------------------+-------------------+---------------------------------------------------+----------------------+--------------+------------+------------+
; Slack ; From Node                           ; To Node           ; Launch Clock                                      ; Latch Clock          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------+-------------------+---------------------------------------------------+----------------------+--------------+------------+------------+
; 0.625 ; Microcomputer:inst|T80s:cpu1|MREQ_n ; inst124           ; Microcomputer:inst|cpuClock                       ; FPGA_IN_BOARD_RESET- ; 0.000        ; 0.724      ; 1.463      ;
; 0.677 ; FPGA_IN_SDSB-                       ; inst124           ; FPGA_IN_SDSB-                                     ; FPGA_IN_BOARD_RESET- ; 0.000        ; 1.318      ; 2.109      ;
; 0.757 ; 74373:inst116|16                    ; inst124           ; inst4|altpll_component|auto_generated|pll1|clk[3] ; FPGA_IN_BOARD_RESET- ; 0.000        ; 0.480      ; 1.401      ;
; 0.801 ; 74373:inst116|16                    ; inst124           ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_BOARD_RESET- ; 0.000        ; 0.436      ; 1.401      ;
; 0.843 ; 74373:inst116|19                    ; inst124           ; inst4|altpll_component|auto_generated|pll1|clk[3] ; FPGA_IN_BOARD_RESET- ; 0.000        ; 0.461      ; 1.468      ;
; 0.887 ; 74373:inst116|19                    ; inst124           ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_BOARD_RESET- ; 0.000        ; 0.417      ; 1.468      ;
; 0.907 ; FPGA_IN_CDSB-                       ; inst143~_emulated ; FPGA_IN_CDSB-                                     ; FPGA_IN_BOARD_RESET- ; 0.000        ; 1.286      ; 2.307      ;
; 0.909 ; 74373:inst116|17                    ; inst124           ; inst4|altpll_component|auto_generated|pll1|clk[3] ; FPGA_IN_BOARD_RESET- ; 0.000        ; 0.566      ; 1.639      ;
; 0.937 ; Microcomputer:inst|T80s:cpu1|WR_n   ; inst143~_emulated ; Microcomputer:inst|cpuClock                       ; FPGA_IN_BOARD_RESET- ; 0.000        ; 0.802      ; 1.853      ;
; 0.943 ; 74373:inst59|13                     ; inst124           ; inst4|altpll_component|auto_generated|pll1|clk[3] ; FPGA_IN_BOARD_RESET- ; 0.000        ; 0.484      ; 1.591      ;
; 0.953 ; 74373:inst116|17                    ; inst124           ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_BOARD_RESET- ; 0.000        ; 0.522      ; 1.639      ;
; 0.962 ; 74373:inst116|18                    ; inst124           ; inst4|altpll_component|auto_generated|pll1|clk[3] ; FPGA_IN_BOARD_RESET- ; 0.000        ; 0.390      ; 1.516      ;
; 0.987 ; 74373:inst59|13                     ; inst124           ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_BOARD_RESET- ; 0.000        ; 0.440      ; 1.591      ;
; 0.999 ; Microcomputer:inst|T80s:cpu1|RD_n   ; inst124           ; Microcomputer:inst|cpuClock                       ; FPGA_IN_BOARD_RESET- ; 0.000        ; -0.254     ; 0.859      ;
; 1.006 ; 74373:inst116|18                    ; inst124           ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_BOARD_RESET- ; 0.000        ; 0.346      ; 1.516      ;
; 1.009 ; inst95                              ; inst143~_emulated ; inst4|altpll_component|auto_generated|pll1|clk[3] ; FPGA_IN_BOARD_RESET- ; 0.000        ; 0.923      ; 2.096      ;
; 1.052 ; inst95                              ; inst143~_emulated ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_BOARD_RESET- ; 0.000        ; 0.880      ; 2.096      ;
; 1.207 ; FPGA_IN_SDSB-                       ; inst143~_emulated ; FPGA_IN_SDSB-                                     ; FPGA_IN_BOARD_RESET- ; 0.000        ; 1.286      ; 2.607      ;
; 1.244 ; 74373:inst115|19                    ; inst143~_emulated ; inst4|altpll_component|auto_generated|pll1|clk[3] ; FPGA_IN_BOARD_RESET- ; 0.000        ; 0.495      ; 1.903      ;
; 1.288 ; 74373:inst115|19                    ; inst143~_emulated ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_BOARD_RESET- ; 0.000        ; 0.451      ; 1.903      ;
; 1.315 ; 74373:inst59|14                     ; inst124           ; inst4|altpll_component|auto_generated|pll1|clk[3] ; FPGA_IN_BOARD_RESET- ; 0.000        ; 0.486      ; 1.965      ;
; 1.359 ; 74373:inst59|14                     ; inst124           ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_BOARD_RESET- ; 0.000        ; 0.442      ; 1.965      ;
; 1.409 ; 74373:inst115|18                    ; inst143~_emulated ; inst4|altpll_component|auto_generated|pll1|clk[3] ; FPGA_IN_BOARD_RESET- ; 0.000        ; 0.538      ; 2.111      ;
; 1.427 ; 74373:inst59|13                     ; inst143~_emulated ; inst4|altpll_component|auto_generated|pll1|clk[3] ; FPGA_IN_BOARD_RESET- ; 0.000        ; 0.452      ; 2.043      ;
; 1.451 ; 74373:inst115|15                    ; inst143~_emulated ; inst4|altpll_component|auto_generated|pll1|clk[3] ; FPGA_IN_BOARD_RESET- ; 0.000        ; 0.536      ; 2.151      ;
; 1.453 ; 74373:inst115|18                    ; inst143~_emulated ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_BOARD_RESET- ; 0.000        ; 0.494      ; 2.111      ;
; 1.471 ; 74373:inst59|13                     ; inst143~_emulated ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_BOARD_RESET- ; 0.000        ; 0.408      ; 2.043      ;
; 1.491 ; 74373:inst59|14                     ; inst143~_emulated ; inst4|altpll_component|auto_generated|pll1|clk[3] ; FPGA_IN_BOARD_RESET- ; 0.000        ; 0.454      ; 2.109      ;
; 1.495 ; 74373:inst115|15                    ; inst143~_emulated ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_BOARD_RESET- ; 0.000        ; 0.492      ; 2.151      ;
; 1.535 ; 74373:inst59|14                     ; inst143~_emulated ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_BOARD_RESET- ; 0.000        ; 0.410      ; 2.109      ;
; 1.610 ; 74373:inst115|13                    ; inst143~_emulated ; inst4|altpll_component|auto_generated|pll1|clk[3] ; FPGA_IN_BOARD_RESET- ; 0.000        ; 0.576      ; 2.350      ;
; 1.654 ; 74373:inst115|13                    ; inst143~_emulated ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_BOARD_RESET- ; 0.000        ; 0.532      ; 2.350      ;
; 1.684 ; 74373:inst115|16                    ; inst143~_emulated ; inst4|altpll_component|auto_generated|pll1|clk[3] ; FPGA_IN_BOARD_RESET- ; 0.000        ; 0.535      ; 2.383      ;
; 1.704 ; 74373:inst115|12                    ; inst143~_emulated ; inst4|altpll_component|auto_generated|pll1|clk[3] ; FPGA_IN_BOARD_RESET- ; 0.000        ; 0.372      ; 2.240      ;
; 1.708 ; 74373:inst115|14                    ; inst143~_emulated ; inst4|altpll_component|auto_generated|pll1|clk[3] ; FPGA_IN_BOARD_RESET- ; 0.000        ; 0.368      ; 2.240      ;
; 1.728 ; 74373:inst115|16                    ; inst143~_emulated ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_BOARD_RESET- ; 0.000        ; 0.491      ; 2.383      ;
; 1.748 ; 74373:inst115|12                    ; inst143~_emulated ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_BOARD_RESET- ; 0.000        ; 0.328      ; 2.240      ;
; 1.750 ; FPGA_IN_SDSB-                       ; inst124           ; FPGA_IN_SDSB-                                     ; FPGA_IN_BOARD_RESET- ; -0.500       ; 1.318      ; 2.682      ;
; 1.752 ; 74373:inst115|14                    ; inst143~_emulated ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_BOARD_RESET- ; 0.000        ; 0.324      ; 2.240      ;
; 1.800 ; 74373:inst115|17                    ; inst143~_emulated ; inst4|altpll_component|auto_generated|pll1|clk[3] ; FPGA_IN_BOARD_RESET- ; 0.000        ; 0.605      ; 2.569      ;
; 1.844 ; 74373:inst115|17                    ; inst143~_emulated ; inst4|altpll_component|auto_generated|pll1|clk[0] ; FPGA_IN_BOARD_RESET- ; 0.000        ; 0.561      ; 2.569      ;
; 1.978 ; FPGA_IN_CDSB-                       ; inst143~_emulated ; FPGA_IN_CDSB-                                     ; FPGA_IN_BOARD_RESET- ; -0.500       ; 1.286      ; 2.878      ;
; 2.070 ; FPGA_IN_SDSB-                       ; inst143~_emulated ; FPGA_IN_SDSB-                                     ; FPGA_IN_BOARD_RESET- ; -0.500       ; 1.286      ; 2.970      ;
+-------+-------------------------------------+-------------------+---------------------------------------------------+----------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'ps2_keyboard_to_ascii:inst162|ascii_new'                                                                                                       ;
+-------+----------------------+---------+---------------------------------------------------+-----------------------------------------+--------------+------------+------------+
; Slack ; From Node            ; To Node ; Launch Clock                                      ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------+---------+---------------------------------------------------+-----------------------------------------+--------------+------------+------------+
; 0.671 ; FPGA_IN_BOARD_RESET- ; inst295 ; FPGA_IN_BOARD_RESET-                              ; ps2_keyboard_to_ascii:inst162|ascii_new ; 0.000        ; 0.957      ; 1.732      ;
; 1.060 ; 74373:inst115|13     ; inst295 ; inst4|altpll_component|auto_generated|pll1|clk[3] ; ps2_keyboard_to_ascii:inst162|ascii_new ; 0.000        ; 0.247      ; 1.451      ;
; 1.104 ; 74373:inst115|13     ; inst295 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; ps2_keyboard_to_ascii:inst162|ascii_new ; 0.000        ; 0.203      ; 1.451      ;
; 1.161 ; FPGA_IN_SDSB-        ; inst295 ; FPGA_IN_SDSB-                                     ; ps2_keyboard_to_ascii:inst162|ascii_new ; 0.000        ; 0.957      ; 2.222      ;
; 1.232 ; 74373:inst115|17     ; inst295 ; inst4|altpll_component|auto_generated|pll1|clk[3] ; ps2_keyboard_to_ascii:inst162|ascii_new ; 0.000        ; 0.276      ; 1.652      ;
; 1.249 ; 74373:inst115|18     ; inst295 ; inst4|altpll_component|auto_generated|pll1|clk[3] ; ps2_keyboard_to_ascii:inst162|ascii_new ; 0.000        ; 0.209      ; 1.602      ;
; 1.276 ; 74373:inst115|17     ; inst295 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; ps2_keyboard_to_ascii:inst162|ascii_new ; 0.000        ; 0.232      ; 1.652      ;
; 1.290 ; 74373:inst115|16     ; inst295 ; inst4|altpll_component|auto_generated|pll1|clk[3] ; ps2_keyboard_to_ascii:inst162|ascii_new ; 0.000        ; 0.206      ; 1.640      ;
; 1.293 ; 74373:inst115|18     ; inst295 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; ps2_keyboard_to_ascii:inst162|ascii_new ; 0.000        ; 0.165      ; 1.602      ;
; 1.334 ; 74373:inst115|16     ; inst295 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; ps2_keyboard_to_ascii:inst162|ascii_new ; 0.000        ; 0.162      ; 1.640      ;
; 1.373 ; 74373:inst115|19     ; inst295 ; inst4|altpll_component|auto_generated|pll1|clk[3] ; ps2_keyboard_to_ascii:inst162|ascii_new ; 0.000        ; 0.166      ; 1.683      ;
; 1.417 ; 74373:inst115|19     ; inst295 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; ps2_keyboard_to_ascii:inst162|ascii_new ; 0.000        ; 0.122      ; 1.683      ;
; 1.427 ; 74373:inst59|13      ; inst295 ; inst4|altpll_component|auto_generated|pll1|clk[3] ; ps2_keyboard_to_ascii:inst162|ascii_new ; 0.000        ; 0.123      ; 1.694      ;
; 1.451 ; 74373:inst115|15     ; inst295 ; inst4|altpll_component|auto_generated|pll1|clk[3] ; ps2_keyboard_to_ascii:inst162|ascii_new ; 0.000        ; 0.207      ; 1.802      ;
; 1.471 ; 74373:inst59|13      ; inst295 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; ps2_keyboard_to_ascii:inst162|ascii_new ; 0.000        ; 0.079      ; 1.694      ;
; 1.491 ; 74373:inst59|14      ; inst295 ; inst4|altpll_component|auto_generated|pll1|clk[3] ; ps2_keyboard_to_ascii:inst162|ascii_new ; 0.000        ; 0.125      ; 1.760      ;
; 1.495 ; 74373:inst115|15     ; inst295 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; ps2_keyboard_to_ascii:inst162|ascii_new ; 0.000        ; 0.163      ; 1.802      ;
; 1.535 ; 74373:inst59|14      ; inst295 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; ps2_keyboard_to_ascii:inst162|ascii_new ; 0.000        ; 0.081      ; 1.760      ;
; 1.563 ; 74373:inst115|14     ; inst295 ; inst4|altpll_component|auto_generated|pll1|clk[3] ; ps2_keyboard_to_ascii:inst162|ascii_new ; 0.000        ; 0.039      ; 1.746      ;
; 1.596 ; FPGA_IN_BOARD_RESET- ; inst295 ; FPGA_IN_BOARD_RESET-                              ; ps2_keyboard_to_ascii:inst162|ascii_new ; -0.500       ; 0.957      ; 2.157      ;
; 1.598 ; 74373:inst115|12     ; inst295 ; inst4|altpll_component|auto_generated|pll1|clk[3] ; ps2_keyboard_to_ascii:inst162|ascii_new ; 0.000        ; 0.043      ; 1.785      ;
; 1.607 ; 74373:inst115|14     ; inst295 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; ps2_keyboard_to_ascii:inst162|ascii_new ; 0.000        ; -0.005     ; 1.746      ;
; 1.642 ; 74373:inst115|12     ; inst295 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; ps2_keyboard_to_ascii:inst162|ascii_new ; 0.000        ; -0.001     ; 1.785      ;
; 2.254 ; FPGA_IN_SDSB-        ; inst295 ; FPGA_IN_SDSB-                                     ; ps2_keyboard_to_ascii:inst162|ascii_new ; -0.500       ; 0.957      ; 2.815      ;
+-------+----------------------+---------+---------------------------------------------------+-----------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16]'                                                                                                                                                      ;
+-------+----------------------+---------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node            ; To Node ; Launch Clock                                                                                     ; Latch Clock                                                                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------+---------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 1.387 ; FPGA_IN_BOARD_RESET- ; inst349 ; FPGA_IN_BOARD_RESET-                                                                             ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; 0.000        ; 1.239      ; 2.730      ;
; 1.387 ; FPGA_IN_BOARD_RESET- ; inst358 ; FPGA_IN_BOARD_RESET-                                                                             ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; 0.000        ; 1.239      ; 2.730      ;
; 1.450 ; inst358              ; inst349 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; 0.000        ; 0.024      ; 1.558      ;
; 1.452 ; inst358              ; inst358 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; 0.000        ; 0.022      ; 1.558      ;
; 2.247 ; FPGA_IN_BOARD_RESET- ; inst349 ; FPGA_IN_BOARD_RESET-                                                                             ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; -0.500       ; 1.239      ; 3.090      ;
; 2.247 ; FPGA_IN_BOARD_RESET- ; inst358 ; FPGA_IN_BOARD_RESET-                                                                             ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; -0.500       ; 1.239      ; 3.090      ;
+-------+----------------------+---------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                                                                 ;
+---------------------------------------------------------------------------------------------------+-----------+----------+----------+---------+---------------------+
; Clock                                                                                             ; Setup     ; Hold     ; Recovery ; Removal ; Minimum Pulse Width ;
+---------------------------------------------------------------------------------------------------+-----------+----------+----------+---------+---------------------+
; Worst-case Slack                                                                                  ; -14.766   ; -2.616   ; -6.862   ; -0.616  ; -3.201              ;
;  CLK_50                                                                                           ; -4.537    ; 0.186    ; N/A      ; N/A     ; 9.433               ;
;  Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; -3.099    ; 0.279    ; -2.992   ; 1.387   ; -1.487              ;
;  Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; -5.217    ; -0.018   ; -3.383   ; 0.309   ; -1.487              ;
;  FPGA_IN_BOARD_RESET-                                                                             ; N/A       ; N/A      ; -5.166   ; 0.625   ; -3.000              ;
;  FPGA_IN_CDSB-                                                                                    ; -6.477    ; -2.125   ; -6.862   ; -0.322  ; -3.201              ;
;  FPGA_IN_SDSB-                                                                                    ; -6.456    ; -2.616   ; -6.828   ; -0.572  ; -3.201              ;
;  Microcomputer:inst|cpuClock                                                                      ; -14.766   ; 0.186    ; -4.250   ; 0.289   ; -1.487              ;
;  inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; -5.488    ; 0.182    ; -3.001   ; -0.408  ; 249.459             ;
;  inst4|altpll_component|auto_generated|pll1|clk[1]                                                ; -3.815    ; -0.229   ; -2.628   ; -0.540  ; 1249.462            ;
;  inst4|altpll_component|auto_generated|pll1|clk[2]                                                ; -3.764    ; -0.299   ; -2.577   ; -0.616  ; 49.476              ;
;  inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; -8.578    ; 0.178    ; -3.092   ; -0.286  ; 19.442              ;
;  ps2_keyboard_to_ascii:inst162|ascii_new                                                          ; N/A       ; N/A      ; -4.497   ; 0.671   ; -1.487              ;
;  ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result       ; -1.498    ; 0.220    ; N/A      ; N/A     ; -1.487              ;
; Design-wide TNS                                                                                   ; -5621.937 ; -109.967 ; -1128.19 ; -8.134  ; -1227.94            ;
;  CLK_50                                                                                           ; -191.887  ; 0.000    ; N/A      ; N/A     ; 0.000               ;
;  Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; -3.221    ; 0.000    ; -5.984   ; 0.000   ; -3.078              ;
;  Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; -347.321  ; -0.035   ; -15.901  ; 0.000   ; -120.447            ;
;  FPGA_IN_BOARD_RESET-                                                                             ; N/A       ; N/A      ; -9.027   ; 0.000   ; -5.974              ;
;  FPGA_IN_CDSB-                                                                                    ; -351.428  ; -39.802  ; -343.075 ; -0.857  ; -70.741             ;
;  FPGA_IN_SDSB-                                                                                    ; -312.986  ; -67.348  ; -355.970 ; -1.873  ; -482.243            ;
;  Microcomputer:inst|cpuClock                                                                      ; -4050.863 ; 0.000    ; -215.432 ; 0.000   ; -529.372            ;
;  inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; -88.845   ; 0.000    ; -21.636  ; -0.816  ; 0.000               ;
;  inst4|altpll_component|auto_generated|pll1|clk[1]                                                ; -71.774   ; -2.098   ; -10.445  ; -1.588  ; 0.000               ;
;  inst4|altpll_component|auto_generated|pll1|clk[2]                                                ; -68.951   ; -3.010   ; -10.010  ; -2.428  ; 0.000               ;
;  inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; -130.951  ; 0.000    ; -151.254 ; -0.572  ; 0.000               ;
;  ps2_keyboard_to_ascii:inst162|ascii_new                                                          ; N/A       ; N/A      ; -4.497   ; 0.000   ; -1.487              ;
;  ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result       ; -3.710    ; 0.000    ; N/A      ; N/A     ; -16.357             ;
+---------------------------------------------------------------------------------------------------+-----------+----------+----------+---------+---------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                     ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+-------------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; FPGA_OUT_A1             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FPGA_OUT_A2             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FPGA_OUT_A3             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FPGA_OUT_A4             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FPGA_OUT_A5             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FPGA_OUT_A6             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FPGA_OUT_A7             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FPGA_OUT_A16            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FPGA_OUT_A17            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FPGA_OUT_A18            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FPGA_OUT_A19            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FPGA_OUT_CPU_CLK        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FPGA_OUT_sINTA          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FPGA_OUT_sM1            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FPGA_OUT_sWO-           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FPGA_OUT_sMEMR          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FPGA_OUT_sINP           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FPGA_OUT_sOUT           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FPGA_OUT_sHLTA          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FPGA_OUT_pDBIN          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FPGA_OUT_pWR-           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FPGA_OUT_MWRT           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FPGA_OUT_2mHz_CLOCK     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FPGA_OUT_PHI            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FPGA_OUT_pSYNC          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FPGA_OUT_pSTVAL-        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FPGA_OUT_RAM_WR-        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FPGA_OUT_RAM_OE-        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FPGA_OUT_DO0            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FPGA_OUT_DO1            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FPGA_OUT_DO2            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FPGA_OUT_DO3            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FPGA_OUT_DO4            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FPGA_OUT_DO5            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FPGA_OUT_DO6            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FPGA_OUT_DO7            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FPGA_OUT_A0             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FPGA_OUT_A8             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FPGA_OUT_A9             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FPGA_OUT_A11            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FPGA_OUT_A10            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FPGA_OUT_A12            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FPGA_OUT_A13            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FPGA_OUT_A14            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FPGA_OUT_A15            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FPGA_OUT_STATUS_DISABLE ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FPGA_OUT_pHLDA          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FPGA_OUT_CTL_DISABLE    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FPGA_OUT_CTL_OE-        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FPGA_OUT_STATUS_OE-     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FPGA_ADD_OE-            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FPGA_OUT_DO_OE-         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FPGA_OUT_DI_OE-         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FPGA_OUT_RAM_CS-        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FPGA_OUT_RAM_A17        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FPGA_OUT_RAM_A18        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FPGA_OUT_RAM_A16        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; USB_TX                  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; F_BAR0                  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; F_BAR1                  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; F_BAR2                  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; F_BAR3                  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; F_BAR4                  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; F_BAR5                  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; F_BAR6                  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; F_BAR7                  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; USB_TX_BUSY_LED         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; USB_RX_BUSY_LED         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; 5V_OUT_IDE_PORTS_RD-    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; 5V_OUT_IDE_PORTS_WR-    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R                   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G                   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B                   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSync                   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VSync                   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; BUZZER                  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; F_BOARD_ACTIVE-         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FPGA_OUT_PRN_0          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FPGA_OUT_PRN_1          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FPGA_OUT_PRN_2          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FPGA_OUT_PRN_3          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FPGA_OUT_PRN_4          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FPGA_OUT_PRN_5          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FPGA_OUT_PRN_6          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FPGA_OUT_PRN_7          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FPGA_OUT_PRN_STROBE     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PRN_ACK_LED             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FPGA_OUT_PHANTOM        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S100_PHANTOM_LED        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; RTC_CS                  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; RTC_SPI_SI              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; RTC_SPI_CLK             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_CMD                  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_CLK                  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED_4                   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; P17                     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; P1                      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED_1                   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DIAG_LED                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_CS_B-                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FPGA_OUT_SPARE1         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_CS_A-                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FPGA_OUT_IDE_RD-        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FPGA_OUT_IDE_WR-        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FPGA_OUT_8255_SEL-      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FPGA_OUT_HIGH_ROM_LED-  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FPGA_OUT_LOW_ROM_LED-   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FPGA_OUT_HIGH_RAM_LED-  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED_2                   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED_3                   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FPGA_BI_D0              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FPGA_BI_D1              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FPGA_BI_D2              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FPGA_BI_D3              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FPGA_BI_D4              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FPGA_BI_D5              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FPGA_BI_D6              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FPGA_BI_D7              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+-------------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; FPGA_BI_D0              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FPGA_BI_D1              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FPGA_BI_D2              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FPGA_BI_D3              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FPGA_BI_D4              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FPGA_BI_D5              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FPGA_BI_D6              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FPGA_BI_D7              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FPGA_IN_SDSB-           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FPGA_IN_CDSB-           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SD_DO                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DIP0                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FPGA_IN_XRDY            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FPGA_IN_RDY             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FPGA_IN_BOARD_RESET-    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLK_50                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FPGA_IN_pHOLD-          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; USB_RX                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FPGA_IN_PRN_ACK         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FPGA_IN_ENABLE_INTA     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FPGA_IN_DI6             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FPGA_IN_DI2             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FPGA_IN_DI0             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FPGA_IN_PRN_BUSY        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FPGA_IN_DI1             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FPGA_IN_DI3             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FPGA_IN_DI4             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FPGA_IN_DI5             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FPGA_IN_DI7             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FPGA_IN_INT-            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DIP1                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DIP5                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DIP7                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DIP6                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FPGA_IN_INT_B-          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FPGA_IN_INT_D-          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; RTC_INT                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FPGA_IN_INT_C-          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FPGA_IN_INT_A-          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DIP4                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DIP3                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DIP2                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; RTC_SPI_SO              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FPGA_IN_PS2_CLK         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FPGA_IN_PS2_DATA        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                     ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; FPGA_OUT_A1             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.33 V              ; -0.00425 V          ; 0.168 V                              ; 0.058 V                              ; 3.12e-09 s                  ; 2.87e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.33 V             ; -0.00425 V         ; 0.168 V                             ; 0.058 V                             ; 3.12e-09 s                 ; 2.87e-09 s                 ; Yes                       ; Yes                       ;
; FPGA_OUT_A2             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_OUT_A3             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_OUT_A4             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.33 V              ; -0.00421 V          ; 0.165 V                              ; 0.078 V                              ; 3.11e-09 s                  ; 2.85e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.33 V             ; -0.00421 V         ; 0.165 V                             ; 0.078 V                             ; 3.11e-09 s                 ; 2.85e-09 s                 ; Yes                       ; Yes                       ;
; FPGA_OUT_A5             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; FPGA_OUT_A6             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_OUT_A7             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_OUT_A16            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_OUT_A17            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_OUT_A18            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_OUT_A19            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_OUT_CPU_CLK        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_OUT_sINTA          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_OUT_sM1            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_OUT_sWO-           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_OUT_sMEMR          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_OUT_sINP           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; FPGA_OUT_sOUT           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_OUT_sHLTA          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; FPGA_OUT_pDBIN          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; FPGA_OUT_pWR-           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_OUT_MWRT           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_OUT_2mHz_CLOCK     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_OUT_PHI            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_OUT_pSYNC          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_OUT_pSTVAL-        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_OUT_RAM_WR-        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_OUT_RAM_OE-        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_OUT_DO0            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_OUT_DO1            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_OUT_DO2            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_OUT_DO3            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_OUT_DO4            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_OUT_DO5            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_OUT_DO6            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_OUT_DO7            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_OUT_A0             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_OUT_A8             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_OUT_A9             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_OUT_A11            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_OUT_A10            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_OUT_A12            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_OUT_A13            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_OUT_A14            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_OUT_A15            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_OUT_STATUS_DISABLE ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_OUT_pHLDA          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_OUT_CTL_DISABLE    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_OUT_CTL_OE-        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_OUT_STATUS_OE-     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; FPGA_ADD_OE-            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_OUT_DO_OE-         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_OUT_DI_OE-         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_OUT_RAM_CS-        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_OUT_RAM_A17        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_OUT_RAM_A18        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_OUT_RAM_A16        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; USB_TX                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; F_BAR0                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; F_BAR1                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; F_BAR2                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; F_BAR3                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; F_BAR4                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; F_BAR5                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; F_BAR6                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.33 V              ; -0.00425 V          ; 0.168 V                              ; 0.058 V                              ; 3.12e-09 s                  ; 2.87e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.33 V             ; -0.00425 V         ; 0.168 V                             ; 0.058 V                             ; 3.12e-09 s                 ; 2.87e-09 s                 ; Yes                       ; Yes                       ;
; F_BAR7                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; USB_TX_BUSY_LED         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; USB_RX_BUSY_LED         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; 5V_OUT_IDE_PORTS_RD-    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; 5V_OUT_IDE_PORTS_WR-    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.33 V              ; -0.00425 V          ; 0.168 V                              ; 0.058 V                              ; 3.12e-09 s                  ; 2.87e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.33 V             ; -0.00425 V         ; 0.168 V                             ; 0.058 V                             ; 3.12e-09 s                 ; 2.87e-09 s                 ; Yes                       ; Yes                       ;
; VGA_R                   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G                   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B                   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; HSync                   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; VSync                   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; BUZZER                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; F_BOARD_ACTIVE-         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_OUT_PRN_0          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; FPGA_OUT_PRN_1          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; FPGA_OUT_PRN_2          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; FPGA_OUT_PRN_3          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; FPGA_OUT_PRN_4          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; FPGA_OUT_PRN_5          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_OUT_PRN_6          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_OUT_PRN_7          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_OUT_PRN_STROBE     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; PRN_ACK_LED             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_OUT_PHANTOM        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; S100_PHANTOM_LED        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; RTC_CS                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; RTC_SPI_SI              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; RTC_SPI_CLK             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; SD_CMD                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; SD_CLK                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; LED_4                   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; P17                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; P1                      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; LED_1                   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; DIAG_LED                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; SD_CS_B-                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_OUT_SPARE1         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SD_CS_A-                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_OUT_IDE_RD-        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_OUT_IDE_WR-        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_OUT_8255_SEL-      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_OUT_HIGH_ROM_LED-  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; FPGA_OUT_LOW_ROM_LED-   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_OUT_HIGH_RAM_LED-  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; LED_2                   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; LED_3                   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.33 V              ; -0.00425 V          ; 0.168 V                              ; 0.058 V                              ; 3.12e-09 s                  ; 2.87e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.33 V             ; -0.00425 V         ; 0.168 V                             ; 0.058 V                             ; 3.12e-09 s                 ; 2.87e-09 s                 ; Yes                       ; Yes                       ;
; FPGA_BI_D0              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_BI_D1              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_BI_D2              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_BI_D3              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_BI_D4              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; FPGA_BI_D5              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_BI_D6              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_BI_D7              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
+-------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                     ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; FPGA_OUT_A1             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.33 V              ; -0.00229 V          ; 0.111 V                              ; 0.057 V                              ; 3.78e-09 s                  ; 3.5e-09 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.33 V             ; -0.00229 V         ; 0.111 V                             ; 0.057 V                             ; 3.78e-09 s                 ; 3.5e-09 s                  ; Yes                       ; Yes                       ;
; FPGA_OUT_A2             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_OUT_A3             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_OUT_A4             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.33 V              ; -0.0022 V           ; 0.088 V                              ; 0.056 V                              ; 3.76e-09 s                  ; 3.48e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.33 V             ; -0.0022 V          ; 0.088 V                             ; 0.056 V                             ; 3.76e-09 s                 ; 3.48e-09 s                 ; Yes                       ; Yes                       ;
; FPGA_OUT_A5             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_OUT_A6             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_OUT_A7             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_OUT_A16            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_OUT_A17            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_OUT_A18            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_OUT_A19            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_OUT_CPU_CLK        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_OUT_sINTA          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_OUT_sM1            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_OUT_sWO-           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_OUT_sMEMR          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_OUT_sINP           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_OUT_sOUT           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_OUT_sHLTA          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_OUT_pDBIN          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_OUT_pWR-           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_OUT_MWRT           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_OUT_2mHz_CLOCK     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_OUT_PHI            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_OUT_pSYNC          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_OUT_pSTVAL-        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_OUT_RAM_WR-        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_OUT_RAM_OE-        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_OUT_DO0            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_OUT_DO1            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_OUT_DO2            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_OUT_DO3            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_OUT_DO4            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_OUT_DO5            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_OUT_DO6            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_OUT_DO7            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_OUT_A0             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_OUT_A8             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_OUT_A9             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_OUT_A11            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_OUT_A10            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_OUT_A12            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_OUT_A13            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_OUT_A14            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_OUT_A15            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_OUT_STATUS_DISABLE ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_OUT_pHLDA          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_OUT_CTL_DISABLE    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_OUT_CTL_OE-        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_OUT_STATUS_OE-     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_ADD_OE-            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_OUT_DO_OE-         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_OUT_DI_OE-         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_OUT_RAM_CS-        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_OUT_RAM_A17        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_OUT_RAM_A18        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_OUT_RAM_A16        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; USB_TX                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; F_BAR0                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; F_BAR1                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; F_BAR2                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; F_BAR3                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; F_BAR4                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; F_BAR5                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; F_BAR6                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.33 V              ; -0.00229 V          ; 0.111 V                              ; 0.057 V                              ; 3.78e-09 s                  ; 3.5e-09 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.33 V             ; -0.00229 V         ; 0.111 V                             ; 0.057 V                             ; 3.78e-09 s                 ; 3.5e-09 s                  ; Yes                       ; Yes                       ;
; F_BAR7                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; USB_TX_BUSY_LED         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; USB_RX_BUSY_LED         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; 5V_OUT_IDE_PORTS_RD-    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; 5V_OUT_IDE_PORTS_WR-    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.33 V              ; -0.00229 V          ; 0.111 V                              ; 0.057 V                              ; 3.78e-09 s                  ; 3.5e-09 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.33 V             ; -0.00229 V         ; 0.111 V                             ; 0.057 V                             ; 3.78e-09 s                 ; 3.5e-09 s                  ; Yes                       ; Yes                       ;
; VGA_R                   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G                   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B                   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; HSync                   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; VSync                   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; BUZZER                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; F_BOARD_ACTIVE-         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_OUT_PRN_0          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_OUT_PRN_1          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_OUT_PRN_2          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_OUT_PRN_3          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_OUT_PRN_4          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_OUT_PRN_5          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_OUT_PRN_6          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_OUT_PRN_7          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_OUT_PRN_STROBE     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; PRN_ACK_LED             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_OUT_PHANTOM        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; S100_PHANTOM_LED        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; RTC_CS                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; RTC_SPI_SI              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; RTC_SPI_CLK             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; SD_CMD                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; SD_CLK                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; LED_4                   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; P17                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; P1                      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; LED_1                   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; DIAG_LED                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; SD_CS_B-                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_OUT_SPARE1         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SD_CS_A-                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_OUT_IDE_RD-        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_OUT_IDE_WR-        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_OUT_8255_SEL-      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_OUT_HIGH_ROM_LED-  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_OUT_LOW_ROM_LED-   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_OUT_HIGH_RAM_LED-  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; LED_2                   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; LED_3                   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.33 V              ; -0.00229 V          ; 0.111 V                              ; 0.057 V                              ; 3.78e-09 s                  ; 3.5e-09 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.33 V             ; -0.00229 V         ; 0.111 V                             ; 0.057 V                             ; 3.78e-09 s                 ; 3.5e-09 s                  ; Yes                       ; Yes                       ;
; FPGA_BI_D0              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_BI_D1              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_BI_D2              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_BI_D3              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_BI_D4              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_BI_D5              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_BI_D6              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_BI_D7              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
+-------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                     ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; FPGA_OUT_A1             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; FPGA_OUT_A2             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_OUT_A3             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_OUT_A4             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; FPGA_OUT_A5             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_OUT_A6             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; FPGA_OUT_A7             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; FPGA_OUT_A16            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_OUT_A17            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_OUT_A18            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_OUT_A19            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_OUT_CPU_CLK        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_OUT_sINTA          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_OUT_sM1            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_OUT_sWO-           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; FPGA_OUT_sMEMR          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; FPGA_OUT_sINP           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_OUT_sOUT           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_OUT_sHLTA          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_OUT_pDBIN          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_OUT_pWR-           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_OUT_MWRT           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_OUT_2mHz_CLOCK     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_OUT_PHI            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_OUT_pSYNC          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_OUT_pSTVAL-        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_OUT_RAM_WR-        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; FPGA_OUT_RAM_OE-        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; FPGA_OUT_DO0            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_OUT_DO1            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_OUT_DO2            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_OUT_DO3            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; FPGA_OUT_DO4            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; FPGA_OUT_DO5            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; FPGA_OUT_DO6            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; FPGA_OUT_DO7            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; FPGA_OUT_A0             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_OUT_A8             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; FPGA_OUT_A9             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; FPGA_OUT_A11            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; FPGA_OUT_A10            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; FPGA_OUT_A12            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; FPGA_OUT_A13            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; FPGA_OUT_A14            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_OUT_A15            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_OUT_STATUS_DISABLE ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_OUT_pHLDA          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_OUT_CTL_DISABLE    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; FPGA_OUT_CTL_OE-        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_OUT_STATUS_OE-     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_ADD_OE-            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_OUT_DO_OE-         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; FPGA_OUT_DI_OE-         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; FPGA_OUT_RAM_CS-        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_OUT_RAM_A17        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; FPGA_OUT_RAM_A18        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; FPGA_OUT_RAM_A16        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; USB_TX                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; F_BAR0                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; F_BAR1                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; F_BAR2                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; F_BAR3                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; F_BAR4                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; F_BAR5                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; F_BAR6                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; F_BAR7                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; USB_TX_BUSY_LED         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; USB_RX_BUSY_LED         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; 5V_OUT_IDE_PORTS_RD-    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; 5V_OUT_IDE_PORTS_WR-    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; VGA_R                   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G                   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B                   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HSync                   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VSync                   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; BUZZER                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; F_BOARD_ACTIVE-         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_OUT_PRN_0          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_OUT_PRN_1          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_OUT_PRN_2          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_OUT_PRN_3          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_OUT_PRN_4          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_OUT_PRN_5          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_OUT_PRN_6          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_OUT_PRN_7          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_OUT_PRN_STROBE     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; PRN_ACK_LED             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_OUT_PHANTOM        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; S100_PHANTOM_LED        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; RTC_CS                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; RTC_SPI_SI              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; RTC_SPI_CLK             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; SD_CMD                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SD_CLK                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LED_4                   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; P17                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; P1                      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LED_1                   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DIAG_LED                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SD_CS_B-                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_OUT_SPARE1         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SD_CS_A-                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_OUT_IDE_RD-        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_OUT_IDE_WR-        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_OUT_8255_SEL-      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_OUT_HIGH_ROM_LED-  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_OUT_LOW_ROM_LED-   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; FPGA_OUT_HIGH_RAM_LED-  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LED_2                   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LED_3                   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; FPGA_BI_D0              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; FPGA_BI_D1              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_BI_D2              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_BI_D3              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_BI_D4              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_BI_D5              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_BI_D6              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; FPGA_BI_D7              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
+-------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                                                                                 ;
+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                                       ; To Clock                                                                                         ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; CLK_50                                                                                           ; CLK_50                                                                                           ; 98571    ; 0        ; 0        ; 0        ;
; FPGA_IN_BOARD_RESET-                                                                             ; CLK_50                                                                                           ; 144      ; 144      ; 0        ; 0        ;
; FPGA_IN_CDSB-                                                                                    ; CLK_50                                                                                           ; 1        ; 9        ; 0        ; 0        ;
; FPGA_IN_SDSB-                                                                                    ; CLK_50                                                                                           ; 2        ; 10       ; 0        ; 0        ;
; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; CLK_50                                                                                           ; 33       ; 11       ; 0        ; 0        ;
; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; CLK_50                                                                                           ; 33       ; 11       ; 0        ; 0        ;
; ps2_keyboard_to_ascii:inst162|ascii_new                                                          ; CLK_50                                                                                           ; 1        ; 1        ; 0        ; 0        ;
; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result       ; CLK_50                                                                                           ; 25       ; 132      ; 0        ; 0        ;
; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; 0        ; 0        ; 0        ; 3718     ;
; FPGA_IN_BOARD_RESET-                                                                             ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; 0        ; 0        ; 65       ; 65       ;
; FPGA_IN_CDSB-                                                                                    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; 0        ; 0        ; 1        ; 17       ;
; FPGA_IN_SDSB-                                                                                    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; 0        ; 0        ; 18       ; 18       ;
; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; 1        ; 0        ; 0        ; 0        ;
; FPGA_IN_CDSB-                                                                                    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; 1        ; 0        ; 0        ; 0        ;
; FPGA_IN_SDSB-                                                                                    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; 1        ; 1        ; 0        ; 0        ;
; CLK_50                                                                                           ; FPGA_IN_CDSB-                                                                                    ; 20       ; 0        ; 0        ; 0        ;
; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; FPGA_IN_CDSB-                                                                                    ; 0        ; 9        ; 0        ; 0        ;
; FPGA_IN_CDSB-                                                                                    ; FPGA_IN_CDSB-                                                                                    ; 0        ; 2        ; 33       ; 13       ;
; FPGA_IN_SDSB-                                                                                    ; FPGA_IN_CDSB-                                                                                    ; 2        ; 2        ; 238      ; 238      ;
; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; FPGA_IN_CDSB-                                                                                    ; 0        ; 0        ; 0        ; 320      ;
; inst4|altpll_component|auto_generated|pll1|clk[1]                                                ; FPGA_IN_CDSB-                                                                                    ; 9        ; 0        ; 0        ; 0        ;
; inst4|altpll_component|auto_generated|pll1|clk[2]                                                ; FPGA_IN_CDSB-                                                                                    ; 9        ; 0        ; 0        ; 0        ;
; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; FPGA_IN_CDSB-                                                                                    ; 0        ; 0        ; 0        ; 320      ;
; Microcomputer:inst|cpuClock                                                                      ; FPGA_IN_CDSB-                                                                                    ; 4        ; 0        ; 69       ; 0        ;
; ps2_keyboard_to_ascii:inst162|ascii_new                                                          ; FPGA_IN_CDSB-                                                                                    ; 1        ; 0        ; 0        ; 0        ;
; CLK_50                                                                                           ; FPGA_IN_SDSB-                                                                                    ; 14       ; 0        ; 27       ; 0        ;
; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; FPGA_IN_SDSB-                                                                                    ; 0        ; 18       ; 0        ; 18       ;
; FPGA_IN_CDSB-                                                                                    ; FPGA_IN_SDSB-                                                                                    ; 66       ; 4        ; 66       ; 4        ;
; FPGA_IN_SDSB-                                                                                    ; FPGA_IN_SDSB-                                                                                    ; 454      ; 454      ; 454      ; 454      ;
; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; FPGA_IN_SDSB-                                                                                    ; 0        ; 640      ; 0        ; 640      ;
; inst4|altpll_component|auto_generated|pll1|clk[1]                                                ; FPGA_IN_SDSB-                                                                                    ; 18       ; 0        ; 18       ; 0        ;
; inst4|altpll_component|auto_generated|pll1|clk[2]                                                ; FPGA_IN_SDSB-                                                                                    ; 18       ; 0        ; 18       ; 0        ;
; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; FPGA_IN_SDSB-                                                                                    ; 0        ; 640      ; 0        ; 640      ;
; Microcomputer:inst|cpuClock                                                                      ; FPGA_IN_SDSB-                                                                                    ; 132      ; 0        ; 140      ; 0        ;
; ps2_keyboard_to_ascii:inst162|ascii_new                                                          ; FPGA_IN_SDSB-                                                                                    ; 2        ; 0        ; 2        ; 0        ;
; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; 13       ; 13       ; 0        ; 0        ;
; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; 1        ; 1        ; 0        ; 0        ;
; FPGA_IN_CDSB-                                                                                    ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; 1        ; 1        ; 0        ; 0        ;
; FPGA_IN_SDSB-                                                                                    ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; 2        ; 2        ; 0        ; 0        ;
; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; 422      ; 11       ; 0        ; 4        ;
; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; 283      ; 11       ; 0        ; 4        ;
; Microcomputer:inst|cpuClock                                                                      ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; 1        ; 0        ; 30       ; 0        ;
; FPGA_IN_BOARD_RESET-                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[1]                                                ; 56       ; 56       ; 0        ; 0        ;
; FPGA_IN_CDSB-                                                                                    ; inst4|altpll_component|auto_generated|pll1|clk[1]                                                ; 1        ; 9        ; 0        ; 0        ;
; FPGA_IN_SDSB-                                                                                    ; inst4|altpll_component|auto_generated|pll1|clk[1]                                                ; 10       ; 10       ; 0        ; 0        ;
; inst4|altpll_component|auto_generated|pll1|clk[1]                                                ; inst4|altpll_component|auto_generated|pll1|clk[1]                                                ; 3343     ; 0        ; 0        ; 0        ;
; inst4|altpll_component|auto_generated|pll1|clk[2]                                                ; inst4|altpll_component|auto_generated|pll1|clk[1]                                                ; 3343     ; 0        ; 0        ; 0        ;
; FPGA_IN_BOARD_RESET-                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[2]                                                ; 56       ; 56       ; 0        ; 0        ;
; FPGA_IN_CDSB-                                                                                    ; inst4|altpll_component|auto_generated|pll1|clk[2]                                                ; 1        ; 9        ; 0        ; 0        ;
; FPGA_IN_SDSB-                                                                                    ; inst4|altpll_component|auto_generated|pll1|clk[2]                                                ; 10       ; 10       ; 0        ; 0        ;
; inst4|altpll_component|auto_generated|pll1|clk[1]                                                ; inst4|altpll_component|auto_generated|pll1|clk[2]                                                ; 3343     ; 0        ; 0        ; 0        ;
; inst4|altpll_component|auto_generated|pll1|clk[2]                                                ; inst4|altpll_component|auto_generated|pll1|clk[2]                                                ; 3343     ; 0        ; 0        ; 0        ;
; FPGA_IN_CDSB-                                                                                    ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; 5        ; 47       ; 0        ; 0        ;
; FPGA_IN_SDSB-                                                                                    ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; 52       ; 52       ; 0        ; 0        ;
; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; 287      ; 91       ; 0        ; 4        ;
; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; 3654     ; 91       ; 0        ; 4        ;
; Microcomputer:inst|cpuClock                                                                      ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; 17       ; 0        ; 30       ; 0        ;
; FPGA_IN_BOARD_RESET-                                                                             ; Microcomputer:inst|cpuClock                                                                      ; 32       ; 0        ; 0        ; 0        ;
; FPGA_IN_CDSB-                                                                                    ; Microcomputer:inst|cpuClock                                                                      ; 700      ; 680      ; 0        ; 0        ;
; FPGA_IN_SDSB-                                                                                    ; Microcomputer:inst|cpuClock                                                                      ; 2648     ; 2707     ; 0        ; 0        ;
; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; Microcomputer:inst|cpuClock                                                                      ; 67       ; 7084     ; 0        ; 0        ;
; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; Microcomputer:inst|cpuClock                                                                      ; 83       ; 7084     ; 0        ; 0        ;
; Microcomputer:inst|cpuClock                                                                      ; Microcomputer:inst|cpuClock                                                                      ; 11451098 ; 0        ; 0        ; 0        ;
; CLK_50                                                                                           ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result       ; 0        ; 0        ; 1        ; 0        ;
; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result       ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result       ; 0        ; 0        ; 0        ; 10       ;
+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                                                                                  ;
+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                                       ; To Clock                                                                                         ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; CLK_50                                                                                           ; CLK_50                                                                                           ; 98571    ; 0        ; 0        ; 0        ;
; FPGA_IN_BOARD_RESET-                                                                             ; CLK_50                                                                                           ; 144      ; 144      ; 0        ; 0        ;
; FPGA_IN_CDSB-                                                                                    ; CLK_50                                                                                           ; 1        ; 9        ; 0        ; 0        ;
; FPGA_IN_SDSB-                                                                                    ; CLK_50                                                                                           ; 2        ; 10       ; 0        ; 0        ;
; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; CLK_50                                                                                           ; 33       ; 11       ; 0        ; 0        ;
; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; CLK_50                                                                                           ; 33       ; 11       ; 0        ; 0        ;
; ps2_keyboard_to_ascii:inst162|ascii_new                                                          ; CLK_50                                                                                           ; 1        ; 1        ; 0        ; 0        ;
; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result       ; CLK_50                                                                                           ; 25       ; 132      ; 0        ; 0        ;
; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; 0        ; 0        ; 0        ; 3718     ;
; FPGA_IN_BOARD_RESET-                                                                             ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; 0        ; 0        ; 65       ; 65       ;
; FPGA_IN_CDSB-                                                                                    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; 0        ; 0        ; 1        ; 17       ;
; FPGA_IN_SDSB-                                                                                    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; 0        ; 0        ; 18       ; 18       ;
; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; 1        ; 0        ; 0        ; 0        ;
; FPGA_IN_CDSB-                                                                                    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; 1        ; 0        ; 0        ; 0        ;
; FPGA_IN_SDSB-                                                                                    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; 1        ; 1        ; 0        ; 0        ;
; CLK_50                                                                                           ; FPGA_IN_CDSB-                                                                                    ; 20       ; 0        ; 0        ; 0        ;
; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; FPGA_IN_CDSB-                                                                                    ; 0        ; 9        ; 0        ; 0        ;
; FPGA_IN_CDSB-                                                                                    ; FPGA_IN_CDSB-                                                                                    ; 0        ; 2        ; 33       ; 13       ;
; FPGA_IN_SDSB-                                                                                    ; FPGA_IN_CDSB-                                                                                    ; 2        ; 2        ; 238      ; 238      ;
; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; FPGA_IN_CDSB-                                                                                    ; 0        ; 0        ; 0        ; 320      ;
; inst4|altpll_component|auto_generated|pll1|clk[1]                                                ; FPGA_IN_CDSB-                                                                                    ; 9        ; 0        ; 0        ; 0        ;
; inst4|altpll_component|auto_generated|pll1|clk[2]                                                ; FPGA_IN_CDSB-                                                                                    ; 9        ; 0        ; 0        ; 0        ;
; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; FPGA_IN_CDSB-                                                                                    ; 0        ; 0        ; 0        ; 320      ;
; Microcomputer:inst|cpuClock                                                                      ; FPGA_IN_CDSB-                                                                                    ; 4        ; 0        ; 69       ; 0        ;
; ps2_keyboard_to_ascii:inst162|ascii_new                                                          ; FPGA_IN_CDSB-                                                                                    ; 1        ; 0        ; 0        ; 0        ;
; CLK_50                                                                                           ; FPGA_IN_SDSB-                                                                                    ; 14       ; 0        ; 27       ; 0        ;
; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; FPGA_IN_SDSB-                                                                                    ; 0        ; 18       ; 0        ; 18       ;
; FPGA_IN_CDSB-                                                                                    ; FPGA_IN_SDSB-                                                                                    ; 66       ; 4        ; 66       ; 4        ;
; FPGA_IN_SDSB-                                                                                    ; FPGA_IN_SDSB-                                                                                    ; 454      ; 454      ; 454      ; 454      ;
; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; FPGA_IN_SDSB-                                                                                    ; 0        ; 640      ; 0        ; 640      ;
; inst4|altpll_component|auto_generated|pll1|clk[1]                                                ; FPGA_IN_SDSB-                                                                                    ; 18       ; 0        ; 18       ; 0        ;
; inst4|altpll_component|auto_generated|pll1|clk[2]                                                ; FPGA_IN_SDSB-                                                                                    ; 18       ; 0        ; 18       ; 0        ;
; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; FPGA_IN_SDSB-                                                                                    ; 0        ; 640      ; 0        ; 640      ;
; Microcomputer:inst|cpuClock                                                                      ; FPGA_IN_SDSB-                                                                                    ; 132      ; 0        ; 140      ; 0        ;
; ps2_keyboard_to_ascii:inst162|ascii_new                                                          ; FPGA_IN_SDSB-                                                                                    ; 2        ; 0        ; 2        ; 0        ;
; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; 13       ; 13       ; 0        ; 0        ;
; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; 1        ; 1        ; 0        ; 0        ;
; FPGA_IN_CDSB-                                                                                    ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; 1        ; 1        ; 0        ; 0        ;
; FPGA_IN_SDSB-                                                                                    ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; 2        ; 2        ; 0        ; 0        ;
; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; 422      ; 11       ; 0        ; 4        ;
; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; 283      ; 11       ; 0        ; 4        ;
; Microcomputer:inst|cpuClock                                                                      ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; 1        ; 0        ; 30       ; 0        ;
; FPGA_IN_BOARD_RESET-                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[1]                                                ; 56       ; 56       ; 0        ; 0        ;
; FPGA_IN_CDSB-                                                                                    ; inst4|altpll_component|auto_generated|pll1|clk[1]                                                ; 1        ; 9        ; 0        ; 0        ;
; FPGA_IN_SDSB-                                                                                    ; inst4|altpll_component|auto_generated|pll1|clk[1]                                                ; 10       ; 10       ; 0        ; 0        ;
; inst4|altpll_component|auto_generated|pll1|clk[1]                                                ; inst4|altpll_component|auto_generated|pll1|clk[1]                                                ; 3343     ; 0        ; 0        ; 0        ;
; inst4|altpll_component|auto_generated|pll1|clk[2]                                                ; inst4|altpll_component|auto_generated|pll1|clk[1]                                                ; 3343     ; 0        ; 0        ; 0        ;
; FPGA_IN_BOARD_RESET-                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[2]                                                ; 56       ; 56       ; 0        ; 0        ;
; FPGA_IN_CDSB-                                                                                    ; inst4|altpll_component|auto_generated|pll1|clk[2]                                                ; 1        ; 9        ; 0        ; 0        ;
; FPGA_IN_SDSB-                                                                                    ; inst4|altpll_component|auto_generated|pll1|clk[2]                                                ; 10       ; 10       ; 0        ; 0        ;
; inst4|altpll_component|auto_generated|pll1|clk[1]                                                ; inst4|altpll_component|auto_generated|pll1|clk[2]                                                ; 3343     ; 0        ; 0        ; 0        ;
; inst4|altpll_component|auto_generated|pll1|clk[2]                                                ; inst4|altpll_component|auto_generated|pll1|clk[2]                                                ; 3343     ; 0        ; 0        ; 0        ;
; FPGA_IN_CDSB-                                                                                    ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; 5        ; 47       ; 0        ; 0        ;
; FPGA_IN_SDSB-                                                                                    ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; 52       ; 52       ; 0        ; 0        ;
; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; 287      ; 91       ; 0        ; 4        ;
; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; 3654     ; 91       ; 0        ; 4        ;
; Microcomputer:inst|cpuClock                                                                      ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; 17       ; 0        ; 30       ; 0        ;
; FPGA_IN_BOARD_RESET-                                                                             ; Microcomputer:inst|cpuClock                                                                      ; 32       ; 0        ; 0        ; 0        ;
; FPGA_IN_CDSB-                                                                                    ; Microcomputer:inst|cpuClock                                                                      ; 700      ; 680      ; 0        ; 0        ;
; FPGA_IN_SDSB-                                                                                    ; Microcomputer:inst|cpuClock                                                                      ; 2648     ; 2707     ; 0        ; 0        ;
; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; Microcomputer:inst|cpuClock                                                                      ; 67       ; 7084     ; 0        ; 0        ;
; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; Microcomputer:inst|cpuClock                                                                      ; 83       ; 7084     ; 0        ; 0        ;
; Microcomputer:inst|cpuClock                                                                      ; Microcomputer:inst|cpuClock                                                                      ; 11451098 ; 0        ; 0        ; 0        ;
; CLK_50                                                                                           ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result       ; 0        ; 0        ; 1        ; 0        ;
; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result       ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result       ; 0        ; 0        ; 0        ; 10       ;
+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                                                                                                              ;
+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                                       ; To Clock                                                                                         ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; 0        ; 0        ; 0        ; 2        ;
; FPGA_IN_BOARD_RESET-                                                                             ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; 0        ; 0        ; 15       ; 15       ;
; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; 2        ; 0        ; 0        ; 0        ;
; FPGA_IN_BOARD_RESET-                                                                             ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; 2        ; 2        ; 0        ; 0        ;
; FPGA_IN_CDSB-                                                                                    ; FPGA_IN_BOARD_RESET-                                                                             ; 1        ; 1        ; 0        ; 0        ;
; FPGA_IN_SDSB-                                                                                    ; FPGA_IN_BOARD_RESET-                                                                             ; 4        ; 4        ; 0        ; 0        ;
; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; FPGA_IN_BOARD_RESET-                                                                             ; 1        ; 17       ; 0        ; 0        ;
; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; FPGA_IN_BOARD_RESET-                                                                             ; 1        ; 17       ; 0        ; 0        ;
; Microcomputer:inst|cpuClock                                                                      ; FPGA_IN_BOARD_RESET-                                                                             ; 3        ; 0        ; 0        ; 0        ;
; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; FPGA_IN_CDSB-                                                                                    ; 0        ; 1        ; 0        ; 1        ;
; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; FPGA_IN_CDSB-                                                                                    ; 1        ; 0        ; 0        ; 0        ;
; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB-                                                                                    ; 48       ; 48       ; 71       ; 71       ;
; inst4|altpll_component|auto_generated|pll1|clk[1]                                                ; FPGA_IN_CDSB-                                                                                    ; 1        ; 0        ; 1        ; 0        ;
; inst4|altpll_component|auto_generated|pll1|clk[2]                                                ; FPGA_IN_CDSB-                                                                                    ; 1        ; 0        ; 1        ; 0        ;
; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; FPGA_IN_SDSB-                                                                                    ; 0        ; 4        ; 0        ; 4        ;
; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; FPGA_IN_SDSB-                                                                                    ; 2        ; 0        ; 2        ; 0        ;
; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB-                                                                                    ; 198      ; 198      ; 219      ; 219      ;
; inst4|altpll_component|auto_generated|pll1|clk[1]                                                ; FPGA_IN_SDSB-                                                                                    ; 4        ; 0        ; 4        ; 0        ;
; inst4|altpll_component|auto_generated|pll1|clk[2]                                                ; FPGA_IN_SDSB-                                                                                    ; 4        ; 0        ; 4        ; 0        ;
; CLK_50                                                                                           ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; 2        ; 0        ; 0        ; 0        ;
; FPGA_IN_BOARD_RESET-                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; 2        ; 2        ; 0        ; 0        ;
; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; 1        ; 0        ; 10       ; 0        ;
; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; 1        ; 0        ; 10       ; 0        ;
; Microcomputer:inst|cpuClock                                                                      ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; 5        ; 0        ; 34       ; 0        ;
; FPGA_IN_BOARD_RESET-                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[1]                                                ; 15       ; 15       ; 0        ; 0        ;
; inst4|altpll_component|auto_generated|pll1|clk[1]                                                ; inst4|altpll_component|auto_generated|pll1|clk[1]                                                ; 2        ; 0        ; 0        ; 0        ;
; inst4|altpll_component|auto_generated|pll1|clk[2]                                                ; inst4|altpll_component|auto_generated|pll1|clk[1]                                                ; 2        ; 0        ; 0        ; 0        ;
; FPGA_IN_BOARD_RESET-                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[2]                                                ; 15       ; 15       ; 0        ; 0        ;
; inst4|altpll_component|auto_generated|pll1|clk[1]                                                ; inst4|altpll_component|auto_generated|pll1|clk[2]                                                ; 2        ; 0        ; 0        ; 0        ;
; inst4|altpll_component|auto_generated|pll1|clk[2]                                                ; inst4|altpll_component|auto_generated|pll1|clk[2]                                                ; 2        ; 0        ; 0        ; 0        ;
; CLK_50                                                                                           ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; 2        ; 0        ; 0        ; 0        ;
; FPGA_IN_BOARD_RESET-                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; 55       ; 55       ; 0        ; 0        ;
; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; 1        ; 0        ; 10       ; 0        ;
; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; 1        ; 0        ; 10       ; 0        ;
; Microcomputer:inst|cpuClock                                                                      ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; 5        ; 0        ; 34       ; 0        ;
; FPGA_IN_BOARD_RESET-                                                                             ; Microcomputer:inst|cpuClock                                                                      ; 186      ; 186      ; 0        ; 0        ;
; FPGA_IN_BOARD_RESET-                                                                             ; ps2_keyboard_to_ascii:inst162|ascii_new                                                          ; 1        ; 1        ; 0        ; 0        ;
; FPGA_IN_SDSB-                                                                                    ; ps2_keyboard_to_ascii:inst162|ascii_new                                                          ; 6        ; 6        ; 0        ; 0        ;
; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; ps2_keyboard_to_ascii:inst162|ascii_new                                                          ; 0        ; 10       ; 0        ; 0        ;
; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; ps2_keyboard_to_ascii:inst162|ascii_new                                                          ; 0        ; 10       ; 0        ; 0        ;
+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                                       ; To Clock                                                                                         ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; 0        ; 0        ; 0        ; 2        ;
; FPGA_IN_BOARD_RESET-                                                                             ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; 0        ; 0        ; 15       ; 15       ;
; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; 2        ; 0        ; 0        ; 0        ;
; FPGA_IN_BOARD_RESET-                                                                             ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; 2        ; 2        ; 0        ; 0        ;
; FPGA_IN_CDSB-                                                                                    ; FPGA_IN_BOARD_RESET-                                                                             ; 1        ; 1        ; 0        ; 0        ;
; FPGA_IN_SDSB-                                                                                    ; FPGA_IN_BOARD_RESET-                                                                             ; 4        ; 4        ; 0        ; 0        ;
; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; FPGA_IN_BOARD_RESET-                                                                             ; 1        ; 17       ; 0        ; 0        ;
; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; FPGA_IN_BOARD_RESET-                                                                             ; 1        ; 17       ; 0        ; 0        ;
; Microcomputer:inst|cpuClock                                                                      ; FPGA_IN_BOARD_RESET-                                                                             ; 3        ; 0        ; 0        ; 0        ;
; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; FPGA_IN_CDSB-                                                                                    ; 0        ; 1        ; 0        ; 1        ;
; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; FPGA_IN_CDSB-                                                                                    ; 1        ; 0        ; 0        ; 0        ;
; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_CDSB-                                                                                    ; 48       ; 48       ; 71       ; 71       ;
; inst4|altpll_component|auto_generated|pll1|clk[1]                                                ; FPGA_IN_CDSB-                                                                                    ; 1        ; 0        ; 1        ; 0        ;
; inst4|altpll_component|auto_generated|pll1|clk[2]                                                ; FPGA_IN_CDSB-                                                                                    ; 1        ; 0        ; 1        ; 0        ;
; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; FPGA_IN_SDSB-                                                                                    ; 0        ; 4        ; 0        ; 4        ;
; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; FPGA_IN_SDSB-                                                                                    ; 2        ; 0        ; 2        ; 0        ;
; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_SDSB-                                                                                    ; 198      ; 198      ; 219      ; 219      ;
; inst4|altpll_component|auto_generated|pll1|clk[1]                                                ; FPGA_IN_SDSB-                                                                                    ; 4        ; 0        ; 4        ; 0        ;
; inst4|altpll_component|auto_generated|pll1|clk[2]                                                ; FPGA_IN_SDSB-                                                                                    ; 4        ; 0        ; 4        ; 0        ;
; CLK_50                                                                                           ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; 2        ; 0        ; 0        ; 0        ;
; FPGA_IN_BOARD_RESET-                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; 2        ; 2        ; 0        ; 0        ;
; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; 1        ; 0        ; 10       ; 0        ;
; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; 1        ; 0        ; 10       ; 0        ;
; Microcomputer:inst|cpuClock                                                                      ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; 5        ; 0        ; 34       ; 0        ;
; FPGA_IN_BOARD_RESET-                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[1]                                                ; 15       ; 15       ; 0        ; 0        ;
; inst4|altpll_component|auto_generated|pll1|clk[1]                                                ; inst4|altpll_component|auto_generated|pll1|clk[1]                                                ; 2        ; 0        ; 0        ; 0        ;
; inst4|altpll_component|auto_generated|pll1|clk[2]                                                ; inst4|altpll_component|auto_generated|pll1|clk[1]                                                ; 2        ; 0        ; 0        ; 0        ;
; FPGA_IN_BOARD_RESET-                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[2]                                                ; 15       ; 15       ; 0        ; 0        ;
; inst4|altpll_component|auto_generated|pll1|clk[1]                                                ; inst4|altpll_component|auto_generated|pll1|clk[2]                                                ; 2        ; 0        ; 0        ; 0        ;
; inst4|altpll_component|auto_generated|pll1|clk[2]                                                ; inst4|altpll_component|auto_generated|pll1|clk[2]                                                ; 2        ; 0        ; 0        ; 0        ;
; CLK_50                                                                                           ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; 2        ; 0        ; 0        ; 0        ;
; FPGA_IN_BOARD_RESET-                                                                             ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; 55       ; 55       ; 0        ; 0        ;
; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; 1        ; 0        ; 10       ; 0        ;
; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; 1        ; 0        ; 10       ; 0        ;
; Microcomputer:inst|cpuClock                                                                      ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; 5        ; 0        ; 34       ; 0        ;
; FPGA_IN_BOARD_RESET-                                                                             ; Microcomputer:inst|cpuClock                                                                      ; 186      ; 186      ; 0        ; 0        ;
; FPGA_IN_BOARD_RESET-                                                                             ; ps2_keyboard_to_ascii:inst162|ascii_new                                                          ; 1        ; 1        ; 0        ; 0        ;
; FPGA_IN_SDSB-                                                                                    ; ps2_keyboard_to_ascii:inst162|ascii_new                                                          ; 6        ; 6        ; 0        ; 0        ;
; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; ps2_keyboard_to_ascii:inst162|ascii_new                                                          ; 0        ; 10       ; 0        ; 0        ;
; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; ps2_keyboard_to_ascii:inst162|ascii_new                                                          ; 0        ; 10       ; 0        ; 0        ;
+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 43    ; 43   ;
; Unconstrained Input Port Paths  ; 658   ; 658  ;
; Unconstrained Output Ports      ; 115   ; 115  ;
; Unconstrained Output Port Paths ; 367   ; 367  ;
+---------------------------------+-------+------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                                                                                                          ;
+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+-----------+-------------+
; Target                                                                                           ; Clock                                                                                            ; Type      ; Status      ;
+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+-----------+-------------+
; CLK_50                                                                                           ; CLK_50                                                                                           ; Base      ; Constrained ;
; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; Base      ; Constrained ;
; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; Base      ; Constrained ;
; FPGA_IN_BOARD_RESET-                                                                             ; FPGA_IN_BOARD_RESET-                                                                             ; Base      ; Constrained ;
; FPGA_IN_CDSB-                                                                                    ; FPGA_IN_CDSB-                                                                                    ; Base      ; Constrained ;
; FPGA_IN_SDSB-                                                                                    ; FPGA_IN_SDSB-                                                                                    ; Base      ; Constrained ;
; Microcomputer:inst|cpuClock                                                                      ; Microcomputer:inst|cpuClock                                                                      ; Base      ; Constrained ;
; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; Generated ; Constrained ;
; inst4|altpll_component|auto_generated|pll1|clk[1]                                                ; inst4|altpll_component|auto_generated|pll1|clk[1]                                                ; Generated ; Constrained ;
; inst4|altpll_component|auto_generated|pll1|clk[2]                                                ; inst4|altpll_component|auto_generated|pll1|clk[2]                                                ; Generated ; Constrained ;
; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; inst4|altpll_component|auto_generated|pll1|clk[3]                                                ; Generated ; Constrained ;
; ps2_keyboard_to_ascii:inst162|ascii_new                                                          ; ps2_keyboard_to_ascii:inst162|ascii_new                                                          ; Base      ; Constrained ;
; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result       ; ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result       ; Base      ; Constrained ;
+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+-----------+-------------+


+------------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                                  ;
+---------------------+--------------------------------------------------------------------------------------+
; Input Port          ; Comment                                                                              ;
+---------------------+--------------------------------------------------------------------------------------+
; DIP0                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DIP1                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DIP2                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DIP3                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DIP4                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DIP5                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DIP6                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DIP7                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_BI_D0          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_BI_D1          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_BI_D2          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_BI_D3          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_BI_D4          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_BI_D5          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_BI_D6          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_BI_D7          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_IN_CDSB-       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_IN_DI0         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_IN_DI1         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_IN_DI2         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_IN_DI3         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_IN_DI4         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_IN_DI5         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_IN_DI6         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_IN_DI7         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_IN_ENABLE_INTA ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_IN_INT-        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_IN_INT_A-      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_IN_INT_B-      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_IN_INT_C-      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_IN_INT_D-      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_IN_PRN_ACK     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_IN_PRN_BUSY    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_IN_PS2_CLK     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_IN_PS2_DATA    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_IN_RDY         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_IN_SDSB-       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_IN_XRDY        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_IN_pHOLD-      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; RTC_INT             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; RTC_SPI_SO          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SD_DO               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; USB_RX              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------+
; Output Port             ; Comment                                                                               ;
+-------------------------+---------------------------------------------------------------------------------------+
; 5V_OUT_IDE_PORTS_RD-    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; 5V_OUT_IDE_PORTS_WR-    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BUZZER                  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DIAG_LED                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_ADD_OE-            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_BI_D0              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_BI_D1              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_BI_D2              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_BI_D3              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_BI_D4              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_BI_D5              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_BI_D6              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_BI_D7              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_OUT_2mHz_CLOCK     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_OUT_8255_SEL-      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_OUT_A0             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_OUT_A1             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_OUT_A2             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_OUT_A3             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_OUT_A4             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_OUT_A5             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_OUT_A6             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_OUT_A7             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_OUT_A8             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_OUT_A9             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_OUT_A10            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_OUT_A11            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_OUT_A12            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_OUT_A13            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_OUT_A14            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_OUT_A15            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_OUT_A16            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_OUT_A17            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_OUT_A18            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_OUT_A19            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_OUT_CPU_CLK        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_OUT_CTL_DISABLE    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_OUT_CTL_OE-        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_OUT_DI_OE-         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_OUT_DO0            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_OUT_DO1            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_OUT_DO2            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_OUT_DO3            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_OUT_DO4            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_OUT_DO5            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_OUT_DO6            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_OUT_DO7            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_OUT_DO_OE-         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_OUT_HIGH_RAM_LED-  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_OUT_HIGH_ROM_LED-  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_OUT_IDE_RD-        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_OUT_IDE_WR-        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_OUT_LOW_ROM_LED-   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_OUT_MWRT           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_OUT_PHANTOM        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_OUT_PHI            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_OUT_PRN_0          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_OUT_PRN_1          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_OUT_PRN_2          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_OUT_PRN_3          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_OUT_PRN_4          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_OUT_PRN_5          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_OUT_PRN_6          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_OUT_PRN_7          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_OUT_PRN_STROBE     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_OUT_RAM_A16        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_OUT_RAM_OE-        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_OUT_RAM_WR-        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_OUT_SPARE1         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_OUT_STATUS_DISABLE ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_OUT_STATUS_OE-     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_OUT_pDBIN          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_OUT_pHLDA          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_OUT_pSTVAL-        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_OUT_pSYNC          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_OUT_pWR-           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_OUT_sHLTA          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_OUT_sINP           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_OUT_sINTA          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_OUT_sM1            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_OUT_sMEMR          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_OUT_sOUT           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_OUT_sWO-           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; F_BAR0                  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; F_BAR1                  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; F_BAR2                  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; F_BAR3                  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; F_BAR4                  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; F_BAR5                  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; F_BAR6                  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; F_BAR7                  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; F_BOARD_ACTIVE-         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HSync                   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED_1                   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED_2                   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED_3                   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED_4                   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; P1                      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; P17                     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PRN_ACK_LED             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; RTC_CS                  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; RTC_SPI_CLK             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; RTC_SPI_SI              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; S100_PHANTOM_LED        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SD_CLK                  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SD_CMD                  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SD_CS_A-                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SD_CS_B-                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; USB_RX_BUSY_LED         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; USB_TX                  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; USB_TX_BUSY_LED         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B                   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G                   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R                   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VSync                   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------------------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                                  ;
+---------------------+--------------------------------------------------------------------------------------+
; Input Port          ; Comment                                                                              ;
+---------------------+--------------------------------------------------------------------------------------+
; DIP0                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DIP1                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DIP2                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DIP3                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DIP4                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DIP5                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DIP6                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DIP7                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_BI_D0          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_BI_D1          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_BI_D2          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_BI_D3          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_BI_D4          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_BI_D5          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_BI_D6          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_BI_D7          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_IN_CDSB-       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_IN_DI0         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_IN_DI1         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_IN_DI2         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_IN_DI3         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_IN_DI4         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_IN_DI5         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_IN_DI6         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_IN_DI7         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_IN_ENABLE_INTA ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_IN_INT-        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_IN_INT_A-      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_IN_INT_B-      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_IN_INT_C-      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_IN_INT_D-      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_IN_PRN_ACK     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_IN_PRN_BUSY    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_IN_PS2_CLK     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_IN_PS2_DATA    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_IN_RDY         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_IN_SDSB-       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_IN_XRDY        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_IN_pHOLD-      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; RTC_INT             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; RTC_SPI_SO          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SD_DO               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; USB_RX              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------+
; Output Port             ; Comment                                                                               ;
+-------------------------+---------------------------------------------------------------------------------------+
; 5V_OUT_IDE_PORTS_RD-    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; 5V_OUT_IDE_PORTS_WR-    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BUZZER                  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DIAG_LED                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_ADD_OE-            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_BI_D0              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_BI_D1              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_BI_D2              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_BI_D3              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_BI_D4              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_BI_D5              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_BI_D6              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_BI_D7              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_OUT_2mHz_CLOCK     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_OUT_8255_SEL-      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_OUT_A0             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_OUT_A1             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_OUT_A2             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_OUT_A3             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_OUT_A4             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_OUT_A5             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_OUT_A6             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_OUT_A7             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_OUT_A8             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_OUT_A9             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_OUT_A10            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_OUT_A11            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_OUT_A12            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_OUT_A13            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_OUT_A14            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_OUT_A15            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_OUT_A16            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_OUT_A17            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_OUT_A18            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_OUT_A19            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_OUT_CPU_CLK        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_OUT_CTL_DISABLE    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_OUT_CTL_OE-        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_OUT_DI_OE-         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_OUT_DO0            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_OUT_DO1            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_OUT_DO2            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_OUT_DO3            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_OUT_DO4            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_OUT_DO5            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_OUT_DO6            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_OUT_DO7            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_OUT_DO_OE-         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_OUT_HIGH_RAM_LED-  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_OUT_HIGH_ROM_LED-  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_OUT_IDE_RD-        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_OUT_IDE_WR-        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_OUT_LOW_ROM_LED-   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_OUT_MWRT           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_OUT_PHANTOM        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_OUT_PHI            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_OUT_PRN_0          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_OUT_PRN_1          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_OUT_PRN_2          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_OUT_PRN_3          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_OUT_PRN_4          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_OUT_PRN_5          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_OUT_PRN_6          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_OUT_PRN_7          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_OUT_PRN_STROBE     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_OUT_RAM_A16        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_OUT_RAM_OE-        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_OUT_RAM_WR-        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_OUT_SPARE1         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_OUT_STATUS_DISABLE ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_OUT_STATUS_OE-     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_OUT_pDBIN          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_OUT_pHLDA          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_OUT_pSTVAL-        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_OUT_pSYNC          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_OUT_pWR-           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_OUT_sHLTA          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_OUT_sINP           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_OUT_sINTA          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_OUT_sM1            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_OUT_sMEMR          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_OUT_sOUT           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_OUT_sWO-           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; F_BAR0                  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; F_BAR1                  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; F_BAR2                  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; F_BAR3                  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; F_BAR4                  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; F_BAR5                  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; F_BAR6                  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; F_BAR7                  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; F_BOARD_ACTIVE-         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HSync                   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED_1                   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED_2                   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED_3                   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED_4                   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; P1                      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; P17                     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PRN_ACK_LED             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; RTC_CS                  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; RTC_SPI_CLK             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; RTC_SPI_SI              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; S100_PHANTOM_LED        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SD_CLK                  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SD_CMD                  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SD_CS_A-                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SD_CS_B-                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; USB_RX_BUSY_LED         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; USB_TX                  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; USB_TX_BUSY_LED         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B                   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G                   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R                   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VSync                   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition
    Info: Processing started: Sun Nov 10 12:46:26 2019
Info: Command: quartus_sta Z80_FPGA -c Z80_FPGA
Info: qsta_default_script.tcl version: #2
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): The Timing Analyzer is analyzing 160 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the "User-Specified and Inferred Latches" table in the Analysis & Synthesis report.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'Z80_FPGA.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name CLK_50 CLK_50
    Info (332110): create_generated_clock -source {inst4|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 25 -duty_cycle 50.00 -name {inst4|altpll_component|auto_generated|pll1|clk[0]} {inst4|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {inst4|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 125 -duty_cycle 50.00 -name {inst4|altpll_component|auto_generated|pll1|clk[1]} {inst4|altpll_component|auto_generated|pll1|clk[1]}
    Info (332110): create_generated_clock -source {inst4|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 5 -duty_cycle 50.00 -name {inst4|altpll_component|auto_generated|pll1|clk[2]} {inst4|altpll_component|auto_generated|pll1|clk[2]}
    Info (332110): create_generated_clock -source {inst4|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 2 -duty_cycle 50.00 -name {inst4|altpll_component|auto_generated|pll1|clk[3]} {inst4|altpll_component|auto_generated|pll1|clk[3]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name Microcomputer:inst|cpuClock Microcomputer:inst|cpuClock
    Info (332105): create_clock -period 1.000 -name FPGA_IN_CDSB- FPGA_IN_CDSB-
    Info (332105): create_clock -period 1.000 -name FPGA_IN_BOARD_RESET- FPGA_IN_BOARD_RESET-
    Info (332105): create_clock -period 1.000 -name ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result
    Info (332105): create_clock -period 1.000 -name FPGA_IN_SDSB- FPGA_IN_SDSB-
    Info (332105): create_clock -period 1.000 -name Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]
    Info (332105): create_clock -period 1.000 -name ps2_keyboard_to_ascii:inst162|ascii_new ps2_keyboard_to_ascii:inst162|ascii_new
    Info (332105): create_clock -period 1.000 -name Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16]
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -14.766
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -14.766           -4050.863 Microcomputer:inst|cpuClock 
    Info (332119):    -8.578            -130.951 inst4|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):    -6.477            -351.428 FPGA_IN_CDSB- 
    Info (332119):    -6.456            -312.986 FPGA_IN_SDSB- 
    Info (332119):    -5.488             -88.845 inst4|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -5.217            -347.321 Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] 
    Info (332119):    -4.537            -191.887 CLK_50 
    Info (332119):    -3.815             -71.774 inst4|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    -3.764             -68.951 inst4|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    -3.099              -3.221 Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] 
    Info (332119):    -1.498              -3.710 ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result 
Info (332146): Worst-case hold slack is -2.616
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.616             -67.348 FPGA_IN_SDSB- 
    Info (332119):    -2.125             -39.802 FPGA_IN_CDSB- 
    Info (332119):    -0.266              -1.682 inst4|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    -0.190              -1.100 inst4|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    -0.018              -0.035 Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] 
    Info (332119):     0.432               0.000 inst4|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):     0.452               0.000 CLK_50 
    Info (332119):     0.453               0.000 Microcomputer:inst|cpuClock 
    Info (332119):     0.488               0.000 inst4|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.560               0.000 ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result 
    Info (332119):     0.728               0.000 Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] 
Info (332146): Worst-case recovery slack is -6.806
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -6.806            -339.019 FPGA_IN_CDSB- 
    Info (332119):    -6.751            -347.501 FPGA_IN_SDSB- 
    Info (332119):    -5.166              -9.027 FPGA_IN_BOARD_RESET- 
    Info (332119):    -4.497              -4.497 ps2_keyboard_to_ascii:inst162|ascii_new 
    Info (332119):    -4.250            -215.432 Microcomputer:inst|cpuClock 
    Info (332119):    -3.383             -15.536 Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] 
    Info (332119):    -3.092            -151.254 inst4|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):    -3.001             -21.636 inst4|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -2.992              -5.984 Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] 
    Info (332119):    -2.628              -9.509 inst4|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    -2.577              -8.795 inst4|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case removal slack is -0.616
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.616              -2.420 inst4|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    -0.540              -1.508 inst4|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    -0.354              -1.002 FPGA_IN_SDSB- 
    Info (332119):    -0.287              -0.574 inst4|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -0.223              -0.632 FPGA_IN_CDSB- 
    Info (332119):    -0.155              -0.310 inst4|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):     0.321               0.000 Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] 
    Info (332119):     0.924               0.000 Microcomputer:inst|cpuClock 
    Info (332119):     1.436               0.000 ps2_keyboard_to_ascii:inst162|ascii_new 
    Info (332119):     1.579               0.000 FPGA_IN_BOARD_RESET- 
    Info (332119):     2.881               0.000 Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] 
Info (332146): Worst-case minimum pulse width slack is -3.201
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.201            -482.243 FPGA_IN_SDSB- 
    Info (332119):    -3.201             -69.086 FPGA_IN_CDSB- 
    Info (332119):    -3.000              -5.974 FPGA_IN_BOARD_RESET- 
    Info (332119):    -1.487            -529.372 Microcomputer:inst|cpuClock 
    Info (332119):    -1.487            -120.447 Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] 
    Info (332119):    -1.487             -16.357 ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result 
    Info (332119):    -1.487              -2.974 Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] 
    Info (332119):    -1.487              -1.487 ps2_keyboard_to_ascii:inst162|ascii_new 
    Info (332119):     9.780               0.000 CLK_50 
    Info (332119):    19.609               0.000 inst4|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):    49.645               0.000 inst4|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):   249.616               0.000 inst4|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):  1249.628               0.000 inst4|altpll_component|auto_generated|pll1|clk[1] 
Info (332114): Report Metastability: Found 9 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -13.948
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -13.948           -3821.407 Microcomputer:inst|cpuClock 
    Info (332119):    -7.846            -116.009 inst4|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):    -6.239            -307.223 FPGA_IN_SDSB- 
    Info (332119):    -6.126            -343.448 FPGA_IN_CDSB- 
    Info (332119):    -5.074             -75.215 inst4|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -4.819            -316.192 Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] 
    Info (332119):    -4.186            -170.169 CLK_50 
    Info (332119):    -3.426             -53.624 inst4|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    -3.385             -51.779 inst4|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    -2.852              -2.881 Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] 
    Info (332119):    -1.350              -2.743 ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result 
Info (332146): Worst-case hold slack is -2.565
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.565             -64.068 FPGA_IN_SDSB- 
    Info (332119):    -2.113             -39.155 FPGA_IN_CDSB- 
    Info (332119):    -0.299              -1.748 inst4|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    -0.229              -1.126 inst4|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    -0.011              -0.021 Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] 
    Info (332119):     0.263               0.000 inst4|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.381               0.000 inst4|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):     0.400               0.000 CLK_50 
    Info (332119):     0.401               0.000 Microcomputer:inst|cpuClock 
    Info (332119):     0.523               0.000 ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result 
    Info (332119):     0.669               0.000 Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] 
Info (332146): Worst-case recovery slack is -6.862
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -6.862            -343.075 FPGA_IN_CDSB- 
    Info (332119):    -6.828            -355.970 FPGA_IN_SDSB- 
    Info (332119):    -4.926              -8.493 FPGA_IN_BOARD_RESET- 
    Info (332119):    -4.255              -4.255 ps2_keyboard_to_ascii:inst162|ascii_new 
    Info (332119):    -4.205            -185.753 Microcomputer:inst|cpuClock 
    Info (332119):    -3.115             -15.901 Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] 
    Info (332119):    -2.718            -126.821 inst4|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):    -2.690              -5.375 Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] 
    Info (332119):    -2.637             -19.077 inst4|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -2.215              -4.909 inst4|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    -2.174              -4.626 inst4|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case removal slack is -0.594
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.594              -2.428 inst4|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    -0.572              -1.873 FPGA_IN_SDSB- 
    Info (332119):    -0.524              -1.588 inst4|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    -0.408              -0.816 inst4|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -0.322              -0.857 FPGA_IN_CDSB- 
    Info (332119):    -0.286              -0.572 inst4|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):     0.309               0.000 Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] 
    Info (332119):     0.943               0.000 Microcomputer:inst|cpuClock 
    Info (332119):     1.302               0.000 FPGA_IN_BOARD_RESET- 
    Info (332119):     1.302               0.000 ps2_keyboard_to_ascii:inst162|ascii_new 
    Info (332119):     2.619               0.000 Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] 
Info (332146): Worst-case minimum pulse width slack is -3.201
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.201            -453.604 FPGA_IN_SDSB- 
    Info (332119):    -3.201             -70.741 FPGA_IN_CDSB- 
    Info (332119):    -3.000              -5.974 FPGA_IN_BOARD_RESET- 
    Info (332119):    -1.487            -529.372 Microcomputer:inst|cpuClock 
    Info (332119):    -1.487            -120.447 Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] 
    Info (332119):    -1.487             -16.357 ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result 
    Info (332119):    -1.487              -3.078 Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] 
    Info (332119):    -1.487              -1.487 ps2_keyboard_to_ascii:inst162|ascii_new 
    Info (332119):     9.770               0.000 CLK_50 
    Info (332119):    19.442               0.000 inst4|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):    49.476               0.000 inst4|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):   249.459               0.000 inst4|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):  1249.462               0.000 inst4|altpll_component|auto_generated|pll1|clk[1] 
Info (332114): Report Metastability: Found 9 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -6.001
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -6.001           -1611.326 Microcomputer:inst|cpuClock 
    Info (332119):    -3.999             -49.269 inst4|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):    -3.074             -91.225 FPGA_IN_CDSB- 
    Info (332119):    -3.023             -89.252 FPGA_IN_SDSB- 
    Info (332119):    -2.144             -89.583 CLK_50 
    Info (332119):    -1.982             -27.930 inst4|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -1.891             -51.865 inst4|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    -1.862             -50.183 inst4|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    -1.693            -105.366 Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] 
    Info (332119):    -1.449              -1.449 Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] 
    Info (332119):    -0.359              -0.359 ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result 
Info (332146): Worst-case hold slack is -1.496
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.496             -34.901 FPGA_IN_SDSB- 
    Info (332119):    -0.837             -14.674 FPGA_IN_CDSB- 
    Info (332119):    -0.224              -3.010 inst4|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    -0.186              -2.098 inst4|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.178               0.000 inst4|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):     0.182               0.000 inst4|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.185               0.000 Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] 
    Info (332119):     0.186               0.000 CLK_50 
    Info (332119):     0.186               0.000 Microcomputer:inst|cpuClock 
    Info (332119):     0.220               0.000 ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result 
    Info (332119):     0.279               0.000 Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] 
Info (332146): Worst-case recovery slack is -3.366
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.366            -141.082 FPGA_IN_SDSB- 
    Info (332119):    -2.361            -116.590 FPGA_IN_CDSB- 
    Info (332119):    -2.297            -157.624 Microcomputer:inst|cpuClock 
    Info (332119):    -1.732              -2.795 FPGA_IN_BOARD_RESET- 
    Info (332119):    -1.628              -1.628 ps2_keyboard_to_ascii:inst162|ascii_new 
    Info (332119):    -1.531              -3.062 Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] 
    Info (332119):    -1.522             -10.445 inst4|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    -1.512             -78.377 inst4|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):    -1.493             -10.010 inst4|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    -1.064              -2.204 Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] 
    Info (332119):    -0.867              -5.408 inst4|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case removal slack is -0.295
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.295              -1.721 inst4|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    -0.257              -1.254 inst4|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    -0.172              -0.583 FPGA_IN_SDSB- 
    Info (332119):    -0.060              -0.174 FPGA_IN_CDSB- 
    Info (332119):    -0.054              -0.108 inst4|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.005               0.000 inst4|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):     0.289               0.000 Microcomputer:inst|cpuClock 
    Info (332119):     0.518               0.000 Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] 
    Info (332119):     0.625               0.000 FPGA_IN_BOARD_RESET- 
    Info (332119):     0.671               0.000 ps2_keyboard_to_ascii:inst162|ascii_new 
    Info (332119):     1.387               0.000 Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -229.898 FPGA_IN_SDSB- 
    Info (332119):    -3.000             -39.971 FPGA_IN_CDSB- 
    Info (332119):    -3.000              -5.281 FPGA_IN_BOARD_RESET- 
    Info (332119):    -1.000            -356.000 Microcomputer:inst|cpuClock 
    Info (332119):    -1.000             -81.000 Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4] 
    Info (332119):    -1.000             -11.000 ps2_keyboard_to_ascii:inst162|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result 
    Info (332119):    -1.000              -2.000 Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] 
    Info (332119):    -1.000              -1.000 ps2_keyboard_to_ascii:inst162|ascii_new 
    Info (332119):     9.433               0.000 CLK_50 
    Info (332119):    19.582               0.000 inst4|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):    49.616               0.000 inst4|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):   249.570               0.000 inst4|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):  1249.627               0.000 inst4|altpll_component|auto_generated|pll1|clk[1] 
Info (332114): Report Metastability: Found 9 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 8 warnings
    Info: Peak virtual memory: 4823 megabytes
    Info: Processing ended: Sun Nov 10 12:46:51 2019
    Info: Elapsed time: 00:00:25
    Info: Total CPU time (on all processors): 00:00:25


