<div id="pf2ec" class="pf w0 h0" data-page-no="2ec"><div class="pc pc2ec w0 h0"><img class="bi x0 y8 w2 h5" alt="" src="bg2ec.png"/><div class="t m0 x9 he y17c ff1 fs1 fc0 sc0 ls0 ws0">40.1.2<span class="_ _b"> </span>Modes of operation</div><div class="t m0 x9 hf y1da4 ff3 fs5 fc0 sc0 ls0 ws0">See Section <span class="fc1">Functional description</span> for details concerning UART operation in these</div><div class="t m0 x9 hf y1da5 ff3 fs5 fc0 sc0 ls0">modes:</div><div class="t m0 x33 hf y1da6 ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>8- and 9-bit data modes</div><div class="t m0 x33 hf y1da7 ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>Stop mode operation</div><div class="t m0 x33 hf y1da8 ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>Loop mode</div><div class="t m0 x33 hf y1da9 ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>Single-wire mode</div><div class="t m0 x9 he y41f5 ff1 fs1 fc0 sc0 ls0 ws0">40.1.3<span class="_ _b"> </span>Block diagram</div><div class="t m0 x9 hf y41f6 ff3 fs5 fc0 sc0 ls0 ws0">The following figure shows the transmitter portion of the UART.</div><div class="c x9a y41f7 w82 h1d6"><div class="t m1b x50 h97 y41f8 ff2 fs4c fc0 sc0 ls0 ws2c2">PE</div><div class="t m1b x50 h97 y41f9 ff2 fs4c fc0 sc0 ls0 ws2c2">PT</div><div class="t m1b x8 h97 y41fa ff2 fs4c fc0 sc0 ls2a5 ws4d6">H<span class="_ _153"></span>876543210L<span class="_ _256"></span></div><div class="t m1b x4 h97 y41fb ff2 fs4c fc0 sc0 ls0 ws0">11<span class="_ _153"></span>-B<span class="_ _16"></span>IT<span class="_ _153"></span> TR<span class="_ _153"></span>AN<span class="_ _16"></span>SM<span class="_ _153"></span>IT<span class="_ _16"></span> S<span class="_ _153"></span>HI<span class="_ _16"></span>FT<span class="_ _153"></span> R<span class="_ _16"></span>E<span class="_ _16"></span>GI<span class="_ _153"></span>ST<span class="_ _16"></span>ER</div><div class="t m64 x8c h1d7 y41fc ff2 fs4c fc0 sc0 ls0 ws2c2">STOP<span class="ff3 fscb ws0"> </span></div><div class="t m64 x11b h97 y41fd ff2 fs4c fc0 sc0 ls0 ws2c2">START</div><div class="t m1b xd6 h97 y41fe ff2 fs4c fc0 sc0 ls0">T8</div><div class="t m1b x51 h97 y41ff ff2 fs4c fc0 sc0 ls0 ws2c2">TDRE</div><div class="t m1b xe8 h97 y4200 ff2 fs4c fc0 sc0 ls0">TIE</div><div class="t m1b xb6 h97 y4201 ff2 fs4c fc0 sc0 ls0 ws2c2">TCIE</div><div class="t m1b x7f h97 y4202 ff2 fs4c fc0 sc0 ls0 ws2c2">SBK</div><div class="t m1b x48 h97 y4203 ff2 fs4c fc0 sc0 ls0 ws2c2">TC</div><div class="t m1b xca h1d7 y4204 ff2 fs4c fc0 sc0 ls0 ws2c2">PARITY<span class="ff3 fscb ws0"> </span></div><div class="t m1b xbe h97 y4205 ff2 fs4c fc0 sc0 ls31 ws2c1">GENERATION</div><div class="t m64 x9c h97 y4206 ff2 fs4c fc0 sc0 ls0 ws2c2">MSB</div><div class="t m1b x24 h97 y4207 ff2 fs4c fc0 sc0 ls0 ws0">UART DATA REGISTER (UART_D)</div><div class="t m64 x21 h1d7 y4208 ff2 fs4c fc0 sc0 ls0 ws0">LOAD FROM UART_D<span class="ff3 fscb"> </span></div><div class="t m64 xe h1d7 y4209 ff2 fs4c fc0 sc0 ls31 ws0">SHIFT ENABLE<span class="ff3 fscb ls0"> </span></div><div class="t m64 x7c h1d7 y420a ff2 fs4c fc0 sc0 ls0 ws0">PR<span class="_ _153"></span>EA<span class="_ _16"></span>MB<span class="_ _153"></span>LE <span class="_ _153"></span>(A<span class="_ _16"></span>LL<span class="_ _153"></span> 1<span class="_ _16"></span>s)<span class="ff3 fscb"> </span></div><div class="t m64 xf8 h97 y420b ff2 fs4c fc0 sc0 ls0 ws0">BREAK (ALL 0s)</div><div class="t m1b x49 h97 y420c ff2 fs4c fc0 sc0 ls0 ws0">TRANSMITTER C<span class="_ _5"></span>ONTROL</div><div class="t m1b xa9 h97 y420d ff2 fs4c fc0 sc0 ls0">M</div><div class="t m1b x28 h97 y420e ff2 fs4c fc0 sc0 ls0 ws0">INTERNAL BUS</div><div class="t m1b x9d h1d7 y420f ff2 fs4c fc0 sc0 ls0 ws2c2">SB<span class="_ _153"></span>R1<span class="_ _16"></span>2–<span class="_ _153"></span>SB<span class="_ _16"></span>R0<span class="ff3 fscb ws0"> </span></div><div class="t m1b x142 h1d8 y4210 ff2 fs4c fc0 sc0 ls0 ws0">BA<span class="_ _153"></span>UD<span class="_ _16"></span> D<span class="_ _153"></span>IV<span class="_ _16"></span>ID<span class="_ _153"></span>ER<span class="_ _38"> </span><span class="ffa fs48 ls2a6 v0">÷</span><span class="ws2c2 v0">16</span></div><div class="t m1b xa6 h1d7 y4211 ff2 fs4c fc0 sc0 ls0 ws0">TDRE INTERRU<span class="_ _5"></span>PT/DMA<span class="ff3 fscb"> </span></div><div class="t m1b xc3 h97 y4212 ff2 fs4c fc0 sc0 ls0 ws0">TC INTERRUPT<span class="_ _5"></span>/DMA</div><div class="t m1b x0 h97 y4213 ff2 fs4c fc0 sc0 ls0 ws2c2">MODULE</div><div class="t m1b x16e h97 y4214 ff2 fs4c fc0 sc0 ls0 ws2c2">LOOP</div><div class="t m1b x54 h97 y4215 ff2 fs4c fc0 sc0 ls31 ws2c1">RSRC</div><div class="t m1b xf9 h97 y4216 ff2 fs4c fc0 sc0 ls0 ws2c2">CLOCK</div><div class="t m1b x23 h97 y4202 ff2 fs4c fc0 sc0 ls0 ws2c2">TE</div><div class="t m65 x104 h1d9 y4217 ff2 fscc fc0 sc0 ls0 ws4d7">TO</div><div class="t m1b x69 h97 y4218 ff2 fs4c fc0 sc0 ls0 ws2c2">CONTROL</div><div class="t m65 x104 h1d9 y4219 ff2 fscc fc0 sc0 ls0 ws4d7">RECEIV<span class="_ _16"></span>ER</div><div class="t m1b x16f h97 y421a ff2 fs4c fc0 sc0 ls31 ws2c1">LOOPS</div><div class="t m1b x3d h1d7 y421b ff2 fs4c fc0 sc0 ls1ca ws2c3">TXINV<span class="ff3 fscb ls0 ws0"> </span></div><div class="t m1b x104 h97 y421c ff2 fs4c fc0 sc0 ls31 ws0">TxD Pin Control</div><div class="t m1b x13b h97 y4202 ff2 fs4c fc0 sc0 ls0 ws2c2">TXDIR</div><div class="t m1b x70 h97 y421d ff2 fs4c fc0 sc0 ls0 ws2c2">TxD</div><div class="t m1b x156 h97 y421e ff2 fs4c fc0 sc0 ls0 ws0">S<span class="_ _16"></span>H<span class="_ _16"></span>I<span class="_ _153"></span>FT<span class="_ _16"></span> <span class="_ _153"></span>DI<span class="_ _153"></span>RE<span class="_ _153"></span>CT<span class="_ _153"></span>IO<span class="_ _16"></span>N</div><div class="t m1b xfe h97 y421f ff2 fs4c fc0 sc0 ls1ca ws2c3">TXINV</div><div class="t m1b xf3 h97 y4220 ff2 fs4c fc0 sc0 ls0 ws0">DMA done</div><div class="t m1b xb9 h1d7 y4221 ff2 fs4c fc0 sc0 ls1f7 ws4d8">REQUEST<span class="ff3 fscb ls0 ws0"> </span></div><div class="t m1b x104 h97 y4222 ff2 fs4c fc0 sc0 ls0 ws0">Tx Pin Logic</div><div class="t m0 xb9 h26 y4223 ff2 fsf fc0 sc0 ls0">REQUEST</div></div><div class="t m0 x47 h9 y4224 ff1 fs2 fc0 sc0 ls0 ws0">Figure 40-1. UART transmitter block diagram</div><div class="t m0 x9 hf y4225 ff3 fs5 fc0 sc0 ls0 ws0">The following figure shows the receiver portion of the UART.</div><div class="t m0 x9 h10 ydd ff1 fs4 fc0 sc0 ls0">Introduction</div><div class="t m0 x8 h6 y9 ff1 fs3 fc0 sc0 ls0 ws0">KL25 Sub-Family Reference Manual, Rev. 3, September 2012</div><div class="t m0 x9 h7 ya ff2 fs4 fc0 sc0 ls0 ws0">748<span class="_ _113"> </span>Freescale Semiconductor, Inc.</div><a class="l" href="#pf2f9" data-dest-detail='[761,"XYZ",null,252.4,null]'><div class="d m1" style="border-style:none;position:absolute;left:123.216000px;bottom:686.600000px;width:125.608000px;height:14.000000px;background-color:rgba(255,255,255,0.000001);"></div></a></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
