<HTML><HEAD><TITLE>Device Usage Statistics Report</TITLE></HEAD>
<BODY TEXT='#000000' BGCOLOR='#FFFFFF' LINK='#0000EE' VLINK='#551A8B' ALINK='#FF0000'><H3>Device Usage Page (usage_statistics_webtalk.html)</H3>This HTML page displays the device usage statistics that will be sent to Xilinx.<BR>To see the actual file transmitted to Xilinx, please click <A HREF="./usage_statistics_webtalk.xml">here</A>.<BR><BR><HR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='4'><B>software_version_and_target_device</B></TD></TR>
<TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>beta</B></TD><TD>FALSE</TD>
  <TD BGCOLOR='#DBE5F1'><B>build_version</B></TD><TD>3064766</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>date_generated</B></TD><TD>Tue Feb 14 16:21:22 2023</TD>
  <TD BGCOLOR='#DBE5F1'><B>os_platform</B></TD><TD>LIN64</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>product_version</B></TD><TD>Vivado v2020.2 (64-bit)</TD>
  <TD BGCOLOR='#DBE5F1'><B>project_id</B></TD><TD>0d7c66fc4be14be484be941c794aeddb</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>project_iteration</B></TD><TD>86</TD>
  <TD BGCOLOR='#DBE5F1'><B>random_id</B></TD><TD>994ad28b63945ff79b77908c36881a26</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>registration_id</B></TD><TD>994ad28b63945ff79b77908c36881a26</TD>
  <TD BGCOLOR='#DBE5F1'><B>route_design</B></TD><TD>TRUE</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>target_device</B></TD><TD>xczu5ev</TD>
  <TD BGCOLOR='#DBE5F1'><B>target_family</B></TD><TD>zynquplus</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>target_package</B></TD><TD>sfvc784</TD>
  <TD BGCOLOR='#DBE5F1'><B>target_speed</B></TD><TD>-2</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>tool_flow</B></TD><TD>Vivado</TD>
</TR> </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='4'><B>user_environment</B></TD></TR>
<TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>cpu_name</B></TD><TD>Intel(R) Xeon(R) Silver 4210 CPU @ 2.20GHz</TD>
  <TD BGCOLOR='#DBE5F1'><B>cpu_speed</B></TD><TD>1000.185 MHz</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>os_name</B></TD><TD>Ubuntu</TD>
  <TD BGCOLOR='#DBE5F1'><B>os_release</B></TD><TD>Ubuntu 18.04.6 LTS</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>system_ram</B></TD><TD>33.000 GB</TD>
  <TD BGCOLOR='#DBE5F1'><B>total_processors</B></TD><TD>1</TD>
</TR> </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='4'><B>vivado_usage</B></TD></TR>
<TR ALIGN='LEFT'>  <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
   <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>gui_handlers</B></TD></TR>
<TR ALIGN='LEFT'>   <TD>abstractfileview_close=1</TD>
   <TD>abstractsearchablepanel_show_search=3</TD>
   <TD>addrepositoryinfodialog_ok=14</TD>
   <TD>addrepositoryinfodialog_repository_tree=4</TD>
</TR><TR ALIGN='LEFT'>   <TD>addresseditor_collapse_all=3</TD>
   <TD>addresseditor_expand_all=3</TD>
   <TD>addresstreetablepanel_address_tree_table=2</TD>
   <TD>applyrsbmultiautomationdialog_checkbox_tree=159</TD>
</TR><TR ALIGN='LEFT'>   <TD>basedialog_cancel=437</TD>
   <TD>basedialog_no=8</TD>
   <TD>basedialog_ok=727</TD>
   <TD>basedialog_yes=164</TD>
</TR><TR ALIGN='LEFT'>   <TD>basereporttab_rerun=56</TD>
   <TD>clocknetworksreportview_clock_network_tree=19</TD>
   <TD>clockpairtablepanel_clock_pair_table=2</TD>
   <TD>clockregiontablepanel_clock_region_table=1</TD>
</TR><TR ALIGN='LEFT'>   <TD>clocksummarytreetablepanel_clock_summary_tree_table=8</TD>
   <TD>closeplanner_yes=3</TD>
   <TD>cmdmsgdialog_cancel=1</TD>
   <TD>cmdmsgdialog_messages=11</TD>
</TR><TR ALIGN='LEFT'>   <TD>cmdmsgdialog_ok=153</TD>
   <TD>cmdmsgdialog_open_messages_view=3</TD>
   <TD>commandsinput_type_tcl_command_here=24</TD>
   <TD>confirmsavetexteditsdialog_cancel=1</TD>
</TR><TR ALIGN='LEFT'>   <TD>constraintschooserpanel_create_file=1</TD>
   <TD>coreandinterfacesbasetreetablepanel_add_repository=14</TD>
   <TD>coreandinterfacesbasetreetablepanel_refresh_all_repositories=26</TD>
   <TD>coreandinterfacesbasetreetablepanel_refresh_repository=2</TD>
</TR><TR ALIGN='LEFT'>   <TD>coreandinterfacesbasetreetablepanel_remove_from_project=8</TD>
   <TD>corebrowserview_expand_all=1</TD>
   <TD>corebrowserview_group_cores_by_taxonomy_or_repository=2</TD>
   <TD>coretreetablepanel_core_tree_table=455</TD>
</TR><TR ALIGN='LEFT'>   <TD>coretreetablepanel_delete_ip=1</TD>
   <TD>coretreetablepanel_disable_ip=1</TD>
   <TD>createconstraintsfilepanel_file_name=1</TD>
   <TD>creatersbinterfacedialog_interface_name=1</TD>
</TR><TR ALIGN='LEFT'>   <TD>creatersbinterfacedialog_table=1</TD>
   <TD>customizecoredialog_apply_configuration=1</TD>
   <TD>customizecoredialog_presets=3</TD>
   <TD>customizecoredialog_save_configuration=2</TD>
</TR><TR ALIGN='LEFT'>   <TD>customizeerrordialog_ok=4</TD>
   <TD>exploreaheadview_launch_selected_runs=1</TD>
   <TD>exploreaheadview_show_percentage=34</TD>
   <TD>exportplatformwizard_fixed_post_impl=13</TD>
</TR><TR ALIGN='LEFT'>   <TD>exportplatformwizard_output_xsa_name=16</TD>
   <TD>expreporttreepanel_exp_report_tree_table=19</TD>
   <TD>exprunmenu_reset_and_generate_output_products=1</TD>
   <TD>expruntreepanel_exp_run_tree_table=254</TD>
</TR><TR ALIGN='LEFT'>   <TD>filesetpanel_file_set_panel_tree=321</TD>
   <TD>findandreplacealldialog_find=1</TD>
   <TD>findandreplacealldialog_search_enabled_design_source_files=1</TD>
   <TD>finder_add_new_criterion=1</TD>
</TR><TR ALIGN='LEFT'>   <TD>flownavigatortreepanel_flow_navigator_tree=465</TD>
   <TD>fpgachooser_fpga_table=5</TD>
   <TD>gettingstartedview_open_project=15</TD>
   <TD>hacgcipsymbol_show_disabled_ports=1</TD>
</TR><TR ALIGN='LEFT'>   <TD>hacgcsavepresetdialog_choose_preset_file_name_to_save=2</TD>
   <TD>hacgcsavepresetdialog_specify_name_of_preset=2</TD>
   <TD>hcodeeditor_search_text_combo_box=61</TD>
   <TD>hcodeview_find_text_in_file=4</TD>
</TR><TR ALIGN='LEFT'>   <TD>hcornerworldviewbutton_show_world_view=1</TD>
   <TD>hfiltertoolbar_hide_all=2</TD>
   <TD>hfiltertoolbar_show_all=4</TD>
   <TD>hjfilechooserrecentlistpreview_recent_directories=10</TD>
</TR><TR ALIGN='LEFT'>   <TD>hpopuptitle_close=2</TD>
   <TD>htoolbar_collapse_all=3</TD>
   <TD>htoolbar_expand_all=6</TD>
   <TD>htree_collapse_all=7</TD>
</TR><TR ALIGN='LEFT'>   <TD>hworldviewoverview_hide_world_view=1</TD>
   <TD>instancetablepanel_instance_table=17</TD>
   <TD>interfacestreetablepanel_interface_tree_table=6</TD>
   <TD>intraclockssectionpanel_intra_clocks_section_table=4</TD>
</TR><TR ALIGN='LEFT'>   <TD>ipcoreview_tabbed_pane=4</TD>
   <TD>ipstatussectionpanel_re_run_report=2</TD>
   <TD>ipstatussectionpanel_upgrade_selected=35</TD>
   <TD>ipstatustablepanel_ip_status_table=3</TD>
</TR><TR ALIGN='LEFT'>   <TD>ipstatustablepanel_more_info=3</TD>
   <TD>launchrunmsgdialog_cancel_run=9</TD>
   <TD>logmonitor_monitor=53</TD>
   <TD>logpanel_find=1</TD>
</TR><TR ALIGN='LEFT'>   <TD>mainmenumgr_checkpoint=57</TD>
   <TD>mainmenumgr_constraints=5</TD>
   <TD>mainmenumgr_design_hubs=2</TD>
   <TD>mainmenumgr_edit=51</TD>
</TR><TR ALIGN='LEFT'>   <TD>mainmenumgr_export=113</TD>
   <TD>mainmenumgr_file=350</TD>
   <TD>mainmenumgr_flow=39</TD>
   <TD>mainmenumgr_help=10</TD>
</TR><TR ALIGN='LEFT'>   <TD>mainmenumgr_import=3</TD>
   <TD>mainmenumgr_ip=75</TD>
   <TD>mainmenumgr_open=1</TD>
   <TD>mainmenumgr_open_block_design=2</TD>
</TR><TR ALIGN='LEFT'>   <TD>mainmenumgr_open_recent_file=4</TD>
   <TD>mainmenumgr_open_recent_project=78</TD>
   <TD>mainmenumgr_project=113</TD>
   <TD>mainmenumgr_reports=38</TD>
</TR><TR ALIGN='LEFT'>   <TD>mainmenumgr_settings=4</TD>
   <TD>mainmenumgr_text_editor=67</TD>
   <TD>mainmenumgr_tools=52</TD>
   <TD>mainmenumgr_unselect_type=2</TD>
</TR><TR ALIGN='LEFT'>   <TD>mainmenumgr_view=22</TD>
   <TD>mainmenumgr_window=43</TD>
   <TD>maintoolbarmgr_open=1</TD>
   <TD>mainwinmenumgr_layout=29</TD>
</TR><TR ALIGN='LEFT'>   <TD>modifiedconstraintswithouttargetdialog_update=1</TD>
   <TD>msgtreepanel_message_severity=5</TD>
   <TD>msgtreepanel_message_view_tree=247</TD>
   <TD>msgview_clear_messages_resulting_from_user_executed=2</TD>
</TR><TR ALIGN='LEFT'>   <TD>msgview_critical_warnings=104</TD>
   <TD>msgview_error_messages=45</TD>
   <TD>msgview_information_messages=27</TD>
   <TD>msgview_status_messages=11</TD>
</TR><TR ALIGN='LEFT'>   <TD>msgview_warning_messages=45</TD>
   <TD>navigabletimingreporttab_timing_report_navigation_tree=16</TD>
   <TD>netlistschematicview_show_cells_in_this_schematic=2</TD>
   <TD>netlistschematicview_show_io_ports_in_this_schematic=3</TD>
</TR><TR ALIGN='LEFT'>   <TD>netlistschematicview_show_nets_in_this_schematic=3</TD>
   <TD>nettablepanel_net_table=10</TD>
   <TD>newexporthardwaredialog_include_bitstream=2</TD>
   <TD>packagetreepanel_package_tree_panel=113</TD>
</TR><TR ALIGN='LEFT'>   <TD>pacommandnames_add_sources=1</TD>
   <TD>pacommandnames_addressmaphtml_window=3</TD>
   <TD>pacommandnames_auto_assign_address=34</TD>
   <TD>pacommandnames_auto_connect_ports=35</TD>
</TR><TR ALIGN='LEFT'>   <TD>pacommandnames_auto_fit_selection=2</TD>
   <TD>pacommandnames_auto_update_hier=7</TD>
   <TD>pacommandnames_close_project=2</TD>
   <TD>pacommandnames_collapse_all_rsb_block=1</TD>
</TR><TR ALIGN='LEFT'>   <TD>pacommandnames_create_top_hdl=8</TD>
   <TD>pacommandnames_disconnect_rsb_pin=63</TD>
   <TD>pacommandnames_exclude_from_addr_space=21</TD>
   <TD>pacommandnames_exit=5</TD>
</TR><TR ALIGN='LEFT'>   <TD>pacommandnames_expand_all_rsb_block=1</TD>
   <TD>pacommandnames_export_bitstream_files=29</TD>
   <TD>pacommandnames_export_hardware=54</TD>
   <TD>pacommandnames_fed_toggle_routing_resources=1</TD>
</TR><TR ALIGN='LEFT'>   <TD>pacommandnames_generate_composite_file=11</TD>
   <TD>pacommandnames_goto_project_manager=1</TD>
   <TD>pacommandnames_include_in_addr_space=21</TD>
   <TD>pacommandnames_ip_settings=2</TD>
</TR><TR ALIGN='LEFT'>   <TD>pacommandnames_launch_hardware=4</TD>
   <TD>pacommandnames_license_manage=4</TD>
   <TD>pacommandnames_make_connection=146</TD>
   <TD>pacommandnames_new_project=1</TD>
</TR><TR ALIGN='LEFT'>   <TD>pacommandnames_open_hardware_manager=1</TD>
   <TD>pacommandnames_open_ip_example_design=1</TD>
   <TD>pacommandnames_open_project=17</TD>
   <TD>pacommandnames_project_summary=6</TD>
</TR><TR ALIGN='LEFT'>   <TD>pacommandnames_regenerate_layout=14</TD>
   <TD>pacommandnames_replace_in_files=1</TD>
   <TD>pacommandnames_report_ip_status=1</TD>
   <TD>pacommandnames_reports_window=16</TD>
</TR><TR ALIGN='LEFT'>   <TD>pacommandnames_reset_composite_file=6</TD>
   <TD>pacommandnames_run_bitgen=17</TD>
   <TD>pacommandnames_run_implementation=1</TD>
   <TD>pacommandnames_save_design=3</TD>
</TR><TR ALIGN='LEFT'>   <TD>pacommandnames_save_project_as=3</TD>
   <TD>pacommandnames_save_rsb_design=72</TD>
   <TD>pacommandnames_select_area=4</TD>
   <TD>pacommandnames_show_product_guide_src=1</TD>
</TR><TR ALIGN='LEFT'>   <TD>pacommandnames_simulation_run=1</TD>
   <TD>pacommandnames_src_disable=1</TD>
   <TD>pacommandnames_unmap_segment=25</TD>
   <TD>pacommandnames_validate_rsb_design=41</TD>
</TR><TR ALIGN='LEFT'>   <TD>pacommandnames_zoom_fit=4</TD>
   <TD>pacommandnames_zoom_in=25</TD>
   <TD>pacommandnames_zoom_out=41</TD>
   <TD>partchooser_family_chooser=1</TD>
</TR><TR ALIGN='LEFT'>   <TD>partchooser_part_package_chooser=1</TD>
   <TD>partchooser_part_speed_chooser=1</TD>
   <TD>partchooser_parts=1</TD>
   <TD>partchooser_temp_chooser=1</TD>
</TR><TR ALIGN='LEFT'>   <TD>paviews_address_editor=2</TD>
   <TD>paviews_clock_interaction=4</TD>
   <TD>paviews_code=16</TD>
   <TD>paviews_device=24</TD>
</TR><TR ALIGN='LEFT'>   <TD>paviews_ip_catalog=3</TD>
   <TD>paviews_package=26</TD>
   <TD>paviews_project_summary=92</TD>
   <TD>planaheadtab_refresh_ip_catalog=5</TD>
</TR><TR ALIGN='LEFT'>   <TD>progressdialog_background=58</TD>
   <TD>progressdialog_cancel=9</TD>
   <TD>projectdashboardview_dashboard=1</TD>
   <TD>projectnamechooser_choose_project_location=4</TD>
</TR><TR ALIGN='LEFT'>   <TD>projectnamechooser_project_name=4</TD>
   <TD>projectsummaryutilizationpanel_project_summary_utilization_table=9</TD>
   <TD>projecttab_close_design=5</TD>
   <TD>projecttab_reload=6</TD>
</TR><TR ALIGN='LEFT'>   <TD>propertiesview_previous_object=10</TD>
   <TD>psspanelclockingpage_pll_options=4</TD>
   <TD>psspanelclockingpage_tabbed_pane=19</TD>
   <TD>psspanelddrpage_other_options=4</TD>
</TR><TR ALIGN='LEFT'>   <TD>psspanelmainpage_hide_page_navigator=1</TD>
   <TD>psspanelmainpage_show_page_navigator=1</TD>
   <TD>psspanelmainpage_switch_to_advanced_mode=5</TD>
   <TD>psspanelmiopage_mio_voltage_standard=3</TD>
</TR><TR ALIGN='LEFT'>   <TD>psstoolbar_collapse_all=2</TD>
   <TD>psstoolbar_expand_all=12</TD>
   <TD>psstoolbar_switch_to_block_design_page=1</TD>
   <TD>psstreetablepanelbuilder_adv_clk_tree=136</TD>
</TR><TR ALIGN='LEFT'>   <TD>psstreetablepanelbuilder_clk_tree=34</TD>
   <TD>psstreetablepanelbuilder_general_tree=124</TD>
   <TD>psstreetablepanelbuilder_mio_tree=549</TD>
   <TD>psstreetablepanelbuilder_xmpu_tree=7</TD>
</TR><TR ALIGN='LEFT'>   <TD>rdicommands_copy=5</TD>
   <TD>rdicommands_custom_commands=8</TD>
   <TD>rdicommands_delete=18</TD>
   <TD>rdicommands_line_comment=1</TD>
</TR><TR ALIGN='LEFT'>   <TD>rdicommands_paste=1</TD>
   <TD>rdicommands_properties=6</TD>
   <TD>rdicommands_redo=3</TD>
   <TD>rdicommands_run_script=1</TD>
</TR><TR ALIGN='LEFT'>   <TD>rdicommands_save_file=2</TD>
   <TD>rdicommands_settings=8</TD>
   <TD>rdicommands_toggle_description_area_display=3</TD>
   <TD>rdicommands_undo=6</TD>
</TR><TR ALIGN='LEFT'>   <TD>reportipstatusinfodialog_report_ip_status=2</TD>
   <TD>reportutiltab_report_utilization_navigation_tree=5</TD>
   <TD>rsbapplyautomationbar_run_block_automation=7</TD>
   <TD>rsbapplyautomationbar_run_connection_automation=45</TD>
</TR><TR ALIGN='LEFT'>   <TD>rsbblockproppanels_name=99</TD>
   <TD>rsbexternalinterfaceproppanels_name=57</TD>
   <TD>rsbexternalportproppanels_name=78</TD>
   <TD>rsbinterfaceconnproppanels_name=1</TD>
</TR><TR ALIGN='LEFT'>   <TD>rsbsaveaspdfdialog_specify_output_pdf_file=2</TD>
   <TD>rsbselectpinsdialog_pins_tree=178</TD>
   <TD>rungadget_part=1</TD>
   <TD>rungadget_show_error_and_critical_warning_messages=2</TD>
</TR><TR ALIGN='LEFT'>   <TD>saveprojectutils_cancel=1</TD>
   <TD>saveprojectutils_dont_save=1</TD>
   <TD>saveprojectutils_reload=1</TD>
   <TD>saveprojectutils_save=23</TD>
</TR><TR ALIGN='LEFT'>   <TD>selectmenu_highlight=37</TD>
   <TD>settingsdialog_options_tree=1</TD>
   <TD>settingsdialog_project_tree=3</TD>
   <TD>settingsprojectgeneralpage_choose_device_for_your_project=7</TD>
</TR><TR ALIGN='LEFT'>   <TD>signalsview_expand_all=2</TD>
   <TD>signaltablepanel_signal_table=22</TD>
   <TD>signaltreepanel_signal_tree_table=115</TD>
   <TD>simpleoutputproductdialog_close_dialog_unsaved_changes_will=32</TD>
</TR><TR ALIGN='LEFT'>   <TD>simpleoutputproductdialog_generate_output_products_immediately=13</TD>
   <TD>simpleoutputproductdialog_reset_output_products=7</TD>
   <TD>simpleoutputproductdialog_synthesize_all_ip_including_ip_contained=1</TD>
   <TD>simpleoutputproductdialog_synthesize_design_globally=2</TD>
</TR><TR ALIGN='LEFT'>   <TD>srcmenu_ip_hierarchy=9</TD>
   <TD>stalemoreaction_force_up_to_date=1</TD>
   <TD>stalemoreaction_out_of_date_details=2</TD>
   <TD>stalerundialog_open_design=1</TD>
</TR><TR ALIGN='LEFT'>   <TD>stalerundialog_yes=2</TD>
   <TD>statemonitor_reset_run=2</TD>
   <TD>statemonitor_reset_step=1</TD>
   <TD>syntheticagettingstartedview_recent_projects=18</TD>
</TR><TR ALIGN='LEFT'>   <TD>syntheticastatemonitor_cancel=13</TD>
   <TD>systembuildermenu_add_ip=2</TD>
   <TD>systembuildermenu_add_module=3</TD>
   <TD>systembuildermenu_create_interface_port=1</TD>
</TR><TR ALIGN='LEFT'>   <TD>systembuildermenu_ip_documentation=20</TD>
   <TD>systembuildermenu_run_block_automation=1</TD>
   <TD>systembuildermenu_save_as_pdf_file=5</TD>
   <TD>systembuildermenu_select_all=1</TD>
</TR><TR ALIGN='LEFT'>   <TD>systembuilderview_add_ip=120</TD>
   <TD>systembuilderview_expand_collapse=36</TD>
   <TD>systembuilderview_optimize_routing=8</TD>
   <TD>systembuilderview_orientation=22</TD>
</TR><TR ALIGN='LEFT'>   <TD>systembuilderview_pinning=201</TD>
   <TD>systembuilderview_search=1</TD>
   <TD>systemtab_report_ip_status=10</TD>
   <TD>systemtab_show_ip_status=25</TD>
</TR><TR ALIGN='LEFT'>   <TD>systemtreepopup_design_hierarchy_tree=5</TD>
   <TD>systemtreeview_system_tree=72</TD>
   <TD>taskbanner_close=5</TD>
   <TD>tclconsoleview_clear_all_output=1</TD>
</TR><TR ALIGN='LEFT'>   <TD>tclconsoleview_tcl_console_code_editor=59</TD>
   <TD>tclfinddialog_find=3</TD>
   <TD>tclfinddialog_result_name=3</TD>
   <TD>tclobjecttreetable_treetable=6</TD>
</TR><TR ALIGN='LEFT'>   <TD>tclobjectview_show_or_flatten_all_property_hierarchies=2</TD>
   <TD>tclobjectview_sort_properties=1</TD>
   <TD>timingconstraintswizard_goto_constraints_summary_page=1</TD>
   <TD>timingsumresultstab_show_only_failing_checks=1</TD>
</TR><TR ALIGN='LEFT'>   <TD>touchpointsurveydialog_no=1</TD>
   <TD>utilizationhierviewtreetablepanel_table(hierarchy)=39</TD>
   <TD>xpg_ipsymbol_show_disabled_ports=6</TD>
</TR>  </TABLE>
  <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
   <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>java_command_handlers</B></TD></TR>
<TR ALIGN='LEFT'>   <TD>addsources=1</TD>
   <TD>autoassignaddress=34</TD>
   <TD>autoconnectport=35</TD>
   <TD>closeproject=7</TD>
</TR><TR ALIGN='LEFT'>   <TD>coreview=26</TD>
   <TD>createblockdesign=3</TD>
   <TD>createtophdl=8</TD>
   <TD>customizecore=1</TD>
</TR><TR ALIGN='LEFT'>   <TD>customizersbblock=644</TD>
   <TD>disconnectrsbpin=62</TD>
   <TD>editcopy=13</TD>
   <TD>editdelete=269</TD>
</TR><TR ALIGN='LEFT'>   <TD>editpaste=31</TD>
   <TD>editproperties=8</TD>
   <TD>editredo=3</TD>
   <TD>editundo=21</TD>
</TR><TR ALIGN='LEFT'>   <TD>excludefromaddrspace=42</TD>
   <TD>exitapp=38</TD>
   <TD>expandcollapsersbblock=2</TD>
   <TD>exportbitfile=29</TD>
</TR><TR ALIGN='LEFT'>   <TD>fedtoggleroutingresourcescmdhandler=1</TD>
   <TD>launchvitis=10</TD>
   <TD>makersbconnection=146</TD>
   <TD>managecompositetargets=17</TD>
</TR><TR ALIGN='LEFT'>   <TD>newexporthardware=54</TD>
   <TD>newlaunchhardware=4</TD>
   <TD>newproject=1</TD>
   <TD>openaddressmaphtml=3</TD>
</TR><TR ALIGN='LEFT'>   <TD>openblockdesign=116</TD>
   <TD>openhardwaremanager=1</TD>
   <TD>openipexampledesign=1</TD>
   <TD>openproject=32</TD>
</TR><TR ALIGN='LEFT'>   <TD>openrsbhierarchyblock=21</TD>
   <TD>projectsummary=6</TD>
   <TD>recustomizecore=2</TD>
   <TD>regeneratersblayout=14</TD>
</TR><TR ALIGN='LEFT'>   <TD>reportclockinteraction=2</TD>
   <TD>reportipstatus=13</TD>
   <TD>reporttimingsummary=2</TD>
   <TD>reportutilization=14</TD>
</TR><TR ALIGN='LEFT'>   <TD>runbitgen=159</TD>
   <TD>runimplementation=37</TD>
   <TD>runschematic=6</TD>
   <TD>runscript=1</TD>
</TR><TR ALIGN='LEFT'>   <TD>runsynthesis=58</TD>
   <TD>savedesign=2</TD>
   <TD>saveprojectas=3</TD>
   <TD>saversbdesign=184</TD>
</TR><TR ALIGN='LEFT'>   <TD>setsourceenabled=1</TD>
   <TD>showproductguide=1</TD>
   <TD>showview=119</TD>
   <TD>tclfind=11</TD>
</TR><TR ALIGN='LEFT'>   <TD>timingconstraintswizard=1</TD>
   <TD>toggle_description_area=3</TD>
   <TD>toggleautofitselection=2</TD>
   <TD>toggleselectareamode=4</TD>
</TR><TR ALIGN='LEFT'>   <TD>toolssettings=13</TD>
   <TD>ui.views.c.h.e=1</TD>
   <TD>unassignaddress=1</TD>
   <TD>unmapaddresssegment=25</TD>
</TR><TR ALIGN='LEFT'>   <TD>updateregid=4</TD>
   <TD>upgradeip=35</TD>
   <TD>validatersbdesign=39</TD>
   <TD>viewtaskimplementation=16</TD>
</TR><TR ALIGN='LEFT'>   <TD>viewtaskprojectmanager=2</TD>
   <TD>viewtasksynthesis=13</TD>
   <TD>zoomfit=4</TD>
   <TD>zoomin=25</TD>
</TR><TR ALIGN='LEFT'>   <TD>zoomout=42</TD>
</TR>  </TABLE>
</TR><TR ALIGN='LEFT'>  <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
   <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>other_data</B></TD></TR>
<TR ALIGN='LEFT'>   <TD>guimode=21557</TD>
</TR>  </TABLE>
  <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
   <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>project_data</B></TD></TR>
<TR ALIGN='LEFT'>   <TD>constraintsetcount=1</TD>
   <TD>core_container=false</TD>
   <TD>currentimplrun=impl_1</TD>
   <TD>currentsynthesisrun=synth_1</TD>
</TR><TR ALIGN='LEFT'>   <TD>default_library=xil_defaultlib</TD>
   <TD>designmode=RTL</TD>
   <TD>export_simulation_activehdl=14</TD>
   <TD>export_simulation_ies=14</TD>
</TR><TR ALIGN='LEFT'>   <TD>export_simulation_modelsim=14</TD>
   <TD>export_simulation_questa=14</TD>
   <TD>export_simulation_riviera=14</TD>
   <TD>export_simulation_vcs=14</TD>
</TR><TR ALIGN='LEFT'>   <TD>export_simulation_xsim=14</TD>
   <TD>implstrategy=Vivado Implementation Defaults</TD>
   <TD>launch_simulation_activehdl=0</TD>
   <TD>launch_simulation_ies=0</TD>
</TR><TR ALIGN='LEFT'>   <TD>launch_simulation_modelsim=0</TD>
   <TD>launch_simulation_questa=0</TD>
   <TD>launch_simulation_riviera=0</TD>
   <TD>launch_simulation_vcs=0</TD>
</TR><TR ALIGN='LEFT'>   <TD>launch_simulation_xsim=0</TD>
   <TD>simulator_language=Mixed</TD>
   <TD>srcsetcount=2</TD>
   <TD>synthesisstrategy=Vivado Synthesis Defaults</TD>
</TR><TR ALIGN='LEFT'>   <TD>target_language=Verilog</TD>
   <TD>target_simulator=XSim</TD>
   <TD>totalimplruns=1</TD>
   <TD>totalsynthesisruns=1</TD>
</TR>  </TABLE>
</TR> </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='1'><B>unisim_transformation</B></TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>post_unisim_transformation</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>bufg_gt=8</TD>
    <TD>bufg_gt_sync=6</TD>
    <TD>bufg_ps=2</TD>
    <TD>bufgce=13</TD>
</TR><TR ALIGN='LEFT'>    <TD>bufgce_div=1</TD>
    <TD>bufgctrl=6</TD>
    <TD>carry8=2744</TD>
    <TD>dsp_a_b_data=18</TD>
</TR><TR ALIGN='LEFT'>    <TD>dsp_alu=18</TD>
    <TD>dsp_c_data=18</TD>
    <TD>dsp_m_data=18</TD>
    <TD>dsp_multiplier=18</TD>
</TR><TR ALIGN='LEFT'>    <TD>dsp_output=18</TD>
    <TD>dsp_preadd=18</TD>
    <TD>dsp_preadd_data=18</TD>
    <TD>fdce=5847</TD>
</TR><TR ALIGN='LEFT'>    <TD>fdpe=1228</TD>
    <TD>fdre=106912</TD>
    <TD>fdse=3377</TD>
    <TD>gnd=3503</TD>
</TR><TR ALIGN='LEFT'>    <TD>gthe4_channel=3</TD>
    <TD>ibufctrl=60</TD>
    <TD>ibufds_gte4=1</TD>
    <TD>iddre1=15</TD>
</TR><TR ALIGN='LEFT'>    <TD>idelayctrl=1</TD>
    <TD>idelaye3=15</TD>
    <TD>inbuf=60</TD>
    <TD>lut1=13746</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut2=12042</TD>
    <TD>lut3=27572</TD>
    <TD>lut4=16346</TD>
    <TD>lut5=17203</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut6=31143</TD>
    <TD>mmcme4_adv=2</TD>
    <TD>muxf7=2002</TD>
    <TD>muxf8=267</TD>
</TR><TR ALIGN='LEFT'>    <TD>obuf=56</TD>
    <TD>obuft=10</TD>
    <TD>oserdese3=26</TD>
    <TD>plle4_adv=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>ps8=1</TD>
    <TD>ramb18e2=16</TD>
    <TD>ramb36e2=120</TD>
    <TD>ramd32=1410</TD>
</TR><TR ALIGN='LEFT'>    <TD>ramd64e=1224</TD>
    <TD>rams32=288</TD>
    <TD>srl16e=6843</TD>
    <TD>srlc32e=952</TD>
</TR><TR ALIGN='LEFT'>    <TD>vcc=3290</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>pre_unisim_transformation</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>bufg_gt=8</TD>
    <TD>bufg_gt_sync=6</TD>
    <TD>bufg_ps=2</TD>
    <TD>bufgce=13</TD>
</TR><TR ALIGN='LEFT'>    <TD>bufgce_div=1</TD>
    <TD>bufgctrl=6</TD>
    <TD>carry8=2744</TD>
    <TD>dsp48e2=18</TD>
</TR><TR ALIGN='LEFT'>    <TD>fdce=5847</TD>
    <TD>fdpe=1228</TD>
    <TD>fdre=106912</TD>
    <TD>fdse=3377</TD>
</TR><TR ALIGN='LEFT'>    <TD>gnd=3503</TD>
    <TD>gthe4_channel=3</TD>
    <TD>ibuf=50</TD>
    <TD>ibufds_gte4=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>iddre1=15</TD>
    <TD>idelayctrl=1</TD>
    <TD>idelaye3=15</TD>
    <TD>iobuf=10</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut1=13746</TD>
    <TD>lut2=12042</TD>
    <TD>lut3=27572</TD>
    <TD>lut4=16346</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut5=17203</TD>
    <TD>lut6=31143</TD>
    <TD>mmcme4_adv=2</TD>
    <TD>muxf7=2002</TD>
</TR><TR ALIGN='LEFT'>    <TD>muxf8=267</TD>
    <TD>obuf=56</TD>
    <TD>oserdese3=26</TD>
    <TD>plle4_adv=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>ps8=1</TD>
    <TD>ram32m16=39</TD>
    <TD>ram32x1d=432</TD>
    <TD>ram32x1s=210</TD>
</TR><TR ALIGN='LEFT'>    <TD>ram64m8=87</TD>
    <TD>ram64x1d=264</TD>
    <TD>ramb18e2=16</TD>
    <TD>ramb36e2=120</TD>
</TR><TR ALIGN='LEFT'>    <TD>srl16e=6843</TD>
    <TD>srlc32e=952</TD>
    <TD>vcc=3290</TD>
</TR>   </TABLE>
   </TD></TR>
  </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='1'><B>power_opt_design</B></TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>command_line_options_spo</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>-cell_types=default::all</TD>
    <TD>-clocks=default::[not_specified]</TD>
    <TD>-exclude_cells=default::[not_specified]</TD>
    <TD>-include_cells=default::[not_specified]</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>usage</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>bram_ports_augmented=22</TD>
    <TD>bram_ports_newly_gated=49</TD>
    <TD>bram_ports_total=242</TD>
    <TD>flow_state=default</TD>
</TR><TR ALIGN='LEFT'>    <TD>slice_registers_augmented=0</TD>
    <TD>slice_registers_newly_gated=0</TD>
    <TD>slice_registers_total=112946</TD>
    <TD>srls_augmented=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>srls_newly_gated=0</TD>
    <TD>srls_total=7380</TD>
</TR>   </TABLE>
   </TD></TR>
  </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='1'><B>ip_statistics</B></TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>IP_Integrator/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>bdsource=SBD</TD>
    <TD>core_container=NA</TD>
    <TD>iptotal=1</TD>
    <TD>maxhierdepth=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>numblks=10</TD>
    <TD>numhdlrefblks=0</TD>
    <TD>numhierblks=0</TD>
    <TD>numhlsblks=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>numnonxlnxblks=0</TD>
    <TD>numpkgbdblks=0</TD>
    <TD>numreposblks=10</TD>
    <TD>numsysgenblks=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>synth_mode=Global</TD>
    <TD>x_iplanguage=VERILOG</TD>
    <TD>x_iplibrary=BlockDiagram</TD>
    <TD>x_ipname=bd_53da</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_ipversion=1.00.a</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>IP_Integrator/2</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>bdsource=SBD</TD>
    <TD>core_container=NA</TD>
    <TD>iptotal=1</TD>
    <TD>maxhierdepth=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>numblks=10</TD>
    <TD>numhdlrefblks=0</TD>
    <TD>numhierblks=0</TD>
    <TD>numhlsblks=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>numnonxlnxblks=0</TD>
    <TD>numpkgbdblks=0</TD>
    <TD>numreposblks=10</TD>
    <TD>numsysgenblks=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>synth_mode=OOC_per_IP</TD>
    <TD>x_iplanguage=VERILOG</TD>
    <TD>x_iplibrary=BlockDiagram</TD>
    <TD>x_ipname=bd_926b</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_ipversion=1.00.a</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>IP_Integrator/3</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>bdsource=SBD</TD>
    <TD>core_container=NA</TD>
    <TD>iptotal=1</TD>
    <TD>maxhierdepth=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>numblks=10</TD>
    <TD>numhdlrefblks=0</TD>
    <TD>numhierblks=0</TD>
    <TD>numhlsblks=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>numnonxlnxblks=0</TD>
    <TD>numpkgbdblks=0</TD>
    <TD>numreposblks=10</TD>
    <TD>numsysgenblks=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>synth_mode=OOC_per_IP</TD>
    <TD>x_iplanguage=VERILOG</TD>
    <TD>x_iplibrary=BlockDiagram</TD>
    <TD>x_ipname=bd_929b</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_ipversion=1.00.a</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>IP_Integrator/4</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>bdsource=USER</TD>
    <TD>core_container=NA</TD>
    <TD>da_aeth_cnt=6</TD>
    <TD>da_axi4_cnt=19</TD>
</TR><TR ALIGN='LEFT'>    <TD>da_board_cnt=58</TD>
    <TD>da_clkrst_cnt=190</TD>
    <TD>iptotal=1</TD>
    <TD>maxhierdepth=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>numblks=165</TD>
    <TD>numhdlrefblks=0</TD>
    <TD>numhierblks=84</TD>
    <TD>numhlsblks=5</TD>
</TR><TR ALIGN='LEFT'>    <TD>numnonxlnxblks=12</TD>
    <TD>numpkgbdblks=0</TD>
    <TD>numreposblks=81</TD>
    <TD>numsysgenblks=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>synth_mode=Global</TD>
    <TD>x_iplanguage=VERILOG</TD>
    <TD>x_iplibrary=BlockDiagram</TD>
    <TD>x_ipname=design_1</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_ipversion=1.00.a</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>axi_crossbar_v2_1_23_axi_crossbar/10</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>c_axi_addr_width=64</TD>
    <TD>c_axi_aruser_width=1</TD>
    <TD>c_axi_awuser_width=1</TD>
    <TD>c_axi_buser_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axi_data_width=32</TD>
    <TD>c_axi_id_width=1</TD>
    <TD>c_axi_protocol=2</TD>
    <TD>c_axi_ruser_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axi_supports_user_signals=0</TD>
    <TD>c_axi_wuser_width=1</TD>
    <TD>c_connectivity_mode=0</TD>
    <TD>c_family=zynquplus</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_m_axi_addr_width=0x0000000e0000000e0000000e0000000e0000000e0000000e0000000e0000000e</TD>
    <TD>c_m_axi_base_addr=0x00000000a002c00000000000a002800000000000a002400000000000a002000000000000a001c00000000000a001800000000000a001400000000000a0010000</TD>
    <TD>c_m_axi_read_connectivity=0x0000000100000001000000010000000100000001000000010000000100000001</TD>
    <TD>c_m_axi_read_issuing=0x0000000100000001000000010000000100000001000000010000000100000001</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_m_axi_secure=0x0000000000000000000000000000000000000000000000000000000000000000</TD>
    <TD>c_m_axi_write_connectivity=0x0000000100000001000000010000000100000001000000010000000100000001</TD>
    <TD>c_m_axi_write_issuing=0x0000000100000001000000010000000100000001000000010000000100000001</TD>
    <TD>c_num_addr_ranges=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_num_master_slots=8</TD>
    <TD>c_num_slave_slots=1</TD>
    <TD>c_r_register=1</TD>
    <TD>c_s_axi_arb_priority=0x00000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_s_axi_base_id=0x00000000</TD>
    <TD>c_s_axi_read_acceptance=0x00000001</TD>
    <TD>c_s_axi_single_thread=0x00000001</TD>
    <TD>c_s_axi_thread_id_width=0x00000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_s_axi_write_acceptance=0x00000001</TD>
    <TD>core_container=NA</TD>
    <TD>iptotal=1</TD>
    <TD>x_ipcorerevision=23</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_iplanguage=VERILOG</TD>
    <TD>x_iplibrary=ip</TD>
    <TD>x_ipname=axi_crossbar</TD>
    <TD>x_ipproduct=Vivado 2020.2</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipsimlanguage=MIXED</TD>
    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_ipversion=2.1</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>axi_crossbar_v2_1_23_axi_crossbar/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>c_axi_addr_width=64</TD>
    <TD>c_axi_aruser_width=1</TD>
    <TD>c_axi_awuser_width=1</TD>
    <TD>c_axi_buser_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axi_data_width=128</TD>
    <TD>c_axi_id_width=2</TD>
    <TD>c_axi_protocol=0</TD>
    <TD>c_axi_ruser_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axi_supports_user_signals=0</TD>
    <TD>c_axi_wuser_width=1</TD>
    <TD>c_connectivity_mode=1</TD>
    <TD>c_family=zynquplus</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_m_axi_addr_width=0x00000023000000180000001c0000001d0000001f</TD>
    <TD>c_m_axi_base_addr=0x000000080000000000000000ff00000000000000e000000000000000c00000000000000000000000</TD>
    <TD>c_m_axi_read_connectivity=0x00000007</TD>
    <TD>c_m_axi_read_issuing=0x00000010</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_m_axi_secure=0x00000000</TD>
    <TD>c_m_axi_write_connectivity=0x00000007</TD>
    <TD>c_m_axi_write_issuing=0x00000010</TD>
    <TD>c_num_addr_ranges=5</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_num_master_slots=1</TD>
    <TD>c_num_slave_slots=3</TD>
    <TD>c_r_register=0</TD>
    <TD>c_s_axi_arb_priority=0x000000000000000000000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_s_axi_base_id=0x000000020000000100000000</TD>
    <TD>c_s_axi_read_acceptance=0x000000100000001000000010</TD>
    <TD>c_s_axi_single_thread=0x000000000000000000000000</TD>
    <TD>c_s_axi_thread_id_width=0x000000000000000000000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_s_axi_write_acceptance=0x000000100000001000000010</TD>
    <TD>core_container=NA</TD>
    <TD>iptotal=1</TD>
    <TD>x_ipcorerevision=23</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_iplanguage=VERILOG</TD>
    <TD>x_iplibrary=ip</TD>
    <TD>x_ipname=axi_crossbar</TD>
    <TD>x_ipproduct=Vivado 2020.2</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipsimlanguage=MIXED</TD>
    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_ipversion=2.1</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>axi_crossbar_v2_1_23_axi_crossbar/2</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>c_axi_addr_width=64</TD>
    <TD>c_axi_aruser_width=1</TD>
    <TD>c_axi_awuser_width=1</TD>
    <TD>c_axi_buser_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axi_data_width=32</TD>
    <TD>c_axi_id_width=1</TD>
    <TD>c_axi_protocol=2</TD>
    <TD>c_axi_ruser_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axi_supports_user_signals=0</TD>
    <TD>c_axi_wuser_width=1</TD>
    <TD>c_connectivity_mode=0</TD>
    <TD>c_family=zynquplus</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_m_axi_addr_width=0x00000010000000120000000e</TD>
    <TD>c_m_axi_base_addr=0x00000000b00f000000000000b008000000000000b00c8000</TD>
    <TD>c_m_axi_read_connectivity=0x000000030000000100000001</TD>
    <TD>c_m_axi_read_issuing=0x000000010000000100000001</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_m_axi_secure=0x000000000000000000000000</TD>
    <TD>c_m_axi_write_connectivity=0x000000010000000100000001</TD>
    <TD>c_m_axi_write_issuing=0x000000010000000100000001</TD>
    <TD>c_num_addr_ranges=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_num_master_slots=3</TD>
    <TD>c_num_slave_slots=2</TD>
    <TD>c_r_register=1</TD>
    <TD>c_s_axi_arb_priority=0x0000000000000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_s_axi_base_id=0x0000000100000000</TD>
    <TD>c_s_axi_read_acceptance=0x0000000100000001</TD>
    <TD>c_s_axi_single_thread=0x0000000100000001</TD>
    <TD>c_s_axi_thread_id_width=0x0000000000000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_s_axi_write_acceptance=0x0000000100000001</TD>
    <TD>core_container=NA</TD>
    <TD>iptotal=1</TD>
    <TD>x_ipcorerevision=23</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_iplanguage=VERILOG</TD>
    <TD>x_iplibrary=ip</TD>
    <TD>x_ipname=axi_crossbar</TD>
    <TD>x_ipproduct=Vivado 2020.2</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipsimlanguage=MIXED</TD>
    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_ipversion=2.1</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>axi_crossbar_v2_1_23_axi_crossbar/3</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>c_axi_addr_width=64</TD>
    <TD>c_axi_aruser_width=1</TD>
    <TD>c_axi_awuser_width=1</TD>
    <TD>c_axi_buser_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axi_data_width=32</TD>
    <TD>c_axi_id_width=1</TD>
    <TD>c_axi_protocol=2</TD>
    <TD>c_axi_ruser_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axi_supports_user_signals=0</TD>
    <TD>c_axi_wuser_width=1</TD>
    <TD>c_connectivity_mode=0</TD>
    <TD>c_family=zynquplus</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_m_axi_addr_width=0x00000010000000120000000e</TD>
    <TD>c_m_axi_base_addr=0x00000000b00d000000000000b000000000000000b00c0000</TD>
    <TD>c_m_axi_read_connectivity=0x000000030000000100000001</TD>
    <TD>c_m_axi_read_issuing=0x000000010000000100000001</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_m_axi_secure=0x000000000000000000000000</TD>
    <TD>c_m_axi_write_connectivity=0x000000010000000100000001</TD>
    <TD>c_m_axi_write_issuing=0x000000010000000100000001</TD>
    <TD>c_num_addr_ranges=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_num_master_slots=3</TD>
    <TD>c_num_slave_slots=2</TD>
    <TD>c_r_register=1</TD>
    <TD>c_s_axi_arb_priority=0x0000000000000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_s_axi_base_id=0x0000000100000000</TD>
    <TD>c_s_axi_read_acceptance=0x0000000100000001</TD>
    <TD>c_s_axi_single_thread=0x0000000100000001</TD>
    <TD>c_s_axi_thread_id_width=0x0000000000000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_s_axi_write_acceptance=0x0000000100000001</TD>
    <TD>core_container=NA</TD>
    <TD>iptotal=1</TD>
    <TD>x_ipcorerevision=23</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_iplanguage=VERILOG</TD>
    <TD>x_iplibrary=ip</TD>
    <TD>x_ipname=axi_crossbar</TD>
    <TD>x_ipproduct=Vivado 2020.2</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipsimlanguage=MIXED</TD>
    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_ipversion=2.1</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>axi_crossbar_v2_1_23_axi_crossbar/4</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>c_axi_addr_width=64</TD>
    <TD>c_axi_aruser_width=1</TD>
    <TD>c_axi_awuser_width=1</TD>
    <TD>c_axi_buser_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axi_data_width=32</TD>
    <TD>c_axi_id_width=1</TD>
    <TD>c_axi_protocol=2</TD>
    <TD>c_axi_ruser_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axi_supports_user_signals=0</TD>
    <TD>c_axi_wuser_width=1</TD>
    <TD>c_connectivity_mode=0</TD>
    <TD>c_family=zynquplus</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_m_axi_addr_width=0x00000010000000120000000e</TD>
    <TD>c_m_axi_base_addr=0x00000000b00e000000000000b004000000000000b00c4000</TD>
    <TD>c_m_axi_read_connectivity=0x000000030000000100000001</TD>
    <TD>c_m_axi_read_issuing=0x000000010000000100000001</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_m_axi_secure=0x000000000000000000000000</TD>
    <TD>c_m_axi_write_connectivity=0x000000010000000100000001</TD>
    <TD>c_m_axi_write_issuing=0x000000010000000100000001</TD>
    <TD>c_num_addr_ranges=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_num_master_slots=3</TD>
    <TD>c_num_slave_slots=2</TD>
    <TD>c_r_register=1</TD>
    <TD>c_s_axi_arb_priority=0x0000000000000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_s_axi_base_id=0x0000000100000000</TD>
    <TD>c_s_axi_read_acceptance=0x0000000100000001</TD>
    <TD>c_s_axi_single_thread=0x0000000100000001</TD>
    <TD>c_s_axi_thread_id_width=0x0000000000000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_s_axi_write_acceptance=0x0000000100000001</TD>
    <TD>core_container=NA</TD>
    <TD>iptotal=1</TD>
    <TD>x_ipcorerevision=23</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_iplanguage=VERILOG</TD>
    <TD>x_iplibrary=ip</TD>
    <TD>x_ipname=axi_crossbar</TD>
    <TD>x_ipproduct=Vivado 2020.2</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipsimlanguage=MIXED</TD>
    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_ipversion=2.1</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>axi_crossbar_v2_1_23_axi_crossbar/5</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>c_axi_addr_width=64</TD>
    <TD>c_axi_aruser_width=1</TD>
    <TD>c_axi_awuser_width=1</TD>
    <TD>c_axi_buser_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axi_data_width=32</TD>
    <TD>c_axi_id_width=1</TD>
    <TD>c_axi_protocol=2</TD>
    <TD>c_axi_ruser_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axi_supports_user_signals=0</TD>
    <TD>c_axi_wuser_width=1</TD>
    <TD>c_connectivity_mode=0</TD>
    <TD>c_family=zynquplus</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_m_axi_addr_width=0x00000010000000100000000e0000000f0000001300000012</TD>
    <TD>c_m_axi_base_addr=0x00000000a002000000000000a001000000000000a000800000000000a000000000000000a018000000000000a0140000</TD>
    <TD>c_m_axi_read_connectivity=0x000000030000000300000003</TD>
    <TD>c_m_axi_read_issuing=0x000000010000000100000001</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_m_axi_secure=0x000000000000000000000000</TD>
    <TD>c_m_axi_write_connectivity=0x000000030000000300000003</TD>
    <TD>c_m_axi_write_issuing=0x000000010000000100000001</TD>
    <TD>c_num_addr_ranges=2</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_num_master_slots=3</TD>
    <TD>c_num_slave_slots=2</TD>
    <TD>c_r_register=1</TD>
    <TD>c_s_axi_arb_priority=0x0000000000000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_s_axi_base_id=0x0000000100000000</TD>
    <TD>c_s_axi_read_acceptance=0x0000000100000001</TD>
    <TD>c_s_axi_single_thread=0x0000000100000001</TD>
    <TD>c_s_axi_thread_id_width=0x0000000000000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_s_axi_write_acceptance=0x0000000100000001</TD>
    <TD>core_container=NA</TD>
    <TD>iptotal=1</TD>
    <TD>x_ipcorerevision=23</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_iplanguage=VERILOG</TD>
    <TD>x_iplibrary=ip</TD>
    <TD>x_ipname=axi_crossbar</TD>
    <TD>x_ipproduct=Vivado 2020.2</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipsimlanguage=MIXED</TD>
    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_ipversion=2.1</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>axi_crossbar_v2_1_23_axi_crossbar/6</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>c_axi_addr_width=40</TD>
    <TD>c_axi_aruser_width=1</TD>
    <TD>c_axi_awuser_width=1</TD>
    <TD>c_axi_buser_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axi_data_width=32</TD>
    <TD>c_axi_id_width=1</TD>
    <TD>c_axi_protocol=2</TD>
    <TD>c_axi_ruser_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axi_supports_user_signals=0</TD>
    <TD>c_axi_wuser_width=1</TD>
    <TD>c_connectivity_mode=0</TD>
    <TD>c_family=zynquplus</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_m_axi_addr_width=0x000000000000000000000010000000000000000000000010000000000000000000000010000000100000000e00000012000000100000000e00000012000000100000000e00000012</TD>
    <TD>c_m_axi_base_addr=0xffffffffffffffffffffffffffffffff00000000b0150000ffffffffffffffffffffffffffffffff00000000b0140000ffffffffffffffffffffffffffffffff00000000b013000000000000b00d000000000000b00c000000000000b000000000000000b00e000000000000b00c400000000000b004000000000000b00f000000000000b00c800000000000b0080000</TD>
    <TD>c_m_axi_read_connectivity=0x000000010000000100000001000000010000000100000001</TD>
    <TD>c_m_axi_read_issuing=0x000000010000000100000001000000010000000100000001</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_m_axi_secure=0x000000000000000000000000000000000000000000000000</TD>
    <TD>c_m_axi_write_connectivity=0x000000010000000100000001000000010000000100000001</TD>
    <TD>c_m_axi_write_issuing=0x000000010000000100000001000000010000000100000001</TD>
    <TD>c_num_addr_ranges=3</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_num_master_slots=6</TD>
    <TD>c_num_slave_slots=1</TD>
    <TD>c_r_register=1</TD>
    <TD>c_s_axi_arb_priority=0x00000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_s_axi_base_id=0x00000000</TD>
    <TD>c_s_axi_read_acceptance=0x00000001</TD>
    <TD>c_s_axi_single_thread=0x00000001</TD>
    <TD>c_s_axi_thread_id_width=0x00000010</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_s_axi_write_acceptance=0x00000001</TD>
    <TD>core_container=NA</TD>
    <TD>iptotal=1</TD>
    <TD>x_ipcorerevision=23</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_iplanguage=VERILOG</TD>
    <TD>x_iplibrary=ip</TD>
    <TD>x_ipname=axi_crossbar</TD>
    <TD>x_ipproduct=Vivado 2020.2</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipsimlanguage=MIXED</TD>
    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_ipversion=2.1</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>axi_crossbar_v2_1_23_axi_crossbar/7</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>c_axi_addr_width=64</TD>
    <TD>c_axi_aruser_width=1</TD>
    <TD>c_axi_awuser_width=1</TD>
    <TD>c_axi_buser_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axi_data_width=32</TD>
    <TD>c_axi_id_width=1</TD>
    <TD>c_axi_protocol=2</TD>
    <TD>c_axi_ruser_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axi_supports_user_signals=0</TD>
    <TD>c_axi_wuser_width=1</TD>
    <TD>c_connectivity_mode=0</TD>
    <TD>c_family=zynquplus</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_m_axi_addr_width=0x0000000c0000000c0000000c0000000c0000000c0000000c0000000c0000000c0000000c0000000c0000000c0000000c</TD>
    <TD>c_m_axi_base_addr=0x00000000a000b00000000000a000a00000000000a000900000000000a000800000000000a000700000000000a000600000000000a000500000000000a000400000000000a000300000000000a000200000000000a000100000000000a0000000</TD>
    <TD>c_m_axi_read_connectivity=0x000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001</TD>
    <TD>c_m_axi_read_issuing=0x000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_m_axi_secure=0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000</TD>
    <TD>c_m_axi_write_connectivity=0x000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001</TD>
    <TD>c_m_axi_write_issuing=0x000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001</TD>
    <TD>c_num_addr_ranges=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_num_master_slots=12</TD>
    <TD>c_num_slave_slots=1</TD>
    <TD>c_r_register=1</TD>
    <TD>c_s_axi_arb_priority=0x00000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_s_axi_base_id=0x00000000</TD>
    <TD>c_s_axi_read_acceptance=0x00000001</TD>
    <TD>c_s_axi_single_thread=0x00000001</TD>
    <TD>c_s_axi_thread_id_width=0x00000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_s_axi_write_acceptance=0x00000001</TD>
    <TD>core_container=NA</TD>
    <TD>iptotal=1</TD>
    <TD>x_ipcorerevision=23</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_iplanguage=VERILOG</TD>
    <TD>x_iplibrary=ip</TD>
    <TD>x_ipname=axi_crossbar</TD>
    <TD>x_ipproduct=Vivado 2020.2</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipsimlanguage=MIXED</TD>
    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_ipversion=2.1</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>axi_crossbar_v2_1_23_axi_crossbar/8</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>c_axi_addr_width=64</TD>
    <TD>c_axi_aruser_width=1</TD>
    <TD>c_axi_awuser_width=1</TD>
    <TD>c_axi_buser_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axi_data_width=32</TD>
    <TD>c_axi_id_width=1</TD>
    <TD>c_axi_protocol=2</TD>
    <TD>c_axi_ruser_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axi_supports_user_signals=0</TD>
    <TD>c_axi_wuser_width=1</TD>
    <TD>c_connectivity_mode=0</TD>
    <TD>c_family=zynquplus</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_m_axi_addr_width=0x000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010</TD>
    <TD>c_m_axi_base_addr=0x00000000a018000000000000a017000000000000a01f000000000000a01e000000000000a01d000000000000a01c000000000000a01b000000000000a01a000000000000a019000000000000a016000000000000a015000000000000a0140000</TD>
    <TD>c_m_axi_read_connectivity=0x000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001</TD>
    <TD>c_m_axi_read_issuing=0x000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_m_axi_secure=0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000</TD>
    <TD>c_m_axi_write_connectivity=0x000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001</TD>
    <TD>c_m_axi_write_issuing=0x000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001</TD>
    <TD>c_num_addr_ranges=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_num_master_slots=12</TD>
    <TD>c_num_slave_slots=1</TD>
    <TD>c_r_register=1</TD>
    <TD>c_s_axi_arb_priority=0x00000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_s_axi_base_id=0x00000000</TD>
    <TD>c_s_axi_read_acceptance=0x00000001</TD>
    <TD>c_s_axi_single_thread=0x00000001</TD>
    <TD>c_s_axi_thread_id_width=0x00000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_s_axi_write_acceptance=0x00000001</TD>
    <TD>core_container=NA</TD>
    <TD>iptotal=1</TD>
    <TD>x_ipcorerevision=23</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_iplanguage=VERILOG</TD>
    <TD>x_iplibrary=ip</TD>
    <TD>x_ipname=axi_crossbar</TD>
    <TD>x_ipproduct=Vivado 2020.2</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipsimlanguage=MIXED</TD>
    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_ipversion=2.1</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>axi_crossbar_v2_1_23_axi_crossbar/9</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>c_axi_addr_width=40</TD>
    <TD>c_axi_aruser_width=1</TD>
    <TD>c_axi_awuser_width=1</TD>
    <TD>c_axi_buser_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axi_data_width=32</TD>
    <TD>c_axi_id_width=1</TD>
    <TD>c_axi_protocol=2</TD>
    <TD>c_axi_ruser_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axi_supports_user_signals=0</TD>
    <TD>c_axi_wuser_width=1</TD>
    <TD>c_connectivity_mode=0</TD>
    <TD>c_family=zynquplus</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_m_axi_addr_width=0x00000000000000000000000000000000000000000000000d00000000000000000000000000000000000000000000000d000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000010000000130000001200000010000000100000000e0000000f</TD>
    <TD>c_m_axi_base_addr=0xffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff00000000a0032000ffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff00000000a0030000ffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff00000000a0050000ffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff00000000a004000000000000a018000000000000a014000000000000a002000000000000a001000000000000a000800000000000a0000000</TD>
    <TD>c_m_axi_read_connectivity=0x0000000100000001000000010000000100000001</TD>
    <TD>c_m_axi_read_issuing=0x0000000100000001000000010000000100000001</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_m_axi_secure=0x0000000000000000000000000000000000000000</TD>
    <TD>c_m_axi_write_connectivity=0x0000000100000001000000010000000100000001</TD>
    <TD>c_m_axi_write_issuing=0x0000000100000001000000010000000100000001</TD>
    <TD>c_num_addr_ranges=6</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_num_master_slots=5</TD>
    <TD>c_num_slave_slots=1</TD>
    <TD>c_r_register=1</TD>
    <TD>c_s_axi_arb_priority=0x00000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_s_axi_base_id=0x00000000</TD>
    <TD>c_s_axi_read_acceptance=0x00000001</TD>
    <TD>c_s_axi_single_thread=0x00000001</TD>
    <TD>c_s_axi_thread_id_width=0x00000010</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_s_axi_write_acceptance=0x00000001</TD>
    <TD>core_container=NA</TD>
    <TD>iptotal=1</TD>
    <TD>x_ipcorerevision=23</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_iplanguage=VERILOG</TD>
    <TD>x_iplibrary=ip</TD>
    <TD>x_ipname=axi_crossbar</TD>
    <TD>x_ipproduct=Vivado 2020.2</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipsimlanguage=MIXED</TD>
    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_ipversion=2.1</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>axi_dwidth_converter_v2_1_22_top/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>c_axi_addr_width=64</TD>
    <TD>c_axi_is_aclk_async=0</TD>
    <TD>c_axi_protocol=0</TD>
    <TD>c_axi_supports_read=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axi_supports_write=1</TD>
    <TD>c_family=zynquplus</TD>
    <TD>c_fifo_mode=0</TD>
    <TD>c_m_axi_aclk_ratio=2</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_m_axi_data_width=128</TD>
    <TD>c_max_split_beats=16</TD>
    <TD>c_packing_level=1</TD>
    <TD>c_s_axi_aclk_ratio=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_s_axi_data_width=32</TD>
    <TD>c_s_axi_id_width=1</TD>
    <TD>c_supports_id=0</TD>
    <TD>c_synchronizer_stage=3</TD>
</TR><TR ALIGN='LEFT'>    <TD>core_container=NA</TD>
    <TD>iptotal=1</TD>
    <TD>x_ipcorerevision=22</TD>
    <TD>x_iplanguage=VERILOG</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_iplibrary=ip</TD>
    <TD>x_ipname=axi_dwidth_converter</TD>
    <TD>x_ipproduct=Vivado 2020.2</TD>
    <TD>x_ipsimlanguage=MIXED</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_ipversion=2.1</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>axi_dwidth_converter_v2_1_22_top/2</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>c_axi_addr_width=64</TD>
    <TD>c_axi_is_aclk_async=0</TD>
    <TD>c_axi_protocol=0</TD>
    <TD>c_axi_supports_read=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axi_supports_write=1</TD>
    <TD>c_family=zynquplus</TD>
    <TD>c_fifo_mode=0</TD>
    <TD>c_m_axi_aclk_ratio=2</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_m_axi_data_width=128</TD>
    <TD>c_max_split_beats=16</TD>
    <TD>c_packing_level=1</TD>
    <TD>c_s_axi_aclk_ratio=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_s_axi_data_width=64</TD>
    <TD>c_s_axi_id_width=1</TD>
    <TD>c_supports_id=0</TD>
    <TD>c_synchronizer_stage=3</TD>
</TR><TR ALIGN='LEFT'>    <TD>core_container=NA</TD>
    <TD>iptotal=1</TD>
    <TD>x_ipcorerevision=22</TD>
    <TD>x_iplanguage=VERILOG</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_iplibrary=ip</TD>
    <TD>x_ipname=axi_dwidth_converter</TD>
    <TD>x_ipproduct=Vivado 2020.2</TD>
    <TD>x_ipsimlanguage=MIXED</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_ipversion=2.1</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>axi_dwidth_converter_v2_1_22_top/3</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>c_axi_addr_width=64</TD>
    <TD>c_axi_is_aclk_async=0</TD>
    <TD>c_axi_protocol=0</TD>
    <TD>c_axi_supports_read=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axi_supports_write=1</TD>
    <TD>c_family=zynquplus</TD>
    <TD>c_fifo_mode=0</TD>
    <TD>c_m_axi_aclk_ratio=2</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_m_axi_data_width=128</TD>
    <TD>c_max_split_beats=16</TD>
    <TD>c_packing_level=1</TD>
    <TD>c_s_axi_aclk_ratio=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_s_axi_data_width=64</TD>
    <TD>c_s_axi_id_width=1</TD>
    <TD>c_supports_id=0</TD>
    <TD>c_synchronizer_stage=3</TD>
</TR><TR ALIGN='LEFT'>    <TD>core_container=NA</TD>
    <TD>iptotal=1</TD>
    <TD>x_ipcorerevision=22</TD>
    <TD>x_iplanguage=VERILOG</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_iplibrary=ip</TD>
    <TD>x_ipname=axi_dwidth_converter</TD>
    <TD>x_ipproduct=Vivado 2020.2</TD>
    <TD>x_ipsimlanguage=MIXED</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_ipversion=2.1</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>axi_dwidth_converter_v2_1_22_top/4</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>c_axi_addr_width=64</TD>
    <TD>c_axi_is_aclk_async=0</TD>
    <TD>c_axi_protocol=0</TD>
    <TD>c_axi_supports_read=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axi_supports_write=1</TD>
    <TD>c_family=zynquplus</TD>
    <TD>c_fifo_mode=0</TD>
    <TD>c_m_axi_aclk_ratio=2</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_m_axi_data_width=128</TD>
    <TD>c_max_split_beats=16</TD>
    <TD>c_packing_level=1</TD>
    <TD>c_s_axi_aclk_ratio=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_s_axi_data_width=64</TD>
    <TD>c_s_axi_id_width=1</TD>
    <TD>c_supports_id=0</TD>
    <TD>c_synchronizer_stage=3</TD>
</TR><TR ALIGN='LEFT'>    <TD>core_container=NA</TD>
    <TD>iptotal=1</TD>
    <TD>x_ipcorerevision=22</TD>
    <TD>x_iplanguage=VERILOG</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_iplibrary=ip</TD>
    <TD>x_ipname=axi_dwidth_converter</TD>
    <TD>x_ipproduct=Vivado 2020.2</TD>
    <TD>x_ipsimlanguage=MIXED</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_ipversion=2.1</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>axi_ethernet_buffer_v2_0_23/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>c_avb=0</TD>
    <TD>c_enable_1588=0</TD>
    <TD>c_enable_lvds=0</TD>
    <TD>c_family=zynquplus</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_mcast_extend=0</TD>
    <TD>c_phy_rst_count=499</TD>
    <TD>c_phy_type=4</TD>
    <TD>c_phyaddr=18</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rxcsum=0</TD>
    <TD>c_rxmem=4096</TD>
    <TD>c_rxvlan_strp=0</TD>
    <TD>c_rxvlan_tag=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rxvlan_tran=0</TD>
    <TD>c_simulation=0</TD>
    <TD>c_stats=1</TD>
    <TD>c_temac_addr_width=12</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_txcsum=0</TD>
    <TD>c_txmem=4096</TD>
    <TD>c_txvlan_strp=0</TD>
    <TD>c_txvlan_tag=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_txvlan_tran=0</TD>
    <TD>c_type=1</TD>
    <TD>core_container=false</TD>
    <TD>iptotal=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipcorerevision=23</TD>
    <TD>x_iplanguage=VERILOG</TD>
    <TD>x_iplibrary=ip</TD>
    <TD>x_ipname=axi_ethernet_buffer</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipproduct=Vivado 2020.2</TD>
    <TD>x_ipsimlanguage=MIXED</TD>
    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_ipversion=2.0</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>axi_ethernet_buffer_v2_0_23/2</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>c_avb=0</TD>
    <TD>c_enable_1588=0</TD>
    <TD>c_enable_lvds=0</TD>
    <TD>c_family=zynquplus</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_mcast_extend=0</TD>
    <TD>c_phy_rst_count=499</TD>
    <TD>c_phy_type=4</TD>
    <TD>c_phyaddr=17</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rxcsum=0</TD>
    <TD>c_rxmem=4096</TD>
    <TD>c_rxvlan_strp=0</TD>
    <TD>c_rxvlan_tag=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rxvlan_tran=0</TD>
    <TD>c_simulation=0</TD>
    <TD>c_stats=1</TD>
    <TD>c_temac_addr_width=12</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_txcsum=0</TD>
    <TD>c_txmem=4096</TD>
    <TD>c_txvlan_strp=0</TD>
    <TD>c_txvlan_tag=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_txvlan_tran=0</TD>
    <TD>c_type=1</TD>
    <TD>core_container=false</TD>
    <TD>iptotal=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipcorerevision=23</TD>
    <TD>x_iplanguage=VERILOG</TD>
    <TD>x_iplibrary=ip</TD>
    <TD>x_ipname=axi_ethernet_buffer</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipproduct=Vivado 2020.2</TD>
    <TD>x_ipsimlanguage=MIXED</TD>
    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_ipversion=2.0</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>axi_ethernet_buffer_v2_0_23/3</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>c_avb=0</TD>
    <TD>c_enable_1588=0</TD>
    <TD>c_enable_lvds=0</TD>
    <TD>c_family=zynquplus</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_mcast_extend=0</TD>
    <TD>c_phy_rst_count=499</TD>
    <TD>c_phy_type=4</TD>
    <TD>c_phyaddr=16</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rxcsum=0</TD>
    <TD>c_rxmem=4096</TD>
    <TD>c_rxvlan_strp=0</TD>
    <TD>c_rxvlan_tag=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rxvlan_tran=0</TD>
    <TD>c_simulation=0</TD>
    <TD>c_stats=1</TD>
    <TD>c_temac_addr_width=12</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_txcsum=0</TD>
    <TD>c_txmem=4096</TD>
    <TD>c_txvlan_strp=0</TD>
    <TD>c_txvlan_tag=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_txvlan_tran=0</TD>
    <TD>c_type=1</TD>
    <TD>core_container=false</TD>
    <TD>iptotal=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipcorerevision=23</TD>
    <TD>x_iplanguage=VERILOG</TD>
    <TD>x_iplibrary=ip</TD>
    <TD>x_ipname=axi_ethernet_buffer</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipproduct=Vivado 2020.2</TD>
    <TD>x_ipsimlanguage=MIXED</TD>
    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_ipversion=2.0</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>axi_fifo_mm_s/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>c_axi4_baseaddr=0xB00D0000</TD>
    <TD>c_axi4_highaddr=0xB00DFFFF</TD>
    <TD>c_axis_tdest_width=4</TD>
    <TD>c_axis_tid_width=4</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axis_tuser_width=4</TD>
    <TD>c_baseaddr=0xB00C0000</TD>
    <TD>c_data_interface_type=0</TD>
    <TD>c_family=zynquplus</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_axis_tdest=0</TD>
    <TD>c_has_axis_tid=0</TD>
    <TD>c_has_axis_tkeep=1</TD>
    <TD>c_has_axis_tstrb=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_axis_tuser=0</TD>
    <TD>c_highaddr=0xB00C3FFF</TD>
    <TD>c_rx_cascade_height=0</TD>
    <TD>c_rx_fifo_depth=2048</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rx_fifo_pe_threshold=10</TD>
    <TD>c_rx_fifo_pf_threshold=2043</TD>
    <TD>c_s_axi4_data_width=32</TD>
    <TD>c_s_axi_addr_width=32</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_s_axi_data_width=32</TD>
    <TD>c_s_axi_id_width=4</TD>
    <TD>c_tx_cascade_height=0</TD>
    <TD>c_tx_fifo_depth=4096</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_tx_fifo_pe_threshold=10</TD>
    <TD>c_tx_fifo_pf_threshold=4000</TD>
    <TD>c_use_rx_cut_through=0</TD>
    <TD>c_use_rx_data=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_use_tx_ctrl=1</TD>
    <TD>c_use_tx_cut_through=0</TD>
    <TD>c_use_tx_data=1</TD>
    <TD>core_container=NA</TD>
</TR><TR ALIGN='LEFT'>    <TD>iptotal=1</TD>
    <TD>x_ipcorerevision=4</TD>
    <TD>x_iplanguage=VERILOG</TD>
    <TD>x_iplibrary=ip</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipname=axi_fifo_mm_s</TD>
    <TD>x_ipproduct=Vivado 2020.2</TD>
    <TD>x_ipsimlanguage=MIXED</TD>
    <TD>x_ipvendor=xilinx.com</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipversion=4.2</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>axi_fifo_mm_s/2</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>c_axi4_baseaddr=0xB00F0000</TD>
    <TD>c_axi4_highaddr=0xB00FFFFF</TD>
    <TD>c_axis_tdest_width=4</TD>
    <TD>c_axis_tid_width=4</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axis_tuser_width=4</TD>
    <TD>c_baseaddr=0xB00C4000</TD>
    <TD>c_data_interface_type=0</TD>
    <TD>c_family=zynquplus</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_axis_tdest=0</TD>
    <TD>c_has_axis_tid=0</TD>
    <TD>c_has_axis_tkeep=1</TD>
    <TD>c_has_axis_tstrb=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_axis_tuser=0</TD>
    <TD>c_highaddr=0xB00C7FFF</TD>
    <TD>c_rx_cascade_height=0</TD>
    <TD>c_rx_fifo_depth=2048</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rx_fifo_pe_threshold=10</TD>
    <TD>c_rx_fifo_pf_threshold=2043</TD>
    <TD>c_s_axi4_data_width=32</TD>
    <TD>c_s_axi_addr_width=32</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_s_axi_data_width=32</TD>
    <TD>c_s_axi_id_width=4</TD>
    <TD>c_tx_cascade_height=0</TD>
    <TD>c_tx_fifo_depth=4096</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_tx_fifo_pe_threshold=10</TD>
    <TD>c_tx_fifo_pf_threshold=4000</TD>
    <TD>c_use_rx_cut_through=0</TD>
    <TD>c_use_rx_data=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_use_tx_ctrl=1</TD>
    <TD>c_use_tx_cut_through=0</TD>
    <TD>c_use_tx_data=1</TD>
    <TD>core_container=NA</TD>
</TR><TR ALIGN='LEFT'>    <TD>iptotal=1</TD>
    <TD>x_ipcorerevision=4</TD>
    <TD>x_iplanguage=VERILOG</TD>
    <TD>x_iplibrary=ip</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipname=axi_fifo_mm_s</TD>
    <TD>x_ipproduct=Vivado 2020.2</TD>
    <TD>x_ipsimlanguage=MIXED</TD>
    <TD>x_ipvendor=xilinx.com</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipversion=4.2</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>axi_fifo_mm_s/3</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>c_axi4_baseaddr=0xB0110000</TD>
    <TD>c_axi4_highaddr=0xB011FFFF</TD>
    <TD>c_axis_tdest_width=4</TD>
    <TD>c_axis_tid_width=4</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axis_tuser_width=4</TD>
    <TD>c_baseaddr=0xB00C8000</TD>
    <TD>c_data_interface_type=0</TD>
    <TD>c_family=zynquplus</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_axis_tdest=0</TD>
    <TD>c_has_axis_tid=0</TD>
    <TD>c_has_axis_tkeep=1</TD>
    <TD>c_has_axis_tstrb=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_axis_tuser=0</TD>
    <TD>c_highaddr=0xB00CBFFF</TD>
    <TD>c_rx_cascade_height=0</TD>
    <TD>c_rx_fifo_depth=2048</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rx_fifo_pe_threshold=10</TD>
    <TD>c_rx_fifo_pf_threshold=2043</TD>
    <TD>c_s_axi4_data_width=32</TD>
    <TD>c_s_axi_addr_width=32</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_s_axi_data_width=32</TD>
    <TD>c_s_axi_id_width=4</TD>
    <TD>c_tx_cascade_height=0</TD>
    <TD>c_tx_fifo_depth=4096</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_tx_fifo_pe_threshold=10</TD>
    <TD>c_tx_fifo_pf_threshold=4000</TD>
    <TD>c_use_rx_cut_through=0</TD>
    <TD>c_use_rx_data=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_use_tx_ctrl=1</TD>
    <TD>c_use_tx_cut_through=0</TD>
    <TD>c_use_tx_data=1</TD>
    <TD>core_container=NA</TD>
</TR><TR ALIGN='LEFT'>    <TD>iptotal=1</TD>
    <TD>x_ipcorerevision=4</TD>
    <TD>x_iplanguage=VERILOG</TD>
    <TD>x_iplibrary=ip</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipname=axi_fifo_mm_s</TD>
    <TD>x_ipproduct=Vivado 2020.2</TD>
    <TD>x_ipsimlanguage=MIXED</TD>
    <TD>x_ipvendor=xilinx.com</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipversion=4.2</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>axi_fifo_mm_s/4</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>c_axi4_baseaddr=0xB0100000</TD>
    <TD>c_axi4_highaddr=0xB010FFFF</TD>
    <TD>c_axis_tdest_width=4</TD>
    <TD>c_axis_tid_width=4</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axis_tuser_width=4</TD>
    <TD>c_baseaddr=0xB00D0000</TD>
    <TD>c_data_interface_type=1</TD>
    <TD>c_family=zynquplus</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_axis_tdest=0</TD>
    <TD>c_has_axis_tid=0</TD>
    <TD>c_has_axis_tkeep=1</TD>
    <TD>c_has_axis_tstrb=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_axis_tuser=0</TD>
    <TD>c_highaddr=0xB00DFFFF</TD>
    <TD>c_rx_cascade_height=0</TD>
    <TD>c_rx_fifo_depth=2048</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rx_fifo_pe_threshold=10</TD>
    <TD>c_rx_fifo_pf_threshold=2043</TD>
    <TD>c_s_axi4_data_width=32</TD>
    <TD>c_s_axi_addr_width=32</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_s_axi_data_width=32</TD>
    <TD>c_s_axi_id_width=1</TD>
    <TD>c_tx_cascade_height=0</TD>
    <TD>c_tx_fifo_depth=4096</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_tx_fifo_pe_threshold=10</TD>
    <TD>c_tx_fifo_pf_threshold=4000</TD>
    <TD>c_use_rx_cut_through=0</TD>
    <TD>c_use_rx_data=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_use_tx_ctrl=1</TD>
    <TD>c_use_tx_cut_through=0</TD>
    <TD>c_use_tx_data=1</TD>
    <TD>core_container=NA</TD>
</TR><TR ALIGN='LEFT'>    <TD>iptotal=1</TD>
    <TD>x_ipcorerevision=4</TD>
    <TD>x_iplanguage=VERILOG</TD>
    <TD>x_iplibrary=ip</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipname=axi_fifo_mm_s</TD>
    <TD>x_ipproduct=Vivado 2020.2</TD>
    <TD>x_ipsimlanguage=MIXED</TD>
    <TD>x_ipvendor=xilinx.com</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipversion=4.2</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>axi_fifo_mm_s/5</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>c_axi4_baseaddr=0xB0110000</TD>
    <TD>c_axi4_highaddr=0xB011FFFF</TD>
    <TD>c_axis_tdest_width=4</TD>
    <TD>c_axis_tid_width=4</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axis_tuser_width=4</TD>
    <TD>c_baseaddr=0xB00E0000</TD>
    <TD>c_data_interface_type=1</TD>
    <TD>c_family=zynquplus</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_axis_tdest=0</TD>
    <TD>c_has_axis_tid=0</TD>
    <TD>c_has_axis_tkeep=1</TD>
    <TD>c_has_axis_tstrb=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_axis_tuser=0</TD>
    <TD>c_highaddr=0xB00EFFFF</TD>
    <TD>c_rx_cascade_height=0</TD>
    <TD>c_rx_fifo_depth=2048</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rx_fifo_pe_threshold=10</TD>
    <TD>c_rx_fifo_pf_threshold=2043</TD>
    <TD>c_s_axi4_data_width=32</TD>
    <TD>c_s_axi_addr_width=32</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_s_axi_data_width=32</TD>
    <TD>c_s_axi_id_width=1</TD>
    <TD>c_tx_cascade_height=0</TD>
    <TD>c_tx_fifo_depth=4096</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_tx_fifo_pe_threshold=10</TD>
    <TD>c_tx_fifo_pf_threshold=4000</TD>
    <TD>c_use_rx_cut_through=0</TD>
    <TD>c_use_rx_data=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_use_tx_ctrl=1</TD>
    <TD>c_use_tx_cut_through=0</TD>
    <TD>c_use_tx_data=1</TD>
    <TD>core_container=NA</TD>
</TR><TR ALIGN='LEFT'>    <TD>iptotal=1</TD>
    <TD>x_ipcorerevision=4</TD>
    <TD>x_iplanguage=VERILOG</TD>
    <TD>x_iplibrary=ip</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipname=axi_fifo_mm_s</TD>
    <TD>x_ipproduct=Vivado 2020.2</TD>
    <TD>x_ipsimlanguage=MIXED</TD>
    <TD>x_ipvendor=xilinx.com</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipversion=4.2</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>axi_fifo_mm_s/6</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>c_axi4_baseaddr=0xB0120000</TD>
    <TD>c_axi4_highaddr=0xB012FFFF</TD>
    <TD>c_axis_tdest_width=4</TD>
    <TD>c_axis_tid_width=4</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axis_tuser_width=4</TD>
    <TD>c_baseaddr=0xB00F0000</TD>
    <TD>c_data_interface_type=1</TD>
    <TD>c_family=zynquplus</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_axis_tdest=0</TD>
    <TD>c_has_axis_tid=0</TD>
    <TD>c_has_axis_tkeep=1</TD>
    <TD>c_has_axis_tstrb=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_axis_tuser=0</TD>
    <TD>c_highaddr=0xB00FFFFF</TD>
    <TD>c_rx_cascade_height=0</TD>
    <TD>c_rx_fifo_depth=2048</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rx_fifo_pe_threshold=10</TD>
    <TD>c_rx_fifo_pf_threshold=2043</TD>
    <TD>c_s_axi4_data_width=32</TD>
    <TD>c_s_axi_addr_width=32</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_s_axi_data_width=32</TD>
    <TD>c_s_axi_id_width=1</TD>
    <TD>c_tx_cascade_height=0</TD>
    <TD>c_tx_fifo_depth=4096</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_tx_fifo_pe_threshold=10</TD>
    <TD>c_tx_fifo_pf_threshold=4000</TD>
    <TD>c_use_rx_cut_through=0</TD>
    <TD>c_use_rx_data=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_use_tx_ctrl=1</TD>
    <TD>c_use_tx_cut_through=0</TD>
    <TD>c_use_tx_data=1</TD>
    <TD>core_container=NA</TD>
</TR><TR ALIGN='LEFT'>    <TD>iptotal=1</TD>
    <TD>x_ipcorerevision=4</TD>
    <TD>x_iplanguage=VERILOG</TD>
    <TD>x_iplibrary=ip</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipname=axi_fifo_mm_s</TD>
    <TD>x_ipproduct=Vivado 2020.2</TD>
    <TD>x_ipsimlanguage=MIXED</TD>
    <TD>x_ipvendor=xilinx.com</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipversion=4.2</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>axi_protocol_converter_v2_1_22_axi_protocol_converter/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>c_axi_addr_width=40</TD>
    <TD>c_axi_aruser_width=1</TD>
    <TD>c_axi_awuser_width=1</TD>
    <TD>c_axi_buser_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axi_data_width=32</TD>
    <TD>c_axi_id_width=16</TD>
    <TD>c_axi_ruser_width=1</TD>
    <TD>c_axi_supports_read=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axi_supports_user_signals=0</TD>
    <TD>c_axi_supports_write=1</TD>
    <TD>c_axi_wuser_width=1</TD>
    <TD>c_family=zynquplus</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_ignore_id=0</TD>
    <TD>c_m_axi_protocol=2</TD>
    <TD>c_s_axi_protocol=0</TD>
    <TD>c_translation_mode=2</TD>
</TR><TR ALIGN='LEFT'>    <TD>core_container=NA</TD>
    <TD>iptotal=1</TD>
    <TD>x_ipcorerevision=22</TD>
    <TD>x_iplanguage=VERILOG</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_iplibrary=ip</TD>
    <TD>x_ipname=axi_protocol_converter</TD>
    <TD>x_ipproduct=Vivado 2020.2</TD>
    <TD>x_ipsimlanguage=MIXED</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_ipversion=2.1</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>axi_protocol_converter_v2_1_22_axi_protocol_converter/2</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>c_axi_addr_width=40</TD>
    <TD>c_axi_aruser_width=1</TD>
    <TD>c_axi_awuser_width=1</TD>
    <TD>c_axi_buser_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axi_data_width=32</TD>
    <TD>c_axi_id_width=16</TD>
    <TD>c_axi_ruser_width=1</TD>
    <TD>c_axi_supports_read=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axi_supports_user_signals=0</TD>
    <TD>c_axi_supports_write=1</TD>
    <TD>c_axi_wuser_width=1</TD>
    <TD>c_family=zynquplus</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_ignore_id=0</TD>
    <TD>c_m_axi_protocol=2</TD>
    <TD>c_s_axi_protocol=0</TD>
    <TD>c_translation_mode=2</TD>
</TR><TR ALIGN='LEFT'>    <TD>core_container=NA</TD>
    <TD>iptotal=1</TD>
    <TD>x_ipcorerevision=22</TD>
    <TD>x_iplanguage=VERILOG</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_iplibrary=ip</TD>
    <TD>x_ipname=axi_protocol_converter</TD>
    <TD>x_ipproduct=Vivado 2020.2</TD>
    <TD>x_ipsimlanguage=MIXED</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_ipversion=2.1</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>axi_protocol_converter_v2_1_22_axi_protocol_converter/3</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>c_axi_addr_width=64</TD>
    <TD>c_axi_aruser_width=1</TD>
    <TD>c_axi_awuser_width=1</TD>
    <TD>c_axi_buser_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axi_data_width=32</TD>
    <TD>c_axi_id_width=1</TD>
    <TD>c_axi_ruser_width=1</TD>
    <TD>c_axi_supports_read=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axi_supports_user_signals=0</TD>
    <TD>c_axi_supports_write=0</TD>
    <TD>c_axi_wuser_width=1</TD>
    <TD>c_family=zynquplus</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_ignore_id=1</TD>
    <TD>c_m_axi_protocol=2</TD>
    <TD>c_s_axi_protocol=0</TD>
    <TD>c_translation_mode=2</TD>
</TR><TR ALIGN='LEFT'>    <TD>core_container=NA</TD>
    <TD>iptotal=1</TD>
    <TD>x_ipcorerevision=22</TD>
    <TD>x_iplanguage=VERILOG</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_iplibrary=ip</TD>
    <TD>x_ipname=axi_protocol_converter</TD>
    <TD>x_ipproduct=Vivado 2020.2</TD>
    <TD>x_ipsimlanguage=MIXED</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_ipversion=2.1</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>axi_protocol_converter_v2_1_22_axi_protocol_converter/4</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>c_axi_addr_width=64</TD>
    <TD>c_axi_aruser_width=1</TD>
    <TD>c_axi_awuser_width=1</TD>
    <TD>c_axi_buser_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axi_data_width=32</TD>
    <TD>c_axi_id_width=1</TD>
    <TD>c_axi_ruser_width=1</TD>
    <TD>c_axi_supports_read=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axi_supports_user_signals=0</TD>
    <TD>c_axi_supports_write=0</TD>
    <TD>c_axi_wuser_width=1</TD>
    <TD>c_family=zynquplus</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_ignore_id=1</TD>
    <TD>c_m_axi_protocol=2</TD>
    <TD>c_s_axi_protocol=0</TD>
    <TD>c_translation_mode=2</TD>
</TR><TR ALIGN='LEFT'>    <TD>core_container=NA</TD>
    <TD>iptotal=1</TD>
    <TD>x_ipcorerevision=22</TD>
    <TD>x_iplanguage=VERILOG</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_iplibrary=ip</TD>
    <TD>x_ipname=axi_protocol_converter</TD>
    <TD>x_ipproduct=Vivado 2020.2</TD>
    <TD>x_ipsimlanguage=MIXED</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_ipversion=2.1</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>axi_protocol_converter_v2_1_22_axi_protocol_converter/5</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>c_axi_addr_width=64</TD>
    <TD>c_axi_aruser_width=1</TD>
    <TD>c_axi_awuser_width=1</TD>
    <TD>c_axi_buser_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axi_data_width=32</TD>
    <TD>c_axi_id_width=1</TD>
    <TD>c_axi_ruser_width=1</TD>
    <TD>c_axi_supports_read=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axi_supports_user_signals=0</TD>
    <TD>c_axi_supports_write=0</TD>
    <TD>c_axi_wuser_width=1</TD>
    <TD>c_family=zynquplus</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_ignore_id=1</TD>
    <TD>c_m_axi_protocol=2</TD>
    <TD>c_s_axi_protocol=0</TD>
    <TD>c_translation_mode=2</TD>
</TR><TR ALIGN='LEFT'>    <TD>core_container=NA</TD>
    <TD>iptotal=1</TD>
    <TD>x_ipcorerevision=22</TD>
    <TD>x_iplanguage=VERILOG</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_iplibrary=ip</TD>
    <TD>x_ipname=axi_protocol_converter</TD>
    <TD>x_ipproduct=Vivado 2020.2</TD>
    <TD>x_ipsimlanguage=MIXED</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_ipversion=2.1</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>axi_protocol_converter_v2_1_22_axi_protocol_converter/6</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>c_axi_addr_width=64</TD>
    <TD>c_axi_aruser_width=1</TD>
    <TD>c_axi_awuser_width=1</TD>
    <TD>c_axi_buser_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axi_data_width=32</TD>
    <TD>c_axi_id_width=1</TD>
    <TD>c_axi_ruser_width=1</TD>
    <TD>c_axi_supports_read=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axi_supports_user_signals=0</TD>
    <TD>c_axi_supports_write=1</TD>
    <TD>c_axi_wuser_width=1</TD>
    <TD>c_family=zynquplus</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_ignore_id=1</TD>
    <TD>c_m_axi_protocol=2</TD>
    <TD>c_s_axi_protocol=0</TD>
    <TD>c_translation_mode=2</TD>
</TR><TR ALIGN='LEFT'>    <TD>core_container=NA</TD>
    <TD>iptotal=1</TD>
    <TD>x_ipcorerevision=22</TD>
    <TD>x_iplanguage=VERILOG</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_iplibrary=ip</TD>
    <TD>x_ipname=axi_protocol_converter</TD>
    <TD>x_ipproduct=Vivado 2020.2</TD>
    <TD>x_ipsimlanguage=MIXED</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_ipversion=2.1</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>axi_uart16550/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>c_external_xin_clk_hz=25000000</TD>
    <TD>c_family=zynquplus</TD>
    <TD>c_has_external_rclk=0</TD>
    <TD>c_has_external_xin=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_is_a_16550=1</TD>
    <TD>c_s_axi_aclk_freq_hz=99999985</TD>
    <TD>c_s_axi_addr_width=13</TD>
    <TD>c_s_axi_data_width=32</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_sim_device=VERSAL_AI_CORE_ES1</TD>
    <TD>core_container=NA</TD>
    <TD>iptotal=1</TD>
    <TD>x_ipcorerevision=24</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_iplanguage=VERILOG</TD>
    <TD>x_iplibrary=ip</TD>
    <TD>x_ipname=axi_uart16550</TD>
    <TD>x_ipproduct=Vivado 2020.2</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipsimlanguage=MIXED</TD>
    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_ipversion=2.0</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>axi_uart16550/2</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>c_external_xin_clk_hz=25000000</TD>
    <TD>c_family=zynquplus</TD>
    <TD>c_has_external_rclk=0</TD>
    <TD>c_has_external_xin=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_is_a_16550=1</TD>
    <TD>c_s_axi_aclk_freq_hz=99999985</TD>
    <TD>c_s_axi_addr_width=13</TD>
    <TD>c_s_axi_data_width=32</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_sim_device=VERSAL_AI_CORE_ES1</TD>
    <TD>core_container=NA</TD>
    <TD>iptotal=1</TD>
    <TD>x_ipcorerevision=24</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_iplanguage=VERILOG</TD>
    <TD>x_iplibrary=ip</TD>
    <TD>x_ipname=axi_uart16550</TD>
    <TD>x_ipproduct=Vivado 2020.2</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipsimlanguage=MIXED</TD>
    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_ipversion=2.0</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>axi_uart16550/3</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>c_external_xin_clk_hz=25000000</TD>
    <TD>c_family=zynquplus</TD>
    <TD>c_has_external_rclk=0</TD>
    <TD>c_has_external_xin=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_is_a_16550=1</TD>
    <TD>c_s_axi_aclk_freq_hz=99999985</TD>
    <TD>c_s_axi_addr_width=13</TD>
    <TD>c_s_axi_data_width=32</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_sim_device=VERSAL_AI_CORE_ES1</TD>
    <TD>core_container=NA</TD>
    <TD>iptotal=1</TD>
    <TD>x_ipcorerevision=24</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_iplanguage=VERILOG</TD>
    <TD>x_iplibrary=ip</TD>
    <TD>x_ipname=axi_uart16550</TD>
    <TD>x_ipproduct=Vivado 2020.2</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipsimlanguage=MIXED</TD>
    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_ipversion=2.0</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>axi_uart16550/4</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>c_external_xin_clk_hz=25000000</TD>
    <TD>c_family=zynquplus</TD>
    <TD>c_has_external_rclk=0</TD>
    <TD>c_has_external_xin=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_is_a_16550=1</TD>
    <TD>c_s_axi_aclk_freq_hz=99999985</TD>
    <TD>c_s_axi_addr_width=13</TD>
    <TD>c_s_axi_data_width=32</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_sim_device=VERSAL_AI_CORE_ES1</TD>
    <TD>core_container=NA</TD>
    <TD>iptotal=1</TD>
    <TD>x_ipcorerevision=24</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_iplanguage=VERILOG</TD>
    <TD>x_iplibrary=ip</TD>
    <TD>x_ipname=axi_uart16550</TD>
    <TD>x_ipproduct=Vivado 2020.2</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipsimlanguage=MIXED</TD>
    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_ipversion=2.0</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>axi_uart16550/5</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>c_external_xin_clk_hz=25000000</TD>
    <TD>c_family=zynquplus</TD>
    <TD>c_has_external_rclk=0</TD>
    <TD>c_has_external_xin=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_is_a_16550=1</TD>
    <TD>c_s_axi_aclk_freq_hz=99999985</TD>
    <TD>c_s_axi_addr_width=13</TD>
    <TD>c_s_axi_data_width=32</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_sim_device=VERSAL_AI_CORE_ES1</TD>
    <TD>core_container=NA</TD>
    <TD>iptotal=1</TD>
    <TD>x_ipcorerevision=24</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_iplanguage=VERILOG</TD>
    <TD>x_iplibrary=ip</TD>
    <TD>x_ipname=axi_uart16550</TD>
    <TD>x_ipproduct=Vivado 2020.2</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipsimlanguage=MIXED</TD>
    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_ipversion=2.0</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>axi_uart16550/6</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>c_external_xin_clk_hz=25000000</TD>
    <TD>c_family=zynquplus</TD>
    <TD>c_has_external_rclk=0</TD>
    <TD>c_has_external_xin=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_is_a_16550=1</TD>
    <TD>c_s_axi_aclk_freq_hz=99999985</TD>
    <TD>c_s_axi_addr_width=13</TD>
    <TD>c_s_axi_data_width=32</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_sim_device=VERSAL_AI_CORE_ES1</TD>
    <TD>core_container=NA</TD>
    <TD>iptotal=1</TD>
    <TD>x_ipcorerevision=24</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_iplanguage=VERILOG</TD>
    <TD>x_iplibrary=ip</TD>
    <TD>x_ipname=axi_uart16550</TD>
    <TD>x_ipproduct=Vivado 2020.2</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipsimlanguage=MIXED</TD>
    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_ipversion=2.0</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>axi_uart16550/7</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>c_external_xin_clk_hz=25000000</TD>
    <TD>c_family=zynquplus</TD>
    <TD>c_has_external_rclk=0</TD>
    <TD>c_has_external_xin=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_is_a_16550=1</TD>
    <TD>c_s_axi_aclk_freq_hz=99999985</TD>
    <TD>c_s_axi_addr_width=13</TD>
    <TD>c_s_axi_data_width=32</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_sim_device=VERSAL_AI_CORE_ES1</TD>
    <TD>core_container=NA</TD>
    <TD>iptotal=1</TD>
    <TD>x_ipcorerevision=24</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_iplanguage=VERILOG</TD>
    <TD>x_iplibrary=ip</TD>
    <TD>x_ipname=axi_uart16550</TD>
    <TD>x_ipproduct=Vivado 2020.2</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipsimlanguage=MIXED</TD>
    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_ipversion=2.0</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>axi_uart16550/8</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>c_external_xin_clk_hz=25000000</TD>
    <TD>c_family=zynquplus</TD>
    <TD>c_has_external_rclk=0</TD>
    <TD>c_has_external_xin=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_is_a_16550=1</TD>
    <TD>c_s_axi_aclk_freq_hz=99999985</TD>
    <TD>c_s_axi_addr_width=13</TD>
    <TD>c_s_axi_data_width=32</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_sim_device=VERSAL_AI_CORE_ES1</TD>
    <TD>core_container=NA</TD>
    <TD>iptotal=1</TD>
    <TD>x_ipcorerevision=24</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_iplanguage=VERILOG</TD>
    <TD>x_iplibrary=ip</TD>
    <TD>x_ipname=axi_uart16550</TD>
    <TD>x_ipproduct=Vivado 2020.2</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipsimlanguage=MIXED</TD>
    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_ipversion=2.0</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>axi_uartlite/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>c_baudrate=9600</TD>
    <TD>c_data_bits=8</TD>
    <TD>c_family=zynquplus</TD>
    <TD>c_odd_parity=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_s_axi_aclk_freq_hz=99999985</TD>
    <TD>c_s_axi_addr_width=4</TD>
    <TD>c_s_axi_data_width=32</TD>
    <TD>c_use_parity=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>core_container=NA</TD>
    <TD>iptotal=1</TD>
    <TD>x_ipcorerevision=26</TD>
    <TD>x_iplanguage=VERILOG</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_iplibrary=ip</TD>
    <TD>x_ipname=axi_uartlite</TD>
    <TD>x_ipproduct=Vivado 2020.2</TD>
    <TD>x_ipsimlanguage=MIXED</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_ipversion=2.0</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>axi_uartlite/2</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>c_baudrate=9600</TD>
    <TD>c_data_bits=8</TD>
    <TD>c_family=zynquplus</TD>
    <TD>c_odd_parity=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_s_axi_aclk_freq_hz=99999985</TD>
    <TD>c_s_axi_addr_width=4</TD>
    <TD>c_s_axi_data_width=32</TD>
    <TD>c_use_parity=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>core_container=NA</TD>
    <TD>iptotal=1</TD>
    <TD>x_ipcorerevision=26</TD>
    <TD>x_iplanguage=VERILOG</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_iplibrary=ip</TD>
    <TD>x_ipname=axi_uartlite</TD>
    <TD>x_ipproduct=Vivado 2020.2</TD>
    <TD>x_ipsimlanguage=MIXED</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_ipversion=2.0</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>bd_53da/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>axiliteclkrate=100.0</TD>
    <TD>axisclkrate=100.0</TD>
    <TD>clockselection=Sync</TD>
    <TD>component_name=design_1_axi_ethernet_4_0</TD>
</TR><TR ALIGN='LEFT'>    <TD>core_container=NA</TD>
    <TD>diffclk_board_interface=Custom</TD>
    <TD>drpclkrate=50.0</TD>
    <TD>enable_1588=false</TD>
</TR><TR ALIGN='LEFT'>    <TD>enable_1588_1step=false</TD>
    <TD>enable_avb=false</TD>
    <TD>enable_lvds=false</TD>
    <TD>enable_pfc=false</TD>
</TR><TR ALIGN='LEFT'>    <TD>enableasyncsgmii=false</TD>
    <TD>ethernet_board_interface=Custom</TD>
    <TD>frame_filter=false</TD>
    <TD>gt_type=GTH</TD>
</TR><TR ALIGN='LEFT'>    <TD>gtinex=false</TD>
    <TD>gtlocation=X0Y6</TD>
    <TD>gtrefclkrate=125</TD>
    <TD>gtrefclksrc=clk0</TD>
</TR><TR ALIGN='LEFT'>    <TD>include_io=true</TD>
    <TD>instantiatebitslice0=false</TD>
    <TD>iptotal=1</TD>
    <TD>lvdsclkrate=125</TD>
</TR><TR ALIGN='LEFT'>    <TD>mcast_extend=false</TD>
    <TD>mdio_board_interface=Custom</TD>
    <TD>number_of_table_entries=4</TD>
    <TD>phy_type=SGMII</TD>
</TR><TR ALIGN='LEFT'>    <TD>phyaddr=18</TD>
    <TD>phyrst_board_interface=Custom</TD>
    <TD>phyrst_board_interface_dummy_port=Custom</TD>
    <TD>processor_mode=true</TD>
</TR><TR ALIGN='LEFT'>    <TD>rxcsum=None</TD>
    <TD>rxlane0_placement=DIFF_PAIR_0</TD>
    <TD>rxlane1_placement=DIFF_PAIR_1</TD>
    <TD>rxmem=4k</TD>
</TR><TR ALIGN='LEFT'>    <TD>rxnibblebitslice0used=false</TD>
    <TD>rxvlan_strp=false</TD>
    <TD>rxvlan_tag=false</TD>
    <TD>rxvlan_tran=false</TD>
</TR><TR ALIGN='LEFT'>    <TD>simulation_mode=false</TD>
    <TD>speed_1_2p5=1G</TD>
    <TD>statistics_counters=true</TD>
    <TD>statistics_reset=false</TD>
</TR><TR ALIGN='LEFT'>    <TD>statistics_width=64bit</TD>
    <TD>supportlevel=0</TD>
    <TD>timer_clk_period=4000</TD>
    <TD>timer_format=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>transceivercontrol=false</TD>
    <TD>tx_in_upper_nibble=true</TD>
    <TD>txcsum=None</TD>
    <TD>txlane0_placement=DIFF_PAIR_0</TD>
</TR><TR ALIGN='LEFT'>    <TD>txlane1_placement=DIFF_PAIR_1</TD>
    <TD>txmem=4k</TD>
    <TD>txvlan_strp=false</TD>
    <TD>txvlan_tag=false</TD>
</TR><TR ALIGN='LEFT'>    <TD>txvlan_tran=false</TD>
    <TD>use_board_flow=false</TD>
    <TD>x_ipcorerevision=1</TD>
    <TD>x_iplanguage=VERILOG</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_iplibrary=ip</TD>
    <TD>x_iplicense=eth_avb_endpoint@2015.04(design_linking)</TD>
    <TD>x_ipname=axi_ethernet</TD>
    <TD>x_ipproduct=Vivado 2020.2</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipsimlanguage=MIXED</TD>
    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_ipversion=7.2</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>bd_53da_mac_0_block/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>c_1588=0</TD>
    <TD>c_add_filter=false</TD>
    <TD>c_addr_width=12</TD>
    <TD>c_at_entries=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_avb=false</TD>
    <TD>c_axilite_freq=150.00</TD>
    <TD>c_cntr_rst=false</TD>
    <TD>c_component_name=bd_53da_mac_0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_data_rate=1_Gbps</TD>
    <TD>c_family=zynquplus</TD>
    <TD>c_half_duplex=false</TD>
    <TD>c_has_host=true</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_mdio=true</TD>
    <TD>c_has_stats=true</TD>
    <TD>c_int_clk_src=User_Clk2</TD>
    <TD>c_int_mode_type=SGMII</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_mac_speed=TRI_SPEED</TD>
    <TD>c_mdio_external=false</TD>
    <TD>c_mii_io=true</TD>
    <TD>c_num_stats=34</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_pfc=false</TD>
    <TD>c_physical_interface=INTERNAL</TD>
    <TD>c_rx_inband_ts_enable=false</TD>
    <TD>c_rx_vec_width=79</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_stats_width=64</TD>
    <TD>c_tx_inband_cf_enable=false</TD>
    <TD>c_tx_tuser_width=1</TD>
    <TD>c_tx_vec_width=79</TD>
</TR><TR ALIGN='LEFT'>    <TD>core_container=NA</TD>
    <TD>iptotal=1</TD>
    <TD>x_ipcorerevision=17</TD>
    <TD>x_iplanguage=VERILOG</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_iplibrary=ip</TD>
    <TD>x_iplicense=eth_avb_endpoint@2015.04(design_linking)</TD>
    <TD>x_ipname=tri_mode_ethernet_mac</TD>
    <TD>x_ipproduct=Vivado 2020.2</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipsimlanguage=MIXED</TD>
    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_ipversion=9.0</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>bd_53da_pcs_pma_0_gt_gtwizard_top/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>c_channel_enable=000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000</TD>
    <TD>c_common_scaling_factor=1</TD>
    <TD>c_cpll_vco_frequency=2500.0</TD>
    <TD>c_enable_common_usrclk=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_force_commons=0</TD>
    <TD>c_freerun_frequency=50.0</TD>
    <TD>c_gt_rev=57</TD>
    <TD>c_gt_type=2</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_include_cpll_cal=2</TD>
    <TD>c_locate_common=0</TD>
    <TD>c_locate_in_system_ibert_core=2</TD>
    <TD>c_locate_reset_controller=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_locate_rx_buffer_bypass_controller=0</TD>
    <TD>c_locate_rx_user_clocking=1</TD>
    <TD>c_locate_tx_buffer_bypass_controller=0</TD>
    <TD>c_locate_tx_user_clocking=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_locate_user_data_width_sizing=0</TD>
    <TD>c_pcie_coreclk_freq=250</TD>
    <TD>c_pcie_enable=0</TD>
    <TD>c_reset_controller_instance_ctrl=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_reset_sequence_interval=0</TD>
    <TD>c_rx_buffbypass_mode=0</TD>
    <TD>c_rx_buffer_bypass_instance_ctrl=0</TD>
    <TD>c_rx_buffer_mode=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rx_cb_disp=00000000</TD>
    <TD>c_rx_cb_k=00000000</TD>
    <TD>c_rx_cb_len_seq=1</TD>
    <TD>c_rx_cb_max_level=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rx_cb_num_seq=0</TD>
    <TD>c_rx_cb_val=00000000000000000000000000000000000000000000000000000000000000000000000000000000</TD>
    <TD>c_rx_cc_disp=00000000</TD>
    <TD>c_rx_cc_enable=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rx_cc_k=00000000</TD>
    <TD>c_rx_cc_len_seq=1</TD>
    <TD>c_rx_cc_num_seq=0</TD>
    <TD>c_rx_cc_periodicity=5000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rx_cc_val=00000000000000000000000000000000000000000000000000000000000000000000000000000000</TD>
    <TD>c_rx_comma_m_enable=1</TD>
    <TD>c_rx_comma_m_val=1010000011</TD>
    <TD>c_rx_comma_p_enable=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rx_comma_p_val=0101111100</TD>
    <TD>c_rx_data_decoding=1</TD>
    <TD>c_rx_enable=1</TD>
    <TD>c_rx_int_data_width=20</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rx_line_rate=1.25</TD>
    <TD>c_rx_master_channel_idx=6</TD>
    <TD>c_rx_outclk_bufg_gt_div=1</TD>
    <TD>c_rx_outclk_frequency=62.5000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rx_outclk_source=1</TD>
    <TD>c_rx_pll_type=2</TD>
    <TD>c_rx_recclk_output=0x000000000000000000000000000000000000000000000000</TD>
    <TD>c_rx_refclk_frequency=125</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rx_slide_mode=0</TD>
    <TD>c_rx_user_clocking_contents=0</TD>
    <TD>c_rx_user_clocking_instance_ctrl=0</TD>
    <TD>c_rx_user_clocking_ratio_fsrc_fusrclk=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rx_user_clocking_ratio_fusrclk_fusrclk2=1</TD>
    <TD>c_rx_user_clocking_source=0</TD>
    <TD>c_rx_user_data_width=16</TD>
    <TD>c_rx_usrclk2_frequency=62.5000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rx_usrclk_frequency=62.5000000</TD>
    <TD>c_secondary_qpll_enable=0</TD>
    <TD>c_secondary_qpll_refclk_frequency=257.8125</TD>
    <TD>c_sim_cpll_cal_bypass=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_total_num_channels=1</TD>
    <TD>c_total_num_commons=0</TD>
    <TD>c_total_num_commons_example=0</TD>
    <TD>c_tx_buffbypass_mode=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_tx_buffer_bypass_instance_ctrl=0</TD>
    <TD>c_tx_buffer_mode=1</TD>
    <TD>c_tx_data_encoding=1</TD>
    <TD>c_tx_enable=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_tx_int_data_width=20</TD>
    <TD>c_tx_line_rate=1.25</TD>
    <TD>c_tx_master_channel_idx=6</TD>
    <TD>c_tx_outclk_bufg_gt_div=2</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_tx_outclk_frequency=62.5000000</TD>
    <TD>c_tx_outclk_source=4</TD>
    <TD>c_tx_pll_type=2</TD>
    <TD>c_tx_refclk_frequency=125</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_tx_user_clocking_contents=0</TD>
    <TD>c_tx_user_clocking_instance_ctrl=0</TD>
    <TD>c_tx_user_clocking_ratio_fsrc_fusrclk=1</TD>
    <TD>c_tx_user_clocking_ratio_fusrclk_fusrclk2=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_tx_user_clocking_source=0</TD>
    <TD>c_tx_user_data_width=16</TD>
    <TD>c_tx_usrclk2_frequency=62.5000000</TD>
    <TD>c_tx_usrclk_frequency=62.5000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_txprogdiv_freq_enable=1</TD>
    <TD>c_txprogdiv_freq_source=2</TD>
    <TD>c_txprogdiv_freq_val=125</TD>
    <TD>c_user_gtpowergood_delay_en=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>core_container=NA</TD>
    <TD>iptotal=1</TD>
    <TD>x_ipcorerevision=9</TD>
    <TD>x_iplanguage=VERILOG</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_iplibrary=ip</TD>
    <TD>x_ipname=gtwizard_ultrascale</TD>
    <TD>x_ipproduct=Vivado 2020.2</TD>
    <TD>x_ipsimlanguage=MIXED</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_ipversion=1.7</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>bd_926b/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>axiliteclkrate=100.0</TD>
    <TD>axisclkrate=100.0</TD>
    <TD>clockselection=Sync</TD>
    <TD>component_name=design_1_axi_ethernet_3_0</TD>
</TR><TR ALIGN='LEFT'>    <TD>core_container=NA</TD>
    <TD>diffclk_board_interface=Custom</TD>
    <TD>drpclkrate=50.0</TD>
    <TD>enable_1588=false</TD>
</TR><TR ALIGN='LEFT'>    <TD>enable_1588_1step=false</TD>
    <TD>enable_avb=false</TD>
    <TD>enable_lvds=false</TD>
    <TD>enable_pfc=false</TD>
</TR><TR ALIGN='LEFT'>    <TD>enableasyncsgmii=false</TD>
    <TD>ethernet_board_interface=Custom</TD>
    <TD>frame_filter=false</TD>
    <TD>gt_type=GTH</TD>
</TR><TR ALIGN='LEFT'>    <TD>gtinex=false</TD>
    <TD>gtlocation=X0Y5</TD>
    <TD>gtrefclkrate=125</TD>
    <TD>gtrefclksrc=clk0</TD>
</TR><TR ALIGN='LEFT'>    <TD>include_io=true</TD>
    <TD>instantiatebitslice0=false</TD>
    <TD>iptotal=1</TD>
    <TD>lvdsclkrate=125</TD>
</TR><TR ALIGN='LEFT'>    <TD>mcast_extend=false</TD>
    <TD>mdio_board_interface=Custom</TD>
    <TD>number_of_table_entries=4</TD>
    <TD>phy_type=SGMII</TD>
</TR><TR ALIGN='LEFT'>    <TD>phyaddr=17</TD>
    <TD>phyrst_board_interface=Custom</TD>
    <TD>phyrst_board_interface_dummy_port=Custom</TD>
    <TD>processor_mode=true</TD>
</TR><TR ALIGN='LEFT'>    <TD>rxcsum=None</TD>
    <TD>rxlane0_placement=DIFF_PAIR_0</TD>
    <TD>rxlane1_placement=DIFF_PAIR_1</TD>
    <TD>rxmem=4k</TD>
</TR><TR ALIGN='LEFT'>    <TD>rxnibblebitslice0used=false</TD>
    <TD>rxvlan_strp=false</TD>
    <TD>rxvlan_tag=false</TD>
    <TD>rxvlan_tran=false</TD>
</TR><TR ALIGN='LEFT'>    <TD>simulation_mode=false</TD>
    <TD>speed_1_2p5=1G</TD>
    <TD>statistics_counters=true</TD>
    <TD>statistics_reset=false</TD>
</TR><TR ALIGN='LEFT'>    <TD>statistics_width=64bit</TD>
    <TD>supportlevel=0</TD>
    <TD>timer_clk_period=4000</TD>
    <TD>timer_format=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>transceivercontrol=false</TD>
    <TD>tx_in_upper_nibble=true</TD>
    <TD>txcsum=None</TD>
    <TD>txlane0_placement=DIFF_PAIR_0</TD>
</TR><TR ALIGN='LEFT'>    <TD>txlane1_placement=DIFF_PAIR_1</TD>
    <TD>txmem=4k</TD>
    <TD>txvlan_strp=false</TD>
    <TD>txvlan_tag=false</TD>
</TR><TR ALIGN='LEFT'>    <TD>txvlan_tran=false</TD>
    <TD>use_board_flow=false</TD>
    <TD>x_ipcorerevision=1</TD>
    <TD>x_iplanguage=VERILOG</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_iplibrary=ip</TD>
    <TD>x_iplicense=eth_avb_endpoint@2015.04(design_linking)</TD>
    <TD>x_ipname=axi_ethernet</TD>
    <TD>x_ipproduct=Vivado 2020.2</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipsimlanguage=MIXED</TD>
    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_ipversion=7.2</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>bd_926b_mac_0_block/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>c_1588=0</TD>
    <TD>c_add_filter=false</TD>
    <TD>c_addr_width=12</TD>
    <TD>c_at_entries=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_avb=false</TD>
    <TD>c_axilite_freq=150.00</TD>
    <TD>c_cntr_rst=false</TD>
    <TD>c_component_name=bd_926b_mac_0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_data_rate=1_Gbps</TD>
    <TD>c_family=zynquplus</TD>
    <TD>c_half_duplex=false</TD>
    <TD>c_has_host=true</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_mdio=true</TD>
    <TD>c_has_stats=true</TD>
    <TD>c_int_clk_src=User_Clk2</TD>
    <TD>c_int_mode_type=SGMII</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_mac_speed=TRI_SPEED</TD>
    <TD>c_mdio_external=false</TD>
    <TD>c_mii_io=true</TD>
    <TD>c_num_stats=34</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_pfc=false</TD>
    <TD>c_physical_interface=INTERNAL</TD>
    <TD>c_rx_inband_ts_enable=false</TD>
    <TD>c_rx_vec_width=79</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_stats_width=64</TD>
    <TD>c_tx_inband_cf_enable=false</TD>
    <TD>c_tx_tuser_width=1</TD>
    <TD>c_tx_vec_width=79</TD>
</TR><TR ALIGN='LEFT'>    <TD>core_container=NA</TD>
    <TD>iptotal=1</TD>
    <TD>x_ipcorerevision=17</TD>
    <TD>x_iplanguage=VERILOG</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_iplibrary=ip</TD>
    <TD>x_iplicense=eth_avb_endpoint@2015.04(design_linking)</TD>
    <TD>x_ipname=tri_mode_ethernet_mac</TD>
    <TD>x_ipproduct=Vivado 2020.2</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipsimlanguage=MIXED</TD>
    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_ipversion=9.0</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>bd_926b_pcs_pma_0_gt_gtwizard_top/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>c_channel_enable=000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000</TD>
    <TD>c_common_scaling_factor=1</TD>
    <TD>c_cpll_vco_frequency=2500.0</TD>
    <TD>c_enable_common_usrclk=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_force_commons=0</TD>
    <TD>c_freerun_frequency=50.0</TD>
    <TD>c_gt_rev=57</TD>
    <TD>c_gt_type=2</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_include_cpll_cal=2</TD>
    <TD>c_locate_common=0</TD>
    <TD>c_locate_in_system_ibert_core=2</TD>
    <TD>c_locate_reset_controller=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_locate_rx_buffer_bypass_controller=0</TD>
    <TD>c_locate_rx_user_clocking=1</TD>
    <TD>c_locate_tx_buffer_bypass_controller=0</TD>
    <TD>c_locate_tx_user_clocking=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_locate_user_data_width_sizing=0</TD>
    <TD>c_pcie_coreclk_freq=250</TD>
    <TD>c_pcie_enable=0</TD>
    <TD>c_reset_controller_instance_ctrl=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_reset_sequence_interval=0</TD>
    <TD>c_rx_buffbypass_mode=0</TD>
    <TD>c_rx_buffer_bypass_instance_ctrl=0</TD>
    <TD>c_rx_buffer_mode=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rx_cb_disp=00000000</TD>
    <TD>c_rx_cb_k=00000000</TD>
    <TD>c_rx_cb_len_seq=1</TD>
    <TD>c_rx_cb_max_level=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rx_cb_num_seq=0</TD>
    <TD>c_rx_cb_val=00000000000000000000000000000000000000000000000000000000000000000000000000000000</TD>
    <TD>c_rx_cc_disp=00000000</TD>
    <TD>c_rx_cc_enable=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rx_cc_k=00000000</TD>
    <TD>c_rx_cc_len_seq=1</TD>
    <TD>c_rx_cc_num_seq=0</TD>
    <TD>c_rx_cc_periodicity=5000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rx_cc_val=00000000000000000000000000000000000000000000000000000000000000000000000000000000</TD>
    <TD>c_rx_comma_m_enable=1</TD>
    <TD>c_rx_comma_m_val=1010000011</TD>
    <TD>c_rx_comma_p_enable=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rx_comma_p_val=0101111100</TD>
    <TD>c_rx_data_decoding=1</TD>
    <TD>c_rx_enable=1</TD>
    <TD>c_rx_int_data_width=20</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rx_line_rate=1.25</TD>
    <TD>c_rx_master_channel_idx=5</TD>
    <TD>c_rx_outclk_bufg_gt_div=1</TD>
    <TD>c_rx_outclk_frequency=62.5000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rx_outclk_source=1</TD>
    <TD>c_rx_pll_type=2</TD>
    <TD>c_rx_recclk_output=0x000000000000000000000000000000000000000000000000</TD>
    <TD>c_rx_refclk_frequency=125</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rx_slide_mode=0</TD>
    <TD>c_rx_user_clocking_contents=0</TD>
    <TD>c_rx_user_clocking_instance_ctrl=0</TD>
    <TD>c_rx_user_clocking_ratio_fsrc_fusrclk=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rx_user_clocking_ratio_fusrclk_fusrclk2=1</TD>
    <TD>c_rx_user_clocking_source=0</TD>
    <TD>c_rx_user_data_width=16</TD>
    <TD>c_rx_usrclk2_frequency=62.5000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rx_usrclk_frequency=62.5000000</TD>
    <TD>c_secondary_qpll_enable=0</TD>
    <TD>c_secondary_qpll_refclk_frequency=257.8125</TD>
    <TD>c_sim_cpll_cal_bypass=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_total_num_channels=1</TD>
    <TD>c_total_num_commons=0</TD>
    <TD>c_total_num_commons_example=0</TD>
    <TD>c_tx_buffbypass_mode=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_tx_buffer_bypass_instance_ctrl=0</TD>
    <TD>c_tx_buffer_mode=1</TD>
    <TD>c_tx_data_encoding=1</TD>
    <TD>c_tx_enable=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_tx_int_data_width=20</TD>
    <TD>c_tx_line_rate=1.25</TD>
    <TD>c_tx_master_channel_idx=5</TD>
    <TD>c_tx_outclk_bufg_gt_div=2</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_tx_outclk_frequency=62.5000000</TD>
    <TD>c_tx_outclk_source=4</TD>
    <TD>c_tx_pll_type=2</TD>
    <TD>c_tx_refclk_frequency=125</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_tx_user_clocking_contents=0</TD>
    <TD>c_tx_user_clocking_instance_ctrl=0</TD>
    <TD>c_tx_user_clocking_ratio_fsrc_fusrclk=1</TD>
    <TD>c_tx_user_clocking_ratio_fusrclk_fusrclk2=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_tx_user_clocking_source=0</TD>
    <TD>c_tx_user_data_width=16</TD>
    <TD>c_tx_usrclk2_frequency=62.5000000</TD>
    <TD>c_tx_usrclk_frequency=62.5000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_txprogdiv_freq_enable=1</TD>
    <TD>c_txprogdiv_freq_source=2</TD>
    <TD>c_txprogdiv_freq_val=125</TD>
    <TD>c_user_gtpowergood_delay_en=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>core_container=NA</TD>
    <TD>iptotal=1</TD>
    <TD>x_ipcorerevision=9</TD>
    <TD>x_iplanguage=VERILOG</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_iplibrary=ip</TD>
    <TD>x_ipname=gtwizard_ultrascale</TD>
    <TD>x_ipproduct=Vivado 2020.2</TD>
    <TD>x_ipsimlanguage=MIXED</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_ipversion=1.7</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>bd_929b/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>axiliteclkrate=100.0</TD>
    <TD>axisclkrate=100.0</TD>
    <TD>clockselection=Sync</TD>
    <TD>component_name=design_1_axi_ethernet_0_0</TD>
</TR><TR ALIGN='LEFT'>    <TD>core_container=NA</TD>
    <TD>diffclk_board_interface=Custom</TD>
    <TD>drpclkrate=50.0</TD>
    <TD>enable_1588=false</TD>
</TR><TR ALIGN='LEFT'>    <TD>enable_1588_1step=false</TD>
    <TD>enable_avb=false</TD>
    <TD>enable_lvds=false</TD>
    <TD>enable_pfc=false</TD>
</TR><TR ALIGN='LEFT'>    <TD>enableasyncsgmii=false</TD>
    <TD>ethernet_board_interface=Custom</TD>
    <TD>frame_filter=false</TD>
    <TD>gt_type=GTH</TD>
</TR><TR ALIGN='LEFT'>    <TD>gtinex=false</TD>
    <TD>gtlocation=X0Y4</TD>
    <TD>gtrefclkrate=125</TD>
    <TD>gtrefclksrc=clk0</TD>
</TR><TR ALIGN='LEFT'>    <TD>include_io=true</TD>
    <TD>instantiatebitslice0=false</TD>
    <TD>iptotal=1</TD>
    <TD>lvdsclkrate=125</TD>
</TR><TR ALIGN='LEFT'>    <TD>mcast_extend=false</TD>
    <TD>mdio_board_interface=Custom</TD>
    <TD>number_of_table_entries=4</TD>
    <TD>phy_type=SGMII</TD>
</TR><TR ALIGN='LEFT'>    <TD>phyaddr=16</TD>
    <TD>phyrst_board_interface=Custom</TD>
    <TD>phyrst_board_interface_dummy_port=Custom</TD>
    <TD>processor_mode=true</TD>
</TR><TR ALIGN='LEFT'>    <TD>rxcsum=None</TD>
    <TD>rxlane0_placement=DIFF_PAIR_0</TD>
    <TD>rxlane1_placement=DIFF_PAIR_1</TD>
    <TD>rxmem=4k</TD>
</TR><TR ALIGN='LEFT'>    <TD>rxnibblebitslice0used=false</TD>
    <TD>rxvlan_strp=false</TD>
    <TD>rxvlan_tag=false</TD>
    <TD>rxvlan_tran=false</TD>
</TR><TR ALIGN='LEFT'>    <TD>simulation_mode=false</TD>
    <TD>speed_1_2p5=1G</TD>
    <TD>statistics_counters=true</TD>
    <TD>statistics_reset=false</TD>
</TR><TR ALIGN='LEFT'>    <TD>statistics_width=64bit</TD>
    <TD>supportlevel=1</TD>
    <TD>timer_clk_period=4000</TD>
    <TD>timer_format=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>transceivercontrol=false</TD>
    <TD>tx_in_upper_nibble=true</TD>
    <TD>txcsum=None</TD>
    <TD>txlane0_placement=DIFF_PAIR_0</TD>
</TR><TR ALIGN='LEFT'>    <TD>txlane1_placement=DIFF_PAIR_1</TD>
    <TD>txmem=4k</TD>
    <TD>txvlan_strp=false</TD>
    <TD>txvlan_tag=false</TD>
</TR><TR ALIGN='LEFT'>    <TD>txvlan_tran=false</TD>
    <TD>use_board_flow=false</TD>
    <TD>x_ipcorerevision=1</TD>
    <TD>x_iplanguage=VERILOG</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_iplibrary=ip</TD>
    <TD>x_iplicense=eth_avb_endpoint@2015.04(design_linking)</TD>
    <TD>x_ipname=axi_ethernet</TD>
    <TD>x_ipproduct=Vivado 2020.2</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipsimlanguage=MIXED</TD>
    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_ipversion=7.2</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>bd_929b_mac_0_block/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>c_1588=0</TD>
    <TD>c_add_filter=false</TD>
    <TD>c_addr_width=12</TD>
    <TD>c_at_entries=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_avb=false</TD>
    <TD>c_axilite_freq=150.00</TD>
    <TD>c_cntr_rst=false</TD>
    <TD>c_component_name=bd_929b_mac_0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_data_rate=1_Gbps</TD>
    <TD>c_family=zynquplus</TD>
    <TD>c_half_duplex=false</TD>
    <TD>c_has_host=true</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_mdio=true</TD>
    <TD>c_has_stats=true</TD>
    <TD>c_int_clk_src=User_Clk2</TD>
    <TD>c_int_mode_type=SGMII</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_mac_speed=TRI_SPEED</TD>
    <TD>c_mdio_external=false</TD>
    <TD>c_mii_io=true</TD>
    <TD>c_num_stats=34</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_pfc=false</TD>
    <TD>c_physical_interface=INTERNAL</TD>
    <TD>c_rx_inband_ts_enable=false</TD>
    <TD>c_rx_vec_width=79</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_stats_width=64</TD>
    <TD>c_tx_inband_cf_enable=false</TD>
    <TD>c_tx_tuser_width=1</TD>
    <TD>c_tx_vec_width=79</TD>
</TR><TR ALIGN='LEFT'>    <TD>core_container=NA</TD>
    <TD>iptotal=1</TD>
    <TD>x_ipcorerevision=17</TD>
    <TD>x_iplanguage=VERILOG</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_iplibrary=ip</TD>
    <TD>x_iplicense=eth_avb_endpoint@2015.04(design_linking)</TD>
    <TD>x_ipname=tri_mode_ethernet_mac</TD>
    <TD>x_ipproduct=Vivado 2020.2</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipsimlanguage=MIXED</TD>
    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_ipversion=9.0</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>bd_929b_pcs_pma_0_gt_gtwizard_top/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>c_channel_enable=000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000</TD>
    <TD>c_common_scaling_factor=1</TD>
    <TD>c_cpll_vco_frequency=2500.0</TD>
    <TD>c_enable_common_usrclk=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_force_commons=0</TD>
    <TD>c_freerun_frequency=50.0</TD>
    <TD>c_gt_rev=57</TD>
    <TD>c_gt_type=2</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_include_cpll_cal=2</TD>
    <TD>c_locate_common=0</TD>
    <TD>c_locate_in_system_ibert_core=2</TD>
    <TD>c_locate_reset_controller=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_locate_rx_buffer_bypass_controller=0</TD>
    <TD>c_locate_rx_user_clocking=1</TD>
    <TD>c_locate_tx_buffer_bypass_controller=0</TD>
    <TD>c_locate_tx_user_clocking=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_locate_user_data_width_sizing=0</TD>
    <TD>c_pcie_coreclk_freq=250</TD>
    <TD>c_pcie_enable=0</TD>
    <TD>c_reset_controller_instance_ctrl=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_reset_sequence_interval=0</TD>
    <TD>c_rx_buffbypass_mode=0</TD>
    <TD>c_rx_buffer_bypass_instance_ctrl=0</TD>
    <TD>c_rx_buffer_mode=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rx_cb_disp=00000000</TD>
    <TD>c_rx_cb_k=00000000</TD>
    <TD>c_rx_cb_len_seq=1</TD>
    <TD>c_rx_cb_max_level=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rx_cb_num_seq=0</TD>
    <TD>c_rx_cb_val=00000000000000000000000000000000000000000000000000000000000000000000000000000000</TD>
    <TD>c_rx_cc_disp=00000000</TD>
    <TD>c_rx_cc_enable=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rx_cc_k=00000000</TD>
    <TD>c_rx_cc_len_seq=1</TD>
    <TD>c_rx_cc_num_seq=0</TD>
    <TD>c_rx_cc_periodicity=5000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rx_cc_val=00000000000000000000000000000000000000000000000000000000000000000000000000000000</TD>
    <TD>c_rx_comma_m_enable=1</TD>
    <TD>c_rx_comma_m_val=1010000011</TD>
    <TD>c_rx_comma_p_enable=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rx_comma_p_val=0101111100</TD>
    <TD>c_rx_data_decoding=1</TD>
    <TD>c_rx_enable=1</TD>
    <TD>c_rx_int_data_width=20</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rx_line_rate=1.25</TD>
    <TD>c_rx_master_channel_idx=4</TD>
    <TD>c_rx_outclk_bufg_gt_div=1</TD>
    <TD>c_rx_outclk_frequency=62.5000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rx_outclk_source=1</TD>
    <TD>c_rx_pll_type=2</TD>
    <TD>c_rx_recclk_output=0x000000000000000000000000000000000000000000000000</TD>
    <TD>c_rx_refclk_frequency=125</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rx_slide_mode=0</TD>
    <TD>c_rx_user_clocking_contents=0</TD>
    <TD>c_rx_user_clocking_instance_ctrl=0</TD>
    <TD>c_rx_user_clocking_ratio_fsrc_fusrclk=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rx_user_clocking_ratio_fusrclk_fusrclk2=1</TD>
    <TD>c_rx_user_clocking_source=0</TD>
    <TD>c_rx_user_data_width=16</TD>
    <TD>c_rx_usrclk2_frequency=62.5000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rx_usrclk_frequency=62.5000000</TD>
    <TD>c_secondary_qpll_enable=0</TD>
    <TD>c_secondary_qpll_refclk_frequency=257.8125</TD>
    <TD>c_sim_cpll_cal_bypass=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_total_num_channels=1</TD>
    <TD>c_total_num_commons=0</TD>
    <TD>c_total_num_commons_example=0</TD>
    <TD>c_tx_buffbypass_mode=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_tx_buffer_bypass_instance_ctrl=0</TD>
    <TD>c_tx_buffer_mode=1</TD>
    <TD>c_tx_data_encoding=1</TD>
    <TD>c_tx_enable=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_tx_int_data_width=20</TD>
    <TD>c_tx_line_rate=1.25</TD>
    <TD>c_tx_master_channel_idx=4</TD>
    <TD>c_tx_outclk_bufg_gt_div=2</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_tx_outclk_frequency=62.5000000</TD>
    <TD>c_tx_outclk_source=4</TD>
    <TD>c_tx_pll_type=2</TD>
    <TD>c_tx_refclk_frequency=125</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_tx_user_clocking_contents=0</TD>
    <TD>c_tx_user_clocking_instance_ctrl=0</TD>
    <TD>c_tx_user_clocking_ratio_fsrc_fusrclk=1</TD>
    <TD>c_tx_user_clocking_ratio_fusrclk_fusrclk2=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_tx_user_clocking_source=0</TD>
    <TD>c_tx_user_data_width=16</TD>
    <TD>c_tx_usrclk2_frequency=62.5000000</TD>
    <TD>c_tx_usrclk_frequency=62.5000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_txprogdiv_freq_enable=1</TD>
    <TD>c_txprogdiv_freq_source=2</TD>
    <TD>c_txprogdiv_freq_val=125</TD>
    <TD>c_user_gtpowergood_delay_en=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>core_container=NA</TD>
    <TD>iptotal=1</TD>
    <TD>x_ipcorerevision=9</TD>
    <TD>x_iplanguage=VERILOG</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_iplibrary=ip</TD>
    <TD>x_ipname=gtwizard_ultrascale</TD>
    <TD>x_ipproduct=Vivado 2020.2</TD>
    <TD>x_ipsimlanguage=MIXED</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_ipversion=1.7</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>canfd_v3_0_1/10</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>c_c2s_mtbf_stages=4</TD>
    <TD>c_einj_mode=0</TD>
    <TD>c_en_apb=0</TD>
    <TD>c_family=zynquplus</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_is_niso=0</TD>
    <TD>c_rx_fifo_0_depth=64</TD>
    <TD>c_rx_fifo_1_depth=64</TD>
    <TD>c_s2c_mtbf_stages=2</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_s_axi_addr_width=15</TD>
    <TD>c_s_axi_data_width=32</TD>
    <TD>core_container=false</TD>
    <TD>en_rx_fifo_1=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>iptotal=1</TD>
    <TD>num_of_rx_mb_buf=48</TD>
    <TD>num_of_tx_buf=8</TD>
    <TD>rx_mode=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipcorerevision=1</TD>
    <TD>x_iplanguage=VERILOG</TD>
    <TD>x_iplibrary=ip</TD>
    <TD>x_iplicense=canfd@2020.05(bought)</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipname=canfd</TD>
    <TD>x_ipproduct=Vivado 2020.2</TD>
    <TD>x_ipsimlanguage=MIXED</TD>
    <TD>x_ipvendor=xilinx.com</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipversion=3.0</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>canfd_v3_0_1/11</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>c_c2s_mtbf_stages=4</TD>
    <TD>c_einj_mode=0</TD>
    <TD>c_en_apb=0</TD>
    <TD>c_family=zynquplus</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_is_niso=0</TD>
    <TD>c_rx_fifo_0_depth=64</TD>
    <TD>c_rx_fifo_1_depth=64</TD>
    <TD>c_s2c_mtbf_stages=2</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_s_axi_addr_width=15</TD>
    <TD>c_s_axi_data_width=32</TD>
    <TD>core_container=false</TD>
    <TD>en_rx_fifo_1=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>iptotal=1</TD>
    <TD>num_of_rx_mb_buf=48</TD>
    <TD>num_of_tx_buf=8</TD>
    <TD>rx_mode=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipcorerevision=1</TD>
    <TD>x_iplanguage=VERILOG</TD>
    <TD>x_iplibrary=ip</TD>
    <TD>x_iplicense=canfd@2020.05(bought)</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipname=canfd</TD>
    <TD>x_ipproduct=Vivado 2020.2</TD>
    <TD>x_ipsimlanguage=MIXED</TD>
    <TD>x_ipvendor=xilinx.com</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipversion=3.0</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>canfd_v3_0_1/12</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>c_c2s_mtbf_stages=4</TD>
    <TD>c_einj_mode=0</TD>
    <TD>c_en_apb=0</TD>
    <TD>c_family=zynquplus</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_is_niso=0</TD>
    <TD>c_rx_fifo_0_depth=64</TD>
    <TD>c_rx_fifo_1_depth=64</TD>
    <TD>c_s2c_mtbf_stages=2</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_s_axi_addr_width=15</TD>
    <TD>c_s_axi_data_width=32</TD>
    <TD>core_container=false</TD>
    <TD>en_rx_fifo_1=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>iptotal=1</TD>
    <TD>num_of_rx_mb_buf=48</TD>
    <TD>num_of_tx_buf=8</TD>
    <TD>rx_mode=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipcorerevision=1</TD>
    <TD>x_iplanguage=VERILOG</TD>
    <TD>x_iplibrary=ip</TD>
    <TD>x_iplicense=canfd@2020.05(bought)</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipname=canfd</TD>
    <TD>x_ipproduct=Vivado 2020.2</TD>
    <TD>x_ipsimlanguage=MIXED</TD>
    <TD>x_ipvendor=xilinx.com</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipversion=3.0</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>canfd_v3_0_1/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>c_c2s_mtbf_stages=4</TD>
    <TD>c_einj_mode=0</TD>
    <TD>c_en_apb=0</TD>
    <TD>c_family=zynquplus</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_is_niso=0</TD>
    <TD>c_rx_fifo_0_depth=64</TD>
    <TD>c_rx_fifo_1_depth=64</TD>
    <TD>c_s2c_mtbf_stages=2</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_s_axi_addr_width=15</TD>
    <TD>c_s_axi_data_width=32</TD>
    <TD>core_container=false</TD>
    <TD>en_rx_fifo_1=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>iptotal=1</TD>
    <TD>num_of_rx_mb_buf=48</TD>
    <TD>num_of_tx_buf=8</TD>
    <TD>rx_mode=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipcorerevision=1</TD>
    <TD>x_iplanguage=VERILOG</TD>
    <TD>x_iplibrary=ip</TD>
    <TD>x_iplicense=canfd@2020.05(bought)</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipname=canfd</TD>
    <TD>x_ipproduct=Vivado 2020.2</TD>
    <TD>x_ipsimlanguage=MIXED</TD>
    <TD>x_ipvendor=xilinx.com</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipversion=3.0</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>canfd_v3_0_1/2</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>c_c2s_mtbf_stages=4</TD>
    <TD>c_einj_mode=0</TD>
    <TD>c_en_apb=0</TD>
    <TD>c_family=zynquplus</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_is_niso=0</TD>
    <TD>c_rx_fifo_0_depth=64</TD>
    <TD>c_rx_fifo_1_depth=64</TD>
    <TD>c_s2c_mtbf_stages=2</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_s_axi_addr_width=15</TD>
    <TD>c_s_axi_data_width=32</TD>
    <TD>core_container=false</TD>
    <TD>en_rx_fifo_1=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>iptotal=1</TD>
    <TD>num_of_rx_mb_buf=48</TD>
    <TD>num_of_tx_buf=8</TD>
    <TD>rx_mode=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipcorerevision=1</TD>
    <TD>x_iplanguage=VERILOG</TD>
    <TD>x_iplibrary=ip</TD>
    <TD>x_iplicense=canfd@2020.05(bought)</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipname=canfd</TD>
    <TD>x_ipproduct=Vivado 2020.2</TD>
    <TD>x_ipsimlanguage=MIXED</TD>
    <TD>x_ipvendor=xilinx.com</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipversion=3.0</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>canfd_v3_0_1/3</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>c_c2s_mtbf_stages=4</TD>
    <TD>c_einj_mode=0</TD>
    <TD>c_en_apb=0</TD>
    <TD>c_family=zynquplus</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_is_niso=0</TD>
    <TD>c_rx_fifo_0_depth=64</TD>
    <TD>c_rx_fifo_1_depth=64</TD>
    <TD>c_s2c_mtbf_stages=2</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_s_axi_addr_width=15</TD>
    <TD>c_s_axi_data_width=32</TD>
    <TD>core_container=false</TD>
    <TD>en_rx_fifo_1=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>iptotal=1</TD>
    <TD>num_of_rx_mb_buf=48</TD>
    <TD>num_of_tx_buf=8</TD>
    <TD>rx_mode=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipcorerevision=1</TD>
    <TD>x_iplanguage=VERILOG</TD>
    <TD>x_iplibrary=ip</TD>
    <TD>x_iplicense=canfd@2020.05(bought)</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipname=canfd</TD>
    <TD>x_ipproduct=Vivado 2020.2</TD>
    <TD>x_ipsimlanguage=MIXED</TD>
    <TD>x_ipvendor=xilinx.com</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipversion=3.0</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>canfd_v3_0_1/4</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>c_c2s_mtbf_stages=4</TD>
    <TD>c_einj_mode=0</TD>
    <TD>c_en_apb=0</TD>
    <TD>c_family=zynquplus</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_is_niso=0</TD>
    <TD>c_rx_fifo_0_depth=64</TD>
    <TD>c_rx_fifo_1_depth=64</TD>
    <TD>c_s2c_mtbf_stages=2</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_s_axi_addr_width=15</TD>
    <TD>c_s_axi_data_width=32</TD>
    <TD>core_container=false</TD>
    <TD>en_rx_fifo_1=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>iptotal=1</TD>
    <TD>num_of_rx_mb_buf=48</TD>
    <TD>num_of_tx_buf=8</TD>
    <TD>rx_mode=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipcorerevision=1</TD>
    <TD>x_iplanguage=VERILOG</TD>
    <TD>x_iplibrary=ip</TD>
    <TD>x_iplicense=canfd@2020.05(bought)</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipname=canfd</TD>
    <TD>x_ipproduct=Vivado 2020.2</TD>
    <TD>x_ipsimlanguage=MIXED</TD>
    <TD>x_ipvendor=xilinx.com</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipversion=3.0</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>canfd_v3_0_1/5</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>c_c2s_mtbf_stages=4</TD>
    <TD>c_einj_mode=0</TD>
    <TD>c_en_apb=0</TD>
    <TD>c_family=zynquplus</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_is_niso=0</TD>
    <TD>c_rx_fifo_0_depth=64</TD>
    <TD>c_rx_fifo_1_depth=64</TD>
    <TD>c_s2c_mtbf_stages=2</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_s_axi_addr_width=15</TD>
    <TD>c_s_axi_data_width=32</TD>
    <TD>core_container=false</TD>
    <TD>en_rx_fifo_1=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>iptotal=1</TD>
    <TD>num_of_rx_mb_buf=48</TD>
    <TD>num_of_tx_buf=8</TD>
    <TD>rx_mode=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipcorerevision=1</TD>
    <TD>x_iplanguage=VERILOG</TD>
    <TD>x_iplibrary=ip</TD>
    <TD>x_iplicense=canfd@2020.05(bought)</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipname=canfd</TD>
    <TD>x_ipproduct=Vivado 2020.2</TD>
    <TD>x_ipsimlanguage=MIXED</TD>
    <TD>x_ipvendor=xilinx.com</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipversion=3.0</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>canfd_v3_0_1/6</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>c_c2s_mtbf_stages=4</TD>
    <TD>c_einj_mode=0</TD>
    <TD>c_en_apb=0</TD>
    <TD>c_family=zynquplus</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_is_niso=0</TD>
    <TD>c_rx_fifo_0_depth=64</TD>
    <TD>c_rx_fifo_1_depth=64</TD>
    <TD>c_s2c_mtbf_stages=2</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_s_axi_addr_width=15</TD>
    <TD>c_s_axi_data_width=32</TD>
    <TD>core_container=false</TD>
    <TD>en_rx_fifo_1=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>iptotal=1</TD>
    <TD>num_of_rx_mb_buf=48</TD>
    <TD>num_of_tx_buf=8</TD>
    <TD>rx_mode=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipcorerevision=1</TD>
    <TD>x_iplanguage=VERILOG</TD>
    <TD>x_iplibrary=ip</TD>
    <TD>x_iplicense=canfd@2020.05(bought)</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipname=canfd</TD>
    <TD>x_ipproduct=Vivado 2020.2</TD>
    <TD>x_ipsimlanguage=MIXED</TD>
    <TD>x_ipvendor=xilinx.com</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipversion=3.0</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>canfd_v3_0_1/7</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>c_c2s_mtbf_stages=4</TD>
    <TD>c_einj_mode=0</TD>
    <TD>c_en_apb=0</TD>
    <TD>c_family=zynquplus</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_is_niso=0</TD>
    <TD>c_rx_fifo_0_depth=64</TD>
    <TD>c_rx_fifo_1_depth=64</TD>
    <TD>c_s2c_mtbf_stages=2</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_s_axi_addr_width=15</TD>
    <TD>c_s_axi_data_width=32</TD>
    <TD>core_container=false</TD>
    <TD>en_rx_fifo_1=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>iptotal=1</TD>
    <TD>num_of_rx_mb_buf=48</TD>
    <TD>num_of_tx_buf=8</TD>
    <TD>rx_mode=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipcorerevision=1</TD>
    <TD>x_iplanguage=VERILOG</TD>
    <TD>x_iplibrary=ip</TD>
    <TD>x_iplicense=canfd@2020.05(bought)</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipname=canfd</TD>
    <TD>x_ipproduct=Vivado 2020.2</TD>
    <TD>x_ipsimlanguage=MIXED</TD>
    <TD>x_ipvendor=xilinx.com</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipversion=3.0</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>canfd_v3_0_1/8</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>c_c2s_mtbf_stages=4</TD>
    <TD>c_einj_mode=0</TD>
    <TD>c_en_apb=0</TD>
    <TD>c_family=zynquplus</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_is_niso=0</TD>
    <TD>c_rx_fifo_0_depth=64</TD>
    <TD>c_rx_fifo_1_depth=64</TD>
    <TD>c_s2c_mtbf_stages=2</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_s_axi_addr_width=15</TD>
    <TD>c_s_axi_data_width=32</TD>
    <TD>core_container=false</TD>
    <TD>en_rx_fifo_1=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>iptotal=1</TD>
    <TD>num_of_rx_mb_buf=48</TD>
    <TD>num_of_tx_buf=8</TD>
    <TD>rx_mode=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipcorerevision=1</TD>
    <TD>x_iplanguage=VERILOG</TD>
    <TD>x_iplibrary=ip</TD>
    <TD>x_iplicense=canfd@2020.05(bought)</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipname=canfd</TD>
    <TD>x_ipproduct=Vivado 2020.2</TD>
    <TD>x_ipsimlanguage=MIXED</TD>
    <TD>x_ipvendor=xilinx.com</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipversion=3.0</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>canfd_v3_0_1/9</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>c_c2s_mtbf_stages=4</TD>
    <TD>c_einj_mode=0</TD>
    <TD>c_en_apb=0</TD>
    <TD>c_family=zynquplus</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_is_niso=0</TD>
    <TD>c_rx_fifo_0_depth=64</TD>
    <TD>c_rx_fifo_1_depth=64</TD>
    <TD>c_s2c_mtbf_stages=2</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_s_axi_addr_width=15</TD>
    <TD>c_s_axi_data_width=32</TD>
    <TD>core_container=false</TD>
    <TD>en_rx_fifo_1=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>iptotal=1</TD>
    <TD>num_of_rx_mb_buf=48</TD>
    <TD>num_of_tx_buf=8</TD>
    <TD>rx_mode=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipcorerevision=1</TD>
    <TD>x_iplanguage=VERILOG</TD>
    <TD>x_iplibrary=ip</TD>
    <TD>x_iplicense=canfd@2020.05(bought)</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipname=canfd</TD>
    <TD>x_ipproduct=Vivado 2020.2</TD>
    <TD>x_ipsimlanguage=MIXED</TD>
    <TD>x_ipvendor=xilinx.com</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipversion=3.0</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>clk_wiz_v6_0_6_0_0/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>clkin1_period=10.000</TD>
    <TD>clkin2_period=10.000</TD>
    <TD>clock_mgr_type=NA</TD>
    <TD>component_name=design_1_clk_wiz_0_0</TD>
</TR><TR ALIGN='LEFT'>    <TD>core_container=NA</TD>
    <TD>enable_axi=0</TD>
    <TD>feedback_source=FDBK_AUTO</TD>
    <TD>feedback_type=SINGLE</TD>
</TR><TR ALIGN='LEFT'>    <TD>iptotal=1</TD>
    <TD>manual_override=false</TD>
    <TD>num_out_clk=4</TD>
    <TD>primitive=MMCM</TD>
</TR><TR ALIGN='LEFT'>    <TD>use_dyn_phase_shift=false</TD>
    <TD>use_dyn_reconfig=false</TD>
    <TD>use_inclk_stopped=false</TD>
    <TD>use_inclk_switchover=false</TD>
</TR><TR ALIGN='LEFT'>    <TD>use_locked=false</TD>
    <TD>use_max_i_jitter=false</TD>
    <TD>use_min_o_jitter=false</TD>
    <TD>use_phase_alignment=false</TD>
</TR><TR ALIGN='LEFT'>    <TD>use_power_down=false</TD>
    <TD>use_reset=false</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>clk_wiz_v6_0_6_0_0/2</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>clkin1_period=10.000</TD>
    <TD>clkin2_period=10.000</TD>
    <TD>clock_mgr_type=NA</TD>
    <TD>component_name=design_1_clk_wiz_1_0</TD>
</TR><TR ALIGN='LEFT'>    <TD>core_container=NA</TD>
    <TD>enable_axi=0</TD>
    <TD>feedback_source=FDBK_AUTO</TD>
    <TD>feedback_type=SINGLE</TD>
</TR><TR ALIGN='LEFT'>    <TD>iptotal=1</TD>
    <TD>manual_override=false</TD>
    <TD>num_out_clk=2</TD>
    <TD>primitive=PLL</TD>
</TR><TR ALIGN='LEFT'>    <TD>use_dyn_phase_shift=false</TD>
    <TD>use_dyn_reconfig=false</TD>
    <TD>use_inclk_stopped=false</TD>
    <TD>use_inclk_switchover=false</TD>
</TR><TR ALIGN='LEFT'>    <TD>use_locked=false</TD>
    <TD>use_max_i_jitter=false</TD>
    <TD>use_min_o_jitter=false</TD>
    <TD>use_phase_alignment=false</TD>
</TR><TR ALIGN='LEFT'>    <TD>use_power_down=false</TD>
    <TD>use_reset=false</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>clu/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>c_m_axi_clu_addr_addr_width=64</TD>
    <TD>c_m_axi_clu_addr_aruser_width=1</TD>
    <TD>c_m_axi_clu_addr_awuser_width=1</TD>
    <TD>c_m_axi_clu_addr_buser_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_m_axi_clu_addr_cache_value=0011</TD>
    <TD>c_m_axi_clu_addr_data_width=32</TD>
    <TD>c_m_axi_clu_addr_id_width=1</TD>
    <TD>c_m_axi_clu_addr_prot_value=000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_m_axi_clu_addr_ruser_width=1</TD>
    <TD>c_m_axi_clu_addr_user_value=0x00000000</TD>
    <TD>c_m_axi_clu_addr_wuser_width=1</TD>
    <TD>c_m_axi_ps_ddr_addr_width=64</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_m_axi_ps_ddr_aruser_width=1</TD>
    <TD>c_m_axi_ps_ddr_awuser_width=1</TD>
    <TD>c_m_axi_ps_ddr_buser_width=1</TD>
    <TD>c_m_axi_ps_ddr_cache_value=0011</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_m_axi_ps_ddr_data_width=32</TD>
    <TD>c_m_axi_ps_ddr_id_width=1</TD>
    <TD>c_m_axi_ps_ddr_prot_value=000</TD>
    <TD>c_m_axi_ps_ddr_ruser_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_m_axi_ps_ddr_user_value=0x00000000</TD>
    <TD>c_m_axi_ps_ddr_wuser_width=1</TD>
    <TD>c_s_axi_en_addr_width=8</TD>
    <TD>c_s_axi_en_data_width=32</TD>
</TR><TR ALIGN='LEFT'>    <TD>core_container=NA</TD>
    <TD>iptotal=1</TD>
    <TD>x_ipcorerevision=2112815767</TD>
    <TD>x_iplanguage=VERILOG</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_iplibrary=hls</TD>
    <TD>x_ipname=clu</TD>
    <TD>x_ipproduct=Vivado 2020.2</TD>
    <TD>x_ipsimlanguage=MIXED</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_ipversion=1.0</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>gig_ethernet_pcs_pma_v16_2_1/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>c_1588=0</TD>
    <TD>c_8_or_9_family=true</TD>
    <TD>c_architecture=zynquplus</TD>
    <TD>c_clock_selection=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_component_name=bd_53da_pcs_pma_0</TD>
    <TD>c_drpclkrate=50.0</TD>
    <TD>c_dynamic_switching=false</TD>
    <TD>c_elaboration_transient_dir=[user-defined]</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_emac_if_temac=true</TD>
    <TD>c_enable_async_lvds=false</TD>
    <TD>c_enable_async_lvds_rx_only=false</TD>
    <TD>c_enable_async_sgmii=false</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_enable_tx_userclk_reset_port=true</TD>
    <TD>c_family=zynquplus</TD>
    <TD>c_gt_dmonitorout_width=16</TD>
    <TD>c_gt_drpaddr_width=10</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_gt_loc=X0Y6</TD>
    <TD>c_gt_rxmonitorout_width=8</TD>
    <TD>c_gt_txdiffctrl_width=5</TD>
    <TD>c_gt_type=GTH</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_gtinex=false</TD>
    <TD>c_has_an=TRUE</TD>
    <TD>c_has_axil=false</TD>
    <TD>c_has_ext_mdio=true</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_mdio=TRUE</TD>
    <TD>c_instantiatebitslice0=false</TD>
    <TD>c_is_2_5g=false</TD>
    <TD>c_is_sgmii=true</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_num_of_lanes=1</TD>
    <TD>c_refclk_src=clk0</TD>
    <TD>c_refclkrate=125</TD>
    <TD>c_rx_gmii_clk_src=TXOUTCLK</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rxlane0_placement=DIFF_PAIR_0</TD>
    <TD>c_rxlane1_placement=DIFF_PAIR_1</TD>
    <TD>c_rxnibblebitslice0used=false</TD>
    <TD>c_sgmii_fabric_buffer=true</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_sgmii_phy_mode=FALSE</TD>
    <TD>c_sub_core_name=bd_53da_pcs_pma_0_gt</TD>
    <TD>c_support_level=false</TD>
    <TD>c_transceiver_type=GTHE4</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_transceivercontrol=false</TD>
    <TD>c_tx_in_upper_nibble=1</TD>
    <TD>c_txlane0_placement=DIFF_PAIR_0</TD>
    <TD>c_txlane1_placement=DIFF_PAIR_1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_use_lvds=false</TD>
    <TD>c_use_tbi=false</TD>
    <TD>c_use_transceiver=true</TD>
    <TD>c_xdevicefamily=xczu5ev</TD>
</TR><TR ALIGN='LEFT'>    <TD>characterization=false</TD>
    <TD>core_container=false</TD>
    <TD>example_simulation=0</TD>
    <TD>gt_rx_byte_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>iptotal=1</TD>
    <TD>x_ipcorerevision=1</TD>
    <TD>x_iplanguage=VERILOG</TD>
    <TD>x_iplibrary=ip</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipname=gig_ethernet_pcs_pma</TD>
    <TD>x_ipproduct=Vivado 2020.2</TD>
    <TD>x_ipsimlanguage=MIXED</TD>
    <TD>x_ipvendor=xilinx.com</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipversion=16.2</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>gig_ethernet_pcs_pma_v16_2_1/2</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>c_1588=0</TD>
    <TD>c_8_or_9_family=true</TD>
    <TD>c_architecture=zynquplus</TD>
    <TD>c_clock_selection=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_component_name=bd_926b_pcs_pma_0</TD>
    <TD>c_drpclkrate=50.0</TD>
    <TD>c_dynamic_switching=false</TD>
    <TD>c_elaboration_transient_dir=[user-defined]</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_emac_if_temac=true</TD>
    <TD>c_enable_async_lvds=false</TD>
    <TD>c_enable_async_lvds_rx_only=false</TD>
    <TD>c_enable_async_sgmii=false</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_enable_tx_userclk_reset_port=true</TD>
    <TD>c_family=zynquplus</TD>
    <TD>c_gt_dmonitorout_width=16</TD>
    <TD>c_gt_drpaddr_width=10</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_gt_loc=X0Y5</TD>
    <TD>c_gt_rxmonitorout_width=8</TD>
    <TD>c_gt_txdiffctrl_width=5</TD>
    <TD>c_gt_type=GTH</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_gtinex=false</TD>
    <TD>c_has_an=TRUE</TD>
    <TD>c_has_axil=false</TD>
    <TD>c_has_ext_mdio=true</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_mdio=TRUE</TD>
    <TD>c_instantiatebitslice0=false</TD>
    <TD>c_is_2_5g=false</TD>
    <TD>c_is_sgmii=true</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_num_of_lanes=1</TD>
    <TD>c_refclk_src=clk0</TD>
    <TD>c_refclkrate=125</TD>
    <TD>c_rx_gmii_clk_src=TXOUTCLK</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rxlane0_placement=DIFF_PAIR_0</TD>
    <TD>c_rxlane1_placement=DIFF_PAIR_1</TD>
    <TD>c_rxnibblebitslice0used=false</TD>
    <TD>c_sgmii_fabric_buffer=true</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_sgmii_phy_mode=FALSE</TD>
    <TD>c_sub_core_name=bd_926b_pcs_pma_0_gt</TD>
    <TD>c_support_level=false</TD>
    <TD>c_transceiver_type=GTHE4</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_transceivercontrol=false</TD>
    <TD>c_tx_in_upper_nibble=1</TD>
    <TD>c_txlane0_placement=DIFF_PAIR_0</TD>
    <TD>c_txlane1_placement=DIFF_PAIR_1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_use_lvds=false</TD>
    <TD>c_use_tbi=false</TD>
    <TD>c_use_transceiver=true</TD>
    <TD>c_xdevicefamily=xczu5ev</TD>
</TR><TR ALIGN='LEFT'>    <TD>characterization=false</TD>
    <TD>core_container=false</TD>
    <TD>example_simulation=0</TD>
    <TD>gt_rx_byte_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>iptotal=1</TD>
    <TD>x_ipcorerevision=1</TD>
    <TD>x_iplanguage=VERILOG</TD>
    <TD>x_iplibrary=ip</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipname=gig_ethernet_pcs_pma</TD>
    <TD>x_ipproduct=Vivado 2020.2</TD>
    <TD>x_ipsimlanguage=MIXED</TD>
    <TD>x_ipvendor=xilinx.com</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipversion=16.2</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>gig_ethernet_pcs_pma_v16_2_1/3</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>c_1588=0</TD>
    <TD>c_8_or_9_family=true</TD>
    <TD>c_architecture=zynquplus</TD>
    <TD>c_clock_selection=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_component_name=bd_929b_pcs_pma_0</TD>
    <TD>c_drpclkrate=50.0</TD>
    <TD>c_dynamic_switching=false</TD>
    <TD>c_elaboration_transient_dir=[user-defined]</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_emac_if_temac=true</TD>
    <TD>c_enable_async_lvds=false</TD>
    <TD>c_enable_async_lvds_rx_only=false</TD>
    <TD>c_enable_async_sgmii=false</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_enable_tx_userclk_reset_port=true</TD>
    <TD>c_family=zynquplus</TD>
    <TD>c_gt_dmonitorout_width=16</TD>
    <TD>c_gt_drpaddr_width=10</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_gt_loc=X0Y4</TD>
    <TD>c_gt_rxmonitorout_width=8</TD>
    <TD>c_gt_txdiffctrl_width=5</TD>
    <TD>c_gt_type=GTH</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_gtinex=false</TD>
    <TD>c_has_an=TRUE</TD>
    <TD>c_has_axil=false</TD>
    <TD>c_has_ext_mdio=true</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_mdio=TRUE</TD>
    <TD>c_instantiatebitslice0=false</TD>
    <TD>c_is_2_5g=false</TD>
    <TD>c_is_sgmii=true</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_num_of_lanes=1</TD>
    <TD>c_refclk_src=clk0</TD>
    <TD>c_refclkrate=125</TD>
    <TD>c_rx_gmii_clk_src=TXOUTCLK</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rxlane0_placement=DIFF_PAIR_0</TD>
    <TD>c_rxlane1_placement=DIFF_PAIR_1</TD>
    <TD>c_rxnibblebitslice0used=false</TD>
    <TD>c_sgmii_fabric_buffer=true</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_sgmii_phy_mode=FALSE</TD>
    <TD>c_sub_core_name=bd_929b_pcs_pma_0_gt</TD>
    <TD>c_support_level=true</TD>
    <TD>c_transceiver_type=GTHE4</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_transceivercontrol=false</TD>
    <TD>c_tx_in_upper_nibble=1</TD>
    <TD>c_txlane0_placement=DIFF_PAIR_0</TD>
    <TD>c_txlane1_placement=DIFF_PAIR_1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_use_lvds=false</TD>
    <TD>c_use_tbi=false</TD>
    <TD>c_use_transceiver=true</TD>
    <TD>c_xdevicefamily=xczu5ev</TD>
</TR><TR ALIGN='LEFT'>    <TD>characterization=false</TD>
    <TD>core_container=false</TD>
    <TD>example_simulation=0</TD>
    <TD>gt_rx_byte_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>iptotal=1</TD>
    <TD>x_ipcorerevision=1</TD>
    <TD>x_iplanguage=VERILOG</TD>
    <TD>x_iplibrary=ip</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipname=gig_ethernet_pcs_pma</TD>
    <TD>x_ipproduct=Vivado 2020.2</TD>
    <TD>x_ipsimlanguage=MIXED</TD>
    <TD>x_ipvendor=xilinx.com</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipversion=16.2</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>gmii_to_rgmii_v4_1_0/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>c_external_clock=false</TD>
    <TD>c_phyaddr=8</TD>
    <TD>c_support_level=true</TD>
    <TD>c_use_idelay_ctrl=true</TD>
</TR><TR ALIGN='LEFT'>    <TD>core_container=false</TD>
    <TD>iptotal=1</TD>
    <TD>x_ipcorerevision=0</TD>
    <TD>x_iplanguage=VERILOG</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_iplibrary=ip</TD>
    <TD>x_ipname=gmii_to_rgmii</TD>
    <TD>x_ipproduct=Vivado 2020.2</TD>
    <TD>x_ipsimlanguage=MIXED</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_ipversion=4.1</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>gmii_to_rgmii_v4_1_0/2</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>c_external_clock=false</TD>
    <TD>c_phyaddr=9</TD>
    <TD>c_support_level=false</TD>
    <TD>c_use_idelay_ctrl=true</TD>
</TR><TR ALIGN='LEFT'>    <TD>core_container=false</TD>
    <TD>iptotal=1</TD>
    <TD>x_ipcorerevision=0</TD>
    <TD>x_iplanguage=VERILOG</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_iplibrary=ip</TD>
    <TD>x_ipname=gmii_to_rgmii</TD>
    <TD>x_ipproduct=Vivado 2020.2</TD>
    <TD>x_ipsimlanguage=MIXED</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_ipversion=4.1</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>gmii_to_rgmii_v4_1_0/3</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>c_external_clock=false</TD>
    <TD>c_phyaddr=10</TD>
    <TD>c_support_level=false</TD>
    <TD>c_use_idelay_ctrl=true</TD>
</TR><TR ALIGN='LEFT'>    <TD>core_container=false</TD>
    <TD>iptotal=1</TD>
    <TD>x_ipcorerevision=0</TD>
    <TD>x_iplanguage=VERILOG</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_iplibrary=ip</TD>
    <TD>x_ipname=gmii_to_rgmii</TD>
    <TD>x_ipproduct=Vivado 2020.2</TD>
    <TD>x_ipsimlanguage=MIXED</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_ipversion=4.1</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>hls_ip_2020_2/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>core_container=NA</TD>
    <TD>hls_input_arch=others</TD>
    <TD>hls_input_clock=10.000000</TD>
    <TD>hls_input_fixed=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>hls_input_float=0</TD>
    <TD>hls_input_part=xczu5ev-sfvc784-2-i</TD>
    <TD>hls_input_type=c</TD>
    <TD>hls_syn_clock=5.658000</TD>
</TR><TR ALIGN='LEFT'>    <TD>hls_syn_dsp=0</TD>
    <TD>hls_syn_ff=419</TD>
    <TD>hls_syn_lat=0</TD>
    <TD>hls_syn_lut=889</TD>
</TR><TR ALIGN='LEFT'>    <TD>hls_syn_mem=0</TD>
    <TD>hls_syn_tpt=none</TD>
    <TD>hls_version=2020_2</TD>
    <TD>iptotal=1</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>hls_ip_2022_2/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>core_container=NA</TD>
    <TD>hls_input_arch=others</TD>
    <TD>hls_input_clock=10.000000</TD>
    <TD>hls_input_fixed=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>hls_input_float=0</TD>
    <TD>hls_input_part=xczu5ev-sfvc784-2-i</TD>
    <TD>hls_input_type=c</TD>
    <TD>hls_syn_clock=7.587000</TD>
</TR><TR ALIGN='LEFT'>    <TD>hls_syn_dsp=0</TD>
    <TD>hls_syn_ff=7678</TD>
    <TD>hls_syn_lat=-1</TD>
    <TD>hls_syn_lut=14914</TD>
</TR><TR ALIGN='LEFT'>    <TD>hls_syn_mem=1</TD>
    <TD>hls_syn_tpt=none</TD>
    <TD>hls_version=2022_2</TD>
    <TD>iptotal=1</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>hls_ip_2022_2/2</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>core_container=NA</TD>
    <TD>hls_input_arch=dataflow</TD>
    <TD>hls_input_clock=10.000000</TD>
    <TD>hls_input_fixed=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>hls_input_float=0</TD>
    <TD>hls_input_part=xczu5ev-sfvc784-2-i</TD>
    <TD>hls_input_type=cxx</TD>
    <TD>hls_syn_clock=7.300000</TD>
</TR><TR ALIGN='LEFT'>    <TD>hls_syn_dsp=0</TD>
    <TD>hls_syn_ff=21169</TD>
    <TD>hls_syn_lat=-1</TD>
    <TD>hls_syn_lut=27245</TD>
</TR><TR ALIGN='LEFT'>    <TD>hls_syn_mem=4</TD>
    <TD>hls_syn_tpt=-1</TD>
    <TD>hls_version=2022_2</TD>
    <TD>iptotal=3</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>mac_logger/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>c_m_axi_fifo_axi_full_addr_width=64</TD>
    <TD>c_m_axi_fifo_axi_full_aruser_width=1</TD>
    <TD>c_m_axi_fifo_axi_full_awuser_width=1</TD>
    <TD>c_m_axi_fifo_axi_full_buser_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_m_axi_fifo_axi_full_cache_value=0011</TD>
    <TD>c_m_axi_fifo_axi_full_data_width=32</TD>
    <TD>c_m_axi_fifo_axi_full_id_width=1</TD>
    <TD>c_m_axi_fifo_axi_full_prot_value=000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_m_axi_fifo_axi_full_ruser_width=1</TD>
    <TD>c_m_axi_fifo_axi_full_user_value=0x00000000</TD>
    <TD>c_m_axi_fifo_axi_full_wuser_width=1</TD>
    <TD>c_m_axi_mac_fifo_addr_width=64</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_m_axi_mac_fifo_aruser_width=1</TD>
    <TD>c_m_axi_mac_fifo_awuser_width=1</TD>
    <TD>c_m_axi_mac_fifo_buser_width=1</TD>
    <TD>c_m_axi_mac_fifo_cache_value=0011</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_m_axi_mac_fifo_data_width=32</TD>
    <TD>c_m_axi_mac_fifo_id_width=1</TD>
    <TD>c_m_axi_mac_fifo_prot_value=000</TD>
    <TD>c_m_axi_mac_fifo_ruser_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_m_axi_mac_fifo_user_value=0x00000000</TD>
    <TD>c_m_axi_mac_fifo_wuser_width=1</TD>
    <TD>c_m_axi_ps_addr_width=64</TD>
    <TD>c_m_axi_ps_aruser_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_m_axi_ps_awuser_width=1</TD>
    <TD>c_m_axi_ps_buser_width=1</TD>
    <TD>c_m_axi_ps_cache_value=0011</TD>
    <TD>c_m_axi_ps_data_width=64</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_m_axi_ps_id_width=1</TD>
    <TD>c_m_axi_ps_prot_value=000</TD>
    <TD>c_m_axi_ps_ruser_width=1</TD>
    <TD>c_m_axi_ps_user_value=0x00000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_m_axi_ps_wuser_width=1</TD>
    <TD>c_s_axi_axilites_addr_width=10</TD>
    <TD>c_s_axi_axilites_data_width=32</TD>
    <TD>core_container=NA</TD>
</TR><TR ALIGN='LEFT'>    <TD>iptotal=1</TD>
    <TD>x_ipcorerevision=2112819837</TD>
    <TD>x_iplanguage=VERILOG</TD>
    <TD>x_iplibrary=hls</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipname=mac_logger</TD>
    <TD>x_ipproduct=Vivado 2020.2</TD>
    <TD>x_ipsimlanguage=MIXED</TD>
    <TD>x_ipvendor=xilinx.com</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipversion=1.0</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>mac_logger/2</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>c_m_axi_fifo_axi_full_addr_width=64</TD>
    <TD>c_m_axi_fifo_axi_full_aruser_width=1</TD>
    <TD>c_m_axi_fifo_axi_full_awuser_width=1</TD>
    <TD>c_m_axi_fifo_axi_full_buser_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_m_axi_fifo_axi_full_cache_value=0011</TD>
    <TD>c_m_axi_fifo_axi_full_data_width=32</TD>
    <TD>c_m_axi_fifo_axi_full_id_width=1</TD>
    <TD>c_m_axi_fifo_axi_full_prot_value=000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_m_axi_fifo_axi_full_ruser_width=1</TD>
    <TD>c_m_axi_fifo_axi_full_user_value=0x00000000</TD>
    <TD>c_m_axi_fifo_axi_full_wuser_width=1</TD>
    <TD>c_m_axi_mac_fifo_addr_width=64</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_m_axi_mac_fifo_aruser_width=1</TD>
    <TD>c_m_axi_mac_fifo_awuser_width=1</TD>
    <TD>c_m_axi_mac_fifo_buser_width=1</TD>
    <TD>c_m_axi_mac_fifo_cache_value=0011</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_m_axi_mac_fifo_data_width=32</TD>
    <TD>c_m_axi_mac_fifo_id_width=1</TD>
    <TD>c_m_axi_mac_fifo_prot_value=000</TD>
    <TD>c_m_axi_mac_fifo_ruser_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_m_axi_mac_fifo_user_value=0x00000000</TD>
    <TD>c_m_axi_mac_fifo_wuser_width=1</TD>
    <TD>c_m_axi_ps_addr_width=64</TD>
    <TD>c_m_axi_ps_aruser_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_m_axi_ps_awuser_width=1</TD>
    <TD>c_m_axi_ps_buser_width=1</TD>
    <TD>c_m_axi_ps_cache_value=0011</TD>
    <TD>c_m_axi_ps_data_width=64</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_m_axi_ps_id_width=1</TD>
    <TD>c_m_axi_ps_prot_value=000</TD>
    <TD>c_m_axi_ps_ruser_width=1</TD>
    <TD>c_m_axi_ps_user_value=0x00000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_m_axi_ps_wuser_width=1</TD>
    <TD>c_s_axi_axilites_addr_width=10</TD>
    <TD>c_s_axi_axilites_data_width=32</TD>
    <TD>core_container=NA</TD>
</TR><TR ALIGN='LEFT'>    <TD>iptotal=1</TD>
    <TD>x_ipcorerevision=2112819837</TD>
    <TD>x_iplanguage=VERILOG</TD>
    <TD>x_iplibrary=hls</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipname=mac_logger</TD>
    <TD>x_ipproduct=Vivado 2020.2</TD>
    <TD>x_ipsimlanguage=MIXED</TD>
    <TD>x_ipvendor=xilinx.com</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipversion=1.0</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>mac_logger/3</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>c_m_axi_fifo_axi_full_addr_width=64</TD>
    <TD>c_m_axi_fifo_axi_full_aruser_width=1</TD>
    <TD>c_m_axi_fifo_axi_full_awuser_width=1</TD>
    <TD>c_m_axi_fifo_axi_full_buser_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_m_axi_fifo_axi_full_cache_value=0011</TD>
    <TD>c_m_axi_fifo_axi_full_data_width=32</TD>
    <TD>c_m_axi_fifo_axi_full_id_width=1</TD>
    <TD>c_m_axi_fifo_axi_full_prot_value=000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_m_axi_fifo_axi_full_ruser_width=1</TD>
    <TD>c_m_axi_fifo_axi_full_user_value=0x00000000</TD>
    <TD>c_m_axi_fifo_axi_full_wuser_width=1</TD>
    <TD>c_m_axi_mac_fifo_addr_width=64</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_m_axi_mac_fifo_aruser_width=1</TD>
    <TD>c_m_axi_mac_fifo_awuser_width=1</TD>
    <TD>c_m_axi_mac_fifo_buser_width=1</TD>
    <TD>c_m_axi_mac_fifo_cache_value=0011</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_m_axi_mac_fifo_data_width=32</TD>
    <TD>c_m_axi_mac_fifo_id_width=1</TD>
    <TD>c_m_axi_mac_fifo_prot_value=000</TD>
    <TD>c_m_axi_mac_fifo_ruser_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_m_axi_mac_fifo_user_value=0x00000000</TD>
    <TD>c_m_axi_mac_fifo_wuser_width=1</TD>
    <TD>c_m_axi_ps_addr_width=64</TD>
    <TD>c_m_axi_ps_aruser_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_m_axi_ps_awuser_width=1</TD>
    <TD>c_m_axi_ps_buser_width=1</TD>
    <TD>c_m_axi_ps_cache_value=0011</TD>
    <TD>c_m_axi_ps_data_width=64</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_m_axi_ps_id_width=1</TD>
    <TD>c_m_axi_ps_prot_value=000</TD>
    <TD>c_m_axi_ps_ruser_width=1</TD>
    <TD>c_m_axi_ps_user_value=0x00000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_m_axi_ps_wuser_width=1</TD>
    <TD>c_s_axi_axilites_addr_width=10</TD>
    <TD>c_s_axi_axilites_data_width=32</TD>
    <TD>core_container=NA</TD>
</TR><TR ALIGN='LEFT'>    <TD>iptotal=1</TD>
    <TD>x_ipcorerevision=2112819837</TD>
    <TD>x_iplanguage=VERILOG</TD>
    <TD>x_iplibrary=hls</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipname=mac_logger</TD>
    <TD>x_ipproduct=Vivado 2020.2</TD>
    <TD>x_ipsimlanguage=MIXED</TD>
    <TD>x_ipvendor=xilinx.com</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipversion=1.0</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>proc_sys_reset/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>c_aux_reset_high=0</TD>
    <TD>c_aux_rst_width=4</TD>
    <TD>c_ext_reset_high=0</TD>
    <TD>c_ext_rst_width=4</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_family=zynquplus</TD>
    <TD>c_num_bus_rst=1</TD>
    <TD>c_num_interconnect_aresetn=1</TD>
    <TD>c_num_perp_aresetn=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_num_perp_rst=1</TD>
    <TD>core_container=NA</TD>
    <TD>iptotal=1</TD>
    <TD>x_ipcorerevision=13</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_iplanguage=VERILOG</TD>
    <TD>x_iplibrary=ip</TD>
    <TD>x_ipname=proc_sys_reset</TD>
    <TD>x_ipproduct=Vivado 2020.2</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipsimlanguage=MIXED</TD>
    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_ipversion=5.0</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>proc_sys_reset/2</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>c_aux_reset_high=0</TD>
    <TD>c_aux_rst_width=4</TD>
    <TD>c_ext_reset_high=0</TD>
    <TD>c_ext_rst_width=4</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_family=zynquplus</TD>
    <TD>c_num_bus_rst=1</TD>
    <TD>c_num_interconnect_aresetn=1</TD>
    <TD>c_num_perp_aresetn=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_num_perp_rst=1</TD>
    <TD>core_container=NA</TD>
    <TD>iptotal=1</TD>
    <TD>x_ipcorerevision=13</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_iplanguage=VERILOG</TD>
    <TD>x_iplibrary=ip</TD>
    <TD>x_ipname=proc_sys_reset</TD>
    <TD>x_ipproduct=Vivado 2020.2</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipsimlanguage=MIXED</TD>
    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_ipversion=5.0</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>timestamp/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>c_s_axi_ts_base_addr_width=7</TD>
    <TD>c_s_axi_ts_base_data_width=32</TD>
    <TD>core_container=NA</TD>
    <TD>iptotal=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipcorerevision=2112671828</TD>
    <TD>x_iplanguage=VERILOG</TD>
    <TD>x_iplibrary=hls</TD>
    <TD>x_ipname=timestamp</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipproduct=Vivado 2020.2</TD>
    <TD>x_ipsimlanguage=MIXED</TD>
    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_ipversion=1.0</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>util_ds_buf/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>c_buf_type=BUFG_GT</TD>
    <TD>c_bufg_gt_sync=0</TD>
    <TD>c_bufgce_div=1</TD>
    <TD>c_obufds_gte5_adv=00</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_refclk_icntl_tx=00000</TD>
    <TD>c_sim_device=VERSAL_AI_CORE_ES1</TD>
    <TD>c_size=1</TD>
    <TD>core_container=NA</TD>
</TR><TR ALIGN='LEFT'>    <TD>iptotal=1</TD>
    <TD>x_ipcorerevision=23</TD>
    <TD>x_iplanguage=VERILOG</TD>
    <TD>x_iplibrary=ip</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipname=util_ds_buf</TD>
    <TD>x_ipproduct=Vivado 2020.2</TD>
    <TD>x_ipsimlanguage=MIXED</TD>
    <TD>x_ipvendor=xilinx.com</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipversion=2.1</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>util_ds_buf/2</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>c_buf_type=BUFG_GT</TD>
    <TD>c_bufg_gt_sync=0</TD>
    <TD>c_bufgce_div=1</TD>
    <TD>c_obufds_gte5_adv=00</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_refclk_icntl_tx=00000</TD>
    <TD>c_sim_device=VERSAL_AI_CORE_ES1</TD>
    <TD>c_size=1</TD>
    <TD>core_container=NA</TD>
</TR><TR ALIGN='LEFT'>    <TD>iptotal=1</TD>
    <TD>x_ipcorerevision=23</TD>
    <TD>x_iplanguage=VERILOG</TD>
    <TD>x_iplibrary=ip</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipname=util_ds_buf</TD>
    <TD>x_ipproduct=Vivado 2020.2</TD>
    <TD>x_ipsimlanguage=MIXED</TD>
    <TD>x_ipvendor=xilinx.com</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipversion=2.1</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>xpm_cdc_array_single/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>core_container=NA</TD>
    <TD>dest_sync_ff=2</TD>
    <TD>init_sync_ff=0</TD>
    <TD>iptotal=24</TD>
</TR><TR ALIGN='LEFT'>    <TD>sim_assert_chk=0</TD>
    <TD>src_input_reg=0</TD>
    <TD>version=0</TD>
    <TD>width=5</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>xpm_cdc_async_rst/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>core_container=NA</TD>
    <TD>def_val=1&apos;b1</TD>
    <TD>dest_sync_ff=2</TD>
    <TD>init_sync_ff=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>inv_def_val=1&apos;b0</TD>
    <TD>iptotal=24</TD>
    <TD>rst_active_high=0</TD>
    <TD>version=0</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>xpm_cdc_single/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>core_container=NA</TD>
    <TD>dest_sync_ff=2</TD>
    <TD>init_sync_ff=0</TD>
    <TD>iptotal=204</TD>
</TR><TR ALIGN='LEFT'>    <TD>sim_assert_chk=0</TD>
    <TD>src_input_reg=0</TD>
    <TD>version=0</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>xpm_cdc_sync_rst/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>core_container=NA</TD>
    <TD>def_val=1&apos;b1</TD>
    <TD>dest_sync_ff=4</TD>
    <TD>init=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>init_sync_ff=0</TD>
    <TD>iptotal=24</TD>
    <TD>sim_assert_chk=0</TD>
    <TD>version=0</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>xpm_fifo_axis/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>axis_data_width=53</TD>
    <TD>axis_final_data_width=53</TD>
    <TD>cascade_height=0</TD>
    <TD>cdc_sync_stages=2</TD>
</TR><TR ALIGN='LEFT'>    <TD>clocking_mode=COMMON</TD>
    <TD>core_container=NA</TD>
    <TD>ecc_mode=NO_ECC</TD>
    <TD>en_adv_feature_axis=16&apos;b0001011000000110</TD>
</TR><TR ALIGN='LEFT'>    <TD>en_adv_feature_axis_int=16&apos;b0001111000001110</TD>
    <TD>en_almost_empty_int=1&apos;b1</TD>
    <TD>en_almost_full_int=1&apos;b1</TD>
    <TD>en_data_valid_int=1&apos;b1</TD>
</TR><TR ALIGN='LEFT'>    <TD>fifo_depth=4096</TD>
    <TD>fifo_memory_type=BRAM</TD>
    <TD>iptotal=12</TD>
    <TD>log_depth_axis=12</TD>
</TR><TR ALIGN='LEFT'>    <TD>p_common_clock=1</TD>
    <TD>p_ecc_mode=0</TD>
    <TD>p_fifo_memory_type=2</TD>
    <TD>p_pkt_mode=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>packet_fifo=true</TD>
    <TD>pkt_size_lt8=1&apos;b0</TD>
    <TD>prog_empty_thresh=10</TD>
    <TD>prog_full_thresh=4000</TD>
</TR><TR ALIGN='LEFT'>    <TD>rd_data_count_width=13</TD>
    <TD>related_clocks=0</TD>
    <TD>sim_assert_chk=0</TD>
    <TD>tdata_offset=32</TD>
</TR><TR ALIGN='LEFT'>    <TD>tdata_width=32</TD>
    <TD>tdest_offset=48</TD>
    <TD>tdest_width=4</TD>
    <TD>tid_offset=44</TD>
</TR><TR ALIGN='LEFT'>    <TD>tid_width=4</TD>
    <TD>tkeep_offset=40</TD>
    <TD>tstrb_offset=36</TD>
    <TD>tuser_max_width=4047</TD>
</TR><TR ALIGN='LEFT'>    <TD>tuser_offset=52</TD>
    <TD>tuser_width=4</TD>
    <TD>use_adv_features=1606</TD>
    <TD>use_adv_features_int=826617925</TD>
</TR><TR ALIGN='LEFT'>    <TD>wr_data_count_width=13</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>xpm_fifo_base/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>wr_data_count_width=13</TD>
    <TD>both_stages_valid=3</TD>
    <TD>cascade_height=0</TD>
    <TD>cdc_dest_sync_ff=2</TD>
</TR><TR ALIGN='LEFT'>    <TD>common_clock=1</TD>
    <TD>core_container=NA</TD>
    <TD>ecc_mode=0</TD>
    <TD>en_adv_feature=16&apos;b0001111000001110</TD>
</TR><TR ALIGN='LEFT'>    <TD>en_ae=1&apos;b1</TD>
    <TD>en_af=1&apos;b1</TD>
    <TD>en_dvld=1&apos;b1</TD>
    <TD>en_of=1&apos;b0</TD>
</TR><TR ALIGN='LEFT'>    <TD>en_pe=1&apos;b1</TD>
    <TD>en_pf=1&apos;b1</TD>
    <TD>en_rdc=1&apos;b1</TD>
    <TD>en_uf=1&apos;b0</TD>
</TR><TR ALIGN='LEFT'>    <TD>en_wack=1&apos;b0</TD>
    <TD>en_wdc=1&apos;b1</TD>
    <TD>enable_ecc=0</TD>
    <TD>fg_eq_asym_dout=1&apos;b0</TD>
</TR><TR ALIGN='LEFT'>    <TD>fifo_mem_type=2</TD>
    <TD>fifo_memory_type=2</TD>
    <TD>fifo_read_depth=4096</TD>
    <TD>fifo_read_latency=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>fifo_size=217088</TD>
    <TD>fifo_write_depth=4096</TD>
    <TD>full_reset_value=1</TD>
    <TD>full_rst_val=1&apos;b1</TD>
</TR><TR ALIGN='LEFT'>    <TD>invalid=0</TD>
    <TD>iptotal=18</TD>
    <TD>pe_thresh_adj=8</TD>
    <TD>pe_thresh_max=4091</TD>
</TR><TR ALIGN='LEFT'>    <TD>pe_thresh_min=5</TD>
    <TD>pf_thresh_adj=3998</TD>
    <TD>pf_thresh_max=4091</TD>
    <TD>pf_thresh_min=5</TD>
</TR><TR ALIGN='LEFT'>    <TD>prog_empty_thresh=10</TD>
    <TD>prog_full_thresh=4000</TD>
    <TD>rd_data_count_width=13</TD>
    <TD>rd_dc_width_ext=13</TD>
</TR><TR ALIGN='LEFT'>    <TD>rd_latency=2</TD>
    <TD>rd_mode=1</TD>
    <TD>rd_pntr_width=12</TD>
    <TD>read_data_width=53</TD>
</TR><TR ALIGN='LEFT'>    <TD>read_mode=1</TD>
    <TD>read_mode_ll=1</TD>
    <TD>related_clocks=0</TD>
    <TD>remove_wr_rd_prot_logic=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>sim_assert_chk=0</TD>
    <TD>stage1_valid=2</TD>
    <TD>stage2_valid=1</TD>
    <TD>use_adv_features=826617925</TD>
</TR><TR ALIGN='LEFT'>    <TD>version=0</TD>
    <TD>wakeup_time=0</TD>
    <TD>width_ratio=1</TD>
    <TD>wr_data_count_width=13</TD>
</TR><TR ALIGN='LEFT'>    <TD>wr_dc_width_ext=13</TD>
    <TD>wr_depth_log=12</TD>
    <TD>wr_pntr_width=12</TD>
    <TD>wr_rd_ratio=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>wr_width_log=6</TD>
    <TD>write_data_width=53</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>xpm_fifo_sync/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>cascade_height=0</TD>
    <TD>core_container=NA</TD>
    <TD>dout_reset_value=0</TD>
    <TD>ecc_mode=no_ecc</TD>
</TR><TR ALIGN='LEFT'>    <TD>en_adv_feature_sync=16&apos;b0000000000000000</TD>
    <TD>fifo_memory_type=distributed</TD>
    <TD>fifo_read_latency=1</TD>
    <TD>fifo_write_depth=512</TD>
</TR><TR ALIGN='LEFT'>    <TD>full_reset_value=0</TD>
    <TD>iptotal=6</TD>
    <TD>p_common_clock=1</TD>
    <TD>p_ecc_mode=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>p_fifo_memory_type=1</TD>
    <TD>p_read_mode=1</TD>
    <TD>p_wakeup_time=2</TD>
    <TD>prog_empty_thresh=10</TD>
</TR><TR ALIGN='LEFT'>    <TD>prog_full_thresh=10</TD>
    <TD>rd_data_count_width=1</TD>
    <TD>read_data_width=22</TD>
    <TD>read_mode=fwft</TD>
</TR><TR ALIGN='LEFT'>    <TD>sim_assert_chk=0</TD>
    <TD>use_adv_features=0</TD>
    <TD>wakeup_time=0</TD>
    <TD>wr_data_count_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>write_data_width=22</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>xpm_memory_base/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>write_data_width=22</TD>
    <TD>addr_width_a=10</TD>
    <TD>addr_width_b=10</TD>
    <TD>auto_sleep_time=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>byte_write_width_a=32</TD>
    <TD>byte_write_width_b=32</TD>
    <TD>cascade_height=0</TD>
    <TD>clocking_mode=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>core_container=NA</TD>
    <TD>ecc_mode=0</TD>
    <TD>iptotal=66</TD>
    <TD>max_num_char=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>memory_optimization=true</TD>
    <TD>memory_primitive=2</TD>
    <TD>memory_size=32768</TD>
    <TD>memory_type=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>message_control=1</TD>
    <TD>num_char_loc=0</TD>
    <TD>p_ecc_mode=no_ecc</TD>
    <TD>p_enable_byte_write_a=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>p_enable_byte_write_b=0</TD>
    <TD>p_max_depth_data=1024</TD>
    <TD>p_memory_opt=yes</TD>
    <TD>p_memory_primitive=block</TD>
</TR><TR ALIGN='LEFT'>    <TD>p_min_width_data=32</TD>
    <TD>p_min_width_data_a=32</TD>
    <TD>p_min_width_data_b=32</TD>
    <TD>p_min_width_data_ecc=32</TD>
</TR><TR ALIGN='LEFT'>    <TD>p_min_width_data_ldw=4</TD>
    <TD>p_min_width_data_shft=32</TD>
    <TD>p_num_cols_write_a=1</TD>
    <TD>p_num_cols_write_b=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>p_num_rows_read_a=1</TD>
    <TD>p_num_rows_read_b=1</TD>
    <TD>p_num_rows_write_a=1</TD>
    <TD>p_num_rows_write_b=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>p_sdp_write_mode=no</TD>
    <TD>p_width_addr_lsb_read_a=0</TD>
    <TD>p_width_addr_lsb_read_b=0</TD>
    <TD>p_width_addr_lsb_write_a=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>p_width_addr_lsb_write_b=0</TD>
    <TD>p_width_addr_read_a=10</TD>
    <TD>p_width_addr_read_b=10</TD>
    <TD>p_width_addr_write_a=10</TD>
</TR><TR ALIGN='LEFT'>    <TD>p_width_addr_write_b=10</TD>
    <TD>p_width_col_write_a=32</TD>
    <TD>p_width_col_write_b=32</TD>
    <TD>read_data_width_a=32</TD>
</TR><TR ALIGN='LEFT'>    <TD>read_data_width_b=32</TD>
    <TD>read_latency_a=2</TD>
    <TD>read_latency_b=1</TD>
    <TD>read_reset_value_a=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>read_reset_value_b=0</TD>
    <TD>rst_mode_a=SYNC</TD>
    <TD>rst_mode_b=SYNC</TD>
    <TD>rsta_loop_iter=32</TD>
</TR><TR ALIGN='LEFT'>    <TD>rstb_loop_iter=32</TD>
    <TD>sim_assert_chk=0</TD>
    <TD>use_embedded_constraint=0</TD>
    <TD>use_mem_init=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>use_mem_init_mmi=0</TD>
    <TD>version=0</TD>
    <TD>wakeup_time=0</TD>
    <TD>write_data_width_a=32</TD>
</TR><TR ALIGN='LEFT'>    <TD>write_data_width_b=32</TD>
    <TD>write_mode_a=2</TD>
    <TD>write_mode_b=2</TD>
    <TD>write_protect=1</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>xpm_memory_sdpram/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>write_protect=1</TD>
    <TD>addr_width_a=11</TD>
    <TD>addr_width_b=11</TD>
    <TD>auto_sleep_time=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>byte_write_width_a=32</TD>
    <TD>cascade_height=0</TD>
    <TD>clocking_mode=independent_clock</TD>
    <TD>core_container=NA</TD>
</TR><TR ALIGN='LEFT'>    <TD>ecc_mode=no_ecc</TD>
    <TD>iptotal=36</TD>
    <TD>memory_optimization=true</TD>
    <TD>memory_primitive=blockram</TD>
</TR><TR ALIGN='LEFT'>    <TD>memory_size=65536</TD>
    <TD>message_control=1</TD>
    <TD>p_clocking_mode=1</TD>
    <TD>p_ecc_mode=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>p_memory_optimization=1</TD>
    <TD>p_memory_primitive=2</TD>
    <TD>p_wakeup_time=0</TD>
    <TD>p_write_mode_b=2</TD>
</TR><TR ALIGN='LEFT'>    <TD>read_data_width_b=32</TD>
    <TD>read_latency_b=1</TD>
    <TD>read_reset_value_b=0</TD>
    <TD>rst_mode_a=SYNC</TD>
</TR><TR ALIGN='LEFT'>    <TD>rst_mode_b=SYNC</TD>
    <TD>sim_assert_chk=0</TD>
    <TD>use_embedded_constraint=0</TD>
    <TD>use_mem_init=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>use_mem_init_mmi=0</TD>
    <TD>wakeup_time=disable_sleep</TD>
    <TD>write_data_width_a=32</TD>
    <TD>write_mode_b=no_change</TD>
</TR><TR ALIGN='LEFT'>    <TD>write_protect=1</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>xpm_memory_tdpram/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>write_protect=1</TD>
    <TD>addr_width_a=10</TD>
    <TD>addr_width_b=10</TD>
    <TD>auto_sleep_time=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>byte_write_width_a=36</TD>
    <TD>byte_write_width_b=36</TD>
    <TD>cascade_height=0</TD>
    <TD>clocking_mode=independent_clock</TD>
</TR><TR ALIGN='LEFT'>    <TD>core_container=NA</TD>
    <TD>ecc_mode=no_ecc</TD>
    <TD>iptotal=12</TD>
    <TD>memory_optimization=true</TD>
</TR><TR ALIGN='LEFT'>    <TD>memory_primitive=block</TD>
    <TD>memory_size=36864</TD>
    <TD>message_control=0</TD>
    <TD>p_clocking_mode=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>p_ecc_mode=0</TD>
    <TD>p_memory_optimization=1</TD>
    <TD>p_memory_primitive=2</TD>
    <TD>p_wakeup_time=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>p_write_mode_a=2</TD>
    <TD>p_write_mode_b=2</TD>
    <TD>read_data_width_a=36</TD>
    <TD>read_data_width_b=36</TD>
</TR><TR ALIGN='LEFT'>    <TD>read_latency_a=1</TD>
    <TD>read_latency_b=1</TD>
    <TD>read_reset_value_a=0</TD>
    <TD>read_reset_value_b=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>rst_mode_a=SYNC</TD>
    <TD>rst_mode_b=SYNC</TD>
    <TD>sim_assert_chk=0</TD>
    <TD>use_embedded_constraint=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>use_mem_init=1</TD>
    <TD>use_mem_init_mmi=0</TD>
    <TD>wakeup_time=disable_sleep</TD>
    <TD>write_data_width_a=36</TD>
</TR><TR ALIGN='LEFT'>    <TD>write_data_width_b=36</TD>
    <TD>write_mode_a=no_change</TD>
    <TD>write_mode_b=no_change</TD>
    <TD>write_protect=1</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>zynq_ultra_ps_e_v3_3_3_zynq_ultra_ps_e/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>c_dp_use_audio=0</TD>
    <TD>c_dp_use_video=0</TD>
    <TD>c_emio_gpio_width=4</TD>
    <TD>c_en_emio_trace=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_en_fifo_enet0=0</TD>
    <TD>c_en_fifo_enet1=0</TD>
    <TD>c_en_fifo_enet2=0</TD>
    <TD>c_en_fifo_enet3=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_maxigp0_data_width=32</TD>
    <TD>c_maxigp1_data_width=32</TD>
    <TD>c_maxigp2_data_width=32</TD>
    <TD>c_num_f2p_0_intr_inputs=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_num_f2p_1_intr_inputs=1</TD>
    <TD>c_num_fabric_resets=1</TD>
    <TD>c_pl_clk0_buf=TRUE</TD>
    <TD>c_pl_clk1_buf=TRUE</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_pl_clk2_buf=FALSE</TD>
    <TD>c_pl_clk3_buf=FALSE</TD>
    <TD>c_saxigp0_data_width=128</TD>
    <TD>c_saxigp1_data_width=128</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_saxigp2_data_width=128</TD>
    <TD>c_saxigp3_data_width=128</TD>
    <TD>c_saxigp4_data_width=128</TD>
    <TD>c_saxigp5_data_width=128</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_saxigp6_data_width=128</TD>
    <TD>c_sd0_internal_bus_width=8</TD>
    <TD>c_sd1_internal_bus_width=4</TD>
    <TD>c_trace_data_width=32</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_trace_pipeline_width=8</TD>
    <TD>c_use_debug_test=0</TD>
    <TD>c_use_diff_rw_clk_gp0=0</TD>
    <TD>c_use_diff_rw_clk_gp1=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_use_diff_rw_clk_gp2=0</TD>
    <TD>c_use_diff_rw_clk_gp3=0</TD>
    <TD>c_use_diff_rw_clk_gp4=0</TD>
    <TD>c_use_diff_rw_clk_gp5=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_use_diff_rw_clk_gp6=0</TD>
    <TD>core_container=NA</TD>
    <TD>iptotal=1</TD>
    <TD>x_ipcorerevision=3</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_iplanguage=VERILOG</TD>
    <TD>x_iplibrary=ip</TD>
    <TD>x_ipname=zynq_ultra_ps_e</TD>
    <TD>x_ipproduct=Vivado 2020.2</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipsimlanguage=MIXED</TD>
    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_ipversion=3.3</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>zynq_ultra_ps_e_v3_3_user_configuration/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>x_ipversion=3.3</TD>
    <TD>core_container=NA</TD>
    <TD>iptotal=1</TD>
    <TD>psu__acpu0__power__on=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__acpu1__power__on=1</TD>
    <TD>psu__acpu2__power__on=1</TD>
    <TD>psu__acpu3__power__on=1</TD>
    <TD>psu__actual__ip=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__can0__grp_clk__enable=0</TD>
    <TD>psu__can0__peripheral__enable=0</TD>
    <TD>psu__can0_loop_can1__enable=0</TD>
    <TD>psu__can1__grp_clk__enable=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__can1__peripheral__enable=0</TD>
    <TD>psu__crf_apb__acpu_ctrl__act_freqmhz=1316.666504</TD>
    <TD>psu__crf_apb__acpu_ctrl__divisor0=1</TD>
    <TD>psu__crf_apb__acpu_ctrl__freqmhz=1333.333</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__crf_apb__acpu_ctrl__srcsel=APLL</TD>
    <TD>psu__crf_apb__afi0_ref__enable=0</TD>
    <TD>psu__crf_apb__afi0_ref_ctrl__act_freqmhz=667</TD>
    <TD>psu__crf_apb__afi0_ref_ctrl__divisor0=2</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__crf_apb__afi0_ref_ctrl__freqmhz=667</TD>
    <TD>psu__crf_apb__afi0_ref_ctrl__srcsel=DPLL</TD>
    <TD>psu__crf_apb__afi1_ref__enable=0</TD>
    <TD>psu__crf_apb__afi1_ref_ctrl__act_freqmhz=667</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__crf_apb__afi1_ref_ctrl__divisor0=2</TD>
    <TD>psu__crf_apb__afi1_ref_ctrl__freqmhz=667</TD>
    <TD>psu__crf_apb__afi1_ref_ctrl__srcsel=DPLL</TD>
    <TD>psu__crf_apb__afi2_ref__enable=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__crf_apb__afi2_ref_ctrl__act_freqmhz=667</TD>
    <TD>psu__crf_apb__afi2_ref_ctrl__divisor0=2</TD>
    <TD>psu__crf_apb__afi2_ref_ctrl__freqmhz=667</TD>
    <TD>psu__crf_apb__afi2_ref_ctrl__srcsel=DPLL</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__crf_apb__afi3_ref__enable=0</TD>
    <TD>psu__crf_apb__afi3_ref_ctrl__act_freqmhz=667</TD>
    <TD>psu__crf_apb__afi3_ref_ctrl__divisor0=2</TD>
    <TD>psu__crf_apb__afi3_ref_ctrl__freqmhz=667</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__crf_apb__afi3_ref_ctrl__srcsel=DPLL</TD>
    <TD>psu__crf_apb__afi4_ref__enable=0</TD>
    <TD>psu__crf_apb__afi4_ref_ctrl__act_freqmhz=667</TD>
    <TD>psu__crf_apb__afi4_ref_ctrl__divisor0=2</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__crf_apb__afi4_ref_ctrl__freqmhz=667</TD>
    <TD>psu__crf_apb__afi4_ref_ctrl__srcsel=DPLL</TD>
    <TD>psu__crf_apb__afi5_ref__enable=0</TD>
    <TD>psu__crf_apb__afi5_ref_ctrl__act_freqmhz=667</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__crf_apb__afi5_ref_ctrl__divisor0=2</TD>
    <TD>psu__crf_apb__afi5_ref_ctrl__freqmhz=667</TD>
    <TD>psu__crf_apb__afi5_ref_ctrl__srcsel=DPLL</TD>
    <TD>psu__crf_apb__apll_ctrl__div2=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__crf_apb__apll_ctrl__fbdiv=79</TD>
    <TD>psu__crf_apb__apll_ctrl__srcsel=PSS_REF_CLK</TD>
    <TD>psu__crf_apb__apll_frac_cfg__enabled=0</TD>
    <TD>psu__crf_apb__apll_to_lpd_ctrl__divisor0=3</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__crf_apb__apm_ctrl__act_freqmhz=1</TD>
    <TD>psu__crf_apb__apm_ctrl__divisor0=1</TD>
    <TD>psu__crf_apb__apm_ctrl__freqmhz=1</TD>
    <TD>psu__crf_apb__dbg_fpd_ctrl__act_freqmhz=249.999954</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__crf_apb__dbg_fpd_ctrl__divisor0=2</TD>
    <TD>psu__crf_apb__dbg_fpd_ctrl__freqmhz=250</TD>
    <TD>psu__crf_apb__dbg_fpd_ctrl__srcsel=IOPLL</TD>
    <TD>psu__crf_apb__dbg_trace_ctrl__act_freqmhz=250</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__crf_apb__dbg_trace_ctrl__divisor0=5</TD>
    <TD>psu__crf_apb__dbg_trace_ctrl__freqmhz=250</TD>
    <TD>psu__crf_apb__dbg_trace_ctrl__srcsel=IOPLL</TD>
    <TD>psu__crf_apb__dbg_tstmp_ctrl__act_freqmhz=249.999954</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__crf_apb__dbg_tstmp_ctrl__divisor0=2</TD>
    <TD>psu__crf_apb__dbg_tstmp_ctrl__freqmhz=250</TD>
    <TD>psu__crf_apb__dbg_tstmp_ctrl__srcsel=IOPLL</TD>
    <TD>psu__crf_apb__ddr_ctrl__act_freqmhz=599.999878</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__crf_apb__ddr_ctrl__divisor0=2</TD>
    <TD>psu__crf_apb__ddr_ctrl__freqmhz=1200</TD>
    <TD>psu__crf_apb__ddr_ctrl__srcsel=DPLL</TD>
    <TD>psu__crf_apb__dp_audio_ref_ctrl__act_freqmhz=24.999750</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__crf_apb__dp_audio_ref_ctrl__divisor0=63</TD>
    <TD>psu__crf_apb__dp_audio_ref_ctrl__divisor1=1</TD>
    <TD>psu__crf_apb__dp_audio_ref_ctrl__freqmhz=25</TD>
    <TD>psu__crf_apb__dp_audio_ref_ctrl__srcsel=RPLL</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__crf_apb__dp_stc_ref_ctrl__act_freqmhz=26.315527</TD>
    <TD>psu__crf_apb__dp_stc_ref_ctrl__divisor0=6</TD>
    <TD>psu__crf_apb__dp_stc_ref_ctrl__divisor1=10</TD>
    <TD>psu__crf_apb__dp_stc_ref_ctrl__freqmhz=27</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__crf_apb__dp_stc_ref_ctrl__srcsel=RPLL</TD>
    <TD>psu__crf_apb__dp_video_ref_ctrl__act_freqmhz=299.997009</TD>
    <TD>psu__crf_apb__dp_video_ref_ctrl__divisor0=5</TD>
    <TD>psu__crf_apb__dp_video_ref_ctrl__divisor1=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__crf_apb__dp_video_ref_ctrl__freqmhz=300</TD>
    <TD>psu__crf_apb__dp_video_ref_ctrl__srcsel=VPLL</TD>
    <TD>psu__crf_apb__dpdma_ref_ctrl__act_freqmhz=599.999878</TD>
    <TD>psu__crf_apb__dpdma_ref_ctrl__divisor0=2</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__crf_apb__dpdma_ref_ctrl__freqmhz=600</TD>
    <TD>psu__crf_apb__dpdma_ref_ctrl__srcsel=DPLL</TD>
    <TD>psu__crf_apb__dpll_ctrl__div2=1</TD>
    <TD>psu__crf_apb__dpll_ctrl__fbdiv=72</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__crf_apb__dpll_ctrl__srcsel=PSS_REF_CLK</TD>
    <TD>psu__crf_apb__dpll_frac_cfg__enabled=0</TD>
    <TD>psu__crf_apb__dpll_to_lpd_ctrl__divisor0=3</TD>
    <TD>psu__crf_apb__gdma_ref_ctrl__act_freqmhz=599.999878</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__crf_apb__gdma_ref_ctrl__divisor0=2</TD>
    <TD>psu__crf_apb__gdma_ref_ctrl__freqmhz=600</TD>
    <TD>psu__crf_apb__gdma_ref_ctrl__srcsel=DPLL</TD>
    <TD>psu__crf_apb__gpu_ref_ctrl__act_freqmhz=599.999878</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__crf_apb__gpu_ref_ctrl__divisor0=2</TD>
    <TD>psu__crf_apb__gpu_ref_ctrl__freqmhz=600</TD>
    <TD>psu__crf_apb__gpu_ref_ctrl__srcsel=DPLL</TD>
    <TD>psu__crf_apb__pcie_ref_ctrl__act_freqmhz=249.999954</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__crf_apb__pcie_ref_ctrl__divisor0=2</TD>
    <TD>psu__crf_apb__pcie_ref_ctrl__freqmhz=250</TD>
    <TD>psu__crf_apb__pcie_ref_ctrl__srcsel=IOPLL</TD>
    <TD>psu__crf_apb__sata_ref_ctrl__act_freqmhz=249.999954</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__crf_apb__sata_ref_ctrl__divisor0=2</TD>
    <TD>psu__crf_apb__sata_ref_ctrl__freqmhz=250</TD>
    <TD>psu__crf_apb__sata_ref_ctrl__srcsel=IOPLL</TD>
    <TD>psu__crf_apb__topsw_lsbus_ctrl__act_freqmhz=99.999985</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__crf_apb__topsw_lsbus_ctrl__divisor0=5</TD>
    <TD>psu__crf_apb__topsw_lsbus_ctrl__freqmhz=100</TD>
    <TD>psu__crf_apb__topsw_lsbus_ctrl__srcsel=IOPLL</TD>
    <TD>psu__crf_apb__topsw_main_ctrl__act_freqmhz=438.888824</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__crf_apb__topsw_main_ctrl__divisor0=3</TD>
    <TD>psu__crf_apb__topsw_main_ctrl__freqmhz=533.333</TD>
    <TD>psu__crf_apb__topsw_main_ctrl__srcsel=APLL</TD>
    <TD>psu__crf_apb__vpll_ctrl__div2=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__crf_apb__vpll_ctrl__fbdiv=90</TD>
    <TD>psu__crf_apb__vpll_ctrl__srcsel=PSS_REF_CLK</TD>
    <TD>psu__crf_apb__vpll_frac_cfg__enabled=0</TD>
    <TD>psu__crf_apb__vpll_to_lpd_ctrl__divisor0=3</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__crl_apb__adma_ref_ctrl__act_freqmhz=499.999908</TD>
    <TD>psu__crl_apb__adma_ref_ctrl__divisor0=3</TD>
    <TD>psu__crl_apb__adma_ref_ctrl__freqmhz=500</TD>
    <TD>psu__crl_apb__adma_ref_ctrl__srcsel=IOPLL</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__crl_apb__afi6__enable=0</TD>
    <TD>psu__crl_apb__afi6_ref_ctrl__act_freqmhz=500</TD>
    <TD>psu__crl_apb__afi6_ref_ctrl__divisor0=3</TD>
    <TD>psu__crl_apb__afi6_ref_ctrl__freqmhz=500</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__crl_apb__afi6_ref_ctrl__srcsel=IOPLL</TD>
    <TD>psu__crl_apb__ams_ref_ctrl__act_freqmhz=49.999992</TD>
    <TD>psu__crl_apb__ams_ref_ctrl__divisor0=30</TD>
    <TD>psu__crl_apb__ams_ref_ctrl__divisor1=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__crl_apb__ams_ref_ctrl__freqmhz=50</TD>
    <TD>psu__crl_apb__ams_ref_ctrl__srcsel=IOPLL</TD>
    <TD>psu__crl_apb__can0_ref_ctrl__act_freqmhz=99.999001</TD>
    <TD>psu__crl_apb__can0_ref_ctrl__divisor0=15</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__crl_apb__can0_ref_ctrl__divisor1=1</TD>
    <TD>psu__crl_apb__can0_ref_ctrl__freqmhz=100</TD>
    <TD>psu__crl_apb__can0_ref_ctrl__srcsel=IOPLL</TD>
    <TD>psu__crl_apb__can1_ref_ctrl__act_freqmhz=99.999001</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__crl_apb__can1_ref_ctrl__divisor0=15</TD>
    <TD>psu__crl_apb__can1_ref_ctrl__divisor1=1</TD>
    <TD>psu__crl_apb__can1_ref_ctrl__freqmhz=100</TD>
    <TD>psu__crl_apb__can1_ref_ctrl__srcsel=IOPLL</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__crl_apb__cpu_r5_ctrl__act_freqmhz=499.999908</TD>
    <TD>psu__crl_apb__cpu_r5_ctrl__divisor0=3</TD>
    <TD>psu__crl_apb__cpu_r5_ctrl__freqmhz=500</TD>
    <TD>psu__crl_apb__cpu_r5_ctrl__srcsel=IOPLL</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__crl_apb__csu_pll_ctrl__act_freqmhz=180</TD>
    <TD>psu__crl_apb__csu_pll_ctrl__divisor0=3</TD>
    <TD>psu__crl_apb__csu_pll_ctrl__freqmhz=180</TD>
    <TD>psu__crl_apb__csu_pll_ctrl__srcsel=SysOsc</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__crl_apb__dbg_lpd_ctrl__act_freqmhz=249.999954</TD>
    <TD>psu__crl_apb__dbg_lpd_ctrl__divisor0=6</TD>
    <TD>psu__crl_apb__dbg_lpd_ctrl__freqmhz=250</TD>
    <TD>psu__crl_apb__dbg_lpd_ctrl__srcsel=IOPLL</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__crl_apb__debug_r5_atclk_ctrl__act_freqmhz=1000</TD>
    <TD>psu__crl_apb__debug_r5_atclk_ctrl__divisor0=6</TD>
    <TD>psu__crl_apb__debug_r5_atclk_ctrl__freqmhz=1000</TD>
    <TD>psu__crl_apb__debug_r5_atclk_ctrl__srcsel=RPLL</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__crl_apb__dll_ref_ctrl__act_freqmhz=1499.999756</TD>
    <TD>psu__crl_apb__dll_ref_ctrl__freqmhz=1500</TD>
    <TD>psu__crl_apb__dll_ref_ctrl__srcsel=IOPLL</TD>
    <TD>psu__crl_apb__gem0_ref_ctrl__act_freqmhz=124.999977</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__crl_apb__gem0_ref_ctrl__divisor0=12</TD>
    <TD>psu__crl_apb__gem0_ref_ctrl__divisor1=1</TD>
    <TD>psu__crl_apb__gem0_ref_ctrl__freqmhz=125</TD>
    <TD>psu__crl_apb__gem0_ref_ctrl__srcsel=IOPLL</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__crl_apb__gem1_ref_ctrl__act_freqmhz=124.999977</TD>
    <TD>psu__crl_apb__gem1_ref_ctrl__divisor0=12</TD>
    <TD>psu__crl_apb__gem1_ref_ctrl__divisor1=1</TD>
    <TD>psu__crl_apb__gem1_ref_ctrl__freqmhz=125</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__crl_apb__gem1_ref_ctrl__srcsel=IOPLL</TD>
    <TD>psu__crl_apb__gem2_ref_ctrl__act_freqmhz=124.999977</TD>
    <TD>psu__crl_apb__gem2_ref_ctrl__divisor0=12</TD>
    <TD>psu__crl_apb__gem2_ref_ctrl__divisor1=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__crl_apb__gem2_ref_ctrl__freqmhz=125</TD>
    <TD>psu__crl_apb__gem2_ref_ctrl__srcsel=IOPLL</TD>
    <TD>psu__crl_apb__gem3_ref_ctrl__act_freqmhz=124.999977</TD>
    <TD>psu__crl_apb__gem3_ref_ctrl__divisor0=12</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__crl_apb__gem3_ref_ctrl__divisor1=1</TD>
    <TD>psu__crl_apb__gem3_ref_ctrl__freqmhz=125</TD>
    <TD>psu__crl_apb__gem3_ref_ctrl__srcsel=IOPLL</TD>
    <TD>psu__crl_apb__gem_tsu_ref_ctrl__act_freqmhz=249.999954</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__crl_apb__gem_tsu_ref_ctrl__divisor0=6</TD>
    <TD>psu__crl_apb__gem_tsu_ref_ctrl__divisor1=1</TD>
    <TD>psu__crl_apb__gem_tsu_ref_ctrl__freqmhz=250</TD>
    <TD>psu__crl_apb__gem_tsu_ref_ctrl__srcsel=IOPLL</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__crl_apb__i2c0_ref_ctrl__act_freqmhz=99.999985</TD>
    <TD>psu__crl_apb__i2c0_ref_ctrl__divisor0=15</TD>
    <TD>psu__crl_apb__i2c0_ref_ctrl__divisor1=1</TD>
    <TD>psu__crl_apb__i2c0_ref_ctrl__freqmhz=100</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__crl_apb__i2c0_ref_ctrl__srcsel=IOPLL</TD>
    <TD>psu__crl_apb__i2c1_ref_ctrl__act_freqmhz=99.999985</TD>
    <TD>psu__crl_apb__i2c1_ref_ctrl__divisor0=15</TD>
    <TD>psu__crl_apb__i2c1_ref_ctrl__divisor1=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__crl_apb__i2c1_ref_ctrl__freqmhz=100</TD>
    <TD>psu__crl_apb__i2c1_ref_ctrl__srcsel=IOPLL</TD>
    <TD>psu__crl_apb__iopll_ctrl__div2=1</TD>
    <TD>psu__crl_apb__iopll_ctrl__fbdiv=90</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__crl_apb__iopll_ctrl__srcsel=PSS_REF_CLK</TD>
    <TD>psu__crl_apb__iopll_frac_cfg__enabled=0</TD>
    <TD>psu__crl_apb__iopll_to_fpd_ctrl__divisor0=3</TD>
    <TD>psu__crl_apb__iou_switch_ctrl__act_freqmhz=266.666626</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__crl_apb__iou_switch_ctrl__divisor0=3</TD>
    <TD>psu__crl_apb__iou_switch_ctrl__freqmhz=267</TD>
    <TD>psu__crl_apb__iou_switch_ctrl__srcsel=RPLL</TD>
    <TD>psu__crl_apb__lpd_lsbus_ctrl__act_freqmhz=99.999985</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__crl_apb__lpd_lsbus_ctrl__divisor0=15</TD>
    <TD>psu__crl_apb__lpd_lsbus_ctrl__freqmhz=100</TD>
    <TD>psu__crl_apb__lpd_lsbus_ctrl__srcsel=IOPLL</TD>
    <TD>psu__crl_apb__lpd_switch_ctrl__act_freqmhz=499.999908</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__crl_apb__lpd_switch_ctrl__divisor0=3</TD>
    <TD>psu__crl_apb__lpd_switch_ctrl__freqmhz=500</TD>
    <TD>psu__crl_apb__lpd_switch_ctrl__srcsel=IOPLL</TD>
    <TD>psu__crl_apb__nand_ref_ctrl__act_freqmhz=100</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__crl_apb__nand_ref_ctrl__divisor0=15</TD>
    <TD>psu__crl_apb__nand_ref_ctrl__divisor1=1</TD>
    <TD>psu__crl_apb__nand_ref_ctrl__freqmhz=100</TD>
    <TD>psu__crl_apb__nand_ref_ctrl__srcsel=IOPLL</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__crl_apb__ocm_main_ctrl__act_freqmhz=500</TD>
    <TD>psu__crl_apb__ocm_main_ctrl__divisor0=3</TD>
    <TD>psu__crl_apb__ocm_main_ctrl__freqmhz=500</TD>
    <TD>psu__crl_apb__ocm_main_ctrl__srcsel=IOPLL</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__crl_apb__pcap_ctrl__act_freqmhz=187.499969</TD>
    <TD>psu__crl_apb__pcap_ctrl__divisor0=8</TD>
    <TD>psu__crl_apb__pcap_ctrl__freqmhz=200</TD>
    <TD>psu__crl_apb__pcap_ctrl__srcsel=IOPLL</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__crl_apb__pl0_ref_ctrl__act_freqmhz=99.999985</TD>
    <TD>psu__crl_apb__pl0_ref_ctrl__divisor0=8</TD>
    <TD>psu__crl_apb__pl0_ref_ctrl__divisor1=1</TD>
    <TD>psu__crl_apb__pl0_ref_ctrl__freqmhz=100</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__crl_apb__pl0_ref_ctrl__srcsel=RPLL</TD>
    <TD>psu__crl_apb__pl1_ref_ctrl__act_freqmhz=99.999985</TD>
    <TD>psu__crl_apb__pl1_ref_ctrl__divisor0=8</TD>
    <TD>psu__crl_apb__pl1_ref_ctrl__divisor1=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__crl_apb__pl1_ref_ctrl__freqmhz=100</TD>
    <TD>psu__crl_apb__pl1_ref_ctrl__srcsel=RPLL</TD>
    <TD>psu__crl_apb__pl2_ref_ctrl__act_freqmhz=199.998001</TD>
    <TD>psu__crl_apb__pl2_ref_ctrl__divisor0=4</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__crl_apb__pl2_ref_ctrl__divisor1=1</TD>
    <TD>psu__crl_apb__pl2_ref_ctrl__freqmhz=100</TD>
    <TD>psu__crl_apb__pl2_ref_ctrl__srcsel=RPLL</TD>
    <TD>psu__crl_apb__pl3_ref_ctrl__act_freqmhz=100</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__crl_apb__pl3_ref_ctrl__divisor0=4</TD>
    <TD>psu__crl_apb__pl3_ref_ctrl__divisor1=1</TD>
    <TD>psu__crl_apb__pl3_ref_ctrl__freqmhz=100</TD>
    <TD>psu__crl_apb__pl3_ref_ctrl__srcsel=RPLL</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__crl_apb__qspi_ref_ctrl__act_freqmhz=299.999939</TD>
    <TD>psu__crl_apb__qspi_ref_ctrl__divisor0=5</TD>
    <TD>psu__crl_apb__qspi_ref_ctrl__divisor1=1</TD>
    <TD>psu__crl_apb__qspi_ref_ctrl__freqmhz=300</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__crl_apb__qspi_ref_ctrl__srcsel=IOPLL</TD>
    <TD>psu__crl_apb__rpll_ctrl__div2=1</TD>
    <TD>psu__crl_apb__rpll_ctrl__fbdiv=48</TD>
    <TD>psu__crl_apb__rpll_ctrl__srcsel=PSS_REF_CLK</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__crl_apb__rpll_frac_cfg__enabled=0</TD>
    <TD>psu__crl_apb__rpll_to_fpd_ctrl__divisor0=2</TD>
    <TD>psu__crl_apb__sdio0_ref_ctrl__act_freqmhz=187.499969</TD>
    <TD>psu__crl_apb__sdio0_ref_ctrl__divisor0=8</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__crl_apb__sdio0_ref_ctrl__divisor1=1</TD>
    <TD>psu__crl_apb__sdio0_ref_ctrl__freqmhz=200</TD>
    <TD>psu__crl_apb__sdio0_ref_ctrl__srcsel=IOPLL</TD>
    <TD>psu__crl_apb__sdio1_ref_ctrl__act_freqmhz=187.499969</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__crl_apb__sdio1_ref_ctrl__divisor0=8</TD>
    <TD>psu__crl_apb__sdio1_ref_ctrl__divisor1=1</TD>
    <TD>psu__crl_apb__sdio1_ref_ctrl__freqmhz=200</TD>
    <TD>psu__crl_apb__sdio1_ref_ctrl__srcsel=IOPLL</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__crl_apb__spi0_ref_ctrl__act_freqmhz=214</TD>
    <TD>psu__crl_apb__spi0_ref_ctrl__divisor0=7</TD>
    <TD>psu__crl_apb__spi0_ref_ctrl__divisor1=1</TD>
    <TD>psu__crl_apb__spi0_ref_ctrl__freqmhz=200</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__crl_apb__spi0_ref_ctrl__srcsel=RPLL</TD>
    <TD>psu__crl_apb__spi1_ref_ctrl__act_freqmhz=214</TD>
    <TD>psu__crl_apb__spi1_ref_ctrl__divisor0=7</TD>
    <TD>psu__crl_apb__spi1_ref_ctrl__divisor1=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__crl_apb__spi1_ref_ctrl__freqmhz=200</TD>
    <TD>psu__crl_apb__spi1_ref_ctrl__srcsel=RPLL</TD>
    <TD>psu__crl_apb__timestamp_ref_ctrl__act_freqmhz=33.333328</TD>
    <TD>psu__crl_apb__timestamp_ref_ctrl__divisor0=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__crl_apb__timestamp_ref_ctrl__freqmhz=100</TD>
    <TD>psu__crl_apb__timestamp_ref_ctrl__srcsel=PSS_REF_CLK</TD>
    <TD>psu__crl_apb__uart0_ref_ctrl__act_freqmhz=99.999985</TD>
    <TD>psu__crl_apb__uart0_ref_ctrl__divisor0=15</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__crl_apb__uart0_ref_ctrl__divisor1=1</TD>
    <TD>psu__crl_apb__uart0_ref_ctrl__freqmhz=100</TD>
    <TD>psu__crl_apb__uart0_ref_ctrl__srcsel=IOPLL</TD>
    <TD>psu__crl_apb__uart1_ref_ctrl__act_freqmhz=99.999985</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__crl_apb__uart1_ref_ctrl__divisor0=15</TD>
    <TD>psu__crl_apb__uart1_ref_ctrl__divisor1=1</TD>
    <TD>psu__crl_apb__uart1_ref_ctrl__freqmhz=100</TD>
    <TD>psu__crl_apb__uart1_ref_ctrl__srcsel=IOPLL</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__crl_apb__usb0_bus_ref_ctrl__act_freqmhz=249.999954</TD>
    <TD>psu__crl_apb__usb0_bus_ref_ctrl__divisor0=6</TD>
    <TD>psu__crl_apb__usb0_bus_ref_ctrl__divisor1=1</TD>
    <TD>psu__crl_apb__usb0_bus_ref_ctrl__freqmhz=250</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__crl_apb__usb0_bus_ref_ctrl__srcsel=IOPLL</TD>
    <TD>psu__crl_apb__usb1_bus_ref_ctrl__act_freqmhz=250</TD>
    <TD>psu__crl_apb__usb1_bus_ref_ctrl__divisor0=6</TD>
    <TD>psu__crl_apb__usb1_bus_ref_ctrl__divisor1=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__crl_apb__usb1_bus_ref_ctrl__freqmhz=250</TD>
    <TD>psu__crl_apb__usb1_bus_ref_ctrl__srcsel=IOPLL</TD>
    <TD>psu__crl_apb__usb3__enable=1</TD>
    <TD>psu__crl_apb__usb3_dual_ref_ctrl__act_freqmhz=19.999996</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__crl_apb__usb3_dual_ref_ctrl__divisor0=25</TD>
    <TD>psu__crl_apb__usb3_dual_ref_ctrl__divisor1=3</TD>
    <TD>psu__crl_apb__usb3_dual_ref_ctrl__freqmhz=20</TD>
    <TD>psu__crl_apb__usb3_dual_ref_ctrl__srcsel=IOPLL</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__csu__csu_tamper_0__enable=0</TD>
    <TD>psu__csu__csu_tamper_0__erase_bbram=0</TD>
    <TD>psu__csu__csu_tamper_10__enable=0</TD>
    <TD>psu__csu__csu_tamper_10__erase_bbram=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__csu__csu_tamper_11__enable=0</TD>
    <TD>psu__csu__csu_tamper_11__erase_bbram=0</TD>
    <TD>psu__csu__csu_tamper_12__enable=0</TD>
    <TD>psu__csu__csu_tamper_12__erase_bbram=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__csu__csu_tamper_1__enable=0</TD>
    <TD>psu__csu__csu_tamper_1__erase_bbram=0</TD>
    <TD>psu__csu__csu_tamper_2__enable=0</TD>
    <TD>psu__csu__csu_tamper_2__erase_bbram=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__csu__csu_tamper_3__enable=0</TD>
    <TD>psu__csu__csu_tamper_3__erase_bbram=0</TD>
    <TD>psu__csu__csu_tamper_4__enable=0</TD>
    <TD>psu__csu__csu_tamper_4__erase_bbram=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__csu__csu_tamper_5__enable=0</TD>
    <TD>psu__csu__csu_tamper_5__erase_bbram=0</TD>
    <TD>psu__csu__csu_tamper_6__enable=0</TD>
    <TD>psu__csu__csu_tamper_6__erase_bbram=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__csu__csu_tamper_7__enable=0</TD>
    <TD>psu__csu__csu_tamper_7__erase_bbram=0</TD>
    <TD>psu__csu__csu_tamper_8__enable=0</TD>
    <TD>psu__csu__csu_tamper_8__erase_bbram=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__csu__csu_tamper_9__enable=0</TD>
    <TD>psu__csu__csu_tamper_9__erase_bbram=0</TD>
    <TD>psu__csu__peripheral__enable=0</TD>
    <TD>psu__ddr_qos_enable=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__ddrc__al=0</TD>
    <TD>psu__ddrc__bank_addr_count=2</TD>
    <TD>psu__ddrc__bus_width=64 Bit</TD>
    <TD>psu__ddrc__cl=16</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__ddrc__clock_stop_en=0</TD>
    <TD>psu__ddrc__col_addr_count=10</TD>
    <TD>psu__ddrc__cwl=12</TD>
    <TD>psu__ddrc__device_capacity=8192 MBits</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__ddrc__dram_width=16 Bits</TD>
    <TD>psu__ddrc__ecc=Disabled</TD>
    <TD>psu__ddrc__enable=1</TD>
    <TD>psu__ddrc__freq_mhz=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__ddrc__memory_type=DDR 4</TD>
    <TD>psu__ddrc__row_addr_count=16</TD>
    <TD>psu__ddrc__speed_bin=DDR4_2400P</TD>
    <TD>psu__ddrc__t_faw=30.0</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__ddrc__t_ras_min=32</TD>
    <TD>psu__ddrc__t_rc=45.32</TD>
    <TD>psu__ddrc__t_rcd=16</TD>
    <TD>psu__ddrc__t_rp=16</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__ddrc__train_data_eye=1</TD>
    <TD>psu__ddrc__train_read_gate=1</TD>
    <TD>psu__ddrc__train_write_level=1</TD>
    <TD>psu__displayport__peripheral__enable=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__dpaux__peripheral__enable=0</TD>
    <TD>psu__enet0__grp_mdio__enable=1</TD>
    <TD>psu__enet0__grp_mdio__io=EMIO</TD>
    <TD>psu__enet0__peripheral__enable=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__enet0__peripheral__io=EMIO</TD>
    <TD>psu__enet1__grp_mdio__enable=1</TD>
    <TD>psu__enet1__grp_mdio__io=EMIO</TD>
    <TD>psu__enet1__peripheral__enable=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__enet1__peripheral__io=EMIO</TD>
    <TD>psu__enet2__grp_mdio__enable=1</TD>
    <TD>psu__enet2__grp_mdio__io=EMIO</TD>
    <TD>psu__enet2__peripheral__enable=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__enet2__peripheral__io=EMIO</TD>
    <TD>psu__enet3__grp_mdio__enable=1</TD>
    <TD>psu__enet3__grp_mdio__io=MIO 76 .. 77</TD>
    <TD>psu__enet3__peripheral__enable=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__enet3__peripheral__io=MIO 64 .. 75</TD>
    <TD>psu__ep__ip=0</TD>
    <TD>psu__fp__power__on=1</TD>
    <TD>psu__fpd_slcr__wdt_clk_sel__select=APB</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__fpga_pl0_enable=1</TD>
    <TD>psu__fpga_pl1_enable=1</TD>
    <TD>psu__fpga_pl2_enable=0</TD>
    <TD>psu__fpga_pl3_enable=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__gem__tsu__enable=0</TD>
    <TD>psu__gen_ipi_0__master=APU</TD>
    <TD>psu__gen_ipi_10__master=NONE</TD>
    <TD>psu__gen_ipi_1__master=RPU0</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__gen_ipi_2__master=RPU1</TD>
    <TD>psu__gen_ipi_3__master=PMU</TD>
    <TD>psu__gen_ipi_4__master=PMU</TD>
    <TD>psu__gen_ipi_5__master=PMU</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__gen_ipi_6__master=PMU</TD>
    <TD>psu__gen_ipi_7__master=NONE</TD>
    <TD>psu__gen_ipi_8__master=NONE</TD>
    <TD>psu__gen_ipi_9__master=NONE</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__gpio0_mio__peripheral__enable=0</TD>
    <TD>psu__gpio1_mio__io=MIO 26 .. 51</TD>
    <TD>psu__gpio1_mio__peripheral__enable=1</TD>
    <TD>psu__gpio2_mio__peripheral__enable=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__gpio_emio__peripheral__enable=1</TD>
    <TD>psu__gpio_emio__peripheral__io=4</TD>
    <TD>psu__gpu_pp0__power__on=1</TD>
    <TD>psu__gpu_pp1__power__on=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__i2c0__grp_int__enable=0</TD>
    <TD>psu__i2c0__peripheral__enable=0</TD>
    <TD>psu__i2c0_loop_i2c1__enable=0</TD>
    <TD>psu__i2c1__grp_int__enable=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__i2c1__peripheral__enable=1</TD>
    <TD>psu__i2c1__peripheral__io=MIO 24 .. 25</TD>
    <TD>psu__iou_slcr__iou_ttc_apb_clk__ttc0_sel=APB</TD>
    <TD>psu__iou_slcr__iou_ttc_apb_clk__ttc1_sel=APB</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__iou_slcr__iou_ttc_apb_clk__ttc2_sel=APB</TD>
    <TD>psu__iou_slcr__iou_ttc_apb_clk__ttc3_sel=APB</TD>
    <TD>psu__iou_slcr__wdt_clk_sel__select=APB</TD>
    <TD>psu__l2_bank0__power__on=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__nand__chip_enable__enable=0</TD>
    <TD>psu__nand__data_strobe__enable=0</TD>
    <TD>psu__nand__peripheral__enable=0</TD>
    <TD>psu__nand__ready_busy__enable=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__ocm_bank0__power__on=1</TD>
    <TD>psu__ocm_bank1__power__on=1</TD>
    <TD>psu__ocm_bank2__power__on=1</TD>
    <TD>psu__ocm_bank3__power__on=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__override__basic_clock=0</TD>
    <TD>psu__pcie__peripheral__enable=1</TD>
    <TD>psu__pcie__peripheral__rootport_io=MIO 37</TD>
    <TD>psu__pjtag__peripheral__enable=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__pl__power__on=1</TD>
    <TD>psu__pmu__emio_gpi__enable=0</TD>
    <TD>psu__pmu__emio_gpo__enable=0</TD>
    <TD>psu__pmu__gpi0__enable=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__pmu__gpi1__enable=0</TD>
    <TD>psu__pmu__gpi2__enable=0</TD>
    <TD>psu__pmu__gpi3__enable=0</TD>
    <TD>psu__pmu__gpi4__enable=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__pmu__gpi5__enable=0</TD>
    <TD>psu__pmu__gpo0__enable=0</TD>
    <TD>psu__pmu__gpo1__enable=0</TD>
    <TD>psu__pmu__gpo2__enable=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__pmu__gpo3__enable=0</TD>
    <TD>psu__pmu__gpo4__enable=0</TD>
    <TD>psu__pmu__gpo5__enable=0</TD>
    <TD>psu__pmu__peripheral__enable=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__protection__ddr_segments=NONE</TD>
    <TD>psu__protection__debug=0</TD>
    <TD>psu__protection__fpd_segments=SA:0xFD1A0000; SIZE:1280; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware         |          SA:0xFD000000; SIZE:64; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware         |          SA:0xFD010000; SIZE:64; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware         |          SA:0xFD020000; SIZE:64; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware         |          SA:0xFD030000; SIZE:64; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware         |          SA:0xFD040000; SIZE:64; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware         |          SA:0xFD050000; SIZE:64; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware         |          SA:0xFD610000; SIZE:512; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware         |          SA:0xFD5D0000; SIZE:64; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware         |         SA:0xFD1A0000 ; SIZE:1280; UNIT:KB; RegionTZ:Secure ; WrAllowed:Read/Write; subsystemId:Secure Subsystem</TD>
    <TD>psu__protection__lpd_segments=SA:0xFF980000; SIZE:64; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware| SA:0xFF5E0000; SIZE:2560; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware| SA:0xFFCC0000; SIZE:64; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware| SA:0xFF180000; SIZE:768; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware| SA:0xFF410000; SIZE:640; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware| SA:0xFFA70000; SIZE:64; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware| SA:0xFF9A0000; SIZE:64; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware|SA:0xFF5E0000 ; SIZE:2560; UNIT:KB; RegionTZ:Secure ; WrAllowed:Read/Write; subsystemId:Secure Subsystem|SA:0xFFCC0000 ; SIZE:64; UNIT:KB; RegionTZ:Secure ; WrAllowed:Read/Write; subsystemId:Secure Subsystem|SA:0xFF180000 ; SIZE:768; UNIT:KB; RegionTZ:Secure ; WrAllowed:Read/Write; subsystemId:Secure Subsystem|SA:0xFF9A0000 ; SIZE:64; UNIT:KB; RegionTZ:Secure ; WrAllowed:Read/Write; subsystemId:Secure Subsystem</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__protection__ocm_segments=NONE</TD>
    <TD>psu__protection__presubsystems=NONE</TD>
    <TD>psu__protection__subsystems=PMU Firmware:PMU|Secure Subsystem:</TD>
    <TD>psu__qspi__grp_fbclk__enable=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__qspi__peripheral__data_mode=x4</TD>
    <TD>psu__qspi__peripheral__enable=1</TD>
    <TD>psu__qspi__peripheral__io=MIO 0 .. 5</TD>
    <TD>psu__qspi__peripheral__mode=Single</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__rpu__power__on=1</TD>
    <TD>psu__sata__lane0__enable=1</TD>
    <TD>psu__sata__lane0__io=GT Lane2</TD>
    <TD>psu__sata__lane1__enable=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__sata__lane1__io=GT Lane3</TD>
    <TD>psu__sata__peripheral__enable=1</TD>
    <TD>psu__sd0__grp_cd__enable=0</TD>
    <TD>psu__sd0__grp_pow__enable=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__sd0__grp_pow__io=MIO 23</TD>
    <TD>psu__sd0__grp_wp__enable=0</TD>
    <TD>psu__sd0__peripheral__enable=1</TD>
    <TD>psu__sd0__peripheral__io=MIO 13 .. 22</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__sd0__slot_type=eMMC</TD>
    <TD>psu__sd1__grp_cd__enable=1</TD>
    <TD>psu__sd1__grp_cd__io=MIO 45</TD>
    <TD>psu__sd1__grp_pow__enable=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__sd1__grp_wp__enable=0</TD>
    <TD>psu__sd1__peripheral__enable=1</TD>
    <TD>psu__sd1__peripheral__io=MIO 46 .. 51</TD>
    <TD>psu__sd1__slot_type=SD 2.0</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__spi0__grp_ss0__enable=0</TD>
    <TD>psu__spi0__grp_ss1__enable=0</TD>
    <TD>psu__spi0__grp_ss2__enable=0</TD>
    <TD>psu__spi0__peripheral__enable=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__spi0_loop_spi1__enable=0</TD>
    <TD>psu__spi1__grp_ss0__enable=0</TD>
    <TD>psu__spi1__grp_ss1__enable=0</TD>
    <TD>psu__spi1__grp_ss2__enable=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__spi1__peripheral__enable=0</TD>
    <TD>psu__swdt0__peripheral__enable=0</TD>
    <TD>psu__swdt1__peripheral__enable=0</TD>
    <TD>psu__tcm0a__power__on=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__tcm0b__power__on=1</TD>
    <TD>psu__tcm1a__power__on=1</TD>
    <TD>psu__tcm1b__power__on=1</TD>
    <TD>psu__testscan__peripheral__enable=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__trace__peripheral__enable=0</TD>
    <TD>psu__ttc0__peripheral__enable=1</TD>
    <TD>psu__ttc1__peripheral__enable=1</TD>
    <TD>psu__ttc2__peripheral__enable=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__ttc3__peripheral__enable=1</TD>
    <TD>psu__uart0__baud_rate=115200</TD>
    <TD>psu__uart0__modem__enable=0</TD>
    <TD>psu__uart0__peripheral__enable=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__uart0__peripheral__io=MIO 42 .. 43</TD>
    <TD>psu__uart0_loop_uart1__enable=0</TD>
    <TD>psu__uart1__baud_rate=115200</TD>
    <TD>psu__uart1__modem__enable=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__uart1__peripheral__enable=1</TD>
    <TD>psu__uart1__peripheral__io=MIO 40 .. 41</TD>
    <TD>psu__usb0__peripheral__enable=1</TD>
    <TD>psu__usb0__peripheral__io=MIO 52 .. 63</TD>
</TR><TR ALIGN='LEFT'>    <TD>psu__usb1__peripheral__enable=0</TD>
</TR>   </TABLE>
   </TD></TR>
  </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='1'><B>report_drc</B></TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>command_line_options</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>-append=default::[not_specified]</TD>
    <TD>-checks=default::[not_specified]</TD>
    <TD>-fail_on=default::[not_specified]</TD>
    <TD>-force=default::[not_specified]</TD>
</TR><TR ALIGN='LEFT'>    <TD>-format=default::[not_specified]</TD>
    <TD>-internal=default::[not_specified]</TD>
    <TD>-internal_only=default::[not_specified]</TD>
    <TD>-max_msgs_per_check=default::[not_specified]</TD>
</TR><TR ALIGN='LEFT'>    <TD>-messages=default::[not_specified]</TD>
    <TD>-name=default::[not_specified]</TD>
    <TD>-no_waivers=default::[not_specified]</TD>
    <TD>-return_string=default::[not_specified]</TD>
</TR><TR ALIGN='LEFT'>    <TD>-ruledecks=default::[not_specified]</TD>
    <TD>-upgrade_cw=default::[not_specified]</TD>
    <TD>-waived=default::[not_specified]</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>results</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>dpop-3=18</TD>
    <TD>dpop-4=18</TD>
    <TD>rtstat-10=1</TD>
</TR>   </TABLE>
   </TD></TR>
  </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='1'><B>report_methodology</B></TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>command_line_options</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>-append=default::[not_specified]</TD>
    <TD>-checks=default::[not_specified]</TD>
    <TD>-fail_on=default::[not_specified]</TD>
    <TD>-force=default::[not_specified]</TD>
</TR><TR ALIGN='LEFT'>    <TD>-format=default::[not_specified]</TD>
    <TD>-messages=default::[not_specified]</TD>
    <TD>-name=default::[not_specified]</TD>
    <TD>-return_string=default::[not_specified]</TD>
</TR><TR ALIGN='LEFT'>    <TD>-slack_lesser_than=default::[not_specified]</TD>
    <TD>-waived=default::[not_specified]</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>results</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>clkc-40=1</TD>
    <TD>clkc-56=2</TD>
    <TD>clkc-58=1</TD>
    <TD>lutar-1=36</TD>
</TR><TR ALIGN='LEFT'>    <TD>timing-16=3</TD>
    <TD>timing-18=64</TD>
    <TD>timing-27=2</TD>
    <TD>timing-4=2</TD>
</TR><TR ALIGN='LEFT'>    <TD>timing-47=36</TD>
    <TD>timing-54=36</TD>
    <TD>timing-6=4</TD>
    <TD>timing-7=4</TD>
</TR><TR ALIGN='LEFT'>    <TD>timing-9=1</TD>
    <TD>ulmtcs-2=1</TD>
    <TD>xdcb-5=8</TD>
    <TD>xdch-1=6</TD>
</TR>   </TABLE>
   </TD></TR>
  </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='1'><B>report_power</B></TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>command_line_options</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>-advisory=default::[not_specified]</TD>
    <TD>-append=default::[not_specified]</TD>
    <TD>-file=[specified]</TD>
    <TD>-format=default::text</TD>
</TR><TR ALIGN='LEFT'>    <TD>-hier=default::power</TD>
    <TD>-hierarchical_depth=default::4</TD>
    <TD>-l=default::[not_specified]</TD>
    <TD>-name=default::[not_specified]</TD>
</TR><TR ALIGN='LEFT'>    <TD>-no_propagation=default::[not_specified]</TD>
    <TD>-return_string=default::[not_specified]</TD>
    <TD>-rpx=[specified]</TD>
    <TD>-verbose=default::[not_specified]</TD>
</TR><TR ALIGN='LEFT'>    <TD>-vid=default::[not_specified]</TD>
    <TD>-xpe=default::[not_specified]</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>usage</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>airflow=250 (LFM)</TD>
    <TD>ambient_temp=25.0 (C)</TD>
    <TD>bi-dir_toggle=12.500000</TD>
    <TD>bidir_output_enable=1.000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>board_layers=12to15 (12 to 15 Layers)</TD>
    <TD>board_selection=medium (10&quot;x10&quot;)</TD>
    <TD>bram=0.083444</TD>
    <TD>clocks=0.251565</TD>
</TR><TR ALIGN='LEFT'>    <TD>confidence_level_clock_activity=High</TD>
    <TD>confidence_level_design_state=High</TD>
    <TD>confidence_level_device_models=High</TD>
    <TD>confidence_level_internal_activity=Medium</TD>
</TR><TR ALIGN='LEFT'>    <TD>confidence_level_io_activity=Low</TD>
    <TD>confidence_level_overall=Low</TD>
    <TD>customer=TBD</TD>
    <TD>customer_class=TBD</TD>
</TR><TR ALIGN='LEFT'>    <TD>devstatic=0.511324</TD>
    <TD>die=xczu5ev-sfvc784-2-i</TD>
    <TD>dsp=0.003111</TD>
    <TD>dsp_output_toggle=12.500000</TD>
</TR><TR ALIGN='LEFT'>    <TD>dynamic=4.468352</TD>
    <TD>effective_thetaja=2.32</TD>
    <TD>enable_probability=0.990000</TD>
    <TD>family=zynquplus</TD>
</TR><TR ALIGN='LEFT'>    <TD>ff_toggle=12.500000</TD>
    <TD>flow_state=routed</TD>
    <TD>gth=0.443193</TD>
    <TD>heatsink=medium (Medium Profile)</TD>
</TR><TR ALIGN='LEFT'>    <TD>i/o=0.050985</TD>
    <TD>input_toggle=12.500000</TD>
    <TD>junction_temp=36.6 (C)</TD>
    <TD>logic=0.157265</TD>
</TR><TR ALIGN='LEFT'>    <TD>mgtavcc_dynamic_current=0.100587</TD>
    <TD>mgtavcc_static_current=0.002843</TD>
    <TD>mgtavcc_total_current=0.103430</TD>
    <TD>mgtavcc_voltage=0.900000</TD>
</TR><TR ALIGN='LEFT'>    <TD>mgtavtt_dynamic_current=0.279026</TD>
    <TD>mgtavtt_static_current=0.004706</TD>
    <TD>mgtavtt_total_current=0.283733</TD>
    <TD>mgtavtt_voltage=1.200000</TD>
</TR><TR ALIGN='LEFT'>    <TD>mgtvccaux_dynamic_current=0.000000</TD>
    <TD>mgtvccaux_static_current=0.000004</TD>
    <TD>mgtvccaux_total_current=0.000004</TD>
    <TD>mgtvccaux_voltage=1.800000</TD>
</TR><TR ALIGN='LEFT'>    <TD>mmcm=0.200129</TD>
    <TD>netlist_net_matched=NA</TD>
    <TD>off-chip_power=0.000000</TD>
    <TD>on-chip_power=4.979676</TD>
</TR><TR ALIGN='LEFT'>    <TD>output_enable=1.000000</TD>
    <TD>output_load=0.000000</TD>
    <TD>output_toggle=12.500000</TD>
    <TD>package=sfvc784</TD>
</TR><TR ALIGN='LEFT'>    <TD>pct_clock_constrained=104.360001</TD>
    <TD>pct_inputs_defined=6</TD>
    <TD>platform=lin64</TD>
    <TD>pll=0.049622</TD>
</TR><TR ALIGN='LEFT'>    <TD>process=typical</TD>
    <TD>ps8=3.054576</TD>
    <TD>ram_enable=50.000000</TD>
    <TD>ram_write=50.000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>read_saif=False</TD>
    <TD>set/reset_probability=0.000000</TD>
    <TD>signal_rate=False</TD>
    <TD>signals=0.174471</TD>
</TR><TR ALIGN='LEFT'>    <TD>simulation_file=None</TD>
    <TD>speedgrade=-2</TD>
    <TD>static_prob=False</TD>
    <TD>temp_grade=industrial</TD>
</TR><TR ALIGN='LEFT'>    <TD>thetajb=2.3 (C/W)</TD>
    <TD>thetasa=5.5 (C/W)</TD>
    <TD>toggle_rate=False</TD>
    <TD>user_board_temp=25.0 (C)</TD>
</TR><TR ALIGN='LEFT'>    <TD>user_effective_thetaja=2.32</TD>
    <TD>user_junc_temp=36.6 (C)</TD>
    <TD>user_thetajb=2.3 (C/W)</TD>
    <TD>user_thetasa=5.5 (C/W)</TD>
</TR><TR ALIGN='LEFT'>    <TD>vcc_psadc_dynamic_current=0.000000</TD>
    <TD>vcc_psadc_static_current=0.001500</TD>
    <TD>vcc_psadc_total_current=0.001500</TD>
    <TD>vcc_psadc_voltage=1.800000</TD>
</TR><TR ALIGN='LEFT'>    <TD>vcc_psaux_dynamic_current=0.000002</TD>
    <TD>vcc_psaux_static_current=0.002200</TD>
    <TD>vcc_psaux_total_current=0.002202</TD>
    <TD>vcc_psaux_voltage=1.800000</TD>
</TR><TR ALIGN='LEFT'>    <TD>vcc_psbatt_dynamic_current=0.000000</TD>
    <TD>vcc_psbatt_static_current=0.000000</TD>
    <TD>vcc_psbatt_total_current=0.000000</TD>
    <TD>vcc_psbatt_voltage=1.200000</TD>
</TR><TR ALIGN='LEFT'>    <TD>vcc_psddr_pll_dynamic_current=0.000000</TD>
    <TD>vcc_psddr_pll_static_current=0.001000</TD>
    <TD>vcc_psddr_pll_total_current=0.001000</TD>
    <TD>vcc_psddr_pll_voltage=1.800000</TD>
</TR><TR ALIGN='LEFT'>    <TD>vcc_psintfp_ddr_dynamic_current=0.816263</TD>
    <TD>vcc_psintfp_ddr_static_current=0.005451</TD>
    <TD>vcc_psintfp_ddr_total_current=0.821714</TD>
    <TD>vcc_psintfp_ddr_voltage=0.850000</TD>
</TR><TR ALIGN='LEFT'>    <TD>vcc_psintfp_dynamic_current=1.173445</TD>
    <TD>vcc_psintfp_static_current=0.043623</TD>
    <TD>vcc_psintfp_total_current=1.217069</TD>
    <TD>vcc_psintfp_voltage=0.850000</TD>
</TR><TR ALIGN='LEFT'>    <TD>vcc_psintlp_dynamic_current=0.265684</TD>
    <TD>vcc_psintlp_static_current=0.008831</TD>
    <TD>vcc_psintlp_total_current=0.274514</TD>
    <TD>vcc_psintlp_voltage=0.850000</TD>
</TR><TR ALIGN='LEFT'>    <TD>vcc_pspll_dynamic_current=0.070504</TD>
    <TD>vcc_pspll_static_current=0.002000</TD>
    <TD>vcc_pspll_total_current=0.072504</TD>
    <TD>vcc_pspll_voltage=1.200000</TD>
</TR><TR ALIGN='LEFT'>    <TD>vccadc_dynamic_current=0.000000</TD>
    <TD>vccadc_static_current=0.008000</TD>
    <TD>vccadc_total_current=0.008000</TD>
    <TD>vccadc_voltage=1.800000</TD>
</TR><TR ALIGN='LEFT'>    <TD>vccaux_dynamic_current=0.138264</TD>
    <TD>vccaux_io_dynamic_current=0.012048</TD>
    <TD>vccaux_io_static_current=0.031327</TD>
    <TD>vccaux_io_total_current=0.043375</TD>
</TR><TR ALIGN='LEFT'>    <TD>vccaux_io_voltage=1.800000</TD>
    <TD>vccaux_static_current=0.074114</TD>
    <TD>vccaux_total_current=0.212377</TD>
    <TD>vccaux_voltage=1.800000</TD>
</TR><TR ALIGN='LEFT'>    <TD>vccbram_dynamic_current=0.007181</TD>
    <TD>vccbram_static_current=0.001672</TD>
    <TD>vccbram_total_current=0.008853</TD>
    <TD>vccbram_voltage=0.850000</TD>
</TR><TR ALIGN='LEFT'>    <TD>vccint_dynamic_current=0.802925</TD>
    <TD>vccint_io_dynamic_current=0.023810</TD>
    <TD>vccint_io_static_current=0.037364</TD>
    <TD>vccint_io_total_current=0.061174</TD>
</TR><TR ALIGN='LEFT'>    <TD>vccint_io_voltage=0.850000</TD>
    <TD>vccint_static_current=0.121780</TD>
    <TD>vccint_total_current=0.924705</TD>
    <TD>vccint_vcu_dynamic_current=0.000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>vccint_vcu_static_current=0.034186</TD>
    <TD>vccint_vcu_total_current=0.034186</TD>
    <TD>vccint_vcu_voltage=0.900000</TD>
    <TD>vccint_voltage=0.850000</TD>
</TR><TR ALIGN='LEFT'>    <TD>vcco10_dynamic_current=0.000000</TD>
    <TD>vcco10_static_current=0.000000</TD>
    <TD>vcco10_total_current=0.000000</TD>
    <TD>vcco10_voltage=1.000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>vcco12_dynamic_current=0.000000</TD>
    <TD>vcco12_static_current=0.000000</TD>
    <TD>vcco12_total_current=0.000000</TD>
    <TD>vcco12_voltage=1.200000</TD>
</TR><TR ALIGN='LEFT'>    <TD>vcco135_dynamic_current=0.000000</TD>
    <TD>vcco135_static_current=0.000000</TD>
    <TD>vcco135_total_current=0.000000</TD>
    <TD>vcco135_voltage=1.350000</TD>
</TR><TR ALIGN='LEFT'>    <TD>vcco15_dynamic_current=0.000000</TD>
    <TD>vcco15_static_current=0.000000</TD>
    <TD>vcco15_total_current=0.000000</TD>
    <TD>vcco15_voltage=1.500000</TD>
</TR><TR ALIGN='LEFT'>    <TD>vcco18_dynamic_current=0.003534</TD>
    <TD>vcco18_static_current=0.000010</TD>
    <TD>vcco18_total_current=0.003544</TD>
    <TD>vcco18_voltage=1.800000</TD>
</TR><TR ALIGN='LEFT'>    <TD>vcco25_dynamic_current=0.000000</TD>
    <TD>vcco25_static_current=0.000000</TD>
    <TD>vcco25_total_current=0.000000</TD>
    <TD>vcco25_voltage=2.500000</TD>
</TR><TR ALIGN='LEFT'>    <TD>vcco33_dynamic_current=0.000808</TD>
    <TD>vcco33_static_current=0.006876</TD>
    <TD>vcco33_total_current=0.007683</TD>
    <TD>vcco33_voltage=3.300000</TD>
</TR><TR ALIGN='LEFT'>    <TD>vcco_psddr_504_dynamic_current=0.643190</TD>
    <TD>vcco_psddr_504_static_current=0.034000</TD>
    <TD>vcco_psddr_504_total_current=0.677190</TD>
    <TD>vcco_psddr_504_voltage=1.200000</TD>
</TR><TR ALIGN='LEFT'>    <TD>vcco_psio0_500_dynamic_current=0.000267</TD>
    <TD>vcco_psio0_500_static_current=0.000600</TD>
    <TD>vcco_psio0_500_total_current=0.000867</TD>
    <TD>vcco_psio0_500_voltage=1.800000</TD>
</TR><TR ALIGN='LEFT'>    <TD>vcco_psio1_501_dynamic_current=0.000356</TD>
    <TD>vcco_psio1_501_static_current=0.000600</TD>
    <TD>vcco_psio1_501_total_current=0.000956</TD>
    <TD>vcco_psio1_501_voltage=1.800000</TD>
</TR><TR ALIGN='LEFT'>    <TD>vcco_psio2_502_dynamic_current=0.000178</TD>
    <TD>vcco_psio2_502_static_current=0.000600</TD>
    <TD>vcco_psio2_502_total_current=0.000778</TD>
    <TD>vcco_psio2_502_voltage=1.800000</TD>
</TR><TR ALIGN='LEFT'>    <TD>vcco_psio3_503_dynamic_current=0.000000</TD>
    <TD>vcco_psio3_503_static_current=0.000600</TD>
    <TD>vcco_psio3_503_total_current=0.000600</TD>
    <TD>vcco_psio3_503_voltage=3.300000</TD>
</TR><TR ALIGN='LEFT'>    <TD>version=2020.2</TD>
    <TD>vps_mgtravcc_dynamic_current=0.259078</TD>
    <TD>vps_mgtravcc_static_current=0.001000</TD>
    <TD>vps_mgtravcc_total_current=0.260078</TD>
</TR><TR ALIGN='LEFT'>    <TD>vps_mgtravcc_voltage=0.850000</TD>
    <TD>vps_mgtravtt_dynamic_current=0.033000</TD>
    <TD>vps_mgtravtt_static_current=0.001000</TD>
    <TD>vps_mgtravtt_total_current=0.034000</TD>
</TR><TR ALIGN='LEFT'>    <TD>vps_mgtravtt_voltage=1.800000</TD>
</TR>   </TABLE>
   </TD></TR>
  </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='1'><B>report_utilization</B></TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>io_standard</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>analog=0</TD>
    <TD>analog_se=0</TD>
    <TD>diff_hstl_i=0</TD>
    <TD>diff_hstl_i_12=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>diff_hstl_i_18=1</TD>
    <TD>diff_hstl_i_dci=0</TD>
    <TD>diff_hstl_i_dci_12=0</TD>
    <TD>diff_hstl_i_dci_18=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>diff_hsul_12=0</TD>
    <TD>diff_hsul_12_dci=0</TD>
    <TD>diff_pod10=0</TD>
    <TD>diff_pod10_dci=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>diff_pod12=0</TD>
    <TD>diff_pod12_dci=0</TD>
    <TD>diff_sstl12=0</TD>
    <TD>diff_sstl12_dci=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>diff_sstl135=0</TD>
    <TD>diff_sstl135_dci=0</TD>
    <TD>diff_sstl135_ii=0</TD>
    <TD>diff_sstl15=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>diff_sstl15_dci=0</TD>
    <TD>diff_sstl15_ii=0</TD>
    <TD>diff_sstl18_i=0</TD>
    <TD>diff_sstl18_i_dci=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>diff_sstl18_ii=0</TD>
    <TD>hslvdci_15=0</TD>
    <TD>hslvdci_18=0</TD>
    <TD>hstl_i=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>hstl_i_12=0</TD>
    <TD>hstl_i_18=0</TD>
    <TD>hstl_i_dci=0</TD>
    <TD>hstl_i_dci_12=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>hstl_i_dci_18=0</TD>
    <TD>hsul_12=0</TD>
    <TD>hsul_12_dci=0</TD>
    <TD>lvcmos12=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>lvcmos15=0</TD>
    <TD>lvcmos18=1</TD>
    <TD>lvcmos25=0</TD>
    <TD>lvcmos33=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>lvdci_15=0</TD>
    <TD>lvdci_18=0</TD>
    <TD>lvds=0</TD>
    <TD>lvds_25=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>lvpecl=0</TD>
    <TD>lvttl=0</TD>
    <TD>mipi_dphy_dci=0</TD>
    <TD>pod10=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>pod10_dci=0</TD>
    <TD>pod12=0</TD>
    <TD>pod12_dci=0</TD>
    <TD>slvs_400_18=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>slvs_400_25=0</TD>
    <TD>sstl12=0</TD>
    <TD>sstl12_dci=0</TD>
    <TD>sstl135=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>sstl135_dci=0</TD>
    <TD>sstl135_ii=0</TD>
    <TD>sstl15=0</TD>
    <TD>sstl15_dci=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>sstl15_ii=0</TD>
    <TD>sstl18_i=0</TD>
    <TD>sstl18_i_dci=0</TD>
    <TD>sstl18_ii=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>sub_lvds=0</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>primitives</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>bufg_gt_functional_category=Clock</TD>
    <TD>bufg_gt_sync_functional_category=Clock</TD>
    <TD>bufg_gt_sync_used=6</TD>
    <TD>bufg_gt_used=8</TD>
</TR><TR ALIGN='LEFT'>    <TD>bufg_ps_functional_category=Clock</TD>
    <TD>bufg_ps_used=2</TD>
    <TD>bufgce_div_functional_category=Clock</TD>
    <TD>bufgce_div_used=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>bufgce_functional_category=Clock</TD>
    <TD>bufgce_used=11</TD>
    <TD>bufgctrl_functional_category=Clock</TD>
    <TD>bufgctrl_used=6</TD>
</TR><TR ALIGN='LEFT'>    <TD>carry8_functional_category=CLB</TD>
    <TD>carry8_used=2735</TD>
    <TD>dsp48e2_functional_category=Arithmetic</TD>
    <TD>dsp48e2_used=18</TD>
</TR><TR ALIGN='LEFT'>    <TD>fdce_functional_category=Register</TD>
    <TD>fdce_used=5823</TD>
    <TD>fdpe_functional_category=Register</TD>
    <TD>fdpe_used=1129</TD>
</TR><TR ALIGN='LEFT'>    <TD>fdre_functional_category=Register</TD>
    <TD>fdre_used=102695</TD>
    <TD>fdse_functional_category=Register</TD>
    <TD>fdse_used=3302</TD>
</TR><TR ALIGN='LEFT'>    <TD>gthe4_channel_functional_category=Advanced</TD>
    <TD>gthe4_channel_used=3</TD>
    <TD>ibufctrl_functional_category=Others</TD>
    <TD>ibufctrl_used=60</TD>
</TR><TR ALIGN='LEFT'>    <TD>ibufds_gte4_functional_category=I/O</TD>
    <TD>ibufds_gte4_used=1</TD>
    <TD>iddre1_functional_category=Register</TD>
    <TD>iddre1_used=15</TD>
</TR><TR ALIGN='LEFT'>    <TD>idelayctrl_functional_category=I/O</TD>
    <TD>idelayctrl_used=7</TD>
    <TD>idelaye3_functional_category=I/O</TD>
    <TD>idelaye3_used=15</TD>
</TR><TR ALIGN='LEFT'>    <TD>inbuf_functional_category=I/O</TD>
    <TD>inbuf_used=60</TD>
    <TD>lut1_functional_category=CLB</TD>
    <TD>lut1_used=2274</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut2_functional_category=CLB</TD>
    <TD>lut2_used=12395</TD>
    <TD>lut3_functional_category=CLB</TD>
    <TD>lut3_used=27708</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut4_functional_category=CLB</TD>
    <TD>lut4_used=16119</TD>
    <TD>lut5_functional_category=CLB</TD>
    <TD>lut5_used=16780</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut6_functional_category=CLB</TD>
    <TD>lut6_used=29664</TD>
    <TD>mmcme4_adv_functional_category=Clock</TD>
    <TD>mmcme4_adv_used=2</TD>
</TR><TR ALIGN='LEFT'>    <TD>muxf7_functional_category=CLB</TD>
    <TD>muxf7_used=2002</TD>
    <TD>muxf8_functional_category=CLB</TD>
    <TD>muxf8_used=267</TD>
</TR><TR ALIGN='LEFT'>    <TD>obuf_functional_category=I/O</TD>
    <TD>obuf_used=56</TD>
    <TD>obuft_functional_category=I/O</TD>
    <TD>obuft_used=10</TD>
</TR><TR ALIGN='LEFT'>    <TD>oserdese3_functional_category=I/O</TD>
    <TD>oserdese3_used=18</TD>
    <TD>plle4_adv_functional_category=Clock</TD>
    <TD>plle4_adv_used=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>ps8_functional_category=Advanced</TD>
    <TD>ps8_used=1</TD>
    <TD>ramb18e2_functional_category=BLOCKRAM</TD>
    <TD>ramb18e2_used=16</TD>
</TR><TR ALIGN='LEFT'>    <TD>ramb36e2_functional_category=BLOCKRAM</TD>
    <TD>ramb36e2_used=105</TD>
    <TD>ramd32_functional_category=CLB</TD>
    <TD>ramd32_used=1026</TD>
</TR><TR ALIGN='LEFT'>    <TD>ramd64e_functional_category=CLB</TD>
    <TD>ramd64e_used=1224</TD>
    <TD>rams32_functional_category=CLB</TD>
    <TD>rams32_used=480</TD>
</TR><TR ALIGN='LEFT'>    <TD>srl16e_functional_category=CLB</TD>
    <TD>srl16e_used=6575</TD>
    <TD>srlc32e_functional_category=CLB</TD>
    <TD>srlc32e_used=805</TD>
</TR>   </TABLE>
   </TD></TR>
  </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='1'><B>synthesis</B></TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>command_line_options</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>-assert=default::[not_specified]</TD>
    <TD>-bufg=default::12</TD>
    <TD>-cascade_dsp=default::auto</TD>
    <TD>-constrset=default::[not_specified]</TD>
</TR><TR ALIGN='LEFT'>    <TD>-control_set_opt_threshold=default::auto</TD>
    <TD>-debug_log=default::[not_specified]</TD>
    <TD>-directive=default::default</TD>
    <TD>-fanout_limit=default::10000</TD>
</TR><TR ALIGN='LEFT'>    <TD>-flatten_hierarchy=default::rebuilt</TD>
    <TD>-fsm_extraction=default::auto</TD>
    <TD>-gated_clock_conversion=default::off</TD>
    <TD>-generic=default::[not_specified]</TD>
</TR><TR ALIGN='LEFT'>    <TD>-include_dirs=default::[not_specified]</TD>
    <TD>-keep_equivalent_registers=default::[not_specified]</TD>
    <TD>-lint=default::[not_specified]</TD>
    <TD>-max_bram=default::-1</TD>
</TR><TR ALIGN='LEFT'>    <TD>-max_bram_cascade_height=default::-1</TD>
    <TD>-max_dsp=default::-1</TD>
    <TD>-max_uram=default::-1</TD>
    <TD>-max_uram_cascade_height=default::-1</TD>
</TR><TR ALIGN='LEFT'>    <TD>-mode=default::default</TD>
    <TD>-name=default::[not_specified]</TD>
    <TD>-no_lc=default::[not_specified]</TD>
    <TD>-no_srlextract=default::[not_specified]</TD>
</TR><TR ALIGN='LEFT'>    <TD>-no_timing_driven=default::[not_specified]</TD>
    <TD>-os=default::[not_specified]</TD>
    <TD>-part=xczu5ev-sfvc784-2-i</TD>
    <TD>-resource_sharing=default::auto</TD>
</TR><TR ALIGN='LEFT'>    <TD>-retiming=default::[not_specified]</TD>
    <TD>-rtl=default::[not_specified]</TD>
    <TD>-rtl_skip_constraints=default::[not_specified]</TD>
    <TD>-rtl_skip_ip=default::[not_specified]</TD>
</TR><TR ALIGN='LEFT'>    <TD>-seu_protect=default::none</TD>
    <TD>-sfcu=default::[not_specified]</TD>
    <TD>-shreg_min_size=default::3</TD>
    <TD>-top=design_1_wrapper</TD>
</TR><TR ALIGN='LEFT'>    <TD>-verilog_define=default::[not_specified]</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>usage</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>elapsed=00:12:57s</TD>
    <TD>hls_ip=3</TD>
    <TD>memory_gain=3058.934MB</TD>
    <TD>memory_peak=5433.031MB</TD>
</TR>   </TABLE>
   </TD></TR>
  </TABLE><BR>
</BODY>
</HTML>
