# NMOS 6510 - Equivalent legal-mode mapping: Absolute X indexed R-M-W sequences for undocumented opcodes (ASL abs,x; DEC abs,x; LSR/ROL/ ROR etc) and undocumented variants (DCP, ISC, RRA, RLA, SLO, SRE) with 7-cycle behavior. Includes per-cycle bus operations showing when old data is read and when new data is written, and lists opcode byte examples. Simulation link provided.


AA + X

Old Data

W

7

AA + X

New Data

W

- 67 -

Zeropage X Indexed Indirect (R-M-W)
â€¢
C3 zp
E3 zp
23 zp
63 zp
03 zp
43 zp

2 bytes, 8 cycles
DCP (zp, x)
ISC (zp, x)
RLA (zp, x)
RRA (zp, x)
SLO (zp, x)
SRE (zp, x)

Cycle

Address-Bus

Data-Bus

Read/Write

1

PC

Opcode fetch

R

2

PC + 1

Direct Offset

R

3

DO

Byte at direct offset

R

4

DO + X

Absolute Address Low

R

5

DO + X + 1

---
Additional information can be found by searching:
- "unintended_addressing_modes_abs_y_rmw" which expands on related R-M-W timing sequence but with X vs Y indexing
