- ğŸ‘‹ Hi, Iâ€™m @AryanSingh0813
- ğŸ‘€ Iâ€™m interested in VERILOG,FRONTEND and BACKEND VLSI DESIGN
- ğŸŒ± Iâ€™m currently learning VERILOG,ANALOG as well as DIGITAL designs on EDA's
- ğŸ’ï¸ Iâ€™m looking to collaborate on Veilog based system design,FPGA's,and analog circuit design
- ğŸ“« How to reach me:Mail - aryansingh@220104@gmail.com

<!---
AryanSingh0813/AryanSingh0813 is a âœ¨ special âœ¨ repository because its `README.md` (this file) appears on your GitHub profile.
You can click the Preview link to take a look at your changes.
--->
