{
  "messages": [
    {
      "role": "system",
      "content": "You are a professional academic reference prediction expert. Your task is to predict the most likely references for a given academic paper based on its title, abstract, and retrieved relevant papers.\n\nRETRIEVER INTERFACE:\n- Input: paper title + abstract\n- Output: {top_r} retrieved papers with title and abstract\n- Format: List of dictionaries with 'title' and 'abstract' fields\n\nREQUIREMENTS:\n1. Analyze the paper's title and abstract to understand its research area and focus\n2. Consider the retrieved papers as potential references (when available)\n3. Generate a list of predicted reference titles that would be most relevant and likely to be cited\n4. Provide reasoning for each prediction to prevent hallucination\n5. Output format: JSON object with \"titles\" array and \"reasoning\" string\n6. Generate exactly 352 most relevant reference titles (this should be at least 40 to cover all evaluation metrics)\n7. Ensure titles are realistic and appropriate for the research area\n8. Consider citation patterns in the field\n9. CRITICAL: Each title must be unique - never repeat the same title multiple times\n\nEXAMPLE:\nInput:\nTitle: \"Question Type Classification Methods Comparison\"\nAbstract: \"The paper presents a comparative study of state-of-the-art approaches for question classification task: Logistic Regression, Convolutional Neural Networks (CNN), Long Short-Term Memory Network (LSTM) and Quasi-Recurrent Neural Networks (QRNN). All models use pre-trained GLoVe word embeddings and trained on human-labeled data. The best accuracy is achieved using CNN model with five convolutional layers and various kernel sizes stacked in parallel, followed by one fully connected layer. The model reached 90.7% accuracy on TREC 10 test set.\"\n\nRetrieved papers ({top_r}):\n1. Title: Convolutional Neural Networks for Sentence Classification\n   Abstract: We report on a series of experiments with convolutional neural networks trained on top of pre-trained word vectors for sentence-level classification tasks.\n\n2. Title: Glove: Global vectors for word representation\n   Abstract: We present a new global log-bilinear regression model that combines the advantages of the two major model families in the literature.\n\nOutput:\n{\n  \"titles\": [\n    \"Convolutional Neural Networks for Sentence Classification\",\n    \"Glove: Global vectors for word representation\",\n    \"Quasi-Recurrent Neural Networks\",\n    \"A Comparative Study of Neural Network Models for Sentence Classification\",\n    \"Deep lstm based feature mapping for query classification\"\n  ],\n  \"reasoning\": \"Based on the paper's focus on question classification using neural networks, I predict these references because: 1) CNN paper is directly relevant to the convolutional approach used; 2) GloVe embeddings are mentioned as pre-trained features; 3) QRNN is one of the compared methods; 4) Comparative study papers are common in this field; 5) LSTM-based query classification is closely related to question classification. Additional references cover related neural network architectures, NLP applications, deep learning methodologies, optimization techniques, and advanced neural network methods that would be relevant for this research area.\"\n}\n\nReturn JSON object only."
    },
    {
      "role": "user",
      "content": "Paper Title: A Case for Transparent Reliability in DRAM Systems\n\nPaper Abstract: Abstract Mass-produced commodity DRAM is the preferred choice of main memory for a broad range of computing systems due to its favorable cost-per-bit. However, todayâ€™s systems have diverse system-specific needs (e.g., performance, energy, reliability) that are difficult to address using one-size-fits-all general-purpose DRAM. Unfortunately, although system designers can theoretically adapt commodity DRAM chips to meet their particular design goals (e.g., by exploiting slack in access timings to improve performance, or implementing system-level RowHammer mitigations), we observe that designers today lack the necessary insight into commodity DRAM chipsâ€™ reliability characteristics to implement these techniques in practice. In this work, we make a case for DRAM manufacturers to provide increased transparency into simple device characteristics (e.g., internal row address mapping, cell array organization) that affect consumer-visible reliability. Doing so has negligible impact on manufacturers given that these characteristics can be reverse-engineered using known techniques; however, it has significant benefit for system designers, who can then make informed decisions to better adapt commodity DRAM to meet modern systemsâ€™ needs while preserving its cost advantages. To support our argument, we study four ways that system designers can adapt commodity DRAM chips to system-specific design goals: (1) improving DRAM reliability; (2) reducing DRAM refresh overheads; (3) reducing DRAM access latency; and (4) defending against RowHammer attacks. We observe that adopting solutions for any of the four goals requires system designers to make assumptions about a DRAM chipâ€™s reliability characteristics. These assumptions discourage system designers from using such solutions in practice due to the difficulty of both making and relying upon the assumption. We identify DRAM standards as the root of the problem: current standards rigidly enforce a fixed operating point with no specifications for how a system designer might explore alternative operating points. To overcome this problem, we introduce a two-step approach that reevaluates DRAM standards with a focus on transparency of reliability characteristics so that system designers are encouraged to make the most of commodity DRAM technology for both current and future DRAM chips.\n\n{retrieved_text}\n\nGenerate exactly 352 most likely reference titles for this paper. Focus on papers that are directly related to the research topic, provide foundational background, present similar methodologies, or address related problems.\n\nCRITICAL: Each title must appear exactly once. Do not repeat any title.\n\nIMPORTANT: You must respond with ONLY valid JSON in this exact format:\n{\n    \"titles\": [\n        \"Reference Title 1\",\n        \"Reference Title 2\",\n        \"Reference Title 3\",\n        \"Reference Title 4\",\n        \"Reference Title 352\"\n    ],\n    \"reasoning\": \"Explain why you chose these specific references based on the paper's title, abstract, and retrieved papers. This helps prevent hallucination and ensures relevance.\"\n}\n\nDo not include any text before or after the JSON. Do not include authors, venues, or years - only the paper titles. The reasoning field is required to explain your prediction logic."
    },
    {
      "role": "assistant",
      "content": "{\n    \"titles\": [\n        \"Field-Effect Transistor Memory\",\n        \"Design of Ion-Implanted MOSFETâ€™s with Very Small Physical Dimensions\",\n        \"DRAM Circuit Design: Fundamental and High-Speed Topics\",\n        \"IBMâ€™s Robert H. Dennard and the Chip That Changed the World\",\n        \"Memory Lane\",\n        \"DRAM: The Invention of On-Demand Data\",\n        \"Assessing Merged DRAM/Logic Technology\",\n        \"JC-42 Solid State Memories\",\n        \"DDR3 SDRAM Specification\",\n        \"DDR4 SDRAM Specification\",\n        \"DDR5 SDRAM Specification\",\n        \"High Bandwidth Memory (HBM) DRAM\",\n        \"High Bandwidth Memory DRAM (HBM3)\",\n        \"Low Power Double Data Rate 4 (LPDDR4) SDRAM Specification\",\n        \"Low Power Double Data Rate 5 (LPDDR5) SDRAM Specification\",\n        \"Graphics Double Data Rate (GDDR5) SGRAM Standard\",\n        \"Graphics Double Data Rate (GDDR6) SGRAM Standard\",\n        \"A Study of the DRAM Industry\",\n        \"A White Paper on the Benefits of Chipkill-Correct ECC for PC Server Main Memory\",\n        \"A Strategic Analysis of the DRAM Industry After the Year 2000\",\n        \"A Model for Analysis of the Effects of Redundancy and Error Correction on DRAM Memory Yield and Reliability\",\n        \"ArchShield: Architectural Framework for Assisting DRAM Scaling by Tolerating High Error Rates\",\n        \"DRAM Scaling Error Evaluation Model Using Various Retention Time\",\n        \"Achieving Yield, Density and Performance Effective DRAM at Extreme Technology Sizes\",\n        \"Cost Effective IC Manufacturing\",\n        \"Co-Architecting Controllers and DRAM to Enhance DRAM Process Scaling\",\n        \"Defect Analysis and Cost-Effective Resilience Architecture for Future DRAM Devices\",\n        \"ECC Brings Reliability and Power Efficiency to Mobile Devices\",\n        \"Technology Scaling Challenge and Future Prospects of DRAM and NAND Flash Memory\",\n        \"CiDRA: A cache-Inspired DRAM resilience architecture\",\n        \"Quarterly Report on Form 10-Q\",\n        \"Understanding and Improving Latency of DRAM-Based Memory Systems\",\n        \"Reducing DRAM Latency at Low Cost by Exploiting Heterogeneity\",\n        \"What Your DRAM Power Models Are Not Telling You: Lessons from a Detailed Experimental Study\",\n        \"DRAM Datasheet Survey\",\n        \"Reducing Memory Access Latency with Asymmetric DRAM Bank Organizations\",\n        \"Tiered-Latency DRAM: A Low Latency and Low Cost DRAM Architecture\",\n        \"Computer Architecture: A Quantitative Approach\",\n        \"Understanding Latency Variation in Modern DRAM Chips: Experimental Characterization, Analysis, and Optimization\",\n        \"The Remarkable Story of the DRAM Industry\",\n        \"Multiple Clone Row DRAM: A Low Latency and Area Optimized DRAM\",\n        \"The Future of Microprocessors\",\n        \"Nonblocking Memory Refresh\",\n        \"RLDRAM Memory\",\n        \"FCRAM (Fast Cycle RAM)\",\n        \"Rugged Memory\",\n        \"IM ECC DRAM with Integrated Error Correcting Code\",\n        \"Bamboo ECC: Strong, Safe, and Flexible Codes For Reliable Computer Memory\",\n        \"Development of an Evaluation Model for the Design of Fault-Tolerant Solid State Mass Memory\",\n        \"Virtualized and Flexible ECC for Main Memory\",\n        \"LOT-ECC: Localized And Tiered Reliability Mechanisms For Commodity Memory Systems\",\n        \"Low-Power, Low-Storage-Overhead Chipkill Correct via Multi-Line Error Correction\",\n        \"Frugal ECC: Efficient And Versatile Memory Error Protection Through Fine-Grained Compression\",\n        \"XED: Exposing On-Die Error Detection Information for Strong Memory Reliability\",\n        \"Adaptive Reliability Chipkill Correct (ARCC)\",\n        \"Data-Aware DRAM Refresh to Squeeze the Margin of Retention Time in Hybrid Memory Cube\",\n        \"E-ECC: Low Power Erasure And Error Correction Schemes For Increasing Reliability Of Commodity DRAM Systems\",\n        \"E3CC: A Memory Error Protection Scheme With Novel Address Mapping for Subranked And Low-Power Memories\",\n        \"MUSE: Multi-Use Error Correcting Codes\",\n        \"DvÃ©: Improving DRAM Reliability and Performance On-Demand via Coherent Replication\",\n        \"Reducing DRAM Refresh Power Consumption by Runtime Profiling of Retention Time and Dual-Row Activation\",\n        \"Online Profiling for Cluster-Specific Variable Rate Refreshing in High-Density DRAM Systems\",\n        \"Energy-Efficient Cache Design Using Variable-Strength Error-Correcting Codes\",\n        \"STTRAM Scaling and Retention Failure\",\n        \"Efficient Scrub Mechanisms for Error-Prone Emerging Memories\",\n        \"Exploiting Expendable Process-Margins in DRAMs for Run-Time Performance Optimization\",\n        \"â€œSolar-DRAM: Reducing DRAM Access Latency by Exploiting the Variation in Local Bitlines\",\n        \"â€œAdaptive-Latency DRAM: Optimizing DRAM Timing for the Common-Case\",\n        \"R. Ausavarungnirun\",\n        \"â€œReducing DRAM Latency Via Charge-Level-Aware Look-Ahead Partial Restoration\",\n        \"â€œRestore Truncation for Performance Improvement in Future DRAM Systems\",\n        \"K. Kanellopoulos\",\n        \"â€œUnderstanding Reduced-Voltage Operation in Modern DRAM Devices: Experimental Characterization\",\n        \"â€œMemory Power Management via Dynamic Voltage/Frequency Scaling\",\n        \"â€œMemScale: Active Low-Power Modes for Main Memory\",\n        \"â€œRetention-Aware Placement in DRAM (RAPID): Software Methods for Quasi-Non-Volatile DRAM\",\n        \"â€œRAIDR: Retention-Aware Intelligent DRAM Refresh\",\n        \"â€œThe Reach Profiler (REAPER): Enabling the Mitigation of DRAM Retention Failures via Profiling at Aggressive Conditions\",\n        \"â€œSECRET: Selective Error Correction for Refresh Energy Reduction in DRAMs\",\n        \"â€œSmart Refresh: An Enhanced Memory Controller Design for Reducing Energy in Conventional and 3D Die-Stacked DRAMs\",\n        \"â€œContent Aware Refresh: Exploiting the Asymmetry of DRAM Retention Errors to Reduce the Refresh Frequency of Less Vulnerable Data\",\n        \"â€œAVATAR: A Variable-Retention-Time (VRT) Aware Refresh for DRAM Systems\",\n        \"â€œLest We Remember: Cold-Boot Attacks on Encryption Keys\",\n        \"â€œOn the Practicability of Cold Boot Attacks\",\n        \"â€œSecurity Through Amnesia: A Software-Based Solution to the Cold Boot Attack on Disk Encryption\",\n        \"K. Kanellopoullos\",\n        \"â€œFlipping Bits in Memory Without Accessing Them: An Experimental Study of DRAM Disturbance Errors\",\n        \"â€œAbout the Security Content of Mac EFI Security Update 2015-001\",\n        \"â€œMithril: Cooperative Row Hammer Protection on Commodity DRAM Leveraging Managed Refresh\",\n        \"â€œRandomized Row-Swap: Mitigating Row Hammer by Breaking Spatial Correlation Between Aggressor and Victim Rows\",\n        \"â€œThe Price of Secrecy: How Hiding Internal DRAM Topologies Hurts Rowhammer Defenses\",\n        \"â€œStop! Hammer Time: Rethinking Our Approach to Rowhammer Mitigations\",\n        \"â€œReverse Engineering of DRAMs: Row Hammer with Crosshair\",\n        \"â€œUnderstanding and Modeling On-Die Error Correction in Modern DRAM: An Experimental Study Using Real Devices\",\n        \"â€œDStress: Automatic Synthesis of DRAM Reliability Stress Viruses using Genetic Algorithms\",\n        \"â€œThe DRAM Latency PUF: Quickly Evaluating Physical Unclonable Functions by Exploiting the Latency-Reliability Tradeoff in Modern Commodity DRAM Devices\",\n        \"â€œImproving the Error Behavior of DRAM by Exploiting its Z-Channel Property\",\n        \"â€œA Deeper Look into RowHammerâ€™s Sensitivities: Experiemental Analysis of Real DRAM Chips and Implications on Future Attacks and Defenses\",\n        \"â€œUncovering In-DRAM RowHammer Protection Mechanisms: A New Methodology\",\n        \"â€œImproving Memory Reliability by Bounding DRAM Faults: DDR5 Improved Reliability Features\",\n        \"JEP122H: Failure Mechanisms and Models for Semiconductor Devices\",\n        \"JESD218: Solid-State Drive (SSD) Requirements and Endurance Test Method\",\n        \"JESD219: Solid-State Drive (SSD) Endurance Workloads\",\n        \"â€œError Characterization\",\n        \"â€œError Patterns in MLC NAND Flash Memory: Measurement\",\n        \"â€œErrors in Flash-Memory-Based Solid-State Drives: Analysis\",\n        \"â€œData Retention in MLC NAND Flash Memory: Characterization\",\n        \"â€œHeatWatch: Improving 3D NAND Flash Memory Device Reliability by Exploiting Self-Recovery and Temperature Awareness\",\n        \"â€œImproving 3D NAND Flash Memory Lifetime by Tolerating Early Retention Loss and Process Variation\",\n        \"â€œFlash Correct-And-Refresh: Retention-Aware Error Management for Increased Flash Memory Lifetime\",\n        \"â€œThreshold Voltage Distribution in MLC NAND Flash Memory: Characterization\",\n        \"â€œProgram Interference in MLC NAND Flash Memory: Characterization\",\n        \"â€œRead Disturb Errors in MLC NAND Flash Memory: Characterization\",\n        \"â€œEnabling Accurate and Practical Online Flash Channel Modeling for Modern MLC NAND Flash Memory\",\n        \"â€œMemory Scaling: A Systems Architecture Perspective\",\n        \"â€œMain Memory Scaling: Challenges and Solution Directions\",\n        \"â€œResearch Problems and Opportunities in Memory Systems\",\n        \"â€œProcessing Data Where It Makes Sense: Enabling In-Memory Computation\",\n        \"â€œRefresh Now and Then\",\n        \"â€œCosmic Rays Donâ€™t Strike Twice: Understanding the Nature of DRAM Errors and the Implications for System Design\",\n        \"â€œRevisiting Memory Errors in Large-Scale Production Data Centers: Analysis and Modeling of New Trends from the Field\",\n        \"â€œOptimizing the DRAM Refresh Count for Merged DRAM/logic LSIs\",\n        \"â€œProactiveDRAM: A DRAM-Initiated Retention Management Scheme\",\n        \"â€œThe Efficacy of Error Mitigation Techniques for DRAM Retention Failures: A Comparative Experimental Study\",\n        \"â€œA Case for Memory Content-Based Detection and Mitigation of Data-Dependent Failures in DRAM\",\n        \"â€œPARBOR: An Efficient System-Level Technique to Detect Data-Dependent Failures in DRAM\",\n        \"â€œDetecting and Mitigating Data-Dependent DRAM Failures by Exploiting Current Memory Content\",\n        \"â€œRefresh Triggered Computation: Improving the Energy Efficiency of Convolutional Neural Network Accelerators\",\n        \"â€œDynamic Memory Design for Low Data-Retention Power\",\n        \"â€œBlock-Based Multiperiod Dynamic Memory Design for Low Data-Retention Power\",\n        \"â€œFault-Tolerant Refresh Power Reduction of DRAMs for Quasi-Nonvolatile Data Retention\",\n        \"â€œUsing Run-Time Reverse-Engineering to Optimize DRAM Refresh\",\n        \"â€œChargeCache: Reducing DRAM Latency by Exploiting Row Access Locality\",\n        \"â€œQuantifying Server Memory Frequency Margin and Using it to Improve Performance in HPC Systems\",\n        \"G. Tziantzioulis\",\n        \"â€œQUAC-TRNG: High-Throughput True Random Number Generation Using Quadruple Row Activation in Commodity DRAM Chips\",\n        \"â€œD-RaNGe: Using Commodity DRAM Devices to Generate True Random Numbers With Low Latency And High Throughput\",\n        \"â€œFast Bulk Bitwise AND and OR in DRAM\",\n        \"â€œAmbit: In-Memory Accelerator for Bulk Bitwise Operations Using Commodity DRAM Technology\",\n        \"â€œIn-DRAM Bulk Bitwise Execution Engine\",\n        \"â€œSIMDRAM: An End-to-End Framework for Bit-Serial SIMD Computing in DRAM\",\n        \"â€œBuddy-RAM: Improving the Performance and Efficiency of Bulk Bitwise Operations Using DRAM\",\n        \"â€œThrottling Support for Row-Hammer Counters\",\n        \"Top Picks in Hardware and Embedded Security\",\n        \"â€œZebRAM: Comprehensive and Compatible Software Protection Against Rowhammer Attacks\",\n        \"â€œGuardION: Practical Mitigation of DMA-Based Rowhammer Attacks on ARM\",\n        \"â€œCAnâ€™t Touch This: Software-Only Mitigation Against Rowhammer Attacks Targeting Kernel Memory\",\n        \"Availability and Serviceability (RAS) for Memory Interfaces\",\n        \"â€œSystem RAS Implications of DRAM Soft Errors\",\n        \"â€œImpact of Error Correction Code and Dynamic Memory Reconfiguration on High-Reliability/Low-Cost Server Memory\",\n        \"â€œUtilizing Two Stage Scrubbing to Handle Single-Fault Multi-Error Cases in DRAM Systems\",\n        \"Nanoscale Memory Repair. Springer SBM\",\n        \"â€œECC-ASPIRIN: An ECC-assisted Post-Package Repair Scheme for Aging Errors in DRAMs\",\n        \"â€œPost-Packaging Auto Repair Techniques for Fast Row Cycle Embedded DRAM\",\n        \"â€œTRRespass: Exploiting the Many Sides of Target Row Refresh\",\n        \"â€œMemory Errors in Modern Systems: The Good\",\n        \"â€œFlower and Fame: A Low Overhead Bit-Level Fault-Map and Fault-Tolerance Approach for Deeply Scaled Memories\",\n        \"â€œPredicting and Mitigating Single-Event Upsets in DRAM using HOTH\",\n        \"â€œSustainable Fault Management and Error Correction for Next-Generation Main Memories\",\n        \"for Hard Failures in Resistive Memories\",\n        \"â€œSuDoku: Tolerating High-Rate of Transient Failures for Enabling Scalable STTRAM\",\n        \"â€œDynamic Partitioning To Mitigate Stuck-At Faults in Emerging Memories\",\n        \"â€œArchitecting Memory Systems Upon Highly Scaled Error-Prone Memory Technologies\",\n        \"â€œRelaxFault Memory Repair\",\n        \"H. Vandierendonck\",\n        \"â€œImproving DRAM Fault Characterization Through Machine Learning\",\n        \"â€œPredicting DRAM Reliability in the Field with Machine Learning\",\n        \"â€œA Study of Dynamic Meta-Learning for Failure Prediction in Large-Scale Systems\",\n        \"A. Sivasubramaniam\",\n        \"â€œCost-Aware Prediction of Uncorrected DRAM Errors in the Field\",\n        \"â€œError Detecting and Error Correcting Codes\",\n        \"â€œCodes Correcteurs Dâ€™erreurs\",\n        \"â€œOn a Class of Error Correcting Binary Group Codes\",\n        \"â€œPolynomial Codes Over Certain Finite Fields\",\n        \"â€œUltraSPARC T1: Architecture and Physical Design of a 32-threaded General Purpose CPU\",\n        \"â€œFlexible Auto-Refresh: Enabling Scalable and Energy-Efficient DRAM Refresh Reductions\",\n        \"â€œDRAM Refresh Mechanisms\",\n        \"â€œImproving DRAM Performance by Parallelizing Refreshes with Accesses\",\n        \"â€œHiding DRAM Refresh Overhead in Real-Time Cyclic Executives\",\n        \"â€œElastic Refresh: Techniques to Mitigate Refresh Penalties in High Density Memory\",\n        \"â€œUnderstanding and Mitigating Refresh Overheads in High-Density DDR4 DRAM Systems\",\n        \"â€œA Case for Refresh Pausing in DRAM Memory Systems\",\n        \"â€œCREAM: A Concurrent-Refresh-Aware DRAM Memory Architecture\",\n        \"â€œAn Experimental Study of Data Retention Behavior in Modern DRAM Devices: Implications for Retention Time Profiling Mechanisms\",\n        \"â€œWell Concentration: A Novel Scaling Limitation Factor Derived From DRAM Retention Time and Its Modeling\",\n        \"â€œOn the Retention Time Distribution of Dynamic Random Access Memory (DRAM)\",\n        \"â€œAccelerating Pointer Chasing In 3D-Stacked Memory: Challenges\",\n        \"â€œClearing The Clouds: A Study Of Emerging Scale-Out Workloads On Modern Hardware\",\n        \"â€œFull-System Analysis And Characterization Of Interactive Smartphone Applications\",\n        \"â€œA Comparative Analysis Of Microarchitecture Effects On CPU and GPU Memory System Behavior\",\n        \"â€œMoby: A Mobile Benchmark Suite For Architectural Simulators\",\n        \"â€œMicroarchitectural Implications Of Event-Driven Server-Side Web Applications\",\n        \"â€œDAMOV: A New Methodology and Benchmark Suite for Evaluating Data Movement Bottlenecks\",\n        \"R. Narayanaswami\",\n        \"â€œSMASH: Co-Designing Software Compression and Hardware-Accelerated Indexing for Efficient Sparse Matrix Operations\",\n        \"â€œThe Memory Gap and The Future of High Performance Memories\",\n        \"â€œHitting the Memory Wall: Implications of the Obvious\",\n        \"â€œStall-Time Fair Memory Access Scheduling for Chip Multiprocessors\",\n        \"â€œRunahead Execution: An Alternative to Very Large Instruction Windows for Out-of-Order Processors\",\n        \"â€œProfiling a Warehouse-scale Computer\",\n        \"â€œDSPatch: Dual Spatial Pattern Prefetcher\",\n        \"â€œProcessing-in-Memory: A Workload-driven Perspective\",\n        \"â€œNUAT: A Non-Uniform Access Time Memory Controller\",\n        \"â€œDemystifying Complex Workload-DRAM Interactions: An Experimental Study\",\n        \"â€œRow Hammer Refresh Command\",\n        \"â€œThe RowHammer Problem and Other Issues we may Face as Memory Becomes Denser\",\n        \"â€œRowHammer: A Retrospective\",\n        \"â€œRevisiting RowHammer: An Experimental Analysis of Modern Devices and Mitigation Techniques\",\n        \"â€œSMASH: Synchronized Many-sided Rowhammer Attacks from JavaScript\",\n        \"â€œGreen Memory Solution\",\n        \"â€œExploiting Correcting Codes: On The Effectiveness Of ECC Memory Against Rowhammer Attacks\",\n        \"x16 DDR4 SDRAM Features - Excessive Row Activation\",\n        \"â€œAre We Susceptible to Rowhammer? An End-to-End Methodology for Cloud Providers\",\n        \"â€œBlacksmith: Scalable Rowhammering in the Frequency Domain\",\n        \"â€œGraphene: Strong yet Lightweight Row Hammer Protection\",\n        \"â€œSecurity Analysis of the Silver Bullet Technique for RowHammer Prevention\",\n        \"â€œDDR Memory Errors Caused by Row Hammer\",\n        \"â€œRethinking ECC in the Era of Row-Hammer\",\n        \"â€œCROW: A Low-Cost Substrate for Improving DRAM Performance\",\n        \"â€œANVIL: Software-Based Protection Against Next-Generation Rowhammer Attacks\",\n        \"â€œMaking DRAM Stronger Against Row Hammering\",\n        \"â€œMitigating Wordline Crosstalk Using Adaptive Trees of Counters\",\n        \"â€œMRLoc : Mitigating Row-Hammering Based on Memory Locality\",\n        \"â€œTWiCe: Preventing Row-Hammering by Exploiting Time Window Counters\",\n        \"â€œArchitectural Support for Mitigating Row Hammering in DRAM Memories\",\n        \"â€œCAT-TWO: Counter-Based Adaptive Tree\",\n        \"â€œDistributed Row Hammer Tracking\",\n        \"â€œRow Hammer Monitoring Based on Stored Row Hammer Threshold Value\",\n        \"â€œMethod and Circuit for Protecting a DRAM Memory Device from the Row Hammer Effect\",\n        \"â€œProTRR: Principled yet Optimal In-DRAM Target Row Refresh\",\n        \"â€œArchitectural Techniques to Enhance DRAM Scaling\",\n        \"â€œA Modern Primer on Processing in Memory\",\n        \"â€œA Case for Intelligent RAM\",\n        \"â€œShmoo Plotting: The Black Art of IC Testing\",\n        \"T5833/T5833ES Memory Test System\",\n        \"Magnum EPIC Ultra-high Performance Solution for Memory Device Test\",\n        \"â€œSoftMC: A Flexible and Practical Open-Source Infrastructure for Enabling Experimental DRAM Studies\",\n        \"â€œAn FPGA-Based Test Platform for Analyzing Data Retention Time Distribution of DRAMs\",\n        \"â€œRetention Time Measurements and Modelling of Bit Error Rates of Wide I/O DRAM in MPSoCs\",\n        \"â€œDRAM Retention at Cryogenic Temperatures\",\n        \"â€œUse of Commercial FPGA-Based Evaluation Boards for Single-Event Testing of DDR2 and DDR3 SDRAMS\",\n        \"â€œMemTest86 Overview\",\n        \"â€œDrammer: Deterministic Rowhammer Attacks on Mobile Platforms\",\n        \"â€œA Raspberry Pi Operating System for Exploring Advanced Memory System Concepts\",\n        \"â€œA 3.2Gbps/pin 8Gb 1.0V LPDDR4 SDRAM with Integrated ECC Engine for Sub-1V DRAM Core Operation\",\n        \"â€œA 3.2 Gbps/Pin 8 Gbit 1.0 V LPDDR4 SDRAM with Integrated ECC Engine for Sub-1 V DRAM Core Operation\",\n        \"â€œA 4.8 Gb/s/pin 2Gb LPDDR4 SDRAM with Sub-100Î¼ğœ‡\\\\muA Self-Refresh Current for IoT Applications\",\n        \"â€œUnderstanding DDR4 in Pursuit of In-DRAM ECC\",\n        \"â€œBit-Exact ECC Recovery (BEER): Determining DRAM On-Die ECC Functions by Exploiting DRAM Data Retention Characteristics\",\n        \"â€œEnabling Effective Error Mitigation in Memory Chips That Use On-Die Error-Correcting Codes\",\n        \"â€œLow-Cost Inter-Linked Subarrays (LISA): Enabling Fast Inter-Subarray Data Movement in DRAM\",\n        \"â€œExploiting DRAM Latency Variations for Generating True Random Numbers\",\n        \"â€œDR-STRaNGe: End-to-End System Design for DRAM-based True Random Number Generators\",\n        \"â€œLDPUF: Exploiting DRAM Latency Variations to Generate Robust Device Signatures\",\n        \"â€œHalf-DRAM: A High-Bandwidth and Low-Power DRAM Architecture from the Rethinking of Fine-Grained Activation\",\n        \"â€œCharacterization of Data Retention Faults in DRAM Devices\",\n        \"â€œData Retention Analysis on Individual Cells of 256Mb DRAM in 110nm Technology\",\n        \"â€œTheoretical Study of Deep-Trap-Assisted Anomalous Currents in Worst-Bit Cells of Dynamic Random-Access Memories (DRAMâ€™s)\",\n        \"â€œOn DRAM Rowhammer and the Physics of Insecurity\",\n        \"â€œTrap-Assisted DRAM Row Hammer Effect\",\n        \"â€œStatistical Distributions of Row-Hammering Induced Failures in DDR3 Components\",\n        \"â€œVRL-DRAM: Improving DRAM Performance Via Variable Refresh Latency\",\n        \"â€œAnalysis and Modeling of Memory Errors From Large-Scale Field Data Collection\",\n        \"â€œA Large-Scale Study of Flash Memory Errors in the Field\",\n        \"â€œPrediction of Data Retention Time Distribution of DRAM by Physics-Based Statistical Simulation\",\n        \"â€œStatistical Modeling of Dynamic Random Access Memory Data Retention Characteristics\",\n        \"â€œDRAM Yield Analysis and Optimization by a Statistical Design Approach\",\n        \"â€œLocal-Field-Enhancement Model of DRAM Retention Failure\",\n        \"Per-Cell Retention Time Distribution Model for Gain-Cell Based eDRAMs\",\n        \"â€œA New Investigation of Data Retention Time in Truly Nanoscaled DRAMs\",\n        \"â€œAnalysis of Retention Time Distribution of Embedded DRAM-A New Method to Characterize Across-Chip Threshold Voltage Variation\",\n        \"â€œAVERT: An Elaborate Model for Simulating Variable Retention Time in DRAMs\",\n        \"â€œA Meta-Stable Leakage Phenomenon in DRAM Charge Storage-Variable Hold Time\",\n        \"â€œDRAM Variable Retention Time\",\n        \"â€œCopula Models of Correlation: A DRAM Case Study\",\n        \"â€œCharacterization of the Variable Retention Time in Dynamic Random Access Memory\",\n        \"â€œStudy of Trap Models Related to the Variable Retention Time Phenomenon in DRAM\",\n        \"â€œDetection of Variable Retention Time in DRAM\",\n        \"â€œThe Origin of Variable Retention Time in DRAM\",\n        \"â€œQuantitative Identification for the Physical Origin of Variable Retention Time: A Vacancy-Oxygen Complex Defect Model\",\n        \"Sentaurus Sdevice Userâ€™s Manual\",\n        \"â€œ2D-TCAD Simulation on Retention Time of Z2FET for DRAM Application\",\n        \"â€œTCAD Modeling for Reliability\",\n        \"A. Giray YaÄŸlÄ±kÃ§Ä±\",\n        \"â€œIn-DRAM Cache Management for Low Latency and Low Power 3D-Stacked DRAMs\",\n        \"â€œFIGARO: Improving System Performance via Fine-Grained In-DRAM Data Relocation and Caching\",\n        \"â€œHBM3: Enabling Memory Resilience at Scale\",\n        \"â€œSoftware-Only Reverse Engineering of Physical DRAM Mappings For RowHammer Attacks\",\n        \"â€œRHAT: Efficient RowHammer-Aware Test for Modern DRAM Modules\",\n        \"â€œDramdig: A Knowledge-Assisted Tool To Uncover DRAM Address Mapping\",\n        \"â€œDRAMA: Exploiting DRAM Addressing for Cross-CPU Attacks\",\n        \"â€œTRRScope: Understanding Target Row Refresh Mechanism for Modern DDR Protection\",\n        \"â€œA Proposed SEU Tolerant Dynamic Random Access Memory (DRAM) Cell\",\n        \"â€œRadiation Hardened & High Reliability Memories\",\n        \"â€œAdvanced Cell Structures for Dynamic RAMs\",\n        \"â€œTwo-Transistor DRAM Cell with High Alpha Particle Immunity\",\n        \"â€œDesign of a Fault-Tolerant Three-Dimensional Dynamic Random-Access Memory with On-Chip Error-Correcting Circuit\",\n        \"â€œRad Hard Memories\",\n        \"â€œThermoelectric Cooling to Survive Commodity DRAMs in Harsh Environment Automotive Electronics\",\n        \"â€œHighly-reliable Integrated Circuits for Ground and Space Applications\",\n        \"â€œAll-Inclusive ECC: Thorough End-to-End Protection for Reliable Computer Memory\",\n        \"â€œExploiting OS-Level Memory Offlining for DRAM Power Management\",\n        \"Error Correction Coding: Mathematical Methods and Algorithms. John Wiley & Sons\",\n        \"Modern Coding Theory. Cambridge University Press\",\n        \"Introduction to Coding Theory. Cambridge University Press\",\n        \"Error-Correction Coding for Digital Communications. Springer SBM\",\n        \"Error Control Coding: Fundamentals and Applications. Prentice Hall\",\n        \"Error Control Coding: Fundamentals and Applications\",\n        \"â€œLightweight Opportunistic Memory Resilience\",\n        \"â€œPAIR: Pin-aligned In-DRAM ECC architecture using expandability of Reed-Solomon code\",\n        \"â€œDUO: Exposing On-Chip Redundancy to Rank-Level ECC for High Reliability\",\n        \"â€œMinimal Aliasing Single-Error-Correction Codes for DRAM Reliability Improvement\",\n        \"â€œCharacterizing Application Memory Error Vulnerability to Optimize Datacenter Cost via Heterogeneous-Reliability Memory\",\n        \"G. F. de Oliveira\",\n        \"â€œZEM: Zero-Cycle Bit-Masking Module for Deep Learning Refresh-Less DRAM\",\n        \"â€œBenchmarking a New Paradigm: Understanding a Modern Processing-in-Memory Architecture\",\n        \"â€œBenchmarking Memory-Centric Computing Systems: Analysis of Real Processing-in-Memory Hardware\",\n        \"â€œTowards Efficient Sparse Matrix Vector Multiplication on Real Processing-in-Memory Architectures\",\n        \"â€œImproving DRAM Performance\",\n        \"â€œSimultaneous Multi-Layer Access: Improving 3D-Stacked Memory Bandwidth at Low Cost\",\n        \"â€œSimple Operations in Memory to Reduce Data Movement\",\n        \"â€œDRAM-Based Authentication Using Deep Convolutional Neural Networks\",\n        \"â€œA Robust Authentication Methodology Using Physically Unclonable Functions in DRAM Arrays\",\n        \"S. Katzenbeisser\",\n        \"â€œPreLatPUF: Exploiting DRAM Latency Variations For Generating Robust Device Signatures\",\n        \"â€œPanopticon: A Complete In-DRAM Rowhammer Mitigation\",\n        \"â€œA Case for Exploiting Subarray-Level Parallelism (SALP) in DRAM\",\n        \"â€œExperiments and Root Cause Analysis for Active-Precharge Hammering Fault In DDR3 SDRAM Under 3Ã—\\\\times Nm Technology\",\n        \"â€œStudy of TID Effects on One Row Hammering using Gamma in DDR4 SDRAMs\",\n        \"â€œActive Precharge Hammering to Monitor Displacement Damage using High-Energy Protons in 3x-nm SDRAM\",\n        \"â€œDefeating Software Mitigations Against Rowhammer: A Surgical Precision Hammer\",\n        \"â€œOpening Up Ada-Tasking\",\n        \"â€œModelling and Test Generation for Crosstalk Faults in DSM Chips\",\n        \"â€œmFIT: A Bump-in-the-Wire Tool for Plug-and-Play Analysis of Rowhammer Susceptibility Factors\",\n        \"â€œComparison of Accelerated DRAM Soft Error Rates Measured at Component and System Level\",\n        \"G. F. de Oliveira Junior\",\n        \"â€œDRAM Errors in the Wild: a Large-Scale Field Study\",\n        \"â€œHalf-Double: Next-Row-Over Assisted Rowhammer\",\n        \"â€œBlock-Based Multi-Period Refresh For Energy Efficient Dynamic Memory\",\n        \"â€œLessons Learned from Memory Errors Observed Over the Lifetime of Cielo\",\n        \"â€œSoft Error Rates with Inertial and Logical Masking\",\n        \"â€ https://www.micron.com/products/dram/\",\n        \"â€ https://www.nanya.com/en/Product/4596/NT5AD256M16E4-JR\",\n        \"â€œThe True Processing in Memory Accelerator\",\n        \"â€œ25.4 A 20nm 6GB Function-In-Memory DRAM\",\n        \"â€œNewton: A DRAM-Makerâ€™s Accelerator-In-Memory (AiM) Architecture for Machine Learning\",\n        \"â€œ184QPS/W 64Mb/mm 2 3D Logic-to-DRAM Hybrid Bonding with Process-Near-Memory Engine for Recommendation System\",\n        \"â€œA Scalable Processing-In-Memory Accelerator for Parallel Graph Processing\",\n        \"16Gb/s/pin GDDR6-based Accelerator-in-Memory supporting 1TFLOPS MAC Operation and Various Activation Functions for Deep-Learning Applications\",\n        \"â€œInnovations in the Memory System\",\n        \"â€œA DRAM Refresh Tutorial\",\n        \"â€œRetention-Aware DRAM Auto-Refresh Scheme for Energy and Performance Efficiency\"\n    ],\n    \"reasoning\": \"Selected these 352 references because they represent foundational work and recent advances in A Case for Transparent Reliability in DRAM Systems, providing essential background knowledge and methodological foundations relevant to this research.\"\n}"
    }
  ],
  "format": "chatml"
}