

================================================================
== Vivado HLS Report for 'p_sc_stream_circularlinebuffer_v2_thread_clb'
================================================================
* Date:           Fri Jan 10 01:46:35 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        CNNAccel
* Solution:       default
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.117|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+
        |                 |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1         |    ?|    ?|         ?|          -|          -|  inf |    no    |
        | + Loop 1.1      |   16|   16|         1|          -|          -|    16|    no    |
        | + Loop 1.2      |    ?|    ?|         ?|          -|          -|     ?|    no    |
        |  ++ Loop 1.2.1  |    ?|    ?|         2|          1|          1|     ?|    yes   |
        | + Loop 1.3      |    ?|    ?|         ?|          -|          -|     ?|    no    |
        |  ++ Loop 1.3.1  |    ?|    ?|         2|          1|          1|     ?|    yes   |
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      5|       -|      -|    -|
|Expression       |        -|      -|       0|   1989|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |       58|      -|       0|      0|    0|
|Multiplexer      |        -|      -|       -|   1343|    -|
|Register         |        -|      -|    6990|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |       58|      5|    6990|   3332|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      432|    360|  141120|  70560|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |       13|      1|       4|      4|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    +------------------------------------------------------------------------+-------------------------------------------------------------------+----------------+
    |                                Instance                                |                               Module                              |   Expression   |
    +------------------------------------------------------------------------+-------------------------------------------------------------------+----------------+
    |p_sc_stream_circularlinebuffer_v2_am_addmul_16ns_16ns_16ns_32_1_1_U185  |p_sc_stream_circularlinebuffer_v2_am_addmul_16ns_16ns_16ns_32_1_1  | (i0 + i1) * i2 |
    |p_sc_stream_circularlinebuffer_v2_mul_mul_16ns_16ns_32_1_1_U182         |p_sc_stream_circularlinebuffer_v2_mul_mul_16ns_16ns_32_1_1         |     i0 * i1    |
    |p_sc_stream_circularlinebuffer_v2_mul_mul_16ns_16ns_32_1_1_U183         |p_sc_stream_circularlinebuffer_v2_mul_mul_16ns_16ns_32_1_1         |     i0 * i1    |
    |p_sc_stream_circularlinebuffer_v2_mul_mul_16ns_17s_32_1_1_U184          |p_sc_stream_circularlinebuffer_v2_mul_mul_16ns_17s_32_1_1          |     i0 * i1    |
    |p_sc_stream_circularlinebuffer_v2_mul_mul_16ns_17s_32_1_1_U186          |p_sc_stream_circularlinebuffer_v2_mul_mul_16ns_17s_32_1_1          |     i0 * i1    |
    +------------------------------------------------------------------------+-------------------------------------------------------------------+----------------+

    * Memory: 
    +-------------------------+--------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |          Memory         |                               Module                               | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------------------+--------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |clb_buffer_mVec_0_r_1_U  |p_sc_stream_circularlinebuffer_v2_thread_clb_clb_buffer_mVec_0_r_1  |       29|  0|   0|    0|  2048|  256|     1|       524288|
    |clb_buffer_mVec_1_r_1_U  |p_sc_stream_circularlinebuffer_v2_thread_clb_clb_buffer_mVec_0_r_1  |       29|  0|   0|    0|  2048|  256|     1|       524288|
    +-------------------------+--------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total                    |                                                                    |       58|  0|   0|    0|  4096|  512|     2|      1048576|
    +-------------------------+--------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+-----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT | Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+-----+------------+------------+
    |add_ln215_fu_1871_p2              |     +    |      0|  0|   12|           4|           3|
    |add_ln405_fu_1428_p2              |     +    |      0|  0|   39|          32|           1|
    |add_ln466_fu_1378_p2              |     +    |      0|  0|   39|          32|           2|
    |add_ln472_1_fu_1470_p2            |     +    |      0|  0|   39|           3|          32|
    |add_ln472_fu_1456_p2              |     +    |      0|  0|   39|           2|          32|
    |add_ln487_fu_1803_p2              |     +    |      0|  0|   39|          32|           1|
    |clb_sel_W_1_V_fu_1905_p2          |     +    |      0|  0|   12|           4|           4|
    |col_nr_fu_1911_p2                 |     +    |      0|  0|   39|          32|           1|
    |count_fu_1519_p2                  |     +    |      0|  0|   39|          32|           1|
    |i_fu_1210_p2                      |     +    |      0|  0|   15|           5|           1|
    |ret_V_4_fu_1356_p2                |     +    |      0|  0|   24|          17|           2|
    |ret_V_5_fu_1418_p2                |     +    |      0|  0|   40|          33|          33|
    |ret_V_6_fu_1369_p2                |     +    |      0|  0|   24|          17|           2|
    |ret_V_fu_1398_p2                  |     +    |      0|  0|   40|          33|          33|
    |row_nr_fu_1818_p2                 |     +    |      0|  0|   39|          32|           1|
    |sel_next_V_fu_1834_p2             |     +    |      0|  0|   12|           4|           1|
    |shift_ctrl_image_siz_fu_1302_p2   |     +    |      0|  0|   25|          18|          18|
    |shift_ctrl_stride_fu_1324_p2      |     +    |      0|  0|   24|          17|           1|
    |stride_count_channel_fu_1774_p2   |     +    |      0|  0|   39|          32|           1|
    |u_1_fu_1671_p2                    |     +    |      0|  0|   39|          32|           1|
    |zp_count_1_fu_1924_p2             |     +    |      0|  0|   39|          32|           2|
    |ret_V_9_fu_1344_p2                |     -    |      0|  0|   24|           1|          17|
    |sub_ln388_fu_1334_p2              |     -    |      0|  0|   24|          17|          17|
    |and_ln517_fu_1985_p2              |    and   |      0|  0|    2|           1|           1|
    |ap_block_state7_pp0_stage0_iter0  |    and   |      0|  0|    2|           1|           1|
    |ap_block_state8_pp0_stage0_iter1  |    and   |      0|  0|    2|           1|           1|
    |ap_condition_1434                 |    and   |      0|  0|    2|           1|           1|
    |ap_condition_166                  |    and   |      0|  0|    2|           1|           1|
    |ap_condition_440                  |    and   |      0|  0|    2|           1|           1|
    |ap_condition_596                  |    and   |      0|  0|    2|           1|           1|
    |ap_condition_632                  |    and   |      0|  0|    2|           1|           1|
    |ap_condition_637                  |    and   |      0|  0|    2|           1|           1|
    |ap_condition_648                  |    and   |      0|  0|    2|           1|           1|
    |ap_condition_653                  |    and   |      0|  0|    2|           1|           1|
    |ap_condition_708                  |    and   |      0|  0|    2|           1|           1|
    |ap_predicate_op280_read_state7    |    and   |      0|  0|    2|           1|           1|
    |fc_en_fu_1284_p2                  |    and   |      0|  0|    2|           1|           1|
    |io_acc_block_signal_op213         |    and   |      0|  0|    2|           1|           1|
    |io_acc_block_signal_op280         |    and   |      0|  0|    2|           1|           1|
    |io_acc_block_signal_op381         |    and   |      0|  0|    2|           1|           1|
    |clb_sel_write_0_fu_1849_p2        |   icmp   |      0|  0|    9|           4|           1|
    |clb_sel_write_1_fu_1885_p2        |   icmp   |      0|  0|    9|           4|           1|
    |icmp_ln140_1_fu_1625_p2           |   icmp   |      0|  0|   13|          16|           1|
    |icmp_ln140_2_fu_1978_p2           |   icmp   |      0|  0|   13|          16|           1|
    |icmp_ln140_fu_2055_p2             |   icmp   |      0|  0|   13|          16|           1|
    |icmp_ln381_1_fu_1278_p2           |   icmp   |      0|  0|   13|          16|           1|
    |icmp_ln381_fu_1267_p2             |   icmp   |      0|  0|   20|          32|           1|
    |icmp_ln402_fu_1388_p2             |   icmp   |      0|  0|   20|          32|           1|
    |icmp_ln416_fu_1484_p2             |   icmp   |      0|  0|   20|          32|          32|
    |icmp_ln426_1_fu_1694_p2           |   icmp   |      0|  0|   20|          32|          32|
    |icmp_ln426_fu_1677_p2             |   icmp   |      0|  0|   20|          32|           1|
    |icmp_ln431_1_fu_1497_p2           |   icmp   |      0|  0|   20|          32|          32|
    |icmp_ln431_fu_1435_p2             |   icmp   |      0|  0|   20|          32|          32|
    |icmp_ln487_fu_1786_p2             |   icmp   |      0|  0|   20|          32|          32|
    |icmp_ln496_fu_1665_p2             |   icmp   |      0|  0|   13|          16|           1|
    |icmp_ln508_fu_1918_p2             |   icmp   |      0|  0|   20|          32|           1|
    |icmp_ln517_fu_1383_p2             |   icmp   |      0|  0|   20|          32|           1|
    |icmp_ln547_fu_1204_p2             |   icmp   |      0|  0|   11|           5|           6|
    |icmp_ln598_fu_2082_p2             |   icmp   |      0|  0|   13|          16|           1|
    |icmp_ln879_fu_1828_p2             |   icmp   |      0|  0|    9|           4|           1|
    |icmp_ln887_1_fu_1423_p2           |   icmp   |      0|  0|   21|          33|          33|
    |icmp_ln887_2_fu_1689_p2           |   icmp   |      0|  0|   20|          32|          32|
    |icmp_ln887_fu_1403_p2             |   icmp   |      0|  0|   21|          33|          33|
    |icmp_ln891_1_fu_1409_p2           |   icmp   |      0|  0|   20|          32|          32|
    |icmp_ln891_2_fu_1781_p2           |   icmp   |      0|  0|   20|          32|          32|
    |icmp_ln891_4_fu_1891_p2           |   icmp   |      0|  0|    9|           4|           1|
    |icmp_ln891_fu_1865_p2             |   icmp   |      0|  0|    9|           3|           1|
    |tmp_out_eol_fu_1631_p2            |   icmp   |      0|  0|   20|          32|          32|
    |ap_block_pp0_stage0_01001         |    or    |      0|  0|    2|           1|           1|
    |ap_block_pp1_stage0_01001         |    or    |      0|  0|    2|           1|           1|
    |ap_block_state4                   |    or    |      0|  0|    2|           1|           1|
    |ap_predicate_tran8to9_state7      |    or    |      0|  0|    2|           1|           1|
    |or_ln381_fu_1272_p2               |    or    |      0|  0|   16|          16|          16|
    |or_ln425_fu_1683_p2               |    or    |      0|  0|    2|           1|           1|
    |or_ln426_fu_1699_p2               |    or    |      0|  0|    2|           1|           1|
    |or_ln431_1_fu_1513_p2             |    or    |      0|  0|    2|           1|           1|
    |or_ln431_fu_1508_p2               |    or    |      0|  0|    2|           1|           1|
    |or_ln487_fu_1797_p2               |    or    |      0|  0|    2|           1|           1|
    |stride_skip_fu_1705_p2            |    or    |      0|  0|    2|           1|           1|
    |clb_sel_V_3_fu_1877_p3            |  select  |      0|  0|    4|           1|           4|
    |clb_sel_V_fu_1840_p3              |  select  |      0|  0|    4|           1|           1|
    |col_nr_1_fu_1939_p3               |  select  |      0|  0|   32|           1|           1|
    |select_ln61_fu_1897_p3            |  select  |      0|  0|    2|           1|           2|
    |stride_count_col_1_fu_1930_p3     |  select  |      0|  0|   32|           1|           1|
    |stride_count_row_fu_1809_p3       |  select  |      0|  0|   32|           1|           1|
    |tmp_out_window_elem_s_fu_1636_p3  |  select  |      0|  0|  122|           1|           1|
    |tmp_out_window_next_1_fu_1751_p3  |  select  |      0|  0|  122|           1|         128|
    |tmp_out_window_next_s_fu_1744_p3  |  select  |      0|  0|  122|           1|         128|
    |tmp_window_next_elem_fu_1758_p3   |  select  |      0|  0|  122|           1|           1|
    |tmp_window_next_next_fu_1766_p3   |  select  |      0|  0|  122|           1|           1|
    |zp_count_3_fu_1948_p3             |  select  |      0|  0|   32|           1|          32|
    |ap_enable_pp0                     |    xor   |      0|  0|    2|           1|           2|
    |ap_enable_pp1                     |    xor   |      0|  0|    2|           1|           2|
    |ap_enable_reg_pp1_iter1           |    xor   |      0|  0|    2|           2|           1|
    |xor_ln431_fu_1502_p2              |    xor   |      0|  0|    2|           1|           2|
    |xor_ln487_fu_1791_p2              |    xor   |      0|  0|    2|           1|           2|
    +----------------------------------+----------+-------+---+-----+------------+------------+
    |Total                             |          |      0|  0| 1989|        1158|         936|
    +----------------------------------+----------+-------+---+-----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------------+----+-----------+-----+-----------+
    |                       Name                      | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                        |  56|         13|    1|         13|
    |ap_enable_reg_pp0_iter1                          |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter1                          |  15|          3|    1|          3|
    |ap_phi_mux_clb_buffer_mVec_read_8_phi_fu_856_p4  |  15|          3|  256|        768|
    |ap_phi_mux_clb_buffer_mVec_read_9_phi_fu_878_p4  |  15|          3|  256|        768|
    |ap_phi_mux_clb_buffer_mVec_writ_6_phi_fu_658_p4  |   9|          2|  256|        512|
    |ap_phi_mux_clb_buffer_mVec_writ_7_phi_fu_669_p4  |   9|          2|  256|        512|
    |ap_phi_mux_clb_buffer_mVec_writ_8_phi_fu_770_p6  |  21|          4|  256|       1024|
    |ap_phi_mux_clb_buffer_mVec_writ_9_phi_fu_785_p6  |  21|          4|  256|       1024|
    |ap_phi_mux_col_nr_2_phi_fu_1052_p4               |  15|          3|   32|         96|
    |ap_phi_mux_p_0721_2_phi_fu_702_p4                |   9|          2|   32|         64|
    |ap_phi_mux_p_Val2_31_phi_fu_736_p4               |  15|          3|   16|         48|
    |ap_phi_mux_phi_ln517_phi_fu_1074_p4              |  15|          3|    1|          3|
    |ap_phi_mux_raw_in_1_1_phi_fu_680_p4              |   9|          2|    1|          2|
    |ap_phi_mux_raw_in_2_1_phi_fu_691_p4              |   9|          2|   16|         32|
    |ap_phi_mux_row_nr_1_phi_fu_924_p4                |  15|          3|   32|         96|
    |ap_phi_mux_stride_count_channel_1_phi_fu_936_p4  |  15|          3|   32|         96|
    |ap_phi_mux_stride_count_col_2_phi_fu_1040_p4     |  15|          3|   32|         96|
    |ap_phi_mux_stride_count_row_1_phi_fu_912_p4      |  15|          3|   32|         96|
    |ap_phi_mux_tmp_0_V_phi_fu_868_p4                 |  15|          3|  128|        384|
    |ap_phi_mux_tmp_1_V_phi_fu_890_p4                 |  15|          3|  128|        384|
    |ap_phi_mux_tmp_out_tlast_phi_fu_724_p4           |  15|          3|    1|          3|
    |ap_phi_mux_window_tmp_V_load_0_phi_fu_747_p4     |  15|          3|  128|        384|
    |ap_phi_mux_zp_count_2_phi_fu_1063_p4             |  15|          3|   32|         96|
    |ap_phi_reg_pp0_iter1_tmp_out_EOP_reg_896         |  15|          3|    1|          3|
    |bvh_d_index_reg_477                              |   9|          2|    5|         10|
    |clb_buffer_mVec_0_r_1_address0                   |  15|          3|   11|         33|
    |clb_buffer_mVec_0_r_fu_276                       |   9|          2|  256|        512|
    |clb_buffer_mVec_1_r_1_address0                   |  15|          3|   11|         33|
    |clb_buffer_mVec_1_r_fu_280                       |   9|          2|  256|        512|
    |clb_buffer_mVec_read_10_reg_970                  |   9|          2|  256|        512|
    |clb_buffer_mVec_read_11_reg_983                  |   9|          2|  256|        512|
    |clb_buffer_mVec_read_4_reg_526                   |   9|          2|  256|        512|
    |clb_buffer_mVec_read_5_reg_536                   |   9|          2|  256|        512|
    |clb_buffer_mVec_read_6_reg_796                   |   9|          2|  256|        512|
    |clb_buffer_mVec_read_7_reg_807                   |   9|          2|  256|        512|
    |clb_buffer_mVec_writ_10_reg_944                  |   9|          2|  256|        512|
    |clb_buffer_mVec_writ_11_reg_957                  |   9|          2|  256|        512|
    |clb_buffer_mVec_writ_2_fu_288                    |   9|          2|  256|        512|
    |clb_buffer_mVec_writ_3_fu_284                    |   9|          2|  256|        512|
    |clb_buffer_mVec_writ_4_reg_506                   |   9|          2|  256|        512|
    |clb_buffer_mVec_writ_5_reg_516                   |   9|          2|  256|        512|
    |clb_buffer_mVec_writ_6_reg_655                   |   9|          2|  256|        512|
    |clb_buffer_mVec_writ_7_reg_666                   |   9|          2|  256|        512|
    |clb_buffer_mVec_writ_8_reg_766                   |  21|          4|  256|       1024|
    |clb_buffer_mVec_writ_9_reg_781                   |  21|          4|  256|       1024|
    |clb_sel_V_2_fu_264                               |   9|          2|    4|          8|
    |clb_sel_W_0_V_fu_292                             |   9|          2|    4|          8|
    |clb_sel_W_1_V_1_fu_296                           |   9|          2|    4|          8|
    |clb_sel_W_V_0_1_reg_497                          |   9|          2|    4|          8|
    |clb_sel_W_V_1_1_reg_488                          |   9|          2|    4|          8|
    |clb_sel_write_0_1_2635_reg_546                   |   9|          2|    1|          2|
    |clb_sel_write_0_1_fu_272                         |   9|          2|    1|          2|
    |clb_sel_write_1_1_2636_reg_556                   |   9|          2|    1|          2|
    |clb_sel_write_1_1_fu_268                         |   9|          2|    1|          2|
    |ctrl_depth_blk_n                                 |   9|          2|    1|          2|
    |ctrl_replay_blk_n                                |   9|          2|    1|          2|
    |ctrl_row_size_pkg_blk_n                          |   9|          2|    1|          2|
    |ctrl_stride_blk_n                                |   9|          2|    1|          2|
    |ctrl_window_size_blk_n                           |   9|          2|    1|          2|
    |ctrl_zeropad_blk_n                               |   9|          2|    1|          2|
    |din_0_blk_n                                      |   9|          2|    1|          2|
    |din_1_blk_n                                      |   9|          2|    1|          2|
    |din_2_blk_n                                      |   9|          2|    1|          2|
    |i_op_assign_4_reg_598                            |   9|          2|   32|         64|
    |i_op_assign_5_reg_841                            |   9|          2|   32|         64|
    |i_op_assign_6_reg_818                            |   9|          2|   32|         64|
    |p_0541_0_reg_622                                 |   9|          2|   32|         64|
    |p_0721_1_reg_588                                 |   9|          2|   32|         64|
    |p_0721_2_reg_699                                 |   9|          2|   32|         64|
    |p_0721_3_reg_754                                 |  15|          3|   32|         96|
    |p_0721_4_reg_1023                                |   9|          2|   32|         64|
    |p_Val2_31_reg_732                                |  15|          3|   16|         48|
    |p_Val2_33_reg_1010                               |   9|          2|   16|         32|
    |raw_in_1_0_reg_566                               |   9|          2|    1|          2|
    |raw_in_1_1_reg_677                               |   9|          2|    1|          2|
    |raw_in_1_3_reg_996                               |   9|          2|    1|          2|
    |raw_in_2_0_reg_578                               |   9|          2|   16|         32|
    |raw_in_2_1_reg_688                               |   9|          2|   16|         32|
    |sc_fifo_chn_1019_blk_n                           |   9|          2|    1|          2|
    |sc_fifo_chn_10_blk_n                             |   9|          2|    1|          2|
    |sc_fifo_chn_10_din                               |  15|          3|  128|        384|
    |sc_fifo_chn_1120_blk_n                           |   9|          2|    1|          2|
    |sc_fifo_chn_11_blk_n                             |   9|          2|    1|          2|
    |sc_fifo_chn_11_din                               |  15|          3|  128|        384|
    |sc_fifo_chn_1221_blk_n                           |   9|          2|    1|          2|
    |sc_fifo_chn_12_blk_n                             |   9|          2|    1|          2|
    |sc_fifo_chn_12_din                               |  15|          3|  128|        384|
    |sc_fifo_chn_1322_blk_n                           |   9|          2|    1|          2|
    |sc_fifo_chn_13_blk_n                             |   9|          2|    1|          2|
    |sc_fifo_chn_13_din                               |  15|          3|    1|          3|
    |sc_fifo_chn_1423_blk_n                           |   9|          2|    1|          2|
    |sc_fifo_chn_14_blk_n                             |   9|          2|    1|          2|
    |sc_fifo_chn_14_din                               |  15|          3|    1|          3|
    |sc_fifo_chn_1524_blk_n                           |   9|          2|    1|          2|
    |sc_fifo_chn_1524_din                             |  15|          3|    1|          3|
    |sc_fifo_chn_15_blk_n                             |   9|          2|    1|          2|
    |sc_fifo_chn_15_din                               |  15|          3|    1|          3|
    |sc_fifo_chn_16_blk_n                             |   9|          2|    1|          2|
    |sc_fifo_chn_16_din                               |  15|          3|    1|          3|
    |sc_fifo_chn_17_blk_n                             |   9|          2|    1|          2|
    |sc_fifo_chn_17_din                               |  21|          4|    1|          4|
    |sc_fifo_chn_18_blk_n                             |   9|          2|    1|          2|
    |sc_fifo_chn_18_din                               |  15|          3|   32|         96|
    |sc_fifo_chn_19_blk_n                             |   9|          2|    1|          2|
    |sc_fifo_chn_19_din                               |  15|          3|   32|         96|
    |sc_fifo_chn_8_blk_n                              |   9|          2|    1|          2|
    |sc_fifo_chn_8_din                                |  15|          3|   32|         96|
    |sc_fifo_chn_9_blk_n                              |   9|          2|    1|          2|
    |stride_count_col_reg_644                         |   9|          2|   32|         64|
    |stride_skip_col_reg_632                          |   9|          2|    1|          2|
    |tmp_col_idx_reg_609                              |   9|          2|   32|         64|
    |tmp_out_tlast_reg_719                            |  15|          3|    1|          3|
    |tmp_row_idx_reg_829                              |   9|          2|   32|         64|
    |v_assign_reg_710                                 |   9|          2|   32|         64|
    |v_fu_260                                         |   9|          2|   32|         64|
    +-------------------------------------------------+----+-----------+-----+-----------+
    |Total                                            |1343|        285| 7840|      19405|
    +-------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------+-----+----+-----+-----------+
    |                   Name                   |  FF | LUT| Bits| Const Bits|
    +------------------------------------------+-----+----+-----+-----------+
    |add_ln466_reg_2363                        |   32|   0|   32|          0|
    |ap_CS_fsm                                 |   12|   0|   12|          0|
    |ap_enable_reg_pp0_iter0                   |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                   |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0                   |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1                   |    1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_tmp_out_EOP_reg_896  |    1|   0|    1|          0|
    |bvh_d_index_reg_477                       |    5|   0|    5|          0|
    |clb_buffer_mVec_0_r_2_reg_2211            |  256|   0|  256|          0|
    |clb_buffer_mVec_0_r_fu_276                |  256|   0|  256|          0|
    |clb_buffer_mVec_1_r_2_reg_2216            |  256|   0|  256|          0|
    |clb_buffer_mVec_1_r_fu_280                |  256|   0|  256|          0|
    |clb_buffer_mVec_read_10_reg_970           |  256|   0|  256|          0|
    |clb_buffer_mVec_read_11_reg_983           |  256|   0|  256|          0|
    |clb_buffer_mVec_read_4_reg_526            |  256|   0|  256|          0|
    |clb_buffer_mVec_read_5_reg_536            |  256|   0|  256|          0|
    |clb_buffer_mVec_read_6_reg_796            |  256|   0|  256|          0|
    |clb_buffer_mVec_read_7_reg_807            |  256|   0|  256|          0|
    |clb_buffer_mVec_writ_10_reg_944           |  256|   0|  256|          0|
    |clb_buffer_mVec_writ_11_reg_957           |  256|   0|  256|          0|
    |clb_buffer_mVec_writ_1_reg_2226           |  256|   0|  256|          0|
    |clb_buffer_mVec_writ_2_fu_288             |  256|   0|  256|          0|
    |clb_buffer_mVec_writ_3_fu_284             |  256|   0|  256|          0|
    |clb_buffer_mVec_writ_4_reg_506            |  256|   0|  256|          0|
    |clb_buffer_mVec_writ_5_reg_516            |  256|   0|  256|          0|
    |clb_buffer_mVec_writ_6_reg_655            |  256|   0|  256|          0|
    |clb_buffer_mVec_writ_7_reg_666            |  256|   0|  256|          0|
    |clb_buffer_mVec_writ_8_reg_766            |  256|   0|  256|          0|
    |clb_buffer_mVec_writ_9_reg_781            |  256|   0|  256|          0|
    |clb_buffer_mVec_writ_reg_2221             |  256|   0|  256|          0|
    |clb_sel_V_2_fu_264                        |    4|   0|    4|          0|
    |clb_sel_W_0_V_fu_292                      |    4|   0|    4|          0|
    |clb_sel_W_0_V_load_reg_2231               |    4|   0|    4|          0|
    |clb_sel_W_1_V_1_fu_296                    |    4|   0|    4|          0|
    |clb_sel_W_1_V_1_loa_reg_2236              |    4|   0|    4|          0|
    |clb_sel_W_V_0_1_reg_497                   |    4|   0|    4|          0|
    |clb_sel_W_V_1_1_reg_488                   |    4|   0|    4|          0|
    |clb_sel_write_0_1_2635_reg_546            |    1|   0|    1|          0|
    |clb_sel_write_0_1_fu_272                  |    1|   0|    1|          0|
    |clb_sel_write_0_1_l_reg_2206              |    1|   0|    1|          0|
    |clb_sel_write_1_1_2636_reg_556            |    1|   0|    1|          0|
    |clb_sel_write_1_1_fu_268                  |    1|   0|    1|          0|
    |clb_sel_write_1_1_l_reg_2201              |    1|   0|    1|          0|
    |fc_en_reg_2300                            |    1|   0|    1|          0|
    |i_op_assign_4_reg_598                     |   32|   0|   32|          0|
    |i_op_assign_5_reg_841                     |   32|   0|   32|          0|
    |i_op_assign_6_reg_818                     |   32|   0|   32|          0|
    |icmp_ln416_reg_2412                       |    1|   0|    1|          0|
    |icmp_ln431_reg_2382                       |    1|   0|    1|          0|
    |icmp_ln496_reg_2449                       |    1|   0|    1|          0|
    |icmp_ln517_reg_2368                       |    1|   0|    1|          0|
    |lhs_V_5_reg_2277                          |   16|   0|   32|         16|
    |p_0541_0_reg_622                          |   32|   0|   32|          0|
    |p_0721_1_reg_588                          |   32|   0|   32|          0|
    |p_0721_2_reg_699                          |   32|   0|   32|          0|
    |p_0721_3_reg_754                          |   32|   0|   32|          0|
    |p_0721_4_reg_1023                         |   32|   0|   32|          0|
    |p_Val2_31_reg_732                         |   16|   0|   16|          0|
    |p_Val2_33_reg_1010                        |   16|   0|   16|          0|
    |p_Val2_s_reg_2241                         |   16|   0|   16|          0|
    |raw_in_1_0_reg_566                        |    1|   0|    1|          0|
    |raw_in_1_1_reg_677                        |    1|   0|    1|          0|
    |raw_in_1_3_reg_996                        |    1|   0|    1|          0|
    |raw_in_2_0_reg_578                        |   16|   0|   16|          0|
    |raw_in_2_1_reg_688                        |   16|   0|   16|          0|
    |raw_in_tkeep_V_fu_300                     |   16|   0|   16|          0|
    |ret_V_7_reg_2271                          |   32|   0|   32|          0|
    |ret_V_8_reg_2287                          |   32|   0|   32|          0|
    |rhs_V_1_reg_2341                          |   16|   0|   33|         17|
    |rhs_V_reg_2259                            |   16|   0|   32|         16|
    |sext_ln1354_1_reg_2352                    |   33|   0|   33|          0|
    |sext_ln1354_2_reg_2358                    |   32|   0|   32|          0|
    |sext_ln1354_reg_2347                      |   32|   0|   32|          0|
    |shift_ctrl_replay_reg_2309                |   16|   0|   32|         16|
    |shift_ctrl_stride_st_reg_2325             |   32|   0|   32|          0|
    |stride_count_col_reg_644                  |   32|   0|   32|          0|
    |stride_skip_col_reg_632                   |    1|   0|    1|          0|
    |tmp_62_reg_2397                           |    1|   0|    1|          0|
    |tmp_63_reg_2402                           |    1|   0|    1|          0|
    |tmp_64_reg_2407                           |    1|   0|    1|          0|
    |tmp_col_idx_reg_609                       |   32|   0|   32|          0|
    |tmp_image_size_1_reg_2304                 |   18|   0|   32|         14|
    |tmp_out_eol_reg_2439                      |    1|   0|    1|          0|
    |tmp_out_tlast_reg_719                     |    1|   0|    1|          0|
    |tmp_out_window_elem_s_reg_2444            |  128|   0|  128|          0|
    |tmp_row_idx_reg_829                       |   32|   0|   32|          0|
    |tmp_stride_1_reg_2320                     |   17|   0|   32|         15|
    |trunc_ln641_1_reg_2392                    |    1|   0|    1|          0|
    |trunc_ln641_reg_2387                      |    1|   0|    1|          0|
    |trunc_ln821_reg_2420                      |    1|   0|    1|          0|
    |u_end_reg_2330                            |   32|   0|   32|          0|
    |u_start_reg_2336                          |   32|   0|   32|          0|
    |v_assign_reg_710                          |   32|   0|   32|          0|
    |v_fu_260                                  |   32|   0|   32|          0|
    |v_load_reg_2196                           |   32|   0|   32|          0|
    |val_V_26_reg_2254                         |   16|   0|   16|          0|
    |val_data_V_reg_2484                       |  128|   0|  128|          0|
    |val_tkeep_V_reg_2494                      |   16|   0|   16|          0|
    |val_tlast_V_reg_2489                      |    1|   0|    1|          0|
    |zext_ln215_3_reg_2265                     |   16|   0|   17|          1|
    |zext_ln215_4_reg_2282                     |   16|   0|   17|          1|
    |zext_ln387_reg_2314                       |   16|   0|   32|         16|
    |zp_count_reg_2292                         |   16|   0|   32|         16|
    +------------------------------------------+-----+----+-----+-----------+
    |Total                                     | 6990|   0| 7118|        128|
    +------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+-----------------------------------------------------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |                          Source Object                          |    C Type    |
+---------------------------+-----+-----+------------+-----------------------------------------------------------------+--------------+
|ap_clk                     |  in |    1| ap_ctrl_hs | _sc_stream_circularlinebuffer_v2<128, 3, 4096, 192>::thread_clb | return value |
|ap_rst                     |  in |    1| ap_ctrl_hs | _sc_stream_circularlinebuffer_v2<128, 3, 4096, 192>::thread_clb | return value |
|sc_fifo_chn_10_din         | out |  128|   ap_fifo  |                          sc_fifo_chn_10                         |    pointer   |
|sc_fifo_chn_10_full_n      |  in |    1|   ap_fifo  |                          sc_fifo_chn_10                         |    pointer   |
|sc_fifo_chn_10_write       | out |    1|   ap_fifo  |                          sc_fifo_chn_10                         |    pointer   |
|sc_fifo_chn_11_din         | out |  128|   ap_fifo  |                          sc_fifo_chn_11                         |    pointer   |
|sc_fifo_chn_11_full_n      |  in |    1|   ap_fifo  |                          sc_fifo_chn_11                         |    pointer   |
|sc_fifo_chn_11_write       | out |    1|   ap_fifo  |                          sc_fifo_chn_11                         |    pointer   |
|sc_fifo_chn_12_din         | out |  128|   ap_fifo  |                          sc_fifo_chn_12                         |    pointer   |
|sc_fifo_chn_12_full_n      |  in |    1|   ap_fifo  |                          sc_fifo_chn_12                         |    pointer   |
|sc_fifo_chn_12_write       | out |    1|   ap_fifo  |                          sc_fifo_chn_12                         |    pointer   |
|sc_fifo_chn_13_din         | out |    1|   ap_fifo  |                          sc_fifo_chn_13                         |    pointer   |
|sc_fifo_chn_13_full_n      |  in |    1|   ap_fifo  |                          sc_fifo_chn_13                         |    pointer   |
|sc_fifo_chn_13_write       | out |    1|   ap_fifo  |                          sc_fifo_chn_13                         |    pointer   |
|sc_fifo_chn_14_din         | out |    1|   ap_fifo  |                          sc_fifo_chn_14                         |    pointer   |
|sc_fifo_chn_14_full_n      |  in |    1|   ap_fifo  |                          sc_fifo_chn_14                         |    pointer   |
|sc_fifo_chn_14_write       | out |    1|   ap_fifo  |                          sc_fifo_chn_14                         |    pointer   |
|sc_fifo_chn_15_din         | out |    1|   ap_fifo  |                          sc_fifo_chn_15                         |    pointer   |
|sc_fifo_chn_15_full_n      |  in |    1|   ap_fifo  |                          sc_fifo_chn_15                         |    pointer   |
|sc_fifo_chn_15_write       | out |    1|   ap_fifo  |                          sc_fifo_chn_15                         |    pointer   |
|sc_fifo_chn_16_din         | out |    1|   ap_fifo  |                          sc_fifo_chn_16                         |    pointer   |
|sc_fifo_chn_16_full_n      |  in |    1|   ap_fifo  |                          sc_fifo_chn_16                         |    pointer   |
|sc_fifo_chn_16_write       | out |    1|   ap_fifo  |                          sc_fifo_chn_16                         |    pointer   |
|sc_fifo_chn_17_din         | out |    1|   ap_fifo  |                          sc_fifo_chn_17                         |    pointer   |
|sc_fifo_chn_17_full_n      |  in |    1|   ap_fifo  |                          sc_fifo_chn_17                         |    pointer   |
|sc_fifo_chn_17_write       | out |    1|   ap_fifo  |                          sc_fifo_chn_17                         |    pointer   |
|sc_fifo_chn_18_din         | out |   32|   ap_fifo  |                          sc_fifo_chn_18                         |    pointer   |
|sc_fifo_chn_18_full_n      |  in |    1|   ap_fifo  |                          sc_fifo_chn_18                         |    pointer   |
|sc_fifo_chn_18_write       | out |    1|   ap_fifo  |                          sc_fifo_chn_18                         |    pointer   |
|sc_fifo_chn_19_din         | out |   32|   ap_fifo  |                          sc_fifo_chn_19                         |    pointer   |
|sc_fifo_chn_19_full_n      |  in |    1|   ap_fifo  |                          sc_fifo_chn_19                         |    pointer   |
|sc_fifo_chn_19_write       | out |    1|   ap_fifo  |                          sc_fifo_chn_19                         |    pointer   |
|sc_fifo_chn_8_din          | out |   32|   ap_fifo  |                          sc_fifo_chn_8                          |    pointer   |
|sc_fifo_chn_8_full_n       |  in |    1|   ap_fifo  |                          sc_fifo_chn_8                          |    pointer   |
|sc_fifo_chn_8_write        | out |    1|   ap_fifo  |                          sc_fifo_chn_8                          |    pointer   |
|sc_fifo_chn_9_din          | out |   32|   ap_fifo  |                          sc_fifo_chn_9                          |    pointer   |
|sc_fifo_chn_9_full_n       |  in |    1|   ap_fifo  |                          sc_fifo_chn_9                          |    pointer   |
|sc_fifo_chn_9_write        | out |    1|   ap_fifo  |                          sc_fifo_chn_9                          |    pointer   |
|sc_fifo_chn_1019_din       | out |   32|   ap_fifo  |                         sc_fifo_chn_1019                        |    pointer   |
|sc_fifo_chn_1019_full_n    |  in |    1|   ap_fifo  |                         sc_fifo_chn_1019                        |    pointer   |
|sc_fifo_chn_1019_write     | out |    1|   ap_fifo  |                         sc_fifo_chn_1019                        |    pointer   |
|sc_fifo_chn_1120_din       | out |   32|   ap_fifo  |                         sc_fifo_chn_1120                        |    pointer   |
|sc_fifo_chn_1120_full_n    |  in |    1|   ap_fifo  |                         sc_fifo_chn_1120                        |    pointer   |
|sc_fifo_chn_1120_write     | out |    1|   ap_fifo  |                         sc_fifo_chn_1120                        |    pointer   |
|sc_fifo_chn_1221_din       | out |   32|   ap_fifo  |                         sc_fifo_chn_1221                        |    pointer   |
|sc_fifo_chn_1221_full_n    |  in |    1|   ap_fifo  |                         sc_fifo_chn_1221                        |    pointer   |
|sc_fifo_chn_1221_write     | out |    1|   ap_fifo  |                         sc_fifo_chn_1221                        |    pointer   |
|sc_fifo_chn_1322_din       | out |   32|   ap_fifo  |                         sc_fifo_chn_1322                        |    pointer   |
|sc_fifo_chn_1322_full_n    |  in |    1|   ap_fifo  |                         sc_fifo_chn_1322                        |    pointer   |
|sc_fifo_chn_1322_write     | out |    1|   ap_fifo  |                         sc_fifo_chn_1322                        |    pointer   |
|sc_fifo_chn_1423_din       | out |   32|   ap_fifo  |                         sc_fifo_chn_1423                        |    pointer   |
|sc_fifo_chn_1423_full_n    |  in |    1|   ap_fifo  |                         sc_fifo_chn_1423                        |    pointer   |
|sc_fifo_chn_1423_write     | out |    1|   ap_fifo  |                         sc_fifo_chn_1423                        |    pointer   |
|sc_fifo_chn_1524_din       | out |    1|   ap_fifo  |                         sc_fifo_chn_1524                        |    pointer   |
|sc_fifo_chn_1524_full_n    |  in |    1|   ap_fifo  |                         sc_fifo_chn_1524                        |    pointer   |
|sc_fifo_chn_1524_write     | out |    1|   ap_fifo  |                         sc_fifo_chn_1524                        |    pointer   |
|din_0_dout                 |  in |  128|   ap_fifo  |                              din_0                              |    pointer   |
|din_0_empty_n              |  in |    1|   ap_fifo  |                              din_0                              |    pointer   |
|din_0_read                 | out |    1|   ap_fifo  |                              din_0                              |    pointer   |
|din_1_dout                 |  in |    1|   ap_fifo  |                              din_1                              |    pointer   |
|din_1_empty_n              |  in |    1|   ap_fifo  |                              din_1                              |    pointer   |
|din_1_read                 | out |    1|   ap_fifo  |                              din_1                              |    pointer   |
|din_2_dout                 |  in |   16|   ap_fifo  |                              din_2                              |    pointer   |
|din_2_empty_n              |  in |    1|   ap_fifo  |                              din_2                              |    pointer   |
|din_2_read                 | out |    1|   ap_fifo  |                              din_2                              |    pointer   |
|ctrl_row_size_pkg_dout     |  in |   16|   ap_fifo  |                        ctrl_row_size_pkg                        |    pointer   |
|ctrl_row_size_pkg_empty_n  |  in |    1|   ap_fifo  |                        ctrl_row_size_pkg                        |    pointer   |
|ctrl_row_size_pkg_read     | out |    1|   ap_fifo  |                        ctrl_row_size_pkg                        |    pointer   |
|ctrl_window_size_dout      |  in |   16|   ap_fifo  |                         ctrl_window_size                        |    pointer   |
|ctrl_window_size_empty_n   |  in |    1|   ap_fifo  |                         ctrl_window_size                        |    pointer   |
|ctrl_window_size_read      | out |    1|   ap_fifo  |                         ctrl_window_size                        |    pointer   |
|ctrl_depth_dout            |  in |   16|   ap_fifo  |                            ctrl_depth                           |    pointer   |
|ctrl_depth_empty_n         |  in |    1|   ap_fifo  |                            ctrl_depth                           |    pointer   |
|ctrl_depth_read            | out |    1|   ap_fifo  |                            ctrl_depth                           |    pointer   |
|ctrl_stride_dout           |  in |   16|   ap_fifo  |                           ctrl_stride                           |    pointer   |
|ctrl_stride_empty_n        |  in |    1|   ap_fifo  |                           ctrl_stride                           |    pointer   |
|ctrl_stride_read           | out |    1|   ap_fifo  |                           ctrl_stride                           |    pointer   |
|ctrl_replay_dout           |  in |   16|   ap_fifo  |                           ctrl_replay                           |    pointer   |
|ctrl_replay_empty_n        |  in |    1|   ap_fifo  |                           ctrl_replay                           |    pointer   |
|ctrl_replay_read           | out |    1|   ap_fifo  |                           ctrl_replay                           |    pointer   |
|ctrl_zeropad_dout          |  in |   16|   ap_fifo  |                           ctrl_zeropad                          |    pointer   |
|ctrl_zeropad_empty_n       |  in |    1|   ap_fifo  |                           ctrl_zeropad                          |    pointer   |
|ctrl_zeropad_read          | out |    1|   ap_fifo  |                           ctrl_zeropad                          |    pointer   |
|count_in                   | out |   32|   ap_vld   |                             count_in                            |    pointer   |
|count_in_ap_vld            | out |    1|   ap_vld   |                             count_in                            |    pointer   |
+---------------------------+-----+-----+------------+-----------------------------------------------------------------+--------------+

