$date
	Fri Jul 31 14:38:18 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module Tabla02SOP $end
$var wire 1 ! andA $end
$var wire 1 " andB $end
$var wire 1 # andC $end
$var wire 1 $ notA $end
$var wire 1 % notB $end
$var wire 1 & notC $end
$var wire 1 ' out $end
$var reg 1 ( A $end
$var reg 1 ) B $end
$var reg 1 * C $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0*
0)
0(
0'
1&
1%
1$
0#
0"
0!
$end
#1
1'
0&
1!
1*
#2
0'
1&
0!
0%
0*
1)
#3
0&
1*
#4
1&
1%
0$
0*
0)
1(
#5
0&
1*
#6
1'
1"
1&
0%
0*
1)
#7
0"
0&
1#
1*
#8
