*******************************************************************

  Operator    [gopCLKDELAY]

  Abstract  []

  Revision History:

 ********************************************************************************/
gate
operator gopCLKDELAY
{
    parameter
    (
        bit    CLKDLY_STEP[7:0] = 8'b00000000,
        //bit    DLYCODE_SRC_SEL    = 1'b0, 
        bit    DLY_CTRL_SEL       = 1'b0
    );

    port
    (
        input  CLKIN,
        input  DLL_STEP[7:0],
        output CLKOUT,
        input  CLKDLY_CTRL[2:0],
        output CLKDLY_OV
    );
};

/**Implementation Body*******************************************************************

  Author    []

  Abstract  []

  Revision History:

 *****************************************************************************************/
implementation impl_CLKDELAY of gopCLKDELAY
{
    device CLKDELAY CLKDELAY_inst
        parameter map
        (
            //DLYCODE_SRC_SEL =>  DLYCODE_SRC_SEL,
            DLY_CTRL_SEL    =>  DLY_CTRL_SEL,
            INDELAY_CNTL    =>  CLKDLY_STEP
        )
        port map
        (
            DLYIN             => CLKIN, 
            DIRECTION         => CLKDLY_CTRL[2],
            LOADN             => CLKDLY_CTRL[0],
            MOVE              => CLKDLY_CTRL[1], 
            DLL_INDELAY_CNTL  => DLL_STEP,
            COUT              => CLKDLY_OV,
            DLYOUT            => CLKOUT
        );

}; // end of implementation impl_CLKDELAY of gopCLKDELAY

