create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 2 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
startgroup
set_property C_EN_STRG_QUAL true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU_CNT 2 [get_debug_cores u_ila_0 ]
endgroup
connect_debug_port u_ila_0/clk [get_nets [list i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK0 ]]
set_property port_width 28 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {i_system_wrapper/system_i/ecm/inst/i_dwell_controller/g_debug.i_debug/w_unpacked_dwell_controller[r_dwell_cycles][0]} {i_system_wrapper/system_i/ecm/inst/i_dwell_controller/g_debug.i_debug/w_unpacked_dwell_controller[r_dwell_cycles][1]} {i_system_wrapper/system_i/ecm/inst/i_dwell_controller/g_debug.i_debug/w_unpacked_dwell_controller[r_dwell_cycles][2]} {i_system_wrapper/system_i/ecm/inst/i_dwell_controller/g_debug.i_debug/w_unpacked_dwell_controller[r_dwell_cycles][3]} {i_system_wrapper/system_i/ecm/inst/i_dwell_controller/g_debug.i_debug/w_unpacked_dwell_controller[r_dwell_cycles][4]} {i_system_wrapper/system_i/ecm/inst/i_dwell_controller/g_debug.i_debug/w_unpacked_dwell_controller[r_dwell_cycles][5]} {i_system_wrapper/system_i/ecm/inst/i_dwell_controller/g_debug.i_debug/w_unpacked_dwell_controller[r_dwell_cycles][6]} {i_system_wrapper/system_i/ecm/inst/i_dwell_controller/g_debug.i_debug/w_unpacked_dwell_controller[r_dwell_cycles][7]} {i_system_wrapper/system_i/ecm/inst/i_dwell_controller/g_debug.i_debug/w_unpacked_dwell_controller[r_dwell_cycles][8]} {i_system_wrapper/system_i/ecm/inst/i_dwell_controller/g_debug.i_debug/w_unpacked_dwell_controller[r_dwell_cycles][9]} {i_system_wrapper/system_i/ecm/inst/i_dwell_controller/g_debug.i_debug/w_unpacked_dwell_controller[r_dwell_cycles][10]} {i_system_wrapper/system_i/ecm/inst/i_dwell_controller/g_debug.i_debug/w_unpacked_dwell_controller[r_dwell_cycles][11]} {i_system_wrapper/system_i/ecm/inst/i_dwell_controller/g_debug.i_debug/w_unpacked_dwell_controller[r_dwell_cycles][12]} {i_system_wrapper/system_i/ecm/inst/i_dwell_controller/g_debug.i_debug/w_unpacked_dwell_controller[r_dwell_cycles][13]} {i_system_wrapper/system_i/ecm/inst/i_dwell_controller/g_debug.i_debug/w_unpacked_dwell_controller[r_dwell_cycles][14]} {i_system_wrapper/system_i/ecm/inst/i_dwell_controller/g_debug.i_debug/w_unpacked_dwell_controller[r_dwell_cycles][15]} {i_system_wrapper/system_i/ecm/inst/i_dwell_controller/g_debug.i_debug/w_unpacked_dwell_controller[r_dwell_cycles][16]} {i_system_wrapper/system_i/ecm/inst/i_dwell_controller/g_debug.i_debug/w_unpacked_dwell_controller[r_dwell_cycles][17]} {i_system_wrapper/system_i/ecm/inst/i_dwell_controller/g_debug.i_debug/w_unpacked_dwell_controller[r_dwell_cycles][18]} {i_system_wrapper/system_i/ecm/inst/i_dwell_controller/g_debug.i_debug/w_unpacked_dwell_controller[r_dwell_cycles][19]} {i_system_wrapper/system_i/ecm/inst/i_dwell_controller/g_debug.i_debug/w_unpacked_dwell_controller[r_dwell_cycles][20]} {i_system_wrapper/system_i/ecm/inst/i_dwell_controller/g_debug.i_debug/w_unpacked_dwell_controller[r_dwell_cycles][21]} {i_system_wrapper/system_i/ecm/inst/i_dwell_controller/g_debug.i_debug/w_unpacked_dwell_controller[r_dwell_cycles][22]} {i_system_wrapper/system_i/ecm/inst/i_dwell_controller/g_debug.i_debug/w_unpacked_dwell_controller[r_dwell_cycles][23]} {i_system_wrapper/system_i/ecm/inst/i_dwell_controller/g_debug.i_debug/w_unpacked_dwell_controller[r_dwell_cycles][24]} {i_system_wrapper/system_i/ecm/inst/i_dwell_controller/g_debug.i_debug/w_unpacked_dwell_controller[r_dwell_cycles][25]} {i_system_wrapper/system_i/ecm/inst/i_dwell_controller/g_debug.i_debug/w_unpacked_dwell_controller[r_dwell_cycles][26]} {i_system_wrapper/system_i/ecm/inst/i_dwell_controller/g_debug.i_debug/w_unpacked_dwell_controller[r_dwell_cycles][27]} ]]
create_debug_port u_ila_0 probe
set_property port_width 9 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {i_system_wrapper/system_i/ecm/inst/i_dwell_controller/g_debug.i_debug/w_unpacked_dwell_controller[w_tx_program_req_index][0]} {i_system_wrapper/system_i/ecm/inst/i_dwell_controller/g_debug.i_debug/w_unpacked_dwell_controller[w_tx_program_req_index][1]} {i_system_wrapper/system_i/ecm/inst/i_dwell_controller/g_debug.i_debug/w_unpacked_dwell_controller[w_tx_program_req_index][2]} {i_system_wrapper/system_i/ecm/inst/i_dwell_controller/g_debug.i_debug/w_unpacked_dwell_controller[w_tx_program_req_index][3]} {i_system_wrapper/system_i/ecm/inst/i_dwell_controller/g_debug.i_debug/w_unpacked_dwell_controller[w_tx_program_req_index][4]} {i_system_wrapper/system_i/ecm/inst/i_dwell_controller/g_debug.i_debug/w_unpacked_dwell_controller[w_tx_program_req_index][5]} {i_system_wrapper/system_i/ecm/inst/i_dwell_controller/g_debug.i_debug/w_unpacked_dwell_controller[w_tx_program_req_index][6]} {i_system_wrapper/system_i/ecm/inst/i_dwell_controller/g_debug.i_debug/w_unpacked_dwell_controller[w_tx_program_req_index][7]} {i_system_wrapper/system_i/ecm/inst/i_dwell_controller/g_debug.i_debug/w_unpacked_dwell_controller[w_tx_program_req_index][8]} ]]
create_debug_port u_ila_0 probe
set_property port_width 16 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {i_system_wrapper/system_i/ecm/inst/i_dwell_controller/g_debug.i_debug/w_unpacked_dwell_controller[r_dwell_program_tag][0]} {i_system_wrapper/system_i/ecm/inst/i_dwell_controller/g_debug.i_debug/w_unpacked_dwell_controller[r_dwell_program_tag][1]} {i_system_wrapper/system_i/ecm/inst/i_dwell_controller/g_debug.i_debug/w_unpacked_dwell_controller[r_dwell_program_tag][2]} {i_system_wrapper/system_i/ecm/inst/i_dwell_controller/g_debug.i_debug/w_unpacked_dwell_controller[r_dwell_program_tag][3]} {i_system_wrapper/system_i/ecm/inst/i_dwell_controller/g_debug.i_debug/w_unpacked_dwell_controller[r_dwell_program_tag][4]} {i_system_wrapper/system_i/ecm/inst/i_dwell_controller/g_debug.i_debug/w_unpacked_dwell_controller[r_dwell_program_tag][5]} {i_system_wrapper/system_i/ecm/inst/i_dwell_controller/g_debug.i_debug/w_unpacked_dwell_controller[r_dwell_program_tag][6]} {i_system_wrapper/system_i/ecm/inst/i_dwell_controller/g_debug.i_debug/w_unpacked_dwell_controller[r_dwell_program_tag][7]} {i_system_wrapper/system_i/ecm/inst/i_dwell_controller/g_debug.i_debug/w_unpacked_dwell_controller[r_dwell_program_tag][8]} {i_system_wrapper/system_i/ecm/inst/i_dwell_controller/g_debug.i_debug/w_unpacked_dwell_controller[r_dwell_program_tag][9]} {i_system_wrapper/system_i/ecm/inst/i_dwell_controller/g_debug.i_debug/w_unpacked_dwell_controller[r_dwell_program_tag][10]} {i_system_wrapper/system_i/ecm/inst/i_dwell_controller/g_debug.i_debug/w_unpacked_dwell_controller[r_dwell_program_tag][11]} {i_system_wrapper/system_i/ecm/inst/i_dwell_controller/g_debug.i_debug/w_unpacked_dwell_controller[r_dwell_program_tag][12]} {i_system_wrapper/system_i/ecm/inst/i_dwell_controller/g_debug.i_debug/w_unpacked_dwell_controller[r_dwell_program_tag][13]} {i_system_wrapper/system_i/ecm/inst/i_dwell_controller/g_debug.i_debug/w_unpacked_dwell_controller[r_dwell_program_tag][14]} {i_system_wrapper/system_i/ecm/inst/i_dwell_controller/g_debug.i_debug/w_unpacked_dwell_controller[r_dwell_program_tag][15]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {i_system_wrapper/system_i/ecm/inst/i_dwell_controller/g_debug.i_debug/w_unpacked_dwell_controller[w_tx_program_req_channel][0]} {i_system_wrapper/system_i/ecm/inst/i_dwell_controller/g_debug.i_debug/w_unpacked_dwell_controller[w_tx_program_req_channel][1]} {i_system_wrapper/system_i/ecm/inst/i_dwell_controller/g_debug.i_debug/w_unpacked_dwell_controller[w_tx_program_req_channel][2]} {i_system_wrapper/system_i/ecm/inst/i_dwell_controller/g_debug.i_debug/w_unpacked_dwell_controller[w_tx_program_req_channel][3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {i_system_wrapper/system_i/ecm/inst/i_dwell_controller/g_debug.i_debug/w_unpacked_dwell_trigger[r3_channel_state_wr_data_state][0]} {i_system_wrapper/system_i/ecm/inst/i_dwell_controller/g_debug.i_debug/w_unpacked_dwell_trigger[r3_channel_state_wr_data_state][1]} {i_system_wrapper/system_i/ecm/inst/i_dwell_controller/g_debug.i_debug/w_unpacked_dwell_trigger[r3_channel_state_wr_data_state][2]} {i_system_wrapper/system_i/ecm/inst/i_dwell_controller/g_debug.i_debug/w_unpacked_dwell_trigger[r3_channel_state_wr_data_state][3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 12 [get_debug_ports u_ila_0/probe5]
set_property PROBE_TYPE DATA [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list {i_system_wrapper/system_i/ecm/inst/i_dwell_controller/g_debug.i_debug/w_unpacked_dwell_trigger[r3_channel_state_wr_en_rec_len][0]} {i_system_wrapper/system_i/ecm/inst/i_dwell_controller/g_debug.i_debug/w_unpacked_dwell_trigger[r3_channel_state_wr_en_rec_len][1]} {i_system_wrapper/system_i/ecm/inst/i_dwell_controller/g_debug.i_debug/w_unpacked_dwell_trigger[r3_channel_state_wr_en_rec_len][2]} {i_system_wrapper/system_i/ecm/inst/i_dwell_controller/g_debug.i_debug/w_unpacked_dwell_trigger[r3_channel_state_wr_en_rec_len][3]} {i_system_wrapper/system_i/ecm/inst/i_dwell_controller/g_debug.i_debug/w_unpacked_dwell_trigger[r3_channel_state_wr_en_rec_len][4]} {i_system_wrapper/system_i/ecm/inst/i_dwell_controller/g_debug.i_debug/w_unpacked_dwell_trigger[r3_channel_state_wr_en_rec_len][5]} {i_system_wrapper/system_i/ecm/inst/i_dwell_controller/g_debug.i_debug/w_unpacked_dwell_trigger[r3_channel_state_wr_en_rec_len][6]} {i_system_wrapper/system_i/ecm/inst/i_dwell_controller/g_debug.i_debug/w_unpacked_dwell_trigger[r3_channel_state_wr_en_rec_len][7]} {i_system_wrapper/system_i/ecm/inst/i_dwell_controller/g_debug.i_debug/w_unpacked_dwell_trigger[r3_channel_state_wr_en_rec_len][8]} {i_system_wrapper/system_i/ecm/inst/i_dwell_controller/g_debug.i_debug/w_unpacked_dwell_trigger[r3_channel_state_wr_en_rec_len][9]} {i_system_wrapper/system_i/ecm/inst/i_dwell_controller/g_debug.i_debug/w_unpacked_dwell_trigger[r3_channel_state_wr_en_rec_len][10]} {i_system_wrapper/system_i/ecm/inst/i_dwell_controller/g_debug.i_debug/w_unpacked_dwell_trigger[r3_channel_state_wr_en_rec_len][11]} ]]
create_debug_port u_ila_0 probe
set_property port_width 64 [get_debug_ports u_ila_0/probe6]
set_property PROBE_TYPE DATA [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list {i_system_wrapper/system_i/ecm/inst/i_dwell_controller/g_debug.i_debug/w_unpacked_dwell_controller[w_tx_instruction_data][0]} {i_system_wrapper/system_i/ecm/inst/i_dwell_controller/g_debug.i_debug/w_unpacked_dwell_controller[w_tx_instruction_data][1]} {i_system_wrapper/system_i/ecm/inst/i_dwell_controller/g_debug.i_debug/w_unpacked_dwell_controller[w_tx_instruction_data][2]} {i_system_wrapper/system_i/ecm/inst/i_dwell_controller/g_debug.i_debug/w_unpacked_dwell_controller[w_tx_instruction_data][3]} {i_system_wrapper/system_i/ecm/inst/i_dwell_controller/g_debug.i_debug/w_unpacked_dwell_controller[w_tx_instruction_data][4]} {i_system_wrapper/system_i/ecm/inst/i_dwell_controller/g_debug.i_debug/w_unpacked_dwell_controller[w_tx_instruction_data][5]} {i_system_wrapper/system_i/ecm/inst/i_dwell_controller/g_debug.i_debug/w_unpacked_dwell_controller[w_tx_instruction_data][6]} {i_system_wrapper/system_i/ecm/inst/i_dwell_controller/g_debug.i_debug/w_unpacked_dwell_controller[w_tx_instruction_data][7]} {i_system_wrapper/system_i/ecm/inst/i_dwell_controller/g_debug.i_debug/w_unpacked_dwell_controller[w_tx_instruction_data][8]} {i_system_wrapper/system_i/ecm/inst/i_dwell_controller/g_debug.i_debug/w_unpacked_dwell_controller[w_tx_instruction_data][9]} {i_system_wrapper/system_i/ecm/inst/i_dwell_controller/g_debug.i_debug/w_unpacked_dwell_controller[w_tx_instruction_data][10]} {i_system_wrapper/system_i/ecm/inst/i_dwell_controller/g_debug.i_debug/w_unpacked_dwell_controller[w_tx_instruction_data][11]} {i_system_wrapper/system_i/ecm/inst/i_dwell_controller/g_debug.i_debug/w_unpacked_dwell_controller[w_tx_instruction_data][12]} {i_system_wrapper/system_i/ecm/inst/i_dwell_controller/g_debug.i_debug/w_unpacked_dwell_controller[w_tx_instruction_data][13]} {i_system_wrapper/system_i/ecm/inst/i_dwell_controller/g_debug.i_debug/w_unpacked_dwell_controller[w_tx_instruction_data][14]} {i_system_wrapper/system_i/ecm/inst/i_dwell_controller/g_debug.i_debug/w_unpacked_dwell_controller[w_tx_instruction_data][15]} {i_system_wrapper/system_i/ecm/inst/i_dwell_controller/g_debug.i_debug/w_unpacked_dwell_controller[w_tx_instruction_data][16]} {i_system_wrapper/system_i/ecm/inst/i_dwell_controller/g_debug.i_debug/w_unpacked_dwell_controller[w_tx_instruction_data][17]} {i_system_wrapper/system_i/ecm/inst/i_dwell_controller/g_debug.i_debug/w_unpacked_dwell_controller[w_tx_instruction_data][18]} {i_system_wrapper/system_i/ecm/inst/i_dwell_controller/g_debug.i_debug/w_unpacked_dwell_controller[w_tx_instruction_data][19]} {i_system_wrapper/system_i/ecm/inst/i_dwell_controller/g_debug.i_debug/w_unpacked_dwell_controller[w_tx_instruction_data][20]} {i_system_wrapper/system_i/ecm/inst/i_dwell_controller/g_debug.i_debug/w_unpacked_dwell_controller[w_tx_instruction_data][21]} {i_system_wrapper/system_i/ecm/inst/i_dwell_controller/g_debug.i_debug/w_unpacked_dwell_controller[w_tx_instruction_data][22]} {i_system_wrapper/system_i/ecm/inst/i_dwell_controller/g_debug.i_debug/w_unpacked_dwell_controller[w_tx_instruction_data][23]} {i_system_wrapper/system_i/ecm/inst/i_dwell_controller/g_debug.i_debug/w_unpacked_dwell_controller[w_tx_instruction_data][24]} {i_system_wrapper/system_i/ecm/inst/i_dwell_controller/g_debug.i_debug/w_unpacked_dwell_controller[w_tx_instruction_data][25]} {i_system_wrapper/system_i/ecm/inst/i_dwell_controller/g_debug.i_debug/w_unpacked_dwell_controller[w_tx_instruction_data][26]} {i_system_wrapper/system_i/ecm/inst/i_dwell_controller/g_debug.i_debug/w_unpacked_dwell_controller[w_tx_instruction_data][27]} {i_system_wrapper/system_i/ecm/inst/i_dwell_controller/g_debug.i_debug/w_unpacked_dwell_controller[w_tx_instruction_data][28]} {i_system_wrapper/system_i/ecm/inst/i_dwell_controller/g_debug.i_debug/w_unpacked_dwell_controller[w_tx_instruction_data][29]} {i_system_wrapper/system_i/ecm/inst/i_dwell_controller/g_debug.i_debug/w_unpacked_dwell_controller[w_tx_instruction_data][30]} {i_system_wrapper/system_i/ecm/inst/i_dwell_controller/g_debug.i_debug/w_unpacked_dwell_controller[w_tx_instruction_data][31]} {i_system_wrapper/system_i/ecm/inst/i_dwell_controller/g_debug.i_debug/w_unpacked_dwell_controller[w_tx_instruction_data][32]} {i_system_wrapper/system_i/ecm/inst/i_dwell_controller/g_debug.i_debug/w_unpacked_dwell_controller[w_tx_instruction_data][33]} {i_system_wrapper/system_i/ecm/inst/i_dwell_controller/g_debug.i_debug/w_unpacked_dwell_controller[w_tx_instruction_data][34]} {i_system_wrapper/system_i/ecm/inst/i_dwell_controller/g_debug.i_debug/w_unpacked_dwell_controller[w_tx_instruction_data][35]} {i_system_wrapper/system_i/ecm/inst/i_dwell_controller/g_debug.i_debug/w_unpacked_dwell_controller[w_tx_instruction_data][36]} {i_system_wrapper/system_i/ecm/inst/i_dwell_controller/g_debug.i_debug/w_unpacked_dwell_controller[w_tx_instruction_data][37]} {i_system_wrapper/system_i/ecm/inst/i_dwell_controller/g_debug.i_debug/w_unpacked_dwell_controller[w_tx_instruction_data][38]} {i_system_wrapper/system_i/ecm/inst/i_dwell_controller/g_debug.i_debug/w_unpacked_dwell_controller[w_tx_instruction_data][39]} {i_system_wrapper/system_i/ecm/inst/i_dwell_controller/g_debug.i_debug/w_unpacked_dwell_controller[w_tx_instruction_data][40]} {i_system_wrapper/system_i/ecm/inst/i_dwell_controller/g_debug.i_debug/w_unpacked_dwell_controller[w_tx_instruction_data][41]} {i_system_wrapper/system_i/ecm/inst/i_dwell_controller/g_debug.i_debug/w_unpacked_dwell_controller[w_tx_instruction_data][42]} {i_system_wrapper/system_i/ecm/inst/i_dwell_controller/g_debug.i_debug/w_unpacked_dwell_controller[w_tx_instruction_data][43]} {i_system_wrapper/system_i/ecm/inst/i_dwell_controller/g_debug.i_debug/w_unpacked_dwell_controller[w_tx_instruction_data][44]} {i_system_wrapper/system_i/ecm/inst/i_dwell_controller/g_debug.i_debug/w_unpacked_dwell_controller[w_tx_instruction_data][45]} {i_system_wrapper/system_i/ecm/inst/i_dwell_controller/g_debug.i_debug/w_unpacked_dwell_controller[w_tx_instruction_data][46]} {i_system_wrapper/system_i/ecm/inst/i_dwell_controller/g_debug.i_debug/w_unpacked_dwell_controller[w_tx_instruction_data][47]} {i_system_wrapper/system_i/ecm/inst/i_dwell_controller/g_debug.i_debug/w_unpacked_dwell_controller[w_tx_instruction_data][48]} {i_system_wrapper/system_i/ecm/inst/i_dwell_controller/g_debug.i_debug/w_unpacked_dwell_controller[w_tx_instruction_data][49]} {i_system_wrapper/system_i/ecm/inst/i_dwell_controller/g_debug.i_debug/w_unpacked_dwell_controller[w_tx_instruction_data][50]} {i_system_wrapper/system_i/ecm/inst/i_dwell_controller/g_debug.i_debug/w_unpacked_dwell_controller[w_tx_instruction_data][51]} {i_system_wrapper/system_i/ecm/inst/i_dwell_controller/g_debug.i_debug/w_unpacked_dwell_controller[w_tx_instruction_data][52]} {i_system_wrapper/system_i/ecm/inst/i_dwell_controller/g_debug.i_debug/w_unpacked_dwell_controller[w_tx_instruction_data][53]} {i_system_wrapper/system_i/ecm/inst/i_dwell_controller/g_debug.i_debug/w_unpacked_dwell_controller[w_tx_instruction_data][54]} {i_system_wrapper/system_i/ecm/inst/i_dwell_controller/g_debug.i_debug/w_unpacked_dwell_controller[w_tx_instruction_data][55]} {i_system_wrapper/system_i/ecm/inst/i_dwell_controller/g_debug.i_debug/w_unpacked_dwell_controller[w_tx_instruction_data][56]} {i_system_wrapper/system_i/ecm/inst/i_dwell_controller/g_debug.i_debug/w_unpacked_dwell_controller[w_tx_instruction_data][57]} {i_system_wrapper/system_i/ecm/inst/i_dwell_controller/g_debug.i_debug/w_unpacked_dwell_controller[w_tx_instruction_data][58]} {i_system_wrapper/system_i/ecm/inst/i_dwell_controller/g_debug.i_debug/w_unpacked_dwell_controller[w_tx_instruction_data][59]} {i_system_wrapper/system_i/ecm/inst/i_dwell_controller/g_debug.i_debug/w_unpacked_dwell_controller[w_tx_instruction_data][60]} {i_system_wrapper/system_i/ecm/inst/i_dwell_controller/g_debug.i_debug/w_unpacked_dwell_controller[w_tx_instruction_data][61]} {i_system_wrapper/system_i/ecm/inst/i_dwell_controller/g_debug.i_debug/w_unpacked_dwell_controller[w_tx_instruction_data][62]} {i_system_wrapper/system_i/ecm/inst/i_dwell_controller/g_debug.i_debug/w_unpacked_dwell_controller[w_tx_instruction_data][63]} ]]
create_debug_port u_ila_0 probe
set_property port_width 9 [get_debug_ports u_ila_0/probe7]
set_property PROBE_TYPE DATA [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list {i_system_wrapper/system_i/ecm/inst/i_dwell_controller/g_debug.i_debug/w_unpacked_dwell_controller[w_tx_instruction_index][0]} {i_system_wrapper/system_i/ecm/inst/i_dwell_controller/g_debug.i_debug/w_unpacked_dwell_controller[w_tx_instruction_index][1]} {i_system_wrapper/system_i/ecm/inst/i_dwell_controller/g_debug.i_debug/w_unpacked_dwell_controller[w_tx_instruction_index][2]} {i_system_wrapper/system_i/ecm/inst/i_dwell_controller/g_debug.i_debug/w_unpacked_dwell_controller[w_tx_instruction_index][3]} {i_system_wrapper/system_i/ecm/inst/i_dwell_controller/g_debug.i_debug/w_unpacked_dwell_controller[w_tx_instruction_index][4]} {i_system_wrapper/system_i/ecm/inst/i_dwell_controller/g_debug.i_debug/w_unpacked_dwell_controller[w_tx_instruction_index][5]} {i_system_wrapper/system_i/ecm/inst/i_dwell_controller/g_debug.i_debug/w_unpacked_dwell_controller[w_tx_instruction_index][6]} {i_system_wrapper/system_i/ecm/inst/i_dwell_controller/g_debug.i_debug/w_unpacked_dwell_controller[w_tx_instruction_index][7]} {i_system_wrapper/system_i/ecm/inst/i_dwell_controller/g_debug.i_debug/w_unpacked_dwell_controller[w_tx_instruction_index][8]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe8]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list {i_system_wrapper/system_i/ecm/inst/i_dwell_controller/g_debug.i_debug/w_unpacked_dwell_controller[s_state][0]} {i_system_wrapper/system_i/ecm/inst/i_dwell_controller/g_debug.i_debug/w_unpacked_dwell_controller[s_state][1]} {i_system_wrapper/system_i/ecm/inst/i_dwell_controller/g_debug.i_debug/w_unpacked_dwell_controller[s_state][2]} {i_system_wrapper/system_i/ecm/inst/i_dwell_controller/g_debug.i_debug/w_unpacked_dwell_controller[s_state][3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe9]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe9]
connect_debug_port u_ila_0/probe9 [get_nets [list {i_system_wrapper/system_i/ecm/inst/i_dwell_controller/g_debug.i_debug/w_unpacked_dwell_trigger[r3_trigger_check_duration_min][0]} {i_system_wrapper/system_i/ecm/inst/i_dwell_controller/g_debug.i_debug/w_unpacked_dwell_trigger[r3_trigger_check_duration_min][1]} {i_system_wrapper/system_i/ecm/inst/i_dwell_controller/g_debug.i_debug/w_unpacked_dwell_trigger[r3_trigger_check_duration_min][2]} {i_system_wrapper/system_i/ecm/inst/i_dwell_controller/g_debug.i_debug/w_unpacked_dwell_trigger[r3_trigger_check_duration_min][3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe10]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe10]
connect_debug_port u_ila_0/probe10 [get_nets [list {i_system_wrapper/system_i/ecm/inst/i_dwell_controller/g_debug.i_debug/w_unpacked_dwell_trigger[r3_channel_state_wr_index][0]} {i_system_wrapper/system_i/ecm/inst/i_dwell_controller/g_debug.i_debug/w_unpacked_dwell_trigger[r3_channel_state_wr_index][1]} {i_system_wrapper/system_i/ecm/inst/i_dwell_controller/g_debug.i_debug/w_unpacked_dwell_trigger[r3_channel_state_wr_index][2]} {i_system_wrapper/system_i/ecm/inst/i_dwell_controller/g_debug.i_debug/w_unpacked_dwell_trigger[r3_channel_state_wr_index][3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe11]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe11]
connect_debug_port u_ila_0/probe11 [get_nets [list {i_system_wrapper/system_i/ecm/inst/i_dwell_controller/g_debug.i_debug/w_unpacked_dwell_trigger[r3_trigger_check_duration_max][0]} {i_system_wrapper/system_i/ecm/inst/i_dwell_controller/g_debug.i_debug/w_unpacked_dwell_trigger[r3_trigger_check_duration_max][1]} {i_system_wrapper/system_i/ecm/inst/i_dwell_controller/g_debug.i_debug/w_unpacked_dwell_trigger[r3_trigger_check_duration_max][2]} {i_system_wrapper/system_i/ecm/inst/i_dwell_controller/g_debug.i_debug/w_unpacked_dwell_trigger[r3_trigger_check_duration_max][3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe12]
set_property PROBE_TYPE DATA [get_debug_ports u_ila_0/probe12]
connect_debug_port u_ila_0/probe12 [get_nets [list {i_system_wrapper/system_i/ecm/inst/i_dwell_controller/g_debug.i_debug/w_unpacked_dwell_trigger[r3_drfm_write_req_channel_index][0]} {i_system_wrapper/system_i/ecm/inst/i_dwell_controller/g_debug.i_debug/w_unpacked_dwell_trigger[r3_drfm_write_req_channel_index][1]} {i_system_wrapper/system_i/ecm/inst/i_dwell_controller/g_debug.i_debug/w_unpacked_dwell_trigger[r3_drfm_write_req_channel_index][2]} {i_system_wrapper/system_i/ecm/inst/i_dwell_controller/g_debug.i_debug/w_unpacked_dwell_trigger[r3_drfm_write_req_channel_index][3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 13 [get_debug_ports u_ila_0/probe13]
set_property PROBE_TYPE DATA [get_debug_ports u_ila_0/probe13]
connect_debug_port u_ila_0/probe13 [get_nets [list {i_system_wrapper/system_i/ecm/inst/i_dwell_controller/g_debug.i_debug/w_unpacked_dwell_trigger[r3_drfm_write_req_address][0]} {i_system_wrapper/system_i/ecm/inst/i_dwell_controller/g_debug.i_debug/w_unpacked_dwell_trigger[r3_drfm_write_req_address][1]} {i_system_wrapper/system_i/ecm/inst/i_dwell_controller/g_debug.i_debug/w_unpacked_dwell_trigger[r3_drfm_write_req_address][2]} {i_system_wrapper/system_i/ecm/inst/i_dwell_controller/g_debug.i_debug/w_unpacked_dwell_trigger[r3_drfm_write_req_address][3]} {i_system_wrapper/system_i/ecm/inst/i_dwell_controller/g_debug.i_debug/w_unpacked_dwell_trigger[r3_drfm_write_req_address][4]} {i_system_wrapper/system_i/ecm/inst/i_dwell_controller/g_debug.i_debug/w_unpacked_dwell_trigger[r3_drfm_write_req_address][5]} {i_system_wrapper/system_i/ecm/inst/i_dwell_controller/g_debug.i_debug/w_unpacked_dwell_trigger[r3_drfm_write_req_address][6]} {i_system_wrapper/system_i/ecm/inst/i_dwell_controller/g_debug.i_debug/w_unpacked_dwell_trigger[r3_drfm_write_req_address][7]} {i_system_wrapper/system_i/ecm/inst/i_dwell_controller/g_debug.i_debug/w_unpacked_dwell_trigger[r3_drfm_write_req_address][8]} {i_system_wrapper/system_i/ecm/inst/i_dwell_controller/g_debug.i_debug/w_unpacked_dwell_trigger[r3_drfm_write_req_address][9]} {i_system_wrapper/system_i/ecm/inst/i_dwell_controller/g_debug.i_debug/w_unpacked_dwell_trigger[r3_drfm_write_req_address][10]} {i_system_wrapper/system_i/ecm/inst/i_dwell_controller/g_debug.i_debug/w_unpacked_dwell_trigger[r3_drfm_write_req_address][11]} {i_system_wrapper/system_i/ecm/inst/i_dwell_controller/g_debug.i_debug/w_unpacked_dwell_trigger[r3_drfm_write_req_address][12]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe14]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe14]
connect_debug_port u_ila_0/probe14 [get_nets [list i_system_wrapper/system_i/ecm/inst/i_dwell_controller/g_debug.i_debug/w_fifo_rd_en ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe15]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe15]
connect_debug_port u_ila_0/probe15 [get_nets [list {i_system_wrapper/system_i/ecm/inst/i_dwell_controller/g_debug.i_debug/w_unpacked_dwell_controller[r_dwell_active]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe16]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe16]
connect_debug_port u_ila_0/probe16 [get_nets [list {i_system_wrapper/system_i/ecm/inst/i_dwell_controller/g_debug.i_debug/w_unpacked_dwell_controller[r_dwell_active_meas]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe17]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe17]
connect_debug_port u_ila_0/probe17 [get_nets [list {i_system_wrapper/system_i/ecm/inst/i_dwell_controller/g_debug.i_debug/w_unpacked_dwell_controller[r_dwell_active_tx]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe18]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe18]
connect_debug_port u_ila_0/probe18 [get_nets [list {i_system_wrapper/system_i/ecm/inst/i_dwell_controller/g_debug.i_debug/w_unpacked_dwell_controller[r_dwell_done_meas]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe19]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe19]
connect_debug_port u_ila_0/probe19 [get_nets [list {i_system_wrapper/system_i/ecm/inst/i_dwell_controller/g_debug.i_debug/w_unpacked_dwell_controller[r_dwell_done_total]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe20]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe20]
connect_debug_port u_ila_0/probe20 [get_nets [list {i_system_wrapper/system_i/ecm/inst/i_dwell_controller/g_debug.i_debug/w_unpacked_dwell_controller[r_dwell_meas_flush_done]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe21]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe21]
connect_debug_port u_ila_0/probe21 [get_nets [list {i_system_wrapper/system_i/ecm/inst/i_dwell_controller/g_debug.i_debug/w_unpacked_dwell_controller[r_dwell_program_valid]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe22]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe22]
connect_debug_port u_ila_0/probe22 [get_nets [list {i_system_wrapper/system_i/ecm/inst/i_dwell_controller/g_debug.i_debug/w_unpacked_dwell_controller[r_dwell_report_done_drfm]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe23]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe23]
connect_debug_port u_ila_0/probe23 [get_nets [list {i_system_wrapper/system_i/ecm/inst/i_dwell_controller/g_debug.i_debug/w_unpacked_dwell_controller[r_dwell_report_done_stats]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe24]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe24]
connect_debug_port u_ila_0/probe24 [get_nets [list {i_system_wrapper/system_i/ecm/inst/i_dwell_controller/g_debug.i_debug/w_unpacked_dwell_controller[r_dwell_report_wait]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe25]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe25]
connect_debug_port u_ila_0/probe25 [get_nets [list {i_system_wrapper/system_i/ecm/inst/i_dwell_controller/g_debug.i_debug/w_unpacked_dwell_controller[r_dwell_start_meas]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe26]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe26]
connect_debug_port u_ila_0/probe26 [get_nets [list {i_system_wrapper/system_i/ecm/inst/i_dwell_controller/g_debug.i_debug/w_unpacked_dwell_controller[r_report_received_drfm]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe27]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe27]
connect_debug_port u_ila_0/probe27 [get_nets [list {i_system_wrapper/system_i/ecm/inst/i_dwell_controller/g_debug.i_debug/w_unpacked_dwell_controller[r_report_received_stats]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe28]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe28]
connect_debug_port u_ila_0/probe28 [get_nets [list {i_system_wrapper/system_i/ecm/inst/i_dwell_controller/g_debug.i_debug/w_unpacked_dwell_controller[w_trigger_immediate_tx]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe29]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe29]
connect_debug_port u_ila_0/probe29 [get_nets [list {i_system_wrapper/system_i/ecm/inst/i_dwell_controller/g_debug.i_debug/w_unpacked_dwell_controller[w_trigger_pending]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe30]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe30]
connect_debug_port u_ila_0/probe30 [get_nets [list {i_system_wrapper/system_i/ecm/inst/i_dwell_controller/g_debug.i_debug/w_unpacked_dwell_controller[w_tx_instruction_valid]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe31]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe31]
connect_debug_port u_ila_0/probe31 [get_nets [list {i_system_wrapper/system_i/ecm/inst/i_dwell_controller/g_debug.i_debug/w_unpacked_dwell_controller[w_tx_program_req_valid]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe32]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe32]
connect_debug_port u_ila_0/probe32 [get_nets [list {i_system_wrapper/system_i/ecm/inst/i_dwell_controller/g_debug.i_debug/w_unpacked_dwell_controller[w_tx_programs_done]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe33]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe33]
connect_debug_port u_ila_0/probe33 [get_nets [list {i_system_wrapper/system_i/ecm/inst/i_dwell_controller/g_debug.i_debug/w_unpacked_dwell_trigger[r3_channel_state_wr_en]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe34]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe34]
connect_debug_port u_ila_0/probe34 [get_nets [list {i_system_wrapper/system_i/ecm/inst/i_dwell_controller/g_debug.i_debug/w_unpacked_dwell_trigger[r3_drfm_write_req_first]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe35]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe35]
connect_debug_port u_ila_0/probe35 [get_nets [list {i_system_wrapper/system_i/ecm/inst/i_dwell_controller/g_debug.i_debug/w_unpacked_dwell_trigger[r3_drfm_write_req_last]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe36]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe36]
connect_debug_port u_ila_0/probe36 [get_nets [list {i_system_wrapper/system_i/ecm/inst/i_dwell_controller/g_debug.i_debug/w_unpacked_dwell_trigger[r3_drfm_write_req_trigger_accepted]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe37]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe37]
connect_debug_port u_ila_0/probe37 [get_nets [list {i_system_wrapper/system_i/ecm/inst/i_dwell_controller/g_debug.i_debug/w_unpacked_dwell_trigger[r3_drfm_write_req_valid]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe38]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe38]
connect_debug_port u_ila_0/probe38 [get_nets [list {i_system_wrapper/system_i/ecm/inst/i_dwell_controller/g_debug.i_debug/w_unpacked_dwell_trigger[r3_trigger_pending]} ]]

set_property target_constrs_file system_constr.xdc [current_fileset -constrset]
save_constraints -force
