v1
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|NIOS2_Design_NIOS2_cpu_mult_cell:the_NIOS2_Design_NIOS2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|NIOS2_Design_NIOS2_cpu_mult_cell:the_NIOS2_Design_NIOS2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,NIOS2_Design:NIOS2|NIOS2_Design_NIOS2:nios2|NIOS2_Design_NIOS2_cpu:cpu|NIOS2_Design_NIOS2_cpu_mult_cell:the_NIOS2_Design_NIOS2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated|mac_out2,
