{"vcs1":{"timestamp_begin":1682378145.120085339, "rt":1.61, "ut":0.18, "st":0.14}}
{"vcselab":{"timestamp_begin":1682378146.792070179, "rt":2.93, "ut":0.27, "st":0.18}}
{"link":{"timestamp_begin":1682378149.790520113, "rt":0.28, "ut":0.09, "st":0.07}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1682378144.748842403}
{"VCS_COMP_START_TIME": 1682378144.748842403}
{"VCS_COMP_END_TIME": 1682378150.154585104}
{"VCS_USER_OPTIONS": "+lint=all -sverilog top.sv chip.sv datapath.sv FSM.sv library.sv IO.sv I2C.sv"}
{"vcs1": {"peak_mem": 337100}}
{"stitch_vcselab": {"peak_mem": 222588}}
