.DS_Store
.idea
.vscode
*.vcd
runs
tt_submission
test/sim_build
test/__pycache__/
test/results.xml
test/gate_level_netlist.v

src/sim_build
src/__pycache__/
src/__tinytapeout
src/results.xml

tb/output.txt
tb/verilog_output.txt
sim_out
sim_out/*

*.jpg
*.png