
AVR128DB48_Code.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000000  00804000  00804000  00000496  2**0
                  ALLOC, LOAD, DATA
  1 .text         00000160  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .comment      0000002f  00000000  00000000  00000496  2**0
                  CONTENTS, READONLY
  3 .stack.descriptors.hdr 0000000e  00000000  00000000  000004c5  2**0
                  CONTENTS, READONLY
  4 .debug_aranges 000001c8  00000000  00000000  000004d3  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   00007ba4  00000000  00000000  0000069b  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 00003410  00000000  00000000  0000823f  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   00001074  00000000  00000000  0000b64f  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  000003e0  00000000  00000000  0000c6c4  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    0000174a  00000000  00000000  0000caa4  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    000003c2  00000000  00000000  0000e1ee  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000148  00000000  00000000  0000e5b0  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .text         00000004  000003f4  000003f4  00000488  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 13 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  0000e6f8  2**2
                  CONTENTS, READONLY, DEBUGGING
 14 .text.ac_driver_init 00000020  00000378  00000378  0000040c  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 15 .text.ac_driver_get_status 0000000a  000003cc  000003cc  00000460  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 16 .text.core_init 0000006e  000001de  000001de  00000272  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 17 .text.__vector_25 00000064  000002b4  000002b4  00000348  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 18 .text.io_driver_disable 0000001e  00000398  00000398  0000042c  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 19 .text.led_driver_init 00000008  000003d6  000003d6  0000046a  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 20 .text.led_driver_set_led_on 00000008  000003de  000003de  00000472  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 21 .text.led_driver_set_led_off 00000008  000003e6  000003e6  0000047a  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 22 .text.__vector_9 00000068  0000024c  0000024c  000002e0  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 23 .text.__vector_5 0000007e  00000160  00000160  000001f4  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 24 .text.__vector_6 00000060  00000318  00000318  000003ac  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 25 .bss.RTC_PIT_isr_cb 00000002  00804000  00804000  00000496  2**0
                  ALLOC
 26 .bss.RTC_CMP_isr_cb 00000002  00804002  00804002  00000496  2**0
                  ALLOC
 27 .bss.RTC_OVF_isr_cb 00000002  00804004  00804004  00000496  2**0
                  ALLOC
 28 .text.main    00000006  000003ee  000003ee  00000482  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 29 .text.__dummy_fini 00000002  000003fc  000003fc  00000490  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 30 .text.__dummy_funcs_on_exit 00000002  000003fe  000003fe  00000492  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 31 .text.__dummy_simulator_exit 00000002  00000400  00000400  00000494  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 32 .text.exit    00000016  000003b6  000003b6  0000044a  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 33 .text._Exit   00000004  000003f8  000003f8  0000048c  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE

Disassembly of section .text:

00000000 <__vectors>:
   0:	0c 94 7d 00 	jmp	0xfa	; 0xfa <__ctors_end>
   4:	0c 94 fa 01 	jmp	0x3f4	; 0x3f4 <__bad_interrupt>
   8:	0c 94 fa 01 	jmp	0x3f4	; 0x3f4 <__bad_interrupt>
   c:	0c 94 fa 01 	jmp	0x3f4	; 0x3f4 <__bad_interrupt>
  10:	0c 94 fa 01 	jmp	0x3f4	; 0x3f4 <__bad_interrupt>
  14:	0c 94 b0 00 	jmp	0x160	; 0x160 <_etext>
  18:	0c 94 8c 01 	jmp	0x318	; 0x318 <__vector_6>
  1c:	0c 94 fa 01 	jmp	0x3f4	; 0x3f4 <__bad_interrupt>
  20:	0c 94 fa 01 	jmp	0x3f4	; 0x3f4 <__bad_interrupt>
  24:	0c 94 26 01 	jmp	0x24c	; 0x24c <__vector_9>
  28:	0c 94 fa 01 	jmp	0x3f4	; 0x3f4 <__bad_interrupt>
  2c:	0c 94 fa 01 	jmp	0x3f4	; 0x3f4 <__bad_interrupt>
  30:	0c 94 fa 01 	jmp	0x3f4	; 0x3f4 <__bad_interrupt>
  34:	0c 94 fa 01 	jmp	0x3f4	; 0x3f4 <__bad_interrupt>
  38:	0c 94 fa 01 	jmp	0x3f4	; 0x3f4 <__bad_interrupt>
  3c:	0c 94 fa 01 	jmp	0x3f4	; 0x3f4 <__bad_interrupt>
  40:	0c 94 fa 01 	jmp	0x3f4	; 0x3f4 <__bad_interrupt>
  44:	0c 94 fa 01 	jmp	0x3f4	; 0x3f4 <__bad_interrupt>
  48:	0c 94 fa 01 	jmp	0x3f4	; 0x3f4 <__bad_interrupt>
  4c:	0c 94 fa 01 	jmp	0x3f4	; 0x3f4 <__bad_interrupt>
  50:	0c 94 fa 01 	jmp	0x3f4	; 0x3f4 <__bad_interrupt>
  54:	0c 94 fa 01 	jmp	0x3f4	; 0x3f4 <__bad_interrupt>
  58:	0c 94 fa 01 	jmp	0x3f4	; 0x3f4 <__bad_interrupt>
  5c:	0c 94 fa 01 	jmp	0x3f4	; 0x3f4 <__bad_interrupt>
  60:	0c 94 fa 01 	jmp	0x3f4	; 0x3f4 <__bad_interrupt>
  64:	0c 94 5a 01 	jmp	0x2b4	; 0x2b4 <__vector_25>
  68:	0c 94 fa 01 	jmp	0x3f4	; 0x3f4 <__bad_interrupt>
  6c:	0c 94 fa 01 	jmp	0x3f4	; 0x3f4 <__bad_interrupt>
  70:	0c 94 fa 01 	jmp	0x3f4	; 0x3f4 <__bad_interrupt>
  74:	0c 94 fa 01 	jmp	0x3f4	; 0x3f4 <__bad_interrupt>
  78:	0c 94 fa 01 	jmp	0x3f4	; 0x3f4 <__bad_interrupt>
  7c:	0c 94 fa 01 	jmp	0x3f4	; 0x3f4 <__bad_interrupt>
  80:	0c 94 fa 01 	jmp	0x3f4	; 0x3f4 <__bad_interrupt>
  84:	0c 94 fa 01 	jmp	0x3f4	; 0x3f4 <__bad_interrupt>
  88:	0c 94 fa 01 	jmp	0x3f4	; 0x3f4 <__bad_interrupt>
  8c:	0c 94 fa 01 	jmp	0x3f4	; 0x3f4 <__bad_interrupt>
  90:	0c 94 fa 01 	jmp	0x3f4	; 0x3f4 <__bad_interrupt>
  94:	0c 94 fa 01 	jmp	0x3f4	; 0x3f4 <__bad_interrupt>
  98:	0c 94 fa 01 	jmp	0x3f4	; 0x3f4 <__bad_interrupt>
  9c:	0c 94 fa 01 	jmp	0x3f4	; 0x3f4 <__bad_interrupt>
  a0:	0c 94 fa 01 	jmp	0x3f4	; 0x3f4 <__bad_interrupt>
  a4:	0c 94 fa 01 	jmp	0x3f4	; 0x3f4 <__bad_interrupt>
  a8:	0c 94 fa 01 	jmp	0x3f4	; 0x3f4 <__bad_interrupt>
  ac:	0c 94 fa 01 	jmp	0x3f4	; 0x3f4 <__bad_interrupt>
  b0:	0c 94 fa 01 	jmp	0x3f4	; 0x3f4 <__bad_interrupt>
  b4:	0c 94 fa 01 	jmp	0x3f4	; 0x3f4 <__bad_interrupt>
  b8:	0c 94 fa 01 	jmp	0x3f4	; 0x3f4 <__bad_interrupt>
  bc:	0c 94 fa 01 	jmp	0x3f4	; 0x3f4 <__bad_interrupt>
  c0:	0c 94 fa 01 	jmp	0x3f4	; 0x3f4 <__bad_interrupt>
  c4:	0c 94 fa 01 	jmp	0x3f4	; 0x3f4 <__bad_interrupt>
  c8:	0c 94 fa 01 	jmp	0x3f4	; 0x3f4 <__bad_interrupt>
  cc:	0c 94 fa 01 	jmp	0x3f4	; 0x3f4 <__bad_interrupt>
  d0:	0c 94 fa 01 	jmp	0x3f4	; 0x3f4 <__bad_interrupt>
  d4:	0c 94 fa 01 	jmp	0x3f4	; 0x3f4 <__bad_interrupt>
  d8:	0c 94 fa 01 	jmp	0x3f4	; 0x3f4 <__bad_interrupt>
  dc:	0c 94 fa 01 	jmp	0x3f4	; 0x3f4 <__bad_interrupt>
  e0:	0c 94 fa 01 	jmp	0x3f4	; 0x3f4 <__bad_interrupt>
  e4:	0c 94 fa 01 	jmp	0x3f4	; 0x3f4 <__bad_interrupt>
  e8:	0c 94 fa 01 	jmp	0x3f4	; 0x3f4 <__bad_interrupt>
  ec:	0c 94 fa 01 	jmp	0x3f4	; 0x3f4 <__bad_interrupt>
  f0:	0c 94 fa 01 	jmp	0x3f4	; 0x3f4 <__bad_interrupt>

000000f4 <.dinit>:
  f4:	40 00       	.word	0x0040	; ????
  f6:	40 06       	cpc	r4, r16
  f8:	80 00       	.word	0x0080	; ????

000000fa <__ctors_end>:
  fa:	80 91 01 10 	lds	r24, 0x1001	; 0x801001 <__TEXT_REGION_LENGTH__+0x7e1001>
  fe:	8f 7c       	andi	r24, 0xCF	; 207
 100:	80 60       	ori	r24, 0x00	; 0
 102:	80 68       	ori	r24, 0x80	; 128
 104:	80 93 01 10 	sts	0x1001, r24	; 0x801001 <__TEXT_REGION_LENGTH__+0x7e1001>
 108:	11 24       	eor	r1, r1
 10a:	1f be       	out	0x3f, r1	; 63
 10c:	cf ef       	ldi	r28, 0xFF	; 255
 10e:	cd bf       	out	0x3d, r28	; 61
 110:	df e7       	ldi	r29, 0x7F	; 127
 112:	de bf       	out	0x3e, r29	; 62

00000114 <__do_copy_data>:
 114:	e4 ef       	ldi	r30, 0xF4	; 244
 116:	f0 e0       	ldi	r31, 0x00	; 0
 118:	40 e0       	ldi	r20, 0x00	; 0
 11a:	19 c0       	rjmp	.+50     	; 0x14e <__do_clear_bss+0x8>
 11c:	b7 91       	elpm	r27, Z+
 11e:	a7 91       	elpm	r26, Z+
 120:	37 91       	elpm	r19, Z+
 122:	27 91       	elpm	r18, Z+
 124:	07 91       	elpm	r16, Z+
 126:	07 fd       	sbrc	r16, 7
 128:	0e c0       	rjmp	.+28     	; 0x146 <__do_clear_bss>
 12a:	97 91       	elpm	r25, Z+
 12c:	87 91       	elpm	r24, Z+
 12e:	ef 01       	movw	r28, r30
 130:	f9 2f       	mov	r31, r25
 132:	e8 2f       	mov	r30, r24
 134:	0b bf       	out	0x3b, r16	; 59
 136:	07 90       	elpm	r0, Z+
 138:	0d 92       	st	X+, r0
 13a:	a2 17       	cp	r26, r18
 13c:	b3 07       	cpc	r27, r19
 13e:	d9 f7       	brne	.-10     	; 0x136 <__do_copy_data+0x22>
 140:	fe 01       	movw	r30, r28
 142:	1b be       	out	0x3b, r1	; 59
 144:	04 c0       	rjmp	.+8      	; 0x14e <__do_clear_bss+0x8>

00000146 <__do_clear_bss>:
 146:	1d 92       	st	X+, r1
 148:	a2 17       	cp	r26, r18
 14a:	b3 07       	cpc	r27, r19
 14c:	e1 f7       	brne	.-8      	; 0x146 <__do_clear_bss>
 14e:	e9 3f       	cpi	r30, 0xF9	; 249
 150:	f4 07       	cpc	r31, r20
 152:	21 f7       	brne	.-56     	; 0x11c <__do_copy_data+0x8>
 154:	0e 94 f7 01 	call	0x3ee	; 0x3ee <main>
 158:	0c 94 db 01 	jmp	0x3b6	; 0x3b6 <exit>

0000015c <_exit>:
 15c:	f8 94       	cli

0000015e <__stop_program>:
 15e:	ff cf       	rjmp	.-2      	; 0x15e <__stop_program>

Disassembly of section .text:

000003f4 <__bad_interrupt>:
 3f4:	0c 94 00 00 	jmp	0	; 0x0 <__FLMAP_SECTION0__>

Disassembly of section .text.ac_driver_init:

00000378 <ac_driver_init>:



void ac_driver_init(void) {
	// Set pin PD2 (port D, pin 2) as an input
	PORTD.DIRCLR = PIN2_bm;
 378:	e0 e6       	ldi	r30, 0x60	; 96
 37a:	f4 e0       	ldi	r31, 0x04	; 4
 37c:	84 e0       	ldi	r24, 0x04	; 4
 37e:	82 83       	std	Z+2, r24	; 0x02
	
	// Disable digital input buffer and pull-up resistor for pin PD2
	PORTD.PIN2CTRL = PORT_ISC_INPUT_DISABLE_gc;
 380:	82 8b       	std	Z+18, r24	; 0x12
	
	// Select the positive (AINP0 for pin PD2) and negative input (DACREF) source by writing to the MUXPOS and MUXNEG bit fields
	// Hint: AC_MUXPOS_AINP0_gc | AC_MUXNEG_DACREF_gc;
	AC0.MUXCTRL = AC_MUXPOS_AINP0_gc | AC_MUXNEG_DACREF_gc;
 382:	e0 e8       	ldi	r30, 0x80	; 128
 384:	f6 e0       	ldi	r31, 0x06	; 6
 386:	83 e0       	ldi	r24, 0x03	; 3
 388:	82 83       	std	Z+2, r24	; 0x02
	
	// Enable the AC
	uint8_t AC_CTRLA_ENABLE = 0x01; // Bit 0 - ENABLE?DAC Enable
	AC0.CTRLA = AC_CTRLA_ENABLE;
 38a:	81 e0       	ldi	r24, 0x01	; 1
 38c:	80 83       	st	Z, r24
	
	// Set Voltage Reference
	// V_REF = 1.024 V (MUST BE as it is stated in the task)
	VREF.ACREF = VREF_REFSEL_1V024_gc;
 38e:	10 92 b4 00 	sts	0x00B4, r1	; 0x8000b4 <__TEXT_REGION_LENGTH__+0x7e00b4>
	
	// Set DACREF
	// V_DACREF = 0.1 V (MUST BE as it is stated in the task)
	// V_REF = 1.024 V (MUST BE as it is stated in the task)
	// Calculated DACREF value: DACREF = (V_DACREF*256)/V_REF = (0.1*256)/1.024 = 25
	AC0.DACREF = 25; // Bits 7:0 – DACREF[7:0]?DACREF Data Value (0 - 255)
 392:	89 e1       	ldi	r24, 0x19	; 25
 394:	85 83       	std	Z+5, r24	; 0x05
 396:	08 95       	ret

Disassembly of section .text.ac_driver_get_status:

000003cc <ac_driver_get_status>:


uint8_t ac_driver_get_status() {
	// Bit shift output to only return: Bit 4 – CMPSTATE?AC State
	// MAsk the output to ensure it outputs only the bit we want and ignores the rest
	return ((AC0.STATUS >> AC_CMPSTATE_bp) & 0x01);
 3cc:	80 91 87 06 	lds	r24, 0x0687	; 0x800687 <__TEXT_REGION_LENGTH__+0x7e0687>
}
 3d0:	82 95       	swap	r24
 3d2:	81 70       	andi	r24, 0x01	; 1
 3d4:	08 95       	ret

Disassembly of section .text.core_init:

000001de <core_init>:

#include "core.h"



void core_init() {
 1de:	1f 93       	push	r17
 1e0:	cf 93       	push	r28
 1e2:	df 93       	push	r29
	// Voltage Optimization ----------
	// This is a very csarry thing to do.... F IT YOLO
	// Brownout detection, who needs that XP
	// Disable BOD entirely
	//BOD.CTRLA = (BOD.CTRLA & ~BOD_SLEEP_gm) | BOD_SLEEP_DIS_gc;  // Disable BOD in sleep
	BOD.CTRLA = BOD_SAMPFREQ_bm | (BOD.CTRLA & ~BOD_SLEEP_gm) | BOD_SLEEP_SAMPLED_gc;  // BOD sampled mode in sleep
 1e4:	e0 ea       	ldi	r30, 0xA0	; 160
 1e6:	f0 e0       	ldi	r31, 0x00	; 0
 1e8:	80 81       	ld	r24, Z
 1ea:	8c 7e       	andi	r24, 0xEC	; 236
 1ec:	82 61       	ori	r24, 0x12	; 18
 1ee:	80 83       	st	Z, r24
	BOD.CTRLB = BOD_LVL_BODLEVEL3_gc; // Set threshold higher to consume less power
 1f0:	83 e0       	ldi	r24, 0x03	; 3
 1f2:	81 83       	std	Z+1, r24	; 0x01
	
	SLPCTRL.VREGCTRL = SLPCTRL_PMODE0_bm;  // Set regulator mode to AUTO
 1f4:	c0 e5       	ldi	r28, 0x50	; 80
 1f6:	d0 e0       	ldi	r29, 0x00	; 0
 1f8:	11 e0       	ldi	r17, 0x01	; 1
 1fa:	19 83       	std	Y+1, r17	; 0x01

	// Oscillator Optimizations ----------
	// Choose to use external Clock as main clock
	// Save power on using extrenal Crystal oscilator instead
	// Set up the external 32.768 kHz crystal oscillator
	CLKCTRL.OSC32KCTRLA = CLKCTRL_RUNSTBY_bm; // Ensure External Clock will run no matter what mode microcontroller is in
 1fc:	e0 e6       	ldi	r30, 0x60	; 96
 1fe:	f0 e0       	ldi	r31, 0x00	; 0
 200:	80 e8       	ldi	r24, 0x80	; 128
 202:	80 8f       	std	Z+24, r24	; 0x18
	CLKCTRL.XOSC32KCTRLA = CLKCTRL_RUNSTBY_bm | CLKCTRL_CSUT_64K_gc | CLKCTRL_LPMODE_bm | CLKCTRL_ENABLE_bm; // Enable the 32.768 kHz crystal
 204:	83 eb       	ldi	r24, 0xB3	; 179
 206:	84 8f       	std	Z+28, r24	; 0x1c
	CLKCTRL.XOSCHFCTRLA = CLKCTRL_RUNSTDBY_bm | CLKCTRL_FRQRANGE_8M_gc | CLKCTRL_ENABLE_bm; // Enable high frequncu clock to be external clock with prescaling to 8 MHz
 208:	81 e8       	ldi	r24, 0x81	; 129
 20a:	80 a3       	std	Z+32, r24	; 0x20
	
	// Select the external oscillator as the main clock source
	// Also select CLKOUT to be from external clock
	CLKCTRL.MCLKCTRLA = CLKCTRL_CLKSEL_XOSC32K_gc | CLKCTRL_CLKOUT_bm | CLKCTRL_ENABLE_bm;
 20c:	83 e8       	ldi	r24, 0x83	; 131
 20e:	80 83       	st	Z, r24
	
	// Set the clock prescaler to the maximum value (e.g., divide by 48)
	CLKCTRL.MCLKCTRLB = CLKCTRL_PDIV_48X_gc | CLKCTRL_PEN_bm; // Enable prescaler with division factor 256
 210:	89 e1       	ldi	r24, 0x19	; 25
 212:	81 83       	std	Z+1, r24	; 0x01
	
	// Set external clock as PLL output instead of internal clock
	CLKCTRL.PLLCTRLA = CLKCTRL_SOURCE_bm;
 214:	80 e4       	ldi	r24, 0x40	; 64
 216:	80 8b       	std	Z+16, r24	; 0x10
	
	// Initialize Peripherals ----------
	// Makes sure to disable all pins at startup so we don't draw to much power
	io_driver_disable();
 218:	0e 94 cc 01 	call	0x398	; 0x398 <io_driver_disable>
	// Initialize Core Independent Operations ----------
	// Step 1: Configure the Analog Comparator as Event Generator
	// Set the AC0 to generate events when crossing the threshold
	// Also set AC to PROFILE2 of power mode, lower power consumption from 70 to 12 uA
	// Also sleect hysteresis SMALL, so that one can have lower power consumption
	ac_driver_init();
 21c:	0e 94 bc 01 	call	0x378	; 0x378 <ac_driver_init>
	AC0.CTRLA = AC_ENABLE_bm | AC_RUNSTDBY_bm | AC_POWER_PROFILE2_gc | AC_HYSMODE0_bm; // Enable AC and allow it to run in standby
 220:	83 e9       	ldi	r24, 0x93	; 147
 222:	80 93 80 06 	sts	0x0680, r24	; 0x800680 <__TEXT_REGION_LENGTH__+0x7e0680>
	
	// Step 2: Configure event user peripheral (ie our LED)
	led_driver_init();
 226:	0e 94 eb 01 	call	0x3d6	; 0x3d6 <led_driver_init>

	// Step 3: Configure Event System Channel for AC
	// Use Event Channel 0 and route the AC0 output to it
	EVSYS.CHANNEL0 = EVSYS_CHANNEL0_AC0_OUT_gc; // Route AC0 output to Event Channel 0
 22a:	e0 e0       	ldi	r30, 0x00	; 0
 22c:	f2 e0       	ldi	r31, 0x02	; 2
 22e:	80 e2       	ldi	r24, 0x20	; 32
 230:	80 8b       	std	Z+16, r24	; 0x10

	// Step 4: Configure LED Pin as Event User
	// Route Event Channel 0 to the LED pin
	EVSYS.USEREVSYSEVOUTA = 0x01; // Use Channel 0 (0x01) for event output on PORTA (Where our LED is)
 232:	15 a7       	std	Z+45, r17	; 0x2d

	// Step 5: Configure CPU into sleep mode
	set_sleep_mode(SLEEP_MODE_STANDBY); // Set standby mode for lowest power consumption	
 234:	88 81       	ld	r24, Y
 236:	89 7f       	andi	r24, 0xF9	; 249
 238:	82 60       	ori	r24, 0x02	; 2
 23a:	88 83       	st	Y, r24
	sleep_enable(); // Enable sleep mode
 23c:	88 81       	ld	r24, Y
 23e:	81 60       	ori	r24, 0x01	; 1
 240:	88 83       	st	Y, r24
	sleep_cpu(); // Make CPU go to sleep
 242:	88 95       	sleep
 244:	df 91       	pop	r29
 246:	cf 91       	pop	r28
 248:	1f 91       	pop	r17
 24a:	08 95       	ret

Disassembly of section .text.__vector_25:

000002b4 <__vector_25>:
}



// ISR for the Analog Comparator interrupt
ISR(AC0_AC_vect) {
 2b4:	1f 92       	push	r1
 2b6:	0f 92       	push	r0
 2b8:	0f b6       	in	r0, 0x3f	; 63
 2ba:	0f 92       	push	r0
 2bc:	11 24       	eor	r1, r1
 2be:	0b b6       	in	r0, 0x3b	; 59
 2c0:	0f 92       	push	r0
 2c2:	2f 93       	push	r18
 2c4:	3f 93       	push	r19
 2c6:	4f 93       	push	r20
 2c8:	5f 93       	push	r21
 2ca:	6f 93       	push	r22
 2cc:	7f 93       	push	r23
 2ce:	8f 93       	push	r24
 2d0:	9f 93       	push	r25
 2d2:	af 93       	push	r26
 2d4:	bf 93       	push	r27
 2d6:	ef 93       	push	r30
 2d8:	ff 93       	push	r31
	// Get light level status
	uint8_t light_status = ac_driver_get_status();
 2da:	0e 94 e6 01 	call	0x3cc	; 0x3cc <ac_driver_get_status>
	
	// Logic for LED
	if (light_status == 0) {
 2de:	81 11       	cpse	r24, r1
 2e0:	03 c0       	rjmp	.+6      	; 0x2e8 <__vector_25+0x34>
		led_driver_set_led_on();
 2e2:	0e 94 ef 01 	call	0x3de	; 0x3de <led_driver_set_led_on>
 2e6:	02 c0       	rjmp	.+4      	; 0x2ec <__vector_25+0x38>
	}
	else {
		led_driver_set_led_off();
 2e8:	0e 94 f3 01 	call	0x3e6	; 0x3e6 <led_driver_set_led_off>
	}
	
	// Clear the interrupt flag by writing 1 to it
	AC0.STATUS = AC_CMPIF_bm;
 2ec:	81 e0       	ldi	r24, 0x01	; 1
 2ee:	80 93 87 06 	sts	0x0687, r24	; 0x800687 <__TEXT_REGION_LENGTH__+0x7e0687>
 2f2:	ff 91       	pop	r31
 2f4:	ef 91       	pop	r30
 2f6:	bf 91       	pop	r27
 2f8:	af 91       	pop	r26
 2fa:	9f 91       	pop	r25
 2fc:	8f 91       	pop	r24
 2fe:	7f 91       	pop	r23
 300:	6f 91       	pop	r22
 302:	5f 91       	pop	r21
 304:	4f 91       	pop	r20
 306:	3f 91       	pop	r19
 308:	2f 91       	pop	r18
 30a:	0f 90       	pop	r0
 30c:	0b be       	out	0x3b, r0	; 59
 30e:	0f 90       	pop	r0
 310:	0f be       	out	0x3f, r0	; 63
 312:	0f 90       	pop	r0
 314:	1f 90       	pop	r1
 316:	18 95       	reti

Disassembly of section .text.io_driver_disable:

00000398 <io_driver_disable>:



void io_driver_disable() {
	// Set up the PINCONFIG register to enable pull-ups and disable digital input
	PORTA.PINCONFIG = PORT_PULLUPEN_bm | PORT_ISC_INPUT_DISABLE_gc;
 398:	e0 e0       	ldi	r30, 0x00	; 0
 39a:	f4 e0       	ldi	r31, 0x04	; 4
 39c:	8c e0       	ldi	r24, 0x0C	; 12
 39e:	83 87       	std	Z+11, r24	; 0x0b

	// Apply the configuration across all ports using the multi-pin configuration
	PORTA.PINCTRLUPD = 0xFF; // Apply configuration to all pins in PORTA
 3a0:	8f ef       	ldi	r24, 0xFF	; 255
 3a2:	84 87       	std	Z+12, r24	; 0x0c
	PORTB.PINCTRLUPD = 0xFF; // Apply configuration to all pins in PORTB
 3a4:	80 93 2c 04 	sts	0x042C, r24	; 0x80042c <__TEXT_REGION_LENGTH__+0x7e042c>
	PORTC.PINCTRLUPD = 0xFF; // Apply configuration to all pins in PORTC
 3a8:	80 93 4c 04 	sts	0x044C, r24	; 0x80044c <__TEXT_REGION_LENGTH__+0x7e044c>
	PORTD.PINCTRLUPD = 0xFF; // Apply configuration to all pins in PORTD
 3ac:	80 93 6c 04 	sts	0x046C, r24	; 0x80046c <__TEXT_REGION_LENGTH__+0x7e046c>
	PORTE.PINCTRLUPD = 0xFF; // Apply configuration to all pins in PORTE
 3b0:	80 93 8c 04 	sts	0x048C, r24	; 0x80048c <__TEXT_REGION_LENGTH__+0x7e048c>
 3b4:	08 95       	ret

Disassembly of section .text.led_driver_init:

000003d6 <led_driver_init>:
#include "led_driver.h"



void led_driver_init(void) {
	PORTA.DIRSET = PIN2_bm;
 3d6:	84 e0       	ldi	r24, 0x04	; 4
 3d8:	80 93 01 04 	sts	0x0401, r24	; 0x800401 <__TEXT_REGION_LENGTH__+0x7e0401>
 3dc:	08 95       	ret

Disassembly of section .text.led_driver_set_led_on:

000003de <led_driver_set_led_on>:



void led_driver_set_led_on(void) {
	// LED is active low. Set pin LOW to turn LED on
	PORTA.OUTCLR = PIN2_bm;
 3de:	84 e0       	ldi	r24, 0x04	; 4
 3e0:	80 93 06 04 	sts	0x0406, r24	; 0x800406 <__TEXT_REGION_LENGTH__+0x7e0406>
 3e4:	08 95       	ret

Disassembly of section .text.led_driver_set_led_off:

000003e6 <led_driver_set_led_off>:
}

void led_driver_set_led_off(void) {
	// LED is active low. Set pin HIGH to turn LED off
	PORTA.OUTSET = PIN2_bm;
 3e6:	84 e0       	ldi	r24, 0x04	; 4
 3e8:	80 93 05 04 	sts	0x0405, r24	; 0x800405 <__TEXT_REGION_LENGTH__+0x7e0405>
 3ec:	08 95       	ret

Disassembly of section .text.__vector_9:

0000024c <__vector_9>:
	sei();
}



ISR(TCA0_OVF_vect) {
 24c:	1f 92       	push	r1
 24e:	0f 92       	push	r0
 250:	0f b6       	in	r0, 0x3f	; 63
 252:	0f 92       	push	r0
 254:	11 24       	eor	r1, r1
 256:	0b b6       	in	r0, 0x3b	; 59
 258:	0f 92       	push	r0
 25a:	2f 93       	push	r18
 25c:	3f 93       	push	r19
 25e:	4f 93       	push	r20
 260:	5f 93       	push	r21
 262:	6f 93       	push	r22
 264:	7f 93       	push	r23
 266:	8f 93       	push	r24
 268:	9f 93       	push	r25
 26a:	af 93       	push	r26
 26c:	bf 93       	push	r27
 26e:	ef 93       	push	r30
 270:	ff 93       	push	r31
	// Every time microcontroller goes into sleep mode, it disabled AC
	// Thats why every time we get interrupt we reinitialize our AC to enable it again
	ac_driver_init();
 272:	0e 94 bc 01 	call	0x378	; 0x378 <ac_driver_init>
	
	// Get light level status
	uint8_t light_status = ac_driver_get_status();
 276:	0e 94 e6 01 	call	0x3cc	; 0x3cc <ac_driver_get_status>
	
	// Logic for LED
	if (light_status == 0) {
 27a:	81 11       	cpse	r24, r1
 27c:	03 c0       	rjmp	.+6      	; 0x284 <__vector_9+0x38>
		led_driver_set_led_on();
 27e:	0e 94 ef 01 	call	0x3de	; 0x3de <led_driver_set_led_on>
 282:	02 c0       	rjmp	.+4      	; 0x288 <__vector_9+0x3c>
	}
	else {
		led_driver_set_led_off();
 284:	0e 94 f3 01 	call	0x3e6	; 0x3e6 <led_driver_set_led_off>
	}
	
	// Clear interrupt flag
	TCA0.SINGLE.INTFLAGS = TCA_SINGLE_OVF_bm;
 288:	81 e0       	ldi	r24, 0x01	; 1
 28a:	80 93 0b 0a 	sts	0x0A0B, r24	; 0x800a0b <__TEXT_REGION_LENGTH__+0x7e0a0b>
 28e:	ff 91       	pop	r31
 290:	ef 91       	pop	r30
 292:	bf 91       	pop	r27
 294:	af 91       	pop	r26
 296:	9f 91       	pop	r25
 298:	8f 91       	pop	r24
 29a:	7f 91       	pop	r23
 29c:	6f 91       	pop	r22
 29e:	5f 91       	pop	r21
 2a0:	4f 91       	pop	r20
 2a2:	3f 91       	pop	r19
 2a4:	2f 91       	pop	r18
 2a6:	0f 90       	pop	r0
 2a8:	0b be       	out	0x3b, r0	; 59
 2aa:	0f 90       	pop	r0
 2ac:	0f be       	out	0x3f, r0	; 63
 2ae:	0f 90       	pop	r0
 2b0:	1f 90       	pop	r1
 2b2:	18 95       	reti

Disassembly of section .text.__vector_5:

00000160 <__vector_5>:
{
    RTC_PIT_isr_cb = cb;
}

ISR(RTC_CNT_vect)
{
 160:	1f 92       	push	r1
 162:	0f 92       	push	r0
 164:	0f b6       	in	r0, 0x3f	; 63
 166:	0f 92       	push	r0
 168:	11 24       	eor	r1, r1
 16a:	0b b6       	in	r0, 0x3b	; 59
 16c:	0f 92       	push	r0
 16e:	2f 93       	push	r18
 170:	3f 93       	push	r19
 172:	4f 93       	push	r20
 174:	5f 93       	push	r21
 176:	6f 93       	push	r22
 178:	7f 93       	push	r23
 17a:	8f 93       	push	r24
 17c:	9f 93       	push	r25
 17e:	af 93       	push	r26
 180:	bf 93       	push	r27
 182:	ef 93       	push	r30
 184:	ff 93       	push	r31
    if (RTC.INTFLAGS & RTC_OVF_bm )
 186:	80 91 43 01 	lds	r24, 0x0143	; 0x800143 <__TEXT_REGION_LENGTH__+0x7e0143>
 18a:	80 ff       	sbrs	r24, 0
 18c:	07 c0       	rjmp	.+14     	; 0x19c <__vector_5+0x3c>
    {
        if (RTC_OVF_isr_cb != NULL) 
 18e:	e0 91 04 40 	lds	r30, 0x4004	; 0x804004 <RTC_OVF_isr_cb>
 192:	f0 91 05 40 	lds	r31, 0x4005	; 0x804005 <RTC_OVF_isr_cb+0x1>
 196:	30 97       	sbiw	r30, 0x00	; 0
 198:	09 f0       	breq	.+2      	; 0x19c <__vector_5+0x3c>
        {
            (*RTC_OVF_isr_cb)();
 19a:	09 95       	icall
        } 
    }  
    
    if (RTC.INTFLAGS & RTC_CMP_bm )
 19c:	80 91 43 01 	lds	r24, 0x0143	; 0x800143 <__TEXT_REGION_LENGTH__+0x7e0143>
 1a0:	81 ff       	sbrs	r24, 1
 1a2:	07 c0       	rjmp	.+14     	; 0x1b2 <__vector_5+0x52>
    {
        if (RTC_CMP_isr_cb != NULL) 
 1a4:	e0 91 02 40 	lds	r30, 0x4002	; 0x804002 <RTC_CMP_isr_cb>
 1a8:	f0 91 03 40 	lds	r31, 0x4003	; 0x804003 <RTC_CMP_isr_cb+0x1>
 1ac:	30 97       	sbiw	r30, 0x00	; 0
 1ae:	09 f0       	breq	.+2      	; 0x1b2 <__vector_5+0x52>
        {
            (*RTC_CMP_isr_cb)();
 1b0:	09 95       	icall
        } 
    }  
    RTC.INTFLAGS = (RTC_OVF_bm | RTC_CMP_bm);
 1b2:	83 e0       	ldi	r24, 0x03	; 3
 1b4:	80 93 43 01 	sts	0x0143, r24	; 0x800143 <__TEXT_REGION_LENGTH__+0x7e0143>
}
 1b8:	ff 91       	pop	r31
 1ba:	ef 91       	pop	r30
 1bc:	bf 91       	pop	r27
 1be:	af 91       	pop	r26
 1c0:	9f 91       	pop	r25
 1c2:	8f 91       	pop	r24
 1c4:	7f 91       	pop	r23
 1c6:	6f 91       	pop	r22
 1c8:	5f 91       	pop	r21
 1ca:	4f 91       	pop	r20
 1cc:	3f 91       	pop	r19
 1ce:	2f 91       	pop	r18
 1d0:	0f 90       	pop	r0
 1d2:	0b be       	out	0x3b, r0	; 59
 1d4:	0f 90       	pop	r0
 1d6:	0f be       	out	0x3f, r0	; 63
 1d8:	0f 90       	pop	r0
 1da:	1f 90       	pop	r1
 1dc:	18 95       	reti

Disassembly of section .text.__vector_6:

00000318 <__vector_6>:

ISR(RTC_PIT_vect)
{
 318:	1f 92       	push	r1
 31a:	0f 92       	push	r0
 31c:	0f b6       	in	r0, 0x3f	; 63
 31e:	0f 92       	push	r0
 320:	11 24       	eor	r1, r1
 322:	0b b6       	in	r0, 0x3b	; 59
 324:	0f 92       	push	r0
 326:	2f 93       	push	r18
 328:	3f 93       	push	r19
 32a:	4f 93       	push	r20
 32c:	5f 93       	push	r21
 32e:	6f 93       	push	r22
 330:	7f 93       	push	r23
 332:	8f 93       	push	r24
 334:	9f 93       	push	r25
 336:	af 93       	push	r26
 338:	bf 93       	push	r27
 33a:	ef 93       	push	r30
 33c:	ff 93       	push	r31
   if (RTC_PIT_isr_cb != NULL) 
 33e:	e0 91 00 40 	lds	r30, 0x4000	; 0x804000 <__DATA_REGION_ORIGIN__>
 342:	f0 91 01 40 	lds	r31, 0x4001	; 0x804001 <__DATA_REGION_ORIGIN__+0x1>
 346:	30 97       	sbiw	r30, 0x00	; 0
 348:	09 f0       	breq	.+2      	; 0x34c <__vector_6+0x34>
   {
    (*RTC_PIT_isr_cb)();
 34a:	09 95       	icall
   } 
   RTC.PITINTFLAGS = RTC_PI_bm;
 34c:	81 e0       	ldi	r24, 0x01	; 1
 34e:	80 93 53 01 	sts	0x0153, r24	; 0x800153 <__TEXT_REGION_LENGTH__+0x7e0153>
}
 352:	ff 91       	pop	r31
 354:	ef 91       	pop	r30
 356:	bf 91       	pop	r27
 358:	af 91       	pop	r26
 35a:	9f 91       	pop	r25
 35c:	8f 91       	pop	r24
 35e:	7f 91       	pop	r23
 360:	6f 91       	pop	r22
 362:	5f 91       	pop	r21
 364:	4f 91       	pop	r20
 366:	3f 91       	pop	r19
 368:	2f 91       	pop	r18
 36a:	0f 90       	pop	r0
 36c:	0b be       	out	0x3b, r0	; 59
 36e:	0f 90       	pop	r0
 370:	0f be       	out	0x3f, r0	; 63
 372:	0f 90       	pop	r0
 374:	1f 90       	pop	r1
 376:	18 95       	reti

Disassembly of section .text.main:

000003ee <main>:
	// Task 4: Interrupt Initialization
	//interrupt_init();
	//set_sleep_mode(SLEEP_MODE_STANDBY); // Initialize standby sleep mode
	
	// Task 5: Core Independent Operations Initialization
	core_init();
 3ee:	0e 94 ef 00 	call	0x1de	; 0x1de <core_init>
 3f2:	ff cf       	rjmp	.-2      	; 0x3f2 <main+0x4>

Disassembly of section .text.__dummy_fini:

000003fc <_fini>:
 3fc:	08 95       	ret

Disassembly of section .text.__dummy_funcs_on_exit:

000003fe <__funcs_on_exit>:
 3fe:	08 95       	ret

Disassembly of section .text.__dummy_simulator_exit:

00000400 <__simulator_exit>:
 400:	08 95       	ret

Disassembly of section .text.exit:

000003b6 <exit>:
 3b6:	ec 01       	movw	r28, r24
 3b8:	0e 94 ff 01 	call	0x3fe	; 0x3fe <__funcs_on_exit>
 3bc:	0e 94 fe 01 	call	0x3fc	; 0x3fc <_fini>
 3c0:	ce 01       	movw	r24, r28
 3c2:	0e 94 00 02 	call	0x400	; 0x400 <__LOCK_REGION_LENGTH__>
 3c6:	ce 01       	movw	r24, r28
 3c8:	0e 94 fc 01 	call	0x3f8	; 0x3f8 <_Exit>

Disassembly of section .text._Exit:

000003f8 <_Exit>:
 3f8:	0e 94 ae 00 	call	0x15c	; 0x15c <_exit>
