library verilog;
use verilog.vl_types.all;
entity endian_controller is
    port(
        iSRC_MASK       : in     vl_logic_vector(3 downto 0);
        iSRC_DATA       : in     vl_logic_vector(31 downto 0);
        oDEST_MASK      : out    vl_logic_vector(3 downto 0);
        oDEST_DATA      : out    vl_logic_vector(31 downto 0)
    );
end endian_controller;
