<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Fennix: CPU::x86::Intel::CPUID0x00000007_1 Struct Reference</title>
<link href="../../tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../jquery.js"></script>
<script type="text/javascript" src="../../dynsections.js"></script>
<link href="../../navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../resize.js"></script>
<script type="text/javascript" src="../../navtreedata.js"></script>
<script type="text/javascript" src="../../navtree.js"></script>
<link href="../../search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../search/searchdata.js"></script>
<script type="text/javascript" src="../../search/search.js"></script>
<link href="../../doxygen.css" rel="stylesheet" type="text/css" />
<link href="../../doxygen-awesome.css" rel="stylesheet" type="text/css"/>
<link href="../../custom.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Fennix
   &#160;<span id="projectnumber">1.0.0</span>
   </div>
   <div id="projectbrief">Opeating System from scratch made in C and C++</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "../../search",false,'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="../../menudata.js"></script>
<script type="text/javascript" src="../../menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('../../',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html','../../'); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#pub-methods">Public Member Functions</a> &#124;
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">CPU::x86::Intel::CPUID0x00000007_1 Struct Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>Extended feature flags enumeration.  
 <a href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html">cpuid_intel.hpp</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-methods"></a>
Public Member Functions</h2></td></tr>
<tr class="memitem:ab0d38682975fe2c41d978d660ddf2c97"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/d90/Lynx_2FennixLoader_2include_2types_8h.html#a6034e8cd4bcd5bacfd060abd01bbd8a8">__always_inline</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#ab0d38682975fe2c41d978d660ddf2c97">Get</a> ()</td></tr>
<tr class="separator:ab0d38682975fe2c41d978d660ddf2c97"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:a4ed4a7070ec79a14729357d07eeb2b86"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:aaa807a85adc8f6af04a434a82ace7875"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a6dd5f353cdab8ecbddfd17795998dcc3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/d7a/Kernel_2Architecture_2i386_2ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved0</b>: 3</td></tr>
<tr class="separator:a6dd5f353cdab8ecbddfd17795998dcc3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afeba45d0d9c537a39877d7c64f19bf14"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/d7a/Kernel_2Architecture_2i386_2ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>RAO_INT</b>: 1</td></tr>
<tr class="memdesc:afeba45d0d9c537a39877d7c64f19bf14"><td class="mdescLeft">&#160;</td><td class="mdescRight">RAO-INT.  <a href="../../de/dc1/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d234_1_1_0d244.html#afeba45d0d9c537a39877d7c64f19bf14">More...</a><br /></td></tr>
<tr class="separator:afeba45d0d9c537a39877d7c64f19bf14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a055545ed544fa40ec4551d73364e3b91"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/d7a/Kernel_2Architecture_2i386_2ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX_VNNI</b>: 1</td></tr>
<tr class="memdesc:a055545ed544fa40ec4551d73364e3b91"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX Vector Neural Network Instructions (XNNI) (VEX encoded)  <a href="../../de/dc1/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d234_1_1_0d244.html#a055545ed544fa40ec4551d73364e3b91">More...</a><br /></td></tr>
<tr class="separator:a055545ed544fa40ec4551d73364e3b91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3ba282ccaf41bd866d2e9e26233b7fdd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/d7a/Kernel_2Architecture_2i386_2ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512_BF16</b>: 1</td></tr>
<tr class="memdesc:a3ba282ccaf41bd866d2e9e26233b7fdd"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 instructions for bfloat16 numbers.  <a href="../../de/dc1/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d234_1_1_0d244.html#a3ba282ccaf41bd866d2e9e26233b7fdd">More...</a><br /></td></tr>
<tr class="separator:a3ba282ccaf41bd866d2e9e26233b7fdd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afe52299fce3c223bcdcdf0deaf30f27d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/d7a/Kernel_2Architecture_2i386_2ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved1</b>: 1</td></tr>
<tr class="memdesc:afe52299fce3c223bcdcdf0deaf30f27d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../de/dc1/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d234_1_1_0d244.html#afe52299fce3c223bcdcdf0deaf30f27d">More...</a><br /></td></tr>
<tr class="separator:afe52299fce3c223bcdcdf0deaf30f27d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac5b732182faa6c5aa78d24558f50e435"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/d7a/Kernel_2Architecture_2i386_2ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>CMPCCXADD</b>: 1</td></tr>
<tr class="memdesc:ac5b732182faa6c5aa78d24558f50e435"><td class="mdescLeft">&#160;</td><td class="mdescRight">CMPccXADD.  <a href="../../de/dc1/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d234_1_1_0d244.html#ac5b732182faa6c5aa78d24558f50e435">More...</a><br /></td></tr>
<tr class="separator:ac5b732182faa6c5aa78d24558f50e435"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6244cf1caf9351ef565678df650cde6e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/d7a/Kernel_2Architecture_2i386_2ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>ARCHPERFMONEXT</b>: 1</td></tr>
<tr class="memdesc:a6244cf1caf9351ef565678df650cde6e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Architectural Performance Monitoring Extended Leaf (EAX=23h)  <a href="../../de/dc1/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d234_1_1_0d244.html#a6244cf1caf9351ef565678df650cde6e">More...</a><br /></td></tr>
<tr class="separator:a6244cf1caf9351ef565678df650cde6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6806ce5df454532fb8f0d688fa682419"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/d7a/Kernel_2Architecture_2i386_2ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved2</b>: 1</td></tr>
<tr class="memdesc:a6806ce5df454532fb8f0d688fa682419"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../de/dc1/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d234_1_1_0d244.html#a6806ce5df454532fb8f0d688fa682419">More...</a><br /></td></tr>
<tr class="separator:a6806ce5df454532fb8f0d688fa682419"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac44aeecaa37440f8be4586e13d917039"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/d7a/Kernel_2Architecture_2i386_2ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>FAST_ZERO_REP_MOVSB</b>: 1</td></tr>
<tr class="memdesc:ac44aeecaa37440f8be4586e13d917039"><td class="mdescLeft">&#160;</td><td class="mdescRight">Fast zero-length MOVSB.  <a href="../../de/dc1/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d234_1_1_0d244.html#ac44aeecaa37440f8be4586e13d917039">More...</a><br /></td></tr>
<tr class="separator:ac44aeecaa37440f8be4586e13d917039"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1f144f6fd32aa9548edb202939d1408a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/d7a/Kernel_2Architecture_2i386_2ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>FAST_SHORT_REP_STOSB</b>: 1</td></tr>
<tr class="memdesc:a1f144f6fd32aa9548edb202939d1408a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Fast zero-length STOSB.  <a href="../../de/dc1/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d234_1_1_0d244.html#a1f144f6fd32aa9548edb202939d1408a">More...</a><br /></td></tr>
<tr class="separator:a1f144f6fd32aa9548edb202939d1408a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a21178563b98c2b7d6ac4f23acbc11d3f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/d7a/Kernel_2Architecture_2i386_2ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>FAST_SHORT_REP_CMPSB_SCASB</b>: 1</td></tr>
<tr class="memdesc:a21178563b98c2b7d6ac4f23acbc11d3f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Fast zero-length CMPSB and SCASB.  <a href="../../de/dc1/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d234_1_1_0d244.html#a21178563b98c2b7d6ac4f23acbc11d3f">More...</a><br /></td></tr>
<tr class="separator:a21178563b98c2b7d6ac4f23acbc11d3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac0bd0a89602aabad3ad01f5b3d51d614"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/d7a/Kernel_2Architecture_2i386_2ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved3</b>: 4</td></tr>
<tr class="memdesc:ac0bd0a89602aabad3ad01f5b3d51d614"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../de/dc1/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d234_1_1_0d244.html#ac0bd0a89602aabad3ad01f5b3d51d614">More...</a><br /></td></tr>
<tr class="separator:ac0bd0a89602aabad3ad01f5b3d51d614"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac045c97958490faa459a5736694fc2ad"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/d7a/Kernel_2Architecture_2i386_2ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>FRED</b>: 1</td></tr>
<tr class="memdesc:ac045c97958490faa459a5736694fc2ad"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flexible Return and Event Delivery.  <a href="../../de/dc1/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d234_1_1_0d244.html#ac045c97958490faa459a5736694fc2ad">More...</a><br /></td></tr>
<tr class="separator:ac045c97958490faa459a5736694fc2ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0bb942da3ec1dd5ad308580f837a63a1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/d7a/Kernel_2Architecture_2i386_2ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>LKGS</b>: 1</td></tr>
<tr class="memdesc:a0bb942da3ec1dd5ad308580f837a63a1"><td class="mdescLeft">&#160;</td><td class="mdescRight">LKGS Instruction.  <a href="../../de/dc1/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d234_1_1_0d244.html#a0bb942da3ec1dd5ad308580f837a63a1">More...</a><br /></td></tr>
<tr class="separator:a0bb942da3ec1dd5ad308580f837a63a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a81300811555be62d25f909d097c3915e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/d7a/Kernel_2Architecture_2i386_2ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>WRMSRNS</b>: 1</td></tr>
<tr class="memdesc:a81300811555be62d25f909d097c3915e"><td class="mdescLeft">&#160;</td><td class="mdescRight">WRMSRNS instruction.  <a href="../../de/dc1/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d234_1_1_0d244.html#a81300811555be62d25f909d097c3915e">More...</a><br /></td></tr>
<tr class="separator:a81300811555be62d25f909d097c3915e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1909c6ca2c39591b0bb2adc6732bf7d5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/d7a/Kernel_2Architecture_2i386_2ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved4</b>: 1</td></tr>
<tr class="memdesc:a1909c6ca2c39591b0bb2adc6732bf7d5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../de/dc1/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d234_1_1_0d244.html#a1909c6ca2c39591b0bb2adc6732bf7d5">More...</a><br /></td></tr>
<tr class="separator:a1909c6ca2c39591b0bb2adc6732bf7d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aecbb49d8f38ebd78e5d39d1a84e5fbc9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/d7a/Kernel_2Architecture_2i386_2ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AMX_FP16</b>: 1</td></tr>
<tr class="memdesc:aecbb49d8f38ebd78e5d39d1a84e5fbc9"><td class="mdescLeft">&#160;</td><td class="mdescRight">AMX instructions for FP16 numbers.  <a href="../../de/dc1/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d234_1_1_0d244.html#aecbb49d8f38ebd78e5d39d1a84e5fbc9">More...</a><br /></td></tr>
<tr class="separator:aecbb49d8f38ebd78e5d39d1a84e5fbc9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adba744f459763c9239171a26ba4d6644"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/d7a/Kernel_2Architecture_2i386_2ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>HRESET</b>: 1</td></tr>
<tr class="memdesc:adba744f459763c9239171a26ba4d6644"><td class="mdescLeft">&#160;</td><td class="mdescRight">HRESET instruction, IA32_HRESET_ENABLE MSR, and Processor History Reset Leaf (EAX=20h)  <a href="../../de/dc1/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d234_1_1_0d244.html#adba744f459763c9239171a26ba4d6644">More...</a><br /></td></tr>
<tr class="separator:adba744f459763c9239171a26ba4d6644"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a838a0bc67aea6b00e309d672e5c23dfd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/d7a/Kernel_2Architecture_2i386_2ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX_IFMA</b>: 1</td></tr>
<tr class="memdesc:a838a0bc67aea6b00e309d672e5c23dfd"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX IFMA instructions.  <a href="../../de/dc1/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d234_1_1_0d244.html#a838a0bc67aea6b00e309d672e5c23dfd">More...</a><br /></td></tr>
<tr class="separator:a838a0bc67aea6b00e309d672e5c23dfd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8b695bcc9316cddb3fa79c1977bbcd3e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/d7a/Kernel_2Architecture_2i386_2ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved5</b>: 2</td></tr>
<tr class="memdesc:a8b695bcc9316cddb3fa79c1977bbcd3e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../de/dc1/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d234_1_1_0d244.html#a8b695bcc9316cddb3fa79c1977bbcd3e">More...</a><br /></td></tr>
<tr class="separator:a8b695bcc9316cddb3fa79c1977bbcd3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acd1cc2da462b596b1bdbcc31fe88c9fb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/d7a/Kernel_2Architecture_2i386_2ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>LAM</b>: 1</td></tr>
<tr class="memdesc:acd1cc2da462b596b1bdbcc31fe88c9fb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Linear Address Masking.  <a href="../../de/dc1/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d234_1_1_0d244.html#acd1cc2da462b596b1bdbcc31fe88c9fb">More...</a><br /></td></tr>
<tr class="separator:acd1cc2da462b596b1bdbcc31fe88c9fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a48ea87872ff28bc773d28e1415b2a61f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/d7a/Kernel_2Architecture_2i386_2ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>MSRLIST</b>: 1</td></tr>
<tr class="memdesc:a48ea87872ff28bc773d28e1415b2a61f"><td class="mdescLeft">&#160;</td><td class="mdescRight">RDMSRLIST and WRMSRLIST instructions, and the IA32_BARRIER MSR.  <a href="../../de/dc1/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d234_1_1_0d244.html#a48ea87872ff28bc773d28e1415b2a61f">More...</a><br /></td></tr>
<tr class="separator:a48ea87872ff28bc773d28e1415b2a61f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaa807a85adc8f6af04a434a82ace7875"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:aaa807a85adc8f6af04a434a82ace7875"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab46a2701fba79ba9e04b75928257eb94"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d48/cpuid__amd_8hpp.html#a21fd4735acfa92806734ecf28ef975c5">cpuid_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>raw</b></td></tr>
<tr class="separator:ab46a2701fba79ba9e04b75928257eb94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4ed4a7070ec79a14729357d07eeb2b86"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#a4ed4a7070ec79a14729357d07eeb2b86">EAX</a></td></tr>
<tr class="separator:a4ed4a7070ec79a14729357d07eeb2b86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8dc760f2b44e9493e412f3e827dc1cb8"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a1045c12c2215f0527ff8186b4ad5e69b"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a66d42aaa4573c13df4fc3b6071052927"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/d7a/Kernel_2Architecture_2i386_2ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>PPIN</b>: 1</td></tr>
<tr class="memdesc:a66d42aaa4573c13df4fc3b6071052927"><td class="mdescLeft">&#160;</td><td class="mdescRight">IA32_PPIN and IA32_PPIN_CTL MSRs.  <a href="../../d8/dc9/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d236_1_1_0d266.html#a66d42aaa4573c13df4fc3b6071052927">More...</a><br /></td></tr>
<tr class="separator:a66d42aaa4573c13df4fc3b6071052927"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9c5f9a7c9ecd5f06935b83d7c82c8752"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/d7a/Kernel_2Architecture_2i386_2ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved</b>: 31</td></tr>
<tr class="memdesc:a9c5f9a7c9ecd5f06935b83d7c82c8752"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d8/dc9/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d236_1_1_0d266.html#a9c5f9a7c9ecd5f06935b83d7c82c8752">More...</a><br /></td></tr>
<tr class="separator:a9c5f9a7c9ecd5f06935b83d7c82c8752"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1045c12c2215f0527ff8186b4ad5e69b"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a1045c12c2215f0527ff8186b4ad5e69b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af62e263d4550374c037cb10a38a9bc59"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d48/cpuid__amd_8hpp.html#a21fd4735acfa92806734ecf28ef975c5">cpuid_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>raw</b></td></tr>
<tr class="separator:af62e263d4550374c037cb10a38a9bc59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8dc760f2b44e9493e412f3e827dc1cb8"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#a8dc760f2b44e9493e412f3e827dc1cb8">EBX</a></td></tr>
<tr class="separator:a8dc760f2b44e9493e412f3e827dc1cb8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeaef51fdf78b7abf3dfdfaf401d9580b"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a647adb0f8ea0bacce3bd8f2db93d3589"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a7281244ebf37b043bf4d1968836eb545"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/d7a/Kernel_2Architecture_2i386_2ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved</b>: 32</td></tr>
<tr class="memdesc:a7281244ebf37b043bf4d1968836eb545"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d4/d6b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d238_1_1_0d272.html#a7281244ebf37b043bf4d1968836eb545">More...</a><br /></td></tr>
<tr class="separator:a7281244ebf37b043bf4d1968836eb545"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a647adb0f8ea0bacce3bd8f2db93d3589"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a647adb0f8ea0bacce3bd8f2db93d3589"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a59dc195b6078b2a4cb03e5321fff0780"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d48/cpuid__amd_8hpp.html#a21fd4735acfa92806734ecf28ef975c5">cpuid_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>raw</b></td></tr>
<tr class="separator:a59dc195b6078b2a4cb03e5321fff0780"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeaef51fdf78b7abf3dfdfaf401d9580b"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#aeaef51fdf78b7abf3dfdfaf401d9580b">ECX</a></td></tr>
<tr class="separator:aeaef51fdf78b7abf3dfdfaf401d9580b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7d4982c96961720ff76e6d0a47e6e887"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:ac176bf76353902a334a68aa95a38b0e6"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:af912f030cfcb9348f5de27102db280d0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/d7a/Kernel_2Architecture_2i386_2ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved0</b>: 4</td></tr>
<tr class="memdesc:af912f030cfcb9348f5de27102db280d0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d9/db9/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d239_1_1_0d275.html#af912f030cfcb9348f5de27102db280d0">More...</a><br /></td></tr>
<tr class="separator:af912f030cfcb9348f5de27102db280d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5d0f8eff639f0c7bf3a6d1022e538c05"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/d7a/Kernel_2Architecture_2i386_2ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX_VNNI_INT8</b>: 1</td></tr>
<tr class="memdesc:a5d0f8eff639f0c7bf3a6d1022e538c05"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX VNNI INT8 instructions.  <a href="../../d9/db9/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d239_1_1_0d275.html#a5d0f8eff639f0c7bf3a6d1022e538c05">More...</a><br /></td></tr>
<tr class="separator:a5d0f8eff639f0c7bf3a6d1022e538c05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af668ec14b75c0d896d0f5e1296c8f067"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/d7a/Kernel_2Architecture_2i386_2ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX_NE_CONVERT</b>: 1</td></tr>
<tr class="memdesc:af668ec14b75c0d896d0f5e1296c8f067"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX NE CONVERT instructions.  <a href="../../d9/db9/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d239_1_1_0d275.html#af668ec14b75c0d896d0f5e1296c8f067">More...</a><br /></td></tr>
<tr class="separator:af668ec14b75c0d896d0f5e1296c8f067"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0d42d998511ba8852258638455cea7ad"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/d7a/Kernel_2Architecture_2i386_2ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved1</b>: 8</td></tr>
<tr class="memdesc:a0d42d998511ba8852258638455cea7ad"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d9/db9/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d239_1_1_0d275.html#a0d42d998511ba8852258638455cea7ad">More...</a><br /></td></tr>
<tr class="separator:a0d42d998511ba8852258638455cea7ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6c0c5746ea594a2b161d954d9e9ac693"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/d7a/Kernel_2Architecture_2i386_2ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>PREFETCHIT</b>: 1</td></tr>
<tr class="memdesc:a6c0c5746ea594a2b161d954d9e9ac693"><td class="mdescLeft">&#160;</td><td class="mdescRight">PREFETCHIT0 and PREFETCHIT1 instructions.  <a href="../../d9/db9/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d239_1_1_0d275.html#a6c0c5746ea594a2b161d954d9e9ac693">More...</a><br /></td></tr>
<tr class="separator:a6c0c5746ea594a2b161d954d9e9ac693"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af99c5cfbe51e953e4e21fe3605d32485"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/d7a/Kernel_2Architecture_2i386_2ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved2</b>: 17</td></tr>
<tr class="memdesc:af99c5cfbe51e953e4e21fe3605d32485"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d9/db9/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d239_1_1_0d275.html#af99c5cfbe51e953e4e21fe3605d32485">More...</a><br /></td></tr>
<tr class="separator:af99c5cfbe51e953e4e21fe3605d32485"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac176bf76353902a334a68aa95a38b0e6"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:ac176bf76353902a334a68aa95a38b0e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a06c63b6b9f7ab11e72f934bbef10e604"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d48/cpuid__amd_8hpp.html#a21fd4735acfa92806734ecf28ef975c5">cpuid_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>raw</b></td></tr>
<tr class="separator:a06c63b6b9f7ab11e72f934bbef10e604"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7d4982c96961720ff76e6d0a47e6e887"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#a7d4982c96961720ff76e6d0a47e6e887">EDX</a></td></tr>
<tr class="separator:a7d4982c96961720ff76e6d0a47e6e887"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Extended feature flags enumeration. </p>

<p class="definition">Definition at line <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00721">721</a> of file <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html">cpuid_intel.hpp</a>.</p>
</div><h2 class="groupheader">Member Function Documentation</h2>
<a id="ab0d38682975fe2c41d978d660ddf2c97"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab0d38682975fe2c41d978d660ddf2c97">&#9670;&nbsp;</a></span>Get()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d2/d90/Lynx_2FennixLoader_2include_2types_8h.html#a6034e8cd4bcd5bacfd060abd01bbd8a8">__always_inline</a> void CPU::x86::Intel::CPUID0x00000007_1::Get </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00723">723</a> of file <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html">cpuid_intel.hpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00724"></a><span class="lineno">  724</span>&#160;                {</div>
<div class="line"><a name="l00725"></a><span class="lineno">  725</span>&#160;<span class="preprocessor">#if defined(a86)</span></div>
<div class="line"><a name="l00726"></a><span class="lineno">  726</span>&#160;                    <a class="code" href="../../d7/dfa/Multiboot64bitMap_8cpp.html#ab17ab6407b8950c89ba3ff3b4919200b">asmv</a>(<span class="stringliteral">&quot;cpuid&quot;</span></div>
<div class="line"><a name="l00727"></a><span class="lineno">  727</span>&#160;                         : <span class="stringliteral">&quot;=a&quot;</span>(<a class="code" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#a4ed4a7070ec79a14729357d07eeb2b86">EAX</a>.raw), <span class="stringliteral">&quot;=b&quot;</span>(<a class="code" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#a8dc760f2b44e9493e412f3e827dc1cb8">EBX</a>.raw), <span class="stringliteral">&quot;=c&quot;</span>(<a class="code" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#aeaef51fdf78b7abf3dfdfaf401d9580b">ECX</a>.raw), <span class="stringliteral">&quot;=d&quot;</span>(<a class="code" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#a7d4982c96961720ff76e6d0a47e6e887">EDX</a>.raw)</div>
<div class="line"><a name="l00728"></a><span class="lineno">  728</span>&#160;                         : <span class="stringliteral">&quot;a&quot;</span>(0x7), <span class="stringliteral">&quot;c&quot;</span>(0x1)); <span class="comment">/* FIXME */</span></div>
<div class="line"><a name="l00729"></a><span class="lineno">  729</span>&#160;<span class="preprocessor">#endif </span><span class="comment">// a64 || a32</span></div>
<div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160;                }</div>
<div class="ttc" id="aMultiboot64bitMap_8cpp_html_ab17ab6407b8950c89ba3ff3b4919200b"><div class="ttname"><a href="../../d7/dfa/Multiboot64bitMap_8cpp.html#ab17ab6407b8950c89ba3ff3b4919200b">asmv</a></div><div class="ttdeci">asmv(&quot;invlpg (%0)&quot; ::&quot;r&quot;(VirtualAddress) :&quot;memory&quot;)</div></div>
<div class="ttc" id="astructCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_html_a4ed4a7070ec79a14729357d07eeb2b86"><div class="ttname"><a href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#a4ed4a7070ec79a14729357d07eeb2b86">CPU::x86::Intel::CPUID0x00000007_1::EAX</a></div><div class="ttdeci">union CPU::x86::Intel::CPUID0x00000007_1::@234 EAX</div></div>
<div class="ttc" id="astructCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_html_a7d4982c96961720ff76e6d0a47e6e887"><div class="ttname"><a href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#a7d4982c96961720ff76e6d0a47e6e887">CPU::x86::Intel::CPUID0x00000007_1::EDX</a></div><div class="ttdeci">union CPU::x86::Intel::CPUID0x00000007_1::@239 EDX</div></div>
<div class="ttc" id="astructCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_html_a8dc760f2b44e9493e412f3e827dc1cb8"><div class="ttname"><a href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#a8dc760f2b44e9493e412f3e827dc1cb8">CPU::x86::Intel::CPUID0x00000007_1::EBX</a></div><div class="ttdeci">union CPU::x86::Intel::CPUID0x00000007_1::@236 EBX</div></div>
<div class="ttc" id="astructCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_html_aeaef51fdf78b7abf3dfdfaf401d9580b"><div class="ttname"><a href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#aeaef51fdf78b7abf3dfdfaf401d9580b">CPU::x86::Intel::CPUID0x00000007_1::ECX</a></div><div class="ttdeci">union CPU::x86::Intel::CPUID0x00000007_1::@238 ECX</div></div>
</div><!-- fragment -->
<p class="reference">References <a class="el" href="../../d7/dfa/Multiboot64bitMap_8cpp.html#ab17ab6407b8950c89ba3ff3b4919200b">asmv()</a>, <a class="el" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#a4ed4a7070ec79a14729357d07eeb2b86">EAX</a>, <a class="el" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#a8dc760f2b44e9493e412f3e827dc1cb8">EBX</a>, <a class="el" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#aeaef51fdf78b7abf3dfdfaf401d9580b">ECX</a>, and <a class="el" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#a7d4982c96961720ff76e6d0a47e6e887">EDX</a>.</p>

</div>
</div>
<h2 class="groupheader">Field Documentation</h2>
<a id="a4ed4a7070ec79a14729357d07eeb2b86"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4ed4a7070ec79a14729357d07eeb2b86">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... }  CPU::x86::Intel::CPUID0x00000007_1::EAX</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00723">Get()</a>.</p>

</div>
</div>
<a id="a8dc760f2b44e9493e412f3e827dc1cb8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8dc760f2b44e9493e412f3e827dc1cb8">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... }  CPU::x86::Intel::CPUID0x00000007_1::EBX</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00723">Get()</a>.</p>

</div>
</div>
<a id="aeaef51fdf78b7abf3dfdfaf401d9580b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeaef51fdf78b7abf3dfdfaf401d9580b">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... }  CPU::x86::Intel::CPUID0x00000007_1::ECX</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00723">Get()</a>.</p>

</div>
</div>
<a id="a7d4982c96961720ff76e6d0a47e6e887"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7d4982c96961720ff76e6d0a47e6e887">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... }  CPU::x86::Intel::CPUID0x00000007_1::EDX</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00723">Get()</a>.</p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>Kernel/include/cpu/x86/<a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html">cpuid_intel.hpp</a></li>
</ul>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="../../d7/dfa/namespaceCPU.html">CPU</a></li><li class="navelem"><a class="el" href="../../d7/df8/namespaceCPU_1_1x86.html">x86</a></li><li class="navelem"><a class="el" href="../../d0/db7/namespaceCPU_1_1x86_1_1Intel.html">Intel</a></li><li class="navelem"><a class="el" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html">CPUID0x00000007_1</a></li>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="../../doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1 </li>
  </ul>
</div>
</body>
</html>
