

================================================================
== Vivado HLS Report for 'ntt_1'
================================================================
* Date:           Tue Apr  4 23:21:00 2023

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        crypto_sign
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a200t-fbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  | 10.00 us | 31.143 ns |   1.25 us  |
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1         |        ?|        ?|         ?|          -|          -|     8|    no    |
        | + Loop 1.1      |        ?|        ?|         ?|          -|          -|     ?|    no    |
        |  ++ Loop 1.1.1  |        ?|        ?|         4|          -|          -|     ?|    no    |
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 5 
5 --> 6 3 
6 --> 7 
7 --> 8 
8 --> 5 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.35>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%k_2 = alloca i32"   --->   Operation 9 'alloca' 'k_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.35ns)   --->   "store i32 0, i32* %k_2" [ntt.c:54]   --->   Operation 10 'store' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 11 [1/1] (1.35ns)   --->   "br label %1" [ntt.c:54]   --->   Operation 11 'br' <Predicate = true> <Delay = 1.35>

State 2 <SV = 1> <Delay = 2.08>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%len_0 = phi i29 [ 128, %0 ], [ %zext_ln54_2, %6 ]" [ntt.c:54]   --->   Operation 12 'phi' 'len_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%zext_ln54 = zext i29 %len_0 to i32" [ntt.c:54]   --->   Operation 13 'zext' 'zext_ln54' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%zext_ln54_1 = zext i29 %len_0 to i31" [ntt.c:54]   --->   Operation 14 'zext' 'zext_ln54_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (2.08ns)   --->   "%icmp_ln54 = icmp eq i29 %len_0, 0" [ntt.c:54]   --->   Operation 15 'icmp' 'icmp_ln54' <Predicate = true> <Delay = 2.08> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)"   --->   Operation 16 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "br i1 %icmp_ln54, label %7, label %.preheader.preheader" [ntt.c:54]   --->   Operation 17 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (1.35ns)   --->   "br label %.preheader" [ntt.c:55]   --->   Operation 18 'br' <Predicate = (!icmp_ln54)> <Delay = 1.35>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "ret void" [ntt.c:64]   --->   Operation 19 'ret' <Predicate = (icmp_ln54)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.95>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%j = phi i31 [ %add_ln55, %5 ], [ 0, %.preheader.preheader ]" [ntt.c:55]   --->   Operation 20 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln55 = zext i31 %j to i32" [ntt.c:55]   --->   Operation 21 'zext' 'zext_ln55' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%tmp = call i23 @_ssdm_op_PartSelect.i23.i31.i32.i32(i31 %j, i32 8, i32 30)" [ntt.c:55]   --->   Operation 22 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (2.03ns)   --->   "%icmp_ln55 = icmp eq i23 %tmp, 0" [ntt.c:55]   --->   Operation 23 'icmp' 'icmp_ln55' <Predicate = true> <Delay = 2.03> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "br i1 %icmp_ln55, label %2, label %6" [ntt.c:55]   --->   Operation 24 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%k_2_load = load i32* %k_2" [ntt.c:56]   --->   Operation 25 'load' 'k_2_load' <Predicate = (icmp_ln55)> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (2.18ns)   --->   "%k = add i32 1, %k_2_load" [ntt.c:56]   --->   Operation 26 'add' 'k' <Predicate = (icmp_ln55)> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln56 = zext i32 %k to i64" [ntt.c:56]   --->   Operation 27 'zext' 'zext_ln56' <Predicate = (icmp_ln55)> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%zetas_addr = getelementptr [256 x i23]* @zetas, i64 0, i64 %zext_ln56" [ntt.c:56]   --->   Operation 28 'getelementptr' 'zetas_addr' <Predicate = (icmp_ln55)> <Delay = 0.00>
ST_3 : Operation 29 [2/2] (2.77ns)   --->   "%zeta = load i23* %zetas_addr, align 4" [ntt.c:56]   --->   Operation 29 'load' 'zeta' <Predicate = (icmp_ln55)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 23> <Depth = 256> <ROM>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_27 = call i28 @_ssdm_op_PartSelect.i28.i29.i32.i32(i29 %len_0, i32 1, i32 28)" [ntt.c:54]   --->   Operation 30 'partselect' 'tmp_27' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln54_2 = zext i28 %tmp_27 to i29" [ntt.c:54]   --->   Operation 31 'zext' 'zext_ln54_2' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "br label %1" [ntt.c:54]   --->   Operation 32 'br' <Predicate = (!icmp_ln55)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 5.01>
ST_4 : Operation 33 [1/2] (2.77ns)   --->   "%zeta = load i23* %zetas_addr, align 4" [ntt.c:56]   --->   Operation 33 'load' 'zeta' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 23> <Depth = 256> <ROM>
ST_4 : Operation 34 [1/1] (2.15ns)   --->   "%add_ln57 = add i31 %zext_ln54_1, %j" [ntt.c:57]   --->   Operation 34 'add' 'add_ln57' <Predicate = true> <Delay = 2.15> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln57 = zext i31 %add_ln57 to i32" [ntt.c:57]   --->   Operation 35 'zext' 'zext_ln57' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (2.10ns)   --->   "%empty_55 = icmp ugt i31 %j, %add_ln57" [ntt.c:55]   --->   Operation 36 'icmp' 'empty_55' <Predicate = true> <Delay = 2.10> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%trunc_ln55 = trunc i31 %j to i30" [ntt.c:55]   --->   Operation 37 'trunc' 'trunc_ln55' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%trunc_ln55_1 = trunc i31 %add_ln57 to i30" [ntt.c:55]   --->   Operation 38 'trunc' 'trunc_ln55_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.75ns)   --->   "%start = select i1 %empty_55, i30 %trunc_ln55, i30 %trunc_ln55_1" [ntt.c:55]   --->   Operation 39 'select' 'start' <Predicate = true> <Delay = 0.75> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln55_1 = zext i30 %start to i31" [ntt.c:55]   --->   Operation 40 'zext' 'zext_ln55_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%sext_ln57 = sext i23 %zeta to i54" [ntt.c:57]   --->   Operation 41 'sext' 'sext_ln57' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (1.35ns)   --->   "br label %3" [ntt.c:57]   --->   Operation 42 'br' <Predicate = true> <Delay = 1.35>

State 5 <SV = 4> <Delay = 4.95>
ST_5 : Operation 43 [1/1] (0.00ns)   --->   "%j_0 = phi i32 [ %zext_ln55, %2 ], [ %j_1, %4 ]"   --->   Operation 43 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 44 [1/1] (2.11ns)   --->   "%icmp_ln57 = icmp ult i32 %j_0, %zext_ln57" [ntt.c:57]   --->   Operation 44 'icmp' 'icmp_ln57' <Predicate = true> <Delay = 2.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "br i1 %icmp_ln57, label %4, label %5" [ntt.c:57]   --->   Operation 45 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 46 [1/1] (2.18ns)   --->   "%add_ln58 = add i32 %zext_ln54, %j_0" [ntt.c:58]   --->   Operation 46 'add' 'add_ln58' <Predicate = (icmp_ln57)> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln58 = zext i32 %add_ln58 to i64" [ntt.c:58]   --->   Operation 47 'zext' 'zext_ln58' <Predicate = (icmp_ln57)> <Delay = 0.00>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%a_addr = getelementptr [256 x i32]* %a, i64 0, i64 %zext_ln58" [ntt.c:58]   --->   Operation 48 'getelementptr' 'a_addr' <Predicate = (icmp_ln57)> <Delay = 0.00>
ST_5 : Operation 49 [2/2] (2.77ns)   --->   "%a_load = load i32* %a_addr, align 4" [ntt.c:58]   --->   Operation 49 'load' 'a_load' <Predicate = (icmp_ln57)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln59 = zext i32 %j_0 to i64" [ntt.c:59]   --->   Operation 50 'zext' 'zext_ln59' <Predicate = (icmp_ln57)> <Delay = 0.00>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%a_addr_14 = getelementptr [256 x i32]* %a, i64 0, i64 %zext_ln59" [ntt.c:59]   --->   Operation 51 'getelementptr' 'a_addr_14' <Predicate = (icmp_ln57)> <Delay = 0.00>
ST_5 : Operation 52 [2/2] (2.77ns)   --->   "%a_load_15 = load i32* %a_addr_14, align 4" [ntt.c:59]   --->   Operation 52 'load' 'a_load_15' <Predicate = (icmp_ln57)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_5 : Operation 53 [1/1] (2.18ns)   --->   "%j_1 = add i32 1, %j_0" [ntt.c:57]   --->   Operation 53 'add' 'j_1' <Predicate = (icmp_ln57)> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 54 [1/1] (2.13ns)   --->   "%add_ln55 = add i31 %zext_ln54_1, %zext_ln55_1" [ntt.c:55]   --->   Operation 54 'add' 'add_ln55' <Predicate = (!icmp_ln57)> <Delay = 2.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 55 [1/1] (1.35ns)   --->   "store i32 %k, i32* %k_2" [ntt.c:55]   --->   Operation 55 'store' <Predicate = (!icmp_ln57)> <Delay = 1.35>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "br label %.preheader" [ntt.c:55]   --->   Operation 56 'br' <Predicate = (!icmp_ln57)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 31.1>
ST_6 : Operation 57 [1/2] (2.77ns)   --->   "%a_load = load i32* %a_addr, align 4" [ntt.c:58]   --->   Operation 57 'load' 'a_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_6 : Operation 58 [1/1] (0.00ns)   --->   "%sext_ln58 = sext i32 %a_load to i54" [ntt.c:58]   --->   Operation 58 'sext' 'sext_ln58' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 59 [1/1] (6.88ns)   --->   "%mul_ln58 = mul i54 %sext_ln57, %sext_ln58" [ntt.c:58]   --->   Operation 59 'mul' 'mul_ln58' <Predicate = true> <Delay = 6.88> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 60 [1/1] (0.00ns)   --->   "%sext_ln58_1 = sext i54 %mul_ln58 to i56" [ntt.c:58]   --->   Operation 60 'sext' 'sext_ln58_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 61 [1/1] (0.00ns)   --->   "%trunc_ln18_2 = trunc i54 %mul_ln58 to i32" [reduce.c:18->ntt.c:58]   --->   Operation 61 'trunc' 'trunc_ln18_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 62 [1/1] (6.88ns)   --->   "%t = mul nsw i32 58728449, %trunc_ln18_2" [reduce.c:18->ntt.c:58]   --->   Operation 62 'mul' 't' <Predicate = true> <Delay = 6.88> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 63 [1/1] (0.00ns)   --->   "%sext_ln19 = sext i32 %t to i55" [reduce.c:19->ntt.c:58]   --->   Operation 63 'sext' 'sext_ln19' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 64 [1/1] (6.88ns)   --->   "%mul_ln19 = mul i55 -8380417, %sext_ln19" [reduce.c:19->ntt.c:58]   --->   Operation 64 'mul' 'mul_ln19' <Predicate = true> <Delay = 6.88> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 65 [1/1] (0.00ns)   --->   "%sext_ln19_5 = sext i55 %mul_ln19 to i56" [reduce.c:19->ntt.c:58]   --->   Operation 65 'sext' 'sext_ln19_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 66 [1/1] (2.77ns)   --->   "%add_ln19 = add i56 %sext_ln58_1, %sext_ln19_5" [reduce.c:19->ntt.c:58]   --->   Operation 66 'add' 'add_ln19' <Predicate = true> <Delay = 2.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 67 [1/1] (0.00ns)   --->   "%trunc_ln = call i24 @_ssdm_op_PartSelect.i24.i56.i32.i32(i56 %add_ln19, i32 32, i32 55)" [reduce.c:19->ntt.c:58]   --->   Operation 67 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 68 [1/1] (0.00ns)   --->   "%t_7 = sext i24 %trunc_ln to i32" [reduce.c:19->ntt.c:58]   --->   Operation 68 'sext' 't_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 69 [1/2] (2.77ns)   --->   "%a_load_15 = load i32* %a_addr_14, align 4" [ntt.c:59]   --->   Operation 69 'load' 'a_load_15' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_6 : Operation 70 [1/1] (2.18ns)   --->   "%sub_ln59 = sub nsw i32 %a_load_15, %t_7" [ntt.c:59]   --->   Operation 70 'sub' 'sub_ln59' <Predicate = true> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 71 [1/1] (2.77ns)   --->   "store i32 %sub_ln59, i32* %a_addr, align 4" [ntt.c:59]   --->   Operation 71 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 7 <SV = 6> <Delay = 2.77>
ST_7 : Operation 72 [2/2] (2.77ns)   --->   "%a_load_16 = load i32* %a_addr_14, align 4" [ntt.c:60]   --->   Operation 72 'load' 'a_load_16' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 8 <SV = 7> <Delay = 7.72>
ST_8 : Operation 73 [1/2] (2.77ns)   --->   "%a_load_16 = load i32* %a_addr_14, align 4" [ntt.c:60]   --->   Operation 73 'load' 'a_load_16' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_8 : Operation 74 [1/1] (2.18ns)   --->   "%add_ln60 = add nsw i32 %t_7, %a_load_16" [ntt.c:60]   --->   Operation 74 'add' 'add_ln60' <Predicate = true> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 75 [1/1] (2.77ns)   --->   "store i32 %add_ln60, i32* %a_addr_14, align 4" [ntt.c:60]   --->   Operation 75 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_8 : Operation 76 [1/1] (0.00ns)   --->   "br label %3" [ntt.c:57]   --->   Operation 76 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 1e+04ns, clock uncertainty: 1.25e+03ns.

 <State 1>: 1.35ns
The critical path consists of the following:
	'alloca' operation ('k') [4]  (0 ns)
	'store' operation ('store_ln54', ntt.c:54) of constant 0 on local variable 'k' [5]  (1.35 ns)

 <State 2>: 2.09ns
The critical path consists of the following:
	'phi' operation ('len_0', ntt.c:54) with incoming values : ('zext_ln54_2', ntt.c:54) [8]  (0 ns)
	'icmp' operation ('icmp_ln54', ntt.c:54) [11]  (2.09 ns)

 <State 3>: 4.95ns
The critical path consists of the following:
	'load' operation ('k_2_load', ntt.c:56) on local variable 'k' [23]  (0 ns)
	'add' operation ('k', ntt.c:56) [24]  (2.18 ns)
	'getelementptr' operation ('zetas_addr', ntt.c:56) [26]  (0 ns)
	'load' operation ('zeta', ntt.c:56) on array 'zetas' [27]  (2.77 ns)

 <State 4>: 5.01ns
The critical path consists of the following:
	'add' operation ('add_ln57', ntt.c:57) [28]  (2.16 ns)
	'icmp' operation ('empty_55', ntt.c:55) [30]  (2.1 ns)
	'select' operation ('start', ntt.c:55) [33]  (0.751 ns)

 <State 5>: 4.95ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('zext_ln55', ntt.c:55) ('j', ntt.c:57) [38]  (0 ns)
	'add' operation ('add_ln58', ntt.c:58) [42]  (2.18 ns)
	'getelementptr' operation ('a_addr', ntt.c:58) [44]  (0 ns)
	'load' operation ('a_load', ntt.c:58) on array 'a' [45]  (2.77 ns)

 <State 6>: 31.1ns
The critical path consists of the following:
	'load' operation ('a_load', ntt.c:58) on array 'a' [45]  (2.77 ns)
	'mul' operation ('a', ntt.c:58) [47]  (6.88 ns)
	'mul' operation ('t', reduce.c:18->ntt.c:58) [50]  (6.88 ns)
	'mul' operation ('mul_ln19', reduce.c:19->ntt.c:58) [52]  (6.88 ns)
	'add' operation ('add_ln19', reduce.c:19->ntt.c:58) [54]  (2.78 ns)
	'sub' operation ('sub_ln59', ntt.c:59) [60]  (2.18 ns)
	'store' operation ('store_ln59', ntt.c:59) of variable 'sub_ln59', ntt.c:59 on array 'a' [61]  (2.77 ns)

 <State 7>: 2.77ns
The critical path consists of the following:
	'load' operation ('a_load_16', ntt.c:60) on array 'a' [62]  (2.77 ns)

 <State 8>: 7.72ns
The critical path consists of the following:
	'load' operation ('a_load_16', ntt.c:60) on array 'a' [62]  (2.77 ns)
	'add' operation ('add_ln60', ntt.c:60) [63]  (2.18 ns)
	'store' operation ('store_ln60', ntt.c:60) of variable 'add_ln60', ntt.c:60 on array 'a' [64]  (2.77 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
