ARM GAS  /tmp/ccDPAW9U.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"gd32f4xx_adc.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.text.adc_deinit,"ax",%progbits
  20              		.align	1
  21              		.global	adc_deinit
  22              		.syntax unified
  23              		.thumb
  24              		.thumb_func
  26              	adc_deinit:
  27              	.LFB116:
  28              		.file 1 "Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c"
   1:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c **** /*!
   2:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \file    gd32f4xx_adc.c
   3:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \brief   ADC driver
   4:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c **** 
   5:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \version 2016-08-15, V1.0.0, firmware for GD32F4xx
   6:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \version 2018-12-12, V2.0.0, firmware for GD32F4xx
   7:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \version 2020-09-30, V2.1.0, firmware for GD32F4xx
   8:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \version 2022-03-09, V3.0.0, firmware for GD32F4xx
   9:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c **** */
  10:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c **** 
  11:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c **** /*
  12:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     Copyright (c) 2022, GigaDevice Semiconductor Inc.
  13:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c **** 
  14:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     Redistribution and use in source and binary forms, with or without modification,
  15:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c **** are permitted provided that the following conditions are met:
  16:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c **** 
  17:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     1. Redistributions of source code must retain the above copyright notice, this
  18:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****        list of conditions and the following disclaimer.
  19:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     2. Redistributions in binary form must reproduce the above copyright notice,
  20:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****        this list of conditions and the following disclaimer in the documentation
  21:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****        and/or other materials provided with the distribution.
  22:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     3. Neither the name of the copyright holder nor the names of its contributors
  23:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****        may be used to endorse or promote products derived from this software without
  24:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****        specific prior written permission.
  25:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c **** 
  26:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  27:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c **** AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
  28:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c **** WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
  29:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c **** IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
  30:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c **** INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT
ARM GAS  /tmp/ccDPAW9U.s 			page 2


  31:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c **** NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR
  32:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c **** PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY,
  33:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c **** WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
  34:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c **** ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY
  35:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c **** OF SUCH DAMAGE.
  36:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c **** */
  37:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c **** 
  38:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c **** #include "gd32f4xx_adc.h"
  39:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c **** 
  40:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c **** #define ROUTINE_TRIGGER_MODE                        ((uint32_t)28U)
  41:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c **** #define INSERTED_TRIGGER_MODE                       ((uint32_t)20U)
  42:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c **** /* discontinuous mode macro*/
  43:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c **** #define ADC_CHANNEL_LENGTH_SUBTRACT_ONE             ((uint8_t)1U)
  44:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c **** 
  45:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c **** /* ADC routine channel macro */
  46:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c **** #define ADC_ROUTINE_CHANNEL_RANK_SIX                ((uint8_t)6U)
  47:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c **** #define ADC_ROUTINE_CHANNEL_RANK_TWELVE             ((uint8_t)12U)
  48:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c **** #define ADC_ROUTINE_CHANNEL_RANK_SIXTEEN            ((uint8_t)16U)
  49:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c **** #define ADC_ROUTINE_CHANNEL_RANK_LENGTH             ((uint8_t)5U)
  50:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c **** 
  51:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c **** /* ADC sampling time macro */
  52:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c **** #define ADC_CHANNEL_SAMPLE_TEN                      ((uint8_t)10U)
  53:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c **** #define ADC_CHANNEL_SAMPLE_EIGHTEEN                 ((uint8_t)18U)
  54:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c **** #define ADC_CHANNEL_SAMPLE_LENGTH                   ((uint8_t)3U)
  55:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c **** 
  56:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c **** /* ADC inserted channel macro */
  57:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c **** #define ADC_INSERTED_CHANNEL_RANK_LENGTH            ((uint8_t)5U)
  58:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c **** #define ADC_INSERTED_CHANNEL_SHIFT_LENGTH           ((uint8_t)15U)
  59:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c **** 
  60:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c **** /* ADC inserted channel offset macro */
  61:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c **** #define ADC_OFFSET_LENGTH                           ((uint8_t)3U)
  62:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c **** #define ADC_OFFSET_SHIFT_LENGTH                     ((uint8_t)4U)
  63:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c **** 
  64:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c **** /*!
  65:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \brief    reset ADC
  66:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \param[in]  none
  67:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \param[out] none
  68:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \retval     none
  69:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c **** */
  70:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c **** void adc_deinit(void)
  71:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c **** {
  29              		.loc 1 71 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 0
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33 0000 08B5     		push	{r3, lr}
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 8
  36              		.cfi_offset 3, -8
  37              		.cfi_offset 14, -4
  72:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     rcu_periph_reset_enable(RCU_ADCRST);
  38              		.loc 1 72 5 view .LVU1
  39 0002 40F60810 		movw	r0, #2312
  40 0006 FFF7FEFF 		bl	rcu_periph_reset_enable
  41              	.LVL0:
  73:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     rcu_periph_reset_disable(RCU_ADCRST);
  42              		.loc 1 73 5 view .LVU2
ARM GAS  /tmp/ccDPAW9U.s 			page 3


  43 000a 40F60810 		movw	r0, #2312
  44 000e FFF7FEFF 		bl	rcu_periph_reset_disable
  45              	.LVL1:
  74:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c **** }
  46              		.loc 1 74 1 is_stmt 0 view .LVU3
  47 0012 08BD     		pop	{r3, pc}
  48              		.cfi_endproc
  49              	.LFE116:
  51              		.section	.text.adc_clock_config,"ax",%progbits
  52              		.align	1
  53              		.global	adc_clock_config
  54              		.syntax unified
  55              		.thumb
  56              		.thumb_func
  58              	adc_clock_config:
  59              	.LVL2:
  60              	.LFB117:
  75:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c **** 
  76:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c **** /*!
  77:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \brief        configure the ADC clock for all the ADCs
  78:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \param[in]    prescaler: configure ADCs prescaler ratio
  79:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****                   only one parameter can be selected which is shown as below:
  80:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****       \arg        ADC_ADCCK_PCLK2_DIV2: PCLK2 div2
  81:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****       \arg        ADC_ADCCK_PCLK2_DIV4: PCLK2 div4
  82:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****       \arg        ADC_ADCCK_PCLK2_DIV6: PCLK2 div6
  83:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****       \arg        ADC_ADCCK_PCLK2_DIV8: PCLK2 div8
  84:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****       \arg        ADC_ADCCK_HCLK_DIV5: HCLK div5
  85:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****       \arg        ADC_ADCCK_HCLK_DIV6: HCLK div6
  86:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****       \arg        ADC_ADCCK_HCLK_DIV10: HCLK div10
  87:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****       \arg        ADC_ADCCK_HCLK_DIV20: HCLK div20
  88:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \param[out]   none
  89:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \retval       none
  90:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c **** */
  91:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c **** void adc_clock_config(uint32_t prescaler)
  92:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c **** {
  61              		.loc 1 92 1 is_stmt 1 view -0
  62              		.cfi_startproc
  63              		@ args = 0, pretend = 0, frame = 0
  64              		@ frame_needed = 0, uses_anonymous_args = 0
  65              		@ link register save eliminated.
  93:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     ADC_SYNCCTL &= ~((uint32_t)ADC_SYNCCTL_ADCCK);
  66              		.loc 1 93 5 view .LVU5
  67              		.loc 1 93 17 is_stmt 0 view .LVU6
  68 0000 064B     		ldr	r3, .L4
  69 0002 D3F80413 		ldr	r1, [r3, #772]
  70 0006 21F4E021 		bic	r1, r1, #458752
  71 000a C3F80413 		str	r1, [r3, #772]
  94:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     ADC_SYNCCTL |= (uint32_t) prescaler;
  72              		.loc 1 94 5 is_stmt 1 view .LVU7
  73              		.loc 1 94 17 is_stmt 0 view .LVU8
  74 000e D3F80423 		ldr	r2, [r3, #772]
  75 0012 0243     		orrs	r2, r2, r0
  76 0014 C3F80423 		str	r2, [r3, #772]
  95:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c **** }
  77              		.loc 1 95 1 view .LVU9
  78 0018 7047     		bx	lr
  79              	.L5:
ARM GAS  /tmp/ccDPAW9U.s 			page 4


  80 001a 00BF     		.align	2
  81              	.L4:
  82 001c 00200140 		.word	1073815552
  83              		.cfi_endproc
  84              	.LFE117:
  86              		.section	.text.adc_special_function_config,"ax",%progbits
  87              		.align	1
  88              		.global	adc_special_function_config
  89              		.syntax unified
  90              		.thumb
  91              		.thumb_func
  93              	adc_special_function_config:
  94              	.LVL3:
  95              	.LFB118:
  96:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c **** 
  97:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c **** /*!
  98:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \brief        enable or disable ADC special function
  99:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \param[in]    adc_periph: ADCx,x=0,1,2
 100:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \param[in]    function: the function to config
 101:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****                   only one parameter can be selected which is shown as below:
 102:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \arg          ADC_SCAN_MODE: scan mode select
 103:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \arg          ADC_INSERTED_CHANNEL_AUTO: inserted sequence convert automatically
 104:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \arg          ADC_CONTINUOUS_MODE: continuous mode select
 105:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \param[in]    newvalue: ENABLE or DISABLE
 106:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \param[out]   none
 107:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \retval       none
 108:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c **** */
 109:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c **** void adc_special_function_config(uint32_t adc_periph, uint32_t function, ControlStatus newvalue)
 110:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c **** {
  96              		.loc 1 110 1 is_stmt 1 view -0
  97              		.cfi_startproc
  98              		@ args = 0, pretend = 0, frame = 0
  99              		@ frame_needed = 0, uses_anonymous_args = 0
 100              		@ link register save eliminated.
 111:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     if(newvalue) {
 101              		.loc 1 111 5 view .LVU11
 102              		.loc 1 111 7 is_stmt 0 view .LVU12
 103 0000 AAB1     		cbz	r2, .L7
 112:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****         if(0U != (function & ADC_SCAN_MODE)) {
 104              		.loc 1 112 9 is_stmt 1 view .LVU13
 105              		.loc 1 112 11 is_stmt 0 view .LVU14
 106 0002 11F4807F 		tst	r1, #256
 107 0006 03D0     		beq	.L8
 113:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****             /* enable scan mode */
 114:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****             ADC_CTL0(adc_periph) |= ADC_SCAN_MODE;
 108              		.loc 1 114 13 is_stmt 1 view .LVU15
 109              		.loc 1 114 34 is_stmt 0 view .LVU16
 110 0008 4368     		ldr	r3, [r0, #4]
 111 000a 43F48073 		orr	r3, r3, #256
 112 000e 4360     		str	r3, [r0, #4]
 113              	.L8:
 115:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****         }
 116:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****         if(0U != (function & ADC_INSERTED_CHANNEL_AUTO)) {
 114              		.loc 1 116 9 is_stmt 1 view .LVU17
 115              		.loc 1 116 11 is_stmt 0 view .LVU18
 116 0010 11F4806F 		tst	r1, #1024
 117 0014 03D0     		beq	.L9
ARM GAS  /tmp/ccDPAW9U.s 			page 5


 117:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****             /* enable inserted sequence convert automatically */
 118:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****             ADC_CTL0(adc_periph) |= ADC_INSERTED_CHANNEL_AUTO;
 118              		.loc 1 118 13 is_stmt 1 view .LVU19
 119              		.loc 1 118 34 is_stmt 0 view .LVU20
 120 0016 4368     		ldr	r3, [r0, #4]
 121 0018 43F48063 		orr	r3, r3, #1024
 122 001c 4360     		str	r3, [r0, #4]
 123              	.L9:
 119:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****         }
 120:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****         if(0U != (function & ADC_CONTINUOUS_MODE)) {
 124              		.loc 1 120 9 is_stmt 1 view .LVU21
 125              		.loc 1 120 11 is_stmt 0 view .LVU22
 126 001e 11F0020F 		tst	r1, #2
 127 0022 19D0     		beq	.L6
 121:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****             /* enable continuous mode */
 122:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****             ADC_CTL1(adc_periph) |= ADC_CONTINUOUS_MODE;
 128              		.loc 1 122 13 is_stmt 1 view .LVU23
 129              		.loc 1 122 34 is_stmt 0 view .LVU24
 130 0024 8368     		ldr	r3, [r0, #8]
 131 0026 43F00203 		orr	r3, r3, #2
 132 002a 8360     		str	r3, [r0, #8]
 133 002c 7047     		bx	lr
 134              	.L7:
 123:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****         }
 124:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     } else {
 125:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****         if(0U != (function & ADC_SCAN_MODE)) {
 135              		.loc 1 125 9 is_stmt 1 view .LVU25
 136              		.loc 1 125 11 is_stmt 0 view .LVU26
 137 002e 11F4807F 		tst	r1, #256
 138 0032 03D0     		beq	.L11
 126:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****             /* disable scan mode */
 127:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****             ADC_CTL0(adc_periph) &= ~ADC_SCAN_MODE;
 139              		.loc 1 127 13 is_stmt 1 view .LVU27
 140              		.loc 1 127 34 is_stmt 0 view .LVU28
 141 0034 4368     		ldr	r3, [r0, #4]
 142 0036 23F48073 		bic	r3, r3, #256
 143 003a 4360     		str	r3, [r0, #4]
 144              	.L11:
 128:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****         }
 129:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****         if(0U != (function & ADC_INSERTED_CHANNEL_AUTO)) {
 145              		.loc 1 129 9 is_stmt 1 view .LVU29
 146              		.loc 1 129 11 is_stmt 0 view .LVU30
 147 003c 11F4806F 		tst	r1, #1024
 148 0040 03D0     		beq	.L12
 130:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****             /* disable inserted sequence convert automatically */
 131:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****             ADC_CTL0(adc_periph) &= ~ADC_INSERTED_CHANNEL_AUTO;
 149              		.loc 1 131 13 is_stmt 1 view .LVU31
 150              		.loc 1 131 34 is_stmt 0 view .LVU32
 151 0042 4368     		ldr	r3, [r0, #4]
 152 0044 23F48063 		bic	r3, r3, #1024
 153 0048 4360     		str	r3, [r0, #4]
 154              	.L12:
 132:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****         }
 133:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****         if(0U != (function & ADC_CONTINUOUS_MODE)) {
 155              		.loc 1 133 9 is_stmt 1 view .LVU33
 156              		.loc 1 133 11 is_stmt 0 view .LVU34
 157 004a 11F0020F 		tst	r1, #2
ARM GAS  /tmp/ccDPAW9U.s 			page 6


 158 004e 03D0     		beq	.L6
 134:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****             /* disable continuous mode */
 135:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****             ADC_CTL1(adc_periph) &= ~ADC_CONTINUOUS_MODE;
 159              		.loc 1 135 13 is_stmt 1 view .LVU35
 160              		.loc 1 135 34 is_stmt 0 view .LVU36
 161 0050 8368     		ldr	r3, [r0, #8]
 162 0052 23F00203 		bic	r3, r3, #2
 163 0056 8360     		str	r3, [r0, #8]
 164              	.L6:
 136:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****         }
 137:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     }
 138:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c **** }
 165              		.loc 1 138 1 view .LVU37
 166 0058 7047     		bx	lr
 167              		.cfi_endproc
 168              	.LFE118:
 170              		.section	.text.adc_data_alignment_config,"ax",%progbits
 171              		.align	1
 172              		.global	adc_data_alignment_config
 173              		.syntax unified
 174              		.thumb
 175              		.thumb_func
 177              	adc_data_alignment_config:
 178              	.LVL4:
 179              	.LFB119:
 139:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c **** 
 140:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c **** /*!
 141:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \brief        configure ADC data alignment
 142:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \param[in]    adc_periph: ADCx,x=0,1,2
 143:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \param[in]    data_alignment: data alignment select
 144:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****                   only one parameter can be selected which is shown as below:
 145:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \arg          ADC_DATAALIGN_RIGHT: LSB alignment
 146:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \arg          ADC_DATAALIGN_LEFT: MSB alignment
 147:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \param[out]   none
 148:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \retval       none
 149:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c **** */
 150:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c **** void adc_data_alignment_config(uint32_t adc_periph, uint32_t data_alignment)
 151:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c **** {
 180              		.loc 1 151 1 is_stmt 1 view -0
 181              		.cfi_startproc
 182              		@ args = 0, pretend = 0, frame = 0
 183              		@ frame_needed = 0, uses_anonymous_args = 0
 184              		@ link register save eliminated.
 152:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     if(ADC_DATAALIGN_RIGHT != data_alignment) {
 185              		.loc 1 152 5 view .LVU39
 186              		.loc 1 152 7 is_stmt 0 view .LVU40
 187 0000 21B1     		cbz	r1, .L14
 153:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****         /* MSB alignment */
 154:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****         ADC_CTL1(adc_periph) |= ADC_CTL1_DAL;
 188              		.loc 1 154 9 is_stmt 1 view .LVU41
 189              		.loc 1 154 30 is_stmt 0 view .LVU42
 190 0002 8368     		ldr	r3, [r0, #8]
 191 0004 43F40063 		orr	r3, r3, #2048
 192 0008 8360     		str	r3, [r0, #8]
 193 000a 7047     		bx	lr
 194              	.L14:
 155:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     } else {
ARM GAS  /tmp/ccDPAW9U.s 			page 7


 156:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****         /* LSB alignment */
 157:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****         ADC_CTL1(adc_periph) &= ~((uint32_t)ADC_CTL1_DAL);
 195              		.loc 1 157 9 is_stmt 1 view .LVU43
 196              		.loc 1 157 30 is_stmt 0 view .LVU44
 197 000c 8368     		ldr	r3, [r0, #8]
 198 000e 23F40063 		bic	r3, r3, #2048
 199 0012 8360     		str	r3, [r0, #8]
 158:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     }
 159:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c **** }
 200              		.loc 1 159 1 view .LVU45
 201 0014 7047     		bx	lr
 202              		.cfi_endproc
 203              	.LFE119:
 205              		.section	.text.adc_enable,"ax",%progbits
 206              		.align	1
 207              		.global	adc_enable
 208              		.syntax unified
 209              		.thumb
 210              		.thumb_func
 212              	adc_enable:
 213              	.LVL5:
 214              	.LFB120:
 160:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c **** 
 161:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c **** /*!
 162:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \brief        enable ADC interface
 163:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \param[in]    adc_periph: ADCx,x=0,1,2
 164:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \param[out]   none
 165:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \retval       none
 166:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c **** */
 167:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c **** void adc_enable(uint32_t adc_periph)
 168:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c **** {
 215              		.loc 1 168 1 is_stmt 1 view -0
 216              		.cfi_startproc
 217              		@ args = 0, pretend = 0, frame = 0
 218              		@ frame_needed = 0, uses_anonymous_args = 0
 219              		@ link register save eliminated.
 169:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     if(RESET == (ADC_CTL1(adc_periph) & ADC_CTL1_ADCON)) {
 220              		.loc 1 169 5 view .LVU47
 221              		.loc 1 169 18 is_stmt 0 view .LVU48
 222 0000 8368     		ldr	r3, [r0, #8]
 223              		.loc 1 169 7 view .LVU49
 224 0002 13F0010F 		tst	r3, #1
 225 0006 03D1     		bne	.L16
 170:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****         /* enable ADC */
 171:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****         ADC_CTL1(adc_periph) |= (uint32_t)ADC_CTL1_ADCON;
 226              		.loc 1 171 9 is_stmt 1 view .LVU50
 227              		.loc 1 171 30 is_stmt 0 view .LVU51
 228 0008 8368     		ldr	r3, [r0, #8]
 229 000a 43F00103 		orr	r3, r3, #1
 230 000e 8360     		str	r3, [r0, #8]
 231              	.L16:
 172:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     }
 173:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c **** }
 232              		.loc 1 173 1 view .LVU52
 233 0010 7047     		bx	lr
 234              		.cfi_endproc
 235              	.LFE120:
ARM GAS  /tmp/ccDPAW9U.s 			page 8


 237              		.section	.text.adc_disable,"ax",%progbits
 238              		.align	1
 239              		.global	adc_disable
 240              		.syntax unified
 241              		.thumb
 242              		.thumb_func
 244              	adc_disable:
 245              	.LVL6:
 246              	.LFB121:
 174:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c **** 
 175:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c **** /*!
 176:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \brief        disable ADC interface
 177:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \param[in]    adc_periph: ADCx,x=0,1,2
 178:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \param[out]   none
 179:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \retval       none
 180:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c **** */
 181:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c **** void adc_disable(uint32_t adc_periph)
 182:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c **** {
 247              		.loc 1 182 1 is_stmt 1 view -0
 248              		.cfi_startproc
 249              		@ args = 0, pretend = 0, frame = 0
 250              		@ frame_needed = 0, uses_anonymous_args = 0
 251              		@ link register save eliminated.
 183:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     /* disable ADC */
 184:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     ADC_CTL1(adc_periph) &= ~((uint32_t)ADC_CTL1_ADCON);
 252              		.loc 1 184 5 view .LVU54
 253              		.loc 1 184 26 is_stmt 0 view .LVU55
 254 0000 8368     		ldr	r3, [r0, #8]
 255 0002 23F00103 		bic	r3, r3, #1
 256 0006 8360     		str	r3, [r0, #8]
 185:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c **** }
 257              		.loc 1 185 1 view .LVU56
 258 0008 7047     		bx	lr
 259              		.cfi_endproc
 260              	.LFE121:
 262              		.section	.text.adc_calibration_enable,"ax",%progbits
 263              		.align	1
 264              		.global	adc_calibration_enable
 265              		.syntax unified
 266              		.thumb
 267              		.thumb_func
 269              	adc_calibration_enable:
 270              	.LVL7:
 271              	.LFB122:
 186:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c **** 
 187:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c **** /*!
 188:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \brief        ADC calibration and reset calibration
 189:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \param[in]    adc_periph: ADCx,x=0,1,2
 190:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \param[out]   none
 191:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \retval       none
 192:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c **** */
 193:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c **** void adc_calibration_enable(uint32_t adc_periph)
 194:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c **** {
 272              		.loc 1 194 1 is_stmt 1 view -0
 273              		.cfi_startproc
 274              		@ args = 0, pretend = 0, frame = 0
 275              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  /tmp/ccDPAW9U.s 			page 9


 276              		@ link register save eliminated.
 195:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     /* reset the selected ADC calibration registers */
 196:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     ADC_CTL1(adc_periph) |= (uint32_t) ADC_CTL1_RSTCLB;
 277              		.loc 1 196 5 view .LVU58
 278              		.loc 1 196 26 is_stmt 0 view .LVU59
 279 0000 00F10803 		add	r3, r0, #8
 280 0004 8268     		ldr	r2, [r0, #8]
 281 0006 42F00802 		orr	r2, r2, #8
 282 000a 8260     		str	r2, [r0, #8]
 197:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     /* check the RSTCLB bit state */
 198:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     while(RESET != (ADC_CTL1(adc_periph) & ADC_CTL1_RSTCLB)) {
 283              		.loc 1 198 5 is_stmt 1 view .LVU60
 284              	.L20:
 199:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     }
 285              		.loc 1 199 5 discriminator 1 view .LVU61
 198:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     }
 286              		.loc 1 198 10 discriminator 1 view .LVU62
 198:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     }
 287              		.loc 1 198 21 is_stmt 0 discriminator 1 view .LVU63
 288 000c 1A68     		ldr	r2, [r3]
 198:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     }
 289              		.loc 1 198 10 discriminator 1 view .LVU64
 290 000e 12F0080F 		tst	r2, #8
 291 0012 FBD1     		bne	.L20
 200:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     /* enable ADC calibration process */
 201:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     ADC_CTL1(adc_periph) |= ADC_CTL1_CLB;
 292              		.loc 1 201 5 is_stmt 1 view .LVU65
 293              		.loc 1 201 26 is_stmt 0 view .LVU66
 294 0014 8268     		ldr	r2, [r0, #8]
 295 0016 42F00402 		orr	r2, r2, #4
 296 001a 8260     		str	r2, [r0, #8]
 202:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     /* check the CLB bit state */
 203:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     while(RESET != (ADC_CTL1(adc_periph) & ADC_CTL1_CLB)) {
 297              		.loc 1 203 5 is_stmt 1 view .LVU67
 298              	.L21:
 204:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     }
 299              		.loc 1 204 5 discriminator 1 view .LVU68
 203:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     }
 300              		.loc 1 203 10 discriminator 1 view .LVU69
 203:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     }
 301              		.loc 1 203 21 is_stmt 0 discriminator 1 view .LVU70
 302 001c 1A68     		ldr	r2, [r3]
 203:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     }
 303              		.loc 1 203 10 discriminator 1 view .LVU71
 304 001e 12F0040F 		tst	r2, #4
 305 0022 FBD1     		bne	.L21
 205:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c **** }
 306              		.loc 1 205 1 view .LVU72
 307 0024 7047     		bx	lr
 308              		.cfi_endproc
 309              	.LFE122:
 311              		.section	.text.adc_channel_16_to_18,"ax",%progbits
 312              		.align	1
 313              		.global	adc_channel_16_to_18
 314              		.syntax unified
 315              		.thumb
 316              		.thumb_func
ARM GAS  /tmp/ccDPAW9U.s 			page 10


 318              	adc_channel_16_to_18:
 319              	.LVL8:
 320              	.LFB123:
 206:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c **** 
 207:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c **** /*!
 208:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \brief        configure temperature sensor and internal reference voltage channel or VBAT chann
 209:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \param[in]    function: temperature sensor and internal reference voltage channel or VBAT chann
 210:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****                   only one parameter can be selected which is shown as below:
 211:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \arg          ADC_VBAT_CHANNEL_SWITCH: channel 18 (1/4 voltate of external battery) switch of A
 212:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \arg          ADC_TEMP_VREF_CHANNEL_SWITCH: channel 16 (temperature sensor) and 17 (internal re
 213:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \param[in]    newvalue: ENABLE or DISABLE
 214:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \param[out]   none
 215:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \retval       none
 216:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c **** */
 217:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c **** void adc_channel_16_to_18(uint32_t function, ControlStatus newvalue)
 218:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c **** {
 321              		.loc 1 218 1 is_stmt 1 view -0
 322              		.cfi_startproc
 323              		@ args = 0, pretend = 0, frame = 0
 324              		@ frame_needed = 0, uses_anonymous_args = 0
 325              		@ link register save eliminated.
 219:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     if(newvalue) {
 326              		.loc 1 219 5 view .LVU74
 327              		.loc 1 219 7 is_stmt 0 view .LVU75
 328 0000 A1B1     		cbz	r1, .L23
 220:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****         if(RESET != (function & ADC_VBAT_CHANNEL_SWITCH)) {
 329              		.loc 1 220 9 is_stmt 1 view .LVU76
 330              		.loc 1 220 11 is_stmt 0 view .LVU77
 331 0002 10F4800F 		tst	r0, #4194304
 332 0006 06D0     		beq	.L24
 221:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****             /* enable ADC0 Vbat channel */
 222:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****             ADC_SYNCCTL |= ADC_VBAT_CHANNEL_SWITCH;
 333              		.loc 1 222 13 is_stmt 1 view .LVU78
 334              		.loc 1 222 25 is_stmt 0 view .LVU79
 335 0008 134A     		ldr	r2, .L27
 336 000a D2F80433 		ldr	r3, [r2, #772]
 337 000e 43F48003 		orr	r3, r3, #4194304
 338 0012 C2F80433 		str	r3, [r2, #772]
 339              	.L24:
 223:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****         }
 224:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****         if(RESET != (function & ADC_TEMP_VREF_CHANNEL_SWITCH)) {
 340              		.loc 1 224 9 is_stmt 1 view .LVU80
 341              		.loc 1 224 11 is_stmt 0 view .LVU81
 342 0016 10F4000F 		tst	r0, #8388608
 343 001a 1BD0     		beq	.L22
 225:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****             /* enable ADC0 Vref and Temperature channel */
 226:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****             ADC_SYNCCTL |= ADC_TEMP_VREF_CHANNEL_SWITCH;
 344              		.loc 1 226 13 is_stmt 1 view .LVU82
 345              		.loc 1 226 25 is_stmt 0 view .LVU83
 346 001c 0E4A     		ldr	r2, .L27
 347 001e D2F80433 		ldr	r3, [r2, #772]
 348 0022 43F40003 		orr	r3, r3, #8388608
 349 0026 C2F80433 		str	r3, [r2, #772]
 350 002a 7047     		bx	lr
 351              	.L23:
 227:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****         }
 228:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     } else {
ARM GAS  /tmp/ccDPAW9U.s 			page 11


 229:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****         if(RESET != (function & ADC_VBAT_CHANNEL_SWITCH)) {
 352              		.loc 1 229 9 is_stmt 1 view .LVU84
 353              		.loc 1 229 11 is_stmt 0 view .LVU85
 354 002c 10F4800F 		tst	r0, #4194304
 355 0030 06D0     		beq	.L26
 230:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****             /* disable ADC0 Vbat channel  */
 231:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****             ADC_SYNCCTL &= ~ADC_VBAT_CHANNEL_SWITCH;
 356              		.loc 1 231 13 is_stmt 1 view .LVU86
 357              		.loc 1 231 25 is_stmt 0 view .LVU87
 358 0032 094A     		ldr	r2, .L27
 359 0034 D2F80433 		ldr	r3, [r2, #772]
 360 0038 23F48003 		bic	r3, r3, #4194304
 361 003c C2F80433 		str	r3, [r2, #772]
 362              	.L26:
 232:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****         }
 233:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****         if(RESET != (function & ADC_TEMP_VREF_CHANNEL_SWITCH)) {
 363              		.loc 1 233 9 is_stmt 1 view .LVU88
 364              		.loc 1 233 11 is_stmt 0 view .LVU89
 365 0040 10F4000F 		tst	r0, #8388608
 366 0044 06D0     		beq	.L22
 234:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****             /* disable ADC0 Vref and Temperature channel */
 235:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****             ADC_SYNCCTL &= ~ADC_TEMP_VREF_CHANNEL_SWITCH;
 367              		.loc 1 235 13 is_stmt 1 view .LVU90
 368              		.loc 1 235 25 is_stmt 0 view .LVU91
 369 0046 044A     		ldr	r2, .L27
 370 0048 D2F80433 		ldr	r3, [r2, #772]
 371 004c 23F40003 		bic	r3, r3, #8388608
 372 0050 C2F80433 		str	r3, [r2, #772]
 373              	.L22:
 236:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****         }
 237:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     }
 238:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c **** }
 374              		.loc 1 238 1 view .LVU92
 375 0054 7047     		bx	lr
 376              	.L28:
 377 0056 00BF     		.align	2
 378              	.L27:
 379 0058 00200140 		.word	1073815552
 380              		.cfi_endproc
 381              	.LFE123:
 383              		.section	.text.adc_resolution_config,"ax",%progbits
 384              		.align	1
 385              		.global	adc_resolution_config
 386              		.syntax unified
 387              		.thumb
 388              		.thumb_func
 390              	adc_resolution_config:
 391              	.LVL9:
 392              	.LFB124:
 239:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c **** 
 240:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c **** /*!
 241:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \brief        configure ADC resolution
 242:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \param[in]    adc_periph: ADCx,x=0,1,2
 243:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \param[in]    resolution: ADC resolution
 244:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****                   only one parameter can be selected which is shown as below:
 245:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \arg          ADC_RESOLUTION_12B: 12-bit ADC resolution
 246:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \arg          ADC_RESOLUTION_10B: 10-bit ADC resolution
ARM GAS  /tmp/ccDPAW9U.s 			page 12


 247:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \arg          ADC_RESOLUTION_8B: 8-bit ADC resolution
 248:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \arg          ADC_RESOLUTION_6B: 6-bit ADC resolution
 249:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \param[out]   none
 250:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \retval       none
 251:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c **** */
 252:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c **** void adc_resolution_config(uint32_t adc_periph, uint32_t resolution)
 253:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c **** {
 393              		.loc 1 253 1 is_stmt 1 view -0
 394              		.cfi_startproc
 395              		@ args = 0, pretend = 0, frame = 0
 396              		@ frame_needed = 0, uses_anonymous_args = 0
 397              		@ link register save eliminated.
 254:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     ADC_CTL0(adc_periph) &= ~((uint32_t)ADC_CTL0_DRES);
 398              		.loc 1 254 5 view .LVU94
 399              		.loc 1 254 26 is_stmt 0 view .LVU95
 400 0000 4268     		ldr	r2, [r0, #4]
 401 0002 22F04072 		bic	r2, r2, #50331648
 402 0006 4260     		str	r2, [r0, #4]
 255:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     ADC_CTL0(adc_periph) |= (uint32_t)resolution;
 403              		.loc 1 255 5 is_stmt 1 view .LVU96
 404              		.loc 1 255 26 is_stmt 0 view .LVU97
 405 0008 4368     		ldr	r3, [r0, #4]
 406 000a 0B43     		orrs	r3, r3, r1
 407 000c 4360     		str	r3, [r0, #4]
 256:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c **** }
 408              		.loc 1 256 1 view .LVU98
 409 000e 7047     		bx	lr
 410              		.cfi_endproc
 411              	.LFE124:
 413              		.section	.text.adc_oversample_mode_config,"ax",%progbits
 414              		.align	1
 415              		.global	adc_oversample_mode_config
 416              		.syntax unified
 417              		.thumb
 418              		.thumb_func
 420              	adc_oversample_mode_config:
 421              	.LVL10:
 422              	.LFB125:
 257:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c **** 
 258:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c **** /*!
 259:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \brief        configure ADC oversample mode
 260:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \param[in]    adc_periph: ADCx,x=0,1,2
 261:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \param[in]    mode: ADC oversampling mode
 262:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****                   only one parameter can be selected which is shown as below:
 263:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \arg          ADC_OVERSAMPLING_ALL_CONVERT: all oversampled conversions for a channel are done 
 264:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \arg          ADC_OVERSAMPLING_ONE_CONVERT: each oversampled conversion for a channel needs a t
 265:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \param[in]    shift: ADC oversampling shift
 266:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****                   only one parameter can be selected which is shown as below:
 267:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \arg          ADC_OVERSAMPLING_SHIFT_NONE: no oversampling shift
 268:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \arg          ADC_OVERSAMPLING_SHIFT_1B: 1-bit oversampling shift
 269:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \arg          ADC_OVERSAMPLING_SHIFT_2B: 2-bit oversampling shift
 270:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \arg          ADC_OVERSAMPLING_SHIFT_3B: 3-bit oversampling shift
 271:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \arg          ADC_OVERSAMPLING_SHIFT_4B: 3-bit oversampling shift
 272:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \arg          ADC_OVERSAMPLING_SHIFT_5B: 5-bit oversampling shift
 273:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \arg          ADC_OVERSAMPLING_SHIFT_6B: 6-bit oversampling shift
 274:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \arg          ADC_OVERSAMPLING_SHIFT_7B: 7-bit oversampling shift
 275:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \arg          ADC_OVERSAMPLING_SHIFT_8B: 8-bit oversampling shift
ARM GAS  /tmp/ccDPAW9U.s 			page 13


 276:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \param[in]    ratio: ADC oversampling ratio
 277:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****                   only one parameter can be selected which is shown as below:
 278:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \arg          ADC_OVERSAMPLING_RATIO_MUL2: oversampling ratio multiple 2
 279:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \arg          ADC_OVERSAMPLING_RATIO_MUL4: oversampling ratio multiple 4
 280:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \arg          ADC_OVERSAMPLING_RATIO_MUL8: oversampling ratio multiple 8
 281:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \arg          ADC_OVERSAMPLING_RATIO_MUL16: oversampling ratio multiple 16
 282:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \arg          ADC_OVERSAMPLING_RATIO_MUL32: oversampling ratio multiple 32
 283:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \arg          ADC_OVERSAMPLING_RATIO_MUL64: oversampling ratio multiple 64
 284:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \arg          ADC_OVERSAMPLING_RATIO_MUL128: oversampling ratio multiple 128
 285:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \arg          ADC_OVERSAMPLING_RATIO_MUL256: oversampling ratio multiple 256
 286:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \param[out]   none
 287:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \retval       none
 288:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c **** */
 289:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c **** void adc_oversample_mode_config(uint32_t adc_periph, uint32_t mode, uint16_t shift, uint8_t ratio)
 290:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c **** {
 423              		.loc 1 290 1 is_stmt 1 view -0
 424              		.cfi_startproc
 425              		@ args = 0, pretend = 0, frame = 0
 426              		@ frame_needed = 0, uses_anonymous_args = 0
 427              		@ link register save eliminated.
 291:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     if(ADC_OVERSAMPLING_ONE_CONVERT == mode) {
 428              		.loc 1 291 5 view .LVU100
 429              		.loc 1 291 7 is_stmt 0 view .LVU101
 430 0000 B1F5007F 		cmp	r1, #512
 431 0004 12D0     		beq	.L33
 292:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****         ADC_OVSAMPCTL(adc_periph) |= (uint32_t)ADC_OVSAMPCTL_TOVS;
 293:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     } else {
 294:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****         ADC_OVSAMPCTL(adc_periph) &= ~((uint32_t)ADC_OVSAMPCTL_TOVS);
 432              		.loc 1 294 9 is_stmt 1 view .LVU102
 433              		.loc 1 294 35 is_stmt 0 view .LVU103
 434 0006 D0F88010 		ldr	r1, [r0, #128]
 435              	.LVL11:
 436              		.loc 1 294 35 view .LVU104
 437 000a 21F40071 		bic	r1, r1, #512
 438 000e C0F88010 		str	r1, [r0, #128]
 439              	.L32:
 295:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     }
 296:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     /* config the shift and ratio */
 297:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     ADC_OVSAMPCTL(adc_periph) &= ~((uint32_t)(ADC_OVSAMPCTL_OVSR | ADC_OVSAMPCTL_OVSS));
 440              		.loc 1 297 5 is_stmt 1 view .LVU105
 441              		.loc 1 297 31 is_stmt 0 view .LVU106
 442 0012 D0F88010 		ldr	r1, [r0, #128]
 443 0016 21F4FE71 		bic	r1, r1, #508
 444 001a C0F88010 		str	r1, [r0, #128]
 298:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     ADC_OVSAMPCTL(adc_periph) |= ((uint32_t)shift | (uint32_t)ratio);
 445              		.loc 1 298 5 is_stmt 1 view .LVU107
 446              		.loc 1 298 31 is_stmt 0 view .LVU108
 447 001e D0F88010 		ldr	r1, [r0, #128]
 448              		.loc 1 298 51 view .LVU109
 449 0022 1A43     		orrs	r2, r2, r3
 450              	.LVL12:
 451              		.loc 1 298 31 view .LVU110
 452 0024 0A43     		orrs	r2, r2, r1
 453 0026 C0F88020 		str	r2, [r0, #128]
 299:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c **** }
 454              		.loc 1 299 1 view .LVU111
 455 002a 7047     		bx	lr
ARM GAS  /tmp/ccDPAW9U.s 			page 14


 456              	.LVL13:
 457              	.L33:
 292:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     } else {
 458              		.loc 1 292 9 is_stmt 1 view .LVU112
 292:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     } else {
 459              		.loc 1 292 35 is_stmt 0 view .LVU113
 460 002c D0F88010 		ldr	r1, [r0, #128]
 461              	.LVL14:
 292:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     } else {
 462              		.loc 1 292 35 view .LVU114
 463 0030 41F40071 		orr	r1, r1, #512
 464 0034 C0F88010 		str	r1, [r0, #128]
 465 0038 EBE7     		b	.L32
 466              		.cfi_endproc
 467              	.LFE125:
 469              		.section	.text.adc_oversample_mode_enable,"ax",%progbits
 470              		.align	1
 471              		.global	adc_oversample_mode_enable
 472              		.syntax unified
 473              		.thumb
 474              		.thumb_func
 476              	adc_oversample_mode_enable:
 477              	.LVL15:
 478              	.LFB126:
 300:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c **** 
 301:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c **** /*!
 302:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \brief        enable ADC oversample mode
 303:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \param[in]    adc_periph: ADCx,x=0,1,2
 304:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \param[out]   none
 305:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \retval       none
 306:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c **** */
 307:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c **** void adc_oversample_mode_enable(uint32_t adc_periph)
 308:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c **** {
 479              		.loc 1 308 1 is_stmt 1 view -0
 480              		.cfi_startproc
 481              		@ args = 0, pretend = 0, frame = 0
 482              		@ frame_needed = 0, uses_anonymous_args = 0
 483              		@ link register save eliminated.
 309:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     ADC_OVSAMPCTL(adc_periph) |= ADC_OVSAMPCTL_OVSEN;
 484              		.loc 1 309 5 view .LVU116
 485              		.loc 1 309 31 is_stmt 0 view .LVU117
 486 0000 D0F88030 		ldr	r3, [r0, #128]
 487 0004 43F00103 		orr	r3, r3, #1
 488 0008 C0F88030 		str	r3, [r0, #128]
 310:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c **** }
 489              		.loc 1 310 1 view .LVU118
 490 000c 7047     		bx	lr
 491              		.cfi_endproc
 492              	.LFE126:
 494              		.section	.text.adc_oversample_mode_disable,"ax",%progbits
 495              		.align	1
 496              		.global	adc_oversample_mode_disable
 497              		.syntax unified
 498              		.thumb
 499              		.thumb_func
 501              	adc_oversample_mode_disable:
 502              	.LVL16:
ARM GAS  /tmp/ccDPAW9U.s 			page 15


 503              	.LFB127:
 311:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c **** 
 312:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c **** /*!
 313:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \brief        disable ADC oversample mode
 314:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \param[in]    adc_periph: ADCx,x=0,1,2
 315:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \param[out]   none
 316:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \retval       none
 317:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c **** */
 318:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c **** void adc_oversample_mode_disable(uint32_t adc_periph)
 319:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c **** {
 504              		.loc 1 319 1 is_stmt 1 view -0
 505              		.cfi_startproc
 506              		@ args = 0, pretend = 0, frame = 0
 507              		@ frame_needed = 0, uses_anonymous_args = 0
 508              		@ link register save eliminated.
 320:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     ADC_OVSAMPCTL(adc_periph) &= ~((uint32_t)ADC_OVSAMPCTL_OVSEN);
 509              		.loc 1 320 5 view .LVU120
 510              		.loc 1 320 31 is_stmt 0 view .LVU121
 511 0000 D0F88030 		ldr	r3, [r0, #128]
 512 0004 23F00103 		bic	r3, r3, #1
 513 0008 C0F88030 		str	r3, [r0, #128]
 321:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c **** }
 514              		.loc 1 321 1 view .LVU122
 515 000c 7047     		bx	lr
 516              		.cfi_endproc
 517              	.LFE127:
 519              		.section	.text.adc_dma_mode_enable,"ax",%progbits
 520              		.align	1
 521              		.global	adc_dma_mode_enable
 522              		.syntax unified
 523              		.thumb
 524              		.thumb_func
 526              	adc_dma_mode_enable:
 527              	.LVL17:
 528              	.LFB128:
 322:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c **** 
 323:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c **** /*!
 324:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \brief        enable DMA request
 325:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \param[in]    adc_periph: ADCx,x=0,1,2
 326:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \param[out]   none
 327:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \retval       none
 328:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c **** */
 329:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c **** void adc_dma_mode_enable(uint32_t adc_periph)
 330:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c **** {
 529              		.loc 1 330 1 is_stmt 1 view -0
 530              		.cfi_startproc
 531              		@ args = 0, pretend = 0, frame = 0
 532              		@ frame_needed = 0, uses_anonymous_args = 0
 533              		@ link register save eliminated.
 331:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     /* enable DMA request */
 332:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     ADC_CTL1(adc_periph) |= (uint32_t)(ADC_CTL1_DMA);
 534              		.loc 1 332 5 view .LVU124
 535              		.loc 1 332 26 is_stmt 0 view .LVU125
 536 0000 8368     		ldr	r3, [r0, #8]
 537 0002 43F48073 		orr	r3, r3, #256
 538 0006 8360     		str	r3, [r0, #8]
 333:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c **** }
ARM GAS  /tmp/ccDPAW9U.s 			page 16


 539              		.loc 1 333 1 view .LVU126
 540 0008 7047     		bx	lr
 541              		.cfi_endproc
 542              	.LFE128:
 544              		.section	.text.adc_dma_mode_disable,"ax",%progbits
 545              		.align	1
 546              		.global	adc_dma_mode_disable
 547              		.syntax unified
 548              		.thumb
 549              		.thumb_func
 551              	adc_dma_mode_disable:
 552              	.LVL18:
 553              	.LFB129:
 334:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c **** 
 335:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c **** /*!
 336:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \brief      disable DMA request
 337:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \param[in]  adc_periph: ADCx,x=0,1,2
 338:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \param[out] none
 339:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \retval     none
 340:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c **** */
 341:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c **** void adc_dma_mode_disable(uint32_t adc_periph)
 342:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c **** {
 554              		.loc 1 342 1 is_stmt 1 view -0
 555              		.cfi_startproc
 556              		@ args = 0, pretend = 0, frame = 0
 557              		@ frame_needed = 0, uses_anonymous_args = 0
 558              		@ link register save eliminated.
 343:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     /* disable DMA request */
 344:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     ADC_CTL1(adc_periph) &= ~((uint32_t)ADC_CTL1_DMA);
 559              		.loc 1 344 5 view .LVU128
 560              		.loc 1 344 26 is_stmt 0 view .LVU129
 561 0000 8368     		ldr	r3, [r0, #8]
 562 0002 23F48073 		bic	r3, r3, #256
 563 0006 8360     		str	r3, [r0, #8]
 345:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c **** }
 564              		.loc 1 345 1 view .LVU130
 565 0008 7047     		bx	lr
 566              		.cfi_endproc
 567              	.LFE129:
 569              		.section	.text.adc_dma_request_after_last_enable,"ax",%progbits
 570              		.align	1
 571              		.global	adc_dma_request_after_last_enable
 572              		.syntax unified
 573              		.thumb
 574              		.thumb_func
 576              	adc_dma_request_after_last_enable:
 577              	.LVL19:
 578              	.LFB130:
 346:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c **** 
 347:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c **** /*!
 348:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \brief    when DMA=1, the DMA engine issues a request at end of each routine conversion
 349:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \param[in]  adc_periph: ADCx,x=0,1,2
 350:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \param[out] none
 351:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \retval     none
 352:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c **** */
 353:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c **** void adc_dma_request_after_last_enable(uint32_t adc_periph)
 354:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c **** {
ARM GAS  /tmp/ccDPAW9U.s 			page 17


 579              		.loc 1 354 1 is_stmt 1 view -0
 580              		.cfi_startproc
 581              		@ args = 0, pretend = 0, frame = 0
 582              		@ frame_needed = 0, uses_anonymous_args = 0
 583              		@ link register save eliminated.
 355:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     ADC_CTL1(adc_periph) |= (uint32_t)(ADC_CTL1_DDM);
 584              		.loc 1 355 5 view .LVU132
 585              		.loc 1 355 26 is_stmt 0 view .LVU133
 586 0000 8368     		ldr	r3, [r0, #8]
 587 0002 43F40073 		orr	r3, r3, #512
 588 0006 8360     		str	r3, [r0, #8]
 356:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c **** }
 589              		.loc 1 356 1 view .LVU134
 590 0008 7047     		bx	lr
 591              		.cfi_endproc
 592              	.LFE130:
 594              		.section	.text.adc_dma_request_after_last_disable,"ax",%progbits
 595              		.align	1
 596              		.global	adc_dma_request_after_last_disable
 597              		.syntax unified
 598              		.thumb
 599              		.thumb_func
 601              	adc_dma_request_after_last_disable:
 602              	.LVL20:
 603              	.LFB131:
 357:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c **** 
 358:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c **** /*!
 359:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \brief    the DMA engine is disabled after the end of transfer signal from DMA controller is de
 360:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \param[in]  adc_periph: ADCx,x=0,1,2
 361:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \param[out] none
 362:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \retval     none
 363:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c **** */
 364:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c **** void adc_dma_request_after_last_disable(uint32_t adc_periph)
 365:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c **** {
 604              		.loc 1 365 1 is_stmt 1 view -0
 605              		.cfi_startproc
 606              		@ args = 0, pretend = 0, frame = 0
 607              		@ frame_needed = 0, uses_anonymous_args = 0
 608              		@ link register save eliminated.
 366:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     ADC_CTL1(adc_periph) &= ~((uint32_t)ADC_CTL1_DDM);
 609              		.loc 1 366 5 view .LVU136
 610              		.loc 1 366 26 is_stmt 0 view .LVU137
 611 0000 8368     		ldr	r3, [r0, #8]
 612 0002 23F40073 		bic	r3, r3, #512
 613 0006 8360     		str	r3, [r0, #8]
 367:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c **** }
 614              		.loc 1 367 1 view .LVU138
 615 0008 7047     		bx	lr
 616              		.cfi_endproc
 617              	.LFE131:
 619              		.section	.text.adc_discontinuous_mode_config,"ax",%progbits
 620              		.align	1
 621              		.global	adc_discontinuous_mode_config
 622              		.syntax unified
 623              		.thumb
 624              		.thumb_func
 626              	adc_discontinuous_mode_config:
ARM GAS  /tmp/ccDPAW9U.s 			page 18


 627              	.LVL21:
 628              	.LFB132:
 368:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c **** 
 369:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c **** /*!
 370:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \brief        configure ADC discontinuous mode
 371:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \param[in]    adc_periph: ADCx,x=0,1,2
 372:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \param[in]    adc_sequence: select the sequence
 373:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****                   only one parameter can be selected which is shown as below:
 374:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \arg          ADC_ROUTINE_CHANNEL: routine sequence
 375:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \arg          ADC_INSERTED_CHANNEL: inserted sequence
 376:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \arg          ADC_CHANNEL_DISCON_DISABLE: disable discontinuous mode of routine & inserted chan
 377:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \param[in]    length: number of conversions in discontinuous mode,the number can be 1..8
 378:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****                   for routine sequence ,the number has no effect for inserted sequence
 379:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \param[out]   none
 380:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \retval       none
 381:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c **** */
 382:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c **** void adc_discontinuous_mode_config(uint32_t adc_periph, uint8_t adc_sequence, uint8_t length)
 383:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c **** {
 629              		.loc 1 383 1 is_stmt 1 view -0
 630              		.cfi_startproc
 631              		@ args = 0, pretend = 0, frame = 0
 632              		@ frame_needed = 0, uses_anonymous_args = 0
 633              		@ link register save eliminated.
 384:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     /* disable discontinuous mode of routine & inserted channel */
 385:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     ADC_CTL0(adc_periph) &= ~((uint32_t)(ADC_CTL0_DISRC | ADC_CTL0_DISIC));
 634              		.loc 1 385 5 view .LVU140
 635              		.loc 1 385 26 is_stmt 0 view .LVU141
 636 0000 4368     		ldr	r3, [r0, #4]
 637 0002 23F4C053 		bic	r3, r3, #6144
 638 0006 4360     		str	r3, [r0, #4]
 386:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     switch(adc_sequence) {
 639              		.loc 1 386 5 is_stmt 1 view .LVU142
 640 0008 0129     		cmp	r1, #1
 641 000a 02D0     		beq	.L41
 642 000c 0229     		cmp	r1, #2
 643 000e 13D0     		beq	.L42
 644 0010 7047     		bx	lr
 645              	.L41:
 387:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     case ADC_ROUTINE_CHANNEL:
 388:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****         /* config the number of conversions in discontinuous mode  */
 389:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****         ADC_CTL0(adc_periph) &= ~((uint32_t)ADC_CTL0_DISNUM);
 646              		.loc 1 389 9 view .LVU143
 647              		.loc 1 389 30 is_stmt 0 view .LVU144
 648 0012 4368     		ldr	r3, [r0, #4]
 649 0014 23F46043 		bic	r3, r3, #57344
 650 0018 4360     		str	r3, [r0, #4]
 390:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****         if((length <= 8U) && (length >= 1U)) {
 651              		.loc 1 390 9 is_stmt 1 view .LVU145
 652              		.loc 1 390 27 is_stmt 0 view .LVU146
 653 001a 531E     		subs	r3, r2, #1
 654 001c DBB2     		uxtb	r3, r3
 655              		.loc 1 390 11 view .LVU147
 656 001e 072B     		cmp	r3, #7
 657 0020 05D8     		bhi	.L44
 391:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****             ADC_CTL0(adc_periph) |= CTL0_DISNUM(((uint32_t)length - ADC_CHANNEL_LENGTH_SUBTRACT_ONE
 658              		.loc 1 391 13 is_stmt 1 view .LVU148
 659              		.loc 1 391 34 is_stmt 0 view .LVU149
ARM GAS  /tmp/ccDPAW9U.s 			page 19


 660 0022 4368     		ldr	r3, [r0, #4]
 661              		.loc 1 391 37 view .LVU150
 662 0024 013A     		subs	r2, r2, #1
 663              	.LVL22:
 664              		.loc 1 391 37 view .LVU151
 665 0026 5203     		lsls	r2, r2, #13
 666 0028 92B2     		uxth	r2, r2
 667              		.loc 1 391 34 view .LVU152
 668 002a 1A43     		orrs	r2, r2, r3
 669 002c 4260     		str	r2, [r0, #4]
 670              	.L44:
 392:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****         }
 393:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****         /* enable routine sequence discontinuous mode */
 394:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****         ADC_CTL0(adc_periph) |= (uint32_t)ADC_CTL0_DISRC;
 671              		.loc 1 394 9 is_stmt 1 view .LVU153
 672              		.loc 1 394 30 is_stmt 0 view .LVU154
 673 002e 4368     		ldr	r3, [r0, #4]
 674 0030 43F40063 		orr	r3, r3, #2048
 675 0034 4360     		str	r3, [r0, #4]
 395:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****         break;
 676              		.loc 1 395 9 is_stmt 1 view .LVU155
 677 0036 7047     		bx	lr
 678              	.LVL23:
 679              	.L42:
 396:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     case ADC_INSERTED_CHANNEL:
 397:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****         /* enable inserted sequence discontinuous mode */
 398:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****         ADC_CTL0(adc_periph) |= (uint32_t)ADC_CTL0_DISIC;
 680              		.loc 1 398 9 view .LVU156
 681              		.loc 1 398 30 is_stmt 0 view .LVU157
 682 0038 4368     		ldr	r3, [r0, #4]
 683 003a 43F48053 		orr	r3, r3, #4096
 684 003e 4360     		str	r3, [r0, #4]
 399:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****         break;
 685              		.loc 1 399 9 is_stmt 1 view .LVU158
 400:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     case ADC_CHANNEL_DISCON_DISABLE:
 401:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     /* disable discontinuous mode of routine & inserted channel */
 402:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     default:
 403:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****         break;
 404:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     }
 405:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c **** }
 686              		.loc 1 405 1 is_stmt 0 view .LVU159
 687 0040 7047     		bx	lr
 688              		.cfi_endproc
 689              	.LFE132:
 691              		.section	.text.adc_channel_length_config,"ax",%progbits
 692              		.align	1
 693              		.global	adc_channel_length_config
 694              		.syntax unified
 695              		.thumb
 696              		.thumb_func
 698              	adc_channel_length_config:
 699              	.LVL24:
 700              	.LFB133:
 406:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c **** 
 407:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c **** /*!
 408:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \brief        configure the length of routine sequence or inserted sequence
 409:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \param[in]    adc_periph: ADCx,x=0,1,2
ARM GAS  /tmp/ccDPAW9U.s 			page 20


 410:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \param[in]    adc_sequence: select the sequence
 411:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****                   only one parameter can be selected which is shown as below:
 412:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \arg          ADC_ROUTINE_CHANNEL: routine sequence
 413:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \arg          ADC_INSERTED_CHANNEL: inserted sequence
 414:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \param[in]    length: the length of the channel
 415:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****                   routine channel 1-16
 416:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****                   inserted channel 1-4
 417:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \param[out]   none
 418:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \retval       none
 419:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c **** */
 420:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c **** void adc_channel_length_config(uint32_t adc_periph, uint8_t adc_sequence, uint32_t length)
 421:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c **** {
 701              		.loc 1 421 1 is_stmt 1 view -0
 702              		.cfi_startproc
 703              		@ args = 0, pretend = 0, frame = 0
 704              		@ frame_needed = 0, uses_anonymous_args = 0
 705              		@ link register save eliminated.
 422:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     switch(adc_sequence) {
 706              		.loc 1 422 5 view .LVU161
 707 0000 0129     		cmp	r1, #1
 708 0002 02D0     		beq	.L46
 709 0004 0229     		cmp	r1, #2
 710 0006 0ED0     		beq	.L47
 711 0008 7047     		bx	lr
 712              	.L46:
 423:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     case ADC_ROUTINE_CHANNEL:
 424:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****         if((length >= 1U) && (length <= 16U)) {
 713              		.loc 1 424 9 view .LVU162
 714              		.loc 1 424 27 is_stmt 0 view .LVU163
 715 000a 013A     		subs	r2, r2, #1
 716              	.LVL25:
 717              		.loc 1 424 11 view .LVU164
 718 000c 0F2A     		cmp	r2, #15
 719 000e 17D8     		bhi	.L45
 425:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****             ADC_RSQ0(adc_periph) &= ~((uint32_t)ADC_RSQ0_RL);
 720              		.loc 1 425 13 is_stmt 1 view .LVU165
 721              		.loc 1 425 34 is_stmt 0 view .LVU166
 722 0010 C36A     		ldr	r3, [r0, #44]
 723 0012 23F47003 		bic	r3, r3, #15728640
 724 0016 C362     		str	r3, [r0, #44]
 426:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****             ADC_RSQ0(adc_periph) |= RSQ0_RL((uint32_t)(length - ADC_CHANNEL_LENGTH_SUBTRACT_ONE));
 725              		.loc 1 426 13 is_stmt 1 view .LVU167
 726              		.loc 1 426 34 is_stmt 0 view .LVU168
 727 0018 C36A     		ldr	r3, [r0, #44]
 728              		.loc 1 426 37 view .LVU169
 729 001a 1205     		lsls	r2, r2, #20
 730              	.LVL26:
 731              		.loc 1 426 37 view .LVU170
 732 001c 02F47002 		and	r2, r2, #15728640
 733              		.loc 1 426 34 view .LVU171
 734 0020 1A43     		orrs	r2, r2, r3
 735 0022 C262     		str	r2, [r0, #44]
 736 0024 7047     		bx	lr
 737              	.LVL27:
 738              	.L47:
 427:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****         }
 428:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****         break;
ARM GAS  /tmp/ccDPAW9U.s 			page 21


 429:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     case ADC_INSERTED_CHANNEL:
 430:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****         if((length >= 1U) && (length <= 4U)) {
 739              		.loc 1 430 9 is_stmt 1 view .LVU172
 740              		.loc 1 430 27 is_stmt 0 view .LVU173
 741 0026 013A     		subs	r2, r2, #1
 742              	.LVL28:
 743              		.loc 1 430 11 view .LVU174
 744 0028 032A     		cmp	r2, #3
 745 002a 09D8     		bhi	.L45
 431:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****             ADC_ISQ(adc_periph) &= ~((uint32_t)ADC_ISQ_IL);
 746              		.loc 1 431 13 is_stmt 1 view .LVU175
 747              		.loc 1 431 33 is_stmt 0 view .LVU176
 748 002c 836B     		ldr	r3, [r0, #56]
 749 002e 23F44013 		bic	r3, r3, #3145728
 750 0032 8363     		str	r3, [r0, #56]
 432:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****             ADC_ISQ(adc_periph) |= ISQ_IL((uint32_t)(length - ADC_CHANNEL_LENGTH_SUBTRACT_ONE));
 751              		.loc 1 432 13 is_stmt 1 view .LVU177
 752              		.loc 1 432 33 is_stmt 0 view .LVU178
 753 0034 836B     		ldr	r3, [r0, #56]
 754              		.loc 1 432 36 view .LVU179
 755 0036 1205     		lsls	r2, r2, #20
 756              	.LVL29:
 757              		.loc 1 432 36 view .LVU180
 758 0038 02F44012 		and	r2, r2, #3145728
 759              		.loc 1 432 33 view .LVU181
 760 003c 1A43     		orrs	r2, r2, r3
 761 003e 8263     		str	r2, [r0, #56]
 762              	.L45:
 433:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****         }
 434:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****         break;
 435:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     default:
 436:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****         break;
 437:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     }
 438:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c **** }
 763              		.loc 1 438 1 view .LVU182
 764 0040 7047     		bx	lr
 765              		.cfi_endproc
 766              	.LFE133:
 768              		.section	.text.adc_routine_channel_config,"ax",%progbits
 769              		.align	1
 770              		.global	adc_routine_channel_config
 771              		.syntax unified
 772              		.thumb
 773              		.thumb_func
 775              	adc_routine_channel_config:
 776              	.LVL30:
 777              	.LFB134:
 439:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c **** 
 440:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c **** /*!
 441:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \brief        configure ADC routine channel
 442:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \param[in]    adc_periph: ADCx,x=0,1,2
 443:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \param[in]    rank: the routine sequence rank,this parameter must be between 0 to 15
 444:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \param[in]    adc_channel: the selected ADC channel
 445:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****                   only one parameter can be selected which is shown as below:
 446:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \arg          ADC_CHANNEL_x(x=0..18): ADC channelx
 447:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \param[in]    sample_time: the sample time value
 448:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****                   only one parameter can be selected which is shown as below:
ARM GAS  /tmp/ccDPAW9U.s 			page 22


 449:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \arg          ADC_SAMPLETIME_3: 3 cycles
 450:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \arg          ADC_SAMPLETIME_15: 15 cycles
 451:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \arg          ADC_SAMPLETIME_28: 28 cycles
 452:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \arg          ADC_SAMPLETIME_56: 56 cycles
 453:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \arg          ADC_SAMPLETIME_84: 84 cycles
 454:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \arg          ADC_SAMPLETIME_112: 112 cycles
 455:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \arg          ADC_SAMPLETIME_144: 144 cycles
 456:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \arg          ADC_SAMPLETIME_480: 480 cycles
 457:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \param[out]   none
 458:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \retval       none
 459:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c **** */
 460:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c **** void adc_routine_channel_config(uint32_t adc_periph, uint8_t rank, uint8_t adc_channel, uint32_t sa
 461:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c **** {
 778              		.loc 1 461 1 is_stmt 1 view -0
 779              		.cfi_startproc
 780              		@ args = 0, pretend = 0, frame = 0
 781              		@ frame_needed = 0, uses_anonymous_args = 0
 782              		@ link register save eliminated.
 783              		.loc 1 461 1 is_stmt 0 view .LVU184
 784 0000 10B4     		push	{r4}
 785              	.LCFI1:
 786              		.cfi_def_cfa_offset 4
 787              		.cfi_offset 4, -4
 462:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     uint32_t rsq, sampt;
 788              		.loc 1 462 5 is_stmt 1 view .LVU185
 463:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c **** 
 464:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     /* ADC routine sequence config */
 465:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     if(rank < ADC_ROUTINE_CHANNEL_RANK_SIX) {
 789              		.loc 1 465 5 view .LVU186
 790              		.loc 1 465 7 is_stmt 0 view .LVU187
 791 0002 0529     		cmp	r1, #5
 792 0004 1FD8     		bhi	.L50
 466:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****         /* the routine sequence rank is smaller than six */
 467:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****         rsq = ADC_RSQ2(adc_periph);
 793              		.loc 1 467 9 is_stmt 1 view .LVU188
 794              		.loc 1 467 13 is_stmt 0 view .LVU189
 795 0006 446B     		ldr	r4, [r0, #52]
 796              	.LVL31:
 468:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****         rsq &=  ~((uint32_t)(ADC_RSQX_RSQN << (ADC_ROUTINE_CHANNEL_RANK_LENGTH * rank)));
 797              		.loc 1 468 9 is_stmt 1 view .LVU190
 798              		.loc 1 468 80 is_stmt 0 view .LVU191
 799 0008 01EB8101 		add	r1, r1, r1, lsl #2
 800              	.LVL32:
 801              		.loc 1 468 19 view .LVU192
 802 000c 4FF01F0C 		mov	ip, #31
 803 0010 0CFA01FC 		lsl	ip, ip, r1
 804              		.loc 1 468 13 view .LVU193
 805 0014 24EA0C0C 		bic	ip, r4, ip
 806              	.LVL33:
 469:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****         /* the channel number is written to these bits to select a channel as the nth conversion in
 470:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****         rsq |= ((uint32_t)adc_channel << (ADC_ROUTINE_CHANNEL_RANK_LENGTH * rank));
 807              		.loc 1 470 9 is_stmt 1 view .LVU194
 808              		.loc 1 470 39 is_stmt 0 view .LVU195
 809 0018 02FA01F1 		lsl	r1, r2, r1
 810              		.loc 1 470 13 view .LVU196
 811 001c 41EA0C01 		orr	r1, r1, ip
 812              	.LVL34:
ARM GAS  /tmp/ccDPAW9U.s 			page 23


 471:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****         ADC_RSQ2(adc_periph) = rsq;
 813              		.loc 1 471 9 is_stmt 1 view .LVU197
 814              		.loc 1 471 30 is_stmt 0 view .LVU198
 815 0020 4163     		str	r1, [r0, #52]
 816              	.LVL35:
 817              	.L51:
 472:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     } else if(rank < ADC_ROUTINE_CHANNEL_RANK_TWELVE) {
 473:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****         /* the routine sequence rank is smaller than twelve */
 474:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****         rsq = ADC_RSQ1(adc_periph);
 475:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****         rsq &= ~((uint32_t)(ADC_RSQX_RSQN << (ADC_ROUTINE_CHANNEL_RANK_LENGTH * (rank - ADC_ROUTINE
 476:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****         /* the channel number is written to these bits to select a channel as the nth conversion in
 477:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****         rsq |= ((uint32_t)adc_channel << (ADC_ROUTINE_CHANNEL_RANK_LENGTH * (rank - ADC_ROUTINE_CHA
 478:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****         ADC_RSQ1(adc_periph) = rsq;
 479:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     } else if(rank < ADC_ROUTINE_CHANNEL_RANK_SIXTEEN) {
 480:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****         /* the routine sequence rank is smaller than sixteen */
 481:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****         rsq = ADC_RSQ0(adc_periph);
 482:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****         rsq &= ~((uint32_t)(ADC_RSQX_RSQN << (ADC_ROUTINE_CHANNEL_RANK_LENGTH * (rank - ADC_ROUTINE
 483:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****         /* the channel number is written to these bits to select a channel as the nth conversion in
 484:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****         rsq |= ((uint32_t)adc_channel << (ADC_ROUTINE_CHANNEL_RANK_LENGTH * (rank - ADC_ROUTINE_CHA
 485:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****         ADC_RSQ0(adc_periph) = rsq;
 486:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     } else {
 487:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     }
 818              		.loc 1 487 5 is_stmt 1 view .LVU199
 488:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c **** 
 489:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     /* ADC sampling time config */
 490:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     if(adc_channel < ADC_CHANNEL_SAMPLE_TEN) {
 819              		.loc 1 490 5 view .LVU200
 820              		.loc 1 490 7 is_stmt 0 view .LVU201
 821 0022 092A     		cmp	r2, #9
 822 0024 31D8     		bhi	.L53
 491:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****         /* the routine sequence rank is smaller than ten */
 492:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****         sampt = ADC_SAMPT1(adc_periph);
 823              		.loc 1 492 9 is_stmt 1 view .LVU202
 824              		.loc 1 492 15 is_stmt 0 view .LVU203
 825 0026 0169     		ldr	r1, [r0, #16]
 826              	.LVL36:
 493:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****         sampt &= ~((uint32_t)(ADC_SAMPTX_SPTN << (ADC_CHANNEL_SAMPLE_LENGTH * adc_channel)));
 827              		.loc 1 493 9 is_stmt 1 view .LVU204
 828              		.loc 1 493 77 is_stmt 0 view .LVU205
 829 0028 02EB4202 		add	r2, r2, r2, lsl #1
 830              	.LVL37:
 831              		.loc 1 493 20 view .LVU206
 832 002c 4FF0070C 		mov	ip, #7
 833 0030 0CFA02FC 		lsl	ip, ip, r2
 834              		.loc 1 493 15 view .LVU207
 835 0034 21EA0C01 		bic	r1, r1, ip
 836              	.LVL38:
 494:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****         /* channel sample time set*/
 495:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****         sampt |= (uint32_t)(sample_time << (ADC_CHANNEL_SAMPLE_LENGTH * adc_channel));
 837              		.loc 1 495 9 is_stmt 1 view .LVU208
 838              		.loc 1 495 41 is_stmt 0 view .LVU209
 839 0038 03FA02F2 		lsl	r2, r3, r2
 840              		.loc 1 495 15 view .LVU210
 841 003c 0A43     		orrs	r2, r2, r1
 842              	.LVL39:
 496:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****         ADC_SAMPT1(adc_periph) = sampt;
 843              		.loc 1 496 9 is_stmt 1 view .LVU211
ARM GAS  /tmp/ccDPAW9U.s 			page 24


 844              		.loc 1 496 32 is_stmt 0 view .LVU212
 845 003e 0261     		str	r2, [r0, #16]
 846              	.LVL40:
 847              	.L49:
 497:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     } else if(adc_channel <= ADC_CHANNEL_SAMPLE_EIGHTEEN) {
 498:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****         /* the routine sequence rank is smaller than eighteen */
 499:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****         sampt = ADC_SAMPT0(adc_periph);
 500:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****         sampt &= ~((uint32_t)(ADC_SAMPTX_SPTN << (ADC_CHANNEL_SAMPLE_LENGTH * (adc_channel - ADC_CH
 501:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****         /* channel sample time set*/
 502:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****         sampt |= (uint32_t)(sample_time << (ADC_CHANNEL_SAMPLE_LENGTH * (adc_channel - ADC_CHANNEL_
 503:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****         ADC_SAMPT0(adc_periph) = sampt;
 504:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     } else {
 505:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     }
 506:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c **** }
 848              		.loc 1 506 1 view .LVU213
 849 0040 5DF8044B 		ldr	r4, [sp], #4
 850              	.LCFI2:
 851              		.cfi_remember_state
 852              		.cfi_restore 4
 853              		.cfi_def_cfa_offset 0
 854 0044 7047     		bx	lr
 855              	.LVL41:
 856              	.L50:
 857              	.LCFI3:
 858              		.cfi_restore_state
 472:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****         /* the routine sequence rank is smaller than twelve */
 859              		.loc 1 472 12 is_stmt 1 view .LVU214
 472:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****         /* the routine sequence rank is smaller than twelve */
 860              		.loc 1 472 14 is_stmt 0 view .LVU215
 861 0046 0B29     		cmp	r1, #11
 862 0048 0ED8     		bhi	.L52
 474:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****         rsq &= ~((uint32_t)(ADC_RSQX_RSQN << (ADC_ROUTINE_CHANNEL_RANK_LENGTH * (rank - ADC_ROUTINE
 863              		.loc 1 474 9 is_stmt 1 view .LVU216
 474:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****         rsq &= ~((uint32_t)(ADC_RSQX_RSQN << (ADC_ROUTINE_CHANNEL_RANK_LENGTH * (rank - ADC_ROUTINE
 864              		.loc 1 474 13 is_stmt 0 view .LVU217
 865 004a 046B     		ldr	r4, [r0, #48]
 866              	.LVL42:
 475:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****         /* the channel number is written to these bits to select a channel as the nth conversion in
 867              		.loc 1 475 9 is_stmt 1 view .LVU218
 475:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****         /* the channel number is written to these bits to select a channel as the nth conversion in
 868              		.loc 1 475 87 is_stmt 0 view .LVU219
 869 004c 0639     		subs	r1, r1, #6
 870              	.LVL43:
 475:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****         /* the channel number is written to these bits to select a channel as the nth conversion in
 871              		.loc 1 475 79 view .LVU220
 872 004e 01EB8101 		add	r1, r1, r1, lsl #2
 475:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****         /* the channel number is written to these bits to select a channel as the nth conversion in
 873              		.loc 1 475 18 view .LVU221
 874 0052 4FF01F0C 		mov	ip, #31
 875 0056 0CFA01FC 		lsl	ip, ip, r1
 475:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****         /* the channel number is written to these bits to select a channel as the nth conversion in
 876              		.loc 1 475 13 view .LVU222
 877 005a 24EA0C04 		bic	r4, r4, ip
 878              	.LVL44:
 477:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****         ADC_RSQ1(adc_periph) = rsq;
 879              		.loc 1 477 9 is_stmt 1 view .LVU223
 477:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****         ADC_RSQ1(adc_periph) = rsq;
ARM GAS  /tmp/ccDPAW9U.s 			page 25


 880              		.loc 1 477 39 is_stmt 0 view .LVU224
 881 005e 02FA01F1 		lsl	r1, r2, r1
 477:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****         ADC_RSQ1(adc_periph) = rsq;
 882              		.loc 1 477 13 view .LVU225
 883 0062 2143     		orrs	r1, r1, r4
 884              	.LVL45:
 478:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     } else if(rank < ADC_ROUTINE_CHANNEL_RANK_SIXTEEN) {
 885              		.loc 1 478 9 is_stmt 1 view .LVU226
 478:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     } else if(rank < ADC_ROUTINE_CHANNEL_RANK_SIXTEEN) {
 886              		.loc 1 478 30 is_stmt 0 view .LVU227
 887 0064 0163     		str	r1, [r0, #48]
 888 0066 DCE7     		b	.L51
 889              	.LVL46:
 890              	.L52:
 479:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****         /* the routine sequence rank is smaller than sixteen */
 891              		.loc 1 479 12 is_stmt 1 view .LVU228
 479:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****         /* the routine sequence rank is smaller than sixteen */
 892              		.loc 1 479 14 is_stmt 0 view .LVU229
 893 0068 0F29     		cmp	r1, #15
 894 006a DAD8     		bhi	.L51
 481:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****         rsq &= ~((uint32_t)(ADC_RSQX_RSQN << (ADC_ROUTINE_CHANNEL_RANK_LENGTH * (rank - ADC_ROUTINE
 895              		.loc 1 481 9 is_stmt 1 view .LVU230
 481:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****         rsq &= ~((uint32_t)(ADC_RSQX_RSQN << (ADC_ROUTINE_CHANNEL_RANK_LENGTH * (rank - ADC_ROUTINE
 896              		.loc 1 481 13 is_stmt 0 view .LVU231
 897 006c C46A     		ldr	r4, [r0, #44]
 898              	.LVL47:
 482:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****         /* the channel number is written to these bits to select a channel as the nth conversion in
 899              		.loc 1 482 9 is_stmt 1 view .LVU232
 482:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****         /* the channel number is written to these bits to select a channel as the nth conversion in
 900              		.loc 1 482 87 is_stmt 0 view .LVU233
 901 006e 0C39     		subs	r1, r1, #12
 902              	.LVL48:
 482:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****         /* the channel number is written to these bits to select a channel as the nth conversion in
 903              		.loc 1 482 79 view .LVU234
 904 0070 01EB8101 		add	r1, r1, r1, lsl #2
 482:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****         /* the channel number is written to these bits to select a channel as the nth conversion in
 905              		.loc 1 482 18 view .LVU235
 906 0074 4FF01F0C 		mov	ip, #31
 907 0078 0CFA01FC 		lsl	ip, ip, r1
 482:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****         /* the channel number is written to these bits to select a channel as the nth conversion in
 908              		.loc 1 482 13 view .LVU236
 909 007c 24EA0C04 		bic	r4, r4, ip
 910              	.LVL49:
 484:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****         ADC_RSQ0(adc_periph) = rsq;
 911              		.loc 1 484 9 is_stmt 1 view .LVU237
 484:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****         ADC_RSQ0(adc_periph) = rsq;
 912              		.loc 1 484 39 is_stmt 0 view .LVU238
 913 0080 02FA01F1 		lsl	r1, r2, r1
 484:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****         ADC_RSQ0(adc_periph) = rsq;
 914              		.loc 1 484 13 view .LVU239
 915 0084 2143     		orrs	r1, r1, r4
 916              	.LVL50:
 485:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     } else {
 917              		.loc 1 485 9 is_stmt 1 view .LVU240
 485:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     } else {
 918              		.loc 1 485 30 is_stmt 0 view .LVU241
 919 0086 C162     		str	r1, [r0, #44]
ARM GAS  /tmp/ccDPAW9U.s 			page 26


 920 0088 CBE7     		b	.L51
 921              	.LVL51:
 922              	.L53:
 497:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****         /* the routine sequence rank is smaller than eighteen */
 923              		.loc 1 497 12 is_stmt 1 view .LVU242
 497:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****         /* the routine sequence rank is smaller than eighteen */
 924              		.loc 1 497 14 is_stmt 0 view .LVU243
 925 008a 122A     		cmp	r2, #18
 926 008c D8D8     		bhi	.L49
 499:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****         sampt &= ~((uint32_t)(ADC_SAMPTX_SPTN << (ADC_CHANNEL_SAMPLE_LENGTH * (adc_channel - ADC_CH
 927              		.loc 1 499 9 is_stmt 1 view .LVU244
 499:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****         sampt &= ~((uint32_t)(ADC_SAMPTX_SPTN << (ADC_CHANNEL_SAMPLE_LENGTH * (adc_channel - ADC_CH
 928              		.loc 1 499 15 is_stmt 0 view .LVU245
 929 008e C168     		ldr	r1, [r0, #12]
 930              	.LVL52:
 500:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****         /* channel sample time set*/
 931              		.loc 1 500 9 is_stmt 1 view .LVU246
 500:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****         /* channel sample time set*/
 932              		.loc 1 500 92 is_stmt 0 view .LVU247
 933 0090 0A3A     		subs	r2, r2, #10
 934              	.LVL53:
 500:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****         /* channel sample time set*/
 935              		.loc 1 500 77 view .LVU248
 936 0092 02EB4202 		add	r2, r2, r2, lsl #1
 500:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****         /* channel sample time set*/
 937              		.loc 1 500 20 view .LVU249
 938 0096 0724     		movs	r4, #7
 939 0098 9440     		lsls	r4, r4, r2
 500:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****         /* channel sample time set*/
 940              		.loc 1 500 15 view .LVU250
 941 009a 21EA0401 		bic	r1, r1, r4
 942              	.LVL54:
 502:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****         ADC_SAMPT0(adc_periph) = sampt;
 943              		.loc 1 502 9 is_stmt 1 view .LVU251
 502:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****         ADC_SAMPT0(adc_periph) = sampt;
 944              		.loc 1 502 41 is_stmt 0 view .LVU252
 945 009e 9340     		lsls	r3, r3, r2
 946              	.LVL55:
 502:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****         ADC_SAMPT0(adc_periph) = sampt;
 947              		.loc 1 502 15 view .LVU253
 948 00a0 0B43     		orrs	r3, r3, r1
 949              	.LVL56:
 503:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     } else {
 950              		.loc 1 503 9 is_stmt 1 view .LVU254
 503:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     } else {
 951              		.loc 1 503 32 is_stmt 0 view .LVU255
 952 00a2 C360     		str	r3, [r0, #12]
 505:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c **** }
 953              		.loc 1 505 5 is_stmt 1 view .LVU256
 954              		.loc 1 506 1 is_stmt 0 view .LVU257
 955 00a4 CCE7     		b	.L49
 956              		.cfi_endproc
 957              	.LFE134:
 959              		.section	.text.adc_inserted_channel_config,"ax",%progbits
 960              		.align	1
 961              		.global	adc_inserted_channel_config
 962              		.syntax unified
ARM GAS  /tmp/ccDPAW9U.s 			page 27


 963              		.thumb
 964              		.thumb_func
 966              	adc_inserted_channel_config:
 967              	.LVL57:
 968              	.LFB135:
 507:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c **** 
 508:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c **** /*!
 509:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \brief    configure ADC inserted channel
 510:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \param[in]  adc_periph: ADCx,x=0,1,2
 511:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \param[in]  rank: the inserted sequence rank,this parameter must be between 0 to 3
 512:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \param[in]  adc_channel: the selected ADC channel
 513:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****                 only one parameter can be selected which is shown as below:
 514:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \arg        ADC_CHANNEL_x(x=0..18): ADC Channelx
 515:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \param[in]  sample_time: The sample time value
 516:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****                 only one parameter can be selected which is shown as below:
 517:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \arg        ADC_SAMPLETIME_3: 3 cycles
 518:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \arg        ADC_SAMPLETIME_15: 15 cycles
 519:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \arg        ADC_SAMPLETIME_28: 28 cycles
 520:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \arg        ADC_SAMPLETIME_56: 56 cycles
 521:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \arg        ADC_SAMPLETIME_84: 84 cycles
 522:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \arg        ADC_SAMPLETIME_112: 112 cycles
 523:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \arg        ADC_SAMPLETIME_144: 144 cycles
 524:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \arg        ADC_SAMPLETIME_480: 480 cycles
 525:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \param[out] none
 526:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \retval     none
 527:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c **** */
 528:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c **** void adc_inserted_channel_config(uint32_t adc_periph, uint8_t rank, uint8_t adc_channel, uint32_t s
 529:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c **** {
 969              		.loc 1 529 1 is_stmt 1 view -0
 970              		.cfi_startproc
 971              		@ args = 0, pretend = 0, frame = 0
 972              		@ frame_needed = 0, uses_anonymous_args = 0
 973              		@ link register save eliminated.
 974              		.loc 1 529 1 is_stmt 0 view .LVU259
 975 0000 30B4     		push	{r4, r5}
 976              	.LCFI4:
 977              		.cfi_def_cfa_offset 8
 978              		.cfi_offset 4, -8
 979              		.cfi_offset 5, -4
 530:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     uint8_t inserted_length;
 980              		.loc 1 530 5 is_stmt 1 view .LVU260
 531:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     uint32_t isq, sampt;
 981              		.loc 1 531 5 view .LVU261
 532:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c **** 
 533:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     /* get inserted sequence length */
 534:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     inserted_length = (uint8_t)GET_BITS(ADC_ISQ(adc_periph), 20U, 21U);
 982              		.loc 1 534 5 view .LVU262
 983              		.loc 1 534 32 is_stmt 0 view .LVU263
 984 0002 846B     		ldr	r4, [r0, #56]
 985              		.loc 1 534 21 view .LVU264
 986 0004 C4F30154 		ubfx	r4, r4, #20, #2
 987              	.LVL58:
 535:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     /* the channel number is written to these bits to select a channel as the nth conversion in the
 536:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     if(rank < 4U) {
 988              		.loc 1 536 5 is_stmt 1 view .LVU265
 989              		.loc 1 536 7 is_stmt 0 view .LVU266
 990 0008 0329     		cmp	r1, #3
ARM GAS  /tmp/ccDPAW9U.s 			page 28


 991 000a 0ED8     		bhi	.L57
 537:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****         isq = ADC_ISQ(adc_periph);
 992              		.loc 1 537 9 is_stmt 1 view .LVU267
 993              		.loc 1 537 13 is_stmt 0 view .LVU268
 994 000c 856B     		ldr	r5, [r0, #56]
 995              	.LVL59:
 538:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****         isq &= ~((uint32_t)(ADC_ISQ_ISQN << (ADC_INSERTED_CHANNEL_SHIFT_LENGTH - (inserted_length -
 996              		.loc 1 538 9 is_stmt 1 view .LVU269
 997              		.loc 1 538 99 is_stmt 0 view .LVU270
 998 000e 611A     		subs	r1, r4, r1
 999              	.LVL60:
 1000              		.loc 1 538 107 view .LVU271
 1001 0010 C1EB8174 		rsb	r4, r1, r1, lsl #30
 1002              	.LVL61:
 1003              		.loc 1 538 107 view .LVU272
 1004 0014 C1EB8401 		rsb	r1, r1, r4, lsl #2
 1005              		.loc 1 538 80 view .LVU273
 1006 0018 0F31     		adds	r1, r1, #15
 1007              		.loc 1 538 18 view .LVU274
 1008 001a 1F24     		movs	r4, #31
 1009 001c 8C40     		lsls	r4, r4, r1
 1010              		.loc 1 538 13 view .LVU275
 1011 001e 25EA0404 		bic	r4, r5, r4
 1012              	.LVL62:
 539:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****         isq |= ((uint32_t)adc_channel << (ADC_INSERTED_CHANNEL_SHIFT_LENGTH - (inserted_length - ra
 1013              		.loc 1 539 9 is_stmt 1 view .LVU276
 1014              		.loc 1 539 39 is_stmt 0 view .LVU277
 1015 0022 02FA01F1 		lsl	r1, r2, r1
 1016              		.loc 1 539 13 view .LVU278
 1017 0026 2143     		orrs	r1, r1, r4
 1018              	.LVL63:
 540:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****         ADC_ISQ(adc_periph) = isq;
 1019              		.loc 1 540 9 is_stmt 1 view .LVU279
 1020              		.loc 1 540 29 is_stmt 0 view .LVU280
 1021 0028 8163     		str	r1, [r0, #56]
 1022              	.LVL64:
 1023              	.L57:
 541:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     }
 542:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c **** 
 543:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     /* ADC sampling time config */
 544:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     if(adc_channel < ADC_CHANNEL_SAMPLE_TEN) {
 1024              		.loc 1 544 5 is_stmt 1 view .LVU281
 1025              		.loc 1 544 7 is_stmt 0 view .LVU282
 1026 002a 092A     		cmp	r2, #9
 1027 002c 0CD8     		bhi	.L58
 545:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****         /* the inserted sequence rank is smaller than ten */
 546:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****         sampt = ADC_SAMPT1(adc_periph);
 1028              		.loc 1 546 9 is_stmt 1 view .LVU283
 1029              		.loc 1 546 15 is_stmt 0 view .LVU284
 1030 002e 0169     		ldr	r1, [r0, #16]
 1031              	.LVL65:
 547:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****         sampt &= ~((uint32_t)(ADC_SAMPTX_SPTN << (ADC_CHANNEL_SAMPLE_LENGTH * adc_channel)));
 1032              		.loc 1 547 9 is_stmt 1 view .LVU285
 1033              		.loc 1 547 77 is_stmt 0 view .LVU286
 1034 0030 02EB4202 		add	r2, r2, r2, lsl #1
 1035              	.LVL66:
 1036              		.loc 1 547 20 view .LVU287
ARM GAS  /tmp/ccDPAW9U.s 			page 29


 1037 0034 0724     		movs	r4, #7
 1038 0036 9440     		lsls	r4, r4, r2
 1039              		.loc 1 547 15 view .LVU288
 1040 0038 21EA0401 		bic	r1, r1, r4
 1041              	.LVL67:
 548:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****         /* channel sample time set*/
 549:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****         sampt |= (uint32_t) sample_time << (ADC_CHANNEL_SAMPLE_LENGTH * adc_channel);
 1042              		.loc 1 549 9 is_stmt 1 view .LVU289
 1043              		.loc 1 549 41 is_stmt 0 view .LVU290
 1044 003c 03FA02F2 		lsl	r2, r3, r2
 1045              		.loc 1 549 15 view .LVU291
 1046 0040 0A43     		orrs	r2, r2, r1
 1047              	.LVL68:
 550:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****         ADC_SAMPT1(adc_periph) = sampt;
 1048              		.loc 1 550 9 is_stmt 1 view .LVU292
 1049              		.loc 1 550 32 is_stmt 0 view .LVU293
 1050 0042 0261     		str	r2, [r0, #16]
 1051              	.LVL69:
 1052              	.L56:
 551:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     } else if(adc_channel <= ADC_CHANNEL_SAMPLE_EIGHTEEN) {
 552:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****         /* the inserted sequence rank is smaller than eighteen */
 553:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****         sampt = ADC_SAMPT0(adc_periph);
 554:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****         sampt &= ~((uint32_t)(ADC_SAMPTX_SPTN << (ADC_CHANNEL_SAMPLE_LENGTH * (adc_channel - ADC_CH
 555:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****         /* channel sample time set*/
 556:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****         sampt |= ((uint32_t)sample_time << (ADC_CHANNEL_SAMPLE_LENGTH * (adc_channel - ADC_CHANNEL_
 557:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****         ADC_SAMPT0(adc_periph) = sampt;
 558:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     } else {
 559:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     }
 560:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c **** }
 1053              		.loc 1 560 1 view .LVU294
 1054 0044 30BC     		pop	{r4, r5}
 1055              	.LCFI5:
 1056              		.cfi_remember_state
 1057              		.cfi_restore 5
 1058              		.cfi_restore 4
 1059              		.cfi_def_cfa_offset 0
 1060 0046 7047     		bx	lr
 1061              	.LVL70:
 1062              	.L58:
 1063              	.LCFI6:
 1064              		.cfi_restore_state
 551:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     } else if(adc_channel <= ADC_CHANNEL_SAMPLE_EIGHTEEN) {
 1065              		.loc 1 551 12 is_stmt 1 view .LVU295
 551:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     } else if(adc_channel <= ADC_CHANNEL_SAMPLE_EIGHTEEN) {
 1066              		.loc 1 551 14 is_stmt 0 view .LVU296
 1067 0048 122A     		cmp	r2, #18
 1068 004a FBD8     		bhi	.L56
 553:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****         sampt &= ~((uint32_t)(ADC_SAMPTX_SPTN << (ADC_CHANNEL_SAMPLE_LENGTH * (adc_channel - ADC_CH
 1069              		.loc 1 553 9 is_stmt 1 view .LVU297
 553:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****         sampt &= ~((uint32_t)(ADC_SAMPTX_SPTN << (ADC_CHANNEL_SAMPLE_LENGTH * (adc_channel - ADC_CH
 1070              		.loc 1 553 15 is_stmt 0 view .LVU298
 1071 004c C168     		ldr	r1, [r0, #12]
 1072              	.LVL71:
 554:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****         /* channel sample time set*/
 1073              		.loc 1 554 9 is_stmt 1 view .LVU299
 554:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****         /* channel sample time set*/
 1074              		.loc 1 554 92 is_stmt 0 view .LVU300
ARM GAS  /tmp/ccDPAW9U.s 			page 30


 1075 004e 0A3A     		subs	r2, r2, #10
 1076              	.LVL72:
 554:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****         /* channel sample time set*/
 1077              		.loc 1 554 77 view .LVU301
 1078 0050 02EB4202 		add	r2, r2, r2, lsl #1
 554:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****         /* channel sample time set*/
 1079              		.loc 1 554 20 view .LVU302
 1080 0054 0724     		movs	r4, #7
 1081 0056 9440     		lsls	r4, r4, r2
 554:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****         /* channel sample time set*/
 1082              		.loc 1 554 15 view .LVU303
 1083 0058 21EA0401 		bic	r1, r1, r4
 1084              	.LVL73:
 556:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****         ADC_SAMPT0(adc_periph) = sampt;
 1085              		.loc 1 556 9 is_stmt 1 view .LVU304
 556:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****         ADC_SAMPT0(adc_periph) = sampt;
 1086              		.loc 1 556 41 is_stmt 0 view .LVU305
 1087 005c 03FA02F2 		lsl	r2, r3, r2
 556:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****         ADC_SAMPT0(adc_periph) = sampt;
 1088              		.loc 1 556 15 view .LVU306
 1089 0060 0A43     		orrs	r2, r2, r1
 1090              	.LVL74:
 557:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     } else {
 1091              		.loc 1 557 9 is_stmt 1 view .LVU307
 557:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     } else {
 1092              		.loc 1 557 32 is_stmt 0 view .LVU308
 1093 0062 C260     		str	r2, [r0, #12]
 559:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c **** }
 1094              		.loc 1 559 5 is_stmt 1 view .LVU309
 1095              		.loc 1 560 1 is_stmt 0 view .LVU310
 1096 0064 EEE7     		b	.L56
 1097              		.cfi_endproc
 1098              	.LFE135:
 1100              		.section	.text.adc_inserted_channel_offset_config,"ax",%progbits
 1101              		.align	1
 1102              		.global	adc_inserted_channel_offset_config
 1103              		.syntax unified
 1104              		.thumb
 1105              		.thumb_func
 1107              	adc_inserted_channel_offset_config:
 1108              	.LVL75:
 1109              	.LFB136:
 561:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c **** 
 562:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c **** /*!
 563:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \brief      configure ADC inserted channel offset
 564:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \param[in]  adc_periph: ADCx,x=0,1,2
 565:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \param[in]  inserted_channel : insert channel select
 566:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****                 only one parameter can be selected which is shown as below:
 567:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \arg        ADC_INSERTED_CHANNEL_0: inserted channel0
 568:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \arg        ADC_INSERTED_CHANNEL_1: inserted channel1
 569:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \arg        ADC_INSERTED_CHANNEL_2: inserted channel2
 570:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \arg        ADC_INSERTED_CHANNEL_3: inserted channel3
 571:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \param[in]  offset : the offset data
 572:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \param[out] none
 573:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \retval     none
 574:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c **** */
 575:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c **** void adc_inserted_channel_offset_config(uint32_t adc_periph, uint8_t inserted_channel, uint16_t off
ARM GAS  /tmp/ccDPAW9U.s 			page 31


 576:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c **** {
 1110              		.loc 1 576 1 is_stmt 1 view -0
 1111              		.cfi_startproc
 1112              		@ args = 0, pretend = 0, frame = 0
 1113              		@ frame_needed = 0, uses_anonymous_args = 0
 1114              		@ link register save eliminated.
 577:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     uint8_t inserted_length;
 1115              		.loc 1 577 5 view .LVU312
 578:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     uint32_t num = 0U;
 1116              		.loc 1 578 5 view .LVU313
 579:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c **** 
 580:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     inserted_length = (uint8_t)GET_BITS(ADC_ISQ(adc_periph), 20U, 21U);
 1117              		.loc 1 580 5 view .LVU314
 1118              		.loc 1 580 32 is_stmt 0 view .LVU315
 1119 0000 836B     		ldr	r3, [r0, #56]
 1120              		.loc 1 580 21 view .LVU316
 1121 0002 C3F30153 		ubfx	r3, r3, #20, #2
 1122              	.LVL76:
 581:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     num = ((uint32_t)ADC_OFFSET_LENGTH - ((uint32_t)inserted_length - (uint32_t)inserted_channel));
 1123              		.loc 1 581 5 is_stmt 1 view .LVU317
 1124              		.loc 1 581 40 is_stmt 0 view .LVU318
 1125 0006 C91A     		subs	r1, r1, r3
 1126              	.LVL77:
 1127              		.loc 1 581 9 view .LVU319
 1128 0008 0331     		adds	r1, r1, #3
 1129              	.LVL78:
 582:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c **** 
 583:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     if(num <= ADC_OFFSET_LENGTH) {
 1130              		.loc 1 583 5 is_stmt 1 view .LVU320
 1131              		.loc 1 583 7 is_stmt 0 view .LVU321
 1132 000a 0329     		cmp	r1, #3
 1133 000c 04D8     		bhi	.L61
 584:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****         /* calculate the offset of the register */
 585:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****         num = num * ADC_OFFSET_SHIFT_LENGTH;
 1134              		.loc 1 585 9 is_stmt 1 view .LVU322
 1135              	.LVL79:
 586:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****         /* config the offset of the selected channels */
 587:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****         REG32((adc_periph) + 0x14U + num) = IOFFX_IOFF((uint32_t)offset);
 1136              		.loc 1 587 9 view .LVU323
 1137 000e 00EB8100 		add	r0, r0, r1, lsl #2
 1138              	.LVL80:
 1139              		.loc 1 587 45 is_stmt 0 view .LVU324
 1140 0012 C2F30B02 		ubfx	r2, r2, #0, #12
 1141              	.LVL81:
 1142              		.loc 1 587 43 view .LVU325
 1143 0016 4261     		str	r2, [r0, #20]
 1144              	.LVL82:
 1145              	.L61:
 588:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     }
 589:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c **** }
 1146              		.loc 1 589 1 view .LVU326
 1147 0018 7047     		bx	lr
 1148              		.cfi_endproc
 1149              	.LFE136:
 1151              		.section	.text.adc_external_trigger_source_config,"ax",%progbits
 1152              		.align	1
 1153              		.global	adc_external_trigger_source_config
ARM GAS  /tmp/ccDPAW9U.s 			page 32


 1154              		.syntax unified
 1155              		.thumb
 1156              		.thumb_func
 1158              	adc_external_trigger_source_config:
 1159              	.LVL83:
 1160              	.LFB137:
 590:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c **** 
 591:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c **** /*!
 592:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \brief      configure ADC external trigger source
 593:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \param[in]  adc_periph: ADCx,x=0,1,2
 594:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \param[in]  adc_sequence: select the sequence
 595:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****                 only one parameter can be selected which is shown as below:
 596:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \arg        ADC_ROUTINE_CHANNEL: routine sequence
 597:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \arg        ADC_INSERTED_CHANNEL: inserted sequence
 598:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \param[in]  external_trigger_source: routine or inserted sequence trigger source
 599:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****                 for routine sequence:
 600:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****                 only one parameter can be selected which is shown as below:
 601:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \arg        ADC_EXTTRIG_ROUTINE_T0_CH0: external trigger timer 0 CC0 event select for routine s
 602:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \arg        ADC_EXTTRIG_ROUTINE_T0_CH1: external trigger timer 0 CC1 event select for routine s
 603:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \arg        ADC_EXTTRIG_ROUTINE_T0_CH2: external trigger timer 0 CC2 event select for routine s
 604:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \arg        ADC_EXTTRIG_ROUTINE_T1_CH1: external trigger timer 1 CC1 event select for routine s
 605:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \arg        ADC_EXTTRIG_ROUTINE_T1_CH2: external trigger timer 1 CC2 event select for routine s
 606:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \arg        ADC_EXTTRIG_ROUTINE_T1_CH3: external trigger timer 1 CC3 event select for routine s
 607:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \arg        ADC_EXTTRIG_ROUTINE_T1_TRGO: external trigger timer 1 TRGO event select for routine
 608:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \arg        ADC_EXTTRIG_ROUTINE_T2_CH0 : external trigger timer 2 CC0 event select for routine 
 609:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \arg        ADC_EXTTRIG_ROUTINE_T2_TRGO : external trigger timer 2 TRGO event select for routin
 610:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \arg        ADC_EXTTRIG_ROUTINE_T3_CH3: external trigger timer 3 CC3 event select for routine s
 611:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \arg        ADC_EXTTRIG_ROUTINE_T4_CH0: external trigger timer 4 CC0 event select for routine s
 612:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \arg        ADC_EXTTRIG_ROUTINE_T4_CH1: external trigger timer 4 CC1 event select for routine s
 613:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \arg        ADC_EXTTRIG_ROUTINE_T4_CH2: external trigger timer 4 CC2 event select for routine s
 614:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \arg        ADC_EXTTRIG_ROUTINE_T7_CH0: external trigger timer 7 CC0 event select for routine s
 615:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \arg        ADC_EXTTRIG_ROUTINE_T7_TRGO: external trigger timer 7 TRGO event select for routine
 616:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \arg        ADC_EXTTRIG_ROUTINE_EXTI_11: external trigger extiline 11 select for routine sequen
 617:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****                 for inserted sequence:
 618:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****                 only one parameter can be selected which is shown as below:
 619:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \arg        ADC_EXTTRIG_INSERTED_T0_CH3: timer0 capture compare 3
 620:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \arg        ADC_EXTTRIG_INSERTED_T0_TRGO: timer0 TRGO event
 621:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \arg        ADC_EXTTRIG_INSERTED_T1_CH0: timer1 capture compare 0
 622:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \arg        ADC_EXTTRIG_INSERTED_T1_TRGO: timer1 TRGO event
 623:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \arg        ADC_EXTTRIG_INSERTED_T2_CH1: timer2 capture compare 1
 624:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \arg        ADC_EXTTRIG_INSERTED_T2_CH3: timer2 capture compare 3
 625:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \arg        ADC_EXTTRIG_INSERTED_T3_CH0: timer3 capture compare 0
 626:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \arg        ADC_EXTTRIG_INSERTED_T3_CH1: timer3 capture compare 1
 627:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \arg        ADC_EXTTRIG_INSERTED_T3_CH2: timer3 capture compare 2
 628:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \arg        ADC_EXTTRIG_INSERTED_T3_TRGO: timer3 capture compare TRGO
 629:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \arg        ADC_EXTTRIG_INSERTED_T4_CH3: timer4 capture compare 3
 630:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \arg        ADC_EXTTRIG_INSERTED_T4_TRGO: timer4 capture compare TRGO
 631:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \arg        ADC_EXTTRIG_INSERTED_T7_CH1: timer7 capture compare 1
 632:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \arg        ADC_EXTTRIG_INSERTED_T7_CH2: timer7 capture compare 2
 633:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \arg        ADC_EXTTRIG_INSERTED_T7_CH3: timer7 capture compare 3
 634:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \arg        ADC_EXTTRIG_INSERTED_EXTI_15: external interrupt line 15
 635:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \param[out] none
 636:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \retval     none
 637:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c **** */
 638:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c **** void adc_external_trigger_source_config(uint32_t adc_periph, uint8_t adc_sequence, uint32_t externa
 639:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c **** {
 1161              		.loc 1 639 1 is_stmt 1 view -0
ARM GAS  /tmp/ccDPAW9U.s 			page 33


 1162              		.cfi_startproc
 1163              		@ args = 0, pretend = 0, frame = 0
 1164              		@ frame_needed = 0, uses_anonymous_args = 0
 1165              		@ link register save eliminated.
 640:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     switch(adc_sequence) {
 1166              		.loc 1 640 5 view .LVU328
 1167 0000 0129     		cmp	r1, #1
 1168 0002 02D0     		beq	.L64
 1169 0004 0229     		cmp	r1, #2
 1170 0006 08D0     		beq	.L65
 1171 0008 7047     		bx	lr
 1172              	.L64:
 641:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     case ADC_ROUTINE_CHANNEL:
 642:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****         /* configure ADC routine sequence external trigger source */
 643:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****         ADC_CTL1(adc_periph) &= ~((uint32_t)ADC_CTL1_ETSRC);
 1173              		.loc 1 643 9 view .LVU329
 1174              		.loc 1 643 30 is_stmt 0 view .LVU330
 1175 000a 8368     		ldr	r3, [r0, #8]
 1176 000c 23F07063 		bic	r3, r3, #251658240
 1177 0010 8360     		str	r3, [r0, #8]
 644:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****         ADC_CTL1(adc_periph) |= (uint32_t)external_trigger_source;
 1178              		.loc 1 644 9 is_stmt 1 view .LVU331
 1179              		.loc 1 644 30 is_stmt 0 view .LVU332
 1180 0012 8368     		ldr	r3, [r0, #8]
 1181 0014 1A43     		orrs	r2, r2, r3
 1182              	.LVL84:
 1183              		.loc 1 644 30 view .LVU333
 1184 0016 8260     		str	r2, [r0, #8]
 645:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****         break;
 1185              		.loc 1 645 9 is_stmt 1 view .LVU334
 1186 0018 7047     		bx	lr
 1187              	.LVL85:
 1188              	.L65:
 646:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     case ADC_INSERTED_CHANNEL:
 647:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****         /* configure ADC inserted sequence external trigger source */
 648:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****         ADC_CTL1(adc_periph) &= ~((uint32_t)ADC_CTL1_ETSIC);
 1189              		.loc 1 648 9 view .LVU335
 1190              		.loc 1 648 30 is_stmt 0 view .LVU336
 1191 001a 8368     		ldr	r3, [r0, #8]
 1192 001c 23F47023 		bic	r3, r3, #983040
 1193 0020 8360     		str	r3, [r0, #8]
 649:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****         ADC_CTL1(adc_periph) |= (uint32_t)external_trigger_source;
 1194              		.loc 1 649 9 is_stmt 1 view .LVU337
 1195              		.loc 1 649 30 is_stmt 0 view .LVU338
 1196 0022 8368     		ldr	r3, [r0, #8]
 1197 0024 1A43     		orrs	r2, r2, r3
 1198              	.LVL86:
 1199              		.loc 1 649 30 view .LVU339
 1200 0026 8260     		str	r2, [r0, #8]
 650:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****         break;
 1201              		.loc 1 650 9 is_stmt 1 view .LVU340
 651:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     default:
 652:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****         break;
 653:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     }
 654:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c **** }
 1202              		.loc 1 654 1 is_stmt 0 view .LVU341
 1203 0028 7047     		bx	lr
ARM GAS  /tmp/ccDPAW9U.s 			page 34


 1204              		.cfi_endproc
 1205              	.LFE137:
 1207              		.section	.text.adc_external_trigger_config,"ax",%progbits
 1208              		.align	1
 1209              		.global	adc_external_trigger_config
 1210              		.syntax unified
 1211              		.thumb
 1212              		.thumb_func
 1214              	adc_external_trigger_config:
 1215              	.LVL87:
 1216              	.LFB138:
 655:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c **** 
 656:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c **** /*!
 657:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \brief      enable ADC external trigger
 658:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \param[in]  adc_periph: ADCx,x=0,1,2
 659:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \param[in]  adc_sequence: select the sequence
 660:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****                 only one parameter can be selected which is shown as below:
 661:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \arg        ADC_ROUTINE_CHANNEL: routine sequence
 662:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \arg        ADC_INSERTED_CHANNEL: inserted sequence
 663:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \param[in]  trigger_mode: external trigger mode
 664:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****                 only one parameter can be selected which is shown as below:
 665:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \arg        EXTERNAL_TRIGGER_DISABLE: external trigger disable
 666:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \arg        EXTERNAL_TRIGGER_RISING: rising edge of external trigger
 667:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \arg        EXTERNAL_TRIGGER_FALLING: falling edge of external trigger
 668:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \arg        EXTERNAL_TRIGGER_RISING_FALLING: rising and falling edge of external trigger
 669:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \param[out] none
 670:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \retval     none
 671:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c **** */
 672:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c **** void adc_external_trigger_config(uint32_t adc_periph, uint8_t adc_sequence, uint32_t trigger_mode)
 673:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c **** {
 1217              		.loc 1 673 1 is_stmt 1 view -0
 1218              		.cfi_startproc
 1219              		@ args = 0, pretend = 0, frame = 0
 1220              		@ frame_needed = 0, uses_anonymous_args = 0
 1221              		@ link register save eliminated.
 674:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     switch(adc_sequence) {
 1222              		.loc 1 674 5 view .LVU343
 1223 0000 0129     		cmp	r1, #1
 1224 0002 02D0     		beq	.L68
 1225 0004 0229     		cmp	r1, #2
 1226 0006 09D0     		beq	.L69
 1227 0008 7047     		bx	lr
 1228              	.L68:
 675:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     case ADC_ROUTINE_CHANNEL:
 676:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****         /* configure ADC routine sequence external trigger mode */
 677:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****         ADC_CTL1(adc_periph) &= ~((uint32_t)ADC_CTL1_ETMRC);
 1229              		.loc 1 677 9 view .LVU344
 1230              		.loc 1 677 30 is_stmt 0 view .LVU345
 1231 000a 8368     		ldr	r3, [r0, #8]
 1232 000c 23F04053 		bic	r3, r3, #805306368
 1233 0010 8360     		str	r3, [r0, #8]
 678:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****         ADC_CTL1(adc_periph) |= (uint32_t)(trigger_mode << ROUTINE_TRIGGER_MODE);
 1234              		.loc 1 678 9 is_stmt 1 view .LVU346
 1235              		.loc 1 678 30 is_stmt 0 view .LVU347
 1236 0012 8368     		ldr	r3, [r0, #8]
 1237 0014 43EA0272 		orr	r2, r3, r2, lsl #28
 1238              	.LVL88:
ARM GAS  /tmp/ccDPAW9U.s 			page 35


 1239              		.loc 1 678 30 view .LVU348
 1240 0018 8260     		str	r2, [r0, #8]
 679:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****         break;
 1241              		.loc 1 679 9 is_stmt 1 view .LVU349
 1242 001a 7047     		bx	lr
 1243              	.LVL89:
 1244              	.L69:
 680:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     case ADC_INSERTED_CHANNEL:
 681:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****         /* configure ADC inserted sequence external trigger mode */
 682:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****         ADC_CTL1(adc_periph) &=  ~((uint32_t)ADC_CTL1_ETMIC);
 1245              		.loc 1 682 9 view .LVU350
 1246              		.loc 1 682 30 is_stmt 0 view .LVU351
 1247 001c 8368     		ldr	r3, [r0, #8]
 1248 001e 23F44013 		bic	r3, r3, #3145728
 1249 0022 8360     		str	r3, [r0, #8]
 683:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****         ADC_CTL1(adc_periph) |= (uint32_t)(trigger_mode << INSERTED_TRIGGER_MODE);
 1250              		.loc 1 683 9 is_stmt 1 view .LVU352
 1251              		.loc 1 683 30 is_stmt 0 view .LVU353
 1252 0024 8368     		ldr	r3, [r0, #8]
 1253 0026 43EA0252 		orr	r2, r3, r2, lsl #20
 1254              	.LVL90:
 1255              		.loc 1 683 30 view .LVU354
 1256 002a 8260     		str	r2, [r0, #8]
 684:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****         break;
 1257              		.loc 1 684 9 is_stmt 1 view .LVU355
 685:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     default:
 686:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****         break;
 687:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     }
 688:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c **** }
 1258              		.loc 1 688 1 is_stmt 0 view .LVU356
 1259 002c 7047     		bx	lr
 1260              		.cfi_endproc
 1261              	.LFE138:
 1263              		.section	.text.adc_software_trigger_enable,"ax",%progbits
 1264              		.align	1
 1265              		.global	adc_software_trigger_enable
 1266              		.syntax unified
 1267              		.thumb
 1268              		.thumb_func
 1270              	adc_software_trigger_enable:
 1271              	.LVL91:
 1272              	.LFB139:
 689:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c **** 
 690:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c **** /*!
 691:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \brief      enable ADC software trigger
 692:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \param[in]  adc_periph: ADCx,x=0,1,2
 693:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \param[in]  adc_sequence: select the sequence
 694:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****                 only one parameter can be selected which is shown as below:
 695:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \arg        ADC_ROUTINE_CHANNEL: routine sequence
 696:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \arg        ADC_INSERTED_CHANNEL: inserted sequence
 697:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \param[out] none
 698:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \retval     none
 699:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c **** */
 700:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c **** void adc_software_trigger_enable(uint32_t adc_periph, uint8_t adc_sequence)
 701:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c **** {
 1273              		.loc 1 701 1 is_stmt 1 view -0
 1274              		.cfi_startproc
ARM GAS  /tmp/ccDPAW9U.s 			page 36


 1275              		@ args = 0, pretend = 0, frame = 0
 1276              		@ frame_needed = 0, uses_anonymous_args = 0
 1277              		@ link register save eliminated.
 702:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     switch(adc_sequence) {
 1278              		.loc 1 702 5 view .LVU358
 1279 0000 0129     		cmp	r1, #1
 1280 0002 02D0     		beq	.L72
 1281 0004 0229     		cmp	r1, #2
 1282 0006 05D0     		beq	.L73
 1283 0008 7047     		bx	lr
 1284              	.L72:
 703:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     case ADC_ROUTINE_CHANNEL:
 704:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****         /* enable ADC routine sequence software trigger */
 705:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****         ADC_CTL1(adc_periph) |= (uint32_t)ADC_CTL1_SWRCST;
 1285              		.loc 1 705 9 view .LVU359
 1286              		.loc 1 705 30 is_stmt 0 view .LVU360
 1287 000a 8368     		ldr	r3, [r0, #8]
 1288 000c 43F08043 		orr	r3, r3, #1073741824
 1289 0010 8360     		str	r3, [r0, #8]
 706:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****         break;
 1290              		.loc 1 706 9 is_stmt 1 view .LVU361
 1291 0012 7047     		bx	lr
 1292              	.L73:
 707:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     case ADC_INSERTED_CHANNEL:
 708:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****         /* enable ADC inserted sequence software trigger */
 709:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****         ADC_CTL1(adc_periph) |= (uint32_t)ADC_CTL1_SWICST;
 1293              		.loc 1 709 9 view .LVU362
 1294              		.loc 1 709 30 is_stmt 0 view .LVU363
 1295 0014 8368     		ldr	r3, [r0, #8]
 1296 0016 43F48003 		orr	r3, r3, #4194304
 1297 001a 8360     		str	r3, [r0, #8]
 710:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****         break;
 1298              		.loc 1 710 9 is_stmt 1 view .LVU364
 711:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     default:
 712:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****         break;
 713:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     }
 714:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c **** }
 1299              		.loc 1 714 1 is_stmt 0 view .LVU365
 1300 001c 7047     		bx	lr
 1301              		.cfi_endproc
 1302              	.LFE139:
 1304              		.section	.text.adc_end_of_conversion_config,"ax",%progbits
 1305              		.align	1
 1306              		.global	adc_end_of_conversion_config
 1307              		.syntax unified
 1308              		.thumb
 1309              		.thumb_func
 1311              	adc_end_of_conversion_config:
 1312              	.LVL92:
 1313              	.LFB140:
 715:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c **** 
 716:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c **** /*!
 717:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \brief      configure end of conversion mode
 718:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \param[in]  adc_periph: ADCx,x=0,1,2
 719:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \param[in]  end_selection: end of conversion mode
 720:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****                 only one parameter can be selected which is shown as below:
 721:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \arg        ADC_EOC_SET_SEQUENCE: only at the end of a sequence of routine conversions, the EOC
ARM GAS  /tmp/ccDPAW9U.s 			page 37


 722:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \arg        ADC_EOC_SET_CONVERSION: at the end of each routine conversion, the EOC bit is set.O
 723:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \param[out] none
 724:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \retval     none
 725:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c **** */
 726:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c **** void adc_end_of_conversion_config(uint32_t adc_periph, uint8_t end_selection)
 727:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c **** {
 1314              		.loc 1 727 1 is_stmt 1 view -0
 1315              		.cfi_startproc
 1316              		@ args = 0, pretend = 0, frame = 0
 1317              		@ frame_needed = 0, uses_anonymous_args = 0
 1318              		@ link register save eliminated.
 728:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     switch(end_selection) {
 1319              		.loc 1 728 5 view .LVU367
 1320 0000 11B1     		cbz	r1, .L76
 1321 0002 0129     		cmp	r1, #1
 1322 0004 05D0     		beq	.L77
 1323 0006 7047     		bx	lr
 1324              	.L76:
 729:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     case ADC_EOC_SET_SEQUENCE:
 730:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****         /* only at the end of a sequence of routine conversions, the EOC bit is set */
 731:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****         ADC_CTL1(adc_periph) &= ~((uint32_t)ADC_CTL1_EOCM);
 1325              		.loc 1 731 9 view .LVU368
 1326              		.loc 1 731 30 is_stmt 0 view .LVU369
 1327 0008 8368     		ldr	r3, [r0, #8]
 1328 000a 23F48063 		bic	r3, r3, #1024
 1329 000e 8360     		str	r3, [r0, #8]
 732:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****         break;
 1330              		.loc 1 732 9 is_stmt 1 view .LVU370
 1331 0010 7047     		bx	lr
 1332              	.L77:
 733:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     case ADC_EOC_SET_CONVERSION:
 734:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****         /* at the end of each routine conversion, the EOC bit is set.Overflow is detected automatic
 735:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****         ADC_CTL1(adc_periph) |= (uint32_t)(ADC_CTL1_EOCM);
 1333              		.loc 1 735 9 view .LVU371
 1334              		.loc 1 735 30 is_stmt 0 view .LVU372
 1335 0012 8368     		ldr	r3, [r0, #8]
 1336 0014 43F48063 		orr	r3, r3, #1024
 1337 0018 8360     		str	r3, [r0, #8]
 736:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****         break;
 1338              		.loc 1 736 9 is_stmt 1 view .LVU373
 737:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     default:
 738:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****         break;
 739:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     }
 740:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c **** }
 1339              		.loc 1 740 1 is_stmt 0 view .LVU374
 1340 001a 7047     		bx	lr
 1341              		.cfi_endproc
 1342              	.LFE140:
 1344              		.section	.text.adc_routine_data_read,"ax",%progbits
 1345              		.align	1
 1346              		.global	adc_routine_data_read
 1347              		.syntax unified
 1348              		.thumb
 1349              		.thumb_func
 1351              	adc_routine_data_read:
 1352              	.LVL93:
 1353              	.LFB141:
ARM GAS  /tmp/ccDPAW9U.s 			page 38


 741:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c **** 
 742:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c **** /*!
 743:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \brief      read ADC routine data register
 744:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \param[in]  adc_periph: ADCx,x=0,1,2
 745:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \param[in]  none
 746:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \param[out] none
 747:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \retval     the conversion value
 748:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c **** */
 749:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c **** uint16_t adc_routine_data_read(uint32_t adc_periph)
 750:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c **** {
 1354              		.loc 1 750 1 is_stmt 1 view -0
 1355              		.cfi_startproc
 1356              		@ args = 0, pretend = 0, frame = 0
 1357              		@ frame_needed = 0, uses_anonymous_args = 0
 1358              		@ link register save eliminated.
 751:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     return (uint16_t)(ADC_RDATA(adc_periph));
 1359              		.loc 1 751 5 view .LVU376
 1360              		.loc 1 751 23 is_stmt 0 view .LVU377
 1361 0000 C06C     		ldr	r0, [r0, #76]
 1362              	.LVL94:
 752:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c **** }
 1363              		.loc 1 752 1 view .LVU378
 1364 0002 80B2     		uxth	r0, r0
 1365 0004 7047     		bx	lr
 1366              		.cfi_endproc
 1367              	.LFE141:
 1369              		.section	.text.adc_inserted_data_read,"ax",%progbits
 1370              		.align	1
 1371              		.global	adc_inserted_data_read
 1372              		.syntax unified
 1373              		.thumb
 1374              		.thumb_func
 1376              	adc_inserted_data_read:
 1377              	.LVL95:
 1378              	.LFB142:
 753:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c **** 
 754:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c **** /*!
 755:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \brief      read ADC inserted data register
 756:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \param[in]  adc_periph: ADCx,x=0,1,2
 757:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \param[in]  inserted_channel : insert channel select
 758:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****                 only one parameter can be selected which is shown as below:
 759:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \arg        ADC_INSERTED_CHANNEL_0: inserted channel0
 760:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \arg        ADC_INSERTED_CHANNEL_1: inserted channel1
 761:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \arg        ADC_INSERTED_CHANNEL_2: inserted channel2
 762:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \arg        ADC_INSERTED_CHANNEL_3: inserted channel3
 763:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \param[out] none
 764:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \retval     the conversion value
 765:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c **** */
 766:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c **** uint16_t adc_inserted_data_read(uint32_t adc_periph, uint8_t inserted_channel)
 767:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c **** {
 1379              		.loc 1 767 1 is_stmt 1 view -0
 1380              		.cfi_startproc
 1381              		@ args = 0, pretend = 0, frame = 0
 1382              		@ frame_needed = 0, uses_anonymous_args = 0
 1383              		@ link register save eliminated.
 768:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     uint32_t idata;
 1384              		.loc 1 768 5 view .LVU380
ARM GAS  /tmp/ccDPAW9U.s 			page 39


 769:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     /* read the data of the selected channel */
 770:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     switch(inserted_channel) {
 1385              		.loc 1 770 5 view .LVU381
 1386 0000 0329     		cmp	r1, #3
 1387 0002 0CD8     		bhi	.L87
 1388 0004 DFE801F0 		tbb	[pc, r1]
 1389              	.L83:
 1390 0008 02       		.byte	(.L86-.L83)/2
 1391 0009 05       		.byte	(.L85-.L83)/2
 1392 000a 07       		.byte	(.L84-.L83)/2
 1393 000b 09       		.byte	(.L82-.L83)/2
 1394              		.p2align 1
 1395              	.L86:
 771:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     case ADC_INSERTED_CHANNEL_0:
 772:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****         /* read the data of channel 0 */
 773:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****         idata = ADC_IDATA0(adc_periph);
 1396              		.loc 1 773 9 view .LVU382
 1397              		.loc 1 773 15 is_stmt 0 view .LVU383
 1398 000c C06B     		ldr	r0, [r0, #60]
 1399              	.LVL96:
 774:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****         break;
 1400              		.loc 1 774 9 is_stmt 1 view .LVU384
 1401              	.L81:
 775:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     case ADC_INSERTED_CHANNEL_1:
 776:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****         /* read the data of channel 1 */
 777:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****         idata = ADC_IDATA1(adc_periph);
 778:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****         break;
 779:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     case ADC_INSERTED_CHANNEL_2:
 780:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****         /* read the data of channel 2 */
 781:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****         idata = ADC_IDATA2(adc_periph);
 782:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****         break;
 783:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     case ADC_INSERTED_CHANNEL_3:
 784:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****         /* read the data of channel 3 */
 785:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****         idata = ADC_IDATA3(adc_periph);
 786:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****         break;
 787:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     default:
 788:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****         idata = 0U;
 789:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****         break;
 790:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     }
 791:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     return (uint16_t)idata;
 1402              		.loc 1 791 5 view .LVU385
 792:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c **** }
 1403              		.loc 1 792 1 is_stmt 0 view .LVU386
 1404 000e 80B2     		uxth	r0, r0
 1405              	.LVL97:
 1406              		.loc 1 792 1 view .LVU387
 1407 0010 7047     		bx	lr
 1408              	.LVL98:
 1409              	.L85:
 777:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****         break;
 1410              		.loc 1 777 9 is_stmt 1 view .LVU388
 777:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****         break;
 1411              		.loc 1 777 15 is_stmt 0 view .LVU389
 1412 0012 006C     		ldr	r0, [r0, #64]
 1413              	.LVL99:
 778:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     case ADC_INSERTED_CHANNEL_2:
 1414              		.loc 1 778 9 is_stmt 1 view .LVU390
ARM GAS  /tmp/ccDPAW9U.s 			page 40


 1415 0014 FBE7     		b	.L81
 1416              	.LVL100:
 1417              	.L84:
 781:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****         break;
 1418              		.loc 1 781 9 view .LVU391
 781:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****         break;
 1419              		.loc 1 781 15 is_stmt 0 view .LVU392
 1420 0016 406C     		ldr	r0, [r0, #68]
 1421              	.LVL101:
 782:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     case ADC_INSERTED_CHANNEL_3:
 1422              		.loc 1 782 9 is_stmt 1 view .LVU393
 1423 0018 F9E7     		b	.L81
 1424              	.LVL102:
 1425              	.L82:
 785:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****         break;
 1426              		.loc 1 785 9 view .LVU394
 785:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****         break;
 1427              		.loc 1 785 15 is_stmt 0 view .LVU395
 1428 001a 806C     		ldr	r0, [r0, #72]
 1429              	.LVL103:
 786:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     default:
 1430              		.loc 1 786 9 is_stmt 1 view .LVU396
 1431 001c F7E7     		b	.L81
 1432              	.LVL104:
 1433              	.L87:
 770:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     case ADC_INSERTED_CHANNEL_0:
 1434              		.loc 1 770 5 is_stmt 0 view .LVU397
 1435 001e 0020     		movs	r0, #0
 1436              	.LVL105:
 770:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     case ADC_INSERTED_CHANNEL_0:
 1437              		.loc 1 770 5 view .LVU398
 1438 0020 F5E7     		b	.L81
 1439              		.cfi_endproc
 1440              	.LFE142:
 1442              		.section	.text.adc_watchdog_single_channel_disable,"ax",%progbits
 1443              		.align	1
 1444              		.global	adc_watchdog_single_channel_disable
 1445              		.syntax unified
 1446              		.thumb
 1447              		.thumb_func
 1449              	adc_watchdog_single_channel_disable:
 1450              	.LVL106:
 1451              	.LFB143:
 793:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c **** 
 794:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c **** /*!
 795:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \brief      disable ADC analog watchdog single channel
 796:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \param[in]  adc_periph: ADCx,x=0,1,2
 797:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \param[out] none
 798:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \retval     none
 799:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c **** */
 800:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c **** void adc_watchdog_single_channel_disable(uint32_t adc_periph)
 801:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c **** {
 1452              		.loc 1 801 1 is_stmt 1 view -0
 1453              		.cfi_startproc
 1454              		@ args = 0, pretend = 0, frame = 0
 1455              		@ frame_needed = 0, uses_anonymous_args = 0
 1456              		@ link register save eliminated.
ARM GAS  /tmp/ccDPAW9U.s 			page 41


 802:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     ADC_CTL0(adc_periph) &= ~((uint32_t)ADC_CTL0_WDSC);
 1457              		.loc 1 802 5 view .LVU400
 1458              		.loc 1 802 26 is_stmt 0 view .LVU401
 1459 0000 4368     		ldr	r3, [r0, #4]
 1460 0002 23F40073 		bic	r3, r3, #512
 1461 0006 4360     		str	r3, [r0, #4]
 803:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c **** }
 1462              		.loc 1 803 1 view .LVU402
 1463 0008 7047     		bx	lr
 1464              		.cfi_endproc
 1465              	.LFE143:
 1467              		.section	.text.adc_watchdog_single_channel_enable,"ax",%progbits
 1468              		.align	1
 1469              		.global	adc_watchdog_single_channel_enable
 1470              		.syntax unified
 1471              		.thumb
 1472              		.thumb_func
 1474              	adc_watchdog_single_channel_enable:
 1475              	.LVL107:
 1476              	.LFB144:
 804:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c **** 
 805:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c **** /*!
 806:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \brief      enable ADC analog watchdog single channel
 807:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \param[in]  adc_periph: ADCx,x=0,1,2
 808:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \param[in]  adc_channel: the selected ADC channel
 809:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****                 only one parameter can be selected which is shown as below:
 810:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \arg        ADC_CHANNEL_x: ADC Channelx(x=0..18)
 811:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \param[out] none
 812:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \retval     none
 813:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c **** */
 814:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c **** void adc_watchdog_single_channel_enable(uint32_t adc_periph, uint8_t adc_channel)
 815:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c **** {
 1477              		.loc 1 815 1 is_stmt 1 view -0
 1478              		.cfi_startproc
 1479              		@ args = 0, pretend = 0, frame = 0
 1480              		@ frame_needed = 0, uses_anonymous_args = 0
 1481              		@ link register save eliminated.
 816:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     ADC_CTL0(adc_periph) &= ~((uint32_t)ADC_CTL0_WDCHSEL);
 1482              		.loc 1 816 5 view .LVU404
 1483              		.loc 1 816 26 is_stmt 0 view .LVU405
 1484 0000 4268     		ldr	r2, [r0, #4]
 1485 0002 22F01F02 		bic	r2, r2, #31
 1486 0006 4260     		str	r2, [r0, #4]
 817:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c **** 
 818:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     /* analog watchdog channel select */
 819:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     ADC_CTL0(adc_periph) |= (uint32_t)adc_channel;
 1487              		.loc 1 819 5 is_stmt 1 view .LVU406
 1488              		.loc 1 819 26 is_stmt 0 view .LVU407
 1489 0008 4368     		ldr	r3, [r0, #4]
 1490 000a 0B43     		orrs	r3, r3, r1
 1491 000c 4360     		str	r3, [r0, #4]
 820:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     ADC_CTL0(adc_periph) |= (uint32_t) ADC_CTL0_WDSC;
 1492              		.loc 1 820 5 is_stmt 1 view .LVU408
 1493              		.loc 1 820 26 is_stmt 0 view .LVU409
 1494 000e 4368     		ldr	r3, [r0, #4]
 1495 0010 43F40073 		orr	r3, r3, #512
 1496 0014 4360     		str	r3, [r0, #4]
ARM GAS  /tmp/ccDPAW9U.s 			page 42


 821:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c **** }
 1497              		.loc 1 821 1 view .LVU410
 1498 0016 7047     		bx	lr
 1499              		.cfi_endproc
 1500              	.LFE144:
 1502              		.section	.text.adc_watchdog_sequence_channel_enable,"ax",%progbits
 1503              		.align	1
 1504              		.global	adc_watchdog_sequence_channel_enable
 1505              		.syntax unified
 1506              		.thumb
 1507              		.thumb_func
 1509              	adc_watchdog_sequence_channel_enable:
 1510              	.LVL108:
 1511              	.LFB145:
 822:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c **** 
 823:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c **** /*!
 824:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \brief      configure ADC analog watchdog sequence channel
 825:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \param[in]  adc_periph: ADCx,x=0,1,2
 826:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \param[in]  adc_sequence: the sequence use analog watchdog
 827:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****                 only one parameter can be selected which is shown as below:
 828:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \arg        ADC_ROUTINE_CHANNEL: routine sequence
 829:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \arg        ADC_INSERTED_CHANNEL: inserted sequence
 830:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \arg        ADC_ROUTINE_INSERTED_CHANNEL: both routine and inserted sequence
 831:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \param[out] none
 832:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \retval     none
 833:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c **** */
 834:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c **** void adc_watchdog_sequence_channel_enable(uint32_t adc_periph, uint8_t adc_sequence)
 835:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c **** {
 1512              		.loc 1 835 1 is_stmt 1 view -0
 1513              		.cfi_startproc
 1514              		@ args = 0, pretend = 0, frame = 0
 1515              		@ frame_needed = 0, uses_anonymous_args = 0
 1516              		@ link register save eliminated.
 836:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     ADC_CTL0(adc_periph) &= ~((uint32_t)(ADC_CTL0_RWDEN | ADC_CTL0_IWDEN | ADC_CTL0_WDSC));
 1517              		.loc 1 836 5 view .LVU412
 1518              		.loc 1 836 26 is_stmt 0 view .LVU413
 1519 0000 4368     		ldr	r3, [r0, #4]
 1520 0002 23F44003 		bic	r3, r3, #12582912
 1521 0006 23F40073 		bic	r3, r3, #512
 1522 000a 4360     		str	r3, [r0, #4]
 837:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     /* select the sequence */
 838:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     switch(adc_sequence) {
 1523              		.loc 1 838 5 is_stmt 1 view .LVU414
 1524 000c 0229     		cmp	r1, #2
 1525 000e 09D0     		beq	.L91
 1526 0010 0329     		cmp	r1, #3
 1527 0012 0CD0     		beq	.L92
 1528 0014 0129     		cmp	r1, #1
 1529 0016 00D0     		beq	.L94
 1530              	.L90:
 839:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     case ADC_ROUTINE_CHANNEL:
 840:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****         /* routine channel analog watchdog enable */
 841:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****         ADC_CTL0(adc_periph) |= (uint32_t) ADC_CTL0_RWDEN;
 842:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****         break;
 843:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     case ADC_INSERTED_CHANNEL:
 844:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****         /* inserted channel analog watchdog enable */
 845:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****         ADC_CTL0(adc_periph) |= (uint32_t) ADC_CTL0_IWDEN;
ARM GAS  /tmp/ccDPAW9U.s 			page 43


 846:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****         break;
 847:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     case ADC_ROUTINE_INSERTED_CHANNEL:
 848:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****         /* routine and inserted channel analog watchdog enable */
 849:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****         ADC_CTL0(adc_periph) |= (uint32_t)(ADC_CTL0_RWDEN | ADC_CTL0_IWDEN);
 850:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****         break;
 851:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     default:
 852:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****         break;
 853:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     }
 854:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c **** }
 1531              		.loc 1 854 1 is_stmt 0 view .LVU415
 1532 0018 7047     		bx	lr
 1533              	.L94:
 841:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****         break;
 1534              		.loc 1 841 9 is_stmt 1 view .LVU416
 841:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****         break;
 1535              		.loc 1 841 30 is_stmt 0 view .LVU417
 1536 001a 4368     		ldr	r3, [r0, #4]
 1537 001c 43F40003 		orr	r3, r3, #8388608
 1538 0020 4360     		str	r3, [r0, #4]
 842:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     case ADC_INSERTED_CHANNEL:
 1539              		.loc 1 842 9 is_stmt 1 view .LVU418
 1540 0022 7047     		bx	lr
 1541              	.L91:
 845:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****         break;
 1542              		.loc 1 845 9 view .LVU419
 845:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****         break;
 1543              		.loc 1 845 30 is_stmt 0 view .LVU420
 1544 0024 4368     		ldr	r3, [r0, #4]
 1545 0026 43F48003 		orr	r3, r3, #4194304
 1546 002a 4360     		str	r3, [r0, #4]
 846:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     case ADC_ROUTINE_INSERTED_CHANNEL:
 1547              		.loc 1 846 9 is_stmt 1 view .LVU421
 1548 002c 7047     		bx	lr
 1549              	.L92:
 849:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****         break;
 1550              		.loc 1 849 9 view .LVU422
 849:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****         break;
 1551              		.loc 1 849 30 is_stmt 0 view .LVU423
 1552 002e 4368     		ldr	r3, [r0, #4]
 1553 0030 43F44003 		orr	r3, r3, #12582912
 1554 0034 4360     		str	r3, [r0, #4]
 850:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     default:
 1555              		.loc 1 850 9 is_stmt 1 view .LVU424
 1556              		.loc 1 854 1 is_stmt 0 view .LVU425
 1557 0036 EFE7     		b	.L90
 1558              		.cfi_endproc
 1559              	.LFE145:
 1561              		.section	.text.adc_watchdog_disable,"ax",%progbits
 1562              		.align	1
 1563              		.global	adc_watchdog_disable
 1564              		.syntax unified
 1565              		.thumb
 1566              		.thumb_func
 1568              	adc_watchdog_disable:
 1569              	.LVL109:
 1570              	.LFB146:
 855:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c **** 
ARM GAS  /tmp/ccDPAW9U.s 			page 44


 856:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c **** /*!
 857:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \brief      disable ADC analog watchdog
 858:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \param[in]  adc_periph: ADCx,x=0,1,2
 859:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \param[in]  adc_sequence: the sequence use analog watchdog
 860:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****                 only one parameter can be selected which is shown as below:
 861:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \arg        ADC_ROUTINE_CHANNEL: routine sequence
 862:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \arg        ADC_INSERTED_CHANNEL: inserted sequence
 863:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \arg        ADC_ROUTINE_INSERTED_CHANNEL: both routine and inserted sequence
 864:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \param[out] none
 865:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \retval     none
 866:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c **** */
 867:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c **** void adc_watchdog_disable(uint32_t adc_periph, uint8_t adc_sequence)
 868:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c **** {
 1571              		.loc 1 868 1 is_stmt 1 view -0
 1572              		.cfi_startproc
 1573              		@ args = 0, pretend = 0, frame = 0
 1574              		@ frame_needed = 0, uses_anonymous_args = 0
 1575              		@ link register save eliminated.
 869:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     /* select the sequence */
 870:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     switch(adc_sequence) {
 1576              		.loc 1 870 5 view .LVU427
 1577 0000 0229     		cmp	r1, #2
 1578 0002 09D0     		beq	.L96
 1579 0004 0329     		cmp	r1, #3
 1580 0006 0CD0     		beq	.L97
 1581 0008 0129     		cmp	r1, #1
 1582 000a 00D0     		beq	.L99
 1583              	.L95:
 871:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     case ADC_ROUTINE_CHANNEL:
 872:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****         /* disable ADC analog watchdog routine sequence */
 873:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****         ADC_CTL0(adc_periph) &=  ~((uint32_t)ADC_CTL0_RWDEN);
 874:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****         break;
 875:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     case ADC_INSERTED_CHANNEL:
 876:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****         /* disable ADC analog watchdog inserted sequence */
 877:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****         ADC_CTL0(adc_periph) &=  ~((uint32_t)ADC_CTL0_IWDEN);
 878:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****         break;
 879:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     case ADC_ROUTINE_INSERTED_CHANNEL:
 880:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****         /* disable ADC analog watchdog routine and inserted sequence */
 881:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****         ADC_CTL0(adc_periph) &=  ~((uint32_t)(ADC_CTL0_RWDEN | ADC_CTL0_IWDEN));
 882:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****         break;
 883:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     default:
 884:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****         break;
 885:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     }
 886:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c **** }
 1584              		.loc 1 886 1 is_stmt 0 view .LVU428
 1585 000c 7047     		bx	lr
 1586              	.L99:
 873:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****         break;
 1587              		.loc 1 873 9 is_stmt 1 view .LVU429
 873:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****         break;
 1588              		.loc 1 873 30 is_stmt 0 view .LVU430
 1589 000e 4368     		ldr	r3, [r0, #4]
 1590 0010 23F40003 		bic	r3, r3, #8388608
 1591 0014 4360     		str	r3, [r0, #4]
 874:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     case ADC_INSERTED_CHANNEL:
 1592              		.loc 1 874 9 is_stmt 1 view .LVU431
 1593 0016 7047     		bx	lr
ARM GAS  /tmp/ccDPAW9U.s 			page 45


 1594              	.L96:
 877:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****         break;
 1595              		.loc 1 877 9 view .LVU432
 877:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****         break;
 1596              		.loc 1 877 30 is_stmt 0 view .LVU433
 1597 0018 4368     		ldr	r3, [r0, #4]
 1598 001a 23F48003 		bic	r3, r3, #4194304
 1599 001e 4360     		str	r3, [r0, #4]
 878:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     case ADC_ROUTINE_INSERTED_CHANNEL:
 1600              		.loc 1 878 9 is_stmt 1 view .LVU434
 1601 0020 7047     		bx	lr
 1602              	.L97:
 881:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****         break;
 1603              		.loc 1 881 9 view .LVU435
 881:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****         break;
 1604              		.loc 1 881 30 is_stmt 0 view .LVU436
 1605 0022 4368     		ldr	r3, [r0, #4]
 1606 0024 23F44003 		bic	r3, r3, #12582912
 1607 0028 4360     		str	r3, [r0, #4]
 882:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     default:
 1608              		.loc 1 882 9 is_stmt 1 view .LVU437
 1609              		.loc 1 886 1 is_stmt 0 view .LVU438
 1610 002a EFE7     		b	.L95
 1611              		.cfi_endproc
 1612              	.LFE146:
 1614              		.section	.text.adc_watchdog_threshold_config,"ax",%progbits
 1615              		.align	1
 1616              		.global	adc_watchdog_threshold_config
 1617              		.syntax unified
 1618              		.thumb
 1619              		.thumb_func
 1621              	adc_watchdog_threshold_config:
 1622              	.LVL110:
 1623              	.LFB147:
 887:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c **** 
 888:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c **** /*!
 889:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \brief      configure ADC analog watchdog threshold
 890:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \param[in]  adc_periph: ADCx,x=0,1,2
 891:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \param[in]  low_threshold: analog watchdog low threshold,0..4095
 892:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \param[in]  high_threshold: analog watchdog high threshold,0..4095
 893:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \param[out] none
 894:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \retval     none
 895:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c **** */
 896:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c **** void adc_watchdog_threshold_config(uint32_t adc_periph, uint16_t low_threshold, uint16_t high_thres
 897:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c **** {
 1624              		.loc 1 897 1 is_stmt 1 view -0
 1625              		.cfi_startproc
 1626              		@ args = 0, pretend = 0, frame = 0
 1627              		@ frame_needed = 0, uses_anonymous_args = 0
 1628              		@ link register save eliminated.
 898:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     /* configure ADC analog watchdog low threshold */
 899:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     ADC_WDLT(adc_periph) = (uint32_t)WDLT_WDLT(low_threshold);
 1629              		.loc 1 899 5 view .LVU440
 1630              		.loc 1 899 28 is_stmt 0 view .LVU441
 1631 0000 C1F30B01 		ubfx	r1, r1, #0, #12
 1632              	.LVL111:
 1633              		.loc 1 899 26 view .LVU442
ARM GAS  /tmp/ccDPAW9U.s 			page 46


 1634 0004 8162     		str	r1, [r0, #40]
 900:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     /* configure ADC analog watchdog high threshold */
 901:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     ADC_WDHT(adc_periph) = (uint32_t)WDHT_WDHT(high_threshold);
 1635              		.loc 1 901 5 is_stmt 1 view .LVU443
 1636              		.loc 1 901 28 is_stmt 0 view .LVU444
 1637 0006 C2F30B02 		ubfx	r2, r2, #0, #12
 1638              	.LVL112:
 1639              		.loc 1 901 26 view .LVU445
 1640 000a 4262     		str	r2, [r0, #36]
 902:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c **** }
 1641              		.loc 1 902 1 view .LVU446
 1642 000c 7047     		bx	lr
 1643              		.cfi_endproc
 1644              	.LFE147:
 1646              		.section	.text.adc_flag_get,"ax",%progbits
 1647              		.align	1
 1648              		.global	adc_flag_get
 1649              		.syntax unified
 1650              		.thumb
 1651              		.thumb_func
 1653              	adc_flag_get:
 1654              	.LVL113:
 1655              	.LFB148:
 903:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c **** 
 904:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c **** /*!
 905:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \brief      get the ADC flag bits
 906:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \param[in]  adc_periph: ADCx,x=0,1,2
 907:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \param[in]  adc_flag: the adc flag bits
 908:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****                 only one parameter can be selected which is shown as below:
 909:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \arg        ADC_FLAG_WDE: analog watchdog event flag
 910:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \arg        ADC_FLAG_EOC: end of sequence conversion flag
 911:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \arg        ADC_FLAG_EOIC: end of inserted sequence conversion flag
 912:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \arg        ADC_FLAG_STIC: start flag of inserted sequence
 913:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \arg        ADC_FLAG_STRC: start flag of routine sequence
 914:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \arg        ADC_FLAG_ROVF: routine data register overflow flag
 915:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \param[out] none
 916:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \retval     FlagStatus: SET or RESET
 917:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c **** */
 918:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c **** FlagStatus adc_flag_get(uint32_t adc_periph, uint32_t adc_flag)
 919:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c **** {
 1656              		.loc 1 919 1 is_stmt 1 view -0
 1657              		.cfi_startproc
 1658              		@ args = 0, pretend = 0, frame = 0
 1659              		@ frame_needed = 0, uses_anonymous_args = 0
 1660              		@ link register save eliminated.
 920:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     FlagStatus reval = RESET;
 1661              		.loc 1 920 5 view .LVU448
 921:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     if(ADC_STAT(adc_periph) & adc_flag) {
 1662              		.loc 1 921 5 view .LVU449
 1663              		.loc 1 921 8 is_stmt 0 view .LVU450
 1664 0000 0368     		ldr	r3, [r0]
 1665              		.loc 1 921 7 view .LVU451
 1666 0002 0B42     		tst	r3, r1
 1667 0004 01D1     		bne	.L103
 920:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     FlagStatus reval = RESET;
 1668              		.loc 1 920 16 view .LVU452
 1669 0006 0020     		movs	r0, #0
ARM GAS  /tmp/ccDPAW9U.s 			page 47


 1670              	.LVL114:
 920:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     FlagStatus reval = RESET;
 1671              		.loc 1 920 16 view .LVU453
 1672 0008 7047     		bx	lr
 1673              	.LVL115:
 1674              	.L103:
 922:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****         reval = SET;
 1675              		.loc 1 922 15 view .LVU454
 1676 000a 0120     		movs	r0, #1
 1677              	.LVL116:
 923:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     }
 924:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     return reval;
 1678              		.loc 1 924 5 is_stmt 1 view .LVU455
 925:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c **** 
 926:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c **** }
 1679              		.loc 1 926 1 is_stmt 0 view .LVU456
 1680 000c 7047     		bx	lr
 1681              		.cfi_endproc
 1682              	.LFE148:
 1684              		.section	.text.adc_flag_clear,"ax",%progbits
 1685              		.align	1
 1686              		.global	adc_flag_clear
 1687              		.syntax unified
 1688              		.thumb
 1689              		.thumb_func
 1691              	adc_flag_clear:
 1692              	.LVL117:
 1693              	.LFB149:
 927:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c **** 
 928:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c **** /*!
 929:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \brief      clear the ADC flag bits
 930:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \param[in]  adc_periph: ADCx,x=0,1,2
 931:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \param[in]  adc_flag: the adc flag bits
 932:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****                 only one parameter can be selected which is shown as below:
 933:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \arg        ADC_FLAG_WDE: analog watchdog event flag
 934:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \arg        ADC_FLAG_EOC: end of sequence conversion flag
 935:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \arg        ADC_FLAG_EOIC: end of inserted sequence conversion flag
 936:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \arg        ADC_FLAG_STIC: start flag of inserted sequence
 937:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \arg        ADC_FLAG_STRC: start flag of routine sequence
 938:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \arg        ADC_FLAG_ROVF: routine data register overflow flag
 939:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \param[out] none
 940:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \retval     none
 941:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c **** */
 942:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c **** void adc_flag_clear(uint32_t adc_periph, uint32_t adc_flag)
 943:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c **** {
 1694              		.loc 1 943 1 is_stmt 1 view -0
 1695              		.cfi_startproc
 1696              		@ args = 0, pretend = 0, frame = 0
 1697              		@ frame_needed = 0, uses_anonymous_args = 0
 1698              		@ link register save eliminated.
 944:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     ADC_STAT(adc_periph) &= ~((uint32_t)adc_flag);
 1699              		.loc 1 944 5 view .LVU458
 1700              		.loc 1 944 26 is_stmt 0 view .LVU459
 1701 0000 0368     		ldr	r3, [r0]
 1702 0002 23EA0103 		bic	r3, r3, r1
 1703 0006 0360     		str	r3, [r0]
 945:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c **** }
ARM GAS  /tmp/ccDPAW9U.s 			page 48


 1704              		.loc 1 945 1 view .LVU460
 1705 0008 7047     		bx	lr
 1706              		.cfi_endproc
 1707              	.LFE149:
 1709              		.section	.text.adc_routine_software_startconv_flag_get,"ax",%progbits
 1710              		.align	1
 1711              		.global	adc_routine_software_startconv_flag_get
 1712              		.syntax unified
 1713              		.thumb
 1714              		.thumb_func
 1716              	adc_routine_software_startconv_flag_get:
 1717              	.LVL118:
 1718              	.LFB150:
 946:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c **** 
 947:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c **** /*!
 948:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \brief      get the bit state of ADCx software start conversion
 949:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \param[in]  adc_periph: ADCx, x=0,1,2 only one among these parameters can be selected
 950:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \param[in]  none
 951:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \param[out] none
 952:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \retval     FlagStatus: SET or RESET
 953:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c **** */
 954:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c **** FlagStatus adc_routine_software_startconv_flag_get(uint32_t adc_periph)
 955:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c **** {
 1719              		.loc 1 955 1 is_stmt 1 view -0
 1720              		.cfi_startproc
 1721              		@ args = 0, pretend = 0, frame = 0
 1722              		@ frame_needed = 0, uses_anonymous_args = 0
 1723              		@ link register save eliminated.
 956:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     FlagStatus reval = RESET;
 1724              		.loc 1 956 5 view .LVU462
 957:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     if((uint32_t)RESET != (ADC_STAT(adc_periph) & ADC_STAT_STRC)) {
 1725              		.loc 1 957 5 view .LVU463
 1726              		.loc 1 957 28 is_stmt 0 view .LVU464
 1727 0000 0368     		ldr	r3, [r0]
 1728              		.loc 1 957 7 view .LVU465
 1729 0002 13F0100F 		tst	r3, #16
 1730 0006 01D1     		bne	.L107
 956:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     FlagStatus reval = RESET;
 1731              		.loc 1 956 16 view .LVU466
 1732 0008 0020     		movs	r0, #0
 1733              	.LVL119:
 956:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     FlagStatus reval = RESET;
 1734              		.loc 1 956 16 view .LVU467
 1735 000a 7047     		bx	lr
 1736              	.LVL120:
 1737              	.L107:
 958:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****         reval = SET;
 1738              		.loc 1 958 15 view .LVU468
 1739 000c 0120     		movs	r0, #1
 1740              	.LVL121:
 959:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     }
 960:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     return reval;
 1741              		.loc 1 960 5 is_stmt 1 view .LVU469
 961:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c **** }
 1742              		.loc 1 961 1 is_stmt 0 view .LVU470
 1743 000e 7047     		bx	lr
 1744              		.cfi_endproc
ARM GAS  /tmp/ccDPAW9U.s 			page 49


 1745              	.LFE150:
 1747              		.section	.text.adc_inserted_software_startconv_flag_get,"ax",%progbits
 1748              		.align	1
 1749              		.global	adc_inserted_software_startconv_flag_get
 1750              		.syntax unified
 1751              		.thumb
 1752              		.thumb_func
 1754              	adc_inserted_software_startconv_flag_get:
 1755              	.LVL122:
 1756              	.LFB151:
 962:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c **** 
 963:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c **** /*!
 964:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \brief      get the bit state of ADCx software inserted channel start conversion
 965:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \param[in]  adc_periph: ADCx, x=0,1,2 only one among these parameters can be selected
 966:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \param[in]  none
 967:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \param[out] none
 968:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \retval     FlagStatus: SET or RESET
 969:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c **** */
 970:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c **** FlagStatus adc_inserted_software_startconv_flag_get(uint32_t adc_periph)
 971:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c **** {
 1757              		.loc 1 971 1 is_stmt 1 view -0
 1758              		.cfi_startproc
 1759              		@ args = 0, pretend = 0, frame = 0
 1760              		@ frame_needed = 0, uses_anonymous_args = 0
 1761              		@ link register save eliminated.
 972:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     FlagStatus reval = RESET;
 1762              		.loc 1 972 5 view .LVU472
 973:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     if((uint32_t)RESET != (ADC_STAT(adc_periph) & ADC_STAT_STIC)) {
 1763              		.loc 1 973 5 view .LVU473
 1764              		.loc 1 973 28 is_stmt 0 view .LVU474
 1765 0000 0368     		ldr	r3, [r0]
 1766              		.loc 1 973 7 view .LVU475
 1767 0002 13F0080F 		tst	r3, #8
 1768 0006 01D1     		bne	.L110
 972:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     FlagStatus reval = RESET;
 1769              		.loc 1 972 16 view .LVU476
 1770 0008 0020     		movs	r0, #0
 1771              	.LVL123:
 972:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     FlagStatus reval = RESET;
 1772              		.loc 1 972 16 view .LVU477
 1773 000a 7047     		bx	lr
 1774              	.LVL124:
 1775              	.L110:
 974:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****         reval = SET;
 1776              		.loc 1 974 15 view .LVU478
 1777 000c 0120     		movs	r0, #1
 1778              	.LVL125:
 975:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     }
 976:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     return reval;
 1779              		.loc 1 976 5 is_stmt 1 view .LVU479
 977:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c **** }
 1780              		.loc 1 977 1 is_stmt 0 view .LVU480
 1781 000e 7047     		bx	lr
 1782              		.cfi_endproc
 1783              	.LFE151:
 1785              		.section	.text.adc_interrupt_flag_get,"ax",%progbits
 1786              		.align	1
ARM GAS  /tmp/ccDPAW9U.s 			page 50


 1787              		.global	adc_interrupt_flag_get
 1788              		.syntax unified
 1789              		.thumb
 1790              		.thumb_func
 1792              	adc_interrupt_flag_get:
 1793              	.LVL126:
 1794              	.LFB152:
 978:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c **** 
 979:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c **** /*!
 980:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \brief      get the ADC interrupt bits
 981:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \param[in]  adc_periph: ADCx,x=0,1,2
 982:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \param[in]  adc_interrupt: the adc interrupt bits
 983:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****                 only one parameter can be selected which is shown as below:
 984:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \arg        ADC_INT_FLAG_WDE: analog watchdog interrupt
 985:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \arg        ADC_INT_FLAG_EOC: end of sequence conversion interrupt
 986:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \arg        ADC_INT_FLAG_EOIC: end of inserted sequence conversion interrupt
 987:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \arg        ADC_INT_FLAG_ROVF: routine data register overflow interrupt
 988:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \param[out] none
 989:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \retval     FlagStatus: SET or RESET
 990:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c **** */
 991:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c **** FlagStatus adc_interrupt_flag_get(uint32_t adc_periph, uint32_t adc_interrupt)
 992:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c **** {
 1795              		.loc 1 992 1 is_stmt 1 view -0
 1796              		.cfi_startproc
 1797              		@ args = 0, pretend = 0, frame = 0
 1798              		@ frame_needed = 0, uses_anonymous_args = 0
 1799              		@ link register save eliminated.
 993:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     FlagStatus interrupt_flag = RESET;
 1800              		.loc 1 993 5 view .LVU482
 994:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     uint32_t state;
 1801              		.loc 1 994 5 view .LVU483
 995:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     /* check the interrupt bits */
 996:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     switch(adc_interrupt) {
 1802              		.loc 1 996 5 view .LVU484
 1803 0000 0139     		subs	r1, r1, #1
 1804              	.LVL127:
 1805              		.loc 1 996 5 is_stmt 0 view .LVU485
 1806 0002 1F29     		cmp	r1, #31
 1807 0004 39D8     		bhi	.L118
 1808 0006 DFE801F0 		tbb	[pc, r1]
 1809              	.L114:
 1810 000a 10       		.byte	(.L117-.L114)/2
 1811 000b 1A       		.byte	(.L116-.L114)/2
 1812 000c 38       		.byte	(.L118-.L114)/2
 1813 000d 24       		.byte	(.L115-.L114)/2
 1814 000e 38       		.byte	(.L118-.L114)/2
 1815 000f 38       		.byte	(.L118-.L114)/2
 1816 0010 38       		.byte	(.L118-.L114)/2
 1817 0011 38       		.byte	(.L118-.L114)/2
 1818 0012 38       		.byte	(.L118-.L114)/2
 1819 0013 38       		.byte	(.L118-.L114)/2
 1820 0014 38       		.byte	(.L118-.L114)/2
 1821 0015 38       		.byte	(.L118-.L114)/2
 1822 0016 38       		.byte	(.L118-.L114)/2
 1823 0017 38       		.byte	(.L118-.L114)/2
 1824 0018 38       		.byte	(.L118-.L114)/2
 1825 0019 38       		.byte	(.L118-.L114)/2
ARM GAS  /tmp/ccDPAW9U.s 			page 51


 1826 001a 38       		.byte	(.L118-.L114)/2
 1827 001b 38       		.byte	(.L118-.L114)/2
 1828 001c 38       		.byte	(.L118-.L114)/2
 1829 001d 38       		.byte	(.L118-.L114)/2
 1830 001e 38       		.byte	(.L118-.L114)/2
 1831 001f 38       		.byte	(.L118-.L114)/2
 1832 0020 38       		.byte	(.L118-.L114)/2
 1833 0021 38       		.byte	(.L118-.L114)/2
 1834 0022 38       		.byte	(.L118-.L114)/2
 1835 0023 38       		.byte	(.L118-.L114)/2
 1836 0024 38       		.byte	(.L118-.L114)/2
 1837 0025 38       		.byte	(.L118-.L114)/2
 1838 0026 38       		.byte	(.L118-.L114)/2
 1839 0027 38       		.byte	(.L118-.L114)/2
 1840 0028 38       		.byte	(.L118-.L114)/2
 1841 0029 2E       		.byte	(.L113-.L114)/2
 1842              		.p2align 1
 1843              	.L117:
 997:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     case ADC_INT_FLAG_WDE:
 998:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****         /* get the ADC analog watchdog interrupt bits */
 999:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****         state = ADC_STAT(adc_periph) & ADC_STAT_WDE;
 1844              		.loc 1 999 9 is_stmt 1 view .LVU486
 1845              		.loc 1 999 17 is_stmt 0 view .LVU487
 1846 002a 0368     		ldr	r3, [r0]
 1847              		.loc 1 999 15 view .LVU488
 1848 002c 03F00103 		and	r3, r3, #1
 1849              	.LVL128:
1000:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****         if((ADC_CTL0(adc_periph) & ADC_CTL0_WDEIE) && state) {
 1850              		.loc 1 1000 9 is_stmt 1 view .LVU489
 1851              		.loc 1 1000 13 is_stmt 0 view .LVU490
 1852 0030 4268     		ldr	r2, [r0, #4]
 1853              		.loc 1 1000 11 view .LVU491
 1854 0032 12F0400F 		tst	r2, #64
 1855 0036 22D0     		beq	.L119
 1856              		.loc 1 1000 52 discriminator 1 view .LVU492
 1857 0038 1BBB     		cbnz	r3, .L120
 993:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     uint32_t state;
 1858              		.loc 1 993 16 view .LVU493
 1859 003a 0020     		movs	r0, #0
 1860              	.LVL129:
 993:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     uint32_t state;
 1861              		.loc 1 993 16 view .LVU494
 1862 003c 7047     		bx	lr
 1863              	.LVL130:
 1864              	.L116:
1001:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****             interrupt_flag = SET;
1002:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****         }
1003:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****         break;
1004:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     case ADC_INT_FLAG_EOC:
1005:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****         /* get the ADC end of sequence conversion interrupt bits */
1006:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****         state = ADC_STAT(adc_periph) & ADC_STAT_EOC;
 1865              		.loc 1 1006 9 is_stmt 1 view .LVU495
 1866              		.loc 1 1006 17 is_stmt 0 view .LVU496
 1867 003e 0368     		ldr	r3, [r0]
 1868              		.loc 1 1006 15 view .LVU497
 1869 0040 03F00203 		and	r3, r3, #2
 1870              	.LVL131:
ARM GAS  /tmp/ccDPAW9U.s 			page 52


1007:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****         if((ADC_CTL0(adc_periph) & ADC_CTL0_EOCIE) && state) {
 1871              		.loc 1 1007 9 is_stmt 1 view .LVU498
 1872              		.loc 1 1007 13 is_stmt 0 view .LVU499
 1873 0044 4268     		ldr	r2, [r0, #4]
 1874              		.loc 1 1007 11 view .LVU500
 1875 0046 12F0200F 		tst	r2, #32
 1876 004a 1CD0     		beq	.L121
 1877              		.loc 1 1007 52 discriminator 1 view .LVU501
 1878 004c EBB9     		cbnz	r3, .L122
 993:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     uint32_t state;
 1879              		.loc 1 993 16 view .LVU502
 1880 004e 0020     		movs	r0, #0
 1881              	.LVL132:
 993:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     uint32_t state;
 1882              		.loc 1 993 16 view .LVU503
 1883 0050 7047     		bx	lr
 1884              	.LVL133:
 1885              	.L115:
1008:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****             interrupt_flag = SET;
1009:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****         }
1010:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****         break;
1011:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     case ADC_INT_FLAG_EOIC:
1012:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****         /* get the ADC end of inserted sequence conversion interrupt bits */
1013:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****         state = ADC_STAT(adc_periph) & ADC_STAT_EOIC;
 1886              		.loc 1 1013 9 is_stmt 1 view .LVU504
 1887              		.loc 1 1013 17 is_stmt 0 view .LVU505
 1888 0052 0368     		ldr	r3, [r0]
 1889              		.loc 1 1013 15 view .LVU506
 1890 0054 03F00403 		and	r3, r3, #4
 1891              	.LVL134:
1014:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****         if((ADC_CTL0(adc_periph) & ADC_CTL0_EOICIE) && state) {
 1892              		.loc 1 1014 9 is_stmt 1 view .LVU507
 1893              		.loc 1 1014 13 is_stmt 0 view .LVU508
 1894 0058 4268     		ldr	r2, [r0, #4]
 1895              		.loc 1 1014 11 view .LVU509
 1896 005a 12F0800F 		tst	r2, #128
 1897 005e 16D0     		beq	.L123
 1898              		.loc 1 1014 53 discriminator 1 view .LVU510
 1899 0060 BBB9     		cbnz	r3, .L124
 993:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     uint32_t state;
 1900              		.loc 1 993 16 view .LVU511
 1901 0062 0020     		movs	r0, #0
 1902              	.LVL135:
 993:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     uint32_t state;
 1903              		.loc 1 993 16 view .LVU512
 1904 0064 7047     		bx	lr
 1905              	.LVL136:
 1906              	.L113:
1015:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****             interrupt_flag = SET;
1016:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****         }
1017:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****         break;
1018:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     case ADC_INT_FLAG_ROVF:
1019:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****         /* get the ADC routine data register overflow interrupt bits */
1020:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****         state = ADC_STAT(adc_periph) & ADC_STAT_ROVF;
 1907              		.loc 1 1020 9 is_stmt 1 view .LVU513
 1908              		.loc 1 1020 17 is_stmt 0 view .LVU514
 1909 0066 0368     		ldr	r3, [r0]
ARM GAS  /tmp/ccDPAW9U.s 			page 53


 1910              		.loc 1 1020 15 view .LVU515
 1911 0068 03F02003 		and	r3, r3, #32
 1912              	.LVL137:
1021:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****         if((ADC_CTL0(adc_periph) & ADC_CTL0_ROVFIE) && state) {
 1913              		.loc 1 1021 9 is_stmt 1 view .LVU516
 1914              		.loc 1 1021 13 is_stmt 0 view .LVU517
 1915 006c 4268     		ldr	r2, [r0, #4]
 1916              		.loc 1 1021 11 view .LVU518
 1917 006e 12F0806F 		tst	r2, #67108864
 1918 0072 10D0     		beq	.L125
 1919              		.loc 1 1021 53 discriminator 1 view .LVU519
 1920 0074 8BB9     		cbnz	r3, .L126
 993:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     uint32_t state;
 1921              		.loc 1 993 16 view .LVU520
 1922 0076 0020     		movs	r0, #0
 1923              	.LVL138:
 993:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     uint32_t state;
 1924              		.loc 1 993 16 view .LVU521
 1925 0078 7047     		bx	lr
 1926              	.LVL139:
 1927              	.L118:
 996:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     case ADC_INT_FLAG_WDE:
 1928              		.loc 1 996 5 view .LVU522
 1929 007a 0020     		movs	r0, #0
 1930              	.LVL140:
 996:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     case ADC_INT_FLAG_WDE:
 1931              		.loc 1 996 5 view .LVU523
 1932 007c 7047     		bx	lr
 1933              	.LVL141:
 1934              	.L119:
 993:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     uint32_t state;
 1935              		.loc 1 993 16 view .LVU524
 1936 007e 0020     		movs	r0, #0
 1937              	.LVL142:
 993:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     uint32_t state;
 1938              		.loc 1 993 16 view .LVU525
 1939 0080 7047     		bx	lr
 1940              	.LVL143:
 1941              	.L120:
1001:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****         }
 1942              		.loc 1 1001 28 view .LVU526
 1943 0082 0120     		movs	r0, #1
 1944              	.LVL144:
1001:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****         }
 1945              		.loc 1 1001 28 view .LVU527
 1946 0084 7047     		bx	lr
 1947              	.LVL145:
 1948              	.L121:
 993:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     uint32_t state;
 1949              		.loc 1 993 16 view .LVU528
 1950 0086 0020     		movs	r0, #0
 1951              	.LVL146:
 993:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     uint32_t state;
 1952              		.loc 1 993 16 view .LVU529
 1953 0088 7047     		bx	lr
 1954              	.LVL147:
 1955              	.L122:
ARM GAS  /tmp/ccDPAW9U.s 			page 54


1008:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****         }
 1956              		.loc 1 1008 28 view .LVU530
 1957 008a 0120     		movs	r0, #1
 1958              	.LVL148:
1008:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****         }
 1959              		.loc 1 1008 28 view .LVU531
 1960 008c 7047     		bx	lr
 1961              	.LVL149:
 1962              	.L123:
 993:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     uint32_t state;
 1963              		.loc 1 993 16 view .LVU532
 1964 008e 0020     		movs	r0, #0
 1965              	.LVL150:
 993:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     uint32_t state;
 1966              		.loc 1 993 16 view .LVU533
 1967 0090 7047     		bx	lr
 1968              	.LVL151:
 1969              	.L124:
1015:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****         }
 1970              		.loc 1 1015 28 view .LVU534
 1971 0092 0120     		movs	r0, #1
 1972              	.LVL152:
1015:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****         }
 1973              		.loc 1 1015 28 view .LVU535
 1974 0094 7047     		bx	lr
 1975              	.LVL153:
 1976              	.L125:
 993:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     uint32_t state;
 1977              		.loc 1 993 16 view .LVU536
 1978 0096 0020     		movs	r0, #0
 1979              	.LVL154:
 993:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     uint32_t state;
 1980              		.loc 1 993 16 view .LVU537
 1981 0098 7047     		bx	lr
 1982              	.LVL155:
 1983              	.L126:
1022:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****             interrupt_flag = SET;
 1984              		.loc 1 1022 28 view .LVU538
 1985 009a 0120     		movs	r0, #1
 1986              	.LVL156:
1023:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****         }
1024:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****         break;
1025:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     default:
1026:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****         break;
1027:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     }
1028:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     return interrupt_flag;
 1987              		.loc 1 1028 5 is_stmt 1 view .LVU539
1029:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c **** }
 1988              		.loc 1 1029 1 is_stmt 0 view .LVU540
 1989 009c 7047     		bx	lr
 1990              		.cfi_endproc
 1991              	.LFE152:
 1993              		.section	.text.adc_interrupt_flag_clear,"ax",%progbits
 1994              		.align	1
 1995              		.global	adc_interrupt_flag_clear
 1996              		.syntax unified
 1997              		.thumb
ARM GAS  /tmp/ccDPAW9U.s 			page 55


 1998              		.thumb_func
 2000              	adc_interrupt_flag_clear:
 2001              	.LVL157:
 2002              	.LFB153:
1030:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c **** 
1031:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c **** /*!
1032:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \brief      clear the ADC flag
1033:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \param[in]  adc_periph: ADCx,x=0,1,2
1034:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \param[in]  adc_interrupt: the adc status flag
1035:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****                 only one parameter can be selected which is shown as below:
1036:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \arg        ADC_INT_FLAG_WDE: analog watchdog interrupt
1037:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \arg        ADC_INT_FLAG_EOC: end of sequence conversion interrupt
1038:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \arg        ADC_INT_FLAG_EOIC: end of inserted sequence conversion interrupt
1039:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \arg        ADC_INT_FLAG_ROVF: routine data register overflow interrupt
1040:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \param[out] none
1041:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \retval     none
1042:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c **** */
1043:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c **** void adc_interrupt_flag_clear(uint32_t adc_periph, uint32_t adc_interrupt)
1044:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c **** {
 2003              		.loc 1 1044 1 is_stmt 1 view -0
 2004              		.cfi_startproc
 2005              		@ args = 0, pretend = 0, frame = 0
 2006              		@ frame_needed = 0, uses_anonymous_args = 0
 2007              		@ link register save eliminated.
1045:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     ADC_STAT(adc_periph) &= ~((uint32_t)adc_interrupt);
 2008              		.loc 1 1045 5 view .LVU542
 2009              		.loc 1 1045 26 is_stmt 0 view .LVU543
 2010 0000 0368     		ldr	r3, [r0]
 2011 0002 23EA0103 		bic	r3, r3, r1
 2012 0006 0360     		str	r3, [r0]
1046:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c **** }
 2013              		.loc 1 1046 1 view .LVU544
 2014 0008 7047     		bx	lr
 2015              		.cfi_endproc
 2016              	.LFE153:
 2018              		.section	.text.adc_interrupt_enable,"ax",%progbits
 2019              		.align	1
 2020              		.global	adc_interrupt_enable
 2021              		.syntax unified
 2022              		.thumb
 2023              		.thumb_func
 2025              	adc_interrupt_enable:
 2026              	.LVL158:
 2027              	.LFB154:
1047:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c **** 
1048:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c **** /*!
1049:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \brief      enable ADC interrupt
1050:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \param[in]  adc_periph: ADCx,x=0,1,2
1051:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \param[in]  adc_interrupt: the adc interrupt flag
1052:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****                 only one parameter can be selected which is shown as below:
1053:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \arg        ADC_INT_WDE: analog watchdog interrupt flag
1054:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \arg        ADC_INT_EOC: end of sequence conversion interrupt flag
1055:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \arg        ADC_INT_EOIC: end of inserted sequence conversion interrupt flag
1056:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \arg        ADC_INT_ROVF: routine data register overflow interrupt flag
1057:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \param[out] none
1058:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \retval     none
1059:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c **** */
ARM GAS  /tmp/ccDPAW9U.s 			page 56


1060:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c **** void adc_interrupt_enable(uint32_t adc_periph, uint32_t adc_interrupt)
1061:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c **** {
 2028              		.loc 1 1061 1 is_stmt 1 view -0
 2029              		.cfi_startproc
 2030              		@ args = 0, pretend = 0, frame = 0
 2031              		@ frame_needed = 0, uses_anonymous_args = 0
 2032              		@ link register save eliminated.
1062:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     switch(adc_interrupt) {
 2033              		.loc 1 1062 5 view .LVU546
 2034 0000 8029     		cmp	r1, #128
 2035 0002 18D0     		beq	.L129
 2036 0004 09D8     		bhi	.L130
 2037 0006 2029     		cmp	r1, #32
 2038 0008 10D0     		beq	.L131
 2039 000a 4029     		cmp	r1, #64
 2040 000c 04D1     		bne	.L135
1063:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     case ADC_INT_WDE:
1064:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****         /* enable analog watchdog interrupt */
1065:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****         ADC_CTL0(adc_periph) |= (uint32_t) ADC_CTL0_WDEIE;
 2041              		.loc 1 1065 9 view .LVU547
 2042              		.loc 1 1065 30 is_stmt 0 view .LVU548
 2043 000e 4368     		ldr	r3, [r0, #4]
 2044 0010 43F04003 		orr	r3, r3, #64
 2045 0014 4360     		str	r3, [r0, #4]
1066:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****         break;
 2046              		.loc 1 1066 9 is_stmt 1 view .LVU549
 2047 0016 7047     		bx	lr
 2048              	.L135:
 2049 0018 7047     		bx	lr
 2050              	.L130:
1062:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     switch(adc_interrupt) {
 2051              		.loc 1 1062 5 is_stmt 0 view .LVU550
 2052 001a B1F1806F 		cmp	r1, #67108864
 2053 001e 04D1     		bne	.L136
1067:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     case ADC_INT_EOC:
1068:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****         /* enable end of sequence conversion interrupt */
1069:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****         ADC_CTL0(adc_periph) |= (uint32_t) ADC_CTL0_EOCIE;
1070:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****         break;
1071:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     case ADC_INT_EOIC:
1072:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****         /* enable end of inserted sequence conversion interrupt */
1073:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****         ADC_CTL0(adc_periph) |= (uint32_t) ADC_CTL0_EOICIE;
1074:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****         break;
1075:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     case ADC_INT_ROVF:
1076:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****         ADC_CTL0(adc_periph) |= (uint32_t) ADC_CTL0_ROVFIE;
 2054              		.loc 1 1076 9 is_stmt 1 view .LVU551
 2055              		.loc 1 1076 30 is_stmt 0 view .LVU552
 2056 0020 4368     		ldr	r3, [r0, #4]
 2057 0022 43F08063 		orr	r3, r3, #67108864
 2058 0026 4360     		str	r3, [r0, #4]
1077:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****         break;
 2059              		.loc 1 1077 9 is_stmt 1 view .LVU553
1078:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     default:
1079:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****         break;
1080:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     }
1081:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c **** }
 2060              		.loc 1 1081 1 is_stmt 0 view .LVU554
 2061 0028 7047     		bx	lr
ARM GAS  /tmp/ccDPAW9U.s 			page 57


 2062              	.L136:
 2063              		.loc 1 1081 1 view .LVU555
 2064 002a 7047     		bx	lr
 2065              	.L131:
1069:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****         break;
 2066              		.loc 1 1069 9 is_stmt 1 view .LVU556
1069:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****         break;
 2067              		.loc 1 1069 30 is_stmt 0 view .LVU557
 2068 002c 4368     		ldr	r3, [r0, #4]
 2069 002e 43F02003 		orr	r3, r3, #32
 2070 0032 4360     		str	r3, [r0, #4]
1070:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     case ADC_INT_EOIC:
 2071              		.loc 1 1070 9 is_stmt 1 view .LVU558
 2072 0034 7047     		bx	lr
 2073              	.L129:
1073:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****         break;
 2074              		.loc 1 1073 9 view .LVU559
1073:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****         break;
 2075              		.loc 1 1073 30 is_stmt 0 view .LVU560
 2076 0036 4368     		ldr	r3, [r0, #4]
 2077 0038 43F08003 		orr	r3, r3, #128
 2078 003c 4360     		str	r3, [r0, #4]
1074:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     case ADC_INT_ROVF:
 2079              		.loc 1 1074 9 is_stmt 1 view .LVU561
 2080 003e 7047     		bx	lr
 2081              		.cfi_endproc
 2082              	.LFE154:
 2084              		.section	.text.adc_interrupt_disable,"ax",%progbits
 2085              		.align	1
 2086              		.global	adc_interrupt_disable
 2087              		.syntax unified
 2088              		.thumb
 2089              		.thumb_func
 2091              	adc_interrupt_disable:
 2092              	.LVL159:
 2093              	.LFB155:
1082:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c **** 
1083:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c **** /*!
1084:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \brief      disable ADC interrupt
1085:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \param[in]  adc_periph: ADCx,x=0,1,2
1086:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \param[in]  adc_flag: the adc interrupt flag
1087:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****                 only one parameter can be selected which is shown as below:
1088:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****       \arg      ADC_INT_WDE: analog watchdog interrupt flag
1089:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****       \arg      ADC_INT_EOC: end of sequence conversion interrupt flag
1090:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****       \arg      ADC_INT_EOIC: end of inserted sequence conversion interrupt flag
1091:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****       \arg      ADC_INT_ROVF: routine data register overflow interrupt flag
1092:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \param[out] none
1093:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \retval     none
1094:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c **** */
1095:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c **** void adc_interrupt_disable(uint32_t adc_periph, uint32_t adc_interrupt)
1096:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c **** {
 2094              		.loc 1 1096 1 view -0
 2095              		.cfi_startproc
 2096              		@ args = 0, pretend = 0, frame = 0
 2097              		@ frame_needed = 0, uses_anonymous_args = 0
 2098              		@ link register save eliminated.
1097:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     switch(adc_interrupt) {
ARM GAS  /tmp/ccDPAW9U.s 			page 58


 2099              		.loc 1 1097 5 view .LVU563
 2100 0000 8029     		cmp	r1, #128
 2101 0002 18D0     		beq	.L138
 2102 0004 09D8     		bhi	.L139
 2103 0006 2029     		cmp	r1, #32
 2104 0008 10D0     		beq	.L140
 2105 000a 4029     		cmp	r1, #64
 2106 000c 04D1     		bne	.L144
1098:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     /* select the interrupt source */
1099:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     case ADC_INT_WDE:
1100:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****         ADC_CTL0(adc_periph) &= ~((uint32_t)ADC_CTL0_WDEIE);
 2107              		.loc 1 1100 9 view .LVU564
 2108              		.loc 1 1100 30 is_stmt 0 view .LVU565
 2109 000e 4368     		ldr	r3, [r0, #4]
 2110 0010 23F04003 		bic	r3, r3, #64
 2111 0014 4360     		str	r3, [r0, #4]
1101:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****         break;
 2112              		.loc 1 1101 9 is_stmt 1 view .LVU566
 2113 0016 7047     		bx	lr
 2114              	.L144:
 2115 0018 7047     		bx	lr
 2116              	.L139:
1097:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     switch(adc_interrupt) {
 2117              		.loc 1 1097 5 is_stmt 0 view .LVU567
 2118 001a B1F1806F 		cmp	r1, #67108864
 2119 001e 04D1     		bne	.L145
1102:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     case ADC_INT_EOC:
1103:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****         ADC_CTL0(adc_periph) &= ~((uint32_t)ADC_CTL0_EOCIE);
1104:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****         break;
1105:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     case ADC_INT_EOIC:
1106:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****         ADC_CTL0(adc_periph) &= ~((uint32_t)ADC_CTL0_EOICIE);
1107:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****         break;
1108:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     case ADC_INT_ROVF:
1109:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****         ADC_CTL0(adc_periph) &= ~((uint32_t)ADC_CTL0_ROVFIE);
 2120              		.loc 1 1109 9 is_stmt 1 view .LVU568
 2121              		.loc 1 1109 30 is_stmt 0 view .LVU569
 2122 0020 4368     		ldr	r3, [r0, #4]
 2123 0022 23F08063 		bic	r3, r3, #67108864
 2124 0026 4360     		str	r3, [r0, #4]
1110:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****         break;
 2125              		.loc 1 1110 9 is_stmt 1 view .LVU570
1111:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     default:
1112:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****         break;
1113:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     }
1114:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c **** }
 2126              		.loc 1 1114 1 is_stmt 0 view .LVU571
 2127 0028 7047     		bx	lr
 2128              	.L145:
 2129              		.loc 1 1114 1 view .LVU572
 2130 002a 7047     		bx	lr
 2131              	.L140:
1103:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****         break;
 2132              		.loc 1 1103 9 is_stmt 1 view .LVU573
1103:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****         break;
 2133              		.loc 1 1103 30 is_stmt 0 view .LVU574
 2134 002c 4368     		ldr	r3, [r0, #4]
 2135 002e 23F02003 		bic	r3, r3, #32
ARM GAS  /tmp/ccDPAW9U.s 			page 59


 2136 0032 4360     		str	r3, [r0, #4]
1104:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     case ADC_INT_EOIC:
 2137              		.loc 1 1104 9 is_stmt 1 view .LVU575
 2138 0034 7047     		bx	lr
 2139              	.L138:
1106:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****         break;
 2140              		.loc 1 1106 9 view .LVU576
1106:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****         break;
 2141              		.loc 1 1106 30 is_stmt 0 view .LVU577
 2142 0036 4368     		ldr	r3, [r0, #4]
 2143 0038 23F08003 		bic	r3, r3, #128
 2144 003c 4360     		str	r3, [r0, #4]
1107:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     case ADC_INT_ROVF:
 2145              		.loc 1 1107 9 is_stmt 1 view .LVU578
 2146 003e 7047     		bx	lr
 2147              		.cfi_endproc
 2148              	.LFE155:
 2150              		.section	.text.adc_sync_mode_config,"ax",%progbits
 2151              		.align	1
 2152              		.global	adc_sync_mode_config
 2153              		.syntax unified
 2154              		.thumb
 2155              		.thumb_func
 2157              	adc_sync_mode_config:
 2158              	.LVL160:
 2159              	.LFB156:
1115:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c **** 
1116:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c **** /*!
1117:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \brief      configure the ADC sync mode
1118:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \param[in]  sync_mode: ADC sync mode
1119:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****                 only one parameter can be selected which is shown as below:
1120:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \arg        ADC_SYNC_MODE_INDEPENDENT: all the ADCs work independently
1121:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \arg        ADC_DAUL_ROUTINE_PARALLEL_INSERTED_PARALLEL: ADC0 and ADC1 work in combined routine
1122:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \arg        ADC_DAUL_ROUTINE_PARALLEL_INSERTED_ROTATION: ADC0 and ADC1 work in combined routine
1123:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \arg        ADC_DAUL_INSERTED_PARALLEL: ADC0 and ADC1 work in inserted parallel mode
1124:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \arg        ADC_DAUL_ROUTINE_PARALLEL: ADC0 and ADC1 work in routine parallel mode
1125:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \arg        ADC_DAUL_ROUTINE_FOLLOW_UP: ADC0 and ADC1 work in follow-up mode
1126:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \arg        ADC_DAUL_INSERTED_TRRIGGER_ROTATION: ADC0 and ADC1 work in trigger rotation mode
1127:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \arg        ADC_ALL_ROUTINE_PARALLEL_INSERTED_PARALLEL: all ADCs work in combined routine paral
1128:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \arg        ADC_ALL_ROUTINE_PARALLEL_INSERTED_ROTATION: all ADCs work in combined routine paral
1129:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \arg        ADC_ALL_INSERTED_PARALLEL: all ADCs work in inserted parallel mode
1130:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \arg        ADC_ALL_ROUTINE_PARALLEL: all ADCs work in routine parallel mode
1131:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \arg        ADC_ALL_ROUTINE_FOLLOW_UP: all ADCs work in follow-up mode
1132:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \arg        ADC_ALL_INSERTED_TRRIGGER_ROTATION: all ADCs work in trigger rotation mode
1133:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \param[out] none
1134:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \retval     none
1135:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c **** */
1136:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c **** void adc_sync_mode_config(uint32_t sync_mode)
1137:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c **** {
 2160              		.loc 1 1137 1 view -0
 2161              		.cfi_startproc
 2162              		@ args = 0, pretend = 0, frame = 0
 2163              		@ frame_needed = 0, uses_anonymous_args = 0
 2164              		@ link register save eliminated.
1138:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     ADC_SYNCCTL &= ~(ADC_SYNCCTL_SYNCM);
 2165              		.loc 1 1138 5 view .LVU580
 2166              		.loc 1 1138 17 is_stmt 0 view .LVU581
ARM GAS  /tmp/ccDPAW9U.s 			page 60


 2167 0000 064B     		ldr	r3, .L147
 2168 0002 D3F80413 		ldr	r1, [r3, #772]
 2169 0006 21F01F01 		bic	r1, r1, #31
 2170 000a C3F80413 		str	r1, [r3, #772]
1139:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     ADC_SYNCCTL |= sync_mode;
 2171              		.loc 1 1139 5 is_stmt 1 view .LVU582
 2172              		.loc 1 1139 17 is_stmt 0 view .LVU583
 2173 000e D3F80423 		ldr	r2, [r3, #772]
 2174 0012 0243     		orrs	r2, r2, r0
 2175 0014 C3F80423 		str	r2, [r3, #772]
1140:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c **** }
 2176              		.loc 1 1140 1 view .LVU584
 2177 0018 7047     		bx	lr
 2178              	.L148:
 2179 001a 00BF     		.align	2
 2180              	.L147:
 2181 001c 00200140 		.word	1073815552
 2182              		.cfi_endproc
 2183              	.LFE156:
 2185              		.section	.text.adc_sync_delay_config,"ax",%progbits
 2186              		.align	1
 2187              		.global	adc_sync_delay_config
 2188              		.syntax unified
 2189              		.thumb
 2190              		.thumb_func
 2192              	adc_sync_delay_config:
 2193              	.LVL161:
 2194              	.LFB157:
1141:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c **** 
1142:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c **** /*!
1143:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \brief      configure the delay between 2 sampling phases in ADC sync modes
1144:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \param[in]  sample_delay:  the delay between 2 sampling phases in ADC sync modes
1145:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****                 only one parameter can be selected which is shown as below:
1146:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****       \arg      ADC_SYNC_DELAY_xCYCLE: x=5..20,the delay between 2 sampling phases in ADC sync mode
1147:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \param[out] none
1148:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \retval     none
1149:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c **** */
1150:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c **** void adc_sync_delay_config(uint32_t sample_delay)
1151:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c **** {
 2195              		.loc 1 1151 1 is_stmt 1 view -0
 2196              		.cfi_startproc
 2197              		@ args = 0, pretend = 0, frame = 0
 2198              		@ frame_needed = 0, uses_anonymous_args = 0
 2199              		@ link register save eliminated.
1152:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     ADC_SYNCCTL &= ~(ADC_SYNCCTL_SYNCDLY);
 2200              		.loc 1 1152 5 view .LVU586
 2201              		.loc 1 1152 17 is_stmt 0 view .LVU587
 2202 0000 064B     		ldr	r3, .L150
 2203 0002 D3F80413 		ldr	r1, [r3, #772]
 2204 0006 21F47061 		bic	r1, r1, #3840
 2205 000a C3F80413 		str	r1, [r3, #772]
1153:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     ADC_SYNCCTL |= sample_delay;
 2206              		.loc 1 1153 5 is_stmt 1 view .LVU588
 2207              		.loc 1 1153 17 is_stmt 0 view .LVU589
 2208 000e D3F80423 		ldr	r2, [r3, #772]
 2209 0012 0243     		orrs	r2, r2, r0
 2210 0014 C3F80423 		str	r2, [r3, #772]
ARM GAS  /tmp/ccDPAW9U.s 			page 61


1154:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c **** }
 2211              		.loc 1 1154 1 view .LVU590
 2212 0018 7047     		bx	lr
 2213              	.L151:
 2214 001a 00BF     		.align	2
 2215              	.L150:
 2216 001c 00200140 		.word	1073815552
 2217              		.cfi_endproc
 2218              	.LFE157:
 2220              		.section	.text.adc_sync_dma_config,"ax",%progbits
 2221              		.align	1
 2222              		.global	adc_sync_dma_config
 2223              		.syntax unified
 2224              		.thumb
 2225              		.thumb_func
 2227              	adc_sync_dma_config:
 2228              	.LVL162:
 2229              	.LFB158:
1155:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c **** 
1156:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c **** /*!
1157:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \brief      configure ADC sync DMA mode selection
1158:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \param[in]  dma_mode:  ADC sync DMA mode
1159:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****                 only one parameter can be selected which is shown as below:
1160:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \arg        ADC_SYNC_DMA_DISABLE: ADC sync DMA disabled
1161:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \arg        ADC_SYNC_DMA_MODE0: ADC sync DMA mode 0
1162:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \arg        ADC_SYNC_DMA_MODE1: ADC sync DMA mode 1
1163:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \param[out] none
1164:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \retval     none
1165:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c **** */
1166:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c **** void adc_sync_dma_config(uint32_t dma_mode)
1167:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c **** {
 2230              		.loc 1 1167 1 is_stmt 1 view -0
 2231              		.cfi_startproc
 2232              		@ args = 0, pretend = 0, frame = 0
 2233              		@ frame_needed = 0, uses_anonymous_args = 0
 2234              		@ link register save eliminated.
1168:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     ADC_SYNCCTL &= ~(ADC_SYNCCTL_SYNCDMA);
 2235              		.loc 1 1168 5 view .LVU592
 2236              		.loc 1 1168 17 is_stmt 0 view .LVU593
 2237 0000 064B     		ldr	r3, .L153
 2238 0002 D3F80413 		ldr	r1, [r3, #772]
 2239 0006 21F44041 		bic	r1, r1, #49152
 2240 000a C3F80413 		str	r1, [r3, #772]
1169:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     ADC_SYNCCTL |= dma_mode;
 2241              		.loc 1 1169 5 is_stmt 1 view .LVU594
 2242              		.loc 1 1169 17 is_stmt 0 view .LVU595
 2243 000e D3F80423 		ldr	r2, [r3, #772]
 2244 0012 0243     		orrs	r2, r2, r0
 2245 0014 C3F80423 		str	r2, [r3, #772]
1170:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c **** }
 2246              		.loc 1 1170 1 view .LVU596
 2247 0018 7047     		bx	lr
 2248              	.L154:
 2249 001a 00BF     		.align	2
 2250              	.L153:
 2251 001c 00200140 		.word	1073815552
 2252              		.cfi_endproc
ARM GAS  /tmp/ccDPAW9U.s 			page 62


 2253              	.LFE158:
 2255              		.section	.text.adc_sync_dma_request_after_last_enable,"ax",%progbits
 2256              		.align	1
 2257              		.global	adc_sync_dma_request_after_last_enable
 2258              		.syntax unified
 2259              		.thumb
 2260              		.thumb_func
 2262              	adc_sync_dma_request_after_last_enable:
 2263              	.LFB159:
1171:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c **** 
1172:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c **** /*!
1173:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \brief      configure ADC sync DMA engine is disabled after the end of transfer signal from DMA
1174:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \param[in]  none
1175:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \param[out] none
1176:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \retval     none
1177:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c **** */
1178:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c **** void adc_sync_dma_request_after_last_enable(void)
1179:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c **** {
 2264              		.loc 1 1179 1 is_stmt 1 view -0
 2265              		.cfi_startproc
 2266              		@ args = 0, pretend = 0, frame = 0
 2267              		@ frame_needed = 0, uses_anonymous_args = 0
 2268              		@ link register save eliminated.
1180:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     ADC_SYNCCTL |= ADC_SYNCCTL_SYNCDDM;
 2269              		.loc 1 1180 5 view .LVU598
 2270              		.loc 1 1180 17 is_stmt 0 view .LVU599
 2271 0000 034A     		ldr	r2, .L156
 2272 0002 D2F80433 		ldr	r3, [r2, #772]
 2273 0006 43F40053 		orr	r3, r3, #8192
 2274 000a C2F80433 		str	r3, [r2, #772]
1181:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c **** }
 2275              		.loc 1 1181 1 view .LVU600
 2276 000e 7047     		bx	lr
 2277              	.L157:
 2278              		.align	2
 2279              	.L156:
 2280 0010 00200140 		.word	1073815552
 2281              		.cfi_endproc
 2282              	.LFE159:
 2284              		.section	.text.adc_sync_dma_request_after_last_disable,"ax",%progbits
 2285              		.align	1
 2286              		.global	adc_sync_dma_request_after_last_disable
 2287              		.syntax unified
 2288              		.thumb
 2289              		.thumb_func
 2291              	adc_sync_dma_request_after_last_disable:
 2292              	.LFB160:
1182:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c **** 
1183:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c **** /*!
1184:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \brief      configure ADC sync DMA engine issues requests according to the SYNCDMA bits
1185:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \param[in]  none
1186:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \param[out] none
1187:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \retval     none
1188:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c **** */
1189:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c **** void adc_sync_dma_request_after_last_disable(void)
1190:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c **** {
 2293              		.loc 1 1190 1 is_stmt 1 view -0
ARM GAS  /tmp/ccDPAW9U.s 			page 63


 2294              		.cfi_startproc
 2295              		@ args = 0, pretend = 0, frame = 0
 2296              		@ frame_needed = 0, uses_anonymous_args = 0
 2297              		@ link register save eliminated.
1191:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     ADC_SYNCCTL &= ~(ADC_SYNCCTL_SYNCDDM);
 2298              		.loc 1 1191 5 view .LVU602
 2299              		.loc 1 1191 17 is_stmt 0 view .LVU603
 2300 0000 034A     		ldr	r2, .L159
 2301 0002 D2F80433 		ldr	r3, [r2, #772]
 2302 0006 23F40053 		bic	r3, r3, #8192
 2303 000a C2F80433 		str	r3, [r2, #772]
1192:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c **** }
 2304              		.loc 1 1192 1 view .LVU604
 2305 000e 7047     		bx	lr
 2306              	.L160:
 2307              		.align	2
 2308              	.L159:
 2309 0010 00200140 		.word	1073815552
 2310              		.cfi_endproc
 2311              	.LFE160:
 2313              		.section	.text.adc_sync_routine_data_read,"ax",%progbits
 2314              		.align	1
 2315              		.global	adc_sync_routine_data_read
 2316              		.syntax unified
 2317              		.thumb
 2318              		.thumb_func
 2320              	adc_sync_routine_data_read:
 2321              	.LFB161:
1193:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c **** 
1194:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c **** /*!
1195:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \brief      read ADC sync routine data register
1196:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \param[in]  none
1197:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \param[out] none
1198:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     \retval     sync routine data
1199:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c **** */
1200:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c **** uint32_t adc_sync_routine_data_read(void)
1201:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c **** {
 2322              		.loc 1 1201 1 is_stmt 1 view -0
 2323              		.cfi_startproc
 2324              		@ args = 0, pretend = 0, frame = 0
 2325              		@ frame_needed = 0, uses_anonymous_args = 0
 2326              		@ link register save eliminated.
1202:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c ****     return (uint32_t)ADC_SYNCDATA;
 2327              		.loc 1 1202 5 view .LVU606
 2328              		.loc 1 1202 12 is_stmt 0 view .LVU607
 2329 0000 014B     		ldr	r3, .L162
 2330 0002 D3F80803 		ldr	r0, [r3, #776]
1203:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_adc.c **** }
 2331              		.loc 1 1203 1 view .LVU608
 2332 0006 7047     		bx	lr
 2333              	.L163:
 2334              		.align	2
 2335              	.L162:
 2336 0008 00200140 		.word	1073815552
 2337              		.cfi_endproc
 2338              	.LFE161:
 2340              		.text
ARM GAS  /tmp/ccDPAW9U.s 			page 64


 2341              	.Letext0:
 2342              		.file 2 "/home/funtime/arm_gcc/gcc-arm-none-eabi-10.3-2021.10/arm-none-eabi/include/machine/_defau
 2343              		.file 3 "/home/funtime/arm_gcc/gcc-arm-none-eabi-10.3-2021.10/arm-none-eabi/include/sys/_stdint.h"
 2344              		.file 4 "Core/Inc/gd32f4xx.h"
 2345              		.file 5 "Drivers/GD32_F470_STD_Driver/Include/gd32f4xx_rcu.h"
ARM GAS  /tmp/ccDPAW9U.s 			page 65


DEFINED SYMBOLS
                            *ABS*:0000000000000000 gd32f4xx_adc.c
     /tmp/ccDPAW9U.s:20     .text.adc_deinit:0000000000000000 $t
     /tmp/ccDPAW9U.s:26     .text.adc_deinit:0000000000000000 adc_deinit
     /tmp/ccDPAW9U.s:52     .text.adc_clock_config:0000000000000000 $t
     /tmp/ccDPAW9U.s:58     .text.adc_clock_config:0000000000000000 adc_clock_config
     /tmp/ccDPAW9U.s:82     .text.adc_clock_config:000000000000001c $d
     /tmp/ccDPAW9U.s:87     .text.adc_special_function_config:0000000000000000 $t
     /tmp/ccDPAW9U.s:93     .text.adc_special_function_config:0000000000000000 adc_special_function_config
     /tmp/ccDPAW9U.s:171    .text.adc_data_alignment_config:0000000000000000 $t
     /tmp/ccDPAW9U.s:177    .text.adc_data_alignment_config:0000000000000000 adc_data_alignment_config
     /tmp/ccDPAW9U.s:206    .text.adc_enable:0000000000000000 $t
     /tmp/ccDPAW9U.s:212    .text.adc_enable:0000000000000000 adc_enable
     /tmp/ccDPAW9U.s:238    .text.adc_disable:0000000000000000 $t
     /tmp/ccDPAW9U.s:244    .text.adc_disable:0000000000000000 adc_disable
     /tmp/ccDPAW9U.s:263    .text.adc_calibration_enable:0000000000000000 $t
     /tmp/ccDPAW9U.s:269    .text.adc_calibration_enable:0000000000000000 adc_calibration_enable
     /tmp/ccDPAW9U.s:312    .text.adc_channel_16_to_18:0000000000000000 $t
     /tmp/ccDPAW9U.s:318    .text.adc_channel_16_to_18:0000000000000000 adc_channel_16_to_18
     /tmp/ccDPAW9U.s:379    .text.adc_channel_16_to_18:0000000000000058 $d
     /tmp/ccDPAW9U.s:384    .text.adc_resolution_config:0000000000000000 $t
     /tmp/ccDPAW9U.s:390    .text.adc_resolution_config:0000000000000000 adc_resolution_config
     /tmp/ccDPAW9U.s:414    .text.adc_oversample_mode_config:0000000000000000 $t
     /tmp/ccDPAW9U.s:420    .text.adc_oversample_mode_config:0000000000000000 adc_oversample_mode_config
     /tmp/ccDPAW9U.s:470    .text.adc_oversample_mode_enable:0000000000000000 $t
     /tmp/ccDPAW9U.s:476    .text.adc_oversample_mode_enable:0000000000000000 adc_oversample_mode_enable
     /tmp/ccDPAW9U.s:495    .text.adc_oversample_mode_disable:0000000000000000 $t
     /tmp/ccDPAW9U.s:501    .text.adc_oversample_mode_disable:0000000000000000 adc_oversample_mode_disable
     /tmp/ccDPAW9U.s:520    .text.adc_dma_mode_enable:0000000000000000 $t
     /tmp/ccDPAW9U.s:526    .text.adc_dma_mode_enable:0000000000000000 adc_dma_mode_enable
     /tmp/ccDPAW9U.s:545    .text.adc_dma_mode_disable:0000000000000000 $t
     /tmp/ccDPAW9U.s:551    .text.adc_dma_mode_disable:0000000000000000 adc_dma_mode_disable
     /tmp/ccDPAW9U.s:570    .text.adc_dma_request_after_last_enable:0000000000000000 $t
     /tmp/ccDPAW9U.s:576    .text.adc_dma_request_after_last_enable:0000000000000000 adc_dma_request_after_last_enable
     /tmp/ccDPAW9U.s:595    .text.adc_dma_request_after_last_disable:0000000000000000 $t
     /tmp/ccDPAW9U.s:601    .text.adc_dma_request_after_last_disable:0000000000000000 adc_dma_request_after_last_disable
     /tmp/ccDPAW9U.s:620    .text.adc_discontinuous_mode_config:0000000000000000 $t
     /tmp/ccDPAW9U.s:626    .text.adc_discontinuous_mode_config:0000000000000000 adc_discontinuous_mode_config
     /tmp/ccDPAW9U.s:692    .text.adc_channel_length_config:0000000000000000 $t
     /tmp/ccDPAW9U.s:698    .text.adc_channel_length_config:0000000000000000 adc_channel_length_config
     /tmp/ccDPAW9U.s:769    .text.adc_routine_channel_config:0000000000000000 $t
     /tmp/ccDPAW9U.s:775    .text.adc_routine_channel_config:0000000000000000 adc_routine_channel_config
     /tmp/ccDPAW9U.s:960    .text.adc_inserted_channel_config:0000000000000000 $t
     /tmp/ccDPAW9U.s:966    .text.adc_inserted_channel_config:0000000000000000 adc_inserted_channel_config
     /tmp/ccDPAW9U.s:1101   .text.adc_inserted_channel_offset_config:0000000000000000 $t
     /tmp/ccDPAW9U.s:1107   .text.adc_inserted_channel_offset_config:0000000000000000 adc_inserted_channel_offset_config
     /tmp/ccDPAW9U.s:1152   .text.adc_external_trigger_source_config:0000000000000000 $t
     /tmp/ccDPAW9U.s:1158   .text.adc_external_trigger_source_config:0000000000000000 adc_external_trigger_source_config
     /tmp/ccDPAW9U.s:1208   .text.adc_external_trigger_config:0000000000000000 $t
     /tmp/ccDPAW9U.s:1214   .text.adc_external_trigger_config:0000000000000000 adc_external_trigger_config
     /tmp/ccDPAW9U.s:1264   .text.adc_software_trigger_enable:0000000000000000 $t
     /tmp/ccDPAW9U.s:1270   .text.adc_software_trigger_enable:0000000000000000 adc_software_trigger_enable
     /tmp/ccDPAW9U.s:1305   .text.adc_end_of_conversion_config:0000000000000000 $t
     /tmp/ccDPAW9U.s:1311   .text.adc_end_of_conversion_config:0000000000000000 adc_end_of_conversion_config
     /tmp/ccDPAW9U.s:1345   .text.adc_routine_data_read:0000000000000000 $t
     /tmp/ccDPAW9U.s:1351   .text.adc_routine_data_read:0000000000000000 adc_routine_data_read
     /tmp/ccDPAW9U.s:1370   .text.adc_inserted_data_read:0000000000000000 $t
ARM GAS  /tmp/ccDPAW9U.s 			page 66


     /tmp/ccDPAW9U.s:1376   .text.adc_inserted_data_read:0000000000000000 adc_inserted_data_read
     /tmp/ccDPAW9U.s:1390   .text.adc_inserted_data_read:0000000000000008 $d
     /tmp/ccDPAW9U.s:1394   .text.adc_inserted_data_read:000000000000000c $t
     /tmp/ccDPAW9U.s:1443   .text.adc_watchdog_single_channel_disable:0000000000000000 $t
     /tmp/ccDPAW9U.s:1449   .text.adc_watchdog_single_channel_disable:0000000000000000 adc_watchdog_single_channel_disable
     /tmp/ccDPAW9U.s:1468   .text.adc_watchdog_single_channel_enable:0000000000000000 $t
     /tmp/ccDPAW9U.s:1474   .text.adc_watchdog_single_channel_enable:0000000000000000 adc_watchdog_single_channel_enable
     /tmp/ccDPAW9U.s:1503   .text.adc_watchdog_sequence_channel_enable:0000000000000000 $t
     /tmp/ccDPAW9U.s:1509   .text.adc_watchdog_sequence_channel_enable:0000000000000000 adc_watchdog_sequence_channel_enable
     /tmp/ccDPAW9U.s:1562   .text.adc_watchdog_disable:0000000000000000 $t
     /tmp/ccDPAW9U.s:1568   .text.adc_watchdog_disable:0000000000000000 adc_watchdog_disable
     /tmp/ccDPAW9U.s:1615   .text.adc_watchdog_threshold_config:0000000000000000 $t
     /tmp/ccDPAW9U.s:1621   .text.adc_watchdog_threshold_config:0000000000000000 adc_watchdog_threshold_config
     /tmp/ccDPAW9U.s:1647   .text.adc_flag_get:0000000000000000 $t
     /tmp/ccDPAW9U.s:1653   .text.adc_flag_get:0000000000000000 adc_flag_get
     /tmp/ccDPAW9U.s:1685   .text.adc_flag_clear:0000000000000000 $t
     /tmp/ccDPAW9U.s:1691   .text.adc_flag_clear:0000000000000000 adc_flag_clear
     /tmp/ccDPAW9U.s:1710   .text.adc_routine_software_startconv_flag_get:0000000000000000 $t
     /tmp/ccDPAW9U.s:1716   .text.adc_routine_software_startconv_flag_get:0000000000000000 adc_routine_software_startconv_flag_get
     /tmp/ccDPAW9U.s:1748   .text.adc_inserted_software_startconv_flag_get:0000000000000000 $t
     /tmp/ccDPAW9U.s:1754   .text.adc_inserted_software_startconv_flag_get:0000000000000000 adc_inserted_software_startconv_flag_get
     /tmp/ccDPAW9U.s:1786   .text.adc_interrupt_flag_get:0000000000000000 $t
     /tmp/ccDPAW9U.s:1792   .text.adc_interrupt_flag_get:0000000000000000 adc_interrupt_flag_get
     /tmp/ccDPAW9U.s:1810   .text.adc_interrupt_flag_get:000000000000000a $d
     /tmp/ccDPAW9U.s:1842   .text.adc_interrupt_flag_get:000000000000002a $t
     /tmp/ccDPAW9U.s:1994   .text.adc_interrupt_flag_clear:0000000000000000 $t
     /tmp/ccDPAW9U.s:2000   .text.adc_interrupt_flag_clear:0000000000000000 adc_interrupt_flag_clear
     /tmp/ccDPAW9U.s:2019   .text.adc_interrupt_enable:0000000000000000 $t
     /tmp/ccDPAW9U.s:2025   .text.adc_interrupt_enable:0000000000000000 adc_interrupt_enable
     /tmp/ccDPAW9U.s:2085   .text.adc_interrupt_disable:0000000000000000 $t
     /tmp/ccDPAW9U.s:2091   .text.adc_interrupt_disable:0000000000000000 adc_interrupt_disable
     /tmp/ccDPAW9U.s:2151   .text.adc_sync_mode_config:0000000000000000 $t
     /tmp/ccDPAW9U.s:2157   .text.adc_sync_mode_config:0000000000000000 adc_sync_mode_config
     /tmp/ccDPAW9U.s:2181   .text.adc_sync_mode_config:000000000000001c $d
     /tmp/ccDPAW9U.s:2186   .text.adc_sync_delay_config:0000000000000000 $t
     /tmp/ccDPAW9U.s:2192   .text.adc_sync_delay_config:0000000000000000 adc_sync_delay_config
     /tmp/ccDPAW9U.s:2216   .text.adc_sync_delay_config:000000000000001c $d
     /tmp/ccDPAW9U.s:2221   .text.adc_sync_dma_config:0000000000000000 $t
     /tmp/ccDPAW9U.s:2227   .text.adc_sync_dma_config:0000000000000000 adc_sync_dma_config
     /tmp/ccDPAW9U.s:2251   .text.adc_sync_dma_config:000000000000001c $d
     /tmp/ccDPAW9U.s:2256   .text.adc_sync_dma_request_after_last_enable:0000000000000000 $t
     /tmp/ccDPAW9U.s:2262   .text.adc_sync_dma_request_after_last_enable:0000000000000000 adc_sync_dma_request_after_last_enable
     /tmp/ccDPAW9U.s:2280   .text.adc_sync_dma_request_after_last_enable:0000000000000010 $d
     /tmp/ccDPAW9U.s:2285   .text.adc_sync_dma_request_after_last_disable:0000000000000000 $t
     /tmp/ccDPAW9U.s:2291   .text.adc_sync_dma_request_after_last_disable:0000000000000000 adc_sync_dma_request_after_last_disable
     /tmp/ccDPAW9U.s:2309   .text.adc_sync_dma_request_after_last_disable:0000000000000010 $d
     /tmp/ccDPAW9U.s:2314   .text.adc_sync_routine_data_read:0000000000000000 $t
     /tmp/ccDPAW9U.s:2320   .text.adc_sync_routine_data_read:0000000000000000 adc_sync_routine_data_read
     /tmp/ccDPAW9U.s:2336   .text.adc_sync_routine_data_read:0000000000000008 $d

UNDEFINED SYMBOLS
rcu_periph_reset_enable
rcu_periph_reset_disable
