
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//free_clang_-O1:     file format elf64-littleaarch64


Disassembly of section .init:

00000000004010f0 <.init>:
  4010f0:	stp	x29, x30, [sp, #-16]!
  4010f4:	mov	x29, sp
  4010f8:	bl	401330 <ferror@plt+0x60>
  4010fc:	ldp	x29, x30, [sp], #16
  401100:	ret

Disassembly of section .plt:

0000000000401110 <_exit@plt-0x20>:
  401110:	stp	x16, x30, [sp, #-16]!
  401114:	adrp	x16, 416000 <ferror@plt+0x14d30>
  401118:	ldr	x17, [x16, #4088]
  40111c:	add	x16, x16, #0xff8
  401120:	br	x17
  401124:	nop
  401128:	nop
  40112c:	nop

0000000000401130 <_exit@plt>:
  401130:	adrp	x16, 417000 <ferror@plt+0x15d30>
  401134:	ldr	x17, [x16]
  401138:	add	x16, x16, #0x0
  40113c:	br	x17

0000000000401140 <fputs@plt>:
  401140:	adrp	x16, 417000 <ferror@plt+0x15d30>
  401144:	ldr	x17, [x16, #8]
  401148:	add	x16, x16, #0x8
  40114c:	br	x17

0000000000401150 <exit@plt>:
  401150:	adrp	x16, 417000 <ferror@plt+0x15d30>
  401154:	ldr	x17, [x16, #16]
  401158:	add	x16, x16, #0x10
  40115c:	br	x17

0000000000401160 <error@plt>:
  401160:	adrp	x16, 417000 <ferror@plt+0x15d30>
  401164:	ldr	x17, [x16, #24]
  401168:	add	x16, x16, #0x18
  40116c:	br	x17

0000000000401170 <strtod@plt>:
  401170:	adrp	x16, 417000 <ferror@plt+0x15d30>
  401174:	ldr	x17, [x16, #32]
  401178:	add	x16, x16, #0x20
  40117c:	br	x17

0000000000401180 <meminfo@plt>:
  401180:	adrp	x16, 417000 <ferror@plt+0x15d30>
  401184:	ldr	x17, [x16, #40]
  401188:	add	x16, x16, #0x28
  40118c:	br	x17

0000000000401190 <__cxa_atexit@plt>:
  401190:	adrp	x16, 417000 <ferror@plt+0x15d30>
  401194:	ldr	x17, [x16, #48]
  401198:	add	x16, x16, #0x30
  40119c:	br	x17

00000000004011a0 <__fpending@plt>:
  4011a0:	adrp	x16, 417000 <ferror@plt+0x15d30>
  4011a4:	ldr	x17, [x16, #56]
  4011a8:	add	x16, x16, #0x38
  4011ac:	br	x17

00000000004011b0 <snprintf@plt>:
  4011b0:	adrp	x16, 417000 <ferror@plt+0x15d30>
  4011b4:	ldr	x17, [x16, #64]
  4011b8:	add	x16, x16, #0x40
  4011bc:	br	x17

00000000004011c0 <fclose@plt>:
  4011c0:	adrp	x16, 417000 <ferror@plt+0x15d30>
  4011c4:	ldr	x17, [x16, #72]
  4011c8:	add	x16, x16, #0x48
  4011cc:	br	x17

00000000004011d0 <bindtextdomain@plt>:
  4011d0:	adrp	x16, 417000 <ferror@plt+0x15d30>
  4011d4:	ldr	x17, [x16, #80]
  4011d8:	add	x16, x16, #0x50
  4011dc:	br	x17

00000000004011e0 <__libc_start_main@plt>:
  4011e0:	adrp	x16, 417000 <ferror@plt+0x15d30>
  4011e4:	ldr	x17, [x16, #88]
  4011e8:	add	x16, x16, #0x58
  4011ec:	br	x17

00000000004011f0 <__gmon_start__@plt>:
  4011f0:	adrp	x16, 417000 <ferror@plt+0x15d30>
  4011f4:	ldr	x17, [x16, #96]
  4011f8:	add	x16, x16, #0x60
  4011fc:	br	x17

0000000000401200 <abort@plt>:
  401200:	adrp	x16, 417000 <ferror@plt+0x15d30>
  401204:	ldr	x17, [x16, #104]
  401208:	add	x16, x16, #0x68
  40120c:	br	x17

0000000000401210 <textdomain@plt>:
  401210:	adrp	x16, 417000 <ferror@plt+0x15d30>
  401214:	ldr	x17, [x16, #112]
  401218:	add	x16, x16, #0x70
  40121c:	br	x17

0000000000401220 <getopt_long@plt>:
  401220:	adrp	x16, 417000 <ferror@plt+0x15d30>
  401224:	ldr	x17, [x16, #120]
  401228:	add	x16, x16, #0x78
  40122c:	br	x17

0000000000401230 <__ctype_b_loc@plt>:
  401230:	adrp	x16, 417000 <ferror@plt+0x15d30>
  401234:	ldr	x17, [x16, #128]
  401238:	add	x16, x16, #0x80
  40123c:	br	x17

0000000000401240 <strtol@plt>:
  401240:	adrp	x16, 417000 <ferror@plt+0x15d30>
  401244:	ldr	x17, [x16, #136]
  401248:	add	x16, x16, #0x88
  40124c:	br	x17

0000000000401250 <fflush@plt>:
  401250:	adrp	x16, 417000 <ferror@plt+0x15d30>
  401254:	ldr	x17, [x16, #144]
  401258:	add	x16, x16, #0x90
  40125c:	br	x17

0000000000401260 <usleep@plt>:
  401260:	adrp	x16, 417000 <ferror@plt+0x15d30>
  401264:	ldr	x17, [x16, #152]
  401268:	add	x16, x16, #0x98
  40126c:	br	x17

0000000000401270 <dcgettext@plt>:
  401270:	adrp	x16, 417000 <ferror@plt+0x15d30>
  401274:	ldr	x17, [x16, #160]
  401278:	add	x16, x16, #0xa0
  40127c:	br	x17

0000000000401280 <printf@plt>:
  401280:	adrp	x16, 417000 <ferror@plt+0x15d30>
  401284:	ldr	x17, [x16, #168]
  401288:	add	x16, x16, #0xa8
  40128c:	br	x17

0000000000401290 <__errno_location@plt>:
  401290:	adrp	x16, 417000 <ferror@plt+0x15d30>
  401294:	ldr	x17, [x16, #176]
  401298:	add	x16, x16, #0xb0
  40129c:	br	x17

00000000004012a0 <putchar@plt>:
  4012a0:	adrp	x16, 417000 <ferror@plt+0x15d30>
  4012a4:	ldr	x17, [x16, #184]
  4012a8:	add	x16, x16, #0xb8
  4012ac:	br	x17

00000000004012b0 <fprintf@plt>:
  4012b0:	adrp	x16, 417000 <ferror@plt+0x15d30>
  4012b4:	ldr	x17, [x16, #192]
  4012b8:	add	x16, x16, #0xc0
  4012bc:	br	x17

00000000004012c0 <setlocale@plt>:
  4012c0:	adrp	x16, 417000 <ferror@plt+0x15d30>
  4012c4:	ldr	x17, [x16, #200]
  4012c8:	add	x16, x16, #0xc8
  4012cc:	br	x17

00000000004012d0 <ferror@plt>:
  4012d0:	adrp	x16, 417000 <ferror@plt+0x15d30>
  4012d4:	ldr	x17, [x16, #208]
  4012d8:	add	x16, x16, #0xd0
  4012dc:	br	x17

Disassembly of section .text:

00000000004012e0 <.text>:
  4012e0:	mov	x29, #0x0                   	// #0
  4012e4:	mov	x30, #0x0                   	// #0
  4012e8:	mov	x5, x0
  4012ec:	ldr	x1, [sp]
  4012f0:	add	x2, sp, #0x8
  4012f4:	mov	x6, sp
  4012f8:	movz	x0, #0x0, lsl #48
  4012fc:	movk	x0, #0x0, lsl #32
  401300:	movk	x0, #0x40, lsl #16
  401304:	movk	x0, #0x1464
  401308:	movz	x3, #0x0, lsl #48
  40130c:	movk	x3, #0x0, lsl #32
  401310:	movk	x3, #0x40, lsl #16
  401314:	movk	x3, #0x53f8
  401318:	movz	x4, #0x0, lsl #48
  40131c:	movk	x4, #0x0, lsl #32
  401320:	movk	x4, #0x40, lsl #16
  401324:	movk	x4, #0x5478
  401328:	bl	4011e0 <__libc_start_main@plt>
  40132c:	bl	401200 <abort@plt>
  401330:	adrp	x0, 416000 <ferror@plt+0x14d30>
  401334:	ldr	x0, [x0, #4064]
  401338:	cbz	x0, 401340 <ferror@plt+0x70>
  40133c:	b	4011f0 <__gmon_start__@plt>
  401340:	ret
  401344:	adrp	x0, 417000 <ferror@plt+0x15d30>
  401348:	add	x0, x0, #0xe8
  40134c:	adrp	x1, 417000 <ferror@plt+0x15d30>
  401350:	add	x1, x1, #0xe8
  401354:	cmp	x0, x1
  401358:	b.eq	40138c <ferror@plt+0xbc>  // b.none
  40135c:	stp	x29, x30, [sp, #-32]!
  401360:	mov	x29, sp
  401364:	adrp	x0, 405000 <ferror@plt+0x3d30>
  401368:	ldr	x0, [x0, #1192]
  40136c:	str	x0, [sp, #24]
  401370:	mov	x1, x0
  401374:	cbz	x1, 401384 <ferror@plt+0xb4>
  401378:	adrp	x0, 417000 <ferror@plt+0x15d30>
  40137c:	add	x0, x0, #0xe8
  401380:	blr	x1
  401384:	ldp	x29, x30, [sp], #32
  401388:	ret
  40138c:	ret
  401390:	adrp	x0, 417000 <ferror@plt+0x15d30>
  401394:	add	x0, x0, #0xe8
  401398:	adrp	x1, 417000 <ferror@plt+0x15d30>
  40139c:	add	x1, x1, #0xe8
  4013a0:	sub	x0, x0, x1
  4013a4:	lsr	x1, x0, #63
  4013a8:	add	x0, x1, x0, asr #3
  4013ac:	cmp	xzr, x0, asr #1
  4013b0:	b.eq	4013e8 <ferror@plt+0x118>  // b.none
  4013b4:	stp	x29, x30, [sp, #-32]!
  4013b8:	mov	x29, sp
  4013bc:	asr	x1, x0, #1
  4013c0:	adrp	x0, 405000 <ferror@plt+0x3d30>
  4013c4:	ldr	x0, [x0, #1200]
  4013c8:	str	x0, [sp, #24]
  4013cc:	mov	x2, x0
  4013d0:	cbz	x2, 4013e0 <ferror@plt+0x110>
  4013d4:	adrp	x0, 417000 <ferror@plt+0x15d30>
  4013d8:	add	x0, x0, #0xe8
  4013dc:	blr	x2
  4013e0:	ldp	x29, x30, [sp], #32
  4013e4:	ret
  4013e8:	ret
  4013ec:	adrp	x0, 417000 <ferror@plt+0x15d30>
  4013f0:	ldrb	w0, [x0, #384]
  4013f4:	cbnz	w0, 401418 <ferror@plt+0x148>
  4013f8:	stp	x29, x30, [sp, #-16]!
  4013fc:	mov	x29, sp
  401400:	bl	401344 <ferror@plt+0x74>
  401404:	adrp	x0, 417000 <ferror@plt+0x15d30>
  401408:	mov	w1, #0x1                   	// #1
  40140c:	strb	w1, [x0, #384]
  401410:	ldp	x29, x30, [sp], #16
  401414:	ret
  401418:	ret
  40141c:	stp	x29, x30, [sp, #-16]!
  401420:	mov	x29, sp
  401424:	bl	401390 <ferror@plt+0xc0>
  401428:	ldp	x29, x30, [sp], #16
  40142c:	ret
  401430:	cbz	w1, 40145c <ferror@plt+0x18c>
  401434:	str	d8, [sp, #-32]!
  401438:	sub	w1, w1, #0x1
  40143c:	stp	x29, x30, [sp, #16]
  401440:	mov	x29, sp
  401444:	ucvtf	d8, w0
  401448:	bl	401430 <ferror@plt+0x160>
  40144c:	ldp	x29, x30, [sp, #16]
  401450:	fmul	d0, d0, d8
  401454:	ldr	d8, [sp], #32
  401458:	ret
  40145c:	fmov	d0, #1.000000000000000000e+00
  401460:	ret
  401464:	sub	sp, sp, #0x120
  401468:	adrp	x8, 417000 <ferror@plt+0x15d30>
  40146c:	ldr	x8, [x8, #336]
  401470:	stp	x20, x19, [sp, #272]
  401474:	mov	x20, x1
  401478:	adrp	x1, 405000 <ferror@plt+0x3d30>
  40147c:	stp	x29, x30, [sp, #192]
  401480:	stp	x22, x21, [sp, #256]
  401484:	add	x29, sp, #0xb0
  401488:	mov	w21, w0
  40148c:	adrp	x9, 417000 <ferror@plt+0x15d30>
  401490:	add	x1, x1, #0xf00
  401494:	mov	w0, #0x6                   	// #6
  401498:	str	d8, [sp, #176]
  40149c:	stp	x28, x27, [sp, #208]
  4014a0:	stp	x26, x25, [sp, #224]
  4014a4:	stp	x24, x23, [sp, #240]
  4014a8:	str	wzr, [x29, #12]
  4014ac:	str	x8, [x9, #240]
  4014b0:	bl	4012c0 <setlocale@plt>
  4014b4:	adrp	x19, 405000 <ferror@plt+0x3d30>
  4014b8:	add	x19, x19, #0x92c
  4014bc:	adrp	x1, 405000 <ferror@plt+0x3d30>
  4014c0:	add	x1, x1, #0x936
  4014c4:	mov	x0, x19
  4014c8:	bl	4011d0 <bindtextdomain@plt>
  4014cc:	mov	x0, x19
  4014d0:	bl	401210 <textdomain@plt>
  4014d4:	adrp	x0, 402000 <ferror@plt+0xd30>
  4014d8:	add	x0, x0, #0x600
  4014dc:	bl	405480 <ferror@plt+0x41b0>
  4014e0:	mov	w27, #0x2400                	// #9216
  4014e4:	adrp	x22, 405000 <ferror@plt+0x3d30>
  4014e8:	adrp	x23, 405000 <ferror@plt+0x3d30>
  4014ec:	adrp	x25, 405000 <ferror@plt+0x3d30>
  4014f0:	adrp	x28, 405000 <ferror@plt+0x3d30>
  4014f4:	mov	x24, #0x848000000000        	// #145685290680320
  4014f8:	mov	w19, wzr
  4014fc:	mov	w26, wzr
  401500:	movk	w27, #0x4974, lsl #16
  401504:	add	x22, x22, #0x948
  401508:	add	x23, x23, #0x620
  40150c:	add	x25, x25, #0x4b8
  401510:	add	x28, x28, #0x956
  401514:	movk	x24, #0x412e, lsl #48
  401518:	fmov	s8, #1.000000000000000000e+00
  40151c:	stur	xzr, [x29, #-16]
  401520:	mov	w0, w21
  401524:	mov	x1, x20
  401528:	mov	x2, x22
  40152c:	mov	x3, x23
  401530:	mov	x4, xzr
  401534:	bl	401220 <getopt_long@plt>
  401538:	sub	w8, w0, #0x56
  40153c:	cmp	w8, #0xb2
  401540:	b.hi	40171c <ferror@plt+0x44c>  // b.pmore
  401544:	adr	x9, 401554 <ferror@plt+0x284>
  401548:	ldrh	w10, [x25, x8, lsl #1]
  40154c:	add	x9, x9, x10, lsl #2
  401550:	br	x9
  401554:	add	x0, x29, #0xc
  401558:	bl	401ccc <ferror@plt+0x9fc>
  40155c:	mov	w26, #0x1                   	// #1
  401560:	b	401520 <ferror@plt+0x250>
  401564:	add	x0, x29, #0xc
  401568:	bl	401ccc <ferror@plt+0x9fc>
  40156c:	mov	w26, #0x3                   	// #3
  401570:	b	401520 <ferror@plt+0x250>
  401574:	add	x0, x29, #0xc
  401578:	bl	401ccc <ferror@plt+0x9fc>
  40157c:	orr	w19, w19, #0x20
  401580:	mov	w26, #0x3                   	// #3
  401584:	b	401520 <ferror@plt+0x250>
  401588:	orr	w19, w19, #0x2
  40158c:	b	401520 <ferror@plt+0x250>
  401590:	orr	w19, w19, #0x10
  401594:	b	401520 <ferror@plt+0x250>
  401598:	add	x0, x29, #0xc
  40159c:	bl	401ccc <ferror@plt+0x9fc>
  4015a0:	orr	w19, w19, #0x20
  4015a4:	mov	w26, #0x6                   	// #6
  4015a8:	b	401520 <ferror@plt+0x250>
  4015ac:	adrp	x8, 417000 <ferror@plt+0x15d30>
  4015b0:	mov	x24, x28
  4015b4:	ldr	x28, [x8, #256]
  4015b8:	adrp	x1, 405000 <ferror@plt+0x3d30>
  4015bc:	mov	w2, #0x5                   	// #5
  4015c0:	mov	x0, xzr
  4015c4:	add	x1, x1, #0x99b
  4015c8:	orr	w19, w19, #0xc0
  4015cc:	bl	401270 <dcgettext@plt>
  4015d0:	mov	x1, x0
  4015d4:	mov	x0, x28
  4015d8:	mov	x28, x24
  4015dc:	mov	x24, #0x848000000000        	// #145685290680320
  4015e0:	movk	x24, #0x412e, lsl #48
  4015e4:	bl	40221c <ferror@plt+0xf4c>
  4015e8:	cmp	w0, #0x0
  4015ec:	stur	x0, [x29, #-16]
  4015f0:	b.gt	401520 <ferror@plt+0x250>
  4015f4:	adrp	x1, 405000 <ferror@plt+0x3d30>
  4015f8:	mov	w2, #0x5                   	// #5
  4015fc:	mov	x0, xzr
  401600:	add	x1, x1, #0x9ba
  401604:	bl	401270 <dcgettext@plt>
  401608:	adrp	x8, 417000 <ferror@plt+0x15d30>
  40160c:	ldr	x3, [x8, #256]
  401610:	mov	x2, x0
  401614:	mov	w0, #0x1                   	// #1
  401618:	mov	w1, #0x22                  	// #34
  40161c:	bl	401160 <error@plt>
  401620:	b	401520 <ferror@plt+0x250>
  401624:	add	x0, x29, #0xc
  401628:	bl	401ccc <ferror@plt+0x9fc>
  40162c:	mov	w26, #0x4                   	// #4
  401630:	b	401520 <ferror@plt+0x250>
  401634:	add	x0, x29, #0xc
  401638:	bl	401ccc <ferror@plt+0x9fc>
  40163c:	mov	w26, #0x2                   	// #2
  401640:	b	401520 <ferror@plt+0x250>
  401644:	orr	w19, w19, #0x20
  401648:	b	401520 <ferror@plt+0x250>
  40164c:	add	x0, x29, #0xc
  401650:	bl	401ccc <ferror@plt+0x9fc>
  401654:	orr	w19, w19, #0x20
  401658:	mov	w26, #0x4                   	// #4
  40165c:	b	401520 <ferror@plt+0x250>
  401660:	add	x0, x29, #0xc
  401664:	bl	401ccc <ferror@plt+0x9fc>
  401668:	mov	w26, #0x6                   	// #6
  40166c:	b	401520 <ferror@plt+0x250>
  401670:	orr	w19, w19, #0x4
  401674:	b	401520 <ferror@plt+0x250>
  401678:	orr	w19, w19, #0x40
  40167c:	bl	401290 <__errno_location@plt>
  401680:	str	wzr, [x0]
  401684:	adrp	x8, 417000 <ferror@plt+0x15d30>
  401688:	ldr	x0, [x8, #256]
  40168c:	mov	x1, x28
  401690:	bl	402350 <ferror@plt+0x1080>
  401694:	fmov	d1, x24
  401698:	fmul	d0, d0, d1
  40169c:	fcvt	s0, d0
  4016a0:	fcmp	s0, s8
  4016a4:	fmov	w27, s0
  4016a8:	b.pl	401520 <ferror@plt+0x250>  // b.nfrst
  4016ac:	adrp	x1, 405000 <ferror@plt+0x3d30>
  4016b0:	mov	w2, #0x5                   	// #5
  4016b4:	mov	x0, xzr
  4016b8:	add	x1, x1, #0x96e
  4016bc:	bl	401270 <dcgettext@plt>
  4016c0:	adrp	x8, 417000 <ferror@plt+0x15d30>
  4016c4:	ldr	x3, [x8, #256]
  4016c8:	mov	x2, x0
  4016cc:	mov	w0, #0x1                   	// #1
  4016d0:	mov	w1, wzr
  4016d4:	bl	401160 <error@plt>
  4016d8:	b	401520 <ferror@plt+0x250>
  4016dc:	orr	w19, w19, #0x8
  4016e0:	b	401520 <ferror@plt+0x250>
  4016e4:	add	x0, x29, #0xc
  4016e8:	bl	401ccc <ferror@plt+0x9fc>
  4016ec:	orr	w19, w19, #0x20
  4016f0:	mov	w26, #0x2                   	// #2
  4016f4:	b	401520 <ferror@plt+0x250>
  4016f8:	add	x0, x29, #0xc
  4016fc:	bl	401ccc <ferror@plt+0x9fc>
  401700:	orr	w19, w19, #0x20
  401704:	mov	w26, #0x5                   	// #5
  401708:	b	401520 <ferror@plt+0x250>
  40170c:	add	x0, x29, #0xc
  401710:	bl	401ccc <ferror@plt+0x9fc>
  401714:	mov	w26, #0x5                   	// #5
  401718:	b	401520 <ferror@plt+0x250>
  40171c:	cmn	w0, #0x1
  401720:	b.ne	401c84 <ferror@plt+0x9b4>  // b.any
  401724:	fmov	s0, w27
  401728:	fcvtzu	w8, s0
  40172c:	str	w8, [x29, #8]
  401730:	mov	w21, w26
  401734:	adrp	x22, 405000 <ferror@plt+0x3d30>
  401738:	adrp	x25, 405000 <ferror@plt+0x3d30>
  40173c:	adrp	x26, 417000 <ferror@plt+0x15d30>
  401740:	add	x22, x22, #0xaa8
  401744:	add	x25, x25, #0xab2
  401748:	add	x26, x26, #0x181
  40174c:	bfi	x21, x27, #32, #32
  401750:	adrp	x28, 417000 <ferror@plt+0x15d30>
  401754:	adrp	x23, 417000 <ferror@plt+0x15d30>
  401758:	bl	401180 <meminfo@plt>
  40175c:	adrp	x8, 405000 <ferror@plt+0x3d30>
  401760:	adrp	x9, 405000 <ferror@plt+0x3d30>
  401764:	tst	w19, #0x8
  401768:	add	x8, x8, #0xa58
  40176c:	add	x9, x9, #0x9fc
  401770:	csel	x1, x9, x8, ne  // ne = any
  401774:	mov	w2, #0x5                   	// #5
  401778:	mov	x0, xzr
  40177c:	bl	401270 <dcgettext@plt>
  401780:	bl	401280 <printf@plt>
  401784:	mov	w0, #0xa                   	// #10
  401788:	bl	4012a0 <putchar@plt>
  40178c:	adrp	x1, 405000 <ferror@plt+0x3d30>
  401790:	mov	w2, #0x5                   	// #5
  401794:	mov	x0, xzr
  401798:	add	x1, x1, #0xaad
  40179c:	bl	401270 <dcgettext@plt>
  4017a0:	mov	x1, x0
  4017a4:	mov	x0, x22
  4017a8:	mov	x24, x22
  4017ac:	bl	401280 <printf@plt>
  4017b0:	adrp	x8, 417000 <ferror@plt+0x15d30>
  4017b4:	ldr	x0, [x8, #376]
  4017b8:	ldur	x8, [x29, #-16]
  4017bc:	mov	w1, w19
  4017c0:	mov	x2, x21
  4017c4:	mov	w27, w8
  4017c8:	ldur	x8, [x29, #-24]
  4017cc:	and	x8, x8, #0xffffffff00000000
  4017d0:	orr	x3, x8, x27
  4017d4:	stur	x3, [x29, #-24]
  4017d8:	bl	402014 <ferror@plt+0xd44>
  4017dc:	mov	x0, x25
  4017e0:	mov	x1, x26
  4017e4:	bl	401280 <printf@plt>
  4017e8:	adrp	x8, 417000 <ferror@plt+0x15d30>
  4017ec:	ldr	x0, [x8, #328]
  4017f0:	ldur	x8, [x29, #-32]
  4017f4:	mov	w1, w19
  4017f8:	mov	x2, x21
  4017fc:	and	x8, x8, #0xffffffff00000000
  401800:	orr	x3, x8, x27
  401804:	stur	x3, [x29, #-32]
  401808:	bl	402014 <ferror@plt+0xd44>
  40180c:	mov	x0, x25
  401810:	mov	x1, x26
  401814:	bl	401280 <printf@plt>
  401818:	adrp	x8, 417000 <ferror@plt+0x15d30>
  40181c:	ldr	x0, [x8, #352]
  401820:	ldur	x8, [x29, #-40]
  401824:	mov	w1, w19
  401828:	mov	x2, x21
  40182c:	and	x8, x8, #0xffffffff00000000
  401830:	orr	x3, x8, x27
  401834:	stur	x3, [x29, #-40]
  401838:	bl	402014 <ferror@plt+0xd44>
  40183c:	mov	x0, x25
  401840:	mov	x1, x26
  401844:	bl	401280 <printf@plt>
  401848:	adrp	x8, 417000 <ferror@plt+0x15d30>
  40184c:	ldr	x0, [x8, #304]
  401850:	ldur	x8, [x29, #-48]
  401854:	mov	w1, w19
  401858:	mov	x2, x21
  40185c:	and	x8, x8, #0xffffffff00000000
  401860:	orr	x3, x8, x27
  401864:	stur	x3, [x29, #-48]
  401868:	bl	402014 <ferror@plt+0xd44>
  40186c:	mov	x0, x25
  401870:	mov	x1, x26
  401874:	bl	401280 <printf@plt>
  401878:	adrp	x8, 417000 <ferror@plt+0x15d30>
  40187c:	ldr	x0, [x8, #272]
  401880:	tbz	w19, #3, 4018c8 <ferror@plt+0x5f8>
  401884:	ldr	x8, [sp, #88]
  401888:	mov	w1, w19
  40188c:	mov	x2, x21
  401890:	and	x8, x8, #0xffffffff00000000
  401894:	orr	x3, x8, x27
  401898:	str	x3, [sp, #88]
  40189c:	bl	402014 <ferror@plt+0xd44>
  4018a0:	mov	x0, x25
  4018a4:	mov	x1, x26
  4018a8:	bl	401280 <printf@plt>
  4018ac:	adrp	x8, 417000 <ferror@plt+0x15d30>
  4018b0:	ldr	x0, [x8, #320]
  4018b4:	ldr	x8, [sp, #56]
  4018b8:	and	x8, x8, #0xffffffff00000000
  4018bc:	orr	x3, x8, x27
  4018c0:	str	x3, [sp, #56]
  4018c4:	b	4018e4 <ferror@plt+0x614>
  4018c8:	adrp	x8, 417000 <ferror@plt+0x15d30>
  4018cc:	ldr	x9, [sp, #32]
  4018d0:	ldr	x8, [x8, #320]
  4018d4:	and	x9, x9, #0xffffffff00000000
  4018d8:	orr	x3, x9, x27
  4018dc:	add	x0, x8, x0
  4018e0:	str	x3, [sp, #32]
  4018e4:	mov	w1, w19
  4018e8:	mov	x2, x21
  4018ec:	bl	402014 <ferror@plt+0xd44>
  4018f0:	mov	x0, x25
  4018f4:	mov	x1, x26
  4018f8:	bl	401280 <printf@plt>
  4018fc:	adrp	x8, 417000 <ferror@plt+0x15d30>
  401900:	ldr	x0, [x8, #288]
  401904:	ldur	x8, [x29, #-56]
  401908:	mov	w1, w19
  40190c:	mov	x2, x21
  401910:	and	x8, x8, #0xffffffff00000000
  401914:	orr	x3, x8, x27
  401918:	stur	x3, [x29, #-56]
  40191c:	bl	402014 <ferror@plt+0xd44>
  401920:	mov	x0, x25
  401924:	mov	x1, x26
  401928:	bl	401280 <printf@plt>
  40192c:	mov	w0, #0xa                   	// #10
  401930:	bl	4012a0 <putchar@plt>
  401934:	tbnz	w19, #2, 401940 <ferror@plt+0x670>
  401938:	mov	x22, x24
  40193c:	b	401abc <ferror@plt+0x7ec>
  401940:	adrp	x1, 405000 <ferror@plt+0x3d30>
  401944:	mov	w2, #0x5                   	// #5
  401948:	mov	x0, xzr
  40194c:	add	x1, x1, #0xab8
  401950:	bl	401270 <dcgettext@plt>
  401954:	mov	x1, x0
  401958:	mov	x0, x24
  40195c:	mov	x22, x24
  401960:	bl	401280 <printf@plt>
  401964:	ldr	x8, [sp, #80]
  401968:	adrp	x20, 417000 <ferror@plt+0x15d30>
  40196c:	ldr	x0, [x20, #368]
  401970:	mov	w1, w19
  401974:	and	x8, x8, #0xffffffff00000000
  401978:	orr	x3, x8, x27
  40197c:	mov	x2, x21
  401980:	str	x3, [sp, #80]
  401984:	bl	402014 <ferror@plt+0xd44>
  401988:	mov	x0, x25
  40198c:	mov	x1, x26
  401990:	bl	401280 <printf@plt>
  401994:	ldr	x8, [x20, #368]
  401998:	adrp	x20, 417000 <ferror@plt+0x15d30>
  40199c:	ldr	x10, [sp, #72]
  4019a0:	ldr	x9, [x20, #232]
  4019a4:	mov	w1, w19
  4019a8:	mov	x2, x21
  4019ac:	and	x10, x10, #0xffffffff00000000
  4019b0:	sub	x0, x8, x9
  4019b4:	orr	x3, x10, x27
  4019b8:	str	x3, [sp, #72]
  4019bc:	bl	402014 <ferror@plt+0xd44>
  4019c0:	mov	x0, x25
  4019c4:	mov	x1, x26
  4019c8:	bl	401280 <printf@plt>
  4019cc:	ldr	x8, [sp, #64]
  4019d0:	ldr	x0, [x20, #232]
  4019d4:	mov	w1, w19
  4019d8:	mov	x2, x21
  4019dc:	and	x8, x8, #0xffffffff00000000
  4019e0:	orr	x3, x8, x27
  4019e4:	str	x3, [sp, #64]
  4019e8:	bl	402014 <ferror@plt+0xd44>
  4019ec:	mov	x0, x25
  4019f0:	mov	x1, x26
  4019f4:	bl	401280 <printf@plt>
  4019f8:	mov	w0, #0xa                   	// #10
  4019fc:	bl	4012a0 <putchar@plt>
  401a00:	adrp	x1, 405000 <ferror@plt+0x3d30>
  401a04:	mov	w2, #0x5                   	// #5
  401a08:	mov	x0, xzr
  401a0c:	add	x1, x1, #0xabd
  401a10:	bl	401270 <dcgettext@plt>
  401a14:	mov	x1, x0
  401a18:	mov	x0, x24
  401a1c:	bl	401280 <printf@plt>
  401a20:	ldr	x8, [sp, #48]
  401a24:	adrp	x20, 417000 <ferror@plt+0x15d30>
  401a28:	ldr	x0, [x20, #312]
  401a2c:	mov	w1, w19
  401a30:	and	x8, x8, #0xffffffff00000000
  401a34:	orr	x3, x8, x27
  401a38:	mov	x2, x21
  401a3c:	str	x3, [sp, #48]
  401a40:	bl	402014 <ferror@plt+0xd44>
  401a44:	mov	x0, x25
  401a48:	mov	x1, x26
  401a4c:	bl	401280 <printf@plt>
  401a50:	ldr	x8, [x20, #312]
  401a54:	adrp	x20, 417000 <ferror@plt+0x15d30>
  401a58:	ldr	x10, [sp, #40]
  401a5c:	ldr	x9, [x20, #280]
  401a60:	mov	w1, w19
  401a64:	mov	x2, x21
  401a68:	and	x10, x10, #0xffffffff00000000
  401a6c:	sub	x0, x8, x9
  401a70:	orr	x3, x10, x27
  401a74:	str	x3, [sp, #40]
  401a78:	bl	402014 <ferror@plt+0xd44>
  401a7c:	mov	x0, x25
  401a80:	mov	x1, x26
  401a84:	bl	401280 <printf@plt>
  401a88:	ldr	x8, [sp, #24]
  401a8c:	ldr	x0, [x20, #280]
  401a90:	mov	w1, w19
  401a94:	mov	x2, x21
  401a98:	and	x8, x8, #0xffffffff00000000
  401a9c:	orr	x3, x8, x27
  401aa0:	str	x3, [sp, #24]
  401aa4:	bl	402014 <ferror@plt+0xd44>
  401aa8:	mov	x0, x25
  401aac:	mov	x1, x26
  401ab0:	bl	401280 <printf@plt>
  401ab4:	mov	w0, #0xa                   	// #10
  401ab8:	bl	4012a0 <putchar@plt>
  401abc:	adrp	x1, 405000 <ferror@plt+0x3d30>
  401ac0:	mov	w2, #0x5                   	// #5
  401ac4:	mov	x0, xzr
  401ac8:	add	x1, x1, #0xac3
  401acc:	bl	401270 <dcgettext@plt>
  401ad0:	mov	x1, x0
  401ad4:	mov	x0, x22
  401ad8:	bl	401280 <printf@plt>
  401adc:	ldur	x8, [x29, #-64]
  401ae0:	adrp	x20, 417000 <ferror@plt+0x15d30>
  401ae4:	ldr	x0, [x20, #360]
  401ae8:	mov	w1, w19
  401aec:	and	x8, x8, #0xffffffff00000000
  401af0:	orr	x3, x8, x27
  401af4:	mov	x2, x21
  401af8:	stur	x3, [x29, #-64]
  401afc:	bl	402014 <ferror@plt+0xd44>
  401b00:	mov	x0, x25
  401b04:	mov	x1, x26
  401b08:	bl	401280 <printf@plt>
  401b0c:	ldur	x8, [x29, #-72]
  401b10:	ldr	x0, [x28, #296]
  401b14:	mov	w1, w19
  401b18:	mov	x2, x21
  401b1c:	and	x8, x8, #0xffffffff00000000
  401b20:	orr	x3, x8, x27
  401b24:	stur	x3, [x29, #-72]
  401b28:	bl	402014 <ferror@plt+0xd44>
  401b2c:	mov	x0, x25
  401b30:	mov	x1, x26
  401b34:	bl	401280 <printf@plt>
  401b38:	ldur	x8, [x29, #-80]
  401b3c:	ldr	x0, [x23, #344]
  401b40:	mov	w1, w19
  401b44:	mov	x2, x21
  401b48:	and	x8, x8, #0xffffffff00000000
  401b4c:	orr	x3, x8, x27
  401b50:	stur	x3, [x29, #-80]
  401b54:	bl	402014 <ferror@plt+0xd44>
  401b58:	mov	x0, x25
  401b5c:	mov	x1, x26
  401b60:	bl	401280 <printf@plt>
  401b64:	mov	w0, #0xa                   	// #10
  401b68:	bl	4012a0 <putchar@plt>
  401b6c:	tbz	w19, #4, 401c40 <ferror@plt+0x970>
  401b70:	adrp	x1, 405000 <ferror@plt+0x3d30>
  401b74:	mov	w2, #0x5                   	// #5
  401b78:	mov	x0, xzr
  401b7c:	add	x1, x1, #0xac9
  401b80:	bl	401270 <dcgettext@plt>
  401b84:	mov	x1, x0
  401b88:	mov	x0, x22
  401b8c:	bl	401280 <printf@plt>
  401b90:	adrp	x8, 417000 <ferror@plt+0x15d30>
  401b94:	ldr	x10, [sp, #16]
  401b98:	ldr	x8, [x8, #376]
  401b9c:	ldr	x9, [x20, #360]
  401ba0:	mov	w1, w19
  401ba4:	and	x10, x10, #0xffffffff00000000
  401ba8:	orr	x3, x10, x27
  401bac:	add	x0, x9, x8
  401bb0:	mov	x2, x21
  401bb4:	str	x3, [sp, #16]
  401bb8:	bl	402014 <ferror@plt+0xd44>
  401bbc:	mov	x0, x25
  401bc0:	mov	x1, x26
  401bc4:	bl	401280 <printf@plt>
  401bc8:	adrp	x8, 417000 <ferror@plt+0x15d30>
  401bcc:	ldr	x10, [sp, #8]
  401bd0:	ldr	x8, [x8, #328]
  401bd4:	ldr	x9, [x28, #296]
  401bd8:	mov	w1, w19
  401bdc:	and	x10, x10, #0xffffffff00000000
  401be0:	orr	x3, x10, x27
  401be4:	add	x0, x9, x8
  401be8:	mov	x2, x21
  401bec:	str	x3, [sp, #8]
  401bf0:	bl	402014 <ferror@plt+0xd44>
  401bf4:	mov	x0, x25
  401bf8:	mov	x1, x26
  401bfc:	bl	401280 <printf@plt>
  401c00:	adrp	x8, 417000 <ferror@plt+0x15d30>
  401c04:	ldr	x10, [sp]
  401c08:	ldr	x8, [x8, #352]
  401c0c:	ldr	x9, [x23, #344]
  401c10:	mov	w1, w19
  401c14:	and	x10, x10, #0xffffffff00000000
  401c18:	orr	x3, x10, x27
  401c1c:	add	x0, x9, x8
  401c20:	mov	x2, x21
  401c24:	str	x3, [sp]
  401c28:	bl	402014 <ferror@plt+0xd44>
  401c2c:	mov	x0, x25
  401c30:	mov	x1, x26
  401c34:	bl	401280 <printf@plt>
  401c38:	mov	w0, #0xa                   	// #10
  401c3c:	bl	4012a0 <putchar@plt>
  401c40:	adrp	x8, 417000 <ferror@plt+0x15d30>
  401c44:	ldr	x0, [x8, #264]
  401c48:	bl	401250 <fflush@plt>
  401c4c:	tbz	w19, #7, 401c60 <ferror@plt+0x990>
  401c50:	ldur	x8, [x29, #-16]
  401c54:	subs	w8, w8, #0x1
  401c58:	stur	x8, [x29, #-16]
  401c5c:	b.le	401c7c <ferror@plt+0x9ac>
  401c60:	mov	x22, x24
  401c64:	tbz	w19, #6, 401c7c <ferror@plt+0x9ac>
  401c68:	mov	w0, #0xa                   	// #10
  401c6c:	bl	4012a0 <putchar@plt>
  401c70:	ldr	w0, [x29, #8]
  401c74:	bl	401260 <usleep@plt>
  401c78:	b	401758 <ferror@plt+0x488>
  401c7c:	mov	w0, wzr
  401c80:	bl	401150 <exit@plt>
  401c84:	adrp	x8, 417000 <ferror@plt+0x15d30>
  401c88:	ldr	x0, [x8, #248]
  401c8c:	bl	401d1c <ferror@plt+0xa4c>
  401c90:	adrp	x1, 405000 <ferror@plt+0x3d30>
  401c94:	add	x1, x1, #0x9df
  401c98:	mov	w2, #0x5                   	// #5
  401c9c:	mov	x0, xzr
  401ca0:	bl	401270 <dcgettext@plt>
  401ca4:	adrp	x8, 417000 <ferror@plt+0x15d30>
  401ca8:	ldr	x1, [x8, #336]
  401cac:	adrp	x2, 405000 <ferror@plt+0x3d30>
  401cb0:	add	x2, x2, #0x9eb
  401cb4:	bl	401280 <printf@plt>
  401cb8:	mov	w0, wzr
  401cbc:	bl	401150 <exit@plt>
  401cc0:	adrp	x8, 417000 <ferror@plt+0x15d30>
  401cc4:	ldr	x0, [x8, #264]
  401cc8:	bl	401d1c <ferror@plt+0xa4c>
  401ccc:	stp	x29, x30, [sp, #-32]!
  401cd0:	ldr	w8, [x0]
  401cd4:	str	x19, [sp, #16]
  401cd8:	mov	x19, x0
  401cdc:	mov	x29, sp
  401ce0:	cbz	w8, 401d08 <ferror@plt+0xa38>
  401ce4:	adrp	x1, 405000 <ferror@plt+0x3d30>
  401ce8:	add	x1, x1, #0xad0
  401cec:	mov	w2, #0x5                   	// #5
  401cf0:	mov	x0, xzr
  401cf4:	bl	401270 <dcgettext@plt>
  401cf8:	mov	x2, x0
  401cfc:	mov	w0, #0x1                   	// #1
  401d00:	mov	w1, wzr
  401d04:	bl	401160 <error@plt>
  401d08:	mov	w8, #0x1                   	// #1
  401d0c:	str	w8, [x19]
  401d10:	ldr	x19, [sp, #16]
  401d14:	ldp	x29, x30, [sp], #32
  401d18:	ret
  401d1c:	stp	x29, x30, [sp, #-32]!
  401d20:	adrp	x1, 405000 <ferror@plt+0x3d30>
  401d24:	str	x19, [sp, #16]
  401d28:	mov	x19, x0
  401d2c:	add	x1, x1, #0xafa
  401d30:	mov	w2, #0x5                   	// #5
  401d34:	mov	x0, xzr
  401d38:	mov	x29, sp
  401d3c:	bl	401270 <dcgettext@plt>
  401d40:	mov	x1, x19
  401d44:	bl	401140 <fputs@plt>
  401d48:	adrp	x1, 405000 <ferror@plt+0x3d30>
  401d4c:	add	x1, x1, #0xb03
  401d50:	mov	w2, #0x5                   	// #5
  401d54:	mov	x0, xzr
  401d58:	bl	401270 <dcgettext@plt>
  401d5c:	adrp	x8, 417000 <ferror@plt+0x15d30>
  401d60:	ldr	x2, [x8, #336]
  401d64:	mov	x1, x0
  401d68:	mov	x0, x19
  401d6c:	bl	4012b0 <fprintf@plt>
  401d70:	adrp	x1, 405000 <ferror@plt+0x3d30>
  401d74:	add	x1, x1, #0xb12
  401d78:	mov	w2, #0x5                   	// #5
  401d7c:	mov	x0, xzr
  401d80:	bl	401270 <dcgettext@plt>
  401d84:	mov	x1, x19
  401d88:	bl	401140 <fputs@plt>
  401d8c:	adrp	x1, 405000 <ferror@plt+0x3d30>
  401d90:	add	x1, x1, #0xb1d
  401d94:	mov	w2, #0x5                   	// #5
  401d98:	mov	x0, xzr
  401d9c:	bl	401270 <dcgettext@plt>
  401da0:	mov	x1, x19
  401da4:	bl	401140 <fputs@plt>
  401da8:	adrp	x1, 405000 <ferror@plt+0x3d30>
  401dac:	add	x1, x1, #0xb48
  401db0:	mov	w2, #0x5                   	// #5
  401db4:	mov	x0, xzr
  401db8:	bl	401270 <dcgettext@plt>
  401dbc:	mov	x1, x19
  401dc0:	bl	401140 <fputs@plt>
  401dc4:	adrp	x1, 405000 <ferror@plt+0x3d30>
  401dc8:	add	x1, x1, #0xb77
  401dcc:	mov	w2, #0x5                   	// #5
  401dd0:	mov	x0, xzr
  401dd4:	bl	401270 <dcgettext@plt>
  401dd8:	mov	x1, x19
  401ddc:	bl	401140 <fputs@plt>
  401de0:	adrp	x1, 405000 <ferror@plt+0x3d30>
  401de4:	add	x1, x1, #0xba6
  401de8:	mov	w2, #0x5                   	// #5
  401dec:	mov	x0, xzr
  401df0:	bl	401270 <dcgettext@plt>
  401df4:	mov	x1, x19
  401df8:	bl	401140 <fputs@plt>
  401dfc:	adrp	x1, 405000 <ferror@plt+0x3d30>
  401e00:	add	x1, x1, #0xbd5
  401e04:	mov	w2, #0x5                   	// #5
  401e08:	mov	x0, xzr
  401e0c:	bl	401270 <dcgettext@plt>
  401e10:	mov	x1, x19
  401e14:	bl	401140 <fputs@plt>
  401e18:	adrp	x1, 405000 <ferror@plt+0x3d30>
  401e1c:	add	x1, x1, #0xc04
  401e20:	mov	w2, #0x5                   	// #5
  401e24:	mov	x0, xzr
  401e28:	bl	401270 <dcgettext@plt>
  401e2c:	mov	x1, x19
  401e30:	bl	401140 <fputs@plt>
  401e34:	adrp	x1, 405000 <ferror@plt+0x3d30>
  401e38:	add	x1, x1, #0xc33
  401e3c:	mov	w2, #0x5                   	// #5
  401e40:	mov	x0, xzr
  401e44:	bl	401270 <dcgettext@plt>
  401e48:	mov	x1, x19
  401e4c:	bl	401140 <fputs@plt>
  401e50:	adrp	x1, 405000 <ferror@plt+0x3d30>
  401e54:	add	x1, x1, #0xc62
  401e58:	mov	w2, #0x5                   	// #5
  401e5c:	mov	x0, xzr
  401e60:	bl	401270 <dcgettext@plt>
  401e64:	mov	x1, x19
  401e68:	bl	401140 <fputs@plt>
  401e6c:	adrp	x1, 405000 <ferror@plt+0x3d30>
  401e70:	add	x1, x1, #0xc91
  401e74:	mov	w2, #0x5                   	// #5
  401e78:	mov	x0, xzr
  401e7c:	bl	401270 <dcgettext@plt>
  401e80:	mov	x1, x19
  401e84:	bl	401140 <fputs@plt>
  401e88:	adrp	x1, 405000 <ferror@plt+0x3d30>
  401e8c:	add	x1, x1, #0xcc0
  401e90:	mov	w2, #0x5                   	// #5
  401e94:	mov	x0, xzr
  401e98:	bl	401270 <dcgettext@plt>
  401e9c:	mov	x1, x19
  401ea0:	bl	401140 <fputs@plt>
  401ea4:	adrp	x1, 405000 <ferror@plt+0x3d30>
  401ea8:	add	x1, x1, #0xcef
  401eac:	mov	w2, #0x5                   	// #5
  401eb0:	mov	x0, xzr
  401eb4:	bl	401270 <dcgettext@plt>
  401eb8:	mov	x1, x19
  401ebc:	bl	401140 <fputs@plt>
  401ec0:	adrp	x1, 405000 <ferror@plt+0x3d30>
  401ec4:	add	x1, x1, #0xd1e
  401ec8:	mov	w2, #0x5                   	// #5
  401ecc:	mov	x0, xzr
  401ed0:	bl	401270 <dcgettext@plt>
  401ed4:	mov	x1, x19
  401ed8:	bl	401140 <fputs@plt>
  401edc:	adrp	x1, 405000 <ferror@plt+0x3d30>
  401ee0:	add	x1, x1, #0xd4f
  401ee4:	mov	w2, #0x5                   	// #5
  401ee8:	mov	x0, xzr
  401eec:	bl	401270 <dcgettext@plt>
  401ef0:	mov	x1, x19
  401ef4:	bl	401140 <fputs@plt>
  401ef8:	adrp	x1, 405000 <ferror@plt+0x3d30>
  401efc:	add	x1, x1, #0xd81
  401f00:	mov	w2, #0x5                   	// #5
  401f04:	mov	x0, xzr
  401f08:	bl	401270 <dcgettext@plt>
  401f0c:	mov	x1, x19
  401f10:	bl	401140 <fputs@plt>
  401f14:	adrp	x1, 405000 <ferror@plt+0x3d30>
  401f18:	add	x1, x1, #0xdc4
  401f1c:	mov	w2, #0x5                   	// #5
  401f20:	mov	x0, xzr
  401f24:	bl	401270 <dcgettext@plt>
  401f28:	mov	x1, x19
  401f2c:	bl	401140 <fputs@plt>
  401f30:	adrp	x1, 405000 <ferror@plt+0x3d30>
  401f34:	add	x1, x1, #0xdf4
  401f38:	mov	w2, #0x5                   	// #5
  401f3c:	mov	x0, xzr
  401f40:	bl	401270 <dcgettext@plt>
  401f44:	mov	x1, x19
  401f48:	bl	401140 <fputs@plt>
  401f4c:	adrp	x1, 405000 <ferror@plt+0x3d30>
  401f50:	add	x1, x1, #0xe2a
  401f54:	mov	w2, #0x5                   	// #5
  401f58:	mov	x0, xzr
  401f5c:	bl	401270 <dcgettext@plt>
  401f60:	mov	x1, x19
  401f64:	bl	401140 <fputs@plt>
  401f68:	adrp	x1, 405000 <ferror@plt+0x3d30>
  401f6c:	add	x1, x1, #0xe63
  401f70:	mov	w2, #0x5                   	// #5
  401f74:	mov	x0, xzr
  401f78:	bl	401270 <dcgettext@plt>
  401f7c:	mov	x1, x19
  401f80:	bl	401140 <fputs@plt>
  401f84:	adrp	x1, 405000 <ferror@plt+0x3d30>
  401f88:	add	x1, x1, #0xeff
  401f8c:	mov	w2, #0x5                   	// #5
  401f90:	mov	x0, xzr
  401f94:	bl	401270 <dcgettext@plt>
  401f98:	mov	x1, x19
  401f9c:	bl	401140 <fputs@plt>
  401fa0:	adrp	x1, 405000 <ferror@plt+0x3d30>
  401fa4:	add	x1, x1, #0xe85
  401fa8:	mov	w2, #0x5                   	// #5
  401fac:	mov	x0, xzr
  401fb0:	bl	401270 <dcgettext@plt>
  401fb4:	mov	x1, x19
  401fb8:	bl	401140 <fputs@plt>
  401fbc:	adrp	x1, 405000 <ferror@plt+0x3d30>
  401fc0:	add	x1, x1, #0xeb1
  401fc4:	mov	w2, #0x5                   	// #5
  401fc8:	mov	x0, xzr
  401fcc:	bl	401270 <dcgettext@plt>
  401fd0:	mov	x1, x19
  401fd4:	bl	401140 <fputs@plt>
  401fd8:	adrp	x1, 405000 <ferror@plt+0x3d30>
  401fdc:	add	x1, x1, #0xee6
  401fe0:	mov	w2, #0x5                   	// #5
  401fe4:	mov	x0, xzr
  401fe8:	bl	401270 <dcgettext@plt>
  401fec:	adrp	x2, 405000 <ferror@plt+0x3d30>
  401ff0:	mov	x1, x0
  401ff4:	add	x2, x2, #0xf01
  401ff8:	mov	x0, x19
  401ffc:	bl	4012b0 <fprintf@plt>
  402000:	adrp	x8, 417000 <ferror@plt+0x15d30>
  402004:	ldr	x8, [x8, #248]
  402008:	cmp	x8, x19
  40200c:	cset	w0, eq  // eq = none
  402010:	bl	401150 <exit@plt>
  402014:	sub	sp, sp, #0x80
  402018:	mov	w9, #0x44800000            	// #1149239296
  40201c:	mov	w10, #0x447a0000            	// #1148846080
  402020:	tst	w1, #0x20
  402024:	and	w8, w1, #0x2
  402028:	fmov	s0, w9
  40202c:	fmov	s1, w10
  402030:	mov	x3, x0
  402034:	orr	w9, w8, w2
  402038:	fcsel	s0, s1, s0, ne  // ne = any
  40203c:	stp	d9, d8, [sp, #16]
  402040:	stp	x29, x30, [sp, #32]
  402044:	stp	x28, x27, [sp, #48]
  402048:	stp	x26, x25, [sp, #64]
  40204c:	stp	x24, x23, [sp, #80]
  402050:	stp	x22, x21, [sp, #96]
  402054:	stp	x20, x19, [sp, #112]
  402058:	add	x29, sp, #0x10
  40205c:	cbz	w9, 4020b0 <ferror@plt+0xde0>
  402060:	mov	w19, w1
  402064:	cbnz	w8, 4020ec <ferror@plt+0xe1c>
  402068:	subs	w1, w2, #0x1
  40206c:	b.ne	402088 <ferror@plt+0xdb8>  // b.any
  402070:	adrp	x0, 417000 <ferror@plt+0x15d30>
  402074:	adrp	x2, 405000 <ferror@plt+0x3d30>
  402078:	lsl	x3, x3, #10
  40207c:	add	x0, x0, #0x181
  402080:	add	x2, x2, #0xf14
  402084:	b	4020c0 <ferror@plt+0xdf0>
  402088:	cmp	w2, #0x2
  40208c:	b.lt	4020ec <ferror@plt+0xe1c>  // b.tstop
  402090:	mov	x8, #0x4090000000000000    	// #4652218415073722368
  402094:	ucvtf	d1, x3
  402098:	fmov	d2, x8
  40209c:	fcvtzu	w0, s0
  4020a0:	fmul	d8, d1, d2
  4020a4:	bl	401430 <ferror@plt+0x160>
  4020a8:	fdiv	d0, d8, d0
  4020ac:	fcvtzs	x3, d0
  4020b0:	adrp	x0, 417000 <ferror@plt+0x15d30>
  4020b4:	adrp	x2, 405000 <ferror@plt+0x3d30>
  4020b8:	add	x0, x0, #0x181
  4020bc:	add	x2, x2, #0xf10
  4020c0:	mov	w1, #0x2000                	// #8192
  4020c4:	bl	4011b0 <snprintf@plt>
  4020c8:	ldp	x20, x19, [sp, #112]
  4020cc:	ldp	x22, x21, [sp, #96]
  4020d0:	ldp	x24, x23, [sp, #80]
  4020d4:	ldp	x26, x25, [sp, #64]
  4020d8:	ldp	x28, x27, [sp, #48]
  4020dc:	ldp	x29, x30, [sp, #32]
  4020e0:	ldp	d9, d8, [sp, #16]
  4020e4:	add	sp, sp, #0x80
  4020e8:	ret
  4020ec:	lsr	x8, x3, #10
  4020f0:	ucvtf	s1, x8
  4020f4:	fcvtzu	w21, s0
  4020f8:	adrp	x22, 417000 <ferror@plt+0x15d30>
  4020fc:	adrp	x23, 405000 <ferror@plt+0x3d30>
  402100:	adrp	x20, 405000 <ferror@plt+0x3d30>
  402104:	adrp	x24, 405000 <ferror@plt+0x3d30>
  402108:	adrp	x25, 405000 <ferror@plt+0x3d30>
  40210c:	fmul	s0, s0, s1
  402110:	adrp	x26, 405000 <ferror@plt+0x3d30>
  402114:	mov	x28, xzr
  402118:	lsl	x9, x3, #10
  40211c:	mov	w27, #0x42                  	// #66
  402120:	add	x22, x22, #0x181
  402124:	add	x23, x23, #0xf2e
  402128:	add	x20, x20, #0xf09
  40212c:	add	x24, x24, #0xf19
  402130:	add	x25, x25, #0xf1f
  402134:	fcvt	d8, s0
  402138:	add	x26, x26, #0xf27
  40213c:	str	x9, [sp, #8]
  402140:	b	402164 <ferror@plt+0xe94>
  402144:	bl	4011b0 <snprintf@plt>
  402148:	cmp	w0, #0x5
  40214c:	b.lt	4020c8 <ferror@plt+0xdf8>  // b.tstop
  402150:	add	x8, x20, x28
  402154:	ldrb	w27, [x8, #1]
  402158:	add	x28, x28, #0x1
  40215c:	cmp	x28, #0x6
  402160:	b.eq	4020c8 <ferror@plt+0xdf8>  // b.none
  402164:	sub	w8, w28, #0x1
  402168:	cmp	w8, #0x5
  40216c:	b.cs	4021f8 <ferror@plt+0xf28>  // b.hs, b.nlast
  402170:	sub	w1, w28, #0x1
  402174:	mov	w0, w21
  402178:	bl	401430 <ferror@plt+0x160>
  40217c:	fdiv	d9, d8, d0
  402180:	fcvt	s0, d9
  402184:	fcvt	d0, s0
  402188:	mov	w1, #0x2000                	// #8192
  40218c:	mov	x0, x22
  402190:	tbz	w19, #5, 4021c0 <ferror@plt+0xef0>
  402194:	mov	x2, x23
  402198:	mov	w3, w27
  40219c:	bl	4011b0 <snprintf@plt>
  4021a0:	cmp	w0, #0x5
  4021a4:	b.lt	4020c8 <ferror@plt+0xdf8>  // b.tstop
  4021a8:	ldrb	w4, [x20, x28]
  4021ac:	fcvtzs	x3, d9
  4021b0:	mov	w1, #0x2000                	// #8192
  4021b4:	mov	x0, x22
  4021b8:	mov	x2, x24
  4021bc:	b	402144 <ferror@plt+0xe74>
  4021c0:	mov	x2, x25
  4021c4:	mov	w3, w27
  4021c8:	bl	4011b0 <snprintf@plt>
  4021cc:	cmp	w0, #0x6
  4021d0:	b.lt	4020c8 <ferror@plt+0xdf8>  // b.tstop
  4021d4:	ldrb	w4, [x20, x28]
  4021d8:	fcvtzs	x3, d9
  4021dc:	mov	w1, #0x2000                	// #8192
  4021e0:	mov	x0, x22
  4021e4:	mov	x2, x26
  4021e8:	bl	4011b0 <snprintf@plt>
  4021ec:	cmp	w0, #0x6
  4021f0:	b.ge	402150 <ferror@plt+0xe80>  // b.tcont
  4021f4:	b	4020c8 <ferror@plt+0xdf8>
  4021f8:	add	w8, w28, #0x1
  4021fc:	cmp	w8, #0x1
  402200:	b.ne	402150 <ferror@plt+0xe80>  // b.any
  402204:	ldr	x3, [sp, #8]
  402208:	mov	w1, #0x2000                	// #8192
  40220c:	mov	x0, x22
  402210:	mov	x2, x24
  402214:	mov	w4, w27
  402218:	b	402144 <ferror@plt+0xe74>
  40221c:	stp	x29, x30, [sp, #-48]!
  402220:	stp	x20, x19, [sp, #32]
  402224:	mov	x29, sp
  402228:	mov	x20, x1
  40222c:	mov	x19, x0
  402230:	str	x21, [sp, #16]
  402234:	str	xzr, [x29, #24]
  402238:	cbz	x0, 402268 <ferror@plt+0xf98>
  40223c:	ldrb	w8, [x19]
  402240:	cbz	w8, 402268 <ferror@plt+0xf98>
  402244:	bl	401290 <__errno_location@plt>
  402248:	mov	x21, x0
  40224c:	str	wzr, [x0]
  402250:	add	x1, x29, #0x18
  402254:	mov	w2, #0xa                   	// #10
  402258:	mov	x0, x19
  40225c:	bl	401240 <strtol@plt>
  402260:	ldr	w8, [x21]
  402264:	cbz	w8, 40229c <ferror@plt+0xfcc>
  402268:	bl	401290 <__errno_location@plt>
  40226c:	ldr	w1, [x0]
  402270:	adrp	x2, 405000 <ferror@plt+0x3d30>
  402274:	add	x2, x2, #0xf80
  402278:	mov	w0, #0x1                   	// #1
  40227c:	mov	x3, x20
  402280:	mov	x4, x19
  402284:	bl	401160 <error@plt>
  402288:	mov	x0, xzr
  40228c:	ldp	x20, x19, [sp, #32]
  402290:	ldr	x21, [sp, #16]
  402294:	ldp	x29, x30, [sp], #48
  402298:	ret
  40229c:	ldr	x8, [x29, #24]
  4022a0:	cmp	x8, x19
  4022a4:	b.eq	402268 <ferror@plt+0xf98>  // b.none
  4022a8:	cbz	x8, 402268 <ferror@plt+0xf98>
  4022ac:	ldrb	w8, [x8]
  4022b0:	cbnz	w8, 402268 <ferror@plt+0xf98>
  4022b4:	b	40228c <ferror@plt+0xfbc>
  4022b8:	stp	x29, x30, [sp, #-48]!
  4022bc:	stp	x20, x19, [sp, #32]
  4022c0:	mov	x29, sp
  4022c4:	mov	x20, x1
  4022c8:	mov	x19, x0
  4022cc:	str	x21, [sp, #16]
  4022d0:	str	xzr, [x29, #24]
  4022d4:	cbz	x0, 402300 <ferror@plt+0x1030>
  4022d8:	ldrb	w8, [x19]
  4022dc:	cbz	w8, 402300 <ferror@plt+0x1030>
  4022e0:	bl	401290 <__errno_location@plt>
  4022e4:	mov	x21, x0
  4022e8:	str	wzr, [x0]
  4022ec:	add	x1, x29, #0x18
  4022f0:	mov	x0, x19
  4022f4:	bl	401170 <strtod@plt>
  4022f8:	ldr	w8, [x21]
  4022fc:	cbz	w8, 402334 <ferror@plt+0x1064>
  402300:	bl	401290 <__errno_location@plt>
  402304:	ldr	w1, [x0]
  402308:	adrp	x2, 405000 <ferror@plt+0x3d30>
  40230c:	add	x2, x2, #0xf80
  402310:	mov	w0, #0x1                   	// #1
  402314:	mov	x3, x20
  402318:	mov	x4, x19
  40231c:	bl	401160 <error@plt>
  402320:	fmov	d0, xzr
  402324:	ldp	x20, x19, [sp, #32]
  402328:	ldr	x21, [sp, #16]
  40232c:	ldp	x29, x30, [sp], #48
  402330:	ret
  402334:	ldr	x8, [x29, #24]
  402338:	cmp	x8, x19
  40233c:	b.eq	402300 <ferror@plt+0x1030>  // b.none
  402340:	cbz	x8, 402300 <ferror@plt+0x1030>
  402344:	ldrb	w8, [x8]
  402348:	cbnz	w8, 402300 <ferror@plt+0x1030>
  40234c:	b	402324 <ferror@plt+0x1054>
  402350:	sub	sp, sp, #0x90
  402354:	stp	x20, x19, [sp, #128]
  402358:	mov	x20, x1
  40235c:	mov	x19, x0
  402360:	stp	x29, x30, [sp, #48]
  402364:	str	x27, [sp, #64]
  402368:	stp	x26, x25, [sp, #80]
  40236c:	stp	x24, x23, [sp, #96]
  402370:	stp	x22, x21, [sp, #112]
  402374:	add	x29, sp, #0x30
  402378:	cbz	x0, 40251c <ferror@plt+0x124c>
  40237c:	ldrb	w8, [x19]
  402380:	cbz	w8, 40251c <ferror@plt+0x124c>
  402384:	bl	401230 <__ctype_b_loc@plt>
  402388:	ldr	x24, [x0]
  40238c:	mov	x21, x0
  402390:	mov	x23, x19
  402394:	ldrb	w8, [x23], #1
  402398:	ldrh	w9, [x24, x8, lsl #1]
  40239c:	tbnz	w9, #13, 402394 <ferror@plt+0x10c4>
  4023a0:	cmp	w8, #0x2b
  4023a4:	b.eq	4023b8 <ferror@plt+0x10e8>  // b.none
  4023a8:	cmp	w8, #0x2d
  4023ac:	b.ne	4023c0 <ferror@plt+0x10f0>  // b.any
  4023b0:	mov	w22, #0x1                   	// #1
  4023b4:	b	4023c8 <ferror@plt+0x10f8>
  4023b8:	mov	w22, wzr
  4023bc:	b	4023c8 <ferror@plt+0x10f8>
  4023c0:	mov	w22, wzr
  4023c4:	sub	x23, x23, #0x1
  4023c8:	ldrb	w8, [x23]
  4023cc:	adrp	x26, 405000 <ferror@plt+0x3d30>
  4023d0:	ldr	q0, [x26, #3904]
  4023d4:	adrp	x25, 405000 <ferror@plt+0x3d30>
  4023d8:	ldrh	w8, [x24, x8, lsl #1]
  4023dc:	tbz	w8, #11, 402400 <ferror@plt+0x1130>
  4023e0:	ldr	q1, [x25, #3920]
  4023e4:	add	x27, x23, #0x1
  4023e8:	stur	q1, [x29, #-16]
  4023ec:	ldur	q1, [x29, #-16]
  4023f0:	bl	403be4 <ferror@plt+0x2914>
  4023f4:	ldrb	w8, [x27], #1
  4023f8:	ldrh	w8, [x24, x8, lsl #1]
  4023fc:	tbnz	w8, #11, 4023ec <ferror@plt+0x111c>
  402400:	ldrb	w8, [x23]
  402404:	adrp	x9, 405000 <ferror@plt+0x3d30>
  402408:	ldrh	w10, [x24, x8, lsl #1]
  40240c:	tbnz	w10, #11, 40241c <ferror@plt+0x114c>
  402410:	ldr	q0, [x9, #3936]
  402414:	stur	q0, [x29, #-16]
  402418:	b	40246c <ferror@plt+0x119c>
  40241c:	ldr	q1, [x9, #3936]
  402420:	stur	q1, [x29, #-16]
  402424:	ldr	q1, [x25, #3920]
  402428:	str	q1, [sp]
  40242c:	and	w8, w8, #0xff
  402430:	sub	w0, w8, #0x30
  402434:	str	q0, [sp, #16]
  402438:	bl	405044 <ferror@plt+0x3d74>
  40243c:	mov	v1.16b, v0.16b
  402440:	ldr	q0, [sp, #16]
  402444:	bl	403be4 <ferror@plt+0x2914>
  402448:	mov	v1.16b, v0.16b
  40244c:	ldur	q0, [x29, #-16]
  402450:	bl	402680 <ferror@plt+0x13b0>
  402454:	stur	q0, [x29, #-16]
  402458:	ldp	q1, q0, [sp]
  40245c:	bl	403330 <ferror@plt+0x2060>
  402460:	ldrb	w8, [x23, #1]!
  402464:	ldrh	w9, [x24, x8, lsl #1]
  402468:	tbnz	w9, #11, 40242c <ferror@plt+0x115c>
  40246c:	cmp	w8, #0x2e
  402470:	b.eq	4024ac <ferror@plt+0x11dc>  // b.none
  402474:	cmp	w8, #0x2c
  402478:	b.eq	4024ac <ferror@plt+0x11dc>  // b.none
  40247c:	cbnz	w8, 402490 <ferror@plt+0x11c0>
  402480:	adrp	x8, 405000 <ferror@plt+0x3d30>
  402484:	ldr	q0, [x8, #3952]
  402488:	ldur	q1, [x29, #-16]
  40248c:	b	402550 <ferror@plt+0x1280>
  402490:	adrp	x2, 405000 <ferror@plt+0x3d30>
  402494:	add	x2, x2, #0xf80
  402498:	mov	w0, #0x1                   	// #1
  40249c:	mov	w1, #0x16                  	// #22
  4024a0:	mov	x3, x20
  4024a4:	mov	x4, x19
  4024a8:	bl	401160 <error@plt>
  4024ac:	ldr	x9, [x21]
  4024b0:	ldrb	w8, [x23, #1]
  4024b4:	ldrh	w9, [x9, x8, lsl #1]
  4024b8:	tbz	w9, #11, 402514 <ferror@plt+0x1244>
  4024bc:	ldr	x21, [x21]
  4024c0:	ldr	q1, [x26, #3904]
  4024c4:	ldr	q0, [x25, #3920]
  4024c8:	add	x23, x23, #0x2
  4024cc:	str	q0, [sp]
  4024d0:	and	w8, w8, #0xff
  4024d4:	sub	w0, w8, #0x30
  4024d8:	str	q1, [sp, #16]
  4024dc:	bl	405044 <ferror@plt+0x3d74>
  4024e0:	mov	v1.16b, v0.16b
  4024e4:	ldr	q0, [sp, #16]
  4024e8:	bl	403be4 <ferror@plt+0x2914>
  4024ec:	mov	v1.16b, v0.16b
  4024f0:	ldur	q0, [x29, #-16]
  4024f4:	bl	402680 <ferror@plt+0x13b0>
  4024f8:	stur	q0, [x29, #-16]
  4024fc:	ldp	q1, q0, [sp]
  402500:	bl	403330 <ferror@plt+0x2060>
  402504:	ldrb	w8, [x23], #1
  402508:	mov	v1.16b, v0.16b
  40250c:	ldrh	w9, [x21, x8, lsl #1]
  402510:	tbnz	w9, #11, 4024d0 <ferror@plt+0x1200>
  402514:	ldur	q1, [x29, #-16]
  402518:	cbz	w8, 402544 <ferror@plt+0x1274>
  40251c:	bl	401290 <__errno_location@plt>
  402520:	ldr	w1, [x0]
  402524:	adrp	x2, 405000 <ferror@plt+0x3d30>
  402528:	add	x2, x2, #0xf80
  40252c:	mov	w0, #0x1                   	// #1
  402530:	mov	x3, x20
  402534:	mov	x4, x19
  402538:	bl	401160 <error@plt>
  40253c:	fmov	d0, xzr
  402540:	b	402564 <ferror@plt+0x1294>
  402544:	adrp	x8, 405000 <ferror@plt+0x3d30>
  402548:	ldr	q0, [x8, #3952]
  40254c:	stur	q1, [x29, #-16]
  402550:	bl	404338 <ferror@plt+0x3068>
  402554:	cmp	w22, #0x0
  402558:	b.ne	402560 <ferror@plt+0x1290>  // b.any
  40255c:	ldur	q0, [x29, #-16]
  402560:	bl	4050a0 <ferror@plt+0x3dd0>
  402564:	ldp	x20, x19, [sp, #128]
  402568:	ldp	x22, x21, [sp, #112]
  40256c:	ldp	x24, x23, [sp, #96]
  402570:	ldp	x26, x25, [sp, #80]
  402574:	ldr	x27, [sp, #64]
  402578:	ldp	x29, x30, [sp, #48]
  40257c:	add	sp, sp, #0x90
  402580:	ret
  402584:	stp	x29, x30, [sp, #-48]!
  402588:	str	x21, [sp, #16]
  40258c:	stp	x20, x19, [sp, #32]
  402590:	mov	x29, sp
  402594:	mov	x20, x0
  402598:	bl	4011a0 <__fpending@plt>
  40259c:	mov	x19, x0
  4025a0:	mov	x0, x20
  4025a4:	bl	4012d0 <ferror@plt>
  4025a8:	mov	w21, w0
  4025ac:	mov	x0, x20
  4025b0:	bl	4011c0 <fclose@plt>
  4025b4:	cbz	w21, 4025e4 <ferror@plt+0x1314>
  4025b8:	cbnz	w0, 4025d0 <ferror@plt+0x1300>
  4025bc:	bl	401290 <__errno_location@plt>
  4025c0:	ldr	w8, [x0]
  4025c4:	cmp	w8, #0x20
  4025c8:	b.eq	4025d0 <ferror@plt+0x1300>  // b.none
  4025cc:	str	wzr, [x0]
  4025d0:	mov	w0, #0xffffffff            	// #-1
  4025d4:	ldp	x20, x19, [sp, #32]
  4025d8:	ldr	x21, [sp, #16]
  4025dc:	ldp	x29, x30, [sp], #48
  4025e0:	ret
  4025e4:	cbz	w0, 4025d4 <ferror@plt+0x1304>
  4025e8:	cbnz	x19, 4025b8 <ferror@plt+0x12e8>
  4025ec:	bl	401290 <__errno_location@plt>
  4025f0:	ldr	w8, [x0]
  4025f4:	cmp	w8, #0x9
  4025f8:	csetm	w0, ne  // ne = any
  4025fc:	b	4025d4 <ferror@plt+0x1304>
  402600:	stp	x29, x30, [sp, #-32]!
  402604:	adrp	x8, 417000 <ferror@plt+0x15d30>
  402608:	ldr	x0, [x8, #264]
  40260c:	str	x19, [sp, #16]
  402610:	mov	x29, sp
  402614:	bl	402584 <ferror@plt+0x12b4>
  402618:	cbz	w0, 40262c <ferror@plt+0x135c>
  40261c:	bl	401290 <__errno_location@plt>
  402620:	ldr	w8, [x0]
  402624:	cmp	w8, #0x20
  402628:	b.ne	402648 <ferror@plt+0x1378>  // b.any
  40262c:	adrp	x8, 417000 <ferror@plt+0x15d30>
  402630:	ldr	x0, [x8, #248]
  402634:	bl	402584 <ferror@plt+0x12b4>
  402638:	cbnz	w0, 402678 <ferror@plt+0x13a8>
  40263c:	ldr	x19, [sp, #16]
  402640:	ldp	x29, x30, [sp], #32
  402644:	ret
  402648:	adrp	x1, 405000 <ferror@plt+0x3d30>
  40264c:	add	x1, x1, #0xf89
  402650:	mov	w2, #0x5                   	// #5
  402654:	mov	x19, x0
  402658:	mov	x0, xzr
  40265c:	bl	401270 <dcgettext@plt>
  402660:	ldr	w1, [x19]
  402664:	adrp	x2, 405000 <ferror@plt+0x3d30>
  402668:	mov	x3, x0
  40266c:	add	x2, x2, #0xf95
  402670:	mov	w0, wzr
  402674:	bl	401160 <error@plt>
  402678:	mov	w0, #0x1                   	// #1
  40267c:	bl	401130 <_exit@plt>
  402680:	stp	x29, x30, [sp, #-32]!
  402684:	mov	x29, sp
  402688:	str	q0, [sp, #16]
  40268c:	ldr	x6, [sp, #16]
  402690:	ldr	x4, [sp, #24]
  402694:	str	q1, [sp, #16]
  402698:	ldr	x7, [sp, #16]
  40269c:	ldr	x0, [sp, #24]
  4026a0:	mrs	x11, fpcr
  4026a4:	ubfx	x5, x4, #48, #15
  4026a8:	mov	x9, x5
  4026ac:	lsr	x10, x4, #63
  4026b0:	ubfiz	x1, x4, #3, #48
  4026b4:	orr	x1, x1, x6, lsr #61
  4026b8:	lsl	x3, x6, #3
  4026bc:	ubfx	x8, x0, #48, #15
  4026c0:	mov	x13, x8
  4026c4:	lsr	x14, x0, #63
  4026c8:	ubfiz	x0, x0, #3, #48
  4026cc:	orr	x2, x0, x7, lsr #61
  4026d0:	lsl	x12, x7, #3
  4026d4:	cmp	x14, x4, lsr #63
  4026d8:	b.eq	402720 <ferror@plt+0x1450>  // b.none
  4026dc:	sub	w0, w5, w8
  4026e0:	cmp	w0, #0x0
  4026e4:	b.le	402c88 <ferror@plt+0x19b8>
  4026e8:	cbnz	x8, 402b78 <ferror@plt+0x18a8>
  4026ec:	orr	x4, x2, x12
  4026f0:	cbz	x4, 402b40 <ferror@plt+0x1870>
  4026f4:	subs	w0, w0, #0x1
  4026f8:	b.eq	402b68 <ferror@plt+0x1898>  // b.none
  4026fc:	mov	x4, #0x7fff                	// #32767
  402700:	cmp	x5, x4
  402704:	b.ne	402b88 <ferror@plt+0x18b8>  // b.any
  402708:	orr	x0, x1, x3
  40270c:	cbz	x0, 403288 <ferror@plt+0x1fb8>
  402710:	lsr	x0, x1, #50
  402714:	eor	x0, x0, #0x1
  402718:	and	w0, w0, #0x1
  40271c:	b	403134 <ferror@plt+0x1e64>
  402720:	sub	w0, w5, w8
  402724:	cmp	w0, #0x0
  402728:	b.le	402864 <ferror@plt+0x1594>
  40272c:	cbnz	x8, 402798 <ferror@plt+0x14c8>
  402730:	orr	x4, x2, x12
  402734:	cbz	x4, 402764 <ferror@plt+0x1494>
  402738:	subs	w0, w0, #0x1
  40273c:	b.eq	40278c <ferror@plt+0x14bc>  // b.none
  402740:	mov	x4, #0x7fff                	// #32767
  402744:	cmp	x5, x4
  402748:	b.ne	4027a8 <ferror@plt+0x14d8>  // b.any
  40274c:	orr	x0, x1, x3
  402750:	cbz	x0, 4031d4 <ferror@plt+0x1f04>
  402754:	lsr	x0, x1, #50
  402758:	eor	x0, x0, #0x1
  40275c:	and	w0, w0, #0x1
  402760:	b	403134 <ferror@plt+0x1e64>
  402764:	mov	x4, x3
  402768:	mov	x0, #0x7fff                	// #32767
  40276c:	cmp	x5, x0
  402770:	b.ne	402ff8 <ferror@plt+0x1d28>  // b.any
  402774:	orr	x0, x1, x3
  402778:	cbz	x0, 4031c4 <ferror@plt+0x1ef4>
  40277c:	lsr	x0, x1, #50
  402780:	eor	x0, x0, #0x1
  402784:	and	w0, w0, #0x1
  402788:	b	403134 <ferror@plt+0x1e64>
  40278c:	adds	x4, x3, x12
  402790:	adc	x1, x2, x1
  402794:	b	4027e8 <ferror@plt+0x1518>
  402798:	orr	x2, x2, #0x8000000000000
  40279c:	mov	x4, #0x7fff                	// #32767
  4027a0:	cmp	x5, x4
  4027a4:	b.eq	402818 <ferror@plt+0x1548>  // b.none
  4027a8:	cmp	w0, #0x74
  4027ac:	b.gt	403180 <ferror@plt+0x1eb0>
  4027b0:	cmp	w0, #0x3f
  4027b4:	b.gt	402830 <ferror@plt+0x1560>
  4027b8:	mov	w5, #0x40                  	// #64
  4027bc:	sub	w5, w5, w0
  4027c0:	lsl	x4, x2, x5
  4027c4:	lsr	x6, x12, x0
  4027c8:	orr	x4, x4, x6
  4027cc:	lsl	x5, x12, x5
  4027d0:	cmp	x5, #0x0
  4027d4:	cset	x5, ne  // ne = any
  4027d8:	orr	x4, x4, x5
  4027dc:	lsr	x0, x2, x0
  4027e0:	adds	x4, x4, x3
  4027e4:	adc	x1, x0, x1
  4027e8:	tbz	x1, #51, 402ff8 <ferror@plt+0x1d28>
  4027ec:	add	x9, x9, #0x1
  4027f0:	mov	x0, #0x7fff                	// #32767
  4027f4:	cmp	x9, x0
  4027f8:	b.eq	402b08 <ferror@plt+0x1838>  // b.none
  4027fc:	and	x0, x1, #0xfff7ffffffffffff
  402800:	and	x3, x4, #0x1
  402804:	orr	x3, x3, x4, lsr #1
  402808:	orr	x3, x3, x1, lsl #63
  40280c:	lsr	x1, x0, #1
  402810:	mov	w0, #0x0                   	// #0
  402814:	b	403134 <ferror@plt+0x1e64>
  402818:	orr	x0, x1, x3
  40281c:	cbz	x0, 4031e4 <ferror@plt+0x1f14>
  402820:	lsr	x0, x1, #50
  402824:	eor	x0, x0, #0x1
  402828:	and	w0, w0, #0x1
  40282c:	b	403134 <ferror@plt+0x1e64>
  402830:	sub	w4, w0, #0x40
  402834:	lsr	x4, x2, x4
  402838:	mov	w5, #0x80                  	// #128
  40283c:	sub	w5, w5, w0
  402840:	lsl	x2, x2, x5
  402844:	cmp	w0, #0x40
  402848:	csel	x0, x2, xzr, ne  // ne = any
  40284c:	orr	x12, x0, x12
  402850:	cmp	x12, #0x0
  402854:	cset	x0, ne  // ne = any
  402858:	orr	x4, x4, x0
  40285c:	mov	x0, #0x0                   	// #0
  402860:	b	4027e0 <ferror@plt+0x1510>
  402864:	tbnz	w0, #31, 4028a8 <ferror@plt+0x15d8>
  402868:	add	x0, x5, #0x1
  40286c:	tst	x0, #0x7ffe
  402870:	b.ne	402aa8 <ferror@plt+0x17d8>  // b.any
  402874:	cbnz	x5, 4029f4 <ferror@plt+0x1724>
  402878:	orr	x0, x1, x3
  40287c:	cbz	x0, 403174 <ferror@plt+0x1ea4>
  402880:	orr	x0, x2, x12
  402884:	cbz	x0, 4032e8 <ferror@plt+0x2018>
  402888:	adds	x4, x3, x12
  40288c:	adc	x1, x2, x1
  402890:	tbz	x1, #51, 402ffc <ferror@plt+0x1d2c>
  402894:	and	x1, x1, #0xfff7ffffffffffff
  402898:	mov	x3, x4
  40289c:	mov	x9, #0x1                   	// #1
  4028a0:	mov	w0, #0x0                   	// #0
  4028a4:	b	403134 <ferror@plt+0x1e64>
  4028a8:	cbnz	x5, 402940 <ferror@plt+0x1670>
  4028ac:	orr	x4, x1, x3
  4028b0:	cbz	x4, 4028f0 <ferror@plt+0x1620>
  4028b4:	cmn	w0, #0x1
  4028b8:	b.eq	402930 <ferror@plt+0x1660>  // b.none
  4028bc:	mvn	w0, w0
  4028c0:	mov	x4, #0x7fff                	// #32767
  4028c4:	cmp	x8, x4
  4028c8:	b.ne	402954 <ferror@plt+0x1684>  // b.any
  4028cc:	orr	x3, x2, x12
  4028d0:	cbz	x3, 403200 <ferror@plt+0x1f30>
  4028d4:	lsr	x0, x2, #50
  4028d8:	eor	x0, x0, #0x1
  4028dc:	and	w0, w0, #0x1
  4028e0:	mov	x1, x2
  4028e4:	mov	x3, x12
  4028e8:	mov	x9, x8
  4028ec:	b	403134 <ferror@plt+0x1e64>
  4028f0:	mov	x0, #0x7fff                	// #32767
  4028f4:	cmp	x8, x0
  4028f8:	b.eq	40290c <ferror@plt+0x163c>  // b.none
  4028fc:	mov	x1, x2
  402900:	mov	x4, x12
  402904:	mov	x9, x8
  402908:	b	402ff8 <ferror@plt+0x1d28>
  40290c:	orr	x3, x2, x12
  402910:	cbz	x3, 4031f4 <ferror@plt+0x1f24>
  402914:	lsr	x0, x2, #50
  402918:	eor	x0, x0, #0x1
  40291c:	and	w0, w0, #0x1
  402920:	mov	x1, x2
  402924:	mov	x3, x12
  402928:	mov	x9, x8
  40292c:	b	403134 <ferror@plt+0x1e64>
  402930:	adds	x4, x3, x12
  402934:	adc	x1, x2, x1
  402938:	mov	x9, x8
  40293c:	b	4027e8 <ferror@plt+0x1518>
  402940:	neg	w0, w0
  402944:	orr	x1, x1, #0x8000000000000
  402948:	mov	x4, #0x7fff                	// #32767
  40294c:	cmp	x8, x4
  402950:	b.eq	40299c <ferror@plt+0x16cc>  // b.none
  402954:	cmp	w0, #0x74
  402958:	b.gt	40318c <ferror@plt+0x1ebc>
  40295c:	cmp	w0, #0x3f
  402960:	b.gt	4029c0 <ferror@plt+0x16f0>
  402964:	mov	w5, #0x40                  	// #64
  402968:	sub	w5, w5, w0
  40296c:	lsl	x4, x1, x5
  402970:	lsr	x6, x3, x0
  402974:	orr	x4, x4, x6
  402978:	lsl	x3, x3, x5
  40297c:	cmp	x3, #0x0
  402980:	cset	x3, ne  // ne = any
  402984:	orr	x4, x4, x3
  402988:	lsr	x1, x1, x0
  40298c:	adds	x4, x4, x12
  402990:	adc	x1, x1, x2
  402994:	mov	x9, x13
  402998:	b	4027e8 <ferror@plt+0x1518>
  40299c:	orr	x3, x2, x12
  4029a0:	cbz	x3, 40320c <ferror@plt+0x1f3c>
  4029a4:	lsr	x0, x2, #50
  4029a8:	eor	x0, x0, #0x1
  4029ac:	and	w0, w0, #0x1
  4029b0:	mov	x1, x2
  4029b4:	mov	x3, x12
  4029b8:	mov	x9, x8
  4029bc:	b	403134 <ferror@plt+0x1e64>
  4029c0:	sub	w4, w0, #0x40
  4029c4:	lsr	x4, x1, x4
  4029c8:	mov	w5, #0x80                  	// #128
  4029cc:	sub	w5, w5, w0
  4029d0:	lsl	x1, x1, x5
  4029d4:	cmp	w0, #0x40
  4029d8:	csel	x0, x1, xzr, ne  // ne = any
  4029dc:	orr	x3, x0, x3
  4029e0:	cmp	x3, #0x0
  4029e4:	cset	x0, ne  // ne = any
  4029e8:	orr	x4, x4, x0
  4029ec:	mov	x1, #0x0                   	// #0
  4029f0:	b	40298c <ferror@plt+0x16bc>
  4029f4:	mov	x0, #0x7fff                	// #32767
  4029f8:	cmp	x5, x0
  4029fc:	b.eq	402a58 <ferror@plt+0x1788>  // b.none
  402a00:	mov	w0, #0x0                   	// #0
  402a04:	mov	x4, #0x7fff                	// #32767
  402a08:	cmp	x8, x4
  402a0c:	b.eq	402a78 <ferror@plt+0x17a8>  // b.none
  402a10:	orr	x4, x1, x3
  402a14:	cbz	x4, 403164 <ferror@plt+0x1e94>
  402a18:	orr	x12, x2, x12
  402a1c:	mov	x9, #0x7fff                	// #32767
  402a20:	cbz	x12, 403134 <ferror@plt+0x1e64>
  402a24:	bfi	x6, x1, #61, #3
  402a28:	lsr	x3, x1, #3
  402a2c:	tbz	x1, #50, 402a48 <ferror@plt+0x1778>
  402a30:	lsr	x1, x2, #3
  402a34:	tbnz	x2, #50, 402a48 <ferror@plt+0x1778>
  402a38:	mov	x6, x7
  402a3c:	bfi	x6, x2, #61, #3
  402a40:	mov	x3, x1
  402a44:	mov	x10, x14
  402a48:	extr	x1, x3, x6, #61
  402a4c:	lsl	x3, x6, #3
  402a50:	mov	x9, #0x7fff                	// #32767
  402a54:	b	403134 <ferror@plt+0x1e64>
  402a58:	orr	x0, x1, x3
  402a5c:	cbz	x0, 403314 <ferror@plt+0x2044>
  402a60:	lsr	x0, x1, #50
  402a64:	eor	x0, x0, #0x1
  402a68:	and	w0, w0, #0x1
  402a6c:	mov	x4, #0x7fff                	// #32767
  402a70:	cmp	x8, x4
  402a74:	b.ne	402a18 <ferror@plt+0x1748>  // b.any
  402a78:	orr	x4, x2, x12
  402a7c:	cbz	x4, 402a10 <ferror@plt+0x1740>
  402a80:	tst	x2, #0x4000000000000
  402a84:	csinc	w0, w0, wzr, ne  // ne = any
  402a88:	orr	x3, x1, x3
  402a8c:	cbnz	x3, 402a24 <ferror@plt+0x1754>
  402a90:	mov	x1, x2
  402a94:	mov	x3, x12
  402a98:	mov	x9, #0x7fff                	// #32767
  402a9c:	b	403134 <ferror@plt+0x1e64>
  402aa0:	mov	w0, #0x0                   	// #0
  402aa4:	b	402a78 <ferror@plt+0x17a8>
  402aa8:	mov	x4, #0x7fff                	// #32767
  402aac:	cmp	x0, x4
  402ab0:	b.eq	402ad0 <ferror@plt+0x1800>  // b.none
  402ab4:	adds	x3, x3, x12
  402ab8:	adc	x1, x2, x1
  402abc:	extr	x3, x1, x3, #1
  402ac0:	lsr	x1, x1, #1
  402ac4:	mov	x9, x0
  402ac8:	mov	w0, #0x0                   	// #0
  402acc:	b	403134 <ferror@plt+0x1e64>
  402ad0:	ands	x3, x11, #0xc00000
  402ad4:	b.eq	403218 <ferror@plt+0x1f48>  // b.none
  402ad8:	cmp	x3, #0x400, lsl #12
  402adc:	ccmp	x10, #0x0, #0x0, eq  // eq = none
  402ae0:	b.eq	403224 <ferror@plt+0x1f54>  // b.none
  402ae4:	cmp	x3, #0x800, lsl #12
  402ae8:	ccmp	x10, #0x0, #0x4, eq  // eq = none
  402aec:	b.ne	403238 <ferror@plt+0x1f68>  // b.any
  402af0:	mov	w4, #0x0                   	// #0
  402af4:	mov	x1, #0xffffffffffffffff    	// #-1
  402af8:	mov	x3, x1
  402afc:	mov	x9, #0x7ffe                	// #32766
  402b00:	mov	w0, #0x14                  	// #20
  402b04:	b	403140 <ferror@plt+0x1e70>
  402b08:	ands	x3, x11, #0xc00000
  402b0c:	b.eq	403248 <ferror@plt+0x1f78>  // b.none
  402b10:	cmp	x3, #0x400, lsl #12
  402b14:	ccmp	x10, #0x0, #0x0, eq  // eq = none
  402b18:	b.eq	403254 <ferror@plt+0x1f84>  // b.none
  402b1c:	cmp	x3, #0x800, lsl #12
  402b20:	ccmp	x10, #0x0, #0x4, eq  // eq = none
  402b24:	b.ne	403268 <ferror@plt+0x1f98>  // b.any
  402b28:	mov	w4, #0x0                   	// #0
  402b2c:	mov	x1, #0xffffffffffffffff    	// #-1
  402b30:	mov	x3, x1
  402b34:	mov	x9, #0x7ffe                	// #32766
  402b38:	mov	w0, #0x14                  	// #20
  402b3c:	b	403140 <ferror@plt+0x1e70>
  402b40:	mov	x4, x3
  402b44:	mov	x0, #0x7fff                	// #32767
  402b48:	cmp	x5, x0
  402b4c:	b.ne	402ff8 <ferror@plt+0x1d28>  // b.any
  402b50:	orr	x0, x1, x3
  402b54:	cbz	x0, 403278 <ferror@plt+0x1fa8>
  402b58:	lsr	x0, x1, #50
  402b5c:	eor	x0, x0, #0x1
  402b60:	and	w0, w0, #0x1
  402b64:	b	403134 <ferror@plt+0x1e64>
  402b68:	sub	x4, x3, x12
  402b6c:	cmp	x3, x4
  402b70:	sbc	x1, x1, x2
  402b74:	b	402bcc <ferror@plt+0x18fc>
  402b78:	orr	x2, x2, #0x8000000000000
  402b7c:	mov	x4, #0x7fff                	// #32767
  402b80:	cmp	x5, x4
  402b84:	b.eq	402c3c <ferror@plt+0x196c>  // b.none
  402b88:	cmp	w0, #0x74
  402b8c:	b.gt	403198 <ferror@plt+0x1ec8>
  402b90:	cmp	w0, #0x3f
  402b94:	b.gt	402c54 <ferror@plt+0x1984>
  402b98:	mov	w5, #0x40                  	// #64
  402b9c:	sub	w5, w5, w0
  402ba0:	lsl	x4, x2, x5
  402ba4:	lsr	x6, x12, x0
  402ba8:	orr	x4, x4, x6
  402bac:	lsl	x12, x12, x5
  402bb0:	cmp	x12, #0x0
  402bb4:	cset	x5, ne  // ne = any
  402bb8:	orr	x4, x4, x5
  402bbc:	lsr	x0, x2, x0
  402bc0:	sub	x4, x3, x4
  402bc4:	cmp	x3, x4
  402bc8:	sbc	x1, x1, x0
  402bcc:	tbz	x1, #51, 402ff8 <ferror@plt+0x1d28>
  402bd0:	and	x5, x1, #0x7ffffffffffff
  402bd4:	cbz	x5, 402f9c <ferror@plt+0x1ccc>
  402bd8:	clz	x0, x5
  402bdc:	sub	w0, w0, #0xc
  402be0:	lsl	x5, x5, x0
  402be4:	neg	w1, w0
  402be8:	lsr	x1, x4, x1
  402bec:	orr	x1, x1, x5
  402bf0:	lsl	x5, x4, x0
  402bf4:	sxtw	x2, w0
  402bf8:	cmp	x9, w0, sxtw
  402bfc:	b.gt	402fec <ferror@plt+0x1d1c>
  402c00:	sub	w9, w0, w9
  402c04:	add	w6, w9, #0x1
  402c08:	cmp	w6, #0x3f
  402c0c:	b.gt	402fb8 <ferror@plt+0x1ce8>
  402c10:	mov	w0, #0x40                  	// #64
  402c14:	sub	w0, w0, w6
  402c18:	lsl	x4, x1, x0
  402c1c:	lsr	x2, x5, x6
  402c20:	orr	x4, x4, x2
  402c24:	lsl	x5, x5, x0
  402c28:	cmp	x5, #0x0
  402c2c:	cset	x3, ne  // ne = any
  402c30:	orr	x4, x4, x3
  402c34:	lsr	x1, x1, x6
  402c38:	b	402ffc <ferror@plt+0x1d2c>
  402c3c:	orr	x0, x1, x3
  402c40:	cbz	x0, 403298 <ferror@plt+0x1fc8>
  402c44:	lsr	x0, x1, #50
  402c48:	eor	x0, x0, #0x1
  402c4c:	and	w0, w0, #0x1
  402c50:	b	403134 <ferror@plt+0x1e64>
  402c54:	sub	w4, w0, #0x40
  402c58:	lsr	x4, x2, x4
  402c5c:	mov	w5, #0x80                  	// #128
  402c60:	sub	w5, w5, w0
  402c64:	lsl	x2, x2, x5
  402c68:	cmp	w0, #0x40
  402c6c:	csel	x2, x2, xzr, ne  // ne = any
  402c70:	orr	x12, x2, x12
  402c74:	cmp	x12, #0x0
  402c78:	cset	x0, ne  // ne = any
  402c7c:	orr	x4, x4, x0
  402c80:	mov	x0, #0x0                   	// #0
  402c84:	b	402bc0 <ferror@plt+0x18f0>
  402c88:	tbnz	w0, #31, 402cd0 <ferror@plt+0x1a00>
  402c8c:	add	x0, x5, #0x1
  402c90:	ands	x4, x0, #0x7ffe
  402c94:	b.ne	402f5c <ferror@plt+0x1c8c>  // b.any
  402c98:	cbnz	x5, 402e74 <ferror@plt+0x1ba4>
  402c9c:	orr	x0, x1, x3
  402ca0:	cbz	x0, 402e3c <ferror@plt+0x1b6c>
  402ca4:	orr	x0, x2, x12
  402ca8:	cbz	x0, 4032e8 <ferror@plt+0x2018>
  402cac:	sub	x0, x3, x12
  402cb0:	cmp	x3, x0
  402cb4:	sbc	x5, x1, x2
  402cb8:	tbz	x5, #51, 402e58 <ferror@plt+0x1b88>
  402cbc:	sub	x4, x12, x3
  402cc0:	cmp	x12, x4
  402cc4:	sbc	x1, x2, x1
  402cc8:	mov	x10, x14
  402ccc:	b	402ffc <ferror@plt+0x1d2c>
  402cd0:	cbnz	x5, 402d7c <ferror@plt+0x1aac>
  402cd4:	orr	x4, x1, x3
  402cd8:	cbz	x4, 402d1c <ferror@plt+0x1a4c>
  402cdc:	cmn	w0, #0x1
  402ce0:	b.eq	402d64 <ferror@plt+0x1a94>  // b.none
  402ce4:	mvn	w0, w0
  402ce8:	mov	x4, #0x7fff                	// #32767
  402cec:	cmp	x8, x4
  402cf0:	b.ne	402d90 <ferror@plt+0x1ac0>  // b.any
  402cf4:	orr	x3, x2, x12
  402cf8:	cbz	x3, 4032bc <ferror@plt+0x1fec>
  402cfc:	lsr	x0, x2, #50
  402d00:	eor	x0, x0, #0x1
  402d04:	and	w0, w0, #0x1
  402d08:	mov	x1, x2
  402d0c:	mov	x3, x12
  402d10:	mov	x9, x8
  402d14:	mov	x10, x14
  402d18:	b	403134 <ferror@plt+0x1e64>
  402d1c:	mov	x0, #0x7fff                	// #32767
  402d20:	cmp	x8, x0
  402d24:	b.eq	402d3c <ferror@plt+0x1a6c>  // b.none
  402d28:	mov	x1, x2
  402d2c:	mov	x4, x12
  402d30:	mov	x9, x8
  402d34:	mov	x10, x14
  402d38:	b	402ff8 <ferror@plt+0x1d28>
  402d3c:	orr	x3, x2, x12
  402d40:	cbz	x3, 4032ac <ferror@plt+0x1fdc>
  402d44:	lsr	x0, x2, #50
  402d48:	eor	x0, x0, #0x1
  402d4c:	and	w0, w0, #0x1
  402d50:	mov	x1, x2
  402d54:	mov	x3, x12
  402d58:	mov	x9, x8
  402d5c:	mov	x10, x14
  402d60:	b	403134 <ferror@plt+0x1e64>
  402d64:	sub	x4, x12, x3
  402d68:	cmp	x12, x4
  402d6c:	sbc	x1, x2, x1
  402d70:	mov	x9, x8
  402d74:	mov	x10, x14
  402d78:	b	402bcc <ferror@plt+0x18fc>
  402d7c:	neg	w0, w0
  402d80:	orr	x1, x1, #0x8000000000000
  402d84:	mov	x4, #0x7fff                	// #32767
  402d88:	cmp	x8, x4
  402d8c:	b.eq	402de0 <ferror@plt+0x1b10>  // b.none
  402d90:	cmp	w0, #0x74
  402d94:	b.gt	4031a4 <ferror@plt+0x1ed4>
  402d98:	cmp	w0, #0x3f
  402d9c:	b.gt	402e08 <ferror@plt+0x1b38>
  402da0:	mov	w5, #0x40                  	// #64
  402da4:	sub	w5, w5, w0
  402da8:	lsl	x4, x1, x5
  402dac:	lsr	x6, x3, x0
  402db0:	orr	x4, x4, x6
  402db4:	lsl	x3, x3, x5
  402db8:	cmp	x3, #0x0
  402dbc:	cset	x3, ne  // ne = any
  402dc0:	orr	x4, x4, x3
  402dc4:	lsr	x1, x1, x0
  402dc8:	sub	x4, x12, x4
  402dcc:	cmp	x12, x4
  402dd0:	sbc	x1, x2, x1
  402dd4:	mov	x9, x13
  402dd8:	mov	x10, x14
  402ddc:	b	402bcc <ferror@plt+0x18fc>
  402de0:	orr	x3, x2, x12
  402de4:	cbz	x3, 4032cc <ferror@plt+0x1ffc>
  402de8:	lsr	x0, x2, #50
  402dec:	eor	x0, x0, #0x1
  402df0:	and	w0, w0, #0x1
  402df4:	mov	x1, x2
  402df8:	mov	x3, x12
  402dfc:	mov	x9, x8
  402e00:	mov	x10, x14
  402e04:	b	403134 <ferror@plt+0x1e64>
  402e08:	sub	w4, w0, #0x40
  402e0c:	lsr	x4, x1, x4
  402e10:	mov	w5, #0x80                  	// #128
  402e14:	sub	w5, w5, w0
  402e18:	lsl	x1, x1, x5
  402e1c:	cmp	w0, #0x40
  402e20:	csel	x0, x1, xzr, ne  // ne = any
  402e24:	orr	x3, x0, x3
  402e28:	cmp	x3, #0x0
  402e2c:	cset	x0, ne  // ne = any
  402e30:	orr	x4, x4, x0
  402e34:	mov	x1, #0x0                   	// #0
  402e38:	b	402dc8 <ferror@plt+0x1af8>
  402e3c:	orr	x4, x2, x12
  402e40:	cbnz	x4, 4032dc <ferror@plt+0x200c>
  402e44:	and	x0, x11, #0xc00000
  402e48:	cmp	x0, #0x800, lsl #12
  402e4c:	cset	x10, eq  // eq = none
  402e50:	mov	x1, x4
  402e54:	b	402ffc <ferror@plt+0x1d2c>
  402e58:	orr	x4, x0, x5
  402e5c:	cbnz	x4, 403308 <ferror@plt+0x2038>
  402e60:	and	x0, x11, #0xc00000
  402e64:	cmp	x0, #0x800, lsl #12
  402e68:	cset	x10, eq  // eq = none
  402e6c:	mov	x1, x4
  402e70:	b	402ffc <ferror@plt+0x1d2c>
  402e74:	mov	x0, #0x7fff                	// #32767
  402e78:	cmp	x5, x0
  402e7c:	b.eq	402eb4 <ferror@plt+0x1be4>  // b.none
  402e80:	mov	w0, #0x0                   	// #0
  402e84:	mov	x5, #0x7fff                	// #32767
  402e88:	cmp	x8, x5
  402e8c:	b.eq	402f08 <ferror@plt+0x1c38>  // b.none
  402e90:	orr	x5, x1, x3
  402e94:	cbnz	x5, 402ed4 <ferror@plt+0x1c04>
  402e98:	orr	x1, x2, x12
  402e9c:	cbnz	x1, 402f34 <ferror@plt+0x1c64>
  402ea0:	mov	x10, x4
  402ea4:	mov	x1, #0x7ffffffffffff       	// #2251799813685247
  402ea8:	mov	x3, #0xfffffffffffffff8    	// #-8
  402eac:	mov	w0, #0x1                   	// #1
  402eb0:	b	4032a4 <ferror@plt+0x1fd4>
  402eb4:	orr	x0, x1, x3
  402eb8:	cbz	x0, 4031b0 <ferror@plt+0x1ee0>
  402ebc:	lsr	x0, x1, #50
  402ec0:	eor	x0, x0, #0x1
  402ec4:	and	w0, w0, #0x1
  402ec8:	mov	x5, #0x7fff                	// #32767
  402ecc:	cmp	x8, x5
  402ed0:	b.eq	402f08 <ferror@plt+0x1c38>  // b.none
  402ed4:	orr	x12, x2, x12
  402ed8:	mov	x9, #0x7fff                	// #32767
  402edc:	cbz	x12, 403134 <ferror@plt+0x1e64>
  402ee0:	lsr	x3, x1, #3
  402ee4:	tbz	x1, #50, 402f48 <ferror@plt+0x1c78>
  402ee8:	lsr	x4, x2, #3
  402eec:	tbnz	x2, #50, 402f48 <ferror@plt+0x1c78>
  402ef0:	mov	x6, x7
  402ef4:	bfi	x6, x2, #61, #3
  402ef8:	mov	x3, x4
  402efc:	mov	x10, x14
  402f00:	b	402f4c <ferror@plt+0x1c7c>
  402f04:	mov	w0, #0x0                   	// #0
  402f08:	orr	x5, x2, x12
  402f0c:	cbz	x5, 402e90 <ferror@plt+0x1bc0>
  402f10:	tst	x2, #0x4000000000000
  402f14:	csinc	w0, w0, wzr, ne  // ne = any
  402f18:	orr	x4, x1, x3
  402f1c:	cbnz	x4, 402ed4 <ferror@plt+0x1c04>
  402f20:	mov	x1, x2
  402f24:	mov	x3, x12
  402f28:	mov	x10, x14
  402f2c:	mov	x9, #0x7fff                	// #32767
  402f30:	b	403134 <ferror@plt+0x1e64>
  402f34:	mov	x1, x2
  402f38:	mov	x3, x12
  402f3c:	mov	x10, x14
  402f40:	mov	x9, #0x7fff                	// #32767
  402f44:	b	403134 <ferror@plt+0x1e64>
  402f48:	bfi	x6, x1, #61, #3
  402f4c:	extr	x1, x3, x6, #61
  402f50:	lsl	x3, x6, #3
  402f54:	mov	x9, #0x7fff                	// #32767
  402f58:	b	403134 <ferror@plt+0x1e64>
  402f5c:	sub	x4, x3, x12
  402f60:	cmp	x3, x4
  402f64:	sbc	x5, x1, x2
  402f68:	tbnz	x5, #51, 402f88 <ferror@plt+0x1cb8>
  402f6c:	orr	x1, x4, x5
  402f70:	cbnz	x1, 402bd4 <ferror@plt+0x1904>
  402f74:	and	x0, x11, #0xc00000
  402f78:	cmp	x0, #0x800, lsl #12
  402f7c:	cset	x10, eq  // eq = none
  402f80:	mov	x4, x1
  402f84:	b	402ffc <ferror@plt+0x1d2c>
  402f88:	sub	x4, x12, x3
  402f8c:	cmp	x12, x4
  402f90:	sbc	x5, x2, x1
  402f94:	mov	x10, x14
  402f98:	b	402bd4 <ferror@plt+0x1904>
  402f9c:	clz	x1, x4
  402fa0:	add	w0, w1, #0x34
  402fa4:	cmp	w0, #0x3f
  402fa8:	b.le	402be0 <ferror@plt+0x1910>
  402fac:	sub	w1, w1, #0xc
  402fb0:	lsl	x1, x4, x1
  402fb4:	b	402bf4 <ferror@plt+0x1924>
  402fb8:	sub	w9, w9, #0x3f
  402fbc:	lsr	x0, x1, x9
  402fc0:	mov	w2, #0x80                  	// #128
  402fc4:	sub	w2, w2, w6
  402fc8:	lsl	x1, x1, x2
  402fcc:	cmp	w6, #0x40
  402fd0:	csel	x2, x1, xzr, ne  // ne = any
  402fd4:	orr	x2, x5, x2
  402fd8:	cmp	x2, #0x0
  402fdc:	cset	x4, ne  // ne = any
  402fe0:	orr	x4, x0, x4
  402fe4:	mov	x1, #0x0                   	// #0
  402fe8:	b	402ffc <ferror@plt+0x1d2c>
  402fec:	sub	x9, x9, x2
  402ff0:	and	x1, x1, #0xfff7ffffffffffff
  402ff4:	mov	x4, x5
  402ff8:	cbnz	x9, 40312c <ferror@plt+0x1e5c>
  402ffc:	orr	x3, x4, x1
  403000:	cbnz	x3, 4032ec <ferror@plt+0x201c>
  403004:	mov	x1, x3
  403008:	mov	x9, #0x0                   	// #0
  40300c:	mov	w0, #0x0                   	// #0
  403010:	b	403044 <ferror@plt+0x1d74>
  403014:	mov	x3, x4
  403018:	mov	w4, #0x1                   	// #1
  40301c:	mov	x9, #0x0                   	// #0
  403020:	mov	w0, #0x0                   	// #0
  403024:	b	403140 <ferror@plt+0x1e70>
  403028:	and	x2, x3, #0xf
  40302c:	cmp	x2, #0x4
  403030:	b.eq	40303c <ferror@plt+0x1d6c>  // b.none
  403034:	adds	x3, x3, #0x4
  403038:	cinc	x1, x1, cs  // cs = hs, nlast
  40303c:	cbz	w4, 403044 <ferror@plt+0x1d74>
  403040:	orr	w0, w0, #0x8
  403044:	tbz	x1, #51, 4030f0 <ferror@plt+0x1e20>
  403048:	add	x9, x9, #0x1
  40304c:	mov	x2, #0x7fff                	// #32767
  403050:	cmp	x9, x2
  403054:	b.eq	4030bc <ferror@plt+0x1dec>  // b.none
  403058:	and	x2, x1, #0xfff7ffffffffffff
  40305c:	extr	x4, x1, x3, #3
  403060:	lsr	x1, x2, #3
  403064:	mov	x3, #0x0                   	// #0
  403068:	mov	x2, x4
  40306c:	bfxil	x3, x1, #0, #48
  403070:	bfi	x3, x9, #48, #15
  403074:	bfi	x3, x10, #63, #1
  403078:	stp	x2, x3, [sp, #16]
  40307c:	cbnz	w0, 403124 <ferror@plt+0x1e54>
  403080:	ldr	q0, [sp, #16]
  403084:	ldp	x29, x30, [sp], #32
  403088:	ret
  40308c:	cbnz	x10, 40303c <ferror@plt+0x1d6c>
  403090:	adds	x3, x3, #0x8
  403094:	cinc	x1, x1, cs  // cs = hs, nlast
  403098:	b	40303c <ferror@plt+0x1d6c>
  40309c:	cbz	x10, 40303c <ferror@plt+0x1d6c>
  4030a0:	adds	x3, x3, #0x8
  4030a4:	cinc	x1, x1, cs  // cs = hs, nlast
  4030a8:	b	40303c <ferror@plt+0x1d6c>
  4030ac:	mov	x3, x4
  4030b0:	mov	x9, #0x0                   	// #0
  4030b4:	mov	w0, #0x0                   	// #0
  4030b8:	b	403040 <ferror@plt+0x1d70>
  4030bc:	ands	x3, x11, #0xc00000
  4030c0:	b.eq	4030e4 <ferror@plt+0x1e14>  // b.none
  4030c4:	cmp	x3, #0x400, lsl #12
  4030c8:	ccmp	x10, #0x0, #0x0, eq  // eq = none
  4030cc:	b.eq	40311c <ferror@plt+0x1e4c>  // b.none
  4030d0:	cmp	x3, #0x800, lsl #12
  4030d4:	ccmp	x10, #0x0, #0x4, eq  // eq = none
  4030d8:	csetm	x3, eq  // eq = none
  4030dc:	mov	x1, #0x7ffe                	// #32766
  4030e0:	csel	x9, x9, x1, ne  // ne = any
  4030e4:	mov	w1, #0x14                  	// #20
  4030e8:	orr	w0, w0, w1
  4030ec:	mov	x1, x3
  4030f0:	extr	x4, x1, x3, #3
  4030f4:	lsr	x1, x1, #3
  4030f8:	mov	x2, #0x7fff                	// #32767
  4030fc:	cmp	x9, x2
  403100:	b.ne	403064 <ferror@plt+0x1d94>  // b.any
  403104:	orr	x2, x4, x1
  403108:	orr	x1, x1, #0x800000000000
  40310c:	cbnz	x2, 403064 <ferror@plt+0x1d94>
  403110:	mov	x4, x2
  403114:	mov	x1, x2
  403118:	b	403064 <ferror@plt+0x1d94>
  40311c:	mov	x3, #0x0                   	// #0
  403120:	b	4030e4 <ferror@plt+0x1e14>
  403124:	bl	405384 <ferror@plt+0x40b4>
  403128:	b	403080 <ferror@plt+0x1db0>
  40312c:	mov	x3, x4
  403130:	mov	w0, #0x0                   	// #0
  403134:	mov	w4, #0x0                   	// #0
  403138:	tst	x3, #0x7
  40313c:	b.eq	403044 <ferror@plt+0x1d74>  // b.none
  403140:	orr	w0, w0, #0x10
  403144:	and	x2, x11, #0xc00000
  403148:	cmp	x2, #0x400, lsl #12
  40314c:	b.eq	40308c <ferror@plt+0x1dbc>  // b.none
  403150:	cmp	x2, #0x800, lsl #12
  403154:	b.eq	40309c <ferror@plt+0x1dcc>  // b.none
  403158:	cbz	x2, 403028 <ferror@plt+0x1d58>
  40315c:	cbnz	w4, 403040 <ferror@plt+0x1d70>
  403160:	b	403044 <ferror@plt+0x1d74>
  403164:	mov	x1, x2
  403168:	mov	x3, x12
  40316c:	mov	x9, #0x7fff                	// #32767
  403170:	b	403134 <ferror@plt+0x1e64>
  403174:	mov	x1, x2
  403178:	mov	x4, x12
  40317c:	b	402ffc <ferror@plt+0x1d2c>
  403180:	mov	x0, #0x0                   	// #0
  403184:	mov	x4, #0x1                   	// #1
  403188:	b	4027e0 <ferror@plt+0x1510>
  40318c:	mov	x1, #0x0                   	// #0
  403190:	mov	x4, #0x1                   	// #1
  403194:	b	40298c <ferror@plt+0x16bc>
  403198:	mov	x0, #0x0                   	// #0
  40319c:	mov	x4, #0x1                   	// #1
  4031a0:	b	402bc0 <ferror@plt+0x18f0>
  4031a4:	mov	x1, #0x0                   	// #0
  4031a8:	mov	x4, #0x1                   	// #1
  4031ac:	b	402dc8 <ferror@plt+0x1af8>
  4031b0:	mov	x0, #0x7fff                	// #32767
  4031b4:	cmp	x8, x0
  4031b8:	b.eq	402f04 <ferror@plt+0x1c34>  // b.none
  4031bc:	mov	w0, #0x0                   	// #0
  4031c0:	b	402e98 <ferror@plt+0x1bc8>
  4031c4:	mov	x1, x0
  4031c8:	mov	x3, x0
  4031cc:	mov	w0, #0x0                   	// #0
  4031d0:	b	4032a4 <ferror@plt+0x1fd4>
  4031d4:	mov	x1, x0
  4031d8:	mov	x3, x0
  4031dc:	mov	w0, #0x0                   	// #0
  4031e0:	b	4032a4 <ferror@plt+0x1fd4>
  4031e4:	mov	x1, x0
  4031e8:	mov	x3, x0
  4031ec:	mov	w0, #0x0                   	// #0
  4031f0:	b	4032a4 <ferror@plt+0x1fd4>
  4031f4:	mov	x1, x3
  4031f8:	mov	w0, #0x0                   	// #0
  4031fc:	b	4032a4 <ferror@plt+0x1fd4>
  403200:	mov	x1, x3
  403204:	mov	w0, #0x0                   	// #0
  403208:	b	4032a4 <ferror@plt+0x1fd4>
  40320c:	mov	x1, x3
  403210:	mov	w0, #0x0                   	// #0
  403214:	b	4032a4 <ferror@plt+0x1fd4>
  403218:	mov	x1, x3
  40321c:	mov	w0, #0x14                  	// #20
  403220:	b	4032a4 <ferror@plt+0x1fd4>
  403224:	mov	x1, #0x0                   	// #0
  403228:	mov	x3, #0x0                   	// #0
  40322c:	mov	x10, #0x0                   	// #0
  403230:	mov	w0, #0x14                  	// #20
  403234:	b	4032a4 <ferror@plt+0x1fd4>
  403238:	mov	x1, #0x0                   	// #0
  40323c:	mov	x3, #0x0                   	// #0
  403240:	mov	w0, #0x14                  	// #20
  403244:	b	4032a4 <ferror@plt+0x1fd4>
  403248:	mov	x1, x3
  40324c:	mov	w0, #0x14                  	// #20
  403250:	b	4032a4 <ferror@plt+0x1fd4>
  403254:	mov	x1, #0x0                   	// #0
  403258:	mov	x3, #0x0                   	// #0
  40325c:	mov	x10, #0x0                   	// #0
  403260:	mov	w0, #0x14                  	// #20
  403264:	b	4032a4 <ferror@plt+0x1fd4>
  403268:	mov	x1, #0x0                   	// #0
  40326c:	mov	x3, #0x0                   	// #0
  403270:	mov	w0, #0x14                  	// #20
  403274:	b	4032a4 <ferror@plt+0x1fd4>
  403278:	mov	x1, x0
  40327c:	mov	x3, x0
  403280:	mov	w0, #0x0                   	// #0
  403284:	b	4032a4 <ferror@plt+0x1fd4>
  403288:	mov	x1, x0
  40328c:	mov	x3, x0
  403290:	mov	w0, #0x0                   	// #0
  403294:	b	4032a4 <ferror@plt+0x1fd4>
  403298:	mov	x1, x0
  40329c:	mov	x3, x0
  4032a0:	mov	w0, #0x0                   	// #0
  4032a4:	mov	x9, #0x7fff                	// #32767
  4032a8:	b	403044 <ferror@plt+0x1d74>
  4032ac:	mov	x1, x3
  4032b0:	mov	x10, x14
  4032b4:	mov	w0, #0x0                   	// #0
  4032b8:	b	4032a4 <ferror@plt+0x1fd4>
  4032bc:	mov	x1, x3
  4032c0:	mov	x10, x14
  4032c4:	mov	w0, #0x0                   	// #0
  4032c8:	b	4032a4 <ferror@plt+0x1fd4>
  4032cc:	mov	x1, x3
  4032d0:	mov	x10, x14
  4032d4:	mov	w0, #0x0                   	// #0
  4032d8:	b	4032a4 <ferror@plt+0x1fd4>
  4032dc:	mov	x1, x2
  4032e0:	mov	x3, x12
  4032e4:	mov	x10, x14
  4032e8:	mov	x4, x3
  4032ec:	tst	x4, #0x7
  4032f0:	b.ne	403014 <ferror@plt+0x1d44>  // b.any
  4032f4:	tbnz	w11, #11, 4030ac <ferror@plt+0x1ddc>
  4032f8:	mov	x3, x4
  4032fc:	mov	x9, #0x0                   	// #0
  403300:	mov	w0, #0x0                   	// #0
  403304:	b	403044 <ferror@plt+0x1d74>
  403308:	mov	x1, x5
  40330c:	mov	x3, x0
  403310:	b	4032e8 <ferror@plt+0x2018>
  403314:	mov	x0, #0x7fff                	// #32767
  403318:	cmp	x8, x0
  40331c:	b.eq	402aa0 <ferror@plt+0x17d0>  // b.none
  403320:	mov	x1, x2
  403324:	mov	x3, x12
  403328:	mov	w0, #0x0                   	// #0
  40332c:	b	403134 <ferror@plt+0x1e64>
  403330:	stp	x29, x30, [sp, #-32]!
  403334:	mov	x29, sp
  403338:	str	q0, [sp, #16]
  40333c:	ldr	x2, [sp, #16]
  403340:	ldr	x0, [sp, #24]
  403344:	str	q1, [sp, #16]
  403348:	ldr	x7, [sp, #16]
  40334c:	ldr	x1, [sp, #24]
  403350:	mrs	x12, fpcr
  403354:	ubfx	x3, x0, #0, #48
  403358:	ubfx	x6, x0, #48, #15
  40335c:	lsr	x0, x0, #63
  403360:	and	w9, w0, #0xff
  403364:	cbz	w6, 403418 <ferror@plt+0x2148>
  403368:	mov	x10, x3
  40336c:	mov	w5, #0x7fff                	// #32767
  403370:	cmp	w6, w5
  403374:	b.eq	403480 <ferror@plt+0x21b0>  // b.none
  403378:	extr	x3, x3, x2, #61
  40337c:	orr	x10, x3, #0x8000000000000
  403380:	lsl	x13, x2, #3
  403384:	and	x6, x6, #0xffff
  403388:	sub	x6, x6, #0x3, lsl #12
  40338c:	sub	x6, x6, #0xfff
  403390:	mov	x14, #0x0                   	// #0
  403394:	mov	w3, #0x0                   	// #0
  403398:	ubfx	x8, x1, #0, #48
  40339c:	mov	x4, x8
  4033a0:	ubfx	x11, x1, #48, #15
  4033a4:	lsr	x2, x1, #63
  4033a8:	and	w1, w2, #0xff
  4033ac:	cbz	w11, 4034c8 <ferror@plt+0x21f8>
  4033b0:	mov	w15, #0x7fff                	// #32767
  4033b4:	cmp	w11, w15
  4033b8:	b.eq	403528 <ferror@plt+0x2258>  // b.none
  4033bc:	extr	x4, x8, x7, #61
  4033c0:	orr	x4, x4, #0x8000000000000
  4033c4:	lsl	x5, x7, #3
  4033c8:	and	x11, x11, #0xffff
  4033cc:	sub	x11, x11, #0x3, lsl #12
  4033d0:	sub	x11, x11, #0xfff
  4033d4:	eor	w9, w9, w1
  4033d8:	and	x9, x9, #0xff
  4033dc:	sub	x6, x6, x11
  4033e0:	lsl	x1, x14, #2
  4033e4:	mov	x7, #0x0                   	// #0
  4033e8:	cmp	x1, #0x7
  4033ec:	b.le	403580 <ferror@plt+0x22b0>
  4033f0:	cmp	x1, #0xe
  4033f4:	b.gt	4038ec <ferror@plt+0x261c>
  4033f8:	cmp	x1, #0xb
  4033fc:	b.gt	403910 <ferror@plt+0x2640>
  403400:	cmp	x1, #0x9
  403404:	b.gt	40364c <ferror@plt+0x237c>
  403408:	mov	x4, #0x0                   	// #0
  40340c:	mov	x5, #0x0                   	// #0
  403410:	mov	x6, #0x7fff                	// #32767
  403414:	b	403b7c <ferror@plt+0x28ac>
  403418:	orr	x13, x3, x2
  40341c:	cbz	x13, 4034a0 <ferror@plt+0x21d0>
  403420:	cbz	x3, 40345c <ferror@plt+0x218c>
  403424:	clz	x6, x3
  403428:	sub	x10, x6, #0xf
  40342c:	add	w13, w10, #0x3
  403430:	lsl	x3, x3, x13
  403434:	mov	w4, #0x3d                  	// #61
  403438:	sub	w10, w4, w10
  40343c:	lsr	x10, x2, x10
  403440:	orr	x10, x10, x3
  403444:	lsl	x13, x2, x13
  403448:	mov	x2, #0xffffffffffffc011    	// #-16367
  40344c:	sub	x6, x2, x6
  403450:	mov	x14, #0x0                   	// #0
  403454:	mov	w3, #0x0                   	// #0
  403458:	b	403398 <ferror@plt+0x20c8>
  40345c:	clz	x10, x2
  403460:	add	x6, x10, #0x40
  403464:	add	x10, x10, #0x31
  403468:	cmp	x10, #0x3c
  40346c:	b.le	40342c <ferror@plt+0x215c>
  403470:	sub	w10, w10, #0x3d
  403474:	mov	x13, x3
  403478:	lsl	x10, x2, x10
  40347c:	b	403448 <ferror@plt+0x2178>
  403480:	orr	x13, x3, x2
  403484:	cbz	x13, 4034b4 <ferror@plt+0x21e4>
  403488:	lsr	x3, x3, #47
  40348c:	eor	w3, w3, #0x1
  403490:	mov	x13, x2
  403494:	mov	x6, #0x7fff                	// #32767
  403498:	mov	x14, #0x3                   	// #3
  40349c:	b	403398 <ferror@plt+0x20c8>
  4034a0:	mov	x10, x13
  4034a4:	mov	x6, #0x0                   	// #0
  4034a8:	mov	x14, #0x1                   	// #1
  4034ac:	mov	w3, #0x0                   	// #0
  4034b0:	b	403398 <ferror@plt+0x20c8>
  4034b4:	mov	x10, x13
  4034b8:	mov	x6, #0x7fff                	// #32767
  4034bc:	mov	x14, #0x2                   	// #2
  4034c0:	mov	w3, #0x0                   	// #0
  4034c4:	b	403398 <ferror@plt+0x20c8>
  4034c8:	orr	x5, x8, x7
  4034cc:	cbz	x5, 403548 <ferror@plt+0x2278>
  4034d0:	cbz	x8, 403504 <ferror@plt+0x2234>
  4034d4:	clz	x16, x8
  4034d8:	sub	x4, x16, #0xf
  4034dc:	add	w5, w4, #0x3
  4034e0:	lsl	x8, x8, x5
  4034e4:	mov	w15, #0x3d                  	// #61
  4034e8:	sub	w4, w15, w4
  4034ec:	lsr	x4, x7, x4
  4034f0:	orr	x4, x4, x8
  4034f4:	lsl	x5, x7, x5
  4034f8:	mov	x11, #0xffffffffffffc011    	// #-16367
  4034fc:	sub	x11, x11, x16
  403500:	b	4033d4 <ferror@plt+0x2104>
  403504:	clz	x4, x7
  403508:	add	x16, x4, #0x40
  40350c:	add	x4, x4, #0x31
  403510:	cmp	x4, #0x3c
  403514:	b.le	4034dc <ferror@plt+0x220c>
  403518:	sub	w4, w4, #0x3d
  40351c:	mov	x5, x8
  403520:	lsl	x4, x7, x4
  403524:	b	4034f8 <ferror@plt+0x2228>
  403528:	orr	x5, x8, x7
  40352c:	cbz	x5, 403570 <ferror@plt+0x22a0>
  403530:	mov	x5, x7
  403534:	mov	x11, #0x7fff                	// #32767
  403538:	mov	x7, #0x3                   	// #3
  40353c:	tst	x8, #0x800000000000
  403540:	csinc	w3, w3, wzr, ne  // ne = any
  403544:	b	403554 <ferror@plt+0x2284>
  403548:	mov	x4, x5
  40354c:	mov	x11, #0x0                   	// #0
  403550:	mov	x7, #0x1                   	// #1
  403554:	eor	w9, w9, w1
  403558:	and	x9, x9, #0xff
  40355c:	sub	x6, x6, x11
  403560:	orr	x1, x7, x14, lsl #2
  403564:	cmp	x1, #0x7
  403568:	b.ne	4033e8 <ferror@plt+0x2118>  // b.any
  40356c:	b	4035c8 <ferror@plt+0x22f8>
  403570:	mov	x4, x5
  403574:	mov	x11, #0x7fff                	// #32767
  403578:	mov	x7, #0x2                   	// #2
  40357c:	b	403554 <ferror@plt+0x2284>
  403580:	cmp	x1, #0x1
  403584:	b.eq	403908 <ferror@plt+0x2638>  // b.none
  403588:	b.le	403668 <ferror@plt+0x2398>
  40358c:	cmp	x1, #0x4
  403590:	b.eq	403b60 <ferror@plt+0x2890>  // b.none
  403594:	b.le	4035c0 <ferror@plt+0x22f0>
  403598:	cmp	x1, #0x5
  40359c:	b.ne	40363c <ferror@plt+0x236c>  // b.any
  4035a0:	mov	x4, #0xffffffffffff        	// #281474976710655
  4035a4:	mov	x5, #0xffffffffffffffff    	// #-1
  4035a8:	mov	x2, #0x0                   	// #0
  4035ac:	mov	w3, #0x1                   	// #1
  4035b0:	orr	x4, x4, #0x800000000000
  4035b4:	mov	x9, x2
  4035b8:	mov	x6, #0x7fff                	// #32767
  4035bc:	b	403b7c <ferror@plt+0x28ac>
  4035c0:	cmp	x1, #0x2
  4035c4:	b.eq	403b70 <ferror@plt+0x28a0>  // b.none
  4035c8:	cmp	x7, #0x1
  4035cc:	b.eq	403ba4 <ferror@plt+0x28d4>  // b.none
  4035d0:	b.gt	403924 <ferror@plt+0x2654>
  4035d4:	mov	x9, x2
  4035d8:	cbnz	x7, 403b7c <ferror@plt+0x28ac>
  4035dc:	add	x0, x6, #0x3, lsl #12
  4035e0:	add	x0, x0, #0xfff
  4035e4:	cmp	x0, #0x0
  4035e8:	b.le	4039f0 <ferror@plt+0x2720>
  4035ec:	tst	x5, #0x7
  4035f0:	b.eq	403610 <ferror@plt+0x2340>  // b.none
  4035f4:	orr	w3, w3, #0x10
  4035f8:	and	x1, x12, #0xc00000
  4035fc:	cmp	x1, #0x400, lsl #12
  403600:	b.eq	40394c <ferror@plt+0x267c>  // b.none
  403604:	cmp	x1, #0x800, lsl #12
  403608:	b.eq	40395c <ferror@plt+0x268c>  // b.none
  40360c:	cbz	x1, 403934 <ferror@plt+0x2664>
  403610:	tbz	x4, #52, 40361c <ferror@plt+0x234c>
  403614:	and	x4, x4, #0xffefffffffffffff
  403618:	add	x0, x6, #0x4, lsl #12
  40361c:	mov	x1, #0x7ffe                	// #32766
  403620:	cmp	x0, x1
  403624:	b.gt	40396c <ferror@plt+0x269c>
  403628:	extr	x5, x4, x5, #3
  40362c:	lsr	x4, x4, #3
  403630:	mov	x9, x2
  403634:	mov	x6, x0
  403638:	b	403b7c <ferror@plt+0x28ac>
  40363c:	mov	x4, #0x0                   	// #0
  403640:	mov	x5, #0x0                   	// #0
  403644:	mov	x6, #0x0                   	// #0
  403648:	b	403b7c <ferror@plt+0x28ac>
  40364c:	cmp	x1, #0xa
  403650:	b.ne	4035c8 <ferror@plt+0x22f8>  // b.any
  403654:	mov	x4, #0xffffffffffff        	// #281474976710655
  403658:	mov	x5, #0xffffffffffffffff    	// #-1
  40365c:	mov	x2, #0x0                   	// #0
  403660:	mov	w3, #0x1                   	// #1
  403664:	b	4035b0 <ferror@plt+0x22e0>
  403668:	cmp	x10, x4
  40366c:	b.hi	403678 <ferror@plt+0x23a8>  // b.pmore
  403670:	ccmp	x13, x5, #0x0, eq  // eq = none
  403674:	b.cc	40389c <ferror@plt+0x25cc>  // b.lo, b.ul, b.last
  403678:	lsr	x2, x10, #1
  40367c:	extr	x0, x10, x13, #1
  403680:	lsl	x13, x13, #63
  403684:	extr	x7, x4, x5, #52
  403688:	lsl	x8, x5, #12
  40368c:	ubfx	x10, x4, #20, #32
  403690:	and	x11, x7, #0xffffffff
  403694:	udiv	x4, x2, x10
  403698:	mul	x5, x11, x4
  40369c:	msub	x2, x4, x10, x2
  4036a0:	extr	x1, x2, x0, #32
  4036a4:	cmp	x5, x1
  4036a8:	b.ls	4036c0 <ferror@plt+0x23f0>  // b.plast
  4036ac:	add	x1, x1, x7
  4036b0:	cmp	x5, x1
  4036b4:	ccmp	x7, x1, #0x2, hi  // hi = pmore
  4036b8:	b.ls	4038b0 <ferror@plt+0x25e0>  // b.plast
  4036bc:	sub	x4, x4, #0x1
  4036c0:	sub	x1, x1, x5
  4036c4:	udiv	x15, x1, x10
  4036c8:	mul	x2, x11, x15
  4036cc:	msub	x1, x15, x10, x1
  4036d0:	bfi	x0, x1, #32, #32
  4036d4:	cmp	x2, x0
  4036d8:	b.ls	4036f0 <ferror@plt+0x2420>  // b.plast
  4036dc:	add	x0, x0, x7
  4036e0:	cmp	x2, x0
  4036e4:	ccmp	x7, x0, #0x2, hi  // hi = pmore
  4036e8:	b.ls	4038bc <ferror@plt+0x25ec>  // b.plast
  4036ec:	sub	x15, x15, #0x1
  4036f0:	sub	x0, x0, x2
  4036f4:	orr	x15, x15, x4, lsl #32
  4036f8:	lsr	x1, x15, #32
  4036fc:	lsr	x14, x8, #32
  403700:	and	x2, x15, #0xffffffff
  403704:	and	x16, x8, #0xffffffff
  403708:	mul	x4, x2, x16
  40370c:	mul	x17, x1, x16
  403710:	mul	x1, x1, x14
  403714:	madd	x2, x14, x2, x17
  403718:	add	x2, x2, x4, lsr #32
  40371c:	mov	x5, #0x100000000           	// #4294967296
  403720:	add	x5, x1, x5
  403724:	cmp	x17, x2
  403728:	csel	x1, x5, x1, hi  // hi = pmore
  40372c:	add	x1, x1, x2, lsr #32
  403730:	and	x4, x4, #0xffffffff
  403734:	add	x2, x4, x2, lsl #32
  403738:	cmp	x0, x1
  40373c:	b.cc	40374c <ferror@plt+0x247c>  // b.lo, b.ul, b.last
  403740:	mov	x4, x15
  403744:	ccmp	x13, x2, #0x2, eq  // eq = none
  403748:	b.cs	403784 <ferror@plt+0x24b4>  // b.hs, b.nlast
  40374c:	sub	x4, x15, #0x1
  403750:	adds	x13, x13, x8
  403754:	adc	x0, x0, x7
  403758:	cmp	x7, x0
  40375c:	b.cc	403768 <ferror@plt+0x2498>  // b.lo, b.ul, b.last
  403760:	ccmp	x8, x13, #0x2, eq  // eq = none
  403764:	b.hi	403784 <ferror@plt+0x24b4>  // b.pmore
  403768:	cmp	x1, x0
  40376c:	b.hi	403778 <ferror@plt+0x24a8>  // b.pmore
  403770:	ccmp	x2, x13, #0x0, eq  // eq = none
  403774:	b.ls	403784 <ferror@plt+0x24b4>  // b.plast
  403778:	sub	x4, x15, #0x2
  40377c:	adds	x13, x13, x8
  403780:	adc	x0, x0, x7
  403784:	sub	x2, x13, x2
  403788:	cmp	x13, x2
  40378c:	sbc	x0, x0, x1
  403790:	mov	x5, #0xffffffffffffffff    	// #-1
  403794:	cmp	x7, x0
  403798:	b.eq	403894 <ferror@plt+0x25c4>  // b.none
  40379c:	udiv	x1, x0, x10
  4037a0:	mul	x5, x11, x1
  4037a4:	msub	x0, x1, x10, x0
  4037a8:	extr	x0, x0, x2, #32
  4037ac:	cmp	x5, x0
  4037b0:	b.ls	4037c8 <ferror@plt+0x24f8>  // b.plast
  4037b4:	add	x0, x0, x7
  4037b8:	cmp	x5, x0
  4037bc:	ccmp	x7, x0, #0x2, hi  // hi = pmore
  4037c0:	b.ls	4038c8 <ferror@plt+0x25f8>  // b.plast
  4037c4:	sub	x1, x1, #0x1
  4037c8:	sub	x0, x0, x5
  4037cc:	udiv	x5, x0, x10
  4037d0:	mul	x11, x11, x5
  4037d4:	msub	x0, x5, x10, x0
  4037d8:	bfi	x2, x0, #32, #32
  4037dc:	mov	x0, x2
  4037e0:	cmp	x11, x2
  4037e4:	b.ls	4037fc <ferror@plt+0x252c>  // b.plast
  4037e8:	add	x0, x2, x7
  4037ec:	cmp	x11, x0
  4037f0:	ccmp	x7, x0, #0x2, hi  // hi = pmore
  4037f4:	b.ls	4038d4 <ferror@plt+0x2604>  // b.plast
  4037f8:	sub	x5, x5, #0x1
  4037fc:	sub	x0, x0, x11
  403800:	orr	x2, x5, x1, lsl #32
  403804:	lsr	x1, x2, #32
  403808:	and	x10, x2, #0xffffffff
  40380c:	mul	x5, x16, x10
  403810:	mul	x16, x1, x16
  403814:	mul	x1, x14, x1
  403818:	madd	x14, x14, x10, x16
  40381c:	add	x14, x14, x5, lsr #32
  403820:	mov	x10, #0x100000000           	// #4294967296
  403824:	add	x10, x1, x10
  403828:	cmp	x16, x14
  40382c:	csel	x1, x10, x1, hi  // hi = pmore
  403830:	add	x1, x1, x14, lsr #32
  403834:	and	x5, x5, #0xffffffff
  403838:	add	x14, x5, x14, lsl #32
  40383c:	cmp	x0, x1
  403840:	b.cc	403850 <ferror@plt+0x2580>  // b.lo, b.ul, b.last
  403844:	cmp	x14, #0x0
  403848:	ccmp	x0, x1, #0x0, ne  // ne = any
  40384c:	b.ne	4038e0 <ferror@plt+0x2610>  // b.any
  403850:	sub	x5, x2, #0x1
  403854:	adds	x0, x0, x7
  403858:	b.cs	403884 <ferror@plt+0x25b4>  // b.hs, b.nlast
  40385c:	cmp	x0, x1
  403860:	b.cc	40386c <ferror@plt+0x259c>  // b.lo, b.ul, b.last
  403864:	ccmp	x8, x14, #0x2, eq  // eq = none
  403868:	b.cs	403884 <ferror@plt+0x25b4>  // b.hs, b.nlast
  40386c:	sub	x5, x2, #0x2
  403870:	lsl	x2, x8, #1
  403874:	cmp	x8, x2
  403878:	cinc	x7, x7, hi  // hi = pmore
  40387c:	add	x0, x0, x7
  403880:	mov	x8, x2
  403884:	cmp	x0, x1
  403888:	orr	x0, x5, #0x1
  40388c:	ccmp	x8, x14, #0x0, eq  // eq = none
  403890:	csel	x5, x0, x5, ne  // ne = any
  403894:	mov	x2, x9
  403898:	b	4035dc <ferror@plt+0x230c>
  40389c:	sub	x6, x6, #0x1
  4038a0:	mov	x0, x13
  4038a4:	mov	x2, x10
  4038a8:	mov	x13, #0x0                   	// #0
  4038ac:	b	403684 <ferror@plt+0x23b4>
  4038b0:	sub	x4, x4, #0x2
  4038b4:	add	x1, x1, x7
  4038b8:	b	4036c0 <ferror@plt+0x23f0>
  4038bc:	sub	x15, x15, #0x2
  4038c0:	add	x0, x0, x7
  4038c4:	b	4036f0 <ferror@plt+0x2420>
  4038c8:	sub	x1, x1, #0x2
  4038cc:	add	x0, x0, x7
  4038d0:	b	4037c8 <ferror@plt+0x24f8>
  4038d4:	sub	x5, x5, #0x2
  4038d8:	add	x0, x0, x7
  4038dc:	b	4037fc <ferror@plt+0x252c>
  4038e0:	mov	x5, x2
  4038e4:	mov	x8, #0x0                   	// #0
  4038e8:	b	403884 <ferror@plt+0x25b4>
  4038ec:	tbz	x10, #47, 403bc4 <ferror@plt+0x28f4>
  4038f0:	ands	x1, x4, #0x800000000000
  4038f4:	csel	x4, x10, x4, ne  // ne = any
  4038f8:	cmp	x1, #0x0
  4038fc:	csel	x5, x13, x5, ne  // ne = any
  403900:	csel	x2, x0, x2, ne  // ne = any
  403904:	b	4035b0 <ferror@plt+0x22e0>
  403908:	orr	w3, w3, #0x2
  40390c:	b	403408 <ferror@plt+0x2138>
  403910:	mov	x4, x10
  403914:	mov	x5, x13
  403918:	mov	x2, x0
  40391c:	mov	x7, x14
  403920:	b	4035c8 <ferror@plt+0x22f8>
  403924:	cmp	x7, #0x2
  403928:	b.ne	4035b0 <ferror@plt+0x22e0>  // b.any
  40392c:	mov	x9, x2
  403930:	b	403408 <ferror@plt+0x2138>
  403934:	and	x1, x5, #0xf
  403938:	cmp	x1, #0x4
  40393c:	b.eq	403610 <ferror@plt+0x2340>  // b.none
  403940:	adds	x5, x5, #0x4
  403944:	cinc	x4, x4, cs  // cs = hs, nlast
  403948:	b	403610 <ferror@plt+0x2340>
  40394c:	cbnz	x2, 403610 <ferror@plt+0x2340>
  403950:	adds	x5, x5, #0x8
  403954:	cinc	x4, x4, cs  // cs = hs, nlast
  403958:	b	403610 <ferror@plt+0x2340>
  40395c:	cbz	x2, 403610 <ferror@plt+0x2340>
  403960:	adds	x5, x5, #0x8
  403964:	cinc	x4, x4, cs  // cs = hs, nlast
  403968:	b	403610 <ferror@plt+0x2340>
  40396c:	and	x5, x12, #0xc00000
  403970:	cmp	x5, #0x400, lsl #12
  403974:	b.eq	4039c0 <ferror@plt+0x26f0>  // b.none
  403978:	cmp	x5, #0x800, lsl #12
  40397c:	b.eq	4039d8 <ferror@plt+0x2708>  // b.none
  403980:	mov	x6, #0x7fff                	// #32767
  403984:	cbz	x5, 403990 <ferror@plt+0x26c0>
  403988:	mov	x5, #0xffffffffffffffff    	// #-1
  40398c:	mov	x6, #0x7ffe                	// #32766
  403990:	mov	w0, #0x14                  	// #20
  403994:	orr	w3, w3, w0
  403998:	mov	x4, x5
  40399c:	mov	x1, #0x0                   	// #0
  4039a0:	mov	x0, x5
  4039a4:	bfxil	x1, x4, #0, #48
  4039a8:	bfi	x1, x6, #48, #15
  4039ac:	bfi	x1, x2, #63, #1
  4039b0:	stp	x0, x1, [sp, #16]
  4039b4:	mov	w0, w3
  4039b8:	bl	405384 <ferror@plt+0x40b4>
  4039bc:	b	403b98 <ferror@plt+0x28c8>
  4039c0:	cmp	x2, #0x0
  4039c4:	csetm	x5, ne  // ne = any
  4039c8:	mov	x6, #0x7ffe                	// #32766
  4039cc:	mov	x0, #0x7fff                	// #32767
  4039d0:	csel	x6, x6, x0, ne  // ne = any
  4039d4:	b	403990 <ferror@plt+0x26c0>
  4039d8:	cmp	x2, #0x0
  4039dc:	csetm	x5, eq  // eq = none
  4039e0:	mov	x6, #0x7ffe                	// #32766
  4039e4:	mov	x0, #0x7fff                	// #32767
  4039e8:	csel	x6, x6, x0, eq  // eq = none
  4039ec:	b	403990 <ferror@plt+0x26c0>
  4039f0:	mov	x1, #0x1                   	// #1
  4039f4:	sub	x0, x1, x0
  4039f8:	cmp	x0, #0x74
  4039fc:	b.gt	403b00 <ferror@plt+0x2830>
  403a00:	cmp	x0, #0x3f
  403a04:	b.gt	403a48 <ferror@plt+0x2778>
  403a08:	mov	w6, #0x40                  	// #64
  403a0c:	sub	w6, w6, w0
  403a10:	lsl	x1, x4, x6
  403a14:	lsr	x7, x5, x0
  403a18:	orr	x1, x1, x7
  403a1c:	lsl	x5, x5, x6
  403a20:	cmp	x5, #0x0
  403a24:	cset	x5, ne  // ne = any
  403a28:	orr	x1, x1, x5
  403a2c:	lsr	x0, x4, x0
  403a30:	tst	x1, #0x7
  403a34:	b.ne	403a90 <ferror@plt+0x27c0>  // b.any
  403a38:	tbnz	x0, #51, 403ab0 <ferror@plt+0x27e0>
  403a3c:	extr	x5, x0, x1, #3
  403a40:	lsr	x4, x0, #3
  403a44:	b	403a80 <ferror@plt+0x27b0>
  403a48:	sub	w6, w0, #0x40
  403a4c:	lsr	x6, x4, x6
  403a50:	mov	w1, #0x80                  	// #128
  403a54:	sub	w1, w1, w0
  403a58:	lsl	x4, x4, x1
  403a5c:	cmp	x0, #0x40
  403a60:	csel	x0, x4, xzr, ne  // ne = any
  403a64:	orr	x5, x0, x5
  403a68:	cmp	x5, #0x0
  403a6c:	cset	x1, ne  // ne = any
  403a70:	orr	x1, x6, x1
  403a74:	lsr	x5, x6, #3
  403a78:	ands	x4, x1, #0x7
  403a7c:	b.ne	403a8c <ferror@plt+0x27bc>  // b.any
  403a80:	tbz	w12, #11, 403bb8 <ferror@plt+0x28e8>
  403a84:	mov	x6, #0x0                   	// #0
  403a88:	b	403ac0 <ferror@plt+0x27f0>
  403a8c:	mov	x0, #0x0                   	// #0
  403a90:	orr	w3, w3, #0x10
  403a94:	and	x12, x12, #0xc00000
  403a98:	cmp	x12, #0x400, lsl #12
  403a9c:	b.eq	403ae0 <ferror@plt+0x2810>  // b.none
  403aa0:	cmp	x12, #0x800, lsl #12
  403aa4:	b.eq	403af0 <ferror@plt+0x2820>  // b.none
  403aa8:	cbz	x12, 403ac8 <ferror@plt+0x27f8>
  403aac:	tbz	x0, #51, 403bd4 <ferror@plt+0x2904>
  403ab0:	orr	w3, w3, #0x10
  403ab4:	mov	x4, #0x0                   	// #0
  403ab8:	mov	x5, #0x0                   	// #0
  403abc:	mov	x6, #0x1                   	// #1
  403ac0:	orr	w3, w3, #0x8
  403ac4:	b	40399c <ferror@plt+0x26cc>
  403ac8:	and	x4, x1, #0xf
  403acc:	cmp	x4, #0x4
  403ad0:	b.eq	403aac <ferror@plt+0x27dc>  // b.none
  403ad4:	adds	x1, x1, #0x4
  403ad8:	cinc	x0, x0, cs  // cs = hs, nlast
  403adc:	b	403aac <ferror@plt+0x27dc>
  403ae0:	cbnz	x2, 403aac <ferror@plt+0x27dc>
  403ae4:	adds	x1, x1, #0x8
  403ae8:	cinc	x0, x0, cs  // cs = hs, nlast
  403aec:	b	403aac <ferror@plt+0x27dc>
  403af0:	cbz	x2, 403aac <ferror@plt+0x27dc>
  403af4:	adds	x1, x1, #0x8
  403af8:	cinc	x0, x0, cs  // cs = hs, nlast
  403afc:	b	403aac <ferror@plt+0x27dc>
  403b00:	orr	x5, x5, x4
  403b04:	cbz	x5, 403b30 <ferror@plt+0x2860>
  403b08:	orr	w3, w3, #0x10
  403b0c:	and	x12, x12, #0xc00000
  403b10:	cmp	x12, #0x400, lsl #12
  403b14:	b.eq	403b40 <ferror@plt+0x2870>  // b.none
  403b18:	cmp	x12, #0x800, lsl #12
  403b1c:	b.eq	403b50 <ferror@plt+0x2880>  // b.none
  403b20:	cmp	x12, #0x0
  403b24:	mov	x5, #0x5                   	// #5
  403b28:	csinc	x5, x5, xzr, eq  // eq = none
  403b2c:	lsr	x5, x5, #3
  403b30:	orr	w3, w3, #0x8
  403b34:	mov	x4, #0x0                   	// #0
  403b38:	mov	x6, #0x0                   	// #0
  403b3c:	b	40399c <ferror@plt+0x26cc>
  403b40:	cmp	x2, #0x0
  403b44:	mov	x5, #0x9                   	// #9
  403b48:	csinc	x5, x5, xzr, eq  // eq = none
  403b4c:	b	403b2c <ferror@plt+0x285c>
  403b50:	cmp	x2, #0x0
  403b54:	mov	x5, #0x9                   	// #9
  403b58:	csinc	x5, x5, xzr, ne  // ne = any
  403b5c:	b	403b2c <ferror@plt+0x285c>
  403b60:	mov	x4, #0x0                   	// #0
  403b64:	mov	x5, #0x0                   	// #0
  403b68:	mov	x6, #0x0                   	// #0
  403b6c:	b	403b7c <ferror@plt+0x28ac>
  403b70:	mov	x4, #0x0                   	// #0
  403b74:	mov	x5, #0x0                   	// #0
  403b78:	mov	x6, #0x0                   	// #0
  403b7c:	mov	x1, #0x0                   	// #0
  403b80:	mov	x0, x5
  403b84:	bfxil	x1, x4, #0, #48
  403b88:	bfi	x1, x6, #48, #15
  403b8c:	bfi	x1, x9, #63, #1
  403b90:	stp	x0, x1, [sp, #16]
  403b94:	cbnz	w3, 4039b4 <ferror@plt+0x26e4>
  403b98:	ldr	q0, [sp, #16]
  403b9c:	ldp	x29, x30, [sp], #32
  403ba0:	ret
  403ba4:	mov	x9, x2
  403ba8:	mov	x4, #0x0                   	// #0
  403bac:	mov	x5, #0x0                   	// #0
  403bb0:	mov	x6, #0x0                   	// #0
  403bb4:	b	403b7c <ferror@plt+0x28ac>
  403bb8:	mov	x9, x2
  403bbc:	mov	x6, #0x0                   	// #0
  403bc0:	b	403b7c <ferror@plt+0x28ac>
  403bc4:	mov	x4, x10
  403bc8:	mov	x5, x13
  403bcc:	mov	x2, x0
  403bd0:	b	4035b0 <ferror@plt+0x22e0>
  403bd4:	extr	x5, x0, x1, #3
  403bd8:	lsr	x4, x0, #3
  403bdc:	mov	x6, #0x0                   	// #0
  403be0:	b	403ac0 <ferror@plt+0x27f0>
  403be4:	stp	x29, x30, [sp, #-32]!
  403be8:	mov	x29, sp
  403bec:	str	q0, [sp, #16]
  403bf0:	ldr	x2, [sp, #16]
  403bf4:	ldr	x0, [sp, #24]
  403bf8:	str	q1, [sp, #16]
  403bfc:	ldr	x7, [sp, #16]
  403c00:	ldr	x1, [sp, #24]
  403c04:	mrs	x13, fpcr
  403c08:	ubfx	x8, x0, #0, #48
  403c0c:	ubfx	x9, x0, #48, #15
  403c10:	lsr	x0, x0, #63
  403c14:	and	w11, w0, #0xff
  403c18:	cbz	w9, 403d00 <ferror@plt+0x2a30>
  403c1c:	mov	x4, x8
  403c20:	mov	w5, #0x7fff                	// #32767
  403c24:	cmp	w9, w5
  403c28:	b.eq	403d68 <ferror@plt+0x2a98>  // b.none
  403c2c:	extr	x4, x8, x2, #61
  403c30:	orr	x4, x4, #0x8000000000000
  403c34:	lsl	x5, x2, #3
  403c38:	and	x9, x9, #0xffff
  403c3c:	sub	x9, x9, #0x3, lsl #12
  403c40:	sub	x9, x9, #0xfff
  403c44:	mov	x6, #0x0                   	// #0
  403c48:	mov	w8, #0x0                   	// #0
  403c4c:	ubfx	x14, x1, #0, #48
  403c50:	ubfx	x12, x1, #48, #15
  403c54:	lsr	x1, x1, #63
  403c58:	and	w3, w1, #0xff
  403c5c:	cbz	w12, 403db0 <ferror@plt+0x2ae0>
  403c60:	mov	w10, #0x7fff                	// #32767
  403c64:	cmp	w12, w10
  403c68:	b.eq	403e14 <ferror@plt+0x2b44>  // b.none
  403c6c:	extr	x10, x14, x7, #61
  403c70:	orr	x10, x10, #0x8000000000000
  403c74:	lsl	x7, x7, #3
  403c78:	and	x12, x12, #0xffff
  403c7c:	sub	x12, x12, #0x3, lsl #12
  403c80:	sub	x12, x12, #0xfff
  403c84:	mov	x14, #0x0                   	// #0
  403c88:	eor	w11, w11, w3
  403c8c:	and	x11, x11, #0xff
  403c90:	add	x12, x9, x12
  403c94:	add	x9, x12, #0x1
  403c98:	orr	x3, x14, x6, lsl #2
  403c9c:	cmp	x3, #0xa
  403ca0:	b.le	403eb4 <ferror@plt+0x2be4>
  403ca4:	cmp	x3, #0xc
  403ca8:	csel	x1, x1, x0, lt  // lt = tstop
  403cac:	csel	x4, x10, x4, lt  // lt = tstop
  403cb0:	csel	x5, x7, x5, lt  // lt = tstop
  403cb4:	csel	x6, x14, x6, lt  // lt = tstop
  403cb8:	cmp	x6, #0x2
  403cbc:	b.eq	40429c <ferror@plt+0x2fcc>  // b.none
  403cc0:	b.gt	403f00 <ferror@plt+0x2c30>
  403cc4:	cbz	x6, 4042bc <ferror@plt+0x2fec>
  403cc8:	cmp	x6, #0x1
  403ccc:	csel	x4, x4, xzr, ne  // ne = any
  403cd0:	csel	x5, x5, xzr, ne  // ne = any
  403cd4:	csel	x9, x9, xzr, ne  // ne = any
  403cd8:	mov	x3, #0x0                   	// #0
  403cdc:	mov	x2, x5
  403ce0:	bfxil	x3, x4, #0, #48
  403ce4:	bfi	x3, x9, #48, #15
  403ce8:	bfi	x3, x1, #63, #1
  403cec:	stp	x2, x3, [sp, #16]
  403cf0:	cbnz	w8, 4040f0 <ferror@plt+0x2e20>
  403cf4:	ldr	q0, [sp, #16]
  403cf8:	ldp	x29, x30, [sp], #32
  403cfc:	ret
  403d00:	orr	x5, x8, x2
  403d04:	cbz	x5, 403d88 <ferror@plt+0x2ab8>
  403d08:	cbz	x8, 403d44 <ferror@plt+0x2a74>
  403d0c:	clz	x6, x8
  403d10:	sub	x4, x6, #0xf
  403d14:	add	w5, w4, #0x3
  403d18:	lsl	x8, x8, x5
  403d1c:	mov	w3, #0x3d                  	// #61
  403d20:	sub	w4, w3, w4
  403d24:	lsr	x4, x2, x4
  403d28:	orr	x4, x4, x8
  403d2c:	lsl	x5, x2, x5
  403d30:	mov	x9, #0xffffffffffffc011    	// #-16367
  403d34:	sub	x9, x9, x6
  403d38:	mov	x6, #0x0                   	// #0
  403d3c:	mov	w8, #0x0                   	// #0
  403d40:	b	403c4c <ferror@plt+0x297c>
  403d44:	clz	x4, x2
  403d48:	add	x6, x4, #0x40
  403d4c:	add	x4, x4, #0x31
  403d50:	cmp	x4, #0x3c
  403d54:	b.le	403d14 <ferror@plt+0x2a44>
  403d58:	sub	w4, w4, #0x3d
  403d5c:	mov	x5, x8
  403d60:	lsl	x4, x2, x4
  403d64:	b	403d30 <ferror@plt+0x2a60>
  403d68:	orr	x5, x8, x2
  403d6c:	cbz	x5, 403d9c <ferror@plt+0x2acc>
  403d70:	lsr	x8, x8, #47
  403d74:	eor	w8, w8, #0x1
  403d78:	mov	x5, x2
  403d7c:	mov	x9, #0x7fff                	// #32767
  403d80:	mov	x6, #0x3                   	// #3
  403d84:	b	403c4c <ferror@plt+0x297c>
  403d88:	mov	x4, x5
  403d8c:	mov	x9, #0x0                   	// #0
  403d90:	mov	x6, #0x1                   	// #1
  403d94:	mov	w8, #0x0                   	// #0
  403d98:	b	403c4c <ferror@plt+0x297c>
  403d9c:	mov	x4, x5
  403da0:	mov	x9, #0x7fff                	// #32767
  403da4:	mov	x6, #0x2                   	// #2
  403da8:	mov	w8, #0x0                   	// #0
  403dac:	b	403c4c <ferror@plt+0x297c>
  403db0:	orr	x10, x14, x7
  403db4:	cbz	x10, 404328 <ferror@plt+0x3058>
  403db8:	cbz	x14, 403df0 <ferror@plt+0x2b20>
  403dbc:	clz	x15, x14
  403dc0:	sub	x10, x15, #0xf
  403dc4:	add	w12, w10, #0x3
  403dc8:	lsl	x14, x14, x12
  403dcc:	mov	w2, #0x3d                  	// #61
  403dd0:	sub	w10, w2, w10
  403dd4:	lsr	x10, x7, x10
  403dd8:	orr	x10, x10, x14
  403ddc:	lsl	x7, x7, x12
  403de0:	mov	x12, #0xffffffffffffc011    	// #-16367
  403de4:	sub	x12, x12, x15
  403de8:	mov	x14, #0x0                   	// #0
  403dec:	b	403c88 <ferror@plt+0x29b8>
  403df0:	clz	x10, x7
  403df4:	add	x15, x10, #0x40
  403df8:	add	x10, x10, #0x31
  403dfc:	cmp	x10, #0x3c
  403e00:	b.le	403dc4 <ferror@plt+0x2af4>
  403e04:	sub	w10, w10, #0x3d
  403e08:	lsl	x10, x7, x10
  403e0c:	mov	x7, x14
  403e10:	b	403de0 <ferror@plt+0x2b10>
  403e14:	orr	x10, x14, x7
  403e18:	cbz	x10, 403e88 <ferror@plt+0x2bb8>
  403e1c:	tst	x14, #0x800000000000
  403e20:	csinc	w8, w8, wzr, ne  // ne = any
  403e24:	eor	w11, w11, w3
  403e28:	and	x11, x11, #0xff
  403e2c:	add	x9, x9, #0x8, lsl #12
  403e30:	lsl	x2, x6, #2
  403e34:	orr	x3, x2, #0x3
  403e38:	cmp	x3, #0xa
  403e3c:	b.gt	403f0c <ferror@plt+0x2c3c>
  403e40:	mov	x10, x14
  403e44:	mov	x14, #0x3                   	// #3
  403e48:	mov	x2, #0x1                   	// #1
  403e4c:	lsl	x2, x2, x3
  403e50:	mov	x0, #0x530                 	// #1328
  403e54:	tst	x2, x0
  403e58:	b.ne	404068 <ferror@plt+0x2d98>  // b.any
  403e5c:	mov	x0, #0x240                 	// #576
  403e60:	ands	x2, x2, x0
  403e64:	mov	x4, #0xffffffffffff        	// #281474976710655
  403e68:	csel	x4, x10, x4, eq  // eq = none
  403e6c:	cmp	x2, #0x0
  403e70:	csinv	x5, x7, xzr, eq  // eq = none
  403e74:	csel	x1, x1, xzr, eq  // eq = none
  403e78:	mov	x6, #0x3                   	// #3
  403e7c:	csel	x6, x14, x6, eq  // eq = none
  403e80:	csinc	w8, w8, wzr, eq  // eq = none
  403e84:	b	403cb8 <ferror@plt+0x29e8>
  403e88:	eor	w11, w11, w3
  403e8c:	and	x11, x11, #0xff
  403e90:	add	x12, x9, #0x7, lsl #12
  403e94:	add	x12, x12, #0xfff
  403e98:	add	x9, x9, #0x8, lsl #12
  403e9c:	lsl	x2, x6, #2
  403ea0:	orr	x3, x2, #0x2
  403ea4:	cmp	x3, #0xa
  403ea8:	b.gt	403ed4 <ferror@plt+0x2c04>
  403eac:	mov	x7, x10
  403eb0:	mov	x14, #0x2                   	// #2
  403eb4:	cmp	x3, #0x2
  403eb8:	b.gt	403e48 <ferror@plt+0x2b78>
  403ebc:	cbz	x3, 403f18 <ferror@plt+0x2c48>
  403ec0:	mov	x4, x10
  403ec4:	mov	x5, x7
  403ec8:	mov	x1, x11
  403ecc:	mov	x6, x14
  403ed0:	b	403cb8 <ferror@plt+0x29e8>
  403ed4:	mov	x7, x10
  403ed8:	mov	x14, #0x2                   	// #2
  403edc:	cmp	x3, #0xe
  403ee0:	b.le	403ca4 <ferror@plt+0x29d4>
  403ee4:	tbz	x4, #47, 403efc <ferror@plt+0x2c2c>
  403ee8:	ands	x2, x10, #0x800000000000
  403eec:	csel	x4, x4, x10, ne  // ne = any
  403ef0:	cmp	x2, #0x0
  403ef4:	csel	x5, x5, x7, ne  // ne = any
  403ef8:	csel	x0, x0, x1, ne  // ne = any
  403efc:	mov	x1, x0
  403f00:	orr	x4, x4, #0x800000000000
  403f04:	mov	x9, #0x7fff                	// #32767
  403f08:	b	403cd8 <ferror@plt+0x2a08>
  403f0c:	mov	x10, x14
  403f10:	mov	x14, #0x3                   	// #3
  403f14:	b	403edc <ferror@plt+0x2c0c>
  403f18:	lsr	x6, x5, #32
  403f1c:	lsr	x1, x7, #32
  403f20:	and	x2, x5, #0xffffffff
  403f24:	and	x7, x7, #0xffffffff
  403f28:	mul	x14, x7, x2
  403f2c:	mul	x3, x6, x7
  403f30:	mul	x5, x6, x1
  403f34:	madd	x16, x1, x2, x3
  403f38:	add	x16, x16, x14, lsr #32
  403f3c:	mov	x0, #0x100000000           	// #4294967296
  403f40:	add	x0, x5, x0
  403f44:	cmp	x3, x16
  403f48:	csel	x5, x0, x5, hi  // hi = pmore
  403f4c:	and	x14, x14, #0xffffffff
  403f50:	add	x14, x14, x16, lsl #32
  403f54:	lsr	x0, x10, #32
  403f58:	and	x10, x10, #0xffffffff
  403f5c:	mul	x3, x2, x10
  403f60:	mul	x17, x6, x10
  403f64:	mul	x6, x6, x0
  403f68:	madd	x2, x0, x2, x17
  403f6c:	add	x2, x2, x3, lsr #32
  403f70:	mov	x15, #0x100000000           	// #4294967296
  403f74:	add	x15, x6, x15
  403f78:	cmp	x17, x2
  403f7c:	csel	x6, x15, x6, hi  // hi = pmore
  403f80:	add	x15, x6, x2, lsr #32
  403f84:	and	x3, x3, #0xffffffff
  403f88:	add	x3, x3, x2, lsl #32
  403f8c:	add	x16, x3, x16, lsr #32
  403f90:	lsr	x2, x4, #32
  403f94:	and	x4, x4, #0xffffffff
  403f98:	mul	x6, x7, x4
  403f9c:	mul	x7, x2, x7
  403fa0:	mul	x17, x1, x2
  403fa4:	madd	x1, x1, x4, x7
  403fa8:	add	x1, x1, x6, lsr #32
  403fac:	mov	x18, #0x100000000           	// #4294967296
  403fb0:	add	x18, x17, x18
  403fb4:	cmp	x7, x1
  403fb8:	csel	x17, x18, x17, hi  // hi = pmore
  403fbc:	add	x7, x17, x1, lsr #32
  403fc0:	and	x6, x6, #0xffffffff
  403fc4:	add	x1, x6, x1, lsl #32
  403fc8:	mul	x6, x4, x10
  403fcc:	mul	x10, x2, x10
  403fd0:	mul	x2, x0, x2
  403fd4:	madd	x0, x0, x4, x10
  403fd8:	add	x0, x0, x6, lsr #32
  403fdc:	mov	x4, #0x100000000           	// #4294967296
  403fe0:	add	x4, x2, x4
  403fe4:	cmp	x10, x0
  403fe8:	csel	x2, x4, x2, hi  // hi = pmore
  403fec:	add	x5, x5, x16
  403ff0:	cmp	x5, x3
  403ff4:	cset	x16, cc  // cc = lo, ul, last
  403ff8:	and	x3, x6, #0xffffffff
  403ffc:	add	x3, x3, x0, lsl #32
  404000:	add	x3, x3, x15
  404004:	cinc	x10, x3, cc  // cc = lo, ul, last
  404008:	adds	x1, x5, x1
  40400c:	cset	x5, cs  // cs = hs, nlast
  404010:	add	x4, x10, x7
  404014:	cinc	x6, x4, cs  // cs = hs, nlast
  404018:	cmp	x3, x15
  40401c:	ccmp	x10, x16, #0x0, cs  // cs = hs, nlast
  404020:	lsr	x0, x0, #32
  404024:	cinc	x0, x0, cc  // cc = lo, ul, last
  404028:	cmp	x4, x7
  40402c:	ccmp	x6, x5, #0x0, cs  // cs = hs, nlast
  404030:	cinc	x2, x2, cc  // cc = lo, ul, last
  404034:	add	x0, x0, x2
  404038:	extr	x4, x0, x6, #51
  40403c:	orr	x14, x14, x1, lsl #13
  404040:	cmp	x14, #0x0
  404044:	cset	x5, ne  // ne = any
  404048:	extr	x1, x6, x1, #51
  40404c:	orr	x5, x5, x1
  404050:	tbz	x0, #39, 4042b4 <ferror@plt+0x2fe4>
  404054:	and	x0, x5, #0x1
  404058:	orr	x5, x0, x5, lsr #1
  40405c:	orr	x5, x5, x4, lsl #63
  404060:	lsr	x4, x4, #1
  404064:	b	4042b8 <ferror@plt+0x2fe8>
  404068:	mov	x1, x11
  40406c:	b	403cb8 <ferror@plt+0x29e8>
  404070:	and	x2, x5, #0xf
  404074:	cmp	x2, #0x4
  404078:	b.eq	4042f0 <ferror@plt+0x3020>  // b.none
  40407c:	adds	x5, x5, #0x4
  404080:	cinc	x4, x4, cs  // cs = hs, nlast
  404084:	b	4042f0 <ferror@plt+0x3020>
  404088:	cbnz	x1, 4042f0 <ferror@plt+0x3020>
  40408c:	adds	x5, x5, #0x8
  404090:	cinc	x4, x4, cs  // cs = hs, nlast
  404094:	b	4042f0 <ferror@plt+0x3020>
  404098:	cbz	x1, 4042f0 <ferror@plt+0x3020>
  40409c:	adds	x5, x5, #0x8
  4040a0:	cinc	x4, x4, cs  // cs = hs, nlast
  4040a4:	b	4042f0 <ferror@plt+0x3020>
  4040a8:	and	x5, x13, #0xc00000
  4040ac:	cmp	x5, #0x400, lsl #12
  4040b0:	b.eq	4040fc <ferror@plt+0x2e2c>  // b.none
  4040b4:	cmp	x5, #0x800, lsl #12
  4040b8:	b.eq	404114 <ferror@plt+0x2e44>  // b.none
  4040bc:	mov	x0, #0x7fff                	// #32767
  4040c0:	cbz	x5, 4040cc <ferror@plt+0x2dfc>
  4040c4:	mov	x5, #0xffffffffffffffff    	// #-1
  4040c8:	mov	x0, #0x7ffe                	// #32766
  4040cc:	mov	w2, #0x14                  	// #20
  4040d0:	orr	w8, w8, w2
  4040d4:	mov	x4, x5
  4040d8:	mov	x3, #0x0                   	// #0
  4040dc:	mov	x2, x5
  4040e0:	bfxil	x3, x4, #0, #48
  4040e4:	bfi	x3, x0, #48, #15
  4040e8:	bfi	x3, x1, #63, #1
  4040ec:	stp	x2, x3, [sp, #16]
  4040f0:	mov	w0, w8
  4040f4:	bl	405384 <ferror@plt+0x40b4>
  4040f8:	b	403cf4 <ferror@plt+0x2a24>
  4040fc:	cmp	x1, #0x0
  404100:	csetm	x5, ne  // ne = any
  404104:	mov	x0, #0x7ffe                	// #32766
  404108:	mov	x2, #0x7fff                	// #32767
  40410c:	csel	x0, x0, x2, ne  // ne = any
  404110:	b	4040cc <ferror@plt+0x2dfc>
  404114:	cmp	x1, #0x0
  404118:	csetm	x5, eq  // eq = none
  40411c:	mov	x0, #0x7ffe                	// #32766
  404120:	mov	x2, #0x7fff                	// #32767
  404124:	csel	x0, x0, x2, eq  // eq = none
  404128:	b	4040cc <ferror@plt+0x2dfc>
  40412c:	mov	x2, #0x1                   	// #1
  404130:	sub	x0, x2, x0
  404134:	cmp	x0, #0x74
  404138:	b.gt	40423c <ferror@plt+0x2f6c>
  40413c:	cmp	x0, #0x3f
  404140:	b.gt	404184 <ferror@plt+0x2eb4>
  404144:	mov	w3, #0x40                  	// #64
  404148:	sub	w3, w3, w0
  40414c:	lsl	x2, x4, x3
  404150:	lsr	x6, x5, x0
  404154:	orr	x2, x2, x6
  404158:	lsl	x3, x5, x3
  40415c:	cmp	x3, #0x0
  404160:	cset	x3, ne  // ne = any
  404164:	orr	x2, x2, x3
  404168:	lsr	x0, x4, x0
  40416c:	tst	x2, #0x7
  404170:	b.ne	4041cc <ferror@plt+0x2efc>  // b.any
  404174:	tbnz	x0, #51, 4041ec <ferror@plt+0x2f1c>
  404178:	extr	x5, x0, x2, #3
  40417c:	lsr	x4, x0, #3
  404180:	b	4041bc <ferror@plt+0x2eec>
  404184:	sub	w3, w0, #0x40
  404188:	lsr	x3, x4, x3
  40418c:	mov	w2, #0x80                  	// #128
  404190:	sub	w2, w2, w0
  404194:	lsl	x4, x4, x2
  404198:	cmp	x0, #0x40
  40419c:	csel	x0, x4, xzr, ne  // ne = any
  4041a0:	orr	x5, x0, x5
  4041a4:	cmp	x5, #0x0
  4041a8:	cset	x2, ne  // ne = any
  4041ac:	orr	x2, x3, x2
  4041b0:	lsr	x5, x3, #3
  4041b4:	ands	x4, x2, #0x7
  4041b8:	b.ne	4041c8 <ferror@plt+0x2ef8>  // b.any
  4041bc:	tbz	w13, #11, 4042ac <ferror@plt+0x2fdc>
  4041c0:	mov	x0, #0x0                   	// #0
  4041c4:	b	4041fc <ferror@plt+0x2f2c>
  4041c8:	mov	x0, #0x0                   	// #0
  4041cc:	orr	w8, w8, #0x10
  4041d0:	and	x13, x13, #0xc00000
  4041d4:	cmp	x13, #0x400, lsl #12
  4041d8:	b.eq	40421c <ferror@plt+0x2f4c>  // b.none
  4041dc:	cmp	x13, #0x800, lsl #12
  4041e0:	b.eq	40422c <ferror@plt+0x2f5c>  // b.none
  4041e4:	cbz	x13, 404204 <ferror@plt+0x2f34>
  4041e8:	tbz	x0, #51, 404318 <ferror@plt+0x3048>
  4041ec:	orr	w8, w8, #0x10
  4041f0:	mov	x4, #0x0                   	// #0
  4041f4:	mov	x5, #0x0                   	// #0
  4041f8:	mov	x0, #0x1                   	// #1
  4041fc:	orr	w8, w8, #0x8
  404200:	b	4040d8 <ferror@plt+0x2e08>
  404204:	and	x3, x2, #0xf
  404208:	cmp	x3, #0x4
  40420c:	b.eq	4041e8 <ferror@plt+0x2f18>  // b.none
  404210:	adds	x2, x2, #0x4
  404214:	cinc	x0, x0, cs  // cs = hs, nlast
  404218:	b	4041e8 <ferror@plt+0x2f18>
  40421c:	cbnz	x1, 4041e8 <ferror@plt+0x2f18>
  404220:	adds	x2, x2, #0x8
  404224:	cinc	x0, x0, cs  // cs = hs, nlast
  404228:	b	4041e8 <ferror@plt+0x2f18>
  40422c:	cbz	x1, 4041e8 <ferror@plt+0x2f18>
  404230:	adds	x2, x2, #0x8
  404234:	cinc	x0, x0, cs  // cs = hs, nlast
  404238:	b	4041e8 <ferror@plt+0x2f18>
  40423c:	orr	x5, x5, x4
  404240:	cbz	x5, 40426c <ferror@plt+0x2f9c>
  404244:	orr	w8, w8, #0x10
  404248:	and	x13, x13, #0xc00000
  40424c:	cmp	x13, #0x400, lsl #12
  404250:	b.eq	40427c <ferror@plt+0x2fac>  // b.none
  404254:	cmp	x13, #0x800, lsl #12
  404258:	b.eq	40428c <ferror@plt+0x2fbc>  // b.none
  40425c:	cmp	x13, #0x0
  404260:	mov	x5, #0x5                   	// #5
  404264:	csinc	x5, x5, xzr, eq  // eq = none
  404268:	lsr	x5, x5, #3
  40426c:	orr	w8, w8, #0x8
  404270:	mov	x4, #0x0                   	// #0
  404274:	mov	x0, #0x0                   	// #0
  404278:	b	4040d8 <ferror@plt+0x2e08>
  40427c:	cmp	x1, #0x0
  404280:	mov	x5, #0x9                   	// #9
  404284:	csinc	x5, x5, xzr, eq  // eq = none
  404288:	b	404268 <ferror@plt+0x2f98>
  40428c:	cmp	x1, #0x0
  404290:	mov	x5, #0x9                   	// #9
  404294:	csinc	x5, x5, xzr, ne  // ne = any
  404298:	b	404268 <ferror@plt+0x2f98>
  40429c:	mov	x4, #0x0                   	// #0
  4042a0:	mov	x5, #0x0                   	// #0
  4042a4:	mov	x9, #0x7fff                	// #32767
  4042a8:	b	403cd8 <ferror@plt+0x2a08>
  4042ac:	mov	x9, #0x0                   	// #0
  4042b0:	b	403cd8 <ferror@plt+0x2a08>
  4042b4:	mov	x9, x12
  4042b8:	mov	x1, x11
  4042bc:	add	x0, x9, #0x3, lsl #12
  4042c0:	add	x0, x0, #0xfff
  4042c4:	cmp	x0, #0x0
  4042c8:	b.le	40412c <ferror@plt+0x2e5c>
  4042cc:	tst	x5, #0x7
  4042d0:	b.eq	4042f0 <ferror@plt+0x3020>  // b.none
  4042d4:	orr	w8, w8, #0x10
  4042d8:	and	x2, x13, #0xc00000
  4042dc:	cmp	x2, #0x400, lsl #12
  4042e0:	b.eq	404088 <ferror@plt+0x2db8>  // b.none
  4042e4:	cmp	x2, #0x800, lsl #12
  4042e8:	b.eq	404098 <ferror@plt+0x2dc8>  // b.none
  4042ec:	cbz	x2, 404070 <ferror@plt+0x2da0>
  4042f0:	tbz	x4, #52, 4042fc <ferror@plt+0x302c>
  4042f4:	and	x4, x4, #0xffefffffffffffff
  4042f8:	add	x0, x9, #0x4, lsl #12
  4042fc:	mov	x2, #0x7ffe                	// #32766
  404300:	cmp	x0, x2
  404304:	b.gt	4040a8 <ferror@plt+0x2dd8>
  404308:	extr	x5, x4, x5, #3
  40430c:	lsr	x4, x4, #3
  404310:	mov	x9, x0
  404314:	b	403cd8 <ferror@plt+0x2a08>
  404318:	extr	x5, x0, x2, #3
  40431c:	lsr	x4, x0, #3
  404320:	mov	x0, #0x0                   	// #0
  404324:	b	4041fc <ferror@plt+0x2f2c>
  404328:	mov	x7, x10
  40432c:	mov	x12, #0x0                   	// #0
  404330:	mov	x14, #0x1                   	// #1
  404334:	b	403c88 <ferror@plt+0x29b8>
  404338:	stp	x29, x30, [sp, #-32]!
  40433c:	mov	x29, sp
  404340:	str	q0, [sp, #16]
  404344:	ldr	x3, [sp, #16]
  404348:	ldr	x1, [sp, #24]
  40434c:	str	q1, [sp, #16]
  404350:	ldr	x6, [sp, #16]
  404354:	ldr	x0, [sp, #24]
  404358:	mrs	x9, fpcr
  40435c:	mov	x14, x3
  404360:	ubfx	x4, x1, #48, #15
  404364:	mov	x7, x4
  404368:	lsr	x8, x1, #63
  40436c:	ubfiz	x1, x1, #3, #48
  404370:	orr	x1, x1, x3, lsr #61
  404374:	lsl	x3, x3, #3
  404378:	ubfx	x11, x0, #48, #15
  40437c:	mov	x13, x11
  404380:	lsr	x5, x0, #63
  404384:	and	w5, w5, #0xff
  404388:	ubfiz	x0, x0, #3, #48
  40438c:	orr	x2, x0, x6, lsr #61
  404390:	lsl	x12, x6, #3
  404394:	mov	x10, #0x7fff                	// #32767
  404398:	cmp	x11, x10
  40439c:	b.eq	4043f4 <ferror@plt+0x3124>  // b.none
  4043a0:	eor	w5, w5, #0x1
  4043a4:	and	x10, x5, #0xff
  4043a8:	cmp	x8, w5, uxtb
  4043ac:	b.eq	404454 <ferror@plt+0x3184>  // b.none
  4043b0:	sub	w0, w4, w11
  4043b4:	cmp	w0, #0x0
  4043b8:	b.le	40440c <ferror@plt+0x313c>
  4043bc:	cbnz	x13, 40486c <ferror@plt+0x359c>
  4043c0:	orr	x4, x2, x12
  4043c4:	cbz	x4, 404834 <ferror@plt+0x3564>
  4043c8:	subs	w0, w0, #0x1
  4043cc:	b.eq	40485c <ferror@plt+0x358c>  // b.none
  4043d0:	mov	x4, #0x7fff                	// #32767
  4043d4:	cmp	x7, x4
  4043d8:	b.ne	40487c <ferror@plt+0x35ac>  // b.any
  4043dc:	orr	x0, x1, x3
  4043e0:	cbz	x0, 404f84 <ferror@plt+0x3cb4>
  4043e4:	lsr	x0, x1, #50
  4043e8:	eor	x0, x0, #0x1
  4043ec:	and	w0, w0, #0x1
  4043f0:	b	404de4 <ferror@plt+0x3b14>
  4043f4:	orr	x0, x2, x12
  4043f8:	cbz	x0, 40502c <ferror@plt+0x3d5c>
  4043fc:	and	x10, x5, #0xff
  404400:	sub	w0, w4, w11
  404404:	cmp	x8, w5, uxtb
  404408:	b.eq	404e74 <ferror@plt+0x3ba4>  // b.none
  40440c:	tbnz	w0, #31, 40497c <ferror@plt+0x36ac>
  404410:	add	x0, x7, #0x1
  404414:	ands	x4, x0, #0x7ffe
  404418:	b.ne	404c0c <ferror@plt+0x393c>  // b.any
  40441c:	cbnz	x7, 404b20 <ferror@plt+0x3850>
  404420:	orr	x0, x1, x3
  404424:	cbz	x0, 404ae8 <ferror@plt+0x3818>
  404428:	orr	x0, x2, x12
  40442c:	cbz	x0, 404fe4 <ferror@plt+0x3d14>
  404430:	sub	x0, x3, x12
  404434:	cmp	x3, x0
  404438:	sbc	x5, x1, x2
  40443c:	tbz	x5, #51, 404b04 <ferror@plt+0x3834>
  404440:	sub	x4, x12, x3
  404444:	cmp	x12, x4
  404448:	sbc	x1, x2, x1
  40444c:	mov	x8, x10
  404450:	b	404cac <ferror@plt+0x39dc>
  404454:	sub	w0, w4, w11
  404458:	cmp	w0, #0x0
  40445c:	b.le	404e7c <ferror@plt+0x3bac>
  404460:	cbnz	x11, 4044cc <ferror@plt+0x31fc>
  404464:	orr	x4, x2, x12
  404468:	cbz	x4, 404498 <ferror@plt+0x31c8>
  40446c:	subs	w0, w0, #0x1
  404470:	b.eq	4044c0 <ferror@plt+0x31f0>  // b.none
  404474:	mov	x4, #0x7fff                	// #32767
  404478:	cmp	x7, x4
  40447c:	b.ne	4044dc <ferror@plt+0x320c>  // b.any
  404480:	orr	x0, x1, x3
  404484:	cbz	x0, 404ed0 <ferror@plt+0x3c00>
  404488:	lsr	x0, x1, #50
  40448c:	eor	x0, x0, #0x1
  404490:	and	w0, w0, #0x1
  404494:	b	404de4 <ferror@plt+0x3b14>
  404498:	mov	x4, x3
  40449c:	mov	x0, #0x7fff                	// #32767
  4044a0:	cmp	x7, x0
  4044a4:	b.ne	404ca8 <ferror@plt+0x39d8>  // b.any
  4044a8:	orr	x0, x1, x3
  4044ac:	cbz	x0, 404ec0 <ferror@plt+0x3bf0>
  4044b0:	lsr	x0, x1, #50
  4044b4:	eor	x0, x0, #0x1
  4044b8:	and	w0, w0, #0x1
  4044bc:	b	404de4 <ferror@plt+0x3b14>
  4044c0:	adds	x4, x3, x12
  4044c4:	adc	x1, x2, x1
  4044c8:	b	40451c <ferror@plt+0x324c>
  4044cc:	orr	x2, x2, #0x8000000000000
  4044d0:	mov	x4, #0x7fff                	// #32767
  4044d4:	cmp	x7, x4
  4044d8:	b.eq	40454c <ferror@plt+0x327c>  // b.none
  4044dc:	cmp	w0, #0x74
  4044e0:	b.gt	404e30 <ferror@plt+0x3b60>
  4044e4:	cmp	w0, #0x3f
  4044e8:	b.gt	404564 <ferror@plt+0x3294>
  4044ec:	mov	w5, #0x40                  	// #64
  4044f0:	sub	w5, w5, w0
  4044f4:	lsl	x4, x2, x5
  4044f8:	lsr	x6, x12, x0
  4044fc:	orr	x4, x4, x6
  404500:	lsl	x5, x12, x5
  404504:	cmp	x5, #0x0
  404508:	cset	x5, ne  // ne = any
  40450c:	orr	x4, x4, x5
  404510:	lsr	x0, x2, x0
  404514:	adds	x4, x4, x3
  404518:	adc	x1, x0, x1
  40451c:	tbz	x1, #51, 404ca8 <ferror@plt+0x39d8>
  404520:	add	x7, x7, #0x1
  404524:	mov	x0, #0x7fff                	// #32767
  404528:	cmp	x7, x0
  40452c:	b.eq	4047fc <ferror@plt+0x352c>  // b.none
  404530:	and	x0, x1, #0xfff7ffffffffffff
  404534:	and	x3, x4, #0x1
  404538:	orr	x3, x3, x4, lsr #1
  40453c:	orr	x3, x3, x1, lsl #63
  404540:	lsr	x1, x0, #1
  404544:	mov	w0, #0x0                   	// #0
  404548:	b	404de4 <ferror@plt+0x3b14>
  40454c:	orr	x0, x1, x3
  404550:	cbz	x0, 404ee0 <ferror@plt+0x3c10>
  404554:	lsr	x0, x1, #50
  404558:	eor	x0, x0, #0x1
  40455c:	and	w0, w0, #0x1
  404560:	b	404de4 <ferror@plt+0x3b14>
  404564:	sub	w4, w0, #0x40
  404568:	lsr	x4, x2, x4
  40456c:	mov	w5, #0x80                  	// #128
  404570:	sub	w5, w5, w0
  404574:	lsl	x2, x2, x5
  404578:	cmp	w0, #0x40
  40457c:	csel	x0, x2, xzr, ne  // ne = any
  404580:	orr	x12, x0, x12
  404584:	cmp	x12, #0x0
  404588:	cset	x0, ne  // ne = any
  40458c:	orr	x4, x4, x0
  404590:	mov	x0, #0x0                   	// #0
  404594:	b	404514 <ferror@plt+0x3244>
  404598:	cbnz	x7, 404630 <ferror@plt+0x3360>
  40459c:	orr	x4, x1, x3
  4045a0:	cbz	x4, 4045e0 <ferror@plt+0x3310>
  4045a4:	cmn	w0, #0x1
  4045a8:	b.eq	404620 <ferror@plt+0x3350>  // b.none
  4045ac:	mvn	w0, w0
  4045b0:	mov	x4, #0x7fff                	// #32767
  4045b4:	cmp	x13, x4
  4045b8:	b.ne	404644 <ferror@plt+0x3374>  // b.any
  4045bc:	orr	x3, x2, x12
  4045c0:	cbz	x3, 404efc <ferror@plt+0x3c2c>
  4045c4:	lsr	x0, x2, #50
  4045c8:	eor	x0, x0, #0x1
  4045cc:	and	w0, w0, #0x1
  4045d0:	mov	x1, x2
  4045d4:	mov	x3, x12
  4045d8:	mov	x7, x13
  4045dc:	b	404de4 <ferror@plt+0x3b14>
  4045e0:	mov	x0, #0x7fff                	// #32767
  4045e4:	cmp	x13, x0
  4045e8:	b.eq	4045fc <ferror@plt+0x332c>  // b.none
  4045ec:	mov	x1, x2
  4045f0:	mov	x4, x12
  4045f4:	mov	x7, x13
  4045f8:	b	404ca8 <ferror@plt+0x39d8>
  4045fc:	orr	x3, x2, x12
  404600:	cbz	x3, 404ef0 <ferror@plt+0x3c20>
  404604:	lsr	x0, x2, #50
  404608:	eor	x0, x0, #0x1
  40460c:	and	w0, w0, #0x1
  404610:	mov	x1, x2
  404614:	mov	x3, x12
  404618:	mov	x7, x13
  40461c:	b	404de4 <ferror@plt+0x3b14>
  404620:	adds	x4, x3, x12
  404624:	adc	x1, x2, x1
  404628:	mov	x7, x13
  40462c:	b	40451c <ferror@plt+0x324c>
  404630:	neg	w0, w0
  404634:	orr	x1, x1, #0x8000000000000
  404638:	mov	x4, #0x7fff                	// #32767
  40463c:	cmp	x13, x4
  404640:	b.eq	40468c <ferror@plt+0x33bc>  // b.none
  404644:	cmp	w0, #0x74
  404648:	b.gt	404e3c <ferror@plt+0x3b6c>
  40464c:	cmp	w0, #0x3f
  404650:	b.gt	4046b0 <ferror@plt+0x33e0>
  404654:	mov	w5, #0x40                  	// #64
  404658:	sub	w5, w5, w0
  40465c:	lsl	x4, x1, x5
  404660:	lsr	x6, x3, x0
  404664:	orr	x4, x4, x6
  404668:	lsl	x3, x3, x5
  40466c:	cmp	x3, #0x0
  404670:	cset	x3, ne  // ne = any
  404674:	orr	x4, x4, x3
  404678:	lsr	x1, x1, x0
  40467c:	adds	x4, x4, x12
  404680:	adc	x1, x1, x2
  404684:	mov	x7, x13
  404688:	b	40451c <ferror@plt+0x324c>
  40468c:	orr	x3, x2, x12
  404690:	cbz	x3, 404f08 <ferror@plt+0x3c38>
  404694:	lsr	x0, x2, #50
  404698:	eor	x0, x0, #0x1
  40469c:	and	w0, w0, #0x1
  4046a0:	mov	x1, x2
  4046a4:	mov	x3, x12
  4046a8:	mov	x7, x13
  4046ac:	b	404de4 <ferror@plt+0x3b14>
  4046b0:	sub	w4, w0, #0x40
  4046b4:	lsr	x4, x1, x4
  4046b8:	mov	w5, #0x80                  	// #128
  4046bc:	sub	w5, w5, w0
  4046c0:	lsl	x1, x1, x5
  4046c4:	cmp	w0, #0x40
  4046c8:	csel	x0, x1, xzr, ne  // ne = any
  4046cc:	orr	x3, x0, x3
  4046d0:	cmp	x3, #0x0
  4046d4:	cset	x0, ne  // ne = any
  4046d8:	orr	x4, x4, x0
  4046dc:	mov	x1, #0x0                   	// #0
  4046e0:	b	40467c <ferror@plt+0x33ac>
  4046e4:	mov	x0, #0x7fff                	// #32767
  4046e8:	cmp	x7, x0
  4046ec:	b.eq	40474c <ferror@plt+0x347c>  // b.none
  4046f0:	mov	w0, #0x0                   	// #0
  4046f4:	mov	x4, #0x7fff                	// #32767
  4046f8:	cmp	x13, x4
  4046fc:	b.eq	40476c <ferror@plt+0x349c>  // b.none
  404700:	orr	x4, x1, x3
  404704:	cbz	x4, 404e20 <ferror@plt+0x3b50>
  404708:	orr	x12, x2, x12
  40470c:	mov	x7, #0x7fff                	// #32767
  404710:	cbz	x12, 404de4 <ferror@plt+0x3b14>
  404714:	mov	x3, x14
  404718:	bfi	x3, x1, #61, #3
  40471c:	lsr	x4, x1, #3
  404720:	tbz	x1, #50, 40473c <ferror@plt+0x346c>
  404724:	lsr	x1, x2, #3
  404728:	tbnz	x2, #50, 40473c <ferror@plt+0x346c>
  40472c:	mov	x3, x6
  404730:	bfi	x3, x2, #61, #3
  404734:	mov	x4, x1
  404738:	mov	x8, x10
  40473c:	extr	x1, x4, x3, #61
  404740:	lsl	x3, x3, #3
  404744:	mov	x7, #0x7fff                	// #32767
  404748:	b	404de4 <ferror@plt+0x3b14>
  40474c:	orr	x0, x1, x3
  404750:	cbz	x0, 405010 <ferror@plt+0x3d40>
  404754:	lsr	x0, x1, #50
  404758:	eor	x0, x0, #0x1
  40475c:	and	w0, w0, #0x1
  404760:	mov	x4, #0x7fff                	// #32767
  404764:	cmp	x13, x4
  404768:	b.ne	404708 <ferror@plt+0x3438>  // b.any
  40476c:	orr	x4, x2, x12
  404770:	cbz	x4, 404700 <ferror@plt+0x3430>
  404774:	tst	x2, #0x4000000000000
  404778:	csinc	w0, w0, wzr, ne  // ne = any
  40477c:	orr	x3, x1, x3
  404780:	cbnz	x3, 404714 <ferror@plt+0x3444>
  404784:	mov	x1, x2
  404788:	mov	x3, x12
  40478c:	mov	x7, #0x7fff                	// #32767
  404790:	b	404de4 <ferror@plt+0x3b14>
  404794:	mov	w0, #0x0                   	// #0
  404798:	b	40476c <ferror@plt+0x349c>
  40479c:	mov	x4, #0x7fff                	// #32767
  4047a0:	cmp	x0, x4
  4047a4:	b.eq	4047c4 <ferror@plt+0x34f4>  // b.none
  4047a8:	adds	x3, x3, x12
  4047ac:	adc	x1, x2, x1
  4047b0:	extr	x3, x1, x3, #1
  4047b4:	lsr	x1, x1, #1
  4047b8:	mov	x7, x0
  4047bc:	mov	w0, #0x0                   	// #0
  4047c0:	b	404de4 <ferror@plt+0x3b14>
  4047c4:	ands	x3, x9, #0xc00000
  4047c8:	b.eq	404f14 <ferror@plt+0x3c44>  // b.none
  4047cc:	cmp	x3, #0x400, lsl #12
  4047d0:	ccmp	x8, #0x0, #0x0, eq  // eq = none
  4047d4:	b.eq	404f20 <ferror@plt+0x3c50>  // b.none
  4047d8:	cmp	x3, #0x800, lsl #12
  4047dc:	ccmp	x8, #0x0, #0x4, eq  // eq = none
  4047e0:	b.ne	404f34 <ferror@plt+0x3c64>  // b.any
  4047e4:	mov	w4, #0x0                   	// #0
  4047e8:	mov	x1, #0xffffffffffffffff    	// #-1
  4047ec:	mov	x3, x1
  4047f0:	mov	x7, #0x7ffe                	// #32766
  4047f4:	mov	w0, #0x14                  	// #20
  4047f8:	b	404df0 <ferror@plt+0x3b20>
  4047fc:	ands	x3, x9, #0xc00000
  404800:	b.eq	404f44 <ferror@plt+0x3c74>  // b.none
  404804:	cmp	x3, #0x400, lsl #12
  404808:	ccmp	x8, #0x0, #0x0, eq  // eq = none
  40480c:	b.eq	404f50 <ferror@plt+0x3c80>  // b.none
  404810:	cmp	x3, #0x800, lsl #12
  404814:	ccmp	x8, #0x0, #0x4, eq  // eq = none
  404818:	b.ne	404f64 <ferror@plt+0x3c94>  // b.any
  40481c:	mov	w4, #0x0                   	// #0
  404820:	mov	x1, #0xffffffffffffffff    	// #-1
  404824:	mov	x3, x1
  404828:	mov	x7, #0x7ffe                	// #32766
  40482c:	mov	w0, #0x14                  	// #20
  404830:	b	404df0 <ferror@plt+0x3b20>
  404834:	mov	x4, x3
  404838:	mov	x0, #0x7fff                	// #32767
  40483c:	cmp	x7, x0
  404840:	b.ne	404ca8 <ferror@plt+0x39d8>  // b.any
  404844:	orr	x0, x1, x3
  404848:	cbz	x0, 404f74 <ferror@plt+0x3ca4>
  40484c:	lsr	x0, x1, #50
  404850:	eor	x0, x0, #0x1
  404854:	and	w0, w0, #0x1
  404858:	b	404de4 <ferror@plt+0x3b14>
  40485c:	sub	x4, x3, x12
  404860:	cmp	x3, x4
  404864:	sbc	x1, x1, x2
  404868:	b	4048c0 <ferror@plt+0x35f0>
  40486c:	orr	x2, x2, #0x8000000000000
  404870:	mov	x4, #0x7fff                	// #32767
  404874:	cmp	x7, x4
  404878:	b.eq	404930 <ferror@plt+0x3660>  // b.none
  40487c:	cmp	w0, #0x74
  404880:	b.gt	404e48 <ferror@plt+0x3b78>
  404884:	cmp	w0, #0x3f
  404888:	b.gt	404948 <ferror@plt+0x3678>
  40488c:	mov	w5, #0x40                  	// #64
  404890:	sub	w5, w5, w0
  404894:	lsl	x4, x2, x5
  404898:	lsr	x6, x12, x0
  40489c:	orr	x4, x4, x6
  4048a0:	lsl	x12, x12, x5
  4048a4:	cmp	x12, #0x0
  4048a8:	cset	x5, ne  // ne = any
  4048ac:	orr	x4, x4, x5
  4048b0:	lsr	x0, x2, x0
  4048b4:	sub	x4, x3, x4
  4048b8:	cmp	x3, x4
  4048bc:	sbc	x1, x1, x0
  4048c0:	tbz	x1, #51, 404ca8 <ferror@plt+0x39d8>
  4048c4:	and	x5, x1, #0x7ffffffffffff
  4048c8:	cbz	x5, 404c4c <ferror@plt+0x397c>
  4048cc:	clz	x0, x5
  4048d0:	sub	w0, w0, #0xc
  4048d4:	lsl	x5, x5, x0
  4048d8:	neg	w1, w0
  4048dc:	lsr	x1, x4, x1
  4048e0:	orr	x1, x1, x5
  4048e4:	lsl	x5, x4, x0
  4048e8:	sxtw	x2, w0
  4048ec:	cmp	x7, w0, sxtw
  4048f0:	b.gt	404c9c <ferror@plt+0x39cc>
  4048f4:	sub	w7, w0, w7
  4048f8:	add	w6, w7, #0x1
  4048fc:	cmp	w6, #0x3f
  404900:	b.gt	404c68 <ferror@plt+0x3998>
  404904:	mov	w0, #0x40                  	// #64
  404908:	sub	w0, w0, w6
  40490c:	lsl	x4, x1, x0
  404910:	lsr	x2, x5, x6
  404914:	orr	x4, x4, x2
  404918:	lsl	x5, x5, x0
  40491c:	cmp	x5, #0x0
  404920:	cset	x3, ne  // ne = any
  404924:	orr	x4, x4, x3
  404928:	lsr	x1, x1, x6
  40492c:	b	404cac <ferror@plt+0x39dc>
  404930:	orr	x0, x1, x3
  404934:	cbz	x0, 404f94 <ferror@plt+0x3cc4>
  404938:	lsr	x0, x1, #50
  40493c:	eor	x0, x0, #0x1
  404940:	and	w0, w0, #0x1
  404944:	b	404de4 <ferror@plt+0x3b14>
  404948:	sub	w4, w0, #0x40
  40494c:	lsr	x4, x2, x4
  404950:	mov	w5, #0x80                  	// #128
  404954:	sub	w5, w5, w0
  404958:	lsl	x2, x2, x5
  40495c:	cmp	w0, #0x40
  404960:	csel	x2, x2, xzr, ne  // ne = any
  404964:	orr	x12, x2, x12
  404968:	cmp	x12, #0x0
  40496c:	cset	x0, ne  // ne = any
  404970:	orr	x4, x4, x0
  404974:	mov	x0, #0x0                   	// #0
  404978:	b	4048b4 <ferror@plt+0x35e4>
  40497c:	cbnz	x7, 404a28 <ferror@plt+0x3758>
  404980:	orr	x4, x1, x3
  404984:	cbz	x4, 4049c8 <ferror@plt+0x36f8>
  404988:	cmn	w0, #0x1
  40498c:	b.eq	404a10 <ferror@plt+0x3740>  // b.none
  404990:	mvn	w0, w0
  404994:	mov	x4, #0x7fff                	// #32767
  404998:	cmp	x13, x4
  40499c:	b.ne	404a3c <ferror@plt+0x376c>  // b.any
  4049a0:	orr	x3, x2, x12
  4049a4:	cbz	x3, 404fb8 <ferror@plt+0x3ce8>
  4049a8:	lsr	x0, x2, #50
  4049ac:	eor	x0, x0, #0x1
  4049b0:	and	w0, w0, #0x1
  4049b4:	mov	x1, x2
  4049b8:	mov	x3, x12
  4049bc:	mov	x7, x13
  4049c0:	mov	x8, x10
  4049c4:	b	404de4 <ferror@plt+0x3b14>
  4049c8:	mov	x0, #0x7fff                	// #32767
  4049cc:	cmp	x13, x0
  4049d0:	b.eq	4049e8 <ferror@plt+0x3718>  // b.none
  4049d4:	mov	x1, x2
  4049d8:	mov	x4, x12
  4049dc:	mov	x7, x13
  4049e0:	mov	x8, x10
  4049e4:	b	404ca8 <ferror@plt+0x39d8>
  4049e8:	orr	x3, x2, x12
  4049ec:	cbz	x3, 404fa8 <ferror@plt+0x3cd8>
  4049f0:	lsr	x0, x2, #50
  4049f4:	eor	x0, x0, #0x1
  4049f8:	and	w0, w0, #0x1
  4049fc:	mov	x1, x2
  404a00:	mov	x3, x12
  404a04:	mov	x7, x13
  404a08:	mov	x8, x10
  404a0c:	b	404de4 <ferror@plt+0x3b14>
  404a10:	sub	x4, x12, x3
  404a14:	cmp	x12, x4
  404a18:	sbc	x1, x2, x1
  404a1c:	mov	x7, x13
  404a20:	mov	x8, x10
  404a24:	b	4048c0 <ferror@plt+0x35f0>
  404a28:	neg	w0, w0
  404a2c:	orr	x1, x1, #0x8000000000000
  404a30:	mov	x4, #0x7fff                	// #32767
  404a34:	cmp	x13, x4
  404a38:	b.eq	404a8c <ferror@plt+0x37bc>  // b.none
  404a3c:	cmp	w0, #0x74
  404a40:	b.gt	404e54 <ferror@plt+0x3b84>
  404a44:	cmp	w0, #0x3f
  404a48:	b.gt	404ab4 <ferror@plt+0x37e4>
  404a4c:	mov	w5, #0x40                  	// #64
  404a50:	sub	w5, w5, w0
  404a54:	lsl	x4, x1, x5
  404a58:	lsr	x6, x3, x0
  404a5c:	orr	x4, x4, x6
  404a60:	lsl	x3, x3, x5
  404a64:	cmp	x3, #0x0
  404a68:	cset	x3, ne  // ne = any
  404a6c:	orr	x4, x4, x3
  404a70:	lsr	x1, x1, x0
  404a74:	sub	x4, x12, x4
  404a78:	cmp	x12, x4
  404a7c:	sbc	x1, x2, x1
  404a80:	mov	x7, x13
  404a84:	mov	x8, x10
  404a88:	b	4048c0 <ferror@plt+0x35f0>
  404a8c:	orr	x3, x2, x12
  404a90:	cbz	x3, 404fc8 <ferror@plt+0x3cf8>
  404a94:	lsr	x0, x2, #50
  404a98:	eor	x0, x0, #0x1
  404a9c:	and	w0, w0, #0x1
  404aa0:	mov	x1, x2
  404aa4:	mov	x3, x12
  404aa8:	mov	x7, x13
  404aac:	mov	x8, x10
  404ab0:	b	404de4 <ferror@plt+0x3b14>
  404ab4:	sub	w4, w0, #0x40
  404ab8:	lsr	x4, x1, x4
  404abc:	mov	w5, #0x80                  	// #128
  404ac0:	sub	w5, w5, w0
  404ac4:	lsl	x1, x1, x5
  404ac8:	cmp	w0, #0x40
  404acc:	csel	x0, x1, xzr, ne  // ne = any
  404ad0:	orr	x3, x0, x3
  404ad4:	cmp	x3, #0x0
  404ad8:	cset	x0, ne  // ne = any
  404adc:	orr	x4, x4, x0
  404ae0:	mov	x1, #0x0                   	// #0
  404ae4:	b	404a74 <ferror@plt+0x37a4>
  404ae8:	orr	x4, x2, x12
  404aec:	cbnz	x4, 404fd8 <ferror@plt+0x3d08>
  404af0:	and	x0, x9, #0xc00000
  404af4:	cmp	x0, #0x800, lsl #12
  404af8:	cset	x8, eq  // eq = none
  404afc:	mov	x1, x4
  404b00:	b	404cac <ferror@plt+0x39dc>
  404b04:	orr	x4, x0, x5
  404b08:	cbnz	x4, 405004 <ferror@plt+0x3d34>
  404b0c:	and	x0, x9, #0xc00000
  404b10:	cmp	x0, #0x800, lsl #12
  404b14:	cset	x8, eq  // eq = none
  404b18:	mov	x1, x4
  404b1c:	b	404cac <ferror@plt+0x39dc>
  404b20:	mov	x0, #0x7fff                	// #32767
  404b24:	cmp	x7, x0
  404b28:	b.eq	404b60 <ferror@plt+0x3890>  // b.none
  404b2c:	mov	w0, #0x0                   	// #0
  404b30:	mov	x5, #0x7fff                	// #32767
  404b34:	cmp	x13, x5
  404b38:	b.eq	404bb4 <ferror@plt+0x38e4>  // b.none
  404b3c:	orr	x5, x1, x3
  404b40:	cbnz	x5, 404b80 <ferror@plt+0x38b0>
  404b44:	orr	x1, x2, x12
  404b48:	cbnz	x1, 404be0 <ferror@plt+0x3910>
  404b4c:	mov	x8, x4
  404b50:	mov	x1, #0x7ffffffffffff       	// #2251799813685247
  404b54:	mov	x3, #0xfffffffffffffff8    	// #-8
  404b58:	mov	w0, #0x1                   	// #1
  404b5c:	b	404fa0 <ferror@plt+0x3cd0>
  404b60:	orr	x0, x1, x3
  404b64:	cbz	x0, 404e60 <ferror@plt+0x3b90>
  404b68:	lsr	x0, x1, #50
  404b6c:	eor	x0, x0, #0x1
  404b70:	and	w0, w0, #0x1
  404b74:	mov	x5, #0x7fff                	// #32767
  404b78:	cmp	x13, x5
  404b7c:	b.eq	404bb4 <ferror@plt+0x38e4>  // b.none
  404b80:	orr	x12, x2, x12
  404b84:	mov	x7, #0x7fff                	// #32767
  404b88:	cbz	x12, 404de4 <ferror@plt+0x3b14>
  404b8c:	lsr	x4, x1, #3
  404b90:	tbz	x1, #50, 404bf4 <ferror@plt+0x3924>
  404b94:	lsr	x5, x2, #3
  404b98:	tbnz	x2, #50, 404bf4 <ferror@plt+0x3924>
  404b9c:	mov	x3, x6
  404ba0:	bfi	x3, x2, #61, #3
  404ba4:	mov	x4, x5
  404ba8:	mov	x8, x10
  404bac:	b	404bfc <ferror@plt+0x392c>
  404bb0:	mov	w0, #0x0                   	// #0
  404bb4:	orr	x5, x2, x12
  404bb8:	cbz	x5, 404b3c <ferror@plt+0x386c>
  404bbc:	tst	x2, #0x4000000000000
  404bc0:	csinc	w0, w0, wzr, ne  // ne = any
  404bc4:	orr	x4, x1, x3
  404bc8:	cbnz	x4, 404b80 <ferror@plt+0x38b0>
  404bcc:	mov	x1, x2
  404bd0:	mov	x3, x12
  404bd4:	mov	x8, x10
  404bd8:	mov	x7, #0x7fff                	// #32767
  404bdc:	b	404de4 <ferror@plt+0x3b14>
  404be0:	mov	x1, x2
  404be4:	mov	x3, x12
  404be8:	mov	x8, x10
  404bec:	mov	x7, #0x7fff                	// #32767
  404bf0:	b	404de4 <ferror@plt+0x3b14>
  404bf4:	mov	x3, x14
  404bf8:	bfi	x3, x1, #61, #3
  404bfc:	extr	x1, x4, x3, #61
  404c00:	lsl	x3, x3, #3
  404c04:	mov	x7, #0x7fff                	// #32767
  404c08:	b	404de4 <ferror@plt+0x3b14>
  404c0c:	sub	x4, x3, x12
  404c10:	cmp	x3, x4
  404c14:	sbc	x5, x1, x2
  404c18:	tbnz	x5, #51, 404c38 <ferror@plt+0x3968>
  404c1c:	orr	x1, x4, x5
  404c20:	cbnz	x1, 4048c8 <ferror@plt+0x35f8>
  404c24:	and	x0, x9, #0xc00000
  404c28:	cmp	x0, #0x800, lsl #12
  404c2c:	cset	x8, eq  // eq = none
  404c30:	mov	x4, x1
  404c34:	b	404cac <ferror@plt+0x39dc>
  404c38:	sub	x4, x12, x3
  404c3c:	cmp	x12, x4
  404c40:	sbc	x5, x2, x1
  404c44:	mov	x8, x10
  404c48:	b	4048c8 <ferror@plt+0x35f8>
  404c4c:	clz	x1, x4
  404c50:	add	w0, w1, #0x34
  404c54:	cmp	w0, #0x3f
  404c58:	b.le	4048d4 <ferror@plt+0x3604>
  404c5c:	sub	w1, w1, #0xc
  404c60:	lsl	x1, x4, x1
  404c64:	b	4048e8 <ferror@plt+0x3618>
  404c68:	sub	w7, w7, #0x3f
  404c6c:	lsr	x0, x1, x7
  404c70:	mov	w2, #0x80                  	// #128
  404c74:	sub	w2, w2, w6
  404c78:	lsl	x1, x1, x2
  404c7c:	cmp	w6, #0x40
  404c80:	csel	x2, x1, xzr, ne  // ne = any
  404c84:	orr	x2, x5, x2
  404c88:	cmp	x2, #0x0
  404c8c:	cset	x4, ne  // ne = any
  404c90:	orr	x4, x0, x4
  404c94:	mov	x1, #0x0                   	// #0
  404c98:	b	404cac <ferror@plt+0x39dc>
  404c9c:	sub	x7, x7, x2
  404ca0:	and	x1, x1, #0xfff7ffffffffffff
  404ca4:	mov	x4, x5
  404ca8:	cbnz	x7, 404ddc <ferror@plt+0x3b0c>
  404cac:	orr	x3, x4, x1
  404cb0:	cbnz	x3, 404fe8 <ferror@plt+0x3d18>
  404cb4:	mov	x1, x3
  404cb8:	mov	x7, #0x0                   	// #0
  404cbc:	mov	w0, #0x0                   	// #0
  404cc0:	b	404cf4 <ferror@plt+0x3a24>
  404cc4:	mov	x3, x4
  404cc8:	mov	w4, #0x1                   	// #1
  404ccc:	mov	x7, #0x0                   	// #0
  404cd0:	mov	w0, #0x0                   	// #0
  404cd4:	b	404df0 <ferror@plt+0x3b20>
  404cd8:	and	x2, x3, #0xf
  404cdc:	cmp	x2, #0x4
  404ce0:	b.eq	404cec <ferror@plt+0x3a1c>  // b.none
  404ce4:	adds	x3, x3, #0x4
  404ce8:	cinc	x1, x1, cs  // cs = hs, nlast
  404cec:	cbz	w4, 404cf4 <ferror@plt+0x3a24>
  404cf0:	orr	w0, w0, #0x8
  404cf4:	tbz	x1, #51, 404da0 <ferror@plt+0x3ad0>
  404cf8:	add	x7, x7, #0x1
  404cfc:	mov	x2, #0x7fff                	// #32767
  404d00:	cmp	x7, x2
  404d04:	b.eq	404d6c <ferror@plt+0x3a9c>  // b.none
  404d08:	and	x2, x1, #0xfff7ffffffffffff
  404d0c:	extr	x4, x1, x3, #3
  404d10:	lsr	x1, x2, #3
  404d14:	mov	x3, #0x0                   	// #0
  404d18:	mov	x2, x4
  404d1c:	bfxil	x3, x1, #0, #48
  404d20:	bfi	x3, x7, #48, #15
  404d24:	bfi	x3, x8, #63, #1
  404d28:	stp	x2, x3, [sp, #16]
  404d2c:	cbnz	w0, 404dd4 <ferror@plt+0x3b04>
  404d30:	ldr	q0, [sp, #16]
  404d34:	ldp	x29, x30, [sp], #32
  404d38:	ret
  404d3c:	cbnz	x8, 404cec <ferror@plt+0x3a1c>
  404d40:	adds	x3, x3, #0x8
  404d44:	cinc	x1, x1, cs  // cs = hs, nlast
  404d48:	b	404cec <ferror@plt+0x3a1c>
  404d4c:	cbz	x8, 404cec <ferror@plt+0x3a1c>
  404d50:	adds	x3, x3, #0x8
  404d54:	cinc	x1, x1, cs  // cs = hs, nlast
  404d58:	b	404cec <ferror@plt+0x3a1c>
  404d5c:	mov	x3, x4
  404d60:	mov	x7, #0x0                   	// #0
  404d64:	mov	w0, #0x0                   	// #0
  404d68:	b	404cf0 <ferror@plt+0x3a20>
  404d6c:	ands	x3, x9, #0xc00000
  404d70:	b.eq	404d94 <ferror@plt+0x3ac4>  // b.none
  404d74:	cmp	x3, #0x400, lsl #12
  404d78:	ccmp	x8, #0x0, #0x0, eq  // eq = none
  404d7c:	b.eq	404dcc <ferror@plt+0x3afc>  // b.none
  404d80:	cmp	x3, #0x800, lsl #12
  404d84:	ccmp	x8, #0x0, #0x4, eq  // eq = none
  404d88:	csetm	x3, eq  // eq = none
  404d8c:	mov	x1, #0x7ffe                	// #32766
  404d90:	csel	x7, x7, x1, ne  // ne = any
  404d94:	mov	w1, #0x14                  	// #20
  404d98:	orr	w0, w0, w1
  404d9c:	mov	x1, x3
  404da0:	extr	x4, x1, x3, #3
  404da4:	lsr	x1, x1, #3
  404da8:	mov	x2, #0x7fff                	// #32767
  404dac:	cmp	x7, x2
  404db0:	b.ne	404d14 <ferror@plt+0x3a44>  // b.any
  404db4:	orr	x2, x4, x1
  404db8:	orr	x1, x1, #0x800000000000
  404dbc:	cbnz	x2, 404d14 <ferror@plt+0x3a44>
  404dc0:	mov	x4, x2
  404dc4:	mov	x1, x2
  404dc8:	b	404d14 <ferror@plt+0x3a44>
  404dcc:	mov	x3, #0x0                   	// #0
  404dd0:	b	404d94 <ferror@plt+0x3ac4>
  404dd4:	bl	405384 <ferror@plt+0x40b4>
  404dd8:	b	404d30 <ferror@plt+0x3a60>
  404ddc:	mov	x3, x4
  404de0:	mov	w0, #0x0                   	// #0
  404de4:	mov	w4, #0x0                   	// #0
  404de8:	tst	x3, #0x7
  404dec:	b.eq	404cf4 <ferror@plt+0x3a24>  // b.none
  404df0:	orr	w0, w0, #0x10
  404df4:	and	x2, x9, #0xc00000
  404df8:	cmp	x2, #0x400, lsl #12
  404dfc:	b.eq	404d3c <ferror@plt+0x3a6c>  // b.none
  404e00:	cmp	x2, #0x800, lsl #12
  404e04:	b.eq	404d4c <ferror@plt+0x3a7c>  // b.none
  404e08:	cbz	x2, 404cd8 <ferror@plt+0x3a08>
  404e0c:	cbnz	w4, 404cf0 <ferror@plt+0x3a20>
  404e10:	b	404cf4 <ferror@plt+0x3a24>
  404e14:	mov	x1, x2
  404e18:	mov	x4, x12
  404e1c:	b	404cac <ferror@plt+0x39dc>
  404e20:	mov	x1, x2
  404e24:	mov	x3, x12
  404e28:	mov	x7, #0x7fff                	// #32767
  404e2c:	b	404de4 <ferror@plt+0x3b14>
  404e30:	mov	x0, #0x0                   	// #0
  404e34:	mov	x4, #0x1                   	// #1
  404e38:	b	404514 <ferror@plt+0x3244>
  404e3c:	mov	x1, #0x0                   	// #0
  404e40:	mov	x4, #0x1                   	// #1
  404e44:	b	40467c <ferror@plt+0x33ac>
  404e48:	mov	x0, #0x0                   	// #0
  404e4c:	mov	x4, #0x1                   	// #1
  404e50:	b	4048b4 <ferror@plt+0x35e4>
  404e54:	mov	x1, #0x0                   	// #0
  404e58:	mov	x4, #0x1                   	// #1
  404e5c:	b	404a74 <ferror@plt+0x37a4>
  404e60:	mov	x0, #0x7fff                	// #32767
  404e64:	cmp	x13, x0
  404e68:	b.eq	404bb0 <ferror@plt+0x38e0>  // b.none
  404e6c:	mov	w0, #0x0                   	// #0
  404e70:	b	404b44 <ferror@plt+0x3874>
  404e74:	sub	w0, w4, #0x7, lsl #12
  404e78:	sub	w0, w0, #0xfff
  404e7c:	tbnz	w0, #31, 404598 <ferror@plt+0x32c8>
  404e80:	add	x0, x7, #0x1
  404e84:	tst	x0, #0x7ffe
  404e88:	b.ne	40479c <ferror@plt+0x34cc>  // b.any
  404e8c:	cbnz	x7, 4046e4 <ferror@plt+0x3414>
  404e90:	orr	x0, x1, x3
  404e94:	cbz	x0, 404e14 <ferror@plt+0x3b44>
  404e98:	orr	x0, x2, x12
  404e9c:	cbz	x0, 404fe4 <ferror@plt+0x3d14>
  404ea0:	adds	x4, x3, x12
  404ea4:	adc	x1, x2, x1
  404ea8:	tbz	x1, #51, 404cac <ferror@plt+0x39dc>
  404eac:	and	x1, x1, #0xfff7ffffffffffff
  404eb0:	mov	x3, x4
  404eb4:	mov	x7, #0x1                   	// #1
  404eb8:	mov	w0, #0x0                   	// #0
  404ebc:	b	404de4 <ferror@plt+0x3b14>
  404ec0:	mov	x1, x0
  404ec4:	mov	x3, x0
  404ec8:	mov	w0, #0x0                   	// #0
  404ecc:	b	404fa0 <ferror@plt+0x3cd0>
  404ed0:	mov	x1, x0
  404ed4:	mov	x3, x0
  404ed8:	mov	w0, #0x0                   	// #0
  404edc:	b	404fa0 <ferror@plt+0x3cd0>
  404ee0:	mov	x1, x0
  404ee4:	mov	x3, x0
  404ee8:	mov	w0, #0x0                   	// #0
  404eec:	b	404fa0 <ferror@plt+0x3cd0>
  404ef0:	mov	x1, x3
  404ef4:	mov	w0, #0x0                   	// #0
  404ef8:	b	404fa0 <ferror@plt+0x3cd0>
  404efc:	mov	x1, x3
  404f00:	mov	w0, #0x0                   	// #0
  404f04:	b	404fa0 <ferror@plt+0x3cd0>
  404f08:	mov	x1, x3
  404f0c:	mov	w0, #0x0                   	// #0
  404f10:	b	404fa0 <ferror@plt+0x3cd0>
  404f14:	mov	x1, x3
  404f18:	mov	w0, #0x14                  	// #20
  404f1c:	b	404fa0 <ferror@plt+0x3cd0>
  404f20:	mov	x1, #0x0                   	// #0
  404f24:	mov	x3, #0x0                   	// #0
  404f28:	mov	x8, #0x0                   	// #0
  404f2c:	mov	w0, #0x14                  	// #20
  404f30:	b	404fa0 <ferror@plt+0x3cd0>
  404f34:	mov	x1, #0x0                   	// #0
  404f38:	mov	x3, #0x0                   	// #0
  404f3c:	mov	w0, #0x14                  	// #20
  404f40:	b	404fa0 <ferror@plt+0x3cd0>
  404f44:	mov	x1, x3
  404f48:	mov	w0, #0x14                  	// #20
  404f4c:	b	404fa0 <ferror@plt+0x3cd0>
  404f50:	mov	x1, #0x0                   	// #0
  404f54:	mov	x3, #0x0                   	// #0
  404f58:	mov	x8, #0x0                   	// #0
  404f5c:	mov	w0, #0x14                  	// #20
  404f60:	b	404fa0 <ferror@plt+0x3cd0>
  404f64:	mov	x1, #0x0                   	// #0
  404f68:	mov	x3, #0x0                   	// #0
  404f6c:	mov	w0, #0x14                  	// #20
  404f70:	b	404fa0 <ferror@plt+0x3cd0>
  404f74:	mov	x1, x0
  404f78:	mov	x3, x0
  404f7c:	mov	w0, #0x0                   	// #0
  404f80:	b	404fa0 <ferror@plt+0x3cd0>
  404f84:	mov	x1, x0
  404f88:	mov	x3, x0
  404f8c:	mov	w0, #0x0                   	// #0
  404f90:	b	404fa0 <ferror@plt+0x3cd0>
  404f94:	mov	x1, x0
  404f98:	mov	x3, x0
  404f9c:	mov	w0, #0x0                   	// #0
  404fa0:	mov	x7, #0x7fff                	// #32767
  404fa4:	b	404cf4 <ferror@plt+0x3a24>
  404fa8:	mov	x1, x3
  404fac:	mov	x8, x10
  404fb0:	mov	w0, #0x0                   	// #0
  404fb4:	b	404fa0 <ferror@plt+0x3cd0>
  404fb8:	mov	x1, x3
  404fbc:	mov	x8, x10
  404fc0:	mov	w0, #0x0                   	// #0
  404fc4:	b	404fa0 <ferror@plt+0x3cd0>
  404fc8:	mov	x1, x3
  404fcc:	mov	x8, x10
  404fd0:	mov	w0, #0x0                   	// #0
  404fd4:	b	404fa0 <ferror@plt+0x3cd0>
  404fd8:	mov	x1, x2
  404fdc:	mov	x3, x12
  404fe0:	mov	x8, x10
  404fe4:	mov	x4, x3
  404fe8:	tst	x4, #0x7
  404fec:	b.ne	404cc4 <ferror@plt+0x39f4>  // b.any
  404ff0:	tbnz	w9, #11, 404d5c <ferror@plt+0x3a8c>
  404ff4:	mov	x3, x4
  404ff8:	mov	x7, #0x0                   	// #0
  404ffc:	mov	w0, #0x0                   	// #0
  405000:	b	404cf4 <ferror@plt+0x3a24>
  405004:	mov	x1, x5
  405008:	mov	x3, x0
  40500c:	b	404fe4 <ferror@plt+0x3d14>
  405010:	mov	x0, #0x7fff                	// #32767
  405014:	cmp	x13, x0
  405018:	b.eq	404794 <ferror@plt+0x34c4>  // b.none
  40501c:	mov	x1, x2
  405020:	mov	x3, x12
  405024:	mov	w0, #0x0                   	// #0
  405028:	b	404de4 <ferror@plt+0x3b14>
  40502c:	eor	w5, w5, #0x1
  405030:	and	x10, x5, #0xff
  405034:	cmp	x8, w5, uxtb
  405038:	b.ne	4043b0 <ferror@plt+0x30e0>  // b.any
  40503c:	sub	w0, w4, w11
  405040:	b	404e7c <ferror@plt+0x3bac>
  405044:	cbz	w0, 405090 <ferror@plt+0x3dc0>
  405048:	lsr	w4, w0, #31
  40504c:	cmp	w0, #0x0
  405050:	cneg	w0, w0, lt  // lt = tstop
  405054:	clz	x2, x0
  405058:	mov	w1, #0x403e                	// #16446
  40505c:	sub	w1, w1, w2
  405060:	sxtw	x5, w1
  405064:	mov	w2, #0x402f                	// #16431
  405068:	sub	w1, w2, w1
  40506c:	lsl	x0, x0, x1
  405070:	mov	x2, #0x0                   	// #0
  405074:	mov	x3, #0x0                   	// #0
  405078:	bfxil	x3, x0, #0, #48
  40507c:	bfi	x3, x5, #48, #15
  405080:	bfi	x3, x4, #63, #1
  405084:	fmov	d0, x2
  405088:	fmov	v0.d[1], x3
  40508c:	ret
  405090:	mov	x0, #0x0                   	// #0
  405094:	mov	x5, #0x0                   	// #0
  405098:	mov	x4, #0x0                   	// #0
  40509c:	b	405070 <ferror@plt+0x3da0>
  4050a0:	stp	x29, x30, [sp, #-48]!
  4050a4:	mov	x29, sp
  4050a8:	str	d8, [sp, #16]
  4050ac:	str	q0, [sp, #32]
  4050b0:	ldr	x0, [sp, #32]
  4050b4:	ldr	x1, [sp, #40]
  4050b8:	mrs	x3, fpcr
  4050bc:	ubfx	x2, x1, #48, #15
  4050c0:	lsr	x4, x1, #63
  4050c4:	and	w4, w4, #0xff
  4050c8:	ubfiz	x1, x1, #3, #48
  4050cc:	orr	x1, x1, x0, lsr #61
  4050d0:	lsl	x5, x0, #3
  4050d4:	add	x6, x2, #0x1
  4050d8:	tst	x6, #0x7ffe
  4050dc:	b.eq	4051d0 <ferror@plt+0x3f00>  // b.none
  4050e0:	sub	x2, x2, #0x3, lsl #12
  4050e4:	sub	x2, x2, #0xc00
  4050e8:	cmp	x2, #0x7fe
  4050ec:	b.le	405128 <ferror@plt+0x3e58>
  4050f0:	ands	x0, x3, #0xc00000
  4050f4:	b.eq	40532c <ferror@plt+0x405c>  // b.none
  4050f8:	cmp	x0, #0x400, lsl #12
  4050fc:	csinc	w1, w4, wzr, eq  // eq = none
  405100:	cbz	w1, 40533c <ferror@plt+0x406c>
  405104:	cmp	x0, #0x800, lsl #12
  405108:	csel	w0, w4, wzr, eq  // eq = none
  40510c:	cbnz	w0, 405344 <ferror@plt+0x4074>
  405110:	mov	x1, #0xffffffffffffffff    	// #-1
  405114:	mov	x2, #0x7fe                 	// #2046
  405118:	mov	w0, #0x14                  	// #20
  40511c:	cmp	x2, #0x0
  405120:	cset	w6, eq  // eq = none
  405124:	b	4051f8 <ferror@plt+0x3f28>
  405128:	cmp	x2, #0x0
  40512c:	b.le	405158 <ferror@plt+0x3e88>
  405130:	cmp	xzr, x0, lsl #7
  405134:	cset	x0, ne  // ne = any
  405138:	orr	x0, x0, x5, lsr #60
  40513c:	orr	x1, x0, x1, lsl #4
  405140:	mov	w0, #0x0                   	// #0
  405144:	tst	x1, #0x7
  405148:	b.eq	4052e0 <ferror@plt+0x4010>  // b.none
  40514c:	cmp	x2, #0x0
  405150:	cset	w6, eq  // eq = none
  405154:	b	4051f8 <ferror@plt+0x3f28>
  405158:	cmn	x2, #0x34
  40515c:	b.lt	405354 <ferror@plt+0x4084>  // b.tstop
  405160:	orr	x0, x1, #0x8000000000000
  405164:	mov	x1, #0x3d                  	// #61
  405168:	sub	x1, x1, x2
  40516c:	cmp	x1, #0x3f
  405170:	b.gt	4051a0 <ferror@plt+0x3ed0>
  405174:	add	w6, w2, #0x3
  405178:	mov	w1, #0x3d                  	// #61
  40517c:	sub	w2, w1, w2
  405180:	lsr	x2, x5, x2
  405184:	lsl	x1, x5, x6
  405188:	cmp	x1, #0x0
  40518c:	cset	x1, ne  // ne = any
  405190:	orr	x2, x2, x1
  405194:	lsl	x1, x0, x6
  405198:	orr	x1, x1, x2
  40519c:	b	4051e0 <ferror@plt+0x3f10>
  4051a0:	mov	w6, #0xfffffffd            	// #-3
  4051a4:	sub	w6, w6, w2
  4051a8:	lsr	x6, x0, x6
  4051ac:	add	w2, w2, #0x43
  4051b0:	lsl	x0, x0, x2
  4051b4:	cmp	x1, #0x40
  4051b8:	csel	x0, x0, xzr, ne  // ne = any
  4051bc:	orr	x0, x0, x5
  4051c0:	cmp	x0, #0x0
  4051c4:	cset	x1, ne  // ne = any
  4051c8:	orr	x1, x6, x1
  4051cc:	b	4051e0 <ferror@plt+0x3f10>
  4051d0:	cbnz	x2, 40521c <ferror@plt+0x3f4c>
  4051d4:	orr	x1, x1, x5
  4051d8:	cmp	x1, #0x0
  4051dc:	cset	x1, ne  // ne = any
  4051e0:	cmp	x1, #0x0
  4051e4:	cset	w6, ne  // ne = any
  4051e8:	tst	x1, #0x7
  4051ec:	b.eq	405374 <ferror@plt+0x40a4>  // b.none
  4051f0:	mov	w0, #0x0                   	// #0
  4051f4:	mov	x2, #0x0                   	// #0
  4051f8:	orr	w0, w0, #0x10
  4051fc:	and	x5, x3, #0xc00000
  405200:	cmp	x5, #0x400, lsl #12
  405204:	b.eq	405280 <ferror@plt+0x3fb0>  // b.none
  405208:	cmp	x5, #0x800, lsl #12
  40520c:	b.eq	405290 <ferror@plt+0x3fc0>  // b.none
  405210:	cbz	x5, 40524c <ferror@plt+0x3f7c>
  405214:	cbnz	w6, 405260 <ferror@plt+0x3f90>
  405218:	b	405264 <ferror@plt+0x3f94>
  40521c:	orr	x0, x1, x5
  405220:	cbz	x0, 40534c <ferror@plt+0x407c>
  405224:	lsr	x0, x1, #50
  405228:	eor	w0, w0, #0x1
  40522c:	mov	x6, #0x7fff                	// #32767
  405230:	cmp	x2, x6
  405234:	csel	w0, w0, wzr, eq  // eq = none
  405238:	extr	x1, x1, x5, #60
  40523c:	and	x1, x1, #0xfffffffffffffff8
  405240:	orr	x1, x1, #0x40000000000000
  405244:	mov	x2, #0x7ff                 	// #2047
  405248:	b	405144 <ferror@plt+0x3e74>
  40524c:	and	x7, x1, #0xf
  405250:	add	x5, x1, #0x4
  405254:	cmp	x7, #0x4
  405258:	csel	x1, x5, x1, ne  // ne = any
  40525c:	cbz	w6, 405264 <ferror@plt+0x3f94>
  405260:	orr	w0, w0, #0x8
  405264:	tbz	x1, #55, 4052e0 <ferror@plt+0x4010>
  405268:	add	x2, x2, #0x1
  40526c:	cmp	x2, #0x7ff
  405270:	b.eq	4052ac <ferror@plt+0x3fdc>  // b.none
  405274:	mov	x3, #0x1fefffffffffffff    	// #2301339409586323455
  405278:	and	x1, x3, x1, lsr #3
  40527c:	b	4052f4 <ferror@plt+0x4024>
  405280:	add	x5, x1, #0x8
  405284:	cmp	w4, #0x0
  405288:	csel	x1, x5, x1, eq  // eq = none
  40528c:	b	40525c <ferror@plt+0x3f8c>
  405290:	add	x5, x1, #0x8
  405294:	cmp	w4, #0x0
  405298:	csel	x1, x5, x1, ne  // ne = any
  40529c:	b	40525c <ferror@plt+0x3f8c>
  4052a0:	mov	w0, #0x0                   	// #0
  4052a4:	mov	x2, #0x0                   	// #0
  4052a8:	b	405260 <ferror@plt+0x3f90>
  4052ac:	ands	x1, x3, #0xc00000
  4052b0:	b.eq	4052d8 <ferror@plt+0x4008>  // b.none
  4052b4:	cmp	x1, #0x400, lsl #12
  4052b8:	csinc	w3, w4, wzr, eq  // eq = none
  4052bc:	cbz	w3, 40531c <ferror@plt+0x404c>
  4052c0:	cmp	x1, #0x800, lsl #12
  4052c4:	csel	w3, w4, wzr, eq  // eq = none
  4052c8:	cmp	w3, #0x0
  4052cc:	csetm	x1, eq  // eq = none
  4052d0:	mov	x3, #0x7fe                 	// #2046
  4052d4:	csel	x2, x2, x3, ne  // ne = any
  4052d8:	mov	w3, #0x14                  	// #20
  4052dc:	orr	w0, w0, w3
  4052e0:	lsr	x1, x1, #3
  4052e4:	cmp	x2, #0x7ff
  4052e8:	orr	x3, x1, #0x8000000000000
  4052ec:	ccmp	x1, #0x0, #0x4, eq  // eq = none
  4052f0:	csel	x1, x3, x1, ne  // ne = any
  4052f4:	mov	x3, #0x0                   	// #0
  4052f8:	bfxil	x3, x1, #0, #52
  4052fc:	bfi	x3, x2, #52, #11
  405300:	bfi	x3, x4, #63, #1
  405304:	fmov	d8, x3
  405308:	cbnz	w0, 405324 <ferror@plt+0x4054>
  40530c:	fmov	d0, d8
  405310:	ldr	d8, [sp, #16]
  405314:	ldp	x29, x30, [sp], #48
  405318:	ret
  40531c:	mov	x1, #0x0                   	// #0
  405320:	b	4052d8 <ferror@plt+0x4008>
  405324:	bl	405384 <ferror@plt+0x40b4>
  405328:	b	40530c <ferror@plt+0x403c>
  40532c:	mov	w0, #0x14                  	// #20
  405330:	mov	x2, #0x7ff                 	// #2047
  405334:	mov	x1, #0x0                   	// #0
  405338:	b	405264 <ferror@plt+0x3f94>
  40533c:	mov	w0, #0x14                  	// #20
  405340:	b	405330 <ferror@plt+0x4060>
  405344:	mov	w0, #0x14                  	// #20
  405348:	b	405330 <ferror@plt+0x4060>
  40534c:	mov	w0, #0x0                   	// #0
  405350:	b	405330 <ferror@plt+0x4060>
  405354:	mov	x1, #0x1                   	// #1
  405358:	mov	x2, #0x0                   	// #0
  40535c:	mov	w0, #0x0                   	// #0
  405360:	b	40511c <ferror@plt+0x3e4c>
  405364:	tbnz	w3, #11, 4052a0 <ferror@plt+0x3fd0>
  405368:	mov	x2, #0x0                   	// #0
  40536c:	mov	w0, #0x0                   	// #0
  405370:	b	405264 <ferror@plt+0x3f94>
  405374:	cbnz	x1, 405364 <ferror@plt+0x4094>
  405378:	mov	x2, #0x0                   	// #0
  40537c:	mov	w0, #0x0                   	// #0
  405380:	b	405264 <ferror@plt+0x3f94>
  405384:	tbz	w0, #0, 405394 <ferror@plt+0x40c4>
  405388:	movi	v1.2s, #0x0
  40538c:	fdiv	s0, s1, s1
  405390:	mrs	x1, fpsr
  405394:	tbz	w0, #1, 4053a8 <ferror@plt+0x40d8>
  405398:	fmov	s1, #1.000000000000000000e+00
  40539c:	movi	v2.2s, #0x0
  4053a0:	fdiv	s0, s1, s2
  4053a4:	mrs	x1, fpsr
  4053a8:	tbz	w0, #2, 4053c8 <ferror@plt+0x40f8>
  4053ac:	mov	w1, #0x7f7fffff            	// #2139095039
  4053b0:	fmov	s1, w1
  4053b4:	mov	w1, #0xc5ae                	// #50606
  4053b8:	movk	w1, #0x749d, lsl #16
  4053bc:	fmov	s2, w1
  4053c0:	fadd	s0, s1, s2
  4053c4:	mrs	x1, fpsr
  4053c8:	tbz	w0, #3, 4053d8 <ferror@plt+0x4108>
  4053cc:	movi	v1.2s, #0x80, lsl #16
  4053d0:	fmul	s0, s1, s1
  4053d4:	mrs	x1, fpsr
  4053d8:	tbz	w0, #4, 4053f0 <ferror@plt+0x4120>
  4053dc:	mov	w0, #0x7f7fffff            	// #2139095039
  4053e0:	fmov	s1, w0
  4053e4:	fmov	s2, #1.000000000000000000e+00
  4053e8:	fsub	s0, s1, s2
  4053ec:	mrs	x0, fpsr
  4053f0:	ret
  4053f4:	nop
  4053f8:	stp	x29, x30, [sp, #-64]!
  4053fc:	mov	x29, sp
  405400:	stp	x19, x20, [sp, #16]
  405404:	adrp	x20, 416000 <ferror@plt+0x14d30>
  405408:	add	x20, x20, #0xdd0
  40540c:	stp	x21, x22, [sp, #32]
  405410:	adrp	x21, 416000 <ferror@plt+0x14d30>
  405414:	add	x21, x21, #0xdc8
  405418:	sub	x20, x20, x21
  40541c:	mov	w22, w0
  405420:	stp	x23, x24, [sp, #48]
  405424:	mov	x23, x1
  405428:	mov	x24, x2
  40542c:	bl	4010f0 <_exit@plt-0x40>
  405430:	cmp	xzr, x20, asr #3
  405434:	b.eq	405460 <ferror@plt+0x4190>  // b.none
  405438:	asr	x20, x20, #3
  40543c:	mov	x19, #0x0                   	// #0
  405440:	ldr	x3, [x21, x19, lsl #3]
  405444:	mov	x2, x24
  405448:	add	x19, x19, #0x1
  40544c:	mov	x1, x23
  405450:	mov	w0, w22
  405454:	blr	x3
  405458:	cmp	x20, x19
  40545c:	b.ne	405440 <ferror@plt+0x4170>  // b.any
  405460:	ldp	x19, x20, [sp, #16]
  405464:	ldp	x21, x22, [sp, #32]
  405468:	ldp	x23, x24, [sp, #48]
  40546c:	ldp	x29, x30, [sp], #64
  405470:	ret
  405474:	nop
  405478:	ret
  40547c:	nop
  405480:	adrp	x2, 417000 <ferror@plt+0x15d30>
  405484:	mov	x1, #0x0                   	// #0
  405488:	ldr	x2, [x2, #224]
  40548c:	b	401190 <__cxa_atexit@plt>

Disassembly of section .fini:

0000000000405490 <.fini>:
  405490:	stp	x29, x30, [sp, #-16]!
  405494:	mov	x29, sp
  405498:	ldp	x29, x30, [sp], #16
  40549c:	ret
