Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2015.2/bin/unwrapped/lnx64.o/xelab -wto 3674c76d0cfb48908cd7cb1dc1ef2e42 --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_mycounter_behav xil_defaultlib.tb_mycounter -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling architecture behavioral of entity xil_defaultlib.mycounter [mycounter_default]
Compiling architecture behavior of entity xil_defaultlib.tb_mycounter
Built simulation snapshot tb_mycounter_behav
