# EDA-tool-for-Scheduling-Binding-and-Verilog-file-generation
An Optimal Scheduling and Binding Solution in VLSI. Includes conversion to verilog file.
Given an input file and a resource constaints file in a specified csv format, this project can generate a optimal scheduling amd binding solution, adhering to the timing and resource constaints.
