<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › mips › include › asm › mach-ath79 › ar71xx_regs.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../index.html"></a><h1>ar71xx_regs.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> *  Atheros AR71XX/AR724X/AR913X SoC register definitions</span>
<span class="cm"> *</span>
<span class="cm"> *  Copyright (C) 2010-2011 Jaiganesh Narayanan &lt;jnarayanan@atheros.com&gt;</span>
<span class="cm"> *  Copyright (C) 2008-2010 Gabor Juhos &lt;juhosg@openwrt.org&gt;</span>
<span class="cm"> *  Copyright (C) 2008 Imre Kaloz &lt;kaloz@openwrt.org&gt;</span>
<span class="cm"> *</span>
<span class="cm"> *  Parts of this file are based on Atheros&#39; 2.6.15/2.6.31 BSP</span>
<span class="cm"> *</span>
<span class="cm"> *  This program is free software; you can redistribute it and/or modify it</span>
<span class="cm"> *  under the terms of the GNU General Public License version 2 as published</span>
<span class="cm"> *  by the Free Software Foundation.</span>
<span class="cm"> */</span>

<span class="cp">#ifndef __ASM_MACH_AR71XX_REGS_H</span>
<span class="cp">#define __ASM_MACH_AR71XX_REGS_H</span>

<span class="cp">#include &lt;linux/types.h&gt;</span>
<span class="cp">#include &lt;linux/init.h&gt;</span>
<span class="cp">#include &lt;linux/io.h&gt;</span>
<span class="cp">#include &lt;linux/bitops.h&gt;</span>

<span class="cp">#define AR71XX_APB_BASE		0x18000000</span>
<span class="cp">#define AR71XX_EHCI_BASE	0x1b000000</span>
<span class="cp">#define AR71XX_EHCI_SIZE	0x1000</span>
<span class="cp">#define AR71XX_OHCI_BASE	0x1c000000</span>
<span class="cp">#define AR71XX_OHCI_SIZE	0x1000</span>
<span class="cp">#define AR71XX_SPI_BASE		0x1f000000</span>
<span class="cp">#define AR71XX_SPI_SIZE		0x01000000</span>

<span class="cp">#define AR71XX_DDR_CTRL_BASE	(AR71XX_APB_BASE + 0x00000000)</span>
<span class="cp">#define AR71XX_DDR_CTRL_SIZE	0x100</span>
<span class="cp">#define AR71XX_UART_BASE	(AR71XX_APB_BASE + 0x00020000)</span>
<span class="cp">#define AR71XX_UART_SIZE	0x100</span>
<span class="cp">#define AR71XX_USB_CTRL_BASE	(AR71XX_APB_BASE + 0x00030000)</span>
<span class="cp">#define AR71XX_USB_CTRL_SIZE	0x100</span>
<span class="cp">#define AR71XX_GPIO_BASE        (AR71XX_APB_BASE + 0x00040000)</span>
<span class="cp">#define AR71XX_GPIO_SIZE        0x100</span>
<span class="cp">#define AR71XX_PLL_BASE		(AR71XX_APB_BASE + 0x00050000)</span>
<span class="cp">#define AR71XX_PLL_SIZE		0x100</span>
<span class="cp">#define AR71XX_RESET_BASE	(AR71XX_APB_BASE + 0x00060000)</span>
<span class="cp">#define AR71XX_RESET_SIZE	0x100</span>

<span class="cp">#define AR7240_USB_CTRL_BASE	(AR71XX_APB_BASE + 0x00030000)</span>
<span class="cp">#define AR7240_USB_CTRL_SIZE	0x100</span>
<span class="cp">#define AR7240_OHCI_BASE	0x1b000000</span>
<span class="cp">#define AR7240_OHCI_SIZE	0x1000</span>

<span class="cp">#define AR724X_EHCI_BASE	0x1b000000</span>
<span class="cp">#define AR724X_EHCI_SIZE	0x1000</span>

<span class="cp">#define AR913X_EHCI_BASE	0x1b000000</span>
<span class="cp">#define AR913X_EHCI_SIZE	0x1000</span>
<span class="cp">#define AR913X_WMAC_BASE	(AR71XX_APB_BASE + 0x000C0000)</span>
<span class="cp">#define AR913X_WMAC_SIZE	0x30000</span>

<span class="cp">#define AR933X_UART_BASE	(AR71XX_APB_BASE + 0x00020000)</span>
<span class="cp">#define AR933X_UART_SIZE	0x14</span>
<span class="cp">#define AR933X_WMAC_BASE	(AR71XX_APB_BASE + 0x00100000)</span>
<span class="cp">#define AR933X_WMAC_SIZE	0x20000</span>
<span class="cp">#define AR933X_EHCI_BASE	0x1b000000</span>
<span class="cp">#define AR933X_EHCI_SIZE	0x1000</span>

<span class="cp">#define AR934X_WMAC_BASE	(AR71XX_APB_BASE + 0x00100000)</span>
<span class="cp">#define AR934X_WMAC_SIZE	0x20000</span>

<span class="cm">/*</span>
<span class="cm"> * DDR_CTRL block</span>
<span class="cm"> */</span>
<span class="cp">#define AR71XX_DDR_REG_PCI_WIN0		0x7c</span>
<span class="cp">#define AR71XX_DDR_REG_PCI_WIN1		0x80</span>
<span class="cp">#define AR71XX_DDR_REG_PCI_WIN2		0x84</span>
<span class="cp">#define AR71XX_DDR_REG_PCI_WIN3		0x88</span>
<span class="cp">#define AR71XX_DDR_REG_PCI_WIN4		0x8c</span>
<span class="cp">#define AR71XX_DDR_REG_PCI_WIN5		0x90</span>
<span class="cp">#define AR71XX_DDR_REG_PCI_WIN6		0x94</span>
<span class="cp">#define AR71XX_DDR_REG_PCI_WIN7		0x98</span>
<span class="cp">#define AR71XX_DDR_REG_FLUSH_GE0	0x9c</span>
<span class="cp">#define AR71XX_DDR_REG_FLUSH_GE1	0xa0</span>
<span class="cp">#define AR71XX_DDR_REG_FLUSH_USB	0xa4</span>
<span class="cp">#define AR71XX_DDR_REG_FLUSH_PCI	0xa8</span>

<span class="cp">#define AR724X_DDR_REG_FLUSH_GE0	0x7c</span>
<span class="cp">#define AR724X_DDR_REG_FLUSH_GE1	0x80</span>
<span class="cp">#define AR724X_DDR_REG_FLUSH_USB	0x84</span>
<span class="cp">#define AR724X_DDR_REG_FLUSH_PCIE	0x88</span>

<span class="cp">#define AR913X_DDR_REG_FLUSH_GE0	0x7c</span>
<span class="cp">#define AR913X_DDR_REG_FLUSH_GE1	0x80</span>
<span class="cp">#define AR913X_DDR_REG_FLUSH_USB	0x84</span>
<span class="cp">#define AR913X_DDR_REG_FLUSH_WMAC	0x88</span>

<span class="cp">#define AR933X_DDR_REG_FLUSH_GE0	0x7c</span>
<span class="cp">#define AR933X_DDR_REG_FLUSH_GE1	0x80</span>
<span class="cp">#define AR933X_DDR_REG_FLUSH_USB	0x84</span>
<span class="cp">#define AR933X_DDR_REG_FLUSH_WMAC	0x88</span>

<span class="cp">#define AR934X_DDR_REG_FLUSH_GE0	0x9c</span>
<span class="cp">#define AR934X_DDR_REG_FLUSH_GE1	0xa0</span>
<span class="cp">#define AR934X_DDR_REG_FLUSH_USB	0xa4</span>
<span class="cp">#define AR934X_DDR_REG_FLUSH_PCIE	0xa8</span>
<span class="cp">#define AR934X_DDR_REG_FLUSH_WMAC	0xac</span>

<span class="cm">/*</span>
<span class="cm"> * PLL block</span>
<span class="cm"> */</span>
<span class="cp">#define AR71XX_PLL_REG_CPU_CONFIG	0x00</span>
<span class="cp">#define AR71XX_PLL_REG_SEC_CONFIG	0x04</span>
<span class="cp">#define AR71XX_PLL_REG_ETH0_INT_CLOCK	0x10</span>
<span class="cp">#define AR71XX_PLL_REG_ETH1_INT_CLOCK	0x14</span>

<span class="cp">#define AR71XX_PLL_DIV_SHIFT		3</span>
<span class="cp">#define AR71XX_PLL_DIV_MASK		0x1f</span>
<span class="cp">#define AR71XX_CPU_DIV_SHIFT		16</span>
<span class="cp">#define AR71XX_CPU_DIV_MASK		0x3</span>
<span class="cp">#define AR71XX_DDR_DIV_SHIFT		18</span>
<span class="cp">#define AR71XX_DDR_DIV_MASK		0x3</span>
<span class="cp">#define AR71XX_AHB_DIV_SHIFT		20</span>
<span class="cp">#define AR71XX_AHB_DIV_MASK		0x7</span>

<span class="cp">#define AR724X_PLL_REG_CPU_CONFIG	0x00</span>
<span class="cp">#define AR724X_PLL_REG_PCIE_CONFIG	0x18</span>

<span class="cp">#define AR724X_PLL_DIV_SHIFT		0</span>
<span class="cp">#define AR724X_PLL_DIV_MASK		0x3ff</span>
<span class="cp">#define AR724X_PLL_REF_DIV_SHIFT	10</span>
<span class="cp">#define AR724X_PLL_REF_DIV_MASK		0xf</span>
<span class="cp">#define AR724X_AHB_DIV_SHIFT		19</span>
<span class="cp">#define AR724X_AHB_DIV_MASK		0x1</span>
<span class="cp">#define AR724X_DDR_DIV_SHIFT		22</span>
<span class="cp">#define AR724X_DDR_DIV_MASK		0x3</span>

<span class="cp">#define AR913X_PLL_REG_CPU_CONFIG	0x00</span>
<span class="cp">#define AR913X_PLL_REG_ETH_CONFIG	0x04</span>
<span class="cp">#define AR913X_PLL_REG_ETH0_INT_CLOCK	0x14</span>
<span class="cp">#define AR913X_PLL_REG_ETH1_INT_CLOCK	0x18</span>

<span class="cp">#define AR913X_PLL_DIV_SHIFT		0</span>
<span class="cp">#define AR913X_PLL_DIV_MASK		0x3ff</span>
<span class="cp">#define AR913X_DDR_DIV_SHIFT		22</span>
<span class="cp">#define AR913X_DDR_DIV_MASK		0x3</span>
<span class="cp">#define AR913X_AHB_DIV_SHIFT		19</span>
<span class="cp">#define AR913X_AHB_DIV_MASK		0x1</span>

<span class="cp">#define AR933X_PLL_CPU_CONFIG_REG	0x00</span>
<span class="cp">#define AR933X_PLL_CLOCK_CTRL_REG	0x08</span>

<span class="cp">#define AR933X_PLL_CPU_CONFIG_NINT_SHIFT	10</span>
<span class="cp">#define AR933X_PLL_CPU_CONFIG_NINT_MASK		0x3f</span>
<span class="cp">#define AR933X_PLL_CPU_CONFIG_REFDIV_SHIFT	16</span>
<span class="cp">#define AR933X_PLL_CPU_CONFIG_REFDIV_MASK	0x1f</span>
<span class="cp">#define AR933X_PLL_CPU_CONFIG_OUTDIV_SHIFT	23</span>
<span class="cp">#define AR933X_PLL_CPU_CONFIG_OUTDIV_MASK	0x7</span>

<span class="cp">#define AR933X_PLL_CLOCK_CTRL_BYPASS		BIT(2)</span>
<span class="cp">#define AR933X_PLL_CLOCK_CTRL_CPU_DIV_SHIFT	5</span>
<span class="cp">#define AR933X_PLL_CLOCK_CTRL_CPU_DIV_MASK	0x3</span>
<span class="cp">#define AR933X_PLL_CLOCK_CTRL_DDR_DIV_SHIFT	10</span>
<span class="cp">#define AR933X_PLL_CLOCK_CTRL_DDR_DIV_MASK	0x3</span>
<span class="cp">#define AR933X_PLL_CLOCK_CTRL_AHB_DIV_SHIFT	15</span>
<span class="cp">#define AR933X_PLL_CLOCK_CTRL_AHB_DIV_MASK	0x7</span>

<span class="cp">#define AR934X_PLL_CPU_CONFIG_REG		0x00</span>
<span class="cp">#define AR934X_PLL_DDR_CONFIG_REG		0x04</span>
<span class="cp">#define AR934X_PLL_CPU_DDR_CLK_CTRL_REG		0x08</span>

<span class="cp">#define AR934X_PLL_CPU_CONFIG_NFRAC_SHIFT	0</span>
<span class="cp">#define AR934X_PLL_CPU_CONFIG_NFRAC_MASK	0x3f</span>
<span class="cp">#define AR934X_PLL_CPU_CONFIG_NINT_SHIFT	6</span>
<span class="cp">#define AR934X_PLL_CPU_CONFIG_NINT_MASK		0x3f</span>
<span class="cp">#define AR934X_PLL_CPU_CONFIG_REFDIV_SHIFT	12</span>
<span class="cp">#define AR934X_PLL_CPU_CONFIG_REFDIV_MASK	0x1f</span>
<span class="cp">#define AR934X_PLL_CPU_CONFIG_OUTDIV_SHIFT	19</span>
<span class="cp">#define AR934X_PLL_CPU_CONFIG_OUTDIV_MASK	0x3</span>

<span class="cp">#define AR934X_PLL_DDR_CONFIG_NFRAC_SHIFT	0</span>
<span class="cp">#define AR934X_PLL_DDR_CONFIG_NFRAC_MASK	0x3ff</span>
<span class="cp">#define AR934X_PLL_DDR_CONFIG_NINT_SHIFT	10</span>
<span class="cp">#define AR934X_PLL_DDR_CONFIG_NINT_MASK		0x3f</span>
<span class="cp">#define AR934X_PLL_DDR_CONFIG_REFDIV_SHIFT	16</span>
<span class="cp">#define AR934X_PLL_DDR_CONFIG_REFDIV_MASK	0x1f</span>
<span class="cp">#define AR934X_PLL_DDR_CONFIG_OUTDIV_SHIFT	23</span>
<span class="cp">#define AR934X_PLL_DDR_CONFIG_OUTDIV_MASK	0x7</span>

<span class="cp">#define AR934X_PLL_CPU_DDR_CLK_CTRL_CPU_PLL_BYPASS	BIT(2)</span>
<span class="cp">#define AR934X_PLL_CPU_DDR_CLK_CTRL_DDR_PLL_BYPASS	BIT(3)</span>
<span class="cp">#define AR934X_PLL_CPU_DDR_CLK_CTRL_AHB_PLL_BYPASS	BIT(4)</span>
<span class="cp">#define AR934X_PLL_CPU_DDR_CLK_CTRL_CPU_POST_DIV_SHIFT	5</span>
<span class="cp">#define AR934X_PLL_CPU_DDR_CLK_CTRL_CPU_POST_DIV_MASK	0x1f</span>
<span class="cp">#define AR934X_PLL_CPU_DDR_CLK_CTRL_DDR_POST_DIV_SHIFT	10</span>
<span class="cp">#define AR934X_PLL_CPU_DDR_CLK_CTRL_DDR_POST_DIV_MASK	0x1f</span>
<span class="cp">#define AR934X_PLL_CPU_DDR_CLK_CTRL_AHB_POST_DIV_SHIFT	15</span>
<span class="cp">#define AR934X_PLL_CPU_DDR_CLK_CTRL_AHB_POST_DIV_MASK	0x1f</span>
<span class="cp">#define AR934X_PLL_CPU_DDR_CLK_CTRL_CPUCLK_FROM_CPUPLL	BIT(20)</span>
<span class="cp">#define AR934X_PLL_CPU_DDR_CLK_CTRL_DDRCLK_FROM_DDRPLL	BIT(21)</span>
<span class="cp">#define AR934X_PLL_CPU_DDR_CLK_CTRL_AHBCLK_FROM_DDRPLL	BIT(24)</span>

<span class="cm">/*</span>
<span class="cm"> * USB_CONFIG block</span>
<span class="cm"> */</span>
<span class="cp">#define AR71XX_USB_CTRL_REG_FLADJ	0x00</span>
<span class="cp">#define AR71XX_USB_CTRL_REG_CONFIG	0x04</span>

<span class="cm">/*</span>
<span class="cm"> * RESET block</span>
<span class="cm"> */</span>
<span class="cp">#define AR71XX_RESET_REG_TIMER			0x00</span>
<span class="cp">#define AR71XX_RESET_REG_TIMER_RELOAD		0x04</span>
<span class="cp">#define AR71XX_RESET_REG_WDOG_CTRL		0x08</span>
<span class="cp">#define AR71XX_RESET_REG_WDOG			0x0c</span>
<span class="cp">#define AR71XX_RESET_REG_MISC_INT_STATUS	0x10</span>
<span class="cp">#define AR71XX_RESET_REG_MISC_INT_ENABLE	0x14</span>
<span class="cp">#define AR71XX_RESET_REG_PCI_INT_STATUS		0x18</span>
<span class="cp">#define AR71XX_RESET_REG_PCI_INT_ENABLE		0x1c</span>
<span class="cp">#define AR71XX_RESET_REG_GLOBAL_INT_STATUS	0x20</span>
<span class="cp">#define AR71XX_RESET_REG_RESET_MODULE		0x24</span>
<span class="cp">#define AR71XX_RESET_REG_PERFC_CTRL		0x2c</span>
<span class="cp">#define AR71XX_RESET_REG_PERFC0			0x30</span>
<span class="cp">#define AR71XX_RESET_REG_PERFC1			0x34</span>
<span class="cp">#define AR71XX_RESET_REG_REV_ID			0x90</span>

<span class="cp">#define AR913X_RESET_REG_GLOBAL_INT_STATUS	0x18</span>
<span class="cp">#define AR913X_RESET_REG_RESET_MODULE		0x1c</span>
<span class="cp">#define AR913X_RESET_REG_PERF_CTRL		0x20</span>
<span class="cp">#define AR913X_RESET_REG_PERFC0			0x24</span>
<span class="cp">#define AR913X_RESET_REG_PERFC1			0x28</span>

<span class="cp">#define AR724X_RESET_REG_RESET_MODULE		0x1c</span>

<span class="cp">#define AR933X_RESET_REG_RESET_MODULE		0x1c</span>
<span class="cp">#define AR933X_RESET_REG_BOOTSTRAP		0xac</span>

<span class="cp">#define AR934X_RESET_REG_RESET_MODULE		0x1c</span>
<span class="cp">#define AR934X_RESET_REG_BOOTSTRAP		0xb0</span>
<span class="cp">#define AR934X_RESET_REG_PCIE_WMAC_INT_STATUS	0xac</span>

<span class="cp">#define MISC_INT_ETHSW			BIT(12)</span>
<span class="cp">#define MISC_INT_TIMER4			BIT(10)</span>
<span class="cp">#define MISC_INT_TIMER3			BIT(9)</span>
<span class="cp">#define MISC_INT_TIMER2			BIT(8)</span>
<span class="cp">#define MISC_INT_DMA			BIT(7)</span>
<span class="cp">#define MISC_INT_OHCI			BIT(6)</span>
<span class="cp">#define MISC_INT_PERFC			BIT(5)</span>
<span class="cp">#define MISC_INT_WDOG			BIT(4)</span>
<span class="cp">#define MISC_INT_UART			BIT(3)</span>
<span class="cp">#define MISC_INT_GPIO			BIT(2)</span>
<span class="cp">#define MISC_INT_ERROR			BIT(1)</span>
<span class="cp">#define MISC_INT_TIMER			BIT(0)</span>

<span class="cp">#define AR71XX_RESET_EXTERNAL		BIT(28)</span>
<span class="cp">#define AR71XX_RESET_FULL_CHIP		BIT(24)</span>
<span class="cp">#define AR71XX_RESET_CPU_NMI		BIT(21)</span>
<span class="cp">#define AR71XX_RESET_CPU_COLD		BIT(20)</span>
<span class="cp">#define AR71XX_RESET_DMA		BIT(19)</span>
<span class="cp">#define AR71XX_RESET_SLIC		BIT(18)</span>
<span class="cp">#define AR71XX_RESET_STEREO		BIT(17)</span>
<span class="cp">#define AR71XX_RESET_DDR		BIT(16)</span>
<span class="cp">#define AR71XX_RESET_GE1_MAC		BIT(13)</span>
<span class="cp">#define AR71XX_RESET_GE1_PHY		BIT(12)</span>
<span class="cp">#define AR71XX_RESET_USBSUS_OVERRIDE	BIT(10)</span>
<span class="cp">#define AR71XX_RESET_GE0_MAC		BIT(9)</span>
<span class="cp">#define AR71XX_RESET_GE0_PHY		BIT(8)</span>
<span class="cp">#define AR71XX_RESET_USB_OHCI_DLL	BIT(6)</span>
<span class="cp">#define AR71XX_RESET_USB_HOST		BIT(5)</span>
<span class="cp">#define AR71XX_RESET_USB_PHY		BIT(4)</span>
<span class="cp">#define AR71XX_RESET_PCI_BUS		BIT(1)</span>
<span class="cp">#define AR71XX_RESET_PCI_CORE		BIT(0)</span>

<span class="cp">#define AR7240_RESET_USB_HOST		BIT(5)</span>
<span class="cp">#define AR7240_RESET_OHCI_DLL		BIT(3)</span>

<span class="cp">#define AR724X_RESET_GE1_MDIO		BIT(23)</span>
<span class="cp">#define AR724X_RESET_GE0_MDIO		BIT(22)</span>
<span class="cp">#define AR724X_RESET_PCIE_PHY_SERIAL	BIT(10)</span>
<span class="cp">#define AR724X_RESET_PCIE_PHY		BIT(7)</span>
<span class="cp">#define AR724X_RESET_PCIE		BIT(6)</span>
<span class="cp">#define AR724X_RESET_USB_HOST		BIT(5)</span>
<span class="cp">#define AR724X_RESET_USB_PHY		BIT(4)</span>
<span class="cp">#define AR724X_RESET_USBSUS_OVERRIDE	BIT(3)</span>

<span class="cp">#define AR913X_RESET_AMBA2WMAC		BIT(22)</span>
<span class="cp">#define AR913X_RESET_USBSUS_OVERRIDE	BIT(10)</span>
<span class="cp">#define AR913X_RESET_USB_HOST		BIT(5)</span>
<span class="cp">#define AR913X_RESET_USB_PHY		BIT(4)</span>

<span class="cp">#define AR933X_RESET_WMAC		BIT(11)</span>
<span class="cp">#define AR933X_RESET_USB_HOST		BIT(5)</span>
<span class="cp">#define AR933X_RESET_USB_PHY		BIT(4)</span>
<span class="cp">#define AR933X_RESET_USBSUS_OVERRIDE	BIT(3)</span>

<span class="cp">#define AR933X_BOOTSTRAP_REF_CLK_40	BIT(0)</span>

<span class="cp">#define AR934X_BOOTSTRAP_SW_OPTION8	BIT(23)</span>
<span class="cp">#define AR934X_BOOTSTRAP_SW_OPTION7	BIT(22)</span>
<span class="cp">#define AR934X_BOOTSTRAP_SW_OPTION6	BIT(21)</span>
<span class="cp">#define AR934X_BOOTSTRAP_SW_OPTION5	BIT(20)</span>
<span class="cp">#define AR934X_BOOTSTRAP_SW_OPTION4	BIT(19)</span>
<span class="cp">#define AR934X_BOOTSTRAP_SW_OPTION3	BIT(18)</span>
<span class="cp">#define AR934X_BOOTSTRAP_SW_OPTION2	BIT(17)</span>
<span class="cp">#define AR934X_BOOTSTRAP_SW_OPTION1	BIT(16)</span>
<span class="cp">#define AR934X_BOOTSTRAP_USB_MODE_DEVICE BIT(7)</span>
<span class="cp">#define AR934X_BOOTSTRAP_PCIE_RC	BIT(6)</span>
<span class="cp">#define AR934X_BOOTSTRAP_EJTAG_MODE	BIT(5)</span>
<span class="cp">#define AR934X_BOOTSTRAP_REF_CLK_40	BIT(4)</span>
<span class="cp">#define AR934X_BOOTSTRAP_BOOT_FROM_SPI	BIT(2)</span>
<span class="cp">#define AR934X_BOOTSTRAP_SDRAM_DISABLED	BIT(1)</span>
<span class="cp">#define AR934X_BOOTSTRAP_DDR1		BIT(0)</span>

<span class="cp">#define AR934X_PCIE_WMAC_INT_WMAC_MISC		BIT(0)</span>
<span class="cp">#define AR934X_PCIE_WMAC_INT_WMAC_TX		BIT(1)</span>
<span class="cp">#define AR934X_PCIE_WMAC_INT_WMAC_RXLP		BIT(2)</span>
<span class="cp">#define AR934X_PCIE_WMAC_INT_WMAC_RXHP		BIT(3)</span>
<span class="cp">#define AR934X_PCIE_WMAC_INT_PCIE_RC		BIT(4)</span>
<span class="cp">#define AR934X_PCIE_WMAC_INT_PCIE_RC0		BIT(5)</span>
<span class="cp">#define AR934X_PCIE_WMAC_INT_PCIE_RC1		BIT(6)</span>
<span class="cp">#define AR934X_PCIE_WMAC_INT_PCIE_RC2		BIT(7)</span>
<span class="cp">#define AR934X_PCIE_WMAC_INT_PCIE_RC3		BIT(8)</span>
<span class="cp">#define AR934X_PCIE_WMAC_INT_WMAC_ALL \</span>
<span class="cp">	(AR934X_PCIE_WMAC_INT_WMAC_MISC | AR934X_PCIE_WMAC_INT_WMAC_TX | \</span>
<span class="cp">	 AR934X_PCIE_WMAC_INT_WMAC_RXLP | AR934X_PCIE_WMAC_INT_WMAC_RXHP)</span>

<span class="cp">#define AR934X_PCIE_WMAC_INT_PCIE_ALL \</span>
<span class="cp">	(AR934X_PCIE_WMAC_INT_PCIE_RC | AR934X_PCIE_WMAC_INT_PCIE_RC0 | \</span>
<span class="cp">	 AR934X_PCIE_WMAC_INT_PCIE_RC1 | AR934X_PCIE_WMAC_INT_PCIE_RC2 | \</span>
<span class="cp">	 AR934X_PCIE_WMAC_INT_PCIE_RC3)</span>

<span class="cp">#define REV_ID_MAJOR_MASK		0xfff0</span>
<span class="cp">#define REV_ID_MAJOR_AR71XX		0x00a0</span>
<span class="cp">#define REV_ID_MAJOR_AR913X		0x00b0</span>
<span class="cp">#define REV_ID_MAJOR_AR7240		0x00c0</span>
<span class="cp">#define REV_ID_MAJOR_AR7241		0x0100</span>
<span class="cp">#define REV_ID_MAJOR_AR7242		0x1100</span>
<span class="cp">#define REV_ID_MAJOR_AR9330		0x0110</span>
<span class="cp">#define REV_ID_MAJOR_AR9331		0x1110</span>
<span class="cp">#define REV_ID_MAJOR_AR9341		0x0120</span>
<span class="cp">#define REV_ID_MAJOR_AR9342		0x1120</span>
<span class="cp">#define REV_ID_MAJOR_AR9344		0x2120</span>

<span class="cp">#define AR71XX_REV_ID_MINOR_MASK	0x3</span>
<span class="cp">#define AR71XX_REV_ID_MINOR_AR7130	0x0</span>
<span class="cp">#define AR71XX_REV_ID_MINOR_AR7141	0x1</span>
<span class="cp">#define AR71XX_REV_ID_MINOR_AR7161	0x2</span>
<span class="cp">#define AR71XX_REV_ID_REVISION_MASK	0x3</span>
<span class="cp">#define AR71XX_REV_ID_REVISION_SHIFT	2</span>

<span class="cp">#define AR913X_REV_ID_MINOR_MASK	0x3</span>
<span class="cp">#define AR913X_REV_ID_MINOR_AR9130	0x0</span>
<span class="cp">#define AR913X_REV_ID_MINOR_AR9132	0x1</span>
<span class="cp">#define AR913X_REV_ID_REVISION_MASK	0x3</span>
<span class="cp">#define AR913X_REV_ID_REVISION_SHIFT	2</span>

<span class="cp">#define AR933X_REV_ID_REVISION_MASK	0x3</span>

<span class="cp">#define AR724X_REV_ID_REVISION_MASK	0x3</span>

<span class="cp">#define AR934X_REV_ID_REVISION_MASK     0xf</span>

<span class="cm">/*</span>
<span class="cm"> * SPI block</span>
<span class="cm"> */</span>
<span class="cp">#define AR71XX_SPI_REG_FS	0x00	</span><span class="cm">/* Function Select */</span><span class="cp"></span>
<span class="cp">#define AR71XX_SPI_REG_CTRL	0x04	</span><span class="cm">/* SPI Control */</span><span class="cp"></span>
<span class="cp">#define AR71XX_SPI_REG_IOC	0x08	</span><span class="cm">/* SPI I/O Control */</span><span class="cp"></span>
<span class="cp">#define AR71XX_SPI_REG_RDS	0x0c	</span><span class="cm">/* Read Data Shift */</span><span class="cp"></span>

<span class="cp">#define AR71XX_SPI_FS_GPIO	BIT(0)	</span><span class="cm">/* Enable GPIO mode */</span><span class="cp"></span>

<span class="cp">#define AR71XX_SPI_CTRL_RD	BIT(6)	</span><span class="cm">/* Remap Disable */</span><span class="cp"></span>
<span class="cp">#define AR71XX_SPI_CTRL_DIV_MASK 0x3f</span>

<span class="cp">#define AR71XX_SPI_IOC_DO	BIT(0)	</span><span class="cm">/* Data Out pin */</span><span class="cp"></span>
<span class="cp">#define AR71XX_SPI_IOC_CLK	BIT(8)	</span><span class="cm">/* CLK pin */</span><span class="cp"></span>
<span class="cp">#define AR71XX_SPI_IOC_CS(n)	BIT(16 + (n))</span>
<span class="cp">#define AR71XX_SPI_IOC_CS0	AR71XX_SPI_IOC_CS(0)</span>
<span class="cp">#define AR71XX_SPI_IOC_CS1	AR71XX_SPI_IOC_CS(1)</span>
<span class="cp">#define AR71XX_SPI_IOC_CS2	AR71XX_SPI_IOC_CS(2)</span>
<span class="cp">#define AR71XX_SPI_IOC_CS_ALL	(AR71XX_SPI_IOC_CS0 | AR71XX_SPI_IOC_CS1 | \</span>
<span class="cp">				 AR71XX_SPI_IOC_CS2)</span>

<span class="cm">/*</span>
<span class="cm"> * GPIO block</span>
<span class="cm"> */</span>
<span class="cp">#define AR71XX_GPIO_REG_OE		0x00</span>
<span class="cp">#define AR71XX_GPIO_REG_IN		0x04</span>
<span class="cp">#define AR71XX_GPIO_REG_OUT		0x08</span>
<span class="cp">#define AR71XX_GPIO_REG_SET		0x0c</span>
<span class="cp">#define AR71XX_GPIO_REG_CLEAR		0x10</span>
<span class="cp">#define AR71XX_GPIO_REG_INT_MODE	0x14</span>
<span class="cp">#define AR71XX_GPIO_REG_INT_TYPE	0x18</span>
<span class="cp">#define AR71XX_GPIO_REG_INT_POLARITY	0x1c</span>
<span class="cp">#define AR71XX_GPIO_REG_INT_PENDING	0x20</span>
<span class="cp">#define AR71XX_GPIO_REG_INT_ENABLE	0x24</span>
<span class="cp">#define AR71XX_GPIO_REG_FUNC		0x28</span>

<span class="cp">#define AR71XX_GPIO_COUNT		16</span>
<span class="cp">#define AR724X_GPIO_COUNT		18</span>
<span class="cp">#define AR913X_GPIO_COUNT		22</span>
<span class="cp">#define AR933X_GPIO_COUNT		30</span>
<span class="cp">#define AR934X_GPIO_COUNT		23</span>

<span class="cp">#endif </span><span class="cm">/* __ASM_MACH_AR71XX_REGS_H */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:5}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../javascript/docco.min.js"></script>
</html>
