<!doctype html>
<html>
<head>
<title>DCR (DDR_PHY) Register</title>
<meta name="robots" content="noindex, nofollow" />
<link rel="stylesheet" type="text/css" href="{{url_for('static', filename='css/_register_reference.css')}}">
<script src="xilfunctions.js" type="text/javascript"></script>
</head>
<body>
<p class=header><a href=# onclick=gotoTopic("_overview.html")>Zynq UltraScale+ Devices Register Reference</a> &gt; <a href=# onclick=gotoTopic("_module_summary.html")>Module Summary</a> &gt; <a href=# onclick=gotoTopic("mod___ddr_phy.html")>DDR_PHY Module</a> &gt; DCR (DDR_PHY) Register</p><h1>DCR (DDR_PHY) Register</h1>
<h2>DCR (DDR_PHY) Register Description</h2>
<table class=noborder>
<tr valign=top><th width=20% class=sumparam>Register Name</th><td width=80% class=noborder>DCR</td></tr>
<tr valign=top><th class=sumparam>Relative Address</th><td class=noborder id="registerOffset">0x0000000100</td></tr>
<tr valign=top><th class=sumparam>Absolute Address</th><td class=noborder>
0x00FD080100 (DDR_PHY)
</td></tr>
<tr valign=top><th class=sumparam>Width</th><td class=noborder>32</td></tr>
<tr valign=top><th class=sumparam>Type</th><td class="tooltip2 noborder">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td></tr>
<tr valign=top><th class=sumparam>Reset Value</th><td class=noborder>0x0000040D</td></tr>
<tr valign=top><th class=sumparam>Description</th><td class=noborder>DRAM Configuration Register</td></tr>
</table>
<p></p>
<h2>DCR (DDR_PHY) Register Bit-Field Summary</h2>
<table>
<tr valign=top><th width=20%>Field Name</th><th width=10%>Bits</th><th width=10%>Type</th><th width=10%>Reset Value</th><th width=50%>Description</th></tr>
<tr valign=top><td>GEARDN</td><td class="center">31</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>DDR4 Gear Down timing<br/>If set, the PUB will generate AC bus signals to the SDRAM with a<br/>modified 2-cycle (2T) timing, lining the signals with the rising edge of<br/>the SDRAM clock instead of in quadrature to it.<br/>Note: This BIST should be programmed to 1b0 during AC BIST<br/>loopback</td></tr>
<tr valign=top><td>UBG</td><td class="center">30</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>Un-used Bank Group: Indicates if set that BG[1] pin of PHY is unused<br/>and not connected to the memory (for example, UDIMM x16). In such<br/>scenario, Output Enable for BG[1] IO may be disabled from<br/>ACIOCR3.BGOEMODE register field.</td></tr>
<tr valign=top><td>UDIMM</td><td class="center">29</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>Un-buffered DIMM Address Mirroring: Indicates if set that there is<br/>address mirroring on the second rank of an un-buffered DIMM (the<br/>rank connected to CS#[1]). In this case, the PUB re-scrambles the<br/>bank and address when sending mode register commands to the<br/>second rank. This only applies to PUB internal SDRAM transactions.<br/>Transactions generated by the controller must make its own<br/>adjustments when using an un-buffered DIMM. DCR[NOSRA] must be<br/>set if address mirroring is enabled.</td></tr>
<tr valign=top><td>DDR2T</td><td class="center">28</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>DDR 2T Timing: Indicates if set that 2T timing should be used by PUB<br/>internally generated SDRAM transactions.<br/>This bit should be programmed to '0' during AC<br/>BIST loopback.</td></tr>
<tr valign=top><td>NOSRA</td><td class="center">27</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>No Simultaneous Rank Access: Specifies if set that simultaneous rank<br/>access on the same clock cycle is not allowed. This means that<br/>multiple chip select signals should not be asserted at the same time.<br/>This may be required on some DIMM systems.<br/>Note: This is not supported in LPDDR4 mode</td></tr>
<tr valign=top><td class="grayback">Reserved</td><td class="grayback center">26:18</td><td class="tooltip grayback">ro<span class="tooltiptext">Read-only</span></td><td class="hex grayback">0x0</td><td class=grayback>Return zeroes on reads.</td></tr>
<tr valign=top><td>BYTEMASK</td><td class="center">17:10</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x1</td><td>Byte Mask: Mask applied to all beats of read data on all bytes lanes<br/>during read DQS gate training. This allows training to be conducted<br/>based on selected bit(s) from the byte lanes. Note that this mask<br/>applies in DDR3 MPR operation mode as well and must be in keeping<br/>with the PDQ field setting above.</td></tr>
<tr valign=top><td>DDRTYPE</td><td class="center"> 9:8</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>DDR Type: Selects the DDR type for the specified DDR mode.<br/>00 = All DRAM types<br/>01, 10, 11 = RESERVED</td></tr>
<tr valign=top><td>MPRDQ</td><td class="center"> 7</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>Multi-Purpose Register (MPR) DQ: Specifies the value that is driven<br/>on non-primary DQ pins during MPR reads. Valid values are:<br/>0 = Primary DQ drives out the data from MPR (0-1-0-1); non-<br/>primary DQs drive '0'1 = Primary DQ and non-primary DQs all drive the same data from<br/>MPR (0-1-0-1)<br/>Note: DDR4 and DDR3 only</td></tr>
<tr valign=top><td>PDQ</td><td class="center"> 6:4</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>Primary DQ: Specifies the DQ pin in a byte that is designated as a<br/>primary pin for Multi-Purpose Register (MPR) reads. Valid values are 0<br/>to 7 for DQ[0] to DQ[7] respectively.<br/>Note: DDR4 and DDR3 only</td></tr>
<tr valign=top><td>DDR8BNK</td><td class="center"> 3</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x1</td><td>DDR 8-Bank: Indicates if set that the SDRAM used has 8 banks. tRPA<br/>= tRP+1 and tFAW are used for 8-bank DRAMs, other tRPA = tRP and no<br/>tFAW is used. Note that a setting of 1 for DRAMs that have fewer than 8<br/>banks still results in correct functionality but less tighter DRAM<br/>command spacing for the parameters described here.</td></tr>
<tr valign=top><td>DDRMD</td><td class="center"> 2:0</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x5</td><td>DDR Mode: SDRAM DDR mode. Valid values are:<br/>000 = RESERVED<br/>001 = LPDDR3<br/>010 = RESERVED<br/>011 = DDR3<br/>100 = DDR4<br/>101 = LPDDR4<br/>111 = RESERVED</td></tr>
</table><p id=foot class=footer></p>
</body>
</html>