// Seed: 4054918060
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  output wire id_7;
  input wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  initial begin : LABEL_0
  end
  assign module_1.id_6 = 0;
endmodule
module module_1;
  id_1(
      1, 1
  );
  wire id_4;
  reg id_5;
  supply1 id_6 = (1'h0);
  wand id_7 = (1);
  module_0 modCall_1 (
      id_6,
      id_6,
      id_7,
      id_6,
      id_6,
      id_4,
      id_6,
      id_7
  );
  always @(posedge id_4) id_5 <= id_2;
endmodule
