{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Full Version " "Info: Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 07 14:25:03 2015 " "Info: Processing started: Sun Jun 07 14:25:03 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ad706_test -c ad706_test " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ad706_test -c ad706_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 volt_cal.v(85) " "Warning (10229): Verilog HDL Expression warning at volt_cal.v(85): truncated literal to match 16 bits" {  } { { "rtl/volt_cal.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/volt_cal.v" 85 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 volt_cal.v(95) " "Warning (10229): Verilog HDL Expression warning at volt_cal.v(95): truncated literal to match 16 bits" {  } { { "rtl/volt_cal.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/volt_cal.v" 95 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 volt_cal.v(105) " "Warning (10229): Verilog HDL Expression warning at volt_cal.v(105): truncated literal to match 16 bits" {  } { { "rtl/volt_cal.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/volt_cal.v" 105 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 volt_cal.v(115) " "Warning (10229): Verilog HDL Expression warning at volt_cal.v(115): truncated literal to match 16 bits" {  } { { "rtl/volt_cal.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/volt_cal.v" 115 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 volt_cal.v(125) " "Warning (10229): Verilog HDL Expression warning at volt_cal.v(125): truncated literal to match 16 bits" {  } { { "rtl/volt_cal.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/volt_cal.v" 125 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 volt_cal.v(135) " "Warning (10229): Verilog HDL Expression warning at volt_cal.v(135): truncated literal to match 16 bits" {  } { { "rtl/volt_cal.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/volt_cal.v" 135 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 volt_cal.v(145) " "Warning (10229): Verilog HDL Expression warning at volt_cal.v(145): truncated literal to match 16 bits" {  } { { "rtl/volt_cal.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/volt_cal.v" 145 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 volt_cal.v(155) " "Warning (10229): Verilog HDL Expression warning at volt_cal.v(155): truncated literal to match 16 bits" {  } { { "rtl/volt_cal.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/volt_cal.v" 155 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/volt_cal.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file rtl/volt_cal.v" { { "Info" "ISGN_ENTITY_NAME" "1 volt_cal " "Info: Found entity 1: volt_cal" {  } { { "rtl/volt_cal.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/volt_cal.v" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/uarttx.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file rtl/uarttx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uarttx " "Info: Found entity 1: uarttx" {  } { { "rtl/uarttx.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uarttx.v" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/uart.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file rtl/uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart " "Info: Found entity 1: uart" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/clkdiv.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file rtl/clkdiv.v" { { "Info" "ISGN_ENTITY_NAME" "1 clkdiv " "Info: Found entity 1: clkdiv" {  } { { "rtl/clkdiv.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/clkdiv.v" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/bcd.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file rtl/bcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 bcd " "Info: Found entity 1: bcd" {  } { { "rtl/bcd.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/bcd.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/ad7606.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file rtl/ad7606.v" { { "Info" "ISGN_ENTITY_NAME" "1 ad7606 " "Info: Found entity 1: ad7606" {  } { { "rtl/ad7606.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/ad7606.v" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/ad706_test.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file rtl/ad706_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 ad706_test " "Info: Found entity 1: ad706_test" {  } { { "rtl/ad706_test.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/ad706_test.v" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk uart.v(242) " "Warning (10236): Verilog HDL Implicit Net warning at uart.v(242): created implicit net for \"clk\"" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 242 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "idle uart.v(250) " "Warning (10236): Verilog HDL Implicit Net warning at uart.v(250): created implicit net for \"idle\"" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 250 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "ad706_test " "Info: Elaborating entity \"ad706_test\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ad7606 ad7606:u1 " "Info: Elaborating entity \"ad7606\" for hierarchy \"ad7606:u1\"" {  } { { "rtl/ad706_test.v" "u1" { Text "E:/Project/AX301/verilog/ad706_test/rtl/ad706_test.v" 74 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 ad7606.v(57) " "Warning (10230): Verilog HDL assignment warning at ad7606.v(57): truncated value with size 32 to match size of target (16)" {  } { { "rtl/ad7606.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/ad7606.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "volt_cal volt_cal:u2 " "Info: Elaborating entity \"volt_cal\" for hierarchy \"volt_cal:u2\"" {  } { { "rtl/ad706_test.v" "u2" { Text "E:/Project/AX301/verilog/ad706_test/rtl/ad706_test.v" 107 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd volt_cal:u2\|bcd:bcd1_ist " "Info: Elaborating entity \"bcd\" for hierarchy \"volt_cal:u2\|bcd:bcd1_ist\"" {  } { { "rtl/volt_cal.v" "bcd1_ist" { Text "E:/Project/AX301/verilog/ad706_test/rtl/volt_cal.v" 214 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart uart:u3 " "Info: Elaborating entity \"uart\" for hierarchy \"uart:u3\"" {  } { { "rtl/ad706_test.v" "u3" { Text "E:/Project/AX301/verilog/ad706_test/rtl/ad706_test.v" 135 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "uart_stat uart.v(38) " "Warning (10235): Verilog HDL Always Construct warning at uart.v(38): variable \"uart_stat\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 38 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ch1_sig uart.v(43) " "Warning (10235): Verilog HDL Always Construct warning at uart.v(43): variable \"ch1_sig\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 43 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ch1_dec uart.v(44) " "Warning (10235): Verilog HDL Always Construct warning at uart.v(44): variable \"ch1_dec\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 44 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart.v(44) " "Warning (10230): Verilog HDL assignment warning at uart.v(44): truncated value with size 32 to match size of target (8)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ch1_dec uart.v(46) " "Warning (10235): Verilog HDL Always Construct warning at uart.v(46): variable \"ch1_dec\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 46 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart.v(46) " "Warning (10230): Verilog HDL assignment warning at uart.v(46): truncated value with size 32 to match size of target (8)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ch1_dec uart.v(47) " "Warning (10235): Verilog HDL Always Construct warning at uart.v(47): variable \"ch1_dec\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 47 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart.v(47) " "Warning (10230): Verilog HDL assignment warning at uart.v(47): truncated value with size 32 to match size of target (8)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ch1_dec uart.v(48) " "Warning (10235): Verilog HDL Always Construct warning at uart.v(48): variable \"ch1_dec\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 48 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart.v(48) " "Warning (10230): Verilog HDL assignment warning at uart.v(48): truncated value with size 32 to match size of target (8)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ch1_dec uart.v(49) " "Warning (10235): Verilog HDL Always Construct warning at uart.v(49): variable \"ch1_dec\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 49 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart.v(49) " "Warning (10230): Verilog HDL assignment warning at uart.v(49): truncated value with size 32 to match size of target (8)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ch2_sig uart.v(58) " "Warning (10235): Verilog HDL Always Construct warning at uart.v(58): variable \"ch2_sig\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 58 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ch2_dec uart.v(59) " "Warning (10235): Verilog HDL Always Construct warning at uart.v(59): variable \"ch2_dec\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 59 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart.v(59) " "Warning (10230): Verilog HDL assignment warning at uart.v(59): truncated value with size 32 to match size of target (8)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ch2_dec uart.v(61) " "Warning (10235): Verilog HDL Always Construct warning at uart.v(61): variable \"ch2_dec\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 61 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart.v(61) " "Warning (10230): Verilog HDL assignment warning at uart.v(61): truncated value with size 32 to match size of target (8)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ch2_dec uart.v(62) " "Warning (10235): Verilog HDL Always Construct warning at uart.v(62): variable \"ch2_dec\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 62 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart.v(62) " "Warning (10230): Verilog HDL assignment warning at uart.v(62): truncated value with size 32 to match size of target (8)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ch2_dec uart.v(63) " "Warning (10235): Verilog HDL Always Construct warning at uart.v(63): variable \"ch2_dec\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 63 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart.v(63) " "Warning (10230): Verilog HDL assignment warning at uart.v(63): truncated value with size 32 to match size of target (8)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ch2_dec uart.v(64) " "Warning (10235): Verilog HDL Always Construct warning at uart.v(64): variable \"ch2_dec\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 64 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart.v(64) " "Warning (10230): Verilog HDL assignment warning at uart.v(64): truncated value with size 32 to match size of target (8)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ch3_sig uart.v(73) " "Warning (10235): Verilog HDL Always Construct warning at uart.v(73): variable \"ch3_sig\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 73 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ch3_dec uart.v(74) " "Warning (10235): Verilog HDL Always Construct warning at uart.v(74): variable \"ch3_dec\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 74 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart.v(74) " "Warning (10230): Verilog HDL assignment warning at uart.v(74): truncated value with size 32 to match size of target (8)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ch3_dec uart.v(76) " "Warning (10235): Verilog HDL Always Construct warning at uart.v(76): variable \"ch3_dec\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 76 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart.v(76) " "Warning (10230): Verilog HDL assignment warning at uart.v(76): truncated value with size 32 to match size of target (8)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ch3_dec uart.v(77) " "Warning (10235): Verilog HDL Always Construct warning at uart.v(77): variable \"ch3_dec\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 77 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart.v(77) " "Warning (10230): Verilog HDL assignment warning at uart.v(77): truncated value with size 32 to match size of target (8)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ch3_dec uart.v(78) " "Warning (10235): Verilog HDL Always Construct warning at uart.v(78): variable \"ch3_dec\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 78 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart.v(78) " "Warning (10230): Verilog HDL assignment warning at uart.v(78): truncated value with size 32 to match size of target (8)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ch3_dec uart.v(79) " "Warning (10235): Verilog HDL Always Construct warning at uart.v(79): variable \"ch3_dec\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 79 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart.v(79) " "Warning (10230): Verilog HDL assignment warning at uart.v(79): truncated value with size 32 to match size of target (8)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ch4_sig uart.v(88) " "Warning (10235): Verilog HDL Always Construct warning at uart.v(88): variable \"ch4_sig\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 88 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ch4_dec uart.v(89) " "Warning (10235): Verilog HDL Always Construct warning at uart.v(89): variable \"ch4_dec\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 89 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart.v(89) " "Warning (10230): Verilog HDL assignment warning at uart.v(89): truncated value with size 32 to match size of target (8)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ch4_dec uart.v(91) " "Warning (10235): Verilog HDL Always Construct warning at uart.v(91): variable \"ch4_dec\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 91 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart.v(91) " "Warning (10230): Verilog HDL assignment warning at uart.v(91): truncated value with size 32 to match size of target (8)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ch4_dec uart.v(92) " "Warning (10235): Verilog HDL Always Construct warning at uart.v(92): variable \"ch4_dec\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 92 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart.v(92) " "Warning (10230): Verilog HDL assignment warning at uart.v(92): truncated value with size 32 to match size of target (8)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ch4_dec uart.v(93) " "Warning (10235): Verilog HDL Always Construct warning at uart.v(93): variable \"ch4_dec\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 93 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart.v(93) " "Warning (10230): Verilog HDL assignment warning at uart.v(93): truncated value with size 32 to match size of target (8)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ch4_dec uart.v(94) " "Warning (10235): Verilog HDL Always Construct warning at uart.v(94): variable \"ch4_dec\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 94 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart.v(94) " "Warning (10230): Verilog HDL assignment warning at uart.v(94): truncated value with size 32 to match size of target (8)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ch5_sig uart.v(103) " "Warning (10235): Verilog HDL Always Construct warning at uart.v(103): variable \"ch5_sig\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 103 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ch5_dec uart.v(104) " "Warning (10235): Verilog HDL Always Construct warning at uart.v(104): variable \"ch5_dec\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 104 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart.v(104) " "Warning (10230): Verilog HDL assignment warning at uart.v(104): truncated value with size 32 to match size of target (8)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ch5_dec uart.v(106) " "Warning (10235): Verilog HDL Always Construct warning at uart.v(106): variable \"ch5_dec\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 106 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart.v(106) " "Warning (10230): Verilog HDL assignment warning at uart.v(106): truncated value with size 32 to match size of target (8)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ch5_dec uart.v(107) " "Warning (10235): Verilog HDL Always Construct warning at uart.v(107): variable \"ch5_dec\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 107 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart.v(107) " "Warning (10230): Verilog HDL assignment warning at uart.v(107): truncated value with size 32 to match size of target (8)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ch5_dec uart.v(108) " "Warning (10235): Verilog HDL Always Construct warning at uart.v(108): variable \"ch5_dec\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 108 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart.v(108) " "Warning (10230): Verilog HDL assignment warning at uart.v(108): truncated value with size 32 to match size of target (8)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ch5_dec uart.v(109) " "Warning (10235): Verilog HDL Always Construct warning at uart.v(109): variable \"ch5_dec\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 109 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart.v(109) " "Warning (10230): Verilog HDL assignment warning at uart.v(109): truncated value with size 32 to match size of target (8)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ch6_sig uart.v(118) " "Warning (10235): Verilog HDL Always Construct warning at uart.v(118): variable \"ch6_sig\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 118 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ch6_dec uart.v(119) " "Warning (10235): Verilog HDL Always Construct warning at uart.v(119): variable \"ch6_dec\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 119 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart.v(119) " "Warning (10230): Verilog HDL assignment warning at uart.v(119): truncated value with size 32 to match size of target (8)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ch6_dec uart.v(121) " "Warning (10235): Verilog HDL Always Construct warning at uart.v(121): variable \"ch6_dec\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 121 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart.v(121) " "Warning (10230): Verilog HDL assignment warning at uart.v(121): truncated value with size 32 to match size of target (8)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 121 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ch6_dec uart.v(122) " "Warning (10235): Verilog HDL Always Construct warning at uart.v(122): variable \"ch6_dec\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 122 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart.v(122) " "Warning (10230): Verilog HDL assignment warning at uart.v(122): truncated value with size 32 to match size of target (8)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 122 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ch6_dec uart.v(123) " "Warning (10235): Verilog HDL Always Construct warning at uart.v(123): variable \"ch6_dec\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 123 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart.v(123) " "Warning (10230): Verilog HDL assignment warning at uart.v(123): truncated value with size 32 to match size of target (8)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 123 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ch6_dec uart.v(124) " "Warning (10235): Verilog HDL Always Construct warning at uart.v(124): variable \"ch6_dec\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 124 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart.v(124) " "Warning (10230): Verilog HDL assignment warning at uart.v(124): truncated value with size 32 to match size of target (8)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ch7_sig uart.v(133) " "Warning (10235): Verilog HDL Always Construct warning at uart.v(133): variable \"ch7_sig\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 133 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ch7_dec uart.v(134) " "Warning (10235): Verilog HDL Always Construct warning at uart.v(134): variable \"ch7_dec\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 134 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart.v(134) " "Warning (10230): Verilog HDL assignment warning at uart.v(134): truncated value with size 32 to match size of target (8)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 134 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ch7_dec uart.v(136) " "Warning (10235): Verilog HDL Always Construct warning at uart.v(136): variable \"ch7_dec\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 136 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart.v(136) " "Warning (10230): Verilog HDL assignment warning at uart.v(136): truncated value with size 32 to match size of target (8)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 136 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ch7_dec uart.v(137) " "Warning (10235): Verilog HDL Always Construct warning at uart.v(137): variable \"ch7_dec\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 137 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart.v(137) " "Warning (10230): Verilog HDL assignment warning at uart.v(137): truncated value with size 32 to match size of target (8)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ch7_dec uart.v(138) " "Warning (10235): Verilog HDL Always Construct warning at uart.v(138): variable \"ch7_dec\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 138 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart.v(138) " "Warning (10230): Verilog HDL assignment warning at uart.v(138): truncated value with size 32 to match size of target (8)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 138 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ch7_dec uart.v(139) " "Warning (10235): Verilog HDL Always Construct warning at uart.v(139): variable \"ch7_dec\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 139 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart.v(139) " "Warning (10230): Verilog HDL assignment warning at uart.v(139): truncated value with size 32 to match size of target (8)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 139 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ch8_sig uart.v(148) " "Warning (10235): Verilog HDL Always Construct warning at uart.v(148): variable \"ch8_sig\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 148 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ch8_dec uart.v(149) " "Warning (10235): Verilog HDL Always Construct warning at uart.v(149): variable \"ch8_dec\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 149 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart.v(149) " "Warning (10230): Verilog HDL assignment warning at uart.v(149): truncated value with size 32 to match size of target (8)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 149 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ch8_dec uart.v(151) " "Warning (10235): Verilog HDL Always Construct warning at uart.v(151): variable \"ch8_dec\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 151 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart.v(151) " "Warning (10230): Verilog HDL assignment warning at uart.v(151): truncated value with size 32 to match size of target (8)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 151 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ch8_dec uart.v(152) " "Warning (10235): Verilog HDL Always Construct warning at uart.v(152): variable \"ch8_dec\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 152 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart.v(152) " "Warning (10230): Verilog HDL assignment warning at uart.v(152): truncated value with size 32 to match size of target (8)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 152 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ch8_dec uart.v(153) " "Warning (10235): Verilog HDL Always Construct warning at uart.v(153): variable \"ch8_dec\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 153 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart.v(153) " "Warning (10230): Verilog HDL assignment warning at uart.v(153): truncated value with size 32 to match size of target (8)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 153 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ch8_dec uart.v(154) " "Warning (10235): Verilog HDL Always Construct warning at uart.v(154): variable \"ch8_dec\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 154 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart.v(154) " "Warning (10230): Verilog HDL assignment warning at uart.v(154): truncated value with size 32 to match size of target (8)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 154 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[0\]\[0\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[0\]\[0\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[0\]\[1\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[0\]\[1\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[0\]\[2\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[0\]\[2\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[0\]\[3\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[0\]\[3\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[0\]\[4\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[0\]\[4\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[0\]\[5\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[0\]\[5\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[0\]\[6\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[0\]\[6\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[0\]\[7\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[0\]\[7\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[1\]\[0\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[1\]\[0\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[1\]\[1\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[1\]\[1\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[1\]\[2\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[1\]\[2\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[1\]\[3\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[1\]\[3\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[1\]\[4\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[1\]\[4\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[1\]\[5\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[1\]\[5\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[1\]\[6\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[1\]\[6\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[1\]\[7\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[1\]\[7\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[2\]\[0\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[2\]\[0\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[2\]\[1\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[2\]\[1\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[2\]\[2\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[2\]\[2\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[2\]\[3\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[2\]\[3\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[2\]\[4\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[2\]\[4\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[2\]\[5\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[2\]\[5\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[2\]\[6\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[2\]\[6\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[2\]\[7\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[2\]\[7\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[3\]\[0\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[3\]\[0\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[3\]\[1\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[3\]\[1\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[3\]\[2\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[3\]\[2\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[3\]\[3\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[3\]\[3\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[3\]\[4\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[3\]\[4\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[3\]\[5\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[3\]\[5\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[3\]\[6\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[3\]\[6\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[3\]\[7\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[3\]\[7\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[4\]\[0\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[4\]\[0\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[4\]\[1\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[4\]\[1\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[4\]\[2\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[4\]\[2\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[4\]\[3\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[4\]\[3\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[4\]\[4\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[4\]\[4\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[4\]\[5\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[4\]\[5\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[4\]\[6\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[4\]\[6\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[4\]\[7\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[4\]\[7\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[5\]\[0\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[5\]\[0\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[5\]\[1\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[5\]\[1\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[5\]\[2\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[5\]\[2\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[5\]\[3\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[5\]\[3\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[5\]\[4\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[5\]\[4\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[5\]\[5\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[5\]\[5\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[5\]\[6\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[5\]\[6\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[5\]\[7\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[5\]\[7\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[6\]\[0\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[6\]\[0\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[6\]\[1\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[6\]\[1\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[6\]\[2\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[6\]\[2\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[6\]\[3\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[6\]\[3\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[6\]\[4\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[6\]\[4\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[6\]\[5\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[6\]\[5\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[6\]\[6\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[6\]\[6\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[6\]\[7\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[6\]\[7\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[7\]\[0\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[7\]\[0\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[7\]\[1\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[7\]\[1\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[7\]\[2\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[7\]\[2\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[7\]\[3\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[7\]\[3\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[7\]\[4\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[7\]\[4\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[7\]\[5\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[7\]\[5\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[7\]\[6\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[7\]\[6\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[7\]\[7\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[7\]\[7\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[8\]\[0\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[8\]\[0\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[8\]\[1\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[8\]\[1\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[8\]\[2\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[8\]\[2\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[8\]\[3\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[8\]\[3\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[8\]\[4\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[8\]\[4\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[8\]\[5\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[8\]\[5\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[8\]\[6\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[8\]\[6\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[8\]\[7\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[8\]\[7\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[9\]\[0\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[9\]\[0\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[9\]\[1\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[9\]\[1\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[9\]\[2\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[9\]\[2\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[9\]\[3\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[9\]\[3\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[9\]\[4\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[9\]\[4\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[9\]\[5\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[9\]\[5\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[9\]\[6\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[9\]\[6\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[9\]\[7\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[9\]\[7\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[10\]\[0\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[10\]\[0\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[10\]\[1\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[10\]\[1\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[10\]\[2\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[10\]\[2\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[10\]\[3\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[10\]\[3\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[10\]\[4\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[10\]\[4\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[10\]\[5\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[10\]\[5\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[10\]\[6\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[10\]\[6\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[10\]\[7\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[10\]\[7\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[11\]\[0\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[11\]\[0\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[11\]\[1\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[11\]\[1\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[11\]\[2\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[11\]\[2\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[11\]\[3\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[11\]\[3\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[11\]\[4\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[11\]\[4\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[11\]\[5\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[11\]\[5\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[11\]\[6\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[11\]\[6\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[11\]\[7\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[11\]\[7\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[12\]\[0\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[12\]\[0\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[12\]\[1\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[12\]\[1\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[12\]\[2\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[12\]\[2\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[12\]\[3\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[12\]\[3\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[12\]\[4\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[12\]\[4\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[12\]\[5\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[12\]\[5\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[12\]\[6\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[12\]\[6\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[12\]\[7\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[12\]\[7\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[13\]\[0\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[13\]\[0\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[13\]\[1\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[13\]\[1\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[13\]\[2\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[13\]\[2\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[13\]\[3\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[13\]\[3\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[13\]\[4\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[13\]\[4\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[13\]\[5\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[13\]\[5\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[13\]\[6\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[13\]\[6\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[13\]\[7\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[13\]\[7\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[14\]\[0\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[14\]\[0\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[14\]\[1\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[14\]\[1\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[14\]\[2\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[14\]\[2\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[14\]\[3\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[14\]\[3\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[14\]\[4\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[14\]\[4\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[14\]\[5\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[14\]\[5\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[14\]\[6\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[14\]\[6\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[14\]\[7\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[14\]\[7\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[15\]\[0\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[15\]\[0\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[15\]\[1\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[15\]\[1\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[15\]\[2\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[15\]\[2\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[15\]\[3\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[15\]\[3\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[15\]\[4\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[15\]\[4\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[15\]\[5\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[15\]\[5\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[15\]\[6\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[15\]\[6\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[15\]\[7\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[15\]\[7\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[16\]\[0\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[16\]\[0\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[16\]\[1\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[16\]\[1\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[16\]\[2\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[16\]\[2\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[16\]\[3\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[16\]\[3\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[16\]\[4\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[16\]\[4\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[16\]\[5\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[16\]\[5\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[16\]\[6\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[16\]\[6\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[16\]\[7\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[16\]\[7\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[17\]\[0\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[17\]\[0\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[17\]\[1\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[17\]\[1\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[17\]\[2\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[17\]\[2\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[17\]\[3\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[17\]\[3\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[17\]\[4\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[17\]\[4\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[17\]\[5\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[17\]\[5\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[17\]\[6\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[17\]\[6\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[17\]\[7\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[17\]\[7\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[18\]\[0\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[18\]\[0\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[18\]\[1\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[18\]\[1\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[18\]\[2\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[18\]\[2\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[18\]\[3\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[18\]\[3\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[18\]\[4\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[18\]\[4\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[18\]\[5\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[18\]\[5\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[18\]\[6\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[18\]\[6\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[18\]\[7\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[18\]\[7\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[19\]\[0\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[19\]\[0\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[19\]\[1\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[19\]\[1\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[19\]\[2\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[19\]\[2\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[19\]\[3\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[19\]\[3\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[19\]\[4\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[19\]\[4\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[19\]\[5\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[19\]\[5\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[19\]\[6\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[19\]\[6\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[19\]\[7\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[19\]\[7\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[20\]\[0\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[20\]\[0\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[20\]\[1\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[20\]\[1\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[20\]\[2\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[20\]\[2\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[20\]\[3\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[20\]\[3\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[20\]\[4\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[20\]\[4\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[20\]\[5\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[20\]\[5\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[20\]\[6\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[20\]\[6\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[20\]\[7\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[20\]\[7\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[21\]\[0\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[21\]\[0\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[21\]\[1\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[21\]\[1\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[21\]\[2\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[21\]\[2\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[21\]\[3\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[21\]\[3\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[21\]\[4\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[21\]\[4\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[21\]\[5\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[21\]\[5\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[21\]\[6\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[21\]\[6\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[21\]\[7\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[21\]\[7\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[22\]\[0\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[22\]\[0\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[22\]\[1\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[22\]\[1\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[22\]\[2\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[22\]\[2\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[22\]\[3\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[22\]\[3\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[22\]\[4\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[22\]\[4\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[22\]\[5\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[22\]\[5\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[22\]\[6\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[22\]\[6\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[22\]\[7\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[22\]\[7\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[23\]\[0\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[23\]\[0\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[23\]\[1\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[23\]\[1\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[23\]\[2\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[23\]\[2\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[23\]\[3\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[23\]\[3\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[23\]\[4\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[23\]\[4\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[23\]\[5\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[23\]\[5\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[23\]\[6\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[23\]\[6\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[23\]\[7\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[23\]\[7\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[24\]\[0\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[24\]\[0\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[24\]\[1\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[24\]\[1\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[24\]\[2\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[24\]\[2\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[24\]\[3\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[24\]\[3\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[24\]\[4\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[24\]\[4\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[24\]\[5\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[24\]\[5\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[24\]\[6\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[24\]\[6\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[24\]\[7\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[24\]\[7\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[25\]\[0\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[25\]\[0\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[25\]\[1\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[25\]\[1\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[25\]\[2\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[25\]\[2\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[25\]\[3\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[25\]\[3\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[25\]\[4\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[25\]\[4\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[25\]\[5\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[25\]\[5\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[25\]\[6\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[25\]\[6\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[25\]\[7\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[25\]\[7\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[26\]\[0\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[26\]\[0\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[26\]\[1\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[26\]\[1\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[26\]\[2\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[26\]\[2\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[26\]\[3\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[26\]\[3\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[26\]\[4\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[26\]\[4\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[26\]\[5\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[26\]\[5\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[26\]\[6\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[26\]\[6\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[26\]\[7\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[26\]\[7\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[27\]\[0\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[27\]\[0\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[27\]\[1\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[27\]\[1\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[27\]\[2\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[27\]\[2\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[27\]\[3\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[27\]\[3\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[27\]\[4\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[27\]\[4\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[27\]\[5\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[27\]\[5\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[27\]\[6\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[27\]\[6\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[27\]\[7\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[27\]\[7\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[28\]\[0\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[28\]\[0\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[28\]\[1\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[28\]\[1\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[28\]\[2\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[28\]\[2\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[28\]\[3\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[28\]\[3\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[28\]\[4\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[28\]\[4\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[28\]\[5\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[28\]\[5\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[28\]\[6\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[28\]\[6\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[28\]\[7\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[28\]\[7\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[29\]\[0\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[29\]\[0\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[29\]\[1\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[29\]\[1\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[29\]\[2\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[29\]\[2\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[29\]\[3\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[29\]\[3\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[29\]\[4\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[29\]\[4\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[29\]\[5\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[29\]\[5\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[29\]\[6\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[29\]\[6\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[29\]\[7\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[29\]\[7\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[30\]\[0\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[30\]\[0\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[30\]\[1\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[30\]\[1\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[30\]\[2\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[30\]\[2\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[30\]\[3\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[30\]\[3\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[30\]\[4\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[30\]\[4\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[30\]\[5\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[30\]\[5\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[30\]\[6\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[30\]\[6\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[30\]\[7\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[30\]\[7\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[31\]\[0\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[31\]\[0\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[31\]\[1\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[31\]\[1\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[31\]\[2\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[31\]\[2\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[31\]\[3\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[31\]\[3\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[31\]\[4\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[31\]\[4\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[31\]\[5\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[31\]\[5\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[31\]\[6\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[31\]\[6\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[31\]\[7\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[31\]\[7\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[32\]\[0\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[32\]\[0\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[32\]\[1\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[32\]\[1\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[32\]\[2\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[32\]\[2\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[32\]\[3\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[32\]\[3\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[32\]\[4\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[32\]\[4\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[32\]\[5\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[32\]\[5\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[32\]\[6\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[32\]\[6\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[32\]\[7\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[32\]\[7\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[33\]\[0\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[33\]\[0\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[33\]\[1\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[33\]\[1\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[33\]\[2\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[33\]\[2\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[33\]\[3\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[33\]\[3\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[33\]\[4\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[33\]\[4\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[33\]\[5\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[33\]\[5\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[33\]\[6\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[33\]\[6\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[33\]\[7\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[33\]\[7\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[34\]\[0\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[34\]\[0\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[34\]\[1\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[34\]\[1\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[34\]\[2\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[34\]\[2\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[34\]\[3\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[34\]\[3\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[34\]\[4\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[34\]\[4\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[34\]\[5\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[34\]\[5\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[34\]\[6\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[34\]\[6\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[34\]\[7\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[34\]\[7\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[35\]\[0\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[35\]\[0\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[35\]\[1\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[35\]\[1\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[35\]\[2\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[35\]\[2\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[35\]\[3\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[35\]\[3\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[35\]\[4\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[35\]\[4\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[35\]\[5\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[35\]\[5\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[35\]\[6\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[35\]\[6\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[35\]\[7\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[35\]\[7\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[36\]\[0\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[36\]\[0\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[36\]\[1\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[36\]\[1\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[36\]\[2\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[36\]\[2\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[36\]\[3\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[36\]\[3\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[36\]\[4\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[36\]\[4\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[36\]\[5\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[36\]\[5\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[36\]\[6\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[36\]\[6\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[36\]\[7\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[36\]\[7\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[37\]\[0\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[37\]\[0\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[37\]\[1\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[37\]\[1\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[37\]\[2\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[37\]\[2\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[37\]\[3\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[37\]\[3\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[37\]\[4\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[37\]\[4\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[37\]\[5\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[37\]\[5\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[37\]\[6\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[37\]\[6\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[37\]\[7\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[37\]\[7\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[38\]\[0\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[38\]\[0\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[38\]\[1\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[38\]\[1\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[38\]\[2\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[38\]\[2\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[38\]\[3\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[38\]\[3\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[38\]\[4\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[38\]\[4\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[38\]\[5\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[38\]\[5\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[38\]\[6\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[38\]\[6\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[38\]\[7\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[38\]\[7\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[39\]\[0\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[39\]\[0\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[39\]\[1\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[39\]\[1\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[39\]\[2\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[39\]\[2\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[39\]\[3\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[39\]\[3\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[39\]\[4\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[39\]\[4\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[39\]\[5\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[39\]\[5\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[39\]\[6\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[39\]\[6\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[39\]\[7\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[39\]\[7\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[40\]\[0\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[40\]\[0\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[40\]\[1\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[40\]\[1\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[40\]\[2\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[40\]\[2\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[40\]\[3\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[40\]\[3\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[40\]\[4\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[40\]\[4\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[40\]\[5\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[40\]\[5\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[40\]\[6\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[40\]\[6\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[40\]\[7\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[40\]\[7\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[41\]\[0\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[41\]\[0\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[41\]\[1\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[41\]\[1\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[41\]\[2\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[41\]\[2\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[41\]\[3\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[41\]\[3\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[41\]\[4\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[41\]\[4\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[41\]\[5\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[41\]\[5\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[41\]\[6\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[41\]\[6\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[41\]\[7\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[41\]\[7\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[42\]\[0\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[42\]\[0\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[42\]\[1\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[42\]\[1\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[42\]\[2\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[42\]\[2\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[42\]\[3\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[42\]\[3\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[42\]\[4\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[42\]\[4\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[42\]\[5\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[42\]\[5\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[42\]\[6\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[42\]\[6\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[42\]\[7\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[42\]\[7\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[43\]\[0\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[43\]\[0\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[43\]\[1\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[43\]\[1\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[43\]\[2\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[43\]\[2\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[43\]\[3\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[43\]\[3\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[43\]\[4\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[43\]\[4\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[43\]\[5\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[43\]\[5\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[43\]\[6\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[43\]\[6\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[43\]\[7\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[43\]\[7\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[44\]\[0\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[44\]\[0\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[44\]\[1\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[44\]\[1\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[44\]\[2\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[44\]\[2\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[44\]\[3\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[44\]\[3\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[44\]\[4\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[44\]\[4\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[44\]\[5\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[44\]\[5\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[44\]\[6\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[44\]\[6\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[44\]\[7\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[44\]\[7\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[45\]\[0\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[45\]\[0\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[45\]\[1\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[45\]\[1\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[45\]\[2\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[45\]\[2\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[45\]\[3\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[45\]\[3\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[45\]\[4\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[45\]\[4\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[45\]\[5\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[45\]\[5\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[45\]\[6\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[45\]\[6\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[45\]\[7\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[45\]\[7\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[46\]\[0\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[46\]\[0\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[46\]\[1\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[46\]\[1\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[46\]\[2\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[46\]\[2\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[46\]\[3\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[46\]\[3\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[46\]\[4\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[46\]\[4\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[46\]\[5\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[46\]\[5\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[46\]\[6\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[46\]\[6\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[46\]\[7\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[46\]\[7\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[47\]\[0\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[47\]\[0\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[47\]\[1\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[47\]\[1\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[47\]\[2\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[47\]\[2\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[47\]\[3\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[47\]\[3\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[47\]\[4\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[47\]\[4\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[47\]\[5\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[47\]\[5\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[47\]\[6\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[47\]\[6\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[47\]\[7\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[47\]\[7\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[48\]\[0\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[48\]\[0\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[48\]\[1\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[48\]\[1\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[48\]\[2\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[48\]\[2\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[48\]\[3\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[48\]\[3\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[48\]\[4\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[48\]\[4\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[48\]\[5\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[48\]\[5\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[48\]\[6\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[48\]\[6\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[48\]\[7\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[48\]\[7\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[49\]\[0\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[49\]\[0\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[49\]\[1\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[49\]\[1\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[49\]\[2\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[49\]\[2\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[49\]\[3\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[49\]\[3\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[49\]\[4\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[49\]\[4\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[49\]\[5\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[49\]\[5\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[49\]\[6\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[49\]\[6\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[49\]\[7\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[49\]\[7\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[50\]\[0\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[50\]\[0\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[50\]\[1\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[50\]\[1\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[50\]\[2\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[50\]\[2\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[50\]\[3\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[50\]\[3\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[50\]\[4\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[50\]\[4\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[50\]\[5\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[50\]\[5\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[50\]\[6\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[50\]\[6\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[50\]\[7\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[50\]\[7\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[51\]\[0\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[51\]\[0\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[51\]\[1\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[51\]\[1\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[51\]\[2\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[51\]\[2\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[51\]\[3\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[51\]\[3\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[51\]\[4\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[51\]\[4\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[51\]\[5\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[51\]\[5\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[51\]\[6\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[51\]\[6\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[51\]\[7\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[51\]\[7\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[52\]\[0\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[52\]\[0\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[52\]\[1\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[52\]\[1\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[52\]\[2\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[52\]\[2\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[52\]\[3\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[52\]\[3\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[52\]\[4\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[52\]\[4\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[52\]\[5\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[52\]\[5\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[52\]\[6\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[52\]\[6\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[52\]\[7\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[52\]\[7\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[53\]\[0\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[53\]\[0\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[53\]\[1\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[53\]\[1\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[53\]\[2\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[53\]\[2\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[53\]\[3\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[53\]\[3\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[53\]\[4\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[53\]\[4\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[53\]\[5\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[53\]\[5\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[53\]\[6\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[53\]\[6\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[53\]\[7\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[53\]\[7\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[54\]\[0\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[54\]\[0\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[54\]\[1\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[54\]\[1\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[54\]\[2\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[54\]\[2\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[54\]\[3\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[54\]\[3\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[54\]\[4\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[54\]\[4\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[54\]\[5\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[54\]\[5\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[54\]\[6\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[54\]\[6\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[54\]\[7\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[54\]\[7\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[55\]\[0\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[55\]\[0\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[55\]\[1\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[55\]\[1\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[55\]\[2\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[55\]\[2\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[55\]\[3\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[55\]\[3\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[55\]\[4\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[55\]\[4\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[55\]\[5\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[55\]\[5\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[55\]\[6\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[55\]\[6\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[55\]\[7\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[55\]\[7\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[56\]\[0\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[56\]\[0\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[56\]\[1\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[56\]\[1\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[56\]\[2\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[56\]\[2\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[56\]\[3\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[56\]\[3\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[56\]\[4\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[56\]\[4\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[56\]\[5\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[56\]\[5\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[56\]\[6\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[56\]\[6\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[56\]\[7\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[56\]\[7\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[57\]\[0\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[57\]\[0\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[57\]\[1\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[57\]\[1\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[57\]\[2\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[57\]\[2\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[57\]\[3\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[57\]\[3\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[57\]\[4\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[57\]\[4\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[57\]\[5\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[57\]\[5\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[57\]\[6\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[57\]\[6\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[57\]\[7\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[57\]\[7\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[58\]\[0\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[58\]\[0\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[58\]\[1\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[58\]\[1\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[58\]\[2\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[58\]\[2\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[58\]\[3\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[58\]\[3\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[58\]\[4\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[58\]\[4\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[58\]\[5\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[58\]\[5\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[58\]\[6\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[58\]\[6\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[58\]\[7\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[58\]\[7\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[59\]\[0\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[59\]\[0\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[59\]\[1\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[59\]\[1\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[59\]\[2\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[59\]\[2\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[59\]\[3\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[59\]\[3\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[59\]\[4\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[59\]\[4\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[59\]\[5\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[59\]\[5\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[59\]\[6\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[59\]\[6\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[59\]\[7\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[59\]\[7\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[60\]\[0\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[60\]\[0\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[60\]\[1\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[60\]\[1\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[60\]\[2\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[60\]\[2\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[60\]\[3\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[60\]\[3\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[60\]\[4\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[60\]\[4\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[60\]\[5\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[60\]\[5\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[60\]\[6\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[60\]\[6\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[60\]\[7\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[60\]\[7\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[61\]\[0\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[61\]\[0\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[61\]\[1\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[61\]\[1\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[61\]\[2\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[61\]\[2\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[61\]\[3\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[61\]\[3\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[61\]\[4\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[61\]\[4\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[61\]\[5\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[61\]\[5\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[61\]\[6\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[61\]\[6\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[61\]\[7\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[61\]\[7\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[62\]\[0\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[62\]\[0\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[62\]\[1\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[62\]\[1\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[62\]\[2\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[62\]\[2\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[62\]\[3\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[62\]\[3\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[62\]\[4\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[62\]\[4\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[62\]\[5\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[62\]\[5\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[62\]\[6\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[62\]\[6\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[62\]\[7\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[62\]\[7\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[63\]\[0\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[63\]\[0\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[63\]\[1\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[63\]\[1\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[63\]\[2\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[63\]\[2\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[63\]\[3\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[63\]\[3\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[63\]\[4\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[63\]\[4\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[63\]\[5\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[63\]\[5\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[63\]\[6\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[63\]\[6\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[63\]\[7\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[63\]\[7\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[64\]\[0\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[64\]\[0\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[64\]\[1\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[64\]\[1\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[64\]\[2\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[64\]\[2\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[64\]\[3\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[64\]\[3\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[64\]\[4\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[64\]\[4\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[64\]\[5\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[64\]\[5\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[64\]\[6\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[64\]\[6\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[64\]\[7\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[64\]\[7\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[65\]\[0\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[65\]\[0\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[65\]\[1\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[65\]\[1\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[65\]\[2\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[65\]\[2\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[65\]\[3\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[65\]\[3\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[65\]\[4\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[65\]\[4\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[65\]\[5\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[65\]\[5\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[65\]\[6\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[65\]\[6\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[65\]\[7\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[65\]\[7\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[66\]\[0\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[66\]\[0\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[66\]\[1\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[66\]\[1\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[66\]\[2\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[66\]\[2\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[66\]\[3\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[66\]\[3\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[66\]\[4\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[66\]\[4\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[66\]\[5\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[66\]\[5\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[66\]\[6\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[66\]\[6\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[66\]\[7\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[66\]\[7\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[67\]\[0\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[67\]\[0\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[67\]\[1\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[67\]\[1\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[67\]\[2\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[67\]\[2\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[67\]\[3\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[67\]\[3\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[67\]\[4\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[67\]\[4\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[67\]\[5\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[67\]\[5\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[67\]\[6\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[67\]\[6\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[67\]\[7\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[67\]\[7\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[68\]\[0\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[68\]\[0\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[68\]\[1\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[68\]\[1\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[68\]\[2\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[68\]\[2\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[68\]\[3\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[68\]\[3\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[68\]\[4\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[68\]\[4\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[68\]\[5\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[68\]\[5\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[68\]\[6\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[68\]\[6\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[68\]\[7\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[68\]\[7\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[69\]\[0\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[69\]\[0\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[69\]\[1\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[69\]\[1\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[69\]\[2\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[69\]\[2\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[69\]\[3\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[69\]\[3\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[69\]\[4\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[69\]\[4\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[69\]\[5\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[69\]\[5\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[69\]\[6\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[69\]\[6\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[69\]\[7\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[69\]\[7\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[70\]\[0\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[70\]\[0\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[70\]\[1\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[70\]\[1\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[70\]\[2\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[70\]\[2\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[70\]\[3\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[70\]\[3\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[70\]\[4\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[70\]\[4\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[70\]\[5\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[70\]\[5\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[70\]\[6\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[70\]\[6\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[70\]\[7\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[70\]\[7\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[71\]\[0\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[71\]\[0\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[71\]\[1\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[71\]\[1\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[71\]\[2\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[71\]\[2\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[71\]\[3\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[71\]\[3\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[71\]\[4\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[71\]\[4\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[71\]\[5\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[71\]\[5\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[71\]\[6\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[71\]\[6\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[71\]\[7\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[71\]\[7\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[72\]\[0\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[72\]\[0\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[72\]\[1\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[72\]\[1\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[72\]\[2\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[72\]\[2\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[72\]\[3\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[72\]\[3\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[72\]\[4\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[72\]\[4\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[72\]\[5\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[72\]\[5\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[72\]\[6\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[72\]\[6\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[72\]\[7\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[72\]\[7\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[73\]\[0\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[73\]\[0\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[73\]\[1\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[73\]\[1\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[73\]\[2\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[73\]\[2\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[73\]\[3\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[73\]\[3\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[73\]\[4\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[73\]\[4\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[73\]\[5\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[73\]\[5\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[73\]\[6\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[73\]\[6\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[73\]\[7\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[73\]\[7\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[74\]\[0\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[74\]\[0\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[74\]\[1\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[74\]\[1\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[74\]\[2\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[74\]\[2\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[74\]\[3\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[74\]\[3\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[74\]\[4\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[74\]\[4\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[74\]\[5\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[74\]\[5\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[74\]\[6\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[74\]\[6\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[74\]\[7\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[74\]\[7\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[75\]\[0\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[75\]\[0\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[75\]\[1\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[75\]\[1\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[75\]\[2\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[75\]\[2\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[75\]\[3\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[75\]\[3\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[75\]\[4\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[75\]\[4\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[75\]\[5\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[75\]\[5\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[75\]\[6\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[75\]\[6\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[75\]\[7\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[75\]\[7\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[76\]\[0\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[76\]\[0\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[76\]\[1\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[76\]\[1\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[76\]\[2\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[76\]\[2\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[76\]\[3\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[76\]\[3\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[76\]\[4\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[76\]\[4\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[76\]\[5\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[76\]\[5\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[76\]\[6\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[76\]\[6\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[76\]\[7\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[76\]\[7\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[77\]\[0\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[77\]\[0\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[77\]\[1\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[77\]\[1\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[77\]\[2\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[77\]\[2\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[77\]\[3\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[77\]\[3\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[77\]\[4\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[77\]\[4\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[77\]\[5\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[77\]\[5\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[77\]\[6\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[77\]\[6\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[77\]\[7\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[77\]\[7\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[78\]\[0\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[78\]\[0\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[78\]\[1\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[78\]\[1\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[78\]\[2\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[78\]\[2\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[78\]\[3\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[78\]\[3\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[78\]\[4\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[78\]\[4\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[78\]\[5\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[78\]\[5\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[78\]\[6\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[78\]\[6\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[78\]\[7\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[78\]\[7\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[79\]\[0\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[79\]\[0\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[79\]\[1\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[79\]\[1\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[79\]\[2\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[79\]\[2\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[79\]\[3\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[79\]\[3\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[79\]\[4\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[79\]\[4\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[79\]\[5\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[79\]\[5\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[79\]\[6\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[79\]\[6\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[79\]\[7\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[79\]\[7\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[80\]\[0\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[80\]\[0\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[80\]\[1\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[80\]\[1\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[80\]\[2\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[80\]\[2\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[80\]\[3\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[80\]\[3\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[80\]\[4\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[80\]\[4\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[80\]\[5\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[80\]\[5\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[80\]\[6\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[80\]\[6\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[80\]\[7\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[80\]\[7\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[81\]\[0\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[81\]\[0\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[81\]\[1\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[81\]\[1\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[81\]\[2\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[81\]\[2\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[81\]\[3\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[81\]\[3\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[81\]\[4\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[81\]\[4\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[81\]\[5\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[81\]\[5\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[81\]\[6\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[81\]\[6\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[81\]\[7\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[81\]\[7\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[82\]\[0\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[82\]\[0\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[82\]\[1\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[82\]\[1\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[82\]\[2\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[82\]\[2\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[82\]\[3\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[82\]\[3\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[82\]\[4\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[82\]\[4\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[82\]\[5\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[82\]\[5\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[82\]\[6\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[82\]\[6\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[82\]\[7\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[82\]\[7\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[83\]\[0\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[83\]\[0\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[83\]\[1\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[83\]\[1\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[83\]\[2\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[83\]\[2\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[83\]\[3\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[83\]\[3\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[83\]\[4\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[83\]\[4\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[83\]\[5\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[83\]\[5\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[83\]\[6\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[83\]\[6\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[83\]\[7\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[83\]\[7\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[84\]\[0\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[84\]\[0\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[84\]\[1\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[84\]\[1\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[84\]\[2\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[84\]\[2\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[84\]\[3\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[84\]\[3\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[84\]\[4\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[84\]\[4\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[84\]\[5\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[84\]\[5\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[84\]\[6\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[84\]\[6\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[84\]\[7\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[84\]\[7\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[85\]\[0\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[85\]\[0\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[85\]\[1\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[85\]\[1\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[85\]\[2\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[85\]\[2\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[85\]\[3\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[85\]\[3\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[85\]\[4\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[85\]\[4\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[85\]\[5\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[85\]\[5\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[85\]\[6\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[85\]\[6\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[85\]\[7\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[85\]\[7\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[86\]\[0\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[86\]\[0\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[86\]\[1\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[86\]\[1\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[86\]\[2\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[86\]\[2\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[86\]\[3\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[86\]\[3\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[86\]\[4\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[86\]\[4\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[86\]\[5\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[86\]\[5\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[86\]\[6\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[86\]\[6\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[86\]\[7\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[86\]\[7\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[87\]\[0\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[87\]\[0\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[87\]\[1\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[87\]\[1\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[87\]\[2\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[87\]\[2\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[87\]\[3\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[87\]\[3\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[87\]\[4\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[87\]\[4\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[87\]\[5\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[87\]\[5\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[87\]\[6\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[87\]\[6\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[87\]\[7\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[87\]\[7\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[88\]\[0\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[88\]\[0\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[88\]\[1\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[88\]\[1\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[88\]\[2\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[88\]\[2\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[88\]\[3\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[88\]\[3\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[88\]\[4\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[88\]\[4\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[88\]\[5\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[88\]\[5\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[88\]\[6\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[88\]\[6\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[88\]\[7\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[88\]\[7\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[89\]\[0\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[89\]\[0\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[89\]\[1\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[89\]\[1\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[89\]\[2\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[89\]\[2\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[89\]\[3\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[89\]\[3\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[89\]\[4\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[89\]\[4\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[89\]\[5\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[89\]\[5\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[89\]\[6\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[89\]\[6\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[89\]\[7\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[89\]\[7\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[90\]\[0\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[90\]\[0\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[90\]\[1\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[90\]\[1\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[90\]\[2\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[90\]\[2\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[90\]\[3\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[90\]\[3\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[90\]\[4\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[90\]\[4\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[90\]\[5\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[90\]\[5\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[90\]\[6\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[90\]\[6\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[90\]\[7\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[90\]\[7\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[91\]\[0\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[91\]\[0\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[91\]\[1\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[91\]\[1\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[91\]\[2\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[91\]\[2\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[91\]\[3\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[91\]\[3\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[91\]\[4\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[91\]\[4\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[91\]\[5\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[91\]\[5\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[91\]\[6\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[91\]\[6\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[91\]\[7\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[91\]\[7\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[92\]\[0\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[92\]\[0\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[92\]\[1\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[92\]\[1\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[92\]\[2\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[92\]\[2\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[92\]\[3\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[92\]\[3\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[92\]\[4\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[92\]\[4\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[92\]\[5\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[92\]\[5\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[92\]\[6\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[92\]\[6\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[92\]\[7\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[92\]\[7\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[93\]\[0\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[93\]\[0\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[93\]\[1\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[93\]\[1\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[93\]\[2\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[93\]\[2\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[93\]\[3\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[93\]\[3\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[93\]\[4\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[93\]\[4\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[93\]\[5\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[93\]\[5\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[93\]\[6\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[93\]\[6\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[93\]\[7\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[93\]\[7\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[94\]\[0\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[94\]\[0\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[94\]\[1\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[94\]\[1\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[94\]\[2\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[94\]\[2\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[94\]\[3\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[94\]\[3\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[94\]\[4\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[94\]\[4\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[94\]\[5\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[94\]\[5\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[94\]\[6\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[94\]\[6\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[94\]\[7\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[94\]\[7\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[95\]\[0\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[95\]\[0\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[95\]\[1\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[95\]\[1\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[95\]\[2\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[95\]\[2\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[95\]\[3\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[95\]\[3\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[95\]\[4\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[95\]\[4\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[95\]\[5\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[95\]\[5\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[95\]\[6\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[95\]\[6\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[95\]\[7\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[95\]\[7\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[96\]\[0\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[96\]\[0\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[96\]\[1\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[96\]\[1\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[96\]\[2\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[96\]\[2\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[96\]\[3\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[96\]\[3\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[96\]\[4\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[96\]\[4\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[96\]\[5\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[96\]\[5\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[96\]\[6\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[96\]\[6\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[96\]\[7\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[96\]\[7\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[97\]\[0\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[97\]\[0\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[97\]\[1\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[97\]\[1\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[97\]\[2\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[97\]\[2\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[97\]\[3\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[97\]\[3\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[97\]\[4\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[97\]\[4\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[97\]\[5\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[97\]\[5\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[97\]\[6\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[97\]\[6\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[97\]\[7\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[97\]\[7\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[98\]\[0\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[98\]\[0\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[98\]\[1\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[98\]\[1\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[98\]\[2\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[98\]\[2\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[98\]\[3\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[98\]\[3\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[98\]\[4\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[98\]\[4\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[98\]\[5\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[98\]\[5\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[98\]\[6\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[98\]\[6\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[98\]\[7\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[98\]\[7\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[99\]\[0\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[99\]\[0\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[99\]\[1\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[99\]\[1\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[99\]\[2\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[99\]\[2\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[99\]\[3\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[99\]\[3\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[99\]\[4\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[99\]\[4\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[99\]\[5\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[99\]\[5\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[99\]\[6\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[99\]\[6\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[99\]\[7\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[99\]\[7\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[100\]\[0\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[100\]\[0\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[100\]\[1\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[100\]\[1\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[100\]\[2\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[100\]\[2\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[100\]\[3\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[100\]\[3\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[100\]\[4\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[100\]\[4\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[100\]\[5\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[100\]\[5\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[100\]\[6\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[100\]\[6\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[100\]\[7\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[100\]\[7\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[101\]\[0\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[101\]\[0\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[101\]\[1\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[101\]\[1\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[101\]\[2\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[101\]\[2\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[101\]\[3\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[101\]\[3\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[101\]\[4\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[101\]\[4\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[101\]\[5\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[101\]\[5\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[101\]\[6\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[101\]\[6\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[101\]\[7\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[101\]\[7\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[102\]\[0\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[102\]\[0\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[102\]\[1\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[102\]\[1\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[102\]\[2\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[102\]\[2\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[102\]\[3\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[102\]\[3\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[102\]\[4\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[102\]\[4\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[102\]\[5\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[102\]\[5\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[102\]\[6\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[102\]\[6\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[102\]\[7\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[102\]\[7\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[103\]\[0\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[103\]\[0\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[103\]\[1\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[103\]\[1\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[103\]\[2\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[103\]\[2\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[103\]\[3\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[103\]\[3\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[103\]\[4\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[103\]\[4\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[103\]\[5\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[103\]\[5\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[103\]\[6\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[103\]\[6\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[103\]\[7\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[103\]\[7\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[104\]\[0\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[104\]\[0\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[104\]\[1\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[104\]\[1\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[104\]\[2\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[104\]\[2\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[104\]\[3\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[104\]\[3\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[104\]\[4\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[104\]\[4\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[104\]\[5\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[104\]\[5\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[104\]\[6\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[104\]\[6\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[104\]\[7\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[104\]\[7\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[105\]\[0\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[105\]\[0\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[105\]\[1\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[105\]\[1\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[105\]\[2\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[105\]\[2\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[105\]\[3\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[105\]\[3\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[105\]\[4\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[105\]\[4\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[105\]\[5\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[105\]\[5\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[105\]\[6\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[105\]\[6\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[105\]\[7\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[105\]\[7\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[106\]\[0\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[106\]\[0\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[106\]\[1\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[106\]\[1\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[106\]\[2\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[106\]\[2\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[106\]\[3\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[106\]\[3\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[106\]\[4\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[106\]\[4\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[106\]\[5\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[106\]\[5\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[106\]\[6\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[106\]\[6\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[106\]\[7\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[106\]\[7\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[107\]\[0\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[107\]\[0\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[107\]\[1\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[107\]\[1\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[107\]\[2\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[107\]\[2\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[107\]\[3\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[107\]\[3\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[107\]\[4\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[107\]\[4\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[107\]\[5\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[107\]\[5\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[107\]\[6\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[107\]\[6\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[107\]\[7\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[107\]\[7\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[108\]\[0\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[108\]\[0\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[108\]\[1\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[108\]\[1\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[108\]\[2\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[108\]\[2\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[108\]\[3\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[108\]\[3\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[108\]\[4\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[108\]\[4\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[108\]\[5\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[108\]\[5\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[108\]\[6\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[108\]\[6\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[108\]\[7\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[108\]\[7\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[109\]\[0\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[109\]\[0\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[109\]\[1\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[109\]\[1\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[109\]\[2\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[109\]\[2\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[109\]\[3\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[109\]\[3\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[109\]\[4\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[109\]\[4\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[109\]\[5\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[109\]\[5\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[109\]\[6\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[109\]\[6\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[109\]\[7\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[109\]\[7\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[110\]\[0\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[110\]\[0\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[110\]\[1\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[110\]\[1\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[110\]\[2\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[110\]\[2\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[110\]\[3\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[110\]\[3\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[110\]\[4\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[110\]\[4\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[110\]\[5\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[110\]\[5\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[110\]\[6\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[110\]\[6\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[110\]\[7\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[110\]\[7\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[111\]\[0\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[111\]\[0\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[111\]\[1\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[111\]\[1\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[111\]\[2\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[111\]\[2\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[111\]\[3\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[111\]\[3\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[111\]\[4\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[111\]\[4\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[111\]\[5\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[111\]\[5\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[111\]\[6\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[111\]\[6\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[111\]\[7\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[111\]\[7\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[112\]\[0\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[112\]\[0\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[112\]\[1\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[112\]\[1\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[112\]\[2\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[112\]\[2\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[112\]\[3\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[112\]\[3\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[112\]\[4\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[112\]\[4\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[112\]\[5\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[112\]\[5\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[112\]\[6\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[112\]\[6\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[112\]\[7\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[112\]\[7\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[113\]\[0\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[113\]\[0\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[113\]\[1\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[113\]\[1\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[113\]\[2\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[113\]\[2\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[113\]\[3\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[113\]\[3\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[113\]\[4\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[113\]\[4\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[113\]\[5\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[113\]\[5\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[113\]\[6\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[113\]\[6\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[113\]\[7\] uart.v(36) " "Info (10041): Inferred latch for \"uart_ad\[113\]\[7\]\" at uart.v(36)" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clkdiv uart:u3\|clkdiv:u0 " "Info: Elaborating entity \"clkdiv\" for hierarchy \"uart:u3\|clkdiv:u0\"" {  } { { "rtl/uart.v" "u0" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 243 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uarttx uart:u3\|uarttx:u1 " "Info: Elaborating entity \"uarttx\" for hierarchy \"uart:u3\|uarttx:u1\"" {  } { { "rtl/uart.v" "u1" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 252 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Info: Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "volt_cal:u2\|ch8_vol_rtl_0 " "Info: Inferred altshift_taps megafunction from the following design logic: \"volt_cal:u2\|ch8_vol_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Info: Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 3 " "Info: Parameter TAP_DISTANCE set to 3" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 32 " "Info: Parameter WIDTH set to 32" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!d! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "8 " "Info: Inferred 8 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "volt_cal:u2\|Mult7 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"volt_cal:u2\|Mult7\"" {  } { { "rtl/volt_cal.v" "Mult7" { Text "E:/Project/AX301/verilog/ad706_test/rtl/volt_cal.v" 196 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MULT_INFERRED" "volt_cal:u2\|Mult6 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"volt_cal:u2\|Mult6\"" {  } { { "rtl/volt_cal.v" "Mult6" { Text "E:/Project/AX301/verilog/ad706_test/rtl/volt_cal.v" 195 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MULT_INFERRED" "volt_cal:u2\|Mult5 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"volt_cal:u2\|Mult5\"" {  } { { "rtl/volt_cal.v" "Mult5" { Text "E:/Project/AX301/verilog/ad706_test/rtl/volt_cal.v" 194 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MULT_INFERRED" "volt_cal:u2\|Mult4 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"volt_cal:u2\|Mult4\"" {  } { { "rtl/volt_cal.v" "Mult4" { Text "E:/Project/AX301/verilog/ad706_test/rtl/volt_cal.v" 193 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MULT_INFERRED" "volt_cal:u2\|Mult3 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"volt_cal:u2\|Mult3\"" {  } { { "rtl/volt_cal.v" "Mult3" { Text "E:/Project/AX301/verilog/ad706_test/rtl/volt_cal.v" 192 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MULT_INFERRED" "volt_cal:u2\|Mult2 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"volt_cal:u2\|Mult2\"" {  } { { "rtl/volt_cal.v" "Mult2" { Text "E:/Project/AX301/verilog/ad706_test/rtl/volt_cal.v" 191 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MULT_INFERRED" "volt_cal:u2\|Mult1 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"volt_cal:u2\|Mult1\"" {  } { { "rtl/volt_cal.v" "Mult1" { Text "E:/Project/AX301/verilog/ad706_test/rtl/volt_cal.v" 190 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MULT_INFERRED" "volt_cal:u2\|Mult0 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"volt_cal:u2\|Mult0\"" {  } { { "rtl/volt_cal.v" "Mult0" { Text "E:/Project/AX301/verilog/ad706_test/rtl/volt_cal.v" 189 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "volt_cal:u2\|altshift_taps:ch8_vol_rtl_0 " "Info: Elaborated megafunction instantiation \"volt_cal:u2\|altshift_taps:ch8_vol_rtl_0\"" {  } {  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "volt_cal:u2\|altshift_taps:ch8_vol_rtl_0 " "Info: Instantiated megafunction \"volt_cal:u2\|altshift_taps:ch8_vol_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Info: Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 3 " "Info: Parameter \"TAP_DISTANCE\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 32 " "Info: Parameter \"WIDTH\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_a6m.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/shift_taps_a6m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_a6m " "Info: Found entity 1: shift_taps_a6m" {  } { { "db/shift_taps_a6m.tdf" "" { Text "E:/Project/AX301/verilog/ad706_test/db/shift_taps_a6m.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vk31.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_vk31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vk31 " "Info: Found entity 1: altsyncram_vk31" {  } { { "db/altsyncram_vk31.tdf" "" { Text "E:/Project/AX301/verilog/ad706_test/db/altsyncram_vk31.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_24e.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_24e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_24e " "Info: Found entity 1: add_sub_24e" {  } { { "db/add_sub_24e.tdf" "" { Text "E:/Project/AX301/verilog/ad706_test/db/add_sub_24e.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_6pf.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_6pf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_6pf " "Info: Found entity 1: cntr_6pf" {  } { { "db/cntr_6pf.tdf" "" { Text "E:/Project/AX301/verilog/ad706_test/db/cntr_6pf.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ogc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cmpr_ogc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ogc " "Info: Found entity 1: cmpr_ogc" {  } { { "db/cmpr_ogc.tdf" "" { Text "E:/Project/AX301/verilog/ad706_test/db/cmpr_ogc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "volt_cal:u2\|lpm_mult:Mult7 " "Info: Elaborated megafunction instantiation \"volt_cal:u2\|lpm_mult:Mult7\"" {  } { { "rtl/volt_cal.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/volt_cal.v" 196 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "volt_cal:u2\|lpm_mult:Mult7 " "Info: Instantiated megafunction \"volt_cal:u2\|lpm_mult:Mult7\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 15 " "Info: Parameter \"LPM_WIDTHA\" = \"15\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Info: Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 31 " "Info: Parameter \"LPM_WIDTHP\" = \"31\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 31 " "Info: Parameter \"LPM_WIDTHR\" = \"31\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Info: Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Info: Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Info: Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Info: Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "rtl/volt_cal.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/volt_cal.v" 196 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "volt_cal:u2\|lpm_mult:Mult7\|multcore:mult_core volt_cal:u2\|lpm_mult:Mult7 " "Info: Elaborated megafunction instantiation \"volt_cal:u2\|lpm_mult:Mult7\|multcore:mult_core\", which is child of megafunction instantiation \"volt_cal:u2\|lpm_mult:Mult7\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/lpm_mult.tdf" 307 5 0 } } { "rtl/volt_cal.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/volt_cal.v" 196 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "volt_cal:u2\|lpm_mult:Mult7\|multcore:mult_core\|mpar_add:padder volt_cal:u2\|lpm_mult:Mult7 " "Info: Elaborated megafunction instantiation \"volt_cal:u2\|lpm_mult:Mult7\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"volt_cal:u2\|lpm_mult:Mult7\"" {  } { { "multcore.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "rtl/volt_cal.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/volt_cal.v" 196 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "volt_cal:u2\|lpm_mult:Mult7\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\] volt_cal:u2\|lpm_mult:Mult7 " "Info: Elaborated megafunction instantiation \"volt_cal:u2\|lpm_mult:Mult7\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\]\", which is child of megafunction instantiation \"volt_cal:u2\|lpm_mult:Mult7\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "rtl/volt_cal.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/volt_cal.v" 196 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_kgh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_kgh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_kgh " "Info: Found entity 1: add_sub_kgh" {  } { { "db/add_sub_kgh.tdf" "" { Text "E:/Project/AX301/verilog/ad706_test/db/add_sub_kgh.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "volt_cal:u2\|lpm_mult:Mult7\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add volt_cal:u2\|lpm_mult:Mult7 " "Info: Elaborated megafunction instantiation \"volt_cal:u2\|lpm_mult:Mult7\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"volt_cal:u2\|lpm_mult:Mult7\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "rtl/volt_cal.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/volt_cal.v" 196 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "volt_cal:u2\|lpm_mult:Mult7\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] volt_cal:u2\|lpm_mult:Mult7 " "Info: Elaborated megafunction instantiation \"volt_cal:u2\|lpm_mult:Mult7\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"volt_cal:u2\|lpm_mult:Mult7\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "rtl/volt_cal.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/volt_cal.v" 196 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_ogh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_ogh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_ogh " "Info: Found entity 1: add_sub_ogh" {  } { { "db/add_sub_ogh.tdf" "" { Text "E:/Project/AX301/verilog/ad706_test/db/add_sub_ogh.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "volt_cal:u2\|lpm_mult:Mult7\|altshift:external_latency_ffs volt_cal:u2\|lpm_mult:Mult7 " "Info: Elaborated megafunction instantiation \"volt_cal:u2\|lpm_mult:Mult7\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"volt_cal:u2\|lpm_mult:Mult7\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/lpm_mult.tdf" 350 4 0 } } { "rtl/volt_cal.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/volt_cal.v" 196 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "8 " "Warning: 8 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 0 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ad_os\[0\] GND " "Warning (13410): Pin \"ad_os\[0\]\" is stuck at GND" {  } { { "rtl/ad706_test.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/ad706_test.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "ad_os\[1\] GND " "Warning (13410): Pin \"ad_os\[1\]\" is stuck at GND" {  } { { "rtl/ad706_test.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/ad706_test.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "ad_os\[2\] GND " "Warning (13410): Pin \"ad_os\[2\]\" is stuck at GND" {  } { { "rtl/ad706_test.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/ad706_test.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Info: Timing-Driven Synthesis is running" {  } {  } 0 0 "Timing-Driven Synthesis is running" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "5 5 " "Info: 5 registers lost all their fanouts during netlist optimizations. The first 5 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "uart:u3\|uart_stat~7 " "Info: Register \"uart:u3\|uart_stat~7\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ad7606:u1\|state~15 " "Info: Register \"ad7606:u1\|state~15\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ad7606:u1\|state~16 " "Info: Register \"ad7606:u1\|state~16\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ad7606:u1\|state~17 " "Info: Register \"ad7606:u1\|state~17\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ad7606:u1\|state~18 " "Info: Register \"ad7606:u1\|state~18\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Info: Generating hard_block partition \"hard_block:auto_generated_inst\"" {  } {  } 0 0 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Warning: Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "first_data " "Warning (15610): No output dependent on input pin \"first_data\"" {  } { { "rtl/ad706_test.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/ad706_test.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rx " "Warning (15610): No output dependent on input pin \"rx\"" {  } { { "rtl/ad706_test.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/ad706_test.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3407 " "Info: Implemented 3407 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "21 " "Info: Implemented 21 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Info: Implemented 8 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "3346 " "Info: Implemented 3346 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Info: Implemented 32 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 108 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 108 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "374 " "Info: Peak virtual memory: 374 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 07 14:25:13 2015 " "Info: Processing ended: Sun Jun 07 14:25:13 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Info: Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Info: Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Full Version " "Info: Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 07 14:25:15 2015 " "Info: Processing started: Sun Jun 07 14:25:15 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off ad706_test -c ad706_test " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off ad706_test -c ad706_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "ad706_test EP4CE6F17C8 " "Info: Selected device EP4CE6F17C8 for design \"ad706_test\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Info: Core supply voltage is 1.2V" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C8 " "Info: Device EP4CE10F17C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C8 " "Info: Device EP4CE15F17C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22F17C8 " "Info: Device EP4CE22F17C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Info: Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Info: Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AX301/verilog/ad706_test/" { { 0 { 0 ""} 0 6805 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Info: Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AX301/verilog/ad706_test/" { { 0 { 0 ""} 0 6807 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Info: Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AX301/verilog/ad706_test/" { { 0 { 0 ""} 0 6809 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Info: Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AX301/verilog/ad706_test/" { { 0 { 0 ""} 0 6811 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Info: Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AX301/verilog/ad706_test/" { { 0 { 0 ""} 0 6813 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "29 29 " "Critical Warning: No exact pin location assignment(s) for 29 pins of 29 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "first_data " "Info: Pin first_data not assigned to an exact location on the device" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { first_data } } } { "rtl/ad706_test.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/ad706_test.v" 11 0 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { first_data } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AX301/verilog/ad706_test/" { { 0 { 0 ""} 0 48 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ad_os\[0\] " "Info: Pin ad_os\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { ad_os[0] } } } { "rtl/ad706_test.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/ad706_test.v" 12 0 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ad_os[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AX301/verilog/ad706_test/" { { 0 { 0 ""} 0 42 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ad_os\[1\] " "Info: Pin ad_os\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { ad_os[1] } } } { "rtl/ad706_test.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/ad706_test.v" 12 0 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ad_os[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AX301/verilog/ad706_test/" { { 0 { 0 ""} 0 43 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ad_os\[2\] " "Info: Pin ad_os\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { ad_os[2] } } } { "rtl/ad706_test.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/ad706_test.v" 12 0 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ad_os[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AX301/verilog/ad706_test/" { { 0 { 0 ""} 0 44 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ad_cs " "Info: Pin ad_cs not assigned to an exact location on the device" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { ad_cs } } } { "rtl/ad706_test.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/ad706_test.v" 13 0 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ad_cs } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AX301/verilog/ad706_test/" { { 0 { 0 ""} 0 49 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ad_rd " "Info: Pin ad_rd not assigned to an exact location on the device" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { ad_rd } } } { "rtl/ad706_test.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/ad706_test.v" 14 0 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ad_rd } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AX301/verilog/ad706_test/" { { 0 { 0 ""} 0 50 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ad_reset " "Info: Pin ad_reset not assigned to an exact location on the device" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { ad_reset } } } { "rtl/ad706_test.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/ad706_test.v" 15 0 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ad_reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AX301/verilog/ad706_test/" { { 0 { 0 ""} 0 51 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ad_convstab " "Info: Pin ad_convstab not assigned to an exact location on the device" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { ad_convstab } } } { "rtl/ad706_test.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/ad706_test.v" 16 0 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ad_convstab } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AX301/verilog/ad706_test/" { { 0 { 0 ""} 0 52 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rx " "Info: Pin rx not assigned to an exact location on the device" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { rx } } } { "rtl/ad706_test.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/ad706_test.v" 18 0 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rx } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AX301/verilog/ad706_test/" { { 0 { 0 ""} 0 53 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "tx " "Info: Pin tx not assigned to an exact location on the device" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { tx } } } { "rtl/ad706_test.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/ad706_test.v" 22 0 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tx } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AX301/verilog/ad706_test/" { { 0 { 0 ""} 0 54 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Info: Pin clk not assigned to an exact location on the device" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { clk } } } { "rtl/ad706_test.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/ad706_test.v" 6 0 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AX301/verilog/ad706_test/" { { 0 { 0 ""} 0 45 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ad_busy " "Info: Pin ad_busy not assigned to an exact location on the device" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { ad_busy } } } { "rtl/ad706_test.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/ad706_test.v" 10 0 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ad_busy } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AX301/verilog/ad706_test/" { { 0 { 0 ""} 0 47 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rst_n " "Info: Pin rst_n not assigned to an exact location on the device" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { rst_n } } } { "rtl/ad706_test.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/ad706_test.v" 7 0 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rst_n } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AX301/verilog/ad706_test/" { { 0 { 0 ""} 0 46 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ad_data\[15\] " "Info: Pin ad_data\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { ad_data[15] } } } { "rtl/ad706_test.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/ad706_test.v" 9 0 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ad_data[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AX301/verilog/ad706_test/" { { 0 { 0 ""} 0 41 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ad_data\[4\] " "Info: Pin ad_data\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { ad_data[4] } } } { "rtl/ad706_test.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/ad706_test.v" 9 0 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ad_data[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AX301/verilog/ad706_test/" { { 0 { 0 ""} 0 30 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ad_data\[1\] " "Info: Pin ad_data\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { ad_data[1] } } } { "rtl/ad706_test.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/ad706_test.v" 9 0 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ad_data[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AX301/verilog/ad706_test/" { { 0 { 0 ""} 0 27 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ad_data\[0\] " "Info: Pin ad_data\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { ad_data[0] } } } { "rtl/ad706_test.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/ad706_test.v" 9 0 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ad_data[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AX301/verilog/ad706_test/" { { 0 { 0 ""} 0 26 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ad_data\[2\] " "Info: Pin ad_data\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { ad_data[2] } } } { "rtl/ad706_test.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/ad706_test.v" 9 0 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ad_data[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AX301/verilog/ad706_test/" { { 0 { 0 ""} 0 28 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ad_data\[3\] " "Info: Pin ad_data\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { ad_data[3] } } } { "rtl/ad706_test.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/ad706_test.v" 9 0 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ad_data[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AX301/verilog/ad706_test/" { { 0 { 0 ""} 0 29 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ad_data\[7\] " "Info: Pin ad_data\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { ad_data[7] } } } { "rtl/ad706_test.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/ad706_test.v" 9 0 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ad_data[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AX301/verilog/ad706_test/" { { 0 { 0 ""} 0 33 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ad_data\[6\] " "Info: Pin ad_data\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { ad_data[6] } } } { "rtl/ad706_test.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/ad706_test.v" 9 0 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ad_data[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AX301/verilog/ad706_test/" { { 0 { 0 ""} 0 32 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ad_data\[5\] " "Info: Pin ad_data\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { ad_data[5] } } } { "rtl/ad706_test.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/ad706_test.v" 9 0 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ad_data[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AX301/verilog/ad706_test/" { { 0 { 0 ""} 0 31 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ad_data\[14\] " "Info: Pin ad_data\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { ad_data[14] } } } { "rtl/ad706_test.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/ad706_test.v" 9 0 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ad_data[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AX301/verilog/ad706_test/" { { 0 { 0 ""} 0 40 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ad_data\[12\] " "Info: Pin ad_data\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { ad_data[12] } } } { "rtl/ad706_test.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/ad706_test.v" 9 0 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ad_data[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AX301/verilog/ad706_test/" { { 0 { 0 ""} 0 38 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ad_data\[9\] " "Info: Pin ad_data\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { ad_data[9] } } } { "rtl/ad706_test.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/ad706_test.v" 9 0 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ad_data[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AX301/verilog/ad706_test/" { { 0 { 0 ""} 0 35 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ad_data\[11\] " "Info: Pin ad_data\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { ad_data[11] } } } { "rtl/ad706_test.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/ad706_test.v" 9 0 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ad_data[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AX301/verilog/ad706_test/" { { 0 { 0 ""} 0 37 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ad_data\[10\] " "Info: Pin ad_data\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { ad_data[10] } } } { "rtl/ad706_test.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/ad706_test.v" 9 0 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ad_data[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AX301/verilog/ad706_test/" { { 0 { 0 ""} 0 36 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ad_data\[8\] " "Info: Pin ad_data\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { ad_data[8] } } } { "rtl/ad706_test.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/ad706_test.v" 9 0 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ad_data[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AX301/verilog/ad706_test/" { { 0 { 0 ""} 0 34 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ad_data\[13\] " "Info: Pin ad_data\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { ad_data[13] } } } { "rtl/ad706_test.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/ad706_test.v" 9 0 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ad_data[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AX301/verilog/ad706_test/" { { 0 { 0 ""} 0 39 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "TimeQuest " "Info: Timing-driven compilation is using the TimeQuest Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[108\]\[2\]\|combout " "Warning: Node \"u3\|uart_ad\[108\]\[2\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[108\]\[1\]\|combout " "Warning: Node \"u3\|uart_ad\[108\]\[1\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[65\]\[3\]\|combout " "Warning: Node \"u3\|uart_ad\[65\]\[3\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[103\]\[3\]\|combout " "Warning: Node \"u3\|uart_ad\[103\]\[3\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[65\]\[2\]\|combout " "Warning: Node \"u3\|uart_ad\[65\]\[2\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[103\]\[2\]\|combout " "Warning: Node \"u3\|uart_ad\[103\]\[2\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[66\]\[1\]\|combout " "Warning: Node \"u3\|uart_ad\[66\]\[1\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[107\]\[1\]\|combout " "Warning: Node \"u3\|uart_ad\[107\]\[1\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[103\]\[1\]\|combout " "Warning: Node \"u3\|uart_ad\[103\]\[1\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[107\]\[0\]\|combout " "Warning: Node \"u3\|uart_ad\[107\]\[0\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[103\]\[0\]\|combout " "Warning: Node \"u3\|uart_ad\[103\]\[0\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[107\]\[3\]\|combout " "Warning: Node \"u3\|uart_ad\[107\]\[3\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[108\]\[3\]\|combout " "Warning: Node \"u3\|uart_ad\[108\]\[3\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[88\]\[2\]\|combout " "Warning: Node \"u3\|uart_ad\[88\]\[2\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[66\]\[2\]\|combout " "Warning: Node \"u3\|uart_ad\[66\]\[2\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[64\]\[2\]\|combout " "Warning: Node \"u3\|uart_ad\[64\]\[2\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[94\]\[2\]\|combout " "Warning: Node \"u3\|uart_ad\[94\]\[2\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[92\]\[2\]\|combout " "Warning: Node \"u3\|uart_ad\[92\]\[2\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[107\]\[2\]\|combout " "Warning: Node \"u3\|uart_ad\[107\]\[2\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[4\]\[2\]\|combout " "Warning: Node \"u3\|uart_ad\[4\]\[2\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[64\]\[1\]\|combout " "Warning: Node \"u3\|uart_ad\[64\]\[1\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[94\]\[1\]\|combout " "Warning: Node \"u3\|uart_ad\[94\]\[1\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[92\]\[1\]\|combout " "Warning: Node \"u3\|uart_ad\[92\]\[1\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[63\]\[1\]\|combout " "Warning: Node \"u3\|uart_ad\[63\]\[1\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[65\]\[1\]\|combout " "Warning: Node \"u3\|uart_ad\[65\]\[1\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[4\]\[1\]\|combout " "Warning: Node \"u3\|uart_ad\[4\]\[1\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[63\]\[0\]\|combout " "Warning: Node \"u3\|uart_ad\[63\]\[0\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[65\]\[0\]\|combout " "Warning: Node \"u3\|uart_ad\[65\]\[0\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[108\]\[0\]\|combout " "Warning: Node \"u3\|uart_ad\[108\]\[0\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[89\]\[3\]\|combout " "Warning: Node \"u3\|uart_ad\[89\]\[3\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[91\]\[3\]\|combout " "Warning: Node \"u3\|uart_ad\[91\]\[3\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[74\]\[2\]\|combout " "Warning: Node \"u3\|uart_ad\[74\]\[2\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[106\]\[2\]\|combout " "Warning: Node \"u3\|uart_ad\[106\]\[2\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[102\]\[2\]\|combout " "Warning: Node \"u3\|uart_ad\[102\]\[2\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[22\]\[2\]\|combout " "Warning: Node \"u3\|uart_ad\[22\]\[2\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[102\]\[1\]\|combout " "Warning: Node \"u3\|uart_ad\[102\]\[1\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[47\]\[1\]\|combout " "Warning: Node \"u3\|uart_ad\[47\]\[1\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[61\]\[1\]\|combout " "Warning: Node \"u3\|uart_ad\[61\]\[1\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[79\]\[1\]\|combout " "Warning: Node \"u3\|uart_ad\[79\]\[1\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[22\]\[1\]\|combout " "Warning: Node \"u3\|uart_ad\[22\]\[1\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[79\]\[0\]\|combout " "Warning: Node \"u3\|uart_ad\[79\]\[0\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[77\]\[0\]\|combout " "Warning: Node \"u3\|uart_ad\[77\]\[0\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[61\]\[0\]\|combout " "Warning: Node \"u3\|uart_ad\[61\]\[0\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[89\]\[0\]\|combout " "Warning: Node \"u3\|uart_ad\[89\]\[0\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[91\]\[0\]\|combout " "Warning: Node \"u3\|uart_ad\[91\]\[0\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[37\]\[0\]\|combout " "Warning: Node \"u3\|uart_ad\[37\]\[0\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[10\]\[0\]\|combout " "Warning: Node \"u3\|uart_ad\[10\]\[0\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[75\]\[3\]\|combout " "Warning: Node \"u3\|uart_ad\[75\]\[3\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[105\]\[3\]\|combout " "Warning: Node \"u3\|uart_ad\[105\]\[3\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[61\]\[3\]\|combout " "Warning: Node \"u3\|uart_ad\[61\]\[3\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[63\]\[3\]\|combout " "Warning: Node \"u3\|uart_ad\[63\]\[3\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[37\]\[3\]\|combout " "Warning: Node \"u3\|uart_ad\[37\]\[3\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[24\]\[3\]\|combout " "Warning: Node \"u3\|uart_ad\[24\]\[3\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[10\]\[3\]\|combout " "Warning: Node \"u3\|uart_ad\[10\]\[3\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[8\]\[3\]\|combout " "Warning: Node \"u3\|uart_ad\[8\]\[3\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[94\]\[3\]\|combout " "Warning: Node \"u3\|uart_ad\[94\]\[3\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[92\]\[3\]\|combout " "Warning: Node \"u3\|uart_ad\[92\]\[3\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[38\]\[3\]\|combout " "Warning: Node \"u3\|uart_ad\[38\]\[3\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[80\]\[2\]\|combout " "Warning: Node \"u3\|uart_ad\[80\]\[2\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[78\]\[2\]\|combout " "Warning: Node \"u3\|uart_ad\[78\]\[2\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[89\]\[2\]\|combout " "Warning: Node \"u3\|uart_ad\[89\]\[2\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[91\]\[2\]\|combout " "Warning: Node \"u3\|uart_ad\[91\]\[2\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[79\]\[2\]\|combout " "Warning: Node \"u3\|uart_ad\[79\]\[2\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[77\]\[2\]\|combout " "Warning: Node \"u3\|uart_ad\[77\]\[2\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[93\]\[2\]\|combout " "Warning: Node \"u3\|uart_ad\[93\]\[2\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[61\]\[2\]\|combout " "Warning: Node \"u3\|uart_ad\[61\]\[2\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[63\]\[2\]\|combout " "Warning: Node \"u3\|uart_ad\[63\]\[2\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[88\]\[1\]\|combout " "Warning: Node \"u3\|uart_ad\[88\]\[1\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[74\]\[1\]\|combout " "Warning: Node \"u3\|uart_ad\[74\]\[1\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[106\]\[1\]\|combout " "Warning: Node \"u3\|uart_ad\[106\]\[1\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[78\]\[1\]\|combout " "Warning: Node \"u3\|uart_ad\[78\]\[1\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[9\]\[1\]\|combout " "Warning: Node \"u3\|uart_ad\[9\]\[1\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[77\]\[1\]\|combout " "Warning: Node \"u3\|uart_ad\[77\]\[1\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[93\]\[1\]\|combout " "Warning: Node \"u3\|uart_ad\[93\]\[1\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[21\]\[1\]\|combout " "Warning: Node \"u3\|uart_ad\[21\]\[1\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[23\]\[1\]\|combout " "Warning: Node \"u3\|uart_ad\[23\]\[1\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[37\]\[1\]\|combout " "Warning: Node \"u3\|uart_ad\[37\]\[1\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[10\]\[1\]\|combout " "Warning: Node \"u3\|uart_ad\[10\]\[1\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[93\]\[0\]\|combout " "Warning: Node \"u3\|uart_ad\[93\]\[0\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[9\]\[0\]\|combout " "Warning: Node \"u3\|uart_ad\[9\]\[0\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[75\]\[0\]\|combout " "Warning: Node \"u3\|uart_ad\[75\]\[0\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[105\]\[0\]\|combout " "Warning: Node \"u3\|uart_ad\[105\]\[0\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[49\]\[0\]\|combout " "Warning: Node \"u3\|uart_ad\[49\]\[0\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[51\]\[0\]\|combout " "Warning: Node \"u3\|uart_ad\[51\]\[0\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[8\]\[0\]\|combout " "Warning: Node \"u3\|uart_ad\[8\]\[0\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[94\]\[0\]\|combout " "Warning: Node \"u3\|uart_ad\[94\]\[0\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[92\]\[0\]\|combout " "Warning: Node \"u3\|uart_ad\[92\]\[0\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[38\]\[0\]\|combout " "Warning: Node \"u3\|uart_ad\[38\]\[0\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[49\]\[3\]\|combout " "Warning: Node \"u3\|uart_ad\[49\]\[3\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[51\]\[3\]\|combout " "Warning: Node \"u3\|uart_ad\[51\]\[3\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[106\]\[3\]\|combout " "Warning: Node \"u3\|uart_ad\[106\]\[3\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[80\]\[3\]\|combout " "Warning: Node \"u3\|uart_ad\[80\]\[3\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[75\]\[2\]\|combout " "Warning: Node \"u3\|uart_ad\[75\]\[2\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[105\]\[2\]\|combout " "Warning: Node \"u3\|uart_ad\[105\]\[2\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[21\]\[2\]\|combout " "Warning: Node \"u3\|uart_ad\[21\]\[2\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[23\]\[2\]\|combout " "Warning: Node \"u3\|uart_ad\[23\]\[2\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[37\]\[2\]\|combout " "Warning: Node \"u3\|uart_ad\[37\]\[2\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[18\]\[2\]\|combout " "Warning: Node \"u3\|uart_ad\[18\]\[2\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[10\]\[2\]\|combout " "Warning: Node \"u3\|uart_ad\[10\]\[2\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[8\]\[2\]\|combout " "Warning: Node \"u3\|uart_ad\[8\]\[2\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[24\]\[2\]\|combout " "Warning: Node \"u3\|uart_ad\[24\]\[2\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[60\]\[2\]\|combout " "Warning: Node \"u3\|uart_ad\[60\]\[2\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[80\]\[1\]\|combout " "Warning: Node \"u3\|uart_ad\[80\]\[1\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[89\]\[1\]\|combout " "Warning: Node \"u3\|uart_ad\[89\]\[1\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[91\]\[1\]\|combout " "Warning: Node \"u3\|uart_ad\[91\]\[1\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[7\]\[1\]\|combout " "Warning: Node \"u3\|uart_ad\[7\]\[1\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[5\]\[1\]\|combout " "Warning: Node \"u3\|uart_ad\[5\]\[1\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[49\]\[1\]\|combout " "Warning: Node \"u3\|uart_ad\[49\]\[1\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[51\]\[1\]\|combout " "Warning: Node \"u3\|uart_ad\[51\]\[1\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[19\]\[1\]\|combout " "Warning: Node \"u3\|uart_ad\[19\]\[1\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[8\]\[1\]\|combout " "Warning: Node \"u3\|uart_ad\[8\]\[1\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[24\]\[1\]\|combout " "Warning: Node \"u3\|uart_ad\[24\]\[1\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[60\]\[1\]\|combout " "Warning: Node \"u3\|uart_ad\[60\]\[1\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[46\]\[1\]\|combout " "Warning: Node \"u3\|uart_ad\[46\]\[1\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[50\]\[1\]\|combout " "Warning: Node \"u3\|uart_ad\[50\]\[1\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[47\]\[0\]\|combout " "Warning: Node \"u3\|uart_ad\[47\]\[0\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[35\]\[0\]\|combout " "Warning: Node \"u3\|uart_ad\[35\]\[0\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[33\]\[0\]\|combout " "Warning: Node \"u3\|uart_ad\[33\]\[0\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[21\]\[0\]\|combout " "Warning: Node \"u3\|uart_ad\[21\]\[0\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[23\]\[0\]\|combout " "Warning: Node \"u3\|uart_ad\[23\]\[0\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[19\]\[0\]\|combout " "Warning: Node \"u3\|uart_ad\[19\]\[0\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[24\]\[0\]\|combout " "Warning: Node \"u3\|uart_ad\[24\]\[0\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[106\]\[0\]\|combout " "Warning: Node \"u3\|uart_ad\[106\]\[0\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[80\]\[0\]\|combout " "Warning: Node \"u3\|uart_ad\[80\]\[0\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[79\]\[3\]\|combout " "Warning: Node \"u3\|uart_ad\[79\]\[3\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[77\]\[3\]\|combout " "Warning: Node \"u3\|uart_ad\[77\]\[3\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[9\]\[3\]\|combout " "Warning: Node \"u3\|uart_ad\[9\]\[3\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[35\]\[3\]\|combout " "Warning: Node \"u3\|uart_ad\[35\]\[3\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[33\]\[3\]\|combout " "Warning: Node \"u3\|uart_ad\[33\]\[3\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[21\]\[3\]\|combout " "Warning: Node \"u3\|uart_ad\[21\]\[3\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[23\]\[3\]\|combout " "Warning: Node \"u3\|uart_ad\[23\]\[3\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[19\]\[3\]\|combout " "Warning: Node \"u3\|uart_ad\[19\]\[3\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[78\]\[3\]\|combout " "Warning: Node \"u3\|uart_ad\[78\]\[3\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[64\]\[3\]\|combout " "Warning: Node \"u3\|uart_ad\[64\]\[3\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[47\]\[2\]\|combout " "Warning: Node \"u3\|uart_ad\[47\]\[2\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[9\]\[2\]\|combout " "Warning: Node \"u3\|uart_ad\[9\]\[2\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[7\]\[2\]\|combout " "Warning: Node \"u3\|uart_ad\[7\]\[2\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[5\]\[2\]\|combout " "Warning: Node \"u3\|uart_ad\[5\]\[2\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[49\]\[2\]\|combout " "Warning: Node \"u3\|uart_ad\[49\]\[2\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[51\]\[2\]\|combout " "Warning: Node \"u3\|uart_ad\[51\]\[2\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[19\]\[2\]\|combout " "Warning: Node \"u3\|uart_ad\[19\]\[2\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[46\]\[2\]\|combout " "Warning: Node \"u3\|uart_ad\[46\]\[2\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[50\]\[2\]\|combout " "Warning: Node \"u3\|uart_ad\[50\]\[2\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[75\]\[1\]\|combout " "Warning: Node \"u3\|uart_ad\[75\]\[1\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[105\]\[1\]\|combout " "Warning: Node \"u3\|uart_ad\[105\]\[1\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[35\]\[1\]\|combout " "Warning: Node \"u3\|uart_ad\[35\]\[1\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[33\]\[1\]\|combout " "Warning: Node \"u3\|uart_ad\[33\]\[1\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[18\]\[1\]\|combout " "Warning: Node \"u3\|uart_ad\[18\]\[1\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[36\]\[1\]\|combout " "Warning: Node \"u3\|uart_ad\[36\]\[1\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[38\]\[1\]\|combout " "Warning: Node \"u3\|uart_ad\[38\]\[1\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[7\]\[0\]\|combout " "Warning: Node \"u3\|uart_ad\[7\]\[0\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[5\]\[0\]\|combout " "Warning: Node \"u3\|uart_ad\[5\]\[0\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[78\]\[0\]\|combout " "Warning: Node \"u3\|uart_ad\[78\]\[0\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[64\]\[0\]\|combout " "Warning: Node \"u3\|uart_ad\[64\]\[0\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[93\]\[3\]\|combout " "Warning: Node \"u3\|uart_ad\[93\]\[3\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[7\]\[3\]\|combout " "Warning: Node \"u3\|uart_ad\[7\]\[3\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[5\]\[3\]\|combout " "Warning: Node \"u3\|uart_ad\[5\]\[3\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[66\]\[3\]\|combout " "Warning: Node \"u3\|uart_ad\[66\]\[3\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[35\]\[2\]\|combout " "Warning: Node \"u3\|uart_ad\[35\]\[2\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[33\]\[2\]\|combout " "Warning: Node \"u3\|uart_ad\[33\]\[2\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[36\]\[2\]\|combout " "Warning: Node \"u3\|uart_ad\[36\]\[2\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[38\]\[2\]\|combout " "Warning: Node \"u3\|uart_ad\[38\]\[2\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[32\]\[1\]\|combout " "Warning: Node \"u3\|uart_ad\[32\]\[1\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[52\]\[1\]\|combout " "Warning: Node \"u3\|uart_ad\[52\]\[1\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[22\]\[0\]\|combout " "Warning: Node \"u3\|uart_ad\[22\]\[0\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[36\]\[0\]\|combout " "Warning: Node \"u3\|uart_ad\[36\]\[0\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[47\]\[3\]\|combout " "Warning: Node \"u3\|uart_ad\[47\]\[3\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[52\]\[3\]\|combout " "Warning: Node \"u3\|uart_ad\[52\]\[3\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[36\]\[3\]\|combout " "Warning: Node \"u3\|uart_ad\[36\]\[3\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[50\]\[3\]\|combout " "Warning: Node \"u3\|uart_ad\[50\]\[3\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[32\]\[2\]\|combout " "Warning: Node \"u3\|uart_ad\[32\]\[2\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[50\]\[0\]\|combout " "Warning: Node \"u3\|uart_ad\[50\]\[0\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[52\]\[0\]\|combout " "Warning: Node \"u3\|uart_ad\[52\]\[0\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[66\]\[0\]\|combout " "Warning: Node \"u3\|uart_ad\[66\]\[0\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[22\]\[3\]\|combout " "Warning: Node \"u3\|uart_ad\[22\]\[3\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[52\]\[2\]\|combout " "Warning: Node \"u3\|uart_ad\[52\]\[2\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ad706_test.sdc " "Critical Warning: Synopsys Design Constraints File file not found: 'ad706_test.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 0 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "Info: No user constrained base clocks found in the design" {  } {  } 0 0 "No user constrained %1!s! found in the design" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "Info: No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 0 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info: Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{uart:u3\|clkdiv:u0\|clkout\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{uart:u3\|clkdiv:u0\|clkout\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{uart:u3\|clkdiv:u0\|clkout\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{uart:u3\|clkdiv:u0\|clkout\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{uart:u3\|clkdiv:u0\|clkout\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{uart:u3\|clkdiv:u0\|clkout\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{uart:u3\|clkdiv:u0\|clkout\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{uart:u3\|clkdiv:u0\|clkout\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{uart:u3\|clkdiv:u0\|clkout\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{uart:u3\|clkdiv:u0\|clkout\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{uart:u3\|clkdiv:u0\|clkout\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{uart:u3\|clkdiv:u0\|clkout\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{uart:u3\|clkdiv:u0\|clkout\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{uart:u3\|clkdiv:u0\|clkout\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{uart:u3\|clkdiv:u0\|clkout\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{uart:u3\|clkdiv:u0\|clkout\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{uart:u3\|uart_stat.000\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{uart:u3\|uart_stat.000\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{uart:u3\|uart_stat.000\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{uart:u3\|uart_stat.000\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{uart:u3\|uart_stat.000\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{uart:u3\|uart_stat.000\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{uart:u3\|uart_stat.000\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{uart:u3\|uart_stat.000\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{uart:u3\|uart_stat.000\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{uart:u3\|uart_stat.000\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{uart:u3\|uart_stat.000\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{uart:u3\|uart_stat.000\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{uart:u3\|uart_stat.000\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{uart:u3\|uart_stat.000\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{uart:u3\|uart_stat.000\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{uart:u3\|uart_stat.000\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{uart:u3\|clkdiv:u0\|clkout\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{uart:u3\|clkdiv:u0\|clkout\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{uart:u3\|clkdiv:u0\|clkout\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{uart:u3\|clkdiv:u0\|clkout\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{uart:u3\|clkdiv:u0\|clkout\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{uart:u3\|clkdiv:u0\|clkout\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{uart:u3\|clkdiv:u0\|clkout\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{uart:u3\|clkdiv:u0\|clkout\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{uart:u3\|clkdiv:u0\|clkout\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{uart:u3\|clkdiv:u0\|clkout\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{uart:u3\|clkdiv:u0\|clkout\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{uart:u3\|clkdiv:u0\|clkout\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{uart:u3\|clkdiv:u0\|clkout\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{uart:u3\|clkdiv:u0\|clkout\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{uart:u3\|clkdiv:u0\|clkout\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{uart:u3\|clkdiv:u0\|clkout\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN E1 (CLK1, DIFFCLK_0n)) " "Info: Automatically promoted node clk~input (placed in PIN E1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "rtl/ad706_test.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/ad706_test.v" 6 0 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AX301/verilog/ad706_test/" { { 0 { 0 ""} 0 6781 5593 6598 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "uart:u3\|uart_stat.000  " "Info: Automatically promoted node uart:u3\|uart_stat.000 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uart:u3\|uart_stat~10 " "Info: Destination node uart:u3\|uart_stat~10" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 168 -1 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uart:u3|uart_stat~10 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AX301/verilog/ad706_test/" { { 0 { 0 ""} 0 3091 5593 6598 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uart:u3\|Time_wait\[0\]~18 " "Info: Destination node uart:u3\|Time_wait\[0\]~18" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 177 -1 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uart:u3|Time_wait[0]~18 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AX301/verilog/ad706_test/" { { 0 { 0 ""} 0 3171 5593 6598 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uart:u3\|uart_stat~11 " "Info: Destination node uart:u3\|uart_stat~11" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 168 -1 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uart:u3|uart_stat~11 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AX301/verilog/ad706_test/" { { 0 { 0 ""} 0 3202 5593 6598 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 168 -1 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uart:u3|uart_stat.000 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AX301/verilog/ad706_test/" { { 0 { 0 ""} 0 483 5593 6598 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "uart:u3\|clkdiv:u0\|clkout  " "Info: Automatically promoted node uart:u3\|clkdiv:u0\|clkout " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uart:u3\|clkdiv:u0\|clkout~0 " "Info: Destination node uart:u3\|clkdiv:u0\|clkout~0" {  } { { "rtl/clkdiv.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/clkdiv.v" 7 -1 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uart:u3|clkdiv:u0|clkout~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AX301/verilog/ad706_test/" { { 0 { 0 ""} 0 3064 5593 6598 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "rtl/clkdiv.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/clkdiv.v" 7 -1 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uart:u3|clkdiv:u0|clkout } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AX301/verilog/ad706_test/" { { 0 { 0 ""} 0 197 5593 6598 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "28 unused 2.5V 20 8 0 " "Info: Number of I/O pins in group: 28 (unused VREF, 2.5V VCCIO, 20 input, 8 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "Info: I/O standards used: 2.5 V." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 12 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  12 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 19 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  19 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 26 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 27 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  27 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 25 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  25 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 13 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  13 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 26 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 26 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Info: Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Info: Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "7 " "Info: Router estimated average interconnect usage is 7% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "19 X11_Y12 X22_Y24 " "Info: Router estimated peak interconnect usage is 19% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24" {  } {  } 0 0 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Info: Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/Project/AX301/verilog/ad706_test/ad706_test.fit.smsg " "Info: Generated suppressed messages file E:/Project/AX301/verilog/ad706_test/ad706_test.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 180 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Fitter was successful. 0 errors, 180 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "550 " "Info: Peak virtual memory: 550 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 07 14:25:24 2015 " "Info: Processing ended: Sun Jun 07 14:25:24 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Info: Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Info: Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Full Version " "Info: Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 07 14:25:25 2015 " "Info: Processing started: Sun Jun 07 14:25:25 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off ad706_test -c ad706_test " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off ad706_test -c ad706_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Full Version " "Info: Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 07 14:25:25 2015 " "Info: Processing started: Sun Jun 07 14:25:25 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta ad706_test -c ad706_test " "Info: Command: quartus_sta ad706_test -c ad706_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Info: Core supply voltage is 1.2V" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[108\]\[1\]\|combout " "Warning: Node \"u3\|uart_ad\[108\]\[1\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[108\]\[2\]\|combout " "Warning: Node \"u3\|uart_ad\[108\]\[2\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[66\]\[1\]\|combout " "Warning: Node \"u3\|uart_ad\[66\]\[1\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[103\]\[1\]\|combout " "Warning: Node \"u3\|uart_ad\[103\]\[1\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[107\]\[1\]\|combout " "Warning: Node \"u3\|uart_ad\[107\]\[1\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[103\]\[2\]\|combout " "Warning: Node \"u3\|uart_ad\[103\]\[2\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[65\]\[2\]\|combout " "Warning: Node \"u3\|uart_ad\[65\]\[2\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[103\]\[0\]\|combout " "Warning: Node \"u3\|uart_ad\[103\]\[0\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[107\]\[0\]\|combout " "Warning: Node \"u3\|uart_ad\[107\]\[0\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[103\]\[3\]\|combout " "Warning: Node \"u3\|uart_ad\[103\]\[3\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[65\]\[3\]\|combout " "Warning: Node \"u3\|uart_ad\[65\]\[3\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[94\]\[1\]\|combout " "Warning: Node \"u3\|uart_ad\[94\]\[1\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[92\]\[1\]\|combout " "Warning: Node \"u3\|uart_ad\[92\]\[1\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[64\]\[1\]\|combout " "Warning: Node \"u3\|uart_ad\[64\]\[1\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[65\]\[1\]\|combout " "Warning: Node \"u3\|uart_ad\[65\]\[1\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[4\]\[1\]\|combout " "Warning: Node \"u3\|uart_ad\[4\]\[1\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[63\]\[1\]\|combout " "Warning: Node \"u3\|uart_ad\[63\]\[1\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[64\]\[2\]\|combout " "Warning: Node \"u3\|uart_ad\[64\]\[2\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[66\]\[2\]\|combout " "Warning: Node \"u3\|uart_ad\[66\]\[2\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[92\]\[2\]\|combout " "Warning: Node \"u3\|uart_ad\[92\]\[2\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[94\]\[2\]\|combout " "Warning: Node \"u3\|uart_ad\[94\]\[2\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[88\]\[2\]\|combout " "Warning: Node \"u3\|uart_ad\[88\]\[2\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[107\]\[2\]\|combout " "Warning: Node \"u3\|uart_ad\[107\]\[2\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[4\]\[2\]\|combout " "Warning: Node \"u3\|uart_ad\[4\]\[2\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[63\]\[0\]\|combout " "Warning: Node \"u3\|uart_ad\[63\]\[0\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[65\]\[0\]\|combout " "Warning: Node \"u3\|uart_ad\[65\]\[0\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[108\]\[0\]\|combout " "Warning: Node \"u3\|uart_ad\[108\]\[0\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[108\]\[3\]\|combout " "Warning: Node \"u3\|uart_ad\[108\]\[3\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[107\]\[3\]\|combout " "Warning: Node \"u3\|uart_ad\[107\]\[3\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[102\]\[1\]\|combout " "Warning: Node \"u3\|uart_ad\[102\]\[1\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[22\]\[1\]\|combout " "Warning: Node \"u3\|uart_ad\[22\]\[1\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[47\]\[1\]\|combout " "Warning: Node \"u3\|uart_ad\[47\]\[1\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[61\]\[1\]\|combout " "Warning: Node \"u3\|uart_ad\[61\]\[1\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[79\]\[1\]\|combout " "Warning: Node \"u3\|uart_ad\[79\]\[1\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[102\]\[2\]\|combout " "Warning: Node \"u3\|uart_ad\[102\]\[2\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[106\]\[2\]\|combout " "Warning: Node \"u3\|uart_ad\[106\]\[2\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[74\]\[2\]\|combout " "Warning: Node \"u3\|uart_ad\[74\]\[2\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[22\]\[2\]\|combout " "Warning: Node \"u3\|uart_ad\[22\]\[2\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[89\]\[0\]\|combout " "Warning: Node \"u3\|uart_ad\[89\]\[0\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[91\]\[0\]\|combout " "Warning: Node \"u3\|uart_ad\[91\]\[0\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[37\]\[0\]\|combout " "Warning: Node \"u3\|uart_ad\[37\]\[0\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[61\]\[0\]\|combout " "Warning: Node \"u3\|uart_ad\[61\]\[0\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[79\]\[0\]\|combout " "Warning: Node \"u3\|uart_ad\[79\]\[0\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[77\]\[0\]\|combout " "Warning: Node \"u3\|uart_ad\[77\]\[0\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[10\]\[0\]\|combout " "Warning: Node \"u3\|uart_ad\[10\]\[0\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[91\]\[3\]\|combout " "Warning: Node \"u3\|uart_ad\[91\]\[3\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[89\]\[3\]\|combout " "Warning: Node \"u3\|uart_ad\[89\]\[3\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[78\]\[1\]\|combout " "Warning: Node \"u3\|uart_ad\[78\]\[1\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[106\]\[1\]\|combout " "Warning: Node \"u3\|uart_ad\[106\]\[1\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[74\]\[1\]\|combout " "Warning: Node \"u3\|uart_ad\[74\]\[1\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[88\]\[1\]\|combout " "Warning: Node \"u3\|uart_ad\[88\]\[1\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[10\]\[1\]\|combout " "Warning: Node \"u3\|uart_ad\[10\]\[1\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[9\]\[1\]\|combout " "Warning: Node \"u3\|uart_ad\[9\]\[1\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[37\]\[1\]\|combout " "Warning: Node \"u3\|uart_ad\[37\]\[1\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[23\]\[1\]\|combout " "Warning: Node \"u3\|uart_ad\[23\]\[1\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[21\]\[1\]\|combout " "Warning: Node \"u3\|uart_ad\[21\]\[1\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[93\]\[1\]\|combout " "Warning: Node \"u3\|uart_ad\[93\]\[1\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[77\]\[1\]\|combout " "Warning: Node \"u3\|uart_ad\[77\]\[1\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[78\]\[2\]\|combout " "Warning: Node \"u3\|uart_ad\[78\]\[2\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[80\]\[2\]\|combout " "Warning: Node \"u3\|uart_ad\[80\]\[2\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[93\]\[2\]\|combout " "Warning: Node \"u3\|uart_ad\[93\]\[2\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[91\]\[2\]\|combout " "Warning: Node \"u3\|uart_ad\[91\]\[2\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[89\]\[2\]\|combout " "Warning: Node \"u3\|uart_ad\[89\]\[2\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[79\]\[2\]\|combout " "Warning: Node \"u3\|uart_ad\[79\]\[2\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[77\]\[2\]\|combout " "Warning: Node \"u3\|uart_ad\[77\]\[2\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[61\]\[2\]\|combout " "Warning: Node \"u3\|uart_ad\[61\]\[2\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[63\]\[2\]\|combout " "Warning: Node \"u3\|uart_ad\[63\]\[2\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[105\]\[0\]\|combout " "Warning: Node \"u3\|uart_ad\[105\]\[0\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[75\]\[0\]\|combout " "Warning: Node \"u3\|uart_ad\[75\]\[0\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[51\]\[0\]\|combout " "Warning: Node \"u3\|uart_ad\[51\]\[0\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[49\]\[0\]\|combout " "Warning: Node \"u3\|uart_ad\[49\]\[0\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[9\]\[0\]\|combout " "Warning: Node \"u3\|uart_ad\[9\]\[0\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[93\]\[0\]\|combout " "Warning: Node \"u3\|uart_ad\[93\]\[0\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[8\]\[0\]\|combout " "Warning: Node \"u3\|uart_ad\[8\]\[0\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[94\]\[0\]\|combout " "Warning: Node \"u3\|uart_ad\[94\]\[0\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[92\]\[0\]\|combout " "Warning: Node \"u3\|uart_ad\[92\]\[0\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[38\]\[0\]\|combout " "Warning: Node \"u3\|uart_ad\[38\]\[0\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[38\]\[3\]\|combout " "Warning: Node \"u3\|uart_ad\[38\]\[3\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[24\]\[3\]\|combout " "Warning: Node \"u3\|uart_ad\[24\]\[3\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[8\]\[3\]\|combout " "Warning: Node \"u3\|uart_ad\[8\]\[3\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[10\]\[3\]\|combout " "Warning: Node \"u3\|uart_ad\[10\]\[3\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[94\]\[3\]\|combout " "Warning: Node \"u3\|uart_ad\[94\]\[3\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[92\]\[3\]\|combout " "Warning: Node \"u3\|uart_ad\[92\]\[3\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[75\]\[3\]\|combout " "Warning: Node \"u3\|uart_ad\[75\]\[3\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[105\]\[3\]\|combout " "Warning: Node \"u3\|uart_ad\[105\]\[3\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[63\]\[3\]\|combout " "Warning: Node \"u3\|uart_ad\[63\]\[3\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[61\]\[3\]\|combout " "Warning: Node \"u3\|uart_ad\[61\]\[3\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[37\]\[3\]\|combout " "Warning: Node \"u3\|uart_ad\[37\]\[3\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[80\]\[1\]\|combout " "Warning: Node \"u3\|uart_ad\[80\]\[1\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[46\]\[1\]\|combout " "Warning: Node \"u3\|uart_ad\[46\]\[1\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[60\]\[1\]\|combout " "Warning: Node \"u3\|uart_ad\[60\]\[1\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[50\]\[1\]\|combout " "Warning: Node \"u3\|uart_ad\[50\]\[1\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[8\]\[1\]\|combout " "Warning: Node \"u3\|uart_ad\[8\]\[1\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[24\]\[1\]\|combout " "Warning: Node \"u3\|uart_ad\[24\]\[1\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[5\]\[1\]\|combout " "Warning: Node \"u3\|uart_ad\[5\]\[1\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[7\]\[1\]\|combout " "Warning: Node \"u3\|uart_ad\[7\]\[1\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[19\]\[1\]\|combout " "Warning: Node \"u3\|uart_ad\[19\]\[1\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[51\]\[1\]\|combout " "Warning: Node \"u3\|uart_ad\[51\]\[1\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[49\]\[1\]\|combout " "Warning: Node \"u3\|uart_ad\[49\]\[1\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[89\]\[1\]\|combout " "Warning: Node \"u3\|uart_ad\[89\]\[1\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[91\]\[1\]\|combout " "Warning: Node \"u3\|uart_ad\[91\]\[1\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[75\]\[2\]\|combout " "Warning: Node \"u3\|uart_ad\[75\]\[2\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[105\]\[2\]\|combout " "Warning: Node \"u3\|uart_ad\[105\]\[2\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[21\]\[2\]\|combout " "Warning: Node \"u3\|uart_ad\[21\]\[2\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[23\]\[2\]\|combout " "Warning: Node \"u3\|uart_ad\[23\]\[2\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[37\]\[2\]\|combout " "Warning: Node \"u3\|uart_ad\[37\]\[2\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[18\]\[2\]\|combout " "Warning: Node \"u3\|uart_ad\[18\]\[2\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[8\]\[2\]\|combout " "Warning: Node \"u3\|uart_ad\[8\]\[2\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[10\]\[2\]\|combout " "Warning: Node \"u3\|uart_ad\[10\]\[2\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[24\]\[2\]\|combout " "Warning: Node \"u3\|uart_ad\[24\]\[2\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[60\]\[2\]\|combout " "Warning: Node \"u3\|uart_ad\[60\]\[2\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[33\]\[0\]\|combout " "Warning: Node \"u3\|uart_ad\[33\]\[0\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[35\]\[0\]\|combout " "Warning: Node \"u3\|uart_ad\[35\]\[0\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[19\]\[0\]\|combout " "Warning: Node \"u3\|uart_ad\[19\]\[0\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[23\]\[0\]\|combout " "Warning: Node \"u3\|uart_ad\[23\]\[0\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[21\]\[0\]\|combout " "Warning: Node \"u3\|uart_ad\[21\]\[0\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[47\]\[0\]\|combout " "Warning: Node \"u3\|uart_ad\[47\]\[0\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[24\]\[0\]\|combout " "Warning: Node \"u3\|uart_ad\[24\]\[0\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[106\]\[0\]\|combout " "Warning: Node \"u3\|uart_ad\[106\]\[0\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[80\]\[0\]\|combout " "Warning: Node \"u3\|uart_ad\[80\]\[0\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[80\]\[3\]\|combout " "Warning: Node \"u3\|uart_ad\[80\]\[3\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[106\]\[3\]\|combout " "Warning: Node \"u3\|uart_ad\[106\]\[3\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[49\]\[3\]\|combout " "Warning: Node \"u3\|uart_ad\[49\]\[3\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[51\]\[3\]\|combout " "Warning: Node \"u3\|uart_ad\[51\]\[3\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[36\]\[1\]\|combout " "Warning: Node \"u3\|uart_ad\[36\]\[1\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[38\]\[1\]\|combout " "Warning: Node \"u3\|uart_ad\[38\]\[1\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[18\]\[1\]\|combout " "Warning: Node \"u3\|uart_ad\[18\]\[1\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[35\]\[1\]\|combout " "Warning: Node \"u3\|uart_ad\[35\]\[1\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[33\]\[1\]\|combout " "Warning: Node \"u3\|uart_ad\[33\]\[1\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[105\]\[1\]\|combout " "Warning: Node \"u3\|uart_ad\[105\]\[1\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[75\]\[1\]\|combout " "Warning: Node \"u3\|uart_ad\[75\]\[1\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[7\]\[2\]\|combout " "Warning: Node \"u3\|uart_ad\[7\]\[2\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[5\]\[2\]\|combout " "Warning: Node \"u3\|uart_ad\[5\]\[2\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[19\]\[2\]\|combout " "Warning: Node \"u3\|uart_ad\[19\]\[2\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[51\]\[2\]\|combout " "Warning: Node \"u3\|uart_ad\[51\]\[2\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[49\]\[2\]\|combout " "Warning: Node \"u3\|uart_ad\[49\]\[2\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[9\]\[2\]\|combout " "Warning: Node \"u3\|uart_ad\[9\]\[2\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[47\]\[2\]\|combout " "Warning: Node \"u3\|uart_ad\[47\]\[2\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[50\]\[2\]\|combout " "Warning: Node \"u3\|uart_ad\[50\]\[2\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[46\]\[2\]\|combout " "Warning: Node \"u3\|uart_ad\[46\]\[2\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[5\]\[0\]\|combout " "Warning: Node \"u3\|uart_ad\[5\]\[0\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[7\]\[0\]\|combout " "Warning: Node \"u3\|uart_ad\[7\]\[0\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[78\]\[0\]\|combout " "Warning: Node \"u3\|uart_ad\[78\]\[0\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[64\]\[0\]\|combout " "Warning: Node \"u3\|uart_ad\[64\]\[0\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[64\]\[3\]\|combout " "Warning: Node \"u3\|uart_ad\[64\]\[3\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[78\]\[3\]\|combout " "Warning: Node \"u3\|uart_ad\[78\]\[3\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[9\]\[3\]\|combout " "Warning: Node \"u3\|uart_ad\[9\]\[3\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[77\]\[3\]\|combout " "Warning: Node \"u3\|uart_ad\[77\]\[3\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[79\]\[3\]\|combout " "Warning: Node \"u3\|uart_ad\[79\]\[3\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[19\]\[3\]\|combout " "Warning: Node \"u3\|uart_ad\[19\]\[3\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[23\]\[3\]\|combout " "Warning: Node \"u3\|uart_ad\[23\]\[3\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[21\]\[3\]\|combout " "Warning: Node \"u3\|uart_ad\[21\]\[3\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[33\]\[3\]\|combout " "Warning: Node \"u3\|uart_ad\[33\]\[3\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[35\]\[3\]\|combout " "Warning: Node \"u3\|uart_ad\[35\]\[3\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[52\]\[1\]\|combout " "Warning: Node \"u3\|uart_ad\[52\]\[1\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[32\]\[1\]\|combout " "Warning: Node \"u3\|uart_ad\[32\]\[1\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[33\]\[2\]\|combout " "Warning: Node \"u3\|uart_ad\[33\]\[2\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[35\]\[2\]\|combout " "Warning: Node \"u3\|uart_ad\[35\]\[2\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[36\]\[2\]\|combout " "Warning: Node \"u3\|uart_ad\[36\]\[2\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[38\]\[2\]\|combout " "Warning: Node \"u3\|uart_ad\[38\]\[2\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[22\]\[0\]\|combout " "Warning: Node \"u3\|uart_ad\[22\]\[0\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[36\]\[0\]\|combout " "Warning: Node \"u3\|uart_ad\[36\]\[0\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[66\]\[3\]\|combout " "Warning: Node \"u3\|uart_ad\[66\]\[3\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[93\]\[3\]\|combout " "Warning: Node \"u3\|uart_ad\[93\]\[3\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[5\]\[3\]\|combout " "Warning: Node \"u3\|uart_ad\[5\]\[3\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[7\]\[3\]\|combout " "Warning: Node \"u3\|uart_ad\[7\]\[3\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[32\]\[2\]\|combout " "Warning: Node \"u3\|uart_ad\[32\]\[2\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[66\]\[0\]\|combout " "Warning: Node \"u3\|uart_ad\[66\]\[0\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[52\]\[0\]\|combout " "Warning: Node \"u3\|uart_ad\[52\]\[0\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[50\]\[0\]\|combout " "Warning: Node \"u3\|uart_ad\[50\]\[0\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[50\]\[3\]\|combout " "Warning: Node \"u3\|uart_ad\[50\]\[3\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[36\]\[3\]\|combout " "Warning: Node \"u3\|uart_ad\[36\]\[3\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[52\]\[3\]\|combout " "Warning: Node \"u3\|uart_ad\[52\]\[3\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[47\]\[3\]\|combout " "Warning: Node \"u3\|uart_ad\[47\]\[3\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[52\]\[2\]\|combout " "Warning: Node \"u3\|uart_ad\[52\]\[2\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u3\|uart_ad\[22\]\[3\]\|combout " "Warning: Node \"u3\|uart_ad\[22\]\[3\]\|combout\" is a latch" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX301/verilog/ad706_test/rtl/uart.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ad706_test.sdc " "Critical Warning: Synopsys Design Constraints File file not found: 'ad706_test.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 0 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "Info: No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 0 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Info: Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "Info: create_clock -period 1.000 -name clk clk" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name uart:u3\|clkdiv:u0\|clkout uart:u3\|clkdiv:u0\|clkout " "Info: create_clock -period 1.000 -name uart:u3\|clkdiv:u0\|clkout uart:u3\|clkdiv:u0\|clkout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name uart:u3\|uart_stat.000 uart:u3\|uart_stat.000 " "Info: create_clock -period 1.000 -name uart:u3\|uart_stat.000 uart:u3\|uart_stat.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "Info: No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 0 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info: Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{uart:u3\|uart_stat.000\}\] -rise_to \[get_clocks \{uart:u3\|uart_stat.000\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{uart:u3\|uart_stat.000\}\] -rise_to \[get_clocks \{uart:u3\|uart_stat.000\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{uart:u3\|uart_stat.000\}\] -fall_to \[get_clocks \{uart:u3\|uart_stat.000\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{uart:u3\|uart_stat.000\}\] -fall_to \[get_clocks \{uart:u3\|uart_stat.000\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{uart:u3\|uart_stat.000\}\] -rise_to \[get_clocks \{uart:u3\|uart_stat.000\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{uart:u3\|uart_stat.000\}\] -rise_to \[get_clocks \{uart:u3\|uart_stat.000\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{uart:u3\|uart_stat.000\}\] -fall_to \[get_clocks \{uart:u3\|uart_stat.000\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{uart:u3\|uart_stat.000\}\] -fall_to \[get_clocks \{uart:u3\|uart_stat.000\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{uart:u3\|uart_stat.000\}\] -rise_to \[get_clocks \{uart:u3\|uart_stat.000\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{uart:u3\|uart_stat.000\}\] -rise_to \[get_clocks \{uart:u3\|uart_stat.000\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{uart:u3\|uart_stat.000\}\] -fall_to \[get_clocks \{uart:u3\|uart_stat.000\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{uart:u3\|uart_stat.000\}\] -fall_to \[get_clocks \{uart:u3\|uart_stat.000\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{uart:u3\|uart_stat.000\}\] -rise_to \[get_clocks \{uart:u3\|uart_stat.000\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{uart:u3\|uart_stat.000\}\] -rise_to \[get_clocks \{uart:u3\|uart_stat.000\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{uart:u3\|uart_stat.000\}\] -fall_to \[get_clocks \{uart:u3\|uart_stat.000\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{uart:u3\|uart_stat.000\}\] -fall_to \[get_clocks \{uart:u3\|uart_stat.000\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{uart:u3\|uart_stat.000\}\] -rise_to \[get_clocks \{uart:u3\|clkdiv:u0\|clkout\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{uart:u3\|uart_stat.000\}\] -rise_to \[get_clocks \{uart:u3\|clkdiv:u0\|clkout\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{uart:u3\|uart_stat.000\}\] -fall_to \[get_clocks \{uart:u3\|clkdiv:u0\|clkout\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{uart:u3\|uart_stat.000\}\] -fall_to \[get_clocks \{uart:u3\|clkdiv:u0\|clkout\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{uart:u3\|uart_stat.000\}\] -rise_to \[get_clocks \{uart:u3\|clkdiv:u0\|clkout\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{uart:u3\|uart_stat.000\}\] -rise_to \[get_clocks \{uart:u3\|clkdiv:u0\|clkout\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{uart:u3\|uart_stat.000\}\] -fall_to \[get_clocks \{uart:u3\|clkdiv:u0\|clkout\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{uart:u3\|uart_stat.000\}\] -fall_to \[get_clocks \{uart:u3\|clkdiv:u0\|clkout\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{uart:u3\|uart_stat.000\}\] -rise_to \[get_clocks \{uart:u3\|clkdiv:u0\|clkout\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{uart:u3\|uart_stat.000\}\] -rise_to \[get_clocks \{uart:u3\|clkdiv:u0\|clkout\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{uart:u3\|uart_stat.000\}\] -fall_to \[get_clocks \{uart:u3\|clkdiv:u0\|clkout\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{uart:u3\|uart_stat.000\}\] -fall_to \[get_clocks \{uart:u3\|clkdiv:u0\|clkout\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{uart:u3\|uart_stat.000\}\] -rise_to \[get_clocks \{uart:u3\|clkdiv:u0\|clkout\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{uart:u3\|uart_stat.000\}\] -rise_to \[get_clocks \{uart:u3\|clkdiv:u0\|clkout\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{uart:u3\|uart_stat.000\}\] -fall_to \[get_clocks \{uart:u3\|clkdiv:u0\|clkout\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{uart:u3\|uart_stat.000\}\] -fall_to \[get_clocks \{uart:u3\|clkdiv:u0\|clkout\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{uart:u3\|clkdiv:u0\|clkout\}\] -rise_to \[get_clocks \{uart:u3\|uart_stat.000\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{uart:u3\|clkdiv:u0\|clkout\}\] -rise_to \[get_clocks \{uart:u3\|uart_stat.000\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{uart:u3\|clkdiv:u0\|clkout\}\] -fall_to \[get_clocks \{uart:u3\|uart_stat.000\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{uart:u3\|clkdiv:u0\|clkout\}\] -fall_to \[get_clocks \{uart:u3\|uart_stat.000\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{uart:u3\|clkdiv:u0\|clkout\}\] -rise_to \[get_clocks \{uart:u3\|uart_stat.000\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{uart:u3\|clkdiv:u0\|clkout\}\] -rise_to \[get_clocks \{uart:u3\|uart_stat.000\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{uart:u3\|clkdiv:u0\|clkout\}\] -fall_to \[get_clocks \{uart:u3\|uart_stat.000\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{uart:u3\|clkdiv:u0\|clkout\}\] -fall_to \[get_clocks \{uart:u3\|uart_stat.000\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{uart:u3\|clkdiv:u0\|clkout\}\] -rise_to \[get_clocks \{uart:u3\|uart_stat.000\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{uart:u3\|clkdiv:u0\|clkout\}\] -rise_to \[get_clocks \{uart:u3\|uart_stat.000\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{uart:u3\|clkdiv:u0\|clkout\}\] -fall_to \[get_clocks \{uart:u3\|uart_stat.000\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{uart:u3\|clkdiv:u0\|clkout\}\] -fall_to \[get_clocks \{uart:u3\|uart_stat.000\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{uart:u3\|clkdiv:u0\|clkout\}\] -rise_to \[get_clocks \{uart:u3\|uart_stat.000\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{uart:u3\|clkdiv:u0\|clkout\}\] -rise_to \[get_clocks \{uart:u3\|uart_stat.000\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{uart:u3\|clkdiv:u0\|clkout\}\] -fall_to \[get_clocks \{uart:u3\|uart_stat.000\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{uart:u3\|clkdiv:u0\|clkout\}\] -fall_to \[get_clocks \{uart:u3\|uart_stat.000\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{uart:u3\|clkdiv:u0\|clkout\}\] -rise_to \[get_clocks \{uart:u3\|clkdiv:u0\|clkout\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{uart:u3\|clkdiv:u0\|clkout\}\] -rise_to \[get_clocks \{uart:u3\|clkdiv:u0\|clkout\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{uart:u3\|clkdiv:u0\|clkout\}\] -fall_to \[get_clocks \{uart:u3\|clkdiv:u0\|clkout\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{uart:u3\|clkdiv:u0\|clkout\}\] -fall_to \[get_clocks \{uart:u3\|clkdiv:u0\|clkout\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{uart:u3\|clkdiv:u0\|clkout\}\] -rise_to \[get_clocks \{uart:u3\|clkdiv:u0\|clkout\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{uart:u3\|clkdiv:u0\|clkout\}\] -rise_to \[get_clocks \{uart:u3\|clkdiv:u0\|clkout\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{uart:u3\|clkdiv:u0\|clkout\}\] -fall_to \[get_clocks \{uart:u3\|clkdiv:u0\|clkout\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{uart:u3\|clkdiv:u0\|clkout\}\] -fall_to \[get_clocks \{uart:u3\|clkdiv:u0\|clkout\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{uart:u3\|clkdiv:u0\|clkout\}\] -rise_to \[get_clocks \{uart:u3\|clkdiv:u0\|clkout\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{uart:u3\|clkdiv:u0\|clkout\}\] -rise_to \[get_clocks \{uart:u3\|clkdiv:u0\|clkout\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{uart:u3\|clkdiv:u0\|clkout\}\] -fall_to \[get_clocks \{uart:u3\|clkdiv:u0\|clkout\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{uart:u3\|clkdiv:u0\|clkout\}\] -fall_to \[get_clocks \{uart:u3\|clkdiv:u0\|clkout\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{uart:u3\|clkdiv:u0\|clkout\}\] -rise_to \[get_clocks \{uart:u3\|clkdiv:u0\|clkout\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{uart:u3\|clkdiv:u0\|clkout\}\] -rise_to \[get_clocks \{uart:u3\|clkdiv:u0\|clkout\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{uart:u3\|clkdiv:u0\|clkout\}\] -fall_to \[get_clocks \{uart:u3\|clkdiv:u0\|clkout\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{uart:u3\|clkdiv:u0\|clkout\}\] -fall_to \[get_clocks \{uart:u3\|clkdiv:u0\|clkout\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{uart:u3\|clkdiv:u0\|clkout\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{uart:u3\|clkdiv:u0\|clkout\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{uart:u3\|clkdiv:u0\|clkout\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{uart:u3\|clkdiv:u0\|clkout\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{uart:u3\|clkdiv:u0\|clkout\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{uart:u3\|clkdiv:u0\|clkout\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{uart:u3\|clkdiv:u0\|clkout\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{uart:u3\|clkdiv:u0\|clkout\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{uart:u3\|clkdiv:u0\|clkout\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{uart:u3\|clkdiv:u0\|clkout\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{uart:u3\|clkdiv:u0\|clkout\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{uart:u3\|clkdiv:u0\|clkout\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{uart:u3\|clkdiv:u0\|clkout\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{uart:u3\|clkdiv:u0\|clkout\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{uart:u3\|clkdiv:u0\|clkout\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{uart:u3\|clkdiv:u0\|clkout\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{uart:u3\|uart_stat.000\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{uart:u3\|uart_stat.000\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{uart:u3\|uart_stat.000\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{uart:u3\|uart_stat.000\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{uart:u3\|uart_stat.000\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{uart:u3\|uart_stat.000\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{uart:u3\|uart_stat.000\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{uart:u3\|uart_stat.000\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{uart:u3\|uart_stat.000\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{uart:u3\|uart_stat.000\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{uart:u3\|uart_stat.000\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{uart:u3\|uart_stat.000\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{uart:u3\|uart_stat.000\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{uart:u3\|uart_stat.000\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{uart:u3\|uart_stat.000\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{uart:u3\|uart_stat.000\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{uart:u3\|clkdiv:u0\|clkout\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{uart:u3\|clkdiv:u0\|clkout\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{uart:u3\|clkdiv:u0\|clkout\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{uart:u3\|clkdiv:u0\|clkout\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{uart:u3\|clkdiv:u0\|clkout\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{uart:u3\|clkdiv:u0\|clkout\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{uart:u3\|clkdiv:u0\|clkout\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{uart:u3\|clkdiv:u0\|clkout\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{uart:u3\|clkdiv:u0\|clkout\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{uart:u3\|clkdiv:u0\|clkout\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{uart:u3\|clkdiv:u0\|clkout\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{uart:u3\|clkdiv:u0\|clkout\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{uart:u3\|clkdiv:u0\|clkout\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{uart:u3\|clkdiv:u0\|clkout\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{uart:u3\|clkdiv:u0\|clkout\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{uart:u3\|clkdiv:u0\|clkout\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "322 " "Info: Peak virtual memory: 322 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 07 14:25:26 2015 " "Info: Processing ended: Sun Jun 07 14:25:26 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning: Timing requirements not met" {  } {  } 1 0 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -29.724 " "Info: Worst-case setup slack is -29.724" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -29.724     -5878.355 clk  " "Info:   -29.724     -5878.355 clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.064      -238.705 uart:u3\|clkdiv:u0\|clkout  " "Info:    -8.064      -238.705 uart:u3\|clkdiv:u0\|clkout " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.125       -82.151 uart:u3\|uart_stat.000  " "Info:    -1.125       -82.151 uart:u3\|uart_stat.000 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.419 " "Info: Worst-case hold slack is -0.419" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.419       -15.742 uart:u3\|uart_stat.000  " "Info:    -0.419       -15.742 uart:u3\|uart_stat.000 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.407        -6.981 uart:u3\|clkdiv:u0\|clkout  " "Info:    -0.407        -6.981 uart:u3\|clkdiv:u0\|clkout " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.128        -0.128 clk  " "Info:    -0.128        -0.128 clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "Info: No Recovery paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "Info: No Removal paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.201 " "Info: Worst-case minimum pulse width slack is -3.201" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.201     -1715.047 clk  " "Info:    -3.201     -1715.047 clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487       -98.142 uart:u3\|clkdiv:u0\|clkout  " "Info:    -1.487       -98.142 uart:u3\|clkdiv:u0\|clkout " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.358         0.000 uart:u3\|uart_stat.000  " "Info:     0.358         0.000 uart:u3\|uart_stat.000 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info: Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{uart:u3\|uart_stat.000\}\] -rise_to \[get_clocks \{uart:u3\|uart_stat.000\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{uart:u3\|uart_stat.000\}\] -rise_to \[get_clocks \{uart:u3\|uart_stat.000\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{uart:u3\|uart_stat.000\}\] -fall_to \[get_clocks \{uart:u3\|uart_stat.000\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{uart:u3\|uart_stat.000\}\] -fall_to \[get_clocks \{uart:u3\|uart_stat.000\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{uart:u3\|uart_stat.000\}\] -rise_to \[get_clocks \{uart:u3\|uart_stat.000\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{uart:u3\|uart_stat.000\}\] -rise_to \[get_clocks \{uart:u3\|uart_stat.000\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{uart:u3\|uart_stat.000\}\] -fall_to \[get_clocks \{uart:u3\|uart_stat.000\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{uart:u3\|uart_stat.000\}\] -fall_to \[get_clocks \{uart:u3\|uart_stat.000\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{uart:u3\|uart_stat.000\}\] -rise_to \[get_clocks \{uart:u3\|uart_stat.000\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{uart:u3\|uart_stat.000\}\] -rise_to \[get_clocks \{uart:u3\|uart_stat.000\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{uart:u3\|uart_stat.000\}\] -fall_to \[get_clocks \{uart:u3\|uart_stat.000\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{uart:u3\|uart_stat.000\}\] -fall_to \[get_clocks \{uart:u3\|uart_stat.000\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{uart:u3\|uart_stat.000\}\] -rise_to \[get_clocks \{uart:u3\|uart_stat.000\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{uart:u3\|uart_stat.000\}\] -rise_to \[get_clocks \{uart:u3\|uart_stat.000\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{uart:u3\|uart_stat.000\}\] -fall_to \[get_clocks \{uart:u3\|uart_stat.000\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{uart:u3\|uart_stat.000\}\] -fall_to \[get_clocks \{uart:u3\|uart_stat.000\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{uart:u3\|uart_stat.000\}\] -rise_to \[get_clocks \{uart:u3\|clkdiv:u0\|clkout\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{uart:u3\|uart_stat.000\}\] -rise_to \[get_clocks \{uart:u3\|clkdiv:u0\|clkout\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{uart:u3\|uart_stat.000\}\] -fall_to \[get_clocks \{uart:u3\|clkdiv:u0\|clkout\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{uart:u3\|uart_stat.000\}\] -fall_to \[get_clocks \{uart:u3\|clkdiv:u0\|clkout\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{uart:u3\|uart_stat.000\}\] -rise_to \[get_clocks \{uart:u3\|clkdiv:u0\|clkout\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{uart:u3\|uart_stat.000\}\] -rise_to \[get_clocks \{uart:u3\|clkdiv:u0\|clkout\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{uart:u3\|uart_stat.000\}\] -fall_to \[get_clocks \{uart:u3\|clkdiv:u0\|clkout\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{uart:u3\|uart_stat.000\}\] -fall_to \[get_clocks \{uart:u3\|clkdiv:u0\|clkout\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{uart:u3\|uart_stat.000\}\] -rise_to \[get_clocks \{uart:u3\|clkdiv:u0\|clkout\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{uart:u3\|uart_stat.000\}\] -rise_to \[get_clocks \{uart:u3\|clkdiv:u0\|clkout\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{uart:u3\|uart_stat.000\}\] -fall_to \[get_clocks \{uart:u3\|clkdiv:u0\|clkout\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{uart:u3\|uart_stat.000\}\] -fall_to \[get_clocks \{uart:u3\|clkdiv:u0\|clkout\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{uart:u3\|uart_stat.000\}\] -rise_to \[get_clocks \{uart:u3\|clkdiv:u0\|clkout\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{uart:u3\|uart_stat.000\}\] -rise_to \[get_clocks \{uart:u3\|clkdiv:u0\|clkout\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{uart:u3\|uart_stat.000\}\] -fall_to \[get_clocks \{uart:u3\|clkdiv:u0\|clkout\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{uart:u3\|uart_stat.000\}\] -fall_to \[get_clocks \{uart:u3\|clkdiv:u0\|clkout\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{uart:u3\|clkdiv:u0\|clkout\}\] -rise_to \[get_clocks \{uart:u3\|uart_stat.000\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{uart:u3\|clkdiv:u0\|clkout\}\] -rise_to \[get_clocks \{uart:u3\|uart_stat.000\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{uart:u3\|clkdiv:u0\|clkout\}\] -fall_to \[get_clocks \{uart:u3\|uart_stat.000\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{uart:u3\|clkdiv:u0\|clkout\}\] -fall_to \[get_clocks \{uart:u3\|uart_stat.000\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{uart:u3\|clkdiv:u0\|clkout\}\] -rise_to \[get_clocks \{uart:u3\|uart_stat.000\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{uart:u3\|clkdiv:u0\|clkout\}\] -rise_to \[get_clocks \{uart:u3\|uart_stat.000\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{uart:u3\|clkdiv:u0\|clkout\}\] -fall_to \[get_clocks \{uart:u3\|uart_stat.000\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{uart:u3\|clkdiv:u0\|clkout\}\] -fall_to \[get_clocks \{uart:u3\|uart_stat.000\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{uart:u3\|clkdiv:u0\|clkout\}\] -rise_to \[get_clocks \{uart:u3\|uart_stat.000\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{uart:u3\|clkdiv:u0\|clkout\}\] -rise_to \[get_clocks \{uart:u3\|uart_stat.000\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{uart:u3\|clkdiv:u0\|clkout\}\] -fall_to \[get_clocks \{uart:u3\|uart_stat.000\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{uart:u3\|clkdiv:u0\|clkout\}\] -fall_to \[get_clocks \{uart:u3\|uart_stat.000\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{uart:u3\|clkdiv:u0\|clkout\}\] -rise_to \[get_clocks \{uart:u3\|uart_stat.000\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{uart:u3\|clkdiv:u0\|clkout\}\] -rise_to \[get_clocks \{uart:u3\|uart_stat.000\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{uart:u3\|clkdiv:u0\|clkout\}\] -fall_to \[get_clocks \{uart:u3\|uart_stat.000\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{uart:u3\|clkdiv:u0\|clkout\}\] -fall_to \[get_clocks \{uart:u3\|uart_stat.000\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{uart:u3\|clkdiv:u0\|clkout\}\] -rise_to \[get_clocks \{uart:u3\|clkdiv:u0\|clkout\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{uart:u3\|clkdiv:u0\|clkout\}\] -rise_to \[get_clocks \{uart:u3\|clkdiv:u0\|clkout\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{uart:u3\|clkdiv:u0\|clkout\}\] -fall_to \[get_clocks \{uart:u3\|clkdiv:u0\|clkout\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{uart:u3\|clkdiv:u0\|clkout\}\] -fall_to \[get_clocks \{uart:u3\|clkdiv:u0\|clkout\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{uart:u3\|clkdiv:u0\|clkout\}\] -rise_to \[get_clocks \{uart:u3\|clkdiv:u0\|clkout\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{uart:u3\|clkdiv:u0\|clkout\}\] -rise_to \[get_clocks \{uart:u3\|clkdiv:u0\|clkout\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{uart:u3\|clkdiv:u0\|clkout\}\] -fall_to \[get_clocks \{uart:u3\|clkdiv:u0\|clkout\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{uart:u3\|clkdiv:u0\|clkout\}\] -fall_to \[get_clocks \{uart:u3\|clkdiv:u0\|clkout\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{uart:u3\|clkdiv:u0\|clkout\}\] -rise_to \[get_clocks \{uart:u3\|clkdiv:u0\|clkout\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{uart:u3\|clkdiv:u0\|clkout\}\] -rise_to \[get_clocks \{uart:u3\|clkdiv:u0\|clkout\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{uart:u3\|clkdiv:u0\|clkout\}\] -fall_to \[get_clocks \{uart:u3\|clkdiv:u0\|clkout\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{uart:u3\|clkdiv:u0\|clkout\}\] -fall_to \[get_clocks \{uart:u3\|clkdiv:u0\|clkout\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{uart:u3\|clkdiv:u0\|clkout\}\] -rise_to \[get_clocks \{uart:u3\|clkdiv:u0\|clkout\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{uart:u3\|clkdiv:u0\|clkout\}\] -rise_to \[get_clocks \{uart:u3\|clkdiv:u0\|clkout\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{uart:u3\|clkdiv:u0\|clkout\}\] -fall_to \[get_clocks \{uart:u3\|clkdiv:u0\|clkout\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{uart:u3\|clkdiv:u0\|clkout\}\] -fall_to \[get_clocks \{uart:u3\|clkdiv:u0\|clkout\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{uart:u3\|clkdiv:u0\|clkout\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{uart:u3\|clkdiv:u0\|clkout\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{uart:u3\|clkdiv:u0\|clkout\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{uart:u3\|clkdiv:u0\|clkout\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{uart:u3\|clkdiv:u0\|clkout\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{uart:u3\|clkdiv:u0\|clkout\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{uart:u3\|clkdiv:u0\|clkout\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{uart:u3\|clkdiv:u0\|clkout\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{uart:u3\|clkdiv:u0\|clkout\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{uart:u3\|clkdiv:u0\|clkout\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{uart:u3\|clkdiv:u0\|clkout\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{uart:u3\|clkdiv:u0\|clkout\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{uart:u3\|clkdiv:u0\|clkout\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{uart:u3\|clkdiv:u0\|clkout\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{uart:u3\|clkdiv:u0\|clkout\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{uart:u3\|clkdiv:u0\|clkout\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{uart:u3\|uart_stat.000\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{uart:u3\|uart_stat.000\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{uart:u3\|uart_stat.000\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{uart:u3\|uart_stat.000\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{uart:u3\|uart_stat.000\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{uart:u3\|uart_stat.000\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{uart:u3\|uart_stat.000\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{uart:u3\|uart_stat.000\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{uart:u3\|uart_stat.000\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{uart:u3\|uart_stat.000\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{uart:u3\|uart_stat.000\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{uart:u3\|uart_stat.000\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{uart:u3\|uart_stat.000\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{uart:u3\|uart_stat.000\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{uart:u3\|uart_stat.000\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{uart:u3\|uart_stat.000\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{uart:u3\|clkdiv:u0\|clkout\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{uart:u3\|clkdiv:u0\|clkout\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{uart:u3\|clkdiv:u0\|clkout\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{uart:u3\|clkdiv:u0\|clkout\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{uart:u3\|clkdiv:u0\|clkout\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{uart:u3\|clkdiv:u0\|clkout\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{uart:u3\|clkdiv:u0\|clkout\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{uart:u3\|clkdiv:u0\|clkout\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{uart:u3\|clkdiv:u0\|clkout\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{uart:u3\|clkdiv:u0\|clkout\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{uart:u3\|clkdiv:u0\|clkout\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{uart:u3\|clkdiv:u0\|clkout\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{uart:u3\|clkdiv:u0\|clkout\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{uart:u3\|clkdiv:u0\|clkout\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{uart:u3\|clkdiv:u0\|clkout\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{uart:u3\|clkdiv:u0\|clkout\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning: Timing requirements not met" {  } {  } 1 0 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -27.495 " "Info: Worst-case setup slack is -27.495" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -27.495     -5398.087 clk  " "Info:   -27.495     -5398.087 clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.673      -219.685 uart:u3\|clkdiv:u0\|clkout  " "Info:    -7.673      -219.685 uart:u3\|clkdiv:u0\|clkout " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.961       -63.499 uart:u3\|uart_stat.000  " "Info:    -0.961       -63.499 uart:u3\|uart_stat.000 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.467 " "Info: Worst-case hold slack is -0.467" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.467       -18.294 uart:u3\|uart_stat.000  " "Info:    -0.467       -18.294 uart:u3\|uart_stat.000 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.371        -6.165 uart:u3\|clkdiv:u0\|clkout  " "Info:    -0.371        -6.165 uart:u3\|clkdiv:u0\|clkout " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.024        -0.024 clk  " "Info:    -0.024        -0.024 clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "Info: No Recovery paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "Info: No Removal paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.201 " "Info: Worst-case minimum pulse width slack is -3.201" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.201     -1715.047 clk  " "Info:    -3.201     -1715.047 clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487       -98.142 uart:u3\|clkdiv:u0\|clkout  " "Info:    -1.487       -98.142 uart:u3\|clkdiv:u0\|clkout " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.194         0.000 uart:u3\|uart_stat.000  " "Info:     0.194         0.000 uart:u3\|uart_stat.000 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info: Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{uart:u3\|uart_stat.000\}\] -rise_to \[get_clocks \{uart:u3\|uart_stat.000\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{uart:u3\|uart_stat.000\}\] -rise_to \[get_clocks \{uart:u3\|uart_stat.000\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{uart:u3\|uart_stat.000\}\] -fall_to \[get_clocks \{uart:u3\|uart_stat.000\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{uart:u3\|uart_stat.000\}\] -fall_to \[get_clocks \{uart:u3\|uart_stat.000\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{uart:u3\|uart_stat.000\}\] -rise_to \[get_clocks \{uart:u3\|uart_stat.000\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{uart:u3\|uart_stat.000\}\] -rise_to \[get_clocks \{uart:u3\|uart_stat.000\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{uart:u3\|uart_stat.000\}\] -fall_to \[get_clocks \{uart:u3\|uart_stat.000\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{uart:u3\|uart_stat.000\}\] -fall_to \[get_clocks \{uart:u3\|uart_stat.000\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{uart:u3\|uart_stat.000\}\] -rise_to \[get_clocks \{uart:u3\|uart_stat.000\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{uart:u3\|uart_stat.000\}\] -rise_to \[get_clocks \{uart:u3\|uart_stat.000\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{uart:u3\|uart_stat.000\}\] -fall_to \[get_clocks \{uart:u3\|uart_stat.000\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{uart:u3\|uart_stat.000\}\] -fall_to \[get_clocks \{uart:u3\|uart_stat.000\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{uart:u3\|uart_stat.000\}\] -rise_to \[get_clocks \{uart:u3\|uart_stat.000\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{uart:u3\|uart_stat.000\}\] -rise_to \[get_clocks \{uart:u3\|uart_stat.000\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{uart:u3\|uart_stat.000\}\] -fall_to \[get_clocks \{uart:u3\|uart_stat.000\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{uart:u3\|uart_stat.000\}\] -fall_to \[get_clocks \{uart:u3\|uart_stat.000\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{uart:u3\|uart_stat.000\}\] -rise_to \[get_clocks \{uart:u3\|clkdiv:u0\|clkout\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{uart:u3\|uart_stat.000\}\] -rise_to \[get_clocks \{uart:u3\|clkdiv:u0\|clkout\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{uart:u3\|uart_stat.000\}\] -fall_to \[get_clocks \{uart:u3\|clkdiv:u0\|clkout\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{uart:u3\|uart_stat.000\}\] -fall_to \[get_clocks \{uart:u3\|clkdiv:u0\|clkout\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{uart:u3\|uart_stat.000\}\] -rise_to \[get_clocks \{uart:u3\|clkdiv:u0\|clkout\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{uart:u3\|uart_stat.000\}\] -rise_to \[get_clocks \{uart:u3\|clkdiv:u0\|clkout\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{uart:u3\|uart_stat.000\}\] -fall_to \[get_clocks \{uart:u3\|clkdiv:u0\|clkout\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{uart:u3\|uart_stat.000\}\] -fall_to \[get_clocks \{uart:u3\|clkdiv:u0\|clkout\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{uart:u3\|uart_stat.000\}\] -rise_to \[get_clocks \{uart:u3\|clkdiv:u0\|clkout\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{uart:u3\|uart_stat.000\}\] -rise_to \[get_clocks \{uart:u3\|clkdiv:u0\|clkout\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{uart:u3\|uart_stat.000\}\] -fall_to \[get_clocks \{uart:u3\|clkdiv:u0\|clkout\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{uart:u3\|uart_stat.000\}\] -fall_to \[get_clocks \{uart:u3\|clkdiv:u0\|clkout\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{uart:u3\|uart_stat.000\}\] -rise_to \[get_clocks \{uart:u3\|clkdiv:u0\|clkout\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{uart:u3\|uart_stat.000\}\] -rise_to \[get_clocks \{uart:u3\|clkdiv:u0\|clkout\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{uart:u3\|uart_stat.000\}\] -fall_to \[get_clocks \{uart:u3\|clkdiv:u0\|clkout\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{uart:u3\|uart_stat.000\}\] -fall_to \[get_clocks \{uart:u3\|clkdiv:u0\|clkout\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{uart:u3\|clkdiv:u0\|clkout\}\] -rise_to \[get_clocks \{uart:u3\|uart_stat.000\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{uart:u3\|clkdiv:u0\|clkout\}\] -rise_to \[get_clocks \{uart:u3\|uart_stat.000\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{uart:u3\|clkdiv:u0\|clkout\}\] -fall_to \[get_clocks \{uart:u3\|uart_stat.000\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{uart:u3\|clkdiv:u0\|clkout\}\] -fall_to \[get_clocks \{uart:u3\|uart_stat.000\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{uart:u3\|clkdiv:u0\|clkout\}\] -rise_to \[get_clocks \{uart:u3\|uart_stat.000\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{uart:u3\|clkdiv:u0\|clkout\}\] -rise_to \[get_clocks \{uart:u3\|uart_stat.000\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{uart:u3\|clkdiv:u0\|clkout\}\] -fall_to \[get_clocks \{uart:u3\|uart_stat.000\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{uart:u3\|clkdiv:u0\|clkout\}\] -fall_to \[get_clocks \{uart:u3\|uart_stat.000\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{uart:u3\|clkdiv:u0\|clkout\}\] -rise_to \[get_clocks \{uart:u3\|uart_stat.000\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{uart:u3\|clkdiv:u0\|clkout\}\] -rise_to \[get_clocks \{uart:u3\|uart_stat.000\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{uart:u3\|clkdiv:u0\|clkout\}\] -fall_to \[get_clocks \{uart:u3\|uart_stat.000\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{uart:u3\|clkdiv:u0\|clkout\}\] -fall_to \[get_clocks \{uart:u3\|uart_stat.000\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{uart:u3\|clkdiv:u0\|clkout\}\] -rise_to \[get_clocks \{uart:u3\|uart_stat.000\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{uart:u3\|clkdiv:u0\|clkout\}\] -rise_to \[get_clocks \{uart:u3\|uart_stat.000\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{uart:u3\|clkdiv:u0\|clkout\}\] -fall_to \[get_clocks \{uart:u3\|uart_stat.000\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{uart:u3\|clkdiv:u0\|clkout\}\] -fall_to \[get_clocks \{uart:u3\|uart_stat.000\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{uart:u3\|clkdiv:u0\|clkout\}\] -rise_to \[get_clocks \{uart:u3\|clkdiv:u0\|clkout\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{uart:u3\|clkdiv:u0\|clkout\}\] -rise_to \[get_clocks \{uart:u3\|clkdiv:u0\|clkout\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{uart:u3\|clkdiv:u0\|clkout\}\] -fall_to \[get_clocks \{uart:u3\|clkdiv:u0\|clkout\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{uart:u3\|clkdiv:u0\|clkout\}\] -fall_to \[get_clocks \{uart:u3\|clkdiv:u0\|clkout\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{uart:u3\|clkdiv:u0\|clkout\}\] -rise_to \[get_clocks \{uart:u3\|clkdiv:u0\|clkout\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{uart:u3\|clkdiv:u0\|clkout\}\] -rise_to \[get_clocks \{uart:u3\|clkdiv:u0\|clkout\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{uart:u3\|clkdiv:u0\|clkout\}\] -fall_to \[get_clocks \{uart:u3\|clkdiv:u0\|clkout\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{uart:u3\|clkdiv:u0\|clkout\}\] -fall_to \[get_clocks \{uart:u3\|clkdiv:u0\|clkout\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{uart:u3\|clkdiv:u0\|clkout\}\] -rise_to \[get_clocks \{uart:u3\|clkdiv:u0\|clkout\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{uart:u3\|clkdiv:u0\|clkout\}\] -rise_to \[get_clocks \{uart:u3\|clkdiv:u0\|clkout\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{uart:u3\|clkdiv:u0\|clkout\}\] -fall_to \[get_clocks \{uart:u3\|clkdiv:u0\|clkout\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{uart:u3\|clkdiv:u0\|clkout\}\] -fall_to \[get_clocks \{uart:u3\|clkdiv:u0\|clkout\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{uart:u3\|clkdiv:u0\|clkout\}\] -rise_to \[get_clocks \{uart:u3\|clkdiv:u0\|clkout\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{uart:u3\|clkdiv:u0\|clkout\}\] -rise_to \[get_clocks \{uart:u3\|clkdiv:u0\|clkout\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{uart:u3\|clkdiv:u0\|clkout\}\] -fall_to \[get_clocks \{uart:u3\|clkdiv:u0\|clkout\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{uart:u3\|clkdiv:u0\|clkout\}\] -fall_to \[get_clocks \{uart:u3\|clkdiv:u0\|clkout\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{uart:u3\|clkdiv:u0\|clkout\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{uart:u3\|clkdiv:u0\|clkout\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{uart:u3\|clkdiv:u0\|clkout\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{uart:u3\|clkdiv:u0\|clkout\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{uart:u3\|clkdiv:u0\|clkout\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{uart:u3\|clkdiv:u0\|clkout\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{uart:u3\|clkdiv:u0\|clkout\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{uart:u3\|clkdiv:u0\|clkout\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{uart:u3\|clkdiv:u0\|clkout\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{uart:u3\|clkdiv:u0\|clkout\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{uart:u3\|clkdiv:u0\|clkout\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{uart:u3\|clkdiv:u0\|clkout\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{uart:u3\|clkdiv:u0\|clkout\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{uart:u3\|clkdiv:u0\|clkout\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{uart:u3\|clkdiv:u0\|clkout\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{uart:u3\|clkdiv:u0\|clkout\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{uart:u3\|uart_stat.000\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{uart:u3\|uart_stat.000\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{uart:u3\|uart_stat.000\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{uart:u3\|uart_stat.000\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{uart:u3\|uart_stat.000\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{uart:u3\|uart_stat.000\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{uart:u3\|uart_stat.000\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{uart:u3\|uart_stat.000\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{uart:u3\|uart_stat.000\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{uart:u3\|uart_stat.000\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{uart:u3\|uart_stat.000\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{uart:u3\|uart_stat.000\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{uart:u3\|uart_stat.000\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{uart:u3\|uart_stat.000\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{uart:u3\|uart_stat.000\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{uart:u3\|uart_stat.000\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{uart:u3\|clkdiv:u0\|clkout\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{uart:u3\|clkdiv:u0\|clkout\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{uart:u3\|clkdiv:u0\|clkout\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{uart:u3\|clkdiv:u0\|clkout\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{uart:u3\|clkdiv:u0\|clkout\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{uart:u3\|clkdiv:u0\|clkout\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{uart:u3\|clkdiv:u0\|clkout\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{uart:u3\|clkdiv:u0\|clkout\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{uart:u3\|clkdiv:u0\|clkout\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{uart:u3\|clkdiv:u0\|clkout\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{uart:u3\|clkdiv:u0\|clkout\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{uart:u3\|clkdiv:u0\|clkout\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{uart:u3\|clkdiv:u0\|clkout\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{uart:u3\|clkdiv:u0\|clkout\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{uart:u3\|clkdiv:u0\|clkout\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{uart:u3\|clkdiv:u0\|clkout\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning: Timing requirements not met" {  } {  } 1 0 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -12.239 " "Info: Worst-case setup slack is -12.239" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.239     -2015.176 clk  " "Info:   -12.239     -2015.176 clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.018       -67.904 uart:u3\|clkdiv:u0\|clkout  " "Info:    -3.018       -67.904 uart:u3\|clkdiv:u0\|clkout " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.082        -0.090 uart:u3\|uart_stat.000  " "Info:    -0.082        -0.090 uart:u3\|uart_stat.000 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.293 " "Info: Worst-case hold slack is -0.293" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.293        -4.032 uart:u3\|clkdiv:u0\|clkout  " "Info:    -0.293        -4.032 uart:u3\|clkdiv:u0\|clkout " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.224        -0.224 clk  " "Info:    -0.224        -0.224 clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.135        -4.667 uart:u3\|uart_stat.000  " "Info:    -0.135        -4.667 uart:u3\|uart_stat.000 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "Info: No Recovery paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "Info: No Removal paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Info: Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000     -1188.483 clk  " "Info:    -3.000     -1188.483 clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -66.000 uart:u3\|clkdiv:u0\|clkout  " "Info:    -1.000       -66.000 uart:u3\|clkdiv:u0\|clkout " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.346         0.000 uart:u3\|uart_stat.000  " "Info:     0.346         0.000 uart:u3\|uart_stat.000 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Info: Design is not fully constrained for setup requirements" {  } {  } 0 0 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Info: Design is not fully constrained for hold requirements" {  } {  } 0 0 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 181 s Quartus II 64-Bit " "Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 181 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "414 " "Info: Peak virtual memory: 414 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 07 14:25:30 2015 " "Info: Processing ended: Sun Jun 07 14:25:30 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Info: Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Info: Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Warning" "WFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Warning: Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 0 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 470 s " "Info: Quartus II Full Compilation was successful. 0 errors, 470 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
