{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1601231185410 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition " "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1601231185411 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Sep 27 21:26:23 2020 " "Processing started: Sun Sep 27 21:26:23 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1601231185411 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1601231185411 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab1 -c lab1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab1 -c lab1" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1601231185411 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "" 0 -1 1601231186131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vsm.v 1 1 " "Found 1 design units, including 1 entities, in source file vsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 vsm " "Found entity 1: vsm" {  } { { "vsm.v" "" { Text "E:/study/Labs/reconf/lab1/vsm.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1601231186178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1601231186178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1.v 1 1 " "Found 1 design units, including 1 entities, in source file lab1.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab1 " "Found entity 1: lab1" {  } { { "lab1.v" "" { Text "E:/study/Labs/reconf/lab1/lab1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1601231186182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1601231186182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.v 1 1 " "Found 1 design units, including 1 entities, in source file counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.v" "" { Text "E:/study/Labs/reconf/lab1/counter.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1601231186183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1601231186183 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "vsm vsm.v(3) " "Verilog HDL Parameter Declaration warning at vsm.v(3): Parameter Declaration in module \"vsm\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "vsm.v" "" { Text "E:/study/Labs/reconf/lab1/vsm.v" 3 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "" 0 -1 1601231186184 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "vsm vsm.v(4) " "Verilog HDL Parameter Declaration warning at vsm.v(4): Parameter Declaration in module \"vsm\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "vsm.v" "" { Text "E:/study/Labs/reconf/lab1/vsm.v" 4 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "" 0 -1 1601231186184 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "vsm vsm.v(5) " "Verilog HDL Parameter Declaration warning at vsm.v(5): Parameter Declaration in module \"vsm\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "vsm.v" "" { Text "E:/study/Labs/reconf/lab1/vsm.v" 5 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "" 0 -1 1601231186184 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "vsm vsm.v(6) " "Verilog HDL Parameter Declaration warning at vsm.v(6): Parameter Declaration in module \"vsm\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "vsm.v" "" { Text "E:/study/Labs/reconf/lab1/vsm.v" 6 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "" 0 -1 1601231186184 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "vsm vsm.v(7) " "Verilog HDL Parameter Declaration warning at vsm.v(7): Parameter Declaration in module \"vsm\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "vsm.v" "" { Text "E:/study/Labs/reconf/lab1/vsm.v" 7 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "" 0 -1 1601231186184 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "vsm vsm.v(8) " "Verilog HDL Parameter Declaration warning at vsm.v(8): Parameter Declaration in module \"vsm\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "vsm.v" "" { Text "E:/study/Labs/reconf/lab1/vsm.v" 8 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "" 0 -1 1601231186184 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "vsm vsm.v(9) " "Verilog HDL Parameter Declaration warning at vsm.v(9): Parameter Declaration in module \"vsm\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "vsm.v" "" { Text "E:/study/Labs/reconf/lab1/vsm.v" 9 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "" 0 -1 1601231186184 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab1 " "Elaborating entity \"lab1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1601231186337 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 lab1.v(18) " "Verilog HDL assignment warning at lab1.v(18): truncated value with size 32 to match size of target (16)" {  } { { "lab1.v" "" { Text "E:/study/Labs/reconf/lab1/lab1.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1601231186339 "|lab1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter counter:my_counter " "Elaborating entity \"counter\" for hierarchy \"counter:my_counter\"" {  } { { "lab1.v" "my_counter" { Text "E:/study/Labs/reconf/lab1/lab1.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1601231186353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter counter:my_counter\|lpm_counter:LPM_COUNTER_component " "Elaborating entity \"lpm_counter\" for hierarchy \"counter:my_counter\|lpm_counter:LPM_COUNTER_component\"" {  } { { "counter.v" "LPM_COUNTER_component" { Text "E:/study/Labs/reconf/lab1/counter.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1601231186393 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "counter:my_counter\|lpm_counter:LPM_COUNTER_component " "Elaborated megafunction instantiation \"counter:my_counter\|lpm_counter:LPM_COUNTER_component\"" {  } { { "counter.v" "" { Text "E:/study/Labs/reconf/lab1/counter.v" 64 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1601231186394 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "counter:my_counter\|lpm_counter:LPM_COUNTER_component " "Instantiated megafunction \"counter:my_counter\|lpm_counter:LPM_COUNTER_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1601231186395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1601231186395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1601231186395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 24 " "Parameter \"lpm_width\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1601231186395 ""}  } { { "counter.v" "" { Text "E:/study/Labs/reconf/lab1/counter.v" 64 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1601231186395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_sqh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_sqh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_sqh " "Found entity 1: cntr_sqh" {  } { { "db/cntr_sqh.tdf" "" { Text "E:/study/Labs/reconf/lab1/db/cntr_sqh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1601231186450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1601231186450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_sqh counter:my_counter\|lpm_counter:LPM_COUNTER_component\|cntr_sqh:auto_generated " "Elaborating entity \"cntr_sqh\" for hierarchy \"counter:my_counter\|lpm_counter:LPM_COUNTER_component\|cntr_sqh:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1601231186452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vsm vsm:my_vsm " "Elaborating entity \"vsm\" for hierarchy \"vsm:my_vsm\"" {  } { { "lab1.v" "my_vsm" { Text "E:/study/Labs/reconf/lab1/lab1.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1601231186456 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 vsm.v(26) " "Verilog HDL assignment warning at vsm.v(26): truncated value with size 32 to match size of target (3)" {  } { { "vsm.v" "" { Text "E:/study/Labs/reconf/lab1/vsm.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1601231186457 "|lab1|vsm:my_vsm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 vsm.v(34) " "Verilog HDL assignment warning at vsm.v(34): truncated value with size 32 to match size of target (3)" {  } { { "vsm.v" "" { Text "E:/study/Labs/reconf/lab1/vsm.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1601231186457 "|lab1|vsm:my_vsm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 vsm.v(43) " "Verilog HDL assignment warning at vsm.v(43): truncated value with size 32 to match size of target (3)" {  } { { "vsm.v" "" { Text "E:/study/Labs/reconf/lab1/vsm.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1601231186457 "|lab1|vsm:my_vsm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 vsm.v(54) " "Verilog HDL assignment warning at vsm.v(54): truncated value with size 32 to match size of target (3)" {  } { { "vsm.v" "" { Text "E:/study/Labs/reconf/lab1/vsm.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1601231186457 "|lab1|vsm:my_vsm"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ind0\[7\] GND " "Pin \"ind0\[7\]\" is stuck at GND" {  } { { "lab1.v" "" { Text "E:/study/Labs/reconf/lab1/lab1.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1601231186954 "|lab1|ind0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ind1\[7\] GND " "Pin \"ind1\[7\]\" is stuck at GND" {  } { { "lab1.v" "" { Text "E:/study/Labs/reconf/lab1/lab1.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1601231186954 "|lab1|ind1[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1 1601231186954 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "" 0 -1 1601231187057 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "24 " "24 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "" 0 -1 1601231187164 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1601231187266 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1601231187266 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "73 " "Implemented 73 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1601231187294 ""} { "Info" "ICUT_CUT_TM_OPINS" "18 " "Implemented 18 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1601231187294 ""} { "Info" "ICUT_CUT_TM_LCELLS" "53 " "Implemented 53 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1601231187294 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1601231187294 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 15 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "468 " "Peak virtual memory: 468 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1601231187318 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Sep 27 21:26:27 2020 " "Processing ended: Sun Sep 27 21:26:27 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1601231187318 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1601231187318 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1601231187318 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1601231187318 ""}
