- 👋 Hi, I’m @Hemant
- 👀 I’m interested in VLSI Design,Verifaction, SOC , Verilog,SV,UVM,
- 🌱 I’m currently learning SV,UVM
- 💞️ I’m looking to collaborate on SOC design and verifaction
- 📫 How to reach me = thehemant0@gmail.com

<!---
hemant7894/hemant7894 is a ✨ special ✨ repository because its `README.md` (this file) appears on your GitHub profile.
You can click the Preview link to take a look at your changes.
--->
