Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (lin64) Build 6140274 Wed May 21 22:58:25 MDT 2025
| Date         : Wed Jun 18 11:47:32 2025
| Host         : temp-mati running 64-bit Linux Mint 22.1
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    56          
TIMING-18  Warning           Missing input or output delay  3           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (56)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (144)
5. checking no_input_delay (1)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (56)
-------------------------
 There are 56 register/latch pins with no clock driven by root clock pin: U2/lcd_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (144)
--------------------------------------------------
 There are 144 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.666        0.000                      0                  164        0.165        0.000                      0                  164        4.500        0.000                       0                   108  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.666        0.000                      0                  164        0.165        0.000                      0                  164        4.500        0.000                       0                   108  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.666ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.165ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.666ns  (required time - arrival time)
  Source:                 counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.342ns  (logic 2.804ns (52.486%)  route 2.538ns (47.514%))
  Logic Levels:           11  (CARRY4=9 LUT2=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.888ns = ( 14.888 - 10.000 ) 
    Source Clock Delay      (SCD):    5.179ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.627     5.179    Clock100MHz_IBUF_BUFG
    SLICE_X0Y29          FDRE                                         r  counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y29          FDRE (Prop_fdre_C_Q)         0.456     5.635 f  counter_reg[3]/Q
                         net (fo=3, routed)           0.824     6.459    spi_master_inst/counter_reg[3]
    SLICE_X1Y31          LUT2 (Prop_lut2_I0_O)        0.124     6.583 r  spi_master_inst/spi_start_pulse_i_23/O
                         net (fo=1, routed)           0.000     6.583    spi_master_inst/spi_start_pulse_i_23_n_0
    SLICE_X1Y31          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.133 r  spi_master_inst/spi_start_pulse_reg_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.133    spi_master_inst/spi_start_pulse_reg_i_11_n_0
    SLICE_X1Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.247 r  spi_master_inst/spi_start_pulse_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.247    spi_master_inst/spi_start_pulse_reg_i_3_n_0
    SLICE_X1Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.361 f  spi_master_inst/spi_start_pulse_reg_i_2/CO[3]
                         net (fo=28, routed)          1.714     9.075    spi_master_inst_n_3
    SLICE_X0Y29          LUT2 (Prop_lut2_I1_O)        0.124     9.199 r  counter[0]_i_7/O
                         net (fo=1, routed)           0.000     9.199    counter[0]_i_7_n_0
    SLICE_X0Y29          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.731 r  counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.731    counter_reg[0]_i_2_n_0
    SLICE_X0Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.845 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.845    counter_reg[4]_i_1_n_0
    SLICE_X0Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.959 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.959    counter_reg[8]_i_1_n_0
    SLICE_X0Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.073 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.073    counter_reg[12]_i_1_n_0
    SLICE_X0Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.187 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.187    counter_reg[16]_i_1_n_0
    SLICE_X0Y34          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.521 r  counter_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.521    counter_reg[20]_i_1_n_6
    SLICE_X0Y34          FDRE                                         r  counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000    10.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.516    14.888    Clock100MHz_IBUF_BUFG
    SLICE_X0Y34          FDRE                                         r  counter_reg[21]/C
                         clock pessimism              0.273    15.161    
                         clock uncertainty           -0.035    15.125    
    SLICE_X0Y34          FDRE (Setup_fdre_C_D)        0.062    15.187    counter_reg[21]
  -------------------------------------------------------------------
                         required time                         15.187    
                         arrival time                         -10.521    
  -------------------------------------------------------------------
                         slack                                  4.666    

Slack (MET) :             4.687ns  (required time - arrival time)
  Source:                 counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.321ns  (logic 2.783ns (52.299%)  route 2.538ns (47.701%))
  Logic Levels:           11  (CARRY4=9 LUT2=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.888ns = ( 14.888 - 10.000 ) 
    Source Clock Delay      (SCD):    5.179ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.627     5.179    Clock100MHz_IBUF_BUFG
    SLICE_X0Y29          FDRE                                         r  counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y29          FDRE (Prop_fdre_C_Q)         0.456     5.635 f  counter_reg[3]/Q
                         net (fo=3, routed)           0.824     6.459    spi_master_inst/counter_reg[3]
    SLICE_X1Y31          LUT2 (Prop_lut2_I0_O)        0.124     6.583 r  spi_master_inst/spi_start_pulse_i_23/O
                         net (fo=1, routed)           0.000     6.583    spi_master_inst/spi_start_pulse_i_23_n_0
    SLICE_X1Y31          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.133 r  spi_master_inst/spi_start_pulse_reg_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.133    spi_master_inst/spi_start_pulse_reg_i_11_n_0
    SLICE_X1Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.247 r  spi_master_inst/spi_start_pulse_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.247    spi_master_inst/spi_start_pulse_reg_i_3_n_0
    SLICE_X1Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.361 f  spi_master_inst/spi_start_pulse_reg_i_2/CO[3]
                         net (fo=28, routed)          1.714     9.075    spi_master_inst_n_3
    SLICE_X0Y29          LUT2 (Prop_lut2_I1_O)        0.124     9.199 r  counter[0]_i_7/O
                         net (fo=1, routed)           0.000     9.199    counter[0]_i_7_n_0
    SLICE_X0Y29          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.731 r  counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.731    counter_reg[0]_i_2_n_0
    SLICE_X0Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.845 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.845    counter_reg[4]_i_1_n_0
    SLICE_X0Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.959 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.959    counter_reg[8]_i_1_n_0
    SLICE_X0Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.073 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.073    counter_reg[12]_i_1_n_0
    SLICE_X0Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.187 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.187    counter_reg[16]_i_1_n_0
    SLICE_X0Y34          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.500 r  counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.500    counter_reg[20]_i_1_n_4
    SLICE_X0Y34          FDRE                                         r  counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000    10.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.516    14.888    Clock100MHz_IBUF_BUFG
    SLICE_X0Y34          FDRE                                         r  counter_reg[23]/C
                         clock pessimism              0.273    15.161    
                         clock uncertainty           -0.035    15.125    
    SLICE_X0Y34          FDRE (Setup_fdre_C_D)        0.062    15.187    counter_reg[23]
  -------------------------------------------------------------------
                         required time                         15.187    
                         arrival time                         -10.500    
  -------------------------------------------------------------------
                         slack                                  4.687    

Slack (MET) :             4.761ns  (required time - arrival time)
  Source:                 counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.247ns  (logic 2.709ns (51.626%)  route 2.538ns (48.374%))
  Logic Levels:           11  (CARRY4=9 LUT2=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.888ns = ( 14.888 - 10.000 ) 
    Source Clock Delay      (SCD):    5.179ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.627     5.179    Clock100MHz_IBUF_BUFG
    SLICE_X0Y29          FDRE                                         r  counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y29          FDRE (Prop_fdre_C_Q)         0.456     5.635 f  counter_reg[3]/Q
                         net (fo=3, routed)           0.824     6.459    spi_master_inst/counter_reg[3]
    SLICE_X1Y31          LUT2 (Prop_lut2_I0_O)        0.124     6.583 r  spi_master_inst/spi_start_pulse_i_23/O
                         net (fo=1, routed)           0.000     6.583    spi_master_inst/spi_start_pulse_i_23_n_0
    SLICE_X1Y31          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.133 r  spi_master_inst/spi_start_pulse_reg_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.133    spi_master_inst/spi_start_pulse_reg_i_11_n_0
    SLICE_X1Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.247 r  spi_master_inst/spi_start_pulse_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.247    spi_master_inst/spi_start_pulse_reg_i_3_n_0
    SLICE_X1Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.361 f  spi_master_inst/spi_start_pulse_reg_i_2/CO[3]
                         net (fo=28, routed)          1.714     9.075    spi_master_inst_n_3
    SLICE_X0Y29          LUT2 (Prop_lut2_I1_O)        0.124     9.199 r  counter[0]_i_7/O
                         net (fo=1, routed)           0.000     9.199    counter[0]_i_7_n_0
    SLICE_X0Y29          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.731 r  counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.731    counter_reg[0]_i_2_n_0
    SLICE_X0Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.845 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.845    counter_reg[4]_i_1_n_0
    SLICE_X0Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.959 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.959    counter_reg[8]_i_1_n_0
    SLICE_X0Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.073 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.073    counter_reg[12]_i_1_n_0
    SLICE_X0Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.187 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.187    counter_reg[16]_i_1_n_0
    SLICE_X0Y34          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.426 r  counter_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.426    counter_reg[20]_i_1_n_5
    SLICE_X0Y34          FDRE                                         r  counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000    10.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.516    14.888    Clock100MHz_IBUF_BUFG
    SLICE_X0Y34          FDRE                                         r  counter_reg[22]/C
                         clock pessimism              0.273    15.161    
                         clock uncertainty           -0.035    15.125    
    SLICE_X0Y34          FDRE (Setup_fdre_C_D)        0.062    15.187    counter_reg[22]
  -------------------------------------------------------------------
                         required time                         15.187    
                         arrival time                         -10.426    
  -------------------------------------------------------------------
                         slack                                  4.761    

Slack (MET) :             4.777ns  (required time - arrival time)
  Source:                 counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.231ns  (logic 2.693ns (51.478%)  route 2.538ns (48.522%))
  Logic Levels:           11  (CARRY4=9 LUT2=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.888ns = ( 14.888 - 10.000 ) 
    Source Clock Delay      (SCD):    5.179ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.627     5.179    Clock100MHz_IBUF_BUFG
    SLICE_X0Y29          FDRE                                         r  counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y29          FDRE (Prop_fdre_C_Q)         0.456     5.635 f  counter_reg[3]/Q
                         net (fo=3, routed)           0.824     6.459    spi_master_inst/counter_reg[3]
    SLICE_X1Y31          LUT2 (Prop_lut2_I0_O)        0.124     6.583 r  spi_master_inst/spi_start_pulse_i_23/O
                         net (fo=1, routed)           0.000     6.583    spi_master_inst/spi_start_pulse_i_23_n_0
    SLICE_X1Y31          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.133 r  spi_master_inst/spi_start_pulse_reg_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.133    spi_master_inst/spi_start_pulse_reg_i_11_n_0
    SLICE_X1Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.247 r  spi_master_inst/spi_start_pulse_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.247    spi_master_inst/spi_start_pulse_reg_i_3_n_0
    SLICE_X1Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.361 f  spi_master_inst/spi_start_pulse_reg_i_2/CO[3]
                         net (fo=28, routed)          1.714     9.075    spi_master_inst_n_3
    SLICE_X0Y29          LUT2 (Prop_lut2_I1_O)        0.124     9.199 r  counter[0]_i_7/O
                         net (fo=1, routed)           0.000     9.199    counter[0]_i_7_n_0
    SLICE_X0Y29          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.731 r  counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.731    counter_reg[0]_i_2_n_0
    SLICE_X0Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.845 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.845    counter_reg[4]_i_1_n_0
    SLICE_X0Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.959 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.959    counter_reg[8]_i_1_n_0
    SLICE_X0Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.073 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.073    counter_reg[12]_i_1_n_0
    SLICE_X0Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.187 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.187    counter_reg[16]_i_1_n_0
    SLICE_X0Y34          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.410 r  counter_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.410    counter_reg[20]_i_1_n_7
    SLICE_X0Y34          FDRE                                         r  counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000    10.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.516    14.888    Clock100MHz_IBUF_BUFG
    SLICE_X0Y34          FDRE                                         r  counter_reg[20]/C
                         clock pessimism              0.273    15.161    
                         clock uncertainty           -0.035    15.125    
    SLICE_X0Y34          FDRE (Setup_fdre_C_D)        0.062    15.187    counter_reg[20]
  -------------------------------------------------------------------
                         required time                         15.187    
                         arrival time                         -10.410    
  -------------------------------------------------------------------
                         slack                                  4.777    

Slack (MET) :             4.779ns  (required time - arrival time)
  Source:                 counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.228ns  (logic 2.690ns (51.450%)  route 2.538ns (48.550%))
  Logic Levels:           10  (CARRY4=8 LUT2=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.887ns = ( 14.887 - 10.000 ) 
    Source Clock Delay      (SCD):    5.179ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.627     5.179    Clock100MHz_IBUF_BUFG
    SLICE_X0Y29          FDRE                                         r  counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y29          FDRE (Prop_fdre_C_Q)         0.456     5.635 f  counter_reg[3]/Q
                         net (fo=3, routed)           0.824     6.459    spi_master_inst/counter_reg[3]
    SLICE_X1Y31          LUT2 (Prop_lut2_I0_O)        0.124     6.583 r  spi_master_inst/spi_start_pulse_i_23/O
                         net (fo=1, routed)           0.000     6.583    spi_master_inst/spi_start_pulse_i_23_n_0
    SLICE_X1Y31          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.133 r  spi_master_inst/spi_start_pulse_reg_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.133    spi_master_inst/spi_start_pulse_reg_i_11_n_0
    SLICE_X1Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.247 r  spi_master_inst/spi_start_pulse_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.247    spi_master_inst/spi_start_pulse_reg_i_3_n_0
    SLICE_X1Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.361 f  spi_master_inst/spi_start_pulse_reg_i_2/CO[3]
                         net (fo=28, routed)          1.714     9.075    spi_master_inst_n_3
    SLICE_X0Y29          LUT2 (Prop_lut2_I1_O)        0.124     9.199 r  counter[0]_i_7/O
                         net (fo=1, routed)           0.000     9.199    counter[0]_i_7_n_0
    SLICE_X0Y29          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.731 r  counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.731    counter_reg[0]_i_2_n_0
    SLICE_X0Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.845 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.845    counter_reg[4]_i_1_n_0
    SLICE_X0Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.959 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.959    counter_reg[8]_i_1_n_0
    SLICE_X0Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.073 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.073    counter_reg[12]_i_1_n_0
    SLICE_X0Y33          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.407 r  counter_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.407    counter_reg[16]_i_1_n_6
    SLICE_X0Y33          FDRE                                         r  counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000    10.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.515    14.887    Clock100MHz_IBUF_BUFG
    SLICE_X0Y33          FDRE                                         r  counter_reg[17]/C
                         clock pessimism              0.273    15.160    
                         clock uncertainty           -0.035    15.124    
    SLICE_X0Y33          FDRE (Setup_fdre_C_D)        0.062    15.186    counter_reg[17]
  -------------------------------------------------------------------
                         required time                         15.186    
                         arrival time                         -10.407    
  -------------------------------------------------------------------
                         slack                                  4.779    

Slack (MET) :             4.800ns  (required time - arrival time)
  Source:                 counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.207ns  (logic 2.669ns (51.255%)  route 2.538ns (48.745%))
  Logic Levels:           10  (CARRY4=8 LUT2=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.887ns = ( 14.887 - 10.000 ) 
    Source Clock Delay      (SCD):    5.179ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.627     5.179    Clock100MHz_IBUF_BUFG
    SLICE_X0Y29          FDRE                                         r  counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y29          FDRE (Prop_fdre_C_Q)         0.456     5.635 f  counter_reg[3]/Q
                         net (fo=3, routed)           0.824     6.459    spi_master_inst/counter_reg[3]
    SLICE_X1Y31          LUT2 (Prop_lut2_I0_O)        0.124     6.583 r  spi_master_inst/spi_start_pulse_i_23/O
                         net (fo=1, routed)           0.000     6.583    spi_master_inst/spi_start_pulse_i_23_n_0
    SLICE_X1Y31          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.133 r  spi_master_inst/spi_start_pulse_reg_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.133    spi_master_inst/spi_start_pulse_reg_i_11_n_0
    SLICE_X1Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.247 r  spi_master_inst/spi_start_pulse_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.247    spi_master_inst/spi_start_pulse_reg_i_3_n_0
    SLICE_X1Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.361 f  spi_master_inst/spi_start_pulse_reg_i_2/CO[3]
                         net (fo=28, routed)          1.714     9.075    spi_master_inst_n_3
    SLICE_X0Y29          LUT2 (Prop_lut2_I1_O)        0.124     9.199 r  counter[0]_i_7/O
                         net (fo=1, routed)           0.000     9.199    counter[0]_i_7_n_0
    SLICE_X0Y29          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.731 r  counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.731    counter_reg[0]_i_2_n_0
    SLICE_X0Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.845 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.845    counter_reg[4]_i_1_n_0
    SLICE_X0Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.959 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.959    counter_reg[8]_i_1_n_0
    SLICE_X0Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.073 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.073    counter_reg[12]_i_1_n_0
    SLICE_X0Y33          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.386 r  counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.386    counter_reg[16]_i_1_n_4
    SLICE_X0Y33          FDRE                                         r  counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000    10.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.515    14.887    Clock100MHz_IBUF_BUFG
    SLICE_X0Y33          FDRE                                         r  counter_reg[19]/C
                         clock pessimism              0.273    15.160    
                         clock uncertainty           -0.035    15.124    
    SLICE_X0Y33          FDRE (Setup_fdre_C_D)        0.062    15.186    counter_reg[19]
  -------------------------------------------------------------------
                         required time                         15.186    
                         arrival time                         -10.386    
  -------------------------------------------------------------------
                         slack                                  4.800    

Slack (MET) :             4.874ns  (required time - arrival time)
  Source:                 counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.133ns  (logic 2.595ns (50.552%)  route 2.538ns (49.448%))
  Logic Levels:           10  (CARRY4=8 LUT2=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.887ns = ( 14.887 - 10.000 ) 
    Source Clock Delay      (SCD):    5.179ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.627     5.179    Clock100MHz_IBUF_BUFG
    SLICE_X0Y29          FDRE                                         r  counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y29          FDRE (Prop_fdre_C_Q)         0.456     5.635 f  counter_reg[3]/Q
                         net (fo=3, routed)           0.824     6.459    spi_master_inst/counter_reg[3]
    SLICE_X1Y31          LUT2 (Prop_lut2_I0_O)        0.124     6.583 r  spi_master_inst/spi_start_pulse_i_23/O
                         net (fo=1, routed)           0.000     6.583    spi_master_inst/spi_start_pulse_i_23_n_0
    SLICE_X1Y31          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.133 r  spi_master_inst/spi_start_pulse_reg_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.133    spi_master_inst/spi_start_pulse_reg_i_11_n_0
    SLICE_X1Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.247 r  spi_master_inst/spi_start_pulse_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.247    spi_master_inst/spi_start_pulse_reg_i_3_n_0
    SLICE_X1Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.361 f  spi_master_inst/spi_start_pulse_reg_i_2/CO[3]
                         net (fo=28, routed)          1.714     9.075    spi_master_inst_n_3
    SLICE_X0Y29          LUT2 (Prop_lut2_I1_O)        0.124     9.199 r  counter[0]_i_7/O
                         net (fo=1, routed)           0.000     9.199    counter[0]_i_7_n_0
    SLICE_X0Y29          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.731 r  counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.731    counter_reg[0]_i_2_n_0
    SLICE_X0Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.845 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.845    counter_reg[4]_i_1_n_0
    SLICE_X0Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.959 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.959    counter_reg[8]_i_1_n_0
    SLICE_X0Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.073 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.073    counter_reg[12]_i_1_n_0
    SLICE_X0Y33          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.312 r  counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.312    counter_reg[16]_i_1_n_5
    SLICE_X0Y33          FDRE                                         r  counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000    10.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.515    14.887    Clock100MHz_IBUF_BUFG
    SLICE_X0Y33          FDRE                                         r  counter_reg[18]/C
                         clock pessimism              0.273    15.160    
                         clock uncertainty           -0.035    15.124    
    SLICE_X0Y33          FDRE (Setup_fdre_C_D)        0.062    15.186    counter_reg[18]
  -------------------------------------------------------------------
                         required time                         15.186    
                         arrival time                         -10.312    
  -------------------------------------------------------------------
                         slack                                  4.874    

Slack (MET) :             4.890ns  (required time - arrival time)
  Source:                 counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.117ns  (logic 2.579ns (50.397%)  route 2.538ns (49.603%))
  Logic Levels:           10  (CARRY4=8 LUT2=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.887ns = ( 14.887 - 10.000 ) 
    Source Clock Delay      (SCD):    5.179ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.627     5.179    Clock100MHz_IBUF_BUFG
    SLICE_X0Y29          FDRE                                         r  counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y29          FDRE (Prop_fdre_C_Q)         0.456     5.635 f  counter_reg[3]/Q
                         net (fo=3, routed)           0.824     6.459    spi_master_inst/counter_reg[3]
    SLICE_X1Y31          LUT2 (Prop_lut2_I0_O)        0.124     6.583 r  spi_master_inst/spi_start_pulse_i_23/O
                         net (fo=1, routed)           0.000     6.583    spi_master_inst/spi_start_pulse_i_23_n_0
    SLICE_X1Y31          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.133 r  spi_master_inst/spi_start_pulse_reg_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.133    spi_master_inst/spi_start_pulse_reg_i_11_n_0
    SLICE_X1Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.247 r  spi_master_inst/spi_start_pulse_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.247    spi_master_inst/spi_start_pulse_reg_i_3_n_0
    SLICE_X1Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.361 f  spi_master_inst/spi_start_pulse_reg_i_2/CO[3]
                         net (fo=28, routed)          1.714     9.075    spi_master_inst_n_3
    SLICE_X0Y29          LUT2 (Prop_lut2_I1_O)        0.124     9.199 r  counter[0]_i_7/O
                         net (fo=1, routed)           0.000     9.199    counter[0]_i_7_n_0
    SLICE_X0Y29          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.731 r  counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.731    counter_reg[0]_i_2_n_0
    SLICE_X0Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.845 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.845    counter_reg[4]_i_1_n_0
    SLICE_X0Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.959 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.959    counter_reg[8]_i_1_n_0
    SLICE_X0Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.073 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.073    counter_reg[12]_i_1_n_0
    SLICE_X0Y33          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.296 r  counter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.296    counter_reg[16]_i_1_n_7
    SLICE_X0Y33          FDRE                                         r  counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000    10.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.515    14.887    Clock100MHz_IBUF_BUFG
    SLICE_X0Y33          FDRE                                         r  counter_reg[16]/C
                         clock pessimism              0.273    15.160    
                         clock uncertainty           -0.035    15.124    
    SLICE_X0Y33          FDRE (Setup_fdre_C_D)        0.062    15.186    counter_reg[16]
  -------------------------------------------------------------------
                         required time                         15.186    
                         arrival time                         -10.296    
  -------------------------------------------------------------------
                         slack                                  4.890    

Slack (MET) :             4.892ns  (required time - arrival time)
  Source:                 counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.114ns  (logic 2.576ns (50.368%)  route 2.538ns (49.632%))
  Logic Levels:           9  (CARRY4=7 LUT2=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.886ns = ( 14.886 - 10.000 ) 
    Source Clock Delay      (SCD):    5.179ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.627     5.179    Clock100MHz_IBUF_BUFG
    SLICE_X0Y29          FDRE                                         r  counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y29          FDRE (Prop_fdre_C_Q)         0.456     5.635 f  counter_reg[3]/Q
                         net (fo=3, routed)           0.824     6.459    spi_master_inst/counter_reg[3]
    SLICE_X1Y31          LUT2 (Prop_lut2_I0_O)        0.124     6.583 r  spi_master_inst/spi_start_pulse_i_23/O
                         net (fo=1, routed)           0.000     6.583    spi_master_inst/spi_start_pulse_i_23_n_0
    SLICE_X1Y31          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.133 r  spi_master_inst/spi_start_pulse_reg_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.133    spi_master_inst/spi_start_pulse_reg_i_11_n_0
    SLICE_X1Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.247 r  spi_master_inst/spi_start_pulse_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.247    spi_master_inst/spi_start_pulse_reg_i_3_n_0
    SLICE_X1Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.361 f  spi_master_inst/spi_start_pulse_reg_i_2/CO[3]
                         net (fo=28, routed)          1.714     9.075    spi_master_inst_n_3
    SLICE_X0Y29          LUT2 (Prop_lut2_I1_O)        0.124     9.199 r  counter[0]_i_7/O
                         net (fo=1, routed)           0.000     9.199    counter[0]_i_7_n_0
    SLICE_X0Y29          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.731 r  counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.731    counter_reg[0]_i_2_n_0
    SLICE_X0Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.845 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.845    counter_reg[4]_i_1_n_0
    SLICE_X0Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.959 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.959    counter_reg[8]_i_1_n_0
    SLICE_X0Y32          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.293 r  counter_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.293    counter_reg[12]_i_1_n_6
    SLICE_X0Y32          FDRE                                         r  counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000    10.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.514    14.886    Clock100MHz_IBUF_BUFG
    SLICE_X0Y32          FDRE                                         r  counter_reg[13]/C
                         clock pessimism              0.273    15.159    
                         clock uncertainty           -0.035    15.123    
    SLICE_X0Y32          FDRE (Setup_fdre_C_D)        0.062    15.185    counter_reg[13]
  -------------------------------------------------------------------
                         required time                         15.185    
                         arrival time                         -10.293    
  -------------------------------------------------------------------
                         slack                                  4.892    

Slack (MET) :             4.913ns  (required time - arrival time)
  Source:                 counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.093ns  (logic 2.555ns (50.164%)  route 2.538ns (49.836%))
  Logic Levels:           9  (CARRY4=7 LUT2=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.886ns = ( 14.886 - 10.000 ) 
    Source Clock Delay      (SCD):    5.179ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.627     5.179    Clock100MHz_IBUF_BUFG
    SLICE_X0Y29          FDRE                                         r  counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y29          FDRE (Prop_fdre_C_Q)         0.456     5.635 f  counter_reg[3]/Q
                         net (fo=3, routed)           0.824     6.459    spi_master_inst/counter_reg[3]
    SLICE_X1Y31          LUT2 (Prop_lut2_I0_O)        0.124     6.583 r  spi_master_inst/spi_start_pulse_i_23/O
                         net (fo=1, routed)           0.000     6.583    spi_master_inst/spi_start_pulse_i_23_n_0
    SLICE_X1Y31          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.133 r  spi_master_inst/spi_start_pulse_reg_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.133    spi_master_inst/spi_start_pulse_reg_i_11_n_0
    SLICE_X1Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.247 r  spi_master_inst/spi_start_pulse_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.247    spi_master_inst/spi_start_pulse_reg_i_3_n_0
    SLICE_X1Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.361 f  spi_master_inst/spi_start_pulse_reg_i_2/CO[3]
                         net (fo=28, routed)          1.714     9.075    spi_master_inst_n_3
    SLICE_X0Y29          LUT2 (Prop_lut2_I1_O)        0.124     9.199 r  counter[0]_i_7/O
                         net (fo=1, routed)           0.000     9.199    counter[0]_i_7_n_0
    SLICE_X0Y29          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.731 r  counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.731    counter_reg[0]_i_2_n_0
    SLICE_X0Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.845 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.845    counter_reg[4]_i_1_n_0
    SLICE_X0Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.959 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.959    counter_reg[8]_i_1_n_0
    SLICE_X0Y32          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.272 r  counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.272    counter_reg[12]_i_1_n_4
    SLICE_X0Y32          FDRE                                         r  counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000    10.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.514    14.886    Clock100MHz_IBUF_BUFG
    SLICE_X0Y32          FDRE                                         r  counter_reg[15]/C
                         clock pessimism              0.273    15.159    
                         clock uncertainty           -0.035    15.123    
    SLICE_X0Y32          FDRE (Setup_fdre_C_D)        0.062    15.185    counter_reg[15]
  -------------------------------------------------------------------
                         required time                         15.185    
                         arrival time                         -10.272    
  -------------------------------------------------------------------
                         slack                                  4.913    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            next_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.186ns (68.827%)  route 0.084ns (31.173%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.590     1.503    Clock100MHz_IBUF_BUFG
    SLICE_X4Y33          FDRE                                         r  current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y33          FDRE (Prop_fdre_C_Q)         0.141     1.644 f  current_state_reg[1]/Q
                         net (fo=4, routed)           0.084     1.729    spi_master_inst/Q[1]
    SLICE_X5Y33          LUT5 (Prop_lut5_I1_O)        0.045     1.774 r  spi_master_inst/next_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.774    spi_master_inst_n_2
    SLICE_X5Y33          FDRE                                         r  next_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.859     2.017    Clock100MHz_IBUF_BUFG
    SLICE_X5Y33          FDRE                                         r  next_state_reg[1]/C
                         clock pessimism             -0.501     1.516    
    SLICE_X5Y33          FDRE (Hold_fdre_C_D)         0.092     1.608    next_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.774    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_start_pulse_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.072%)  route 0.087ns (31.928%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.590     1.503    Clock100MHz_IBUF_BUFG
    SLICE_X4Y33          FDRE                                         r  current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y33          FDRE (Prop_fdre_C_Q)         0.141     1.644 f  current_state_reg[1]/Q
                         net (fo=4, routed)           0.087     1.732    current_state[1]
    SLICE_X5Y33          LUT3 (Prop_lut3_I2_O)        0.045     1.777 r  spi_start_pulse_i_1/O
                         net (fo=1, routed)           0.000     1.777    spi_start_pulse_i_1_n_0
    SLICE_X5Y33          FDRE                                         r  spi_start_pulse_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.859     2.017    Clock100MHz_IBUF_BUFG
    SLICE_X5Y33          FDRE                                         r  spi_start_pulse_reg/C
                         clock pessimism             -0.501     1.516    
    SLICE_X5Y33          FDRE (Hold_fdre_C_D)         0.092     1.608    spi_start_pulse_reg
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 spi_master_inst/FSM_onehot_next_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_master_inst/FSM_onehot_current_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.607%)  route 0.122ns (46.393%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.591     1.504    spi_master_inst/CLK
    SLICE_X5Y34          FDRE                                         r  spi_master_inst/FSM_onehot_next_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y34          FDRE (Prop_fdre_C_Q)         0.141     1.645 r  spi_master_inst/FSM_onehot_next_state_reg[2]/Q
                         net (fo=1, routed)           0.122     1.767    spi_master_inst/FSM_onehot_next_state_reg_n_0_[2]
    SLICE_X4Y34          FDRE                                         r  spi_master_inst/FSM_onehot_current_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.860     2.018    spi_master_inst/CLK
    SLICE_X4Y34          FDRE                                         r  spi_master_inst/FSM_onehot_current_state_reg[2]/C
                         clock pessimism             -0.501     1.517    
    SLICE_X4Y34          FDRE (Hold_fdre_C_D)         0.075     1.592    spi_master_inst/FSM_onehot_current_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.767    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 spi_master_inst/FSM_onehot_next_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_master_inst/FSM_onehot_current_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.591     1.504    spi_master_inst/CLK
    SLICE_X5Y34          FDRE                                         r  spi_master_inst/FSM_onehot_next_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y34          FDRE (Prop_fdre_C_Q)         0.141     1.645 r  spi_master_inst/FSM_onehot_next_state_reg[1]/Q
                         net (fo=1, routed)           0.101     1.746    spi_master_inst/FSM_onehot_next_state_reg_n_0_[1]
    SLICE_X6Y34          FDRE                                         r  spi_master_inst/FSM_onehot_current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.860     2.018    spi_master_inst/CLK
    SLICE_X6Y34          FDRE                                         r  spi_master_inst/FSM_onehot_current_state_reg[1]/C
                         clock pessimism             -0.500     1.518    
    SLICE_X6Y34          FDRE (Hold_fdre_C_D)         0.052     1.570    spi_master_inst/FSM_onehot_current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.746    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 next_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            current_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.141ns (51.436%)  route 0.133ns (48.564%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.590     1.503    Clock100MHz_IBUF_BUFG
    SLICE_X5Y33          FDRE                                         r  next_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y33          FDRE (Prop_fdre_C_Q)         0.141     1.644 r  next_state_reg[0]/Q
                         net (fo=2, routed)           0.133     1.778    next_state[0]
    SLICE_X4Y33          FDRE                                         r  current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.859     2.017    Clock100MHz_IBUF_BUFG
    SLICE_X4Y33          FDRE                                         r  current_state_reg[0]/C
                         clock pessimism             -0.501     1.516    
    SLICE_X4Y33          FDRE (Hold_fdre_C_D)         0.075     1.591    current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.778    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 next_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            current_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.559%)  route 0.127ns (47.441%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.590     1.503    Clock100MHz_IBUF_BUFG
    SLICE_X5Y33          FDRE                                         r  next_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y33          FDRE (Prop_fdre_C_Q)         0.141     1.644 r  next_state_reg[1]/Q
                         net (fo=2, routed)           0.127     1.772    next_state[1]
    SLICE_X4Y33          FDRE                                         r  current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.859     2.017    Clock100MHz_IBUF_BUFG
    SLICE_X4Y33          FDRE                                         r  current_state_reg[1]/C
                         clock pessimism             -0.501     1.516    
    SLICE_X4Y33          FDRE (Hold_fdre_C_D)         0.066     1.582    current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.772    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 spi_master_inst/clk_div_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_master_inst/clk_div_counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.209ns (63.943%)  route 0.118ns (36.057%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.590     1.503    spi_master_inst/CLK
    SLICE_X6Y33          FDRE                                         r  spi_master_inst/clk_div_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y33          FDRE (Prop_fdre_C_Q)         0.164     1.667 r  spi_master_inst/clk_div_counter_reg[0]/Q
                         net (fo=9, routed)           0.118     1.785    spi_master_inst/clk_div_counter[0]
    SLICE_X7Y33          LUT6 (Prop_lut6_I4_O)        0.045     1.830 r  spi_master_inst/clk_div_counter[4]_i_1/O
                         net (fo=1, routed)           0.000     1.830    spi_master_inst/clk_div_counter_0[4]
    SLICE_X7Y33          FDRE                                         r  spi_master_inst/clk_div_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.859     2.017    spi_master_inst/CLK
    SLICE_X7Y33          FDRE                                         r  spi_master_inst/clk_div_counter_reg[4]/C
                         clock pessimism             -0.501     1.516    
    SLICE_X7Y33          FDRE (Hold_fdre_C_D)         0.092     1.608    spi_master_inst/clk_div_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 lcd_clk_cnt_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.209ns (63.706%)  route 0.119ns (36.294%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.567     1.480    Clock100MHz_IBUF_BUFG
    SLICE_X14Y40         FDRE                                         r  lcd_clk_cnt_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y40         FDRE (Prop_fdre_C_Q)         0.164     1.644 r  lcd_clk_cnt_reg[25]/Q
                         net (fo=2, routed)           0.119     1.763    lcd_clk_cnt_reg[25]
    SLICE_X15Y39         LUT6 (Prop_lut6_I2_O)        0.045     1.808 r  lcd_reset_i_1/O
                         net (fo=1, routed)           0.000     1.808    lcd_reset_i_1_n_0
    SLICE_X15Y39         FDRE                                         r  lcd_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.836     1.994    Clock100MHz_IBUF_BUFG
    SLICE_X15Y39         FDRE                                         r  lcd_reset_reg/C
                         clock pessimism             -0.499     1.495    
    SLICE_X15Y39         FDRE (Hold_fdre_C_D)         0.091     1.586    lcd_reset_reg
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 spi_master_inst/FSM_onehot_current_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_master_inst/spi_sck_int_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.227ns (71.232%)  route 0.092ns (28.768%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.591     1.504    spi_master_inst/CLK
    SLICE_X4Y34          FDRE                                         r  spi_master_inst/FSM_onehot_current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y34          FDRE (Prop_fdre_C_Q)         0.128     1.632 r  spi_master_inst/FSM_onehot_current_state_reg[2]/Q
                         net (fo=7, routed)           0.092     1.724    spi_master_inst/busy_int
    SLICE_X4Y34          LUT6 (Prop_lut6_I2_O)        0.099     1.823 r  spi_master_inst/spi_sck_int_i_1/O
                         net (fo=1, routed)           0.000     1.823    spi_master_inst/spi_sck_int_i_1_n_0
    SLICE_X4Y34          FDRE                                         r  spi_master_inst/spi_sck_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.860     2.018    spi_master_inst/CLK
    SLICE_X4Y34          FDRE                                         r  spi_master_inst/spi_sck_int_reg/C
                         clock pessimism             -0.514     1.504    
    SLICE_X4Y34          FDRE (Hold_fdre_C_D)         0.091     1.595    spi_master_inst/spi_sck_int_reg
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 spi_master_inst/FSM_onehot_next_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_master_inst/FSM_onehot_current_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.141ns (46.647%)  route 0.161ns (53.353%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.591     1.504    spi_master_inst/CLK
    SLICE_X5Y34          FDSE                                         r  spi_master_inst/FSM_onehot_next_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y34          FDSE (Prop_fdse_C_Q)         0.141     1.645 r  spi_master_inst/FSM_onehot_next_state_reg[0]/Q
                         net (fo=1, routed)           0.161     1.807    spi_master_inst/FSM_onehot_next_state_reg_n_0_[0]
    SLICE_X6Y34          FDRE                                         r  spi_master_inst/FSM_onehot_current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.860     2.018    spi_master_inst/CLK
    SLICE_X6Y34          FDRE                                         r  spi_master_inst/FSM_onehot_current_state_reg[0]/C
                         clock pessimism             -0.500     1.518    
    SLICE_X6Y34          FDRE (Hold_fdre_C_D)         0.059     1.577    spi_master_inst/FSM_onehot_current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.229    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Clock100MHz }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  Clock100MHz_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y29     counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y31     counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y31     counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y32     counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y32     counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y32     counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y32     counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y33     counter_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y33     counter_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y29     counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y29     counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y31     counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y31     counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y31     counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y31     counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y32     counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y32     counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y32     counter_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y32     counter_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y29     counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y29     counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y31     counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y31     counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y31     counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y31     counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y32     counter_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y32     counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y32     counter_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y32     counter_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           103 Endpoints
Min Delay           103 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U2/temperature_int_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U2/znak_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        40.562ns  (logic 12.786ns (31.522%)  route 27.776ns (68.478%))
  Logic Levels:           37  (CARRY4=20 FDRE=1 LUT2=2 LUT3=4 LUT4=1 LUT5=1 LUT6=8)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y38          FDRE                         0.000     0.000 r  U2/temperature_int_reg[2]/C
    SLICE_X5Y38          FDRE (Prop_fdre_C_Q)         0.459     0.459 f  U2/temperature_int_reg[2]/Q
                         net (fo=99, routed)          2.602     3.061    U2/temperature_int_reg[2]
    SLICE_X2Y46          LUT3 (Prop_lut3_I0_O)        0.124     3.185 r  U2/znak[3]_i_398/O
                         net (fo=4, routed)           1.074     4.258    U2/znak[3]_i_398_n_0
    SLICE_X4Y39          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     4.643 r  U2/znak_reg[1]_i_462/CO[3]
                         net (fo=1, routed)           0.000     4.643    U2/znak_reg[1]_i_462_n_0
    SLICE_X4Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.757 r  U2/znak_reg[1]_i_297/CO[3]
                         net (fo=1, routed)           0.000     4.757    U2/znak_reg[1]_i_297_n_0
    SLICE_X4Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.871 r  U2/znak_reg[1]_i_127/CO[3]
                         net (fo=1, routed)           0.000     4.871    U2/znak_reg[1]_i_127_n_0
    SLICE_X4Y42          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.142 r  U2/znak_reg[1]_i_56/CO[0]
                         net (fo=33, routed)          0.716     5.858    U2/znak_reg[1]_i_56_n_3
    SLICE_X4Y44          CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.841     6.699 r  U2/znak_reg[3]_i_240/CO[2]
                         net (fo=5, routed)           1.537     8.235    U2/znak_reg[3]_i_240_n_1
    SLICE_X10Y47         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.797     9.032 r  U2/znak_reg[1]_i_343/CO[2]
                         net (fo=3, routed)           0.351     9.383    U2/znak_reg[1]_i_343_n_1
    SLICE_X10Y48         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.794    10.177 f  U2/znak_reg[1]_i_180/CO[2]
                         net (fo=28, routed)          1.613    11.791    U2/znak_reg[1]_i_180_n_1
    SLICE_X6Y47          LUT6 (Prop_lut6_I0_O)        0.310    12.101 r  U2/znak[1]_i_333/O
                         net (fo=2, routed)           0.645    12.745    U2/znak[1]_i_333_n_0
    SLICE_X7Y49          LUT6 (Prop_lut6_I0_O)        0.124    12.869 r  U2/znak[1]_i_337/O
                         net (fo=1, routed)           0.000    12.869    U2/znak[1]_i_337_n_0
    SLICE_X7Y49          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    13.416 r  U2/znak_reg[1]_i_171/O[2]
                         net (fo=9, routed)           1.917    15.333    U2/znak_reg[1]_i_171_n_5
    SLICE_X10Y53         LUT2 (Prop_lut2_I0_O)        0.302    15.635 r  U2/znak[1]_i_326/O
                         net (fo=1, routed)           0.000    15.635    U2/znak[1]_i_326_n_0
    SLICE_X10Y53         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    16.015 r  U2/znak_reg[1]_i_166/CO[3]
                         net (fo=1, routed)           0.000    16.015    U2/znak_reg[1]_i_166_n_0
    SLICE_X10Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.132 r  U2/znak_reg[1]_i_74/CO[3]
                         net (fo=1, routed)           0.000    16.132    U2/znak_reg[1]_i_74_n_0
    SLICE_X10Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.455 r  U2/znak_reg[1]_i_32/O[1]
                         net (fo=3, routed)           1.202    17.658    U2/znak_reg[1]_i_32_n_6
    SLICE_X6Y54          LUT3 (Prop_lut3_I1_O)        0.306    17.964 r  U2/znak[1]_i_72/O
                         net (fo=1, routed)           0.000    17.964    U2/znak[1]_i_72_n_0
    SLICE_X6Y54          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.497 r  U2/znak_reg[1]_i_29/CO[3]
                         net (fo=1, routed)           0.000    18.497    U2/znak_reg[1]_i_29_n_0
    SLICE_X6Y55          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    18.751 r  U2/znak_reg[1]_i_15/CO[0]
                         net (fo=44, routed)          1.991    20.741    U2/znak_reg[1]_i_15_n_3
    SLICE_X8Y45          LUT3 (Prop_lut3_I0_O)        0.393    21.134 r  U2/znak[1]_i_406/O
                         net (fo=78, routed)          3.709    24.844    U2/znak[1]_i_406_n_0
    SLICE_X9Y56          LUT6 (Prop_lut6_I1_O)        0.348    25.192 r  U2/znak[1]_i_555/O
                         net (fo=1, routed)           0.683    25.874    U2/znak[1]_i_555_n_0
    SLICE_X11Y53         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537    26.411 r  U2/znak_reg[1]_i_435/O[2]
                         net (fo=4, routed)           1.078    27.490    U2/znak_reg[1]_i_435_n_5
    SLICE_X0Y52          LUT6 (Prop_lut6_I3_O)        0.302    27.792 r  U2/znak[1]_i_233/O
                         net (fo=1, routed)           0.463    28.255    U2/znak[1]_i_233_n_0
    SLICE_X3Y51          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    28.653 r  U2/znak_reg[1]_i_102/CO[3]
                         net (fo=1, routed)           0.000    28.653    U2/znak_reg[1]_i_102_n_0
    SLICE_X3Y52          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.875 r  U2/znak_reg[1]_i_108/O[0]
                         net (fo=3, routed)           1.302    30.177    U2/znak_reg[1]_i_108_n_7
    SLICE_X0Y50          LUT3 (Prop_lut3_I1_O)        0.299    30.476 r  U2/znak[1]_i_99/O
                         net (fo=2, routed)           0.686    31.162    U2/znak[1]_i_99_n_0
    SLICE_X0Y50          LUT5 (Prop_lut5_I1_O)        0.152    31.314 r  U2/znak[1]_i_39/O
                         net (fo=2, routed)           1.292    32.606    U2/znak[1]_i_39_n_0
    SLICE_X4Y50          LUT6 (Prop_lut6_I0_O)        0.326    32.932 r  U2/znak[1]_i_43/O
                         net (fo=1, routed)           0.000    32.932    U2/znak[1]_i_43_n_0
    SLICE_X4Y50          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    33.333 r  U2/znak_reg[1]_i_19/CO[3]
                         net (fo=1, routed)           0.000    33.333    U2/znak_reg[1]_i_19_n_0
    SLICE_X4Y51          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    33.667 r  U2/znak_reg[1]_i_35/O[1]
                         net (fo=2, routed)           0.828    34.495    U2/znak_reg[1]_i_35_n_6
    SLICE_X4Y53          LUT2 (Prop_lut2_I0_O)        0.303    34.798 r  U2/znak[1]_i_37/O
                         net (fo=1, routed)           0.000    34.798    U2/znak[1]_i_37_n_0
    SLICE_X4Y53          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    35.378 r  U2/znak_reg[1]_i_18/O[2]
                         net (fo=1, routed)           1.233    36.611    U2/znak_reg[1]_i_18_n_5
    SLICE_X9Y47          LUT6 (Prop_lut6_I5_O)        0.302    36.913 r  U2/znak[3]_i_17/O
                         net (fo=1, routed)           0.000    36.913    U2/znak[3]_i_17_n_0
    SLICE_X9Y47          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    37.160 r  U2/znak_reg[3]_i_9/O[0]
                         net (fo=3, routed)           1.190    38.350    U2/znak_reg[3]_i_9_n_7
    SLICE_X12Y46         LUT4 (Prop_lut4_I3_O)        0.299    38.649 r  U2/znak[1]_i_5/O
                         net (fo=1, routed)           0.656    39.304    U2/znak[1]_i_5_n_0
    SLICE_X13Y46         LUT6 (Prop_lut6_I3_O)        0.124    39.428 r  U2/znak[1]_i_2/O
                         net (fo=1, routed)           1.010    40.438    U2/znak[1]_i_2_n_0
    SLICE_X13Y45         LUT6 (Prop_lut6_I2_O)        0.124    40.562 r  U2/znak[1]_i_1/O
                         net (fo=1, routed)           0.000    40.562    U2/znak[1]_i_1_n_0
    SLICE_X13Y45         FDCE                                         r  U2/znak_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/temperature_int_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U2/znak_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        40.024ns  (logic 12.786ns (31.946%)  route 27.238ns (68.054%))
  Logic Levels:           37  (CARRY4=20 FDRE=1 LUT2=2 LUT3=4 LUT5=3 LUT6=7)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y38          FDRE                         0.000     0.000 r  U2/temperature_int_reg[2]/C
    SLICE_X5Y38          FDRE (Prop_fdre_C_Q)         0.459     0.459 f  U2/temperature_int_reg[2]/Q
                         net (fo=99, routed)          2.602     3.061    U2/temperature_int_reg[2]
    SLICE_X2Y46          LUT3 (Prop_lut3_I0_O)        0.124     3.185 r  U2/znak[3]_i_398/O
                         net (fo=4, routed)           1.074     4.258    U2/znak[3]_i_398_n_0
    SLICE_X4Y39          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     4.643 r  U2/znak_reg[1]_i_462/CO[3]
                         net (fo=1, routed)           0.000     4.643    U2/znak_reg[1]_i_462_n_0
    SLICE_X4Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.757 r  U2/znak_reg[1]_i_297/CO[3]
                         net (fo=1, routed)           0.000     4.757    U2/znak_reg[1]_i_297_n_0
    SLICE_X4Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.871 r  U2/znak_reg[1]_i_127/CO[3]
                         net (fo=1, routed)           0.000     4.871    U2/znak_reg[1]_i_127_n_0
    SLICE_X4Y42          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.142 r  U2/znak_reg[1]_i_56/CO[0]
                         net (fo=33, routed)          0.716     5.858    U2/znak_reg[1]_i_56_n_3
    SLICE_X4Y44          CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.841     6.699 r  U2/znak_reg[3]_i_240/CO[2]
                         net (fo=5, routed)           1.537     8.235    U2/znak_reg[3]_i_240_n_1
    SLICE_X10Y47         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.797     9.032 r  U2/znak_reg[1]_i_343/CO[2]
                         net (fo=3, routed)           0.351     9.383    U2/znak_reg[1]_i_343_n_1
    SLICE_X10Y48         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.794    10.177 f  U2/znak_reg[1]_i_180/CO[2]
                         net (fo=28, routed)          1.613    11.791    U2/znak_reg[1]_i_180_n_1
    SLICE_X6Y47          LUT6 (Prop_lut6_I0_O)        0.310    12.101 r  U2/znak[1]_i_333/O
                         net (fo=2, routed)           0.645    12.745    U2/znak[1]_i_333_n_0
    SLICE_X7Y49          LUT6 (Prop_lut6_I0_O)        0.124    12.869 r  U2/znak[1]_i_337/O
                         net (fo=1, routed)           0.000    12.869    U2/znak[1]_i_337_n_0
    SLICE_X7Y49          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    13.416 r  U2/znak_reg[1]_i_171/O[2]
                         net (fo=9, routed)           1.917    15.333    U2/znak_reg[1]_i_171_n_5
    SLICE_X10Y53         LUT2 (Prop_lut2_I0_O)        0.302    15.635 r  U2/znak[1]_i_326/O
                         net (fo=1, routed)           0.000    15.635    U2/znak[1]_i_326_n_0
    SLICE_X10Y53         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    16.015 r  U2/znak_reg[1]_i_166/CO[3]
                         net (fo=1, routed)           0.000    16.015    U2/znak_reg[1]_i_166_n_0
    SLICE_X10Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.132 r  U2/znak_reg[1]_i_74/CO[3]
                         net (fo=1, routed)           0.000    16.132    U2/znak_reg[1]_i_74_n_0
    SLICE_X10Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.455 r  U2/znak_reg[1]_i_32/O[1]
                         net (fo=3, routed)           1.202    17.658    U2/znak_reg[1]_i_32_n_6
    SLICE_X6Y54          LUT3 (Prop_lut3_I1_O)        0.306    17.964 r  U2/znak[1]_i_72/O
                         net (fo=1, routed)           0.000    17.964    U2/znak[1]_i_72_n_0
    SLICE_X6Y54          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.497 r  U2/znak_reg[1]_i_29/CO[3]
                         net (fo=1, routed)           0.000    18.497    U2/znak_reg[1]_i_29_n_0
    SLICE_X6Y55          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    18.751 r  U2/znak_reg[1]_i_15/CO[0]
                         net (fo=44, routed)          1.991    20.741    U2/znak_reg[1]_i_15_n_3
    SLICE_X8Y45          LUT3 (Prop_lut3_I0_O)        0.393    21.134 r  U2/znak[1]_i_406/O
                         net (fo=78, routed)          3.709    24.844    U2/znak[1]_i_406_n_0
    SLICE_X9Y56          LUT6 (Prop_lut6_I1_O)        0.348    25.192 r  U2/znak[1]_i_555/O
                         net (fo=1, routed)           0.683    25.874    U2/znak[1]_i_555_n_0
    SLICE_X11Y53         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537    26.411 r  U2/znak_reg[1]_i_435/O[2]
                         net (fo=4, routed)           1.078    27.490    U2/znak_reg[1]_i_435_n_5
    SLICE_X0Y52          LUT6 (Prop_lut6_I3_O)        0.302    27.792 r  U2/znak[1]_i_233/O
                         net (fo=1, routed)           0.463    28.255    U2/znak[1]_i_233_n_0
    SLICE_X3Y51          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    28.653 r  U2/znak_reg[1]_i_102/CO[3]
                         net (fo=1, routed)           0.000    28.653    U2/znak_reg[1]_i_102_n_0
    SLICE_X3Y52          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.875 r  U2/znak_reg[1]_i_108/O[0]
                         net (fo=3, routed)           1.302    30.177    U2/znak_reg[1]_i_108_n_7
    SLICE_X0Y50          LUT3 (Prop_lut3_I1_O)        0.299    30.476 r  U2/znak[1]_i_99/O
                         net (fo=2, routed)           0.686    31.162    U2/znak[1]_i_99_n_0
    SLICE_X0Y50          LUT5 (Prop_lut5_I1_O)        0.152    31.314 r  U2/znak[1]_i_39/O
                         net (fo=2, routed)           1.292    32.606    U2/znak[1]_i_39_n_0
    SLICE_X4Y50          LUT6 (Prop_lut6_I0_O)        0.326    32.932 r  U2/znak[1]_i_43/O
                         net (fo=1, routed)           0.000    32.932    U2/znak[1]_i_43_n_0
    SLICE_X4Y50          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    33.333 r  U2/znak_reg[1]_i_19/CO[3]
                         net (fo=1, routed)           0.000    33.333    U2/znak_reg[1]_i_19_n_0
    SLICE_X4Y51          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    33.667 r  U2/znak_reg[1]_i_35/O[1]
                         net (fo=2, routed)           0.828    34.495    U2/znak_reg[1]_i_35_n_6
    SLICE_X4Y53          LUT2 (Prop_lut2_I0_O)        0.303    34.798 r  U2/znak[1]_i_37/O
                         net (fo=1, routed)           0.000    34.798    U2/znak[1]_i_37_n_0
    SLICE_X4Y53          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    35.378 r  U2/znak_reg[1]_i_18/O[2]
                         net (fo=1, routed)           1.233    36.611    U2/znak_reg[1]_i_18_n_5
    SLICE_X9Y47          LUT6 (Prop_lut6_I5_O)        0.302    36.913 r  U2/znak[3]_i_17/O
                         net (fo=1, routed)           0.000    36.913    U2/znak[3]_i_17_n_0
    SLICE_X9Y47          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    37.160 r  U2/znak_reg[3]_i_9/O[0]
                         net (fo=3, routed)           1.200    38.360    U2/znak_reg[3]_i_9_n_7
    SLICE_X12Y46         LUT5 (Prop_lut5_I1_O)        0.299    38.659 r  U2/znak[2]_i_4/O
                         net (fo=1, routed)           0.404    39.063    U2/znak[2]_i_4_n_0
    SLICE_X13Y46         LUT5 (Prop_lut5_I0_O)        0.124    39.187 r  U2/znak[2]_i_2/O
                         net (fo=1, routed)           0.713    39.900    U2/znak[2]_i_2_n_0
    SLICE_X13Y45         LUT6 (Prop_lut6_I2_O)        0.124    40.024 r  U2/znak[2]_i_1/O
                         net (fo=1, routed)           0.000    40.024    U2/znak[2]_i_1_n_0
    SLICE_X13Y45         FDCE                                         r  U2/znak_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/temperature_int_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U2/znak_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        39.953ns  (logic 13.016ns (32.578%)  route 26.937ns (67.422%))
  Logic Levels:           37  (CARRY4=20 FDRE=1 LUT2=2 LUT3=4 LUT5=3 LUT6=7)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y38          FDRE                         0.000     0.000 r  U2/temperature_int_reg[2]/C
    SLICE_X5Y38          FDRE (Prop_fdre_C_Q)         0.459     0.459 f  U2/temperature_int_reg[2]/Q
                         net (fo=99, routed)          2.602     3.061    U2/temperature_int_reg[2]
    SLICE_X2Y46          LUT3 (Prop_lut3_I0_O)        0.124     3.185 r  U2/znak[3]_i_398/O
                         net (fo=4, routed)           1.074     4.258    U2/znak[3]_i_398_n_0
    SLICE_X4Y39          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     4.643 r  U2/znak_reg[1]_i_462/CO[3]
                         net (fo=1, routed)           0.000     4.643    U2/znak_reg[1]_i_462_n_0
    SLICE_X4Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.757 r  U2/znak_reg[1]_i_297/CO[3]
                         net (fo=1, routed)           0.000     4.757    U2/znak_reg[1]_i_297_n_0
    SLICE_X4Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.871 r  U2/znak_reg[1]_i_127/CO[3]
                         net (fo=1, routed)           0.000     4.871    U2/znak_reg[1]_i_127_n_0
    SLICE_X4Y42          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.142 r  U2/znak_reg[1]_i_56/CO[0]
                         net (fo=33, routed)          0.716     5.858    U2/znak_reg[1]_i_56_n_3
    SLICE_X4Y44          CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.841     6.699 r  U2/znak_reg[3]_i_240/CO[2]
                         net (fo=5, routed)           1.537     8.235    U2/znak_reg[3]_i_240_n_1
    SLICE_X10Y47         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.797     9.032 r  U2/znak_reg[1]_i_343/CO[2]
                         net (fo=3, routed)           0.351     9.383    U2/znak_reg[1]_i_343_n_1
    SLICE_X10Y48         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.794    10.177 f  U2/znak_reg[1]_i_180/CO[2]
                         net (fo=28, routed)          1.613    11.791    U2/znak_reg[1]_i_180_n_1
    SLICE_X6Y47          LUT6 (Prop_lut6_I0_O)        0.310    12.101 r  U2/znak[1]_i_333/O
                         net (fo=2, routed)           0.645    12.745    U2/znak[1]_i_333_n_0
    SLICE_X7Y49          LUT6 (Prop_lut6_I0_O)        0.124    12.869 r  U2/znak[1]_i_337/O
                         net (fo=1, routed)           0.000    12.869    U2/znak[1]_i_337_n_0
    SLICE_X7Y49          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    13.416 r  U2/znak_reg[1]_i_171/O[2]
                         net (fo=9, routed)           1.917    15.333    U2/znak_reg[1]_i_171_n_5
    SLICE_X10Y53         LUT2 (Prop_lut2_I0_O)        0.302    15.635 r  U2/znak[1]_i_326/O
                         net (fo=1, routed)           0.000    15.635    U2/znak[1]_i_326_n_0
    SLICE_X10Y53         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    16.015 r  U2/znak_reg[1]_i_166/CO[3]
                         net (fo=1, routed)           0.000    16.015    U2/znak_reg[1]_i_166_n_0
    SLICE_X10Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.132 r  U2/znak_reg[1]_i_74/CO[3]
                         net (fo=1, routed)           0.000    16.132    U2/znak_reg[1]_i_74_n_0
    SLICE_X10Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.455 r  U2/znak_reg[1]_i_32/O[1]
                         net (fo=3, routed)           1.202    17.658    U2/znak_reg[1]_i_32_n_6
    SLICE_X6Y54          LUT3 (Prop_lut3_I1_O)        0.306    17.964 r  U2/znak[1]_i_72/O
                         net (fo=1, routed)           0.000    17.964    U2/znak[1]_i_72_n_0
    SLICE_X6Y54          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.497 r  U2/znak_reg[1]_i_29/CO[3]
                         net (fo=1, routed)           0.000    18.497    U2/znak_reg[1]_i_29_n_0
    SLICE_X6Y55          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    18.751 r  U2/znak_reg[1]_i_15/CO[0]
                         net (fo=44, routed)          1.991    20.741    U2/znak_reg[1]_i_15_n_3
    SLICE_X8Y45          LUT3 (Prop_lut3_I0_O)        0.393    21.134 r  U2/znak[1]_i_406/O
                         net (fo=78, routed)          3.709    24.844    U2/znak[1]_i_406_n_0
    SLICE_X9Y56          LUT6 (Prop_lut6_I1_O)        0.348    25.192 r  U2/znak[1]_i_555/O
                         net (fo=1, routed)           0.683    25.874    U2/znak[1]_i_555_n_0
    SLICE_X11Y53         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537    26.411 r  U2/znak_reg[1]_i_435/O[2]
                         net (fo=4, routed)           1.078    27.490    U2/znak_reg[1]_i_435_n_5
    SLICE_X0Y52          LUT6 (Prop_lut6_I3_O)        0.302    27.792 r  U2/znak[1]_i_233/O
                         net (fo=1, routed)           0.463    28.255    U2/znak[1]_i_233_n_0
    SLICE_X3Y51          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    28.653 r  U2/znak_reg[1]_i_102/CO[3]
                         net (fo=1, routed)           0.000    28.653    U2/znak_reg[1]_i_102_n_0
    SLICE_X3Y52          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.875 r  U2/znak_reg[1]_i_108/O[0]
                         net (fo=3, routed)           1.302    30.177    U2/znak_reg[1]_i_108_n_7
    SLICE_X0Y50          LUT3 (Prop_lut3_I1_O)        0.299    30.476 r  U2/znak[1]_i_99/O
                         net (fo=2, routed)           0.686    31.162    U2/znak[1]_i_99_n_0
    SLICE_X0Y50          LUT5 (Prop_lut5_I1_O)        0.152    31.314 r  U2/znak[1]_i_39/O
                         net (fo=2, routed)           1.292    32.606    U2/znak[1]_i_39_n_0
    SLICE_X4Y50          LUT6 (Prop_lut6_I0_O)        0.326    32.932 r  U2/znak[1]_i_43/O
                         net (fo=1, routed)           0.000    32.932    U2/znak[1]_i_43_n_0
    SLICE_X4Y50          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    33.333 r  U2/znak_reg[1]_i_19/CO[3]
                         net (fo=1, routed)           0.000    33.333    U2/znak_reg[1]_i_19_n_0
    SLICE_X4Y51          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    33.667 r  U2/znak_reg[1]_i_35/O[1]
                         net (fo=2, routed)           0.828    34.495    U2/znak_reg[1]_i_35_n_6
    SLICE_X4Y53          LUT2 (Prop_lut2_I0_O)        0.303    34.798 r  U2/znak[1]_i_37/O
                         net (fo=1, routed)           0.000    34.798    U2/znak[1]_i_37_n_0
    SLICE_X4Y53          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    35.378 r  U2/znak_reg[1]_i_18/O[2]
                         net (fo=1, routed)           1.233    36.611    U2/znak_reg[1]_i_18_n_5
    SLICE_X9Y47          LUT6 (Prop_lut6_I5_O)        0.302    36.913 r  U2/znak[3]_i_17/O
                         net (fo=1, routed)           0.000    36.913    U2/znak[3]_i_17_n_0
    SLICE_X9Y47          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    37.160 r  U2/znak_reg[3]_i_9/O[0]
                         net (fo=3, routed)           1.200    38.360    U2/znak_reg[3]_i_9_n_7
    SLICE_X12Y46         LUT5 (Prop_lut5_I1_O)        0.325    38.685 r  U2/znak[3]_i_4/O
                         net (fo=1, routed)           0.411    39.095    U2/znak[3]_i_4_n_0
    SLICE_X14Y47         LUT5 (Prop_lut5_I0_O)        0.328    39.423 r  U2/znak[3]_i_2/O
                         net (fo=1, routed)           0.406    39.829    U2/znak[3]_i_2_n_0
    SLICE_X15Y45         LUT6 (Prop_lut6_I2_O)        0.124    39.953 r  U2/znak[3]_i_1/O
                         net (fo=1, routed)           0.000    39.953    U2/znak[3]_i_1_n_0
    SLICE_X15Y45         FDCE                                         r  U2/znak_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/temperature_int_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U2/znak_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.992ns  (logic 7.936ns (33.077%)  route 16.056ns (66.923%))
  Logic Levels:           23  (CARRY4=12 FDRE=1 LUT3=3 LUT4=2 LUT5=4 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y38          FDRE                         0.000     0.000 r  U2/temperature_int_reg[5]/C
    SLICE_X5Y38          FDRE (Prop_fdre_C_Q)         0.459     0.459 f  U2/temperature_int_reg[5]/Q
                         net (fo=105, routed)         3.721     4.180    U2/temperature_int_reg[5]
    SLICE_X15Y50         LUT3 (Prop_lut3_I0_O)        0.152     4.332 r  U2/znak[3]_i_464/O
                         net (fo=2, routed)           0.656     4.988    U2/znak[3]_i_464_n_0
    SLICE_X14Y50         LUT4 (Prop_lut4_I3_O)        0.326     5.314 r  U2/znak[3]_i_468/O
                         net (fo=1, routed)           0.000     5.314    U2/znak[3]_i_468_n_0
    SLICE_X14Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.827 r  U2/znak_reg[3]_i_268/CO[3]
                         net (fo=1, routed)           0.000     5.827    U2/znak_reg[3]_i_268_n_0
    SLICE_X14Y51         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     6.056 r  U2/znak_reg[3]_i_146/CO[2]
                         net (fo=35, routed)          1.357     7.413    U2/znak_reg[3]_i_146_n_1
    SLICE_X12Y57         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.794     8.207 r  U2/znak_reg[3]_i_624/CO[2]
                         net (fo=5, routed)           0.645     8.852    U2/znak_reg[3]_i_624_n_1
    SLICE_X14Y58         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.816     9.668 r  U2/znak_reg[3]_i_444/O[1]
                         net (fo=4, routed)           1.016    10.683    U2/znak_reg[3]_i_444_n_6
    SLICE_X12Y58         LUT4 (Prop_lut4_I0_O)        0.334    11.017 r  U2/znak[3]_i_617/O
                         net (fo=2, routed)           0.859    11.877    U2/znak[3]_i_617_n_0
    SLICE_X13Y58         LUT5 (Prop_lut5_I4_O)        0.348    12.225 r  U2/znak[3]_i_621/O
                         net (fo=1, routed)           0.000    12.225    U2/znak[3]_i_621_n_0
    SLICE_X13Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.775 r  U2/znak_reg[3]_i_435/CO[3]
                         net (fo=1, routed)           0.000    12.775    U2/znak_reg[3]_i_435_n_0
    SLICE_X13Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.889 r  U2/znak_reg[3]_i_251/CO[3]
                         net (fo=1, routed)           0.000    12.889    U2/znak_reg[3]_i_251_n_0
    SLICE_X13Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.223 r  U2/znak_reg[3]_i_134/O[1]
                         net (fo=16, routed)          2.155    15.377    U2/znak_reg[3]_i_134_n_6
    SLICE_X4Y62          LUT3 (Prop_lut3_I2_O)        0.333    15.710 r  U2/znak[3]_i_243/O
                         net (fo=1, routed)           0.524    16.234    U2/znak[3]_i_243_n_0
    SLICE_X5Y62          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.588    16.822 r  U2/znak_reg[3]_i_125/CO[3]
                         net (fo=1, routed)           0.000    16.822    U2/znak_reg[3]_i_125_n_0
    SLICE_X5Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.936 r  U2/znak_reg[3]_i_50/CO[3]
                         net (fo=1, routed)           0.000    16.936    U2/znak_reg[3]_i_50_n_0
    SLICE_X5Y64          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.270 r  U2/znak_reg[3]_i_30/O[1]
                         net (fo=42, routed)          1.010    18.280    U2/znak_reg[3]_i_30_n_6
    SLICE_X6Y63          LUT3 (Prop_lut3_I1_O)        0.303    18.583 r  U2/znak[3]_i_59/O
                         net (fo=1, routed)           0.000    18.583    U2/znak[3]_i_59_n_0
    SLICE_X6Y63          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    18.959 r  U2/znak_reg[3]_i_31/CO[3]
                         net (fo=41, routed)          2.441    21.400    U2/znak_reg[3]_i_31_n_0
    SLICE_X14Y59         LUT5 (Prop_lut5_I3_O)        0.124    21.524 r  U2/znak[3]_i_25/O
                         net (fo=1, routed)           0.000    21.524    U2/znak[3]_i_25_n_0
    SLICE_X14Y59         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    21.776 r  U2/znak_reg[3]_i_11/O[0]
                         net (fo=1, routed)           0.714    22.489    U2/znak4[0]
    SLICE_X13Y46         LUT5 (Prop_lut5_I1_O)        0.295    22.784 r  U2/znak[0]_i_3/O
                         net (fo=1, routed)           0.295    23.079    U2/znak[0]_i_3_n_0
    SLICE_X13Y45         LUT6 (Prop_lut6_I5_O)        0.124    23.203 r  U2/znak[0]_i_2/O
                         net (fo=1, routed)           0.665    23.868    U2/znak[0]_i_2_n_0
    SLICE_X13Y45         LUT5 (Prop_lut5_I2_O)        0.124    23.992 r  U2/znak[0]_i_1/O
                         net (fo=1, routed)           0.000    23.992    U2/znak[0]_i_1_n_0
    SLICE_X13Y45         FDCE                                         r  U2/znak_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/LCD_DATA_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LCD_DATA[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.230ns  (logic 4.185ns (57.894%)  route 3.044ns (42.106%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y43         FDRE                         0.000     0.000 r  U2/LCD_DATA_reg[3]/C
    SLICE_X14Y43         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  U2/LCD_DATA_reg[3]/Q
                         net (fo=1, routed)           3.044     3.522    LCD_DATA_OBUF[3]
    T11                  OBUF (Prop_obuf_I_O)         3.707     7.230 r  LCD_DATA_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.230    LCD_DATA[3]
    T11                                                               r  LCD_DATA[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/LCD_E_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            LCD_E
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.121ns  (logic 3.993ns (56.078%)  route 3.128ns (43.922%))
  Logic Levels:           2  (FDPE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y41         FDPE                         0.000     0.000 r  U2/LCD_E_reg/C
    SLICE_X28Y41         FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  U2/LCD_E_reg/Q
                         net (fo=1, routed)           3.128     3.584    LCD_E_OBUF
    U16                  OBUF (Prop_obuf_I_O)         3.537     7.121 r  LCD_E_OBUF_inst/O
                         net (fo=0)                   0.000     7.121    LCD_E
    U16                                                               r  LCD_E (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/LCD_RS_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            LCD_RS
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.104ns  (logic 4.003ns (56.354%)  route 3.101ns (43.646%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y40         FDCE                         0.000     0.000 r  U2/LCD_RS_reg/C
    SLICE_X29Y40         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  U2/LCD_RS_reg/Q
                         net (fo=1, routed)           3.101     3.557    LCD_RS_OBUF
    V15                  OBUF (Prop_obuf_I_O)         3.547     7.104 r  LCD_RS_OBUF_inst/O
                         net (fo=0)                   0.000     7.104    LCD_RS
    V15                                                               r  LCD_RS (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/LCD_DATA_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LCD_DATA[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.571ns  (logic 4.002ns (60.909%)  route 2.569ns (39.091%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y43         FDRE                         0.000     0.000 r  U2/LCD_DATA_reg[0]/C
    SLICE_X13Y43         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  U2/LCD_DATA_reg[0]/Q
                         net (fo=1, routed)           2.569     3.025    LCD_DATA_OBUF[0]
    V16                  OBUF (Prop_obuf_I_O)         3.546     6.571 r  LCD_DATA_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.571    LCD_DATA[0]
    V16                                                               r  LCD_DATA[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/LCD_DATA_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LCD_DATA[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.498ns  (logic 4.129ns (63.544%)  route 2.369ns (36.456%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y43         FDRE                         0.000     0.000 r  U2/LCD_DATA_reg[1]/C
    SLICE_X13Y43         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  U2/LCD_DATA_reg[1]/Q
                         net (fo=1, routed)           2.369     2.788    LCD_DATA_OBUF[1]
    P14                  OBUF (Prop_obuf_I_O)         3.710     6.498 r  LCD_DATA_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.498    LCD_DATA[1]
    P14                                                               r  LCD_DATA[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/LCD_DATA_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LCD_DATA[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.370ns  (logic 4.043ns (63.467%)  route 2.327ns (36.533%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y43         FDRE                         0.000     0.000 r  U2/LCD_DATA_reg[2]/C
    SLICE_X14Y43         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  U2/LCD_DATA_reg[2]/Q
                         net (fo=1, routed)           2.327     2.845    LCD_DATA_OBUF[2]
    M13                  OBUF (Prop_obuf_I_O)         3.525     6.370 r  LCD_DATA_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.370    LCD_DATA[2]
    M13                                                               r  LCD_DATA[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U2/znak_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U2/LCD_DATA_VALUE_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.282ns  (logic 0.191ns (67.706%)  route 0.091ns (32.294%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y45         FDCE                         0.000     0.000 r  U2/znak_reg[3]/C
    SLICE_X15Y45         FDCE (Prop_fdce_C_Q)         0.146     0.146 r  U2/znak_reg[3]/Q
                         net (fo=1, routed)           0.091     0.237    U2/znak[3]
    SLICE_X14Y45         LUT5 (Prop_lut5_I0_O)        0.045     0.282 r  U2/LCD_DATA_VALUE[3]_i_1/O
                         net (fo=1, routed)           0.000     0.282    U2/LCD_DATA_VALUE[3]
    SLICE_X14Y45         FDCE                                         r  U2/LCD_DATA_VALUE_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/next_command_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U2/state_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.283ns  (logic 0.186ns (65.775%)  route 0.097ns (34.225%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y43         FDCE                         0.000     0.000 r  U2/next_command_reg[2]/C
    SLICE_X28Y43         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  U2/next_command_reg[2]/Q
                         net (fo=2, routed)           0.097     0.238    U2/next_command_reg_n_0_[2]
    SLICE_X29Y43         LUT3 (Prop_lut3_I1_O)        0.045     0.283 r  U2/state[2]_i_1/O
                         net (fo=1, routed)           0.000     0.283    U2/state[2]
    SLICE_X29Y43         FDCE                                         r  U2/state_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/LCD_DATA_VALUE_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U2/LCD_DATA_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.294ns  (logic 0.212ns (72.083%)  route 0.082ns (27.917%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y43         FDCE                         0.000     0.000 r  U2/LCD_DATA_VALUE_reg[1]/C
    SLICE_X12Y43         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  U2/LCD_DATA_VALUE_reg[1]/Q
                         net (fo=1, routed)           0.082     0.246    U2/LCD_DATA_VALUE_reg_n_0_[1]
    SLICE_X13Y43         LUT3 (Prop_lut3_I0_O)        0.048     0.294 r  U2/LCD_DATA[1]_i_1/O
                         net (fo=1, routed)           0.000     0.294    U2/LCD_DATA[1]_i_1_n_0
    SLICE_X13Y43         FDRE                                         r  U2/LCD_DATA_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/state_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U2/state_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.318ns  (logic 0.226ns (70.973%)  route 0.092ns (29.027%))
  Logic Levels:           2  (FDCE=1 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y42         FDCE                         0.000     0.000 r  U2/state_reg[4]/C
    SLICE_X15Y42         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  U2/state_reg[4]/Q
                         net (fo=17, routed)          0.092     0.233    U2/state_reg_n_0_[4]
    SLICE_X15Y42         MUXF7 (Prop_muxf7_S_O)       0.085     0.318 r  U2/state_reg[4]_i_2/O
                         net (fo=1, routed)           0.000     0.318    U2/state[4]
    SLICE_X15Y42         FDCE                                         r  U2/state_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/char_no_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U2/char_no_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.322ns  (logic 0.186ns (57.749%)  route 0.136ns (42.251%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y46         FDCE                         0.000     0.000 r  U2/char_no_reg[4]/C
    SLICE_X15Y46         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  U2/char_no_reg[4]/Q
                         net (fo=7, routed)           0.136     0.277    U2/char_no_reg_n_0_[4]
    SLICE_X15Y46         LUT6 (Prop_lut6_I1_O)        0.045     0.322 r  U2/char_no[5]_i_2/O
                         net (fo=1, routed)           0.000     0.322    U2/char_no[5]_i_2_n_0
    SLICE_X15Y46         FDCE                                         r  U2/char_no_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U2/state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.334ns  (logic 0.186ns (55.754%)  route 0.148ns (44.246%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y42         FDCE                         0.000     0.000 r  U2/state_reg[1]/C
    SLICE_X15Y42         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  U2/state_reg[1]/Q
                         net (fo=33, routed)          0.148     0.289    U2/state_reg_n_0_[1]
    SLICE_X15Y42         LUT6 (Prop_lut6_I2_O)        0.045     0.334 r  U2/state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.334    U2/state[0]
    SLICE_X15Y42         FDCE                                         r  U2/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/line_no_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U2/znak_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.346ns  (logic 0.186ns (53.802%)  route 0.160ns (46.198%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y44         FDCE                         0.000     0.000 r  U2/line_no_reg[1]/C
    SLICE_X13Y44         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  U2/line_no_reg[1]/Q
                         net (fo=13, routed)          0.160     0.301    U2/line_no_reg_n_0_[1]
    SLICE_X13Y45         LUT6 (Prop_lut6_I0_O)        0.045     0.346 r  U2/znak[1]_i_1/O
                         net (fo=1, routed)           0.000     0.346    U2/znak[1]_i_1_n_0
    SLICE_X13Y45         FDCE                                         r  U2/znak_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U2/LCD_DATA_VALUE_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.347ns  (logic 0.186ns (53.604%)  route 0.161ns (46.396%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y42         FDCE                         0.000     0.000 r  U2/state_reg[1]/C
    SLICE_X15Y42         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  U2/state_reg[1]/Q
                         net (fo=33, routed)          0.161     0.302    U2/state_reg_n_0_[1]
    SLICE_X12Y43         LUT5 (Prop_lut5_I0_O)        0.045     0.347 r  U2/LCD_DATA_VALUE[5]_i_1/O
                         net (fo=1, routed)           0.000     0.347    U2/LCD_DATA_VALUE[5]
    SLICE_X12Y43         FDCE                                         r  U2/LCD_DATA_VALUE_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U2/LCD_DATA_VALUE_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.349ns  (logic 0.186ns (53.296%)  route 0.163ns (46.704%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y42         FDCE                         0.000     0.000 r  U2/state_reg[1]/C
    SLICE_X15Y42         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  U2/state_reg[1]/Q
                         net (fo=33, routed)          0.163     0.304    U2/state_reg_n_0_[1]
    SLICE_X12Y43         LUT5 (Prop_lut5_I2_O)        0.045     0.349 r  U2/LCD_DATA_VALUE[1]_i_1/O
                         net (fo=1, routed)           0.000     0.349    U2/LCD_DATA_VALUE[1]
    SLICE_X12Y43         FDCE                                         r  U2/LCD_DATA_VALUE_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U2/next_command_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.352ns  (logic 0.186ns (52.840%)  route 0.166ns (47.160%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y42         FDCE                         0.000     0.000 r  U2/state_reg[1]/C
    SLICE_X15Y42         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  U2/state_reg[1]/Q
                         net (fo=33, routed)          0.166     0.307    U2/state_reg_n_0_[1]
    SLICE_X15Y43         LUT4 (Prop_lut4_I1_O)        0.045     0.352 r  U2/next_command[0]_i_1/O
                         net (fo=1, routed)           0.000     0.352    U2/next_command[0]
    SLICE_X15Y43         FDPE                                         r  U2/next_command_reg[0]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            70 Endpoints
Min Delay            70 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 spi_master_inst/spi_sck_int_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPI_SCK
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.375ns  (logic 3.992ns (62.623%)  route 2.383ns (37.377%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.630     5.182    spi_master_inst/CLK
    SLICE_X4Y34          FDRE                                         r  spi_master_inst/spi_sck_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y34          FDRE (Prop_fdre_C_Q)         0.456     5.638 r  spi_master_inst/spi_sck_int_reg/Q
                         net (fo=3, routed)           2.383     8.021    SPI_SCK_OBUF
    U18                  OBUF (Prop_obuf_I_O)         3.536    11.557 r  SPI_SCK_OBUF_inst/O
                         net (fo=0)                   0.000    11.557    SPI_SCK
    U18                                                               r  SPI_SCK (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_master_inst/spi_ss_int_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPI_SS
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.916ns  (logic 3.985ns (67.362%)  route 1.931ns (32.638%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.632     5.184    spi_master_inst/CLK
    SLICE_X4Y35          FDRE                                         r  spi_master_inst/spi_ss_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y35          FDRE (Prop_fdre_C_Q)         0.456     5.640 r  spi_master_inst/spi_ss_int_reg/Q
                         net (fo=1, routed)           1.931     7.571    SPI_SS_OBUF
    R17                  OBUF (Prop_obuf_I_O)         3.529    11.099 r  SPI_SS_OBUF_inst/O
                         net (fo=0)                   0.000    11.099    SPI_SS
    R17                                                               r  SPI_SS (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_master_inst/miso_buffer_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/temperature_int_reg[9]_rep__0/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.709ns  (logic 0.704ns (25.986%)  route 2.005ns (74.014%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.632     5.184    spi_master_inst/CLK
    SLICE_X5Y36          FDRE                                         r  spi_master_inst/miso_buffer_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y36          FDRE (Prop_fdre_C_Q)         0.456     5.640 f  spi_master_inst/miso_buffer_reg[6]/Q
                         net (fo=5, routed)           1.142     6.782    U2/Q[3]
    SLICE_X4Y38          LUT6 (Prop_lut6_I1_O)        0.124     6.906 f  U2/temperature_int[9]_i_3/O
                         net (fo=5, routed)           0.319     7.225    spi_master_inst/temperature_int_reg[7]
    SLICE_X7Y38          LUT3 (Prop_lut3_I1_O)        0.124     7.349 r  spi_master_inst/temperature_int[9]_rep__0_i_1/O
                         net (fo=1, routed)           0.544     7.893    U2/temperature_int_reg[9]_rep__0_0
    SLICE_X7Y39          FDRE                                         r  U2/temperature_int_reg[9]_rep__0/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_master_inst/miso_buffer_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/temperature_int_reg[9]_rep/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.666ns  (logic 0.704ns (26.409%)  route 1.962ns (73.591%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.632     5.184    spi_master_inst/CLK
    SLICE_X5Y36          FDRE                                         r  spi_master_inst/miso_buffer_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y36          FDRE (Prop_fdre_C_Q)         0.456     5.640 f  spi_master_inst/miso_buffer_reg[6]/Q
                         net (fo=5, routed)           1.142     6.782    U2/Q[3]
    SLICE_X4Y38          LUT6 (Prop_lut6_I1_O)        0.124     6.906 f  U2/temperature_int[9]_i_3/O
                         net (fo=5, routed)           0.820     7.726    spi_master_inst/temperature_int_reg[7]
    SLICE_X7Y38          LUT3 (Prop_lut3_I1_O)        0.124     7.850 r  spi_master_inst/temperature_int[9]_rep_i_1/O
                         net (fo=1, routed)           0.000     7.850    U2/temperature_int_reg[9]_rep_0
    SLICE_X7Y38          FDRE                                         r  U2/temperature_int_reg[9]_rep/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/temperature_int_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.714ns  (logic 0.580ns (21.374%)  route 2.134ns (78.626%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.569     5.121    Clock100MHz_IBUF_BUFG
    SLICE_X15Y39         FDRE                                         r  lcd_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y39         FDRE (Prop_fdre_C_Q)         0.456     5.577 f  lcd_reset_reg/Q
                         net (fo=41, routed)          1.142     6.719    U2/reset
    SLICE_X15Y44         LUT3 (Prop_lut3_I2_O)        0.124     6.843 r  U2/temperature_int[9]_i_1/O
                         net (fo=12, routed)          0.992     7.834    U2/temperature_int[9]_i_1_n_0
    SLICE_X4Y38          FDRE                                         r  U2/temperature_int_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/temperature_int_reg[2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.714ns  (logic 0.580ns (21.374%)  route 2.134ns (78.626%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.569     5.121    Clock100MHz_IBUF_BUFG
    SLICE_X15Y39         FDRE                                         r  lcd_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y39         FDRE (Prop_fdre_C_Q)         0.456     5.577 f  lcd_reset_reg/Q
                         net (fo=41, routed)          1.142     6.719    U2/reset
    SLICE_X15Y44         LUT3 (Prop_lut3_I2_O)        0.124     6.843 r  U2/temperature_int[9]_i_1/O
                         net (fo=12, routed)          0.992     7.834    U2/temperature_int[9]_i_1_n_0
    SLICE_X5Y38          FDRE                                         r  U2/temperature_int_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/temperature_int_reg[3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.714ns  (logic 0.580ns (21.374%)  route 2.134ns (78.626%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.569     5.121    Clock100MHz_IBUF_BUFG
    SLICE_X15Y39         FDRE                                         r  lcd_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y39         FDRE (Prop_fdre_C_Q)         0.456     5.577 f  lcd_reset_reg/Q
                         net (fo=41, routed)          1.142     6.719    U2/reset
    SLICE_X15Y44         LUT3 (Prop_lut3_I2_O)        0.124     6.843 r  U2/temperature_int[9]_i_1/O
                         net (fo=12, routed)          0.992     7.834    U2/temperature_int[9]_i_1_n_0
    SLICE_X5Y38          FDRE                                         r  U2/temperature_int_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/temperature_int_reg[4]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.714ns  (logic 0.580ns (21.374%)  route 2.134ns (78.626%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.569     5.121    Clock100MHz_IBUF_BUFG
    SLICE_X15Y39         FDRE                                         r  lcd_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y39         FDRE (Prop_fdre_C_Q)         0.456     5.577 f  lcd_reset_reg/Q
                         net (fo=41, routed)          1.142     6.719    U2/reset
    SLICE_X15Y44         LUT3 (Prop_lut3_I2_O)        0.124     6.843 r  U2/temperature_int[9]_i_1/O
                         net (fo=12, routed)          0.992     7.834    U2/temperature_int[9]_i_1_n_0
    SLICE_X4Y38          FDRE                                         r  U2/temperature_int_reg[4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/temperature_int_reg[5]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.714ns  (logic 0.580ns (21.374%)  route 2.134ns (78.626%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.569     5.121    Clock100MHz_IBUF_BUFG
    SLICE_X15Y39         FDRE                                         r  lcd_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y39         FDRE (Prop_fdre_C_Q)         0.456     5.577 f  lcd_reset_reg/Q
                         net (fo=41, routed)          1.142     6.719    U2/reset
    SLICE_X15Y44         LUT3 (Prop_lut3_I2_O)        0.124     6.843 r  U2/temperature_int[9]_i_1/O
                         net (fo=12, routed)          0.992     7.834    U2/temperature_int[9]_i_1_n_0
    SLICE_X5Y38          FDRE                                         r  U2/temperature_int_reg[5]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/temperature_int_reg[6]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.714ns  (logic 0.580ns (21.374%)  route 2.134ns (78.626%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.569     5.121    Clock100MHz_IBUF_BUFG
    SLICE_X15Y39         FDRE                                         r  lcd_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y39         FDRE (Prop_fdre_C_Q)         0.456     5.577 f  lcd_reset_reg/Q
                         net (fo=41, routed)          1.142     6.719    U2/reset
    SLICE_X15Y44         LUT3 (Prop_lut3_I2_O)        0.124     6.843 r  U2/temperature_int[9]_i_1/O
                         net (fo=12, routed)          0.992     7.834    U2/temperature_int[9]_i_1_n_0
    SLICE_X4Y38          FDRE                                         r  U2/temperature_int_reg[6]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 spi_master_inst/miso_buffer_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/temperature_int_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.349ns  (logic 0.186ns (53.298%)  route 0.163ns (46.702%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.592     1.505    spi_master_inst/CLK
    SLICE_X4Y37          FDRE                                         r  spi_master_inst/miso_buffer_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y37          FDRE (Prop_fdre_C_Q)         0.141     1.646 r  spi_master_inst/miso_buffer_reg[5]/Q
                         net (fo=6, routed)           0.163     1.809    spi_master_inst/miso_buffer_reg[9]_0[2]
    SLICE_X5Y38          LUT2 (Prop_lut2_I1_O)        0.045     1.854 r  spi_master_inst/temperature_int[2]_i_1/O
                         net (fo=1, routed)           0.000     1.854    U2/D[0]
    SLICE_X5Y38          FDRE                                         r  U2/temperature_int_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_master_inst/miso_buffer_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/temperature_int_reg[9]_rep/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.209ns (57.065%)  route 0.157ns (42.935%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.592     1.505    spi_master_inst/CLK
    SLICE_X6Y37          FDRE                                         r  spi_master_inst/miso_buffer_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y37          FDRE (Prop_fdre_C_Q)         0.164     1.669 f  spi_master_inst/miso_buffer_reg[11]/Q
                         net (fo=4, routed)           0.157     1.827    spi_master_inst/spi_miso_data[11]
    SLICE_X7Y38          LUT3 (Prop_lut3_I2_O)        0.045     1.872 r  spi_master_inst/temperature_int[9]_rep_i_1/O
                         net (fo=1, routed)           0.000     1.872    U2/temperature_int_reg[9]_rep_0
    SLICE_X7Y38          FDRE                                         r  U2/temperature_int_reg[9]_rep/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_master_inst/miso_buffer_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/temperature_int_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.389ns  (logic 0.141ns (36.242%)  route 0.248ns (63.758%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.592     1.505    spi_master_inst/CLK
    SLICE_X7Y37          FDRE                                         r  spi_master_inst/miso_buffer_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y37          FDRE (Prop_fdre_C_Q)         0.141     1.646 r  spi_master_inst/miso_buffer_reg[3]/Q
                         net (fo=1, routed)           0.248     1.894    U2/Q[0]
    SLICE_X6Y38          FDRE                                         r  U2/temperature_int_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_master_inst/miso_buffer_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/temperature_int_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.392ns  (logic 0.186ns (47.412%)  route 0.206ns (52.588%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.591     1.504    spi_master_inst/CLK
    SLICE_X4Y36          FDRE                                         r  spi_master_inst/miso_buffer_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y36          FDRE (Prop_fdre_C_Q)         0.141     1.645 r  spi_master_inst/miso_buffer_reg[7]/Q
                         net (fo=4, routed)           0.206     1.852    spi_master_inst/miso_buffer_reg[9]_0[4]
    SLICE_X4Y38          LUT4 (Prop_lut4_I3_O)        0.045     1.897 r  spi_master_inst/temperature_int[4]_i_1/O
                         net (fo=1, routed)           0.000     1.897    U2/D[2]
    SLICE_X4Y38          FDRE                                         r  U2/temperature_int_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_master_inst/miso_buffer_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/temperature_int_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.444ns  (logic 0.209ns (47.107%)  route 0.235ns (52.893%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.591     1.504    spi_master_inst/CLK
    SLICE_X6Y36          FDRE                                         r  spi_master_inst/miso_buffer_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y36          FDRE (Prop_fdre_C_Q)         0.164     1.668 r  spi_master_inst/miso_buffer_reg[10]/Q
                         net (fo=5, routed)           0.235     1.903    spi_master_inst/spi_miso_data[10]
    SLICE_X7Y38          LUT2 (Prop_lut2_I1_O)        0.045     1.948 r  spi_master_inst/temperature_int[7]_i_1/O
                         net (fo=1, routed)           0.000     1.948    U2/D[5]
    SLICE_X7Y38          FDRE                                         r  U2/temperature_int_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/LCD_DATA_VALUE_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.475ns  (logic 0.141ns (29.682%)  route 0.334ns (70.318%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.566     1.479    Clock100MHz_IBUF_BUFG
    SLICE_X15Y39         FDRE                                         r  lcd_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y39         FDRE (Prop_fdre_C_Q)         0.141     1.620 f  lcd_reset_reg/Q
                         net (fo=41, routed)          0.334     1.954    U2/reset
    SLICE_X12Y43         FDCE                                         f  U2/LCD_DATA_VALUE_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/LCD_DATA_VALUE_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.475ns  (logic 0.141ns (29.682%)  route 0.334ns (70.318%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.566     1.479    Clock100MHz_IBUF_BUFG
    SLICE_X15Y39         FDRE                                         r  lcd_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y39         FDRE (Prop_fdre_C_Q)         0.141     1.620 f  lcd_reset_reg/Q
                         net (fo=41, routed)          0.334     1.954    U2/reset
    SLICE_X12Y43         FDCE                                         f  U2/LCD_DATA_VALUE_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/LCD_DATA_VALUE_reg[5]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.475ns  (logic 0.141ns (29.682%)  route 0.334ns (70.318%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.566     1.479    Clock100MHz_IBUF_BUFG
    SLICE_X15Y39         FDRE                                         r  lcd_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y39         FDRE (Prop_fdre_C_Q)         0.141     1.620 f  lcd_reset_reg/Q
                         net (fo=41, routed)          0.334     1.954    U2/reset
    SLICE_X12Y43         FDCE                                         f  U2/LCD_DATA_VALUE_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/next_command_reg[0]/PRE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.484ns  (logic 0.141ns (29.130%)  route 0.343ns (70.870%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.566     1.479    Clock100MHz_IBUF_BUFG
    SLICE_X15Y39         FDRE                                         r  lcd_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y39         FDRE (Prop_fdre_C_Q)         0.141     1.620 f  lcd_reset_reg/Q
                         net (fo=41, routed)          0.343     1.963    U2/reset
    SLICE_X15Y43         FDPE                                         f  U2/next_command_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/next_command_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.484ns  (logic 0.141ns (29.130%)  route 0.343ns (70.870%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.566     1.479    Clock100MHz_IBUF_BUFG
    SLICE_X15Y39         FDRE                                         r  lcd_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y39         FDRE (Prop_fdre_C_Q)         0.141     1.620 f  lcd_reset_reg/Q
                         net (fo=41, routed)          0.343     1.963    U2/reset
    SLICE_X15Y43         FDCE                                         f  U2/next_command_reg[1]/CLR
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay             9 Endpoints
Min Delay             9 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SPI_MISO
                            (input port)
  Destination:            spi_master_inst/miso_buffer_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.919ns  (logic 1.491ns (51.089%)  route 1.428ns (48.911%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.887ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.887ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  SPI_MISO (IN)
                         net (fo=0)                   0.000     0.000    SPI_MISO
    T18                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  SPI_MISO_IBUF_inst/O
                         net (fo=9, routed)           1.428     2.919    spi_master_inst/miso_buffer_reg[3]_0[0]
    SLICE_X5Y36          FDRE                                         r  spi_master_inst/miso_buffer_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.515     4.887    spi_master_inst/CLK
    SLICE_X5Y36          FDRE                                         r  spi_master_inst/miso_buffer_reg[6]/C

Slack:                    inf
  Source:                 SPI_MISO
                            (input port)
  Destination:            spi_master_inst/miso_buffer_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.876ns  (logic 1.491ns (51.845%)  route 1.385ns (48.155%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.888ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.888ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  SPI_MISO (IN)
                         net (fo=0)                   0.000     0.000    SPI_MISO
    T18                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  SPI_MISO_IBUF_inst/O
                         net (fo=9, routed)           1.385     2.876    spi_master_inst/miso_buffer_reg[3]_0[0]
    SLICE_X4Y37          FDRE                                         r  spi_master_inst/miso_buffer_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.516     4.888    spi_master_inst/CLK
    SLICE_X4Y37          FDRE                                         r  spi_master_inst/miso_buffer_reg[5]/C

Slack:                    inf
  Source:                 SPI_MISO
                            (input port)
  Destination:            spi_master_inst/miso_buffer_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.868ns  (logic 1.491ns (51.987%)  route 1.377ns (48.013%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.888ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.888ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  SPI_MISO (IN)
                         net (fo=0)                   0.000     0.000    SPI_MISO
    T18                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  SPI_MISO_IBUF_inst/O
                         net (fo=9, routed)           1.377     2.868    spi_master_inst/miso_buffer_reg[3]_0[0]
    SLICE_X5Y37          FDRE                                         r  spi_master_inst/miso_buffer_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.516     4.888    spi_master_inst/CLK
    SLICE_X5Y37          FDRE                                         r  spi_master_inst/miso_buffer_reg[4]/C

Slack:                    inf
  Source:                 SPI_MISO
                            (input port)
  Destination:            spi_master_inst/miso_buffer_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.737ns  (logic 1.491ns (54.472%)  route 1.246ns (45.528%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.888ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.888ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  SPI_MISO (IN)
                         net (fo=0)                   0.000     0.000    SPI_MISO
    T18                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  SPI_MISO_IBUF_inst/O
                         net (fo=9, routed)           1.246     2.737    spi_master_inst/miso_buffer_reg[3]_0[0]
    SLICE_X6Y37          FDRE                                         r  spi_master_inst/miso_buffer_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.516     4.888    spi_master_inst/CLK
    SLICE_X6Y37          FDRE                                         r  spi_master_inst/miso_buffer_reg[11]/C

Slack:                    inf
  Source:                 SPI_MISO
                            (input port)
  Destination:            spi_master_inst/miso_buffer_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.737ns  (logic 1.491ns (54.472%)  route 1.246ns (45.528%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.888ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.888ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  SPI_MISO (IN)
                         net (fo=0)                   0.000     0.000    SPI_MISO
    T18                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  SPI_MISO_IBUF_inst/O
                         net (fo=9, routed)           1.246     2.737    spi_master_inst/miso_buffer_reg[3]_0[0]
    SLICE_X7Y37          FDRE                                         r  spi_master_inst/miso_buffer_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.516     4.888    spi_master_inst/CLK
    SLICE_X7Y37          FDRE                                         r  spi_master_inst/miso_buffer_reg[3]/C

Slack:                    inf
  Source:                 SPI_MISO
                            (input port)
  Destination:            spi_master_inst/miso_buffer_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.735ns  (logic 1.491ns (54.515%)  route 1.244ns (45.485%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.887ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.887ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  SPI_MISO (IN)
                         net (fo=0)                   0.000     0.000    SPI_MISO
    T18                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  SPI_MISO_IBUF_inst/O
                         net (fo=9, routed)           1.244     2.735    spi_master_inst/miso_buffer_reg[3]_0[0]
    SLICE_X4Y36          FDRE                                         r  spi_master_inst/miso_buffer_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.515     4.887    spi_master_inst/CLK
    SLICE_X4Y36          FDRE                                         r  spi_master_inst/miso_buffer_reg[7]/C

Slack:                    inf
  Source:                 SPI_MISO
                            (input port)
  Destination:            spi_master_inst/miso_buffer_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.578ns  (logic 1.491ns (57.845%)  route 1.087ns (42.155%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.887ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.887ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  SPI_MISO (IN)
                         net (fo=0)                   0.000     0.000    SPI_MISO
    T18                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  SPI_MISO_IBUF_inst/O
                         net (fo=9, routed)           1.087     2.578    spi_master_inst/miso_buffer_reg[3]_0[0]
    SLICE_X6Y36          FDRE                                         r  spi_master_inst/miso_buffer_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.515     4.887    spi_master_inst/CLK
    SLICE_X6Y36          FDRE                                         r  spi_master_inst/miso_buffer_reg[10]/C

Slack:                    inf
  Source:                 SPI_MISO
                            (input port)
  Destination:            spi_master_inst/miso_buffer_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.550ns  (logic 1.491ns (58.465%)  route 1.059ns (41.535%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.890ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.890ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  SPI_MISO (IN)
                         net (fo=0)                   0.000     0.000    SPI_MISO
    T18                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  SPI_MISO_IBUF_inst/O
                         net (fo=9, routed)           1.059     2.550    spi_master_inst/miso_buffer_reg[3]_0[0]
    SLICE_X3Y37          FDRE                                         r  spi_master_inst/miso_buffer_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.518     4.890    spi_master_inst/CLK
    SLICE_X3Y37          FDRE                                         r  spi_master_inst/miso_buffer_reg[8]/C

Slack:                    inf
  Source:                 SPI_MISO
                            (input port)
  Destination:            spi_master_inst/miso_buffer_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.410ns  (logic 1.491ns (61.883%)  route 0.918ns (38.117%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.889ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.889ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  SPI_MISO (IN)
                         net (fo=0)                   0.000     0.000    SPI_MISO
    T18                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  SPI_MISO_IBUF_inst/O
                         net (fo=9, routed)           0.918     2.410    spi_master_inst/miso_buffer_reg[3]_0[0]
    SLICE_X3Y36          FDRE                                         r  spi_master_inst/miso_buffer_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.517     4.889    spi_master_inst/CLK
    SLICE_X3Y36          FDRE                                         r  spi_master_inst/miso_buffer_reg[9]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SPI_MISO
                            (input port)
  Destination:            spi_master_inst/miso_buffer_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.616ns  (logic 0.259ns (42.000%)  route 0.357ns (58.000%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  SPI_MISO (IN)
                         net (fo=0)                   0.000     0.000    SPI_MISO
    T18                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  SPI_MISO_IBUF_inst/O
                         net (fo=9, routed)           0.357     0.616    spi_master_inst/miso_buffer_reg[3]_0[0]
    SLICE_X3Y36          FDRE                                         r  spi_master_inst/miso_buffer_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.863     2.021    spi_master_inst/CLK
    SLICE_X3Y36          FDRE                                         r  spi_master_inst/miso_buffer_reg[9]/C

Slack:                    inf
  Source:                 SPI_MISO
                            (input port)
  Destination:            spi_master_inst/miso_buffer_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.671ns  (logic 0.259ns (38.566%)  route 0.412ns (61.434%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  SPI_MISO (IN)
                         net (fo=0)                   0.000     0.000    SPI_MISO
    T18                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  SPI_MISO_IBUF_inst/O
                         net (fo=9, routed)           0.412     0.671    spi_master_inst/miso_buffer_reg[3]_0[0]
    SLICE_X3Y37          FDRE                                         r  spi_master_inst/miso_buffer_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.864     2.022    spi_master_inst/CLK
    SLICE_X3Y37          FDRE                                         r  spi_master_inst/miso_buffer_reg[8]/C

Slack:                    inf
  Source:                 SPI_MISO
                            (input port)
  Destination:            spi_master_inst/miso_buffer_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.695ns  (logic 0.259ns (37.217%)  route 0.437ns (62.783%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  SPI_MISO (IN)
                         net (fo=0)                   0.000     0.000    SPI_MISO
    T18                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  SPI_MISO_IBUF_inst/O
                         net (fo=9, routed)           0.437     0.695    spi_master_inst/miso_buffer_reg[3]_0[0]
    SLICE_X6Y36          FDRE                                         r  spi_master_inst/miso_buffer_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.861     2.019    spi_master_inst/CLK
    SLICE_X6Y36          FDRE                                         r  spi_master_inst/miso_buffer_reg[10]/C

Slack:                    inf
  Source:                 SPI_MISO
                            (input port)
  Destination:            spi_master_inst/miso_buffer_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.764ns  (logic 0.259ns (33.882%)  route 0.505ns (66.118%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  SPI_MISO (IN)
                         net (fo=0)                   0.000     0.000    SPI_MISO
    T18                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  SPI_MISO_IBUF_inst/O
                         net (fo=9, routed)           0.505     0.764    spi_master_inst/miso_buffer_reg[3]_0[0]
    SLICE_X4Y36          FDRE                                         r  spi_master_inst/miso_buffer_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.861     2.019    spi_master_inst/CLK
    SLICE_X4Y36          FDRE                                         r  spi_master_inst/miso_buffer_reg[7]/C

Slack:                    inf
  Source:                 SPI_MISO
                            (input port)
  Destination:            spi_master_inst/miso_buffer_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.769ns  (logic 0.259ns (33.655%)  route 0.510ns (66.345%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  SPI_MISO (IN)
                         net (fo=0)                   0.000     0.000    SPI_MISO
    T18                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  SPI_MISO_IBUF_inst/O
                         net (fo=9, routed)           0.510     0.769    spi_master_inst/miso_buffer_reg[3]_0[0]
    SLICE_X6Y37          FDRE                                         r  spi_master_inst/miso_buffer_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.862     2.020    spi_master_inst/CLK
    SLICE_X6Y37          FDRE                                         r  spi_master_inst/miso_buffer_reg[11]/C

Slack:                    inf
  Source:                 SPI_MISO
                            (input port)
  Destination:            spi_master_inst/miso_buffer_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.769ns  (logic 0.259ns (33.655%)  route 0.510ns (66.345%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  SPI_MISO (IN)
                         net (fo=0)                   0.000     0.000    SPI_MISO
    T18                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  SPI_MISO_IBUF_inst/O
                         net (fo=9, routed)           0.510     0.769    spi_master_inst/miso_buffer_reg[3]_0[0]
    SLICE_X7Y37          FDRE                                         r  spi_master_inst/miso_buffer_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.862     2.020    spi_master_inst/CLK
    SLICE_X7Y37          FDRE                                         r  spi_master_inst/miso_buffer_reg[3]/C

Slack:                    inf
  Source:                 SPI_MISO
                            (input port)
  Destination:            spi_master_inst/miso_buffer_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.811ns  (logic 0.259ns (31.917%)  route 0.552ns (68.083%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  SPI_MISO (IN)
                         net (fo=0)                   0.000     0.000    SPI_MISO
    T18                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  SPI_MISO_IBUF_inst/O
                         net (fo=9, routed)           0.552     0.811    spi_master_inst/miso_buffer_reg[3]_0[0]
    SLICE_X5Y37          FDRE                                         r  spi_master_inst/miso_buffer_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.862     2.020    spi_master_inst/CLK
    SLICE_X5Y37          FDRE                                         r  spi_master_inst/miso_buffer_reg[4]/C

Slack:                    inf
  Source:                 SPI_MISO
                            (input port)
  Destination:            spi_master_inst/miso_buffer_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.818ns  (logic 0.259ns (31.629%)  route 0.560ns (68.371%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  SPI_MISO (IN)
                         net (fo=0)                   0.000     0.000    SPI_MISO
    T18                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  SPI_MISO_IBUF_inst/O
                         net (fo=9, routed)           0.560     0.818    spi_master_inst/miso_buffer_reg[3]_0[0]
    SLICE_X5Y36          FDRE                                         r  spi_master_inst/miso_buffer_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.861     2.019    spi_master_inst/CLK
    SLICE_X5Y36          FDRE                                         r  spi_master_inst/miso_buffer_reg[6]/C

Slack:                    inf
  Source:                 SPI_MISO
                            (input port)
  Destination:            spi_master_inst/miso_buffer_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.819ns  (logic 0.259ns (31.611%)  route 0.560ns (68.389%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  SPI_MISO (IN)
                         net (fo=0)                   0.000     0.000    SPI_MISO
    T18                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  SPI_MISO_IBUF_inst/O
                         net (fo=9, routed)           0.560     0.819    spi_master_inst/miso_buffer_reg[3]_0[0]
    SLICE_X4Y37          FDRE                                         r  spi_master_inst/miso_buffer_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.862     2.020    spi_master_inst/CLK
    SLICE_X4Y37          FDRE                                         r  spi_master_inst/miso_buffer_reg[5]/C





