$date
	Fri Jun 18 15:22:00 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ms
$end
$scope module radix4approx10bit_tb $end
$var wire 20 ! p [19:0] $end
$var reg 10 " x [9:0] $end
$var reg 10 # y [9:0] $end
$scope module uut $end
$var wire 20 $ p [19:0] $end
$var wire 10 % x [9:0] $end
$var wire 10 & y [9:0] $end
$var wire 11 ' xbar [10:0] $end
$var reg 20 ( ANS [19:0] $end
$var integer 32 ) i [31:0] $end
$var integer 32 * j [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b100 *
b101 )
b110100000000000100 (
b11001001000 '
b111110111 &
b110111000 %
b110100000000000100 $
b111110111 #
b110111000 "
b110100000000000100 !
$end
#200
b111101110 '
b11000101010000000100 !
b11000101010000000100 $
b11000101010000000100 (
b100 *
b101 )
b111100011 #
b111100011 &
b1000010010 "
b1000010010 %
#400
b11010111011 '
b11011110000000100 !
b11011110000000100 $
b11011110000000100 (
b100 *
b101 )
b110100000 #
b110100000 &
b101000101 "
b101000101 %
#600
