// Generated by CIRCT firtool-1.61.0
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

// Standard header to adapt well known macros for prints and assertions.

// Users can define 'PRINTF_COND' to add an extra gate to prints.
`ifndef PRINTF_COND_
  `ifdef PRINTF_COND
    `define PRINTF_COND_ (`PRINTF_COND)
  `else  // PRINTF_COND
    `define PRINTF_COND_ 1
  `endif // PRINTF_COND
`endif // not def PRINTF_COND_

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

module PTW(
  input         clock,
                reset,
  output        io_requestor_0_req_ready,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  input         io_requestor_0_req_valid,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
                io_requestor_0_req_bits_valid,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  input  [26:0] io_requestor_0_req_bits_bits_addr,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output        io_requestor_0_resp_valid,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
                io_requestor_0_resp_bits_ae_final,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output [43:0] io_requestor_0_resp_bits_pte_ppn,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output        io_requestor_0_resp_bits_pte_d,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
                io_requestor_0_resp_bits_pte_a,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
                io_requestor_0_resp_bits_pte_g,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
                io_requestor_0_resp_bits_pte_u,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
                io_requestor_0_resp_bits_pte_x,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
                io_requestor_0_resp_bits_pte_w,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
                io_requestor_0_resp_bits_pte_r,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
                io_requestor_0_resp_bits_pte_v,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output [1:0]  io_requestor_0_resp_bits_level,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output        io_requestor_0_resp_bits_homogeneous,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output [3:0]  io_requestor_0_ptbr_mode,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output [1:0]  io_requestor_0_status_dprv,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output        io_requestor_0_status_mxr,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
                io_requestor_0_status_sum,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
                io_requestor_0_pmp_0_cfg_l,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output [1:0]  io_requestor_0_pmp_0_cfg_a,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output        io_requestor_0_pmp_0_cfg_x,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
                io_requestor_0_pmp_0_cfg_w,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
                io_requestor_0_pmp_0_cfg_r,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output [29:0] io_requestor_0_pmp_0_addr,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output [31:0] io_requestor_0_pmp_0_mask,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output        io_requestor_0_pmp_1_cfg_l,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output [1:0]  io_requestor_0_pmp_1_cfg_a,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output        io_requestor_0_pmp_1_cfg_x,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
                io_requestor_0_pmp_1_cfg_w,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
                io_requestor_0_pmp_1_cfg_r,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output [29:0] io_requestor_0_pmp_1_addr,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output [31:0] io_requestor_0_pmp_1_mask,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output        io_requestor_0_pmp_2_cfg_l,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output [1:0]  io_requestor_0_pmp_2_cfg_a,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output        io_requestor_0_pmp_2_cfg_x,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
                io_requestor_0_pmp_2_cfg_w,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
                io_requestor_0_pmp_2_cfg_r,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output [29:0] io_requestor_0_pmp_2_addr,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output [31:0] io_requestor_0_pmp_2_mask,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output        io_requestor_0_pmp_3_cfg_l,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output [1:0]  io_requestor_0_pmp_3_cfg_a,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output        io_requestor_0_pmp_3_cfg_x,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
                io_requestor_0_pmp_3_cfg_w,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
                io_requestor_0_pmp_3_cfg_r,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output [29:0] io_requestor_0_pmp_3_addr,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output [31:0] io_requestor_0_pmp_3_mask,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output        io_requestor_0_pmp_4_cfg_l,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output [1:0]  io_requestor_0_pmp_4_cfg_a,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output        io_requestor_0_pmp_4_cfg_x,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
                io_requestor_0_pmp_4_cfg_w,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
                io_requestor_0_pmp_4_cfg_r,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output [29:0] io_requestor_0_pmp_4_addr,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output [31:0] io_requestor_0_pmp_4_mask,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output        io_requestor_0_pmp_5_cfg_l,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output [1:0]  io_requestor_0_pmp_5_cfg_a,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output        io_requestor_0_pmp_5_cfg_x,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
                io_requestor_0_pmp_5_cfg_w,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
                io_requestor_0_pmp_5_cfg_r,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output [29:0] io_requestor_0_pmp_5_addr,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output [31:0] io_requestor_0_pmp_5_mask,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output        io_requestor_0_pmp_6_cfg_l,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output [1:0]  io_requestor_0_pmp_6_cfg_a,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output        io_requestor_0_pmp_6_cfg_x,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
                io_requestor_0_pmp_6_cfg_w,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
                io_requestor_0_pmp_6_cfg_r,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output [29:0] io_requestor_0_pmp_6_addr,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output [31:0] io_requestor_0_pmp_6_mask,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output        io_requestor_0_pmp_7_cfg_l,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output [1:0]  io_requestor_0_pmp_7_cfg_a,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output        io_requestor_0_pmp_7_cfg_x,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
                io_requestor_0_pmp_7_cfg_w,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
                io_requestor_0_pmp_7_cfg_r,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output [29:0] io_requestor_0_pmp_7_addr,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output [31:0] io_requestor_0_pmp_7_mask,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output        io_requestor_1_req_ready,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  input         io_requestor_1_req_valid,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  input  [26:0] io_requestor_1_req_bits_bits_addr,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  input         io_requestor_1_req_bits_bits_need_gpa,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output        io_requestor_1_resp_valid,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
                io_requestor_1_resp_bits_ae_ptw,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
                io_requestor_1_resp_bits_ae_final,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
                io_requestor_1_resp_bits_pf,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
                io_requestor_1_resp_bits_gf,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
                io_requestor_1_resp_bits_hr,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
                io_requestor_1_resp_bits_hw,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
                io_requestor_1_resp_bits_hx,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output [43:0] io_requestor_1_resp_bits_pte_ppn,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output        io_requestor_1_resp_bits_pte_d,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
                io_requestor_1_resp_bits_pte_a,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
                io_requestor_1_resp_bits_pte_g,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
                io_requestor_1_resp_bits_pte_u,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
                io_requestor_1_resp_bits_pte_x,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
                io_requestor_1_resp_bits_pte_w,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
                io_requestor_1_resp_bits_pte_r,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
                io_requestor_1_resp_bits_pte_v,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output [1:0]  io_requestor_1_resp_bits_level,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output        io_requestor_1_resp_bits_homogeneous,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output [3:0]  io_requestor_1_ptbr_mode,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output        io_requestor_1_status_debug,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output [1:0]  io_requestor_1_status_prv,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output        io_requestor_1_pmp_0_cfg_l,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output [1:0]  io_requestor_1_pmp_0_cfg_a,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output        io_requestor_1_pmp_0_cfg_x,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
                io_requestor_1_pmp_0_cfg_w,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
                io_requestor_1_pmp_0_cfg_r,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output [29:0] io_requestor_1_pmp_0_addr,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output [31:0] io_requestor_1_pmp_0_mask,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output        io_requestor_1_pmp_1_cfg_l,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output [1:0]  io_requestor_1_pmp_1_cfg_a,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output        io_requestor_1_pmp_1_cfg_x,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
                io_requestor_1_pmp_1_cfg_w,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
                io_requestor_1_pmp_1_cfg_r,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output [29:0] io_requestor_1_pmp_1_addr,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output [31:0] io_requestor_1_pmp_1_mask,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output        io_requestor_1_pmp_2_cfg_l,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output [1:0]  io_requestor_1_pmp_2_cfg_a,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output        io_requestor_1_pmp_2_cfg_x,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
                io_requestor_1_pmp_2_cfg_w,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
                io_requestor_1_pmp_2_cfg_r,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output [29:0] io_requestor_1_pmp_2_addr,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output [31:0] io_requestor_1_pmp_2_mask,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output        io_requestor_1_pmp_3_cfg_l,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output [1:0]  io_requestor_1_pmp_3_cfg_a,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output        io_requestor_1_pmp_3_cfg_x,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
                io_requestor_1_pmp_3_cfg_w,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
                io_requestor_1_pmp_3_cfg_r,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output [29:0] io_requestor_1_pmp_3_addr,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output [31:0] io_requestor_1_pmp_3_mask,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output        io_requestor_1_pmp_4_cfg_l,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output [1:0]  io_requestor_1_pmp_4_cfg_a,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output        io_requestor_1_pmp_4_cfg_x,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
                io_requestor_1_pmp_4_cfg_w,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
                io_requestor_1_pmp_4_cfg_r,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output [29:0] io_requestor_1_pmp_4_addr,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output [31:0] io_requestor_1_pmp_4_mask,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output        io_requestor_1_pmp_5_cfg_l,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output [1:0]  io_requestor_1_pmp_5_cfg_a,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output        io_requestor_1_pmp_5_cfg_x,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
                io_requestor_1_pmp_5_cfg_w,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
                io_requestor_1_pmp_5_cfg_r,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output [29:0] io_requestor_1_pmp_5_addr,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output [31:0] io_requestor_1_pmp_5_mask,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output        io_requestor_1_pmp_6_cfg_l,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output [1:0]  io_requestor_1_pmp_6_cfg_a,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output        io_requestor_1_pmp_6_cfg_x,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
                io_requestor_1_pmp_6_cfg_w,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
                io_requestor_1_pmp_6_cfg_r,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output [29:0] io_requestor_1_pmp_6_addr,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output [31:0] io_requestor_1_pmp_6_mask,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output        io_requestor_1_pmp_7_cfg_l,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output [1:0]  io_requestor_1_pmp_7_cfg_a,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output        io_requestor_1_pmp_7_cfg_x,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
                io_requestor_1_pmp_7_cfg_w,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
                io_requestor_1_pmp_7_cfg_r,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output [29:0] io_requestor_1_pmp_7_addr,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output [31:0] io_requestor_1_pmp_7_mask,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  input         io_mem_req_ready,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output        io_mem_req_valid,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output [39:0] io_mem_req_bits_addr,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output        io_mem_s1_kill,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  input         io_mem_s2_nack,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
                io_mem_resp_valid,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  input  [63:0] io_mem_resp_bits_data,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  input         io_mem_s2_xcpt_ae_ld,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  input  [3:0]  io_dpath_ptbr_mode,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  input  [43:0] io_dpath_ptbr_ppn,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  input         io_dpath_sfence_valid,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
                io_dpath_sfence_bits_rs1,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
                io_dpath_sfence_bits_rs2,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  input  [38:0] io_dpath_sfence_bits_addr,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  input         io_dpath_status_debug,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  input  [1:0]  io_dpath_status_dprv,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
                io_dpath_status_prv,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  input         io_dpath_status_mxr,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
                io_dpath_status_sum,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
                io_dpath_pmp_0_cfg_l,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  input  [1:0]  io_dpath_pmp_0_cfg_a,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  input         io_dpath_pmp_0_cfg_x,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
                io_dpath_pmp_0_cfg_w,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
                io_dpath_pmp_0_cfg_r,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  input  [29:0] io_dpath_pmp_0_addr,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  input  [31:0] io_dpath_pmp_0_mask,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  input         io_dpath_pmp_1_cfg_l,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  input  [1:0]  io_dpath_pmp_1_cfg_a,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  input         io_dpath_pmp_1_cfg_x,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
                io_dpath_pmp_1_cfg_w,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
                io_dpath_pmp_1_cfg_r,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  input  [29:0] io_dpath_pmp_1_addr,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  input  [31:0] io_dpath_pmp_1_mask,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  input         io_dpath_pmp_2_cfg_l,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  input  [1:0]  io_dpath_pmp_2_cfg_a,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  input         io_dpath_pmp_2_cfg_x,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
                io_dpath_pmp_2_cfg_w,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
                io_dpath_pmp_2_cfg_r,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  input  [29:0] io_dpath_pmp_2_addr,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  input  [31:0] io_dpath_pmp_2_mask,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  input         io_dpath_pmp_3_cfg_l,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  input  [1:0]  io_dpath_pmp_3_cfg_a,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  input         io_dpath_pmp_3_cfg_x,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
                io_dpath_pmp_3_cfg_w,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
                io_dpath_pmp_3_cfg_r,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  input  [29:0] io_dpath_pmp_3_addr,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  input  [31:0] io_dpath_pmp_3_mask,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  input         io_dpath_pmp_4_cfg_l,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  input  [1:0]  io_dpath_pmp_4_cfg_a,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  input         io_dpath_pmp_4_cfg_x,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
                io_dpath_pmp_4_cfg_w,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
                io_dpath_pmp_4_cfg_r,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  input  [29:0] io_dpath_pmp_4_addr,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  input  [31:0] io_dpath_pmp_4_mask,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  input         io_dpath_pmp_5_cfg_l,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  input  [1:0]  io_dpath_pmp_5_cfg_a,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  input         io_dpath_pmp_5_cfg_x,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
                io_dpath_pmp_5_cfg_w,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
                io_dpath_pmp_5_cfg_r,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  input  [29:0] io_dpath_pmp_5_addr,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  input  [31:0] io_dpath_pmp_5_mask,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  input         io_dpath_pmp_6_cfg_l,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  input  [1:0]  io_dpath_pmp_6_cfg_a,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  input         io_dpath_pmp_6_cfg_x,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
                io_dpath_pmp_6_cfg_w,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
                io_dpath_pmp_6_cfg_r,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  input  [29:0] io_dpath_pmp_6_addr,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  input  [31:0] io_dpath_pmp_6_mask,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  input         io_dpath_pmp_7_cfg_l,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  input  [1:0]  io_dpath_pmp_7_cfg_a,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  input         io_dpath_pmp_7_cfg_x,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
                io_dpath_pmp_7_cfg_w,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
                io_dpath_pmp_7_cfg_r,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  input  [29:0] io_dpath_pmp_7_addr,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  input  [31:0] io_dpath_pmp_7_mask	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
);

  wire [8:0]   _s1_rdata_T_2;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:484:54]
  wire         readEnable;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:479:31]
  wire         writeEnable;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:445:21]
  wire [8:0]   writeAddr;	// @[generators/rocket-chip/src/main/scala/util/package.scala:155:13]
  reg          l2_refill;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:410:26]
  wire [43:0]  _r_pte_barrier_io_y_ppn;	// @[generators/rocket-chip/src/main/scala/util/package.scala:259:25]
  wire         _r_pte_barrier_io_y_d;	// @[generators/rocket-chip/src/main/scala/util/package.scala:259:25]
  wire         _r_pte_barrier_io_y_a;	// @[generators/rocket-chip/src/main/scala/util/package.scala:259:25]
  wire         _r_pte_barrier_io_y_g;	// @[generators/rocket-chip/src/main/scala/util/package.scala:259:25]
  wire         _r_pte_barrier_io_y_u;	// @[generators/rocket-chip/src/main/scala/util/package.scala:259:25]
  wire         _r_pte_barrier_io_y_x;	// @[generators/rocket-chip/src/main/scala/util/package.scala:259:25]
  wire         _r_pte_barrier_io_y_w;	// @[generators/rocket-chip/src/main/scala/util/package.scala:259:25]
  wire         _r_pte_barrier_io_y_r;	// @[generators/rocket-chip/src/main/scala/util/package.scala:259:25]
  wire         _r_pte_barrier_io_y_v;	// @[generators/rocket-chip/src/main/scala/util/package.scala:259:25]
  wire [2:0]   _state_barrier_io_y;	// @[generators/rocket-chip/src/main/scala/util/package.scala:259:25]
  wire [44:0]  _l2_tlb_ram_0_RW0_rdata;	// @[generators/rocket-chip/src/main/scala/util/DescribedSRAM.scala:17:26]
  wire         _arb_io_out_valid;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:236:19]
  wire         _arb_io_out_bits_valid;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:236:19]
  wire [26:0]  _arb_io_out_bits_bits_addr;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:236:19]
  wire         _arb_io_out_bits_bits_need_gpa;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:236:19]
  wire [1:0]   _arb_io_chosen;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:236:19]
  reg  [2:0]   state;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:233:22]
  wire         _arb_io_out_ready_T_2 = ~(|state) & ~l2_refill;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:233:22, :240:{30,43,46}, :410:26]
  reg          resp_valid_0;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:242:27]
  reg          resp_valid_1;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:242:27]
  reg          invalidated;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:251:24]
  reg  [1:0]   count;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:259:18]
  reg          resp_ae_ptw;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:260:24]
  reg          resp_ae_final;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:261:26]
  reg          resp_pf;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:262:20]
  reg          resp_gf;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:263:20]
  reg          resp_hr;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:264:20]
  reg          resp_hw;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:265:20]
  reg          resp_hx;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:266:20]
  reg  [26:0]  r_req_addr;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:270:18]
  reg          r_req_need_gpa;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:270:18]
  reg  [1:0]   r_req_dest;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:272:23]
  reg  [43:0]  r_pte_ppn;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:275:18]
  reg          r_pte_d;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:275:18]
  reg          r_pte_a;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:275:18]
  reg          r_pte_g;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:275:18]
  reg          r_pte_u;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:275:18]
  reg          r_pte_x;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:275:18]
  reg          r_pte_w;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:275:18]
  reg          r_pte_r;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:275:18]
  reg          r_pte_v;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:275:18]
  reg          stage2;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:283:19]
  reg          mem_resp_valid;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:293:31]
  reg  [63:0]  mem_resp_data;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:294:30]
  wire         pte_v = ~((mem_resp_data[1] | mem_resp_data[2] | mem_resp_data[3]) & (~(count[1]) & (|(mem_resp_data[18:10])) | count == 2'h0 & (|(mem_resp_data[27:19])))) & mem_resp_data[0];	// @[generators/rocket-chip/src/main/scala/rocket/PMP.scala:137:40, generators/rocket-chip/src/main/scala/rocket/PTW.scala:259:18, :294:30, :305:37, :306:26, :308:{26,36}, :311:{21,28,38,97,106,114}]
  wire         _resp_ae_ptw_T_14 = mem_resp_data[63:54] == 10'h0;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:139:92, :294:30, :305:37]
  wire         traverse = pte_v & ~(mem_resp_data[1]) & ~(mem_resp_data[2]) & ~(mem_resp_data[3]) & ~(mem_resp_data[7]) & ~(mem_resp_data[6]) & ~(mem_resp_data[4]) & _resp_ae_ptw_T_14 & ~(|(mem_resp_data[53:30])) & ~(count[1]);	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:139:{36,42,48,54,60,66,92}, :259:18, :294:30, :305:37, :306:26, :308:36, :311:{21,106,114}, :313:{81,93}, :316:{33,48,57}]
  wire         _leaf_T_5 = count == 2'h1;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:259:18, :653:32, generators/rocket-chip/src/main/scala/util/package.scala:33:86]
  wire         _leaf_T_8 = count == 2'h2;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:259:18, :316:57, generators/rocket-chip/src/main/scala/util/package.scala:33:86]
  wire         _GEN = (&count) | _leaf_T_8;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:259:18, generators/rocket-chip/src/main/scala/util/package.scala:33:{76,86}]
  wire [8:0]   pte_addr_vpn_idx = _GEN ? r_req_addr[8:0] : _leaf_T_5 ? r_req_addr[17:9] : r_req_addr[26:18];	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:270:18, :321:{12,48}, generators/rocket-chip/src/main/scala/util/package.scala:33:{76,86}]
  reg  [6:0]   state_reg;	// @[generators/rocket-chip/src/main/scala/util/Replacement.scala:168:70]
  reg  [7:0]   valid;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:364:24]
  reg  [31:0]  tags_0;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:365:19]
  reg  [31:0]  tags_1;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:365:19]
  reg  [31:0]  tags_2;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:365:19]
  reg  [31:0]  tags_3;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:365:19]
  reg  [31:0]  tags_4;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:365:19]
  reg  [31:0]  tags_5;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:365:19]
  reg  [31:0]  tags_6;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:365:19]
  reg  [31:0]  tags_7;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:365:19]
  reg  [19:0]  data_0;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:367:19]
  reg  [19:0]  data_1;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:367:19]
  reg  [19:0]  data_2;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:367:19]
  reg  [19:0]  data_3;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:367:19]
  reg  [19:0]  data_4;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:367:19]
  reg  [19:0]  data_5;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:367:19]
  reg  [19:0]  data_6;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:367:19]
  reg  [19:0]  data_7;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:367:19]
  wire [31:0]  _GEN_0 = {r_pte_ppn[19:0], pte_addr_vpn_idx, 3'h0};	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:233:22, :275:18, :329:23, :376:15, generators/rocket-chip/src/main/scala/util/package.scala:33:76]
  wire         _hits_T = tags_0 == _GEN_0;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:365:19, :376:15, :378:27]
  wire         _hits_T_1 = tags_1 == _GEN_0;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:365:19, :376:15, :378:27]
  wire         _hits_T_2 = tags_2 == _GEN_0;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:365:19, :376:15, :378:27]
  wire         _hits_T_3 = tags_3 == _GEN_0;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:365:19, :376:15, :378:27]
  wire         _hits_T_4 = tags_4 == _GEN_0;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:365:19, :376:15, :378:27]
  wire         _hits_T_5 = tags_5 == _GEN_0;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:365:19, :376:15, :378:27]
  wire         _hits_T_6 = tags_6 == _GEN_0;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:365:19, :376:15, :378:27]
  wire         _hits_T_7 = tags_7 == _GEN_0;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:365:19, :376:15, :378:27]
  wire [7:0]   hits = {_hits_T_7, _hits_T_6, _hits_T_5, _hits_T_4, _hits_T_3, _hits_T_2, _hits_T_1, _hits_T} & valid;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:364:24, :378:{27,43}, generators/rocket-chip/src/main/scala/util/package.scala:37:27]
  wire         pte_cache_hit = (|hits) & ~(count[1]);	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:259:18, :311:21, :316:57, :378:43, :379:{20,24}]
  wire         _r_pte_T_4 = state == 3'h1;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:233:22, :384:15, :389:24]
  reg          pte_hit;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:404:24]
  reg  [511:0] g_0;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:433:16]
  reg  [511:0] valid_2_0;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:434:24]
  assign writeAddr = r_req_addr[8:0];	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:270:18, generators/rocket-chip/src/main/scala/util/package.scala:155:13]
  assign writeEnable = l2_refill & ~invalidated;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:251:24, :381:68, :410:26, :445:21]
  wire         _r_pte_T_23 = _arb_io_out_ready_T_2 & _arb_io_out_valid;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:236:19, :240:43, src/main/scala/chisel3/util/Decoupled.scala:52:35]
  assign readEnable = ~l2_refill & _r_pte_T_23;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:410:26, :479:{20,31}, src/main/scala/chisel3/util/Decoupled.scala:52:35]
  reg          s1_valid;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:481:27]
  reg          s2_valid;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:482:27]
  assign _s1_rdata_T_2 = _arb_io_out_bits_bits_addr[8:0];	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:236:19, :484:54]
  reg  [44:0]  r_2;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:485:66]
  reg          s2_valid_vec;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:486:33]
  reg          s2_g_vec_0;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:487:29]
  wire         l2_error = s2_valid_vec & ^r_2;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:485:66, :486:33, :488:81, generators/rocket-chip/src/main/scala/util/ECC.scala:78:27]
  wire         s2_hit_vec_0 = s2_valid_vec & r_req_addr[26:9] == r_2[43:26];	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:270:18, :485:66, :486:33, :491:59, :492:{83,93}, generators/rocket-chip/src/main/scala/util/package.scala:155:13]
  wire         l2_hit = s2_valid & s2_hit_vec_0;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:482:27, :492:83, :493:27]
  wire [55:0]  _pmpHomogeneous_T = {r_pte_ppn, 12'h0};	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:275:18, :555:88]
  wire [29:0]  _GEN_1 = {r_pte_ppn[43:16], ~(r_pte_ppn[15:14])};	// @[generators/rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:31, generators/rocket-chip/src/main/scala/rocket/PTW.scala:275:18]
  wire [31:0]  _GEN_2 = {r_pte_ppn[19:0], 12'h0};	// @[generators/rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:31, generators/rocket-chip/src/main/scala/rocket/PTW.scala:275:18, :329:23, :555:88]
  wire [27:0]  _GEN_3 = {r_pte_ppn[43:20], r_pte_ppn[19:16] ^ 4'h8};	// @[generators/rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:31, generators/rocket-chip/src/main/scala/rocket/PTW.scala:275:18]
  wire [55:0]  _GEN_4 = {24'h0, io_dpath_pmp_0_addr, 2'h0};	// @[generators/rocket-chip/src/main/scala/rocket/PMP.scala:107:32, :137:40, generators/rocket-chip/src/main/scala/rocket/PTW.scala:313:93]
  wire [31:0]  pmpHomogeneous_pgMask = _GEN ? 32'hFFFFF000 : _leaf_T_5 ? 32'hFFE00000 : 32'hC0000000;	// @[generators/rocket-chip/src/main/scala/util/package.scala:33:{76,86}]
  wire [55:0]  _GEN_5 = {24'h0, io_dpath_pmp_1_addr, 2'h0};	// @[generators/rocket-chip/src/main/scala/rocket/PMP.scala:107:32, :137:40, generators/rocket-chip/src/main/scala/rocket/PTW.scala:313:93]
  wire [31:0]  pmpHomogeneous_pgMask_1 = _GEN ? 32'hFFFFF000 : _leaf_T_5 ? 32'hFFE00000 : 32'hC0000000;	// @[generators/rocket-chip/src/main/scala/util/package.scala:33:{76,86}]
  wire [31:0]  _GEN_6 = _GEN_2 & pmpHomogeneous_pgMask_1;	// @[generators/rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:31, generators/rocket-chip/src/main/scala/rocket/PMP.scala:110:30, generators/rocket-chip/src/main/scala/util/package.scala:33:76]
  wire [55:0]  _GEN_7 = {24'h0, io_dpath_pmp_2_addr, 2'h0};	// @[generators/rocket-chip/src/main/scala/rocket/PMP.scala:107:32, :137:40, generators/rocket-chip/src/main/scala/rocket/PTW.scala:313:93]
  wire [31:0]  pmpHomogeneous_pgMask_2 = _GEN ? 32'hFFFFF000 : _leaf_T_5 ? 32'hFFE00000 : 32'hC0000000;	// @[generators/rocket-chip/src/main/scala/util/package.scala:33:{76,86}]
  wire [31:0]  _GEN_8 = _GEN_2 & pmpHomogeneous_pgMask_2;	// @[generators/rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:31, generators/rocket-chip/src/main/scala/rocket/PMP.scala:110:30, generators/rocket-chip/src/main/scala/util/package.scala:33:76]
  wire [55:0]  _GEN_9 = {24'h0, io_dpath_pmp_3_addr, 2'h0};	// @[generators/rocket-chip/src/main/scala/rocket/PMP.scala:107:32, :137:40, generators/rocket-chip/src/main/scala/rocket/PTW.scala:313:93]
  wire [31:0]  pmpHomogeneous_pgMask_3 = _GEN ? 32'hFFFFF000 : _leaf_T_5 ? 32'hFFE00000 : 32'hC0000000;	// @[generators/rocket-chip/src/main/scala/util/package.scala:33:{76,86}]
  wire [31:0]  _GEN_10 = _GEN_2 & pmpHomogeneous_pgMask_3;	// @[generators/rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:31, generators/rocket-chip/src/main/scala/rocket/PMP.scala:110:30, generators/rocket-chip/src/main/scala/util/package.scala:33:76]
  wire [55:0]  _GEN_11 = {24'h0, io_dpath_pmp_4_addr, 2'h0};	// @[generators/rocket-chip/src/main/scala/rocket/PMP.scala:107:32, :137:40, generators/rocket-chip/src/main/scala/rocket/PTW.scala:313:93]
  wire [31:0]  pmpHomogeneous_pgMask_4 = _GEN ? 32'hFFFFF000 : _leaf_T_5 ? 32'hFFE00000 : 32'hC0000000;	// @[generators/rocket-chip/src/main/scala/util/package.scala:33:{76,86}]
  wire [31:0]  _GEN_12 = _GEN_2 & pmpHomogeneous_pgMask_4;	// @[generators/rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:31, generators/rocket-chip/src/main/scala/rocket/PMP.scala:110:30, generators/rocket-chip/src/main/scala/util/package.scala:33:76]
  wire [55:0]  _GEN_13 = {24'h0, io_dpath_pmp_5_addr, 2'h0};	// @[generators/rocket-chip/src/main/scala/rocket/PMP.scala:107:32, :137:40, generators/rocket-chip/src/main/scala/rocket/PTW.scala:313:93]
  wire [31:0]  pmpHomogeneous_pgMask_5 = _GEN ? 32'hFFFFF000 : _leaf_T_5 ? 32'hFFE00000 : 32'hC0000000;	// @[generators/rocket-chip/src/main/scala/util/package.scala:33:{76,86}]
  wire [31:0]  _GEN_14 = _GEN_2 & pmpHomogeneous_pgMask_5;	// @[generators/rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:31, generators/rocket-chip/src/main/scala/rocket/PMP.scala:110:30, generators/rocket-chip/src/main/scala/util/package.scala:33:76]
  wire [55:0]  _GEN_15 = {24'h0, io_dpath_pmp_6_addr, 2'h0};	// @[generators/rocket-chip/src/main/scala/rocket/PMP.scala:107:32, :137:40, generators/rocket-chip/src/main/scala/rocket/PTW.scala:313:93]
  wire [31:0]  pmpHomogeneous_pgMask_6 = _GEN ? 32'hFFFFF000 : _leaf_T_5 ? 32'hFFE00000 : 32'hC0000000;	// @[generators/rocket-chip/src/main/scala/util/package.scala:33:{76,86}]
  wire [31:0]  _GEN_16 = _GEN_2 & pmpHomogeneous_pgMask_6;	// @[generators/rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:31, generators/rocket-chip/src/main/scala/rocket/PMP.scala:110:30, generators/rocket-chip/src/main/scala/util/package.scala:33:76]
  wire [31:0]  pmpHomogeneous_pgMask_7 = _GEN ? 32'hFFFFF000 : _leaf_T_5 ? 32'hFFE00000 : 32'hC0000000;	// @[generators/rocket-chip/src/main/scala/util/package.scala:33:{76,86}]
  wire [31:0]  _GEN_17 = _GEN_2 & pmpHomogeneous_pgMask_7;	// @[generators/rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:31, generators/rocket-chip/src/main/scala/rocket/PMP.scala:110:30, generators/rocket-chip/src/main/scala/util/package.scala:33:76]
  wire         homogeneous =
    (_GEN ? r_pte_ppn[43:1] == 43'h0 | {r_pte_ppn[43:2], ~(r_pte_ppn[1:0])} == 44'h0 | {r_pte_ppn[43:5], ~(r_pte_ppn[4])} == 40'h0 | {r_pte_ppn[43:9], r_pte_ppn[8:5] ^ 4'h8, r_pte_ppn[3:0]} == 43'h0 | {r_pte_ppn[43:14], r_pte_ppn[13:4] ^ 10'h200} == 40'h0 | {r_pte_ppn[43:14], r_pte_ppn[13:0] ^ 14'h2010} == 44'h0 | {r_pte_ppn[43:16], r_pte_ppn[15:4] ^ 12'h800} == 40'h0 | _GEN_1 == 30'h0 | {r_pte_ppn[43:17], r_pte_ppn[16:0] ^ 17'h10020} == 44'h0 | _GEN_3 == 28'h0 : _leaf_T_5 & (_GEN_1 == 30'h0 | _GEN_3 == 28'h0)) & (io_dpath_pmp_0_cfg_a[1] ? (_GEN ? io_dpath_pmp_0_mask[11] : _leaf_T_5 ? io_dpath_pmp_0_mask[20] : io_dpath_pmp_0_mask[29]) | (_GEN ? (|{r_pte_ppn[43:20], r_pte_ppn[19:0] ^ io_dpath_pmp_0_addr[29:10]}) : _leaf_T_5 ? (|{r_pte_ppn[43:20], r_pte_ppn[19:9] ^ io_dpath_pmp_0_addr[29:19]}) : (|{r_pte_ppn[43:20], r_pte_ppn[19:18] ^ io_dpath_pmp_0_addr[29:28]})) : ~(io_dpath_pmp_0_cfg_a[0]) | _pmpHomogeneous_T >= _GEN_4 | (_GEN_2 & pmpHomogeneous_pgMask) < ({io_dpath_pmp_0_addr, 2'h0} & pmpHomogeneous_pgMask)) & (io_dpath_pmp_1_cfg_a[1] ? (_GEN ? io_dpath_pmp_1_mask[11] : _leaf_T_5 ? io_dpath_pmp_1_mask[20] : io_dpath_pmp_1_mask[29]) | (_GEN ? (|{r_pte_ppn[43:20], r_pte_ppn[19:0] ^ io_dpath_pmp_1_addr[29:10]}) : _leaf_T_5 ? (|{r_pte_ppn[43:20], r_pte_ppn[19:9] ^ io_dpath_pmp_1_addr[29:19]}) : (|{r_pte_ppn[43:20], r_pte_ppn[19:18] ^ io_dpath_pmp_1_addr[29:28]})) : ~(io_dpath_pmp_1_cfg_a[0]) | _GEN_6 < ({io_dpath_pmp_0_addr, 2'h0} & pmpHomogeneous_pgMask_1) | _pmpHomogeneous_T >= _GEN_5 | _pmpHomogeneous_T >= _GEN_4 & _GEN_6 < ({io_dpath_pmp_1_addr, 2'h0} & pmpHomogeneous_pgMask_1))
    & (io_dpath_pmp_2_cfg_a[1] ? (_GEN ? io_dpath_pmp_2_mask[11] : _leaf_T_5 ? io_dpath_pmp_2_mask[20] : io_dpath_pmp_2_mask[29]) | (_GEN ? (|{r_pte_ppn[43:20], r_pte_ppn[19:0] ^ io_dpath_pmp_2_addr[29:10]}) : _leaf_T_5 ? (|{r_pte_ppn[43:20], r_pte_ppn[19:9] ^ io_dpath_pmp_2_addr[29:19]}) : (|{r_pte_ppn[43:20], r_pte_ppn[19:18] ^ io_dpath_pmp_2_addr[29:28]})) : ~(io_dpath_pmp_2_cfg_a[0]) | _GEN_8 < ({io_dpath_pmp_1_addr, 2'h0} & pmpHomogeneous_pgMask_2) | _pmpHomogeneous_T >= _GEN_7 | _pmpHomogeneous_T >= _GEN_5 & _GEN_8 < ({io_dpath_pmp_2_addr, 2'h0} & pmpHomogeneous_pgMask_2)) & (io_dpath_pmp_3_cfg_a[1] ? (_GEN ? io_dpath_pmp_3_mask[11] : _leaf_T_5 ? io_dpath_pmp_3_mask[20] : io_dpath_pmp_3_mask[29]) | (_GEN ? (|{r_pte_ppn[43:20], r_pte_ppn[19:0] ^ io_dpath_pmp_3_addr[29:10]}) : _leaf_T_5 ? (|{r_pte_ppn[43:20], r_pte_ppn[19:9] ^ io_dpath_pmp_3_addr[29:19]}) : (|{r_pte_ppn[43:20], r_pte_ppn[19:18] ^ io_dpath_pmp_3_addr[29:28]})) : ~(io_dpath_pmp_3_cfg_a[0]) | _GEN_10 < ({io_dpath_pmp_2_addr, 2'h0} & pmpHomogeneous_pgMask_3) | _pmpHomogeneous_T >= _GEN_9 | _pmpHomogeneous_T >= _GEN_7 & _GEN_10 < ({io_dpath_pmp_3_addr, 2'h0} & pmpHomogeneous_pgMask_3)) & (io_dpath_pmp_4_cfg_a[1] ? (_GEN ? io_dpath_pmp_4_mask[11] : _leaf_T_5 ? io_dpath_pmp_4_mask[20] : io_dpath_pmp_4_mask[29]) | (_GEN ? (|{r_pte_ppn[43:20], r_pte_ppn[19:0] ^ io_dpath_pmp_4_addr[29:10]}) : _leaf_T_5 ? (|{r_pte_ppn[43:20], r_pte_ppn[19:9] ^ io_dpath_pmp_4_addr[29:19]}) : (|{r_pte_ppn[43:20], r_pte_ppn[19:18] ^ io_dpath_pmp_4_addr[29:28]})) : ~(io_dpath_pmp_4_cfg_a[0]) | _GEN_12 < ({io_dpath_pmp_3_addr, 2'h0} & pmpHomogeneous_pgMask_4) | _pmpHomogeneous_T >= _GEN_11 | _pmpHomogeneous_T >= _GEN_9 & _GEN_12 < ({io_dpath_pmp_4_addr, 2'h0} & pmpHomogeneous_pgMask_4))
    & (io_dpath_pmp_5_cfg_a[1] ? (_GEN ? io_dpath_pmp_5_mask[11] : _leaf_T_5 ? io_dpath_pmp_5_mask[20] : io_dpath_pmp_5_mask[29]) | (_GEN ? (|{r_pte_ppn[43:20], r_pte_ppn[19:0] ^ io_dpath_pmp_5_addr[29:10]}) : _leaf_T_5 ? (|{r_pte_ppn[43:20], r_pte_ppn[19:9] ^ io_dpath_pmp_5_addr[29:19]}) : (|{r_pte_ppn[43:20], r_pte_ppn[19:18] ^ io_dpath_pmp_5_addr[29:28]})) : ~(io_dpath_pmp_5_cfg_a[0]) | _GEN_14 < ({io_dpath_pmp_4_addr, 2'h0} & pmpHomogeneous_pgMask_5) | _pmpHomogeneous_T >= _GEN_13 | _pmpHomogeneous_T >= _GEN_11 & _GEN_14 < ({io_dpath_pmp_5_addr, 2'h0} & pmpHomogeneous_pgMask_5)) & (io_dpath_pmp_6_cfg_a[1] ? (_GEN ? io_dpath_pmp_6_mask[11] : _leaf_T_5 ? io_dpath_pmp_6_mask[20] : io_dpath_pmp_6_mask[29]) | (_GEN ? (|{r_pte_ppn[43:20], r_pte_ppn[19:0] ^ io_dpath_pmp_6_addr[29:10]}) : _leaf_T_5 ? (|{r_pte_ppn[43:20], r_pte_ppn[19:9] ^ io_dpath_pmp_6_addr[29:19]}) : (|{r_pte_ppn[43:20], r_pte_ppn[19:18] ^ io_dpath_pmp_6_addr[29:28]})) : ~(io_dpath_pmp_6_cfg_a[0]) | _GEN_16 < ({io_dpath_pmp_5_addr, 2'h0} & pmpHomogeneous_pgMask_6) | _pmpHomogeneous_T >= _GEN_15 | _pmpHomogeneous_T >= _GEN_13 & _GEN_16 < ({io_dpath_pmp_6_addr, 2'h0} & pmpHomogeneous_pgMask_6)) & (io_dpath_pmp_7_cfg_a[1] ? (_GEN ? io_dpath_pmp_7_mask[11] : _leaf_T_5 ? io_dpath_pmp_7_mask[20] : io_dpath_pmp_7_mask[29]) | (_GEN ? (|{r_pte_ppn[43:20], r_pte_ppn[19:0] ^ io_dpath_pmp_7_addr[29:10]}) : _leaf_T_5 ? (|{r_pte_ppn[43:20], r_pte_ppn[19:9] ^ io_dpath_pmp_7_addr[29:19]}) : (|{r_pte_ppn[43:20], r_pte_ppn[19:18] ^ io_dpath_pmp_7_addr[29:28]})) : ~(io_dpath_pmp_7_cfg_a[0]) | _GEN_17 < ({io_dpath_pmp_6_addr, 2'h0} & pmpHomogeneous_pgMask_7) | _pmpHomogeneous_T >= {24'h0, io_dpath_pmp_7_addr, 2'h0} | _pmpHomogeneous_T >= _GEN_15 & _GEN_17 < ({io_dpath_pmp_7_addr, 2'h0} & pmpHomogeneous_pgMask_7));	// @[generators/rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:{31,41,46,59}, generators/rocket-chip/src/main/scala/rocket/PMP.scala:45:20, :46:26, :60:48, :97:93, :98:{21,53,66,78}, :106:32, :107:32, :110:{30,40,58}, :111:{40,53}, :113:62, :118:{8,45,58}, :137:40, generators/rocket-chip/src/main/scala/rocket/PTW.scala:275:18, :313:93, :329:23, :555:88, :560:36, generators/rocket-chip/src/main/scala/rocket/TLBPermissions.scala:101:65, generators/rocket-chip/src/main/scala/util/package.scala:33:{76,86}]
  wire         _GEN_18 = ~(|state) & _r_pte_T_23;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:233:22, :240:30, :594:18, :596:30, src/main/scala/chisel3/util/Decoupled.scala:52:35]
  wire         _GEN_19 = state == 3'h1;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:233:22, :384:15, :594:18]
  wire         _GEN_20 = state == 3'h2;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:233:22, :384:15, :594:18]
  wire         _GEN_21 = state == 3'h4;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:233:22, :594:18, src/main/scala/chisel3/util/Mux.scala:50:70]
  wire         _r_pte_T_1 = l2_hit & ~l2_error;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:488:81, :493:27, :679:{16,19}]
  wire         _r_pte_T_5 = _r_pte_T_4 & pte_cache_hit;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:379:24, :389:24, :683:25]
  wire         _GEN_22 = _r_pte_T_1 | _r_pte_T_5;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:679:{8,16}, :683:25]
  wire         _GEN_23 = l2_hit & ~l2_error;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:488:81, :493:27, :679:19, :694:16]
  `ifndef SYNTHESIS	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:407:9]
    always @(posedge clock) begin	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:407:9]
      if (~reset & l2_hit & (~(~(|state) | _GEN_19 | _GEN_20) & _GEN_21 & ~(count[1]) | pte_hit & _r_pte_T_4 & ~l2_hit)) begin	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:233:22, :240:30, :259:18, :311:21, :316:57, :389:24, :404:24, :405:26, :406:{57,60}, :407:{9,59}, :493:27, :594:18]
        if (`ASSERT_VERBOSE_COND_)	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:407:9]
          $error("Assertion failed: PTE Cache Hit/Miss Performance Monitor Events are lower priority than L2TLB Hit event\n    at PTW.scala:407 assert(!(io.dpath.perf.l2hit && (io.dpath.perf.pte_miss || io.dpath.perf.pte_hit)),\n");	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:407:9]
        if (`STOP_COND_)	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:407:9]
          $fatal;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:407:9]
      end
      if (l2_hit & ~reset & ~(s2_hit_vec_0 | l2_error)) begin	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:407:9, :488:81, :492:83, :493:27, :498:{13,45}]
        if (`ASSERT_VERBOSE_COND_)	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:498:13]
          $error("Assertion failed: L2 TLB multi-hit\n    at PTW.scala:498 assert((PopCount(s2_hit_vec) === 1.U) || s2_error, \"L2 TLB multi-hit\")\n");	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:498:13]
        if (`STOP_COND_)	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:498:13]
          $fatal;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:498:13]
      end
      if (_GEN_18 & ~reset & _arb_io_out_bits_bits_need_gpa) begin	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:236:19, :407:9, :596:30, :622:15]
        if (`ASSERT_VERBOSE_COND_)	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:622:15]
          $error("Assertion failed\n    at PTW.scala:622 assert(!arb.io.out.bits.bits.need_gpa || arb.io.out.bits.bits.stage2)\n");	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:622:15]
        if (`STOP_COND_)	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:622:15]
          $fatal;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:622:15]
      end
      if (_GEN_23 & ~reset & ~(_r_pte_T_4 | _GEN_20)) begin	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:389:24, :407:9, :594:18, :694:16, :695:{11,28}]
        if (`ASSERT_VERBOSE_COND_)	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:695:11]
          $error("Assertion failed\n    at PTW.scala:695 assert(state === s_req || state === s_wait1)\n");	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:695:11]
        if (`STOP_COND_)	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:695:11]
          $fatal;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:695:11]
      end
      if (mem_resp_valid & ~reset & state != 3'h5) begin	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:233:22, :293:31, :407:9, :701:{11,18}, src/main/scala/chisel3/util/Mux.scala:50:70]
        if (`ASSERT_VERBOSE_COND_)	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:701:11]
          $error("Assertion failed\n    at PTW.scala:701 assert(state === s_wait3)\n");	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:701:11]
        if (`STOP_COND_)	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:701:11]
          $fatal;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:701:11]
      end
      if (io_mem_s2_nack & ~reset & ~_GEN_21) begin	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:407:9, :594:18, :745:11]
        if (`ASSERT_VERBOSE_COND_)	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:745:11]
          $error("Assertion failed\n    at PTW.scala:745 assert(state === s_wait2)\n");	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:745:11]
        if (`STOP_COND_)	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:745:11]
          $fatal;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:745:11]
      end
    end // always @(posedge)
  `endif // not def SYNTHESIS
  wire [3:0]   hi = {_hits_T_7, _hits_T_6, _hits_T_5, _hits_T_4} & valid[7:4];	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:364:24, :378:{27,43}, src/main/scala/chisel3/util/OneHot.scala:30:18]
  wire [2:0]   _GEN_24 = hi[3:1] | {_hits_T_3, _hits_T_2, _hits_T_1} & valid[3:1];	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:364:24, :378:{27,43}, src/main/scala/chisel3/util/OneHot.scala:30:18, :31:18, :32:28]
  wire         _state_reg_T_29 = _GEN_24[2] | _GEN_24[0];	// @[src/main/scala/chisel3/util/OneHot.scala:30:18, :31:18, :32:28]
  wire         _GEN_25 = mem_resp_valid & traverse & ~(count[1]) & ~(|hits) & ~invalidated;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:251:24, :259:18, :293:31, :311:21, :316:{48,57}, :378:43, :379:20, :381:{55,65,68}]
  wire [6:0]   _r_T_11 = ~(valid[6:0]);	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:364:24, :382:57]
  wire [2:0]   r = (&valid) ? {state_reg[6], state_reg[6] ? {state_reg[5], state_reg[5] ? state_reg[4] : state_reg[3]} : {state_reg[2], state_reg[2] ? state_reg[1] : state_reg[0]}} : _r_T_11[0] ? 3'h0 : _r_T_11[1] ? 3'h1 : _r_T_11[2] ? 3'h2 : _r_T_11[3] ? 3'h3 : _r_T_11[4] ? 3'h4 : _r_T_11[5] ? 3'h5 : {2'h3, ~(_r_T_11[6])};	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:233:22, :287:42, :364:24, :382:{18,25,57}, :384:15, generators/rocket-chip/src/main/scala/util/Replacement.scala:168:70, :243:38, :245:38, :249:12, :250:16, generators/rocket-chip/src/main/scala/util/package.scala:155:13, src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/chisel3/util/OneHot.scala:48:45]
  wire [511:0] _GEN_26 = {503'h0, writeAddr};	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:438:34, generators/rocket-chip/src/main/scala/util/package.scala:155:13]
  wire [511:0] mask = 512'h1 << _GEN_26;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:438:34, src/main/scala/chisel3/util/OneHot.scala:58:35]
  wire         _GEN_27 = _GEN_19 | _GEN_20;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:260:24, :594:18]
  wire         _GEN_28 = r_req_dest == 2'h0;	// @[generators/rocket-chip/src/main/scala/rocket/PMP.scala:137:40, generators/rocket-chip/src/main/scala/rocket/PTW.scala:272:23, :653:32]
  wire         _GEN_29 = r_req_dest == 2'h1;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:272:23, :653:32]
  wire         _GEN_30 = ~(|state) | _GEN_27;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:233:22, :240:30, :242:27, :260:24, :594:18]
  wire         _GEN_31 = ~_GEN_30 & (_GEN_21 ? io_mem_s2_xcpt_ae_ld & _GEN_28 : (&state) & _GEN_28);	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:233:22, :242:27, :594:18, :650:35, :653:32, :658:30]
  wire         _GEN_32 = ~_GEN_30 & (_GEN_21 ? io_mem_s2_xcpt_ae_ld & _GEN_29 : (&state) & _GEN_29);	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:233:22, :242:27, :594:18, :650:35, :653:32, :658:30]
  wire         _GEN_33 = _GEN_23 & _GEN_28;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:594:18, :653:32, :694:{16,30}, :697:28]
  wire         _GEN_34 = _GEN_23 & _GEN_29;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:594:18, :653:32, :694:{16,30}, :697:28]
  wire         gf = stage2 & ~(pte_v & (mem_resp_data[1] | mem_resp_data[3] & ~(mem_resp_data[2])) & mem_resp_data[6] & mem_resp_data[1] & mem_resp_data[4]);	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:139:42, :141:{38,44}, :143:33, :283:19, :294:30, :305:37, :306:26, :308:36, :311:{106,114}, :707:{40,43}]
  wire         ae = pte_v & (|(mem_resp_data[53:30]));	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:294:30, :306:26, :308:36, :311:{106,114}, :313:{81,93}, :708:22]
  wire         pf = pte_v & (|(mem_resp_data[63:54]));	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:294:30, :305:37, :306:26, :308:36, :311:{106,114}, :709:{22,49}]
  wire         _GEN_35 = ~mem_resp_valid | traverse;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:293:31, :316:48, :694:30, :700:25, :703:21]
  wire [511:0] _r_valid_vec_T = valid_2_0 >> _GEN_26;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:434:24, :438:34]
  wire [511:0] _s2_g_vec_T = g_0 >> _GEN_26;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:433:16, :438:34, :487:45]
  always @(posedge clock) begin
    if (reset) begin
      state <= 3'h0;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:233:22]
      state_reg <= 7'h0;	// @[generators/rocket-chip/src/main/scala/util/Replacement.scala:168:70]
      valid <= 8'h0;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:364:24]
      valid_2_0 <= 512'h0;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:434:{24,32}]
    end
    else begin
      state <= _state_barrier_io_y;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:233:22, generators/rocket-chip/src/main/scala/util/package.scala:259:25]
      if (pte_cache_hit & _r_pte_T_4)	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:379:24, :389:{15,24}]
        state_reg <= {~(|hi), (|hi) ? {~(|(_GEN_24[2:1])), (|(_GEN_24[2:1])) ? ~_state_reg_T_29 : state_reg[4], (|(_GEN_24[2:1])) ? state_reg[3] : ~_state_reg_T_29} : state_reg[5:3], (|hi) ? state_reg[2:0] : {~(|(_GEN_24[2:1])), (|(_GEN_24[2:1])) ? ~_state_reg_T_29 : state_reg[1], (|(_GEN_24[2:1])) ? state_reg[0] : ~_state_reg_T_29}};	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:378:43, generators/rocket-chip/src/main/scala/util/Replacement.scala:168:70, :196:33, :198:38, :202:12, :203:16, :206:16, :218:7, generators/rocket-chip/src/main/scala/util/package.scala:155:13, src/main/scala/chisel3/util/OneHot.scala:30:18, :32:{14,28}]
      else if (_GEN_25)	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:381:65]
        state_reg <= {~(r[2]), r[2] ? {~(r[1]), r[1] ? ~(r[0]) : state_reg[4], r[1] ? state_reg[3] : ~(r[0])} : state_reg[5:3], r[2] ? state_reg[2:0] : {~(r[1]), r[1] ? ~(r[0]) : state_reg[1], r[1] ? state_reg[0] : ~(r[0])}};	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:382:18, generators/rocket-chip/src/main/scala/util/Replacement.scala:168:70, :196:{33,43}, :198:38, :202:12, :203:16, :206:16, :218:7, :245:38, generators/rocket-chip/src/main/scala/util/package.scala:155:13]
      if (io_dpath_sfence_valid & ~io_dpath_sfence_bits_rs1)	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:390:{33,37}]
        valid <= 8'h0;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:364:24]
      else	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:390:33]
        valid <= {8{_GEN_25}} & 8'h1 << r | valid;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:364:24, :381:{65,82}, :382:18, :383:13, src/main/scala/chisel3/util/OneHot.scala:58:35]
      if (s2_valid & l2_error)	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:482:27, :488:81, :489:20]
        valid_2_0 <= 512'h0;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:434:{24,32}]
      else if (io_dpath_sfence_valid) begin	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
        if (io_dpath_sfence_bits_rs1)	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
          valid_2_0 <= valid_2_0 & ~(512'h1 << io_dpath_sfence_bits_addr[20:12]);	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:434:24, :473:{59,61,96}, src/main/scala/chisel3/util/OneHot.scala:58:35]
        else if (io_dpath_sfence_bits_rs2)	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
          valid_2_0 <= valid_2_0 & g_0;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:433:16, :434:24, :474:59]
        else	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
          valid_2_0 <= 512'h0;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:434:{24,32}]
      end
      else	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
        valid_2_0 <= {512{writeEnable}} & mask | valid_2_0;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:434:24, :445:{21,38}, :462:27, src/main/scala/chisel3/util/OneHot.scala:58:35]
    end
    resp_valid_0 <= _GEN_35 ? _GEN_33 | _GEN_31 : _GEN_28 | _GEN_33 | _GEN_31;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:242:27, :594:18, :653:32, :694:30, :697:28, :700:25, :703:21, :731:34]
    resp_valid_1 <= _GEN_35 ? _GEN_34 | _GEN_32 : _GEN_29 | _GEN_34 | _GEN_32;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:242:27, :594:18, :653:32, :694:30, :697:28, :700:25, :703:21, :731:34]
    invalidated <= io_dpath_sfence_valid | invalidated & (|state);	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:233:22, :244:24, :251:24, :523:{40,56}]
    if (mem_resp_valid) begin	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:293:31]
      if (traverse)	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:316:48]
        count <= count + 2'h1;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:259:18, :653:32, :705:22]
    end
    else if (_GEN_23)	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:694:16]
      count <= 2'h2;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:259:18, :316:57]
    else if (|state) begin	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:233:22, :240:30]
      if (_GEN_19) begin	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:594:18]
        if (pte_cache_hit)	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:379:24]
          count <= count + 2'h1;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:259:18, :637:24, :653:32]
      end
      else if (_GEN_20 | _GEN_21 | ~((&state) & ~homogeneous)) begin	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:233:22, :259:18, :560:36, :594:18, :659:{13,27}, :660:15]
      end
      else	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:259:18, :594:18]
        count <= 2'h2;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:259:18, :316:57]
    end
    else if (_r_pte_T_23)	// @[src/main/scala/chisel3/util/Decoupled.scala:52:35]
      count <= 2'h0;	// @[generators/rocket-chip/src/main/scala/rocket/PMP.scala:137:40, generators/rocket-chip/src/main/scala/rocket/PTW.scala:259:18]
    if (_GEN_35) begin	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:594:18, :694:30, :700:25, :703:21]
      if (|state)	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:233:22, :240:30]
        resp_ae_ptw <= ~_GEN_27 & _GEN_21 & io_mem_s2_xcpt_ae_ld | resp_ae_ptw;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:260:24, :594:18]
      else	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:240:30]
        resp_ae_ptw <= ~_r_pte_T_23 & resp_ae_ptw;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:260:24, :596:30, :612:21, src/main/scala/chisel3/util/Decoupled.scala:52:35]
      resp_ae_final <= ~_GEN_18 & resp_ae_final;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:261:26, :283:19, :594:18, :596:30, :605:22, :613:23]
      resp_pf <= ~_GEN_18 & resp_pf;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:262:20, :283:19, :594:18, :596:30, :605:22, :614:17]
      resp_gf <= ~_GEN_18 & resp_gf;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:263:20, :283:19, :594:18, :596:30, :605:22, :615:17]
      resp_hr <= _GEN_18 | resp_hr;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:264:20, :594:18, :596:30, :616:17]
      resp_hw <= _GEN_18 | resp_hw;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:265:20, :594:18, :596:30, :617:17]
      resp_hx <= _GEN_18 | resp_hx;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:266:20, :594:18, :596:30, :618:17]
    end
    else begin	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:594:18, :700:25, :703:21]
      resp_ae_ptw <= ae & ~(count[1]) & pte_v & ~(mem_resp_data[1]) & ~(mem_resp_data[2]) & ~(mem_resp_data[3]) & ~(mem_resp_data[7]) & ~(mem_resp_data[6]) & ~(mem_resp_data[4]) & _resp_ae_ptw_T_14;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:139:{36,42,48,54,60,66,92}, :259:18, :260:24, :294:30, :305:37, :306:26, :308:36, :311:{21,106,114}, :316:57, :708:22, :734:53]
      resp_ae_final <= ae;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:261:26, :708:22]
      resp_pf <= pf & ~stage2;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:262:20, :283:19, :307:38, :709:22, :736:23]
      resp_gf <= gf | pf & stage2;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:263:20, :283:19, :707:40, :709:22, :737:{23,30}]
      resp_hr <= ~stage2 | ~pf & ~gf & pte_v & (mem_resp_data[1] | mem_resp_data[3] & ~(mem_resp_data[2])) & mem_resp_data[6] & mem_resp_data[1] & mem_resp_data[4];	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:139:42, :141:{38,44}, :264:20, :283:19, :294:30, :305:37, :306:26, :307:38, :308:36, :311:{106,114}, :707:40, :709:22, :710:{37,44}, :738:{28,43}]
      resp_hw <= ~stage2 | ~pf & ~gf & pte_v & (mem_resp_data[1] | mem_resp_data[3] & ~(mem_resp_data[2])) & mem_resp_data[6] & mem_resp_data[2] & mem_resp_data[7] & mem_resp_data[4];	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:139:42, :141:{38,44}, :265:20, :283:19, :294:30, :305:37, :306:26, :307:38, :308:36, :311:{106,114}, :707:40, :709:22, :710:{37,44}, :739:{28,43}]
      resp_hx <= ~stage2 | ~pf & ~gf & pte_v & (mem_resp_data[1] | mem_resp_data[3] & ~(mem_resp_data[2])) & mem_resp_data[6] & mem_resp_data[3] & mem_resp_data[4];	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:139:42, :141:{38,44}, :266:20, :283:19, :294:30, :305:37, :306:26, :307:38, :308:36, :311:{106,114}, :707:40, :709:22, :710:{37,44}, :740:{28,43}]
    end
    if (_GEN_18) begin	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:596:30]
      r_req_addr <= _arb_io_out_bits_bits_addr;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:236:19, :270:18]
      r_req_need_gpa <= _arb_io_out_bits_bits_need_gpa;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:236:19, :270:18]
      r_req_dest <= _arb_io_chosen;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:236:19, :272:23]
    end
    r_pte_ppn <= _r_pte_barrier_io_y_ppn;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:275:18, generators/rocket-chip/src/main/scala/util/package.scala:259:25]
    r_pte_d <= _r_pte_barrier_io_y_d;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:275:18, generators/rocket-chip/src/main/scala/util/package.scala:259:25]
    r_pte_a <= _r_pte_barrier_io_y_a;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:275:18, generators/rocket-chip/src/main/scala/util/package.scala:259:25]
    r_pte_g <= _r_pte_barrier_io_y_g;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:275:18, generators/rocket-chip/src/main/scala/util/package.scala:259:25]
    r_pte_u <= _r_pte_barrier_io_y_u;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:275:18, generators/rocket-chip/src/main/scala/util/package.scala:259:25]
    r_pte_x <= _r_pte_barrier_io_y_x;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:275:18, generators/rocket-chip/src/main/scala/util/package.scala:259:25]
    r_pte_w <= _r_pte_barrier_io_y_w;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:275:18, generators/rocket-chip/src/main/scala/util/package.scala:259:25]
    r_pte_r <= _r_pte_barrier_io_y_r;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:275:18, generators/rocket-chip/src/main/scala/util/package.scala:259:25]
    r_pte_v <= _r_pte_barrier_io_y_v;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:275:18, generators/rocket-chip/src/main/scala/util/package.scala:259:25]
    stage2 <= ~_GEN_18 & stage2;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:283:19, :594:18, :596:30, :605:22]
    mem_resp_valid <= io_mem_resp_valid;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:293:31]
    mem_resp_data <= io_mem_resp_bits_data;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:294:30]
    if (_GEN_25 & r == 3'h0) begin	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:233:22, :365:19, :381:{65,82}, :382:18, :384:15]
      tags_0 <= _GEN_0;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:365:19, :376:15]
      data_0 <= mem_resp_data[29:10];	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:294:30, :307:99, :367:19]
    end
    if (_GEN_25 & r == 3'h1) begin	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:365:19, :381:{65,82}, :382:18, :384:15]
      tags_1 <= _GEN_0;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:365:19, :376:15]
      data_1 <= mem_resp_data[29:10];	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:294:30, :307:99, :367:19]
    end
    if (_GEN_25 & r == 3'h2) begin	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:365:19, :381:{65,82}, :382:18, :384:15]
      tags_2 <= _GEN_0;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:365:19, :376:15]
      data_2 <= mem_resp_data[29:10];	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:294:30, :307:99, :367:19]
    end
    if (_GEN_25 & r == 3'h3) begin	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:365:19, :381:{65,82}, :382:18, :384:15]
      tags_3 <= _GEN_0;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:365:19, :376:15]
      data_3 <= mem_resp_data[29:10];	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:294:30, :307:99, :367:19]
    end
    if (_GEN_25 & r == 3'h4) begin	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:365:19, :381:{65,82}, :382:18, :384:15, src/main/scala/chisel3/util/Mux.scala:50:70]
      tags_4 <= _GEN_0;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:365:19, :376:15]
      data_4 <= mem_resp_data[29:10];	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:294:30, :307:99, :367:19]
    end
    if (_GEN_25 & r == 3'h5) begin	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:365:19, :381:{65,82}, :382:18, :384:15, src/main/scala/chisel3/util/Mux.scala:50:70]
      tags_5 <= _GEN_0;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:365:19, :376:15]
      data_5 <= mem_resp_data[29:10];	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:294:30, :307:99, :367:19]
    end
    if (_GEN_25 & r == 3'h6) begin	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:365:19, :381:{65,82}, :382:18, :384:15, src/main/scala/chisel3/util/Mux.scala:50:70]
      tags_6 <= _GEN_0;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:365:19, :376:15]
      data_6 <= mem_resp_data[29:10];	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:294:30, :307:99, :367:19]
    end
    if (_GEN_25 & (&r)) begin	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:365:19, :381:{65,82}, :382:18, :384:15]
      tags_7 <= _GEN_0;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:365:19, :376:15]
      data_7 <= mem_resp_data[29:10];	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:294:30, :307:99, :367:19]
    end
    pte_hit <= (|state) & _GEN_19 & pte_cache_hit;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:233:22, :240:30, :379:24, :404:24, :594:18]
    l2_refill <= mem_resp_valid & ~traverse & pte_v & ~ae & ~pf & ~gf & _leaf_T_8 & ~r_req_need_gpa;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:270:18, :293:31, :306:26, :308:36, :311:{106,114}, :316:48, :410:26, :700:25, :703:21, :707:40, :708:22, :709:22, :710:{30,37,44}, :712:57, :722:{19,61}, generators/rocket-chip/src/main/scala/util/package.scala:33:86]
    if (writeEnable) begin	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:445:21]
      if (r_pte_g)	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:275:18]
        g_0 <= g_0 | mask;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:433:16, :464:41, src/main/scala/chisel3/util/OneHot.scala:58:35]
      else	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:275:18]
        g_0 <= g_0 & ~mask;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:433:16, :464:{56,58}, src/main/scala/chisel3/util/OneHot.scala:58:35]
    end
    s1_valid <= readEnable & ~_arb_io_out_bits_bits_need_gpa & _arb_io_out_bits_valid;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:236:19, :479:31, :480:87, :481:{27,52}]
    s2_valid <= s1_valid;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:481:27, :482:27]
    if (s1_valid) begin	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:481:27]
      r_2 <= _l2_tlb_ram_0_RW0_rdata;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:485:66, generators/rocket-chip/src/main/scala/util/DescribedSRAM.scala:17:26]
      s2_valid_vec <= _r_valid_vec_T[0];	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:438:34, :486:33]
      s2_g_vec_0 <= _s2_g_vec_T[0];	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:487:{29,45}]
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_
    `ifdef FIRRTL_BEFORE_INITIAL
      `FIRRTL_BEFORE_INITIAL
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:70];
    initial begin
      `ifdef INIT_RANDOM_PROLOG_
        `INIT_RANDOM_PROLOG_
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT
        for (logic [6:0] i = 7'h0; i < 7'h47; i += 7'h1) begin
          _RANDOM[i] = `RANDOM;
        end
        state = _RANDOM[7'h0][2:0];	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:233:22]
        resp_valid_0 = _RANDOM[7'h0][3];	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:233:22, :242:27]
        resp_valid_1 = _RANDOM[7'h0][4];	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:233:22, :242:27]
        invalidated = _RANDOM[7'h0][6];	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:233:22, :251:24]
        count = _RANDOM[7'h0][8:7];	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:233:22, :259:18]
        resp_ae_ptw = _RANDOM[7'h0][9];	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:233:22, :260:24]
        resp_ae_final = _RANDOM[7'h0][10];	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:233:22, :261:26]
        resp_pf = _RANDOM[7'h0][11];	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:233:22, :262:20]
        resp_gf = _RANDOM[7'h0][12];	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:233:22, :263:20]
        resp_hr = _RANDOM[7'h0][13];	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:233:22, :264:20]
        resp_hw = _RANDOM[7'h0][14];	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:233:22, :265:20]
        resp_hx = _RANDOM[7'h0][15];	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:233:22, :266:20]
        r_req_addr = {_RANDOM[7'h0][31:17], _RANDOM[7'h1][11:0]};	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:233:22, :270:18]
        r_req_need_gpa = _RANDOM[7'h1][12];	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:270:18]
        r_req_dest = _RANDOM[7'h1][16:15];	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:270:18, :272:23]
        r_pte_ppn = {_RANDOM[7'h1][31:27], _RANDOM[7'h2], _RANDOM[7'h3][6:0]};	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:270:18, :275:18]
        r_pte_d = _RANDOM[7'h3][9];	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:275:18]
        r_pte_a = _RANDOM[7'h3][10];	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:275:18]
        r_pte_g = _RANDOM[7'h3][11];	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:275:18]
        r_pte_u = _RANDOM[7'h3][12];	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:275:18]
        r_pte_x = _RANDOM[7'h3][13];	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:275:18]
        r_pte_w = _RANDOM[7'h3][14];	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:275:18]
        r_pte_r = _RANDOM[7'h3][15];	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:275:18]
        r_pte_v = _RANDOM[7'h3][16];	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:275:18]
        stage2 = _RANDOM[7'h7][31];	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:283:19]
        mem_resp_valid = _RANDOM[7'h8][1];	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:293:31]
        mem_resp_data = {_RANDOM[7'h8][31:2], _RANDOM[7'h9], _RANDOM[7'hA][1:0]};	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:293:31, :294:30]
        state_reg = _RANDOM[7'hA][8:2];	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:294:30, generators/rocket-chip/src/main/scala/util/Replacement.scala:168:70]
        valid = _RANDOM[7'hA][16:9];	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:294:30, :364:24]
        tags_0 = {_RANDOM[7'hA][31:17], _RANDOM[7'hB][16:0]};	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:294:30, :365:19]
        tags_1 = {_RANDOM[7'hB][31:17], _RANDOM[7'hC][16:0]};	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:365:19]
        tags_2 = {_RANDOM[7'hC][31:17], _RANDOM[7'hD][16:0]};	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:365:19]
        tags_3 = {_RANDOM[7'hD][31:17], _RANDOM[7'hE][16:0]};	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:365:19]
        tags_4 = {_RANDOM[7'hE][31:17], _RANDOM[7'hF][16:0]};	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:365:19]
        tags_5 = {_RANDOM[7'hF][31:17], _RANDOM[7'h10][16:0]};	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:365:19]
        tags_6 = {_RANDOM[7'h10][31:17], _RANDOM[7'h11][16:0]};	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:365:19]
        tags_7 = {_RANDOM[7'h11][31:17], _RANDOM[7'h12][16:0]};	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:365:19]
        data_0 = {_RANDOM[7'h12][31:17], _RANDOM[7'h13][4:0]};	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:365:19, :367:19]
        data_1 = _RANDOM[7'h13][24:5];	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:367:19]
        data_2 = {_RANDOM[7'h13][31:25], _RANDOM[7'h14][12:0]};	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:367:19]
        data_3 = {_RANDOM[7'h14][31:13], _RANDOM[7'h15][0]};	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:367:19]
        data_4 = _RANDOM[7'h15][20:1];	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:367:19]
        data_5 = {_RANDOM[7'h15][31:21], _RANDOM[7'h16][8:0]};	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:367:19]
        data_6 = _RANDOM[7'h16][28:9];	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:367:19]
        data_7 = {_RANDOM[7'h16][31:29], _RANDOM[7'h17][16:0]};	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:367:19]
        pte_hit = _RANDOM[7'h25][0];	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:404:24]
        l2_refill = _RANDOM[7'h25][1];	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:404:24, :410:26]
        g_0 = {_RANDOM[7'h25][31:2], _RANDOM[7'h26], _RANDOM[7'h27], _RANDOM[7'h28], _RANDOM[7'h29], _RANDOM[7'h2A], _RANDOM[7'h2B], _RANDOM[7'h2C], _RANDOM[7'h2D], _RANDOM[7'h2E], _RANDOM[7'h2F], _RANDOM[7'h30], _RANDOM[7'h31], _RANDOM[7'h32], _RANDOM[7'h33], _RANDOM[7'h34], _RANDOM[7'h35][1:0]};	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:404:24, :433:16]
        valid_2_0 = {_RANDOM[7'h35][31:2], _RANDOM[7'h36], _RANDOM[7'h37], _RANDOM[7'h38], _RANDOM[7'h39], _RANDOM[7'h3A], _RANDOM[7'h3B], _RANDOM[7'h3C], _RANDOM[7'h3D], _RANDOM[7'h3E], _RANDOM[7'h3F], _RANDOM[7'h40], _RANDOM[7'h41], _RANDOM[7'h42], _RANDOM[7'h43], _RANDOM[7'h44], _RANDOM[7'h45][1:0]};	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:433:16, :434:24]
        s1_valid = _RANDOM[7'h45][3];	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:434:24, :481:27]
        s2_valid = _RANDOM[7'h45][4];	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:434:24, :482:27]
        r_2 = {_RANDOM[7'h45][31:5], _RANDOM[7'h46][17:0]};	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:434:24, :485:66]
        s2_valid_vec = _RANDOM[7'h46][18];	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:485:66, :486:33]
        s2_g_vec_0 = _RANDOM[7'h46][19];	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:485:66, :487:29]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL
      `FIRRTL_AFTER_INITIAL
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  Arbiter_20 arb (	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:236:19]
    .io_in_0_ready              (io_requestor_0_req_ready),
    .io_in_0_valid              (io_requestor_0_req_valid),
    .io_in_0_bits_valid         (io_requestor_0_req_bits_valid),
    .io_in_0_bits_bits_addr     (io_requestor_0_req_bits_bits_addr),
    .io_in_1_ready              (io_requestor_1_req_ready),
    .io_in_1_valid              (io_requestor_1_req_valid),
    .io_in_1_bits_bits_addr     (io_requestor_1_req_bits_bits_addr),
    .io_in_1_bits_bits_need_gpa (io_requestor_1_req_bits_bits_need_gpa),
    .io_out_ready               (_arb_io_out_ready_T_2),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:240:43]
    .io_out_valid               (_arb_io_out_valid),
    .io_out_bits_valid          (_arb_io_out_bits_valid),
    .io_out_bits_bits_addr      (_arb_io_out_bits_bits_addr),
    .io_out_bits_bits_need_gpa  (_arb_io_out_bits_bits_need_gpa),
    .io_chosen                  (_arb_io_chosen)
  );
  l2_tlb_ram_0 l2_tlb_ram_0 (	// @[generators/rocket-chip/src/main/scala/util/DescribedSRAM.scala:17:26]
    .RW0_addr  (writeEnable ? writeAddr : _s1_rdata_T_2),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:445:21, :484:54, generators/rocket-chip/src/main/scala/util/DescribedSRAM.scala:17:26, generators/rocket-chip/src/main/scala/util/package.scala:155:13]
    .RW0_en    (readEnable | writeEnable),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:445:21, :479:31, generators/rocket-chip/src/main/scala/util/DescribedSRAM.scala:17:26]
    .RW0_clk   (clock),
    .RW0_wmode (l2_refill),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:410:26]
    .RW0_wdata ({^{r_req_addr[26:9], r_pte_ppn[19:0], r_pte_d, r_pte_a, r_pte_u, r_pte_x, r_pte_w, r_pte_r}, r_req_addr[26:9], r_pte_ppn[19:0], r_pte_d, r_pte_a, r_pte_u, r_pte_x, r_pte_w, r_pte_r}),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:270:18, :275:18, :447:17, :454:17, :458:82, generators/rocket-chip/src/main/scala/util/ECC.scala:72:{52,55}, generators/rocket-chip/src/main/scala/util/package.scala:155:13]
    .RW0_rdata (_l2_tlb_ram_0_RW0_rdata)
  );
  OptimizationBarrier_41 state_barrier (	// @[generators/rocket-chip/src/main/scala/util/package.scala:259:25]
    .io_x (io_mem_s2_nack ? 3'h1 : mem_resp_valid ? {2'h0, traverse} : _GEN_23 ? 3'h0 : (|state) ? (_GEN_19 ? (pte_cache_hit ? state : io_mem_req_ready ? 3'h2 : 3'h1) : _GEN_20 ? (l2_hit ? 3'h1 : 3'h4) : _GEN_21 ? (io_mem_s2_xcpt_ae_ld ? 3'h0 : 3'h5) : (&state) ? 3'h0 : state) : _r_pte_T_23 ? {2'h0, _arb_io_out_bits_valid} : state),	// @[generators/rocket-chip/src/main/scala/rocket/PMP.scala:137:40, generators/rocket-chip/src/main/scala/rocket/PTW.scala:233:22, :236:19, :240:30, :293:31, :316:48, :379:24, :384:15, :493:27, :590:31, :594:18, :596:30, :604:{20,26}, :630:35, :636:34, :640:{20,26}, :645:{18,24}, :648:18, :650:35, :652:20, :657:18, :694:{16,30}, :696:16, :700:25, :702:16, :703:21, :712:57, :727:122, :744:25, :746:16, src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/chisel3/util/Mux.scala:50:70]
    .io_y (_state_barrier_io_y)
  );
  OptimizationBarrier_42 r_pte_barrier (	// @[generators/rocket-chip/src/main/scala/util/package.scala:259:25]
    .io_x_ppn (_r_pte_T_1 ? {24'h0, r_2[25:6]} : _r_pte_T_5 ? {24'h0, (_hits_T & valid[0] ? data_0 : 20'h0) | (_hits_T_1 & valid[1] ? data_1 : 20'h0) | (_hits_T_2 & valid[2] ? data_2 : 20'h0) | (_hits_T_3 & valid[3] ? data_3 : 20'h0) | (_hits_T_4 & valid[4] ? data_4 : 20'h0) | (_hits_T_5 & valid[5] ? data_5 : 20'h0) | (_hits_T_6 & valid[6] ? data_6 : 20'h0) | (_hits_T_7 & valid[7] ? data_7 : 20'h0)} : mem_resp_valid ? {24'h0, mem_resp_data[29:10]} : (&state) & ~homogeneous & count != 2'h2 ? (count[0] ? {r_pte_ppn[43:9], r_req_addr[8:0]} : {r_pte_ppn[43:18], r_req_addr[17:0]}) : _r_pte_T_23 ? io_dpath_ptbr_ppn : r_pte_ppn),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:233:22, :259:18, :270:18, :275:18, :293:31, :294:30, :307:{13,99}, :313:93, :316:57, :355:{44,49,79}, :364:24, :367:19, :378:{27,43}, :485:66, :491:59, :503:16, :560:36, :679:{8,16}, :683:{8,25}, :687:8, :689:{8,15,43,56,65}, :691:8, :781:13, generators/rocket-chip/src/main/scala/util/package.scala:32:47, :33:76, src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/chisel3/util/Mux.scala:30:73, :32:36]
    .io_x_d   (_GEN_22 ? r_2[5] : mem_resp_valid ? mem_resp_data[7] : r_pte_d),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:275:18, :293:31, :294:30, :305:37, :485:66, :491:59, :679:8, :687:8]
    .io_x_a   (_GEN_22 ? r_2[4] : mem_resp_valid ? mem_resp_data[6] : r_pte_a),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:275:18, :293:31, :294:30, :305:37, :485:66, :491:59, :679:8, :687:8]
    .io_x_g   (_GEN_22 ? s2_g_vec_0 : mem_resp_valid ? mem_resp_data[5] : r_pte_g),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:275:18, :293:31, :294:30, :305:37, :487:29, :679:8, :687:8]
    .io_x_u   (_GEN_22 ? r_2[3] : mem_resp_valid ? mem_resp_data[4] : r_pte_u),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:275:18, :293:31, :294:30, :305:37, :485:66, :491:59, :679:8, :687:8]
    .io_x_x   (_GEN_22 ? r_2[2] : mem_resp_valid ? mem_resp_data[3] : r_pte_x),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:275:18, :293:31, :294:30, :305:37, :485:66, :491:59, :679:8, :687:8]
    .io_x_w   (_GEN_22 ? r_2[1] : mem_resp_valid ? mem_resp_data[2] : r_pte_w),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:275:18, :293:31, :294:30, :305:37, :485:66, :491:59, :679:8, :687:8]
    .io_x_r   (_GEN_22 ? r_2[0] : mem_resp_valid ? mem_resp_data[1] : r_pte_r),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:275:18, :293:31, :294:30, :305:37, :485:66, :491:59, :679:8, :687:8]
    .io_x_v   (_r_pte_T_1 | _r_pte_T_5 | (mem_resp_valid ? pte_v : r_pte_v)),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:275:18, :293:31, :306:26, :308:36, :311:{106,114}, :679:{8,16}, :681:8, :683:{8,25}, :687:8]
    .io_y_ppn (_r_pte_barrier_io_y_ppn),
    .io_y_d   (_r_pte_barrier_io_y_d),
    .io_y_a   (_r_pte_barrier_io_y_a),
    .io_y_g   (_r_pte_barrier_io_y_g),
    .io_y_u   (_r_pte_barrier_io_y_u),
    .io_y_x   (_r_pte_barrier_io_y_x),
    .io_y_w   (_r_pte_barrier_io_y_w),
    .io_y_r   (_r_pte_barrier_io_y_r),
    .io_y_v   (_r_pte_barrier_io_y_v)
  );
  assign io_requestor_0_resp_valid = resp_valid_0;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:242:27]
  assign io_requestor_0_resp_bits_ae_final = resp_ae_final;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:261:26]
  assign io_requestor_0_resp_bits_pte_ppn = r_pte_ppn;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:275:18]
  assign io_requestor_0_resp_bits_pte_d = r_pte_d;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:275:18]
  assign io_requestor_0_resp_bits_pte_a = r_pte_a;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:275:18]
  assign io_requestor_0_resp_bits_pte_g = r_pte_g;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:275:18]
  assign io_requestor_0_resp_bits_pte_u = r_pte_u;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:275:18]
  assign io_requestor_0_resp_bits_pte_x = r_pte_x;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:275:18]
  assign io_requestor_0_resp_bits_pte_w = r_pte_w;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:275:18]
  assign io_requestor_0_resp_bits_pte_r = r_pte_r;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:275:18]
  assign io_requestor_0_resp_bits_pte_v = r_pte_v;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:275:18]
  assign io_requestor_0_resp_bits_level = count;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:259:18]
  assign io_requestor_0_resp_bits_homogeneous = homogeneous;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:560:36]
  assign io_requestor_0_ptbr_mode = io_dpath_ptbr_mode;
  assign io_requestor_0_status_dprv = io_dpath_status_dprv;
  assign io_requestor_0_status_mxr = io_dpath_status_mxr;
  assign io_requestor_0_status_sum = io_dpath_status_sum;
  assign io_requestor_0_pmp_0_cfg_l = io_dpath_pmp_0_cfg_l;
  assign io_requestor_0_pmp_0_cfg_a = io_dpath_pmp_0_cfg_a;
  assign io_requestor_0_pmp_0_cfg_x = io_dpath_pmp_0_cfg_x;
  assign io_requestor_0_pmp_0_cfg_w = io_dpath_pmp_0_cfg_w;
  assign io_requestor_0_pmp_0_cfg_r = io_dpath_pmp_0_cfg_r;
  assign io_requestor_0_pmp_0_addr = io_dpath_pmp_0_addr;
  assign io_requestor_0_pmp_0_mask = io_dpath_pmp_0_mask;
  assign io_requestor_0_pmp_1_cfg_l = io_dpath_pmp_1_cfg_l;
  assign io_requestor_0_pmp_1_cfg_a = io_dpath_pmp_1_cfg_a;
  assign io_requestor_0_pmp_1_cfg_x = io_dpath_pmp_1_cfg_x;
  assign io_requestor_0_pmp_1_cfg_w = io_dpath_pmp_1_cfg_w;
  assign io_requestor_0_pmp_1_cfg_r = io_dpath_pmp_1_cfg_r;
  assign io_requestor_0_pmp_1_addr = io_dpath_pmp_1_addr;
  assign io_requestor_0_pmp_1_mask = io_dpath_pmp_1_mask;
  assign io_requestor_0_pmp_2_cfg_l = io_dpath_pmp_2_cfg_l;
  assign io_requestor_0_pmp_2_cfg_a = io_dpath_pmp_2_cfg_a;
  assign io_requestor_0_pmp_2_cfg_x = io_dpath_pmp_2_cfg_x;
  assign io_requestor_0_pmp_2_cfg_w = io_dpath_pmp_2_cfg_w;
  assign io_requestor_0_pmp_2_cfg_r = io_dpath_pmp_2_cfg_r;
  assign io_requestor_0_pmp_2_addr = io_dpath_pmp_2_addr;
  assign io_requestor_0_pmp_2_mask = io_dpath_pmp_2_mask;
  assign io_requestor_0_pmp_3_cfg_l = io_dpath_pmp_3_cfg_l;
  assign io_requestor_0_pmp_3_cfg_a = io_dpath_pmp_3_cfg_a;
  assign io_requestor_0_pmp_3_cfg_x = io_dpath_pmp_3_cfg_x;
  assign io_requestor_0_pmp_3_cfg_w = io_dpath_pmp_3_cfg_w;
  assign io_requestor_0_pmp_3_cfg_r = io_dpath_pmp_3_cfg_r;
  assign io_requestor_0_pmp_3_addr = io_dpath_pmp_3_addr;
  assign io_requestor_0_pmp_3_mask = io_dpath_pmp_3_mask;
  assign io_requestor_0_pmp_4_cfg_l = io_dpath_pmp_4_cfg_l;
  assign io_requestor_0_pmp_4_cfg_a = io_dpath_pmp_4_cfg_a;
  assign io_requestor_0_pmp_4_cfg_x = io_dpath_pmp_4_cfg_x;
  assign io_requestor_0_pmp_4_cfg_w = io_dpath_pmp_4_cfg_w;
  assign io_requestor_0_pmp_4_cfg_r = io_dpath_pmp_4_cfg_r;
  assign io_requestor_0_pmp_4_addr = io_dpath_pmp_4_addr;
  assign io_requestor_0_pmp_4_mask = io_dpath_pmp_4_mask;
  assign io_requestor_0_pmp_5_cfg_l = io_dpath_pmp_5_cfg_l;
  assign io_requestor_0_pmp_5_cfg_a = io_dpath_pmp_5_cfg_a;
  assign io_requestor_0_pmp_5_cfg_x = io_dpath_pmp_5_cfg_x;
  assign io_requestor_0_pmp_5_cfg_w = io_dpath_pmp_5_cfg_w;
  assign io_requestor_0_pmp_5_cfg_r = io_dpath_pmp_5_cfg_r;
  assign io_requestor_0_pmp_5_addr = io_dpath_pmp_5_addr;
  assign io_requestor_0_pmp_5_mask = io_dpath_pmp_5_mask;
  assign io_requestor_0_pmp_6_cfg_l = io_dpath_pmp_6_cfg_l;
  assign io_requestor_0_pmp_6_cfg_a = io_dpath_pmp_6_cfg_a;
  assign io_requestor_0_pmp_6_cfg_x = io_dpath_pmp_6_cfg_x;
  assign io_requestor_0_pmp_6_cfg_w = io_dpath_pmp_6_cfg_w;
  assign io_requestor_0_pmp_6_cfg_r = io_dpath_pmp_6_cfg_r;
  assign io_requestor_0_pmp_6_addr = io_dpath_pmp_6_addr;
  assign io_requestor_0_pmp_6_mask = io_dpath_pmp_6_mask;
  assign io_requestor_0_pmp_7_cfg_l = io_dpath_pmp_7_cfg_l;
  assign io_requestor_0_pmp_7_cfg_a = io_dpath_pmp_7_cfg_a;
  assign io_requestor_0_pmp_7_cfg_x = io_dpath_pmp_7_cfg_x;
  assign io_requestor_0_pmp_7_cfg_w = io_dpath_pmp_7_cfg_w;
  assign io_requestor_0_pmp_7_cfg_r = io_dpath_pmp_7_cfg_r;
  assign io_requestor_0_pmp_7_addr = io_dpath_pmp_7_addr;
  assign io_requestor_0_pmp_7_mask = io_dpath_pmp_7_mask;
  assign io_requestor_1_resp_valid = resp_valid_1;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:242:27]
  assign io_requestor_1_resp_bits_ae_ptw = resp_ae_ptw;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:260:24]
  assign io_requestor_1_resp_bits_ae_final = resp_ae_final;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:261:26]
  assign io_requestor_1_resp_bits_pf = resp_pf;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:262:20]
  assign io_requestor_1_resp_bits_gf = resp_gf;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:263:20]
  assign io_requestor_1_resp_bits_hr = resp_hr;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:264:20]
  assign io_requestor_1_resp_bits_hw = resp_hw;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:265:20]
  assign io_requestor_1_resp_bits_hx = resp_hx;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:266:20]
  assign io_requestor_1_resp_bits_pte_ppn = r_pte_ppn;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:275:18]
  assign io_requestor_1_resp_bits_pte_d = r_pte_d;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:275:18]
  assign io_requestor_1_resp_bits_pte_a = r_pte_a;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:275:18]
  assign io_requestor_1_resp_bits_pte_g = r_pte_g;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:275:18]
  assign io_requestor_1_resp_bits_pte_u = r_pte_u;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:275:18]
  assign io_requestor_1_resp_bits_pte_x = r_pte_x;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:275:18]
  assign io_requestor_1_resp_bits_pte_w = r_pte_w;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:275:18]
  assign io_requestor_1_resp_bits_pte_r = r_pte_r;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:275:18]
  assign io_requestor_1_resp_bits_pte_v = r_pte_v;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:275:18]
  assign io_requestor_1_resp_bits_level = count;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:259:18]
  assign io_requestor_1_resp_bits_homogeneous = homogeneous;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:560:36]
  assign io_requestor_1_ptbr_mode = io_dpath_ptbr_mode;
  assign io_requestor_1_status_debug = io_dpath_status_debug;
  assign io_requestor_1_status_prv = io_dpath_status_prv;
  assign io_requestor_1_pmp_0_cfg_l = io_dpath_pmp_0_cfg_l;
  assign io_requestor_1_pmp_0_cfg_a = io_dpath_pmp_0_cfg_a;
  assign io_requestor_1_pmp_0_cfg_x = io_dpath_pmp_0_cfg_x;
  assign io_requestor_1_pmp_0_cfg_w = io_dpath_pmp_0_cfg_w;
  assign io_requestor_1_pmp_0_cfg_r = io_dpath_pmp_0_cfg_r;
  assign io_requestor_1_pmp_0_addr = io_dpath_pmp_0_addr;
  assign io_requestor_1_pmp_0_mask = io_dpath_pmp_0_mask;
  assign io_requestor_1_pmp_1_cfg_l = io_dpath_pmp_1_cfg_l;
  assign io_requestor_1_pmp_1_cfg_a = io_dpath_pmp_1_cfg_a;
  assign io_requestor_1_pmp_1_cfg_x = io_dpath_pmp_1_cfg_x;
  assign io_requestor_1_pmp_1_cfg_w = io_dpath_pmp_1_cfg_w;
  assign io_requestor_1_pmp_1_cfg_r = io_dpath_pmp_1_cfg_r;
  assign io_requestor_1_pmp_1_addr = io_dpath_pmp_1_addr;
  assign io_requestor_1_pmp_1_mask = io_dpath_pmp_1_mask;
  assign io_requestor_1_pmp_2_cfg_l = io_dpath_pmp_2_cfg_l;
  assign io_requestor_1_pmp_2_cfg_a = io_dpath_pmp_2_cfg_a;
  assign io_requestor_1_pmp_2_cfg_x = io_dpath_pmp_2_cfg_x;
  assign io_requestor_1_pmp_2_cfg_w = io_dpath_pmp_2_cfg_w;
  assign io_requestor_1_pmp_2_cfg_r = io_dpath_pmp_2_cfg_r;
  assign io_requestor_1_pmp_2_addr = io_dpath_pmp_2_addr;
  assign io_requestor_1_pmp_2_mask = io_dpath_pmp_2_mask;
  assign io_requestor_1_pmp_3_cfg_l = io_dpath_pmp_3_cfg_l;
  assign io_requestor_1_pmp_3_cfg_a = io_dpath_pmp_3_cfg_a;
  assign io_requestor_1_pmp_3_cfg_x = io_dpath_pmp_3_cfg_x;
  assign io_requestor_1_pmp_3_cfg_w = io_dpath_pmp_3_cfg_w;
  assign io_requestor_1_pmp_3_cfg_r = io_dpath_pmp_3_cfg_r;
  assign io_requestor_1_pmp_3_addr = io_dpath_pmp_3_addr;
  assign io_requestor_1_pmp_3_mask = io_dpath_pmp_3_mask;
  assign io_requestor_1_pmp_4_cfg_l = io_dpath_pmp_4_cfg_l;
  assign io_requestor_1_pmp_4_cfg_a = io_dpath_pmp_4_cfg_a;
  assign io_requestor_1_pmp_4_cfg_x = io_dpath_pmp_4_cfg_x;
  assign io_requestor_1_pmp_4_cfg_w = io_dpath_pmp_4_cfg_w;
  assign io_requestor_1_pmp_4_cfg_r = io_dpath_pmp_4_cfg_r;
  assign io_requestor_1_pmp_4_addr = io_dpath_pmp_4_addr;
  assign io_requestor_1_pmp_4_mask = io_dpath_pmp_4_mask;
  assign io_requestor_1_pmp_5_cfg_l = io_dpath_pmp_5_cfg_l;
  assign io_requestor_1_pmp_5_cfg_a = io_dpath_pmp_5_cfg_a;
  assign io_requestor_1_pmp_5_cfg_x = io_dpath_pmp_5_cfg_x;
  assign io_requestor_1_pmp_5_cfg_w = io_dpath_pmp_5_cfg_w;
  assign io_requestor_1_pmp_5_cfg_r = io_dpath_pmp_5_cfg_r;
  assign io_requestor_1_pmp_5_addr = io_dpath_pmp_5_addr;
  assign io_requestor_1_pmp_5_mask = io_dpath_pmp_5_mask;
  assign io_requestor_1_pmp_6_cfg_l = io_dpath_pmp_6_cfg_l;
  assign io_requestor_1_pmp_6_cfg_a = io_dpath_pmp_6_cfg_a;
  assign io_requestor_1_pmp_6_cfg_x = io_dpath_pmp_6_cfg_x;
  assign io_requestor_1_pmp_6_cfg_w = io_dpath_pmp_6_cfg_w;
  assign io_requestor_1_pmp_6_cfg_r = io_dpath_pmp_6_cfg_r;
  assign io_requestor_1_pmp_6_addr = io_dpath_pmp_6_addr;
  assign io_requestor_1_pmp_6_mask = io_dpath_pmp_6_mask;
  assign io_requestor_1_pmp_7_cfg_l = io_dpath_pmp_7_cfg_l;
  assign io_requestor_1_pmp_7_cfg_a = io_dpath_pmp_7_cfg_a;
  assign io_requestor_1_pmp_7_cfg_x = io_dpath_pmp_7_cfg_x;
  assign io_requestor_1_pmp_7_cfg_w = io_dpath_pmp_7_cfg_w;
  assign io_requestor_1_pmp_7_cfg_r = io_dpath_pmp_7_cfg_r;
  assign io_requestor_1_pmp_7_addr = io_dpath_pmp_7_addr;
  assign io_requestor_1_pmp_7_mask = io_dpath_pmp_7_mask;
  assign io_mem_req_valid = _r_pte_T_4 | state == 3'h3;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:233:22, :384:15, :389:24, :527:{39,48}]
  assign io_mem_req_bits_addr = {8'h0, r_pte_ppn[19:0], pte_addr_vpn_idx, 3'h0};	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:233:22, :275:18, :329:23, :364:24, :532:24, generators/rocket-chip/src/main/scala/util/package.scala:33:76]
  assign io_mem_s1_kill = l2_hit | state != 3'h2;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:233:22, :384:15, :493:27, :542:{28,37}]
endmodule

