ARM GAS  /tmp/cc7EUJWg.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"stm32f4xx_it.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.NMI_Handler,"ax",%progbits
  18              		.align	1
  19              		.global	NMI_Handler
  20              		.arch armv7e-m
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  24              		.fpu fpv4-sp-d16
  26              	NMI_Handler:
  27              	.LFB130:
  28              		.file 1 "Core/Src/stm32f4xx_it.c"
   1:Core/Src/stm32f4xx_it.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32f4xx_it.c **** /**
   3:Core/Src/stm32f4xx_it.c ****   ******************************************************************************
   4:Core/Src/stm32f4xx_it.c ****   * @file    stm32f4xx_it.c
   5:Core/Src/stm32f4xx_it.c ****   * @brief   Interrupt Service Routines.
   6:Core/Src/stm32f4xx_it.c ****   ******************************************************************************
   7:Core/Src/stm32f4xx_it.c ****   * @attention
   8:Core/Src/stm32f4xx_it.c ****   *
   9:Core/Src/stm32f4xx_it.c ****   * <h2><center>&copy; Copyright (c) 2021 STMicroelectronics.
  10:Core/Src/stm32f4xx_it.c ****   * All rights reserved.</center></h2>
  11:Core/Src/stm32f4xx_it.c ****   *
  12:Core/Src/stm32f4xx_it.c ****   * This software component is licensed by ST under Ultimate Liberty license
  13:Core/Src/stm32f4xx_it.c ****   * SLA0044, the "License"; You may not use this file except in compliance with
  14:Core/Src/stm32f4xx_it.c ****   * the License. You may obtain a copy of the License at:
  15:Core/Src/stm32f4xx_it.c ****   *                             www.st.com/SLA0044
  16:Core/Src/stm32f4xx_it.c ****   *
  17:Core/Src/stm32f4xx_it.c ****   ******************************************************************************
  18:Core/Src/stm32f4xx_it.c ****   */
  19:Core/Src/stm32f4xx_it.c **** /* USER CODE END Header */
  20:Core/Src/stm32f4xx_it.c **** 
  21:Core/Src/stm32f4xx_it.c **** /* Includes ------------------------------------------------------------------*/
  22:Core/Src/stm32f4xx_it.c **** #include "main.h"
  23:Core/Src/stm32f4xx_it.c **** #include "stm32f4xx_it.h"
  24:Core/Src/stm32f4xx_it.c **** /* Private includes ----------------------------------------------------------*/
  25:Core/Src/stm32f4xx_it.c **** /* USER CODE BEGIN Includes */
  26:Core/Src/stm32f4xx_it.c **** /* USER CODE END Includes */
  27:Core/Src/stm32f4xx_it.c **** 
  28:Core/Src/stm32f4xx_it.c **** /* Private typedef -----------------------------------------------------------*/
  29:Core/Src/stm32f4xx_it.c **** /* USER CODE BEGIN TD */
  30:Core/Src/stm32f4xx_it.c **** 
ARM GAS  /tmp/cc7EUJWg.s 			page 2


  31:Core/Src/stm32f4xx_it.c **** /* USER CODE END TD */
  32:Core/Src/stm32f4xx_it.c **** 
  33:Core/Src/stm32f4xx_it.c **** /* Private define ------------------------------------------------------------*/
  34:Core/Src/stm32f4xx_it.c **** /* USER CODE BEGIN PD */
  35:Core/Src/stm32f4xx_it.c **** 
  36:Core/Src/stm32f4xx_it.c **** /* USER CODE END PD */
  37:Core/Src/stm32f4xx_it.c **** 
  38:Core/Src/stm32f4xx_it.c **** /* Private macro -------------------------------------------------------------*/
  39:Core/Src/stm32f4xx_it.c **** /* USER CODE BEGIN PM */
  40:Core/Src/stm32f4xx_it.c **** 
  41:Core/Src/stm32f4xx_it.c **** /* USER CODE END PM */
  42:Core/Src/stm32f4xx_it.c **** 
  43:Core/Src/stm32f4xx_it.c **** /* Private variables ---------------------------------------------------------*/
  44:Core/Src/stm32f4xx_it.c **** /* USER CODE BEGIN PV */
  45:Core/Src/stm32f4xx_it.c **** 
  46:Core/Src/stm32f4xx_it.c **** /* USER CODE END PV */
  47:Core/Src/stm32f4xx_it.c **** 
  48:Core/Src/stm32f4xx_it.c **** /* Private function prototypes -----------------------------------------------*/
  49:Core/Src/stm32f4xx_it.c **** /* USER CODE BEGIN PFP */
  50:Core/Src/stm32f4xx_it.c **** 
  51:Core/Src/stm32f4xx_it.c **** /* USER CODE END PFP */
  52:Core/Src/stm32f4xx_it.c **** 
  53:Core/Src/stm32f4xx_it.c **** /* Private user code ---------------------------------------------------------*/
  54:Core/Src/stm32f4xx_it.c **** /* USER CODE BEGIN 0 */
  55:Core/Src/stm32f4xx_it.c **** 
  56:Core/Src/stm32f4xx_it.c **** /* USER CODE END 0 */
  57:Core/Src/stm32f4xx_it.c **** 
  58:Core/Src/stm32f4xx_it.c **** /* External variables --------------------------------------------------------*/
  59:Core/Src/stm32f4xx_it.c **** extern DMA_HandleTypeDef hdma_usart1_tx;
  60:Core/Src/stm32f4xx_it.c **** extern UART_HandleTypeDef huart1;
  61:Core/Src/stm32f4xx_it.c **** extern TIM_HandleTypeDef htim14;
  62:Core/Src/stm32f4xx_it.c **** 
  63:Core/Src/stm32f4xx_it.c **** /* USER CODE BEGIN EV */
  64:Core/Src/stm32f4xx_it.c **** 
  65:Core/Src/stm32f4xx_it.c **** /* USER CODE END EV */
  66:Core/Src/stm32f4xx_it.c **** 
  67:Core/Src/stm32f4xx_it.c **** /******************************************************************************/
  68:Core/Src/stm32f4xx_it.c **** /*           Cortex-M4 Processor Interruption and Exception Handlers          */
  69:Core/Src/stm32f4xx_it.c **** /******************************************************************************/
  70:Core/Src/stm32f4xx_it.c **** /**
  71:Core/Src/stm32f4xx_it.c ****   * @brief This function handles Non maskable interrupt.
  72:Core/Src/stm32f4xx_it.c ****   */
  73:Core/Src/stm32f4xx_it.c **** void NMI_Handler(void)
  74:Core/Src/stm32f4xx_it.c **** {
  29              		.loc 1 74 1 view -0
  30              		.cfi_startproc
  31              		@ Volatile: function does not return.
  32              		@ args = 0, pretend = 0, frame = 0
  33              		@ frame_needed = 0, uses_anonymous_args = 0
  34              		@ link register save eliminated.
  35              	.L2:
  75:Core/Src/stm32f4xx_it.c ****   /* USER CODE BEGIN NonMaskableInt_IRQn 0 */
  76:Core/Src/stm32f4xx_it.c **** 
  77:Core/Src/stm32f4xx_it.c ****   /* USER CODE END NonMaskableInt_IRQn 0 */
  78:Core/Src/stm32f4xx_it.c ****   /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  79:Core/Src/stm32f4xx_it.c ****   while (1)
  36              		.loc 1 79 3 discriminator 1 view .LVU1
ARM GAS  /tmp/cc7EUJWg.s 			page 3


  80:Core/Src/stm32f4xx_it.c ****   {
  81:Core/Src/stm32f4xx_it.c ****   }
  37              		.loc 1 81 3 discriminator 1 view .LVU2
  79:Core/Src/stm32f4xx_it.c ****   {
  38              		.loc 1 79 9 discriminator 1 view .LVU3
  39 0000 FEE7     		b	.L2
  40              		.cfi_endproc
  41              	.LFE130:
  43              		.section	.text.HardFault_Handler,"ax",%progbits
  44              		.align	1
  45              		.global	HardFault_Handler
  46              		.syntax unified
  47              		.thumb
  48              		.thumb_func
  49              		.fpu fpv4-sp-d16
  51              	HardFault_Handler:
  52              	.LFB131:
  82:Core/Src/stm32f4xx_it.c ****   /* USER CODE END NonMaskableInt_IRQn 1 */
  83:Core/Src/stm32f4xx_it.c **** }
  84:Core/Src/stm32f4xx_it.c **** 
  85:Core/Src/stm32f4xx_it.c **** /**
  86:Core/Src/stm32f4xx_it.c ****   * @brief This function handles Hard fault interrupt.
  87:Core/Src/stm32f4xx_it.c ****   */
  88:Core/Src/stm32f4xx_it.c **** void HardFault_Handler(void)
  89:Core/Src/stm32f4xx_it.c **** {
  53              		.loc 1 89 1 view -0
  54              		.cfi_startproc
  55              		@ Volatile: function does not return.
  56              		@ args = 0, pretend = 0, frame = 0
  57              		@ frame_needed = 0, uses_anonymous_args = 0
  58              		@ link register save eliminated.
  59              	.L4:
  90:Core/Src/stm32f4xx_it.c ****   /* USER CODE BEGIN HardFault_IRQn 0 */
  91:Core/Src/stm32f4xx_it.c **** 
  92:Core/Src/stm32f4xx_it.c ****   /* USER CODE END HardFault_IRQn 0 */
  93:Core/Src/stm32f4xx_it.c ****   while (1)
  60              		.loc 1 93 3 discriminator 1 view .LVU5
  94:Core/Src/stm32f4xx_it.c ****   {
  95:Core/Src/stm32f4xx_it.c ****     /* USER CODE BEGIN W1_HardFault_IRQn 0 */
  96:Core/Src/stm32f4xx_it.c ****     /* USER CODE END W1_HardFault_IRQn 0 */
  97:Core/Src/stm32f4xx_it.c ****   }
  61              		.loc 1 97 3 discriminator 1 view .LVU6
  93:Core/Src/stm32f4xx_it.c ****   {
  62              		.loc 1 93 9 discriminator 1 view .LVU7
  63 0000 FEE7     		b	.L4
  64              		.cfi_endproc
  65              	.LFE131:
  67              		.section	.text.MemManage_Handler,"ax",%progbits
  68              		.align	1
  69              		.global	MemManage_Handler
  70              		.syntax unified
  71              		.thumb
  72              		.thumb_func
  73              		.fpu fpv4-sp-d16
  75              	MemManage_Handler:
  76              	.LFB132:
  98:Core/Src/stm32f4xx_it.c **** }
ARM GAS  /tmp/cc7EUJWg.s 			page 4


  99:Core/Src/stm32f4xx_it.c **** 
 100:Core/Src/stm32f4xx_it.c **** /**
 101:Core/Src/stm32f4xx_it.c ****   * @brief This function handles Memory management fault.
 102:Core/Src/stm32f4xx_it.c ****   */
 103:Core/Src/stm32f4xx_it.c **** void MemManage_Handler(void)
 104:Core/Src/stm32f4xx_it.c **** {
  77              		.loc 1 104 1 view -0
  78              		.cfi_startproc
  79              		@ Volatile: function does not return.
  80              		@ args = 0, pretend = 0, frame = 0
  81              		@ frame_needed = 0, uses_anonymous_args = 0
  82              		@ link register save eliminated.
  83              	.L6:
 105:Core/Src/stm32f4xx_it.c ****   /* USER CODE BEGIN MemoryManagement_IRQn 0 */
 106:Core/Src/stm32f4xx_it.c **** 
 107:Core/Src/stm32f4xx_it.c ****   /* USER CODE END MemoryManagement_IRQn 0 */
 108:Core/Src/stm32f4xx_it.c ****   while (1)
  84              		.loc 1 108 3 discriminator 1 view .LVU9
 109:Core/Src/stm32f4xx_it.c ****   {
 110:Core/Src/stm32f4xx_it.c ****     /* USER CODE BEGIN W1_MemoryManagement_IRQn 0 */
 111:Core/Src/stm32f4xx_it.c ****     /* USER CODE END W1_MemoryManagement_IRQn 0 */
 112:Core/Src/stm32f4xx_it.c ****   }
  85              		.loc 1 112 3 discriminator 1 view .LVU10
 108:Core/Src/stm32f4xx_it.c ****   {
  86              		.loc 1 108 9 discriminator 1 view .LVU11
  87 0000 FEE7     		b	.L6
  88              		.cfi_endproc
  89              	.LFE132:
  91              		.section	.text.BusFault_Handler,"ax",%progbits
  92              		.align	1
  93              		.global	BusFault_Handler
  94              		.syntax unified
  95              		.thumb
  96              		.thumb_func
  97              		.fpu fpv4-sp-d16
  99              	BusFault_Handler:
 100              	.LFB133:
 113:Core/Src/stm32f4xx_it.c **** }
 114:Core/Src/stm32f4xx_it.c **** 
 115:Core/Src/stm32f4xx_it.c **** /**
 116:Core/Src/stm32f4xx_it.c ****   * @brief This function handles Pre-fetch fault, memory access fault.
 117:Core/Src/stm32f4xx_it.c ****   */
 118:Core/Src/stm32f4xx_it.c **** void BusFault_Handler(void)
 119:Core/Src/stm32f4xx_it.c **** {
 101              		.loc 1 119 1 view -0
 102              		.cfi_startproc
 103              		@ Volatile: function does not return.
 104              		@ args = 0, pretend = 0, frame = 0
 105              		@ frame_needed = 0, uses_anonymous_args = 0
 106              		@ link register save eliminated.
 107              	.L8:
 120:Core/Src/stm32f4xx_it.c ****   /* USER CODE BEGIN BusFault_IRQn 0 */
 121:Core/Src/stm32f4xx_it.c **** 
 122:Core/Src/stm32f4xx_it.c ****   /* USER CODE END BusFault_IRQn 0 */
 123:Core/Src/stm32f4xx_it.c ****   while (1)
 108              		.loc 1 123 3 discriminator 1 view .LVU13
 124:Core/Src/stm32f4xx_it.c ****   {
ARM GAS  /tmp/cc7EUJWg.s 			page 5


 125:Core/Src/stm32f4xx_it.c ****     /* USER CODE BEGIN W1_BusFault_IRQn 0 */
 126:Core/Src/stm32f4xx_it.c ****     /* USER CODE END W1_BusFault_IRQn 0 */
 127:Core/Src/stm32f4xx_it.c ****   }
 109              		.loc 1 127 3 discriminator 1 view .LVU14
 123:Core/Src/stm32f4xx_it.c ****   {
 110              		.loc 1 123 9 discriminator 1 view .LVU15
 111 0000 FEE7     		b	.L8
 112              		.cfi_endproc
 113              	.LFE133:
 115              		.section	.text.UsageFault_Handler,"ax",%progbits
 116              		.align	1
 117              		.global	UsageFault_Handler
 118              		.syntax unified
 119              		.thumb
 120              		.thumb_func
 121              		.fpu fpv4-sp-d16
 123              	UsageFault_Handler:
 124              	.LFB134:
 128:Core/Src/stm32f4xx_it.c **** }
 129:Core/Src/stm32f4xx_it.c **** 
 130:Core/Src/stm32f4xx_it.c **** /**
 131:Core/Src/stm32f4xx_it.c ****   * @brief This function handles Undefined instruction or illegal state.
 132:Core/Src/stm32f4xx_it.c ****   */
 133:Core/Src/stm32f4xx_it.c **** void UsageFault_Handler(void)
 134:Core/Src/stm32f4xx_it.c **** {
 125              		.loc 1 134 1 view -0
 126              		.cfi_startproc
 127              		@ Volatile: function does not return.
 128              		@ args = 0, pretend = 0, frame = 0
 129              		@ frame_needed = 0, uses_anonymous_args = 0
 130              		@ link register save eliminated.
 131              	.L10:
 135:Core/Src/stm32f4xx_it.c ****   /* USER CODE BEGIN UsageFault_IRQn 0 */
 136:Core/Src/stm32f4xx_it.c **** 
 137:Core/Src/stm32f4xx_it.c ****   /* USER CODE END UsageFault_IRQn 0 */
 138:Core/Src/stm32f4xx_it.c ****   while (1)
 132              		.loc 1 138 3 discriminator 1 view .LVU17
 139:Core/Src/stm32f4xx_it.c ****   {
 140:Core/Src/stm32f4xx_it.c ****     /* USER CODE BEGIN W1_UsageFault_IRQn 0 */
 141:Core/Src/stm32f4xx_it.c ****     /* USER CODE END W1_UsageFault_IRQn 0 */
 142:Core/Src/stm32f4xx_it.c ****   }
 133              		.loc 1 142 3 discriminator 1 view .LVU18
 138:Core/Src/stm32f4xx_it.c ****   {
 134              		.loc 1 138 9 discriminator 1 view .LVU19
 135 0000 FEE7     		b	.L10
 136              		.cfi_endproc
 137              	.LFE134:
 139              		.section	.text.DebugMon_Handler,"ax",%progbits
 140              		.align	1
 141              		.global	DebugMon_Handler
 142              		.syntax unified
 143              		.thumb
 144              		.thumb_func
 145              		.fpu fpv4-sp-d16
 147              	DebugMon_Handler:
 148              	.LFB135:
 143:Core/Src/stm32f4xx_it.c **** }
ARM GAS  /tmp/cc7EUJWg.s 			page 6


 144:Core/Src/stm32f4xx_it.c **** 
 145:Core/Src/stm32f4xx_it.c **** /**
 146:Core/Src/stm32f4xx_it.c ****   * @brief This function handles Debug monitor.
 147:Core/Src/stm32f4xx_it.c ****   */
 148:Core/Src/stm32f4xx_it.c **** void DebugMon_Handler(void)
 149:Core/Src/stm32f4xx_it.c **** {
 149              		.loc 1 149 1 view -0
 150              		.cfi_startproc
 151              		@ args = 0, pretend = 0, frame = 0
 152              		@ frame_needed = 0, uses_anonymous_args = 0
 153              		@ link register save eliminated.
 150:Core/Src/stm32f4xx_it.c ****   /* USER CODE BEGIN DebugMonitor_IRQn 0 */
 151:Core/Src/stm32f4xx_it.c **** 
 152:Core/Src/stm32f4xx_it.c ****   /* USER CODE END DebugMonitor_IRQn 0 */
 153:Core/Src/stm32f4xx_it.c ****   /* USER CODE BEGIN DebugMonitor_IRQn 1 */
 154:Core/Src/stm32f4xx_it.c **** 
 155:Core/Src/stm32f4xx_it.c ****   /* USER CODE END DebugMonitor_IRQn 1 */
 156:Core/Src/stm32f4xx_it.c **** }
 154              		.loc 1 156 1 view .LVU21
 155 0000 7047     		bx	lr
 156              		.cfi_endproc
 157              	.LFE135:
 159              		.section	.text.USART1_IRQHandler,"ax",%progbits
 160              		.align	1
 161              		.global	USART1_IRQHandler
 162              		.syntax unified
 163              		.thumb
 164              		.thumb_func
 165              		.fpu fpv4-sp-d16
 167              	USART1_IRQHandler:
 168              	.LFB136:
 157:Core/Src/stm32f4xx_it.c **** 
 158:Core/Src/stm32f4xx_it.c **** /******************************************************************************/
 159:Core/Src/stm32f4xx_it.c **** /* STM32F4xx Peripheral Interrupt Handlers                                    */
 160:Core/Src/stm32f4xx_it.c **** /* Add here the Interrupt Handlers for the used peripherals.                  */
 161:Core/Src/stm32f4xx_it.c **** /* For the available peripheral interrupt handler names,                      */
 162:Core/Src/stm32f4xx_it.c **** /* please refer to the startup file (startup_stm32f4xx.s).                    */
 163:Core/Src/stm32f4xx_it.c **** /******************************************************************************/
 164:Core/Src/stm32f4xx_it.c **** 
 165:Core/Src/stm32f4xx_it.c **** /**
 166:Core/Src/stm32f4xx_it.c ****   * @brief This function handles USART1 global interrupt.
 167:Core/Src/stm32f4xx_it.c ****   */
 168:Core/Src/stm32f4xx_it.c **** void USART1_IRQHandler(void)
 169:Core/Src/stm32f4xx_it.c **** {
 169              		.loc 1 169 1 view -0
 170              		.cfi_startproc
 171              		@ args = 0, pretend = 0, frame = 0
 172              		@ frame_needed = 0, uses_anonymous_args = 0
 173 0000 08B5     		push	{r3, lr}
 174              	.LCFI0:
 175              		.cfi_def_cfa_offset 8
 176              		.cfi_offset 3, -8
 177              		.cfi_offset 14, -4
 170:Core/Src/stm32f4xx_it.c ****   /* USER CODE BEGIN USART1_IRQn 0 */
 171:Core/Src/stm32f4xx_it.c **** 
 172:Core/Src/stm32f4xx_it.c ****   /* USER CODE END USART1_IRQn 0 */
 173:Core/Src/stm32f4xx_it.c ****   HAL_UART_IRQHandler(&huart1);
ARM GAS  /tmp/cc7EUJWg.s 			page 7


 178              		.loc 1 173 3 view .LVU23
 179 0002 0248     		ldr	r0, .L14
 180 0004 FFF7FEFF 		bl	HAL_UART_IRQHandler
 181              	.LVL0:
 174:Core/Src/stm32f4xx_it.c ****   /* USER CODE BEGIN USART1_IRQn 1 */
 175:Core/Src/stm32f4xx_it.c **** 
 176:Core/Src/stm32f4xx_it.c ****   /* USER CODE END USART1_IRQn 1 */
 177:Core/Src/stm32f4xx_it.c **** }
 182              		.loc 1 177 1 is_stmt 0 view .LVU24
 183 0008 08BD     		pop	{r3, pc}
 184              	.L15:
 185 000a 00BF     		.align	2
 186              	.L14:
 187 000c 00000000 		.word	huart1
 188              		.cfi_endproc
 189              	.LFE136:
 191              		.section	.text.TIM8_TRG_COM_TIM14_IRQHandler,"ax",%progbits
 192              		.align	1
 193              		.global	TIM8_TRG_COM_TIM14_IRQHandler
 194              		.syntax unified
 195              		.thumb
 196              		.thumb_func
 197              		.fpu fpv4-sp-d16
 199              	TIM8_TRG_COM_TIM14_IRQHandler:
 200              	.LFB137:
 178:Core/Src/stm32f4xx_it.c **** 
 179:Core/Src/stm32f4xx_it.c **** /**
 180:Core/Src/stm32f4xx_it.c ****   * @brief This function handles TIM8 trigger and commutation interrupts and TIM14 global interrupt
 181:Core/Src/stm32f4xx_it.c ****   */
 182:Core/Src/stm32f4xx_it.c **** void TIM8_TRG_COM_TIM14_IRQHandler(void)
 183:Core/Src/stm32f4xx_it.c **** {
 201              		.loc 1 183 1 is_stmt 1 view -0
 202              		.cfi_startproc
 203              		@ args = 0, pretend = 0, frame = 0
 204              		@ frame_needed = 0, uses_anonymous_args = 0
 205 0000 08B5     		push	{r3, lr}
 206              	.LCFI1:
 207              		.cfi_def_cfa_offset 8
 208              		.cfi_offset 3, -8
 209              		.cfi_offset 14, -4
 184:Core/Src/stm32f4xx_it.c ****   /* USER CODE BEGIN TIM8_TRG_COM_TIM14_IRQn 0 */
 185:Core/Src/stm32f4xx_it.c **** 
 186:Core/Src/stm32f4xx_it.c ****   /* USER CODE END TIM8_TRG_COM_TIM14_IRQn 0 */
 187:Core/Src/stm32f4xx_it.c ****   HAL_TIM_IRQHandler(&htim14);
 210              		.loc 1 187 3 view .LVU26
 211 0002 0248     		ldr	r0, .L18
 212 0004 FFF7FEFF 		bl	HAL_TIM_IRQHandler
 213              	.LVL1:
 188:Core/Src/stm32f4xx_it.c ****   /* USER CODE BEGIN TIM8_TRG_COM_TIM14_IRQn 1 */
 189:Core/Src/stm32f4xx_it.c **** 
 190:Core/Src/stm32f4xx_it.c ****   /* USER CODE END TIM8_TRG_COM_TIM14_IRQn 1 */
 191:Core/Src/stm32f4xx_it.c **** }
 214              		.loc 1 191 1 is_stmt 0 view .LVU27
 215 0008 08BD     		pop	{r3, pc}
 216              	.L19:
 217 000a 00BF     		.align	2
 218              	.L18:
ARM GAS  /tmp/cc7EUJWg.s 			page 8


 219 000c 00000000 		.word	htim14
 220              		.cfi_endproc
 221              	.LFE137:
 223              		.section	.text.DMA2_Stream7_IRQHandler,"ax",%progbits
 224              		.align	1
 225              		.global	DMA2_Stream7_IRQHandler
 226              		.syntax unified
 227              		.thumb
 228              		.thumb_func
 229              		.fpu fpv4-sp-d16
 231              	DMA2_Stream7_IRQHandler:
 232              	.LFB138:
 192:Core/Src/stm32f4xx_it.c **** 
 193:Core/Src/stm32f4xx_it.c **** /**
 194:Core/Src/stm32f4xx_it.c ****   * @brief This function handles DMA2 stream7 global interrupt.
 195:Core/Src/stm32f4xx_it.c ****   */
 196:Core/Src/stm32f4xx_it.c **** void DMA2_Stream7_IRQHandler(void)
 197:Core/Src/stm32f4xx_it.c **** {
 233              		.loc 1 197 1 is_stmt 1 view -0
 234              		.cfi_startproc
 235              		@ args = 0, pretend = 0, frame = 0
 236              		@ frame_needed = 0, uses_anonymous_args = 0
 237 0000 08B5     		push	{r3, lr}
 238              	.LCFI2:
 239              		.cfi_def_cfa_offset 8
 240              		.cfi_offset 3, -8
 241              		.cfi_offset 14, -4
 198:Core/Src/stm32f4xx_it.c ****   /* USER CODE BEGIN DMA2_Stream7_IRQn 0 */
 199:Core/Src/stm32f4xx_it.c **** 
 200:Core/Src/stm32f4xx_it.c ****   /* USER CODE END DMA2_Stream7_IRQn 0 */
 201:Core/Src/stm32f4xx_it.c ****   HAL_DMA_IRQHandler(&hdma_usart1_tx);
 242              		.loc 1 201 3 view .LVU29
 243 0002 0248     		ldr	r0, .L22
 244 0004 FFF7FEFF 		bl	HAL_DMA_IRQHandler
 245              	.LVL2:
 202:Core/Src/stm32f4xx_it.c ****   /* USER CODE BEGIN DMA2_Stream7_IRQn 1 */
 203:Core/Src/stm32f4xx_it.c **** 
 204:Core/Src/stm32f4xx_it.c ****   /* USER CODE END DMA2_Stream7_IRQn 1 */
 205:Core/Src/stm32f4xx_it.c **** }
 246              		.loc 1 205 1 is_stmt 0 view .LVU30
 247 0008 08BD     		pop	{r3, pc}
 248              	.L23:
 249 000a 00BF     		.align	2
 250              	.L22:
 251 000c 00000000 		.word	hdma_usart1_tx
 252              		.cfi_endproc
 253              	.LFE138:
 255              		.text
 256              	.Letext0:
 257              		.file 2 "/home/akinya/gcc-arm-none-eabi/arm-none-eabi/include/machine/_default_types.h"
 258              		.file 3 "/home/akinya/gcc-arm-none-eabi/arm-none-eabi/include/sys/_stdint.h"
 259              		.file 4 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f407xx.h"
 260              		.file 5 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 261              		.file 6 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 262              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim.h"
 263              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_uart.h"
ARM GAS  /tmp/cc7EUJWg.s 			page 9


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32f4xx_it.c
     /tmp/cc7EUJWg.s:18     .text.NMI_Handler:0000000000000000 $t
     /tmp/cc7EUJWg.s:26     .text.NMI_Handler:0000000000000000 NMI_Handler
     /tmp/cc7EUJWg.s:44     .text.HardFault_Handler:0000000000000000 $t
     /tmp/cc7EUJWg.s:51     .text.HardFault_Handler:0000000000000000 HardFault_Handler
     /tmp/cc7EUJWg.s:68     .text.MemManage_Handler:0000000000000000 $t
     /tmp/cc7EUJWg.s:75     .text.MemManage_Handler:0000000000000000 MemManage_Handler
     /tmp/cc7EUJWg.s:92     .text.BusFault_Handler:0000000000000000 $t
     /tmp/cc7EUJWg.s:99     .text.BusFault_Handler:0000000000000000 BusFault_Handler
     /tmp/cc7EUJWg.s:116    .text.UsageFault_Handler:0000000000000000 $t
     /tmp/cc7EUJWg.s:123    .text.UsageFault_Handler:0000000000000000 UsageFault_Handler
     /tmp/cc7EUJWg.s:140    .text.DebugMon_Handler:0000000000000000 $t
     /tmp/cc7EUJWg.s:147    .text.DebugMon_Handler:0000000000000000 DebugMon_Handler
     /tmp/cc7EUJWg.s:160    .text.USART1_IRQHandler:0000000000000000 $t
     /tmp/cc7EUJWg.s:167    .text.USART1_IRQHandler:0000000000000000 USART1_IRQHandler
     /tmp/cc7EUJWg.s:187    .text.USART1_IRQHandler:000000000000000c $d
     /tmp/cc7EUJWg.s:192    .text.TIM8_TRG_COM_TIM14_IRQHandler:0000000000000000 $t
     /tmp/cc7EUJWg.s:199    .text.TIM8_TRG_COM_TIM14_IRQHandler:0000000000000000 TIM8_TRG_COM_TIM14_IRQHandler
     /tmp/cc7EUJWg.s:219    .text.TIM8_TRG_COM_TIM14_IRQHandler:000000000000000c $d
     /tmp/cc7EUJWg.s:224    .text.DMA2_Stream7_IRQHandler:0000000000000000 $t
     /tmp/cc7EUJWg.s:231    .text.DMA2_Stream7_IRQHandler:0000000000000000 DMA2_Stream7_IRQHandler
     /tmp/cc7EUJWg.s:251    .text.DMA2_Stream7_IRQHandler:000000000000000c $d

UNDEFINED SYMBOLS
HAL_UART_IRQHandler
huart1
HAL_TIM_IRQHandler
htim14
HAL_DMA_IRQHandler
hdma_usart1_tx
