#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Mon May 21 20:11:58 2018
# Process ID: 11184
# Current directory: F:/FPGA/Basys3/project/03_half_adder/prj/half_adder.runs/synth_1
# Command line: vivado.exe -log half_adder.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source half_adder.tcl
# Log file: F:/FPGA/Basys3/project/03_half_adder/prj/half_adder.runs/synth_1/half_adder.vds
# Journal file: F:/FPGA/Basys3/project/03_half_adder/prj/half_adder.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source half_adder.tcl -notrace
