OpenROAD b57893514040c5aa453ab5c104f35d1173a8add9 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.

==========================================================================
resizer pre report_tns
--------------------------------------------------------------------------
tns -600598.44

==========================================================================
resizer pre report_wns
--------------------------------------------------------------------------
wns -2977.16

==========================================================================
resizer pre report_worst_slack
--------------------------------------------------------------------------
worst slack -2977.16

==========================================================================
resizer pre report_clock_skew
--------------------------------------------------------------------------
Clock clk
Latency      CRPR       Skew
_23004_/CLK ^
  60.45
_23004_/CLK ^
  28.01      0.00      32.44


==========================================================================
resizer pre report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by clk)
Endpoint: _23005_ (removal check against rising-edge clock clk)
Path Group: **async_default**
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                        100.00  100.00 ^ input external delay
                  0.00    0.00  100.00 ^ rst_ni (in)
     1    4.10                           rst_ni (net)
                  0.65    0.20  100.20 ^ _14908_/A (CKINVDCx5p33_ASAP7_75t_R)
                 22.31   10.71  110.92 v _14908_/Y (CKINVDCx5p33_ASAP7_75t_R)
    16   14.54                           _00016_ (net)
                 22.33    0.46  111.38 v _23005_/RESET (ASYNC_DFFHx1_ASAP7_75t_R)
                                111.38   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _23005_/CLK (ASYNC_DFFHx1_ASAP7_75t_R)
                         48.69   48.69   library removal time
                                 48.69   data required time
-----------------------------------------------------------------------------
                                 48.69   data required time
                               -111.38   data arrival time
-----------------------------------------------------------------------------
                                 62.69   slack (MET)


Startpoint: _22796_ (negative level-sensitive latch clocked by clk)
Endpoint: _14830_ (rising clock gating-check end-point clocked by clk)
Path Group: **clock_gating_default**
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00  500.00  500.00   clock clk (fall edge)
                          0.00  500.00   clock network delay (ideal)
                  0.00    0.00  500.00 v _22796_/CLK (DLLx1_ASAP7_75t_R)
                 10.48   25.64  525.64 ^ _22796_/Q (DLLx1_ASAP7_75t_R)
     1    0.55                           cg_we_global.en_latch (net)
                 10.48    0.00  525.64 ^ _14830_/B (AND2x2_ASAP7_75t_R)
                                525.64   data arrival time

                  0.00  500.00  500.00   clock clk (fall edge)
                          0.00  500.00   clock network delay (ideal)
                          0.00  500.00   clock reconvergence pessimism
                                500.00 v _14830_/A (AND2x2_ASAP7_75t_R)
                          0.00  500.00   clock gating hold time
                                500.00   data required time
-----------------------------------------------------------------------------
                                500.00   data required time
                               -525.64   data arrival time
-----------------------------------------------------------------------------
                                 25.64   slack (MET)


Startpoint: we_a_i (input port clocked by clk)
Endpoint: _22796_ (negative level-sensitive latch clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                        100.00  100.00 v input external delay
                  0.00    0.00  100.00 v we_a_i (in)
    25   20.15                           we_a_i (net)
                  3.18    1.00  101.00 v _22796_/D (DLLx1_ASAP7_75t_R)
                                101.00   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _22796_/CLK (DLLx1_ASAP7_75t_R)
                          1.23    1.23   library hold time
                                  1.23   data required time
-----------------------------------------------------------------------------
                                  1.23   data required time
                               -101.00   data arrival time
-----------------------------------------------------------------------------
                                 99.77   slack (MET)



==========================================================================
resizer pre report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by clk)
Endpoint: _23013_ (recovery check against rising-edge clock clk)
Path Group: **async_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                        100.00  100.00 ^ input external delay
                  0.00    0.00  100.00 ^ rst_ni (in)
     1    4.10                           rst_ni (net)
                  0.65    0.20  100.20 ^ _14908_/A (CKINVDCx5p33_ASAP7_75t_R)
                 22.31   10.71  110.92 v _14908_/Y (CKINVDCx5p33_ASAP7_75t_R)
    16   14.54                           _00016_ (net)
                 22.55    1.30  112.22 v _23013_/RESET (ASYNC_DFFHx1_ASAP7_75t_R)
                                112.22   data arrival time

                  0.00 1000.00 1000.00   clock clk (rise edge)
                          0.00 1000.00   clock network delay (ideal)
                          0.00 1000.00   clock reconvergence pessimism
                               1000.00 ^ _23013_/CLK (ASYNC_DFFHx1_ASAP7_75t_R)
                         31.39 1031.39   library recovery time
                               1031.39   data required time
-----------------------------------------------------------------------------
                               1031.39   data required time
                               -112.22   data arrival time
-----------------------------------------------------------------------------
                                919.17   slack (MET)


Startpoint: _19220_ (negative level-sensitive latch clocked by clk)
Endpoint: _14558_ (rising clock gating-check end-point clocked by clk)
Path Group: **clock_gating_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00  500.00  500.00   clock clk (fall edge)
                          0.00  500.00   clock network delay (ideal)
                  0.00    0.00  500.00 v _19220_/CLK (DLLx1_ASAP7_75t_R)
                225.76  117.94  617.94 ^ _19220_/Q (DLLx1_ASAP7_75t_R)
    33   23.92                           gen_sub_units_scm[3].sub_unit_i.cg_we_global.en_latch (net)
                226.36    6.73  624.67 ^ _14558_/B (AND3x1_ASAP7_75t_R)
                                624.67   data arrival time

                  0.00 1000.00 1000.00   clock clk (rise edge)
                          0.00 1000.00   clock network delay (ideal)
                          0.00 1000.00   clock reconvergence pessimism
                               1000.00 ^ _14558_/A (AND3x1_ASAP7_75t_R)
                          0.00 1000.00   clock gating setup time
                               1000.00   data required time
-----------------------------------------------------------------------------
                               1000.00   data required time
                               -624.67   data arrival time
-----------------------------------------------------------------------------
                                375.33   slack (MET)


Startpoint: raddr_a_i[0] (input port clocked by clk)
Endpoint: rdata_a_o[8] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                        100.00  100.00 v input external delay
                  0.00    0.00  100.00 v raddr_a_i[0] (in)
    15   19.66                           raddr_a_i[0] (net)
                 50.10   15.81  115.81 v _06967_/B (NOR2x1_ASAP7_75t_R)
               4938.61 2030.12 2145.92 ^ _06967_/Y (NOR2x1_ASAP7_75t_R)
   705  539.62                           _06847_ (net)
               4938.61    0.04 2145.96 ^ _07164_/D (AND4x1_ASAP7_75t_R)
               2030.67 1245.43 3391.40 ^ _07164_/Y (AND4x1_ASAP7_75t_R)
   198  216.64                           _00134_ (net)
               2040.41   80.62 3472.02 ^ _10699_/B1 (AO32x1_ASAP7_75t_R)
                 77.49  206.11 3678.13 ^ _10699_/Y (AO32x1_ASAP7_75t_R)
     1    0.50                           _03662_ (net)
                 77.49    0.00 3678.13 ^ _10700_/C (AO221x1_ASAP7_75t_R)
                 43.19   35.26 3713.39 ^ _10700_/Y (AO221x1_ASAP7_75t_R)
     1    0.62                           _03663_ (net)
                 43.19    0.01 3713.40 ^ _10701_/D (OR4x1_ASAP7_75t_R)
                 21.68   30.38 3743.78 ^ _10701_/Y (OR4x1_ASAP7_75t_R)
     1    1.97                           _03664_ (net)
                 21.70    0.34 3744.12 ^ _10711_/A1 (OA21x2_ASAP7_75t_R)
                 23.33   30.51 3774.63 ^ _10711_/Y (OA21x2_ASAP7_75t_R)
     1    3.24                           _03674_ (net)
                 23.46    0.96 3775.58 ^ _10733_/C (OR4x1_ASAP7_75t_R)
                 74.23   46.17 3821.75 ^ _10733_/Y (OR4x1_ASAP7_75t_R)
     1    7.58                           _03696_ (net)
                 75.45    5.28 3827.03 ^ _10946_/C (OR5x1_ASAP7_75t_R)
                 38.71   48.80 3875.84 ^ _10946_/Y (OR5x1_ASAP7_75t_R)
     1    3.76                           rdata_a_o[8] (net)
                 38.85    1.32 3877.16 ^ rdata_a_o[8] (out)
                               3877.16   data arrival time

                  0.00 1000.00 1000.00   clock clk (rise edge)
                          0.00 1000.00   clock network delay (ideal)
                          0.00 1000.00   clock reconvergence pessimism
                       -100.00  900.00   output external delay
                                900.00   data required time
-----------------------------------------------------------------------------
                                900.00   data required time
                               -3877.16   data arrival time
-----------------------------------------------------------------------------
                               -2977.16   slack (VIOLATED)



==========================================================================
resizer pre report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by clk)
Endpoint: _23013_ (recovery check against rising-edge clock clk)
Path Group: **async_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                        100.00  100.00 ^ input external delay
                  0.00    0.00  100.00 ^ rst_ni (in)
     1    4.10                           rst_ni (net)
                  0.65    0.20  100.20 ^ _14908_/A (CKINVDCx5p33_ASAP7_75t_R)
                 22.31   10.71  110.92 v _14908_/Y (CKINVDCx5p33_ASAP7_75t_R)
    16   14.54                           _00016_ (net)
                 22.55    1.30  112.22 v _23013_/RESET (ASYNC_DFFHx1_ASAP7_75t_R)
                                112.22   data arrival time

                  0.00 1000.00 1000.00   clock clk (rise edge)
                          0.00 1000.00   clock network delay (ideal)
                          0.00 1000.00   clock reconvergence pessimism
                               1000.00 ^ _23013_/CLK (ASYNC_DFFHx1_ASAP7_75t_R)
                         31.39 1031.39   library recovery time
                               1031.39   data required time
-----------------------------------------------------------------------------
                               1031.39   data required time
                               -112.22   data arrival time
-----------------------------------------------------------------------------
                                919.17   slack (MET)


Startpoint: _19220_ (negative level-sensitive latch clocked by clk)
Endpoint: _14558_ (rising clock gating-check end-point clocked by clk)
Path Group: **clock_gating_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00  500.00  500.00   clock clk (fall edge)
                          0.00  500.00   clock network delay (ideal)
                  0.00    0.00  500.00 v _19220_/CLK (DLLx1_ASAP7_75t_R)
                225.76  117.94  617.94 ^ _19220_/Q (DLLx1_ASAP7_75t_R)
    33   23.92                           gen_sub_units_scm[3].sub_unit_i.cg_we_global.en_latch (net)
                226.36    6.73  624.67 ^ _14558_/B (AND3x1_ASAP7_75t_R)
                                624.67   data arrival time

                  0.00 1000.00 1000.00   clock clk (rise edge)
                          0.00 1000.00   clock network delay (ideal)
                          0.00 1000.00   clock reconvergence pessimism
                               1000.00 ^ _14558_/A (AND3x1_ASAP7_75t_R)
                          0.00 1000.00   clock gating setup time
                               1000.00   data required time
-----------------------------------------------------------------------------
                               1000.00   data required time
                               -624.67   data arrival time
-----------------------------------------------------------------------------
                                375.33   slack (MET)


Startpoint: raddr_a_i[0] (input port clocked by clk)
Endpoint: rdata_a_o[8] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                        100.00  100.00 v input external delay
                  0.00    0.00  100.00 v raddr_a_i[0] (in)
    15   19.66                           raddr_a_i[0] (net)
                 50.10   15.81  115.81 v _06967_/B (NOR2x1_ASAP7_75t_R)
               4938.61 2030.12 2145.92 ^ _06967_/Y (NOR2x1_ASAP7_75t_R)
   705  539.62                           _06847_ (net)
               4938.61    0.04 2145.96 ^ _07164_/D (AND4x1_ASAP7_75t_R)
               2030.67 1245.43 3391.40 ^ _07164_/Y (AND4x1_ASAP7_75t_R)
   198  216.64                           _00134_ (net)
               2040.41   80.62 3472.02 ^ _10699_/B1 (AO32x1_ASAP7_75t_R)
                 77.49  206.11 3678.13 ^ _10699_/Y (AO32x1_ASAP7_75t_R)
     1    0.50                           _03662_ (net)
                 77.49    0.00 3678.13 ^ _10700_/C (AO221x1_ASAP7_75t_R)
                 43.19   35.26 3713.39 ^ _10700_/Y (AO221x1_ASAP7_75t_R)
     1    0.62                           _03663_ (net)
                 43.19    0.01 3713.40 ^ _10701_/D (OR4x1_ASAP7_75t_R)
                 21.68   30.38 3743.78 ^ _10701_/Y (OR4x1_ASAP7_75t_R)
     1    1.97                           _03664_ (net)
                 21.70    0.34 3744.12 ^ _10711_/A1 (OA21x2_ASAP7_75t_R)
                 23.33   30.51 3774.63 ^ _10711_/Y (OA21x2_ASAP7_75t_R)
     1    3.24                           _03674_ (net)
                 23.46    0.96 3775.58 ^ _10733_/C (OR4x1_ASAP7_75t_R)
                 74.23   46.17 3821.75 ^ _10733_/Y (OR4x1_ASAP7_75t_R)
     1    7.58                           _03696_ (net)
                 75.45    5.28 3827.03 ^ _10946_/C (OR5x1_ASAP7_75t_R)
                 38.71   48.80 3875.84 ^ _10946_/Y (OR5x1_ASAP7_75t_R)
     1    3.76                           rdata_a_o[8] (net)
                 38.85    1.32 3877.16 ^ rdata_a_o[8] (out)
                               3877.16   data arrival time

                  0.00 1000.00 1000.00   clock clk (rise edge)
                          0.00 1000.00   clock network delay (ideal)
                          0.00 1000.00   clock reconvergence pessimism
                       -100.00  900.00   output external delay
                                900.00   data required time
-----------------------------------------------------------------------------
                                900.00   data required time
                               -3877.16   data arrival time
-----------------------------------------------------------------------------
                               -2977.16   slack (VIOLATED)



==========================================================================
resizer pre report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             5.27e-03   1.08e-04   1.25e-06   5.38e-03  62.2%
Combinational          7.16e-04   2.55e-03   7.77e-07   3.27e-03  37.8%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  5.99e-03   2.66e-03   2.03e-06   8.65e-03 100.0%
                          69.2%      30.7%       0.0%

==========================================================================
resizer pre report_design_area
--------------------------------------------------------------------------
Design area 2701 u^2 29% utilization.


==========================================================================
instance_count
--------------------------------------------------------------------------
16514

==========================================================================
pin_count
--------------------------------------------------------------------------
61143

Perform port buffering...
[INFO RSZ-0027] Inserted 36 input buffers.
[INFO RSZ-0028] Inserted 16 output buffers.
Perform buffer insertion...
[INFO RSZ-0058] Using max wire length 192um.
[INFO RSZ-0034] Found 59 slew violations.
[INFO RSZ-0036] Found 27 capacitance violations.
[INFO RSZ-0038] Inserted 423 buffers in 59 nets.
[INFO RSZ-0039] Resized 420 instances.
Repair tie lo fanout...
[INFO RSZ-0042] Inserted 16 tie TIELOx1_ASAP7_75t_R instances.
Repair tie hi fanout...

==========================================================================
report_floating_nets
--------------------------------------------------------------------------

==========================================================================
resizer report_tns
--------------------------------------------------------------------------
tns -0.25

==========================================================================
resizer report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
resizer report_worst_slack
--------------------------------------------------------------------------
worst slack 0.00

==========================================================================
resizer report_clock_skew
--------------------------------------------------------------------------
Clock clk
Latency      CRPR       Skew
_23004_/CLK ^
  60.45
_23004_/CLK ^
  28.01      0.00      32.44


==========================================================================
resizer report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by clk)
Endpoint: _23005_ (removal check against rising-edge clock clk)
Path Group: **async_default**
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                        100.00  100.00 ^ input external delay
                  0.00    0.00  100.00 ^ rst_ni (in)
     1    0.90                           rst_ni (net)
                  0.08    0.03  100.03 ^ input10/A (BUFx3_ASAP7_75t_R)
                 19.21   19.07  119.09 ^ input10/Y (BUFx3_ASAP7_75t_R)
     1    5.00                           net10 (net)
                 19.21    0.10  119.20 ^ _14908_/A (CKINVDCx8_ASAP7_75t_R)
                 18.40   14.13  133.33 v _14908_/Y (CKINVDCx8_ASAP7_75t_R)
    16   14.54                           _00016_ (net)
                 18.43    0.46  133.79 v _23005_/RESET (ASYNC_DFFHx1_ASAP7_75t_R)
                                133.79   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _23005_/CLK (ASYNC_DFFHx1_ASAP7_75t_R)
                         49.01   49.01   library removal time
                                 49.01   data required time
-----------------------------------------------------------------------------
                                 49.01   data required time
                               -133.79   data arrival time
-----------------------------------------------------------------------------
                                 84.78   slack (MET)


Startpoint: _22796_ (negative level-sensitive latch clocked by clk)
Endpoint: _14830_ (rising clock gating-check end-point clocked by clk)
Path Group: **clock_gating_default**
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00  500.00  500.00   clock clk (fall edge)
                          0.00  500.00   clock network delay (ideal)
                  0.00    0.00  500.00 v _22796_/CLK (DLLx1_ASAP7_75t_R)
                 10.48   25.64  525.64 ^ _22796_/Q (DLLx1_ASAP7_75t_R)
     1    0.55                           cg_we_global.en_latch (net)
                 10.48    0.00  525.64 ^ _14830_/B (AND2x2_ASAP7_75t_R)
                                525.64   data arrival time

                  0.00  500.00  500.00   clock clk (fall edge)
                          0.00  500.00   clock network delay (ideal)
                          0.00  500.00   clock reconvergence pessimism
                                500.00 v _14830_/A (AND2x2_ASAP7_75t_R)
                          0.00  500.00   clock gating hold time
                                500.00   data required time
-----------------------------------------------------------------------------
                                500.00   data required time
                               -525.64   data arrival time
-----------------------------------------------------------------------------
                                 25.64   slack (MET)


Startpoint: we_a_i (input port clocked by clk)
Endpoint: _22796_ (negative level-sensitive latch clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                        100.00  100.00 v input external delay
                  0.00    0.00  100.00 v we_a_i (in)
     1    2.61                           we_a_i (net)
                  0.27    0.09  100.09 v input36/A (BUFx16f_ASAP7_75t_R)
                 18.32   21.35  121.44 v input36/Y (BUFx16f_ASAP7_75t_R)
    25   22.77                           net36 (net)
                 18.34    0.33  121.77 v _22796_/D (DLLx1_ASAP7_75t_R)
                                121.77   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _22796_/CLK (DLLx1_ASAP7_75t_R)
                         -1.64   -1.64   library hold time
                                 -1.64   data required time
-----------------------------------------------------------------------------
                                 -1.64   data required time
                               -121.77   data arrival time
-----------------------------------------------------------------------------
                                123.41   slack (MET)



==========================================================================
resizer report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by clk)
Endpoint: _23013_ (recovery check against rising-edge clock clk)
Path Group: **async_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                        100.00  100.00 ^ input external delay
                  0.00    0.00  100.00 ^ rst_ni (in)
     1    0.90                           rst_ni (net)
                  0.08    0.03  100.03 ^ input10/A (BUFx3_ASAP7_75t_R)
                 19.21   19.07  119.09 ^ input10/Y (BUFx3_ASAP7_75t_R)
     1    5.00                           net10 (net)
                 19.21    0.10  119.20 ^ _14908_/A (CKINVDCx8_ASAP7_75t_R)
                 18.40   14.13  133.33 v _14908_/Y (CKINVDCx8_ASAP7_75t_R)
    16   14.54                           _00016_ (net)
                 18.71    1.30  134.63 v _23013_/RESET (ASYNC_DFFHx1_ASAP7_75t_R)
                                134.63   data arrival time

                  0.00 1000.00 1000.00   clock clk (rise edge)
                          0.00 1000.00   clock network delay (ideal)
                          0.00 1000.00   clock reconvergence pessimism
                               1000.00 ^ _23013_/CLK (ASYNC_DFFHx1_ASAP7_75t_R)
                         30.38 1030.38   library recovery time
                               1030.38   data required time
-----------------------------------------------------------------------------
                               1030.38   data required time
                               -134.63   data arrival time
-----------------------------------------------------------------------------
                                895.75   slack (MET)


Startpoint: _19220_ (negative level-sensitive latch clocked by clk)
Endpoint: _14558_ (rising clock gating-check end-point clocked by clk)
Path Group: **clock_gating_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00  500.00  500.00   clock clk (fall edge)
                          0.00  500.00   clock network delay (ideal)
                  0.00    0.00  500.00 v _19220_/CLK (DLLx3_ASAP7_75t_R)
                 67.03   76.12  576.12 v _19220_/Q (DLLx3_ASAP7_75t_R)
    33   23.54                           gen_sub_units_scm[3].sub_unit_i.cg_we_global.en_latch (net)
                 69.16    6.51  582.63 v _14558_/B (AND3x1_ASAP7_75t_R)
                                582.63   data arrival time

                  0.00 1000.00 1000.00   clock clk (rise edge)
                          0.00 1000.00   clock network delay (ideal)
                          0.00 1000.00   clock reconvergence pessimism
                               1000.00 ^ _14558_/A (AND3x1_ASAP7_75t_R)
                          0.00 1000.00   clock gating setup time
                               1000.00   data required time
-----------------------------------------------------------------------------
                               1000.00   data required time
                               -582.63   data arrival time
-----------------------------------------------------------------------------
                                417.37   slack (MET)


Startpoint: _23006_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _15199_ (positive level-sensitive latch clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _23006_/CLK (ASYNC_DFFHx1_ASAP7_75t_R)
                119.03  105.48  105.48 ^ _23006_/QN (ASYNC_DFFHx1_ASAP7_75t_R)
     1   11.99                           _00013_ (net)
                119.03    0.10  105.58 ^ _14922_/A (CKINVDCx20_ASAP7_75t_R)
                 42.13   27.25  132.83 v _14922_/Y (CKINVDCx20_ASAP7_75t_R)
    35   31.72                           gen_sub_units_scm[0].sub_unit_i.wdata_a_i[2] (net)
                 42.13    0.07  132.90 v load_slew69/A (BUFx24_ASAP7_75t_R)
                 26.54   39.44  172.35 v load_slew69/Y (BUFx24_ASAP7_75t_R)
    84   64.68                           net69 (net)
                 54.46   12.51  184.85 v max_length68/A (BUFx24_ASAP7_75t_R)
                 33.11   44.27  229.12 v max_length68/Y (BUFx24_ASAP7_75t_R)
    91   66.72                           net68 (net)
                112.71   34.09  263.21 v load_slew67/A (BUFx24_ASAP7_75t_R)
                 26.12   57.14  320.35 v load_slew67/Y (BUFx24_ASAP7_75t_R)
    55   42.35                           net67 (net)
                 60.80   15.80  336.15 v load_slew66/A (BUFx24_ASAP7_75t_R)
                 30.41   47.03  383.18 v load_slew66/Y (BUFx24_ASAP7_75t_R)
    82   57.11                           net66 (net)
                 95.46   28.85  412.03 v _15199_/D (DHLx1_ASAP7_75t_R)
                                412.03   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _15199_/CLK (DHLx1_ASAP7_75t_R)
                        412.03  412.03   time borrowed from endpoint
                                412.03   data required time
-----------------------------------------------------------------------------
                                412.03   data required time
                               -412.03   data arrival time
-----------------------------------------------------------------------------
                                  0.00   slack (MET)

Time Borrowing Information
--------------------------------------------
clk pulse width                       500.00
library setup time                    -37.38
--------------------------------------------
max time borrow                       462.62
actual time borrow                    412.03
--------------------------------------------



==========================================================================
resizer report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by clk)
Endpoint: _23013_ (recovery check against rising-edge clock clk)
Path Group: **async_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                        100.00  100.00 ^ input external delay
                  0.00    0.00  100.00 ^ rst_ni (in)
     1    0.90                           rst_ni (net)
                  0.08    0.03  100.03 ^ input10/A (BUFx3_ASAP7_75t_R)
                 19.21   19.07  119.09 ^ input10/Y (BUFx3_ASAP7_75t_R)
     1    5.00                           net10 (net)
                 19.21    0.10  119.20 ^ _14908_/A (CKINVDCx8_ASAP7_75t_R)
                 18.40   14.13  133.33 v _14908_/Y (CKINVDCx8_ASAP7_75t_R)
    16   14.54                           _00016_ (net)
                 18.71    1.30  134.63 v _23013_/RESET (ASYNC_DFFHx1_ASAP7_75t_R)
                                134.63   data arrival time

                  0.00 1000.00 1000.00   clock clk (rise edge)
                          0.00 1000.00   clock network delay (ideal)
                          0.00 1000.00   clock reconvergence pessimism
                               1000.00 ^ _23013_/CLK (ASYNC_DFFHx1_ASAP7_75t_R)
                         30.38 1030.38   library recovery time
                               1030.38   data required time
-----------------------------------------------------------------------------
                               1030.38   data required time
                               -134.63   data arrival time
-----------------------------------------------------------------------------
                                895.75   slack (MET)


Startpoint: _19220_ (negative level-sensitive latch clocked by clk)
Endpoint: _14558_ (rising clock gating-check end-point clocked by clk)
Path Group: **clock_gating_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00  500.00  500.00   clock clk (fall edge)
                          0.00  500.00   clock network delay (ideal)
                  0.00    0.00  500.00 v _19220_/CLK (DLLx3_ASAP7_75t_R)
                 67.03   76.12  576.12 v _19220_/Q (DLLx3_ASAP7_75t_R)
    33   23.54                           gen_sub_units_scm[3].sub_unit_i.cg_we_global.en_latch (net)
                 69.16    6.51  582.63 v _14558_/B (AND3x1_ASAP7_75t_R)
                                582.63   data arrival time

                  0.00 1000.00 1000.00   clock clk (rise edge)
                          0.00 1000.00   clock network delay (ideal)
                          0.00 1000.00   clock reconvergence pessimism
                               1000.00 ^ _14558_/A (AND3x1_ASAP7_75t_R)
                          0.00 1000.00   clock gating setup time
                               1000.00   data required time
-----------------------------------------------------------------------------
                               1000.00   data required time
                               -582.63   data arrival time
-----------------------------------------------------------------------------
                                417.37   slack (MET)


Startpoint: _23006_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _15199_ (positive level-sensitive latch clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _23006_/CLK (ASYNC_DFFHx1_ASAP7_75t_R)
                119.03  105.48  105.48 ^ _23006_/QN (ASYNC_DFFHx1_ASAP7_75t_R)
     1   11.99                           _00013_ (net)
                119.03    0.10  105.58 ^ _14922_/A (CKINVDCx20_ASAP7_75t_R)
                 42.13   27.25  132.83 v _14922_/Y (CKINVDCx20_ASAP7_75t_R)
    35   31.72                           gen_sub_units_scm[0].sub_unit_i.wdata_a_i[2] (net)
                 42.13    0.07  132.90 v load_slew69/A (BUFx24_ASAP7_75t_R)
                 26.54   39.44  172.35 v load_slew69/Y (BUFx24_ASAP7_75t_R)
    84   64.68                           net69 (net)
                 54.46   12.51  184.85 v max_length68/A (BUFx24_ASAP7_75t_R)
                 33.11   44.27  229.12 v max_length68/Y (BUFx24_ASAP7_75t_R)
    91   66.72                           net68 (net)
                112.71   34.09  263.21 v load_slew67/A (BUFx24_ASAP7_75t_R)
                 26.12   57.14  320.35 v load_slew67/Y (BUFx24_ASAP7_75t_R)
    55   42.35                           net67 (net)
                 60.80   15.80  336.15 v load_slew66/A (BUFx24_ASAP7_75t_R)
                 30.41   47.03  383.18 v load_slew66/Y (BUFx24_ASAP7_75t_R)
    82   57.11                           net66 (net)
                 95.46   28.85  412.03 v _15199_/D (DHLx1_ASAP7_75t_R)
                                412.03   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _15199_/CLK (DHLx1_ASAP7_75t_R)
                        412.03  412.03   time borrowed from endpoint
                                412.03   data required time
-----------------------------------------------------------------------------
                                412.03   data required time
                               -412.03   data arrival time
-----------------------------------------------------------------------------
                                  0.00   slack (MET)

Time Borrowing Information
--------------------------------------------
clk pulse width                       500.00
library setup time                    -37.38
--------------------------------------------
max time borrow                       462.62
actual time borrow                    412.03
--------------------------------------------



==========================================================================
resizer report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
resizer max_slew_check_slack
--------------------------------------------------------------------------
1.9465540647506714

==========================================================================
resizer max_slew_check_limit
--------------------------------------------------------------------------
320.0

==========================================================================
resizer max_slew_check_slack_limit
--------------------------------------------------------------------------
0.0061

==========================================================================
resizer max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
resizer max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
resizer max_capacitance_check_slack
--------------------------------------------------------------------------
34.03742980957031

==========================================================================
resizer max_capacitance_check_limit
--------------------------------------------------------------------------
46.08000183105469

==========================================================================
resizer max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.7387

==========================================================================
resizer max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
resizer max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
resizer max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
resizer setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
resizer hold_violation_count
--------------------------------------------------------------------------
hold violation count 1

==========================================================================
resizer critical path delay
--------------------------------------------------------------------------
412.0320

==========================================================================
resizer critical path slack
--------------------------------------------------------------------------
0.0000

==========================================================================
resizer slack div critical path delay
--------------------------------------------------------------------------
0.000000

==========================================================================
resizer report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             5.17e-03   1.10e-04   1.25e-06   5.28e-03  60.4%
Combinational          8.48e-04   2.62e-03   1.35e-06   3.47e-03  39.6%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  6.02e-03   2.73e-03   2.60e-06   8.75e-03 100.0%
                          68.8%      31.2%       0.0%

==========================================================================
resizer report_design_area
--------------------------------------------------------------------------
Design area 2877 u^2 31% utilization.


==========================================================================
instance_count
--------------------------------------------------------------------------
17004

==========================================================================
pin_count
--------------------------------------------------------------------------
62108

Elapsed time: 0:33.98[h:]min:sec. CPU time: user 33.81 sys 0.16 (99%). Peak memory: 323024KB.
