18:32:19 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\GitHub\ReconHardware\FPGA_Files\Projects\ConvolutionAccel_d\ConvolutionAccel_d.vitis\temp_xsdb_launch_script.tcl
18:32:19 INFO  : Registering command handlers for Vitis TCF services
18:32:21 INFO  : XSCT server has started successfully.
18:32:21 INFO  : Successfully done setting XSCT server connection channel  
18:32:21 INFO  : plnx-install-location is set to ''
18:32:21 INFO  : Successfully done query RDI_DATADIR 
18:32:21 INFO  : Successfully done setting workspace for the tool. 
18:32:21 INFO  : Platform repository initialization has completed.
18:33:02 INFO  : Result from executing command 'getProjects': conv_accel_hw
18:33:02 INFO  : Result from executing command 'getPlatforms': 
18:33:09 INFO  : Successfully done sdx_reload_mss "C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
18:33:12 INFO  : (SwPlatform)  Successfully done add_library 
18:33:13 INFO  : (SwPlatform) Successfully done update_mss 
18:33:14 INFO  : Successfully done sdx_reload_mss "C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
18:33:47 INFO  : Result from executing command 'getProjects': conv_accel_hw
18:33:47 INFO  : Result from executing command 'getPlatforms': conv_accel_hw|C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/conv_accel_hw.xpfm
18:34:32 INFO  : Checking for BSP changes to sync application flags for project 'conv_accel_sw'...
18:34:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
18:34:46 INFO  : 'fpga -state' command is executed.
18:34:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:34:46 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:34:46 INFO  : 'jtag frequency' command is executed.
18:34:46 INFO  : Context for 'APU' is selected.
18:34:46 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa'.
18:34:46 INFO  : 'configparams force-mem-access 1' command is executed.
18:34:46 INFO  : Context for 'APU' is selected.
18:34:46 INFO  : 'stop' command is executed.
18:34:46 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl' is done.
18:34:47 INFO  : 'ps7_init' command is executed.
18:34:47 INFO  : 'ps7_post_config' command is executed.
18:34:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:34:47 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:34:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:34:47 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:34:47 INFO  : 'configparams force-mem-access 0' command is executed.
18:34:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
stop
source C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
rst -processor
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

18:34:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:34:47 INFO  : 'con' command is executed.
18:34:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:34:47 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Projects\ConvolutionAccel_d\ConvolutionAccel_d.vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_conv_accel_sw_system_standalone.tcl'
18:35:40 INFO  : Checking for BSP changes to sync application flags for project 'conv_accel_sw'...
18:35:58 INFO  : Checking for BSP changes to sync application flags for project 'conv_accel_sw'...
18:36:12 INFO  : Disconnected from the channel tcfchan#3.
18:36:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
18:36:13 INFO  : 'fpga -state' command is executed.
18:36:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:36:13 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:36:13 INFO  : 'jtag frequency' command is executed.
18:36:13 INFO  : Context for 'APU' is selected.
18:36:13 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa'.
18:36:13 INFO  : 'configparams force-mem-access 1' command is executed.
18:36:13 INFO  : Context for 'APU' is selected.
18:36:13 INFO  : 'stop' command is executed.
18:36:13 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl' is done.
18:36:13 INFO  : 'ps7_init' command is executed.
18:36:13 INFO  : 'ps7_post_config' command is executed.
18:36:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:36:13 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:36:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:36:14 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:36:14 INFO  : 'configparams force-mem-access 0' command is executed.
18:36:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
stop
source C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
rst -processor
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

18:36:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:36:14 INFO  : 'con' command is executed.
18:36:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:36:14 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Projects\ConvolutionAccel_d\ConvolutionAccel_d.vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_conv_accel_sw_system_standalone.tcl'
18:36:19 INFO  : Disconnected from the channel tcfchan#6.
18:36:22 INFO  : Checking for BSP changes to sync application flags for project 'conv_accel_sw'...
18:36:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
18:36:33 INFO  : 'fpga -state' command is executed.
18:36:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:36:34 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:36:34 INFO  : 'jtag frequency' command is executed.
18:36:34 INFO  : Context for 'APU' is selected.
18:36:34 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa'.
18:36:34 INFO  : 'configparams force-mem-access 1' command is executed.
18:36:34 INFO  : Context for 'APU' is selected.
18:36:34 INFO  : 'stop' command is executed.
18:36:34 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl' is done.
18:36:34 INFO  : 'ps7_init' command is executed.
18:36:34 INFO  : 'ps7_post_config' command is executed.
18:36:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:36:34 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:36:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:36:34 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:36:34 INFO  : 'configparams force-mem-access 0' command is executed.
18:36:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
stop
source C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
rst -processor
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

18:36:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:36:34 INFO  : 'con' command is executed.
18:36:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:36:34 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Projects\ConvolutionAccel_d\ConvolutionAccel_d.vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_conv_accel_sw_system_standalone.tcl'
18:36:46 INFO  : Disconnected from the channel tcfchan#8.
18:39:11 INFO  : Checking for BSP changes to sync application flags for project 'conv_accel_sw'...
18:40:43 INFO  : Checking for BSP changes to sync application flags for project 'conv_accel_sw'...
18:42:49 INFO  : Checking for BSP changes to sync application flags for project 'conv_accel_sw'...
18:43:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
18:43:02 INFO  : 'fpga -state' command is executed.
18:43:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:43:02 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:43:02 INFO  : 'jtag frequency' command is executed.
18:43:02 INFO  : Context for 'APU' is selected.
18:43:02 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa'.
18:43:02 INFO  : 'configparams force-mem-access 1' command is executed.
18:43:02 INFO  : Context for 'APU' is selected.
18:43:02 INFO  : 'stop' command is executed.
18:43:02 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl' is done.
18:43:02 INFO  : 'ps7_init' command is executed.
18:43:02 INFO  : 'ps7_post_config' command is executed.
18:43:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:43:02 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:43:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:43:02 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:43:02 INFO  : 'configparams force-mem-access 0' command is executed.
18:43:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
stop
source C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
rst -processor
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

18:43:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:43:03 INFO  : 'con' command is executed.
18:43:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:43:03 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Projects\ConvolutionAccel_d\ConvolutionAccel_d.vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_conv_accel_sw_system_standalone.tcl'
18:45:11 INFO  : Checking for BSP changes to sync application flags for project 'conv_accel_sw'...
18:45:20 INFO  : Checking for BSP changes to sync application flags for project 'conv_accel_sw'...
18:45:31 INFO  : Disconnected from the channel tcfchan#12.
18:45:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
18:45:31 INFO  : 'fpga -state' command is executed.
18:45:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:45:32 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:45:32 INFO  : 'jtag frequency' command is executed.
18:45:32 INFO  : Context for 'APU' is selected.
18:45:32 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa'.
18:45:32 INFO  : 'configparams force-mem-access 1' command is executed.
18:45:32 INFO  : Context for 'APU' is selected.
18:45:32 INFO  : 'stop' command is executed.
18:45:32 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl' is done.
18:45:32 INFO  : 'ps7_init' command is executed.
18:45:32 INFO  : 'ps7_post_config' command is executed.
18:45:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:45:32 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:45:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:45:32 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:45:32 INFO  : 'configparams force-mem-access 0' command is executed.
18:45:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
stop
source C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
rst -processor
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

18:45:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:45:32 INFO  : 'con' command is executed.
18:45:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:45:32 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Projects\ConvolutionAccel_d\ConvolutionAccel_d.vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_conv_accel_sw_system_standalone.tcl'
18:45:44 INFO  : Disconnected from the channel tcfchan#15.
18:46:59 INFO  : Checking for BSP changes to sync application flags for project 'conv_accel_sw'...
18:47:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
18:47:12 INFO  : 'fpga -state' command is executed.
18:47:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:47:13 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:47:13 INFO  : 'jtag frequency' command is executed.
18:47:13 INFO  : Context for 'APU' is selected.
18:47:13 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa'.
18:47:13 INFO  : 'configparams force-mem-access 1' command is executed.
18:47:13 INFO  : Context for 'APU' is selected.
18:47:13 INFO  : 'stop' command is executed.
18:47:13 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl' is done.
18:47:13 INFO  : 'ps7_init' command is executed.
18:47:13 INFO  : 'ps7_post_config' command is executed.
18:47:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:47:13 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:47:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:47:13 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:47:13 INFO  : 'configparams force-mem-access 0' command is executed.
18:47:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
stop
source C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
rst -processor
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

18:47:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:47:13 INFO  : 'con' command is executed.
18:47:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:47:13 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Projects\ConvolutionAccel_d\ConvolutionAccel_d.vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_conv_accel_sw_system_standalone.tcl'
18:47:25 INFO  : Disconnected from the channel tcfchan#17.
18:48:12 INFO  : Checking for BSP changes to sync application flags for project 'conv_accel_sw'...
18:48:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
18:48:20 INFO  : 'fpga -state' command is executed.
18:48:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:48:20 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:48:20 INFO  : 'jtag frequency' command is executed.
18:48:20 INFO  : Context for 'APU' is selected.
18:48:20 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa'.
18:48:20 INFO  : 'configparams force-mem-access 1' command is executed.
18:48:20 INFO  : Context for 'APU' is selected.
18:48:20 INFO  : 'stop' command is executed.
18:48:20 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl' is done.
18:48:21 INFO  : 'ps7_init' command is executed.
18:48:21 INFO  : 'ps7_post_config' command is executed.
18:48:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:48:21 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:48:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:48:21 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:48:21 INFO  : 'configparams force-mem-access 0' command is executed.
18:48:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
stop
source C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
rst -processor
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

18:48:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:48:21 INFO  : 'con' command is executed.
18:48:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:48:21 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Projects\ConvolutionAccel_d\ConvolutionAccel_d.vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_conv_accel_sw_system_standalone.tcl'
18:49:16 INFO  : Checking for BSP changes to sync application flags for project 'conv_accel_sw'...
18:49:25 INFO  : Disconnected from the channel tcfchan#19.
18:49:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
18:49:25 INFO  : 'fpga -state' command is executed.
18:49:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:49:25 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:49:25 INFO  : 'jtag frequency' command is executed.
18:49:25 INFO  : Context for 'APU' is selected.
18:49:25 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa'.
18:49:25 INFO  : 'configparams force-mem-access 1' command is executed.
18:49:25 INFO  : Context for 'APU' is selected.
18:49:25 INFO  : 'stop' command is executed.
18:49:25 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl' is done.
18:49:25 INFO  : 'ps7_init' command is executed.
18:49:25 INFO  : 'ps7_post_config' command is executed.
18:49:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:49:25 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:49:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:49:26 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:49:26 INFO  : 'configparams force-mem-access 0' command is executed.
18:49:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
stop
source C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
rst -processor
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

18:49:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:49:26 INFO  : 'con' command is executed.
18:49:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:49:26 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Projects\ConvolutionAccel_d\ConvolutionAccel_d.vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_conv_accel_sw_system_standalone.tcl'
18:51:45 INFO  : Disconnected from the channel tcfchan#21.
18:51:52 INFO  : Checking for BSP changes to sync application flags for project 'conv_accel_sw'...
18:52:16 INFO  : Checking for BSP changes to sync application flags for project 'conv_accel_sw'...
18:52:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
18:52:27 INFO  : 'fpga -state' command is executed.
18:52:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:52:27 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:52:27 INFO  : 'jtag frequency' command is executed.
18:52:27 INFO  : Context for 'APU' is selected.
18:52:27 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa'.
18:52:27 INFO  : 'configparams force-mem-access 1' command is executed.
18:52:27 INFO  : Context for 'APU' is selected.
18:52:27 INFO  : 'stop' command is executed.
18:52:27 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl' is done.
18:52:28 INFO  : 'ps7_init' command is executed.
18:52:28 INFO  : 'ps7_post_config' command is executed.
18:52:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:52:28 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:52:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:52:28 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:52:28 INFO  : 'configparams force-mem-access 0' command is executed.
18:52:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
stop
source C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
rst -processor
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

18:52:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:52:28 INFO  : 'con' command is executed.
18:52:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:52:28 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Projects\ConvolutionAccel_d\ConvolutionAccel_d.vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_conv_accel_sw_system_standalone.tcl'
18:53:49 INFO  : Checking for BSP changes to sync application flags for project 'conv_accel_sw'...
18:53:57 INFO  : Disconnected from the channel tcfchan#24.
18:53:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
18:53:57 INFO  : 'fpga -state' command is executed.
18:53:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:53:57 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:53:57 INFO  : 'jtag frequency' command is executed.
18:53:57 INFO  : Context for 'APU' is selected.
18:53:57 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa'.
18:53:57 INFO  : 'configparams force-mem-access 1' command is executed.
18:53:57 INFO  : Context for 'APU' is selected.
18:53:57 INFO  : 'stop' command is executed.
18:53:57 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl' is done.
18:53:58 INFO  : 'ps7_init' command is executed.
18:53:58 INFO  : 'ps7_post_config' command is executed.
18:53:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:53:58 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:53:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:53:58 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:53:58 INFO  : 'configparams force-mem-access 0' command is executed.
18:53:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
stop
source C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
rst -processor
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

18:53:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:53:58 INFO  : 'con' command is executed.
18:53:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:53:58 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Projects\ConvolutionAccel_d\ConvolutionAccel_d.vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_conv_accel_sw_system_standalone.tcl'
18:55:32 INFO  : Checking for BSP changes to sync application flags for project 'conv_accel_sw'...
18:55:44 INFO  : Checking for BSP changes to sync application flags for project 'conv_accel_sw'...
18:55:52 INFO  : Disconnected from the channel tcfchan#26.
18:55:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
18:55:52 INFO  : 'fpga -state' command is executed.
18:55:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:55:52 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:55:52 INFO  : 'jtag frequency' command is executed.
18:55:52 INFO  : Context for 'APU' is selected.
18:55:52 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa'.
18:55:52 INFO  : 'configparams force-mem-access 1' command is executed.
18:55:52 INFO  : Context for 'APU' is selected.
18:55:52 INFO  : 'stop' command is executed.
18:55:52 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl' is done.
18:55:52 INFO  : 'ps7_init' command is executed.
18:55:52 INFO  : 'ps7_post_config' command is executed.
18:55:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:55:52 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:55:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:55:53 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:55:53 INFO  : 'configparams force-mem-access 0' command is executed.
18:55:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
stop
source C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
rst -processor
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

18:55:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:55:53 INFO  : 'con' command is executed.
18:55:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:55:53 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Projects\ConvolutionAccel_d\ConvolutionAccel_d.vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_conv_accel_sw_system_standalone.tcl'
18:56:10 INFO  : Disconnected from the channel tcfchan#29.
