** Name: SymmetricalOpAmp114

.MACRO SymmetricalOpAmp114 ibias in1 in2 out sourceNmos sourcePmos
mDiodeTransistorNmos1 ibias ibias sourceNmos sourceNmos nmos4 L=4e-6 W=12e-6
mDiodeTransistorNmos2 innerComplementarySecondStage innerComplementarySecondStage sourceNmos sourceNmos nmos4 L=1e-6 W=26e-6
mDiodeTransistorNmos3 outVoltageBiasXXnXX1 outVoltageBiasXXnXX1 sourceNmos sourceNmos nmos4 L=8e-6 W=14e-6
mDiodeTransistorPmos4 inputVoltageBiasXXpXX0 inputVoltageBiasXXpXX0 sourcePmos sourcePmos pmos4 L=4e-6 W=4e-6
mDiodeTransistorPmos5 out2FirstStage out2FirstStage sourcePmos sourcePmos pmos4 L=1e-6 W=10e-6
mNormalTransistorNmos6 inSourceTransconductanceComplementarySecondStage in2 FirstStageYsourceTransconductance FirstStageYsourceTransconductance nmos4 L=4e-6 W=214e-6
mNormalTransistorNmos7 inputVoltageBiasXXpXX0 ibias sourceNmos sourceNmos nmos4 L=4e-6 W=12e-6
mNormalTransistorNmos8 out outVoltageBiasXXnXX1 SecondStageYinnerStageBias SecondStageYinnerStageBias nmos4 L=8e-6 W=134e-6
mNormalTransistorNmos9 out1FirstStage in1 FirstStageYsourceTransconductance FirstStageYsourceTransconductance nmos4 L=4e-6 W=214e-6
mNormalTransistorNmos10 out2FirstStage ibias sourceNmos sourceNmos nmos4 L=4e-6 W=119e-6
mNormalTransistorNmos11 FirstStageYsourceTransconductance ibias sourceNmos sourceNmos nmos4 L=4e-6 W=401e-6
mNormalTransistorNmos12 SecondStageYinnerStageBias innerComplementarySecondStage sourceNmos sourceNmos nmos4 L=1e-6 W=26e-6
mNormalTransistorPmos13 inSourceTransconductanceComplementarySecondStage out2FirstStage FirstStageYinnerTransistorStack2Load1 FirstStageYinnerTransistorStack2Load1 pmos4 L=1e-6 W=409e-6
mNormalTransistorPmos14 innerComplementarySecondStage out2FirstStage TransconductanceComplementarySecondStageYinner TransconductanceComplementarySecondStageYinner pmos4 L=1e-6 W=413e-6
mNormalTransistorPmos15 out out2FirstStage SecondStageYinnerTransconductance SecondStageYinnerTransconductance pmos4 L=1e-6 W=413e-6
mNormalTransistorPmos16 out1FirstStage out2FirstStage FirstStageYinnerTransistorStack1Load1 FirstStageYinnerTransistorStack1Load1 pmos4 L=1e-6 W=409e-6
mNormalTransistorPmos17 outVoltageBiasXXnXX1 inputVoltageBiasXXpXX0 sourcePmos sourcePmos pmos4 L=4e-6 W=22e-6
mNormalTransistorPmos18 FirstStageYinnerTransistorStack1Load1 out1FirstStage sourcePmos sourcePmos pmos4 L=3e-6 W=77e-6
mNormalTransistorPmos19 FirstStageYinnerTransistorStack2Load1 inSourceTransconductanceComplementarySecondStage sourcePmos sourcePmos pmos4 L=3e-6 W=77e-6
mNormalTransistorPmos20 SecondStageYinnerTransconductance out1FirstStage sourcePmos sourcePmos pmos4 L=3e-6 W=77e-6
mNormalTransistorPmos21 TransconductanceComplementarySecondStageYinner inSourceTransconductanceComplementarySecondStage sourcePmos sourcePmos pmos4 L=3e-6 W=77e-6
Capacitor1 out sourceNmos 10e-12
.EOM SymmetricalOpAmp114

** Expected Performance Values: 
** Gain: 96 dB
** Power consumption: 4.19201 mW
** Area: 7806 (mu_m)^2
** Transit frequency: 27.1691 MHz
** Transit frequency with error factor: 27.1693 MHz
** Slew rate: 32.9671 V/mu_s
** Phase margin: 71.0468Â°
** CMRR: 139 dB
** negPSRR: 122 dB
** posPSRR: 63 dB
** VoutMax: 4.25 V
** VoutMin: 0.620001 V
** VcmMax: 4.81001 V
** VcmMin: 0.790001 V


** Expected Currents: 
** NormalTransistorNmos: 10.0561 muA
** NormalTransistorNmos: 99.7261 muA
** NormalTransistorPmos: -55.6569 muA
** NormalTransistorPmos: -164.699 muA
** NormalTransistorPmos: -164.7 muA
** NormalTransistorPmos: -164.699 muA
** NormalTransistorPmos: -164.7 muA
** NormalTransistorNmos: 329.399 muA
** NormalTransistorNmos: 164.7 muA
** NormalTransistorNmos: 164.7 muA
** NormalTransistorNmos: 166.787 muA
** NormalTransistorNmos: 166.786 muA
** NormalTransistorPmos: -166.786 muA
** NormalTransistorPmos: -166.785 muA
** DiodeTransistorNmos: 166.787 muA
** NormalTransistorPmos: -166.786 muA
** NormalTransistorPmos: -166.785 muA
** DiodeTransistorNmos: 55.6561 muA
** DiodeTransistorNmos: 9.99901 muA
** DiodeTransistorPmos: -10.0569 muA
** DiodeTransistorPmos: -99.7269 muA


** Expected Voltages: 
** ibias: 0.603001  V
** in1: 2.5  V
** in2: 2.5  V
** inSourceTransconductanceComplementarySecondStage: 3.83601  V
** innerComplementarySecondStage: 0.679001  V
** inputVoltageBiasXXpXX0: 3.68601  V
** out: 2.5  V
** out1FirstStage: 3.83601  V
** out2FirstStage: 3.68601  V
** outVoltageBiasXXnXX1: 1.02101  V
** sourceNmos: 0  V
** sourcePmos: 5  V
** innerTransistorStack1Load1: 4.40001  V
** innerTransistorStack2Load1: 4.40001  V
** sourceTransconductance: 1.90401  V
** innerStageBias: 0.274001  V
** innerTransconductance: 4.40001  V
** inner: 4.40001  V


.END