{"vcs1":{"timestamp_begin":1694992393.162252821, "rt":0.50, "ut":0.24, "st":0.19}}
{"vcselab":{"timestamp_begin":1694992393.720277441, "rt":0.80, "ut":0.55, "st":0.22}}
{"link":{"timestamp_begin":1694992394.557638145, "rt":0.41, "ut":0.16, "st":0.22}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1694992392.586218999}
{"VCS_COMP_START_TIME": 1694992392.586218999}
{"VCS_COMP_END_TIME": 1694992395.817137300}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R hw2prob1.sv"}
{"vcs1": {"peak_mem": 336488}}
{"stitch_vcselab": {"peak_mem": 222576}}
