<dec f='llvm/llvm/lib/Target/AArch64/AArch64ISelLowering.h' l='715' type='bool llvm::AArch64TargetLowering::getIndexedAddressParts(llvm::SDNode * Op, llvm::SDValue &amp; Base, llvm::SDValue &amp; Offset, ISD::MemIndexedMode &amp; AM, bool &amp; IsInc, llvm::SelectionDAG &amp; DAG) const'/>
<def f='llvm/llvm/lib/Target/AArch64/AArch64ISelLowering.cpp' l='11490' ll='11512' type='bool llvm::AArch64TargetLowering::getIndexedAddressParts(llvm::SDNode * Op, llvm::SDValue &amp; Base, llvm::SDValue &amp; Offset, ISD::MemIndexedMode &amp; AM, bool &amp; IsInc, llvm::SelectionDAG &amp; DAG) const'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64ISelLowering.cpp' l='11530' u='c' c='_ZNK4llvm21AArch64TargetLowering25getPreIndexedAddressPartsEPNS_6SDNodeERNS_7SDValueES4_RNS_3ISD14MemIndexedModeERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64ISelLowering.cpp' l='11551' u='c' c='_ZNK4llvm21AArch64TargetLowering26getPostIndexedAddressPartsEPNS_6SDNodeES2_RNS_7SDValueES4_RNS_3ISD14MemIndexedModeERNS_12SelectionDAGE'/>
