Version 3.2 HI-TECH Software Intermediate Code
"1507 /opt/microchip/xc8/v1.33/include/pic16f1704.h
[v _OSCCON `Vuc ~T0 @X0 0 e@153 ]
"2615
[v _ANSELA `Vuc ~T0 @X0 0 e@396 ]
"2659
[v _ANSELC `Vuc ~T0 @X0 0 e@398 ]
"1683
[v _ADCON0 `Vuc ~T0 @X0 0 e@157 ]
"1762
[v _ADCON1 `Vuc ~T0 @X0 0 e@158 ]
"1808
[v _ADCON2 `Vuc ~T0 @X0 0 e@159 ]
"1948
[v _CM1CON0 `Vuc ~T0 @X0 0 e@273 ]
"2004
[v _CM1CON1 `Vuc ~T0 @X0 0 e@274 ]
"2079
[v _CM2CON0 `Vuc ~T0 @X0 0 e@275 ]
"2135
[v _CM2CON1 `Vuc ~T0 @X0 0 e@276 ]
"13100
[v _TRISA5 `Vb ~T0 @X0 0 e@1125 ]
"13112
[v _TRISC5 `Vb ~T0 @X0 0 e@1141 ]
"516
[s S34 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S34 . TMR1IF TMR2IF CCP1IF SSP1IF TXIF RCIF ADIF TMR1GIF ]
"526
[s S35 :2 `uc 1 :1 `uc 1 ]
[n S35 . . CCPIF ]
"515
[u S33 `S34 1 `S35 1 ]
[n S33 . . . ]
"531
[v _PIR1bits `VS33 ~T0 @X0 0 e@17 ]
"1090
[s S64 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S64 . TMR1IE TMR2IE CCP1IE SSP1IE TXIE RCIE ADIE TMR1GIE ]
"1100
[s S65 :2 `uc 1 :1 `uc 1 ]
[n S65 . . CCPIE ]
"1089
[u S63 `S64 1 `S65 1 ]
[n S63 . . . ]
"1105
[v _PIE1bits `VS63 ~T0 @X0 0 e@145 ]
"341
[s S27 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S27 . IOCIF INTF TMR0IF IOCIE INTE TMR0IE PEIE GIE ]
"351
[s S28 :2 `uc 1 :1 `uc 1 :2 `uc 1 :1 `uc 1 ]
[n S28 . . T0IF . T0IE ]
"340
[u S26 `S27 1 `S28 1 ]
[n S26 . . . ]
"358
[v _INTCONbits `VS26 ~T0 @X0 0 e@11 ]
"743
[v _T1CON `Vuc ~T0 @X0 0 e@24 ]
"820
[s S50 :2 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S50 . T1GSS T1GVAL T1GGO_nDONE T1GSPM T1GTM T1GPOL TMR1GE ]
"829
[s S51 :1 `uc 1 :1 `uc 1 ]
[n S51 . T1GSS0 T1GSS1 ]
"819
[u S49 `S50 1 `S51 1 ]
[n S49 . . . ]
"834
[v _T1GCONbits `VS49 ~T0 @X0 0 e@25 ]
"724
[v _TMR1H `Vuc ~T0 @X0 0 e@23 ]
"705
[v _TMR1L `Vuc ~T0 @X0 0 e@22 ]
"5353
[v _CCP1CON `Vuc ~T0 @X0 0 e@659 ]
"5334
[v _CCPR1H `Vuc ~T0 @X0 0 e@658 ]
"5315
[v _CCPR1L `Vuc ~T0 @X0 0 e@657 ]
[p mainexit ]
"12256
[v _LATA5 `Vb ~T0 @X0 0 e@2149 ]
[; ;htc.h: 21: extern const char __xc8_OPTIM_SPEED;
[; ;htc.h: 24: extern void __builtin_software_breakpoint(void);
[; ;pic16f1704.h: 47: extern volatile unsigned char INDF0 @ 0x000;
"49 /opt/microchip/xc8/v1.33/include/pic16f1704.h
[; ;pic16f1704.h: 49: asm("INDF0 equ 00h");
[; <" INDF0 equ 00h ;# ">
[; ;pic16f1704.h: 52: typedef union {
[; ;pic16f1704.h: 53: struct {
[; ;pic16f1704.h: 54: unsigned INDF0 :8;
[; ;pic16f1704.h: 55: };
[; ;pic16f1704.h: 56: } INDF0bits_t;
[; ;pic16f1704.h: 57: extern volatile INDF0bits_t INDF0bits @ 0x000;
[; ;pic16f1704.h: 66: extern volatile unsigned char INDF1 @ 0x001;
"68
[; ;pic16f1704.h: 68: asm("INDF1 equ 01h");
[; <" INDF1 equ 01h ;# ">
[; ;pic16f1704.h: 71: typedef union {
[; ;pic16f1704.h: 72: struct {
[; ;pic16f1704.h: 73: unsigned INDF1 :8;
[; ;pic16f1704.h: 74: };
[; ;pic16f1704.h: 75: } INDF1bits_t;
[; ;pic16f1704.h: 76: extern volatile INDF1bits_t INDF1bits @ 0x001;
[; ;pic16f1704.h: 85: extern volatile unsigned char PCL @ 0x002;
"87
[; ;pic16f1704.h: 87: asm("PCL equ 02h");
[; <" PCL equ 02h ;# ">
[; ;pic16f1704.h: 90: typedef union {
[; ;pic16f1704.h: 91: struct {
[; ;pic16f1704.h: 92: unsigned PCL :8;
[; ;pic16f1704.h: 93: };
[; ;pic16f1704.h: 94: } PCLbits_t;
[; ;pic16f1704.h: 95: extern volatile PCLbits_t PCLbits @ 0x002;
[; ;pic16f1704.h: 104: extern volatile unsigned char STATUS @ 0x003;
"106
[; ;pic16f1704.h: 106: asm("STATUS equ 03h");
[; <" STATUS equ 03h ;# ">
[; ;pic16f1704.h: 109: typedef union {
[; ;pic16f1704.h: 110: struct {
[; ;pic16f1704.h: 111: unsigned C :1;
[; ;pic16f1704.h: 112: unsigned DC :1;
[; ;pic16f1704.h: 113: unsigned Z :1;
[; ;pic16f1704.h: 114: unsigned nPD :1;
[; ;pic16f1704.h: 115: unsigned nTO :1;
[; ;pic16f1704.h: 116: };
[; ;pic16f1704.h: 117: struct {
[; ;pic16f1704.h: 118: unsigned CARRY :1;
[; ;pic16f1704.h: 119: };
[; ;pic16f1704.h: 120: struct {
[; ;pic16f1704.h: 121: unsigned :2;
[; ;pic16f1704.h: 122: unsigned ZERO :1;
[; ;pic16f1704.h: 123: };
[; ;pic16f1704.h: 124: } STATUSbits_t;
[; ;pic16f1704.h: 125: extern volatile STATUSbits_t STATUSbits @ 0x003;
[; ;pic16f1704.h: 164: extern volatile unsigned short FSR0 @ 0x004;
[; ;pic16f1704.h: 167: extern volatile unsigned char FSR0L @ 0x004;
"169
[; ;pic16f1704.h: 169: asm("FSR0L equ 04h");
[; <" FSR0L equ 04h ;# ">
[; ;pic16f1704.h: 172: typedef union {
[; ;pic16f1704.h: 173: struct {
[; ;pic16f1704.h: 174: unsigned FSR0L :8;
[; ;pic16f1704.h: 175: };
[; ;pic16f1704.h: 176: } FSR0Lbits_t;
[; ;pic16f1704.h: 177: extern volatile FSR0Lbits_t FSR0Lbits @ 0x004;
[; ;pic16f1704.h: 186: extern volatile unsigned char FSR0H @ 0x005;
"188
[; ;pic16f1704.h: 188: asm("FSR0H equ 05h");
[; <" FSR0H equ 05h ;# ">
[; ;pic16f1704.h: 191: typedef union {
[; ;pic16f1704.h: 192: struct {
[; ;pic16f1704.h: 193: unsigned FSR0H :8;
[; ;pic16f1704.h: 194: };
[; ;pic16f1704.h: 195: } FSR0Hbits_t;
[; ;pic16f1704.h: 196: extern volatile FSR0Hbits_t FSR0Hbits @ 0x005;
[; ;pic16f1704.h: 205: extern volatile unsigned short FSR1 @ 0x006;
[; ;pic16f1704.h: 208: extern volatile unsigned char FSR1L @ 0x006;
"210
[; ;pic16f1704.h: 210: asm("FSR1L equ 06h");
[; <" FSR1L equ 06h ;# ">
[; ;pic16f1704.h: 213: typedef union {
[; ;pic16f1704.h: 214: struct {
[; ;pic16f1704.h: 215: unsigned FSR1L :8;
[; ;pic16f1704.h: 216: };
[; ;pic16f1704.h: 217: } FSR1Lbits_t;
[; ;pic16f1704.h: 218: extern volatile FSR1Lbits_t FSR1Lbits @ 0x006;
[; ;pic16f1704.h: 227: extern volatile unsigned char FSR1H @ 0x007;
"229
[; ;pic16f1704.h: 229: asm("FSR1H equ 07h");
[; <" FSR1H equ 07h ;# ">
[; ;pic16f1704.h: 232: typedef union {
[; ;pic16f1704.h: 233: struct {
[; ;pic16f1704.h: 234: unsigned FSR1H :8;
[; ;pic16f1704.h: 235: };
[; ;pic16f1704.h: 236: } FSR1Hbits_t;
[; ;pic16f1704.h: 237: extern volatile FSR1Hbits_t FSR1Hbits @ 0x007;
[; ;pic16f1704.h: 246: extern volatile unsigned char BSR @ 0x008;
"248
[; ;pic16f1704.h: 248: asm("BSR equ 08h");
[; <" BSR equ 08h ;# ">
[; ;pic16f1704.h: 251: typedef union {
[; ;pic16f1704.h: 252: struct {
[; ;pic16f1704.h: 253: unsigned BSR :5;
[; ;pic16f1704.h: 254: };
[; ;pic16f1704.h: 255: struct {
[; ;pic16f1704.h: 256: unsigned BSR0 :1;
[; ;pic16f1704.h: 257: unsigned BSR1 :1;
[; ;pic16f1704.h: 258: unsigned BSR2 :1;
[; ;pic16f1704.h: 259: unsigned BSR3 :1;
[; ;pic16f1704.h: 260: unsigned BSR4 :1;
[; ;pic16f1704.h: 261: };
[; ;pic16f1704.h: 262: } BSRbits_t;
[; ;pic16f1704.h: 263: extern volatile BSRbits_t BSRbits @ 0x008;
[; ;pic16f1704.h: 297: extern volatile unsigned char WREG @ 0x009;
"299
[; ;pic16f1704.h: 299: asm("WREG equ 09h");
[; <" WREG equ 09h ;# ">
[; ;pic16f1704.h: 302: typedef union {
[; ;pic16f1704.h: 303: struct {
[; ;pic16f1704.h: 304: unsigned WREG0 :8;
[; ;pic16f1704.h: 305: };
[; ;pic16f1704.h: 306: } WREGbits_t;
[; ;pic16f1704.h: 307: extern volatile WREGbits_t WREGbits @ 0x009;
[; ;pic16f1704.h: 316: extern volatile unsigned char PCLATH @ 0x00A;
"318
[; ;pic16f1704.h: 318: asm("PCLATH equ 0Ah");
[; <" PCLATH equ 0Ah ;# ">
[; ;pic16f1704.h: 321: typedef union {
[; ;pic16f1704.h: 322: struct {
[; ;pic16f1704.h: 323: unsigned PCLATH :7;
[; ;pic16f1704.h: 324: };
[; ;pic16f1704.h: 325: } PCLATHbits_t;
[; ;pic16f1704.h: 326: extern volatile PCLATHbits_t PCLATHbits @ 0x00A;
[; ;pic16f1704.h: 335: extern volatile unsigned char INTCON @ 0x00B;
"337
[; ;pic16f1704.h: 337: asm("INTCON equ 0Bh");
[; <" INTCON equ 0Bh ;# ">
[; ;pic16f1704.h: 340: typedef union {
[; ;pic16f1704.h: 341: struct {
[; ;pic16f1704.h: 342: unsigned IOCIF :1;
[; ;pic16f1704.h: 343: unsigned INTF :1;
[; ;pic16f1704.h: 344: unsigned TMR0IF :1;
[; ;pic16f1704.h: 345: unsigned IOCIE :1;
[; ;pic16f1704.h: 346: unsigned INTE :1;
[; ;pic16f1704.h: 347: unsigned TMR0IE :1;
[; ;pic16f1704.h: 348: unsigned PEIE :1;
[; ;pic16f1704.h: 349: unsigned GIE :1;
[; ;pic16f1704.h: 350: };
[; ;pic16f1704.h: 351: struct {
[; ;pic16f1704.h: 352: unsigned :2;
[; ;pic16f1704.h: 353: unsigned T0IF :1;
[; ;pic16f1704.h: 354: unsigned :2;
[; ;pic16f1704.h: 355: unsigned T0IE :1;
[; ;pic16f1704.h: 356: };
[; ;pic16f1704.h: 357: } INTCONbits_t;
[; ;pic16f1704.h: 358: extern volatile INTCONbits_t INTCONbits @ 0x00B;
[; ;pic16f1704.h: 412: extern volatile unsigned char PORTA @ 0x00C;
"414
[; ;pic16f1704.h: 414: asm("PORTA equ 0Ch");
[; <" PORTA equ 0Ch ;# ">
[; ;pic16f1704.h: 417: typedef union {
[; ;pic16f1704.h: 418: struct {
[; ;pic16f1704.h: 419: unsigned RA0 :1;
[; ;pic16f1704.h: 420: unsigned RA1 :1;
[; ;pic16f1704.h: 421: unsigned RA2 :1;
[; ;pic16f1704.h: 422: unsigned RA3 :1;
[; ;pic16f1704.h: 423: unsigned RA4 :1;
[; ;pic16f1704.h: 424: unsigned RA5 :1;
[; ;pic16f1704.h: 425: };
[; ;pic16f1704.h: 426: } PORTAbits_t;
[; ;pic16f1704.h: 427: extern volatile PORTAbits_t PORTAbits @ 0x00C;
[; ;pic16f1704.h: 461: extern volatile unsigned char PORTC @ 0x00E;
"463
[; ;pic16f1704.h: 463: asm("PORTC equ 0Eh");
[; <" PORTC equ 0Eh ;# ">
[; ;pic16f1704.h: 466: typedef union {
[; ;pic16f1704.h: 467: struct {
[; ;pic16f1704.h: 468: unsigned RC0 :1;
[; ;pic16f1704.h: 469: unsigned RC1 :1;
[; ;pic16f1704.h: 470: unsigned RC2 :1;
[; ;pic16f1704.h: 471: unsigned RC3 :1;
[; ;pic16f1704.h: 472: unsigned RC4 :1;
[; ;pic16f1704.h: 473: unsigned RC5 :1;
[; ;pic16f1704.h: 474: };
[; ;pic16f1704.h: 475: } PORTCbits_t;
[; ;pic16f1704.h: 476: extern volatile PORTCbits_t PORTCbits @ 0x00E;
[; ;pic16f1704.h: 510: extern volatile unsigned char PIR1 @ 0x011;
"512
[; ;pic16f1704.h: 512: asm("PIR1 equ 011h");
[; <" PIR1 equ 011h ;# ">
[; ;pic16f1704.h: 515: typedef union {
[; ;pic16f1704.h: 516: struct {
[; ;pic16f1704.h: 517: unsigned TMR1IF :1;
[; ;pic16f1704.h: 518: unsigned TMR2IF :1;
[; ;pic16f1704.h: 519: unsigned CCP1IF :1;
[; ;pic16f1704.h: 520: unsigned SSP1IF :1;
[; ;pic16f1704.h: 521: unsigned TXIF :1;
[; ;pic16f1704.h: 522: unsigned RCIF :1;
[; ;pic16f1704.h: 523: unsigned ADIF :1;
[; ;pic16f1704.h: 524: unsigned TMR1GIF :1;
[; ;pic16f1704.h: 525: };
[; ;pic16f1704.h: 526: struct {
[; ;pic16f1704.h: 527: unsigned :2;
[; ;pic16f1704.h: 528: unsigned CCPIF :1;
[; ;pic16f1704.h: 529: };
[; ;pic16f1704.h: 530: } PIR1bits_t;
[; ;pic16f1704.h: 531: extern volatile PIR1bits_t PIR1bits @ 0x011;
[; ;pic16f1704.h: 580: extern volatile unsigned char PIR2 @ 0x012;
"582
[; ;pic16f1704.h: 582: asm("PIR2 equ 012h");
[; <" PIR2 equ 012h ;# ">
[; ;pic16f1704.h: 585: typedef union {
[; ;pic16f1704.h: 586: struct {
[; ;pic16f1704.h: 587: unsigned CCP2IF :1;
[; ;pic16f1704.h: 588: unsigned TMR4IF :1;
[; ;pic16f1704.h: 589: unsigned TMR6IF :1;
[; ;pic16f1704.h: 590: unsigned BCL1IF :1;
[; ;pic16f1704.h: 591: unsigned :1;
[; ;pic16f1704.h: 592: unsigned C1IF :1;
[; ;pic16f1704.h: 593: unsigned C2IF :1;
[; ;pic16f1704.h: 594: unsigned OSFIF :1;
[; ;pic16f1704.h: 595: };
[; ;pic16f1704.h: 596: } PIR2bits_t;
[; ;pic16f1704.h: 597: extern volatile PIR2bits_t PIR2bits @ 0x012;
[; ;pic16f1704.h: 636: extern volatile unsigned char PIR3 @ 0x013;
"638
[; ;pic16f1704.h: 638: asm("PIR3 equ 013h");
[; <" PIR3 equ 013h ;# ">
[; ;pic16f1704.h: 641: typedef union {
[; ;pic16f1704.h: 642: struct {
[; ;pic16f1704.h: 643: unsigned CLC1IF :1;
[; ;pic16f1704.h: 644: unsigned CLC2IF :1;
[; ;pic16f1704.h: 645: unsigned CLC3IF :1;
[; ;pic16f1704.h: 646: unsigned :1;
[; ;pic16f1704.h: 647: unsigned ZCDIF :1;
[; ;pic16f1704.h: 648: unsigned COGIF :1;
[; ;pic16f1704.h: 649: };
[; ;pic16f1704.h: 650: } PIR3bits_t;
[; ;pic16f1704.h: 651: extern volatile PIR3bits_t PIR3bits @ 0x013;
[; ;pic16f1704.h: 680: extern volatile unsigned char TMR0 @ 0x015;
"682
[; ;pic16f1704.h: 682: asm("TMR0 equ 015h");
[; <" TMR0 equ 015h ;# ">
[; ;pic16f1704.h: 685: typedef union {
[; ;pic16f1704.h: 686: struct {
[; ;pic16f1704.h: 687: unsigned TMR0 :8;
[; ;pic16f1704.h: 688: };
[; ;pic16f1704.h: 689: } TMR0bits_t;
[; ;pic16f1704.h: 690: extern volatile TMR0bits_t TMR0bits @ 0x015;
[; ;pic16f1704.h: 699: extern volatile unsigned short TMR1 @ 0x016;
"701
[; ;pic16f1704.h: 701: asm("TMR1 equ 016h");
[; <" TMR1 equ 016h ;# ">
[; ;pic16f1704.h: 705: extern volatile unsigned char TMR1L @ 0x016;
"707
[; ;pic16f1704.h: 707: asm("TMR1L equ 016h");
[; <" TMR1L equ 016h ;# ">
[; ;pic16f1704.h: 710: typedef union {
[; ;pic16f1704.h: 711: struct {
[; ;pic16f1704.h: 712: unsigned TMR1L :8;
[; ;pic16f1704.h: 713: };
[; ;pic16f1704.h: 714: } TMR1Lbits_t;
[; ;pic16f1704.h: 715: extern volatile TMR1Lbits_t TMR1Lbits @ 0x016;
[; ;pic16f1704.h: 724: extern volatile unsigned char TMR1H @ 0x017;
"726
[; ;pic16f1704.h: 726: asm("TMR1H equ 017h");
[; <" TMR1H equ 017h ;# ">
[; ;pic16f1704.h: 729: typedef union {
[; ;pic16f1704.h: 730: struct {
[; ;pic16f1704.h: 731: unsigned TMR1H :8;
[; ;pic16f1704.h: 732: };
[; ;pic16f1704.h: 733: } TMR1Hbits_t;
[; ;pic16f1704.h: 734: extern volatile TMR1Hbits_t TMR1Hbits @ 0x017;
[; ;pic16f1704.h: 743: extern volatile unsigned char T1CON @ 0x018;
"745
[; ;pic16f1704.h: 745: asm("T1CON equ 018h");
[; <" T1CON equ 018h ;# ">
[; ;pic16f1704.h: 748: typedef union {
[; ;pic16f1704.h: 749: struct {
[; ;pic16f1704.h: 750: unsigned TMR1ON :1;
[; ;pic16f1704.h: 751: unsigned :1;
[; ;pic16f1704.h: 752: unsigned nT1SYNC :1;
[; ;pic16f1704.h: 753: unsigned T1OSCEN :1;
[; ;pic16f1704.h: 754: unsigned T1CKPS :2;
[; ;pic16f1704.h: 755: unsigned TMR1CS :2;
[; ;pic16f1704.h: 756: };
[; ;pic16f1704.h: 757: struct {
[; ;pic16f1704.h: 758: unsigned :4;
[; ;pic16f1704.h: 759: unsigned T1CKPS0 :1;
[; ;pic16f1704.h: 760: unsigned T1CKPS1 :1;
[; ;pic16f1704.h: 761: unsigned TMR1CS0 :1;
[; ;pic16f1704.h: 762: unsigned TMR1CS1 :1;
[; ;pic16f1704.h: 763: };
[; ;pic16f1704.h: 764: } T1CONbits_t;
[; ;pic16f1704.h: 765: extern volatile T1CONbits_t T1CONbits @ 0x018;
[; ;pic16f1704.h: 814: extern volatile unsigned char T1GCON @ 0x019;
"816
[; ;pic16f1704.h: 816: asm("T1GCON equ 019h");
[; <" T1GCON equ 019h ;# ">
[; ;pic16f1704.h: 819: typedef union {
[; ;pic16f1704.h: 820: struct {
[; ;pic16f1704.h: 821: unsigned T1GSS :2;
[; ;pic16f1704.h: 822: unsigned T1GVAL :1;
[; ;pic16f1704.h: 823: unsigned T1GGO_nDONE :1;
[; ;pic16f1704.h: 824: unsigned T1GSPM :1;
[; ;pic16f1704.h: 825: unsigned T1GTM :1;
[; ;pic16f1704.h: 826: unsigned T1GPOL :1;
[; ;pic16f1704.h: 827: unsigned TMR1GE :1;
[; ;pic16f1704.h: 828: };
[; ;pic16f1704.h: 829: struct {
[; ;pic16f1704.h: 830: unsigned T1GSS0 :1;
[; ;pic16f1704.h: 831: unsigned T1GSS1 :1;
[; ;pic16f1704.h: 832: };
[; ;pic16f1704.h: 833: } T1GCONbits_t;
[; ;pic16f1704.h: 834: extern volatile T1GCONbits_t T1GCONbits @ 0x019;
[; ;pic16f1704.h: 883: extern volatile unsigned char TMR2 @ 0x01A;
"885
[; ;pic16f1704.h: 885: asm("TMR2 equ 01Ah");
[; <" TMR2 equ 01Ah ;# ">
[; ;pic16f1704.h: 888: typedef union {
[; ;pic16f1704.h: 889: struct {
[; ;pic16f1704.h: 890: unsigned TMR2 :8;
[; ;pic16f1704.h: 891: };
[; ;pic16f1704.h: 892: } TMR2bits_t;
[; ;pic16f1704.h: 893: extern volatile TMR2bits_t TMR2bits @ 0x01A;
[; ;pic16f1704.h: 902: extern volatile unsigned char PR2 @ 0x01B;
"904
[; ;pic16f1704.h: 904: asm("PR2 equ 01Bh");
[; <" PR2 equ 01Bh ;# ">
[; ;pic16f1704.h: 907: typedef union {
[; ;pic16f1704.h: 908: struct {
[; ;pic16f1704.h: 909: unsigned PR2 :8;
[; ;pic16f1704.h: 910: };
[; ;pic16f1704.h: 911: } PR2bits_t;
[; ;pic16f1704.h: 912: extern volatile PR2bits_t PR2bits @ 0x01B;
[; ;pic16f1704.h: 921: extern volatile unsigned char T2CON @ 0x01C;
"923
[; ;pic16f1704.h: 923: asm("T2CON equ 01Ch");
[; <" T2CON equ 01Ch ;# ">
[; ;pic16f1704.h: 926: typedef union {
[; ;pic16f1704.h: 927: struct {
[; ;pic16f1704.h: 928: unsigned T2CKPS :2;
[; ;pic16f1704.h: 929: unsigned TMR2ON :1;
[; ;pic16f1704.h: 930: unsigned T2OUTPS :4;
[; ;pic16f1704.h: 931: };
[; ;pic16f1704.h: 932: struct {
[; ;pic16f1704.h: 933: unsigned T2CKPS0 :1;
[; ;pic16f1704.h: 934: unsigned T2CKPS1 :1;
[; ;pic16f1704.h: 935: unsigned :1;
[; ;pic16f1704.h: 936: unsigned T2OUTPS0 :1;
[; ;pic16f1704.h: 937: unsigned T2OUTPS1 :1;
[; ;pic16f1704.h: 938: unsigned T2OUTPS2 :1;
[; ;pic16f1704.h: 939: unsigned T2OUTPS3 :1;
[; ;pic16f1704.h: 940: };
[; ;pic16f1704.h: 941: } T2CONbits_t;
[; ;pic16f1704.h: 942: extern volatile T2CONbits_t T2CONbits @ 0x01C;
[; ;pic16f1704.h: 991: extern volatile unsigned char TRISA @ 0x08C;
"993
[; ;pic16f1704.h: 993: asm("TRISA equ 08Ch");
[; <" TRISA equ 08Ch ;# ">
[; ;pic16f1704.h: 996: typedef union {
[; ;pic16f1704.h: 997: struct {
[; ;pic16f1704.h: 998: unsigned TRISA0 :1;
[; ;pic16f1704.h: 999: unsigned TRISA1 :1;
[; ;pic16f1704.h: 1000: unsigned TRISA2 :1;
[; ;pic16f1704.h: 1001: unsigned :1;
[; ;pic16f1704.h: 1002: unsigned TRISA4 :1;
[; ;pic16f1704.h: 1003: unsigned TRISA5 :1;
[; ;pic16f1704.h: 1004: };
[; ;pic16f1704.h: 1005: } TRISAbits_t;
[; ;pic16f1704.h: 1006: extern volatile TRISAbits_t TRISAbits @ 0x08C;
[; ;pic16f1704.h: 1035: extern volatile unsigned char TRISC @ 0x08E;
"1037
[; ;pic16f1704.h: 1037: asm("TRISC equ 08Eh");
[; <" TRISC equ 08Eh ;# ">
[; ;pic16f1704.h: 1040: typedef union {
[; ;pic16f1704.h: 1041: struct {
[; ;pic16f1704.h: 1042: unsigned TRISC0 :1;
[; ;pic16f1704.h: 1043: unsigned TRISC1 :1;
[; ;pic16f1704.h: 1044: unsigned TRISC2 :1;
[; ;pic16f1704.h: 1045: unsigned TRISC3 :1;
[; ;pic16f1704.h: 1046: unsigned TRISC4 :1;
[; ;pic16f1704.h: 1047: unsigned TRISC5 :1;
[; ;pic16f1704.h: 1048: };
[; ;pic16f1704.h: 1049: } TRISCbits_t;
[; ;pic16f1704.h: 1050: extern volatile TRISCbits_t TRISCbits @ 0x08E;
[; ;pic16f1704.h: 1084: extern volatile unsigned char PIE1 @ 0x091;
"1086
[; ;pic16f1704.h: 1086: asm("PIE1 equ 091h");
[; <" PIE1 equ 091h ;# ">
[; ;pic16f1704.h: 1089: typedef union {
[; ;pic16f1704.h: 1090: struct {
[; ;pic16f1704.h: 1091: unsigned TMR1IE :1;
[; ;pic16f1704.h: 1092: unsigned TMR2IE :1;
[; ;pic16f1704.h: 1093: unsigned CCP1IE :1;
[; ;pic16f1704.h: 1094: unsigned SSP1IE :1;
[; ;pic16f1704.h: 1095: unsigned TXIE :1;
[; ;pic16f1704.h: 1096: unsigned RCIE :1;
[; ;pic16f1704.h: 1097: unsigned ADIE :1;
[; ;pic16f1704.h: 1098: unsigned TMR1GIE :1;
[; ;pic16f1704.h: 1099: };
[; ;pic16f1704.h: 1100: struct {
[; ;pic16f1704.h: 1101: unsigned :2;
[; ;pic16f1704.h: 1102: unsigned CCPIE :1;
[; ;pic16f1704.h: 1103: };
[; ;pic16f1704.h: 1104: } PIE1bits_t;
[; ;pic16f1704.h: 1105: extern volatile PIE1bits_t PIE1bits @ 0x091;
[; ;pic16f1704.h: 1154: extern volatile unsigned char PIE2 @ 0x092;
"1156
[; ;pic16f1704.h: 1156: asm("PIE2 equ 092h");
[; <" PIE2 equ 092h ;# ">
[; ;pic16f1704.h: 1159: typedef union {
[; ;pic16f1704.h: 1160: struct {
[; ;pic16f1704.h: 1161: unsigned CCP2IE :1;
[; ;pic16f1704.h: 1162: unsigned TMR4IE :1;
[; ;pic16f1704.h: 1163: unsigned TMR6IE :1;
[; ;pic16f1704.h: 1164: unsigned BCL1IE :1;
[; ;pic16f1704.h: 1165: unsigned :1;
[; ;pic16f1704.h: 1166: unsigned C1IE :1;
[; ;pic16f1704.h: 1167: unsigned C2IE :1;
[; ;pic16f1704.h: 1168: unsigned OSFIE :1;
[; ;pic16f1704.h: 1169: };
[; ;pic16f1704.h: 1170: } PIE2bits_t;
[; ;pic16f1704.h: 1171: extern volatile PIE2bits_t PIE2bits @ 0x092;
[; ;pic16f1704.h: 1210: extern volatile unsigned char PIE3 @ 0x093;
"1212
[; ;pic16f1704.h: 1212: asm("PIE3 equ 093h");
[; <" PIE3 equ 093h ;# ">
[; ;pic16f1704.h: 1215: typedef union {
[; ;pic16f1704.h: 1216: struct {
[; ;pic16f1704.h: 1217: unsigned CLC1IE :1;
[; ;pic16f1704.h: 1218: unsigned CLC2IE :1;
[; ;pic16f1704.h: 1219: unsigned CLC3IE :1;
[; ;pic16f1704.h: 1220: unsigned :1;
[; ;pic16f1704.h: 1221: unsigned ZCDIE :1;
[; ;pic16f1704.h: 1222: unsigned COGIE :1;
[; ;pic16f1704.h: 1223: };
[; ;pic16f1704.h: 1224: } PIE3bits_t;
[; ;pic16f1704.h: 1225: extern volatile PIE3bits_t PIE3bits @ 0x093;
[; ;pic16f1704.h: 1254: extern volatile unsigned char OPTION_REG @ 0x095;
"1256
[; ;pic16f1704.h: 1256: asm("OPTION_REG equ 095h");
[; <" OPTION_REG equ 095h ;# ">
[; ;pic16f1704.h: 1259: typedef union {
[; ;pic16f1704.h: 1260: struct {
[; ;pic16f1704.h: 1261: unsigned PS :3;
[; ;pic16f1704.h: 1262: unsigned PSA :1;
[; ;pic16f1704.h: 1263: unsigned TMR0SE :1;
[; ;pic16f1704.h: 1264: unsigned TMR0CS :1;
[; ;pic16f1704.h: 1265: unsigned INTEDG :1;
[; ;pic16f1704.h: 1266: unsigned nWPUEN :1;
[; ;pic16f1704.h: 1267: };
[; ;pic16f1704.h: 1268: struct {
[; ;pic16f1704.h: 1269: unsigned PS0 :1;
[; ;pic16f1704.h: 1270: unsigned PS1 :1;
[; ;pic16f1704.h: 1271: unsigned PS2 :1;
[; ;pic16f1704.h: 1272: unsigned :1;
[; ;pic16f1704.h: 1273: unsigned T0SE :1;
[; ;pic16f1704.h: 1274: unsigned T0CS :1;
[; ;pic16f1704.h: 1275: };
[; ;pic16f1704.h: 1276: } OPTION_REGbits_t;
[; ;pic16f1704.h: 1277: extern volatile OPTION_REGbits_t OPTION_REGbits @ 0x095;
[; ;pic16f1704.h: 1336: extern volatile unsigned char PCON @ 0x096;
"1338
[; ;pic16f1704.h: 1338: asm("PCON equ 096h");
[; <" PCON equ 096h ;# ">
[; ;pic16f1704.h: 1341: typedef union {
[; ;pic16f1704.h: 1342: struct {
[; ;pic16f1704.h: 1343: unsigned nBOR :1;
[; ;pic16f1704.h: 1344: unsigned nPOR :1;
[; ;pic16f1704.h: 1345: unsigned nRI :1;
[; ;pic16f1704.h: 1346: unsigned nRMCLR :1;
[; ;pic16f1704.h: 1347: unsigned nRWDT :1;
[; ;pic16f1704.h: 1348: unsigned :1;
[; ;pic16f1704.h: 1349: unsigned STKUNF :1;
[; ;pic16f1704.h: 1350: unsigned STKOVF :1;
[; ;pic16f1704.h: 1351: };
[; ;pic16f1704.h: 1352: } PCONbits_t;
[; ;pic16f1704.h: 1353: extern volatile PCONbits_t PCONbits @ 0x096;
[; ;pic16f1704.h: 1392: extern volatile unsigned char WDTCON @ 0x097;
"1394
[; ;pic16f1704.h: 1394: asm("WDTCON equ 097h");
[; <" WDTCON equ 097h ;# ">
[; ;pic16f1704.h: 1397: typedef union {
[; ;pic16f1704.h: 1398: struct {
[; ;pic16f1704.h: 1399: unsigned SWDTEN :1;
[; ;pic16f1704.h: 1400: unsigned WDTPS :5;
[; ;pic16f1704.h: 1401: };
[; ;pic16f1704.h: 1402: struct {
[; ;pic16f1704.h: 1403: unsigned :1;
[; ;pic16f1704.h: 1404: unsigned WDTPS0 :1;
[; ;pic16f1704.h: 1405: unsigned WDTPS1 :1;
[; ;pic16f1704.h: 1406: unsigned WDTPS2 :1;
[; ;pic16f1704.h: 1407: unsigned WDTPS3 :1;
[; ;pic16f1704.h: 1408: unsigned WDTPS4 :1;
[; ;pic16f1704.h: 1409: };
[; ;pic16f1704.h: 1410: } WDTCONbits_t;
[; ;pic16f1704.h: 1411: extern volatile WDTCONbits_t WDTCONbits @ 0x097;
[; ;pic16f1704.h: 1450: extern volatile unsigned char OSCTUNE @ 0x098;
"1452
[; ;pic16f1704.h: 1452: asm("OSCTUNE equ 098h");
[; <" OSCTUNE equ 098h ;# ">
[; ;pic16f1704.h: 1455: typedef union {
[; ;pic16f1704.h: 1456: struct {
[; ;pic16f1704.h: 1457: unsigned TUN :6;
[; ;pic16f1704.h: 1458: };
[; ;pic16f1704.h: 1459: struct {
[; ;pic16f1704.h: 1460: unsigned TUN0 :1;
[; ;pic16f1704.h: 1461: unsigned TUN1 :1;
[; ;pic16f1704.h: 1462: unsigned TUN2 :1;
[; ;pic16f1704.h: 1463: unsigned TUN3 :1;
[; ;pic16f1704.h: 1464: unsigned TUN4 :1;
[; ;pic16f1704.h: 1465: unsigned TUN5 :1;
[; ;pic16f1704.h: 1466: };
[; ;pic16f1704.h: 1467: } OSCTUNEbits_t;
[; ;pic16f1704.h: 1468: extern volatile OSCTUNEbits_t OSCTUNEbits @ 0x098;
[; ;pic16f1704.h: 1507: extern volatile unsigned char OSCCON @ 0x099;
"1509
[; ;pic16f1704.h: 1509: asm("OSCCON equ 099h");
[; <" OSCCON equ 099h ;# ">
[; ;pic16f1704.h: 1512: typedef union {
[; ;pic16f1704.h: 1513: struct {
[; ;pic16f1704.h: 1514: unsigned SCS :2;
[; ;pic16f1704.h: 1515: unsigned :1;
[; ;pic16f1704.h: 1516: unsigned IRCF :4;
[; ;pic16f1704.h: 1517: unsigned SPLLEN :1;
[; ;pic16f1704.h: 1518: };
[; ;pic16f1704.h: 1519: struct {
[; ;pic16f1704.h: 1520: unsigned SCS0 :1;
[; ;pic16f1704.h: 1521: unsigned SCS1 :1;
[; ;pic16f1704.h: 1522: unsigned :1;
[; ;pic16f1704.h: 1523: unsigned IRCF0 :1;
[; ;pic16f1704.h: 1524: unsigned IRCF1 :1;
[; ;pic16f1704.h: 1525: unsigned IRCF2 :1;
[; ;pic16f1704.h: 1526: unsigned IRCF3 :1;
[; ;pic16f1704.h: 1527: };
[; ;pic16f1704.h: 1528: } OSCCONbits_t;
[; ;pic16f1704.h: 1529: extern volatile OSCCONbits_t OSCCONbits @ 0x099;
[; ;pic16f1704.h: 1578: extern volatile unsigned char OSCSTAT @ 0x09A;
"1580
[; ;pic16f1704.h: 1580: asm("OSCSTAT equ 09Ah");
[; <" OSCSTAT equ 09Ah ;# ">
[; ;pic16f1704.h: 1583: typedef union {
[; ;pic16f1704.h: 1584: struct {
[; ;pic16f1704.h: 1585: unsigned HFIOFS :1;
[; ;pic16f1704.h: 1586: unsigned LFIOFR :1;
[; ;pic16f1704.h: 1587: unsigned MFIOFR :1;
[; ;pic16f1704.h: 1588: unsigned HFIOFL :1;
[; ;pic16f1704.h: 1589: unsigned HFIOFR :1;
[; ;pic16f1704.h: 1590: unsigned OSTS :1;
[; ;pic16f1704.h: 1591: unsigned PLLR :1;
[; ;pic16f1704.h: 1592: unsigned SOSCR :1;
[; ;pic16f1704.h: 1593: };
[; ;pic16f1704.h: 1594: } OSCSTATbits_t;
[; ;pic16f1704.h: 1595: extern volatile OSCSTATbits_t OSCSTATbits @ 0x09A;
[; ;pic16f1704.h: 1639: extern volatile unsigned short ADRES @ 0x09B;
"1641
[; ;pic16f1704.h: 1641: asm("ADRES equ 09Bh");
[; <" ADRES equ 09Bh ;# ">
[; ;pic16f1704.h: 1645: extern volatile unsigned char ADRESL @ 0x09B;
"1647
[; ;pic16f1704.h: 1647: asm("ADRESL equ 09Bh");
[; <" ADRESL equ 09Bh ;# ">
[; ;pic16f1704.h: 1650: typedef union {
[; ;pic16f1704.h: 1651: struct {
[; ;pic16f1704.h: 1652: unsigned ADRESL :8;
[; ;pic16f1704.h: 1653: };
[; ;pic16f1704.h: 1654: } ADRESLbits_t;
[; ;pic16f1704.h: 1655: extern volatile ADRESLbits_t ADRESLbits @ 0x09B;
[; ;pic16f1704.h: 1664: extern volatile unsigned char ADRESH @ 0x09C;
"1666
[; ;pic16f1704.h: 1666: asm("ADRESH equ 09Ch");
[; <" ADRESH equ 09Ch ;# ">
[; ;pic16f1704.h: 1669: typedef union {
[; ;pic16f1704.h: 1670: struct {
[; ;pic16f1704.h: 1671: unsigned ADRESH :8;
[; ;pic16f1704.h: 1672: };
[; ;pic16f1704.h: 1673: } ADRESHbits_t;
[; ;pic16f1704.h: 1674: extern volatile ADRESHbits_t ADRESHbits @ 0x09C;
[; ;pic16f1704.h: 1683: extern volatile unsigned char ADCON0 @ 0x09D;
"1685
[; ;pic16f1704.h: 1685: asm("ADCON0 equ 09Dh");
[; <" ADCON0 equ 09Dh ;# ">
[; ;pic16f1704.h: 1688: typedef union {
[; ;pic16f1704.h: 1689: struct {
[; ;pic16f1704.h: 1690: unsigned ADON :1;
[; ;pic16f1704.h: 1691: unsigned GO_nDONE :1;
[; ;pic16f1704.h: 1692: unsigned CHS :5;
[; ;pic16f1704.h: 1693: };
[; ;pic16f1704.h: 1694: struct {
[; ;pic16f1704.h: 1695: unsigned :1;
[; ;pic16f1704.h: 1696: unsigned ADGO :1;
[; ;pic16f1704.h: 1697: unsigned CHS0 :1;
[; ;pic16f1704.h: 1698: unsigned CHS1 :1;
[; ;pic16f1704.h: 1699: unsigned CHS2 :1;
[; ;pic16f1704.h: 1700: unsigned CHS3 :1;
[; ;pic16f1704.h: 1701: unsigned CHS4 :1;
[; ;pic16f1704.h: 1702: };
[; ;pic16f1704.h: 1703: struct {
[; ;pic16f1704.h: 1704: unsigned :1;
[; ;pic16f1704.h: 1705: unsigned GO :1;
[; ;pic16f1704.h: 1706: };
[; ;pic16f1704.h: 1707: } ADCON0bits_t;
[; ;pic16f1704.h: 1708: extern volatile ADCON0bits_t ADCON0bits @ 0x09D;
[; ;pic16f1704.h: 1762: extern volatile unsigned char ADCON1 @ 0x09E;
"1764
[; ;pic16f1704.h: 1764: asm("ADCON1 equ 09Eh");
[; <" ADCON1 equ 09Eh ;# ">
[; ;pic16f1704.h: 1767: typedef union {
[; ;pic16f1704.h: 1768: struct {
[; ;pic16f1704.h: 1769: unsigned ADPREF :2;
[; ;pic16f1704.h: 1770: unsigned :2;
[; ;pic16f1704.h: 1771: unsigned ADCS :3;
[; ;pic16f1704.h: 1772: unsigned ADFM :1;
[; ;pic16f1704.h: 1773: };
[; ;pic16f1704.h: 1774: struct {
[; ;pic16f1704.h: 1775: unsigned ADPREF0 :1;
[; ;pic16f1704.h: 1776: unsigned ADPREF1 :1;
[; ;pic16f1704.h: 1777: };
[; ;pic16f1704.h: 1778: } ADCON1bits_t;
[; ;pic16f1704.h: 1779: extern volatile ADCON1bits_t ADCON1bits @ 0x09E;
[; ;pic16f1704.h: 1808: extern volatile unsigned char ADCON2 @ 0x09F;
"1810
[; ;pic16f1704.h: 1810: asm("ADCON2 equ 09Fh");
[; <" ADCON2 equ 09Fh ;# ">
[; ;pic16f1704.h: 1813: typedef union {
[; ;pic16f1704.h: 1814: struct {
[; ;pic16f1704.h: 1815: unsigned :4;
[; ;pic16f1704.h: 1816: unsigned TRIGSEL :4;
[; ;pic16f1704.h: 1817: };
[; ;pic16f1704.h: 1818: struct {
[; ;pic16f1704.h: 1819: unsigned :4;
[; ;pic16f1704.h: 1820: unsigned TRIGSEL0 :1;
[; ;pic16f1704.h: 1821: unsigned TRIGSEL1 :1;
[; ;pic16f1704.h: 1822: unsigned TRIGSEL2 :1;
[; ;pic16f1704.h: 1823: unsigned TRIGSEL3 :1;
[; ;pic16f1704.h: 1824: };
[; ;pic16f1704.h: 1825: } ADCON2bits_t;
[; ;pic16f1704.h: 1826: extern volatile ADCON2bits_t ADCON2bits @ 0x09F;
[; ;pic16f1704.h: 1855: extern volatile unsigned char LATA @ 0x10C;
"1857
[; ;pic16f1704.h: 1857: asm("LATA equ 010Ch");
[; <" LATA equ 010Ch ;# ">
[; ;pic16f1704.h: 1860: typedef union {
[; ;pic16f1704.h: 1861: struct {
[; ;pic16f1704.h: 1862: unsigned LATA0 :1;
[; ;pic16f1704.h: 1863: unsigned LATA1 :1;
[; ;pic16f1704.h: 1864: unsigned LATA2 :1;
[; ;pic16f1704.h: 1865: unsigned :1;
[; ;pic16f1704.h: 1866: unsigned LATA4 :1;
[; ;pic16f1704.h: 1867: unsigned LATA5 :1;
[; ;pic16f1704.h: 1868: };
[; ;pic16f1704.h: 1869: } LATAbits_t;
[; ;pic16f1704.h: 1870: extern volatile LATAbits_t LATAbits @ 0x10C;
[; ;pic16f1704.h: 1899: extern volatile unsigned char LATC @ 0x10E;
"1901
[; ;pic16f1704.h: 1901: asm("LATC equ 010Eh");
[; <" LATC equ 010Eh ;# ">
[; ;pic16f1704.h: 1904: typedef union {
[; ;pic16f1704.h: 1905: struct {
[; ;pic16f1704.h: 1906: unsigned LATC0 :1;
[; ;pic16f1704.h: 1907: unsigned LATC1 :1;
[; ;pic16f1704.h: 1908: unsigned LATC2 :1;
[; ;pic16f1704.h: 1909: unsigned LATC3 :1;
[; ;pic16f1704.h: 1910: unsigned LATC4 :1;
[; ;pic16f1704.h: 1911: unsigned LATC5 :1;
[; ;pic16f1704.h: 1912: };
[; ;pic16f1704.h: 1913: } LATCbits_t;
[; ;pic16f1704.h: 1914: extern volatile LATCbits_t LATCbits @ 0x10E;
[; ;pic16f1704.h: 1948: extern volatile unsigned char CM1CON0 @ 0x111;
"1950
[; ;pic16f1704.h: 1950: asm("CM1CON0 equ 0111h");
[; <" CM1CON0 equ 0111h ;# ">
[; ;pic16f1704.h: 1953: typedef union {
[; ;pic16f1704.h: 1954: struct {
[; ;pic16f1704.h: 1955: unsigned C1SYNC :1;
[; ;pic16f1704.h: 1956: unsigned C1HYS :1;
[; ;pic16f1704.h: 1957: unsigned C1SP :1;
[; ;pic16f1704.h: 1958: unsigned C1ZLF :1;
[; ;pic16f1704.h: 1959: unsigned C1POL :1;
[; ;pic16f1704.h: 1960: unsigned :1;
[; ;pic16f1704.h: 1961: unsigned C1OUT :1;
[; ;pic16f1704.h: 1962: unsigned C1ON :1;
[; ;pic16f1704.h: 1963: };
[; ;pic16f1704.h: 1964: } CM1CON0bits_t;
[; ;pic16f1704.h: 1965: extern volatile CM1CON0bits_t CM1CON0bits @ 0x111;
[; ;pic16f1704.h: 2004: extern volatile unsigned char CM1CON1 @ 0x112;
"2006
[; ;pic16f1704.h: 2006: asm("CM1CON1 equ 0112h");
[; <" CM1CON1 equ 0112h ;# ">
[; ;pic16f1704.h: 2009: typedef union {
[; ;pic16f1704.h: 2010: struct {
[; ;pic16f1704.h: 2011: unsigned C1NCH :3;
[; ;pic16f1704.h: 2012: unsigned C1PCH :3;
[; ;pic16f1704.h: 2013: unsigned C1INTN :1;
[; ;pic16f1704.h: 2014: unsigned C1INTP :1;
[; ;pic16f1704.h: 2015: };
[; ;pic16f1704.h: 2016: struct {
[; ;pic16f1704.h: 2017: unsigned C1NCH0 :1;
[; ;pic16f1704.h: 2018: unsigned C1NCH1 :1;
[; ;pic16f1704.h: 2019: unsigned C1NCH2 :1;
[; ;pic16f1704.h: 2020: unsigned C1PCH0 :1;
[; ;pic16f1704.h: 2021: unsigned C1PCH1 :1;
[; ;pic16f1704.h: 2022: unsigned C1PCH2 :1;
[; ;pic16f1704.h: 2023: };
[; ;pic16f1704.h: 2024: } CM1CON1bits_t;
[; ;pic16f1704.h: 2025: extern volatile CM1CON1bits_t CM1CON1bits @ 0x112;
[; ;pic16f1704.h: 2079: extern volatile unsigned char CM2CON0 @ 0x113;
"2081
[; ;pic16f1704.h: 2081: asm("CM2CON0 equ 0113h");
[; <" CM2CON0 equ 0113h ;# ">
[; ;pic16f1704.h: 2084: typedef union {
[; ;pic16f1704.h: 2085: struct {
[; ;pic16f1704.h: 2086: unsigned C2SYNC :1;
[; ;pic16f1704.h: 2087: unsigned C2HYS :1;
[; ;pic16f1704.h: 2088: unsigned C2SP :1;
[; ;pic16f1704.h: 2089: unsigned C2ZLF :1;
[; ;pic16f1704.h: 2090: unsigned C2POL :1;
[; ;pic16f1704.h: 2091: unsigned :1;
[; ;pic16f1704.h: 2092: unsigned C2OUT :1;
[; ;pic16f1704.h: 2093: unsigned C2ON :1;
[; ;pic16f1704.h: 2094: };
[; ;pic16f1704.h: 2095: } CM2CON0bits_t;
[; ;pic16f1704.h: 2096: extern volatile CM2CON0bits_t CM2CON0bits @ 0x113;
[; ;pic16f1704.h: 2135: extern volatile unsigned char CM2CON1 @ 0x114;
"2137
[; ;pic16f1704.h: 2137: asm("CM2CON1 equ 0114h");
[; <" CM2CON1 equ 0114h ;# ">
[; ;pic16f1704.h: 2140: typedef union {
[; ;pic16f1704.h: 2141: struct {
[; ;pic16f1704.h: 2142: unsigned C2NCH :3;
[; ;pic16f1704.h: 2143: unsigned C2PCH :3;
[; ;pic16f1704.h: 2144: unsigned C2INTN :1;
[; ;pic16f1704.h: 2145: unsigned C2INTP :1;
[; ;pic16f1704.h: 2146: };
[; ;pic16f1704.h: 2147: struct {
[; ;pic16f1704.h: 2148: unsigned C2NCH0 :1;
[; ;pic16f1704.h: 2149: unsigned C2NCH1 :1;
[; ;pic16f1704.h: 2150: unsigned C2NCH2 :1;
[; ;pic16f1704.h: 2151: unsigned C2PCH0 :1;
[; ;pic16f1704.h: 2152: unsigned C2PCH1 :1;
[; ;pic16f1704.h: 2153: unsigned C2PCH2 :1;
[; ;pic16f1704.h: 2154: };
[; ;pic16f1704.h: 2155: } CM2CON1bits_t;
[; ;pic16f1704.h: 2156: extern volatile CM2CON1bits_t CM2CON1bits @ 0x114;
[; ;pic16f1704.h: 2210: extern volatile unsigned char CMOUT @ 0x115;
"2212
[; ;pic16f1704.h: 2212: asm("CMOUT equ 0115h");
[; <" CMOUT equ 0115h ;# ">
[; ;pic16f1704.h: 2215: typedef union {
[; ;pic16f1704.h: 2216: struct {
[; ;pic16f1704.h: 2217: unsigned MC1OUT :1;
[; ;pic16f1704.h: 2218: unsigned MC2OUT :1;
[; ;pic16f1704.h: 2219: };
[; ;pic16f1704.h: 2220: } CMOUTbits_t;
[; ;pic16f1704.h: 2221: extern volatile CMOUTbits_t CMOUTbits @ 0x115;
[; ;pic16f1704.h: 2235: extern volatile unsigned char BORCON @ 0x116;
"2237
[; ;pic16f1704.h: 2237: asm("BORCON equ 0116h");
[; <" BORCON equ 0116h ;# ">
[; ;pic16f1704.h: 2240: typedef union {
[; ;pic16f1704.h: 2241: struct {
[; ;pic16f1704.h: 2242: unsigned BORRDY :1;
[; ;pic16f1704.h: 2243: unsigned :5;
[; ;pic16f1704.h: 2244: unsigned BORFS :1;
[; ;pic16f1704.h: 2245: unsigned SBOREN :1;
[; ;pic16f1704.h: 2246: };
[; ;pic16f1704.h: 2247: } BORCONbits_t;
[; ;pic16f1704.h: 2248: extern volatile BORCONbits_t BORCONbits @ 0x116;
[; ;pic16f1704.h: 2267: extern volatile unsigned char FVRCON @ 0x117;
"2269
[; ;pic16f1704.h: 2269: asm("FVRCON equ 0117h");
[; <" FVRCON equ 0117h ;# ">
[; ;pic16f1704.h: 2272: typedef union {
[; ;pic16f1704.h: 2273: struct {
[; ;pic16f1704.h: 2274: unsigned ADFVR :2;
[; ;pic16f1704.h: 2275: unsigned CDAFVR :2;
[; ;pic16f1704.h: 2276: unsigned TSRNG :1;
[; ;pic16f1704.h: 2277: unsigned TSEN :1;
[; ;pic16f1704.h: 2278: unsigned FVRRDY :1;
[; ;pic16f1704.h: 2279: unsigned FVREN :1;
[; ;pic16f1704.h: 2280: };
[; ;pic16f1704.h: 2281: struct {
[; ;pic16f1704.h: 2282: unsigned ADFVR0 :1;
[; ;pic16f1704.h: 2283: unsigned ADFVR1 :1;
[; ;pic16f1704.h: 2284: unsigned CDAFVR0 :1;
[; ;pic16f1704.h: 2285: unsigned CDAFVR1 :1;
[; ;pic16f1704.h: 2286: };
[; ;pic16f1704.h: 2287: } FVRCONbits_t;
[; ;pic16f1704.h: 2288: extern volatile FVRCONbits_t FVRCONbits @ 0x117;
[; ;pic16f1704.h: 2342: extern volatile unsigned char DAC1CON0 @ 0x118;
"2344
[; ;pic16f1704.h: 2344: asm("DAC1CON0 equ 0118h");
[; <" DAC1CON0 equ 0118h ;# ">
[; ;pic16f1704.h: 2347: typedef union {
[; ;pic16f1704.h: 2348: struct {
[; ;pic16f1704.h: 2349: unsigned DAC1NSS :1;
[; ;pic16f1704.h: 2350: unsigned :1;
[; ;pic16f1704.h: 2351: unsigned DAC1PSS :2;
[; ;pic16f1704.h: 2352: unsigned DAC1OE2 :1;
[; ;pic16f1704.h: 2353: unsigned DAC1OE1 :1;
[; ;pic16f1704.h: 2354: unsigned :1;
[; ;pic16f1704.h: 2355: unsigned DAC1EN :1;
[; ;pic16f1704.h: 2356: };
[; ;pic16f1704.h: 2357: struct {
[; ;pic16f1704.h: 2358: unsigned :2;
[; ;pic16f1704.h: 2359: unsigned DAC1PSS0 :1;
[; ;pic16f1704.h: 2360: unsigned DAC1PSS1 :1;
[; ;pic16f1704.h: 2361: };
[; ;pic16f1704.h: 2362: struct {
[; ;pic16f1704.h: 2363: unsigned DACNSS :1;
[; ;pic16f1704.h: 2364: unsigned :1;
[; ;pic16f1704.h: 2365: unsigned DACPSS :2;
[; ;pic16f1704.h: 2366: unsigned DACOE0 :1;
[; ;pic16f1704.h: 2367: unsigned DACOE1 :1;
[; ;pic16f1704.h: 2368: unsigned :1;
[; ;pic16f1704.h: 2369: unsigned DACEN :1;
[; ;pic16f1704.h: 2370: };
[; ;pic16f1704.h: 2371: struct {
[; ;pic16f1704.h: 2372: unsigned :2;
[; ;pic16f1704.h: 2373: unsigned DACPSS0 :1;
[; ;pic16f1704.h: 2374: unsigned DACPSS1 :1;
[; ;pic16f1704.h: 2375: };
[; ;pic16f1704.h: 2376: } DAC1CON0bits_t;
[; ;pic16f1704.h: 2377: extern volatile DAC1CON0bits_t DAC1CON0bits @ 0x118;
[; ;pic16f1704.h: 2451: extern volatile unsigned char DAC1CON1 @ 0x119;
"2453
[; ;pic16f1704.h: 2453: asm("DAC1CON1 equ 0119h");
[; <" DAC1CON1 equ 0119h ;# ">
[; ;pic16f1704.h: 2456: typedef union {
[; ;pic16f1704.h: 2457: struct {
[; ;pic16f1704.h: 2458: unsigned DAC1R :8;
[; ;pic16f1704.h: 2459: };
[; ;pic16f1704.h: 2460: struct {
[; ;pic16f1704.h: 2461: unsigned DAC1R0 :1;
[; ;pic16f1704.h: 2462: unsigned DAC1R1 :1;
[; ;pic16f1704.h: 2463: unsigned DAC1R2 :1;
[; ;pic16f1704.h: 2464: unsigned DAC1R3 :1;
[; ;pic16f1704.h: 2465: unsigned DAC1R4 :1;
[; ;pic16f1704.h: 2466: unsigned DAC1R5 :1;
[; ;pic16f1704.h: 2467: unsigned DAC1R6 :1;
[; ;pic16f1704.h: 2468: unsigned DAC1R7 :1;
[; ;pic16f1704.h: 2469: };
[; ;pic16f1704.h: 2470: struct {
[; ;pic16f1704.h: 2471: unsigned DACR0 :1;
[; ;pic16f1704.h: 2472: unsigned DACR1 :1;
[; ;pic16f1704.h: 2473: unsigned DACR2 :1;
[; ;pic16f1704.h: 2474: unsigned DACR3 :1;
[; ;pic16f1704.h: 2475: unsigned DACR4 :1;
[; ;pic16f1704.h: 2476: unsigned DACR5 :1;
[; ;pic16f1704.h: 2477: unsigned DACR6 :1;
[; ;pic16f1704.h: 2478: unsigned DACR7 :1;
[; ;pic16f1704.h: 2479: };
[; ;pic16f1704.h: 2480: } DAC1CON1bits_t;
[; ;pic16f1704.h: 2481: extern volatile DAC1CON1bits_t DAC1CON1bits @ 0x119;
[; ;pic16f1704.h: 2570: extern volatile unsigned char ZCD1CON @ 0x11C;
"2572
[; ;pic16f1704.h: 2572: asm("ZCD1CON equ 011Ch");
[; <" ZCD1CON equ 011Ch ;# ">
[; ;pic16f1704.h: 2575: typedef union {
[; ;pic16f1704.h: 2576: struct {
[; ;pic16f1704.h: 2577: unsigned ZCD1INTN :1;
[; ;pic16f1704.h: 2578: unsigned ZCD1INTP :1;
[; ;pic16f1704.h: 2579: unsigned :2;
[; ;pic16f1704.h: 2580: unsigned ZCD1POL :1;
[; ;pic16f1704.h: 2581: unsigned ZCD1OUT :1;
[; ;pic16f1704.h: 2582: unsigned :1;
[; ;pic16f1704.h: 2583: unsigned ZCD1EN :1;
[; ;pic16f1704.h: 2584: };
[; ;pic16f1704.h: 2585: } ZCD1CONbits_t;
[; ;pic16f1704.h: 2586: extern volatile ZCD1CONbits_t ZCD1CONbits @ 0x11C;
[; ;pic16f1704.h: 2615: extern volatile unsigned char ANSELA @ 0x18C;
"2617
[; ;pic16f1704.h: 2617: asm("ANSELA equ 018Ch");
[; <" ANSELA equ 018Ch ;# ">
[; ;pic16f1704.h: 2620: typedef union {
[; ;pic16f1704.h: 2621: struct {
[; ;pic16f1704.h: 2622: unsigned ANSA0 :1;
[; ;pic16f1704.h: 2623: unsigned ANSA1 :1;
[; ;pic16f1704.h: 2624: unsigned ANSA2 :1;
[; ;pic16f1704.h: 2625: unsigned :1;
[; ;pic16f1704.h: 2626: unsigned ANSA4 :1;
[; ;pic16f1704.h: 2627: unsigned ANS5 :1;
[; ;pic16f1704.h: 2628: };
[; ;pic16f1704.h: 2629: } ANSELAbits_t;
[; ;pic16f1704.h: 2630: extern volatile ANSELAbits_t ANSELAbits @ 0x18C;
[; ;pic16f1704.h: 2659: extern volatile unsigned char ANSELC @ 0x18E;
"2661
[; ;pic16f1704.h: 2661: asm("ANSELC equ 018Eh");
[; <" ANSELC equ 018Eh ;# ">
[; ;pic16f1704.h: 2664: typedef union {
[; ;pic16f1704.h: 2665: struct {
[; ;pic16f1704.h: 2666: unsigned ANSC0 :1;
[; ;pic16f1704.h: 2667: unsigned ANSC1 :1;
[; ;pic16f1704.h: 2668: unsigned ANSC2 :1;
[; ;pic16f1704.h: 2669: unsigned ANSC3 :1;
[; ;pic16f1704.h: 2670: unsigned ANSC4 :1;
[; ;pic16f1704.h: 2671: unsigned ANSC5 :1;
[; ;pic16f1704.h: 2672: };
[; ;pic16f1704.h: 2673: } ANSELCbits_t;
[; ;pic16f1704.h: 2674: extern volatile ANSELCbits_t ANSELCbits @ 0x18E;
[; ;pic16f1704.h: 2708: extern volatile unsigned short PMADR @ 0x191;
"2710
[; ;pic16f1704.h: 2710: asm("PMADR equ 0191h");
[; <" PMADR equ 0191h ;# ">
[; ;pic16f1704.h: 2714: extern volatile unsigned char PMADRL @ 0x191;
"2716
[; ;pic16f1704.h: 2716: asm("PMADRL equ 0191h");
[; <" PMADRL equ 0191h ;# ">
[; ;pic16f1704.h: 2719: typedef union {
[; ;pic16f1704.h: 2720: struct {
[; ;pic16f1704.h: 2721: unsigned PMADRL :8;
[; ;pic16f1704.h: 2722: };
[; ;pic16f1704.h: 2723: } PMADRLbits_t;
[; ;pic16f1704.h: 2724: extern volatile PMADRLbits_t PMADRLbits @ 0x191;
[; ;pic16f1704.h: 2733: extern volatile unsigned char PMADRH @ 0x192;
"2735
[; ;pic16f1704.h: 2735: asm("PMADRH equ 0192h");
[; <" PMADRH equ 0192h ;# ">
[; ;pic16f1704.h: 2738: typedef union {
[; ;pic16f1704.h: 2739: struct {
[; ;pic16f1704.h: 2740: unsigned PMADRH :7;
[; ;pic16f1704.h: 2741: };
[; ;pic16f1704.h: 2742: } PMADRHbits_t;
[; ;pic16f1704.h: 2743: extern volatile PMADRHbits_t PMADRHbits @ 0x192;
[; ;pic16f1704.h: 2752: extern volatile unsigned short PMDAT @ 0x193;
"2754
[; ;pic16f1704.h: 2754: asm("PMDAT equ 0193h");
[; <" PMDAT equ 0193h ;# ">
[; ;pic16f1704.h: 2758: extern volatile unsigned char PMDATL @ 0x193;
"2760
[; ;pic16f1704.h: 2760: asm("PMDATL equ 0193h");
[; <" PMDATL equ 0193h ;# ">
[; ;pic16f1704.h: 2763: typedef union {
[; ;pic16f1704.h: 2764: struct {
[; ;pic16f1704.h: 2765: unsigned PMDATL :8;
[; ;pic16f1704.h: 2766: };
[; ;pic16f1704.h: 2767: } PMDATLbits_t;
[; ;pic16f1704.h: 2768: extern volatile PMDATLbits_t PMDATLbits @ 0x193;
[; ;pic16f1704.h: 2777: extern volatile unsigned char PMDATH @ 0x194;
"2779
[; ;pic16f1704.h: 2779: asm("PMDATH equ 0194h");
[; <" PMDATH equ 0194h ;# ">
[; ;pic16f1704.h: 2782: typedef union {
[; ;pic16f1704.h: 2783: struct {
[; ;pic16f1704.h: 2784: unsigned PMDATH :6;
[; ;pic16f1704.h: 2785: };
[; ;pic16f1704.h: 2786: } PMDATHbits_t;
[; ;pic16f1704.h: 2787: extern volatile PMDATHbits_t PMDATHbits @ 0x194;
[; ;pic16f1704.h: 2796: extern volatile unsigned char PMCON1 @ 0x195;
"2798
[; ;pic16f1704.h: 2798: asm("PMCON1 equ 0195h");
[; <" PMCON1 equ 0195h ;# ">
[; ;pic16f1704.h: 2801: typedef union {
[; ;pic16f1704.h: 2802: struct {
[; ;pic16f1704.h: 2803: unsigned RD :1;
[; ;pic16f1704.h: 2804: unsigned WR :1;
[; ;pic16f1704.h: 2805: unsigned WREN :1;
[; ;pic16f1704.h: 2806: unsigned WRERR :1;
[; ;pic16f1704.h: 2807: unsigned FREE :1;
[; ;pic16f1704.h: 2808: unsigned LWLO :1;
[; ;pic16f1704.h: 2809: unsigned CFGS :1;
[; ;pic16f1704.h: 2810: };
[; ;pic16f1704.h: 2811: } PMCON1bits_t;
[; ;pic16f1704.h: 2812: extern volatile PMCON1bits_t PMCON1bits @ 0x195;
[; ;pic16f1704.h: 2851: extern volatile unsigned char PMCON2 @ 0x196;
"2853
[; ;pic16f1704.h: 2853: asm("PMCON2 equ 0196h");
[; <" PMCON2 equ 0196h ;# ">
[; ;pic16f1704.h: 2856: typedef union {
[; ;pic16f1704.h: 2857: struct {
[; ;pic16f1704.h: 2858: unsigned PMCON2 :8;
[; ;pic16f1704.h: 2859: };
[; ;pic16f1704.h: 2860: } PMCON2bits_t;
[; ;pic16f1704.h: 2861: extern volatile PMCON2bits_t PMCON2bits @ 0x196;
[; ;pic16f1704.h: 2870: extern volatile unsigned char VREGCON @ 0x197;
"2872
[; ;pic16f1704.h: 2872: asm("VREGCON equ 0197h");
[; <" VREGCON equ 0197h ;# ">
[; ;pic16f1704.h: 2875: typedef union {
[; ;pic16f1704.h: 2876: struct {
[; ;pic16f1704.h: 2877: unsigned :1;
[; ;pic16f1704.h: 2878: unsigned VREGPM :1;
[; ;pic16f1704.h: 2879: };
[; ;pic16f1704.h: 2880: } VREGCONbits_t;
[; ;pic16f1704.h: 2881: extern volatile VREGCONbits_t VREGCONbits @ 0x197;
[; ;pic16f1704.h: 2890: extern volatile unsigned char RC1REG @ 0x199;
"2892
[; ;pic16f1704.h: 2892: asm("RC1REG equ 0199h");
[; <" RC1REG equ 0199h ;# ">
[; ;pic16f1704.h: 2895: extern volatile unsigned char RCREG @ 0x199;
"2897
[; ;pic16f1704.h: 2897: asm("RCREG equ 0199h");
[; <" RCREG equ 0199h ;# ">
[; ;pic16f1704.h: 2899: extern volatile unsigned char RCREG1 @ 0x199;
"2901
[; ;pic16f1704.h: 2901: asm("RCREG1 equ 0199h");
[; <" RCREG1 equ 0199h ;# ">
[; ;pic16f1704.h: 2904: typedef union {
[; ;pic16f1704.h: 2905: struct {
[; ;pic16f1704.h: 2906: unsigned RC1REG :8;
[; ;pic16f1704.h: 2907: };
[; ;pic16f1704.h: 2908: } RC1REGbits_t;
[; ;pic16f1704.h: 2909: extern volatile RC1REGbits_t RC1REGbits @ 0x199;
[; ;pic16f1704.h: 2917: typedef union {
[; ;pic16f1704.h: 2918: struct {
[; ;pic16f1704.h: 2919: unsigned RC1REG :8;
[; ;pic16f1704.h: 2920: };
[; ;pic16f1704.h: 2921: } RCREGbits_t;
[; ;pic16f1704.h: 2922: extern volatile RCREGbits_t RCREGbits @ 0x199;
[; ;pic16f1704.h: 2929: typedef union {
[; ;pic16f1704.h: 2930: struct {
[; ;pic16f1704.h: 2931: unsigned RC1REG :8;
[; ;pic16f1704.h: 2932: };
[; ;pic16f1704.h: 2933: } RCREG1bits_t;
[; ;pic16f1704.h: 2934: extern volatile RCREG1bits_t RCREG1bits @ 0x199;
[; ;pic16f1704.h: 2943: extern volatile unsigned char TX1REG @ 0x19A;
"2945
[; ;pic16f1704.h: 2945: asm("TX1REG equ 019Ah");
[; <" TX1REG equ 019Ah ;# ">
[; ;pic16f1704.h: 2948: extern volatile unsigned char TXREG1 @ 0x19A;
"2950
[; ;pic16f1704.h: 2950: asm("TXREG1 equ 019Ah");
[; <" TXREG1 equ 019Ah ;# ">
[; ;pic16f1704.h: 2952: extern volatile unsigned char TXREG @ 0x19A;
"2954
[; ;pic16f1704.h: 2954: asm("TXREG equ 019Ah");
[; <" TXREG equ 019Ah ;# ">
[; ;pic16f1704.h: 2957: typedef union {
[; ;pic16f1704.h: 2958: struct {
[; ;pic16f1704.h: 2959: unsigned TX1REG :8;
[; ;pic16f1704.h: 2960: };
[; ;pic16f1704.h: 2961: } TX1REGbits_t;
[; ;pic16f1704.h: 2962: extern volatile TX1REGbits_t TX1REGbits @ 0x19A;
[; ;pic16f1704.h: 2970: typedef union {
[; ;pic16f1704.h: 2971: struct {
[; ;pic16f1704.h: 2972: unsigned TX1REG :8;
[; ;pic16f1704.h: 2973: };
[; ;pic16f1704.h: 2974: } TXREG1bits_t;
[; ;pic16f1704.h: 2975: extern volatile TXREG1bits_t TXREG1bits @ 0x19A;
[; ;pic16f1704.h: 2982: typedef union {
[; ;pic16f1704.h: 2983: struct {
[; ;pic16f1704.h: 2984: unsigned TX1REG :8;
[; ;pic16f1704.h: 2985: };
[; ;pic16f1704.h: 2986: } TXREGbits_t;
[; ;pic16f1704.h: 2987: extern volatile TXREGbits_t TXREGbits @ 0x19A;
[; ;pic16f1704.h: 2996: extern volatile unsigned short SP1BRG @ 0x19B;
"2998
[; ;pic16f1704.h: 2998: asm("SP1BRG equ 019Bh");
[; <" SP1BRG equ 019Bh ;# ">
[; ;pic16f1704.h: 3002: extern volatile unsigned char SP1BRGL @ 0x19B;
"3004
[; ;pic16f1704.h: 3004: asm("SP1BRGL equ 019Bh");
[; <" SP1BRGL equ 019Bh ;# ">
[; ;pic16f1704.h: 3007: extern volatile unsigned char SPBRG @ 0x19B;
"3009
[; ;pic16f1704.h: 3009: asm("SPBRG equ 019Bh");
[; <" SPBRG equ 019Bh ;# ">
[; ;pic16f1704.h: 3011: extern volatile unsigned char SPBRG1 @ 0x19B;
"3013
[; ;pic16f1704.h: 3013: asm("SPBRG1 equ 019Bh");
[; <" SPBRG1 equ 019Bh ;# ">
[; ;pic16f1704.h: 3015: extern volatile unsigned char SPBRGL @ 0x19B;
"3017
[; ;pic16f1704.h: 3017: asm("SPBRGL equ 019Bh");
[; <" SPBRGL equ 019Bh ;# ">
[; ;pic16f1704.h: 3020: typedef union {
[; ;pic16f1704.h: 3021: struct {
[; ;pic16f1704.h: 3022: unsigned SP1BRGL :8;
[; ;pic16f1704.h: 3023: };
[; ;pic16f1704.h: 3024: } SP1BRGLbits_t;
[; ;pic16f1704.h: 3025: extern volatile SP1BRGLbits_t SP1BRGLbits @ 0x19B;
[; ;pic16f1704.h: 3033: typedef union {
[; ;pic16f1704.h: 3034: struct {
[; ;pic16f1704.h: 3035: unsigned SP1BRGL :8;
[; ;pic16f1704.h: 3036: };
[; ;pic16f1704.h: 3037: } SPBRGbits_t;
[; ;pic16f1704.h: 3038: extern volatile SPBRGbits_t SPBRGbits @ 0x19B;
[; ;pic16f1704.h: 3045: typedef union {
[; ;pic16f1704.h: 3046: struct {
[; ;pic16f1704.h: 3047: unsigned SP1BRGL :8;
[; ;pic16f1704.h: 3048: };
[; ;pic16f1704.h: 3049: } SPBRG1bits_t;
[; ;pic16f1704.h: 3050: extern volatile SPBRG1bits_t SPBRG1bits @ 0x19B;
[; ;pic16f1704.h: 3057: typedef union {
[; ;pic16f1704.h: 3058: struct {
[; ;pic16f1704.h: 3059: unsigned SP1BRGL :8;
[; ;pic16f1704.h: 3060: };
[; ;pic16f1704.h: 3061: } SPBRGLbits_t;
[; ;pic16f1704.h: 3062: extern volatile SPBRGLbits_t SPBRGLbits @ 0x19B;
[; ;pic16f1704.h: 3071: extern volatile unsigned char SP1BRGH @ 0x19C;
"3073
[; ;pic16f1704.h: 3073: asm("SP1BRGH equ 019Ch");
[; <" SP1BRGH equ 019Ch ;# ">
[; ;pic16f1704.h: 3076: extern volatile unsigned char SPBRGH @ 0x19C;
"3078
[; ;pic16f1704.h: 3078: asm("SPBRGH equ 019Ch");
[; <" SPBRGH equ 019Ch ;# ">
[; ;pic16f1704.h: 3080: extern volatile unsigned char SPBRGH1 @ 0x19C;
"3082
[; ;pic16f1704.h: 3082: asm("SPBRGH1 equ 019Ch");
[; <" SPBRGH1 equ 019Ch ;# ">
[; ;pic16f1704.h: 3085: typedef union {
[; ;pic16f1704.h: 3086: struct {
[; ;pic16f1704.h: 3087: unsigned SP1BRGH :8;
[; ;pic16f1704.h: 3088: };
[; ;pic16f1704.h: 3089: } SP1BRGHbits_t;
[; ;pic16f1704.h: 3090: extern volatile SP1BRGHbits_t SP1BRGHbits @ 0x19C;
[; ;pic16f1704.h: 3098: typedef union {
[; ;pic16f1704.h: 3099: struct {
[; ;pic16f1704.h: 3100: unsigned SP1BRGH :8;
[; ;pic16f1704.h: 3101: };
[; ;pic16f1704.h: 3102: } SPBRGHbits_t;
[; ;pic16f1704.h: 3103: extern volatile SPBRGHbits_t SPBRGHbits @ 0x19C;
[; ;pic16f1704.h: 3110: typedef union {
[; ;pic16f1704.h: 3111: struct {
[; ;pic16f1704.h: 3112: unsigned SP1BRGH :8;
[; ;pic16f1704.h: 3113: };
[; ;pic16f1704.h: 3114: } SPBRGH1bits_t;
[; ;pic16f1704.h: 3115: extern volatile SPBRGH1bits_t SPBRGH1bits @ 0x19C;
[; ;pic16f1704.h: 3124: extern volatile unsigned char RC1STA @ 0x19D;
"3126
[; ;pic16f1704.h: 3126: asm("RC1STA equ 019Dh");
[; <" RC1STA equ 019Dh ;# ">
[; ;pic16f1704.h: 3129: extern volatile unsigned char RCSTA1 @ 0x19D;
"3131
[; ;pic16f1704.h: 3131: asm("RCSTA1 equ 019Dh");
[; <" RCSTA1 equ 019Dh ;# ">
[; ;pic16f1704.h: 3133: extern volatile unsigned char RCSTA @ 0x19D;
"3135
[; ;pic16f1704.h: 3135: asm("RCSTA equ 019Dh");
[; <" RCSTA equ 019Dh ;# ">
[; ;pic16f1704.h: 3138: typedef union {
[; ;pic16f1704.h: 3139: struct {
[; ;pic16f1704.h: 3140: unsigned RX9D :1;
[; ;pic16f1704.h: 3141: unsigned OERR :1;
[; ;pic16f1704.h: 3142: unsigned FERR :1;
[; ;pic16f1704.h: 3143: unsigned ADDEN :1;
[; ;pic16f1704.h: 3144: unsigned CREN :1;
[; ;pic16f1704.h: 3145: unsigned SREN :1;
[; ;pic16f1704.h: 3146: unsigned RX9 :1;
[; ;pic16f1704.h: 3147: unsigned SPEN :1;
[; ;pic16f1704.h: 3148: };
[; ;pic16f1704.h: 3149: } RC1STAbits_t;
[; ;pic16f1704.h: 3150: extern volatile RC1STAbits_t RC1STAbits @ 0x19D;
[; ;pic16f1704.h: 3193: typedef union {
[; ;pic16f1704.h: 3194: struct {
[; ;pic16f1704.h: 3195: unsigned RX9D :1;
[; ;pic16f1704.h: 3196: unsigned OERR :1;
[; ;pic16f1704.h: 3197: unsigned FERR :1;
[; ;pic16f1704.h: 3198: unsigned ADDEN :1;
[; ;pic16f1704.h: 3199: unsigned CREN :1;
[; ;pic16f1704.h: 3200: unsigned SREN :1;
[; ;pic16f1704.h: 3201: unsigned RX9 :1;
[; ;pic16f1704.h: 3202: unsigned SPEN :1;
[; ;pic16f1704.h: 3203: };
[; ;pic16f1704.h: 3204: } RCSTA1bits_t;
[; ;pic16f1704.h: 3205: extern volatile RCSTA1bits_t RCSTA1bits @ 0x19D;
[; ;pic16f1704.h: 3247: typedef union {
[; ;pic16f1704.h: 3248: struct {
[; ;pic16f1704.h: 3249: unsigned RX9D :1;
[; ;pic16f1704.h: 3250: unsigned OERR :1;
[; ;pic16f1704.h: 3251: unsigned FERR :1;
[; ;pic16f1704.h: 3252: unsigned ADDEN :1;
[; ;pic16f1704.h: 3253: unsigned CREN :1;
[; ;pic16f1704.h: 3254: unsigned SREN :1;
[; ;pic16f1704.h: 3255: unsigned RX9 :1;
[; ;pic16f1704.h: 3256: unsigned SPEN :1;
[; ;pic16f1704.h: 3257: };
[; ;pic16f1704.h: 3258: } RCSTAbits_t;
[; ;pic16f1704.h: 3259: extern volatile RCSTAbits_t RCSTAbits @ 0x19D;
[; ;pic16f1704.h: 3303: extern volatile unsigned char TX1STA @ 0x19E;
"3305
[; ;pic16f1704.h: 3305: asm("TX1STA equ 019Eh");
[; <" TX1STA equ 019Eh ;# ">
[; ;pic16f1704.h: 3308: extern volatile unsigned char TXSTA1 @ 0x19E;
"3310
[; ;pic16f1704.h: 3310: asm("TXSTA1 equ 019Eh");
[; <" TXSTA1 equ 019Eh ;# ">
[; ;pic16f1704.h: 3312: extern volatile unsigned char TXSTA @ 0x19E;
"3314
[; ;pic16f1704.h: 3314: asm("TXSTA equ 019Eh");
[; <" TXSTA equ 019Eh ;# ">
[; ;pic16f1704.h: 3317: typedef union {
[; ;pic16f1704.h: 3318: struct {
[; ;pic16f1704.h: 3319: unsigned TX9D :1;
[; ;pic16f1704.h: 3320: unsigned TRMT :1;
[; ;pic16f1704.h: 3321: unsigned BRGH :1;
[; ;pic16f1704.h: 3322: unsigned SENDB :1;
[; ;pic16f1704.h: 3323: unsigned SYNC :1;
[; ;pic16f1704.h: 3324: unsigned TXEN :1;
[; ;pic16f1704.h: 3325: unsigned TX9 :1;
[; ;pic16f1704.h: 3326: unsigned CSRC :1;
[; ;pic16f1704.h: 3327: };
[; ;pic16f1704.h: 3328: } TX1STAbits_t;
[; ;pic16f1704.h: 3329: extern volatile TX1STAbits_t TX1STAbits @ 0x19E;
[; ;pic16f1704.h: 3372: typedef union {
[; ;pic16f1704.h: 3373: struct {
[; ;pic16f1704.h: 3374: unsigned TX9D :1;
[; ;pic16f1704.h: 3375: unsigned TRMT :1;
[; ;pic16f1704.h: 3376: unsigned BRGH :1;
[; ;pic16f1704.h: 3377: unsigned SENDB :1;
[; ;pic16f1704.h: 3378: unsigned SYNC :1;
[; ;pic16f1704.h: 3379: unsigned TXEN :1;
[; ;pic16f1704.h: 3380: unsigned TX9 :1;
[; ;pic16f1704.h: 3381: unsigned CSRC :1;
[; ;pic16f1704.h: 3382: };
[; ;pic16f1704.h: 3383: } TXSTA1bits_t;
[; ;pic16f1704.h: 3384: extern volatile TXSTA1bits_t TXSTA1bits @ 0x19E;
[; ;pic16f1704.h: 3426: typedef union {
[; ;pic16f1704.h: 3427: struct {
[; ;pic16f1704.h: 3428: unsigned TX9D :1;
[; ;pic16f1704.h: 3429: unsigned TRMT :1;
[; ;pic16f1704.h: 3430: unsigned BRGH :1;
[; ;pic16f1704.h: 3431: unsigned SENDB :1;
[; ;pic16f1704.h: 3432: unsigned SYNC :1;
[; ;pic16f1704.h: 3433: unsigned TXEN :1;
[; ;pic16f1704.h: 3434: unsigned TX9 :1;
[; ;pic16f1704.h: 3435: unsigned CSRC :1;
[; ;pic16f1704.h: 3436: };
[; ;pic16f1704.h: 3437: } TXSTAbits_t;
[; ;pic16f1704.h: 3438: extern volatile TXSTAbits_t TXSTAbits @ 0x19E;
[; ;pic16f1704.h: 3482: extern volatile unsigned char BAUD1CON @ 0x19F;
"3484
[; ;pic16f1704.h: 3484: asm("BAUD1CON equ 019Fh");
[; <" BAUD1CON equ 019Fh ;# ">
[; ;pic16f1704.h: 3487: extern volatile unsigned char BAUDCON1 @ 0x19F;
"3489
[; ;pic16f1704.h: 3489: asm("BAUDCON1 equ 019Fh");
[; <" BAUDCON1 equ 019Fh ;# ">
[; ;pic16f1704.h: 3491: extern volatile unsigned char BAUDCTL1 @ 0x19F;
"3493
[; ;pic16f1704.h: 3493: asm("BAUDCTL1 equ 019Fh");
[; <" BAUDCTL1 equ 019Fh ;# ">
[; ;pic16f1704.h: 3495: extern volatile unsigned char BAUDCON @ 0x19F;
"3497
[; ;pic16f1704.h: 3497: asm("BAUDCON equ 019Fh");
[; <" BAUDCON equ 019Fh ;# ">
[; ;pic16f1704.h: 3499: extern volatile unsigned char BAUDCTL @ 0x19F;
"3501
[; ;pic16f1704.h: 3501: asm("BAUDCTL equ 019Fh");
[; <" BAUDCTL equ 019Fh ;# ">
[; ;pic16f1704.h: 3504: typedef union {
[; ;pic16f1704.h: 3505: struct {
[; ;pic16f1704.h: 3506: unsigned ABDEN :1;
[; ;pic16f1704.h: 3507: unsigned WUE :1;
[; ;pic16f1704.h: 3508: unsigned :1;
[; ;pic16f1704.h: 3509: unsigned BRG16 :1;
[; ;pic16f1704.h: 3510: unsigned SCKP :1;
[; ;pic16f1704.h: 3511: unsigned :1;
[; ;pic16f1704.h: 3512: unsigned RCIDL :1;
[; ;pic16f1704.h: 3513: unsigned ABDOVF :1;
[; ;pic16f1704.h: 3514: };
[; ;pic16f1704.h: 3515: } BAUD1CONbits_t;
[; ;pic16f1704.h: 3516: extern volatile BAUD1CONbits_t BAUD1CONbits @ 0x19F;
[; ;pic16f1704.h: 3549: typedef union {
[; ;pic16f1704.h: 3550: struct {
[; ;pic16f1704.h: 3551: unsigned ABDEN :1;
[; ;pic16f1704.h: 3552: unsigned WUE :1;
[; ;pic16f1704.h: 3553: unsigned :1;
[; ;pic16f1704.h: 3554: unsigned BRG16 :1;
[; ;pic16f1704.h: 3555: unsigned SCKP :1;
[; ;pic16f1704.h: 3556: unsigned :1;
[; ;pic16f1704.h: 3557: unsigned RCIDL :1;
[; ;pic16f1704.h: 3558: unsigned ABDOVF :1;
[; ;pic16f1704.h: 3559: };
[; ;pic16f1704.h: 3560: } BAUDCON1bits_t;
[; ;pic16f1704.h: 3561: extern volatile BAUDCON1bits_t BAUDCON1bits @ 0x19F;
[; ;pic16f1704.h: 3593: typedef union {
[; ;pic16f1704.h: 3594: struct {
[; ;pic16f1704.h: 3595: unsigned ABDEN :1;
[; ;pic16f1704.h: 3596: unsigned WUE :1;
[; ;pic16f1704.h: 3597: unsigned :1;
[; ;pic16f1704.h: 3598: unsigned BRG16 :1;
[; ;pic16f1704.h: 3599: unsigned SCKP :1;
[; ;pic16f1704.h: 3600: unsigned :1;
[; ;pic16f1704.h: 3601: unsigned RCIDL :1;
[; ;pic16f1704.h: 3602: unsigned ABDOVF :1;
[; ;pic16f1704.h: 3603: };
[; ;pic16f1704.h: 3604: } BAUDCTL1bits_t;
[; ;pic16f1704.h: 3605: extern volatile BAUDCTL1bits_t BAUDCTL1bits @ 0x19F;
[; ;pic16f1704.h: 3637: typedef union {
[; ;pic16f1704.h: 3638: struct {
[; ;pic16f1704.h: 3639: unsigned ABDEN :1;
[; ;pic16f1704.h: 3640: unsigned WUE :1;
[; ;pic16f1704.h: 3641: unsigned :1;
[; ;pic16f1704.h: 3642: unsigned BRG16 :1;
[; ;pic16f1704.h: 3643: unsigned SCKP :1;
[; ;pic16f1704.h: 3644: unsigned :1;
[; ;pic16f1704.h: 3645: unsigned RCIDL :1;
[; ;pic16f1704.h: 3646: unsigned ABDOVF :1;
[; ;pic16f1704.h: 3647: };
[; ;pic16f1704.h: 3648: } BAUDCONbits_t;
[; ;pic16f1704.h: 3649: extern volatile BAUDCONbits_t BAUDCONbits @ 0x19F;
[; ;pic16f1704.h: 3681: typedef union {
[; ;pic16f1704.h: 3682: struct {
[; ;pic16f1704.h: 3683: unsigned ABDEN :1;
[; ;pic16f1704.h: 3684: unsigned WUE :1;
[; ;pic16f1704.h: 3685: unsigned :1;
[; ;pic16f1704.h: 3686: unsigned BRG16 :1;
[; ;pic16f1704.h: 3687: unsigned SCKP :1;
[; ;pic16f1704.h: 3688: unsigned :1;
[; ;pic16f1704.h: 3689: unsigned RCIDL :1;
[; ;pic16f1704.h: 3690: unsigned ABDOVF :1;
[; ;pic16f1704.h: 3691: };
[; ;pic16f1704.h: 3692: } BAUDCTLbits_t;
[; ;pic16f1704.h: 3693: extern volatile BAUDCTLbits_t BAUDCTLbits @ 0x19F;
[; ;pic16f1704.h: 3727: extern volatile unsigned char WPUA @ 0x20C;
"3729
[; ;pic16f1704.h: 3729: asm("WPUA equ 020Ch");
[; <" WPUA equ 020Ch ;# ">
[; ;pic16f1704.h: 3732: typedef union {
[; ;pic16f1704.h: 3733: struct {
[; ;pic16f1704.h: 3734: unsigned WPUA0 :1;
[; ;pic16f1704.h: 3735: unsigned WPUA1 :1;
[; ;pic16f1704.h: 3736: unsigned WPUA2 :1;
[; ;pic16f1704.h: 3737: unsigned WPUA3 :1;
[; ;pic16f1704.h: 3738: unsigned WPUA4 :1;
[; ;pic16f1704.h: 3739: unsigned WPUA5 :1;
[; ;pic16f1704.h: 3740: };
[; ;pic16f1704.h: 3741: } WPUAbits_t;
[; ;pic16f1704.h: 3742: extern volatile WPUAbits_t WPUAbits @ 0x20C;
[; ;pic16f1704.h: 3776: extern volatile unsigned char WPUC @ 0x20E;
"3778
[; ;pic16f1704.h: 3778: asm("WPUC equ 020Eh");
[; <" WPUC equ 020Eh ;# ">
[; ;pic16f1704.h: 3781: typedef union {
[; ;pic16f1704.h: 3782: struct {
[; ;pic16f1704.h: 3783: unsigned WPUC0 :1;
[; ;pic16f1704.h: 3784: unsigned WPUC1 :1;
[; ;pic16f1704.h: 3785: unsigned WPUC2 :1;
[; ;pic16f1704.h: 3786: unsigned WPUC3 :1;
[; ;pic16f1704.h: 3787: unsigned WPUC4 :1;
[; ;pic16f1704.h: 3788: unsigned WPUC5 :1;
[; ;pic16f1704.h: 3789: };
[; ;pic16f1704.h: 3790: } WPUCbits_t;
[; ;pic16f1704.h: 3791: extern volatile WPUCbits_t WPUCbits @ 0x20E;
[; ;pic16f1704.h: 3825: extern volatile unsigned char SSP1BUF @ 0x211;
"3827
[; ;pic16f1704.h: 3827: asm("SSP1BUF equ 0211h");
[; <" SSP1BUF equ 0211h ;# ">
[; ;pic16f1704.h: 3830: extern volatile unsigned char SSPBUF @ 0x211;
"3832
[; ;pic16f1704.h: 3832: asm("SSPBUF equ 0211h");
[; <" SSPBUF equ 0211h ;# ">
[; ;pic16f1704.h: 3835: typedef union {
[; ;pic16f1704.h: 3836: struct {
[; ;pic16f1704.h: 3837: unsigned SSP1BUF0 :1;
[; ;pic16f1704.h: 3838: unsigned SSP1BUF1 :1;
[; ;pic16f1704.h: 3839: unsigned SSP1BUF2 :1;
[; ;pic16f1704.h: 3840: unsigned SSP1BUF3 :1;
[; ;pic16f1704.h: 3841: unsigned SSP1BUF4 :1;
[; ;pic16f1704.h: 3842: unsigned SSP1BUF5 :1;
[; ;pic16f1704.h: 3843: unsigned SSP1BUF6 :1;
[; ;pic16f1704.h: 3844: unsigned SSP1BUF7 :1;
[; ;pic16f1704.h: 3845: };
[; ;pic16f1704.h: 3846: struct {
[; ;pic16f1704.h: 3847: unsigned BUF :8;
[; ;pic16f1704.h: 3848: };
[; ;pic16f1704.h: 3849: struct {
[; ;pic16f1704.h: 3850: unsigned BUF0 :1;
[; ;pic16f1704.h: 3851: unsigned BUF1 :1;
[; ;pic16f1704.h: 3852: unsigned BUF2 :1;
[; ;pic16f1704.h: 3853: unsigned BUF3 :1;
[; ;pic16f1704.h: 3854: unsigned BUF4 :1;
[; ;pic16f1704.h: 3855: unsigned BUF5 :1;
[; ;pic16f1704.h: 3856: unsigned BUF6 :1;
[; ;pic16f1704.h: 3857: unsigned BUF7 :1;
[; ;pic16f1704.h: 3858: };
[; ;pic16f1704.h: 3859: struct {
[; ;pic16f1704.h: 3860: unsigned SSP1BUF :8;
[; ;pic16f1704.h: 3861: };
[; ;pic16f1704.h: 3862: } SSP1BUFbits_t;
[; ;pic16f1704.h: 3863: extern volatile SSP1BUFbits_t SSP1BUFbits @ 0x211;
[; ;pic16f1704.h: 3956: typedef union {
[; ;pic16f1704.h: 3957: struct {
[; ;pic16f1704.h: 3958: unsigned SSP1BUF0 :1;
[; ;pic16f1704.h: 3959: unsigned SSP1BUF1 :1;
[; ;pic16f1704.h: 3960: unsigned SSP1BUF2 :1;
[; ;pic16f1704.h: 3961: unsigned SSP1BUF3 :1;
[; ;pic16f1704.h: 3962: unsigned SSP1BUF4 :1;
[; ;pic16f1704.h: 3963: unsigned SSP1BUF5 :1;
[; ;pic16f1704.h: 3964: unsigned SSP1BUF6 :1;
[; ;pic16f1704.h: 3965: unsigned SSP1BUF7 :1;
[; ;pic16f1704.h: 3966: };
[; ;pic16f1704.h: 3967: struct {
[; ;pic16f1704.h: 3968: unsigned BUF :8;
[; ;pic16f1704.h: 3969: };
[; ;pic16f1704.h: 3970: struct {
[; ;pic16f1704.h: 3971: unsigned BUF0 :1;
[; ;pic16f1704.h: 3972: unsigned BUF1 :1;
[; ;pic16f1704.h: 3973: unsigned BUF2 :1;
[; ;pic16f1704.h: 3974: unsigned BUF3 :1;
[; ;pic16f1704.h: 3975: unsigned BUF4 :1;
[; ;pic16f1704.h: 3976: unsigned BUF5 :1;
[; ;pic16f1704.h: 3977: unsigned BUF6 :1;
[; ;pic16f1704.h: 3978: unsigned BUF7 :1;
[; ;pic16f1704.h: 3979: };
[; ;pic16f1704.h: 3980: struct {
[; ;pic16f1704.h: 3981: unsigned SSP1BUF :8;
[; ;pic16f1704.h: 3982: };
[; ;pic16f1704.h: 3983: } SSPBUFbits_t;
[; ;pic16f1704.h: 3984: extern volatile SSPBUFbits_t SSPBUFbits @ 0x211;
[; ;pic16f1704.h: 4078: extern volatile unsigned char SSP1ADD @ 0x212;
"4080
[; ;pic16f1704.h: 4080: asm("SSP1ADD equ 0212h");
[; <" SSP1ADD equ 0212h ;# ">
[; ;pic16f1704.h: 4083: extern volatile unsigned char SSPADD @ 0x212;
"4085
[; ;pic16f1704.h: 4085: asm("SSPADD equ 0212h");
[; <" SSPADD equ 0212h ;# ">
[; ;pic16f1704.h: 4088: typedef union {
[; ;pic16f1704.h: 4089: struct {
[; ;pic16f1704.h: 4090: unsigned SSP1ADD0 :1;
[; ;pic16f1704.h: 4091: unsigned SSP1ADD1 :1;
[; ;pic16f1704.h: 4092: unsigned SSP1ADD2 :1;
[; ;pic16f1704.h: 4093: unsigned SSP1ADD3 :1;
[; ;pic16f1704.h: 4094: unsigned SSP1ADD4 :1;
[; ;pic16f1704.h: 4095: unsigned SSP1ADD5 :1;
[; ;pic16f1704.h: 4096: unsigned SSP1ADD6 :1;
[; ;pic16f1704.h: 4097: unsigned SSP1ADD7 :1;
[; ;pic16f1704.h: 4098: };
[; ;pic16f1704.h: 4099: struct {
[; ;pic16f1704.h: 4100: unsigned ADD :8;
[; ;pic16f1704.h: 4101: };
[; ;pic16f1704.h: 4102: struct {
[; ;pic16f1704.h: 4103: unsigned ADD0 :1;
[; ;pic16f1704.h: 4104: unsigned ADD1 :1;
[; ;pic16f1704.h: 4105: unsigned ADD2 :1;
[; ;pic16f1704.h: 4106: unsigned ADD3 :1;
[; ;pic16f1704.h: 4107: unsigned ADD4 :1;
[; ;pic16f1704.h: 4108: unsigned ADD5 :1;
[; ;pic16f1704.h: 4109: unsigned ADD6 :1;
[; ;pic16f1704.h: 4110: unsigned ADD7 :1;
[; ;pic16f1704.h: 4111: };
[; ;pic16f1704.h: 4112: struct {
[; ;pic16f1704.h: 4113: unsigned SSP1ADD :8;
[; ;pic16f1704.h: 4114: };
[; ;pic16f1704.h: 4115: } SSP1ADDbits_t;
[; ;pic16f1704.h: 4116: extern volatile SSP1ADDbits_t SSP1ADDbits @ 0x212;
[; ;pic16f1704.h: 4209: typedef union {
[; ;pic16f1704.h: 4210: struct {
[; ;pic16f1704.h: 4211: unsigned SSP1ADD0 :1;
[; ;pic16f1704.h: 4212: unsigned SSP1ADD1 :1;
[; ;pic16f1704.h: 4213: unsigned SSP1ADD2 :1;
[; ;pic16f1704.h: 4214: unsigned SSP1ADD3 :1;
[; ;pic16f1704.h: 4215: unsigned SSP1ADD4 :1;
[; ;pic16f1704.h: 4216: unsigned SSP1ADD5 :1;
[; ;pic16f1704.h: 4217: unsigned SSP1ADD6 :1;
[; ;pic16f1704.h: 4218: unsigned SSP1ADD7 :1;
[; ;pic16f1704.h: 4219: };
[; ;pic16f1704.h: 4220: struct {
[; ;pic16f1704.h: 4221: unsigned ADD :8;
[; ;pic16f1704.h: 4222: };
[; ;pic16f1704.h: 4223: struct {
[; ;pic16f1704.h: 4224: unsigned ADD0 :1;
[; ;pic16f1704.h: 4225: unsigned ADD1 :1;
[; ;pic16f1704.h: 4226: unsigned ADD2 :1;
[; ;pic16f1704.h: 4227: unsigned ADD3 :1;
[; ;pic16f1704.h: 4228: unsigned ADD4 :1;
[; ;pic16f1704.h: 4229: unsigned ADD5 :1;
[; ;pic16f1704.h: 4230: unsigned ADD6 :1;
[; ;pic16f1704.h: 4231: unsigned ADD7 :1;
[; ;pic16f1704.h: 4232: };
[; ;pic16f1704.h: 4233: struct {
[; ;pic16f1704.h: 4234: unsigned SSP1ADD :8;
[; ;pic16f1704.h: 4235: };
[; ;pic16f1704.h: 4236: } SSPADDbits_t;
[; ;pic16f1704.h: 4237: extern volatile SSPADDbits_t SSPADDbits @ 0x212;
[; ;pic16f1704.h: 4331: extern volatile unsigned char SSP1MSK @ 0x213;
"4333
[; ;pic16f1704.h: 4333: asm("SSP1MSK equ 0213h");
[; <" SSP1MSK equ 0213h ;# ">
[; ;pic16f1704.h: 4336: extern volatile unsigned char SSPMSK @ 0x213;
"4338
[; ;pic16f1704.h: 4338: asm("SSPMSK equ 0213h");
[; <" SSPMSK equ 0213h ;# ">
[; ;pic16f1704.h: 4341: typedef union {
[; ;pic16f1704.h: 4342: struct {
[; ;pic16f1704.h: 4343: unsigned SSP1MSK0 :1;
[; ;pic16f1704.h: 4344: unsigned SSP1MSK1 :1;
[; ;pic16f1704.h: 4345: unsigned SSP1MSK2 :1;
[; ;pic16f1704.h: 4346: unsigned SSP1MSK3 :1;
[; ;pic16f1704.h: 4347: unsigned SSP1MSK4 :1;
[; ;pic16f1704.h: 4348: unsigned SSP1MSK5 :1;
[; ;pic16f1704.h: 4349: unsigned SSP1MSK6 :1;
[; ;pic16f1704.h: 4350: unsigned SSP1MSK7 :1;
[; ;pic16f1704.h: 4351: };
[; ;pic16f1704.h: 4352: struct {
[; ;pic16f1704.h: 4353: unsigned MSK :8;
[; ;pic16f1704.h: 4354: };
[; ;pic16f1704.h: 4355: struct {
[; ;pic16f1704.h: 4356: unsigned MSK0 :1;
[; ;pic16f1704.h: 4357: unsigned MSK1 :1;
[; ;pic16f1704.h: 4358: unsigned MSK2 :1;
[; ;pic16f1704.h: 4359: unsigned MSK3 :1;
[; ;pic16f1704.h: 4360: unsigned MSK4 :1;
[; ;pic16f1704.h: 4361: unsigned MSK5 :1;
[; ;pic16f1704.h: 4362: unsigned MSK6 :1;
[; ;pic16f1704.h: 4363: unsigned MSK7 :1;
[; ;pic16f1704.h: 4364: };
[; ;pic16f1704.h: 4365: struct {
[; ;pic16f1704.h: 4366: unsigned SSP1MSK :8;
[; ;pic16f1704.h: 4367: };
[; ;pic16f1704.h: 4368: } SSP1MSKbits_t;
[; ;pic16f1704.h: 4369: extern volatile SSP1MSKbits_t SSP1MSKbits @ 0x213;
[; ;pic16f1704.h: 4462: typedef union {
[; ;pic16f1704.h: 4463: struct {
[; ;pic16f1704.h: 4464: unsigned SSP1MSK0 :1;
[; ;pic16f1704.h: 4465: unsigned SSP1MSK1 :1;
[; ;pic16f1704.h: 4466: unsigned SSP1MSK2 :1;
[; ;pic16f1704.h: 4467: unsigned SSP1MSK3 :1;
[; ;pic16f1704.h: 4468: unsigned SSP1MSK4 :1;
[; ;pic16f1704.h: 4469: unsigned SSP1MSK5 :1;
[; ;pic16f1704.h: 4470: unsigned SSP1MSK6 :1;
[; ;pic16f1704.h: 4471: unsigned SSP1MSK7 :1;
[; ;pic16f1704.h: 4472: };
[; ;pic16f1704.h: 4473: struct {
[; ;pic16f1704.h: 4474: unsigned MSK :8;
[; ;pic16f1704.h: 4475: };
[; ;pic16f1704.h: 4476: struct {
[; ;pic16f1704.h: 4477: unsigned MSK0 :1;
[; ;pic16f1704.h: 4478: unsigned MSK1 :1;
[; ;pic16f1704.h: 4479: unsigned MSK2 :1;
[; ;pic16f1704.h: 4480: unsigned MSK3 :1;
[; ;pic16f1704.h: 4481: unsigned MSK4 :1;
[; ;pic16f1704.h: 4482: unsigned MSK5 :1;
[; ;pic16f1704.h: 4483: unsigned MSK6 :1;
[; ;pic16f1704.h: 4484: unsigned MSK7 :1;
[; ;pic16f1704.h: 4485: };
[; ;pic16f1704.h: 4486: struct {
[; ;pic16f1704.h: 4487: unsigned SSP1MSK :8;
[; ;pic16f1704.h: 4488: };
[; ;pic16f1704.h: 4489: } SSPMSKbits_t;
[; ;pic16f1704.h: 4490: extern volatile SSPMSKbits_t SSPMSKbits @ 0x213;
[; ;pic16f1704.h: 4584: extern volatile unsigned char SSP1STAT @ 0x214;
"4586
[; ;pic16f1704.h: 4586: asm("SSP1STAT equ 0214h");
[; <" SSP1STAT equ 0214h ;# ">
[; ;pic16f1704.h: 4589: extern volatile unsigned char SSPSTAT @ 0x214;
"4591
[; ;pic16f1704.h: 4591: asm("SSPSTAT equ 0214h");
[; <" SSPSTAT equ 0214h ;# ">
[; ;pic16f1704.h: 4594: typedef union {
[; ;pic16f1704.h: 4595: struct {
[; ;pic16f1704.h: 4596: unsigned BF :1;
[; ;pic16f1704.h: 4597: unsigned UA :1;
[; ;pic16f1704.h: 4598: unsigned R_nW :1;
[; ;pic16f1704.h: 4599: unsigned S :1;
[; ;pic16f1704.h: 4600: unsigned P :1;
[; ;pic16f1704.h: 4601: unsigned D_nA :1;
[; ;pic16f1704.h: 4602: unsigned CKE :1;
[; ;pic16f1704.h: 4603: unsigned SMP :1;
[; ;pic16f1704.h: 4604: };
[; ;pic16f1704.h: 4605: } SSP1STATbits_t;
[; ;pic16f1704.h: 4606: extern volatile SSP1STATbits_t SSP1STATbits @ 0x214;
[; ;pic16f1704.h: 4649: typedef union {
[; ;pic16f1704.h: 4650: struct {
[; ;pic16f1704.h: 4651: unsigned BF :1;
[; ;pic16f1704.h: 4652: unsigned UA :1;
[; ;pic16f1704.h: 4653: unsigned R_nW :1;
[; ;pic16f1704.h: 4654: unsigned S :1;
[; ;pic16f1704.h: 4655: unsigned P :1;
[; ;pic16f1704.h: 4656: unsigned D_nA :1;
[; ;pic16f1704.h: 4657: unsigned CKE :1;
[; ;pic16f1704.h: 4658: unsigned SMP :1;
[; ;pic16f1704.h: 4659: };
[; ;pic16f1704.h: 4660: } SSPSTATbits_t;
[; ;pic16f1704.h: 4661: extern volatile SSPSTATbits_t SSPSTATbits @ 0x214;
[; ;pic16f1704.h: 4705: extern volatile unsigned char SSP1CON1 @ 0x215;
"4707
[; ;pic16f1704.h: 4707: asm("SSP1CON1 equ 0215h");
[; <" SSP1CON1 equ 0215h ;# ">
[; ;pic16f1704.h: 4710: extern volatile unsigned char SSPCON @ 0x215;
"4712
[; ;pic16f1704.h: 4712: asm("SSPCON equ 0215h");
[; <" SSPCON equ 0215h ;# ">
[; ;pic16f1704.h: 4714: extern volatile unsigned char SSPCON1 @ 0x215;
"4716
[; ;pic16f1704.h: 4716: asm("SSPCON1 equ 0215h");
[; <" SSPCON1 equ 0215h ;# ">
[; ;pic16f1704.h: 4718: extern volatile unsigned char SSP1CON @ 0x215;
"4720
[; ;pic16f1704.h: 4720: asm("SSP1CON equ 0215h");
[; <" SSP1CON equ 0215h ;# ">
[; ;pic16f1704.h: 4723: typedef union {
[; ;pic16f1704.h: 4724: struct {
[; ;pic16f1704.h: 4725: unsigned SSPM :4;
[; ;pic16f1704.h: 4726: unsigned CKP :1;
[; ;pic16f1704.h: 4727: unsigned SSPEN :1;
[; ;pic16f1704.h: 4728: unsigned SSPOV :1;
[; ;pic16f1704.h: 4729: unsigned WCOL :1;
[; ;pic16f1704.h: 4730: };
[; ;pic16f1704.h: 4731: struct {
[; ;pic16f1704.h: 4732: unsigned SSPM0 :1;
[; ;pic16f1704.h: 4733: unsigned SSPM1 :1;
[; ;pic16f1704.h: 4734: unsigned SSPM2 :1;
[; ;pic16f1704.h: 4735: unsigned SSPM3 :1;
[; ;pic16f1704.h: 4736: };
[; ;pic16f1704.h: 4737: } SSP1CON1bits_t;
[; ;pic16f1704.h: 4738: extern volatile SSP1CON1bits_t SSP1CON1bits @ 0x215;
[; ;pic16f1704.h: 4786: typedef union {
[; ;pic16f1704.h: 4787: struct {
[; ;pic16f1704.h: 4788: unsigned SSPM :4;
[; ;pic16f1704.h: 4789: unsigned CKP :1;
[; ;pic16f1704.h: 4790: unsigned SSPEN :1;
[; ;pic16f1704.h: 4791: unsigned SSPOV :1;
[; ;pic16f1704.h: 4792: unsigned WCOL :1;
[; ;pic16f1704.h: 4793: };
[; ;pic16f1704.h: 4794: struct {
[; ;pic16f1704.h: 4795: unsigned SSPM0 :1;
[; ;pic16f1704.h: 4796: unsigned SSPM1 :1;
[; ;pic16f1704.h: 4797: unsigned SSPM2 :1;
[; ;pic16f1704.h: 4798: unsigned SSPM3 :1;
[; ;pic16f1704.h: 4799: };
[; ;pic16f1704.h: 4800: } SSPCONbits_t;
[; ;pic16f1704.h: 4801: extern volatile SSPCONbits_t SSPCONbits @ 0x215;
[; ;pic16f1704.h: 4848: typedef union {
[; ;pic16f1704.h: 4849: struct {
[; ;pic16f1704.h: 4850: unsigned SSPM :4;
[; ;pic16f1704.h: 4851: unsigned CKP :1;
[; ;pic16f1704.h: 4852: unsigned SSPEN :1;
[; ;pic16f1704.h: 4853: unsigned SSPOV :1;
[; ;pic16f1704.h: 4854: unsigned WCOL :1;
[; ;pic16f1704.h: 4855: };
[; ;pic16f1704.h: 4856: struct {
[; ;pic16f1704.h: 4857: unsigned SSPM0 :1;
[; ;pic16f1704.h: 4858: unsigned SSPM1 :1;
[; ;pic16f1704.h: 4859: unsigned SSPM2 :1;
[; ;pic16f1704.h: 4860: unsigned SSPM3 :1;
[; ;pic16f1704.h: 4861: };
[; ;pic16f1704.h: 4862: } SSPCON1bits_t;
[; ;pic16f1704.h: 4863: extern volatile SSPCON1bits_t SSPCON1bits @ 0x215;
[; ;pic16f1704.h: 4910: typedef union {
[; ;pic16f1704.h: 4911: struct {
[; ;pic16f1704.h: 4912: unsigned SSPM :4;
[; ;pic16f1704.h: 4913: unsigned CKP :1;
[; ;pic16f1704.h: 4914: unsigned SSPEN :1;
[; ;pic16f1704.h: 4915: unsigned SSPOV :1;
[; ;pic16f1704.h: 4916: unsigned WCOL :1;
[; ;pic16f1704.h: 4917: };
[; ;pic16f1704.h: 4918: struct {
[; ;pic16f1704.h: 4919: unsigned SSPM0 :1;
[; ;pic16f1704.h: 4920: unsigned SSPM1 :1;
[; ;pic16f1704.h: 4921: unsigned SSPM2 :1;
[; ;pic16f1704.h: 4922: unsigned SSPM3 :1;
[; ;pic16f1704.h: 4923: };
[; ;pic16f1704.h: 4924: } SSP1CONbits_t;
[; ;pic16f1704.h: 4925: extern volatile SSP1CONbits_t SSP1CONbits @ 0x215;
[; ;pic16f1704.h: 4974: extern volatile unsigned char SSP1CON2 @ 0x216;
"4976
[; ;pic16f1704.h: 4976: asm("SSP1CON2 equ 0216h");
[; <" SSP1CON2 equ 0216h ;# ">
[; ;pic16f1704.h: 4979: extern volatile unsigned char SSPCON2 @ 0x216;
"4981
[; ;pic16f1704.h: 4981: asm("SSPCON2 equ 0216h");
[; <" SSPCON2 equ 0216h ;# ">
[; ;pic16f1704.h: 4984: typedef union {
[; ;pic16f1704.h: 4985: struct {
[; ;pic16f1704.h: 4986: unsigned SEN :1;
[; ;pic16f1704.h: 4987: unsigned RSEN :1;
[; ;pic16f1704.h: 4988: unsigned PEN :1;
[; ;pic16f1704.h: 4989: unsigned RCEN :1;
[; ;pic16f1704.h: 4990: unsigned ACKEN :1;
[; ;pic16f1704.h: 4991: unsigned ACKDT :1;
[; ;pic16f1704.h: 4992: unsigned ACKSTAT :1;
[; ;pic16f1704.h: 4993: unsigned GCEN :1;
[; ;pic16f1704.h: 4994: };
[; ;pic16f1704.h: 4995: } SSP1CON2bits_t;
[; ;pic16f1704.h: 4996: extern volatile SSP1CON2bits_t SSP1CON2bits @ 0x216;
[; ;pic16f1704.h: 5039: typedef union {
[; ;pic16f1704.h: 5040: struct {
[; ;pic16f1704.h: 5041: unsigned SEN :1;
[; ;pic16f1704.h: 5042: unsigned RSEN :1;
[; ;pic16f1704.h: 5043: unsigned PEN :1;
[; ;pic16f1704.h: 5044: unsigned RCEN :1;
[; ;pic16f1704.h: 5045: unsigned ACKEN :1;
[; ;pic16f1704.h: 5046: unsigned ACKDT :1;
[; ;pic16f1704.h: 5047: unsigned ACKSTAT :1;
[; ;pic16f1704.h: 5048: unsigned GCEN :1;
[; ;pic16f1704.h: 5049: };
[; ;pic16f1704.h: 5050: } SSPCON2bits_t;
[; ;pic16f1704.h: 5051: extern volatile SSPCON2bits_t SSPCON2bits @ 0x216;
[; ;pic16f1704.h: 5095: extern volatile unsigned char SSP1CON3 @ 0x217;
"5097
[; ;pic16f1704.h: 5097: asm("SSP1CON3 equ 0217h");
[; <" SSP1CON3 equ 0217h ;# ">
[; ;pic16f1704.h: 5100: extern volatile unsigned char SSPCON3 @ 0x217;
"5102
[; ;pic16f1704.h: 5102: asm("SSPCON3 equ 0217h");
[; <" SSPCON3 equ 0217h ;# ">
[; ;pic16f1704.h: 5105: typedef union {
[; ;pic16f1704.h: 5106: struct {
[; ;pic16f1704.h: 5107: unsigned DHEN :1;
[; ;pic16f1704.h: 5108: unsigned AHEN :1;
[; ;pic16f1704.h: 5109: unsigned SBCDE :1;
[; ;pic16f1704.h: 5110: unsigned SDAHT :1;
[; ;pic16f1704.h: 5111: unsigned BOEN :1;
[; ;pic16f1704.h: 5112: unsigned SCIE :1;
[; ;pic16f1704.h: 5113: unsigned PCIE :1;
[; ;pic16f1704.h: 5114: unsigned ACKTIM :1;
[; ;pic16f1704.h: 5115: };
[; ;pic16f1704.h: 5116: } SSP1CON3bits_t;
[; ;pic16f1704.h: 5117: extern volatile SSP1CON3bits_t SSP1CON3bits @ 0x217;
[; ;pic16f1704.h: 5160: typedef union {
[; ;pic16f1704.h: 5161: struct {
[; ;pic16f1704.h: 5162: unsigned DHEN :1;
[; ;pic16f1704.h: 5163: unsigned AHEN :1;
[; ;pic16f1704.h: 5164: unsigned SBCDE :1;
[; ;pic16f1704.h: 5165: unsigned SDAHT :1;
[; ;pic16f1704.h: 5166: unsigned BOEN :1;
[; ;pic16f1704.h: 5167: unsigned SCIE :1;
[; ;pic16f1704.h: 5168: unsigned PCIE :1;
[; ;pic16f1704.h: 5169: unsigned ACKTIM :1;
[; ;pic16f1704.h: 5170: };
[; ;pic16f1704.h: 5171: } SSPCON3bits_t;
[; ;pic16f1704.h: 5172: extern volatile SSPCON3bits_t SSPCON3bits @ 0x217;
[; ;pic16f1704.h: 5216: extern volatile unsigned char ODCONA @ 0x28C;
"5218
[; ;pic16f1704.h: 5218: asm("ODCONA equ 028Ch");
[; <" ODCONA equ 028Ch ;# ">
[; ;pic16f1704.h: 5221: typedef union {
[; ;pic16f1704.h: 5222: struct {
[; ;pic16f1704.h: 5223: unsigned ODA0 :1;
[; ;pic16f1704.h: 5224: unsigned ODA1 :1;
[; ;pic16f1704.h: 5225: unsigned ODA2 :1;
[; ;pic16f1704.h: 5226: unsigned :1;
[; ;pic16f1704.h: 5227: unsigned ODA4 :1;
[; ;pic16f1704.h: 5228: unsigned ODA5 :1;
[; ;pic16f1704.h: 5229: };
[; ;pic16f1704.h: 5230: } ODCONAbits_t;
[; ;pic16f1704.h: 5231: extern volatile ODCONAbits_t ODCONAbits @ 0x28C;
[; ;pic16f1704.h: 5260: extern volatile unsigned char ODCONC @ 0x28E;
"5262
[; ;pic16f1704.h: 5262: asm("ODCONC equ 028Eh");
[; <" ODCONC equ 028Eh ;# ">
[; ;pic16f1704.h: 5265: typedef union {
[; ;pic16f1704.h: 5266: struct {
[; ;pic16f1704.h: 5267: unsigned ODC0 :1;
[; ;pic16f1704.h: 5268: unsigned ODC1 :1;
[; ;pic16f1704.h: 5269: unsigned ODC2 :1;
[; ;pic16f1704.h: 5270: unsigned ODC3 :1;
[; ;pic16f1704.h: 5271: unsigned ODC4 :1;
[; ;pic16f1704.h: 5272: unsigned ODC5 :1;
[; ;pic16f1704.h: 5273: };
[; ;pic16f1704.h: 5274: } ODCONCbits_t;
[; ;pic16f1704.h: 5275: extern volatile ODCONCbits_t ODCONCbits @ 0x28E;
[; ;pic16f1704.h: 5309: extern volatile unsigned short CCPR1 @ 0x291;
"5311
[; ;pic16f1704.h: 5311: asm("CCPR1 equ 0291h");
[; <" CCPR1 equ 0291h ;# ">
[; ;pic16f1704.h: 5315: extern volatile unsigned char CCPR1L @ 0x291;
"5317
[; ;pic16f1704.h: 5317: asm("CCPR1L equ 0291h");
[; <" CCPR1L equ 0291h ;# ">
[; ;pic16f1704.h: 5320: typedef union {
[; ;pic16f1704.h: 5321: struct {
[; ;pic16f1704.h: 5322: unsigned CCPR1L :8;
[; ;pic16f1704.h: 5323: };
[; ;pic16f1704.h: 5324: } CCPR1Lbits_t;
[; ;pic16f1704.h: 5325: extern volatile CCPR1Lbits_t CCPR1Lbits @ 0x291;
[; ;pic16f1704.h: 5334: extern volatile unsigned char CCPR1H @ 0x292;
"5336
[; ;pic16f1704.h: 5336: asm("CCPR1H equ 0292h");
[; <" CCPR1H equ 0292h ;# ">
[; ;pic16f1704.h: 5339: typedef union {
[; ;pic16f1704.h: 5340: struct {
[; ;pic16f1704.h: 5341: unsigned CCPR1H :8;
[; ;pic16f1704.h: 5342: };
[; ;pic16f1704.h: 5343: } CCPR1Hbits_t;
[; ;pic16f1704.h: 5344: extern volatile CCPR1Hbits_t CCPR1Hbits @ 0x292;
[; ;pic16f1704.h: 5353: extern volatile unsigned char CCP1CON @ 0x293;
"5355
[; ;pic16f1704.h: 5355: asm("CCP1CON equ 0293h");
[; <" CCP1CON equ 0293h ;# ">
[; ;pic16f1704.h: 5358: extern volatile unsigned char ECCP1CON @ 0x293;
"5360
[; ;pic16f1704.h: 5360: asm("ECCP1CON equ 0293h");
[; <" ECCP1CON equ 0293h ;# ">
[; ;pic16f1704.h: 5363: typedef union {
[; ;pic16f1704.h: 5364: struct {
[; ;pic16f1704.h: 5365: unsigned CCP1M :4;
[; ;pic16f1704.h: 5366: unsigned DC1B :2;
[; ;pic16f1704.h: 5367: };
[; ;pic16f1704.h: 5368: struct {
[; ;pic16f1704.h: 5369: unsigned CCP1M0 :1;
[; ;pic16f1704.h: 5370: unsigned CCP1M1 :1;
[; ;pic16f1704.h: 5371: unsigned CCP1M2 :1;
[; ;pic16f1704.h: 5372: unsigned CCP1M3 :1;
[; ;pic16f1704.h: 5373: unsigned DC1B0 :1;
[; ;pic16f1704.h: 5374: unsigned DC1B1 :1;
[; ;pic16f1704.h: 5375: };
[; ;pic16f1704.h: 5376: struct {
[; ;pic16f1704.h: 5377: unsigned :4;
[; ;pic16f1704.h: 5378: unsigned CCP1Y :1;
[; ;pic16f1704.h: 5379: unsigned CCP1X :1;
[; ;pic16f1704.h: 5380: };
[; ;pic16f1704.h: 5381: } CCP1CONbits_t;
[; ;pic16f1704.h: 5382: extern volatile CCP1CONbits_t CCP1CONbits @ 0x293;
[; ;pic16f1704.h: 5435: typedef union {
[; ;pic16f1704.h: 5436: struct {
[; ;pic16f1704.h: 5437: unsigned CCP1M :4;
[; ;pic16f1704.h: 5438: unsigned DC1B :2;
[; ;pic16f1704.h: 5439: };
[; ;pic16f1704.h: 5440: struct {
[; ;pic16f1704.h: 5441: unsigned CCP1M0 :1;
[; ;pic16f1704.h: 5442: unsigned CCP1M1 :1;
[; ;pic16f1704.h: 5443: unsigned CCP1M2 :1;
[; ;pic16f1704.h: 5444: unsigned CCP1M3 :1;
[; ;pic16f1704.h: 5445: unsigned DC1B0 :1;
[; ;pic16f1704.h: 5446: unsigned DC1B1 :1;
[; ;pic16f1704.h: 5447: };
[; ;pic16f1704.h: 5448: struct {
[; ;pic16f1704.h: 5449: unsigned :4;
[; ;pic16f1704.h: 5450: unsigned CCP1Y :1;
[; ;pic16f1704.h: 5451: unsigned CCP1X :1;
[; ;pic16f1704.h: 5452: };
[; ;pic16f1704.h: 5453: } ECCP1CONbits_t;
[; ;pic16f1704.h: 5454: extern volatile ECCP1CONbits_t ECCP1CONbits @ 0x293;
[; ;pic16f1704.h: 5508: extern volatile unsigned short CCPR2 @ 0x298;
"5510
[; ;pic16f1704.h: 5510: asm("CCPR2 equ 0298h");
[; <" CCPR2 equ 0298h ;# ">
[; ;pic16f1704.h: 5514: extern volatile unsigned char CCPR2L @ 0x298;
"5516
[; ;pic16f1704.h: 5516: asm("CCPR2L equ 0298h");
[; <" CCPR2L equ 0298h ;# ">
[; ;pic16f1704.h: 5519: typedef union {
[; ;pic16f1704.h: 5520: struct {
[; ;pic16f1704.h: 5521: unsigned CCPR2L :8;
[; ;pic16f1704.h: 5522: };
[; ;pic16f1704.h: 5523: } CCPR2Lbits_t;
[; ;pic16f1704.h: 5524: extern volatile CCPR2Lbits_t CCPR2Lbits @ 0x298;
[; ;pic16f1704.h: 5533: extern volatile unsigned char CCPR2H @ 0x299;
"5535
[; ;pic16f1704.h: 5535: asm("CCPR2H equ 0299h");
[; <" CCPR2H equ 0299h ;# ">
[; ;pic16f1704.h: 5538: typedef union {
[; ;pic16f1704.h: 5539: struct {
[; ;pic16f1704.h: 5540: unsigned CCPR2H :8;
[; ;pic16f1704.h: 5541: };
[; ;pic16f1704.h: 5542: } CCPR2Hbits_t;
[; ;pic16f1704.h: 5543: extern volatile CCPR2Hbits_t CCPR2Hbits @ 0x299;
[; ;pic16f1704.h: 5552: extern volatile unsigned char CCP2CON @ 0x29A;
"5554
[; ;pic16f1704.h: 5554: asm("CCP2CON equ 029Ah");
[; <" CCP2CON equ 029Ah ;# ">
[; ;pic16f1704.h: 5557: extern volatile unsigned char ECCP2CON @ 0x29A;
"5559
[; ;pic16f1704.h: 5559: asm("ECCP2CON equ 029Ah");
[; <" ECCP2CON equ 029Ah ;# ">
[; ;pic16f1704.h: 5562: typedef union {
[; ;pic16f1704.h: 5563: struct {
[; ;pic16f1704.h: 5564: unsigned CCP2M :4;
[; ;pic16f1704.h: 5565: unsigned DC2B :2;
[; ;pic16f1704.h: 5566: };
[; ;pic16f1704.h: 5567: struct {
[; ;pic16f1704.h: 5568: unsigned CCP2M0 :1;
[; ;pic16f1704.h: 5569: unsigned CCP2M1 :1;
[; ;pic16f1704.h: 5570: unsigned CCP2M2 :1;
[; ;pic16f1704.h: 5571: unsigned CCP2M3 :1;
[; ;pic16f1704.h: 5572: unsigned DC2B0 :1;
[; ;pic16f1704.h: 5573: unsigned DC2B1 :1;
[; ;pic16f1704.h: 5574: };
[; ;pic16f1704.h: 5575: struct {
[; ;pic16f1704.h: 5576: unsigned :4;
[; ;pic16f1704.h: 5577: unsigned CCP2Y :1;
[; ;pic16f1704.h: 5578: unsigned CCP2X :1;
[; ;pic16f1704.h: 5579: };
[; ;pic16f1704.h: 5580: } CCP2CONbits_t;
[; ;pic16f1704.h: 5581: extern volatile CCP2CONbits_t CCP2CONbits @ 0x29A;
[; ;pic16f1704.h: 5634: typedef union {
[; ;pic16f1704.h: 5635: struct {
[; ;pic16f1704.h: 5636: unsigned CCP2M :4;
[; ;pic16f1704.h: 5637: unsigned DC2B :2;
[; ;pic16f1704.h: 5638: };
[; ;pic16f1704.h: 5639: struct {
[; ;pic16f1704.h: 5640: unsigned CCP2M0 :1;
[; ;pic16f1704.h: 5641: unsigned CCP2M1 :1;
[; ;pic16f1704.h: 5642: unsigned CCP2M2 :1;
[; ;pic16f1704.h: 5643: unsigned CCP2M3 :1;
[; ;pic16f1704.h: 5644: unsigned DC2B0 :1;
[; ;pic16f1704.h: 5645: unsigned DC2B1 :1;
[; ;pic16f1704.h: 5646: };
[; ;pic16f1704.h: 5647: struct {
[; ;pic16f1704.h: 5648: unsigned :4;
[; ;pic16f1704.h: 5649: unsigned CCP2Y :1;
[; ;pic16f1704.h: 5650: unsigned CCP2X :1;
[; ;pic16f1704.h: 5651: };
[; ;pic16f1704.h: 5652: } ECCP2CONbits_t;
[; ;pic16f1704.h: 5653: extern volatile ECCP2CONbits_t ECCP2CONbits @ 0x29A;
[; ;pic16f1704.h: 5707: extern volatile unsigned char CCPTMRS @ 0x29E;
"5709
[; ;pic16f1704.h: 5709: asm("CCPTMRS equ 029Eh");
[; <" CCPTMRS equ 029Eh ;# ">
[; ;pic16f1704.h: 5712: typedef union {
[; ;pic16f1704.h: 5713: struct {
[; ;pic16f1704.h: 5714: unsigned C1TSEL :2;
[; ;pic16f1704.h: 5715: unsigned C2TSEL :2;
[; ;pic16f1704.h: 5716: unsigned P3TSEL :2;
[; ;pic16f1704.h: 5717: unsigned P4TSEL :2;
[; ;pic16f1704.h: 5718: };
[; ;pic16f1704.h: 5719: struct {
[; ;pic16f1704.h: 5720: unsigned C1TSEL0 :1;
[; ;pic16f1704.h: 5721: unsigned C1TSEL1 :1;
[; ;pic16f1704.h: 5722: unsigned C2TSEL0 :1;
[; ;pic16f1704.h: 5723: unsigned C2TSEL1 :1;
[; ;pic16f1704.h: 5724: unsigned P3TSEL0 :1;
[; ;pic16f1704.h: 5725: unsigned P3TSEL1 :1;
[; ;pic16f1704.h: 5726: unsigned P4TSEL0 :1;
[; ;pic16f1704.h: 5727: unsigned P4TSEL1 :1;
[; ;pic16f1704.h: 5728: };
[; ;pic16f1704.h: 5729: } CCPTMRSbits_t;
[; ;pic16f1704.h: 5730: extern volatile CCPTMRSbits_t CCPTMRSbits @ 0x29E;
[; ;pic16f1704.h: 5794: extern volatile unsigned char SLRCONA @ 0x30C;
"5796
[; ;pic16f1704.h: 5796: asm("SLRCONA equ 030Ch");
[; <" SLRCONA equ 030Ch ;# ">
[; ;pic16f1704.h: 5799: typedef union {
[; ;pic16f1704.h: 5800: struct {
[; ;pic16f1704.h: 5801: unsigned SLRA0 :1;
[; ;pic16f1704.h: 5802: unsigned SLRA1 :1;
[; ;pic16f1704.h: 5803: unsigned SLRA2 :1;
[; ;pic16f1704.h: 5804: unsigned :1;
[; ;pic16f1704.h: 5805: unsigned SLRA4 :1;
[; ;pic16f1704.h: 5806: unsigned SLRA5 :1;
[; ;pic16f1704.h: 5807: };
[; ;pic16f1704.h: 5808: } SLRCONAbits_t;
[; ;pic16f1704.h: 5809: extern volatile SLRCONAbits_t SLRCONAbits @ 0x30C;
[; ;pic16f1704.h: 5838: extern volatile unsigned char SLRCONC @ 0x30E;
"5840
[; ;pic16f1704.h: 5840: asm("SLRCONC equ 030Eh");
[; <" SLRCONC equ 030Eh ;# ">
[; ;pic16f1704.h: 5843: typedef union {
[; ;pic16f1704.h: 5844: struct {
[; ;pic16f1704.h: 5845: unsigned SLRC0 :1;
[; ;pic16f1704.h: 5846: unsigned SLRC1 :1;
[; ;pic16f1704.h: 5847: unsigned SLRC2 :1;
[; ;pic16f1704.h: 5848: unsigned SLRC3 :1;
[; ;pic16f1704.h: 5849: unsigned SLRC4 :1;
[; ;pic16f1704.h: 5850: unsigned SLRC5 :1;
[; ;pic16f1704.h: 5851: };
[; ;pic16f1704.h: 5852: } SLRCONCbits_t;
[; ;pic16f1704.h: 5853: extern volatile SLRCONCbits_t SLRCONCbits @ 0x30E;
[; ;pic16f1704.h: 5887: extern volatile unsigned char INLVLA @ 0x38C;
"5889
[; ;pic16f1704.h: 5889: asm("INLVLA equ 038Ch");
[; <" INLVLA equ 038Ch ;# ">
[; ;pic16f1704.h: 5892: typedef union {
[; ;pic16f1704.h: 5893: struct {
[; ;pic16f1704.h: 5894: unsigned INLVLA0 :1;
[; ;pic16f1704.h: 5895: unsigned INLVLA1 :1;
[; ;pic16f1704.h: 5896: unsigned INLVLA2 :1;
[; ;pic16f1704.h: 5897: unsigned INLVLA3 :1;
[; ;pic16f1704.h: 5898: unsigned INLVLA4 :1;
[; ;pic16f1704.h: 5899: unsigned INLVLA5 :1;
[; ;pic16f1704.h: 5900: };
[; ;pic16f1704.h: 5901: } INLVLAbits_t;
[; ;pic16f1704.h: 5902: extern volatile INLVLAbits_t INLVLAbits @ 0x38C;
[; ;pic16f1704.h: 5936: extern volatile unsigned char INLVLC @ 0x38E;
"5938
[; ;pic16f1704.h: 5938: asm("INLVLC equ 038Eh");
[; <" INLVLC equ 038Eh ;# ">
[; ;pic16f1704.h: 5941: typedef union {
[; ;pic16f1704.h: 5942: struct {
[; ;pic16f1704.h: 5943: unsigned INLVLC0 :1;
[; ;pic16f1704.h: 5944: unsigned INLVLC1 :1;
[; ;pic16f1704.h: 5945: unsigned INLVLC2 :1;
[; ;pic16f1704.h: 5946: unsigned INLVLC3 :1;
[; ;pic16f1704.h: 5947: unsigned INLVLC4 :1;
[; ;pic16f1704.h: 5948: unsigned INLVLC5 :1;
[; ;pic16f1704.h: 5949: };
[; ;pic16f1704.h: 5950: } INLVLCbits_t;
[; ;pic16f1704.h: 5951: extern volatile INLVLCbits_t INLVLCbits @ 0x38E;
[; ;pic16f1704.h: 5985: extern volatile unsigned char IOCAP @ 0x391;
"5987
[; ;pic16f1704.h: 5987: asm("IOCAP equ 0391h");
[; <" IOCAP equ 0391h ;# ">
[; ;pic16f1704.h: 5990: typedef union {
[; ;pic16f1704.h: 5991: struct {
[; ;pic16f1704.h: 5992: unsigned IOCAP0 :1;
[; ;pic16f1704.h: 5993: unsigned IOCAP1 :1;
[; ;pic16f1704.h: 5994: unsigned IOCAP2 :1;
[; ;pic16f1704.h: 5995: unsigned IOCAP3 :1;
[; ;pic16f1704.h: 5996: unsigned IOCAP4 :1;
[; ;pic16f1704.h: 5997: unsigned IOCAP5 :1;
[; ;pic16f1704.h: 5998: };
[; ;pic16f1704.h: 5999: } IOCAPbits_t;
[; ;pic16f1704.h: 6000: extern volatile IOCAPbits_t IOCAPbits @ 0x391;
[; ;pic16f1704.h: 6034: extern volatile unsigned char IOCAN @ 0x392;
"6036
[; ;pic16f1704.h: 6036: asm("IOCAN equ 0392h");
[; <" IOCAN equ 0392h ;# ">
[; ;pic16f1704.h: 6039: typedef union {
[; ;pic16f1704.h: 6040: struct {
[; ;pic16f1704.h: 6041: unsigned IOCAN0 :1;
[; ;pic16f1704.h: 6042: unsigned IOCAN1 :1;
[; ;pic16f1704.h: 6043: unsigned IOCAN2 :1;
[; ;pic16f1704.h: 6044: unsigned IOCAN3 :1;
[; ;pic16f1704.h: 6045: unsigned IOCAN4 :1;
[; ;pic16f1704.h: 6046: unsigned IOCAN5 :1;
[; ;pic16f1704.h: 6047: };
[; ;pic16f1704.h: 6048: } IOCANbits_t;
[; ;pic16f1704.h: 6049: extern volatile IOCANbits_t IOCANbits @ 0x392;
[; ;pic16f1704.h: 6083: extern volatile unsigned char IOCAF @ 0x393;
"6085
[; ;pic16f1704.h: 6085: asm("IOCAF equ 0393h");
[; <" IOCAF equ 0393h ;# ">
[; ;pic16f1704.h: 6088: typedef union {
[; ;pic16f1704.h: 6089: struct {
[; ;pic16f1704.h: 6090: unsigned IOCAF0 :1;
[; ;pic16f1704.h: 6091: unsigned IOCAF1 :1;
[; ;pic16f1704.h: 6092: unsigned IOCAF2 :1;
[; ;pic16f1704.h: 6093: unsigned IOCAF3 :1;
[; ;pic16f1704.h: 6094: unsigned IOCAF4 :1;
[; ;pic16f1704.h: 6095: unsigned IOCAF5 :1;
[; ;pic16f1704.h: 6096: };
[; ;pic16f1704.h: 6097: } IOCAFbits_t;
[; ;pic16f1704.h: 6098: extern volatile IOCAFbits_t IOCAFbits @ 0x393;
[; ;pic16f1704.h: 6132: extern volatile unsigned char IOCCP @ 0x397;
"6134
[; ;pic16f1704.h: 6134: asm("IOCCP equ 0397h");
[; <" IOCCP equ 0397h ;# ">
[; ;pic16f1704.h: 6137: typedef union {
[; ;pic16f1704.h: 6138: struct {
[; ;pic16f1704.h: 6139: unsigned IOCCP0 :1;
[; ;pic16f1704.h: 6140: unsigned IOCCP1 :1;
[; ;pic16f1704.h: 6141: unsigned IOCCP2 :1;
[; ;pic16f1704.h: 6142: unsigned IOCCP3 :1;
[; ;pic16f1704.h: 6143: unsigned IOCCP4 :1;
[; ;pic16f1704.h: 6144: unsigned IOCCP5 :1;
[; ;pic16f1704.h: 6145: };
[; ;pic16f1704.h: 6146: } IOCCPbits_t;
[; ;pic16f1704.h: 6147: extern volatile IOCCPbits_t IOCCPbits @ 0x397;
[; ;pic16f1704.h: 6181: extern volatile unsigned char IOCCN @ 0x398;
"6183
[; ;pic16f1704.h: 6183: asm("IOCCN equ 0398h");
[; <" IOCCN equ 0398h ;# ">
[; ;pic16f1704.h: 6186: typedef union {
[; ;pic16f1704.h: 6187: struct {
[; ;pic16f1704.h: 6188: unsigned IOCCN0 :1;
[; ;pic16f1704.h: 6189: unsigned IOCCN1 :1;
[; ;pic16f1704.h: 6190: unsigned IOCCN2 :1;
[; ;pic16f1704.h: 6191: unsigned IOCCN3 :1;
[; ;pic16f1704.h: 6192: unsigned IOCCN4 :1;
[; ;pic16f1704.h: 6193: unsigned IOCCN5 :1;
[; ;pic16f1704.h: 6194: };
[; ;pic16f1704.h: 6195: } IOCCNbits_t;
[; ;pic16f1704.h: 6196: extern volatile IOCCNbits_t IOCCNbits @ 0x398;
[; ;pic16f1704.h: 6230: extern volatile unsigned char IOCCF @ 0x399;
"6232
[; ;pic16f1704.h: 6232: asm("IOCCF equ 0399h");
[; <" IOCCF equ 0399h ;# ">
[; ;pic16f1704.h: 6235: typedef union {
[; ;pic16f1704.h: 6236: struct {
[; ;pic16f1704.h: 6237: unsigned IOCCF0 :1;
[; ;pic16f1704.h: 6238: unsigned IOCCF1 :1;
[; ;pic16f1704.h: 6239: unsigned IOCCF2 :1;
[; ;pic16f1704.h: 6240: unsigned IOCCF3 :1;
[; ;pic16f1704.h: 6241: unsigned IOCCF4 :1;
[; ;pic16f1704.h: 6242: unsigned IOCCF5 :1;
[; ;pic16f1704.h: 6243: };
[; ;pic16f1704.h: 6244: } IOCCFbits_t;
[; ;pic16f1704.h: 6245: extern volatile IOCCFbits_t IOCCFbits @ 0x399;
[; ;pic16f1704.h: 6279: extern volatile unsigned char TMR4 @ 0x415;
"6281
[; ;pic16f1704.h: 6281: asm("TMR4 equ 0415h");
[; <" TMR4 equ 0415h ;# ">
[; ;pic16f1704.h: 6284: typedef union {
[; ;pic16f1704.h: 6285: struct {
[; ;pic16f1704.h: 6286: unsigned TMR4 :8;
[; ;pic16f1704.h: 6287: };
[; ;pic16f1704.h: 6288: } TMR4bits_t;
[; ;pic16f1704.h: 6289: extern volatile TMR4bits_t TMR4bits @ 0x415;
[; ;pic16f1704.h: 6298: extern volatile unsigned char PR4 @ 0x416;
"6300
[; ;pic16f1704.h: 6300: asm("PR4 equ 0416h");
[; <" PR4 equ 0416h ;# ">
[; ;pic16f1704.h: 6303: typedef union {
[; ;pic16f1704.h: 6304: struct {
[; ;pic16f1704.h: 6305: unsigned PR4 :8;
[; ;pic16f1704.h: 6306: };
[; ;pic16f1704.h: 6307: } PR4bits_t;
[; ;pic16f1704.h: 6308: extern volatile PR4bits_t PR4bits @ 0x416;
[; ;pic16f1704.h: 6317: extern volatile unsigned char T4CON @ 0x417;
"6319
[; ;pic16f1704.h: 6319: asm("T4CON equ 0417h");
[; <" T4CON equ 0417h ;# ">
[; ;pic16f1704.h: 6322: typedef union {
[; ;pic16f1704.h: 6323: struct {
[; ;pic16f1704.h: 6324: unsigned T4CKPS :2;
[; ;pic16f1704.h: 6325: unsigned TMR4ON :1;
[; ;pic16f1704.h: 6326: unsigned T4OUTPS :4;
[; ;pic16f1704.h: 6327: };
[; ;pic16f1704.h: 6328: struct {
[; ;pic16f1704.h: 6329: unsigned T4CKPS0 :1;
[; ;pic16f1704.h: 6330: unsigned T4CKPS1 :1;
[; ;pic16f1704.h: 6331: unsigned :1;
[; ;pic16f1704.h: 6332: unsigned T4OUTPS0 :1;
[; ;pic16f1704.h: 6333: unsigned T4OUTPS1 :1;
[; ;pic16f1704.h: 6334: unsigned T4OUTPS2 :1;
[; ;pic16f1704.h: 6335: unsigned T4OUTPS3 :1;
[; ;pic16f1704.h: 6336: };
[; ;pic16f1704.h: 6337: } T4CONbits_t;
[; ;pic16f1704.h: 6338: extern volatile T4CONbits_t T4CONbits @ 0x417;
[; ;pic16f1704.h: 6387: extern volatile unsigned char TMR6 @ 0x41C;
"6389
[; ;pic16f1704.h: 6389: asm("TMR6 equ 041Ch");
[; <" TMR6 equ 041Ch ;# ">
[; ;pic16f1704.h: 6392: typedef union {
[; ;pic16f1704.h: 6393: struct {
[; ;pic16f1704.h: 6394: unsigned TMR6 :8;
[; ;pic16f1704.h: 6395: };
[; ;pic16f1704.h: 6396: } TMR6bits_t;
[; ;pic16f1704.h: 6397: extern volatile TMR6bits_t TMR6bits @ 0x41C;
[; ;pic16f1704.h: 6406: extern volatile unsigned char PR6 @ 0x41D;
"6408
[; ;pic16f1704.h: 6408: asm("PR6 equ 041Dh");
[; <" PR6 equ 041Dh ;# ">
[; ;pic16f1704.h: 6411: typedef union {
[; ;pic16f1704.h: 6412: struct {
[; ;pic16f1704.h: 6413: unsigned PR6 :8;
[; ;pic16f1704.h: 6414: };
[; ;pic16f1704.h: 6415: } PR6bits_t;
[; ;pic16f1704.h: 6416: extern volatile PR6bits_t PR6bits @ 0x41D;
[; ;pic16f1704.h: 6425: extern volatile unsigned char T6CON @ 0x41E;
"6427
[; ;pic16f1704.h: 6427: asm("T6CON equ 041Eh");
[; <" T6CON equ 041Eh ;# ">
[; ;pic16f1704.h: 6430: typedef union {
[; ;pic16f1704.h: 6431: struct {
[; ;pic16f1704.h: 6432: unsigned T6CKPS :2;
[; ;pic16f1704.h: 6433: unsigned TMR6ON :1;
[; ;pic16f1704.h: 6434: unsigned T6OUTPS :4;
[; ;pic16f1704.h: 6435: };
[; ;pic16f1704.h: 6436: struct {
[; ;pic16f1704.h: 6437: unsigned T6CKPS0 :1;
[; ;pic16f1704.h: 6438: unsigned T6CKPS1 :1;
[; ;pic16f1704.h: 6439: unsigned :1;
[; ;pic16f1704.h: 6440: unsigned T6OUTPS0 :1;
[; ;pic16f1704.h: 6441: unsigned T6OUTPS1 :1;
[; ;pic16f1704.h: 6442: unsigned T6OUTPS2 :1;
[; ;pic16f1704.h: 6443: unsigned T6OUTPS3 :1;
[; ;pic16f1704.h: 6444: };
[; ;pic16f1704.h: 6445: } T6CONbits_t;
[; ;pic16f1704.h: 6446: extern volatile T6CONbits_t T6CONbits @ 0x41E;
[; ;pic16f1704.h: 6495: extern volatile unsigned char OPA1CON @ 0x511;
"6497
[; ;pic16f1704.h: 6497: asm("OPA1CON equ 0511h");
[; <" OPA1CON equ 0511h ;# ">
[; ;pic16f1704.h: 6500: typedef union {
[; ;pic16f1704.h: 6501: struct {
[; ;pic16f1704.h: 6502: unsigned OPA1PCH :2;
[; ;pic16f1704.h: 6503: unsigned :2;
[; ;pic16f1704.h: 6504: unsigned OPA1UG :1;
[; ;pic16f1704.h: 6505: unsigned :1;
[; ;pic16f1704.h: 6506: unsigned OPA1SP :1;
[; ;pic16f1704.h: 6507: unsigned OPA1EN :1;
[; ;pic16f1704.h: 6508: };
[; ;pic16f1704.h: 6509: struct {
[; ;pic16f1704.h: 6510: unsigned OPA1PCH0 :1;
[; ;pic16f1704.h: 6511: unsigned OPA1PCH1 :1;
[; ;pic16f1704.h: 6512: };
[; ;pic16f1704.h: 6513: } OPA1CONbits_t;
[; ;pic16f1704.h: 6514: extern volatile OPA1CONbits_t OPA1CONbits @ 0x511;
[; ;pic16f1704.h: 6548: extern volatile unsigned char OPA2CON @ 0x515;
"6550
[; ;pic16f1704.h: 6550: asm("OPA2CON equ 0515h");
[; <" OPA2CON equ 0515h ;# ">
[; ;pic16f1704.h: 6553: typedef union {
[; ;pic16f1704.h: 6554: struct {
[; ;pic16f1704.h: 6555: unsigned OPA2PCH :2;
[; ;pic16f1704.h: 6556: unsigned :2;
[; ;pic16f1704.h: 6557: unsigned OPA2UG :1;
[; ;pic16f1704.h: 6558: unsigned :1;
[; ;pic16f1704.h: 6559: unsigned OPA2SP :1;
[; ;pic16f1704.h: 6560: unsigned OPA2EN :1;
[; ;pic16f1704.h: 6561: };
[; ;pic16f1704.h: 6562: struct {
[; ;pic16f1704.h: 6563: unsigned OPA2PCH0 :1;
[; ;pic16f1704.h: 6564: unsigned OPA2PCH1 :1;
[; ;pic16f1704.h: 6565: };
[; ;pic16f1704.h: 6566: } OPA2CONbits_t;
[; ;pic16f1704.h: 6567: extern volatile OPA2CONbits_t OPA2CONbits @ 0x515;
[; ;pic16f1704.h: 6601: extern volatile unsigned char PWM3DCL @ 0x617;
"6603
[; ;pic16f1704.h: 6603: asm("PWM3DCL equ 0617h");
[; <" PWM3DCL equ 0617h ;# ">
[; ;pic16f1704.h: 6606: typedef union {
[; ;pic16f1704.h: 6607: struct {
[; ;pic16f1704.h: 6608: unsigned :6;
[; ;pic16f1704.h: 6609: unsigned PWM3DCL :2;
[; ;pic16f1704.h: 6610: };
[; ;pic16f1704.h: 6611: struct {
[; ;pic16f1704.h: 6612: unsigned :6;
[; ;pic16f1704.h: 6613: unsigned PWM3DCL0 :1;
[; ;pic16f1704.h: 6614: unsigned PWM3DCL1 :1;
[; ;pic16f1704.h: 6615: };
[; ;pic16f1704.h: 6616: } PWM3DCLbits_t;
[; ;pic16f1704.h: 6617: extern volatile PWM3DCLbits_t PWM3DCLbits @ 0x617;
[; ;pic16f1704.h: 6636: extern volatile unsigned char PWM3DCH @ 0x618;
"6638
[; ;pic16f1704.h: 6638: asm("PWM3DCH equ 0618h");
[; <" PWM3DCH equ 0618h ;# ">
[; ;pic16f1704.h: 6641: typedef union {
[; ;pic16f1704.h: 6642: struct {
[; ;pic16f1704.h: 6643: unsigned PWM3DCH :8;
[; ;pic16f1704.h: 6644: };
[; ;pic16f1704.h: 6645: struct {
[; ;pic16f1704.h: 6646: unsigned PWM3DCH0 :1;
[; ;pic16f1704.h: 6647: unsigned PWM3DCH1 :1;
[; ;pic16f1704.h: 6648: unsigned PWM3DCH2 :1;
[; ;pic16f1704.h: 6649: unsigned PWM3DCH3 :1;
[; ;pic16f1704.h: 6650: unsigned PWM3DCH4 :1;
[; ;pic16f1704.h: 6651: unsigned PWM3DCH5 :1;
[; ;pic16f1704.h: 6652: unsigned PWM3DCH6 :1;
[; ;pic16f1704.h: 6653: unsigned PWM3DCH7 :1;
[; ;pic16f1704.h: 6654: };
[; ;pic16f1704.h: 6655: } PWM3DCHbits_t;
[; ;pic16f1704.h: 6656: extern volatile PWM3DCHbits_t PWM3DCHbits @ 0x618;
[; ;pic16f1704.h: 6705: extern volatile unsigned char PWM3CON @ 0x619;
"6707
[; ;pic16f1704.h: 6707: asm("PWM3CON equ 0619h");
[; <" PWM3CON equ 0619h ;# ">
[; ;pic16f1704.h: 6710: extern volatile unsigned char PWM3CON0 @ 0x619;
"6712
[; ;pic16f1704.h: 6712: asm("PWM3CON0 equ 0619h");
[; <" PWM3CON0 equ 0619h ;# ">
[; ;pic16f1704.h: 6715: typedef union {
[; ;pic16f1704.h: 6716: struct {
[; ;pic16f1704.h: 6717: unsigned :4;
[; ;pic16f1704.h: 6718: unsigned PWM3POL :1;
[; ;pic16f1704.h: 6719: unsigned PWM3OUT :1;
[; ;pic16f1704.h: 6720: unsigned :1;
[; ;pic16f1704.h: 6721: unsigned PWM3EN :1;
[; ;pic16f1704.h: 6722: };
[; ;pic16f1704.h: 6723: } PWM3CONbits_t;
[; ;pic16f1704.h: 6724: extern volatile PWM3CONbits_t PWM3CONbits @ 0x619;
[; ;pic16f1704.h: 6742: typedef union {
[; ;pic16f1704.h: 6743: struct {
[; ;pic16f1704.h: 6744: unsigned :4;
[; ;pic16f1704.h: 6745: unsigned PWM3POL :1;
[; ;pic16f1704.h: 6746: unsigned PWM3OUT :1;
[; ;pic16f1704.h: 6747: unsigned :1;
[; ;pic16f1704.h: 6748: unsigned PWM3EN :1;
[; ;pic16f1704.h: 6749: };
[; ;pic16f1704.h: 6750: } PWM3CON0bits_t;
[; ;pic16f1704.h: 6751: extern volatile PWM3CON0bits_t PWM3CON0bits @ 0x619;
[; ;pic16f1704.h: 6770: extern volatile unsigned char PWM4DCL @ 0x61A;
"6772
[; ;pic16f1704.h: 6772: asm("PWM4DCL equ 061Ah");
[; <" PWM4DCL equ 061Ah ;# ">
[; ;pic16f1704.h: 6775: typedef union {
[; ;pic16f1704.h: 6776: struct {
[; ;pic16f1704.h: 6777: unsigned :6;
[; ;pic16f1704.h: 6778: unsigned PWM4DCL :2;
[; ;pic16f1704.h: 6779: };
[; ;pic16f1704.h: 6780: struct {
[; ;pic16f1704.h: 6781: unsigned :6;
[; ;pic16f1704.h: 6782: unsigned PWM4DCL0 :1;
[; ;pic16f1704.h: 6783: unsigned PWM4DCL1 :1;
[; ;pic16f1704.h: 6784: };
[; ;pic16f1704.h: 6785: } PWM4DCLbits_t;
[; ;pic16f1704.h: 6786: extern volatile PWM4DCLbits_t PWM4DCLbits @ 0x61A;
[; ;pic16f1704.h: 6805: extern volatile unsigned char PWM4DCH @ 0x61B;
"6807
[; ;pic16f1704.h: 6807: asm("PWM4DCH equ 061Bh");
[; <" PWM4DCH equ 061Bh ;# ">
[; ;pic16f1704.h: 6810: typedef union {
[; ;pic16f1704.h: 6811: struct {
[; ;pic16f1704.h: 6812: unsigned PWM4DCH :8;
[; ;pic16f1704.h: 6813: };
[; ;pic16f1704.h: 6814: struct {
[; ;pic16f1704.h: 6815: unsigned PWM4DCH0 :1;
[; ;pic16f1704.h: 6816: unsigned PWM4DCH1 :1;
[; ;pic16f1704.h: 6817: unsigned PWM4DCH2 :1;
[; ;pic16f1704.h: 6818: unsigned PWM4DCH3 :1;
[; ;pic16f1704.h: 6819: unsigned PWM4DCH4 :1;
[; ;pic16f1704.h: 6820: unsigned PWM4DCH5 :1;
[; ;pic16f1704.h: 6821: unsigned PWM4DCH6 :1;
[; ;pic16f1704.h: 6822: unsigned PWM4DCH7 :1;
[; ;pic16f1704.h: 6823: };
[; ;pic16f1704.h: 6824: } PWM4DCHbits_t;
[; ;pic16f1704.h: 6825: extern volatile PWM4DCHbits_t PWM4DCHbits @ 0x61B;
[; ;pic16f1704.h: 6874: extern volatile unsigned char PWM4CON @ 0x61C;
"6876
[; ;pic16f1704.h: 6876: asm("PWM4CON equ 061Ch");
[; <" PWM4CON equ 061Ch ;# ">
[; ;pic16f1704.h: 6879: extern volatile unsigned char PWM4CON0 @ 0x61C;
"6881
[; ;pic16f1704.h: 6881: asm("PWM4CON0 equ 061Ch");
[; <" PWM4CON0 equ 061Ch ;# ">
[; ;pic16f1704.h: 6884: typedef union {
[; ;pic16f1704.h: 6885: struct {
[; ;pic16f1704.h: 6886: unsigned :4;
[; ;pic16f1704.h: 6887: unsigned PWM4POL :1;
[; ;pic16f1704.h: 6888: unsigned PWM4OUT :1;
[; ;pic16f1704.h: 6889: unsigned :1;
[; ;pic16f1704.h: 6890: unsigned PWM4EN :1;
[; ;pic16f1704.h: 6891: };
[; ;pic16f1704.h: 6892: } PWM4CONbits_t;
[; ;pic16f1704.h: 6893: extern volatile PWM4CONbits_t PWM4CONbits @ 0x61C;
[; ;pic16f1704.h: 6911: typedef union {
[; ;pic16f1704.h: 6912: struct {
[; ;pic16f1704.h: 6913: unsigned :4;
[; ;pic16f1704.h: 6914: unsigned PWM4POL :1;
[; ;pic16f1704.h: 6915: unsigned PWM4OUT :1;
[; ;pic16f1704.h: 6916: unsigned :1;
[; ;pic16f1704.h: 6917: unsigned PWM4EN :1;
[; ;pic16f1704.h: 6918: };
[; ;pic16f1704.h: 6919: } PWM4CON0bits_t;
[; ;pic16f1704.h: 6920: extern volatile PWM4CON0bits_t PWM4CON0bits @ 0x61C;
[; ;pic16f1704.h: 6939: extern volatile unsigned char COG1PHR @ 0x691;
"6941
[; ;pic16f1704.h: 6941: asm("COG1PHR equ 0691h");
[; <" COG1PHR equ 0691h ;# ">
[; ;pic16f1704.h: 6944: typedef union {
[; ;pic16f1704.h: 6945: struct {
[; ;pic16f1704.h: 6946: unsigned G1PHR :6;
[; ;pic16f1704.h: 6947: };
[; ;pic16f1704.h: 6948: struct {
[; ;pic16f1704.h: 6949: unsigned G1PHR0 :1;
[; ;pic16f1704.h: 6950: unsigned G1PHR1 :1;
[; ;pic16f1704.h: 6951: unsigned G1PHR2 :1;
[; ;pic16f1704.h: 6952: unsigned G1PHR3 :1;
[; ;pic16f1704.h: 6953: unsigned G1PHR4 :1;
[; ;pic16f1704.h: 6954: unsigned G1PHR5 :1;
[; ;pic16f1704.h: 6955: };
[; ;pic16f1704.h: 6956: } COG1PHRbits_t;
[; ;pic16f1704.h: 6957: extern volatile COG1PHRbits_t COG1PHRbits @ 0x691;
[; ;pic16f1704.h: 6996: extern volatile unsigned char COG1PHF @ 0x692;
"6998
[; ;pic16f1704.h: 6998: asm("COG1PHF equ 0692h");
[; <" COG1PHF equ 0692h ;# ">
[; ;pic16f1704.h: 7001: typedef union {
[; ;pic16f1704.h: 7002: struct {
[; ;pic16f1704.h: 7003: unsigned G1PHF :6;
[; ;pic16f1704.h: 7004: };
[; ;pic16f1704.h: 7005: struct {
[; ;pic16f1704.h: 7006: unsigned G1PHF0 :1;
[; ;pic16f1704.h: 7007: unsigned G1PHF1 :1;
[; ;pic16f1704.h: 7008: unsigned G1PHF2 :1;
[; ;pic16f1704.h: 7009: unsigned G1PHF3 :1;
[; ;pic16f1704.h: 7010: unsigned G1PHF4 :1;
[; ;pic16f1704.h: 7011: unsigned G1PHF5 :1;
[; ;pic16f1704.h: 7012: };
[; ;pic16f1704.h: 7013: } COG1PHFbits_t;
[; ;pic16f1704.h: 7014: extern volatile COG1PHFbits_t COG1PHFbits @ 0x692;
[; ;pic16f1704.h: 7053: extern volatile unsigned char COG1BLKR @ 0x693;
"7055
[; ;pic16f1704.h: 7055: asm("COG1BLKR equ 0693h");
[; <" COG1BLKR equ 0693h ;# ">
[; ;pic16f1704.h: 7058: typedef union {
[; ;pic16f1704.h: 7059: struct {
[; ;pic16f1704.h: 7060: unsigned G1BLKR :6;
[; ;pic16f1704.h: 7061: };
[; ;pic16f1704.h: 7062: struct {
[; ;pic16f1704.h: 7063: unsigned G1BLKR0 :1;
[; ;pic16f1704.h: 7064: unsigned G1BLKR1 :1;
[; ;pic16f1704.h: 7065: unsigned G1BLKR2 :1;
[; ;pic16f1704.h: 7066: unsigned G1BLKR3 :1;
[; ;pic16f1704.h: 7067: unsigned G1BLKR4 :1;
[; ;pic16f1704.h: 7068: unsigned G1BLKR5 :1;
[; ;pic16f1704.h: 7069: };
[; ;pic16f1704.h: 7070: } COG1BLKRbits_t;
[; ;pic16f1704.h: 7071: extern volatile COG1BLKRbits_t COG1BLKRbits @ 0x693;
[; ;pic16f1704.h: 7110: extern volatile unsigned char COG1BLKF @ 0x694;
"7112
[; ;pic16f1704.h: 7112: asm("COG1BLKF equ 0694h");
[; <" COG1BLKF equ 0694h ;# ">
[; ;pic16f1704.h: 7115: typedef union {
[; ;pic16f1704.h: 7116: struct {
[; ;pic16f1704.h: 7117: unsigned G1BLKF :6;
[; ;pic16f1704.h: 7118: };
[; ;pic16f1704.h: 7119: struct {
[; ;pic16f1704.h: 7120: unsigned G1BLKF0 :1;
[; ;pic16f1704.h: 7121: unsigned G1BLKF1 :1;
[; ;pic16f1704.h: 7122: unsigned G1BLKF2 :1;
[; ;pic16f1704.h: 7123: unsigned G1BLKF3 :1;
[; ;pic16f1704.h: 7124: unsigned G1BLKF4 :1;
[; ;pic16f1704.h: 7125: unsigned G1BLKF5 :1;
[; ;pic16f1704.h: 7126: };
[; ;pic16f1704.h: 7127: } COG1BLKFbits_t;
[; ;pic16f1704.h: 7128: extern volatile COG1BLKFbits_t COG1BLKFbits @ 0x694;
[; ;pic16f1704.h: 7167: extern volatile unsigned char COG1DBR @ 0x695;
"7169
[; ;pic16f1704.h: 7169: asm("COG1DBR equ 0695h");
[; <" COG1DBR equ 0695h ;# ">
[; ;pic16f1704.h: 7172: typedef union {
[; ;pic16f1704.h: 7173: struct {
[; ;pic16f1704.h: 7174: unsigned G1DBR :6;
[; ;pic16f1704.h: 7175: };
[; ;pic16f1704.h: 7176: struct {
[; ;pic16f1704.h: 7177: unsigned G1DBR0 :1;
[; ;pic16f1704.h: 7178: unsigned G1DBR1 :1;
[; ;pic16f1704.h: 7179: unsigned G1DBR2 :1;
[; ;pic16f1704.h: 7180: unsigned G1DBR3 :1;
[; ;pic16f1704.h: 7181: unsigned G1DBR4 :1;
[; ;pic16f1704.h: 7182: unsigned G1DBR5 :1;
[; ;pic16f1704.h: 7183: };
[; ;pic16f1704.h: 7184: } COG1DBRbits_t;
[; ;pic16f1704.h: 7185: extern volatile COG1DBRbits_t COG1DBRbits @ 0x695;
[; ;pic16f1704.h: 7224: extern volatile unsigned char COG1DBF @ 0x696;
"7226
[; ;pic16f1704.h: 7226: asm("COG1DBF equ 0696h");
[; <" COG1DBF equ 0696h ;# ">
[; ;pic16f1704.h: 7229: typedef union {
[; ;pic16f1704.h: 7230: struct {
[; ;pic16f1704.h: 7231: unsigned G1DBF :6;
[; ;pic16f1704.h: 7232: };
[; ;pic16f1704.h: 7233: struct {
[; ;pic16f1704.h: 7234: unsigned G1DBF0 :1;
[; ;pic16f1704.h: 7235: unsigned G1DBF1 :1;
[; ;pic16f1704.h: 7236: unsigned G1DBF2 :1;
[; ;pic16f1704.h: 7237: unsigned G1DBF3 :1;
[; ;pic16f1704.h: 7238: unsigned G1DBF4 :1;
[; ;pic16f1704.h: 7239: unsigned G1DBF5 :1;
[; ;pic16f1704.h: 7240: };
[; ;pic16f1704.h: 7241: } COG1DBFbits_t;
[; ;pic16f1704.h: 7242: extern volatile COG1DBFbits_t COG1DBFbits @ 0x696;
[; ;pic16f1704.h: 7281: extern volatile unsigned char COG1CON0 @ 0x697;
"7283
[; ;pic16f1704.h: 7283: asm("COG1CON0 equ 0697h");
[; <" COG1CON0 equ 0697h ;# ">
[; ;pic16f1704.h: 7286: typedef union {
[; ;pic16f1704.h: 7287: struct {
[; ;pic16f1704.h: 7288: unsigned G1MD :3;
[; ;pic16f1704.h: 7289: unsigned G1CS :2;
[; ;pic16f1704.h: 7290: unsigned :1;
[; ;pic16f1704.h: 7291: unsigned G1LD :1;
[; ;pic16f1704.h: 7292: unsigned G1EN :1;
[; ;pic16f1704.h: 7293: };
[; ;pic16f1704.h: 7294: struct {
[; ;pic16f1704.h: 7295: unsigned G1MD0 :1;
[; ;pic16f1704.h: 7296: unsigned G1MD1 :1;
[; ;pic16f1704.h: 7297: unsigned G1MD2 :1;
[; ;pic16f1704.h: 7298: unsigned G1CS0 :1;
[; ;pic16f1704.h: 7299: unsigned G1CS1 :1;
[; ;pic16f1704.h: 7300: };
[; ;pic16f1704.h: 7301: } COG1CON0bits_t;
[; ;pic16f1704.h: 7302: extern volatile COG1CON0bits_t COG1CON0bits @ 0x697;
[; ;pic16f1704.h: 7351: extern volatile unsigned char COG1CON1 @ 0x698;
"7353
[; ;pic16f1704.h: 7353: asm("COG1CON1 equ 0698h");
[; <" COG1CON1 equ 0698h ;# ">
[; ;pic16f1704.h: 7356: typedef union {
[; ;pic16f1704.h: 7357: struct {
[; ;pic16f1704.h: 7358: unsigned G1POLA :1;
[; ;pic16f1704.h: 7359: unsigned G1POLB :1;
[; ;pic16f1704.h: 7360: unsigned G1POLC :1;
[; ;pic16f1704.h: 7361: unsigned G1POLD :1;
[; ;pic16f1704.h: 7362: unsigned :2;
[; ;pic16f1704.h: 7363: unsigned G1FDBS :1;
[; ;pic16f1704.h: 7364: unsigned G1RDBS :1;
[; ;pic16f1704.h: 7365: };
[; ;pic16f1704.h: 7366: } COG1CON1bits_t;
[; ;pic16f1704.h: 7367: extern volatile COG1CON1bits_t COG1CON1bits @ 0x698;
[; ;pic16f1704.h: 7401: extern volatile unsigned char COG1RIS @ 0x699;
"7403
[; ;pic16f1704.h: 7403: asm("COG1RIS equ 0699h");
[; <" COG1RIS equ 0699h ;# ">
[; ;pic16f1704.h: 7406: typedef union {
[; ;pic16f1704.h: 7407: struct {
[; ;pic16f1704.h: 7408: unsigned G1RIS0 :1;
[; ;pic16f1704.h: 7409: unsigned G1RIS1 :1;
[; ;pic16f1704.h: 7410: unsigned G1RIS2 :1;
[; ;pic16f1704.h: 7411: unsigned G1RIS3 :1;
[; ;pic16f1704.h: 7412: unsigned G1RIS4 :1;
[; ;pic16f1704.h: 7413: unsigned G1RIS5 :1;
[; ;pic16f1704.h: 7414: unsigned G1RIS6 :1;
[; ;pic16f1704.h: 7415: };
[; ;pic16f1704.h: 7416: } COG1RISbits_t;
[; ;pic16f1704.h: 7417: extern volatile COG1RISbits_t COG1RISbits @ 0x699;
[; ;pic16f1704.h: 7456: extern volatile unsigned char COG1RSIM @ 0x69A;
"7458
[; ;pic16f1704.h: 7458: asm("COG1RSIM equ 069Ah");
[; <" COG1RSIM equ 069Ah ;# ">
[; ;pic16f1704.h: 7461: typedef union {
[; ;pic16f1704.h: 7462: struct {
[; ;pic16f1704.h: 7463: unsigned G1RSIM0 :1;
[; ;pic16f1704.h: 7464: unsigned G1RSIM1 :1;
[; ;pic16f1704.h: 7465: unsigned G1RSIM2 :1;
[; ;pic16f1704.h: 7466: unsigned G1RSIM3 :1;
[; ;pic16f1704.h: 7467: unsigned G1RSIM4 :1;
[; ;pic16f1704.h: 7468: unsigned G1RSIM5 :1;
[; ;pic16f1704.h: 7469: unsigned G1RSIM6 :1;
[; ;pic16f1704.h: 7470: };
[; ;pic16f1704.h: 7471: } COG1RSIMbits_t;
[; ;pic16f1704.h: 7472: extern volatile COG1RSIMbits_t COG1RSIMbits @ 0x69A;
[; ;pic16f1704.h: 7511: extern volatile unsigned char COG1FIS @ 0x69B;
"7513
[; ;pic16f1704.h: 7513: asm("COG1FIS equ 069Bh");
[; <" COG1FIS equ 069Bh ;# ">
[; ;pic16f1704.h: 7516: typedef union {
[; ;pic16f1704.h: 7517: struct {
[; ;pic16f1704.h: 7518: unsigned G1FIS0 :1;
[; ;pic16f1704.h: 7519: unsigned G1FIS1 :1;
[; ;pic16f1704.h: 7520: unsigned G1FIS2 :1;
[; ;pic16f1704.h: 7521: unsigned G1FIS3 :1;
[; ;pic16f1704.h: 7522: unsigned G1FIS4 :1;
[; ;pic16f1704.h: 7523: unsigned G1FIS5 :1;
[; ;pic16f1704.h: 7524: unsigned G1FIS6 :1;
[; ;pic16f1704.h: 7525: };
[; ;pic16f1704.h: 7526: } COG1FISbits_t;
[; ;pic16f1704.h: 7527: extern volatile COG1FISbits_t COG1FISbits @ 0x69B;
[; ;pic16f1704.h: 7566: extern volatile unsigned char COG1FSIM @ 0x69C;
"7568
[; ;pic16f1704.h: 7568: asm("COG1FSIM equ 069Ch");
[; <" COG1FSIM equ 069Ch ;# ">
[; ;pic16f1704.h: 7571: typedef union {
[; ;pic16f1704.h: 7572: struct {
[; ;pic16f1704.h: 7573: unsigned G1FSIM0 :1;
[; ;pic16f1704.h: 7574: unsigned G1FSIM1 :1;
[; ;pic16f1704.h: 7575: unsigned G1FSIM2 :1;
[; ;pic16f1704.h: 7576: unsigned G1FSIM3 :1;
[; ;pic16f1704.h: 7577: unsigned G1FSIM4 :1;
[; ;pic16f1704.h: 7578: unsigned G1FSIM5 :1;
[; ;pic16f1704.h: 7579: unsigned G1FSIM6 :1;
[; ;pic16f1704.h: 7580: };
[; ;pic16f1704.h: 7581: } COG1FSIMbits_t;
[; ;pic16f1704.h: 7582: extern volatile COG1FSIMbits_t COG1FSIMbits @ 0x69C;
[; ;pic16f1704.h: 7621: extern volatile unsigned char COG1ASD0 @ 0x69D;
"7623
[; ;pic16f1704.h: 7623: asm("COG1ASD0 equ 069Dh");
[; <" COG1ASD0 equ 069Dh ;# ">
[; ;pic16f1704.h: 7626: typedef union {
[; ;pic16f1704.h: 7627: struct {
[; ;pic16f1704.h: 7628: unsigned :2;
[; ;pic16f1704.h: 7629: unsigned G1ASDAC :2;
[; ;pic16f1704.h: 7630: unsigned G1ASDBD :2;
[; ;pic16f1704.h: 7631: unsigned G1ARSEN :1;
[; ;pic16f1704.h: 7632: unsigned G1ASE :1;
[; ;pic16f1704.h: 7633: };
[; ;pic16f1704.h: 7634: struct {
[; ;pic16f1704.h: 7635: unsigned :2;
[; ;pic16f1704.h: 7636: unsigned G1ASDAC0 :1;
[; ;pic16f1704.h: 7637: unsigned G1ASDAC1 :1;
[; ;pic16f1704.h: 7638: unsigned G1ASDBD0 :1;
[; ;pic16f1704.h: 7639: unsigned G1ASDBD1 :1;
[; ;pic16f1704.h: 7640: };
[; ;pic16f1704.h: 7641: } COG1ASD0bits_t;
[; ;pic16f1704.h: 7642: extern volatile COG1ASD0bits_t COG1ASD0bits @ 0x69D;
[; ;pic16f1704.h: 7686: extern volatile unsigned char COG1ASD1 @ 0x69E;
"7688
[; ;pic16f1704.h: 7688: asm("COG1ASD1 equ 069Eh");
[; <" COG1ASD1 equ 069Eh ;# ">
[; ;pic16f1704.h: 7691: typedef union {
[; ;pic16f1704.h: 7692: struct {
[; ;pic16f1704.h: 7693: unsigned G1AS0E :1;
[; ;pic16f1704.h: 7694: unsigned G1AS1E :1;
[; ;pic16f1704.h: 7695: unsigned G1AS2E :1;
[; ;pic16f1704.h: 7696: unsigned G1AS3E :1;
[; ;pic16f1704.h: 7697: };
[; ;pic16f1704.h: 7698: } COG1ASD1bits_t;
[; ;pic16f1704.h: 7699: extern volatile COG1ASD1bits_t COG1ASD1bits @ 0x69E;
[; ;pic16f1704.h: 7723: extern volatile unsigned char COG1STR @ 0x69F;
"7725
[; ;pic16f1704.h: 7725: asm("COG1STR equ 069Fh");
[; <" COG1STR equ 069Fh ;# ">
[; ;pic16f1704.h: 7728: typedef union {
[; ;pic16f1704.h: 7729: struct {
[; ;pic16f1704.h: 7730: unsigned G1STRA :1;
[; ;pic16f1704.h: 7731: unsigned G1STRB :1;
[; ;pic16f1704.h: 7732: unsigned G1STRC :1;
[; ;pic16f1704.h: 7733: unsigned G1STRD :1;
[; ;pic16f1704.h: 7734: unsigned G1SDATA :1;
[; ;pic16f1704.h: 7735: unsigned G1SDATB :1;
[; ;pic16f1704.h: 7736: unsigned G1SDATC :1;
[; ;pic16f1704.h: 7737: unsigned G1SDATD :1;
[; ;pic16f1704.h: 7738: };
[; ;pic16f1704.h: 7739: } COG1STRbits_t;
[; ;pic16f1704.h: 7740: extern volatile COG1STRbits_t COG1STRbits @ 0x69F;
[; ;pic16f1704.h: 7784: extern volatile unsigned char PPSLOCK @ 0xE0F;
"7786
[; ;pic16f1704.h: 7786: asm("PPSLOCK equ 0E0Fh");
[; <" PPSLOCK equ 0E0Fh ;# ">
[; ;pic16f1704.h: 7789: typedef union {
[; ;pic16f1704.h: 7790: struct {
[; ;pic16f1704.h: 7791: unsigned PPSLOCKED :1;
[; ;pic16f1704.h: 7792: };
[; ;pic16f1704.h: 7793: } PPSLOCKbits_t;
[; ;pic16f1704.h: 7794: extern volatile PPSLOCKbits_t PPSLOCKbits @ 0xE0F;
[; ;pic16f1704.h: 7803: extern volatile unsigned char INTPPS @ 0xE10;
"7805
[; ;pic16f1704.h: 7805: asm("INTPPS equ 0E10h");
[; <" INTPPS equ 0E10h ;# ">
[; ;pic16f1704.h: 7808: typedef union {
[; ;pic16f1704.h: 7809: struct {
[; ;pic16f1704.h: 7810: unsigned INTPPS :5;
[; ;pic16f1704.h: 7811: };
[; ;pic16f1704.h: 7812: } INTPPSbits_t;
[; ;pic16f1704.h: 7813: extern volatile INTPPSbits_t INTPPSbits @ 0xE10;
[; ;pic16f1704.h: 7822: extern volatile unsigned char T0CKIPPS @ 0xE11;
"7824
[; ;pic16f1704.h: 7824: asm("T0CKIPPS equ 0E11h");
[; <" T0CKIPPS equ 0E11h ;# ">
[; ;pic16f1704.h: 7827: typedef union {
[; ;pic16f1704.h: 7828: struct {
[; ;pic16f1704.h: 7829: unsigned T0CKIPPS :5;
[; ;pic16f1704.h: 7830: };
[; ;pic16f1704.h: 7831: } T0CKIPPSbits_t;
[; ;pic16f1704.h: 7832: extern volatile T0CKIPPSbits_t T0CKIPPSbits @ 0xE11;
[; ;pic16f1704.h: 7841: extern volatile unsigned char T1CKIPPS @ 0xE12;
"7843
[; ;pic16f1704.h: 7843: asm("T1CKIPPS equ 0E12h");
[; <" T1CKIPPS equ 0E12h ;# ">
[; ;pic16f1704.h: 7846: typedef union {
[; ;pic16f1704.h: 7847: struct {
[; ;pic16f1704.h: 7848: unsigned T1CKIPPS :5;
[; ;pic16f1704.h: 7849: };
[; ;pic16f1704.h: 7850: } T1CKIPPSbits_t;
[; ;pic16f1704.h: 7851: extern volatile T1CKIPPSbits_t T1CKIPPSbits @ 0xE12;
[; ;pic16f1704.h: 7860: extern volatile unsigned char T1GPPS @ 0xE13;
"7862
[; ;pic16f1704.h: 7862: asm("T1GPPS equ 0E13h");
[; <" T1GPPS equ 0E13h ;# ">
[; ;pic16f1704.h: 7865: typedef union {
[; ;pic16f1704.h: 7866: struct {
[; ;pic16f1704.h: 7867: unsigned T1GPPS :5;
[; ;pic16f1704.h: 7868: };
[; ;pic16f1704.h: 7869: } T1GPPSbits_t;
[; ;pic16f1704.h: 7870: extern volatile T1GPPSbits_t T1GPPSbits @ 0xE13;
[; ;pic16f1704.h: 7879: extern volatile unsigned char CCP1PPS @ 0xE14;
"7881
[; ;pic16f1704.h: 7881: asm("CCP1PPS equ 0E14h");
[; <" CCP1PPS equ 0E14h ;# ">
[; ;pic16f1704.h: 7884: typedef union {
[; ;pic16f1704.h: 7885: struct {
[; ;pic16f1704.h: 7886: unsigned CCP1PPS :5;
[; ;pic16f1704.h: 7887: };
[; ;pic16f1704.h: 7888: } CCP1PPSbits_t;
[; ;pic16f1704.h: 7889: extern volatile CCP1PPSbits_t CCP1PPSbits @ 0xE14;
[; ;pic16f1704.h: 7898: extern volatile unsigned char CCP2PPS @ 0xE15;
"7900
[; ;pic16f1704.h: 7900: asm("CCP2PPS equ 0E15h");
[; <" CCP2PPS equ 0E15h ;# ">
[; ;pic16f1704.h: 7903: typedef union {
[; ;pic16f1704.h: 7904: struct {
[; ;pic16f1704.h: 7905: unsigned CCP2PPS :5;
[; ;pic16f1704.h: 7906: };
[; ;pic16f1704.h: 7907: } CCP2PPSbits_t;
[; ;pic16f1704.h: 7908: extern volatile CCP2PPSbits_t CCP2PPSbits @ 0xE15;
[; ;pic16f1704.h: 7917: extern volatile unsigned char COGINPPS @ 0xE17;
"7919
[; ;pic16f1704.h: 7919: asm("COGINPPS equ 0E17h");
[; <" COGINPPS equ 0E17h ;# ">
[; ;pic16f1704.h: 7922: typedef union {
[; ;pic16f1704.h: 7923: struct {
[; ;pic16f1704.h: 7924: unsigned COGINPPS :5;
[; ;pic16f1704.h: 7925: };
[; ;pic16f1704.h: 7926: } COGINPPSbits_t;
[; ;pic16f1704.h: 7927: extern volatile COGINPPSbits_t COGINPPSbits @ 0xE17;
[; ;pic16f1704.h: 7936: extern volatile unsigned char SSPCLKPPS @ 0xE20;
"7938
[; ;pic16f1704.h: 7938: asm("SSPCLKPPS equ 0E20h");
[; <" SSPCLKPPS equ 0E20h ;# ">
[; ;pic16f1704.h: 7941: typedef union {
[; ;pic16f1704.h: 7942: struct {
[; ;pic16f1704.h: 7943: unsigned SSPCLKPPS :5;
[; ;pic16f1704.h: 7944: };
[; ;pic16f1704.h: 7945: } SSPCLKPPSbits_t;
[; ;pic16f1704.h: 7946: extern volatile SSPCLKPPSbits_t SSPCLKPPSbits @ 0xE20;
[; ;pic16f1704.h: 7955: extern volatile unsigned char SSPDATPPS @ 0xE21;
"7957
[; ;pic16f1704.h: 7957: asm("SSPDATPPS equ 0E21h");
[; <" SSPDATPPS equ 0E21h ;# ">
[; ;pic16f1704.h: 7960: typedef union {
[; ;pic16f1704.h: 7961: struct {
[; ;pic16f1704.h: 7962: unsigned SSPDATPPS :5;
[; ;pic16f1704.h: 7963: };
[; ;pic16f1704.h: 7964: } SSPDATPPSbits_t;
[; ;pic16f1704.h: 7965: extern volatile SSPDATPPSbits_t SSPDATPPSbits @ 0xE21;
[; ;pic16f1704.h: 7974: extern volatile unsigned char SSPSSPPS @ 0xE22;
"7976
[; ;pic16f1704.h: 7976: asm("SSPSSPPS equ 0E22h");
[; <" SSPSSPPS equ 0E22h ;# ">
[; ;pic16f1704.h: 7979: typedef union {
[; ;pic16f1704.h: 7980: struct {
[; ;pic16f1704.h: 7981: unsigned SSPSSPPS :5;
[; ;pic16f1704.h: 7982: };
[; ;pic16f1704.h: 7983: } SSPSSPPSbits_t;
[; ;pic16f1704.h: 7984: extern volatile SSPSSPPSbits_t SSPSSPPSbits @ 0xE22;
[; ;pic16f1704.h: 7993: extern volatile unsigned char RXPPS @ 0xE24;
"7995
[; ;pic16f1704.h: 7995: asm("RXPPS equ 0E24h");
[; <" RXPPS equ 0E24h ;# ">
[; ;pic16f1704.h: 7998: typedef union {
[; ;pic16f1704.h: 7999: struct {
[; ;pic16f1704.h: 8000: unsigned RXPPS :5;
[; ;pic16f1704.h: 8001: };
[; ;pic16f1704.h: 8002: } RXPPSbits_t;
[; ;pic16f1704.h: 8003: extern volatile RXPPSbits_t RXPPSbits @ 0xE24;
[; ;pic16f1704.h: 8012: extern volatile unsigned char CKPPS @ 0xE25;
"8014
[; ;pic16f1704.h: 8014: asm("CKPPS equ 0E25h");
[; <" CKPPS equ 0E25h ;# ">
[; ;pic16f1704.h: 8017: typedef union {
[; ;pic16f1704.h: 8018: struct {
[; ;pic16f1704.h: 8019: unsigned CKPPS :5;
[; ;pic16f1704.h: 8020: };
[; ;pic16f1704.h: 8021: } CKPPSbits_t;
[; ;pic16f1704.h: 8022: extern volatile CKPPSbits_t CKPPSbits @ 0xE25;
[; ;pic16f1704.h: 8031: extern volatile unsigned char CLCIN0PPS @ 0xE28;
"8033
[; ;pic16f1704.h: 8033: asm("CLCIN0PPS equ 0E28h");
[; <" CLCIN0PPS equ 0E28h ;# ">
[; ;pic16f1704.h: 8036: typedef union {
[; ;pic16f1704.h: 8037: struct {
[; ;pic16f1704.h: 8038: unsigned CLCIN0PPS :5;
[; ;pic16f1704.h: 8039: };
[; ;pic16f1704.h: 8040: } CLCIN0PPSbits_t;
[; ;pic16f1704.h: 8041: extern volatile CLCIN0PPSbits_t CLCIN0PPSbits @ 0xE28;
[; ;pic16f1704.h: 8050: extern volatile unsigned char CLCIN1PPS @ 0xE29;
"8052
[; ;pic16f1704.h: 8052: asm("CLCIN1PPS equ 0E29h");
[; <" CLCIN1PPS equ 0E29h ;# ">
[; ;pic16f1704.h: 8055: typedef union {
[; ;pic16f1704.h: 8056: struct {
[; ;pic16f1704.h: 8057: unsigned CLCIN1PPS :5;
[; ;pic16f1704.h: 8058: };
[; ;pic16f1704.h: 8059: } CLCIN1PPSbits_t;
[; ;pic16f1704.h: 8060: extern volatile CLCIN1PPSbits_t CLCIN1PPSbits @ 0xE29;
[; ;pic16f1704.h: 8069: extern volatile unsigned char CLCIN2PPS @ 0xE2A;
"8071
[; ;pic16f1704.h: 8071: asm("CLCIN2PPS equ 0E2Ah");
[; <" CLCIN2PPS equ 0E2Ah ;# ">
[; ;pic16f1704.h: 8074: typedef union {
[; ;pic16f1704.h: 8075: struct {
[; ;pic16f1704.h: 8076: unsigned CLCIN2PPS :5;
[; ;pic16f1704.h: 8077: };
[; ;pic16f1704.h: 8078: } CLCIN2PPSbits_t;
[; ;pic16f1704.h: 8079: extern volatile CLCIN2PPSbits_t CLCIN2PPSbits @ 0xE2A;
[; ;pic16f1704.h: 8088: extern volatile unsigned char CLCIN3PPS @ 0xE2B;
"8090
[; ;pic16f1704.h: 8090: asm("CLCIN3PPS equ 0E2Bh");
[; <" CLCIN3PPS equ 0E2Bh ;# ">
[; ;pic16f1704.h: 8093: typedef union {
[; ;pic16f1704.h: 8094: struct {
[; ;pic16f1704.h: 8095: unsigned CLCIN3PPS :5;
[; ;pic16f1704.h: 8096: };
[; ;pic16f1704.h: 8097: } CLCIN3PPSbits_t;
[; ;pic16f1704.h: 8098: extern volatile CLCIN3PPSbits_t CLCIN3PPSbits @ 0xE2B;
[; ;pic16f1704.h: 8107: extern volatile unsigned char RA0PPS @ 0xE90;
"8109
[; ;pic16f1704.h: 8109: asm("RA0PPS equ 0E90h");
[; <" RA0PPS equ 0E90h ;# ">
[; ;pic16f1704.h: 8112: typedef union {
[; ;pic16f1704.h: 8113: struct {
[; ;pic16f1704.h: 8114: unsigned RA0PPS :5;
[; ;pic16f1704.h: 8115: };
[; ;pic16f1704.h: 8116: } RA0PPSbits_t;
[; ;pic16f1704.h: 8117: extern volatile RA0PPSbits_t RA0PPSbits @ 0xE90;
[; ;pic16f1704.h: 8126: extern volatile unsigned char RA1PPS @ 0xE91;
"8128
[; ;pic16f1704.h: 8128: asm("RA1PPS equ 0E91h");
[; <" RA1PPS equ 0E91h ;# ">
[; ;pic16f1704.h: 8131: typedef union {
[; ;pic16f1704.h: 8132: struct {
[; ;pic16f1704.h: 8133: unsigned RA1PPS :5;
[; ;pic16f1704.h: 8134: };
[; ;pic16f1704.h: 8135: } RA1PPSbits_t;
[; ;pic16f1704.h: 8136: extern volatile RA1PPSbits_t RA1PPSbits @ 0xE91;
[; ;pic16f1704.h: 8145: extern volatile unsigned char RA2PPS @ 0xE92;
"8147
[; ;pic16f1704.h: 8147: asm("RA2PPS equ 0E92h");
[; <" RA2PPS equ 0E92h ;# ">
[; ;pic16f1704.h: 8150: typedef union {
[; ;pic16f1704.h: 8151: struct {
[; ;pic16f1704.h: 8152: unsigned RA2PPS :5;
[; ;pic16f1704.h: 8153: };
[; ;pic16f1704.h: 8154: } RA2PPSbits_t;
[; ;pic16f1704.h: 8155: extern volatile RA2PPSbits_t RA2PPSbits @ 0xE92;
[; ;pic16f1704.h: 8164: extern volatile unsigned char RA4PPS @ 0xE94;
"8166
[; ;pic16f1704.h: 8166: asm("RA4PPS equ 0E94h");
[; <" RA4PPS equ 0E94h ;# ">
[; ;pic16f1704.h: 8169: typedef union {
[; ;pic16f1704.h: 8170: struct {
[; ;pic16f1704.h: 8171: unsigned RA4PPS :5;
[; ;pic16f1704.h: 8172: };
[; ;pic16f1704.h: 8173: } RA4PPSbits_t;
[; ;pic16f1704.h: 8174: extern volatile RA4PPSbits_t RA4PPSbits @ 0xE94;
[; ;pic16f1704.h: 8183: extern volatile unsigned char RA5PPS @ 0xE95;
"8185
[; ;pic16f1704.h: 8185: asm("RA5PPS equ 0E95h");
[; <" RA5PPS equ 0E95h ;# ">
[; ;pic16f1704.h: 8188: typedef union {
[; ;pic16f1704.h: 8189: struct {
[; ;pic16f1704.h: 8190: unsigned RA5PPS :5;
[; ;pic16f1704.h: 8191: };
[; ;pic16f1704.h: 8192: } RA5PPSbits_t;
[; ;pic16f1704.h: 8193: extern volatile RA5PPSbits_t RA5PPSbits @ 0xE95;
[; ;pic16f1704.h: 8202: extern volatile unsigned char RC0PPS @ 0xEA0;
"8204
[; ;pic16f1704.h: 8204: asm("RC0PPS equ 0EA0h");
[; <" RC0PPS equ 0EA0h ;# ">
[; ;pic16f1704.h: 8207: typedef union {
[; ;pic16f1704.h: 8208: struct {
[; ;pic16f1704.h: 8209: unsigned RC0PPS :5;
[; ;pic16f1704.h: 8210: };
[; ;pic16f1704.h: 8211: } RC0PPSbits_t;
[; ;pic16f1704.h: 8212: extern volatile RC0PPSbits_t RC0PPSbits @ 0xEA0;
[; ;pic16f1704.h: 8221: extern volatile unsigned char RC1PPS @ 0xEA1;
"8223
[; ;pic16f1704.h: 8223: asm("RC1PPS equ 0EA1h");
[; <" RC1PPS equ 0EA1h ;# ">
[; ;pic16f1704.h: 8226: typedef union {
[; ;pic16f1704.h: 8227: struct {
[; ;pic16f1704.h: 8228: unsigned RC1PPS :5;
[; ;pic16f1704.h: 8229: };
[; ;pic16f1704.h: 8230: } RC1PPSbits_t;
[; ;pic16f1704.h: 8231: extern volatile RC1PPSbits_t RC1PPSbits @ 0xEA1;
[; ;pic16f1704.h: 8240: extern volatile unsigned char RC2PPS @ 0xEA2;
"8242
[; ;pic16f1704.h: 8242: asm("RC2PPS equ 0EA2h");
[; <" RC2PPS equ 0EA2h ;# ">
[; ;pic16f1704.h: 8245: typedef union {
[; ;pic16f1704.h: 8246: struct {
[; ;pic16f1704.h: 8247: unsigned RC2PPS :5;
[; ;pic16f1704.h: 8248: };
[; ;pic16f1704.h: 8249: } RC2PPSbits_t;
[; ;pic16f1704.h: 8250: extern volatile RC2PPSbits_t RC2PPSbits @ 0xEA2;
[; ;pic16f1704.h: 8259: extern volatile unsigned char RC3PPS @ 0xEA3;
"8261
[; ;pic16f1704.h: 8261: asm("RC3PPS equ 0EA3h");
[; <" RC3PPS equ 0EA3h ;# ">
[; ;pic16f1704.h: 8264: typedef union {
[; ;pic16f1704.h: 8265: struct {
[; ;pic16f1704.h: 8266: unsigned RC3PPS :5;
[; ;pic16f1704.h: 8267: };
[; ;pic16f1704.h: 8268: } RC3PPSbits_t;
[; ;pic16f1704.h: 8269: extern volatile RC3PPSbits_t RC3PPSbits @ 0xEA3;
[; ;pic16f1704.h: 8278: extern volatile unsigned char RC4PPS @ 0xEA4;
"8280
[; ;pic16f1704.h: 8280: asm("RC4PPS equ 0EA4h");
[; <" RC4PPS equ 0EA4h ;# ">
[; ;pic16f1704.h: 8283: typedef union {
[; ;pic16f1704.h: 8284: struct {
[; ;pic16f1704.h: 8285: unsigned RC4PPS :5;
[; ;pic16f1704.h: 8286: };
[; ;pic16f1704.h: 8287: } RC4PPSbits_t;
[; ;pic16f1704.h: 8288: extern volatile RC4PPSbits_t RC4PPSbits @ 0xEA4;
[; ;pic16f1704.h: 8297: extern volatile unsigned char RC5PPS @ 0xEA5;
"8299
[; ;pic16f1704.h: 8299: asm("RC5PPS equ 0EA5h");
[; <" RC5PPS equ 0EA5h ;# ">
[; ;pic16f1704.h: 8302: typedef union {
[; ;pic16f1704.h: 8303: struct {
[; ;pic16f1704.h: 8304: unsigned RC5PPS :5;
[; ;pic16f1704.h: 8305: };
[; ;pic16f1704.h: 8306: } RC5PPSbits_t;
[; ;pic16f1704.h: 8307: extern volatile RC5PPSbits_t RC5PPSbits @ 0xEA5;
[; ;pic16f1704.h: 8316: extern volatile unsigned char CLCDATA @ 0xF0F;
"8318
[; ;pic16f1704.h: 8318: asm("CLCDATA equ 0F0Fh");
[; <" CLCDATA equ 0F0Fh ;# ">
[; ;pic16f1704.h: 8321: typedef union {
[; ;pic16f1704.h: 8322: struct {
[; ;pic16f1704.h: 8323: unsigned MCLC1OUT :1;
[; ;pic16f1704.h: 8324: unsigned MCLC2OUT :1;
[; ;pic16f1704.h: 8325: unsigned MCLC3OUT :1;
[; ;pic16f1704.h: 8326: };
[; ;pic16f1704.h: 8327: } CLCDATAbits_t;
[; ;pic16f1704.h: 8328: extern volatile CLCDATAbits_t CLCDATAbits @ 0xF0F;
[; ;pic16f1704.h: 8347: extern volatile unsigned char CLC1CON @ 0xF10;
"8349
[; ;pic16f1704.h: 8349: asm("CLC1CON equ 0F10h");
[; <" CLC1CON equ 0F10h ;# ">
[; ;pic16f1704.h: 8352: typedef union {
[; ;pic16f1704.h: 8353: struct {
[; ;pic16f1704.h: 8354: unsigned LC1MODE :3;
[; ;pic16f1704.h: 8355: unsigned LC1INTN :1;
[; ;pic16f1704.h: 8356: unsigned LC1INTP :1;
[; ;pic16f1704.h: 8357: unsigned LC1OUT :1;
[; ;pic16f1704.h: 8358: unsigned :1;
[; ;pic16f1704.h: 8359: unsigned LC1EN :1;
[; ;pic16f1704.h: 8360: };
[; ;pic16f1704.h: 8361: struct {
[; ;pic16f1704.h: 8362: unsigned LC1MODE0 :1;
[; ;pic16f1704.h: 8363: unsigned LC1MODE1 :1;
[; ;pic16f1704.h: 8364: unsigned LC1MODE2 :1;
[; ;pic16f1704.h: 8365: };
[; ;pic16f1704.h: 8366: struct {
[; ;pic16f1704.h: 8367: unsigned MODE :3;
[; ;pic16f1704.h: 8368: unsigned INTN :1;
[; ;pic16f1704.h: 8369: unsigned INTP :1;
[; ;pic16f1704.h: 8370: unsigned OUT :1;
[; ;pic16f1704.h: 8371: unsigned :1;
[; ;pic16f1704.h: 8372: unsigned EN :1;
[; ;pic16f1704.h: 8373: };
[; ;pic16f1704.h: 8374: struct {
[; ;pic16f1704.h: 8375: unsigned MODE0 :1;
[; ;pic16f1704.h: 8376: unsigned MODE1 :1;
[; ;pic16f1704.h: 8377: unsigned MODE2 :1;
[; ;pic16f1704.h: 8378: };
[; ;pic16f1704.h: 8379: } CLC1CONbits_t;
[; ;pic16f1704.h: 8380: extern volatile CLC1CONbits_t CLC1CONbits @ 0xF10;
[; ;pic16f1704.h: 8464: extern volatile unsigned char CLC1POL @ 0xF11;
"8466
[; ;pic16f1704.h: 8466: asm("CLC1POL equ 0F11h");
[; <" CLC1POL equ 0F11h ;# ">
[; ;pic16f1704.h: 8469: typedef union {
[; ;pic16f1704.h: 8470: struct {
[; ;pic16f1704.h: 8471: unsigned LC1G1POL :1;
[; ;pic16f1704.h: 8472: unsigned LC1G2POL :1;
[; ;pic16f1704.h: 8473: unsigned LC1G3POL :1;
[; ;pic16f1704.h: 8474: unsigned LC1G4POL :1;
[; ;pic16f1704.h: 8475: unsigned :3;
[; ;pic16f1704.h: 8476: unsigned LC1POL :1;
[; ;pic16f1704.h: 8477: };
[; ;pic16f1704.h: 8478: struct {
[; ;pic16f1704.h: 8479: unsigned G1POL :1;
[; ;pic16f1704.h: 8480: unsigned G2POL :1;
[; ;pic16f1704.h: 8481: unsigned G3POL :1;
[; ;pic16f1704.h: 8482: unsigned G4POL :1;
[; ;pic16f1704.h: 8483: unsigned :3;
[; ;pic16f1704.h: 8484: unsigned POL :1;
[; ;pic16f1704.h: 8485: };
[; ;pic16f1704.h: 8486: } CLC1POLbits_t;
[; ;pic16f1704.h: 8487: extern volatile CLC1POLbits_t CLC1POLbits @ 0xF11;
[; ;pic16f1704.h: 8541: extern volatile unsigned char CLC1SEL0 @ 0xF12;
"8543
[; ;pic16f1704.h: 8543: asm("CLC1SEL0 equ 0F12h");
[; <" CLC1SEL0 equ 0F12h ;# ">
[; ;pic16f1704.h: 8546: typedef union {
[; ;pic16f1704.h: 8547: struct {
[; ;pic16f1704.h: 8548: unsigned LC1D1S0 :1;
[; ;pic16f1704.h: 8549: unsigned LC1D1S1 :1;
[; ;pic16f1704.h: 8550: unsigned LC1D1S2 :1;
[; ;pic16f1704.h: 8551: unsigned LC1D1S3 :1;
[; ;pic16f1704.h: 8552: unsigned LC1D1S4 :1;
[; ;pic16f1704.h: 8553: };
[; ;pic16f1704.h: 8554: struct {
[; ;pic16f1704.h: 8555: unsigned LC1D1S :8;
[; ;pic16f1704.h: 8556: };
[; ;pic16f1704.h: 8557: struct {
[; ;pic16f1704.h: 8558: unsigned D1S :8;
[; ;pic16f1704.h: 8559: };
[; ;pic16f1704.h: 8560: struct {
[; ;pic16f1704.h: 8561: unsigned D1S0 :1;
[; ;pic16f1704.h: 8562: unsigned D1S1 :1;
[; ;pic16f1704.h: 8563: unsigned D1S2 :1;
[; ;pic16f1704.h: 8564: unsigned D1S3 :1;
[; ;pic16f1704.h: 8565: unsigned D1S4 :1;
[; ;pic16f1704.h: 8566: };
[; ;pic16f1704.h: 8567: } CLC1SEL0bits_t;
[; ;pic16f1704.h: 8568: extern volatile CLC1SEL0bits_t CLC1SEL0bits @ 0xF12;
[; ;pic16f1704.h: 8632: extern volatile unsigned char CLC1SEL1 @ 0xF13;
"8634
[; ;pic16f1704.h: 8634: asm("CLC1SEL1 equ 0F13h");
[; <" CLC1SEL1 equ 0F13h ;# ">
[; ;pic16f1704.h: 8637: typedef union {
[; ;pic16f1704.h: 8638: struct {
[; ;pic16f1704.h: 8639: unsigned LC1D2S0 :1;
[; ;pic16f1704.h: 8640: unsigned LC1D2S1 :1;
[; ;pic16f1704.h: 8641: unsigned LC1D2S2 :1;
[; ;pic16f1704.h: 8642: unsigned LC1D2S3 :1;
[; ;pic16f1704.h: 8643: unsigned LC1D2S4 :1;
[; ;pic16f1704.h: 8644: };
[; ;pic16f1704.h: 8645: struct {
[; ;pic16f1704.h: 8646: unsigned LC1D2S :8;
[; ;pic16f1704.h: 8647: };
[; ;pic16f1704.h: 8648: struct {
[; ;pic16f1704.h: 8649: unsigned D2S :8;
[; ;pic16f1704.h: 8650: };
[; ;pic16f1704.h: 8651: struct {
[; ;pic16f1704.h: 8652: unsigned D2S0 :1;
[; ;pic16f1704.h: 8653: unsigned D2S1 :1;
[; ;pic16f1704.h: 8654: unsigned D2S2 :1;
[; ;pic16f1704.h: 8655: unsigned D2S3 :1;
[; ;pic16f1704.h: 8656: unsigned D2S4 :1;
[; ;pic16f1704.h: 8657: };
[; ;pic16f1704.h: 8658: } CLC1SEL1bits_t;
[; ;pic16f1704.h: 8659: extern volatile CLC1SEL1bits_t CLC1SEL1bits @ 0xF13;
[; ;pic16f1704.h: 8723: extern volatile unsigned char CLC1SEL2 @ 0xF14;
"8725
[; ;pic16f1704.h: 8725: asm("CLC1SEL2 equ 0F14h");
[; <" CLC1SEL2 equ 0F14h ;# ">
[; ;pic16f1704.h: 8728: typedef union {
[; ;pic16f1704.h: 8729: struct {
[; ;pic16f1704.h: 8730: unsigned LC1D3S0 :1;
[; ;pic16f1704.h: 8731: unsigned LC1D3S1 :1;
[; ;pic16f1704.h: 8732: unsigned LC1D3S2 :1;
[; ;pic16f1704.h: 8733: unsigned LC1D3S3 :1;
[; ;pic16f1704.h: 8734: unsigned LC1D3S4 :1;
[; ;pic16f1704.h: 8735: };
[; ;pic16f1704.h: 8736: struct {
[; ;pic16f1704.h: 8737: unsigned LC1D3S :8;
[; ;pic16f1704.h: 8738: };
[; ;pic16f1704.h: 8739: struct {
[; ;pic16f1704.h: 8740: unsigned D3S :8;
[; ;pic16f1704.h: 8741: };
[; ;pic16f1704.h: 8742: struct {
[; ;pic16f1704.h: 8743: unsigned D3S0 :1;
[; ;pic16f1704.h: 8744: unsigned D3S1 :1;
[; ;pic16f1704.h: 8745: unsigned D3S2 :1;
[; ;pic16f1704.h: 8746: unsigned D3S3 :1;
[; ;pic16f1704.h: 8747: unsigned D3S4 :1;
[; ;pic16f1704.h: 8748: };
[; ;pic16f1704.h: 8749: } CLC1SEL2bits_t;
[; ;pic16f1704.h: 8750: extern volatile CLC1SEL2bits_t CLC1SEL2bits @ 0xF14;
[; ;pic16f1704.h: 8814: extern volatile unsigned char CLC1SEL3 @ 0xF15;
"8816
[; ;pic16f1704.h: 8816: asm("CLC1SEL3 equ 0F15h");
[; <" CLC1SEL3 equ 0F15h ;# ">
[; ;pic16f1704.h: 8819: typedef union {
[; ;pic16f1704.h: 8820: struct {
[; ;pic16f1704.h: 8821: unsigned LC1D4S0 :1;
[; ;pic16f1704.h: 8822: unsigned LC1D4S1 :1;
[; ;pic16f1704.h: 8823: unsigned LC1D4S2 :1;
[; ;pic16f1704.h: 8824: unsigned LC1D4S3 :1;
[; ;pic16f1704.h: 8825: unsigned LC1D4S4 :1;
[; ;pic16f1704.h: 8826: };
[; ;pic16f1704.h: 8827: struct {
[; ;pic16f1704.h: 8828: unsigned LC1D4S :8;
[; ;pic16f1704.h: 8829: };
[; ;pic16f1704.h: 8830: struct {
[; ;pic16f1704.h: 8831: unsigned D4S :8;
[; ;pic16f1704.h: 8832: };
[; ;pic16f1704.h: 8833: struct {
[; ;pic16f1704.h: 8834: unsigned D4S0 :1;
[; ;pic16f1704.h: 8835: unsigned D4S1 :1;
[; ;pic16f1704.h: 8836: unsigned D4S2 :1;
[; ;pic16f1704.h: 8837: unsigned D4S3 :1;
[; ;pic16f1704.h: 8838: unsigned D4S4 :1;
[; ;pic16f1704.h: 8839: };
[; ;pic16f1704.h: 8840: } CLC1SEL3bits_t;
[; ;pic16f1704.h: 8841: extern volatile CLC1SEL3bits_t CLC1SEL3bits @ 0xF15;
[; ;pic16f1704.h: 8905: extern volatile unsigned char CLC1GLS0 @ 0xF16;
"8907
[; ;pic16f1704.h: 8907: asm("CLC1GLS0 equ 0F16h");
[; <" CLC1GLS0 equ 0F16h ;# ">
[; ;pic16f1704.h: 8910: typedef union {
[; ;pic16f1704.h: 8911: struct {
[; ;pic16f1704.h: 8912: unsigned LC1G1D1N :1;
[; ;pic16f1704.h: 8913: unsigned LC1G1D1T :1;
[; ;pic16f1704.h: 8914: unsigned LC1G1D2N :1;
[; ;pic16f1704.h: 8915: unsigned LC1G1D2T :1;
[; ;pic16f1704.h: 8916: unsigned LC1G1D3N :1;
[; ;pic16f1704.h: 8917: unsigned LC1G1D3T :1;
[; ;pic16f1704.h: 8918: unsigned LC1G1D4N :1;
[; ;pic16f1704.h: 8919: unsigned LC1G1D4T :1;
[; ;pic16f1704.h: 8920: };
[; ;pic16f1704.h: 8921: struct {
[; ;pic16f1704.h: 8922: unsigned D1N :1;
[; ;pic16f1704.h: 8923: unsigned D1T :1;
[; ;pic16f1704.h: 8924: unsigned D2N :1;
[; ;pic16f1704.h: 8925: unsigned D2T :1;
[; ;pic16f1704.h: 8926: unsigned D3N :1;
[; ;pic16f1704.h: 8927: unsigned D3T :1;
[; ;pic16f1704.h: 8928: unsigned D4N :1;
[; ;pic16f1704.h: 8929: unsigned D4T :1;
[; ;pic16f1704.h: 8930: };
[; ;pic16f1704.h: 8931: } CLC1GLS0bits_t;
[; ;pic16f1704.h: 8932: extern volatile CLC1GLS0bits_t CLC1GLS0bits @ 0xF16;
[; ;pic16f1704.h: 9016: extern volatile unsigned char CLC1GLS1 @ 0xF17;
"9018
[; ;pic16f1704.h: 9018: asm("CLC1GLS1 equ 0F17h");
[; <" CLC1GLS1 equ 0F17h ;# ">
[; ;pic16f1704.h: 9021: typedef union {
[; ;pic16f1704.h: 9022: struct {
[; ;pic16f1704.h: 9023: unsigned LC1G2D1N :1;
[; ;pic16f1704.h: 9024: unsigned LC1G2D1T :1;
[; ;pic16f1704.h: 9025: unsigned LC1G2D2N :1;
[; ;pic16f1704.h: 9026: unsigned LC1G2D2T :1;
[; ;pic16f1704.h: 9027: unsigned LC1G2D3N :1;
[; ;pic16f1704.h: 9028: unsigned LC1G2D3T :1;
[; ;pic16f1704.h: 9029: unsigned LC1G2D4N :1;
[; ;pic16f1704.h: 9030: unsigned LC1G2D4T :1;
[; ;pic16f1704.h: 9031: };
[; ;pic16f1704.h: 9032: struct {
[; ;pic16f1704.h: 9033: unsigned D1N :1;
[; ;pic16f1704.h: 9034: unsigned D1T :1;
[; ;pic16f1704.h: 9035: unsigned D2N :1;
[; ;pic16f1704.h: 9036: unsigned D2T :1;
[; ;pic16f1704.h: 9037: unsigned D3N :1;
[; ;pic16f1704.h: 9038: unsigned D3T :1;
[; ;pic16f1704.h: 9039: unsigned D4N :1;
[; ;pic16f1704.h: 9040: unsigned D4T :1;
[; ;pic16f1704.h: 9041: };
[; ;pic16f1704.h: 9042: } CLC1GLS1bits_t;
[; ;pic16f1704.h: 9043: extern volatile CLC1GLS1bits_t CLC1GLS1bits @ 0xF17;
[; ;pic16f1704.h: 9127: extern volatile unsigned char CLC1GLS2 @ 0xF18;
"9129
[; ;pic16f1704.h: 9129: asm("CLC1GLS2 equ 0F18h");
[; <" CLC1GLS2 equ 0F18h ;# ">
[; ;pic16f1704.h: 9132: typedef union {
[; ;pic16f1704.h: 9133: struct {
[; ;pic16f1704.h: 9134: unsigned LC1G3D1N :1;
[; ;pic16f1704.h: 9135: unsigned LC1G3D1T :1;
[; ;pic16f1704.h: 9136: unsigned LC1G3D2N :1;
[; ;pic16f1704.h: 9137: unsigned LC1G3D2T :1;
[; ;pic16f1704.h: 9138: unsigned LC1G3D3N :1;
[; ;pic16f1704.h: 9139: unsigned LC1G3D3T :1;
[; ;pic16f1704.h: 9140: unsigned LC1G3D4N :1;
[; ;pic16f1704.h: 9141: unsigned LC1G3D4T :1;
[; ;pic16f1704.h: 9142: };
[; ;pic16f1704.h: 9143: struct {
[; ;pic16f1704.h: 9144: unsigned D1N :1;
[; ;pic16f1704.h: 9145: unsigned D1T :1;
[; ;pic16f1704.h: 9146: unsigned D2N :1;
[; ;pic16f1704.h: 9147: unsigned D2T :1;
[; ;pic16f1704.h: 9148: unsigned D3N :1;
[; ;pic16f1704.h: 9149: unsigned D3T :1;
[; ;pic16f1704.h: 9150: unsigned D4N :1;
[; ;pic16f1704.h: 9151: unsigned D4T :1;
[; ;pic16f1704.h: 9152: };
[; ;pic16f1704.h: 9153: } CLC1GLS2bits_t;
[; ;pic16f1704.h: 9154: extern volatile CLC1GLS2bits_t CLC1GLS2bits @ 0xF18;
[; ;pic16f1704.h: 9238: extern volatile unsigned char CLC1GLS3 @ 0xF19;
"9240
[; ;pic16f1704.h: 9240: asm("CLC1GLS3 equ 0F19h");
[; <" CLC1GLS3 equ 0F19h ;# ">
[; ;pic16f1704.h: 9243: typedef union {
[; ;pic16f1704.h: 9244: struct {
[; ;pic16f1704.h: 9245: unsigned LC1G4D1N :1;
[; ;pic16f1704.h: 9246: unsigned LC1G4D1T :1;
[; ;pic16f1704.h: 9247: unsigned LC1G4D2N :1;
[; ;pic16f1704.h: 9248: unsigned LC1G4D2T :1;
[; ;pic16f1704.h: 9249: unsigned LC1G4D3N :1;
[; ;pic16f1704.h: 9250: unsigned LC1G4D3T :1;
[; ;pic16f1704.h: 9251: unsigned LC1G4D4N :1;
[; ;pic16f1704.h: 9252: unsigned LC1G4D4T :1;
[; ;pic16f1704.h: 9253: };
[; ;pic16f1704.h: 9254: struct {
[; ;pic16f1704.h: 9255: unsigned G4D1N :1;
[; ;pic16f1704.h: 9256: unsigned G4D1T :1;
[; ;pic16f1704.h: 9257: unsigned G4D2N :1;
[; ;pic16f1704.h: 9258: unsigned G4D2T :1;
[; ;pic16f1704.h: 9259: unsigned G4D3N :1;
[; ;pic16f1704.h: 9260: unsigned G4D3T :1;
[; ;pic16f1704.h: 9261: unsigned G4D4N :1;
[; ;pic16f1704.h: 9262: unsigned G4D4T :1;
[; ;pic16f1704.h: 9263: };
[; ;pic16f1704.h: 9264: } CLC1GLS3bits_t;
[; ;pic16f1704.h: 9265: extern volatile CLC1GLS3bits_t CLC1GLS3bits @ 0xF19;
[; ;pic16f1704.h: 9349: extern volatile unsigned char CLC2CON @ 0xF1A;
"9351
[; ;pic16f1704.h: 9351: asm("CLC2CON equ 0F1Ah");
[; <" CLC2CON equ 0F1Ah ;# ">
[; ;pic16f1704.h: 9354: typedef union {
[; ;pic16f1704.h: 9355: struct {
[; ;pic16f1704.h: 9356: unsigned LC2MODE :3;
[; ;pic16f1704.h: 9357: unsigned LC2INTN :1;
[; ;pic16f1704.h: 9358: unsigned LC2INTP :1;
[; ;pic16f1704.h: 9359: unsigned LC2OUT :1;
[; ;pic16f1704.h: 9360: unsigned :1;
[; ;pic16f1704.h: 9361: unsigned LC2EN :1;
[; ;pic16f1704.h: 9362: };
[; ;pic16f1704.h: 9363: struct {
[; ;pic16f1704.h: 9364: unsigned LC2MODE0 :1;
[; ;pic16f1704.h: 9365: unsigned LC2MODE1 :1;
[; ;pic16f1704.h: 9366: unsigned LC2MODE2 :1;
[; ;pic16f1704.h: 9367: };
[; ;pic16f1704.h: 9368: struct {
[; ;pic16f1704.h: 9369: unsigned MODE :3;
[; ;pic16f1704.h: 9370: unsigned INTN :1;
[; ;pic16f1704.h: 9371: unsigned INTP :1;
[; ;pic16f1704.h: 9372: unsigned OUT :1;
[; ;pic16f1704.h: 9373: unsigned :1;
[; ;pic16f1704.h: 9374: unsigned EN :1;
[; ;pic16f1704.h: 9375: };
[; ;pic16f1704.h: 9376: struct {
[; ;pic16f1704.h: 9377: unsigned MODE0 :1;
[; ;pic16f1704.h: 9378: unsigned MODE1 :1;
[; ;pic16f1704.h: 9379: unsigned MODE2 :1;
[; ;pic16f1704.h: 9380: };
[; ;pic16f1704.h: 9381: } CLC2CONbits_t;
[; ;pic16f1704.h: 9382: extern volatile CLC2CONbits_t CLC2CONbits @ 0xF1A;
[; ;pic16f1704.h: 9466: extern volatile unsigned char CLC2POL @ 0xF1B;
"9468
[; ;pic16f1704.h: 9468: asm("CLC2POL equ 0F1Bh");
[; <" CLC2POL equ 0F1Bh ;# ">
[; ;pic16f1704.h: 9471: typedef union {
[; ;pic16f1704.h: 9472: struct {
[; ;pic16f1704.h: 9473: unsigned LC2G1POL :1;
[; ;pic16f1704.h: 9474: unsigned LC2G2POL :1;
[; ;pic16f1704.h: 9475: unsigned LC2G3POL :1;
[; ;pic16f1704.h: 9476: unsigned LC2G4POL :1;
[; ;pic16f1704.h: 9477: unsigned :3;
[; ;pic16f1704.h: 9478: unsigned LC2POL :1;
[; ;pic16f1704.h: 9479: };
[; ;pic16f1704.h: 9480: struct {
[; ;pic16f1704.h: 9481: unsigned G1POL :1;
[; ;pic16f1704.h: 9482: unsigned G2POL :1;
[; ;pic16f1704.h: 9483: unsigned G3POL :1;
[; ;pic16f1704.h: 9484: unsigned G4POL :1;
[; ;pic16f1704.h: 9485: unsigned :3;
[; ;pic16f1704.h: 9486: unsigned POL :1;
[; ;pic16f1704.h: 9487: };
[; ;pic16f1704.h: 9488: } CLC2POLbits_t;
[; ;pic16f1704.h: 9489: extern volatile CLC2POLbits_t CLC2POLbits @ 0xF1B;
[; ;pic16f1704.h: 9543: extern volatile unsigned char CLC2SEL0 @ 0xF1C;
"9545
[; ;pic16f1704.h: 9545: asm("CLC2SEL0 equ 0F1Ch");
[; <" CLC2SEL0 equ 0F1Ch ;# ">
[; ;pic16f1704.h: 9548: typedef union {
[; ;pic16f1704.h: 9549: struct {
[; ;pic16f1704.h: 9550: unsigned LC2D1S0 :1;
[; ;pic16f1704.h: 9551: unsigned LC2D1S1 :1;
[; ;pic16f1704.h: 9552: unsigned LC2D1S2 :1;
[; ;pic16f1704.h: 9553: unsigned LC2D1S3 :1;
[; ;pic16f1704.h: 9554: unsigned LC2D1S4 :1;
[; ;pic16f1704.h: 9555: };
[; ;pic16f1704.h: 9556: struct {
[; ;pic16f1704.h: 9557: unsigned LC2D1S :8;
[; ;pic16f1704.h: 9558: };
[; ;pic16f1704.h: 9559: struct {
[; ;pic16f1704.h: 9560: unsigned D1S :8;
[; ;pic16f1704.h: 9561: };
[; ;pic16f1704.h: 9562: struct {
[; ;pic16f1704.h: 9563: unsigned D1S0 :1;
[; ;pic16f1704.h: 9564: unsigned D1S1 :1;
[; ;pic16f1704.h: 9565: unsigned D1S2 :1;
[; ;pic16f1704.h: 9566: unsigned D1S3 :1;
[; ;pic16f1704.h: 9567: unsigned D1S4 :1;
[; ;pic16f1704.h: 9568: };
[; ;pic16f1704.h: 9569: } CLC2SEL0bits_t;
[; ;pic16f1704.h: 9570: extern volatile CLC2SEL0bits_t CLC2SEL0bits @ 0xF1C;
[; ;pic16f1704.h: 9634: extern volatile unsigned char CLC2SEL1 @ 0xF1D;
"9636
[; ;pic16f1704.h: 9636: asm("CLC2SEL1 equ 0F1Dh");
[; <" CLC2SEL1 equ 0F1Dh ;# ">
[; ;pic16f1704.h: 9639: typedef union {
[; ;pic16f1704.h: 9640: struct {
[; ;pic16f1704.h: 9641: unsigned LC2D2S0 :1;
[; ;pic16f1704.h: 9642: unsigned LC2D2S1 :1;
[; ;pic16f1704.h: 9643: unsigned LC2D2S2 :1;
[; ;pic16f1704.h: 9644: unsigned LC2D2S3 :1;
[; ;pic16f1704.h: 9645: unsigned LC2D2S4 :1;
[; ;pic16f1704.h: 9646: };
[; ;pic16f1704.h: 9647: struct {
[; ;pic16f1704.h: 9648: unsigned LC2D2S :8;
[; ;pic16f1704.h: 9649: };
[; ;pic16f1704.h: 9650: struct {
[; ;pic16f1704.h: 9651: unsigned D2S :8;
[; ;pic16f1704.h: 9652: };
[; ;pic16f1704.h: 9653: struct {
[; ;pic16f1704.h: 9654: unsigned D2S0 :1;
[; ;pic16f1704.h: 9655: unsigned D2S1 :1;
[; ;pic16f1704.h: 9656: unsigned D2S2 :1;
[; ;pic16f1704.h: 9657: unsigned D2S3 :1;
[; ;pic16f1704.h: 9658: unsigned D2S4 :1;
[; ;pic16f1704.h: 9659: };
[; ;pic16f1704.h: 9660: } CLC2SEL1bits_t;
[; ;pic16f1704.h: 9661: extern volatile CLC2SEL1bits_t CLC2SEL1bits @ 0xF1D;
[; ;pic16f1704.h: 9725: extern volatile unsigned char CLC2SEL2 @ 0xF1E;
"9727
[; ;pic16f1704.h: 9727: asm("CLC2SEL2 equ 0F1Eh");
[; <" CLC2SEL2 equ 0F1Eh ;# ">
[; ;pic16f1704.h: 9730: typedef union {
[; ;pic16f1704.h: 9731: struct {
[; ;pic16f1704.h: 9732: unsigned LC2D3S0 :1;
[; ;pic16f1704.h: 9733: unsigned LC2D3S1 :1;
[; ;pic16f1704.h: 9734: unsigned LC2D3S2 :1;
[; ;pic16f1704.h: 9735: unsigned LC2D3S3 :1;
[; ;pic16f1704.h: 9736: unsigned LC2D3S4 :1;
[; ;pic16f1704.h: 9737: };
[; ;pic16f1704.h: 9738: struct {
[; ;pic16f1704.h: 9739: unsigned LC2D3S :8;
[; ;pic16f1704.h: 9740: };
[; ;pic16f1704.h: 9741: struct {
[; ;pic16f1704.h: 9742: unsigned D3S :8;
[; ;pic16f1704.h: 9743: };
[; ;pic16f1704.h: 9744: struct {
[; ;pic16f1704.h: 9745: unsigned D3S0 :1;
[; ;pic16f1704.h: 9746: unsigned D3S1 :1;
[; ;pic16f1704.h: 9747: unsigned D3S2 :1;
[; ;pic16f1704.h: 9748: unsigned D3S3 :1;
[; ;pic16f1704.h: 9749: unsigned D3S4 :1;
[; ;pic16f1704.h: 9750: };
[; ;pic16f1704.h: 9751: } CLC2SEL2bits_t;
[; ;pic16f1704.h: 9752: extern volatile CLC2SEL2bits_t CLC2SEL2bits @ 0xF1E;
[; ;pic16f1704.h: 9816: extern volatile unsigned char CLC2SEL3 @ 0xF1F;
"9818
[; ;pic16f1704.h: 9818: asm("CLC2SEL3 equ 0F1Fh");
[; <" CLC2SEL3 equ 0F1Fh ;# ">
[; ;pic16f1704.h: 9821: typedef union {
[; ;pic16f1704.h: 9822: struct {
[; ;pic16f1704.h: 9823: unsigned LC2D4S0 :1;
[; ;pic16f1704.h: 9824: unsigned LC2D4S1 :1;
[; ;pic16f1704.h: 9825: unsigned LC2D4S2 :1;
[; ;pic16f1704.h: 9826: unsigned LC2D4S3 :1;
[; ;pic16f1704.h: 9827: unsigned LC2D4S4 :1;
[; ;pic16f1704.h: 9828: };
[; ;pic16f1704.h: 9829: struct {
[; ;pic16f1704.h: 9830: unsigned LC2D4S :8;
[; ;pic16f1704.h: 9831: };
[; ;pic16f1704.h: 9832: struct {
[; ;pic16f1704.h: 9833: unsigned D4S :8;
[; ;pic16f1704.h: 9834: };
[; ;pic16f1704.h: 9835: struct {
[; ;pic16f1704.h: 9836: unsigned D4S0 :1;
[; ;pic16f1704.h: 9837: unsigned D4S1 :1;
[; ;pic16f1704.h: 9838: unsigned D4S2 :1;
[; ;pic16f1704.h: 9839: unsigned D4S3 :1;
[; ;pic16f1704.h: 9840: unsigned D4S4 :1;
[; ;pic16f1704.h: 9841: };
[; ;pic16f1704.h: 9842: } CLC2SEL3bits_t;
[; ;pic16f1704.h: 9843: extern volatile CLC2SEL3bits_t CLC2SEL3bits @ 0xF1F;
[; ;pic16f1704.h: 9907: extern volatile unsigned char CLC2GLS0 @ 0xF20;
"9909
[; ;pic16f1704.h: 9909: asm("CLC2GLS0 equ 0F20h");
[; <" CLC2GLS0 equ 0F20h ;# ">
[; ;pic16f1704.h: 9912: typedef union {
[; ;pic16f1704.h: 9913: struct {
[; ;pic16f1704.h: 9914: unsigned LC2G1D1N :1;
[; ;pic16f1704.h: 9915: unsigned LC2G1D1T :1;
[; ;pic16f1704.h: 9916: unsigned LC2G1D2N :1;
[; ;pic16f1704.h: 9917: unsigned LC2G1D2T :1;
[; ;pic16f1704.h: 9918: unsigned LC2G1D3N :1;
[; ;pic16f1704.h: 9919: unsigned LC2G1D3T :1;
[; ;pic16f1704.h: 9920: unsigned LC2G1D4N :1;
[; ;pic16f1704.h: 9921: unsigned LC2G1D4T :1;
[; ;pic16f1704.h: 9922: };
[; ;pic16f1704.h: 9923: struct {
[; ;pic16f1704.h: 9924: unsigned D1N :1;
[; ;pic16f1704.h: 9925: unsigned D1T :1;
[; ;pic16f1704.h: 9926: unsigned D2N :1;
[; ;pic16f1704.h: 9927: unsigned D2T :1;
[; ;pic16f1704.h: 9928: unsigned D3N :1;
[; ;pic16f1704.h: 9929: unsigned D3T :1;
[; ;pic16f1704.h: 9930: unsigned D4N :1;
[; ;pic16f1704.h: 9931: unsigned D4T :1;
[; ;pic16f1704.h: 9932: };
[; ;pic16f1704.h: 9933: } CLC2GLS0bits_t;
[; ;pic16f1704.h: 9934: extern volatile CLC2GLS0bits_t CLC2GLS0bits @ 0xF20;
[; ;pic16f1704.h: 10018: extern volatile unsigned char CLC2GLS1 @ 0xF21;
"10020
[; ;pic16f1704.h: 10020: asm("CLC2GLS1 equ 0F21h");
[; <" CLC2GLS1 equ 0F21h ;# ">
[; ;pic16f1704.h: 10023: typedef union {
[; ;pic16f1704.h: 10024: struct {
[; ;pic16f1704.h: 10025: unsigned LC2G2D1N :1;
[; ;pic16f1704.h: 10026: unsigned LC2G2D1T :1;
[; ;pic16f1704.h: 10027: unsigned LC2G2D2N :1;
[; ;pic16f1704.h: 10028: unsigned LC2G2D2T :1;
[; ;pic16f1704.h: 10029: unsigned LC2G2D3N :1;
[; ;pic16f1704.h: 10030: unsigned LC2G2D3T :1;
[; ;pic16f1704.h: 10031: unsigned LC2G2D4N :1;
[; ;pic16f1704.h: 10032: unsigned LC2G2D4T :1;
[; ;pic16f1704.h: 10033: };
[; ;pic16f1704.h: 10034: struct {
[; ;pic16f1704.h: 10035: unsigned D1N :1;
[; ;pic16f1704.h: 10036: unsigned D1T :1;
[; ;pic16f1704.h: 10037: unsigned D2N :1;
[; ;pic16f1704.h: 10038: unsigned D2T :1;
[; ;pic16f1704.h: 10039: unsigned D3N :1;
[; ;pic16f1704.h: 10040: unsigned D3T :1;
[; ;pic16f1704.h: 10041: unsigned D4N :1;
[; ;pic16f1704.h: 10042: unsigned D4T :1;
[; ;pic16f1704.h: 10043: };
[; ;pic16f1704.h: 10044: } CLC2GLS1bits_t;
[; ;pic16f1704.h: 10045: extern volatile CLC2GLS1bits_t CLC2GLS1bits @ 0xF21;
[; ;pic16f1704.h: 10129: extern volatile unsigned char CLC2GLS2 @ 0xF22;
"10131
[; ;pic16f1704.h: 10131: asm("CLC2GLS2 equ 0F22h");
[; <" CLC2GLS2 equ 0F22h ;# ">
[; ;pic16f1704.h: 10134: typedef union {
[; ;pic16f1704.h: 10135: struct {
[; ;pic16f1704.h: 10136: unsigned LC2G3D1N :1;
[; ;pic16f1704.h: 10137: unsigned LC2G3D1T :1;
[; ;pic16f1704.h: 10138: unsigned LC2G3D2N :1;
[; ;pic16f1704.h: 10139: unsigned LC2G3D2T :1;
[; ;pic16f1704.h: 10140: unsigned LC2G3D3N :1;
[; ;pic16f1704.h: 10141: unsigned LC2G3D3T :1;
[; ;pic16f1704.h: 10142: unsigned LC2G3D4N :1;
[; ;pic16f1704.h: 10143: unsigned LC2G3D4T :1;
[; ;pic16f1704.h: 10144: };
[; ;pic16f1704.h: 10145: struct {
[; ;pic16f1704.h: 10146: unsigned D1N :1;
[; ;pic16f1704.h: 10147: unsigned D1T :1;
[; ;pic16f1704.h: 10148: unsigned D2N :1;
[; ;pic16f1704.h: 10149: unsigned D2T :1;
[; ;pic16f1704.h: 10150: unsigned D3N :1;
[; ;pic16f1704.h: 10151: unsigned D3T :1;
[; ;pic16f1704.h: 10152: unsigned D4N :1;
[; ;pic16f1704.h: 10153: unsigned D4T :1;
[; ;pic16f1704.h: 10154: };
[; ;pic16f1704.h: 10155: } CLC2GLS2bits_t;
[; ;pic16f1704.h: 10156: extern volatile CLC2GLS2bits_t CLC2GLS2bits @ 0xF22;
[; ;pic16f1704.h: 10240: extern volatile unsigned char CLC2GLS3 @ 0xF23;
"10242
[; ;pic16f1704.h: 10242: asm("CLC2GLS3 equ 0F23h");
[; <" CLC2GLS3 equ 0F23h ;# ">
[; ;pic16f1704.h: 10245: typedef union {
[; ;pic16f1704.h: 10246: struct {
[; ;pic16f1704.h: 10247: unsigned LC2G4D1N :1;
[; ;pic16f1704.h: 10248: unsigned LC2G4D1T :1;
[; ;pic16f1704.h: 10249: unsigned LC2G4D2N :1;
[; ;pic16f1704.h: 10250: unsigned LC2G4D2T :1;
[; ;pic16f1704.h: 10251: unsigned LC2G4D3N :1;
[; ;pic16f1704.h: 10252: unsigned LC2G4D3T :1;
[; ;pic16f1704.h: 10253: unsigned LC2G4D4N :1;
[; ;pic16f1704.h: 10254: unsigned LC2G4D4T :1;
[; ;pic16f1704.h: 10255: };
[; ;pic16f1704.h: 10256: struct {
[; ;pic16f1704.h: 10257: unsigned G4D1N :1;
[; ;pic16f1704.h: 10258: unsigned G4D1T :1;
[; ;pic16f1704.h: 10259: unsigned G4D2N :1;
[; ;pic16f1704.h: 10260: unsigned G4D2T :1;
[; ;pic16f1704.h: 10261: unsigned G4D3N :1;
[; ;pic16f1704.h: 10262: unsigned G4D3T :1;
[; ;pic16f1704.h: 10263: unsigned G4D4N :1;
[; ;pic16f1704.h: 10264: unsigned G4D4T :1;
[; ;pic16f1704.h: 10265: };
[; ;pic16f1704.h: 10266: } CLC2GLS3bits_t;
[; ;pic16f1704.h: 10267: extern volatile CLC2GLS3bits_t CLC2GLS3bits @ 0xF23;
[; ;pic16f1704.h: 10351: extern volatile unsigned char CLC3CON @ 0xF24;
"10353
[; ;pic16f1704.h: 10353: asm("CLC3CON equ 0F24h");
[; <" CLC3CON equ 0F24h ;# ">
[; ;pic16f1704.h: 10356: typedef union {
[; ;pic16f1704.h: 10357: struct {
[; ;pic16f1704.h: 10358: unsigned LC3MODE :3;
[; ;pic16f1704.h: 10359: unsigned LC3INTN :1;
[; ;pic16f1704.h: 10360: unsigned LC3INTP :1;
[; ;pic16f1704.h: 10361: unsigned LC3OUT :1;
[; ;pic16f1704.h: 10362: unsigned :1;
[; ;pic16f1704.h: 10363: unsigned LC3EN :1;
[; ;pic16f1704.h: 10364: };
[; ;pic16f1704.h: 10365: struct {
[; ;pic16f1704.h: 10366: unsigned LC3MODE0 :1;
[; ;pic16f1704.h: 10367: unsigned LC3MODE1 :1;
[; ;pic16f1704.h: 10368: unsigned LC3MODE2 :1;
[; ;pic16f1704.h: 10369: };
[; ;pic16f1704.h: 10370: struct {
[; ;pic16f1704.h: 10371: unsigned MODE :3;
[; ;pic16f1704.h: 10372: unsigned INTN :1;
[; ;pic16f1704.h: 10373: unsigned INTP :1;
[; ;pic16f1704.h: 10374: unsigned OUT :1;
[; ;pic16f1704.h: 10375: unsigned :1;
[; ;pic16f1704.h: 10376: unsigned EN :1;
[; ;pic16f1704.h: 10377: };
[; ;pic16f1704.h: 10378: struct {
[; ;pic16f1704.h: 10379: unsigned MODE0 :1;
[; ;pic16f1704.h: 10380: unsigned MODE1 :1;
[; ;pic16f1704.h: 10381: unsigned MODE2 :1;
[; ;pic16f1704.h: 10382: };
[; ;pic16f1704.h: 10383: } CLC3CONbits_t;
[; ;pic16f1704.h: 10384: extern volatile CLC3CONbits_t CLC3CONbits @ 0xF24;
[; ;pic16f1704.h: 10468: extern volatile unsigned char CLC3POL @ 0xF25;
"10470
[; ;pic16f1704.h: 10470: asm("CLC3POL equ 0F25h");
[; <" CLC3POL equ 0F25h ;# ">
[; ;pic16f1704.h: 10473: typedef union {
[; ;pic16f1704.h: 10474: struct {
[; ;pic16f1704.h: 10475: unsigned LC3G1POL :1;
[; ;pic16f1704.h: 10476: unsigned LC3G2POL :1;
[; ;pic16f1704.h: 10477: unsigned LC3G3POL :1;
[; ;pic16f1704.h: 10478: unsigned LC3G4POL :1;
[; ;pic16f1704.h: 10479: unsigned :3;
[; ;pic16f1704.h: 10480: unsigned LC3POL :1;
[; ;pic16f1704.h: 10481: };
[; ;pic16f1704.h: 10482: struct {
[; ;pic16f1704.h: 10483: unsigned G1POL :1;
[; ;pic16f1704.h: 10484: unsigned G2POL :1;
[; ;pic16f1704.h: 10485: unsigned G3POL :1;
[; ;pic16f1704.h: 10486: unsigned G4POL :1;
[; ;pic16f1704.h: 10487: unsigned :3;
[; ;pic16f1704.h: 10488: unsigned POL :1;
[; ;pic16f1704.h: 10489: };
[; ;pic16f1704.h: 10490: } CLC3POLbits_t;
[; ;pic16f1704.h: 10491: extern volatile CLC3POLbits_t CLC3POLbits @ 0xF25;
[; ;pic16f1704.h: 10545: extern volatile unsigned char CLC3SEL0 @ 0xF26;
"10547
[; ;pic16f1704.h: 10547: asm("CLC3SEL0 equ 0F26h");
[; <" CLC3SEL0 equ 0F26h ;# ">
[; ;pic16f1704.h: 10550: typedef union {
[; ;pic16f1704.h: 10551: struct {
[; ;pic16f1704.h: 10552: unsigned LC3D1S0 :1;
[; ;pic16f1704.h: 10553: unsigned LC3D1S1 :1;
[; ;pic16f1704.h: 10554: unsigned LC3D1S2 :1;
[; ;pic16f1704.h: 10555: unsigned LC3D1S3 :1;
[; ;pic16f1704.h: 10556: unsigned LC3D1S4 :1;
[; ;pic16f1704.h: 10557: };
[; ;pic16f1704.h: 10558: struct {
[; ;pic16f1704.h: 10559: unsigned LC3D1S :8;
[; ;pic16f1704.h: 10560: };
[; ;pic16f1704.h: 10561: struct {
[; ;pic16f1704.h: 10562: unsigned D1S :8;
[; ;pic16f1704.h: 10563: };
[; ;pic16f1704.h: 10564: struct {
[; ;pic16f1704.h: 10565: unsigned D1S0 :1;
[; ;pic16f1704.h: 10566: unsigned D1S1 :1;
[; ;pic16f1704.h: 10567: unsigned D1S2 :1;
[; ;pic16f1704.h: 10568: unsigned D1S3 :1;
[; ;pic16f1704.h: 10569: unsigned D1S4 :1;
[; ;pic16f1704.h: 10570: };
[; ;pic16f1704.h: 10571: } CLC3SEL0bits_t;
[; ;pic16f1704.h: 10572: extern volatile CLC3SEL0bits_t CLC3SEL0bits @ 0xF26;
[; ;pic16f1704.h: 10636: extern volatile unsigned char CLC3SEL1 @ 0xF27;
"10638
[; ;pic16f1704.h: 10638: asm("CLC3SEL1 equ 0F27h");
[; <" CLC3SEL1 equ 0F27h ;# ">
[; ;pic16f1704.h: 10641: typedef union {
[; ;pic16f1704.h: 10642: struct {
[; ;pic16f1704.h: 10643: unsigned LC3D2S0 :1;
[; ;pic16f1704.h: 10644: unsigned LC3D2S1 :1;
[; ;pic16f1704.h: 10645: unsigned LC3D2S2 :1;
[; ;pic16f1704.h: 10646: unsigned LC3D2S3 :1;
[; ;pic16f1704.h: 10647: unsigned LC3D2S4 :1;
[; ;pic16f1704.h: 10648: };
[; ;pic16f1704.h: 10649: struct {
[; ;pic16f1704.h: 10650: unsigned LC3D2S :8;
[; ;pic16f1704.h: 10651: };
[; ;pic16f1704.h: 10652: struct {
[; ;pic16f1704.h: 10653: unsigned D2S :8;
[; ;pic16f1704.h: 10654: };
[; ;pic16f1704.h: 10655: struct {
[; ;pic16f1704.h: 10656: unsigned D2S0 :1;
[; ;pic16f1704.h: 10657: unsigned D2S1 :1;
[; ;pic16f1704.h: 10658: unsigned D2S2 :1;
[; ;pic16f1704.h: 10659: unsigned D2S3 :1;
[; ;pic16f1704.h: 10660: unsigned D2S4 :1;
[; ;pic16f1704.h: 10661: };
[; ;pic16f1704.h: 10662: } CLC3SEL1bits_t;
[; ;pic16f1704.h: 10663: extern volatile CLC3SEL1bits_t CLC3SEL1bits @ 0xF27;
[; ;pic16f1704.h: 10727: extern volatile unsigned char CLC3SEL2 @ 0xF28;
"10729
[; ;pic16f1704.h: 10729: asm("CLC3SEL2 equ 0F28h");
[; <" CLC3SEL2 equ 0F28h ;# ">
[; ;pic16f1704.h: 10732: typedef union {
[; ;pic16f1704.h: 10733: struct {
[; ;pic16f1704.h: 10734: unsigned LC3D3S0 :1;
[; ;pic16f1704.h: 10735: unsigned LC3D3S1 :1;
[; ;pic16f1704.h: 10736: unsigned LC3D3S2 :1;
[; ;pic16f1704.h: 10737: unsigned LC3D3S3 :1;
[; ;pic16f1704.h: 10738: unsigned LC3D3S4 :1;
[; ;pic16f1704.h: 10739: };
[; ;pic16f1704.h: 10740: struct {
[; ;pic16f1704.h: 10741: unsigned LC3D3S :8;
[; ;pic16f1704.h: 10742: };
[; ;pic16f1704.h: 10743: struct {
[; ;pic16f1704.h: 10744: unsigned D3S :8;
[; ;pic16f1704.h: 10745: };
[; ;pic16f1704.h: 10746: struct {
[; ;pic16f1704.h: 10747: unsigned D3S0 :1;
[; ;pic16f1704.h: 10748: unsigned D3S1 :1;
[; ;pic16f1704.h: 10749: unsigned D3S2 :1;
[; ;pic16f1704.h: 10750: unsigned D3S3 :1;
[; ;pic16f1704.h: 10751: unsigned D3S4 :1;
[; ;pic16f1704.h: 10752: };
[; ;pic16f1704.h: 10753: } CLC3SEL2bits_t;
[; ;pic16f1704.h: 10754: extern volatile CLC3SEL2bits_t CLC3SEL2bits @ 0xF28;
[; ;pic16f1704.h: 10818: extern volatile unsigned char CLC3SEL3 @ 0xF29;
"10820
[; ;pic16f1704.h: 10820: asm("CLC3SEL3 equ 0F29h");
[; <" CLC3SEL3 equ 0F29h ;# ">
[; ;pic16f1704.h: 10823: typedef union {
[; ;pic16f1704.h: 10824: struct {
[; ;pic16f1704.h: 10825: unsigned LC3D4S0 :1;
[; ;pic16f1704.h: 10826: unsigned LC3D4S1 :1;
[; ;pic16f1704.h: 10827: unsigned LC3D4S2 :1;
[; ;pic16f1704.h: 10828: unsigned LC3D4S3 :1;
[; ;pic16f1704.h: 10829: unsigned LC3D4S4 :1;
[; ;pic16f1704.h: 10830: };
[; ;pic16f1704.h: 10831: struct {
[; ;pic16f1704.h: 10832: unsigned LC3D4S :8;
[; ;pic16f1704.h: 10833: };
[; ;pic16f1704.h: 10834: struct {
[; ;pic16f1704.h: 10835: unsigned D4S :8;
[; ;pic16f1704.h: 10836: };
[; ;pic16f1704.h: 10837: struct {
[; ;pic16f1704.h: 10838: unsigned D4S0 :1;
[; ;pic16f1704.h: 10839: unsigned D4S1 :1;
[; ;pic16f1704.h: 10840: unsigned D4S2 :1;
[; ;pic16f1704.h: 10841: unsigned D4S3 :1;
[; ;pic16f1704.h: 10842: unsigned D4S4 :1;
[; ;pic16f1704.h: 10843: };
[; ;pic16f1704.h: 10844: } CLC3SEL3bits_t;
[; ;pic16f1704.h: 10845: extern volatile CLC3SEL3bits_t CLC3SEL3bits @ 0xF29;
[; ;pic16f1704.h: 10909: extern volatile unsigned char CLC3GLS0 @ 0xF2A;
"10911
[; ;pic16f1704.h: 10911: asm("CLC3GLS0 equ 0F2Ah");
[; <" CLC3GLS0 equ 0F2Ah ;# ">
[; ;pic16f1704.h: 10914: typedef union {
[; ;pic16f1704.h: 10915: struct {
[; ;pic16f1704.h: 10916: unsigned LC3G1D1N :1;
[; ;pic16f1704.h: 10917: unsigned LC3G1D1T :1;
[; ;pic16f1704.h: 10918: unsigned LC3G1D2N :1;
[; ;pic16f1704.h: 10919: unsigned LC3G1D2T :1;
[; ;pic16f1704.h: 10920: unsigned LC3G1D3N :1;
[; ;pic16f1704.h: 10921: unsigned LC3G1D3T :1;
[; ;pic16f1704.h: 10922: unsigned LC3G1D4N :1;
[; ;pic16f1704.h: 10923: unsigned LC3G1D4T :1;
[; ;pic16f1704.h: 10924: };
[; ;pic16f1704.h: 10925: struct {
[; ;pic16f1704.h: 10926: unsigned D1N :1;
[; ;pic16f1704.h: 10927: unsigned D1T :1;
[; ;pic16f1704.h: 10928: unsigned D2N :1;
[; ;pic16f1704.h: 10929: unsigned D2T :1;
[; ;pic16f1704.h: 10930: unsigned D3N :1;
[; ;pic16f1704.h: 10931: unsigned D3T :1;
[; ;pic16f1704.h: 10932: unsigned D4N :1;
[; ;pic16f1704.h: 10933: unsigned D4T :1;
[; ;pic16f1704.h: 10934: };
[; ;pic16f1704.h: 10935: } CLC3GLS0bits_t;
[; ;pic16f1704.h: 10936: extern volatile CLC3GLS0bits_t CLC3GLS0bits @ 0xF2A;
[; ;pic16f1704.h: 11020: extern volatile unsigned char CLC3GLS1 @ 0xF2B;
"11022
[; ;pic16f1704.h: 11022: asm("CLC3GLS1 equ 0F2Bh");
[; <" CLC3GLS1 equ 0F2Bh ;# ">
[; ;pic16f1704.h: 11025: typedef union {
[; ;pic16f1704.h: 11026: struct {
[; ;pic16f1704.h: 11027: unsigned LC3G2D1N :1;
[; ;pic16f1704.h: 11028: unsigned LC3G2D1T :1;
[; ;pic16f1704.h: 11029: unsigned LC3G2D2N :1;
[; ;pic16f1704.h: 11030: unsigned LC3G2D2T :1;
[; ;pic16f1704.h: 11031: unsigned LC3G2D3N :1;
[; ;pic16f1704.h: 11032: unsigned LC3G2D3T :1;
[; ;pic16f1704.h: 11033: unsigned LC3G2D4N :1;
[; ;pic16f1704.h: 11034: unsigned LC3G2D4T :1;
[; ;pic16f1704.h: 11035: };
[; ;pic16f1704.h: 11036: struct {
[; ;pic16f1704.h: 11037: unsigned D1N :1;
[; ;pic16f1704.h: 11038: unsigned D1T :1;
[; ;pic16f1704.h: 11039: unsigned D2N :1;
[; ;pic16f1704.h: 11040: unsigned D2T :1;
[; ;pic16f1704.h: 11041: unsigned D3N :1;
[; ;pic16f1704.h: 11042: unsigned D3T :1;
[; ;pic16f1704.h: 11043: unsigned D4N :1;
[; ;pic16f1704.h: 11044: unsigned D4T :1;
[; ;pic16f1704.h: 11045: };
[; ;pic16f1704.h: 11046: } CLC3GLS1bits_t;
[; ;pic16f1704.h: 11047: extern volatile CLC3GLS1bits_t CLC3GLS1bits @ 0xF2B;
[; ;pic16f1704.h: 11131: extern volatile unsigned char CLC3GLS2 @ 0xF2C;
"11133
[; ;pic16f1704.h: 11133: asm("CLC3GLS2 equ 0F2Ch");
[; <" CLC3GLS2 equ 0F2Ch ;# ">
[; ;pic16f1704.h: 11136: typedef union {
[; ;pic16f1704.h: 11137: struct {
[; ;pic16f1704.h: 11138: unsigned LC3G3D1N :1;
[; ;pic16f1704.h: 11139: unsigned LC3G3D1T :1;
[; ;pic16f1704.h: 11140: unsigned LC3G3D2N :1;
[; ;pic16f1704.h: 11141: unsigned LC3G3D2T :1;
[; ;pic16f1704.h: 11142: unsigned LC3G3D3N :1;
[; ;pic16f1704.h: 11143: unsigned LC3G3D3T :1;
[; ;pic16f1704.h: 11144: unsigned LC3G3D4N :1;
[; ;pic16f1704.h: 11145: unsigned LC3G3D4T :1;
[; ;pic16f1704.h: 11146: };
[; ;pic16f1704.h: 11147: struct {
[; ;pic16f1704.h: 11148: unsigned D1N :1;
[; ;pic16f1704.h: 11149: unsigned D1T :1;
[; ;pic16f1704.h: 11150: unsigned D2N :1;
[; ;pic16f1704.h: 11151: unsigned D2T :1;
[; ;pic16f1704.h: 11152: unsigned D3N :1;
[; ;pic16f1704.h: 11153: unsigned D3T :1;
[; ;pic16f1704.h: 11154: unsigned D4N :1;
[; ;pic16f1704.h: 11155: unsigned D4T :1;
[; ;pic16f1704.h: 11156: };
[; ;pic16f1704.h: 11157: } CLC3GLS2bits_t;
[; ;pic16f1704.h: 11158: extern volatile CLC3GLS2bits_t CLC3GLS2bits @ 0xF2C;
[; ;pic16f1704.h: 11242: extern volatile unsigned char CLC3GLS3 @ 0xF2D;
"11244
[; ;pic16f1704.h: 11244: asm("CLC3GLS3 equ 0F2Dh");
[; <" CLC3GLS3 equ 0F2Dh ;# ">
[; ;pic16f1704.h: 11247: typedef union {
[; ;pic16f1704.h: 11248: struct {
[; ;pic16f1704.h: 11249: unsigned LC3G4D1N :1;
[; ;pic16f1704.h: 11250: unsigned LC3G4D1T :1;
[; ;pic16f1704.h: 11251: unsigned LC3G4D2N :1;
[; ;pic16f1704.h: 11252: unsigned LC3G4D2T :1;
[; ;pic16f1704.h: 11253: unsigned LC3G4D3N :1;
[; ;pic16f1704.h: 11254: unsigned LC3G4D3T :1;
[; ;pic16f1704.h: 11255: unsigned LC3G4D4N :1;
[; ;pic16f1704.h: 11256: unsigned LC3G4D4T :1;
[; ;pic16f1704.h: 11257: };
[; ;pic16f1704.h: 11258: struct {
[; ;pic16f1704.h: 11259: unsigned G4D1N :1;
[; ;pic16f1704.h: 11260: unsigned G4D1T :1;
[; ;pic16f1704.h: 11261: unsigned G4D2N :1;
[; ;pic16f1704.h: 11262: unsigned G4D2T :1;
[; ;pic16f1704.h: 11263: unsigned G4D3N :1;
[; ;pic16f1704.h: 11264: unsigned G4D3T :1;
[; ;pic16f1704.h: 11265: unsigned G4D4N :1;
[; ;pic16f1704.h: 11266: unsigned G4D4T :1;
[; ;pic16f1704.h: 11267: };
[; ;pic16f1704.h: 11268: } CLC3GLS3bits_t;
[; ;pic16f1704.h: 11269: extern volatile CLC3GLS3bits_t CLC3GLS3bits @ 0xF2D;
[; ;pic16f1704.h: 11353: extern volatile unsigned char STATUS_SHAD @ 0xFE4;
"11355
[; ;pic16f1704.h: 11355: asm("STATUS_SHAD equ 0FE4h");
[; <" STATUS_SHAD equ 0FE4h ;# ">
[; ;pic16f1704.h: 11358: typedef union {
[; ;pic16f1704.h: 11359: struct {
[; ;pic16f1704.h: 11360: unsigned C_SHAD :1;
[; ;pic16f1704.h: 11361: unsigned DC_SHAD :1;
[; ;pic16f1704.h: 11362: unsigned Z_SHAD :1;
[; ;pic16f1704.h: 11363: };
[; ;pic16f1704.h: 11364: } STATUS_SHADbits_t;
[; ;pic16f1704.h: 11365: extern volatile STATUS_SHADbits_t STATUS_SHADbits @ 0xFE4;
[; ;pic16f1704.h: 11384: extern volatile unsigned char WREG_SHAD @ 0xFE5;
"11386
[; ;pic16f1704.h: 11386: asm("WREG_SHAD equ 0FE5h");
[; <" WREG_SHAD equ 0FE5h ;# ">
[; ;pic16f1704.h: 11389: typedef union {
[; ;pic16f1704.h: 11390: struct {
[; ;pic16f1704.h: 11391: unsigned WREG_SHAD :8;
[; ;pic16f1704.h: 11392: };
[; ;pic16f1704.h: 11393: } WREG_SHADbits_t;
[; ;pic16f1704.h: 11394: extern volatile WREG_SHADbits_t WREG_SHADbits @ 0xFE5;
[; ;pic16f1704.h: 11403: extern volatile unsigned char BSR_SHAD @ 0xFE6;
"11405
[; ;pic16f1704.h: 11405: asm("BSR_SHAD equ 0FE6h");
[; <" BSR_SHAD equ 0FE6h ;# ">
[; ;pic16f1704.h: 11408: typedef union {
[; ;pic16f1704.h: 11409: struct {
[; ;pic16f1704.h: 11410: unsigned BSR_SHAD :5;
[; ;pic16f1704.h: 11411: };
[; ;pic16f1704.h: 11412: } BSR_SHADbits_t;
[; ;pic16f1704.h: 11413: extern volatile BSR_SHADbits_t BSR_SHADbits @ 0xFE6;
[; ;pic16f1704.h: 11422: extern volatile unsigned char PCLATH_SHAD @ 0xFE7;
"11424
[; ;pic16f1704.h: 11424: asm("PCLATH_SHAD equ 0FE7h");
[; <" PCLATH_SHAD equ 0FE7h ;# ">
[; ;pic16f1704.h: 11427: typedef union {
[; ;pic16f1704.h: 11428: struct {
[; ;pic16f1704.h: 11429: unsigned PCLATH_SHAD :7;
[; ;pic16f1704.h: 11430: };
[; ;pic16f1704.h: 11431: } PCLATH_SHADbits_t;
[; ;pic16f1704.h: 11432: extern volatile PCLATH_SHADbits_t PCLATH_SHADbits @ 0xFE7;
[; ;pic16f1704.h: 11441: extern volatile unsigned char FSR0L_SHAD @ 0xFE8;
"11443
[; ;pic16f1704.h: 11443: asm("FSR0L_SHAD equ 0FE8h");
[; <" FSR0L_SHAD equ 0FE8h ;# ">
[; ;pic16f1704.h: 11446: typedef union {
[; ;pic16f1704.h: 11447: struct {
[; ;pic16f1704.h: 11448: unsigned FSR0L_SHAD :8;
[; ;pic16f1704.h: 11449: };
[; ;pic16f1704.h: 11450: } FSR0L_SHADbits_t;
[; ;pic16f1704.h: 11451: extern volatile FSR0L_SHADbits_t FSR0L_SHADbits @ 0xFE8;
[; ;pic16f1704.h: 11460: extern volatile unsigned char FSR0H_SHAD @ 0xFE9;
"11462
[; ;pic16f1704.h: 11462: asm("FSR0H_SHAD equ 0FE9h");
[; <" FSR0H_SHAD equ 0FE9h ;# ">
[; ;pic16f1704.h: 11465: typedef union {
[; ;pic16f1704.h: 11466: struct {
[; ;pic16f1704.h: 11467: unsigned FSR0H_SHAD :8;
[; ;pic16f1704.h: 11468: };
[; ;pic16f1704.h: 11469: } FSR0H_SHADbits_t;
[; ;pic16f1704.h: 11470: extern volatile FSR0H_SHADbits_t FSR0H_SHADbits @ 0xFE9;
[; ;pic16f1704.h: 11479: extern volatile unsigned char FSR1L_SHAD @ 0xFEA;
"11481
[; ;pic16f1704.h: 11481: asm("FSR1L_SHAD equ 0FEAh");
[; <" FSR1L_SHAD equ 0FEAh ;# ">
[; ;pic16f1704.h: 11484: typedef union {
[; ;pic16f1704.h: 11485: struct {
[; ;pic16f1704.h: 11486: unsigned FSR1L_SHAD :8;
[; ;pic16f1704.h: 11487: };
[; ;pic16f1704.h: 11488: } FSR1L_SHADbits_t;
[; ;pic16f1704.h: 11489: extern volatile FSR1L_SHADbits_t FSR1L_SHADbits @ 0xFEA;
[; ;pic16f1704.h: 11498: extern volatile unsigned char FSR1H_SHAD @ 0xFEB;
"11500
[; ;pic16f1704.h: 11500: asm("FSR1H_SHAD equ 0FEBh");
[; <" FSR1H_SHAD equ 0FEBh ;# ">
[; ;pic16f1704.h: 11503: typedef union {
[; ;pic16f1704.h: 11504: struct {
[; ;pic16f1704.h: 11505: unsigned FSR1H_SHAD :8;
[; ;pic16f1704.h: 11506: };
[; ;pic16f1704.h: 11507: } FSR1H_SHADbits_t;
[; ;pic16f1704.h: 11508: extern volatile FSR1H_SHADbits_t FSR1H_SHADbits @ 0xFEB;
[; ;pic16f1704.h: 11517: extern volatile unsigned char STKPTR @ 0xFED;
"11519
[; ;pic16f1704.h: 11519: asm("STKPTR equ 0FEDh");
[; <" STKPTR equ 0FEDh ;# ">
[; ;pic16f1704.h: 11522: typedef union {
[; ;pic16f1704.h: 11523: struct {
[; ;pic16f1704.h: 11524: unsigned STKPTR :5;
[; ;pic16f1704.h: 11525: };
[; ;pic16f1704.h: 11526: } STKPTRbits_t;
[; ;pic16f1704.h: 11527: extern volatile STKPTRbits_t STKPTRbits @ 0xFED;
[; ;pic16f1704.h: 11536: extern volatile unsigned char TOSL @ 0xFEE;
"11538
[; ;pic16f1704.h: 11538: asm("TOSL equ 0FEEh");
[; <" TOSL equ 0FEEh ;# ">
[; ;pic16f1704.h: 11541: typedef union {
[; ;pic16f1704.h: 11542: struct {
[; ;pic16f1704.h: 11543: unsigned TOSL :8;
[; ;pic16f1704.h: 11544: };
[; ;pic16f1704.h: 11545: } TOSLbits_t;
[; ;pic16f1704.h: 11546: extern volatile TOSLbits_t TOSLbits @ 0xFEE;
[; ;pic16f1704.h: 11555: extern volatile unsigned char TOSH @ 0xFEF;
"11557
[; ;pic16f1704.h: 11557: asm("TOSH equ 0FEFh");
[; <" TOSH equ 0FEFh ;# ">
[; ;pic16f1704.h: 11560: typedef union {
[; ;pic16f1704.h: 11561: struct {
[; ;pic16f1704.h: 11562: unsigned TOSH :7;
[; ;pic16f1704.h: 11563: };
[; ;pic16f1704.h: 11564: } TOSHbits_t;
[; ;pic16f1704.h: 11565: extern volatile TOSHbits_t TOSHbits @ 0xFEF;
[; ;pic16f1704.h: 11580: extern volatile __bit ABDEN @ (((unsigned) &BAUD1CON)*8) + 0;
[; ;pic16f1704.h: 11582: extern volatile __bit ABDOVF @ (((unsigned) &BAUD1CON)*8) + 7;
[; ;pic16f1704.h: 11584: extern volatile __bit ACKDT @ (((unsigned) &SSP1CON2)*8) + 5;
[; ;pic16f1704.h: 11586: extern volatile __bit ACKEN @ (((unsigned) &SSP1CON2)*8) + 4;
[; ;pic16f1704.h: 11588: extern volatile __bit ACKSTAT @ (((unsigned) &SSP1CON2)*8) + 6;
[; ;pic16f1704.h: 11590: extern volatile __bit ACKTIM @ (((unsigned) &SSP1CON3)*8) + 7;
[; ;pic16f1704.h: 11592: extern volatile __bit ADD0 @ (((unsigned) &SSP1ADD)*8) + 0;
[; ;pic16f1704.h: 11594: extern volatile __bit ADD1 @ (((unsigned) &SSP1ADD)*8) + 1;
[; ;pic16f1704.h: 11596: extern volatile __bit ADD2 @ (((unsigned) &SSP1ADD)*8) + 2;
[; ;pic16f1704.h: 11598: extern volatile __bit ADD3 @ (((unsigned) &SSP1ADD)*8) + 3;
[; ;pic16f1704.h: 11600: extern volatile __bit ADD4 @ (((unsigned) &SSP1ADD)*8) + 4;
[; ;pic16f1704.h: 11602: extern volatile __bit ADD5 @ (((unsigned) &SSP1ADD)*8) + 5;
[; ;pic16f1704.h: 11604: extern volatile __bit ADD6 @ (((unsigned) &SSP1ADD)*8) + 6;
[; ;pic16f1704.h: 11606: extern volatile __bit ADD7 @ (((unsigned) &SSP1ADD)*8) + 7;
[; ;pic16f1704.h: 11608: extern volatile __bit ADDEN @ (((unsigned) &RC1STA)*8) + 3;
[; ;pic16f1704.h: 11610: extern volatile __bit ADFM @ (((unsigned) &ADCON1)*8) + 7;
[; ;pic16f1704.h: 11612: extern volatile __bit ADFVR0 @ (((unsigned) &FVRCON)*8) + 0;
[; ;pic16f1704.h: 11614: extern volatile __bit ADFVR1 @ (((unsigned) &FVRCON)*8) + 1;
[; ;pic16f1704.h: 11616: extern volatile __bit ADGO @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic16f1704.h: 11618: extern volatile __bit ADIE @ (((unsigned) &PIE1)*8) + 6;
[; ;pic16f1704.h: 11620: extern volatile __bit ADIF @ (((unsigned) &PIR1)*8) + 6;
[; ;pic16f1704.h: 11622: extern volatile __bit ADON @ (((unsigned) &ADCON0)*8) + 0;
[; ;pic16f1704.h: 11624: extern volatile __bit ADPREF0 @ (((unsigned) &ADCON1)*8) + 0;
[; ;pic16f1704.h: 11626: extern volatile __bit ADPREF1 @ (((unsigned) &ADCON1)*8) + 1;
[; ;pic16f1704.h: 11628: extern volatile __bit AHEN @ (((unsigned) &SSP1CON3)*8) + 1;
[; ;pic16f1704.h: 11630: extern volatile __bit ANS5 @ (((unsigned) &ANSELA)*8) + 5;
[; ;pic16f1704.h: 11632: extern volatile __bit ANSA0 @ (((unsigned) &ANSELA)*8) + 0;
[; ;pic16f1704.h: 11634: extern volatile __bit ANSA1 @ (((unsigned) &ANSELA)*8) + 1;
[; ;pic16f1704.h: 11636: extern volatile __bit ANSA2 @ (((unsigned) &ANSELA)*8) + 2;
[; ;pic16f1704.h: 11638: extern volatile __bit ANSA4 @ (((unsigned) &ANSELA)*8) + 4;
[; ;pic16f1704.h: 11640: extern volatile __bit ANSC0 @ (((unsigned) &ANSELC)*8) + 0;
[; ;pic16f1704.h: 11642: extern volatile __bit ANSC1 @ (((unsigned) &ANSELC)*8) + 1;
[; ;pic16f1704.h: 11644: extern volatile __bit ANSC2 @ (((unsigned) &ANSELC)*8) + 2;
[; ;pic16f1704.h: 11646: extern volatile __bit ANSC3 @ (((unsigned) &ANSELC)*8) + 3;
[; ;pic16f1704.h: 11648: extern volatile __bit ANSC4 @ (((unsigned) &ANSELC)*8) + 4;
[; ;pic16f1704.h: 11650: extern volatile __bit ANSC5 @ (((unsigned) &ANSELC)*8) + 5;
[; ;pic16f1704.h: 11652: extern volatile __bit BCL1IE @ (((unsigned) &PIE2)*8) + 3;
[; ;pic16f1704.h: 11654: extern volatile __bit BCL1IF @ (((unsigned) &PIR2)*8) + 3;
[; ;pic16f1704.h: 11656: extern volatile __bit BF @ (((unsigned) &SSP1STAT)*8) + 0;
[; ;pic16f1704.h: 11658: extern volatile __bit BOEN @ (((unsigned) &SSP1CON3)*8) + 4;
[; ;pic16f1704.h: 11660: extern volatile __bit BORFS @ (((unsigned) &BORCON)*8) + 6;
[; ;pic16f1704.h: 11662: extern volatile __bit BORRDY @ (((unsigned) &BORCON)*8) + 0;
[; ;pic16f1704.h: 11664: extern volatile __bit BRG16 @ (((unsigned) &BAUD1CON)*8) + 3;
[; ;pic16f1704.h: 11666: extern volatile __bit BRGH @ (((unsigned) &TX1STA)*8) + 2;
[; ;pic16f1704.h: 11668: extern volatile __bit BSR0 @ (((unsigned) &BSR)*8) + 0;
[; ;pic16f1704.h: 11670: extern volatile __bit BSR1 @ (((unsigned) &BSR)*8) + 1;
[; ;pic16f1704.h: 11672: extern volatile __bit BSR2 @ (((unsigned) &BSR)*8) + 2;
[; ;pic16f1704.h: 11674: extern volatile __bit BSR3 @ (((unsigned) &BSR)*8) + 3;
[; ;pic16f1704.h: 11676: extern volatile __bit BSR4 @ (((unsigned) &BSR)*8) + 4;
[; ;pic16f1704.h: 11678: extern volatile __bit BUF0 @ (((unsigned) &SSP1BUF)*8) + 0;
[; ;pic16f1704.h: 11680: extern volatile __bit BUF1 @ (((unsigned) &SSP1BUF)*8) + 1;
[; ;pic16f1704.h: 11682: extern volatile __bit BUF2 @ (((unsigned) &SSP1BUF)*8) + 2;
[; ;pic16f1704.h: 11684: extern volatile __bit BUF3 @ (((unsigned) &SSP1BUF)*8) + 3;
[; ;pic16f1704.h: 11686: extern volatile __bit BUF4 @ (((unsigned) &SSP1BUF)*8) + 4;
[; ;pic16f1704.h: 11688: extern volatile __bit BUF5 @ (((unsigned) &SSP1BUF)*8) + 5;
[; ;pic16f1704.h: 11690: extern volatile __bit BUF6 @ (((unsigned) &SSP1BUF)*8) + 6;
[; ;pic16f1704.h: 11692: extern volatile __bit BUF7 @ (((unsigned) &SSP1BUF)*8) + 7;
[; ;pic16f1704.h: 11694: extern volatile __bit C1HYS @ (((unsigned) &CM1CON0)*8) + 1;
[; ;pic16f1704.h: 11696: extern volatile __bit C1IE @ (((unsigned) &PIE2)*8) + 5;
[; ;pic16f1704.h: 11698: extern volatile __bit C1IF @ (((unsigned) &PIR2)*8) + 5;
[; ;pic16f1704.h: 11700: extern volatile __bit C1INTN @ (((unsigned) &CM1CON1)*8) + 6;
[; ;pic16f1704.h: 11702: extern volatile __bit C1INTP @ (((unsigned) &CM1CON1)*8) + 7;
[; ;pic16f1704.h: 11704: extern volatile __bit C1NCH0 @ (((unsigned) &CM1CON1)*8) + 0;
[; ;pic16f1704.h: 11706: extern volatile __bit C1NCH1 @ (((unsigned) &CM1CON1)*8) + 1;
[; ;pic16f1704.h: 11708: extern volatile __bit C1NCH2 @ (((unsigned) &CM1CON1)*8) + 2;
[; ;pic16f1704.h: 11710: extern volatile __bit C1ON @ (((unsigned) &CM1CON0)*8) + 7;
[; ;pic16f1704.h: 11712: extern volatile __bit C1OUT @ (((unsigned) &CM1CON0)*8) + 6;
[; ;pic16f1704.h: 11714: extern volatile __bit C1PCH0 @ (((unsigned) &CM1CON1)*8) + 3;
[; ;pic16f1704.h: 11716: extern volatile __bit C1PCH1 @ (((unsigned) &CM1CON1)*8) + 4;
[; ;pic16f1704.h: 11718: extern volatile __bit C1PCH2 @ (((unsigned) &CM1CON1)*8) + 5;
[; ;pic16f1704.h: 11720: extern volatile __bit C1POL @ (((unsigned) &CM1CON0)*8) + 4;
[; ;pic16f1704.h: 11722: extern volatile __bit C1SP @ (((unsigned) &CM1CON0)*8) + 2;
[; ;pic16f1704.h: 11724: extern volatile __bit C1SYNC @ (((unsigned) &CM1CON0)*8) + 0;
[; ;pic16f1704.h: 11726: extern volatile __bit C1TSEL0 @ (((unsigned) &CCPTMRS)*8) + 0;
[; ;pic16f1704.h: 11728: extern volatile __bit C1TSEL1 @ (((unsigned) &CCPTMRS)*8) + 1;
[; ;pic16f1704.h: 11730: extern volatile __bit C1ZLF @ (((unsigned) &CM1CON0)*8) + 3;
[; ;pic16f1704.h: 11732: extern volatile __bit C2HYS @ (((unsigned) &CM2CON0)*8) + 1;
[; ;pic16f1704.h: 11734: extern volatile __bit C2IE @ (((unsigned) &PIE2)*8) + 6;
[; ;pic16f1704.h: 11736: extern volatile __bit C2IF @ (((unsigned) &PIR2)*8) + 6;
[; ;pic16f1704.h: 11738: extern volatile __bit C2INTN @ (((unsigned) &CM2CON1)*8) + 6;
[; ;pic16f1704.h: 11740: extern volatile __bit C2INTP @ (((unsigned) &CM2CON1)*8) + 7;
[; ;pic16f1704.h: 11742: extern volatile __bit C2NCH0 @ (((unsigned) &CM2CON1)*8) + 0;
[; ;pic16f1704.h: 11744: extern volatile __bit C2NCH1 @ (((unsigned) &CM2CON1)*8) + 1;
[; ;pic16f1704.h: 11746: extern volatile __bit C2NCH2 @ (((unsigned) &CM2CON1)*8) + 2;
[; ;pic16f1704.h: 11748: extern volatile __bit C2ON @ (((unsigned) &CM2CON0)*8) + 7;
[; ;pic16f1704.h: 11750: extern volatile __bit C2OUT @ (((unsigned) &CM2CON0)*8) + 6;
[; ;pic16f1704.h: 11752: extern volatile __bit C2PCH0 @ (((unsigned) &CM2CON1)*8) + 3;
[; ;pic16f1704.h: 11754: extern volatile __bit C2PCH1 @ (((unsigned) &CM2CON1)*8) + 4;
[; ;pic16f1704.h: 11756: extern volatile __bit C2PCH2 @ (((unsigned) &CM2CON1)*8) + 5;
[; ;pic16f1704.h: 11758: extern volatile __bit C2POL @ (((unsigned) &CM2CON0)*8) + 4;
[; ;pic16f1704.h: 11760: extern volatile __bit C2SP @ (((unsigned) &CM2CON0)*8) + 2;
[; ;pic16f1704.h: 11762: extern volatile __bit C2SYNC @ (((unsigned) &CM2CON0)*8) + 0;
[; ;pic16f1704.h: 11764: extern volatile __bit C2TSEL0 @ (((unsigned) &CCPTMRS)*8) + 2;
[; ;pic16f1704.h: 11766: extern volatile __bit C2TSEL1 @ (((unsigned) &CCPTMRS)*8) + 3;
[; ;pic16f1704.h: 11768: extern volatile __bit C2ZLF @ (((unsigned) &CM2CON0)*8) + 3;
[; ;pic16f1704.h: 11770: extern volatile __bit CARRY @ (((unsigned) &STATUS)*8) + 0;
[; ;pic16f1704.h: 11772: extern volatile __bit CCP1IE @ (((unsigned) &PIE1)*8) + 2;
[; ;pic16f1704.h: 11774: extern volatile __bit CCP1IF @ (((unsigned) &PIR1)*8) + 2;
[; ;pic16f1704.h: 11776: extern volatile __bit CCP1M0 @ (((unsigned) &CCP1CON)*8) + 0;
[; ;pic16f1704.h: 11778: extern volatile __bit CCP1M1 @ (((unsigned) &CCP1CON)*8) + 1;
[; ;pic16f1704.h: 11780: extern volatile __bit CCP1M2 @ (((unsigned) &CCP1CON)*8) + 2;
[; ;pic16f1704.h: 11782: extern volatile __bit CCP1M3 @ (((unsigned) &CCP1CON)*8) + 3;
[; ;pic16f1704.h: 11784: extern volatile __bit CCP1X @ (((unsigned) &CCP1CON)*8) + 5;
[; ;pic16f1704.h: 11786: extern volatile __bit CCP1Y @ (((unsigned) &CCP1CON)*8) + 4;
[; ;pic16f1704.h: 11788: extern volatile __bit CCP2IE @ (((unsigned) &PIE2)*8) + 0;
[; ;pic16f1704.h: 11790: extern volatile __bit CCP2IF @ (((unsigned) &PIR2)*8) + 0;
[; ;pic16f1704.h: 11792: extern volatile __bit CCP2M0 @ (((unsigned) &CCP2CON)*8) + 0;
[; ;pic16f1704.h: 11794: extern volatile __bit CCP2M1 @ (((unsigned) &CCP2CON)*8) + 1;
[; ;pic16f1704.h: 11796: extern volatile __bit CCP2M2 @ (((unsigned) &CCP2CON)*8) + 2;
[; ;pic16f1704.h: 11798: extern volatile __bit CCP2M3 @ (((unsigned) &CCP2CON)*8) + 3;
[; ;pic16f1704.h: 11800: extern volatile __bit CCP2X @ (((unsigned) &CCP2CON)*8) + 5;
[; ;pic16f1704.h: 11802: extern volatile __bit CCP2Y @ (((unsigned) &CCP2CON)*8) + 4;
[; ;pic16f1704.h: 11804: extern volatile __bit CCPIE @ (((unsigned) &PIE1)*8) + 2;
[; ;pic16f1704.h: 11806: extern volatile __bit CCPIF @ (((unsigned) &PIR1)*8) + 2;
[; ;pic16f1704.h: 11808: extern volatile __bit CDAFVR0 @ (((unsigned) &FVRCON)*8) + 2;
[; ;pic16f1704.h: 11810: extern volatile __bit CDAFVR1 @ (((unsigned) &FVRCON)*8) + 3;
[; ;pic16f1704.h: 11812: extern volatile __bit CFGS @ (((unsigned) &PMCON1)*8) + 6;
[; ;pic16f1704.h: 11814: extern volatile __bit CHS0 @ (((unsigned) &ADCON0)*8) + 2;
[; ;pic16f1704.h: 11816: extern volatile __bit CHS1 @ (((unsigned) &ADCON0)*8) + 3;
[; ;pic16f1704.h: 11818: extern volatile __bit CHS2 @ (((unsigned) &ADCON0)*8) + 4;
[; ;pic16f1704.h: 11820: extern volatile __bit CHS3 @ (((unsigned) &ADCON0)*8) + 5;
[; ;pic16f1704.h: 11822: extern volatile __bit CHS4 @ (((unsigned) &ADCON0)*8) + 6;
[; ;pic16f1704.h: 11824: extern volatile __bit CKE @ (((unsigned) &SSP1STAT)*8) + 6;
[; ;pic16f1704.h: 11826: extern volatile __bit CKP @ (((unsigned) &SSP1CON1)*8) + 4;
[; ;pic16f1704.h: 11828: extern volatile __bit CLC1IE @ (((unsigned) &PIE3)*8) + 0;
[; ;pic16f1704.h: 11830: extern volatile __bit CLC1IF @ (((unsigned) &PIR3)*8) + 0;
[; ;pic16f1704.h: 11832: extern volatile __bit CLC2IE @ (((unsigned) &PIE3)*8) + 1;
[; ;pic16f1704.h: 11834: extern volatile __bit CLC2IF @ (((unsigned) &PIR3)*8) + 1;
[; ;pic16f1704.h: 11836: extern volatile __bit CLC3IE @ (((unsigned) &PIE3)*8) + 2;
[; ;pic16f1704.h: 11838: extern volatile __bit CLC3IF @ (((unsigned) &PIR3)*8) + 2;
[; ;pic16f1704.h: 11840: extern volatile __bit COGIE @ (((unsigned) &PIE3)*8) + 5;
[; ;pic16f1704.h: 11842: extern volatile __bit COGIF @ (((unsigned) &PIR3)*8) + 5;
[; ;pic16f1704.h: 11844: extern volatile __bit CREN @ (((unsigned) &RC1STA)*8) + 4;
[; ;pic16f1704.h: 11846: extern volatile __bit CSRC @ (((unsigned) &TX1STA)*8) + 7;
[; ;pic16f1704.h: 11848: extern volatile __bit C_SHAD @ (((unsigned) &STATUS_SHAD)*8) + 0;
[; ;pic16f1704.h: 11850: extern volatile __bit DAC1EN @ (((unsigned) &DAC1CON0)*8) + 7;
[; ;pic16f1704.h: 11852: extern volatile __bit DAC1NSS @ (((unsigned) &DAC1CON0)*8) + 0;
[; ;pic16f1704.h: 11854: extern volatile __bit DAC1OE1 @ (((unsigned) &DAC1CON0)*8) + 5;
[; ;pic16f1704.h: 11856: extern volatile __bit DAC1OE2 @ (((unsigned) &DAC1CON0)*8) + 4;
[; ;pic16f1704.h: 11858: extern volatile __bit DAC1PSS0 @ (((unsigned) &DAC1CON0)*8) + 2;
[; ;pic16f1704.h: 11860: extern volatile __bit DAC1PSS1 @ (((unsigned) &DAC1CON0)*8) + 3;
[; ;pic16f1704.h: 11862: extern volatile __bit DAC1R0 @ (((unsigned) &DAC1CON1)*8) + 0;
[; ;pic16f1704.h: 11864: extern volatile __bit DAC1R1 @ (((unsigned) &DAC1CON1)*8) + 1;
[; ;pic16f1704.h: 11866: extern volatile __bit DAC1R2 @ (((unsigned) &DAC1CON1)*8) + 2;
[; ;pic16f1704.h: 11868: extern volatile __bit DAC1R3 @ (((unsigned) &DAC1CON1)*8) + 3;
[; ;pic16f1704.h: 11870: extern volatile __bit DAC1R4 @ (((unsigned) &DAC1CON1)*8) + 4;
[; ;pic16f1704.h: 11872: extern volatile __bit DAC1R5 @ (((unsigned) &DAC1CON1)*8) + 5;
[; ;pic16f1704.h: 11874: extern volatile __bit DAC1R6 @ (((unsigned) &DAC1CON1)*8) + 6;
[; ;pic16f1704.h: 11876: extern volatile __bit DAC1R7 @ (((unsigned) &DAC1CON1)*8) + 7;
[; ;pic16f1704.h: 11878: extern volatile __bit DACEN @ (((unsigned) &DAC1CON0)*8) + 7;
[; ;pic16f1704.h: 11880: extern volatile __bit DACNSS @ (((unsigned) &DAC1CON0)*8) + 0;
[; ;pic16f1704.h: 11882: extern volatile __bit DACOE0 @ (((unsigned) &DAC1CON0)*8) + 4;
[; ;pic16f1704.h: 11884: extern volatile __bit DACOE1 @ (((unsigned) &DAC1CON0)*8) + 5;
[; ;pic16f1704.h: 11886: extern volatile __bit DACPSS0 @ (((unsigned) &DAC1CON0)*8) + 2;
[; ;pic16f1704.h: 11888: extern volatile __bit DACPSS1 @ (((unsigned) &DAC1CON0)*8) + 3;
[; ;pic16f1704.h: 11890: extern volatile __bit DACR0 @ (((unsigned) &DAC1CON1)*8) + 0;
[; ;pic16f1704.h: 11892: extern volatile __bit DACR1 @ (((unsigned) &DAC1CON1)*8) + 1;
[; ;pic16f1704.h: 11894: extern volatile __bit DACR2 @ (((unsigned) &DAC1CON1)*8) + 2;
[; ;pic16f1704.h: 11896: extern volatile __bit DACR3 @ (((unsigned) &DAC1CON1)*8) + 3;
[; ;pic16f1704.h: 11898: extern volatile __bit DACR4 @ (((unsigned) &DAC1CON1)*8) + 4;
[; ;pic16f1704.h: 11900: extern volatile __bit DACR5 @ (((unsigned) &DAC1CON1)*8) + 5;
[; ;pic16f1704.h: 11902: extern volatile __bit DACR6 @ (((unsigned) &DAC1CON1)*8) + 6;
[; ;pic16f1704.h: 11904: extern volatile __bit DACR7 @ (((unsigned) &DAC1CON1)*8) + 7;
[; ;pic16f1704.h: 11906: extern volatile __bit DC @ (((unsigned) &STATUS)*8) + 1;
[; ;pic16f1704.h: 11908: extern volatile __bit DC1B0 @ (((unsigned) &CCP1CON)*8) + 4;
[; ;pic16f1704.h: 11910: extern volatile __bit DC1B1 @ (((unsigned) &CCP1CON)*8) + 5;
[; ;pic16f1704.h: 11912: extern volatile __bit DC2B0 @ (((unsigned) &CCP2CON)*8) + 4;
[; ;pic16f1704.h: 11914: extern volatile __bit DC2B1 @ (((unsigned) &CCP2CON)*8) + 5;
[; ;pic16f1704.h: 11916: extern volatile __bit DC_SHAD @ (((unsigned) &STATUS_SHAD)*8) + 1;
[; ;pic16f1704.h: 11918: extern volatile __bit DHEN @ (((unsigned) &SSP1CON3)*8) + 0;
[; ;pic16f1704.h: 11920: extern volatile __bit D_nA @ (((unsigned) &SSP1STAT)*8) + 5;
[; ;pic16f1704.h: 11922: extern volatile __bit FERR @ (((unsigned) &RC1STA)*8) + 2;
[; ;pic16f1704.h: 11924: extern volatile __bit FREE @ (((unsigned) &PMCON1)*8) + 4;
[; ;pic16f1704.h: 11926: extern volatile __bit FVREN @ (((unsigned) &FVRCON)*8) + 7;
[; ;pic16f1704.h: 11928: extern volatile __bit FVRRDY @ (((unsigned) &FVRCON)*8) + 6;
[; ;pic16f1704.h: 11930: extern volatile __bit G1ARSEN @ (((unsigned) &COG1ASD0)*8) + 6;
[; ;pic16f1704.h: 11932: extern volatile __bit G1AS0E @ (((unsigned) &COG1ASD1)*8) + 0;
[; ;pic16f1704.h: 11934: extern volatile __bit G1AS1E @ (((unsigned) &COG1ASD1)*8) + 1;
[; ;pic16f1704.h: 11936: extern volatile __bit G1AS2E @ (((unsigned) &COG1ASD1)*8) + 2;
[; ;pic16f1704.h: 11938: extern volatile __bit G1AS3E @ (((unsigned) &COG1ASD1)*8) + 3;
[; ;pic16f1704.h: 11940: extern volatile __bit G1ASDAC0 @ (((unsigned) &COG1ASD0)*8) + 2;
[; ;pic16f1704.h: 11942: extern volatile __bit G1ASDAC1 @ (((unsigned) &COG1ASD0)*8) + 3;
[; ;pic16f1704.h: 11944: extern volatile __bit G1ASDBD0 @ (((unsigned) &COG1ASD0)*8) + 4;
[; ;pic16f1704.h: 11946: extern volatile __bit G1ASDBD1 @ (((unsigned) &COG1ASD0)*8) + 5;
[; ;pic16f1704.h: 11948: extern volatile __bit G1ASE @ (((unsigned) &COG1ASD0)*8) + 7;
[; ;pic16f1704.h: 11950: extern volatile __bit G1BLKF0 @ (((unsigned) &COG1BLKF)*8) + 0;
[; ;pic16f1704.h: 11952: extern volatile __bit G1BLKF1 @ (((unsigned) &COG1BLKF)*8) + 1;
[; ;pic16f1704.h: 11954: extern volatile __bit G1BLKF2 @ (((unsigned) &COG1BLKF)*8) + 2;
[; ;pic16f1704.h: 11956: extern volatile __bit G1BLKF3 @ (((unsigned) &COG1BLKF)*8) + 3;
[; ;pic16f1704.h: 11958: extern volatile __bit G1BLKF4 @ (((unsigned) &COG1BLKF)*8) + 4;
[; ;pic16f1704.h: 11960: extern volatile __bit G1BLKF5 @ (((unsigned) &COG1BLKF)*8) + 5;
[; ;pic16f1704.h: 11962: extern volatile __bit G1BLKR0 @ (((unsigned) &COG1BLKR)*8) + 0;
[; ;pic16f1704.h: 11964: extern volatile __bit G1BLKR1 @ (((unsigned) &COG1BLKR)*8) + 1;
[; ;pic16f1704.h: 11966: extern volatile __bit G1BLKR2 @ (((unsigned) &COG1BLKR)*8) + 2;
[; ;pic16f1704.h: 11968: extern volatile __bit G1BLKR3 @ (((unsigned) &COG1BLKR)*8) + 3;
[; ;pic16f1704.h: 11970: extern volatile __bit G1BLKR4 @ (((unsigned) &COG1BLKR)*8) + 4;
[; ;pic16f1704.h: 11972: extern volatile __bit G1BLKR5 @ (((unsigned) &COG1BLKR)*8) + 5;
[; ;pic16f1704.h: 11974: extern volatile __bit G1CS0 @ (((unsigned) &COG1CON0)*8) + 3;
[; ;pic16f1704.h: 11976: extern volatile __bit G1CS1 @ (((unsigned) &COG1CON0)*8) + 4;
[; ;pic16f1704.h: 11978: extern volatile __bit G1DBF0 @ (((unsigned) &COG1DBF)*8) + 0;
[; ;pic16f1704.h: 11980: extern volatile __bit G1DBF1 @ (((unsigned) &COG1DBF)*8) + 1;
[; ;pic16f1704.h: 11982: extern volatile __bit G1DBF2 @ (((unsigned) &COG1DBF)*8) + 2;
[; ;pic16f1704.h: 11984: extern volatile __bit G1DBF3 @ (((unsigned) &COG1DBF)*8) + 3;
[; ;pic16f1704.h: 11986: extern volatile __bit G1DBF4 @ (((unsigned) &COG1DBF)*8) + 4;
[; ;pic16f1704.h: 11988: extern volatile __bit G1DBF5 @ (((unsigned) &COG1DBF)*8) + 5;
[; ;pic16f1704.h: 11990: extern volatile __bit G1DBR0 @ (((unsigned) &COG1DBR)*8) + 0;
[; ;pic16f1704.h: 11992: extern volatile __bit G1DBR1 @ (((unsigned) &COG1DBR)*8) + 1;
[; ;pic16f1704.h: 11994: extern volatile __bit G1DBR2 @ (((unsigned) &COG1DBR)*8) + 2;
[; ;pic16f1704.h: 11996: extern volatile __bit G1DBR3 @ (((unsigned) &COG1DBR)*8) + 3;
[; ;pic16f1704.h: 11998: extern volatile __bit G1DBR4 @ (((unsigned) &COG1DBR)*8) + 4;
[; ;pic16f1704.h: 12000: extern volatile __bit G1DBR5 @ (((unsigned) &COG1DBR)*8) + 5;
[; ;pic16f1704.h: 12002: extern volatile __bit G1EN @ (((unsigned) &COG1CON0)*8) + 7;
[; ;pic16f1704.h: 12004: extern volatile __bit G1FDBS @ (((unsigned) &COG1CON1)*8) + 6;
[; ;pic16f1704.h: 12006: extern volatile __bit G1FIS0 @ (((unsigned) &COG1FIS)*8) + 0;
[; ;pic16f1704.h: 12008: extern volatile __bit G1FIS1 @ (((unsigned) &COG1FIS)*8) + 1;
[; ;pic16f1704.h: 12010: extern volatile __bit G1FIS2 @ (((unsigned) &COG1FIS)*8) + 2;
[; ;pic16f1704.h: 12012: extern volatile __bit G1FIS3 @ (((unsigned) &COG1FIS)*8) + 3;
[; ;pic16f1704.h: 12014: extern volatile __bit G1FIS4 @ (((unsigned) &COG1FIS)*8) + 4;
[; ;pic16f1704.h: 12016: extern volatile __bit G1FIS5 @ (((unsigned) &COG1FIS)*8) + 5;
[; ;pic16f1704.h: 12018: extern volatile __bit G1FIS6 @ (((unsigned) &COG1FIS)*8) + 6;
[; ;pic16f1704.h: 12020: extern volatile __bit G1FSIM0 @ (((unsigned) &COG1FSIM)*8) + 0;
[; ;pic16f1704.h: 12022: extern volatile __bit G1FSIM1 @ (((unsigned) &COG1FSIM)*8) + 1;
[; ;pic16f1704.h: 12024: extern volatile __bit G1FSIM2 @ (((unsigned) &COG1FSIM)*8) + 2;
[; ;pic16f1704.h: 12026: extern volatile __bit G1FSIM3 @ (((unsigned) &COG1FSIM)*8) + 3;
[; ;pic16f1704.h: 12028: extern volatile __bit G1FSIM4 @ (((unsigned) &COG1FSIM)*8) + 4;
[; ;pic16f1704.h: 12030: extern volatile __bit G1FSIM5 @ (((unsigned) &COG1FSIM)*8) + 5;
[; ;pic16f1704.h: 12032: extern volatile __bit G1FSIM6 @ (((unsigned) &COG1FSIM)*8) + 6;
[; ;pic16f1704.h: 12034: extern volatile __bit G1LD @ (((unsigned) &COG1CON0)*8) + 6;
[; ;pic16f1704.h: 12036: extern volatile __bit G1MD0 @ (((unsigned) &COG1CON0)*8) + 0;
[; ;pic16f1704.h: 12038: extern volatile __bit G1MD1 @ (((unsigned) &COG1CON0)*8) + 1;
[; ;pic16f1704.h: 12040: extern volatile __bit G1MD2 @ (((unsigned) &COG1CON0)*8) + 2;
[; ;pic16f1704.h: 12042: extern volatile __bit G1PHF0 @ (((unsigned) &COG1PHF)*8) + 0;
[; ;pic16f1704.h: 12044: extern volatile __bit G1PHF1 @ (((unsigned) &COG1PHF)*8) + 1;
[; ;pic16f1704.h: 12046: extern volatile __bit G1PHF2 @ (((unsigned) &COG1PHF)*8) + 2;
[; ;pic16f1704.h: 12048: extern volatile __bit G1PHF3 @ (((unsigned) &COG1PHF)*8) + 3;
[; ;pic16f1704.h: 12050: extern volatile __bit G1PHF4 @ (((unsigned) &COG1PHF)*8) + 4;
[; ;pic16f1704.h: 12052: extern volatile __bit G1PHF5 @ (((unsigned) &COG1PHF)*8) + 5;
[; ;pic16f1704.h: 12054: extern volatile __bit G1PHR0 @ (((unsigned) &COG1PHR)*8) + 0;
[; ;pic16f1704.h: 12056: extern volatile __bit G1PHR1 @ (((unsigned) &COG1PHR)*8) + 1;
[; ;pic16f1704.h: 12058: extern volatile __bit G1PHR2 @ (((unsigned) &COG1PHR)*8) + 2;
[; ;pic16f1704.h: 12060: extern volatile __bit G1PHR3 @ (((unsigned) &COG1PHR)*8) + 3;
[; ;pic16f1704.h: 12062: extern volatile __bit G1PHR4 @ (((unsigned) &COG1PHR)*8) + 4;
[; ;pic16f1704.h: 12064: extern volatile __bit G1PHR5 @ (((unsigned) &COG1PHR)*8) + 5;
[; ;pic16f1704.h: 12066: extern volatile __bit G1POLA @ (((unsigned) &COG1CON1)*8) + 0;
[; ;pic16f1704.h: 12068: extern volatile __bit G1POLB @ (((unsigned) &COG1CON1)*8) + 1;
[; ;pic16f1704.h: 12070: extern volatile __bit G1POLC @ (((unsigned) &COG1CON1)*8) + 2;
[; ;pic16f1704.h: 12072: extern volatile __bit G1POLD @ (((unsigned) &COG1CON1)*8) + 3;
[; ;pic16f1704.h: 12074: extern volatile __bit G1RDBS @ (((unsigned) &COG1CON1)*8) + 7;
[; ;pic16f1704.h: 12076: extern volatile __bit G1RIS0 @ (((unsigned) &COG1RIS)*8) + 0;
[; ;pic16f1704.h: 12078: extern volatile __bit G1RIS1 @ (((unsigned) &COG1RIS)*8) + 1;
[; ;pic16f1704.h: 12080: extern volatile __bit G1RIS2 @ (((unsigned) &COG1RIS)*8) + 2;
[; ;pic16f1704.h: 12082: extern volatile __bit G1RIS3 @ (((unsigned) &COG1RIS)*8) + 3;
[; ;pic16f1704.h: 12084: extern volatile __bit G1RIS4 @ (((unsigned) &COG1RIS)*8) + 4;
[; ;pic16f1704.h: 12086: extern volatile __bit G1RIS5 @ (((unsigned) &COG1RIS)*8) + 5;
[; ;pic16f1704.h: 12088: extern volatile __bit G1RIS6 @ (((unsigned) &COG1RIS)*8) + 6;
[; ;pic16f1704.h: 12090: extern volatile __bit G1RSIM0 @ (((unsigned) &COG1RSIM)*8) + 0;
[; ;pic16f1704.h: 12092: extern volatile __bit G1RSIM1 @ (((unsigned) &COG1RSIM)*8) + 1;
[; ;pic16f1704.h: 12094: extern volatile __bit G1RSIM2 @ (((unsigned) &COG1RSIM)*8) + 2;
[; ;pic16f1704.h: 12096: extern volatile __bit G1RSIM3 @ (((unsigned) &COG1RSIM)*8) + 3;
[; ;pic16f1704.h: 12098: extern volatile __bit G1RSIM4 @ (((unsigned) &COG1RSIM)*8) + 4;
[; ;pic16f1704.h: 12100: extern volatile __bit G1RSIM5 @ (((unsigned) &COG1RSIM)*8) + 5;
[; ;pic16f1704.h: 12102: extern volatile __bit G1RSIM6 @ (((unsigned) &COG1RSIM)*8) + 6;
[; ;pic16f1704.h: 12104: extern volatile __bit G1SDATA @ (((unsigned) &COG1STR)*8) + 4;
[; ;pic16f1704.h: 12106: extern volatile __bit G1SDATB @ (((unsigned) &COG1STR)*8) + 5;
[; ;pic16f1704.h: 12108: extern volatile __bit G1SDATC @ (((unsigned) &COG1STR)*8) + 6;
[; ;pic16f1704.h: 12110: extern volatile __bit G1SDATD @ (((unsigned) &COG1STR)*8) + 7;
[; ;pic16f1704.h: 12112: extern volatile __bit G1STRA @ (((unsigned) &COG1STR)*8) + 0;
[; ;pic16f1704.h: 12114: extern volatile __bit G1STRB @ (((unsigned) &COG1STR)*8) + 1;
[; ;pic16f1704.h: 12116: extern volatile __bit G1STRC @ (((unsigned) &COG1STR)*8) + 2;
[; ;pic16f1704.h: 12118: extern volatile __bit G1STRD @ (((unsigned) &COG1STR)*8) + 3;
[; ;pic16f1704.h: 12120: extern volatile __bit GCEN @ (((unsigned) &SSP1CON2)*8) + 7;
[; ;pic16f1704.h: 12122: extern volatile __bit GIE @ (((unsigned) &INTCON)*8) + 7;
[; ;pic16f1704.h: 12124: extern volatile __bit GO @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic16f1704.h: 12126: extern volatile __bit GO_nDONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic16f1704.h: 12128: extern volatile __bit HFIOFL @ (((unsigned) &OSCSTAT)*8) + 3;
[; ;pic16f1704.h: 12130: extern volatile __bit HFIOFR @ (((unsigned) &OSCSTAT)*8) + 4;
[; ;pic16f1704.h: 12132: extern volatile __bit HFIOFS @ (((unsigned) &OSCSTAT)*8) + 0;
[; ;pic16f1704.h: 12134: extern volatile __bit INLVLA0 @ (((unsigned) &INLVLA)*8) + 0;
[; ;pic16f1704.h: 12136: extern volatile __bit INLVLA1 @ (((unsigned) &INLVLA)*8) + 1;
[; ;pic16f1704.h: 12138: extern volatile __bit INLVLA2 @ (((unsigned) &INLVLA)*8) + 2;
[; ;pic16f1704.h: 12140: extern volatile __bit INLVLA3 @ (((unsigned) &INLVLA)*8) + 3;
[; ;pic16f1704.h: 12142: extern volatile __bit INLVLA4 @ (((unsigned) &INLVLA)*8) + 4;
[; ;pic16f1704.h: 12144: extern volatile __bit INLVLA5 @ (((unsigned) &INLVLA)*8) + 5;
[; ;pic16f1704.h: 12146: extern volatile __bit INLVLC0 @ (((unsigned) &INLVLC)*8) + 0;
[; ;pic16f1704.h: 12148: extern volatile __bit INLVLC1 @ (((unsigned) &INLVLC)*8) + 1;
[; ;pic16f1704.h: 12150: extern volatile __bit INLVLC2 @ (((unsigned) &INLVLC)*8) + 2;
[; ;pic16f1704.h: 12152: extern volatile __bit INLVLC3 @ (((unsigned) &INLVLC)*8) + 3;
[; ;pic16f1704.h: 12154: extern volatile __bit INLVLC4 @ (((unsigned) &INLVLC)*8) + 4;
[; ;pic16f1704.h: 12156: extern volatile __bit INLVLC5 @ (((unsigned) &INLVLC)*8) + 5;
[; ;pic16f1704.h: 12158: extern volatile __bit INTE @ (((unsigned) &INTCON)*8) + 4;
[; ;pic16f1704.h: 12160: extern volatile __bit INTEDG @ (((unsigned) &OPTION_REG)*8) + 6;
[; ;pic16f1704.h: 12162: extern volatile __bit INTF @ (((unsigned) &INTCON)*8) + 1;
[; ;pic16f1704.h: 12164: extern volatile __bit IOCAF0 @ (((unsigned) &IOCAF)*8) + 0;
[; ;pic16f1704.h: 12166: extern volatile __bit IOCAF1 @ (((unsigned) &IOCAF)*8) + 1;
[; ;pic16f1704.h: 12168: extern volatile __bit IOCAF2 @ (((unsigned) &IOCAF)*8) + 2;
[; ;pic16f1704.h: 12170: extern volatile __bit IOCAF3 @ (((unsigned) &IOCAF)*8) + 3;
[; ;pic16f1704.h: 12172: extern volatile __bit IOCAF4 @ (((unsigned) &IOCAF)*8) + 4;
[; ;pic16f1704.h: 12174: extern volatile __bit IOCAF5 @ (((unsigned) &IOCAF)*8) + 5;
[; ;pic16f1704.h: 12176: extern volatile __bit IOCAN0 @ (((unsigned) &IOCAN)*8) + 0;
[; ;pic16f1704.h: 12178: extern volatile __bit IOCAN1 @ (((unsigned) &IOCAN)*8) + 1;
[; ;pic16f1704.h: 12180: extern volatile __bit IOCAN2 @ (((unsigned) &IOCAN)*8) + 2;
[; ;pic16f1704.h: 12182: extern volatile __bit IOCAN3 @ (((unsigned) &IOCAN)*8) + 3;
[; ;pic16f1704.h: 12184: extern volatile __bit IOCAN4 @ (((unsigned) &IOCAN)*8) + 4;
[; ;pic16f1704.h: 12186: extern volatile __bit IOCAN5 @ (((unsigned) &IOCAN)*8) + 5;
[; ;pic16f1704.h: 12188: extern volatile __bit IOCAP0 @ (((unsigned) &IOCAP)*8) + 0;
[; ;pic16f1704.h: 12190: extern volatile __bit IOCAP1 @ (((unsigned) &IOCAP)*8) + 1;
[; ;pic16f1704.h: 12192: extern volatile __bit IOCAP2 @ (((unsigned) &IOCAP)*8) + 2;
[; ;pic16f1704.h: 12194: extern volatile __bit IOCAP3 @ (((unsigned) &IOCAP)*8) + 3;
[; ;pic16f1704.h: 12196: extern volatile __bit IOCAP4 @ (((unsigned) &IOCAP)*8) + 4;
[; ;pic16f1704.h: 12198: extern volatile __bit IOCAP5 @ (((unsigned) &IOCAP)*8) + 5;
[; ;pic16f1704.h: 12200: extern volatile __bit IOCCF0 @ (((unsigned) &IOCCF)*8) + 0;
[; ;pic16f1704.h: 12202: extern volatile __bit IOCCF1 @ (((unsigned) &IOCCF)*8) + 1;
[; ;pic16f1704.h: 12204: extern volatile __bit IOCCF2 @ (((unsigned) &IOCCF)*8) + 2;
[; ;pic16f1704.h: 12206: extern volatile __bit IOCCF3 @ (((unsigned) &IOCCF)*8) + 3;
[; ;pic16f1704.h: 12208: extern volatile __bit IOCCF4 @ (((unsigned) &IOCCF)*8) + 4;
[; ;pic16f1704.h: 12210: extern volatile __bit IOCCF5 @ (((unsigned) &IOCCF)*8) + 5;
[; ;pic16f1704.h: 12212: extern volatile __bit IOCCN0 @ (((unsigned) &IOCCN)*8) + 0;
[; ;pic16f1704.h: 12214: extern volatile __bit IOCCN1 @ (((unsigned) &IOCCN)*8) + 1;
[; ;pic16f1704.h: 12216: extern volatile __bit IOCCN2 @ (((unsigned) &IOCCN)*8) + 2;
[; ;pic16f1704.h: 12218: extern volatile __bit IOCCN3 @ (((unsigned) &IOCCN)*8) + 3;
[; ;pic16f1704.h: 12220: extern volatile __bit IOCCN4 @ (((unsigned) &IOCCN)*8) + 4;
[; ;pic16f1704.h: 12222: extern volatile __bit IOCCN5 @ (((unsigned) &IOCCN)*8) + 5;
[; ;pic16f1704.h: 12224: extern volatile __bit IOCCP0 @ (((unsigned) &IOCCP)*8) + 0;
[; ;pic16f1704.h: 12226: extern volatile __bit IOCCP1 @ (((unsigned) &IOCCP)*8) + 1;
[; ;pic16f1704.h: 12228: extern volatile __bit IOCCP2 @ (((unsigned) &IOCCP)*8) + 2;
[; ;pic16f1704.h: 12230: extern volatile __bit IOCCP3 @ (((unsigned) &IOCCP)*8) + 3;
[; ;pic16f1704.h: 12232: extern volatile __bit IOCCP4 @ (((unsigned) &IOCCP)*8) + 4;
[; ;pic16f1704.h: 12234: extern volatile __bit IOCCP5 @ (((unsigned) &IOCCP)*8) + 5;
[; ;pic16f1704.h: 12236: extern volatile __bit IOCIE @ (((unsigned) &INTCON)*8) + 3;
[; ;pic16f1704.h: 12238: extern volatile __bit IOCIF @ (((unsigned) &INTCON)*8) + 0;
[; ;pic16f1704.h: 12240: extern volatile __bit IRCF0 @ (((unsigned) &OSCCON)*8) + 3;
[; ;pic16f1704.h: 12242: extern volatile __bit IRCF1 @ (((unsigned) &OSCCON)*8) + 4;
[; ;pic16f1704.h: 12244: extern volatile __bit IRCF2 @ (((unsigned) &OSCCON)*8) + 5;
[; ;pic16f1704.h: 12246: extern volatile __bit IRCF3 @ (((unsigned) &OSCCON)*8) + 6;
[; ;pic16f1704.h: 12248: extern volatile __bit LATA0 @ (((unsigned) &LATA)*8) + 0;
[; ;pic16f1704.h: 12250: extern volatile __bit LATA1 @ (((unsigned) &LATA)*8) + 1;
[; ;pic16f1704.h: 12252: extern volatile __bit LATA2 @ (((unsigned) &LATA)*8) + 2;
[; ;pic16f1704.h: 12254: extern volatile __bit LATA4 @ (((unsigned) &LATA)*8) + 4;
[; ;pic16f1704.h: 12256: extern volatile __bit LATA5 @ (((unsigned) &LATA)*8) + 5;
[; ;pic16f1704.h: 12258: extern volatile __bit LATC0 @ (((unsigned) &LATC)*8) + 0;
[; ;pic16f1704.h: 12260: extern volatile __bit LATC1 @ (((unsigned) &LATC)*8) + 1;
[; ;pic16f1704.h: 12262: extern volatile __bit LATC2 @ (((unsigned) &LATC)*8) + 2;
[; ;pic16f1704.h: 12264: extern volatile __bit LATC3 @ (((unsigned) &LATC)*8) + 3;
[; ;pic16f1704.h: 12266: extern volatile __bit LATC4 @ (((unsigned) &LATC)*8) + 4;
[; ;pic16f1704.h: 12268: extern volatile __bit LATC5 @ (((unsigned) &LATC)*8) + 5;
[; ;pic16f1704.h: 12270: extern volatile __bit LC1D1S0 @ (((unsigned) &CLC1SEL0)*8) + 0;
[; ;pic16f1704.h: 12272: extern volatile __bit LC1D1S1 @ (((unsigned) &CLC1SEL0)*8) + 1;
[; ;pic16f1704.h: 12274: extern volatile __bit LC1D1S2 @ (((unsigned) &CLC1SEL0)*8) + 2;
[; ;pic16f1704.h: 12276: extern volatile __bit LC1D1S3 @ (((unsigned) &CLC1SEL0)*8) + 3;
[; ;pic16f1704.h: 12278: extern volatile __bit LC1D1S4 @ (((unsigned) &CLC1SEL0)*8) + 4;
[; ;pic16f1704.h: 12280: extern volatile __bit LC1D2S0 @ (((unsigned) &CLC1SEL1)*8) + 0;
[; ;pic16f1704.h: 12282: extern volatile __bit LC1D2S1 @ (((unsigned) &CLC1SEL1)*8) + 1;
[; ;pic16f1704.h: 12284: extern volatile __bit LC1D2S2 @ (((unsigned) &CLC1SEL1)*8) + 2;
[; ;pic16f1704.h: 12286: extern volatile __bit LC1D2S3 @ (((unsigned) &CLC1SEL1)*8) + 3;
[; ;pic16f1704.h: 12288: extern volatile __bit LC1D2S4 @ (((unsigned) &CLC1SEL1)*8) + 4;
[; ;pic16f1704.h: 12290: extern volatile __bit LC1D3S0 @ (((unsigned) &CLC1SEL2)*8) + 0;
[; ;pic16f1704.h: 12292: extern volatile __bit LC1D3S1 @ (((unsigned) &CLC1SEL2)*8) + 1;
[; ;pic16f1704.h: 12294: extern volatile __bit LC1D3S2 @ (((unsigned) &CLC1SEL2)*8) + 2;
[; ;pic16f1704.h: 12296: extern volatile __bit LC1D3S3 @ (((unsigned) &CLC1SEL2)*8) + 3;
[; ;pic16f1704.h: 12298: extern volatile __bit LC1D3S4 @ (((unsigned) &CLC1SEL2)*8) + 4;
[; ;pic16f1704.h: 12300: extern volatile __bit LC1D4S0 @ (((unsigned) &CLC1SEL3)*8) + 0;
[; ;pic16f1704.h: 12302: extern volatile __bit LC1D4S1 @ (((unsigned) &CLC1SEL3)*8) + 1;
[; ;pic16f1704.h: 12304: extern volatile __bit LC1D4S2 @ (((unsigned) &CLC1SEL3)*8) + 2;
[; ;pic16f1704.h: 12306: extern volatile __bit LC1D4S3 @ (((unsigned) &CLC1SEL3)*8) + 3;
[; ;pic16f1704.h: 12308: extern volatile __bit LC1D4S4 @ (((unsigned) &CLC1SEL3)*8) + 4;
[; ;pic16f1704.h: 12310: extern volatile __bit LC1EN @ (((unsigned) &CLC1CON)*8) + 7;
[; ;pic16f1704.h: 12312: extern volatile __bit LC1G1D1N @ (((unsigned) &CLC1GLS0)*8) + 0;
[; ;pic16f1704.h: 12314: extern volatile __bit LC1G1D1T @ (((unsigned) &CLC1GLS0)*8) + 1;
[; ;pic16f1704.h: 12316: extern volatile __bit LC1G1D2N @ (((unsigned) &CLC1GLS0)*8) + 2;
[; ;pic16f1704.h: 12318: extern volatile __bit LC1G1D2T @ (((unsigned) &CLC1GLS0)*8) + 3;
[; ;pic16f1704.h: 12320: extern volatile __bit LC1G1D3N @ (((unsigned) &CLC1GLS0)*8) + 4;
[; ;pic16f1704.h: 12322: extern volatile __bit LC1G1D3T @ (((unsigned) &CLC1GLS0)*8) + 5;
[; ;pic16f1704.h: 12324: extern volatile __bit LC1G1D4N @ (((unsigned) &CLC1GLS0)*8) + 6;
[; ;pic16f1704.h: 12326: extern volatile __bit LC1G1D4T @ (((unsigned) &CLC1GLS0)*8) + 7;
[; ;pic16f1704.h: 12328: extern volatile __bit LC1G1POL @ (((unsigned) &CLC1POL)*8) + 0;
[; ;pic16f1704.h: 12330: extern volatile __bit LC1G2D1N @ (((unsigned) &CLC1GLS1)*8) + 0;
[; ;pic16f1704.h: 12332: extern volatile __bit LC1G2D1T @ (((unsigned) &CLC1GLS1)*8) + 1;
[; ;pic16f1704.h: 12334: extern volatile __bit LC1G2D2N @ (((unsigned) &CLC1GLS1)*8) + 2;
[; ;pic16f1704.h: 12336: extern volatile __bit LC1G2D2T @ (((unsigned) &CLC1GLS1)*8) + 3;
[; ;pic16f1704.h: 12338: extern volatile __bit LC1G2D3N @ (((unsigned) &CLC1GLS1)*8) + 4;
[; ;pic16f1704.h: 12340: extern volatile __bit LC1G2D3T @ (((unsigned) &CLC1GLS1)*8) + 5;
[; ;pic16f1704.h: 12342: extern volatile __bit LC1G2D4N @ (((unsigned) &CLC1GLS1)*8) + 6;
[; ;pic16f1704.h: 12344: extern volatile __bit LC1G2D4T @ (((unsigned) &CLC1GLS1)*8) + 7;
[; ;pic16f1704.h: 12346: extern volatile __bit LC1G2POL @ (((unsigned) &CLC1POL)*8) + 1;
[; ;pic16f1704.h: 12348: extern volatile __bit LC1G3D1N @ (((unsigned) &CLC1GLS2)*8) + 0;
[; ;pic16f1704.h: 12350: extern volatile __bit LC1G3D1T @ (((unsigned) &CLC1GLS2)*8) + 1;
[; ;pic16f1704.h: 12352: extern volatile __bit LC1G3D2N @ (((unsigned) &CLC1GLS2)*8) + 2;
[; ;pic16f1704.h: 12354: extern volatile __bit LC1G3D2T @ (((unsigned) &CLC1GLS2)*8) + 3;
[; ;pic16f1704.h: 12356: extern volatile __bit LC1G3D3N @ (((unsigned) &CLC1GLS2)*8) + 4;
[; ;pic16f1704.h: 12358: extern volatile __bit LC1G3D3T @ (((unsigned) &CLC1GLS2)*8) + 5;
[; ;pic16f1704.h: 12360: extern volatile __bit LC1G3D4N @ (((unsigned) &CLC1GLS2)*8) + 6;
[; ;pic16f1704.h: 12362: extern volatile __bit LC1G3D4T @ (((unsigned) &CLC1GLS2)*8) + 7;
[; ;pic16f1704.h: 12364: extern volatile __bit LC1G3POL @ (((unsigned) &CLC1POL)*8) + 2;
[; ;pic16f1704.h: 12366: extern volatile __bit LC1G4D1N @ (((unsigned) &CLC1GLS3)*8) + 0;
[; ;pic16f1704.h: 12368: extern volatile __bit LC1G4D1T @ (((unsigned) &CLC1GLS3)*8) + 1;
[; ;pic16f1704.h: 12370: extern volatile __bit LC1G4D2N @ (((unsigned) &CLC1GLS3)*8) + 2;
[; ;pic16f1704.h: 12372: extern volatile __bit LC1G4D2T @ (((unsigned) &CLC1GLS3)*8) + 3;
[; ;pic16f1704.h: 12374: extern volatile __bit LC1G4D3N @ (((unsigned) &CLC1GLS3)*8) + 4;
[; ;pic16f1704.h: 12376: extern volatile __bit LC1G4D3T @ (((unsigned) &CLC1GLS3)*8) + 5;
[; ;pic16f1704.h: 12378: extern volatile __bit LC1G4D4N @ (((unsigned) &CLC1GLS3)*8) + 6;
[; ;pic16f1704.h: 12380: extern volatile __bit LC1G4D4T @ (((unsigned) &CLC1GLS3)*8) + 7;
[; ;pic16f1704.h: 12382: extern volatile __bit LC1G4POL @ (((unsigned) &CLC1POL)*8) + 3;
[; ;pic16f1704.h: 12384: extern volatile __bit LC1INTN @ (((unsigned) &CLC1CON)*8) + 3;
[; ;pic16f1704.h: 12386: extern volatile __bit LC1INTP @ (((unsigned) &CLC1CON)*8) + 4;
[; ;pic16f1704.h: 12388: extern volatile __bit LC1MODE0 @ (((unsigned) &CLC1CON)*8) + 0;
[; ;pic16f1704.h: 12390: extern volatile __bit LC1MODE1 @ (((unsigned) &CLC1CON)*8) + 1;
[; ;pic16f1704.h: 12392: extern volatile __bit LC1MODE2 @ (((unsigned) &CLC1CON)*8) + 2;
[; ;pic16f1704.h: 12394: extern volatile __bit LC1OUT @ (((unsigned) &CLC1CON)*8) + 5;
[; ;pic16f1704.h: 12396: extern volatile __bit LC1POL @ (((unsigned) &CLC1POL)*8) + 7;
[; ;pic16f1704.h: 12398: extern volatile __bit LC2D1S0 @ (((unsigned) &CLC2SEL0)*8) + 0;
[; ;pic16f1704.h: 12400: extern volatile __bit LC2D1S1 @ (((unsigned) &CLC2SEL0)*8) + 1;
[; ;pic16f1704.h: 12402: extern volatile __bit LC2D1S2 @ (((unsigned) &CLC2SEL0)*8) + 2;
[; ;pic16f1704.h: 12404: extern volatile __bit LC2D1S3 @ (((unsigned) &CLC2SEL0)*8) + 3;
[; ;pic16f1704.h: 12406: extern volatile __bit LC2D1S4 @ (((unsigned) &CLC2SEL0)*8) + 4;
[; ;pic16f1704.h: 12408: extern volatile __bit LC2D2S0 @ (((unsigned) &CLC2SEL1)*8) + 0;
[; ;pic16f1704.h: 12410: extern volatile __bit LC2D2S1 @ (((unsigned) &CLC2SEL1)*8) + 1;
[; ;pic16f1704.h: 12412: extern volatile __bit LC2D2S2 @ (((unsigned) &CLC2SEL1)*8) + 2;
[; ;pic16f1704.h: 12414: extern volatile __bit LC2D2S3 @ (((unsigned) &CLC2SEL1)*8) + 3;
[; ;pic16f1704.h: 12416: extern volatile __bit LC2D2S4 @ (((unsigned) &CLC2SEL1)*8) + 4;
[; ;pic16f1704.h: 12418: extern volatile __bit LC2D3S0 @ (((unsigned) &CLC2SEL2)*8) + 0;
[; ;pic16f1704.h: 12420: extern volatile __bit LC2D3S1 @ (((unsigned) &CLC2SEL2)*8) + 1;
[; ;pic16f1704.h: 12422: extern volatile __bit LC2D3S2 @ (((unsigned) &CLC2SEL2)*8) + 2;
[; ;pic16f1704.h: 12424: extern volatile __bit LC2D3S3 @ (((unsigned) &CLC2SEL2)*8) + 3;
[; ;pic16f1704.h: 12426: extern volatile __bit LC2D3S4 @ (((unsigned) &CLC2SEL2)*8) + 4;
[; ;pic16f1704.h: 12428: extern volatile __bit LC2D4S0 @ (((unsigned) &CLC2SEL3)*8) + 0;
[; ;pic16f1704.h: 12430: extern volatile __bit LC2D4S1 @ (((unsigned) &CLC2SEL3)*8) + 1;
[; ;pic16f1704.h: 12432: extern volatile __bit LC2D4S2 @ (((unsigned) &CLC2SEL3)*8) + 2;
[; ;pic16f1704.h: 12434: extern volatile __bit LC2D4S3 @ (((unsigned) &CLC2SEL3)*8) + 3;
[; ;pic16f1704.h: 12436: extern volatile __bit LC2D4S4 @ (((unsigned) &CLC2SEL3)*8) + 4;
[; ;pic16f1704.h: 12438: extern volatile __bit LC2EN @ (((unsigned) &CLC2CON)*8) + 7;
[; ;pic16f1704.h: 12440: extern volatile __bit LC2G1D1N @ (((unsigned) &CLC2GLS0)*8) + 0;
[; ;pic16f1704.h: 12442: extern volatile __bit LC2G1D1T @ (((unsigned) &CLC2GLS0)*8) + 1;
[; ;pic16f1704.h: 12444: extern volatile __bit LC2G1D2N @ (((unsigned) &CLC2GLS0)*8) + 2;
[; ;pic16f1704.h: 12446: extern volatile __bit LC2G1D2T @ (((unsigned) &CLC2GLS0)*8) + 3;
[; ;pic16f1704.h: 12448: extern volatile __bit LC2G1D3N @ (((unsigned) &CLC2GLS0)*8) + 4;
[; ;pic16f1704.h: 12450: extern volatile __bit LC2G1D3T @ (((unsigned) &CLC2GLS0)*8) + 5;
[; ;pic16f1704.h: 12452: extern volatile __bit LC2G1D4N @ (((unsigned) &CLC2GLS0)*8) + 6;
[; ;pic16f1704.h: 12454: extern volatile __bit LC2G1D4T @ (((unsigned) &CLC2GLS0)*8) + 7;
[; ;pic16f1704.h: 12456: extern volatile __bit LC2G1POL @ (((unsigned) &CLC2POL)*8) + 0;
[; ;pic16f1704.h: 12458: extern volatile __bit LC2G2D1N @ (((unsigned) &CLC2GLS1)*8) + 0;
[; ;pic16f1704.h: 12460: extern volatile __bit LC2G2D1T @ (((unsigned) &CLC2GLS1)*8) + 1;
[; ;pic16f1704.h: 12462: extern volatile __bit LC2G2D2N @ (((unsigned) &CLC2GLS1)*8) + 2;
[; ;pic16f1704.h: 12464: extern volatile __bit LC2G2D2T @ (((unsigned) &CLC2GLS1)*8) + 3;
[; ;pic16f1704.h: 12466: extern volatile __bit LC2G2D3N @ (((unsigned) &CLC2GLS1)*8) + 4;
[; ;pic16f1704.h: 12468: extern volatile __bit LC2G2D3T @ (((unsigned) &CLC2GLS1)*8) + 5;
[; ;pic16f1704.h: 12470: extern volatile __bit LC2G2D4N @ (((unsigned) &CLC2GLS1)*8) + 6;
[; ;pic16f1704.h: 12472: extern volatile __bit LC2G2D4T @ (((unsigned) &CLC2GLS1)*8) + 7;
[; ;pic16f1704.h: 12474: extern volatile __bit LC2G2POL @ (((unsigned) &CLC2POL)*8) + 1;
[; ;pic16f1704.h: 12476: extern volatile __bit LC2G3D1N @ (((unsigned) &CLC2GLS2)*8) + 0;
[; ;pic16f1704.h: 12478: extern volatile __bit LC2G3D1T @ (((unsigned) &CLC2GLS2)*8) + 1;
[; ;pic16f1704.h: 12480: extern volatile __bit LC2G3D2N @ (((unsigned) &CLC2GLS2)*8) + 2;
[; ;pic16f1704.h: 12482: extern volatile __bit LC2G3D2T @ (((unsigned) &CLC2GLS2)*8) + 3;
[; ;pic16f1704.h: 12484: extern volatile __bit LC2G3D3N @ (((unsigned) &CLC2GLS2)*8) + 4;
[; ;pic16f1704.h: 12486: extern volatile __bit LC2G3D3T @ (((unsigned) &CLC2GLS2)*8) + 5;
[; ;pic16f1704.h: 12488: extern volatile __bit LC2G3D4N @ (((unsigned) &CLC2GLS2)*8) + 6;
[; ;pic16f1704.h: 12490: extern volatile __bit LC2G3D4T @ (((unsigned) &CLC2GLS2)*8) + 7;
[; ;pic16f1704.h: 12492: extern volatile __bit LC2G3POL @ (((unsigned) &CLC2POL)*8) + 2;
[; ;pic16f1704.h: 12494: extern volatile __bit LC2G4D1N @ (((unsigned) &CLC2GLS3)*8) + 0;
[; ;pic16f1704.h: 12496: extern volatile __bit LC2G4D1T @ (((unsigned) &CLC2GLS3)*8) + 1;
[; ;pic16f1704.h: 12498: extern volatile __bit LC2G4D2N @ (((unsigned) &CLC2GLS3)*8) + 2;
[; ;pic16f1704.h: 12500: extern volatile __bit LC2G4D2T @ (((unsigned) &CLC2GLS3)*8) + 3;
[; ;pic16f1704.h: 12502: extern volatile __bit LC2G4D3N @ (((unsigned) &CLC2GLS3)*8) + 4;
[; ;pic16f1704.h: 12504: extern volatile __bit LC2G4D3T @ (((unsigned) &CLC2GLS3)*8) + 5;
[; ;pic16f1704.h: 12506: extern volatile __bit LC2G4D4N @ (((unsigned) &CLC2GLS3)*8) + 6;
[; ;pic16f1704.h: 12508: extern volatile __bit LC2G4D4T @ (((unsigned) &CLC2GLS3)*8) + 7;
[; ;pic16f1704.h: 12510: extern volatile __bit LC2G4POL @ (((unsigned) &CLC2POL)*8) + 3;
[; ;pic16f1704.h: 12512: extern volatile __bit LC2INTN @ (((unsigned) &CLC2CON)*8) + 3;
[; ;pic16f1704.h: 12514: extern volatile __bit LC2INTP @ (((unsigned) &CLC2CON)*8) + 4;
[; ;pic16f1704.h: 12516: extern volatile __bit LC2MODE0 @ (((unsigned) &CLC2CON)*8) + 0;
[; ;pic16f1704.h: 12518: extern volatile __bit LC2MODE1 @ (((unsigned) &CLC2CON)*8) + 1;
[; ;pic16f1704.h: 12520: extern volatile __bit LC2MODE2 @ (((unsigned) &CLC2CON)*8) + 2;
[; ;pic16f1704.h: 12522: extern volatile __bit LC2OUT @ (((unsigned) &CLC2CON)*8) + 5;
[; ;pic16f1704.h: 12524: extern volatile __bit LC2POL @ (((unsigned) &CLC2POL)*8) + 7;
[; ;pic16f1704.h: 12526: extern volatile __bit LC3D1S0 @ (((unsigned) &CLC3SEL0)*8) + 0;
[; ;pic16f1704.h: 12528: extern volatile __bit LC3D1S1 @ (((unsigned) &CLC3SEL0)*8) + 1;
[; ;pic16f1704.h: 12530: extern volatile __bit LC3D1S2 @ (((unsigned) &CLC3SEL0)*8) + 2;
[; ;pic16f1704.h: 12532: extern volatile __bit LC3D1S3 @ (((unsigned) &CLC3SEL0)*8) + 3;
[; ;pic16f1704.h: 12534: extern volatile __bit LC3D1S4 @ (((unsigned) &CLC3SEL0)*8) + 4;
[; ;pic16f1704.h: 12536: extern volatile __bit LC3D2S0 @ (((unsigned) &CLC3SEL1)*8) + 0;
[; ;pic16f1704.h: 12538: extern volatile __bit LC3D2S1 @ (((unsigned) &CLC3SEL1)*8) + 1;
[; ;pic16f1704.h: 12540: extern volatile __bit LC3D2S2 @ (((unsigned) &CLC3SEL1)*8) + 2;
[; ;pic16f1704.h: 12542: extern volatile __bit LC3D2S3 @ (((unsigned) &CLC3SEL1)*8) + 3;
[; ;pic16f1704.h: 12544: extern volatile __bit LC3D2S4 @ (((unsigned) &CLC3SEL1)*8) + 4;
[; ;pic16f1704.h: 12546: extern volatile __bit LC3D3S0 @ (((unsigned) &CLC3SEL2)*8) + 0;
[; ;pic16f1704.h: 12548: extern volatile __bit LC3D3S1 @ (((unsigned) &CLC3SEL2)*8) + 1;
[; ;pic16f1704.h: 12550: extern volatile __bit LC3D3S2 @ (((unsigned) &CLC3SEL2)*8) + 2;
[; ;pic16f1704.h: 12552: extern volatile __bit LC3D3S3 @ (((unsigned) &CLC3SEL2)*8) + 3;
[; ;pic16f1704.h: 12554: extern volatile __bit LC3D3S4 @ (((unsigned) &CLC3SEL2)*8) + 4;
[; ;pic16f1704.h: 12556: extern volatile __bit LC3D4S0 @ (((unsigned) &CLC3SEL3)*8) + 0;
[; ;pic16f1704.h: 12558: extern volatile __bit LC3D4S1 @ (((unsigned) &CLC3SEL3)*8) + 1;
[; ;pic16f1704.h: 12560: extern volatile __bit LC3D4S2 @ (((unsigned) &CLC3SEL3)*8) + 2;
[; ;pic16f1704.h: 12562: extern volatile __bit LC3D4S3 @ (((unsigned) &CLC3SEL3)*8) + 3;
[; ;pic16f1704.h: 12564: extern volatile __bit LC3D4S4 @ (((unsigned) &CLC3SEL3)*8) + 4;
[; ;pic16f1704.h: 12566: extern volatile __bit LC3EN @ (((unsigned) &CLC3CON)*8) + 7;
[; ;pic16f1704.h: 12568: extern volatile __bit LC3G1D1N @ (((unsigned) &CLC3GLS0)*8) + 0;
[; ;pic16f1704.h: 12570: extern volatile __bit LC3G1D1T @ (((unsigned) &CLC3GLS0)*8) + 1;
[; ;pic16f1704.h: 12572: extern volatile __bit LC3G1D2N @ (((unsigned) &CLC3GLS0)*8) + 2;
[; ;pic16f1704.h: 12574: extern volatile __bit LC3G1D2T @ (((unsigned) &CLC3GLS0)*8) + 3;
[; ;pic16f1704.h: 12576: extern volatile __bit LC3G1D3N @ (((unsigned) &CLC3GLS0)*8) + 4;
[; ;pic16f1704.h: 12578: extern volatile __bit LC3G1D3T @ (((unsigned) &CLC3GLS0)*8) + 5;
[; ;pic16f1704.h: 12580: extern volatile __bit LC3G1D4N @ (((unsigned) &CLC3GLS0)*8) + 6;
[; ;pic16f1704.h: 12582: extern volatile __bit LC3G1D4T @ (((unsigned) &CLC3GLS0)*8) + 7;
[; ;pic16f1704.h: 12584: extern volatile __bit LC3G1POL @ (((unsigned) &CLC3POL)*8) + 0;
[; ;pic16f1704.h: 12586: extern volatile __bit LC3G2D1N @ (((unsigned) &CLC3GLS1)*8) + 0;
[; ;pic16f1704.h: 12588: extern volatile __bit LC3G2D1T @ (((unsigned) &CLC3GLS1)*8) + 1;
[; ;pic16f1704.h: 12590: extern volatile __bit LC3G2D2N @ (((unsigned) &CLC3GLS1)*8) + 2;
[; ;pic16f1704.h: 12592: extern volatile __bit LC3G2D2T @ (((unsigned) &CLC3GLS1)*8) + 3;
[; ;pic16f1704.h: 12594: extern volatile __bit LC3G2D3N @ (((unsigned) &CLC3GLS1)*8) + 4;
[; ;pic16f1704.h: 12596: extern volatile __bit LC3G2D3T @ (((unsigned) &CLC3GLS1)*8) + 5;
[; ;pic16f1704.h: 12598: extern volatile __bit LC3G2D4N @ (((unsigned) &CLC3GLS1)*8) + 6;
[; ;pic16f1704.h: 12600: extern volatile __bit LC3G2D4T @ (((unsigned) &CLC3GLS1)*8) + 7;
[; ;pic16f1704.h: 12602: extern volatile __bit LC3G2POL @ (((unsigned) &CLC3POL)*8) + 1;
[; ;pic16f1704.h: 12604: extern volatile __bit LC3G3D1N @ (((unsigned) &CLC3GLS2)*8) + 0;
[; ;pic16f1704.h: 12606: extern volatile __bit LC3G3D1T @ (((unsigned) &CLC3GLS2)*8) + 1;
[; ;pic16f1704.h: 12608: extern volatile __bit LC3G3D2N @ (((unsigned) &CLC3GLS2)*8) + 2;
[; ;pic16f1704.h: 12610: extern volatile __bit LC3G3D2T @ (((unsigned) &CLC3GLS2)*8) + 3;
[; ;pic16f1704.h: 12612: extern volatile __bit LC3G3D3N @ (((unsigned) &CLC3GLS2)*8) + 4;
[; ;pic16f1704.h: 12614: extern volatile __bit LC3G3D3T @ (((unsigned) &CLC3GLS2)*8) + 5;
[; ;pic16f1704.h: 12616: extern volatile __bit LC3G3D4N @ (((unsigned) &CLC3GLS2)*8) + 6;
[; ;pic16f1704.h: 12618: extern volatile __bit LC3G3D4T @ (((unsigned) &CLC3GLS2)*8) + 7;
[; ;pic16f1704.h: 12620: extern volatile __bit LC3G3POL @ (((unsigned) &CLC3POL)*8) + 2;
[; ;pic16f1704.h: 12622: extern volatile __bit LC3G4D1N @ (((unsigned) &CLC3GLS3)*8) + 0;
[; ;pic16f1704.h: 12624: extern volatile __bit LC3G4D1T @ (((unsigned) &CLC3GLS3)*8) + 1;
[; ;pic16f1704.h: 12626: extern volatile __bit LC3G4D2N @ (((unsigned) &CLC3GLS3)*8) + 2;
[; ;pic16f1704.h: 12628: extern volatile __bit LC3G4D2T @ (((unsigned) &CLC3GLS3)*8) + 3;
[; ;pic16f1704.h: 12630: extern volatile __bit LC3G4D3N @ (((unsigned) &CLC3GLS3)*8) + 4;
[; ;pic16f1704.h: 12632: extern volatile __bit LC3G4D3T @ (((unsigned) &CLC3GLS3)*8) + 5;
[; ;pic16f1704.h: 12634: extern volatile __bit LC3G4D4N @ (((unsigned) &CLC3GLS3)*8) + 6;
[; ;pic16f1704.h: 12636: extern volatile __bit LC3G4D4T @ (((unsigned) &CLC3GLS3)*8) + 7;
[; ;pic16f1704.h: 12638: extern volatile __bit LC3G4POL @ (((unsigned) &CLC3POL)*8) + 3;
[; ;pic16f1704.h: 12640: extern volatile __bit LC3INTN @ (((unsigned) &CLC3CON)*8) + 3;
[; ;pic16f1704.h: 12642: extern volatile __bit LC3INTP @ (((unsigned) &CLC3CON)*8) + 4;
[; ;pic16f1704.h: 12644: extern volatile __bit LC3MODE0 @ (((unsigned) &CLC3CON)*8) + 0;
[; ;pic16f1704.h: 12646: extern volatile __bit LC3MODE1 @ (((unsigned) &CLC3CON)*8) + 1;
[; ;pic16f1704.h: 12648: extern volatile __bit LC3MODE2 @ (((unsigned) &CLC3CON)*8) + 2;
[; ;pic16f1704.h: 12650: extern volatile __bit LC3OUT @ (((unsigned) &CLC3CON)*8) + 5;
[; ;pic16f1704.h: 12652: extern volatile __bit LC3POL @ (((unsigned) &CLC3POL)*8) + 7;
[; ;pic16f1704.h: 12654: extern volatile __bit LFIOFR @ (((unsigned) &OSCSTAT)*8) + 1;
[; ;pic16f1704.h: 12656: extern volatile __bit LWLO @ (((unsigned) &PMCON1)*8) + 5;
[; ;pic16f1704.h: 12658: extern volatile __bit MC1OUT @ (((unsigned) &CMOUT)*8) + 0;
[; ;pic16f1704.h: 12660: extern volatile __bit MC2OUT @ (((unsigned) &CMOUT)*8) + 1;
[; ;pic16f1704.h: 12662: extern volatile __bit MCLC1OUT @ (((unsigned) &CLCDATA)*8) + 0;
[; ;pic16f1704.h: 12664: extern volatile __bit MCLC2OUT @ (((unsigned) &CLCDATA)*8) + 1;
[; ;pic16f1704.h: 12666: extern volatile __bit MCLC3OUT @ (((unsigned) &CLCDATA)*8) + 2;
[; ;pic16f1704.h: 12668: extern volatile __bit MFIOFR @ (((unsigned) &OSCSTAT)*8) + 2;
[; ;pic16f1704.h: 12670: extern volatile __bit MSK0 @ (((unsigned) &SSP1MSK)*8) + 0;
[; ;pic16f1704.h: 12672: extern volatile __bit MSK1 @ (((unsigned) &SSP1MSK)*8) + 1;
[; ;pic16f1704.h: 12674: extern volatile __bit MSK2 @ (((unsigned) &SSP1MSK)*8) + 2;
[; ;pic16f1704.h: 12676: extern volatile __bit MSK3 @ (((unsigned) &SSP1MSK)*8) + 3;
[; ;pic16f1704.h: 12678: extern volatile __bit MSK4 @ (((unsigned) &SSP1MSK)*8) + 4;
[; ;pic16f1704.h: 12680: extern volatile __bit MSK5 @ (((unsigned) &SSP1MSK)*8) + 5;
[; ;pic16f1704.h: 12682: extern volatile __bit MSK6 @ (((unsigned) &SSP1MSK)*8) + 6;
[; ;pic16f1704.h: 12684: extern volatile __bit MSK7 @ (((unsigned) &SSP1MSK)*8) + 7;
[; ;pic16f1704.h: 12686: extern volatile __bit ODA0 @ (((unsigned) &ODCONA)*8) + 0;
[; ;pic16f1704.h: 12688: extern volatile __bit ODA1 @ (((unsigned) &ODCONA)*8) + 1;
[; ;pic16f1704.h: 12690: extern volatile __bit ODA2 @ (((unsigned) &ODCONA)*8) + 2;
[; ;pic16f1704.h: 12692: extern volatile __bit ODA4 @ (((unsigned) &ODCONA)*8) + 4;
[; ;pic16f1704.h: 12694: extern volatile __bit ODA5 @ (((unsigned) &ODCONA)*8) + 5;
[; ;pic16f1704.h: 12696: extern volatile __bit ODC0 @ (((unsigned) &ODCONC)*8) + 0;
[; ;pic16f1704.h: 12698: extern volatile __bit ODC1 @ (((unsigned) &ODCONC)*8) + 1;
[; ;pic16f1704.h: 12700: extern volatile __bit ODC2 @ (((unsigned) &ODCONC)*8) + 2;
[; ;pic16f1704.h: 12702: extern volatile __bit ODC3 @ (((unsigned) &ODCONC)*8) + 3;
[; ;pic16f1704.h: 12704: extern volatile __bit ODC4 @ (((unsigned) &ODCONC)*8) + 4;
[; ;pic16f1704.h: 12706: extern volatile __bit ODC5 @ (((unsigned) &ODCONC)*8) + 5;
[; ;pic16f1704.h: 12708: extern volatile __bit OERR @ (((unsigned) &RC1STA)*8) + 1;
[; ;pic16f1704.h: 12710: extern volatile __bit OPA1EN @ (((unsigned) &OPA1CON)*8) + 7;
[; ;pic16f1704.h: 12712: extern volatile __bit OPA1PCH0 @ (((unsigned) &OPA1CON)*8) + 0;
[; ;pic16f1704.h: 12714: extern volatile __bit OPA1PCH1 @ (((unsigned) &OPA1CON)*8) + 1;
[; ;pic16f1704.h: 12716: extern volatile __bit OPA1SP @ (((unsigned) &OPA1CON)*8) + 6;
[; ;pic16f1704.h: 12718: extern volatile __bit OPA1UG @ (((unsigned) &OPA1CON)*8) + 4;
[; ;pic16f1704.h: 12720: extern volatile __bit OPA2EN @ (((unsigned) &OPA2CON)*8) + 7;
[; ;pic16f1704.h: 12722: extern volatile __bit OPA2PCH0 @ (((unsigned) &OPA2CON)*8) + 0;
[; ;pic16f1704.h: 12724: extern volatile __bit OPA2PCH1 @ (((unsigned) &OPA2CON)*8) + 1;
[; ;pic16f1704.h: 12726: extern volatile __bit OPA2SP @ (((unsigned) &OPA2CON)*8) + 6;
[; ;pic16f1704.h: 12728: extern volatile __bit OPA2UG @ (((unsigned) &OPA2CON)*8) + 4;
[; ;pic16f1704.h: 12730: extern volatile __bit OSFIE @ (((unsigned) &PIE2)*8) + 7;
[; ;pic16f1704.h: 12732: extern volatile __bit OSFIF @ (((unsigned) &PIR2)*8) + 7;
[; ;pic16f1704.h: 12734: extern volatile __bit OSTS @ (((unsigned) &OSCSTAT)*8) + 5;
[; ;pic16f1704.h: 12736: extern volatile __bit P3TSEL0 @ (((unsigned) &CCPTMRS)*8) + 4;
[; ;pic16f1704.h: 12738: extern volatile __bit P3TSEL1 @ (((unsigned) &CCPTMRS)*8) + 5;
[; ;pic16f1704.h: 12740: extern volatile __bit P4TSEL0 @ (((unsigned) &CCPTMRS)*8) + 6;
[; ;pic16f1704.h: 12742: extern volatile __bit P4TSEL1 @ (((unsigned) &CCPTMRS)*8) + 7;
[; ;pic16f1704.h: 12744: extern volatile __bit PCIE @ (((unsigned) &SSP1CON3)*8) + 6;
[; ;pic16f1704.h: 12746: extern volatile __bit PEIE @ (((unsigned) &INTCON)*8) + 6;
[; ;pic16f1704.h: 12748: extern volatile __bit PEN @ (((unsigned) &SSP1CON2)*8) + 2;
[; ;pic16f1704.h: 12750: extern volatile __bit PLLR @ (((unsigned) &OSCSTAT)*8) + 6;
[; ;pic16f1704.h: 12752: extern volatile __bit PPSLOCKED @ (((unsigned) &PPSLOCK)*8) + 0;
[; ;pic16f1704.h: 12754: extern volatile __bit PS0 @ (((unsigned) &OPTION_REG)*8) + 0;
[; ;pic16f1704.h: 12756: extern volatile __bit PS1 @ (((unsigned) &OPTION_REG)*8) + 1;
[; ;pic16f1704.h: 12758: extern volatile __bit PS2 @ (((unsigned) &OPTION_REG)*8) + 2;
[; ;pic16f1704.h: 12760: extern volatile __bit PSA @ (((unsigned) &OPTION_REG)*8) + 3;
[; ;pic16f1704.h: 12762: extern volatile __bit PWM3DCH0 @ (((unsigned) &PWM3DCH)*8) + 0;
[; ;pic16f1704.h: 12764: extern volatile __bit PWM3DCH1 @ (((unsigned) &PWM3DCH)*8) + 1;
[; ;pic16f1704.h: 12766: extern volatile __bit PWM3DCH2 @ (((unsigned) &PWM3DCH)*8) + 2;
[; ;pic16f1704.h: 12768: extern volatile __bit PWM3DCH3 @ (((unsigned) &PWM3DCH)*8) + 3;
[; ;pic16f1704.h: 12770: extern volatile __bit PWM3DCH4 @ (((unsigned) &PWM3DCH)*8) + 4;
[; ;pic16f1704.h: 12772: extern volatile __bit PWM3DCH5 @ (((unsigned) &PWM3DCH)*8) + 5;
[; ;pic16f1704.h: 12774: extern volatile __bit PWM3DCH6 @ (((unsigned) &PWM3DCH)*8) + 6;
[; ;pic16f1704.h: 12776: extern volatile __bit PWM3DCH7 @ (((unsigned) &PWM3DCH)*8) + 7;
[; ;pic16f1704.h: 12778: extern volatile __bit PWM3DCL0 @ (((unsigned) &PWM3DCL)*8) + 6;
[; ;pic16f1704.h: 12780: extern volatile __bit PWM3DCL1 @ (((unsigned) &PWM3DCL)*8) + 7;
[; ;pic16f1704.h: 12782: extern volatile __bit PWM3EN @ (((unsigned) &PWM3CON)*8) + 7;
[; ;pic16f1704.h: 12784: extern volatile __bit PWM3OUT @ (((unsigned) &PWM3CON)*8) + 5;
[; ;pic16f1704.h: 12786: extern volatile __bit PWM3POL @ (((unsigned) &PWM3CON)*8) + 4;
[; ;pic16f1704.h: 12788: extern volatile __bit PWM4DCH0 @ (((unsigned) &PWM4DCH)*8) + 0;
[; ;pic16f1704.h: 12790: extern volatile __bit PWM4DCH1 @ (((unsigned) &PWM4DCH)*8) + 1;
[; ;pic16f1704.h: 12792: extern volatile __bit PWM4DCH2 @ (((unsigned) &PWM4DCH)*8) + 2;
[; ;pic16f1704.h: 12794: extern volatile __bit PWM4DCH3 @ (((unsigned) &PWM4DCH)*8) + 3;
[; ;pic16f1704.h: 12796: extern volatile __bit PWM4DCH4 @ (((unsigned) &PWM4DCH)*8) + 4;
[; ;pic16f1704.h: 12798: extern volatile __bit PWM4DCH5 @ (((unsigned) &PWM4DCH)*8) + 5;
[; ;pic16f1704.h: 12800: extern volatile __bit PWM4DCH6 @ (((unsigned) &PWM4DCH)*8) + 6;
[; ;pic16f1704.h: 12802: extern volatile __bit PWM4DCH7 @ (((unsigned) &PWM4DCH)*8) + 7;
[; ;pic16f1704.h: 12804: extern volatile __bit PWM4DCL0 @ (((unsigned) &PWM4DCL)*8) + 6;
[; ;pic16f1704.h: 12806: extern volatile __bit PWM4DCL1 @ (((unsigned) &PWM4DCL)*8) + 7;
[; ;pic16f1704.h: 12808: extern volatile __bit PWM4EN @ (((unsigned) &PWM4CON)*8) + 7;
[; ;pic16f1704.h: 12810: extern volatile __bit PWM4OUT @ (((unsigned) &PWM4CON)*8) + 5;
[; ;pic16f1704.h: 12812: extern volatile __bit PWM4POL @ (((unsigned) &PWM4CON)*8) + 4;
[; ;pic16f1704.h: 12814: extern volatile __bit RA0 @ (((unsigned) &PORTA)*8) + 0;
[; ;pic16f1704.h: 12816: extern volatile __bit RA1 @ (((unsigned) &PORTA)*8) + 1;
[; ;pic16f1704.h: 12818: extern volatile __bit RA2 @ (((unsigned) &PORTA)*8) + 2;
[; ;pic16f1704.h: 12820: extern volatile __bit RA3 @ (((unsigned) &PORTA)*8) + 3;
[; ;pic16f1704.h: 12822: extern volatile __bit RA4 @ (((unsigned) &PORTA)*8) + 4;
[; ;pic16f1704.h: 12824: extern volatile __bit RA5 @ (((unsigned) &PORTA)*8) + 5;
[; ;pic16f1704.h: 12826: extern volatile __bit RC0 @ (((unsigned) &PORTC)*8) + 0;
[; ;pic16f1704.h: 12828: extern volatile __bit RC1 @ (((unsigned) &PORTC)*8) + 1;
[; ;pic16f1704.h: 12830: extern volatile __bit RC2 @ (((unsigned) &PORTC)*8) + 2;
[; ;pic16f1704.h: 12832: extern volatile __bit RC3 @ (((unsigned) &PORTC)*8) + 3;
[; ;pic16f1704.h: 12834: extern volatile __bit RC4 @ (((unsigned) &PORTC)*8) + 4;
[; ;pic16f1704.h: 12836: extern volatile __bit RC5 @ (((unsigned) &PORTC)*8) + 5;
[; ;pic16f1704.h: 12838: extern volatile __bit RCEN @ (((unsigned) &SSP1CON2)*8) + 3;
[; ;pic16f1704.h: 12840: extern volatile __bit RCIDL @ (((unsigned) &BAUD1CON)*8) + 6;
[; ;pic16f1704.h: 12842: extern volatile __bit RCIE @ (((unsigned) &PIE1)*8) + 5;
[; ;pic16f1704.h: 12844: extern volatile __bit RCIF @ (((unsigned) &PIR1)*8) + 5;
[; ;pic16f1704.h: 12846: extern volatile __bit RD @ (((unsigned) &PMCON1)*8) + 0;
[; ;pic16f1704.h: 12848: extern volatile __bit RSEN @ (((unsigned) &SSP1CON2)*8) + 1;
[; ;pic16f1704.h: 12850: extern volatile __bit RX9 @ (((unsigned) &RC1STA)*8) + 6;
[; ;pic16f1704.h: 12852: extern volatile __bit RX9D @ (((unsigned) &RC1STA)*8) + 0;
[; ;pic16f1704.h: 12854: extern volatile __bit R_nW @ (((unsigned) &SSP1STAT)*8) + 2;
[; ;pic16f1704.h: 12856: extern volatile __bit SBCDE @ (((unsigned) &SSP1CON3)*8) + 2;
[; ;pic16f1704.h: 12858: extern volatile __bit SBOREN @ (((unsigned) &BORCON)*8) + 7;
[; ;pic16f1704.h: 12860: extern volatile __bit SCIE @ (((unsigned) &SSP1CON3)*8) + 5;
[; ;pic16f1704.h: 12862: extern volatile __bit SCKP @ (((unsigned) &BAUD1CON)*8) + 4;
[; ;pic16f1704.h: 12864: extern volatile __bit SCS0 @ (((unsigned) &OSCCON)*8) + 0;
[; ;pic16f1704.h: 12866: extern volatile __bit SCS1 @ (((unsigned) &OSCCON)*8) + 1;
[; ;pic16f1704.h: 12868: extern volatile __bit SDAHT @ (((unsigned) &SSP1CON3)*8) + 3;
[; ;pic16f1704.h: 12870: extern volatile __bit SEN @ (((unsigned) &SSP1CON2)*8) + 0;
[; ;pic16f1704.h: 12872: extern volatile __bit SENDB @ (((unsigned) &TX1STA)*8) + 3;
[; ;pic16f1704.h: 12874: extern volatile __bit SLRA0 @ (((unsigned) &SLRCONA)*8) + 0;
[; ;pic16f1704.h: 12876: extern volatile __bit SLRA1 @ (((unsigned) &SLRCONA)*8) + 1;
[; ;pic16f1704.h: 12878: extern volatile __bit SLRA2 @ (((unsigned) &SLRCONA)*8) + 2;
[; ;pic16f1704.h: 12880: extern volatile __bit SLRA4 @ (((unsigned) &SLRCONA)*8) + 4;
[; ;pic16f1704.h: 12882: extern volatile __bit SLRA5 @ (((unsigned) &SLRCONA)*8) + 5;
[; ;pic16f1704.h: 12884: extern volatile __bit SLRC0 @ (((unsigned) &SLRCONC)*8) + 0;
[; ;pic16f1704.h: 12886: extern volatile __bit SLRC1 @ (((unsigned) &SLRCONC)*8) + 1;
[; ;pic16f1704.h: 12888: extern volatile __bit SLRC2 @ (((unsigned) &SLRCONC)*8) + 2;
[; ;pic16f1704.h: 12890: extern volatile __bit SLRC3 @ (((unsigned) &SLRCONC)*8) + 3;
[; ;pic16f1704.h: 12892: extern volatile __bit SLRC4 @ (((unsigned) &SLRCONC)*8) + 4;
[; ;pic16f1704.h: 12894: extern volatile __bit SLRC5 @ (((unsigned) &SLRCONC)*8) + 5;
[; ;pic16f1704.h: 12896: extern volatile __bit SMP @ (((unsigned) &SSP1STAT)*8) + 7;
[; ;pic16f1704.h: 12898: extern volatile __bit SOSCR @ (((unsigned) &OSCSTAT)*8) + 7;
[; ;pic16f1704.h: 12900: extern volatile __bit SPEN @ (((unsigned) &RC1STA)*8) + 7;
[; ;pic16f1704.h: 12902: extern volatile __bit SPLLEN @ (((unsigned) &OSCCON)*8) + 7;
[; ;pic16f1704.h: 12904: extern volatile __bit SREN @ (((unsigned) &RC1STA)*8) + 5;
[; ;pic16f1704.h: 12906: extern volatile __bit SSP1ADD0 @ (((unsigned) &SSP1ADD)*8) + 0;
[; ;pic16f1704.h: 12908: extern volatile __bit SSP1ADD1 @ (((unsigned) &SSP1ADD)*8) + 1;
[; ;pic16f1704.h: 12910: extern volatile __bit SSP1ADD2 @ (((unsigned) &SSP1ADD)*8) + 2;
[; ;pic16f1704.h: 12912: extern volatile __bit SSP1ADD3 @ (((unsigned) &SSP1ADD)*8) + 3;
[; ;pic16f1704.h: 12914: extern volatile __bit SSP1ADD4 @ (((unsigned) &SSP1ADD)*8) + 4;
[; ;pic16f1704.h: 12916: extern volatile __bit SSP1ADD5 @ (((unsigned) &SSP1ADD)*8) + 5;
[; ;pic16f1704.h: 12918: extern volatile __bit SSP1ADD6 @ (((unsigned) &SSP1ADD)*8) + 6;
[; ;pic16f1704.h: 12920: extern volatile __bit SSP1ADD7 @ (((unsigned) &SSP1ADD)*8) + 7;
[; ;pic16f1704.h: 12922: extern volatile __bit SSP1BUF0 @ (((unsigned) &SSP1BUF)*8) + 0;
[; ;pic16f1704.h: 12924: extern volatile __bit SSP1BUF1 @ (((unsigned) &SSP1BUF)*8) + 1;
[; ;pic16f1704.h: 12926: extern volatile __bit SSP1BUF2 @ (((unsigned) &SSP1BUF)*8) + 2;
[; ;pic16f1704.h: 12928: extern volatile __bit SSP1BUF3 @ (((unsigned) &SSP1BUF)*8) + 3;
[; ;pic16f1704.h: 12930: extern volatile __bit SSP1BUF4 @ (((unsigned) &SSP1BUF)*8) + 4;
[; ;pic16f1704.h: 12932: extern volatile __bit SSP1BUF5 @ (((unsigned) &SSP1BUF)*8) + 5;
[; ;pic16f1704.h: 12934: extern volatile __bit SSP1BUF6 @ (((unsigned) &SSP1BUF)*8) + 6;
[; ;pic16f1704.h: 12936: extern volatile __bit SSP1BUF7 @ (((unsigned) &SSP1BUF)*8) + 7;
[; ;pic16f1704.h: 12938: extern volatile __bit SSP1IE @ (((unsigned) &PIE1)*8) + 3;
[; ;pic16f1704.h: 12940: extern volatile __bit SSP1IF @ (((unsigned) &PIR1)*8) + 3;
[; ;pic16f1704.h: 12942: extern volatile __bit SSP1MSK0 @ (((unsigned) &SSP1MSK)*8) + 0;
[; ;pic16f1704.h: 12944: extern volatile __bit SSP1MSK1 @ (((unsigned) &SSP1MSK)*8) + 1;
[; ;pic16f1704.h: 12946: extern volatile __bit SSP1MSK2 @ (((unsigned) &SSP1MSK)*8) + 2;
[; ;pic16f1704.h: 12948: extern volatile __bit SSP1MSK3 @ (((unsigned) &SSP1MSK)*8) + 3;
[; ;pic16f1704.h: 12950: extern volatile __bit SSP1MSK4 @ (((unsigned) &SSP1MSK)*8) + 4;
[; ;pic16f1704.h: 12952: extern volatile __bit SSP1MSK5 @ (((unsigned) &SSP1MSK)*8) + 5;
[; ;pic16f1704.h: 12954: extern volatile __bit SSP1MSK6 @ (((unsigned) &SSP1MSK)*8) + 6;
[; ;pic16f1704.h: 12956: extern volatile __bit SSP1MSK7 @ (((unsigned) &SSP1MSK)*8) + 7;
[; ;pic16f1704.h: 12958: extern volatile __bit SSPEN @ (((unsigned) &SSP1CON1)*8) + 5;
[; ;pic16f1704.h: 12960: extern volatile __bit SSPM0 @ (((unsigned) &SSP1CON1)*8) + 0;
[; ;pic16f1704.h: 12962: extern volatile __bit SSPM1 @ (((unsigned) &SSP1CON1)*8) + 1;
[; ;pic16f1704.h: 12964: extern volatile __bit SSPM2 @ (((unsigned) &SSP1CON1)*8) + 2;
[; ;pic16f1704.h: 12966: extern volatile __bit SSPM3 @ (((unsigned) &SSP1CON1)*8) + 3;
[; ;pic16f1704.h: 12968: extern volatile __bit SSPOV @ (((unsigned) &SSP1CON1)*8) + 6;
[; ;pic16f1704.h: 12970: extern volatile __bit STKOVF @ (((unsigned) &PCON)*8) + 7;
[; ;pic16f1704.h: 12972: extern volatile __bit STKUNF @ (((unsigned) &PCON)*8) + 6;
[; ;pic16f1704.h: 12974: extern volatile __bit SWDTEN @ (((unsigned) &WDTCON)*8) + 0;
[; ;pic16f1704.h: 12976: extern volatile __bit SYNC @ (((unsigned) &TX1STA)*8) + 4;
[; ;pic16f1704.h: 12978: extern volatile __bit T0CS @ (((unsigned) &OPTION_REG)*8) + 5;
[; ;pic16f1704.h: 12980: extern volatile __bit T0IE @ (((unsigned) &INTCON)*8) + 5;
[; ;pic16f1704.h: 12982: extern volatile __bit T0IF @ (((unsigned) &INTCON)*8) + 2;
[; ;pic16f1704.h: 12984: extern volatile __bit T0SE @ (((unsigned) &OPTION_REG)*8) + 4;
[; ;pic16f1704.h: 12986: extern volatile __bit T1CKPS0 @ (((unsigned) &T1CON)*8) + 4;
[; ;pic16f1704.h: 12988: extern volatile __bit T1CKPS1 @ (((unsigned) &T1CON)*8) + 5;
[; ;pic16f1704.h: 12990: extern volatile __bit T1GGO_nDONE @ (((unsigned) &T1GCON)*8) + 3;
[; ;pic16f1704.h: 12992: extern volatile __bit T1GPOL @ (((unsigned) &T1GCON)*8) + 6;
[; ;pic16f1704.h: 12994: extern volatile __bit T1GSPM @ (((unsigned) &T1GCON)*8) + 4;
[; ;pic16f1704.h: 12996: extern volatile __bit T1GSS0 @ (((unsigned) &T1GCON)*8) + 0;
[; ;pic16f1704.h: 12998: extern volatile __bit T1GSS1 @ (((unsigned) &T1GCON)*8) + 1;
[; ;pic16f1704.h: 13000: extern volatile __bit T1GTM @ (((unsigned) &T1GCON)*8) + 5;
[; ;pic16f1704.h: 13002: extern volatile __bit T1GVAL @ (((unsigned) &T1GCON)*8) + 2;
[; ;pic16f1704.h: 13004: extern volatile __bit T1OSCEN @ (((unsigned) &T1CON)*8) + 3;
[; ;pic16f1704.h: 13006: extern volatile __bit T2CKPS0 @ (((unsigned) &T2CON)*8) + 0;
[; ;pic16f1704.h: 13008: extern volatile __bit T2CKPS1 @ (((unsigned) &T2CON)*8) + 1;
[; ;pic16f1704.h: 13010: extern volatile __bit T2OUTPS0 @ (((unsigned) &T2CON)*8) + 3;
[; ;pic16f1704.h: 13012: extern volatile __bit T2OUTPS1 @ (((unsigned) &T2CON)*8) + 4;
[; ;pic16f1704.h: 13014: extern volatile __bit T2OUTPS2 @ (((unsigned) &T2CON)*8) + 5;
[; ;pic16f1704.h: 13016: extern volatile __bit T2OUTPS3 @ (((unsigned) &T2CON)*8) + 6;
[; ;pic16f1704.h: 13018: extern volatile __bit T4CKPS0 @ (((unsigned) &T4CON)*8) + 0;
[; ;pic16f1704.h: 13020: extern volatile __bit T4CKPS1 @ (((unsigned) &T4CON)*8) + 1;
[; ;pic16f1704.h: 13022: extern volatile __bit T4OUTPS0 @ (((unsigned) &T4CON)*8) + 3;
[; ;pic16f1704.h: 13024: extern volatile __bit T4OUTPS1 @ (((unsigned) &T4CON)*8) + 4;
[; ;pic16f1704.h: 13026: extern volatile __bit T4OUTPS2 @ (((unsigned) &T4CON)*8) + 5;
[; ;pic16f1704.h: 13028: extern volatile __bit T4OUTPS3 @ (((unsigned) &T4CON)*8) + 6;
[; ;pic16f1704.h: 13030: extern volatile __bit T6CKPS0 @ (((unsigned) &T6CON)*8) + 0;
[; ;pic16f1704.h: 13032: extern volatile __bit T6CKPS1 @ (((unsigned) &T6CON)*8) + 1;
[; ;pic16f1704.h: 13034: extern volatile __bit T6OUTPS0 @ (((unsigned) &T6CON)*8) + 3;
[; ;pic16f1704.h: 13036: extern volatile __bit T6OUTPS1 @ (((unsigned) &T6CON)*8) + 4;
[; ;pic16f1704.h: 13038: extern volatile __bit T6OUTPS2 @ (((unsigned) &T6CON)*8) + 5;
[; ;pic16f1704.h: 13040: extern volatile __bit T6OUTPS3 @ (((unsigned) &T6CON)*8) + 6;
[; ;pic16f1704.h: 13042: extern volatile __bit TMR0CS @ (((unsigned) &OPTION_REG)*8) + 5;
[; ;pic16f1704.h: 13044: extern volatile __bit TMR0IE @ (((unsigned) &INTCON)*8) + 5;
[; ;pic16f1704.h: 13046: extern volatile __bit TMR0IF @ (((unsigned) &INTCON)*8) + 2;
[; ;pic16f1704.h: 13048: extern volatile __bit TMR0SE @ (((unsigned) &OPTION_REG)*8) + 4;
[; ;pic16f1704.h: 13050: extern volatile __bit TMR1CS0 @ (((unsigned) &T1CON)*8) + 6;
[; ;pic16f1704.h: 13052: extern volatile __bit TMR1CS1 @ (((unsigned) &T1CON)*8) + 7;
[; ;pic16f1704.h: 13054: extern volatile __bit TMR1GE @ (((unsigned) &T1GCON)*8) + 7;
[; ;pic16f1704.h: 13056: extern volatile __bit TMR1GIE @ (((unsigned) &PIE1)*8) + 7;
[; ;pic16f1704.h: 13058: extern volatile __bit TMR1GIF @ (((unsigned) &PIR1)*8) + 7;
[; ;pic16f1704.h: 13060: extern volatile __bit TMR1IE @ (((unsigned) &PIE1)*8) + 0;
[; ;pic16f1704.h: 13062: extern volatile __bit TMR1IF @ (((unsigned) &PIR1)*8) + 0;
[; ;pic16f1704.h: 13064: extern volatile __bit TMR1ON @ (((unsigned) &T1CON)*8) + 0;
[; ;pic16f1704.h: 13066: extern volatile __bit TMR2IE @ (((unsigned) &PIE1)*8) + 1;
[; ;pic16f1704.h: 13068: extern volatile __bit TMR2IF @ (((unsigned) &PIR1)*8) + 1;
[; ;pic16f1704.h: 13070: extern volatile __bit TMR2ON @ (((unsigned) &T2CON)*8) + 2;
[; ;pic16f1704.h: 13072: extern volatile __bit TMR4IE @ (((unsigned) &PIE2)*8) + 1;
[; ;pic16f1704.h: 13074: extern volatile __bit TMR4IF @ (((unsigned) &PIR2)*8) + 1;
[; ;pic16f1704.h: 13076: extern volatile __bit TMR4ON @ (((unsigned) &T4CON)*8) + 2;
[; ;pic16f1704.h: 13078: extern volatile __bit TMR6IE @ (((unsigned) &PIE2)*8) + 2;
[; ;pic16f1704.h: 13080: extern volatile __bit TMR6IF @ (((unsigned) &PIR2)*8) + 2;
[; ;pic16f1704.h: 13082: extern volatile __bit TMR6ON @ (((unsigned) &T6CON)*8) + 2;
[; ;pic16f1704.h: 13084: extern volatile __bit TRIGSEL0 @ (((unsigned) &ADCON2)*8) + 4;
[; ;pic16f1704.h: 13086: extern volatile __bit TRIGSEL1 @ (((unsigned) &ADCON2)*8) + 5;
[; ;pic16f1704.h: 13088: extern volatile __bit TRIGSEL2 @ (((unsigned) &ADCON2)*8) + 6;
[; ;pic16f1704.h: 13090: extern volatile __bit TRIGSEL3 @ (((unsigned) &ADCON2)*8) + 7;
[; ;pic16f1704.h: 13092: extern volatile __bit TRISA0 @ (((unsigned) &TRISA)*8) + 0;
[; ;pic16f1704.h: 13094: extern volatile __bit TRISA1 @ (((unsigned) &TRISA)*8) + 1;
[; ;pic16f1704.h: 13096: extern volatile __bit TRISA2 @ (((unsigned) &TRISA)*8) + 2;
[; ;pic16f1704.h: 13098: extern volatile __bit TRISA4 @ (((unsigned) &TRISA)*8) + 4;
[; ;pic16f1704.h: 13100: extern volatile __bit TRISA5 @ (((unsigned) &TRISA)*8) + 5;
[; ;pic16f1704.h: 13102: extern volatile __bit TRISC0 @ (((unsigned) &TRISC)*8) + 0;
[; ;pic16f1704.h: 13104: extern volatile __bit TRISC1 @ (((unsigned) &TRISC)*8) + 1;
[; ;pic16f1704.h: 13106: extern volatile __bit TRISC2 @ (((unsigned) &TRISC)*8) + 2;
[; ;pic16f1704.h: 13108: extern volatile __bit TRISC3 @ (((unsigned) &TRISC)*8) + 3;
[; ;pic16f1704.h: 13110: extern volatile __bit TRISC4 @ (((unsigned) &TRISC)*8) + 4;
[; ;pic16f1704.h: 13112: extern volatile __bit TRISC5 @ (((unsigned) &TRISC)*8) + 5;
[; ;pic16f1704.h: 13114: extern volatile __bit TRMT @ (((unsigned) &TX1STA)*8) + 1;
[; ;pic16f1704.h: 13116: extern volatile __bit TSEN @ (((unsigned) &FVRCON)*8) + 5;
[; ;pic16f1704.h: 13118: extern volatile __bit TSRNG @ (((unsigned) &FVRCON)*8) + 4;
[; ;pic16f1704.h: 13120: extern volatile __bit TUN0 @ (((unsigned) &OSCTUNE)*8) + 0;
[; ;pic16f1704.h: 13122: extern volatile __bit TUN1 @ (((unsigned) &OSCTUNE)*8) + 1;
[; ;pic16f1704.h: 13124: extern volatile __bit TUN2 @ (((unsigned) &OSCTUNE)*8) + 2;
[; ;pic16f1704.h: 13126: extern volatile __bit TUN3 @ (((unsigned) &OSCTUNE)*8) + 3;
[; ;pic16f1704.h: 13128: extern volatile __bit TUN4 @ (((unsigned) &OSCTUNE)*8) + 4;
[; ;pic16f1704.h: 13130: extern volatile __bit TUN5 @ (((unsigned) &OSCTUNE)*8) + 5;
[; ;pic16f1704.h: 13132: extern volatile __bit TX9 @ (((unsigned) &TX1STA)*8) + 6;
[; ;pic16f1704.h: 13134: extern volatile __bit TX9D @ (((unsigned) &TX1STA)*8) + 0;
[; ;pic16f1704.h: 13136: extern volatile __bit TXEN @ (((unsigned) &TX1STA)*8) + 5;
[; ;pic16f1704.h: 13138: extern volatile __bit TXIE @ (((unsigned) &PIE1)*8) + 4;
[; ;pic16f1704.h: 13140: extern volatile __bit TXIF @ (((unsigned) &PIR1)*8) + 4;
[; ;pic16f1704.h: 13142: extern volatile __bit UA @ (((unsigned) &SSP1STAT)*8) + 1;
[; ;pic16f1704.h: 13144: extern volatile __bit VREGPM @ (((unsigned) &VREGCON)*8) + 1;
[; ;pic16f1704.h: 13146: extern volatile __bit WCOL @ (((unsigned) &SSP1CON1)*8) + 7;
[; ;pic16f1704.h: 13148: extern volatile __bit WDTPS0 @ (((unsigned) &WDTCON)*8) + 1;
[; ;pic16f1704.h: 13150: extern volatile __bit WDTPS1 @ (((unsigned) &WDTCON)*8) + 2;
[; ;pic16f1704.h: 13152: extern volatile __bit WDTPS2 @ (((unsigned) &WDTCON)*8) + 3;
[; ;pic16f1704.h: 13154: extern volatile __bit WDTPS3 @ (((unsigned) &WDTCON)*8) + 4;
[; ;pic16f1704.h: 13156: extern volatile __bit WDTPS4 @ (((unsigned) &WDTCON)*8) + 5;
[; ;pic16f1704.h: 13158: extern volatile __bit WPUA0 @ (((unsigned) &WPUA)*8) + 0;
[; ;pic16f1704.h: 13160: extern volatile __bit WPUA1 @ (((unsigned) &WPUA)*8) + 1;
[; ;pic16f1704.h: 13162: extern volatile __bit WPUA2 @ (((unsigned) &WPUA)*8) + 2;
[; ;pic16f1704.h: 13164: extern volatile __bit WPUA3 @ (((unsigned) &WPUA)*8) + 3;
[; ;pic16f1704.h: 13166: extern volatile __bit WPUA4 @ (((unsigned) &WPUA)*8) + 4;
[; ;pic16f1704.h: 13168: extern volatile __bit WPUA5 @ (((unsigned) &WPUA)*8) + 5;
[; ;pic16f1704.h: 13170: extern volatile __bit WPUC0 @ (((unsigned) &WPUC)*8) + 0;
[; ;pic16f1704.h: 13172: extern volatile __bit WPUC1 @ (((unsigned) &WPUC)*8) + 1;
[; ;pic16f1704.h: 13174: extern volatile __bit WPUC2 @ (((unsigned) &WPUC)*8) + 2;
[; ;pic16f1704.h: 13176: extern volatile __bit WPUC3 @ (((unsigned) &WPUC)*8) + 3;
[; ;pic16f1704.h: 13178: extern volatile __bit WPUC4 @ (((unsigned) &WPUC)*8) + 4;
[; ;pic16f1704.h: 13180: extern volatile __bit WPUC5 @ (((unsigned) &WPUC)*8) + 5;
[; ;pic16f1704.h: 13182: extern volatile __bit WR @ (((unsigned) &PMCON1)*8) + 1;
[; ;pic16f1704.h: 13184: extern volatile __bit WREN @ (((unsigned) &PMCON1)*8) + 2;
[; ;pic16f1704.h: 13186: extern volatile __bit WRERR @ (((unsigned) &PMCON1)*8) + 3;
[; ;pic16f1704.h: 13188: extern volatile __bit WUE @ (((unsigned) &BAUD1CON)*8) + 1;
[; ;pic16f1704.h: 13190: extern volatile __bit ZCD1EN @ (((unsigned) &ZCD1CON)*8) + 7;
[; ;pic16f1704.h: 13192: extern volatile __bit ZCD1INTN @ (((unsigned) &ZCD1CON)*8) + 0;
[; ;pic16f1704.h: 13194: extern volatile __bit ZCD1INTP @ (((unsigned) &ZCD1CON)*8) + 1;
[; ;pic16f1704.h: 13196: extern volatile __bit ZCD1OUT @ (((unsigned) &ZCD1CON)*8) + 5;
[; ;pic16f1704.h: 13198: extern volatile __bit ZCD1POL @ (((unsigned) &ZCD1CON)*8) + 4;
[; ;pic16f1704.h: 13200: extern volatile __bit ZCDIE @ (((unsigned) &PIE3)*8) + 4;
[; ;pic16f1704.h: 13202: extern volatile __bit ZCDIF @ (((unsigned) &PIR3)*8) + 4;
[; ;pic16f1704.h: 13204: extern volatile __bit ZERO @ (((unsigned) &STATUS)*8) + 2;
[; ;pic16f1704.h: 13206: extern volatile __bit Z_SHAD @ (((unsigned) &STATUS_SHAD)*8) + 2;
[; ;pic16f1704.h: 13208: extern volatile __bit nBOR @ (((unsigned) &PCON)*8) + 0;
[; ;pic16f1704.h: 13210: extern volatile __bit nPD @ (((unsigned) &STATUS)*8) + 3;
[; ;pic16f1704.h: 13212: extern volatile __bit nPOR @ (((unsigned) &PCON)*8) + 1;
[; ;pic16f1704.h: 13214: extern volatile __bit nRI @ (((unsigned) &PCON)*8) + 2;
[; ;pic16f1704.h: 13216: extern volatile __bit nRMCLR @ (((unsigned) &PCON)*8) + 3;
[; ;pic16f1704.h: 13218: extern volatile __bit nRWDT @ (((unsigned) &PCON)*8) + 4;
[; ;pic16f1704.h: 13220: extern volatile __bit nT1SYNC @ (((unsigned) &T1CON)*8) + 2;
[; ;pic16f1704.h: 13222: extern volatile __bit nTO @ (((unsigned) &STATUS)*8) + 4;
[; ;pic16f1704.h: 13224: extern volatile __bit nWPUEN @ (((unsigned) &OPTION_REG)*8) + 7;
[; ;pic.h: 28: extern void __nop(void);
[; ;pic.h: 80: extern unsigned int flash_read(unsigned short addr);
[; ;pic.h: 154: extern __nonreentrant void _delay(unsigned long);
"3 main.c
[p x FOSC=INTOSC ]
[p x PLLEN=OFF ]
[p x MCLRE=ON ]
[p x WDTE=OFF ]
"4
[p x LVP=ON ]
[p x CLKOUTEN=OFF ]
"8
[v _system_init `(v ~T0 @X0 1 ef ]
{
[; ;main.c: 8: void system_init() {
[e :U _system_init ]
[f ]
[; ;main.c: 10: OSCCON = 0b11111000;
"10
[e = _OSCCON -> -> 248 `i `uc ]
[; ;main.c: 14: ANSELA = 0;
"14
[e = _ANSELA -> -> 0 `i `uc ]
[; ;main.c: 15: ANSELC = 0;
"15
[e = _ANSELC -> -> 0 `i `uc ]
[; ;main.c: 16: ADCON0 = 0;
"16
[e = _ADCON0 -> -> 0 `i `uc ]
[; ;main.c: 17: ADCON1 = 0;
"17
[e = _ADCON1 -> -> 0 `i `uc ]
[; ;main.c: 18: ADCON2 = 0;
"18
[e = _ADCON2 -> -> 0 `i `uc ]
[; ;main.c: 19: CM1CON0 = 0;
"19
[e = _CM1CON0 -> -> 0 `i `uc ]
[; ;main.c: 20: CM1CON1 = 0;
"20
[e = _CM1CON1 -> -> 0 `i `uc ]
[; ;main.c: 21: CM2CON0 = 0;
"21
[e = _CM2CON0 -> -> 0 `i `uc ]
[; ;main.c: 22: CM2CON1 = 0;
"22
[e = _CM2CON1 -> -> 0 `i `uc ]
[; ;main.c: 23: TRISA5 = 0;
"23
[e = _TRISA5 -> -> 0 `i `b ]
[; ;main.c: 24: TRISC5 = 0;
"24
[e = _TRISC5 -> -> 0 `i `b ]
[; ;main.c: 27: PIR1bits.SSP1IF = 0;
"27
[e = . . _PIR1bits 0 3 -> -> 0 `i `uc ]
[; ;main.c: 28: PIR1bits.TMR1IF = 0;
"28
[e = . . _PIR1bits 0 0 -> -> 0 `i `uc ]
[; ;main.c: 29: PIR1bits.CCP1IF = 0;
"29
[e = . . _PIR1bits 0 2 -> -> 0 `i `uc ]
[; ;main.c: 31: PIE1bits.CCP1IE = 0;
"31
[e = . . _PIE1bits 0 2 -> -> 0 `i `uc ]
[; ;main.c: 32: PIE1bits.SSP1IE = 1;
"32
[e = . . _PIE1bits 0 3 -> -> 1 `i `uc ]
[; ;main.c: 33: INTCONbits.PEIE = 1;
"33
[e = . . _INTCONbits 0 6 -> -> 1 `i `uc ]
[; ;main.c: 34: INTCONbits.GIE = 1;
"34
[e = . . _INTCONbits 0 7 -> -> 1 `i `uc ]
[; ;main.c: 35: }
"35
[e :UE 585 ]
}
"37
[v _timer_init `(v ~T0 @X0 1 ef ]
{
[; ;main.c: 37: void timer_init() {
[e :U _timer_init ]
[f ]
[; ;main.c: 38: T1CON = 0b00110000;
"38
[e = _T1CON -> -> 48 `i `uc ]
[; ;main.c: 41: T1GCONbits.TMR1GE = 0;
"41
[e = . . _T1GCONbits 0 6 -> -> 0 `i `uc ]
[; ;main.c: 42: TMR1H = 0;
"42
[e = _TMR1H -> -> 0 `i `uc ]
[; ;main.c: 43: TMR1L = 0;
"43
[e = _TMR1L -> -> 0 `i `uc ]
[; ;main.c: 44: CCP1CON = 0b00000010;
"44
[e = _CCP1CON -> -> 2 `i `uc ]
[; ;main.c: 47: CCPR1H = 0xFF;
"47
[e = _CCPR1H -> -> 255 `i `uc ]
[; ;main.c: 48: CCPR1L = 0xFF;
"48
[e = _CCPR1L -> -> 255 `i `uc ]
[; ;main.c: 49: }
"49
[e :UE 586 ]
}
"51
[v _main `(v ~T0 @X0 1 ef ]
{
[; ;main.c: 51: void main() {
[e :U _main ]
[f ]
[; ;main.c: 52: system_init();
"52
[e ( _system_init ..  ]
[; ;main.c: 53: timer_init();
"53
[e ( _timer_init ..  ]
[; ;main.c: 55: while(1) {
"55
[e :U 589 ]
{
[; ;main.c: 56: LATA5 = 1;
"56
[e = _LATA5 -> -> 1 `i `b ]
[; ;main.c: 57: LATA5 = 1;
"57
[e = _LATA5 -> -> 1 `i `b ]
[; ;main.c: 58: LATA5 = 1;
"58
[e = _LATA5 -> -> 1 `i `b ]
[; ;main.c: 59: LATA5 = 1;
"59
[e = _LATA5 -> -> 1 `i `b ]
[; ;main.c: 60: LATA5 = 0;
"60
[e = _LATA5 -> -> 0 `i `b ]
"61
}
[e :U 588 ]
"55
[e $U 589  ]
[e :U 590 ]
[; ;main.c: 61: }
[; ;main.c: 62: }
"62
[e :UE 587 ]
}
