LRUprint1st

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.004481                       # Number of seconds simulated
sim_ticks                                  4480933500                       # Number of ticks simulated
host_seconds                                     6.80                       # Real time elapsed on the host
sim_insts                                     3798542                       # Number of instructions simulated
sim_ops                                       7539744                       # Number of ops (including micro ops) simulated


 ----- L1 Data Cache

system.cpu.dcache.tags.replacements            106432                       # number of replacements
system.cpu.dcache.overall_hits::cpu.data      1493763                       # number of overall hits
system.cpu.dcache.overall_misses::cpu.data       106464                       # number of overall misses
system.cpu.dcache.overall_accesses::cpu.data      1600227                       # number of overall (read+write) accesses
system.cpu.dcache.overall_miss_rate::total     0.066531                       # miss rate for overall accesses

 ----- L1 Instruction Cache

system.cpu.icache.tags.replacements            376005                       # number of replacements
system.cpu.icache.overall_hits::cpu.inst      4844629                       # number of overall hits
system.cpu.icache.overall_misses::cpu.inst       376037                       # number of overall misses
system.cpu.icache.overall_accesses::cpu.inst      5220666                       # number of overall (read+write) accesses
system.cpu.icache.overall_miss_rate::total     0.072029                       # miss rate for overall accesses

 ----- L2 Cache

system.l2.tags.replacements                    456802                       # number of replacements
system.l2.overall_hits::total                  209447                       # number of overall hits
system.l2.overall_misses::total                273054                       # number of overall misses
system.l2.overall_accesses::total              482501                       # number of overall (read+write) accesses
system.l2.overall_miss_rate::total           0.565914                       # miss rate for overall accesses
