#! /opt/homebrew/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x117f041e0 .scope module, "test" "test" 2 170;
 .timescale 0 0;
v0x117f18700_0 .net/s "IDEX_IR", 31 0, v0x117f17170_0;  1 drivers
v0x117f187d0_0 .net/s "IFID_IR", 31 0, v0x117f17710_0;  1 drivers
v0x117f18860_0 .net/s "PC", 31 0, v0x117f17a20_0;  1 drivers
v0x117f18950_0 .net/s "WD", 31 0, L_0x117f19f80;  1 drivers
v0x117f18a20_0 .var "clock", 0 0;
S_0x117f04360 .scope module, "test_cpu" "CPU" 2 173, 2 64 0, S_0x117f041e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /OUTPUT 32 "PC";
    .port_info 2 /OUTPUT 32 "IFID_IR";
    .port_info 3 /OUTPUT 32 "IDEX_IR";
    .port_info 4 /OUTPUT 32 "WD";
L_0x117f19f80 .functor BUFZ 32, v0x117f15210_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x117f1a190 .functor AND 1, v0x117f17480_0, L_0x117f1a0f0, C4<1>, C4<1>;
L_0x117f1a340 .functor AND 1, v0x117f17480_0, L_0x117f1a5d0, C4<1>, C4<1>;
v0x117f16bf0_0 .net "ALUOut", 31 0, v0x117f15210_0;  1 drivers
v0x117f16cc0_0 .net "ALUctl", 3 0, v0x117f04830_0;  1 drivers
v0x117f16d50_0 .net "B", 31 0, L_0x117f19d70;  1 drivers
v0x117f16e00_0 .net "Control", 4 0, v0x117f14ce0_0;  1 drivers
v0x117f16eb0_0 .net "FWD_RD1", 31 0, L_0x117f1a2a0;  1 drivers
v0x117f16f90_0 .net "FWD_RD2", 31 0, L_0x117f1a6f0;  1 drivers
v0x117f17040_0 .var "IDEX_ALUOp", 1 0;
v0x117f170e0_0 .var "IDEX_ALUSrc", 0 0;
v0x117f17170_0 .var "IDEX_IR", 31 0;
v0x117f172a0_0 .var "IDEX_RD1", 31 0;
v0x117f17360_0 .var "IDEX_RD2", 31 0;
v0x117f173f0_0 .var "IDEX_RegDst", 0 0;
v0x117f17480_0 .var "IDEX_RegWrite", 0 0;
v0x117f17510_0 .var "IDEX_SignExt", 31 0;
v0x117f175b0_0 .var "IDEX_rd", 4 0;
v0x117f17660_0 .var "IDEX_rt", 4 0;
v0x117f17710_0 .var "IFID_IR", 31 0;
v0x117f178c0 .array "IMemory", 1023 0, 31 0;
v0x117f17960_0 .net "NextPC", 31 0, v0x117f15980_0;  1 drivers
v0x117f17a20_0 .var "PC", 31 0;
v0x117f17ab0_0 .net "RD1", 31 0, L_0x117f18ea0;  1 drivers
v0x117f17b40_0 .net "RD2", 31 0, L_0x117f191d0;  1 drivers
v0x117f17bd0_0 .net "SignExtend", 31 0, L_0x117f19850;  1 drivers
v0x117f17c60_0 .net "Unused", 0 0, L_0x117f18b60;  1 drivers
v0x117f17d10_0 .net "WD", 31 0, L_0x117f19f80;  alias, 1 drivers
v0x117f17dc0_0 .net "WR", 4 0, L_0x117f19ea0;  1 drivers
v0x117f17e70_0 .net "Zero", 0 0, L_0x117f19b70;  1 drivers
v0x117f17f20_0 .net *"_ivl_11", 0 0, L_0x117f195e0;  1 drivers
v0x117f17fb0_0 .net *"_ivl_12", 15 0, L_0x117f19680;  1 drivers
v0x117f18050_0 .net *"_ivl_15", 15 0, L_0x117f197b0;  1 drivers
v0x117f18100_0 .net *"_ivl_27", 4 0, L_0x117f19ff0;  1 drivers
v0x117f181b0_0 .net *"_ivl_28", 0 0, L_0x117f1a0f0;  1 drivers
v0x117f18250_0 .net *"_ivl_31", 0 0, L_0x117f1a190;  1 drivers
v0x117f177b0_0 .net *"_ivl_35", 4 0, L_0x117f1a430;  1 drivers
v0x117f184e0_0 .net *"_ivl_36", 0 0, L_0x117f1a5d0;  1 drivers
v0x117f18570_0 .net *"_ivl_39", 0 0, L_0x117f1a340;  1 drivers
v0x117f18600_0 .net "clock", 0 0, v0x117f18a20_0;  1 drivers
L_0x117f192c0 .part v0x117f17710_0, 21, 5;
L_0x117f193e0 .part v0x117f17710_0, 16, 5;
L_0x117f194c0 .part v0x117f17710_0, 26, 6;
L_0x117f195e0 .part v0x117f17710_0, 15, 1;
LS_0x117f19680_0_0 .concat [ 1 1 1 1], L_0x117f195e0, L_0x117f195e0, L_0x117f195e0, L_0x117f195e0;
LS_0x117f19680_0_4 .concat [ 1 1 1 1], L_0x117f195e0, L_0x117f195e0, L_0x117f195e0, L_0x117f195e0;
LS_0x117f19680_0_8 .concat [ 1 1 1 1], L_0x117f195e0, L_0x117f195e0, L_0x117f195e0, L_0x117f195e0;
LS_0x117f19680_0_12 .concat [ 1 1 1 1], L_0x117f195e0, L_0x117f195e0, L_0x117f195e0, L_0x117f195e0;
L_0x117f19680 .concat [ 4 4 4 4], LS_0x117f19680_0_0, LS_0x117f19680_0_4, LS_0x117f19680_0_8, LS_0x117f19680_0_12;
L_0x117f197b0 .part v0x117f17710_0, 0, 16;
L_0x117f19850 .concat [ 16 16 0 0], L_0x117f197b0, L_0x117f19680;
L_0x117f19cd0 .part v0x117f17510_0, 0, 6;
L_0x117f19d70 .functor MUXZ 32, v0x117f17360_0, v0x117f17510_0, v0x117f170e0_0, C4<>;
L_0x117f19ea0 .functor MUXZ 5, v0x117f17660_0, v0x117f175b0_0, v0x117f173f0_0, C4<>;
L_0x117f19ff0 .part v0x117f17710_0, 21, 5;
L_0x117f1a0f0 .cmp/eq 5, L_0x117f19ea0, L_0x117f19ff0;
L_0x117f1a2a0 .functor MUXZ 32, L_0x117f18ea0, v0x117f15210_0, L_0x117f1a190, C4<>;
L_0x117f1a430 .part v0x117f17710_0, 16, 5;
L_0x117f1a5d0 .cmp/eq 5, L_0x117f19ea0, L_0x117f1a430;
L_0x117f1a6f0 .functor MUXZ 32, L_0x117f191d0, v0x117f15210_0, L_0x117f1a340, C4<>;
S_0x117f045d0 .scope module, "ALUCtrl" "ALUControl" 2 126, 2 46 0, S_0x117f04360;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "ALUOp";
    .port_info 1 /INPUT 6 "FuncCode";
    .port_info 2 /OUTPUT 4 "ALUCtl";
v0x117f04830_0 .var "ALUCtl", 3 0;
v0x117f148f0_0 .net "ALUOp", 1 0, v0x117f17040_0;  1 drivers
v0x117f149a0_0 .net "FuncCode", 5 0, L_0x117f19cd0;  1 drivers
E_0x117f047e0 .event edge, v0x117f149a0_0, v0x117f148f0_0;
S_0x117f14ab0 .scope module, "MainCtr" "MainControl" 2 119, 2 36 0, S_0x117f04360;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "Op";
    .port_info 1 /OUTPUT 5 "Control";
v0x117f14ce0_0 .var "Control", 4 0;
v0x117f14da0_0 .net "Op", 5 0, L_0x117f194c0;  1 drivers
E_0x117f14cb0 .event edge, v0x117f14da0_0;
S_0x117f14e80 .scope module, "ex" "alu" 2 125, 2 17 0, S_0x117f04360;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "ALUctl";
    .port_info 1 /INPUT 32 "A";
    .port_info 2 /INPUT 32 "B";
    .port_info 3 /OUTPUT 32 "ALUOut";
    .port_info 4 /OUTPUT 1 "Zero";
v0x117f15160_0 .net "A", 31 0, v0x117f172a0_0;  1 drivers
v0x117f15210_0 .var "ALUOut", 31 0;
v0x117f152c0_0 .net "ALUctl", 3 0, v0x117f04830_0;  alias, 1 drivers
v0x117f15390_0 .net "B", 31 0, L_0x117f19d70;  alias, 1 drivers
v0x117f15430_0 .net "Zero", 0 0, L_0x117f19b70;  alias, 1 drivers
L_0x108040178 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x117f15510_0 .net/2u *"_ivl_0", 31 0, L_0x108040178;  1 drivers
E_0x117f15110 .event edge, v0x117f15390_0, v0x117f15160_0, v0x117f04830_0;
L_0x117f19b70 .cmp/eq 32, v0x117f15210_0, L_0x108040178;
S_0x117f15640 .scope module, "fetch" "alu" 2 106, 2 17 0, S_0x117f04360;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "ALUctl";
    .port_info 1 /INPUT 32 "A";
    .port_info 2 /INPUT 32 "B";
    .port_info 3 /OUTPUT 32 "ALUOut";
    .port_info 4 /OUTPUT 1 "Zero";
v0x117f158d0_0 .net "A", 31 0, v0x117f17a20_0;  alias, 1 drivers
v0x117f15980_0 .var "ALUOut", 31 0;
L_0x108040058 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x117f15a30_0 .net "ALUctl", 3 0, L_0x108040058;  1 drivers
L_0x1080400a0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x117f15af0_0 .net "B", 31 0, L_0x1080400a0;  1 drivers
v0x117f15ba0_0 .net "Zero", 0 0, L_0x117f18b60;  alias, 1 drivers
L_0x108040010 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x117f15c80_0 .net/2u *"_ivl_0", 31 0, L_0x108040010;  1 drivers
E_0x117f15880 .event edge, v0x117f15af0_0, v0x117f158d0_0, v0x117f15a30_0;
L_0x117f18b60 .cmp/eq 32, v0x117f15980_0, L_0x108040010;
S_0x117f15db0 .scope module, "rf" "reg_file" 2 118, 2 3 0, S_0x117f04360;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "RR1";
    .port_info 1 /INPUT 5 "RR2";
    .port_info 2 /INPUT 5 "WR";
    .port_info 3 /INPUT 32 "WD";
    .port_info 4 /INPUT 1 "RegWrite";
    .port_info 5 /OUTPUT 32 "RD1";
    .port_info 6 /OUTPUT 32 "RD2";
    .port_info 7 /INPUT 1 "clock";
L_0x117f18ea0 .functor BUFZ 32, L_0x117f18cc0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x117f191d0 .functor BUFZ 32, L_0x117f18f90, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x117f160b0_0 .net "RD1", 31 0, L_0x117f18ea0;  alias, 1 drivers
v0x117f16170_0 .net "RD2", 31 0, L_0x117f191d0;  alias, 1 drivers
v0x117f16210_0 .net "RR1", 4 0, L_0x117f192c0;  1 drivers
v0x117f162c0_0 .net "RR2", 4 0, L_0x117f193e0;  1 drivers
v0x117f16370_0 .net "RegWrite", 0 0, v0x117f17480_0;  1 drivers
v0x117f16450 .array "Regs", 31 0, 31 0;
v0x117f164f0_0 .net "WD", 31 0, L_0x117f19f80;  alias, 1 drivers
v0x117f165a0_0 .net "WR", 4 0, L_0x117f19ea0;  alias, 1 drivers
v0x117f16650_0 .net *"_ivl_0", 31 0, L_0x117f18cc0;  1 drivers
v0x117f16760_0 .net *"_ivl_10", 6 0, L_0x117f19030;  1 drivers
L_0x108040130 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x117f16810_0 .net *"_ivl_13", 1 0, L_0x108040130;  1 drivers
v0x117f168c0_0 .net *"_ivl_2", 6 0, L_0x117f18d60;  1 drivers
L_0x1080400e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x117f16970_0 .net *"_ivl_5", 1 0, L_0x1080400e8;  1 drivers
v0x117f16a20_0 .net *"_ivl_8", 31 0, L_0x117f18f90;  1 drivers
v0x117f16ad0_0 .net "clock", 0 0, v0x117f18a20_0;  alias, 1 drivers
E_0x117f15060 .event negedge, v0x117f16ad0_0;
L_0x117f18cc0 .array/port v0x117f16450, L_0x117f18d60;
L_0x117f18d60 .concat [ 5 2 0 0], L_0x117f192c0, L_0x1080400e8;
L_0x117f18f90 .array/port v0x117f16450, L_0x117f19030;
L_0x117f19030 .concat [ 5 2 0 0], L_0x117f193e0, L_0x108040130;
    .scope S_0x117f15640;
T_0 ;
    %wait E_0x117f15880;
    %load/vec4 v0x117f15a30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x117f15980_0, 0;
    %jmp T_0.8;
T_0.0 ;
    %load/vec4 v0x117f158d0_0;
    %load/vec4 v0x117f15af0_0;
    %and;
    %assign/vec4 v0x117f15980_0, 0;
    %jmp T_0.8;
T_0.1 ;
    %load/vec4 v0x117f158d0_0;
    %load/vec4 v0x117f15af0_0;
    %or;
    %assign/vec4 v0x117f15980_0, 0;
    %jmp T_0.8;
T_0.2 ;
    %load/vec4 v0x117f158d0_0;
    %load/vec4 v0x117f15af0_0;
    %add;
    %assign/vec4 v0x117f15980_0, 0;
    %jmp T_0.8;
T_0.3 ;
    %load/vec4 v0x117f158d0_0;
    %load/vec4 v0x117f15af0_0;
    %sub;
    %assign/vec4 v0x117f15980_0, 0;
    %jmp T_0.8;
T_0.4 ;
    %load/vec4 v0x117f158d0_0;
    %load/vec4 v0x117f15af0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_0.9, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_0.10, 8;
T_0.9 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_0.10, 8;
 ; End of false expr.
    %blend;
T_0.10;
    %assign/vec4 v0x117f15980_0, 0;
    %jmp T_0.8;
T_0.5 ;
    %load/vec4 v0x117f158d0_0;
    %inv;
    %load/vec4 v0x117f15af0_0;
    %inv;
    %and;
    %assign/vec4 v0x117f15980_0, 0;
    %jmp T_0.8;
T_0.6 ;
    %load/vec4 v0x117f158d0_0;
    %inv;
    %load/vec4 v0x117f15af0_0;
    %inv;
    %or;
    %assign/vec4 v0x117f15980_0, 0;
    %jmp T_0.8;
T_0.8 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x117f15db0;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x117f16450, 4, 0;
    %end;
    .thread T_1;
    .scope S_0x117f15db0;
T_2 ;
    %wait E_0x117f15060;
    %load/vec4 v0x117f16370_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x117f165a0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0x117f164f0_0;
    %load/vec4 v0x117f165a0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x117f16450, 0, 4;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x117f14ab0;
T_3 ;
    %wait E_0x117f14cb0;
    %load/vec4 v0x117f14da0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %jmp T_3.2;
T_3.0 ;
    %pushi/vec4 22, 0, 5;
    %assign/vec4 v0x117f14ce0_0, 0;
    %jmp T_3.2;
T_3.1 ;
    %pushi/vec4 12, 0, 5;
    %assign/vec4 v0x117f14ce0_0, 0;
    %jmp T_3.2;
T_3.2 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x117f14e80;
T_4 ;
    %wait E_0x117f15110;
    %load/vec4 v0x117f152c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x117f15210_0, 0;
    %jmp T_4.8;
T_4.0 ;
    %load/vec4 v0x117f15160_0;
    %load/vec4 v0x117f15390_0;
    %and;
    %assign/vec4 v0x117f15210_0, 0;
    %jmp T_4.8;
T_4.1 ;
    %load/vec4 v0x117f15160_0;
    %load/vec4 v0x117f15390_0;
    %or;
    %assign/vec4 v0x117f15210_0, 0;
    %jmp T_4.8;
T_4.2 ;
    %load/vec4 v0x117f15160_0;
    %load/vec4 v0x117f15390_0;
    %add;
    %assign/vec4 v0x117f15210_0, 0;
    %jmp T_4.8;
T_4.3 ;
    %load/vec4 v0x117f15160_0;
    %load/vec4 v0x117f15390_0;
    %sub;
    %assign/vec4 v0x117f15210_0, 0;
    %jmp T_4.8;
T_4.4 ;
    %load/vec4 v0x117f15160_0;
    %load/vec4 v0x117f15390_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_4.9, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_4.10, 8;
T_4.9 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_4.10, 8;
 ; End of false expr.
    %blend;
T_4.10;
    %assign/vec4 v0x117f15210_0, 0;
    %jmp T_4.8;
T_4.5 ;
    %load/vec4 v0x117f15160_0;
    %inv;
    %load/vec4 v0x117f15390_0;
    %inv;
    %and;
    %assign/vec4 v0x117f15210_0, 0;
    %jmp T_4.8;
T_4.6 ;
    %load/vec4 v0x117f15160_0;
    %inv;
    %load/vec4 v0x117f15390_0;
    %inv;
    %or;
    %assign/vec4 v0x117f15210_0, 0;
    %jmp T_4.8;
T_4.8 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x117f045d0;
T_5 ;
    %wait E_0x117f047e0;
    %load/vec4 v0x117f148f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %jmp T_5.3;
T_5.0 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x117f04830_0, 0;
    %jmp T_5.3;
T_5.1 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x117f04830_0, 0;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0x117f149a0_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_5.8, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_5.9, 6;
    %jmp T_5.10;
T_5.4 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x117f04830_0, 0;
    %jmp T_5.10;
T_5.5 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x117f04830_0, 0;
    %jmp T_5.10;
T_5.6 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x117f04830_0, 0;
    %jmp T_5.10;
T_5.7 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x117f04830_0, 0;
    %jmp T_5.10;
T_5.8 ;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x117f04830_0, 0;
    %jmp T_5.10;
T_5.9 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x117f04830_0, 0;
    %jmp T_5.10;
T_5.10 ;
    %pop/vec4 1;
    %jmp T_5.3;
T_5.3 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x117f04360;
T_6 ;
    %pushi/vec4 537460751, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x117f178c0, 4, 0;
    %pushi/vec4 537526279, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x117f178c0, 4, 0;
    %pushi/vec4 19552292, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x117f178c0, 4, 0;
    %pushi/vec4 19615778, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x117f178c0, 4, 0;
    %pushi/vec4 21712933, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x117f178c0, 4, 0;
    %pushi/vec4 21714976, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x117f178c0, 4, 0;
    %pushi/vec4 21710887, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x117f178c0, 4, 0;
    %pushi/vec4 23742506, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x117f178c0, 4, 0;
    %pushi/vec4 21710890, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x117f178c0, 4, 0;
    %end;
    .thread T_6;
    .scope S_0x117f04360;
T_7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x117f17a20_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x117f17710_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x117f17480_0, 0, 1;
    %end;
    .thread T_7;
    .scope S_0x117f04360;
T_8 ;
    %wait E_0x117f15060;
    %load/vec4 v0x117f17960_0;
    %assign/vec4 v0x117f17a20_0, 0;
    %load/vec4 v0x117f17a20_0;
    %ix/load 5, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 5;
    %ix/vec4 4;
    %load/vec4a v0x117f178c0, 4;
    %assign/vec4 v0x117f17710_0, 0;
    %load/vec4 v0x117f17710_0;
    %assign/vec4 v0x117f17170_0, 0;
    %load/vec4 v0x117f16e00_0;
    %split/vec4 2;
    %assign/vec4 v0x117f17040_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x117f17480_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x117f170e0_0, 0;
    %assign/vec4 v0x117f173f0_0, 0;
    %load/vec4 v0x117f17ab0_0;
    %assign/vec4 v0x117f172a0_0, 0;
    %load/vec4 v0x117f17b40_0;
    %assign/vec4 v0x117f17360_0, 0;
    %load/vec4 v0x117f17bd0_0;
    %assign/vec4 v0x117f17510_0, 0;
    %load/vec4 v0x117f17710_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v0x117f17660_0, 0;
    %load/vec4 v0x117f17710_0;
    %parti/s 5, 11, 5;
    %assign/vec4 v0x117f175b0_0, 0;
    %jmp T_8;
    .thread T_8;
    .scope S_0x117f041e0;
T_9 ;
    %delay 1, 0;
    %load/vec4 v0x117f18a20_0;
    %inv;
    %store/vec4 v0x117f18a20_0, 0, 1;
    %jmp T_9;
    .thread T_9;
    .scope S_0x117f041e0;
T_10 ;
    %vpi_call 2 176 "$display", "PC  IFID_IR   IDEX_IR   WD" {0 0 0};
    %vpi_call 2 177 "$monitor", "%2d  %h  %h  %2d", v0x117f18860_0, v0x117f187d0_0, v0x117f18700_0, v0x117f18950_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x117f18a20_0, 0, 1;
    %delay 29, 0;
    %vpi_call 2 179 "$finish" {0 0 0};
    %end;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "mips-pipe3.vl";
