#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x5590a8187150 .scope module, "tb_controller" "tb_controller" 2 2;
 .timescale -9 -12;
v0x5590a81dcb20_0 .net "Add_Regs", 0 0, v0x5590a81b05d0_0;  1 drivers
v0x5590a81dcbe0_0 .var "Clock", 0 0;
v0x5590a81dccb0_0 .net "Decr_P", 0 0, v0x5590a81dc250_0;  1 drivers
v0x5590a81dcdb0_0 .net "Load_Regs", 0 0, v0x5590a81dc310_0;  1 drivers
v0x5590a81dce80_0 .var "Q0", 0 0;
v0x5590a81dcf20_0 .net "Ready", 0 0, v0x5590a81dc5c0_0;  1 drivers
v0x5590a81dcff0_0 .var "Reset", 0 0;
v0x5590a81dd0c0_0 .net "Shift_Regs", 0 0, v0x5590a81dc740_0;  1 drivers
v0x5590a81dd190_0 .var "Start", 0 0;
v0x5590a81dd260_0 .var "Zero", 0 0;
S_0x5590a81872d0 .scope module, "FSM" "AceController" 2 10, 3 2 0, S_0x5590a8187150;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Clock"
    .port_info 1 /INPUT 1 "Reset"
    .port_info 2 /INPUT 1 "Start"
    .port_info 3 /INPUT 1 "Q0"
    .port_info 4 /INPUT 1 "Zero"
    .port_info 5 /OUTPUT 1 "Ready"
    .port_info 6 /OUTPUT 1 "Load_Regs"
    .port_info 7 /OUTPUT 1 "Shift_Regs"
    .port_info 8 /OUTPUT 1 "Add_Regs"
    .port_info 9 /OUTPUT 1 "Decr_P"
P_0x5590a81bf790 .param/l "ADD" 0 3 13, +C4<00000000000000000000000000000011>;
P_0x5590a81bf7d0 .param/l "LOAD_DATA" 0 3 13, +C4<00000000000000000000000000000001>;
P_0x5590a81bf810 .param/l "Q0_ONE" 0 3 13, +C4<00000000000000000000000000000010>;
P_0x5590a81bf850 .param/l "READY" 0 3 13, +C4<00000000000000000000000000000110>;
P_0x5590a81bf890 .param/l "SHIFT" 0 3 13, +C4<00000000000000000000000000000100>;
P_0x5590a81bf8d0 .param/l "SLEEP" 0 3 13, +C4<00000000000000000000000000000000>;
P_0x5590a81bf910 .param/l "ZERO" 0 3 13, +C4<00000000000000000000000000000101>;
v0x5590a81b05d0_0 .var "Add_Regs", 0 0;
v0x5590a81dc0a0_0 .net "Clock", 0 0, v0x5590a81dcbe0_0;  1 drivers
v0x5590a81dc160_0 .var "Current_State", 2 0;
v0x5590a81dc250_0 .var "Decr_P", 0 0;
v0x5590a81dc310_0 .var "Load_Regs", 0 0;
v0x5590a81dc420_0 .var "Next_State", 2 0;
v0x5590a81dc500_0 .net "Q0", 0 0, v0x5590a81dce80_0;  1 drivers
v0x5590a81dc5c0_0 .var "Ready", 0 0;
v0x5590a81dc680_0 .net "Reset", 0 0, v0x5590a81dcff0_0;  1 drivers
v0x5590a81dc740_0 .var "Shift_Regs", 0 0;
v0x5590a81dc800_0 .net "Start", 0 0, v0x5590a81dd190_0;  1 drivers
v0x5590a81dc8c0_0 .net "Zero", 0 0, v0x5590a81dd260_0;  1 drivers
E_0x5590a81bff30 .event edge, v0x5590a81dc160_0;
E_0x5590a81c0b50 .event edge, v0x5590a81dc160_0, v0x5590a81dc800_0, v0x5590a81dc500_0, v0x5590a81dc8c0_0;
E_0x5590a81c0140 .event posedge, v0x5590a81dc0a0_0;
    .scope S_0x5590a81872d0;
T_0 ;
    %wait E_0x5590a81c0140;
    %load/vec4 v0x5590a81dc680_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5590a81dc160_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x5590a81dc420_0;
    %assign/vec4 v0x5590a81dc160_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x5590a81872d0;
T_1 ;
    %wait E_0x5590a81c0b50;
    %load/vec4 v0x5590a81dc160_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5590a81dc420_0, 0, 3;
    %jmp T_1.8;
T_1.0 ;
    %load/vec4 v0x5590a81dc800_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.9, 4;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x5590a81dc420_0, 0, 3;
T_1.9 ;
    %jmp T_1.8;
T_1.1 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x5590a81dc420_0, 0, 3;
    %jmp T_1.8;
T_1.2 ;
    %load/vec4 v0x5590a81dc500_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.11, 4;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x5590a81dc420_0, 0, 3;
    %jmp T_1.12;
T_1.11 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x5590a81dc420_0, 0, 3;
T_1.12 ;
    %jmp T_1.8;
T_1.3 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x5590a81dc420_0, 0, 3;
    %jmp T_1.8;
T_1.4 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x5590a81dc420_0, 0, 3;
    %jmp T_1.8;
T_1.5 ;
    %load/vec4 v0x5590a81dc8c0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.13, 4;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x5590a81dc420_0, 0, 3;
    %jmp T_1.14;
T_1.13 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x5590a81dc420_0, 0, 3;
T_1.14 ;
    %jmp T_1.8;
T_1.6 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5590a81dc420_0, 0, 3;
    %jmp T_1.8;
T_1.8 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x5590a81872d0;
T_2 ;
    %wait E_0x5590a81bff30;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5590a81dc310_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5590a81dc740_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5590a81b05d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5590a81dc250_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5590a81dc5c0_0, 0, 1;
    %load/vec4 v0x5590a81dc160_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %jmp T_2.4;
T_2.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5590a81dc310_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5590a81dc5c0_0, 0, 1;
    %jmp T_2.4;
T_2.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5590a81b05d0_0, 0, 1;
    %jmp T_2.4;
T_2.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5590a81dc740_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5590a81dc250_0, 0, 1;
    %jmp T_2.4;
T_2.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5590a81dc5c0_0, 0, 1;
    %jmp T_2.4;
T_2.4 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x5590a8187150;
T_3 ;
    %vpi_call 2 19 "$dumpfile", "controlador.vcd" {0 0 0};
    %vpi_call 2 20 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5590a8187150 {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x5590a8187150;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5590a81dcbe0_0, 0, 1;
    %end;
    .thread T_4;
    .scope S_0x5590a8187150;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5590a81dcff0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5590a81dd190_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5590a81dce80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5590a81dd260_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5590a81dcff0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5590a81dd190_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5590a81dd190_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5590a81dce80_0, 0, 1;
    %delay 30000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5590a81dce80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5590a81dd260_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5590a81dd260_0, 0, 1;
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "tb_controller.v";
    "controller.v";
