
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.197259                       # Number of seconds simulated
sim_ticks                                197259226500                       # Number of ticks simulated
final_tick                               197259226500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  58094                       # Simulator instruction rate (inst/s)
host_op_rate                                    91883                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               45661970                       # Simulator tick rate (ticks/s)
host_mem_usage                                4617916                       # Number of bytes of host memory used
host_seconds                                  4319.99                       # Real time elapsed on the host
sim_insts                                   250967231                       # Number of instructions simulated
sim_ops                                     396933664                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 197259226500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst          161920                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data        14725504                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           14887424                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst       161920                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        161920                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      8033984                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         8033984                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst             2530                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data           230086                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              232616                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        125531                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             125531                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst             820849                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           74650521                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              75471370                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst        820849                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           820849                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        40728052                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             40728052                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        40728052                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst            820849                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          74650521                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            116199421                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                      232617                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     125531                       # Number of write requests accepted
system.mem_ctrls.readBursts                    232617                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   125531                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM               14883776                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    3648                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 8032192                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                14887488                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              8033984                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     57                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             14402                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             14864                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             13283                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             12471                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             12567                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             12505                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             12469                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             12435                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             12454                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             14991                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            16398                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            16315                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            16852                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            17752                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            16189                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            16612                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7854                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              7960                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              7128                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              6968                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              6951                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              6907                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7011                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6977                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              6919                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8182                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             8558                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8539                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             8548                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             9245                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             8604                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             9152                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  197259211000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                232617                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               125531                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  190206                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   35232                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    5183                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1933                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1396                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1575                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   5853                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7227                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7536                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7689                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7716                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7733                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7751                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7770                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7778                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7752                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7892                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7834                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7785                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7886                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7875                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   8315                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    149                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       112273                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    204.104210                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   121.289920                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   263.611933                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        65944     58.74%     58.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        21836     19.45%     78.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         6345      5.65%     83.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3784      3.37%     87.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         3161      2.82%     90.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         2012      1.79%     91.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1639      1.46%     93.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1533      1.37%     94.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         6019      5.36%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       112273                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7637                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      30.448344                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     22.671442                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    373.074517                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023         7636     99.99%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::31744-32767            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7637                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7637                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.433547                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.411638                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.873743                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6017     78.79%     78.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              185      2.42%     81.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1202     15.74%     96.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              214      2.80%     99.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               17      0.22%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7637                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                   6195720000                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat             10556201250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                 1162795000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     26641.38                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    4999.98                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                45391.30                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        75.45                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        40.72                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     75.47                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     40.73                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.91                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.59                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.32                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.03                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      10.48                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                   155279                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   90504                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 66.77                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                72.10                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     550775.69                       # Average gap between requests
system.mem_ctrls.pageHitRate                    68.64                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                392721420                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                208736385                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy               749671440                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy              301486320                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         8427329040.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy           3998465640                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy            307284960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy     26942309700                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy     11390681280                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy      24388640820                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy            77111565495                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            390.914873                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime         187681393500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE    421461750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF    3572412250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF  98933805500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN  29663352250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    5583959000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN  59084235750                       # Time in different power states
system.mem_ctrls_1.actEnergy                408950640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                217339650                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy               910799820                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy              353639340                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         8662121520.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy           4325121240                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy            304968000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy     28085654460                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy     11362297920                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy      23621424000                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy            78258094170                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            396.727167                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime         186966766750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE    385436250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF    3671812000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF  95786567000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN  29588933000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    6235097000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN  61591381250                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 197259226500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups               109378457                       # Number of BP lookups
system.cpu.branchPred.condPredicted         109378457                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           8418892                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             80819551                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                 6975268                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect             166923                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups        80819551                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits           53322435                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses         27497116                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted      2914528                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 197259226500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                    36598125                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    26368858                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                        141433                       # TLB misses on read requests
system.cpu.dtb.wrMisses                        499107                       # TLB misses on write requests
system.cpu.dtb.spec_tlb_misses                      0                       # TLB misses on speculative memory requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 197259226500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 197259226500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                    86030067                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           659                       # TLB misses on write requests
system.cpu.itb.spec_tlb_misses                      0                       # TLB misses on speculative memory requests
system.cpu.workload.numSyscalls                    43                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    197259226500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                        394518454                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles           90203313                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      680427931                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                   109378457                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           60297703                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                     295725158                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                16838854                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  474                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          2724                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           14                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles          182                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                  86029581                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes               1956522                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples          394351292                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.740556                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.384665                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                212911501     53.99%     53.99% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                 12039914      3.05%     57.04% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                 12924605      3.28%     60.32% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                 15793510      4.00%     64.33% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  8072348      2.05%     66.37% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                 14865712      3.77%     70.14% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                 16830188      4.27%     74.41% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                 19435136      4.93%     79.34% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                 81478378     20.66%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            394351292                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.277245                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.724705                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                 60602808                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles             183904570                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                 109135419                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles              32289068                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                8419427                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts              973289939                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                8419427                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                 75038587                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                92824447                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles          13730                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                 124323034                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles              93732067                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              934647551                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                376542                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents               76252280                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                 928283                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents               13907272                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands          1318349550                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups            2223867779                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups       1379025995                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups           5375489                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps             575031239                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                743318311                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                803                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            821                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                 161215553                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             78848950                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            41989887                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads           1105217                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          1043945                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  872992364                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                2531                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                 709274456                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued          35194933                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined       476061230                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined    815734303                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved           2180                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples     394351292                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.798585                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.002828                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0           148244044     37.59%     37.59% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            70642889     17.91%     55.51% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            59633192     15.12%     70.63% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            35503297      9.00%     79.63% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4            30733422      7.79%     87.42% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5            22000535      5.58%     93.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6            16790611      4.26%     97.26% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7             7251153      1.84%     99.10% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8             3552149      0.90%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       394351292                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                 3440339     94.95%     94.95% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     94.95% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     94.95% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                  3298      0.09%     95.04% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     95.04% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     95.04% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     95.04% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     95.04% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     95.04% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     95.04% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     95.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     95.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     95.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     95.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     95.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     95.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     95.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     95.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     95.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     95.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     95.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     95.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     95.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     95.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     95.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     95.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     95.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     95.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     95.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     95.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     95.04% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  70637      1.95%     96.99% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  7704      0.21%     97.20% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead             88005      2.43%     99.63% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite            13476      0.37%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass          12435927      1.75%      1.75% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             565757562     79.77%     81.52% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                25326      0.00%     81.52% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                419038      0.06%     81.58% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd             1496013      0.21%     81.79% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     81.79% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  34      0.00%     81.79% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                 16      0.00%     81.79% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     81.79% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                  12      0.00%     81.79% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     81.79% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     81.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     81.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     81.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     81.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     81.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     81.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     81.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     81.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     81.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     81.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     81.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     81.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     81.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     81.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     81.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     81.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     81.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     81.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     81.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     81.79% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead            101067855     14.25%     96.04% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            26512133      3.74%     99.78% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead         1234612      0.17%     99.95% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite         325928      0.05%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              709274456                       # Type of FU issued
system.cpu.iq.rate                           1.797823                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                     3623459                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.005109                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads         1843881320                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes        1345132992                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses    622852037                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads             7837276                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes            3923299                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses      3102091                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses              696567753                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                 3894235                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.instsSetReady                 744469389                       # Number of instructions added to ready list
system.cpu.iq.instsStalledBeforeSetReady            0                       # Number of instructions stalled before being added to ready list
system.cpu.iew.lsq.thread0.forwLoads           707670                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.taintedforwLoads            0                       # Number of tainted loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads     42309924                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation          166                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores     23934676                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads          422                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked         41316                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.specBuffHits             0                       # Number of times an access hits in speculative buffer
system.cpu.iew.lsq.thread0.specBuffMisses            0                       # Number of times an access misses in speculative buffer
system.cpu.iew.lsq.thread0.numValidates             0                       # Number of validates sent to cache
system.cpu.iew.lsq.thread0.numExposes               0                       # Number of exposes sent to cache
system.cpu.iew.lsq.thread0.numConvertedExposes            0                       # Number of exposes converted from validation
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                8419427                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                68110160                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles               9263052                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           872994895                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts            729456                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              78848950                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts             41989887                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts               1310                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                 385002                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents               8593203                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents            166                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect        3456805                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect      5810667                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts              9267472                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             626030643                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              36579291                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts          19383769                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                     62940579                       # number of memory reference insts executed
system.cpu.iew.exec_branches                 55732414                       # Number of branches executed
system.cpu.iew.exec_stores                   26361288                       # Number of stores executed
system.cpu.iew.exec_rate                     1.586822                       # Inst execution rate
system.cpu.iew.wb_sent                      625990647                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                     625954128                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                 479318611                       # num instructions producing a value
system.cpu.iew.wb_consumers                 770436976                       # num instructions consuming a value
system.cpu.iew.wb_rate                       1.586628                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.622139                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts       476070249                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             351                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts           8419303                       # The number of times a branch was mispredicted
system.cpu.commit.memoryViolations                123                       # The number of times a memory operation(load) has violation
system.cpu.commit.stalledBranchMispredicts            0                       # The number of times a branch misprediction is stalled(STT)
system.cpu.commit.stalledMemoryViolations            0                       # The number of times a memory violation is stalled(STT)
system.cpu.commit.loadHitInvalidations              0                       # The number of times a load hits a invalidation
system.cpu.commit.loadHitExternalEvictions            0                       # The number of times a load hits an external invalidation
system.cpu.commit.loadValidationFails               0                       # The number of times a load fails validation
system.cpu.commit.validationStalls                  0                       # The number of ticks the commit is stalled due to waiting for validation responses
system.cpu.commit.committed_per_cycle::samples    328615506                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.207897                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.760816                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0    158454163     48.22%     48.22% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     80963619     24.64%     72.86% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2     33396899     10.16%     83.02% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3     24998980      7.61%     90.63% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      8106486      2.47%     93.09% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5     11630300      3.54%     96.63% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6      1965171      0.60%     97.23% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7       988267      0.30%     97.53% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      8111621      2.47%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    328615506                       # Number of insts commited each cycle
system.cpu.commit.committedInsts            250967231                       # Number of instructions committed
system.cpu.commit.committedOps              396933664                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       54594237                       # Number of memory references committed
system.cpu.commit.loads                      36539026                       # Number of loads committed
system.cpu.commit.membars                         128                       # Number of memory barriers committed
system.cpu.commit.branches                   38946339                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                    3080905                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                 390131252                       # Number of committed integer instructions.
system.cpu.commit.function_calls              3796500                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass      4618840      1.16%      1.16% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu        335848301     84.61%     85.77% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           24946      0.01%     85.78% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv           397848      0.10%     85.88% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd        1449464      0.37%     86.25% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     86.25% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     86.25% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult            16      0.00%     86.25% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     86.25% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv             12      0.00%     86.25% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     86.25% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     86.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     86.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     86.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     86.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     86.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     86.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     86.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     86.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     86.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     86.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     86.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     86.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     86.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     86.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     86.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     86.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     86.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     86.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     86.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     86.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     86.25% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead        35963550      9.06%     95.31% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite       17731844      4.47%     99.77% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead       575476      0.14%     99.92% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite       323367      0.08%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total         396933664                       # Class of committed instruction
system.cpu.commit.bw_lim_events               8111621                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                   1193507798                       # The number of ROB reads
system.cpu.rob.rob_writes                  1812058727                       # The number of ROB writes
system.cpu.timesIdled                            1480                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                          167162                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                   250967231                       # Number of Instructions Simulated
system.cpu.committedOps                     396933664                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.571992                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.571992                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.636136                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.636136                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                770317897                       # number of integer regfile reads
system.cpu.int_regfile_writes               530386815                       # number of integer regfile writes
system.cpu.fp_regfile_reads                   5065716                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  2775787                       # number of floating regfile writes
system.cpu.cc_regfile_reads                 276400551                       # number of cc regfile reads
system.cpu.cc_regfile_writes                315496264                       # number of cc regfile writes
system.cpu.misc_regfile_reads               196229019                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    208                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 197259226500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements           1105957                       # number of replacements
system.cpu.dcache.tags.tagsinuse          1019.610073                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52171012                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1105957                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             47.172731                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  1019.610073                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.995713                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.995713                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           61                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          645                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          318                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         108929715                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        108929715                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 197259226500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data     34572685                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        34572685                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     17635627                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       17635627                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data      52208312                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         52208312                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     52208312                       # number of overall hits
system.cpu.dcache.overall_hits::total        52208312                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data      1276264                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1276264                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       426791                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       426791                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data      1703055                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1703055                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data      1703055                       # number of overall misses
system.cpu.dcache.overall_misses::total       1703055                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data  50322861000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  50322861000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data  15128633907                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  15128633907                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data  65451494907                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  65451494907                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data  65451494907                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  65451494907                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     35848949                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     35848949                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     18062418                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     18062418                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     53911367                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     53911367                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     53911367                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     53911367                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.035601                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.035601                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.023629                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.023629                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.031590                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.031590                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.031590                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.031590                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 39429.820946                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 39429.820946                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 35447.406124                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 35447.406124                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 38431.815125                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 38431.815125                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 38431.815125                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 38431.815125                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       474605                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              6371                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    74.494585                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks       964469                       # number of writebacks
system.cpu.dcache.writebacks::total            964469                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data       596068                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       596068                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data            3                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            3                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data       596071                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       596071                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data       596071                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       596071                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data       680196                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       680196                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data       426788                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       426788                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data      1106984                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1106984                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data      1106984                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1106984                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data  18451223000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  18451223000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data  14701757408                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  14701757408                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data  33152980408                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  33152980408                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data  33152980408                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  33152980408                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.018974                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.018974                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.023629                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.023629                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.020533                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.020533                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.020533                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.020533                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 27126.332704                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 27126.332704                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 34447.447932                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 34447.447932                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 29948.924653                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 29948.924653                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 29948.924653                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 29948.924653                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 197259226500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 197259226500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 197259226500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements              6874                       # number of replacements
system.cpu.icache.tags.tagsinuse           504.856477                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            75171590                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              6874                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          10935.640093                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   504.856477                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.986048                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.986048                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          101                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          121                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          124                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          156                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         172066548                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        172066548                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 197259226500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst     86021213                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        86021213                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      86021213                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         86021213                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     86021213                       # number of overall hits
system.cpu.icache.overall_hits::total        86021213                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst         8367                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          8367                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst         8367                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           8367                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst         8367                       # number of overall misses
system.cpu.icache.overall_misses::total          8367                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    391341998                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    391341998                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    391341998                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    391341998                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    391341998                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    391341998                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     86029580                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     86029580                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     86029580                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     86029580                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     86029580                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     86029580                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000097                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000097                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000097                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000097                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000097                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000097                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 46772.080555                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 46772.080555                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 46772.080555                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 46772.080555                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 46772.080555                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 46772.080555                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1641                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets          644                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                39                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    42.076923                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          644                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks         6874                       # number of writebacks
system.cpu.icache.writebacks::total              6874                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::cpu.inst          977                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          977                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst          977                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          977                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst          977                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          977                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst         7390                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         7390                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst         7390                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         7390                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst         7390                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         7390                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    319995498                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    319995498                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    319995498                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    319995498                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    319995498                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    319995498                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000086                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000086                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000086                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000086                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000086                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000086                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 43301.149932                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 43301.149932                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 43301.149932                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 43301.149932                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 43301.149932                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 43301.149932                       # average overall mshr miss latency
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 197259226500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 197259226500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 197259226500                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                    200924                       # number of replacements
system.l2.tags.tagsinuse                 23319.727354                       # Cycle average of tags in use
system.l2.tags.total_refs                     1727361                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    200924                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      8.597086                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks       49.962376                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst        897.276222                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data      22372.488755                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.001525                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.027383                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.682754                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.711662                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          139                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           41                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            8                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        32409                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          171                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  18051308                       # Number of tag accesses
system.l2.tags.data_accesses                 18051308                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 197259226500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks       964469                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           964469                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks         6874                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             6874                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::cpu.data                 3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    3                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::cpu.data             319432                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                319432                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst            4855                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               4855                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data         557463                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            557463                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                  4855                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                876895                       # number of demand (read+write) hits
system.l2.demand_hits::total                   881750                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                 4855                       # number of overall hits
system.l2.overall_hits::cpu.data               876895                       # number of overall hits
system.l2.overall_hits::total                  881750                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data           107354                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              107354                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst          2532                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2532                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data       122732                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          122732                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                2532                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data              230086                       # number of demand (read+write) misses
system.l2.demand_misses::total                 232618                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst               2532                       # number of overall misses
system.l2.overall_misses::cpu.data             230086                       # number of overall misses
system.l2.overall_misses::total                232618                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data  10662412500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   10662412500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst    257723500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    257723500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data  11535694500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  11535694500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst     257723500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data   22198107000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      22455830500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst    257723500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data  22198107000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     22455830500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks       964469                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       964469                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks         6874                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         6874                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu.data             3                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                3                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data         426786                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            426786                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst         7387                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           7387                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data       680195                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        680195                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst              7387                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data           1106981                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1114368                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst             7387                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data          1106981                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1114368                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.251541                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.251541                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.342764                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.342764                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.180436                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.180436                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.342764                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.207850                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.208744                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.342764                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.207850                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.208744                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 99320.123144                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 99320.123144                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 101786.532385                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 101786.532385                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 93990.927387                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 93990.927387                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 101786.532385                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 96477.434524                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 96535.222984                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 101786.532385                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 96477.434524                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 96535.222984                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks               125531                       # number of writebacks
system.l2.writebacks::total                    125531                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks            1                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             1                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data       107354                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         107354                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst         2532                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2532                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data       122732                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       122732                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst           2532                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data         230086                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            232618                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst          2532                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data        230086                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           232618                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data   9588872500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   9588872500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst    232423500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    232423500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data  10308374500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  10308374500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst    232423500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data  19897247000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  20129670500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst    232423500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data  19897247000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  20129670500                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.251541                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.251541                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.342764                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.342764                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.180436                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.180436                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.342764                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.207850                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.208744                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.342764                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.207850                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.208744                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 89320.123144                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 89320.123144                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 91794.431280                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 91794.431280                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 83990.927387                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 83990.927387                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 91794.431280                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 86477.434524                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 86535.308961                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 91794.431280                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 86477.434524                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 86535.308961                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests        432302                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests       199685                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 197259226500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             125262                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       125531                       # Transaction distribution
system.membus.trans_dist::CleanEvict            74154                       # Transaction distribution
system.membus.trans_dist::ReadExReq            107354                       # Transaction distribution
system.membus.trans_dist::ReadExResp           107354                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        125263                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       664918                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       664918                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 664918                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     22921408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     22921408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                22921408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            232617                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  232617    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              232617                       # Request fanout histogram
system.membus.reqLayer2.occupancy           987593500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1243790750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.6                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests      2227205                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests      1112832                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests           10                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops           1241                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops         1241                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 197259226500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            687583                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1090000                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         6874                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          216881                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               3                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              3                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           426786                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          426786                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          7390                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       680195                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        21649                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      3319925                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               3341574                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       912576                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    132572800                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              133485376                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          200927                       # Total snoops (count)
system.tol2bus.snoopTraffic                   8034176                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1315298                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000952                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.030838                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1314046     99.90%     99.90% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1252      0.10%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1315298                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         2084945500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          11082000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1660473998                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.8                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
