#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Thu May 28 15:58:17 2020
# Process ID: 16952
# Log file: C:/Users/ziads/Desktop/Junior2/LogicDesign2/Final Assemnet/CNNTeam3/project_1.runs/synth_1/tanh.vds
# Journal file: C:/Users/ziads/Desktop/Junior2/LogicDesign2/Final Assemnet/CNNTeam3/project_1.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source tanh.tcl -notrace
Command: synth_design -top tanh -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 267.660 ; gain = 49.238
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'tanh' [C:/Users/ziads/Desktop/Junior2/LogicDesign2/Final Assemnet/CNNTeam3/project_1.srcs/sources_1/new/tanh.v:1]
	Parameter mantissaWidth bound to: 23 - type: integer 
	Parameter dataWidth bound to: 32 - type: integer 
	Parameter exponentWidth bound to: 8 - type: integer 
INFO: [Synth 8-638] synthesizing module 'Fp_Mul' [C:/Users/ziads/Desktop/Junior2/LogicDesign2/Final Assemnet/CNNTeam3/project_1.srcs/sources_1/new/MUL.v:3]
	Parameter mantissaWidth bound to: 23 - type: integer 
	Parameter dataWidth bound to: 32 - type: integer 
	Parameter exponentWidth bound to: 8 - type: integer 
	Parameter biasing bound to: 127 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Fp_Mul' (1#1) [C:/Users/ziads/Desktop/Junior2/LogicDesign2/Final Assemnet/CNNTeam3/project_1.srcs/sources_1/new/MUL.v:3]
INFO: [Synth 8-638] synthesizing module 'Fp_Add' [C:/Users/ziads/Desktop/Junior2/LogicDesign2/Final Assemnet/CNNTeam3/project_1.srcs/sources_1/new/ADD.v:4]
	Parameter mantissaWidth bound to: 23 - type: integer 
	Parameter dataWidth bound to: 32 - type: integer 
	Parameter exponentWidth bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Fp_Add' (2#1) [C:/Users/ziads/Desktop/Junior2/LogicDesign2/Final Assemnet/CNNTeam3/project_1.srcs/sources_1/new/ADD.v:4]
INFO: [Synth 8-256] done synthesizing module 'tanh' (3#1) [C:/Users/ziads/Desktop/Junior2/LogicDesign2/Final Assemnet/CNNTeam3/project_1.srcs/sources_1/new/tanh.v:1]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 301.836 ; gain = 83.414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 301.836 ; gain = 83.414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 301.836 ; gain = 83.414
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/ziads/Desktop/Junior2/LogicDesign2/Final Assemnet/CNNTeam3/project_1.srcs/sources_1/new/ADD.v:77]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/ziads/Desktop/Junior2/LogicDesign2/Final Assemnet/CNNTeam3/project_1.srcs/sources_1/new/ADD.v:85]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [C:/Users/ziads/Desktop/Junior2/LogicDesign2/Final Assemnet/CNNTeam3/project_1.srcs/sources_1/new/ADD.v:42]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/ziads/Desktop/Junior2/LogicDesign2/Final Assemnet/CNNTeam3/project_1.srcs/sources_1/new/ADD.v:77]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/ziads/Desktop/Junior2/LogicDesign2/Final Assemnet/CNNTeam3/project_1.srcs/sources_1/new/ADD.v:85]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/ziads/Desktop/Junior2/LogicDesign2/Final Assemnet/CNNTeam3/project_1.srcs/sources_1/new/ADD.v:77]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/ziads/Desktop/Junior2/LogicDesign2/Final Assemnet/CNNTeam3/project_1.srcs/sources_1/new/ADD.v:85]
INFO: [Synth 8-802] inferred FSM for state register 'i_reg' in module 'tanh'
INFO: [Synth 8-5545] ROM "mul1" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                     Old Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0000 | 00000000000000000000000000000000
                 iSTATE0 |                             0001 | 00000000000000000000000000000001
                 iSTATE1 |                             0010 | 00000000000000000000000000000010
                 iSTATE2 |                             0011 | 00000000000000000000000000000011
                 iSTATE3 |                             0100 | 00000000000000000000000000000100
                 iSTATE4 |                             0101 | 00000000000000000000000000000101
                 iSTATE5 |                             0110 | 00000000000000000000000000000110
                 iSTATE7 |                             0111 | 00000000000000000000000000000111
*
                 iSTATE6 |                             1000 | 00000000000000000000000000001000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'i_reg' using encoding 'sequential' in module 'tanh'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 326.992 ; gain = 108.570
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 3     
	   2 Input     24 Bit       Adders := 2     
	   2 Input     23 Bit       Adders := 1     
	   4 Input      8 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 3     
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 4     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   6 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 3     
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 2     
	   2 Input     23 Bit        Muxes := 5     
	   2 Input      8 Bit        Muxes := 2     
	   8 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   9 Input      1 Bit        Muxes := 3     
	   7 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module tanh 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
+---Muxes : 
	   6 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 3     
	   5 Input     32 Bit        Muxes := 1     
	   8 Input      4 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 3     
	   7 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
Module Fp_Mul 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
Module Fp_Add 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 3     
	   2 Input     24 Bit       Adders := 2     
	   2 Input     23 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 3     
	   2 Input      8 Bit       Adders := 1     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 2     
	   2 Input     23 Bit        Muxes := 5     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 458.961 ; gain = 240.539
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/ziads/Desktop/Junior2/LogicDesign2/Final Assemnet/CNNTeam3/project_1.srcs/sources_1/new/ADD.v:77]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/ziads/Desktop/Junior2/LogicDesign2/Final Assemnet/CNNTeam3/project_1.srcs/sources_1/new/ADD.v:85]
DSP Report: Generating DSP multiplier/expReg1, operation Mode is: A*B2.
DSP Report: register B is absorbed into DSP multiplier/expReg1.
DSP Report: operator multiplier/expReg1 is absorbed into DSP multiplier/expReg1.
DSP Report: operator multiplier/expReg1 is absorbed into DSP multiplier/expReg1.
DSP Report: Generating DSP multiplier/expReg1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator multiplier/expReg1 is absorbed into DSP multiplier/expReg1.
DSP Report: operator multiplier/expReg1 is absorbed into DSP multiplier/expReg1.
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 460.215 ; gain = 241.793
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 460.215 ; gain = 241.793

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP:
+------------+----------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping    | Neg Edge Clk | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+----------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|tanh        | A*B2           | No           | 25     | 18     | 48     | 25     | 48     | 0    | 1    | 1    | 1    | 1     | 0    | 0    | 
|Fp_Mul      | (PCIN>>17)+A*B | No           | 25     | 8      | 31     | 25     | 31     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
+------------+----------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
No constraint files found.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\x5_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\x3_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add2_reg[0] )
WARNING: [Synth 8-3332] Sequential element (\x3_reg[0] ) is unused and will be removed from module tanh.
WARNING: [Synth 8-3332] Sequential element (\x5_reg[0] ) is unused and will be removed from module tanh.
WARNING: [Synth 8-3332] Sequential element (\mul1_reg[16] ) is unused and will be removed from module tanh.
WARNING: [Synth 8-3332] Sequential element (\mul1_reg[15] ) is unused and will be removed from module tanh.
WARNING: [Synth 8-3332] Sequential element (\mul1_reg[14] ) is unused and will be removed from module tanh.
WARNING: [Synth 8-3332] Sequential element (\mul1_reg[13] ) is unused and will be removed from module tanh.
WARNING: [Synth 8-3332] Sequential element (\mul1_reg[12] ) is unused and will be removed from module tanh.
WARNING: [Synth 8-3332] Sequential element (\mul1_reg[11] ) is unused and will be removed from module tanh.
WARNING: [Synth 8-3332] Sequential element (\mul1_reg[10] ) is unused and will be removed from module tanh.
WARNING: [Synth 8-3332] Sequential element (\mul1_reg[9] ) is unused and will be removed from module tanh.
WARNING: [Synth 8-3332] Sequential element (\mul1_reg[8] ) is unused and will be removed from module tanh.
WARNING: [Synth 8-3332] Sequential element (\mul1_reg[7] ) is unused and will be removed from module tanh.
WARNING: [Synth 8-3332] Sequential element (\mul1_reg[6] ) is unused and will be removed from module tanh.
WARNING: [Synth 8-3332] Sequential element (\mul1_reg[5] ) is unused and will be removed from module tanh.
WARNING: [Synth 8-3332] Sequential element (\mul1_reg[4] ) is unused and will be removed from module tanh.
WARNING: [Synth 8-3332] Sequential element (\mul1_reg[3] ) is unused and will be removed from module tanh.
WARNING: [Synth 8-3332] Sequential element (\mul1_reg[2] ) is unused and will be removed from module tanh.
WARNING: [Synth 8-3332] Sequential element (\mul1_reg[1] ) is unused and will be removed from module tanh.
WARNING: [Synth 8-3332] Sequential element (\mul1_reg[0] ) is unused and will be removed from module tanh.
WARNING: [Synth 8-3332] Sequential element (\add2_reg[0] ) is unused and will be removed from module tanh.
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 492.293 ; gain = 273.871
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 492.293 ; gain = 273.871

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 492.293 ; gain = 273.871
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 492.293 ; gain = 273.871
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 492.293 ; gain = 273.871
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 492.293 ; gain = 273.871
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 492.293 ; gain = 273.871
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 492.293 ; gain = 273.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 492.293 ; gain = 273.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 492.293 ; gain = 273.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     1|
|2     |CARRY4  |    52|
|3     |DSP48E1 |     2|
|4     |LUT1    |    49|
|5     |LUT2    |   104|
|6     |LUT3    |    67|
|7     |LUT4    |    99|
|8     |LUT5    |    32|
|9     |LUT6    |   230|
|10    |FDRE    |   190|
|11    |FDSE    |    18|
|12    |IBUF    |    33|
|13    |OBUF    |    32|
+------+--------+------+

Report Instance Areas: 
+------+-------------+-------+------+
|      |Instance     |Module |Cells |
+------+-------------+-------+------+
|1     |top          |       |   909|
|2     |  adder      |Fp_Add |   475|
|3     |  multiplier |Fp_Mul |    50|
+------+-------------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 492.293 ; gain = 273.871
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 20 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 492.293 ; gain = 245.832
Synthesis Optimization Complete : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 492.293 ; gain = 273.871
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 87 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 94 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
30 Infos, 20 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 547.848 ; gain = 320.039
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.038 . Memory (MB): peak = 547.848 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu May 28 15:58:35 2020...
