$date
	Fri Jan 19 10:43:09 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module dff_tb $end
$var wire 1 ! q_bar $end
$var wire 1 " q $end
$var reg 1 # clk $end
$var reg 1 $ d $end
$var reg 1 % rst $end
$scope module DUT $end
$var wire 1 # clk $end
$var wire 1 $ d $end
$var wire 1 % rst $end
$var reg 1 " q $end
$var reg 1 ! q_bar $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
x%
0$
0#
x"
x!
$end
#5000
0"
1#
#6000
1!
#10000
0#
1$
1%
#15000
1#
#20000
0#
0$
#25000
1#
#30000
1"
0#
1$
0%
#31000
0!
#35000
1#
#40000
0#
0$
#45000
0"
1#
#46000
1!
#50000
0#
1$
#55000
1"
1#
#56000
0!
#60000
0#
0$
#65000
0"
1#
#66000
1!
#70000
0#
1$
#75000
1"
1#
#76000
0!
#80000
0#
#85000
1#
#90000
0#
#95000
1#
#100000
0#
