INFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
Resolving generics for 'FORMAT_FIFO'...
WARNING:sim - A core named 'FORMAT_FIFO' already exists in the project. Output
   products for this core may be overwritten.
Applying external generics to 'FORMAT_FIFO'...
Delivering associated files for 'FORMAT_FIFO'...
Delivering EJava files for 'FORMAT_FIFO'...
Generating implementation netlist for 'FORMAT_FIFO'...
INFO:sim - Pre-processing HDL files for 'FORMAT_FIFO'...
WARNING:sim - BlackBox generator run option '-ifmt' found multiple times. Only
   the first occurence is considered.
Running synthesis for 'FORMAT_FIFO'
Running ngcbuild...
Writing VEO instantiation template for 'FORMAT_FIFO'...
Writing Verilog behavioral simulation model for 'FORMAT_FIFO'...
WARNING:sim - Overwriting existing file
   C:/Users/CTA_PC/Desktop/20171023_hdl_dv5_1_0D_00/CoreGen/tmp/_cg/FORMAT_FIFO/
   doc/fifo_generator_v9_3_vinfo.html with file from view xilinx_documentation
Delivered 3 files into directory
C:/Users/CTA_PC/Desktop/20171023_hdl_dv5_1_0D_00/CoreGen/tmp/_cg/FORMAT_FIFO
Delivered 1 file into directory
C:/Users/CTA_PC/Desktop/20171023_hdl_dv5_1_0D_00/CoreGen/tmp/_cg/FORMAT_FIFO
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating SYM schematic symbol for 'FORMAT_FIFO'...
Generating metadata file...
Regenerating ISE project file for 'FORMAT_FIFO'...
Generating ISE project...
XCO file found: FORMAT_FIFO.xco
XMDF file found: FORMAT_FIFO_xmdf.tcl
Adding
C:/Users/CTA_PC/Desktop/20171023_hdl_dv5_1_0D_00/CoreGen/tmp/_cg/FORMAT_FIFO.asy
-view all -origin_type imported
Adding
C:/Users/CTA_PC/Desktop/20171023_hdl_dv5_1_0D_00/CoreGen/tmp/_cg/FORMAT_FIFO.ngc
-view all -origin_type created
Checking file
"C:/Users/CTA_PC/Desktop/20171023_hdl_dv5_1_0D_00/CoreGen/tmp/_cg/FORMAT_FIFO.ng
c" for project device match ...
File
"C:/Users/CTA_PC/Desktop/20171023_hdl_dv5_1_0D_00/CoreGen/tmp/_cg/FORMAT_FIFO.ng
c" device information matches project device.
Adding
C:/Users/CTA_PC/Desktop/20171023_hdl_dv5_1_0D_00/CoreGen/tmp/_cg/FORMAT_FIFO.sym
-view all -origin_type imported
Adding
C:/Users/CTA_PC/Desktop/20171023_hdl_dv5_1_0D_00/CoreGen/tmp/_cg/FORMAT_FIFO.v
-view all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "C:/Users/CTA_PC/Desktop/20171023_hdl_dv5_1_0D_00/CoreGen/tmp/_cg/FORMAT_FIFO
   .v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
C:/Users/CTA_PC/Desktop/20171023_hdl_dv5_1_0D_00/CoreGen/tmp/_cg/FORMAT_FIFO.veo
-view all -origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/FORMAT_FIFO"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'FORMAT_FIFO'.
