

================================================================
== Vitis HLS Report for 'histogram_Pipeline_VITIS_LOOP_30_2'
================================================================
* Date:           Sun Mar 27 23:44:12 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        hls_Histogram
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     2052|     2052|  20.520 us|  20.520 us|  2052|  2052|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_30_2  |     2050|     2050|         5|          2|          1|  1024|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    130|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    104|    -|
|Register         |        -|    -|     187|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     187|    234|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln30_fu_120_p2                |         +|   0|  0|  12|          11|           1|
    |add_ln33_fu_165_p2                |         +|   0|  0|  39|          32|           1|
    |ap_block_pp0_stage1_11001         |       and|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage1_iter0  |       and|   0|  0|   2|           1|           1|
    |addr_cmp_fu_144_p2                |      icmp|   0|  0|  29|          64|          64|
    |icmp_ln30_fu_114_p2               |      icmp|   0|  0|  12|          11|          12|
    |reuse_select_fu_158_p3            |    select|   0|  0|  32|           1|          32|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 130|         122|         114|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                         |  14|          3|    1|          3|
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2           |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i                |   9|          2|   11|         22|
    |gmem_blk_n_R                      |   9|          2|    1|          2|
    |i_1_fu_60                         |   9|          2|   11|         22|
    |reuse_addr_reg_fu_52              |   9|          2|   64|        128|
    |reuse_reg_fu_56                   |   9|          2|   32|         64|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             | 104|         23|  125|        251|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add_ln33_reg_221                  |  32|   0|   32|          0|
    |addr_cmp_reg_216                  |   1|   0|    1|          0|
    |ap_CS_fsm                         |   2|   0|    2|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |i_1_fu_60                         |  11|   0|   11|          0|
    |icmp_ln30_reg_201                 |   1|   0|    1|          0|
    |local_hist_addr_reg_210           |   7|   0|    7|          0|
    |reuse_addr_reg_fu_52              |  64|   0|   64|          0|
    |reuse_reg_fu_56                   |  32|   0|   32|          0|
    |val_reg_205                       |  32|   0|   32|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 187|   0|  187|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+------------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |            Source Object           |    C Type    |
+---------------------+-----+-----+------------+------------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  histogram_Pipeline_VITIS_LOOP_30_2|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  histogram_Pipeline_VITIS_LOOP_30_2|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  histogram_Pipeline_VITIS_LOOP_30_2|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  histogram_Pipeline_VITIS_LOOP_30_2|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  histogram_Pipeline_VITIS_LOOP_30_2|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  histogram_Pipeline_VITIS_LOOP_30_2|  return value|
|m_axi_gmem_AWVALID   |  out|    1|       m_axi|                                gmem|       pointer|
|m_axi_gmem_AWREADY   |   in|    1|       m_axi|                                gmem|       pointer|
|m_axi_gmem_AWADDR    |  out|   64|       m_axi|                                gmem|       pointer|
|m_axi_gmem_AWID      |  out|    1|       m_axi|                                gmem|       pointer|
|m_axi_gmem_AWLEN     |  out|   32|       m_axi|                                gmem|       pointer|
|m_axi_gmem_AWSIZE    |  out|    3|       m_axi|                                gmem|       pointer|
|m_axi_gmem_AWBURST   |  out|    2|       m_axi|                                gmem|       pointer|
|m_axi_gmem_AWLOCK    |  out|    2|       m_axi|                                gmem|       pointer|
|m_axi_gmem_AWCACHE   |  out|    4|       m_axi|                                gmem|       pointer|
|m_axi_gmem_AWPROT    |  out|    3|       m_axi|                                gmem|       pointer|
|m_axi_gmem_AWQOS     |  out|    4|       m_axi|                                gmem|       pointer|
|m_axi_gmem_AWREGION  |  out|    4|       m_axi|                                gmem|       pointer|
|m_axi_gmem_AWUSER    |  out|    1|       m_axi|                                gmem|       pointer|
|m_axi_gmem_WVALID    |  out|    1|       m_axi|                                gmem|       pointer|
|m_axi_gmem_WREADY    |   in|    1|       m_axi|                                gmem|       pointer|
|m_axi_gmem_WDATA     |  out|   32|       m_axi|                                gmem|       pointer|
|m_axi_gmem_WSTRB     |  out|    4|       m_axi|                                gmem|       pointer|
|m_axi_gmem_WLAST     |  out|    1|       m_axi|                                gmem|       pointer|
|m_axi_gmem_WID       |  out|    1|       m_axi|                                gmem|       pointer|
|m_axi_gmem_WUSER     |  out|    1|       m_axi|                                gmem|       pointer|
|m_axi_gmem_ARVALID   |  out|    1|       m_axi|                                gmem|       pointer|
|m_axi_gmem_ARREADY   |   in|    1|       m_axi|                                gmem|       pointer|
|m_axi_gmem_ARADDR    |  out|   64|       m_axi|                                gmem|       pointer|
|m_axi_gmem_ARID      |  out|    1|       m_axi|                                gmem|       pointer|
|m_axi_gmem_ARLEN     |  out|   32|       m_axi|                                gmem|       pointer|
|m_axi_gmem_ARSIZE    |  out|    3|       m_axi|                                gmem|       pointer|
|m_axi_gmem_ARBURST   |  out|    2|       m_axi|                                gmem|       pointer|
|m_axi_gmem_ARLOCK    |  out|    2|       m_axi|                                gmem|       pointer|
|m_axi_gmem_ARCACHE   |  out|    4|       m_axi|                                gmem|       pointer|
|m_axi_gmem_ARPROT    |  out|    3|       m_axi|                                gmem|       pointer|
|m_axi_gmem_ARQOS     |  out|    4|       m_axi|                                gmem|       pointer|
|m_axi_gmem_ARREGION  |  out|    4|       m_axi|                                gmem|       pointer|
|m_axi_gmem_ARUSER    |  out|    1|       m_axi|                                gmem|       pointer|
|m_axi_gmem_RVALID    |   in|    1|       m_axi|                                gmem|       pointer|
|m_axi_gmem_RREADY    |  out|    1|       m_axi|                                gmem|       pointer|
|m_axi_gmem_RDATA     |   in|   32|       m_axi|                                gmem|       pointer|
|m_axi_gmem_RLAST     |   in|    1|       m_axi|                                gmem|       pointer|
|m_axi_gmem_RID       |   in|    1|       m_axi|                                gmem|       pointer|
|m_axi_gmem_RFIFONUM  |   in|    9|       m_axi|                                gmem|       pointer|
|m_axi_gmem_RUSER     |   in|    1|       m_axi|                                gmem|       pointer|
|m_axi_gmem_RRESP     |   in|    2|       m_axi|                                gmem|       pointer|
|m_axi_gmem_BVALID    |   in|    1|       m_axi|                                gmem|       pointer|
|m_axi_gmem_BREADY    |  out|    1|       m_axi|                                gmem|       pointer|
|m_axi_gmem_BRESP     |   in|    2|       m_axi|                                gmem|       pointer|
|m_axi_gmem_BID       |   in|    1|       m_axi|                                gmem|       pointer|
|m_axi_gmem_BUSER     |   in|    1|       m_axi|                                gmem|       pointer|
|sext_ln30            |   in|   62|     ap_none|                           sext_ln30|        scalar|
|local_hist_address0  |  out|    7|   ap_memory|                          local_hist|         array|
|local_hist_ce0       |  out|    1|   ap_memory|                          local_hist|         array|
|local_hist_we0       |  out|    1|   ap_memory|                          local_hist|         array|
|local_hist_d0        |  out|   32|   ap_memory|                          local_hist|         array|
|local_hist_address1  |  out|    7|   ap_memory|                          local_hist|         array|
|local_hist_ce1       |  out|    1|   ap_memory|                          local_hist|         array|
|local_hist_q1        |   in|   32|   ap_memory|                          local_hist|         array|
+---------------------+-----+-----+------------+------------------------------------+--------------+

