<!DOCTYPE html>
<html>
  <head>
    <meta charset="UTF-8" />
    <link rel="stylesheet" type="text/css" href="../../../../../code.css">
  </head>
  <body>
    third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_first_counter.v
    <table class="highlighttable"><tr><td class="linenos"><div class="linenodiv"><pre><a href="#l-1"> 1</a>
<a href="#l-2"> 2</a>
<a href="#l-3"> 3</a>
<a href="#l-4"> 4</a>
<a href="#l-5"> 5</a>
<a href="#l-6"> 6</a>
<a href="#l-7"> 7</a>
<a href="#l-8"> 8</a>
<a href="#l-9"> 9</a>
<a href="#l-10">10</a>
<a href="#l-11">11</a>
<a href="#l-12">12</a>
<a href="#l-13">13</a>
<a href="#l-14">14</a>
<a href="#l-15">15</a>
<a href="#l-16">16</a>
<a href="#l-17">17</a>
<a href="#l-18">18</a>
<a href="#l-19">19</a>
<a href="#l-20">20</a>
<a href="#l-21">21</a>
<a href="#l-22">22</a>
<a href="#l-23">23</a>
<a href="#l-24">24</a>
<a href="#l-25">25</a>
<a href="#l-26">26</a>
<a href="#l-27">27</a>
<a href="#l-28">28</a>
<a href="#l-29">29</a>
<a href="#l-30">30</a>
<a href="#l-31">31</a>
<a href="#l-32">32</a>
<a href="#l-33">33</a>
<a href="#l-34">34</a>
<a href="#l-35">35</a>
<a href="#l-36">36</a>
<a href="#l-37">37</a>
<a href="#l-38">38</a>
<a href="#l-39">39</a>
<a href="#l-40">40</a>
<a href="#l-41">41</a>
<a href="#l-42">42</a>
<a href="#l-43">43</a>
<a href="#l-44">44</a>
<a href="#l-45">45</a>
<a href="#l-46">46</a>
<a href="#l-47">47</a></pre></div></td><td class="code"><div class="highlight"><pre><span></span><a name="l-1"></a><span class="c1">//-----------------------------------------------------</span>
<a name="l-2"></a><span class="c1">// This is my second Verilog Design</span>
<a name="l-3"></a><span class="c1">// Design Name : first_counter</span>
<a name="l-4"></a><span class="c1">// File Name : first_counter.v</span>
<a name="l-5"></a><span class="c1">// Function : This is a 4 bit up-counter with</span>
<a name="l-6"></a><span class="c1">// Synchronous active high reset and</span>
<a name="l-7"></a><span class="c1">// with active high enable signal</span>
<a name="l-8"></a><span class="c1">//-----------------------------------------------------</span>
<a name="l-9"></a><span class="k">module</span> <span class="n">first_counter</span> <span class="p">(</span>
<a name="l-10"></a><span class="n">clock</span> <span class="p">,</span> <span class="c1">// Clock input of the design</span>
<a name="l-11"></a><span class="n">reset</span> <span class="p">,</span> <span class="c1">// active high, synchronous Reset input</span>
<a name="l-12"></a><span class="n">enable</span> <span class="p">,</span> <span class="c1">// Active high enable signal for counter</span>
<a name="l-13"></a><span class="n">counter_out</span> <span class="c1">// 4 bit vector output of the counter</span>
<a name="l-14"></a><span class="p">);</span> <span class="c1">// End of port list</span>
<a name="l-15"></a><span class="c1">//-------------Input Ports-----------------------------</span>
<a name="l-16"></a><span class="k">input</span> <span class="n">clock</span> <span class="p">;</span>
<a name="l-17"></a><span class="k">input</span> <span class="n">reset</span> <span class="p">;</span>
<a name="l-18"></a><span class="k">input</span> <span class="n">enable</span> <span class="p">;</span>
<a name="l-19"></a><span class="c1">//-------------Output Ports----------------------------</span>
<a name="l-20"></a><span class="k">output</span> <span class="p">[</span><span class="mi">3</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">counter_out</span> <span class="p">;</span>
<a name="l-21"></a><span class="c1">//-------------Input ports Data Type-------------------</span>
<a name="l-22"></a><span class="c1">// By rule all the input ports should be wires   </span>
<a name="l-23"></a><span class="kt">wire</span> <span class="n">clock</span> <span class="p">;</span>
<a name="l-24"></a><span class="kt">wire</span> <span class="n">reset</span> <span class="p">;</span>
<a name="l-25"></a><span class="kt">wire</span> <span class="n">enable</span> <span class="p">;</span>
<a name="l-26"></a><span class="c1">//-------------Output Ports Data Type------------------</span>
<a name="l-27"></a><span class="c1">// Output port can be a storage element (reg) or a wire</span>
<a name="l-28"></a><span class="kt">reg</span> <span class="p">[</span><span class="mi">3</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">counter_out</span> <span class="p">;</span>
<a name="l-29"></a>
<a name="l-30"></a><span class="c1">//------------Code Starts Here-------------------------</span>
<a name="l-31"></a><span class="c1">// Since this counter is a positive edge trigged one,</span>
<a name="l-32"></a><span class="c1">// We trigger the below block with respect to positive</span>
<a name="l-33"></a><span class="c1">// edge of the clock.</span>
<a name="l-34"></a><span class="k">always</span> <span class="p">@</span> <span class="p">(</span><span class="k">posedge</span> <span class="n">clock</span><span class="p">)</span>
<a name="l-35"></a><span class="k">begin</span> <span class="o">:</span> <span class="n">COUNTER</span> <span class="c1">// Block Name</span>
<a name="l-36"></a>  <span class="c1">// At every rising edge of clock we check if reset is active</span>
<a name="l-37"></a>  <span class="c1">// If active, we load the counter output with 4&#39;b0000</span>
<a name="l-38"></a>  <span class="k">if</span> <span class="p">(</span><span class="n">reset</span> <span class="o">==</span> <span class="mb">1&#39;b1</span><span class="p">)</span> <span class="k">begin</span>
<a name="l-39"></a>    <span class="n">counter_out</span> <span class="o">&lt;=</span> <span class="mb">4&#39;b0000</span><span class="p">;</span>
<a name="l-40"></a>  <span class="k">end</span>
<a name="l-41"></a>  <span class="c1">// If enable is active, then we increment the counter</span>
<a name="l-42"></a>  <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">enable</span> <span class="o">==</span> <span class="mb">1&#39;b1</span><span class="p">)</span> <span class="k">begin</span>
<a name="l-43"></a>    <span class="n">counter_out</span> <span class="o">&lt;=</span> <span class="n">counter_out</span> <span class="o">+</span> <span class="mi">1</span><span class="p">;</span>
<a name="l-44"></a>  <span class="k">end</span>
<a name="l-45"></a><span class="k">end</span> <span class="c1">// End of Block COUNTER</span>
<a name="l-46"></a>
<a name="l-47"></a><span class="k">endmodule</span> <span class="c1">// End of Module counter</span>
</pre></div>
</td></tr></table>
  </body>
</html>