<stg><name>toplevel</name>


<trans_list>

<trans id="132" from="1" to="2">
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="133" from="2" to="2">
<condition id="34">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="134" from="2" to="3">
<condition id="36">
<or_exp><and_exp><literal name="exitcond_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="135" from="3" to="4">
<condition id="38">
<or_exp><and_exp><literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="136" from="3" to="5">
<condition id="40">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="137" from="4" to="3">
<condition id="42">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="138" from="4" to="4">
<condition id="44">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="139" from="5" to="9">
<condition id="45">
<or_exp><and_exp><literal name="tmp_1_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="140" from="5" to="6">
<condition id="47">
<or_exp><and_exp><literal name="tmp_1_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="141" from="6" to="5">
<condition id="49">
<or_exp><and_exp><literal name="exitcond_i9" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="142" from="6" to="7">
<condition id="50">
<or_exp><and_exp><literal name="exitcond_i9" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="144" from="7" to="8">
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="145" from="8" to="6">
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="147" from="9" to="10">
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="148" from="10" to="11">
<condition id="59">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="149" from="11" to="10">
<condition id="61">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="150" from="11" to="12">
<condition id="62">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="152" from="12" to="13">
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="153" from="13" to="11">
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="10" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap(i32* %input_V_V), !map !7

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="11" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap(i32* %output_V_V), !map !11

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="12" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecTopModule([9 x i8]* @str) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="13" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="8">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecFifo(i32* %input_V_V, [8 x i8]* @p_str, i32 0, i32 0, i32 0, [1 x i8]* @p_str9) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="14" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="8">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecFifo(i32* %output_V_V, [8 x i8]* @p_str, i32 0, i32 0, i32 0, [1 x i8]* @p_str9) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="15" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8">
<![CDATA[
:5  call void (...)* @_ssdm_op_SpecIFCore(i32* %input_V_V, [1 x i8]* @p_str9, [11 x i8]* @p_str10, [1 x i8]* @p_str9, [1 x i8]* @p_str9, [1 x i8]* @p_str9, [1 x i8]* @p_str9)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="16" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8">
<![CDATA[
:6  call void (...)* @_ssdm_op_SpecIFCore(i32* %output_V_V, [1 x i8]* @p_str9, [11 x i8]* @p_str10, [1 x i8]* @p_str9, [1 x i8]* @p_str9, [1 x i8]* @p_str9, [1 x i8]* @p_str9)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="17" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="8">
<![CDATA[
:7  call void (...)* @_ssdm_op_SpecWire(i32 0, [13 x i8]* @p_str11, i32 0, i32 0, i32 0, [1 x i8]* @p_str9) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="18" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
:8  store i8 0, i8* @cp_V, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="19" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="21" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
:0  %op2_assign = phi i6 [ 0, %0 ], [ %t, %_ifconv ]

]]></node>
<StgValue><ssdm name="op2_assign"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="22" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:1  %exitcond_i = icmp eq i6 %op2_assign, -28

]]></node>
<StgValue><ssdm name="exitcond_i"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="23" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 36, i64 36, i64 36)

]]></node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="24" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:3  %t = add i6 %op2_assign, 1

]]></node>
<StgValue><ssdm name="t"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="25" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond_i, label %init.exit, label %_ifconv

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="27" bw="36" op_0_bw="6">
<![CDATA[
_ifconv:0  %tmp_i = zext i6 %op2_assign to i36

]]></node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="28" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
_ifconv:1  %r_V_2 = shl i36 1, %tmp_i

]]></node>
<StgValue><ssdm name="r_V_2"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="29" bw="36" op_0_bw="36">
<![CDATA[
_ifconv:2  %avail_V_load = load i36* @avail_V, align 8

]]></node>
<StgValue><ssdm name="avail_V_load"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="30" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
_ifconv:3  %tmp_9_i = or i36 %avail_V_load, %r_V_2

]]></node>
<StgValue><ssdm name="tmp_9_i"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="31" bw="0" op_0_bw="36" op_1_bw="36">
<![CDATA[
_ifconv:4  store i36 %tmp_9_i, i36* @avail_V, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="32" bw="0" op_0_bw="0">
<![CDATA[
_ifconv:5  br label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="34" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
init.exit:0  %tmp_V = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %input_V_V)

]]></node>
<StgValue><ssdm name="tmp_V"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="35" bw="8" op_0_bw="32">
<![CDATA[
init.exit:1  %tmp_3 = trunc i32 %tmp_V to i8

]]></node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="36" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
init.exit:2  store i8 %tmp_3, i8* @side_V, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="37" bw="0" op_0_bw="0">
<![CDATA[
init.exit:3  br label %.loopexit7

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="39" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="39" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
.loopexit7:0  %t_V = phi i8 [ 0, %init.exit ], [ %t_V_1, %.preheader219 ]

]]></node>
<StgValue><ssdm name="t_V"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="40" bw="8" op_0_bw="8">
<![CDATA[
.loopexit7:1  %side_V_load = load i8* @side_V, align 1

]]></node>
<StgValue><ssdm name="side_V_load"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="41" bw="16" op_0_bw="8">
<![CDATA[
.loopexit7:2  %lhs_V = zext i8 %side_V_load to i16

]]></node>
<StgValue><ssdm name="lhs_V"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="42" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.loopexit7:3  %r_V = mul i16 %lhs_V, %lhs_V

]]></node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="43" bw="16" op_0_bw="8">
<![CDATA[
.loopexit7:4  %tmp_cast = zext i8 %t_V to i16

]]></node>
<StgValue><ssdm name="tmp_cast"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="44" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.loopexit7:5  %tmp_2 = icmp ult i16 %tmp_cast, %r_V

]]></node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="45" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.loopexit7:6  %t_V_1 = add i8 %t_V, 1

]]></node>
<StgValue><ssdm name="t_V_1"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="46" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit7:7  br i1 %tmp_2, label %.preheader219, label %.preheader20

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="47" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="48" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader219:0  %t_V_2 = phi i3 [ %e_V, %2 ], [ 0, %.loopexit7 ]

]]></node>
<StgValue><ssdm name="t_V_2"/></StgValue>
</operation>

<operation id="48" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="49" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader219:1  %exitcond1 = icmp eq i3 %t_V_2, -4

]]></node>
<StgValue><ssdm name="exitcond1"/></StgValue>
</operation>

<operation id="49" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="50" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader219:2  %empty_13 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></node>
<StgValue><ssdm name="empty_13"/></StgValue>
</operation>

<operation id="50" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="51" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader219:3  %e_V = add i3 %t_V_2, 1

]]></node>
<StgValue><ssdm name="e_V"/></StgValue>
</operation>

<operation id="51" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="52" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader219:4  br i1 %exitcond1, label %.loopexit7, label %2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="52" st_id="4" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="54" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_V_1 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %input_V_V)

]]></node>
<StgValue><ssdm name="tmp_V_1"/></StgValue>
</operation>

<operation id="53" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="55" bw="4" op_0_bw="32">
<![CDATA[
:1  %tmp_8 = trunc i32 %tmp_V_1 to i4

]]></node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="54" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="56" bw="11" op_0_bw="3">
<![CDATA[
:2  %tmp_9_trn_cast = zext i3 %t_V_2 to i11

]]></node>
<StgValue><ssdm name="tmp_9_trn_cast"/></StgValue>
</operation>

<operation id="55" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="57" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
:3  %tmp = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %t_V, i2 0)

]]></node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="56" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="58" bw="11" op_0_bw="10">
<![CDATA[
:4  %tiles_V_addr5_cast = zext i10 %tmp to i11

]]></node>
<StgValue><ssdm name="tiles_V_addr5_cast"/></StgValue>
</operation>

<operation id="57" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="59" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:5  %tiles_V_addr6 = add i11 %tiles_V_addr5_cast, %tmp_9_trn_cast

]]></node>
<StgValue><ssdm name="tiles_V_addr6"/></StgValue>
</operation>

<operation id="58" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="60" bw="64" op_0_bw="11">
<![CDATA[
:6  %tmp_1 = zext i11 %tiles_V_addr6 to i64

]]></node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="59" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="61" bw="8" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %tiles_V_addr = getelementptr [144 x i4]* @tiles_V, i64 0, i64 %tmp_1

]]></node>
<StgValue><ssdm name="tiles_V_addr"/></StgValue>
</operation>

<operation id="60" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="62" bw="0" op_0_bw="4" op_1_bw="8">
<![CDATA[
:8  store i4 %tmp_8, i4* %tiles_V_addr, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="61" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="63" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %.preheader219

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="62" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="65" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader20:0  %op2_assign_1 = phi i32 [ 0, %.loopexit7 ], [ %t_1, %.preheader.i ]

]]></node>
<StgValue><ssdm name="op2_assign_1"/></StgValue>
</operation>

<operation id="63" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="66" bw="8" op_0_bw="8">
<![CDATA[
.preheader20:1  %side_V_load_2 = load i8* @side_V, align 1

]]></node>
<StgValue><ssdm name="side_V_load_2"/></StgValue>
</operation>

<operation id="64" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="67" bw="16" op_0_bw="8">
<![CDATA[
.preheader20:2  %lhs_V_1 = zext i8 %side_V_load_2 to i16

]]></node>
<StgValue><ssdm name="lhs_V_1"/></StgValue>
</operation>

<operation id="65" st_id="5" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="68" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader20:3  %r_V_3 = mul i16 %lhs_V_1, %lhs_V_1

]]></node>
<StgValue><ssdm name="r_V_3"/></StgValue>
</operation>

<operation id="66" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="69" bw="32" op_0_bw="16">
<![CDATA[
.preheader20:4  %tmp_i5_cast = zext i16 %r_V_3 to i32

]]></node>
<StgValue><ssdm name="tmp_i5_cast"/></StgValue>
</operation>

<operation id="67" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="70" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader20:5  %tmp_1_i = icmp ult i32 %op2_assign_1, %tmp_i5_cast

]]></node>
<StgValue><ssdm name="tmp_1_i"/></StgValue>
</operation>

<operation id="68" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="71" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader20:6  %t_1 = add nsw i32 %op2_assign_1, 1

]]></node>
<StgValue><ssdm name="t_1"/></StgValue>
</operation>

<operation id="69" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="72" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader20:7  br i1 %tmp_1_i, label %.preheader.preheader.i, label %mapcolours.exit

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="70" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="tmp_1_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="74" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader.i:0  %tmp_9 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %op2_assign_1, i32 31)

]]></node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="71" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="tmp_1_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="75" bw="36" op_0_bw="32">
<![CDATA[
.preheader.preheader.i:1  %tmp_3_i = zext i32 %op2_assign_1 to i36

]]></node>
<StgValue><ssdm name="tmp_3_i"/></StgValue>
</operation>

<operation id="72" st_id="5" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="tmp_1_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="76" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
.preheader.preheader.i:2  %tmp_4_i = shl i36 1, %tmp_3_i

]]></node>
<StgValue><ssdm name="tmp_4_i"/></StgValue>
</operation>

<operation id="73" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="tmp_1_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="77" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.i:3  %tmp_5_i6 = sub nsw i32 0, %op2_assign_1

]]></node>
<StgValue><ssdm name="tmp_5_i6"/></StgValue>
</operation>

<operation id="74" st_id="5" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="tmp_1_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="78" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.i:4  %tmp_7_i8 = lshr i32 1, %tmp_5_i6

]]></node>
<StgValue><ssdm name="tmp_7_i8"/></StgValue>
</operation>

<operation id="75" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="tmp_1_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="79" bw="36" op_0_bw="32">
<![CDATA[
.preheader.preheader.i:5  %tmp_7_i8_cast = zext i32 %tmp_7_i8 to i36

]]></node>
<StgValue><ssdm name="tmp_7_i8_cast"/></StgValue>
</operation>

<operation id="76" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="tmp_1_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="80" bw="36" op_0_bw="1" op_1_bw="36" op_2_bw="36">
<![CDATA[
.preheader.preheader.i:6  %r_V_4 = select i1 %tmp_9, i36 %tmp_7_i8_cast, i36 %tmp_4_i

]]></node>
<StgValue><ssdm name="r_V_4"/></StgValue>
</operation>

<operation id="77" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="tmp_1_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="81" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader.i:7  br label %.preheader.i

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="78" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="tmp_1_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="102" bw="0" op_0_bw="0">
<![CDATA[
mapcolours.exit:0  call fastcc void @solve()

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="79" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="83" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader.i:0  %e_i = phi i3 [ %e, %_ZlsILi36ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.i12 ], [ 0, %.preheader.preheader.i ]

]]></node>
<StgValue><ssdm name="e_i"/></StgValue>
</operation>

<operation id="80" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="84" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.i:1  %exitcond_i9 = icmp eq i3 %e_i, -4

]]></node>
<StgValue><ssdm name="exitcond_i9"/></StgValue>
</operation>

<operation id="81" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="85" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader.i:2  %empty_14 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></node>
<StgValue><ssdm name="empty_14"/></StgValue>
</operation>

<operation id="82" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="86" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.i:3  %e = add i3 %e_i, 1

]]></node>
<StgValue><ssdm name="e"/></StgValue>
</operation>

<operation id="83" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="87" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.i:4  br i1 %exitcond_i9, label %.preheader20, label %_ZlsILi36ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.i12

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="84" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond_i9" val="0"/>
</and_exp></or_exp>
</condition>

<node id="89" bw="32" op_0_bw="3">
<![CDATA[
_ZlsILi36ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.i12:0  %tmp_8_i1_trn = zext i3 %e_i to i32

]]></node>
<StgValue><ssdm name="tmp_8_i1_trn"/></StgValue>
</operation>

<operation id="85" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond_i9" val="0"/>
</and_exp></or_exp>
</condition>

<node id="90" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZlsILi36ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.i12:1  %tmp_10 = shl i32 %op2_assign_1, 2

]]></node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="86" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond_i9" val="0"/>
</and_exp></or_exp>
</condition>

<node id="91" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZlsILi36ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.i12:2  %tiles_V_addr4 = add i32 %tmp_10, %tmp_8_i1_trn

]]></node>
<StgValue><ssdm name="tiles_V_addr4"/></StgValue>
</operation>

<operation id="87" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond_i9" val="0"/>
</and_exp></or_exp>
</condition>

<node id="92" bw="64" op_0_bw="32">
<![CDATA[
_ZlsILi36ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.i12:3  %tmp_4 = sext i32 %tiles_V_addr4 to i64

]]></node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="88" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond_i9" val="0"/>
</and_exp></or_exp>
</condition>

<node id="93" bw="8" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZlsILi36ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.i12:4  %tiles_V_addr_1 = getelementptr [144 x i4]* @tiles_V, i64 0, i64 %tmp_4

]]></node>
<StgValue><ssdm name="tiles_V_addr_1"/></StgValue>
</operation>

<operation id="89" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond_i9" val="0"/>
</and_exp></or_exp>
</condition>

<node id="94" bw="4" op_0_bw="8">
<![CDATA[
_ZlsILi36ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.i12:5  %tiles_V_load = load i4* %tiles_V_addr_1, align 1

]]></node>
<StgValue><ssdm name="tiles_V_load"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="90" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="94" bw="4" op_0_bw="8">
<![CDATA[
_ZlsILi36ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.i12:5  %tiles_V_load = load i4* %tiles_V_addr_1, align 1

]]></node>
<StgValue><ssdm name="tiles_V_load"/></StgValue>
</operation>

<operation id="91" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="95" bw="64" op_0_bw="4">
<![CDATA[
_ZlsILi36ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.i12:6  %tmp_9_i1 = zext i4 %tiles_V_load to i64

]]></node>
<StgValue><ssdm name="tmp_9_i1"/></StgValue>
</operation>

<operation id="92" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="96" bw="4" op_0_bw="36" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZlsILi36ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.i12:7  %colours_V_addr = getelementptr [10 x i36]* @colours_V, i64 0, i64 %tmp_9_i1

]]></node>
<StgValue><ssdm name="colours_V_addr"/></StgValue>
</operation>

<operation id="93" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="97" bw="36" op_0_bw="4">
<![CDATA[
_ZlsILi36ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.i12:8  %colours_V_load = load i36* %colours_V_addr, align 8

]]></node>
<StgValue><ssdm name="colours_V_load"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="94" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="97" bw="36" op_0_bw="4">
<![CDATA[
_ZlsILi36ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.i12:8  %colours_V_load = load i36* %colours_V_addr, align 8

]]></node>
<StgValue><ssdm name="colours_V_load"/></StgValue>
</operation>

<operation id="95" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="98" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
_ZlsILi36ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.i12:9  %tmp_10_i = or i36 %colours_V_load, %r_V_4

]]></node>
<StgValue><ssdm name="tmp_10_i"/></StgValue>
</operation>

<operation id="96" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="99" bw="0" op_0_bw="36" op_1_bw="4">
<![CDATA[
_ZlsILi36ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.i12:10  store i36 %tmp_10_i, i36* %colours_V_addr, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="97" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="100" bw="0" op_0_bw="0">
<![CDATA[
_ZlsILi36ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.i12:11  br label %.preheader.i

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="98" st_id="9" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="102" bw="0" op_0_bw="0">
<![CDATA[
mapcolours.exit:0  call fastcc void @solve()

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="99" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="103" bw="0" op_0_bw="0">
<![CDATA[
mapcolours.exit:1  br label %.loopexit

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="100" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="105" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
.loopexit:0  %t_V_3 = phi i8 [ 0, %mapcolours.exit ], [ %p_V, %.preheader ]

]]></node>
<StgValue><ssdm name="t_V_3"/></StgValue>
</operation>

<operation id="101" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="106" bw="8" op_0_bw="8">
<![CDATA[
.loopexit:1  %side_V_load_1 = load i8* @side_V, align 1

]]></node>
<StgValue><ssdm name="side_V_load_1"/></StgValue>
</operation>

<operation id="102" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="107" bw="16" op_0_bw="8">
<![CDATA[
.loopexit:2  %lhs_V_2 = zext i8 %side_V_load_1 to i16

]]></node>
<StgValue><ssdm name="lhs_V_2"/></StgValue>
</operation>

<operation id="103" st_id="10" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="108" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.loopexit:3  %r_V_1 = mul i16 %lhs_V_2, %lhs_V_2

]]></node>
<StgValue><ssdm name="r_V_1"/></StgValue>
</operation>

<operation id="104" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="109" bw="16" op_0_bw="8">
<![CDATA[
.loopexit:4  %tmp_5_cast = zext i8 %t_V_3 to i16

]]></node>
<StgValue><ssdm name="tmp_5_cast"/></StgValue>
</operation>

<operation id="105" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="110" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.loopexit:5  %tmp_7 = icmp ult i16 %tmp_5_cast, %r_V_1

]]></node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="106" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="111" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.loopexit:6  %p_V = add i8 %t_V_3, 1

]]></node>
<StgValue><ssdm name="p_V"/></StgValue>
</operation>

<operation id="107" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="112" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit:7  br i1 %tmp_7, label %.preheader.preheader, label %4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="108" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="114" bw="64" op_0_bw="8">
<![CDATA[
.preheader.preheader:0  %tmp_i1 = zext i8 %t_V_3 to i64

]]></node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>

<operation id="109" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="115" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:1  %pp_tile_V_addr = getelementptr [36 x i8]* @pp_tile_V, i64 0, i64 %tmp_i1

]]></node>
<StgValue><ssdm name="pp_tile_V_addr"/></StgValue>
</operation>

<operation id="110" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="116" bw="6" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:2  %pp_rot_V_addr = getelementptr [36 x i2]* @pp_rot_V, i64 0, i64 %tmp_i1

]]></node>
<StgValue><ssdm name="pp_rot_V_addr"/></StgValue>
</operation>

<operation id="111" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="117" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:3  br label %.preheader

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="112" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp><literal name="tmp_7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="137" bw="0">
<![CDATA[
:0  ret void

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="113" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="119" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader:0  %t_V_4 = phi i3 [ %e_V_1, %3 ], [ 0, %.preheader.preheader ]

]]></node>
<StgValue><ssdm name="t_V_4"/></StgValue>
</operation>

<operation id="114" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="120" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader:1  %exitcond = icmp eq i3 %t_V_4, -4

]]></node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="115" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="121" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:2  %empty_15 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></node>
<StgValue><ssdm name="empty_15"/></StgValue>
</operation>

<operation id="116" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="122" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader:3  %e_V_1 = add i3 %t_V_4, 1

]]></node>
<StgValue><ssdm name="e_V_1"/></StgValue>
</operation>

<operation id="117" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="123" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:4  br i1 %exitcond, label %.loopexit, label %3

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="118" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="125" bw="2" op_0_bw="3">
<![CDATA[
:0  %tmp_11 = trunc i3 %t_V_4 to i2

]]></node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="119" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="28">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="126" bw="8" op_0_bw="6">
<![CDATA[
:1  %tile_V = load i8* %pp_tile_V_addr, align 2

]]></node>
<StgValue><ssdm name="tile_V"/></StgValue>
</operation>

<operation id="120" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="28">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="127" bw="2" op_0_bw="6">
<![CDATA[
:2  %rot_V = load i2* %pp_rot_V_addr, align 1

]]></node>
<StgValue><ssdm name="rot_V"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="121" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="126" bw="8" op_0_bw="6">
<![CDATA[
:1  %tile_V = load i8* %pp_tile_V_addr, align 2

]]></node>
<StgValue><ssdm name="tile_V"/></StgValue>
</operation>

<operation id="122" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="127" bw="2" op_0_bw="6">
<![CDATA[
:2  %rot_V = load i2* %pp_rot_V_addr, align 1

]]></node>
<StgValue><ssdm name="rot_V"/></StgValue>
</operation>

<operation id="123" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="128" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:3  %r_V_5 = add i2 %tmp_11, %rot_V

]]></node>
<StgValue><ssdm name="r_V_5"/></StgValue>
</operation>

<operation id="124" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="129" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
:4  %tmp_5 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %tile_V, i2 %r_V_5)

]]></node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="125" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="130" bw="64" op_0_bw="10">
<![CDATA[
:5  %tmp_6 = zext i10 %tmp_5 to i64

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="126" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="131" bw="8" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %tiles_V_addr_2 = getelementptr [144 x i4]* @tiles_V, i64 0, i64 %tmp_6

]]></node>
<StgValue><ssdm name="tiles_V_addr_2"/></StgValue>
</operation>

<operation id="127" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="132" bw="4" op_0_bw="8">
<![CDATA[
:7  %tiles_V_load_1 = load i4* %tiles_V_addr_2, align 1

]]></node>
<StgValue><ssdm name="tiles_V_load_1"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="128" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="132" bw="4" op_0_bw="8">
<![CDATA[
:7  %tiles_V_load_1 = load i4* %tiles_V_addr_2, align 1

]]></node>
<StgValue><ssdm name="tiles_V_load_1"/></StgValue>
</operation>

<operation id="129" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="133" bw="32" op_0_bw="4">
<![CDATA[
:8  %tmp_V_2 = zext i4 %tiles_V_load_1 to i32

]]></node>
<StgValue><ssdm name="tmp_V_2"/></StgValue>
</operation>

<operation id="130" st_id="13" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="134" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:9  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %output_V_V, i32 %tmp_V_2)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="131" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="135" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %.preheader

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="154" name="input_V_V" dir="0" iftype="3">
<core>AXI4Stream</core><StgValue><ssdm name="input_V_V"/></StgValue>
</port>
<port id="155" name="output_V_V" dir="1" iftype="3">
<core>AXI4Stream</core><StgValue><ssdm name="output_V_V"/></StgValue>
</port>
<port id="156" name="cp_V" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="cp_V"/></StgValue>
</port>
<port id="157" name="avail_V" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="avail_V"/></StgValue>
</port>
<port id="158" name="side_V" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="side_V"/></StgValue>
</port>
<port id="159" name="tiles_V" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="tiles_V"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</port>
<port id="160" name="colours_V" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="colours_V"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</port>
<port id="161" name="pp_tile_V" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="pp_tile_V"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</port>
<port id="162" name="pp_rot_V" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="pp_rot_V"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="164" from="_ssdm_op_SpecBitsMap" to="stg_14" fromId="163" toId="14">
</dataflow>
<dataflow id="165" from="input_V_V" to="stg_14" fromId="154" toId="14">
</dataflow>
<dataflow id="166" from="_ssdm_op_SpecBitsMap" to="stg_15" fromId="163" toId="15">
</dataflow>
<dataflow id="167" from="output_V_V" to="stg_15" fromId="155" toId="15">
</dataflow>
<dataflow id="169" from="_ssdm_op_SpecTopModule" to="stg_16" fromId="168" toId="16">
</dataflow>
<dataflow id="171" from="str" to="stg_16" fromId="170" toId="16">
</dataflow>
<dataflow id="173" from="_ssdm_op_SpecFifo" to="stg_17" fromId="172" toId="17">
</dataflow>
<dataflow id="174" from="input_V_V" to="stg_17" fromId="154" toId="17">
</dataflow>
<dataflow id="176" from="p_str" to="stg_17" fromId="175" toId="17">
</dataflow>
<dataflow id="178" from="stg_177" to="stg_17" fromId="177" toId="17">
</dataflow>
<dataflow id="179" from="stg_177" to="stg_17" fromId="177" toId="17">
</dataflow>
<dataflow id="180" from="stg_177" to="stg_17" fromId="177" toId="17">
</dataflow>
<dataflow id="182" from="p_str9" to="stg_17" fromId="181" toId="17">
</dataflow>
<dataflow id="183" from="_ssdm_op_SpecFifo" to="stg_18" fromId="172" toId="18">
</dataflow>
<dataflow id="184" from="output_V_V" to="stg_18" fromId="155" toId="18">
</dataflow>
<dataflow id="185" from="p_str" to="stg_18" fromId="175" toId="18">
</dataflow>
<dataflow id="186" from="stg_177" to="stg_18" fromId="177" toId="18">
</dataflow>
<dataflow id="187" from="stg_177" to="stg_18" fromId="177" toId="18">
</dataflow>
<dataflow id="188" from="stg_177" to="stg_18" fromId="177" toId="18">
</dataflow>
<dataflow id="189" from="p_str9" to="stg_18" fromId="181" toId="18">
</dataflow>
<dataflow id="191" from="_ssdm_op_SpecIFCore" to="stg_19" fromId="190" toId="19">
</dataflow>
<dataflow id="192" from="input_V_V" to="stg_19" fromId="154" toId="19">
</dataflow>
<dataflow id="193" from="p_str9" to="stg_19" fromId="181" toId="19">
</dataflow>
<dataflow id="195" from="p_str10" to="stg_19" fromId="194" toId="19">
</dataflow>
<dataflow id="196" from="p_str9" to="stg_19" fromId="181" toId="19">
</dataflow>
<dataflow id="197" from="p_str9" to="stg_19" fromId="181" toId="19">
</dataflow>
<dataflow id="198" from="p_str9" to="stg_19" fromId="181" toId="19">
</dataflow>
<dataflow id="199" from="p_str9" to="stg_19" fromId="181" toId="19">
</dataflow>
<dataflow id="200" from="_ssdm_op_SpecIFCore" to="stg_20" fromId="190" toId="20">
</dataflow>
<dataflow id="201" from="output_V_V" to="stg_20" fromId="155" toId="20">
</dataflow>
<dataflow id="202" from="p_str9" to="stg_20" fromId="181" toId="20">
</dataflow>
<dataflow id="203" from="p_str10" to="stg_20" fromId="194" toId="20">
</dataflow>
<dataflow id="204" from="p_str9" to="stg_20" fromId="181" toId="20">
</dataflow>
<dataflow id="205" from="p_str9" to="stg_20" fromId="181" toId="20">
</dataflow>
<dataflow id="206" from="p_str9" to="stg_20" fromId="181" toId="20">
</dataflow>
<dataflow id="207" from="p_str9" to="stg_20" fromId="181" toId="20">
</dataflow>
<dataflow id="209" from="_ssdm_op_SpecWire" to="stg_21" fromId="208" toId="21">
</dataflow>
<dataflow id="210" from="stg_177" to="stg_21" fromId="177" toId="21">
</dataflow>
<dataflow id="212" from="p_str11" to="stg_21" fromId="211" toId="21">
</dataflow>
<dataflow id="213" from="stg_177" to="stg_21" fromId="177" toId="21">
</dataflow>
<dataflow id="214" from="stg_177" to="stg_21" fromId="177" toId="21">
</dataflow>
<dataflow id="215" from="stg_177" to="stg_21" fromId="177" toId="21">
</dataflow>
<dataflow id="216" from="p_str9" to="stg_21" fromId="181" toId="21">
</dataflow>
<dataflow id="218" from="stg_217" to="stg_22" fromId="217" toId="22">
</dataflow>
<dataflow id="219" from="cp_V" to="stg_22" fromId="156" toId="22">
</dataflow>
<dataflow id="221" from="stg_220" to="op2_assign" fromId="220" toId="24">
<condition id="99">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="222" from="stg_23" to="op2_assign" fromId="23" toId="24">
</dataflow>
<dataflow id="223" from="t" to="op2_assign" fromId="27" toId="24">
<BackEdge/>
<condition id="100">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="224" from="stg_34" to="op2_assign" fromId="34" toId="24">
<BackEdge/>
</dataflow>
<dataflow id="225" from="op2_assign" to="exitcond_i" fromId="24" toId="25">
</dataflow>
<dataflow id="227" from="stg_226" to="exitcond_i" fromId="226" toId="25">
</dataflow>
<dataflow id="229" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="228" toId="26">
</dataflow>
<dataflow id="231" from="stg_230" to="empty" fromId="230" toId="26">
</dataflow>
<dataflow id="232" from="stg_230" to="empty" fromId="230" toId="26">
</dataflow>
<dataflow id="233" from="stg_230" to="empty" fromId="230" toId="26">
</dataflow>
<dataflow id="234" from="op2_assign" to="t" fromId="24" toId="27">
</dataflow>
<dataflow id="236" from="stg_235" to="t" fromId="235" toId="27">
</dataflow>
<dataflow id="237" from="exitcond_i" to="stg_28" fromId="25" toId="28">
</dataflow>
<dataflow id="238" from="op2_assign" to="tmp_i" fromId="24" toId="29">
</dataflow>
<dataflow id="240" from="stg_239" to="r_V_2" fromId="239" toId="30">
</dataflow>
<dataflow id="241" from="tmp_i" to="r_V_2" fromId="29" toId="30">
</dataflow>
<dataflow id="242" from="avail_V" to="avail_V_load" fromId="157" toId="31">
</dataflow>
<dataflow id="243" from="avail_V_load" to="tmp_9_i" fromId="31" toId="32">
</dataflow>
<dataflow id="244" from="r_V_2" to="tmp_9_i" fromId="30" toId="32">
</dataflow>
<dataflow id="245" from="tmp_9_i" to="stg_33" fromId="32" toId="33">
</dataflow>
<dataflow id="246" from="avail_V" to="stg_33" fromId="157" toId="33">
</dataflow>
<dataflow id="248" from="_ssdm_op_Read.ap_fifo.volatile.i32P" to="tmp_V" fromId="247" toId="35">
</dataflow>
<dataflow id="249" from="input_V_V" to="tmp_V" fromId="154" toId="35">
</dataflow>
<dataflow id="250" from="tmp_V" to="tmp_3" fromId="35" toId="36">
</dataflow>
<dataflow id="251" from="tmp_3" to="stg_37" fromId="36" toId="37">
</dataflow>
<dataflow id="252" from="side_V" to="stg_37" fromId="158" toId="37">
</dataflow>
<dataflow id="253" from="stg_217" to="t_V" fromId="217" toId="39">
<condition id="101">
<or_exp><and_exp><literal name="exitcond_i" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="254" from="stg_38" to="t_V" fromId="38" toId="39">
</dataflow>
<dataflow id="255" from="t_V_1" to="t_V" fromId="45" toId="39">
<BackEdge/>
<condition id="102">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="256" from="stg_51" to="t_V" fromId="51" toId="39">
<BackEdge/>
</dataflow>
<dataflow id="257" from="side_V" to="side_V_load" fromId="158" toId="40">
</dataflow>
<dataflow id="258" from="side_V_load" to="lhs_V" fromId="40" toId="41">
</dataflow>
<dataflow id="259" from="lhs_V" to="r_V" fromId="41" toId="42">
</dataflow>
<dataflow id="260" from="lhs_V" to="r_V" fromId="41" toId="42">
</dataflow>
<dataflow id="261" from="t_V" to="tmp_cast" fromId="39" toId="43">
</dataflow>
<dataflow id="262" from="tmp_cast" to="tmp_2" fromId="43" toId="44">
</dataflow>
<dataflow id="263" from="r_V" to="tmp_2" fromId="42" toId="44">
</dataflow>
<dataflow id="264" from="t_V" to="t_V_1" fromId="39" toId="45">
</dataflow>
<dataflow id="266" from="stg_265" to="t_V_1" fromId="265" toId="45">
</dataflow>
<dataflow id="267" from="tmp_2" to="stg_46" fromId="44" toId="46">
</dataflow>
<dataflow id="268" from="e_V" to="t_V_2" fromId="50" toId="47">
<BackEdge/>
<condition id="103">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="269" from="stg_61" to="t_V_2" fromId="61" toId="47">
<BackEdge/>
</dataflow>
<dataflow id="271" from="stg_270" to="t_V_2" fromId="270" toId="47">
<condition id="104">
<or_exp><and_exp><literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="272" from="stg_46" to="t_V_2" fromId="46" toId="47">
</dataflow>
<dataflow id="273" from="t_V_2" to="exitcond1" fromId="47" toId="48">
</dataflow>
<dataflow id="275" from="stg_274" to="exitcond1" fromId="274" toId="48">
</dataflow>
<dataflow id="276" from="_ssdm_op_SpecLoopTripCount" to="empty_13" fromId="228" toId="49">
</dataflow>
<dataflow id="278" from="stg_277" to="empty_13" fromId="277" toId="49">
</dataflow>
<dataflow id="279" from="stg_277" to="empty_13" fromId="277" toId="49">
</dataflow>
<dataflow id="280" from="stg_277" to="empty_13" fromId="277" toId="49">
</dataflow>
<dataflow id="281" from="t_V_2" to="e_V" fromId="47" toId="50">
</dataflow>
<dataflow id="283" from="stg_282" to="e_V" fromId="282" toId="50">
</dataflow>
<dataflow id="284" from="exitcond1" to="stg_51" fromId="48" toId="51">
</dataflow>
<dataflow id="285" from="_ssdm_op_Read.ap_fifo.volatile.i32P" to="tmp_V_1" fromId="247" toId="52">
</dataflow>
<dataflow id="286" from="input_V_V" to="tmp_V_1" fromId="154" toId="52">
</dataflow>
<dataflow id="287" from="tmp_V_1" to="tmp_8" fromId="52" toId="53">
</dataflow>
<dataflow id="288" from="t_V_2" to="tmp_9_trn_cast" fromId="47" toId="54">
</dataflow>
<dataflow id="290" from="_ssdm_op_BitConcatenate.i10.i8.i2" to="tmp" fromId="289" toId="55">
</dataflow>
<dataflow id="291" from="t_V" to="tmp" fromId="39" toId="55">
</dataflow>
<dataflow id="293" from="stg_292" to="tmp" fromId="292" toId="55">
</dataflow>
<dataflow id="294" from="tmp" to="tiles_V_addr5_cast" fromId="55" toId="56">
</dataflow>
<dataflow id="295" from="tiles_V_addr5_cast" to="tiles_V_addr6" fromId="56" toId="57">
</dataflow>
<dataflow id="296" from="tmp_9_trn_cast" to="tiles_V_addr6" fromId="54" toId="57">
</dataflow>
<dataflow id="297" from="tiles_V_addr6" to="tmp_1" fromId="57" toId="58">
</dataflow>
<dataflow id="298" from="tiles_V" to="tiles_V_addr" fromId="159" toId="59">
</dataflow>
<dataflow id="300" from="stg_299" to="tiles_V_addr" fromId="299" toId="59">
</dataflow>
<dataflow id="301" from="tmp_1" to="tiles_V_addr" fromId="58" toId="59">
</dataflow>
<dataflow id="302" from="tmp_8" to="stg_60" fromId="53" toId="60">
</dataflow>
<dataflow id="303" from="tiles_V_addr" to="stg_60" fromId="59" toId="60">
</dataflow>
<dataflow id="304" from="stg_177" to="op2_assign_1" fromId="177" toId="62">
<condition id="105">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="305" from="stg_46" to="op2_assign_1" fromId="46" toId="62">
</dataflow>
<dataflow id="306" from="t_1" to="op2_assign_1" fromId="68" toId="62">
<BackEdge/>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_i9" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="307" from="stg_83" to="op2_assign_1" fromId="83" toId="62">
<BackEdge/>
</dataflow>
<dataflow id="308" from="side_V" to="side_V_load_2" fromId="158" toId="63">
</dataflow>
<dataflow id="309" from="side_V_load_2" to="lhs_V_1" fromId="63" toId="64">
</dataflow>
<dataflow id="310" from="lhs_V_1" to="r_V_3" fromId="64" toId="65">
</dataflow>
<dataflow id="311" from="lhs_V_1" to="r_V_3" fromId="64" toId="65">
</dataflow>
<dataflow id="312" from="r_V_3" to="tmp_i5_cast" fromId="65" toId="66">
</dataflow>
<dataflow id="313" from="op2_assign_1" to="tmp_1_i" fromId="62" toId="67">
</dataflow>
<dataflow id="314" from="tmp_i5_cast" to="tmp_1_i" fromId="66" toId="67">
</dataflow>
<dataflow id="315" from="op2_assign_1" to="t_1" fromId="62" toId="68">
</dataflow>
<dataflow id="317" from="stg_316" to="t_1" fromId="316" toId="68">
</dataflow>
<dataflow id="318" from="tmp_1_i" to="stg_69" fromId="67" toId="69">
</dataflow>
<dataflow id="320" from="_ssdm_op_BitSelect.i1.i32.i32" to="tmp_9" fromId="319" toId="70">
</dataflow>
<dataflow id="321" from="op2_assign_1" to="tmp_9" fromId="62" toId="70">
</dataflow>
<dataflow id="323" from="stg_322" to="tmp_9" fromId="322" toId="70">
</dataflow>
<dataflow id="324" from="op2_assign_1" to="tmp_3_i" fromId="62" toId="71">
</dataflow>
<dataflow id="325" from="stg_239" to="tmp_4_i" fromId="239" toId="72">
</dataflow>
<dataflow id="326" from="tmp_3_i" to="tmp_4_i" fromId="71" toId="72">
</dataflow>
<dataflow id="327" from="stg_177" to="tmp_5_i6" fromId="177" toId="73">
</dataflow>
<dataflow id="328" from="op2_assign_1" to="tmp_5_i6" fromId="62" toId="73">
</dataflow>
<dataflow id="329" from="stg_316" to="tmp_7_i8" fromId="316" toId="74">
</dataflow>
<dataflow id="330" from="tmp_5_i6" to="tmp_7_i8" fromId="73" toId="74">
</dataflow>
<dataflow id="331" from="tmp_7_i8" to="tmp_7_i8_cast" fromId="74" toId="75">
</dataflow>
<dataflow id="332" from="tmp_9" to="r_V_4" fromId="70" toId="76">
</dataflow>
<dataflow id="333" from="tmp_7_i8_cast" to="r_V_4" fromId="75" toId="76">
</dataflow>
<dataflow id="334" from="tmp_4_i" to="r_V_4" fromId="72" toId="76">
</dataflow>
<dataflow id="336" from="solve" to="stg_78" fromId="335" toId="78">
</dataflow>
<dataflow id="337" from="avail_V" to="stg_78" fromId="157" toId="78">
</dataflow>
<dataflow id="338" from="side_V" to="stg_78" fromId="158" toId="78">
</dataflow>
<dataflow id="339" from="cp_V" to="stg_78" fromId="156" toId="78">
</dataflow>
<dataflow id="340" from="pp_tile_V" to="stg_78" fromId="161" toId="78">
</dataflow>
<dataflow id="341" from="pp_rot_V" to="stg_78" fromId="162" toId="78">
</dataflow>
<dataflow id="342" from="tiles_V" to="stg_78" fromId="159" toId="78">
</dataflow>
<dataflow id="343" from="colours_V" to="stg_78" fromId="160" toId="78">
</dataflow>
<dataflow id="344" from="e" to="e_i" fromId="82" toId="79">
<BackEdge/>
<condition id="107">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="345" from="stg_97" to="e_i" fromId="97" toId="79">
<BackEdge/>
</dataflow>
<dataflow id="346" from="stg_270" to="e_i" fromId="270" toId="79">
<condition id="108">
<or_exp><and_exp><literal name="tmp_1_i" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="347" from="stg_77" to="e_i" fromId="77" toId="79">
</dataflow>
<dataflow id="348" from="e_i" to="exitcond_i9" fromId="79" toId="80">
</dataflow>
<dataflow id="349" from="stg_274" to="exitcond_i9" fromId="274" toId="80">
</dataflow>
<dataflow id="350" from="_ssdm_op_SpecLoopTripCount" to="empty_14" fromId="228" toId="81">
</dataflow>
<dataflow id="351" from="stg_277" to="empty_14" fromId="277" toId="81">
</dataflow>
<dataflow id="352" from="stg_277" to="empty_14" fromId="277" toId="81">
</dataflow>
<dataflow id="353" from="stg_277" to="empty_14" fromId="277" toId="81">
</dataflow>
<dataflow id="354" from="e_i" to="e" fromId="79" toId="82">
</dataflow>
<dataflow id="355" from="stg_282" to="e" fromId="282" toId="82">
</dataflow>
<dataflow id="356" from="exitcond_i9" to="stg_83" fromId="80" toId="83">
</dataflow>
<dataflow id="357" from="e_i" to="tmp_8_i1_trn" fromId="79" toId="84">
</dataflow>
<dataflow id="358" from="op2_assign_1" to="tmp_10" fromId="62" toId="85">
</dataflow>
<dataflow id="360" from="stg_359" to="tmp_10" fromId="359" toId="85">
</dataflow>
<dataflow id="361" from="tmp_10" to="tiles_V_addr4" fromId="85" toId="86">
</dataflow>
<dataflow id="362" from="tmp_8_i1_trn" to="tiles_V_addr4" fromId="84" toId="86">
</dataflow>
<dataflow id="363" from="tiles_V_addr4" to="tmp_4" fromId="86" toId="87">
</dataflow>
<dataflow id="364" from="tiles_V" to="tiles_V_addr_1" fromId="159" toId="88">
</dataflow>
<dataflow id="365" from="stg_299" to="tiles_V_addr_1" fromId="299" toId="88">
</dataflow>
<dataflow id="366" from="tmp_4" to="tiles_V_addr_1" fromId="87" toId="88">
</dataflow>
<dataflow id="367" from="tiles_V_addr_1" to="tiles_V_load" fromId="88" toId="89">
</dataflow>
<dataflow id="368" from="tiles_V_addr_1" to="tiles_V_load" fromId="88" toId="90">
</dataflow>
<dataflow id="369" from="tiles_V_load" to="tmp_9_i1" fromId="90" toId="91">
</dataflow>
<dataflow id="370" from="colours_V" to="colours_V_addr" fromId="160" toId="92">
</dataflow>
<dataflow id="371" from="stg_299" to="colours_V_addr" fromId="299" toId="92">
</dataflow>
<dataflow id="372" from="tmp_9_i1" to="colours_V_addr" fromId="91" toId="92">
</dataflow>
<dataflow id="373" from="colours_V_addr" to="colours_V_load" fromId="92" toId="93">
</dataflow>
<dataflow id="374" from="colours_V_addr" to="colours_V_load" fromId="92" toId="94">
</dataflow>
<dataflow id="375" from="colours_V_load" to="tmp_10_i" fromId="94" toId="95">
</dataflow>
<dataflow id="376" from="r_V_4" to="tmp_10_i" fromId="76" toId="95">
</dataflow>
<dataflow id="377" from="tmp_10_i" to="stg_96" fromId="95" toId="96">
</dataflow>
<dataflow id="378" from="colours_V_addr" to="stg_96" fromId="92" toId="96">
</dataflow>
<dataflow id="379" from="solve" to="stg_98" fromId="335" toId="98">
</dataflow>
<dataflow id="380" from="avail_V" to="stg_98" fromId="157" toId="98">
</dataflow>
<dataflow id="381" from="side_V" to="stg_98" fromId="158" toId="98">
</dataflow>
<dataflow id="382" from="cp_V" to="stg_98" fromId="156" toId="98">
</dataflow>
<dataflow id="383" from="pp_tile_V" to="stg_98" fromId="161" toId="98">
</dataflow>
<dataflow id="384" from="pp_rot_V" to="stg_98" fromId="162" toId="98">
</dataflow>
<dataflow id="385" from="tiles_V" to="stg_98" fromId="159" toId="98">
</dataflow>
<dataflow id="386" from="colours_V" to="stg_98" fromId="160" toId="98">
</dataflow>
<dataflow id="387" from="stg_217" to="t_V_3" fromId="217" toId="100">
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="388" from="stg_99" to="t_V_3" fromId="99" toId="100">
</dataflow>
<dataflow id="389" from="p_V" to="t_V_3" fromId="106" toId="100">
<BackEdge/>
<condition id="110">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="390" from="stg_117" to="t_V_3" fromId="117" toId="100">
<BackEdge/>
</dataflow>
<dataflow id="391" from="side_V" to="side_V_load_1" fromId="158" toId="101">
</dataflow>
<dataflow id="392" from="side_V_load_1" to="lhs_V_2" fromId="101" toId="102">
</dataflow>
<dataflow id="393" from="lhs_V_2" to="r_V_1" fromId="102" toId="103">
</dataflow>
<dataflow id="394" from="lhs_V_2" to="r_V_1" fromId="102" toId="103">
</dataflow>
<dataflow id="395" from="t_V_3" to="tmp_5_cast" fromId="100" toId="104">
</dataflow>
<dataflow id="396" from="tmp_5_cast" to="tmp_7" fromId="104" toId="105">
</dataflow>
<dataflow id="397" from="r_V_1" to="tmp_7" fromId="103" toId="105">
</dataflow>
<dataflow id="398" from="t_V_3" to="p_V" fromId="100" toId="106">
</dataflow>
<dataflow id="399" from="stg_265" to="p_V" fromId="265" toId="106">
</dataflow>
<dataflow id="400" from="tmp_7" to="stg_107" fromId="105" toId="107">
</dataflow>
<dataflow id="401" from="t_V_3" to="tmp_i1" fromId="100" toId="108">
</dataflow>
<dataflow id="402" from="pp_tile_V" to="pp_tile_V_addr" fromId="161" toId="109">
</dataflow>
<dataflow id="403" from="stg_299" to="pp_tile_V_addr" fromId="299" toId="109">
</dataflow>
<dataflow id="404" from="tmp_i1" to="pp_tile_V_addr" fromId="108" toId="109">
</dataflow>
<dataflow id="405" from="pp_rot_V" to="pp_rot_V_addr" fromId="162" toId="110">
</dataflow>
<dataflow id="406" from="stg_299" to="pp_rot_V_addr" fromId="299" toId="110">
</dataflow>
<dataflow id="407" from="tmp_i1" to="pp_rot_V_addr" fromId="108" toId="110">
</dataflow>
<dataflow id="408" from="e_V_1" to="t_V_4" fromId="116" toId="113">
<BackEdge/>
<condition id="111">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="409" from="stg_131" to="t_V_4" fromId="131" toId="113">
<BackEdge/>
</dataflow>
<dataflow id="410" from="stg_270" to="t_V_4" fromId="270" toId="113">
<condition id="112">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="411" from="stg_111" to="t_V_4" fromId="111" toId="113">
</dataflow>
<dataflow id="412" from="t_V_4" to="exitcond" fromId="113" toId="114">
</dataflow>
<dataflow id="413" from="stg_274" to="exitcond" fromId="274" toId="114">
</dataflow>
<dataflow id="414" from="_ssdm_op_SpecLoopTripCount" to="empty_15" fromId="228" toId="115">
</dataflow>
<dataflow id="415" from="stg_277" to="empty_15" fromId="277" toId="115">
</dataflow>
<dataflow id="416" from="stg_277" to="empty_15" fromId="277" toId="115">
</dataflow>
<dataflow id="417" from="stg_277" to="empty_15" fromId="277" toId="115">
</dataflow>
<dataflow id="418" from="t_V_4" to="e_V_1" fromId="113" toId="116">
</dataflow>
<dataflow id="419" from="stg_282" to="e_V_1" fromId="282" toId="116">
</dataflow>
<dataflow id="420" from="exitcond" to="stg_117" fromId="114" toId="117">
</dataflow>
<dataflow id="421" from="t_V_4" to="tmp_11" fromId="113" toId="118">
</dataflow>
<dataflow id="422" from="pp_tile_V_addr" to="tile_V" fromId="109" toId="119">
</dataflow>
<dataflow id="423" from="pp_rot_V_addr" to="rot_V" fromId="110" toId="120">
</dataflow>
<dataflow id="424" from="pp_tile_V_addr" to="tile_V" fromId="109" toId="121">
</dataflow>
<dataflow id="425" from="pp_rot_V_addr" to="rot_V" fromId="110" toId="122">
</dataflow>
<dataflow id="426" from="tmp_11" to="r_V_5" fromId="118" toId="123">
</dataflow>
<dataflow id="427" from="rot_V" to="r_V_5" fromId="122" toId="123">
</dataflow>
<dataflow id="428" from="_ssdm_op_BitConcatenate.i10.i8.i2" to="tmp_5" fromId="289" toId="124">
</dataflow>
<dataflow id="429" from="tile_V" to="tmp_5" fromId="121" toId="124">
</dataflow>
<dataflow id="430" from="r_V_5" to="tmp_5" fromId="123" toId="124">
</dataflow>
<dataflow id="431" from="tmp_5" to="tmp_6" fromId="124" toId="125">
</dataflow>
<dataflow id="432" from="tiles_V" to="tiles_V_addr_2" fromId="159" toId="126">
</dataflow>
<dataflow id="433" from="stg_299" to="tiles_V_addr_2" fromId="299" toId="126">
</dataflow>
<dataflow id="434" from="tmp_6" to="tiles_V_addr_2" fromId="125" toId="126">
</dataflow>
<dataflow id="435" from="tiles_V_addr_2" to="tiles_V_load_1" fromId="126" toId="127">
</dataflow>
<dataflow id="436" from="tiles_V_addr_2" to="tiles_V_load_1" fromId="126" toId="128">
</dataflow>
<dataflow id="437" from="tiles_V_load_1" to="tmp_V_2" fromId="128" toId="129">
</dataflow>
<dataflow id="439" from="_ssdm_op_Write.ap_fifo.volatile.i32P" to="stg_130" fromId="438" toId="130">
</dataflow>
<dataflow id="440" from="output_V_V" to="stg_130" fromId="155" toId="130">
</dataflow>
<dataflow id="441" from="tmp_V_2" to="stg_130" fromId="129" toId="130">
</dataflow>
<dataflow id="442" from="exitcond_i" to="stg_2" fromId="25" toId="2">
</dataflow>
<dataflow id="443" from="exitcond1" to="stg_4" fromId="48" toId="4">
</dataflow>
<dataflow id="444" from="tmp_1_i" to="stg_5" fromId="67" toId="5">
</dataflow>
<dataflow id="445" from="exitcond_i9" to="stg_6" fromId="80" toId="6">
</dataflow>
<dataflow id="446" from="tmp_7" to="stg_10" fromId="105" toId="10">
</dataflow>
<dataflow id="447" from="exitcond" to="stg_11" fromId="114" toId="11">
</dataflow>
<dataflow id="448" from="tmp_2" to="stg_3" fromId="44" toId="3">
</dataflow>
</dataflows>


</stg>
