{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1607037237728 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1607037237739 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 03 17:13:57 2020 " "Processing started: Thu Dec 03 17:13:57 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1607037237739 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1607037237739 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TRISCPROCESSOR -c TRISCPROCESSOR " "Command: quartus_map --read_settings_files=on --write_settings_files=off TRISCPROCESSOR -c TRISCPROCESSOR" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1607037237739 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1607037241810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//vmware-host/shared folders/documents/school/fall_2020/cse_2441-ta/labs/project/trischex/trischex.v 1 1 " "Found 1 design units, including 1 entities, in source file //vmware-host/shared folders/documents/school/fall_2020/cse_2441-ta/labs/project/trischex/trischex.v" { { "Info" "ISGN_ENTITY_NAME" "1 TRISCHEX " "Found entity 1: TRISCHEX" {  } { { "../TRISCHEX/TRISCHEX.v" "" { Text "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Project/TRISCHEX/TRISCHEX.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607037241995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607037241995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//vmware-host/shared folders/documents/school/fall_2020/cse_2441-ta/labs/lab_7/and_xor/and_xor.v 1 1 " "Found 1 design units, including 1 entities, in source file //vmware-host/shared folders/documents/school/fall_2020/cse_2441-ta/labs/lab_7/and_xor/and_xor.v" { { "Info" "ISGN_ENTITY_NAME" "1 AND_XOR " "Found entity 1: AND_XOR" {  } { { "../../Lab_7/AND_XOR/AND_XOR.v" "" { Text "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_7/AND_XOR/AND_XOR.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607037242048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607037242048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//vmware-host/shared folders/documents/school/fall_2020/cse_2441-ta/labs/lab_7/adder_subtractor/adder_subtractor.v 2 2 " "Found 2 design units, including 2 entities, in source file //vmware-host/shared folders/documents/school/fall_2020/cse_2441-ta/labs/lab_7/adder_subtractor/adder_subtractor.v" { { "Info" "ISGN_ENTITY_NAME" "1 Adder_Subtractor " "Found entity 1: Adder_Subtractor" {  } { { "../../Lab_7/Adder_Subtractor/Adder_Subtractor.v" "" { Text "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_7/Adder_Subtractor/Adder_Subtractor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607037242157 ""} { "Info" "ISGN_ENTITY_NAME" "2 full_adder " "Found entity 2: full_adder" {  } { { "../../Lab_7/Adder_Subtractor/Adder_Subtractor.v" "" { Text "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_7/Adder_Subtractor/Adder_Subtractor.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607037242157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607037242157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//vmware-host/shared folders/documents/school/fall_2020/cse_2441-ta/labs/lab_7/alu/alu.bdf 1 1 " "Found 1 design units, including 1 entities, in source file //vmware-host/shared folders/documents/school/fall_2020/cse_2441-ta/labs/lab_7/alu/alu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "../../Lab_7/ALU/ALU.bdf" "" { Schematic "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_7/ALU/ALU.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607037242281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607037242281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//vmware-host/shared folders/documents/school/fall_2020/cse_2441-ta/labs/lab_10/ir/ir.bdf 1 1 " "Found 1 design units, including 1 entities, in source file //vmware-host/shared folders/documents/school/fall_2020/cse_2441-ta/labs/lab_10/ir/ir.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 IR " "Found entity 1: IR" {  } { { "../../Lab_10/IR/IR.bdf" "" { Schematic "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_10/IR/IR.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607037242365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607037242365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//vmware-host/shared folders/documents/school/fall_2020/cse_2441-ta/labs/lab_10/acc/acc.bdf 1 1 " "Found 1 design units, including 1 entities, in source file //vmware-host/shared folders/documents/school/fall_2020/cse_2441-ta/labs/lab_10/acc/acc.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ACC " "Found entity 1: ACC" {  } { { "../../Lab_10/ACC/ACC.bdf" "" { Schematic "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_10/ACC/ACC.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607037242497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607037242497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//vmware-host/shared folders/documents/school/fall_2020/cse_2441-ta/labs/lab_12/id/id.v 1 1 " "Found 1 design units, including 1 entities, in source file //vmware-host/shared folders/documents/school/fall_2020/cse_2441-ta/labs/lab_12/id/id.v" { { "Info" "ISGN_ENTITY_NAME" "1 ID " "Found entity 1: ID" {  } { { "../../Lab_12/ID/ID.v" "" { Text "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/ID/ID.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607037242581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607037242581 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "FSM.v(26) " "Verilog HDL information at FSM.v(26): always construct contains both blocking and non-blocking assignments" {  } { { "../../Lab_12/FSM/FSM.v" "" { Text "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/FSM/FSM.v" 26 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1607037242666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//vmware-host/shared folders/documents/school/fall_2020/cse_2441-ta/labs/lab_12/fsm/fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file //vmware-host/shared folders/documents/school/fall_2020/cse_2441-ta/labs/lab_12/fsm/fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 FSM " "Found entity 1: FSM" {  } { { "../../Lab_12/FSM/FSM.v" "" { Text "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/FSM/FSM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607037242666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607037242666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//vmware-host/shared folders/documents/school/fall_2020/cse_2441-ta/labs/project/triscflag/triscflag.bdf 1 1 " "Found 1 design units, including 1 entities, in source file //vmware-host/shared folders/documents/school/fall_2020/cse_2441-ta/labs/project/triscflag/triscflag.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TRISCFLAG " "Found entity 1: TRISCFLAG" {  } { { "../TRISCFLAG/TRISCFLAG.bdf" "" { Schematic "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Project/TRISCFLAG/TRISCFLAG.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607037242782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607037242782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//vmware-host/shared folders/documents/school/fall_2020/cse_2441-ta/labs/project/triscalu/triscalu.bdf 1 1 " "Found 1 design units, including 1 entities, in source file //vmware-host/shared folders/documents/school/fall_2020/cse_2441-ta/labs/project/triscalu/triscalu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TRISCALU " "Found entity 1: TRISCALU" {  } { { "../TRISCALU/TRISCALU.bdf" "" { Schematic "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Project/TRISCALU/TRISCALU.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607037242882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607037242882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//vmware-host/shared folders/documents/school/fall_2020/cse_2441-ta/labs/lab_12/cu/cu.bdf 1 1 " "Found 1 design units, including 1 entities, in source file //vmware-host/shared folders/documents/school/fall_2020/cse_2441-ta/labs/lab_12/cu/cu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CU " "Found entity 1: CU" {  } { { "../../Lab_12/CU/CU.bdf" "" { Schematic "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/CU/CU.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607037242967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607037242967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//vmware-host/shared folders/documents/school/fall_2020/cse_2441-ta/labs/lab_10/pc/pc.bdf 1 1 " "Found 1 design units, including 1 entities, in source file //vmware-host/shared folders/documents/school/fall_2020/cse_2441-ta/labs/lab_10/pc/pc.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "../../Lab_10/PC/PC.bdf" "" { Schematic "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_10/PC/PC.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607037243057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607037243057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//vmware-host/shared folders/documents/school/fall_2020/cse_2441-ta/labs/project/triscramfall2020/triscramfall2020.v 1 1 " "Found 1 design units, including 1 entities, in source file //vmware-host/shared folders/documents/school/fall_2020/cse_2441-ta/labs/project/triscramfall2020/triscramfall2020.v" { { "Info" "ISGN_ENTITY_NAME" "1 TRISCRAMfall2020 " "Found entity 1: TRISCRAMfall2020" {  } { { "../TRISCRAMfall2020/TRISCRAMfall2020.v" "" { Text "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Project/TRISCRAMfall2020/TRISCRAMfall2020.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607037243140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607037243140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//vmware-host/shared folders/documents/school/fall_2020/cse_2441-ta/labs/project/triscram/triscram.bdf 1 1 " "Found 1 design units, including 1 entities, in source file //vmware-host/shared folders/documents/school/fall_2020/cse_2441-ta/labs/project/triscram/triscram.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TRISCRAM " "Found entity 1: TRISCRAM" {  } { { "../TRISCRAM/TRISCRAM.bdf" "" { Schematic "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Project/TRISCRAM/TRISCRAM.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607037243273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607037243273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triscprocessor.bdf 1 1 " "Found 1 design units, including 1 entities, in source file triscprocessor.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TRISCPROCESSOR " "Found entity 1: TRISCPROCESSOR" {  } { { "TRISCPROCESSOR.bdf" "" { Schematic "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Project/TRISCPROCESSOR/TRISCPROCESSOR.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607037243404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607037243404 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TRISCPROCESSOR " "Elaborating entity \"TRISCPROCESSOR\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1607037243907 ""}
{ "Warning" "WGDFX_INCONSISTENT_DIMENSION" "C " "Found inconsistent dimensions for element \"C\"" {  } { { "TRISCPROCESSOR.bdf" "" { Schematic "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Project/TRISCPROCESSOR/TRISCPROCESSOR.bdf" { { 128 1496 1640 296 "inst7" "" } { 128 1496 1640 296 "inst7" "" } } } }  } 0 275085 "Found inconsistent dimensions for element \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607037243923 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "C " "Converted elements in bus name \"C\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "C\[15..0\] C15..0 " "Converted element name(s) from \"C\[15..0\]\" to \"C15..0\"" {  } { { "TRISCPROCESSOR.bdf" "" { Schematic "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Project/TRISCPROCESSOR/TRISCPROCESSOR.bdf" { { 128 1496 1640 296 "inst7" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607037243923 ""}  } { { "TRISCPROCESSOR.bdf" "" { Schematic "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Project/TRISCPROCESSOR/TRISCPROCESSOR.bdf" { { 128 1496 1640 296 "inst7" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1607037243923 ""}
{ "Warning" "WGDFX_INCONSISTENT_DIMENSION" "C " "Found inconsistent dimensions for element \"C\"" {  } { { "TRISCPROCESSOR.bdf" "" { Schematic "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Project/TRISCPROCESSOR/TRISCPROCESSOR.bdf" { { 136 1160 1368 296 "inst4" "" } { 136 1160 1368 296 "inst4" "" } { 136 1160 1368 296 "inst4" "" } { 136 1160 1368 296 "inst4" "" } } } }  } 0 275085 "Found inconsistent dimensions for element \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607037243923 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "C " "Converted elements in bus name \"C\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "C\[12\] C12 " "Converted element name(s) from \"C\[12\]\" to \"C12\"" {  } { { "TRISCPROCESSOR.bdf" "" { Schematic "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Project/TRISCPROCESSOR/TRISCPROCESSOR.bdf" { { 136 1160 1368 296 "inst4" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607037243923 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "C\[13\] C13 " "Converted element name(s) from \"C\[13\]\" to \"C13\"" {  } { { "TRISCPROCESSOR.bdf" "" { Schematic "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Project/TRISCPROCESSOR/TRISCPROCESSOR.bdf" { { 136 1160 1368 296 "inst4" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607037243923 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "C\[14\] C14 " "Converted element name(s) from \"C\[14\]\" to \"C14\"" {  } { { "TRISCPROCESSOR.bdf" "" { Schematic "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Project/TRISCPROCESSOR/TRISCPROCESSOR.bdf" { { 136 1160 1368 296 "inst4" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607037243923 ""}  } { { "TRISCPROCESSOR.bdf" "" { Schematic "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Project/TRISCPROCESSOR/TRISCPROCESSOR.bdf" { { 136 1160 1368 296 "inst4" "" } { 136 1160 1368 296 "inst4" "" } { 136 1160 1368 296 "inst4" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1607037243923 ""}
{ "Warning" "WGDFX_INCONSISTENT_DIMENSION" "C " "Found inconsistent dimensions for element \"C\"" {  } { { "TRISCPROCESSOR.bdf" "" { Schematic "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Project/TRISCPROCESSOR/TRISCPROCESSOR.bdf" { { 136 1384 1480 296 "inst5" "" } { 136 1384 1480 296 "inst5" "" } } } }  } 0 275085 "Found inconsistent dimensions for element \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607037243923 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "C " "Converted elements in bus name \"C\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "C\[15\] C15 " "Converted element name(s) from \"C\[15\]\" to \"C15\"" {  } { { "TRISCPROCESSOR.bdf" "" { Schematic "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Project/TRISCPROCESSOR/TRISCPROCESSOR.bdf" { { 136 1384 1480 296 "inst5" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607037243923 ""}  } { { "TRISCPROCESSOR.bdf" "" { Schematic "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Project/TRISCPROCESSOR/TRISCPROCESSOR.bdf" { { 136 1384 1480 296 "inst5" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1607037243923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:inst2 " "Elaborating entity \"PC\" for hierarchy \"PC:inst2\"" {  } { { "TRISCPROCESSOR.bdf" "inst2" { Schematic "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Project/TRISCPROCESSOR/TRISCPROCESSOR.bdf" { { 144 600 768 288 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607037244029 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74193 PC:inst2\|74193:inst " "Elaborating entity \"74193\" for hierarchy \"PC:inst2\|74193:inst\"" {  } { { "../../Lab_10/PC/PC.bdf" "inst" { Schematic "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_10/PC/PC.bdf" { { 192 592 712 352 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607037244254 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PC:inst2\|74193:inst " "Elaborated megafunction instantiation \"PC:inst2\|74193:inst\"" {  } { { "../../Lab_10/PC/PC.bdf" "" { Schematic "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_10/PC/PC.bdf" { { 192 592 712 352 "inst" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607037244269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CU CU:inst7 " "Elaborating entity \"CU\" for hierarchy \"CU:inst7\"" {  } { { "TRISCPROCESSOR.bdf" "inst7" { Schematic "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Project/TRISCPROCESSOR/TRISCPROCESSOR.bdf" { { 128 1496 1640 296 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607037244285 ""}
{ "Warning" "WGDFX_INCONSISTENT_DIMENSION" "C " "Found inconsistent dimensions for element \"C\"" {  } { { "../../Lab_12/CU/CU.bdf" "" { Schematic "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/CU/CU.bdf" { { 272 1136 1312 288 "C\[15..0\]" "" } { 72 808 824 240 "C" "" } } } }  } 0 275085 "Found inconsistent dimensions for element \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607037244300 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "C " "Converted elements in bus name \"C\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "C\[15..0\] C15..0 " "Converted element name(s) from \"C\[15..0\]\" to \"C15..0\"" {  } { { "../../Lab_12/CU/CU.bdf" "" { Schematic "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/CU/CU.bdf" { { 272 1136 1312 288 "C\[15..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607037244300 ""}  } { { "../../Lab_12/CU/CU.bdf" "" { Schematic "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/CU/CU.bdf" { { 272 1136 1312 288 "C\[15..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1607037244300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM CU:inst7\|FSM:inst1 " "Elaborating entity \"FSM\" for hierarchy \"CU:inst7\|FSM:inst1\"" {  } { { "../../Lab_12/CU/CU.bdf" "inst1" { Schematic "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/CU/CU.bdf" { { 248 912 1120 424 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607037244332 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 FSM.v(29) " "Verilog HDL assignment warning at FSM.v(29): truncated value with size 32 to match size of target (16)" {  } { { "../../Lab_12/FSM/FSM.v" "" { Text "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/FSM/FSM.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1607037244354 "|TRISCPROCESSOR|CU:inst7|FSM:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 FSM.v(31) " "Verilog HDL assignment warning at FSM.v(31): truncated value with size 32 to match size of target (16)" {  } { { "../../Lab_12/FSM/FSM.v" "" { Text "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/FSM/FSM.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1607037244354 "|TRISCPROCESSOR|CU:inst7|FSM:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 FSM.v(32) " "Verilog HDL assignment warning at FSM.v(32): truncated value with size 32 to match size of target (16)" {  } { { "../../Lab_12/FSM/FSM.v" "" { Text "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/FSM/FSM.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1607037244354 "|TRISCPROCESSOR|CU:inst7|FSM:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 FSM.v(34) " "Verilog HDL assignment warning at FSM.v(34): truncated value with size 32 to match size of target (16)" {  } { { "../../Lab_12/FSM/FSM.v" "" { Text "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/FSM/FSM.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1607037244354 "|TRISCPROCESSOR|CU:inst7|FSM:inst1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ID FSM.v(35) " "Verilog HDL Always Construct warning at FSM.v(35): variable \"ID\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../../Lab_12/FSM/FSM.v" "" { Text "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/FSM/FSM.v" 35 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1607037244354 "|TRISCPROCESSOR|CU:inst7|FSM:inst1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ID FSM.v(36) " "Verilog HDL Always Construct warning at FSM.v(36): variable \"ID\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../../Lab_12/FSM/FSM.v" "" { Text "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/FSM/FSM.v" 36 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1607037244354 "|TRISCPROCESSOR|CU:inst7|FSM:inst1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ID FSM.v(37) " "Verilog HDL Always Construct warning at FSM.v(37): variable \"ID\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../../Lab_12/FSM/FSM.v" "" { Text "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/FSM/FSM.v" 37 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1607037244354 "|TRISCPROCESSOR|CU:inst7|FSM:inst1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ID FSM.v(38) " "Verilog HDL Always Construct warning at FSM.v(38): variable \"ID\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../../Lab_12/FSM/FSM.v" "" { Text "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/FSM/FSM.v" 38 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1607037244354 "|TRISCPROCESSOR|CU:inst7|FSM:inst1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ID FSM.v(39) " "Verilog HDL Always Construct warning at FSM.v(39): variable \"ID\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../../Lab_12/FSM/FSM.v" "" { Text "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/FSM/FSM.v" 39 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1607037244354 "|TRISCPROCESSOR|CU:inst7|FSM:inst1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ID FSM.v(40) " "Verilog HDL Always Construct warning at FSM.v(40): variable \"ID\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../../Lab_12/FSM/FSM.v" "" { Text "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/FSM/FSM.v" 40 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1607037244354 "|TRISCPROCESSOR|CU:inst7|FSM:inst1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ID FSM.v(41) " "Verilog HDL Always Construct warning at FSM.v(41): variable \"ID\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../../Lab_12/FSM/FSM.v" "" { Text "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/FSM/FSM.v" 41 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1607037244354 "|TRISCPROCESSOR|CU:inst7|FSM:inst1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ID FSM.v(42) " "Verilog HDL Always Construct warning at FSM.v(42): variable \"ID\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../../Lab_12/FSM/FSM.v" "" { Text "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/FSM/FSM.v" 42 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1607037244354 "|TRISCPROCESSOR|CU:inst7|FSM:inst1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ID FSM.v(43) " "Verilog HDL Always Construct warning at FSM.v(43): variable \"ID\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../../Lab_12/FSM/FSM.v" "" { Text "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/FSM/FSM.v" 43 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1607037244354 "|TRISCPROCESSOR|CU:inst7|FSM:inst1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ID FSM.v(44) " "Verilog HDL Always Construct warning at FSM.v(44): variable \"ID\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../../Lab_12/FSM/FSM.v" "" { Text "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/FSM/FSM.v" 44 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1607037244354 "|TRISCPROCESSOR|CU:inst7|FSM:inst1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ID FSM.v(45) " "Verilog HDL Always Construct warning at FSM.v(45): variable \"ID\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../../Lab_12/FSM/FSM.v" "" { Text "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/FSM/FSM.v" 45 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1607037244354 "|TRISCPROCESSOR|CU:inst7|FSM:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 FSM.v(48) " "Verilog HDL assignment warning at FSM.v(48): truncated value with size 32 to match size of target (16)" {  } { { "../../Lab_12/FSM/FSM.v" "" { Text "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/FSM/FSM.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1607037244354 "|TRISCPROCESSOR|CU:inst7|FSM:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 FSM.v(49) " "Verilog HDL assignment warning at FSM.v(49): truncated value with size 32 to match size of target (16)" {  } { { "../../Lab_12/FSM/FSM.v" "" { Text "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/FSM/FSM.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1607037244354 "|TRISCPROCESSOR|CU:inst7|FSM:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 FSM.v(50) " "Verilog HDL assignment warning at FSM.v(50): truncated value with size 32 to match size of target (16)" {  } { { "../../Lab_12/FSM/FSM.v" "" { Text "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/FSM/FSM.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1607037244354 "|TRISCPROCESSOR|CU:inst7|FSM:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 FSM.v(52) " "Verilog HDL assignment warning at FSM.v(52): truncated value with size 32 to match size of target (16)" {  } { { "../../Lab_12/FSM/FSM.v" "" { Text "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/FSM/FSM.v" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1607037244354 "|TRISCPROCESSOR|CU:inst7|FSM:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 FSM.v(53) " "Verilog HDL assignment warning at FSM.v(53): truncated value with size 32 to match size of target (16)" {  } { { "../../Lab_12/FSM/FSM.v" "" { Text "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/FSM/FSM.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1607037244354 "|TRISCPROCESSOR|CU:inst7|FSM:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 FSM.v(55) " "Verilog HDL assignment warning at FSM.v(55): truncated value with size 32 to match size of target (16)" {  } { { "../../Lab_12/FSM/FSM.v" "" { Text "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/FSM/FSM.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1607037244354 "|TRISCPROCESSOR|CU:inst7|FSM:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 FSM.v(56) " "Verilog HDL assignment warning at FSM.v(56): truncated value with size 32 to match size of target (16)" {  } { { "../../Lab_12/FSM/FSM.v" "" { Text "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/FSM/FSM.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1607037244354 "|TRISCPROCESSOR|CU:inst7|FSM:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 FSM.v(57) " "Verilog HDL assignment warning at FSM.v(57): truncated value with size 32 to match size of target (16)" {  } { { "../../Lab_12/FSM/FSM.v" "" { Text "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/FSM/FSM.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1607037244354 "|TRISCPROCESSOR|CU:inst7|FSM:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 FSM.v(58) " "Verilog HDL assignment warning at FSM.v(58): truncated value with size 32 to match size of target (16)" {  } { { "../../Lab_12/FSM/FSM.v" "" { Text "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/FSM/FSM.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1607037244354 "|TRISCPROCESSOR|CU:inst7|FSM:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 FSM.v(60) " "Verilog HDL assignment warning at FSM.v(60): truncated value with size 32 to match size of target (16)" {  } { { "../../Lab_12/FSM/FSM.v" "" { Text "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/FSM/FSM.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1607037244354 "|TRISCPROCESSOR|CU:inst7|FSM:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 FSM.v(61) " "Verilog HDL assignment warning at FSM.v(61): truncated value with size 32 to match size of target (16)" {  } { { "../../Lab_12/FSM/FSM.v" "" { Text "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/FSM/FSM.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1607037244354 "|TRISCPROCESSOR|CU:inst7|FSM:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 FSM.v(62) " "Verilog HDL assignment warning at FSM.v(62): truncated value with size 32 to match size of target (16)" {  } { { "../../Lab_12/FSM/FSM.v" "" { Text "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/FSM/FSM.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1607037244354 "|TRISCPROCESSOR|CU:inst7|FSM:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 FSM.v(63) " "Verilog HDL assignment warning at FSM.v(63): truncated value with size 32 to match size of target (16)" {  } { { "../../Lab_12/FSM/FSM.v" "" { Text "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/FSM/FSM.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1607037244354 "|TRISCPROCESSOR|CU:inst7|FSM:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 FSM.v(65) " "Verilog HDL assignment warning at FSM.v(65): truncated value with size 32 to match size of target (16)" {  } { { "../../Lab_12/FSM/FSM.v" "" { Text "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/FSM/FSM.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1607037244354 "|TRISCPROCESSOR|CU:inst7|FSM:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 FSM.v(66) " "Verilog HDL assignment warning at FSM.v(66): truncated value with size 32 to match size of target (16)" {  } { { "../../Lab_12/FSM/FSM.v" "" { Text "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/FSM/FSM.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1607037244354 "|TRISCPROCESSOR|CU:inst7|FSM:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 FSM.v(67) " "Verilog HDL assignment warning at FSM.v(67): truncated value with size 32 to match size of target (16)" {  } { { "../../Lab_12/FSM/FSM.v" "" { Text "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/FSM/FSM.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1607037244354 "|TRISCPROCESSOR|CU:inst7|FSM:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 FSM.v(68) " "Verilog HDL assignment warning at FSM.v(68): truncated value with size 32 to match size of target (16)" {  } { { "../../Lab_12/FSM/FSM.v" "" { Text "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/FSM/FSM.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1607037244354 "|TRISCPROCESSOR|CU:inst7|FSM:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 FSM.v(70) " "Verilog HDL assignment warning at FSM.v(70): truncated value with size 32 to match size of target (16)" {  } { { "../../Lab_12/FSM/FSM.v" "" { Text "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/FSM/FSM.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1607037244354 "|TRISCPROCESSOR|CU:inst7|FSM:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 FSM.v(72) " "Verilog HDL assignment warning at FSM.v(72): truncated value with size 32 to match size of target (16)" {  } { { "../../Lab_12/FSM/FSM.v" "" { Text "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/FSM/FSM.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1607037244354 "|TRISCPROCESSOR|CU:inst7|FSM:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 FSM.v(74) " "Verilog HDL assignment warning at FSM.v(74): truncated value with size 32 to match size of target (16)" {  } { { "../../Lab_12/FSM/FSM.v" "" { Text "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/FSM/FSM.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1607037244354 "|TRISCPROCESSOR|CU:inst7|FSM:inst1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Z FSM.v(76) " "Verilog HDL Always Construct warning at FSM.v(76): variable \"Z\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../../Lab_12/FSM/FSM.v" "" { Text "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/FSM/FSM.v" 76 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1607037244354 "|TRISCPROCESSOR|CU:inst7|FSM:inst1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "N FSM.v(78) " "Verilog HDL Always Construct warning at FSM.v(78): variable \"N\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../../Lab_12/FSM/FSM.v" "" { Text "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/FSM/FSM.v" 78 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1607037244354 "|TRISCPROCESSOR|CU:inst7|FSM:inst1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "CONTROL FSM.v(26) " "Verilog HDL Always Construct warning at FSM.v(26): inferring latch(es) for variable \"CONTROL\", which holds its previous value in one or more paths through the always construct" {  } { { "../../Lab_12/FSM/FSM.v" "" { Text "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/FSM/FSM.v" 26 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1607037244354 "|TRISCPROCESSOR|CU:inst7|FSM:inst1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "nextstate FSM.v(26) " "Verilog HDL Always Construct warning at FSM.v(26): inferring latch(es) for variable \"nextstate\", which holds its previous value in one or more paths through the always construct" {  } { { "../../Lab_12/FSM/FSM.v" "" { Text "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/FSM/FSM.v" 26 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1607037244354 "|TRISCPROCESSOR|CU:inst7|FSM:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.JPN1 FSM.v(26) " "Inferred latch for \"nextstate.JPN1\" at FSM.v(26)" {  } { { "../../Lab_12/FSM/FSM.v" "" { Text "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/FSM/FSM.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607037244354 "|TRISCPROCESSOR|CU:inst7|FSM:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.JPZ1 FSM.v(26) " "Inferred latch for \"nextstate.JPZ1\" at FSM.v(26)" {  } { { "../../Lab_12/FSM/FSM.v" "" { Text "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/FSM/FSM.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607037244354 "|TRISCPROCESSOR|CU:inst7|FSM:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.JMP1 FSM.v(26) " "Inferred latch for \"nextstate.JMP1\" at FSM.v(26)" {  } { { "../../Lab_12/FSM/FSM.v" "" { Text "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/FSM/FSM.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607037244354 "|TRISCPROCESSOR|CU:inst7|FSM:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.CLR1 FSM.v(26) " "Inferred latch for \"nextstate.CLR1\" at FSM.v(26)" {  } { { "../../Lab_12/FSM/FSM.v" "" { Text "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/FSM/FSM.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607037244354 "|TRISCPROCESSOR|CU:inst7|FSM:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.INC1 FSM.v(26) " "Inferred latch for \"nextstate.INC1\" at FSM.v(26)" {  } { { "../../Lab_12/FSM/FSM.v" "" { Text "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/FSM/FSM.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607037244354 "|TRISCPROCESSOR|CU:inst7|FSM:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.XOR4 FSM.v(26) " "Inferred latch for \"nextstate.XOR4\" at FSM.v(26)" {  } { { "../../Lab_12/FSM/FSM.v" "" { Text "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/FSM/FSM.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607037244354 "|TRISCPROCESSOR|CU:inst7|FSM:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.XOR3 FSM.v(26) " "Inferred latch for \"nextstate.XOR3\" at FSM.v(26)" {  } { { "../../Lab_12/FSM/FSM.v" "" { Text "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/FSM/FSM.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607037244354 "|TRISCPROCESSOR|CU:inst7|FSM:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.XOR2 FSM.v(26) " "Inferred latch for \"nextstate.XOR2\" at FSM.v(26)" {  } { { "../../Lab_12/FSM/FSM.v" "" { Text "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/FSM/FSM.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607037244354 "|TRISCPROCESSOR|CU:inst7|FSM:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.XOR1 FSM.v(26) " "Inferred latch for \"nextstate.XOR1\" at FSM.v(26)" {  } { { "../../Lab_12/FSM/FSM.v" "" { Text "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/FSM/FSM.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607037244354 "|TRISCPROCESSOR|CU:inst7|FSM:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.SUB4 FSM.v(26) " "Inferred latch for \"nextstate.SUB4\" at FSM.v(26)" {  } { { "../../Lab_12/FSM/FSM.v" "" { Text "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/FSM/FSM.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607037244354 "|TRISCPROCESSOR|CU:inst7|FSM:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.SUB3 FSM.v(26) " "Inferred latch for \"nextstate.SUB3\" at FSM.v(26)" {  } { { "../../Lab_12/FSM/FSM.v" "" { Text "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/FSM/FSM.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607037244354 "|TRISCPROCESSOR|CU:inst7|FSM:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.SUB2 FSM.v(26) " "Inferred latch for \"nextstate.SUB2\" at FSM.v(26)" {  } { { "../../Lab_12/FSM/FSM.v" "" { Text "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/FSM/FSM.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607037244354 "|TRISCPROCESSOR|CU:inst7|FSM:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.SUB1 FSM.v(26) " "Inferred latch for \"nextstate.SUB1\" at FSM.v(26)" {  } { { "../../Lab_12/FSM/FSM.v" "" { Text "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/FSM/FSM.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607037244354 "|TRISCPROCESSOR|CU:inst7|FSM:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.ADD4 FSM.v(26) " "Inferred latch for \"nextstate.ADD4\" at FSM.v(26)" {  } { { "../../Lab_12/FSM/FSM.v" "" { Text "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/FSM/FSM.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607037244354 "|TRISCPROCESSOR|CU:inst7|FSM:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.ADD3 FSM.v(26) " "Inferred latch for \"nextstate.ADD3\" at FSM.v(26)" {  } { { "../../Lab_12/FSM/FSM.v" "" { Text "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/FSM/FSM.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607037244354 "|TRISCPROCESSOR|CU:inst7|FSM:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.ADD2 FSM.v(26) " "Inferred latch for \"nextstate.ADD2\" at FSM.v(26)" {  } { { "../../Lab_12/FSM/FSM.v" "" { Text "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/FSM/FSM.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607037244354 "|TRISCPROCESSOR|CU:inst7|FSM:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.ADD1 FSM.v(26) " "Inferred latch for \"nextstate.ADD1\" at FSM.v(26)" {  } { { "../../Lab_12/FSM/FSM.v" "" { Text "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/FSM/FSM.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607037244354 "|TRISCPROCESSOR|CU:inst7|FSM:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.STA2 FSM.v(26) " "Inferred latch for \"nextstate.STA2\" at FSM.v(26)" {  } { { "../../Lab_12/FSM/FSM.v" "" { Text "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/FSM/FSM.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607037244354 "|TRISCPROCESSOR|CU:inst7|FSM:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.STA1 FSM.v(26) " "Inferred latch for \"nextstate.STA1\" at FSM.v(26)" {  } { { "../../Lab_12/FSM/FSM.v" "" { Text "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/FSM/FSM.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607037244354 "|TRISCPROCESSOR|CU:inst7|FSM:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.LDA3 FSM.v(26) " "Inferred latch for \"nextstate.LDA3\" at FSM.v(26)" {  } { { "../../Lab_12/FSM/FSM.v" "" { Text "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/FSM/FSM.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607037244354 "|TRISCPROCESSOR|CU:inst7|FSM:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.LDA2 FSM.v(26) " "Inferred latch for \"nextstate.LDA2\" at FSM.v(26)" {  } { { "../../Lab_12/FSM/FSM.v" "" { Text "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/FSM/FSM.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607037244354 "|TRISCPROCESSOR|CU:inst7|FSM:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.LDA1 FSM.v(26) " "Inferred latch for \"nextstate.LDA1\" at FSM.v(26)" {  } { { "../../Lab_12/FSM/FSM.v" "" { Text "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/FSM/FSM.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607037244354 "|TRISCPROCESSOR|CU:inst7|FSM:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.DECODE FSM.v(26) " "Inferred latch for \"nextstate.DECODE\" at FSM.v(26)" {  } { { "../../Lab_12/FSM/FSM.v" "" { Text "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/FSM/FSM.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607037244354 "|TRISCPROCESSOR|CU:inst7|FSM:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.FETCH2 FSM.v(26) " "Inferred latch for \"nextstate.FETCH2\" at FSM.v(26)" {  } { { "../../Lab_12/FSM/FSM.v" "" { Text "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/FSM/FSM.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607037244354 "|TRISCPROCESSOR|CU:inst7|FSM:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.FETCH1 FSM.v(26) " "Inferred latch for \"nextstate.FETCH1\" at FSM.v(26)" {  } { { "../../Lab_12/FSM/FSM.v" "" { Text "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/FSM/FSM.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607037244354 "|TRISCPROCESSOR|CU:inst7|FSM:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.START FSM.v(26) " "Inferred latch for \"nextstate.START\" at FSM.v(26)" {  } { { "../../Lab_12/FSM/FSM.v" "" { Text "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/FSM/FSM.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607037244354 "|TRISCPROCESSOR|CU:inst7|FSM:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CONTROL\[0\] FSM.v(26) " "Inferred latch for \"CONTROL\[0\]\" at FSM.v(26)" {  } { { "../../Lab_12/FSM/FSM.v" "" { Text "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/FSM/FSM.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607037244354 "|TRISCPROCESSOR|CU:inst7|FSM:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CONTROL\[1\] FSM.v(26) " "Inferred latch for \"CONTROL\[1\]\" at FSM.v(26)" {  } { { "../../Lab_12/FSM/FSM.v" "" { Text "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/FSM/FSM.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607037244354 "|TRISCPROCESSOR|CU:inst7|FSM:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CONTROL\[2\] FSM.v(26) " "Inferred latch for \"CONTROL\[2\]\" at FSM.v(26)" {  } { { "../../Lab_12/FSM/FSM.v" "" { Text "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/FSM/FSM.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607037244354 "|TRISCPROCESSOR|CU:inst7|FSM:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CONTROL\[3\] FSM.v(26) " "Inferred latch for \"CONTROL\[3\]\" at FSM.v(26)" {  } { { "../../Lab_12/FSM/FSM.v" "" { Text "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/FSM/FSM.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607037244354 "|TRISCPROCESSOR|CU:inst7|FSM:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CONTROL\[4\] FSM.v(26) " "Inferred latch for \"CONTROL\[4\]\" at FSM.v(26)" {  } { { "../../Lab_12/FSM/FSM.v" "" { Text "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/FSM/FSM.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607037244354 "|TRISCPROCESSOR|CU:inst7|FSM:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CONTROL\[5\] FSM.v(26) " "Inferred latch for \"CONTROL\[5\]\" at FSM.v(26)" {  } { { "../../Lab_12/FSM/FSM.v" "" { Text "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/FSM/FSM.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607037244354 "|TRISCPROCESSOR|CU:inst7|FSM:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CONTROL\[6\] FSM.v(26) " "Inferred latch for \"CONTROL\[6\]\" at FSM.v(26)" {  } { { "../../Lab_12/FSM/FSM.v" "" { Text "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/FSM/FSM.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607037244354 "|TRISCPROCESSOR|CU:inst7|FSM:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CONTROL\[7\] FSM.v(26) " "Inferred latch for \"CONTROL\[7\]\" at FSM.v(26)" {  } { { "../../Lab_12/FSM/FSM.v" "" { Text "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/FSM/FSM.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607037244354 "|TRISCPROCESSOR|CU:inst7|FSM:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CONTROL\[8\] FSM.v(26) " "Inferred latch for \"CONTROL\[8\]\" at FSM.v(26)" {  } { { "../../Lab_12/FSM/FSM.v" "" { Text "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/FSM/FSM.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607037244354 "|TRISCPROCESSOR|CU:inst7|FSM:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CONTROL\[9\] FSM.v(26) " "Inferred latch for \"CONTROL\[9\]\" at FSM.v(26)" {  } { { "../../Lab_12/FSM/FSM.v" "" { Text "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/FSM/FSM.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607037244354 "|TRISCPROCESSOR|CU:inst7|FSM:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CONTROL\[10\] FSM.v(26) " "Inferred latch for \"CONTROL\[10\]\" at FSM.v(26)" {  } { { "../../Lab_12/FSM/FSM.v" "" { Text "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/FSM/FSM.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607037244354 "|TRISCPROCESSOR|CU:inst7|FSM:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CONTROL\[11\] FSM.v(26) " "Inferred latch for \"CONTROL\[11\]\" at FSM.v(26)" {  } { { "../../Lab_12/FSM/FSM.v" "" { Text "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/FSM/FSM.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607037244354 "|TRISCPROCESSOR|CU:inst7|FSM:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CONTROL\[12\] FSM.v(26) " "Inferred latch for \"CONTROL\[12\]\" at FSM.v(26)" {  } { { "../../Lab_12/FSM/FSM.v" "" { Text "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/FSM/FSM.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607037244354 "|TRISCPROCESSOR|CU:inst7|FSM:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CONTROL\[13\] FSM.v(26) " "Inferred latch for \"CONTROL\[13\]\" at FSM.v(26)" {  } { { "../../Lab_12/FSM/FSM.v" "" { Text "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/FSM/FSM.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607037244354 "|TRISCPROCESSOR|CU:inst7|FSM:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CONTROL\[14\] FSM.v(26) " "Inferred latch for \"CONTROL\[14\]\" at FSM.v(26)" {  } { { "../../Lab_12/FSM/FSM.v" "" { Text "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/FSM/FSM.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607037244354 "|TRISCPROCESSOR|CU:inst7|FSM:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CONTROL\[15\] FSM.v(26) " "Inferred latch for \"CONTROL\[15\]\" at FSM.v(26)" {  } { { "../../Lab_12/FSM/FSM.v" "" { Text "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/FSM/FSM.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1607037244354 "|TRISCPROCESSOR|CU:inst7|FSM:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ID CU:inst7\|ID:inst " "Elaborating entity \"ID\" for hierarchy \"CU:inst7\|ID:inst\"" {  } { { "../../Lab_12/CU/CU.bdf" "inst" { Schematic "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/CU/CU.bdf" { { 344 432 600 424 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607037244386 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 ID.v(11) " "Verilog HDL assignment warning at ID.v(11): truncated value with size 32 to match size of target (11)" {  } { { "../../Lab_12/ID/ID.v" "" { Text "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/ID/ID.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1607037244401 "|TRISCPROCESSOR|CU:inst7|ID:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 ID.v(12) " "Verilog HDL assignment warning at ID.v(12): truncated value with size 32 to match size of target (11)" {  } { { "../../Lab_12/ID/ID.v" "" { Text "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/ID/ID.v" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1607037244401 "|TRISCPROCESSOR|CU:inst7|ID:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 ID.v(13) " "Verilog HDL assignment warning at ID.v(13): truncated value with size 32 to match size of target (11)" {  } { { "../../Lab_12/ID/ID.v" "" { Text "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/ID/ID.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1607037244401 "|TRISCPROCESSOR|CU:inst7|ID:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 ID.v(14) " "Verilog HDL assignment warning at ID.v(14): truncated value with size 32 to match size of target (11)" {  } { { "../../Lab_12/ID/ID.v" "" { Text "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/ID/ID.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1607037244401 "|TRISCPROCESSOR|CU:inst7|ID:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 ID.v(15) " "Verilog HDL assignment warning at ID.v(15): truncated value with size 32 to match size of target (11)" {  } { { "../../Lab_12/ID/ID.v" "" { Text "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/ID/ID.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1607037244401 "|TRISCPROCESSOR|CU:inst7|ID:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 ID.v(16) " "Verilog HDL assignment warning at ID.v(16): truncated value with size 32 to match size of target (11)" {  } { { "../../Lab_12/ID/ID.v" "" { Text "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/ID/ID.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1607037244401 "|TRISCPROCESSOR|CU:inst7|ID:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 ID.v(17) " "Verilog HDL assignment warning at ID.v(17): truncated value with size 32 to match size of target (11)" {  } { { "../../Lab_12/ID/ID.v" "" { Text "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/ID/ID.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1607037244401 "|TRISCPROCESSOR|CU:inst7|ID:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 ID.v(18) " "Verilog HDL assignment warning at ID.v(18): truncated value with size 32 to match size of target (11)" {  } { { "../../Lab_12/ID/ID.v" "" { Text "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/ID/ID.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1607037244401 "|TRISCPROCESSOR|CU:inst7|ID:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 ID.v(19) " "Verilog HDL assignment warning at ID.v(19): truncated value with size 32 to match size of target (11)" {  } { { "../../Lab_12/ID/ID.v" "" { Text "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/ID/ID.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1607037244401 "|TRISCPROCESSOR|CU:inst7|ID:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 ID.v(20) " "Verilog HDL assignment warning at ID.v(20): truncated value with size 32 to match size of target (11)" {  } { { "../../Lab_12/ID/ID.v" "" { Text "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/ID/ID.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1607037244401 "|TRISCPROCESSOR|CU:inst7|ID:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 ID.v(21) " "Verilog HDL assignment warning at ID.v(21): truncated value with size 32 to match size of target (11)" {  } { { "../../Lab_12/ID/ID.v" "" { Text "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/ID/ID.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1607037244401 "|TRISCPROCESSOR|CU:inst7|ID:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TRISCFLAG TRISCFLAG:inst5 " "Elaborating entity \"TRISCFLAG\" for hierarchy \"TRISCFLAG:inst5\"" {  } { { "TRISCPROCESSOR.bdf" "inst5" { Schematic "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Project/TRISCPROCESSOR/TRISCPROCESSOR.bdf" { { 136 1384 1480 296 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607037244439 ""}
{ "Warning" "WGDFX_INCONSISTENT_DIMENSION" "C " "Found inconsistent dimensions for element \"C\"" {  } { { "../TRISCFLAG/TRISCFLAG.bdf" "" { Schematic "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Project/TRISCFLAG/TRISCFLAG.bdf" { { 256 424 592 272 "C\[15\]" "" } { 224 808 984 240 "C" "" } } } }  } 0 275085 "Found inconsistent dimensions for element \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607037244455 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "C " "Converted elements in bus name \"C\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "C\[15\] C15 " "Converted element name(s) from \"C\[15\]\" to \"C15\"" {  } { { "../TRISCFLAG/TRISCFLAG.bdf" "" { Schematic "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Project/TRISCFLAG/TRISCFLAG.bdf" { { 256 424 592 272 "C\[15\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607037244455 ""}  } { { "../TRISCFLAG/TRISCFLAG.bdf" "" { Schematic "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Project/TRISCFLAG/TRISCFLAG.bdf" { { 256 424 592 272 "C\[15\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1607037244455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74175 TRISCFLAG:inst5\|74175:inst " "Elaborating entity \"74175\" for hierarchy \"TRISCFLAG:inst5\|74175:inst\"" {  } { { "../TRISCFLAG/TRISCFLAG.bdf" "inst" { Schematic "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Project/TRISCFLAG/TRISCFLAG.bdf" { { 112 672 792 288 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607037244641 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TRISCFLAG:inst5\|74175:inst " "Elaborated megafunction instantiation \"TRISCFLAG:inst5\|74175:inst\"" {  } { { "../TRISCFLAG/TRISCFLAG.bdf" "" { Schematic "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Project/TRISCFLAG/TRISCFLAG.bdf" { { 112 672 792 288 "inst" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607037244657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TRISCALU TRISCALU:inst4 " "Elaborating entity \"TRISCALU\" for hierarchy \"TRISCALU:inst4\"" {  } { { "TRISCPROCESSOR.bdf" "inst4" { Schematic "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Project/TRISCPROCESSOR/TRISCPROCESSOR.bdf" { { 136 1160 1368 296 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607037244688 ""}
{ "Warning" "WGDFX_INCONSISTENT_DIMENSION" "C " "Found inconsistent dimensions for element \"C\"" {  } { { "../TRISCALU/TRISCALU.bdf" "" { Schematic "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Project/TRISCALU/TRISCALU.bdf" { { 136 520 688 152 "C\[12\]" "" } { 152 520 688 168 "C\[13\]" "" } { 184 872 1040 200 "C\[14\]" "" } { 136 816 992 152 "C" "" } } } }  } 0 275085 "Found inconsistent dimensions for element \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607037244704 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "C " "Converted elements in bus name \"C\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "C\[12\] C12 " "Converted element name(s) from \"C\[12\]\" to \"C12\"" {  } { { "../TRISCALU/TRISCALU.bdf" "" { Schematic "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Project/TRISCALU/TRISCALU.bdf" { { 136 520 688 152 "C\[12\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607037244704 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "C\[13\] C13 " "Converted element name(s) from \"C\[13\]\" to \"C13\"" {  } { { "../TRISCALU/TRISCALU.bdf" "" { Schematic "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Project/TRISCALU/TRISCALU.bdf" { { 152 520 688 168 "C\[13\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607037244704 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "C\[14\] C14 " "Converted element name(s) from \"C\[14\]\" to \"C14\"" {  } { { "../TRISCALU/TRISCALU.bdf" "" { Schematic "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Project/TRISCALU/TRISCALU.bdf" { { 184 872 1040 200 "C\[14\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607037244704 ""}  } { { "../TRISCALU/TRISCALU.bdf" "" { Schematic "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Project/TRISCALU/TRISCALU.bdf" { { 136 520 688 152 "C\[12\]" "" } { 152 520 688 168 "C\[13\]" "" } { 184 872 1040 200 "C\[14\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1607037244704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU TRISCALU:inst4\|ALU:inst " "Elaborating entity \"ALU\" for hierarchy \"TRISCALU:inst4\|ALU:inst\"" {  } { { "../TRISCALU/TRISCALU.bdf" "inst" { Schematic "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Project/TRISCALU/TRISCALU.bdf" { { 112 704 800 336 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607037244742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder_Subtractor TRISCALU:inst4\|ALU:inst\|Adder_Subtractor:inst1 " "Elaborating entity \"Adder_Subtractor\" for hierarchy \"TRISCALU:inst4\|ALU:inst\|Adder_Subtractor:inst1\"" {  } { { "../../Lab_7/ALU/ALU.bdf" "inst1" { Schematic "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_7/ALU/ALU.bdf" { { 80 544 672 288 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607037244789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder TRISCALU:inst4\|ALU:inst\|Adder_Subtractor:inst1\|full_adder:fa0 " "Elaborating entity \"full_adder\" for hierarchy \"TRISCALU:inst4\|ALU:inst\|Adder_Subtractor:inst1\|full_adder:fa0\"" {  } { { "../../Lab_7/Adder_Subtractor/Adder_Subtractor.v" "fa0" { Text "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_7/Adder_Subtractor/Adder_Subtractor.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607037244836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX TRISCALU:inst4\|ALU:inst\|BUSMUX:inst3 " "Elaborating entity \"BUSMUX\" for hierarchy \"TRISCALU:inst4\|ALU:inst\|BUSMUX:inst3\"" {  } { { "../../Lab_7/ALU/ALU.bdf" "inst3" { Schematic "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_7/ALU/ALU.bdf" { { 256 776 888 344 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607037245093 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TRISCALU:inst4\|ALU:inst\|BUSMUX:inst3 " "Elaborated megafunction instantiation \"TRISCALU:inst4\|ALU:inst\|BUSMUX:inst3\"" {  } { { "../../Lab_7/ALU/ALU.bdf" "" { Schematic "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_7/ALU/ALU.bdf" { { 256 776 888 344 "inst3" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607037245093 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TRISCALU:inst4\|ALU:inst\|BUSMUX:inst3 " "Instantiated megafunction \"TRISCALU:inst4\|ALU:inst\|BUSMUX:inst3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 4 " "Parameter \"WIDTH\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607037245093 ""}  } { { "../../Lab_7/ALU/ALU.bdf" "" { Schematic "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_7/ALU/ALU.bdf" { { 256 776 888 344 "inst3" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1607037245093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux TRISCALU:inst4\|ALU:inst\|BUSMUX:inst3\|lpm_mux:\$00000 " "Elaborating entity \"lpm_mux\" for hierarchy \"TRISCALU:inst4\|ALU:inst\|BUSMUX:inst3\|lpm_mux:\$00000\"" {  } { { "busmux.tdf" "\$00000" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607037245305 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "TRISCALU:inst4\|ALU:inst\|BUSMUX:inst3\|lpm_mux:\$00000 TRISCALU:inst4\|ALU:inst\|BUSMUX:inst3 " "Elaborated megafunction instantiation \"TRISCALU:inst4\|ALU:inst\|BUSMUX:inst3\|lpm_mux:\$00000\", which is child of megafunction instantiation \"TRISCALU:inst4\|ALU:inst\|BUSMUX:inst3\"" {  } { { "busmux.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } } { "../../Lab_7/ALU/ALU.bdf" "" { Schematic "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_7/ALU/ALU.bdf" { { 256 776 888 344 "inst3" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607037245336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_omc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_omc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_omc " "Found entity 1: mux_omc" {  } { { "db/mux_omc.tdf" "" { Text "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Project/TRISCPROCESSOR/db/mux_omc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607037245584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607037245584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_omc TRISCALU:inst4\|ALU:inst\|BUSMUX:inst3\|lpm_mux:\$00000\|mux_omc:auto_generated " "Elaborating entity \"mux_omc\" for hierarchy \"TRISCALU:inst4\|ALU:inst\|BUSMUX:inst3\|lpm_mux:\$00000\|mux_omc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607037245599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AND_XOR TRISCALU:inst4\|ALU:inst\|AND_XOR:inst2 " "Elaborating entity \"AND_XOR\" for hierarchy \"TRISCALU:inst4\|ALU:inst\|AND_XOR:inst2\"" {  } { { "../../Lab_7/ALU/ALU.bdf" "inst2" { Schematic "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_7/ALU/ALU.bdf" { { 320 544 672 528 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607037245669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ACC ACC:inst3 " "Elaborating entity \"ACC\" for hierarchy \"ACC:inst3\"" {  } { { "TRISCPROCESSOR.bdf" "inst3" { Schematic "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Project/TRISCPROCESSOR/TRISCPROCESSOR.bdf" { { 136 784 1080 296 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607037245731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74157 ACC:inst3\|74157:inst1 " "Elaborating entity \"74157\" for hierarchy \"ACC:inst3\|74157:inst1\"" {  } { { "../../Lab_10/ACC/ACC.bdf" "inst1" { Schematic "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_10/ACC/ACC.bdf" { { 208 456 576 400 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607037245933 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ACC:inst3\|74157:inst1 " "Elaborated megafunction instantiation \"ACC:inst3\|74157:inst1\"" {  } { { "../../Lab_10/ACC/ACC.bdf" "" { Schematic "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_10/ACC/ACC.bdf" { { 208 456 576 400 "inst1" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607037245933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TRISCRAM TRISCRAM:inst " "Elaborating entity \"TRISCRAM\" for hierarchy \"TRISCRAM:inst\"" {  } { { "TRISCPROCESSOR.bdf" "inst" { Schematic "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Project/TRISCPROCESSOR/TRISCPROCESSOR.bdf" { { 112 344 584 312 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607037245971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TRISCRAMfall2020 TRISCRAM:inst\|TRISCRAMfall2020:inst " "Elaborating entity \"TRISCRAMfall2020\" for hierarchy \"TRISCRAM:inst\|TRISCRAMfall2020:inst\"" {  } { { "../TRISCRAM/TRISCRAM.bdf" "inst" { Schematic "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Project/TRISCRAM/TRISCRAM.bdf" { { 168 696 912 296 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607037246119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram TRISCRAM:inst\|TRISCRAMfall2020:inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"TRISCRAM:inst\|TRISCRAMfall2020:inst\|altsyncram:altsyncram_component\"" {  } { { "../TRISCRAMfall2020/TRISCRAMfall2020.v" "altsyncram_component" { Text "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Project/TRISCRAMfall2020/TRISCRAMfall2020.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607037246366 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TRISCRAM:inst\|TRISCRAMfall2020:inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"TRISCRAM:inst\|TRISCRAMfall2020:inst\|altsyncram:altsyncram_component\"" {  } { { "../TRISCRAMfall2020/TRISCRAMfall2020.v" "" { Text "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Project/TRISCRAMfall2020/TRISCRAMfall2020.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607037246388 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TRISCRAM:inst\|TRISCRAMfall2020:inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"TRISCRAM:inst\|TRISCRAMfall2020:inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607037246388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607037246388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file TRISCRAMfall2020.mif " "Parameter \"init_file\" = \"TRISCRAMfall2020.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607037246388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607037246388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607037246388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607037246388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16 " "Parameter \"numwords_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607037246388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607037246388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607037246388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607037246388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607037246388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 4 " "Parameter \"widthad_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607037246388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607037246388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607037246388 ""}  } { { "../TRISCRAMfall2020/TRISCRAMfall2020.v" "" { Text "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Project/TRISCRAMfall2020/TRISCRAMfall2020.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1607037246388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7vc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7vc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7vc1 " "Found entity 1: altsyncram_7vc1" {  } { { "db/altsyncram_7vc1.tdf" "" { Text "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Project/TRISCPROCESSOR/db/altsyncram_7vc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607037246644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607037246644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7vc1 TRISCRAM:inst\|TRISCRAMfall2020:inst\|altsyncram:altsyncram_component\|altsyncram_7vc1:auto_generated " "Elaborating entity \"altsyncram_7vc1\" for hierarchy \"TRISCRAM:inst\|TRISCRAMfall2020:inst\|altsyncram:altsyncram_component\|altsyncram_7vc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607037246682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IR IR:inst6 " "Elaborating entity \"IR\" for hierarchy \"IR:inst6\"" {  } { { "TRISCPROCESSOR.bdf" "inst6" { Schematic "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Project/TRISCPROCESSOR/TRISCPROCESSOR.bdf" { { -40 1496 1648 112 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607037246860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TRISCHEX TRISCHEX:inst8 " "Elaborating entity \"TRISCHEX\" for hierarchy \"TRISCHEX:inst8\"" {  } { { "TRISCPROCESSOR.bdf" "inst8" { Schematic "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Project/TRISCPROCESSOR/TRISCPROCESSOR.bdf" { { -304 1736 1896 -224 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607037246914 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CU:inst7\|FSM:inst1\|CONTROL\[14\] CU:inst7\|FSM:inst1\|CONTROL\[15\] " "Duplicate LATCH primitive \"CU:inst7\|FSM:inst1\|CONTROL\[14\]\" merged with LATCH primitive \"CU:inst7\|FSM:inst1\|CONTROL\[15\]\"" {  } { { "../../Lab_12/FSM/FSM.v" "" { Text "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/FSM/FSM.v" 26 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607037247954 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CU:inst7\|FSM:inst1\|CONTROL\[2\] CU:inst7\|FSM:inst1\|CONTROL\[7\] " "Duplicate LATCH primitive \"CU:inst7\|FSM:inst1\|CONTROL\[2\]\" merged with LATCH primitive \"CU:inst7\|FSM:inst1\|CONTROL\[7\]\"" {  } { { "../../Lab_12/FSM/FSM.v" "" { Text "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/FSM/FSM.v" 26 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607037247954 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Quartus II" 0 -1 1607037247954 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CU:inst7\|FSM:inst1\|nextstate.JMP1_699 " "Latch CU:inst7\|FSM:inst1\|nextstate.JMP1_699 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CU:inst7\|FSM:inst1\|state.DECODE " "Ports D and ENA on the latch are fed by the same signal CU:inst7\|FSM:inst1\|state.DECODE" {  } { { "../../Lab_12/FSM/FSM.v" "" { Text "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/FSM/FSM.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1607037247954 ""}  } { { "../../Lab_12/FSM/FSM.v" "" { Text "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/FSM/FSM.v" 26 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1607037247954 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "PC:inst2\|74193:inst\|23 PC:inst2\|74193:inst\|23~_emulated PC:inst2\|74193:inst\|23~1 " "Register \"PC:inst2\|74193:inst\|23\" is converted into an equivalent circuit using register \"PC:inst2\|74193:inst\|23~_emulated\" and latch \"PC:inst2\|74193:inst\|23~1\"" {  } { { "74193.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74193.bdf" { { 800 736 800 880 "23" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1607037247954 "|TRISCPROCESSOR|PC:inst2|74193:inst|23"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "PC:inst2\|74193:inst\|24 PC:inst2\|74193:inst\|24~_emulated PC:inst2\|74193:inst\|24~1 " "Register \"PC:inst2\|74193:inst\|24\" is converted into an equivalent circuit using register \"PC:inst2\|74193:inst\|24~_emulated\" and latch \"PC:inst2\|74193:inst\|24~1\"" {  } { { "74193.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74193.bdf" { { 560 736 800 640 "24" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1607037247954 "|TRISCPROCESSOR|PC:inst2|74193:inst|24"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "PC:inst2\|74193:inst\|25 PC:inst2\|74193:inst\|25~_emulated PC:inst2\|74193:inst\|25~1 " "Register \"PC:inst2\|74193:inst\|25\" is converted into an equivalent circuit using register \"PC:inst2\|74193:inst\|25~_emulated\" and latch \"PC:inst2\|74193:inst\|25~1\"" {  } { { "74193.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74193.bdf" { { 320 736 800 400 "25" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1607037247954 "|TRISCPROCESSOR|PC:inst2|74193:inst|25"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "PC:inst2\|74193:inst\|26 PC:inst2\|74193:inst\|26~_emulated PC:inst2\|74193:inst\|26~1 " "Register \"PC:inst2\|74193:inst\|26\" is converted into an equivalent circuit using register \"PC:inst2\|74193:inst\|26~_emulated\" and latch \"PC:inst2\|74193:inst\|26~1\"" {  } { { "74193.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74193.bdf" { { 80 736 800 160 "26" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1607037247954 "|TRISCPROCESSOR|PC:inst2|74193:inst|26"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ACC:inst3\|74193:inst\|23 ACC:inst3\|74193:inst\|23~_emulated ACC:inst3\|74193:inst\|23~1 " "Register \"ACC:inst3\|74193:inst\|23\" is converted into an equivalent circuit using register \"ACC:inst3\|74193:inst\|23~_emulated\" and latch \"ACC:inst3\|74193:inst\|23~1\"" {  } { { "74193.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74193.bdf" { { 800 736 800 880 "23" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1607037247954 "|TRISCPROCESSOR|ACC:inst3|74193:inst|23"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ACC:inst3\|74193:inst\|24 ACC:inst3\|74193:inst\|24~_emulated ACC:inst3\|74193:inst\|24~1 " "Register \"ACC:inst3\|74193:inst\|24\" is converted into an equivalent circuit using register \"ACC:inst3\|74193:inst\|24~_emulated\" and latch \"ACC:inst3\|74193:inst\|24~1\"" {  } { { "74193.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74193.bdf" { { 560 736 800 640 "24" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1607037247954 "|TRISCPROCESSOR|ACC:inst3|74193:inst|24"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ACC:inst3\|74193:inst\|25 ACC:inst3\|74193:inst\|25~_emulated ACC:inst3\|74193:inst\|25~1 " "Register \"ACC:inst3\|74193:inst\|25\" is converted into an equivalent circuit using register \"ACC:inst3\|74193:inst\|25~_emulated\" and latch \"ACC:inst3\|74193:inst\|25~1\"" {  } { { "74193.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74193.bdf" { { 320 736 800 400 "25" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1607037247954 "|TRISCPROCESSOR|ACC:inst3|74193:inst|25"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ACC:inst3\|74193:inst\|26 ACC:inst3\|74193:inst\|26~_emulated ACC:inst3\|74193:inst\|26~1 " "Register \"ACC:inst3\|74193:inst\|26\" is converted into an equivalent circuit using register \"ACC:inst3\|74193:inst\|26~_emulated\" and latch \"ACC:inst3\|74193:inst\|26~1\"" {  } { { "74193.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74193.bdf" { { 80 736 800 160 "26" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1607037247954 "|TRISCPROCESSOR|ACC:inst3|74193:inst|26"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1607037247954 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "C\[6\] GND " "Pin \"C\[6\]\" is stuck at GND" {  } { { "TRISCPROCESSOR.bdf" "" { Schematic "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Project/TRISCPROCESSOR/TRISCPROCESSOR.bdf" { { 392 1688 1864 408 "C\[15..0\]" "" } { 296 1552 1568 400 "C\[15..0\]" "" } { 296 1416 1432 400 "C\[15\]" "" } { 296 1280 1296 400 "C\[14\]" "" } { 296 1248 1264 400 "C\[13\]" "" } { 296 1216 1232 400 "C\[12\]" "" } { 296 968 984 400 "C\[11\]" "" } { 296 936 952 400 "C\[10\]" "" } { 296 896 912 400 "C\[9\]" "" } { 296 864 880 400 "C\[8\]" "" } { 288 696 712 400 "C\[2\]" "" } { 288 664 680 400 "C\[1\]" "" } { 288 632 648 400 "C\[0\]" "" } { 312 496 512 400 "C\[5\]" "" } { 312 464 480 400 "C\[4\]" "" } { 312 432 448 400 "C\[3\]" "" } { 40 1640 1656 400 "C\[7\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1607037248023 "|TRISCPROCESSOR|C[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MDI\[7\] GND " "Pin \"MDI\[7\]\" is stuck at GND" {  } { { "TRISCPROCESSOR.bdf" "" { Schematic "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Project/TRISCPROCESSOR/TRISCPROCESSOR.bdf" { { -152 176 352 -136 "MDI\[7..0\]" "" } { -144 936 952 136 "MDI\[3..0\]" "" } { -144 464 480 112 "MDI\[7..0\]" "" } { -288 1658 1736 -272 "MDI\[3..0\]" "" } { -160 952 1680 -144 "MDI\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1607037248023 "|TRISCPROCESSOR|MDI[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MDI\[6\] GND " "Pin \"MDI\[6\]\" is stuck at GND" {  } { { "TRISCPROCESSOR.bdf" "" { Schematic "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Project/TRISCPROCESSOR/TRISCPROCESSOR.bdf" { { -152 176 352 -136 "MDI\[7..0\]" "" } { -144 936 952 136 "MDI\[3..0\]" "" } { -144 464 480 112 "MDI\[7..0\]" "" } { -288 1658 1736 -272 "MDI\[3..0\]" "" } { -160 952 1680 -144 "MDI\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1607037248023 "|TRISCPROCESSOR|MDI[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MDI\[5\] GND " "Pin \"MDI\[5\]\" is stuck at GND" {  } { { "TRISCPROCESSOR.bdf" "" { Schematic "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Project/TRISCPROCESSOR/TRISCPROCESSOR.bdf" { { -152 176 352 -136 "MDI\[7..0\]" "" } { -144 936 952 136 "MDI\[3..0\]" "" } { -144 464 480 112 "MDI\[7..0\]" "" } { -288 1658 1736 -272 "MDI\[3..0\]" "" } { -160 952 1680 -144 "MDI\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1607037248023 "|TRISCPROCESSOR|MDI[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MDI\[4\] GND " "Pin \"MDI\[4\]\" is stuck at GND" {  } { { "TRISCPROCESSOR.bdf" "" { Schematic "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Project/TRISCPROCESSOR/TRISCPROCESSOR.bdf" { { -152 176 352 -136 "MDI\[7..0\]" "" } { -144 936 952 136 "MDI\[3..0\]" "" } { -144 464 480 112 "MDI\[7..0\]" "" } { -288 1658 1736 -272 "MDI\[3..0\]" "" } { -160 952 1680 -144 "MDI\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1607037248023 "|TRISCPROCESSOR|MDI[4]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1607037248023 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "6 " "6 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1607037248193 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/Documents/School/Fall_2020/CSE_2441-TA/Labs/Project/TRISCPROCESSOR/output_files/TRISCPROCESSOR.map.smsg " "Generated suppressed messages file /Documents/School/Fall_2020/CSE_2441-TA/Labs/Project/TRISCPROCESSOR/output_files/TRISCPROCESSOR.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1607037248857 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1607037249544 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607037249544 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "301 " "Implemented 301 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1607037249861 ""} { "Info" "ICUT_CUT_TM_OPINS" "64 " "Implemented 64 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1607037249861 ""} { "Info" "ICUT_CUT_TM_LCELLS" "227 " "Implemented 227 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1607037249861 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1607037249861 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1607037249861 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 90 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 90 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4620 " "Peak virtual memory: 4620 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1607037249977 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 03 17:14:09 2020 " "Processing ended: Thu Dec 03 17:14:09 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1607037249977 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1607037249977 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1607037249977 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1607037249977 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1607037252832 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1607037252845 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 03 17:14:10 2020 " "Processing started: Thu Dec 03 17:14:10 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1607037252845 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1607037252845 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off TRISCPROCESSOR -c TRISCPROCESSOR " "Command: quartus_fit --read_settings_files=off --write_settings_files=off TRISCPROCESSOR -c TRISCPROCESSOR" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1607037252853 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1607037252958 ""}
{ "Info" "0" "" "Project  = TRISCPROCESSOR" {  } {  } 0 0 "Project  = TRISCPROCESSOR" 0 0 "Fitter" 0 0 1607037252958 ""}
{ "Info" "0" "" "Revision = TRISCPROCESSOR" {  } {  } 0 0 "Revision = TRISCPROCESSOR" 0 0 "Fitter" 0 0 1607037252958 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1607037254797 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "TRISCPROCESSOR EP2C20AF484A7 " "Selected device EP2C20AF484A7 for design \"TRISCPROCESSOR\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1607037254850 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1607037254882 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 125 degrees C " "High junction temperature is 125 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1607037254882 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1607037254950 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1607037254966 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C15AF484A7 " "Device EP2C15AF484A7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1607037255325 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1607037255325 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ C4 " "Pin ~ASDO~ is reserved at location C4" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Project/TRISCPROCESSOR/" { { 0 { 0 ""} 0 536 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1607037255341 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ C3 " "Pin ~nCSO~ is reserved at location C3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Project/TRISCPROCESSOR/" { { 0 { 0 ""} 0 537 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1607037255341 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS91p/nCEO~ W20 " "Pin ~LVDS91p/nCEO~ is reserved at location W20" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS91p/nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS91p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Project/TRISCPROCESSOR/" { { 0 { 0 ""} 0 538 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1607037255341 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1607037255341 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1607037255341 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "20 66 " "No exact pin location assignment(s) for 20 pins of 66 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADDR\[3\] " "Pin ADDR\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ADDR[3] } } } { "TRISCPROCESSOR.bdf" "" { Schematic "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Project/TRISCPROCESSOR/TRISCPROCESSOR.bdf" { { -120 176 352 -104 "ADDR" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADDR[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Project/TRISCPROCESSOR/" { { 0 { 0 ""} 0 46 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1607037255403 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADDR\[2\] " "Pin ADDR\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ADDR[2] } } } { "TRISCPROCESSOR.bdf" "" { Schematic "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Project/TRISCPROCESSOR/TRISCPROCESSOR.bdf" { { -120 176 352 -104 "ADDR" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADDR[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Project/TRISCPROCESSOR/" { { 0 { 0 ""} 0 47 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1607037255403 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADDR\[1\] " "Pin ADDR\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ADDR[1] } } } { "TRISCPROCESSOR.bdf" "" { Schematic "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Project/TRISCPROCESSOR/TRISCPROCESSOR.bdf" { { -120 176 352 -104 "ADDR" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADDR[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Project/TRISCPROCESSOR/" { { 0 { 0 ""} 0 48 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1607037255403 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADDR\[0\] " "Pin ADDR\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ADDR[0] } } } { "TRISCPROCESSOR.bdf" "" { Schematic "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Project/TRISCPROCESSOR/TRISCPROCESSOR.bdf" { { -120 176 352 -104 "ADDR" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADDR[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Project/TRISCPROCESSOR/" { { 0 { 0 ""} 0 49 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1607037255403 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MDO\[7\] " "Pin MDO\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MDO[7] } } } { "TRISCPROCESSOR.bdf" "" { Schematic "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Project/TRISCPROCESSOR/TRISCPROCESSOR.bdf" { { -136 176 352 -120 "MDO" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MDO[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Project/TRISCPROCESSOR/" { { 0 { 0 ""} 0 66 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1607037255403 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MDO\[6\] " "Pin MDO\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MDO[6] } } } { "TRISCPROCESSOR.bdf" "" { Schematic "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Project/TRISCPROCESSOR/TRISCPROCESSOR.bdf" { { -136 176 352 -120 "MDO" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MDO[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Project/TRISCPROCESSOR/" { { 0 { 0 ""} 0 67 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1607037255403 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MDO\[5\] " "Pin MDO\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MDO[5] } } } { "TRISCPROCESSOR.bdf" "" { Schematic "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Project/TRISCPROCESSOR/TRISCPROCESSOR.bdf" { { -136 176 352 -120 "MDO" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MDO[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Project/TRISCPROCESSOR/" { { 0 { 0 ""} 0 68 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1607037255403 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MDO\[4\] " "Pin MDO\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MDO[4] } } } { "TRISCPROCESSOR.bdf" "" { Schematic "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Project/TRISCPROCESSOR/TRISCPROCESSOR.bdf" { { -136 176 352 -120 "MDO" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MDO[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Project/TRISCPROCESSOR/" { { 0 { 0 ""} 0 69 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1607037255403 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MDO\[3\] " "Pin MDO\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MDO[3] } } } { "TRISCPROCESSOR.bdf" "" { Schematic "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Project/TRISCPROCESSOR/TRISCPROCESSOR.bdf" { { -136 176 352 -120 "MDO" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MDO[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Project/TRISCPROCESSOR/" { { 0 { 0 ""} 0 70 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1607037255403 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MDO\[2\] " "Pin MDO\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MDO[2] } } } { "TRISCPROCESSOR.bdf" "" { Schematic "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Project/TRISCPROCESSOR/TRISCPROCESSOR.bdf" { { -136 176 352 -120 "MDO" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MDO[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Project/TRISCPROCESSOR/" { { 0 { 0 ""} 0 71 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1607037255403 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MDO\[1\] " "Pin MDO\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MDO[1] } } } { "TRISCPROCESSOR.bdf" "" { Schematic "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Project/TRISCPROCESSOR/TRISCPROCESSOR.bdf" { { -136 176 352 -120 "MDO" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MDO[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Project/TRISCPROCESSOR/" { { 0 { 0 ""} 0 72 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1607037255403 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MDO\[0\] " "Pin MDO\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MDO[0] } } } { "TRISCPROCESSOR.bdf" "" { Schematic "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Project/TRISCPROCESSOR/TRISCPROCESSOR.bdf" { { -136 176 352 -120 "MDO" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MDO[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Project/TRISCPROCESSOR/" { { 0 { 0 ""} 0 73 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1607037255403 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MDI\[7\] " "Pin MDI\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MDI[7] } } } { "TRISCPROCESSOR.bdf" "" { Schematic "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Project/TRISCPROCESSOR/TRISCPROCESSOR.bdf" { { -152 176 352 -136 "MDI" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MDI[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Project/TRISCPROCESSOR/" { { 0 { 0 ""} 0 74 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1607037255403 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MDI\[6\] " "Pin MDI\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MDI[6] } } } { "TRISCPROCESSOR.bdf" "" { Schematic "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Project/TRISCPROCESSOR/TRISCPROCESSOR.bdf" { { -152 176 352 -136 "MDI" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MDI[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Project/TRISCPROCESSOR/" { { 0 { 0 ""} 0 75 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1607037255403 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MDI\[5\] " "Pin MDI\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MDI[5] } } } { "TRISCPROCESSOR.bdf" "" { Schematic "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Project/TRISCPROCESSOR/TRISCPROCESSOR.bdf" { { -152 176 352 -136 "MDI" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MDI[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Project/TRISCPROCESSOR/" { { 0 { 0 ""} 0 76 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1607037255403 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MDI\[4\] " "Pin MDI\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MDI[4] } } } { "TRISCPROCESSOR.bdf" "" { Schematic "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Project/TRISCPROCESSOR/TRISCPROCESSOR.bdf" { { -152 176 352 -136 "MDI" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MDI[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Project/TRISCPROCESSOR/" { { 0 { 0 ""} 0 77 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1607037255403 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MDI\[3\] " "Pin MDI\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MDI[3] } } } { "TRISCPROCESSOR.bdf" "" { Schematic "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Project/TRISCPROCESSOR/TRISCPROCESSOR.bdf" { { -152 176 352 -136 "MDI" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MDI[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Project/TRISCPROCESSOR/" { { 0 { 0 ""} 0 78 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1607037255403 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MDI\[2\] " "Pin MDI\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MDI[2] } } } { "TRISCPROCESSOR.bdf" "" { Schematic "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Project/TRISCPROCESSOR/TRISCPROCESSOR.bdf" { { -152 176 352 -136 "MDI" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MDI[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Project/TRISCPROCESSOR/" { { 0 { 0 ""} 0 79 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1607037255403 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MDI\[1\] " "Pin MDI\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MDI[1] } } } { "TRISCPROCESSOR.bdf" "" { Schematic "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Project/TRISCPROCESSOR/TRISCPROCESSOR.bdf" { { -152 176 352 -136 "MDI" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MDI[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Project/TRISCPROCESSOR/" { { 0 { 0 ""} 0 80 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1607037255403 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MDI\[0\] " "Pin MDI\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MDI[0] } } } { "TRISCPROCESSOR.bdf" "" { Schematic "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Project/TRISCPROCESSOR/TRISCPROCESSOR.bdf" { { -152 176 352 -136 "MDI" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MDI[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Project/TRISCPROCESSOR/" { { 0 { 0 ""} 0 81 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1607037255403 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1607037255403 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "47 " "TimeQuest Timing Analyzer is analyzing 47 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1607037255519 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "TRISCPROCESSOR.sdc " "Synopsys Design Constraints File file not found: 'TRISCPROCESSOR.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1607037255525 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1607037255527 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1607037255538 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CU:inst7\|FSM:inst1\|nextstate.START~1  " "Automatically promoted node CU:inst7\|FSM:inst1\|nextstate.START~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1607037255568 ""}  } { { "../../Lab_12/FSM/FSM.v" "" { Text "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/FSM/FSM.v" 5 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CU:inst7|FSM:inst1|nextstate.START~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Project/TRISCPROCESSOR/" { { 0 { 0 ""} 0 422 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1607037255568 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CU:inst7\|FSM:inst1\|CONTROL~3  " "Automatically promoted node CU:inst7\|FSM:inst1\|CONTROL~3 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1607037255568 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CU:inst7\|FSM:inst1\|CONTROL\[11\] " "Destination node CU:inst7\|FSM:inst1\|CONTROL\[11\]" {  } { { "../../Lab_12/FSM/FSM.v" "" { Text "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/FSM/FSM.v" 26 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CU:inst7|FSM:inst1|CONTROL[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Project/TRISCPROCESSOR/" { { 0 { 0 ""} 0 157 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1607037255568 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CU:inst7\|FSM:inst1\|CONTROL\[10\] " "Destination node CU:inst7\|FSM:inst1\|CONTROL\[10\]" {  } { { "../../Lab_12/FSM/FSM.v" "" { Text "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/FSM/FSM.v" 26 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CU:inst7|FSM:inst1|CONTROL[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Project/TRISCPROCESSOR/" { { 0 { 0 ""} 0 156 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1607037255568 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CU:inst7\|FSM:inst1\|CONTROL\[8\] " "Destination node CU:inst7\|FSM:inst1\|CONTROL\[8\]" {  } { { "../../Lab_12/FSM/FSM.v" "" { Text "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/FSM/FSM.v" 26 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CU:inst7|FSM:inst1|CONTROL[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Project/TRISCPROCESSOR/" { { 0 { 0 ""} 0 154 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1607037255568 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CU:inst7\|FSM:inst1\|CONTROL\[4\] " "Destination node CU:inst7\|FSM:inst1\|CONTROL\[4\]" {  } { { "../../Lab_12/FSM/FSM.v" "" { Text "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/FSM/FSM.v" 26 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CU:inst7|FSM:inst1|CONTROL[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Project/TRISCPROCESSOR/" { { 0 { 0 ""} 0 151 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1607037255568 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CU:inst7\|FSM:inst1\|CONTROL\[1\] " "Destination node CU:inst7\|FSM:inst1\|CONTROL\[1\]" {  } { { "../../Lab_12/FSM/FSM.v" "" { Text "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/FSM/FSM.v" 26 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CU:inst7|FSM:inst1|CONTROL[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Project/TRISCPROCESSOR/" { { 0 { 0 ""} 0 149 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1607037255568 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CU:inst7\|FSM:inst1\|CONTROL\[0\] " "Destination node CU:inst7\|FSM:inst1\|CONTROL\[0\]" {  } { { "../../Lab_12/FSM/FSM.v" "" { Text "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/FSM/FSM.v" 26 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CU:inst7|FSM:inst1|CONTROL[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Project/TRISCPROCESSOR/" { { 0 { 0 ""} 0 148 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1607037255568 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1607037255568 ""}  } { { "../../Lab_12/FSM/FSM.v" "" { Text "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/FSM/FSM.v" 4 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CU:inst7|FSM:inst1|CONTROL~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Project/TRISCPROCESSOR/" { { 0 { 0 ""} 0 398 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1607037255568 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "TRISCRAM:inst\|inst3  " "Automatically promoted node TRISCRAM:inst\|inst3 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1607037255568 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "TRISCRAM:inst\|TRISCRAMfall2020:inst\|altsyncram:altsyncram_component\|altsyncram_7vc1:auto_generated\|ram_block1a0 " "Destination node TRISCRAM:inst\|TRISCRAMfall2020:inst\|altsyncram:altsyncram_component\|altsyncram_7vc1:auto_generated\|ram_block1a0" {  } { { "db/altsyncram_7vc1.tdf" "" { Text "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Project/TRISCPROCESSOR/db/altsyncram_7vc1.tdf" 36 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TRISCRAM:inst|TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|q_a[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Project/TRISCPROCESSOR/" { { 0 { 0 ""} 0 120 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1607037255568 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "TRISCRAM:inst\|TRISCRAMfall2020:inst\|altsyncram:altsyncram_component\|altsyncram_7vc1:auto_generated\|ram_block1a1 " "Destination node TRISCRAM:inst\|TRISCRAMfall2020:inst\|altsyncram:altsyncram_component\|altsyncram_7vc1:auto_generated\|ram_block1a1" {  } { { "db/altsyncram_7vc1.tdf" "" { Text "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Project/TRISCPROCESSOR/db/altsyncram_7vc1.tdf" 57 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TRISCRAM:inst|TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|q_a[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Project/TRISCPROCESSOR/" { { 0 { 0 ""} 0 121 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1607037255568 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "TRISCRAM:inst\|TRISCRAMfall2020:inst\|altsyncram:altsyncram_component\|altsyncram_7vc1:auto_generated\|ram_block1a2 " "Destination node TRISCRAM:inst\|TRISCRAMfall2020:inst\|altsyncram:altsyncram_component\|altsyncram_7vc1:auto_generated\|ram_block1a2" {  } { { "db/altsyncram_7vc1.tdf" "" { Text "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Project/TRISCPROCESSOR/db/altsyncram_7vc1.tdf" 78 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TRISCRAM:inst|TRISCRAMfall2020:inst|altsyncram:altsyncram_component|altsyncram_7vc1:auto_generated|q_a[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Project/TRISCPROCESSOR/" { { 0 { 0 ""} 0 122 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1607037255568 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1607037255568 ""}  } { { "../TRISCRAM/TRISCRAM.bdf" "" { Schematic "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Project/TRISCRAM/TRISCRAM.bdf" { { 256 616 680 304 "inst3" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TRISCRAM:inst|inst3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Project/TRISCPROCESSOR/" { { 0 { 0 ""} 0 137 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1607037255568 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CU:inst7\|FSM:inst1\|CONTROL\[15\]  " "Automatically promoted node CU:inst7\|FSM:inst1\|CONTROL\[15\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1607037255578 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "TRISCALU:inst4\|74175:inst2\|16 " "Destination node TRISCALU:inst4\|74175:inst2\|16" {  } { { "74175.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74175.bdf" { { 40 352 416 120 "16" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TRISCALU:inst4|74175:inst2|16 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Project/TRISCPROCESSOR/" { { 0 { 0 ""} 0 292 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1607037255578 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "TRISCALU:inst4\|74175:inst2\|15 " "Destination node TRISCALU:inst4\|74175:inst2\|15" {  } { { "74175.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74175.bdf" { { 184 352 416 264 "15" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TRISCALU:inst4|74175:inst2|15 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Project/TRISCPROCESSOR/" { { 0 { 0 ""} 0 293 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1607037255578 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "TRISCALU:inst4\|74175:inst2\|14 " "Destination node TRISCALU:inst4\|74175:inst2\|14" {  } { { "74175.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74175.bdf" { { 344 352 416 424 "14" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TRISCALU:inst4|74175:inst2|14 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Project/TRISCPROCESSOR/" { { 0 { 0 ""} 0 294 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1607037255578 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CU:inst7\|FSM:inst1\|CONTROL\[15\] " "Destination node CU:inst7\|FSM:inst1\|CONTROL\[15\]" {  } { { "../../Lab_12/FSM/FSM.v" "" { Text "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/FSM/FSM.v" 26 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CU:inst7|FSM:inst1|CONTROL[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Project/TRISCPROCESSOR/" { { 0 { 0 ""} 0 160 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1607037255578 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "C\[15\] " "Destination node C\[15\]" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { C[15] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "C\[15\]" } } } } { "TRISCPROCESSOR.bdf" "" { Schematic "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Project/TRISCPROCESSOR/TRISCPROCESSOR.bdf" { { 392 1688 1864 408 "C" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { C[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Project/TRISCPROCESSOR/" { { 0 { 0 ""} 0 50 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1607037255578 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "C\[14\] " "Destination node C\[14\]" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { C[14] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "C\[14\]" } } } } { "TRISCPROCESSOR.bdf" "" { Schematic "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Project/TRISCPROCESSOR/TRISCPROCESSOR.bdf" { { 392 1688 1864 408 "C" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { C[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Project/TRISCPROCESSOR/" { { 0 { 0 ""} 0 51 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1607037255578 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1607037255578 ""}  } { { "../../Lab_12/FSM/FSM.v" "" { Text "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_12/FSM/FSM.v" 26 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CU:inst7|FSM:inst1|CONTROL[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Project/TRISCPROCESSOR/" { { 0 { 0 ""} 0 160 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1607037255578 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1607037255678 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1607037255678 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1607037255678 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1607037255678 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1607037255678 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1607037255678 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1607037255694 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1607037255694 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1607037255694 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1607037255694 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1607037255694 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "20 unused 3.3V 0 20 0 " "Number of I/O pins in group: 20 (unused VREF, 3.3V VCCIO, 0 input, 20 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1607037255710 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1607037255710 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1607037255710 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 0 41 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  41 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1607037255710 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 30 3 " "I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 30 total pin(s) used --  3 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1607037255710 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 43 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1607037255710 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 40 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1607037255710 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 39 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  39 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1607037255710 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 3.3V 19 17 " "I/O bank number 6 does not use VREF pins and has 3.3V VCCIO pins. 19 total pin(s) used --  17 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1607037255710 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 40 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1607037255710 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1607037255710 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1607037255710 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1607037255710 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1607037255741 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1607037256625 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1607037256752 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1607037256763 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1607037257506 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1607037257506 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1607037257580 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X38_Y0 X50_Y13 " "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X38_Y0 to location X50_Y13" {  } { { "loc" "" { Generic "//vmware-host/Shared Folders/Documents/School/Fall_2020/CSE_2441-TA/Labs/Project/TRISCPROCESSOR/" { { 1 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X38_Y0 to location X50_Y13"} { { 11 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X38_Y0 to location X50_Y13"} 38 0 13 14 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1607037258375 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1607037258375 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1607037259109 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1607037259109 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1607037259109 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.39 " "Total time spent on timing analysis during the Fitter is 0.39 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1607037259124 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1607037259140 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "64 " "Found 64 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ADDR\[3\] 0 " "Pin \"ADDR\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1607037259140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ADDR\[2\] 0 " "Pin \"ADDR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1607037259140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ADDR\[1\] 0 " "Pin \"ADDR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1607037259140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ADDR\[0\] 0 " "Pin \"ADDR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1607037259140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C\[15\] 0 " "Pin \"C\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1607037259140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C\[14\] 0 " "Pin \"C\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1607037259140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C\[13\] 0 " "Pin \"C\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1607037259140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C\[12\] 0 " "Pin \"C\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1607037259140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C\[11\] 0 " "Pin \"C\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1607037259140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C\[10\] 0 " "Pin \"C\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1607037259140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C\[9\] 0 " "Pin \"C\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1607037259140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C\[8\] 0 " "Pin \"C\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1607037259140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C\[7\] 0 " "Pin \"C\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1607037259140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C\[6\] 0 " "Pin \"C\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1607037259140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C\[5\] 0 " "Pin \"C\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1607037259140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C\[4\] 0 " "Pin \"C\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1607037259140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C\[3\] 0 " "Pin \"C\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1607037259140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C\[2\] 0 " "Pin \"C\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1607037259140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C\[1\] 0 " "Pin \"C\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1607037259140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C\[0\] 0 " "Pin \"C\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1607037259140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MDO\[7\] 0 " "Pin \"MDO\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1607037259140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MDO\[6\] 0 " "Pin \"MDO\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1607037259140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MDO\[5\] 0 " "Pin \"MDO\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1607037259140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MDO\[4\] 0 " "Pin \"MDO\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1607037259140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MDO\[3\] 0 " "Pin \"MDO\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1607037259140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MDO\[2\] 0 " "Pin \"MDO\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1607037259140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MDO\[1\] 0 " "Pin \"MDO\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1607037259140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MDO\[0\] 0 " "Pin \"MDO\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1607037259140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MDI\[7\] 0 " "Pin \"MDI\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1607037259140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MDI\[6\] 0 " "Pin \"MDI\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1607037259140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MDI\[5\] 0 " "Pin \"MDI\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1607037259140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MDI\[4\] 0 " "Pin \"MDI\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1607037259140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MDI\[3\] 0 " "Pin \"MDI\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1607037259140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MDI\[2\] 0 " "Pin \"MDI\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1607037259140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MDI\[1\] 0 " "Pin \"MDI\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1607037259140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MDI\[0\] 0 " "Pin \"MDI\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1607037259140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[6\] 0 " "Pin \"HEX0\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1607037259140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[5\] 0 " "Pin \"HEX0\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1607037259140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[4\] 0 " "Pin \"HEX0\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1607037259140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[3\] 0 " "Pin \"HEX0\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1607037259140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[2\] 0 " "Pin \"HEX0\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1607037259140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[1\] 0 " "Pin \"HEX0\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1607037259140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[0\] 0 " "Pin \"HEX0\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1607037259140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[6\] 0 " "Pin \"HEX1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1607037259140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[5\] 0 " "Pin \"HEX1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1607037259140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[4\] 0 " "Pin \"HEX1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1607037259140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[3\] 0 " "Pin \"HEX1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1607037259140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[2\] 0 " "Pin \"HEX1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1607037259140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[1\] 0 " "Pin \"HEX1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1607037259140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[0\] 0 " "Pin \"HEX1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1607037259140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[6\] 0 " "Pin \"HEX2\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1607037259140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[5\] 0 " "Pin \"HEX2\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1607037259140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[4\] 0 " "Pin \"HEX2\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1607037259140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[3\] 0 " "Pin \"HEX2\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1607037259140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[2\] 0 " "Pin \"HEX2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1607037259140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[1\] 0 " "Pin \"HEX2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1607037259140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[0\] 0 " "Pin \"HEX2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1607037259140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[6\] 0 " "Pin \"HEX3\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1607037259140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[5\] 0 " "Pin \"HEX3\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1607037259140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[4\] 0 " "Pin \"HEX3\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1607037259140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[3\] 0 " "Pin \"HEX3\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1607037259140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[2\] 0 " "Pin \"HEX3\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1607037259140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[1\] 0 " "Pin \"HEX3\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1607037259140 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[0\] 0 " "Pin \"HEX3\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1607037259140 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1607037259140 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1607037259294 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1607037259310 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1607037259441 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1607037259624 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1607037259624 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1607037259677 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/Documents/School/Fall_2020/CSE_2441-TA/Labs/Project/TRISCPROCESSOR/output_files/TRISCPROCESSOR.fit.smsg " "Generated suppressed messages file /Documents/School/Fall_2020/CSE_2441-TA/Labs/Project/TRISCPROCESSOR/output_files/TRISCPROCESSOR.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1607037259800 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4847 " "Peak virtual memory: 4847 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1607037260592 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 03 17:14:20 2020 " "Processing ended: Thu Dec 03 17:14:20 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1607037260592 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1607037260592 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1607037260592 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1607037260592 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1607037261914 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1607037261914 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 03 17:14:21 2020 " "Processing started: Thu Dec 03 17:14:21 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1607037261914 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1607037261914 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off TRISCPROCESSOR -c TRISCPROCESSOR " "Command: quartus_asm --read_settings_files=off --write_settings_files=off TRISCPROCESSOR -c TRISCPROCESSOR" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1607037261914 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1607037264535 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1607037264581 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4559 " "Peak virtual memory: 4559 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1607037265269 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 03 17:14:25 2020 " "Processing ended: Thu Dec 03 17:14:25 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1607037265269 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1607037265269 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1607037265269 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1607037265269 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1607037265956 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1607037267912 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1607037267928 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 03 17:14:26 2020 " "Processing started: Thu Dec 03 17:14:26 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1607037267928 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1607037267928 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta TRISCPROCESSOR -c TRISCPROCESSOR " "Command: quartus_sta TRISCPROCESSOR -c TRISCPROCESSOR" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1607037267928 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1607037268028 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1607037269706 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1607037269737 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 125 degrees C " "High junction temperature is 125 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1607037269737 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "47 " "TimeQuest Timing Analyzer is analyzing 47 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1607037269859 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "TRISCPROCESSOR.sdc " "Synopsys Design Constraints File file not found: 'TRISCPROCESSOR.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1607037269953 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1607037269960 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLK CLK " "create_clock -period 1.000 -name CLK CLK" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1607037269960 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CU:inst7\|FSM:inst1\|state.DECODE CU:inst7\|FSM:inst1\|state.DECODE " "create_clock -period 1.000 -name CU:inst7\|FSM:inst1\|state.DECODE CU:inst7\|FSM:inst1\|state.DECODE" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1607037269960 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CU:inst7\|FSM:inst1\|state.JPN1 CU:inst7\|FSM:inst1\|state.JPN1 " "create_clock -period 1.000 -name CU:inst7\|FSM:inst1\|state.JPN1 CU:inst7\|FSM:inst1\|state.JPN1" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1607037269960 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CU:inst7\|FSM:inst1\|CONTROL\[15\] CU:inst7\|FSM:inst1\|CONTROL\[15\] " "create_clock -period 1.000 -name CU:inst7\|FSM:inst1\|CONTROL\[15\] CU:inst7\|FSM:inst1\|CONTROL\[15\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1607037269960 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CU:inst7\|FSM:inst1\|CONTROL\[7\] CU:inst7\|FSM:inst1\|CONTROL\[7\] " "create_clock -period 1.000 -name CU:inst7\|FSM:inst1\|CONTROL\[7\] CU:inst7\|FSM:inst1\|CONTROL\[7\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1607037269960 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ACC:inst3\|74193:inst\|24~1 ACC:inst3\|74193:inst\|24~1 " "create_clock -period 1.000 -name ACC:inst3\|74193:inst\|24~1 ACC:inst3\|74193:inst\|24~1" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1607037269960 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ACC:inst3\|74193:inst\|25~1 ACC:inst3\|74193:inst\|25~1 " "create_clock -period 1.000 -name ACC:inst3\|74193:inst\|25~1 ACC:inst3\|74193:inst\|25~1" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1607037269960 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ACC:inst3\|74193:inst\|26~1 ACC:inst3\|74193:inst\|26~1 " "create_clock -period 1.000 -name ACC:inst3\|74193:inst\|26~1 ACC:inst3\|74193:inst\|26~1" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1607037269960 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CU:inst7\|FSM:inst1\|CONTROL\[9\] CU:inst7\|FSM:inst1\|CONTROL\[9\] " "create_clock -period 1.000 -name CU:inst7\|FSM:inst1\|CONTROL\[9\] CU:inst7\|FSM:inst1\|CONTROL\[9\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1607037269960 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1607037269960 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|inst\|24~2  from: datab  to: combout " "Cell: inst3\|inst\|24~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607037269960 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|inst\|25~2  from: datab  to: combout " "Cell: inst3\|inst\|25~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607037269960 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|inst\|26~2  from: dataa  to: combout " "Cell: inst3\|inst\|26~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607037269960 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1607037269960 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1607037269976 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1607037270108 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1607037270155 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.145 " "Worst-case setup slack is -8.145" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1607037270194 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1607037270194 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.145       -36.302 CU:inst7\|FSM:inst1\|CONTROL\[15\]  " "   -8.145       -36.302 CU:inst7\|FSM:inst1\|CONTROL\[15\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1607037270194 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.515       -20.188 CU:inst7\|FSM:inst1\|CONTROL\[9\]  " "   -6.515       -20.188 CU:inst7\|FSM:inst1\|CONTROL\[9\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1607037270194 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.459       -41.160 CU:inst7\|FSM:inst1\|state.JPN1  " "   -6.459       -41.160 CU:inst7\|FSM:inst1\|state.JPN1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1607037270194 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.345       -41.833 CU:inst7\|FSM:inst1\|CONTROL\[7\]  " "   -6.345       -41.833 CU:inst7\|FSM:inst1\|CONTROL\[7\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1607037270194 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.898       -13.934 ACC:inst3\|74193:inst\|26~1  " "   -5.898       -13.934 ACC:inst3\|74193:inst\|26~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1607037270194 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.600        -9.040 ACC:inst3\|74193:inst\|25~1  " "   -5.600        -9.040 ACC:inst3\|74193:inst\|25~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1607037270194 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.459        -5.459 ACC:inst3\|74193:inst\|24~1  " "   -5.459        -5.459 ACC:inst3\|74193:inst\|24~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1607037270194 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.356       -88.051 CLK  " "   -4.356       -88.051 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1607037270194 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.624       -11.734 CU:inst7\|FSM:inst1\|state.DECODE  " "   -2.624       -11.734 CU:inst7\|FSM:inst1\|state.DECODE " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1607037270194 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1607037270194 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -3.406 " "Worst-case hold slack is -3.406" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1607037270224 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1607037270224 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.406        -3.406 ACC:inst3\|74193:inst\|25~1  " "   -3.406        -3.406 ACC:inst3\|74193:inst\|25~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1607037270224 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.977        -3.062 CU:inst7\|FSM:inst1\|state.JPN1  " "   -2.977        -3.062 CU:inst7\|FSM:inst1\|state.JPN1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1607037270224 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.879        -5.096 ACC:inst3\|74193:inst\|26~1  " "   -2.879        -5.096 ACC:inst3\|74193:inst\|26~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1607037270224 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.728       -15.151 CLK  " "   -2.728       -15.151 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1607037270224 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.689        -4.932 CU:inst7\|FSM:inst1\|CONTROL\[9\]  " "   -2.689        -4.932 CU:inst7\|FSM:inst1\|CONTROL\[9\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1607037270224 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.686        -6.576 CU:inst7\|FSM:inst1\|state.DECODE  " "   -2.686        -6.576 CU:inst7\|FSM:inst1\|state.DECODE " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1607037270224 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.315        -1.315 CU:inst7\|FSM:inst1\|CONTROL\[15\]  " "   -1.315        -1.315 CU:inst7\|FSM:inst1\|CONTROL\[15\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1607037270224 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.260         0.000 ACC:inst3\|74193:inst\|24~1  " "    0.260         0.000 ACC:inst3\|74193:inst\|24~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1607037270224 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.279         0.000 CU:inst7\|FSM:inst1\|CONTROL\[7\]  " "    1.279         0.000 CU:inst7\|FSM:inst1\|CONTROL\[7\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1607037270224 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1607037270224 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -7.058 " "Worst-case recovery slack is -7.058" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1607037270256 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1607037270256 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.058       -21.872 CU:inst7\|FSM:inst1\|CONTROL\[9\]  " "   -7.058       -21.872 CU:inst7\|FSM:inst1\|CONTROL\[9\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1607037270256 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.441       -15.065 ACC:inst3\|74193:inst\|26~1  " "   -6.441       -15.065 ACC:inst3\|74193:inst\|26~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1607037270256 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.438       -19.553 CU:inst7\|FSM:inst1\|CONTROL\[7\]  " "   -6.438       -19.553 CU:inst7\|FSM:inst1\|CONTROL\[7\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1607037270256 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.143        -9.885 ACC:inst3\|74193:inst\|25~1  " "   -6.143        -9.885 ACC:inst3\|74193:inst\|25~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1607037270256 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.002        -6.002 ACC:inst3\|74193:inst\|24~1  " "   -6.002        -6.002 ACC:inst3\|74193:inst\|24~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1607037270256 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1607037270256 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.297 " "Worst-case removal slack is 0.297" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1607037270278 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1607037270278 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.297         0.000 ACC:inst3\|74193:inst\|25~1  " "    0.297         0.000 ACC:inst3\|74193:inst\|25~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1607037270278 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.514         0.000 CU:inst7\|FSM:inst1\|CONTROL\[9\]  " "    0.514         0.000 CU:inst7\|FSM:inst1\|CONTROL\[9\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1607037270278 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.691         0.000 ACC:inst3\|74193:inst\|26~1  " "    0.691         0.000 ACC:inst3\|74193:inst\|26~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1607037270278 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.804         0.000 ACC:inst3\|74193:inst\|24~1  " "    0.804         0.000 ACC:inst3\|74193:inst\|24~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1607037270278 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.833         0.000 CU:inst7\|FSM:inst1\|CONTROL\[7\]  " "    1.833         0.000 CU:inst7\|FSM:inst1\|CONTROL\[7\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1607037270278 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1607037270278 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.064 " "Worst-case minimum pulse width slack is -2.064" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1607037270294 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1607037270294 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.064      -173.593 CLK  " "   -2.064      -173.593 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1607037270294 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.611        -9.776 CU:inst7\|FSM:inst1\|CONTROL\[7\]  " "   -0.611        -9.776 CU:inst7\|FSM:inst1\|CONTROL\[7\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1607037270294 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.611        -6.110 CU:inst7\|FSM:inst1\|CONTROL\[15\]  " "   -0.611        -6.110 CU:inst7\|FSM:inst1\|CONTROL\[15\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1607037270294 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.611        -4.888 CU:inst7\|FSM:inst1\|CONTROL\[9\]  " "   -0.611        -4.888 CU:inst7\|FSM:inst1\|CONTROL\[9\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1607037270294 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.611        -3.666 ACC:inst3\|74193:inst\|26~1  " "   -0.611        -3.666 ACC:inst3\|74193:inst\|26~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1607037270294 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.611        -2.444 ACC:inst3\|74193:inst\|25~1  " "   -0.611        -2.444 ACC:inst3\|74193:inst\|25~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1607037270294 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.611        -1.222 ACC:inst3\|74193:inst\|24~1  " "   -0.611        -1.222 ACC:inst3\|74193:inst\|24~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1607037270294 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 CU:inst7\|FSM:inst1\|state.DECODE  " "    0.500         0.000 CU:inst7\|FSM:inst1\|state.DECODE " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1607037270294 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 CU:inst7\|FSM:inst1\|state.JPN1  " "    0.500         0.000 CU:inst7\|FSM:inst1\|state.JPN1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1607037270294 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1607037270294 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1607037271313 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1607037271329 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|inst\|24~2  from: datab  to: combout " "Cell: inst3\|inst\|24~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607037271360 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|inst\|25~2  from: datab  to: combout " "Cell: inst3\|inst\|25~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607037271360 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|inst\|26~2  from: dataa  to: combout " "Cell: inst3\|inst\|26~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1607037271360 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1607037271360 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1607037271360 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.428 " "Worst-case setup slack is -2.428" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1607037271382 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1607037271382 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.428        -5.068 ACC:inst3\|74193:inst\|26~1  " "   -2.428        -5.068 ACC:inst3\|74193:inst\|26~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1607037271382 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.423       -10.460 CU:inst7\|FSM:inst1\|CONTROL\[15\]  " "   -2.423       -10.460 CU:inst7\|FSM:inst1\|CONTROL\[15\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1607037271382 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.316        -5.811 CU:inst7\|FSM:inst1\|CONTROL\[9\]  " "   -2.316        -5.811 CU:inst7\|FSM:inst1\|CONTROL\[9\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1607037271382 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.313        -3.401 ACC:inst3\|74193:inst\|25~1  " "   -2.313        -3.401 ACC:inst3\|74193:inst\|25~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1607037271382 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.292        -2.292 ACC:inst3\|74193:inst\|24~1  " "   -2.292        -2.292 ACC:inst3\|74193:inst\|24~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1607037271382 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.287       -13.705 CU:inst7\|FSM:inst1\|CONTROL\[7\]  " "   -2.287       -13.705 CU:inst7\|FSM:inst1\|CONTROL\[7\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1607037271382 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.218       -11.426 CU:inst7\|FSM:inst1\|state.JPN1  " "   -2.218       -11.426 CU:inst7\|FSM:inst1\|state.JPN1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1607037271382 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.344       -25.987 CLK  " "   -1.344       -25.987 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1607037271382 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.274        -0.434 CU:inst7\|FSM:inst1\|state.DECODE  " "   -0.274        -0.434 CU:inst7\|FSM:inst1\|state.DECODE " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1607037271382 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1607037271382 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.621 " "Worst-case hold slack is -1.621" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1607037271413 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1607037271413 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.621       -11.941 CLK  " "   -1.621       -11.941 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1607037271413 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.548        -1.548 CU:inst7\|FSM:inst1\|state.JPN1  " "   -1.548        -1.548 CU:inst7\|FSM:inst1\|state.JPN1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1607037271413 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.483        -2.868 CU:inst7\|FSM:inst1\|state.DECODE  " "   -1.483        -2.868 CU:inst7\|FSM:inst1\|state.DECODE " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1607037271413 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.333        -1.333 ACC:inst3\|74193:inst\|25~1  " "   -1.333        -1.333 ACC:inst3\|74193:inst\|25~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1607037271413 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.130        -2.012 ACC:inst3\|74193:inst\|26~1  " "   -1.130        -2.012 ACC:inst3\|74193:inst\|26~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1607037271413 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.097        -1.726 CU:inst7\|FSM:inst1\|CONTROL\[15\]  " "   -1.097        -1.726 CU:inst7\|FSM:inst1\|CONTROL\[15\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1607037271413 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.067        -2.123 CU:inst7\|FSM:inst1\|CONTROL\[9\]  " "   -1.067        -2.123 CU:inst7\|FSM:inst1\|CONTROL\[9\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1607037271413 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.275         0.000 CU:inst7\|FSM:inst1\|CONTROL\[7\]  " "    0.275         0.000 CU:inst7\|FSM:inst1\|CONTROL\[7\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1607037271413 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.299         0.000 ACC:inst3\|74193:inst\|24~1  " "    0.299         0.000 ACC:inst3\|74193:inst\|24~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1607037271413 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1607037271413 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.743 " "Worst-case recovery slack is -2.743" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1607037271444 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1607037271444 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.743        -5.859 ACC:inst3\|74193:inst\|26~1  " "   -2.743        -5.859 ACC:inst3\|74193:inst\|26~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1607037271444 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.631        -6.925 CU:inst7\|FSM:inst1\|CONTROL\[9\]  " "   -2.631        -6.925 CU:inst7\|FSM:inst1\|CONTROL\[9\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1607037271444 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.628        -3.953 ACC:inst3\|74193:inst\|25~1  " "   -2.628        -3.953 ACC:inst3\|74193:inst\|25~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1607037271444 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.607        -2.607 ACC:inst3\|74193:inst\|24~1  " "   -2.607        -2.607 ACC:inst3\|74193:inst\|24~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1607037271444 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.424        -6.151 CU:inst7\|FSM:inst1\|CONTROL\[7\]  " "   -2.424        -6.151 CU:inst7\|FSM:inst1\|CONTROL\[7\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1607037271444 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1607037271444 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.307 " "Worst-case removal slack is 0.307" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1607037271466 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1607037271466 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.307         0.000 CU:inst7\|FSM:inst1\|CONTROL\[9\]  " "    0.307         0.000 CU:inst7\|FSM:inst1\|CONTROL\[9\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1607037271466 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.541         0.000 ACC:inst3\|74193:inst\|25~1  " "    0.541         0.000 ACC:inst3\|74193:inst\|25~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1607037271466 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.595         0.000 CU:inst7\|FSM:inst1\|CONTROL\[7\]  " "    0.595         0.000 CU:inst7\|FSM:inst1\|CONTROL\[7\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1607037271466 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.614         0.000 ACC:inst3\|74193:inst\|24~1  " "    0.614         0.000 ACC:inst3\|74193:inst\|24~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1607037271466 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.725         0.000 ACC:inst3\|74193:inst\|26~1  " "    0.725         0.000 ACC:inst3\|74193:inst\|26~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1607037271466 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1607037271466 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.000 " "Worst-case minimum pulse width slack is -2.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1607037271498 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1607037271498 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.000      -163.222 CLK  " "   -2.000      -163.222 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1607037271498 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500        -8.000 CU:inst7\|FSM:inst1\|CONTROL\[7\]  " "   -0.500        -8.000 CU:inst7\|FSM:inst1\|CONTROL\[7\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1607037271498 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500        -5.000 CU:inst7\|FSM:inst1\|CONTROL\[15\]  " "   -0.500        -5.000 CU:inst7\|FSM:inst1\|CONTROL\[15\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1607037271498 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500        -4.000 CU:inst7\|FSM:inst1\|CONTROL\[9\]  " "   -0.500        -4.000 CU:inst7\|FSM:inst1\|CONTROL\[9\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1607037271498 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500        -3.000 ACC:inst3\|74193:inst\|26~1  " "   -0.500        -3.000 ACC:inst3\|74193:inst\|26~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1607037271498 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500        -2.000 ACC:inst3\|74193:inst\|25~1  " "   -0.500        -2.000 ACC:inst3\|74193:inst\|25~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1607037271498 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500        -1.000 ACC:inst3\|74193:inst\|24~1  " "   -0.500        -1.000 ACC:inst3\|74193:inst\|24~1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1607037271498 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 CU:inst7\|FSM:inst1\|state.DECODE  " "    0.500         0.000 CU:inst7\|FSM:inst1\|state.DECODE " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1607037271498 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 CU:inst7\|FSM:inst1\|state.JPN1  " "    0.500         0.000 CU:inst7\|FSM:inst1\|state.JPN1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1607037271498 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1607037271498 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1607037272585 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1607037272717 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1607037272717 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4547 " "Peak virtual memory: 4547 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1607037273071 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 03 17:14:33 2020 " "Processing ended: Thu Dec 03 17:14:33 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1607037273071 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1607037273071 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1607037273071 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1607037273071 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1607037274943 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1607037274943 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 03 17:14:34 2020 " "Processing started: Thu Dec 03 17:14:34 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1607037274943 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1607037274943 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off TRISCPROCESSOR -c TRISCPROCESSOR " "Command: quartus_eda --read_settings_files=off --write_settings_files=off TRISCPROCESSOR -c TRISCPROCESSOR" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1607037274943 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "TRISCPROCESSOR.vo /Documents/School/Fall_2020/CSE_2441-TA/Labs/Project/TRISCPROCESSOR/simulation/modelsim/ simulation " "Generated file TRISCPROCESSOR.vo in folder \"/Documents/School/Fall_2020/CSE_2441-TA/Labs/Project/TRISCPROCESSOR/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1607037277151 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4521 " "Peak virtual memory: 4521 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1607037277252 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 03 17:14:37 2020 " "Processing ended: Thu Dec 03 17:14:37 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1607037277252 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1607037277252 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1607037277252 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1607037277252 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 102 s " "Quartus II Full Compilation was successful. 0 errors, 102 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1607037277971 ""}
