{"vcs1":{"timestamp_begin":1732255130.233836171, "rt":2.15, "ut":0.40, "st":0.25}}
{"vcselab":{"timestamp_begin":1732255132.462426606, "rt":1.58, "ut":0.29, "st":0.22}}
{"link":{"timestamp_begin":1732255134.127494113, "rt":0.40, "ut":0.14, "st":0.21}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1732255129.621018512}
{"VCS_COMP_START_TIME": 1732255129.621018512}
{"VCS_COMP_END_TIME": 1732255136.395626039}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.sv -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+NONE +notimingchecks"}
{"vcs1": {"peak_mem": 333892}}
{"stitch_vcselab": {"peak_mem": 223436}}
