Warning (10268): Verilog HDL information at uart_tx_8n1.v(37): always construct contains both blocking and non-blocking assignments File: C:/Users/sebas/Documents/Repositorios/2024-2/Electronica_Digital_1/Proyecto V2/Archivos/uart_tx_8n1.v Line: 37
