//
// Written by Synplify Pro 
// Product Version "N-2018.03M-SP1-1"
// Program "Synplify Pro", Mapper "mapact, Build 2461R"
// Mon Apr  6 00:30:42 2020
//
// Source file index table:
// Object locations will have the form <file>:<line>
// file 0 "\c:\microsemi\libero_soc_v12.1\synplifypro\lib\vhd2008\std.vhd "
// file 1 "\c:\microsemi\libero_soc_v12.1\synplifypro\lib\vhd\snps_haps_pkg.vhd "
// file 2 "\c:\microsemi\libero_soc_v12.1\synplifypro\lib\vhd2008\std1164.vhd "
// file 3 "\c:\microsemi\libero_soc_v12.1\synplifypro\lib\vhd2008\std_textio.vhd "
// file 4 "\c:\microsemi\libero_soc_v12.1\synplifypro\lib\vhd2008\numeric.vhd "
// file 5 "\c:\microsemi\libero_soc_v12.1\synplifypro\lib\vhd\umr_capim.vhd "
// file 6 "\c:\microsemi\libero_soc_v12.1\synplifypro\lib\vhd2008\arith.vhd "
// file 7 "\c:\microsemi\libero_soc_v12.1\synplifypro\lib\vhd2008\unsigned.vhd "
// file 8 "\c:\microsemi\libero_soc_v12.1\synplifypro\lib\vhd\hyperents.vhd "
// file 9 "\e:\github_repos\sf2_mkr_kit_connections\sf2_mkr_kit_connections\component\work\connection_system_sb\ccc_0\connection_system_sb_ccc_0_fccc.vhd "
// file 10 "\c:\microsemi\libero_soc_v12.1\synplifypro\lib\generic\smartfusion2.vhd "
// file 11 "\e:\github_repos\sf2_mkr_kit_connections\sf2_mkr_kit_connections\component\actel\sgcore\osc\2.0.101\osc_comps.vhd "
// file 12 "\e:\github_repos\sf2_mkr_kit_connections\sf2_mkr_kit_connections\component\work\connection_system_sb_mss\connection_system_sb_mss_syn.vhd "
// file 13 "\e:\github_repos\sf2_mkr_kit_connections\sf2_mkr_kit_connections\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp_pcie_hotreset.vhd "
// file 14 "\e:\github_repos\sf2_mkr_kit_connections\sf2_mkr_kit_connections\component\actel\directcore\coreapb3\4.1.100\rtl\vhdl\core\coreapb3_muxptob3.vhd "
// file 15 "\e:\github_repos\sf2_mkr_kit_connections\sf2_mkr_kit_connections\component\actel\directcore\coreapb3\4.1.100\rtl\vhdl\core\coreapb3_iaddr_reg.vhd "
// file 16 "\e:\github_repos\sf2_mkr_kit_connections\sf2_mkr_kit_connections\component\actel\directcore\coreapb3\4.1.100\rtl\vhdl\core\components.vhd "
// file 17 "\e:\github_repos\sf2_mkr_kit_connections\sf2_mkr_kit_connections\hdl\led_inverter_dimmer.vhd "
// file 18 "\e:\github_repos\sf2_mkr_kit_connections\sf2_mkr_kit_connections\component\actel\directcore\corepwm\4.3.101\rtl\vhdl\core\tach_if.vhd "
// file 19 "\e:\github_repos\sf2_mkr_kit_connections\sf2_mkr_kit_connections\component\actel\directcore\corepwm\4.3.101\rtl\vhdl\core\pwm_gen.vhd "
// file 20 "\e:\github_repos\sf2_mkr_kit_connections\sf2_mkr_kit_connections\component\actel\directcore\corepwm\4.3.101\rtl\vhdl\core\reg_if.vhd "
// file 21 "\e:\github_repos\sf2_mkr_kit_connections\sf2_mkr_kit_connections\component\actel\directcore\corepwm\4.3.101\rtl\vhdl\core\timebase.vhd "
// file 22 "\e:\github_repos\sf2_mkr_kit_connections\sf2_mkr_kit_connections\component\actel\directcore\corepwm\4.3.101\rtl\vhdl\core\t_corepwm_pkg.vhd "
// file 23 "\e:\github_repos\sf2_mkr_kit_connections\sf2_mkr_kit_connections\component\actel\directcore\corepwm\4.3.101\rtl\vhdl\core\components.vhd "
// file 24 "\e:\github_repos\sf2_mkr_kit_connections\sf2_mkr_kit_connections\hdl\timer.vhd "
// file 25 "\e:\github_repos\sf2_mkr_kit_connections\sf2_mkr_kit_connections\component\work\connection_system_sb\fabosc_0\connection_system_sb_fabosc_0_osc.vhd "
// file 26 "\e:\github_repos\sf2_mkr_kit_connections\sf2_mkr_kit_connections\component\work\connection_system_sb_mss\connection_system_sb_mss.vhd "
// file 27 "\e:\github_repos\sf2_mkr_kit_connections\sf2_mkr_kit_connections\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd "
// file 28 "\e:\github_repos\sf2_mkr_kit_connections\sf2_mkr_kit_connections\component\work\connection_system_sb\connection_system_sb.vhd "
// file 29 "\e:\github_repos\sf2_mkr_kit_connections\sf2_mkr_kit_connections\component\actel\directcore\coreapb3\4.1.100\rtl\vhdl\core\coreapb3.vhd "
// file 30 "\e:\github_repos\sf2_mkr_kit_connections\sf2_mkr_kit_connections\component\work\coreapb3_c0\coreapb3_c0.vhd "
// file 31 "\e:\github_repos\sf2_mkr_kit_connections\sf2_mkr_kit_connections\component\actel\directcore\corepwm\4.3.101\rtl\vhdl\core\corepwm.vhd "
// file 32 "\e:\github_repos\sf2_mkr_kit_connections\sf2_mkr_kit_connections\component\work\corepwm_c0\corepwm_c0.vhd "
// file 33 "\e:\github_repos\sf2_mkr_kit_connections\sf2_mkr_kit_connections\hdl\nokia5110_driver.vhd "
// file 34 "\e:\github_repos\sf2_mkr_kit_connections\sf2_mkr_kit_connections\component\work\connection_system\connection_system.vhd "
// file 35 "\c:\microsemi\libero_soc_v12.1\synplifypro\lib\nlconst.dat "
// file 36 "\e:\github_repos\sf2_mkr_kit_connections\sf2_mkr_kit_connections\designer\connection_system\synthesis.fdc "

`timescale 100 ps/100 ps
module Connection_system_sb_CCC_0_FCCC (
  FABOSC_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC,
  FIC_0_LOCK,
  GMII_GTX_CLK_c,
  Connection_system_sb_0_FIC_0_CLK
)
;
input FABOSC_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC ;
output FIC_0_LOCK ;
output GMII_GTX_CLK_c ;
output Connection_system_sb_0_FIC_0_CLK ;
wire FABOSC_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC ;
wire FIC_0_LOCK ;
wire GMII_GTX_CLK_c ;
wire Connection_system_sb_0_FIC_0_CLK ;
wire [7:0] PRDATA;
wire GL0_net ;
wire GL1_net ;
wire Y0 ;
wire Y1 ;
wire Y2 ;
wire Y3 ;
wire BUSY ;
wire VCC ;
wire GND ;
wire GL2 ;
wire GL3 ;
// @9:107
  CLKINT GL0_INST (
	.Y(Connection_system_sb_0_FIC_0_CLK),
	.A(GL0_net)
);
// @9:98
  CLKINT GL1_INST (
	.Y(GMII_GTX_CLK_c),
	.A(GL1_net)
);
//@28:477
//@28:477
// @9:110
  CCC CCC_INST (
	.Y0(Y0),
	.Y1(Y1),
	.Y2(Y2),
	.Y3(Y3),
	.PRDATA(PRDATA[7:0]),
	.LOCK(FIC_0_LOCK),
	.BUSY(BUSY),
	.CLK0(VCC),
	.CLK1(VCC),
	.CLK2(VCC),
	.CLK3(VCC),
	.NGMUX0_SEL(GND),
	.NGMUX1_SEL(GND),
	.NGMUX2_SEL(GND),
	.NGMUX3_SEL(GND),
	.NGMUX0_HOLD_N(VCC),
	.NGMUX1_HOLD_N(VCC),
	.NGMUX2_HOLD_N(VCC),
	.NGMUX3_HOLD_N(VCC),
	.NGMUX0_ARST_N(VCC),
	.NGMUX1_ARST_N(VCC),
	.NGMUX2_ARST_N(VCC),
	.NGMUX3_ARST_N(VCC),
	.PLL_BYPASS_N(VCC),
	.PLL_ARST_N(VCC),
	.PLL_POWERDOWN_N(VCC),
	.GPD0_ARST_N(VCC),
	.GPD1_ARST_N(VCC),
	.GPD2_ARST_N(VCC),
	.GPD3_ARST_N(VCC),
	.PRESET_N(GND),
	.PCLK(VCC),
	.PSEL(VCC),
	.PENABLE(VCC),
	.PWRITE(VCC),
	.PADDR({VCC, VCC, VCC, VCC, VCC, VCC}),
	.PWDATA({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.CLK0_PAD(GND),
	.CLK1_PAD(GND),
	.CLK2_PAD(GND),
	.CLK3_PAD(GND),
	.GL0(GL0_net),
	.GL1(GL1_net),
	.GL2(GL2),
	.GL3(GL3),
	.RCOSC_25_50MHZ(FABOSC_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC),
	.RCOSC_1MHZ(GND),
	.XTLOSC(GND)
);
defparam CCC_INST.INIT=210'h0000007FB8000044174000F18C6309C231839DEC0404101401301;
defparam CCC_INST.VCOFREQUENCY=500.0;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* Connection_system_sb_CCC_0_FCCC */

module Connection_system_sb_MSS (
  GMII_RXD_c,
  Board_Buttons_c,
  Connection_system_sb_0_FIC_0_AMBA_MASTER_PRDATA,
  GMII_TXD_c,
  CoreAPB3_C0_0_APBmslave0_PWDATA,
  Connection_system_sb_0_FIC_0_AMBA_MASTER_PADDR,
  CoreAPB3_C0_0_APBmslave0_PADDR,
  Connection_system_sb_0_FIC_0_CLK,
  GMII_TX_CLK_c,
  FLASH_MEM_SDI_c,
  GMII_RX_ER_c,
  GMII_RX_DV_c,
  GMII_RX_CLK_c,
  USB_UART_TXD_c,
  Nokia5110_Driver_0_driver_busy,
  BIBUF_2_Y,
  BIBUF_0_Y,
  BIBUF_1_Y,
  GMII_GTX_CLK_c,
  FIC_0_LOCK,
  N_58_i,
  N_56_i,
  N_54_i,
  N_52_i,
  N_50_i,
  N_48_i,
  N_46_i,
  N_44_i,
  N_42_i,
  N_40_i,
  N_39_i,
  N_38_i,
  N_37_i,
  N_36_i,
  N_35_i,
  N_28_i,
  N_26_i,
  N_24_i,
  N_22_i,
  N_34_i,
  N_33_i,
  N_32_i,
  MDINT_c,
  GMII_CRS_c,
  GMII_COL_c,
  GMII_TX_ER_c,
  GMII_TX_EN_c,
  Board_J9_c,
  Board_J10_c,
  Board_J11_c,
  Connection_system_sb_0_GPIO_7_M2F,
  Connection_system_sb_0_GPIO_6_M2F,
  Connection_system_sb_0_GPIO_5_M2F,
  USB_UART_RXD_c,
  Connection_system_sb_0_MAC_GMII_MDO,
  Connection_system_sb_0_MAC_GMII_MDO_EN,
  GMII_MDC_c,
  Connection_system_sb_0_GPIO_0_M2F,
  Connection_system_sb_0_GPIO_1_M2F,
  Connection_system_sb_0_I2C_0_SDA_M2F_OE,
  Connection_system_sb_0_I2C_0_SDA_M2F,
  Connection_system_sb_0_I2C_0_SCL_M2F_OE,
  Connection_system_sb_0_I2C_0_SCL_M2F,
  Connection_system_sb_MSS_TMP_0_MSS_RESET_N_M2F,
  CoreAPB3_C0_0_APBmslave0_PWRITE,
  Connection_system_sb_0_FIC_0_AMBA_MASTER_PSELx,
  CoreAPB3_C0_0_APBmslave0_PENABLE,
  Connection_system_sb_MSS_TMP_0_FIC_2_APB_M_PRESET_N,
  Connection_system_sb_0_GPIO_2_M2F,
  Connection_system_sb_0_GPIO_4_M2F,
  Connection_system_sb_0_GPIO_3_M2F
)
;
input [7:0] GMII_RXD_c ;
input [1:0] Board_Buttons_c ;
input [9:0] Connection_system_sb_0_FIC_0_AMBA_MASTER_PRDATA ;
output [7:0] GMII_TXD_c ;
output [31:0] CoreAPB3_C0_0_APBmslave0_PWDATA ;
output [11:8] Connection_system_sb_0_FIC_0_AMBA_MASTER_PADDR ;
output [7:0] CoreAPB3_C0_0_APBmslave0_PADDR ;
input Connection_system_sb_0_FIC_0_CLK ;
input GMII_TX_CLK_c ;
input FLASH_MEM_SDI_c ;
input GMII_RX_ER_c ;
input GMII_RX_DV_c ;
input GMII_RX_CLK_c ;
input USB_UART_TXD_c ;
input Nokia5110_Driver_0_driver_busy ;
input BIBUF_2_Y ;
input BIBUF_0_Y ;
input BIBUF_1_Y ;
input GMII_GTX_CLK_c ;
input FIC_0_LOCK ;
input N_58_i ;
input N_56_i ;
input N_54_i ;
input N_52_i ;
input N_50_i ;
input N_48_i ;
input N_46_i ;
input N_44_i ;
input N_42_i ;
input N_40_i ;
input N_39_i ;
input N_38_i ;
input N_37_i ;
input N_36_i ;
input N_35_i ;
input N_28_i ;
input N_26_i ;
input N_24_i ;
input N_22_i ;
input N_34_i ;
input N_33_i ;
input N_32_i ;
input MDINT_c ;
input GMII_CRS_c ;
input GMII_COL_c ;
output GMII_TX_ER_c ;
output GMII_TX_EN_c ;
output Board_J9_c ;
output Board_J10_c ;
output Board_J11_c ;
output Connection_system_sb_0_GPIO_7_M2F ;
output Connection_system_sb_0_GPIO_6_M2F ;
output Connection_system_sb_0_GPIO_5_M2F ;
output USB_UART_RXD_c ;
output Connection_system_sb_0_MAC_GMII_MDO ;
output Connection_system_sb_0_MAC_GMII_MDO_EN ;
output GMII_MDC_c ;
output Connection_system_sb_0_GPIO_0_M2F ;
output Connection_system_sb_0_GPIO_1_M2F ;
output Connection_system_sb_0_I2C_0_SDA_M2F_OE ;
output Connection_system_sb_0_I2C_0_SDA_M2F ;
output Connection_system_sb_0_I2C_0_SCL_M2F_OE ;
output Connection_system_sb_0_I2C_0_SCL_M2F ;
output Connection_system_sb_MSS_TMP_0_MSS_RESET_N_M2F ;
output CoreAPB3_C0_0_APBmslave0_PWRITE ;
output Connection_system_sb_0_FIC_0_AMBA_MASTER_PSELx ;
output CoreAPB3_C0_0_APBmslave0_PENABLE ;
output Connection_system_sb_MSS_TMP_0_FIC_2_APB_M_PRESET_N ;
output Connection_system_sb_0_GPIO_2_M2F ;
output Connection_system_sb_0_GPIO_4_M2F ;
output Connection_system_sb_0_GPIO_3_M2F ;
wire Connection_system_sb_0_FIC_0_CLK ;
wire GMII_TX_CLK_c ;
wire FLASH_MEM_SDI_c ;
wire GMII_RX_ER_c ;
wire GMII_RX_DV_c ;
wire GMII_RX_CLK_c ;
wire USB_UART_TXD_c ;
wire Nokia5110_Driver_0_driver_busy ;
wire BIBUF_2_Y ;
wire BIBUF_0_Y ;
wire BIBUF_1_Y ;
wire GMII_GTX_CLK_c ;
wire FIC_0_LOCK ;
wire N_58_i ;
wire N_56_i ;
wire N_54_i ;
wire N_52_i ;
wire N_50_i ;
wire N_48_i ;
wire N_46_i ;
wire N_44_i ;
wire N_42_i ;
wire N_40_i ;
wire N_39_i ;
wire N_38_i ;
wire N_37_i ;
wire N_36_i ;
wire N_35_i ;
wire N_28_i ;
wire N_26_i ;
wire N_24_i ;
wire N_22_i ;
wire N_34_i ;
wire N_33_i ;
wire N_32_i ;
wire MDINT_c ;
wire GMII_CRS_c ;
wire GMII_COL_c ;
wire GMII_TX_ER_c ;
wire GMII_TX_EN_c ;
wire Board_J9_c ;
wire Board_J10_c ;
wire Board_J11_c ;
wire Connection_system_sb_0_GPIO_7_M2F ;
wire Connection_system_sb_0_GPIO_6_M2F ;
wire Connection_system_sb_0_GPIO_5_M2F ;
wire USB_UART_RXD_c ;
wire Connection_system_sb_0_MAC_GMII_MDO ;
wire Connection_system_sb_0_MAC_GMII_MDO_EN ;
wire GMII_MDC_c ;
wire Connection_system_sb_0_GPIO_0_M2F ;
wire Connection_system_sb_0_GPIO_1_M2F ;
wire Connection_system_sb_0_I2C_0_SDA_M2F_OE ;
wire Connection_system_sb_0_I2C_0_SDA_M2F ;
wire Connection_system_sb_0_I2C_0_SCL_M2F_OE ;
wire Connection_system_sb_0_I2C_0_SCL_M2F ;
wire Connection_system_sb_MSS_TMP_0_MSS_RESET_N_M2F ;
wire CoreAPB3_C0_0_APBmslave0_PWRITE ;
wire Connection_system_sb_0_FIC_0_AMBA_MASTER_PSELx ;
wire CoreAPB3_C0_0_APBmslave0_PENABLE ;
wire Connection_system_sb_MSS_TMP_0_FIC_2_APB_M_PRESET_N ;
wire Connection_system_sb_0_GPIO_2_M2F ;
wire Connection_system_sb_0_GPIO_4_M2F ;
wire Connection_system_sb_0_GPIO_3_M2F ;
wire [7:0] EDAC_ERROR;
wire [31:0] F_FM0_RDATA;
wire [31:12] FIC_0_APB_M_PADDR;
wire [1:0] F_HM0_SIZE;
wire [1:0] FAB_OPMODE;
wire [3:0] FAB_VCONTROL;
wire [1:0] FAB_XCVRSEL;
wire [7:0] FAB_XDATAOUT;
wire [1:0] FIC32_0_MASTER;
wire [1:0] FIC32_1_MASTER;
wire [15:0] H2F_INTERRUPT;
wire [15:2] FIC_2_APB_M_PADDR;
wire [31:0] FIC_2_APB_M_PWDATA;
wire [9:0] TCGF;
wire [3:0] TRACEDATA;
wire [3:0] TXD_RIF;
wire [3:0] F_BID;
wire [1:0] F_BRESP_HRESP0;
wire [63:0] F_RDATA_HRDATA01;
wire [3:0] F_RID;
wire [1:0] F_RRESP_HRESP1;
wire [15:0] MDDR_FABRIC_PRDATA;
wire [15:0] DRAM_ADDR;
wire [2:0] DRAM_BA;
wire [2:0] DRAM_DM_RDQS_OUT;
wire [17:0] DRAM_DQ_OUT;
wire [2:0] DRAM_DQS_OUT;
wire [1:0] DRAM_FIFO_WE_OUT;
wire [2:0] DM_OE;
wire [17:0] DRAM_DQ_OE;
wire [2:0] DRAM_DQS_OE;
wire CAN_RXBUS_MGPIO3A_H2F_A ;
wire CAN_TX_EBL_MGPIO4A_H2F_A ;
wire CAN_TXBUS_MGPIO2A_H2F_A ;
wire FIC_2_APB_M_PCLK ;
wire COMMS_INT ;
wire F_FM0_READYOUT ;
wire F_FM0_RESP ;
wire F_HM0_TRANS1 ;
wire FAB_CHRGVBUS ;
wire FAB_DISCHRGVBUS ;
wire FAB_DMPULLDOWN ;
wire FAB_DPPULLDOWN ;
wire FAB_DRVVBUS ;
wire FAB_IDPULLUP ;
wire FAB_SUSPENDM ;
wire FAB_TERMSEL ;
wire FAB_TXVALID ;
wire FAB_VCONTROLLOADM ;
wire FACC_GLMUX_SEL ;
wire GTX_CLK ;
wire H2F_NMI ;
wire H2FCALIB ;
wire I2C1_SCL_MGPIO1A_H2F_A ;
wire I2C1_SDA_MGPIO0A_H2F_A ;
wire MMUART0_CTS_MGPIO19B_H2F_A ;
wire MMUART0_CTS_MGPIO19B_H2F_B ;
wire MMUART0_DCD_MGPIO22B_H2F_A ;
wire MMUART0_DCD_MGPIO22B_H2F_B ;
wire MMUART0_DSR_MGPIO20B_H2F_A ;
wire MMUART0_DSR_MGPIO20B_H2F_B ;
wire MMUART0_DTR_MGPIO18B_H2F_A ;
wire MMUART0_DTR_MGPIO18B_H2F_B ;
wire MMUART0_RI_MGPIO21B_H2F_A ;
wire MMUART0_RI_MGPIO21B_H2F_B ;
wire MMUART0_RTS_MGPIO17B_H2F_A ;
wire MMUART0_RTS_MGPIO17B_H2F_B ;
wire MMUART0_RXD_MGPIO28B_H2F_A ;
wire MMUART0_RXD_MGPIO28B_H2F_B ;
wire MMUART0_SCK_MGPIO29B_H2F_A ;
wire MMUART0_SCK_MGPIO29B_H2F_B ;
wire MMUART0_TXD_MGPIO27B_H2F_B ;
wire MMUART1_DTR_MGPIO12B_H2F_A ;
wire MMUART1_RTS_MGPIO11B_H2F_A ;
wire MMUART1_RTS_MGPIO11B_H2F_B ;
wire MMUART1_RXD_MGPIO26B_H2F_A ;
wire MMUART1_RXD_MGPIO26B_H2F_B ;
wire MMUART1_SCK_MGPIO25B_H2F_A ;
wire MMUART1_SCK_MGPIO25B_H2F_B ;
wire MMUART1_TXD_MGPIO24B_H2F_A ;
wire MMUART1_TXD_MGPIO24B_H2F_B ;
wire MPLL_LOCK ;
wire FIC_2_APB_M_PENABLE ;
wire FIC_2_APB_M_PSEL ;
wire FIC_2_APB_M_PWRITE ;
wire RTC_MATCH ;
wire SLEEPDEEP ;
wire SLEEPHOLDACK ;
wire SLEEPING ;
wire SMBALERT_NO0 ;
wire SMBALERT_NO1 ;
wire SMBSUS_NO0 ;
wire SMBSUS_NO1 ;
wire SPI0_CLK_OUT ;
wire SPI0_SDI_MGPIO5A_H2F_A ;
wire SPI0_SDO_MGPIO6A_H2F_A ;
wire SPI0_SS0_MGPIO7A_H2F_A ;
wire SPI0_SS1_MGPIO8A_H2F_A ;
wire SPI0_SS1_MGPIO8A_H2F_B ;
wire SPI0_SS2_MGPIO9A_H2F_A ;
wire SPI0_SS2_MGPIO9A_H2F_B ;
wire SPI0_SS3_MGPIO10A_H2F_A ;
wire SPI0_SS3_MGPIO10A_H2F_B ;
wire SPI0_SS4_MGPIO19A_H2F_A ;
wire SPI0_SS5_MGPIO20A_H2F_A ;
wire SPI0_SS6_MGPIO21A_H2F_A ;
wire SPI0_SS7_MGPIO22A_H2F_A ;
wire SPI1_SDI_MGPIO11A_H2F_A ;
wire SPI1_SDI_MGPIO11A_H2F_B ;
wire SPI1_SDO_MGPIO12A_H2F_B ;
wire SPI_1_SS0_M2F_OE ;
wire SPI1_SS1_MGPIO14A_H2F_A ;
wire SPI1_SS1_MGPIO14A_H2F_B ;
wire SPI1_SS2_MGPIO15A_H2F_A ;
wire SPI1_SS2_MGPIO15A_H2F_B ;
wire SPI1_SS3_MGPIO16A_H2F_A ;
wire SPI1_SS3_MGPIO16A_H2F_B ;
wire SPI1_SS4_MGPIO17A_H2F_A ;
wire SPI1_SS5_MGPIO18A_H2F_A ;
wire SPI1_SS6_MGPIO23A_H2F_A ;
wire SPI1_SS7_MGPIO24A_H2F_A ;
wire TRACECLK ;
wire TX_CLK ;
wire TXCTL_EN_RIF ;
wire TXEV ;
wire WDOGTIMEOUT ;
wire F_ARREADY_HREADYOUT1 ;
wire F_AWREADY_HREADYOUT0 ;
wire F_BVALID ;
wire F_RLAST ;
wire F_RVALID ;
wire F_WREADY ;
wire MDDR_FABRIC_PREADY ;
wire MDDR_FABRIC_PSLVERR ;
wire VCC ;
wire GND ;
wire CAN_RXBUS_USBA_DATA1_MGPIO3A_OUT ;
wire CAN_TX_EBL_USBA_DATA2_MGPIO4A_OUT ;
wire CAN_TXBUS_USBA_DATA0_MGPIO2A_OUT ;
wire DRAM_CASN ;
wire DRAM_CKE ;
wire DRAM_CLK ;
wire DRAM_CSN ;
wire DRAM_ODT ;
wire DRAM_RASN ;
wire DRAM_RSTN ;
wire DRAM_WEN ;
wire I2C0_SCL_USBC_DATA1_MGPIO31B_OUT ;
wire I2C0_SDA_USBC_DATA0_MGPIO30B_OUT ;
wire I2C1_SCL_USBA_DATA4_MGPIO1A_OUT ;
wire I2C1_SDA_USBA_DATA3_MGPIO0A_OUT ;
wire MMUART0_CTS_USBC_DATA7_MGPIO19B_OUT ;
wire MMUART0_DCD_MGPIO22B_OUT ;
wire MMUART0_DSR_MGPIO20B_OUT ;
wire MMUART0_DTR_USBC_DATA6_MGPIO18B_OUT ;
wire MMUART0_RI_MGPIO21B_OUT ;
wire MMUART0_RTS_USBC_DATA5_MGPIO17B_OUT ;
wire MMUART0_RXD_USBC_STP_MGPIO28B_OUT ;
wire MMUART0_SCK_USBC_NXT_MGPIO29B_OUT ;
wire MMUART0_TXD_USBC_DIR_MGPIO27B_OUT ;
wire MMUART1_RXD_USBC_DATA3_MGPIO26B_OUT ;
wire MMUART1_SCK_USBC_DATA4_MGPIO25B_OUT ;
wire MMUART1_TXD_USBC_DATA2_MGPIO24B_OUT ;
wire RGMII_GTX_CLK_RMII_CLK_USBB_XCLK_OUT ;
wire RGMII_MDC_RMII_MDC_OUT ;
wire RGMII_MDIO_RMII_MDIO_USBB_DATA7_OUT ;
wire RGMII_RX_CLK_OUT ;
wire RGMII_RX_CTL_RMII_CRS_DV_USBB_DATA2_OUT ;
wire RGMII_RXD0_RMII_RXD0_USBB_DATA0_OUT ;
wire RGMII_RXD1_RMII_RXD1_USBB_DATA1_OUT ;
wire RGMII_RXD2_RMII_RX_ER_USBB_DATA3_OUT ;
wire RGMII_RXD3_USBB_DATA4_OUT ;
wire RGMII_TX_CLK_OUT ;
wire RGMII_TX_CTL_RMII_TX_EN_USBB_NXT_OUT ;
wire RGMII_TXD0_RMII_TXD0_USBB_DIR_OUT ;
wire RGMII_TXD1_RMII_TXD1_USBB_STP_OUT ;
wire RGMII_TXD2_USBB_DATA5_OUT ;
wire RGMII_TXD3_USBB_DATA6_OUT ;
wire SPI0_SCK_USBA_XCLK_OUT ;
wire SPI0_SDI_USBA_DIR_MGPIO5A_OUT ;
wire SPI0_SDO_USBA_STP_MGPIO6A_OUT ;
wire SPI0_SS0_USBA_NXT_MGPIO7A_OUT ;
wire SPI0_SS1_USBA_DATA5_MGPIO8A_OUT ;
wire SPI0_SS2_USBA_DATA6_MGPIO9A_OUT ;
wire SPI0_SS3_USBA_DATA7_MGPIO10A_OUT ;
wire SPI1_SCK_OUT ;
wire SPI1_SDI_MGPIO11A_OUT ;
wire SPI1_SDO_MGPIO12A_OUT ;
wire SPI1_SS0_MGPIO13A_OUT ;
wire SPI1_SS1_MGPIO14A_OUT ;
wire SPI1_SS2_MGPIO15A_OUT ;
wire SPI1_SS3_MGPIO16A_OUT ;
wire SPI1_SS4_MGPIO17A_OUT ;
wire SPI1_SS5_MGPIO18A_OUT ;
wire SPI1_SS6_MGPIO23A_OUT ;
wire SPI1_SS7_MGPIO24A_OUT ;
wire USBC_XCLK_OUT ;
wire CAN_RXBUS_USBA_DATA1_MGPIO3A_OE ;
wire CAN_TX_EBL_USBA_DATA2_MGPIO4A_OE ;
wire CAN_TXBUS_USBA_DATA0_MGPIO2A_OE ;
wire I2C0_SCL_USBC_DATA1_MGPIO31B_OE ;
wire I2C0_SDA_USBC_DATA0_MGPIO30B_OE ;
wire I2C1_SCL_USBA_DATA4_MGPIO1A_OE ;
wire I2C1_SDA_USBA_DATA3_MGPIO0A_OE ;
wire MMUART0_CTS_USBC_DATA7_MGPIO19B_OE ;
wire MMUART0_DCD_MGPIO22B_OE ;
wire MMUART0_DSR_MGPIO20B_OE ;
wire MMUART0_DTR_USBC_DATA6_MGPIO18B_OE ;
wire MMUART0_RI_MGPIO21B_OE ;
wire MMUART0_RTS_USBC_DATA5_MGPIO17B_OE ;
wire MMUART0_RXD_USBC_STP_MGPIO28B_OE ;
wire MMUART0_SCK_USBC_NXT_MGPIO29B_OE ;
wire MMUART0_TXD_USBC_DIR_MGPIO27B_OE ;
wire MMUART1_RXD_USBC_DATA3_MGPIO26B_OE ;
wire MMUART1_SCK_USBC_DATA4_MGPIO25B_OE ;
wire MMUART1_TXD_USBC_DATA2_MGPIO24B_OE ;
wire RGMII_GTX_CLK_RMII_CLK_USBB_XCLK_OE ;
wire RGMII_MDC_RMII_MDC_OE ;
wire RGMII_MDIO_RMII_MDIO_USBB_DATA7_OE ;
wire RGMII_RX_CLK_OE ;
wire RGMII_RX_CTL_RMII_CRS_DV_USBB_DATA2_OE ;
wire RGMII_RXD0_RMII_RXD0_USBB_DATA0_OE ;
wire RGMII_RXD1_RMII_RXD1_USBB_DATA1_OE ;
wire RGMII_RXD2_RMII_RX_ER_USBB_DATA3_OE ;
wire RGMII_RXD3_USBB_DATA4_OE ;
wire RGMII_TX_CLK_OE ;
wire RGMII_TX_CTL_RMII_TX_EN_USBB_NXT_OE ;
wire RGMII_TXD0_RMII_TXD0_USBB_DIR_OE ;
wire RGMII_TXD1_RMII_TXD1_USBB_STP_OE ;
wire RGMII_TXD2_USBB_DATA5_OE ;
wire RGMII_TXD3_USBB_DATA6_OE ;
wire SPI0_SCK_USBA_XCLK_OE ;
wire SPI0_SDI_USBA_DIR_MGPIO5A_OE ;
wire SPI0_SDO_USBA_STP_MGPIO6A_OE ;
wire SPI0_SS0_USBA_NXT_MGPIO7A_OE ;
wire SPI0_SS1_USBA_DATA5_MGPIO8A_OE ;
wire SPI0_SS2_USBA_DATA6_MGPIO9A_OE ;
wire SPI0_SS3_USBA_DATA7_MGPIO10A_OE ;
wire SPI1_SCK_OE ;
wire SPI1_SDI_MGPIO11A_OE ;
wire SPI1_SDO_MGPIO12A_OE ;
wire SPI1_SS0_MGPIO13A_OE ;
wire SPI1_SS1_MGPIO14A_OE ;
wire SPI1_SS2_MGPIO15A_OE ;
wire SPI1_SS3_MGPIO16A_OE ;
wire SPI1_SS4_MGPIO17A_OE ;
wire SPI1_SS5_MGPIO18A_OE ;
wire SPI1_SS6_MGPIO23A_OE ;
wire SPI1_SS7_MGPIO24A_OE ;
wire USBC_XCLK_OE ;
// @26:826
  MSS_010 MSS_ADLIB_INST (
	.CAN_RXBUS_MGPIO3A_H2F_A(CAN_RXBUS_MGPIO3A_H2F_A),
	.CAN_RXBUS_MGPIO3A_H2F_B(Connection_system_sb_0_GPIO_3_M2F),
	.CAN_TX_EBL_MGPIO4A_H2F_A(CAN_TX_EBL_MGPIO4A_H2F_A),
	.CAN_TX_EBL_MGPIO4A_H2F_B(Connection_system_sb_0_GPIO_4_M2F),
	.CAN_TXBUS_MGPIO2A_H2F_A(CAN_TXBUS_MGPIO2A_H2F_A),
	.CAN_TXBUS_MGPIO2A_H2F_B(Connection_system_sb_0_GPIO_2_M2F),
	.CLK_CONFIG_APB(FIC_2_APB_M_PCLK),
	.COMMS_INT(COMMS_INT),
	.CONFIG_PRESET_N(Connection_system_sb_MSS_TMP_0_FIC_2_APB_M_PRESET_N),
	.EDAC_ERROR(EDAC_ERROR[7:0]),
	.F_FM0_RDATA(F_FM0_RDATA[31:0]),
	.F_FM0_READYOUT(F_FM0_READYOUT),
	.F_FM0_RESP(F_FM0_RESP),
	.F_HM0_ADDR({FIC_0_APB_M_PADDR[31:12], Connection_system_sb_0_FIC_0_AMBA_MASTER_PADDR[11:8], CoreAPB3_C0_0_APBmslave0_PADDR[7:0]}),
	.F_HM0_ENABLE(CoreAPB3_C0_0_APBmslave0_PENABLE),
	.F_HM0_SEL(Connection_system_sb_0_FIC_0_AMBA_MASTER_PSELx),
	.F_HM0_SIZE(F_HM0_SIZE[1:0]),
	.F_HM0_TRANS1(F_HM0_TRANS1),
	.F_HM0_WDATA(CoreAPB3_C0_0_APBmslave0_PWDATA[31:0]),
	.F_HM0_WRITE(CoreAPB3_C0_0_APBmslave0_PWRITE),
	.FAB_CHRGVBUS(FAB_CHRGVBUS),
	.FAB_DISCHRGVBUS(FAB_DISCHRGVBUS),
	.FAB_DMPULLDOWN(FAB_DMPULLDOWN),
	.FAB_DPPULLDOWN(FAB_DPPULLDOWN),
	.FAB_DRVVBUS(FAB_DRVVBUS),
	.FAB_IDPULLUP(FAB_IDPULLUP),
	.FAB_OPMODE(FAB_OPMODE[1:0]),
	.FAB_SUSPENDM(FAB_SUSPENDM),
	.FAB_TERMSEL(FAB_TERMSEL),
	.FAB_TXVALID(FAB_TXVALID),
	.FAB_VCONTROL(FAB_VCONTROL[3:0]),
	.FAB_VCONTROLLOADM(FAB_VCONTROLLOADM),
	.FAB_XCVRSEL(FAB_XCVRSEL[1:0]),
	.FAB_XDATAOUT(FAB_XDATAOUT[7:0]),
	.FACC_GLMUX_SEL(FACC_GLMUX_SEL),
	.FIC32_0_MASTER(FIC32_0_MASTER[1:0]),
	.FIC32_1_MASTER(FIC32_1_MASTER[1:0]),
	.FPGA_RESET_N(Connection_system_sb_MSS_TMP_0_MSS_RESET_N_M2F),
	.GTX_CLK(GTX_CLK),
	.H2F_INTERRUPT(H2F_INTERRUPT[15:0]),
	.H2F_NMI(H2F_NMI),
	.H2FCALIB(H2FCALIB),
	.I2C0_SCL_MGPIO31B_H2F_A(Connection_system_sb_0_I2C_0_SCL_M2F),
	.I2C0_SCL_MGPIO31B_H2F_B(Connection_system_sb_0_I2C_0_SCL_M2F_OE),
	.I2C0_SDA_MGPIO30B_H2F_A(Connection_system_sb_0_I2C_0_SDA_M2F),
	.I2C0_SDA_MGPIO30B_H2F_B(Connection_system_sb_0_I2C_0_SDA_M2F_OE),
	.I2C1_SCL_MGPIO1A_H2F_A(I2C1_SCL_MGPIO1A_H2F_A),
	.I2C1_SCL_MGPIO1A_H2F_B(Connection_system_sb_0_GPIO_1_M2F),
	.I2C1_SDA_MGPIO0A_H2F_A(I2C1_SDA_MGPIO0A_H2F_A),
	.I2C1_SDA_MGPIO0A_H2F_B(Connection_system_sb_0_GPIO_0_M2F),
	.MDCF(GMII_MDC_c),
	.MDOENF(Connection_system_sb_0_MAC_GMII_MDO_EN),
	.MDOF(Connection_system_sb_0_MAC_GMII_MDO),
	.MMUART0_CTS_MGPIO19B_H2F_A(MMUART0_CTS_MGPIO19B_H2F_A),
	.MMUART0_CTS_MGPIO19B_H2F_B(MMUART0_CTS_MGPIO19B_H2F_B),
	.MMUART0_DCD_MGPIO22B_H2F_A(MMUART0_DCD_MGPIO22B_H2F_A),
	.MMUART0_DCD_MGPIO22B_H2F_B(MMUART0_DCD_MGPIO22B_H2F_B),
	.MMUART0_DSR_MGPIO20B_H2F_A(MMUART0_DSR_MGPIO20B_H2F_A),
	.MMUART0_DSR_MGPIO20B_H2F_B(MMUART0_DSR_MGPIO20B_H2F_B),
	.MMUART0_DTR_MGPIO18B_H2F_A(MMUART0_DTR_MGPIO18B_H2F_A),
	.MMUART0_DTR_MGPIO18B_H2F_B(MMUART0_DTR_MGPIO18B_H2F_B),
	.MMUART0_RI_MGPIO21B_H2F_A(MMUART0_RI_MGPIO21B_H2F_A),
	.MMUART0_RI_MGPIO21B_H2F_B(MMUART0_RI_MGPIO21B_H2F_B),
	.MMUART0_RTS_MGPIO17B_H2F_A(MMUART0_RTS_MGPIO17B_H2F_A),
	.MMUART0_RTS_MGPIO17B_H2F_B(MMUART0_RTS_MGPIO17B_H2F_B),
	.MMUART0_RXD_MGPIO28B_H2F_A(MMUART0_RXD_MGPIO28B_H2F_A),
	.MMUART0_RXD_MGPIO28B_H2F_B(MMUART0_RXD_MGPIO28B_H2F_B),
	.MMUART0_SCK_MGPIO29B_H2F_A(MMUART0_SCK_MGPIO29B_H2F_A),
	.MMUART0_SCK_MGPIO29B_H2F_B(MMUART0_SCK_MGPIO29B_H2F_B),
	.MMUART0_TXD_MGPIO27B_H2F_A(USB_UART_RXD_c),
	.MMUART0_TXD_MGPIO27B_H2F_B(MMUART0_TXD_MGPIO27B_H2F_B),
	.MMUART1_DTR_MGPIO12B_H2F_A(MMUART1_DTR_MGPIO12B_H2F_A),
	.MMUART1_RTS_MGPIO11B_H2F_A(MMUART1_RTS_MGPIO11B_H2F_A),
	.MMUART1_RTS_MGPIO11B_H2F_B(MMUART1_RTS_MGPIO11B_H2F_B),
	.MMUART1_RXD_MGPIO26B_H2F_A(MMUART1_RXD_MGPIO26B_H2F_A),
	.MMUART1_RXD_MGPIO26B_H2F_B(MMUART1_RXD_MGPIO26B_H2F_B),
	.MMUART1_SCK_MGPIO25B_H2F_A(MMUART1_SCK_MGPIO25B_H2F_A),
	.MMUART1_SCK_MGPIO25B_H2F_B(MMUART1_SCK_MGPIO25B_H2F_B),
	.MMUART1_TXD_MGPIO24B_H2F_A(MMUART1_TXD_MGPIO24B_H2F_A),
	.MMUART1_TXD_MGPIO24B_H2F_B(MMUART1_TXD_MGPIO24B_H2F_B),
	.MPLL_LOCK(MPLL_LOCK),
	.PER2_FABRIC_PADDR(FIC_2_APB_M_PADDR[15:2]),
	.PER2_FABRIC_PENABLE(FIC_2_APB_M_PENABLE),
	.PER2_FABRIC_PSEL(FIC_2_APB_M_PSEL),
	.PER2_FABRIC_PWDATA(FIC_2_APB_M_PWDATA[31:0]),
	.PER2_FABRIC_PWRITE(FIC_2_APB_M_PWRITE),
	.RTC_MATCH(RTC_MATCH),
	.SLEEPDEEP(SLEEPDEEP),
	.SLEEPHOLDACK(SLEEPHOLDACK),
	.SLEEPING(SLEEPING),
	.SMBALERT_NO0(SMBALERT_NO0),
	.SMBALERT_NO1(SMBALERT_NO1),
	.SMBSUS_NO0(SMBSUS_NO0),
	.SMBSUS_NO1(SMBSUS_NO1),
	.SPI0_CLK_OUT(SPI0_CLK_OUT),
	.SPI0_SDI_MGPIO5A_H2F_A(SPI0_SDI_MGPIO5A_H2F_A),
	.SPI0_SDI_MGPIO5A_H2F_B(Connection_system_sb_0_GPIO_5_M2F),
	.SPI0_SDO_MGPIO6A_H2F_A(SPI0_SDO_MGPIO6A_H2F_A),
	.SPI0_SDO_MGPIO6A_H2F_B(Connection_system_sb_0_GPIO_6_M2F),
	.SPI0_SS0_MGPIO7A_H2F_A(SPI0_SS0_MGPIO7A_H2F_A),
	.SPI0_SS0_MGPIO7A_H2F_B(Connection_system_sb_0_GPIO_7_M2F),
	.SPI0_SS1_MGPIO8A_H2F_A(SPI0_SS1_MGPIO8A_H2F_A),
	.SPI0_SS1_MGPIO8A_H2F_B(SPI0_SS1_MGPIO8A_H2F_B),
	.SPI0_SS2_MGPIO9A_H2F_A(SPI0_SS2_MGPIO9A_H2F_A),
	.SPI0_SS2_MGPIO9A_H2F_B(SPI0_SS2_MGPIO9A_H2F_B),
	.SPI0_SS3_MGPIO10A_H2F_A(SPI0_SS3_MGPIO10A_H2F_A),
	.SPI0_SS3_MGPIO10A_H2F_B(SPI0_SS3_MGPIO10A_H2F_B),
	.SPI0_SS4_MGPIO19A_H2F_A(SPI0_SS4_MGPIO19A_H2F_A),
	.SPI0_SS5_MGPIO20A_H2F_A(SPI0_SS5_MGPIO20A_H2F_A),
	.SPI0_SS6_MGPIO21A_H2F_A(SPI0_SS6_MGPIO21A_H2F_A),
	.SPI0_SS7_MGPIO22A_H2F_A(SPI0_SS7_MGPIO22A_H2F_A),
	.SPI1_CLK_OUT(Board_J11_c),
	.SPI1_SDI_MGPIO11A_H2F_A(SPI1_SDI_MGPIO11A_H2F_A),
	.SPI1_SDI_MGPIO11A_H2F_B(SPI1_SDI_MGPIO11A_H2F_B),
	.SPI1_SDO_MGPIO12A_H2F_A(Board_J10_c),
	.SPI1_SDO_MGPIO12A_H2F_B(SPI1_SDO_MGPIO12A_H2F_B),
	.SPI1_SS0_MGPIO13A_H2F_A(Board_J9_c),
	.SPI1_SS0_MGPIO13A_H2F_B(SPI_1_SS0_M2F_OE),
	.SPI1_SS1_MGPIO14A_H2F_A(SPI1_SS1_MGPIO14A_H2F_A),
	.SPI1_SS1_MGPIO14A_H2F_B(SPI1_SS1_MGPIO14A_H2F_B),
	.SPI1_SS2_MGPIO15A_H2F_A(SPI1_SS2_MGPIO15A_H2F_A),
	.SPI1_SS2_MGPIO15A_H2F_B(SPI1_SS2_MGPIO15A_H2F_B),
	.SPI1_SS3_MGPIO16A_H2F_A(SPI1_SS3_MGPIO16A_H2F_A),
	.SPI1_SS3_MGPIO16A_H2F_B(SPI1_SS3_MGPIO16A_H2F_B),
	.SPI1_SS4_MGPIO17A_H2F_A(SPI1_SS4_MGPIO17A_H2F_A),
	.SPI1_SS5_MGPIO18A_H2F_A(SPI1_SS5_MGPIO18A_H2F_A),
	.SPI1_SS6_MGPIO23A_H2F_A(SPI1_SS6_MGPIO23A_H2F_A),
	.SPI1_SS7_MGPIO24A_H2F_A(SPI1_SS7_MGPIO24A_H2F_A),
	.TCGF(TCGF[9:0]),
	.TRACECLK(TRACECLK),
	.TRACEDATA(TRACEDATA[3:0]),
	.TX_CLK(TX_CLK),
	.TX_ENF(GMII_TX_EN_c),
	.TX_ERRF(GMII_TX_ER_c),
	.TXCTL_EN_RIF(TXCTL_EN_RIF),
	.TXD_RIF(TXD_RIF[3:0]),
	.TXDF(GMII_TXD_c[7:0]),
	.TXEV(TXEV),
	.WDOGTIMEOUT(WDOGTIMEOUT),
	.F_ARREADY_HREADYOUT1(F_ARREADY_HREADYOUT1),
	.F_AWREADY_HREADYOUT0(F_AWREADY_HREADYOUT0),
	.F_BID(F_BID[3:0]),
	.F_BRESP_HRESP0(F_BRESP_HRESP0[1:0]),
	.F_BVALID(F_BVALID),
	.F_RDATA_HRDATA01(F_RDATA_HRDATA01[63:0]),
	.F_RID(F_RID[3:0]),
	.F_RLAST(F_RLAST),
	.F_RRESP_HRESP1(F_RRESP_HRESP1[1:0]),
	.F_RVALID(F_RVALID),
	.F_WREADY(F_WREADY),
	.MDDR_FABRIC_PRDATA(MDDR_FABRIC_PRDATA[15:0]),
	.MDDR_FABRIC_PREADY(MDDR_FABRIC_PREADY),
	.MDDR_FABRIC_PSLVERR(MDDR_FABRIC_PSLVERR),
	.CAN_RXBUS_F2H_SCP(VCC),
	.CAN_TX_EBL_F2H_SCP(VCC),
	.CAN_TXBUS_F2H_SCP(VCC),
	.COLF(GMII_COL_c),
	.CRSF(GMII_CRS_c),
	.F2_DMAREADY({VCC, VCC}),
	.F2H_INTERRUPT({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, MDINT_c}),
	.F2HCALIB(VCC),
	.F_DMAREADY({VCC, VCC}),
	.F_FM0_ADDR({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.F_FM0_ENABLE(GND),
	.F_FM0_MASTLOCK(GND),
	.F_FM0_READY(VCC),
	.F_FM0_SEL(GND),
	.F_FM0_SIZE({GND, GND}),
	.F_FM0_TRANS1(GND),
	.F_FM0_WDATA({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.F_FM0_WRITE(GND),
	.F_HM0_RDATA({N_58_i, N_56_i, N_54_i, N_52_i, N_50_i, N_48_i, N_46_i, N_44_i, N_42_i, N_40_i, N_39_i, N_38_i, N_37_i, N_36_i, N_35_i, N_28_i, N_26_i, N_24_i, N_22_i, N_34_i, N_33_i, N_32_i, Connection_system_sb_0_FIC_0_AMBA_MASTER_PRDATA[9:0]}),
	.F_HM0_READY(VCC),
	.F_HM0_RESP(GND),
	.FAB_AVALID(VCC),
	.FAB_HOSTDISCON(VCC),
	.FAB_IDDIG(VCC),
	.FAB_LINESTATE({VCC, VCC}),
	.FAB_M3_RESET_N(VCC),
	.FAB_PLL_LOCK(FIC_0_LOCK),
	.FAB_RXACTIVE(VCC),
	.FAB_RXERROR(VCC),
	.FAB_RXVALID(VCC),
	.FAB_RXVALIDH(GND),
	.FAB_SESSEND(VCC),
	.FAB_TXREADY(VCC),
	.FAB_VBUSVALID(VCC),
	.FAB_VSTATUS({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.FAB_XDATAIN({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.GTX_CLKPF(GMII_GTX_CLK_c),
	.I2C0_BCLK(VCC),
	.I2C0_SCL_F2H_SCP(BIBUF_1_Y),
	.I2C0_SDA_F2H_SCP(BIBUF_0_Y),
	.I2C1_BCLK(VCC),
	.I2C1_SCL_F2H_SCP(VCC),
	.I2C1_SDA_F2H_SCP(VCC),
	.MDIF(BIBUF_2_Y),
	.MGPIO0A_F2H_GPIN(VCC),
	.MGPIO10A_F2H_GPIN(Nokia5110_Driver_0_driver_busy),
	.MGPIO11A_F2H_GPIN(VCC),
	.MGPIO11B_F2H_GPIN(VCC),
	.MGPIO12A_F2H_GPIN(VCC),
	.MGPIO13A_F2H_GPIN(VCC),
	.MGPIO14A_F2H_GPIN(VCC),
	.MGPIO15A_F2H_GPIN(VCC),
	.MGPIO16A_F2H_GPIN(VCC),
	.MGPIO17B_F2H_GPIN(VCC),
	.MGPIO18B_F2H_GPIN(VCC),
	.MGPIO19B_F2H_GPIN(VCC),
	.MGPIO1A_F2H_GPIN(VCC),
	.MGPIO20B_F2H_GPIN(VCC),
	.MGPIO21B_F2H_GPIN(VCC),
	.MGPIO22B_F2H_GPIN(VCC),
	.MGPIO24B_F2H_GPIN(VCC),
	.MGPIO25B_F2H_GPIN(VCC),
	.MGPIO26B_F2H_GPIN(VCC),
	.MGPIO27B_F2H_GPIN(VCC),
	.MGPIO28B_F2H_GPIN(VCC),
	.MGPIO29B_F2H_GPIN(VCC),
	.MGPIO2A_F2H_GPIN(VCC),
	.MGPIO30B_F2H_GPIN(VCC),
	.MGPIO31B_F2H_GPIN(VCC),
	.MGPIO3A_F2H_GPIN(VCC),
	.MGPIO4A_F2H_GPIN(VCC),
	.MGPIO5A_F2H_GPIN(VCC),
	.MGPIO6A_F2H_GPIN(VCC),
	.MGPIO7A_F2H_GPIN(VCC),
	.MGPIO8A_F2H_GPIN(Board_Buttons_c[0]),
	.MGPIO9A_F2H_GPIN(Board_Buttons_c[1]),
	.MMUART0_CTS_F2H_SCP(VCC),
	.MMUART0_DCD_F2H_SCP(VCC),
	.MMUART0_DSR_F2H_SCP(VCC),
	.MMUART0_DTR_F2H_SCP(VCC),
	.MMUART0_RI_F2H_SCP(VCC),
	.MMUART0_RTS_F2H_SCP(VCC),
	.MMUART0_RXD_F2H_SCP(USB_UART_TXD_c),
	.MMUART0_SCK_F2H_SCP(VCC),
	.MMUART0_TXD_F2H_SCP(VCC),
	.MMUART1_CTS_F2H_SCP(VCC),
	.MMUART1_DCD_F2H_SCP(VCC),
	.MMUART1_DSR_F2H_SCP(VCC),
	.MMUART1_RI_F2H_SCP(VCC),
	.MMUART1_RTS_F2H_SCP(VCC),
	.MMUART1_RXD_F2H_SCP(VCC),
	.MMUART1_SCK_F2H_SCP(VCC),
	.MMUART1_TXD_F2H_SCP(VCC),
	.PER2_FABRIC_PRDATA({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.PER2_FABRIC_PREADY(VCC),
	.PER2_FABRIC_PSLVERR(GND),
	.RCGF({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.RX_CLKPF(GMII_RX_CLK_c),
	.RX_DVF(GMII_RX_DV_c),
	.RX_ERRF(GMII_RX_ER_c),
	.RX_EV(VCC),
	.RXDF(GMII_RXD_c[7:0]),
	.SLEEPHOLDREQ(GND),
	.SMBALERT_NI0(VCC),
	.SMBALERT_NI1(VCC),
	.SMBSUS_NI0(VCC),
	.SMBSUS_NI1(VCC),
	.SPI0_CLK_IN(VCC),
	.SPI0_SDI_F2H_SCP(VCC),
	.SPI0_SDO_F2H_SCP(VCC),
	.SPI0_SS0_F2H_SCP(VCC),
	.SPI0_SS1_F2H_SCP(VCC),
	.SPI0_SS2_F2H_SCP(VCC),
	.SPI0_SS3_F2H_SCP(VCC),
	.SPI1_CLK_IN(GND),
	.SPI1_SDI_F2H_SCP(FLASH_MEM_SDI_c),
	.SPI1_SDO_F2H_SCP(VCC),
	.SPI1_SS0_F2H_SCP(GND),
	.SPI1_SS1_F2H_SCP(VCC),
	.SPI1_SS2_F2H_SCP(VCC),
	.SPI1_SS3_F2H_SCP(VCC),
	.TX_CLKPF(GMII_TX_CLK_c),
	.USER_MSS_GPIO_RESET_N(VCC),
	.USER_MSS_RESET_N(VCC),
	.XCLK_FAB(VCC),
	.CLK_BASE(Connection_system_sb_0_FIC_0_CLK),
	.CLK_MDDR_APB(VCC),
	.F_ARADDR_HADDR1({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.F_ARBURST_HTRANS1({GND, GND}),
	.F_ARID_HSEL1({GND, GND, GND, GND}),
	.F_ARLEN_HBURST1({GND, GND, GND, GND}),
	.F_ARLOCK_HMASTLOCK1({GND, GND}),
	.F_ARSIZE_HSIZE1({GND, GND}),
	.F_ARVALID_HWRITE1(GND),
	.F_AWADDR_HADDR0({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.F_AWBURST_HTRANS0({GND, GND}),
	.F_AWID_HSEL0({GND, GND, GND, GND}),
	.F_AWLEN_HBURST0({GND, GND, GND, GND}),
	.F_AWLOCK_HMASTLOCK0({GND, GND}),
	.F_AWSIZE_HSIZE0({GND, GND}),
	.F_AWVALID_HWRITE0(GND),
	.F_BREADY(GND),
	.F_RMW_AXI(GND),
	.F_RREADY(GND),
	.F_WDATA_HWDATA01({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.F_WID_HREADY01({GND, GND, GND, GND}),
	.F_WLAST(GND),
	.F_WSTRB({GND, GND, GND, GND, GND, GND, GND, GND}),
	.F_WVALID(GND),
	.FPGA_MDDR_ARESET_N(VCC),
	.MDDR_FABRIC_PADDR({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.MDDR_FABRIC_PENABLE(VCC),
	.MDDR_FABRIC_PSEL(VCC),
	.MDDR_FABRIC_PWDATA({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.MDDR_FABRIC_PWRITE(VCC),
	.PRESET_N(GND),
	.CAN_RXBUS_USBA_DATA1_MGPIO3A_IN(GND),
	.CAN_TX_EBL_USBA_DATA2_MGPIO4A_IN(GND),
	.CAN_TXBUS_USBA_DATA0_MGPIO2A_IN(GND),
	.DM_IN({GND, GND, GND}),
	.DRAM_DQ_IN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.DRAM_DQS_IN({GND, GND, GND}),
	.DRAM_FIFO_WE_IN({GND, GND}),
	.I2C0_SCL_USBC_DATA1_MGPIO31B_IN(GND),
	.I2C0_SDA_USBC_DATA0_MGPIO30B_IN(GND),
	.I2C1_SCL_USBA_DATA4_MGPIO1A_IN(GND),
	.I2C1_SDA_USBA_DATA3_MGPIO0A_IN(GND),
	.MMUART0_CTS_USBC_DATA7_MGPIO19B_IN(GND),
	.MMUART0_DCD_MGPIO22B_IN(GND),
	.MMUART0_DSR_MGPIO20B_IN(GND),
	.MMUART0_DTR_USBC_DATA6_MGPIO18B_IN(GND),
	.MMUART0_RI_MGPIO21B_IN(GND),
	.MMUART0_RTS_USBC_DATA5_MGPIO17B_IN(GND),
	.MMUART0_RXD_USBC_STP_MGPIO28B_IN(GND),
	.MMUART0_SCK_USBC_NXT_MGPIO29B_IN(GND),
	.MMUART0_TXD_USBC_DIR_MGPIO27B_IN(GND),
	.MMUART1_RXD_USBC_DATA3_MGPIO26B_IN(GND),
	.MMUART1_SCK_USBC_DATA4_MGPIO25B_IN(GND),
	.MMUART1_TXD_USBC_DATA2_MGPIO24B_IN(GND),
	.RGMII_GTX_CLK_RMII_CLK_USBB_XCLK_IN(GND),
	.RGMII_MDC_RMII_MDC_IN(GND),
	.RGMII_MDIO_RMII_MDIO_USBB_DATA7_IN(GND),
	.RGMII_RX_CLK_IN(GND),
	.RGMII_RX_CTL_RMII_CRS_DV_USBB_DATA2_IN(GND),
	.RGMII_RXD0_RMII_RXD0_USBB_DATA0_IN(GND),
	.RGMII_RXD1_RMII_RXD1_USBB_DATA1_IN(GND),
	.RGMII_RXD2_RMII_RX_ER_USBB_DATA3_IN(GND),
	.RGMII_RXD3_USBB_DATA4_IN(GND),
	.RGMII_TX_CLK_IN(GND),
	.RGMII_TX_CTL_RMII_TX_EN_USBB_NXT_IN(GND),
	.RGMII_TXD0_RMII_TXD0_USBB_DIR_IN(GND),
	.RGMII_TXD1_RMII_TXD1_USBB_STP_IN(GND),
	.RGMII_TXD2_USBB_DATA5_IN(GND),
	.RGMII_TXD3_USBB_DATA6_IN(GND),
	.SPI0_SCK_USBA_XCLK_IN(GND),
	.SPI0_SDI_USBA_DIR_MGPIO5A_IN(GND),
	.SPI0_SDO_USBA_STP_MGPIO6A_IN(GND),
	.SPI0_SS0_USBA_NXT_MGPIO7A_IN(GND),
	.SPI0_SS1_USBA_DATA5_MGPIO8A_IN(GND),
	.SPI0_SS2_USBA_DATA6_MGPIO9A_IN(GND),
	.SPI0_SS3_USBA_DATA7_MGPIO10A_IN(GND),
	.SPI1_SCK_IN(GND),
	.SPI1_SDI_MGPIO11A_IN(GND),
	.SPI1_SDO_MGPIO12A_IN(GND),
	.SPI1_SS0_MGPIO13A_IN(GND),
	.SPI1_SS1_MGPIO14A_IN(GND),
	.SPI1_SS2_MGPIO15A_IN(GND),
	.SPI1_SS3_MGPIO16A_IN(GND),
	.SPI1_SS4_MGPIO17A_IN(GND),
	.SPI1_SS5_MGPIO18A_IN(GND),
	.SPI1_SS6_MGPIO23A_IN(GND),
	.SPI1_SS7_MGPIO24A_IN(GND),
	.USBC_XCLK_IN(GND),
	.CAN_RXBUS_USBA_DATA1_MGPIO3A_OUT(CAN_RXBUS_USBA_DATA1_MGPIO3A_OUT),
	.CAN_TX_EBL_USBA_DATA2_MGPIO4A_OUT(CAN_TX_EBL_USBA_DATA2_MGPIO4A_OUT),
	.CAN_TXBUS_USBA_DATA0_MGPIO2A_OUT(CAN_TXBUS_USBA_DATA0_MGPIO2A_OUT),
	.DRAM_ADDR(DRAM_ADDR[15:0]),
	.DRAM_BA(DRAM_BA[2:0]),
	.DRAM_CASN(DRAM_CASN),
	.DRAM_CKE(DRAM_CKE),
	.DRAM_CLK(DRAM_CLK),
	.DRAM_CSN(DRAM_CSN),
	.DRAM_DM_RDQS_OUT(DRAM_DM_RDQS_OUT[2:0]),
	.DRAM_DQ_OUT(DRAM_DQ_OUT[17:0]),
	.DRAM_DQS_OUT(DRAM_DQS_OUT[2:0]),
	.DRAM_FIFO_WE_OUT(DRAM_FIFO_WE_OUT[1:0]),
	.DRAM_ODT(DRAM_ODT),
	.DRAM_RASN(DRAM_RASN),
	.DRAM_RSTN(DRAM_RSTN),
	.DRAM_WEN(DRAM_WEN),
	.I2C0_SCL_USBC_DATA1_MGPIO31B_OUT(I2C0_SCL_USBC_DATA1_MGPIO31B_OUT),
	.I2C0_SDA_USBC_DATA0_MGPIO30B_OUT(I2C0_SDA_USBC_DATA0_MGPIO30B_OUT),
	.I2C1_SCL_USBA_DATA4_MGPIO1A_OUT(I2C1_SCL_USBA_DATA4_MGPIO1A_OUT),
	.I2C1_SDA_USBA_DATA3_MGPIO0A_OUT(I2C1_SDA_USBA_DATA3_MGPIO0A_OUT),
	.MMUART0_CTS_USBC_DATA7_MGPIO19B_OUT(MMUART0_CTS_USBC_DATA7_MGPIO19B_OUT),
	.MMUART0_DCD_MGPIO22B_OUT(MMUART0_DCD_MGPIO22B_OUT),
	.MMUART0_DSR_MGPIO20B_OUT(MMUART0_DSR_MGPIO20B_OUT),
	.MMUART0_DTR_USBC_DATA6_MGPIO18B_OUT(MMUART0_DTR_USBC_DATA6_MGPIO18B_OUT),
	.MMUART0_RI_MGPIO21B_OUT(MMUART0_RI_MGPIO21B_OUT),
	.MMUART0_RTS_USBC_DATA5_MGPIO17B_OUT(MMUART0_RTS_USBC_DATA5_MGPIO17B_OUT),
	.MMUART0_RXD_USBC_STP_MGPIO28B_OUT(MMUART0_RXD_USBC_STP_MGPIO28B_OUT),
	.MMUART0_SCK_USBC_NXT_MGPIO29B_OUT(MMUART0_SCK_USBC_NXT_MGPIO29B_OUT),
	.MMUART0_TXD_USBC_DIR_MGPIO27B_OUT(MMUART0_TXD_USBC_DIR_MGPIO27B_OUT),
	.MMUART1_RXD_USBC_DATA3_MGPIO26B_OUT(MMUART1_RXD_USBC_DATA3_MGPIO26B_OUT),
	.MMUART1_SCK_USBC_DATA4_MGPIO25B_OUT(MMUART1_SCK_USBC_DATA4_MGPIO25B_OUT),
	.MMUART1_TXD_USBC_DATA2_MGPIO24B_OUT(MMUART1_TXD_USBC_DATA2_MGPIO24B_OUT),
	.RGMII_GTX_CLK_RMII_CLK_USBB_XCLK_OUT(RGMII_GTX_CLK_RMII_CLK_USBB_XCLK_OUT),
	.RGMII_MDC_RMII_MDC_OUT(RGMII_MDC_RMII_MDC_OUT),
	.RGMII_MDIO_RMII_MDIO_USBB_DATA7_OUT(RGMII_MDIO_RMII_MDIO_USBB_DATA7_OUT),
	.RGMII_RX_CLK_OUT(RGMII_RX_CLK_OUT),
	.RGMII_RX_CTL_RMII_CRS_DV_USBB_DATA2_OUT(RGMII_RX_CTL_RMII_CRS_DV_USBB_DATA2_OUT),
	.RGMII_RXD0_RMII_RXD0_USBB_DATA0_OUT(RGMII_RXD0_RMII_RXD0_USBB_DATA0_OUT),
	.RGMII_RXD1_RMII_RXD1_USBB_DATA1_OUT(RGMII_RXD1_RMII_RXD1_USBB_DATA1_OUT),
	.RGMII_RXD2_RMII_RX_ER_USBB_DATA3_OUT(RGMII_RXD2_RMII_RX_ER_USBB_DATA3_OUT),
	.RGMII_RXD3_USBB_DATA4_OUT(RGMII_RXD3_USBB_DATA4_OUT),
	.RGMII_TX_CLK_OUT(RGMII_TX_CLK_OUT),
	.RGMII_TX_CTL_RMII_TX_EN_USBB_NXT_OUT(RGMII_TX_CTL_RMII_TX_EN_USBB_NXT_OUT),
	.RGMII_TXD0_RMII_TXD0_USBB_DIR_OUT(RGMII_TXD0_RMII_TXD0_USBB_DIR_OUT),
	.RGMII_TXD1_RMII_TXD1_USBB_STP_OUT(RGMII_TXD1_RMII_TXD1_USBB_STP_OUT),
	.RGMII_TXD2_USBB_DATA5_OUT(RGMII_TXD2_USBB_DATA5_OUT),
	.RGMII_TXD3_USBB_DATA6_OUT(RGMII_TXD3_USBB_DATA6_OUT),
	.SPI0_SCK_USBA_XCLK_OUT(SPI0_SCK_USBA_XCLK_OUT),
	.SPI0_SDI_USBA_DIR_MGPIO5A_OUT(SPI0_SDI_USBA_DIR_MGPIO5A_OUT),
	.SPI0_SDO_USBA_STP_MGPIO6A_OUT(SPI0_SDO_USBA_STP_MGPIO6A_OUT),
	.SPI0_SS0_USBA_NXT_MGPIO7A_OUT(SPI0_SS0_USBA_NXT_MGPIO7A_OUT),
	.SPI0_SS1_USBA_DATA5_MGPIO8A_OUT(SPI0_SS1_USBA_DATA5_MGPIO8A_OUT),
	.SPI0_SS2_USBA_DATA6_MGPIO9A_OUT(SPI0_SS2_USBA_DATA6_MGPIO9A_OUT),
	.SPI0_SS3_USBA_DATA7_MGPIO10A_OUT(SPI0_SS3_USBA_DATA7_MGPIO10A_OUT),
	.SPI1_SCK_OUT(SPI1_SCK_OUT),
	.SPI1_SDI_MGPIO11A_OUT(SPI1_SDI_MGPIO11A_OUT),
	.SPI1_SDO_MGPIO12A_OUT(SPI1_SDO_MGPIO12A_OUT),
	.SPI1_SS0_MGPIO13A_OUT(SPI1_SS0_MGPIO13A_OUT),
	.SPI1_SS1_MGPIO14A_OUT(SPI1_SS1_MGPIO14A_OUT),
	.SPI1_SS2_MGPIO15A_OUT(SPI1_SS2_MGPIO15A_OUT),
	.SPI1_SS3_MGPIO16A_OUT(SPI1_SS3_MGPIO16A_OUT),
	.SPI1_SS4_MGPIO17A_OUT(SPI1_SS4_MGPIO17A_OUT),
	.SPI1_SS5_MGPIO18A_OUT(SPI1_SS5_MGPIO18A_OUT),
	.SPI1_SS6_MGPIO23A_OUT(SPI1_SS6_MGPIO23A_OUT),
	.SPI1_SS7_MGPIO24A_OUT(SPI1_SS7_MGPIO24A_OUT),
	.USBC_XCLK_OUT(USBC_XCLK_OUT),
	.CAN_RXBUS_USBA_DATA1_MGPIO3A_OE(CAN_RXBUS_USBA_DATA1_MGPIO3A_OE),
	.CAN_TX_EBL_USBA_DATA2_MGPIO4A_OE(CAN_TX_EBL_USBA_DATA2_MGPIO4A_OE),
	.CAN_TXBUS_USBA_DATA0_MGPIO2A_OE(CAN_TXBUS_USBA_DATA0_MGPIO2A_OE),
	.DM_OE(DM_OE[2:0]),
	.DRAM_DQ_OE(DRAM_DQ_OE[17:0]),
	.DRAM_DQS_OE(DRAM_DQS_OE[2:0]),
	.I2C0_SCL_USBC_DATA1_MGPIO31B_OE(I2C0_SCL_USBC_DATA1_MGPIO31B_OE),
	.I2C0_SDA_USBC_DATA0_MGPIO30B_OE(I2C0_SDA_USBC_DATA0_MGPIO30B_OE),
	.I2C1_SCL_USBA_DATA4_MGPIO1A_OE(I2C1_SCL_USBA_DATA4_MGPIO1A_OE),
	.I2C1_SDA_USBA_DATA3_MGPIO0A_OE(I2C1_SDA_USBA_DATA3_MGPIO0A_OE),
	.MMUART0_CTS_USBC_DATA7_MGPIO19B_OE(MMUART0_CTS_USBC_DATA7_MGPIO19B_OE),
	.MMUART0_DCD_MGPIO22B_OE(MMUART0_DCD_MGPIO22B_OE),
	.MMUART0_DSR_MGPIO20B_OE(MMUART0_DSR_MGPIO20B_OE),
	.MMUART0_DTR_USBC_DATA6_MGPIO18B_OE(MMUART0_DTR_USBC_DATA6_MGPIO18B_OE),
	.MMUART0_RI_MGPIO21B_OE(MMUART0_RI_MGPIO21B_OE),
	.MMUART0_RTS_USBC_DATA5_MGPIO17B_OE(MMUART0_RTS_USBC_DATA5_MGPIO17B_OE),
	.MMUART0_RXD_USBC_STP_MGPIO28B_OE(MMUART0_RXD_USBC_STP_MGPIO28B_OE),
	.MMUART0_SCK_USBC_NXT_MGPIO29B_OE(MMUART0_SCK_USBC_NXT_MGPIO29B_OE),
	.MMUART0_TXD_USBC_DIR_MGPIO27B_OE(MMUART0_TXD_USBC_DIR_MGPIO27B_OE),
	.MMUART1_RXD_USBC_DATA3_MGPIO26B_OE(MMUART1_RXD_USBC_DATA3_MGPIO26B_OE),
	.MMUART1_SCK_USBC_DATA4_MGPIO25B_OE(MMUART1_SCK_USBC_DATA4_MGPIO25B_OE),
	.MMUART1_TXD_USBC_DATA2_MGPIO24B_OE(MMUART1_TXD_USBC_DATA2_MGPIO24B_OE),
	.RGMII_GTX_CLK_RMII_CLK_USBB_XCLK_OE(RGMII_GTX_CLK_RMII_CLK_USBB_XCLK_OE),
	.RGMII_MDC_RMII_MDC_OE(RGMII_MDC_RMII_MDC_OE),
	.RGMII_MDIO_RMII_MDIO_USBB_DATA7_OE(RGMII_MDIO_RMII_MDIO_USBB_DATA7_OE),
	.RGMII_RX_CLK_OE(RGMII_RX_CLK_OE),
	.RGMII_RX_CTL_RMII_CRS_DV_USBB_DATA2_OE(RGMII_RX_CTL_RMII_CRS_DV_USBB_DATA2_OE),
	.RGMII_RXD0_RMII_RXD0_USBB_DATA0_OE(RGMII_RXD0_RMII_RXD0_USBB_DATA0_OE),
	.RGMII_RXD1_RMII_RXD1_USBB_DATA1_OE(RGMII_RXD1_RMII_RXD1_USBB_DATA1_OE),
	.RGMII_RXD2_RMII_RX_ER_USBB_DATA3_OE(RGMII_RXD2_RMII_RX_ER_USBB_DATA3_OE),
	.RGMII_RXD3_USBB_DATA4_OE(RGMII_RXD3_USBB_DATA4_OE),
	.RGMII_TX_CLK_OE(RGMII_TX_CLK_OE),
	.RGMII_TX_CTL_RMII_TX_EN_USBB_NXT_OE(RGMII_TX_CTL_RMII_TX_EN_USBB_NXT_OE),
	.RGMII_TXD0_RMII_TXD0_USBB_DIR_OE(RGMII_TXD0_RMII_TXD0_USBB_DIR_OE),
	.RGMII_TXD1_RMII_TXD1_USBB_STP_OE(RGMII_TXD1_RMII_TXD1_USBB_STP_OE),
	.RGMII_TXD2_USBB_DATA5_OE(RGMII_TXD2_USBB_DATA5_OE),
	.RGMII_TXD3_USBB_DATA6_OE(RGMII_TXD3_USBB_DATA6_OE),
	.SPI0_SCK_USBA_XCLK_OE(SPI0_SCK_USBA_XCLK_OE),
	.SPI0_SDI_USBA_DIR_MGPIO5A_OE(SPI0_SDI_USBA_DIR_MGPIO5A_OE),
	.SPI0_SDO_USBA_STP_MGPIO6A_OE(SPI0_SDO_USBA_STP_MGPIO6A_OE),
	.SPI0_SS0_USBA_NXT_MGPIO7A_OE(SPI0_SS0_USBA_NXT_MGPIO7A_OE),
	.SPI0_SS1_USBA_DATA5_MGPIO8A_OE(SPI0_SS1_USBA_DATA5_MGPIO8A_OE),
	.SPI0_SS2_USBA_DATA6_MGPIO9A_OE(SPI0_SS2_USBA_DATA6_MGPIO9A_OE),
	.SPI0_SS3_USBA_DATA7_MGPIO10A_OE(SPI0_SS3_USBA_DATA7_MGPIO10A_OE),
	.SPI1_SCK_OE(SPI1_SCK_OE),
	.SPI1_SDI_MGPIO11A_OE(SPI1_SDI_MGPIO11A_OE),
	.SPI1_SDO_MGPIO12A_OE(SPI1_SDO_MGPIO12A_OE),
	.SPI1_SS0_MGPIO13A_OE(SPI1_SS0_MGPIO13A_OE),
	.SPI1_SS1_MGPIO14A_OE(SPI1_SS1_MGPIO14A_OE),
	.SPI1_SS2_MGPIO15A_OE(SPI1_SS2_MGPIO15A_OE),
	.SPI1_SS3_MGPIO16A_OE(SPI1_SS3_MGPIO16A_OE),
	.SPI1_SS4_MGPIO17A_OE(SPI1_SS4_MGPIO17A_OE),
	.SPI1_SS5_MGPIO18A_OE(SPI1_SS5_MGPIO18A_OE),
	.SPI1_SS6_MGPIO23A_OE(SPI1_SS6_MGPIO23A_OE),
	.SPI1_SS7_MGPIO24A_OE(SPI1_SS7_MGPIO24A_OE),
	.USBC_XCLK_OE(USBC_XCLK_OE)
);
defparam MSS_ADLIB_INST.INIT=1438'h0000300C0000003000000000000000000000000000000000000000000000000000000000C0300000000000000000000000000000000000000000000000000000000000000000000F00000000F000000000000000000000000000000007FFFFFFFB000001007C33C000000006092C0104243FFFFE4000000000008100000000F0F01C000001825CC0010842108421000001FE34001FF8000000400000000020091007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam MSS_ADLIB_INST.ACT_UBITS=56'hFFFFFFFFFFFFFF;
defparam MSS_ADLIB_INST.MEMORYFILE="ENVM_init.mem";
defparam MSS_ADLIB_INST.RTC_MAIN_XTL_FREQ=0.0;
defparam MSS_ADLIB_INST.DDR_CLK_FREQ=100.0;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* Connection_system_sb_MSS */

module CoreResetP (
  Connection_system_sb_MSS_TMP_0_MSS_RESET_N_M2F,
  POWER_ON_RESET_N,
  Connection_system_sb_MSS_TMP_0_FIC_2_APB_M_PRESET_N,
  Connection_system_sb_0_FIC_0_CLK,
  ETH_NRESET_c
)
;
input Connection_system_sb_MSS_TMP_0_MSS_RESET_N_M2F ;
input POWER_ON_RESET_N ;
input Connection_system_sb_MSS_TMP_0_FIC_2_APB_M_PRESET_N ;
input Connection_system_sb_0_FIC_0_CLK ;
output ETH_NRESET_c ;
wire Connection_system_sb_MSS_TMP_0_MSS_RESET_N_M2F ;
wire POWER_ON_RESET_N ;
wire Connection_system_sb_MSS_TMP_0_FIC_2_APB_M_PRESET_N ;
wire Connection_system_sb_0_FIC_0_CLK ;
wire ETH_NRESET_c ;
wire MSS_HPMS_READY_int_Z ;
wire mss_ready_select_Z ;
wire VCC ;
wire POWER_ON_RESET_N_clk_base_Z ;
wire un6_fic_2_apb_m_preset_n_clk_base_Z ;
wire GND ;
wire mss_ready_state_Z ;
wire RESET_N_M2F_clk_base_Z ;
wire FIC_2_APB_M_PRESET_N_clk_base_Z ;
wire FIC_2_APB_M_PRESET_N_q1_Z ;
wire MSS_HPMS_READY_int_3_Z ;
wire POWER_ON_RESET_N_q1_Z ;
wire RESET_N_M2F_q1_Z ;
wire N_419 ;
wire N_418 ;
wire N_417 ;
wire N_416 ;
wire N_415 ;
wire N_414 ;
wire N_413 ;
wire N_412 ;
wire N_411 ;
wire N_410 ;
wire N_409 ;
wire N_408 ;
wire N_407 ;
wire N_406 ;
wire N_405 ;
wire N_404 ;
wire N_403 ;
wire N_402 ;
wire N_401 ;
wire N_400 ;
wire N_399 ;
wire N_398 ;
wire N_397 ;
wire N_396 ;
wire N_395 ;
wire N_394 ;
wire N_393 ;
wire N_392 ;
wire N_391 ;
wire N_390 ;
wire N_389 ;
wire N_388 ;
wire N_387 ;
wire N_386 ;
wire N_385 ;
wire N_384 ;
wire N_383 ;
wire N_382 ;
wire N_381 ;
wire N_380 ;
wire N_379 ;
wire N_378 ;
wire N_377 ;
wire N_376 ;
wire N_375 ;
wire N_374 ;
wire N_373 ;
wire N_372 ;
wire N_371 ;
wire N_370 ;
wire N_369 ;
wire N_368 ;
wire N_367 ;
wire N_366 ;
wire N_365 ;
wire N_364 ;
wire N_363 ;
wire N_362 ;
wire N_361 ;
wire N_360 ;
wire N_359 ;
wire N_358 ;
wire N_357 ;
wire N_356 ;
wire N_355 ;
wire N_354 ;
wire N_353 ;
wire N_352 ;
wire N_351 ;
wire N_350 ;
wire N_349 ;
wire N_348 ;
wire N_347 ;
wire N_346 ;
wire N_345 ;
wire N_344 ;
wire N_343 ;
wire N_342 ;
wire N_341 ;
wire N_340 ;
wire N_339 ;
wire N_338 ;
wire N_337 ;
wire N_336 ;
wire N_335 ;
wire N_334 ;
wire N_333 ;
wire N_332 ;
wire N_331 ;
wire N_330 ;
wire N_329 ;
wire N_328 ;
  CLKINT MSS_HPMS_READY_int_RNI6GLA (
	.Y(ETH_NRESET_c),
	.A(MSS_HPMS_READY_int_Z)
);
// @27:593
  SLE mss_ready_select (
	.Q(mss_ready_select_Z),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N_clk_base_Z),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(VCC),
	.EN(un6_fic_2_apb_m_preset_n_clk_base_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:593
  SLE mss_ready_state (
	.Q(mss_ready_state_Z),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N_clk_base_Z),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(VCC),
	.EN(RESET_N_M2F_clk_base_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:577
  SLE FIC_2_APB_M_PRESET_N_clk_base (
	.Q(FIC_2_APB_M_PRESET_N_clk_base_Z),
	.ADn(VCC),
	.ALn(Connection_system_sb_MSS_TMP_0_FIC_2_APB_M_PRESET_N),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(FIC_2_APB_M_PRESET_N_q1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:608
  SLE MSS_HPMS_READY_int (
	.Q(MSS_HPMS_READY_int_Z),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N_clk_base_Z),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(MSS_HPMS_READY_int_3_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:553
  SLE POWER_ON_RESET_N_q1 (
	.Q(POWER_ON_RESET_N_q1_Z),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(VCC),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:565
  SLE RESET_N_M2F_q1 (
	.Q(RESET_N_M2F_q1_Z),
	.ADn(VCC),
	.ALn(Connection_system_sb_MSS_TMP_0_MSS_RESET_N_M2F),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(VCC),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:577
  SLE FIC_2_APB_M_PRESET_N_q1 (
	.Q(FIC_2_APB_M_PRESET_N_q1_Z),
	.ADn(VCC),
	.ALn(Connection_system_sb_MSS_TMP_0_FIC_2_APB_M_PRESET_N),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(VCC),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:553
  SLE POWER_ON_RESET_N_clk_base (
	.Q(POWER_ON_RESET_N_clk_base_Z),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(POWER_ON_RESET_N_q1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:565
  SLE RESET_N_M2F_clk_base (
	.Q(RESET_N_M2F_clk_base_Z),
	.ADn(VCC),
	.ALn(Connection_system_sb_MSS_TMP_0_MSS_RESET_N_M2F),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(RESET_N_M2F_q1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:600
  CFG2 un6_fic_2_apb_m_preset_n_clk_base (
	.A(FIC_2_APB_M_PRESET_N_clk_base_Z),
	.B(mss_ready_state_Z),
	.Y(un6_fic_2_apb_m_preset_n_clk_base_Z)
);
defparam un6_fic_2_apb_m_preset_n_clk_base.INIT=4'h8;
// @27:611
  CFG3 MSS_HPMS_READY_int_3 (
	.A(mss_ready_select_Z),
	.B(RESET_N_M2F_clk_base_Z),
	.C(FIC_2_APB_M_PRESET_N_clk_base_Z),
	.Y(MSS_HPMS_READY_int_3_Z)
);
defparam MSS_HPMS_READY_int_3.INIT=8'hE0;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* CoreResetP */

module Connection_system_sb_FABOSC_0_OSC (
  FABOSC_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC
)
;
output FABOSC_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC ;
wire FABOSC_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC ;
wire GND ;
wire VCC ;
// @25:53
  RCOSC_25_50MHZ I_RCOSC_25_50MHZ (
	.CLKOUT(FABOSC_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC)
);
defparam I_RCOSC_25_50MHZ.FREQUENCY=50.0;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* Connection_system_sb_FABOSC_0_OSC */

module Connection_system_sb (
  CoreAPB3_C0_0_APBmslave0_PADDR,
  Connection_system_sb_0_FIC_0_AMBA_MASTER_PADDR,
  CoreAPB3_C0_0_APBmslave0_PWDATA,
  GMII_TXD_c,
  Connection_system_sb_0_FIC_0_AMBA_MASTER_PRDATA,
  Board_Buttons_c,
  GMII_RXD_c,
  ETH_NRESET_c,
  Connection_system_sb_0_GPIO_3_M2F,
  Connection_system_sb_0_GPIO_4_M2F,
  Connection_system_sb_0_GPIO_2_M2F,
  CoreAPB3_C0_0_APBmslave0_PENABLE,
  Connection_system_sb_0_FIC_0_AMBA_MASTER_PSELx,
  CoreAPB3_C0_0_APBmslave0_PWRITE,
  Connection_system_sb_0_I2C_0_SCL_M2F,
  Connection_system_sb_0_I2C_0_SCL_M2F_OE,
  Connection_system_sb_0_I2C_0_SDA_M2F,
  Connection_system_sb_0_I2C_0_SDA_M2F_OE,
  Connection_system_sb_0_GPIO_1_M2F,
  Connection_system_sb_0_GPIO_0_M2F,
  GMII_MDC_c,
  Connection_system_sb_0_MAC_GMII_MDO_EN,
  Connection_system_sb_0_MAC_GMII_MDO,
  USB_UART_RXD_c,
  Connection_system_sb_0_GPIO_5_M2F,
  Connection_system_sb_0_GPIO_6_M2F,
  Connection_system_sb_0_GPIO_7_M2F,
  Board_J11_c,
  Board_J10_c,
  Board_J9_c,
  GMII_TX_EN_c,
  GMII_TX_ER_c,
  GMII_COL_c,
  GMII_CRS_c,
  MDINT_c,
  N_32_i,
  N_33_i,
  N_34_i,
  N_22_i,
  N_24_i,
  N_26_i,
  N_28_i,
  N_35_i,
  N_36_i,
  N_37_i,
  N_38_i,
  N_39_i,
  N_40_i,
  N_42_i,
  N_44_i,
  N_46_i,
  N_48_i,
  N_50_i,
  N_52_i,
  N_54_i,
  N_56_i,
  N_58_i,
  BIBUF_1_Y,
  BIBUF_0_Y,
  BIBUF_2_Y,
  Nokia5110_Driver_0_driver_busy,
  USB_UART_TXD_c,
  GMII_RX_CLK_c,
  GMII_RX_DV_c,
  GMII_RX_ER_c,
  FLASH_MEM_SDI_c,
  GMII_TX_CLK_c,
  Connection_system_sb_0_FIC_0_CLK,
  GMII_GTX_CLK_c,
  DEVRST_N
)
;
output [7:0] CoreAPB3_C0_0_APBmslave0_PADDR ;
output [11:8] Connection_system_sb_0_FIC_0_AMBA_MASTER_PADDR ;
output [31:0] CoreAPB3_C0_0_APBmslave0_PWDATA ;
output [7:0] GMII_TXD_c ;
input [9:0] Connection_system_sb_0_FIC_0_AMBA_MASTER_PRDATA ;
input [1:0] Board_Buttons_c ;
input [7:0] GMII_RXD_c ;
output ETH_NRESET_c ;
output Connection_system_sb_0_GPIO_3_M2F ;
output Connection_system_sb_0_GPIO_4_M2F ;
output Connection_system_sb_0_GPIO_2_M2F ;
output CoreAPB3_C0_0_APBmslave0_PENABLE ;
output Connection_system_sb_0_FIC_0_AMBA_MASTER_PSELx ;
output CoreAPB3_C0_0_APBmslave0_PWRITE ;
output Connection_system_sb_0_I2C_0_SCL_M2F ;
output Connection_system_sb_0_I2C_0_SCL_M2F_OE ;
output Connection_system_sb_0_I2C_0_SDA_M2F ;
output Connection_system_sb_0_I2C_0_SDA_M2F_OE ;
output Connection_system_sb_0_GPIO_1_M2F ;
output Connection_system_sb_0_GPIO_0_M2F ;
output GMII_MDC_c ;
output Connection_system_sb_0_MAC_GMII_MDO_EN ;
output Connection_system_sb_0_MAC_GMII_MDO ;
output USB_UART_RXD_c ;
output Connection_system_sb_0_GPIO_5_M2F ;
output Connection_system_sb_0_GPIO_6_M2F ;
output Connection_system_sb_0_GPIO_7_M2F ;
output Board_J11_c ;
output Board_J10_c ;
output Board_J9_c ;
output GMII_TX_EN_c ;
output GMII_TX_ER_c ;
input GMII_COL_c ;
input GMII_CRS_c ;
input MDINT_c ;
input N_32_i ;
input N_33_i ;
input N_34_i ;
input N_22_i ;
input N_24_i ;
input N_26_i ;
input N_28_i ;
input N_35_i ;
input N_36_i ;
input N_37_i ;
input N_38_i ;
input N_39_i ;
input N_40_i ;
input N_42_i ;
input N_44_i ;
input N_46_i ;
input N_48_i ;
input N_50_i ;
input N_52_i ;
input N_54_i ;
input N_56_i ;
input N_58_i ;
input BIBUF_1_Y ;
input BIBUF_0_Y ;
input BIBUF_2_Y ;
input Nokia5110_Driver_0_driver_busy ;
input USB_UART_TXD_c ;
input GMII_RX_CLK_c ;
input GMII_RX_DV_c ;
input GMII_RX_ER_c ;
input FLASH_MEM_SDI_c ;
input GMII_TX_CLK_c ;
output Connection_system_sb_0_FIC_0_CLK ;
output GMII_GTX_CLK_c ;
input DEVRST_N ;
wire ETH_NRESET_c ;
wire Connection_system_sb_0_GPIO_3_M2F ;
wire Connection_system_sb_0_GPIO_4_M2F ;
wire Connection_system_sb_0_GPIO_2_M2F ;
wire CoreAPB3_C0_0_APBmslave0_PENABLE ;
wire Connection_system_sb_0_FIC_0_AMBA_MASTER_PSELx ;
wire CoreAPB3_C0_0_APBmslave0_PWRITE ;
wire Connection_system_sb_0_I2C_0_SCL_M2F ;
wire Connection_system_sb_0_I2C_0_SCL_M2F_OE ;
wire Connection_system_sb_0_I2C_0_SDA_M2F ;
wire Connection_system_sb_0_I2C_0_SDA_M2F_OE ;
wire Connection_system_sb_0_GPIO_1_M2F ;
wire Connection_system_sb_0_GPIO_0_M2F ;
wire GMII_MDC_c ;
wire Connection_system_sb_0_MAC_GMII_MDO_EN ;
wire Connection_system_sb_0_MAC_GMII_MDO ;
wire USB_UART_RXD_c ;
wire Connection_system_sb_0_GPIO_5_M2F ;
wire Connection_system_sb_0_GPIO_6_M2F ;
wire Connection_system_sb_0_GPIO_7_M2F ;
wire Board_J11_c ;
wire Board_J10_c ;
wire Board_J9_c ;
wire GMII_TX_EN_c ;
wire GMII_TX_ER_c ;
wire GMII_COL_c ;
wire GMII_CRS_c ;
wire MDINT_c ;
wire N_32_i ;
wire N_33_i ;
wire N_34_i ;
wire N_22_i ;
wire N_24_i ;
wire N_26_i ;
wire N_28_i ;
wire N_35_i ;
wire N_36_i ;
wire N_37_i ;
wire N_38_i ;
wire N_39_i ;
wire N_40_i ;
wire N_42_i ;
wire N_44_i ;
wire N_46_i ;
wire N_48_i ;
wire N_50_i ;
wire N_52_i ;
wire N_54_i ;
wire N_56_i ;
wire N_58_i ;
wire BIBUF_1_Y ;
wire BIBUF_0_Y ;
wire BIBUF_2_Y ;
wire Nokia5110_Driver_0_driver_busy ;
wire USB_UART_TXD_c ;
wire GMII_RX_CLK_c ;
wire GMII_RX_DV_c ;
wire GMII_RX_ER_c ;
wire FLASH_MEM_SDI_c ;
wire GMII_TX_CLK_c ;
wire Connection_system_sb_0_FIC_0_CLK ;
wire GMII_GTX_CLK_c ;
wire DEVRST_N ;
wire POWER_ON_RESET_N ;
wire FABOSC_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC ;
wire FIC_0_LOCK ;
wire Connection_system_sb_MSS_TMP_0_MSS_RESET_N_M2F ;
wire Connection_system_sb_MSS_TMP_0_FIC_2_APB_M_PRESET_N ;
wire GND ;
wire VCC ;
// @28:666
  SYSRESET SYSRESET_POR (
	.POWER_ON_RESET_N(POWER_ON_RESET_N),
	.DEVRST_N(DEVRST_N)
);
// @28:477
  Connection_system_sb_CCC_0_FCCC CCC_0 (
	.FABOSC_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC(FABOSC_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC),
	.FIC_0_LOCK(FIC_0_LOCK),
	.GMII_GTX_CLK_c(GMII_GTX_CLK_c),
	.Connection_system_sb_0_FIC_0_CLK(Connection_system_sb_0_FIC_0_CLK)
);
// @28:487
  Connection_system_sb_MSS Connection_system_sb_MSS_0 (
	.GMII_RXD_c(GMII_RXD_c[7:0]),
	.Board_Buttons_c(Board_Buttons_c[1:0]),
	.Connection_system_sb_0_FIC_0_AMBA_MASTER_PRDATA(Connection_system_sb_0_FIC_0_AMBA_MASTER_PRDATA[9:0]),
	.GMII_TXD_c(GMII_TXD_c[7:0]),
	.CoreAPB3_C0_0_APBmslave0_PWDATA(CoreAPB3_C0_0_APBmslave0_PWDATA[31:0]),
	.Connection_system_sb_0_FIC_0_AMBA_MASTER_PADDR(Connection_system_sb_0_FIC_0_AMBA_MASTER_PADDR[11:8]),
	.CoreAPB3_C0_0_APBmslave0_PADDR(CoreAPB3_C0_0_APBmslave0_PADDR[7:0]),
	.Connection_system_sb_0_FIC_0_CLK(Connection_system_sb_0_FIC_0_CLK),
	.GMII_TX_CLK_c(GMII_TX_CLK_c),
	.FLASH_MEM_SDI_c(FLASH_MEM_SDI_c),
	.GMII_RX_ER_c(GMII_RX_ER_c),
	.GMII_RX_DV_c(GMII_RX_DV_c),
	.GMII_RX_CLK_c(GMII_RX_CLK_c),
	.USB_UART_TXD_c(USB_UART_TXD_c),
	.Nokia5110_Driver_0_driver_busy(Nokia5110_Driver_0_driver_busy),
	.BIBUF_2_Y(BIBUF_2_Y),
	.BIBUF_0_Y(BIBUF_0_Y),
	.BIBUF_1_Y(BIBUF_1_Y),
	.GMII_GTX_CLK_c(GMII_GTX_CLK_c),
	.FIC_0_LOCK(FIC_0_LOCK),
	.N_58_i(N_58_i),
	.N_56_i(N_56_i),
	.N_54_i(N_54_i),
	.N_52_i(N_52_i),
	.N_50_i(N_50_i),
	.N_48_i(N_48_i),
	.N_46_i(N_46_i),
	.N_44_i(N_44_i),
	.N_42_i(N_42_i),
	.N_40_i(N_40_i),
	.N_39_i(N_39_i),
	.N_38_i(N_38_i),
	.N_37_i(N_37_i),
	.N_36_i(N_36_i),
	.N_35_i(N_35_i),
	.N_28_i(N_28_i),
	.N_26_i(N_26_i),
	.N_24_i(N_24_i),
	.N_22_i(N_22_i),
	.N_34_i(N_34_i),
	.N_33_i(N_33_i),
	.N_32_i(N_32_i),
	.MDINT_c(MDINT_c),
	.GMII_CRS_c(GMII_CRS_c),
	.GMII_COL_c(GMII_COL_c),
	.GMII_TX_ER_c(GMII_TX_ER_c),
	.GMII_TX_EN_c(GMII_TX_EN_c),
	.Board_J9_c(Board_J9_c),
	.Board_J10_c(Board_J10_c),
	.Board_J11_c(Board_J11_c),
	.Connection_system_sb_0_GPIO_7_M2F(Connection_system_sb_0_GPIO_7_M2F),
	.Connection_system_sb_0_GPIO_6_M2F(Connection_system_sb_0_GPIO_6_M2F),
	.Connection_system_sb_0_GPIO_5_M2F(Connection_system_sb_0_GPIO_5_M2F),
	.USB_UART_RXD_c(USB_UART_RXD_c),
	.Connection_system_sb_0_MAC_GMII_MDO(Connection_system_sb_0_MAC_GMII_MDO),
	.Connection_system_sb_0_MAC_GMII_MDO_EN(Connection_system_sb_0_MAC_GMII_MDO_EN),
	.GMII_MDC_c(GMII_MDC_c),
	.Connection_system_sb_0_GPIO_0_M2F(Connection_system_sb_0_GPIO_0_M2F),
	.Connection_system_sb_0_GPIO_1_M2F(Connection_system_sb_0_GPIO_1_M2F),
	.Connection_system_sb_0_I2C_0_SDA_M2F_OE(Connection_system_sb_0_I2C_0_SDA_M2F_OE),
	.Connection_system_sb_0_I2C_0_SDA_M2F(Connection_system_sb_0_I2C_0_SDA_M2F),
	.Connection_system_sb_0_I2C_0_SCL_M2F_OE(Connection_system_sb_0_I2C_0_SCL_M2F_OE),
	.Connection_system_sb_0_I2C_0_SCL_M2F(Connection_system_sb_0_I2C_0_SCL_M2F),
	.Connection_system_sb_MSS_TMP_0_MSS_RESET_N_M2F(Connection_system_sb_MSS_TMP_0_MSS_RESET_N_M2F),
	.CoreAPB3_C0_0_APBmslave0_PWRITE(CoreAPB3_C0_0_APBmslave0_PWRITE),
	.Connection_system_sb_0_FIC_0_AMBA_MASTER_PSELx(Connection_system_sb_0_FIC_0_AMBA_MASTER_PSELx),
	.CoreAPB3_C0_0_APBmslave0_PENABLE(CoreAPB3_C0_0_APBmslave0_PENABLE),
	.Connection_system_sb_MSS_TMP_0_FIC_2_APB_M_PRESET_N(Connection_system_sb_MSS_TMP_0_FIC_2_APB_M_PRESET_N),
	.Connection_system_sb_0_GPIO_2_M2F(Connection_system_sb_0_GPIO_2_M2F),
	.Connection_system_sb_0_GPIO_4_M2F(Connection_system_sb_0_GPIO_4_M2F),
	.Connection_system_sb_0_GPIO_3_M2F(Connection_system_sb_0_GPIO_3_M2F)
);
// @28:557
  CoreResetP CORERESETP_0 (
	.Connection_system_sb_MSS_TMP_0_MSS_RESET_N_M2F(Connection_system_sb_MSS_TMP_0_MSS_RESET_N_M2F),
	.POWER_ON_RESET_N(POWER_ON_RESET_N),
	.Connection_system_sb_MSS_TMP_0_FIC_2_APB_M_PRESET_N(Connection_system_sb_MSS_TMP_0_FIC_2_APB_M_PRESET_N),
	.Connection_system_sb_0_FIC_0_CLK(Connection_system_sb_0_FIC_0_CLK),
	.ETH_NRESET_c(ETH_NRESET_c)
);
// @28:653
  Connection_system_sb_FABOSC_0_OSC FABOSC_0 (
	.FABOSC_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC(FABOSC_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* Connection_system_sb */

module COREAPB3_MUXPTOB3 (
  period_reg_15,
  period_reg_14,
  period_reg_5,
  period_reg_4,
  period_reg_1,
  period_reg_0,
  Connection_system_sb_0_FIC_0_AMBA_MASTER_PRDATA,
  PRDATA_regif_d_0,
  CoreAPB3_C0_0_APBmslave0_PRDATA,
  CoreAPB3_C0_0_APBmslave1_PRDATA,
  CoreAPB3_C0_0_APBmslave0_PADDR,
  prescale_reg_1,
  prescale_reg_0,
  prescale_reg_14,
  prescale_reg_5,
  prescale_reg_4,
  prescale_reg_15,
  N_28_i_1z,
  N_35_i_1z,
  N_36_i_1z,
  N_297,
  N_331,
  N_37_i_1z,
  N_298,
  N_332,
  N_38_i_1z,
  N_39_i_1z,
  N_40_i_1z,
  N_301,
  N_335,
  N_42_i_1z,
  N_302,
  N_336,
  N_44_i_1z,
  N_303,
  N_337,
  N_46_i_1z,
  N_304,
  N_338,
  N_48_i_1z,
  N_305,
  N_339,
  N_50_i_1z,
  N_306,
  N_340,
  N_52_i_1z,
  N_307,
  N_341,
  N_54_i_1z,
  N_105,
  N_342,
  N_56_i_1z,
  N_58_i_1z,
  PRDATA_regif_sn_m13_0,
  PRDATA_regif_sn_N_12,
  N_32_i_1z,
  N_289,
  N_323,
  N_33_i_1z,
  N_290,
  N_324,
  N_34_i_1z,
  N_291,
  N_325,
  N_22_i_1z,
  N_292,
  N_326,
  N_24_i_1z,
  N_293,
  N_327,
  N_26_i_1z,
  N_294,
  N_328,
  N_270,
  N_362,
  N_363,
  N_66,
  N_103,
  N_107,
  N_106,
  N_104,
  N_109,
  N_108,
  N_346,
  psh_period_reg_1_sqmuxa_2_0,
  N_354,
  N_83,
  g0,
  CoreAPB3_C0_0_APBmslave0_PSELx,
  psh_negedge_reg_1_sqmuxa_2_0_0
)
;
input period_reg_15 ;
input period_reg_14 ;
input period_reg_5 ;
input period_reg_4 ;
input period_reg_1 ;
input period_reg_0 ;
output [9:0] Connection_system_sb_0_FIC_0_AMBA_MASTER_PRDATA ;
input PRDATA_regif_d_0 ;
input [7:2] CoreAPB3_C0_0_APBmslave0_PRDATA ;
input [7:0] CoreAPB3_C0_0_APBmslave1_PRDATA ;
input [7:2] CoreAPB3_C0_0_APBmslave0_PADDR ;
input prescale_reg_1 ;
input prescale_reg_0 ;
input prescale_reg_14 ;
input prescale_reg_5 ;
input prescale_reg_4 ;
input prescale_reg_15 ;
output N_28_i_1z ;
output N_35_i_1z ;
output N_36_i_1z ;
input N_297 ;
input N_331 ;
output N_37_i_1z ;
input N_298 ;
input N_332 ;
output N_38_i_1z ;
output N_39_i_1z ;
output N_40_i_1z ;
input N_301 ;
input N_335 ;
output N_42_i_1z ;
input N_302 ;
input N_336 ;
output N_44_i_1z ;
input N_303 ;
input N_337 ;
output N_46_i_1z ;
input N_304 ;
input N_338 ;
output N_48_i_1z ;
input N_305 ;
input N_339 ;
output N_50_i_1z ;
input N_306 ;
input N_340 ;
output N_52_i_1z ;
input N_307 ;
input N_341 ;
output N_54_i_1z ;
input N_105 ;
input N_342 ;
output N_56_i_1z ;
output N_58_i_1z ;
input PRDATA_regif_sn_m13_0 ;
input PRDATA_regif_sn_N_12 ;
output N_32_i_1z ;
input N_289 ;
input N_323 ;
output N_33_i_1z ;
input N_290 ;
input N_324 ;
output N_34_i_1z ;
input N_291 ;
input N_325 ;
output N_22_i_1z ;
input N_292 ;
input N_326 ;
output N_24_i_1z ;
input N_293 ;
input N_327 ;
output N_26_i_1z ;
input N_294 ;
input N_328 ;
input N_270 ;
input N_362 ;
input N_363 ;
input N_66 ;
input N_103 ;
input N_107 ;
input N_106 ;
input N_104 ;
input N_109 ;
input N_108 ;
input N_346 ;
input psh_period_reg_1_sqmuxa_2_0 ;
input N_354 ;
input N_83 ;
input g0 ;
input CoreAPB3_C0_0_APBmslave0_PSELx ;
input psh_negedge_reg_1_sqmuxa_2_0_0 ;
wire period_reg_15 ;
wire period_reg_14 ;
wire period_reg_5 ;
wire period_reg_4 ;
wire period_reg_1 ;
wire period_reg_0 ;
wire PRDATA_regif_d_0 ;
wire prescale_reg_1 ;
wire prescale_reg_0 ;
wire prescale_reg_14 ;
wire prescale_reg_5 ;
wire prescale_reg_4 ;
wire prescale_reg_15 ;
wire N_28_i_1z ;
wire N_35_i_1z ;
wire N_36_i_1z ;
wire N_297 ;
wire N_331 ;
wire N_37_i_1z ;
wire N_298 ;
wire N_332 ;
wire N_38_i_1z ;
wire N_39_i_1z ;
wire N_40_i_1z ;
wire N_301 ;
wire N_335 ;
wire N_42_i_1z ;
wire N_302 ;
wire N_336 ;
wire N_44_i_1z ;
wire N_303 ;
wire N_337 ;
wire N_46_i_1z ;
wire N_304 ;
wire N_338 ;
wire N_48_i_1z ;
wire N_305 ;
wire N_339 ;
wire N_50_i_1z ;
wire N_306 ;
wire N_340 ;
wire N_52_i_1z ;
wire N_307 ;
wire N_341 ;
wire N_54_i_1z ;
wire N_105 ;
wire N_342 ;
wire N_56_i_1z ;
wire N_58_i_1z ;
wire PRDATA_regif_sn_m13_0 ;
wire PRDATA_regif_sn_N_12 ;
wire N_32_i_1z ;
wire N_289 ;
wire N_323 ;
wire N_33_i_1z ;
wire N_290 ;
wire N_324 ;
wire N_34_i_1z ;
wire N_291 ;
wire N_325 ;
wire N_22_i_1z ;
wire N_292 ;
wire N_326 ;
wire N_24_i_1z ;
wire N_293 ;
wire N_327 ;
wire N_26_i_1z ;
wire N_294 ;
wire N_328 ;
wire N_270 ;
wire N_362 ;
wire N_363 ;
wire N_66 ;
wire N_103 ;
wire N_107 ;
wire N_106 ;
wire N_104 ;
wire N_109 ;
wire N_108 ;
wire N_346 ;
wire psh_period_reg_1_sqmuxa_2_0 ;
wire N_354 ;
wire N_83 ;
wire g0 ;
wire CoreAPB3_C0_0_APBmslave0_PSELx ;
wire psh_negedge_reg_1_sqmuxa_2_0_0 ;
wire [16:16] PRDATA_i_o2_1;
wire [0:0] PRDATA_1;
wire [16:16] PRDATA_i_o2_0_0;
wire [31:16] PRDATA_i_0;
wire [1:1] PRDATA_0_d;
wire [1:1] PRDATA_0_s;
wire N_88 ;
wire N_93 ;
wire PRDATA_sn_N_2 ;
wire N_137 ;
wire N_94 ;
wire GND ;
wire VCC ;
// @14:96
  CFG4 \PRDATA_i_o2_1[16]  (
	.A(CoreAPB3_C0_0_APBmslave0_PADDR[6]),
	.B(psh_negedge_reg_1_sqmuxa_2_0_0),
	.C(CoreAPB3_C0_0_APBmslave0_PSELx),
	.D(g0),
	.Y(PRDATA_i_o2_1[16])
);
defparam \PRDATA_i_o2_1[16] .INIT=16'h0040;
// @14:96
  CFG4 \PRDATA_i_o2[16]  (
	.A(N_88),
	.B(PRDATA_i_o2_1[16]),
	.C(CoreAPB3_C0_0_APBmslave0_PADDR[7]),
	.D(N_83),
	.Y(N_93)
);
defparam \PRDATA_i_o2[16] .INIT=16'hB3FF;
// @14:94
  CFG4 \PRDATA[0]  (
	.A(g0),
	.B(CoreAPB3_C0_0_APBmslave1_PRDATA[0]),
	.C(PRDATA_1[0]),
	.D(PRDATA_sn_N_2),
	.Y(Connection_system_sb_0_FIC_0_AMBA_MASTER_PRDATA[0])
);
defparam \PRDATA[0] .INIT=16'h008D;
// @14:94
  CFG4 \PRDATA_1[0]  (
	.A(N_354),
	.B(psh_period_reg_1_sqmuxa_2_0),
	.C(N_83),
	.D(N_346),
	.Y(PRDATA_1[0])
);
defparam \PRDATA_1[0] .INIT=16'h407F;
// @14:96
  CFG2 PRDATA_sn_m1 (
	.A(g0),
	.B(CoreAPB3_C0_0_APBmslave0_PSELx),
	.Y(PRDATA_sn_N_2)
);
defparam PRDATA_sn_m1.INIT=4'h1;
// @14:96
  CFG2 \PRDATA_i_a2_3[16]  (
	.A(CoreAPB3_C0_0_APBmslave0_PADDR[4]),
	.B(CoreAPB3_C0_0_APBmslave0_PADDR[2]),
	.Y(N_137)
);
defparam \PRDATA_i_a2_3[16] .INIT=4'h4;
// @14:96
  CFG4 \PRDATA_i_o2_0_0[16]  (
	.A(CoreAPB3_C0_0_APBmslave0_PADDR[5]),
	.B(CoreAPB3_C0_0_APBmslave0_PADDR[6]),
	.C(CoreAPB3_C0_0_APBmslave0_PADDR[2]),
	.D(CoreAPB3_C0_0_APBmslave0_PADDR[4]),
	.Y(PRDATA_i_o2_0_0[16])
);
defparam \PRDATA_i_o2_0_0[16] .INIT=16'hFE6E;
// @14:96
  CFG4 \PRDATA_i_0[17]  (
	.A(CoreAPB3_C0_0_APBmslave0_PADDR[4]),
	.B(N_108),
	.C(prescale_reg_1),
	.D(CoreAPB3_C0_0_APBmslave0_PADDR[2]),
	.Y(PRDATA_i_0[17])
);
defparam \PRDATA_i_0[17] .INIT=16'h222F;
// @14:96
  CFG4 \PRDATA_i_0[16]  (
	.A(CoreAPB3_C0_0_APBmslave0_PADDR[4]),
	.B(N_109),
	.C(prescale_reg_0),
	.D(CoreAPB3_C0_0_APBmslave0_PADDR[2]),
	.Y(PRDATA_i_0[16])
);
defparam \PRDATA_i_0[16] .INIT=16'h222F;
// @14:96
  CFG4 \PRDATA_i_0[30]  (
	.A(CoreAPB3_C0_0_APBmslave0_PADDR[4]),
	.B(N_104),
	.C(prescale_reg_14),
	.D(CoreAPB3_C0_0_APBmslave0_PADDR[2]),
	.Y(PRDATA_i_0[30])
);
defparam \PRDATA_i_0[30] .INIT=16'h222F;
// @14:96
  CFG4 \PRDATA_i_0[21]  (
	.A(CoreAPB3_C0_0_APBmslave0_PADDR[4]),
	.B(N_106),
	.C(prescale_reg_5),
	.D(CoreAPB3_C0_0_APBmslave0_PADDR[2]),
	.Y(PRDATA_i_0[21])
);
defparam \PRDATA_i_0[21] .INIT=16'h222F;
// @14:96
  CFG4 \PRDATA_i_0[20]  (
	.A(CoreAPB3_C0_0_APBmslave0_PADDR[4]),
	.B(N_107),
	.C(prescale_reg_4),
	.D(CoreAPB3_C0_0_APBmslave0_PADDR[2]),
	.Y(PRDATA_i_0[20])
);
defparam \PRDATA_i_0[20] .INIT=16'h222F;
// @14:96
  CFG4 \PRDATA_i_0[31]  (
	.A(CoreAPB3_C0_0_APBmslave0_PADDR[4]),
	.B(N_103),
	.C(prescale_reg_15),
	.D(CoreAPB3_C0_0_APBmslave0_PADDR[2]),
	.Y(PRDATA_i_0[31])
);
defparam \PRDATA_i_0[31] .INIT=16'h222F;
// @14:96
  CFG4 \PRDATA_i_o2_0[16]  (
	.A(CoreAPB3_C0_0_APBmslave0_PADDR[5]),
	.B(CoreAPB3_C0_0_APBmslave0_PADDR[3]),
	.C(CoreAPB3_C0_0_APBmslave0_PADDR[4]),
	.D(PRDATA_i_o2_0_0[16]),
	.Y(N_88)
);
defparam \PRDATA_i_o2_0[16] .INIT=16'hFFC8;
// @14:96
  CFG4 \PRDATA_i_o2[10]  (
	.A(g0),
	.B(CoreAPB3_C0_0_APBmslave0_PSELx),
	.C(N_83),
	.D(psh_period_reg_1_sqmuxa_2_0),
	.Y(N_94)
);
defparam \PRDATA_i_o2[10] .INIT=16'hBFFF;
// @14:96
  CFG4 \PRDATA[9]  (
	.A(g0),
	.B(CoreAPB3_C0_0_APBmslave0_PSELx),
	.C(N_66),
	.D(N_363),
	.Y(Connection_system_sb_0_FIC_0_AMBA_MASTER_PRDATA[9])
);
defparam \PRDATA[9] .INIT=16'h0400;
// @14:96
  CFG4 \PRDATA[8]  (
	.A(g0),
	.B(CoreAPB3_C0_0_APBmslave0_PSELx),
	.C(N_66),
	.D(N_362),
	.Y(Connection_system_sb_0_FIC_0_AMBA_MASTER_PRDATA[8])
);
defparam \PRDATA[8] .INIT=16'h0400;
// @14:94
  CFG3 \PRDATA_0_d[1]  (
	.A(CoreAPB3_C0_0_APBmslave1_PRDATA[1]),
	.B(g0),
	.C(N_270),
	.Y(PRDATA_0_d[1])
);
defparam \PRDATA_0_d[1] .INIT=8'hB8;
// @26:826
  CFG4 N_26_i (
	.A(CoreAPB3_C0_0_APBmslave0_PADDR[4]),
	.B(N_328),
	.C(N_294),
	.D(N_94),
	.Y(N_26_i_1z)
);
defparam N_26_i.INIT=16'h00E4;
// @26:826
  CFG4 N_24_i (
	.A(CoreAPB3_C0_0_APBmslave0_PADDR[4]),
	.B(N_327),
	.C(N_293),
	.D(N_94),
	.Y(N_24_i_1z)
);
defparam N_24_i.INIT=16'h00E4;
// @26:826
  CFG4 N_22_i (
	.A(CoreAPB3_C0_0_APBmslave0_PADDR[4]),
	.B(N_326),
	.C(N_292),
	.D(N_94),
	.Y(N_22_i_1z)
);
defparam N_22_i.INIT=16'h00E4;
// @26:826
  CFG4 N_34_i (
	.A(CoreAPB3_C0_0_APBmslave0_PADDR[4]),
	.B(N_325),
	.C(N_291),
	.D(N_94),
	.Y(N_34_i_1z)
);
defparam N_34_i.INIT=16'h00E4;
// @26:826
  CFG4 N_33_i (
	.A(CoreAPB3_C0_0_APBmslave0_PADDR[4]),
	.B(N_324),
	.C(N_290),
	.D(N_94),
	.Y(N_33_i_1z)
);
defparam N_33_i.INIT=16'h00E4;
// @26:826
  CFG4 N_32_i (
	.A(CoreAPB3_C0_0_APBmslave0_PADDR[4]),
	.B(N_323),
	.C(N_289),
	.D(N_94),
	.Y(N_32_i_1z)
);
defparam N_32_i.INIT=16'h00E4;
// @14:94
  CFG4 \PRDATA_0_s[1]  (
	.A(PRDATA_regif_sn_N_12),
	.B(N_66),
	.C(PRDATA_regif_sn_m13_0),
	.D(g0),
	.Y(PRDATA_0_s[1])
);
defparam \PRDATA_0_s[1] .INIT=16'h00B3;
// @14:94
  CFG4 \PRDATA[3]  (
	.A(CoreAPB3_C0_0_APBmslave1_PRDATA[3]),
	.B(g0),
	.C(PRDATA_sn_N_2),
	.D(CoreAPB3_C0_0_APBmslave0_PRDATA[3]),
	.Y(Connection_system_sb_0_FIC_0_AMBA_MASTER_PRDATA[3])
);
defparam \PRDATA[3] .INIT=16'h0B08;
// @14:94
  CFG4 \PRDATA[2]  (
	.A(CoreAPB3_C0_0_APBmslave1_PRDATA[2]),
	.B(g0),
	.C(PRDATA_sn_N_2),
	.D(CoreAPB3_C0_0_APBmslave0_PRDATA[2]),
	.Y(Connection_system_sb_0_FIC_0_AMBA_MASTER_PRDATA[2])
);
defparam \PRDATA[2] .INIT=16'h0B08;
// @14:94
  CFG4 \PRDATA[5]  (
	.A(CoreAPB3_C0_0_APBmslave1_PRDATA[5]),
	.B(g0),
	.C(PRDATA_sn_N_2),
	.D(CoreAPB3_C0_0_APBmslave0_PRDATA[5]),
	.Y(Connection_system_sb_0_FIC_0_AMBA_MASTER_PRDATA[5])
);
defparam \PRDATA[5] .INIT=16'h0B08;
// @14:94
  CFG4 \PRDATA[6]  (
	.A(CoreAPB3_C0_0_APBmslave1_PRDATA[6]),
	.B(g0),
	.C(PRDATA_sn_N_2),
	.D(CoreAPB3_C0_0_APBmslave0_PRDATA[6]),
	.Y(Connection_system_sb_0_FIC_0_AMBA_MASTER_PRDATA[6])
);
defparam \PRDATA[6] .INIT=16'h0B08;
// @14:94
  CFG4 \PRDATA[7]  (
	.A(CoreAPB3_C0_0_APBmslave1_PRDATA[7]),
	.B(g0),
	.C(PRDATA_sn_N_2),
	.D(CoreAPB3_C0_0_APBmslave0_PRDATA[7]),
	.Y(Connection_system_sb_0_FIC_0_AMBA_MASTER_PRDATA[7])
);
defparam \PRDATA[7] .INIT=16'h0B08;
// @14:94
  CFG4 \PRDATA[4]  (
	.A(CoreAPB3_C0_0_APBmslave1_PRDATA[4]),
	.B(g0),
	.C(PRDATA_sn_N_2),
	.D(CoreAPB3_C0_0_APBmslave0_PRDATA[4]),
	.Y(Connection_system_sb_0_FIC_0_AMBA_MASTER_PRDATA[4])
);
defparam \PRDATA[4] .INIT=16'h0B08;
  CFG4 \PRDATA_0_d_RNI5QKM[1]  (
	.A(PRDATA_0_s[1]),
	.B(PRDATA_regif_d_0),
	.C(PRDATA_0_d[1]),
	.D(PRDATA_sn_N_2),
	.Y(Connection_system_sb_0_FIC_0_AMBA_MASTER_PRDATA[1])
);
defparam \PRDATA_0_d_RNI5QKM[1] .INIT=16'h00D8;
// @26:826
  CFG4 N_58_i (
	.A(N_137),
	.B(N_93),
	.C(period_reg_15),
	.D(PRDATA_i_0[31]),
	.Y(N_58_i_1z)
);
defparam N_58_i.INIT=16'h0031;
// @26:826
  CFG4 N_56_i (
	.A(N_137),
	.B(N_93),
	.C(period_reg_14),
	.D(PRDATA_i_0[30]),
	.Y(N_56_i_1z)
);
defparam N_56_i.INIT=16'h0031;
// @26:826
  CFG4 N_54_i (
	.A(CoreAPB3_C0_0_APBmslave0_PADDR[4]),
	.B(N_342),
	.C(N_105),
	.D(N_93),
	.Y(N_54_i_1z)
);
defparam N_54_i.INIT=16'h00E4;
// @26:826
  CFG4 N_52_i (
	.A(CoreAPB3_C0_0_APBmslave0_PADDR[4]),
	.B(N_341),
	.C(N_307),
	.D(N_93),
	.Y(N_52_i_1z)
);
defparam N_52_i.INIT=16'h00E4;
// @26:826
  CFG4 N_50_i (
	.A(CoreAPB3_C0_0_APBmslave0_PADDR[4]),
	.B(N_340),
	.C(N_306),
	.D(N_93),
	.Y(N_50_i_1z)
);
defparam N_50_i.INIT=16'h00E4;
// @26:826
  CFG4 N_48_i (
	.A(CoreAPB3_C0_0_APBmslave0_PADDR[4]),
	.B(N_339),
	.C(N_305),
	.D(N_93),
	.Y(N_48_i_1z)
);
defparam N_48_i.INIT=16'h00E4;
// @26:826
  CFG4 N_46_i (
	.A(CoreAPB3_C0_0_APBmslave0_PADDR[4]),
	.B(N_338),
	.C(N_304),
	.D(N_93),
	.Y(N_46_i_1z)
);
defparam N_46_i.INIT=16'h00E4;
// @26:826
  CFG4 N_44_i (
	.A(CoreAPB3_C0_0_APBmslave0_PADDR[4]),
	.B(N_337),
	.C(N_303),
	.D(N_93),
	.Y(N_44_i_1z)
);
defparam N_44_i.INIT=16'h00E4;
// @26:826
  CFG4 N_42_i (
	.A(CoreAPB3_C0_0_APBmslave0_PADDR[4]),
	.B(N_336),
	.C(N_302),
	.D(N_93),
	.Y(N_42_i_1z)
);
defparam N_42_i.INIT=16'h00E4;
// @26:826
  CFG4 N_40_i (
	.A(CoreAPB3_C0_0_APBmslave0_PADDR[4]),
	.B(N_335),
	.C(N_301),
	.D(N_93),
	.Y(N_40_i_1z)
);
defparam N_40_i.INIT=16'h00E4;
// @26:826
  CFG4 N_39_i (
	.A(N_137),
	.B(N_93),
	.C(period_reg_5),
	.D(PRDATA_i_0[21]),
	.Y(N_39_i_1z)
);
defparam N_39_i.INIT=16'h0031;
// @26:826
  CFG4 N_38_i (
	.A(N_137),
	.B(N_93),
	.C(period_reg_4),
	.D(PRDATA_i_0[20]),
	.Y(N_38_i_1z)
);
defparam N_38_i.INIT=16'h0031;
// @26:826
  CFG4 N_37_i (
	.A(CoreAPB3_C0_0_APBmslave0_PADDR[4]),
	.B(N_332),
	.C(N_298),
	.D(N_93),
	.Y(N_37_i_1z)
);
defparam N_37_i.INIT=16'h00E4;
// @26:826
  CFG4 N_36_i (
	.A(CoreAPB3_C0_0_APBmslave0_PADDR[4]),
	.B(N_331),
	.C(N_297),
	.D(N_93),
	.Y(N_36_i_1z)
);
defparam N_36_i.INIT=16'h00E4;
// @26:826
  CFG4 N_35_i (
	.A(N_137),
	.B(N_93),
	.C(period_reg_1),
	.D(PRDATA_i_0[17]),
	.Y(N_35_i_1z)
);
defparam N_35_i.INIT=16'h0031;
// @26:826
  CFG4 N_28_i (
	.A(N_137),
	.B(N_93),
	.C(period_reg_0),
	.D(PRDATA_i_0[16]),
	.Y(N_28_i_1z)
);
defparam N_28_i.INIT=16'h0031;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* COREAPB3_MUXPTOB3 */

module CoreAPB3 (
  prescale_reg_1,
  prescale_reg_0,
  prescale_reg_14,
  prescale_reg_5,
  prescale_reg_4,
  prescale_reg_15,
  CoreAPB3_C0_0_APBmslave0_PADDR,
  CoreAPB3_C0_0_APBmslave1_PRDATA,
  CoreAPB3_C0_0_APBmslave0_PRDATA,
  PRDATA_regif_d_0,
  Connection_system_sb_0_FIC_0_AMBA_MASTER_PRDATA,
  period_reg_15,
  period_reg_14,
  period_reg_5,
  period_reg_4,
  period_reg_1,
  period_reg_0,
  Connection_system_sb_0_FIC_0_AMBA_MASTER_PADDR,
  psh_negedge_reg_1_sqmuxa_2_0_0,
  N_83,
  N_354,
  psh_period_reg_1_sqmuxa_2_0,
  N_346,
  N_108,
  N_109,
  N_104,
  N_106,
  N_107,
  N_103,
  N_66,
  N_363,
  N_362,
  N_270,
  N_328,
  N_294,
  N_26_i,
  N_327,
  N_293,
  N_24_i,
  N_326,
  N_292,
  N_22_i,
  N_325,
  N_291,
  N_34_i,
  N_324,
  N_290,
  N_33_i,
  N_323,
  N_289,
  N_32_i,
  PRDATA_regif_sn_N_12,
  PRDATA_regif_sn_m13_0,
  N_58_i,
  N_56_i,
  N_342,
  N_105,
  N_54_i,
  N_341,
  N_307,
  N_52_i,
  N_340,
  N_306,
  N_50_i,
  N_339,
  N_305,
  N_48_i,
  N_338,
  N_304,
  N_46_i,
  N_337,
  N_303,
  N_44_i,
  N_336,
  N_302,
  N_42_i,
  N_335,
  N_301,
  N_40_i,
  N_39_i,
  N_38_i,
  N_332,
  N_298,
  N_37_i,
  N_331,
  N_297,
  N_36_i,
  N_35_i,
  N_28_i,
  g0_1z,
  CoreAPB3_C0_0_APBmslave0_PSELx,
  Connection_system_sb_0_FIC_0_AMBA_MASTER_PSELx
)
;
input prescale_reg_1 ;
input prescale_reg_0 ;
input prescale_reg_14 ;
input prescale_reg_5 ;
input prescale_reg_4 ;
input prescale_reg_15 ;
input [7:2] CoreAPB3_C0_0_APBmslave0_PADDR ;
input [7:0] CoreAPB3_C0_0_APBmslave1_PRDATA ;
input [7:2] CoreAPB3_C0_0_APBmslave0_PRDATA ;
input PRDATA_regif_d_0 ;
output [9:0] Connection_system_sb_0_FIC_0_AMBA_MASTER_PRDATA ;
input period_reg_15 ;
input period_reg_14 ;
input period_reg_5 ;
input period_reg_4 ;
input period_reg_1 ;
input period_reg_0 ;
input [11:8] Connection_system_sb_0_FIC_0_AMBA_MASTER_PADDR ;
input psh_negedge_reg_1_sqmuxa_2_0_0 ;
input N_83 ;
input N_354 ;
input psh_period_reg_1_sqmuxa_2_0 ;
input N_346 ;
input N_108 ;
input N_109 ;
input N_104 ;
input N_106 ;
input N_107 ;
input N_103 ;
input N_66 ;
input N_363 ;
input N_362 ;
input N_270 ;
input N_328 ;
input N_294 ;
output N_26_i ;
input N_327 ;
input N_293 ;
output N_24_i ;
input N_326 ;
input N_292 ;
output N_22_i ;
input N_325 ;
input N_291 ;
output N_34_i ;
input N_324 ;
input N_290 ;
output N_33_i ;
input N_323 ;
input N_289 ;
output N_32_i ;
input PRDATA_regif_sn_N_12 ;
input PRDATA_regif_sn_m13_0 ;
output N_58_i ;
output N_56_i ;
input N_342 ;
input N_105 ;
output N_54_i ;
input N_341 ;
input N_307 ;
output N_52_i ;
input N_340 ;
input N_306 ;
output N_50_i ;
input N_339 ;
input N_305 ;
output N_48_i ;
input N_338 ;
input N_304 ;
output N_46_i ;
input N_337 ;
input N_303 ;
output N_44_i ;
input N_336 ;
input N_302 ;
output N_42_i ;
input N_335 ;
input N_301 ;
output N_40_i ;
output N_39_i ;
output N_38_i ;
input N_332 ;
input N_298 ;
output N_37_i ;
input N_331 ;
input N_297 ;
output N_36_i ;
output N_35_i ;
output N_28_i ;
output g0_1z ;
output CoreAPB3_C0_0_APBmslave0_PSELx ;
input Connection_system_sb_0_FIC_0_AMBA_MASTER_PSELx ;
wire prescale_reg_1 ;
wire prescale_reg_0 ;
wire prescale_reg_14 ;
wire prescale_reg_5 ;
wire prescale_reg_4 ;
wire prescale_reg_15 ;
wire PRDATA_regif_d_0 ;
wire period_reg_15 ;
wire period_reg_14 ;
wire period_reg_5 ;
wire period_reg_4 ;
wire period_reg_1 ;
wire period_reg_0 ;
wire psh_negedge_reg_1_sqmuxa_2_0_0 ;
wire N_83 ;
wire N_354 ;
wire psh_period_reg_1_sqmuxa_2_0 ;
wire N_346 ;
wire N_108 ;
wire N_109 ;
wire N_104 ;
wire N_106 ;
wire N_107 ;
wire N_103 ;
wire N_66 ;
wire N_363 ;
wire N_362 ;
wire N_270 ;
wire N_328 ;
wire N_294 ;
wire N_26_i ;
wire N_327 ;
wire N_293 ;
wire N_24_i ;
wire N_326 ;
wire N_292 ;
wire N_22_i ;
wire N_325 ;
wire N_291 ;
wire N_34_i ;
wire N_324 ;
wire N_290 ;
wire N_33_i ;
wire N_323 ;
wire N_289 ;
wire N_32_i ;
wire PRDATA_regif_sn_N_12 ;
wire PRDATA_regif_sn_m13_0 ;
wire N_58_i ;
wire N_56_i ;
wire N_342 ;
wire N_105 ;
wire N_54_i ;
wire N_341 ;
wire N_307 ;
wire N_52_i ;
wire N_340 ;
wire N_306 ;
wire N_50_i ;
wire N_339 ;
wire N_305 ;
wire N_48_i ;
wire N_338 ;
wire N_304 ;
wire N_46_i ;
wire N_337 ;
wire N_303 ;
wire N_44_i ;
wire N_336 ;
wire N_302 ;
wire N_42_i ;
wire N_335 ;
wire N_301 ;
wire N_40_i ;
wire N_39_i ;
wire N_38_i ;
wire N_332 ;
wire N_298 ;
wire N_37_i ;
wire N_331 ;
wire N_297 ;
wire N_36_i ;
wire N_35_i ;
wire N_28_i ;
wire g0_1z ;
wire CoreAPB3_C0_0_APBmslave0_PSELx ;
wire Connection_system_sb_0_FIC_0_AMBA_MASTER_PSELx ;
wire iPSELS_raw_N_2L1_Z ;
wire g0_1 ;
wire GND ;
wire VCC ;
// @29:647
  CFG2 iPSELS_raw_N_2L1 (
	.A(Connection_system_sb_0_FIC_0_AMBA_MASTER_PADDR[11]),
	.B(Connection_system_sb_0_FIC_0_AMBA_MASTER_PSELx),
	.Y(iPSELS_raw_N_2L1_Z)
);
defparam iPSELS_raw_N_2L1.INIT=4'h4;
// @29:647
  CFG4 \iPSELS_raw[0]  (
	.A(Connection_system_sb_0_FIC_0_AMBA_MASTER_PADDR[9]),
	.B(iPSELS_raw_N_2L1_Z),
	.C(Connection_system_sb_0_FIC_0_AMBA_MASTER_PADDR[8]),
	.D(Connection_system_sb_0_FIC_0_AMBA_MASTER_PADDR[10]),
	.Y(CoreAPB3_C0_0_APBmslave0_PSELx)
);
defparam \iPSELS_raw[0] .INIT=16'h0004;
// @29:647
  CFG4 g0 (
	.A(Connection_system_sb_0_FIC_0_AMBA_MASTER_PADDR[9]),
	.B(g0_1),
	.C(Connection_system_sb_0_FIC_0_AMBA_MASTER_PADDR[8]),
	.D(Connection_system_sb_0_FIC_0_AMBA_MASTER_PADDR[10]),
	.Y(g0_1z)
);
defparam g0.INIT=16'h0040;
// @29:647
  CFG2 g0_1_0 (
	.A(Connection_system_sb_0_FIC_0_AMBA_MASTER_PADDR[11]),
	.B(Connection_system_sb_0_FIC_0_AMBA_MASTER_PSELx),
	.Y(g0_1)
);
defparam g0_1_0.INIT=4'h4;
// @29:1308
  COREAPB3_MUXPTOB3 u_mux_p_to_b3 (
	.period_reg_15(period_reg_15),
	.period_reg_14(period_reg_14),
	.period_reg_5(period_reg_5),
	.period_reg_4(period_reg_4),
	.period_reg_1(period_reg_1),
	.period_reg_0(period_reg_0),
	.Connection_system_sb_0_FIC_0_AMBA_MASTER_PRDATA(Connection_system_sb_0_FIC_0_AMBA_MASTER_PRDATA[9:0]),
	.PRDATA_regif_d_0(PRDATA_regif_d_0),
	.CoreAPB3_C0_0_APBmslave0_PRDATA(CoreAPB3_C0_0_APBmslave0_PRDATA[7:2]),
	.CoreAPB3_C0_0_APBmslave1_PRDATA(CoreAPB3_C0_0_APBmslave1_PRDATA[7:0]),
	.CoreAPB3_C0_0_APBmslave0_PADDR(CoreAPB3_C0_0_APBmslave0_PADDR[7:2]),
	.prescale_reg_1(prescale_reg_1),
	.prescale_reg_0(prescale_reg_0),
	.prescale_reg_14(prescale_reg_14),
	.prescale_reg_5(prescale_reg_5),
	.prescale_reg_4(prescale_reg_4),
	.prescale_reg_15(prescale_reg_15),
	.N_28_i_1z(N_28_i),
	.N_35_i_1z(N_35_i),
	.N_36_i_1z(N_36_i),
	.N_297(N_297),
	.N_331(N_331),
	.N_37_i_1z(N_37_i),
	.N_298(N_298),
	.N_332(N_332),
	.N_38_i_1z(N_38_i),
	.N_39_i_1z(N_39_i),
	.N_40_i_1z(N_40_i),
	.N_301(N_301),
	.N_335(N_335),
	.N_42_i_1z(N_42_i),
	.N_302(N_302),
	.N_336(N_336),
	.N_44_i_1z(N_44_i),
	.N_303(N_303),
	.N_337(N_337),
	.N_46_i_1z(N_46_i),
	.N_304(N_304),
	.N_338(N_338),
	.N_48_i_1z(N_48_i),
	.N_305(N_305),
	.N_339(N_339),
	.N_50_i_1z(N_50_i),
	.N_306(N_306),
	.N_340(N_340),
	.N_52_i_1z(N_52_i),
	.N_307(N_307),
	.N_341(N_341),
	.N_54_i_1z(N_54_i),
	.N_105(N_105),
	.N_342(N_342),
	.N_56_i_1z(N_56_i),
	.N_58_i_1z(N_58_i),
	.PRDATA_regif_sn_m13_0(PRDATA_regif_sn_m13_0),
	.PRDATA_regif_sn_N_12(PRDATA_regif_sn_N_12),
	.N_32_i_1z(N_32_i),
	.N_289(N_289),
	.N_323(N_323),
	.N_33_i_1z(N_33_i),
	.N_290(N_290),
	.N_324(N_324),
	.N_34_i_1z(N_34_i),
	.N_291(N_291),
	.N_325(N_325),
	.N_22_i_1z(N_22_i),
	.N_292(N_292),
	.N_326(N_326),
	.N_24_i_1z(N_24_i),
	.N_293(N_293),
	.N_327(N_327),
	.N_26_i_1z(N_26_i),
	.N_294(N_294),
	.N_328(N_328),
	.N_270(N_270),
	.N_362(N_362),
	.N_363(N_363),
	.N_66(N_66),
	.N_103(N_103),
	.N_107(N_107),
	.N_106(N_106),
	.N_104(N_104),
	.N_109(N_109),
	.N_108(N_108),
	.N_346(N_346),
	.psh_period_reg_1_sqmuxa_2_0(psh_period_reg_1_sqmuxa_2_0),
	.N_354(N_354),
	.N_83(N_83),
	.g0(g0_1z),
	.CoreAPB3_C0_0_APBmslave0_PSELx(CoreAPB3_C0_0_APBmslave0_PSELx),
	.psh_negedge_reg_1_sqmuxa_2_0_0(psh_negedge_reg_1_sqmuxa_2_0_0)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* CoreAPB3 */

module CoreAPB3_C0 (
  Connection_system_sb_0_FIC_0_AMBA_MASTER_PADDR,
  period_reg_15,
  period_reg_14,
  period_reg_5,
  period_reg_4,
  period_reg_1,
  period_reg_0,
  Connection_system_sb_0_FIC_0_AMBA_MASTER_PRDATA,
  PRDATA_regif_d_0,
  CoreAPB3_C0_0_APBmslave0_PRDATA,
  CoreAPB3_C0_0_APBmslave1_PRDATA,
  CoreAPB3_C0_0_APBmslave0_PADDR,
  prescale_reg_1,
  prescale_reg_0,
  prescale_reg_14,
  prescale_reg_5,
  prescale_reg_4,
  prescale_reg_15,
  Connection_system_sb_0_FIC_0_AMBA_MASTER_PSELx,
  CoreAPB3_C0_0_APBmslave0_PSELx,
  g0,
  N_28_i,
  N_35_i,
  N_36_i,
  N_297,
  N_331,
  N_37_i,
  N_298,
  N_332,
  N_38_i,
  N_39_i,
  N_40_i,
  N_301,
  N_335,
  N_42_i,
  N_302,
  N_336,
  N_44_i,
  N_303,
  N_337,
  N_46_i,
  N_304,
  N_338,
  N_48_i,
  N_305,
  N_339,
  N_50_i,
  N_306,
  N_340,
  N_52_i,
  N_307,
  N_341,
  N_54_i,
  N_105,
  N_342,
  N_56_i,
  N_58_i,
  PRDATA_regif_sn_m13_0,
  PRDATA_regif_sn_N_12,
  N_32_i,
  N_289,
  N_323,
  N_33_i,
  N_290,
  N_324,
  N_34_i,
  N_291,
  N_325,
  N_22_i,
  N_292,
  N_326,
  N_24_i,
  N_293,
  N_327,
  N_26_i,
  N_294,
  N_328,
  N_270,
  N_362,
  N_363,
  N_66,
  N_103,
  N_107,
  N_106,
  N_104,
  N_109,
  N_108,
  N_346,
  psh_period_reg_1_sqmuxa_2_0,
  N_354,
  N_83,
  psh_negedge_reg_1_sqmuxa_2_0_0
)
;
input [11:8] Connection_system_sb_0_FIC_0_AMBA_MASTER_PADDR ;
input period_reg_15 ;
input period_reg_14 ;
input period_reg_5 ;
input period_reg_4 ;
input period_reg_1 ;
input period_reg_0 ;
output [9:0] Connection_system_sb_0_FIC_0_AMBA_MASTER_PRDATA ;
input PRDATA_regif_d_0 ;
input [7:2] CoreAPB3_C0_0_APBmslave0_PRDATA ;
input [7:0] CoreAPB3_C0_0_APBmslave1_PRDATA ;
input [7:2] CoreAPB3_C0_0_APBmslave0_PADDR ;
input prescale_reg_1 ;
input prescale_reg_0 ;
input prescale_reg_14 ;
input prescale_reg_5 ;
input prescale_reg_4 ;
input prescale_reg_15 ;
input Connection_system_sb_0_FIC_0_AMBA_MASTER_PSELx ;
output CoreAPB3_C0_0_APBmslave0_PSELx ;
output g0 ;
output N_28_i ;
output N_35_i ;
output N_36_i ;
input N_297 ;
input N_331 ;
output N_37_i ;
input N_298 ;
input N_332 ;
output N_38_i ;
output N_39_i ;
output N_40_i ;
input N_301 ;
input N_335 ;
output N_42_i ;
input N_302 ;
input N_336 ;
output N_44_i ;
input N_303 ;
input N_337 ;
output N_46_i ;
input N_304 ;
input N_338 ;
output N_48_i ;
input N_305 ;
input N_339 ;
output N_50_i ;
input N_306 ;
input N_340 ;
output N_52_i ;
input N_307 ;
input N_341 ;
output N_54_i ;
input N_105 ;
input N_342 ;
output N_56_i ;
output N_58_i ;
input PRDATA_regif_sn_m13_0 ;
input PRDATA_regif_sn_N_12 ;
output N_32_i ;
input N_289 ;
input N_323 ;
output N_33_i ;
input N_290 ;
input N_324 ;
output N_34_i ;
input N_291 ;
input N_325 ;
output N_22_i ;
input N_292 ;
input N_326 ;
output N_24_i ;
input N_293 ;
input N_327 ;
output N_26_i ;
input N_294 ;
input N_328 ;
input N_270 ;
input N_362 ;
input N_363 ;
input N_66 ;
input N_103 ;
input N_107 ;
input N_106 ;
input N_104 ;
input N_109 ;
input N_108 ;
input N_346 ;
input psh_period_reg_1_sqmuxa_2_0 ;
input N_354 ;
input N_83 ;
input psh_negedge_reg_1_sqmuxa_2_0_0 ;
wire period_reg_15 ;
wire period_reg_14 ;
wire period_reg_5 ;
wire period_reg_4 ;
wire period_reg_1 ;
wire period_reg_0 ;
wire PRDATA_regif_d_0 ;
wire prescale_reg_1 ;
wire prescale_reg_0 ;
wire prescale_reg_14 ;
wire prescale_reg_5 ;
wire prescale_reg_4 ;
wire prescale_reg_15 ;
wire Connection_system_sb_0_FIC_0_AMBA_MASTER_PSELx ;
wire CoreAPB3_C0_0_APBmslave0_PSELx ;
wire g0 ;
wire N_28_i ;
wire N_35_i ;
wire N_36_i ;
wire N_297 ;
wire N_331 ;
wire N_37_i ;
wire N_298 ;
wire N_332 ;
wire N_38_i ;
wire N_39_i ;
wire N_40_i ;
wire N_301 ;
wire N_335 ;
wire N_42_i ;
wire N_302 ;
wire N_336 ;
wire N_44_i ;
wire N_303 ;
wire N_337 ;
wire N_46_i ;
wire N_304 ;
wire N_338 ;
wire N_48_i ;
wire N_305 ;
wire N_339 ;
wire N_50_i ;
wire N_306 ;
wire N_340 ;
wire N_52_i ;
wire N_307 ;
wire N_341 ;
wire N_54_i ;
wire N_105 ;
wire N_342 ;
wire N_56_i ;
wire N_58_i ;
wire PRDATA_regif_sn_m13_0 ;
wire PRDATA_regif_sn_N_12 ;
wire N_32_i ;
wire N_289 ;
wire N_323 ;
wire N_33_i ;
wire N_290 ;
wire N_324 ;
wire N_34_i ;
wire N_291 ;
wire N_325 ;
wire N_22_i ;
wire N_292 ;
wire N_326 ;
wire N_24_i ;
wire N_293 ;
wire N_327 ;
wire N_26_i ;
wire N_294 ;
wire N_328 ;
wire N_270 ;
wire N_362 ;
wire N_363 ;
wire N_66 ;
wire N_103 ;
wire N_107 ;
wire N_106 ;
wire N_104 ;
wire N_109 ;
wire N_108 ;
wire N_346 ;
wire psh_period_reg_1_sqmuxa_2_0 ;
wire N_354 ;
wire N_83 ;
wire psh_negedge_reg_1_sqmuxa_2_0_0 ;
wire GND ;
wire VCC ;
// @30:146
  CoreAPB3 CoreAPB3_C0_0 (
	.prescale_reg_1(prescale_reg_1),
	.prescale_reg_0(prescale_reg_0),
	.prescale_reg_14(prescale_reg_14),
	.prescale_reg_5(prescale_reg_5),
	.prescale_reg_4(prescale_reg_4),
	.prescale_reg_15(prescale_reg_15),
	.CoreAPB3_C0_0_APBmslave0_PADDR(CoreAPB3_C0_0_APBmslave0_PADDR[7:2]),
	.CoreAPB3_C0_0_APBmslave1_PRDATA(CoreAPB3_C0_0_APBmslave1_PRDATA[7:0]),
	.CoreAPB3_C0_0_APBmslave0_PRDATA(CoreAPB3_C0_0_APBmslave0_PRDATA[7:2]),
	.PRDATA_regif_d_0(PRDATA_regif_d_0),
	.Connection_system_sb_0_FIC_0_AMBA_MASTER_PRDATA(Connection_system_sb_0_FIC_0_AMBA_MASTER_PRDATA[9:0]),
	.period_reg_15(period_reg_15),
	.period_reg_14(period_reg_14),
	.period_reg_5(period_reg_5),
	.period_reg_4(period_reg_4),
	.period_reg_1(period_reg_1),
	.period_reg_0(period_reg_0),
	.Connection_system_sb_0_FIC_0_AMBA_MASTER_PADDR(Connection_system_sb_0_FIC_0_AMBA_MASTER_PADDR[11:8]),
	.psh_negedge_reg_1_sqmuxa_2_0_0(psh_negedge_reg_1_sqmuxa_2_0_0),
	.N_83(N_83),
	.N_354(N_354),
	.psh_period_reg_1_sqmuxa_2_0(psh_period_reg_1_sqmuxa_2_0),
	.N_346(N_346),
	.N_108(N_108),
	.N_109(N_109),
	.N_104(N_104),
	.N_106(N_106),
	.N_107(N_107),
	.N_103(N_103),
	.N_66(N_66),
	.N_363(N_363),
	.N_362(N_362),
	.N_270(N_270),
	.N_328(N_328),
	.N_294(N_294),
	.N_26_i(N_26_i),
	.N_327(N_327),
	.N_293(N_293),
	.N_24_i(N_24_i),
	.N_326(N_326),
	.N_292(N_292),
	.N_22_i(N_22_i),
	.N_325(N_325),
	.N_291(N_291),
	.N_34_i(N_34_i),
	.N_324(N_324),
	.N_290(N_290),
	.N_33_i(N_33_i),
	.N_323(N_323),
	.N_289(N_289),
	.N_32_i(N_32_i),
	.PRDATA_regif_sn_N_12(PRDATA_regif_sn_N_12),
	.PRDATA_regif_sn_m13_0(PRDATA_regif_sn_m13_0),
	.N_58_i(N_58_i),
	.N_56_i(N_56_i),
	.N_342(N_342),
	.N_105(N_105),
	.N_54_i(N_54_i),
	.N_341(N_341),
	.N_307(N_307),
	.N_52_i(N_52_i),
	.N_340(N_340),
	.N_306(N_306),
	.N_50_i(N_50_i),
	.N_339(N_339),
	.N_305(N_305),
	.N_48_i(N_48_i),
	.N_338(N_338),
	.N_304(N_304),
	.N_46_i(N_46_i),
	.N_337(N_337),
	.N_303(N_303),
	.N_44_i(N_44_i),
	.N_336(N_336),
	.N_302(N_302),
	.N_42_i(N_42_i),
	.N_335(N_335),
	.N_301(N_301),
	.N_40_i(N_40_i),
	.N_39_i(N_39_i),
	.N_38_i(N_38_i),
	.N_332(N_332),
	.N_298(N_298),
	.N_37_i(N_37_i),
	.N_331(N_331),
	.N_297(N_297),
	.N_36_i(N_36_i),
	.N_35_i(N_35_i),
	.N_28_i(N_28_i),
	.g0_1z(g0),
	.CoreAPB3_C0_0_APBmslave0_PSELx(CoreAPB3_C0_0_APBmslave0_PSELx),
	.Connection_system_sb_0_FIC_0_AMBA_MASTER_PSELx(Connection_system_sb_0_FIC_0_AMBA_MASTER_PSELx)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* CoreAPB3_C0 */

module corepwm_reg_if (
  PRDATA_regif_d_0,
  PWM_STRETCH,
  CoreAPB3_C0_0_APBmslave0_PRDATA,
  CoreAPB3_C0_0_APBmslave0_PADDR,
  period_cnt,
  period_reg,
  prescale_reg,
  pwm_enable_reg,
  pwm_negedge_reg,
  CoreAPB3_C0_0_APBmslave0_PWDATA,
  N_270,
  N_363,
  N_362,
  N_354,
  CoreAPB3_C0_0_APBmslave0_PSELx,
  CoreAPB3_C0_0_APBmslave0_PENABLE,
  CoreAPB3_C0_0_APBmslave0_PWRITE,
  N_342,
  N_341,
  N_340,
  N_339,
  N_307,
  N_306,
  N_305,
  N_336,
  N_335,
  N_302,
  N_301,
  N_83,
  N_103,
  N_104,
  N_105,
  N_106,
  N_107,
  N_108,
  N_109,
  N_338,
  N_337,
  N_304,
  N_303,
  N_332,
  N_331,
  N_298,
  N_297,
  N_328,
  N_327,
  N_326,
  N_325,
  N_324,
  N_323,
  N_294,
  N_293,
  N_292,
  N_291,
  N_290,
  N_289,
  sync_pulse_1_cry_31_FCO,
  psh_negedge_reg_1_sqmuxa_2_0_0_1z,
  N_346,
  PRDATA_regif_sn_N_12,
  PRDATA_regif_sn_m13_0_1z,
  psh_period_reg_1_sqmuxa_2_0,
  N_66,
  Connection_system_sb_0_FIC_0_CLK,
  ETH_NRESET_c
)
;
output PRDATA_regif_d_0 ;
input [1:0] PWM_STRETCH ;
output [7:2] CoreAPB3_C0_0_APBmslave0_PRDATA ;
input [7:2] CoreAPB3_C0_0_APBmslave0_PADDR ;
input [31:0] period_cnt ;
output [31:0] period_reg ;
output [31:0] prescale_reg ;
output [2:1] pwm_enable_reg ;
output [64:1] pwm_negedge_reg ;
input [31:0] CoreAPB3_C0_0_APBmslave0_PWDATA ;
output N_270 ;
output N_363 ;
output N_362 ;
output N_354 ;
input CoreAPB3_C0_0_APBmslave0_PSELx ;
input CoreAPB3_C0_0_APBmslave0_PENABLE ;
input CoreAPB3_C0_0_APBmslave0_PWRITE ;
output N_342 ;
output N_341 ;
output N_340 ;
output N_339 ;
output N_307 ;
output N_306 ;
output N_305 ;
output N_336 ;
output N_335 ;
output N_302 ;
output N_301 ;
output N_83 ;
output N_103 ;
output N_104 ;
output N_105 ;
output N_106 ;
output N_107 ;
output N_108 ;
output N_109 ;
output N_338 ;
output N_337 ;
output N_304 ;
output N_303 ;
output N_332 ;
output N_331 ;
output N_298 ;
output N_297 ;
output N_328 ;
output N_327 ;
output N_326 ;
output N_325 ;
output N_324 ;
output N_323 ;
output N_294 ;
output N_293 ;
output N_292 ;
output N_291 ;
output N_290 ;
output N_289 ;
input sync_pulse_1_cry_31_FCO ;
output psh_negedge_reg_1_sqmuxa_2_0_0_1z ;
output N_346 ;
output PRDATA_regif_sn_N_12 ;
output PRDATA_regif_sn_m13_0_1z ;
output psh_period_reg_1_sqmuxa_2_0 ;
output N_66 ;
input Connection_system_sb_0_FIC_0_CLK ;
input ETH_NRESET_c ;
wire PRDATA_regif_d_0 ;
wire N_270 ;
wire N_363 ;
wire N_362 ;
wire N_354 ;
wire CoreAPB3_C0_0_APBmslave0_PSELx ;
wire CoreAPB3_C0_0_APBmslave0_PENABLE ;
wire CoreAPB3_C0_0_APBmslave0_PWRITE ;
wire N_342 ;
wire N_341 ;
wire N_340 ;
wire N_339 ;
wire N_307 ;
wire N_306 ;
wire N_305 ;
wire N_336 ;
wire N_335 ;
wire N_302 ;
wire N_301 ;
wire N_83 ;
wire N_103 ;
wire N_104 ;
wire N_105 ;
wire N_106 ;
wire N_107 ;
wire N_108 ;
wire N_109 ;
wire N_338 ;
wire N_337 ;
wire N_304 ;
wire N_303 ;
wire N_332 ;
wire N_331 ;
wire N_298 ;
wire N_297 ;
wire N_328 ;
wire N_327 ;
wire N_326 ;
wire N_325 ;
wire N_324 ;
wire N_323 ;
wire N_294 ;
wire N_293 ;
wire N_292 ;
wire N_291 ;
wire N_290 ;
wire N_289 ;
wire sync_pulse_1_cry_31_FCO ;
wire psh_negedge_reg_1_sqmuxa_2_0_0_1z ;
wire N_346 ;
wire PRDATA_regif_sn_N_12 ;
wire PRDATA_regif_sn_m13_0_1z ;
wire psh_period_reg_1_sqmuxa_2_0 ;
wire N_66 ;
wire Connection_system_sb_0_FIC_0_CLK ;
wire ETH_NRESET_c ;
wire [31:0] psh_prescale_reg;
wire [31:0] psh_period_reg;
wire [0:0] PRDATA_regif_4_1;
wire VCC ;
wire psh_negedge_reg_1_sqmuxa_1_Z ;
wire GND ;
wire psh_negedge_reg_1_sqmuxa_Z ;
wire psh_enable_reg1_1_sqmuxa_Z ;
wire prescale_reg7 ;
wire psh_prescale_reg_0_sqmuxa_Z ;
wire psh_prescale_reg_0_sqmuxa_fast_Z ;
wire psh_prescale_reg_0_sqmuxa_rep1_Z ;
wire psh_period_reg_1_sqmuxa_Z ;
wire psh_period_reg_1_sqmuxa_fast_Z ;
wire psh_period_reg_1_sqmuxa_rep1_Z ;
wire sync_update_Z ;
wire sync_update_0_sqmuxa_Z ;
wire un1_period_cnt_cry_0 ;
wire un1_period_cnt_cry_0_S ;
wire un1_period_cnt_cry_0_Y ;
wire un1_period_cnt_cry_1 ;
wire un1_period_cnt_cry_1_S ;
wire un1_period_cnt_cry_1_Y ;
wire un1_period_cnt_cry_2 ;
wire un1_period_cnt_cry_2_S ;
wire un1_period_cnt_cry_2_Y ;
wire un1_period_cnt_cry_3 ;
wire un1_period_cnt_cry_3_S ;
wire un1_period_cnt_cry_3_Y ;
wire un1_period_cnt_cry_4 ;
wire un1_period_cnt_cry_4_S ;
wire un1_period_cnt_cry_4_Y ;
wire un1_period_cnt_cry_5 ;
wire un1_period_cnt_cry_5_S ;
wire un1_period_cnt_cry_5_Y ;
wire un1_period_cnt_cry_6 ;
wire un1_period_cnt_cry_6_S ;
wire un1_period_cnt_cry_6_Y ;
wire un1_period_cnt_cry_7 ;
wire un1_period_cnt_cry_7_S ;
wire un1_period_cnt_cry_7_Y ;
wire un1_period_cnt_cry_8 ;
wire un1_period_cnt_cry_8_S ;
wire un1_period_cnt_cry_8_Y ;
wire un1_period_cnt_cry_9 ;
wire un1_period_cnt_cry_9_S ;
wire un1_period_cnt_cry_9_Y ;
wire un1_period_cnt_cry_10 ;
wire un1_period_cnt_cry_10_S ;
wire un1_period_cnt_cry_10_Y ;
wire un1_period_cnt_cry_11 ;
wire un1_period_cnt_cry_11_S ;
wire un1_period_cnt_cry_11_Y ;
wire un1_period_cnt_cry_12 ;
wire un1_period_cnt_cry_12_S ;
wire un1_period_cnt_cry_12_Y ;
wire un1_period_cnt_cry_13 ;
wire un1_period_cnt_cry_13_S ;
wire un1_period_cnt_cry_13_Y ;
wire un1_period_cnt_cry_14 ;
wire un1_period_cnt_cry_14_S ;
wire un1_period_cnt_cry_14_Y ;
wire un1_period_cnt_cry_15 ;
wire un1_period_cnt_cry_15_S ;
wire un1_period_cnt_cry_15_Y ;
wire un1_period_cnt_cry_16 ;
wire un1_period_cnt_cry_16_S ;
wire un1_period_cnt_cry_16_Y ;
wire un1_period_cnt_cry_17 ;
wire un1_period_cnt_cry_17_S ;
wire un1_period_cnt_cry_17_Y ;
wire un1_period_cnt_cry_18 ;
wire un1_period_cnt_cry_18_S ;
wire un1_period_cnt_cry_18_Y ;
wire un1_period_cnt_cry_19 ;
wire un1_period_cnt_cry_19_S ;
wire un1_period_cnt_cry_19_Y ;
wire un1_period_cnt_cry_20 ;
wire un1_period_cnt_cry_20_S ;
wire un1_period_cnt_cry_20_Y ;
wire un1_period_cnt_cry_21 ;
wire un1_period_cnt_cry_21_S ;
wire un1_period_cnt_cry_21_Y ;
wire un1_period_cnt_cry_22 ;
wire un1_period_cnt_cry_22_S ;
wire un1_period_cnt_cry_22_Y ;
wire un1_period_cnt_cry_23 ;
wire un1_period_cnt_cry_23_S ;
wire un1_period_cnt_cry_23_Y ;
wire un1_period_cnt_cry_24 ;
wire un1_period_cnt_cry_24_S ;
wire un1_period_cnt_cry_24_Y ;
wire un1_period_cnt_cry_25 ;
wire un1_period_cnt_cry_25_S ;
wire un1_period_cnt_cry_25_Y ;
wire un1_period_cnt_cry_26 ;
wire un1_period_cnt_cry_26_S ;
wire un1_period_cnt_cry_26_Y ;
wire un1_period_cnt_cry_27 ;
wire un1_period_cnt_cry_27_S ;
wire un1_period_cnt_cry_27_Y ;
wire un1_period_cnt_cry_28 ;
wire un1_period_cnt_cry_28_S ;
wire un1_period_cnt_cry_28_Y ;
wire un1_period_cnt_cry_29 ;
wire un1_period_cnt_cry_29_S ;
wire un1_period_cnt_cry_29_Y ;
wire un1_period_cnt_cry_30 ;
wire un1_period_cnt_cry_30_S ;
wire un1_period_cnt_cry_30_Y ;
wire un1_period_cnt ;
wire un1_period_cnt_cry_31_S ;
wire un1_period_cnt_cry_31_Y ;
wire PRDATA_regif_sn_m18_i_1_Z ;
wire sync_update_0_sqmuxa_1_Z ;
wire N_269 ;
wire PRDATA_regif_sn_N_3 ;
wire psh_negedge_reg_1_sqmuxa_2 ;
wire N_279 ;
wire N_280 ;
wire N_282 ;
wire N_313 ;
wire N_314 ;
wire N_316 ;
wire N_281 ;
wire N_284 ;
wire N_285 ;
wire N_286 ;
wire N_315 ;
wire N_318 ;
wire N_319 ;
wire N_320 ;
wire N_283 ;
wire N_287 ;
wire N_288 ;
wire N_317 ;
wire N_321 ;
wire N_322 ;
wire sync_update_0_sqmuxa_1_1 ;
wire PRDATA_regif_sn_m6_1_Z ;
wire psh_negedge_reg_1_sqmuxa_2_0_Z ;
wire N_355 ;
// @20:182
  SLE \psh_negedge_reg[27]  (
	.Q(pwm_negedge_reg[27]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[26]),
	.EN(psh_negedge_reg_1_sqmuxa_1_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:182
  SLE \psh_negedge_reg[28]  (
	.Q(pwm_negedge_reg[28]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[27]),
	.EN(psh_negedge_reg_1_sqmuxa_1_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:182
  SLE \psh_negedge_reg[29]  (
	.Q(pwm_negedge_reg[29]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[28]),
	.EN(psh_negedge_reg_1_sqmuxa_1_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:182
  SLE \psh_negedge_reg[30]  (
	.Q(pwm_negedge_reg[30]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[29]),
	.EN(psh_negedge_reg_1_sqmuxa_1_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:182
  SLE \psh_negedge_reg[31]  (
	.Q(pwm_negedge_reg[31]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[30]),
	.EN(psh_negedge_reg_1_sqmuxa_1_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:182
  SLE \psh_negedge_reg[32]  (
	.Q(pwm_negedge_reg[32]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[31]),
	.EN(psh_negedge_reg_1_sqmuxa_1_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:182
  SLE \psh_negedge_reg[12]  (
	.Q(pwm_negedge_reg[12]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[11]),
	.EN(psh_negedge_reg_1_sqmuxa_1_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:182
  SLE \psh_negedge_reg[13]  (
	.Q(pwm_negedge_reg[13]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[12]),
	.EN(psh_negedge_reg_1_sqmuxa_1_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:182
  SLE \psh_negedge_reg[14]  (
	.Q(pwm_negedge_reg[14]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[13]),
	.EN(psh_negedge_reg_1_sqmuxa_1_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:182
  SLE \psh_negedge_reg[15]  (
	.Q(pwm_negedge_reg[15]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[14]),
	.EN(psh_negedge_reg_1_sqmuxa_1_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:182
  SLE \psh_negedge_reg[16]  (
	.Q(pwm_negedge_reg[16]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[15]),
	.EN(psh_negedge_reg_1_sqmuxa_1_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:182
  SLE \psh_negedge_reg[17]  (
	.Q(pwm_negedge_reg[17]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[16]),
	.EN(psh_negedge_reg_1_sqmuxa_1_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:182
  SLE \psh_negedge_reg[18]  (
	.Q(pwm_negedge_reg[18]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[17]),
	.EN(psh_negedge_reg_1_sqmuxa_1_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:182
  SLE \psh_negedge_reg[19]  (
	.Q(pwm_negedge_reg[19]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[18]),
	.EN(psh_negedge_reg_1_sqmuxa_1_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:182
  SLE \psh_negedge_reg[20]  (
	.Q(pwm_negedge_reg[20]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[19]),
	.EN(psh_negedge_reg_1_sqmuxa_1_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:182
  SLE \psh_negedge_reg[21]  (
	.Q(pwm_negedge_reg[21]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[20]),
	.EN(psh_negedge_reg_1_sqmuxa_1_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:182
  SLE \psh_negedge_reg[22]  (
	.Q(pwm_negedge_reg[22]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[21]),
	.EN(psh_negedge_reg_1_sqmuxa_1_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:182
  SLE \psh_negedge_reg[23]  (
	.Q(pwm_negedge_reg[23]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[22]),
	.EN(psh_negedge_reg_1_sqmuxa_1_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:182
  SLE \psh_negedge_reg[24]  (
	.Q(pwm_negedge_reg[24]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[23]),
	.EN(psh_negedge_reg_1_sqmuxa_1_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:182
  SLE \psh_negedge_reg[25]  (
	.Q(pwm_negedge_reg[25]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[24]),
	.EN(psh_negedge_reg_1_sqmuxa_1_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:182
  SLE \psh_negedge_reg[26]  (
	.Q(pwm_negedge_reg[26]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[25]),
	.EN(psh_negedge_reg_1_sqmuxa_1_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:182
  SLE \psh_negedge_reg[61]  (
	.Q(pwm_negedge_reg[61]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[28]),
	.EN(psh_negedge_reg_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:182
  SLE \psh_negedge_reg[62]  (
	.Q(pwm_negedge_reg[62]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[29]),
	.EN(psh_negedge_reg_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:182
  SLE \psh_negedge_reg[63]  (
	.Q(pwm_negedge_reg[63]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[30]),
	.EN(psh_negedge_reg_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:182
  SLE \psh_negedge_reg[64]  (
	.Q(pwm_negedge_reg[64]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[31]),
	.EN(psh_negedge_reg_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:182
  SLE \psh_negedge_reg[1]  (
	.Q(pwm_negedge_reg[1]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[0]),
	.EN(psh_negedge_reg_1_sqmuxa_1_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:182
  SLE \psh_negedge_reg[2]  (
	.Q(pwm_negedge_reg[2]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[1]),
	.EN(psh_negedge_reg_1_sqmuxa_1_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:182
  SLE \psh_negedge_reg[3]  (
	.Q(pwm_negedge_reg[3]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[2]),
	.EN(psh_negedge_reg_1_sqmuxa_1_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:182
  SLE \psh_negedge_reg[4]  (
	.Q(pwm_negedge_reg[4]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[3]),
	.EN(psh_negedge_reg_1_sqmuxa_1_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:182
  SLE \psh_negedge_reg[5]  (
	.Q(pwm_negedge_reg[5]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[4]),
	.EN(psh_negedge_reg_1_sqmuxa_1_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:182
  SLE \psh_negedge_reg[6]  (
	.Q(pwm_negedge_reg[6]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[5]),
	.EN(psh_negedge_reg_1_sqmuxa_1_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:182
  SLE \psh_negedge_reg[7]  (
	.Q(pwm_negedge_reg[7]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[6]),
	.EN(psh_negedge_reg_1_sqmuxa_1_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:182
  SLE \psh_negedge_reg[8]  (
	.Q(pwm_negedge_reg[8]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[7]),
	.EN(psh_negedge_reg_1_sqmuxa_1_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:182
  SLE \psh_negedge_reg[9]  (
	.Q(pwm_negedge_reg[9]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[8]),
	.EN(psh_negedge_reg_1_sqmuxa_1_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:182
  SLE \psh_negedge_reg[10]  (
	.Q(pwm_negedge_reg[10]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[9]),
	.EN(psh_negedge_reg_1_sqmuxa_1_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:182
  SLE \psh_negedge_reg[11]  (
	.Q(pwm_negedge_reg[11]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[10]),
	.EN(psh_negedge_reg_1_sqmuxa_1_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:182
  SLE \psh_negedge_reg[46]  (
	.Q(pwm_negedge_reg[46]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[13]),
	.EN(psh_negedge_reg_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:182
  SLE \psh_negedge_reg[47]  (
	.Q(pwm_negedge_reg[47]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[14]),
	.EN(psh_negedge_reg_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:182
  SLE \psh_negedge_reg[48]  (
	.Q(pwm_negedge_reg[48]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[15]),
	.EN(psh_negedge_reg_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:182
  SLE \psh_negedge_reg[49]  (
	.Q(pwm_negedge_reg[49]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[16]),
	.EN(psh_negedge_reg_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:182
  SLE \psh_negedge_reg[50]  (
	.Q(pwm_negedge_reg[50]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[17]),
	.EN(psh_negedge_reg_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:182
  SLE \psh_negedge_reg[51]  (
	.Q(pwm_negedge_reg[51]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[18]),
	.EN(psh_negedge_reg_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:182
  SLE \psh_negedge_reg[52]  (
	.Q(pwm_negedge_reg[52]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[19]),
	.EN(psh_negedge_reg_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:182
  SLE \psh_negedge_reg[53]  (
	.Q(pwm_negedge_reg[53]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[20]),
	.EN(psh_negedge_reg_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:182
  SLE \psh_negedge_reg[54]  (
	.Q(pwm_negedge_reg[54]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[21]),
	.EN(psh_negedge_reg_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:182
  SLE \psh_negedge_reg[55]  (
	.Q(pwm_negedge_reg[55]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[22]),
	.EN(psh_negedge_reg_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:182
  SLE \psh_negedge_reg[56]  (
	.Q(pwm_negedge_reg[56]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[23]),
	.EN(psh_negedge_reg_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:182
  SLE \psh_negedge_reg[57]  (
	.Q(pwm_negedge_reg[57]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[24]),
	.EN(psh_negedge_reg_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:182
  SLE \psh_negedge_reg[58]  (
	.Q(pwm_negedge_reg[58]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[25]),
	.EN(psh_negedge_reg_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:182
  SLE \psh_negedge_reg[59]  (
	.Q(pwm_negedge_reg[59]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[26]),
	.EN(psh_negedge_reg_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:182
  SLE \psh_negedge_reg[60]  (
	.Q(pwm_negedge_reg[60]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[27]),
	.EN(psh_negedge_reg_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:182
  SLE \psh_negedge_reg[33]  (
	.Q(pwm_negedge_reg[33]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[0]),
	.EN(psh_negedge_reg_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:182
  SLE \psh_negedge_reg[34]  (
	.Q(pwm_negedge_reg[34]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[1]),
	.EN(psh_negedge_reg_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:182
  SLE \psh_negedge_reg[35]  (
	.Q(pwm_negedge_reg[35]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[2]),
	.EN(psh_negedge_reg_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:182
  SLE \psh_negedge_reg[36]  (
	.Q(pwm_negedge_reg[36]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[3]),
	.EN(psh_negedge_reg_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:182
  SLE \psh_negedge_reg[37]  (
	.Q(pwm_negedge_reg[37]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[4]),
	.EN(psh_negedge_reg_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:182
  SLE \psh_negedge_reg[38]  (
	.Q(pwm_negedge_reg[38]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[5]),
	.EN(psh_negedge_reg_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:182
  SLE \psh_negedge_reg[39]  (
	.Q(pwm_negedge_reg[39]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[6]),
	.EN(psh_negedge_reg_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:182
  SLE \psh_negedge_reg[40]  (
	.Q(pwm_negedge_reg[40]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[7]),
	.EN(psh_negedge_reg_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:182
  SLE \psh_negedge_reg[41]  (
	.Q(pwm_negedge_reg[41]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[8]),
	.EN(psh_negedge_reg_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:182
  SLE \psh_negedge_reg[42]  (
	.Q(pwm_negedge_reg[42]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[9]),
	.EN(psh_negedge_reg_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:182
  SLE \psh_negedge_reg[43]  (
	.Q(pwm_negedge_reg[43]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[10]),
	.EN(psh_negedge_reg_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:182
  SLE \psh_negedge_reg[44]  (
	.Q(pwm_negedge_reg[44]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[11]),
	.EN(psh_negedge_reg_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:182
  SLE \psh_negedge_reg[45]  (
	.Q(pwm_negedge_reg[45]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[12]),
	.EN(psh_negedge_reg_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:111
  SLE \psh_enable_reg1[1]  (
	.Q(pwm_enable_reg[1]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[0]),
	.EN(psh_enable_reg1_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:111
  SLE \psh_enable_reg1[2]  (
	.Q(pwm_enable_reg[2]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[1]),
	.EN(psh_enable_reg1_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:245
  SLE \prescale_reg_Z[17]  (
	.Q(prescale_reg[17]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(psh_prescale_reg[17]),
	.EN(prescale_reg7),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:245
  SLE \prescale_reg_Z[18]  (
	.Q(prescale_reg[18]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(psh_prescale_reg[18]),
	.EN(prescale_reg7),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:245
  SLE \prescale_reg_Z[19]  (
	.Q(prescale_reg[19]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(psh_prescale_reg[19]),
	.EN(prescale_reg7),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:245
  SLE \prescale_reg_Z[20]  (
	.Q(prescale_reg[20]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(psh_prescale_reg[20]),
	.EN(prescale_reg7),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:245
  SLE \prescale_reg_Z[21]  (
	.Q(prescale_reg[21]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(psh_prescale_reg[21]),
	.EN(prescale_reg7),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:245
  SLE \prescale_reg_Z[22]  (
	.Q(prescale_reg[22]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(psh_prescale_reg[22]),
	.EN(prescale_reg7),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:245
  SLE \prescale_reg_Z[23]  (
	.Q(prescale_reg[23]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(psh_prescale_reg[23]),
	.EN(prescale_reg7),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:245
  SLE \prescale_reg_Z[24]  (
	.Q(prescale_reg[24]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(psh_prescale_reg[24]),
	.EN(prescale_reg7),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:245
  SLE \prescale_reg_Z[25]  (
	.Q(prescale_reg[25]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(psh_prescale_reg[25]),
	.EN(prescale_reg7),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:245
  SLE \prescale_reg_Z[26]  (
	.Q(prescale_reg[26]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(psh_prescale_reg[26]),
	.EN(prescale_reg7),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:245
  SLE \prescale_reg_Z[27]  (
	.Q(prescale_reg[27]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(psh_prescale_reg[27]),
	.EN(prescale_reg7),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:245
  SLE \prescale_reg_Z[28]  (
	.Q(prescale_reg[28]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(psh_prescale_reg[28]),
	.EN(prescale_reg7),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:245
  SLE \prescale_reg_Z[29]  (
	.Q(prescale_reg[29]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(psh_prescale_reg[29]),
	.EN(prescale_reg7),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:245
  SLE \prescale_reg_Z[30]  (
	.Q(prescale_reg[30]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(psh_prescale_reg[30]),
	.EN(prescale_reg7),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:245
  SLE \prescale_reg_Z[31]  (
	.Q(prescale_reg[31]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(psh_prescale_reg[31]),
	.EN(prescale_reg7),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:245
  SLE \prescale_reg_Z[2]  (
	.Q(prescale_reg[2]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(psh_prescale_reg[2]),
	.EN(prescale_reg7),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:245
  SLE \prescale_reg_Z[3]  (
	.Q(prescale_reg[3]),
	.ADn(GND),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(psh_prescale_reg[3]),
	.EN(prescale_reg7),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:245
  SLE \prescale_reg_Z[4]  (
	.Q(prescale_reg[4]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(psh_prescale_reg[4]),
	.EN(prescale_reg7),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:245
  SLE \prescale_reg_Z[5]  (
	.Q(prescale_reg[5]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(psh_prescale_reg[5]),
	.EN(prescale_reg7),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:245
  SLE \prescale_reg_Z[6]  (
	.Q(prescale_reg[6]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(psh_prescale_reg[6]),
	.EN(prescale_reg7),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:245
  SLE \prescale_reg_Z[7]  (
	.Q(prescale_reg[7]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(psh_prescale_reg[7]),
	.EN(prescale_reg7),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:245
  SLE \prescale_reg_Z[8]  (
	.Q(prescale_reg[8]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(psh_prescale_reg[8]),
	.EN(prescale_reg7),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:245
  SLE \prescale_reg_Z[9]  (
	.Q(prescale_reg[9]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(psh_prescale_reg[9]),
	.EN(prescale_reg7),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:245
  SLE \prescale_reg_Z[10]  (
	.Q(prescale_reg[10]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(psh_prescale_reg[10]),
	.EN(prescale_reg7),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:245
  SLE \prescale_reg_Z[11]  (
	.Q(prescale_reg[11]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(psh_prescale_reg[11]),
	.EN(prescale_reg7),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:245
  SLE \prescale_reg_Z[12]  (
	.Q(prescale_reg[12]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(psh_prescale_reg[12]),
	.EN(prescale_reg7),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:245
  SLE \prescale_reg_Z[13]  (
	.Q(prescale_reg[13]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(psh_prescale_reg[13]),
	.EN(prescale_reg7),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:245
  SLE \prescale_reg_Z[14]  (
	.Q(prescale_reg[14]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(psh_prescale_reg[14]),
	.EN(prescale_reg7),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:245
  SLE \prescale_reg_Z[15]  (
	.Q(prescale_reg[15]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(psh_prescale_reg[15]),
	.EN(prescale_reg7),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:245
  SLE \prescale_reg_Z[16]  (
	.Q(prescale_reg[16]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(psh_prescale_reg[16]),
	.EN(prescale_reg7),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:245
  SLE \period_reg_Z[19]  (
	.Q(period_reg[19]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(psh_period_reg[19]),
	.EN(prescale_reg7),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:245
  SLE \period_reg_Z[20]  (
	.Q(period_reg[20]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(psh_period_reg[20]),
	.EN(prescale_reg7),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:245
  SLE \period_reg_Z[21]  (
	.Q(period_reg[21]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(psh_period_reg[21]),
	.EN(prescale_reg7),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:245
  SLE \period_reg_Z[22]  (
	.Q(period_reg[22]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(psh_period_reg[22]),
	.EN(prescale_reg7),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:245
  SLE \period_reg_Z[23]  (
	.Q(period_reg[23]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(psh_period_reg[23]),
	.EN(prescale_reg7),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:245
  SLE \period_reg_Z[24]  (
	.Q(period_reg[24]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(psh_period_reg[24]),
	.EN(prescale_reg7),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:245
  SLE \period_reg_Z[25]  (
	.Q(period_reg[25]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(psh_period_reg[25]),
	.EN(prescale_reg7),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:245
  SLE \period_reg_Z[26]  (
	.Q(period_reg[26]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(psh_period_reg[26]),
	.EN(prescale_reg7),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:245
  SLE \period_reg_Z[27]  (
	.Q(period_reg[27]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(psh_period_reg[27]),
	.EN(prescale_reg7),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:245
  SLE \period_reg_Z[28]  (
	.Q(period_reg[28]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(psh_period_reg[28]),
	.EN(prescale_reg7),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:245
  SLE \period_reg_Z[29]  (
	.Q(period_reg[29]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(psh_period_reg[29]),
	.EN(prescale_reg7),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:245
  SLE \period_reg_Z[30]  (
	.Q(period_reg[30]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(psh_period_reg[30]),
	.EN(prescale_reg7),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:245
  SLE \period_reg_Z[31]  (
	.Q(period_reg[31]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(psh_period_reg[31]),
	.EN(prescale_reg7),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:245
  SLE \prescale_reg_Z[0]  (
	.Q(prescale_reg[0]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(psh_prescale_reg[0]),
	.EN(prescale_reg7),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:245
  SLE \prescale_reg_Z[1]  (
	.Q(prescale_reg[1]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(psh_prescale_reg[1]),
	.EN(prescale_reg7),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:245
  SLE \period_reg_Z[4]  (
	.Q(period_reg[4]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(psh_period_reg[4]),
	.EN(prescale_reg7),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:245
  SLE \period_reg_Z[5]  (
	.Q(period_reg[5]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(psh_period_reg[5]),
	.EN(prescale_reg7),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:245
  SLE \period_reg_Z[6]  (
	.Q(period_reg[6]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(psh_period_reg[6]),
	.EN(prescale_reg7),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:245
  SLE \period_reg_Z[7]  (
	.Q(period_reg[7]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(psh_period_reg[7]),
	.EN(prescale_reg7),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:245
  SLE \period_reg_Z[8]  (
	.Q(period_reg[8]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(psh_period_reg[8]),
	.EN(prescale_reg7),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:245
  SLE \period_reg_Z[9]  (
	.Q(period_reg[9]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(psh_period_reg[9]),
	.EN(prescale_reg7),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:245
  SLE \period_reg_Z[10]  (
	.Q(period_reg[10]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(psh_period_reg[10]),
	.EN(prescale_reg7),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:245
  SLE \period_reg_Z[11]  (
	.Q(period_reg[11]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(psh_period_reg[11]),
	.EN(prescale_reg7),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:245
  SLE \period_reg_Z[12]  (
	.Q(period_reg[12]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(psh_period_reg[12]),
	.EN(prescale_reg7),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:245
  SLE \period_reg_Z[13]  (
	.Q(period_reg[13]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(psh_period_reg[13]),
	.EN(prescale_reg7),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:245
  SLE \period_reg_Z[14]  (
	.Q(period_reg[14]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(psh_period_reg[14]),
	.EN(prescale_reg7),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:245
  SLE \period_reg_Z[15]  (
	.Q(period_reg[15]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(psh_period_reg[15]),
	.EN(prescale_reg7),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:245
  SLE \period_reg_Z[16]  (
	.Q(period_reg[16]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(psh_period_reg[16]),
	.EN(prescale_reg7),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:245
  SLE \period_reg_Z[17]  (
	.Q(period_reg[17]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(psh_period_reg[17]),
	.EN(prescale_reg7),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:245
  SLE \period_reg_Z[18]  (
	.Q(period_reg[18]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(psh_period_reg[18]),
	.EN(prescale_reg7),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:111
  SLE \psh_prescale_reg[21]  (
	.Q(psh_prescale_reg[21]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[21]),
	.EN(psh_prescale_reg_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:111
  SLE \psh_prescale_reg[22]  (
	.Q(psh_prescale_reg[22]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[22]),
	.EN(psh_prescale_reg_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:111
  SLE \psh_prescale_reg[23]  (
	.Q(psh_prescale_reg[23]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[23]),
	.EN(psh_prescale_reg_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:111
  SLE \psh_prescale_reg[24]  (
	.Q(psh_prescale_reg[24]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[24]),
	.EN(psh_prescale_reg_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:111
  SLE \psh_prescale_reg[25]  (
	.Q(psh_prescale_reg[25]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[25]),
	.EN(psh_prescale_reg_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:111
  SLE \psh_prescale_reg[26]  (
	.Q(psh_prescale_reg[26]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[26]),
	.EN(psh_prescale_reg_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:111
  SLE \psh_prescale_reg[27]  (
	.Q(psh_prescale_reg[27]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[27]),
	.EN(psh_prescale_reg_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:111
  SLE \psh_prescale_reg[28]  (
	.Q(psh_prescale_reg[28]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[28]),
	.EN(psh_prescale_reg_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:111
  SLE \psh_prescale_reg[29]  (
	.Q(psh_prescale_reg[29]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[29]),
	.EN(psh_prescale_reg_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:111
  SLE \psh_prescale_reg[30]  (
	.Q(psh_prescale_reg[30]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[30]),
	.EN(psh_prescale_reg_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:111
  SLE \psh_prescale_reg[31]  (
	.Q(psh_prescale_reg[31]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[31]),
	.EN(psh_prescale_reg_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:245
  SLE \period_reg_Z[0]  (
	.Q(period_reg[0]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(psh_period_reg[0]),
	.EN(prescale_reg7),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:245
  SLE \period_reg_Z[1]  (
	.Q(period_reg[1]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(psh_period_reg[1]),
	.EN(prescale_reg7),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:245
  SLE \period_reg_Z[2]  (
	.Q(period_reg[2]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(psh_period_reg[2]),
	.EN(prescale_reg7),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:245
  SLE \period_reg_Z[3]  (
	.Q(period_reg[3]),
	.ADn(GND),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(psh_period_reg[3]),
	.EN(prescale_reg7),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:111
  SLE \psh_prescale_reg[6]  (
	.Q(psh_prescale_reg[6]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[6]),
	.EN(psh_prescale_reg_0_sqmuxa_fast_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:111
  SLE \psh_prescale_reg[7]  (
	.Q(psh_prescale_reg[7]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[7]),
	.EN(psh_prescale_reg_0_sqmuxa_fast_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:111
  SLE \psh_prescale_reg[8]  (
	.Q(psh_prescale_reg[8]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[8]),
	.EN(psh_prescale_reg_0_sqmuxa_fast_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:111
  SLE \psh_prescale_reg[9]  (
	.Q(psh_prescale_reg[9]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[9]),
	.EN(psh_prescale_reg_0_sqmuxa_fast_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:111
  SLE \psh_prescale_reg[10]  (
	.Q(psh_prescale_reg[10]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[10]),
	.EN(psh_prescale_reg_0_sqmuxa_rep1_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:111
  SLE \psh_prescale_reg[11]  (
	.Q(psh_prescale_reg[11]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[11]),
	.EN(psh_prescale_reg_0_sqmuxa_rep1_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:111
  SLE \psh_prescale_reg[12]  (
	.Q(psh_prescale_reg[12]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[12]),
	.EN(psh_prescale_reg_0_sqmuxa_rep1_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:111
  SLE \psh_prescale_reg[13]  (
	.Q(psh_prescale_reg[13]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[13]),
	.EN(psh_prescale_reg_0_sqmuxa_rep1_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:111
  SLE \psh_prescale_reg[14]  (
	.Q(psh_prescale_reg[14]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[14]),
	.EN(psh_prescale_reg_0_sqmuxa_rep1_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:111
  SLE \psh_prescale_reg[15]  (
	.Q(psh_prescale_reg[15]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[15]),
	.EN(psh_prescale_reg_0_sqmuxa_rep1_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:111
  SLE \psh_prescale_reg[16]  (
	.Q(psh_prescale_reg[16]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[16]),
	.EN(psh_prescale_reg_0_sqmuxa_rep1_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:111
  SLE \psh_prescale_reg[17]  (
	.Q(psh_prescale_reg[17]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[17]),
	.EN(psh_prescale_reg_0_sqmuxa_rep1_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:111
  SLE \psh_prescale_reg[18]  (
	.Q(psh_prescale_reg[18]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[18]),
	.EN(psh_prescale_reg_0_sqmuxa_rep1_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:111
  SLE \psh_prescale_reg[19]  (
	.Q(psh_prescale_reg[19]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[19]),
	.EN(psh_prescale_reg_0_sqmuxa_rep1_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:111
  SLE \psh_prescale_reg[20]  (
	.Q(psh_prescale_reg[20]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[20]),
	.EN(psh_prescale_reg_0_sqmuxa_rep1_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:111
  SLE \psh_period_reg[23]  (
	.Q(psh_period_reg[23]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[23]),
	.EN(psh_period_reg_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:111
  SLE \psh_period_reg[24]  (
	.Q(psh_period_reg[24]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[24]),
	.EN(psh_period_reg_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:111
  SLE \psh_period_reg[25]  (
	.Q(psh_period_reg[25]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[25]),
	.EN(psh_period_reg_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:111
  SLE \psh_period_reg[26]  (
	.Q(psh_period_reg[26]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[26]),
	.EN(psh_period_reg_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:111
  SLE \psh_period_reg[27]  (
	.Q(psh_period_reg[27]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[27]),
	.EN(psh_period_reg_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:111
  SLE \psh_period_reg[28]  (
	.Q(psh_period_reg[28]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[28]),
	.EN(psh_period_reg_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:111
  SLE \psh_period_reg[29]  (
	.Q(psh_period_reg[29]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[29]),
	.EN(psh_period_reg_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:111
  SLE \psh_period_reg[30]  (
	.Q(psh_period_reg[30]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[30]),
	.EN(psh_period_reg_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:111
  SLE \psh_period_reg[31]  (
	.Q(psh_period_reg[31]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[31]),
	.EN(psh_period_reg_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:111
  SLE \psh_prescale_reg[0]  (
	.Q(psh_prescale_reg[0]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[0]),
	.EN(psh_prescale_reg_0_sqmuxa_fast_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:111
  SLE \psh_prescale_reg[1]  (
	.Q(psh_prescale_reg[1]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[1]),
	.EN(psh_prescale_reg_0_sqmuxa_fast_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:111
  SLE \psh_prescale_reg[2]  (
	.Q(psh_prescale_reg[2]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[2]),
	.EN(psh_prescale_reg_0_sqmuxa_fast_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:111
  SLE \psh_prescale_reg[3]  (
	.Q(psh_prescale_reg[3]),
	.ADn(GND),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[3]),
	.EN(psh_prescale_reg_0_sqmuxa_fast_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:111
  SLE \psh_prescale_reg[4]  (
	.Q(psh_prescale_reg[4]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[4]),
	.EN(psh_prescale_reg_0_sqmuxa_fast_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:111
  SLE \psh_prescale_reg[5]  (
	.Q(psh_prescale_reg[5]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[5]),
	.EN(psh_prescale_reg_0_sqmuxa_fast_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:111
  SLE \psh_period_reg[8]  (
	.Q(psh_period_reg[8]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[8]),
	.EN(psh_period_reg_1_sqmuxa_fast_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:111
  SLE \psh_period_reg[9]  (
	.Q(psh_period_reg[9]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[9]),
	.EN(psh_period_reg_1_sqmuxa_fast_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:111
  SLE \psh_period_reg[10]  (
	.Q(psh_period_reg[10]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[10]),
	.EN(psh_period_reg_1_sqmuxa_rep1_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:111
  SLE \psh_period_reg[11]  (
	.Q(psh_period_reg[11]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[11]),
	.EN(psh_period_reg_1_sqmuxa_rep1_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:111
  SLE \psh_period_reg[12]  (
	.Q(psh_period_reg[12]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[12]),
	.EN(psh_period_reg_1_sqmuxa_rep1_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:111
  SLE \psh_period_reg[13]  (
	.Q(psh_period_reg[13]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[13]),
	.EN(psh_period_reg_1_sqmuxa_rep1_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:111
  SLE \psh_period_reg[14]  (
	.Q(psh_period_reg[14]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[14]),
	.EN(psh_period_reg_1_sqmuxa_rep1_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:111
  SLE \psh_period_reg[15]  (
	.Q(psh_period_reg[15]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[15]),
	.EN(psh_period_reg_1_sqmuxa_rep1_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:111
  SLE \psh_period_reg[16]  (
	.Q(psh_period_reg[16]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[16]),
	.EN(psh_period_reg_1_sqmuxa_rep1_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:111
  SLE \psh_period_reg[17]  (
	.Q(psh_period_reg[17]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[17]),
	.EN(psh_period_reg_1_sqmuxa_rep1_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:111
  SLE \psh_period_reg[18]  (
	.Q(psh_period_reg[18]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[18]),
	.EN(psh_period_reg_1_sqmuxa_rep1_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:111
  SLE \psh_period_reg[19]  (
	.Q(psh_period_reg[19]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[19]),
	.EN(psh_period_reg_1_sqmuxa_rep1_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:111
  SLE \psh_period_reg[20]  (
	.Q(psh_period_reg[20]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[20]),
	.EN(psh_period_reg_1_sqmuxa_rep1_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:111
  SLE \psh_period_reg[21]  (
	.Q(psh_period_reg[21]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[21]),
	.EN(psh_period_reg_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:111
  SLE \psh_period_reg[22]  (
	.Q(psh_period_reg[22]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[22]),
	.EN(psh_period_reg_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:152
  SLE sync_update (
	.Q(sync_update_Z),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[0]),
	.EN(sync_update_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:111
  SLE \psh_period_reg[0]  (
	.Q(psh_period_reg[0]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[0]),
	.EN(psh_period_reg_1_sqmuxa_fast_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:111
  SLE \psh_period_reg[1]  (
	.Q(psh_period_reg[1]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[1]),
	.EN(psh_period_reg_1_sqmuxa_fast_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:111
  SLE \psh_period_reg[2]  (
	.Q(psh_period_reg[2]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[2]),
	.EN(psh_period_reg_1_sqmuxa_fast_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:111
  SLE \psh_period_reg[3]  (
	.Q(psh_period_reg[3]),
	.ADn(GND),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[3]),
	.EN(psh_period_reg_1_sqmuxa_fast_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:111
  SLE \psh_period_reg[4]  (
	.Q(psh_period_reg[4]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[4]),
	.EN(psh_period_reg_1_sqmuxa_fast_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:111
  SLE \psh_period_reg[5]  (
	.Q(psh_period_reg[5]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[5]),
	.EN(psh_period_reg_1_sqmuxa_fast_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:111
  SLE \psh_period_reg[6]  (
	.Q(psh_period_reg[6]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[6]),
	.EN(psh_period_reg_1_sqmuxa_fast_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:111
  SLE \psh_period_reg[7]  (
	.Q(psh_period_reg[7]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[7]),
	.EN(psh_period_reg_1_sqmuxa_fast_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:259
  ARI1 \G2.1.un1_period_cnt_cry_0  (
	.FCO(un1_period_cnt_cry_0),
	.S(un1_period_cnt_cry_0_S),
	.Y(un1_period_cnt_cry_0_Y),
	.B(period_cnt[0]),
	.C(GND),
	.D(GND),
	.A(period_reg[0]),
	.FCI(GND)
);
defparam \G2.1.un1_period_cnt_cry_0 .INIT=20'h5AA55;
// @20:259
  ARI1 \G2.1.un1_period_cnt_cry_1  (
	.FCO(un1_period_cnt_cry_1),
	.S(un1_period_cnt_cry_1_S),
	.Y(un1_period_cnt_cry_1_Y),
	.B(period_cnt[1]),
	.C(GND),
	.D(GND),
	.A(period_reg[1]),
	.FCI(un1_period_cnt_cry_0)
);
defparam \G2.1.un1_period_cnt_cry_1 .INIT=20'h5AA55;
// @20:259
  ARI1 \G2.1.un1_period_cnt_cry_2  (
	.FCO(un1_period_cnt_cry_2),
	.S(un1_period_cnt_cry_2_S),
	.Y(un1_period_cnt_cry_2_Y),
	.B(period_cnt[2]),
	.C(GND),
	.D(GND),
	.A(period_reg[2]),
	.FCI(un1_period_cnt_cry_1)
);
defparam \G2.1.un1_period_cnt_cry_2 .INIT=20'h5AA55;
// @20:259
  ARI1 \G2.1.un1_period_cnt_cry_3  (
	.FCO(un1_period_cnt_cry_3),
	.S(un1_period_cnt_cry_3_S),
	.Y(un1_period_cnt_cry_3_Y),
	.B(period_cnt[3]),
	.C(GND),
	.D(GND),
	.A(period_reg[3]),
	.FCI(un1_period_cnt_cry_2)
);
defparam \G2.1.un1_period_cnt_cry_3 .INIT=20'h5AA55;
// @20:259
  ARI1 \G2.1.un1_period_cnt_cry_4  (
	.FCO(un1_period_cnt_cry_4),
	.S(un1_period_cnt_cry_4_S),
	.Y(un1_period_cnt_cry_4_Y),
	.B(period_cnt[4]),
	.C(GND),
	.D(GND),
	.A(period_reg[4]),
	.FCI(un1_period_cnt_cry_3)
);
defparam \G2.1.un1_period_cnt_cry_4 .INIT=20'h5AA55;
// @20:259
  ARI1 \G2.1.un1_period_cnt_cry_5  (
	.FCO(un1_period_cnt_cry_5),
	.S(un1_period_cnt_cry_5_S),
	.Y(un1_period_cnt_cry_5_Y),
	.B(period_cnt[5]),
	.C(GND),
	.D(GND),
	.A(period_reg[5]),
	.FCI(un1_period_cnt_cry_4)
);
defparam \G2.1.un1_period_cnt_cry_5 .INIT=20'h5AA55;
// @20:259
  ARI1 \G2.1.un1_period_cnt_cry_6  (
	.FCO(un1_period_cnt_cry_6),
	.S(un1_period_cnt_cry_6_S),
	.Y(un1_period_cnt_cry_6_Y),
	.B(period_cnt[6]),
	.C(GND),
	.D(GND),
	.A(period_reg[6]),
	.FCI(un1_period_cnt_cry_5)
);
defparam \G2.1.un1_period_cnt_cry_6 .INIT=20'h5AA55;
// @20:259
  ARI1 \G2.1.un1_period_cnt_cry_7  (
	.FCO(un1_period_cnt_cry_7),
	.S(un1_period_cnt_cry_7_S),
	.Y(un1_period_cnt_cry_7_Y),
	.B(period_cnt[7]),
	.C(GND),
	.D(GND),
	.A(period_reg[7]),
	.FCI(un1_period_cnt_cry_6)
);
defparam \G2.1.un1_period_cnt_cry_7 .INIT=20'h5AA55;
// @20:259
  ARI1 \G2.1.un1_period_cnt_cry_8  (
	.FCO(un1_period_cnt_cry_8),
	.S(un1_period_cnt_cry_8_S),
	.Y(un1_period_cnt_cry_8_Y),
	.B(period_cnt[8]),
	.C(GND),
	.D(GND),
	.A(period_reg[8]),
	.FCI(un1_period_cnt_cry_7)
);
defparam \G2.1.un1_period_cnt_cry_8 .INIT=20'h5AA55;
// @20:259
  ARI1 \G2.1.un1_period_cnt_cry_9  (
	.FCO(un1_period_cnt_cry_9),
	.S(un1_period_cnt_cry_9_S),
	.Y(un1_period_cnt_cry_9_Y),
	.B(period_cnt[9]),
	.C(GND),
	.D(GND),
	.A(period_reg[9]),
	.FCI(un1_period_cnt_cry_8)
);
defparam \G2.1.un1_period_cnt_cry_9 .INIT=20'h5AA55;
// @20:259
  ARI1 \G2.1.un1_period_cnt_cry_10  (
	.FCO(un1_period_cnt_cry_10),
	.S(un1_period_cnt_cry_10_S),
	.Y(un1_period_cnt_cry_10_Y),
	.B(period_cnt[10]),
	.C(GND),
	.D(GND),
	.A(period_reg[10]),
	.FCI(un1_period_cnt_cry_9)
);
defparam \G2.1.un1_period_cnt_cry_10 .INIT=20'h5AA55;
// @20:259
  ARI1 \G2.1.un1_period_cnt_cry_11  (
	.FCO(un1_period_cnt_cry_11),
	.S(un1_period_cnt_cry_11_S),
	.Y(un1_period_cnt_cry_11_Y),
	.B(period_cnt[11]),
	.C(GND),
	.D(GND),
	.A(period_reg[11]),
	.FCI(un1_period_cnt_cry_10)
);
defparam \G2.1.un1_period_cnt_cry_11 .INIT=20'h5AA55;
// @20:259
  ARI1 \G2.1.un1_period_cnt_cry_12  (
	.FCO(un1_period_cnt_cry_12),
	.S(un1_period_cnt_cry_12_S),
	.Y(un1_period_cnt_cry_12_Y),
	.B(period_cnt[12]),
	.C(GND),
	.D(GND),
	.A(period_reg[12]),
	.FCI(un1_period_cnt_cry_11)
);
defparam \G2.1.un1_period_cnt_cry_12 .INIT=20'h5AA55;
// @20:259
  ARI1 \G2.1.un1_period_cnt_cry_13  (
	.FCO(un1_period_cnt_cry_13),
	.S(un1_period_cnt_cry_13_S),
	.Y(un1_period_cnt_cry_13_Y),
	.B(period_cnt[13]),
	.C(GND),
	.D(GND),
	.A(period_reg[13]),
	.FCI(un1_period_cnt_cry_12)
);
defparam \G2.1.un1_period_cnt_cry_13 .INIT=20'h5AA55;
// @20:259
  ARI1 \G2.1.un1_period_cnt_cry_14  (
	.FCO(un1_period_cnt_cry_14),
	.S(un1_period_cnt_cry_14_S),
	.Y(un1_period_cnt_cry_14_Y),
	.B(period_cnt[14]),
	.C(GND),
	.D(GND),
	.A(period_reg[14]),
	.FCI(un1_period_cnt_cry_13)
);
defparam \G2.1.un1_period_cnt_cry_14 .INIT=20'h5AA55;
// @20:259
  ARI1 \G2.1.un1_period_cnt_cry_15  (
	.FCO(un1_period_cnt_cry_15),
	.S(un1_period_cnt_cry_15_S),
	.Y(un1_period_cnt_cry_15_Y),
	.B(period_cnt[15]),
	.C(GND),
	.D(GND),
	.A(period_reg[15]),
	.FCI(un1_period_cnt_cry_14)
);
defparam \G2.1.un1_period_cnt_cry_15 .INIT=20'h5AA55;
// @20:259
  ARI1 \G2.1.un1_period_cnt_cry_16  (
	.FCO(un1_period_cnt_cry_16),
	.S(un1_period_cnt_cry_16_S),
	.Y(un1_period_cnt_cry_16_Y),
	.B(period_cnt[16]),
	.C(GND),
	.D(GND),
	.A(period_reg[16]),
	.FCI(un1_period_cnt_cry_15)
);
defparam \G2.1.un1_period_cnt_cry_16 .INIT=20'h5AA55;
// @20:259
  ARI1 \G2.1.un1_period_cnt_cry_17  (
	.FCO(un1_period_cnt_cry_17),
	.S(un1_period_cnt_cry_17_S),
	.Y(un1_period_cnt_cry_17_Y),
	.B(period_cnt[17]),
	.C(GND),
	.D(GND),
	.A(period_reg[17]),
	.FCI(un1_period_cnt_cry_16)
);
defparam \G2.1.un1_period_cnt_cry_17 .INIT=20'h5AA55;
// @20:259
  ARI1 \G2.1.un1_period_cnt_cry_18  (
	.FCO(un1_period_cnt_cry_18),
	.S(un1_period_cnt_cry_18_S),
	.Y(un1_period_cnt_cry_18_Y),
	.B(period_cnt[18]),
	.C(GND),
	.D(GND),
	.A(period_reg[18]),
	.FCI(un1_period_cnt_cry_17)
);
defparam \G2.1.un1_period_cnt_cry_18 .INIT=20'h5AA55;
// @20:259
  ARI1 \G2.1.un1_period_cnt_cry_19  (
	.FCO(un1_period_cnt_cry_19),
	.S(un1_period_cnt_cry_19_S),
	.Y(un1_period_cnt_cry_19_Y),
	.B(period_cnt[19]),
	.C(GND),
	.D(GND),
	.A(period_reg[19]),
	.FCI(un1_period_cnt_cry_18)
);
defparam \G2.1.un1_period_cnt_cry_19 .INIT=20'h5AA55;
// @20:259
  ARI1 \G2.1.un1_period_cnt_cry_20  (
	.FCO(un1_period_cnt_cry_20),
	.S(un1_period_cnt_cry_20_S),
	.Y(un1_period_cnt_cry_20_Y),
	.B(period_cnt[20]),
	.C(GND),
	.D(GND),
	.A(period_reg[20]),
	.FCI(un1_period_cnt_cry_19)
);
defparam \G2.1.un1_period_cnt_cry_20 .INIT=20'h5AA55;
// @20:259
  ARI1 \G2.1.un1_period_cnt_cry_21  (
	.FCO(un1_period_cnt_cry_21),
	.S(un1_period_cnt_cry_21_S),
	.Y(un1_period_cnt_cry_21_Y),
	.B(period_cnt[21]),
	.C(GND),
	.D(GND),
	.A(period_reg[21]),
	.FCI(un1_period_cnt_cry_20)
);
defparam \G2.1.un1_period_cnt_cry_21 .INIT=20'h5AA55;
// @20:259
  ARI1 \G2.1.un1_period_cnt_cry_22  (
	.FCO(un1_period_cnt_cry_22),
	.S(un1_period_cnt_cry_22_S),
	.Y(un1_period_cnt_cry_22_Y),
	.B(period_cnt[22]),
	.C(GND),
	.D(GND),
	.A(period_reg[22]),
	.FCI(un1_period_cnt_cry_21)
);
defparam \G2.1.un1_period_cnt_cry_22 .INIT=20'h5AA55;
// @20:259
  ARI1 \G2.1.un1_period_cnt_cry_23  (
	.FCO(un1_period_cnt_cry_23),
	.S(un1_period_cnt_cry_23_S),
	.Y(un1_period_cnt_cry_23_Y),
	.B(period_cnt[23]),
	.C(GND),
	.D(GND),
	.A(period_reg[23]),
	.FCI(un1_period_cnt_cry_22)
);
defparam \G2.1.un1_period_cnt_cry_23 .INIT=20'h5AA55;
// @20:259
  ARI1 \G2.1.un1_period_cnt_cry_24  (
	.FCO(un1_period_cnt_cry_24),
	.S(un1_period_cnt_cry_24_S),
	.Y(un1_period_cnt_cry_24_Y),
	.B(period_cnt[24]),
	.C(GND),
	.D(GND),
	.A(period_reg[24]),
	.FCI(un1_period_cnt_cry_23)
);
defparam \G2.1.un1_period_cnt_cry_24 .INIT=20'h5AA55;
// @20:259
  ARI1 \G2.1.un1_period_cnt_cry_25  (
	.FCO(un1_period_cnt_cry_25),
	.S(un1_period_cnt_cry_25_S),
	.Y(un1_period_cnt_cry_25_Y),
	.B(period_cnt[25]),
	.C(GND),
	.D(GND),
	.A(period_reg[25]),
	.FCI(un1_period_cnt_cry_24)
);
defparam \G2.1.un1_period_cnt_cry_25 .INIT=20'h5AA55;
// @20:259
  ARI1 \G2.1.un1_period_cnt_cry_26  (
	.FCO(un1_period_cnt_cry_26),
	.S(un1_period_cnt_cry_26_S),
	.Y(un1_period_cnt_cry_26_Y),
	.B(period_cnt[26]),
	.C(GND),
	.D(GND),
	.A(period_reg[26]),
	.FCI(un1_period_cnt_cry_25)
);
defparam \G2.1.un1_period_cnt_cry_26 .INIT=20'h5AA55;
// @20:259
  ARI1 \G2.1.un1_period_cnt_cry_27  (
	.FCO(un1_period_cnt_cry_27),
	.S(un1_period_cnt_cry_27_S),
	.Y(un1_period_cnt_cry_27_Y),
	.B(period_cnt[27]),
	.C(GND),
	.D(GND),
	.A(period_reg[27]),
	.FCI(un1_period_cnt_cry_26)
);
defparam \G2.1.un1_period_cnt_cry_27 .INIT=20'h5AA55;
// @20:259
  ARI1 \G2.1.un1_period_cnt_cry_28  (
	.FCO(un1_period_cnt_cry_28),
	.S(un1_period_cnt_cry_28_S),
	.Y(un1_period_cnt_cry_28_Y),
	.B(period_cnt[28]),
	.C(GND),
	.D(GND),
	.A(period_reg[28]),
	.FCI(un1_period_cnt_cry_27)
);
defparam \G2.1.un1_period_cnt_cry_28 .INIT=20'h5AA55;
// @20:259
  ARI1 \G2.1.un1_period_cnt_cry_29  (
	.FCO(un1_period_cnt_cry_29),
	.S(un1_period_cnt_cry_29_S),
	.Y(un1_period_cnt_cry_29_Y),
	.B(period_cnt[29]),
	.C(GND),
	.D(GND),
	.A(period_reg[29]),
	.FCI(un1_period_cnt_cry_28)
);
defparam \G2.1.un1_period_cnt_cry_29 .INIT=20'h5AA55;
// @20:259
  ARI1 \G2.1.un1_period_cnt_cry_30  (
	.FCO(un1_period_cnt_cry_30),
	.S(un1_period_cnt_cry_30_S),
	.Y(un1_period_cnt_cry_30_Y),
	.B(period_cnt[30]),
	.C(GND),
	.D(GND),
	.A(period_reg[30]),
	.FCI(un1_period_cnt_cry_29)
);
defparam \G2.1.un1_period_cnt_cry_30 .INIT=20'h5AA55;
// @20:259
  ARI1 \G2.1.un1_period_cnt_cry_31  (
	.FCO(un1_period_cnt),
	.S(un1_period_cnt_cry_31_S),
	.Y(un1_period_cnt_cry_31_Y),
	.B(period_cnt[31]),
	.C(GND),
	.D(GND),
	.A(period_reg[31]),
	.FCI(un1_period_cnt_cry_30)
);
defparam \G2.1.un1_period_cnt_cry_31 .INIT=20'h5AA55;
// @20:185
  CFG4 PRDATA_regif_sn_m18_i (
	.A(CoreAPB3_C0_0_APBmslave0_PADDR[5]),
	.B(CoreAPB3_C0_0_APBmslave0_PADDR[7]),
	.C(PRDATA_regif_sn_m18_i_1_Z),
	.D(CoreAPB3_C0_0_APBmslave0_PADDR[6]),
	.Y(N_66)
);
defparam PRDATA_regif_sn_m18_i.INIT=16'hFFFE;
// @20:131
  CFG4 psh_period_reg_1_sqmuxa_rep1 (
	.A(CoreAPB3_C0_0_APBmslave0_PADDR[2]),
	.B(CoreAPB3_C0_0_APBmslave0_PADDR[3]),
	.C(psh_period_reg_1_sqmuxa_2_0),
	.D(sync_update_0_sqmuxa_1_Z),
	.Y(psh_period_reg_1_sqmuxa_rep1_Z)
);
defparam psh_period_reg_1_sqmuxa_rep1.INIT=16'h2000;
// @20:131
  CFG4 psh_period_reg_1_sqmuxa_fast (
	.A(CoreAPB3_C0_0_APBmslave0_PADDR[2]),
	.B(CoreAPB3_C0_0_APBmslave0_PADDR[3]),
	.C(psh_period_reg_1_sqmuxa_2_0),
	.D(sync_update_0_sqmuxa_1_Z),
	.Y(psh_period_reg_1_sqmuxa_fast_Z)
);
defparam psh_period_reg_1_sqmuxa_fast.INIT=16'h2000;
// @20:131
  CFG4 psh_prescale_reg_0_sqmuxa_rep1 (
	.A(CoreAPB3_C0_0_APBmslave0_PADDR[2]),
	.B(CoreAPB3_C0_0_APBmslave0_PADDR[3]),
	.C(psh_period_reg_1_sqmuxa_2_0),
	.D(sync_update_0_sqmuxa_1_Z),
	.Y(psh_prescale_reg_0_sqmuxa_rep1_Z)
);
defparam psh_prescale_reg_0_sqmuxa_rep1.INIT=16'h1000;
// @20:131
  CFG4 psh_prescale_reg_0_sqmuxa_fast (
	.A(CoreAPB3_C0_0_APBmslave0_PADDR[2]),
	.B(CoreAPB3_C0_0_APBmslave0_PADDR[3]),
	.C(psh_period_reg_1_sqmuxa_2_0),
	.D(sync_update_0_sqmuxa_1_Z),
	.Y(psh_prescale_reg_0_sqmuxa_fast_Z)
);
defparam psh_prescale_reg_0_sqmuxa_fast.INIT=16'h1000;
// @20:185
  CFG3 PRDATA_regif_sn_m18_i_1 (
	.A(CoreAPB3_C0_0_APBmslave0_PADDR[2]),
	.B(CoreAPB3_C0_0_APBmslave0_PADDR[3]),
	.C(CoreAPB3_C0_0_APBmslave0_PADDR[4]),
	.Y(PRDATA_regif_sn_m18_i_1_Z)
);
defparam PRDATA_regif_sn_m18_i_1.INIT=8'h5C;
// @20:1061
  CFG4 \PRDATA_regif_4[0]  (
	.A(PRDATA_regif_sn_m13_0_1z),
	.B(PRDATA_regif_4_1[0]),
	.C(N_269),
	.D(PRDATA_regif_sn_N_12),
	.Y(N_346)
);
defparam \PRDATA_regif_4[0] .INIT=16'hF2F0;
// @20:1061
  CFG3 \PRDATA_regif_4_1[0]  (
	.A(CoreAPB3_C0_0_APBmslave0_PADDR[4]),
	.B(sync_update_Z),
	.C(PWM_STRETCH[0]),
	.Y(PRDATA_regif_4_1[0])
);
defparam \PRDATA_regif_4_1[0] .INIT=8'h1B;
// @20:185
  CFG2 PRDATA_regif_sn_m13_0 (
	.A(CoreAPB3_C0_0_APBmslave0_PADDR[3]),
	.B(CoreAPB3_C0_0_APBmslave0_PADDR[7]),
	.Y(PRDATA_regif_sn_m13_0_1z)
);
defparam PRDATA_regif_sn_m13_0.INIT=4'h4;
// @20:131
  CFG2 psh_negedge_reg_1_sqmuxa_2_0_0 (
	.A(CoreAPB3_C0_0_APBmslave0_PADDR[5]),
	.B(CoreAPB3_C0_0_APBmslave0_PADDR[7]),
	.Y(psh_negedge_reg_1_sqmuxa_2_0_0_1z)
);
defparam psh_negedge_reg_1_sqmuxa_2_0_0.INIT=4'h1;
// @20:1061
  CFG2 PRDATA_regif_sn_m2 (
	.A(CoreAPB3_C0_0_APBmslave0_PADDR[6]),
	.B(CoreAPB3_C0_0_APBmslave0_PADDR[5]),
	.Y(PRDATA_regif_sn_N_3)
);
defparam PRDATA_regif_sn_m2.INIT=4'h1;
// @20:131
  CFG2 psh_negedge_reg_1_sqmuxa_1_2 (
	.A(CoreAPB3_C0_0_APBmslave0_PADDR[4]),
	.B(CoreAPB3_C0_0_APBmslave0_PADDR[6]),
	.Y(psh_negedge_reg_1_sqmuxa_2)
);
defparam psh_negedge_reg_1_sqmuxa_1_2.INIT=4'h2;
// @20:259
  CFG2 \G2.1.prescale_reg7  (
	.A(sync_pulse_1_cry_31_FCO),
	.B(un1_period_cnt),
	.Y(prescale_reg7)
);
defparam \G2.1.prescale_reg7 .INIT=4'h1;
// @20:1061
  CFG3 \PRDATA_regif_2[0]  (
	.A(pwm_negedge_reg[1]),
	.B(CoreAPB3_C0_0_APBmslave0_PADDR[3]),
	.C(pwm_negedge_reg[33]),
	.Y(N_279)
);
defparam \PRDATA_regif_2[0] .INIT=8'hE2;
// @20:1061
  CFG3 \PRDATA_regif_2[1]  (
	.A(pwm_negedge_reg[2]),
	.B(CoreAPB3_C0_0_APBmslave0_PADDR[3]),
	.C(pwm_negedge_reg[34]),
	.Y(N_280)
);
defparam \PRDATA_regif_2[1] .INIT=8'hE2;
// @20:1061
  CFG3 \PRDATA_regif_2[3]  (
	.A(pwm_negedge_reg[4]),
	.B(CoreAPB3_C0_0_APBmslave0_PADDR[3]),
	.C(pwm_negedge_reg[36]),
	.Y(N_282)
);
defparam \PRDATA_regif_2[3] .INIT=8'hE2;
// @20:1061
  CFG3 \PRDATA_regif_3[0]  (
	.A(period_reg[0]),
	.B(CoreAPB3_C0_0_APBmslave0_PADDR[2]),
	.C(prescale_reg[0]),
	.Y(N_313)
);
defparam \PRDATA_regif_3[0] .INIT=8'hB8;
// @20:1061
  CFG3 \PRDATA_regif_3[1]  (
	.A(period_reg[1]),
	.B(CoreAPB3_C0_0_APBmslave0_PADDR[2]),
	.C(prescale_reg[1]),
	.Y(N_314)
);
defparam \PRDATA_regif_3[1] .INIT=8'hB8;
// @20:1061
  CFG3 \PRDATA_regif_3[3]  (
	.A(period_reg[3]),
	.B(CoreAPB3_C0_0_APBmslave0_PADDR[2]),
	.C(prescale_reg[3]),
	.Y(N_316)
);
defparam \PRDATA_regif_3[3] .INIT=8'hB8;
// @20:1061
  CFG3 \PRDATA_regif_2[2]  (
	.A(pwm_negedge_reg[3]),
	.B(CoreAPB3_C0_0_APBmslave0_PADDR[3]),
	.C(pwm_negedge_reg[35]),
	.Y(N_281)
);
defparam \PRDATA_regif_2[2] .INIT=8'hE2;
// @20:1061
  CFG3 \PRDATA_regif_2[5]  (
	.A(pwm_negedge_reg[6]),
	.B(CoreAPB3_C0_0_APBmslave0_PADDR[3]),
	.C(pwm_negedge_reg[38]),
	.Y(N_284)
);
defparam \PRDATA_regif_2[5] .INIT=8'hE2;
// @20:1061
  CFG3 \PRDATA_regif_2[6]  (
	.A(pwm_negedge_reg[7]),
	.B(CoreAPB3_C0_0_APBmslave0_PADDR[3]),
	.C(pwm_negedge_reg[39]),
	.Y(N_285)
);
defparam \PRDATA_regif_2[6] .INIT=8'hE2;
// @20:1061
  CFG3 \PRDATA_regif_2[7]  (
	.A(pwm_negedge_reg[8]),
	.B(CoreAPB3_C0_0_APBmslave0_PADDR[3]),
	.C(pwm_negedge_reg[40]),
	.Y(N_286)
);
defparam \PRDATA_regif_2[7] .INIT=8'hE2;
// @20:1061
  CFG3 \PRDATA_regif_3[2]  (
	.A(period_reg[2]),
	.B(CoreAPB3_C0_0_APBmslave0_PADDR[2]),
	.C(prescale_reg[2]),
	.Y(N_315)
);
defparam \PRDATA_regif_3[2] .INIT=8'hB8;
// @20:1061
  CFG3 \PRDATA_regif_3[5]  (
	.A(period_reg[5]),
	.B(CoreAPB3_C0_0_APBmslave0_PADDR[2]),
	.C(prescale_reg[5]),
	.Y(N_318)
);
defparam \PRDATA_regif_3[5] .INIT=8'hB8;
// @20:1061
  CFG3 \PRDATA_regif_3[6]  (
	.A(period_reg[6]),
	.B(CoreAPB3_C0_0_APBmslave0_PADDR[2]),
	.C(prescale_reg[6]),
	.Y(N_319)
);
defparam \PRDATA_regif_3[6] .INIT=8'hB8;
// @20:1061
  CFG3 \PRDATA_regif_3[7]  (
	.A(period_reg[7]),
	.B(CoreAPB3_C0_0_APBmslave0_PADDR[2]),
	.C(prescale_reg[7]),
	.Y(N_320)
);
defparam \PRDATA_regif_3[7] .INIT=8'hB8;
// @20:1061
  CFG3 \PRDATA_regif_2[10]  (
	.A(pwm_negedge_reg[11]),
	.B(CoreAPB3_C0_0_APBmslave0_PADDR[3]),
	.C(pwm_negedge_reg[43]),
	.Y(N_289)
);
defparam \PRDATA_regif_2[10] .INIT=8'hE2;
// @20:1061
  CFG3 \PRDATA_regif_2[11]  (
	.A(pwm_negedge_reg[12]),
	.B(CoreAPB3_C0_0_APBmslave0_PADDR[3]),
	.C(pwm_negedge_reg[44]),
	.Y(N_290)
);
defparam \PRDATA_regif_2[11] .INIT=8'hE2;
// @20:1061
  CFG3 \PRDATA_regif_2[12]  (
	.A(pwm_negedge_reg[13]),
	.B(CoreAPB3_C0_0_APBmslave0_PADDR[3]),
	.C(pwm_negedge_reg[45]),
	.Y(N_291)
);
defparam \PRDATA_regif_2[12] .INIT=8'hE2;
// @20:1061
  CFG3 \PRDATA_regif_2[13]  (
	.A(pwm_negedge_reg[14]),
	.B(CoreAPB3_C0_0_APBmslave0_PADDR[3]),
	.C(pwm_negedge_reg[46]),
	.Y(N_292)
);
defparam \PRDATA_regif_2[13] .INIT=8'hE2;
// @20:1061
  CFG3 \PRDATA_regif_2[14]  (
	.A(pwm_negedge_reg[15]),
	.B(CoreAPB3_C0_0_APBmslave0_PADDR[3]),
	.C(pwm_negedge_reg[47]),
	.Y(N_293)
);
defparam \PRDATA_regif_2[14] .INIT=8'hE2;
// @20:1061
  CFG3 \PRDATA_regif_2[15]  (
	.A(pwm_negedge_reg[16]),
	.B(CoreAPB3_C0_0_APBmslave0_PADDR[3]),
	.C(pwm_negedge_reg[48]),
	.Y(N_294)
);
defparam \PRDATA_regif_2[15] .INIT=8'hE2;
// @20:1061
  CFG3 \PRDATA_regif_3[10]  (
	.A(period_reg[10]),
	.B(CoreAPB3_C0_0_APBmslave0_PADDR[2]),
	.C(prescale_reg[10]),
	.Y(N_323)
);
defparam \PRDATA_regif_3[10] .INIT=8'hB8;
// @20:1061
  CFG3 \PRDATA_regif_3[11]  (
	.A(period_reg[11]),
	.B(CoreAPB3_C0_0_APBmslave0_PADDR[2]),
	.C(prescale_reg[11]),
	.Y(N_324)
);
defparam \PRDATA_regif_3[11] .INIT=8'hB8;
// @20:1061
  CFG3 \PRDATA_regif_3[12]  (
	.A(period_reg[12]),
	.B(CoreAPB3_C0_0_APBmslave0_PADDR[2]),
	.C(prescale_reg[12]),
	.Y(N_325)
);
defparam \PRDATA_regif_3[12] .INIT=8'hB8;
// @20:1061
  CFG3 \PRDATA_regif_3[13]  (
	.A(period_reg[13]),
	.B(CoreAPB3_C0_0_APBmslave0_PADDR[2]),
	.C(prescale_reg[13]),
	.Y(N_326)
);
defparam \PRDATA_regif_3[13] .INIT=8'hB8;
// @20:1061
  CFG3 \PRDATA_regif_3[14]  (
	.A(period_reg[14]),
	.B(CoreAPB3_C0_0_APBmslave0_PADDR[2]),
	.C(prescale_reg[14]),
	.Y(N_327)
);
defparam \PRDATA_regif_3[14] .INIT=8'hB8;
// @20:1061
  CFG3 \PRDATA_regif_3[15]  (
	.A(period_reg[15]),
	.B(CoreAPB3_C0_0_APBmslave0_PADDR[2]),
	.C(prescale_reg[15]),
	.Y(N_328)
);
defparam \PRDATA_regif_3[15] .INIT=8'hB8;
// @20:1061
  CFG3 \PRDATA_regif_2[18]  (
	.A(pwm_negedge_reg[19]),
	.B(CoreAPB3_C0_0_APBmslave0_PADDR[3]),
	.C(pwm_negedge_reg[51]),
	.Y(N_297)
);
defparam \PRDATA_regif_2[18] .INIT=8'hE2;
// @20:1061
  CFG3 \PRDATA_regif_2[19]  (
	.A(pwm_negedge_reg[20]),
	.B(CoreAPB3_C0_0_APBmslave0_PADDR[3]),
	.C(pwm_negedge_reg[52]),
	.Y(N_298)
);
defparam \PRDATA_regif_2[19] .INIT=8'hE2;
// @20:1061
  CFG3 \PRDATA_regif_3[18]  (
	.A(period_reg[18]),
	.B(CoreAPB3_C0_0_APBmslave0_PADDR[2]),
	.C(prescale_reg[18]),
	.Y(N_331)
);
defparam \PRDATA_regif_3[18] .INIT=8'hB8;
// @20:1061
  CFG3 \PRDATA_regif_3[19]  (
	.A(period_reg[19]),
	.B(CoreAPB3_C0_0_APBmslave0_PADDR[2]),
	.C(prescale_reg[19]),
	.Y(N_332)
);
defparam \PRDATA_regif_3[19] .INIT=8'hB8;
// @20:1061
  CFG3 \PRDATA_regif_2[24]  (
	.A(pwm_negedge_reg[25]),
	.B(CoreAPB3_C0_0_APBmslave0_PADDR[3]),
	.C(pwm_negedge_reg[57]),
	.Y(N_303)
);
defparam \PRDATA_regif_2[24] .INIT=8'hE2;
// @20:1061
  CFG3 \PRDATA_regif_2[25]  (
	.A(pwm_negedge_reg[26]),
	.B(CoreAPB3_C0_0_APBmslave0_PADDR[3]),
	.C(pwm_negedge_reg[58]),
	.Y(N_304)
);
defparam \PRDATA_regif_2[25] .INIT=8'hE2;
// @20:1061
  CFG3 \PRDATA_regif_3[24]  (
	.A(period_reg[24]),
	.B(CoreAPB3_C0_0_APBmslave0_PADDR[2]),
	.C(prescale_reg[24]),
	.Y(N_337)
);
defparam \PRDATA_regif_3[24] .INIT=8'hB8;
// @20:1061
  CFG3 \PRDATA_regif_3[25]  (
	.A(period_reg[25]),
	.B(CoreAPB3_C0_0_APBmslave0_PADDR[2]),
	.C(prescale_reg[25]),
	.Y(N_338)
);
defparam \PRDATA_regif_3[25] .INIT=8'hB8;
// @20:1061
  CFG3 \PRDATA_regif_2_i_m3[16]  (
	.A(pwm_negedge_reg[17]),
	.B(CoreAPB3_C0_0_APBmslave0_PADDR[3]),
	.C(pwm_negedge_reg[49]),
	.Y(N_109)
);
defparam \PRDATA_regif_2_i_m3[16] .INIT=8'hE2;
// @20:1061
  CFG3 \PRDATA_regif_2_i_m3[17]  (
	.A(pwm_negedge_reg[18]),
	.B(CoreAPB3_C0_0_APBmslave0_PADDR[3]),
	.C(pwm_negedge_reg[50]),
	.Y(N_108)
);
defparam \PRDATA_regif_2_i_m3[17] .INIT=8'hE2;
// @20:1061
  CFG3 \PRDATA_regif_2_i_m3[20]  (
	.A(pwm_negedge_reg[21]),
	.B(CoreAPB3_C0_0_APBmslave0_PADDR[3]),
	.C(pwm_negedge_reg[53]),
	.Y(N_107)
);
defparam \PRDATA_regif_2_i_m3[20] .INIT=8'hE2;
// @20:1061
  CFG3 \PRDATA_regif_2_i_m3[21]  (
	.A(pwm_negedge_reg[22]),
	.B(CoreAPB3_C0_0_APBmslave0_PADDR[3]),
	.C(pwm_negedge_reg[54]),
	.Y(N_106)
);
defparam \PRDATA_regif_2_i_m3[21] .INIT=8'hE2;
// @20:1061
  CFG3 \PRDATA_regif_2_i_m3[29]  (
	.A(pwm_negedge_reg[30]),
	.B(CoreAPB3_C0_0_APBmslave0_PADDR[3]),
	.C(pwm_negedge_reg[62]),
	.Y(N_105)
);
defparam \PRDATA_regif_2_i_m3[29] .INIT=8'hE2;
// @20:1061
  CFG3 \PRDATA_regif_2_i_m3[30]  (
	.A(pwm_negedge_reg[31]),
	.B(CoreAPB3_C0_0_APBmslave0_PADDR[3]),
	.C(pwm_negedge_reg[63]),
	.Y(N_104)
);
defparam \PRDATA_regif_2_i_m3[30] .INIT=8'hE2;
// @20:1061
  CFG3 \PRDATA_regif_2_i_m3[31]  (
	.A(pwm_negedge_reg[32]),
	.B(CoreAPB3_C0_0_APBmslave0_PADDR[3]),
	.C(pwm_negedge_reg[64]),
	.Y(N_103)
);
defparam \PRDATA_regif_2_i_m3[31] .INIT=8'hE2;
// @20:185
  CFG3 PRDATA_regif_sn_m18_i_m3 (
	.A(CoreAPB3_C0_0_APBmslave0_PADDR[2]),
	.B(CoreAPB3_C0_0_APBmslave0_PADDR[3]),
	.C(CoreAPB3_C0_0_APBmslave0_PADDR[4]),
	.Y(N_83)
);
defparam PRDATA_regif_sn_m18_i_m3.INIT=8'hA3;
// @20:1061
  CFG3 \PRDATA_regif_2[22]  (
	.A(pwm_negedge_reg[23]),
	.B(CoreAPB3_C0_0_APBmslave0_PADDR[3]),
	.C(pwm_negedge_reg[55]),
	.Y(N_301)
);
defparam \PRDATA_regif_2[22] .INIT=8'hE2;
// @20:1061
  CFG3 \PRDATA_regif_2[23]  (
	.A(pwm_negedge_reg[24]),
	.B(CoreAPB3_C0_0_APBmslave0_PADDR[3]),
	.C(pwm_negedge_reg[56]),
	.Y(N_302)
);
defparam \PRDATA_regif_2[23] .INIT=8'hE2;
// @20:1061
  CFG3 \PRDATA_regif_3[22]  (
	.A(period_reg[22]),
	.B(CoreAPB3_C0_0_APBmslave0_PADDR[2]),
	.C(prescale_reg[22]),
	.Y(N_335)
);
defparam \PRDATA_regif_3[22] .INIT=8'hB8;
// @20:1061
  CFG3 \PRDATA_regif_3[23]  (
	.A(period_reg[23]),
	.B(CoreAPB3_C0_0_APBmslave0_PADDR[2]),
	.C(prescale_reg[23]),
	.Y(N_336)
);
defparam \PRDATA_regif_3[23] .INIT=8'hB8;
// @20:1061
  CFG3 \PRDATA_regif_2[26]  (
	.A(pwm_negedge_reg[27]),
	.B(CoreAPB3_C0_0_APBmslave0_PADDR[3]),
	.C(pwm_negedge_reg[59]),
	.Y(N_305)
);
defparam \PRDATA_regif_2[26] .INIT=8'hE2;
// @20:1061
  CFG3 \PRDATA_regif_2[27]  (
	.A(pwm_negedge_reg[28]),
	.B(CoreAPB3_C0_0_APBmslave0_PADDR[3]),
	.C(pwm_negedge_reg[60]),
	.Y(N_306)
);
defparam \PRDATA_regif_2[27] .INIT=8'hE2;
// @20:1061
  CFG3 \PRDATA_regif_2[28]  (
	.A(pwm_negedge_reg[29]),
	.B(CoreAPB3_C0_0_APBmslave0_PADDR[3]),
	.C(pwm_negedge_reg[61]),
	.Y(N_307)
);
defparam \PRDATA_regif_2[28] .INIT=8'hE2;
// @20:1061
  CFG3 \PRDATA_regif_3[26]  (
	.A(period_reg[26]),
	.B(CoreAPB3_C0_0_APBmslave0_PADDR[2]),
	.C(prescale_reg[26]),
	.Y(N_339)
);
defparam \PRDATA_regif_3[26] .INIT=8'hB8;
// @20:1061
  CFG3 \PRDATA_regif_3[27]  (
	.A(period_reg[27]),
	.B(CoreAPB3_C0_0_APBmslave0_PADDR[2]),
	.C(prescale_reg[27]),
	.Y(N_340)
);
defparam \PRDATA_regif_3[27] .INIT=8'hB8;
// @20:1061
  CFG3 \PRDATA_regif_3[28]  (
	.A(period_reg[28]),
	.B(CoreAPB3_C0_0_APBmslave0_PADDR[2]),
	.C(prescale_reg[28]),
	.Y(N_341)
);
defparam \PRDATA_regif_3[28] .INIT=8'hB8;
// @20:1061
  CFG3 \PRDATA_regif_3[29]  (
	.A(period_reg[29]),
	.B(CoreAPB3_C0_0_APBmslave0_PADDR[2]),
	.C(prescale_reg[29]),
	.Y(N_342)
);
defparam \PRDATA_regif_3[29] .INIT=8'hB8;
// @20:1061
  CFG3 \PRDATA_regif_2[4]  (
	.A(pwm_negedge_reg[5]),
	.B(CoreAPB3_C0_0_APBmslave0_PADDR[3]),
	.C(pwm_negedge_reg[37]),
	.Y(N_283)
);
defparam \PRDATA_regif_2[4] .INIT=8'hE2;
// @20:1061
  CFG3 \PRDATA_regif_2[8]  (
	.A(pwm_negedge_reg[9]),
	.B(CoreAPB3_C0_0_APBmslave0_PADDR[3]),
	.C(pwm_negedge_reg[41]),
	.Y(N_287)
);
defparam \PRDATA_regif_2[8] .INIT=8'hE2;
// @20:1061
  CFG3 \PRDATA_regif_2[9]  (
	.A(pwm_negedge_reg[10]),
	.B(CoreAPB3_C0_0_APBmslave0_PADDR[3]),
	.C(pwm_negedge_reg[42]),
	.Y(N_288)
);
defparam \PRDATA_regif_2[9] .INIT=8'hE2;
// @20:1061
  CFG3 \PRDATA_regif_3[4]  (
	.A(period_reg[4]),
	.B(CoreAPB3_C0_0_APBmslave0_PADDR[2]),
	.C(prescale_reg[4]),
	.Y(N_317)
);
defparam \PRDATA_regif_3[4] .INIT=8'hB8;
// @20:1061
  CFG3 \PRDATA_regif_3[8]  (
	.A(period_reg[8]),
	.B(CoreAPB3_C0_0_APBmslave0_PADDR[2]),
	.C(prescale_reg[8]),
	.Y(N_321)
);
defparam \PRDATA_regif_3[8] .INIT=8'hB8;
// @20:1061
  CFG3 \PRDATA_regif_3[9]  (
	.A(period_reg[9]),
	.B(CoreAPB3_C0_0_APBmslave0_PADDR[2]),
	.C(prescale_reg[9]),
	.Y(N_322)
);
defparam \PRDATA_regif_3[9] .INIT=8'hB8;
// @20:162
  CFG3 sync_update_0_sqmuxa_1_0 (
	.A(CoreAPB3_C0_0_APBmslave0_PADDR[6]),
	.B(CoreAPB3_C0_0_APBmslave0_PADDR[7]),
	.C(CoreAPB3_C0_0_APBmslave0_PADDR[5]),
	.Y(sync_update_0_sqmuxa_1_1)
);
defparam sync_update_0_sqmuxa_1_0.INIT=8'h80;
// @20:137
  CFG3 PRDATA_regif_sn_m6_1 (
	.A(CoreAPB3_C0_0_APBmslave0_PADDR[4]),
	.B(CoreAPB3_C0_0_APBmslave0_PADDR[7]),
	.C(CoreAPB3_C0_0_APBmslave0_PADDR[3]),
	.Y(PRDATA_regif_sn_m6_1_Z)
);
defparam PRDATA_regif_sn_m6_1.INIT=8'h10;
// @20:131
  CFG3 psh_enable_reg1_1_sqmuxa_2_0 (
	.A(CoreAPB3_C0_0_APBmslave0_PADDR[6]),
	.B(CoreAPB3_C0_0_APBmslave0_PADDR[7]),
	.C(CoreAPB3_C0_0_APBmslave0_PADDR[5]),
	.Y(psh_period_reg_1_sqmuxa_2_0)
);
defparam psh_enable_reg1_1_sqmuxa_2_0.INIT=8'h01;
// @20:131
  CFG4 psh_negedge_reg_1_sqmuxa_2_0 (
	.A(CoreAPB3_C0_0_APBmslave0_PWRITE),
	.B(CoreAPB3_C0_0_APBmslave0_PENABLE),
	.C(psh_negedge_reg_1_sqmuxa_2_0_0_1z),
	.D(CoreAPB3_C0_0_APBmslave0_PSELx),
	.Y(psh_negedge_reg_1_sqmuxa_2_0_Z)
);
defparam psh_negedge_reg_1_sqmuxa_2_0.INIT=16'h8000;
// @20:1061
  CFG3 \PRDATA_regif_5[0]  (
	.A(CoreAPB3_C0_0_APBmslave0_PADDR[4]),
	.B(N_313),
	.C(N_279),
	.Y(N_354)
);
defparam \PRDATA_regif_5[0] .INIT=8'hE4;
// @20:1061
  CFG3 \PRDATA_regif_5[1]  (
	.A(CoreAPB3_C0_0_APBmslave0_PADDR[4]),
	.B(N_314),
	.C(N_280),
	.Y(N_355)
);
defparam \PRDATA_regif_5[1] .INIT=8'hE4;
// @20:1061
  CFG3 \PRDATA_regif_5[8]  (
	.A(CoreAPB3_C0_0_APBmslave0_PADDR[4]),
	.B(N_321),
	.C(N_287),
	.Y(N_362)
);
defparam \PRDATA_regif_5[8] .INIT=8'hE4;
// @20:1061
  CFG3 \PRDATA_regif_5[9]  (
	.A(CoreAPB3_C0_0_APBmslave0_PADDR[4]),
	.B(N_322),
	.C(N_288),
	.Y(N_363)
);
defparam \PRDATA_regif_5[9] .INIT=8'hE4;
// @20:162
  CFG4 sync_update_0_sqmuxa_1 (
	.A(CoreAPB3_C0_0_APBmslave0_PWRITE),
	.B(CoreAPB3_C0_0_APBmslave0_PENABLE),
	.C(CoreAPB3_C0_0_APBmslave0_PADDR[4]),
	.D(CoreAPB3_C0_0_APBmslave0_PSELx),
	.Y(sync_update_0_sqmuxa_1_Z)
);
defparam sync_update_0_sqmuxa_1.INIT=16'h0800;
// @20:185
  CFG4 PRDATA_regif_sn_m11 (
	.A(CoreAPB3_C0_0_APBmslave0_PADDR[5]),
	.B(CoreAPB3_C0_0_APBmslave0_PADDR[6]),
	.C(CoreAPB3_C0_0_APBmslave0_PADDR[2]),
	.D(CoreAPB3_C0_0_APBmslave0_PADDR[4]),
	.Y(PRDATA_regif_sn_N_12)
);
defparam PRDATA_regif_sn_m11.INIT=16'h0180;
// @20:131
  CFG4 psh_enable_reg1_1_sqmuxa (
	.A(CoreAPB3_C0_0_APBmslave0_PADDR[2]),
	.B(CoreAPB3_C0_0_APBmslave0_PADDR[3]),
	.C(psh_period_reg_1_sqmuxa_2_0),
	.D(sync_update_0_sqmuxa_1_Z),
	.Y(psh_enable_reg1_1_sqmuxa_Z)
);
defparam psh_enable_reg1_1_sqmuxa.INIT=16'h4000;
// @20:131
  CFG4 psh_negedge_reg_1_sqmuxa (
	.A(CoreAPB3_C0_0_APBmslave0_PADDR[2]),
	.B(CoreAPB3_C0_0_APBmslave0_PADDR[3]),
	.C(psh_negedge_reg_1_sqmuxa_2),
	.D(psh_negedge_reg_1_sqmuxa_2_0_Z),
	.Y(psh_negedge_reg_1_sqmuxa_Z)
);
defparam psh_negedge_reg_1_sqmuxa.INIT=16'h8000;
// @20:131
  CFG4 psh_negedge_reg_1_sqmuxa_1 (
	.A(CoreAPB3_C0_0_APBmslave0_PADDR[2]),
	.B(CoreAPB3_C0_0_APBmslave0_PADDR[3]),
	.C(psh_negedge_reg_1_sqmuxa_2),
	.D(psh_negedge_reg_1_sqmuxa_2_0_Z),
	.Y(psh_negedge_reg_1_sqmuxa_1_Z)
);
defparam psh_negedge_reg_1_sqmuxa_1.INIT=16'h2000;
// @20:131
  CFG4 psh_prescale_reg_0_sqmuxa (
	.A(CoreAPB3_C0_0_APBmslave0_PADDR[2]),
	.B(CoreAPB3_C0_0_APBmslave0_PADDR[3]),
	.C(psh_period_reg_1_sqmuxa_2_0),
	.D(sync_update_0_sqmuxa_1_Z),
	.Y(psh_prescale_reg_0_sqmuxa_Z)
);
defparam psh_prescale_reg_0_sqmuxa.INIT=16'h1000;
// @20:1061
  CFG4 \PRDATA_regif_1[1]  (
	.A(pwm_enable_reg[2]),
	.B(CoreAPB3_C0_0_APBmslave0_PADDR[2]),
	.C(PRDATA_regif_sn_N_3),
	.D(PRDATA_regif_sn_m6_1_Z),
	.Y(N_270)
);
defparam \PRDATA_regif_1[1] .INIT=16'h2000;
// @20:1061
  CFG4 \PRDATA_regif[3]  (
	.A(CoreAPB3_C0_0_APBmslave0_PADDR[4]),
	.B(N_316),
	.C(N_282),
	.D(N_66),
	.Y(CoreAPB3_C0_0_APBmslave0_PRDATA[3])
);
defparam \PRDATA_regif[3] .INIT=16'h00E4;
// @20:1061
  CFG4 \PRDATA_regif_1[0]  (
	.A(pwm_enable_reg[1]),
	.B(CoreAPB3_C0_0_APBmslave0_PADDR[2]),
	.C(PRDATA_regif_sn_N_3),
	.D(PRDATA_regif_sn_m6_1_Z),
	.Y(N_269)
);
defparam \PRDATA_regif_1[0] .INIT=16'h2000;
// @20:1061
  CFG4 \PRDATA_regif[2]  (
	.A(CoreAPB3_C0_0_APBmslave0_PADDR[4]),
	.B(N_315),
	.C(N_281),
	.D(N_66),
	.Y(CoreAPB3_C0_0_APBmslave0_PRDATA[2])
);
defparam \PRDATA_regif[2] .INIT=16'h00E4;
// @20:1061
  CFG4 \PRDATA_regif[5]  (
	.A(CoreAPB3_C0_0_APBmslave0_PADDR[4]),
	.B(N_318),
	.C(N_284),
	.D(N_66),
	.Y(CoreAPB3_C0_0_APBmslave0_PRDATA[5])
);
defparam \PRDATA_regif[5] .INIT=16'h00E4;
// @20:1061
  CFG4 \PRDATA_regif[6]  (
	.A(CoreAPB3_C0_0_APBmslave0_PADDR[4]),
	.B(N_319),
	.C(N_285),
	.D(N_66),
	.Y(CoreAPB3_C0_0_APBmslave0_PRDATA[6])
);
defparam \PRDATA_regif[6] .INIT=16'h00E4;
// @20:1061
  CFG4 \PRDATA_regif[7]  (
	.A(CoreAPB3_C0_0_APBmslave0_PADDR[4]),
	.B(N_320),
	.C(N_286),
	.D(N_66),
	.Y(CoreAPB3_C0_0_APBmslave0_PRDATA[7])
);
defparam \PRDATA_regif[7] .INIT=16'h00E4;
// @20:1061
  CFG4 \PRDATA_regif[4]  (
	.A(CoreAPB3_C0_0_APBmslave0_PADDR[4]),
	.B(N_317),
	.C(N_283),
	.D(N_66),
	.Y(CoreAPB3_C0_0_APBmslave0_PRDATA[4])
);
defparam \PRDATA_regif[4] .INIT=16'h00E4;
// @20:1061
  CFG4 \PRDATA_regif_d[1]  (
	.A(CoreAPB3_C0_0_APBmslave0_PADDR[4]),
	.B(PWM_STRETCH[1]),
	.C(N_66),
	.D(N_355),
	.Y(PRDATA_regif_d_0)
);
defparam \PRDATA_regif_d[1] .INIT=16'h8F80;
// @20:162
  CFG4 sync_update_0_sqmuxa (
	.A(CoreAPB3_C0_0_APBmslave0_PADDR[3]),
	.B(CoreAPB3_C0_0_APBmslave0_PADDR[2]),
	.C(sync_update_0_sqmuxa_1_Z),
	.D(sync_update_0_sqmuxa_1_1),
	.Y(sync_update_0_sqmuxa_Z)
);
defparam sync_update_0_sqmuxa.INIT=16'h4000;
// @20:131
  CFG4 psh_period_reg_1_sqmuxa (
	.A(CoreAPB3_C0_0_APBmslave0_PADDR[2]),
	.B(CoreAPB3_C0_0_APBmslave0_PADDR[3]),
	.C(psh_period_reg_1_sqmuxa_2_0),
	.D(sync_update_0_sqmuxa_1_Z),
	.Y(psh_period_reg_1_sqmuxa_Z)
);
defparam psh_period_reg_1_sqmuxa.INIT=16'h2000;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* corepwm_reg_if */

module corepwm_timebase (
  period_reg,
  prescale_reg,
  period_cnt,
  sync_pulse_1_cry_31_FCO,
  Connection_system_sb_0_FIC_0_CLK,
  ETH_NRESET_c
)
;
input [31:0] period_reg ;
input [31:0] prescale_reg ;
output [31:0] period_cnt ;
output sync_pulse_1_cry_31_FCO ;
input Connection_system_sb_0_FIC_0_CLK ;
input ETH_NRESET_c ;
wire sync_pulse_1_cry_31_FCO ;
wire Connection_system_sb_0_FIC_0_CLK ;
wire ETH_NRESET_c ;
wire [31:0] period_cnt_int_s;
wire [31:0] prescale_cnt;
wire [31:0] prescale_cnt_s;
wire [0:0] period_cnt_int_cry_cy_S;
wire [0:0] period_cnt_int_cry_cy_Y;
wire [30:0] period_cnt_int_cry;
wire [30:0] period_cnt_int_cry_Y;
wire [31:31] period_cnt_int_s_FCO;
wire [31:31] period_cnt_int_s_Y;
wire [15:0] un17_prescale_cnt_0_data_tmp;
wire [30:0] prescale_cnt_cry;
wire [30:0] prescale_cnt_cry_Y;
wire [31:31] prescale_cnt_s_FCO;
wire [31:31] prescale_cnt_s_Y;
wire VCC ;
wire period_cnt_inte ;
wire GND ;
wire period_cnt_int_cry_cy ;
wire un1_period_cnt_int_cry_31_Z ;
wire sync_pulse_1_cry_0_Z ;
wire sync_pulse_1_cry_0_S ;
wire sync_pulse_1_cry_0_Y ;
wire sync_pulse_1_cry_1_Z ;
wire sync_pulse_1_cry_1_S ;
wire sync_pulse_1_cry_1_Y ;
wire sync_pulse_1_cry_2_Z ;
wire sync_pulse_1_cry_2_S ;
wire sync_pulse_1_cry_2_Y ;
wire sync_pulse_1_cry_3_Z ;
wire sync_pulse_1_cry_3_S ;
wire sync_pulse_1_cry_3_Y ;
wire sync_pulse_1_cry_4_Z ;
wire sync_pulse_1_cry_4_S ;
wire sync_pulse_1_cry_4_Y ;
wire sync_pulse_1_cry_5_Z ;
wire sync_pulse_1_cry_5_S ;
wire sync_pulse_1_cry_5_Y ;
wire sync_pulse_1_cry_6_Z ;
wire sync_pulse_1_cry_6_S ;
wire sync_pulse_1_cry_6_Y ;
wire sync_pulse_1_cry_7_Z ;
wire sync_pulse_1_cry_7_S ;
wire sync_pulse_1_cry_7_Y ;
wire sync_pulse_1_cry_8_Z ;
wire sync_pulse_1_cry_8_S ;
wire sync_pulse_1_cry_8_Y ;
wire sync_pulse_1_cry_9_Z ;
wire sync_pulse_1_cry_9_S ;
wire sync_pulse_1_cry_9_Y ;
wire sync_pulse_1_cry_10_Z ;
wire sync_pulse_1_cry_10_S ;
wire sync_pulse_1_cry_10_Y ;
wire sync_pulse_1_cry_11_Z ;
wire sync_pulse_1_cry_11_S ;
wire sync_pulse_1_cry_11_Y ;
wire sync_pulse_1_cry_12_Z ;
wire sync_pulse_1_cry_12_S ;
wire sync_pulse_1_cry_12_Y ;
wire sync_pulse_1_cry_13_Z ;
wire sync_pulse_1_cry_13_S ;
wire sync_pulse_1_cry_13_Y ;
wire sync_pulse_1_cry_14_Z ;
wire sync_pulse_1_cry_14_S ;
wire sync_pulse_1_cry_14_Y ;
wire sync_pulse_1_cry_15_Z ;
wire sync_pulse_1_cry_15_S ;
wire sync_pulse_1_cry_15_Y ;
wire sync_pulse_1_cry_16_Z ;
wire sync_pulse_1_cry_16_S ;
wire sync_pulse_1_cry_16_Y ;
wire sync_pulse_1_cry_17_Z ;
wire sync_pulse_1_cry_17_S ;
wire sync_pulse_1_cry_17_Y ;
wire sync_pulse_1_cry_18_Z ;
wire sync_pulse_1_cry_18_S ;
wire sync_pulse_1_cry_18_Y ;
wire sync_pulse_1_cry_19_Z ;
wire sync_pulse_1_cry_19_S ;
wire sync_pulse_1_cry_19_Y ;
wire sync_pulse_1_cry_20_Z ;
wire sync_pulse_1_cry_20_S ;
wire sync_pulse_1_cry_20_Y ;
wire sync_pulse_1_cry_21_Z ;
wire sync_pulse_1_cry_21_S ;
wire sync_pulse_1_cry_21_Y ;
wire sync_pulse_1_cry_22_Z ;
wire sync_pulse_1_cry_22_S ;
wire sync_pulse_1_cry_22_Y ;
wire sync_pulse_1_cry_23_Z ;
wire sync_pulse_1_cry_23_S ;
wire sync_pulse_1_cry_23_Y ;
wire sync_pulse_1_cry_24_Z ;
wire sync_pulse_1_cry_24_S ;
wire sync_pulse_1_cry_24_Y ;
wire sync_pulse_1_cry_25_Z ;
wire sync_pulse_1_cry_25_S ;
wire sync_pulse_1_cry_25_Y ;
wire sync_pulse_1_cry_26_Z ;
wire sync_pulse_1_cry_26_S ;
wire sync_pulse_1_cry_26_Y ;
wire sync_pulse_1_cry_27_Z ;
wire sync_pulse_1_cry_27_S ;
wire sync_pulse_1_cry_27_Y ;
wire sync_pulse_1_cry_28_Z ;
wire sync_pulse_1_cry_28_S ;
wire sync_pulse_1_cry_28_Y ;
wire sync_pulse_1_cry_29_Z ;
wire sync_pulse_1_cry_29_S ;
wire sync_pulse_1_cry_29_Y ;
wire sync_pulse_1_cry_30_Z ;
wire sync_pulse_1_cry_30_S ;
wire sync_pulse_1_cry_30_Y ;
wire sync_pulse_1_cry_31_S ;
wire sync_pulse_1_cry_31_Y ;
wire un1_period_cnt_int_cry_0_Z ;
wire un1_period_cnt_int_cry_0_S ;
wire un1_period_cnt_int_cry_0_Y ;
wire un1_period_cnt_int_cry_1_Z ;
wire un1_period_cnt_int_cry_1_S ;
wire un1_period_cnt_int_cry_1_Y ;
wire un1_period_cnt_int_cry_2_Z ;
wire un1_period_cnt_int_cry_2_S ;
wire un1_period_cnt_int_cry_2_Y ;
wire un1_period_cnt_int_cry_3_Z ;
wire un1_period_cnt_int_cry_3_S ;
wire un1_period_cnt_int_cry_3_Y ;
wire un1_period_cnt_int_cry_4_Z ;
wire un1_period_cnt_int_cry_4_S ;
wire un1_period_cnt_int_cry_4_Y ;
wire un1_period_cnt_int_cry_5_Z ;
wire un1_period_cnt_int_cry_5_S ;
wire un1_period_cnt_int_cry_5_Y ;
wire un1_period_cnt_int_cry_6_Z ;
wire un1_period_cnt_int_cry_6_S ;
wire un1_period_cnt_int_cry_6_Y ;
wire un1_period_cnt_int_cry_7_Z ;
wire un1_period_cnt_int_cry_7_S ;
wire un1_period_cnt_int_cry_7_Y ;
wire un1_period_cnt_int_cry_8_Z ;
wire un1_period_cnt_int_cry_8_S ;
wire un1_period_cnt_int_cry_8_Y ;
wire un1_period_cnt_int_cry_9_Z ;
wire un1_period_cnt_int_cry_9_S ;
wire un1_period_cnt_int_cry_9_Y ;
wire un1_period_cnt_int_cry_10_Z ;
wire un1_period_cnt_int_cry_10_S ;
wire un1_period_cnt_int_cry_10_Y ;
wire un1_period_cnt_int_cry_11_Z ;
wire un1_period_cnt_int_cry_11_S ;
wire un1_period_cnt_int_cry_11_Y ;
wire un1_period_cnt_int_cry_12_Z ;
wire un1_period_cnt_int_cry_12_S ;
wire un1_period_cnt_int_cry_12_Y ;
wire un1_period_cnt_int_cry_13_Z ;
wire un1_period_cnt_int_cry_13_S ;
wire un1_period_cnt_int_cry_13_Y ;
wire un1_period_cnt_int_cry_14_Z ;
wire un1_period_cnt_int_cry_14_S ;
wire un1_period_cnt_int_cry_14_Y ;
wire un1_period_cnt_int_cry_15_Z ;
wire un1_period_cnt_int_cry_15_S ;
wire un1_period_cnt_int_cry_15_Y ;
wire un1_period_cnt_int_cry_16_Z ;
wire un1_period_cnt_int_cry_16_S ;
wire un1_period_cnt_int_cry_16_Y ;
wire un1_period_cnt_int_cry_17_Z ;
wire un1_period_cnt_int_cry_17_S ;
wire un1_period_cnt_int_cry_17_Y ;
wire un1_period_cnt_int_cry_18_Z ;
wire un1_period_cnt_int_cry_18_S ;
wire un1_period_cnt_int_cry_18_Y ;
wire un1_period_cnt_int_cry_19_Z ;
wire un1_period_cnt_int_cry_19_S ;
wire un1_period_cnt_int_cry_19_Y ;
wire un1_period_cnt_int_cry_20_Z ;
wire un1_period_cnt_int_cry_20_S ;
wire un1_period_cnt_int_cry_20_Y ;
wire un1_period_cnt_int_cry_21_Z ;
wire un1_period_cnt_int_cry_21_S ;
wire un1_period_cnt_int_cry_21_Y ;
wire un1_period_cnt_int_cry_22_Z ;
wire un1_period_cnt_int_cry_22_S ;
wire un1_period_cnt_int_cry_22_Y ;
wire un1_period_cnt_int_cry_23_Z ;
wire un1_period_cnt_int_cry_23_S ;
wire un1_period_cnt_int_cry_23_Y ;
wire un1_period_cnt_int_cry_24_Z ;
wire un1_period_cnt_int_cry_24_S ;
wire un1_period_cnt_int_cry_24_Y ;
wire un1_period_cnt_int_cry_25_Z ;
wire un1_period_cnt_int_cry_25_S ;
wire un1_period_cnt_int_cry_25_Y ;
wire un1_period_cnt_int_cry_26_Z ;
wire un1_period_cnt_int_cry_26_S ;
wire un1_period_cnt_int_cry_26_Y ;
wire un1_period_cnt_int_cry_27_Z ;
wire un1_period_cnt_int_cry_27_S ;
wire un1_period_cnt_int_cry_27_Y ;
wire un1_period_cnt_int_cry_28_Z ;
wire un1_period_cnt_int_cry_28_S ;
wire un1_period_cnt_int_cry_28_Y ;
wire un1_period_cnt_int_cry_29_Z ;
wire un1_period_cnt_int_cry_29_S ;
wire un1_period_cnt_int_cry_29_Y ;
wire un1_period_cnt_int_cry_30_Z ;
wire un1_period_cnt_int_cry_30_S ;
wire un1_period_cnt_int_cry_30_Y ;
wire un1_period_cnt_int_cry_31_S ;
wire un1_period_cnt_int_cry_31_Y ;
wire un17_prescale_cnt_0_I_1_S ;
wire un17_prescale_cnt_0_I_1_Y ;
wire un17_prescale_cnt_0_I_9_S ;
wire un17_prescale_cnt_0_I_9_Y ;
wire un17_prescale_cnt_0_I_15_S ;
wire un17_prescale_cnt_0_I_15_Y ;
wire un17_prescale_cnt_0_I_51_S ;
wire un17_prescale_cnt_0_I_51_Y ;
wire un17_prescale_cnt_0_I_75_S ;
wire un17_prescale_cnt_0_I_75_Y ;
wire un17_prescale_cnt_0_I_33_S ;
wire un17_prescale_cnt_0_I_33_Y ;
wire un17_prescale_cnt_0_I_39_S ;
wire un17_prescale_cnt_0_I_39_Y ;
wire un17_prescale_cnt_0_I_27_S ;
wire un17_prescale_cnt_0_I_27_Y ;
wire un17_prescale_cnt_0_I_93_S ;
wire un17_prescale_cnt_0_I_93_Y ;
wire un17_prescale_cnt_0_I_57_S ;
wire un17_prescale_cnt_0_I_57_Y ;
wire un17_prescale_cnt_0_I_63_S ;
wire un17_prescale_cnt_0_I_63_Y ;
wire un17_prescale_cnt_0_I_21_S ;
wire un17_prescale_cnt_0_I_21_Y ;
wire un17_prescale_cnt_0_I_69_S ;
wire un17_prescale_cnt_0_I_69_Y ;
wire un17_prescale_cnt_0_I_81_S ;
wire un17_prescale_cnt_0_I_81_Y ;
wire un17_prescale_cnt_0_I_87_S ;
wire un17_prescale_cnt_0_I_87_Y ;
wire un17_prescale_cnt_0_I_45_S ;
wire un17_prescale_cnt_0_I_45_Y ;
wire prescale_cnt_s_120_FCO ;
wire prescale_cnt_s_120_S ;
wire prescale_cnt_s_120_Y ;
// @21:75
  SLE \period_cnt_int[0]  (
	.Q(period_cnt[0]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(period_cnt_int_s[0]),
	.EN(period_cnt_inte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:75
  SLE \period_cnt_int[1]  (
	.Q(period_cnt[1]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(period_cnt_int_s[1]),
	.EN(period_cnt_inte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:75
  SLE \period_cnt_int[2]  (
	.Q(period_cnt[2]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(period_cnt_int_s[2]),
	.EN(period_cnt_inte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:75
  SLE \period_cnt_int[3]  (
	.Q(period_cnt[3]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(period_cnt_int_s[3]),
	.EN(period_cnt_inte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:75
  SLE \period_cnt_int[4]  (
	.Q(period_cnt[4]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(period_cnt_int_s[4]),
	.EN(period_cnt_inte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:75
  SLE \period_cnt_int[5]  (
	.Q(period_cnt[5]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(period_cnt_int_s[5]),
	.EN(period_cnt_inte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:75
  SLE \period_cnt_int[6]  (
	.Q(period_cnt[6]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(period_cnt_int_s[6]),
	.EN(period_cnt_inte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:75
  SLE \period_cnt_int[7]  (
	.Q(period_cnt[7]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(period_cnt_int_s[7]),
	.EN(period_cnt_inte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:75
  SLE \period_cnt_int[8]  (
	.Q(period_cnt[8]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(period_cnt_int_s[8]),
	.EN(period_cnt_inte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:75
  SLE \period_cnt_int[9]  (
	.Q(period_cnt[9]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(period_cnt_int_s[9]),
	.EN(period_cnt_inte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:75
  SLE \period_cnt_int[10]  (
	.Q(period_cnt[10]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(period_cnt_int_s[10]),
	.EN(period_cnt_inte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:75
  SLE \period_cnt_int[11]  (
	.Q(period_cnt[11]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(period_cnt_int_s[11]),
	.EN(period_cnt_inte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:75
  SLE \period_cnt_int[12]  (
	.Q(period_cnt[12]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(period_cnt_int_s[12]),
	.EN(period_cnt_inte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:75
  SLE \period_cnt_int[13]  (
	.Q(period_cnt[13]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(period_cnt_int_s[13]),
	.EN(period_cnt_inte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:75
  SLE \period_cnt_int[14]  (
	.Q(period_cnt[14]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(period_cnt_int_s[14]),
	.EN(period_cnt_inte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:75
  SLE \period_cnt_int[15]  (
	.Q(period_cnt[15]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(period_cnt_int_s[15]),
	.EN(period_cnt_inte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:75
  SLE \period_cnt_int[16]  (
	.Q(period_cnt[16]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(period_cnt_int_s[16]),
	.EN(period_cnt_inte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:75
  SLE \period_cnt_int[17]  (
	.Q(period_cnt[17]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(period_cnt_int_s[17]),
	.EN(period_cnt_inte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:75
  SLE \period_cnt_int[18]  (
	.Q(period_cnt[18]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(period_cnt_int_s[18]),
	.EN(period_cnt_inte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:75
  SLE \period_cnt_int[19]  (
	.Q(period_cnt[19]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(period_cnt_int_s[19]),
	.EN(period_cnt_inte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:75
  SLE \period_cnt_int[20]  (
	.Q(period_cnt[20]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(period_cnt_int_s[20]),
	.EN(period_cnt_inte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:75
  SLE \period_cnt_int[21]  (
	.Q(period_cnt[21]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(period_cnt_int_s[21]),
	.EN(period_cnt_inte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:75
  SLE \period_cnt_int[22]  (
	.Q(period_cnt[22]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(period_cnt_int_s[22]),
	.EN(period_cnt_inte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:75
  SLE \period_cnt_int[23]  (
	.Q(period_cnt[23]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(period_cnt_int_s[23]),
	.EN(period_cnt_inte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:75
  SLE \period_cnt_int[24]  (
	.Q(period_cnt[24]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(period_cnt_int_s[24]),
	.EN(period_cnt_inte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:75
  SLE \period_cnt_int[25]  (
	.Q(period_cnt[25]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(period_cnt_int_s[25]),
	.EN(period_cnt_inte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:75
  SLE \period_cnt_int[26]  (
	.Q(period_cnt[26]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(period_cnt_int_s[26]),
	.EN(period_cnt_inte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:75
  SLE \period_cnt_int[27]  (
	.Q(period_cnt[27]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(period_cnt_int_s[27]),
	.EN(period_cnt_inte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:75
  SLE \period_cnt_int[28]  (
	.Q(period_cnt[28]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(period_cnt_int_s[28]),
	.EN(period_cnt_inte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:75
  SLE \period_cnt_int[29]  (
	.Q(period_cnt[29]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(period_cnt_int_s[29]),
	.EN(period_cnt_inte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:75
  SLE \period_cnt_int[30]  (
	.Q(period_cnt[30]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(period_cnt_int_s[30]),
	.EN(period_cnt_inte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:75
  SLE \period_cnt_int[31]  (
	.Q(period_cnt[31]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(period_cnt_int_s[31]),
	.EN(period_cnt_inte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:58
  SLE \prescale_cnt[0]  (
	.Q(prescale_cnt[0]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(prescale_cnt_s[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:58
  SLE \prescale_cnt[1]  (
	.Q(prescale_cnt[1]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(prescale_cnt_s[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:58
  SLE \prescale_cnt[2]  (
	.Q(prescale_cnt[2]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(prescale_cnt_s[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:58
  SLE \prescale_cnt[3]  (
	.Q(prescale_cnt[3]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(prescale_cnt_s[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:58
  SLE \prescale_cnt[4]  (
	.Q(prescale_cnt[4]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(prescale_cnt_s[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:58
  SLE \prescale_cnt[5]  (
	.Q(prescale_cnt[5]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(prescale_cnt_s[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:58
  SLE \prescale_cnt[6]  (
	.Q(prescale_cnt[6]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(prescale_cnt_s[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:58
  SLE \prescale_cnt[7]  (
	.Q(prescale_cnt[7]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(prescale_cnt_s[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:58
  SLE \prescale_cnt[8]  (
	.Q(prescale_cnt[8]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(prescale_cnt_s[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:58
  SLE \prescale_cnt[9]  (
	.Q(prescale_cnt[9]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(prescale_cnt_s[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:58
  SLE \prescale_cnt[10]  (
	.Q(prescale_cnt[10]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(prescale_cnt_s[10]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:58
  SLE \prescale_cnt[11]  (
	.Q(prescale_cnt[11]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(prescale_cnt_s[11]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:58
  SLE \prescale_cnt[12]  (
	.Q(prescale_cnt[12]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(prescale_cnt_s[12]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:58
  SLE \prescale_cnt[13]  (
	.Q(prescale_cnt[13]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(prescale_cnt_s[13]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:58
  SLE \prescale_cnt[14]  (
	.Q(prescale_cnt[14]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(prescale_cnt_s[14]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:58
  SLE \prescale_cnt[15]  (
	.Q(prescale_cnt[15]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(prescale_cnt_s[15]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:58
  SLE \prescale_cnt[16]  (
	.Q(prescale_cnt[16]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(prescale_cnt_s[16]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:58
  SLE \prescale_cnt[17]  (
	.Q(prescale_cnt[17]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(prescale_cnt_s[17]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:58
  SLE \prescale_cnt[18]  (
	.Q(prescale_cnt[18]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(prescale_cnt_s[18]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:58
  SLE \prescale_cnt[19]  (
	.Q(prescale_cnt[19]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(prescale_cnt_s[19]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:58
  SLE \prescale_cnt[20]  (
	.Q(prescale_cnt[20]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(prescale_cnt_s[20]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:58
  SLE \prescale_cnt[21]  (
	.Q(prescale_cnt[21]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(prescale_cnt_s[21]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:58
  SLE \prescale_cnt[22]  (
	.Q(prescale_cnt[22]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(prescale_cnt_s[22]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:58
  SLE \prescale_cnt[23]  (
	.Q(prescale_cnt[23]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(prescale_cnt_s[23]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:58
  SLE \prescale_cnt[24]  (
	.Q(prescale_cnt[24]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(prescale_cnt_s[24]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:58
  SLE \prescale_cnt[25]  (
	.Q(prescale_cnt[25]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(prescale_cnt_s[25]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:58
  SLE \prescale_cnt[26]  (
	.Q(prescale_cnt[26]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(prescale_cnt_s[26]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:58
  SLE \prescale_cnt[27]  (
	.Q(prescale_cnt[27]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(prescale_cnt_s[27]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:58
  SLE \prescale_cnt[28]  (
	.Q(prescale_cnt[28]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(prescale_cnt_s[28]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:58
  SLE \prescale_cnt[29]  (
	.Q(prescale_cnt[29]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(prescale_cnt_s[29]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:58
  SLE \prescale_cnt[30]  (
	.Q(prescale_cnt[30]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(prescale_cnt_s[30]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:58
  SLE \prescale_cnt[31]  (
	.Q(prescale_cnt[31]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(prescale_cnt_s[31]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:75
  ARI1 \period_cnt_int_cry_cy[0]  (
	.FCO(period_cnt_int_cry_cy),
	.S(period_cnt_int_cry_cy_S[0]),
	.Y(period_cnt_int_cry_cy_Y[0]),
	.B(sync_pulse_1_cry_31_FCO),
	.C(un1_period_cnt_int_cry_31_Z),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam \period_cnt_int_cry_cy[0] .INIT=20'h4EE00;
// @21:75
  ARI1 \period_cnt_int_cry[0]  (
	.FCO(period_cnt_int_cry[0]),
	.S(period_cnt_int_s[0]),
	.Y(period_cnt_int_cry_Y[0]),
	.B(period_cnt[0]),
	.C(un1_period_cnt_int_cry_31_Z),
	.D(sync_pulse_1_cry_31_FCO),
	.A(VCC),
	.FCI(period_cnt_int_cry_cy)
);
defparam \period_cnt_int_cry[0] .INIT=20'h4A800;
// @21:75
  ARI1 \period_cnt_int_cry[1]  (
	.FCO(period_cnt_int_cry[1]),
	.S(period_cnt_int_s[1]),
	.Y(period_cnt_int_cry_Y[1]),
	.B(period_cnt_int_cry_cy_Y[0]),
	.C(period_cnt[1]),
	.D(GND),
	.A(VCC),
	.FCI(period_cnt_int_cry[0])
);
defparam \period_cnt_int_cry[1] .INIT=20'h48800;
// @21:75
  ARI1 \period_cnt_int_cry[2]  (
	.FCO(period_cnt_int_cry[2]),
	.S(period_cnt_int_s[2]),
	.Y(period_cnt_int_cry_Y[2]),
	.B(period_cnt_int_cry_cy_Y[0]),
	.C(period_cnt[2]),
	.D(GND),
	.A(VCC),
	.FCI(period_cnt_int_cry[1])
);
defparam \period_cnt_int_cry[2] .INIT=20'h48800;
// @21:75
  ARI1 \period_cnt_int_cry[3]  (
	.FCO(period_cnt_int_cry[3]),
	.S(period_cnt_int_s[3]),
	.Y(period_cnt_int_cry_Y[3]),
	.B(period_cnt_int_cry_cy_Y[0]),
	.C(period_cnt[3]),
	.D(GND),
	.A(VCC),
	.FCI(period_cnt_int_cry[2])
);
defparam \period_cnt_int_cry[3] .INIT=20'h48800;
// @21:75
  ARI1 \period_cnt_int_cry[4]  (
	.FCO(period_cnt_int_cry[4]),
	.S(period_cnt_int_s[4]),
	.Y(period_cnt_int_cry_Y[4]),
	.B(period_cnt_int_cry_cy_Y[0]),
	.C(period_cnt[4]),
	.D(GND),
	.A(VCC),
	.FCI(period_cnt_int_cry[3])
);
defparam \period_cnt_int_cry[4] .INIT=20'h48800;
// @21:75
  ARI1 \period_cnt_int_cry[5]  (
	.FCO(period_cnt_int_cry[5]),
	.S(period_cnt_int_s[5]),
	.Y(period_cnt_int_cry_Y[5]),
	.B(period_cnt_int_cry_cy_Y[0]),
	.C(period_cnt[5]),
	.D(GND),
	.A(VCC),
	.FCI(period_cnt_int_cry[4])
);
defparam \period_cnt_int_cry[5] .INIT=20'h48800;
// @21:75
  ARI1 \period_cnt_int_cry[6]  (
	.FCO(period_cnt_int_cry[6]),
	.S(period_cnt_int_s[6]),
	.Y(period_cnt_int_cry_Y[6]),
	.B(period_cnt_int_cry_cy_Y[0]),
	.C(period_cnt[6]),
	.D(GND),
	.A(VCC),
	.FCI(period_cnt_int_cry[5])
);
defparam \period_cnt_int_cry[6] .INIT=20'h48800;
// @21:75
  ARI1 \period_cnt_int_cry[7]  (
	.FCO(period_cnt_int_cry[7]),
	.S(period_cnt_int_s[7]),
	.Y(period_cnt_int_cry_Y[7]),
	.B(period_cnt_int_cry_cy_Y[0]),
	.C(period_cnt[7]),
	.D(GND),
	.A(VCC),
	.FCI(period_cnt_int_cry[6])
);
defparam \period_cnt_int_cry[7] .INIT=20'h48800;
// @21:75
  ARI1 \period_cnt_int_cry[8]  (
	.FCO(period_cnt_int_cry[8]),
	.S(period_cnt_int_s[8]),
	.Y(period_cnt_int_cry_Y[8]),
	.B(period_cnt_int_cry_cy_Y[0]),
	.C(period_cnt[8]),
	.D(GND),
	.A(VCC),
	.FCI(period_cnt_int_cry[7])
);
defparam \period_cnt_int_cry[8] .INIT=20'h48800;
// @21:75
  ARI1 \period_cnt_int_cry[9]  (
	.FCO(period_cnt_int_cry[9]),
	.S(period_cnt_int_s[9]),
	.Y(period_cnt_int_cry_Y[9]),
	.B(period_cnt_int_cry_cy_Y[0]),
	.C(period_cnt[9]),
	.D(GND),
	.A(VCC),
	.FCI(period_cnt_int_cry[8])
);
defparam \period_cnt_int_cry[9] .INIT=20'h48800;
// @21:75
  ARI1 \period_cnt_int_cry[10]  (
	.FCO(period_cnt_int_cry[10]),
	.S(period_cnt_int_s[10]),
	.Y(period_cnt_int_cry_Y[10]),
	.B(period_cnt_int_cry_cy_Y[0]),
	.C(period_cnt[10]),
	.D(GND),
	.A(VCC),
	.FCI(period_cnt_int_cry[9])
);
defparam \period_cnt_int_cry[10] .INIT=20'h48800;
// @21:75
  ARI1 \period_cnt_int_cry[11]  (
	.FCO(period_cnt_int_cry[11]),
	.S(period_cnt_int_s[11]),
	.Y(period_cnt_int_cry_Y[11]),
	.B(period_cnt_int_cry_cy_Y[0]),
	.C(period_cnt[11]),
	.D(GND),
	.A(VCC),
	.FCI(period_cnt_int_cry[10])
);
defparam \period_cnt_int_cry[11] .INIT=20'h48800;
// @21:75
  ARI1 \period_cnt_int_cry[12]  (
	.FCO(period_cnt_int_cry[12]),
	.S(period_cnt_int_s[12]),
	.Y(period_cnt_int_cry_Y[12]),
	.B(period_cnt_int_cry_cy_Y[0]),
	.C(period_cnt[12]),
	.D(GND),
	.A(VCC),
	.FCI(period_cnt_int_cry[11])
);
defparam \period_cnt_int_cry[12] .INIT=20'h48800;
// @21:75
  ARI1 \period_cnt_int_cry[13]  (
	.FCO(period_cnt_int_cry[13]),
	.S(period_cnt_int_s[13]),
	.Y(period_cnt_int_cry_Y[13]),
	.B(period_cnt_int_cry_cy_Y[0]),
	.C(period_cnt[13]),
	.D(GND),
	.A(VCC),
	.FCI(period_cnt_int_cry[12])
);
defparam \period_cnt_int_cry[13] .INIT=20'h48800;
// @21:75
  ARI1 \period_cnt_int_cry[14]  (
	.FCO(period_cnt_int_cry[14]),
	.S(period_cnt_int_s[14]),
	.Y(period_cnt_int_cry_Y[14]),
	.B(period_cnt_int_cry_cy_Y[0]),
	.C(period_cnt[14]),
	.D(GND),
	.A(VCC),
	.FCI(period_cnt_int_cry[13])
);
defparam \period_cnt_int_cry[14] .INIT=20'h48800;
// @21:75
  ARI1 \period_cnt_int_cry[15]  (
	.FCO(period_cnt_int_cry[15]),
	.S(period_cnt_int_s[15]),
	.Y(period_cnt_int_cry_Y[15]),
	.B(period_cnt_int_cry_cy_Y[0]),
	.C(period_cnt[15]),
	.D(GND),
	.A(VCC),
	.FCI(period_cnt_int_cry[14])
);
defparam \period_cnt_int_cry[15] .INIT=20'h48800;
// @21:75
  ARI1 \period_cnt_int_cry[16]  (
	.FCO(period_cnt_int_cry[16]),
	.S(period_cnt_int_s[16]),
	.Y(period_cnt_int_cry_Y[16]),
	.B(period_cnt_int_cry_cy_Y[0]),
	.C(period_cnt[16]),
	.D(GND),
	.A(VCC),
	.FCI(period_cnt_int_cry[15])
);
defparam \period_cnt_int_cry[16] .INIT=20'h48800;
// @21:75
  ARI1 \period_cnt_int_cry[17]  (
	.FCO(period_cnt_int_cry[17]),
	.S(period_cnt_int_s[17]),
	.Y(period_cnt_int_cry_Y[17]),
	.B(period_cnt_int_cry_cy_Y[0]),
	.C(period_cnt[17]),
	.D(GND),
	.A(VCC),
	.FCI(period_cnt_int_cry[16])
);
defparam \period_cnt_int_cry[17] .INIT=20'h48800;
// @21:75
  ARI1 \period_cnt_int_cry[18]  (
	.FCO(period_cnt_int_cry[18]),
	.S(period_cnt_int_s[18]),
	.Y(period_cnt_int_cry_Y[18]),
	.B(period_cnt_int_cry_cy_Y[0]),
	.C(period_cnt[18]),
	.D(GND),
	.A(VCC),
	.FCI(period_cnt_int_cry[17])
);
defparam \period_cnt_int_cry[18] .INIT=20'h48800;
// @21:75
  ARI1 \period_cnt_int_cry[19]  (
	.FCO(period_cnt_int_cry[19]),
	.S(period_cnt_int_s[19]),
	.Y(period_cnt_int_cry_Y[19]),
	.B(period_cnt_int_cry_cy_Y[0]),
	.C(period_cnt[19]),
	.D(GND),
	.A(VCC),
	.FCI(period_cnt_int_cry[18])
);
defparam \period_cnt_int_cry[19] .INIT=20'h48800;
// @21:75
  ARI1 \period_cnt_int_cry[20]  (
	.FCO(period_cnt_int_cry[20]),
	.S(period_cnt_int_s[20]),
	.Y(period_cnt_int_cry_Y[20]),
	.B(period_cnt_int_cry_cy_Y[0]),
	.C(period_cnt[20]),
	.D(GND),
	.A(VCC),
	.FCI(period_cnt_int_cry[19])
);
defparam \period_cnt_int_cry[20] .INIT=20'h48800;
// @21:75
  ARI1 \period_cnt_int_cry[21]  (
	.FCO(period_cnt_int_cry[21]),
	.S(period_cnt_int_s[21]),
	.Y(period_cnt_int_cry_Y[21]),
	.B(period_cnt_int_cry_cy_Y[0]),
	.C(period_cnt[21]),
	.D(GND),
	.A(VCC),
	.FCI(period_cnt_int_cry[20])
);
defparam \period_cnt_int_cry[21] .INIT=20'h48800;
// @21:75
  ARI1 \period_cnt_int_cry[22]  (
	.FCO(period_cnt_int_cry[22]),
	.S(period_cnt_int_s[22]),
	.Y(period_cnt_int_cry_Y[22]),
	.B(period_cnt_int_cry_cy_Y[0]),
	.C(period_cnt[22]),
	.D(GND),
	.A(VCC),
	.FCI(period_cnt_int_cry[21])
);
defparam \period_cnt_int_cry[22] .INIT=20'h48800;
// @21:75
  ARI1 \period_cnt_int_cry[23]  (
	.FCO(period_cnt_int_cry[23]),
	.S(period_cnt_int_s[23]),
	.Y(period_cnt_int_cry_Y[23]),
	.B(period_cnt_int_cry_cy_Y[0]),
	.C(period_cnt[23]),
	.D(GND),
	.A(VCC),
	.FCI(period_cnt_int_cry[22])
);
defparam \period_cnt_int_cry[23] .INIT=20'h48800;
// @21:75
  ARI1 \period_cnt_int_cry[24]  (
	.FCO(period_cnt_int_cry[24]),
	.S(period_cnt_int_s[24]),
	.Y(period_cnt_int_cry_Y[24]),
	.B(period_cnt_int_cry_cy_Y[0]),
	.C(period_cnt[24]),
	.D(GND),
	.A(VCC),
	.FCI(period_cnt_int_cry[23])
);
defparam \period_cnt_int_cry[24] .INIT=20'h48800;
// @21:75
  ARI1 \period_cnt_int_cry[25]  (
	.FCO(period_cnt_int_cry[25]),
	.S(period_cnt_int_s[25]),
	.Y(period_cnt_int_cry_Y[25]),
	.B(period_cnt_int_cry_cy_Y[0]),
	.C(period_cnt[25]),
	.D(GND),
	.A(VCC),
	.FCI(period_cnt_int_cry[24])
);
defparam \period_cnt_int_cry[25] .INIT=20'h48800;
// @21:75
  ARI1 \period_cnt_int_cry[26]  (
	.FCO(period_cnt_int_cry[26]),
	.S(period_cnt_int_s[26]),
	.Y(period_cnt_int_cry_Y[26]),
	.B(period_cnt_int_cry_cy_Y[0]),
	.C(period_cnt[26]),
	.D(GND),
	.A(VCC),
	.FCI(period_cnt_int_cry[25])
);
defparam \period_cnt_int_cry[26] .INIT=20'h48800;
// @21:75
  ARI1 \period_cnt_int_cry[27]  (
	.FCO(period_cnt_int_cry[27]),
	.S(period_cnt_int_s[27]),
	.Y(period_cnt_int_cry_Y[27]),
	.B(period_cnt_int_cry_cy_Y[0]),
	.C(period_cnt[27]),
	.D(GND),
	.A(VCC),
	.FCI(period_cnt_int_cry[26])
);
defparam \period_cnt_int_cry[27] .INIT=20'h48800;
// @21:75
  ARI1 \period_cnt_int_cry[28]  (
	.FCO(period_cnt_int_cry[28]),
	.S(period_cnt_int_s[28]),
	.Y(period_cnt_int_cry_Y[28]),
	.B(period_cnt_int_cry_cy_Y[0]),
	.C(period_cnt[28]),
	.D(GND),
	.A(VCC),
	.FCI(period_cnt_int_cry[27])
);
defparam \period_cnt_int_cry[28] .INIT=20'h48800;
// @21:75
  ARI1 \period_cnt_int_cry[29]  (
	.FCO(period_cnt_int_cry[29]),
	.S(period_cnt_int_s[29]),
	.Y(period_cnt_int_cry_Y[29]),
	.B(period_cnt_int_cry_cy_Y[0]),
	.C(period_cnt[29]),
	.D(GND),
	.A(VCC),
	.FCI(period_cnt_int_cry[28])
);
defparam \period_cnt_int_cry[29] .INIT=20'h48800;
// @21:75
  ARI1 \period_cnt_int_s[31]  (
	.FCO(period_cnt_int_s_FCO[31]),
	.S(period_cnt_int_s[31]),
	.Y(period_cnt_int_s_Y[31]),
	.B(period_cnt_int_cry_cy_Y[0]),
	.C(period_cnt[31]),
	.D(GND),
	.A(VCC),
	.FCI(period_cnt_int_cry[30])
);
defparam \period_cnt_int_s[31] .INIT=20'h48800;
// @21:75
  ARI1 \period_cnt_int_cry[30]  (
	.FCO(period_cnt_int_cry[30]),
	.S(period_cnt_int_s[30]),
	.Y(period_cnt_int_cry_Y[30]),
	.B(period_cnt_int_cry_cy_Y[0]),
	.C(period_cnt[30]),
	.D(GND),
	.A(VCC),
	.FCI(period_cnt_int_cry[29])
);
defparam \period_cnt_int_cry[30] .INIT=20'h48800;
// @21:90
  ARI1 sync_pulse_1_cry_0 (
	.FCO(sync_pulse_1_cry_0_Z),
	.S(sync_pulse_1_cry_0_S),
	.Y(sync_pulse_1_cry_0_Y),
	.B(prescale_cnt[0]),
	.C(GND),
	.D(GND),
	.A(prescale_reg[0]),
	.FCI(GND)
);
defparam sync_pulse_1_cry_0.INIT=20'h5AA55;
// @21:90
  ARI1 sync_pulse_1_cry_1 (
	.FCO(sync_pulse_1_cry_1_Z),
	.S(sync_pulse_1_cry_1_S),
	.Y(sync_pulse_1_cry_1_Y),
	.B(prescale_cnt[1]),
	.C(GND),
	.D(GND),
	.A(prescale_reg[1]),
	.FCI(sync_pulse_1_cry_0_Z)
);
defparam sync_pulse_1_cry_1.INIT=20'h5AA55;
// @21:90
  ARI1 sync_pulse_1_cry_2 (
	.FCO(sync_pulse_1_cry_2_Z),
	.S(sync_pulse_1_cry_2_S),
	.Y(sync_pulse_1_cry_2_Y),
	.B(prescale_cnt[2]),
	.C(GND),
	.D(GND),
	.A(prescale_reg[2]),
	.FCI(sync_pulse_1_cry_1_Z)
);
defparam sync_pulse_1_cry_2.INIT=20'h5AA55;
// @21:90
  ARI1 sync_pulse_1_cry_3 (
	.FCO(sync_pulse_1_cry_3_Z),
	.S(sync_pulse_1_cry_3_S),
	.Y(sync_pulse_1_cry_3_Y),
	.B(prescale_cnt[3]),
	.C(GND),
	.D(GND),
	.A(prescale_reg[3]),
	.FCI(sync_pulse_1_cry_2_Z)
);
defparam sync_pulse_1_cry_3.INIT=20'h5AA55;
// @21:90
  ARI1 sync_pulse_1_cry_4 (
	.FCO(sync_pulse_1_cry_4_Z),
	.S(sync_pulse_1_cry_4_S),
	.Y(sync_pulse_1_cry_4_Y),
	.B(prescale_cnt[4]),
	.C(GND),
	.D(GND),
	.A(prescale_reg[4]),
	.FCI(sync_pulse_1_cry_3_Z)
);
defparam sync_pulse_1_cry_4.INIT=20'h5AA55;
// @21:90
  ARI1 sync_pulse_1_cry_5 (
	.FCO(sync_pulse_1_cry_5_Z),
	.S(sync_pulse_1_cry_5_S),
	.Y(sync_pulse_1_cry_5_Y),
	.B(prescale_cnt[5]),
	.C(GND),
	.D(GND),
	.A(prescale_reg[5]),
	.FCI(sync_pulse_1_cry_4_Z)
);
defparam sync_pulse_1_cry_5.INIT=20'h5AA55;
// @21:90
  ARI1 sync_pulse_1_cry_6 (
	.FCO(sync_pulse_1_cry_6_Z),
	.S(sync_pulse_1_cry_6_S),
	.Y(sync_pulse_1_cry_6_Y),
	.B(prescale_cnt[6]),
	.C(GND),
	.D(GND),
	.A(prescale_reg[6]),
	.FCI(sync_pulse_1_cry_5_Z)
);
defparam sync_pulse_1_cry_6.INIT=20'h5AA55;
// @21:90
  ARI1 sync_pulse_1_cry_7 (
	.FCO(sync_pulse_1_cry_7_Z),
	.S(sync_pulse_1_cry_7_S),
	.Y(sync_pulse_1_cry_7_Y),
	.B(prescale_cnt[7]),
	.C(GND),
	.D(GND),
	.A(prescale_reg[7]),
	.FCI(sync_pulse_1_cry_6_Z)
);
defparam sync_pulse_1_cry_7.INIT=20'h5AA55;
// @21:90
  ARI1 sync_pulse_1_cry_8 (
	.FCO(sync_pulse_1_cry_8_Z),
	.S(sync_pulse_1_cry_8_S),
	.Y(sync_pulse_1_cry_8_Y),
	.B(prescale_cnt[8]),
	.C(GND),
	.D(GND),
	.A(prescale_reg[8]),
	.FCI(sync_pulse_1_cry_7_Z)
);
defparam sync_pulse_1_cry_8.INIT=20'h5AA55;
// @21:90
  ARI1 sync_pulse_1_cry_9 (
	.FCO(sync_pulse_1_cry_9_Z),
	.S(sync_pulse_1_cry_9_S),
	.Y(sync_pulse_1_cry_9_Y),
	.B(prescale_cnt[9]),
	.C(GND),
	.D(GND),
	.A(prescale_reg[9]),
	.FCI(sync_pulse_1_cry_8_Z)
);
defparam sync_pulse_1_cry_9.INIT=20'h5AA55;
// @21:90
  ARI1 sync_pulse_1_cry_10 (
	.FCO(sync_pulse_1_cry_10_Z),
	.S(sync_pulse_1_cry_10_S),
	.Y(sync_pulse_1_cry_10_Y),
	.B(prescale_cnt[10]),
	.C(GND),
	.D(GND),
	.A(prescale_reg[10]),
	.FCI(sync_pulse_1_cry_9_Z)
);
defparam sync_pulse_1_cry_10.INIT=20'h5AA55;
// @21:90
  ARI1 sync_pulse_1_cry_11 (
	.FCO(sync_pulse_1_cry_11_Z),
	.S(sync_pulse_1_cry_11_S),
	.Y(sync_pulse_1_cry_11_Y),
	.B(prescale_cnt[11]),
	.C(GND),
	.D(GND),
	.A(prescale_reg[11]),
	.FCI(sync_pulse_1_cry_10_Z)
);
defparam sync_pulse_1_cry_11.INIT=20'h5AA55;
// @21:90
  ARI1 sync_pulse_1_cry_12 (
	.FCO(sync_pulse_1_cry_12_Z),
	.S(sync_pulse_1_cry_12_S),
	.Y(sync_pulse_1_cry_12_Y),
	.B(prescale_cnt[12]),
	.C(GND),
	.D(GND),
	.A(prescale_reg[12]),
	.FCI(sync_pulse_1_cry_11_Z)
);
defparam sync_pulse_1_cry_12.INIT=20'h5AA55;
// @21:90
  ARI1 sync_pulse_1_cry_13 (
	.FCO(sync_pulse_1_cry_13_Z),
	.S(sync_pulse_1_cry_13_S),
	.Y(sync_pulse_1_cry_13_Y),
	.B(prescale_cnt[13]),
	.C(GND),
	.D(GND),
	.A(prescale_reg[13]),
	.FCI(sync_pulse_1_cry_12_Z)
);
defparam sync_pulse_1_cry_13.INIT=20'h5AA55;
// @21:90
  ARI1 sync_pulse_1_cry_14 (
	.FCO(sync_pulse_1_cry_14_Z),
	.S(sync_pulse_1_cry_14_S),
	.Y(sync_pulse_1_cry_14_Y),
	.B(prescale_cnt[14]),
	.C(GND),
	.D(GND),
	.A(prescale_reg[14]),
	.FCI(sync_pulse_1_cry_13_Z)
);
defparam sync_pulse_1_cry_14.INIT=20'h5AA55;
// @21:90
  ARI1 sync_pulse_1_cry_15 (
	.FCO(sync_pulse_1_cry_15_Z),
	.S(sync_pulse_1_cry_15_S),
	.Y(sync_pulse_1_cry_15_Y),
	.B(prescale_cnt[15]),
	.C(GND),
	.D(GND),
	.A(prescale_reg[15]),
	.FCI(sync_pulse_1_cry_14_Z)
);
defparam sync_pulse_1_cry_15.INIT=20'h5AA55;
// @21:90
  ARI1 sync_pulse_1_cry_16 (
	.FCO(sync_pulse_1_cry_16_Z),
	.S(sync_pulse_1_cry_16_S),
	.Y(sync_pulse_1_cry_16_Y),
	.B(prescale_cnt[16]),
	.C(GND),
	.D(GND),
	.A(prescale_reg[16]),
	.FCI(sync_pulse_1_cry_15_Z)
);
defparam sync_pulse_1_cry_16.INIT=20'h5AA55;
// @21:90
  ARI1 sync_pulse_1_cry_17 (
	.FCO(sync_pulse_1_cry_17_Z),
	.S(sync_pulse_1_cry_17_S),
	.Y(sync_pulse_1_cry_17_Y),
	.B(prescale_cnt[17]),
	.C(GND),
	.D(GND),
	.A(prescale_reg[17]),
	.FCI(sync_pulse_1_cry_16_Z)
);
defparam sync_pulse_1_cry_17.INIT=20'h5AA55;
// @21:90
  ARI1 sync_pulse_1_cry_18 (
	.FCO(sync_pulse_1_cry_18_Z),
	.S(sync_pulse_1_cry_18_S),
	.Y(sync_pulse_1_cry_18_Y),
	.B(prescale_cnt[18]),
	.C(GND),
	.D(GND),
	.A(prescale_reg[18]),
	.FCI(sync_pulse_1_cry_17_Z)
);
defparam sync_pulse_1_cry_18.INIT=20'h5AA55;
// @21:90
  ARI1 sync_pulse_1_cry_19 (
	.FCO(sync_pulse_1_cry_19_Z),
	.S(sync_pulse_1_cry_19_S),
	.Y(sync_pulse_1_cry_19_Y),
	.B(prescale_cnt[19]),
	.C(GND),
	.D(GND),
	.A(prescale_reg[19]),
	.FCI(sync_pulse_1_cry_18_Z)
);
defparam sync_pulse_1_cry_19.INIT=20'h5AA55;
// @21:90
  ARI1 sync_pulse_1_cry_20 (
	.FCO(sync_pulse_1_cry_20_Z),
	.S(sync_pulse_1_cry_20_S),
	.Y(sync_pulse_1_cry_20_Y),
	.B(prescale_cnt[20]),
	.C(GND),
	.D(GND),
	.A(prescale_reg[20]),
	.FCI(sync_pulse_1_cry_19_Z)
);
defparam sync_pulse_1_cry_20.INIT=20'h5AA55;
// @21:90
  ARI1 sync_pulse_1_cry_21 (
	.FCO(sync_pulse_1_cry_21_Z),
	.S(sync_pulse_1_cry_21_S),
	.Y(sync_pulse_1_cry_21_Y),
	.B(prescale_cnt[21]),
	.C(GND),
	.D(GND),
	.A(prescale_reg[21]),
	.FCI(sync_pulse_1_cry_20_Z)
);
defparam sync_pulse_1_cry_21.INIT=20'h5AA55;
// @21:90
  ARI1 sync_pulse_1_cry_22 (
	.FCO(sync_pulse_1_cry_22_Z),
	.S(sync_pulse_1_cry_22_S),
	.Y(sync_pulse_1_cry_22_Y),
	.B(prescale_cnt[22]),
	.C(GND),
	.D(GND),
	.A(prescale_reg[22]),
	.FCI(sync_pulse_1_cry_21_Z)
);
defparam sync_pulse_1_cry_22.INIT=20'h5AA55;
// @21:90
  ARI1 sync_pulse_1_cry_23 (
	.FCO(sync_pulse_1_cry_23_Z),
	.S(sync_pulse_1_cry_23_S),
	.Y(sync_pulse_1_cry_23_Y),
	.B(prescale_cnt[23]),
	.C(GND),
	.D(GND),
	.A(prescale_reg[23]),
	.FCI(sync_pulse_1_cry_22_Z)
);
defparam sync_pulse_1_cry_23.INIT=20'h5AA55;
// @21:90
  ARI1 sync_pulse_1_cry_24 (
	.FCO(sync_pulse_1_cry_24_Z),
	.S(sync_pulse_1_cry_24_S),
	.Y(sync_pulse_1_cry_24_Y),
	.B(prescale_cnt[24]),
	.C(GND),
	.D(GND),
	.A(prescale_reg[24]),
	.FCI(sync_pulse_1_cry_23_Z)
);
defparam sync_pulse_1_cry_24.INIT=20'h5AA55;
// @21:90
  ARI1 sync_pulse_1_cry_25 (
	.FCO(sync_pulse_1_cry_25_Z),
	.S(sync_pulse_1_cry_25_S),
	.Y(sync_pulse_1_cry_25_Y),
	.B(prescale_cnt[25]),
	.C(GND),
	.D(GND),
	.A(prescale_reg[25]),
	.FCI(sync_pulse_1_cry_24_Z)
);
defparam sync_pulse_1_cry_25.INIT=20'h5AA55;
// @21:90
  ARI1 sync_pulse_1_cry_26 (
	.FCO(sync_pulse_1_cry_26_Z),
	.S(sync_pulse_1_cry_26_S),
	.Y(sync_pulse_1_cry_26_Y),
	.B(prescale_cnt[26]),
	.C(GND),
	.D(GND),
	.A(prescale_reg[26]),
	.FCI(sync_pulse_1_cry_25_Z)
);
defparam sync_pulse_1_cry_26.INIT=20'h5AA55;
// @21:90
  ARI1 sync_pulse_1_cry_27 (
	.FCO(sync_pulse_1_cry_27_Z),
	.S(sync_pulse_1_cry_27_S),
	.Y(sync_pulse_1_cry_27_Y),
	.B(prescale_cnt[27]),
	.C(GND),
	.D(GND),
	.A(prescale_reg[27]),
	.FCI(sync_pulse_1_cry_26_Z)
);
defparam sync_pulse_1_cry_27.INIT=20'h5AA55;
// @21:90
  ARI1 sync_pulse_1_cry_28 (
	.FCO(sync_pulse_1_cry_28_Z),
	.S(sync_pulse_1_cry_28_S),
	.Y(sync_pulse_1_cry_28_Y),
	.B(prescale_cnt[28]),
	.C(GND),
	.D(GND),
	.A(prescale_reg[28]),
	.FCI(sync_pulse_1_cry_27_Z)
);
defparam sync_pulse_1_cry_28.INIT=20'h5AA55;
// @21:90
  ARI1 sync_pulse_1_cry_29 (
	.FCO(sync_pulse_1_cry_29_Z),
	.S(sync_pulse_1_cry_29_S),
	.Y(sync_pulse_1_cry_29_Y),
	.B(prescale_cnt[29]),
	.C(GND),
	.D(GND),
	.A(prescale_reg[29]),
	.FCI(sync_pulse_1_cry_28_Z)
);
defparam sync_pulse_1_cry_29.INIT=20'h5AA55;
// @21:90
  ARI1 sync_pulse_1_cry_30 (
	.FCO(sync_pulse_1_cry_30_Z),
	.S(sync_pulse_1_cry_30_S),
	.Y(sync_pulse_1_cry_30_Y),
	.B(prescale_cnt[30]),
	.C(GND),
	.D(GND),
	.A(prescale_reg[30]),
	.FCI(sync_pulse_1_cry_29_Z)
);
defparam sync_pulse_1_cry_30.INIT=20'h5AA55;
// @21:90
  ARI1 sync_pulse_1_cry_31 (
	.FCO(sync_pulse_1_cry_31_FCO),
	.S(sync_pulse_1_cry_31_S),
	.Y(sync_pulse_1_cry_31_Y),
	.B(prescale_cnt[31]),
	.C(GND),
	.D(GND),
	.A(prescale_reg[31]),
	.FCI(sync_pulse_1_cry_30_Z)
);
defparam sync_pulse_1_cry_31.INIT=20'h5AA55;
// @21:81
  ARI1 un1_period_cnt_int_cry_0 (
	.FCO(un1_period_cnt_int_cry_0_Z),
	.S(un1_period_cnt_int_cry_0_S),
	.Y(un1_period_cnt_int_cry_0_Y),
	.B(period_cnt[0]),
	.C(GND),
	.D(GND),
	.A(period_reg[0]),
	.FCI(GND)
);
defparam un1_period_cnt_int_cry_0.INIT=20'h5AA55;
// @21:81
  ARI1 un1_period_cnt_int_cry_1 (
	.FCO(un1_period_cnt_int_cry_1_Z),
	.S(un1_period_cnt_int_cry_1_S),
	.Y(un1_period_cnt_int_cry_1_Y),
	.B(period_cnt[1]),
	.C(GND),
	.D(GND),
	.A(period_reg[1]),
	.FCI(un1_period_cnt_int_cry_0_Z)
);
defparam un1_period_cnt_int_cry_1.INIT=20'h5AA55;
// @21:81
  ARI1 un1_period_cnt_int_cry_2 (
	.FCO(un1_period_cnt_int_cry_2_Z),
	.S(un1_period_cnt_int_cry_2_S),
	.Y(un1_period_cnt_int_cry_2_Y),
	.B(period_cnt[2]),
	.C(GND),
	.D(GND),
	.A(period_reg[2]),
	.FCI(un1_period_cnt_int_cry_1_Z)
);
defparam un1_period_cnt_int_cry_2.INIT=20'h5AA55;
// @21:81
  ARI1 un1_period_cnt_int_cry_3 (
	.FCO(un1_period_cnt_int_cry_3_Z),
	.S(un1_period_cnt_int_cry_3_S),
	.Y(un1_period_cnt_int_cry_3_Y),
	.B(period_cnt[3]),
	.C(GND),
	.D(GND),
	.A(period_reg[3]),
	.FCI(un1_period_cnt_int_cry_2_Z)
);
defparam un1_period_cnt_int_cry_3.INIT=20'h5AA55;
// @21:81
  ARI1 un1_period_cnt_int_cry_4 (
	.FCO(un1_period_cnt_int_cry_4_Z),
	.S(un1_period_cnt_int_cry_4_S),
	.Y(un1_period_cnt_int_cry_4_Y),
	.B(period_cnt[4]),
	.C(GND),
	.D(GND),
	.A(period_reg[4]),
	.FCI(un1_period_cnt_int_cry_3_Z)
);
defparam un1_period_cnt_int_cry_4.INIT=20'h5AA55;
// @21:81
  ARI1 un1_period_cnt_int_cry_5 (
	.FCO(un1_period_cnt_int_cry_5_Z),
	.S(un1_period_cnt_int_cry_5_S),
	.Y(un1_period_cnt_int_cry_5_Y),
	.B(period_cnt[5]),
	.C(GND),
	.D(GND),
	.A(period_reg[5]),
	.FCI(un1_period_cnt_int_cry_4_Z)
);
defparam un1_period_cnt_int_cry_5.INIT=20'h5AA55;
// @21:81
  ARI1 un1_period_cnt_int_cry_6 (
	.FCO(un1_period_cnt_int_cry_6_Z),
	.S(un1_period_cnt_int_cry_6_S),
	.Y(un1_period_cnt_int_cry_6_Y),
	.B(period_cnt[6]),
	.C(GND),
	.D(GND),
	.A(period_reg[6]),
	.FCI(un1_period_cnt_int_cry_5_Z)
);
defparam un1_period_cnt_int_cry_6.INIT=20'h5AA55;
// @21:81
  ARI1 un1_period_cnt_int_cry_7 (
	.FCO(un1_period_cnt_int_cry_7_Z),
	.S(un1_period_cnt_int_cry_7_S),
	.Y(un1_period_cnt_int_cry_7_Y),
	.B(period_cnt[7]),
	.C(GND),
	.D(GND),
	.A(period_reg[7]),
	.FCI(un1_period_cnt_int_cry_6_Z)
);
defparam un1_period_cnt_int_cry_7.INIT=20'h5AA55;
// @21:81
  ARI1 un1_period_cnt_int_cry_8 (
	.FCO(un1_period_cnt_int_cry_8_Z),
	.S(un1_period_cnt_int_cry_8_S),
	.Y(un1_period_cnt_int_cry_8_Y),
	.B(period_cnt[8]),
	.C(GND),
	.D(GND),
	.A(period_reg[8]),
	.FCI(un1_period_cnt_int_cry_7_Z)
);
defparam un1_period_cnt_int_cry_8.INIT=20'h5AA55;
// @21:81
  ARI1 un1_period_cnt_int_cry_9 (
	.FCO(un1_period_cnt_int_cry_9_Z),
	.S(un1_period_cnt_int_cry_9_S),
	.Y(un1_period_cnt_int_cry_9_Y),
	.B(period_cnt[9]),
	.C(GND),
	.D(GND),
	.A(period_reg[9]),
	.FCI(un1_period_cnt_int_cry_8_Z)
);
defparam un1_period_cnt_int_cry_9.INIT=20'h5AA55;
// @21:81
  ARI1 un1_period_cnt_int_cry_10 (
	.FCO(un1_period_cnt_int_cry_10_Z),
	.S(un1_period_cnt_int_cry_10_S),
	.Y(un1_period_cnt_int_cry_10_Y),
	.B(period_cnt[10]),
	.C(GND),
	.D(GND),
	.A(period_reg[10]),
	.FCI(un1_period_cnt_int_cry_9_Z)
);
defparam un1_period_cnt_int_cry_10.INIT=20'h5AA55;
// @21:81
  ARI1 un1_period_cnt_int_cry_11 (
	.FCO(un1_period_cnt_int_cry_11_Z),
	.S(un1_period_cnt_int_cry_11_S),
	.Y(un1_period_cnt_int_cry_11_Y),
	.B(period_cnt[11]),
	.C(GND),
	.D(GND),
	.A(period_reg[11]),
	.FCI(un1_period_cnt_int_cry_10_Z)
);
defparam un1_period_cnt_int_cry_11.INIT=20'h5AA55;
// @21:81
  ARI1 un1_period_cnt_int_cry_12 (
	.FCO(un1_period_cnt_int_cry_12_Z),
	.S(un1_period_cnt_int_cry_12_S),
	.Y(un1_period_cnt_int_cry_12_Y),
	.B(period_cnt[12]),
	.C(GND),
	.D(GND),
	.A(period_reg[12]),
	.FCI(un1_period_cnt_int_cry_11_Z)
);
defparam un1_period_cnt_int_cry_12.INIT=20'h5AA55;
// @21:81
  ARI1 un1_period_cnt_int_cry_13 (
	.FCO(un1_period_cnt_int_cry_13_Z),
	.S(un1_period_cnt_int_cry_13_S),
	.Y(un1_period_cnt_int_cry_13_Y),
	.B(period_cnt[13]),
	.C(GND),
	.D(GND),
	.A(period_reg[13]),
	.FCI(un1_period_cnt_int_cry_12_Z)
);
defparam un1_period_cnt_int_cry_13.INIT=20'h5AA55;
// @21:81
  ARI1 un1_period_cnt_int_cry_14 (
	.FCO(un1_period_cnt_int_cry_14_Z),
	.S(un1_period_cnt_int_cry_14_S),
	.Y(un1_period_cnt_int_cry_14_Y),
	.B(period_cnt[14]),
	.C(GND),
	.D(GND),
	.A(period_reg[14]),
	.FCI(un1_period_cnt_int_cry_13_Z)
);
defparam un1_period_cnt_int_cry_14.INIT=20'h5AA55;
// @21:81
  ARI1 un1_period_cnt_int_cry_15 (
	.FCO(un1_period_cnt_int_cry_15_Z),
	.S(un1_period_cnt_int_cry_15_S),
	.Y(un1_period_cnt_int_cry_15_Y),
	.B(period_cnt[15]),
	.C(GND),
	.D(GND),
	.A(period_reg[15]),
	.FCI(un1_period_cnt_int_cry_14_Z)
);
defparam un1_period_cnt_int_cry_15.INIT=20'h5AA55;
// @21:81
  ARI1 un1_period_cnt_int_cry_16 (
	.FCO(un1_period_cnt_int_cry_16_Z),
	.S(un1_period_cnt_int_cry_16_S),
	.Y(un1_period_cnt_int_cry_16_Y),
	.B(period_cnt[16]),
	.C(GND),
	.D(GND),
	.A(period_reg[16]),
	.FCI(un1_period_cnt_int_cry_15_Z)
);
defparam un1_period_cnt_int_cry_16.INIT=20'h5AA55;
// @21:81
  ARI1 un1_period_cnt_int_cry_17 (
	.FCO(un1_period_cnt_int_cry_17_Z),
	.S(un1_period_cnt_int_cry_17_S),
	.Y(un1_period_cnt_int_cry_17_Y),
	.B(period_cnt[17]),
	.C(GND),
	.D(GND),
	.A(period_reg[17]),
	.FCI(un1_period_cnt_int_cry_16_Z)
);
defparam un1_period_cnt_int_cry_17.INIT=20'h5AA55;
// @21:81
  ARI1 un1_period_cnt_int_cry_18 (
	.FCO(un1_period_cnt_int_cry_18_Z),
	.S(un1_period_cnt_int_cry_18_S),
	.Y(un1_period_cnt_int_cry_18_Y),
	.B(period_cnt[18]),
	.C(GND),
	.D(GND),
	.A(period_reg[18]),
	.FCI(un1_period_cnt_int_cry_17_Z)
);
defparam un1_period_cnt_int_cry_18.INIT=20'h5AA55;
// @21:81
  ARI1 un1_period_cnt_int_cry_19 (
	.FCO(un1_period_cnt_int_cry_19_Z),
	.S(un1_period_cnt_int_cry_19_S),
	.Y(un1_period_cnt_int_cry_19_Y),
	.B(period_cnt[19]),
	.C(GND),
	.D(GND),
	.A(period_reg[19]),
	.FCI(un1_period_cnt_int_cry_18_Z)
);
defparam un1_period_cnt_int_cry_19.INIT=20'h5AA55;
// @21:81
  ARI1 un1_period_cnt_int_cry_20 (
	.FCO(un1_period_cnt_int_cry_20_Z),
	.S(un1_period_cnt_int_cry_20_S),
	.Y(un1_period_cnt_int_cry_20_Y),
	.B(period_cnt[20]),
	.C(GND),
	.D(GND),
	.A(period_reg[20]),
	.FCI(un1_period_cnt_int_cry_19_Z)
);
defparam un1_period_cnt_int_cry_20.INIT=20'h5AA55;
// @21:81
  ARI1 un1_period_cnt_int_cry_21 (
	.FCO(un1_period_cnt_int_cry_21_Z),
	.S(un1_period_cnt_int_cry_21_S),
	.Y(un1_period_cnt_int_cry_21_Y),
	.B(period_cnt[21]),
	.C(GND),
	.D(GND),
	.A(period_reg[21]),
	.FCI(un1_period_cnt_int_cry_20_Z)
);
defparam un1_period_cnt_int_cry_21.INIT=20'h5AA55;
// @21:81
  ARI1 un1_period_cnt_int_cry_22 (
	.FCO(un1_period_cnt_int_cry_22_Z),
	.S(un1_period_cnt_int_cry_22_S),
	.Y(un1_period_cnt_int_cry_22_Y),
	.B(period_cnt[22]),
	.C(GND),
	.D(GND),
	.A(period_reg[22]),
	.FCI(un1_period_cnt_int_cry_21_Z)
);
defparam un1_period_cnt_int_cry_22.INIT=20'h5AA55;
// @21:81
  ARI1 un1_period_cnt_int_cry_23 (
	.FCO(un1_period_cnt_int_cry_23_Z),
	.S(un1_period_cnt_int_cry_23_S),
	.Y(un1_period_cnt_int_cry_23_Y),
	.B(period_cnt[23]),
	.C(GND),
	.D(GND),
	.A(period_reg[23]),
	.FCI(un1_period_cnt_int_cry_22_Z)
);
defparam un1_period_cnt_int_cry_23.INIT=20'h5AA55;
// @21:81
  ARI1 un1_period_cnt_int_cry_24 (
	.FCO(un1_period_cnt_int_cry_24_Z),
	.S(un1_period_cnt_int_cry_24_S),
	.Y(un1_period_cnt_int_cry_24_Y),
	.B(period_cnt[24]),
	.C(GND),
	.D(GND),
	.A(period_reg[24]),
	.FCI(un1_period_cnt_int_cry_23_Z)
);
defparam un1_period_cnt_int_cry_24.INIT=20'h5AA55;
// @21:81
  ARI1 un1_period_cnt_int_cry_25 (
	.FCO(un1_period_cnt_int_cry_25_Z),
	.S(un1_period_cnt_int_cry_25_S),
	.Y(un1_period_cnt_int_cry_25_Y),
	.B(period_cnt[25]),
	.C(GND),
	.D(GND),
	.A(period_reg[25]),
	.FCI(un1_period_cnt_int_cry_24_Z)
);
defparam un1_period_cnt_int_cry_25.INIT=20'h5AA55;
// @21:81
  ARI1 un1_period_cnt_int_cry_26 (
	.FCO(un1_period_cnt_int_cry_26_Z),
	.S(un1_period_cnt_int_cry_26_S),
	.Y(un1_period_cnt_int_cry_26_Y),
	.B(period_cnt[26]),
	.C(GND),
	.D(GND),
	.A(period_reg[26]),
	.FCI(un1_period_cnt_int_cry_25_Z)
);
defparam un1_period_cnt_int_cry_26.INIT=20'h5AA55;
// @21:81
  ARI1 un1_period_cnt_int_cry_27 (
	.FCO(un1_period_cnt_int_cry_27_Z),
	.S(un1_period_cnt_int_cry_27_S),
	.Y(un1_period_cnt_int_cry_27_Y),
	.B(period_cnt[27]),
	.C(GND),
	.D(GND),
	.A(period_reg[27]),
	.FCI(un1_period_cnt_int_cry_26_Z)
);
defparam un1_period_cnt_int_cry_27.INIT=20'h5AA55;
// @21:81
  ARI1 un1_period_cnt_int_cry_28 (
	.FCO(un1_period_cnt_int_cry_28_Z),
	.S(un1_period_cnt_int_cry_28_S),
	.Y(un1_period_cnt_int_cry_28_Y),
	.B(period_cnt[28]),
	.C(GND),
	.D(GND),
	.A(period_reg[28]),
	.FCI(un1_period_cnt_int_cry_27_Z)
);
defparam un1_period_cnt_int_cry_28.INIT=20'h5AA55;
// @21:81
  ARI1 un1_period_cnt_int_cry_29 (
	.FCO(un1_period_cnt_int_cry_29_Z),
	.S(un1_period_cnt_int_cry_29_S),
	.Y(un1_period_cnt_int_cry_29_Y),
	.B(period_cnt[29]),
	.C(GND),
	.D(GND),
	.A(period_reg[29]),
	.FCI(un1_period_cnt_int_cry_28_Z)
);
defparam un1_period_cnt_int_cry_29.INIT=20'h5AA55;
// @21:81
  ARI1 un1_period_cnt_int_cry_30 (
	.FCO(un1_period_cnt_int_cry_30_Z),
	.S(un1_period_cnt_int_cry_30_S),
	.Y(un1_period_cnt_int_cry_30_Y),
	.B(period_cnt[30]),
	.C(GND),
	.D(GND),
	.A(period_reg[30]),
	.FCI(un1_period_cnt_int_cry_29_Z)
);
defparam un1_period_cnt_int_cry_30.INIT=20'h5AA55;
// @21:81
  ARI1 un1_period_cnt_int_cry_31 (
	.FCO(un1_period_cnt_int_cry_31_Z),
	.S(un1_period_cnt_int_cry_31_S),
	.Y(un1_period_cnt_int_cry_31_Y),
	.B(period_cnt[31]),
	.C(GND),
	.D(GND),
	.A(period_reg[31]),
	.FCI(un1_period_cnt_int_cry_30_Z)
);
defparam un1_period_cnt_int_cry_31.INIT=20'h5AA55;
// @21:83
  ARI1 un17_prescale_cnt_0_I_1 (
	.FCO(un17_prescale_cnt_0_data_tmp[0]),
	.S(un17_prescale_cnt_0_I_1_S),
	.Y(un17_prescale_cnt_0_I_1_Y),
	.B(prescale_cnt[0]),
	.C(prescale_cnt[1]),
	.D(prescale_reg[0]),
	.A(prescale_reg[1]),
	.FCI(GND)
);
defparam un17_prescale_cnt_0_I_1.INIT=20'h68421;
// @21:83
  ARI1 un17_prescale_cnt_0_I_9 (
	.FCO(un17_prescale_cnt_0_data_tmp[1]),
	.S(un17_prescale_cnt_0_I_9_S),
	.Y(un17_prescale_cnt_0_I_9_Y),
	.B(prescale_cnt[2]),
	.C(prescale_cnt[3]),
	.D(prescale_reg[2]),
	.A(prescale_reg[3]),
	.FCI(un17_prescale_cnt_0_data_tmp[0])
);
defparam un17_prescale_cnt_0_I_9.INIT=20'h68421;
// @21:83
  ARI1 un17_prescale_cnt_0_I_15 (
	.FCO(un17_prescale_cnt_0_data_tmp[2]),
	.S(un17_prescale_cnt_0_I_15_S),
	.Y(un17_prescale_cnt_0_I_15_Y),
	.B(prescale_cnt[4]),
	.C(prescale_cnt[5]),
	.D(prescale_reg[4]),
	.A(prescale_reg[5]),
	.FCI(un17_prescale_cnt_0_data_tmp[1])
);
defparam un17_prescale_cnt_0_I_15.INIT=20'h68421;
// @21:83
  ARI1 un17_prescale_cnt_0_I_51 (
	.FCO(un17_prescale_cnt_0_data_tmp[3]),
	.S(un17_prescale_cnt_0_I_51_S),
	.Y(un17_prescale_cnt_0_I_51_Y),
	.B(prescale_cnt[6]),
	.C(prescale_cnt[7]),
	.D(prescale_reg[6]),
	.A(prescale_reg[7]),
	.FCI(un17_prescale_cnt_0_data_tmp[2])
);
defparam un17_prescale_cnt_0_I_51.INIT=20'h68421;
// @21:83
  ARI1 un17_prescale_cnt_0_I_75 (
	.FCO(un17_prescale_cnt_0_data_tmp[4]),
	.S(un17_prescale_cnt_0_I_75_S),
	.Y(un17_prescale_cnt_0_I_75_Y),
	.B(prescale_cnt[8]),
	.C(prescale_cnt[9]),
	.D(prescale_reg[8]),
	.A(prescale_reg[9]),
	.FCI(un17_prescale_cnt_0_data_tmp[3])
);
defparam un17_prescale_cnt_0_I_75.INIT=20'h68421;
// @21:83
  ARI1 un17_prescale_cnt_0_I_33 (
	.FCO(un17_prescale_cnt_0_data_tmp[5]),
	.S(un17_prescale_cnt_0_I_33_S),
	.Y(un17_prescale_cnt_0_I_33_Y),
	.B(prescale_cnt[10]),
	.C(prescale_cnt[11]),
	.D(prescale_reg[10]),
	.A(prescale_reg[11]),
	.FCI(un17_prescale_cnt_0_data_tmp[4])
);
defparam un17_prescale_cnt_0_I_33.INIT=20'h68421;
// @21:83
  ARI1 un17_prescale_cnt_0_I_39 (
	.FCO(un17_prescale_cnt_0_data_tmp[6]),
	.S(un17_prescale_cnt_0_I_39_S),
	.Y(un17_prescale_cnt_0_I_39_Y),
	.B(prescale_cnt[12]),
	.C(prescale_cnt[13]),
	.D(prescale_reg[12]),
	.A(prescale_reg[13]),
	.FCI(un17_prescale_cnt_0_data_tmp[5])
);
defparam un17_prescale_cnt_0_I_39.INIT=20'h68421;
// @21:83
  ARI1 un17_prescale_cnt_0_I_27 (
	.FCO(un17_prescale_cnt_0_data_tmp[7]),
	.S(un17_prescale_cnt_0_I_27_S),
	.Y(un17_prescale_cnt_0_I_27_Y),
	.B(prescale_cnt[14]),
	.C(prescale_cnt[15]),
	.D(prescale_reg[14]),
	.A(prescale_reg[15]),
	.FCI(un17_prescale_cnt_0_data_tmp[6])
);
defparam un17_prescale_cnt_0_I_27.INIT=20'h68421;
// @21:83
  ARI1 un17_prescale_cnt_0_I_93 (
	.FCO(un17_prescale_cnt_0_data_tmp[8]),
	.S(un17_prescale_cnt_0_I_93_S),
	.Y(un17_prescale_cnt_0_I_93_Y),
	.B(prescale_cnt[16]),
	.C(prescale_cnt[17]),
	.D(prescale_reg[16]),
	.A(prescale_reg[17]),
	.FCI(un17_prescale_cnt_0_data_tmp[7])
);
defparam un17_prescale_cnt_0_I_93.INIT=20'h68421;
// @21:83
  ARI1 un17_prescale_cnt_0_I_57 (
	.FCO(un17_prescale_cnt_0_data_tmp[9]),
	.S(un17_prescale_cnt_0_I_57_S),
	.Y(un17_prescale_cnt_0_I_57_Y),
	.B(prescale_cnt[18]),
	.C(prescale_cnt[19]),
	.D(prescale_reg[18]),
	.A(prescale_reg[19]),
	.FCI(un17_prescale_cnt_0_data_tmp[8])
);
defparam un17_prescale_cnt_0_I_57.INIT=20'h68421;
// @21:83
  ARI1 un17_prescale_cnt_0_I_63 (
	.FCO(un17_prescale_cnt_0_data_tmp[10]),
	.S(un17_prescale_cnt_0_I_63_S),
	.Y(un17_prescale_cnt_0_I_63_Y),
	.B(prescale_cnt[20]),
	.C(prescale_cnt[21]),
	.D(prescale_reg[20]),
	.A(prescale_reg[21]),
	.FCI(un17_prescale_cnt_0_data_tmp[9])
);
defparam un17_prescale_cnt_0_I_63.INIT=20'h68421;
// @21:83
  ARI1 un17_prescale_cnt_0_I_21 (
	.FCO(un17_prescale_cnt_0_data_tmp[11]),
	.S(un17_prescale_cnt_0_I_21_S),
	.Y(un17_prescale_cnt_0_I_21_Y),
	.B(prescale_cnt[22]),
	.C(prescale_cnt[23]),
	.D(prescale_reg[22]),
	.A(prescale_reg[23]),
	.FCI(un17_prescale_cnt_0_data_tmp[10])
);
defparam un17_prescale_cnt_0_I_21.INIT=20'h68421;
// @21:83
  ARI1 un17_prescale_cnt_0_I_69 (
	.FCO(un17_prescale_cnt_0_data_tmp[12]),
	.S(un17_prescale_cnt_0_I_69_S),
	.Y(un17_prescale_cnt_0_I_69_Y),
	.B(prescale_cnt[24]),
	.C(prescale_cnt[25]),
	.D(prescale_reg[24]),
	.A(prescale_reg[25]),
	.FCI(un17_prescale_cnt_0_data_tmp[11])
);
defparam un17_prescale_cnt_0_I_69.INIT=20'h68421;
// @21:83
  ARI1 un17_prescale_cnt_0_I_81 (
	.FCO(un17_prescale_cnt_0_data_tmp[13]),
	.S(un17_prescale_cnt_0_I_81_S),
	.Y(un17_prescale_cnt_0_I_81_Y),
	.B(prescale_cnt[26]),
	.C(prescale_cnt[27]),
	.D(prescale_reg[26]),
	.A(prescale_reg[27]),
	.FCI(un17_prescale_cnt_0_data_tmp[12])
);
defparam un17_prescale_cnt_0_I_81.INIT=20'h68421;
// @21:83
  ARI1 un17_prescale_cnt_0_I_87 (
	.FCO(un17_prescale_cnt_0_data_tmp[14]),
	.S(un17_prescale_cnt_0_I_87_S),
	.Y(un17_prescale_cnt_0_I_87_Y),
	.B(prescale_cnt[28]),
	.C(prescale_cnt[29]),
	.D(prescale_reg[28]),
	.A(prescale_reg[29]),
	.FCI(un17_prescale_cnt_0_data_tmp[13])
);
defparam un17_prescale_cnt_0_I_87.INIT=20'h68421;
// @21:83
  ARI1 un17_prescale_cnt_0_I_45 (
	.FCO(un17_prescale_cnt_0_data_tmp[15]),
	.S(un17_prescale_cnt_0_I_45_S),
	.Y(un17_prescale_cnt_0_I_45_Y),
	.B(prescale_cnt[30]),
	.C(prescale_cnt[31]),
	.D(prescale_reg[30]),
	.A(prescale_reg[31]),
	.FCI(un17_prescale_cnt_0_data_tmp[14])
);
defparam un17_prescale_cnt_0_I_45.INIT=20'h68421;
// @21:58
  ARI1 prescale_cnt_s_120 (
	.FCO(prescale_cnt_s_120_FCO),
	.S(prescale_cnt_s_120_S),
	.Y(prescale_cnt_s_120_Y),
	.B(sync_pulse_1_cry_31_FCO),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam prescale_cnt_s_120.INIT=20'h4AA00;
// @21:58
  ARI1 \prescale_cnt_cry[0]  (
	.FCO(prescale_cnt_cry[0]),
	.S(prescale_cnt_s[0]),
	.Y(prescale_cnt_cry_Y[0]),
	.B(sync_pulse_1_cry_31_FCO),
	.C(prescale_cnt[0]),
	.D(GND),
	.A(VCC),
	.FCI(prescale_cnt_s_120_FCO)
);
defparam \prescale_cnt_cry[0] .INIT=20'h48800;
// @21:58
  ARI1 \prescale_cnt_cry[1]  (
	.FCO(prescale_cnt_cry[1]),
	.S(prescale_cnt_s[1]),
	.Y(prescale_cnt_cry_Y[1]),
	.B(sync_pulse_1_cry_31_FCO),
	.C(prescale_cnt[1]),
	.D(GND),
	.A(VCC),
	.FCI(prescale_cnt_cry[0])
);
defparam \prescale_cnt_cry[1] .INIT=20'h48800;
// @21:58
  ARI1 \prescale_cnt_cry[2]  (
	.FCO(prescale_cnt_cry[2]),
	.S(prescale_cnt_s[2]),
	.Y(prescale_cnt_cry_Y[2]),
	.B(sync_pulse_1_cry_31_FCO),
	.C(prescale_cnt[2]),
	.D(GND),
	.A(VCC),
	.FCI(prescale_cnt_cry[1])
);
defparam \prescale_cnt_cry[2] .INIT=20'h48800;
// @21:58
  ARI1 \prescale_cnt_cry[3]  (
	.FCO(prescale_cnt_cry[3]),
	.S(prescale_cnt_s[3]),
	.Y(prescale_cnt_cry_Y[3]),
	.B(sync_pulse_1_cry_31_FCO),
	.C(prescale_cnt[3]),
	.D(GND),
	.A(VCC),
	.FCI(prescale_cnt_cry[2])
);
defparam \prescale_cnt_cry[3] .INIT=20'h48800;
// @21:58
  ARI1 \prescale_cnt_cry[4]  (
	.FCO(prescale_cnt_cry[4]),
	.S(prescale_cnt_s[4]),
	.Y(prescale_cnt_cry_Y[4]),
	.B(sync_pulse_1_cry_31_FCO),
	.C(prescale_cnt[4]),
	.D(GND),
	.A(VCC),
	.FCI(prescale_cnt_cry[3])
);
defparam \prescale_cnt_cry[4] .INIT=20'h48800;
// @21:58
  ARI1 \prescale_cnt_cry[5]  (
	.FCO(prescale_cnt_cry[5]),
	.S(prescale_cnt_s[5]),
	.Y(prescale_cnt_cry_Y[5]),
	.B(sync_pulse_1_cry_31_FCO),
	.C(prescale_cnt[5]),
	.D(GND),
	.A(VCC),
	.FCI(prescale_cnt_cry[4])
);
defparam \prescale_cnt_cry[5] .INIT=20'h48800;
// @21:58
  ARI1 \prescale_cnt_cry[6]  (
	.FCO(prescale_cnt_cry[6]),
	.S(prescale_cnt_s[6]),
	.Y(prescale_cnt_cry_Y[6]),
	.B(sync_pulse_1_cry_31_FCO),
	.C(prescale_cnt[6]),
	.D(GND),
	.A(VCC),
	.FCI(prescale_cnt_cry[5])
);
defparam \prescale_cnt_cry[6] .INIT=20'h48800;
// @21:58
  ARI1 \prescale_cnt_cry[7]  (
	.FCO(prescale_cnt_cry[7]),
	.S(prescale_cnt_s[7]),
	.Y(prescale_cnt_cry_Y[7]),
	.B(sync_pulse_1_cry_31_FCO),
	.C(prescale_cnt[7]),
	.D(GND),
	.A(VCC),
	.FCI(prescale_cnt_cry[6])
);
defparam \prescale_cnt_cry[7] .INIT=20'h48800;
// @21:58
  ARI1 \prescale_cnt_cry[8]  (
	.FCO(prescale_cnt_cry[8]),
	.S(prescale_cnt_s[8]),
	.Y(prescale_cnt_cry_Y[8]),
	.B(sync_pulse_1_cry_31_FCO),
	.C(prescale_cnt[8]),
	.D(GND),
	.A(VCC),
	.FCI(prescale_cnt_cry[7])
);
defparam \prescale_cnt_cry[8] .INIT=20'h48800;
// @21:58
  ARI1 \prescale_cnt_cry[9]  (
	.FCO(prescale_cnt_cry[9]),
	.S(prescale_cnt_s[9]),
	.Y(prescale_cnt_cry_Y[9]),
	.B(sync_pulse_1_cry_31_FCO),
	.C(prescale_cnt[9]),
	.D(GND),
	.A(VCC),
	.FCI(prescale_cnt_cry[8])
);
defparam \prescale_cnt_cry[9] .INIT=20'h48800;
// @21:58
  ARI1 \prescale_cnt_cry[10]  (
	.FCO(prescale_cnt_cry[10]),
	.S(prescale_cnt_s[10]),
	.Y(prescale_cnt_cry_Y[10]),
	.B(sync_pulse_1_cry_31_FCO),
	.C(prescale_cnt[10]),
	.D(GND),
	.A(VCC),
	.FCI(prescale_cnt_cry[9])
);
defparam \prescale_cnt_cry[10] .INIT=20'h48800;
// @21:58
  ARI1 \prescale_cnt_cry[11]  (
	.FCO(prescale_cnt_cry[11]),
	.S(prescale_cnt_s[11]),
	.Y(prescale_cnt_cry_Y[11]),
	.B(sync_pulse_1_cry_31_FCO),
	.C(prescale_cnt[11]),
	.D(GND),
	.A(VCC),
	.FCI(prescale_cnt_cry[10])
);
defparam \prescale_cnt_cry[11] .INIT=20'h48800;
// @21:58
  ARI1 \prescale_cnt_cry[12]  (
	.FCO(prescale_cnt_cry[12]),
	.S(prescale_cnt_s[12]),
	.Y(prescale_cnt_cry_Y[12]),
	.B(sync_pulse_1_cry_31_FCO),
	.C(prescale_cnt[12]),
	.D(GND),
	.A(VCC),
	.FCI(prescale_cnt_cry[11])
);
defparam \prescale_cnt_cry[12] .INIT=20'h48800;
// @21:58
  ARI1 \prescale_cnt_cry[13]  (
	.FCO(prescale_cnt_cry[13]),
	.S(prescale_cnt_s[13]),
	.Y(prescale_cnt_cry_Y[13]),
	.B(sync_pulse_1_cry_31_FCO),
	.C(prescale_cnt[13]),
	.D(GND),
	.A(VCC),
	.FCI(prescale_cnt_cry[12])
);
defparam \prescale_cnt_cry[13] .INIT=20'h48800;
// @21:58
  ARI1 \prescale_cnt_cry[14]  (
	.FCO(prescale_cnt_cry[14]),
	.S(prescale_cnt_s[14]),
	.Y(prescale_cnt_cry_Y[14]),
	.B(sync_pulse_1_cry_31_FCO),
	.C(prescale_cnt[14]),
	.D(GND),
	.A(VCC),
	.FCI(prescale_cnt_cry[13])
);
defparam \prescale_cnt_cry[14] .INIT=20'h48800;
// @21:58
  ARI1 \prescale_cnt_cry[15]  (
	.FCO(prescale_cnt_cry[15]),
	.S(prescale_cnt_s[15]),
	.Y(prescale_cnt_cry_Y[15]),
	.B(sync_pulse_1_cry_31_FCO),
	.C(prescale_cnt[15]),
	.D(GND),
	.A(VCC),
	.FCI(prescale_cnt_cry[14])
);
defparam \prescale_cnt_cry[15] .INIT=20'h48800;
// @21:58
  ARI1 \prescale_cnt_cry[16]  (
	.FCO(prescale_cnt_cry[16]),
	.S(prescale_cnt_s[16]),
	.Y(prescale_cnt_cry_Y[16]),
	.B(sync_pulse_1_cry_31_FCO),
	.C(prescale_cnt[16]),
	.D(GND),
	.A(VCC),
	.FCI(prescale_cnt_cry[15])
);
defparam \prescale_cnt_cry[16] .INIT=20'h48800;
// @21:58
  ARI1 \prescale_cnt_cry[17]  (
	.FCO(prescale_cnt_cry[17]),
	.S(prescale_cnt_s[17]),
	.Y(prescale_cnt_cry_Y[17]),
	.B(sync_pulse_1_cry_31_FCO),
	.C(prescale_cnt[17]),
	.D(GND),
	.A(VCC),
	.FCI(prescale_cnt_cry[16])
);
defparam \prescale_cnt_cry[17] .INIT=20'h48800;
// @21:58
  ARI1 \prescale_cnt_cry[18]  (
	.FCO(prescale_cnt_cry[18]),
	.S(prescale_cnt_s[18]),
	.Y(prescale_cnt_cry_Y[18]),
	.B(sync_pulse_1_cry_31_FCO),
	.C(prescale_cnt[18]),
	.D(GND),
	.A(VCC),
	.FCI(prescale_cnt_cry[17])
);
defparam \prescale_cnt_cry[18] .INIT=20'h48800;
// @21:58
  ARI1 \prescale_cnt_cry[19]  (
	.FCO(prescale_cnt_cry[19]),
	.S(prescale_cnt_s[19]),
	.Y(prescale_cnt_cry_Y[19]),
	.B(sync_pulse_1_cry_31_FCO),
	.C(prescale_cnt[19]),
	.D(GND),
	.A(VCC),
	.FCI(prescale_cnt_cry[18])
);
defparam \prescale_cnt_cry[19] .INIT=20'h48800;
// @21:58
  ARI1 \prescale_cnt_cry[20]  (
	.FCO(prescale_cnt_cry[20]),
	.S(prescale_cnt_s[20]),
	.Y(prescale_cnt_cry_Y[20]),
	.B(sync_pulse_1_cry_31_FCO),
	.C(prescale_cnt[20]),
	.D(GND),
	.A(VCC),
	.FCI(prescale_cnt_cry[19])
);
defparam \prescale_cnt_cry[20] .INIT=20'h48800;
// @21:58
  ARI1 \prescale_cnt_cry[21]  (
	.FCO(prescale_cnt_cry[21]),
	.S(prescale_cnt_s[21]),
	.Y(prescale_cnt_cry_Y[21]),
	.B(sync_pulse_1_cry_31_FCO),
	.C(prescale_cnt[21]),
	.D(GND),
	.A(VCC),
	.FCI(prescale_cnt_cry[20])
);
defparam \prescale_cnt_cry[21] .INIT=20'h48800;
// @21:58
  ARI1 \prescale_cnt_cry[22]  (
	.FCO(prescale_cnt_cry[22]),
	.S(prescale_cnt_s[22]),
	.Y(prescale_cnt_cry_Y[22]),
	.B(sync_pulse_1_cry_31_FCO),
	.C(prescale_cnt[22]),
	.D(GND),
	.A(VCC),
	.FCI(prescale_cnt_cry[21])
);
defparam \prescale_cnt_cry[22] .INIT=20'h48800;
// @21:58
  ARI1 \prescale_cnt_cry[23]  (
	.FCO(prescale_cnt_cry[23]),
	.S(prescale_cnt_s[23]),
	.Y(prescale_cnt_cry_Y[23]),
	.B(sync_pulse_1_cry_31_FCO),
	.C(prescale_cnt[23]),
	.D(GND),
	.A(VCC),
	.FCI(prescale_cnt_cry[22])
);
defparam \prescale_cnt_cry[23] .INIT=20'h48800;
// @21:58
  ARI1 \prescale_cnt_cry[24]  (
	.FCO(prescale_cnt_cry[24]),
	.S(prescale_cnt_s[24]),
	.Y(prescale_cnt_cry_Y[24]),
	.B(sync_pulse_1_cry_31_FCO),
	.C(prescale_cnt[24]),
	.D(GND),
	.A(VCC),
	.FCI(prescale_cnt_cry[23])
);
defparam \prescale_cnt_cry[24] .INIT=20'h48800;
// @21:58
  ARI1 \prescale_cnt_cry[25]  (
	.FCO(prescale_cnt_cry[25]),
	.S(prescale_cnt_s[25]),
	.Y(prescale_cnt_cry_Y[25]),
	.B(sync_pulse_1_cry_31_FCO),
	.C(prescale_cnt[25]),
	.D(GND),
	.A(VCC),
	.FCI(prescale_cnt_cry[24])
);
defparam \prescale_cnt_cry[25] .INIT=20'h48800;
// @21:58
  ARI1 \prescale_cnt_cry[26]  (
	.FCO(prescale_cnt_cry[26]),
	.S(prescale_cnt_s[26]),
	.Y(prescale_cnt_cry_Y[26]),
	.B(sync_pulse_1_cry_31_FCO),
	.C(prescale_cnt[26]),
	.D(GND),
	.A(VCC),
	.FCI(prescale_cnt_cry[25])
);
defparam \prescale_cnt_cry[26] .INIT=20'h48800;
// @21:58
  ARI1 \prescale_cnt_cry[27]  (
	.FCO(prescale_cnt_cry[27]),
	.S(prescale_cnt_s[27]),
	.Y(prescale_cnt_cry_Y[27]),
	.B(sync_pulse_1_cry_31_FCO),
	.C(prescale_cnt[27]),
	.D(GND),
	.A(VCC),
	.FCI(prescale_cnt_cry[26])
);
defparam \prescale_cnt_cry[27] .INIT=20'h48800;
// @21:58
  ARI1 \prescale_cnt_cry[28]  (
	.FCO(prescale_cnt_cry[28]),
	.S(prescale_cnt_s[28]),
	.Y(prescale_cnt_cry_Y[28]),
	.B(sync_pulse_1_cry_31_FCO),
	.C(prescale_cnt[28]),
	.D(GND),
	.A(VCC),
	.FCI(prescale_cnt_cry[27])
);
defparam \prescale_cnt_cry[28] .INIT=20'h48800;
// @21:58
  ARI1 \prescale_cnt_cry[29]  (
	.FCO(prescale_cnt_cry[29]),
	.S(prescale_cnt_s[29]),
	.Y(prescale_cnt_cry_Y[29]),
	.B(sync_pulse_1_cry_31_FCO),
	.C(prescale_cnt[29]),
	.D(GND),
	.A(VCC),
	.FCI(prescale_cnt_cry[28])
);
defparam \prescale_cnt_cry[29] .INIT=20'h48800;
// @21:58
  ARI1 \prescale_cnt_s[31]  (
	.FCO(prescale_cnt_s_FCO[31]),
	.S(prescale_cnt_s[31]),
	.Y(prescale_cnt_s_Y[31]),
	.B(sync_pulse_1_cry_31_FCO),
	.C(prescale_cnt[31]),
	.D(GND),
	.A(VCC),
	.FCI(prescale_cnt_cry[30])
);
defparam \prescale_cnt_s[31] .INIT=20'h48800;
// @21:58
  ARI1 \prescale_cnt_cry[30]  (
	.FCO(prescale_cnt_cry[30]),
	.S(prescale_cnt_s[30]),
	.Y(prescale_cnt_cry_Y[30]),
	.B(sync_pulse_1_cry_31_FCO),
	.C(prescale_cnt[30]),
	.D(GND),
	.A(VCC),
	.FCI(prescale_cnt_cry[29])
);
defparam \prescale_cnt_cry[30] .INIT=20'h48800;
// @31:1401
  CFG3 un17_prescale_cnt_0_I_45_RNIHMNN (
	.A(un17_prescale_cnt_0_data_tmp[15]),
	.B(un1_period_cnt_int_cry_31_Z),
	.C(sync_pulse_1_cry_31_FCO),
	.Y(period_cnt_inte)
);
defparam un17_prescale_cnt_0_I_45_RNIHMNN.INIT=8'h57;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* corepwm_timebase */

module corepwm_pwm_gen (
  pwm_enable_reg,
  pwm_negedge_reg,
  period_cnt,
  PWM_net_0_0,
  sync_pulse_1_cry_31_FCO,
  Connection_system_sb_0_FIC_0_CLK,
  ETH_NRESET_c,
  Board_J8_c
)
;
input [2:1] pwm_enable_reg ;
input [64:1] pwm_negedge_reg ;
input [31:0] period_cnt ;
output PWM_net_0_0 ;
input sync_pulse_1_cry_31_FCO ;
input Connection_system_sb_0_FIC_0_CLK ;
input ETH_NRESET_c ;
output Board_J8_c ;
wire PWM_net_0_0 ;
wire sync_pulse_1_cry_31_FCO ;
wire Connection_system_sb_0_FIC_0_CLK ;
wire ETH_NRESET_c ;
wire Board_J8_c ;
wire [2:2] PWM_int_19;
wire [0:0] un1_pwm_enable_reg_i;
wire [1:1] PWM_int_7;
wire [0:0] un1_pwm_enable_reg_1_i;
wire [15:0] un69_pwm_enable_reg_0_data_tmp;
wire [15:0] un31_pwm_enable_reg_0_data_tmp;
wire VCC ;
wire GND ;
wire un69_pwm_enable_reg_0_I_1_S ;
wire un69_pwm_enable_reg_0_I_1_Y ;
wire un69_pwm_enable_reg_0_I_9_S ;
wire un69_pwm_enable_reg_0_I_9_Y ;
wire un69_pwm_enable_reg_0_I_15_S ;
wire un69_pwm_enable_reg_0_I_15_Y ;
wire un69_pwm_enable_reg_0_I_51_S ;
wire un69_pwm_enable_reg_0_I_51_Y ;
wire un69_pwm_enable_reg_0_I_75_S ;
wire un69_pwm_enable_reg_0_I_75_Y ;
wire un69_pwm_enable_reg_0_I_33_S ;
wire un69_pwm_enable_reg_0_I_33_Y ;
wire un69_pwm_enable_reg_0_I_39_S ;
wire un69_pwm_enable_reg_0_I_39_Y ;
wire un69_pwm_enable_reg_0_I_27_S ;
wire un69_pwm_enable_reg_0_I_27_Y ;
wire un69_pwm_enable_reg_0_I_93_S ;
wire un69_pwm_enable_reg_0_I_93_Y ;
wire un69_pwm_enable_reg_0_I_57_S ;
wire un69_pwm_enable_reg_0_I_57_Y ;
wire un69_pwm_enable_reg_0_I_63_S ;
wire un69_pwm_enable_reg_0_I_63_Y ;
wire un69_pwm_enable_reg_0_I_21_S ;
wire un69_pwm_enable_reg_0_I_21_Y ;
wire un69_pwm_enable_reg_0_I_69_S ;
wire un69_pwm_enable_reg_0_I_69_Y ;
wire un69_pwm_enable_reg_0_I_81_S ;
wire un69_pwm_enable_reg_0_I_81_Y ;
wire un69_pwm_enable_reg_0_I_87_S ;
wire un69_pwm_enable_reg_0_I_87_Y ;
wire un69_pwm_enable_reg_0_I_45_S ;
wire un69_pwm_enable_reg_0_I_45_Y ;
wire un31_pwm_enable_reg_0_I_1_S ;
wire un31_pwm_enable_reg_0_I_1_Y ;
wire un31_pwm_enable_reg_0_I_9_S ;
wire un31_pwm_enable_reg_0_I_9_Y ;
wire un31_pwm_enable_reg_0_I_15_S ;
wire un31_pwm_enable_reg_0_I_15_Y ;
wire un31_pwm_enable_reg_0_I_51_S ;
wire un31_pwm_enable_reg_0_I_51_Y ;
wire un31_pwm_enable_reg_0_I_75_S ;
wire un31_pwm_enable_reg_0_I_75_Y ;
wire un31_pwm_enable_reg_0_I_33_S ;
wire un31_pwm_enable_reg_0_I_33_Y ;
wire un31_pwm_enable_reg_0_I_39_S ;
wire un31_pwm_enable_reg_0_I_39_Y ;
wire un31_pwm_enable_reg_0_I_27_S ;
wire un31_pwm_enable_reg_0_I_27_Y ;
wire un31_pwm_enable_reg_0_I_93_S ;
wire un31_pwm_enable_reg_0_I_93_Y ;
wire un31_pwm_enable_reg_0_I_57_S ;
wire un31_pwm_enable_reg_0_I_57_Y ;
wire un31_pwm_enable_reg_0_I_63_S ;
wire un31_pwm_enable_reg_0_I_63_Y ;
wire un31_pwm_enable_reg_0_I_21_S ;
wire un31_pwm_enable_reg_0_I_21_Y ;
wire un31_pwm_enable_reg_0_I_69_S ;
wire un31_pwm_enable_reg_0_I_69_Y ;
wire un31_pwm_enable_reg_0_I_81_S ;
wire un31_pwm_enable_reg_0_I_81_Y ;
wire un31_pwm_enable_reg_0_I_87_S ;
wire un31_pwm_enable_reg_0_I_87_Y ;
wire un31_pwm_enable_reg_0_I_45_S ;
wire un31_pwm_enable_reg_0_I_45_Y ;
wire un14_pwm_enable_reg_NE_13 ;
wire un11_pwm_enable_reg_NE_13 ;
wire un49_pwm_enable_reg_NE_13 ;
wire un4_pwm_enable_reg ;
wire un40_pwm_enable_reg ;
wire un14_pwm_enable_reg_NE_23 ;
wire un14_pwm_enable_reg_NE_21 ;
wire un14_pwm_enable_reg_NE_20 ;
wire un14_pwm_enable_reg_NE_19 ;
wire un14_pwm_enable_reg_NE_18 ;
wire un14_pwm_enable_reg_NE_17 ;
wire un14_pwm_enable_reg_NE_16 ;
wire un11_pwm_enable_reg_NE_23 ;
wire un11_pwm_enable_reg_NE_21 ;
wire un11_pwm_enable_reg_NE_20 ;
wire un11_pwm_enable_reg_NE_19 ;
wire un11_pwm_enable_reg_NE_18 ;
wire un11_pwm_enable_reg_NE_17 ;
wire un11_pwm_enable_reg_NE_16 ;
wire un49_pwm_enable_reg_NE_23 ;
wire un49_pwm_enable_reg_NE_21 ;
wire un49_pwm_enable_reg_NE_20 ;
wire un49_pwm_enable_reg_NE_19 ;
wire un49_pwm_enable_reg_NE_18 ;
wire un49_pwm_enable_reg_NE_17 ;
wire un49_pwm_enable_reg_NE_16 ;
wire un14_pwm_enable_reg ;
wire un49_pwm_enable_reg ;
wire un11_pwm_enable_reg ;
wire un14_pwm_enable_reg_NE_27 ;
wire un11_pwm_enable_reg_NE_27 ;
wire un49_pwm_enable_reg_NE_27 ;
wire un14_pwm_enable_reg_NE_28 ;
wire un11_pwm_enable_reg_NE_28 ;
wire un49_pwm_enable_reg_NE_28 ;
// @19:69
  SLE \PWM_int[2]  (
	.Q(Board_J8_c),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(PWM_int_19[2]),
	.EN(un1_pwm_enable_reg_i[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @19:69
  SLE \PWM_int[1]  (
	.Q(PWM_net_0_0),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(PWM_int_7[1]),
	.EN(un1_pwm_enable_reg_1_i[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @19:79
  ARI1 \PWM_output_select.2.PWM_output_generation.un69_pwm_enable_reg_0_I_1  (
	.FCO(un69_pwm_enable_reg_0_data_tmp[0]),
	.S(un69_pwm_enable_reg_0_I_1_S),
	.Y(un69_pwm_enable_reg_0_I_1_Y),
	.B(period_cnt[0]),
	.C(period_cnt[1]),
	.D(pwm_negedge_reg[33]),
	.A(pwm_negedge_reg[34]),
	.FCI(GND)
);
defparam \PWM_output_select.2.PWM_output_generation.un69_pwm_enable_reg_0_I_1 .INIT=20'h68421;
// @19:79
  ARI1 \PWM_output_select.2.PWM_output_generation.un69_pwm_enable_reg_0_I_9  (
	.FCO(un69_pwm_enable_reg_0_data_tmp[1]),
	.S(un69_pwm_enable_reg_0_I_9_S),
	.Y(un69_pwm_enable_reg_0_I_9_Y),
	.B(period_cnt[2]),
	.C(period_cnt[3]),
	.D(pwm_negedge_reg[35]),
	.A(pwm_negedge_reg[36]),
	.FCI(un69_pwm_enable_reg_0_data_tmp[0])
);
defparam \PWM_output_select.2.PWM_output_generation.un69_pwm_enable_reg_0_I_9 .INIT=20'h68421;
// @19:79
  ARI1 \PWM_output_select.2.PWM_output_generation.un69_pwm_enable_reg_0_I_15  (
	.FCO(un69_pwm_enable_reg_0_data_tmp[2]),
	.S(un69_pwm_enable_reg_0_I_15_S),
	.Y(un69_pwm_enable_reg_0_I_15_Y),
	.B(period_cnt[4]),
	.C(period_cnt[5]),
	.D(pwm_negedge_reg[37]),
	.A(pwm_negedge_reg[38]),
	.FCI(un69_pwm_enable_reg_0_data_tmp[1])
);
defparam \PWM_output_select.2.PWM_output_generation.un69_pwm_enable_reg_0_I_15 .INIT=20'h68421;
// @19:79
  ARI1 \PWM_output_select.2.PWM_output_generation.un69_pwm_enable_reg_0_I_51  (
	.FCO(un69_pwm_enable_reg_0_data_tmp[3]),
	.S(un69_pwm_enable_reg_0_I_51_S),
	.Y(un69_pwm_enable_reg_0_I_51_Y),
	.B(period_cnt[6]),
	.C(period_cnt[7]),
	.D(pwm_negedge_reg[39]),
	.A(pwm_negedge_reg[40]),
	.FCI(un69_pwm_enable_reg_0_data_tmp[2])
);
defparam \PWM_output_select.2.PWM_output_generation.un69_pwm_enable_reg_0_I_51 .INIT=20'h68421;
// @19:79
  ARI1 \PWM_output_select.2.PWM_output_generation.un69_pwm_enable_reg_0_I_75  (
	.FCO(un69_pwm_enable_reg_0_data_tmp[4]),
	.S(un69_pwm_enable_reg_0_I_75_S),
	.Y(un69_pwm_enable_reg_0_I_75_Y),
	.B(period_cnt[8]),
	.C(period_cnt[9]),
	.D(pwm_negedge_reg[41]),
	.A(pwm_negedge_reg[42]),
	.FCI(un69_pwm_enable_reg_0_data_tmp[3])
);
defparam \PWM_output_select.2.PWM_output_generation.un69_pwm_enable_reg_0_I_75 .INIT=20'h68421;
// @19:79
  ARI1 \PWM_output_select.2.PWM_output_generation.un69_pwm_enable_reg_0_I_33  (
	.FCO(un69_pwm_enable_reg_0_data_tmp[5]),
	.S(un69_pwm_enable_reg_0_I_33_S),
	.Y(un69_pwm_enable_reg_0_I_33_Y),
	.B(period_cnt[10]),
	.C(period_cnt[11]),
	.D(pwm_negedge_reg[43]),
	.A(pwm_negedge_reg[44]),
	.FCI(un69_pwm_enable_reg_0_data_tmp[4])
);
defparam \PWM_output_select.2.PWM_output_generation.un69_pwm_enable_reg_0_I_33 .INIT=20'h68421;
// @19:79
  ARI1 \PWM_output_select.2.PWM_output_generation.un69_pwm_enable_reg_0_I_39  (
	.FCO(un69_pwm_enable_reg_0_data_tmp[6]),
	.S(un69_pwm_enable_reg_0_I_39_S),
	.Y(un69_pwm_enable_reg_0_I_39_Y),
	.B(period_cnt[12]),
	.C(period_cnt[13]),
	.D(pwm_negedge_reg[45]),
	.A(pwm_negedge_reg[46]),
	.FCI(un69_pwm_enable_reg_0_data_tmp[5])
);
defparam \PWM_output_select.2.PWM_output_generation.un69_pwm_enable_reg_0_I_39 .INIT=20'h68421;
// @19:79
  ARI1 \PWM_output_select.2.PWM_output_generation.un69_pwm_enable_reg_0_I_27  (
	.FCO(un69_pwm_enable_reg_0_data_tmp[7]),
	.S(un69_pwm_enable_reg_0_I_27_S),
	.Y(un69_pwm_enable_reg_0_I_27_Y),
	.B(period_cnt[14]),
	.C(period_cnt[15]),
	.D(pwm_negedge_reg[47]),
	.A(pwm_negedge_reg[48]),
	.FCI(un69_pwm_enable_reg_0_data_tmp[6])
);
defparam \PWM_output_select.2.PWM_output_generation.un69_pwm_enable_reg_0_I_27 .INIT=20'h68421;
// @19:79
  ARI1 \PWM_output_select.2.PWM_output_generation.un69_pwm_enable_reg_0_I_93  (
	.FCO(un69_pwm_enable_reg_0_data_tmp[8]),
	.S(un69_pwm_enable_reg_0_I_93_S),
	.Y(un69_pwm_enable_reg_0_I_93_Y),
	.B(period_cnt[16]),
	.C(period_cnt[17]),
	.D(pwm_negedge_reg[49]),
	.A(pwm_negedge_reg[50]),
	.FCI(un69_pwm_enable_reg_0_data_tmp[7])
);
defparam \PWM_output_select.2.PWM_output_generation.un69_pwm_enable_reg_0_I_93 .INIT=20'h68421;
// @19:79
  ARI1 \PWM_output_select.2.PWM_output_generation.un69_pwm_enable_reg_0_I_57  (
	.FCO(un69_pwm_enable_reg_0_data_tmp[9]),
	.S(un69_pwm_enable_reg_0_I_57_S),
	.Y(un69_pwm_enable_reg_0_I_57_Y),
	.B(period_cnt[18]),
	.C(period_cnt[19]),
	.D(pwm_negedge_reg[51]),
	.A(pwm_negedge_reg[52]),
	.FCI(un69_pwm_enable_reg_0_data_tmp[8])
);
defparam \PWM_output_select.2.PWM_output_generation.un69_pwm_enable_reg_0_I_57 .INIT=20'h68421;
// @19:79
  ARI1 \PWM_output_select.2.PWM_output_generation.un69_pwm_enable_reg_0_I_63  (
	.FCO(un69_pwm_enable_reg_0_data_tmp[10]),
	.S(un69_pwm_enable_reg_0_I_63_S),
	.Y(un69_pwm_enable_reg_0_I_63_Y),
	.B(period_cnt[20]),
	.C(period_cnt[21]),
	.D(pwm_negedge_reg[53]),
	.A(pwm_negedge_reg[54]),
	.FCI(un69_pwm_enable_reg_0_data_tmp[9])
);
defparam \PWM_output_select.2.PWM_output_generation.un69_pwm_enable_reg_0_I_63 .INIT=20'h68421;
// @19:79
  ARI1 \PWM_output_select.2.PWM_output_generation.un69_pwm_enable_reg_0_I_21  (
	.FCO(un69_pwm_enable_reg_0_data_tmp[11]),
	.S(un69_pwm_enable_reg_0_I_21_S),
	.Y(un69_pwm_enable_reg_0_I_21_Y),
	.B(period_cnt[22]),
	.C(period_cnt[23]),
	.D(pwm_negedge_reg[55]),
	.A(pwm_negedge_reg[56]),
	.FCI(un69_pwm_enable_reg_0_data_tmp[10])
);
defparam \PWM_output_select.2.PWM_output_generation.un69_pwm_enable_reg_0_I_21 .INIT=20'h68421;
// @19:79
  ARI1 \PWM_output_select.2.PWM_output_generation.un69_pwm_enable_reg_0_I_69  (
	.FCO(un69_pwm_enable_reg_0_data_tmp[12]),
	.S(un69_pwm_enable_reg_0_I_69_S),
	.Y(un69_pwm_enable_reg_0_I_69_Y),
	.B(period_cnt[24]),
	.C(period_cnt[25]),
	.D(pwm_negedge_reg[57]),
	.A(pwm_negedge_reg[58]),
	.FCI(un69_pwm_enable_reg_0_data_tmp[11])
);
defparam \PWM_output_select.2.PWM_output_generation.un69_pwm_enable_reg_0_I_69 .INIT=20'h68421;
// @19:79
  ARI1 \PWM_output_select.2.PWM_output_generation.un69_pwm_enable_reg_0_I_81  (
	.FCO(un69_pwm_enable_reg_0_data_tmp[13]),
	.S(un69_pwm_enable_reg_0_I_81_S),
	.Y(un69_pwm_enable_reg_0_I_81_Y),
	.B(period_cnt[26]),
	.C(period_cnt[27]),
	.D(pwm_negedge_reg[59]),
	.A(pwm_negedge_reg[60]),
	.FCI(un69_pwm_enable_reg_0_data_tmp[12])
);
defparam \PWM_output_select.2.PWM_output_generation.un69_pwm_enable_reg_0_I_81 .INIT=20'h68421;
// @19:79
  ARI1 \PWM_output_select.2.PWM_output_generation.un69_pwm_enable_reg_0_I_87  (
	.FCO(un69_pwm_enable_reg_0_data_tmp[14]),
	.S(un69_pwm_enable_reg_0_I_87_S),
	.Y(un69_pwm_enable_reg_0_I_87_Y),
	.B(period_cnt[28]),
	.C(period_cnt[29]),
	.D(pwm_negedge_reg[61]),
	.A(pwm_negedge_reg[62]),
	.FCI(un69_pwm_enable_reg_0_data_tmp[13])
);
defparam \PWM_output_select.2.PWM_output_generation.un69_pwm_enable_reg_0_I_87 .INIT=20'h68421;
// @19:79
  ARI1 \PWM_output_select.2.PWM_output_generation.un69_pwm_enable_reg_0_I_45  (
	.FCO(un69_pwm_enable_reg_0_data_tmp[15]),
	.S(un69_pwm_enable_reg_0_I_45_S),
	.Y(un69_pwm_enable_reg_0_I_45_Y),
	.B(period_cnt[30]),
	.C(period_cnt[31]),
	.D(pwm_negedge_reg[63]),
	.A(pwm_negedge_reg[64]),
	.FCI(un69_pwm_enable_reg_0_data_tmp[14])
);
defparam \PWM_output_select.2.PWM_output_generation.un69_pwm_enable_reg_0_I_45 .INIT=20'h68421;
// @19:79
  ARI1 \PWM_output_select.1.PWM_output_generation.un31_pwm_enable_reg_0_I_1  (
	.FCO(un31_pwm_enable_reg_0_data_tmp[0]),
	.S(un31_pwm_enable_reg_0_I_1_S),
	.Y(un31_pwm_enable_reg_0_I_1_Y),
	.B(period_cnt[0]),
	.C(period_cnt[1]),
	.D(pwm_negedge_reg[1]),
	.A(pwm_negedge_reg[2]),
	.FCI(GND)
);
defparam \PWM_output_select.1.PWM_output_generation.un31_pwm_enable_reg_0_I_1 .INIT=20'h68421;
// @19:79
  ARI1 \PWM_output_select.1.PWM_output_generation.un31_pwm_enable_reg_0_I_9  (
	.FCO(un31_pwm_enable_reg_0_data_tmp[1]),
	.S(un31_pwm_enable_reg_0_I_9_S),
	.Y(un31_pwm_enable_reg_0_I_9_Y),
	.B(period_cnt[2]),
	.C(period_cnt[3]),
	.D(pwm_negedge_reg[3]),
	.A(pwm_negedge_reg[4]),
	.FCI(un31_pwm_enable_reg_0_data_tmp[0])
);
defparam \PWM_output_select.1.PWM_output_generation.un31_pwm_enable_reg_0_I_9 .INIT=20'h68421;
// @19:79
  ARI1 \PWM_output_select.1.PWM_output_generation.un31_pwm_enable_reg_0_I_15  (
	.FCO(un31_pwm_enable_reg_0_data_tmp[2]),
	.S(un31_pwm_enable_reg_0_I_15_S),
	.Y(un31_pwm_enable_reg_0_I_15_Y),
	.B(period_cnt[4]),
	.C(period_cnt[5]),
	.D(pwm_negedge_reg[5]),
	.A(pwm_negedge_reg[6]),
	.FCI(un31_pwm_enable_reg_0_data_tmp[1])
);
defparam \PWM_output_select.1.PWM_output_generation.un31_pwm_enable_reg_0_I_15 .INIT=20'h68421;
// @19:79
  ARI1 \PWM_output_select.1.PWM_output_generation.un31_pwm_enable_reg_0_I_51  (
	.FCO(un31_pwm_enable_reg_0_data_tmp[3]),
	.S(un31_pwm_enable_reg_0_I_51_S),
	.Y(un31_pwm_enable_reg_0_I_51_Y),
	.B(period_cnt[6]),
	.C(period_cnt[7]),
	.D(pwm_negedge_reg[7]),
	.A(pwm_negedge_reg[8]),
	.FCI(un31_pwm_enable_reg_0_data_tmp[2])
);
defparam \PWM_output_select.1.PWM_output_generation.un31_pwm_enable_reg_0_I_51 .INIT=20'h68421;
// @19:79
  ARI1 \PWM_output_select.1.PWM_output_generation.un31_pwm_enable_reg_0_I_75  (
	.FCO(un31_pwm_enable_reg_0_data_tmp[4]),
	.S(un31_pwm_enable_reg_0_I_75_S),
	.Y(un31_pwm_enable_reg_0_I_75_Y),
	.B(period_cnt[8]),
	.C(period_cnt[9]),
	.D(pwm_negedge_reg[9]),
	.A(pwm_negedge_reg[10]),
	.FCI(un31_pwm_enable_reg_0_data_tmp[3])
);
defparam \PWM_output_select.1.PWM_output_generation.un31_pwm_enable_reg_0_I_75 .INIT=20'h68421;
// @19:79
  ARI1 \PWM_output_select.1.PWM_output_generation.un31_pwm_enable_reg_0_I_33  (
	.FCO(un31_pwm_enable_reg_0_data_tmp[5]),
	.S(un31_pwm_enable_reg_0_I_33_S),
	.Y(un31_pwm_enable_reg_0_I_33_Y),
	.B(period_cnt[10]),
	.C(period_cnt[11]),
	.D(pwm_negedge_reg[11]),
	.A(pwm_negedge_reg[12]),
	.FCI(un31_pwm_enable_reg_0_data_tmp[4])
);
defparam \PWM_output_select.1.PWM_output_generation.un31_pwm_enable_reg_0_I_33 .INIT=20'h68421;
// @19:79
  ARI1 \PWM_output_select.1.PWM_output_generation.un31_pwm_enable_reg_0_I_39  (
	.FCO(un31_pwm_enable_reg_0_data_tmp[6]),
	.S(un31_pwm_enable_reg_0_I_39_S),
	.Y(un31_pwm_enable_reg_0_I_39_Y),
	.B(period_cnt[12]),
	.C(period_cnt[13]),
	.D(pwm_negedge_reg[13]),
	.A(pwm_negedge_reg[14]),
	.FCI(un31_pwm_enable_reg_0_data_tmp[5])
);
defparam \PWM_output_select.1.PWM_output_generation.un31_pwm_enable_reg_0_I_39 .INIT=20'h68421;
// @19:79
  ARI1 \PWM_output_select.1.PWM_output_generation.un31_pwm_enable_reg_0_I_27  (
	.FCO(un31_pwm_enable_reg_0_data_tmp[7]),
	.S(un31_pwm_enable_reg_0_I_27_S),
	.Y(un31_pwm_enable_reg_0_I_27_Y),
	.B(period_cnt[14]),
	.C(period_cnt[15]),
	.D(pwm_negedge_reg[15]),
	.A(pwm_negedge_reg[16]),
	.FCI(un31_pwm_enable_reg_0_data_tmp[6])
);
defparam \PWM_output_select.1.PWM_output_generation.un31_pwm_enable_reg_0_I_27 .INIT=20'h68421;
// @19:79
  ARI1 \PWM_output_select.1.PWM_output_generation.un31_pwm_enable_reg_0_I_93  (
	.FCO(un31_pwm_enable_reg_0_data_tmp[8]),
	.S(un31_pwm_enable_reg_0_I_93_S),
	.Y(un31_pwm_enable_reg_0_I_93_Y),
	.B(period_cnt[16]),
	.C(period_cnt[17]),
	.D(pwm_negedge_reg[17]),
	.A(pwm_negedge_reg[18]),
	.FCI(un31_pwm_enable_reg_0_data_tmp[7])
);
defparam \PWM_output_select.1.PWM_output_generation.un31_pwm_enable_reg_0_I_93 .INIT=20'h68421;
// @19:79
  ARI1 \PWM_output_select.1.PWM_output_generation.un31_pwm_enable_reg_0_I_57  (
	.FCO(un31_pwm_enable_reg_0_data_tmp[9]),
	.S(un31_pwm_enable_reg_0_I_57_S),
	.Y(un31_pwm_enable_reg_0_I_57_Y),
	.B(period_cnt[18]),
	.C(period_cnt[19]),
	.D(pwm_negedge_reg[19]),
	.A(pwm_negedge_reg[20]),
	.FCI(un31_pwm_enable_reg_0_data_tmp[8])
);
defparam \PWM_output_select.1.PWM_output_generation.un31_pwm_enable_reg_0_I_57 .INIT=20'h68421;
// @19:79
  ARI1 \PWM_output_select.1.PWM_output_generation.un31_pwm_enable_reg_0_I_63  (
	.FCO(un31_pwm_enable_reg_0_data_tmp[10]),
	.S(un31_pwm_enable_reg_0_I_63_S),
	.Y(un31_pwm_enable_reg_0_I_63_Y),
	.B(period_cnt[20]),
	.C(period_cnt[21]),
	.D(pwm_negedge_reg[21]),
	.A(pwm_negedge_reg[22]),
	.FCI(un31_pwm_enable_reg_0_data_tmp[9])
);
defparam \PWM_output_select.1.PWM_output_generation.un31_pwm_enable_reg_0_I_63 .INIT=20'h68421;
// @19:79
  ARI1 \PWM_output_select.1.PWM_output_generation.un31_pwm_enable_reg_0_I_21  (
	.FCO(un31_pwm_enable_reg_0_data_tmp[11]),
	.S(un31_pwm_enable_reg_0_I_21_S),
	.Y(un31_pwm_enable_reg_0_I_21_Y),
	.B(period_cnt[22]),
	.C(period_cnt[23]),
	.D(pwm_negedge_reg[23]),
	.A(pwm_negedge_reg[24]),
	.FCI(un31_pwm_enable_reg_0_data_tmp[10])
);
defparam \PWM_output_select.1.PWM_output_generation.un31_pwm_enable_reg_0_I_21 .INIT=20'h68421;
// @19:79
  ARI1 \PWM_output_select.1.PWM_output_generation.un31_pwm_enable_reg_0_I_69  (
	.FCO(un31_pwm_enable_reg_0_data_tmp[12]),
	.S(un31_pwm_enable_reg_0_I_69_S),
	.Y(un31_pwm_enable_reg_0_I_69_Y),
	.B(period_cnt[24]),
	.C(period_cnt[25]),
	.D(pwm_negedge_reg[25]),
	.A(pwm_negedge_reg[26]),
	.FCI(un31_pwm_enable_reg_0_data_tmp[11])
);
defparam \PWM_output_select.1.PWM_output_generation.un31_pwm_enable_reg_0_I_69 .INIT=20'h68421;
// @19:79
  ARI1 \PWM_output_select.1.PWM_output_generation.un31_pwm_enable_reg_0_I_81  (
	.FCO(un31_pwm_enable_reg_0_data_tmp[13]),
	.S(un31_pwm_enable_reg_0_I_81_S),
	.Y(un31_pwm_enable_reg_0_I_81_Y),
	.B(period_cnt[26]),
	.C(period_cnt[27]),
	.D(pwm_negedge_reg[27]),
	.A(pwm_negedge_reg[28]),
	.FCI(un31_pwm_enable_reg_0_data_tmp[12])
);
defparam \PWM_output_select.1.PWM_output_generation.un31_pwm_enable_reg_0_I_81 .INIT=20'h68421;
// @19:79
  ARI1 \PWM_output_select.1.PWM_output_generation.un31_pwm_enable_reg_0_I_87  (
	.FCO(un31_pwm_enable_reg_0_data_tmp[14]),
	.S(un31_pwm_enable_reg_0_I_87_S),
	.Y(un31_pwm_enable_reg_0_I_87_Y),
	.B(period_cnt[28]),
	.C(period_cnt[29]),
	.D(pwm_negedge_reg[29]),
	.A(pwm_negedge_reg[30]),
	.FCI(un31_pwm_enable_reg_0_data_tmp[13])
);
defparam \PWM_output_select.1.PWM_output_generation.un31_pwm_enable_reg_0_I_87 .INIT=20'h68421;
// @19:79
  ARI1 \PWM_output_select.1.PWM_output_generation.un31_pwm_enable_reg_0_I_45  (
	.FCO(un31_pwm_enable_reg_0_data_tmp[15]),
	.S(un31_pwm_enable_reg_0_I_45_S),
	.Y(un31_pwm_enable_reg_0_I_45_Y),
	.B(period_cnt[30]),
	.C(period_cnt[31]),
	.D(pwm_negedge_reg[31]),
	.A(pwm_negedge_reg[32]),
	.FCI(un31_pwm_enable_reg_0_data_tmp[14])
);
defparam \PWM_output_select.1.PWM_output_generation.un31_pwm_enable_reg_0_I_45 .INIT=20'h68421;
// @19:75
  CFG2 \PWM_output_select.1.PWM_output_generation.un14_pwm_enable_reg_NE_13  (
	.A(period_cnt[10]),
	.B(period_cnt[11]),
	.Y(un14_pwm_enable_reg_NE_13)
);
defparam \PWM_output_select.1.PWM_output_generation.un14_pwm_enable_reg_NE_13 .INIT=4'hE;
// @19:75
  CFG2 \PWM_output_select.1.PWM_output_generation.un11_pwm_enable_reg_NE_13  (
	.A(pwm_negedge_reg[11]),
	.B(pwm_negedge_reg[12]),
	.Y(un11_pwm_enable_reg_NE_13)
);
defparam \PWM_output_select.1.PWM_output_generation.un11_pwm_enable_reg_NE_13 .INIT=4'hE;
// @19:75
  CFG2 \PWM_output_select.2.PWM_output_generation.un49_pwm_enable_reg_NE_13  (
	.A(pwm_negedge_reg[59]),
	.B(pwm_negedge_reg[60]),
	.Y(un49_pwm_enable_reg_NE_13)
);
defparam \PWM_output_select.2.PWM_output_generation.un49_pwm_enable_reg_NE_13 .INIT=4'hE;
// @19:74
  CFG2 \PWM_output_select.1.PWM_output_generation.un4_pwm_enable_reg  (
	.A(sync_pulse_1_cry_31_FCO),
	.B(pwm_enable_reg[1]),
	.Y(un4_pwm_enable_reg)
);
defparam \PWM_output_select.1.PWM_output_generation.un4_pwm_enable_reg .INIT=4'h4;
// @19:74
  CFG2 \PWM_output_select.2.PWM_output_generation.un40_pwm_enable_reg  (
	.A(sync_pulse_1_cry_31_FCO),
	.B(pwm_enable_reg[2]),
	.Y(un40_pwm_enable_reg)
);
defparam \PWM_output_select.2.PWM_output_generation.un40_pwm_enable_reg .INIT=4'h4;
// @19:75
  CFG4 \PWM_output_select.1.PWM_output_generation.un14_pwm_enable_reg_NE_23  (
	.A(period_cnt[15]),
	.B(period_cnt[14]),
	.C(period_cnt[13]),
	.D(period_cnt[12]),
	.Y(un14_pwm_enable_reg_NE_23)
);
defparam \PWM_output_select.1.PWM_output_generation.un14_pwm_enable_reg_NE_23 .INIT=16'hFFFE;
// @19:75
  CFG4 \PWM_output_select.1.PWM_output_generation.un14_pwm_enable_reg_NE_21  (
	.A(period_cnt[7]),
	.B(period_cnt[6]),
	.C(period_cnt[5]),
	.D(period_cnt[4]),
	.Y(un14_pwm_enable_reg_NE_21)
);
defparam \PWM_output_select.1.PWM_output_generation.un14_pwm_enable_reg_NE_21 .INIT=16'hFFFE;
// @19:75
  CFG4 \PWM_output_select.1.PWM_output_generation.un14_pwm_enable_reg_NE_20  (
	.A(period_cnt[3]),
	.B(period_cnt[2]),
	.C(period_cnt[1]),
	.D(period_cnt[0]),
	.Y(un14_pwm_enable_reg_NE_20)
);
defparam \PWM_output_select.1.PWM_output_generation.un14_pwm_enable_reg_NE_20 .INIT=16'hFFFE;
// @19:75
  CFG4 \PWM_output_select.1.PWM_output_generation.un14_pwm_enable_reg_NE_19  (
	.A(period_cnt[31]),
	.B(period_cnt[30]),
	.C(period_cnt[29]),
	.D(period_cnt[28]),
	.Y(un14_pwm_enable_reg_NE_19)
);
defparam \PWM_output_select.1.PWM_output_generation.un14_pwm_enable_reg_NE_19 .INIT=16'hFFFE;
// @19:75
  CFG4 \PWM_output_select.1.PWM_output_generation.un14_pwm_enable_reg_NE_18  (
	.A(period_cnt[27]),
	.B(period_cnt[26]),
	.C(period_cnt[25]),
	.D(period_cnt[24]),
	.Y(un14_pwm_enable_reg_NE_18)
);
defparam \PWM_output_select.1.PWM_output_generation.un14_pwm_enable_reg_NE_18 .INIT=16'hFFFE;
// @19:75
  CFG4 \PWM_output_select.1.PWM_output_generation.un14_pwm_enable_reg_NE_17  (
	.A(period_cnt[23]),
	.B(period_cnt[22]),
	.C(period_cnt[21]),
	.D(period_cnt[20]),
	.Y(un14_pwm_enable_reg_NE_17)
);
defparam \PWM_output_select.1.PWM_output_generation.un14_pwm_enable_reg_NE_17 .INIT=16'hFFFE;
// @19:75
  CFG4 \PWM_output_select.1.PWM_output_generation.un14_pwm_enable_reg_NE_16  (
	.A(period_cnt[19]),
	.B(period_cnt[18]),
	.C(period_cnt[17]),
	.D(period_cnt[16]),
	.Y(un14_pwm_enable_reg_NE_16)
);
defparam \PWM_output_select.1.PWM_output_generation.un14_pwm_enable_reg_NE_16 .INIT=16'hFFFE;
// @19:75
  CFG4 \PWM_output_select.1.PWM_output_generation.un11_pwm_enable_reg_NE_23  (
	.A(pwm_negedge_reg[16]),
	.B(pwm_negedge_reg[15]),
	.C(pwm_negedge_reg[14]),
	.D(pwm_negedge_reg[13]),
	.Y(un11_pwm_enable_reg_NE_23)
);
defparam \PWM_output_select.1.PWM_output_generation.un11_pwm_enable_reg_NE_23 .INIT=16'hFFFE;
// @19:75
  CFG4 \PWM_output_select.1.PWM_output_generation.un11_pwm_enable_reg_NE_21  (
	.A(pwm_negedge_reg[8]),
	.B(pwm_negedge_reg[7]),
	.C(pwm_negedge_reg[6]),
	.D(pwm_negedge_reg[5]),
	.Y(un11_pwm_enable_reg_NE_21)
);
defparam \PWM_output_select.1.PWM_output_generation.un11_pwm_enable_reg_NE_21 .INIT=16'hFFFE;
// @19:75
  CFG4 \PWM_output_select.1.PWM_output_generation.un11_pwm_enable_reg_NE_20  (
	.A(pwm_negedge_reg[4]),
	.B(pwm_negedge_reg[3]),
	.C(pwm_negedge_reg[2]),
	.D(pwm_negedge_reg[1]),
	.Y(un11_pwm_enable_reg_NE_20)
);
defparam \PWM_output_select.1.PWM_output_generation.un11_pwm_enable_reg_NE_20 .INIT=16'hFFFE;
// @19:75
  CFG4 \PWM_output_select.1.PWM_output_generation.un11_pwm_enable_reg_NE_19  (
	.A(pwm_negedge_reg[32]),
	.B(pwm_negedge_reg[31]),
	.C(pwm_negedge_reg[30]),
	.D(pwm_negedge_reg[29]),
	.Y(un11_pwm_enable_reg_NE_19)
);
defparam \PWM_output_select.1.PWM_output_generation.un11_pwm_enable_reg_NE_19 .INIT=16'hFFFE;
// @19:75
  CFG4 \PWM_output_select.1.PWM_output_generation.un11_pwm_enable_reg_NE_18  (
	.A(pwm_negedge_reg[28]),
	.B(pwm_negedge_reg[27]),
	.C(pwm_negedge_reg[26]),
	.D(pwm_negedge_reg[25]),
	.Y(un11_pwm_enable_reg_NE_18)
);
defparam \PWM_output_select.1.PWM_output_generation.un11_pwm_enable_reg_NE_18 .INIT=16'hFFFE;
// @19:75
  CFG4 \PWM_output_select.1.PWM_output_generation.un11_pwm_enable_reg_NE_17  (
	.A(pwm_negedge_reg[24]),
	.B(pwm_negedge_reg[23]),
	.C(pwm_negedge_reg[22]),
	.D(pwm_negedge_reg[21]),
	.Y(un11_pwm_enable_reg_NE_17)
);
defparam \PWM_output_select.1.PWM_output_generation.un11_pwm_enable_reg_NE_17 .INIT=16'hFFFE;
// @19:75
  CFG4 \PWM_output_select.1.PWM_output_generation.un11_pwm_enable_reg_NE_16  (
	.A(pwm_negedge_reg[20]),
	.B(pwm_negedge_reg[19]),
	.C(pwm_negedge_reg[18]),
	.D(pwm_negedge_reg[17]),
	.Y(un11_pwm_enable_reg_NE_16)
);
defparam \PWM_output_select.1.PWM_output_generation.un11_pwm_enable_reg_NE_16 .INIT=16'hFFFE;
// @19:75
  CFG4 \PWM_output_select.2.PWM_output_generation.un49_pwm_enable_reg_NE_23  (
	.A(pwm_negedge_reg[64]),
	.B(pwm_negedge_reg[63]),
	.C(pwm_negedge_reg[62]),
	.D(pwm_negedge_reg[61]),
	.Y(un49_pwm_enable_reg_NE_23)
);
defparam \PWM_output_select.2.PWM_output_generation.un49_pwm_enable_reg_NE_23 .INIT=16'hFFFE;
// @19:75
  CFG4 \PWM_output_select.2.PWM_output_generation.un49_pwm_enable_reg_NE_21  (
	.A(pwm_negedge_reg[56]),
	.B(pwm_negedge_reg[55]),
	.C(pwm_negedge_reg[54]),
	.D(pwm_negedge_reg[53]),
	.Y(un49_pwm_enable_reg_NE_21)
);
defparam \PWM_output_select.2.PWM_output_generation.un49_pwm_enable_reg_NE_21 .INIT=16'hFFFE;
// @19:75
  CFG4 \PWM_output_select.2.PWM_output_generation.un49_pwm_enable_reg_NE_20  (
	.A(pwm_negedge_reg[52]),
	.B(pwm_negedge_reg[51]),
	.C(pwm_negedge_reg[50]),
	.D(pwm_negedge_reg[49]),
	.Y(un49_pwm_enable_reg_NE_20)
);
defparam \PWM_output_select.2.PWM_output_generation.un49_pwm_enable_reg_NE_20 .INIT=16'hFFFE;
// @19:75
  CFG4 \PWM_output_select.2.PWM_output_generation.un49_pwm_enable_reg_NE_19  (
	.A(pwm_negedge_reg[44]),
	.B(pwm_negedge_reg[43]),
	.C(pwm_negedge_reg[42]),
	.D(pwm_negedge_reg[41]),
	.Y(un49_pwm_enable_reg_NE_19)
);
defparam \PWM_output_select.2.PWM_output_generation.un49_pwm_enable_reg_NE_19 .INIT=16'hFFFE;
// @19:75
  CFG4 \PWM_output_select.2.PWM_output_generation.un49_pwm_enable_reg_NE_18  (
	.A(pwm_negedge_reg[48]),
	.B(pwm_negedge_reg[47]),
	.C(pwm_negedge_reg[46]),
	.D(pwm_negedge_reg[45]),
	.Y(un49_pwm_enable_reg_NE_18)
);
defparam \PWM_output_select.2.PWM_output_generation.un49_pwm_enable_reg_NE_18 .INIT=16'hFFFE;
// @19:75
  CFG4 \PWM_output_select.2.PWM_output_generation.un49_pwm_enable_reg_NE_17  (
	.A(pwm_negedge_reg[40]),
	.B(pwm_negedge_reg[39]),
	.C(pwm_negedge_reg[38]),
	.D(pwm_negedge_reg[37]),
	.Y(un49_pwm_enable_reg_NE_17)
);
defparam \PWM_output_select.2.PWM_output_generation.un49_pwm_enable_reg_NE_17 .INIT=16'hFFFE;
// @19:75
  CFG4 \PWM_output_select.2.PWM_output_generation.un49_pwm_enable_reg_NE_16  (
	.A(pwm_negedge_reg[36]),
	.B(pwm_negedge_reg[35]),
	.C(pwm_negedge_reg[34]),
	.D(pwm_negedge_reg[33]),
	.Y(un49_pwm_enable_reg_NE_16)
);
defparam \PWM_output_select.2.PWM_output_generation.un49_pwm_enable_reg_NE_16 .INIT=16'hFFFE;
// @19:75
  CFG4 \PWM_output_select.2.PWM_output_generation.PWM_int_19_f0[2]  (
	.A(un14_pwm_enable_reg),
	.B(un40_pwm_enable_reg),
	.C(Board_J8_c),
	.D(un49_pwm_enable_reg),
	.Y(PWM_int_19[2])
);
defparam \PWM_output_select.2.PWM_output_generation.PWM_int_19_f0[2] .INIT=16'h0888;
// @19:75
  CFG4 \PWM_output_select.1.PWM_output_generation.PWM_int_7_f0[1]  (
	.A(un11_pwm_enable_reg),
	.B(PWM_net_0_0),
	.C(un4_pwm_enable_reg),
	.D(un14_pwm_enable_reg),
	.Y(PWM_int_7[1])
);
defparam \PWM_output_select.1.PWM_output_generation.PWM_int_7_f0[1] .INIT=16'h7000;
// @19:75
  CFG4 \PWM_output_select.1.PWM_output_generation.un14_pwm_enable_reg_NE_27  (
	.A(period_cnt[8]),
	.B(period_cnt[9]),
	.C(un14_pwm_enable_reg_NE_23),
	.D(un14_pwm_enable_reg_NE_13),
	.Y(un14_pwm_enable_reg_NE_27)
);
defparam \PWM_output_select.1.PWM_output_generation.un14_pwm_enable_reg_NE_27 .INIT=16'hFFFE;
// @19:75
  CFG4 \PWM_output_select.1.PWM_output_generation.un11_pwm_enable_reg_NE_27  (
	.A(pwm_negedge_reg[9]),
	.B(pwm_negedge_reg[10]),
	.C(un11_pwm_enable_reg_NE_23),
	.D(un11_pwm_enable_reg_NE_13),
	.Y(un11_pwm_enable_reg_NE_27)
);
defparam \PWM_output_select.1.PWM_output_generation.un11_pwm_enable_reg_NE_27 .INIT=16'hFFFE;
// @19:75
  CFG4 \PWM_output_select.2.PWM_output_generation.un49_pwm_enable_reg_NE_27  (
	.A(pwm_negedge_reg[57]),
	.B(pwm_negedge_reg[58]),
	.C(un49_pwm_enable_reg_NE_23),
	.D(un49_pwm_enable_reg_NE_13),
	.Y(un49_pwm_enable_reg_NE_27)
);
defparam \PWM_output_select.2.PWM_output_generation.un49_pwm_enable_reg_NE_27 .INIT=16'hFFFE;
// @19:69
  CFG4 \PWM_int_RNO[1]  (
	.A(un14_pwm_enable_reg),
	.B(un4_pwm_enable_reg),
	.C(pwm_enable_reg[1]),
	.D(un31_pwm_enable_reg_0_data_tmp[15]),
	.Y(un1_pwm_enable_reg_1_i[0])
);
defparam \PWM_int_RNO[1] .INIT=16'h8BCF;
// @19:69
  CFG4 \PWM_int_RNO[2]  (
	.A(un14_pwm_enable_reg),
	.B(un40_pwm_enable_reg),
	.C(pwm_enable_reg[2]),
	.D(un69_pwm_enable_reg_0_data_tmp[15]),
	.Y(un1_pwm_enable_reg_i[0])
);
defparam \PWM_int_RNO[2] .INIT=16'h8BCF;
// @19:75
  CFG4 \PWM_output_select.1.PWM_output_generation.un14_pwm_enable_reg_NE_28  (
	.A(un14_pwm_enable_reg_NE_19),
	.B(un14_pwm_enable_reg_NE_18),
	.C(un14_pwm_enable_reg_NE_17),
	.D(un14_pwm_enable_reg_NE_16),
	.Y(un14_pwm_enable_reg_NE_28)
);
defparam \PWM_output_select.1.PWM_output_generation.un14_pwm_enable_reg_NE_28 .INIT=16'hFFFE;
// @19:75
  CFG4 \PWM_output_select.1.PWM_output_generation.un11_pwm_enable_reg_NE_28  (
	.A(un11_pwm_enable_reg_NE_19),
	.B(un11_pwm_enable_reg_NE_18),
	.C(un11_pwm_enable_reg_NE_17),
	.D(un11_pwm_enable_reg_NE_16),
	.Y(un11_pwm_enable_reg_NE_28)
);
defparam \PWM_output_select.1.PWM_output_generation.un11_pwm_enable_reg_NE_28 .INIT=16'hFFFE;
// @19:75
  CFG4 \PWM_output_select.2.PWM_output_generation.un49_pwm_enable_reg_NE_28  (
	.A(un49_pwm_enable_reg_NE_19),
	.B(un49_pwm_enable_reg_NE_18),
	.C(un49_pwm_enable_reg_NE_17),
	.D(un49_pwm_enable_reg_NE_16),
	.Y(un49_pwm_enable_reg_NE_28)
);
defparam \PWM_output_select.2.PWM_output_generation.un49_pwm_enable_reg_NE_28 .INIT=16'hFFFE;
// @19:75
  CFG4 \PWM_output_select.2.PWM_output_generation.PWM_int_19_f0_RNO[2]  (
	.A(un49_pwm_enable_reg_NE_20),
	.B(un49_pwm_enable_reg_NE_21),
	.C(un49_pwm_enable_reg_NE_28),
	.D(un49_pwm_enable_reg_NE_27),
	.Y(un49_pwm_enable_reg)
);
defparam \PWM_output_select.2.PWM_output_generation.PWM_int_19_f0_RNO[2] .INIT=16'h0001;
// @19:75
  CFG4 \PWM_output_select.1.PWM_output_generation.PWM_int_7_f0_RNO[1]  (
	.A(un11_pwm_enable_reg_NE_20),
	.B(un11_pwm_enable_reg_NE_21),
	.C(un11_pwm_enable_reg_NE_28),
	.D(un11_pwm_enable_reg_NE_27),
	.Y(un11_pwm_enable_reg)
);
defparam \PWM_output_select.1.PWM_output_generation.PWM_int_7_f0_RNO[1] .INIT=16'h0001;
// @19:75
  CFG4 \PWM_output_select.1.PWM_output_generation.un14_pwm_enable_reg_NE_20_RNI4RQ21  (
	.A(un14_pwm_enable_reg_NE_20),
	.B(un14_pwm_enable_reg_NE_21),
	.C(un14_pwm_enable_reg_NE_28),
	.D(un14_pwm_enable_reg_NE_27),
	.Y(un14_pwm_enable_reg)
);
defparam \PWM_output_select.1.PWM_output_generation.un14_pwm_enable_reg_NE_20_RNI4RQ21 .INIT=16'h0001;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* corepwm_pwm_gen */

module corepwm (
  PWM_net_0_0,
  CoreAPB3_C0_0_APBmslave0_PWDATA,
  prescale_reg_0,
  prescale_reg_1,
  prescale_reg_4,
  prescale_reg_5,
  prescale_reg_14,
  prescale_reg_15,
  period_reg_0,
  period_reg_1,
  period_reg_4,
  period_reg_5,
  period_reg_14,
  period_reg_15,
  CoreAPB3_C0_0_APBmslave0_PRDATA,
  PRDATA_regif_d_0,
  CoreAPB3_C0_0_APBmslave0_PADDR,
  Board_J8_c,
  N_66,
  psh_period_reg_1_sqmuxa_2_0,
  PRDATA_regif_sn_m13_0,
  PRDATA_regif_sn_N_12,
  N_346,
  psh_negedge_reg_1_sqmuxa_2_0_0,
  N_289,
  N_290,
  N_291,
  N_292,
  N_293,
  N_294,
  N_323,
  N_324,
  N_325,
  N_326,
  N_327,
  N_328,
  N_297,
  N_298,
  N_331,
  N_332,
  N_303,
  N_304,
  N_337,
  N_338,
  N_109,
  N_108,
  N_107,
  N_106,
  N_105,
  N_104,
  N_103,
  N_83,
  N_301,
  N_302,
  N_335,
  N_336,
  N_305,
  N_306,
  N_307,
  N_339,
  N_340,
  N_341,
  N_342,
  N_354,
  N_362,
  N_363,
  N_270,
  CoreAPB3_C0_0_APBmslave0_PSELx,
  CoreAPB3_C0_0_APBmslave0_PENABLE,
  CoreAPB3_C0_0_APBmslave0_PWRITE,
  Connection_system_sb_0_FIC_0_CLK,
  ETH_NRESET_c
)
;
output PWM_net_0_0 ;
input [31:0] CoreAPB3_C0_0_APBmslave0_PWDATA ;
output prescale_reg_0 ;
output prescale_reg_1 ;
output prescale_reg_4 ;
output prescale_reg_5 ;
output prescale_reg_14 ;
output prescale_reg_15 ;
output period_reg_0 ;
output period_reg_1 ;
output period_reg_4 ;
output period_reg_5 ;
output period_reg_14 ;
output period_reg_15 ;
output [7:2] CoreAPB3_C0_0_APBmslave0_PRDATA ;
output PRDATA_regif_d_0 ;
input [7:2] CoreAPB3_C0_0_APBmslave0_PADDR ;
output Board_J8_c ;
output N_66 ;
output psh_period_reg_1_sqmuxa_2_0 ;
output PRDATA_regif_sn_m13_0 ;
output PRDATA_regif_sn_N_12 ;
output N_346 ;
output psh_negedge_reg_1_sqmuxa_2_0_0 ;
output N_289 ;
output N_290 ;
output N_291 ;
output N_292 ;
output N_293 ;
output N_294 ;
output N_323 ;
output N_324 ;
output N_325 ;
output N_326 ;
output N_327 ;
output N_328 ;
output N_297 ;
output N_298 ;
output N_331 ;
output N_332 ;
output N_303 ;
output N_304 ;
output N_337 ;
output N_338 ;
output N_109 ;
output N_108 ;
output N_107 ;
output N_106 ;
output N_105 ;
output N_104 ;
output N_103 ;
output N_83 ;
output N_301 ;
output N_302 ;
output N_335 ;
output N_336 ;
output N_305 ;
output N_306 ;
output N_307 ;
output N_339 ;
output N_340 ;
output N_341 ;
output N_342 ;
output N_354 ;
output N_362 ;
output N_363 ;
output N_270 ;
input CoreAPB3_C0_0_APBmslave0_PSELx ;
input CoreAPB3_C0_0_APBmslave0_PENABLE ;
input CoreAPB3_C0_0_APBmslave0_PWRITE ;
input Connection_system_sb_0_FIC_0_CLK ;
input ETH_NRESET_c ;
wire PWM_net_0_0 ;
wire prescale_reg_0 ;
wire prescale_reg_1 ;
wire prescale_reg_4 ;
wire prescale_reg_5 ;
wire prescale_reg_14 ;
wire prescale_reg_15 ;
wire period_reg_0 ;
wire period_reg_1 ;
wire period_reg_4 ;
wire period_reg_5 ;
wire period_reg_14 ;
wire period_reg_15 ;
wire PRDATA_regif_d_0 ;
wire Board_J8_c ;
wire N_66 ;
wire psh_period_reg_1_sqmuxa_2_0 ;
wire PRDATA_regif_sn_m13_0 ;
wire PRDATA_regif_sn_N_12 ;
wire N_346 ;
wire psh_negedge_reg_1_sqmuxa_2_0_0 ;
wire N_289 ;
wire N_290 ;
wire N_291 ;
wire N_292 ;
wire N_293 ;
wire N_294 ;
wire N_323 ;
wire N_324 ;
wire N_325 ;
wire N_326 ;
wire N_327 ;
wire N_328 ;
wire N_297 ;
wire N_298 ;
wire N_331 ;
wire N_332 ;
wire N_303 ;
wire N_304 ;
wire N_337 ;
wire N_338 ;
wire N_109 ;
wire N_108 ;
wire N_107 ;
wire N_106 ;
wire N_105 ;
wire N_104 ;
wire N_103 ;
wire N_83 ;
wire N_301 ;
wire N_302 ;
wire N_335 ;
wire N_336 ;
wire N_305 ;
wire N_306 ;
wire N_307 ;
wire N_339 ;
wire N_340 ;
wire N_341 ;
wire N_342 ;
wire N_354 ;
wire N_362 ;
wire N_363 ;
wire N_270 ;
wire CoreAPB3_C0_0_APBmslave0_PSELx ;
wire CoreAPB3_C0_0_APBmslave0_PENABLE ;
wire CoreAPB3_C0_0_APBmslave0_PWRITE ;
wire Connection_system_sb_0_FIC_0_CLK ;
wire ETH_NRESET_c ;
wire [1:0] PWM_STRETCH;
wire [31:0] period_cnt;
wire [29:0] period_reg;
wire [29:0] prescale_reg;
wire [2:1] pwm_enable_reg;
wire [64:1] pwm_negedge_reg;
wire VCC ;
wire PWM_STRETCH_0_sqmuxa ;
wire GND ;
wire PWM_STRETCH_0_sqmuxa_0_a2_4_Z ;
wire PWM_STRETCH_0_sqmuxa_0_a2_3_Z ;
wire sync_pulse_1_cry_31_FCO ;
// @31:1319
  SLE \PWM_STRETCH[0]  (
	.Q(PWM_STRETCH[0]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[0]),
	.EN(PWM_STRETCH_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:1319
  SLE \PWM_STRETCH[1]  (
	.Q(PWM_STRETCH[1]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[1]),
	.EN(PWM_STRETCH_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:1329
  CFG4 PWM_STRETCH_0_sqmuxa_0_a2_4 (
	.A(CoreAPB3_C0_0_APBmslave0_PADDR[3]),
	.B(CoreAPB3_C0_0_APBmslave0_PADDR[4]),
	.C(CoreAPB3_C0_0_APBmslave0_PADDR[5]),
	.D(CoreAPB3_C0_0_APBmslave0_PADDR[2]),
	.Y(PWM_STRETCH_0_sqmuxa_0_a2_4_Z)
);
defparam PWM_STRETCH_0_sqmuxa_0_a2_4.INIT=16'h0004;
// @31:1329
  CFG4 PWM_STRETCH_0_sqmuxa_0_a2_3 (
	.A(CoreAPB3_C0_0_APBmslave0_PWRITE),
	.B(CoreAPB3_C0_0_APBmslave0_PENABLE),
	.C(CoreAPB3_C0_0_APBmslave0_PADDR[7]),
	.D(CoreAPB3_C0_0_APBmslave0_PADDR[6]),
	.Y(PWM_STRETCH_0_sqmuxa_0_a2_3_Z)
);
defparam PWM_STRETCH_0_sqmuxa_0_a2_3.INIT=16'h0080;
// @31:1329
  CFG3 PWM_STRETCH_0_sqmuxa_0_a2 (
	.A(PWM_STRETCH_0_sqmuxa_0_a2_4_Z),
	.B(CoreAPB3_C0_0_APBmslave0_PSELx),
	.C(PWM_STRETCH_0_sqmuxa_0_a2_3_Z),
	.Y(PWM_STRETCH_0_sqmuxa)
);
defparam PWM_STRETCH_0_sqmuxa_0_a2.INIT=8'h80;
// @31:1354
  corepwm_reg_if \xhdl58.reg_if_inst  (
	.PRDATA_regif_d_0(PRDATA_regif_d_0),
	.PWM_STRETCH(PWM_STRETCH[1:0]),
	.CoreAPB3_C0_0_APBmslave0_PRDATA(CoreAPB3_C0_0_APBmslave0_PRDATA[7:2]),
	.CoreAPB3_C0_0_APBmslave0_PADDR(CoreAPB3_C0_0_APBmslave0_PADDR[7:2]),
	.period_cnt(period_cnt[31:0]),
	.period_reg({period_reg_15, period_reg_14, period_reg[29:22], period_reg_5, period_reg_4, period_reg[19:18], period_reg_1, period_reg_0, period_reg[15:0]}),
	.prescale_reg({prescale_reg_15, prescale_reg_14, prescale_reg[29:22], prescale_reg_5, prescale_reg_4, prescale_reg[19:18], prescale_reg_1, prescale_reg_0, prescale_reg[15:0]}),
	.pwm_enable_reg(pwm_enable_reg[2:1]),
	.pwm_negedge_reg(pwm_negedge_reg[64:1]),
	.CoreAPB3_C0_0_APBmslave0_PWDATA(CoreAPB3_C0_0_APBmslave0_PWDATA[31:0]),
	.N_270(N_270),
	.N_363(N_363),
	.N_362(N_362),
	.N_354(N_354),
	.CoreAPB3_C0_0_APBmslave0_PSELx(CoreAPB3_C0_0_APBmslave0_PSELx),
	.CoreAPB3_C0_0_APBmslave0_PENABLE(CoreAPB3_C0_0_APBmslave0_PENABLE),
	.CoreAPB3_C0_0_APBmslave0_PWRITE(CoreAPB3_C0_0_APBmslave0_PWRITE),
	.N_342(N_342),
	.N_341(N_341),
	.N_340(N_340),
	.N_339(N_339),
	.N_307(N_307),
	.N_306(N_306),
	.N_305(N_305),
	.N_336(N_336),
	.N_335(N_335),
	.N_302(N_302),
	.N_301(N_301),
	.N_83(N_83),
	.N_103(N_103),
	.N_104(N_104),
	.N_105(N_105),
	.N_106(N_106),
	.N_107(N_107),
	.N_108(N_108),
	.N_109(N_109),
	.N_338(N_338),
	.N_337(N_337),
	.N_304(N_304),
	.N_303(N_303),
	.N_332(N_332),
	.N_331(N_331),
	.N_298(N_298),
	.N_297(N_297),
	.N_328(N_328),
	.N_327(N_327),
	.N_326(N_326),
	.N_325(N_325),
	.N_324(N_324),
	.N_323(N_323),
	.N_294(N_294),
	.N_293(N_293),
	.N_292(N_292),
	.N_291(N_291),
	.N_290(N_290),
	.N_289(N_289),
	.sync_pulse_1_cry_31_FCO(sync_pulse_1_cry_31_FCO),
	.psh_negedge_reg_1_sqmuxa_2_0_0_1z(psh_negedge_reg_1_sqmuxa_2_0_0),
	.N_346(N_346),
	.PRDATA_regif_sn_N_12(PRDATA_regif_sn_N_12),
	.PRDATA_regif_sn_m13_0_1z(PRDATA_regif_sn_m13_0),
	.psh_period_reg_1_sqmuxa_2_0(psh_period_reg_1_sqmuxa_2_0),
	.N_66(N_66),
	.Connection_system_sb_0_FIC_0_CLK(Connection_system_sb_0_FIC_0_CLK),
	.ETH_NRESET_c(ETH_NRESET_c)
);
// @31:1401
  corepwm_timebase \G0b.timebase_inst  (
	.period_reg({period_reg_15, period_reg_14, period_reg[29:22], period_reg_5, period_reg_4, period_reg[19:18], period_reg_1, period_reg_0, period_reg[15:0]}),
	.prescale_reg({prescale_reg_15, prescale_reg_14, prescale_reg[29:22], prescale_reg_5, prescale_reg_4, prescale_reg[19:18], prescale_reg_1, prescale_reg_0, prescale_reg[15:0]}),
	.period_cnt(period_cnt[31:0]),
	.sync_pulse_1_cry_31_FCO(sync_pulse_1_cry_31_FCO),
	.Connection_system_sb_0_FIC_0_CLK(Connection_system_sb_0_FIC_0_CLK),
	.ETH_NRESET_c(ETH_NRESET_c)
);
// @31:1448
  corepwm_pwm_gen \xhdl63.pwm_gen_inst  (
	.pwm_enable_reg(pwm_enable_reg[2:1]),
	.pwm_negedge_reg(pwm_negedge_reg[64:1]),
	.period_cnt(period_cnt[31:0]),
	.PWM_net_0_0(PWM_net_0_0),
	.sync_pulse_1_cry_31_FCO(sync_pulse_1_cry_31_FCO),
	.Connection_system_sb_0_FIC_0_CLK(Connection_system_sb_0_FIC_0_CLK),
	.ETH_NRESET_c(ETH_NRESET_c),
	.Board_J8_c(Board_J8_c)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* corepwm */

module corepwm_C0 (
  CoreAPB3_C0_0_APBmslave0_PADDR,
  PRDATA_regif_d_0,
  CoreAPB3_C0_0_APBmslave0_PRDATA,
  period_reg_0,
  period_reg_1,
  period_reg_4,
  period_reg_5,
  period_reg_14,
  period_reg_15,
  prescale_reg_0,
  prescale_reg_1,
  prescale_reg_4,
  prescale_reg_5,
  prescale_reg_14,
  prescale_reg_15,
  CoreAPB3_C0_0_APBmslave0_PWDATA,
  PWM_net_0_0,
  ETH_NRESET_c,
  Connection_system_sb_0_FIC_0_CLK,
  CoreAPB3_C0_0_APBmslave0_PWRITE,
  CoreAPB3_C0_0_APBmslave0_PENABLE,
  CoreAPB3_C0_0_APBmslave0_PSELx,
  N_270,
  N_363,
  N_362,
  N_354,
  N_342,
  N_341,
  N_340,
  N_339,
  N_307,
  N_306,
  N_305,
  N_336,
  N_335,
  N_302,
  N_301,
  N_83,
  N_103,
  N_104,
  N_105,
  N_106,
  N_107,
  N_108,
  N_109,
  N_338,
  N_337,
  N_304,
  N_303,
  N_332,
  N_331,
  N_298,
  N_297,
  N_328,
  N_327,
  N_326,
  N_325,
  N_324,
  N_323,
  N_294,
  N_293,
  N_292,
  N_291,
  N_290,
  N_289,
  psh_negedge_reg_1_sqmuxa_2_0_0,
  N_346,
  PRDATA_regif_sn_N_12,
  PRDATA_regif_sn_m13_0,
  psh_period_reg_1_sqmuxa_2_0,
  N_66,
  Board_J8_c
)
;
input [7:2] CoreAPB3_C0_0_APBmslave0_PADDR ;
output PRDATA_regif_d_0 ;
output [7:2] CoreAPB3_C0_0_APBmslave0_PRDATA ;
output period_reg_0 ;
output period_reg_1 ;
output period_reg_4 ;
output period_reg_5 ;
output period_reg_14 ;
output period_reg_15 ;
output prescale_reg_0 ;
output prescale_reg_1 ;
output prescale_reg_4 ;
output prescale_reg_5 ;
output prescale_reg_14 ;
output prescale_reg_15 ;
input [31:0] CoreAPB3_C0_0_APBmslave0_PWDATA ;
output PWM_net_0_0 ;
input ETH_NRESET_c ;
input Connection_system_sb_0_FIC_0_CLK ;
input CoreAPB3_C0_0_APBmslave0_PWRITE ;
input CoreAPB3_C0_0_APBmslave0_PENABLE ;
input CoreAPB3_C0_0_APBmslave0_PSELx ;
output N_270 ;
output N_363 ;
output N_362 ;
output N_354 ;
output N_342 ;
output N_341 ;
output N_340 ;
output N_339 ;
output N_307 ;
output N_306 ;
output N_305 ;
output N_336 ;
output N_335 ;
output N_302 ;
output N_301 ;
output N_83 ;
output N_103 ;
output N_104 ;
output N_105 ;
output N_106 ;
output N_107 ;
output N_108 ;
output N_109 ;
output N_338 ;
output N_337 ;
output N_304 ;
output N_303 ;
output N_332 ;
output N_331 ;
output N_298 ;
output N_297 ;
output N_328 ;
output N_327 ;
output N_326 ;
output N_325 ;
output N_324 ;
output N_323 ;
output N_294 ;
output N_293 ;
output N_292 ;
output N_291 ;
output N_290 ;
output N_289 ;
output psh_negedge_reg_1_sqmuxa_2_0_0 ;
output N_346 ;
output PRDATA_regif_sn_N_12 ;
output PRDATA_regif_sn_m13_0 ;
output psh_period_reg_1_sqmuxa_2_0 ;
output N_66 ;
output Board_J8_c ;
wire PRDATA_regif_d_0 ;
wire period_reg_0 ;
wire period_reg_1 ;
wire period_reg_4 ;
wire period_reg_5 ;
wire period_reg_14 ;
wire period_reg_15 ;
wire prescale_reg_0 ;
wire prescale_reg_1 ;
wire prescale_reg_4 ;
wire prescale_reg_5 ;
wire prescale_reg_14 ;
wire prescale_reg_15 ;
wire PWM_net_0_0 ;
wire ETH_NRESET_c ;
wire Connection_system_sb_0_FIC_0_CLK ;
wire CoreAPB3_C0_0_APBmslave0_PWRITE ;
wire CoreAPB3_C0_0_APBmslave0_PENABLE ;
wire CoreAPB3_C0_0_APBmslave0_PSELx ;
wire N_270 ;
wire N_363 ;
wire N_362 ;
wire N_354 ;
wire N_342 ;
wire N_341 ;
wire N_340 ;
wire N_339 ;
wire N_307 ;
wire N_306 ;
wire N_305 ;
wire N_336 ;
wire N_335 ;
wire N_302 ;
wire N_301 ;
wire N_83 ;
wire N_103 ;
wire N_104 ;
wire N_105 ;
wire N_106 ;
wire N_107 ;
wire N_108 ;
wire N_109 ;
wire N_338 ;
wire N_337 ;
wire N_304 ;
wire N_303 ;
wire N_332 ;
wire N_331 ;
wire N_298 ;
wire N_297 ;
wire N_328 ;
wire N_327 ;
wire N_326 ;
wire N_325 ;
wire N_324 ;
wire N_323 ;
wire N_294 ;
wire N_293 ;
wire N_292 ;
wire N_291 ;
wire N_290 ;
wire N_289 ;
wire psh_negedge_reg_1_sqmuxa_2_0_0 ;
wire N_346 ;
wire PRDATA_regif_sn_N_12 ;
wire PRDATA_regif_sn_m13_0 ;
wire psh_period_reg_1_sqmuxa_2_0 ;
wire N_66 ;
wire Board_J8_c ;
wire GND ;
wire VCC ;
// @32:83
  corepwm corepwm_C0_0 (
	.PWM_net_0_0(PWM_net_0_0),
	.CoreAPB3_C0_0_APBmslave0_PWDATA(CoreAPB3_C0_0_APBmslave0_PWDATA[31:0]),
	.prescale_reg_0(prescale_reg_0),
	.prescale_reg_1(prescale_reg_1),
	.prescale_reg_4(prescale_reg_4),
	.prescale_reg_5(prescale_reg_5),
	.prescale_reg_14(prescale_reg_14),
	.prescale_reg_15(prescale_reg_15),
	.period_reg_0(period_reg_0),
	.period_reg_1(period_reg_1),
	.period_reg_4(period_reg_4),
	.period_reg_5(period_reg_5),
	.period_reg_14(period_reg_14),
	.period_reg_15(period_reg_15),
	.CoreAPB3_C0_0_APBmslave0_PRDATA(CoreAPB3_C0_0_APBmslave0_PRDATA[7:2]),
	.PRDATA_regif_d_0(PRDATA_regif_d_0),
	.CoreAPB3_C0_0_APBmslave0_PADDR(CoreAPB3_C0_0_APBmslave0_PADDR[7:2]),
	.Board_J8_c(Board_J8_c),
	.N_66(N_66),
	.psh_period_reg_1_sqmuxa_2_0(psh_period_reg_1_sqmuxa_2_0),
	.PRDATA_regif_sn_m13_0(PRDATA_regif_sn_m13_0),
	.PRDATA_regif_sn_N_12(PRDATA_regif_sn_N_12),
	.N_346(N_346),
	.psh_negedge_reg_1_sqmuxa_2_0_0(psh_negedge_reg_1_sqmuxa_2_0_0),
	.N_289(N_289),
	.N_290(N_290),
	.N_291(N_291),
	.N_292(N_292),
	.N_293(N_293),
	.N_294(N_294),
	.N_323(N_323),
	.N_324(N_324),
	.N_325(N_325),
	.N_326(N_326),
	.N_327(N_327),
	.N_328(N_328),
	.N_297(N_297),
	.N_298(N_298),
	.N_331(N_331),
	.N_332(N_332),
	.N_303(N_303),
	.N_304(N_304),
	.N_337(N_337),
	.N_338(N_338),
	.N_109(N_109),
	.N_108(N_108),
	.N_107(N_107),
	.N_106(N_106),
	.N_105(N_105),
	.N_104(N_104),
	.N_103(N_103),
	.N_83(N_83),
	.N_301(N_301),
	.N_302(N_302),
	.N_335(N_335),
	.N_336(N_336),
	.N_305(N_305),
	.N_306(N_306),
	.N_307(N_307),
	.N_339(N_339),
	.N_340(N_340),
	.N_341(N_341),
	.N_342(N_342),
	.N_354(N_354),
	.N_362(N_362),
	.N_363(N_363),
	.N_270(N_270),
	.CoreAPB3_C0_0_APBmslave0_PSELx(CoreAPB3_C0_0_APBmslave0_PSELx),
	.CoreAPB3_C0_0_APBmslave0_PENABLE(CoreAPB3_C0_0_APBmslave0_PENABLE),
	.CoreAPB3_C0_0_APBmslave0_PWRITE(CoreAPB3_C0_0_APBmslave0_PWRITE),
	.Connection_system_sb_0_FIC_0_CLK(Connection_system_sb_0_FIC_0_CLK),
	.ETH_NRESET_c(ETH_NRESET_c)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* corepwm_C0 */

module LED_inverter_dimmer (
  Board_LEDs_c,
  PWM_net_0_0,
  Connection_system_sb_0_GPIO_0_M2F,
  Connection_system_sb_0_GPIO_1_M2F,
  Connection_system_sb_0_GPIO_2_M2F,
  Connection_system_sb_0_GPIO_3_M2F,
  Connection_system_sb_0_GPIO_4_M2F,
  Connection_system_sb_0_GPIO_5_M2F,
  Connection_system_sb_0_GPIO_6_M2F,
  Connection_system_sb_0_GPIO_7_M2F
)
;
output [7:0] Board_LEDs_c ;
input PWM_net_0_0 ;
input Connection_system_sb_0_GPIO_0_M2F ;
input Connection_system_sb_0_GPIO_1_M2F ;
input Connection_system_sb_0_GPIO_2_M2F ;
input Connection_system_sb_0_GPIO_3_M2F ;
input Connection_system_sb_0_GPIO_4_M2F ;
input Connection_system_sb_0_GPIO_5_M2F ;
input Connection_system_sb_0_GPIO_6_M2F ;
input Connection_system_sb_0_GPIO_7_M2F ;
wire PWM_net_0_0 ;
wire Connection_system_sb_0_GPIO_0_M2F ;
wire Connection_system_sb_0_GPIO_1_M2F ;
wire Connection_system_sb_0_GPIO_2_M2F ;
wire Connection_system_sb_0_GPIO_3_M2F ;
wire Connection_system_sb_0_GPIO_4_M2F ;
wire Connection_system_sb_0_GPIO_5_M2F ;
wire Connection_system_sb_0_GPIO_6_M2F ;
wire Connection_system_sb_0_GPIO_7_M2F ;
wire GND ;
wire VCC ;
// @17:37
  CFG2 \g_led_toggles.7.Board_LEDs_15[7]  (
	.A(Connection_system_sb_0_GPIO_7_M2F),
	.B(PWM_net_0_0),
	.Y(Board_LEDs_c[7])
);
defparam \g_led_toggles.7.Board_LEDs_15[7] .INIT=4'hD;
// @17:37
  CFG2 \g_led_toggles.6.Board_LEDs_13[6]  (
	.A(Connection_system_sb_0_GPIO_6_M2F),
	.B(PWM_net_0_0),
	.Y(Board_LEDs_c[6])
);
defparam \g_led_toggles.6.Board_LEDs_13[6] .INIT=4'hD;
// @17:37
  CFG2 \g_led_toggles.5.Board_LEDs_11[5]  (
	.A(Connection_system_sb_0_GPIO_5_M2F),
	.B(PWM_net_0_0),
	.Y(Board_LEDs_c[5])
);
defparam \g_led_toggles.5.Board_LEDs_11[5] .INIT=4'hD;
// @17:37
  CFG2 \g_led_toggles.4.Board_LEDs_9[4]  (
	.A(Connection_system_sb_0_GPIO_4_M2F),
	.B(PWM_net_0_0),
	.Y(Board_LEDs_c[4])
);
defparam \g_led_toggles.4.Board_LEDs_9[4] .INIT=4'hD;
// @17:37
  CFG2 \g_led_toggles.3.Board_LEDs_7[3]  (
	.A(Connection_system_sb_0_GPIO_3_M2F),
	.B(PWM_net_0_0),
	.Y(Board_LEDs_c[3])
);
defparam \g_led_toggles.3.Board_LEDs_7[3] .INIT=4'hD;
// @17:37
  CFG2 \g_led_toggles.2.Board_LEDs_5[2]  (
	.A(Connection_system_sb_0_GPIO_2_M2F),
	.B(PWM_net_0_0),
	.Y(Board_LEDs_c[2])
);
defparam \g_led_toggles.2.Board_LEDs_5[2] .INIT=4'hD;
// @17:37
  CFG2 \g_led_toggles.1.Board_LEDs_3[1]  (
	.A(Connection_system_sb_0_GPIO_1_M2F),
	.B(PWM_net_0_0),
	.Y(Board_LEDs_c[1])
);
defparam \g_led_toggles.1.Board_LEDs_3[1] .INIT=4'hD;
// @17:37
  CFG2 \g_led_toggles.0.Board_LEDs_1[0]  (
	.A(Connection_system_sb_0_GPIO_0_M2F),
	.B(PWM_net_0_0),
	.Y(Board_LEDs_c[0])
);
defparam \g_led_toggles.0.Board_LEDs_1[0] .INIT=4'hD;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* LED_inverter_dimmer */

module timerZ1 (
  Connection_system_sb_0_FIC_0_CLK,
  rstn_i_i,
  CLK_SPI_sig
)
;
input Connection_system_sb_0_FIC_0_CLK ;
input rstn_i_i ;
output CLK_SPI_sig ;
wire Connection_system_sb_0_FIC_0_CLK ;
wire rstn_i_i ;
wire CLK_SPI_sig ;
wire [5:0] counter;
wire [0:0] counter_i;
wire [5:1] counter_3;
wire timer_clock_out_sig_Z ;
wire VCC ;
wire un6_counter ;
wire GND ;
wire un10_counter_axbxc2_Z ;
wire un10_counter_axbxc3_Z ;
wire un5_counter_2 ;
wire un2_counter_2 ;
wire un2_counter ;
wire un10_counter_c4 ;
wire N_1 ;
  CLKINT timer_clock_out_sig_inferred_clock_RNIPHR7 (
	.Y(CLK_SPI_sig),
	.A(timer_clock_out_sig_Z)
);
  CFG1 \counter_RNO[0]  (
	.A(counter[0]),
	.Y(counter_i[0])
);
defparam \counter_RNO[0] .INIT=2'h1;
// @24:48
  SLE timer_clock_out_sig (
	.Q(timer_clock_out_sig_Z),
	.ADn(VCC),
	.ALn(rstn_i_i),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(counter[5]),
	.EN(un6_counter),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:48
  SLE \counter[0]  (
	.Q(counter[0]),
	.ADn(VCC),
	.ALn(rstn_i_i),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(counter_i[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:48
  SLE \counter[1]  (
	.Q(counter[1]),
	.ADn(VCC),
	.ALn(rstn_i_i),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(counter_3[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:48
  SLE \counter[2]  (
	.Q(counter[2]),
	.ADn(VCC),
	.ALn(rstn_i_i),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(un10_counter_axbxc2_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:48
  SLE \counter[3]  (
	.Q(counter[3]),
	.ADn(VCC),
	.ALn(rstn_i_i),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(un10_counter_axbxc3_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:48
  SLE \counter[4]  (
	.Q(counter[4]),
	.ADn(VCC),
	.ALn(rstn_i_i),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(counter_3[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:48
  SLE \counter[5]  (
	.Q(counter[5]),
	.ADn(VCC),
	.ALn(rstn_i_i),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(counter_3[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:61
  CFG4 \gen_else.un6_counter  (
	.A(un5_counter_2),
	.B(un2_counter_2),
	.C(counter[2]),
	.D(counter[1]),
	.Y(un6_counter)
);
defparam \gen_else.un6_counter .INIT=16'h000E;
// @24:57
  CFG4 \gen_else.un2_counter_2  (
	.A(counter[5]),
	.B(counter[4]),
	.C(counter[3]),
	.D(counter[0]),
	.Y(un2_counter_2)
);
defparam \gen_else.un2_counter_2 .INIT=16'h0800;
// @24:61
  CFG4 \gen_else.un5_counter_2  (
	.A(counter[5]),
	.B(counter[4]),
	.C(counter[3]),
	.D(counter[0]),
	.Y(un5_counter_2)
);
defparam \gen_else.un5_counter_2 .INIT=16'h4000;
// @24:62
  CFG3 un10_counter_axbxc2 (
	.A(counter[2]),
	.B(counter[1]),
	.C(counter[0]),
	.Y(un10_counter_axbxc2_Z)
);
defparam un10_counter_axbxc2.INIT=8'h6A;
// @24:57
  CFG3 \gen_else.un2_counter  (
	.A(counter[1]),
	.B(un2_counter_2),
	.C(counter[2]),
	.Y(un2_counter)
);
defparam \gen_else.un2_counter .INIT=8'h04;
// @24:62
  CFG4 un10_counter_ac0_5 (
	.A(counter[3]),
	.B(counter[2]),
	.C(counter[1]),
	.D(counter[0]),
	.Y(un10_counter_c4)
);
defparam un10_counter_ac0_5.INIT=16'h8000;
// @24:62
  CFG4 un10_counter_axbxc3 (
	.A(counter[3]),
	.B(counter[2]),
	.C(counter[1]),
	.D(counter[0]),
	.Y(un10_counter_axbxc3_Z)
);
defparam un10_counter_axbxc3.INIT=16'h6AAA;
// @24:53
  CFG3 \counter_3[1]  (
	.A(counter[0]),
	.B(un2_counter),
	.C(counter[1]),
	.Y(counter_3[1])
);
defparam \counter_3[1] .INIT=8'h12;
// @24:53
  CFG3 \counter_3[4]  (
	.A(un2_counter),
	.B(counter[4]),
	.C(un10_counter_c4),
	.Y(counter_3[4])
);
defparam \counter_3[4] .INIT=8'h14;
// @24:53
  CFG4 \counter_3[5]  (
	.A(counter[5]),
	.B(counter[4]),
	.C(un10_counter_c4),
	.D(un2_counter),
	.Y(counter_3[5])
);
defparam \counter_3[5] .INIT=16'h006A;
//@33:216
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* timerZ1 */

module timerZ0 (
  timer_indicator_sig,
  CLK_SPI_sig,
  rstn_i_i
)
;
output timer_indicator_sig ;
input CLK_SPI_sig ;
input rstn_i_i ;
wire timer_indicator_sig ;
wire CLK_SPI_sig ;
wire rstn_i_i ;
wire [18:0] counter;
wire [0:0] counter_i;
wire [18:5] counter_3;
wire VCC ;
wire un10_counter_cry_11_S ;
wire GND ;
wire un10_counter_cry_12_S ;
wire un10_counter_cry_14_S ;
wire un10_counter_cry_1_S ;
wire un10_counter_cry_2_S ;
wire un10_counter_cry_3_S ;
wire un10_counter_cry_4_S ;
wire un10_counter_cry_6_S ;
wire un10_counter_cry_7_S ;
wire un10_counter_cry_9_S ;
wire un10_counter_cry_10_S ;
wire un2_counter ;
wire un10_counter_s_1_121_FCO ;
wire un10_counter_s_1_121_S ;
wire un10_counter_s_1_121_Y ;
wire un10_counter_cry_1_Z ;
wire un10_counter_cry_1_Y ;
wire un10_counter_cry_2_Z ;
wire un10_counter_cry_2_Y ;
wire un10_counter_cry_3_Z ;
wire un10_counter_cry_3_Y ;
wire un10_counter_cry_4_Z ;
wire un10_counter_cry_4_Y ;
wire un10_counter_cry_5_Z ;
wire un10_counter_cry_5_S ;
wire un10_counter_cry_5_Y ;
wire un10_counter_cry_6_Z ;
wire un10_counter_cry_6_Y ;
wire un10_counter_cry_7_Z ;
wire un10_counter_cry_7_Y ;
wire un10_counter_cry_8_Z ;
wire un10_counter_cry_8_S ;
wire un10_counter_cry_8_Y ;
wire un10_counter_cry_9_Z ;
wire un10_counter_cry_9_Y ;
wire un10_counter_cry_10_Z ;
wire un10_counter_cry_10_Y ;
wire un10_counter_cry_11_Z ;
wire un10_counter_cry_11_Y ;
wire un10_counter_cry_12_Z ;
wire un10_counter_cry_12_Y ;
wire un10_counter_cry_13_Z ;
wire un10_counter_cry_13_S ;
wire un10_counter_cry_13_Y ;
wire un10_counter_cry_14_Z ;
wire un10_counter_cry_14_Y ;
wire un10_counter_cry_15_Z ;
wire un10_counter_cry_15_S ;
wire un10_counter_cry_15_Y ;
wire un10_counter_cry_16_Z ;
wire un10_counter_cry_16_S ;
wire un10_counter_cry_16_Y ;
wire un10_counter_s_18_FCO ;
wire un10_counter_s_18_S ;
wire un10_counter_s_18_Y ;
wire un10_counter_cry_17_Z ;
wire un10_counter_cry_17_S ;
wire un10_counter_cry_17_Y ;
wire un2_counter_13 ;
wire un2_counter_12 ;
wire un2_counter_11 ;
wire un2_counter_10 ;
wire un2_counter_14 ;
wire N_1 ;
  CFG1 \counter_RNO[0]  (
	.A(counter[0]),
	.Y(counter_i[0])
);
defparam \counter_RNO[0] .INIT=2'h1;
// @24:48
  SLE \counter[11]  (
	.Q(counter[11]),
	.ADn(VCC),
	.ALn(rstn_i_i),
	.CLK(CLK_SPI_sig),
	.D(un10_counter_cry_11_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:48
  SLE \counter[12]  (
	.Q(counter[12]),
	.ADn(VCC),
	.ALn(rstn_i_i),
	.CLK(CLK_SPI_sig),
	.D(un10_counter_cry_12_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:48
  SLE \counter[13]  (
	.Q(counter[13]),
	.ADn(VCC),
	.ALn(rstn_i_i),
	.CLK(CLK_SPI_sig),
	.D(counter_3[13]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:48
  SLE \counter[14]  (
	.Q(counter[14]),
	.ADn(VCC),
	.ALn(rstn_i_i),
	.CLK(CLK_SPI_sig),
	.D(un10_counter_cry_14_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:48
  SLE \counter[15]  (
	.Q(counter[15]),
	.ADn(VCC),
	.ALn(rstn_i_i),
	.CLK(CLK_SPI_sig),
	.D(counter_3[15]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:48
  SLE \counter[16]  (
	.Q(counter[16]),
	.ADn(VCC),
	.ALn(rstn_i_i),
	.CLK(CLK_SPI_sig),
	.D(counter_3[16]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:48
  SLE \counter[17]  (
	.Q(counter[17]),
	.ADn(VCC),
	.ALn(rstn_i_i),
	.CLK(CLK_SPI_sig),
	.D(counter_3[17]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:48
  SLE \counter[18]  (
	.Q(counter[18]),
	.ADn(VCC),
	.ALn(rstn_i_i),
	.CLK(CLK_SPI_sig),
	.D(counter_3[18]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:48
  SLE \counter[0]  (
	.Q(counter[0]),
	.ADn(VCC),
	.ALn(rstn_i_i),
	.CLK(CLK_SPI_sig),
	.D(counter_i[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:48
  SLE \counter[1]  (
	.Q(counter[1]),
	.ADn(VCC),
	.ALn(rstn_i_i),
	.CLK(CLK_SPI_sig),
	.D(un10_counter_cry_1_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:48
  SLE \counter[2]  (
	.Q(counter[2]),
	.ADn(VCC),
	.ALn(rstn_i_i),
	.CLK(CLK_SPI_sig),
	.D(un10_counter_cry_2_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:48
  SLE \counter[3]  (
	.Q(counter[3]),
	.ADn(VCC),
	.ALn(rstn_i_i),
	.CLK(CLK_SPI_sig),
	.D(un10_counter_cry_3_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:48
  SLE \counter[4]  (
	.Q(counter[4]),
	.ADn(VCC),
	.ALn(rstn_i_i),
	.CLK(CLK_SPI_sig),
	.D(un10_counter_cry_4_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:48
  SLE \counter[5]  (
	.Q(counter[5]),
	.ADn(VCC),
	.ALn(rstn_i_i),
	.CLK(CLK_SPI_sig),
	.D(counter_3[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:48
  SLE \counter[6]  (
	.Q(counter[6]),
	.ADn(VCC),
	.ALn(rstn_i_i),
	.CLK(CLK_SPI_sig),
	.D(un10_counter_cry_6_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:48
  SLE \counter[7]  (
	.Q(counter[7]),
	.ADn(VCC),
	.ALn(rstn_i_i),
	.CLK(CLK_SPI_sig),
	.D(un10_counter_cry_7_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:48
  SLE \counter[8]  (
	.Q(counter[8]),
	.ADn(VCC),
	.ALn(rstn_i_i),
	.CLK(CLK_SPI_sig),
	.D(counter_3[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:48
  SLE \counter[9]  (
	.Q(counter[9]),
	.ADn(VCC),
	.ALn(rstn_i_i),
	.CLK(CLK_SPI_sig),
	.D(un10_counter_cry_9_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:48
  SLE \counter[10]  (
	.Q(counter[10]),
	.ADn(VCC),
	.ALn(rstn_i_i),
	.CLK(CLK_SPI_sig),
	.D(un10_counter_cry_10_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:48
  SLE timer_indic_sig (
	.Q(timer_indicator_sig),
	.ADn(VCC),
	.ALn(rstn_i_i),
	.CLK(CLK_SPI_sig),
	.D(un2_counter),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:62
  ARI1 un10_counter_s_1_121 (
	.FCO(un10_counter_s_1_121_FCO),
	.S(un10_counter_s_1_121_S),
	.Y(un10_counter_s_1_121_Y),
	.B(counter[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam un10_counter_s_1_121.INIT=20'h4AA00;
// @24:62
  ARI1 un10_counter_cry_1 (
	.FCO(un10_counter_cry_1_Z),
	.S(un10_counter_cry_1_S),
	.Y(un10_counter_cry_1_Y),
	.B(counter[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un10_counter_s_1_121_FCO)
);
defparam un10_counter_cry_1.INIT=20'h4AA00;
// @24:62
  ARI1 un10_counter_cry_2 (
	.FCO(un10_counter_cry_2_Z),
	.S(un10_counter_cry_2_S),
	.Y(un10_counter_cry_2_Y),
	.B(counter[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un10_counter_cry_1_Z)
);
defparam un10_counter_cry_2.INIT=20'h4AA00;
// @24:62
  ARI1 un10_counter_cry_3 (
	.FCO(un10_counter_cry_3_Z),
	.S(un10_counter_cry_3_S),
	.Y(un10_counter_cry_3_Y),
	.B(counter[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un10_counter_cry_2_Z)
);
defparam un10_counter_cry_3.INIT=20'h4AA00;
// @24:62
  ARI1 un10_counter_cry_4 (
	.FCO(un10_counter_cry_4_Z),
	.S(un10_counter_cry_4_S),
	.Y(un10_counter_cry_4_Y),
	.B(counter[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un10_counter_cry_3_Z)
);
defparam un10_counter_cry_4.INIT=20'h4AA00;
// @24:62
  ARI1 un10_counter_cry_5 (
	.FCO(un10_counter_cry_5_Z),
	.S(un10_counter_cry_5_S),
	.Y(un10_counter_cry_5_Y),
	.B(counter[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un10_counter_cry_4_Z)
);
defparam un10_counter_cry_5.INIT=20'h4AA00;
// @24:62
  ARI1 un10_counter_cry_6 (
	.FCO(un10_counter_cry_6_Z),
	.S(un10_counter_cry_6_S),
	.Y(un10_counter_cry_6_Y),
	.B(counter[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un10_counter_cry_5_Z)
);
defparam un10_counter_cry_6.INIT=20'h4AA00;
// @24:62
  ARI1 un10_counter_cry_7 (
	.FCO(un10_counter_cry_7_Z),
	.S(un10_counter_cry_7_S),
	.Y(un10_counter_cry_7_Y),
	.B(counter[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un10_counter_cry_6_Z)
);
defparam un10_counter_cry_7.INIT=20'h4AA00;
// @24:62
  ARI1 un10_counter_cry_8 (
	.FCO(un10_counter_cry_8_Z),
	.S(un10_counter_cry_8_S),
	.Y(un10_counter_cry_8_Y),
	.B(counter[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un10_counter_cry_7_Z)
);
defparam un10_counter_cry_8.INIT=20'h4AA00;
// @24:62
  ARI1 un10_counter_cry_9 (
	.FCO(un10_counter_cry_9_Z),
	.S(un10_counter_cry_9_S),
	.Y(un10_counter_cry_9_Y),
	.B(counter[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un10_counter_cry_8_Z)
);
defparam un10_counter_cry_9.INIT=20'h4AA00;
// @24:62
  ARI1 un10_counter_cry_10 (
	.FCO(un10_counter_cry_10_Z),
	.S(un10_counter_cry_10_S),
	.Y(un10_counter_cry_10_Y),
	.B(counter[10]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un10_counter_cry_9_Z)
);
defparam un10_counter_cry_10.INIT=20'h4AA00;
// @24:62
  ARI1 un10_counter_cry_11 (
	.FCO(un10_counter_cry_11_Z),
	.S(un10_counter_cry_11_S),
	.Y(un10_counter_cry_11_Y),
	.B(counter[11]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un10_counter_cry_10_Z)
);
defparam un10_counter_cry_11.INIT=20'h4AA00;
// @24:62
  ARI1 un10_counter_cry_12 (
	.FCO(un10_counter_cry_12_Z),
	.S(un10_counter_cry_12_S),
	.Y(un10_counter_cry_12_Y),
	.B(counter[12]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un10_counter_cry_11_Z)
);
defparam un10_counter_cry_12.INIT=20'h4AA00;
// @24:62
  ARI1 un10_counter_cry_13 (
	.FCO(un10_counter_cry_13_Z),
	.S(un10_counter_cry_13_S),
	.Y(un10_counter_cry_13_Y),
	.B(counter[13]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un10_counter_cry_12_Z)
);
defparam un10_counter_cry_13.INIT=20'h4AA00;
// @24:62
  ARI1 un10_counter_cry_14 (
	.FCO(un10_counter_cry_14_Z),
	.S(un10_counter_cry_14_S),
	.Y(un10_counter_cry_14_Y),
	.B(counter[14]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un10_counter_cry_13_Z)
);
defparam un10_counter_cry_14.INIT=20'h4AA00;
// @24:62
  ARI1 un10_counter_cry_15 (
	.FCO(un10_counter_cry_15_Z),
	.S(un10_counter_cry_15_S),
	.Y(un10_counter_cry_15_Y),
	.B(counter[15]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un10_counter_cry_14_Z)
);
defparam un10_counter_cry_15.INIT=20'h4AA00;
// @24:62
  ARI1 un10_counter_cry_16 (
	.FCO(un10_counter_cry_16_Z),
	.S(un10_counter_cry_16_S),
	.Y(un10_counter_cry_16_Y),
	.B(counter[16]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un10_counter_cry_15_Z)
);
defparam un10_counter_cry_16.INIT=20'h4AA00;
// @24:62
  ARI1 un10_counter_s_18 (
	.FCO(un10_counter_s_18_FCO),
	.S(un10_counter_s_18_S),
	.Y(un10_counter_s_18_Y),
	.B(counter[18]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un10_counter_cry_17_Z)
);
defparam un10_counter_s_18.INIT=20'h4AA00;
// @24:62
  ARI1 un10_counter_cry_17 (
	.FCO(un10_counter_cry_17_Z),
	.S(un10_counter_cry_17_S),
	.Y(un10_counter_cry_17_Y),
	.B(counter[17]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un10_counter_cry_16_Z)
);
defparam un10_counter_cry_17.INIT=20'h4AA00;
// @24:57
  CFG4 \gen_else.un2_counter_13  (
	.A(counter[10]),
	.B(counter[7]),
	.C(counter[6]),
	.D(counter[5]),
	.Y(un2_counter_13)
);
defparam \gen_else.un2_counter_13 .INIT=16'h0001;
// @24:57
  CFG4 \gen_else.un2_counter_12  (
	.A(counter[3]),
	.B(counter[2]),
	.C(counter[1]),
	.D(counter[0]),
	.Y(un2_counter_12)
);
defparam \gen_else.un2_counter_12 .INIT=16'h8000;
// @24:57
  CFG4 \gen_else.un2_counter_11  (
	.A(counter[15]),
	.B(counter[13]),
	.C(counter[8]),
	.D(counter[4]),
	.Y(un2_counter_11)
);
defparam \gen_else.un2_counter_11 .INIT=16'h8000;
// @24:57
  CFG4 \gen_else.un2_counter_10  (
	.A(counter[18]),
	.B(counter[17]),
	.C(counter[16]),
	.D(counter[14]),
	.Y(un2_counter_10)
);
defparam \gen_else.un2_counter_10 .INIT=16'h0080;
// @24:57
  CFG4 \gen_else.un2_counter_14  (
	.A(counter[9]),
	.B(un2_counter_10),
	.C(counter[12]),
	.D(counter[11]),
	.Y(un2_counter_14)
);
defparam \gen_else.un2_counter_14 .INIT=16'h0004;
// @24:57
  CFG4 \gen_else.un2_counter  (
	.A(un2_counter_11),
	.B(un2_counter_13),
	.C(un2_counter_12),
	.D(un2_counter_14),
	.Y(un2_counter)
);
defparam \gen_else.un2_counter .INIT=16'h8000;
// @24:53
  CFG2 \counter_3[18]  (
	.A(un2_counter),
	.B(un10_counter_s_18_S),
	.Y(counter_3[18])
);
defparam \counter_3[18] .INIT=4'h4;
// @24:53
  CFG2 \counter_3[17]  (
	.A(un2_counter),
	.B(un10_counter_cry_17_S),
	.Y(counter_3[17])
);
defparam \counter_3[17] .INIT=4'h4;
// @24:53
  CFG2 \counter_3[16]  (
	.A(un2_counter),
	.B(un10_counter_cry_16_S),
	.Y(counter_3[16])
);
defparam \counter_3[16] .INIT=4'h4;
// @24:53
  CFG2 \counter_3[15]  (
	.A(un2_counter),
	.B(un10_counter_cry_15_S),
	.Y(counter_3[15])
);
defparam \counter_3[15] .INIT=4'h4;
// @24:53
  CFG2 \counter_3[13]  (
	.A(un2_counter),
	.B(un10_counter_cry_13_S),
	.Y(counter_3[13])
);
defparam \counter_3[13] .INIT=4'h4;
// @24:53
  CFG2 \counter_3[8]  (
	.A(un2_counter),
	.B(un10_counter_cry_8_S),
	.Y(counter_3[8])
);
defparam \counter_3[8] .INIT=4'h4;
// @24:53
  CFG2 \counter_3[5]  (
	.A(un2_counter),
	.B(un10_counter_cry_5_S),
	.Y(counter_3[5])
);
defparam \counter_3[5] .INIT=4'h4;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* timerZ0 */

module Nokia5110_Driver (
  Board_J7_c,
  CoreAPB3_C0_0_APBmslave0_PADDR,
  CoreAPB3_C0_0_APBmslave0_PWDATA,
  CoreAPB3_C0_0_APBmslave1_PRDATA,
  CoreAPB3_C0_0_APBmslave0_PENABLE,
  CoreAPB3_C0_0_APBmslave0_PWRITE,
  g0,
  Nokia5110_Driver_0_driver_busy,
  Connection_system_sb_0_FIC_0_CLK,
  ETH_NRESET_c,
  chip_enable_sig_i
)
;
output [2:0] Board_J7_c ;
input [7:0] CoreAPB3_C0_0_APBmslave0_PADDR ;
input [7:0] CoreAPB3_C0_0_APBmslave0_PWDATA ;
output [7:0] CoreAPB3_C0_0_APBmslave1_PRDATA ;
input CoreAPB3_C0_0_APBmslave0_PENABLE ;
input CoreAPB3_C0_0_APBmslave0_PWRITE ;
input g0 ;
output Nokia5110_Driver_0_driver_busy ;
input Connection_system_sb_0_FIC_0_CLK ;
input ETH_NRESET_c ;
output chip_enable_sig_i ;
wire CoreAPB3_C0_0_APBmslave0_PENABLE ;
wire CoreAPB3_C0_0_APBmslave0_PWRITE ;
wire g0 ;
wire Nokia5110_Driver_0_driver_busy ;
wire Connection_system_sb_0_FIC_0_CLK ;
wire ETH_NRESET_c ;
wire chip_enable_sig_i ;
wire [0:0] Driver_reg_ctrl_RNICS2P;
wire [7:0] prdata_sig_12;
wire [2:0] init_step;
wire [0:0] init_step_RNO;
wire [2:1] init_step_6;
wire [8:0] uSRAM_A_ADDR_sig;
wire [6:0] LCD_reg_mem_X;
wire [2:0] frame_count;
wire [2:0] frame_count_8;
wire [7:0] SPIout_byte;
wire [7:1] SPIout_byte_13;
wire [8:0] uSRAM_B_ADDR_sig;
wire [8:3] uSRAM_B_ADDR_sig_7;
wire [7:0] uSRAM_C_DIN_sig;
wire [2:0] LCD_reg_func_set;
wire [2:0] LCD_reg_bias_sys;
wire [2:0] LCD_reg_disp_ctrl;
wire [2:0] LCD_reg_mem_Y;
wire [6:0] LCD_reg_Vop_set;
wire [7:0] Driver_reg_ctrl;
wire [1:0] LCD_reg_temp_ctrl;
wire [0:0] LCD_State;
wire [0:0] LCD_State_ns;
wire [0:0] un1_screen_send_6_i;
wire [7:0] LCD_reg_mem_data;
wire [7:0] mem_1;
wire [17:2] mem_mem_0_0_B_DOUT;
wire [17:2] mem_mem_0_1_B_DOUT;
wire [17:2] mem_mem_0_2_B_DOUT;
wire [17:2] mem_mem_0_3_B_DOUT;
wire [1:0] prdata_sig_0_5_1_0_co1;
wire [1:0] prdata_sig_0_5_1_wmux_0_S;
wire [1:0] prdata_sig_0_5_1_0_y0;
wire [1:0] prdata_sig_0_5_1_0_co0;
wire [1:0] prdata_sig_0_5_1_0_wmux_S;
wire [2:0] prdata_sig_0_6_1_0_co1;
wire [2:0] prdata_sig_0_6_1_wmux_0_S;
wire [2:0] prdata_sig_0_6_1_0_y0;
wire [2:0] prdata_sig_0_6_1_0_co0;
wire [2:0] prdata_sig_0_6_1_0_wmux_S;
wire [4:4] prdata_sig_0_7_1_Z;
wire [1:1] prdata_sig_0_6_1_0;
wire [2:2] prdata_sig_0_5_1_1;
wire [7:5] prdata_sig_0_1;
wire [7:5] prdata_sig_121;
wire [7:5] prdata_sig_0_6_0;
wire [7:7] SPIout_byte_13_5_1;
wire rstn_i_i ;
wire chip_enable_sig_Z ;
wire VCC ;
wire GND ;
wire un21_math_result_cry_0_Y ;
wire un21_math_result_cry_1_S ;
wire un21_math_result_cry_2_S ;
wire un21_math_result_cry_3_S ;
wire un21_math_result_cry_4_S ;
wire un21_math_result_cry_5_S ;
wire un21_math_result_s_6_S ;
wire N_452_i ;
wire un1_screen_send_7_i ;
wire un1_uSRAM_B_ADDR_sig_1_cry_0_S ;
wire un1_uSRAM_B_ADDR_sig_1_cry_1_S ;
wire un1_uSRAM_B_ADDR_sig_1_cry_2_S ;
wire N_426_i ;
wire un54_psel ;
wire un47_psel ;
wire un12_psel ;
wire un33_psel ;
wire un19_psel ;
wire un61_psel ;
wire un40_psel ;
wire un5_psel ;
wire un26_psel ;
wire LCD_State_2_Z ;
wire SPIDO_sig_Z ;
wire SPIout_byte_11_sqmuxa_Z ;
wire frame_get_bit_Z ;
wire frame_get_bit_4_iv_i ;
wire screen_finished_Z ;
wire screen_finished_4_iv_i ;
wire refresh_indicator_Z ;
wire refresh_indicator_0_Z ;
wire data_command_queue_sig_Z ;
wire frame_start_Z ;
wire frame_start_0_sqmuxa_Z ;
wire data_command_queue_sig_2 ;
wire SPIDO_sig_0_sqmuxa_i ;
wire SPICLK_last_sig_Z ;
wire CLK_SPI_sig ;
wire timer_indicator_last_sig_Z ;
wire timer_indicator_sig ;
wire uSRAM_C_BLK_sig_Z ;
wire un1_uSRAM_B_ADDR_sig_1_cry_0_cy_Z ;
wire un1_uSRAM_B_ADDR_sig_1_cry_0_cy_S ;
wire un1_uSRAM_B_ADDR_sig_1_cry_0_cy_Y ;
wire un1_uSRAM_B_ADDR_sig_1_cry_0_Z ;
wire un1_uSRAM_B_ADDR_sig_1_cry_0_Y ;
wire un1_uSRAM_B_ADDR_sig_1_cry_1_Z ;
wire un1_uSRAM_B_ADDR_sig_1_cry_1_Y ;
wire un1_uSRAM_B_ADDR_sig_1_cry_2_Z ;
wire un1_uSRAM_B_ADDR_sig_1_cry_2_Y ;
wire un1_uSRAM_B_ADDR_sig_1_cry_3_Z ;
wire un1_uSRAM_B_ADDR_sig_1_cry_3_S ;
wire un1_uSRAM_B_ADDR_sig_1_cry_3_Y ;
wire un1_uSRAM_B_ADDR_sig_1_cry_4_Z ;
wire un1_uSRAM_B_ADDR_sig_1_cry_4_S ;
wire un1_uSRAM_B_ADDR_sig_1_cry_4_Y ;
wire un1_uSRAM_B_ADDR_sig_1_cry_5_Z ;
wire un1_uSRAM_B_ADDR_sig_1_cry_5_S ;
wire un1_uSRAM_B_ADDR_sig_1_cry_5_Y ;
wire un1_uSRAM_B_ADDR_sig_1_cry_6_Z ;
wire un1_uSRAM_B_ADDR_sig_1_cry_6_S ;
wire un1_uSRAM_B_ADDR_sig_1_cry_6_Y ;
wire un1_uSRAM_B_ADDR_sig_1_s_8_FCO ;
wire un1_uSRAM_B_ADDR_sig_1_s_8_S ;
wire un1_uSRAM_B_ADDR_sig_1_s_8_Y ;
wire un1_uSRAM_B_ADDR_sig_1_cry_7_Z ;
wire un1_uSRAM_B_ADDR_sig_1_cry_7_S ;
wire un1_uSRAM_B_ADDR_sig_1_cry_7_Y ;
wire un21_math_result_cry_0_Z ;
wire un21_math_result_cry_0_S ;
wire un21_math_result_cry_1_Z ;
wire un21_math_result_cry_1_Y ;
wire un21_math_result_cry_2_Z ;
wire un21_math_result_cry_2_Y ;
wire un21_math_result_cry_3_Z ;
wire un21_math_result_cry_3_Y ;
wire un21_math_result_cry_4_Z ;
wire un21_math_result_cry_4_Y ;
wire un21_math_result_s_6_FCO ;
wire un21_math_result_s_6_Y ;
wire un21_math_result_cry_5_Z ;
wire un21_math_result_cry_5_Y ;
wire LCD_reg_mem_data_1_sqmuxa_Z ;
wire N_264 ;
wire N_273 ;
wire prdata_sig_0_sn_N_11 ;
wire N_265 ;
wire N_275 ;
wire SPIout_byte_6_sqmuxa_1_Z ;
wire init_step_0_sqmuxa_Z ;
wire frame_count_0_sqmuxa_Z ;
wire un1_frame_count_0_sqmuxa_Z ;
wire un54_psel_1 ;
wire LCD_reg_mem_data_1_sqmuxa_1_Z ;
wire prdata_sig_0_10 ;
wire prdata_sig_0_9 ;
wire prdata_sig_0_7 ;
wire prdata_sig_0_14 ;
wire prdata_sig_0_13 ;
wire prdata_sig_0_11 ;
wire N_192_1 ;
wire SPIout_byte_4_sqmuxa_Z ;
wire SPIout_byte_8_sqmuxa_Z ;
wire SPIout_byte_13_sn_N_14_mux ;
wire SPIout_byte_13_5_2 ;
wire un3_psel ;
wire un47_psel_2 ;
wire un19_psel_1 ;
wire un54_psel_2 ;
wire prdata_sig_0_7_1 ;
wire N_286 ;
wire N_241 ;
wire un40_psel_0 ;
wire N_274 ;
wire N_266 ;
wire prdata_sig_0_sn_N_9 ;
wire prdata_sig_0_sn_N_22_mux ;
wire N_269 ;
wire N_271 ;
wire N_342 ;
wire un41_screen_send ;
wire un47_psel_0 ;
wire un26_psel_0 ;
wire frame_start_0_sqmuxa_1_Z ;
wire N_249 ;
wire N_192_2 ;
wire SPIout_byte_13_sn_N_16_mux_1 ;
wire N_457_1 ;
wire prdata_sig_0_sn_N_22_1 ;
wire un2_screen_send ;
wire N_240 ;
wire N_243 ;
wire N_471 ;
wire N_482 ;
wire SPIout_byte_9_sqmuxa_Z ;
wire N_454 ;
wire N_453 ;
wire N_474 ;
wire N_476 ;
wire N_481 ;
wire un40_psel_0_0 ;
wire un12_psel_1 ;
wire un61_psel_1 ;
wire un33_psel_1 ;
wire un54_psel_0_0 ;
wire un41_screen_send_6 ;
wire un41_screen_send_5 ;
wire refresh_indicator_0_sqmuxa_6_Z ;
wire refresh_indicator_0_sqmuxa_5_Z ;
wire SPIout_byte_5_sqmuxa_Z ;
wire un8_screen_send ;
wire un5_psel_0 ;
wire SPIout_byte_13_sn_i1_mux ;
wire frame_get_bit_1_sqmuxa_Z ;
wire SPIout_byte_13_99_i_a8_2_0 ;
wire SPIout_byte_13_99_i_a8_5_2 ;
wire SPIout_byte_13_5_61_i_a6_0_0 ;
wire N_282 ;
wire N_320 ;
wire N_324 ;
wire N_322 ;
wire N_323 ;
wire N_325 ;
wire SPIout_byte_13_5_61_i_0 ;
wire prdata_sig_0_sn_N_20_mux ;
wire SPIout_byte_7_sqmuxa_Z ;
wire refresh_indicator_0_sqmuxa_Z ;
wire uSRAM_B_ADDR_sig_1_sqmuxa_1_Z ;
wire N_461 ;
wire N_460 ;
wire un1_screen_send_8_i ;
wire N_462 ;
wire N_431 ;
wire N_319 ;
wire N_329 ;
wire SPIout_byte_13_sn_N_16_mux ;
wire CO0 ;
wire N_336 ;
wire N_340 ;
wire N_338 ;
wire N_339 ;
wire SPIout_byte_13_99_i_1 ;
wire N_432 ;
wire N_283 ;
wire N_284 ;
wire N_257 ;
wire N_258 ;
wire SPIout_byte_13_99_i_2 ;
wire N_256 ;
wire N_260 ;
wire N_430 ;
wire CO0_0 ;
wire SPIout_byte_13_99_i_4 ;
wire N_8 ;
wire N_7 ;
wire NC0 ;
wire NC1 ;
wire NC2 ;
wire NC3 ;
wire NC4 ;
wire NC5 ;
wire NC6 ;
wire NC7 ;
wire NC8 ;
wire NC9 ;
wire NC10 ;
wire NC11 ;
wire NC12 ;
wire NC13 ;
wire NC14 ;
wire NC15 ;
wire NC16 ;
wire NC17 ;
wire NC18 ;
wire NC19 ;
wire NC20 ;
wire NC21 ;
wire NC22 ;
wire NC23 ;
wire NC24 ;
wire NC25 ;
wire NC26 ;
wire NC27 ;
wire NC28 ;
wire NC29 ;
wire NC30 ;
wire NC31 ;
wire NC32 ;
wire NC33 ;
wire NC34 ;
wire NC35 ;
wire NC36 ;
wire NC37 ;
wire NC38 ;
wire NC39 ;
wire NC40 ;
wire NC41 ;
wire NC42 ;
wire NC43 ;
wire NC44 ;
wire NC45 ;
wire NC46 ;
wire NC47 ;
wire NC48 ;
wire NC49 ;
wire NC50 ;
wire NC51 ;
wire NC52 ;
wire NC53 ;
wire NC54 ;
wire NC55 ;
wire NC56 ;
wire NC57 ;
wire NC58 ;
wire NC59 ;
wire NC60 ;
wire NC61 ;
wire NC62 ;
wire NC63 ;
wire NC64 ;
wire NC65 ;
wire NC66 ;
wire NC67 ;
  CLKINT \Driver_reg_ctrl_RNICS2P_0[0]  (
	.Y(rstn_i_i),
	.A(Driver_reg_ctrl_RNICS2P[0])
);
  CFG1 chip_enable_sig_RNIDACE (
	.A(chip_enable_sig_Z),
	.Y(chip_enable_sig_i)
);
defparam chip_enable_sig_RNIDACE.INIT=2'h1;
// @33:248
  SLE \prdata_sig[3]  (
	.Q(CoreAPB3_C0_0_APBmslave1_PRDATA[3]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(prdata_sig_12[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:248
  SLE \prdata_sig[4]  (
	.Q(CoreAPB3_C0_0_APBmslave1_PRDATA[4]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(prdata_sig_12[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:248
  SLE \prdata_sig[5]  (
	.Q(CoreAPB3_C0_0_APBmslave1_PRDATA[5]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(prdata_sig_12[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:248
  SLE \prdata_sig[6]  (
	.Q(CoreAPB3_C0_0_APBmslave1_PRDATA[6]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(prdata_sig_12[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:248
  SLE \prdata_sig[7]  (
	.Q(CoreAPB3_C0_0_APBmslave1_PRDATA[7]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(prdata_sig_12[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:502
  SLE \init_step[0]  (
	.Q(init_step[0]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(init_step_RNO[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:502
  SLE \init_step[1]  (
	.Q(init_step[1]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(init_step_6[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:502
  SLE \init_step[2]  (
	.Q(init_step[2]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(init_step_6[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:466
  SLE \uSRAM_A_ADDR_sig[0]  (
	.Q(uSRAM_A_ADDR_sig[0]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(LCD_reg_mem_X[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:466
  SLE \uSRAM_A_ADDR_sig[1]  (
	.Q(uSRAM_A_ADDR_sig[1]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(LCD_reg_mem_X[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:466
  SLE \uSRAM_A_ADDR_sig[2]  (
	.Q(uSRAM_A_ADDR_sig[2]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(un21_math_result_cry_0_Y),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:466
  SLE \uSRAM_A_ADDR_sig[3]  (
	.Q(uSRAM_A_ADDR_sig[3]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(un21_math_result_cry_1_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:466
  SLE \uSRAM_A_ADDR_sig[4]  (
	.Q(uSRAM_A_ADDR_sig[4]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(un21_math_result_cry_2_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:466
  SLE \uSRAM_A_ADDR_sig[5]  (
	.Q(uSRAM_A_ADDR_sig[5]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(un21_math_result_cry_3_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:466
  SLE \uSRAM_A_ADDR_sig[6]  (
	.Q(uSRAM_A_ADDR_sig[6]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(un21_math_result_cry_4_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:466
  SLE \uSRAM_A_ADDR_sig[7]  (
	.Q(uSRAM_A_ADDR_sig[7]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(un21_math_result_cry_5_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:466
  SLE \uSRAM_A_ADDR_sig[8]  (
	.Q(uSRAM_A_ADDR_sig[8]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(un21_math_result_s_6_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:502
  SLE \frame_count[0]  (
	.Q(frame_count[0]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(frame_count_8[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:502
  SLE \frame_count[1]  (
	.Q(frame_count[1]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(frame_count_8[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:502
  SLE \frame_count[2]  (
	.Q(frame_count[2]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(frame_count_8[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:248
  SLE \prdata_sig[0]  (
	.Q(CoreAPB3_C0_0_APBmslave1_PRDATA[0]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(prdata_sig_12[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:248
  SLE \prdata_sig[1]  (
	.Q(CoreAPB3_C0_0_APBmslave1_PRDATA[1]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(prdata_sig_12[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:248
  SLE \prdata_sig[2]  (
	.Q(CoreAPB3_C0_0_APBmslave1_PRDATA[2]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(prdata_sig_12[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:502
  SLE \SPIout_byte[2]  (
	.Q(SPIout_byte[2]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(N_452_i),
	.EN(un1_screen_send_7_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:502
  SLE \SPIout_byte[3]  (
	.Q(SPIout_byte[3]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(SPIout_byte_13[3]),
	.EN(un1_screen_send_7_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:502
  SLE \SPIout_byte[4]  (
	.Q(SPIout_byte[4]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(SPIout_byte_13[4]),
	.EN(un1_screen_send_7_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:502
  SLE \SPIout_byte[5]  (
	.Q(SPIout_byte[5]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(SPIout_byte_13[5]),
	.EN(un1_screen_send_7_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:502
  SLE \SPIout_byte[6]  (
	.Q(SPIout_byte[6]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(SPIout_byte_13[6]),
	.EN(un1_screen_send_7_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:502
  SLE \SPIout_byte[7]  (
	.Q(SPIout_byte[7]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(SPIout_byte_13[7]),
	.EN(un1_screen_send_7_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:502
  SLE \uSRAM_B_ADDR_sig[0]  (
	.Q(uSRAM_B_ADDR_sig[0]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(un1_uSRAM_B_ADDR_sig_1_cry_0_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:502
  SLE \uSRAM_B_ADDR_sig[1]  (
	.Q(uSRAM_B_ADDR_sig[1]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(un1_uSRAM_B_ADDR_sig_1_cry_1_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:502
  SLE \uSRAM_B_ADDR_sig[2]  (
	.Q(uSRAM_B_ADDR_sig[2]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(un1_uSRAM_B_ADDR_sig_1_cry_2_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:502
  SLE \uSRAM_B_ADDR_sig[3]  (
	.Q(uSRAM_B_ADDR_sig[3]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(uSRAM_B_ADDR_sig_7[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:502
  SLE \uSRAM_B_ADDR_sig[4]  (
	.Q(uSRAM_B_ADDR_sig[4]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(uSRAM_B_ADDR_sig_7[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:502
  SLE \uSRAM_B_ADDR_sig[5]  (
	.Q(uSRAM_B_ADDR_sig[5]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(uSRAM_B_ADDR_sig_7[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:502
  SLE \uSRAM_B_ADDR_sig[6]  (
	.Q(uSRAM_B_ADDR_sig[6]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(uSRAM_B_ADDR_sig_7[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:502
  SLE \uSRAM_B_ADDR_sig[7]  (
	.Q(uSRAM_B_ADDR_sig[7]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(uSRAM_B_ADDR_sig_7[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:502
  SLE \uSRAM_B_ADDR_sig[8]  (
	.Q(uSRAM_B_ADDR_sig[8]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(uSRAM_B_ADDR_sig_7[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:502
  SLE \SPIout_byte[0]  (
	.Q(SPIout_byte[0]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(N_426_i),
	.EN(un1_screen_send_7_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:502
  SLE \SPIout_byte[1]  (
	.Q(SPIout_byte[1]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(SPIout_byte_13[1]),
	.EN(un1_screen_send_7_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:432
  SLE \LCD_reg_mem_X[5]  (
	.Q(LCD_reg_mem_X[5]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[5]),
	.EN(un54_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:432
  SLE \LCD_reg_mem_X[6]  (
	.Q(LCD_reg_mem_X[6]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[6]),
	.EN(un54_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:412
  SLE \uSRAM_C_DIN_sig[0]  (
	.Q(uSRAM_C_DIN_sig[0]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[0]),
	.EN(un47_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:412
  SLE \uSRAM_C_DIN_sig[1]  (
	.Q(uSRAM_C_DIN_sig[1]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[1]),
	.EN(un47_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:412
  SLE \uSRAM_C_DIN_sig[2]  (
	.Q(uSRAM_C_DIN_sig[2]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[2]),
	.EN(un47_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:412
  SLE \uSRAM_C_DIN_sig[3]  (
	.Q(uSRAM_C_DIN_sig[3]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[3]),
	.EN(un47_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:412
  SLE \uSRAM_C_DIN_sig[4]  (
	.Q(uSRAM_C_DIN_sig[4]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[4]),
	.EN(un47_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:412
  SLE \uSRAM_C_DIN_sig[5]  (
	.Q(uSRAM_C_DIN_sig[5]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[5]),
	.EN(un47_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:412
  SLE \uSRAM_C_DIN_sig[6]  (
	.Q(uSRAM_C_DIN_sig[6]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[6]),
	.EN(un47_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:412
  SLE \uSRAM_C_DIN_sig[7]  (
	.Q(uSRAM_C_DIN_sig[7]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[7]),
	.EN(un47_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:328
  SLE \LCD_reg_func_set[1]  (
	.Q(LCD_reg_func_set[1]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[1]),
	.EN(un12_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:328
  SLE \LCD_reg_func_set[2]  (
	.Q(LCD_reg_func_set[2]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[2]),
	.EN(un12_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:380
  SLE \LCD_reg_bias_sys[0]  (
	.Q(LCD_reg_bias_sys[0]),
	.ADn(GND),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[0]),
	.EN(un33_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:380
  SLE \LCD_reg_bias_sys[1]  (
	.Q(LCD_reg_bias_sys[1]),
	.ADn(GND),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[1]),
	.EN(un33_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:345
  SLE \LCD_reg_disp_ctrl[0]  (
	.Q(LCD_reg_disp_ctrl[0]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[0]),
	.EN(un19_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:448
  SLE \LCD_reg_mem_Y[0]  (
	.Q(LCD_reg_mem_Y[0]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[0]),
	.EN(un61_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:448
  SLE \LCD_reg_mem_Y[1]  (
	.Q(LCD_reg_mem_Y[1]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[1]),
	.EN(un61_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:448
  SLE \LCD_reg_mem_Y[2]  (
	.Q(LCD_reg_mem_Y[2]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[2]),
	.EN(un61_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:432
  SLE \LCD_reg_mem_X[0]  (
	.Q(LCD_reg_mem_X[0]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[0]),
	.EN(un54_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:432
  SLE \LCD_reg_mem_X[1]  (
	.Q(LCD_reg_mem_X[1]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[1]),
	.EN(un54_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:432
  SLE \LCD_reg_mem_X[2]  (
	.Q(LCD_reg_mem_X[2]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[2]),
	.EN(un54_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:432
  SLE \LCD_reg_mem_X[3]  (
	.Q(LCD_reg_mem_X[3]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[3]),
	.EN(un54_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:432
  SLE \LCD_reg_mem_X[4]  (
	.Q(LCD_reg_mem_X[4]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[4]),
	.EN(un54_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:396
  SLE \LCD_reg_Vop_set[4]  (
	.Q(LCD_reg_Vop_set[4]),
	.ADn(GND),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[4]),
	.EN(un40_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:396
  SLE \LCD_reg_Vop_set[5]  (
	.Q(LCD_reg_Vop_set[5]),
	.ADn(GND),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[5]),
	.EN(un40_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:396
  SLE \LCD_reg_Vop_set[6]  (
	.Q(LCD_reg_Vop_set[6]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[6]),
	.EN(un40_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:293
  SLE \Driver_reg_ctrl[2]  (
	.Q(Driver_reg_ctrl[2]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[2]),
	.EN(un5_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:293
  SLE \Driver_reg_ctrl[3]  (
	.Q(Driver_reg_ctrl[3]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[3]),
	.EN(un5_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:293
  SLE \Driver_reg_ctrl[4]  (
	.Q(Driver_reg_ctrl[4]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[4]),
	.EN(un5_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:293
  SLE \Driver_reg_ctrl[5]  (
	.Q(Driver_reg_ctrl[5]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[5]),
	.EN(un5_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:293
  SLE \Driver_reg_ctrl[6]  (
	.Q(Driver_reg_ctrl[6]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[6]),
	.EN(un5_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:293
  SLE \Driver_reg_ctrl[7]  (
	.Q(Driver_reg_ctrl[7]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[7]),
	.EN(un5_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:328
  SLE \LCD_reg_func_set[0]  (
	.Q(LCD_reg_func_set[0]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[0]),
	.EN(un12_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:345
  SLE \LCD_reg_disp_ctrl[2]  (
	.Q(LCD_reg_disp_ctrl[2]),
	.ADn(GND),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[2]),
	.EN(un19_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:364
  SLE \LCD_reg_temp_ctrl[0]  (
	.Q(LCD_reg_temp_ctrl[0]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[0]),
	.EN(un26_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:364
  SLE \LCD_reg_temp_ctrl[1]  (
	.Q(LCD_reg_temp_ctrl[1]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[1]),
	.EN(un26_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:380
  SLE \LCD_reg_bias_sys[2]  (
	.Q(LCD_reg_bias_sys[2]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[2]),
	.EN(un33_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:396
  SLE \LCD_reg_Vop_set[0]  (
	.Q(LCD_reg_Vop_set[0]),
	.ADn(GND),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[0]),
	.EN(un40_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:396
  SLE \LCD_reg_Vop_set[1]  (
	.Q(LCD_reg_Vop_set[1]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[1]),
	.EN(un40_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:396
  SLE \LCD_reg_Vop_set[2]  (
	.Q(LCD_reg_Vop_set[2]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[2]),
	.EN(un40_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:396
  SLE \LCD_reg_Vop_set[3]  (
	.Q(LCD_reg_Vop_set[3]),
	.ADn(GND),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[3]),
	.EN(un40_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:502
  SLE \LCD_State[0]  (
	.Q(LCD_State[0]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(LCD_State_ns[0]),
	.EN(LCD_State_2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:502
  SLE SPIDO_sig (
	.Q(SPIDO_sig_Z),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(SPIout_byte[7]),
	.EN(SPIout_byte_11_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:502
  SLE frame_get_bit (
	.Q(frame_get_bit_Z),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(frame_get_bit_4_iv_i),
	.EN(Nokia5110_Driver_0_driver_busy),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:502
  SLE screen_finished (
	.Q(screen_finished_Z),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(screen_finished_4_iv_i),
	.EN(Nokia5110_Driver_0_driver_busy),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:502
  SLE refresh_indicator (
	.Q(refresh_indicator_Z),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(refresh_indicator_0_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:502
  SLE data_command_sig (
	.Q(Board_J7_c[2]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(data_command_queue_sig_Z),
	.EN(SPIout_byte_11_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:502
  SLE frame_start (
	.Q(frame_start_Z),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(frame_start_0_sqmuxa_Z),
	.EN(Nokia5110_Driver_0_driver_busy),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:502
  SLE data_command_queue_sig (
	.Q(data_command_queue_sig_Z),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(data_command_queue_sig_2),
	.EN(Nokia5110_Driver_0_driver_busy),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:502
  SLE chip_enable_sig (
	.Q(chip_enable_sig_Z),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(Nokia5110_Driver_0_driver_busy),
	.EN(SPIDO_sig_0_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:502
  SLE SPICLK_last_sig (
	.Q(SPICLK_last_sig_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(CLK_SPI_sig),
	.EN(ETH_NRESET_c),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:136
  SLE timer_indicator_last_sig (
	.Q(timer_indicator_last_sig_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(timer_indicator_sig),
	.EN(ETH_NRESET_c),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:293
  SLE \Driver_reg_ctrl[0]  (
	.Q(Driver_reg_ctrl[0]),
	.ADn(GND),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[0]),
	.EN(un5_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:293
  SLE \Driver_reg_ctrl[1]  (
	.Q(Driver_reg_ctrl[1]),
	.ADn(GND),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[1]),
	.EN(un5_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:412
  SLE uSRAM_C_BLK_sig (
	.Q(uSRAM_C_BLK_sig_Z),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(un47_psel),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:502
  SLE screen_send (
	.Q(Nokia5110_Driver_0_driver_busy),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(Connection_system_sb_0_FIC_0_CLK),
	.D(un1_screen_send_6_i[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:597
  ARI1 un1_uSRAM_B_ADDR_sig_1_cry_0_cy (
	.FCO(un1_uSRAM_B_ADDR_sig_1_cry_0_cy_Z),
	.S(un1_uSRAM_B_ADDR_sig_1_cry_0_cy_S),
	.Y(un1_uSRAM_B_ADDR_sig_1_cry_0_cy_Y),
	.B(LCD_State[0]),
	.C(frame_start_Z),
	.D(screen_finished_Z),
	.A(Nokia5110_Driver_0_driver_busy),
	.FCI(VCC)
);
defparam un1_uSRAM_B_ADDR_sig_1_cry_0_cy.INIT=20'h40800;
// @33:597
  ARI1 un1_uSRAM_B_ADDR_sig_1_cry_0 (
	.FCO(un1_uSRAM_B_ADDR_sig_1_cry_0_Z),
	.S(un1_uSRAM_B_ADDR_sig_1_cry_0_S),
	.Y(un1_uSRAM_B_ADDR_sig_1_cry_0_Y),
	.B(uSRAM_B_ADDR_sig[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_uSRAM_B_ADDR_sig_1_cry_0_cy_Z)
);
defparam un1_uSRAM_B_ADDR_sig_1_cry_0.INIT=20'h4AA00;
// @33:597
  ARI1 un1_uSRAM_B_ADDR_sig_1_cry_1 (
	.FCO(un1_uSRAM_B_ADDR_sig_1_cry_1_Z),
	.S(un1_uSRAM_B_ADDR_sig_1_cry_1_S),
	.Y(un1_uSRAM_B_ADDR_sig_1_cry_1_Y),
	.B(uSRAM_B_ADDR_sig[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_uSRAM_B_ADDR_sig_1_cry_0_Z)
);
defparam un1_uSRAM_B_ADDR_sig_1_cry_1.INIT=20'h4AA00;
// @33:597
  ARI1 un1_uSRAM_B_ADDR_sig_1_cry_2 (
	.FCO(un1_uSRAM_B_ADDR_sig_1_cry_2_Z),
	.S(un1_uSRAM_B_ADDR_sig_1_cry_2_S),
	.Y(un1_uSRAM_B_ADDR_sig_1_cry_2_Y),
	.B(uSRAM_B_ADDR_sig[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_uSRAM_B_ADDR_sig_1_cry_1_Z)
);
defparam un1_uSRAM_B_ADDR_sig_1_cry_2.INIT=20'h4AA00;
// @33:597
  ARI1 un1_uSRAM_B_ADDR_sig_1_cry_3 (
	.FCO(un1_uSRAM_B_ADDR_sig_1_cry_3_Z),
	.S(un1_uSRAM_B_ADDR_sig_1_cry_3_S),
	.Y(un1_uSRAM_B_ADDR_sig_1_cry_3_Y),
	.B(uSRAM_B_ADDR_sig[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_uSRAM_B_ADDR_sig_1_cry_2_Z)
);
defparam un1_uSRAM_B_ADDR_sig_1_cry_3.INIT=20'h4AA00;
// @33:597
  ARI1 un1_uSRAM_B_ADDR_sig_1_cry_4 (
	.FCO(un1_uSRAM_B_ADDR_sig_1_cry_4_Z),
	.S(un1_uSRAM_B_ADDR_sig_1_cry_4_S),
	.Y(un1_uSRAM_B_ADDR_sig_1_cry_4_Y),
	.B(uSRAM_B_ADDR_sig[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_uSRAM_B_ADDR_sig_1_cry_3_Z)
);
defparam un1_uSRAM_B_ADDR_sig_1_cry_4.INIT=20'h4AA00;
// @33:597
  ARI1 un1_uSRAM_B_ADDR_sig_1_cry_5 (
	.FCO(un1_uSRAM_B_ADDR_sig_1_cry_5_Z),
	.S(un1_uSRAM_B_ADDR_sig_1_cry_5_S),
	.Y(un1_uSRAM_B_ADDR_sig_1_cry_5_Y),
	.B(uSRAM_B_ADDR_sig[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_uSRAM_B_ADDR_sig_1_cry_4_Z)
);
defparam un1_uSRAM_B_ADDR_sig_1_cry_5.INIT=20'h4AA00;
// @33:597
  ARI1 un1_uSRAM_B_ADDR_sig_1_cry_6 (
	.FCO(un1_uSRAM_B_ADDR_sig_1_cry_6_Z),
	.S(un1_uSRAM_B_ADDR_sig_1_cry_6_S),
	.Y(un1_uSRAM_B_ADDR_sig_1_cry_6_Y),
	.B(uSRAM_B_ADDR_sig[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_uSRAM_B_ADDR_sig_1_cry_5_Z)
);
defparam un1_uSRAM_B_ADDR_sig_1_cry_6.INIT=20'h4AA00;
// @33:597
  ARI1 un1_uSRAM_B_ADDR_sig_1_s_8 (
	.FCO(un1_uSRAM_B_ADDR_sig_1_s_8_FCO),
	.S(un1_uSRAM_B_ADDR_sig_1_s_8_S),
	.Y(un1_uSRAM_B_ADDR_sig_1_s_8_Y),
	.B(uSRAM_B_ADDR_sig[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_uSRAM_B_ADDR_sig_1_cry_7_Z)
);
defparam un1_uSRAM_B_ADDR_sig_1_s_8.INIT=20'h4AA00;
// @33:597
  ARI1 un1_uSRAM_B_ADDR_sig_1_cry_7 (
	.FCO(un1_uSRAM_B_ADDR_sig_1_cry_7_Z),
	.S(un1_uSRAM_B_ADDR_sig_1_cry_7_S),
	.Y(un1_uSRAM_B_ADDR_sig_1_cry_7_Y),
	.B(uSRAM_B_ADDR_sig[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_uSRAM_B_ADDR_sig_1_cry_6_Z)
);
defparam un1_uSRAM_B_ADDR_sig_1_cry_7.INIT=20'h4AA00;
// @33:492
  ARI1 un21_math_result_cry_0 (
	.FCO(un21_math_result_cry_0_Z),
	.S(un21_math_result_cry_0_S),
	.Y(un21_math_result_cry_0_Y),
	.B(LCD_reg_mem_Y[0]),
	.C(LCD_reg_mem_Y[1]),
	.D(LCD_reg_mem_Y[2]),
	.A(LCD_reg_mem_X[2]),
	.FCI(GND)
);
defparam un21_math_result_cry_0.INIT=20'h5D52A;
// @33:492
  ARI1 un21_math_result_cry_1 (
	.FCO(un21_math_result_cry_1_Z),
	.S(un21_math_result_cry_1_S),
	.Y(un21_math_result_cry_1_Y),
	.B(LCD_reg_mem_Y[1]),
	.C(LCD_reg_mem_Y[2]),
	.D(GND),
	.A(LCD_reg_mem_X[3]),
	.FCI(un21_math_result_cry_0_Z)
);
defparam un21_math_result_cry_1.INIT=20'h5DD22;
// @33:492
  ARI1 un21_math_result_cry_2 (
	.FCO(un21_math_result_cry_2_Z),
	.S(un21_math_result_cry_2_S),
	.Y(un21_math_result_cry_2_Y),
	.B(LCD_reg_mem_Y[0]),
	.C(LCD_reg_mem_Y[1]),
	.D(LCD_reg_mem_Y[2]),
	.A(LCD_reg_mem_X[4]),
	.FCI(un21_math_result_cry_1_Z)
);
defparam un21_math_result_cry_2.INIT=20'h5E51A;
// @33:492
  ARI1 un21_math_result_cry_3 (
	.FCO(un21_math_result_cry_3_Z),
	.S(un21_math_result_cry_3_S),
	.Y(un21_math_result_cry_3_Y),
	.B(LCD_reg_mem_Y[0]),
	.C(LCD_reg_mem_Y[1]),
	.D(LCD_reg_mem_Y[2]),
	.A(LCD_reg_mem_X[5]),
	.FCI(un21_math_result_cry_2_Z)
);
defparam un21_math_result_cry_3.INIT=20'h5D32C;
// @33:492
  ARI1 un21_math_result_cry_4 (
	.FCO(un21_math_result_cry_4_Z),
	.S(un21_math_result_cry_4_S),
	.Y(un21_math_result_cry_4_Y),
	.B(LCD_reg_mem_Y[0]),
	.C(LCD_reg_mem_Y[1]),
	.D(LCD_reg_mem_Y[2]),
	.A(LCD_reg_mem_X[6]),
	.FCI(un21_math_result_cry_3_Z)
);
defparam un21_math_result_cry_4.INIT=20'h5E51A;
// @33:492
  ARI1 un21_math_result_s_6 (
	.FCO(un21_math_result_s_6_FCO),
	.S(un21_math_result_s_6_S),
	.Y(un21_math_result_s_6_Y),
	.B(LCD_reg_mem_Y[1]),
	.C(LCD_reg_mem_Y[2]),
	.D(GND),
	.A(VCC),
	.FCI(un21_math_result_cry_5_Z)
);
defparam un21_math_result_s_6.INIT=20'h44400;
// @33:492
  ARI1 un21_math_result_cry_5 (
	.FCO(un21_math_result_cry_5_Z),
	.S(un21_math_result_cry_5_S),
	.Y(un21_math_result_cry_5_Y),
	.B(LCD_reg_mem_Y[0]),
	.C(LCD_reg_mem_Y[1]),
	.D(LCD_reg_mem_Y[2]),
	.A(VCC),
	.FCI(un21_math_result_cry_4_Z)
);
defparam un21_math_result_cry_5.INIT=20'h42C00;
// @33:155
  RAM64x18 mem_mem_0_0 (
	.A_DOUT({NC15, NC14, NC13, NC12, NC11, NC10, NC9, NC8, NC7, NC6, NC5, NC4, NC3, NC2, NC1, NC0, LCD_reg_mem_data[1:0]}),
	.B_DOUT({mem_mem_0_0_B_DOUT[17:2], mem_1[1:0]}),
	.BUSY(NC16),
	.A_ADDR_CLK(VCC),
	.A_DOUT_CLK(Connection_system_sb_0_FIC_0_CLK),
	.A_ADDR_SRST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_ADDR_ARST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.A_ADDR_EN(VCC),
	.A_DOUT_EN(LCD_reg_mem_data_1_sqmuxa_Z),
	.A_BLK({VCC, VCC}),
	.A_ADDR({uSRAM_A_ADDR_sig[8:0], GND}),
	.B_ADDR_CLK(VCC),
	.B_DOUT_CLK(VCC),
	.B_ADDR_SRST_N(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_ADDR_ARST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.B_ADDR_EN(VCC),
	.B_DOUT_EN(VCC),
	.B_BLK({VCC, VCC}),
	.B_ADDR({uSRAM_B_ADDR_sig[8:0], GND}),
	.C_CLK(Connection_system_sb_0_FIC_0_CLK),
	.C_ADDR({uSRAM_A_ADDR_sig[8:0], GND}),
	.C_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, uSRAM_C_DIN_sig[1:0]}),
	.C_WEN(uSRAM_C_BLK_sig_Z),
	.C_BLK({VCC, VCC}),
	.A_EN(VCC),
	.A_ADDR_LAT(VCC),
	.A_DOUT_LAT(GND),
	.A_WIDTH({GND, GND, VCC}),
	.B_EN(VCC),
	.B_ADDR_LAT(VCC),
	.B_DOUT_LAT(VCC),
	.B_WIDTH({GND, GND, VCC}),
	.C_EN(VCC),
	.C_WIDTH({GND, GND, VCC}),
	.SII_LOCK(GND)
);
defparam mem_mem_0_0.RAMINDEX="mem[7:0]%504%8%SPEED%0%0";
// @33:155
  RAM64x18 mem_mem_0_1 (
	.A_DOUT({NC32, NC31, NC30, NC29, NC28, NC27, NC26, NC25, NC24, NC23, NC22, NC21, NC20, NC19, NC18, NC17, LCD_reg_mem_data[3:2]}),
	.B_DOUT({mem_mem_0_1_B_DOUT[17:2], mem_1[3:2]}),
	.BUSY(NC33),
	.A_ADDR_CLK(VCC),
	.A_DOUT_CLK(Connection_system_sb_0_FIC_0_CLK),
	.A_ADDR_SRST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_ADDR_ARST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.A_ADDR_EN(VCC),
	.A_DOUT_EN(LCD_reg_mem_data_1_sqmuxa_Z),
	.A_BLK({VCC, VCC}),
	.A_ADDR({uSRAM_A_ADDR_sig[8:0], GND}),
	.B_ADDR_CLK(VCC),
	.B_DOUT_CLK(VCC),
	.B_ADDR_SRST_N(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_ADDR_ARST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.B_ADDR_EN(VCC),
	.B_DOUT_EN(VCC),
	.B_BLK({VCC, VCC}),
	.B_ADDR({uSRAM_B_ADDR_sig[8:0], GND}),
	.C_CLK(Connection_system_sb_0_FIC_0_CLK),
	.C_ADDR({uSRAM_A_ADDR_sig[8:0], GND}),
	.C_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, uSRAM_C_DIN_sig[3:2]}),
	.C_WEN(uSRAM_C_BLK_sig_Z),
	.C_BLK({VCC, VCC}),
	.A_EN(VCC),
	.A_ADDR_LAT(VCC),
	.A_DOUT_LAT(GND),
	.A_WIDTH({GND, GND, VCC}),
	.B_EN(VCC),
	.B_ADDR_LAT(VCC),
	.B_DOUT_LAT(VCC),
	.B_WIDTH({GND, GND, VCC}),
	.C_EN(VCC),
	.C_WIDTH({GND, GND, VCC}),
	.SII_LOCK(GND)
);
defparam mem_mem_0_1.RAMINDEX="mem[7:0]%504%8%SPEED%0%1";
// @33:155
  RAM64x18 mem_mem_0_2 (
	.A_DOUT({NC49, NC48, NC47, NC46, NC45, NC44, NC43, NC42, NC41, NC40, NC39, NC38, NC37, NC36, NC35, NC34, LCD_reg_mem_data[5:4]}),
	.B_DOUT({mem_mem_0_2_B_DOUT[17:2], mem_1[5:4]}),
	.BUSY(NC50),
	.A_ADDR_CLK(VCC),
	.A_DOUT_CLK(Connection_system_sb_0_FIC_0_CLK),
	.A_ADDR_SRST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_ADDR_ARST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.A_ADDR_EN(VCC),
	.A_DOUT_EN(LCD_reg_mem_data_1_sqmuxa_Z),
	.A_BLK({VCC, VCC}),
	.A_ADDR({uSRAM_A_ADDR_sig[8:0], GND}),
	.B_ADDR_CLK(VCC),
	.B_DOUT_CLK(VCC),
	.B_ADDR_SRST_N(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_ADDR_ARST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.B_ADDR_EN(VCC),
	.B_DOUT_EN(VCC),
	.B_BLK({VCC, VCC}),
	.B_ADDR({uSRAM_B_ADDR_sig[8:0], GND}),
	.C_CLK(Connection_system_sb_0_FIC_0_CLK),
	.C_ADDR({uSRAM_A_ADDR_sig[8:0], GND}),
	.C_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, uSRAM_C_DIN_sig[5:4]}),
	.C_WEN(uSRAM_C_BLK_sig_Z),
	.C_BLK({VCC, VCC}),
	.A_EN(VCC),
	.A_ADDR_LAT(VCC),
	.A_DOUT_LAT(GND),
	.A_WIDTH({GND, GND, VCC}),
	.B_EN(VCC),
	.B_ADDR_LAT(VCC),
	.B_DOUT_LAT(VCC),
	.B_WIDTH({GND, GND, VCC}),
	.C_EN(VCC),
	.C_WIDTH({GND, GND, VCC}),
	.SII_LOCK(GND)
);
defparam mem_mem_0_2.RAMINDEX="mem[7:0]%504%8%SPEED%0%2";
// @33:155
  RAM64x18 mem_mem_0_3 (
	.A_DOUT({NC66, NC65, NC64, NC63, NC62, NC61, NC60, NC59, NC58, NC57, NC56, NC55, NC54, NC53, NC52, NC51, LCD_reg_mem_data[7:6]}),
	.B_DOUT({mem_mem_0_3_B_DOUT[17:2], mem_1[7:6]}),
	.BUSY(NC67),
	.A_ADDR_CLK(VCC),
	.A_DOUT_CLK(Connection_system_sb_0_FIC_0_CLK),
	.A_ADDR_SRST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_ADDR_ARST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.A_ADDR_EN(VCC),
	.A_DOUT_EN(LCD_reg_mem_data_1_sqmuxa_Z),
	.A_BLK({VCC, VCC}),
	.A_ADDR({uSRAM_A_ADDR_sig[8:0], GND}),
	.B_ADDR_CLK(VCC),
	.B_DOUT_CLK(VCC),
	.B_ADDR_SRST_N(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_ADDR_ARST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.B_ADDR_EN(VCC),
	.B_DOUT_EN(VCC),
	.B_BLK({VCC, VCC}),
	.B_ADDR({uSRAM_B_ADDR_sig[8:0], GND}),
	.C_CLK(Connection_system_sb_0_FIC_0_CLK),
	.C_ADDR({uSRAM_A_ADDR_sig[8:0], GND}),
	.C_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, uSRAM_C_DIN_sig[7:6]}),
	.C_WEN(uSRAM_C_BLK_sig_Z),
	.C_BLK({VCC, VCC}),
	.A_EN(VCC),
	.A_ADDR_LAT(VCC),
	.A_DOUT_LAT(GND),
	.A_WIDTH({GND, GND, VCC}),
	.B_EN(VCC),
	.B_ADDR_LAT(VCC),
	.B_DOUT_LAT(VCC),
	.B_WIDTH({GND, GND, VCC}),
	.C_EN(VCC),
	.C_WIDTH({GND, GND, VCC}),
	.SII_LOCK(GND)
);
defparam mem_mem_0_3.RAMINDEX="mem[7:0]%504%8%SPEED%0%3";
// @33:251
  ARI1 \APB_Reg_Read_process.prdata_sig_0_5_1_wmux_0[0]  (
	.FCO(prdata_sig_0_5_1_0_co1[0]),
	.S(prdata_sig_0_5_1_wmux_0_S[0]),
	.Y(N_264),
	.B(CoreAPB3_C0_0_APBmslave0_PADDR[4]),
	.C(LCD_reg_Vop_set[0]),
	.D(LCD_reg_mem_X[0]),
	.A(prdata_sig_0_5_1_0_y0[0]),
	.FCI(prdata_sig_0_5_1_0_co0[0])
);
defparam \APB_Reg_Read_process.prdata_sig_0_5_1_wmux_0[0] .INIT=20'h0F588;
// @33:251
  ARI1 \APB_Reg_Read_process.prdata_sig_0_5_1_0_wmux[0]  (
	.FCO(prdata_sig_0_5_1_0_co0[0]),
	.S(prdata_sig_0_5_1_0_wmux_S[0]),
	.Y(prdata_sig_0_5_1_0_y0[0]),
	.B(CoreAPB3_C0_0_APBmslave0_PADDR[4]),
	.C(LCD_reg_func_set[0]),
	.D(LCD_reg_temp_ctrl[0]),
	.A(CoreAPB3_C0_0_APBmslave0_PADDR[3]),
	.FCI(VCC)
);
defparam \APB_Reg_Read_process.prdata_sig_0_5_1_0_wmux[0] .INIT=20'h0FA44;
// @33:251
  ARI1 \APB_Reg_Read_process.prdata_sig_0_6_1_wmux_0[0]  (
	.FCO(prdata_sig_0_6_1_0_co1[0]),
	.S(prdata_sig_0_6_1_wmux_0_S[0]),
	.Y(N_273),
	.B(prdata_sig_0_sn_N_11),
	.C(LCD_reg_disp_ctrl[0]),
	.D(LCD_reg_mem_data[0]),
	.A(prdata_sig_0_6_1_0_y0[0]),
	.FCI(prdata_sig_0_6_1_0_co0[0])
);
defparam \APB_Reg_Read_process.prdata_sig_0_6_1_wmux_0[0] .INIT=20'h0F588;
// @33:251
  ARI1 \APB_Reg_Read_process.prdata_sig_0_6_1_0_wmux[0]  (
	.FCO(prdata_sig_0_6_1_0_co0[0]),
	.S(prdata_sig_0_6_1_0_wmux_S[0]),
	.Y(prdata_sig_0_6_1_0_y0[0]),
	.B(prdata_sig_0_sn_N_11),
	.C(LCD_reg_mem_Y[0]),
	.D(LCD_reg_bias_sys[0]),
	.A(CoreAPB3_C0_0_APBmslave0_PADDR[4]),
	.FCI(VCC)
);
defparam \APB_Reg_Read_process.prdata_sig_0_6_1_0_wmux[0] .INIT=20'h0FA44;
// @33:251
  ARI1 \APB_Reg_Read_process.prdata_sig_0_5_1_wmux_0[1]  (
	.FCO(prdata_sig_0_5_1_0_co1[1]),
	.S(prdata_sig_0_5_1_wmux_0_S[1]),
	.Y(N_265),
	.B(CoreAPB3_C0_0_APBmslave0_PADDR[4]),
	.C(LCD_reg_Vop_set[1]),
	.D(LCD_reg_mem_X[1]),
	.A(prdata_sig_0_5_1_0_y0[1]),
	.FCI(prdata_sig_0_5_1_0_co0[1])
);
defparam \APB_Reg_Read_process.prdata_sig_0_5_1_wmux_0[1] .INIT=20'h0F588;
// @33:251
  ARI1 \APB_Reg_Read_process.prdata_sig_0_5_1_0_wmux[1]  (
	.FCO(prdata_sig_0_5_1_0_co0[1]),
	.S(prdata_sig_0_5_1_0_wmux_S[1]),
	.Y(prdata_sig_0_5_1_0_y0[1]),
	.B(CoreAPB3_C0_0_APBmslave0_PADDR[4]),
	.C(LCD_reg_func_set[1]),
	.D(LCD_reg_temp_ctrl[1]),
	.A(CoreAPB3_C0_0_APBmslave0_PADDR[3]),
	.FCI(VCC)
);
defparam \APB_Reg_Read_process.prdata_sig_0_5_1_0_wmux[1] .INIT=20'h0FA44;
// @33:251
  ARI1 \APB_Reg_Read_process.prdata_sig_0_6_1_wmux_0[2]  (
	.FCO(prdata_sig_0_6_1_0_co1[2]),
	.S(prdata_sig_0_6_1_wmux_0_S[2]),
	.Y(N_275),
	.B(prdata_sig_0_sn_N_11),
	.C(LCD_reg_disp_ctrl[2]),
	.D(LCD_reg_mem_data[2]),
	.A(prdata_sig_0_6_1_0_y0[2]),
	.FCI(prdata_sig_0_6_1_0_co0[2])
);
defparam \APB_Reg_Read_process.prdata_sig_0_6_1_wmux_0[2] .INIT=20'h0F588;
// @33:251
  ARI1 \APB_Reg_Read_process.prdata_sig_0_6_1_0_wmux[2]  (
	.FCO(prdata_sig_0_6_1_0_co0[2]),
	.S(prdata_sig_0_6_1_0_wmux_S[2]),
	.Y(prdata_sig_0_6_1_0_y0[2]),
	.B(prdata_sig_0_sn_N_11),
	.C(LCD_reg_mem_Y[2]),
	.D(LCD_reg_bias_sys[2]),
	.A(CoreAPB3_C0_0_APBmslave0_PADDR[4]),
	.FCI(VCC)
);
defparam \APB_Reg_Read_process.prdata_sig_0_6_1_0_wmux[2] .INIT=20'h0FA44;
// @33:523
  CFG4 \init_step_6[1]  (
	.A(SPIout_byte_6_sqmuxa_1_Z),
	.B(init_step_0_sqmuxa_Z),
	.C(init_step[0]),
	.D(init_step[1]),
	.Y(init_step_6[1])
);
defparam \init_step_6[1] .INIT=16'h1540;
// @33:523
  CFG4 \p_LCD_SPI_Control.frame_count_8[1]  (
	.A(frame_count_0_sqmuxa_Z),
	.B(un1_frame_count_0_sqmuxa_Z),
	.C(frame_count[1]),
	.D(frame_count[0]),
	.Y(frame_count_8[1])
);
defparam \p_LCD_SPI_Control.frame_count_8[1] .INIT=16'h48C0;
// @33:416
  CFG3 LCD_reg_mem_data_1_sqmuxa_1 (
	.A(un54_psel_1),
	.B(CoreAPB3_C0_0_APBmslave0_PADDR[2]),
	.C(CoreAPB3_C0_0_APBmslave0_PADDR[5]),
	.Y(LCD_reg_mem_data_1_sqmuxa_1_Z)
);
defparam LCD_reg_mem_data_1_sqmuxa_1.INIT=8'hFD;
// @33:251
  CFG4 \APB_Reg_Read_process.prdata_sig_12_m[3]  (
	.A(prdata_sig_0_10),
	.B(prdata_sig_0_9),
	.C(g0),
	.D(prdata_sig_0_7),
	.Y(prdata_sig_12[3])
);
defparam \APB_Reg_Read_process.prdata_sig_12_m[3] .INIT=16'hF0E0;
// @33:251
  CFG4 \APB_Reg_Read_process.prdata_sig_12_m[6]  (
	.A(prdata_sig_0_14),
	.B(prdata_sig_0_13),
	.C(g0),
	.D(prdata_sig_0_11),
	.Y(prdata_sig_12[6])
);
defparam \APB_Reg_Read_process.prdata_sig_12_m[6] .INIT=16'hF0E0;
// @33:523
  CFG4 \p_LCD_SPI_Control.SPIout_byte_13_5_2  (
	.A(N_192_1),
	.B(SPIout_byte_4_sqmuxa_Z),
	.C(SPIout_byte_8_sqmuxa_Z),
	.D(SPIout_byte_13_sn_N_14_mux),
	.Y(SPIout_byte_13_5_2)
);
defparam \p_LCD_SPI_Control.SPIout_byte_13_5_2 .INIT=16'hFE00;
// @33:416
  CFG4 LCD_reg_mem_data_1_sqmuxa (
	.A(LCD_reg_mem_data_1_sqmuxa_1_Z),
	.B(ETH_NRESET_c),
	.C(un3_psel),
	.D(un47_psel_2),
	.Y(LCD_reg_mem_data_1_sqmuxa_Z)
);
defparam LCD_reg_mem_data_1_sqmuxa.INIT=16'h8CCC;
// @33:348
  CFG4 \p_LCD_reg_disp_ctrl.un19_psel  (
	.A(un19_psel_1),
	.B(CoreAPB3_C0_0_APBmslave0_PADDR[4]),
	.C(un3_psel),
	.D(un54_psel_2),
	.Y(un19_psel)
);
defparam \p_LCD_reg_disp_ctrl.un19_psel .INIT=16'h2000;
// @33:348
  CFG4 \p_LCD_reg_disp_ctrl.un19_psel_1  (
	.A(CoreAPB3_C0_0_APBmslave0_PADDR[7]),
	.B(un54_psel_1),
	.C(CoreAPB3_C0_0_APBmslave0_PADDR[2]),
	.D(CoreAPB3_C0_0_APBmslave0_PADDR[3]),
	.Y(un19_psel_1)
);
defparam \p_LCD_reg_disp_ctrl.un19_psel_1 .INIT=16'h0400;
// @33:251
  CFG4 \APB_Reg_Read_process.prdata_sig_12_m_RNO[4]  (
	.A(CoreAPB3_C0_0_APBmslave0_PADDR[5]),
	.B(CoreAPB3_C0_0_APBmslave0_PADDR[4]),
	.C(prdata_sig_0_7_1_Z[4]),
	.D(prdata_sig_0_7_1),
	.Y(N_286)
);
defparam \APB_Reg_Read_process.prdata_sig_12_m_RNO[4] .INIT=16'hFF8C;
// @33:251
  CFG4 \APB_Reg_Read_process.prdata_sig_12_m_RNO_1[4]  (
	.A(N_241),
	.B(un40_psel_0),
	.C(CoreAPB3_C0_0_APBmslave0_PADDR[2]),
	.D(CoreAPB3_C0_0_APBmslave0_PADDR[3]),
	.Y(prdata_sig_0_7_1_Z[4])
);
defparam \APB_Reg_Read_process.prdata_sig_12_m_RNO_1[4] .INIT=16'h7770;
// @33:251
  CFG4 \APB_Reg_Read_process.prdata_sig_12_m_RNO_1[1]  (
	.A(CoreAPB3_C0_0_APBmslave0_PADDR[4]),
	.B(prdata_sig_0_6_1_0[1]),
	.C(LCD_reg_mem_data[1]),
	.D(LCD_reg_bias_sys[1]),
	.Y(N_274)
);
defparam \APB_Reg_Read_process.prdata_sig_12_m_RNO_1[1] .INIT=16'hB391;
// @33:251
  CFG4 \APB_Reg_Read_process.prdata_sig_12_m_RNO_2[1]  (
	.A(CoreAPB3_C0_0_APBmslave0_PADDR[3]),
	.B(CoreAPB3_C0_0_APBmslave0_PADDR[4]),
	.C(LCD_reg_mem_Y[1]),
	.D(CoreAPB3_C0_0_APBmslave0_PADDR[5]),
	.Y(prdata_sig_0_6_1_0[1])
);
defparam \APB_Reg_Read_process.prdata_sig_12_m_RNO_2[1] .INIT=16'h03AB;
// @33:251
  CFG4 \APB_Reg_Read_process.prdata_sig_12_m_RNO_1[2]  (
	.A(CoreAPB3_C0_0_APBmslave0_PADDR[4]),
	.B(prdata_sig_0_5_1_1[2]),
	.C(LCD_reg_func_set[2]),
	.D(CoreAPB3_C0_0_APBmslave0_PADDR[3]),
	.Y(N_266)
);
defparam \APB_Reg_Read_process.prdata_sig_12_m_RNO_1[2] .INIT=16'h7772;
// @33:251
  CFG3 \APB_Reg_Read_process.prdata_sig_12_m_RNO_2[2]  (
	.A(LCD_reg_Vop_set[2]),
	.B(CoreAPB3_C0_0_APBmslave0_PADDR[3]),
	.C(LCD_reg_mem_X[2]),
	.Y(prdata_sig_0_5_1_1[2])
);
defparam \APB_Reg_Read_process.prdata_sig_12_m_RNO_2[2] .INIT=8'h1D;
// @33:251
  CFG4 \APB_Reg_Read_process.prdata_sig_12_m_RNO[5]  (
	.A(prdata_sig_0_sn_N_9),
	.B(prdata_sig_0_sn_N_22_mux),
	.C(Driver_reg_ctrl[5]),
	.D(prdata_sig_0_1[5]),
	.Y(prdata_sig_121[5])
);
defparam \APB_Reg_Read_process.prdata_sig_12_m_RNO[5] .INIT=16'h20EC;
// @33:251
  CFG4 \APB_Reg_Read_process.prdata_sig_12_m_RNO_0[5]  (
	.A(prdata_sig_0_6_0[5]),
	.B(N_269),
	.C(prdata_sig_0_sn_N_11),
	.D(un40_psel_0),
	.Y(prdata_sig_0_1[5])
);
defparam \APB_Reg_Read_process.prdata_sig_12_m_RNO_0[5] .INIT=16'h335F;
// @33:251
  CFG4 \APB_Reg_Read_process.prdata_sig_12_m_RNO[7]  (
	.A(prdata_sig_0_sn_N_9),
	.B(prdata_sig_0_sn_N_22_mux),
	.C(Driver_reg_ctrl[7]),
	.D(prdata_sig_0_1[7]),
	.Y(prdata_sig_121[7])
);
defparam \APB_Reg_Read_process.prdata_sig_12_m_RNO[7] .INIT=16'h20EC;
// @33:251
  CFG4 \APB_Reg_Read_process.prdata_sig_12_m_RNO_0[7]  (
	.A(prdata_sig_0_6_0[7]),
	.B(N_271),
	.C(prdata_sig_0_sn_N_11),
	.D(un40_psel_0),
	.Y(prdata_sig_0_1[7])
);
defparam \APB_Reg_Read_process.prdata_sig_12_m_RNO_0[7] .INIT=16'h335F;
// @33:523
  CFG4 \p_LCD_SPI_Control.SPIout_byte_13_5[7]  (
	.A(SPIout_byte[6]),
	.B(frame_start_Z),
	.C(SPIout_byte_13_5_1[7]),
	.D(SPIout_byte_13_5_2),
	.Y(N_342)
);
defparam \p_LCD_SPI_Control.SPIout_byte_13_5[7] .INIT=16'hFFE2;
// @33:523
  CFG3 \p_LCD_SPI_Control.SPIout_byte_13_5_1[7]  (
	.A(mem_1[7]),
	.B(LCD_State[0]),
	.C(un41_screen_send),
	.Y(SPIout_byte_13_5_1[7])
);
defparam \p_LCD_SPI_Control.SPIout_byte_13_5_1[7] .INIT=8'h08;
// @33:251
  CFG3 \APB_Reg_Read_process.prdata_sig_12_m_RNO_1[6]  (
	.A(prdata_sig_0_sn_N_22_mux),
	.B(Driver_reg_ctrl[6]),
	.C(prdata_sig_0_sn_N_9),
	.Y(prdata_sig_0_11)
);
defparam \APB_Reg_Read_process.prdata_sig_12_m_RNO_1[6] .INIT=8'h40;
// @33:251
  CFG3 \APB_Reg_Read_process.prdata_sig_12_m_RNO_1[3]  (
	.A(prdata_sig_0_sn_N_22_mux),
	.B(Driver_reg_ctrl[3]),
	.C(prdata_sig_0_sn_N_9),
	.Y(prdata_sig_0_7)
);
defparam \APB_Reg_Read_process.prdata_sig_12_m_RNO_1[3] .INIT=8'h40;
// @33:416
  CFG2 \p_LCD_reg_mem_data.un47_psel_0  (
	.A(CoreAPB3_C0_0_APBmslave0_PADDR[2]),
	.B(CoreAPB3_C0_0_APBmslave0_PADDR[5]),
	.Y(un47_psel_0)
);
defparam \p_LCD_reg_mem_data.un47_psel_0 .INIT=4'h1;
// @33:367
  CFG2 \p_LCD_reg_temp_ctrl.un26_psel_0  (
	.A(CoreAPB3_C0_0_APBmslave0_PADDR[3]),
	.B(CoreAPB3_C0_0_APBmslave0_PADDR[2]),
	.Y(un26_psel_0)
);
defparam \p_LCD_reg_temp_ctrl.un26_psel_0 .INIT=4'h8;
// @33:251
  CFG2 \APB_Reg_Read_process.prdata_sig_12_m_RNO_2[6]  (
	.A(CoreAPB3_C0_0_APBmslave0_PADDR[4]),
	.B(LCD_reg_mem_data[6]),
	.Y(prdata_sig_0_6_0[6])
);
defparam \APB_Reg_Read_process.prdata_sig_12_m_RNO_2[6] .INIT=4'h8;
// @33:251
  CFG2 \APB_Reg_Read_process.prdata_sig_12_m_RNO_1[5]  (
	.A(CoreAPB3_C0_0_APBmslave0_PADDR[4]),
	.B(LCD_reg_mem_data[5]),
	.Y(prdata_sig_0_6_0[5])
);
defparam \APB_Reg_Read_process.prdata_sig_12_m_RNO_1[5] .INIT=4'h8;
// @33:251
  CFG2 \APB_Reg_Read_process.prdata_sig_12_m_RNO_1[7]  (
	.A(CoreAPB3_C0_0_APBmslave0_PADDR[4]),
	.B(LCD_reg_mem_data[7]),
	.Y(prdata_sig_0_6_0[7])
);
defparam \APB_Reg_Read_process.prdata_sig_12_m_RNO_1[7] .INIT=4'h8;
// @33:541
  CFG2 frame_start_0_sqmuxa_1 (
	.A(frame_start_Z),
	.B(frame_count[0]),
	.Y(frame_start_0_sqmuxa_1_Z)
);
defparam frame_start_0_sqmuxa_1.INIT=4'h1;
// @33:399
  CFG2 \p_LCD_reg_Vop_set.un40_psel_1  (
	.A(CoreAPB3_C0_0_APBmslave0_PADDR[4]),
	.B(CoreAPB3_C0_0_APBmslave0_PADDR[3]),
	.Y(N_271)
);
defparam \p_LCD_reg_Vop_set.un40_psel_1 .INIT=4'h2;
// @33:399
  CFG2 \p_LCD_reg_Vop_set.un40_psel_0  (
	.A(CoreAPB3_C0_0_APBmslave0_PADDR[2]),
	.B(CoreAPB3_C0_0_APBmslave0_PADDR[5]),
	.Y(un40_psel_0)
);
defparam \p_LCD_reg_Vop_set.un40_psel_0 .INIT=4'h2;
// @33:271
  CFG2 \APB_Reg_Read_process.prdata_sig_0_sn_m6_0  (
	.A(CoreAPB3_C0_0_APBmslave0_PADDR[0]),
	.B(CoreAPB3_C0_0_APBmslave0_PADDR[1]),
	.Y(un54_psel_1)
);
defparam \APB_Reg_Read_process.prdata_sig_0_sn_m6_0 .INIT=4'h1;
// @33:435
  CFG2 \p_LCD_reg_mem_X.un54_psel_2  (
	.A(CoreAPB3_C0_0_APBmslave0_PADDR[6]),
	.B(CoreAPB3_C0_0_APBmslave0_PADDR[5]),
	.Y(un54_psel_2)
);
defparam \p_LCD_reg_mem_X.un54_psel_2 .INIT=4'h1;
// @33:251
  CFG2 \APB_Reg_Read_process.prdata_sig_12_m_RNO_2[3]  (
	.A(CoreAPB3_C0_0_APBmslave0_PADDR[4]),
	.B(LCD_reg_mem_data[3]),
	.Y(N_249)
);
defparam \APB_Reg_Read_process.prdata_sig_12_m_RNO_2[3] .INIT=4'hD;
// @33:271
  CFG2 \APB_Reg_Read_process.prdata_sig_0_sn_m10  (
	.A(CoreAPB3_C0_0_APBmslave0_PADDR[3]),
	.B(CoreAPB3_C0_0_APBmslave0_PADDR[5]),
	.Y(prdata_sig_0_sn_N_11)
);
defparam \APB_Reg_Read_process.prdata_sig_0_sn_m10 .INIT=4'h2;
// @33:502
  CFG2 SPIout_byte_4_sqmuxa_2 (
	.A(init_step[2]),
	.B(init_step[0]),
	.Y(N_192_2)
);
defparam SPIout_byte_4_sqmuxa_2.INIT=4'h2;
// @33:98
  CFG2 \LCD_State_RNILDMF[0]  (
	.A(frame_start_Z),
	.B(LCD_State[0]),
	.Y(SPIout_byte_13_sn_N_16_mux_1)
);
defparam \LCD_State_RNILDMF[0] .INIT=4'h2;
// @33:502
  CFG2 \LCD_State_ns_0_a3_0_1[0]  (
	.A(LCD_State[0]),
	.B(init_step[1]),
	.Y(N_192_1)
);
defparam \LCD_State_ns_0_a3_0_1[0] .INIT=4'h4;
// @33:502
  CFG2 LCD_State_2 (
	.A(frame_start_Z),
	.B(Nokia5110_Driver_0_driver_busy),
	.Y(LCD_State_2_Z)
);
defparam LCD_State_2.INIT=4'h8;
// @33:502
  CFG2 \p_LCD_SPI_Control.SPIout_byte_13_99_i_a8_0_1  (
	.A(init_step[2]),
	.B(init_step[0]),
	.Y(N_457_1)
);
defparam \p_LCD_SPI_Control.SPIout_byte_13_99_i_a8_0_1 .INIT=4'h1;
// @33:271
  CFG2 \APB_Reg_Read_process.prdata_sig_0_sn_m15_e_1  (
	.A(CoreAPB3_C0_0_APBmslave0_PADDR[3]),
	.B(CoreAPB3_C0_0_APBmslave0_PADDR[2]),
	.Y(prdata_sig_0_sn_N_22_1)
);
defparam \APB_Reg_Read_process.prdata_sig_0_sn_m15_e_1 .INIT=4'h1;
// @33:741
  CFG2 SPIDO (
	.A(SPIDO_sig_Z),
	.B(Nokia5110_Driver_0_driver_busy),
	.Y(Board_J7_c[1])
);
defparam SPIDO.INIT=4'h8;
// @33:742
  CFG2 SPICLK (
	.A(CLK_SPI_sig),
	.B(Nokia5110_Driver_0_driver_busy),
	.Y(Board_J7_c[0])
);
defparam SPICLK.INIT=4'h8;
// @33:524
  CFG2 \p_LCD_SPI_Control.un2_screen_send  (
	.A(CLK_SPI_sig),
	.B(SPICLK_last_sig_Z),
	.Y(un2_screen_send)
);
defparam \p_LCD_SPI_Control.un2_screen_send .INIT=4'h4;
// @33:251
  CFG3 \APB_Reg_Read_process.prdata_sig_12_m_RNO_3[3]  (
	.A(LCD_reg_Vop_set[3]),
	.B(CoreAPB3_C0_0_APBmslave0_PADDR[3]),
	.C(LCD_reg_mem_X[3]),
	.Y(N_240)
);
defparam \APB_Reg_Read_process.prdata_sig_12_m_RNO_3[3] .INIT=8'hE2;
// @33:251
  CFG3 \APB_Reg_Read_process.prdata_sig_12_m_RNO_3[4]  (
	.A(LCD_reg_Vop_set[4]),
	.B(CoreAPB3_C0_0_APBmslave0_PADDR[3]),
	.C(LCD_reg_mem_X[4]),
	.Y(N_241)
);
defparam \APB_Reg_Read_process.prdata_sig_12_m_RNO_3[4] .INIT=8'hE2;
// @33:251
  CFG3 \APB_Reg_Read_process.prdata_sig_12_m_RNO_3[6]  (
	.A(LCD_reg_Vop_set[6]),
	.B(CoreAPB3_C0_0_APBmslave0_PADDR[3]),
	.C(LCD_reg_mem_X[6]),
	.Y(N_243)
);
defparam \APB_Reg_Read_process.prdata_sig_12_m_RNO_3[6] .INIT=8'hE2;
// @33:523
  CFG3 \p_LCD_SPI_Control.SPIout_byte_13_1[1]  (
	.A(SPIout_byte[0]),
	.B(frame_start_Z),
	.C(mem_1[1]),
	.Y(N_471)
);
defparam \p_LCD_SPI_Control.SPIout_byte_13_1[1] .INIT=8'hE2;
// @33:523
  CFG3 \p_LCD_SPI_Control.SPIout_byte_13_1[5]  (
	.A(SPIout_byte[4]),
	.B(frame_start_Z),
	.C(mem_1[5]),
	.Y(N_482)
);
defparam \p_LCD_SPI_Control.SPIout_byte_13_1[5] .INIT=8'hE2;
// @33:502
  CFG3 \p_LCD_SPI_Control.SPIout_byte_13_99_i_m2_0  (
	.A(SPIout_byte_9_sqmuxa_Z),
	.B(LCD_reg_disp_ctrl[2]),
	.C(init_step[1]),
	.Y(N_454)
);
defparam \p_LCD_SPI_Control.SPIout_byte_13_99_i_m2_0 .INIT=8'hCA;
// @33:502
  CFG3 \p_LCD_SPI_Control.SPIout_byte_13_99_i_m2  (
	.A(LCD_reg_Vop_set[2]),
	.B(LCD_reg_func_set[2]),
	.C(init_step[1]),
	.Y(N_453)
);
defparam \p_LCD_SPI_Control.SPIout_byte_13_99_i_m2 .INIT=8'hAC;
// @33:523
  CFG3 \p_LCD_SPI_Control.SPIout_byte_13_1[4]  (
	.A(SPIout_byte[3]),
	.B(frame_start_Z),
	.C(mem_1[4]),
	.Y(N_474)
);
defparam \p_LCD_SPI_Control.SPIout_byte_13_1[4] .INIT=8'hE2;
// @33:523
  CFG3 \p_LCD_SPI_Control.SPIout_byte_13_1[6]  (
	.A(SPIout_byte[5]),
	.B(frame_start_Z),
	.C(mem_1[6]),
	.Y(N_476)
);
defparam \p_LCD_SPI_Control.SPIout_byte_13_1[6] .INIT=8'hE2;
// @33:523
  CFG3 \p_LCD_SPI_Control.SPIout_byte_13_1[3]  (
	.A(SPIout_byte[2]),
	.B(frame_start_Z),
	.C(mem_1[3]),
	.Y(N_481)
);
defparam \p_LCD_SPI_Control.SPIout_byte_13_1[3] .INIT=8'hE2;
// @33:251
  CFG4 \APB_Reg_Read_process.prdata_sig_12_m_RNO_2[4]  (
	.A(prdata_sig_0_sn_N_11),
	.B(un40_psel_0),
	.C(LCD_reg_mem_data[4]),
	.D(CoreAPB3_C0_0_APBmslave0_PADDR[4]),
	.Y(prdata_sig_0_7_1)
);
defparam \APB_Reg_Read_process.prdata_sig_12_m_RNO_2[4] .INIT=16'h2000;
// @33:251
  CFG4 \APB_Reg_Read_process.prdata_sig_12_m_RNO_2[5]  (
	.A(LCD_reg_Vop_set[5]),
	.B(LCD_reg_mem_X[5]),
	.C(CoreAPB3_C0_0_APBmslave0_PADDR[4]),
	.D(CoreAPB3_C0_0_APBmslave0_PADDR[3]),
	.Y(N_269)
);
defparam \APB_Reg_Read_process.prdata_sig_12_m_RNO_2[5] .INIT=16'hC0AF;
// @33:416
  CFG4 \p_LCD_reg_mem_data.un47_psel_2  (
	.A(CoreAPB3_C0_0_APBmslave0_PADDR[6]),
	.B(CoreAPB3_C0_0_APBmslave0_PADDR[7]),
	.C(CoreAPB3_C0_0_APBmslave0_PADDR[4]),
	.D(CoreAPB3_C0_0_APBmslave0_PADDR[3]),
	.Y(un47_psel_2)
);
defparam \p_LCD_reg_mem_data.un47_psel_2 .INIT=16'h1000;
// @33:399
  CFG3 \p_LCD_reg_Vop_set.un40_psel_0_0  (
	.A(CoreAPB3_C0_0_APBmslave0_PADDR[6]),
	.B(un54_psel_1),
	.C(CoreAPB3_C0_0_APBmslave0_PADDR[7]),
	.Y(un40_psel_0_0)
);
defparam \p_LCD_reg_Vop_set.un40_psel_0_0 .INIT=8'h04;
// @33:331
  CFG4 \p_LCD_reg_func_set.un12_psel_1  (
	.A(CoreAPB3_C0_0_APBmslave0_PADDR[3]),
	.B(CoreAPB3_C0_0_APBmslave0_PADDR[4]),
	.C(CoreAPB3_C0_0_APBmslave0_PADDR[7]),
	.D(CoreAPB3_C0_0_APBmslave0_PADDR[2]),
	.Y(un12_psel_1)
);
defparam \p_LCD_reg_func_set.un12_psel_1 .INIT=16'h0100;
// @33:451
  CFG4 \p_LCD_reg_mem_Y.un61_psel_1  (
	.A(CoreAPB3_C0_0_APBmslave0_PADDR[7]),
	.B(CoreAPB3_C0_0_APBmslave0_PADDR[5]),
	.C(CoreAPB3_C0_0_APBmslave0_PADDR[6]),
	.D(CoreAPB3_C0_0_APBmslave0_PADDR[4]),
	.Y(un61_psel_1)
);
defparam \p_LCD_reg_mem_Y.un61_psel_1 .INIT=16'h0004;
// @33:383
  CFG3 \p_LCD_reg_bias_sys.un33_psel_1  (
	.A(CoreAPB3_C0_0_APBmslave0_PADDR[4]),
	.B(un54_psel_2),
	.C(CoreAPB3_C0_0_APBmslave0_PADDR[7]),
	.Y(un33_psel_1)
);
defparam \p_LCD_reg_bias_sys.un33_psel_1 .INIT=8'h08;
// @33:435
  CFG4 \p_LCD_reg_mem_X.un54_psel_0_0  (
	.A(CoreAPB3_C0_0_APBmslave0_PADDR[3]),
	.B(CoreAPB3_C0_0_APBmslave0_PADDR[4]),
	.C(CoreAPB3_C0_0_APBmslave0_PADDR[7]),
	.D(CoreAPB3_C0_0_APBmslave0_PADDR[2]),
	.Y(un54_psel_0_0)
);
defparam \p_LCD_reg_mem_X.un54_psel_0_0 .INIT=16'h0800;
// @33:581
  CFG4 \p_LCD_SPI_Control.un41_screen_send_6  (
	.A(uSRAM_B_ADDR_sig[8]),
	.B(uSRAM_B_ADDR_sig[6]),
	.C(uSRAM_B_ADDR_sig[5]),
	.D(uSRAM_B_ADDR_sig[4]),
	.Y(un41_screen_send_6)
);
defparam \p_LCD_SPI_Control.un41_screen_send_6 .INIT=16'h0001;
// @33:581
  CFG4 \p_LCD_SPI_Control.un41_screen_send_5  (
	.A(uSRAM_B_ADDR_sig[1]),
	.B(uSRAM_B_ADDR_sig[0]),
	.C(Driver_reg_ctrl[1]),
	.D(uSRAM_B_ADDR_sig[2]),
	.Y(un41_screen_send_5)
);
defparam \p_LCD_SPI_Control.un41_screen_send_5 .INIT=16'h0010;
// @4:2204
  CFG4 refresh_indicator_0_sqmuxa_6 (
	.A(uSRAM_B_ADDR_sig[7]),
	.B(uSRAM_B_ADDR_sig[6]),
	.C(uSRAM_B_ADDR_sig[5]),
	.D(uSRAM_B_ADDR_sig[4]),
	.Y(refresh_indicator_0_sqmuxa_6_Z)
);
defparam refresh_indicator_0_sqmuxa_6.INIT=16'h8000;
// @4:2204
  CFG4 refresh_indicator_0_sqmuxa_5 (
	.A(uSRAM_B_ADDR_sig[1]),
	.B(uSRAM_B_ADDR_sig[0]),
	.C(screen_finished_Z),
	.D(uSRAM_B_ADDR_sig[2]),
	.Y(refresh_indicator_0_sqmuxa_5_Z)
);
defparam refresh_indicator_0_sqmuxa_5.INIT=16'h0800;
// @33:296
  CFG3 \p_Driver_reg_ctrl.un3_psel  (
	.A(g0),
	.B(CoreAPB3_C0_0_APBmslave0_PWRITE),
	.C(CoreAPB3_C0_0_APBmslave0_PENABLE),
	.Y(un3_psel)
);
defparam \p_Driver_reg_ctrl.un3_psel .INIT=8'h80;
// @33:502
  CFG3 SPIout_byte_5_sqmuxa (
	.A(init_step[0]),
	.B(init_step[2]),
	.C(SPIout_byte_13_sn_N_16_mux_1),
	.Y(SPIout_byte_5_sqmuxa_Z)
);
defparam SPIout_byte_5_sqmuxa.INIT=8'h80;
// @33:530
  CFG3 \p_LCD_SPI_Control.un8_screen_send  (
	.A(frame_count[2]),
	.B(frame_count[1]),
	.C(frame_count[0]),
	.Y(un8_screen_send)
);
defparam \p_LCD_SPI_Control.un8_screen_send .INIT=8'h80;
// @33:296
  CFG4 \p_Driver_reg_ctrl.un5_psel_0  (
	.A(CoreAPB3_C0_0_APBmslave0_PADDR[7]),
	.B(CoreAPB3_C0_0_APBmslave0_PADDR[5]),
	.C(CoreAPB3_C0_0_APBmslave0_PADDR[6]),
	.D(CoreAPB3_C0_0_APBmslave0_PADDR[4]),
	.Y(un5_psel_0)
);
defparam \p_Driver_reg_ctrl.un5_psel_0 .INIT=16'h0001;
// @33:502
  CFG3 \p_LCD_SPI_Control.un41_screen_send_RNI110Q  (
	.A(LCD_State[0]),
	.B(frame_start_Z),
	.C(un41_screen_send),
	.Y(SPIout_byte_13_sn_N_14_mux)
);
defparam \p_LCD_SPI_Control.un41_screen_send_RNI110Q .INIT=8'hC4;
// @33:502
  CFG3 \p_LCD_SPI_Control.SPIout_byte_13_99_i_a8_0_1_RNIN2VL  (
	.A(init_step[1]),
	.B(N_457_1),
	.C(init_step[0]),
	.Y(SPIout_byte_13_sn_i1_mux)
);
defparam \p_LCD_SPI_Control.SPIout_byte_13_99_i_a8_0_1_RNIN2VL .INIT=8'h13;
// @33:541
  CFG3 \p_LCD_SPI_Control.data_command_queue_sig_2_iv  (
	.A(LCD_State[0]),
	.B(frame_start_Z),
	.C(data_command_queue_sig_Z),
	.Y(data_command_queue_sig_2)
);
defparam \p_LCD_SPI_Control.data_command_queue_sig_2_iv .INIT=8'hB8;
// @33:541
  CFG3 SPIout_byte_11_sqmuxa (
	.A(frame_start_Z),
	.B(frame_get_bit_Z),
	.C(Nokia5110_Driver_0_driver_busy),
	.Y(SPIout_byte_11_sqmuxa_Z)
);
defparam SPIout_byte_11_sqmuxa.INIT=8'h40;
// @33:502
  CFG3 frame_get_bit_1_sqmuxa (
	.A(frame_start_Z),
	.B(screen_finished_Z),
	.C(LCD_State[0]),
	.Y(frame_get_bit_1_sqmuxa_Z)
);
defparam frame_get_bit_1_sqmuxa.INIT=8'h80;
// @24:48
  CFG2 \Driver_reg_ctrl_RNICS2P[0]  (
	.A(ETH_NRESET_c),
	.B(Driver_reg_ctrl[0]),
	.Y(Driver_reg_ctrl_RNICS2P[0])
);
defparam \Driver_reg_ctrl_RNICS2P[0] .INIT=4'h8;
// @33:502
  CFG4 \p_LCD_SPI_Control.SPIout_byte_13_99_i_a8_2_0  (
	.A(LCD_State[0]),
	.B(SPIout_byte[1]),
	.C(mem_1[2]),
	.D(frame_start_Z),
	.Y(SPIout_byte_13_99_i_a8_2_0)
);
defparam \p_LCD_SPI_Control.SPIout_byte_13_99_i_a8_2_0 .INIT=16'h0A22;
// @33:502
  CFG4 \p_LCD_SPI_Control.SPIout_byte_13_99_i_a8_5_2  (
	.A(LCD_reg_bias_sys[2]),
	.B(LCD_reg_disp_ctrl[2]),
	.C(init_step[2]),
	.D(SPIout_byte_13_sn_N_16_mux_1),
	.Y(SPIout_byte_13_99_i_a8_5_2)
);
defparam \p_LCD_SPI_Control.SPIout_byte_13_99_i_a8_5_2 .INIT=16'h3500;
// @33:502
  CFG4 \p_LCD_SPI_Control.SPIout_byte_13_5_61_i_a6_0_0  (
	.A(init_step[2]),
	.B(LCD_State[0]),
	.C(init_step[0]),
	.D(init_step[1]),
	.Y(SPIout_byte_13_5_61_i_a6_0_0)
);
defparam \p_LCD_SPI_Control.SPIout_byte_13_5_61_i_a6_0_0 .INIT=16'h3210;
// @33:251
  CFG3 \APB_Reg_Read_process.prdata_sig_12_m_RNO[0]  (
	.A(N_273),
	.B(N_264),
	.C(un40_psel_0),
	.Y(N_282)
);
defparam \APB_Reg_Read_process.prdata_sig_12_m_RNO[0] .INIT=8'hCA;
// @33:523
  CFG3 \p_LCD_SPI_Control.SPIout_byte_13_3[1]  (
	.A(LCD_reg_Vop_set[1]),
	.B(N_192_1),
	.C(SPIout_byte_9_sqmuxa_Z),
	.Y(N_320)
);
defparam \p_LCD_SPI_Control.SPIout_byte_13_3[1] .INIT=8'hB8;
// @33:523
  CFG3 \p_LCD_SPI_Control.SPIout_byte_13_3[5]  (
	.A(LCD_reg_Vop_set[5]),
	.B(N_192_1),
	.C(SPIout_byte_8_sqmuxa_Z),
	.Y(N_324)
);
defparam \p_LCD_SPI_Control.SPIout_byte_13_3[5] .INIT=8'hB8;
// @33:523
  CFG3 \p_LCD_SPI_Control.SPIout_byte_13_3[3]  (
	.A(LCD_reg_Vop_set[3]),
	.B(N_192_1),
	.C(SPIout_byte_9_sqmuxa_Z),
	.Y(N_322)
);
defparam \p_LCD_SPI_Control.SPIout_byte_13_3[3] .INIT=8'hB8;
// @33:523
  CFG3 \p_LCD_SPI_Control.SPIout_byte_13_3[4]  (
	.A(LCD_reg_Vop_set[4]),
	.B(N_192_1),
	.C(SPIout_byte_8_sqmuxa_Z),
	.Y(N_323)
);
defparam \p_LCD_SPI_Control.SPIout_byte_13_3[4] .INIT=8'hB8;
// @33:523
  CFG4 \p_LCD_SPI_Control.SPIout_byte_13_3[6]  (
	.A(LCD_reg_Vop_set[6]),
	.B(N_192_1),
	.C(SPIout_byte_5_sqmuxa_Z),
	.D(SPIout_byte_8_sqmuxa_Z),
	.Y(N_325)
);
defparam \p_LCD_SPI_Control.SPIout_byte_13_3[6] .INIT=16'hBBB8;
// @33:502
  CFG4 \p_LCD_SPI_Control.SPIout_byte_13_5_61_i_0  (
	.A(init_step[0]),
	.B(init_step[1]),
	.C(LCD_State[0]),
	.D(frame_start_Z),
	.Y(SPIout_byte_13_5_61_i_0)
);
defparam \p_LCD_SPI_Control.SPIout_byte_13_5_61_i_0 .INIT=16'h08FF;
// @33:271
  CFG4 \APB_Reg_Read_process.prdata_sig_0_sn_m6  (
	.A(CoreAPB3_C0_0_APBmslave0_PADDR[6]),
	.B(un54_psel_1),
	.C(CoreAPB3_C0_0_APBmslave0_PWRITE),
	.D(CoreAPB3_C0_0_APBmslave0_PADDR[7]),
	.Y(prdata_sig_0_sn_N_20_mux)
);
defparam \APB_Reg_Read_process.prdata_sig_0_sn_m6 .INIT=16'h0004;
// @33:502
  CFG4 SPIout_byte_7_sqmuxa (
	.A(init_step[0]),
	.B(init_step[1]),
	.C(init_step[2]),
	.D(SPIout_byte_13_sn_N_16_mux_1),
	.Y(SPIout_byte_7_sqmuxa_Z)
);
defparam SPIout_byte_7_sqmuxa.INIT=16'h8000;
// @33:541
  CFG4 SPIout_byte_6_sqmuxa_1 (
	.A(N_192_2),
	.B(Nokia5110_Driver_0_driver_busy),
	.C(SPIout_byte_13_sn_N_16_mux_1),
	.D(N_192_1),
	.Y(SPIout_byte_6_sqmuxa_1_Z)
);
defparam SPIout_byte_6_sqmuxa_1.INIT=16'h8000;
// @33:502
  CFG3 SPIout_byte_4_sqmuxa (
	.A(N_192_2),
	.B(SPIout_byte_13_sn_N_16_mux_1),
	.C(init_step[1]),
	.Y(SPIout_byte_4_sqmuxa_Z)
);
defparam SPIout_byte_4_sqmuxa.INIT=8'h08;
// @33:541
  CFG4 init_step_0_sqmuxa (
	.A(init_step[2]),
	.B(SPIout_byte_13_sn_N_16_mux_1),
	.C(Nokia5110_Driver_0_driver_busy),
	.D(init_step[1]),
	.Y(init_step_0_sqmuxa_Z)
);
defparam init_step_0_sqmuxa.INIT=16'h40C0;
// @33:541
  CFG4 uSRAM_B_ADDR_sig_1_sqmuxa_1 (
	.A(frame_start_Z),
	.B(refresh_indicator_0_sqmuxa_Z),
	.C(Nokia5110_Driver_0_driver_busy),
	.D(LCD_State[0]),
	.Y(uSRAM_B_ADDR_sig_1_sqmuxa_1_Z)
);
defparam uSRAM_B_ADDR_sig_1_sqmuxa_1.INIT=16'h8000;
// @33:502
  CFG4 \p_LCD_SPI_Control.SPIout_byte_13_99_i_a8_4  (
	.A(LCD_reg_func_set[2]),
	.B(init_step[0]),
	.C(init_step[1]),
	.D(SPIout_byte_13_sn_N_16_mux_1),
	.Y(N_461)
);
defparam \p_LCD_SPI_Control.SPIout_byte_13_99_i_a8_4 .INIT=16'h4000;
// @33:502
  CFG4 \p_LCD_SPI_Control.SPIout_byte_13_99_i_a8_3  (
	.A(frame_start_Z),
	.B(LCD_State[0]),
	.C(SPIout_byte_9_sqmuxa_Z),
	.D(un41_screen_send),
	.Y(N_460)
);
defparam \p_LCD_SPI_Control.SPIout_byte_13_99_i_a8_3 .INIT=16'h0800;
// @33:502
  CFG4 SPIout_byte_8_sqmuxa (
	.A(frame_start_Z),
	.B(un41_screen_send),
	.C(refresh_indicator_Z),
	.D(LCD_State[0]),
	.Y(SPIout_byte_8_sqmuxa_Z)
);
defparam SPIout_byte_8_sqmuxa.INIT=16'h8000;
// @33:502
  CFG4 SPIout_byte_9_sqmuxa (
	.A(frame_start_Z),
	.B(un41_screen_send),
	.C(refresh_indicator_Z),
	.D(LCD_State[0]),
	.Y(SPIout_byte_9_sqmuxa_Z)
);
defparam SPIout_byte_9_sqmuxa.INIT=16'h0800;
// @33:541
  CFG4 frame_start_0_sqmuxa (
	.A(frame_count[2]),
	.B(frame_count[1]),
	.C(un2_screen_send),
	.D(frame_start_0_sqmuxa_1_Z),
	.Y(frame_start_0_sqmuxa_Z)
);
defparam frame_start_0_sqmuxa.INIT=16'h1000;
// @33:502
  CFG4 \LCD_State_ns_0[0]  (
	.A(N_192_2),
	.B(N_192_1),
	.C(screen_finished_Z),
	.D(LCD_State[0]),
	.Y(LCD_State_ns[0])
);
defparam \LCD_State_ns_0[0] .INIT=16'h8F88;
// @33:541
  CFG4 un1_screen_send_8 (
	.A(frame_get_bit_Z),
	.B(screen_finished_Z),
	.C(LCD_State[0]),
	.D(frame_start_Z),
	.Y(un1_screen_send_8_i)
);
defparam un1_screen_send_8.INIT=16'h3F55;
// @33:502
  CFG3 chip_enable_sig_RNO (
	.A(frame_start_Z),
	.B(frame_get_bit_Z),
	.C(Nokia5110_Driver_0_driver_busy),
	.Y(SPIDO_sig_0_sqmuxa_i)
);
defparam chip_enable_sig_RNO.INIT=8'h4F;
// @33:502
  CFG3 \p_LCD_SPI_Control.frame_get_bit_4_iv_i  (
	.A(frame_get_bit_Z),
	.B(un2_screen_send),
	.C(un1_screen_send_8_i),
	.Y(frame_get_bit_4_iv_i)
);
defparam \p_LCD_SPI_Control.frame_get_bit_4_iv_i .INIT=8'hE0;
// @33:502
  CFG4 \p_LCD_SPI_Control.SPIout_byte_13_99_i_a8_5  (
	.A(init_step[0]),
	.B(init_step[1]),
	.C(init_step[2]),
	.D(SPIout_byte_13_99_i_a8_5_2),
	.Y(N_462)
);
defparam \p_LCD_SPI_Control.SPIout_byte_13_99_i_a8_5 .INIT=16'h0200;
// @33:502
  CFG4 \p_LCD_SPI_Control.SPIout_byte_13_5_61_i_a6_0  (
	.A(LCD_reg_bias_sys[0]),
	.B(LCD_reg_disp_ctrl[0]),
	.C(SPIout_byte_13_5_61_i_a6_0_0),
	.D(init_step[2]),
	.Y(N_431)
);
defparam \p_LCD_SPI_Control.SPIout_byte_13_5_61_i_a6_0 .INIT=16'h3050;
// @33:523
  CFG4 \p_LCD_SPI_Control.SPIout_byte_13_3[0]  (
	.A(LCD_State[0]),
	.B(LCD_reg_Vop_set[0]),
	.C(SPIout_byte_9_sqmuxa_Z),
	.D(N_457_1),
	.Y(N_319)
);
defparam \p_LCD_SPI_Control.SPIout_byte_13_3[0] .INIT=16'hE4F0;
// @33:523
  CFG4 \p_LCD_SPI_Control.SPIout_byte_13_4[1]  (
	.A(LCD_reg_bias_sys[1]),
	.B(LCD_reg_func_set[1]),
	.C(SPIout_byte_13_sn_i1_mux),
	.D(init_step[2]),
	.Y(N_329)
);
defparam \p_LCD_SPI_Control.SPIout_byte_13_4[1] .INIT=16'h0CAC;
// @33:98
  CFG4 \p_LCD_SPI_Control.SPIout_byte_13_99_i_a8_0_1_RNIEIL51  (
	.A(N_457_1),
	.B(SPIout_byte_13_sn_N_16_mux_1),
	.C(init_step[1]),
	.D(init_step[2]),
	.Y(SPIout_byte_13_sn_N_16_mux)
);
defparam \p_LCD_SPI_Control.SPIout_byte_13_99_i_a8_0_1_RNIEIL51 .INIT=16'h404C;
// @33:435
  CFG4 \p_LCD_reg_mem_X.un54_psel  (
	.A(un54_psel_2),
	.B(un3_psel),
	.C(un54_psel_1),
	.D(un54_psel_0_0),
	.Y(un54_psel)
);
defparam \p_LCD_reg_mem_X.un54_psel .INIT=16'h8000;
// @33:383
  CFG4 \p_LCD_reg_bias_sys.un33_psel  (
	.A(un33_psel_1),
	.B(un3_psel),
	.C(un54_psel_1),
	.D(prdata_sig_0_sn_N_22_1),
	.Y(un33_psel)
);
defparam \p_LCD_reg_bias_sys.un33_psel .INIT=16'h8000;
// @33:331
  CFG4 \p_LCD_reg_func_set.un12_psel  (
	.A(un54_psel_2),
	.B(un3_psel),
	.C(un54_psel_1),
	.D(un12_psel_1),
	.Y(un12_psel)
);
defparam \p_LCD_reg_func_set.un12_psel .INIT=16'h8000;
// @33:399
  CFG4 \p_LCD_reg_Vop_set.un40_psel  (
	.A(un40_psel_0),
	.B(un3_psel),
	.C(un40_psel_0_0),
	.D(N_271),
	.Y(un40_psel)
);
defparam \p_LCD_reg_Vop_set.un40_psel .INIT=16'h8000;
// @33:451
  CFG4 \p_LCD_reg_mem_Y.un61_psel  (
	.A(un54_psel_1),
	.B(un61_psel_1),
	.C(prdata_sig_0_sn_N_22_1),
	.D(un3_psel),
	.Y(un61_psel)
);
defparam \p_LCD_reg_mem_Y.un61_psel .INIT=16'h8000;
// @33:367
  CFG4 \p_LCD_reg_temp_ctrl.un26_psel  (
	.A(un26_psel_0),
	.B(un54_psel_1),
	.C(un3_psel),
	.D(un5_psel_0),
	.Y(un26_psel)
);
defparam \p_LCD_reg_temp_ctrl.un26_psel .INIT=16'h8000;
// @33:296
  CFG4 \p_Driver_reg_ctrl.un5_psel  (
	.A(un5_psel_0),
	.B(un54_psel_1),
	.C(un3_psel),
	.D(prdata_sig_0_sn_N_22_1),
	.Y(un5_psel)
);
defparam \p_Driver_reg_ctrl.un5_psel .INIT=16'h8000;
// @33:416
  CFG4 \p_LCD_reg_mem_data.un47_psel  (
	.A(un47_psel_2),
	.B(un3_psel),
	.C(un54_psel_1),
	.D(un47_psel_0),
	.Y(un47_psel)
);
defparam \p_LCD_reg_mem_data.un47_psel .INIT=16'h8000;
// @33:581
  CFG4 \p_LCD_SPI_Control.un41_screen_send  (
	.A(uSRAM_B_ADDR_sig[7]),
	.B(uSRAM_B_ADDR_sig[3]),
	.C(un41_screen_send_6),
	.D(un41_screen_send_5),
	.Y(un41_screen_send)
);
defparam \p_LCD_SPI_Control.un41_screen_send .INIT=16'h1000;
// @4:2204
  CFG4 refresh_indicator_0_sqmuxa (
	.A(uSRAM_B_ADDR_sig[8]),
	.B(uSRAM_B_ADDR_sig[3]),
	.C(refresh_indicator_0_sqmuxa_6_Z),
	.D(refresh_indicator_0_sqmuxa_5_Z),
	.Y(refresh_indicator_0_sqmuxa_Z)
);
defparam refresh_indicator_0_sqmuxa.INIT=16'h2000;
// @33:553
  CFG2 \init_step_6_RNO[2]  (
	.A(init_step_0_sqmuxa_Z),
	.B(init_step[0]),
	.Y(CO0)
);
defparam \init_step_6_RNO[2] .INIT=4'h8;
// @33:523
  CFG3 \p_LCD_SPI_Control.SPIout_byte_13_5[1]  (
	.A(SPIout_byte_13_sn_N_14_mux),
	.B(N_320),
	.C(N_471),
	.Y(N_336)
);
defparam \p_LCD_SPI_Control.SPIout_byte_13_5[1] .INIT=8'hD8;
// @33:553
  CFG2 \init_step_RNO[0]  (
	.A(init_step_0_sqmuxa_Z),
	.B(init_step[0]),
	.Y(init_step_RNO[0])
);
defparam \init_step_RNO[0] .INIT=4'h6;
// @33:523
  CFG2 \uSRAM_B_ADDR_sig_7[3]  (
	.A(uSRAM_B_ADDR_sig_1_sqmuxa_1_Z),
	.B(un1_uSRAM_B_ADDR_sig_1_cry_3_S),
	.Y(uSRAM_B_ADDR_sig_7[3])
);
defparam \uSRAM_B_ADDR_sig_7[3] .INIT=4'h4;
// @33:523
  CFG2 \uSRAM_B_ADDR_sig_7[4]  (
	.A(uSRAM_B_ADDR_sig_1_sqmuxa_1_Z),
	.B(un1_uSRAM_B_ADDR_sig_1_cry_4_S),
	.Y(uSRAM_B_ADDR_sig_7[4])
);
defparam \uSRAM_B_ADDR_sig_7[4] .INIT=4'h4;
// @33:523
  CFG2 \uSRAM_B_ADDR_sig_7[5]  (
	.A(uSRAM_B_ADDR_sig_1_sqmuxa_1_Z),
	.B(un1_uSRAM_B_ADDR_sig_1_cry_5_S),
	.Y(uSRAM_B_ADDR_sig_7[5])
);
defparam \uSRAM_B_ADDR_sig_7[5] .INIT=4'h4;
// @33:523
  CFG2 \uSRAM_B_ADDR_sig_7[6]  (
	.A(uSRAM_B_ADDR_sig_1_sqmuxa_1_Z),
	.B(un1_uSRAM_B_ADDR_sig_1_cry_6_S),
	.Y(uSRAM_B_ADDR_sig_7[6])
);
defparam \uSRAM_B_ADDR_sig_7[6] .INIT=4'h4;
// @33:523
  CFG2 \uSRAM_B_ADDR_sig_7[7]  (
	.A(uSRAM_B_ADDR_sig_1_sqmuxa_1_Z),
	.B(un1_uSRAM_B_ADDR_sig_1_cry_7_S),
	.Y(uSRAM_B_ADDR_sig_7[7])
);
defparam \uSRAM_B_ADDR_sig_7[7] .INIT=4'h4;
// @33:523
  CFG2 \uSRAM_B_ADDR_sig_7[8]  (
	.A(uSRAM_B_ADDR_sig_1_sqmuxa_1_Z),
	.B(un1_uSRAM_B_ADDR_sig_1_s_8_S),
	.Y(uSRAM_B_ADDR_sig_7[8])
);
defparam \uSRAM_B_ADDR_sig_7[8] .INIT=4'h4;
// @33:502
  CFG2 refresh_indicator_0 (
	.A(uSRAM_B_ADDR_sig_1_sqmuxa_1_Z),
	.B(refresh_indicator_Z),
	.Y(refresh_indicator_0_Z)
);
defparam refresh_indicator_0.INIT=4'h6;
// @33:523
  CFG3 \p_LCD_SPI_Control.SPIout_byte_13_5[5]  (
	.A(SPIout_byte_13_sn_N_14_mux),
	.B(N_324),
	.C(N_482),
	.Y(N_340)
);
defparam \p_LCD_SPI_Control.SPIout_byte_13_5[5] .INIT=8'hD8;
// @33:523
  CFG3 \p_LCD_SPI_Control.SPIout_byte_13_5[3]  (
	.A(SPIout_byte_13_sn_N_14_mux),
	.B(N_322),
	.C(N_481),
	.Y(N_338)
);
defparam \p_LCD_SPI_Control.SPIout_byte_13_5[3] .INIT=8'hD8;
// @33:523
  CFG3 \p_LCD_SPI_Control.SPIout_byte_13_5[4]  (
	.A(SPIout_byte_13_sn_N_14_mux),
	.B(N_323),
	.C(N_474),
	.Y(N_339)
);
defparam \p_LCD_SPI_Control.SPIout_byte_13_5[4] .INIT=8'hD8;
// @33:502
  CFG4 \p_LCD_SPI_Control.screen_finished_4_iv_i  (
	.A(frame_start_Z),
	.B(refresh_indicator_0_sqmuxa_Z),
	.C(screen_finished_Z),
	.D(LCD_State[0]),
	.Y(screen_finished_4_iv_i)
);
defparam \p_LCD_SPI_Control.screen_finished_4_iv_i .INIT=16'hD8F0;
// @33:502
  CFG4 \p_LCD_SPI_Control.SPIout_byte_13_99_i_1  (
	.A(N_457_1),
	.B(N_453),
	.C(N_462),
	.D(SPIout_byte_13_sn_N_16_mux_1),
	.Y(SPIout_byte_13_99_i_1)
);
defparam \p_LCD_SPI_Control.SPIout_byte_13_99_i_1 .INIT=16'hF2F0;
// @33:502
  CFG4 \p_LCD_SPI_Control.SPIout_byte_13_5_61_i_a6_1  (
	.A(init_step[1]),
	.B(init_step[2]),
	.C(LCD_State[0]),
	.D(N_319),
	.Y(N_432)
);
defparam \p_LCD_SPI_Control.SPIout_byte_13_5_61_i_a6_1 .INIT=16'h0006;
// @33:251
  CFG3 \APB_Reg_Read_process.prdata_sig_12_m_RNO[1]  (
	.A(N_265),
	.B(N_274),
	.C(un40_psel_0),
	.Y(N_283)
);
defparam \APB_Reg_Read_process.prdata_sig_12_m_RNO[1] .INIT=8'hAC;
// @33:251
  CFG3 \APB_Reg_Read_process.prdata_sig_12_m_RNO[2]  (
	.A(N_275),
	.B(N_266),
	.C(un40_psel_0),
	.Y(N_284)
);
defparam \APB_Reg_Read_process.prdata_sig_12_m_RNO[2] .INIT=8'hCA;
// @33:502
  CFG4 screen_send_RNO (
	.A(Nokia5110_Driver_0_driver_busy),
	.B(frame_get_bit_1_sqmuxa_Z),
	.C(timer_indicator_sig),
	.D(timer_indicator_last_sig_Z),
	.Y(un1_screen_send_6_i[0])
);
defparam screen_send_RNO.INIT=16'h2272;
// @33:541
  CFG4 frame_count_0_sqmuxa (
	.A(Nokia5110_Driver_0_driver_busy),
	.B(un2_screen_send),
	.C(un8_screen_send),
	.D(frame_get_bit_1_sqmuxa_Z),
	.Y(frame_count_0_sqmuxa_Z)
);
defparam frame_count_0_sqmuxa.INIT=16'h0008;
// @33:523
  CFG4 \p_LCD_SPI_Control.SPIout_byte_13[6]  (
	.A(SPIout_byte_13_sn_N_16_mux),
	.B(N_476),
	.C(SPIout_byte_13_sn_N_14_mux),
	.D(N_325),
	.Y(SPIout_byte_13[6])
);
defparam \p_LCD_SPI_Control.SPIout_byte_13[6] .INIT=16'h5404;
// @33:271
  CFG3 \APB_Reg_Read_process.prdata_sig_0_sn_m8  (
	.A(CoreAPB3_C0_0_APBmslave0_PADDR[5]),
	.B(CoreAPB3_C0_0_APBmslave0_PADDR[4]),
	.C(prdata_sig_0_sn_N_20_mux),
	.Y(prdata_sig_0_sn_N_9)
);
defparam \APB_Reg_Read_process.prdata_sig_0_sn_m8 .INIT=8'h10;
// @33:251
  CFG3 \APB_Reg_Read_process.prdata_sig_12_m_RNO_0[1]  (
	.A(CoreAPB3_C0_0_APBmslave0_PADDR[5]),
	.B(prdata_sig_0_sn_N_20_mux),
	.C(Driver_reg_ctrl[1]),
	.Y(N_257)
);
defparam \APB_Reg_Read_process.prdata_sig_12_m_RNO_0[1] .INIT=8'h40;
// @33:251
  CFG3 \APB_Reg_Read_process.prdata_sig_12_m_RNO_0[2]  (
	.A(CoreAPB3_C0_0_APBmslave0_PADDR[5]),
	.B(prdata_sig_0_sn_N_20_mux),
	.C(Driver_reg_ctrl[2]),
	.Y(N_258)
);
defparam \APB_Reg_Read_process.prdata_sig_12_m_RNO_0[2] .INIT=8'h40;
// @33:502
  CFG4 SPIout_byte_7_sqmuxa_RNIOA5J (
	.A(Nokia5110_Driver_0_driver_busy),
	.B(frame_get_bit_Z),
	.C(SPIout_byte_7_sqmuxa_Z),
	.D(frame_start_Z),
	.Y(un1_screen_send_7_i)
);
defparam SPIout_byte_7_sqmuxa_RNIOA5J.INIT=16'h0A08;
// @33:502
  CFG4 \p_LCD_SPI_Control.SPIout_byte_13_99_i_2  (
	.A(N_461),
	.B(SPIout_byte_13_99_i_1),
	.C(SPIout_byte[1]),
	.D(frame_start_Z),
	.Y(SPIout_byte_13_99_i_2)
);
defparam \p_LCD_SPI_Control.SPIout_byte_13_99_i_2 .INIT=16'hEEEF;
// @33:523
  CFG3 \p_LCD_SPI_Control.SPIout_byte_13[1]  (
	.A(N_336),
	.B(N_329),
	.C(SPIout_byte_13_sn_N_16_mux),
	.Y(SPIout_byte_13[1])
);
defparam \p_LCD_SPI_Control.SPIout_byte_13[1] .INIT=8'hCA;
// @33:523
  CFG3 \p_LCD_SPI_Control.SPIout_byte_13[5]  (
	.A(SPIout_byte_13_sn_i1_mux),
	.B(SPIout_byte_13_sn_N_16_mux),
	.C(N_340),
	.Y(SPIout_byte_13[5])
);
defparam \p_LCD_SPI_Control.SPIout_byte_13[5] .INIT=8'h74;
// @33:523
  CFG3 \p_LCD_SPI_Control.SPIout_byte_13[3]  (
	.A(SPIout_byte_13_sn_N_16_mux),
	.B(N_338),
	.C(init_step[2]),
	.Y(SPIout_byte_13[3])
);
defparam \p_LCD_SPI_Control.SPIout_byte_13[3] .INIT=8'hE4;
// @33:523
  CFG4 \p_LCD_SPI_Control.SPIout_byte_13[4]  (
	.A(SPIout_byte_13_sn_i1_mux),
	.B(init_step[2]),
	.C(N_339),
	.D(SPIout_byte_13_sn_N_16_mux),
	.Y(SPIout_byte_13[4])
);
defparam \p_LCD_SPI_Control.SPIout_byte_13[4] .INIT=16'h22F0;
// @33:271
  CFG4 \APB_Reg_Read_process.prdata_sig_0_sn_m15  (
	.A(CoreAPB3_C0_0_APBmslave0_PADDR[5]),
	.B(CoreAPB3_C0_0_APBmslave0_PADDR[4]),
	.C(prdata_sig_0_sn_N_22_1),
	.D(prdata_sig_0_sn_N_20_mux),
	.Y(prdata_sig_0_sn_N_22_mux)
);
defparam \APB_Reg_Read_process.prdata_sig_0_sn_m15 .INIT=16'h6500;
// @33:523
  CFG4 un1_frame_count_0_sqmuxa (
	.A(Nokia5110_Driver_0_driver_busy),
	.B(un2_screen_send),
	.C(frame_get_bit_1_sqmuxa_Z),
	.D(frame_count_0_sqmuxa_Z),
	.Y(un1_frame_count_0_sqmuxa_Z)
);
defparam un1_frame_count_0_sqmuxa.INIT=16'hFF57;
// @33:251
  CFG4 \APB_Reg_Read_process.prdata_sig_12_m_RNO_0[0]  (
	.A(CoreAPB3_C0_0_APBmslave0_PADDR[5]),
	.B(Driver_reg_ctrl[0]),
	.C(prdata_sig_0_sn_N_20_mux),
	.D(CoreAPB3_C0_0_APBmslave0_PADDR[4]),
	.Y(N_256)
);
defparam \APB_Reg_Read_process.prdata_sig_12_m_RNO_0[0] .INIT=16'h0040;
// @33:251
  CFG4 \APB_Reg_Read_process.prdata_sig_12_m_RNO_0[4]  (
	.A(CoreAPB3_C0_0_APBmslave0_PADDR[5]),
	.B(Driver_reg_ctrl[4]),
	.C(prdata_sig_0_sn_N_20_mux),
	.D(CoreAPB3_C0_0_APBmslave0_PADDR[4]),
	.Y(N_260)
);
defparam \APB_Reg_Read_process.prdata_sig_12_m_RNO_0[4] .INIT=16'h0040;
// @33:523
  CFG2 \p_LCD_SPI_Control.SPIout_byte_13[7]  (
	.A(N_342),
	.B(SPIout_byte_13_sn_N_16_mux),
	.Y(SPIout_byte_13[7])
);
defparam \p_LCD_SPI_Control.SPIout_byte_13[7] .INIT=4'h2;
// @33:502
  CFG4 \p_LCD_SPI_Control.SPIout_byte_13_5_61_i_a6  (
	.A(mem_1[0]),
	.B(N_319),
	.C(LCD_State[0]),
	.D(un41_screen_send),
	.Y(N_430)
);
defparam \p_LCD_SPI_Control.SPIout_byte_13_5_61_i_a6 .INIT=16'h3050;
// @33:528
  CFG2 \p_LCD_SPI_Control.frame_count_8_RNO[2]  (
	.A(frame_count_0_sqmuxa_Z),
	.B(frame_count[0]),
	.Y(CO0_0)
);
defparam \p_LCD_SPI_Control.frame_count_8_RNO[2] .INIT=4'h8;
// @33:251
  CFG4 \APB_Reg_Read_process.prdata_sig_12_m_RNO[6]  (
	.A(un40_psel_0),
	.B(prdata_sig_0_sn_N_22_mux),
	.C(CoreAPB3_C0_0_APBmslave0_PADDR[4]),
	.D(N_243),
	.Y(prdata_sig_0_14)
);
defparam \APB_Reg_Read_process.prdata_sig_12_m_RNO[6] .INIT=16'h8000;
// @33:251
  CFG4 \APB_Reg_Read_process.prdata_sig_12_m_RNO_0[6]  (
	.A(prdata_sig_0_sn_N_11),
	.B(prdata_sig_0_6_0[6]),
	.C(prdata_sig_0_sn_N_22_mux),
	.D(un40_psel_0),
	.Y(prdata_sig_0_13)
);
defparam \APB_Reg_Read_process.prdata_sig_12_m_RNO_0[6] .INIT=16'h0080;
// @33:251
  CFG4 \APB_Reg_Read_process.prdata_sig_12_m_RNO[3]  (
	.A(un40_psel_0),
	.B(prdata_sig_0_sn_N_22_mux),
	.C(CoreAPB3_C0_0_APBmslave0_PADDR[4]),
	.D(N_240),
	.Y(prdata_sig_0_10)
);
defparam \APB_Reg_Read_process.prdata_sig_12_m_RNO[3] .INIT=16'h8000;
// @33:251
  CFG4 \APB_Reg_Read_process.prdata_sig_12_m_RNO_0[3]  (
	.A(N_249),
	.B(prdata_sig_0_sn_N_11),
	.C(un40_psel_0),
	.D(prdata_sig_0_sn_N_22_mux),
	.Y(prdata_sig_0_9)
);
defparam \APB_Reg_Read_process.prdata_sig_12_m_RNO_0[3] .INIT=16'h0800;
// @33:523
  CFG4 \init_step_6[2]  (
	.A(init_step[2]),
	.B(init_step[1]),
	.C(CO0),
	.D(SPIout_byte_6_sqmuxa_1_Z),
	.Y(init_step_6[2])
);
defparam \init_step_6[2] .INIT=16'h006A;
// @33:523
  CFG3 \p_LCD_SPI_Control.frame_count_8[0]  (
	.A(frame_count_0_sqmuxa_Z),
	.B(un1_frame_count_0_sqmuxa_Z),
	.C(frame_count[0]),
	.Y(frame_count_8[0])
);
defparam \p_LCD_SPI_Control.frame_count_8[0] .INIT=8'h48;
// @33:502
  CFG4 \p_LCD_SPI_Control.SPIout_byte_13_99_i_4  (
	.A(un41_screen_send),
	.B(SPIout_byte_13_99_i_a8_2_0),
	.C(SPIout_byte_13_99_i_2),
	.D(N_460),
	.Y(SPIout_byte_13_99_i_4)
);
defparam \p_LCD_SPI_Control.SPIout_byte_13_99_i_4 .INIT=16'hFFF4;
// @33:251
  CFG4 \APB_Reg_Read_process.prdata_sig_12_m[1]  (
	.A(N_283),
	.B(prdata_sig_0_sn_N_22_mux),
	.C(g0),
	.D(N_257),
	.Y(prdata_sig_12[1])
);
defparam \APB_Reg_Read_process.prdata_sig_12_m[1] .INIT=16'hB080;
// @33:251
  CFG4 \APB_Reg_Read_process.prdata_sig_12_m[2]  (
	.A(N_284),
	.B(prdata_sig_0_sn_N_22_mux),
	.C(g0),
	.D(N_258),
	.Y(prdata_sig_12[2])
);
defparam \APB_Reg_Read_process.prdata_sig_12_m[2] .INIT=16'hB080;
// @33:502
  CFG4 \SPIout_byte_RNO[0]  (
	.A(N_431),
	.B(SPIout_byte_13_5_61_i_0),
	.C(N_432),
	.D(N_430),
	.Y(N_426_i)
);
defparam \SPIout_byte_RNO[0] .INIT=16'h0001;
// @33:251
  CFG4 \APB_Reg_Read_process.prdata_sig_12_m[0]  (
	.A(N_282),
	.B(prdata_sig_0_sn_N_22_mux),
	.C(g0),
	.D(N_256),
	.Y(prdata_sig_12[0])
);
defparam \APB_Reg_Read_process.prdata_sig_12_m[0] .INIT=16'hB080;
// @33:251
  CFG4 \APB_Reg_Read_process.prdata_sig_12_m[4]  (
	.A(N_286),
	.B(prdata_sig_0_sn_N_22_mux),
	.C(g0),
	.D(N_260),
	.Y(prdata_sig_12[4])
);
defparam \APB_Reg_Read_process.prdata_sig_12_m[4] .INIT=16'hB080;
// @33:251
  CFG2 \APB_Reg_Read_process.prdata_sig_12_m[7]  (
	.A(prdata_sig_121[7]),
	.B(g0),
	.Y(prdata_sig_12[7])
);
defparam \APB_Reg_Read_process.prdata_sig_12_m[7] .INIT=4'h8;
// @33:251
  CFG2 \APB_Reg_Read_process.prdata_sig_12_m[5]  (
	.A(prdata_sig_121[5]),
	.B(g0),
	.Y(prdata_sig_12[5])
);
defparam \APB_Reg_Read_process.prdata_sig_12_m[5] .INIT=4'h8;
// @33:523
  CFG4 \p_LCD_SPI_Control.frame_count_8[2]  (
	.A(frame_count[1]),
	.B(frame_count[2]),
	.C(un1_frame_count_0_sqmuxa_Z),
	.D(CO0_0),
	.Y(frame_count_8[2])
);
defparam \p_LCD_SPI_Control.frame_count_8[2] .INIT=16'h60C0;
// @33:502
  CFG4 \SPIout_byte_RNO[2]  (
	.A(init_step[2]),
	.B(SPIout_byte_13_sn_N_16_mux_1),
	.C(N_454),
	.D(SPIout_byte_13_99_i_4),
	.Y(N_452_i)
);
defparam \SPIout_byte_RNO[2] .INIT=16'h00F7;
// @33:216
  timerZ1 SPI_timer (
	.Connection_system_sb_0_FIC_0_CLK(Connection_system_sb_0_FIC_0_CLK),
	.rstn_i_i(rstn_i_i),
	.CLK_SPI_sig(CLK_SPI_sig)
);
// @33:229
  timerZ0 LCD_timer (
	.timer_indicator_sig(timer_indicator_sig),
	.CLK_SPI_sig(CLK_SPI_sig),
	.rstn_i_i(rstn_i_i)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* Nokia5110_Driver */

module Connection_system (
  Board_Buttons,
  DEVRST_N,
  FLASH_MEM_SDI,
  GMII_COL,
  GMII_CRS,
  GMII_RXD,
  GMII_RX_CLK,
  GMII_RX_DV,
  GMII_RX_ER,
  GMII_TX_CLK,
  MDINT,
  USB_UART_TXD,
  Board_J10,
  Board_J11,
  Board_J7,
  Board_J8,
  Board_J9,
  Board_LEDs,
  Board_MOD1,
  COMA_MODE,
  ETH_NRESET,
  FLASH_MEM_CLK,
  FLASH_MEM_HOLD_N,
  FLASH_MEM_SDO,
  FLASH_MEM_SSO,
  FLASH_MEM_WP_N,
  GMII_GTX_CLK,
  GMII_MDC,
  GMII_TXD,
  GMII_TX_EN,
  GMII_TX_ER,
  REFCLK_SEL,
  USB_UART_RXD,
  GMII_MDIO,
  Light_SCL,
  Light_SDA
)
;
input [1:0] Board_Buttons ;
input DEVRST_N ;
input FLASH_MEM_SDI ;
input GMII_COL ;
input GMII_CRS ;
input [7:0] GMII_RXD ;
input GMII_RX_CLK ;
input GMII_RX_DV ;
input GMII_RX_ER ;
input GMII_TX_CLK ;
input MDINT ;
input USB_UART_TXD ;
output Board_J10 ;
output Board_J11 ;
output [4:0] Board_J7 ;
output Board_J8 ;
output Board_J9 ;
output [7:0] Board_LEDs ;
output [5:0] Board_MOD1 ;
output COMA_MODE ;
output ETH_NRESET ;
output FLASH_MEM_CLK ;
output FLASH_MEM_HOLD_N ;
output FLASH_MEM_SDO ;
output FLASH_MEM_SSO ;
output FLASH_MEM_WP_N ;
output GMII_GTX_CLK ;
output GMII_MDC ;
output [7:0] GMII_TXD ;
output GMII_TX_EN ;
output GMII_TX_ER ;
output [1:0] REFCLK_SEL ;
output USB_UART_RXD ;
inout GMII_MDIO /* synthesis syn_tristate = 1 */ ;
inout Light_SCL /* synthesis syn_tristate = 1 */ ;
inout Light_SDA /* synthesis syn_tristate = 1 */ ;
wire DEVRST_N ;
wire FLASH_MEM_SDI ;
wire GMII_COL ;
wire GMII_CRS ;
wire GMII_RX_CLK ;
wire GMII_RX_DV ;
wire GMII_RX_ER ;
wire GMII_TX_CLK ;
wire MDINT ;
wire USB_UART_TXD ;
wire Board_J10 ;
wire Board_J11 ;
wire Board_J8 ;
wire Board_J9 ;
wire COMA_MODE ;
wire ETH_NRESET ;
wire FLASH_MEM_CLK ;
wire FLASH_MEM_HOLD_N ;
wire FLASH_MEM_SDO ;
wire FLASH_MEM_SSO ;
wire FLASH_MEM_WP_N ;
wire GMII_GTX_CLK ;
wire GMII_MDC ;
wire GMII_TX_EN ;
wire GMII_TX_ER ;
wire USB_UART_RXD ;
wire GMII_MDIO ;
wire Light_SCL ;
wire Light_SDA ;
wire [9:0] Connection_system_sb_0_FIC_0_AMBA_MASTER_PRDATA;
wire [7:0] CoreAPB3_C0_0_APBmslave0_PADDR;
wire [11:8] Connection_system_sb_0_FIC_0_AMBA_MASTER_PADDR;
wire [31:0] CoreAPB3_C0_0_APBmslave0_PWDATA;
wire [7:0] CoreAPB3_C0_0_APBmslave1_PRDATA;
wire [0:0] PWM_net_0;
wire [31:16] \corepwm_C0_0.corepwm_C0_0.period_reg ;
wire [31:16] \corepwm_C0_0.corepwm_C0_0.prescale_reg ;
wire [1:0] Board_Buttons_c;
wire [7:0] GMII_RXD_c;
wire [2:0] Board_J7_c;
wire [7:0] Board_LEDs_c;
wire [7:0] GMII_TXD_c;
wire [7:2] CoreAPB3_C0_0_APBmslave0_PRDATA;
wire [1:1] PRDATA_regif_d;
wire GND ;
wire VCC ;
wire Connection_system_sb_0_I2C_0_SDA_M2F ;
wire BIBUF_0_Y ;
wire Connection_system_sb_0_I2C_0_SCL_M2F ;
wire BIBUF_1_Y ;
wire Connection_system_sb_0_MAC_GMII_MDO ;
wire BIBUF_2_Y ;
wire Nokia5110_Driver_0_driver_busy ;
wire CoreAPB3_C0_0_APBmslave0_PENABLE ;
wire Connection_system_sb_0_FIC_0_AMBA_MASTER_PSELx ;
wire CoreAPB3_C0_0_APBmslave0_PWRITE ;
wire Connection_system_sb_0_FIC_0_CLK ;
wire Connection_system_sb_0_GPIO_0_M2F ;
wire Connection_system_sb_0_GPIO_1_M2F ;
wire Connection_system_sb_0_GPIO_2_M2F ;
wire Connection_system_sb_0_GPIO_3_M2F ;
wire Connection_system_sb_0_GPIO_4_M2F ;
wire Connection_system_sb_0_GPIO_5_M2F ;
wire Connection_system_sb_0_GPIO_6_M2F ;
wire Connection_system_sb_0_GPIO_7_M2F ;
wire CoreAPB3_C0_0_APBmslave0_PSELx ;
wire g0 ;
wire FLASH_MEM_SDI_c ;
wire GMII_COL_c ;
wire GMII_CRS_c ;
wire GMII_RX_CLK_c ;
wire GMII_RX_DV_c ;
wire GMII_RX_ER_c ;
wire GMII_TX_CLK_c ;
wire MDINT_c ;
wire USB_UART_TXD_c ;
wire Board_J10_c ;
wire Board_J11_c ;
wire Board_J8_c ;
wire Board_J9_c ;
wire ETH_NRESET_c ;
wire GMII_GTX_CLK_c ;
wire GMII_MDC_c ;
wire GMII_TX_EN_c ;
wire GMII_TX_ER_c ;
wire USB_UART_RXD_c ;
wire \corepwm_C0_0.corepwm_C0_0.xhdl58.reg_if_inst.psh_period_reg_1_sqmuxa_2_0  ;
wire \corepwm_C0_0.corepwm_C0_0.xhdl58.reg_if_inst.PRDATA_regif_sn_N_12  ;
wire N_66 ;
wire \corepwm_C0_0.corepwm_C0_0.xhdl58.reg_if_inst.N_363  ;
wire \corepwm_C0_0.corepwm_C0_0.xhdl58.reg_if_inst.N_362  ;
wire \corepwm_C0_0.corepwm_C0_0.xhdl58.reg_if_inst.N_341  ;
wire \corepwm_C0_0.corepwm_C0_0.xhdl58.reg_if_inst.N_307  ;
wire \corepwm_C0_0.corepwm_C0_0.xhdl58.reg_if_inst.N_340  ;
wire \corepwm_C0_0.corepwm_C0_0.xhdl58.reg_if_inst.N_306  ;
wire \corepwm_C0_0.corepwm_C0_0.xhdl58.reg_if_inst.N_339  ;
wire \corepwm_C0_0.corepwm_C0_0.xhdl58.reg_if_inst.N_305  ;
wire \corepwm_C0_0.corepwm_C0_0.xhdl58.reg_if_inst.N_342  ;
wire \corepwm_C0_0.corepwm_C0_0.xhdl58.reg_if_inst.N_336  ;
wire \corepwm_C0_0.corepwm_C0_0.xhdl58.reg_if_inst.N_302  ;
wire \corepwm_C0_0.corepwm_C0_0.xhdl58.reg_if_inst.N_335  ;
wire \corepwm_C0_0.corepwm_C0_0.xhdl58.reg_if_inst.N_301  ;
wire N_109 ;
wire N_108 ;
wire N_107 ;
wire N_106 ;
wire N_104 ;
wire N_103 ;
wire N_83 ;
wire N_105 ;
wire \corepwm_C0_0.corepwm_C0_0.xhdl58.reg_if_inst.N_338  ;
wire \corepwm_C0_0.corepwm_C0_0.xhdl58.reg_if_inst.N_304  ;
wire \corepwm_C0_0.corepwm_C0_0.xhdl58.reg_if_inst.N_337  ;
wire \corepwm_C0_0.corepwm_C0_0.xhdl58.reg_if_inst.N_303  ;
wire \corepwm_C0_0.corepwm_C0_0.xhdl58.reg_if_inst.N_332  ;
wire \corepwm_C0_0.corepwm_C0_0.xhdl58.reg_if_inst.N_298  ;
wire \corepwm_C0_0.corepwm_C0_0.xhdl58.reg_if_inst.N_331  ;
wire \corepwm_C0_0.corepwm_C0_0.xhdl58.reg_if_inst.N_297  ;
wire \corepwm_C0_0.corepwm_C0_0.xhdl58.reg_if_inst.N_328  ;
wire \corepwm_C0_0.corepwm_C0_0.xhdl58.reg_if_inst.N_294  ;
wire \corepwm_C0_0.corepwm_C0_0.xhdl58.reg_if_inst.N_327  ;
wire \corepwm_C0_0.corepwm_C0_0.xhdl58.reg_if_inst.N_293  ;
wire \corepwm_C0_0.corepwm_C0_0.xhdl58.reg_if_inst.N_326  ;
wire \corepwm_C0_0.corepwm_C0_0.xhdl58.reg_if_inst.N_292  ;
wire \corepwm_C0_0.corepwm_C0_0.xhdl58.reg_if_inst.N_325  ;
wire \corepwm_C0_0.corepwm_C0_0.xhdl58.reg_if_inst.N_291  ;
wire \corepwm_C0_0.corepwm_C0_0.xhdl58.reg_if_inst.N_324  ;
wire \corepwm_C0_0.corepwm_C0_0.xhdl58.reg_if_inst.N_290  ;
wire \corepwm_C0_0.corepwm_C0_0.xhdl58.reg_if_inst.N_323  ;
wire \corepwm_C0_0.corepwm_C0_0.xhdl58.reg_if_inst.N_289  ;
wire \corepwm_C0_0.corepwm_C0_0.xhdl58.reg_if_inst.N_354  ;
wire \corepwm_C0_0.corepwm_C0_0.xhdl58.reg_if_inst.N_346  ;
wire \corepwm_C0_0.corepwm_C0_0.xhdl58.reg_if_inst.N_270  ;
wire \corepwm_C0_0.corepwm_C0_0.xhdl58.reg_if_inst.psh_negedge_reg_1_sqmuxa_2_0_0  ;
wire \corepwm_C0_0.corepwm_C0_0.xhdl58.reg_if_inst.PRDATA_regif_sn_m13_0  ;
wire \Nokia5110_Driver_0.chip_enable_sig_i  ;
wire N_32_i ;
wire N_33_i ;
wire N_34_i ;
wire N_22_i ;
wire N_24_i ;
wire N_26_i ;
wire N_28_i ;
wire N_35_i ;
wire N_36_i ;
wire N_37_i ;
wire N_38_i ;
wire N_39_i ;
wire N_40_i ;
wire N_42_i ;
wire N_44_i ;
wire N_46_i ;
wire N_48_i ;
wire N_50_i ;
wire N_52_i ;
wire N_54_i ;
wire N_56_i ;
wire N_58_i ;
wire Connection_system_sb_0_I2C_0_SDA_M2F_OE ;
wire Connection_system_sb_0_I2C_0_SCL_M2F_OE ;
wire Connection_system_sb_0_MAC_GMII_MDO_EN ;
// @34:438
  BIBUF BIBUF_2 (
	.Y(BIBUF_2_Y),
	.PAD(GMII_MDIO),
	.D(Connection_system_sb_0_MAC_GMII_MDO),
	.E(Connection_system_sb_0_MAC_GMII_MDO_EN)
);
// @34:427
  BIBUF BIBUF_1 (
	.Y(BIBUF_1_Y),
	.PAD(Light_SCL),
	.D(Connection_system_sb_0_I2C_0_SCL_M2F),
	.E(Connection_system_sb_0_I2C_0_SCL_M2F_OE)
);
// @34:416
  BIBUF BIBUF_0 (
	.Y(BIBUF_0_Y),
	.PAD(Light_SDA),
	.D(Connection_system_sb_0_I2C_0_SDA_M2F),
	.E(Connection_system_sb_0_I2C_0_SDA_M2F_OE)
);
// @34:21
  INBUF \Board_Buttons_ibuf[0]  (
	.Y(Board_Buttons_c[0]),
	.PAD(Board_Buttons[0])
);
// @34:21
  INBUF \Board_Buttons_ibuf[1]  (
	.Y(Board_Buttons_c[1]),
	.PAD(Board_Buttons[1])
);
// @34:23
  INBUF FLASH_MEM_SDI_ibuf (
	.Y(FLASH_MEM_SDI_c),
	.PAD(FLASH_MEM_SDI)
);
// @34:24
  INBUF GMII_COL_ibuf (
	.Y(GMII_COL_c),
	.PAD(GMII_COL)
);
// @34:25
  INBUF GMII_CRS_ibuf (
	.Y(GMII_CRS_c),
	.PAD(GMII_CRS)
);
// @34:26
  INBUF \GMII_RXD_ibuf[0]  (
	.Y(GMII_RXD_c[0]),
	.PAD(GMII_RXD[0])
);
// @34:26
  INBUF \GMII_RXD_ibuf[1]  (
	.Y(GMII_RXD_c[1]),
	.PAD(GMII_RXD[1])
);
// @34:26
  INBUF \GMII_RXD_ibuf[2]  (
	.Y(GMII_RXD_c[2]),
	.PAD(GMII_RXD[2])
);
// @34:26
  INBUF \GMII_RXD_ibuf[3]  (
	.Y(GMII_RXD_c[3]),
	.PAD(GMII_RXD[3])
);
// @34:26
  INBUF \GMII_RXD_ibuf[4]  (
	.Y(GMII_RXD_c[4]),
	.PAD(GMII_RXD[4])
);
// @34:26
  INBUF \GMII_RXD_ibuf[5]  (
	.Y(GMII_RXD_c[5]),
	.PAD(GMII_RXD[5])
);
// @34:26
  INBUF \GMII_RXD_ibuf[6]  (
	.Y(GMII_RXD_c[6]),
	.PAD(GMII_RXD[6])
);
// @34:26
  INBUF \GMII_RXD_ibuf[7]  (
	.Y(GMII_RXD_c[7]),
	.PAD(GMII_RXD[7])
);
// @34:27
  INBUF GMII_RX_CLK_ibuf (
	.Y(GMII_RX_CLK_c),
	.PAD(GMII_RX_CLK)
);
// @34:28
  INBUF GMII_RX_DV_ibuf (
	.Y(GMII_RX_DV_c),
	.PAD(GMII_RX_DV)
);
// @34:29
  INBUF GMII_RX_ER_ibuf (
	.Y(GMII_RX_ER_c),
	.PAD(GMII_RX_ER)
);
// @34:30
  INBUF GMII_TX_CLK_ibuf (
	.Y(GMII_TX_CLK_c),
	.PAD(GMII_TX_CLK)
);
// @34:31
  INBUF MDINT_ibuf (
	.Y(MDINT_c),
	.PAD(MDINT)
);
// @34:32
  INBUF USB_UART_TXD_ibuf (
	.Y(USB_UART_TXD_c),
	.PAD(USB_UART_TXD)
);
// @34:34
  OUTBUF Board_J10_obuf (
	.PAD(Board_J10),
	.D(Board_J10_c)
);
// @34:35
  OUTBUF Board_J11_obuf (
	.PAD(Board_J11),
	.D(Board_J11_c)
);
// @34:36
  OUTBUF \Board_J7_obuf[0]  (
	.PAD(Board_J7[0]),
	.D(Board_J7_c[0])
);
// @34:36
  OUTBUF \Board_J7_obuf[1]  (
	.PAD(Board_J7[1]),
	.D(Board_J7_c[1])
);
// @34:36
  OUTBUF \Board_J7_obuf[2]  (
	.PAD(Board_J7[2]),
	.D(Board_J7_c[2])
);
// @34:36
  OUTBUF \Board_J7_obuf[3]  (
	.PAD(Board_J7[3]),
	.D(ETH_NRESET_c)
);
// @34:36
  OUTBUF \Board_J7_obuf[4]  (
	.PAD(Board_J7[4]),
	.D(\Nokia5110_Driver_0.chip_enable_sig_i )
);
// @34:37
  OUTBUF Board_J8_obuf (
	.PAD(Board_J8),
	.D(Board_J8_c)
);
// @34:38
  OUTBUF Board_J9_obuf (
	.PAD(Board_J9),
	.D(Board_J9_c)
);
// @34:39
  OUTBUF \Board_LEDs_obuf[0]  (
	.PAD(Board_LEDs[0]),
	.D(Board_LEDs_c[0])
);
// @34:39
  OUTBUF \Board_LEDs_obuf[1]  (
	.PAD(Board_LEDs[1]),
	.D(Board_LEDs_c[1])
);
// @34:39
  OUTBUF \Board_LEDs_obuf[2]  (
	.PAD(Board_LEDs[2]),
	.D(Board_LEDs_c[2])
);
// @34:39
  OUTBUF \Board_LEDs_obuf[3]  (
	.PAD(Board_LEDs[3]),
	.D(Board_LEDs_c[3])
);
// @34:39
  OUTBUF \Board_LEDs_obuf[4]  (
	.PAD(Board_LEDs[4]),
	.D(Board_LEDs_c[4])
);
// @34:39
  OUTBUF \Board_LEDs_obuf[5]  (
	.PAD(Board_LEDs[5]),
	.D(Board_LEDs_c[5])
);
// @34:39
  OUTBUF \Board_LEDs_obuf[6]  (
	.PAD(Board_LEDs[6]),
	.D(Board_LEDs_c[6])
);
// @34:39
  OUTBUF \Board_LEDs_obuf[7]  (
	.PAD(Board_LEDs[7]),
	.D(Board_LEDs_c[7])
);
// @34:40
  OUTBUF \Board_MOD1_obuf[0]  (
	.PAD(Board_MOD1[0]),
	.D(FLASH_MEM_SDI_c)
);
// @34:40
  OUTBUF \Board_MOD1_obuf[1]  (
	.PAD(Board_MOD1[1]),
	.D(GND)
);
// @34:40
  OUTBUF \Board_MOD1_obuf[2]  (
	.PAD(Board_MOD1[2]),
	.D(GND)
);
// @34:40
  OUTBUF \Board_MOD1_obuf[3]  (
	.PAD(Board_MOD1[3]),
	.D(GND)
);
// @34:40
  OUTBUF \Board_MOD1_obuf[4]  (
	.PAD(Board_MOD1[4]),
	.D(GND)
);
// @34:40
  OUTBUF \Board_MOD1_obuf[5]  (
	.PAD(Board_MOD1[5]),
	.D(GND)
);
// @34:41
  OUTBUF COMA_MODE_obuf (
	.PAD(COMA_MODE),
	.D(GND)
);
// @34:42
  OUTBUF ETH_NRESET_obuf (
	.PAD(ETH_NRESET),
	.D(ETH_NRESET_c)
);
// @34:43
  OUTBUF FLASH_MEM_CLK_obuf (
	.PAD(FLASH_MEM_CLK),
	.D(Board_J11_c)
);
// @34:44
  OUTBUF FLASH_MEM_HOLD_N_obuf (
	.PAD(FLASH_MEM_HOLD_N),
	.D(VCC)
);
// @34:45
  OUTBUF FLASH_MEM_SDO_obuf (
	.PAD(FLASH_MEM_SDO),
	.D(Board_J10_c)
);
// @34:46
  OUTBUF FLASH_MEM_SSO_obuf (
	.PAD(FLASH_MEM_SSO),
	.D(Board_J9_c)
);
// @34:47
  OUTBUF FLASH_MEM_WP_N_obuf (
	.PAD(FLASH_MEM_WP_N),
	.D(VCC)
);
// @34:48
  OUTBUF GMII_GTX_CLK_obuf (
	.PAD(GMII_GTX_CLK),
	.D(GMII_GTX_CLK_c)
);
// @34:49
  OUTBUF GMII_MDC_obuf (
	.PAD(GMII_MDC),
	.D(GMII_MDC_c)
);
// @34:50
  OUTBUF \GMII_TXD_obuf[0]  (
	.PAD(GMII_TXD[0]),
	.D(GMII_TXD_c[0])
);
// @34:50
  OUTBUF \GMII_TXD_obuf[1]  (
	.PAD(GMII_TXD[1]),
	.D(GMII_TXD_c[1])
);
// @34:50
  OUTBUF \GMII_TXD_obuf[2]  (
	.PAD(GMII_TXD[2]),
	.D(GMII_TXD_c[2])
);
// @34:50
  OUTBUF \GMII_TXD_obuf[3]  (
	.PAD(GMII_TXD[3]),
	.D(GMII_TXD_c[3])
);
// @34:50
  OUTBUF \GMII_TXD_obuf[4]  (
	.PAD(GMII_TXD[4]),
	.D(GMII_TXD_c[4])
);
// @34:50
  OUTBUF \GMII_TXD_obuf[5]  (
	.PAD(GMII_TXD[5]),
	.D(GMII_TXD_c[5])
);
// @34:50
  OUTBUF \GMII_TXD_obuf[6]  (
	.PAD(GMII_TXD[6]),
	.D(GMII_TXD_c[6])
);
// @34:50
  OUTBUF \GMII_TXD_obuf[7]  (
	.PAD(GMII_TXD[7]),
	.D(GMII_TXD_c[7])
);
// @34:51
  OUTBUF GMII_TX_EN_obuf (
	.PAD(GMII_TX_EN),
	.D(GMII_TX_EN_c)
);
// @34:52
  OUTBUF GMII_TX_ER_obuf (
	.PAD(GMII_TX_ER),
	.D(GMII_TX_ER_c)
);
// @34:53
  OUTBUF \REFCLK_SEL_obuf[0]  (
	.PAD(REFCLK_SEL[0]),
	.D(GND)
);
// @34:53
  OUTBUF \REFCLK_SEL_obuf[1]  (
	.PAD(REFCLK_SEL[1]),
	.D(VCC)
);
// @34:54
  OUTBUF USB_UART_RXD_obuf (
	.PAD(USB_UART_RXD),
	.D(USB_UART_RXD_c)
);
// @34:449
  Connection_system_sb Connection_system_sb_0 (
	.CoreAPB3_C0_0_APBmslave0_PADDR(CoreAPB3_C0_0_APBmslave0_PADDR[7:0]),
	.Connection_system_sb_0_FIC_0_AMBA_MASTER_PADDR(Connection_system_sb_0_FIC_0_AMBA_MASTER_PADDR[11:8]),
	.CoreAPB3_C0_0_APBmslave0_PWDATA(CoreAPB3_C0_0_APBmslave0_PWDATA[31:0]),
	.GMII_TXD_c(GMII_TXD_c[7:0]),
	.Connection_system_sb_0_FIC_0_AMBA_MASTER_PRDATA(Connection_system_sb_0_FIC_0_AMBA_MASTER_PRDATA[9:0]),
	.Board_Buttons_c(Board_Buttons_c[1:0]),
	.GMII_RXD_c(GMII_RXD_c[7:0]),
	.ETH_NRESET_c(ETH_NRESET_c),
	.Connection_system_sb_0_GPIO_3_M2F(Connection_system_sb_0_GPIO_3_M2F),
	.Connection_system_sb_0_GPIO_4_M2F(Connection_system_sb_0_GPIO_4_M2F),
	.Connection_system_sb_0_GPIO_2_M2F(Connection_system_sb_0_GPIO_2_M2F),
	.CoreAPB3_C0_0_APBmslave0_PENABLE(CoreAPB3_C0_0_APBmslave0_PENABLE),
	.Connection_system_sb_0_FIC_0_AMBA_MASTER_PSELx(Connection_system_sb_0_FIC_0_AMBA_MASTER_PSELx),
	.CoreAPB3_C0_0_APBmslave0_PWRITE(CoreAPB3_C0_0_APBmslave0_PWRITE),
	.Connection_system_sb_0_I2C_0_SCL_M2F(Connection_system_sb_0_I2C_0_SCL_M2F),
	.Connection_system_sb_0_I2C_0_SCL_M2F_OE(Connection_system_sb_0_I2C_0_SCL_M2F_OE),
	.Connection_system_sb_0_I2C_0_SDA_M2F(Connection_system_sb_0_I2C_0_SDA_M2F),
	.Connection_system_sb_0_I2C_0_SDA_M2F_OE(Connection_system_sb_0_I2C_0_SDA_M2F_OE),
	.Connection_system_sb_0_GPIO_1_M2F(Connection_system_sb_0_GPIO_1_M2F),
	.Connection_system_sb_0_GPIO_0_M2F(Connection_system_sb_0_GPIO_0_M2F),
	.GMII_MDC_c(GMII_MDC_c),
	.Connection_system_sb_0_MAC_GMII_MDO_EN(Connection_system_sb_0_MAC_GMII_MDO_EN),
	.Connection_system_sb_0_MAC_GMII_MDO(Connection_system_sb_0_MAC_GMII_MDO),
	.USB_UART_RXD_c(USB_UART_RXD_c),
	.Connection_system_sb_0_GPIO_5_M2F(Connection_system_sb_0_GPIO_5_M2F),
	.Connection_system_sb_0_GPIO_6_M2F(Connection_system_sb_0_GPIO_6_M2F),
	.Connection_system_sb_0_GPIO_7_M2F(Connection_system_sb_0_GPIO_7_M2F),
	.Board_J11_c(Board_J11_c),
	.Board_J10_c(Board_J10_c),
	.Board_J9_c(Board_J9_c),
	.GMII_TX_EN_c(GMII_TX_EN_c),
	.GMII_TX_ER_c(GMII_TX_ER_c),
	.GMII_COL_c(GMII_COL_c),
	.GMII_CRS_c(GMII_CRS_c),
	.MDINT_c(MDINT_c),
	.N_32_i(N_32_i),
	.N_33_i(N_33_i),
	.N_34_i(N_34_i),
	.N_22_i(N_22_i),
	.N_24_i(N_24_i),
	.N_26_i(N_26_i),
	.N_28_i(N_28_i),
	.N_35_i(N_35_i),
	.N_36_i(N_36_i),
	.N_37_i(N_37_i),
	.N_38_i(N_38_i),
	.N_39_i(N_39_i),
	.N_40_i(N_40_i),
	.N_42_i(N_42_i),
	.N_44_i(N_44_i),
	.N_46_i(N_46_i),
	.N_48_i(N_48_i),
	.N_50_i(N_50_i),
	.N_52_i(N_52_i),
	.N_54_i(N_54_i),
	.N_56_i(N_56_i),
	.N_58_i(N_58_i),
	.BIBUF_1_Y(BIBUF_1_Y),
	.BIBUF_0_Y(BIBUF_0_Y),
	.BIBUF_2_Y(BIBUF_2_Y),
	.Nokia5110_Driver_0_driver_busy(Nokia5110_Driver_0_driver_busy),
	.USB_UART_TXD_c(USB_UART_TXD_c),
	.GMII_RX_CLK_c(GMII_RX_CLK_c),
	.GMII_RX_DV_c(GMII_RX_DV_c),
	.GMII_RX_ER_c(GMII_RX_ER_c),
	.FLASH_MEM_SDI_c(FLASH_MEM_SDI_c),
	.GMII_TX_CLK_c(GMII_TX_CLK_c),
	.Connection_system_sb_0_FIC_0_CLK(Connection_system_sb_0_FIC_0_CLK),
	.GMII_GTX_CLK_c(GMII_GTX_CLK_c),
	.DEVRST_N(DEVRST_N)
);
// @34:514
  CoreAPB3_C0 CoreAPB3_C0_0 (
	.Connection_system_sb_0_FIC_0_AMBA_MASTER_PADDR(Connection_system_sb_0_FIC_0_AMBA_MASTER_PADDR[11:8]),
	.period_reg_15(\corepwm_C0_0.corepwm_C0_0.period_reg [31]),
	.period_reg_14(\corepwm_C0_0.corepwm_C0_0.period_reg [30]),
	.period_reg_5(\corepwm_C0_0.corepwm_C0_0.period_reg [21]),
	.period_reg_4(\corepwm_C0_0.corepwm_C0_0.period_reg [20]),
	.period_reg_1(\corepwm_C0_0.corepwm_C0_0.period_reg [17]),
	.period_reg_0(\corepwm_C0_0.corepwm_C0_0.period_reg [16]),
	.Connection_system_sb_0_FIC_0_AMBA_MASTER_PRDATA(Connection_system_sb_0_FIC_0_AMBA_MASTER_PRDATA[9:0]),
	.PRDATA_regif_d_0(PRDATA_regif_d[1]),
	.CoreAPB3_C0_0_APBmslave0_PRDATA(CoreAPB3_C0_0_APBmslave0_PRDATA[7:2]),
	.CoreAPB3_C0_0_APBmslave1_PRDATA(CoreAPB3_C0_0_APBmslave1_PRDATA[7:0]),
	.CoreAPB3_C0_0_APBmslave0_PADDR(CoreAPB3_C0_0_APBmslave0_PADDR[7:2]),
	.prescale_reg_1(\corepwm_C0_0.corepwm_C0_0.prescale_reg [17]),
	.prescale_reg_0(\corepwm_C0_0.corepwm_C0_0.prescale_reg [16]),
	.prescale_reg_14(\corepwm_C0_0.corepwm_C0_0.prescale_reg [30]),
	.prescale_reg_5(\corepwm_C0_0.corepwm_C0_0.prescale_reg [21]),
	.prescale_reg_4(\corepwm_C0_0.corepwm_C0_0.prescale_reg [20]),
	.prescale_reg_15(\corepwm_C0_0.corepwm_C0_0.prescale_reg [31]),
	.Connection_system_sb_0_FIC_0_AMBA_MASTER_PSELx(Connection_system_sb_0_FIC_0_AMBA_MASTER_PSELx),
	.CoreAPB3_C0_0_APBmslave0_PSELx(CoreAPB3_C0_0_APBmslave0_PSELx),
	.g0(g0),
	.N_28_i(N_28_i),
	.N_35_i(N_35_i),
	.N_36_i(N_36_i),
	.N_297(\corepwm_C0_0.corepwm_C0_0.xhdl58.reg_if_inst.N_297 ),
	.N_331(\corepwm_C0_0.corepwm_C0_0.xhdl58.reg_if_inst.N_331 ),
	.N_37_i(N_37_i),
	.N_298(\corepwm_C0_0.corepwm_C0_0.xhdl58.reg_if_inst.N_298 ),
	.N_332(\corepwm_C0_0.corepwm_C0_0.xhdl58.reg_if_inst.N_332 ),
	.N_38_i(N_38_i),
	.N_39_i(N_39_i),
	.N_40_i(N_40_i),
	.N_301(\corepwm_C0_0.corepwm_C0_0.xhdl58.reg_if_inst.N_301 ),
	.N_335(\corepwm_C0_0.corepwm_C0_0.xhdl58.reg_if_inst.N_335 ),
	.N_42_i(N_42_i),
	.N_302(\corepwm_C0_0.corepwm_C0_0.xhdl58.reg_if_inst.N_302 ),
	.N_336(\corepwm_C0_0.corepwm_C0_0.xhdl58.reg_if_inst.N_336 ),
	.N_44_i(N_44_i),
	.N_303(\corepwm_C0_0.corepwm_C0_0.xhdl58.reg_if_inst.N_303 ),
	.N_337(\corepwm_C0_0.corepwm_C0_0.xhdl58.reg_if_inst.N_337 ),
	.N_46_i(N_46_i),
	.N_304(\corepwm_C0_0.corepwm_C0_0.xhdl58.reg_if_inst.N_304 ),
	.N_338(\corepwm_C0_0.corepwm_C0_0.xhdl58.reg_if_inst.N_338 ),
	.N_48_i(N_48_i),
	.N_305(\corepwm_C0_0.corepwm_C0_0.xhdl58.reg_if_inst.N_305 ),
	.N_339(\corepwm_C0_0.corepwm_C0_0.xhdl58.reg_if_inst.N_339 ),
	.N_50_i(N_50_i),
	.N_306(\corepwm_C0_0.corepwm_C0_0.xhdl58.reg_if_inst.N_306 ),
	.N_340(\corepwm_C0_0.corepwm_C0_0.xhdl58.reg_if_inst.N_340 ),
	.N_52_i(N_52_i),
	.N_307(\corepwm_C0_0.corepwm_C0_0.xhdl58.reg_if_inst.N_307 ),
	.N_341(\corepwm_C0_0.corepwm_C0_0.xhdl58.reg_if_inst.N_341 ),
	.N_54_i(N_54_i),
	.N_105(N_105),
	.N_342(\corepwm_C0_0.corepwm_C0_0.xhdl58.reg_if_inst.N_342 ),
	.N_56_i(N_56_i),
	.N_58_i(N_58_i),
	.PRDATA_regif_sn_m13_0(\corepwm_C0_0.corepwm_C0_0.xhdl58.reg_if_inst.PRDATA_regif_sn_m13_0 ),
	.PRDATA_regif_sn_N_12(\corepwm_C0_0.corepwm_C0_0.xhdl58.reg_if_inst.PRDATA_regif_sn_N_12 ),
	.N_32_i(N_32_i),
	.N_289(\corepwm_C0_0.corepwm_C0_0.xhdl58.reg_if_inst.N_289 ),
	.N_323(\corepwm_C0_0.corepwm_C0_0.xhdl58.reg_if_inst.N_323 ),
	.N_33_i(N_33_i),
	.N_290(\corepwm_C0_0.corepwm_C0_0.xhdl58.reg_if_inst.N_290 ),
	.N_324(\corepwm_C0_0.corepwm_C0_0.xhdl58.reg_if_inst.N_324 ),
	.N_34_i(N_34_i),
	.N_291(\corepwm_C0_0.corepwm_C0_0.xhdl58.reg_if_inst.N_291 ),
	.N_325(\corepwm_C0_0.corepwm_C0_0.xhdl58.reg_if_inst.N_325 ),
	.N_22_i(N_22_i),
	.N_292(\corepwm_C0_0.corepwm_C0_0.xhdl58.reg_if_inst.N_292 ),
	.N_326(\corepwm_C0_0.corepwm_C0_0.xhdl58.reg_if_inst.N_326 ),
	.N_24_i(N_24_i),
	.N_293(\corepwm_C0_0.corepwm_C0_0.xhdl58.reg_if_inst.N_293 ),
	.N_327(\corepwm_C0_0.corepwm_C0_0.xhdl58.reg_if_inst.N_327 ),
	.N_26_i(N_26_i),
	.N_294(\corepwm_C0_0.corepwm_C0_0.xhdl58.reg_if_inst.N_294 ),
	.N_328(\corepwm_C0_0.corepwm_C0_0.xhdl58.reg_if_inst.N_328 ),
	.N_270(\corepwm_C0_0.corepwm_C0_0.xhdl58.reg_if_inst.N_270 ),
	.N_362(\corepwm_C0_0.corepwm_C0_0.xhdl58.reg_if_inst.N_362 ),
	.N_363(\corepwm_C0_0.corepwm_C0_0.xhdl58.reg_if_inst.N_363 ),
	.N_66(N_66),
	.N_103(N_103),
	.N_107(N_107),
	.N_106(N_106),
	.N_104(N_104),
	.N_109(N_109),
	.N_108(N_108),
	.N_346(\corepwm_C0_0.corepwm_C0_0.xhdl58.reg_if_inst.N_346 ),
	.psh_period_reg_1_sqmuxa_2_0(\corepwm_C0_0.corepwm_C0_0.xhdl58.reg_if_inst.psh_period_reg_1_sqmuxa_2_0 ),
	.N_354(\corepwm_C0_0.corepwm_C0_0.xhdl58.reg_if_inst.N_354 ),
	.N_83(N_83),
	.psh_negedge_reg_1_sqmuxa_2_0_0(\corepwm_C0_0.corepwm_C0_0.xhdl58.reg_if_inst.psh_negedge_reg_1_sqmuxa_2_0_0 )
);
// @34:540
  corepwm_C0 corepwm_C0_0 (
	.CoreAPB3_C0_0_APBmslave0_PADDR(CoreAPB3_C0_0_APBmslave0_PADDR[7:2]),
	.PRDATA_regif_d_0(PRDATA_regif_d[1]),
	.CoreAPB3_C0_0_APBmslave0_PRDATA(CoreAPB3_C0_0_APBmslave0_PRDATA[7:2]),
	.period_reg_0(\corepwm_C0_0.corepwm_C0_0.period_reg [16]),
	.period_reg_1(\corepwm_C0_0.corepwm_C0_0.period_reg [17]),
	.period_reg_4(\corepwm_C0_0.corepwm_C0_0.period_reg [20]),
	.period_reg_5(\corepwm_C0_0.corepwm_C0_0.period_reg [21]),
	.period_reg_14(\corepwm_C0_0.corepwm_C0_0.period_reg [30]),
	.period_reg_15(\corepwm_C0_0.corepwm_C0_0.period_reg [31]),
	.prescale_reg_0(\corepwm_C0_0.corepwm_C0_0.prescale_reg [16]),
	.prescale_reg_1(\corepwm_C0_0.corepwm_C0_0.prescale_reg [17]),
	.prescale_reg_4(\corepwm_C0_0.corepwm_C0_0.prescale_reg [20]),
	.prescale_reg_5(\corepwm_C0_0.corepwm_C0_0.prescale_reg [21]),
	.prescale_reg_14(\corepwm_C0_0.corepwm_C0_0.prescale_reg [30]),
	.prescale_reg_15(\corepwm_C0_0.corepwm_C0_0.prescale_reg [31]),
	.CoreAPB3_C0_0_APBmslave0_PWDATA(CoreAPB3_C0_0_APBmslave0_PWDATA[31:0]),
	.PWM_net_0_0(PWM_net_0[0]),
	.ETH_NRESET_c(ETH_NRESET_c),
	.Connection_system_sb_0_FIC_0_CLK(Connection_system_sb_0_FIC_0_CLK),
	.CoreAPB3_C0_0_APBmslave0_PWRITE(CoreAPB3_C0_0_APBmslave0_PWRITE),
	.CoreAPB3_C0_0_APBmslave0_PENABLE(CoreAPB3_C0_0_APBmslave0_PENABLE),
	.CoreAPB3_C0_0_APBmslave0_PSELx(CoreAPB3_C0_0_APBmslave0_PSELx),
	.N_270(\corepwm_C0_0.corepwm_C0_0.xhdl58.reg_if_inst.N_270 ),
	.N_363(\corepwm_C0_0.corepwm_C0_0.xhdl58.reg_if_inst.N_363 ),
	.N_362(\corepwm_C0_0.corepwm_C0_0.xhdl58.reg_if_inst.N_362 ),
	.N_354(\corepwm_C0_0.corepwm_C0_0.xhdl58.reg_if_inst.N_354 ),
	.N_342(\corepwm_C0_0.corepwm_C0_0.xhdl58.reg_if_inst.N_342 ),
	.N_341(\corepwm_C0_0.corepwm_C0_0.xhdl58.reg_if_inst.N_341 ),
	.N_340(\corepwm_C0_0.corepwm_C0_0.xhdl58.reg_if_inst.N_340 ),
	.N_339(\corepwm_C0_0.corepwm_C0_0.xhdl58.reg_if_inst.N_339 ),
	.N_307(\corepwm_C0_0.corepwm_C0_0.xhdl58.reg_if_inst.N_307 ),
	.N_306(\corepwm_C0_0.corepwm_C0_0.xhdl58.reg_if_inst.N_306 ),
	.N_305(\corepwm_C0_0.corepwm_C0_0.xhdl58.reg_if_inst.N_305 ),
	.N_336(\corepwm_C0_0.corepwm_C0_0.xhdl58.reg_if_inst.N_336 ),
	.N_335(\corepwm_C0_0.corepwm_C0_0.xhdl58.reg_if_inst.N_335 ),
	.N_302(\corepwm_C0_0.corepwm_C0_0.xhdl58.reg_if_inst.N_302 ),
	.N_301(\corepwm_C0_0.corepwm_C0_0.xhdl58.reg_if_inst.N_301 ),
	.N_83(N_83),
	.N_103(N_103),
	.N_104(N_104),
	.N_105(N_105),
	.N_106(N_106),
	.N_107(N_107),
	.N_108(N_108),
	.N_109(N_109),
	.N_338(\corepwm_C0_0.corepwm_C0_0.xhdl58.reg_if_inst.N_338 ),
	.N_337(\corepwm_C0_0.corepwm_C0_0.xhdl58.reg_if_inst.N_337 ),
	.N_304(\corepwm_C0_0.corepwm_C0_0.xhdl58.reg_if_inst.N_304 ),
	.N_303(\corepwm_C0_0.corepwm_C0_0.xhdl58.reg_if_inst.N_303 ),
	.N_332(\corepwm_C0_0.corepwm_C0_0.xhdl58.reg_if_inst.N_332 ),
	.N_331(\corepwm_C0_0.corepwm_C0_0.xhdl58.reg_if_inst.N_331 ),
	.N_298(\corepwm_C0_0.corepwm_C0_0.xhdl58.reg_if_inst.N_298 ),
	.N_297(\corepwm_C0_0.corepwm_C0_0.xhdl58.reg_if_inst.N_297 ),
	.N_328(\corepwm_C0_0.corepwm_C0_0.xhdl58.reg_if_inst.N_328 ),
	.N_327(\corepwm_C0_0.corepwm_C0_0.xhdl58.reg_if_inst.N_327 ),
	.N_326(\corepwm_C0_0.corepwm_C0_0.xhdl58.reg_if_inst.N_326 ),
	.N_325(\corepwm_C0_0.corepwm_C0_0.xhdl58.reg_if_inst.N_325 ),
	.N_324(\corepwm_C0_0.corepwm_C0_0.xhdl58.reg_if_inst.N_324 ),
	.N_323(\corepwm_C0_0.corepwm_C0_0.xhdl58.reg_if_inst.N_323 ),
	.N_294(\corepwm_C0_0.corepwm_C0_0.xhdl58.reg_if_inst.N_294 ),
	.N_293(\corepwm_C0_0.corepwm_C0_0.xhdl58.reg_if_inst.N_293 ),
	.N_292(\corepwm_C0_0.corepwm_C0_0.xhdl58.reg_if_inst.N_292 ),
	.N_291(\corepwm_C0_0.corepwm_C0_0.xhdl58.reg_if_inst.N_291 ),
	.N_290(\corepwm_C0_0.corepwm_C0_0.xhdl58.reg_if_inst.N_290 ),
	.N_289(\corepwm_C0_0.corepwm_C0_0.xhdl58.reg_if_inst.N_289 ),
	.psh_negedge_reg_1_sqmuxa_2_0_0(\corepwm_C0_0.corepwm_C0_0.xhdl58.reg_if_inst.psh_negedge_reg_1_sqmuxa_2_0_0 ),
	.N_346(\corepwm_C0_0.corepwm_C0_0.xhdl58.reg_if_inst.N_346 ),
	.PRDATA_regif_sn_N_12(\corepwm_C0_0.corepwm_C0_0.xhdl58.reg_if_inst.PRDATA_regif_sn_N_12 ),
	.PRDATA_regif_sn_m13_0(\corepwm_C0_0.corepwm_C0_0.xhdl58.reg_if_inst.PRDATA_regif_sn_m13_0 ),
	.psh_period_reg_1_sqmuxa_2_0(\corepwm_C0_0.corepwm_C0_0.xhdl58.reg_if_inst.psh_period_reg_1_sqmuxa_2_0 ),
	.N_66(N_66),
	.Board_J8_c(Board_J8_c)
);
// @34:557
  LED_inverter_dimmer LED_inverter_dimmer_0 (
	.Board_LEDs_c(Board_LEDs_c[7:0]),
	.PWM_net_0_0(PWM_net_0[0]),
	.Connection_system_sb_0_GPIO_0_M2F(Connection_system_sb_0_GPIO_0_M2F),
	.Connection_system_sb_0_GPIO_1_M2F(Connection_system_sb_0_GPIO_1_M2F),
	.Connection_system_sb_0_GPIO_2_M2F(Connection_system_sb_0_GPIO_2_M2F),
	.Connection_system_sb_0_GPIO_3_M2F(Connection_system_sb_0_GPIO_3_M2F),
	.Connection_system_sb_0_GPIO_4_M2F(Connection_system_sb_0_GPIO_4_M2F),
	.Connection_system_sb_0_GPIO_5_M2F(Connection_system_sb_0_GPIO_5_M2F),
	.Connection_system_sb_0_GPIO_6_M2F(Connection_system_sb_0_GPIO_6_M2F),
	.Connection_system_sb_0_GPIO_7_M2F(Connection_system_sb_0_GPIO_7_M2F)
);
// @34:566
  Nokia5110_Driver Nokia5110_Driver_0 (
	.Board_J7_c(Board_J7_c[2:0]),
	.CoreAPB3_C0_0_APBmslave0_PADDR(CoreAPB3_C0_0_APBmslave0_PADDR[7:0]),
	.CoreAPB3_C0_0_APBmslave0_PWDATA(CoreAPB3_C0_0_APBmslave0_PWDATA[7:0]),
	.CoreAPB3_C0_0_APBmslave1_PRDATA(CoreAPB3_C0_0_APBmslave1_PRDATA[7:0]),
	.CoreAPB3_C0_0_APBmslave0_PENABLE(CoreAPB3_C0_0_APBmslave0_PENABLE),
	.CoreAPB3_C0_0_APBmslave0_PWRITE(CoreAPB3_C0_0_APBmslave0_PWRITE),
	.g0(g0),
	.Nokia5110_Driver_0_driver_busy(Nokia5110_Driver_0_driver_busy),
	.Connection_system_sb_0_FIC_0_CLK(Connection_system_sb_0_FIC_0_CLK),
	.ETH_NRESET_c(ETH_NRESET_c),
	.chip_enable_sig_i(\Nokia5110_Driver_0.chip_enable_sig_i )
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* Connection_system */

