Analysis & Synthesis report for digital_cam_impl4
Thu Jun 21 01:13:10 2018
Quartus Prime Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |digital_cam_impl4|state_current
 11. State Machine - |digital_cam_impl4|debounce:Inst_debounce_normal_or_edgedetect|state_reg
 12. State Machine - |digital_cam_impl4|debounce:Inst_debounce_resend|state_reg
 13. User-Specified and Inferred Latches
 14. Registers Removed During Synthesis
 15. Removed Registers Triggering Further Register Optimizations
 16. General Register Statistics
 17. Inverted Register Statistics
 18. Registers Added for RAM Pass-Through Logic
 19. Registers Packed Into Inferred Megafunctions
 20. Multiplexer Restructuring Statistics (Restructuring Performed)
 21. Source assignments for frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated
 22. Source assignments for frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated
 23. Source assignments for frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated
 24. Source assignments for frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated
 25. Source assignments for do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer2|altsyncram:ram_array_rtl_0|altsyncram_bio1:auto_generated
 26. Source assignments for do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|altsyncram:ram_array_rtl_0|altsyncram_bio1:auto_generated
 27. Source assignments for ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_sn71:auto_generated
 28. Parameter Settings for User Entity Instance: my_altpll:Inst_four_clocks_pll|altpll:altpll_component
 29. Parameter Settings for User Entity Instance: frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component
 30. Parameter Settings for User Entity Instance: frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component
 31. Parameter Settings for User Entity Instance: frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component
 32. Parameter Settings for User Entity Instance: frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component
 33. Parameter Settings for User Entity Instance: RGBtoYUV:Inst_RGBtoYUV
 34. Parameter Settings for User Entity Instance: RGBtoYUV:Inst_RGBtoYUV|Game:game
 35. Parameter Settings for User Entity Instance: do_black_white:Inst_black_white|binary_divider_ver1:Inst_binary_divider
 36. Parameter Settings for User Entity Instance: do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper
 37. Parameter Settings for User Entity Instance: do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem
 38. Parameter Settings for User Entity Instance: do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer
 39. Parameter Settings for User Entity Instance: do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1
 40. Parameter Settings for User Entity Instance: do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer2
 41. Parameter Settings for User Entity Instance: do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer
 42. Parameter Settings for User Entity Instance: do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp
 43. Parameter Settings for User Entity Instance: do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter
 44. Parameter Settings for User Entity Instance: do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter
 45. Parameter Settings for User Entity Instance: do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl
 46. Parameter Settings for Inferred Entity Instance: do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer2|altsyncram:ram_array_rtl_0
 47. Parameter Settings for Inferred Entity Instance: do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|altsyncram:ram_array_rtl_0
 48. Parameter Settings for Inferred Entity Instance: ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0
 49. Parameter Settings for Inferred Entity Instance: RGBtoYUV:Inst_RGBtoYUV|lpm_divide:Mod0
 50. Parameter Settings for Inferred Entity Instance: RGBtoYUV:Inst_RGBtoYUV|lpm_divide:Div0
 51. Parameter Settings for Inferred Entity Instance: RGBtoYUV:Inst_RGBtoYUV|lpm_divide:Mod1
 52. Parameter Settings for Inferred Entity Instance: RGBtoYUV:Inst_RGBtoYUV|lpm_divide:Div1
 53. Parameter Settings for Inferred Entity Instance: RGBtoYUV:Inst_RGBtoYUV|lpm_divide:Mod2
 54. Parameter Settings for Inferred Entity Instance: do_black_white:Inst_black_white|binary_divider_ver1:Inst_binary_divider|lpm_divide:Div0
 55. Parameter Settings for Inferred Entity Instance: RGBtoYUV:Inst_RGBtoYUV|lpm_divide:Div4
 56. altpll Parameter Settings by Entity Instance
 57. altsyncram Parameter Settings by Entity Instance
 58. Port Connectivity Checks: "do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper"
 59. Port Connectivity Checks: "do_black_white:Inst_black_white|binary_divider_ver1:Inst_binary_divider"
 60. Port Connectivity Checks: "Address_Generator:Inst_Address_Generator"
 61. Port Connectivity Checks: "RGBtoYUV:Inst_RGBtoYUV|binToHex:bth5"
 62. Port Connectivity Checks: "RGBtoYUV:Inst_RGBtoYUV|binToHex:bth4"
 63. Port Connectivity Checks: "RGBtoYUV:Inst_RGBtoYUV|binToHex:bth3"
 64. Port Connectivity Checks: "RGBtoYUV:Inst_RGBtoYUV|binToHex:bth2"
 65. Port Connectivity Checks: "RGBtoYUV:Inst_RGBtoYUV|binToHex:bth1"
 66. Port Connectivity Checks: "RGBtoYUV:Inst_RGBtoYUV|binToHex:bth"
 67. Port Connectivity Checks: "RGBtoYUV:Inst_RGBtoYUV"
 68. Port Connectivity Checks: "ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender"
 69. Port Connectivity Checks: "ov7670_controller:Inst_ov7670_controller"
 70. Port Connectivity Checks: "my_altpll:Inst_four_clocks_pll"
 71. Post-Synthesis Netlist Statistics for Top Partition
 72. Elapsed Time Per Partition
 73. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2016  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Thu Jun 21 01:13:10 2018       ;
; Quartus Prime Version           ; 16.1.0 Build 196 10/24/2016 SJ Lite Edition ;
; Revision Name                   ; digital_cam_impl4                           ;
; Top-level Entity Name           ; digital_cam_impl4                           ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 886                                         ;
; Total pins                      ; 100                                         ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 2,628,096                                   ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 1                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; digital_cam_impl4  ; digital_cam_impl4  ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Maximum processors allowed for parallel compilation                             ; 2                  ;                    ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; OpenCore Plus hardware evaluation                                               ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                      ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                                                                  ; Library ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+---------+
; vga.vhd                          ; yes             ; User VHDL File               ; C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/vga.vhd                       ;         ;
; top_level.vhd                    ; yes             ; User VHDL File               ; C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/top_level.vhd                 ;         ;
; RGB.vhd                          ; yes             ; User VHDL File               ; C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/RGB.vhd                       ;         ;
; ov7670_registers.vhd             ; yes             ; User VHDL File               ; C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ov7670_registers.vhd          ;         ;
; ov7670_controller.vhd            ; yes             ; User VHDL File               ; C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ov7670_controller.vhd         ;         ;
; ov7670_capture.vhd               ; yes             ; User VHDL File               ; C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ov7670_capture.vhd            ;         ;
; my_frame_buffer_15to0.vhd        ; yes             ; User Wizard-Generated File   ; C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/my_frame_buffer_15to0.vhd     ;         ;
; my_altpll.vhd                    ; yes             ; User Wizard-Generated File   ; C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/my_altpll.vhd                 ;         ;
; i2c_sender.vhd                   ; yes             ; User VHDL File               ; C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/i2c_sender.vhd                ;         ;
; frame_buffer.vhd                 ; yes             ; User VHDL File               ; C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/frame_buffer.vhd              ;         ;
; ed_sync_signals_delayer.vhd      ; yes             ; User VHDL File               ; C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_sync_signals_delayer.vhd   ;         ;
; ed_sobel_kernel.vhd              ; yes             ; User VHDL File               ; C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_sobel_kernel.vhd           ;         ;
; ed_fifo_linebuffer.vhd           ; yes             ; User VHDL File               ; C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_fifo_linebuffer.vhd        ;         ;
; ed_edge_sobel_wrapper.vhd        ; yes             ; User VHDL File               ; C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_edge_sobel_wrapper.vhd     ;         ;
; ed_double_fifo_linebuffer.vhd    ; yes             ; User VHDL File               ; C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_double_fifo_linebuffer.vhd ;         ;
; ed_counter.vhd                   ; yes             ; User VHDL File               ; C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_counter.vhd                ;         ;
; ed_cache_system.vhd              ; yes             ; User VHDL File               ; C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_cache_system.vhd           ;         ;
; do_edge_detection.vhd            ; yes             ; User VHDL File               ; C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/do_edge_detection.vhd         ;         ;
; do_black_white.vhd               ; yes             ; User VHDL File               ; C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/do_black_white.vhd            ;         ;
; debounce.vhd                     ; yes             ; User VHDL File               ; C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/debounce.vhd                  ;         ;
; binary_divider.vhd               ; yes             ; User VHDL File               ; C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/binary_divider.vhd            ;         ;
; address_Generator.vhd            ; yes             ; User VHDL File               ; C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/address_Generator.vhd         ;         ;
; output_files/RGBtoYUV.v          ; yes             ; User Verilog HDL File        ; C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/output_files/RGBtoYUV.v       ;         ;
; altpll.tdf                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altpll.tdf                                                                             ;         ;
; aglobal161.inc                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/aglobal161.inc                                                                         ;         ;
; stratix_pll.inc                  ; yes             ; Megafunction                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/stratix_pll.inc                                                                        ;         ;
; stratixii_pll.inc                ; yes             ; Megafunction                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/stratixii_pll.inc                                                                      ;         ;
; cycloneii_pll.inc                ; yes             ; Megafunction                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/cycloneii_pll.inc                                                                      ;         ;
; db/my_altpll_altpll.v            ; yes             ; Auto-Generated Megafunction  ; C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/db/my_altpll_altpll.v         ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf                                                                         ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                  ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_mux.inc                                                                            ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_decode.inc                                                                         ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                                          ;         ;
; altrom.inc                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altrom.inc                                                                             ;         ;
; altram.inc                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altram.inc                                                                             ;         ;
; altdpram.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altdpram.inc                                                                           ;         ;
; db/altsyncram_2pv3.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/db/altsyncram_2pv3.tdf        ;         ;
; db/decode_dla.tdf                ; yes             ; Auto-Generated Megafunction  ; C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/db/decode_dla.tdf             ;         ;
; db/decode_61a.tdf                ; yes             ; Auto-Generated Megafunction  ; C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/db/decode_61a.tdf             ;         ;
; db/mux_8hb.tdf                   ; yes             ; Auto-Generated Megafunction  ; C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/db/mux_8hb.tdf                ;         ;
; db/altsyncram_bio1.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/db/altsyncram_bio1.tdf        ;         ;
; db/altsyncram_sn71.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/db/altsyncram_sn71.tdf        ;         ;
; lpm_divide.tdf                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_divide.tdf                                                                         ;         ;
; abs_divider.inc                  ; yes             ; Megafunction                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/abs_divider.inc                                                                        ;         ;
; sign_div_unsign.inc              ; yes             ; Megafunction                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sign_div_unsign.inc                                                                    ;         ;
; db/lpm_divide_h3m.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/db/lpm_divide_h3m.tdf         ;         ;
; db/sign_div_unsign_klh.tdf       ; yes             ; Auto-Generated Megafunction  ; C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/db/sign_div_unsign_klh.tdf    ;         ;
; db/alt_u_div_eve.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/db/alt_u_div_eve.tdf          ;         ;
; db/lpm_divide_ebm.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/db/lpm_divide_ebm.tdf         ;         ;
; db/lpm_divide_hbm.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/db/lpm_divide_hbm.tdf         ;         ;
; db/sign_div_unsign_nlh.tdf       ; yes             ; Auto-Generated Megafunction  ; C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/db/sign_div_unsign_nlh.tdf    ;         ;
; db/alt_u_div_kve.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/db/alt_u_div_kve.tdf          ;         ;
; db/lpm_divide_9am.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/db/lpm_divide_9am.tdf         ;         ;
; db/sign_div_unsign_fkh.tdf       ; yes             ; Auto-Generated Megafunction  ; C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/db/sign_div_unsign_fkh.tdf    ;         ;
; db/alt_u_div_4te.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/db/alt_u_div_4te.tdf          ;         ;
; db/lpm_divide_ddm.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/db/lpm_divide_ddm.tdf         ;         ;
; db/sign_div_unsign_jnh.tdf       ; yes             ; Auto-Generated Megafunction  ; C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/db/sign_div_unsign_jnh.tdf    ;         ;
; db/alt_u_div_c3f.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/db/alt_u_div_c3f.tdf          ;         ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                       ;
+---------------------------------------------+-------------------------------------+
; Resource                                    ; Usage                               ;
+---------------------------------------------+-------------------------------------+
; Estimate of Logic utilization (ALMs needed) ; 3465                                ;
;                                             ;                                     ;
; Combinational ALUT usage for logic          ; 6269                                ;
;     -- 7 input functions                    ; 3                                   ;
;     -- 6 input functions                    ; 639                                 ;
;     -- 5 input functions                    ; 3122                                ;
;     -- 4 input functions                    ; 782                                 ;
;     -- <=3 input functions                  ; 1723                                ;
;                                             ;                                     ;
; Dedicated logic registers                   ; 886                                 ;
;                                             ;                                     ;
; I/O pins                                    ; 100                                 ;
; Total MLAB memory bits                      ; 0                                   ;
; Total block memory bits                     ; 2628096                             ;
;                                             ;                                     ;
; Total DSP Blocks                            ; 0                                   ;
;                                             ;                                     ;
; Total PLLs                                  ; 4                                   ;
;     -- PLLs                                 ; 4                                   ;
;                                             ;                                     ;
; Maximum fan-out node                        ; RGBtoYUV:Inst_RGBtoYUV|resetbool[0] ;
; Maximum fan-out                             ; 3994                                ;
; Total fan-out                               ; 41822                               ;
; Average fan-out                             ; 5.43                                ;
+---------------------------------------------+-------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+--------------+
; Compilation Hierarchy Node                            ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                    ; Entity Name           ; Library Name ;
+-------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+--------------+
; |digital_cam_impl4                                    ; 6269 (83)           ; 886 (8)                   ; 2628096           ; 0          ; 100  ; 0            ; |digital_cam_impl4                                                                                                                                                                                                                                     ; digital_cam_impl4     ; work         ;
;    |Address_Generator:Inst_Address_Generator|         ; 19 (19)             ; 17 (17)                   ; 0                 ; 0          ; 0    ; 0            ; |digital_cam_impl4|Address_Generator:Inst_Address_Generator                                                                                                                                                                                            ; Address_Generator     ; work         ;
;    |RGB:Inst_RGB|                                     ; 26 (26)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |digital_cam_impl4|RGB:Inst_RGB                                                                                                                                                                                                                        ; RGB                   ; work         ;
;    |RGBtoYUV:Inst_RGBtoYUV|                           ; 5342 (580)          ; 385 (307)                 ; 0                 ; 0          ; 0    ; 0            ; |digital_cam_impl4|RGBtoYUV:Inst_RGBtoYUV                                                                                                                                                                                                              ; RGBtoYUV              ; work         ;
;       |Game:game|                                     ; 174 (174)           ; 78 (78)                   ; 0                 ; 0          ; 0    ; 0            ; |digital_cam_impl4|RGBtoYUV:Inst_RGBtoYUV|Game:game                                                                                                                                                                                                    ; Game                  ; work         ;
;       |binToHex:bth1|                                 ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |digital_cam_impl4|RGBtoYUV:Inst_RGBtoYUV|binToHex:bth1                                                                                                                                                                                                ; binToHex              ; work         ;
;       |binToHex:bth2|                                 ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |digital_cam_impl4|RGBtoYUV:Inst_RGBtoYUV|binToHex:bth2                                                                                                                                                                                                ; binToHex              ; work         ;
;       |binToHex:bth|                                  ; 6 (6)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |digital_cam_impl4|RGBtoYUV:Inst_RGBtoYUV|binToHex:bth                                                                                                                                                                                                 ; binToHex              ; work         ;
;       |lpm_divide:Div0|                               ; 69 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |digital_cam_impl4|RGBtoYUV:Inst_RGBtoYUV|lpm_divide:Div0                                                                                                                                                                                              ; lpm_divide            ; work         ;
;          |lpm_divide_ebm:auto_generated|              ; 69 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |digital_cam_impl4|RGBtoYUV:Inst_RGBtoYUV|lpm_divide:Div0|lpm_divide_ebm:auto_generated                                                                                                                                                                ; lpm_divide_ebm        ; work         ;
;             |sign_div_unsign_klh:divider|             ; 69 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |digital_cam_impl4|RGBtoYUV:Inst_RGBtoYUV|lpm_divide:Div0|lpm_divide_ebm:auto_generated|sign_div_unsign_klh:divider                                                                                                                                    ; sign_div_unsign_klh   ; work         ;
;                |alt_u_div_eve:divider|                ; 69 (69)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |digital_cam_impl4|RGBtoYUV:Inst_RGBtoYUV|lpm_divide:Div0|lpm_divide_ebm:auto_generated|sign_div_unsign_klh:divider|alt_u_div_eve:divider                                                                                                              ; alt_u_div_eve         ; work         ;
;       |lpm_divide:Div1|                               ; 59 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |digital_cam_impl4|RGBtoYUV:Inst_RGBtoYUV|lpm_divide:Div1                                                                                                                                                                                              ; lpm_divide            ; work         ;
;          |lpm_divide_hbm:auto_generated|              ; 59 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |digital_cam_impl4|RGBtoYUV:Inst_RGBtoYUV|lpm_divide:Div1|lpm_divide_hbm:auto_generated                                                                                                                                                                ; lpm_divide_hbm        ; work         ;
;             |sign_div_unsign_nlh:divider|             ; 59 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |digital_cam_impl4|RGBtoYUV:Inst_RGBtoYUV|lpm_divide:Div1|lpm_divide_hbm:auto_generated|sign_div_unsign_nlh:divider                                                                                                                                    ; sign_div_unsign_nlh   ; work         ;
;                |alt_u_div_kve:divider|                ; 59 (59)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |digital_cam_impl4|RGBtoYUV:Inst_RGBtoYUV|lpm_divide:Div1|lpm_divide_hbm:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_kve:divider                                                                                                              ; alt_u_div_kve         ; work         ;
;       |lpm_divide:Div4|                               ; 4281 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |digital_cam_impl4|RGBtoYUV:Inst_RGBtoYUV|lpm_divide:Div4                                                                                                                                                                                              ; lpm_divide            ; work         ;
;          |lpm_divide_ddm:auto_generated|              ; 4281 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |digital_cam_impl4|RGBtoYUV:Inst_RGBtoYUV|lpm_divide:Div4|lpm_divide_ddm:auto_generated                                                                                                                                                                ; lpm_divide_ddm        ; work         ;
;             |sign_div_unsign_jnh:divider|             ; 4281 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |digital_cam_impl4|RGBtoYUV:Inst_RGBtoYUV|lpm_divide:Div4|lpm_divide_ddm:auto_generated|sign_div_unsign_jnh:divider                                                                                                                                    ; sign_div_unsign_jnh   ; work         ;
;                |alt_u_div_c3f:divider|                ; 4281 (4281)         ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |digital_cam_impl4|RGBtoYUV:Inst_RGBtoYUV|lpm_divide:Div4|lpm_divide_ddm:auto_generated|sign_div_unsign_jnh:divider|alt_u_div_c3f:divider                                                                                                              ; alt_u_div_c3f         ; work         ;
;       |lpm_divide:Mod0|                               ; 72 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |digital_cam_impl4|RGBtoYUV:Inst_RGBtoYUV|lpm_divide:Mod0                                                                                                                                                                                              ; lpm_divide            ; work         ;
;          |lpm_divide_h3m:auto_generated|              ; 72 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |digital_cam_impl4|RGBtoYUV:Inst_RGBtoYUV|lpm_divide:Mod0|lpm_divide_h3m:auto_generated                                                                                                                                                                ; lpm_divide_h3m        ; work         ;
;             |sign_div_unsign_klh:divider|             ; 72 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |digital_cam_impl4|RGBtoYUV:Inst_RGBtoYUV|lpm_divide:Mod0|lpm_divide_h3m:auto_generated|sign_div_unsign_klh:divider                                                                                                                                    ; sign_div_unsign_klh   ; work         ;
;                |alt_u_div_eve:divider|                ; 72 (72)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |digital_cam_impl4|RGBtoYUV:Inst_RGBtoYUV|lpm_divide:Mod0|lpm_divide_h3m:auto_generated|sign_div_unsign_klh:divider|alt_u_div_eve:divider                                                                                                              ; alt_u_div_eve         ; work         ;
;       |lpm_divide:Mod1|                               ; 60 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |digital_cam_impl4|RGBtoYUV:Inst_RGBtoYUV|lpm_divide:Mod1                                                                                                                                                                                              ; lpm_divide            ; work         ;
;          |lpm_divide_h3m:auto_generated|              ; 60 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |digital_cam_impl4|RGBtoYUV:Inst_RGBtoYUV|lpm_divide:Mod1|lpm_divide_h3m:auto_generated                                                                                                                                                                ; lpm_divide_h3m        ; work         ;
;             |sign_div_unsign_klh:divider|             ; 60 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |digital_cam_impl4|RGBtoYUV:Inst_RGBtoYUV|lpm_divide:Mod1|lpm_divide_h3m:auto_generated|sign_div_unsign_klh:divider                                                                                                                                    ; sign_div_unsign_klh   ; work         ;
;                |alt_u_div_eve:divider|                ; 60 (60)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |digital_cam_impl4|RGBtoYUV:Inst_RGBtoYUV|lpm_divide:Mod1|lpm_divide_h3m:auto_generated|sign_div_unsign_klh:divider|alt_u_div_eve:divider                                                                                                              ; alt_u_div_eve         ; work         ;
;       |lpm_divide:Mod2|                               ; 27 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |digital_cam_impl4|RGBtoYUV:Inst_RGBtoYUV|lpm_divide:Mod2                                                                                                                                                                                              ; lpm_divide            ; work         ;
;          |lpm_divide_h3m:auto_generated|              ; 27 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |digital_cam_impl4|RGBtoYUV:Inst_RGBtoYUV|lpm_divide:Mod2|lpm_divide_h3m:auto_generated                                                                                                                                                                ; lpm_divide_h3m        ; work         ;
;             |sign_div_unsign_klh:divider|             ; 27 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |digital_cam_impl4|RGBtoYUV:Inst_RGBtoYUV|lpm_divide:Mod2|lpm_divide_h3m:auto_generated|sign_div_unsign_klh:divider                                                                                                                                    ; sign_div_unsign_klh   ; work         ;
;                |alt_u_div_eve:divider|                ; 27 (27)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |digital_cam_impl4|RGBtoYUV:Inst_RGBtoYUV|lpm_divide:Mod2|lpm_divide_h3m:auto_generated|sign_div_unsign_klh:divider|alt_u_div_eve:divider                                                                                                              ; alt_u_div_eve         ; work         ;
;    |VGA:Inst_VGA|                                     ; 38 (38)             ; 43 (43)                   ; 0                 ; 0          ; 0    ; 0            ; |digital_cam_impl4|VGA:Inst_VGA                                                                                                                                                                                                                        ; VGA                   ; work         ;
;    |debounce:Inst_debounce_normal_or_edgedetect|      ; 35 (35)             ; 27 (27)                   ; 0                 ; 0          ; 0    ; 0            ; |digital_cam_impl4|debounce:Inst_debounce_normal_or_edgedetect                                                                                                                                                                                         ; debounce              ; work         ;
;    |debounce:Inst_debounce_resend|                    ; 10 (10)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |digital_cam_impl4|debounce:Inst_debounce_resend                                                                                                                                                                                                       ; debounce              ; work         ;
;    |do_black_white:Inst_black_white|                  ; 128 (75)            ; 56 (56)                   ; 0                 ; 0          ; 0    ; 0            ; |digital_cam_impl4|do_black_white:Inst_black_white                                                                                                                                                                                                     ; do_black_white        ; work         ;
;       |binary_divider_ver1:Inst_binary_divider|       ; 53 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |digital_cam_impl4|do_black_white:Inst_black_white|binary_divider_ver1:Inst_binary_divider                                                                                                                                                             ; binary_divider_ver1   ; work         ;
;          |lpm_divide:Div0|                            ; 53 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |digital_cam_impl4|do_black_white:Inst_black_white|binary_divider_ver1:Inst_binary_divider|lpm_divide:Div0                                                                                                                                             ; lpm_divide            ; work         ;
;             |lpm_divide_9am:auto_generated|           ; 53 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |digital_cam_impl4|do_black_white:Inst_black_white|binary_divider_ver1:Inst_binary_divider|lpm_divide:Div0|lpm_divide_9am:auto_generated                                                                                                               ; lpm_divide_9am        ; work         ;
;                |sign_div_unsign_fkh:divider|          ; 53 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |digital_cam_impl4|do_black_white:Inst_black_white|binary_divider_ver1:Inst_binary_divider|lpm_divide:Div0|lpm_divide_9am:auto_generated|sign_div_unsign_fkh:divider                                                                                   ; sign_div_unsign_fkh   ; work         ;
;                   |alt_u_div_4te:divider|             ; 53 (53)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |digital_cam_impl4|do_black_white:Inst_black_white|binary_divider_ver1:Inst_binary_divider|lpm_divide:Div0|lpm_divide_9am:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider                                                             ; alt_u_div_4te         ; work         ;
;    |do_edge_detection:Inst_edge_detection|            ; 352 (88)            ; 206 (68)                  ; 2560              ; 0          ; 0    ; 0            ; |digital_cam_impl4|do_edge_detection:Inst_edge_detection                                                                                                                                                                                               ; do_edge_detection     ; work         ;
;       |edge_sobel_wrapper:Inst_edge_sobel_wrapper|    ; 264 (0)             ; 138 (0)                   ; 2560              ; 0          ; 0    ; 0            ; |digital_cam_impl4|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper                                                                                                                                                    ; edge_sobel_wrapper    ; work         ;
;          |CacheSystem:CacheSystem|                    ; 166 (89)            ; 134 (36)                  ; 2560              ; 0          ; 0    ; 0            ; |digital_cam_impl4|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem                                                                                                                            ; CacheSystem           ; work         ;
;             |Counter:ColsCounter|                     ; 9 (9)               ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |digital_cam_impl4|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter                                                                                                        ; Counter               ; work         ;
;             |Counter:RowsCounter|                     ; 8 (8)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |digital_cam_impl4|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter                                                                                                        ; Counter               ; work         ;
;             |DoubleFiFOLineBuffer:DoubleLineBuffer|   ; 37 (0)              ; 63 (0)                    ; 2560              ; 0          ; 0    ; 0            ; |digital_cam_impl4|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer                                                                                      ; DoubleFiFOLineBuffer  ; work         ;
;                |FIFOLineBuffer:LineBuffer1|           ; 28 (28)             ; 36 (36)                   ; 1280              ; 0          ; 0    ; 0            ; |digital_cam_impl4|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1                                                           ; FIFOLineBuffer        ; work         ;
;                   |altsyncram:ram_array_rtl_0|        ; 0 (0)               ; 0 (0)                     ; 1280              ; 0          ; 0    ; 0            ; |digital_cam_impl4|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|altsyncram:ram_array_rtl_0                                ; altsyncram            ; work         ;
;                      |altsyncram_bio1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1280              ; 0          ; 0    ; 0            ; |digital_cam_impl4|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|altsyncram:ram_array_rtl_0|altsyncram_bio1:auto_generated ; altsyncram_bio1       ; work         ;
;                |FIFOLineBuffer:LineBuffer2|           ; 9 (9)               ; 27 (27)                   ; 1280              ; 0          ; 0    ; 0            ; |digital_cam_impl4|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer2                                                           ; FIFOLineBuffer        ; work         ;
;                   |altsyncram:ram_array_rtl_0|        ; 0 (0)               ; 0 (0)                     ; 1280              ; 0          ; 0    ; 0            ; |digital_cam_impl4|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer2|altsyncram:ram_array_rtl_0                                ; altsyncram            ; work         ;
;                      |altsyncram_bio1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1280              ; 0          ; 0    ; 0            ; |digital_cam_impl4|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer2|altsyncram:ram_array_rtl_0|altsyncram_bio1:auto_generated ; altsyncram_bio1       ; work         ;
;             |SyncSignalsDelayer:Delayer|              ; 23 (15)             ; 18 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |digital_cam_impl4|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer                                                                                                 ; SyncSignalsDelayer    ; work         ;
;                |Counter:RowsCounterComp|              ; 8 (8)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |digital_cam_impl4|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp                                                                         ; Counter               ; work         ;
;          |edge_sobel:krnl|                            ; 98 (98)             ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |digital_cam_impl4|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl                                                                                                                                    ; edge_sobel            ; work         ;
;    |frame_buffer:Inst_frame_buf_1|                    ; 84 (60)             ; 3 (0)                     ; 1572864           ; 0          ; 0    ; 0            ; |digital_cam_impl4|frame_buffer:Inst_frame_buf_1                                                                                                                                                                                                       ; frame_buffer          ; work         ;
;       |my_frame_buffer_15to0:Inst_buffer_bottom|      ; 10 (0)              ; 3 (0)                     ; 786432            ; 0          ; 0    ; 0            ; |digital_cam_impl4|frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom                                                                                                                                                              ; my_frame_buffer_15to0 ; work         ;
;          |altsyncram:altsyncram_component|            ; 10 (0)              ; 3 (0)                     ; 786432            ; 0          ; 0    ; 0            ; |digital_cam_impl4|frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component                                                                                                                              ; altsyncram            ; work         ;
;             |altsyncram_2pv3:auto_generated|          ; 10 (0)              ; 3 (3)                     ; 786432            ; 0          ; 0    ; 0            ; |digital_cam_impl4|frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated                                                                                               ; altsyncram_2pv3       ; work         ;
;                |decode_61a:rden_decode_b|             ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |digital_cam_impl4|frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|decode_61a:rden_decode_b                                                                      ; decode_61a            ; work         ;
;                |decode_dla:decode2|                   ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |digital_cam_impl4|frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|decode_dla:decode2                                                                            ; decode_dla            ; work         ;
;       |my_frame_buffer_15to0:Inst_buffer_top|         ; 14 (0)              ; 0 (0)                     ; 786432            ; 0          ; 0    ; 0            ; |digital_cam_impl4|frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top                                                                                                                                                                 ; my_frame_buffer_15to0 ; work         ;
;          |altsyncram:altsyncram_component|            ; 14 (0)              ; 0 (0)                     ; 786432            ; 0          ; 0    ; 0            ; |digital_cam_impl4|frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component                                                                                                                                 ; altsyncram            ; work         ;
;             |altsyncram_2pv3:auto_generated|          ; 14 (0)              ; 0 (0)                     ; 786432            ; 0          ; 0    ; 0            ; |digital_cam_impl4|frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated                                                                                                  ; altsyncram_2pv3       ; work         ;
;                |decode_61a:rden_decode_b|             ; 6 (6)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |digital_cam_impl4|frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|decode_61a:rden_decode_b                                                                         ; decode_61a            ; work         ;
;                |decode_dla:decode2|                   ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |digital_cam_impl4|frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|decode_dla:decode2                                                                               ; decode_dla            ; work         ;
;    |frame_buffer:Inst_frame_buf_2|                    ; 26 (2)              ; 3 (0)                     ; 1048576           ; 0          ; 0    ; 0            ; |digital_cam_impl4|frame_buffer:Inst_frame_buf_2                                                                                                                                                                                                       ; frame_buffer          ; work         ;
;       |my_frame_buffer_15to0:Inst_buffer_bottom|      ; 10 (0)              ; 3 (0)                     ; 524288            ; 0          ; 0    ; 0            ; |digital_cam_impl4|frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom                                                                                                                                                              ; my_frame_buffer_15to0 ; work         ;
;          |altsyncram:altsyncram_component|            ; 10 (0)              ; 3 (0)                     ; 524288            ; 0          ; 0    ; 0            ; |digital_cam_impl4|frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component                                                                                                                              ; altsyncram            ; work         ;
;             |altsyncram_2pv3:auto_generated|          ; 10 (0)              ; 3 (3)                     ; 524288            ; 0          ; 0    ; 0            ; |digital_cam_impl4|frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated                                                                                               ; altsyncram_2pv3       ; work         ;
;                |decode_61a:rden_decode_b|             ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |digital_cam_impl4|frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|decode_61a:rden_decode_b                                                                      ; decode_61a            ; work         ;
;                |decode_dla:decode2|                   ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |digital_cam_impl4|frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|decode_dla:decode2                                                                            ; decode_dla            ; work         ;
;       |my_frame_buffer_15to0:Inst_buffer_top|         ; 14 (0)              ; 0 (0)                     ; 524288            ; 0          ; 0    ; 0            ; |digital_cam_impl4|frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top                                                                                                                                                                 ; my_frame_buffer_15to0 ; work         ;
;          |altsyncram:altsyncram_component|            ; 14 (0)              ; 0 (0)                     ; 524288            ; 0          ; 0    ; 0            ; |digital_cam_impl4|frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component                                                                                                                                 ; altsyncram            ; work         ;
;             |altsyncram_2pv3:auto_generated|          ; 14 (0)              ; 0 (0)                     ; 524288            ; 0          ; 0    ; 0            ; |digital_cam_impl4|frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated                                                                                                  ; altsyncram_2pv3       ; work         ;
;                |decode_61a:rden_decode_b|             ; 6 (6)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |digital_cam_impl4|frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|decode_61a:rden_decode_b                                                                         ; decode_61a            ; work         ;
;                |decode_dla:decode2|                   ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |digital_cam_impl4|frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|decode_dla:decode2                                                                               ; decode_dla            ; work         ;
;    |my_altpll:Inst_four_clocks_pll|                   ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |digital_cam_impl4|my_altpll:Inst_four_clocks_pll                                                                                                                                                                                                      ; my_altpll             ; work         ;
;       |altpll:altpll_component|                       ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |digital_cam_impl4|my_altpll:Inst_four_clocks_pll|altpll:altpll_component                                                                                                                                                                              ; altpll                ; work         ;
;          |my_altpll_altpll:auto_generated|            ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |digital_cam_impl4|my_altpll:Inst_four_clocks_pll|altpll:altpll_component|my_altpll_altpll:auto_generated                                                                                                                                              ; my_altpll_altpll      ; work         ;
;    |ov7670_capture:Inst_ov7670_capture|               ; 23 (23)             ; 50 (50)                   ; 0                 ; 0          ; 0    ; 0            ; |digital_cam_impl4|ov7670_capture:Inst_ov7670_capture                                                                                                                                                                                                  ; ov7670_capture        ; work         ;
;    |ov7670_controller:Inst_ov7670_controller|         ; 103 (0)             ; 80 (0)                    ; 4096              ; 0          ; 0    ; 0            ; |digital_cam_impl4|ov7670_controller:Inst_ov7670_controller                                                                                                                                                                                            ; ov7670_controller     ; work         ;
;       |i2c_sender:Inst_i2c_sender|                    ; 91 (91)             ; 72 (72)                   ; 0                 ; 0          ; 0    ; 0            ; |digital_cam_impl4|ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender                                                                                                                                                                 ; i2c_sender            ; work         ;
;       |ov7670_registers:Inst_ov7670_registers|        ; 12 (12)             ; 8 (8)                     ; 4096              ; 0          ; 0    ; 0            ; |digital_cam_impl4|ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers                                                                                                                                                     ; ov7670_registers      ; work         ;
;          |altsyncram:Mux0_rtl_0|                      ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |digital_cam_impl4|ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0                                                                                                                               ; altsyncram            ; work         ;
;             |altsyncram_sn71:auto_generated|          ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |digital_cam_impl4|ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_sn71:auto_generated                                                                                                ; altsyncram_sn71       ; work         ;
+-------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                             ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+----------------------------------------------+
; Name                                                                                                                                                                                                                                           ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                                          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+----------------------------------------------+
; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|altsyncram:ram_array_rtl_0|altsyncram_bio1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 320          ; 4            ; 320          ; 4            ; 1280   ; None                                         ;
; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer2|altsyncram:ram_array_rtl_0|altsyncram_bio1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 320          ; 4            ; 320          ; 4            ; 1280   ; None                                         ;
; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM                                                                                               ; AUTO ; Simple Dual Port ; 65536        ; 12           ; 65536        ; 12           ; 786432 ; None                                         ;
; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM                                                                                                  ; AUTO ; Simple Dual Port ; 65536        ; 12           ; 65536        ; 12           ; 786432 ; None                                         ;
; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM                                                                                               ; AUTO ; Simple Dual Port ; 65536        ; 12           ; 65536        ; 12           ; 786432 ; None                                         ;
; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM                                                                                                  ; AUTO ; Simple Dual Port ; 65536        ; 12           ; 65536        ; 12           ; 786432 ; None                                         ;
; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_sn71:auto_generated|ALTSYNCRAM                                                                                                ; AUTO ; ROM              ; 256          ; 16           ; --           ; --           ; 4096   ; digital_cam_impl4.digital_cam_impl40.rtl.mif ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+----------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                 ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------+---------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                           ; IP Include File           ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------+---------------------------+
; Altera ; ALTPLL       ; 16.1    ; N/A          ; N/A          ; |digital_cam_impl4|my_altpll:Inst_four_clocks_pll                                         ; my_altpll.vhd             ;
; Altera ; RAM: 2-PORT  ; 16.1    ; N/A          ; N/A          ; |digital_cam_impl4|frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom ; my_frame_buffer_15to0.vhd ;
; Altera ; RAM: 2-PORT  ; 16.1    ; N/A          ; N/A          ; |digital_cam_impl4|frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top    ; my_frame_buffer_15to0.vhd ;
; Altera ; RAM: 2-PORT  ; 16.1    ; N/A          ; N/A          ; |digital_cam_impl4|frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom ; my_frame_buffer_15to0.vhd ;
; Altera ; RAM: 2-PORT  ; 16.1    ; N/A          ; N/A          ; |digital_cam_impl4|frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top    ; my_frame_buffer_15to0.vhd ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------+---------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |digital_cam_impl4|state_current                                                                                                                                                                                                                           ;
+------------------------------------+------------------------------------+--------------------------+-----------------------------+---------------------------+--------------------------+-----------------------------+---------------------------+------------------------+
; Name                               ; state_current.S7_NORMAL_VIDEO_MODE ; state_current.S6_DONE_ED ; state_current.S5_PROCESS_ED ; state_current.S4_RESET_ED ; state_current.S3_DONE_BW ; state_current.S2_PROCESS_BW ; state_current.S1_RESET_BW ; state_current.S0_RESET ;
+------------------------------------+------------------------------------+--------------------------+-----------------------------+---------------------------+--------------------------+-----------------------------+---------------------------+------------------------+
; state_current.S0_RESET             ; 0                                  ; 0                        ; 0                           ; 0                         ; 0                        ; 0                           ; 0                         ; 0                      ;
; state_current.S1_RESET_BW          ; 0                                  ; 0                        ; 0                           ; 0                         ; 0                        ; 0                           ; 1                         ; 1                      ;
; state_current.S2_PROCESS_BW        ; 0                                  ; 0                        ; 0                           ; 0                         ; 0                        ; 1                           ; 0                         ; 1                      ;
; state_current.S3_DONE_BW           ; 0                                  ; 0                        ; 0                           ; 0                         ; 1                        ; 0                           ; 0                         ; 1                      ;
; state_current.S4_RESET_ED          ; 0                                  ; 0                        ; 0                           ; 1                         ; 0                        ; 0                           ; 0                         ; 1                      ;
; state_current.S5_PROCESS_ED        ; 0                                  ; 0                        ; 1                           ; 0                         ; 0                        ; 0                           ; 0                         ; 1                      ;
; state_current.S6_DONE_ED           ; 0                                  ; 1                        ; 0                           ; 0                         ; 0                        ; 0                           ; 0                         ; 1                      ;
; state_current.S7_NORMAL_VIDEO_MODE ; 1                                  ; 0                        ; 0                           ; 0                         ; 0                        ; 0                           ; 0                         ; 1                      ;
+------------------------------------+------------------------------------+--------------------------+-----------------------------+---------------------------+--------------------------+-----------------------------+---------------------------+------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |digital_cam_impl4|debounce:Inst_debounce_normal_or_edgedetect|state_reg                                                                                   ;
+-------------------+-------------------+-------------------+-------------------+---------------+-------------------+-------------------+-------------------+----------------+
; Name              ; state_reg.wait0_3 ; state_reg.wait0_2 ; state_reg.wait0_1 ; state_reg.one ; state_reg.wait1_3 ; state_reg.wait1_2 ; state_reg.wait1_1 ; state_reg.zero ;
+-------------------+-------------------+-------------------+-------------------+---------------+-------------------+-------------------+-------------------+----------------+
; state_reg.zero    ; 0                 ; 0                 ; 0                 ; 0             ; 0                 ; 0                 ; 0                 ; 0              ;
; state_reg.wait1_1 ; 0                 ; 0                 ; 0                 ; 0             ; 0                 ; 0                 ; 1                 ; 1              ;
; state_reg.wait1_2 ; 0                 ; 0                 ; 0                 ; 0             ; 0                 ; 1                 ; 0                 ; 1              ;
; state_reg.wait1_3 ; 0                 ; 0                 ; 0                 ; 0             ; 1                 ; 0                 ; 0                 ; 1              ;
; state_reg.one     ; 0                 ; 0                 ; 0                 ; 1             ; 0                 ; 0                 ; 0                 ; 1              ;
; state_reg.wait0_1 ; 0                 ; 0                 ; 1                 ; 0             ; 0                 ; 0                 ; 0                 ; 1              ;
; state_reg.wait0_2 ; 0                 ; 1                 ; 0                 ; 0             ; 0                 ; 0                 ; 0                 ; 1              ;
; state_reg.wait0_3 ; 1                 ; 0                 ; 0                 ; 0             ; 0                 ; 0                 ; 0                 ; 1              ;
+-------------------+-------------------+-------------------+-------------------+---------------+-------------------+-------------------+-------------------+----------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |digital_cam_impl4|debounce:Inst_debounce_resend|state_reg                                                                                                 ;
+-------------------+-------------------+-------------------+-------------------+---------------+-------------------+-------------------+-------------------+----------------+
; Name              ; state_reg.wait0_3 ; state_reg.wait0_2 ; state_reg.wait0_1 ; state_reg.one ; state_reg.wait1_3 ; state_reg.wait1_2 ; state_reg.wait1_1 ; state_reg.zero ;
+-------------------+-------------------+-------------------+-------------------+---------------+-------------------+-------------------+-------------------+----------------+
; state_reg.zero    ; 0                 ; 0                 ; 0                 ; 0             ; 0                 ; 0                 ; 0                 ; 0              ;
; state_reg.wait1_1 ; 0                 ; 0                 ; 0                 ; 0             ; 0                 ; 0                 ; 1                 ; 1              ;
; state_reg.wait1_2 ; 0                 ; 0                 ; 0                 ; 0             ; 0                 ; 1                 ; 0                 ; 1              ;
; state_reg.wait1_3 ; 0                 ; 0                 ; 0                 ; 0             ; 1                 ; 0                 ; 0                 ; 1              ;
; state_reg.one     ; 0                 ; 0                 ; 0                 ; 1             ; 0                 ; 0                 ; 0                 ; 1              ;
; state_reg.wait0_1 ; 0                 ; 0                 ; 1                 ; 0             ; 0                 ; 0                 ; 0                 ; 1              ;
; state_reg.wait0_2 ; 0                 ; 1                 ; 0                 ; 0             ; 0                 ; 0                 ; 0                 ; 1              ;
; state_reg.wait0_3 ; 1                 ; 0                 ; 0                 ; 0             ; 0                 ; 0                 ; 0                 ; 1              ;
+-------------------+-------------------+-------------------+-------------------+---------------+-------------------+-------------------+-------------------+----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                                                                                                                                                                                              ;
+------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+------------------------+
; Latch Name                                                                                                                                     ; Latch Enable Signal                                                                                                    ; Free of Timing Hazards ;
+------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+------------------------+
; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|fsync_temp ; GND                                                                                                                    ; yes                    ;
; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out3[7]                         ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out1[7] ; yes                    ;
; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out7[7]                         ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out1[7] ; yes                    ;
; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out3[4]                         ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out1[7] ; yes                    ;
; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out7[4]                         ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out1[7] ; yes                    ;
; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out3[5]                         ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out1[7] ; yes                    ;
; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out7[5]                         ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out1[7] ; yes                    ;
; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out3[6]                         ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out1[7] ; yes                    ;
; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out7[6]                         ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out1[7] ; yes                    ;
; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out2[6]                         ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out1[7] ; yes                    ;
; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out4[6]                         ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out1[7] ; yes                    ;
; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out2[7]                         ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out1[7] ; yes                    ;
; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out4[7]                         ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out1[7] ; yes                    ;
; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out2[4]                         ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out1[7] ; yes                    ;
; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out4[4]                         ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out1[7] ; yes                    ;
; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out2[5]                         ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out1[7] ; yes                    ;
; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out4[5]                         ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out1[7] ; yes                    ;
; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out1[7]                         ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out1[7] ; yes                    ;
; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out1[4]                         ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out1[7] ; yes                    ;
; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out1[5]                         ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out1[7] ; yes                    ;
; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out1[6]                         ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out1[7] ; yes                    ;
; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out9[7]                         ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out1[7] ; yes                    ;
; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out9[4]                         ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out1[7] ; yes                    ;
; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out9[5]                         ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out1[7] ; yes                    ;
; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out9[6]                         ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out1[7] ; yes                    ;
; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out8[6]                         ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out1[7] ; yes                    ;
; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out6[6]                         ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out1[7] ; yes                    ;
; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out8[7]                         ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out1[7] ; yes                    ;
; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out6[7]                         ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out1[7] ; yes                    ;
; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out8[4]                         ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out1[7] ; yes                    ;
; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out6[4]                         ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out1[7] ; yes                    ;
; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out8[5]                         ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out1[7] ; yes                    ;
; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out6[5]                         ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out1[7] ; yes                    ;
; Number of user-specified and inferred latches = 33                                                                                             ;                                                                                                                        ;                        ;
+------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                               ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                             ; Reason for Removal                                                                                                                                                                                   ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|cache1[0..3,8..11,16..19]                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                               ;
; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|pdata_out[0..3] ; Stuck at GND due to stuck port data_in                                                                                                                                                               ;
; RGBtoYUV:Inst_RGBtoYUV|xpos[0]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                               ;
; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|cache2[8..11,16..19]                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                               ;
; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer2|pdata_out[0..3] ; Stuck at GND due to stuck port data_in                                                                                                                                                               ;
; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|cache3[16..19]                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                               ;
; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|cache2[0..3]                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                               ;
; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|cache3[0..3,8..11]                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                               ;
; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|address_reg_b[2]                                       ; Merged with frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|address_reg_b[2]                                   ;
; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|address_reg_b[1]                                       ; Merged with frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|address_reg_b[1]                                   ;
; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|address_reg_b[0]                                       ; Merged with frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|address_reg_b[0]                                   ;
; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|address_reg_b[2]                                       ; Merged with frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|address_reg_b[2]                                   ;
; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|address_reg_b[1]                                       ; Merged with frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|address_reg_b[1]                                   ;
; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|address_reg_b[0]                                       ; Merged with frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|address_reg_b[0]                                   ;
; debounce:Inst_debounce_resend|q_reg[18]                                                                                                                                                   ; Merged with debounce:Inst_debounce_normal_or_edgedetect|q_reg[18]                                                                                                                                    ;
; debounce:Inst_debounce_resend|q_reg[17]                                                                                                                                                   ; Merged with debounce:Inst_debounce_normal_or_edgedetect|q_reg[17]                                                                                                                                    ;
; debounce:Inst_debounce_resend|q_reg[16]                                                                                                                                                   ; Merged with debounce:Inst_debounce_normal_or_edgedetect|q_reg[16]                                                                                                                                    ;
; debounce:Inst_debounce_resend|q_reg[15]                                                                                                                                                   ; Merged with debounce:Inst_debounce_normal_or_edgedetect|q_reg[15]                                                                                                                                    ;
; debounce:Inst_debounce_resend|q_reg[14]                                                                                                                                                   ; Merged with debounce:Inst_debounce_normal_or_edgedetect|q_reg[14]                                                                                                                                    ;
; debounce:Inst_debounce_resend|q_reg[13]                                                                                                                                                   ; Merged with debounce:Inst_debounce_normal_or_edgedetect|q_reg[13]                                                                                                                                    ;
; debounce:Inst_debounce_resend|q_reg[12]                                                                                                                                                   ; Merged with debounce:Inst_debounce_normal_or_edgedetect|q_reg[12]                                                                                                                                    ;
; debounce:Inst_debounce_resend|q_reg[11]                                                                                                                                                   ; Merged with debounce:Inst_debounce_normal_or_edgedetect|q_reg[11]                                                                                                                                    ;
; debounce:Inst_debounce_resend|q_reg[10]                                                                                                                                                   ; Merged with debounce:Inst_debounce_normal_or_edgedetect|q_reg[10]                                                                                                                                    ;
; debounce:Inst_debounce_resend|q_reg[9]                                                                                                                                                    ; Merged with debounce:Inst_debounce_normal_or_edgedetect|q_reg[9]                                                                                                                                     ;
; debounce:Inst_debounce_resend|q_reg[8]                                                                                                                                                    ; Merged with debounce:Inst_debounce_normal_or_edgedetect|q_reg[8]                                                                                                                                     ;
; debounce:Inst_debounce_resend|q_reg[7]                                                                                                                                                    ; Merged with debounce:Inst_debounce_normal_or_edgedetect|q_reg[7]                                                                                                                                     ;
; debounce:Inst_debounce_resend|q_reg[6]                                                                                                                                                    ; Merged with debounce:Inst_debounce_normal_or_edgedetect|q_reg[6]                                                                                                                                     ;
; debounce:Inst_debounce_resend|q_reg[5]                                                                                                                                                    ; Merged with debounce:Inst_debounce_normal_or_edgedetect|q_reg[5]                                                                                                                                     ;
; debounce:Inst_debounce_resend|q_reg[4]                                                                                                                                                    ; Merged with debounce:Inst_debounce_normal_or_edgedetect|q_reg[4]                                                                                                                                     ;
; debounce:Inst_debounce_resend|q_reg[3]                                                                                                                                                    ; Merged with debounce:Inst_debounce_normal_or_edgedetect|q_reg[3]                                                                                                                                     ;
; debounce:Inst_debounce_resend|q_reg[2]                                                                                                                                                    ; Merged with debounce:Inst_debounce_normal_or_edgedetect|q_reg[2]                                                                                                                                     ;
; debounce:Inst_debounce_resend|q_reg[1]                                                                                                                                                    ; Merged with debounce:Inst_debounce_normal_or_edgedetect|q_reg[1]                                                                                                                                     ;
; debounce:Inst_debounce_resend|q_reg[0]                                                                                                                                                    ; Merged with debounce:Inst_debounce_normal_or_edgedetect|q_reg[0]                                                                                                                                     ;
; do_edge_detection:Inst_edge_detection|wraddr_buf2_r[16]                                                                                                                                   ; Merged with do_edge_detection:Inst_edge_detection|wr_cntr[16]                                                                                                                                        ;
; do_edge_detection:Inst_edge_detection|wraddr_buf2_r[15]                                                                                                                                   ; Merged with do_edge_detection:Inst_edge_detection|wr_cntr[15]                                                                                                                                        ;
; do_edge_detection:Inst_edge_detection|wraddr_buf2_r[14]                                                                                                                                   ; Merged with do_edge_detection:Inst_edge_detection|wr_cntr[14]                                                                                                                                        ;
; do_edge_detection:Inst_edge_detection|wraddr_buf2_r[13]                                                                                                                                   ; Merged with do_edge_detection:Inst_edge_detection|wr_cntr[13]                                                                                                                                        ;
; do_edge_detection:Inst_edge_detection|wraddr_buf2_r[12]                                                                                                                                   ; Merged with do_edge_detection:Inst_edge_detection|wr_cntr[12]                                                                                                                                        ;
; do_edge_detection:Inst_edge_detection|wraddr_buf2_r[11]                                                                                                                                   ; Merged with do_edge_detection:Inst_edge_detection|wr_cntr[11]                                                                                                                                        ;
; do_edge_detection:Inst_edge_detection|wraddr_buf2_r[10]                                                                                                                                   ; Merged with do_edge_detection:Inst_edge_detection|wr_cntr[10]                                                                                                                                        ;
; do_edge_detection:Inst_edge_detection|wraddr_buf2_r[9]                                                                                                                                    ; Merged with do_edge_detection:Inst_edge_detection|wr_cntr[9]                                                                                                                                         ;
; do_edge_detection:Inst_edge_detection|wraddr_buf2_r[8]                                                                                                                                    ; Merged with do_edge_detection:Inst_edge_detection|wr_cntr[8]                                                                                                                                         ;
; do_edge_detection:Inst_edge_detection|wraddr_buf2_r[7]                                                                                                                                    ; Merged with do_edge_detection:Inst_edge_detection|wr_cntr[7]                                                                                                                                         ;
; do_edge_detection:Inst_edge_detection|wraddr_buf2_r[6]                                                                                                                                    ; Merged with do_edge_detection:Inst_edge_detection|wr_cntr[6]                                                                                                                                         ;
; do_edge_detection:Inst_edge_detection|wraddr_buf2_r[5]                                                                                                                                    ; Merged with do_edge_detection:Inst_edge_detection|wr_cntr[5]                                                                                                                                         ;
; do_edge_detection:Inst_edge_detection|wraddr_buf2_r[4]                                                                                                                                    ; Merged with do_edge_detection:Inst_edge_detection|wr_cntr[4]                                                                                                                                         ;
; do_edge_detection:Inst_edge_detection|wraddr_buf2_r[3]                                                                                                                                    ; Merged with do_edge_detection:Inst_edge_detection|wr_cntr[3]                                                                                                                                         ;
; do_edge_detection:Inst_edge_detection|wraddr_buf2_r[2]                                                                                                                                    ; Merged with do_edge_detection:Inst_edge_detection|wr_cntr[2]                                                                                                                                         ;
; do_edge_detection:Inst_edge_detection|wraddr_buf2_r[1]                                                                                                                                    ; Merged with do_edge_detection:Inst_edge_detection|wr_cntr[1]                                                                                                                                         ;
; do_edge_detection:Inst_edge_detection|wraddr_buf2_r[0]                                                                                                                                    ; Merged with do_edge_detection:Inst_edge_detection|wr_cntr[0]                                                                                                                                         ;
; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer2|ColsCounter[0]  ; Merged with do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ColsCounter[0] ;
; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer2|ColsCounter[1]  ; Merged with do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ColsCounter[1] ;
; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer2|ColsCounter[2]  ; Merged with do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ColsCounter[2] ;
; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer2|ColsCounter[3]  ; Merged with do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ColsCounter[3] ;
; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer2|ColsCounter[4]  ; Merged with do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ColsCounter[4] ;
; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer2|ColsCounter[5]  ; Merged with do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ColsCounter[5] ;
; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer2|ColsCounter[6]  ; Merged with do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ColsCounter[6] ;
; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer2|ColsCounter[7]  ; Merged with do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ColsCounter[7] ;
; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer2|ColsCounter[8]  ; Merged with do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ColsCounter[8] ;
; RGBtoYUV:Inst_RGBtoYUV|resetbool[1]                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                               ;
; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[0]                                                                                                            ; Stuck at VCC due to stuck port data_in                                                                                                                                                               ;
; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[1]                                                                                                            ; Merged with ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[0]                                                                                                           ;
; Total Number of Removed Registers = 99                                                                                                                                                    ;                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                  ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                          ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                                                  ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|pdata_out[0] ; Stuck at GND              ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|cache2[16],                                                                    ;
;                                                                                                                                                                                        ; due to stuck port data_in ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|cache2[8],                                                                     ;
;                                                                                                                                                                                        ;                           ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer2|pdata_out[0], ;
;                                                                                                                                                                                        ;                           ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer2|pdata_out[1], ;
;                                                                                                                                                                                        ;                           ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer2|pdata_out[2], ;
;                                                                                                                                                                                        ;                           ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer2|pdata_out[3], ;
;                                                                                                                                                                                        ;                           ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|cache3[16],                                                                    ;
;                                                                                                                                                                                        ;                           ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|cache3[17],                                                                    ;
;                                                                                                                                                                                        ;                           ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|cache3[18],                                                                    ;
;                                                                                                                                                                                        ;                           ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|cache3[19],                                                                    ;
;                                                                                                                                                                                        ;                           ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|cache2[0],                                                                     ;
;                                                                                                                                                                                        ;                           ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|cache3[8],                                                                     ;
;                                                                                                                                                                                        ;                           ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|cache3[9],                                                                     ;
;                                                                                                                                                                                        ;                           ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|cache3[10],                                                                    ;
;                                                                                                                                                                                        ;                           ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|cache3[11],                                                                    ;
;                                                                                                                                                                                        ;                           ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|cache3[0],                                                                     ;
;                                                                                                                                                                                        ;                           ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|cache3[1],                                                                     ;
;                                                                                                                                                                                        ;                           ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|cache3[2],                                                                     ;
;                                                                                                                                                                                        ;                           ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|cache3[3]                                                                      ;
; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|pdata_out[1] ; Stuck at GND              ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|cache2[17],                                                                    ;
;                                                                                                                                                                                        ; due to stuck port data_in ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|cache2[9],                                                                     ;
;                                                                                                                                                                                        ;                           ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|cache2[1]                                                                      ;
; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|pdata_out[2] ; Stuck at GND              ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|cache2[18],                                                                    ;
;                                                                                                                                                                                        ; due to stuck port data_in ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|cache2[10],                                                                    ;
;                                                                                                                                                                                        ;                           ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|cache2[2]                                                                      ;
; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|pdata_out[3] ; Stuck at GND              ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|cache2[19],                                                                    ;
;                                                                                                                                                                                        ; due to stuck port data_in ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|cache2[11],                                                                    ;
;                                                                                                                                                                                        ;                           ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|cache2[3]                                                                      ;
; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|cache1[16]                                                                    ; Stuck at GND              ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|cache1[8],                                                                     ;
;                                                                                                                                                                                        ; due to stuck port data_in ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|cache1[0]                                                                      ;
; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|cache1[17]                                                                    ; Stuck at GND              ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|cache1[9],                                                                     ;
;                                                                                                                                                                                        ; due to stuck port data_in ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|cache1[1]                                                                      ;
; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|cache1[18]                                                                    ; Stuck at GND              ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|cache1[10],                                                                    ;
;                                                                                                                                                                                        ; due to stuck port data_in ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|cache1[2]                                                                      ;
; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|cache1[19]                                                                    ; Stuck at GND              ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|cache1[11],                                                                    ;
;                                                                                                                                                                                        ; due to stuck port data_in ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|cache1[3]                                                                      ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 886   ;
; Number of registers using Synchronous Clear  ; 406   ;
; Number of registers using Synchronous Load   ; 257   ;
; Number of registers using Asynchronous Clear ; 50    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 285   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                              ;
+---------------------------------------------------------------------------------+---------+
; Inverted Register                                                               ; Fan out ;
+---------------------------------------------------------------------------------+---------+
; VGA:Inst_VGA|Vcnt[9]                                                            ; 6       ;
; VGA:Inst_VGA|Vcnt[3]                                                            ; 5       ;
; do_black_white:Inst_black_white|state[2]                                        ; 9       ;
; do_black_white:Inst_black_white|state[0]                                        ; 7       ;
; do_edge_detection:Inst_edge_detection|state[1]                                  ; 12      ;
; do_edge_detection:Inst_edge_detection|state[2]                                  ; 11      ;
; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[0]  ; 4       ;
; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[31] ; 2       ;
; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[30] ; 2       ;
; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[29] ; 2       ;
; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[28] ; 2       ;
; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[27] ; 2       ;
; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[26] ; 2       ;
; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[25] ; 2       ;
; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[24] ; 2       ;
; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[23] ; 2       ;
; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[22] ; 2       ;
; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[21] ; 2       ;
; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[20] ; 2       ;
; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[19] ; 1       ;
; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[18] ; 1       ;
; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[17] ; 1       ;
; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[16] ; 1       ;
; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[15] ; 1       ;
; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[14] ; 1       ;
; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[13] ; 1       ;
; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[12] ; 1       ;
; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[11] ; 2       ;
; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[10] ; 1       ;
; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[9]  ; 1       ;
; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[8]  ; 1       ;
; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[7]  ; 1       ;
; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[6]  ; 1       ;
; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[5]  ; 1       ;
; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[4]  ; 1       ;
; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[3]  ; 1       ;
; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[2]  ; 2       ;
; Total number of inverted registers = 37                                         ;         ;
+---------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Added for RAM Pass-Through Logic                                                                                                                                                                                                                                                                                                                                                       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register Name                                                                                                                                                                                        ; RAM Name                                                                                                                                                                                  ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer2|ram_array_rtl_0_bypass[0]  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer2|ram_array_rtl_0 ;
; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer2|ram_array_rtl_0_bypass[1]  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer2|ram_array_rtl_0 ;
; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer2|ram_array_rtl_0_bypass[2]  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer2|ram_array_rtl_0 ;
; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer2|ram_array_rtl_0_bypass[3]  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer2|ram_array_rtl_0 ;
; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer2|ram_array_rtl_0_bypass[4]  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer2|ram_array_rtl_0 ;
; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer2|ram_array_rtl_0_bypass[5]  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer2|ram_array_rtl_0 ;
; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer2|ram_array_rtl_0_bypass[6]  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer2|ram_array_rtl_0 ;
; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer2|ram_array_rtl_0_bypass[7]  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer2|ram_array_rtl_0 ;
; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer2|ram_array_rtl_0_bypass[8]  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer2|ram_array_rtl_0 ;
; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer2|ram_array_rtl_0_bypass[9]  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer2|ram_array_rtl_0 ;
; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer2|ram_array_rtl_0_bypass[10] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer2|ram_array_rtl_0 ;
; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer2|ram_array_rtl_0_bypass[11] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer2|ram_array_rtl_0 ;
; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer2|ram_array_rtl_0_bypass[12] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer2|ram_array_rtl_0 ;
; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer2|ram_array_rtl_0_bypass[13] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer2|ram_array_rtl_0 ;
; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer2|ram_array_rtl_0_bypass[14] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer2|ram_array_rtl_0 ;
; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer2|ram_array_rtl_0_bypass[15] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer2|ram_array_rtl_0 ;
; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer2|ram_array_rtl_0_bypass[16] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer2|ram_array_rtl_0 ;
; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer2|ram_array_rtl_0_bypass[17] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer2|ram_array_rtl_0 ;
; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer2|ram_array_rtl_0_bypass[18] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer2|ram_array_rtl_0 ;
; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer2|ram_array_rtl_0_bypass[19] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer2|ram_array_rtl_0 ;
; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer2|ram_array_rtl_0_bypass[20] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer2|ram_array_rtl_0 ;
; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer2|ram_array_rtl_0_bypass[21] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer2|ram_array_rtl_0 ;
; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer2|ram_array_rtl_0_bypass[22] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer2|ram_array_rtl_0 ;
; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ram_array_rtl_0_bypass[0]  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ram_array_rtl_0 ;
; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ram_array_rtl_0_bypass[1]  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ram_array_rtl_0 ;
; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ram_array_rtl_0_bypass[2]  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ram_array_rtl_0 ;
; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ram_array_rtl_0_bypass[3]  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ram_array_rtl_0 ;
; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ram_array_rtl_0_bypass[4]  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ram_array_rtl_0 ;
; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ram_array_rtl_0_bypass[5]  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ram_array_rtl_0 ;
; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ram_array_rtl_0_bypass[6]  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ram_array_rtl_0 ;
; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ram_array_rtl_0_bypass[7]  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ram_array_rtl_0 ;
; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ram_array_rtl_0_bypass[8]  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ram_array_rtl_0 ;
; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ram_array_rtl_0_bypass[9]  ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ram_array_rtl_0 ;
; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ram_array_rtl_0_bypass[10] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ram_array_rtl_0 ;
; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ram_array_rtl_0_bypass[11] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ram_array_rtl_0 ;
; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ram_array_rtl_0_bypass[12] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ram_array_rtl_0 ;
; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ram_array_rtl_0_bypass[13] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ram_array_rtl_0 ;
; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ram_array_rtl_0_bypass[14] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ram_array_rtl_0 ;
; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ram_array_rtl_0_bypass[15] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ram_array_rtl_0 ;
; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ram_array_rtl_0_bypass[16] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ram_array_rtl_0 ;
; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ram_array_rtl_0_bypass[17] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ram_array_rtl_0 ;
; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ram_array_rtl_0_bypass[18] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ram_array_rtl_0 ;
; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ram_array_rtl_0_bypass[19] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ram_array_rtl_0 ;
; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ram_array_rtl_0_bypass[20] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ram_array_rtl_0 ;
; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ram_array_rtl_0_bypass[21] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ram_array_rtl_0 ;
; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ram_array_rtl_0_bypass[22] ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ram_array_rtl_0 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+------+
; Register Name                                                                               ; Megafunction                                                                               ; Type ;
+---------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+------+
; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|sreg[0..15] ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|Mux0_rtl_0 ; ROM  ;
+---------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |digital_cam_impl4|ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[6]                                                                                                        ;
; 3:1                ; 31 bits   ; 62 LEs        ; 31 LEs               ; 31 LEs                 ; Yes        ; |digital_cam_impl4|ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[9]                                                                                                        ;
; 3:1                ; 17 bits   ; 34 LEs        ; 0 LEs                ; 34 LEs                 ; Yes        ; |digital_cam_impl4|Address_Generator:Inst_Address_Generator|val[8]                                                                                                                                       ;
; 3:1                ; 128 bits  ; 256 LEs       ; 0 LEs                ; 256 LEs                ; Yes        ; |digital_cam_impl4|RGBtoYUV:Inst_RGBtoYUV|integraalx_teller[25]                                                                                                                                          ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |digital_cam_impl4|ov7670_capture:Inst_ov7670_capture|href_last[1]                                                                                                                                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |digital_cam_impl4|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|rowsDelayCounterFalling[1]                        ;
; 9:1                ; 17 bits   ; 102 LEs       ; 0 LEs                ; 102 LEs                ; Yes        ; |digital_cam_impl4|do_black_white:Inst_black_white|rdaddr_buf1_r[1]                                                                                                                                      ;
; 9:1                ; 17 bits   ; 102 LEs       ; 0 LEs                ; 102 LEs                ; Yes        ; |digital_cam_impl4|do_black_white:Inst_black_white|wraddr_buf1_r[0]                                                                                                                                      ;
; 10:1               ; 2 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |digital_cam_impl4|do_edge_detection:Inst_edge_detection|led_done_r                                                                                                                                      ;
; 10:1               ; 17 bits   ; 102 LEs       ; 0 LEs                ; 102 LEs                ; Yes        ; |digital_cam_impl4|do_edge_detection:Inst_edge_detection|rdaddr_buf1_r[12]                                                                                                                               ;
; 10:1               ; 17 bits   ; 102 LEs       ; 0 LEs                ; 102 LEs                ; Yes        ; |digital_cam_impl4|do_black_white:Inst_black_white|rw_cntr[1]                                                                                                                                            ;
; 11:1               ; 17 bits   ; 119 LEs       ; 0 LEs                ; 119 LEs                ; Yes        ; |digital_cam_impl4|do_edge_detection:Inst_edge_detection|rd_cntr[16]                                                                                                                                     ;
; 11:1               ; 17 bits   ; 119 LEs       ; 0 LEs                ; 119 LEs                ; Yes        ; |digital_cam_impl4|do_edge_detection:Inst_edge_detection|wr_cntr[10]                                                                                                                                     ;
; 12:1               ; 9 bits    ; 72 LEs        ; 0 LEs                ; 72 LEs                 ; Yes        ; |digital_cam_impl4|do_edge_detection:Inst_edge_detection|ColsCounter[8]                                                                                                                                  ;
; 3:1                ; 14 bits   ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; Yes        ; |digital_cam_impl4|ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[22]                                                                                                       ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |digital_cam_impl4|ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[13]                                                                                                       ;
; 10:1               ; 2 bits    ; 12 LEs        ; 10 LEs               ; 2 LEs                  ; Yes        ; |digital_cam_impl4|do_black_white:Inst_black_white|state[2]                                                                                                                                              ;
; 3:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |digital_cam_impl4|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ColsCounter ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |digital_cam_impl4|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out2[5]                                                                ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |digital_cam_impl4|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out9[7]                                                                ;
; 4:1                ; 29 bits   ; 58 LEs        ; 29 LEs               ; 29 LEs                 ; No         ; |digital_cam_impl4|Selector35                                                                                                                                                                            ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |digital_cam_impl4|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out7[4]                                                                ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |digital_cam_impl4|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out4[7]                                                                ;
; 5:1                ; 17 bits   ; 51 LEs        ; 34 LEs               ; 17 LEs                 ; No         ; |digital_cam_impl4|Selector50                                                                                                                                                                            ;
; 6:1                ; 4 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |digital_cam_impl4|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out1[5]                                                                ;
; 6:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; No         ; |digital_cam_impl4|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out6[4]                                                                ;
; 7:1                ; 4 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |digital_cam_impl4|do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out3[6]                                                                ;
; 16:1               ; 12 bits   ; 120 LEs       ; 120 LEs              ; 0 LEs                  ; No         ; |digital_cam_impl4|frame_buffer:Inst_frame_buf_1|q[2]                                                                                                                                                    ;
; 17:1               ; 4 bits    ; 44 LEs        ; 44 LEs               ; 0 LEs                  ; No         ; |digital_cam_impl4|Selector5                                                                                                                                                                             ;
; 8:1                ; 2 bits    ; 10 LEs        ; 6 LEs                ; 4 LEs                  ; No         ; |digital_cam_impl4|debounce:Inst_debounce_normal_or_edgedetect|Selector1                                                                                                                                 ;
; 8:1                ; 2 bits    ; 10 LEs        ; 6 LEs                ; 4 LEs                  ; No         ; |digital_cam_impl4|debounce:Inst_debounce_resend|Selector1                                                                                                                                               ;
; 18:1               ; 4 bits    ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |digital_cam_impl4|RGB:Inst_RGB|G[5]                                                                                                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                          ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                           ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                             ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                              ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                          ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                           ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                             ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                              ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer2|altsyncram:ram_array_rtl_0|altsyncram_bio1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                           ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                            ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|altsyncram:ram_array_rtl_0|altsyncram_bio1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                           ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                            ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_sn71:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                            ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                             ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_altpll:Inst_four_clocks_pll|altpll:altpll_component ;
+-------------------------------+-----------------------------+---------------------------------------+
; Parameter Name                ; Value                       ; Type                                  ;
+-------------------------------+-----------------------------+---------------------------------------+
; OPERATION_MODE                ; NORMAL                      ; Untyped                               ;
; PLL_TYPE                      ; AUTO                        ; Untyped                               ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=my_altpll ; Untyped                               ;
; QUALIFY_CONF_DONE             ; OFF                         ; Untyped                               ;
; COMPENSATE_CLOCK              ; CLK0                        ; Untyped                               ;
; SCAN_CHAIN                    ; LONG                        ; Untyped                               ;
; PRIMARY_CLOCK                 ; INCLK0                      ; Untyped                               ;
; INCLK0_INPUT_FREQUENCY        ; 20000                       ; Signed Integer                        ;
; INCLK1_INPUT_FREQUENCY        ; 0                           ; Untyped                               ;
; GATE_LOCK_SIGNAL              ; NO                          ; Untyped                               ;
; GATE_LOCK_COUNTER             ; 0                           ; Untyped                               ;
; LOCK_HIGH                     ; 1                           ; Untyped                               ;
; LOCK_LOW                      ; 1                           ; Untyped                               ;
; VALID_LOCK_MULTIPLIER         ; 1                           ; Untyped                               ;
; INVALID_LOCK_MULTIPLIER       ; 5                           ; Untyped                               ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                         ; Untyped                               ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                         ; Untyped                               ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                         ; Untyped                               ;
; SKIP_VCO                      ; OFF                         ; Untyped                               ;
; SWITCH_OVER_COUNTER           ; 0                           ; Untyped                               ;
; SWITCH_OVER_TYPE              ; AUTO                        ; Untyped                               ;
; FEEDBACK_SOURCE               ; EXTCLK0                     ; Untyped                               ;
; BANDWIDTH                     ; 0                           ; Untyped                               ;
; BANDWIDTH_TYPE                ; AUTO                        ; Untyped                               ;
; SPREAD_FREQUENCY              ; 0                           ; Untyped                               ;
; DOWN_SPREAD                   ; 0                           ; Untyped                               ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                         ; Untyped                               ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                         ; Untyped                               ;
; CLK9_MULTIPLY_BY              ; 0                           ; Untyped                               ;
; CLK8_MULTIPLY_BY              ; 0                           ; Untyped                               ;
; CLK7_MULTIPLY_BY              ; 0                           ; Untyped                               ;
; CLK6_MULTIPLY_BY              ; 0                           ; Untyped                               ;
; CLK5_MULTIPLY_BY              ; 1                           ; Untyped                               ;
; CLK4_MULTIPLY_BY              ; 1                           ; Untyped                               ;
; CLK3_MULTIPLY_BY              ; 1                           ; Signed Integer                        ;
; CLK2_MULTIPLY_BY              ; 1                           ; Signed Integer                        ;
; CLK1_MULTIPLY_BY              ; 1                           ; Signed Integer                        ;
; CLK0_MULTIPLY_BY              ; 2                           ; Signed Integer                        ;
; CLK9_DIVIDE_BY                ; 0                           ; Untyped                               ;
; CLK8_DIVIDE_BY                ; 0                           ; Untyped                               ;
; CLK7_DIVIDE_BY                ; 0                           ; Untyped                               ;
; CLK6_DIVIDE_BY                ; 0                           ; Untyped                               ;
; CLK5_DIVIDE_BY                ; 1                           ; Untyped                               ;
; CLK4_DIVIDE_BY                ; 1                           ; Untyped                               ;
; CLK3_DIVIDE_BY                ; 2                           ; Signed Integer                        ;
; CLK2_DIVIDE_BY                ; 1                           ; Signed Integer                        ;
; CLK1_DIVIDE_BY                ; 2                           ; Signed Integer                        ;
; CLK0_DIVIDE_BY                ; 1                           ; Signed Integer                        ;
; CLK9_PHASE_SHIFT              ; 0                           ; Untyped                               ;
; CLK8_PHASE_SHIFT              ; 0                           ; Untyped                               ;
; CLK7_PHASE_SHIFT              ; 0                           ; Untyped                               ;
; CLK6_PHASE_SHIFT              ; 0                           ; Untyped                               ;
; CLK5_PHASE_SHIFT              ; 0                           ; Untyped                               ;
; CLK4_PHASE_SHIFT              ; 0                           ; Untyped                               ;
; CLK3_PHASE_SHIFT              ; 0                           ; Untyped                               ;
; CLK2_PHASE_SHIFT              ; 0                           ; Untyped                               ;
; CLK1_PHASE_SHIFT              ; 0                           ; Untyped                               ;
; CLK0_PHASE_SHIFT              ; 0                           ; Untyped                               ;
; CLK5_TIME_DELAY               ; 0                           ; Untyped                               ;
; CLK4_TIME_DELAY               ; 0                           ; Untyped                               ;
; CLK3_TIME_DELAY               ; 0                           ; Untyped                               ;
; CLK2_TIME_DELAY               ; 0                           ; Untyped                               ;
; CLK1_TIME_DELAY               ; 0                           ; Untyped                               ;
; CLK0_TIME_DELAY               ; 0                           ; Untyped                               ;
; CLK9_DUTY_CYCLE               ; 50                          ; Untyped                               ;
; CLK8_DUTY_CYCLE               ; 50                          ; Untyped                               ;
; CLK7_DUTY_CYCLE               ; 50                          ; Untyped                               ;
; CLK6_DUTY_CYCLE               ; 50                          ; Untyped                               ;
; CLK5_DUTY_CYCLE               ; 50                          ; Untyped                               ;
; CLK4_DUTY_CYCLE               ; 50                          ; Untyped                               ;
; CLK3_DUTY_CYCLE               ; 50                          ; Signed Integer                        ;
; CLK2_DUTY_CYCLE               ; 50                          ; Signed Integer                        ;
; CLK1_DUTY_CYCLE               ; 50                          ; Signed Integer                        ;
; CLK0_DUTY_CYCLE               ; 50                          ; Signed Integer                        ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                               ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                               ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                               ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                               ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                               ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                               ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                               ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                               ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                               ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                               ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                               ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                               ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                               ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                               ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                               ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                               ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                               ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                               ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                               ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                               ;
; LOCK_WINDOW_UI                ;  0.05                       ; Untyped                               ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                      ; Untyped                               ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                      ; Untyped                               ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                      ; Untyped                               ;
; DPA_MULTIPLY_BY               ; 0                           ; Untyped                               ;
; DPA_DIVIDE_BY                 ; 1                           ; Untyped                               ;
; DPA_DIVIDER                   ; 0                           ; Untyped                               ;
; EXTCLK3_MULTIPLY_BY           ; 1                           ; Untyped                               ;
; EXTCLK2_MULTIPLY_BY           ; 1                           ; Untyped                               ;
; EXTCLK1_MULTIPLY_BY           ; 1                           ; Untyped                               ;
; EXTCLK0_MULTIPLY_BY           ; 1                           ; Untyped                               ;
; EXTCLK3_DIVIDE_BY             ; 1                           ; Untyped                               ;
; EXTCLK2_DIVIDE_BY             ; 1                           ; Untyped                               ;
; EXTCLK1_DIVIDE_BY             ; 1                           ; Untyped                               ;
; EXTCLK0_DIVIDE_BY             ; 1                           ; Untyped                               ;
; EXTCLK3_PHASE_SHIFT           ; 0                           ; Untyped                               ;
; EXTCLK2_PHASE_SHIFT           ; 0                           ; Untyped                               ;
; EXTCLK1_PHASE_SHIFT           ; 0                           ; Untyped                               ;
; EXTCLK0_PHASE_SHIFT           ; 0                           ; Untyped                               ;
; EXTCLK3_TIME_DELAY            ; 0                           ; Untyped                               ;
; EXTCLK2_TIME_DELAY            ; 0                           ; Untyped                               ;
; EXTCLK1_TIME_DELAY            ; 0                           ; Untyped                               ;
; EXTCLK0_TIME_DELAY            ; 0                           ; Untyped                               ;
; EXTCLK3_DUTY_CYCLE            ; 50                          ; Untyped                               ;
; EXTCLK2_DUTY_CYCLE            ; 50                          ; Untyped                               ;
; EXTCLK1_DUTY_CYCLE            ; 50                          ; Untyped                               ;
; EXTCLK0_DUTY_CYCLE            ; 50                          ; Untyped                               ;
; VCO_MULTIPLY_BY               ; 0                           ; Untyped                               ;
; VCO_DIVIDE_BY                 ; 0                           ; Untyped                               ;
; SCLKOUT0_PHASE_SHIFT          ; 0                           ; Untyped                               ;
; SCLKOUT1_PHASE_SHIFT          ; 0                           ; Untyped                               ;
; VCO_MIN                       ; 0                           ; Untyped                               ;
; VCO_MAX                       ; 0                           ; Untyped                               ;
; VCO_CENTER                    ; 0                           ; Untyped                               ;
; PFD_MIN                       ; 0                           ; Untyped                               ;
; PFD_MAX                       ; 0                           ; Untyped                               ;
; M_INITIAL                     ; 0                           ; Untyped                               ;
; M                             ; 0                           ; Untyped                               ;
; N                             ; 1                           ; Untyped                               ;
; M2                            ; 1                           ; Untyped                               ;
; N2                            ; 1                           ; Untyped                               ;
; SS                            ; 1                           ; Untyped                               ;
; C0_HIGH                       ; 0                           ; Untyped                               ;
; C1_HIGH                       ; 0                           ; Untyped                               ;
; C2_HIGH                       ; 0                           ; Untyped                               ;
; C3_HIGH                       ; 0                           ; Untyped                               ;
; C4_HIGH                       ; 0                           ; Untyped                               ;
; C5_HIGH                       ; 0                           ; Untyped                               ;
; C6_HIGH                       ; 0                           ; Untyped                               ;
; C7_HIGH                       ; 0                           ; Untyped                               ;
; C8_HIGH                       ; 0                           ; Untyped                               ;
; C9_HIGH                       ; 0                           ; Untyped                               ;
; C0_LOW                        ; 0                           ; Untyped                               ;
; C1_LOW                        ; 0                           ; Untyped                               ;
; C2_LOW                        ; 0                           ; Untyped                               ;
; C3_LOW                        ; 0                           ; Untyped                               ;
; C4_LOW                        ; 0                           ; Untyped                               ;
; C5_LOW                        ; 0                           ; Untyped                               ;
; C6_LOW                        ; 0                           ; Untyped                               ;
; C7_LOW                        ; 0                           ; Untyped                               ;
; C8_LOW                        ; 0                           ; Untyped                               ;
; C9_LOW                        ; 0                           ; Untyped                               ;
; C0_INITIAL                    ; 0                           ; Untyped                               ;
; C1_INITIAL                    ; 0                           ; Untyped                               ;
; C2_INITIAL                    ; 0                           ; Untyped                               ;
; C3_INITIAL                    ; 0                           ; Untyped                               ;
; C4_INITIAL                    ; 0                           ; Untyped                               ;
; C5_INITIAL                    ; 0                           ; Untyped                               ;
; C6_INITIAL                    ; 0                           ; Untyped                               ;
; C7_INITIAL                    ; 0                           ; Untyped                               ;
; C8_INITIAL                    ; 0                           ; Untyped                               ;
; C9_INITIAL                    ; 0                           ; Untyped                               ;
; C0_MODE                       ; BYPASS                      ; Untyped                               ;
; C1_MODE                       ; BYPASS                      ; Untyped                               ;
; C2_MODE                       ; BYPASS                      ; Untyped                               ;
; C3_MODE                       ; BYPASS                      ; Untyped                               ;
; C4_MODE                       ; BYPASS                      ; Untyped                               ;
; C5_MODE                       ; BYPASS                      ; Untyped                               ;
; C6_MODE                       ; BYPASS                      ; Untyped                               ;
; C7_MODE                       ; BYPASS                      ; Untyped                               ;
; C8_MODE                       ; BYPASS                      ; Untyped                               ;
; C9_MODE                       ; BYPASS                      ; Untyped                               ;
; C0_PH                         ; 0                           ; Untyped                               ;
; C1_PH                         ; 0                           ; Untyped                               ;
; C2_PH                         ; 0                           ; Untyped                               ;
; C3_PH                         ; 0                           ; Untyped                               ;
; C4_PH                         ; 0                           ; Untyped                               ;
; C5_PH                         ; 0                           ; Untyped                               ;
; C6_PH                         ; 0                           ; Untyped                               ;
; C7_PH                         ; 0                           ; Untyped                               ;
; C8_PH                         ; 0                           ; Untyped                               ;
; C9_PH                         ; 0                           ; Untyped                               ;
; L0_HIGH                       ; 1                           ; Untyped                               ;
; L1_HIGH                       ; 1                           ; Untyped                               ;
; G0_HIGH                       ; 1                           ; Untyped                               ;
; G1_HIGH                       ; 1                           ; Untyped                               ;
; G2_HIGH                       ; 1                           ; Untyped                               ;
; G3_HIGH                       ; 1                           ; Untyped                               ;
; E0_HIGH                       ; 1                           ; Untyped                               ;
; E1_HIGH                       ; 1                           ; Untyped                               ;
; E2_HIGH                       ; 1                           ; Untyped                               ;
; E3_HIGH                       ; 1                           ; Untyped                               ;
; L0_LOW                        ; 1                           ; Untyped                               ;
; L1_LOW                        ; 1                           ; Untyped                               ;
; G0_LOW                        ; 1                           ; Untyped                               ;
; G1_LOW                        ; 1                           ; Untyped                               ;
; G2_LOW                        ; 1                           ; Untyped                               ;
; G3_LOW                        ; 1                           ; Untyped                               ;
; E0_LOW                        ; 1                           ; Untyped                               ;
; E1_LOW                        ; 1                           ; Untyped                               ;
; E2_LOW                        ; 1                           ; Untyped                               ;
; E3_LOW                        ; 1                           ; Untyped                               ;
; L0_INITIAL                    ; 1                           ; Untyped                               ;
; L1_INITIAL                    ; 1                           ; Untyped                               ;
; G0_INITIAL                    ; 1                           ; Untyped                               ;
; G1_INITIAL                    ; 1                           ; Untyped                               ;
; G2_INITIAL                    ; 1                           ; Untyped                               ;
; G3_INITIAL                    ; 1                           ; Untyped                               ;
; E0_INITIAL                    ; 1                           ; Untyped                               ;
; E1_INITIAL                    ; 1                           ; Untyped                               ;
; E2_INITIAL                    ; 1                           ; Untyped                               ;
; E3_INITIAL                    ; 1                           ; Untyped                               ;
; L0_MODE                       ; BYPASS                      ; Untyped                               ;
; L1_MODE                       ; BYPASS                      ; Untyped                               ;
; G0_MODE                       ; BYPASS                      ; Untyped                               ;
; G1_MODE                       ; BYPASS                      ; Untyped                               ;
; G2_MODE                       ; BYPASS                      ; Untyped                               ;
; G3_MODE                       ; BYPASS                      ; Untyped                               ;
; E0_MODE                       ; BYPASS                      ; Untyped                               ;
; E1_MODE                       ; BYPASS                      ; Untyped                               ;
; E2_MODE                       ; BYPASS                      ; Untyped                               ;
; E3_MODE                       ; BYPASS                      ; Untyped                               ;
; L0_PH                         ; 0                           ; Untyped                               ;
; L1_PH                         ; 0                           ; Untyped                               ;
; G0_PH                         ; 0                           ; Untyped                               ;
; G1_PH                         ; 0                           ; Untyped                               ;
; G2_PH                         ; 0                           ; Untyped                               ;
; G3_PH                         ; 0                           ; Untyped                               ;
; E0_PH                         ; 0                           ; Untyped                               ;
; E1_PH                         ; 0                           ; Untyped                               ;
; E2_PH                         ; 0                           ; Untyped                               ;
; E3_PH                         ; 0                           ; Untyped                               ;
; M_PH                          ; 0                           ; Untyped                               ;
; C1_USE_CASC_IN                ; OFF                         ; Untyped                               ;
; C2_USE_CASC_IN                ; OFF                         ; Untyped                               ;
; C3_USE_CASC_IN                ; OFF                         ; Untyped                               ;
; C4_USE_CASC_IN                ; OFF                         ; Untyped                               ;
; C5_USE_CASC_IN                ; OFF                         ; Untyped                               ;
; C6_USE_CASC_IN                ; OFF                         ; Untyped                               ;
; C7_USE_CASC_IN                ; OFF                         ; Untyped                               ;
; C8_USE_CASC_IN                ; OFF                         ; Untyped                               ;
; C9_USE_CASC_IN                ; OFF                         ; Untyped                               ;
; CLK0_COUNTER                  ; G0                          ; Untyped                               ;
; CLK1_COUNTER                  ; G0                          ; Untyped                               ;
; CLK2_COUNTER                  ; G0                          ; Untyped                               ;
; CLK3_COUNTER                  ; G0                          ; Untyped                               ;
; CLK4_COUNTER                  ; G0                          ; Untyped                               ;
; CLK5_COUNTER                  ; G0                          ; Untyped                               ;
; CLK6_COUNTER                  ; E0                          ; Untyped                               ;
; CLK7_COUNTER                  ; E1                          ; Untyped                               ;
; CLK8_COUNTER                  ; E2                          ; Untyped                               ;
; CLK9_COUNTER                  ; E3                          ; Untyped                               ;
; L0_TIME_DELAY                 ; 0                           ; Untyped                               ;
; L1_TIME_DELAY                 ; 0                           ; Untyped                               ;
; G0_TIME_DELAY                 ; 0                           ; Untyped                               ;
; G1_TIME_DELAY                 ; 0                           ; Untyped                               ;
; G2_TIME_DELAY                 ; 0                           ; Untyped                               ;
; G3_TIME_DELAY                 ; 0                           ; Untyped                               ;
; E0_TIME_DELAY                 ; 0                           ; Untyped                               ;
; E1_TIME_DELAY                 ; 0                           ; Untyped                               ;
; E2_TIME_DELAY                 ; 0                           ; Untyped                               ;
; E3_TIME_DELAY                 ; 0                           ; Untyped                               ;
; M_TIME_DELAY                  ; 0                           ; Untyped                               ;
; N_TIME_DELAY                  ; 0                           ; Untyped                               ;
; EXTCLK3_COUNTER               ; E3                          ; Untyped                               ;
; EXTCLK2_COUNTER               ; E2                          ; Untyped                               ;
; EXTCLK1_COUNTER               ; E1                          ; Untyped                               ;
; EXTCLK0_COUNTER               ; E0                          ; Untyped                               ;
; ENABLE0_COUNTER               ; L0                          ; Untyped                               ;
; ENABLE1_COUNTER               ; L0                          ; Untyped                               ;
; CHARGE_PUMP_CURRENT           ; 2                           ; Untyped                               ;
; LOOP_FILTER_R                 ;  1.000000                   ; Untyped                               ;
; LOOP_FILTER_C                 ; 5                           ; Untyped                               ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                        ; Untyped                               ;
; LOOP_FILTER_R_BITS            ; 9999                        ; Untyped                               ;
; LOOP_FILTER_C_BITS            ; 9999                        ; Untyped                               ;
; VCO_POST_SCALE                ; 0                           ; Untyped                               ;
; CLK2_OUTPUT_FREQUENCY         ; 0                           ; Untyped                               ;
; CLK1_OUTPUT_FREQUENCY         ; 0                           ; Untyped                               ;
; CLK0_OUTPUT_FREQUENCY         ; 0                           ; Untyped                               ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E                ; Untyped                               ;
; PORT_CLKENA0                  ; PORT_UNUSED                 ; Untyped                               ;
; PORT_CLKENA1                  ; PORT_UNUSED                 ; Untyped                               ;
; PORT_CLKENA2                  ; PORT_UNUSED                 ; Untyped                               ;
; PORT_CLKENA3                  ; PORT_UNUSED                 ; Untyped                               ;
; PORT_CLKENA4                  ; PORT_UNUSED                 ; Untyped                               ;
; PORT_CLKENA5                  ; PORT_UNUSED                 ; Untyped                               ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY           ; Untyped                               ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY           ; Untyped                               ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY           ; Untyped                               ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY           ; Untyped                               ;
; PORT_EXTCLK0                  ; PORT_UNUSED                 ; Untyped                               ;
; PORT_EXTCLK1                  ; PORT_UNUSED                 ; Untyped                               ;
; PORT_EXTCLK2                  ; PORT_UNUSED                 ; Untyped                               ;
; PORT_EXTCLK3                  ; PORT_UNUSED                 ; Untyped                               ;
; PORT_CLKBAD0                  ; PORT_UNUSED                 ; Untyped                               ;
; PORT_CLKBAD1                  ; PORT_UNUSED                 ; Untyped                               ;
; PORT_CLK0                     ; PORT_USED                   ; Untyped                               ;
; PORT_CLK1                     ; PORT_USED                   ; Untyped                               ;
; PORT_CLK2                     ; PORT_USED                   ; Untyped                               ;
; PORT_CLK3                     ; PORT_USED                   ; Untyped                               ;
; PORT_CLK4                     ; PORT_UNUSED                 ; Untyped                               ;
; PORT_CLK5                     ; PORT_UNUSED                 ; Untyped                               ;
; PORT_CLK6                     ; PORT_UNUSED                 ; Untyped                               ;
; PORT_CLK7                     ; PORT_UNUSED                 ; Untyped                               ;
; PORT_CLK8                     ; PORT_UNUSED                 ; Untyped                               ;
; PORT_CLK9                     ; PORT_UNUSED                 ; Untyped                               ;
; PORT_SCANDATA                 ; PORT_UNUSED                 ; Untyped                               ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                 ; Untyped                               ;
; PORT_SCANDONE                 ; PORT_UNUSED                 ; Untyped                               ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY           ; Untyped                               ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY           ; Untyped                               ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                 ; Untyped                               ;
; PORT_CLKLOSS                  ; PORT_UNUSED                 ; Untyped                               ;
; PORT_INCLK1                   ; PORT_UNUSED                 ; Untyped                               ;
; PORT_INCLK0                   ; PORT_USED                   ; Untyped                               ;
; PORT_FBIN                     ; PORT_UNUSED                 ; Untyped                               ;
; PORT_PLLENA                   ; PORT_UNUSED                 ; Untyped                               ;
; PORT_CLKSWITCH                ; PORT_UNUSED                 ; Untyped                               ;
; PORT_ARESET                   ; PORT_USED                   ; Untyped                               ;
; PORT_PFDENA                   ; PORT_UNUSED                 ; Untyped                               ;
; PORT_SCANCLK                  ; PORT_UNUSED                 ; Untyped                               ;
; PORT_SCANACLR                 ; PORT_UNUSED                 ; Untyped                               ;
; PORT_SCANREAD                 ; PORT_UNUSED                 ; Untyped                               ;
; PORT_SCANWRITE                ; PORT_UNUSED                 ; Untyped                               ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY           ; Untyped                               ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY           ; Untyped                               ;
; PORT_LOCKED                   ; PORT_USED                   ; Untyped                               ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                 ; Untyped                               ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY           ; Untyped                               ;
; PORT_PHASEDONE                ; PORT_UNUSED                 ; Untyped                               ;
; PORT_PHASESTEP                ; PORT_UNUSED                 ; Untyped                               ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                 ; Untyped                               ;
; PORT_SCANCLKENA               ; PORT_UNUSED                 ; Untyped                               ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                 ; Untyped                               ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY           ; Untyped                               ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY           ; Untyped                               ;
; M_TEST_SOURCE                 ; 5                           ; Untyped                               ;
; C0_TEST_SOURCE                ; 5                           ; Untyped                               ;
; C1_TEST_SOURCE                ; 5                           ; Untyped                               ;
; C2_TEST_SOURCE                ; 5                           ; Untyped                               ;
; C3_TEST_SOURCE                ; 5                           ; Untyped                               ;
; C4_TEST_SOURCE                ; 5                           ; Untyped                               ;
; C5_TEST_SOURCE                ; 5                           ; Untyped                               ;
; C6_TEST_SOURCE                ; 5                           ; Untyped                               ;
; C7_TEST_SOURCE                ; 5                           ; Untyped                               ;
; C8_TEST_SOURCE                ; 5                           ; Untyped                               ;
; C9_TEST_SOURCE                ; 5                           ; Untyped                               ;
; CBXI_PARAMETER                ; my_altpll_altpll            ; Untyped                               ;
; VCO_FREQUENCY_CONTROL         ; AUTO                        ; Untyped                               ;
; VCO_PHASE_SHIFT_STEP          ; 0                           ; Untyped                               ;
; WIDTH_CLOCK                   ; 5                           ; Signed Integer                        ;
; WIDTH_PHASECOUNTERSELECT      ; 4                           ; Untyped                               ;
; USING_FBMIMICBIDIR_PORT       ; OFF                         ; Untyped                               ;
; DEVICE_FAMILY                 ; Cyclone V                   ; Untyped                               ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                      ; Untyped                               ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                         ; Untyped                               ;
; AUTO_CARRY_CHAINS             ; ON                          ; AUTO_CARRY                            ;
; IGNORE_CARRY_BUFFERS          ; OFF                         ; IGNORE_CARRY                          ;
; AUTO_CASCADE_CHAINS           ; ON                          ; AUTO_CASCADE                          ;
; IGNORE_CASCADE_BUFFERS        ; OFF                         ; IGNORE_CASCADE                        ;
+-------------------------------+-----------------------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                 ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                              ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                              ;
; WIDTH_A                            ; 12                   ; Signed Integer                                                                       ;
; WIDTHAD_A                          ; 16                   ; Signed Integer                                                                       ;
; NUMWORDS_A                         ; 65536                ; Signed Integer                                                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                              ;
; WIDTH_B                            ; 12                   ; Signed Integer                                                                       ;
; WIDTHAD_B                          ; 16                   ; Signed Integer                                                                       ;
; NUMWORDS_B                         ; 65536                ; Signed Integer                                                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                              ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                              ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                              ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                                                       ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                              ;
; CBXI_PARAMETER                     ; altsyncram_2pv3      ; Untyped                                                                              ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                    ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                 ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                 ;
; WIDTH_A                            ; 12                   ; Signed Integer                                                                          ;
; WIDTHAD_A                          ; 16                   ; Signed Integer                                                                          ;
; NUMWORDS_A                         ; 65536                ; Signed Integer                                                                          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; WIDTH_B                            ; 12                   ; Signed Integer                                                                          ;
; WIDTHAD_B                          ; 16                   ; Signed Integer                                                                          ;
; NUMWORDS_B                         ; 65536                ; Signed Integer                                                                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                 ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                 ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                          ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                 ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                                                          ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                 ;
; CBXI_PARAMETER                     ; altsyncram_2pv3      ; Untyped                                                                                 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                 ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                              ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                              ;
; WIDTH_A                            ; 12                   ; Signed Integer                                                                       ;
; WIDTHAD_A                          ; 16                   ; Signed Integer                                                                       ;
; NUMWORDS_A                         ; 65536                ; Signed Integer                                                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                              ;
; WIDTH_B                            ; 12                   ; Signed Integer                                                                       ;
; WIDTHAD_B                          ; 16                   ; Signed Integer                                                                       ;
; NUMWORDS_B                         ; 65536                ; Signed Integer                                                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                              ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                              ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                              ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                                                       ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                              ;
; CBXI_PARAMETER                     ; altsyncram_2pv3      ; Untyped                                                                              ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                    ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                 ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                 ;
; WIDTH_A                            ; 12                   ; Signed Integer                                                                          ;
; WIDTHAD_A                          ; 16                   ; Signed Integer                                                                          ;
; NUMWORDS_A                         ; 65536                ; Signed Integer                                                                          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; WIDTH_B                            ; 12                   ; Signed Integer                                                                          ;
; WIDTHAD_B                          ; 16                   ; Signed Integer                                                                          ;
; NUMWORDS_B                         ; 65536                ; Signed Integer                                                                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                 ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                 ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                          ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                 ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                                                          ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                 ;
; CBXI_PARAMETER                     ; altsyncram_2pv3      ; Untyped                                                                                 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RGBtoYUV:Inst_RGBtoYUV ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; HOR_TOTAL      ; 640   ; Signed Integer                             ;
; VER_TOTAL      ; 480   ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RGBtoYUV:Inst_RGBtoYUV|Game:game ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; HOR_TOTAL      ; 640   ; Signed Integer                                       ;
; VER_TOTAL      ; 480   ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: do_black_white:Inst_black_white|binary_divider_ver1:Inst_binary_divider ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; size           ; 8     ; Signed Integer                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
; data_width     ; 8     ; Signed Integer                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; data_width     ; 8     ; Signed Integer                                                                                                               ;
; window_size    ; 3     ; Signed Integer                                                                                                               ;
; row_bits       ; 8     ; Signed Integer                                                                                                               ;
; col_bits       ; 9     ; Signed Integer                                                                                                               ;
; no_of_rows     ; 240   ; Signed Integer                                                                                                               ;
; no_of_cols     ; 320   ; Signed Integer                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data_width     ; 8     ; Signed Integer                                                                                                                                                     ;
; no_of_cols     ; 320   ; Signed Integer                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data_width     ; 8     ; Signed Integer                                                                                                                                                                                ;
; no_of_cols     ; 320   ; Signed Integer                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer2 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data_width     ; 8     ; Signed Integer                                                                                                                                                                                ;
; no_of_cols     ; 320   ; Signed Integer                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; row_bits       ; 8     ; Signed Integer                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; n              ; 8     ; Signed Integer                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; n              ; 8     ; Signed Integer                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; n              ; 9     ; Signed Integer                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; data_width     ; 8     ; Signed Integer                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer2|altsyncram:ram_array_rtl_0 ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                      ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                   ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                                                   ;
; WIDTH_A                            ; 4                    ; Untyped                                                                                                                                                                                   ;
; WIDTHAD_A                          ; 9                    ; Untyped                                                                                                                                                                                   ;
; NUMWORDS_A                         ; 320                  ; Untyped                                                                                                                                                                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                   ;
; WIDTH_B                            ; 4                    ; Untyped                                                                                                                                                                                   ;
; WIDTHAD_B                          ; 9                    ; Untyped                                                                                                                                                                                   ;
; NUMWORDS_B                         ; 320                  ; Untyped                                                                                                                                                                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                                                                   ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                                                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                                                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                   ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                                                                                   ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                                   ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                                                                                                   ;
; CBXI_PARAMETER                     ; altsyncram_bio1      ; Untyped                                                                                                                                                                                   ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|altsyncram:ram_array_rtl_0 ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                      ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                   ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                                                   ;
; WIDTH_A                            ; 4                    ; Untyped                                                                                                                                                                                   ;
; WIDTHAD_A                          ; 9                    ; Untyped                                                                                                                                                                                   ;
; NUMWORDS_A                         ; 320                  ; Untyped                                                                                                                                                                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                   ;
; WIDTH_B                            ; 4                    ; Untyped                                                                                                                                                                                   ;
; WIDTHAD_B                          ; 9                    ; Untyped                                                                                                                                                                                   ;
; NUMWORDS_B                         ; 320                  ; Untyped                                                                                                                                                                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                                                                   ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                                                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                                                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                   ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                                                                                   ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                                   ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                                                                                                   ;
; CBXI_PARAMETER                     ; altsyncram_bio1      ; Untyped                                                                                                                                                                                   ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0 ;
+------------------------------------+----------------------------------------------+--------------------------------------------------------------------+
; Parameter Name                     ; Value                                        ; Type                                                               ;
+------------------------------------+----------------------------------------------+--------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                            ; Untyped                                                            ;
; AUTO_CARRY_CHAINS                  ; ON                                           ; AUTO_CARRY                                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                                          ; IGNORE_CARRY                                                       ;
; AUTO_CASCADE_CHAINS                ; ON                                           ; AUTO_CASCADE                                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                          ; IGNORE_CASCADE                                                     ;
; WIDTH_BYTEENA                      ; 1                                            ; Untyped                                                            ;
; OPERATION_MODE                     ; ROM                                          ; Untyped                                                            ;
; WIDTH_A                            ; 16                                           ; Untyped                                                            ;
; WIDTHAD_A                          ; 8                                            ; Untyped                                                            ;
; NUMWORDS_A                         ; 256                                          ; Untyped                                                            ;
; OUTDATA_REG_A                      ; UNREGISTERED                                 ; Untyped                                                            ;
; ADDRESS_ACLR_A                     ; NONE                                         ; Untyped                                                            ;
; OUTDATA_ACLR_A                     ; NONE                                         ; Untyped                                                            ;
; WRCONTROL_ACLR_A                   ; NONE                                         ; Untyped                                                            ;
; INDATA_ACLR_A                      ; NONE                                         ; Untyped                                                            ;
; BYTEENA_ACLR_A                     ; NONE                                         ; Untyped                                                            ;
; WIDTH_B                            ; 1                                            ; Untyped                                                            ;
; WIDTHAD_B                          ; 1                                            ; Untyped                                                            ;
; NUMWORDS_B                         ; 1                                            ; Untyped                                                            ;
; INDATA_REG_B                       ; CLOCK1                                       ; Untyped                                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                       ; Untyped                                                            ;
; RDCONTROL_REG_B                    ; CLOCK1                                       ; Untyped                                                            ;
; ADDRESS_REG_B                      ; CLOCK1                                       ; Untyped                                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED                                 ; Untyped                                                            ;
; BYTEENA_REG_B                      ; CLOCK1                                       ; Untyped                                                            ;
; INDATA_ACLR_B                      ; NONE                                         ; Untyped                                                            ;
; WRCONTROL_ACLR_B                   ; NONE                                         ; Untyped                                                            ;
; ADDRESS_ACLR_B                     ; NONE                                         ; Untyped                                                            ;
; OUTDATA_ACLR_B                     ; NONE                                         ; Untyped                                                            ;
; RDCONTROL_ACLR_B                   ; NONE                                         ; Untyped                                                            ;
; BYTEENA_ACLR_B                     ; NONE                                         ; Untyped                                                            ;
; WIDTH_BYTEENA_A                    ; 1                                            ; Untyped                                                            ;
; WIDTH_BYTEENA_B                    ; 1                                            ; Untyped                                                            ;
; RAM_BLOCK_TYPE                     ; AUTO                                         ; Untyped                                                            ;
; BYTE_SIZE                          ; 8                                            ; Untyped                                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                    ; Untyped                                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                         ; Untyped                                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                         ; Untyped                                                            ;
; INIT_FILE                          ; digital_cam_impl4.digital_cam_impl40.rtl.mif ; Untyped                                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A                                       ; Untyped                                                            ;
; MAXIMUM_DEPTH                      ; 0                                            ; Untyped                                                            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                       ; Untyped                                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                       ; Untyped                                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                       ; Untyped                                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                       ; Untyped                                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                              ; Untyped                                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                              ; Untyped                                                            ;
; ENABLE_ECC                         ; FALSE                                        ; Untyped                                                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                        ; Untyped                                                            ;
; WIDTH_ECCSTATUS                    ; 3                                            ; Untyped                                                            ;
; DEVICE_FAMILY                      ; Cyclone V                                    ; Untyped                                                            ;
; CBXI_PARAMETER                     ; altsyncram_sn71                              ; Untyped                                                            ;
+------------------------------------+----------------------------------------------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: RGBtoYUV:Inst_RGBtoYUV|lpm_divide:Mod0 ;
+------------------------+----------------+-----------------------------------------------+
; Parameter Name         ; Value          ; Type                                          ;
+------------------------+----------------+-----------------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                                       ;
; LPM_WIDTHD             ; 4              ; Untyped                                       ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                       ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                       ;
; LPM_PIPELINE           ; 0              ; Untyped                                       ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                       ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                       ;
; CBXI_PARAMETER         ; lpm_divide_h3m ; Untyped                                       ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                       ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                       ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                    ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                  ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                  ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                ;
+------------------------+----------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: RGBtoYUV:Inst_RGBtoYUV|lpm_divide:Div0 ;
+------------------------+----------------+-----------------------------------------------+
; Parameter Name         ; Value          ; Type                                          ;
+------------------------+----------------+-----------------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                                       ;
; LPM_WIDTHD             ; 4              ; Untyped                                       ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                       ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                       ;
; LPM_PIPELINE           ; 0              ; Untyped                                       ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                       ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                       ;
; CBXI_PARAMETER         ; lpm_divide_ebm ; Untyped                                       ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                       ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                       ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                    ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                  ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                  ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                ;
+------------------------+----------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: RGBtoYUV:Inst_RGBtoYUV|lpm_divide:Mod1 ;
+------------------------+----------------+-----------------------------------------------+
; Parameter Name         ; Value          ; Type                                          ;
+------------------------+----------------+-----------------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                                       ;
; LPM_WIDTHD             ; 4              ; Untyped                                       ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                       ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                       ;
; LPM_PIPELINE           ; 0              ; Untyped                                       ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                       ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                       ;
; CBXI_PARAMETER         ; lpm_divide_h3m ; Untyped                                       ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                       ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                       ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                    ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                  ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                  ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                ;
+------------------------+----------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: RGBtoYUV:Inst_RGBtoYUV|lpm_divide:Div1 ;
+------------------------+----------------+-----------------------------------------------+
; Parameter Name         ; Value          ; Type                                          ;
+------------------------+----------------+-----------------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                                       ;
; LPM_WIDTHD             ; 7              ; Untyped                                       ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                       ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                       ;
; LPM_PIPELINE           ; 0              ; Untyped                                       ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                       ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                       ;
; CBXI_PARAMETER         ; lpm_divide_hbm ; Untyped                                       ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                       ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                       ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                    ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                  ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                  ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                ;
+------------------------+----------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: RGBtoYUV:Inst_RGBtoYUV|lpm_divide:Mod2 ;
+------------------------+----------------+-----------------------------------------------+
; Parameter Name         ; Value          ; Type                                          ;
+------------------------+----------------+-----------------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                                       ;
; LPM_WIDTHD             ; 4              ; Untyped                                       ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                       ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                       ;
; LPM_PIPELINE           ; 0              ; Untyped                                       ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                       ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                       ;
; CBXI_PARAMETER         ; lpm_divide_h3m ; Untyped                                       ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                       ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                       ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                    ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                  ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                  ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                ;
+------------------------+----------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: do_black_white:Inst_black_white|binary_divider_ver1:Inst_binary_divider|lpm_divide:Div0 ;
+------------------------+----------------+------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                                           ;
+------------------------+----------------+------------------------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                                                                                        ;
; LPM_WIDTHD             ; 8              ; Untyped                                                                                        ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                        ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                        ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                                        ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                                        ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                                        ;
; CBXI_PARAMETER         ; lpm_divide_9am ; Untyped                                                                                        ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                                        ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                                        ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                                   ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                                 ;
+------------------------+----------------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: RGBtoYUV:Inst_RGBtoYUV|lpm_divide:Div4 ;
+------------------------+----------------+-----------------------------------------------+
; Parameter Name         ; Value          ; Type                                          ;
+------------------------+----------------+-----------------------------------------------+
; LPM_WIDTHN             ; 64             ; Untyped                                       ;
; LPM_WIDTHD             ; 64             ; Untyped                                       ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                       ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                       ;
; LPM_PIPELINE           ; 0              ; Untyped                                       ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                       ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                       ;
; CBXI_PARAMETER         ; lpm_divide_ddm ; Untyped                                       ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                       ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                       ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                    ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                  ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                  ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                ;
+------------------------+----------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                           ;
+-------------------------------+--------------------------------------------------------+
; Name                          ; Value                                                  ;
+-------------------------------+--------------------------------------------------------+
; Number of entity instances    ; 1                                                      ;
; Entity Instance               ; my_altpll:Inst_four_clocks_pll|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                                 ;
;     -- PLL_TYPE               ; AUTO                                                   ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                 ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                  ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                      ;
;     -- VCO_MULTIPLY_BY        ; 0                                                      ;
;     -- VCO_DIVIDE_BY          ; 0                                                      ;
+-------------------------------+--------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                                                                                                 ;
+-------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                                                                                                ;
+-------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 7                                                                                                                                                                                                    ;
; Entity Instance                           ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component                                                                                                  ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                            ;
;     -- WIDTH_A                            ; 12                                                                                                                                                                                                   ;
;     -- NUMWORDS_A                         ; 65536                                                                                                                                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                         ;
;     -- WIDTH_B                            ; 12                                                                                                                                                                                                   ;
;     -- NUMWORDS_B                         ; 65536                                                                                                                                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                            ;
; Entity Instance                           ; frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component                                                                                               ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                            ;
;     -- WIDTH_A                            ; 12                                                                                                                                                                                                   ;
;     -- NUMWORDS_A                         ; 65536                                                                                                                                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                         ;
;     -- WIDTH_B                            ; 12                                                                                                                                                                                                   ;
;     -- NUMWORDS_B                         ; 65536                                                                                                                                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                            ;
; Entity Instance                           ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component                                                                                                  ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                            ;
;     -- WIDTH_A                            ; 12                                                                                                                                                                                                   ;
;     -- NUMWORDS_A                         ; 65536                                                                                                                                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                         ;
;     -- WIDTH_B                            ; 12                                                                                                                                                                                                   ;
;     -- NUMWORDS_B                         ; 65536                                                                                                                                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                            ;
; Entity Instance                           ; frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component                                                                                               ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                            ;
;     -- WIDTH_A                            ; 12                                                                                                                                                                                                   ;
;     -- NUMWORDS_A                         ; 65536                                                                                                                                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                         ;
;     -- WIDTH_B                            ; 12                                                                                                                                                                                                   ;
;     -- NUMWORDS_B                         ; 65536                                                                                                                                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                            ;
; Entity Instance                           ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer2|altsyncram:ram_array_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                            ;
;     -- WIDTH_A                            ; 4                                                                                                                                                                                                    ;
;     -- NUMWORDS_A                         ; 320                                                                                                                                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                         ;
;     -- WIDTH_B                            ; 4                                                                                                                                                                                                    ;
;     -- NUMWORDS_B                         ; 320                                                                                                                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                             ;
; Entity Instance                           ; do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|altsyncram:ram_array_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                            ;
;     -- WIDTH_A                            ; 4                                                                                                                                                                                                    ;
;     -- NUMWORDS_A                         ; 320                                                                                                                                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                         ;
;     -- WIDTH_B                            ; 4                                                                                                                                                                                                    ;
;     -- NUMWORDS_B                         ; 320                                                                                                                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                             ;
; Entity Instance                           ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0                                                                                                ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                                                                  ;
;     -- WIDTH_A                            ; 16                                                                                                                                                                                                   ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                         ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                    ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                            ;
+-------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper"              ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; pdata_in[3..0]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; fsync_out       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rsync_out       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; pdata_out[3..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "do_black_white:Inst_black_white|binary_divider_ver1:Inst_binary_divider"               ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; b[1..0] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; b[7..2] ; Input  ; Info     ; Stuck at GND                                                                        ;
; q[7..4] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; r       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------+
; Port Connectivity Checks: "Address_Generator:Inst_Address_Generator" ;
+-------+-------+----------+-------------------------------------------+
; Port  ; Type  ; Severity ; Details                                   ;
+-------+-------+----------+-------------------------------------------+
; rst_i ; Input ; Info     ; Stuck at GND                              ;
+-------+-------+----------+-------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RGBtoYUV:Inst_RGBtoYUV|binToHex:bth5"                                                                                                                                              ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                                                            ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; in   ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (4 bits) it drives.  The 28 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; out  ; Output ; Warning  ; Output or bidir port (8 bits) is wider than the port expression (7 bits) it drives; bit(s) "out[7..7]" have no fanouts                                                             ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RGBtoYUV:Inst_RGBtoYUV|binToHex:bth4"                                                                                                                                              ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                                                            ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; in   ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (4 bits) it drives.  The 28 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; out  ; Output ; Warning  ; Output or bidir port (8 bits) is wider than the port expression (7 bits) it drives; bit(s) "out[7..7]" have no fanouts                                                             ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RGBtoYUV:Inst_RGBtoYUV|binToHex:bth3"                                                                                                                                              ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                                                            ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; in   ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (4 bits) it drives.  The 28 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; out  ; Output ; Warning  ; Output or bidir port (8 bits) is wider than the port expression (7 bits) it drives; bit(s) "out[7..7]" have no fanouts                                                             ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RGBtoYUV:Inst_RGBtoYUV|binToHex:bth2"                                                                                                                                              ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                                                            ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; in   ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (4 bits) it drives.  The 28 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; out  ; Output ; Warning  ; Output or bidir port (8 bits) is wider than the port expression (7 bits) it drives; bit(s) "out[7..7]" have no fanouts                                                             ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RGBtoYUV:Inst_RGBtoYUV|binToHex:bth1"                                                                                                                                              ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                                                            ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; in   ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (4 bits) it drives.  The 28 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; out  ; Output ; Warning  ; Output or bidir port (8 bits) is wider than the port expression (7 bits) it drives; bit(s) "out[7..7]" have no fanouts                                                             ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RGBtoYUV:Inst_RGBtoYUV|binToHex:bth"                                                                                                                                               ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                                                            ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; in   ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (4 bits) it drives.  The 28 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; out  ; Output ; Warning  ; Output or bidir port (8 bits) is wider than the port expression (7 bits) it drives; bit(s) "out[7..7]" have no fanouts                                                             ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RGBtoYUV:Inst_RGBtoYUV"                                                                                                                                 ;
+------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                                                                                                            ;
+------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; game_modus ; Input ; Warning  ; Input port expression (1 bits) is smaller than the input port (2 bits) it drives.  Extra input bit(s) "game_modus[1..1]" will be connected to GND. ;
+------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender" ;
+----------+-------+----------+-------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                           ;
+----------+-------+----------+-------------------------------------------------------------------+
; id[5..2] ; Input ; Info     ; Stuck at GND                                                      ;
; id[7]    ; Input ; Info     ; Stuck at GND                                                      ;
; id[6]    ; Input ; Info     ; Stuck at VCC                                                      ;
; id[1]    ; Input ; Info     ; Stuck at VCC                                                      ;
; id[0]    ; Input ; Info     ; Stuck at GND                                                      ;
+----------+-------+----------+-------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ov7670_controller:Inst_ov7670_controller"                                           ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; xclk ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "my_altpll:Inst_four_clocks_pll"                                                       ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; areset ; Input  ; Info     ; Stuck at GND                                                                        ;
; locked ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 886                         ;
;     CLR               ; 42                          ;
;     CLR SCLR          ; 4                           ;
;     ENA               ; 118                         ;
;     ENA CLR           ; 4                           ;
;     ENA SCLR          ; 163                         ;
;     SCLR              ; 111                         ;
;     SCLR SLD          ; 128                         ;
;     SLD               ; 129                         ;
;     plain             ; 187                         ;
; arriav_io_obuf        ; 1                           ;
; arriav_lcell_comb     ; 6275                        ;
;     arith             ; 3054                        ;
;         0 data inputs ; 178                         ;
;         1 data inputs ; 377                         ;
;         2 data inputs ; 156                         ;
;         3 data inputs ; 267                         ;
;         4 data inputs ; 38                          ;
;         5 data inputs ; 2038                        ;
;     extend            ; 3                           ;
;         7 data inputs ; 3                           ;
;     normal            ; 3135                        ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 21                          ;
;         2 data inputs ; 423                         ;
;         3 data inputs ; 223                         ;
;         4 data inputs ; 743                         ;
;         5 data inputs ; 1084                        ;
;         6 data inputs ; 639                         ;
;     shared            ; 83                          ;
;         0 data inputs ; 17                          ;
;         1 data inputs ; 35                          ;
;         2 data inputs ; 24                          ;
;         3 data inputs ; 6                           ;
;         4 data inputs ; 1                           ;
; boundary_port         ; 100                         ;
; generic_pll           ; 4                           ;
; stratixv_ram_block    ; 344                         ;
;                       ;                             ;
; Max LUT depth         ; 339.60                      ;
; Average LUT depth     ; 205.88                      ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:17     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition
    Info: Processing started: Thu Jun 21 01:12:29 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off digital_cam_impl4 -c digital_cam_impl4
Info (20032): Parallel compilation is enabled and will use up to 2 processors
Info (12021): Found 2 design units, including 1 entities, in source file vga.vhd
    Info (12022): Found design unit 1: VGA-Behavioral File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/vga.vhd Line: 24
    Info (12023): Found entity 1: VGA File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/vga.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file top_level.vhd
    Info (12022): Found design unit 1: digital_cam_impl4-my_structural File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/top_level.vhd Line: 75
    Info (12023): Found entity 1: digital_cam_impl4 File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/top_level.vhd Line: 32
Info (12021): Found 2 design units, including 1 entities, in source file rgb.vhd
    Info (12022): Found design unit 1: RGB-Behavioral File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/RGB.vhd Line: 17
    Info (12023): Found entity 1: RGB File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/RGB.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file ov7670_registers.vhd
    Info (12022): Found design unit 1: ov7670_registers-Behavioral File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ov7670_registers.vhd Line: 33
    Info (12023): Found entity 1: ov7670_registers File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ov7670_registers.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file ov7670_controller.vhd
    Info (12022): Found design unit 1: ov7670_controller-Behavioral File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ov7670_controller.vhd Line: 22
    Info (12023): Found entity 1: ov7670_controller File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ov7670_controller.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file ov7670_capture.vhd
    Info (12022): Found design unit 1: ov7670_capture-Behavioral File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ov7670_capture.vhd Line: 25
    Info (12023): Found entity 1: ov7670_capture File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ov7670_capture.vhd Line: 12
Info (12021): Found 2 design units, including 1 entities, in source file my_frame_buffer_15to0.vhd
    Info (12022): Found design unit 1: my_frame_buffer_15to0-SYN File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/my_frame_buffer_15to0.vhd Line: 57
    Info (12023): Found entity 1: my_frame_buffer_15to0 File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/my_frame_buffer_15to0.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file my_altpll.vhd
    Info (12022): Found design unit 1: my_altpll-SYN File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/my_altpll.vhd Line: 57
    Info (12023): Found entity 1: my_altpll File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/my_altpll.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file i2c_sender.vhd
    Info (12022): Found design unit 1: i2c_sender-Behavioral File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/i2c_sender.vhd Line: 21
    Info (12023): Found entity 1: i2c_sender File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/i2c_sender.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file frame_buffer.vhd
    Info (12022): Found design unit 1: frame_buffer-SYN File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/frame_buffer.vhd Line: 28
    Info (12023): Found entity 1: frame_buffer File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/frame_buffer.vhd Line: 15
Info (12021): Found 2 design units, including 1 entities, in source file ed_sync_signals_delayer.vhd
    Info (12022): Found design unit 1: SyncSignalsDelayer-Behavioral File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_sync_signals_delayer.vhd Line: 37
    Info (12023): Found entity 1: SyncSignalsDelayer File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_sync_signals_delayer.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file ed_sobel_kernel.vhd
    Info (12022): Found design unit 1: edge_sobel-Behavioral File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_sobel_kernel.vhd Line: 29
    Info (12023): Found entity 1: edge_sobel File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_sobel_kernel.vhd Line: 6
Info (12021): Found 3 design units, including 1 entities, in source file ed_fifo_linebuffer.vhd
    Info (12022): Found design unit 1: TYPES File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_fifo_linebuffer.vhd Line: 3
    Info (12022): Found design unit 2: FIFOLineBuffer-Behavioral File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_fifo_linebuffer.vhd Line: 29
    Info (12023): Found entity 1: FIFOLineBuffer File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_fifo_linebuffer.vhd Line: 15
Info (12021): Found 2 design units, including 1 entities, in source file ed_edge_sobel_wrapper.vhd
    Info (12022): Found design unit 1: edge_sobel_wrapper-Structural File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_edge_sobel_wrapper.vhd Line: 33
    Info (12023): Found entity 1: edge_sobel_wrapper File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_edge_sobel_wrapper.vhd Line: 17
Info (12021): Found 2 design units, including 1 entities, in source file ed_double_fifo_linebuffer.vhd
    Info (12022): Found design unit 1: DoubleFiFOLineBuffer-Behavioral File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_double_fifo_linebuffer.vhd Line: 21
    Info (12023): Found entity 1: DoubleFiFOLineBuffer File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_double_fifo_linebuffer.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file ed_counter.vhd
    Info (12022): Found design unit 1: Counter-Behavioral File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_counter.vhd Line: 15
    Info (12023): Found entity 1: Counter File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_counter.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file ed_cache_system.vhd
    Info (12022): Found design unit 1: CacheSystem-CacheSystem File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_cache_system.vhd Line: 35
    Info (12023): Found entity 1: CacheSystem File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_cache_system.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file do_edge_detection.vhd
    Info (12022): Found design unit 1: do_edge_detection-my_behavioral File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/do_edge_detection.vhd Line: 37
    Info (12023): Found entity 1: do_edge_detection File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/do_edge_detection.vhd Line: 16
Info (12021): Found 2 design units, including 1 entities, in source file do_black_white.vhd
    Info (12022): Found design unit 1: do_black_white-my_behavioral File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/do_black_white.vhd Line: 31
    Info (12023): Found entity 1: do_black_white File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/do_black_white.vhd Line: 10
Info (12021): Found 2 design units, including 1 entities, in source file debounce.vhd
    Info (12022): Found design unit 1: debounce-arch File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/debounce.vhd Line: 16
    Info (12023): Found entity 1: debounce File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/debounce.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file binary_divider.vhd
    Info (12022): Found design unit 1: binary_divider_ver1-direct_behavioral File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/binary_divider.vhd Line: 28
    Info (12023): Found entity 1: binary_divider_ver1 File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/binary_divider.vhd Line: 18
Info (12021): Found 2 design units, including 1 entities, in source file address_generator.vhd
    Info (12022): Found design unit 1: Address_Generator-Behavioral File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/address_Generator.vhd Line: 17
    Info (12023): Found entity 1: Address_Generator File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/address_Generator.vhd Line: 6
Warning (10090): Verilog HDL syntax warning at RGBtoYUV.v(112): extra block comment delimiter characters /* within block comment File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/output_files/RGBtoYUV.v Line: 112
Warning (10090): Verilog HDL syntax warning at RGBtoYUV.v(124): extra block comment delimiter characters /* within block comment File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/output_files/RGBtoYUV.v Line: 124
Info (12021): Found 3 design units, including 3 entities, in source file output_files/rgbtoyuv.v
    Info (12023): Found entity 1: RGBtoYUV File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/output_files/RGBtoYUV.v Line: 1
    Info (12023): Found entity 2: Game File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/output_files/RGBtoYUV.v Line: 218
    Info (12023): Found entity 3: binToHex File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/output_files/RGBtoYUV.v Line: 349
Warning (10236): Verilog HDL Implicit Net warning at RGBtoYUV.v(37): created implicit net for "ypos" File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/output_files/RGBtoYUV.v Line: 37
Info (12127): Elaborating entity "digital_cam_impl4" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at top_level.vhd(237): object "dll_locked" assigned a value but never read File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/top_level.vhd Line: 237
Warning (10036): Verilog HDL or VHDL warning at top_level.vhd(292): object "switch_game_modus" assigned a value but never read File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/top_level.vhd Line: 292
Warning (10492): VHDL Process Statement warning at top_level.vhd(337): signal "rddata_buf_1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/top_level.vhd Line: 337
Warning (10492): VHDL Process Statement warning at top_level.vhd(339): signal "wren_buf1_from_ov7670_capture" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/top_level.vhd Line: 339
Warning (10492): VHDL Process Statement warning at top_level.vhd(340): signal "wraddress_buf1_from_ov7670_capture" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/top_level.vhd Line: 340
Warning (10492): VHDL Process Statement warning at top_level.vhd(341): signal "wrdata_buf1_from_ov7670_capture" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/top_level.vhd Line: 341
Warning (10492): VHDL Process Statement warning at top_level.vhd(342): signal "rdaddress_buf12_from_addr_gen" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/top_level.vhd Line: 342
Warning (10492): VHDL Process Statement warning at top_level.vhd(345): signal "wraddress_buf2_from_do_ED" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/top_level.vhd Line: 345
Warning (10492): VHDL Process Statement warning at top_level.vhd(346): signal "wrdata_buf2_from_do_ED" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/top_level.vhd Line: 346
Warning (10492): VHDL Process Statement warning at top_level.vhd(347): signal "rdaddress_buf12_from_addr_gen" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/top_level.vhd Line: 347
Warning (10492): VHDL Process Statement warning at top_level.vhd(350): signal "rddata_buf_2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/top_level.vhd Line: 350
Warning (10492): VHDL Process Statement warning at top_level.vhd(352): signal "wren_buf1_from_do_BW" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/top_level.vhd Line: 352
Warning (10492): VHDL Process Statement warning at top_level.vhd(353): signal "wraddress_buf1_from_do_BW" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/top_level.vhd Line: 353
Warning (10492): VHDL Process Statement warning at top_level.vhd(354): signal "wrdata_buf1_from_do_BW" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/top_level.vhd Line: 354
Warning (10492): VHDL Process Statement warning at top_level.vhd(355): signal "rdaddress_buf1_from_do_BW" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/top_level.vhd Line: 355
Warning (10492): VHDL Process Statement warning at top_level.vhd(358): signal "wraddress_buf2_from_do_ED" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/top_level.vhd Line: 358
Warning (10492): VHDL Process Statement warning at top_level.vhd(359): signal "wrdata_buf2_from_do_ED" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/top_level.vhd Line: 359
Warning (10492): VHDL Process Statement warning at top_level.vhd(360): signal "rdaddress_buf12_from_addr_gen" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/top_level.vhd Line: 360
Warning (10492): VHDL Process Statement warning at top_level.vhd(367): signal "rddata_buf_2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/top_level.vhd Line: 367
Warning (10492): VHDL Process Statement warning at top_level.vhd(369): signal "wren_buf1_from_do_BW" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/top_level.vhd Line: 369
Warning (10492): VHDL Process Statement warning at top_level.vhd(370): signal "wraddress_buf1_from_do_BW" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/top_level.vhd Line: 370
Warning (10492): VHDL Process Statement warning at top_level.vhd(371): signal "wrdata_buf1_from_do_BW" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/top_level.vhd Line: 371
Warning (10492): VHDL Process Statement warning at top_level.vhd(372): signal "rdaddress_buf1_from_do_BW" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/top_level.vhd Line: 372
Warning (10492): VHDL Process Statement warning at top_level.vhd(375): signal "wraddress_buf2_from_do_ED" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/top_level.vhd Line: 375
Warning (10492): VHDL Process Statement warning at top_level.vhd(376): signal "wrdata_buf2_from_do_ED" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/top_level.vhd Line: 376
Warning (10492): VHDL Process Statement warning at top_level.vhd(377): signal "rdaddress_buf12_from_addr_gen" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/top_level.vhd Line: 377
Warning (10492): VHDL Process Statement warning at top_level.vhd(385): signal "rddata_buf_2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/top_level.vhd Line: 385
Warning (10492): VHDL Process Statement warning at top_level.vhd(387): signal "wren_buf1_from_do_BW" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/top_level.vhd Line: 387
Warning (10492): VHDL Process Statement warning at top_level.vhd(388): signal "wraddress_buf1_from_do_BW" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/top_level.vhd Line: 388
Warning (10492): VHDL Process Statement warning at top_level.vhd(389): signal "wrdata_buf1_from_do_BW" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/top_level.vhd Line: 389
Warning (10492): VHDL Process Statement warning at top_level.vhd(390): signal "rdaddress_buf1_from_do_BW" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/top_level.vhd Line: 390
Warning (10492): VHDL Process Statement warning at top_level.vhd(393): signal "wraddress_buf2_from_do_ED" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/top_level.vhd Line: 393
Warning (10492): VHDL Process Statement warning at top_level.vhd(394): signal "wrdata_buf2_from_do_ED" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/top_level.vhd Line: 394
Warning (10492): VHDL Process Statement warning at top_level.vhd(395): signal "rdaddress_buf12_from_addr_gen" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/top_level.vhd Line: 395
Warning (10492): VHDL Process Statement warning at top_level.vhd(399): signal "rddata_buf_2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/top_level.vhd Line: 399
Warning (10492): VHDL Process Statement warning at top_level.vhd(402): signal "wraddress_buf1_from_do_BW" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/top_level.vhd Line: 402
Warning (10492): VHDL Process Statement warning at top_level.vhd(403): signal "wrdata_buf1_from_do_BW" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/top_level.vhd Line: 403
Warning (10492): VHDL Process Statement warning at top_level.vhd(404): signal "rdaddress_buf1_from_do_BW" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/top_level.vhd Line: 404
Warning (10492): VHDL Process Statement warning at top_level.vhd(407): signal "wraddress_buf2_from_do_ED" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/top_level.vhd Line: 407
Warning (10492): VHDL Process Statement warning at top_level.vhd(408): signal "wrdata_buf2_from_do_ED" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/top_level.vhd Line: 408
Warning (10492): VHDL Process Statement warning at top_level.vhd(409): signal "rdaddress_buf12_from_addr_gen" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/top_level.vhd Line: 409
Warning (10492): VHDL Process Statement warning at top_level.vhd(413): signal "rddata_buf_2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/top_level.vhd Line: 413
Warning (10492): VHDL Process Statement warning at top_level.vhd(416): signal "wraddress_buf1_from_do_BW" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/top_level.vhd Line: 416
Warning (10492): VHDL Process Statement warning at top_level.vhd(417): signal "wrdata_buf1_from_do_BW" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/top_level.vhd Line: 417
Warning (10492): VHDL Process Statement warning at top_level.vhd(418): signal "rdaddress_buf1_from_do_ED" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/top_level.vhd Line: 418
Warning (10492): VHDL Process Statement warning at top_level.vhd(420): signal "wren_buf2_from_do_ED" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/top_level.vhd Line: 420
Warning (10492): VHDL Process Statement warning at top_level.vhd(421): signal "wraddress_buf2_from_do_ED" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/top_level.vhd Line: 421
Warning (10492): VHDL Process Statement warning at top_level.vhd(422): signal "wrdata_buf2_from_do_ED" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/top_level.vhd Line: 422
Warning (10492): VHDL Process Statement warning at top_level.vhd(423): signal "rdaddress_buf12_from_addr_gen" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/top_level.vhd Line: 423
Warning (10492): VHDL Process Statement warning at top_level.vhd(431): signal "rddata_buf_2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/top_level.vhd Line: 431
Warning (10492): VHDL Process Statement warning at top_level.vhd(434): signal "wraddress_buf1_from_do_BW" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/top_level.vhd Line: 434
Warning (10492): VHDL Process Statement warning at top_level.vhd(435): signal "wrdata_buf1_from_do_BW" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/top_level.vhd Line: 435
Warning (10492): VHDL Process Statement warning at top_level.vhd(436): signal "rdaddress_buf1_from_do_ED" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/top_level.vhd Line: 436
Warning (10492): VHDL Process Statement warning at top_level.vhd(438): signal "wren_buf2_from_do_ED" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/top_level.vhd Line: 438
Warning (10492): VHDL Process Statement warning at top_level.vhd(439): signal "wraddress_buf2_from_do_ED" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/top_level.vhd Line: 439
Warning (10492): VHDL Process Statement warning at top_level.vhd(440): signal "wrdata_buf2_from_do_ED" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/top_level.vhd Line: 440
Warning (10492): VHDL Process Statement warning at top_level.vhd(441): signal "rdaddress_buf12_from_addr_gen" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/top_level.vhd Line: 441
Warning (10492): VHDL Process Statement warning at top_level.vhd(445): signal "rddata_buf_2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/top_level.vhd Line: 445
Warning (10492): VHDL Process Statement warning at top_level.vhd(448): signal "wraddress_buf1_from_do_BW" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/top_level.vhd Line: 448
Warning (10492): VHDL Process Statement warning at top_level.vhd(449): signal "wrdata_buf1_from_do_BW" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/top_level.vhd Line: 449
Warning (10492): VHDL Process Statement warning at top_level.vhd(450): signal "rdaddress_buf12_from_addr_gen" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/top_level.vhd Line: 450
Warning (10492): VHDL Process Statement warning at top_level.vhd(453): signal "wraddress_buf2_from_do_ED" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/top_level.vhd Line: 453
Warning (10492): VHDL Process Statement warning at top_level.vhd(454): signal "wrdata_buf2_from_do_ED" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/top_level.vhd Line: 454
Warning (10492): VHDL Process Statement warning at top_level.vhd(455): signal "rdaddress_buf12_from_addr_gen" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/top_level.vhd Line: 455
Warning (10492): VHDL Process Statement warning at top_level.vhd(461): signal "rddata_buf_1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/top_level.vhd Line: 461
Warning (10492): VHDL Process Statement warning at top_level.vhd(463): signal "wren_buf1_from_ov7670_capture" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/top_level.vhd Line: 463
Warning (10492): VHDL Process Statement warning at top_level.vhd(464): signal "wraddress_buf1_from_ov7670_capture" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/top_level.vhd Line: 464
Warning (10492): VHDL Process Statement warning at top_level.vhd(465): signal "wrdata_buf1_from_ov7670_capture" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/top_level.vhd Line: 465
Warning (10492): VHDL Process Statement warning at top_level.vhd(466): signal "rdaddress_buf12_from_addr_gen" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/top_level.vhd Line: 466
Warning (10492): VHDL Process Statement warning at top_level.vhd(469): signal "wraddress_buf2_from_do_ED" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/top_level.vhd Line: 469
Warning (10492): VHDL Process Statement warning at top_level.vhd(470): signal "wrdata_buf2_from_do_ED" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/top_level.vhd Line: 470
Warning (10492): VHDL Process Statement warning at top_level.vhd(471): signal "rdaddress_buf12_from_addr_gen" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/top_level.vhd Line: 471
Warning (10492): VHDL Process Statement warning at top_level.vhd(473): signal "done_capture_new_frame" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/top_level.vhd Line: 473
Warning (10492): VHDL Process Statement warning at top_level.vhd(478): signal "rddata_buf_2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/top_level.vhd Line: 478
Warning (10492): VHDL Process Statement warning at top_level.vhd(480): signal "wren_buf1_from_ov7670_capture" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/top_level.vhd Line: 480
Warning (10492): VHDL Process Statement warning at top_level.vhd(481): signal "wraddress_buf1_from_ov7670_capture" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/top_level.vhd Line: 481
Warning (10492): VHDL Process Statement warning at top_level.vhd(482): signal "wrdata_buf1_from_ov7670_capture" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/top_level.vhd Line: 482
Warning (10492): VHDL Process Statement warning at top_level.vhd(483): signal "rdaddress_buf12_from_addr_gen" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/top_level.vhd Line: 483
Warning (10492): VHDL Process Statement warning at top_level.vhd(486): signal "wraddress_buf2_from_do_ED" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/top_level.vhd Line: 486
Warning (10492): VHDL Process Statement warning at top_level.vhd(487): signal "wrdata_buf2_from_do_ED" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/top_level.vhd Line: 487
Warning (10492): VHDL Process Statement warning at top_level.vhd(488): signal "rdaddress_buf12_from_addr_gen" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/top_level.vhd Line: 488
Info (12128): Elaborating entity "my_altpll" for hierarchy "my_altpll:Inst_four_clocks_pll" File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/top_level.vhd Line: 500
Info (12128): Elaborating entity "altpll" for hierarchy "my_altpll:Inst_four_clocks_pll|altpll:altpll_component" File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/my_altpll.vhd Line: 165
Info (12130): Elaborated megafunction instantiation "my_altpll:Inst_four_clocks_pll|altpll:altpll_component" File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/my_altpll.vhd Line: 165
Info (12133): Instantiated megafunction "my_altpll:Inst_four_clocks_pll|altpll:altpll_component" with the following parameter: File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/my_altpll.vhd Line: 165
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "2"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "2"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "1"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "clk2_divide_by" = "1"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "1"
    Info (12134): Parameter "clk2_phase_shift" = "0"
    Info (12134): Parameter "clk3_divide_by" = "2"
    Info (12134): Parameter "clk3_duty_cycle" = "50"
    Info (12134): Parameter "clk3_multiply_by" = "1"
    Info (12134): Parameter "clk3_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=my_altpll"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_USED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/my_altpll_altpll.v
    Info (12023): Found entity 1: my_altpll_altpll File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/db/my_altpll_altpll.v Line: 30
Info (12128): Elaborating entity "my_altpll_altpll" for hierarchy "my_altpll:Inst_four_clocks_pll|altpll:altpll_component|my_altpll_altpll:auto_generated" File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "debounce" for hierarchy "debounce:Inst_debounce_resend" File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/top_level.vhd Line: 512
Info (12128): Elaborating entity "frame_buffer" for hierarchy "frame_buffer:Inst_frame_buf_1" File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/top_level.vhd Line: 547
Info (12128): Elaborating entity "my_frame_buffer_15to0" for hierarchy "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top" File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/frame_buffer.vhd Line: 54
Info (12128): Elaborating entity "altsyncram" for hierarchy "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component" File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/my_frame_buffer_15to0.vhd Line: 64
Info (12130): Elaborated megafunction instantiation "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component" File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/my_frame_buffer_15to0.vhd Line: 64
Info (12133): Instantiated megafunction "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/my_frame_buffer_15to0.vhd Line: 64
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "65536"
    Info (12134): Parameter "numwords_b" = "65536"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "12"
    Info (12134): Parameter "width_b" = "12"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "16"
    Info (12134): Parameter "widthad_b" = "16"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_2pv3.tdf
    Info (12023): Found entity 1: altsyncram_2pv3 File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/db/altsyncram_2pv3.tdf Line: 34
Info (12128): Elaborating entity "altsyncram_2pv3" for hierarchy "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated" File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dla.tdf
    Info (12023): Found entity 1: decode_dla File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/db/decode_dla.tdf Line: 23
Info (12128): Elaborating entity "decode_dla" for hierarchy "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|decode_dla:decode2" File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/db/altsyncram_2pv3.tdf Line: 46
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_61a.tdf
    Info (12023): Found entity 1: decode_61a File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/db/decode_61a.tdf Line: 23
Info (12128): Elaborating entity "decode_61a" for hierarchy "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|decode_61a:rden_decode_b" File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/db/altsyncram_2pv3.tdf Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_8hb.tdf
    Info (12023): Found entity 1: mux_8hb File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/db/mux_8hb.tdf Line: 23
Info (12128): Elaborating entity "mux_8hb" for hierarchy "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|mux_8hb:mux3" File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/db/altsyncram_2pv3.tdf Line: 49
Info (12128): Elaborating entity "ov7670_controller" for hierarchy "ov7670_controller:Inst_ov7670_controller" File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/top_level.vhd Line: 569
Info (12128): Elaborating entity "i2c_sender" for hierarchy "ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender" File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ov7670_controller.vhd Line: 62
Info (12128): Elaborating entity "ov7670_registers" for hierarchy "ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers" File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ov7670_controller.vhd Line: 77
Info (12128): Elaborating entity "ov7670_capture" for hierarchy "ov7670_capture:Inst_ov7670_capture" File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/top_level.vhd Line: 582
Info (12128): Elaborating entity "VGA" for hierarchy "VGA:Inst_VGA" File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/top_level.vhd Line: 595
Info (12128): Elaborating entity "RGB" for hierarchy "RGB:Inst_RGB" File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/top_level.vhd Line: 607
Info (12128): Elaborating entity "RGBtoYUV" for hierarchy "RGBtoYUV:Inst_RGBtoYUV" File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/top_level.vhd Line: 632
Warning (10230): Verilog HDL assignment warning at RGBtoYUV.v(66): truncated value with size 32 to match size of target (10) File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/output_files/RGBtoYUV.v Line: 66
Warning (10230): Verilog HDL assignment warning at RGBtoYUV.v(86): truncated value with size 64 to match size of target (10) File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/output_files/RGBtoYUV.v Line: 86
Warning (10030): Net "ypos" at RGBtoYUV.v(37) has no driver or initial value, using a default initial value '0' File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/output_files/RGBtoYUV.v Line: 37
Info (12128): Elaborating entity "binToHex" for hierarchy "RGBtoYUV:Inst_RGBtoYUV|binToHex:bth" File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/output_files/RGBtoYUV.v Line: 33
Info (12128): Elaborating entity "Game" for hierarchy "RGBtoYUV:Inst_RGBtoYUV|Game:game" File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/output_files/RGBtoYUV.v Line: 53
Warning (10230): Verilog HDL assignment warning at RGBtoYUV.v(245): truncated value with size 32 to match size of target (10) File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/output_files/RGBtoYUV.v Line: 245
Warning (10230): Verilog HDL assignment warning at RGBtoYUV.v(272): truncated value with size 32 to match size of target (10) File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/output_files/RGBtoYUV.v Line: 272
Warning (10230): Verilog HDL assignment warning at RGBtoYUV.v(273): truncated value with size 32 to match size of target (10) File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/output_files/RGBtoYUV.v Line: 273
Warning (10230): Verilog HDL assignment warning at RGBtoYUV.v(290): truncated value with size 32 to match size of target (10) File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/output_files/RGBtoYUV.v Line: 290
Warning (10230): Verilog HDL assignment warning at RGBtoYUV.v(293): truncated value with size 32 to match size of target (10) File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/output_files/RGBtoYUV.v Line: 293
Warning (10230): Verilog HDL assignment warning at RGBtoYUV.v(297): truncated value with size 32 to match size of target (10) File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/output_files/RGBtoYUV.v Line: 297
Warning (10230): Verilog HDL assignment warning at RGBtoYUV.v(300): truncated value with size 32 to match size of target (10) File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/output_files/RGBtoYUV.v Line: 300
Info (12128): Elaborating entity "Address_Generator" for hierarchy "Address_Generator:Inst_Address_Generator" File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/top_level.vhd Line: 663
Info (12128): Elaborating entity "do_black_white" for hierarchy "do_black_white:Inst_black_white" File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/top_level.vhd Line: 679
Warning (10036): Verilog HDL or VHDL warning at do_black_white.vhd(77): object "remainder_not_used" assigned a value but never read File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/do_black_white.vhd Line: 77
Info (12128): Elaborating entity "binary_divider_ver1" for hierarchy "do_black_white:Inst_black_white|binary_divider_ver1:Inst_binary_divider" File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/do_black_white.vhd Line: 103
Info (12128): Elaborating entity "do_edge_detection" for hierarchy "do_edge_detection:Inst_edge_detection" File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/top_level.vhd Line: 692
Warning (10036): Verilog HDL or VHDL warning at do_edge_detection.vhd(96): object "hsync_delayed" assigned a value but never read File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/do_edge_detection.vhd Line: 96
Warning (10036): Verilog HDL or VHDL warning at do_edge_detection.vhd(97): object "vsync_delayed" assigned a value but never read File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/do_edge_detection.vhd Line: 97
Info (12128): Elaborating entity "edge_sobel_wrapper" for hierarchy "do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper" File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/do_edge_detection.vhd Line: 127
Info (12128): Elaborating entity "CacheSystem" for hierarchy "do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem" File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_edge_sobel_wrapper.vhd Line: 49
Warning (10631): VHDL Process Statement warning at ed_cache_system.vhd(151): inferring latch(es) for signal or variable "pdata_out1", which holds its previous value in one or more paths through the process File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_cache_system.vhd Line: 151
Warning (10631): VHDL Process Statement warning at ed_cache_system.vhd(151): inferring latch(es) for signal or variable "pdata_out2", which holds its previous value in one or more paths through the process File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_cache_system.vhd Line: 151
Warning (10631): VHDL Process Statement warning at ed_cache_system.vhd(151): inferring latch(es) for signal or variable "pdata_out3", which holds its previous value in one or more paths through the process File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_cache_system.vhd Line: 151
Warning (10631): VHDL Process Statement warning at ed_cache_system.vhd(151): inferring latch(es) for signal or variable "pdata_out4", which holds its previous value in one or more paths through the process File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_cache_system.vhd Line: 151
Warning (10631): VHDL Process Statement warning at ed_cache_system.vhd(151): inferring latch(es) for signal or variable "pdata_out5", which holds its previous value in one or more paths through the process File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_cache_system.vhd Line: 151
Warning (10631): VHDL Process Statement warning at ed_cache_system.vhd(151): inferring latch(es) for signal or variable "pdata_out6", which holds its previous value in one or more paths through the process File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_cache_system.vhd Line: 151
Warning (10631): VHDL Process Statement warning at ed_cache_system.vhd(151): inferring latch(es) for signal or variable "pdata_out7", which holds its previous value in one or more paths through the process File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_cache_system.vhd Line: 151
Warning (10631): VHDL Process Statement warning at ed_cache_system.vhd(151): inferring latch(es) for signal or variable "pdata_out8", which holds its previous value in one or more paths through the process File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_cache_system.vhd Line: 151
Warning (10631): VHDL Process Statement warning at ed_cache_system.vhd(151): inferring latch(es) for signal or variable "pdata_out9", which holds its previous value in one or more paths through the process File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_cache_system.vhd Line: 151
Info (10041): Inferred latch for "pdata_out9[0]" at ed_cache_system.vhd(151) File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_cache_system.vhd Line: 151
Info (10041): Inferred latch for "pdata_out9[1]" at ed_cache_system.vhd(151) File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_cache_system.vhd Line: 151
Info (10041): Inferred latch for "pdata_out9[2]" at ed_cache_system.vhd(151) File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_cache_system.vhd Line: 151
Info (10041): Inferred latch for "pdata_out9[3]" at ed_cache_system.vhd(151) File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_cache_system.vhd Line: 151
Info (10041): Inferred latch for "pdata_out9[4]" at ed_cache_system.vhd(151) File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_cache_system.vhd Line: 151
Info (10041): Inferred latch for "pdata_out9[5]" at ed_cache_system.vhd(151) File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_cache_system.vhd Line: 151
Info (10041): Inferred latch for "pdata_out9[6]" at ed_cache_system.vhd(151) File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_cache_system.vhd Line: 151
Info (10041): Inferred latch for "pdata_out9[7]" at ed_cache_system.vhd(151) File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_cache_system.vhd Line: 151
Info (10041): Inferred latch for "pdata_out8[0]" at ed_cache_system.vhd(151) File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_cache_system.vhd Line: 151
Info (10041): Inferred latch for "pdata_out8[1]" at ed_cache_system.vhd(151) File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_cache_system.vhd Line: 151
Info (10041): Inferred latch for "pdata_out8[2]" at ed_cache_system.vhd(151) File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_cache_system.vhd Line: 151
Info (10041): Inferred latch for "pdata_out8[3]" at ed_cache_system.vhd(151) File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_cache_system.vhd Line: 151
Info (10041): Inferred latch for "pdata_out8[4]" at ed_cache_system.vhd(151) File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_cache_system.vhd Line: 151
Info (10041): Inferred latch for "pdata_out8[5]" at ed_cache_system.vhd(151) File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_cache_system.vhd Line: 151
Info (10041): Inferred latch for "pdata_out8[6]" at ed_cache_system.vhd(151) File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_cache_system.vhd Line: 151
Info (10041): Inferred latch for "pdata_out8[7]" at ed_cache_system.vhd(151) File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_cache_system.vhd Line: 151
Info (10041): Inferred latch for "pdata_out7[0]" at ed_cache_system.vhd(151) File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_cache_system.vhd Line: 151
Info (10041): Inferred latch for "pdata_out7[1]" at ed_cache_system.vhd(151) File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_cache_system.vhd Line: 151
Info (10041): Inferred latch for "pdata_out7[2]" at ed_cache_system.vhd(151) File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_cache_system.vhd Line: 151
Info (10041): Inferred latch for "pdata_out7[3]" at ed_cache_system.vhd(151) File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_cache_system.vhd Line: 151
Info (10041): Inferred latch for "pdata_out7[4]" at ed_cache_system.vhd(151) File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_cache_system.vhd Line: 151
Info (10041): Inferred latch for "pdata_out7[5]" at ed_cache_system.vhd(151) File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_cache_system.vhd Line: 151
Info (10041): Inferred latch for "pdata_out7[6]" at ed_cache_system.vhd(151) File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_cache_system.vhd Line: 151
Info (10041): Inferred latch for "pdata_out7[7]" at ed_cache_system.vhd(151) File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_cache_system.vhd Line: 151
Info (10041): Inferred latch for "pdata_out6[0]" at ed_cache_system.vhd(151) File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_cache_system.vhd Line: 151
Info (10041): Inferred latch for "pdata_out6[1]" at ed_cache_system.vhd(151) File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_cache_system.vhd Line: 151
Info (10041): Inferred latch for "pdata_out6[2]" at ed_cache_system.vhd(151) File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_cache_system.vhd Line: 151
Info (10041): Inferred latch for "pdata_out6[3]" at ed_cache_system.vhd(151) File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_cache_system.vhd Line: 151
Info (10041): Inferred latch for "pdata_out6[4]" at ed_cache_system.vhd(151) File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_cache_system.vhd Line: 151
Info (10041): Inferred latch for "pdata_out6[5]" at ed_cache_system.vhd(151) File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_cache_system.vhd Line: 151
Info (10041): Inferred latch for "pdata_out6[6]" at ed_cache_system.vhd(151) File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_cache_system.vhd Line: 151
Info (10041): Inferred latch for "pdata_out6[7]" at ed_cache_system.vhd(151) File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_cache_system.vhd Line: 151
Info (10041): Inferred latch for "pdata_out5[0]" at ed_cache_system.vhd(151) File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_cache_system.vhd Line: 151
Info (10041): Inferred latch for "pdata_out5[1]" at ed_cache_system.vhd(151) File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_cache_system.vhd Line: 151
Info (10041): Inferred latch for "pdata_out5[2]" at ed_cache_system.vhd(151) File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_cache_system.vhd Line: 151
Info (10041): Inferred latch for "pdata_out5[3]" at ed_cache_system.vhd(151) File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_cache_system.vhd Line: 151
Info (10041): Inferred latch for "pdata_out5[4]" at ed_cache_system.vhd(151) File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_cache_system.vhd Line: 151
Info (10041): Inferred latch for "pdata_out5[5]" at ed_cache_system.vhd(151) File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_cache_system.vhd Line: 151
Info (10041): Inferred latch for "pdata_out5[6]" at ed_cache_system.vhd(151) File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_cache_system.vhd Line: 151
Info (10041): Inferred latch for "pdata_out5[7]" at ed_cache_system.vhd(151) File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_cache_system.vhd Line: 151
Info (10041): Inferred latch for "pdata_out4[0]" at ed_cache_system.vhd(151) File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_cache_system.vhd Line: 151
Info (10041): Inferred latch for "pdata_out4[1]" at ed_cache_system.vhd(151) File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_cache_system.vhd Line: 151
Info (10041): Inferred latch for "pdata_out4[2]" at ed_cache_system.vhd(151) File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_cache_system.vhd Line: 151
Info (10041): Inferred latch for "pdata_out4[3]" at ed_cache_system.vhd(151) File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_cache_system.vhd Line: 151
Info (10041): Inferred latch for "pdata_out4[4]" at ed_cache_system.vhd(151) File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_cache_system.vhd Line: 151
Info (10041): Inferred latch for "pdata_out4[5]" at ed_cache_system.vhd(151) File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_cache_system.vhd Line: 151
Info (10041): Inferred latch for "pdata_out4[6]" at ed_cache_system.vhd(151) File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_cache_system.vhd Line: 151
Info (10041): Inferred latch for "pdata_out4[7]" at ed_cache_system.vhd(151) File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_cache_system.vhd Line: 151
Info (10041): Inferred latch for "pdata_out3[0]" at ed_cache_system.vhd(151) File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_cache_system.vhd Line: 151
Info (10041): Inferred latch for "pdata_out3[1]" at ed_cache_system.vhd(151) File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_cache_system.vhd Line: 151
Info (10041): Inferred latch for "pdata_out3[2]" at ed_cache_system.vhd(151) File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_cache_system.vhd Line: 151
Info (10041): Inferred latch for "pdata_out3[3]" at ed_cache_system.vhd(151) File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_cache_system.vhd Line: 151
Info (10041): Inferred latch for "pdata_out3[4]" at ed_cache_system.vhd(151) File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_cache_system.vhd Line: 151
Info (10041): Inferred latch for "pdata_out3[5]" at ed_cache_system.vhd(151) File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_cache_system.vhd Line: 151
Info (10041): Inferred latch for "pdata_out3[6]" at ed_cache_system.vhd(151) File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_cache_system.vhd Line: 151
Info (10041): Inferred latch for "pdata_out3[7]" at ed_cache_system.vhd(151) File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_cache_system.vhd Line: 151
Info (10041): Inferred latch for "pdata_out2[0]" at ed_cache_system.vhd(151) File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_cache_system.vhd Line: 151
Info (10041): Inferred latch for "pdata_out2[1]" at ed_cache_system.vhd(151) File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_cache_system.vhd Line: 151
Info (10041): Inferred latch for "pdata_out2[2]" at ed_cache_system.vhd(151) File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_cache_system.vhd Line: 151
Info (10041): Inferred latch for "pdata_out2[3]" at ed_cache_system.vhd(151) File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_cache_system.vhd Line: 151
Info (10041): Inferred latch for "pdata_out2[4]" at ed_cache_system.vhd(151) File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_cache_system.vhd Line: 151
Info (10041): Inferred latch for "pdata_out2[5]" at ed_cache_system.vhd(151) File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_cache_system.vhd Line: 151
Info (10041): Inferred latch for "pdata_out2[6]" at ed_cache_system.vhd(151) File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_cache_system.vhd Line: 151
Info (10041): Inferred latch for "pdata_out2[7]" at ed_cache_system.vhd(151) File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_cache_system.vhd Line: 151
Info (10041): Inferred latch for "pdata_out1[0]" at ed_cache_system.vhd(151) File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_cache_system.vhd Line: 151
Info (10041): Inferred latch for "pdata_out1[1]" at ed_cache_system.vhd(151) File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_cache_system.vhd Line: 151
Info (10041): Inferred latch for "pdata_out1[2]" at ed_cache_system.vhd(151) File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_cache_system.vhd Line: 151
Info (10041): Inferred latch for "pdata_out1[3]" at ed_cache_system.vhd(151) File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_cache_system.vhd Line: 151
Info (10041): Inferred latch for "pdata_out1[4]" at ed_cache_system.vhd(151) File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_cache_system.vhd Line: 151
Info (10041): Inferred latch for "pdata_out1[5]" at ed_cache_system.vhd(151) File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_cache_system.vhd Line: 151
Info (10041): Inferred latch for "pdata_out1[6]" at ed_cache_system.vhd(151) File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_cache_system.vhd Line: 151
Info (10041): Inferred latch for "pdata_out1[7]" at ed_cache_system.vhd(151) File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_cache_system.vhd Line: 151
Info (12128): Elaborating entity "DoubleFiFOLineBuffer" for hierarchy "do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer" File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_cache_system.vhd Line: 92
Info (12128): Elaborating entity "FIFOLineBuffer" for hierarchy "do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1" File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_double_fifo_linebuffer.vhd Line: 37
Info (12128): Elaborating entity "SyncSignalsDelayer" for hierarchy "do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer" File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_cache_system.vhd Line: 106
Warning (10631): VHDL Process Statement warning at ed_sync_signals_delayer.vhd(74): inferring latch(es) for signal or variable "fsync_temp", which holds its previous value in one or more paths through the process File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_sync_signals_delayer.vhd Line: 74
Info (10041): Inferred latch for "fsync_temp" at ed_sync_signals_delayer.vhd(74) File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_sync_signals_delayer.vhd Line: 74
Info (12128): Elaborating entity "Counter" for hierarchy "do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|SyncSignalsDelayer:Delayer|Counter:RowsCounterComp" File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_sync_signals_delayer.vhd Line: 57
Info (12128): Elaborating entity "Counter" for hierarchy "do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:ColsCounter" File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_cache_system.vhd Line: 124
Info (12128): Elaborating entity "edge_sobel" for hierarchy "do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|edge_sobel:krnl" File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_edge_sobel_wrapper.vhd Line: 75
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ram_block1a0" File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/db/altsyncram_2pv3.tdf Line: 50
        Warning (14320): Synthesized away node "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ram_block1a1" File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/db/altsyncram_2pv3.tdf Line: 81
        Warning (14320): Synthesized away node "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ram_block1a2" File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/db/altsyncram_2pv3.tdf Line: 112
        Warning (14320): Synthesized away node "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ram_block1a3" File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/db/altsyncram_2pv3.tdf Line: 143
        Warning (14320): Synthesized away node "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ram_block1a12" File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/db/altsyncram_2pv3.tdf Line: 422
        Warning (14320): Synthesized away node "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ram_block1a13" File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/db/altsyncram_2pv3.tdf Line: 453
        Warning (14320): Synthesized away node "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ram_block1a14" File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/db/altsyncram_2pv3.tdf Line: 484
        Warning (14320): Synthesized away node "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ram_block1a15" File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/db/altsyncram_2pv3.tdf Line: 515
        Warning (14320): Synthesized away node "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ram_block1a24" File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/db/altsyncram_2pv3.tdf Line: 794
        Warning (14320): Synthesized away node "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ram_block1a25" File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/db/altsyncram_2pv3.tdf Line: 825
        Warning (14320): Synthesized away node "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ram_block1a26" File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/db/altsyncram_2pv3.tdf Line: 856
        Warning (14320): Synthesized away node "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ram_block1a27" File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/db/altsyncram_2pv3.tdf Line: 887
        Warning (14320): Synthesized away node "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ram_block1a36" File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/db/altsyncram_2pv3.tdf Line: 1166
        Warning (14320): Synthesized away node "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ram_block1a37" File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/db/altsyncram_2pv3.tdf Line: 1197
        Warning (14320): Synthesized away node "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ram_block1a38" File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/db/altsyncram_2pv3.tdf Line: 1228
        Warning (14320): Synthesized away node "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ram_block1a39" File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/db/altsyncram_2pv3.tdf Line: 1259
        Warning (14320): Synthesized away node "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ram_block1a48" File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/db/altsyncram_2pv3.tdf Line: 1538
        Warning (14320): Synthesized away node "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ram_block1a49" File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/db/altsyncram_2pv3.tdf Line: 1569
        Warning (14320): Synthesized away node "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ram_block1a50" File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/db/altsyncram_2pv3.tdf Line: 1600
        Warning (14320): Synthesized away node "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ram_block1a51" File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/db/altsyncram_2pv3.tdf Line: 1631
        Warning (14320): Synthesized away node "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ram_block1a60" File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/db/altsyncram_2pv3.tdf Line: 1910
        Warning (14320): Synthesized away node "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ram_block1a61" File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/db/altsyncram_2pv3.tdf Line: 1941
        Warning (14320): Synthesized away node "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ram_block1a62" File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/db/altsyncram_2pv3.tdf Line: 1972
        Warning (14320): Synthesized away node "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ram_block1a63" File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/db/altsyncram_2pv3.tdf Line: 2003
        Warning (14320): Synthesized away node "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ram_block1a72" File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/db/altsyncram_2pv3.tdf Line: 2282
        Warning (14320): Synthesized away node "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ram_block1a73" File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/db/altsyncram_2pv3.tdf Line: 2313
        Warning (14320): Synthesized away node "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ram_block1a74" File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/db/altsyncram_2pv3.tdf Line: 2344
        Warning (14320): Synthesized away node "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ram_block1a75" File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/db/altsyncram_2pv3.tdf Line: 2375
        Warning (14320): Synthesized away node "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ram_block1a84" File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/db/altsyncram_2pv3.tdf Line: 2654
        Warning (14320): Synthesized away node "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ram_block1a85" File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/db/altsyncram_2pv3.tdf Line: 2685
        Warning (14320): Synthesized away node "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ram_block1a86" File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/db/altsyncram_2pv3.tdf Line: 2716
        Warning (14320): Synthesized away node "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ram_block1a87" File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/db/altsyncram_2pv3.tdf Line: 2747
        Warning (14320): Synthesized away node "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ram_block1a0" File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/db/altsyncram_2pv3.tdf Line: 50
        Warning (14320): Synthesized away node "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ram_block1a1" File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/db/altsyncram_2pv3.tdf Line: 81
        Warning (14320): Synthesized away node "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ram_block1a2" File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/db/altsyncram_2pv3.tdf Line: 112
        Warning (14320): Synthesized away node "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ram_block1a3" File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/db/altsyncram_2pv3.tdf Line: 143
        Warning (14320): Synthesized away node "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ram_block1a12" File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/db/altsyncram_2pv3.tdf Line: 422
        Warning (14320): Synthesized away node "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ram_block1a13" File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/db/altsyncram_2pv3.tdf Line: 453
        Warning (14320): Synthesized away node "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ram_block1a14" File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/db/altsyncram_2pv3.tdf Line: 484
        Warning (14320): Synthesized away node "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ram_block1a15" File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/db/altsyncram_2pv3.tdf Line: 515
        Warning (14320): Synthesized away node "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ram_block1a24" File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/db/altsyncram_2pv3.tdf Line: 794
        Warning (14320): Synthesized away node "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ram_block1a25" File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/db/altsyncram_2pv3.tdf Line: 825
        Warning (14320): Synthesized away node "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ram_block1a26" File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/db/altsyncram_2pv3.tdf Line: 856
        Warning (14320): Synthesized away node "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ram_block1a27" File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/db/altsyncram_2pv3.tdf Line: 887
        Warning (14320): Synthesized away node "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ram_block1a36" File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/db/altsyncram_2pv3.tdf Line: 1166
        Warning (14320): Synthesized away node "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ram_block1a37" File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/db/altsyncram_2pv3.tdf Line: 1197
        Warning (14320): Synthesized away node "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ram_block1a38" File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/db/altsyncram_2pv3.tdf Line: 1228
        Warning (14320): Synthesized away node "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ram_block1a39" File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/db/altsyncram_2pv3.tdf Line: 1259
        Warning (14320): Synthesized away node "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ram_block1a48" File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/db/altsyncram_2pv3.tdf Line: 1538
        Warning (14320): Synthesized away node "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ram_block1a49" File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/db/altsyncram_2pv3.tdf Line: 1569
        Warning (14320): Synthesized away node "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ram_block1a50" File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/db/altsyncram_2pv3.tdf Line: 1600
        Warning (14320): Synthesized away node "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ram_block1a51" File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/db/altsyncram_2pv3.tdf Line: 1631
        Warning (14320): Synthesized away node "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ram_block1a60" File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/db/altsyncram_2pv3.tdf Line: 1910
        Warning (14320): Synthesized away node "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ram_block1a61" File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/db/altsyncram_2pv3.tdf Line: 1941
        Warning (14320): Synthesized away node "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ram_block1a62" File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/db/altsyncram_2pv3.tdf Line: 1972
        Warning (14320): Synthesized away node "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ram_block1a63" File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/db/altsyncram_2pv3.tdf Line: 2003
        Warning (14320): Synthesized away node "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ram_block1a72" File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/db/altsyncram_2pv3.tdf Line: 2282
        Warning (14320): Synthesized away node "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ram_block1a73" File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/db/altsyncram_2pv3.tdf Line: 2313
        Warning (14320): Synthesized away node "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ram_block1a74" File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/db/altsyncram_2pv3.tdf Line: 2344
        Warning (14320): Synthesized away node "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ram_block1a75" File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/db/altsyncram_2pv3.tdf Line: 2375
        Warning (14320): Synthesized away node "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ram_block1a84" File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/db/altsyncram_2pv3.tdf Line: 2654
        Warning (14320): Synthesized away node "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ram_block1a85" File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/db/altsyncram_2pv3.tdf Line: 2685
        Warning (14320): Synthesized away node "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ram_block1a86" File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/db/altsyncram_2pv3.tdf Line: 2716
        Warning (14320): Synthesized away node "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ram_block1a87" File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/db/altsyncram_2pv3.tdf Line: 2747
Warning (276020): Inferred RAM node "do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer2|ram_array_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ram_array_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Info (19000): Inferred 3 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer2|ram_array_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 4
        Info (286033): Parameter WIDTHAD_A set to 9
        Info (286033): Parameter NUMWORDS_A set to 320
        Info (286033): Parameter WIDTH_B set to 4
        Info (286033): Parameter WIDTHAD_B set to 9
        Info (286033): Parameter NUMWORDS_B set to 320
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|ram_array_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 4
        Info (286033): Parameter WIDTHAD_A set to 9
        Info (286033): Parameter NUMWORDS_A set to 320
        Info (286033): Parameter WIDTH_B set to 4
        Info (286033): Parameter WIDTHAD_B set to 9
        Info (286033): Parameter NUMWORDS_B set to 320
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276031): Inferred altsyncram megafunction from the following design logic: "ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|Mux0_rtl_0"
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter RAM_BLOCK_TYPE set to AUTO
        Info (286033): Parameter INIT_FILE set to digital_cam_impl4.digital_cam_impl40.rtl.mif
Info (278001): Inferred 7 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "RGBtoYUV:Inst_RGBtoYUV|Mod0" File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/output_files/RGBtoYUV.v Line: 33
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "RGBtoYUV:Inst_RGBtoYUV|Div0" File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/output_files/RGBtoYUV.v Line: 34
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "RGBtoYUV:Inst_RGBtoYUV|Mod1" File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/output_files/RGBtoYUV.v Line: 34
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "RGBtoYUV:Inst_RGBtoYUV|Div1" File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/output_files/RGBtoYUV.v Line: 35
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "RGBtoYUV:Inst_RGBtoYUV|Mod2" File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/output_files/RGBtoYUV.v Line: 35
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "do_black_white:Inst_black_white|binary_divider_ver1:Inst_binary_divider|Div0" File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/binary_divider.vhd Line: 37
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "RGBtoYUV:Inst_RGBtoYUV|Div4" File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/output_files/RGBtoYUV.v Line: 86
Info (12130): Elaborated megafunction instantiation "do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer2|altsyncram:ram_array_rtl_0"
Info (12133): Instantiated megafunction "do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer2|altsyncram:ram_array_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "4"
    Info (12134): Parameter "WIDTHAD_A" = "9"
    Info (12134): Parameter "NUMWORDS_A" = "320"
    Info (12134): Parameter "WIDTH_B" = "4"
    Info (12134): Parameter "WIDTHAD_B" = "9"
    Info (12134): Parameter "NUMWORDS_B" = "320"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_bio1.tdf
    Info (12023): Found entity 1: altsyncram_bio1 File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/db/altsyncram_bio1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0"
Info (12133): Instantiated megafunction "ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "8"
    Info (12134): Parameter "NUMWORDS_A" = "256"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "RAM_BLOCK_TYPE" = "AUTO"
    Info (12134): Parameter "INIT_FILE" = "digital_cam_impl4.digital_cam_impl40.rtl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_sn71.tdf
    Info (12023): Found entity 1: altsyncram_sn71 File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/db/altsyncram_sn71.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "RGBtoYUV:Inst_RGBtoYUV|lpm_divide:Mod0" File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/output_files/RGBtoYUV.v Line: 33
Info (12133): Instantiated megafunction "RGBtoYUV:Inst_RGBtoYUV|lpm_divide:Mod0" with the following parameter: File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/output_files/RGBtoYUV.v Line: 33
    Info (12134): Parameter "LPM_WIDTHN" = "10"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_h3m.tdf
    Info (12023): Found entity 1: lpm_divide_h3m File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/db/lpm_divide_h3m.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_klh.tdf
    Info (12023): Found entity 1: sign_div_unsign_klh File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/db/sign_div_unsign_klh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_eve.tdf
    Info (12023): Found entity 1: alt_u_div_eve File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/db/alt_u_div_eve.tdf Line: 23
Info (12130): Elaborated megafunction instantiation "RGBtoYUV:Inst_RGBtoYUV|lpm_divide:Div0" File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/output_files/RGBtoYUV.v Line: 34
Info (12133): Instantiated megafunction "RGBtoYUV:Inst_RGBtoYUV|lpm_divide:Div0" with the following parameter: File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/output_files/RGBtoYUV.v Line: 34
    Info (12134): Parameter "LPM_WIDTHN" = "10"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_ebm.tdf
    Info (12023): Found entity 1: lpm_divide_ebm File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/db/lpm_divide_ebm.tdf Line: 25
Info (12130): Elaborated megafunction instantiation "RGBtoYUV:Inst_RGBtoYUV|lpm_divide:Mod1" File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/output_files/RGBtoYUV.v Line: 34
Info (12133): Instantiated megafunction "RGBtoYUV:Inst_RGBtoYUV|lpm_divide:Mod1" with the following parameter: File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/output_files/RGBtoYUV.v Line: 34
    Info (12134): Parameter "LPM_WIDTHN" = "10"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12130): Elaborated megafunction instantiation "RGBtoYUV:Inst_RGBtoYUV|lpm_divide:Div1" File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/output_files/RGBtoYUV.v Line: 35
Info (12133): Instantiated megafunction "RGBtoYUV:Inst_RGBtoYUV|lpm_divide:Div1" with the following parameter: File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/output_files/RGBtoYUV.v Line: 35
    Info (12134): Parameter "LPM_WIDTHN" = "10"
    Info (12134): Parameter "LPM_WIDTHD" = "7"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_hbm.tdf
    Info (12023): Found entity 1: lpm_divide_hbm File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/db/lpm_divide_hbm.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_nlh.tdf
    Info (12023): Found entity 1: sign_div_unsign_nlh File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/db/sign_div_unsign_nlh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_kve.tdf
    Info (12023): Found entity 1: alt_u_div_kve File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/db/alt_u_div_kve.tdf Line: 23
Info (12130): Elaborated megafunction instantiation "do_black_white:Inst_black_white|binary_divider_ver1:Inst_binary_divider|lpm_divide:Div0" File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/binary_divider.vhd Line: 37
Info (12133): Instantiated megafunction "do_black_white:Inst_black_white|binary_divider_ver1:Inst_binary_divider|lpm_divide:Div0" with the following parameter: File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/binary_divider.vhd Line: 37
    Info (12134): Parameter "LPM_WIDTHN" = "8"
    Info (12134): Parameter "LPM_WIDTHD" = "8"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_9am.tdf
    Info (12023): Found entity 1: lpm_divide_9am File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/db/lpm_divide_9am.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_fkh.tdf
    Info (12023): Found entity 1: sign_div_unsign_fkh File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/db/sign_div_unsign_fkh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_4te.tdf
    Info (12023): Found entity 1: alt_u_div_4te File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/db/alt_u_div_4te.tdf Line: 23
Info (12130): Elaborated megafunction instantiation "RGBtoYUV:Inst_RGBtoYUV|lpm_divide:Div4" File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/output_files/RGBtoYUV.v Line: 86
Info (12133): Instantiated megafunction "RGBtoYUV:Inst_RGBtoYUV|lpm_divide:Div4" with the following parameter: File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/output_files/RGBtoYUV.v Line: 86
    Info (12134): Parameter "LPM_WIDTHN" = "64"
    Info (12134): Parameter "LPM_WIDTHD" = "64"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_ddm.tdf
    Info (12023): Found entity 1: lpm_divide_ddm File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/db/lpm_divide_ddm.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_jnh.tdf
    Info (12023): Found entity 1: sign_div_unsign_jnh File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/db/sign_div_unsign_jnh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_c3f.tdf
    Info (12023): Found entity 1: alt_u_div_c3f File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/db/alt_u_div_c3f.tdf Line: 23
Warning (12241): 7 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13012): Latch do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out3[7] has unsafe behavior File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_cache_system.vhd Line: 151
    Warning (13013): Ports D and ENA on the latch are fed by the same signal do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[7] File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_counter.vhd Line: 23
Warning (13012): Latch do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out7[7] has unsafe behavior File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_cache_system.vhd Line: 151
    Warning (13013): Ports D and ENA on the latch are fed by the same signal do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[7] File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_counter.vhd Line: 23
Warning (13012): Latch do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out3[4] has unsafe behavior File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_cache_system.vhd Line: 151
    Warning (13013): Ports D and ENA on the latch are fed by the same signal do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[7] File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_counter.vhd Line: 23
Warning (13012): Latch do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out7[4] has unsafe behavior File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_cache_system.vhd Line: 151
    Warning (13013): Ports D and ENA on the latch are fed by the same signal do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[7] File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_counter.vhd Line: 23
Warning (13012): Latch do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out3[5] has unsafe behavior File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_cache_system.vhd Line: 151
    Warning (13013): Ports D and ENA on the latch are fed by the same signal do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[7] File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_counter.vhd Line: 23
Warning (13012): Latch do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out7[5] has unsafe behavior File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_cache_system.vhd Line: 151
    Warning (13013): Ports D and ENA on the latch are fed by the same signal do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[7] File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_counter.vhd Line: 23
Warning (13012): Latch do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out3[6] has unsafe behavior File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_cache_system.vhd Line: 151
    Warning (13013): Ports D and ENA on the latch are fed by the same signal do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[7] File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_counter.vhd Line: 23
Warning (13012): Latch do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out7[6] has unsafe behavior File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_cache_system.vhd Line: 151
    Warning (13013): Ports D and ENA on the latch are fed by the same signal do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[7] File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_counter.vhd Line: 23
Warning (13012): Latch do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out2[6] has unsafe behavior File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_cache_system.vhd Line: 151
    Warning (13013): Ports D and ENA on the latch are fed by the same signal do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[7] File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_counter.vhd Line: 23
Warning (13012): Latch do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out4[6] has unsafe behavior File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_cache_system.vhd Line: 151
    Warning (13013): Ports D and ENA on the latch are fed by the same signal do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[7] File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_counter.vhd Line: 23
Warning (13012): Latch do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out2[7] has unsafe behavior File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_cache_system.vhd Line: 151
    Warning (13013): Ports D and ENA on the latch are fed by the same signal do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[7] File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_counter.vhd Line: 23
Warning (13012): Latch do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out4[7] has unsafe behavior File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_cache_system.vhd Line: 151
    Warning (13013): Ports D and ENA on the latch are fed by the same signal do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[7] File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_counter.vhd Line: 23
Warning (13012): Latch do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out2[4] has unsafe behavior File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_cache_system.vhd Line: 151
    Warning (13013): Ports D and ENA on the latch are fed by the same signal do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[7] File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_counter.vhd Line: 23
Warning (13012): Latch do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out4[4] has unsafe behavior File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_cache_system.vhd Line: 151
    Warning (13013): Ports D and ENA on the latch are fed by the same signal do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[7] File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_counter.vhd Line: 23
Warning (13012): Latch do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out2[5] has unsafe behavior File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_cache_system.vhd Line: 151
    Warning (13013): Ports D and ENA on the latch are fed by the same signal do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[7] File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_counter.vhd Line: 23
Warning (13012): Latch do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out4[5] has unsafe behavior File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_cache_system.vhd Line: 151
    Warning (13013): Ports D and ENA on the latch are fed by the same signal do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[7] File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_counter.vhd Line: 23
Warning (13012): Latch do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out1[7] has unsafe behavior File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_cache_system.vhd Line: 151
    Warning (13013): Ports D and ENA on the latch are fed by the same signal do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[7] File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_counter.vhd Line: 23
Warning (13012): Latch do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out1[4] has unsafe behavior File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_cache_system.vhd Line: 151
    Warning (13013): Ports D and ENA on the latch are fed by the same signal do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[7] File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_counter.vhd Line: 23
Warning (13012): Latch do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out1[5] has unsafe behavior File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_cache_system.vhd Line: 151
    Warning (13013): Ports D and ENA on the latch are fed by the same signal do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[7] File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_counter.vhd Line: 23
Warning (13012): Latch do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out1[6] has unsafe behavior File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_cache_system.vhd Line: 151
    Warning (13013): Ports D and ENA on the latch are fed by the same signal do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[7] File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_counter.vhd Line: 23
Warning (13012): Latch do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out9[7] has unsafe behavior File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_cache_system.vhd Line: 151
    Warning (13013): Ports D and ENA on the latch are fed by the same signal do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[7] File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_counter.vhd Line: 23
Warning (13012): Latch do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out9[4] has unsafe behavior File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_cache_system.vhd Line: 151
    Warning (13013): Ports D and ENA on the latch are fed by the same signal do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[7] File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_counter.vhd Line: 23
Warning (13012): Latch do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out9[5] has unsafe behavior File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_cache_system.vhd Line: 151
    Warning (13013): Ports D and ENA on the latch are fed by the same signal do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[7] File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_counter.vhd Line: 23
Warning (13012): Latch do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out9[6] has unsafe behavior File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_cache_system.vhd Line: 151
    Warning (13013): Ports D and ENA on the latch are fed by the same signal do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[7] File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_counter.vhd Line: 23
Warning (13012): Latch do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out8[6] has unsafe behavior File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_cache_system.vhd Line: 151
    Warning (13013): Ports D and ENA on the latch are fed by the same signal do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[7] File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_counter.vhd Line: 23
Warning (13012): Latch do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out6[6] has unsafe behavior File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_cache_system.vhd Line: 151
    Warning (13013): Ports D and ENA on the latch are fed by the same signal do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[7] File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_counter.vhd Line: 23
Warning (13012): Latch do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out8[7] has unsafe behavior File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_cache_system.vhd Line: 151
    Warning (13013): Ports D and ENA on the latch are fed by the same signal do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[7] File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_counter.vhd Line: 23
Warning (13012): Latch do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out6[7] has unsafe behavior File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_cache_system.vhd Line: 151
    Warning (13013): Ports D and ENA on the latch are fed by the same signal do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[7] File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_counter.vhd Line: 23
Warning (13012): Latch do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out8[4] has unsafe behavior File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_cache_system.vhd Line: 151
    Warning (13013): Ports D and ENA on the latch are fed by the same signal do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[7] File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_counter.vhd Line: 23
Warning (13012): Latch do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out6[4] has unsafe behavior File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_cache_system.vhd Line: 151
    Warning (13013): Ports D and ENA on the latch are fed by the same signal do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[7] File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_counter.vhd Line: 23
Warning (13012): Latch do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out8[5] has unsafe behavior File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_cache_system.vhd Line: 151
    Warning (13013): Ports D and ENA on the latch are fed by the same signal do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[7] File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_counter.vhd Line: 23
Warning (13012): Latch do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|pdata_out6[5] has unsafe behavior File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_cache_system.vhd Line: 151
    Warning (13013): Ports D and ENA on the latch are fed by the same signal do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|Counter:RowsCounter|num[7] File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/ed_counter.vhd Line: 23
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "vga_sync_N" is stuck at VCC File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/top_level.vhd Line: 47
    Warning (13410): Pin "ov7670_pwdn" is stuck at GND File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/top_level.vhd Line: 57
    Warning (13410): Pin "ov7670_reset" is stuck at VCC File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/top_level.vhd Line: 58
    Warning (13410): Pin "HEX3[0]" is stuck at GND File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/top_level.vhd Line: 68
    Warning (13410): Pin "HEX3[1]" is stuck at GND File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/top_level.vhd Line: 68
    Warning (13410): Pin "HEX3[2]" is stuck at GND File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/top_level.vhd Line: 68
    Warning (13410): Pin "HEX3[3]" is stuck at GND File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/top_level.vhd Line: 68
    Warning (13410): Pin "HEX3[4]" is stuck at GND File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/top_level.vhd Line: 68
    Warning (13410): Pin "HEX3[5]" is stuck at GND File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/top_level.vhd Line: 68
    Warning (13410): Pin "HEX3[6]" is stuck at VCC File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/top_level.vhd Line: 68
    Warning (13410): Pin "HEX4[0]" is stuck at GND File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/top_level.vhd Line: 69
    Warning (13410): Pin "HEX4[1]" is stuck at GND File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/top_level.vhd Line: 69
    Warning (13410): Pin "HEX4[2]" is stuck at GND File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/top_level.vhd Line: 69
    Warning (13410): Pin "HEX4[3]" is stuck at GND File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/top_level.vhd Line: 69
    Warning (13410): Pin "HEX4[4]" is stuck at GND File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/top_level.vhd Line: 69
    Warning (13410): Pin "HEX4[5]" is stuck at GND File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/top_level.vhd Line: 69
    Warning (13410): Pin "HEX4[6]" is stuck at VCC File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/top_level.vhd Line: 69
    Warning (13410): Pin "HEX5[0]" is stuck at GND File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/top_level.vhd Line: 70
    Warning (13410): Pin "HEX5[1]" is stuck at GND File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/top_level.vhd Line: 70
    Warning (13410): Pin "HEX5[2]" is stuck at GND File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/top_level.vhd Line: 70
    Warning (13410): Pin "HEX5[3]" is stuck at GND File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/top_level.vhd Line: 70
    Warning (13410): Pin "HEX5[4]" is stuck at GND File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/top_level.vhd Line: 70
    Warning (13410): Pin "HEX5[5]" is stuck at GND File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/top_level.vhd Line: 70
    Warning (13410): Pin "HEX5[6]" is stuck at VCC File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/top_level.vhd Line: 70
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 10 node(s), including 0 DDIO, 4 PLL, 0 transceiver and 0 LCELL
Warning: RST port on the PLL is not properly connected on instance my_altpll:Inst_four_clocks_pll|altpll:altpll_component|my_altpll_altpll:auto_generated|generic_pll4. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/db/my_altpll_altpll.v Line: 108
    Info: Must be connected
Warning: RST port on the PLL is not properly connected on instance my_altpll:Inst_four_clocks_pll|altpll:altpll_component|my_altpll_altpll:auto_generated|generic_pll2. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/db/my_altpll_altpll.v Line: 80
    Info: Must be connected
Warning: RST port on the PLL is not properly connected on instance my_altpll:Inst_four_clocks_pll|altpll:altpll_component|my_altpll_altpll:auto_generated|generic_pll1. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/db/my_altpll_altpll.v Line: 66
    Info: Must be connected
Warning: RST port on the PLL is not properly connected on instance my_altpll:Inst_four_clocks_pll|altpll:altpll_component|my_altpll_altpll:auto_generated|generic_pll3. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/db/my_altpll_altpll.v Line: 94
    Info: Must be connected
Warning (21074): Design contains 6 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "SW_GAME_MODUS" File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/top_level.vhd Line: 36
    Warning (15610): No output dependent on input pin "BTN_GAME_MODUS" File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/top_level.vhd Line: 37
    Warning (15610): No output dependent on input pin "KEY[0]" File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/top_level.vhd Line: 63
    Warning (15610): No output dependent on input pin "KEY[1]" File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/top_level.vhd Line: 63
    Warning (15610): No output dependent on input pin "KEY[2]" File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/top_level.vhd Line: 63
    Warning (15610): No output dependent on input pin "KEY[3]" File: C:/Users/Soufiane/Desktop/School 2017-2018/Semester 2/Socoe/Project/HandMovement/digital_cam_impl4 (1)_restored/top_level.vhd Line: 63
Info (21057): Implemented 6917 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 21 input pins
    Info (21059): Implemented 78 output pins
    Info (21060): Implemented 1 bidirectional pins
    Info (21061): Implemented 6469 logic cells
    Info (21064): Implemented 344 RAM segments
    Info (21065): Implemented 4 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 276 warnings
    Info: Peak virtual memory: 5028 megabytes
    Info: Processing ended: Thu Jun 21 01:13:10 2018
    Info: Elapsed time: 00:00:41
    Info: Total CPU time (on all processors): 00:01:03


