/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [9:0] _02_;
  wire [9:0] _03_;
  wire [8:0] _04_;
  wire [4:0] _05_;
  reg [19:0] _06_;
  wire [45:0] _07_;
  wire [4:0] celloutsig_0_0z;
  wire [9:0] celloutsig_0_10z;
  wire [7:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [2:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [3:0] celloutsig_0_1z;
  wire [10:0] celloutsig_0_21z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire [14:0] celloutsig_0_25z;
  wire [2:0] celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire [3:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [3:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [11:0] celloutsig_1_13z;
  wire celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [2:0] celloutsig_1_1z;
  wire [28:0] celloutsig_1_2z;
  wire [2:0] celloutsig_1_3z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_6z = ~(celloutsig_1_2z[26] | celloutsig_1_0z);
  assign celloutsig_0_7z = ~(_00_ | celloutsig_0_1z[0]);
  assign celloutsig_0_8z = ~((celloutsig_0_2z[2] | celloutsig_0_1z[3]) & celloutsig_0_3z);
  assign celloutsig_0_3z = ~(celloutsig_0_2z[2] ^ celloutsig_0_0z[1]);
  assign celloutsig_1_8z = ~(celloutsig_1_5z ^ celloutsig_1_6z);
  assign celloutsig_1_18z = ~(celloutsig_1_15z ^ celloutsig_1_6z);
  assign celloutsig_0_18z = ~(celloutsig_0_13z ^ celloutsig_0_3z);
  reg [9:0] _15_;
  always_ff @(posedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _15_ <= 10'h000;
    else _15_ <= { _02_[9:6], celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_7z, celloutsig_1_8z };
  assign { _03_[9:6], _01_, _03_[4:0] } = _15_;
  reg [4:0] _16_;
  always_ff @(negedge celloutsig_1_18z, negedge clkin_data[32])
    if (!clkin_data[32]) _16_ <= 5'h00;
    else _16_ <= celloutsig_0_0z;
  assign { _05_[4:1], _00_ } = _16_;
  always_ff @(posedge celloutsig_1_18z, posedge clkin_data[32])
    if (clkin_data[32]) _06_ <= 20'h00000;
    else _06_ <= { celloutsig_0_0z[4], celloutsig_0_18z, celloutsig_0_3z, celloutsig_0_9z, celloutsig_0_8z, celloutsig_0_5z, celloutsig_0_18z, celloutsig_0_7z, celloutsig_0_5z, celloutsig_0_13z, celloutsig_0_17z, celloutsig_0_7z, celloutsig_0_18z, celloutsig_0_3z, celloutsig_0_14z };
  reg [45:0] _18_;
  always_ff @(negedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _18_ <= 46'h000000000000;
    else _18_ <= { in_data[145:138], celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_1z };
  assign { _07_[45:31], _02_[9:6], _07_[26:18], _04_[8:2], _07_[10:0] } = _18_;
  assign celloutsig_0_2z = celloutsig_0_0z[3:1] & in_data[10:8];
  assign celloutsig_0_10z = { _05_[2], celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_7z, celloutsig_0_2z, celloutsig_0_3z } / { 1'h1, celloutsig_0_0z[3:0], celloutsig_0_1z, in_data[0] };
  assign celloutsig_1_1z = in_data[120:118] / { 1'h1, in_data[170:169] };
  assign celloutsig_1_7z = { celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_3z } == { _04_[2], _07_[10:8], celloutsig_1_5z };
  assign celloutsig_1_19z = celloutsig_1_13z[4:2] == { _01_, _03_[4:3] };
  assign celloutsig_0_14z = { in_data[69:65], celloutsig_0_12z, celloutsig_0_13z } == { celloutsig_0_10z[2:1], _05_[4:1], _00_ };
  assign celloutsig_0_24z = _06_[12:3] === { in_data[48:46], _05_[4:1], _00_, celloutsig_0_23z, celloutsig_0_8z };
  assign celloutsig_0_12z = { celloutsig_0_0z[0], celloutsig_0_1z } >= { celloutsig_0_2z[2], celloutsig_0_9z };
  assign celloutsig_1_0z = in_data[125:113] && in_data[125:113];
  assign celloutsig_0_5z = celloutsig_0_4z || in_data[7:4];
  assign celloutsig_0_23z = { in_data[39:32], celloutsig_0_3z, celloutsig_0_5z } || { in_data[73:65], celloutsig_0_12z };
  assign celloutsig_1_2z = in_data[162:134] % { 1'h1, in_data[144:118], celloutsig_1_0z };
  assign celloutsig_0_9z = { in_data[25:24], celloutsig_0_7z, celloutsig_0_7z } % { 1'h1, celloutsig_0_0z[3:1] };
  assign celloutsig_0_11z = { celloutsig_0_4z[2:1], celloutsig_0_7z, celloutsig_0_4z, celloutsig_0_8z } % { 1'h1, celloutsig_0_2z, celloutsig_0_4z };
  assign celloutsig_1_15z = in_data[118:115] !== { _01_, _03_[4:2] };
  assign celloutsig_0_13z = celloutsig_0_2z !== celloutsig_0_11z[5:3];
  assign celloutsig_0_0z = in_data[68:64] | in_data[13:9];
  assign celloutsig_1_13z = { celloutsig_1_0z, celloutsig_1_8z, _03_[9:6], _01_, _03_[4:0] } | { celloutsig_1_2z[14:4], celloutsig_1_6z };
  assign celloutsig_0_1z = in_data[71:68] | celloutsig_0_0z[3:0];
  assign celloutsig_0_21z = { celloutsig_0_8z, celloutsig_0_12z, celloutsig_0_4z, celloutsig_0_7z, celloutsig_0_2z, celloutsig_0_3z } | { celloutsig_0_8z, celloutsig_0_13z, celloutsig_0_15z, celloutsig_0_17z, celloutsig_0_1z, celloutsig_0_18z };
  assign celloutsig_0_25z = { celloutsig_0_0z[3:0], celloutsig_0_3z, celloutsig_0_12z, celloutsig_0_3z, celloutsig_0_13z, celloutsig_0_13z, _05_[4:1], _00_, celloutsig_0_24z } | { _05_[2:1], _00_, celloutsig_0_21z, celloutsig_0_18z };
  assign celloutsig_1_3z = { celloutsig_1_1z[2:1], celloutsig_1_0z } | celloutsig_1_2z[26:24];
  assign celloutsig_0_15z = | { celloutsig_0_12z, celloutsig_0_8z, _05_[3], celloutsig_0_2z };
  assign celloutsig_1_5z = ~^ { celloutsig_1_2z[28:27], celloutsig_1_0z };
  assign celloutsig_0_4z = { in_data[18], celloutsig_0_2z } << in_data[70:67];
  assign celloutsig_0_17z = celloutsig_0_9z[3:1] <<< { celloutsig_0_2z[1:0], celloutsig_0_8z };
  assign _02_[5:0] = { celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_7z, celloutsig_1_8z };
  assign _03_[5] = _01_;
  assign _04_[1] = celloutsig_1_5z;
  assign _05_[0] = _00_;
  assign { _07_[30:27], _07_[17:11] } = { _02_[9:6], _04_[8:2] };
  assign { out_data[128], out_data[96], out_data[32], out_data[14:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_24z, celloutsig_0_25z };
endmodule
