#-----------------------------------------------------------
# PlanAhead v12.4
# Build 108585 by hdbuild on Tue Nov  9 17:32:56 MST 2010
# Start of session at: Sun Feb 20 20:17:13 2011
# Process ID: 5640
# Log file: C:/Documents and Settings/nb418308/Desktop/FPGArcade/VGA_Driver/planAhead_run_1/planAhead.log
# Journal file: C:/Documents and Settings/nb418308/Desktop/FPGArcade/VGA_Driver/planAhead_run_1/planAhead.jou
#-----------------------------------------------------------
INFO: [HD-Licensing 0] Attempting to get a license: PlanAhead
INFO: [HD-Licensing 1] Got a license: PlanAhead
INFO: [HD-ArchReader 0] Loading parts and site information from C:\Xilinx\12.4\ISE_DS\PlanAhead\parts\arch.xml
INFO: [HD-RTPRIM 0] Parsing RTL primitives file 'C:\Xilinx\12.4\ISE_DS\PlanAhead\parts\xilinx\rtl\prims\rtl_prims.xml'
INFO: [HD-RTPRIM 1] Finished Parsing RTL primitives file 'C:\Xilinx\12.4\ISE_DS\PlanAhead\parts\xilinx\rtl\prims\rtl_prims.xml'
start_gui -source {C:/Documents and Settings/nb418308/Desktop/FPGArcade/VGA_Driver/pa.fromHdl.tcl}
# create_project -name VGA_Driver -dir "C:/Documents and Settings/nb418308/Desktop/FPGArcade/VGA_Driver/planAhead_run_1" -part xc3s500efg320-4
# set_param project.pinAheadLayout yes
# set srcset [get_property srcset [current_run -impl]]
# set_property top top $srcset
# set_param project.paUcfFile  "top.ucf"
# set hdlfile [add_files [list {clk25MHz.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {top.vhdl}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# add_files "top.ucf" -fileset [get_property constrset [current_run]]
# open_rtl_design -part xc3s500efg320-4
INFO: [HD-RTLIN 2] Parsing VHDL file "C:\Xilinx\12.4\ISE_DS\PlanAhead\parts\xilinx\rtl\lib\synplify\synattr.vhd" into library synplify
INFO: [HD-RTLIN 2] Parsing package <attributes>.
INFO: [HD-RTLIN 2] Parsing VHDL file "C:\Xilinx\12.4\ISE_DS\PlanAhead\parts\xilinx\rtl\lib\synplify\synattr.vhd" into library synplify
INFO: [HD-RTLIN 2] Parsing package <attributes>.
INFO: [HD-RTLIN 2] Parsing VHDL file "C:\Documents and Settings\nb418308\Desktop\FPGArcade\VGA_Driver\clk25MHz.vhd" into library work
INFO: [HD-RTLIN 2] Parsing entity <clk25MHz>.
INFO: [HD-RTLIN 2] Parsing architecture <Behavioral> of entity <clk25mhz>.
INFO: [HD-RTLIN 2] Parsing VHDL file "C:\Documents and Settings\nb418308\Desktop\FPGArcade\VGA_Driver\top.vhdl" into library work
INFO: [HD-RTLIN 2] Parsing entity <top>.
INFO: [HD-RTLIN 2] Parsing architecture <Behavioral> of entity <top>.
INFO: [HD-RTLIN 2] Elaborating entity <top> (architecture <Behavioral>) from library <work>.
INFO: [HD-RTLIN 2] Elaborating entity <clk25MHz> (architecture <Behavioral>) from library <work>.
INFO: [HD-ArchReader 18] Reading macro library C:/Xilinx/12.4/ISE_DS/PlanAhead/./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn
INFO: [HD-EDIFIN 0] Parsing Edif File 'C:/Xilinx/12.4/ISE_DS/PlanAhead/./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn'
INFO: [HD-EDIFIN 1] Finished Parsing Edif File 'C:/Xilinx/12.4/ISE_DS/PlanAhead/./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn'
INFO: [HD-ArchReader 7] Loading clock regions from C:/Xilinx/12.4/ISE_DS/PlanAhead/parts/xilinx/spartan3e/spartan3e/xc3s500e/ClockRegion.xml
INFO: [HD-ArchReader 8] Loading clock buffers from C:/Xilinx/12.4/ISE_DS/PlanAhead/parts/xilinx/spartan3e/spartan3e/xc3s500e/ClockBuffers.xml
INFO: [HD-ArchReader 3] Loading package from C:/Xilinx/12.4/ISE_DS/PlanAhead/parts/xilinx/spartan3e/spartan3e/xc3s500e/fg320/Package.xml
INFO: [HD-ArchReader 4] Loading io standards from C:/Xilinx/12.4/ISE_DS/PlanAhead/./parts/xilinx/spartan3e/IOStandards.xml
INFO: [HD-ArchReader 5] Loading pkg sso from C:/Xilinx/12.4/ISE_DS/PlanAhead/parts/xilinx/spartan3e/spartan3e/xc3s500e/fg320/SSORules.xml
INFO: [HD-GDRC 0] Loading list of drcs for the architecture : C:/Xilinx/12.4/ISE_DS/PlanAhead/./parts/xilinx/spartan3e/spartan3e/drc.xml
INFO: [HD-UCFReader 0] Parsing UCF File : .\top.ucf
INFO: [HD-UCFReader 1] Finished Parsing UCF File : .\top.ucf

DESIGN RULE CHECK VIOLATION REPORT
   Build: PlanAhead v12.4 by hdbuild
          on  Tue Nov  9 17:32:56 MST 2010
  Report: by nb418308 on host T4Y0022681F3474, pid 5640
          on Sun Feb 20 20:17:43 2011

REPORT SUMMARY
            Netlist: top
          Floorplan: <none>
      Design limits: <entire design considered>
             Checks: Unknown block name
                     Unknown Unisim pin name
                     Mismatching Attribute
           Max vios: <unlimited>
         Vios found: 14

REPORT DETAILS
ULMN#1
Unknown block name - <no location>
Block name RTL_GND is not a valid Unisim for the specified architecture. No block of type RTL_GND exists in the Unisim library for the spartan3e architecture.
Related Vios: <none>

ULMN#2
Unknown block name - <no location>
Block name RTL_PWR is not a valid Unisim for the specified architecture. No block of type RTL_PWR exists in the Unisim library for the spartan3e architecture.
Related Vios: <none>

ULMN#3
Unknown block name - <no location>
Block name RTL_FDRSE is not a valid Unisim for the specified architecture. No block of type RTL_FDRSE exists in the Unisim library for the spartan3e architecture.
Related Vios: <none>

ULMN#4
Unknown block name - <no location>
Block name RTL_equal_32 is not a valid Unisim for the specified architecture. No block of type RTL_equal_32 exists in the Unisim library for the spartan3e architecture.
Related Vios: <none>

ULMN#5
Unknown block name - <no location>
Block name RTL_INV is not a valid Unisim for the specified architecture. No block of type RTL_INV exists in the Unisim library for the spartan3e architecture.
Related Vios: <none>

ULMN#6
Unknown block name - <no location>
Block name RTL_wide_fdrse_32 is not a valid Unisim for the specified architecture. No block of type RTL_wide_fdrse_32 exists in the Unisim library for the spartan3e architecture.
Related Vios: <none>

ULMN#7
Unknown block name - <no location>
Block name RTL_add_32u_32u is not a valid Unisim for the specified architecture. No block of type RTL_add_32u_32u exists in the Unisim library for the spartan3e architecture.
Related Vios: <none>

ULMN#8
Unknown block name - <no location>
Block name RTL_wide_fdrse_10 is not a valid Unisim for the specified architecture. No block of type RTL_wide_fdrse_10 exists in the Unisim library for the spartan3e architecture.
Related Vios: <none>

ULMN#9
Unknown block name - <no location>
Block name RTL_add_10u_10u is not a valid Unisim for the specified architecture. No block of type RTL_add_10u_10u exists in the Unisim library for the spartan3e architecture.
Related Vios: <none>

ULMN#10
Unknown block name - <no location>
Block name RTL_LessThan_10u_10u is not a valid Unisim for the specified architecture. No block of type RTL_LessThan_10u_10u exists in the Unisim library for the spartan3e architecture.
Related Vios: <none>

ULMN#11
Unknown block name - <no location>
Block name RTL_AND is not a valid Unisim for the specified architecture. No block of type RTL_AND exists in the Unisim library for the spartan3e architecture.
Related Vios: <none>

ULMN#12
Unknown block name - <no location>
Block name RTL_wide_fdrse_3 is not a valid Unisim for the specified architecture. No block of type RTL_wide_fdrse_3 exists in the Unisim library for the spartan3e architecture.
Related Vios: <none>

ULMN#13
Unknown block name - <no location>
Block name RTL_wide_fdrse_2 is not a valid Unisim for the specified architecture. No block of type RTL_wide_fdrse_2 exists in the Unisim library for the spartan3e architecture.
Related Vios: <none>

ULMN#14
Unknown block name - <no location>
Block name RTL_equal_10 is not a valid Unisim for the specified architecture. No block of type RTL_equal_10 exists in the Unisim library for the spartan3e architecture.
Related Vios: <none>

INFO: [HD-LIB 0] Reading timing library C:/Xilinx/12.4/ISE_DS/PlanAhead/parts/xilinx/spartan3e/spartan3e/spartan3e-4.lib .
INFO: [HD-LIB 1] Done reading timing library C:/Xilinx/12.4/ISE_DS/PlanAhead/parts/xilinx/spartan3e/spartan3e/spartan3e-4.lib .
exit
INFO: [HD-Application 0] Exiting PlanAhead...
INFO: [HD-Licensing 2] Releasing license: PlanAhead
