<!DOCTYPE html>
<html lang="en">
<head>
<meta charset="utf-8">
<title>Registers - hs_5_0</title>
<style>
table th { border: 1px solid; }
table td { border: 1px solid; }
</style>
</head>
<body>
<hr />
<h2>title: Registers - hs_5_0
description: A hull shader consists of three distinct phases control point phase, fork phase, and join phase. Each phase has its own sets of input and output registers.
ms.assetid: 82F689EF-D3F4-40B5-9A2C-1F97F4CE6501
ms.topic: article
ms.date: 05/31/2018</h2>
<h1>Registers - hs_5_0</h1>
<p>A hull shader consists of three distinct phases: control point phase, fork phase, and join phase. Each phase has its own sets of input and output registers.</p>
<h2>Control Point Phase</h2>
<p>hs_control_point_phase is a shader program with the following register model.</p>
<h3>Input Registers</h3>
<table>
<thead>
<tr>
<th>Register Type</th>
<th>Count</th>
<th>R/W</th>
<th>Dimension</th>
<th>Indexable by r#</th>
<th>Defaults</th>
<th>Requires DCL</th>
</tr>
</thead>
<tbody>
<tr>
<td>32-bit Temp (r#)</td>
<td>4096(r#+x#[n])</td>
<td>R/W</td>
<td>4</td>
<td>No</td>
<td>None</td>
<td>Yes</td>
</tr>
<tr>
<td>32-bit indexable Temp Array (x#[n])</td>
<td>4096(r#+x#[n])</td>
<td>R/W</td>
<td>4</td>
<td>Yes</td>
<td>None</td>
<td>Yes</td>
</tr>
<tr>
<td>32-bit Input (v[vertex][element])</td>
<td>32(element)*32(vert)</td>
<td>R</td>
<td>4</td>
<td>Yes</td>
<td>None</td>
<td>Yes</td>
</tr>
<tr>
<td>32-bit UINT Input vOutputControlPointID(23.7)</td>
<td>1</td>
<td>R</td>
<td>1</td>
<td>No</td>
<td>None</td>
<td>Yes</td>
</tr>
<tr>
<td>32-bit UINT Input PrimitiveID (vPrim)</td>
<td>1</td>
<td>R</td>
<td>1</td>
<td>No</td>
<td>N/A</td>
<td>Yes</td>
</tr>
<tr>
<td>Element in an input resource (t#)</td>
<td>128</td>
<td>R</td>
<td>128</td>
<td>Yes</td>
<td>None</td>
<td>Yes</td>
</tr>
<tr>
<td>Sampler (s#)</td>
<td>16</td>
<td>R</td>
<td>1</td>
<td>Yes</td>
<td>None</td>
<td>Yes</td>
</tr>
<tr>
<td>ConstantBuffer reference (cb#[index])</td>
<td>15</td>
<td>R</td>
<td>4</td>
<td>Yes</td>
<td>None</td>
<td>Yes</td>
</tr>
<tr>
<td>Immediate ConstantBuffer reference (icb[index])</td>
<td>1</td>
<td>R</td>
<td>4</td>
<td>Yes (contents)</td>
<td>None</td>
<td>Yes</td>
</tr>
</tbody>
</table>
<p>Â </p>
<h3>Output Registers</h3>
<table>
<thead>
<tr>
<th>Register Type</th>
<th>Count</th>
<th>R/W</th>
<th>Dimension</th>
<th>Indexable by r#</th>
<th>Defaults</th>
<th>Requires DCL</th>
</tr>
</thead>
<tbody>
<tr>
<td>32-bit output Vertex Data Element (o#)</td>
<td>32</td>
<td>W</td>
<td>4</td>
<td>Yes</td>
<td>None</td>
<td>Yes</td>
</tr>
</tbody>
</table>
<p>Â </p>
<p>Each hull shader control point phase output register is up to a 4-vector, of which up to 32 registers can be declared. There are also from 1 to 32 output control points declared, which scales amount of storage required. Let us refer to the maximum allowable aggregate number of scalars across all hull shader control point phase output as #cp_output_max.</p>
<p>#cp_output_max = 3968 scalars.</p>
<p>This limit is based on a design point for certain hardware of 4096*32-bit storage here. The amount for control point output is 3968=4096-128, which is 32(control points)*4(components)*32(elements) - 4(components)*32(elements). The subtraction reserves 128 scalars (one control point) worth of space dedicated to the hull shader phase 2 and 3. The choice of reserving 128 scalars for patch constants -- rather than allowing the amount to be simply whatever of the 4096 scalars of storage is unused by output control points -- accommodates the limits of another particular hardware design. The control point phase can declare 32 output control points, but they just canâ€™t be fully 32 elements with 4 components each, because the total storage would be too high.</p>
<h2>Fork Phase</h2>
<p>The following registers are visible in the hs_fork_phase model.</p>
<p>The input resources (t#), samplers (s#), constant buffers (cb#) and immediate constant buffer (icb) below are all shared state with all other hull shader phases. That is, from the API/DDI point of view, the hull shader has a single set of input resource state for all phases. This goes with the fact that from the API/DDI point of view, the hull shader is a single atomic shader; the phases within it are implementation details.</p>
<h3>Input Registers</h3>
<table>
<thead>
<tr>
<th>Register Type</th>
<th>Count</th>
<th>R/W</th>
<th>Dimension</th>
<th>Indexable by r#</th>
<th>Defaults</th>
<th>Requires DCL</th>
</tr>
</thead>
<tbody>
<tr>
<td>32-bit Temp (r#)</td>
<td>4096(r#+x#[n])</td>
<td>R/W</td>
<td>4</td>
<td>No</td>
<td>None</td>
<td>Yes</td>
</tr>
<tr>
<td>32-bit indexable Temp Array (x#[n])</td>
<td>4096(r#+x#[n])</td>
<td>R/W</td>
<td>4</td>
<td>Yes</td>
<td>None</td>
<td>Yes</td>
</tr>
<tr>
<td>32-bit Input Control Points (vicp[vertex][element]) (pre-Control Point Phase)</td>
<td>32 See note below</td>
<td>R</td>
<td>4(component)*32(element)*32(vert)</td>
<td>Yes</td>
<td>None</td>
<td>Yes</td>
</tr>
<tr>
<td>32-bit Output Control Points (vocp[vertex][element]]) (post-Control Point Phase)</td>
<td>32 See note below</td>
<td>R</td>
<td>4(component)*32(element)*32(vert)</td>
<td>Yes</td>
<td>None</td>
<td>Yes</td>
</tr>
<tr>
<td>32-bit UINT Input PrimitiveID (vPrim)</td>
<td>1</td>
<td>R</td>
<td>1</td>
<td>No</td>
<td>N/A</td>
<td>Yes</td>
</tr>
<tr>
<td>32-bit UINT Input ForkInstanceID(23.8) (vForkInstanceID)</td>
<td>1</td>
<td>R</td>
<td>1</td>
<td>No</td>
<td>N/A</td>
<td>Yes</td>
</tr>
<tr>
<td>Element in an input resource (t#)</td>
<td>128</td>
<td>R</td>
<td>128</td>
<td>Yes</td>
<td>None</td>
<td>Yes</td>
</tr>
<tr>
<td>Sampler (s#)</td>
<td>16</td>
<td>R</td>
<td>1</td>
<td>Yes</td>
<td>None</td>
<td>Yes</td>
</tr>
<tr>
<td>ConstantBuffer reference (cb#[index])</td>
<td>15</td>
<td>R</td>
<td>4</td>
<td>Yes</td>
<td>None</td>
<td>Yes</td>
</tr>
<tr>
<td>Immediate ConstantBuffer reference (icb[index])</td>
<td>1</td>
<td>R</td>
<td>4</td>
<td>Yes (contents)</td>
<td>None</td>
<td>Yes</td>
</tr>
</tbody>
</table>
<p>Â </p>
<blockquote>
<p>[!Note]
The hull shader fork phaseâ€™s input control point register (vicp) declarations must be any subset, along the [element] axis, of the hull shader control point input (pre-control point phase). Similarly the declarations for inputting the output control points (vocp) must be any subset, along the [element] axis, of the hull shader output control points (post-control point phase).</p>
<p>Along the [vertex] axis, the number of control points to be read for each of the vicp and vocp must similarly be a subset of the hull shader input control point count and hull shader output control point count, respectively. For example, if the vertex axis of the vocp registers are declared with n vertices, that makes the control point phaseâ€™s output control points [0..n-1] available as read only input to the fork phase.</p>
</blockquote>
<h3>Output Registers</h3>
<table>
<thead>
<tr>
<th>Register</th>
<th>Count</th>
<th>R/W</th>
<th>Dimension</th>
<th>Indexable by r#</th>
<th>Defaults</th>
<th>Requires DCL</th>
</tr>
</thead>
<tbody>
<tr>
<td>32-bit output Patch Constant Data Element (o#)</td>
<td>32 See note 1 below</td>
<td>W</td>
<td>4</td>
<td>Yes</td>
<td>None</td>
<td>Yes</td>
</tr>
</tbody>
</table>
<p>Â </p>
<blockquote>
<p>[!Note]<br />
The hull shader fork and join phase outputs are a shared set of 4 4-vector registers. The outputs of each fork or join phase program cannot overlap with each other. System-interpreted values such as TessFactors come out of this space.</p>
</blockquote>
<h2>Join Phase</h2>
<p>The following registers are visible in the hs_join_phase model. There are three sets of input registers: control point phase input control points (vicp), vocp control point phase output control points (vocp), and patch constants (vcp). vpc are the aggregate output of all the hull shader fork phase programs. The hull shader join phase output o# registers are in the same register space as the hulll shader fork phase outputs.</p>
<p>The input resources (t#), samplers (s#), constant buffers (cb#) and immediate constant buffer (icb) below are all shared state with all other hull shader phases. That is, from the API/DDI point of view, the hull shader has a single set of input resource state for all phases. This goes with the fact that from the API/DDI point of view, the hull shader is a single atomic shader; the phases within it are implementation details.</p>
<h3>Input Registers</h3>
<table>
<thead>
<tr>
<th>Register Type</th>
<th>Count</th>
<th>R/W</th>
<th>Dimension</th>
<th>Indexable by r#</th>
<th>Defaults</th>
<th>Requires DCL</th>
</tr>
</thead>
<tbody>
<tr>
<td>32-bit Temp (r#)</td>
<td>4096(r#+x#[n])</td>
<td>R/W</td>
<td>4</td>
<td>No</td>
<td>None</td>
<td>Yes</td>
</tr>
<tr>
<td>32-bit indexable Temp Array (x#[n])</td>
<td>4096(r#+x#[n])</td>
<td>R/W</td>
<td>4</td>
<td>Yes</td>
<td>None</td>
<td>Yes</td>
</tr>
<tr>
<td>32-bit Input Control Points (vicp[vertex][element]) (pre-Control Point Phase)</td>
<td>32 See Note 1 below</td>
<td>R</td>
<td>4(component)*32(element)*32(vert)</td>
<td>Yes</td>
<td>None</td>
<td>Yes</td>
</tr>
<tr>
<td>32-bit Output Control Points (vocp[vertex][element]) (post-Control Point Phase)</td>
<td>32 See Note 1 below</td>
<td>R</td>
<td>4(component)*32(element)*32(vert)</td>
<td>Yes</td>
<td>None</td>
<td>Yes</td>
</tr>
<tr>
<td>32-bit Input (vpc[element]) (Patch Constant Data)</td>
<td>32 See Note 2 below</td>
<td>R</td>
<td>4</td>
<td>Yes</td>
<td>None</td>
<td>Yes</td>
</tr>
<tr>
<td>32-bit UINT Input PrimitiveID (vPrim)</td>
<td>1</td>
<td>R</td>
<td>1</td>
<td>No</td>
<td>N/A</td>
<td>Yes</td>
</tr>
<tr>
<td>32-bit UINT Input JoinInstanceID (vJoinInstanceID)</td>
<td>1</td>
<td>R</td>
<td>1</td>
<td>No</td>
<td>N/A</td>
<td>Yes</td>
</tr>
<tr>
<td>Element in an input resource (t#)</td>
<td>128</td>
<td>R</td>
<td>128</td>
<td>Yes</td>
<td>None</td>
<td>Yes</td>
</tr>
<tr>
<td>Sampler (s#)</td>
<td>16</td>
<td>R</td>
<td>1</td>
<td>Yes</td>
<td>None</td>
<td>Yes</td>
</tr>
<tr>
<td>ConstantBuffer reference (cb#[index])</td>
<td>15</td>
<td>R</td>
<td>4</td>
<td>Yes</td>
<td>None</td>
<td>Yes</td>
</tr>
<tr>
<td>Immediate ConstantBuffer reference (icb[index])</td>
<td>1</td>
<td>R</td>
<td>4</td>
<td>Yes (contents)</td>
<td>None</td>
<td>Yes</td>
</tr>
</tbody>
</table>
<p>Â </p>
<p><strong>Note 1:</strong> The hull shader join phaseâ€™s input control point register (vicp) declarations must be any subset, along the [element] axis, of the hull shader control point input (pre-control point phase). Similarly the declarations for inputting the output control points (vocp) must be any subset, along the [element] axis, of the hull shader output control points (post-control point phase).</p>
<p>Along the [vertex] axis, the number of control points to be read for each of the vicp and vocp must similarly be a subset of the hull shader input control point count and hull shader output control point count, respectively. For example, if the vertex axis of the vocp registers are declared with n vertices, that makes the control point phaseâ€™s output control points [0..n-1] available as read only input to the join phase.</p>
<p><strong>Note 2:</strong> In addition to control point input, the hull shader join phase also sees as input the patch constant data computed by the hull shader fork phase program(s). This shows up at the hull shader fork phase as the vpc# registers. The hull shader join phaseâ€™s input vpc# registers share the same register space as the hull shader fork phase output o# registers. The declarations of the o# registers must not overlap with any hull shader fork phase program o# output declaration; the hull shader join phase is adding to the aggregate patch constant data output for the hull shader.</p>
<h3>Output Registers</h3>
<table>
<thead>
<tr>
<th>Register Type</th>
<th>Count</th>
<th>R/W</th>
<th>Dimension</th>
<th>Indexable by r#</th>
<th>Defaults</th>
<th>Requires DCL</th>
</tr>
</thead>
<tbody>
<tr>
<td>32-bit output Patch Constant Data Element (o#)</td>
<td>32 See note below</td>
<td>W</td>
<td>4</td>
<td>Yes</td>
<td>None</td>
<td>Yes</td>
</tr>
</tbody>
</table>
<p>Â </p>
<blockquote>
<p>[!Note]<br />
The hull shader fork and join phase outputs are a shared set of 4 4-vector registers. The outputs of each fork or join phase program cannot overlap with each other. System-interpreted values such as TessFactors come out of this space.</p>
</blockquote>
<h2>Related topics</h2>
<!-- raw HTML omitted -->
<p><a href="d3d11-graphics-reference-sm5.html">Shader Model 5</a></p>
<!-- raw HTML omitted -->
<p>Â </p>
<p>Â </p>
</body>
