git clone --depth 1 --no-tags https://github.com/GoroYeh56/Logic-Design-Lab.git f:/verilog_sva_gh_scraper/data/full_repos/252173595
git clone --depth 1 --no-tags https://github.com/jtk1919/embedded_projects.git f:/verilog_sva_gh_scraper/data/full_repos/251691329
git clone --depth 1 --no-tags https://github.com/abdhital17/FPGA-TRISC-report.git f:/verilog_sva_gh_scraper/data/full_repos/251719659
git clone --depth 1 --no-tags https://github.com/TheWrangler/PSTR4R70-A-.git f:/verilog_sva_gh_scraper/data/full_repos/255051269
git clone --depth 1 --no-tags https://github.com/unal-edigital1-2020-1/lab02-bcs2sseg-grupo-06.git f:/verilog_sva_gh_scraper/data/full_repos/255247670
git clone --depth 1 --no-tags https://github.com/unal-edigital1-2020-1/lab01-sumador-grupo-03.git f:/verilog_sva_gh_scraper/data/full_repos/247764332
git clone --depth 1 --no-tags https://github.com/yklu0330/CO_2017.git f:/verilog_sva_gh_scraper/data/full_repos/248893569
git clone --depth 1 --no-tags https://github.com/ehddnr301/verilog.git f:/verilog_sva_gh_scraper/data/full_repos/249159427
git clone --depth 1 --no-tags https://github.com/jasonyl13579/Algorithms-NCTU-2020-Spring.git f:/verilog_sva_gh_scraper/data/full_repos/248726542
git clone --depth 1 --no-tags https://github.com/ShenXiuWei/VLSI-system-design.git f:/verilog_sva_gh_scraper/data/full_repos/248934578
git clone --depth 1 --no-tags https://github.com/zxy7725/I2Conlyonwrite.git f:/verilog_sva_gh_scraper/data/full_repos/255227219
git clone --depth 1 --no-tags https://github.com/SophoWang/COaD-riscv.git f:/verilog_sva_gh_scraper/data/full_repos/255885439
git clone --depth 1 --no-tags https://github.com/rudreshsingh999/Single-Cycle-RISCV-Architecture.git f:/verilog_sva_gh_scraper/data/full_repos/255734217
git clone --depth 1 --no-tags https://github.com/jdc183/EECS301lab5.git f:/verilog_sva_gh_scraper/data/full_repos/256633428
git clone --depth 1 --no-tags https://github.com/chandrashekar2206/MIPS32.git f:/verilog_sva_gh_scraper/data/full_repos/255468630
git clone --depth 1 --no-tags https://github.com/Shipaaaa/simple-cpu-cache.git f:/verilog_sva_gh_scraper/data/full_repos/255990476
git clone --depth 1 --no-tags https://github.com/Zakaria-BMD/StopWatch_SoC.git f:/verilog_sva_gh_scraper/data/full_repos/256062255
git clone --depth 1 --no-tags https://github.com/nandor/gbml.git f:/verilog_sva_gh_scraper/data/full_repos/256224939
git clone --depth 1 --no-tags https://github.com/junwei9638/Vending-Machine.git f:/verilog_sva_gh_scraper/data/full_repos/256236654
git clone --depth 1 --no-tags https://github.com/David-Solorzano/Proyecto_micros.git f:/verilog_sva_gh_scraper/data/full_repos/249298285
git clone --depth 1 --no-tags https://github.com/AlejandroUtrilla/SPI.git f:/verilog_sva_gh_scraper/data/full_repos/249699918
git clone --depth 1 --no-tags https://github.com/ELINGAP-7545/lab04-grupo-6.git f:/verilog_sva_gh_scraper/data/full_repos/250399103
git clone --depth 1 --no-tags https://github.com/MozFox/PLIS.git f:/verilog_sva_gh_scraper/data/full_repos/251001787
git clone --depth 1 --no-tags https://github.com/16elp/ELEC374Project.git f:/verilog_sva_gh_scraper/data/full_repos/251463242
git clone --depth 1 --no-tags https://github.com/vt-ece4514-s20/VGA-Scanner.git f:/verilog_sva_gh_scraper/data/full_repos/251609463
git clone --depth 1 --no-tags https://github.com/minisparrow/vta-hw.git f:/verilog_sva_gh_scraper/data/full_repos/253150929
git clone --depth 1 --no-tags https://github.com/dariomtz/Verilog-Chronometer.git f:/verilog_sva_gh_scraper/data/full_repos/253146159
git clone --depth 1 --no-tags https://github.com/music-and-electronics/PRBS.git f:/verilog_sva_gh_scraper/data/full_repos/253190343
git clone --depth 1 --no-tags https://github.com/chiranjeev-singhal/spartan3e-keyboard.git f:/verilog_sva_gh_scraper/data/full_repos/247985468
git clone --depth 1 --no-tags https://github.com/cwsimmons/serialTo3270.git f:/verilog_sva_gh_scraper/data/full_repos/247606522
git clone --depth 1 --no-tags https://github.com/jerichochua/EE2026-Project.git f:/verilog_sva_gh_scraper/data/full_repos/247607844
git clone --depth 1 --no-tags https://github.com/oscar86hsu/NCTU_CO_CPU.git f:/verilog_sva_gh_scraper/data/full_repos/248254779
git clone --depth 1 --no-tags https://github.com/Felipehonorato1/ulamini.git f:/verilog_sva_gh_scraper/data/full_repos/248407637
git clone --depth 1 --no-tags https://github.com/haocat/Digital-IC_1-Course-in-NJU-2020-SPRING.git f:/verilog_sva_gh_scraper/data/full_repos/249191064
git clone --depth 1 --no-tags https://github.com/BrianYu24/Lab8.git f:/verilog_sva_gh_scraper/data/full_repos/249549406
git clone --depth 1 --no-tags https://github.com/Engineer-mostafa/Carry-Select-Adder.git f:/verilog_sva_gh_scraper/data/full_repos/249558984
git clone --depth 1 --no-tags https://github.com/prith2014/Xilinx-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/248340578
git clone --depth 1 --no-tags https://github.com/jonwk/Verilog-HDL.git f:/verilog_sva_gh_scraper/data/full_repos/251375912
git clone --depth 1 --no-tags https://github.com/manishgour70/ACAAssignment1.git f:/verilog_sva_gh_scraper/data/full_repos/248666030
git clone --depth 1 --no-tags https://github.com/czh9919/EE312.git f:/verilog_sva_gh_scraper/data/full_repos/248654074
git clone --depth 1 --no-tags https://github.com/shillen102/FPGA-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/248575886
git clone --depth 1 --no-tags https://github.com/oscar86hsu/NCTU_DCD_4-bit_Two-s_Complement.git f:/verilog_sva_gh_scraper/data/full_repos/255926369
git clone --depth 1 --no-tags https://github.com/MustafaDestegul/SingleCycleCPU-ARM-based-.git f:/verilog_sva_gh_scraper/data/full_repos/255914749
git clone --depth 1 --no-tags https://github.com/miscellaneousbits/de0_spi_to_neopix.git f:/verilog_sva_gh_scraper/data/full_repos/255986624
git clone --depth 1 --no-tags https://github.com/Yaswant-kowtha/servoController.git f:/verilog_sva_gh_scraper/data/full_repos/252272012
git clone --depth 1 --no-tags https://github.com/Ananya-B/Simple-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/253604395
git clone --depth 1 --no-tags https://github.com/justingafford/CS161L_lab01.git f:/verilog_sva_gh_scraper/data/full_repos/254990775
git clone --depth 1 --no-tags https://github.com/kelu007/CPU_Signal_Pipeline.git f:/verilog_sva_gh_scraper/data/full_repos/254783966
git clone --depth 1 --no-tags https://github.com/borisnimcevic/TinyFPGA-BX.git f:/verilog_sva_gh_scraper/data/full_repos/254895218
git clone --depth 1 --no-tags https://github.com/YamadaTakahito/fpga-progrumming.git f:/verilog_sva_gh_scraper/data/full_repos/254637261
git clone --depth 1 --no-tags https://github.com/techoChao/verilogClass.git f:/verilog_sva_gh_scraper/data/full_repos/252168887
git clone --depth 1 --no-tags https://github.com/BrianYu24/Lab9.git f:/verilog_sva_gh_scraper/data/full_repos/252322702
git clone --depth 1 --no-tags https://github.com/brennanMosher/ELEC-374.git f:/verilog_sva_gh_scraper/data/full_repos/252854724
git clone --depth 1 --no-tags https://github.com/Hameon4/HDL-Based_Hardware_Testing.git f:/verilog_sva_gh_scraper/data/full_repos/252802135
git clone --depth 1 --no-tags https://github.com/unal-edigital1-2020-1/lab02-bcs2sseg-grupo-04.git f:/verilog_sva_gh_scraper/data/full_repos/253807628
git clone --depth 1 --no-tags https://github.com/84KaliPleXon3/icestick-lpc-tpm-sniffer.git f:/verilog_sva_gh_scraper/data/full_repos/253655536
git clone --depth 1 --no-tags https://github.com/HamHyungkyu/csed311-labs.git f:/verilog_sva_gh_scraper/data/full_repos/254090689
git clone --depth 1 --no-tags https://github.com/josenava4428/ECE-5440-Lab-1.git f:/verilog_sva_gh_scraper/data/full_repos/250048594
git clone --depth 1 --no-tags https://github.com/ltkim/RISCVi-and-Cache.git f:/verilog_sva_gh_scraper/data/full_repos/250069298
git clone --depth 1 --no-tags https://github.com/NotATempUser/ECE385LAB8.git f:/verilog_sva_gh_scraper/data/full_repos/249290228
git clone --depth 1 --no-tags https://github.com/UmiUmiU2333/pipelinecpu.git f:/verilog_sva_gh_scraper/data/full_repos/249003089
git clone --depth 1 --no-tags https://github.com/RuokaiYin/cs552-ComputerArchitecture.git f:/verilog_sva_gh_scraper/data/full_repos/252063548
git clone --depth 1 --no-tags https://github.com/timlee0212/ChannelCoder-S2020-ECE559.git f:/verilog_sva_gh_scraper/data/full_repos/252291561
git clone --depth 1 --no-tags https://github.com/JnCM/teste.git f:/verilog_sva_gh_scraper/data/full_repos/254349441
git clone --depth 1 --no-tags https://github.com/Hameon4/HDL_Based-Hardware-Testing-3.git f:/verilog_sva_gh_scraper/data/full_repos/254213790
git clone --depth 1 --no-tags https://github.com/jtgarlits/MIPS32-3-Stage.git f:/verilog_sva_gh_scraper/data/full_repos/254460142
git clone --depth 1 --no-tags https://github.com/arnavgrg/CSM152A-DigitalDesignLab.git f:/verilog_sva_gh_scraper/data/full_repos/255452361
git clone --depth 1 --no-tags https://github.com/Nanarinar/ee275.git f:/verilog_sva_gh_scraper/data/full_repos/255011448
git clone --depth 1 --no-tags https://github.com/Haxsen/Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/254932570
git clone --depth 1 --no-tags https://github.com/Ozzie-vera/Sprite-GPU-for-MicronContrllers.git f:/verilog_sva_gh_scraper/data/full_repos/252882682
git clone --depth 1 --no-tags https://github.com/johnrivera0987/CPE114-Experiment-3.git f:/verilog_sva_gh_scraper/data/full_repos/247445640
git clone --depth 1 --no-tags https://github.com/bdiaz29/64-bit-array-multiplier.git f:/verilog_sva_gh_scraper/data/full_repos/247572136
git clone --depth 1 --no-tags https://github.com/skyMei-J/clock_frequency_eliminator.git f:/verilog_sva_gh_scraper/data/full_repos/247659987
git clone --depth 1 --no-tags https://github.com/lirc572/EE2026-Project.git f:/verilog_sva_gh_scraper/data/full_repos/247703256
git clone --depth 1 --no-tags https://github.com/Abdulrahman-Khalid/ODE-Solver.git f:/verilog_sva_gh_scraper/data/full_repos/248590491
git clone --depth 1 --no-tags https://github.com/unal-edigital1-2020-1/lab01-sumador-grupo-05.git f:/verilog_sva_gh_scraper/data/full_repos/249318843
git clone --depth 1 --no-tags https://github.com/LBeckwith98/Newhope_Crypto.git f:/verilog_sva_gh_scraper/data/full_repos/250288841
git clone --depth 1 --no-tags https://github.com/pandysong/iverilog_xram16x1.git f:/verilog_sva_gh_scraper/data/full_repos/251007353
git clone --depth 1 --no-tags https://github.com/addissemagn/music-player-visualizer.git f:/verilog_sva_gh_scraper/data/full_repos/250584869
git clone --depth 1 --no-tags https://github.com/ELINGAP-7545/lab04-grupo-8.git f:/verilog_sva_gh_scraper/data/full_repos/250398337
git clone --depth 1 --no-tags https://github.com/ELINGAP-7545/lab04-grupo-5.git f:/verilog_sva_gh_scraper/data/full_repos/250403890
git clone --depth 1 --no-tags https://github.com/cte64/Tetris-DE1-SoC.git f:/verilog_sva_gh_scraper/data/full_repos/256605653
git clone --depth 1 --no-tags https://github.com/amalinasani/EE2026-Project.git f:/verilog_sva_gh_scraper/data/full_repos/255915553
git clone --depth 1 --no-tags https://github.com/wutonytt/Computer-Organization-Lab.git f:/verilog_sva_gh_scraper/data/full_repos/256139262
git clone --depth 1 --no-tags https://github.com/AymanAzzam/ODE-Solver.git f:/verilog_sva_gh_scraper/data/full_repos/256339149
git clone --depth 1 --no-tags https://github.com/tsengs0/IB_layerLDPC_asymAccess_memShare.git f:/verilog_sva_gh_scraper/data/full_repos/249331478
git clone --depth 1 --no-tags https://github.com/pragneshp7/MIPS-Pipelined-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/253487159
git clone --depth 1 --no-tags https://github.com/ColossusChang/Rock-paper-scissors-on-FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/253813868
git clone --depth 1 --no-tags https://github.com/tpedretti/CSE-401-Contemporary-Computer-Architecture.git f:/verilog_sva_gh_scraper/data/full_repos/253908968
git clone --depth 1 --no-tags https://github.com/jdc183/EECS301Lab4.git f:/verilog_sva_gh_scraper/data/full_repos/252808751
git clone --depth 1 --no-tags https://github.com/DrCaH4ec/Verilog_labs-6sem-.git f:/verilog_sva_gh_scraper/data/full_repos/252560381
git clone --depth 1 --no-tags https://github.com/Jlsraa/MIPS_Processor.git f:/verilog_sva_gh_scraper/data/full_repos/256615854
git clone --depth 1 --no-tags https://github.com/kishan132/UART-design-on-Verilog-HDL.git f:/verilog_sva_gh_scraper/data/full_repos/255608035
git clone --depth 1 --no-tags https://github.com/WeLET-chao/VLSI_DIGITAL_SIGNAL_PROCESSING_SYSTEMS.git f:/verilog_sva_gh_scraper/data/full_repos/255767527
git clone --depth 1 --no-tags https://github.com/vita70579/VLSI-Implementation.git f:/verilog_sva_gh_scraper/data/full_repos/254808189
git clone --depth 1 --no-tags https://github.com/josenava4428/ECE-5440-Lab-2.git f:/verilog_sva_gh_scraper/data/full_repos/250049923
git clone --depth 1 --no-tags https://github.com/cpmori/LearningGit.git f:/verilog_sva_gh_scraper/data/full_repos/251458395
git clone --depth 1 --no-tags https://github.com/dtlxb/M_CPU.git f:/verilog_sva_gh_scraper/data/full_repos/251478348
git clone --depth 1 --no-tags https://github.com/sguo581700/CSC-137_some_programming.git f:/verilog_sva_gh_scraper/data/full_repos/254273532
git clone --depth 1 --no-tags https://github.com/Lmx2315/project_SDR_tx.git f:/verilog_sva_gh_scraper/data/full_repos/255343135
