Analysis & Synthesis report for DE1_SoC_Audio_Example
Fri Dec 13 07:01:00 2024
Quartus Prime Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. State Machine - |DE1_SoC_Audio_Example|midnight_city_m83:comb_99|S
 10. State Machine - |DE1_SoC_Audio_Example|avconf:avc|mSetup_ST
 11. User-Specified and Inferred Latches
 12. Registers Removed During Synthesis
 13. Removed Registers Triggering Further Register Optimizations
 14. General Register Statistics
 15. Inverted Register Statistics
 16. Multiplexer Restructuring Statistics (Restructuring Performed)
 17. Source assignments for Audio_Controller:Audio_Controllers|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram
 18. Source assignments for Audio_Controller:Audio_Controllers|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram
 19. Source assignments for Audio_Controller:Audio_Controllers|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram
 20. Source assignments for Audio_Controller:Audio_Controllers|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram
 21. Parameter Settings for User Entity Instance: Audio_Controller:Audio_Controllers|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer
 22. Parameter Settings for User Entity Instance: Audio_Controller:Audio_Controllers|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter
 23. Parameter Settings for User Entity Instance: Audio_Controller:Audio_Controllers|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO
 24. Parameter Settings for User Entity Instance: Audio_Controller:Audio_Controllers|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO
 25. Parameter Settings for User Entity Instance: Audio_Controller:Audio_Controllers|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO
 26. Parameter Settings for User Entity Instance: Audio_Controller:Audio_Controllers|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO
 27. Parameter Settings for User Entity Instance: Audio_Controller:Audio_Controllers|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer
 28. Parameter Settings for User Entity Instance: Audio_Controller:Audio_Controllers|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO
 29. Parameter Settings for User Entity Instance: Audio_Controller:Audio_Controllers|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO
 30. Parameter Settings for User Entity Instance: Audio_Controller:Audio_Controllers|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO
 31. Parameter Settings for User Entity Instance: Audio_Controller:Audio_Controllers|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO
 32. Parameter Settings for User Entity Instance: Audio_Controller:Audio_Controllers|Audio_Clock:Audio_Clock|altpll:altpll_component
 33. Parameter Settings for User Entity Instance: avconf:avc
 34. Parameter Settings for User Entity Instance: midnight_city_m83:comb_99
 35. scfifo Parameter Settings by Entity Instance
 36. altpll Parameter Settings by Entity Instance
 37. Port Connectivity Checks: "midnight_city_m83:comb_99|toneGENSelector:topselector|toneGenerator2:t1|HEXDisplay:h1"
 38. Port Connectivity Checks: "midnight_city_m83:comb_99|toneGENSelector:topselector|toneGenerator2:t1|toneSynthSelector:select"
 39. Port Connectivity Checks: "midnight_city_m83:comb_99|toneGENSelector:topselector|toneGenerator:t0|HEXDisplay:h1"
 40. Port Connectivity Checks: "midnight_city_m83:comb_99|toneGENSelector:topselector|toneGenerator:t0|toneSynthSelector:select"
 41. Port Connectivity Checks: "avconf:avc|I2C_Controller:u0"
 42. Port Connectivity Checks: "Audio_Controller:Audio_Controllers|Audio_Clock:Audio_Clock"
 43. Port Connectivity Checks: "Audio_Controller:Audio_Controllers|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer"
 44. Port Connectivity Checks: "Audio_Controller:Audio_Controllers|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer"
 45. Port Connectivity Checks: "Audio_Controller:Audio_Controllers"
 46. Post-Synthesis Netlist Statistics for Top Partition
 47. Elapsed Time Per Partition
 48. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2024  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+---------------------------------+------------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Fri Dec 13 07:01:00 2024          ;
; Quartus Prime Version           ; 23.1std.1 Build 993 05/14/2024 SC Lite Edition ;
; Revision Name                   ; DE1_SoC_Audio_Example                          ;
; Top-level Entity Name           ; DE1_SoC_Audio_Example                          ;
; Family                          ; Cyclone V                                      ;
; Logic utilization (in ALMs)     ; N/A                                            ;
; Total registers                 ; 429                                            ;
; Total pins                      ; 75                                             ;
; Total virtual pins              ; 0                                              ;
; Total block memory bits         ; 16,384                                         ;
; Total DSP Blocks                ; 0                                              ;
; Total HSSI RX PCSs              ; 0                                              ;
; Total HSSI PMA RX Deserializers ; 0                                              ;
; Total HSSI TX PCSs              ; 0                                              ;
; Total HSSI PMA TX Serializers   ; 0                                              ;
; Total PLLs                      ; 1                                              ;
; Total DLLs                      ; 0                                              ;
+---------------------------------+------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                                   ;
+---------------------------------------------------------------------------------+-----------------------+-----------------------+
; Option                                                                          ; Setting               ; Default Value         ;
+---------------------------------------------------------------------------------+-----------------------+-----------------------+
; Device                                                                          ; 5CSEMA5F31C6          ;                       ;
; Top-level entity name                                                           ; DE1_SoC_Audio_Example ; DE1_SoC_Audio_Example ;
; Family name                                                                     ; Cyclone V             ; Cyclone V             ;
; Maximum processors allowed for parallel compilation                             ; All                   ;                       ;
; Use smart compilation                                                           ; Off                   ; Off                   ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                    ; On                    ;
; Enable compact report table                                                     ; Off                   ; Off                   ;
; Restructure Multiplexers                                                        ; Auto                  ; Auto                  ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                   ; Off                   ;
; Create Debugging Nodes for IP Cores                                             ; Off                   ; Off                   ;
; Preserve fewer node names                                                       ; On                    ; On                    ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable                ; Enable                ;
; Verilog Version                                                                 ; Verilog_2001          ; Verilog_2001          ;
; VHDL Version                                                                    ; VHDL_1993             ; VHDL_1993             ;
; State Machine Processing                                                        ; Auto                  ; Auto                  ;
; Safe State Machine                                                              ; Off                   ; Off                   ;
; Extract Verilog State Machines                                                  ; On                    ; On                    ;
; Extract VHDL State Machines                                                     ; On                    ; On                    ;
; Ignore Verilog initial constructs                                               ; Off                   ; Off                   ;
; Iteration limit for constant Verilog loops                                      ; 5000                  ; 5000                  ;
; Iteration limit for non-constant Verilog loops                                  ; 250                   ; 250                   ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                    ; On                    ;
; Infer RAMs from Raw Logic                                                       ; On                    ; On                    ;
; Parallel Synthesis                                                              ; On                    ; On                    ;
; DSP Block Balancing                                                             ; Auto                  ; Auto                  ;
; NOT Gate Push-Back                                                              ; On                    ; On                    ;
; Power-Up Don't Care                                                             ; On                    ; On                    ;
; Remove Redundant Logic Cells                                                    ; Off                   ; Off                   ;
; Remove Duplicate Registers                                                      ; On                    ; On                    ;
; Ignore CARRY Buffers                                                            ; Off                   ; Off                   ;
; Ignore CASCADE Buffers                                                          ; Off                   ; Off                   ;
; Ignore GLOBAL Buffers                                                           ; Off                   ; Off                   ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                   ; Off                   ;
; Ignore LCELL Buffers                                                            ; Off                   ; Off                   ;
; Ignore SOFT Buffers                                                             ; On                    ; On                    ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                   ; Off                   ;
; Optimization Technique                                                          ; Balanced              ; Balanced              ;
; Carry Chain Length                                                              ; 70                    ; 70                    ;
; Auto Carry Chains                                                               ; On                    ; On                    ;
; Auto Open-Drain Pins                                                            ; On                    ; On                    ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                   ; Off                   ;
; Auto ROM Replacement                                                            ; On                    ; On                    ;
; Auto RAM Replacement                                                            ; On                    ; On                    ;
; Auto DSP Block Replacement                                                      ; On                    ; On                    ;
; Auto Shift Register Replacement                                                 ; Auto                  ; Auto                  ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto                  ; Auto                  ;
; Auto Clock Enable Replacement                                                   ; On                    ; On                    ;
; Strict RAM Replacement                                                          ; Off                   ; Off                   ;
; Allow Synchronous Control Signals                                               ; On                    ; On                    ;
; Force Use of Synchronous Clear Signals                                          ; Off                   ; Off                   ;
; Auto Resource Sharing                                                           ; Off                   ; Off                   ;
; Allow Any RAM Size For Recognition                                              ; Off                   ; Off                   ;
; Allow Any ROM Size For Recognition                                              ; Off                   ; Off                   ;
; Allow Any Shift Register Size For Recognition                                   ; Off                   ; Off                   ;
; Use LogicLock Constraints during Resource Balancing                             ; On                    ; On                    ;
; Ignore translate_off and synthesis_off directives                               ; Off                   ; Off                   ;
; Timing-Driven Synthesis                                                         ; On                    ; On                    ;
; Report Parameter Settings                                                       ; On                    ; On                    ;
; Report Source Assignments                                                       ; On                    ; On                    ;
; Report Connectivity Checks                                                      ; On                    ; On                    ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                   ; Off                   ;
; Synchronization Register Chain Length                                           ; 3                     ; 3                     ;
; Power Optimization During Synthesis                                             ; Normal compilation    ; Normal compilation    ;
; HDL message level                                                               ; Level2                ; Level2                ;
; Suppress Register Optimization Related Messages                                 ; Off                   ; Off                   ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000                  ; 5000                  ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000                  ; 5000                  ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                   ; 100                   ;
; Clock MUX Protection                                                            ; On                    ; On                    ;
; Auto Gated Clock Conversion                                                     ; Off                   ; Off                   ;
; Block Design Naming                                                             ; Auto                  ; Auto                  ;
; SDC constraint protection                                                       ; Off                   ; Off                   ;
; Synthesis Effort                                                                ; Auto                  ; Auto                  ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                    ; On                    ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                   ; Off                   ;
; Analysis & Synthesis Message Level                                              ; Medium                ; Medium                ;
; Disable Register Merging Across Hierarchies                                     ; Auto                  ; Auto                  ;
; Resource Aware Inference For Block RAM                                          ; On                    ; On                    ;
; Automatic Parallel Synthesis                                                    ; On                    ; On                    ;
; Partial Reconfiguration Bitstream ID                                            ; Off                   ; Off                   ;
+---------------------------------------------------------------------------------+-----------------------+-----------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 28          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 16          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
;     Processor 7            ;   0.0%      ;
;     Processors 8-16        ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                           ;
+----------------------------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                   ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                                                     ; Library ;
+----------------------------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------------------------------------------------------------+---------+
; Audio_Controller/Audio_Controller.v                ; yes             ; User Verilog HDL File        ; M:/AUDIO_ON_DE1_SOC_20242 - Copy/AUDIO_ON_DE1_SOC_2024/Audio_Demo_tone_player/Audio_Controller/Audio_Controller.v                ;         ;
; Audio_Controller/Audio_Clock.v                     ; yes             ; User Wizard-Generated File   ; M:/AUDIO_ON_DE1_SOC_20242 - Copy/AUDIO_ON_DE1_SOC_2024/Audio_Demo_tone_player/Audio_Controller/Audio_Clock.v                     ;         ;
; Audio_Controller/Altera_UP_SYNC_FIFO.v             ; yes             ; User Verilog HDL File        ; M:/AUDIO_ON_DE1_SOC_20242 - Copy/AUDIO_ON_DE1_SOC_2024/Audio_Demo_tone_player/Audio_Controller/Altera_UP_SYNC_FIFO.v             ;         ;
; Audio_Controller/Altera_UP_Clock_Edge.v            ; yes             ; User Verilog HDL File        ; M:/AUDIO_ON_DE1_SOC_20242 - Copy/AUDIO_ON_DE1_SOC_2024/Audio_Demo_tone_player/Audio_Controller/Altera_UP_Clock_Edge.v            ;         ;
; Audio_Controller/Altera_UP_Audio_Out_Serializer.v  ; yes             ; User Verilog HDL File        ; M:/AUDIO_ON_DE1_SOC_20242 - Copy/AUDIO_ON_DE1_SOC_2024/Audio_Demo_tone_player/Audio_Controller/Altera_UP_Audio_Out_Serializer.v  ;         ;
; Audio_Controller/Altera_UP_Audio_In_Deserializer.v ; yes             ; User Verilog HDL File        ; M:/AUDIO_ON_DE1_SOC_20242 - Copy/AUDIO_ON_DE1_SOC_2024/Audio_Demo_tone_player/Audio_Controller/Altera_UP_Audio_In_Deserializer.v ;         ;
; Audio_Controller/Altera_UP_Audio_Bit_Counter.v     ; yes             ; User Verilog HDL File        ; M:/AUDIO_ON_DE1_SOC_20242 - Copy/AUDIO_ON_DE1_SOC_2024/Audio_Demo_tone_player/Audio_Controller/Altera_UP_Audio_Bit_Counter.v     ;         ;
; avconf/I2C_Controller.v                            ; yes             ; User Verilog HDL File        ; M:/AUDIO_ON_DE1_SOC_20242 - Copy/AUDIO_ON_DE1_SOC_2024/Audio_Demo_tone_player/avconf/I2C_Controller.v                            ;         ;
; avconf/avconf.v                                    ; yes             ; User Verilog HDL File        ; M:/AUDIO_ON_DE1_SOC_20242 - Copy/AUDIO_ON_DE1_SOC_2024/Audio_Demo_tone_player/avconf/avconf.v                                    ;         ;
; DE1_SoC_Audio_Example.v                            ; yes             ; User Verilog HDL File        ; M:/AUDIO_ON_DE1_SOC_20242 - Copy/AUDIO_ON_DE1_SOC_2024/Audio_Demo_tone_player/DE1_SoC_Audio_Example.v                            ;         ;
; midnight_city_m83.v                                ; yes             ; User Verilog HDL File        ; M:/AUDIO_ON_DE1_SOC_20242 - Copy/AUDIO_ON_DE1_SOC_2024/Audio_Demo_tone_player/midnight_city_m83.v                                ;         ;
; scfifo.tdf                                         ; yes             ; Megafunction                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/scfifo.tdf                                                             ;         ;
; a_regfifo.inc                                      ; yes             ; Megafunction                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/a_regfifo.inc                                                          ;         ;
; a_dpfifo.inc                                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/a_dpfifo.inc                                                           ;         ;
; a_i2fifo.inc                                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/a_i2fifo.inc                                                           ;         ;
; a_fffifo.inc                                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/a_fffifo.inc                                                           ;         ;
; a_f2fifo.inc                                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/a_f2fifo.inc                                                           ;         ;
; aglobal231.inc                                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/aglobal231.inc                                                         ;         ;
; db/scfifo_7ba1.tdf                                 ; yes             ; Auto-Generated Megafunction  ; M:/AUDIO_ON_DE1_SOC_20242 - Copy/AUDIO_ON_DE1_SOC_2024/Audio_Demo_tone_player/db/scfifo_7ba1.tdf                                 ;         ;
; db/a_dpfifo_q2a1.tdf                               ; yes             ; Auto-Generated Megafunction  ; M:/AUDIO_ON_DE1_SOC_20242 - Copy/AUDIO_ON_DE1_SOC_2024/Audio_Demo_tone_player/db/a_dpfifo_q2a1.tdf                               ;         ;
; db/altsyncram_n3i1.tdf                             ; yes             ; Auto-Generated Megafunction  ; M:/AUDIO_ON_DE1_SOC_20242 - Copy/AUDIO_ON_DE1_SOC_2024/Audio_Demo_tone_player/db/altsyncram_n3i1.tdf                             ;         ;
; db/cmpr_6l8.tdf                                    ; yes             ; Auto-Generated Megafunction  ; M:/AUDIO_ON_DE1_SOC_20242 - Copy/AUDIO_ON_DE1_SOC_2024/Audio_Demo_tone_player/db/cmpr_6l8.tdf                                    ;         ;
; db/cntr_h2b.tdf                                    ; yes             ; Auto-Generated Megafunction  ; M:/AUDIO_ON_DE1_SOC_20242 - Copy/AUDIO_ON_DE1_SOC_2024/Audio_Demo_tone_player/db/cntr_h2b.tdf                                    ;         ;
; db/cntr_u27.tdf                                    ; yes             ; Auto-Generated Megafunction  ; M:/AUDIO_ON_DE1_SOC_20242 - Copy/AUDIO_ON_DE1_SOC_2024/Audio_Demo_tone_player/db/cntr_u27.tdf                                    ;         ;
; db/cntr_i2b.tdf                                    ; yes             ; Auto-Generated Megafunction  ; M:/AUDIO_ON_DE1_SOC_20242 - Copy/AUDIO_ON_DE1_SOC_2024/Audio_Demo_tone_player/db/cntr_i2b.tdf                                    ;         ;
; altpll.tdf                                         ; yes             ; Megafunction                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altpll.tdf                                                             ;         ;
; stratix_pll.inc                                    ; yes             ; Megafunction                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/stratix_pll.inc                                                        ;         ;
; stratixii_pll.inc                                  ; yes             ; Megafunction                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/stratixii_pll.inc                                                      ;         ;
; cycloneii_pll.inc                                  ; yes             ; Megafunction                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/cycloneii_pll.inc                                                      ;         ;
; db/audio_clock_altpll.v                            ; yes             ; Auto-Generated Megafunction  ; M:/AUDIO_ON_DE1_SOC_20242 - Copy/AUDIO_ON_DE1_SOC_2024/Audio_Demo_tone_player/db/audio_clock_altpll.v                            ;         ;
+----------------------------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimate of Logic utilization (ALMs needed) ; 828            ;
;                                             ;                ;
; Combinational ALUT usage for logic          ; 1192           ;
;     -- 7 input functions                    ; 3              ;
;     -- 6 input functions                    ; 453            ;
;     -- 5 input functions                    ; 210            ;
;     -- 4 input functions                    ; 85             ;
;     -- <=3 input functions                  ; 441            ;
;                                             ;                ;
; Dedicated logic registers                   ; 429            ;
;                                             ;                ;
; I/O pins                                    ; 75             ;
; Total MLAB memory bits                      ; 0              ;
; Total block memory bits                     ; 16384          ;
;                                             ;                ;
; Total DSP Blocks                            ; 0              ;
;                                             ;                ;
; Total PLLs                                  ; 1              ;
;     -- PLLs                                 ; 1              ;
;                                             ;                ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 500            ;
; Total fan-out                               ; 8985           ;
; Average fan-out                             ; 4.72           ;
+---------------------------------------------+----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------+--------------+
; Compilation Hierarchy Node                                    ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                      ; Entity Name                     ; Library Name ;
+---------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------+--------------+
; |DE1_SoC_Audio_Example                                        ; 1192 (99)           ; 429 (0)                   ; 16384             ; 0          ; 75   ; 0            ; |DE1_SoC_Audio_Example                                                                                                                                                                                                                                   ; DE1_SoC_Audio_Example           ; work         ;
;    |Audio_Controller:Audio_Controllers|                       ; 267 (4)             ; 222 (4)                   ; 16384             ; 0          ; 0    ; 0            ; |DE1_SoC_Audio_Example|Audio_Controller:Audio_Controllers                                                                                                                                                                                                ; Audio_Controller                ; work         ;
;       |Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer| ; 109 (5)             ; 108 (36)                  ; 8192              ; 0          ; 0    ; 0            ; |DE1_SoC_Audio_Example|Audio_Controller:Audio_Controllers|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer                                                                                                                                          ; Altera_UP_Audio_In_Deserializer ; work         ;
;          |Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|  ; 9 (9)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Audio_Example|Audio_Controller:Audio_Controllers|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter                                                                                        ; Altera_UP_Audio_Bit_Counter     ; work         ;
;          |Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|     ; 47 (0)              ; 33 (0)                    ; 4096              ; 0          ; 0    ; 0            ; |DE1_SoC_Audio_Example|Audio_Controller:Audio_Controllers|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO                                                                                           ; Altera_UP_SYNC_FIFO             ; work         ;
;             |scfifo:Sync_FIFO|                                ; 47 (0)              ; 33 (0)                    ; 4096              ; 0          ; 0    ; 0            ; |DE1_SoC_Audio_Example|Audio_Controller:Audio_Controllers|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO                                                                          ; scfifo                          ; work         ;
;                |scfifo_7ba1:auto_generated|                   ; 47 (0)              ; 33 (0)                    ; 4096              ; 0          ; 0    ; 0            ; |DE1_SoC_Audio_Example|Audio_Controller:Audio_Controllers|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated                                               ; scfifo_7ba1                     ; work         ;
;                   |a_dpfifo_q2a1:dpfifo|                      ; 47 (24)             ; 33 (13)                   ; 4096              ; 0          ; 0    ; 0            ; |DE1_SoC_Audio_Example|Audio_Controller:Audio_Controllers|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo                          ; a_dpfifo_q2a1                   ; work         ;
;                      |altsyncram_n3i1:FIFOram|                ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |DE1_SoC_Audio_Example|Audio_Controller:Audio_Controllers|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram  ; altsyncram_n3i1                 ; work         ;
;                      |cntr_h2b:rd_ptr_msb|                    ; 7 (7)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Audio_Example|Audio_Controller:Audio_Controllers|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_h2b:rd_ptr_msb      ; cntr_h2b                        ; work         ;
;                      |cntr_i2b:wr_ptr|                        ; 8 (8)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Audio_Example|Audio_Controller:Audio_Controllers|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_i2b:wr_ptr          ; cntr_i2b                        ; work         ;
;                      |cntr_u27:usedw_counter|                 ; 8 (8)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Audio_Example|Audio_Controller:Audio_Controllers|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_u27:usedw_counter   ; cntr_u27                        ; work         ;
;          |Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|    ; 48 (0)              ; 33 (0)                    ; 4096              ; 0          ; 0    ; 0            ; |DE1_SoC_Audio_Example|Audio_Controller:Audio_Controllers|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO                                                                                          ; Altera_UP_SYNC_FIFO             ; work         ;
;             |scfifo:Sync_FIFO|                                ; 48 (0)              ; 33 (0)                    ; 4096              ; 0          ; 0    ; 0            ; |DE1_SoC_Audio_Example|Audio_Controller:Audio_Controllers|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO                                                                         ; scfifo                          ; work         ;
;                |scfifo_7ba1:auto_generated|                   ; 48 (0)              ; 33 (0)                    ; 4096              ; 0          ; 0    ; 0            ; |DE1_SoC_Audio_Example|Audio_Controller:Audio_Controllers|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated                                              ; scfifo_7ba1                     ; work         ;
;                   |a_dpfifo_q2a1:dpfifo|                      ; 48 (25)             ; 33 (13)                   ; 4096              ; 0          ; 0    ; 0            ; |DE1_SoC_Audio_Example|Audio_Controller:Audio_Controllers|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo                         ; a_dpfifo_q2a1                   ; work         ;
;                      |altsyncram_n3i1:FIFOram|                ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |DE1_SoC_Audio_Example|Audio_Controller:Audio_Controllers|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram ; altsyncram_n3i1                 ; work         ;
;                      |cntr_h2b:rd_ptr_msb|                    ; 7 (7)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Audio_Example|Audio_Controller:Audio_Controllers|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_h2b:rd_ptr_msb     ; cntr_h2b                        ; work         ;
;                      |cntr_i2b:wr_ptr|                        ; 8 (8)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Audio_Example|Audio_Controller:Audio_Controllers|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_i2b:wr_ptr         ; cntr_i2b                        ; work         ;
;                      |cntr_u27:usedw_counter|                 ; 8 (8)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Audio_Example|Audio_Controller:Audio_Controllers|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_u27:usedw_counter  ; cntr_u27                        ; work         ;
;       |Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|   ; 151 (55)            ; 104 (38)                  ; 8192              ; 0          ; 0    ; 0            ; |DE1_SoC_Audio_Example|Audio_Controller:Audio_Controllers|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer                                                                                                                                            ; Altera_UP_Audio_Out_Serializer  ; work         ;
;          |Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|    ; 48 (0)              ; 33 (0)                    ; 4096              ; 0          ; 0    ; 0            ; |DE1_SoC_Audio_Example|Audio_Controller:Audio_Controllers|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO                                                                                            ; Altera_UP_SYNC_FIFO             ; work         ;
;             |scfifo:Sync_FIFO|                                ; 48 (0)              ; 33 (0)                    ; 4096              ; 0          ; 0    ; 0            ; |DE1_SoC_Audio_Example|Audio_Controller:Audio_Controllers|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO                                                                           ; scfifo                          ; work         ;
;                |scfifo_7ba1:auto_generated|                   ; 48 (0)              ; 33 (0)                    ; 4096              ; 0          ; 0    ; 0            ; |DE1_SoC_Audio_Example|Audio_Controller:Audio_Controllers|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated                                                ; scfifo_7ba1                     ; work         ;
;                   |a_dpfifo_q2a1:dpfifo|                      ; 48 (25)             ; 33 (13)                   ; 4096              ; 0          ; 0    ; 0            ; |DE1_SoC_Audio_Example|Audio_Controller:Audio_Controllers|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo                           ; a_dpfifo_q2a1                   ; work         ;
;                      |altsyncram_n3i1:FIFOram|                ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |DE1_SoC_Audio_Example|Audio_Controller:Audio_Controllers|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram   ; altsyncram_n3i1                 ; work         ;
;                      |cntr_h2b:rd_ptr_msb|                    ; 7 (7)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Audio_Example|Audio_Controller:Audio_Controllers|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_h2b:rd_ptr_msb       ; cntr_h2b                        ; work         ;
;                      |cntr_i2b:wr_ptr|                        ; 8 (8)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Audio_Example|Audio_Controller:Audio_Controllers|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_i2b:wr_ptr           ; cntr_i2b                        ; work         ;
;                      |cntr_u27:usedw_counter|                 ; 8 (8)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Audio_Example|Audio_Controller:Audio_Controllers|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_u27:usedw_counter    ; cntr_u27                        ; work         ;
;          |Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|   ; 48 (0)              ; 33 (0)                    ; 4096              ; 0          ; 0    ; 0            ; |DE1_SoC_Audio_Example|Audio_Controller:Audio_Controllers|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO                                                                                           ; Altera_UP_SYNC_FIFO             ; work         ;
;             |scfifo:Sync_FIFO|                                ; 48 (0)              ; 33 (0)                    ; 4096              ; 0          ; 0    ; 0            ; |DE1_SoC_Audio_Example|Audio_Controller:Audio_Controllers|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO                                                                          ; scfifo                          ; work         ;
;                |scfifo_7ba1:auto_generated|                   ; 48 (0)              ; 33 (0)                    ; 4096              ; 0          ; 0    ; 0            ; |DE1_SoC_Audio_Example|Audio_Controller:Audio_Controllers|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated                                               ; scfifo_7ba1                     ; work         ;
;                   |a_dpfifo_q2a1:dpfifo|                      ; 48 (25)             ; 33 (13)                   ; 4096              ; 0          ; 0    ; 0            ; |DE1_SoC_Audio_Example|Audio_Controller:Audio_Controllers|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo                          ; a_dpfifo_q2a1                   ; work         ;
;                      |altsyncram_n3i1:FIFOram|                ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |DE1_SoC_Audio_Example|Audio_Controller:Audio_Controllers|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram  ; altsyncram_n3i1                 ; work         ;
;                      |cntr_h2b:rd_ptr_msb|                    ; 7 (7)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Audio_Example|Audio_Controller:Audio_Controllers|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_h2b:rd_ptr_msb      ; cntr_h2b                        ; work         ;
;                      |cntr_i2b:wr_ptr|                        ; 8 (8)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Audio_Example|Audio_Controller:Audio_Controllers|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_i2b:wr_ptr          ; cntr_i2b                        ; work         ;
;                      |cntr_u27:usedw_counter|                 ; 8 (8)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Audio_Example|Audio_Controller:Audio_Controllers|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_u27:usedw_counter   ; cntr_u27                        ; work         ;
;       |Altera_UP_Clock_Edge:ADC_Left_Right_Clock_Edges|       ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Audio_Example|Audio_Controller:Audio_Controllers|Altera_UP_Clock_Edge:ADC_Left_Right_Clock_Edges                                                                                                                                                ; Altera_UP_Clock_Edge            ; work         ;
;       |Altera_UP_Clock_Edge:Bit_Clock_Edges|                  ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Audio_Example|Audio_Controller:Audio_Controllers|Altera_UP_Clock_Edge:Bit_Clock_Edges                                                                                                                                                           ; Altera_UP_Clock_Edge            ; work         ;
;       |Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|       ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Audio_Example|Audio_Controller:Audio_Controllers|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges                                                                                                                                                ; Altera_UP_Clock_Edge            ; work         ;
;       |Audio_Clock:Audio_Clock|                               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Audio_Example|Audio_Controller:Audio_Controllers|Audio_Clock:Audio_Clock                                                                                                                                                                        ; Audio_Clock                     ; work         ;
;          |altpll:altpll_component|                            ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Audio_Example|Audio_Controller:Audio_Controllers|Audio_Clock:Audio_Clock|altpll:altpll_component                                                                                                                                                ; altpll                          ; work         ;
;             |Audio_Clock_altpll:auto_generated|               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Audio_Example|Audio_Controller:Audio_Controllers|Audio_Clock:Audio_Clock|altpll:altpll_component|Audio_Clock_altpll:auto_generated                                                                                                              ; Audio_Clock_altpll              ; work         ;
;    |avconf:avc|                                               ; 98 (54)             ; 75 (45)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Audio_Example|avconf:avc                                                                                                                                                                                                                        ; avconf                          ; work         ;
;       |I2C_Controller:u0|                                     ; 44 (44)             ; 30 (30)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Audio_Example|avconf:avc|I2C_Controller:u0                                                                                                                                                                                                      ; I2C_Controller                  ; work         ;
;    |midnight_city_m83:comb_99|                                ; 728 (166)           ; 132 (66)                  ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Audio_Example|midnight_city_m83:comb_99                                                                                                                                                                                                         ; midnight_city_m83               ; work         ;
;       |toneGENSelector:topselector|                           ; 562 (36)            ; 66 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Audio_Example|midnight_city_m83:comb_99|toneGENSelector:topselector                                                                                                                                                                             ; toneGENSelector                 ; work         ;
;          |toneGenerator2:t1|                                  ; 255 (15)            ; 39 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Audio_Example|midnight_city_m83:comb_99|toneGENSelector:topselector|toneGenerator2:t1                                                                                                                                                           ; toneGenerator2                  ; work         ;
;             |HEXDisplay:h0|                                   ; 6 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Audio_Example|midnight_city_m83:comb_99|toneGENSelector:topselector|toneGenerator2:t1|HEXDisplay:h0                                                                                                                                             ; HEXDisplay                      ; work         ;
;                |HEXDecoder:U1|                                ; 6 (6)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Audio_Example|midnight_city_m83:comb_99|toneGENSelector:topselector|toneGenerator2:t1|HEXDisplay:h0|HEXDecoder:U1                                                                                                                               ; HEXDecoder                      ; work         ;
;             |toneSynthSelector:select|                        ; 234 (0)             ; 39 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Audio_Example|midnight_city_m83:comb_99|toneGENSelector:topselector|toneGenerator2:t1|toneSynthSelector:select                                                                                                                                  ; toneSynthSelector               ; work         ;
;                |toneSynthSine:sineSynth|                      ; 200 (200)           ; 39 (39)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Audio_Example|midnight_city_m83:comb_99|toneGENSelector:topselector|toneGenerator2:t1|toneSynthSelector:select|toneSynthSine:sineSynth                                                                                                          ; toneSynthSine                   ; work         ;
;                |toneSynthSquare:squareSynth|                  ; 34 (34)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Audio_Example|midnight_city_m83:comb_99|toneGENSelector:topselector|toneGenerator2:t1|toneSynthSelector:select|toneSynthSquare:squareSynth                                                                                                      ; toneSynthSquare                 ; work         ;
;          |toneGenerator:t0|                                   ; 271 (17)            ; 27 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Audio_Example|midnight_city_m83:comb_99|toneGENSelector:topselector|toneGenerator:t0                                                                                                                                                            ; toneGenerator                   ; work         ;
;             |HEXDisplay:h0|                                   ; 6 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Audio_Example|midnight_city_m83:comb_99|toneGENSelector:topselector|toneGenerator:t0|HEXDisplay:h0                                                                                                                                              ; HEXDisplay                      ; work         ;
;                |HEXDecoder:U1|                                ; 6 (6)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Audio_Example|midnight_city_m83:comb_99|toneGENSelector:topselector|toneGenerator:t0|HEXDisplay:h0|HEXDecoder:U1                                                                                                                                ; HEXDecoder                      ; work         ;
;             |toneSynthSelector:select|                        ; 248 (24)            ; 27 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Audio_Example|midnight_city_m83:comb_99|toneGENSelector:topselector|toneGenerator:t0|toneSynthSelector:select                                                                                                                                   ; toneSynthSelector               ; work         ;
;                |toneSynthSine:sineSynth|                      ; 185 (185)           ; 27 (27)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Audio_Example|midnight_city_m83:comb_99|toneGENSelector:topselector|toneGenerator:t0|toneSynthSelector:select|toneSynthSine:sineSynth                                                                                                           ; toneSynthSine                   ; work         ;
;                |toneSynthSquare:squareSynth|                  ; 39 (39)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Audio_Example|midnight_city_m83:comb_99|toneGENSelector:topselector|toneGenerator:t0|toneSynthSelector:select|toneSynthSquare:squareSynth                                                                                                       ; toneSynthSquare                 ; work         ;
+---------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                                                                                                                                                                         ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Audio_Controller:Audio_Controllers|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; 128          ; 32           ; 128          ; 32           ; 4096 ; None ;
; Audio_Controller:Audio_Controllers|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 128          ; 32           ; 128          ; 32           ; 4096 ; None ;
; Audio_Controller:Audio_Controllers|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ALTSYNCRAM   ; AUTO ; Simple Dual Port ; 128          ; 32           ; 128          ; 32           ; 4096 ; None ;
; Audio_Controller:Audio_Controllers|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; 128          ; 32           ; 128          ; 32           ; 4096 ; None ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE1_SoC_Audio_Example|midnight_city_m83:comb_99|S                                                                                                                                                                                                                                                                                                        ;
+----------+----------+----------+----------+----------+----------+----------+----------+---------+---------+---------+---------+---------+---------+---------+---------+---------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+---------+
; Name     ; S.WAIT16 ; S.WAIT15 ; S.WAIT14 ; S.WAIT13 ; S.WAIT12 ; S.WAIT11 ; S.WAIT10 ; S.WAIT9 ; S.WAIT8 ; S.WAIT7 ; S.WAIT6 ; S.WAIT5 ; S.WAIT4 ; S.WAIT3 ; S.WAIT2 ; S.WAIT1 ; S.BFLONG ; S.BBNOTE ; S.BDNOTE ; S.BFNOTE ; S.EFLONG ; S.EBNOTE ; S.EDNOTE ; S.EFNOTE ; S.FFLONG ; S.FBNOTE ; S.FDNOTE ; S.FFNOTE ; S.GFLONG ; S.GBNOTE ; S.GDNOTE ; S.GFNOTE ; S.START ;
+----------+----------+----------+----------+----------+----------+----------+----------+---------+---------+---------+---------+---------+---------+---------+---------+---------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+---------+
; S.START  ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0       ;
; S.GFNOTE ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 1       ;
; S.GDNOTE ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 1       ;
; S.GBNOTE ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 1       ;
; S.GFLONG ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 1       ;
; S.FFNOTE ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 1       ;
; S.FDNOTE ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1       ;
; S.FBNOTE ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1       ;
; S.FFLONG ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1       ;
; S.EFNOTE ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1       ;
; S.EDNOTE ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1       ;
; S.EBNOTE ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1       ;
; S.EFLONG ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1       ;
; S.BFNOTE ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1       ;
; S.BDNOTE ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1       ;
; S.BBNOTE ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1       ;
; S.BFLONG ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1       ;
; S.WAIT1  ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1       ;
; S.WAIT2  ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ; 0       ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1       ;
; S.WAIT3  ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ; 0       ; 0       ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1       ;
; S.WAIT4  ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ; 0       ; 0       ; 0       ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1       ;
; S.WAIT5  ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0       ; 0       ; 0       ; 0       ; 1       ; 0       ; 0       ; 0       ; 0       ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1       ;
; S.WAIT6  ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0       ; 0       ; 0       ; 1       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1       ;
; S.WAIT7  ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0       ; 0       ; 1       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1       ;
; S.WAIT8  ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0       ; 1       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1       ;
; S.WAIT9  ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1       ;
; S.WAIT10 ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1       ;
; S.WAIT11 ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1       ;
; S.WAIT12 ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1       ;
; S.WAIT13 ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1       ;
; S.WAIT14 ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1       ;
; S.WAIT15 ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1       ;
; S.WAIT16 ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1       ;
+----------+----------+----------+----------+----------+----------+----------+----------+---------+---------+---------+---------+---------+---------+---------+---------+---------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+---------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------+
; State Machine - |DE1_SoC_Audio_Example|avconf:avc|mSetup_ST       ;
+----------------+----------------+----------------+----------------+
; Name           ; mSetup_ST.0000 ; mSetup_ST.0010 ; mSetup_ST.0001 ;
+----------------+----------------+----------------+----------------+
; mSetup_ST.0000 ; 0              ; 0              ; 0              ;
; mSetup_ST.0001 ; 1              ; 0              ; 1              ;
; mSetup_ST.0010 ; 1              ; 1              ; 0              ;
+----------------+----------------+----------------+----------------+


+-------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                               ;
+-----------------------------------------------------+------------------------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal                ; Free of Timing Hazards ;
+-----------------------------------------------------+------------------------------------+------------------------+
; midnight_city_m83:comb_99|NS.WAIT1_2345             ; midnight_city_m83:comb_99|NS.START ; yes                    ;
; midnight_city_m83:comb_99|NS.WAIT2_2334             ; midnight_city_m83:comb_99|NS.START ; yes                    ;
; midnight_city_m83:comb_99|NS.WAIT3_2323             ; midnight_city_m83:comb_99|NS.START ; yes                    ;
; midnight_city_m83:comb_99|NS.WAIT4_2312             ; midnight_city_m83:comb_99|NS.START ; yes                    ;
; midnight_city_m83:comb_99|NS.WAIT5_2301             ; midnight_city_m83:comb_99|NS.START ; yes                    ;
; midnight_city_m83:comb_99|NS.WAIT6_2290             ; midnight_city_m83:comb_99|NS.START ; yes                    ;
; midnight_city_m83:comb_99|NS.WAIT7_2279             ; midnight_city_m83:comb_99|NS.START ; yes                    ;
; midnight_city_m83:comb_99|NS.WAIT8_2268             ; midnight_city_m83:comb_99|NS.START ; yes                    ;
; midnight_city_m83:comb_99|NS.WAIT9_2257             ; midnight_city_m83:comb_99|NS.START ; yes                    ;
; midnight_city_m83:comb_99|NS.WAIT10_2246            ; midnight_city_m83:comb_99|NS.START ; yes                    ;
; midnight_city_m83:comb_99|NS.WAIT11_2235            ; midnight_city_m83:comb_99|NS.START ; yes                    ;
; midnight_city_m83:comb_99|NS.WAIT12_2224            ; midnight_city_m83:comb_99|NS.START ; yes                    ;
; midnight_city_m83:comb_99|NS.WAIT13_2213            ; midnight_city_m83:comb_99|NS.START ; yes                    ;
; midnight_city_m83:comb_99|NS.WAIT14_2202            ; midnight_city_m83:comb_99|NS.START ; yes                    ;
; midnight_city_m83:comb_99|NS.WAIT15_2191            ; midnight_city_m83:comb_99|NS.START ; yes                    ;
; midnight_city_m83:comb_99|NS.WAIT16_2180            ; midnight_city_m83:comb_99|NS.START ; yes                    ;
; midnight_city_m83:comb_99|NS.BFLONG_2356            ; midnight_city_m83:comb_99|NS.START ; yes                    ;
; midnight_city_m83:comb_99|NS.BBNOTE_2367            ; midnight_city_m83:comb_99|NS.START ; yes                    ;
; midnight_city_m83:comb_99|NS.BDNOTE_2378            ; midnight_city_m83:comb_99|NS.START ; yes                    ;
; midnight_city_m83:comb_99|NS.BFNOTE_2389            ; midnight_city_m83:comb_99|NS.START ; yes                    ;
; midnight_city_m83:comb_99|NS.EFLONG_2400            ; midnight_city_m83:comb_99|NS.START ; yes                    ;
; midnight_city_m83:comb_99|NS.EBNOTE_2411            ; midnight_city_m83:comb_99|NS.START ; yes                    ;
; midnight_city_m83:comb_99|NS.EDNOTE_2422            ; midnight_city_m83:comb_99|NS.START ; yes                    ;
; midnight_city_m83:comb_99|NS.EFNOTE_2433            ; midnight_city_m83:comb_99|NS.START ; yes                    ;
; midnight_city_m83:comb_99|NS.FFLONG_2444            ; midnight_city_m83:comb_99|NS.START ; yes                    ;
; midnight_city_m83:comb_99|NS.FBNOTE_2455            ; midnight_city_m83:comb_99|NS.START ; yes                    ;
; midnight_city_m83:comb_99|NS.FDNOTE_2466            ; midnight_city_m83:comb_99|NS.START ; yes                    ;
; midnight_city_m83:comb_99|NS.FFNOTE_2477            ; midnight_city_m83:comb_99|NS.START ; yes                    ;
; midnight_city_m83:comb_99|NS.GFLONG_2488            ; midnight_city_m83:comb_99|NS.START ; yes                    ;
; midnight_city_m83:comb_99|NS.GBNOTE_2499            ; midnight_city_m83:comb_99|NS.START ; yes                    ;
; midnight_city_m83:comb_99|NS.GDNOTE_2510            ; midnight_city_m83:comb_99|NS.START ; yes                    ;
; midnight_city_m83:comb_99|NS.GFNOTE_2521            ; midnight_city_m83:comb_99|NS.START ; yes                    ;
; midnight_city_m83:comb_99|NS.START_2529             ; GND                                ; yes                    ;
; Number of user-specified and inferred latches = 33  ;                                    ;                        ;
+-----------------------------------------------------+------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                  ;
+----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                ; Reason for Removal                                                                                                                                   ;
+----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; avconf:avc|mI2C_DATA[16,17,19,23]                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                               ;
; avconf:avc|I2C_Controller:u0|SD[16,17,19,23]                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                               ;
; midnight_city_m83:comb_99|toneGENSelector:topselector|toneGenerator2:t1|toneSynthSelector:select|toneSynthSquare:squareSynth|Q[18]           ; Merged with midnight_city_m83:comb_99|toneGENSelector:topselector|toneGenerator2:t1|toneSynthSelector:select|toneSynthSine:sineSynth|Q[18]           ;
; midnight_city_m83:comb_99|toneGENSelector:topselector|toneGenerator2:t1|toneSynthSelector:select|toneSynthSquare:squareSynth|Q[17]           ; Merged with midnight_city_m83:comb_99|toneGENSelector:topselector|toneGenerator2:t1|toneSynthSelector:select|toneSynthSine:sineSynth|Q[17]           ;
; midnight_city_m83:comb_99|toneGENSelector:topselector|toneGenerator2:t1|toneSynthSelector:select|toneSynthSquare:squareSynth|Q[16]           ; Merged with midnight_city_m83:comb_99|toneGENSelector:topselector|toneGenerator2:t1|toneSynthSelector:select|toneSynthSine:sineSynth|Q[16]           ;
; midnight_city_m83:comb_99|toneGENSelector:topselector|toneGenerator2:t1|toneSynthSelector:select|toneSynthSquare:squareSynth|Q[15]           ; Merged with midnight_city_m83:comb_99|toneGENSelector:topselector|toneGenerator2:t1|toneSynthSelector:select|toneSynthSine:sineSynth|Q[15]           ;
; midnight_city_m83:comb_99|toneGENSelector:topselector|toneGenerator2:t1|toneSynthSelector:select|toneSynthSquare:squareSynth|Q[14]           ; Merged with midnight_city_m83:comb_99|toneGENSelector:topselector|toneGenerator2:t1|toneSynthSelector:select|toneSynthSine:sineSynth|Q[14]           ;
; midnight_city_m83:comb_99|toneGENSelector:topselector|toneGenerator2:t1|toneSynthSelector:select|toneSynthSquare:squareSynth|Q[13]           ; Merged with midnight_city_m83:comb_99|toneGENSelector:topselector|toneGenerator2:t1|toneSynthSelector:select|toneSynthSine:sineSynth|Q[13]           ;
; midnight_city_m83:comb_99|toneGENSelector:topselector|toneGenerator2:t1|toneSynthSelector:select|toneSynthSquare:squareSynth|Q[12]           ; Merged with midnight_city_m83:comb_99|toneGENSelector:topselector|toneGenerator2:t1|toneSynthSelector:select|toneSynthSine:sineSynth|Q[12]           ;
; midnight_city_m83:comb_99|toneGENSelector:topselector|toneGenerator2:t1|toneSynthSelector:select|toneSynthSquare:squareSynth|Q[11]           ; Merged with midnight_city_m83:comb_99|toneGENSelector:topselector|toneGenerator2:t1|toneSynthSelector:select|toneSynthSine:sineSynth|Q[11]           ;
; midnight_city_m83:comb_99|toneGENSelector:topselector|toneGenerator2:t1|toneSynthSelector:select|toneSynthSquare:squareSynth|Q[10]           ; Merged with midnight_city_m83:comb_99|toneGENSelector:topselector|toneGenerator2:t1|toneSynthSelector:select|toneSynthSine:sineSynth|Q[10]           ;
; midnight_city_m83:comb_99|toneGENSelector:topselector|toneGenerator2:t1|toneSynthSelector:select|toneSynthSquare:squareSynth|Q[9]            ; Merged with midnight_city_m83:comb_99|toneGENSelector:topselector|toneGenerator2:t1|toneSynthSelector:select|toneSynthSine:sineSynth|Q[9]            ;
; midnight_city_m83:comb_99|toneGENSelector:topselector|toneGenerator2:t1|toneSynthSelector:select|toneSynthSquare:squareSynth|Q[8]            ; Merged with midnight_city_m83:comb_99|toneGENSelector:topselector|toneGenerator2:t1|toneSynthSelector:select|toneSynthSine:sineSynth|Q[8]            ;
; midnight_city_m83:comb_99|toneGENSelector:topselector|toneGenerator2:t1|toneSynthSelector:select|toneSynthSquare:squareSynth|Q[7]            ; Merged with midnight_city_m83:comb_99|toneGENSelector:topselector|toneGenerator2:t1|toneSynthSelector:select|toneSynthSine:sineSynth|Q[7]            ;
; midnight_city_m83:comb_99|toneGENSelector:topselector|toneGenerator2:t1|toneSynthSelector:select|toneSynthSquare:squareSynth|Q[6]            ; Merged with midnight_city_m83:comb_99|toneGENSelector:topselector|toneGenerator2:t1|toneSynthSelector:select|toneSynthSine:sineSynth|Q[6]            ;
; midnight_city_m83:comb_99|toneGENSelector:topselector|toneGenerator2:t1|toneSynthSelector:select|toneSynthSquare:squareSynth|Q[5]            ; Merged with midnight_city_m83:comb_99|toneGENSelector:topselector|toneGenerator2:t1|toneSynthSelector:select|toneSynthSine:sineSynth|Q[5]            ;
; midnight_city_m83:comb_99|toneGENSelector:topselector|toneGenerator2:t1|toneSynthSelector:select|toneSynthSquare:squareSynth|Q[4]            ; Merged with midnight_city_m83:comb_99|toneGENSelector:topselector|toneGenerator2:t1|toneSynthSelector:select|toneSynthSine:sineSynth|Q[4]            ;
; midnight_city_m83:comb_99|toneGENSelector:topselector|toneGenerator2:t1|toneSynthSelector:select|toneSynthSquare:squareSynth|Q[3]            ; Merged with midnight_city_m83:comb_99|toneGENSelector:topselector|toneGenerator2:t1|toneSynthSelector:select|toneSynthSine:sineSynth|Q[3]            ;
; midnight_city_m83:comb_99|toneGENSelector:topselector|toneGenerator2:t1|toneSynthSelector:select|toneSynthSquare:squareSynth|Q[2]            ; Merged with midnight_city_m83:comb_99|toneGENSelector:topselector|toneGenerator2:t1|toneSynthSelector:select|toneSynthSine:sineSynth|Q[2]            ;
; midnight_city_m83:comb_99|toneGENSelector:topselector|toneGenerator2:t1|toneSynthSelector:select|toneSynthSquare:squareSynth|Q[1]            ; Merged with midnight_city_m83:comb_99|toneGENSelector:topselector|toneGenerator2:t1|toneSynthSelector:select|toneSynthSine:sineSynth|Q[1]            ;
; midnight_city_m83:comb_99|toneGENSelector:topselector|toneGenerator2:t1|toneSynthSelector:select|toneSynthSquare:squareSynth|Q[0]            ; Merged with midnight_city_m83:comb_99|toneGENSelector:topselector|toneGenerator2:t1|toneSynthSelector:select|toneSynthSine:sineSynth|Q[0]            ;
; midnight_city_m83:comb_99|toneGENSelector:topselector|toneGenerator:t0|toneSynthSelector:select|toneSynthSquare:squareSynth|Q[18]            ; Merged with midnight_city_m83:comb_99|toneGENSelector:topselector|toneGenerator:t0|toneSynthSelector:select|toneSynthSine:sineSynth|Q[18]            ;
; midnight_city_m83:comb_99|toneGENSelector:topselector|toneGenerator:t0|toneSynthSelector:select|toneSynthSquare:squareSynth|Q[17]            ; Merged with midnight_city_m83:comb_99|toneGENSelector:topselector|toneGenerator:t0|toneSynthSelector:select|toneSynthSine:sineSynth|Q[17]            ;
; midnight_city_m83:comb_99|toneGENSelector:topselector|toneGenerator:t0|toneSynthSelector:select|toneSynthSquare:squareSynth|Q[16]            ; Merged with midnight_city_m83:comb_99|toneGENSelector:topselector|toneGenerator:t0|toneSynthSelector:select|toneSynthSine:sineSynth|Q[16]            ;
; midnight_city_m83:comb_99|toneGENSelector:topselector|toneGenerator:t0|toneSynthSelector:select|toneSynthSquare:squareSynth|Q[15]            ; Merged with midnight_city_m83:comb_99|toneGENSelector:topselector|toneGenerator:t0|toneSynthSelector:select|toneSynthSine:sineSynth|Q[15]            ;
; midnight_city_m83:comb_99|toneGENSelector:topselector|toneGenerator:t0|toneSynthSelector:select|toneSynthSquare:squareSynth|Q[14]            ; Merged with midnight_city_m83:comb_99|toneGENSelector:topselector|toneGenerator:t0|toneSynthSelector:select|toneSynthSine:sineSynth|Q[14]            ;
; midnight_city_m83:comb_99|toneGENSelector:topselector|toneGenerator:t0|toneSynthSelector:select|toneSynthSquare:squareSynth|Q[13]            ; Merged with midnight_city_m83:comb_99|toneGENSelector:topselector|toneGenerator:t0|toneSynthSelector:select|toneSynthSine:sineSynth|Q[13]            ;
; midnight_city_m83:comb_99|toneGENSelector:topselector|toneGenerator:t0|toneSynthSelector:select|toneSynthSquare:squareSynth|Q[12]            ; Merged with midnight_city_m83:comb_99|toneGENSelector:topselector|toneGenerator:t0|toneSynthSelector:select|toneSynthSine:sineSynth|Q[12]            ;
; midnight_city_m83:comb_99|toneGENSelector:topselector|toneGenerator:t0|toneSynthSelector:select|toneSynthSquare:squareSynth|Q[11]            ; Merged with midnight_city_m83:comb_99|toneGENSelector:topselector|toneGenerator:t0|toneSynthSelector:select|toneSynthSine:sineSynth|Q[11]            ;
; midnight_city_m83:comb_99|toneGENSelector:topselector|toneGenerator:t0|toneSynthSelector:select|toneSynthSquare:squareSynth|Q[10]            ; Merged with midnight_city_m83:comb_99|toneGENSelector:topselector|toneGenerator:t0|toneSynthSelector:select|toneSynthSine:sineSynth|Q[10]            ;
; midnight_city_m83:comb_99|toneGENSelector:topselector|toneGenerator:t0|toneSynthSelector:select|toneSynthSquare:squareSynth|Q[9]             ; Merged with midnight_city_m83:comb_99|toneGENSelector:topselector|toneGenerator:t0|toneSynthSelector:select|toneSynthSine:sineSynth|Q[9]             ;
; midnight_city_m83:comb_99|toneGENSelector:topselector|toneGenerator:t0|toneSynthSelector:select|toneSynthSquare:squareSynth|Q[8]             ; Merged with midnight_city_m83:comb_99|toneGENSelector:topselector|toneGenerator:t0|toneSynthSelector:select|toneSynthSine:sineSynth|Q[8]             ;
; midnight_city_m83:comb_99|toneGENSelector:topselector|toneGenerator:t0|toneSynthSelector:select|toneSynthSquare:squareSynth|Q[7]             ; Merged with midnight_city_m83:comb_99|toneGENSelector:topselector|toneGenerator:t0|toneSynthSelector:select|toneSynthSine:sineSynth|Q[7]             ;
; midnight_city_m83:comb_99|toneGENSelector:topselector|toneGenerator:t0|toneSynthSelector:select|toneSynthSquare:squareSynth|Q[6]             ; Merged with midnight_city_m83:comb_99|toneGENSelector:topselector|toneGenerator:t0|toneSynthSelector:select|toneSynthSine:sineSynth|Q[6]             ;
; midnight_city_m83:comb_99|toneGENSelector:topselector|toneGenerator:t0|toneSynthSelector:select|toneSynthSquare:squareSynth|Q[5]             ; Merged with midnight_city_m83:comb_99|toneGENSelector:topselector|toneGenerator:t0|toneSynthSelector:select|toneSynthSine:sineSynth|Q[5]             ;
; midnight_city_m83:comb_99|toneGENSelector:topselector|toneGenerator:t0|toneSynthSelector:select|toneSynthSquare:squareSynth|Q[4]             ; Merged with midnight_city_m83:comb_99|toneGENSelector:topselector|toneGenerator:t0|toneSynthSelector:select|toneSynthSine:sineSynth|Q[4]             ;
; midnight_city_m83:comb_99|toneGENSelector:topselector|toneGenerator:t0|toneSynthSelector:select|toneSynthSquare:squareSynth|Q[3]             ; Merged with midnight_city_m83:comb_99|toneGENSelector:topselector|toneGenerator:t0|toneSynthSelector:select|toneSynthSine:sineSynth|Q[3]             ;
; midnight_city_m83:comb_99|toneGENSelector:topselector|toneGenerator:t0|toneSynthSelector:select|toneSynthSquare:squareSynth|Q[2]             ; Merged with midnight_city_m83:comb_99|toneGENSelector:topselector|toneGenerator:t0|toneSynthSelector:select|toneSynthSine:sineSynth|Q[2]             ;
; midnight_city_m83:comb_99|toneGENSelector:topselector|toneGenerator:t0|toneSynthSelector:select|toneSynthSquare:squareSynth|Q[1]             ; Merged with midnight_city_m83:comb_99|toneGENSelector:topselector|toneGenerator:t0|toneSynthSelector:select|toneSynthSine:sineSynth|Q[1]             ;
; midnight_city_m83:comb_99|toneGENSelector:topselector|toneGenerator:t0|toneSynthSelector:select|toneSynthSquare:squareSynth|Q[0]             ; Merged with midnight_city_m83:comb_99|toneGENSelector:topselector|toneGenerator:t0|toneSynthSelector:select|toneSynthSine:sineSynth|Q[0]             ;
; avconf:avc|I2C_Controller:u0|SD[20,21]                                                                                                       ; Merged with avconf:avc|I2C_Controller:u0|SD[18]                                                                                                      ;
; midnight_city_m83:comb_99|toneGENSelector:topselector|toneGenerator2:t1|toneSynthSelector:select|toneSynthSquare:squareSynth|enableCount[11] ; Merged with midnight_city_m83:comb_99|toneGENSelector:topselector|toneGenerator2:t1|toneSynthSelector:select|toneSynthSine:sineSynth|enableCount[11] ;
; midnight_city_m83:comb_99|toneGENSelector:topselector|toneGenerator:t0|toneSynthSelector:select|toneSynthSine:sineSynth|enableCount[11]      ; Merged with midnight_city_m83:comb_99|toneGENSelector:topselector|toneGenerator2:t1|toneSynthSelector:select|toneSynthSine:sineSynth|enableCount[11] ;
; midnight_city_m83:comb_99|toneGENSelector:topselector|toneGenerator:t0|toneSynthSelector:select|toneSynthSquare:squareSynth|enableCount[11]  ; Merged with midnight_city_m83:comb_99|toneGENSelector:topselector|toneGenerator2:t1|toneSynthSelector:select|toneSynthSine:sineSynth|enableCount[11] ;
; midnight_city_m83:comb_99|toneGENSelector:topselector|toneGenerator2:t1|toneSynthSelector:select|toneSynthSquare:squareSynth|enableCount[10] ; Merged with midnight_city_m83:comb_99|toneGENSelector:topselector|toneGenerator2:t1|toneSynthSelector:select|toneSynthSine:sineSynth|enableCount[10] ;
; midnight_city_m83:comb_99|toneGENSelector:topselector|toneGenerator:t0|toneSynthSelector:select|toneSynthSine:sineSynth|enableCount[10]      ; Merged with midnight_city_m83:comb_99|toneGENSelector:topselector|toneGenerator2:t1|toneSynthSelector:select|toneSynthSine:sineSynth|enableCount[10] ;
; midnight_city_m83:comb_99|toneGENSelector:topselector|toneGenerator:t0|toneSynthSelector:select|toneSynthSquare:squareSynth|enableCount[10]  ; Merged with midnight_city_m83:comb_99|toneGENSelector:topselector|toneGenerator2:t1|toneSynthSelector:select|toneSynthSine:sineSynth|enableCount[10] ;
; midnight_city_m83:comb_99|toneGENSelector:topselector|toneGenerator2:t1|toneSynthSelector:select|toneSynthSquare:squareSynth|enableCount[9]  ; Merged with midnight_city_m83:comb_99|toneGENSelector:topselector|toneGenerator2:t1|toneSynthSelector:select|toneSynthSine:sineSynth|enableCount[9]  ;
; midnight_city_m83:comb_99|toneGENSelector:topselector|toneGenerator:t0|toneSynthSelector:select|toneSynthSine:sineSynth|enableCount[9]       ; Merged with midnight_city_m83:comb_99|toneGENSelector:topselector|toneGenerator2:t1|toneSynthSelector:select|toneSynthSine:sineSynth|enableCount[9]  ;
; midnight_city_m83:comb_99|toneGENSelector:topselector|toneGenerator:t0|toneSynthSelector:select|toneSynthSquare:squareSynth|enableCount[9]   ; Merged with midnight_city_m83:comb_99|toneGENSelector:topselector|toneGenerator2:t1|toneSynthSelector:select|toneSynthSine:sineSynth|enableCount[9]  ;
; midnight_city_m83:comb_99|toneGENSelector:topselector|toneGenerator2:t1|toneSynthSelector:select|toneSynthSquare:squareSynth|enableCount[8]  ; Merged with midnight_city_m83:comb_99|toneGENSelector:topselector|toneGenerator2:t1|toneSynthSelector:select|toneSynthSine:sineSynth|enableCount[8]  ;
; midnight_city_m83:comb_99|toneGENSelector:topselector|toneGenerator:t0|toneSynthSelector:select|toneSynthSine:sineSynth|enableCount[8]       ; Merged with midnight_city_m83:comb_99|toneGENSelector:topselector|toneGenerator2:t1|toneSynthSelector:select|toneSynthSine:sineSynth|enableCount[8]  ;
; midnight_city_m83:comb_99|toneGENSelector:topselector|toneGenerator:t0|toneSynthSelector:select|toneSynthSquare:squareSynth|enableCount[8]   ; Merged with midnight_city_m83:comb_99|toneGENSelector:topselector|toneGenerator2:t1|toneSynthSelector:select|toneSynthSine:sineSynth|enableCount[8]  ;
; midnight_city_m83:comb_99|toneGENSelector:topselector|toneGenerator2:t1|toneSynthSelector:select|toneSynthSquare:squareSynth|enableCount[7]  ; Merged with midnight_city_m83:comb_99|toneGENSelector:topselector|toneGenerator2:t1|toneSynthSelector:select|toneSynthSine:sineSynth|enableCount[7]  ;
; midnight_city_m83:comb_99|toneGENSelector:topselector|toneGenerator:t0|toneSynthSelector:select|toneSynthSine:sineSynth|enableCount[7]       ; Merged with midnight_city_m83:comb_99|toneGENSelector:topselector|toneGenerator2:t1|toneSynthSelector:select|toneSynthSine:sineSynth|enableCount[7]  ;
; midnight_city_m83:comb_99|toneGENSelector:topselector|toneGenerator:t0|toneSynthSelector:select|toneSynthSquare:squareSynth|enableCount[7]   ; Merged with midnight_city_m83:comb_99|toneGENSelector:topselector|toneGenerator2:t1|toneSynthSelector:select|toneSynthSine:sineSynth|enableCount[7]  ;
; midnight_city_m83:comb_99|toneGENSelector:topselector|toneGenerator2:t1|toneSynthSelector:select|toneSynthSquare:squareSynth|enableCount[6]  ; Merged with midnight_city_m83:comb_99|toneGENSelector:topselector|toneGenerator2:t1|toneSynthSelector:select|toneSynthSine:sineSynth|enableCount[6]  ;
; midnight_city_m83:comb_99|toneGENSelector:topselector|toneGenerator:t0|toneSynthSelector:select|toneSynthSine:sineSynth|enableCount[6]       ; Merged with midnight_city_m83:comb_99|toneGENSelector:topselector|toneGenerator2:t1|toneSynthSelector:select|toneSynthSine:sineSynth|enableCount[6]  ;
; midnight_city_m83:comb_99|toneGENSelector:topselector|toneGenerator:t0|toneSynthSelector:select|toneSynthSquare:squareSynth|enableCount[6]   ; Merged with midnight_city_m83:comb_99|toneGENSelector:topselector|toneGenerator2:t1|toneSynthSelector:select|toneSynthSine:sineSynth|enableCount[6]  ;
; midnight_city_m83:comb_99|toneGENSelector:topselector|toneGenerator2:t1|toneSynthSelector:select|toneSynthSquare:squareSynth|enableCount[5]  ; Merged with midnight_city_m83:comb_99|toneGENSelector:topselector|toneGenerator2:t1|toneSynthSelector:select|toneSynthSine:sineSynth|enableCount[5]  ;
; midnight_city_m83:comb_99|toneGENSelector:topselector|toneGenerator:t0|toneSynthSelector:select|toneSynthSine:sineSynth|enableCount[5]       ; Merged with midnight_city_m83:comb_99|toneGENSelector:topselector|toneGenerator2:t1|toneSynthSelector:select|toneSynthSine:sineSynth|enableCount[5]  ;
; midnight_city_m83:comb_99|toneGENSelector:topselector|toneGenerator:t0|toneSynthSelector:select|toneSynthSquare:squareSynth|enableCount[5]   ; Merged with midnight_city_m83:comb_99|toneGENSelector:topselector|toneGenerator2:t1|toneSynthSelector:select|toneSynthSine:sineSynth|enableCount[5]  ;
; midnight_city_m83:comb_99|toneGENSelector:topselector|toneGenerator2:t1|toneSynthSelector:select|toneSynthSquare:squareSynth|enableCount[4]  ; Merged with midnight_city_m83:comb_99|toneGENSelector:topselector|toneGenerator2:t1|toneSynthSelector:select|toneSynthSine:sineSynth|enableCount[4]  ;
; midnight_city_m83:comb_99|toneGENSelector:topselector|toneGenerator:t0|toneSynthSelector:select|toneSynthSine:sineSynth|enableCount[4]       ; Merged with midnight_city_m83:comb_99|toneGENSelector:topselector|toneGenerator2:t1|toneSynthSelector:select|toneSynthSine:sineSynth|enableCount[4]  ;
; midnight_city_m83:comb_99|toneGENSelector:topselector|toneGenerator:t0|toneSynthSelector:select|toneSynthSquare:squareSynth|enableCount[4]   ; Merged with midnight_city_m83:comb_99|toneGENSelector:topselector|toneGenerator2:t1|toneSynthSelector:select|toneSynthSine:sineSynth|enableCount[4]  ;
; midnight_city_m83:comb_99|toneGENSelector:topselector|toneGenerator2:t1|toneSynthSelector:select|toneSynthSquare:squareSynth|enableCount[3]  ; Merged with midnight_city_m83:comb_99|toneGENSelector:topselector|toneGenerator2:t1|toneSynthSelector:select|toneSynthSine:sineSynth|enableCount[3]  ;
; midnight_city_m83:comb_99|toneGENSelector:topselector|toneGenerator:t0|toneSynthSelector:select|toneSynthSine:sineSynth|enableCount[3]       ; Merged with midnight_city_m83:comb_99|toneGENSelector:topselector|toneGenerator2:t1|toneSynthSelector:select|toneSynthSine:sineSynth|enableCount[3]  ;
; midnight_city_m83:comb_99|toneGENSelector:topselector|toneGenerator:t0|toneSynthSelector:select|toneSynthSquare:squareSynth|enableCount[3]   ; Merged with midnight_city_m83:comb_99|toneGENSelector:topselector|toneGenerator2:t1|toneSynthSelector:select|toneSynthSine:sineSynth|enableCount[3]  ;
; midnight_city_m83:comb_99|toneGENSelector:topselector|toneGenerator2:t1|toneSynthSelector:select|toneSynthSquare:squareSynth|enableCount[2]  ; Merged with midnight_city_m83:comb_99|toneGENSelector:topselector|toneGenerator2:t1|toneSynthSelector:select|toneSynthSine:sineSynth|enableCount[2]  ;
; midnight_city_m83:comb_99|toneGENSelector:topselector|toneGenerator:t0|toneSynthSelector:select|toneSynthSine:sineSynth|enableCount[2]       ; Merged with midnight_city_m83:comb_99|toneGENSelector:topselector|toneGenerator2:t1|toneSynthSelector:select|toneSynthSine:sineSynth|enableCount[2]  ;
; midnight_city_m83:comb_99|toneGENSelector:topselector|toneGenerator:t0|toneSynthSelector:select|toneSynthSquare:squareSynth|enableCount[2]   ; Merged with midnight_city_m83:comb_99|toneGENSelector:topselector|toneGenerator2:t1|toneSynthSelector:select|toneSynthSine:sineSynth|enableCount[2]  ;
; midnight_city_m83:comb_99|toneGENSelector:topselector|toneGenerator2:t1|toneSynthSelector:select|toneSynthSquare:squareSynth|enableCount[1]  ; Merged with midnight_city_m83:comb_99|toneGENSelector:topselector|toneGenerator2:t1|toneSynthSelector:select|toneSynthSine:sineSynth|enableCount[1]  ;
; midnight_city_m83:comb_99|toneGENSelector:topselector|toneGenerator:t0|toneSynthSelector:select|toneSynthSine:sineSynth|enableCount[1]       ; Merged with midnight_city_m83:comb_99|toneGENSelector:topselector|toneGenerator2:t1|toneSynthSelector:select|toneSynthSine:sineSynth|enableCount[1]  ;
; midnight_city_m83:comb_99|toneGENSelector:topselector|toneGenerator:t0|toneSynthSelector:select|toneSynthSquare:squareSynth|enableCount[1]   ; Merged with midnight_city_m83:comb_99|toneGENSelector:topselector|toneGenerator2:t1|toneSynthSelector:select|toneSynthSine:sineSynth|enableCount[1]  ;
; midnight_city_m83:comb_99|toneGENSelector:topselector|toneGenerator2:t1|toneSynthSelector:select|toneSynthSquare:squareSynth|enableCount[0]  ; Merged with midnight_city_m83:comb_99|toneGENSelector:topselector|toneGenerator2:t1|toneSynthSelector:select|toneSynthSine:sineSynth|enableCount[0]  ;
; midnight_city_m83:comb_99|toneGENSelector:topselector|toneGenerator:t0|toneSynthSelector:select|toneSynthSine:sineSynth|enableCount[0]       ; Merged with midnight_city_m83:comb_99|toneGENSelector:topselector|toneGenerator2:t1|toneSynthSelector:select|toneSynthSine:sineSynth|enableCount[0]  ;
; midnight_city_m83:comb_99|toneGENSelector:topselector|toneGenerator:t0|toneSynthSelector:select|toneSynthSquare:squareSynth|enableCount[0]   ; Merged with midnight_city_m83:comb_99|toneGENSelector:topselector|toneGenerator2:t1|toneSynthSelector:select|toneSynthSine:sineSynth|enableCount[0]  ;
; avconf:avc|mI2C_DATA[20,21]                                                                                                                  ; Merged with avconf:avc|mI2C_DATA[18]                                                                                                                 ;
; midnight_city_m83:comb_99|S~4                                                                                                                ; Lost fanout                                                                                                                                          ;
; midnight_city_m83:comb_99|S~5                                                                                                                ; Lost fanout                                                                                                                                          ;
; midnight_city_m83:comb_99|S~6                                                                                                                ; Lost fanout                                                                                                                                          ;
; midnight_city_m83:comb_99|S~7                                                                                                                ; Lost fanout                                                                                                                                          ;
; midnight_city_m83:comb_99|S~8                                                                                                                ; Lost fanout                                                                                                                                          ;
; midnight_city_m83:comb_99|S~9                                                                                                                ; Lost fanout                                                                                                                                          ;
; avconf:avc|mSetup_ST~9                                                                                                                       ; Lost fanout                                                                                                                                          ;
; avconf:avc|mSetup_ST~10                                                                                                                      ; Lost fanout                                                                                                                                          ;
; Total Number of Removed Registers = 94                                                                                                       ;                                                                                                                                                      ;
+----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                   ;
+--------------------------+---------------------------+----------------------------------------+
; Register name            ; Reason for Removal        ; Registers Removed due to This Register ;
+--------------------------+---------------------------+----------------------------------------+
; avconf:avc|mI2C_DATA[23] ; Stuck at GND              ; avconf:avc|I2C_Controller:u0|SD[23]    ;
;                          ; due to stuck port data_in ;                                        ;
; avconf:avc|mI2C_DATA[19] ; Stuck at GND              ; avconf:avc|I2C_Controller:u0|SD[19]    ;
;                          ; due to stuck port data_in ;                                        ;
; avconf:avc|mI2C_DATA[17] ; Stuck at GND              ; avconf:avc|I2C_Controller:u0|SD[17]    ;
;                          ; due to stuck port data_in ;                                        ;
; avconf:avc|mI2C_DATA[16] ; Stuck at GND              ; avconf:avc|I2C_Controller:u0|SD[16]    ;
;                          ; due to stuck port data_in ;                                        ;
+--------------------------+---------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 429   ;
; Number of registers using Synchronous Clear  ; 233   ;
; Number of registers using Synchronous Load   ; 38    ;
; Number of registers using Asynchronous Clear ; 79    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 229   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------+
; Inverted Register Statistics                         ;
+--------------------------------------------+---------+
; Inverted Register                          ; Fan out ;
+--------------------------------------------+---------+
; avconf:avc|I2C_Controller:u0|SCLK          ; 2       ;
; avconf:avc|I2C_Controller:u0|SD_COUNTER[5] ; 19      ;
; avconf:avc|I2C_Controller:u0|SD_COUNTER[4] ; 22      ;
; avconf:avc|I2C_Controller:u0|SD_COUNTER[3] ; 26      ;
; avconf:avc|I2C_Controller:u0|SD_COUNTER[2] ; 23      ;
; avconf:avc|I2C_Controller:u0|SD_COUNTER[1] ; 20      ;
; avconf:avc|I2C_Controller:u0|SD_COUNTER[0] ; 27      ;
; avconf:avc|I2C_Controller:u0|END           ; 5       ;
; avconf:avc|I2C_Controller:u0|SDO           ; 2       ;
; Total number of inverted registers = 9     ;         ;
+--------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |DE1_SoC_Audio_Example|Audio_Controller:Audio_Controllers|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[20]                                            ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |DE1_SoC_Audio_Example|Audio_Controller:Audio_Controllers|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|bit_counter[2] ;
; 6:1                ; 31 bits   ; 124 LEs       ; 62 LEs               ; 62 LEs                 ; Yes        ; |DE1_SoC_Audio_Example|Audio_Controller:Audio_Controllers|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[25]                                             ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |DE1_SoC_Audio_Example|avconf:avc|I2C_Controller:u0|SD_COUNTER[2]                                                                                                                ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |DE1_SoC_Audio_Example|midnight_city_m83:comb_99|toneGENSelector:topselector|tone[7]                                                                                             ;
; 5:1                ; 23 bits   ; 69 LEs        ; 69 LEs               ; 0 LEs                  ; No         ; |DE1_SoC_Audio_Example|midnight_city_m83:comb_99|toneGENSelector:topselector|tone[24]                                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Audio_Controller:Audio_Controllers|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                        ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                         ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Audio_Controller:Audio_Controllers|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                         ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                          ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Audio_Controller:Audio_Controllers|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                       ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                        ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Audio_Controller:Audio_Controllers|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                        ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                         ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Audio_Controller:Audio_Controllers|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer ;
+------------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                       ;
+------------------+-------+------------------------------------------------------------------------------------------------------------+
; AUDIO_DATA_WIDTH ; 32    ; Signed Integer                                                                                             ;
; BIT_COUNTER_INIT ; 11111 ; Unsigned Binary                                                                                            ;
+------------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Audio_Controller:Audio_Controllers|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter ;
+------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                                                                         ;
+------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BIT_COUNTER_INIT ; 11111 ; Unsigned Binary                                                                                                                                              ;
+------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Audio_Controller:Audio_Controllers|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                                                                              ;
; DATA_DEPTH     ; 128   ; Signed Integer                                                                                                                                              ;
; ADDR_WIDTH     ; 7     ; Signed Integer                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Audio_Controller:Audio_Controllers|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                                          ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                                    ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                                  ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                                  ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                                ;
; lpm_width               ; 32          ; Signed Integer                                                                                                                                                ;
; LPM_NUMWORDS            ; 128         ; Signed Integer                                                                                                                                                ;
; LPM_WIDTHU              ; 7           ; Signed Integer                                                                                                                                                ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                                                                                                       ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                                       ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                                       ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                                       ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                                       ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                                       ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                                       ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                                       ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                                       ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                                       ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                                                       ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                                       ;
; CBXI_PARAMETER          ; scfifo_7ba1 ; Untyped                                                                                                                                                       ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Audio_Controller:Audio_Controllers|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                                                                               ;
; DATA_DEPTH     ; 128   ; Signed Integer                                                                                                                                               ;
; ADDR_WIDTH     ; 7     ; Signed Integer                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Audio_Controller:Audio_Controllers|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                                           ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                                     ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                                   ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                                   ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                                 ;
; lpm_width               ; 32          ; Signed Integer                                                                                                                                                 ;
; LPM_NUMWORDS            ; 128         ; Signed Integer                                                                                                                                                 ;
; LPM_WIDTHU              ; 7           ; Signed Integer                                                                                                                                                 ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                                                                                                        ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                                        ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                                        ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                                        ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                                        ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                                        ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                                        ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                                        ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                                        ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                                        ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                                                        ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                                        ;
; CBXI_PARAMETER          ; scfifo_7ba1 ; Untyped                                                                                                                                                        ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Audio_Controller:Audio_Controllers|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer ;
+------------------+-------+----------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                     ;
+------------------+-------+----------------------------------------------------------------------------------------------------------+
; AUDIO_DATA_WIDTH ; 32    ; Signed Integer                                                                                           ;
+------------------+-------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Audio_Controller:Audio_Controllers|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                                                                             ;
; DATA_DEPTH     ; 128   ; Signed Integer                                                                                                                                             ;
; ADDR_WIDTH     ; 7     ; Signed Integer                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Audio_Controller:Audio_Controllers|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                                         ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                                   ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                                 ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                                 ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                               ;
; lpm_width               ; 32          ; Signed Integer                                                                                                                                               ;
; LPM_NUMWORDS            ; 128         ; Signed Integer                                                                                                                                               ;
; LPM_WIDTHU              ; 7           ; Signed Integer                                                                                                                                               ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                                                                                                      ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                                      ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                                      ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                                      ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                                      ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                                      ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                                      ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                                      ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                                      ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                                      ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                                                      ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                                      ;
; CBXI_PARAMETER          ; scfifo_7ba1 ; Untyped                                                                                                                                                      ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Audio_Controller:Audio_Controllers|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                                                                              ;
; DATA_DEPTH     ; 128   ; Signed Integer                                                                                                                                              ;
; ADDR_WIDTH     ; 7     ; Signed Integer                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Audio_Controller:Audio_Controllers|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                                          ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                                    ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                                  ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                                  ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                                ;
; lpm_width               ; 32          ; Signed Integer                                                                                                                                                ;
; LPM_NUMWORDS            ; 128         ; Signed Integer                                                                                                                                                ;
; LPM_WIDTHU              ; 7           ; Signed Integer                                                                                                                                                ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                                                                                                       ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                                       ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                                       ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                                       ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                                       ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                                       ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                                       ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                                       ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                                       ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                                       ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                                                       ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                                       ;
; CBXI_PARAMETER          ; scfifo_7ba1 ; Untyped                                                                                                                                                       ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Audio_Controller:Audio_Controllers|Audio_Clock:Audio_Clock|altpll:altpll_component ;
+-------------------------------+-------------------------------+-----------------------------------------------------------------+
; Parameter Name                ; Value                         ; Type                                                            ;
+-------------------------------+-------------------------------+-----------------------------------------------------------------+
; OPERATION_MODE                ; NORMAL                        ; Untyped                                                         ;
; PLL_TYPE                      ; AUTO                          ; Untyped                                                         ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=Audio_Clock ; Untyped                                                         ;
; QUALIFY_CONF_DONE             ; OFF                           ; Untyped                                                         ;
; COMPENSATE_CLOCK              ; CLK0                          ; Untyped                                                         ;
; SCAN_CHAIN                    ; LONG                          ; Untyped                                                         ;
; PRIMARY_CLOCK                 ; INCLK0                        ; Untyped                                                         ;
; INCLK0_INPUT_FREQUENCY        ; 20000                         ; Signed Integer                                                  ;
; INCLK1_INPUT_FREQUENCY        ; 0                             ; Untyped                                                         ;
; GATE_LOCK_SIGNAL              ; NO                            ; Untyped                                                         ;
; GATE_LOCK_COUNTER             ; 0                             ; Untyped                                                         ;
; LOCK_HIGH                     ; 1                             ; Untyped                                                         ;
; LOCK_LOW                      ; 1                             ; Untyped                                                         ;
; VALID_LOCK_MULTIPLIER         ; 1                             ; Signed Integer                                                  ;
; INVALID_LOCK_MULTIPLIER       ; 5                             ; Signed Integer                                                  ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                           ; Untyped                                                         ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                           ; Untyped                                                         ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                           ; Untyped                                                         ;
; SKIP_VCO                      ; OFF                           ; Untyped                                                         ;
; SWITCH_OVER_COUNTER           ; 0                             ; Untyped                                                         ;
; SWITCH_OVER_TYPE              ; AUTO                          ; Untyped                                                         ;
; FEEDBACK_SOURCE               ; EXTCLK0                       ; Untyped                                                         ;
; BANDWIDTH                     ; 0                             ; Untyped                                                         ;
; BANDWIDTH_TYPE                ; AUTO                          ; Untyped                                                         ;
; SPREAD_FREQUENCY              ; 0                             ; Untyped                                                         ;
; DOWN_SPREAD                   ; 0                             ; Untyped                                                         ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                           ; Untyped                                                         ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                           ; Untyped                                                         ;
; CLK9_MULTIPLY_BY              ; 0                             ; Untyped                                                         ;
; CLK8_MULTIPLY_BY              ; 0                             ; Untyped                                                         ;
; CLK7_MULTIPLY_BY              ; 0                             ; Untyped                                                         ;
; CLK6_MULTIPLY_BY              ; 0                             ; Untyped                                                         ;
; CLK5_MULTIPLY_BY              ; 1                             ; Untyped                                                         ;
; CLK4_MULTIPLY_BY              ; 1                             ; Untyped                                                         ;
; CLK3_MULTIPLY_BY              ; 1                             ; Untyped                                                         ;
; CLK2_MULTIPLY_BY              ; 1                             ; Untyped                                                         ;
; CLK1_MULTIPLY_BY              ; 1                             ; Untyped                                                         ;
; CLK0_MULTIPLY_BY              ; 1                             ; Signed Integer                                                  ;
; CLK9_DIVIDE_BY                ; 0                             ; Untyped                                                         ;
; CLK8_DIVIDE_BY                ; 0                             ; Untyped                                                         ;
; CLK7_DIVIDE_BY                ; 0                             ; Untyped                                                         ;
; CLK6_DIVIDE_BY                ; 0                             ; Untyped                                                         ;
; CLK5_DIVIDE_BY                ; 1                             ; Untyped                                                         ;
; CLK4_DIVIDE_BY                ; 1                             ; Untyped                                                         ;
; CLK3_DIVIDE_BY                ; 1                             ; Untyped                                                         ;
; CLK2_DIVIDE_BY                ; 1                             ; Untyped                                                         ;
; CLK1_DIVIDE_BY                ; 1                             ; Untyped                                                         ;
; CLK0_DIVIDE_BY                ; 4                             ; Signed Integer                                                  ;
; CLK9_PHASE_SHIFT              ; 0                             ; Untyped                                                         ;
; CLK8_PHASE_SHIFT              ; 0                             ; Untyped                                                         ;
; CLK7_PHASE_SHIFT              ; 0                             ; Untyped                                                         ;
; CLK6_PHASE_SHIFT              ; 0                             ; Untyped                                                         ;
; CLK5_PHASE_SHIFT              ; 0                             ; Untyped                                                         ;
; CLK4_PHASE_SHIFT              ; 0                             ; Untyped                                                         ;
; CLK3_PHASE_SHIFT              ; 0                             ; Untyped                                                         ;
; CLK2_PHASE_SHIFT              ; 0                             ; Untyped                                                         ;
; CLK1_PHASE_SHIFT              ; 0                             ; Untyped                                                         ;
; CLK0_PHASE_SHIFT              ; 0                             ; Untyped                                                         ;
; CLK5_TIME_DELAY               ; 0                             ; Untyped                                                         ;
; CLK4_TIME_DELAY               ; 0                             ; Untyped                                                         ;
; CLK3_TIME_DELAY               ; 0                             ; Untyped                                                         ;
; CLK2_TIME_DELAY               ; 0                             ; Untyped                                                         ;
; CLK1_TIME_DELAY               ; 0                             ; Untyped                                                         ;
; CLK0_TIME_DELAY               ; 0                             ; Untyped                                                         ;
; CLK9_DUTY_CYCLE               ; 50                            ; Untyped                                                         ;
; CLK8_DUTY_CYCLE               ; 50                            ; Untyped                                                         ;
; CLK7_DUTY_CYCLE               ; 50                            ; Untyped                                                         ;
; CLK6_DUTY_CYCLE               ; 50                            ; Untyped                                                         ;
; CLK5_DUTY_CYCLE               ; 50                            ; Untyped                                                         ;
; CLK4_DUTY_CYCLE               ; 50                            ; Untyped                                                         ;
; CLK3_DUTY_CYCLE               ; 50                            ; Untyped                                                         ;
; CLK2_DUTY_CYCLE               ; 50                            ; Untyped                                                         ;
; CLK1_DUTY_CYCLE               ; 50                            ; Untyped                                                         ;
; CLK0_DUTY_CYCLE               ; 50                            ; Signed Integer                                                  ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                                         ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                                         ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                                         ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                                         ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                                         ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                                         ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                                         ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                                         ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                                         ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                                         ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                                         ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                                         ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                                         ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                                         ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                                         ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                                         ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                                         ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                                         ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                                         ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                                         ;
; LOCK_WINDOW_UI                ;  0.05                         ; Untyped                                                         ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                        ; Untyped                                                         ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                        ; Untyped                                                         ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                        ; Untyped                                                         ;
; DPA_MULTIPLY_BY               ; 0                             ; Untyped                                                         ;
; DPA_DIVIDE_BY                 ; 1                             ; Untyped                                                         ;
; DPA_DIVIDER                   ; 0                             ; Untyped                                                         ;
; EXTCLK3_MULTIPLY_BY           ; 1                             ; Untyped                                                         ;
; EXTCLK2_MULTIPLY_BY           ; 1                             ; Untyped                                                         ;
; EXTCLK1_MULTIPLY_BY           ; 1                             ; Untyped                                                         ;
; EXTCLK0_MULTIPLY_BY           ; 1                             ; Untyped                                                         ;
; EXTCLK3_DIVIDE_BY             ; 1                             ; Untyped                                                         ;
; EXTCLK2_DIVIDE_BY             ; 1                             ; Untyped                                                         ;
; EXTCLK1_DIVIDE_BY             ; 1                             ; Untyped                                                         ;
; EXTCLK0_DIVIDE_BY             ; 1                             ; Untyped                                                         ;
; EXTCLK3_PHASE_SHIFT           ; 0                             ; Untyped                                                         ;
; EXTCLK2_PHASE_SHIFT           ; 0                             ; Untyped                                                         ;
; EXTCLK1_PHASE_SHIFT           ; 0                             ; Untyped                                                         ;
; EXTCLK0_PHASE_SHIFT           ; 0                             ; Untyped                                                         ;
; EXTCLK3_TIME_DELAY            ; 0                             ; Untyped                                                         ;
; EXTCLK2_TIME_DELAY            ; 0                             ; Untyped                                                         ;
; EXTCLK1_TIME_DELAY            ; 0                             ; Untyped                                                         ;
; EXTCLK0_TIME_DELAY            ; 0                             ; Untyped                                                         ;
; EXTCLK3_DUTY_CYCLE            ; 50                            ; Untyped                                                         ;
; EXTCLK2_DUTY_CYCLE            ; 50                            ; Untyped                                                         ;
; EXTCLK1_DUTY_CYCLE            ; 50                            ; Untyped                                                         ;
; EXTCLK0_DUTY_CYCLE            ; 50                            ; Untyped                                                         ;
; VCO_MULTIPLY_BY               ; 0                             ; Untyped                                                         ;
; VCO_DIVIDE_BY                 ; 0                             ; Untyped                                                         ;
; SCLKOUT0_PHASE_SHIFT          ; 0                             ; Untyped                                                         ;
; SCLKOUT1_PHASE_SHIFT          ; 0                             ; Untyped                                                         ;
; VCO_MIN                       ; 0                             ; Untyped                                                         ;
; VCO_MAX                       ; 0                             ; Untyped                                                         ;
; VCO_CENTER                    ; 0                             ; Untyped                                                         ;
; PFD_MIN                       ; 0                             ; Untyped                                                         ;
; PFD_MAX                       ; 0                             ; Untyped                                                         ;
; M_INITIAL                     ; 0                             ; Untyped                                                         ;
; M                             ; 0                             ; Untyped                                                         ;
; N                             ; 1                             ; Untyped                                                         ;
; M2                            ; 1                             ; Untyped                                                         ;
; N2                            ; 1                             ; Untyped                                                         ;
; SS                            ; 1                             ; Untyped                                                         ;
; C0_HIGH                       ; 0                             ; Untyped                                                         ;
; C1_HIGH                       ; 0                             ; Untyped                                                         ;
; C2_HIGH                       ; 0                             ; Untyped                                                         ;
; C3_HIGH                       ; 0                             ; Untyped                                                         ;
; C4_HIGH                       ; 0                             ; Untyped                                                         ;
; C5_HIGH                       ; 0                             ; Untyped                                                         ;
; C6_HIGH                       ; 0                             ; Untyped                                                         ;
; C7_HIGH                       ; 0                             ; Untyped                                                         ;
; C8_HIGH                       ; 0                             ; Untyped                                                         ;
; C9_HIGH                       ; 0                             ; Untyped                                                         ;
; C0_LOW                        ; 0                             ; Untyped                                                         ;
; C1_LOW                        ; 0                             ; Untyped                                                         ;
; C2_LOW                        ; 0                             ; Untyped                                                         ;
; C3_LOW                        ; 0                             ; Untyped                                                         ;
; C4_LOW                        ; 0                             ; Untyped                                                         ;
; C5_LOW                        ; 0                             ; Untyped                                                         ;
; C6_LOW                        ; 0                             ; Untyped                                                         ;
; C7_LOW                        ; 0                             ; Untyped                                                         ;
; C8_LOW                        ; 0                             ; Untyped                                                         ;
; C9_LOW                        ; 0                             ; Untyped                                                         ;
; C0_INITIAL                    ; 0                             ; Untyped                                                         ;
; C1_INITIAL                    ; 0                             ; Untyped                                                         ;
; C2_INITIAL                    ; 0                             ; Untyped                                                         ;
; C3_INITIAL                    ; 0                             ; Untyped                                                         ;
; C4_INITIAL                    ; 0                             ; Untyped                                                         ;
; C5_INITIAL                    ; 0                             ; Untyped                                                         ;
; C6_INITIAL                    ; 0                             ; Untyped                                                         ;
; C7_INITIAL                    ; 0                             ; Untyped                                                         ;
; C8_INITIAL                    ; 0                             ; Untyped                                                         ;
; C9_INITIAL                    ; 0                             ; Untyped                                                         ;
; C0_MODE                       ; BYPASS                        ; Untyped                                                         ;
; C1_MODE                       ; BYPASS                        ; Untyped                                                         ;
; C2_MODE                       ; BYPASS                        ; Untyped                                                         ;
; C3_MODE                       ; BYPASS                        ; Untyped                                                         ;
; C4_MODE                       ; BYPASS                        ; Untyped                                                         ;
; C5_MODE                       ; BYPASS                        ; Untyped                                                         ;
; C6_MODE                       ; BYPASS                        ; Untyped                                                         ;
; C7_MODE                       ; BYPASS                        ; Untyped                                                         ;
; C8_MODE                       ; BYPASS                        ; Untyped                                                         ;
; C9_MODE                       ; BYPASS                        ; Untyped                                                         ;
; C0_PH                         ; 0                             ; Untyped                                                         ;
; C1_PH                         ; 0                             ; Untyped                                                         ;
; C2_PH                         ; 0                             ; Untyped                                                         ;
; C3_PH                         ; 0                             ; Untyped                                                         ;
; C4_PH                         ; 0                             ; Untyped                                                         ;
; C5_PH                         ; 0                             ; Untyped                                                         ;
; C6_PH                         ; 0                             ; Untyped                                                         ;
; C7_PH                         ; 0                             ; Untyped                                                         ;
; C8_PH                         ; 0                             ; Untyped                                                         ;
; C9_PH                         ; 0                             ; Untyped                                                         ;
; L0_HIGH                       ; 1                             ; Untyped                                                         ;
; L1_HIGH                       ; 1                             ; Untyped                                                         ;
; G0_HIGH                       ; 1                             ; Untyped                                                         ;
; G1_HIGH                       ; 1                             ; Untyped                                                         ;
; G2_HIGH                       ; 1                             ; Untyped                                                         ;
; G3_HIGH                       ; 1                             ; Untyped                                                         ;
; E0_HIGH                       ; 1                             ; Untyped                                                         ;
; E1_HIGH                       ; 1                             ; Untyped                                                         ;
; E2_HIGH                       ; 1                             ; Untyped                                                         ;
; E3_HIGH                       ; 1                             ; Untyped                                                         ;
; L0_LOW                        ; 1                             ; Untyped                                                         ;
; L1_LOW                        ; 1                             ; Untyped                                                         ;
; G0_LOW                        ; 1                             ; Untyped                                                         ;
; G1_LOW                        ; 1                             ; Untyped                                                         ;
; G2_LOW                        ; 1                             ; Untyped                                                         ;
; G3_LOW                        ; 1                             ; Untyped                                                         ;
; E0_LOW                        ; 1                             ; Untyped                                                         ;
; E1_LOW                        ; 1                             ; Untyped                                                         ;
; E2_LOW                        ; 1                             ; Untyped                                                         ;
; E3_LOW                        ; 1                             ; Untyped                                                         ;
; L0_INITIAL                    ; 1                             ; Untyped                                                         ;
; L1_INITIAL                    ; 1                             ; Untyped                                                         ;
; G0_INITIAL                    ; 1                             ; Untyped                                                         ;
; G1_INITIAL                    ; 1                             ; Untyped                                                         ;
; G2_INITIAL                    ; 1                             ; Untyped                                                         ;
; G3_INITIAL                    ; 1                             ; Untyped                                                         ;
; E0_INITIAL                    ; 1                             ; Untyped                                                         ;
; E1_INITIAL                    ; 1                             ; Untyped                                                         ;
; E2_INITIAL                    ; 1                             ; Untyped                                                         ;
; E3_INITIAL                    ; 1                             ; Untyped                                                         ;
; L0_MODE                       ; BYPASS                        ; Untyped                                                         ;
; L1_MODE                       ; BYPASS                        ; Untyped                                                         ;
; G0_MODE                       ; BYPASS                        ; Untyped                                                         ;
; G1_MODE                       ; BYPASS                        ; Untyped                                                         ;
; G2_MODE                       ; BYPASS                        ; Untyped                                                         ;
; G3_MODE                       ; BYPASS                        ; Untyped                                                         ;
; E0_MODE                       ; BYPASS                        ; Untyped                                                         ;
; E1_MODE                       ; BYPASS                        ; Untyped                                                         ;
; E2_MODE                       ; BYPASS                        ; Untyped                                                         ;
; E3_MODE                       ; BYPASS                        ; Untyped                                                         ;
; L0_PH                         ; 0                             ; Untyped                                                         ;
; L1_PH                         ; 0                             ; Untyped                                                         ;
; G0_PH                         ; 0                             ; Untyped                                                         ;
; G1_PH                         ; 0                             ; Untyped                                                         ;
; G2_PH                         ; 0                             ; Untyped                                                         ;
; G3_PH                         ; 0                             ; Untyped                                                         ;
; E0_PH                         ; 0                             ; Untyped                                                         ;
; E1_PH                         ; 0                             ; Untyped                                                         ;
; E2_PH                         ; 0                             ; Untyped                                                         ;
; E3_PH                         ; 0                             ; Untyped                                                         ;
; M_PH                          ; 0                             ; Untyped                                                         ;
; C1_USE_CASC_IN                ; OFF                           ; Untyped                                                         ;
; C2_USE_CASC_IN                ; OFF                           ; Untyped                                                         ;
; C3_USE_CASC_IN                ; OFF                           ; Untyped                                                         ;
; C4_USE_CASC_IN                ; OFF                           ; Untyped                                                         ;
; C5_USE_CASC_IN                ; OFF                           ; Untyped                                                         ;
; C6_USE_CASC_IN                ; OFF                           ; Untyped                                                         ;
; C7_USE_CASC_IN                ; OFF                           ; Untyped                                                         ;
; C8_USE_CASC_IN                ; OFF                           ; Untyped                                                         ;
; C9_USE_CASC_IN                ; OFF                           ; Untyped                                                         ;
; CLK0_COUNTER                  ; G0                            ; Untyped                                                         ;
; CLK1_COUNTER                  ; G0                            ; Untyped                                                         ;
; CLK2_COUNTER                  ; G0                            ; Untyped                                                         ;
; CLK3_COUNTER                  ; G0                            ; Untyped                                                         ;
; CLK4_COUNTER                  ; G0                            ; Untyped                                                         ;
; CLK5_COUNTER                  ; G0                            ; Untyped                                                         ;
; CLK6_COUNTER                  ; E0                            ; Untyped                                                         ;
; CLK7_COUNTER                  ; E1                            ; Untyped                                                         ;
; CLK8_COUNTER                  ; E2                            ; Untyped                                                         ;
; CLK9_COUNTER                  ; E3                            ; Untyped                                                         ;
; L0_TIME_DELAY                 ; 0                             ; Untyped                                                         ;
; L1_TIME_DELAY                 ; 0                             ; Untyped                                                         ;
; G0_TIME_DELAY                 ; 0                             ; Untyped                                                         ;
; G1_TIME_DELAY                 ; 0                             ; Untyped                                                         ;
; G2_TIME_DELAY                 ; 0                             ; Untyped                                                         ;
; G3_TIME_DELAY                 ; 0                             ; Untyped                                                         ;
; E0_TIME_DELAY                 ; 0                             ; Untyped                                                         ;
; E1_TIME_DELAY                 ; 0                             ; Untyped                                                         ;
; E2_TIME_DELAY                 ; 0                             ; Untyped                                                         ;
; E3_TIME_DELAY                 ; 0                             ; Untyped                                                         ;
; M_TIME_DELAY                  ; 0                             ; Untyped                                                         ;
; N_TIME_DELAY                  ; 0                             ; Untyped                                                         ;
; EXTCLK3_COUNTER               ; E3                            ; Untyped                                                         ;
; EXTCLK2_COUNTER               ; E2                            ; Untyped                                                         ;
; EXTCLK1_COUNTER               ; E1                            ; Untyped                                                         ;
; EXTCLK0_COUNTER               ; E0                            ; Untyped                                                         ;
; ENABLE0_COUNTER               ; L0                            ; Untyped                                                         ;
; ENABLE1_COUNTER               ; L0                            ; Untyped                                                         ;
; CHARGE_PUMP_CURRENT           ; 2                             ; Untyped                                                         ;
; LOOP_FILTER_R                 ;  1.000000                     ; Untyped                                                         ;
; LOOP_FILTER_C                 ; 5                             ; Untyped                                                         ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                          ; Untyped                                                         ;
; LOOP_FILTER_R_BITS            ; 9999                          ; Untyped                                                         ;
; LOOP_FILTER_C_BITS            ; 9999                          ; Untyped                                                         ;
; VCO_POST_SCALE                ; 0                             ; Untyped                                                         ;
; CLK2_OUTPUT_FREQUENCY         ; 0                             ; Untyped                                                         ;
; CLK1_OUTPUT_FREQUENCY         ; 0                             ; Untyped                                                         ;
; CLK0_OUTPUT_FREQUENCY         ; 0                             ; Untyped                                                         ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II                    ; Untyped                                                         ;
; PORT_CLKENA0                  ; PORT_UNUSED                   ; Untyped                                                         ;
; PORT_CLKENA1                  ; PORT_UNUSED                   ; Untyped                                                         ;
; PORT_CLKENA2                  ; PORT_UNUSED                   ; Untyped                                                         ;
; PORT_CLKENA3                  ; PORT_UNUSED                   ; Untyped                                                         ;
; PORT_CLKENA4                  ; PORT_UNUSED                   ; Untyped                                                         ;
; PORT_CLKENA5                  ; PORT_UNUSED                   ; Untyped                                                         ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY             ; Untyped                                                         ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY             ; Untyped                                                         ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY             ; Untyped                                                         ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY             ; Untyped                                                         ;
; PORT_EXTCLK0                  ; PORT_UNUSED                   ; Untyped                                                         ;
; PORT_EXTCLK1                  ; PORT_UNUSED                   ; Untyped                                                         ;
; PORT_EXTCLK2                  ; PORT_UNUSED                   ; Untyped                                                         ;
; PORT_EXTCLK3                  ; PORT_UNUSED                   ; Untyped                                                         ;
; PORT_CLKBAD0                  ; PORT_UNUSED                   ; Untyped                                                         ;
; PORT_CLKBAD1                  ; PORT_UNUSED                   ; Untyped                                                         ;
; PORT_CLK0                     ; PORT_USED                     ; Untyped                                                         ;
; PORT_CLK1                     ; PORT_UNUSED                   ; Untyped                                                         ;
; PORT_CLK2                     ; PORT_UNUSED                   ; Untyped                                                         ;
; PORT_CLK3                     ; PORT_UNUSED                   ; Untyped                                                         ;
; PORT_CLK4                     ; PORT_UNUSED                   ; Untyped                                                         ;
; PORT_CLK5                     ; PORT_UNUSED                   ; Untyped                                                         ;
; PORT_CLK6                     ; PORT_UNUSED                   ; Untyped                                                         ;
; PORT_CLK7                     ; PORT_UNUSED                   ; Untyped                                                         ;
; PORT_CLK8                     ; PORT_UNUSED                   ; Untyped                                                         ;
; PORT_CLK9                     ; PORT_UNUSED                   ; Untyped                                                         ;
; PORT_SCANDATA                 ; PORT_UNUSED                   ; Untyped                                                         ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                   ; Untyped                                                         ;
; PORT_SCANDONE                 ; PORT_UNUSED                   ; Untyped                                                         ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY             ; Untyped                                                         ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY             ; Untyped                                                         ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                   ; Untyped                                                         ;
; PORT_CLKLOSS                  ; PORT_UNUSED                   ; Untyped                                                         ;
; PORT_INCLK1                   ; PORT_UNUSED                   ; Untyped                                                         ;
; PORT_INCLK0                   ; PORT_USED                     ; Untyped                                                         ;
; PORT_FBIN                     ; PORT_UNUSED                   ; Untyped                                                         ;
; PORT_PLLENA                   ; PORT_UNUSED                   ; Untyped                                                         ;
; PORT_CLKSWITCH                ; PORT_UNUSED                   ; Untyped                                                         ;
; PORT_ARESET                   ; PORT_USED                     ; Untyped                                                         ;
; PORT_PFDENA                   ; PORT_UNUSED                   ; Untyped                                                         ;
; PORT_SCANCLK                  ; PORT_UNUSED                   ; Untyped                                                         ;
; PORT_SCANACLR                 ; PORT_UNUSED                   ; Untyped                                                         ;
; PORT_SCANREAD                 ; PORT_UNUSED                   ; Untyped                                                         ;
; PORT_SCANWRITE                ; PORT_UNUSED                   ; Untyped                                                         ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY             ; Untyped                                                         ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY             ; Untyped                                                         ;
; PORT_LOCKED                   ; PORT_USED                     ; Untyped                                                         ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                   ; Untyped                                                         ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY             ; Untyped                                                         ;
; PORT_PHASEDONE                ; PORT_UNUSED                   ; Untyped                                                         ;
; PORT_PHASESTEP                ; PORT_UNUSED                   ; Untyped                                                         ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                   ; Untyped                                                         ;
; PORT_SCANCLKENA               ; PORT_UNUSED                   ; Untyped                                                         ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                   ; Untyped                                                         ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY             ; Untyped                                                         ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY             ; Untyped                                                         ;
; M_TEST_SOURCE                 ; 5                             ; Untyped                                                         ;
; C0_TEST_SOURCE                ; 5                             ; Untyped                                                         ;
; C1_TEST_SOURCE                ; 5                             ; Untyped                                                         ;
; C2_TEST_SOURCE                ; 5                             ; Untyped                                                         ;
; C3_TEST_SOURCE                ; 5                             ; Untyped                                                         ;
; C4_TEST_SOURCE                ; 5                             ; Untyped                                                         ;
; C5_TEST_SOURCE                ; 5                             ; Untyped                                                         ;
; C6_TEST_SOURCE                ; 5                             ; Untyped                                                         ;
; C7_TEST_SOURCE                ; 5                             ; Untyped                                                         ;
; C8_TEST_SOURCE                ; 5                             ; Untyped                                                         ;
; C9_TEST_SOURCE                ; 5                             ; Untyped                                                         ;
; CBXI_PARAMETER                ; Audio_Clock_altpll            ; Untyped                                                         ;
; VCO_FREQUENCY_CONTROL         ; AUTO                          ; Untyped                                                         ;
; VCO_PHASE_SHIFT_STEP          ; 0                             ; Untyped                                                         ;
; WIDTH_CLOCK                   ; 6                             ; Untyped                                                         ;
; WIDTH_PHASECOUNTERSELECT      ; 4                             ; Untyped                                                         ;
; USING_FBMIMICBIDIR_PORT       ; OFF                           ; Untyped                                                         ;
; DEVICE_FAMILY                 ; Cyclone V                     ; Untyped                                                         ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                        ; Untyped                                                         ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                           ; Untyped                                                         ;
; AUTO_CARRY_CHAINS             ; ON                            ; AUTO_CARRY                                                      ;
; IGNORE_CARRY_BUFFERS          ; OFF                           ; IGNORE_CARRY                                                    ;
; AUTO_CASCADE_CHAINS           ; ON                            ; AUTO_CASCADE                                                    ;
; IGNORE_CASCADE_BUFFERS        ; OFF                           ; IGNORE_CASCADE                                                  ;
+-------------------------------+-------------------------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------+
; Parameter Settings for User Entity Instance: avconf:avc ;
+-----------------+-----------+---------------------------+
; Parameter Name  ; Value     ; Type                      ;
+-----------------+-----------+---------------------------+
; USE_MIC_INPUT   ; 1         ; Signed Integer            ;
; AUD_LINE_IN_LC  ; 000011000 ; Unsigned Binary           ;
; AUD_LINE_IN_RC  ; 000011000 ; Unsigned Binary           ;
; AUD_LINE_OUT_LC ; 001110111 ; Unsigned Binary           ;
; AUD_LINE_OUT_RC ; 001110111 ; Unsigned Binary           ;
; AUD_ADC_PATH    ; 000010001 ; Unsigned Binary           ;
; AUD_DAC_PATH    ; 000000110 ; Unsigned Binary           ;
; AUD_POWER       ; 000000000 ; Unsigned Binary           ;
; AUD_DATA_FORMAT ; 001001101 ; Unsigned Binary           ;
; AUD_SAMPLE_CTRL ; 000000000 ; Unsigned Binary           ;
; AUD_SET_ACTIVE  ; 000000001 ; Unsigned Binary           ;
; CLK_Freq        ; 50000000  ; Signed Integer            ;
; I2C_Freq        ; 20000     ; Signed Integer            ;
; LUT_SIZE        ; 50        ; Signed Integer            ;
; SET_LIN_L       ; 0         ; Signed Integer            ;
; SET_LIN_R       ; 1         ; Signed Integer            ;
; SET_HEAD_L      ; 2         ; Signed Integer            ;
; SET_HEAD_R      ; 3         ; Signed Integer            ;
; A_PATH_CTRL     ; 4         ; Signed Integer            ;
; D_PATH_CTRL     ; 5         ; Signed Integer            ;
; POWER_ON        ; 6         ; Signed Integer            ;
; SET_FORMAT      ; 7         ; Signed Integer            ;
; SAMPLE_CTRL     ; 8         ; Signed Integer            ;
; SET_ACTIVE      ; 9         ; Signed Integer            ;
; SET_VIDEO       ; 10        ; Signed Integer            ;
+-----------------+-----------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: midnight_city_m83:comb_99 ;
+----------------+--------+----------------------------------------------+
; Parameter Name ; Value  ; Type                                         ;
+----------------+--------+----------------------------------------------+
; START          ; 000000 ; Unsigned Binary                              ;
; GFNOTE         ; 000001 ; Unsigned Binary                              ;
; GDNOTE         ; 000010 ; Unsigned Binary                              ;
; GBNOTE         ; 000011 ; Unsigned Binary                              ;
; GFLONG         ; 000100 ; Unsigned Binary                              ;
; FFNOTE         ; 000101 ; Unsigned Binary                              ;
; FDNOTE         ; 000110 ; Unsigned Binary                              ;
; FBNOTE         ; 000111 ; Unsigned Binary                              ;
; FFLONG         ; 001000 ; Unsigned Binary                              ;
; EFNOTE         ; 001001 ; Unsigned Binary                              ;
; EDNOTE         ; 001010 ; Unsigned Binary                              ;
; EBNOTE         ; 001011 ; Unsigned Binary                              ;
; EFLONG         ; 001100 ; Unsigned Binary                              ;
; BFNOTE         ; 001101 ; Unsigned Binary                              ;
; BDNOTE         ; 001110 ; Unsigned Binary                              ;
; BBNOTE         ; 001111 ; Unsigned Binary                              ;
; BFLONG         ; 010000 ; Unsigned Binary                              ;
; WAIT1          ; 010010 ; Unsigned Binary                              ;
; WAIT2          ; 010011 ; Unsigned Binary                              ;
; WAIT3          ; 010100 ; Unsigned Binary                              ;
; WAIT4          ; 010101 ; Unsigned Binary                              ;
; WAIT5          ; 010110 ; Unsigned Binary                              ;
; WAIT6          ; 010111 ; Unsigned Binary                              ;
; WAIT7          ; 011000 ; Unsigned Binary                              ;
; WAIT8          ; 011001 ; Unsigned Binary                              ;
; WAIT9          ; 011010 ; Unsigned Binary                              ;
; WAIT10         ; 011011 ; Unsigned Binary                              ;
; WAIT11         ; 011100 ; Unsigned Binary                              ;
; WAIT12         ; 011101 ; Unsigned Binary                              ;
; WAIT13         ; 011110 ; Unsigned Binary                              ;
; WAIT14         ; 011111 ; Unsigned Binary                              ;
; WAIT15         ; 100000 ; Unsigned Binary                              ;
; WAIT16         ; 100001 ; Unsigned Binary                              ;
+----------------+--------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                                                                           ;
+----------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                                                     ;
+----------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 4                                                                                                                                                         ;
; Entity Instance            ; Audio_Controller:Audio_Controllers|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO  ;
;     -- FIFO Type           ; Single Clock                                                                                                                                              ;
;     -- lpm_width           ; 32                                                                                                                                                        ;
;     -- LPM_NUMWORDS        ; 128                                                                                                                                                       ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                                        ;
;     -- USE_EAB             ; ON                                                                                                                                                        ;
; Entity Instance            ; Audio_Controller:Audio_Controllers|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO ;
;     -- FIFO Type           ; Single Clock                                                                                                                                              ;
;     -- lpm_width           ; 32                                                                                                                                                        ;
;     -- LPM_NUMWORDS        ; 128                                                                                                                                                       ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                                        ;
;     -- USE_EAB             ; ON                                                                                                                                                        ;
; Entity Instance            ; Audio_Controller:Audio_Controllers|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO   ;
;     -- FIFO Type           ; Single Clock                                                                                                                                              ;
;     -- lpm_width           ; 32                                                                                                                                                        ;
;     -- LPM_NUMWORDS        ; 128                                                                                                                                                       ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                                        ;
;     -- USE_EAB             ; ON                                                                                                                                                        ;
; Entity Instance            ; Audio_Controller:Audio_Controllers|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO  ;
;     -- FIFO Type           ; Single Clock                                                                                                                                              ;
;     -- lpm_width           ; 32                                                                                                                                                        ;
;     -- LPM_NUMWORDS        ; 128                                                                                                                                                       ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                                        ;
;     -- USE_EAB             ; ON                                                                                                                                                        ;
+----------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                                                       ;
+-------------------------------+------------------------------------------------------------------------------------+
; Name                          ; Value                                                                              ;
+-------------------------------+------------------------------------------------------------------------------------+
; Number of entity instances    ; 1                                                                                  ;
; Entity Instance               ; Audio_Controller:Audio_Controllers|Audio_Clock:Audio_Clock|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                                                             ;
;     -- PLL_TYPE               ; AUTO                                                                               ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                                             ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                                              ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                                                  ;
;     -- VCO_MULTIPLY_BY        ; 0                                                                                  ;
;     -- VCO_DIVIDE_BY          ; 0                                                                                  ;
+-------------------------------+------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "midnight_city_m83:comb_99|toneGENSelector:topselector|toneGenerator2:t1|HEXDisplay:h1" ;
+-------+-------+----------+----------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                ;
+-------+-------+----------+----------------------------------------------------------------------------------------+
; In[3] ; Input ; Info     ; Stuck at GND                                                                           ;
; In[2] ; Input ; Info     ; Stuck at VCC                                                                           ;
+-------+-------+----------+----------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "midnight_city_m83:comb_99|toneGENSelector:topselector|toneGenerator2:t1|toneSynthSelector:select" ;
+----------------+-------+----------+------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                  ;
+----------------+-------+----------+------------------------------------------------------------------------------------------+
; Counts[19..16] ; Input ; Info     ; Stuck at GND                                                                             ;
+----------------+-------+----------+------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "midnight_city_m83:comb_99|toneGENSelector:topselector|toneGenerator:t0|HEXDisplay:h1" ;
+-------+-------+----------+---------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                               ;
+-------+-------+----------+---------------------------------------------------------------------------------------+
; In[3] ; Input ; Info     ; Stuck at GND                                                                          ;
+-------+-------+----------+---------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "midnight_city_m83:comb_99|toneGENSelector:topselector|toneGenerator:t0|toneSynthSelector:select" ;
+----------------+-------+----------+-----------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                 ;
+----------------+-------+----------+-----------------------------------------------------------------------------------------+
; Counts[19..18] ; Input ; Info     ; Stuck at GND                                                                            ;
+----------------+-------+----------+-----------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "avconf:avc|I2C_Controller:u0"                                                                                                                      ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                      ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; W_R        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; SD_COUNTER ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; SDO        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Audio_Controller:Audio_Controllers|Audio_Clock:Audio_Clock" ;
+--------+--------+----------+-----------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                   ;
+--------+--------+----------+-----------------------------------------------------------+
; areset ; Input  ; Info     ; Explicitly unconnected                                    ;
; locked ; Output ; Info     ; Explicitly unconnected                                    ;
+--------+--------+----------+-----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Audio_Controller:Audio_Controllers|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer"                             ;
+--------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                                 ; Type   ; Severity ; Details                                                                             ;
+--------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; left_channel_fifo_write_space[5..0]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; right_channel_fifo_write_space[5..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Audio_Controller:Audio_Controllers|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer"                        ;
+-----------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                              ; Type   ; Severity ; Details                                                                             ;
+-----------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; left_audio_fifo_read_space[5..0]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; right_audio_fifo_read_space[5..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------+
; Port Connectivity Checks: "Audio_Controller:Audio_Controllers"     ;
+------------------------+-------+----------+------------------------+
; Port                   ; Type  ; Severity ; Details                ;
+------------------------+-------+----------+------------------------+
; clear_audio_in_memory  ; Input ; Info     ; Explicitly unconnected ;
; clear_audio_out_memory ; Input ; Info     ; Explicitly unconnected ;
+------------------------+-------+----------+------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 429                         ;
;     CLR               ; 59                          ;
;     CLR SCLR          ; 16                          ;
;     ENA               ; 40                          ;
;     ENA CLR           ; 4                           ;
;     ENA SCLR          ; 185                         ;
;     SCLR              ; 32                          ;
;     SLD               ; 38                          ;
;     plain             ; 55                          ;
; arriav_io_obuf        ; 4                           ;
; arriav_lcell_comb     ; 1207                        ;
;     arith             ; 268                         ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 180                         ;
;         2 data inputs ; 30                          ;
;         3 data inputs ; 32                          ;
;         5 data inputs ; 24                          ;
;     extend            ; 3                           ;
;         7 data inputs ; 3                           ;
;     normal            ; 936                         ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 18                          ;
;         2 data inputs ; 66                          ;
;         3 data inputs ; 126                         ;
;         4 data inputs ; 85                          ;
;         5 data inputs ; 186                         ;
;         6 data inputs ; 453                         ;
; boundary_port         ; 75                          ;
; generic_pll           ; 1                           ;
; stratixv_ram_block    ; 128                         ;
;                       ;                             ;
; Max LUT depth         ; 10.70                       ;
; Average LUT depth     ; 3.81                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition
    Info: Processing started: Fri Dec 13 07:00:45 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC_Audio_Example -c DE1_SoC_Audio_Example
Info (20030): Parallel compilation is enabled and will use 16 of the 20 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file audio_controller/audio_controller.v
    Info (12023): Found entity 1: Audio_Controller File: M:/AUDIO_ON_DE1_SOC_20242 - Copy/AUDIO_ON_DE1_SOC_2024/Audio_Demo_tone_player/Audio_Controller/Audio_Controller.v Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file audio_controller/audio_clock.v
    Info (12023): Found entity 1: Audio_Clock File: M:/AUDIO_ON_DE1_SOC_20242 - Copy/AUDIO_ON_DE1_SOC_2024/Audio_Demo_tone_player/Audio_Controller/Audio_Clock.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file audio_controller/altera_up_sync_fifo.v
    Info (12023): Found entity 1: Altera_UP_SYNC_FIFO File: M:/AUDIO_ON_DE1_SOC_20242 - Copy/AUDIO_ON_DE1_SOC_2024/Audio_Demo_tone_player/Audio_Controller/Altera_UP_SYNC_FIFO.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file audio_controller/altera_up_clock_edge.v
    Info (12023): Found entity 1: Altera_UP_Clock_Edge File: M:/AUDIO_ON_DE1_SOC_20242 - Copy/AUDIO_ON_DE1_SOC_2024/Audio_Demo_tone_player/Audio_Controller/Altera_UP_Clock_Edge.v Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file audio_controller/altera_up_audio_out_serializer.v
    Info (12023): Found entity 1: Altera_UP_Audio_Out_Serializer File: M:/AUDIO_ON_DE1_SOC_20242 - Copy/AUDIO_ON_DE1_SOC_2024/Audio_Demo_tone_player/Audio_Controller/Altera_UP_Audio_Out_Serializer.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file audio_controller/altera_up_audio_in_deserializer.v
    Info (12023): Found entity 1: Altera_UP_Audio_In_Deserializer File: M:/AUDIO_ON_DE1_SOC_20242 - Copy/AUDIO_ON_DE1_SOC_2024/Audio_Demo_tone_player/Audio_Controller/Altera_UP_Audio_In_Deserializer.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file audio_controller/altera_up_audio_bit_counter.v
    Info (12023): Found entity 1: Altera_UP_Audio_Bit_Counter File: M:/AUDIO_ON_DE1_SOC_20242 - Copy/AUDIO_ON_DE1_SOC_2024/Audio_Demo_tone_player/Audio_Controller/Altera_UP_Audio_Bit_Counter.v Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file avconf/i2c_controller.v
    Info (12023): Found entity 1: I2C_Controller File: M:/AUDIO_ON_DE1_SOC_20242 - Copy/AUDIO_ON_DE1_SOC_2024/Audio_Demo_tone_player/avconf/I2C_Controller.v Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file avconf/avconf.v
    Info (12023): Found entity 1: avconf File: M:/AUDIO_ON_DE1_SOC_20242 - Copy/AUDIO_ON_DE1_SOC_2024/Audio_Demo_tone_player/avconf/avconf.v Line: 1
Warning (10229): Verilog HDL Expression warning at DE1_SoC_Audio_Example.v(546): truncated literal to match 4 bits File: M:/AUDIO_ON_DE1_SOC_20242 - Copy/AUDIO_ON_DE1_SOC_2024/Audio_Demo_tone_player/DE1_SoC_Audio_Example.v Line: 546
Warning (10229): Verilog HDL Expression warning at DE1_SoC_Audio_Example.v(635): truncated literal to match 4 bits File: M:/AUDIO_ON_DE1_SOC_20242 - Copy/AUDIO_ON_DE1_SOC_2024/Audio_Demo_tone_player/DE1_SoC_Audio_Example.v Line: 635
Info (12021): Found 9 design units, including 9 entities, in source file de1_soc_audio_example.v
    Info (12023): Found entity 1: DE1_SoC_Audio_Example File: M:/AUDIO_ON_DE1_SOC_20242 - Copy/AUDIO_ON_DE1_SOC_2024/Audio_Demo_tone_player/DE1_SoC_Audio_Example.v Line: 1
    Info (12023): Found entity 2: toneSynthSquare File: M:/AUDIO_ON_DE1_SOC_20242 - Copy/AUDIO_ON_DE1_SOC_2024/Audio_Demo_tone_player/DE1_SoC_Audio_Example.v Line: 176
    Info (12023): Found entity 3: toneSynthSine File: M:/AUDIO_ON_DE1_SOC_20242 - Copy/AUDIO_ON_DE1_SOC_2024/Audio_Demo_tone_player/DE1_SoC_Audio_Example.v Line: 206
    Info (12023): Found entity 4: toneGenerator File: M:/AUDIO_ON_DE1_SOC_20242 - Copy/AUDIO_ON_DE1_SOC_2024/Audio_Demo_tone_player/DE1_SoC_Audio_Example.v Line: 504
    Info (12023): Found entity 5: toneGenerator2 File: M:/AUDIO_ON_DE1_SOC_20242 - Copy/AUDIO_ON_DE1_SOC_2024/Audio_Demo_tone_player/DE1_SoC_Audio_Example.v Line: 593
    Info (12023): Found entity 6: HEXDecoder File: M:/AUDIO_ON_DE1_SOC_20242 - Copy/AUDIO_ON_DE1_SOC_2024/Audio_Demo_tone_player/DE1_SoC_Audio_Example.v Line: 684
    Info (12023): Found entity 7: HEXDisplay File: M:/AUDIO_ON_DE1_SOC_20242 - Copy/AUDIO_ON_DE1_SOC_2024/Audio_Demo_tone_player/DE1_SoC_Audio_Example.v Line: 713
    Info (12023): Found entity 8: toneSynthSelector File: M:/AUDIO_ON_DE1_SOC_20242 - Copy/AUDIO_ON_DE1_SOC_2024/Audio_Demo_tone_player/DE1_SoC_Audio_Example.v Line: 731
    Info (12023): Found entity 9: toneGENSelector File: M:/AUDIO_ON_DE1_SOC_20242 - Copy/AUDIO_ON_DE1_SOC_2024/Audio_Demo_tone_player/DE1_SoC_Audio_Example.v Line: 767
Warning (10275): Verilog HDL Module Instantiation warning at midnight_city_m83.v(501): ignored dangling comma in List of Port Connections File: M:/AUDIO_ON_DE1_SOC_20242 - Copy/AUDIO_ON_DE1_SOC_2024/Audio_Demo_tone_player/midnight_city_m83.v Line: 501
Info (12021): Found 1 design units, including 1 entities, in source file midnight_city_m83.v
    Info (12023): Found entity 1: midnight_city_m83 File: M:/AUDIO_ON_DE1_SOC_20242 - Copy/AUDIO_ON_DE1_SOC_2024/Audio_Demo_tone_player/midnight_city_m83.v Line: 1
Critical Warning (10846): Verilog HDL Instantiation warning at DE1_SoC_Audio_Example.v(171): instance has no name File: M:/AUDIO_ON_DE1_SOC_20242 - Copy/AUDIO_ON_DE1_SOC_2024/Audio_Demo_tone_player/DE1_SoC_Audio_Example.v Line: 171
Info (12127): Elaborating entity "DE1_SoC_Audio_Example" for the top level hierarchy
Info (12128): Elaborating entity "Audio_Controller" for hierarchy "Audio_Controller:Audio_Controllers" File: M:/AUDIO_ON_DE1_SOC_20242 - Copy/AUDIO_ON_DE1_SOC_2024/Audio_Demo_tone_player/DE1_SoC_Audio_Example.v Line: 137
Info (12128): Elaborating entity "Altera_UP_Clock_Edge" for hierarchy "Audio_Controller:Audio_Controllers|Altera_UP_Clock_Edge:Bit_Clock_Edges" File: M:/AUDIO_ON_DE1_SOC_20242 - Copy/AUDIO_ON_DE1_SOC_2024/Audio_Demo_tone_player/Audio_Controller/Audio_Controller.v Line: 182
Info (12128): Elaborating entity "Altera_UP_Audio_In_Deserializer" for hierarchy "Audio_Controller:Audio_Controllers|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer" File: M:/AUDIO_ON_DE1_SOC_20242 - Copy/AUDIO_ON_DE1_SOC_2024/Audio_Demo_tone_player/Audio_Controller/Audio_Controller.v Line: 237
Info (12128): Elaborating entity "Altera_UP_Audio_Bit_Counter" for hierarchy "Audio_Controller:Audio_Controllers|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter" File: M:/AUDIO_ON_DE1_SOC_20242 - Copy/AUDIO_ON_DE1_SOC_2024/Audio_Demo_tone_player/Audio_Controller/Altera_UP_Audio_In_Deserializer.v Line: 159
Info (12128): Elaborating entity "Altera_UP_SYNC_FIFO" for hierarchy "Audio_Controller:Audio_Controllers|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO" File: M:/AUDIO_ON_DE1_SOC_20242 - Copy/AUDIO_ON_DE1_SOC_2024/Audio_Demo_tone_player/Audio_Controller/Altera_UP_Audio_In_Deserializer.v Line: 181
Info (12128): Elaborating entity "scfifo" for hierarchy "Audio_Controller:Audio_Controllers|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO" File: M:/AUDIO_ON_DE1_SOC_20242 - Copy/AUDIO_ON_DE1_SOC_2024/Audio_Demo_tone_player/Audio_Controller/Altera_UP_SYNC_FIFO.v Line: 115
Info (12130): Elaborated megafunction instantiation "Audio_Controller:Audio_Controllers|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO" File: M:/AUDIO_ON_DE1_SOC_20242 - Copy/AUDIO_ON_DE1_SOC_2024/Audio_Demo_tone_player/Audio_Controller/Altera_UP_SYNC_FIFO.v Line: 115
Info (12133): Instantiated megafunction "Audio_Controller:Audio_Controllers|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO" with the following parameter: File: M:/AUDIO_ON_DE1_SOC_20242 - Copy/AUDIO_ON_DE1_SOC_2024/Audio_Demo_tone_player/Audio_Controller/Altera_UP_SYNC_FIFO.v Line: 115
    Info (12134): Parameter "add_ram_output_register" = "OFF"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_numwords" = "128"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "32"
    Info (12134): Parameter "lpm_widthu" = "7"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_7ba1.tdf
    Info (12023): Found entity 1: scfifo_7ba1 File: M:/AUDIO_ON_DE1_SOC_20242 - Copy/AUDIO_ON_DE1_SOC_2024/Audio_Demo_tone_player/db/scfifo_7ba1.tdf Line: 25
Info (12128): Elaborating entity "scfifo_7ba1" for hierarchy "Audio_Controller:Audio_Controllers|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated" File: c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/scfifo.tdf Line: 300
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_q2a1.tdf
    Info (12023): Found entity 1: a_dpfifo_q2a1 File: M:/AUDIO_ON_DE1_SOC_20242 - Copy/AUDIO_ON_DE1_SOC_2024/Audio_Demo_tone_player/db/a_dpfifo_q2a1.tdf Line: 33
Info (12128): Elaborating entity "a_dpfifo_q2a1" for hierarchy "Audio_Controller:Audio_Controllers|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo" File: M:/AUDIO_ON_DE1_SOC_20242 - Copy/AUDIO_ON_DE1_SOC_2024/Audio_Demo_tone_player/db/scfifo_7ba1.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_n3i1.tdf
    Info (12023): Found entity 1: altsyncram_n3i1 File: M:/AUDIO_ON_DE1_SOC_20242 - Copy/AUDIO_ON_DE1_SOC_2024/Audio_Demo_tone_player/db/altsyncram_n3i1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_n3i1" for hierarchy "Audio_Controller:Audio_Controllers|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram" File: M:/AUDIO_ON_DE1_SOC_20242 - Copy/AUDIO_ON_DE1_SOC_2024/Audio_Demo_tone_player/db/a_dpfifo_q2a1.tdf Line: 46
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_6l8.tdf
    Info (12023): Found entity 1: cmpr_6l8 File: M:/AUDIO_ON_DE1_SOC_20242 - Copy/AUDIO_ON_DE1_SOC_2024/Audio_Demo_tone_player/db/cmpr_6l8.tdf Line: 23
Info (12128): Elaborating entity "cmpr_6l8" for hierarchy "Audio_Controller:Audio_Controllers|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cmpr_6l8:almost_full_comparer" File: M:/AUDIO_ON_DE1_SOC_20242 - Copy/AUDIO_ON_DE1_SOC_2024/Audio_Demo_tone_player/db/a_dpfifo_q2a1.tdf Line: 55
Info (12128): Elaborating entity "cmpr_6l8" for hierarchy "Audio_Controller:Audio_Controllers|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cmpr_6l8:three_comparison" File: M:/AUDIO_ON_DE1_SOC_20242 - Copy/AUDIO_ON_DE1_SOC_2024/Audio_Demo_tone_player/db/a_dpfifo_q2a1.tdf Line: 56
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_h2b.tdf
    Info (12023): Found entity 1: cntr_h2b File: M:/AUDIO_ON_DE1_SOC_20242 - Copy/AUDIO_ON_DE1_SOC_2024/Audio_Demo_tone_player/db/cntr_h2b.tdf Line: 26
Info (12128): Elaborating entity "cntr_h2b" for hierarchy "Audio_Controller:Audio_Controllers|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_h2b:rd_ptr_msb" File: M:/AUDIO_ON_DE1_SOC_20242 - Copy/AUDIO_ON_DE1_SOC_2024/Audio_Demo_tone_player/db/a_dpfifo_q2a1.tdf Line: 57
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_u27.tdf
    Info (12023): Found entity 1: cntr_u27 File: M:/AUDIO_ON_DE1_SOC_20242 - Copy/AUDIO_ON_DE1_SOC_2024/Audio_Demo_tone_player/db/cntr_u27.tdf Line: 26
Info (12128): Elaborating entity "cntr_u27" for hierarchy "Audio_Controller:Audio_Controllers|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_u27:usedw_counter" File: M:/AUDIO_ON_DE1_SOC_20242 - Copy/AUDIO_ON_DE1_SOC_2024/Audio_Demo_tone_player/db/a_dpfifo_q2a1.tdf Line: 58
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_i2b.tdf
    Info (12023): Found entity 1: cntr_i2b File: M:/AUDIO_ON_DE1_SOC_20242 - Copy/AUDIO_ON_DE1_SOC_2024/Audio_Demo_tone_player/db/cntr_i2b.tdf Line: 26
Info (12128): Elaborating entity "cntr_i2b" for hierarchy "Audio_Controller:Audio_Controllers|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_i2b:wr_ptr" File: M:/AUDIO_ON_DE1_SOC_20242 - Copy/AUDIO_ON_DE1_SOC_2024/Audio_Demo_tone_player/db/a_dpfifo_q2a1.tdf Line: 59
Info (12128): Elaborating entity "Altera_UP_Audio_Out_Serializer" for hierarchy "Audio_Controller:Audio_Controllers|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer" File: M:/AUDIO_ON_DE1_SOC_20242 - Copy/AUDIO_ON_DE1_SOC_2024/Audio_Demo_tone_player/Audio_Controller/Audio_Controller.v Line: 265
Info (12128): Elaborating entity "Audio_Clock" for hierarchy "Audio_Controller:Audio_Controllers|Audio_Clock:Audio_Clock" File: M:/AUDIO_ON_DE1_SOC_20242 - Copy/AUDIO_ON_DE1_SOC_2024/Audio_Demo_tone_player/Audio_Controller/Audio_Controller.v Line: 277
Info (12128): Elaborating entity "altpll" for hierarchy "Audio_Controller:Audio_Controllers|Audio_Clock:Audio_Clock|altpll:altpll_component" File: M:/AUDIO_ON_DE1_SOC_20242 - Copy/AUDIO_ON_DE1_SOC_2024/Audio_Demo_tone_player/Audio_Controller/Audio_Clock.v Line: 94
Info (12130): Elaborated megafunction instantiation "Audio_Controller:Audio_Controllers|Audio_Clock:Audio_Clock|altpll:altpll_component" File: M:/AUDIO_ON_DE1_SOC_20242 - Copy/AUDIO_ON_DE1_SOC_2024/Audio_Demo_tone_player/Audio_Controller/Audio_Clock.v Line: 94
Info (12133): Instantiated megafunction "Audio_Controller:Audio_Controllers|Audio_Clock:Audio_Clock|altpll:altpll_component" with the following parameter: File: M:/AUDIO_ON_DE1_SOC_20242 - Copy/AUDIO_ON_DE1_SOC_2024/Audio_Demo_tone_player/Audio_Controller/Audio_Clock.v Line: 94
    Info (12134): Parameter "clk0_divide_by" = "4"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "gate_lock_signal" = "NO"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "invalid_lock_multiplier" = "5"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=Audio_Clock"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "valid_lock_multiplier" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/audio_clock_altpll.v
    Info (12023): Found entity 1: Audio_Clock_altpll File: M:/AUDIO_ON_DE1_SOC_20242 - Copy/AUDIO_ON_DE1_SOC_2024/Audio_Demo_tone_player/db/audio_clock_altpll.v Line: 30
Info (12128): Elaborating entity "Audio_Clock_altpll" for hierarchy "Audio_Controller:Audio_Controllers|Audio_Clock:Audio_Clock|altpll:altpll_component|Audio_Clock_altpll:auto_generated" File: c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "avconf" for hierarchy "avconf:avc" File: M:/AUDIO_ON_DE1_SOC_20242 - Copy/AUDIO_ON_DE1_SOC_2024/Audio_Demo_tone_player/DE1_SoC_Audio_Example.v Line: 144
Warning (10230): Verilog HDL assignment warning at avconf.v(138): truncated value with size 32 to match size of target (16) File: M:/AUDIO_ON_DE1_SOC_20242 - Copy/AUDIO_ON_DE1_SOC_2024/Audio_Demo_tone_player/avconf/avconf.v Line: 138
Info (12128): Elaborating entity "I2C_Controller" for hierarchy "avconf:avc|I2C_Controller:u0" File: M:/AUDIO_ON_DE1_SOC_20242 - Copy/AUDIO_ON_DE1_SOC_2024/Audio_Demo_tone_player/avconf/avconf.v Line: 85
Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(79): truncated value with size 32 to match size of target (1) File: M:/AUDIO_ON_DE1_SOC_20242 - Copy/AUDIO_ON_DE1_SOC_2024/Audio_Demo_tone_player/avconf/I2C_Controller.v Line: 79
Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(78): truncated value with size 32 to match size of target (1) File: M:/AUDIO_ON_DE1_SOC_20242 - Copy/AUDIO_ON_DE1_SOC_2024/Audio_Demo_tone_player/avconf/I2C_Controller.v Line: 78
Info (12128): Elaborating entity "midnight_city_m83" for hierarchy "midnight_city_m83:comb_99" File: M:/AUDIO_ON_DE1_SOC_20242 - Copy/AUDIO_ON_DE1_SOC_2024/Audio_Demo_tone_player/DE1_SoC_Audio_Example.v Line: 171
Warning (10240): Verilog HDL Always Construct warning at midnight_city_m83.v(81): inferring latch(es) for variable "NS", which holds its previous value in one or more paths through the always construct File: M:/AUDIO_ON_DE1_SOC_20242 - Copy/AUDIO_ON_DE1_SOC_2024/Audio_Demo_tone_player/midnight_city_m83.v Line: 81
Info (10041): Inferred latch for "NS.WAIT16" at midnight_city_m83.v(81) File: M:/AUDIO_ON_DE1_SOC_20242 - Copy/AUDIO_ON_DE1_SOC_2024/Audio_Demo_tone_player/midnight_city_m83.v Line: 81
Info (10041): Inferred latch for "NS.WAIT15" at midnight_city_m83.v(81) File: M:/AUDIO_ON_DE1_SOC_20242 - Copy/AUDIO_ON_DE1_SOC_2024/Audio_Demo_tone_player/midnight_city_m83.v Line: 81
Info (10041): Inferred latch for "NS.WAIT14" at midnight_city_m83.v(81) File: M:/AUDIO_ON_DE1_SOC_20242 - Copy/AUDIO_ON_DE1_SOC_2024/Audio_Demo_tone_player/midnight_city_m83.v Line: 81
Info (10041): Inferred latch for "NS.WAIT13" at midnight_city_m83.v(81) File: M:/AUDIO_ON_DE1_SOC_20242 - Copy/AUDIO_ON_DE1_SOC_2024/Audio_Demo_tone_player/midnight_city_m83.v Line: 81
Info (10041): Inferred latch for "NS.WAIT12" at midnight_city_m83.v(81) File: M:/AUDIO_ON_DE1_SOC_20242 - Copy/AUDIO_ON_DE1_SOC_2024/Audio_Demo_tone_player/midnight_city_m83.v Line: 81
Info (10041): Inferred latch for "NS.WAIT11" at midnight_city_m83.v(81) File: M:/AUDIO_ON_DE1_SOC_20242 - Copy/AUDIO_ON_DE1_SOC_2024/Audio_Demo_tone_player/midnight_city_m83.v Line: 81
Info (10041): Inferred latch for "NS.WAIT10" at midnight_city_m83.v(81) File: M:/AUDIO_ON_DE1_SOC_20242 - Copy/AUDIO_ON_DE1_SOC_2024/Audio_Demo_tone_player/midnight_city_m83.v Line: 81
Info (10041): Inferred latch for "NS.WAIT9" at midnight_city_m83.v(81) File: M:/AUDIO_ON_DE1_SOC_20242 - Copy/AUDIO_ON_DE1_SOC_2024/Audio_Demo_tone_player/midnight_city_m83.v Line: 81
Info (10041): Inferred latch for "NS.WAIT8" at midnight_city_m83.v(81) File: M:/AUDIO_ON_DE1_SOC_20242 - Copy/AUDIO_ON_DE1_SOC_2024/Audio_Demo_tone_player/midnight_city_m83.v Line: 81
Info (10041): Inferred latch for "NS.WAIT7" at midnight_city_m83.v(81) File: M:/AUDIO_ON_DE1_SOC_20242 - Copy/AUDIO_ON_DE1_SOC_2024/Audio_Demo_tone_player/midnight_city_m83.v Line: 81
Info (10041): Inferred latch for "NS.WAIT6" at midnight_city_m83.v(81) File: M:/AUDIO_ON_DE1_SOC_20242 - Copy/AUDIO_ON_DE1_SOC_2024/Audio_Demo_tone_player/midnight_city_m83.v Line: 81
Info (10041): Inferred latch for "NS.WAIT5" at midnight_city_m83.v(81) File: M:/AUDIO_ON_DE1_SOC_20242 - Copy/AUDIO_ON_DE1_SOC_2024/Audio_Demo_tone_player/midnight_city_m83.v Line: 81
Info (10041): Inferred latch for "NS.WAIT4" at midnight_city_m83.v(81) File: M:/AUDIO_ON_DE1_SOC_20242 - Copy/AUDIO_ON_DE1_SOC_2024/Audio_Demo_tone_player/midnight_city_m83.v Line: 81
Info (10041): Inferred latch for "NS.WAIT3" at midnight_city_m83.v(81) File: M:/AUDIO_ON_DE1_SOC_20242 - Copy/AUDIO_ON_DE1_SOC_2024/Audio_Demo_tone_player/midnight_city_m83.v Line: 81
Info (10041): Inferred latch for "NS.WAIT2" at midnight_city_m83.v(81) File: M:/AUDIO_ON_DE1_SOC_20242 - Copy/AUDIO_ON_DE1_SOC_2024/Audio_Demo_tone_player/midnight_city_m83.v Line: 81
Info (10041): Inferred latch for "NS.WAIT1" at midnight_city_m83.v(81) File: M:/AUDIO_ON_DE1_SOC_20242 - Copy/AUDIO_ON_DE1_SOC_2024/Audio_Demo_tone_player/midnight_city_m83.v Line: 81
Info (10041): Inferred latch for "NS.BFLONG" at midnight_city_m83.v(81) File: M:/AUDIO_ON_DE1_SOC_20242 - Copy/AUDIO_ON_DE1_SOC_2024/Audio_Demo_tone_player/midnight_city_m83.v Line: 81
Info (10041): Inferred latch for "NS.BBNOTE" at midnight_city_m83.v(81) File: M:/AUDIO_ON_DE1_SOC_20242 - Copy/AUDIO_ON_DE1_SOC_2024/Audio_Demo_tone_player/midnight_city_m83.v Line: 81
Info (10041): Inferred latch for "NS.BDNOTE" at midnight_city_m83.v(81) File: M:/AUDIO_ON_DE1_SOC_20242 - Copy/AUDIO_ON_DE1_SOC_2024/Audio_Demo_tone_player/midnight_city_m83.v Line: 81
Info (10041): Inferred latch for "NS.BFNOTE" at midnight_city_m83.v(81) File: M:/AUDIO_ON_DE1_SOC_20242 - Copy/AUDIO_ON_DE1_SOC_2024/Audio_Demo_tone_player/midnight_city_m83.v Line: 81
Info (10041): Inferred latch for "NS.EFLONG" at midnight_city_m83.v(81) File: M:/AUDIO_ON_DE1_SOC_20242 - Copy/AUDIO_ON_DE1_SOC_2024/Audio_Demo_tone_player/midnight_city_m83.v Line: 81
Info (10041): Inferred latch for "NS.EBNOTE" at midnight_city_m83.v(81) File: M:/AUDIO_ON_DE1_SOC_20242 - Copy/AUDIO_ON_DE1_SOC_2024/Audio_Demo_tone_player/midnight_city_m83.v Line: 81
Info (10041): Inferred latch for "NS.EDNOTE" at midnight_city_m83.v(81) File: M:/AUDIO_ON_DE1_SOC_20242 - Copy/AUDIO_ON_DE1_SOC_2024/Audio_Demo_tone_player/midnight_city_m83.v Line: 81
Info (10041): Inferred latch for "NS.EFNOTE" at midnight_city_m83.v(81) File: M:/AUDIO_ON_DE1_SOC_20242 - Copy/AUDIO_ON_DE1_SOC_2024/Audio_Demo_tone_player/midnight_city_m83.v Line: 81
Info (10041): Inferred latch for "NS.FFLONG" at midnight_city_m83.v(81) File: M:/AUDIO_ON_DE1_SOC_20242 - Copy/AUDIO_ON_DE1_SOC_2024/Audio_Demo_tone_player/midnight_city_m83.v Line: 81
Info (10041): Inferred latch for "NS.FBNOTE" at midnight_city_m83.v(81) File: M:/AUDIO_ON_DE1_SOC_20242 - Copy/AUDIO_ON_DE1_SOC_2024/Audio_Demo_tone_player/midnight_city_m83.v Line: 81
Info (10041): Inferred latch for "NS.FDNOTE" at midnight_city_m83.v(81) File: M:/AUDIO_ON_DE1_SOC_20242 - Copy/AUDIO_ON_DE1_SOC_2024/Audio_Demo_tone_player/midnight_city_m83.v Line: 81
Info (10041): Inferred latch for "NS.FFNOTE" at midnight_city_m83.v(81) File: M:/AUDIO_ON_DE1_SOC_20242 - Copy/AUDIO_ON_DE1_SOC_2024/Audio_Demo_tone_player/midnight_city_m83.v Line: 81
Info (10041): Inferred latch for "NS.GFLONG" at midnight_city_m83.v(81) File: M:/AUDIO_ON_DE1_SOC_20242 - Copy/AUDIO_ON_DE1_SOC_2024/Audio_Demo_tone_player/midnight_city_m83.v Line: 81
Info (10041): Inferred latch for "NS.GBNOTE" at midnight_city_m83.v(81) File: M:/AUDIO_ON_DE1_SOC_20242 - Copy/AUDIO_ON_DE1_SOC_2024/Audio_Demo_tone_player/midnight_city_m83.v Line: 81
Info (10041): Inferred latch for "NS.GDNOTE" at midnight_city_m83.v(81) File: M:/AUDIO_ON_DE1_SOC_20242 - Copy/AUDIO_ON_DE1_SOC_2024/Audio_Demo_tone_player/midnight_city_m83.v Line: 81
Info (10041): Inferred latch for "NS.GFNOTE" at midnight_city_m83.v(81) File: M:/AUDIO_ON_DE1_SOC_20242 - Copy/AUDIO_ON_DE1_SOC_2024/Audio_Demo_tone_player/midnight_city_m83.v Line: 81
Info (10041): Inferred latch for "NS.START" at midnight_city_m83.v(81) File: M:/AUDIO_ON_DE1_SOC_20242 - Copy/AUDIO_ON_DE1_SOC_2024/Audio_Demo_tone_player/midnight_city_m83.v Line: 81
Info (12128): Elaborating entity "toneGENSelector" for hierarchy "midnight_city_m83:comb_99|toneGENSelector:topselector" File: M:/AUDIO_ON_DE1_SOC_20242 - Copy/AUDIO_ON_DE1_SOC_2024/Audio_Demo_tone_player/midnight_city_m83.v Line: 501
Info (12128): Elaborating entity "toneGenerator" for hierarchy "midnight_city_m83:comb_99|toneGENSelector:topselector|toneGenerator:t0" File: M:/AUDIO_ON_DE1_SOC_20242 - Copy/AUDIO_ON_DE1_SOC_2024/Audio_Demo_tone_player/DE1_SoC_Audio_Example.v Line: 795
Info (12128): Elaborating entity "toneSynthSelector" for hierarchy "midnight_city_m83:comb_99|toneGENSelector:topselector|toneGenerator:t0|toneSynthSelector:select" File: M:/AUDIO_ON_DE1_SOC_20242 - Copy/AUDIO_ON_DE1_SOC_2024/Audio_Demo_tone_player/DE1_SoC_Audio_Example.v Line: 578
Info (12128): Elaborating entity "toneSynthSquare" for hierarchy "midnight_city_m83:comb_99|toneGENSelector:topselector|toneGenerator:t0|toneSynthSelector:select|toneSynthSquare:squareSynth" File: M:/AUDIO_ON_DE1_SOC_20242 - Copy/AUDIO_ON_DE1_SOC_2024/Audio_Demo_tone_player/DE1_SoC_Audio_Example.v Line: 749
Warning (10230): Verilog HDL assignment warning at DE1_SoC_Audio_Example.v(194): truncated value with size 20 to match size of target (19) File: M:/AUDIO_ON_DE1_SOC_20242 - Copy/AUDIO_ON_DE1_SOC_2024/Audio_Demo_tone_player/DE1_SoC_Audio_Example.v Line: 194
Info (12128): Elaborating entity "toneSynthSine" for hierarchy "midnight_city_m83:comb_99|toneGENSelector:topselector|toneGenerator:t0|toneSynthSelector:select|toneSynthSine:sineSynth" File: M:/AUDIO_ON_DE1_SOC_20242 - Copy/AUDIO_ON_DE1_SOC_2024/Audio_Demo_tone_player/DE1_SoC_Audio_Example.v Line: 757
Warning (10230): Verilog HDL assignment warning at DE1_SoC_Audio_Example.v(487): truncated value with size 20 to match size of target (19) File: M:/AUDIO_ON_DE1_SOC_20242 - Copy/AUDIO_ON_DE1_SOC_2024/Audio_Demo_tone_player/DE1_SoC_Audio_Example.v Line: 487
Warning (10030): Net "sineLUT.data_a" at DE1_SoC_Audio_Example.v(217) has no driver or initial value, using a default initial value '0' File: M:/AUDIO_ON_DE1_SOC_20242 - Copy/AUDIO_ON_DE1_SOC_2024/Audio_Demo_tone_player/DE1_SoC_Audio_Example.v Line: 217
Warning (10030): Net "sineLUT.waddr_a" at DE1_SoC_Audio_Example.v(217) has no driver or initial value, using a default initial value '0' File: M:/AUDIO_ON_DE1_SOC_20242 - Copy/AUDIO_ON_DE1_SOC_2024/Audio_Demo_tone_player/DE1_SoC_Audio_Example.v Line: 217
Warning (10030): Net "sineLUT.we_a" at DE1_SoC_Audio_Example.v(217) has no driver or initial value, using a default initial value '0' File: M:/AUDIO_ON_DE1_SOC_20242 - Copy/AUDIO_ON_DE1_SOC_2024/Audio_Demo_tone_player/DE1_SoC_Audio_Example.v Line: 217
Info (12128): Elaborating entity "HEXDisplay" for hierarchy "midnight_city_m83:comb_99|toneGENSelector:topselector|toneGenerator:t0|HEXDisplay:h0" File: M:/AUDIO_ON_DE1_SOC_20242 - Copy/AUDIO_ON_DE1_SOC_2024/Audio_Demo_tone_player/DE1_SoC_Audio_Example.v Line: 584
Info (12128): Elaborating entity "HEXDecoder" for hierarchy "midnight_city_m83:comb_99|toneGENSelector:topselector|toneGenerator:t0|HEXDisplay:h0|HEXDecoder:U1" File: M:/AUDIO_ON_DE1_SOC_20242 - Copy/AUDIO_ON_DE1_SOC_2024/Audio_Demo_tone_player/DE1_SoC_Audio_Example.v Line: 727
Info (12128): Elaborating entity "toneGenerator2" for hierarchy "midnight_city_m83:comb_99|toneGENSelector:topselector|toneGenerator2:t1" File: M:/AUDIO_ON_DE1_SOC_20242 - Copy/AUDIO_ON_DE1_SOC_2024/Audio_Demo_tone_player/DE1_SoC_Audio_Example.v Line: 806
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276004): RAM logic "avconf:avc|Ram0" is uninferred due to inappropriate RAM size File: M:/AUDIO_ON_DE1_SOC_20242 - Copy/AUDIO_ON_DE1_SOC_2024/Audio_Demo_tone_player/avconf/avconf.v Line: 132
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13012): Latch midnight_city_m83:comb_99|NS.GFNOTE_2521 has unsafe behavior File: M:/AUDIO_ON_DE1_SOC_20242 - Copy/AUDIO_ON_DE1_SOC_2024/Audio_Demo_tone_player/midnight_city_m83.v Line: 81
    Warning (13013): Ports D and ENA on the latch are fed by the same signal KEY[0] File: M:/AUDIO_ON_DE1_SOC_20242 - Copy/AUDIO_ON_DE1_SOC_2024/Audio_Demo_tone_player/DE1_SoC_Audio_Example.v Line: 29
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "HEX0[4]" is stuck at GND File: M:/AUDIO_ON_DE1_SOC_20242 - Copy/AUDIO_ON_DE1_SOC_2024/Audio_Demo_tone_player/DE1_SoC_Audio_Example.v Line: 20
    Warning (13410): Pin "HEX1[1]" is stuck at GND File: M:/AUDIO_ON_DE1_SOC_20242 - Copy/AUDIO_ON_DE1_SOC_2024/Audio_Demo_tone_player/DE1_SoC_Audio_Example.v Line: 21
    Warning (13410): Pin "HEX1[2]" is stuck at GND File: M:/AUDIO_ON_DE1_SOC_20242 - Copy/AUDIO_ON_DE1_SOC_2024/Audio_Demo_tone_player/DE1_SoC_Audio_Example.v Line: 21
    Warning (13410): Pin "HEX1[4]" is stuck at VCC File: M:/AUDIO_ON_DE1_SOC_20242 - Copy/AUDIO_ON_DE1_SOC_2024/Audio_Demo_tone_player/DE1_SoC_Audio_Example.v Line: 21
    Warning (13410): Pin "HEX1[6]" is stuck at GND File: M:/AUDIO_ON_DE1_SOC_20242 - Copy/AUDIO_ON_DE1_SOC_2024/Audio_Demo_tone_player/DE1_SoC_Audio_Example.v Line: 21
    Warning (13410): Pin "HEX2[4]" is stuck at GND File: M:/AUDIO_ON_DE1_SOC_20242 - Copy/AUDIO_ON_DE1_SOC_2024/Audio_Demo_tone_player/DE1_SoC_Audio_Example.v Line: 22
    Warning (13410): Pin "HEX3[0]" is stuck at GND File: M:/AUDIO_ON_DE1_SOC_20242 - Copy/AUDIO_ON_DE1_SOC_2024/Audio_Demo_tone_player/DE1_SoC_Audio_Example.v Line: 23
    Warning (13410): Pin "HEX3[1]" is stuck at VCC File: M:/AUDIO_ON_DE1_SOC_20242 - Copy/AUDIO_ON_DE1_SOC_2024/Audio_Demo_tone_player/DE1_SoC_Audio_Example.v Line: 23
    Warning (13410): Pin "HEX3[2]" is stuck at GND File: M:/AUDIO_ON_DE1_SOC_20242 - Copy/AUDIO_ON_DE1_SOC_2024/Audio_Demo_tone_player/DE1_SoC_Audio_Example.v Line: 23
    Warning (13410): Pin "HEX3[3]" is stuck at GND File: M:/AUDIO_ON_DE1_SOC_20242 - Copy/AUDIO_ON_DE1_SOC_2024/Audio_Demo_tone_player/DE1_SoC_Audio_Example.v Line: 23
    Warning (13410): Pin "HEX3[5]" is stuck at GND File: M:/AUDIO_ON_DE1_SOC_20242 - Copy/AUDIO_ON_DE1_SOC_2024/Audio_Demo_tone_player/DE1_SoC_Audio_Example.v Line: 23
    Warning (13410): Pin "HEX3[6]" is stuck at GND File: M:/AUDIO_ON_DE1_SOC_20242 - Copy/AUDIO_ON_DE1_SOC_2024/Audio_Demo_tone_player/DE1_SoC_Audio_Example.v Line: 23
    Warning (13410): Pin "HEX4[0]" is stuck at GND File: M:/AUDIO_ON_DE1_SOC_20242 - Copy/AUDIO_ON_DE1_SOC_2024/Audio_Demo_tone_player/DE1_SoC_Audio_Example.v Line: 24
    Warning (13410): Pin "HEX4[1]" is stuck at GND File: M:/AUDIO_ON_DE1_SOC_20242 - Copy/AUDIO_ON_DE1_SOC_2024/Audio_Demo_tone_player/DE1_SoC_Audio_Example.v Line: 24
    Warning (13410): Pin "HEX4[2]" is stuck at GND File: M:/AUDIO_ON_DE1_SOC_20242 - Copy/AUDIO_ON_DE1_SOC_2024/Audio_Demo_tone_player/DE1_SoC_Audio_Example.v Line: 24
    Warning (13410): Pin "HEX4[3]" is stuck at GND File: M:/AUDIO_ON_DE1_SOC_20242 - Copy/AUDIO_ON_DE1_SOC_2024/Audio_Demo_tone_player/DE1_SoC_Audio_Example.v Line: 24
    Warning (13410): Pin "HEX4[4]" is stuck at GND File: M:/AUDIO_ON_DE1_SOC_20242 - Copy/AUDIO_ON_DE1_SOC_2024/Audio_Demo_tone_player/DE1_SoC_Audio_Example.v Line: 24
    Warning (13410): Pin "HEX4[5]" is stuck at GND File: M:/AUDIO_ON_DE1_SOC_20242 - Copy/AUDIO_ON_DE1_SOC_2024/Audio_Demo_tone_player/DE1_SoC_Audio_Example.v Line: 24
    Warning (13410): Pin "HEX4[6]" is stuck at GND File: M:/AUDIO_ON_DE1_SOC_20242 - Copy/AUDIO_ON_DE1_SOC_2024/Audio_Demo_tone_player/DE1_SoC_Audio_Example.v Line: 24
    Warning (13410): Pin "HEX5[0]" is stuck at GND File: M:/AUDIO_ON_DE1_SOC_20242 - Copy/AUDIO_ON_DE1_SOC_2024/Audio_Demo_tone_player/DE1_SoC_Audio_Example.v Line: 25
    Warning (13410): Pin "HEX5[1]" is stuck at GND File: M:/AUDIO_ON_DE1_SOC_20242 - Copy/AUDIO_ON_DE1_SOC_2024/Audio_Demo_tone_player/DE1_SoC_Audio_Example.v Line: 25
    Warning (13410): Pin "HEX5[2]" is stuck at GND File: M:/AUDIO_ON_DE1_SOC_20242 - Copy/AUDIO_ON_DE1_SOC_2024/Audio_Demo_tone_player/DE1_SoC_Audio_Example.v Line: 25
    Warning (13410): Pin "HEX5[3]" is stuck at GND File: M:/AUDIO_ON_DE1_SOC_20242 - Copy/AUDIO_ON_DE1_SOC_2024/Audio_Demo_tone_player/DE1_SoC_Audio_Example.v Line: 25
    Warning (13410): Pin "HEX5[4]" is stuck at GND File: M:/AUDIO_ON_DE1_SOC_20242 - Copy/AUDIO_ON_DE1_SOC_2024/Audio_Demo_tone_player/DE1_SoC_Audio_Example.v Line: 25
    Warning (13410): Pin "HEX5[5]" is stuck at GND File: M:/AUDIO_ON_DE1_SOC_20242 - Copy/AUDIO_ON_DE1_SOC_2024/Audio_Demo_tone_player/DE1_SoC_Audio_Example.v Line: 25
    Warning (13410): Pin "HEX5[6]" is stuck at GND File: M:/AUDIO_ON_DE1_SOC_20242 - Copy/AUDIO_ON_DE1_SOC_2024/Audio_Demo_tone_player/DE1_SoC_Audio_Example.v Line: 25
Info (286030): Timing-Driven Synthesis is running
Info (17049): 8 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 5 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning: RST port on the PLL is not properly connected on instance Audio_Controller:Audio_Controllers|Audio_Clock:Audio_Clock|altpll:altpll_component|Audio_Clock_altpll:auto_generated|generic_pll1. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: M:/AUDIO_ON_DE1_SOC_20242 - Copy/AUDIO_ON_DE1_SOC_2024/Audio_Demo_tone_player/db/audio_clock_altpll.v Line: 63
    Info: Must be connected
Warning (21074): Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "KEY[2]" File: M:/AUDIO_ON_DE1_SOC_20242 - Copy/AUDIO_ON_DE1_SOC_2024/Audio_Demo_tone_player/DE1_SoC_Audio_Example.v Line: 29
Info (21057): Implemented 1490 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 16 input pins
    Info (21059): Implemented 55 output pins
    Info (21060): Implemented 4 bidirectional pins
    Info (21061): Implemented 1286 logic cells
    Info (21064): Implemented 128 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 46 warnings
    Info: Peak virtual memory: 4981 megabytes
    Info: Processing ended: Fri Dec 13 07:01:01 2024
    Info: Elapsed time: 00:00:16
    Info: Total CPU time (on all processors): 00:00:04


