# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../smart_parking.srcs/sources_1/new/clock_enable.vhd" \
"../../../../smart_parking.srcs/sources_1/new/simple_counter.vhd" \
"../../../../smart_parking.srcs/sources_1/new/us_detector.vhd" \

# Do not sort compile order
nosort
