TimeQuest Timing Analyzer report for VGA
Mon Aug 06 20:28:55 2018
Quartus II 32-bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'Escrever:Escrever|state.idle'
 13. Slow 1200mV 85C Model Setup: 'divisor_clock:divisor_clock|clk_out'
 14. Slow 1200mV 85C Model Setup: 'Escrever:Escrever|state.enviar_dado'
 15. Slow 1200mV 85C Model Setup: 'clk'
 16. Slow 1200mV 85C Model Hold: 'divisor_clock:divisor_clock|clk_out'
 17. Slow 1200mV 85C Model Hold: 'clk'
 18. Slow 1200mV 85C Model Hold: 'Escrever:Escrever|state.enviar_dado'
 19. Slow 1200mV 85C Model Hold: 'Escrever:Escrever|state.idle'
 20. Slow 1200mV 85C Model Minimum Pulse Width: 'divisor_clock:divisor_clock|clk_out'
 21. Slow 1200mV 85C Model Minimum Pulse Width: 'clk'
 22. Slow 1200mV 85C Model Minimum Pulse Width: 'Escrever:Escrever|state.idle'
 23. Slow 1200mV 85C Model Minimum Pulse Width: 'Escrever:Escrever|state.enviar_dado'
 24. Setup Times
 25. Hold Times
 26. Clock to Output Times
 27. Minimum Clock to Output Times
 28. Slow 1200mV 85C Model Metastability Report
 29. Slow 1200mV 0C Model Fmax Summary
 30. Slow 1200mV 0C Model Setup Summary
 31. Slow 1200mV 0C Model Hold Summary
 32. Slow 1200mV 0C Model Recovery Summary
 33. Slow 1200mV 0C Model Removal Summary
 34. Slow 1200mV 0C Model Minimum Pulse Width Summary
 35. Slow 1200mV 0C Model Setup: 'Escrever:Escrever|state.idle'
 36. Slow 1200mV 0C Model Setup: 'divisor_clock:divisor_clock|clk_out'
 37. Slow 1200mV 0C Model Setup: 'Escrever:Escrever|state.enviar_dado'
 38. Slow 1200mV 0C Model Setup: 'clk'
 39. Slow 1200mV 0C Model Hold: 'divisor_clock:divisor_clock|clk_out'
 40. Slow 1200mV 0C Model Hold: 'clk'
 41. Slow 1200mV 0C Model Hold: 'Escrever:Escrever|state.enviar_dado'
 42. Slow 1200mV 0C Model Hold: 'Escrever:Escrever|state.idle'
 43. Slow 1200mV 0C Model Minimum Pulse Width: 'divisor_clock:divisor_clock|clk_out'
 44. Slow 1200mV 0C Model Minimum Pulse Width: 'clk'
 45. Slow 1200mV 0C Model Minimum Pulse Width: 'Escrever:Escrever|state.enviar_dado'
 46. Slow 1200mV 0C Model Minimum Pulse Width: 'Escrever:Escrever|state.idle'
 47. Setup Times
 48. Hold Times
 49. Clock to Output Times
 50. Minimum Clock to Output Times
 51. Slow 1200mV 0C Model Metastability Report
 52. Fast 1200mV 0C Model Setup Summary
 53. Fast 1200mV 0C Model Hold Summary
 54. Fast 1200mV 0C Model Recovery Summary
 55. Fast 1200mV 0C Model Removal Summary
 56. Fast 1200mV 0C Model Minimum Pulse Width Summary
 57. Fast 1200mV 0C Model Setup: 'Escrever:Escrever|state.idle'
 58. Fast 1200mV 0C Model Setup: 'divisor_clock:divisor_clock|clk_out'
 59. Fast 1200mV 0C Model Setup: 'Escrever:Escrever|state.enviar_dado'
 60. Fast 1200mV 0C Model Setup: 'clk'
 61. Fast 1200mV 0C Model Hold: 'divisor_clock:divisor_clock|clk_out'
 62. Fast 1200mV 0C Model Hold: 'clk'
 63. Fast 1200mV 0C Model Hold: 'Escrever:Escrever|state.enviar_dado'
 64. Fast 1200mV 0C Model Hold: 'Escrever:Escrever|state.idle'
 65. Fast 1200mV 0C Model Minimum Pulse Width: 'clk'
 66. Fast 1200mV 0C Model Minimum Pulse Width: 'divisor_clock:divisor_clock|clk_out'
 67. Fast 1200mV 0C Model Minimum Pulse Width: 'Escrever:Escrever|state.enviar_dado'
 68. Fast 1200mV 0C Model Minimum Pulse Width: 'Escrever:Escrever|state.idle'
 69. Setup Times
 70. Hold Times
 71. Clock to Output Times
 72. Minimum Clock to Output Times
 73. Fast 1200mV 0C Model Metastability Report
 74. Multicorner Timing Analysis Summary
 75. Setup Times
 76. Hold Times
 77. Clock to Output Times
 78. Minimum Clock to Output Times
 79. Board Trace Model Assignments
 80. Input Transition Times
 81. Signal Integrity Metrics (Slow 1200mv 0c Model)
 82. Signal Integrity Metrics (Slow 1200mv 85c Model)
 83. Signal Integrity Metrics (Fast 1200mv 0c Model)
 84. Setup Transfers
 85. Hold Transfers
 86. Report TCCS
 87. Report RSKM
 88. Unconstrained Paths
 89. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 13.1.0 Build 162 10/23/2013 SJ Web Edition ;
; Revision Name      ; VGA                                                ;
; Device Family      ; Cyclone IV E                                       ;
; Device Name        ; EP4CE10F17C8                                       ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Combined                                           ;
; Rise/Fall Delays   ; Enabled                                            ;
+--------------------+----------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                   ;
+-------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------------------+
; Clock Name                          ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                 ;
+-------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------------------+
; clk                                 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk }                                 ;
; divisor_clock:divisor_clock|clk_out ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { divisor_clock:divisor_clock|clk_out } ;
; Escrever:Escrever|state.enviar_dado ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { Escrever:Escrever|state.enviar_dado } ;
; Escrever:Escrever|state.idle        ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { Escrever:Escrever|state.idle }        ;
+-------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                  ;
+------------+-----------------+-------------------------------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                          ; Note                                           ;
+------------+-----------------+-------------------------------------+------------------------------------------------+
; 276.93 MHz ; 238.04 MHz      ; divisor_clock:divisor_clock|clk_out ; limit due to minimum period restriction (tmin) ;
+------------+-----------------+-------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+--------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                          ;
+-------------------------------------+--------+---------------+
; Clock                               ; Slack  ; End Point TNS ;
+-------------------------------------+--------+---------------+
; Escrever:Escrever|state.idle        ; -3.171 ; -3.171        ;
; divisor_clock:divisor_clock|clk_out ; -2.611 ; -99.231       ;
; Escrever:Escrever|state.enviar_dado ; -0.505 ; -4.105        ;
; clk                                 ; -0.072 ; -0.072        ;
+-------------------------------------+--------+---------------+


+--------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                           ;
+-------------------------------------+--------+---------------+
; Clock                               ; Slack  ; End Point TNS ;
+-------------------------------------+--------+---------------+
; divisor_clock:divisor_clock|clk_out ; -0.253 ; -0.520        ;
; clk                                 ; 0.009  ; 0.000         ;
; Escrever:Escrever|state.enviar_dado ; 0.010  ; 0.000         ;
; Escrever:Escrever|state.idle        ; 2.767  ; 0.000         ;
+-------------------------------------+--------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+--------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary            ;
+-------------------------------------+--------+---------------+
; Clock                               ; Slack  ; End Point TNS ;
+-------------------------------------+--------+---------------+
; divisor_clock:divisor_clock|clk_out ; -3.201 ; -93.329       ;
; clk                                 ; -3.000 ; -4.487        ;
; Escrever:Escrever|state.idle        ; 0.422  ; 0.000         ;
; Escrever:Escrever|state.enviar_dado ; 0.442  ; 0.000         ;
+-------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'Escrever:Escrever|state.idle'                                                                                                                     ;
+--------+---------------------------------+------------------------+-------------------------------------+------------------------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                ; Launch Clock                        ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+------------------------+-------------------------------------+------------------------------+--------------+------------+------------+
; -3.171 ; Escrever:Escrever|state.termina ; Escrever:Escrever|wren ; divisor_clock:divisor_clock|clk_out ; Escrever:Escrever|state.idle ; 0.500        ; -1.734     ; 0.792      ;
+--------+---------------------------------+------------------------+-------------------------------------+------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'divisor_clock:divisor_clock|clk_out'                                                                                                                                                                                                                                                                                                   ;
+--------+--------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                      ; To Node                                                                                               ; Launch Clock                        ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; -2.611 ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~portb_address_reg0 ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|q_b[0] ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.051     ; 3.476      ;
; -2.474 ; Escrever:Escrever|contador[10]                                                                                                 ; Escrever:Escrever|state.enviar_dado                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.080     ; 3.395      ;
; -2.472 ; Escrever:Escrever|contador[9]                                                                                                  ; Escrever:Escrever|state.enviar_dado                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.080     ; 3.393      ;
; -2.290 ; Escrever:Escrever|contador[4]                                                                                                  ; Escrever:Escrever|state.enviar_dado                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.080     ; 3.211      ;
; -2.290 ; Escrever:Escrever|contador[7]                                                                                                  ; Escrever:Escrever|state.enviar_dado                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.080     ; 3.211      ;
; -2.282 ; Escrever:Escrever|contador[11]                                                                                                 ; Escrever:Escrever|state.enviar_dado                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.080     ; 3.203      ;
; -2.165 ; Escrever:Escrever|contador[8]                                                                                                  ; Escrever:Escrever|state.enviar_dado                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.080     ; 3.086      ;
; -2.136 ; Escrever:Escrever|contador[2]                                                                                                  ; Escrever:Escrever|state.enviar_dado                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.080     ; 3.057      ;
; -2.134 ; Escrever:Escrever|contador[3]                                                                                                  ; Escrever:Escrever|state.enviar_dado                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.080     ; 3.055      ;
; -2.132 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; hvsync_generator:hvsync|CounterY[8]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 3.052      ;
; -2.132 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; hvsync_generator:hvsync|CounterY[7]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 3.052      ;
; -2.132 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; hvsync_generator:hvsync|CounterY[6]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 3.052      ;
; -2.132 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; hvsync_generator:hvsync|CounterY[5]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 3.052      ;
; -2.132 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; hvsync_generator:hvsync|CounterY[4]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 3.052      ;
; -2.132 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; hvsync_generator:hvsync|CounterY[3]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 3.052      ;
; -2.132 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; hvsync_generator:hvsync|CounterY[2]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 3.052      ;
; -2.132 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; hvsync_generator:hvsync|CounterY[1]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 3.052      ;
; -2.114 ; Escrever:Escrever|contador[5]                                                                                                  ; Escrever:Escrever|state.enviar_dado                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.080     ; 3.035      ;
; -2.098 ; hvsync_generator:hvsync|CounterX[1]                                                                                            ; hvsync_generator:hvsync|CounterX[8]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 3.018      ;
; -2.082 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; pixel[0]~reg0                                                                                         ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.083     ; 3.000      ;
; -2.081 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; pixel[0]~reg0                                                                                         ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.083     ; 2.999      ;
; -2.074 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; hvsync_generator:hvsync|CounterY[8]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.994      ;
; -2.074 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; hvsync_generator:hvsync|CounterY[7]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.994      ;
; -2.074 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; hvsync_generator:hvsync|CounterY[6]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.994      ;
; -2.074 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; hvsync_generator:hvsync|CounterY[5]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.994      ;
; -2.074 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; hvsync_generator:hvsync|CounterY[4]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.994      ;
; -2.074 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; hvsync_generator:hvsync|CounterY[3]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.994      ;
; -2.074 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; hvsync_generator:hvsync|CounterY[2]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.994      ;
; -2.074 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; hvsync_generator:hvsync|CounterY[1]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.994      ;
; -2.072 ; Escrever:Escrever|contador[10]                                                                                                 ; Escrever:Escrever|contador[10]                                                                        ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.992      ;
; -2.072 ; Escrever:Escrever|contador[10]                                                                                                 ; Escrever:Escrever|contador[9]                                                                         ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.992      ;
; -2.072 ; Escrever:Escrever|contador[10]                                                                                                 ; Escrever:Escrever|contador[11]                                                                        ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.992      ;
; -2.072 ; Escrever:Escrever|contador[10]                                                                                                 ; Escrever:Escrever|contador[8]                                                                         ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.992      ;
; -2.072 ; Escrever:Escrever|contador[10]                                                                                                 ; Escrever:Escrever|contador[7]                                                                         ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.992      ;
; -2.072 ; Escrever:Escrever|contador[10]                                                                                                 ; Escrever:Escrever|contador[5]                                                                         ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.992      ;
; -2.072 ; Escrever:Escrever|contador[10]                                                                                                 ; Escrever:Escrever|contador[4]                                                                         ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.992      ;
; -2.072 ; Escrever:Escrever|contador[10]                                                                                                 ; Escrever:Escrever|contador[6]                                                                         ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.992      ;
; -2.072 ; Escrever:Escrever|contador[10]                                                                                                 ; Escrever:Escrever|contador[3]                                                                         ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.992      ;
; -2.072 ; Escrever:Escrever|contador[10]                                                                                                 ; Escrever:Escrever|contador[2]                                                                         ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.992      ;
; -2.072 ; Escrever:Escrever|contador[10]                                                                                                 ; Escrever:Escrever|contador[0]                                                                         ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.992      ;
; -2.072 ; Escrever:Escrever|contador[10]                                                                                                 ; Escrever:Escrever|contador[1]                                                                         ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.992      ;
; -2.070 ; Escrever:Escrever|contador[9]                                                                                                  ; Escrever:Escrever|contador[10]                                                                        ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.990      ;
; -2.070 ; Escrever:Escrever|contador[9]                                                                                                  ; Escrever:Escrever|contador[9]                                                                         ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.990      ;
; -2.070 ; Escrever:Escrever|contador[9]                                                                                                  ; Escrever:Escrever|contador[11]                                                                        ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.990      ;
; -2.070 ; Escrever:Escrever|contador[9]                                                                                                  ; Escrever:Escrever|contador[8]                                                                         ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.990      ;
; -2.070 ; Escrever:Escrever|contador[9]                                                                                                  ; Escrever:Escrever|contador[7]                                                                         ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.990      ;
; -2.070 ; Escrever:Escrever|contador[9]                                                                                                  ; Escrever:Escrever|contador[5]                                                                         ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.990      ;
; -2.070 ; Escrever:Escrever|contador[9]                                                                                                  ; Escrever:Escrever|contador[4]                                                                         ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.990      ;
; -2.070 ; Escrever:Escrever|contador[9]                                                                                                  ; Escrever:Escrever|contador[6]                                                                         ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.990      ;
; -2.070 ; Escrever:Escrever|contador[9]                                                                                                  ; Escrever:Escrever|contador[3]                                                                         ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.990      ;
; -2.070 ; Escrever:Escrever|contador[9]                                                                                                  ; Escrever:Escrever|contador[2]                                                                         ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.990      ;
; -2.070 ; Escrever:Escrever|contador[9]                                                                                                  ; Escrever:Escrever|contador[0]                                                                         ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.990      ;
; -2.070 ; Escrever:Escrever|contador[9]                                                                                                  ; Escrever:Escrever|contador[1]                                                                         ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.990      ;
; -2.047 ; hvsync_generator:hvsync|CounterX[5]                                                                                            ; hvsync_generator:hvsync|CounterY[8]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.967      ;
; -2.047 ; hvsync_generator:hvsync|CounterX[5]                                                                                            ; hvsync_generator:hvsync|CounterY[7]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.967      ;
; -2.047 ; hvsync_generator:hvsync|CounterX[5]                                                                                            ; hvsync_generator:hvsync|CounterY[6]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.967      ;
; -2.047 ; hvsync_generator:hvsync|CounterX[5]                                                                                            ; hvsync_generator:hvsync|CounterY[5]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.967      ;
; -2.047 ; hvsync_generator:hvsync|CounterX[5]                                                                                            ; hvsync_generator:hvsync|CounterY[4]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.967      ;
; -2.047 ; hvsync_generator:hvsync|CounterX[5]                                                                                            ; hvsync_generator:hvsync|CounterY[3]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.967      ;
; -2.047 ; hvsync_generator:hvsync|CounterX[5]                                                                                            ; hvsync_generator:hvsync|CounterY[2]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.967      ;
; -2.047 ; hvsync_generator:hvsync|CounterX[5]                                                                                            ; hvsync_generator:hvsync|CounterY[1]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.967      ;
; -1.999 ; hvsync_generator:hvsync|CounterX[0]                                                                                            ; hvsync_generator:hvsync|CounterX[8]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.919      ;
; -1.981 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; hvsync_generator:hvsync|CounterX[9]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.901      ;
; -1.981 ; Escrever:Escrever|contador[6]                                                                                                  ; Escrever:Escrever|state.enviar_dado                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.080     ; 2.902      ;
; -1.978 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; hvsync_generator:hvsync|CounterX[5]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.898      ;
; -1.977 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; hvsync_generator:hvsync|CounterX[0]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.897      ;
; -1.977 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; hvsync_generator:hvsync|CounterX[8]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.897      ;
; -1.973 ; hvsync_generator:hvsync|CounterX[1]                                                                                            ; hvsync_generator:hvsync|CounterY[8]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.893      ;
; -1.973 ; hvsync_generator:hvsync|CounterX[1]                                                                                            ; hvsync_generator:hvsync|CounterY[7]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.893      ;
; -1.973 ; hvsync_generator:hvsync|CounterX[1]                                                                                            ; hvsync_generator:hvsync|CounterY[6]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.893      ;
; -1.973 ; hvsync_generator:hvsync|CounterX[1]                                                                                            ; hvsync_generator:hvsync|CounterY[5]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.893      ;
; -1.973 ; hvsync_generator:hvsync|CounterX[1]                                                                                            ; hvsync_generator:hvsync|CounterY[4]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.893      ;
; -1.973 ; hvsync_generator:hvsync|CounterX[1]                                                                                            ; hvsync_generator:hvsync|CounterY[3]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.893      ;
; -1.973 ; hvsync_generator:hvsync|CounterX[1]                                                                                            ; hvsync_generator:hvsync|CounterY[2]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.893      ;
; -1.973 ; hvsync_generator:hvsync|CounterX[1]                                                                                            ; hvsync_generator:hvsync|CounterY[1]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.893      ;
; -1.965 ; hvsync_generator:hvsync|CounterX[3]                                                                                            ; hvsync_generator:hvsync|CounterY[8]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.885      ;
; -1.965 ; hvsync_generator:hvsync|CounterX[3]                                                                                            ; hvsync_generator:hvsync|CounterY[7]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.885      ;
; -1.965 ; hvsync_generator:hvsync|CounterX[3]                                                                                            ; hvsync_generator:hvsync|CounterY[6]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.885      ;
; -1.965 ; hvsync_generator:hvsync|CounterX[3]                                                                                            ; hvsync_generator:hvsync|CounterY[5]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.885      ;
; -1.965 ; hvsync_generator:hvsync|CounterX[3]                                                                                            ; hvsync_generator:hvsync|CounterY[4]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.885      ;
; -1.965 ; hvsync_generator:hvsync|CounterX[3]                                                                                            ; hvsync_generator:hvsync|CounterY[3]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.885      ;
; -1.965 ; hvsync_generator:hvsync|CounterX[3]                                                                                            ; hvsync_generator:hvsync|CounterY[2]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.885      ;
; -1.965 ; hvsync_generator:hvsync|CounterX[3]                                                                                            ; hvsync_generator:hvsync|CounterY[1]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.885      ;
; -1.958 ; Escrever:Escrever|contador[0]                                                                                                  ; Escrever:Escrever|state.enviar_dado                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.080     ; 2.879      ;
; -1.955 ; hvsync_generator:hvsync|CounterX[3]                                                                                            ; hvsync_generator:hvsync|CounterX[8]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.875      ;
; -1.940 ; hvsync_generator:hvsync|CounterY[7]                                                                                            ; pixel[0]~reg0                                                                                         ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.084     ; 2.857      ;
; -1.924 ; hvsync_generator:hvsync|CounterY[8]                                                                                            ; pixel[0]~reg0                                                                                         ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.084     ; 2.841      ;
; -1.913 ; hvsync_generator:hvsync|CounterX[0]                                                                                            ; hvsync_generator:hvsync|CounterX[9]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.833      ;
; -1.904 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; hvsync_generator:hvsync|CounterX[9]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.824      ;
; -1.901 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; hvsync_generator:hvsync|CounterX[5]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.821      ;
; -1.900 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; hvsync_generator:hvsync|CounterX[0]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.820      ;
; -1.900 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; hvsync_generator:hvsync|CounterX[8]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.820      ;
; -1.896 ; hvsync_generator:hvsync|CounterX[9]                                                                                            ; pixel[0]~reg0                                                                                         ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.083     ; 2.814      ;
; -1.895 ; Escrever:Escrever|contador[11]                                                                                                 ; Escrever:Escrever|contador[10]                                                                        ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.815      ;
; -1.895 ; Escrever:Escrever|contador[11]                                                                                                 ; Escrever:Escrever|contador[9]                                                                         ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.815      ;
; -1.895 ; Escrever:Escrever|contador[11]                                                                                                 ; Escrever:Escrever|contador[11]                                                                        ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.815      ;
; -1.895 ; Escrever:Escrever|contador[11]                                                                                                 ; Escrever:Escrever|contador[8]                                                                         ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.815      ;
; -1.895 ; Escrever:Escrever|contador[11]                                                                                                 ; Escrever:Escrever|contador[7]                                                                         ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.815      ;
; -1.895 ; Escrever:Escrever|contador[11]                                                                                                 ; Escrever:Escrever|contador[5]                                                                         ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.815      ;
; -1.895 ; Escrever:Escrever|contador[11]                                                                                                 ; Escrever:Escrever|contador[4]                                                                         ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.815      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'Escrever:Escrever|state.enviar_dado'                                                                                                                             ;
+--------+--------------------------------+---------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack  ; From Node                      ; To Node                         ; Launch Clock                        ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------+---------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; -0.505 ; Escrever:Escrever|contador[11] ; Escrever:Escrever|wraddress[11] ; divisor_clock:divisor_clock|clk_out ; Escrever:Escrever|state.enviar_dado ; 0.500        ; 1.160      ; 1.170      ;
; -0.496 ; Escrever:Escrever|contador[6]  ; Escrever:Escrever|wraddress[6]  ; divisor_clock:divisor_clock|clk_out ; Escrever:Escrever|state.enviar_dado ; 0.500        ; 1.160      ; 1.160      ;
; -0.467 ; Escrever:Escrever|contador[0]  ; Escrever:Escrever|wraddress[0]  ; divisor_clock:divisor_clock|clk_out ; Escrever:Escrever|state.enviar_dado ; 0.500        ; 1.156      ; 1.126      ;
; -0.401 ; Escrever:Escrever|contador[1]  ; Escrever:Escrever|wraddress[1]  ; divisor_clock:divisor_clock|clk_out ; Escrever:Escrever|state.enviar_dado ; 0.500        ; 1.157      ; 1.248      ;
; -0.398 ; Escrever:Escrever|contador[9]  ; Escrever:Escrever|wraddress[9]  ; divisor_clock:divisor_clock|clk_out ; Escrever:Escrever|state.enviar_dado ; 0.500        ; 1.158      ; 1.244      ;
; -0.281 ; Escrever:Escrever|contador[4]  ; Escrever:Escrever|wraddress[4]  ; divisor_clock:divisor_clock|clk_out ; Escrever:Escrever|state.enviar_dado ; 0.500        ; 1.362      ; 1.338      ;
; -0.279 ; Escrever:Escrever|contador[3]  ; Escrever:Escrever|wraddress[3]  ; divisor_clock:divisor_clock|clk_out ; Escrever:Escrever|state.enviar_dado ; 0.500        ; 1.363      ; 1.337      ;
; -0.278 ; Escrever:Escrever|contador[8]  ; Escrever:Escrever|wraddress[8]  ; divisor_clock:divisor_clock|clk_out ; Escrever:Escrever|state.enviar_dado ; 0.500        ; 1.359      ; 1.331      ;
; -0.273 ; Escrever:Escrever|contador[10] ; Escrever:Escrever|wraddress[10] ; divisor_clock:divisor_clock|clk_out ; Escrever:Escrever|state.enviar_dado ; 0.500        ; 1.364      ; 1.334      ;
; -0.249 ; Escrever:Escrever|contador[5]  ; Escrever:Escrever|wraddress[5]  ; divisor_clock:divisor_clock|clk_out ; Escrever:Escrever|state.enviar_dado ; 0.500        ; 1.363      ; 1.307      ;
; -0.249 ; Escrever:Escrever|contador[2]  ; Escrever:Escrever|wraddress[2]  ; divisor_clock:divisor_clock|clk_out ; Escrever:Escrever|state.enviar_dado ; 0.500        ; 1.360      ; 1.305      ;
; -0.229 ; Escrever:Escrever|contador[7]  ; Escrever:Escrever|wraddress[7]  ; divisor_clock:divisor_clock|clk_out ; Escrever:Escrever|state.enviar_dado ; 0.500        ; 1.359      ; 1.283      ;
+--------+--------------------------------+---------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk'                                                                                                                                              ;
+--------+-------------------------------------+-------------------------------------+-------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                           ; To Node                             ; Launch Clock                        ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------+-------------------------------------+-------------------------------------+-------------+--------------+------------+------------+
; -0.072 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; clk         ; 0.500        ; 1.846      ; 2.670      ;
; 0.489  ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; clk         ; 1.000        ; 1.846      ; 2.609      ;
+--------+-------------------------------------+-------------------------------------+-------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'divisor_clock:divisor_clock|clk_out'                                                                                                                                                                                                                                  ;
+--------+-------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack  ; From Node                           ; To Node                                                                                                                        ; Launch Clock                        ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; -0.253 ; Escrever:Escrever|state.idle        ; Escrever:Escrever|state.enviar_dado                                                                                            ; Escrever:Escrever|state.idle        ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 2.439      ; 2.669      ;
; -0.213 ; Escrever:Escrever|state.idle        ; Escrever:Escrever|state.idle                                                                                                   ; Escrever:Escrever|state.idle        ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 2.439      ; 2.709      ;
; -0.020 ; Escrever:Escrever|wren              ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~porta_datain_reg0  ; Escrever:Escrever|state.idle        ; divisor_clock:divisor_clock|clk_out ; -0.500       ; 2.132      ; 1.876      ;
; -0.017 ; Escrever:Escrever|wren              ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~porta_we_reg       ; Escrever:Escrever|state.idle        ; divisor_clock:divisor_clock|clk_out ; -0.500       ; 2.125      ; 1.872      ;
; -0.017 ; Escrever:Escrever|wren              ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~porta_address_reg0 ; Escrever:Escrever|state.idle        ; divisor_clock:divisor_clock|clk_out ; -0.500       ; 2.125      ; 1.872      ;
; 0.137  ; Escrever:Escrever|state.idle        ; Escrever:Escrever|state.idle                                                                                                   ; Escrever:Escrever|state.idle        ; divisor_clock:divisor_clock|clk_out ; -0.500       ; 2.439      ; 2.559      ;
; 0.182  ; Escrever:Escrever|state.idle        ; Escrever:Escrever|state.enviar_dado                                                                                            ; Escrever:Escrever|state.idle        ; divisor_clock:divisor_clock|clk_out ; -0.500       ; 2.439      ; 2.604      ;
; 0.207  ; Escrever:Escrever|state.enviar_dado ; Escrever:Escrever|state.termina                                                                                                ; Escrever:Escrever|state.enviar_dado ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 2.439      ; 3.139      ;
; 0.211  ; Escrever:Escrever|state.enviar_dado ; Escrever:Escrever|contador[10]                                                                                                 ; Escrever:Escrever|state.enviar_dado ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 2.438      ; 3.142      ;
; 0.211  ; Escrever:Escrever|state.enviar_dado ; Escrever:Escrever|contador[9]                                                                                                  ; Escrever:Escrever|state.enviar_dado ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 2.438      ; 3.142      ;
; 0.211  ; Escrever:Escrever|state.enviar_dado ; Escrever:Escrever|contador[11]                                                                                                 ; Escrever:Escrever|state.enviar_dado ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 2.438      ; 3.142      ;
; 0.211  ; Escrever:Escrever|state.enviar_dado ; Escrever:Escrever|contador[8]                                                                                                  ; Escrever:Escrever|state.enviar_dado ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 2.438      ; 3.142      ;
; 0.211  ; Escrever:Escrever|state.enviar_dado ; Escrever:Escrever|contador[7]                                                                                                  ; Escrever:Escrever|state.enviar_dado ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 2.438      ; 3.142      ;
; 0.211  ; Escrever:Escrever|state.enviar_dado ; Escrever:Escrever|contador[5]                                                                                                  ; Escrever:Escrever|state.enviar_dado ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 2.438      ; 3.142      ;
; 0.211  ; Escrever:Escrever|state.enviar_dado ; Escrever:Escrever|contador[4]                                                                                                  ; Escrever:Escrever|state.enviar_dado ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 2.438      ; 3.142      ;
; 0.211  ; Escrever:Escrever|state.enviar_dado ; Escrever:Escrever|contador[6]                                                                                                  ; Escrever:Escrever|state.enviar_dado ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 2.438      ; 3.142      ;
; 0.211  ; Escrever:Escrever|state.enviar_dado ; Escrever:Escrever|contador[3]                                                                                                  ; Escrever:Escrever|state.enviar_dado ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 2.438      ; 3.142      ;
; 0.211  ; Escrever:Escrever|state.enviar_dado ; Escrever:Escrever|contador[2]                                                                                                  ; Escrever:Escrever|state.enviar_dado ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 2.438      ; 3.142      ;
; 0.211  ; Escrever:Escrever|state.enviar_dado ; Escrever:Escrever|contador[0]                                                                                                  ; Escrever:Escrever|state.enviar_dado ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 2.438      ; 3.142      ;
; 0.211  ; Escrever:Escrever|state.enviar_dado ; Escrever:Escrever|contador[1]                                                                                                  ; Escrever:Escrever|state.enviar_dado ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 2.438      ; 3.142      ;
; 0.251  ; Escrever:Escrever|state.enviar_dado ; Escrever:Escrever|state.enviar_dado                                                                                            ; Escrever:Escrever|state.enviar_dado ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 2.439      ; 3.183      ;
; 0.452  ; hvsync_generator:hvsync|CounterY[0] ; hvsync_generator:hvsync|CounterY[0]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.082      ; 0.746      ;
; 0.453  ; Escrever:Escrever|state.termina     ; Escrever:Escrever|state.termina                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.081      ; 0.746      ;
; 0.507  ; contador_end[11]                    ; contador_end[11]                                                                                                               ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.082      ; 0.801      ;
; 0.550  ; Escrever:Escrever|state.enviar_dado ; Escrever:Escrever|contador[10]                                                                                                 ; Escrever:Escrever|state.enviar_dado ; divisor_clock:divisor_clock|clk_out ; -0.500       ; 2.438      ; 2.981      ;
; 0.550  ; Escrever:Escrever|state.enviar_dado ; Escrever:Escrever|contador[9]                                                                                                  ; Escrever:Escrever|state.enviar_dado ; divisor_clock:divisor_clock|clk_out ; -0.500       ; 2.438      ; 2.981      ;
; 0.550  ; Escrever:Escrever|state.enviar_dado ; Escrever:Escrever|contador[11]                                                                                                 ; Escrever:Escrever|state.enviar_dado ; divisor_clock:divisor_clock|clk_out ; -0.500       ; 2.438      ; 2.981      ;
; 0.550  ; Escrever:Escrever|state.enviar_dado ; Escrever:Escrever|contador[8]                                                                                                  ; Escrever:Escrever|state.enviar_dado ; divisor_clock:divisor_clock|clk_out ; -0.500       ; 2.438      ; 2.981      ;
; 0.550  ; Escrever:Escrever|state.enviar_dado ; Escrever:Escrever|contador[7]                                                                                                  ; Escrever:Escrever|state.enviar_dado ; divisor_clock:divisor_clock|clk_out ; -0.500       ; 2.438      ; 2.981      ;
; 0.550  ; Escrever:Escrever|state.enviar_dado ; Escrever:Escrever|contador[5]                                                                                                  ; Escrever:Escrever|state.enviar_dado ; divisor_clock:divisor_clock|clk_out ; -0.500       ; 2.438      ; 2.981      ;
; 0.550  ; Escrever:Escrever|state.enviar_dado ; Escrever:Escrever|contador[4]                                                                                                  ; Escrever:Escrever|state.enviar_dado ; divisor_clock:divisor_clock|clk_out ; -0.500       ; 2.438      ; 2.981      ;
; 0.550  ; Escrever:Escrever|state.enviar_dado ; Escrever:Escrever|contador[6]                                                                                                  ; Escrever:Escrever|state.enviar_dado ; divisor_clock:divisor_clock|clk_out ; -0.500       ; 2.438      ; 2.981      ;
; 0.550  ; Escrever:Escrever|state.enviar_dado ; Escrever:Escrever|contador[3]                                                                                                  ; Escrever:Escrever|state.enviar_dado ; divisor_clock:divisor_clock|clk_out ; -0.500       ; 2.438      ; 2.981      ;
; 0.550  ; Escrever:Escrever|state.enviar_dado ; Escrever:Escrever|contador[2]                                                                                                  ; Escrever:Escrever|state.enviar_dado ; divisor_clock:divisor_clock|clk_out ; -0.500       ; 2.438      ; 2.981      ;
; 0.550  ; Escrever:Escrever|state.enviar_dado ; Escrever:Escrever|contador[0]                                                                                                  ; Escrever:Escrever|state.enviar_dado ; divisor_clock:divisor_clock|clk_out ; -0.500       ; 2.438      ; 2.981      ;
; 0.550  ; Escrever:Escrever|state.enviar_dado ; Escrever:Escrever|contador[1]                                                                                                  ; Escrever:Escrever|state.enviar_dado ; divisor_clock:divisor_clock|clk_out ; -0.500       ; 2.438      ; 2.981      ;
; 0.643  ; Escrever:Escrever|state.enviar_dado ; Escrever:Escrever|state.enviar_dado                                                                                            ; Escrever:Escrever|state.enviar_dado ; divisor_clock:divisor_clock|clk_out ; -0.500       ; 2.439      ; 3.075      ;
; 0.664  ; Escrever:Escrever|state.enviar_dado ; Escrever:Escrever|state.termina                                                                                                ; Escrever:Escrever|state.enviar_dado ; divisor_clock:divisor_clock|clk_out ; -0.500       ; 2.439      ; 3.096      ;
; 0.717  ; Escrever:Escrever|contador[11]      ; Escrever:Escrever|contador[11]                                                                                                 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.081      ; 1.010      ;
; 0.745  ; hvsync_generator:hvsync|CounterX[1] ; hvsync_generator:hvsync|CounterX[1]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.081      ; 1.038      ;
; 0.746  ; hvsync_generator:hvsync|CounterY[2] ; hvsync_generator:hvsync|CounterY[2]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.082      ; 1.040      ;
; 0.746  ; hvsync_generator:hvsync|CounterX[3] ; hvsync_generator:hvsync|CounterX[3]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.081      ; 1.039      ;
; 0.747  ; hvsync_generator:hvsync|CounterY[5] ; hvsync_generator:hvsync|CounterY[5]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.082      ; 1.041      ;
; 0.747  ; hvsync_generator:hvsync|CounterY[3] ; hvsync_generator:hvsync|CounterY[3]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.082      ; 1.041      ;
; 0.748  ; hvsync_generator:hvsync|CounterX[2] ; hvsync_generator:hvsync|CounterX[2]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.081      ; 1.041      ;
; 0.761  ; contador_end[3]                     ; contador_end[3]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.082      ; 1.055      ;
; 0.762  ; contador_end[1]                     ; contador_end[1]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.082      ; 1.056      ;
; 0.763  ; contador_end[10]                    ; contador_end[10]                                                                                                               ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.082      ; 1.057      ;
; 0.763  ; contador_end[9]                     ; contador_end[9]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.082      ; 1.057      ;
; 0.763  ; contador_end[8]                     ; contador_end[8]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.082      ; 1.057      ;
; 0.763  ; contador_end[7]                     ; contador_end[7]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.082      ; 1.057      ;
; 0.763  ; contador_end[5]                     ; contador_end[5]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.082      ; 1.057      ;
; 0.763  ; contador_end[2]                     ; contador_end[2]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.082      ; 1.057      ;
; 0.763  ; hvsync_generator:hvsync|CounterY[4] ; hvsync_generator:hvsync|CounterY[4]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.082      ; 1.057      ;
; 0.765  ; contador_end[6]                     ; contador_end[6]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.082      ; 1.059      ;
; 0.765  ; contador_end[4]                     ; contador_end[4]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.082      ; 1.059      ;
; 0.765  ; hvsync_generator:hvsync|CounterY[1] ; hvsync_generator:hvsync|CounterY[1]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.082      ; 1.059      ;
; 0.765  ; hvsync_generator:hvsync|CounterX[4] ; hvsync_generator:hvsync|CounterX[4]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.081      ; 1.058      ;
; 0.769  ; hvsync_generator:hvsync|CounterY[6] ; hvsync_generator:hvsync|CounterY[6]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.082      ; 1.063      ;
; 0.770  ; Escrever:Escrever|contador[3]       ; Escrever:Escrever|contador[3]                                                                                                  ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.081      ; 1.063      ;
; 0.770  ; Escrever:Escrever|contador[1]       ; Escrever:Escrever|contador[1]                                                                                                  ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.081      ; 1.063      ;
; 0.770  ; hvsync_generator:hvsync|CounterY[8] ; hvsync_generator:hvsync|CounterY[8]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.082      ; 1.064      ;
; 0.770  ; hvsync_generator:hvsync|CounterX[7] ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.081      ; 1.063      ;
; 0.771  ; Escrever:Escrever|contador[9]       ; Escrever:Escrever|contador[9]                                                                                                  ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.081      ; 1.064      ;
; 0.771  ; hvsync_generator:hvsync|CounterX[6] ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.081      ; 1.064      ;
; 0.772  ; Escrever:Escrever|contador[7]       ; Escrever:Escrever|contador[7]                                                                                                  ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.081      ; 1.065      ;
; 0.772  ; Escrever:Escrever|contador[5]       ; Escrever:Escrever|contador[5]                                                                                                  ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.081      ; 1.065      ;
; 0.772  ; Escrever:Escrever|contador[4]       ; Escrever:Escrever|contador[4]                                                                                                  ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.081      ; 1.065      ;
; 0.772  ; hvsync_generator:hvsync|CounterY[7] ; hvsync_generator:hvsync|CounterY[7]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.082      ; 1.066      ;
; 0.773  ; Escrever:Escrever|contador[2]       ; Escrever:Escrever|contador[2]                                                                                                  ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.081      ; 1.066      ;
; 0.774  ; Escrever:Escrever|contador[10]      ; Escrever:Escrever|contador[10]                                                                                                 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.081      ; 1.067      ;
; 0.774  ; Escrever:Escrever|contador[6]       ; Escrever:Escrever|contador[6]                                                                                                  ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.081      ; 1.067      ;
; 0.775  ; Escrever:Escrever|contador[8]       ; Escrever:Escrever|contador[8]                                                                                                  ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.081      ; 1.068      ;
; 0.779  ; contador_end[0]                     ; contador_end[0]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.082      ; 1.073      ;
; 0.796  ; Escrever:Escrever|contador[0]       ; Escrever:Escrever|contador[0]                                                                                                  ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.081      ; 1.089      ;
; 0.842  ; contador_end[2]                     ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~portb_address_reg0 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.392      ; 1.488      ;
; 0.850  ; contador_end[4]                     ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~portb_address_reg0 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.392      ; 1.496      ;
; 0.858  ; contador_end[9]                     ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~portb_address_reg0 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.392      ; 1.504      ;
; 0.861  ; contador_end[1]                     ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~portb_address_reg0 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.392      ; 1.507      ;
; 0.865  ; contador_end[3]                     ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~portb_address_reg0 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.392      ; 1.511      ;
; 0.876  ; contador_end[5]                     ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~portb_address_reg0 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.392      ; 1.522      ;
; 0.884  ; contador_end[0]                     ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~portb_address_reg0 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.392      ; 1.530      ;
; 0.887  ; contador_end[11]                    ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~portb_address_reg0 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.392      ; 1.533      ;
; 0.888  ; contador_end[7]                     ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~portb_address_reg0 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.392      ; 1.534      ;
; 0.896  ; contador_end[8]                     ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~portb_address_reg0 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.392      ; 1.542      ;
; 0.908  ; contador_end[10]                    ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~portb_address_reg0 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.392      ; 1.554      ;
; 0.917  ; hvsync_generator:hvsync|CounterX[8] ; hvsync_generator:hvsync|vga_HS                                                                                                 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.082      ; 1.211      ;
; 0.919  ; hvsync_generator:hvsync|CounterX[8] ; hvsync_generator:hvsync|inDisplayArea                                                                                          ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.082      ; 1.213      ;
; 0.939  ; contador_end[6]                     ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~portb_address_reg0 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.392      ; 1.585      ;
; 0.972  ; hvsync_generator:hvsync|CounterY[0] ; hvsync_generator:hvsync|CounterY[1]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.082      ; 1.266      ;
; 0.975  ; hvsync_generator:hvsync|CounterX[9] ; hvsync_generator:hvsync|inDisplayArea                                                                                          ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.082      ; 1.269      ;
; 1.033  ; hvsync_generator:hvsync|CounterY[4] ; hvsync_generator:hvsync|vga_VS                                                                                                 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.083      ; 1.328      ;
; 1.040  ; hvsync_generator:hvsync|CounterX[7] ; hvsync_generator:hvsync|vga_HS                                                                                                 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.082      ; 1.334      ;
; 1.062  ; hvsync_generator:hvsync|CounterX[7] ; hvsync_generator:hvsync|inDisplayArea                                                                                          ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.082      ; 1.356      ;
; 1.100  ; hvsync_generator:hvsync|CounterY[2] ; hvsync_generator:hvsync|CounterY[3]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.082      ; 1.394      ;
; 1.100  ; hvsync_generator:hvsync|CounterX[1] ; hvsync_generator:hvsync|CounterX[2]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.081      ; 1.393      ;
; 1.100  ; hvsync_generator:hvsync|CounterX[3] ; hvsync_generator:hvsync|CounterX[4]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.081      ; 1.393      ;
; 1.107  ; hvsync_generator:hvsync|CounterY[1] ; hvsync_generator:hvsync|CounterY[2]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.082      ; 1.401      ;
; 1.108  ; hvsync_generator:hvsync|CounterY[5] ; hvsync_generator:hvsync|CounterY[6]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.082      ; 1.402      ;
; 1.108  ; hvsync_generator:hvsync|CounterY[3] ; hvsync_generator:hvsync|CounterY[4]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.082      ; 1.402      ;
+--------+-------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk'                                                                                                                                              ;
+-------+-------------------------------------+-------------------------------------+-------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                           ; To Node                             ; Launch Clock                        ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------+-------------------------------------+-------------------------------------+-------------+--------------+------------+------------+
; 0.009 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; clk         ; 0.000        ; 1.914      ; 2.426      ;
; 0.572 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; clk         ; -0.500       ; 1.914      ; 2.489      ;
+-------+-------------------------------------+-------------------------------------+-------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'Escrever:Escrever|state.enviar_dado'                                                                                                                             ;
+-------+--------------------------------+---------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack ; From Node                      ; To Node                         ; Launch Clock                        ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------+---------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; 0.010 ; Escrever:Escrever|contador[2]  ; Escrever:Escrever|wraddress[2]  ; divisor_clock:divisor_clock|clk_out ; Escrever:Escrever|state.enviar_dado ; -0.500       ; 1.638      ; 1.168      ;
; 0.015 ; Escrever:Escrever|contador[7]  ; Escrever:Escrever|wraddress[7]  ; divisor_clock:divisor_clock|clk_out ; Escrever:Escrever|state.enviar_dado ; -0.500       ; 1.637      ; 1.172      ;
; 0.018 ; Escrever:Escrever|contador[5]  ; Escrever:Escrever|wraddress[5]  ; divisor_clock:divisor_clock|clk_out ; Escrever:Escrever|state.enviar_dado ; -0.500       ; 1.642      ; 1.180      ;
; 0.046 ; Escrever:Escrever|contador[10] ; Escrever:Escrever|wraddress[10] ; divisor_clock:divisor_clock|clk_out ; Escrever:Escrever|state.enviar_dado ; -0.500       ; 1.642      ; 1.208      ;
; 0.048 ; Escrever:Escrever|contador[8]  ; Escrever:Escrever|wraddress[8]  ; divisor_clock:divisor_clock|clk_out ; Escrever:Escrever|state.enviar_dado ; -0.500       ; 1.637      ; 1.205      ;
; 0.052 ; Escrever:Escrever|contador[3]  ; Escrever:Escrever|wraddress[3]  ; divisor_clock:divisor_clock|clk_out ; Escrever:Escrever|state.enviar_dado ; -0.500       ; 1.642      ; 1.214      ;
; 0.054 ; Escrever:Escrever|contador[4]  ; Escrever:Escrever|wraddress[4]  ; divisor_clock:divisor_clock|clk_out ; Escrever:Escrever|state.enviar_dado ; -0.500       ; 1.640      ; 1.214      ;
; 0.123 ; Escrever:Escrever|contador[0]  ; Escrever:Escrever|wraddress[0]  ; divisor_clock:divisor_clock|clk_out ; Escrever:Escrever|state.enviar_dado ; -0.500       ; 1.425      ; 1.068      ;
; 0.166 ; Escrever:Escrever|contador[6]  ; Escrever:Escrever|wraddress[6]  ; divisor_clock:divisor_clock|clk_out ; Escrever:Escrever|state.enviar_dado ; -0.500       ; 1.430      ; 1.116      ;
; 0.174 ; Escrever:Escrever|contador[11] ; Escrever:Escrever|wraddress[11] ; divisor_clock:divisor_clock|clk_out ; Escrever:Escrever|state.enviar_dado ; -0.500       ; 1.430      ; 1.124      ;
; 0.222 ; Escrever:Escrever|contador[9]  ; Escrever:Escrever|wraddress[9]  ; divisor_clock:divisor_clock|clk_out ; Escrever:Escrever|state.enviar_dado ; -0.500       ; 1.428      ; 1.170      ;
; 0.230 ; Escrever:Escrever|contador[1]  ; Escrever:Escrever|wraddress[1]  ; divisor_clock:divisor_clock|clk_out ; Escrever:Escrever|state.enviar_dado ; -0.500       ; 1.427      ; 1.177      ;
+-------+--------------------------------+---------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'Escrever:Escrever|state.idle'                                                                                                                     ;
+-------+---------------------------------+------------------------+-------------------------------------+------------------------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node                ; Launch Clock                        ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+------------------------+-------------------------------------+------------------------------+--------------+------------+------------+
; 2.767 ; Escrever:Escrever|state.termina ; Escrever:Escrever|wren ; divisor_clock:divisor_clock|clk_out ; Escrever:Escrever|state.idle ; -0.500       ; -1.585     ; 0.692      ;
+-------+---------------------------------+------------------------+-------------------------------------+------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'divisor_clock:divisor_clock|clk_out'                                                                                                                                                              ;
+--------+--------------+----------------+------------------+-------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                               ; Clock Edge ; Target                                                                                                                         ;
+--------+--------------+----------------+------------------+-------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------+
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|q_b[0]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~portb_address_reg0 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; Escrever:Escrever|contador[0]                                                                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; Escrever:Escrever|contador[10]                                                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; Escrever:Escrever|contador[11]                                                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; Escrever:Escrever|contador[1]                                                                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; Escrever:Escrever|contador[2]                                                                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; Escrever:Escrever|contador[3]                                                                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; Escrever:Escrever|contador[4]                                                                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; Escrever:Escrever|contador[5]                                                                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; Escrever:Escrever|contador[6]                                                                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; Escrever:Escrever|contador[7]                                                                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; Escrever:Escrever|contador[8]                                                                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; Escrever:Escrever|contador[9]                                                                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; Escrever:Escrever|state.enviar_dado                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; Escrever:Escrever|state.idle                                                                                                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; Escrever:Escrever|state.termina                                                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[0]                                                                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[10]                                                                                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[11]                                                                                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[1]                                                                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[2]                                                                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[3]                                                                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[4]                                                                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[5]                                                                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[6]                                                                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[7]                                                                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[8]                                                                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[9]                                                                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[0]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[1]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[2]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[3]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[4]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[5]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[6]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[7]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[8]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[9]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[0]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[1]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[2]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[3]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[4]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[5]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[6]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[7]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[8]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|inDisplayArea                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|vga_HS                                                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|vga_VS                                                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; pixel[0]~reg0                                                                                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; pixel[1]~reg0                                                                                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; pixel[2]~reg0                                                                                                                  ;
; 0.174  ; 0.409        ; 0.235          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 0.174  ; 0.409        ; 0.235          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~porta_we_reg       ;
; 0.176  ; 0.411        ; 0.235          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 0.191  ; 0.426        ; 0.235          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|q_b[0]                          ;
; 0.192  ; 0.427        ; 0.235          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~portb_address_reg0 ;
; 0.275  ; 0.495        ; 0.220          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; Escrever:Escrever|contador[0]                                                                                                  ;
; 0.275  ; 0.495        ; 0.220          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; Escrever:Escrever|contador[10]                                                                                                 ;
; 0.275  ; 0.495        ; 0.220          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; Escrever:Escrever|contador[11]                                                                                                 ;
; 0.275  ; 0.495        ; 0.220          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; Escrever:Escrever|contador[1]                                                                                                  ;
; 0.275  ; 0.495        ; 0.220          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; Escrever:Escrever|contador[2]                                                                                                  ;
; 0.275  ; 0.495        ; 0.220          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; Escrever:Escrever|contador[3]                                                                                                  ;
; 0.275  ; 0.495        ; 0.220          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; Escrever:Escrever|contador[4]                                                                                                  ;
; 0.275  ; 0.495        ; 0.220          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; Escrever:Escrever|contador[5]                                                                                                  ;
; 0.275  ; 0.495        ; 0.220          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; Escrever:Escrever|contador[6]                                                                                                  ;
; 0.275  ; 0.495        ; 0.220          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; Escrever:Escrever|contador[7]                                                                                                  ;
; 0.275  ; 0.495        ; 0.220          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; Escrever:Escrever|contador[8]                                                                                                  ;
; 0.275  ; 0.495        ; 0.220          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; Escrever:Escrever|contador[9]                                                                                                  ;
; 0.275  ; 0.495        ; 0.220          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; Escrever:Escrever|state.enviar_dado                                                                                            ;
; 0.275  ; 0.495        ; 0.220          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; Escrever:Escrever|state.idle                                                                                                   ;
; 0.275  ; 0.495        ; 0.220          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; Escrever:Escrever|state.termina                                                                                                ;
; 0.275  ; 0.495        ; 0.220          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[0]                                                                                            ;
; 0.275  ; 0.495        ; 0.220          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[1]                                                                                            ;
; 0.275  ; 0.495        ; 0.220          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[2]                                                                                            ;
; 0.275  ; 0.495        ; 0.220          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[3]                                                                                            ;
; 0.275  ; 0.495        ; 0.220          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[4]                                                                                            ;
; 0.275  ; 0.495        ; 0.220          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[5]                                                                                            ;
; 0.275  ; 0.495        ; 0.220          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[6]                                                                                            ;
; 0.275  ; 0.495        ; 0.220          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[7]                                                                                            ;
; 0.275  ; 0.495        ; 0.220          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[8]                                                                                            ;
; 0.275  ; 0.495        ; 0.220          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[9]                                                                                            ;
; 0.276  ; 0.496        ; 0.220          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[0]                                                                                                                ;
; 0.276  ; 0.496        ; 0.220          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[10]                                                                                                               ;
; 0.276  ; 0.496        ; 0.220          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[11]                                                                                                               ;
; 0.276  ; 0.496        ; 0.220          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[1]                                                                                                                ;
; 0.276  ; 0.496        ; 0.220          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[2]                                                                                                                ;
; 0.276  ; 0.496        ; 0.220          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[3]                                                                                                                ;
; 0.276  ; 0.496        ; 0.220          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[4]                                                                                                                ;
; 0.276  ; 0.496        ; 0.220          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[5]                                                                                                                ;
; 0.276  ; 0.496        ; 0.220          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[6]                                                                                                                ;
; 0.276  ; 0.496        ; 0.220          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[7]                                                                                                                ;
; 0.276  ; 0.496        ; 0.220          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[8]                                                                                                                ;
; 0.276  ; 0.496        ; 0.220          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[9]                                                                                                                ;
; 0.276  ; 0.496        ; 0.220          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[0]                                                                                            ;
+--------+--------------+----------------+------------------+-------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clk'                                                                     ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                              ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; clk   ; Rise       ; clk                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk   ; Rise       ; divisor_clock:divisor_clock|clk_out ;
; 0.260  ; 0.448        ; 0.188          ; Low Pulse Width  ; clk   ; Rise       ; divisor_clock:divisor_clock|clk_out ;
; 0.331  ; 0.551        ; 0.220          ; High Pulse Width ; clk   ; Rise       ; divisor_clock:divisor_clock|clk_out ;
; 0.399  ; 0.399        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; divisor_clock|clk_out|clk           ;
; 0.454  ; 0.454        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|o                         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|i                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|i                         ;
; 0.546  ; 0.546        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|o                         ;
; 0.599  ; 0.599        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; divisor_clock|clk_out|clk           ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'Escrever:Escrever|state.idle'                                                     ;
+-------+--------------+----------------+------------------+------------------------------+------------+------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                        ; Clock Edge ; Target                 ;
+-------+--------------+----------------+------------------+------------------------------+------------+------------------------+
; 0.422 ; 0.422        ; 0.000          ; Low Pulse Width  ; Escrever:Escrever|state.idle ; Rise       ; Escrever|wren|datac    ;
; 0.434 ; 0.434        ; 0.000          ; High Pulse Width ; Escrever:Escrever|state.idle ; Fall       ; Escrever:Escrever|wren ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Escrever:Escrever|state.idle ; Rise       ; Escrever|state.idle|q  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Escrever:Escrever|state.idle ; Rise       ; Escrever|state.idle|q  ;
; 0.563 ; 0.563        ; 0.000          ; Low Pulse Width  ; Escrever:Escrever|state.idle ; Fall       ; Escrever:Escrever|wren ;
; 0.575 ; 0.575        ; 0.000          ; High Pulse Width ; Escrever:Escrever|state.idle ; Rise       ; Escrever|wren|datac    ;
+-------+--------------+----------------+------------------+------------------------------+------------+------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'Escrever:Escrever|state.enviar_dado'                                                                          ;
+-------+--------------+----------------+------------------+-------------------------------------+------------+---------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                               ; Clock Edge ; Target                                      ;
+-------+--------------+----------------+------------------+-------------------------------------+------------+---------------------------------------------+
; 0.442 ; 0.442        ; 0.000          ; Low Pulse Width  ; Escrever:Escrever|state.enviar_dado ; Rise       ; Escrever|wraddress[3]|datac                 ;
; 0.442 ; 0.442        ; 0.000          ; Low Pulse Width  ; Escrever:Escrever|state.enviar_dado ; Rise       ; Escrever|wraddress[5]|datac                 ;
; 0.443 ; 0.443        ; 0.000          ; Low Pulse Width  ; Escrever:Escrever|state.enviar_dado ; Rise       ; Escrever|wraddress[10]|datac                ;
; 0.443 ; 0.443        ; 0.000          ; Low Pulse Width  ; Escrever:Escrever|state.enviar_dado ; Rise       ; Escrever|wraddress[4]|datac                 ;
; 0.444 ; 0.444        ; 0.000          ; Low Pulse Width  ; Escrever:Escrever|state.enviar_dado ; Rise       ; Escrever|wraddress[2]|datac                 ;
; 0.444 ; 0.444        ; 0.000          ; Low Pulse Width  ; Escrever:Escrever|state.enviar_dado ; Rise       ; Escrever|wraddress[7]|datac                 ;
; 0.444 ; 0.444        ; 0.000          ; Low Pulse Width  ; Escrever:Escrever|state.enviar_dado ; Rise       ; Escrever|wraddress[8]|datac                 ;
; 0.454 ; 0.454        ; 0.000          ; High Pulse Width ; Escrever:Escrever|state.enviar_dado ; Fall       ; Escrever:Escrever|wraddress[3]              ;
; 0.454 ; 0.454        ; 0.000          ; High Pulse Width ; Escrever:Escrever|state.enviar_dado ; Fall       ; Escrever:Escrever|wraddress[5]              ;
; 0.455 ; 0.455        ; 0.000          ; High Pulse Width ; Escrever:Escrever|state.enviar_dado ; Fall       ; Escrever:Escrever|wraddress[10]             ;
; 0.455 ; 0.455        ; 0.000          ; High Pulse Width ; Escrever:Escrever|state.enviar_dado ; Fall       ; Escrever:Escrever|wraddress[4]              ;
; 0.456 ; 0.456        ; 0.000          ; High Pulse Width ; Escrever:Escrever|state.enviar_dado ; Fall       ; Escrever:Escrever|wraddress[2]              ;
; 0.456 ; 0.456        ; 0.000          ; High Pulse Width ; Escrever:Escrever|state.enviar_dado ; Fall       ; Escrever:Escrever|wraddress[7]              ;
; 0.456 ; 0.456        ; 0.000          ; High Pulse Width ; Escrever:Escrever|state.enviar_dado ; Fall       ; Escrever:Escrever|wraddress[8]              ;
; 0.466 ; 0.466        ; 0.000          ; Low Pulse Width  ; Escrever:Escrever|state.enviar_dado ; Rise       ; Escrever|wraddress[11]|datad                ;
; 0.466 ; 0.466        ; 0.000          ; Low Pulse Width  ; Escrever:Escrever|state.enviar_dado ; Rise       ; Escrever|wraddress[1]|datad                 ;
; 0.466 ; 0.466        ; 0.000          ; Low Pulse Width  ; Escrever:Escrever|state.enviar_dado ; Rise       ; Escrever|wraddress[6]|datad                 ;
; 0.466 ; 0.466        ; 0.000          ; Low Pulse Width  ; Escrever:Escrever|state.enviar_dado ; Rise       ; Escrever|wraddress[9]|datad                 ;
; 0.467 ; 0.467        ; 0.000          ; Low Pulse Width  ; Escrever:Escrever|state.enviar_dado ; Rise       ; Escrever|wraddress[0]|datad                 ;
; 0.478 ; 0.478        ; 0.000          ; Low Pulse Width  ; Escrever:Escrever|state.enviar_dado ; Rise       ; Escrever|state.enviar_dado~clkctrl|inclk[0] ;
; 0.478 ; 0.478        ; 0.000          ; Low Pulse Width  ; Escrever:Escrever|state.enviar_dado ; Rise       ; Escrever|state.enviar_dado~clkctrl|outclk   ;
; 0.494 ; 0.494        ; 0.000          ; Low Pulse Width  ; Escrever:Escrever|state.enviar_dado ; Fall       ; Escrever:Escrever|wraddress[1]              ;
; 0.494 ; 0.494        ; 0.000          ; Low Pulse Width  ; Escrever:Escrever|state.enviar_dado ; Fall       ; Escrever:Escrever|wraddress[9]              ;
; 0.495 ; 0.495        ; 0.000          ; Low Pulse Width  ; Escrever:Escrever|state.enviar_dado ; Fall       ; Escrever:Escrever|wraddress[0]              ;
; 0.495 ; 0.495        ; 0.000          ; Low Pulse Width  ; Escrever:Escrever|state.enviar_dado ; Fall       ; Escrever:Escrever|wraddress[11]             ;
; 0.495 ; 0.495        ; 0.000          ; Low Pulse Width  ; Escrever:Escrever|state.enviar_dado ; Fall       ; Escrever:Escrever|wraddress[6]              ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Escrever:Escrever|state.enviar_dado ; Rise       ; Escrever|state.enviar_dado|q                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Escrever:Escrever|state.enviar_dado ; Rise       ; Escrever|state.enviar_dado|q                ;
; 0.504 ; 0.504        ; 0.000          ; High Pulse Width ; Escrever:Escrever|state.enviar_dado ; Fall       ; Escrever:Escrever|wraddress[11]             ;
; 0.504 ; 0.504        ; 0.000          ; High Pulse Width ; Escrever:Escrever|state.enviar_dado ; Fall       ; Escrever:Escrever|wraddress[1]              ;
; 0.504 ; 0.504        ; 0.000          ; High Pulse Width ; Escrever:Escrever|state.enviar_dado ; Fall       ; Escrever:Escrever|wraddress[6]              ;
; 0.504 ; 0.504        ; 0.000          ; High Pulse Width ; Escrever:Escrever|state.enviar_dado ; Fall       ; Escrever:Escrever|wraddress[9]              ;
; 0.505 ; 0.505        ; 0.000          ; High Pulse Width ; Escrever:Escrever|state.enviar_dado ; Fall       ; Escrever:Escrever|wraddress[0]              ;
; 0.520 ; 0.520        ; 0.000          ; High Pulse Width ; Escrever:Escrever|state.enviar_dado ; Rise       ; Escrever|state.enviar_dado~clkctrl|inclk[0] ;
; 0.520 ; 0.520        ; 0.000          ; High Pulse Width ; Escrever:Escrever|state.enviar_dado ; Rise       ; Escrever|state.enviar_dado~clkctrl|outclk   ;
; 0.531 ; 0.531        ; 0.000          ; High Pulse Width ; Escrever:Escrever|state.enviar_dado ; Rise       ; Escrever|wraddress[1]|datad                 ;
; 0.531 ; 0.531        ; 0.000          ; High Pulse Width ; Escrever:Escrever|state.enviar_dado ; Rise       ; Escrever|wraddress[9]|datad                 ;
; 0.532 ; 0.532        ; 0.000          ; High Pulse Width ; Escrever:Escrever|state.enviar_dado ; Rise       ; Escrever|wraddress[0]|datad                 ;
; 0.532 ; 0.532        ; 0.000          ; High Pulse Width ; Escrever:Escrever|state.enviar_dado ; Rise       ; Escrever|wraddress[11]|datad                ;
; 0.532 ; 0.532        ; 0.000          ; High Pulse Width ; Escrever:Escrever|state.enviar_dado ; Rise       ; Escrever|wraddress[6]|datad                 ;
; 0.541 ; 0.541        ; 0.000          ; Low Pulse Width  ; Escrever:Escrever|state.enviar_dado ; Fall       ; Escrever:Escrever|wraddress[2]              ;
; 0.541 ; 0.541        ; 0.000          ; Low Pulse Width  ; Escrever:Escrever|state.enviar_dado ; Fall       ; Escrever:Escrever|wraddress[3]              ;
; 0.541 ; 0.541        ; 0.000          ; Low Pulse Width  ; Escrever:Escrever|state.enviar_dado ; Fall       ; Escrever:Escrever|wraddress[5]              ;
; 0.541 ; 0.541        ; 0.000          ; Low Pulse Width  ; Escrever:Escrever|state.enviar_dado ; Fall       ; Escrever:Escrever|wraddress[7]              ;
; 0.541 ; 0.541        ; 0.000          ; Low Pulse Width  ; Escrever:Escrever|state.enviar_dado ; Fall       ; Escrever:Escrever|wraddress[8]              ;
; 0.542 ; 0.542        ; 0.000          ; Low Pulse Width  ; Escrever:Escrever|state.enviar_dado ; Fall       ; Escrever:Escrever|wraddress[10]             ;
; 0.542 ; 0.542        ; 0.000          ; Low Pulse Width  ; Escrever:Escrever|state.enviar_dado ; Fall       ; Escrever:Escrever|wraddress[4]              ;
; 0.553 ; 0.553        ; 0.000          ; High Pulse Width ; Escrever:Escrever|state.enviar_dado ; Rise       ; Escrever|wraddress[2]|datac                 ;
; 0.553 ; 0.553        ; 0.000          ; High Pulse Width ; Escrever:Escrever|state.enviar_dado ; Rise       ; Escrever|wraddress[3]|datac                 ;
; 0.553 ; 0.553        ; 0.000          ; High Pulse Width ; Escrever:Escrever|state.enviar_dado ; Rise       ; Escrever|wraddress[5]|datac                 ;
; 0.553 ; 0.553        ; 0.000          ; High Pulse Width ; Escrever:Escrever|state.enviar_dado ; Rise       ; Escrever|wraddress[7]|datac                 ;
; 0.553 ; 0.553        ; 0.000          ; High Pulse Width ; Escrever:Escrever|state.enviar_dado ; Rise       ; Escrever|wraddress[8]|datac                 ;
; 0.554 ; 0.554        ; 0.000          ; High Pulse Width ; Escrever:Escrever|state.enviar_dado ; Rise       ; Escrever|wraddress[10]|datac                ;
; 0.554 ; 0.554        ; 0.000          ; High Pulse Width ; Escrever:Escrever|state.enviar_dado ; Rise       ; Escrever|wraddress[4]|datac                 ;
+-------+--------------+----------------+------------------+-------------------------------------+------------+---------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                        ;
+-----------+-------------------------------------+-------+-------+------------+-------------------------------------+
; Data Port ; Clock Port                          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                     ;
+-----------+-------------------------------------+-------+-------+------------+-------------------------------------+
; start     ; divisor_clock:divisor_clock|clk_out ; 3.613 ; 3.864 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
+-----------+-------------------------------------+-------+-------+------------+-------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                           ;
+-----------+-------------------------------------+--------+--------+------------+-------------------------------------+
; Data Port ; Clock Port                          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                     ;
+-----------+-------------------------------------+--------+--------+------------+-------------------------------------+
; start     ; divisor_clock:divisor_clock|clk_out ; -2.696 ; -2.874 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
+-----------+-------------------------------------+--------+--------+------------+-------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                              ;
+-----------+-------------------------------------+-------+-------+------------+-------------------------------------+
; Data Port ; Clock Port                          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                     ;
+-----------+-------------------------------------+-------+-------+------------+-------------------------------------+
; hsync_out ; divisor_clock:divisor_clock|clk_out ; 6.845 ; 6.928 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
; pixel[*]  ; divisor_clock:divisor_clock|clk_out ; 7.316 ; 7.174 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
;  pixel[0] ; divisor_clock:divisor_clock|clk_out ; 7.316 ; 7.174 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
;  pixel[1] ; divisor_clock:divisor_clock|clk_out ; 7.244 ; 7.138 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
;  pixel[2] ; divisor_clock:divisor_clock|clk_out ; 7.270 ; 7.099 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
; vsync_out ; divisor_clock:divisor_clock|clk_out ; 7.174 ; 7.289 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
+-----------+-------------------------------------+-------+-------+------------+-------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                      ;
+-----------+-------------------------------------+-------+-------+------------+-------------------------------------+
; Data Port ; Clock Port                          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                     ;
+-----------+-------------------------------------+-------+-------+------------+-------------------------------------+
; hsync_out ; divisor_clock:divisor_clock|clk_out ; 6.578 ; 6.659 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
; pixel[*]  ; divisor_clock:divisor_clock|clk_out ; 6.959 ; 6.824 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
;  pixel[0] ; divisor_clock:divisor_clock|clk_out ; 7.034 ; 6.896 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
;  pixel[1] ; divisor_clock:divisor_clock|clk_out ; 6.959 ; 6.856 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
;  pixel[2] ; divisor_clock:divisor_clock|clk_out ; 6.989 ; 6.824 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
; vsync_out ; divisor_clock:divisor_clock|clk_out ; 6.894 ; 7.005 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
+-----------+-------------------------------------+-------+-------+------------+-------------------------------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                   ;
+------------+-----------------+-------------------------------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                          ; Note                                           ;
+------------+-----------------+-------------------------------------+------------------------------------------------+
; 305.34 MHz ; 238.04 MHz      ; divisor_clock:divisor_clock|clk_out ; limit due to minimum period restriction (tmin) ;
+------------+-----------------+-------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                           ;
+-------------------------------------+--------+---------------+
; Clock                               ; Slack  ; End Point TNS ;
+-------------------------------------+--------+---------------+
; Escrever:Escrever|state.idle        ; -2.850 ; -2.850        ;
; divisor_clock:divisor_clock|clk_out ; -2.275 ; -87.784       ;
; Escrever:Escrever|state.enviar_dado ; -0.504 ; -4.326        ;
; clk                                 ; -0.014 ; -0.014        ;
+-------------------------------------+--------+---------------+


+--------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                            ;
+-------------------------------------+--------+---------------+
; Clock                               ; Slack  ; End Point TNS ;
+-------------------------------------+--------+---------------+
; divisor_clock:divisor_clock|clk_out ; -0.164 ; -0.220        ;
; clk                                 ; 0.014  ; 0.000         ;
; Escrever:Escrever|state.enviar_dado ; 0.088  ; 0.000         ;
; Escrever:Escrever|state.idle        ; 2.574  ; 0.000         ;
+-------------------------------------+--------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary             ;
+-------------------------------------+--------+---------------+
; Clock                               ; Slack  ; End Point TNS ;
+-------------------------------------+--------+---------------+
; divisor_clock:divisor_clock|clk_out ; -3.201 ; -93.329       ;
; clk                                 ; -3.000 ; -4.487        ;
; Escrever:Escrever|state.enviar_dado ; 0.367  ; 0.000         ;
; Escrever:Escrever|state.idle        ; 0.437  ; 0.000         ;
+-------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'Escrever:Escrever|state.idle'                                                                                                                      ;
+--------+---------------------------------+------------------------+-------------------------------------+------------------------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                ; Launch Clock                        ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+------------------------+-------------------------------------+------------------------------+--------------+------------+------------+
; -2.850 ; Escrever:Escrever|state.termina ; Escrever:Escrever|wren ; divisor_clock:divisor_clock|clk_out ; Escrever:Escrever|state.idle ; 0.500        ; -1.576     ; 0.721      ;
+--------+---------------------------------+------------------------+-------------------------------------+------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'divisor_clock:divisor_clock|clk_out'                                                                                                                                                                                                                                                                                                    ;
+--------+--------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                      ; To Node                                                                                               ; Launch Clock                        ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; -2.275 ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~portb_address_reg0 ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|q_b[0] ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.042     ; 3.157      ;
; -2.231 ; Escrever:Escrever|contador[9]                                                                                                  ; Escrever:Escrever|state.enviar_dado                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 3.161      ;
; -2.231 ; Escrever:Escrever|contador[10]                                                                                                 ; Escrever:Escrever|state.enviar_dado                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 3.161      ;
; -2.069 ; Escrever:Escrever|contador[11]                                                                                                 ; Escrever:Escrever|state.enviar_dado                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.999      ;
; -2.059 ; Escrever:Escrever|contador[4]                                                                                                  ; Escrever:Escrever|state.enviar_dado                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.989      ;
; -2.058 ; Escrever:Escrever|contador[7]                                                                                                  ; Escrever:Escrever|state.enviar_dado                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.988      ;
; -1.959 ; Escrever:Escrever|contador[8]                                                                                                  ; Escrever:Escrever|state.enviar_dado                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.889      ;
; -1.917 ; Escrever:Escrever|contador[2]                                                                                                  ; Escrever:Escrever|state.enviar_dado                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.847      ;
; -1.916 ; Escrever:Escrever|contador[3]                                                                                                  ; Escrever:Escrever|state.enviar_dado                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.846      ;
; -1.909 ; Escrever:Escrever|contador[5]                                                                                                  ; Escrever:Escrever|state.enviar_dado                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.839      ;
; -1.892 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; pixel[0]~reg0                                                                                         ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.074     ; 2.820      ;
; -1.891 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; pixel[0]~reg0                                                                                         ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.074     ; 2.819      ;
; -1.888 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; hvsync_generator:hvsync|CounterY[8]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.818      ;
; -1.888 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; hvsync_generator:hvsync|CounterY[7]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.818      ;
; -1.888 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; hvsync_generator:hvsync|CounterY[6]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.818      ;
; -1.888 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; hvsync_generator:hvsync|CounterY[5]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.818      ;
; -1.888 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; hvsync_generator:hvsync|CounterY[4]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.818      ;
; -1.888 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; hvsync_generator:hvsync|CounterY[3]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.818      ;
; -1.888 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; hvsync_generator:hvsync|CounterY[2]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.818      ;
; -1.888 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; hvsync_generator:hvsync|CounterY[1]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.818      ;
; -1.867 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; hvsync_generator:hvsync|CounterY[8]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.797      ;
; -1.867 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; hvsync_generator:hvsync|CounterY[7]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.797      ;
; -1.867 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; hvsync_generator:hvsync|CounterY[6]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.797      ;
; -1.867 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; hvsync_generator:hvsync|CounterY[5]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.797      ;
; -1.867 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; hvsync_generator:hvsync|CounterY[4]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.797      ;
; -1.867 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; hvsync_generator:hvsync|CounterY[3]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.797      ;
; -1.867 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; hvsync_generator:hvsync|CounterY[2]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.797      ;
; -1.867 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; hvsync_generator:hvsync|CounterY[1]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.797      ;
; -1.836 ; Escrever:Escrever|contador[9]                                                                                                  ; Escrever:Escrever|contador[10]                                                                        ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.766      ;
; -1.836 ; Escrever:Escrever|contador[9]                                                                                                  ; Escrever:Escrever|contador[9]                                                                         ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.766      ;
; -1.836 ; Escrever:Escrever|contador[9]                                                                                                  ; Escrever:Escrever|contador[11]                                                                        ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.766      ;
; -1.836 ; Escrever:Escrever|contador[9]                                                                                                  ; Escrever:Escrever|contador[8]                                                                         ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.766      ;
; -1.836 ; Escrever:Escrever|contador[9]                                                                                                  ; Escrever:Escrever|contador[7]                                                                         ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.766      ;
; -1.836 ; Escrever:Escrever|contador[9]                                                                                                  ; Escrever:Escrever|contador[5]                                                                         ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.766      ;
; -1.836 ; Escrever:Escrever|contador[9]                                                                                                  ; Escrever:Escrever|contador[4]                                                                         ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.766      ;
; -1.836 ; Escrever:Escrever|contador[9]                                                                                                  ; Escrever:Escrever|contador[6]                                                                         ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.766      ;
; -1.836 ; Escrever:Escrever|contador[9]                                                                                                  ; Escrever:Escrever|contador[3]                                                                         ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.766      ;
; -1.836 ; Escrever:Escrever|contador[9]                                                                                                  ; Escrever:Escrever|contador[2]                                                                         ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.766      ;
; -1.836 ; Escrever:Escrever|contador[9]                                                                                                  ; Escrever:Escrever|contador[0]                                                                         ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.766      ;
; -1.836 ; Escrever:Escrever|contador[9]                                                                                                  ; Escrever:Escrever|contador[1]                                                                         ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.766      ;
; -1.836 ; hvsync_generator:hvsync|CounterX[5]                                                                                            ; hvsync_generator:hvsync|CounterY[8]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.766      ;
; -1.836 ; hvsync_generator:hvsync|CounterX[5]                                                                                            ; hvsync_generator:hvsync|CounterY[7]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.766      ;
; -1.836 ; hvsync_generator:hvsync|CounterX[5]                                                                                            ; hvsync_generator:hvsync|CounterY[6]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.766      ;
; -1.836 ; hvsync_generator:hvsync|CounterX[5]                                                                                            ; hvsync_generator:hvsync|CounterY[5]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.766      ;
; -1.836 ; hvsync_generator:hvsync|CounterX[5]                                                                                            ; hvsync_generator:hvsync|CounterY[4]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.766      ;
; -1.836 ; hvsync_generator:hvsync|CounterX[5]                                                                                            ; hvsync_generator:hvsync|CounterY[3]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.766      ;
; -1.836 ; hvsync_generator:hvsync|CounterX[5]                                                                                            ; hvsync_generator:hvsync|CounterY[2]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.766      ;
; -1.836 ; hvsync_generator:hvsync|CounterX[5]                                                                                            ; hvsync_generator:hvsync|CounterY[1]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.766      ;
; -1.836 ; Escrever:Escrever|contador[10]                                                                                                 ; Escrever:Escrever|contador[10]                                                                        ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.766      ;
; -1.836 ; Escrever:Escrever|contador[10]                                                                                                 ; Escrever:Escrever|contador[9]                                                                         ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.766      ;
; -1.836 ; Escrever:Escrever|contador[10]                                                                                                 ; Escrever:Escrever|contador[11]                                                                        ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.766      ;
; -1.836 ; Escrever:Escrever|contador[10]                                                                                                 ; Escrever:Escrever|contador[8]                                                                         ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.766      ;
; -1.836 ; Escrever:Escrever|contador[10]                                                                                                 ; Escrever:Escrever|contador[7]                                                                         ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.766      ;
; -1.836 ; Escrever:Escrever|contador[10]                                                                                                 ; Escrever:Escrever|contador[5]                                                                         ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.766      ;
; -1.836 ; Escrever:Escrever|contador[10]                                                                                                 ; Escrever:Escrever|contador[4]                                                                         ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.766      ;
; -1.836 ; Escrever:Escrever|contador[10]                                                                                                 ; Escrever:Escrever|contador[6]                                                                         ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.766      ;
; -1.836 ; Escrever:Escrever|contador[10]                                                                                                 ; Escrever:Escrever|contador[3]                                                                         ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.766      ;
; -1.836 ; Escrever:Escrever|contador[10]                                                                                                 ; Escrever:Escrever|contador[2]                                                                         ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.766      ;
; -1.836 ; Escrever:Escrever|contador[10]                                                                                                 ; Escrever:Escrever|contador[0]                                                                         ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.766      ;
; -1.836 ; Escrever:Escrever|contador[10]                                                                                                 ; Escrever:Escrever|contador[1]                                                                         ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.766      ;
; -1.812 ; hvsync_generator:hvsync|CounterX[1]                                                                                            ; hvsync_generator:hvsync|CounterX[8]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.742      ;
; -1.785 ; Escrever:Escrever|contador[6]                                                                                                  ; Escrever:Escrever|state.enviar_dado                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.715      ;
; -1.766 ; Escrever:Escrever|contador[0]                                                                                                  ; Escrever:Escrever|state.enviar_dado                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.696      ;
; -1.758 ; hvsync_generator:hvsync|CounterY[7]                                                                                            ; pixel[0]~reg0                                                                                         ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.075     ; 2.685      ;
; -1.754 ; hvsync_generator:hvsync|CounterX[1]                                                                                            ; hvsync_generator:hvsync|CounterY[8]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.684      ;
; -1.754 ; hvsync_generator:hvsync|CounterX[1]                                                                                            ; hvsync_generator:hvsync|CounterY[7]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.684      ;
; -1.754 ; hvsync_generator:hvsync|CounterX[1]                                                                                            ; hvsync_generator:hvsync|CounterY[6]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.684      ;
; -1.754 ; hvsync_generator:hvsync|CounterX[1]                                                                                            ; hvsync_generator:hvsync|CounterY[5]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.684      ;
; -1.754 ; hvsync_generator:hvsync|CounterX[1]                                                                                            ; hvsync_generator:hvsync|CounterY[4]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.684      ;
; -1.754 ; hvsync_generator:hvsync|CounterX[1]                                                                                            ; hvsync_generator:hvsync|CounterY[3]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.684      ;
; -1.754 ; hvsync_generator:hvsync|CounterX[1]                                                                                            ; hvsync_generator:hvsync|CounterY[2]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.684      ;
; -1.754 ; hvsync_generator:hvsync|CounterX[1]                                                                                            ; hvsync_generator:hvsync|CounterY[1]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.684      ;
; -1.749 ; hvsync_generator:hvsync|CounterY[8]                                                                                            ; pixel[0]~reg0                                                                                         ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.075     ; 2.676      ;
; -1.748 ; hvsync_generator:hvsync|CounterX[3]                                                                                            ; hvsync_generator:hvsync|CounterY[8]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.678      ;
; -1.748 ; hvsync_generator:hvsync|CounterX[3]                                                                                            ; hvsync_generator:hvsync|CounterY[7]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.678      ;
; -1.748 ; hvsync_generator:hvsync|CounterX[3]                                                                                            ; hvsync_generator:hvsync|CounterY[6]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.678      ;
; -1.748 ; hvsync_generator:hvsync|CounterX[3]                                                                                            ; hvsync_generator:hvsync|CounterY[5]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.678      ;
; -1.748 ; hvsync_generator:hvsync|CounterX[3]                                                                                            ; hvsync_generator:hvsync|CounterY[4]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.678      ;
; -1.748 ; hvsync_generator:hvsync|CounterX[3]                                                                                            ; hvsync_generator:hvsync|CounterY[3]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.678      ;
; -1.748 ; hvsync_generator:hvsync|CounterX[3]                                                                                            ; hvsync_generator:hvsync|CounterY[2]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.678      ;
; -1.748 ; hvsync_generator:hvsync|CounterX[3]                                                                                            ; hvsync_generator:hvsync|CounterY[1]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.678      ;
; -1.739 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; hvsync_generator:hvsync|CounterX[9]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.669      ;
; -1.736 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; hvsync_generator:hvsync|CounterX[5]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.666      ;
; -1.735 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; hvsync_generator:hvsync|CounterX[8]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.665      ;
; -1.735 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; hvsync_generator:hvsync|CounterX[0]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.665      ;
; -1.722 ; hvsync_generator:hvsync|CounterX[0]                                                                                            ; hvsync_generator:hvsync|CounterX[8]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.652      ;
; -1.718 ; hvsync_generator:hvsync|CounterX[9]                                                                                            ; pixel[0]~reg0                                                                                         ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.074     ; 2.646      ;
; -1.710 ; hvsync_generator:hvsync|CounterX[5]                                                                                            ; hvsync_generator:hvsync|CounterX[9]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.640      ;
; -1.707 ; hvsync_generator:hvsync|CounterX[5]                                                                                            ; hvsync_generator:hvsync|CounterX[5]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.637      ;
; -1.706 ; hvsync_generator:hvsync|CounterX[5]                                                                                            ; hvsync_generator:hvsync|CounterX[8]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.636      ;
; -1.706 ; hvsync_generator:hvsync|CounterX[5]                                                                                            ; hvsync_generator:hvsync|CounterX[0]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.636      ;
; -1.689 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; contador_end[11]                                                                                      ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.073     ; 2.618      ;
; -1.689 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; contador_end[10]                                                                                      ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.073     ; 2.618      ;
; -1.689 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; contador_end[9]                                                                                       ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.073     ; 2.618      ;
; -1.689 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; contador_end[8]                                                                                       ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.073     ; 2.618      ;
; -1.689 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; contador_end[7]                                                                                       ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.073     ; 2.618      ;
; -1.689 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; contador_end[6]                                                                                       ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.073     ; 2.618      ;
; -1.689 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; contador_end[5]                                                                                       ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.073     ; 2.618      ;
; -1.689 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; contador_end[4]                                                                                       ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.073     ; 2.618      ;
; -1.689 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; contador_end[3]                                                                                       ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.073     ; 2.618      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'Escrever:Escrever|state.enviar_dado'                                                                                                                              ;
+--------+--------------------------------+---------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack  ; From Node                      ; To Node                         ; Launch Clock                        ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------+---------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; -0.504 ; Escrever:Escrever|contador[11] ; Escrever:Escrever|wraddress[11] ; divisor_clock:divisor_clock|clk_out ; Escrever:Escrever|state.enviar_dado ; 0.500        ; 1.014      ; 1.098      ;
; -0.497 ; Escrever:Escrever|contador[6]  ; Escrever:Escrever|wraddress[6]  ; divisor_clock:divisor_clock|clk_out ; Escrever:Escrever|state.enviar_dado ; 0.500        ; 1.014      ; 1.091      ;
; -0.452 ; Escrever:Escrever|contador[0]  ; Escrever:Escrever|wraddress[0]  ; divisor_clock:divisor_clock|clk_out ; Escrever:Escrever|state.enviar_dado ; 0.500        ; 1.010      ; 1.041      ;
; -0.415 ; Escrever:Escrever|contador[1]  ; Escrever:Escrever|wraddress[1]  ; divisor_clock:divisor_clock|clk_out ; Escrever:Escrever|state.enviar_dado ; 0.500        ; 1.011      ; 1.172      ;
; -0.408 ; Escrever:Escrever|contador[9]  ; Escrever:Escrever|wraddress[9]  ; divisor_clock:divisor_clock|clk_out ; Escrever:Escrever|state.enviar_dado ; 0.500        ; 1.012      ; 1.164      ;
; -0.320 ; Escrever:Escrever|contador[4]  ; Escrever:Escrever|wraddress[4]  ; divisor_clock:divisor_clock|clk_out ; Escrever:Escrever|state.enviar_dado ; 0.500        ; 1.197      ; 1.268      ;
; -0.318 ; Escrever:Escrever|contador[8]  ; Escrever:Escrever|wraddress[8]  ; divisor_clock:divisor_clock|clk_out ; Escrever:Escrever|state.enviar_dado ; 0.500        ; 1.194      ; 1.263      ;
; -0.318 ; Escrever:Escrever|contador[3]  ; Escrever:Escrever|wraddress[3]  ; divisor_clock:divisor_clock|clk_out ; Escrever:Escrever|state.enviar_dado ; 0.500        ; 1.199      ; 1.268      ;
; -0.313 ; Escrever:Escrever|contador[10] ; Escrever:Escrever|wraddress[10] ; divisor_clock:divisor_clock|clk_out ; Escrever:Escrever|state.enviar_dado ; 0.500        ; 1.200      ; 1.266      ;
; -0.262 ; Escrever:Escrever|contador[7]  ; Escrever:Escrever|wraddress[7]  ; divisor_clock:divisor_clock|clk_out ; Escrever:Escrever|state.enviar_dado ; 0.500        ; 1.194      ; 1.207      ;
; -0.262 ; Escrever:Escrever|contador[5]  ; Escrever:Escrever|wraddress[5]  ; divisor_clock:divisor_clock|clk_out ; Escrever:Escrever|state.enviar_dado ; 0.500        ; 1.199      ; 1.213      ;
; -0.257 ; Escrever:Escrever|contador[2]  ; Escrever:Escrever|wraddress[2]  ; divisor_clock:divisor_clock|clk_out ; Escrever:Escrever|state.enviar_dado ; 0.500        ; 1.196      ; 1.206      ;
+--------+--------------------------------+---------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk'                                                                                                                                               ;
+--------+-------------------------------------+-------------------------------------+-------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                           ; To Node                             ; Launch Clock                        ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------+-------------------------------------+-------------------------------------+-------------+--------------+------------+------------+
; -0.014 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; clk         ; 0.500        ; 1.726      ; 2.472      ;
; 0.529  ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; clk         ; 1.000        ; 1.726      ; 2.429      ;
+--------+-------------------------------------+-------------------------------------+-------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'divisor_clock:divisor_clock|clk_out'                                                                                                                                                                                                                                   ;
+--------+-------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack  ; From Node                           ; To Node                                                                                                                        ; Launch Clock                        ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; -0.164 ; Escrever:Escrever|state.idle        ; Escrever:Escrever|state.enviar_dado                                                                                            ; Escrever:Escrever|state.idle        ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 2.214      ; 2.495      ;
; -0.056 ; Escrever:Escrever|state.idle        ; Escrever:Escrever|state.idle                                                                                                   ; Escrever:Escrever|state.idle        ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 2.214      ; 2.603      ;
; 0.035  ; Escrever:Escrever|wren              ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~porta_datain_reg0  ; Escrever:Escrever|state.idle        ; divisor_clock:divisor_clock|clk_out ; -0.500       ; 1.926      ; 1.701      ;
; 0.037  ; Escrever:Escrever|wren              ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~porta_we_reg       ; Escrever:Escrever|state.idle        ; divisor_clock:divisor_clock|clk_out ; -0.500       ; 1.920      ; 1.697      ;
; 0.038  ; Escrever:Escrever|wren              ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~porta_address_reg0 ; Escrever:Escrever|state.idle        ; divisor_clock:divisor_clock|clk_out ; -0.500       ; 1.920      ; 1.698      ;
; 0.107  ; Escrever:Escrever|state.idle        ; Escrever:Escrever|state.idle                                                                                                   ; Escrever:Escrever|state.idle        ; divisor_clock:divisor_clock|clk_out ; -0.500       ; 2.214      ; 2.266      ;
; 0.205  ; Escrever:Escrever|state.idle        ; Escrever:Escrever|state.enviar_dado                                                                                            ; Escrever:Escrever|state.idle        ; divisor_clock:divisor_clock|clk_out ; -0.500       ; 2.214      ; 2.364      ;
; 0.316  ; Escrever:Escrever|state.enviar_dado ; Escrever:Escrever|contador[10]                                                                                                 ; Escrever:Escrever|state.enviar_dado ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 2.214      ; 2.985      ;
; 0.316  ; Escrever:Escrever|state.enviar_dado ; Escrever:Escrever|contador[9]                                                                                                  ; Escrever:Escrever|state.enviar_dado ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 2.214      ; 2.985      ;
; 0.316  ; Escrever:Escrever|state.enviar_dado ; Escrever:Escrever|contador[11]                                                                                                 ; Escrever:Escrever|state.enviar_dado ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 2.214      ; 2.985      ;
; 0.316  ; Escrever:Escrever|state.enviar_dado ; Escrever:Escrever|contador[8]                                                                                                  ; Escrever:Escrever|state.enviar_dado ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 2.214      ; 2.985      ;
; 0.316  ; Escrever:Escrever|state.enviar_dado ; Escrever:Escrever|contador[7]                                                                                                  ; Escrever:Escrever|state.enviar_dado ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 2.214      ; 2.985      ;
; 0.316  ; Escrever:Escrever|state.enviar_dado ; Escrever:Escrever|contador[5]                                                                                                  ; Escrever:Escrever|state.enviar_dado ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 2.214      ; 2.985      ;
; 0.316  ; Escrever:Escrever|state.enviar_dado ; Escrever:Escrever|contador[4]                                                                                                  ; Escrever:Escrever|state.enviar_dado ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 2.214      ; 2.985      ;
; 0.316  ; Escrever:Escrever|state.enviar_dado ; Escrever:Escrever|contador[6]                                                                                                  ; Escrever:Escrever|state.enviar_dado ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 2.214      ; 2.985      ;
; 0.316  ; Escrever:Escrever|state.enviar_dado ; Escrever:Escrever|contador[3]                                                                                                  ; Escrever:Escrever|state.enviar_dado ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 2.214      ; 2.985      ;
; 0.316  ; Escrever:Escrever|state.enviar_dado ; Escrever:Escrever|contador[2]                                                                                                  ; Escrever:Escrever|state.enviar_dado ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 2.214      ; 2.985      ;
; 0.316  ; Escrever:Escrever|state.enviar_dado ; Escrever:Escrever|contador[0]                                                                                                  ; Escrever:Escrever|state.enviar_dado ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 2.214      ; 2.985      ;
; 0.316  ; Escrever:Escrever|state.enviar_dado ; Escrever:Escrever|contador[1]                                                                                                  ; Escrever:Escrever|state.enviar_dado ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 2.214      ; 2.985      ;
; 0.325  ; Escrever:Escrever|state.enviar_dado ; Escrever:Escrever|state.termina                                                                                                ; Escrever:Escrever|state.enviar_dado ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 2.214      ; 2.994      ;
; 0.364  ; Escrever:Escrever|state.enviar_dado ; Escrever:Escrever|state.enviar_dado                                                                                            ; Escrever:Escrever|state.enviar_dado ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 2.214      ; 3.033      ;
; 0.401  ; hvsync_generator:hvsync|CounterY[0] ; hvsync_generator:hvsync|CounterY[0]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.073      ; 0.669      ;
; 0.402  ; Escrever:Escrever|state.termina     ; Escrever:Escrever|state.termina                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.072      ; 0.669      ;
; 0.469  ; contador_end[11]                    ; contador_end[11]                                                                                                               ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.072      ; 0.736      ;
; 0.530  ; Escrever:Escrever|state.enviar_dado ; Escrever:Escrever|contador[10]                                                                                                 ; Escrever:Escrever|state.enviar_dado ; divisor_clock:divisor_clock|clk_out ; -0.500       ; 2.214      ; 2.699      ;
; 0.530  ; Escrever:Escrever|state.enviar_dado ; Escrever:Escrever|contador[9]                                                                                                  ; Escrever:Escrever|state.enviar_dado ; divisor_clock:divisor_clock|clk_out ; -0.500       ; 2.214      ; 2.699      ;
; 0.530  ; Escrever:Escrever|state.enviar_dado ; Escrever:Escrever|contador[11]                                                                                                 ; Escrever:Escrever|state.enviar_dado ; divisor_clock:divisor_clock|clk_out ; -0.500       ; 2.214      ; 2.699      ;
; 0.530  ; Escrever:Escrever|state.enviar_dado ; Escrever:Escrever|contador[8]                                                                                                  ; Escrever:Escrever|state.enviar_dado ; divisor_clock:divisor_clock|clk_out ; -0.500       ; 2.214      ; 2.699      ;
; 0.530  ; Escrever:Escrever|state.enviar_dado ; Escrever:Escrever|contador[7]                                                                                                  ; Escrever:Escrever|state.enviar_dado ; divisor_clock:divisor_clock|clk_out ; -0.500       ; 2.214      ; 2.699      ;
; 0.530  ; Escrever:Escrever|state.enviar_dado ; Escrever:Escrever|contador[5]                                                                                                  ; Escrever:Escrever|state.enviar_dado ; divisor_clock:divisor_clock|clk_out ; -0.500       ; 2.214      ; 2.699      ;
; 0.530  ; Escrever:Escrever|state.enviar_dado ; Escrever:Escrever|contador[4]                                                                                                  ; Escrever:Escrever|state.enviar_dado ; divisor_clock:divisor_clock|clk_out ; -0.500       ; 2.214      ; 2.699      ;
; 0.530  ; Escrever:Escrever|state.enviar_dado ; Escrever:Escrever|contador[6]                                                                                                  ; Escrever:Escrever|state.enviar_dado ; divisor_clock:divisor_clock|clk_out ; -0.500       ; 2.214      ; 2.699      ;
; 0.530  ; Escrever:Escrever|state.enviar_dado ; Escrever:Escrever|contador[3]                                                                                                  ; Escrever:Escrever|state.enviar_dado ; divisor_clock:divisor_clock|clk_out ; -0.500       ; 2.214      ; 2.699      ;
; 0.530  ; Escrever:Escrever|state.enviar_dado ; Escrever:Escrever|contador[2]                                                                                                  ; Escrever:Escrever|state.enviar_dado ; divisor_clock:divisor_clock|clk_out ; -0.500       ; 2.214      ; 2.699      ;
; 0.530  ; Escrever:Escrever|state.enviar_dado ; Escrever:Escrever|contador[0]                                                                                                  ; Escrever:Escrever|state.enviar_dado ; divisor_clock:divisor_clock|clk_out ; -0.500       ; 2.214      ; 2.699      ;
; 0.530  ; Escrever:Escrever|state.enviar_dado ; Escrever:Escrever|contador[1]                                                                                                  ; Escrever:Escrever|state.enviar_dado ; divisor_clock:divisor_clock|clk_out ; -0.500       ; 2.214      ; 2.699      ;
; 0.589  ; Escrever:Escrever|state.enviar_dado ; Escrever:Escrever|state.enviar_dado                                                                                            ; Escrever:Escrever|state.enviar_dado ; divisor_clock:divisor_clock|clk_out ; -0.500       ; 2.214      ; 2.758      ;
; 0.615  ; Escrever:Escrever|state.enviar_dado ; Escrever:Escrever|state.termina                                                                                                ; Escrever:Escrever|state.enviar_dado ; divisor_clock:divisor_clock|clk_out ; -0.500       ; 2.214      ; 2.784      ;
; 0.643  ; Escrever:Escrever|contador[11]      ; Escrever:Escrever|contador[11]                                                                                                 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.072      ; 0.910      ;
; 0.694  ; hvsync_generator:hvsync|CounterX[1] ; hvsync_generator:hvsync|CounterX[1]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.072      ; 0.961      ;
; 0.695  ; hvsync_generator:hvsync|CounterY[2] ; hvsync_generator:hvsync|CounterY[2]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.073      ; 0.963      ;
; 0.696  ; hvsync_generator:hvsync|CounterX[3] ; hvsync_generator:hvsync|CounterX[3]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.072      ; 0.963      ;
; 0.698  ; hvsync_generator:hvsync|CounterY[5] ; hvsync_generator:hvsync|CounterY[5]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.073      ; 0.966      ;
; 0.699  ; hvsync_generator:hvsync|CounterY[3] ; hvsync_generator:hvsync|CounterY[3]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.073      ; 0.967      ;
; 0.699  ; hvsync_generator:hvsync|CounterX[2] ; hvsync_generator:hvsync|CounterX[2]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.072      ; 0.966      ;
; 0.707  ; contador_end[3]                     ; contador_end[3]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.072      ; 0.974      ;
; 0.708  ; contador_end[2]                     ; contador_end[2]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.072      ; 0.975      ;
; 0.709  ; contador_end[10]                    ; contador_end[10]                                                                                                               ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.072      ; 0.976      ;
; 0.709  ; contador_end[9]                     ; contador_end[9]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.072      ; 0.976      ;
; 0.709  ; contador_end[8]                     ; contador_end[8]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.072      ; 0.976      ;
; 0.709  ; contador_end[1]                     ; contador_end[1]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.072      ; 0.976      ;
; 0.709  ; hvsync_generator:hvsync|CounterY[4] ; hvsync_generator:hvsync|CounterY[4]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.073      ; 0.977      ;
; 0.710  ; contador_end[7]                     ; contador_end[7]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.072      ; 0.977      ;
; 0.710  ; contador_end[5]                     ; contador_end[5]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.072      ; 0.977      ;
; 0.712  ; hvsync_generator:hvsync|CounterX[4] ; hvsync_generator:hvsync|CounterX[4]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.072      ; 0.979      ;
; 0.713  ; Escrever:Escrever|contador[1]       ; Escrever:Escrever|contador[1]                                                                                                  ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.072      ; 0.980      ;
; 0.713  ; contador_end[6]                     ; contador_end[6]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.072      ; 0.980      ;
; 0.713  ; contador_end[4]                     ; contador_end[4]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.072      ; 0.980      ;
; 0.713  ; hvsync_generator:hvsync|CounterY[6] ; hvsync_generator:hvsync|CounterY[6]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.073      ; 0.981      ;
; 0.715  ; hvsync_generator:hvsync|CounterY[8] ; hvsync_generator:hvsync|CounterY[8]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.073      ; 0.983      ;
; 0.716  ; Escrever:Escrever|contador[9]       ; Escrever:Escrever|contador[9]                                                                                                  ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.072      ; 0.983      ;
; 0.716  ; Escrever:Escrever|contador[3]       ; Escrever:Escrever|contador[3]                                                                                                  ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.072      ; 0.983      ;
; 0.716  ; hvsync_generator:hvsync|CounterY[1] ; hvsync_generator:hvsync|CounterY[1]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.073      ; 0.984      ;
; 0.716  ; hvsync_generator:hvsync|CounterX[7] ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.072      ; 0.983      ;
; 0.716  ; hvsync_generator:hvsync|CounterX[6] ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.072      ; 0.983      ;
; 0.717  ; Escrever:Escrever|contador[4]       ; Escrever:Escrever|contador[4]                                                                                                  ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.072      ; 0.984      ;
; 0.718  ; Escrever:Escrever|contador[7]       ; Escrever:Escrever|contador[7]                                                                                                  ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.072      ; 0.985      ;
; 0.718  ; Escrever:Escrever|contador[5]       ; Escrever:Escrever|contador[5]                                                                                                  ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.072      ; 0.985      ;
; 0.718  ; hvsync_generator:hvsync|CounterY[7] ; hvsync_generator:hvsync|CounterY[7]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.073      ; 0.986      ;
; 0.720  ; Escrever:Escrever|contador[8]       ; Escrever:Escrever|contador[8]                                                                                                  ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.072      ; 0.987      ;
; 0.720  ; Escrever:Escrever|contador[6]       ; Escrever:Escrever|contador[6]                                                                                                  ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.072      ; 0.987      ;
; 0.721  ; Escrever:Escrever|contador[10]      ; Escrever:Escrever|contador[10]                                                                                                 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.072      ; 0.988      ;
; 0.721  ; Escrever:Escrever|contador[2]       ; Escrever:Escrever|contador[2]                                                                                                  ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.072      ; 0.988      ;
; 0.729  ; contador_end[0]                     ; contador_end[0]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.072      ; 0.996      ;
; 0.744  ; Escrever:Escrever|contador[0]       ; Escrever:Escrever|contador[0]                                                                                                  ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.072      ; 1.011      ;
; 0.775  ; contador_end[2]                     ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~portb_address_reg0 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.341      ; 1.346      ;
; 0.792  ; contador_end[1]                     ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~portb_address_reg0 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.341      ; 1.363      ;
; 0.792  ; contador_end[4]                     ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~portb_address_reg0 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.341      ; 1.363      ;
; 0.795  ; contador_end[9]                     ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~portb_address_reg0 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.341      ; 1.366      ;
; 0.799  ; contador_end[3]                     ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~portb_address_reg0 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.341      ; 1.370      ;
; 0.815  ; contador_end[5]                     ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~portb_address_reg0 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.341      ; 1.386      ;
; 0.816  ; contador_end[0]                     ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~portb_address_reg0 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.341      ; 1.387      ;
; 0.821  ; contador_end[7]                     ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~portb_address_reg0 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.341      ; 1.392      ;
; 0.821  ; contador_end[11]                    ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~portb_address_reg0 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.341      ; 1.392      ;
; 0.829  ; contador_end[8]                     ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~portb_address_reg0 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.341      ; 1.400      ;
; 0.834  ; hvsync_generator:hvsync|CounterX[8] ; hvsync_generator:hvsync|vga_HS                                                                                                 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.073      ; 1.102      ;
; 0.836  ; hvsync_generator:hvsync|CounterX[8] ; hvsync_generator:hvsync|inDisplayArea                                                                                          ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.073      ; 1.104      ;
; 0.840  ; contador_end[10]                    ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~portb_address_reg0 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.341      ; 1.411      ;
; 0.867  ; hvsync_generator:hvsync|CounterY[0] ; hvsync_generator:hvsync|CounterY[1]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.073      ; 1.135      ;
; 0.868  ; hvsync_generator:hvsync|CounterX[9] ; hvsync_generator:hvsync|inDisplayArea                                                                                          ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.073      ; 1.136      ;
; 0.870  ; contador_end[6]                     ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~portb_address_reg0 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.341      ; 1.441      ;
; 0.924  ; hvsync_generator:hvsync|CounterY[4] ; hvsync_generator:hvsync|vga_VS                                                                                                 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.073      ; 1.192      ;
; 0.948  ; hvsync_generator:hvsync|CounterX[7] ; hvsync_generator:hvsync|inDisplayArea                                                                                          ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.073      ; 1.216      ;
; 0.955  ; hvsync_generator:hvsync|CounterX[7] ; hvsync_generator:hvsync|vga_HS                                                                                                 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.073      ; 1.223      ;
; 1.009  ; hvsync_generator:hvsync|CounterY[7] ; hvsync_generator:hvsync|vga_VS                                                                                                 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.073      ; 1.277      ;
; 1.012  ; hvsync_generator:hvsync|CounterY[1] ; hvsync_generator:hvsync|CounterY[2]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.073      ; 1.280      ;
; 1.016  ; hvsync_generator:hvsync|CounterX[0] ; hvsync_generator:hvsync|CounterX[1]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.072      ; 1.283      ;
; 1.016  ; hvsync_generator:hvsync|CounterX[1] ; hvsync_generator:hvsync|CounterX[2]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.072      ; 1.283      ;
; 1.017  ; hvsync_generator:hvsync|CounterY[5] ; hvsync_generator:hvsync|CounterY[6]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.073      ; 1.285      ;
; 1.018  ; hvsync_generator:hvsync|CounterX[2] ; hvsync_generator:hvsync|CounterX[3]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.072      ; 1.285      ;
+--------+-------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk'                                                                                                                                               ;
+-------+-------------------------------------+-------------------------------------+-------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                           ; To Node                             ; Launch Clock                        ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------+-------------------------------------+-------------------------------------+-------------+--------------+------------+------------+
; 0.014 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; clk         ; 0.000        ; 1.787      ; 2.266      ;
; 0.553 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; clk         ; -0.500       ; 1.787      ; 2.305      ;
+-------+-------------------------------------+-------------------------------------+-------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'Escrever:Escrever|state.enviar_dado'                                                                                                                              ;
+-------+--------------------------------+---------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack ; From Node                      ; To Node                         ; Launch Clock                        ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------+---------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; 0.088 ; Escrever:Escrever|contador[7]  ; Escrever:Escrever|wraddress[7]  ; divisor_clock:divisor_clock|clk_out ; Escrever:Escrever|state.enviar_dado ; -0.500       ; 1.444      ; 1.052      ;
; 0.093 ; Escrever:Escrever|contador[5]  ; Escrever:Escrever|wraddress[5]  ; divisor_clock:divisor_clock|clk_out ; Escrever:Escrever|state.enviar_dado ; -0.500       ; 1.449      ; 1.062      ;
; 0.094 ; Escrever:Escrever|contador[2]  ; Escrever:Escrever|wraddress[2]  ; divisor_clock:divisor_clock|clk_out ; Escrever:Escrever|state.enviar_dado ; -0.500       ; 1.446      ; 1.060      ;
; 0.111 ; Escrever:Escrever|contador[10] ; Escrever:Escrever|wraddress[10] ; divisor_clock:divisor_clock|clk_out ; Escrever:Escrever|state.enviar_dado ; -0.500       ; 1.450      ; 1.081      ;
; 0.113 ; Escrever:Escrever|contador[8]  ; Escrever:Escrever|wraddress[8]  ; divisor_clock:divisor_clock|clk_out ; Escrever:Escrever|state.enviar_dado ; -0.500       ; 1.444      ; 1.077      ;
; 0.116 ; Escrever:Escrever|contador[3]  ; Escrever:Escrever|wraddress[3]  ; divisor_clock:divisor_clock|clk_out ; Escrever:Escrever|state.enviar_dado ; -0.500       ; 1.449      ; 1.085      ;
; 0.119 ; Escrever:Escrever|contador[4]  ; Escrever:Escrever|wraddress[4]  ; divisor_clock:divisor_clock|clk_out ; Escrever:Escrever|state.enviar_dado ; -0.500       ; 1.447      ; 1.086      ;
; 0.212 ; Escrever:Escrever|contador[0]  ; Escrever:Escrever|wraddress[0]  ; divisor_clock:divisor_clock|clk_out ; Escrever:Escrever|state.enviar_dado ; -0.500       ; 1.253      ; 0.985      ;
; 0.234 ; Escrever:Escrever|contador[6]  ; Escrever:Escrever|wraddress[6]  ; divisor_clock:divisor_clock|clk_out ; Escrever:Escrever|state.enviar_dado ; -0.500       ; 1.257      ; 1.011      ;
; 0.243 ; Escrever:Escrever|contador[11] ; Escrever:Escrever|wraddress[11] ; divisor_clock:divisor_clock|clk_out ; Escrever:Escrever|state.enviar_dado ; -0.500       ; 1.257      ; 1.020      ;
; 0.278 ; Escrever:Escrever|contador[9]  ; Escrever:Escrever|wraddress[9]  ; divisor_clock:divisor_clock|clk_out ; Escrever:Escrever|state.enviar_dado ; -0.500       ; 1.255      ; 1.053      ;
; 0.282 ; Escrever:Escrever|contador[1]  ; Escrever:Escrever|wraddress[1]  ; divisor_clock:divisor_clock|clk_out ; Escrever:Escrever|state.enviar_dado ; -0.500       ; 1.254      ; 1.056      ;
+-------+--------------------------------+---------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'Escrever:Escrever|state.idle'                                                                                                                      ;
+-------+---------------------------------+------------------------+-------------------------------------+------------------------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node                ; Launch Clock                        ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+------------------------+-------------------------------------+------------------------------+--------------+------------+------------+
; 2.574 ; Escrever:Escrever|state.termina ; Escrever:Escrever|wren ; divisor_clock:divisor_clock|clk_out ; Escrever:Escrever|state.idle ; -0.500       ; -1.442     ; 0.642      ;
+-------+---------------------------------+------------------------+-------------------------------------+------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'divisor_clock:divisor_clock|clk_out'                                                                                                                                                               ;
+--------+--------------+----------------+------------------+-------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                               ; Clock Edge ; Target                                                                                                                         ;
+--------+--------------+----------------+------------------+-------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------+
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|q_b[0]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~portb_address_reg0 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; Escrever:Escrever|contador[0]                                                                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; Escrever:Escrever|contador[10]                                                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; Escrever:Escrever|contador[11]                                                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; Escrever:Escrever|contador[1]                                                                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; Escrever:Escrever|contador[2]                                                                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; Escrever:Escrever|contador[3]                                                                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; Escrever:Escrever|contador[4]                                                                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; Escrever:Escrever|contador[5]                                                                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; Escrever:Escrever|contador[6]                                                                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; Escrever:Escrever|contador[7]                                                                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; Escrever:Escrever|contador[8]                                                                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; Escrever:Escrever|contador[9]                                                                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; Escrever:Escrever|state.enviar_dado                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; Escrever:Escrever|state.idle                                                                                                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; Escrever:Escrever|state.termina                                                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[0]                                                                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[10]                                                                                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[11]                                                                                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[1]                                                                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[2]                                                                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[3]                                                                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[4]                                                                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[5]                                                                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[6]                                                                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[7]                                                                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[8]                                                                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[9]                                                                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[0]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[1]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[2]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[3]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[4]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[5]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[6]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[7]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[8]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[9]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[0]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[1]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[2]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[3]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[4]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[5]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[6]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[7]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[8]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|inDisplayArea                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|vga_HS                                                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|vga_VS                                                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; pixel[0]~reg0                                                                                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; pixel[1]~reg0                                                                                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; pixel[2]~reg0                                                                                                                  ;
; 0.178  ; 0.408        ; 0.230          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 0.178  ; 0.408        ; 0.230          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~porta_we_reg       ;
; 0.180  ; 0.410        ; 0.230          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 0.196  ; 0.426        ; 0.230          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|q_b[0]                          ;
; 0.196  ; 0.426        ; 0.230          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~portb_address_reg0 ;
; 0.265  ; 0.481        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[0]                                                                                            ;
; 0.265  ; 0.481        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[1]                                                                                            ;
; 0.265  ; 0.481        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[2]                                                                                            ;
; 0.265  ; 0.481        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[3]                                                                                            ;
; 0.265  ; 0.481        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[4]                                                                                            ;
; 0.265  ; 0.481        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[5]                                                                                            ;
; 0.265  ; 0.481        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[6]                                                                                            ;
; 0.265  ; 0.481        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[7]                                                                                            ;
; 0.265  ; 0.481        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[8]                                                                                            ;
; 0.265  ; 0.481        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|inDisplayArea                                                                                          ;
; 0.265  ; 0.481        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|vga_HS                                                                                                 ;
; 0.266  ; 0.482        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; Escrever:Escrever|contador[0]                                                                                                  ;
; 0.266  ; 0.482        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; Escrever:Escrever|contador[10]                                                                                                 ;
; 0.266  ; 0.482        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; Escrever:Escrever|contador[11]                                                                                                 ;
; 0.266  ; 0.482        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; Escrever:Escrever|contador[1]                                                                                                  ;
; 0.266  ; 0.482        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; Escrever:Escrever|contador[2]                                                                                                  ;
; 0.266  ; 0.482        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; Escrever:Escrever|contador[3]                                                                                                  ;
; 0.266  ; 0.482        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; Escrever:Escrever|contador[4]                                                                                                  ;
; 0.266  ; 0.482        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; Escrever:Escrever|contador[5]                                                                                                  ;
; 0.266  ; 0.482        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; Escrever:Escrever|contador[6]                                                                                                  ;
; 0.266  ; 0.482        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; Escrever:Escrever|contador[7]                                                                                                  ;
; 0.266  ; 0.482        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; Escrever:Escrever|contador[8]                                                                                                  ;
; 0.266  ; 0.482        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; Escrever:Escrever|contador[9]                                                                                                  ;
; 0.266  ; 0.482        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[0]                                                                                                                ;
; 0.266  ; 0.482        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[10]                                                                                                               ;
; 0.266  ; 0.482        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[11]                                                                                                               ;
; 0.266  ; 0.482        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[1]                                                                                                                ;
; 0.266  ; 0.482        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[2]                                                                                                                ;
; 0.266  ; 0.482        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[3]                                                                                                                ;
; 0.266  ; 0.482        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[4]                                                                                                                ;
; 0.266  ; 0.482        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[5]                                                                                                                ;
; 0.266  ; 0.482        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[6]                                                                                                                ;
; 0.266  ; 0.482        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[7]                                                                                                                ;
; 0.266  ; 0.482        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[8]                                                                                                                ;
; 0.266  ; 0.482        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[9]                                                                                                                ;
; 0.266  ; 0.482        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[0]                                                                                            ;
; 0.266  ; 0.482        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[1]                                                                                            ;
; 0.266  ; 0.482        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[2]                                                                                            ;
+--------+--------------+----------------+------------------+-------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clk'                                                                      ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                              ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; clk   ; Rise       ; clk                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk   ; Rise       ; divisor_clock:divisor_clock|clk_out ;
; 0.248  ; 0.432        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; divisor_clock:divisor_clock|clk_out ;
; 0.352  ; 0.568        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; divisor_clock:divisor_clock|clk_out ;
; 0.378  ; 0.378        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; divisor_clock|clk_out|clk           ;
; 0.475  ; 0.475        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|o                         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|i                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|i                         ;
; 0.525  ; 0.525        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|o                         ;
; 0.619  ; 0.619        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; divisor_clock|clk_out|clk           ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'Escrever:Escrever|state.enviar_dado'                                                                           ;
+-------+--------------+----------------+------------------+-------------------------------------+------------+---------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                               ; Clock Edge ; Target                                      ;
+-------+--------------+----------------+------------------+-------------------------------------+------------+---------------------------------------------+
; 0.367 ; 0.367        ; 0.000          ; Low Pulse Width  ; Escrever:Escrever|state.enviar_dado ; Fall       ; Escrever:Escrever|wraddress[0]              ;
; 0.367 ; 0.367        ; 0.000          ; Low Pulse Width  ; Escrever:Escrever|state.enviar_dado ; Fall       ; Escrever:Escrever|wraddress[11]             ;
; 0.367 ; 0.367        ; 0.000          ; Low Pulse Width  ; Escrever:Escrever|state.enviar_dado ; Fall       ; Escrever:Escrever|wraddress[1]              ;
; 0.367 ; 0.367        ; 0.000          ; Low Pulse Width  ; Escrever:Escrever|state.enviar_dado ; Fall       ; Escrever:Escrever|wraddress[6]              ;
; 0.367 ; 0.367        ; 0.000          ; Low Pulse Width  ; Escrever:Escrever|state.enviar_dado ; Fall       ; Escrever:Escrever|wraddress[9]              ;
; 0.401 ; 0.401        ; 0.000          ; Low Pulse Width  ; Escrever:Escrever|state.enviar_dado ; Fall       ; Escrever:Escrever|wraddress[2]              ;
; 0.401 ; 0.401        ; 0.000          ; Low Pulse Width  ; Escrever:Escrever|state.enviar_dado ; Fall       ; Escrever:Escrever|wraddress[3]              ;
; 0.401 ; 0.401        ; 0.000          ; Low Pulse Width  ; Escrever:Escrever|state.enviar_dado ; Fall       ; Escrever:Escrever|wraddress[4]              ;
; 0.401 ; 0.401        ; 0.000          ; Low Pulse Width  ; Escrever:Escrever|state.enviar_dado ; Fall       ; Escrever:Escrever|wraddress[5]              ;
; 0.401 ; 0.401        ; 0.000          ; Low Pulse Width  ; Escrever:Escrever|state.enviar_dado ; Fall       ; Escrever:Escrever|wraddress[7]              ;
; 0.401 ; 0.401        ; 0.000          ; Low Pulse Width  ; Escrever:Escrever|state.enviar_dado ; Fall       ; Escrever:Escrever|wraddress[8]              ;
; 0.402 ; 0.402        ; 0.000          ; Low Pulse Width  ; Escrever:Escrever|state.enviar_dado ; Fall       ; Escrever:Escrever|wraddress[10]             ;
; 0.413 ; 0.413        ; 0.000          ; High Pulse Width ; Escrever:Escrever|state.enviar_dado ; Rise       ; Escrever|wraddress[0]|datad                 ;
; 0.413 ; 0.413        ; 0.000          ; High Pulse Width ; Escrever:Escrever|state.enviar_dado ; Rise       ; Escrever|wraddress[11]|datad                ;
; 0.413 ; 0.413        ; 0.000          ; High Pulse Width ; Escrever:Escrever|state.enviar_dado ; Rise       ; Escrever|wraddress[1]|datad                 ;
; 0.413 ; 0.413        ; 0.000          ; High Pulse Width ; Escrever:Escrever|state.enviar_dado ; Rise       ; Escrever|wraddress[6]|datad                 ;
; 0.413 ; 0.413        ; 0.000          ; High Pulse Width ; Escrever:Escrever|state.enviar_dado ; Rise       ; Escrever|wraddress[9]|datad                 ;
; 0.423 ; 0.423        ; 0.000          ; High Pulse Width ; Escrever:Escrever|state.enviar_dado ; Rise       ; Escrever|wraddress[2]|datac                 ;
; 0.423 ; 0.423        ; 0.000          ; High Pulse Width ; Escrever:Escrever|state.enviar_dado ; Rise       ; Escrever|wraddress[3]|datac                 ;
; 0.423 ; 0.423        ; 0.000          ; High Pulse Width ; Escrever:Escrever|state.enviar_dado ; Rise       ; Escrever|wraddress[4]|datac                 ;
; 0.423 ; 0.423        ; 0.000          ; High Pulse Width ; Escrever:Escrever|state.enviar_dado ; Rise       ; Escrever|wraddress[5]|datac                 ;
; 0.423 ; 0.423        ; 0.000          ; High Pulse Width ; Escrever:Escrever|state.enviar_dado ; Rise       ; Escrever|wraddress[7]|datac                 ;
; 0.423 ; 0.423        ; 0.000          ; High Pulse Width ; Escrever:Escrever|state.enviar_dado ; Rise       ; Escrever|wraddress[8]|datac                 ;
; 0.424 ; 0.424        ; 0.000          ; High Pulse Width ; Escrever:Escrever|state.enviar_dado ; Rise       ; Escrever|wraddress[10]|datac                ;
; 0.427 ; 0.427        ; 0.000          ; High Pulse Width ; Escrever:Escrever|state.enviar_dado ; Rise       ; Escrever|state.enviar_dado~clkctrl|inclk[0] ;
; 0.427 ; 0.427        ; 0.000          ; High Pulse Width ; Escrever:Escrever|state.enviar_dado ; Rise       ; Escrever|state.enviar_dado~clkctrl|outclk   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Escrever:Escrever|state.enviar_dado ; Rise       ; Escrever|state.enviar_dado|q                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Escrever:Escrever|state.enviar_dado ; Rise       ; Escrever|state.enviar_dado|q                ;
; 0.570 ; 0.570        ; 0.000          ; Low Pulse Width  ; Escrever:Escrever|state.enviar_dado ; Rise       ; Escrever|state.enviar_dado~clkctrl|inclk[0] ;
; 0.570 ; 0.570        ; 0.000          ; Low Pulse Width  ; Escrever:Escrever|state.enviar_dado ; Rise       ; Escrever|state.enviar_dado~clkctrl|outclk   ;
; 0.573 ; 0.573        ; 0.000          ; Low Pulse Width  ; Escrever:Escrever|state.enviar_dado ; Rise       ; Escrever|wraddress[10]|datac                ;
; 0.573 ; 0.573        ; 0.000          ; Low Pulse Width  ; Escrever:Escrever|state.enviar_dado ; Rise       ; Escrever|wraddress[2]|datac                 ;
; 0.573 ; 0.573        ; 0.000          ; Low Pulse Width  ; Escrever:Escrever|state.enviar_dado ; Rise       ; Escrever|wraddress[3]|datac                 ;
; 0.573 ; 0.573        ; 0.000          ; Low Pulse Width  ; Escrever:Escrever|state.enviar_dado ; Rise       ; Escrever|wraddress[5]|datac                 ;
; 0.574 ; 0.574        ; 0.000          ; Low Pulse Width  ; Escrever:Escrever|state.enviar_dado ; Rise       ; Escrever|wraddress[4]|datac                 ;
; 0.574 ; 0.574        ; 0.000          ; Low Pulse Width  ; Escrever:Escrever|state.enviar_dado ; Rise       ; Escrever|wraddress[7]|datac                 ;
; 0.574 ; 0.574        ; 0.000          ; Low Pulse Width  ; Escrever:Escrever|state.enviar_dado ; Rise       ; Escrever|wraddress[8]|datac                 ;
; 0.583 ; 0.583        ; 0.000          ; Low Pulse Width  ; Escrever:Escrever|state.enviar_dado ; Rise       ; Escrever|wraddress[0]|datad                 ;
; 0.584 ; 0.584        ; 0.000          ; Low Pulse Width  ; Escrever:Escrever|state.enviar_dado ; Rise       ; Escrever|wraddress[11]|datad                ;
; 0.584 ; 0.584        ; 0.000          ; Low Pulse Width  ; Escrever:Escrever|state.enviar_dado ; Rise       ; Escrever|wraddress[1]|datad                 ;
; 0.584 ; 0.584        ; 0.000          ; Low Pulse Width  ; Escrever:Escrever|state.enviar_dado ; Rise       ; Escrever|wraddress[6]|datad                 ;
; 0.584 ; 0.584        ; 0.000          ; Low Pulse Width  ; Escrever:Escrever|state.enviar_dado ; Rise       ; Escrever|wraddress[9]|datad                 ;
; 0.593 ; 0.593        ; 0.000          ; High Pulse Width ; Escrever:Escrever|state.enviar_dado ; Fall       ; Escrever:Escrever|wraddress[10]             ;
; 0.593 ; 0.593        ; 0.000          ; High Pulse Width ; Escrever:Escrever|state.enviar_dado ; Fall       ; Escrever:Escrever|wraddress[2]              ;
; 0.593 ; 0.593        ; 0.000          ; High Pulse Width ; Escrever:Escrever|state.enviar_dado ; Fall       ; Escrever:Escrever|wraddress[3]              ;
; 0.593 ; 0.593        ; 0.000          ; High Pulse Width ; Escrever:Escrever|state.enviar_dado ; Fall       ; Escrever:Escrever|wraddress[5]              ;
; 0.594 ; 0.594        ; 0.000          ; High Pulse Width ; Escrever:Escrever|state.enviar_dado ; Fall       ; Escrever:Escrever|wraddress[4]              ;
; 0.594 ; 0.594        ; 0.000          ; High Pulse Width ; Escrever:Escrever|state.enviar_dado ; Fall       ; Escrever:Escrever|wraddress[7]              ;
; 0.594 ; 0.594        ; 0.000          ; High Pulse Width ; Escrever:Escrever|state.enviar_dado ; Fall       ; Escrever:Escrever|wraddress[8]              ;
; 0.628 ; 0.628        ; 0.000          ; High Pulse Width ; Escrever:Escrever|state.enviar_dado ; Fall       ; Escrever:Escrever|wraddress[0]              ;
; 0.629 ; 0.629        ; 0.000          ; High Pulse Width ; Escrever:Escrever|state.enviar_dado ; Fall       ; Escrever:Escrever|wraddress[11]             ;
; 0.629 ; 0.629        ; 0.000          ; High Pulse Width ; Escrever:Escrever|state.enviar_dado ; Fall       ; Escrever:Escrever|wraddress[1]              ;
; 0.629 ; 0.629        ; 0.000          ; High Pulse Width ; Escrever:Escrever|state.enviar_dado ; Fall       ; Escrever:Escrever|wraddress[6]              ;
; 0.629 ; 0.629        ; 0.000          ; High Pulse Width ; Escrever:Escrever|state.enviar_dado ; Fall       ; Escrever:Escrever|wraddress[9]              ;
+-------+--------------+----------------+------------------+-------------------------------------+------------+---------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'Escrever:Escrever|state.idle'                                                      ;
+-------+--------------+----------------+------------------+------------------------------+------------+------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                        ; Clock Edge ; Target                 ;
+-------+--------------+----------------+------------------+------------------------------+------------+------------------------+
; 0.437 ; 0.437        ; 0.000          ; Low Pulse Width  ; Escrever:Escrever|state.idle ; Rise       ; Escrever|wren|datac    ;
; 0.459 ; 0.459        ; 0.000          ; High Pulse Width ; Escrever:Escrever|state.idle ; Fall       ; Escrever:Escrever|wren ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Escrever:Escrever|state.idle ; Rise       ; Escrever|state.idle|q  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Escrever:Escrever|state.idle ; Rise       ; Escrever|state.idle|q  ;
; 0.540 ; 0.540        ; 0.000          ; Low Pulse Width  ; Escrever:Escrever|state.idle ; Fall       ; Escrever:Escrever|wren ;
; 0.560 ; 0.560        ; 0.000          ; High Pulse Width ; Escrever:Escrever|state.idle ; Rise       ; Escrever|wren|datac    ;
+-------+--------------+----------------+------------------+------------------------------+------------+------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                        ;
+-----------+-------------------------------------+-------+-------+------------+-------------------------------------+
; Data Port ; Clock Port                          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                     ;
+-----------+-------------------------------------+-------+-------+------------+-------------------------------------+
; start     ; divisor_clock:divisor_clock|clk_out ; 3.226 ; 3.439 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
+-----------+-------------------------------------+-------+-------+------------+-------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                           ;
+-----------+-------------------------------------+--------+--------+------------+-------------------------------------+
; Data Port ; Clock Port                          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                     ;
+-----------+-------------------------------------+--------+--------+------------+-------------------------------------+
; start     ; divisor_clock:divisor_clock|clk_out ; -2.428 ; -2.469 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
+-----------+-------------------------------------+--------+--------+------------+-------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                              ;
+-----------+-------------------------------------+-------+-------+------------+-------------------------------------+
; Data Port ; Clock Port                          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                     ;
+-----------+-------------------------------------+-------+-------+------------+-------------------------------------+
; hsync_out ; divisor_clock:divisor_clock|clk_out ; 6.136 ; 6.327 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
; pixel[*]  ; divisor_clock:divisor_clock|clk_out ; 6.675 ; 6.441 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
;  pixel[0] ; divisor_clock:divisor_clock|clk_out ; 6.675 ; 6.441 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
;  pixel[1] ; divisor_clock:divisor_clock|clk_out ; 6.607 ; 6.401 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
;  pixel[2] ; divisor_clock:divisor_clock|clk_out ; 6.637 ; 6.374 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
; vsync_out ; divisor_clock:divisor_clock|clk_out ; 6.429 ; 6.672 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
+-----------+-------------------------------------+-------+-------+------------+-------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                      ;
+-----------+-------------------------------------+-------+-------+------------+-------------------------------------+
; Data Port ; Clock Port                          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                     ;
+-----------+-------------------------------------+-------+-------+------------+-------------------------------------+
; hsync_out ; divisor_clock:divisor_clock|clk_out ; 5.877 ; 6.062 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
; pixel[*]  ; divisor_clock:divisor_clock|clk_out ; 6.328 ; 6.107 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
;  pixel[0] ; divisor_clock:divisor_clock|clk_out ; 6.397 ; 6.170 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
;  pixel[1] ; divisor_clock:divisor_clock|clk_out ; 6.328 ; 6.129 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
;  pixel[2] ; divisor_clock:divisor_clock|clk_out ; 6.360 ; 6.107 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
; vsync_out ; divisor_clock:divisor_clock|clk_out ; 6.159 ; 6.394 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
+-----------+-------------------------------------+-------+-------+------------+-------------------------------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                           ;
+-------------------------------------+--------+---------------+
; Clock                               ; Slack  ; End Point TNS ;
+-------------------------------------+--------+---------------+
; Escrever:Escrever|state.idle        ; -1.120 ; -1.120        ;
; divisor_clock:divisor_clock|clk_out ; -0.654 ; -12.815       ;
; Escrever:Escrever|state.enviar_dado ; 0.221  ; 0.000         ;
; clk                                 ; 0.314  ; 0.000         ;
+-------------------------------------+--------+---------------+


+--------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                            ;
+-------------------------------------+--------+---------------+
; Clock                               ; Slack  ; End Point TNS ;
+-------------------------------------+--------+---------------+
; divisor_clock:divisor_clock|clk_out ; -0.256 ; -0.919        ;
; clk                                 ; -0.090 ; -0.090        ;
; Escrever:Escrever|state.enviar_dado ; 0.058  ; 0.000         ;
; Escrever:Escrever|state.idle        ; 1.502  ; 0.000         ;
+-------------------------------------+--------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary             ;
+-------------------------------------+--------+---------------+
; Clock                               ; Slack  ; End Point TNS ;
+-------------------------------------+--------+---------------+
; clk                                 ; -3.000 ; -4.042        ;
; divisor_clock:divisor_clock|clk_out ; -1.000 ; -57.000       ;
; Escrever:Escrever|state.enviar_dado ; 0.304  ; 0.000         ;
; Escrever:Escrever|state.idle        ; 0.456  ; 0.000         ;
+-------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'Escrever:Escrever|state.idle'                                                                                                                      ;
+--------+---------------------------------+------------------------+-------------------------------------+------------------------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                ; Launch Clock                        ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+------------------------+-------------------------------------+------------------------------+--------------+------------+------------+
; -1.120 ; Escrever:Escrever|state.termina ; Escrever:Escrever|wren ; divisor_clock:divisor_clock|clk_out ; Escrever:Escrever|state.idle ; 0.500        ; -0.796     ; 0.331      ;
+--------+---------------------------------+------------------------+-------------------------------------+------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'divisor_clock:divisor_clock|clk_out'                                                                                                                                                                                                                                                                                                                             ;
+--------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                      ; To Node                                                                                                                        ; Launch Clock                        ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; -0.654 ; Escrever:Escrever|wraddress[4]                                                                                                 ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~porta_address_reg0 ; Escrever:Escrever|state.enviar_dado ; divisor_clock:divisor_clock|clk_out ; 0.500        ; -0.710     ; 0.453      ;
; -0.634 ; Escrever:Escrever|wraddress[7]                                                                                                 ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~porta_address_reg0 ; Escrever:Escrever|state.enviar_dado ; divisor_clock:divisor_clock|clk_out ; 0.500        ; -0.704     ; 0.439      ;
; -0.633 ; Escrever:Escrever|wraddress[5]                                                                                                 ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~porta_address_reg0 ; Escrever:Escrever|state.enviar_dado ; divisor_clock:divisor_clock|clk_out ; 0.500        ; -0.712     ; 0.430      ;
; -0.632 ; Escrever:Escrever|wraddress[3]                                                                                                 ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~porta_address_reg0 ; Escrever:Escrever|state.enviar_dado ; divisor_clock:divisor_clock|clk_out ; 0.500        ; -0.712     ; 0.429      ;
; -0.627 ; Escrever:Escrever|wraddress[8]                                                                                                 ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~porta_address_reg0 ; Escrever:Escrever|state.enviar_dado ; divisor_clock:divisor_clock|clk_out ; 0.500        ; -0.704     ; 0.432      ;
; -0.619 ; Escrever:Escrever|wraddress[2]                                                                                                 ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~porta_address_reg0 ; Escrever:Escrever|state.enviar_dado ; divisor_clock:divisor_clock|clk_out ; 0.500        ; -0.705     ; 0.423      ;
; -0.615 ; Escrever:Escrever|wraddress[10]                                                                                                ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~porta_address_reg0 ; Escrever:Escrever|state.enviar_dado ; divisor_clock:divisor_clock|clk_out ; 0.500        ; -0.712     ; 0.412      ;
; -0.542 ; Escrever:Escrever|wraddress[11]                                                                                                ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~porta_address_reg0 ; Escrever:Escrever|state.enviar_dado ; divisor_clock:divisor_clock|clk_out ; 0.500        ; -0.621     ; 0.430      ;
; -0.538 ; Escrever:Escrever|wraddress[1]                                                                                                 ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~porta_address_reg0 ; Escrever:Escrever|state.enviar_dado ; divisor_clock:divisor_clock|clk_out ; 0.500        ; -0.618     ; 0.429      ;
; -0.529 ; Escrever:Escrever|wraddress[0]                                                                                                 ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~porta_address_reg0 ; Escrever:Escrever|state.enviar_dado ; divisor_clock:divisor_clock|clk_out ; 0.500        ; -0.616     ; 0.422      ;
; -0.526 ; Escrever:Escrever|wraddress[6]                                                                                                 ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~porta_address_reg0 ; Escrever:Escrever|state.enviar_dado ; divisor_clock:divisor_clock|clk_out ; 0.500        ; -0.621     ; 0.414      ;
; -0.523 ; Escrever:Escrever|wraddress[9]                                                                                                 ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~porta_address_reg0 ; Escrever:Escrever|state.enviar_dado ; divisor_clock:divisor_clock|clk_out ; 0.500        ; -0.619     ; 0.413      ;
; -0.486 ; Escrever:Escrever|contador[9]                                                                                                  ; Escrever:Escrever|state.enviar_dado                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.035     ; 1.438      ;
; -0.486 ; Escrever:Escrever|contador[10]                                                                                                 ; Escrever:Escrever|state.enviar_dado                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.035     ; 1.438      ;
; -0.411 ; Escrever:Escrever|contador[11]                                                                                                 ; Escrever:Escrever|state.enviar_dado                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.035     ; 1.363      ;
; -0.393 ; Escrever:Escrever|contador[4]                                                                                                  ; Escrever:Escrever|state.enviar_dado                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.035     ; 1.345      ;
; -0.391 ; Escrever:Escrever|contador[7]                                                                                                  ; Escrever:Escrever|state.enviar_dado                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.035     ; 1.343      ;
; -0.358 ; Escrever:Escrever|contador[8]                                                                                                  ; Escrever:Escrever|state.enviar_dado                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.035     ; 1.310      ;
; -0.341 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; hvsync_generator:hvsync|CounterY[8]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.037     ; 1.291      ;
; -0.341 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; hvsync_generator:hvsync|CounterY[7]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.037     ; 1.291      ;
; -0.341 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; hvsync_generator:hvsync|CounterY[6]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.037     ; 1.291      ;
; -0.341 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; hvsync_generator:hvsync|CounterY[5]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.037     ; 1.291      ;
; -0.341 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; hvsync_generator:hvsync|CounterY[4]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.037     ; 1.291      ;
; -0.341 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; hvsync_generator:hvsync|CounterY[3]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.037     ; 1.291      ;
; -0.341 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; hvsync_generator:hvsync|CounterY[2]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.037     ; 1.291      ;
; -0.341 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; hvsync_generator:hvsync|CounterY[1]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.037     ; 1.291      ;
; -0.337 ; hvsync_generator:hvsync|CounterX[1]                                                                                            ; hvsync_generator:hvsync|CounterX[8]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.037     ; 1.287      ;
; -0.322 ; Escrever:Escrever|contador[5]                                                                                                  ; Escrever:Escrever|state.enviar_dado                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.035     ; 1.274      ;
; -0.321 ; hvsync_generator:hvsync|CounterX[5]                                                                                            ; hvsync_generator:hvsync|CounterY[8]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.037     ; 1.271      ;
; -0.321 ; hvsync_generator:hvsync|CounterX[5]                                                                                            ; hvsync_generator:hvsync|CounterY[7]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.037     ; 1.271      ;
; -0.321 ; hvsync_generator:hvsync|CounterX[5]                                                                                            ; hvsync_generator:hvsync|CounterY[6]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.037     ; 1.271      ;
; -0.321 ; hvsync_generator:hvsync|CounterX[5]                                                                                            ; hvsync_generator:hvsync|CounterY[5]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.037     ; 1.271      ;
; -0.321 ; hvsync_generator:hvsync|CounterX[5]                                                                                            ; hvsync_generator:hvsync|CounterY[4]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.037     ; 1.271      ;
; -0.321 ; hvsync_generator:hvsync|CounterX[5]                                                                                            ; hvsync_generator:hvsync|CounterY[3]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.037     ; 1.271      ;
; -0.321 ; hvsync_generator:hvsync|CounterX[5]                                                                                            ; hvsync_generator:hvsync|CounterY[2]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.037     ; 1.271      ;
; -0.321 ; hvsync_generator:hvsync|CounterX[5]                                                                                            ; hvsync_generator:hvsync|CounterY[1]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.037     ; 1.271      ;
; -0.318 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; pixel[0]~reg0                                                                                                                  ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.039     ; 1.266      ;
; -0.314 ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~portb_address_reg0 ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|q_b[0]                          ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.021     ; 1.248      ;
; -0.313 ; Escrever:Escrever|contador[3]                                                                                                  ; Escrever:Escrever|state.enviar_dado                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.035     ; 1.265      ;
; -0.313 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; pixel[0]~reg0                                                                                                                  ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.039     ; 1.261      ;
; -0.313 ; Escrever:Escrever|contador[2]                                                                                                  ; Escrever:Escrever|state.enviar_dado                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.035     ; 1.265      ;
; -0.297 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; hvsync_generator:hvsync|CounterY[8]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.037     ; 1.247      ;
; -0.297 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; hvsync_generator:hvsync|CounterY[7]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.037     ; 1.247      ;
; -0.297 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; hvsync_generator:hvsync|CounterY[6]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.037     ; 1.247      ;
; -0.297 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; hvsync_generator:hvsync|CounterY[5]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.037     ; 1.247      ;
; -0.297 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; hvsync_generator:hvsync|CounterY[4]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.037     ; 1.247      ;
; -0.297 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; hvsync_generator:hvsync|CounterY[3]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.037     ; 1.247      ;
; -0.297 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; hvsync_generator:hvsync|CounterY[2]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.037     ; 1.247      ;
; -0.297 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; hvsync_generator:hvsync|CounterY[1]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.037     ; 1.247      ;
; -0.292 ; hvsync_generator:hvsync|CounterX[0]                                                                                            ; hvsync_generator:hvsync|CounterX[8]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.037     ; 1.242      ;
; -0.290 ; Escrever:Escrever|contador[9]                                                                                                  ; Escrever:Escrever|contador[10]                                                                                                 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.241      ;
; -0.290 ; Escrever:Escrever|contador[9]                                                                                                  ; Escrever:Escrever|contador[9]                                                                                                  ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.241      ;
; -0.290 ; Escrever:Escrever|contador[9]                                                                                                  ; Escrever:Escrever|contador[11]                                                                                                 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.241      ;
; -0.290 ; Escrever:Escrever|contador[9]                                                                                                  ; Escrever:Escrever|contador[8]                                                                                                  ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.241      ;
; -0.290 ; Escrever:Escrever|contador[9]                                                                                                  ; Escrever:Escrever|contador[7]                                                                                                  ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.241      ;
; -0.290 ; Escrever:Escrever|contador[9]                                                                                                  ; Escrever:Escrever|contador[5]                                                                                                  ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.241      ;
; -0.290 ; Escrever:Escrever|contador[9]                                                                                                  ; Escrever:Escrever|contador[4]                                                                                                  ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.241      ;
; -0.290 ; Escrever:Escrever|contador[9]                                                                                                  ; Escrever:Escrever|contador[6]                                                                                                  ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.241      ;
; -0.290 ; Escrever:Escrever|contador[9]                                                                                                  ; Escrever:Escrever|contador[3]                                                                                                  ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.241      ;
; -0.290 ; Escrever:Escrever|contador[9]                                                                                                  ; Escrever:Escrever|contador[2]                                                                                                  ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.241      ;
; -0.290 ; Escrever:Escrever|contador[9]                                                                                                  ; Escrever:Escrever|contador[0]                                                                                                  ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.241      ;
; -0.290 ; Escrever:Escrever|contador[9]                                                                                                  ; Escrever:Escrever|contador[1]                                                                                                  ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.241      ;
; -0.290 ; Escrever:Escrever|contador[10]                                                                                                 ; Escrever:Escrever|contador[10]                                                                                                 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.241      ;
; -0.290 ; Escrever:Escrever|contador[10]                                                                                                 ; Escrever:Escrever|contador[9]                                                                                                  ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.241      ;
; -0.290 ; Escrever:Escrever|contador[10]                                                                                                 ; Escrever:Escrever|contador[11]                                                                                                 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.241      ;
; -0.290 ; Escrever:Escrever|contador[10]                                                                                                 ; Escrever:Escrever|contador[8]                                                                                                  ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.241      ;
; -0.290 ; Escrever:Escrever|contador[10]                                                                                                 ; Escrever:Escrever|contador[7]                                                                                                  ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.241      ;
; -0.290 ; Escrever:Escrever|contador[10]                                                                                                 ; Escrever:Escrever|contador[5]                                                                                                  ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.241      ;
; -0.290 ; Escrever:Escrever|contador[10]                                                                                                 ; Escrever:Escrever|contador[4]                                                                                                  ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.241      ;
; -0.290 ; Escrever:Escrever|contador[10]                                                                                                 ; Escrever:Escrever|contador[6]                                                                                                  ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.241      ;
; -0.290 ; Escrever:Escrever|contador[10]                                                                                                 ; Escrever:Escrever|contador[3]                                                                                                  ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.241      ;
; -0.290 ; Escrever:Escrever|contador[10]                                                                                                 ; Escrever:Escrever|contador[2]                                                                                                  ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.241      ;
; -0.290 ; Escrever:Escrever|contador[10]                                                                                                 ; Escrever:Escrever|contador[0]                                                                                                  ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.241      ;
; -0.290 ; Escrever:Escrever|contador[10]                                                                                                 ; Escrever:Escrever|contador[1]                                                                                                  ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.241      ;
; -0.273 ; hvsync_generator:hvsync|CounterX[3]                                                                                            ; hvsync_generator:hvsync|CounterX[8]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.037     ; 1.223      ;
; -0.264 ; Escrever:Escrever|contador[6]                                                                                                  ; Escrever:Escrever|state.enviar_dado                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.035     ; 1.216      ;
; -0.261 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; hvsync_generator:hvsync|CounterX[9]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.037     ; 1.211      ;
; -0.258 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; hvsync_generator:hvsync|CounterX[0]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.037     ; 1.208      ;
; -0.258 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; hvsync_generator:hvsync|CounterX[5]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.037     ; 1.208      ;
; -0.257 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; hvsync_generator:hvsync|CounterX[8]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.037     ; 1.207      ;
; -0.255 ; hvsync_generator:hvsync|CounterX[1]                                                                                            ; hvsync_generator:hvsync|CounterX[9]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.037     ; 1.205      ;
; -0.254 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; contador_end[11]                                                                                                               ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.038     ; 1.203      ;
; -0.254 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; contador_end[10]                                                                                                               ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.038     ; 1.203      ;
; -0.254 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; contador_end[9]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.038     ; 1.203      ;
; -0.254 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; contador_end[8]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.038     ; 1.203      ;
; -0.254 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; contador_end[7]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.038     ; 1.203      ;
; -0.254 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; contador_end[6]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.038     ; 1.203      ;
; -0.254 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; contador_end[5]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.038     ; 1.203      ;
; -0.254 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; contador_end[4]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.038     ; 1.203      ;
; -0.254 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; contador_end[3]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.038     ; 1.203      ;
; -0.254 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; contador_end[2]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.038     ; 1.203      ;
; -0.254 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; contador_end[1]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.038     ; 1.203      ;
; -0.254 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; contador_end[0]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.038     ; 1.203      ;
; -0.251 ; hvsync_generator:hvsync|CounterX[5]                                                                                            ; hvsync_generator:hvsync|CounterX[9]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.037     ; 1.201      ;
; -0.251 ; hvsync_generator:hvsync|CounterY[7]                                                                                            ; pixel[0]~reg0                                                                                                                  ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.039     ; 1.199      ;
; -0.249 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; contador_end[11]                                                                                                               ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.038     ; 1.198      ;
; -0.249 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; contador_end[10]                                                                                                               ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.038     ; 1.198      ;
; -0.249 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; contador_end[9]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.038     ; 1.198      ;
; -0.249 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; contador_end[8]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.038     ; 1.198      ;
; -0.249 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; contador_end[7]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.038     ; 1.198      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'Escrever:Escrever|state.enviar_dado'                                                                                                                             ;
+-------+--------------------------------+---------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack ; From Node                      ; To Node                         ; Launch Clock                        ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------+---------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; 0.221 ; Escrever:Escrever|contador[11] ; Escrever:Escrever|wraddress[11] ; divisor_clock:divisor_clock|clk_out ; Escrever:Escrever|state.enviar_dado ; 0.500        ; 0.668      ; 0.506      ;
; 0.227 ; Escrever:Escrever|contador[6]  ; Escrever:Escrever|wraddress[6]  ; divisor_clock:divisor_clock|clk_out ; Escrever:Escrever|state.enviar_dado ; 0.500        ; 0.668      ; 0.499      ;
; 0.240 ; Escrever:Escrever|contador[0]  ; Escrever:Escrever|wraddress[0]  ; divisor_clock:divisor_clock|clk_out ; Escrever:Escrever|state.enviar_dado ; 0.500        ; 0.664      ; 0.482      ;
; 0.272 ; Escrever:Escrever|contador[1]  ; Escrever:Escrever|wraddress[1]  ; divisor_clock:divisor_clock|clk_out ; Escrever:Escrever|state.enviar_dado ; 0.500        ; 0.665      ; 0.547      ;
; 0.273 ; Escrever:Escrever|contador[9]  ; Escrever:Escrever|wraddress[9]  ; divisor_clock:divisor_clock|clk_out ; Escrever:Escrever|state.enviar_dado ; 0.500        ; 0.666      ; 0.545      ;
; 0.332 ; Escrever:Escrever|contador[8]  ; Escrever:Escrever|wraddress[8]  ; divisor_clock:divisor_clock|clk_out ; Escrever:Escrever|state.enviar_dado ; 0.500        ; 0.748      ; 0.576      ;
; 0.333 ; Escrever:Escrever|contador[4]  ; Escrever:Escrever|wraddress[4]  ; divisor_clock:divisor_clock|clk_out ; Escrever:Escrever|state.enviar_dado ; 0.500        ; 0.753      ; 0.580      ;
; 0.335 ; Escrever:Escrever|contador[3]  ; Escrever:Escrever|wraddress[3]  ; divisor_clock:divisor_clock|clk_out ; Escrever:Escrever|state.enviar_dado ; 0.500        ; 0.755      ; 0.580      ;
; 0.338 ; Escrever:Escrever|contador[10] ; Escrever:Escrever|wraddress[10] ; divisor_clock:divisor_clock|clk_out ; Escrever:Escrever|state.enviar_dado ; 0.500        ; 0.756      ; 0.579      ;
; 0.342 ; Escrever:Escrever|contador[2]  ; Escrever:Escrever|wraddress[2]  ; divisor_clock:divisor_clock|clk_out ; Escrever:Escrever|state.enviar_dado ; 0.500        ; 0.749      ; 0.567      ;
; 0.346 ; Escrever:Escrever|contador[7]  ; Escrever:Escrever|wraddress[7]  ; divisor_clock:divisor_clock|clk_out ; Escrever:Escrever|state.enviar_dado ; 0.500        ; 0.748      ; 0.562      ;
; 0.349 ; Escrever:Escrever|contador[5]  ; Escrever:Escrever|wraddress[5]  ; divisor_clock:divisor_clock|clk_out ; Escrever:Escrever|state.enviar_dado ; 0.500        ; 0.755      ; 0.566      ;
+-------+--------------------------------+---------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk'                                                                                                                                              ;
+-------+-------------------------------------+-------------------------------------+-------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                           ; To Node                             ; Launch Clock                        ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------+-------------------------------------+-------------------------------------+-------------+--------------+------------+------------+
; 0.314 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; clk         ; 0.500        ; 0.815      ; 1.083      ;
; 0.844 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; clk         ; 1.000        ; 0.815      ; 1.053      ;
+-------+-------------------------------------+-------------------------------------+-------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'divisor_clock:divisor_clock|clk_out'                                                                                                                                                                                                                                   ;
+--------+-------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack  ; From Node                           ; To Node                                                                                                                        ; Launch Clock                        ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; -0.256 ; Escrever:Escrever|state.idle        ; Escrever:Escrever|state.idle                                                                                                   ; Escrever:Escrever|state.idle        ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 1.096      ; 1.039      ;
; -0.195 ; Escrever:Escrever|state.idle        ; Escrever:Escrever|state.enviar_dado                                                                                            ; Escrever:Escrever|state.idle        ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 1.096      ; 1.100      ;
; -0.040 ; Escrever:Escrever|state.enviar_dado ; Escrever:Escrever|state.enviar_dado                                                                                            ; Escrever:Escrever|state.enviar_dado ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 1.096      ; 1.265      ;
; -0.039 ; Escrever:Escrever|state.enviar_dado ; Escrever:Escrever|contador[10]                                                                                                 ; Escrever:Escrever|state.enviar_dado ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 1.095      ; 1.265      ;
; -0.039 ; Escrever:Escrever|state.enviar_dado ; Escrever:Escrever|contador[9]                                                                                                  ; Escrever:Escrever|state.enviar_dado ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 1.095      ; 1.265      ;
; -0.039 ; Escrever:Escrever|state.enviar_dado ; Escrever:Escrever|contador[11]                                                                                                 ; Escrever:Escrever|state.enviar_dado ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 1.095      ; 1.265      ;
; -0.039 ; Escrever:Escrever|state.enviar_dado ; Escrever:Escrever|contador[8]                                                                                                  ; Escrever:Escrever|state.enviar_dado ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 1.095      ; 1.265      ;
; -0.039 ; Escrever:Escrever|state.enviar_dado ; Escrever:Escrever|contador[7]                                                                                                  ; Escrever:Escrever|state.enviar_dado ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 1.095      ; 1.265      ;
; -0.039 ; Escrever:Escrever|state.enviar_dado ; Escrever:Escrever|contador[5]                                                                                                  ; Escrever:Escrever|state.enviar_dado ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 1.095      ; 1.265      ;
; -0.039 ; Escrever:Escrever|state.enviar_dado ; Escrever:Escrever|contador[4]                                                                                                  ; Escrever:Escrever|state.enviar_dado ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 1.095      ; 1.265      ;
; -0.039 ; Escrever:Escrever|state.enviar_dado ; Escrever:Escrever|contador[6]                                                                                                  ; Escrever:Escrever|state.enviar_dado ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 1.095      ; 1.265      ;
; -0.039 ; Escrever:Escrever|state.enviar_dado ; Escrever:Escrever|contador[3]                                                                                                  ; Escrever:Escrever|state.enviar_dado ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 1.095      ; 1.265      ;
; -0.039 ; Escrever:Escrever|state.enviar_dado ; Escrever:Escrever|contador[2]                                                                                                  ; Escrever:Escrever|state.enviar_dado ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 1.095      ; 1.265      ;
; -0.039 ; Escrever:Escrever|state.enviar_dado ; Escrever:Escrever|contador[0]                                                                                                  ; Escrever:Escrever|state.enviar_dado ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 1.095      ; 1.265      ;
; -0.039 ; Escrever:Escrever|state.enviar_dado ; Escrever:Escrever|contador[1]                                                                                                  ; Escrever:Escrever|state.enviar_dado ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 1.095      ; 1.265      ;
; 0.016  ; Escrever:Escrever|state.enviar_dado ; Escrever:Escrever|state.termina                                                                                                ; Escrever:Escrever|state.enviar_dado ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 1.096      ; 1.321      ;
; 0.186  ; hvsync_generator:hvsync|CounterY[0] ; hvsync_generator:hvsync|CounterY[0]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.037      ; 0.307      ;
; 0.187  ; Escrever:Escrever|state.termina     ; Escrever:Escrever|state.termina                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.036      ; 0.307      ;
; 0.203  ; contador_end[11]                    ; contador_end[11]                                                                                                               ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.037      ; 0.324      ;
; 0.274  ; Escrever:Escrever|contador[11]      ; Escrever:Escrever|contador[11]                                                                                                 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.036      ; 0.394      ;
; 0.275  ; Escrever:Escrever|wren              ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~porta_we_reg       ; Escrever:Escrever|state.idle        ; divisor_clock:divisor_clock|clk_out ; -0.500       ; 0.977      ; 0.866      ;
; 0.277  ; Escrever:Escrever|wren              ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~porta_datain_reg0  ; Escrever:Escrever|state.idle        ; divisor_clock:divisor_clock|clk_out ; -0.500       ; 0.979      ; 0.870      ;
; 0.277  ; Escrever:Escrever|wren              ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~porta_address_reg0 ; Escrever:Escrever|state.idle        ; divisor_clock:divisor_clock|clk_out ; -0.500       ; 0.977      ; 0.868      ;
; 0.298  ; hvsync_generator:hvsync|CounterY[2] ; hvsync_generator:hvsync|CounterY[2]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.037      ; 0.419      ;
; 0.298  ; hvsync_generator:hvsync|CounterX[3] ; hvsync_generator:hvsync|CounterX[3]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.037      ; 0.419      ;
; 0.298  ; hvsync_generator:hvsync|CounterX[1] ; hvsync_generator:hvsync|CounterX[1]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.037      ; 0.419      ;
; 0.299  ; hvsync_generator:hvsync|CounterY[3] ; hvsync_generator:hvsync|CounterY[3]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.037      ; 0.420      ;
; 0.299  ; hvsync_generator:hvsync|CounterX[2] ; hvsync_generator:hvsync|CounterX[2]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.037      ; 0.420      ;
; 0.300  ; hvsync_generator:hvsync|CounterY[5] ; hvsync_generator:hvsync|CounterY[5]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.037      ; 0.421      ;
; 0.304  ; contador_end[3]                     ; contador_end[3]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.037      ; 0.425      ;
; 0.304  ; hvsync_generator:hvsync|CounterY[1] ; hvsync_generator:hvsync|CounterY[1]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.037      ; 0.425      ;
; 0.305  ; contador_end[10]                    ; contador_end[10]                                                                                                               ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.037      ; 0.426      ;
; 0.305  ; contador_end[8]                     ; contador_end[8]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.037      ; 0.426      ;
; 0.305  ; contador_end[5]                     ; contador_end[5]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.037      ; 0.426      ;
; 0.305  ; contador_end[2]                     ; contador_end[2]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.037      ; 0.426      ;
; 0.305  ; contador_end[1]                     ; contador_end[1]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.037      ; 0.426      ;
; 0.306  ; contador_end[9]                     ; contador_end[9]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.037      ; 0.427      ;
; 0.306  ; contador_end[7]                     ; contador_end[7]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.037      ; 0.427      ;
; 0.306  ; contador_end[6]                     ; contador_end[6]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.037      ; 0.427      ;
; 0.306  ; contador_end[4]                     ; contador_end[4]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.037      ; 0.427      ;
; 0.306  ; hvsync_generator:hvsync|CounterY[4] ; hvsync_generator:hvsync|CounterY[4]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.037      ; 0.427      ;
; 0.306  ; hvsync_generator:hvsync|CounterX[4] ; hvsync_generator:hvsync|CounterX[4]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.037      ; 0.427      ;
; 0.308  ; hvsync_generator:hvsync|CounterY[8] ; hvsync_generator:hvsync|CounterY[8]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.037      ; 0.429      ;
; 0.309  ; Escrever:Escrever|contador[1]       ; Escrever:Escrever|contador[1]                                                                                                  ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.036      ; 0.429      ;
; 0.309  ; hvsync_generator:hvsync|CounterY[6] ; hvsync_generator:hvsync|CounterY[6]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.037      ; 0.430      ;
; 0.309  ; hvsync_generator:hvsync|CounterX[7] ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.037      ; 0.430      ;
; 0.310  ; Escrever:Escrever|contador[3]       ; Escrever:Escrever|contador[3]                                                                                                  ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.036      ; 0.430      ;
; 0.310  ; hvsync_generator:hvsync|CounterY[7] ; hvsync_generator:hvsync|CounterY[7]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.037      ; 0.431      ;
; 0.310  ; hvsync_generator:hvsync|CounterX[6] ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.037      ; 0.431      ;
; 0.311  ; Escrever:Escrever|contador[9]       ; Escrever:Escrever|contador[9]                                                                                                  ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.036      ; 0.431      ;
; 0.311  ; Escrever:Escrever|contador[7]       ; Escrever:Escrever|contador[7]                                                                                                  ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.036      ; 0.431      ;
; 0.311  ; Escrever:Escrever|contador[5]       ; Escrever:Escrever|contador[5]                                                                                                  ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.036      ; 0.431      ;
; 0.311  ; Escrever:Escrever|contador[4]       ; Escrever:Escrever|contador[4]                                                                                                  ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.036      ; 0.431      ;
; 0.311  ; Escrever:Escrever|contador[6]       ; Escrever:Escrever|contador[6]                                                                                                  ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.036      ; 0.431      ;
; 0.312  ; Escrever:Escrever|contador[10]      ; Escrever:Escrever|contador[10]                                                                                                 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.036      ; 0.432      ;
; 0.312  ; Escrever:Escrever|contador[8]       ; Escrever:Escrever|contador[8]                                                                                                  ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.036      ; 0.432      ;
; 0.312  ; Escrever:Escrever|contador[2]       ; Escrever:Escrever|contador[2]                                                                                                  ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.036      ; 0.432      ;
; 0.314  ; contador_end[0]                     ; contador_end[0]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.037      ; 0.435      ;
; 0.323  ; Escrever:Escrever|contador[0]       ; Escrever:Escrever|contador[0]                                                                                                  ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.036      ; 0.443      ;
; 0.335  ; contador_end[2]                     ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~portb_address_reg0 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.174      ; 0.613      ;
; 0.341  ; contador_end[1]                     ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~portb_address_reg0 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.174      ; 0.619      ;
; 0.343  ; Escrever:Escrever|state.idle        ; Escrever:Escrever|state.idle                                                                                                   ; Escrever:Escrever|state.idle        ; divisor_clock:divisor_clock|clk_out ; -0.500       ; 1.096      ; 1.138      ;
; 0.349  ; contador_end[3]                     ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~portb_address_reg0 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.174      ; 0.627      ;
; 0.354  ; hvsync_generator:hvsync|CounterX[8] ; hvsync_generator:hvsync|vga_HS                                                                                                 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.037      ; 0.475      ;
; 0.356  ; contador_end[4]                     ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~portb_address_reg0 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.174      ; 0.634      ;
; 0.356  ; hvsync_generator:hvsync|CounterX[8] ; hvsync_generator:hvsync|inDisplayArea                                                                                          ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.037      ; 0.477      ;
; 0.357  ; contador_end[9]                     ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~portb_address_reg0 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.174      ; 0.635      ;
; 0.364  ; Escrever:Escrever|state.idle        ; Escrever:Escrever|state.enviar_dado                                                                                            ; Escrever:Escrever|state.idle        ; divisor_clock:divisor_clock|clk_out ; -0.500       ; 1.096      ; 1.159      ;
; 0.366  ; contador_end[0]                     ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~portb_address_reg0 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.174      ; 0.644      ;
; 0.369  ; contador_end[5]                     ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~portb_address_reg0 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.174      ; 0.647      ;
; 0.369  ; contador_end[7]                     ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~portb_address_reg0 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.174      ; 0.647      ;
; 0.369  ; contador_end[11]                    ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~portb_address_reg0 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.174      ; 0.647      ;
; 0.372  ; contador_end[8]                     ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~portb_address_reg0 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.174      ; 0.650      ;
; 0.373  ; contador_end[10]                    ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~portb_address_reg0 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.174      ; 0.651      ;
; 0.380  ; hvsync_generator:hvsync|CounterY[0] ; hvsync_generator:hvsync|CounterY[1]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.037      ; 0.501      ;
; 0.380  ; hvsync_generator:hvsync|CounterX[9] ; hvsync_generator:hvsync|inDisplayArea                                                                                          ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.037      ; 0.501      ;
; 0.389  ; contador_end[6]                     ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~portb_address_reg0 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.174      ; 0.667      ;
; 0.400  ; hvsync_generator:hvsync|CounterY[4] ; hvsync_generator:hvsync|vga_VS                                                                                                 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.038      ; 0.522      ;
; 0.404  ; hvsync_generator:hvsync|CounterX[7] ; hvsync_generator:hvsync|vga_HS                                                                                                 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.037      ; 0.525      ;
; 0.414  ; hvsync_generator:hvsync|CounterX[7] ; hvsync_generator:hvsync|inDisplayArea                                                                                          ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.037      ; 0.535      ;
; 0.437  ; hvsync_generator:hvsync|CounterY[7] ; hvsync_generator:hvsync|vga_VS                                                                                                 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.038      ; 0.559      ;
; 0.447  ; hvsync_generator:hvsync|CounterY[2] ; hvsync_generator:hvsync|CounterY[3]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.037      ; 0.568      ;
; 0.447  ; hvsync_generator:hvsync|CounterX[1] ; hvsync_generator:hvsync|CounterX[2]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.037      ; 0.568      ;
; 0.447  ; hvsync_generator:hvsync|CounterX[3] ; hvsync_generator:hvsync|CounterX[4]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.037      ; 0.568      ;
; 0.453  ; contador_end[3]                     ; contador_end[4]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.037      ; 0.574      ;
; 0.454  ; contador_end[1]                     ; contador_end[2]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.037      ; 0.575      ;
; 0.454  ; contador_end[5]                     ; contador_end[6]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.037      ; 0.575      ;
; 0.454  ; hvsync_generator:hvsync|CounterX[5] ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.037      ; 0.575      ;
; 0.455  ; hvsync_generator:hvsync|CounterY[4] ; hvsync_generator:hvsync|CounterY[5]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.037      ; 0.576      ;
; 0.455  ; contador_end[9]                     ; contador_end[10]                                                                                                               ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.037      ; 0.576      ;
; 0.455  ; contador_end[7]                     ; contador_end[8]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.037      ; 0.576      ;
; 0.456  ; hvsync_generator:hvsync|CounterY[1] ; hvsync_generator:hvsync|CounterY[2]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.037      ; 0.577      ;
; 0.457  ; hvsync_generator:hvsync|CounterX[2] ; hvsync_generator:hvsync|CounterX[3]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.037      ; 0.578      ;
; 0.457  ; hvsync_generator:hvsync|CounterX[0] ; hvsync_generator:hvsync|CounterX[1]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.037      ; 0.578      ;
; 0.457  ; hvsync_generator:hvsync|CounterY[3] ; hvsync_generator:hvsync|CounterY[4]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.037      ; 0.578      ;
; 0.458  ; hvsync_generator:hvsync|CounterX[9] ; hvsync_generator:hvsync|CounterX[9]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.037      ; 0.579      ;
; 0.458  ; hvsync_generator:hvsync|CounterX[5] ; hvsync_generator:hvsync|CounterX[5]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.037      ; 0.579      ;
; 0.458  ; hvsync_generator:hvsync|CounterY[5] ; hvsync_generator:hvsync|CounterY[6]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.037      ; 0.579      ;
; 0.458  ; hvsync_generator:hvsync|CounterY[6] ; hvsync_generator:hvsync|CounterY[7]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.037      ; 0.579      ;
; 0.458  ; Escrever:Escrever|contador[1]       ; Escrever:Escrever|contador[2]                                                                                                  ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.036      ; 0.578      ;
+--------+-------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk'                                                                                                                                                ;
+--------+-------------------------------------+-------------------------------------+-------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                           ; To Node                             ; Launch Clock                        ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------+-------------------------------------+-------------------------------------+-------------+--------------+------------+------------+
; -0.090 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; clk         ; 0.000        ; 0.845      ; 0.974      ;
; 0.438  ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; clk         ; -0.500       ; 0.845      ; 1.002      ;
+--------+-------------------------------------+-------------------------------------+-------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'Escrever:Escrever|state.enviar_dado'                                                                                                                              ;
+-------+--------------------------------+---------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack ; From Node                      ; To Node                         ; Launch Clock                        ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------+---------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; 0.058 ; Escrever:Escrever|contador[5]  ; Escrever:Escrever|wraddress[5]  ; divisor_clock:divisor_clock|clk_out ; Escrever:Escrever|state.enviar_dado ; -0.500       ; 0.885      ; 0.463      ;
; 0.063 ; Escrever:Escrever|contador[2]  ; Escrever:Escrever|wraddress[2]  ; divisor_clock:divisor_clock|clk_out ; Escrever:Escrever|state.enviar_dado ; -0.500       ; 0.878      ; 0.461      ;
; 0.064 ; Escrever:Escrever|contador[7]  ; Escrever:Escrever|wraddress[7]  ; divisor_clock:divisor_clock|clk_out ; Escrever:Escrever|state.enviar_dado ; -0.500       ; 0.877      ; 0.461      ;
; 0.072 ; Escrever:Escrever|contador[3]  ; Escrever:Escrever|wraddress[3]  ; divisor_clock:divisor_clock|clk_out ; Escrever:Escrever|state.enviar_dado ; -0.500       ; 0.885      ; 0.477      ;
; 0.073 ; Escrever:Escrever|contador[10] ; Escrever:Escrever|wraddress[10] ; divisor_clock:divisor_clock|clk_out ; Escrever:Escrever|state.enviar_dado ; -0.500       ; 0.885      ; 0.478      ;
; 0.074 ; Escrever:Escrever|contador[4]  ; Escrever:Escrever|wraddress[4]  ; divisor_clock:divisor_clock|clk_out ; Escrever:Escrever|state.enviar_dado ; -0.500       ; 0.883      ; 0.477      ;
; 0.079 ; Escrever:Escrever|contador[8]  ; Escrever:Escrever|wraddress[8]  ; divisor_clock:divisor_clock|clk_out ; Escrever:Escrever|state.enviar_dado ; -0.500       ; 0.877      ; 0.476      ;
; 0.110 ; Escrever:Escrever|contador[0]  ; Escrever:Escrever|wraddress[0]  ; divisor_clock:divisor_clock|clk_out ; Escrever:Escrever|state.enviar_dado ; -0.500       ; 0.789      ; 0.419      ;
; 0.118 ; Escrever:Escrever|contador[6]  ; Escrever:Escrever|wraddress[6]  ; divisor_clock:divisor_clock|clk_out ; Escrever:Escrever|state.enviar_dado ; -0.500       ; 0.794      ; 0.432      ;
; 0.122 ; Escrever:Escrever|contador[11] ; Escrever:Escrever|wraddress[11] ; divisor_clock:divisor_clock|clk_out ; Escrever:Escrever|state.enviar_dado ; -0.500       ; 0.794      ; 0.436      ;
; 0.149 ; Escrever:Escrever|contador[9]  ; Escrever:Escrever|wraddress[9]  ; divisor_clock:divisor_clock|clk_out ; Escrever:Escrever|state.enviar_dado ; -0.500       ; 0.792      ; 0.461      ;
; 0.153 ; Escrever:Escrever|contador[1]  ; Escrever:Escrever|wraddress[1]  ; divisor_clock:divisor_clock|clk_out ; Escrever:Escrever|state.enviar_dado ; -0.500       ; 0.791      ; 0.464      ;
+-------+--------------------------------+---------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'Escrever:Escrever|state.idle'                                                                                                                      ;
+-------+---------------------------------+------------------------+-------------------------------------+------------------------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node                ; Launch Clock                        ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+------------------------+-------------------------------------+------------------------------+--------------+------------+------------+
; 1.502 ; Escrever:Escrever|state.termina ; Escrever:Escrever|wren ; divisor_clock:divisor_clock|clk_out ; Escrever:Escrever|state.idle ; -0.500       ; -0.730     ; 0.282      ;
+-------+---------------------------------+------------------------+-------------------------------------+------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clk'                                                                      ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                              ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; clk   ; Rise       ; clk                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; divisor_clock:divisor_clock|clk_out ;
; -0.042 ; 0.142        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; divisor_clock:divisor_clock|clk_out ;
; 0.120  ; 0.120        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|o                         ;
; 0.138  ; 0.138        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; divisor_clock|clk_out|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|i                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|i                         ;
; 0.640  ; 0.856        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; divisor_clock:divisor_clock|clk_out ;
; 0.862  ; 0.862        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; divisor_clock|clk_out|clk           ;
; 0.880  ; 0.880        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|o                         ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'divisor_clock:divisor_clock|clk_out'                                                                                                                                                              ;
+--------+--------------+----------------+-----------------+-------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock                               ; Clock Edge ; Target                                                                                                                         ;
+--------+--------------+----------------+-----------------+-------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; divisor_clock:divisor_clock|clk_out ; Rise       ; Escrever:Escrever|contador[0]                                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; divisor_clock:divisor_clock|clk_out ; Rise       ; Escrever:Escrever|contador[10]                                                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; divisor_clock:divisor_clock|clk_out ; Rise       ; Escrever:Escrever|contador[11]                                                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; divisor_clock:divisor_clock|clk_out ; Rise       ; Escrever:Escrever|contador[1]                                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; divisor_clock:divisor_clock|clk_out ; Rise       ; Escrever:Escrever|contador[2]                                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; divisor_clock:divisor_clock|clk_out ; Rise       ; Escrever:Escrever|contador[3]                                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; divisor_clock:divisor_clock|clk_out ; Rise       ; Escrever:Escrever|contador[4]                                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; divisor_clock:divisor_clock|clk_out ; Rise       ; Escrever:Escrever|contador[5]                                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; divisor_clock:divisor_clock|clk_out ; Rise       ; Escrever:Escrever|contador[6]                                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; divisor_clock:divisor_clock|clk_out ; Rise       ; Escrever:Escrever|contador[7]                                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; divisor_clock:divisor_clock|clk_out ; Rise       ; Escrever:Escrever|contador[8]                                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; divisor_clock:divisor_clock|clk_out ; Rise       ; Escrever:Escrever|contador[9]                                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; divisor_clock:divisor_clock|clk_out ; Rise       ; Escrever:Escrever|state.enviar_dado                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; divisor_clock:divisor_clock|clk_out ; Rise       ; Escrever:Escrever|state.idle                                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; divisor_clock:divisor_clock|clk_out ; Rise       ; Escrever:Escrever|state.termina                                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[0]                                                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[10]                                                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[11]                                                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[1]                                                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[2]                                                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[3]                                                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[4]                                                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[5]                                                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[6]                                                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[7]                                                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[8]                                                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[9]                                                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; divisor_clock:divisor_clock|clk_out ; Rise       ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|q_b[0]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; divisor_clock:divisor_clock|clk_out ; Rise       ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; divisor_clock:divisor_clock|clk_out ; Rise       ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; divisor_clock:divisor_clock|clk_out ; Rise       ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; divisor_clock:divisor_clock|clk_out ; Rise       ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~portb_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[0]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[1]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[2]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[3]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[4]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[5]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[6]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[7]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[8]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[9]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[0]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[1]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[2]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[3]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[4]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[5]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[6]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[7]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[8]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|inDisplayArea                                                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|vga_HS                                                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|vga_VS                                                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; divisor_clock:divisor_clock|clk_out ; Rise       ; pixel[0]~reg0                                                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; divisor_clock:divisor_clock|clk_out ; Rise       ; pixel[1]~reg0                                                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; divisor_clock:divisor_clock|clk_out ; Rise       ; pixel[2]~reg0                                                                                                                  ;
; 0.208  ; 0.438        ; 0.230          ; Low Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 0.208  ; 0.438        ; 0.230          ; Low Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~porta_we_reg       ;
; 0.210  ; 0.440        ; 0.230          ; Low Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|q_b[0]                          ;
; 0.210  ; 0.440        ; 0.230          ; Low Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 0.210  ; 0.440        ; 0.230          ; Low Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~portb_address_reg0 ;
; 0.270  ; 0.454        ; 0.184          ; Low Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; Escrever:Escrever|contador[0]                                                                                                  ;
; 0.270  ; 0.454        ; 0.184          ; Low Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; Escrever:Escrever|contador[10]                                                                                                 ;
; 0.270  ; 0.454        ; 0.184          ; Low Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; Escrever:Escrever|contador[11]                                                                                                 ;
; 0.270  ; 0.454        ; 0.184          ; Low Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; Escrever:Escrever|contador[1]                                                                                                  ;
; 0.270  ; 0.454        ; 0.184          ; Low Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; Escrever:Escrever|contador[2]                                                                                                  ;
; 0.270  ; 0.454        ; 0.184          ; Low Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; Escrever:Escrever|contador[3]                                                                                                  ;
; 0.270  ; 0.454        ; 0.184          ; Low Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; Escrever:Escrever|contador[4]                                                                                                  ;
; 0.270  ; 0.454        ; 0.184          ; Low Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; Escrever:Escrever|contador[5]                                                                                                  ;
; 0.270  ; 0.454        ; 0.184          ; Low Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; Escrever:Escrever|contador[6]                                                                                                  ;
; 0.270  ; 0.454        ; 0.184          ; Low Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; Escrever:Escrever|contador[7]                                                                                                  ;
; 0.270  ; 0.454        ; 0.184          ; Low Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; Escrever:Escrever|contador[8]                                                                                                  ;
; 0.270  ; 0.454        ; 0.184          ; Low Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; Escrever:Escrever|contador[9]                                                                                                  ;
; 0.271  ; 0.455        ; 0.184          ; Low Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; Escrever:Escrever|state.enviar_dado                                                                                            ;
; 0.271  ; 0.455        ; 0.184          ; Low Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; Escrever:Escrever|state.idle                                                                                                   ;
; 0.271  ; 0.455        ; 0.184          ; Low Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; Escrever:Escrever|state.termina                                                                                                ;
; 0.271  ; 0.455        ; 0.184          ; Low Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[0]                                                                                                                ;
; 0.271  ; 0.455        ; 0.184          ; Low Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[10]                                                                                                               ;
; 0.271  ; 0.455        ; 0.184          ; Low Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[11]                                                                                                               ;
; 0.271  ; 0.455        ; 0.184          ; Low Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[1]                                                                                                                ;
; 0.271  ; 0.455        ; 0.184          ; Low Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[2]                                                                                                                ;
; 0.271  ; 0.455        ; 0.184          ; Low Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[3]                                                                                                                ;
; 0.271  ; 0.455        ; 0.184          ; Low Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[4]                                                                                                                ;
; 0.271  ; 0.455        ; 0.184          ; Low Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[5]                                                                                                                ;
; 0.271  ; 0.455        ; 0.184          ; Low Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[6]                                                                                                                ;
; 0.271  ; 0.455        ; 0.184          ; Low Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[7]                                                                                                                ;
; 0.271  ; 0.455        ; 0.184          ; Low Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[8]                                                                                                                ;
; 0.271  ; 0.455        ; 0.184          ; Low Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[9]                                                                                                                ;
; 0.271  ; 0.455        ; 0.184          ; Low Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[0]                                                                                            ;
; 0.271  ; 0.455        ; 0.184          ; Low Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[1]                                                                                            ;
; 0.271  ; 0.455        ; 0.184          ; Low Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[2]                                                                                            ;
; 0.271  ; 0.455        ; 0.184          ; Low Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[3]                                                                                            ;
; 0.271  ; 0.455        ; 0.184          ; Low Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[4]                                                                                            ;
; 0.271  ; 0.455        ; 0.184          ; Low Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[5]                                                                                            ;
; 0.271  ; 0.455        ; 0.184          ; Low Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[6]                                                                                            ;
; 0.271  ; 0.455        ; 0.184          ; Low Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[7]                                                                                            ;
; 0.271  ; 0.455        ; 0.184          ; Low Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[8]                                                                                            ;
; 0.271  ; 0.455        ; 0.184          ; Low Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[9]                                                                                            ;
; 0.271  ; 0.455        ; 0.184          ; Low Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[0]                                                                                            ;
+--------+--------------+----------------+-----------------+-------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'Escrever:Escrever|state.enviar_dado'                                                                           ;
+-------+--------------+----------------+------------------+-------------------------------------+------------+---------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                               ; Clock Edge ; Target                                      ;
+-------+--------------+----------------+------------------+-------------------------------------+------------+---------------------------------------------+
; 0.304 ; 0.304        ; 0.000          ; High Pulse Width ; Escrever:Escrever|state.enviar_dado ; Fall       ; Escrever:Escrever|wraddress[3]              ;
; 0.304 ; 0.304        ; 0.000          ; High Pulse Width ; Escrever:Escrever|state.enviar_dado ; Fall       ; Escrever:Escrever|wraddress[5]              ;
; 0.305 ; 0.305        ; 0.000          ; High Pulse Width ; Escrever:Escrever|state.enviar_dado ; Fall       ; Escrever:Escrever|wraddress[10]             ;
; 0.305 ; 0.305        ; 0.000          ; High Pulse Width ; Escrever:Escrever|state.enviar_dado ; Fall       ; Escrever:Escrever|wraddress[4]              ;
; 0.307 ; 0.307        ; 0.000          ; Low Pulse Width  ; Escrever:Escrever|state.enviar_dado ; Rise       ; Escrever|wraddress[3]|datac                 ;
; 0.307 ; 0.307        ; 0.000          ; Low Pulse Width  ; Escrever:Escrever|state.enviar_dado ; Rise       ; Escrever|wraddress[5]|datac                 ;
; 0.308 ; 0.308        ; 0.000          ; High Pulse Width ; Escrever:Escrever|state.enviar_dado ; Fall       ; Escrever:Escrever|wraddress[2]              ;
; 0.308 ; 0.308        ; 0.000          ; High Pulse Width ; Escrever:Escrever|state.enviar_dado ; Fall       ; Escrever:Escrever|wraddress[7]              ;
; 0.308 ; 0.308        ; 0.000          ; High Pulse Width ; Escrever:Escrever|state.enviar_dado ; Fall       ; Escrever:Escrever|wraddress[8]              ;
; 0.308 ; 0.308        ; 0.000          ; Low Pulse Width  ; Escrever:Escrever|state.enviar_dado ; Rise       ; Escrever|wraddress[10]|datac                ;
; 0.308 ; 0.308        ; 0.000          ; Low Pulse Width  ; Escrever:Escrever|state.enviar_dado ; Rise       ; Escrever|wraddress[4]|datac                 ;
; 0.311 ; 0.311        ; 0.000          ; Low Pulse Width  ; Escrever:Escrever|state.enviar_dado ; Rise       ; Escrever|wraddress[2]|datac                 ;
; 0.311 ; 0.311        ; 0.000          ; Low Pulse Width  ; Escrever:Escrever|state.enviar_dado ; Rise       ; Escrever|wraddress[7]|datac                 ;
; 0.311 ; 0.311        ; 0.000          ; Low Pulse Width  ; Escrever:Escrever|state.enviar_dado ; Rise       ; Escrever|wraddress[8]|datac                 ;
; 0.317 ; 0.317        ; 0.000          ; Low Pulse Width  ; Escrever:Escrever|state.enviar_dado ; Rise       ; Escrever|wraddress[11]|datad                ;
; 0.317 ; 0.317        ; 0.000          ; Low Pulse Width  ; Escrever:Escrever|state.enviar_dado ; Rise       ; Escrever|wraddress[1]|datad                 ;
; 0.317 ; 0.317        ; 0.000          ; Low Pulse Width  ; Escrever:Escrever|state.enviar_dado ; Rise       ; Escrever|wraddress[6]|datad                 ;
; 0.317 ; 0.317        ; 0.000          ; Low Pulse Width  ; Escrever:Escrever|state.enviar_dado ; Rise       ; Escrever|wraddress[9]|datad                 ;
; 0.318 ; 0.318        ; 0.000          ; Low Pulse Width  ; Escrever:Escrever|state.enviar_dado ; Rise       ; Escrever|wraddress[0]|datad                 ;
; 0.322 ; 0.322        ; 0.000          ; High Pulse Width ; Escrever:Escrever|state.enviar_dado ; Fall       ; Escrever:Escrever|wraddress[11]             ;
; 0.322 ; 0.322        ; 0.000          ; High Pulse Width ; Escrever:Escrever|state.enviar_dado ; Fall       ; Escrever:Escrever|wraddress[1]              ;
; 0.322 ; 0.322        ; 0.000          ; High Pulse Width ; Escrever:Escrever|state.enviar_dado ; Fall       ; Escrever:Escrever|wraddress[6]              ;
; 0.322 ; 0.322        ; 0.000          ; High Pulse Width ; Escrever:Escrever|state.enviar_dado ; Fall       ; Escrever:Escrever|wraddress[9]              ;
; 0.323 ; 0.323        ; 0.000          ; High Pulse Width ; Escrever:Escrever|state.enviar_dado ; Fall       ; Escrever:Escrever|wraddress[0]              ;
; 0.366 ; 0.366        ; 0.000          ; Low Pulse Width  ; Escrever:Escrever|state.enviar_dado ; Rise       ; Escrever|state.enviar_dado~clkctrl|inclk[0] ;
; 0.366 ; 0.366        ; 0.000          ; Low Pulse Width  ; Escrever:Escrever|state.enviar_dado ; Rise       ; Escrever|state.enviar_dado~clkctrl|outclk   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Escrever:Escrever|state.enviar_dado ; Rise       ; Escrever|state.enviar_dado|q                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Escrever:Escrever|state.enviar_dado ; Rise       ; Escrever|state.enviar_dado|q                ;
; 0.629 ; 0.629        ; 0.000          ; High Pulse Width ; Escrever:Escrever|state.enviar_dado ; Rise       ; Escrever|state.enviar_dado~clkctrl|inclk[0] ;
; 0.629 ; 0.629        ; 0.000          ; High Pulse Width ; Escrever:Escrever|state.enviar_dado ; Rise       ; Escrever|state.enviar_dado~clkctrl|outclk   ;
; 0.671 ; 0.671        ; 0.000          ; Low Pulse Width  ; Escrever:Escrever|state.enviar_dado ; Fall       ; Escrever:Escrever|wraddress[1]              ;
; 0.672 ; 0.672        ; 0.000          ; Low Pulse Width  ; Escrever:Escrever|state.enviar_dado ; Fall       ; Escrever:Escrever|wraddress[0]              ;
; 0.672 ; 0.672        ; 0.000          ; Low Pulse Width  ; Escrever:Escrever|state.enviar_dado ; Fall       ; Escrever:Escrever|wraddress[11]             ;
; 0.672 ; 0.672        ; 0.000          ; Low Pulse Width  ; Escrever:Escrever|state.enviar_dado ; Fall       ; Escrever:Escrever|wraddress[6]              ;
; 0.672 ; 0.672        ; 0.000          ; Low Pulse Width  ; Escrever:Escrever|state.enviar_dado ; Fall       ; Escrever:Escrever|wraddress[9]              ;
; 0.675 ; 0.675        ; 0.000          ; High Pulse Width ; Escrever:Escrever|state.enviar_dado ; Rise       ; Escrever|wraddress[1]|datad                 ;
; 0.676 ; 0.676        ; 0.000          ; High Pulse Width ; Escrever:Escrever|state.enviar_dado ; Rise       ; Escrever|wraddress[0]|datad                 ;
; 0.676 ; 0.676        ; 0.000          ; High Pulse Width ; Escrever:Escrever|state.enviar_dado ; Rise       ; Escrever|wraddress[11]|datad                ;
; 0.676 ; 0.676        ; 0.000          ; High Pulse Width ; Escrever:Escrever|state.enviar_dado ; Rise       ; Escrever|wraddress[6]|datad                 ;
; 0.676 ; 0.676        ; 0.000          ; High Pulse Width ; Escrever:Escrever|state.enviar_dado ; Rise       ; Escrever|wraddress[9]|datad                 ;
; 0.682 ; 0.682        ; 0.000          ; High Pulse Width ; Escrever:Escrever|state.enviar_dado ; Rise       ; Escrever|wraddress[2]|datac                 ;
; 0.682 ; 0.682        ; 0.000          ; High Pulse Width ; Escrever:Escrever|state.enviar_dado ; Rise       ; Escrever|wraddress[7]|datac                 ;
; 0.682 ; 0.682        ; 0.000          ; High Pulse Width ; Escrever:Escrever|state.enviar_dado ; Rise       ; Escrever|wraddress[8]|datac                 ;
; 0.685 ; 0.685        ; 0.000          ; Low Pulse Width  ; Escrever:Escrever|state.enviar_dado ; Fall       ; Escrever:Escrever|wraddress[2]              ;
; 0.685 ; 0.685        ; 0.000          ; Low Pulse Width  ; Escrever:Escrever|state.enviar_dado ; Fall       ; Escrever:Escrever|wraddress[7]              ;
; 0.685 ; 0.685        ; 0.000          ; Low Pulse Width  ; Escrever:Escrever|state.enviar_dado ; Fall       ; Escrever:Escrever|wraddress[8]              ;
; 0.685 ; 0.685        ; 0.000          ; High Pulse Width ; Escrever:Escrever|state.enviar_dado ; Rise       ; Escrever|wraddress[10]|datac                ;
; 0.685 ; 0.685        ; 0.000          ; High Pulse Width ; Escrever:Escrever|state.enviar_dado ; Rise       ; Escrever|wraddress[3]|datac                 ;
; 0.685 ; 0.685        ; 0.000          ; High Pulse Width ; Escrever:Escrever|state.enviar_dado ; Rise       ; Escrever|wraddress[4]|datac                 ;
; 0.685 ; 0.685        ; 0.000          ; High Pulse Width ; Escrever:Escrever|state.enviar_dado ; Rise       ; Escrever|wraddress[5]|datac                 ;
; 0.688 ; 0.688        ; 0.000          ; Low Pulse Width  ; Escrever:Escrever|state.enviar_dado ; Fall       ; Escrever:Escrever|wraddress[10]             ;
; 0.688 ; 0.688        ; 0.000          ; Low Pulse Width  ; Escrever:Escrever|state.enviar_dado ; Fall       ; Escrever:Escrever|wraddress[3]              ;
; 0.688 ; 0.688        ; 0.000          ; Low Pulse Width  ; Escrever:Escrever|state.enviar_dado ; Fall       ; Escrever:Escrever|wraddress[4]              ;
; 0.688 ; 0.688        ; 0.000          ; Low Pulse Width  ; Escrever:Escrever|state.enviar_dado ; Fall       ; Escrever:Escrever|wraddress[5]              ;
+-------+--------------+----------------+------------------+-------------------------------------+------------+---------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'Escrever:Escrever|state.idle'                                                      ;
+-------+--------------+----------------+------------------+------------------------------+------------+------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                        ; Clock Edge ; Target                 ;
+-------+--------------+----------------+------------------+------------------------------+------------+------------------------+
; 0.456 ; 0.456        ; 0.000          ; High Pulse Width ; Escrever:Escrever|state.idle ; Fall       ; Escrever:Escrever|wren ;
; 0.459 ; 0.459        ; 0.000          ; Low Pulse Width  ; Escrever:Escrever|state.idle ; Rise       ; Escrever|wren|datac    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Escrever:Escrever|state.idle ; Rise       ; Escrever|state.idle|q  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Escrever:Escrever|state.idle ; Rise       ; Escrever|state.idle|q  ;
; 0.538 ; 0.538        ; 0.000          ; High Pulse Width ; Escrever:Escrever|state.idle ; Rise       ; Escrever|wren|datac    ;
; 0.541 ; 0.541        ; 0.000          ; Low Pulse Width  ; Escrever:Escrever|state.idle ; Fall       ; Escrever:Escrever|wren ;
+-------+--------------+----------------+------------------+------------------------------+------------+------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                        ;
+-----------+-------------------------------------+-------+-------+------------+-------------------------------------+
; Data Port ; Clock Port                          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                     ;
+-----------+-------------------------------------+-------+-------+------------+-------------------------------------+
; start     ; divisor_clock:divisor_clock|clk_out ; 1.643 ; 2.139 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
+-----------+-------------------------------------+-------+-------+------------+-------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                           ;
+-----------+-------------------------------------+--------+--------+------------+-------------------------------------+
; Data Port ; Clock Port                          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                     ;
+-----------+-------------------------------------+--------+--------+------------+-------------------------------------+
; start     ; divisor_clock:divisor_clock|clk_out ; -1.221 ; -1.764 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
+-----------+-------------------------------------+--------+--------+------------+-------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                              ;
+-----------+-------------------------------------+-------+-------+------------+-------------------------------------+
; Data Port ; Clock Port                          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                     ;
+-----------+-------------------------------------+-------+-------+------------+-------------------------------------+
; hsync_out ; divisor_clock:divisor_clock|clk_out ; 3.311 ; 3.227 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
; pixel[*]  ; divisor_clock:divisor_clock|clk_out ; 3.384 ; 3.472 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
;  pixel[0] ; divisor_clock:divisor_clock|clk_out ; 3.384 ; 3.472 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
;  pixel[1] ; divisor_clock:divisor_clock|clk_out ; 3.353 ; 3.446 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
;  pixel[2] ; divisor_clock:divisor_clock|clk_out ; 3.366 ; 3.445 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
; vsync_out ; divisor_clock:divisor_clock|clk_out ; 3.478 ; 3.373 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
+-----------+-------------------------------------+-------+-------+------------+-------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                      ;
+-----------+-------------------------------------+-------+-------+------------+-------------------------------------+
; Data Port ; Clock Port                          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                     ;
+-----------+-------------------------------------+-------+-------+------------+-------------------------------------+
; hsync_out ; divisor_clock:divisor_clock|clk_out ; 3.196 ; 3.114 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
; pixel[*]  ; divisor_clock:divisor_clock|clk_out ; 3.234 ; 3.322 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
;  pixel[0] ; divisor_clock:divisor_clock|clk_out ; 3.262 ; 3.347 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
;  pixel[1] ; divisor_clock:divisor_clock|clk_out ; 3.234 ; 3.323 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
;  pixel[2] ; divisor_clock:divisor_clock|clk_out ; 3.245 ; 3.322 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
; vsync_out ; divisor_clock:divisor_clock|clk_out ; 3.356 ; 3.254 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
+-----------+-------------------------------------+-------+-------+------------+-------------------------------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                 ;
+--------------------------------------+----------+--------+----------+---------+---------------------+
; Clock                                ; Setup    ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+--------------------------------------+----------+--------+----------+---------+---------------------+
; Worst-case Slack                     ; -3.171   ; -0.256 ; N/A      ; N/A     ; -3.201              ;
;  Escrever:Escrever|state.enviar_dado ; -0.505   ; 0.010  ; N/A      ; N/A     ; 0.304               ;
;  Escrever:Escrever|state.idle        ; -3.171   ; 1.502  ; N/A      ; N/A     ; 0.422               ;
;  clk                                 ; -0.072   ; -0.090 ; N/A      ; N/A     ; -3.000              ;
;  divisor_clock:divisor_clock|clk_out ; -2.611   ; -0.256 ; N/A      ; N/A     ; -3.201              ;
; Design-wide TNS                      ; -106.579 ; -1.009 ; 0.0      ; 0.0     ; -97.816             ;
;  Escrever:Escrever|state.enviar_dado ; -4.326   ; 0.000  ; N/A      ; N/A     ; 0.000               ;
;  Escrever:Escrever|state.idle        ; -3.171   ; 0.000  ; N/A      ; N/A     ; 0.000               ;
;  clk                                 ; -0.072   ; -0.090 ; N/A      ; N/A     ; -4.487              ;
;  divisor_clock:divisor_clock|clk_out ; -99.231  ; -0.919 ; N/A      ; N/A     ; -93.329             ;
+--------------------------------------+----------+--------+----------+---------+---------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                        ;
+-----------+-------------------------------------+-------+-------+------------+-------------------------------------+
; Data Port ; Clock Port                          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                     ;
+-----------+-------------------------------------+-------+-------+------------+-------------------------------------+
; start     ; divisor_clock:divisor_clock|clk_out ; 3.613 ; 3.864 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
+-----------+-------------------------------------+-------+-------+------------+-------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                           ;
+-----------+-------------------------------------+--------+--------+------------+-------------------------------------+
; Data Port ; Clock Port                          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                     ;
+-----------+-------------------------------------+--------+--------+------------+-------------------------------------+
; start     ; divisor_clock:divisor_clock|clk_out ; -1.221 ; -1.764 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
+-----------+-------------------------------------+--------+--------+------------+-------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                              ;
+-----------+-------------------------------------+-------+-------+------------+-------------------------------------+
; Data Port ; Clock Port                          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                     ;
+-----------+-------------------------------------+-------+-------+------------+-------------------------------------+
; hsync_out ; divisor_clock:divisor_clock|clk_out ; 6.845 ; 6.928 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
; pixel[*]  ; divisor_clock:divisor_clock|clk_out ; 7.316 ; 7.174 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
;  pixel[0] ; divisor_clock:divisor_clock|clk_out ; 7.316 ; 7.174 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
;  pixel[1] ; divisor_clock:divisor_clock|clk_out ; 7.244 ; 7.138 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
;  pixel[2] ; divisor_clock:divisor_clock|clk_out ; 7.270 ; 7.099 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
; vsync_out ; divisor_clock:divisor_clock|clk_out ; 7.174 ; 7.289 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
+-----------+-------------------------------------+-------+-------+------------+-------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                      ;
+-----------+-------------------------------------+-------+-------+------------+-------------------------------------+
; Data Port ; Clock Port                          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                     ;
+-----------+-------------------------------------+-------+-------+------------+-------------------------------------+
; hsync_out ; divisor_clock:divisor_clock|clk_out ; 3.196 ; 3.114 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
; pixel[*]  ; divisor_clock:divisor_clock|clk_out ; 3.234 ; 3.322 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
;  pixel[0] ; divisor_clock:divisor_clock|clk_out ; 3.262 ; 3.347 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
;  pixel[1] ; divisor_clock:divisor_clock|clk_out ; 3.234 ; 3.323 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
;  pixel[2] ; divisor_clock:divisor_clock|clk_out ; 3.245 ; 3.322 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
; vsync_out ; divisor_clock:divisor_clock|clk_out ; 3.356 ; 3.254 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
+-----------+-------------------------------------+-------+-------+------------+-------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; pixel[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; pixel[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; pixel[2]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hsync_out     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vsync_out     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; result        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; done          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; dataa                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; datab                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clk                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; start                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; pixel[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; pixel[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; pixel[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; hsync_out     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; vsync_out     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; result        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; done          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.37 V              ; -0.0346 V           ; 0.198 V                              ; 0.094 V                              ; 3.14e-10 s                  ; 2.92e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.37 V             ; -0.0346 V          ; 0.198 V                             ; 0.094 V                             ; 3.14e-10 s                 ; 2.92e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.57e-09 V                   ; 2.37 V              ; -0.00683 V          ; 0.171 V                              ; 0.018 V                              ; 4.97e-10 s                  ; 6.66e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.57e-09 V                  ; 2.37 V             ; -0.00683 V         ; 0.171 V                             ; 0.018 V                             ; 4.97e-10 s                 ; 6.66e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; pixel[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; pixel[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; pixel[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; hsync_out     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; vsync_out     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; result        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; done          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.55e-07 V                   ; 2.35 V              ; -0.00259 V          ; 0.097 V                              ; 0.005 V                              ; 4.49e-10 s                  ; 3.86e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.55e-07 V                  ; 2.35 V             ; -0.00259 V         ; 0.097 V                             ; 0.005 V                             ; 4.49e-10 s                 ; 3.86e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.54e-07 V                   ; 2.34 V              ; -0.00774 V          ; 0.109 V                              ; 0.026 V                              ; 6.58e-10 s                  ; 8.24e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.54e-07 V                  ; 2.34 V             ; -0.00774 V         ; 0.109 V                             ; 0.026 V                             ; 6.58e-10 s                 ; 8.24e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; pixel[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; pixel[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; pixel[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; hsync_out     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; vsync_out     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; result        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; done          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                       ;
+-------------------------------------+-------------------------------------+----------+----------+----------+----------+
; From Clock                          ; To Clock                            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------+-------------------------------------+----------+----------+----------+----------+
; divisor_clock:divisor_clock|clk_out ; clk                                 ; 1        ; 1        ; 0        ; 0        ;
; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 705      ; 0        ; 0        ; 0        ;
; Escrever:Escrever|state.enviar_dado ; divisor_clock:divisor_clock|clk_out ; 14       ; 26       ; 0        ; 0        ;
; Escrever:Escrever|state.idle        ; divisor_clock:divisor_clock|clk_out ; 2        ; 7        ; 0        ; 0        ;
; divisor_clock:divisor_clock|clk_out ; Escrever:Escrever|state.enviar_dado ; 0        ; 0        ; 12       ; 0        ;
; divisor_clock:divisor_clock|clk_out ; Escrever:Escrever|state.idle        ; 0        ; 0        ; 1        ; 0        ;
+-------------------------------------+-------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                        ;
+-------------------------------------+-------------------------------------+----------+----------+----------+----------+
; From Clock                          ; To Clock                            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------+-------------------------------------+----------+----------+----------+----------+
; divisor_clock:divisor_clock|clk_out ; clk                                 ; 1        ; 1        ; 0        ; 0        ;
; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 705      ; 0        ; 0        ; 0        ;
; Escrever:Escrever|state.enviar_dado ; divisor_clock:divisor_clock|clk_out ; 14       ; 26       ; 0        ; 0        ;
; Escrever:Escrever|state.idle        ; divisor_clock:divisor_clock|clk_out ; 2        ; 7        ; 0        ; 0        ;
; divisor_clock:divisor_clock|clk_out ; Escrever:Escrever|state.enviar_dado ; 0        ; 0        ; 12       ; 0        ;
; divisor_clock:divisor_clock|clk_out ; Escrever:Escrever|state.idle        ; 0        ; 0        ; 1        ; 0        ;
+-------------------------------------+-------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 1     ; 1    ;
; Unconstrained Input Port Paths  ; 2     ; 2    ;
; Unconstrained Output Ports      ; 5     ; 5    ;
; Unconstrained Output Port Paths ; 5     ; 5    ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit TimeQuest Timing Analyzer
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
    Info: Processing started: Mon Aug 06 20:28:52 2018
Info: Command: quartus_sta VGA -c VGA
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Core supply voltage is 1.2V
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 13 combinational loops as latches.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'VGA.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name divisor_clock:divisor_clock|clk_out divisor_clock:divisor_clock|clk_out
    Info (332105): create_clock -period 1.000 -name clk clk
    Info (332105): create_clock -period 1.000 -name Escrever:Escrever|state.enviar_dado Escrever:Escrever|state.enviar_dado
    Info (332105): create_clock -period 1.000 -name Escrever:Escrever|state.idle Escrever:Escrever|state.idle
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -3.171
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.171              -3.171 Escrever:Escrever|state.idle 
    Info (332119):    -2.611             -99.231 divisor_clock:divisor_clock|clk_out 
    Info (332119):    -0.505              -4.105 Escrever:Escrever|state.enviar_dado 
    Info (332119):    -0.072              -0.072 clk 
Info (332146): Worst-case hold slack is -0.253
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.253              -0.520 divisor_clock:divisor_clock|clk_out 
    Info (332119):     0.009               0.000 clk 
    Info (332119):     0.010               0.000 Escrever:Escrever|state.enviar_dado 
    Info (332119):     2.767               0.000 Escrever:Escrever|state.idle 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.201
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.201             -93.329 divisor_clock:divisor_clock|clk_out 
    Info (332119):    -3.000              -4.487 clk 
    Info (332119):     0.422               0.000 Escrever:Escrever|state.idle 
    Info (332119):     0.442               0.000 Escrever:Escrever|state.enviar_dado 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -2.850
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.850              -2.850 Escrever:Escrever|state.idle 
    Info (332119):    -2.275             -87.784 divisor_clock:divisor_clock|clk_out 
    Info (332119):    -0.504              -4.326 Escrever:Escrever|state.enviar_dado 
    Info (332119):    -0.014              -0.014 clk 
Info (332146): Worst-case hold slack is -0.164
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.164              -0.220 divisor_clock:divisor_clock|clk_out 
    Info (332119):     0.014               0.000 clk 
    Info (332119):     0.088               0.000 Escrever:Escrever|state.enviar_dado 
    Info (332119):     2.574               0.000 Escrever:Escrever|state.idle 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.201
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.201             -93.329 divisor_clock:divisor_clock|clk_out 
    Info (332119):    -3.000              -4.487 clk 
    Info (332119):     0.367               0.000 Escrever:Escrever|state.enviar_dado 
    Info (332119):     0.437               0.000 Escrever:Escrever|state.idle 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -1.120
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.120              -1.120 Escrever:Escrever|state.idle 
    Info (332119):    -0.654             -12.815 divisor_clock:divisor_clock|clk_out 
    Info (332119):     0.221               0.000 Escrever:Escrever|state.enviar_dado 
    Info (332119):     0.314               0.000 clk 
Info (332146): Worst-case hold slack is -0.256
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.256              -0.919 divisor_clock:divisor_clock|clk_out 
    Info (332119):    -0.090              -0.090 clk 
    Info (332119):     0.058               0.000 Escrever:Escrever|state.enviar_dado 
    Info (332119):     1.502               0.000 Escrever:Escrever|state.idle 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000              -4.042 clk 
    Info (332119):    -1.000             -57.000 divisor_clock:divisor_clock|clk_out 
    Info (332119):     0.304               0.000 Escrever:Escrever|state.enviar_dado 
    Info (332119):     0.456               0.000 Escrever:Escrever|state.idle 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings
    Info: Peak virtual memory: 381 megabytes
    Info: Processing ended: Mon Aug 06 20:28:55 2018
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:03


