<epsilon> 0
fig 1
. 2
8 3
an 8
inverter 9
latch 10
in 11
which 12
memory 13
cell 14
mc 15
inverters 20
anti-parallel 22
connection 23
in 21
of 19
a 17
pair 18
includes 16
of 7
a 5
structure 6
illustrates 4
. 24
