============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = D:/Chang/software/TD/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     Admin
   Run Date =   Wed Sep 18 11:29:53 2024

   Run on =     DZ-CHANGRENWEI
============================================================
RUN-1002 : start command "open_project biss_test.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../01_src/03_ip/mypll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../01_src/03_ip/mypll.v(78)
HDL-1007 : analyze verilog file ../../01_src/01_rtl/biss_test.v
HDL-1007 : analyze verilog file ../../01_src/01_rtl/biss_control.v
HDL-1007 : analyze verilog file ../../01_src/01_rtl/led.v
HDL-1007 : analyze verilog file ../../01_src/01_rtl/biss_crc6.v
RUN-1001 : Project manager successfully analyzed 5 source files.
RUN-1002 : start command "import_device eagle_20.db -package EG4X20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/M14  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/biss_test_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1002 : start command "read_sdc ../../01_src/04_pin/biss_test.sdc"
RUN-1002 : start command "get_ports sys_clk"
RUN-1002 : start command "create_clock -name clk_50MHz -period 20 -waveform 10 20 "
RUN-1102 : create_clock: clock name: clk_50MHz, type: 0, period: 20000, rise: 10000, fall: 0.
RUN-1002 : start command "derive_pll_clocks"
USR-1002 : Gen clock cmd:  create_generated_clock -name {U1_pll/pll_inst.clkc[0]} -source [get_ports {sys_clk}] -master_clock {clk_50MHz} -multiply_by 4.0000 [get_pins {U1_pll/pll_inst.clkc[0]}]
RUN-1002 : start command "get_ports sys_clk"
RUN-1002 : start command "get_pins U1_pll/pll_inst.clkc[0]"
RUN-1002 : start command "create_generated_clock -name U1_pll/pll_inst.clkc[0] -source  -master_clock clk_50MHz -multiply_by 4.0000 "
USR-1002 : Gen clock cmd:  create_generated_clock -name {U1_pll/pll_inst.clkc[1]} -source [get_ports {sys_clk}] -master_clock {clk_50MHz} -divide_by 10.0000 [get_pins {U1_pll/pll_inst.clkc[1]}]
RUN-1002 : start command "get_ports sys_clk"
RUN-1002 : start command "get_pins U1_pll/pll_inst.clkc[1]"
RUN-1002 : start command "create_generated_clock -name U1_pll/pll_inst.clkc[1] -source  -master_clock clk_50MHz -divide_by 10.0000 "
RUN-1002 : start command "config_chipwatcher ../../01_src/05_boot/biss_test.cwc -dir "
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model biss_test
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 10 view nodes, 83 trigger nets, 83 data nets.
KIT-1004 : Chipwatcher code = 1010100011011011
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir D:/Chang/software/TD/cw/ -file biss_test_watcherInst.sv -lib cw -top CW_TOP_WRAPPER"
HDL-1007 : analyze verilog file D:/Chang/software/TD/cw\bus_det.v
HDL-1007 : analyze verilog file D:/Chang/software/TD/cw\bus_top.sv
HDL-1007 : analyze verilog file D:/Chang/software/TD/cw\cfg_int.v
HDL-1007 : analyze verilog file D:/Chang/software/TD/cw\cwc_cfg_int.v
HDL-1007 : analyze verilog file D:/Chang/software/TD/cw\cwc_top.sv
HDL-1007 : analyze verilog file D:/Chang/software/TD/cw\detect_bus.v
HDL-1007 : analyze verilog file D:/Chang/software/TD/cw\detect_non_bus.v
HDL-1007 : analyze verilog file D:/Chang/software/TD/cw\emb_ctrl.v
HDL-1007 : analyze verilog file D:/Chang/software/TD/cw\register.v
HDL-1007 : analyze verilog file D:/Chang/software/TD/cw\tap.v
HDL-1007 : analyze verilog file D:/Chang/software/TD/cw\trigger.sv
HDL-1007 : analyze verilog file biss_test_watcherInst.sv
HDL-1007 : elaborate module CW_TOP_WRAPPER in biss_test_watcherInst.sv(1)
HDL-1007 : elaborate module cwc_top(BUS_NUM=10,BUS_DIN_NUM=83,BUS_CTRL_NUM=206,BUS_WIDTH='{32'sb01,32'sb01,32'sb011100,32'sb0110,32'sb01,32'sb01000,32'sb01000,32'sb01000,32'sb0110,32'sb010000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011110,32'sb0100100,32'sb0100101,32'sb0101101,32'sb0110101,32'sb0111101,32'sb01000011},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb01001000,32'sb01011000,32'sb01011110,32'sb01110010,32'sb010000110,32'sb010011010,32'sb010101010}) in D:/Chang/software/TD/cw\cwc_top.sv(21)
HDL-1007 : elaborate module cwc_cfg_int(CTRL_REG_LEN=228) in D:/Chang/software/TD/cw\cwc_cfg_int.v(21)
HDL-1007 : elaborate module register(CTRL_REG_LEN=228) in D:/Chang/software/TD/cw\register.v(21)
HDL-1007 : elaborate module tap in D:/Chang/software/TD/cw\tap.v(21)
HDL-1007 : elaborate module trigger(BUS_NUM=10,BUS_DIN_NUM=83,BUS_CTRL_NUM=206,BUS_WIDTH='{32'sb01,32'sb01,32'sb011100,32'sb0110,32'sb01,32'sb01000,32'sb01000,32'sb01000,32'sb0110,32'sb010000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011110,32'sb0100100,32'sb0100101,32'sb0101101,32'sb0110101,32'sb0111101,32'sb01000011},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb01001000,32'sb01011000,32'sb01011110,32'sb01110010,32'sb010000110,32'sb010011010,32'sb010101010}) in D:/Chang/software/TD/cw\trigger.sv(21)
HDL-1007 : elaborate module bus_top(BUS_NODE_NUM=10,BUS_DIN_NUM=83,BUS_CTRL_NUM=206,BUS_WIDTH='{32'sb01,32'sb01,32'sb011100,32'sb0110,32'sb01,32'sb01000,32'sb01000,32'sb01000,32'sb0110,32'sb010000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011110,32'sb0100100,32'sb0100101,32'sb0101101,32'sb0110101,32'sb0111101,32'sb01000011},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb01001000,32'sb01011000,32'sb01011110,32'sb01110010,32'sb010000110,32'sb010011010,32'sb010101010}) in D:/Chang/software/TD/cw\bus_top.sv(22)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01) in D:/Chang/software/TD/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb011100) in D:/Chang/software/TD/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb0110) in D:/Chang/software/TD/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01000) in D:/Chang/software/TD/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb010000) in D:/Chang/software/TD/cw\bus_det.v(21)
HDL-1007 : elaborate module emb_ctrl in D:/Chang/software/TD/cw\emb_ctrl.v(21)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file D:/Chang/software/TD/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
SYN-1012 : SanityCheck: Model "biss_test"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(BUS_NUM=10,BUS_DIN_NUM=83,BUS_CTRL_NUM=206,BUS_WIDTH='{32'sb01,32'sb01,32'sb011100,32'sb0110,32'sb01,32'sb01000,32'sb01000,32'sb01000,32'sb0110,32'sb010000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011110,32'sb0100100,32'sb0100101,32'sb0101101,32'sb0110101,32'sb0111101,32'sb01000011},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb01001000,32'sb01011000,32'sb01011110,32'sb01110010,32'sb010000110,32'sb010011010,32'sb010101010})"
SYN-1012 : SanityCheck: Model "cwc_cfg_int(CTRL_REG_LEN=228)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=228)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(BUS_NUM=10,BUS_DIN_NUM=83,BUS_CTRL_NUM=206,BUS_WIDTH='{32'sb01,32'sb01,32'sb011100,32'sb0110,32'sb01,32'sb01000,32'sb01000,32'sb01000,32'sb0110,32'sb010000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011110,32'sb0100100,32'sb0100101,32'sb0101101,32'sb0110101,32'sb0111101,32'sb01000011},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb01001000,32'sb01011000,32'sb01011110,32'sb01110010,32'sb010000110,32'sb010011010,32'sb010101010})"
SYN-1012 : SanityCheck: Model "bus_top(BUS_NODE_NUM=10,BUS_DIN_NUM=83,BUS_CTRL_NUM=206,BUS_WIDTH='{32'sb01,32'sb01,32'sb011100,32'sb0110,32'sb01,32'sb01000,32'sb01000,32'sb01000,32'sb0110,32'sb010000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011110,32'sb0100100,32'sb0100101,32'sb0101101,32'sb0110101,32'sb0111101,32'sb01000011},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb01001000,32'sb01011000,32'sb01011110,32'sb01110010,32'sb010000110,32'sb010011010,32'sb010101010})"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb011100)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb0110)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01000)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb010000)"
SYN-1012 : SanityCheck: Model "emb_ctrl"
SYN-1011 : Flatten model biss_test
SYN-1032 : 2954/46 useful/useless nets, 1584/23 useful/useless insts
SYN-1016 : Merged 48 instances.
SYN-1032 : 2415/6 useful/useless nets, 2248/6 useful/useless insts
SYN-1014 : Optimize round 1
SYN-1032 : 2399/16 useful/useless nets, 2236/12 useful/useless insts
SYN-1021 : Optimized 7 onehot mux instances.
SYN-1020 : Optimized 1 distributor mux.
SYN-1019 : Optimized 7 mux instances.
SYN-1015 : Optimize round 1, 684 better
SYN-1014 : Optimize round 2
SYN-1032 : 1808/105 useful/useless nets, 1645/112 useful/useless insts
SYN-1015 : Optimize round 2, 224 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
RUN-1003 : finish command "optimize_rtl -no_sch" in  1.954230s wall, 0.953125s user + 1.000000s system = 1.953125s CPU (99.9%)

RUN-1004 : used memory is 117 MB, reserved memory is 87 MB, peak memory is 118 MB
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file D:/Chang/software/TD/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Gate Property
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  |  Note  
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :         cascade_dsp         |    off     |       off        |        
RUN-1001 :         cascade_eram        |    off     |       off        |        
RUN-1001 :        gate_sim_model       |    off     |       off        |        
RUN-1001 :        map_sim_model        |    off     |       off        |        
RUN-1001 :         map_strategy        |     1      |        1         |        
RUN-1001 :           opt_area          |   medium   |      medium      |        
RUN-1001 :          opt_timing         |    auto    |       auto       |        
RUN-1001 :         pack_effort         |   medium   |      medium      |        
RUN-1001 :      pack_lslice_ripple     |     on     |        on        |        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        |        
RUN-1001 :        pack_seq_in_io       |    auto    |       auto       |        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        |        
RUN-1001 :            report           |  standard  |     standard     |        
RUN-1001 :           retiming          |    off     |       off        |        
RUN-1001 : ------------------------------------------------------------------
SYN-2001 : Map 11 IOs to PADs
RUN-1002 : start command "update_pll_param -module biss_test"
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 1844/330 useful/useless nets, 1717/87 useful/useless insts
SYN-1016 : Merged 34 instances.
SYN-2571 : Optimize after map_dsp, round 1, 451 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-1001 : Throwback 3 control mux instances
SYN-2501 : Optimize round 1
SYN-1016 : Merged 80 instances.
SYN-2501 : Optimize round 1, 162 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 24 macro adder
SYN-1019 : Optimized 29 mux instances.
SYN-1016 : Merged 15 instances.
SYN-1032 : 2546/4 useful/useless nets, 2419/3 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model biss_test.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 10046, tnet num: 2546, tinst num: 2418, tnode num: 12831, tedge num: 14998.
TMR-2508 : Levelizing timing graph completed, there are 77 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 2546 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 3 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 408 (3.34), #lev = 7 (1.51)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 399 (3.36), #lev = 6 (1.45)
SYN-3001 : Logic optimization runtime opt =   0.04 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 827 instances into 399 LUTs, name keeping = 68%.
SYN-1001 : Packing model "biss_test" ...
SYN-4010 : Pack lib has 58 rtl pack models with 25 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 642 DFF/LATCH to SEQ ...
SYN-4009 : Pack 8 carry chain into lslice
SYN-4007 : Packing 224 adder to BLE ...
SYN-4008 : Packed 224 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1003 : finish command "optimize_gate -no_sch" in  1.134137s wall, 0.937500s user + 0.203125s system = 1.140625s CPU (100.6%)

RUN-1004 : used memory is 123 MB, reserved memory is 92 MB, peak memory is 146 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model biss_test
KIT-1004 : Compile Chipwatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  3.200708s wall, 2.000000s user + 1.203125s system = 3.203125s CPU (100.1%)

RUN-1004 : used memory is 123 MB, reserved memory is 92 MB, peak memory is 146 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/Chang/software/TD/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 16 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model biss_test
SYN-5055 WARNING: The kept net U2_control/data_crc[5] will be merged to another kept net U2_control/crc_data[5]
SYN-5055 WARNING: The kept net U2_control/data_crc[4] will be merged to another kept net U2_control/crc_data[4]
SYN-5055 WARNING: The kept net U2_control/data_crc[3] will be merged to another kept net U2_control/crc_data[3]
SYN-5055 WARNING: The kept net U2_control/data_crc[2] will be merged to another kept net U2_control/crc_data[2]
SYN-5055 WARNING: The kept net U2_control/data_crc[1] will be merged to another kept net U2_control/crc_data[1]
SYN-5055 WARNING: The kept net U2_control/data_crc[0] will be merged to another kept net U2_control/crc_data[0]
SYN-5055 WARNING: The kept net U2_control/angle[25] will be merged to another kept net U2_control/data_out[25]
SYN-5055 WARNING: The kept net U2_control/angle[24] will be merged to another kept net U2_control/data_out[24]
SYN-5055 WARNING: The kept net U2_control/angle[23] will be merged to another kept net U2_control/data_out[23]
SYN-5055 WARNING: The kept net U2_control/angle[22] will be merged to another kept net U2_control/data_out[22]
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-1032 : 1759/1 useful/useless nets, 1592/0 useful/useless insts
SYN-4016 : Net U2_control/clk driven by BUFG (254 clock/control pins, 1 other pins).
SYN-4016 : Net config_inst_syn_10 driven by BUFG (474 clock/control pins, 0 other pins).
SYN-4027 : Net U2_control/clk_5M is clkc1 of pll U1_pll/pll_inst.
SYN-4019 : Net sys_clk_dup_1 is refclk of pll U1_pll/pll_inst.
SYN-4020 : Net sys_clk_dup_1 is fbclk of pll U1_pll/pll_inst.
SYN-4024 : Net "U2_control/clk_out_reg1" drives clk pins.
SYN-4025 : Tag rtl::Net U2_control/clk as clock net
SYN-4025 : Tag rtl::Net U2_control/clk_5M as clock net
SYN-4025 : Tag rtl::Net U2_control/clk_out_reg1 as clock net
SYN-4025 : Tag rtl::Net config_inst_syn_10 as clock net
SYN-4025 : Tag rtl::Net sys_clk_dup_1 as clock net
SYN-4026 : Tagged 5 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net U2_control/clk_out_reg1 to drive 35 clock pins.
PHY-1001 : Populate physical database on model biss_test.
RUN-1001 : There are total 1593 instances
RUN-0007 : 565 luts, 779 seqs, 135 mslices, 58 lslices, 11 pads, 38 brams, 0 dsps
RUN-1001 : There are total 1760 nets
RUN-1001 : 824 nets have 2 pins
RUN-1001 : 792 nets have [3 - 5] pins
RUN-1001 : 87 nets have [6 - 10] pins
RUN-1001 : 27 nets have [11 - 20] pins
RUN-1001 : 20 nets have [21 - 99] pins
RUN-1001 : 10 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |      3      
RUN-1001 :   No   |  No   |  Yes  |     306     
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |      0      
RUN-1001 :   Yes  |  No   |  Yes  |     470     
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    5    |   4   |     5      
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 11
PHY-3001 : Initial placement ...
PHY-3001 : design contains 1591 instances, 565 luts, 779 seqs, 193 slices, 31 macros(193 instances: 135 mslices 58 lslices)
PHY-0007 : Cell area utilization is 4%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model biss_test.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 8293, tnet num: 1758, tinst num: 1591, tnode num: 11336, tedge num: 13695.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1758 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 3 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.175798s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (97.8%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 485389
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 1591.
PHY-3001 : End clustering;  0.000013s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 4%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 384066, overlap = 85.5
PHY-3002 : Step(2): len = 319693, overlap = 85.5
PHY-3002 : Step(3): len = 281992, overlap = 85.5
PHY-3002 : Step(4): len = 257406, overlap = 85.5
PHY-3002 : Step(5): len = 232925, overlap = 85.5
PHY-3002 : Step(6): len = 207785, overlap = 85.5
PHY-3002 : Step(7): len = 188888, overlap = 85.8125
PHY-3002 : Step(8): len = 171107, overlap = 87
PHY-3002 : Step(9): len = 156659, overlap = 89.75
PHY-3002 : Step(10): len = 145680, overlap = 90.75
PHY-3002 : Step(11): len = 133648, overlap = 92.0312
PHY-3002 : Step(12): len = 120161, overlap = 92.8125
PHY-3002 : Step(13): len = 114111, overlap = 92.4688
PHY-3002 : Step(14): len = 106421, overlap = 91.875
PHY-3002 : Step(15): len = 95475.7, overlap = 88.8438
PHY-3002 : Step(16): len = 91006.9, overlap = 86.875
PHY-3002 : Step(17): len = 84772.8, overlap = 85.875
PHY-3002 : Step(18): len = 78349.8, overlap = 86.0625
PHY-3002 : Step(19): len = 74892.4, overlap = 87.25
PHY-3002 : Step(20): len = 69610.6, overlap = 91.4062
PHY-3002 : Step(21): len = 64654.1, overlap = 95.1562
PHY-3002 : Step(22): len = 60633.2, overlap = 95.75
PHY-3002 : Step(23): len = 56453.5, overlap = 95.0938
PHY-3002 : Step(24): len = 53755.8, overlap = 95.8438
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.47978e-06
PHY-3002 : Step(25): len = 54676.2, overlap = 97.2188
PHY-3002 : Step(26): len = 56844.7, overlap = 92.5938
PHY-3002 : Step(27): len = 53214, overlap = 84.1562
PHY-3002 : Step(28): len = 51895.9, overlap = 81.3438
PHY-3002 : Step(29): len = 50746.8, overlap = 80.3438
PHY-3002 : Step(30): len = 49895.7, overlap = 79.7812
PHY-3002 : Step(31): len = 48738.4, overlap = 78.8438
PHY-3002 : Step(32): len = 48230.5, overlap = 76.5
PHY-3002 : Step(33): len = 47410.9, overlap = 81.9375
PHY-3002 : Step(34): len = 46441.6, overlap = 81.6562
PHY-3002 : Step(35): len = 45881.1, overlap = 76.4062
PHY-3002 : Step(36): len = 44465.7, overlap = 81.9688
PHY-3002 : Step(37): len = 43354.4, overlap = 79.2812
PHY-3002 : Step(38): len = 42381.1, overlap = 75.4688
PHY-3002 : Step(39): len = 41135.2, overlap = 76.625
PHY-3002 : Step(40): len = 39733.8, overlap = 77
PHY-3002 : Step(41): len = 38804.4, overlap = 78.1875
PHY-3002 : Step(42): len = 37564.2, overlap = 78.1562
PHY-3002 : Step(43): len = 36813.9, overlap = 79.1562
PHY-3002 : Step(44): len = 36012.2, overlap = 77.5625
PHY-3002 : Step(45): len = 35234.7, overlap = 79.625
PHY-3002 : Step(46): len = 34592.7, overlap = 75.0312
PHY-3002 : Step(47): len = 34189.4, overlap = 79.3438
PHY-3002 : Step(48): len = 33974.7, overlap = 81.7812
PHY-3002 : Step(49): len = 33116.8, overlap = 81.875
PHY-3002 : Step(50): len = 32624, overlap = 83.4375
PHY-3002 : Step(51): len = 32132.8, overlap = 81.875
PHY-3002 : Step(52): len = 31633.4, overlap = 77.1562
PHY-3002 : Step(53): len = 31671.4, overlap = 77.0625
PHY-3002 : Step(54): len = 31563.6, overlap = 72.9062
PHY-3002 : Step(55): len = 30962.4, overlap = 73.4062
PHY-3002 : Step(56): len = 30625.6, overlap = 74.375
PHY-3002 : Step(57): len = 30462, overlap = 82.375
PHY-3002 : Step(58): len = 30011.7, overlap = 83.25
PHY-3002 : Step(59): len = 29690, overlap = 83.2812
PHY-3002 : Step(60): len = 29650.4, overlap = 85.0312
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 8.95956e-06
PHY-3002 : Step(61): len = 30097.2, overlap = 80.5625
PHY-3002 : Step(62): len = 30323.4, overlap = 78.625
PHY-3002 : Step(63): len = 30661.2, overlap = 78.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.79191e-05
PHY-3002 : Step(64): len = 31019.8, overlap = 78.5625
PHY-3002 : Step(65): len = 31158.1, overlap = 78.5
PHY-3002 : Step(66): len = 31383.5, overlap = 78.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.009451s wall, 0.015625s user + 0.046875s system = 0.062500s CPU (661.3%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 6%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1758 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.045148s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (103.8%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.80154e-06
PHY-3002 : Step(67): len = 41034.5, overlap = 44.0312
PHY-3002 : Step(68): len = 41133, overlap = 43.8438
PHY-3002 : Step(69): len = 41272.8, overlap = 43.625
PHY-3002 : Step(70): len = 41512.6, overlap = 43.25
PHY-3002 : Step(71): len = 41636.7, overlap = 41.5
PHY-3002 : Step(72): len = 41850.5, overlap = 41.6562
PHY-3002 : Step(73): len = 42018.8, overlap = 40.4062
PHY-3002 : Step(74): len = 41890.9, overlap = 39.375
PHY-3002 : Step(75): len = 42064.1, overlap = 38.9688
PHY-3002 : Step(76): len = 42312.1, overlap = 39.125
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.60309e-06
PHY-3002 : Step(77): len = 41953, overlap = 38.75
PHY-3002 : Step(78): len = 41984.1, overlap = 39
PHY-3002 : Step(79): len = 41993.8, overlap = 39
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.12062e-05
PHY-3002 : Step(80): len = 41903.3, overlap = 38.9062
PHY-3002 : Step(81): len = 41936, overlap = 39.1875
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.24123e-05
PHY-3002 : Step(82): len = 42074, overlap = 40
PHY-3002 : Step(83): len = 42142.6, overlap = 39.9688
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 4.48247e-05
PHY-3002 : Step(84): len = 42400.8, overlap = 40
PHY-3002 : Step(85): len = 42691.2, overlap = 40.3438
PHY-3002 : Step(86): len = 43982.6, overlap = 36.5
PHY-3002 : Step(87): len = 45411.9, overlap = 20.0625
PHY-3002 : Step(88): len = 44851.3, overlap = 18.6875
PHY-3002 : Step(89): len = 44572.2, overlap = 18.5625
PHY-3002 : Step(90): len = 44350.9, overlap = 19.4375
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 8.96494e-05
PHY-3002 : Step(91): len = 44018.6, overlap = 19.4375
PHY-3002 : Step(92): len = 44013.1, overlap = 19.375
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000179299
PHY-3002 : Step(93): len = 43905.9, overlap = 19.3125
PHY-3002 : Step(94): len = 43917.9, overlap = 20.1875
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 6%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1758 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.044779s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (104.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.43714e-05
PHY-3002 : Step(95): len = 44199.7, overlap = 80.25
PHY-3002 : Step(96): len = 44418.3, overlap = 79.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.87429e-05
PHY-3002 : Step(97): len = 45101.9, overlap = 81.4375
PHY-3002 : Step(98): len = 45380.2, overlap = 79.875
PHY-3002 : Step(99): len = 46410.1, overlap = 75.3438
PHY-3002 : Step(100): len = 47480.9, overlap = 70.3125
PHY-3002 : Step(101): len = 48208.8, overlap = 67.375
PHY-3002 : Step(102): len = 48268.6, overlap = 62.2812
PHY-3002 : Step(103): len = 48292.8, overlap = 60.6562
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000177486
PHY-3002 : Step(104): len = 48065.5, overlap = 61.25
PHY-3002 : Step(105): len = 48076.1, overlap = 61.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000354972
PHY-3002 : Step(106): len = 48638.8, overlap = 50.1875
PHY-3002 : Step(107): len = 49018.3, overlap = 47.875
PHY-3002 : Step(108): len = 49591.9, overlap = 45.4688
PHY-3002 : Step(109): len = 49428.1, overlap = 42.1562
PHY-3002 : Step(110): len = 49401.3, overlap = 42.2812
PHY-3002 : Step(111): len = 49089.1, overlap = 42.5312
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000709943
PHY-3002 : Step(112): len = 49205.4, overlap = 42.1875
PHY-3002 : Step(113): len = 49205.4, overlap = 42.1875
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00141989
PHY-3002 : Step(114): len = 49457.8, overlap = 41.375
PHY-3002 : Step(115): len = 49593.8, overlap = 41.4062
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model biss_test.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 8293, tnet num: 1758, tinst num: 1591, tnode num: 11336, tedge num: 13695.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 103.59 peak overflow 3.84
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/1760.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 65760, over cnt = 261(0%), over = 827, worst = 14
PHY-1001 : End global iterations;  0.194655s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (112.4%)

PHY-1001 : Congestion index: top1 = 40.60, top5 = 24.67, top10 = 17.65, top15 = 13.10.
PHY-1001 : End incremental global routing;  0.253366s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (104.8%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 1758 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 3 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.054348s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (115.0%)

OPT-1001 : 1 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model biss_test.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 11 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 1574 has valid locations, 37 needs to be replaced
PHY-3001 : design contains 1627 instances, 565 luts, 815 seqs, 193 slices, 31 macros(193 instances: 135 mslices 58 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 49903.2
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 6%
PHY-3001 : Update timing in Manhattan mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model biss_test.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 8437, tnet num: 1794, tinst num: 1627, tnode num: 11588, tedge num: 13911.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1794 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 3 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.194328s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (104.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(116): len = 50459.6, overlap = 1.5625
PHY-3002 : Step(117): len = 50956.1, overlap = 1.5625
PHY-3002 : Step(118): len = 51370.1, overlap = 1.5625
PHY-3002 : Step(119): len = 51489.7, overlap = 1.5625
PHY-3002 : Step(120): len = 51329.4, overlap = 1.5625
PHY-3002 : Step(121): len = 51279.7, overlap = 1.5625
PHY-3002 : Step(122): len = 51279.7, overlap = 1.5625
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 6%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1794 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.046131s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (101.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00073266
PHY-3002 : Step(123): len = 51225.7, overlap = 41.7812
PHY-3002 : Step(124): len = 51221.7, overlap = 41.8438
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00146532
PHY-3002 : Step(125): len = 51220.8, overlap = 41.6562
PHY-3002 : Step(126): len = 51220.8, overlap = 41.6562
PHY-3001 : Final: Len = 51220.8, Over = 41.6562
PHY-3001 : End incremental placement;  0.477662s wall, 0.484375s user + 0.250000s system = 0.734375s CPU (153.7%)

OPT-1001 : Total overflow 103.97 peak overflow 3.84
OPT-1001 : End high-fanout net optimization;  0.827784s wall, 0.843750s user + 0.250000s system = 1.093750s CPU (132.1%)

OPT-1001 : Current memory(MB): used = 190, reserve = 159, peak = 190.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1236/1796.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 67736, over cnt = 251(0%), over = 811, worst = 14
PHY-1002 : len = 72424, over cnt = 153(0%), over = 351, worst = 13
PHY-1002 : len = 75768, over cnt = 49(0%), over = 102, worst = 6
PHY-1002 : len = 76528, over cnt = 3(0%), over = 6, worst = 3
PHY-1002 : len = 76576, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.201405s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (100.9%)

PHY-1001 : Congestion index: top1 = 37.65, top5 = 24.86, top10 = 18.78, top15 = 14.40.
OPT-1001 : End congestion update;  0.251669s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (99.3%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1794 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.044494s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (105.4%)

OPT-0007 : Start: WNS 75 TNS 0 NUM_FEPS 0
OPT-0007 : Iter 1: improved WNS 175 TNS 0 NUM_FEPS 0 with 3 cells processed and 100 slack improved
OPT-0007 : Iter 2: improved WNS 175 TNS 0 NUM_FEPS 0 with 0 cells processed and 0 slack improved
OPT-1001 : End global optimization;  0.298826s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (99.3%)

OPT-1001 : Current memory(MB): used = 187, reserve = 156, peak = 190.
OPT-1001 : End physical optimization;  1.297470s wall, 1.312500s user + 0.250000s system = 1.562500s CPU (120.4%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 565 LUT to BLE ...
SYN-4008 : Packed 565 LUT and 174 SEQ to BLE.
SYN-4003 : Packing 641 remaining SEQ's ...
SYN-4005 : Packed 360 SEQ with LUT/SLICE
SYN-4006 : 75 single LUT's are left
SYN-4006 : 281 single SEQ's are left
SYN-4011 : Packing model "biss_test" (AL_USER_NORMAL) with 846/1205 primitive instances ...
PHY-3001 : End packing;  0.065578s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (95.3%)

PHY-1001 : Populate physical database on model biss_test.
RUN-1001 : There are total 714 instances
RUN-1001 : 329 mslices, 329 lslices, 11 pads, 38 brams, 0 dsps
RUN-1001 : There are total 1628 nets
RUN-1001 : 647 nets have 2 pins
RUN-1001 : 833 nets have [3 - 5] pins
RUN-1001 : 92 nets have [6 - 10] pins
RUN-1001 : 27 nets have [11 - 20] pins
RUN-1001 : 21 nets have [21 - 99] pins
RUN-1001 : 8 nets have 100+ pins
PHY-3001 : design contains 712 instances, 658 slices, 31 macros(193 instances: 135 mslices 58 lslices)
PHY-3001 : Cell area utilization is 8%
PHY-3001 : After packing: Len = 51344.6, Over = 58.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 8%
PHY-3001 : Update timing in Manhattan mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model biss_test.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 7238, tnet num: 1626, tinst num: 712, tnode num: 9472, tedge num: 12219.
TMR-2508 : Levelizing timing graph completed, there are 39 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1626 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 3 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.214034s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (102.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.74154e-05
PHY-3002 : Step(127): len = 50710.8, overlap = 57.5
PHY-3002 : Step(128): len = 50593.5, overlap = 58.5
PHY-3002 : Step(129): len = 50183, overlap = 59.5
PHY-3002 : Step(130): len = 49978.9, overlap = 60.75
PHY-3002 : Step(131): len = 49963.2, overlap = 58.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.48308e-05
PHY-3002 : Step(132): len = 50206.5, overlap = 57.25
PHY-3002 : Step(133): len = 50585.9, overlap = 56
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000149662
PHY-3002 : Step(134): len = 51588.4, overlap = 53.5
PHY-3002 : Step(135): len = 53508.1, overlap = 46.75
PHY-3002 : Step(136): len = 53753.9, overlap = 44.75
PHY-3002 : Step(137): len = 53665.7, overlap = 44.25
PHY-3002 : Step(138): len = 53665.5, overlap = 44.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.178336s wall, 0.125000s user + 0.562500s system = 0.687500s CPU (385.5%)

PHY-3001 : Trial Legalized: Len = 67824.2
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 8%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1626 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.039946s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (117.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000774626
PHY-3002 : Step(139): len = 64294.9, overlap = 6.5
PHY-3002 : Step(140): len = 61679.8, overlap = 12
PHY-3002 : Step(141): len = 59826.3, overlap = 16
PHY-3002 : Step(142): len = 58784, overlap = 19.25
PHY-3002 : Step(143): len = 58111.3, overlap = 21.5
PHY-3002 : Step(144): len = 57612.5, overlap = 22.5
PHY-3002 : Step(145): len = 57347.6, overlap = 23.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00154925
PHY-3002 : Step(146): len = 57552, overlap = 22.25
PHY-3002 : Step(147): len = 57665, overlap = 22.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.0030985
PHY-3002 : Step(148): len = 57721.3, overlap = 21.5
PHY-3002 : Step(149): len = 57812.3, overlap = 21.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007136s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (219.0%)

PHY-3001 : Legalized: Len = 63492, Over = 0
PHY-3001 : Spreading special nets. 13 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.006326s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 17 instances has been re-located, deltaX = 4, deltaY = 15, maxDist = 2.
PHY-3001 : Final: Len = 64136, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model biss_test.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 7238, tnet num: 1626, tinst num: 712, tnode num: 9472, tedge num: 12219.
TMR-2508 : Levelizing timing graph completed, there are 39 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 71/1628.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 82904, over cnt = 227(0%), over = 368, worst = 5
PHY-1002 : len = 84384, over cnt = 111(0%), over = 160, worst = 4
PHY-1002 : len = 86160, over cnt = 24(0%), over = 30, worst = 2
PHY-1002 : len = 86272, over cnt = 10(0%), over = 12, worst = 2
PHY-1002 : len = 86520, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.262222s wall, 0.281250s user + 0.093750s system = 0.375000s CPU (143.0%)

PHY-1001 : Congestion index: top1 = 31.16, top5 = 24.28, top10 = 19.74, top15 = 16.10.
PHY-1001 : End incremental global routing;  0.321789s wall, 0.343750s user + 0.093750s system = 0.437500s CPU (136.0%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 1626 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 3 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.051637s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (90.8%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.409336s wall, 0.421875s user + 0.093750s system = 0.515625s CPU (126.0%)

OPT-1001 : Current memory(MB): used = 187, reserve = 157, peak = 190.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1420/1628.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 86520, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.006999s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (223.3%)

PHY-1001 : Congestion index: top1 = 31.16, top5 = 24.28, top10 = 19.74, top15 = 16.10.
OPT-1001 : End congestion update;  0.058403s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (107.0%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1626 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.040295s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (77.6%)

OPT-0007 : Start: WNS 282 TNS 0 NUM_FEPS 0
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model biss_test.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 11 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 696 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 712 instances, 658 slices, 31 macros(193 instances: 135 mslices 58 lslices)
PHY-3001 : Cell area utilization is 8%
PHY-3001 : Initial: Len = 64175.6, Over = 0
PHY-3001 : End spreading;  0.005200s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Final: Len = 64175.6, Over = 0
PHY-3001 : End incremental legalization;  0.039652s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (78.8%)

OPT-0007 : Iter 1: improved WNS 288 TNS 0 NUM_FEPS 0 with 3 cells processed and 400 slack improved
OPT-0007 : Iter 2: improved WNS 288 TNS 0 NUM_FEPS 0 with 0 cells processed and 0 slack improved
OPT-1001 : End path based optimization;  0.149325s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (104.6%)

OPT-1001 : Current memory(MB): used = 192, reserve = 162, peak = 192.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1626 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.038197s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (81.8%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1406/1628.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 86496, over cnt = 8(0%), over = 10, worst = 2
PHY-1002 : len = 86528, over cnt = 4(0%), over = 4, worst = 1
PHY-1002 : len = 86568, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.031118s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (100.4%)

PHY-1001 : Congestion index: top1 = 31.16, top5 = 24.31, top10 = 19.76, top15 = 16.09.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1626 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.042320s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (73.8%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 288 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 30.689655
RUN-1001 :   Top critical paths
RUN-1001 :       #1 path slack 288ps with logic level 6 
RUN-1001 :   extra opt step will be enabled to improve QoR
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model biss_test.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 11 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 696 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 712 instances, 658 slices, 31 macros(193 instances: 135 mslices 58 lslices)
PHY-3001 : Cell area utilization is 8%
PHY-3001 : Initial: Len = 64175.6, Over = 0
PHY-3001 : End spreading;  0.005339s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (292.7%)

PHY-3001 : Final: Len = 64175.6, Over = 0
PHY-3001 : End incremental legalization;  0.040120s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (116.8%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1626 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.038438s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (121.9%)

OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1418/1628.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 86568, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.008056s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (194.0%)

PHY-1001 : Congestion index: top1 = 31.16, top5 = 24.31, top10 = 19.76, top15 = 16.09.
OPT-1001 : End congestion update;  0.059918s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (104.3%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1626 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.038480s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (81.2%)

OPT-0007 : Start: WNS 288 TNS 0 NUM_FEPS 0
OPT-0007 : Iter 1: improved WNS 288 TNS 0 NUM_FEPS 0 with 0 cells processed and 0 slack improved
OPT-1001 : End path based optimization;  0.099559s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (94.2%)

OPT-1001 : Current memory(MB): used = 192, reserve = 162, peak = 192.
OPT-1001 : Start bottleneck based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1418/1628.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 86568, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.007508s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (208.1%)

PHY-1001 : Congestion index: top1 = 31.16, top5 = 24.31, top10 = 19.76, top15 = 16.09.
OPT-1001 : End congestion update;  0.058352s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (107.1%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1626 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.038359s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (122.2%)

OPT-0007 : Start: WNS 288 TNS 0 NUM_FEPS 0
OPT-0007 : Iter 1: improved WNS 288 TNS 0 NUM_FEPS 0 with 0 cells processed and 0 slack improved
OPT-0007 : Iter 2: improved WNS 288 TNS 0 NUM_FEPS 0 with 0 cells processed and 0 slack improved
OPT-1001 : End bottleneck based optimization;  0.105580s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (103.6%)

OPT-1001 : Current memory(MB): used = 192, reserve = 162, peak = 192.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1626 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.037731s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (124.2%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
OPT-1001 : Current memory(MB): used = 192, reserve = 162, peak = 192.
OPT-1001 : Start congestion recovery ...
RUN-1002 : start command "set_param place ofv 80"
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1626 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.037601s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (83.1%)

RUN-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1418/1628.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 86568, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.007326s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 31.16, top5 = 24.31, top10 = 19.76, top15 = 16.09.
RUN-1001 : End congestion update;  0.058689s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (106.5%)
 
RUN-1001 : design has 41 columns and 72 rows with 0 high-util (over 100 percentage) tiles versus total tile num 2952
OPT-1001 : End congestion recovery;  0.096550s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (97.1%)

OPT-1001 : Current memory(MB): used = 192, reserve = 162, peak = 192.
OPT-1001 : End physical optimization;  1.341862s wall, 1.343750s user + 0.093750s system = 1.437500s CPU (107.1%)

RUN-1003 : finish command "place" in  7.273933s wall, 9.640625s user + 7.843750s system = 17.484375s CPU (240.4%)

RUN-1004 : used memory is 173 MB, reserved memory is 143 MB, peak memory is 192 MB
RUN-1002 : start command "export_db biss_test_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/Chang/software/TD/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 714 instances
RUN-1001 : 329 mslices, 329 lslices, 11 pads, 38 brams, 0 dsps
RUN-1001 : There are total 1628 nets
RUN-1001 : 647 nets have 2 pins
RUN-1001 : 833 nets have [3 - 5] pins
RUN-1001 : 92 nets have [6 - 10] pins
RUN-1001 : 27 nets have [11 - 20] pins
RUN-1001 : 21 nets have [21 - 99] pins
RUN-1001 : 8 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model biss_test.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 7238, tnet num: 1626, tinst num: 712, tnode num: 9472, tedge num: 12219.
TMR-2508 : Levelizing timing graph completed, there are 39 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 329 mslices, 329 lslices, 11 pads, 38 brams, 0 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1626 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 3 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 81744, over cnt = 233(0%), over = 375, worst = 4
PHY-1002 : len = 83296, over cnt = 119(0%), over = 167, worst = 4
PHY-1002 : len = 85160, over cnt = 22(0%), over = 27, worst = 2
PHY-1002 : len = 85344, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.281668s wall, 0.359375s user + 0.078125s system = 0.437500s CPU (155.3%)

PHY-1001 : Congestion index: top1 = 30.99, top5 = 24.04, top10 = 19.55, top15 = 15.88.
PHY-1001 : End global routing;  0.339800s wall, 0.406250s user + 0.078125s system = 0.484375s CPU (142.5%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 211, reserve = 180, peak = 223.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net sys_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net U2_control/clk will be merged with clock U1_pll/clk0_buf
PHY-1001 : net U2_control/clk_5M will be routed on clock mesh
PHY-1001 : clock net U2_control/clk_out_reg1_syn_4 will be merged with clock U2_control/clk_out_reg1
PHY-1001 : clock net config_inst_syn_10 will be merged with clock config_inst_syn_9
PHY-1001 : Current memory(MB): used = 476, reserve = 449, peak = 476.
PHY-1001 : End build detailed router design. 3.690924s wall, 3.671875s user + 0.015625s system = 3.687500s CPU (99.9%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 43984, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 1.456329s wall, 1.437500s user + 0.015625s system = 1.453125s CPU (99.8%)

PHY-1001 : Current memory(MB): used = 508, reserve = 482, peak = 508.
PHY-1001 : End phase 1; 1.462198s wall, 1.453125s user + 0.015625s system = 1.468750s CPU (100.4%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 30% nets.
PHY-1001 : Routed 37% nets.
PHY-1001 : Routed 45% nets.
PHY-1001 : Routed 61% nets.
PHY-1001 : Routed 89% nets.
PHY-1022 : len = 344568, over cnt = 35(0%), over = 35, worst = 1, crit = 0
PHY-1001 : Current memory(MB): used = 509, reserve = 483, peak = 509.
PHY-1001 : End initial routed; 3.610194s wall, 4.578125s user + 0.375000s system = 4.953125s CPU (137.2%)

PHY-1001 : Update timing.....
PHY-1001 : 193/1453(13%) critical/total net(s).
RUN-1001 : --------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)  |  FEP  
RUN-1001 : --------------------------------------
RUN-1001 :   Setup  |  -1.457   |  -4.786   |   6   
RUN-1001 :   Hold   |   0.089   |   0.000   |   0   
RUN-1001 : --------------------------------------
PHY-1001 : End update timing; 0.280403s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (100.3%)

PHY-1001 : Current memory(MB): used = 511, reserve = 485, peak = 511.
PHY-1001 : End phase 2; 3.890670s wall, 4.859375s user + 0.375000s system = 5.234375s CPU (134.5%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1001 : ===== OPT Iter 1 =====
PHY-1001 : Processed 14 pins with SWNS -1.095ns STNS -4.222ns FEP 6.
PHY-1001 : End OPT Iter 1; 0.035727s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (87.5%)

PHY-1022 : len = 344632, over cnt = 44(0%), over = 44, worst = 1, crit = 0
PHY-1001 : End optimize timing; 0.050623s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (92.6%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 344296, over cnt = 8(0%), over = 8, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.075032s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (124.9%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 344272, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.030449s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (102.6%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 344272, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 3; 0.021695s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (144.0%)

PHY-1001 : Update timing.....
PHY-1001 : 192/1453(13%) critical/total net(s).
RUN-1001 : --------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)  |  FEP  
RUN-1001 : --------------------------------------
RUN-1001 :   Setup  |  -1.294   |  -4.424   |   6   
RUN-1001 :   Hold   |   0.089   |   0.000   |   0   
RUN-1001 : --------------------------------------
PHY-1001 : End update timing; 0.278238s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (101.1%)

PHY-1001 : Commit to database.....
PHY-1001 : 12 feed throughs used by 10 nets
PHY-1001 : End commit to database; 0.275393s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (96.5%)

PHY-1001 : Current memory(MB): used = 526, reserve = 500, peak = 526.
PHY-1001 : End phase 3; 0.915164s wall, 0.921875s user + 0.000000s system = 0.921875s CPU (100.7%)

PHY-1001 : ===== Detail Route Phase 4 =====
PHY-1001 : Optimize timing.....
PHY-1001 : ===== OPT Iter 1 =====
PHY-1001 : Processed 10 pins with SWNS -1.095ns STNS -4.077ns FEP 6.
PHY-1001 : End OPT Iter 1; 0.041539s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (112.8%)

PHY-1022 : len = 344256, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End optimize timing; 0.055640s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (112.3%)

PHY-0007 : Phase: 4; Congestion: {, , , }; Timing: {-1.095ns, -4.077ns, 6}
PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 344256, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 1; 0.023509s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (66.5%)

PHY-1001 : Update timing.....
PHY-1001 : 187/1453(12%) critical/total net(s).
RUN-1001 : --------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)  |  FEP  
RUN-1001 : --------------------------------------
RUN-1001 :   Setup  |  -1.154   |  -4.284   |   6   
RUN-1001 :   Hold   |   0.089   |   0.000   |   0   
RUN-1001 : --------------------------------------
PHY-1001 : End update timing; 0.243097s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (96.4%)

PHY-1001 : Commit to database.....
PHY-1001 : 13 feed throughs used by 11 nets
PHY-1001 : End commit to database; 0.278440s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (101.0%)

PHY-1001 : Current memory(MB): used = 527, reserve = 501, peak = 527.
PHY-1001 : End phase 4; 0.618802s wall, 0.625000s user + 0.000000s system = 0.625000s CPU (101.0%)

PHY-1003 : Routed, final wirelength = 344256
PHY-1001 : Current memory(MB): used = 527, reserve = 501, peak = 527.
PHY-1001 : End export database. 0.010043s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (155.6%)

PHY-1001 : End detail routing;  10.807290s wall, 11.765625s user + 0.406250s system = 12.171875s CPU (112.6%)

RUN-1003 : finish command "route" in  11.416468s wall, 12.437500s user + 0.500000s system = 12.937500s CPU (113.3%)

RUN-1004 : used memory is 481 MB, reserved memory is 455 MB, peak memory is 527 MB
RUN-1002 : start command "report_area -io_info -file biss_test_phy.area"
RUN-1001 : standard
***Report Model: biss_test Device: EG4X20BG256***

IO Statistics
#IO                        11
  #input                    4
  #output                   7
  #inout                    0

Utilization Statistics
#lut                      966   out of  19600    4.93%
#reg                      815   out of  19600    4.16%
#le                      1247
  #lut only               432   out of   1247   34.64%
  #reg only               281   out of   1247   22.53%
  #lut&reg                534   out of   1247   42.82%
#dsp                        0   out of     29    0.00%
#bram                      38   out of     64   59.38%
  #bram9k                  38
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       11   out of    188    5.85%
  #ireg                     2
  #oreg                     5
  #treg                     0
#pll                        1   out of      4   25.00%
#gclk                       3   out of     16   18.75%

Clock Resource Statistics
Index     ClockNet                   Type               DriverType         Driver                                  Fanout
#1        config_inst_syn_9          GCLK               config             config_inst.jtck                        255
#2        U1_pll/clk0_buf            GCLK               pll                U1_pll/pll_inst.clkc0                   196
#3        sys_clk_dup_1              GCLK               io                 sys_clk_syn_2.di                        25
#4        U2_control/clk_out_reg1    GCLK               lslice             U2_control/clk_out_reg1_reg_syn_4.q0    24
#5        U2_control/clk_5M          GCLK               pll                U1_pll/pll_inst.clkc1                   12


Detailed IO Report

    Name       Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
     key         INPUT         D3        LVCMOS25          N/A          PULLUP      IREG    
     sl          INPUT        M15        LVCMOS25          N/A          PULLUP      IREG    
   sys_clk       INPUT         T8        LVCMOS25          N/A          PULLUP      NONE    
  sys_rst_n      INPUT         C3        LVCMOS25          N/A          PULLUP      NONE    
     de         OUTPUT        T14        LVCMOS25           8            NONE       NONE    
   led[3]       OUTPUT         M6        LVCMOS25           8            NONE       OREG    
   led[2]       OUTPUT         P5        LVCMOS25           8            NONE       OREG    
   led[1]       OUTPUT         N5        LVCMOS25           8            NONE       OREG    
   led[0]       OUTPUT         P4        LVCMOS25           8            NONE       OREG    
     ma         OUTPUT        K16        LVCMOS25           8            NONE       OREG    
     re         OUTPUT        R15        LVCMOS25           8            NONE       NONE    

Report Hierarchy Area:
+---------------------------------------------------------------------------------------------------------+
|Instance                            |Module         |le     |lut     |ripple  |seq     |bram    |dsp     |
+---------------------------------------------------------------------------------------------------------+
|top                                 |biss_test      |1247   |773     |193     |822     |38      |0       |
|  U1_pll                            |mypll          |0      |0       |0       |0       |0       |0       |
|  U2_control                        |biss_control   |168    |143     |20      |90      |0       |0       |
|  U3_CRC                            |biss_crc6      |36     |23      |13      |14      |1       |0       |
|  U4_led                            |led            |62     |49      |9       |37      |0       |0       |
|  cw_top                            |CW_TOP_WRAPPER |977    |555     |151     |672     |0       |0       |
|    wrapper_cwc_top                 |cwc_top        |977    |555     |151     |672     |0       |0       |
|      cfg_int_inst                  |cwc_cfg_int    |445    |204     |0       |445     |0       |0       |
|        reg_inst                    |register       |443    |202     |0       |443     |0       |0       |
|        tap_inst                    |tap            |2      |2       |0       |2       |0       |0       |
|      trigger_inst                  |trigger        |532    |351     |151     |227     |0       |0       |
|        bus_inst                    |bus_top        |287    |190     |94      |109     |0       |0       |
|          BUS_DETECTOR[0]$bus_nodes |bus_det        |3      |2       |0       |3       |0       |0       |
|          BUS_DETECTOR[1]$bus_nodes |bus_det        |3      |2       |0       |3       |0       |0       |
|          BUS_DETECTOR[2]$bus_nodes |bus_det        |89     |59      |30      |33      |0       |0       |
|          BUS_DETECTOR[3]$bus_nodes |bus_det        |24     |16      |8       |9       |0       |0       |
|          BUS_DETECTOR[4]$bus_nodes |bus_det        |2      |2       |0       |2       |0       |0       |
|          BUS_DETECTOR[5]$bus_nodes |bus_det        |29     |19      |10      |13      |0       |0       |
|          BUS_DETECTOR[6]$bus_nodes |bus_det        |31     |21      |10      |15      |0       |0       |
|          BUS_DETECTOR[7]$bus_nodes |bus_det        |34     |23      |10      |8       |0       |0       |
|          BUS_DETECTOR[8]$bus_nodes |bus_det        |21     |13      |8       |8       |0       |0       |
|          BUS_DETECTOR[9]$bus_nodes |bus_det        |51     |33      |18      |15      |0       |0       |
|        emb_ctrl_inst               |emb_ctrl       |149    |102     |29      |84      |0       |0       |
+---------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       636   
    #2          2       520   
    #3          3       222   
    #4          4        91   
    #5        5-10       99   
    #6        11-50      36   
    #7       51-100      2    
    #8       101-500     4    
  Average     3.16            

RUN-1002 : start command "export_db biss_test_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model biss_test.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 7238, tnet num: 1626, tinst num: 712, tnode num: 9472, tedge num: 12219.
TMR-2508 : Levelizing timing graph completed, there are 39 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -rpt_autogen true -file biss_test_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
TMR-2504 : Update delay of 1626 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 3 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 3. Number of clock nets = 5 (2 unconstrainted).
TMR-5009 WARNING: No clock constraint on 2 clock net(s): 
		U2_control/clk_out_reg1_syn_4
		config_inst_syn_10
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in biss_test_phy.timing, timing summary in biss_test_phy.tsm.
RUN-1002 : start command "export_bid biss_test_inst.bid"
PRG-1000 : <!-- HMAC is: 0d36e2f46027dafe0d2441b1393036d8d038b8f6a438536b7bda77061ba3cd67 -->
RUN-1002 : start command "bitgen -bit biss_test.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 712
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 1628, pip num: 19692
BIT-1002 : Init feedthrough with 16 threads.
BIT-1002 : Init feedthrough completely, num: 13
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 1557 valid insts, and 49631 bits set as '1'.
BIT-1004 : the usercode register value: 00000000001110001010100011011011
BIT-1004 : PLL setting string = 0010
BIT-1004 : Generate bits file biss_test.bit.
RUN-1003 : finish command "bitgen -bit biss_test.bit" in  3.008796s wall, 25.859375s user + 0.140625s system = 26.000000s CPU (864.1%)

RUN-1004 : used memory is 496 MB, reserved memory is 473 MB, peak memory is 672 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20240918_112953.log"
