#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sun Jun 29 15:55:58 2025
# Process ID: 23332
# Current directory: D:/WorkSpace/Vivado/HDMI_AXI_FULL/HDMI_AXI_FULL.runs/impl_1
# Command line: vivado.exe -log HDMI_AXI_FULL_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source HDMI_AXI_FULL_wrapper.tcl -notrace
# Log file: D:/WorkSpace/Vivado/HDMI_AXI_FULL/HDMI_AXI_FULL.runs/impl_1/HDMI_AXI_FULL_wrapper.vdi
# Journal file: D:/WorkSpace/Vivado/HDMI_AXI_FULL/HDMI_AXI_FULL.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source HDMI_AXI_FULL_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/WorkSpace/Vivado/ip_repo/HDMI_AXI_FULL_2.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/WorkSpace/Vivado/ip_repo/whatever_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/WorkSpace/Vivado/ip_repo/HDMI_AXI_FULL_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Program/Xilinx/Vivado/2018.2/data/ip'.
Command: link_design -top HDMI_AXI_FULL_wrapper -part xc7z020clg484-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 157 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [d:/WorkSpace/Vivado/HDMI_AXI_FULL/HDMI_AXI_FULL.srcs/sources_1/bd/HDMI_AXI_FULL/ip/HDMI_AXI_FULL_processing_system7_0_0/HDMI_AXI_FULL_processing_system7_0_0.xdc] for cell 'HDMI_AXI_FULL_i/processing_system7_0/inst'
WARNING: [Vivado 12-2489] -input_jitter contains time 0.199980 which will be rounded to 0.200 to ensure it is an integer multiple of 1 picosecond [d:/WorkSpace/Vivado/HDMI_AXI_FULL/HDMI_AXI_FULL.srcs/sources_1/bd/HDMI_AXI_FULL/ip/HDMI_AXI_FULL_processing_system7_0_0/HDMI_AXI_FULL_processing_system7_0_0.xdc:21]
Finished Parsing XDC File [d:/WorkSpace/Vivado/HDMI_AXI_FULL/HDMI_AXI_FULL.srcs/sources_1/bd/HDMI_AXI_FULL/ip/HDMI_AXI_FULL_processing_system7_0_0/HDMI_AXI_FULL_processing_system7_0_0.xdc] for cell 'HDMI_AXI_FULL_i/processing_system7_0/inst'
Parsing XDC File [d:/WorkSpace/Vivado/HDMI_AXI_FULL/HDMI_AXI_FULL.srcs/sources_1/bd/HDMI_AXI_FULL/ip/HDMI_AXI_FULL_axi_gpio_0_0/HDMI_AXI_FULL_axi_gpio_0_0_board.xdc] for cell 'HDMI_AXI_FULL_i/axi_gpio_0/U0'
Finished Parsing XDC File [d:/WorkSpace/Vivado/HDMI_AXI_FULL/HDMI_AXI_FULL.srcs/sources_1/bd/HDMI_AXI_FULL/ip/HDMI_AXI_FULL_axi_gpio_0_0/HDMI_AXI_FULL_axi_gpio_0_0_board.xdc] for cell 'HDMI_AXI_FULL_i/axi_gpio_0/U0'
Parsing XDC File [d:/WorkSpace/Vivado/HDMI_AXI_FULL/HDMI_AXI_FULL.srcs/sources_1/bd/HDMI_AXI_FULL/ip/HDMI_AXI_FULL_axi_gpio_0_0/HDMI_AXI_FULL_axi_gpio_0_0.xdc] for cell 'HDMI_AXI_FULL_i/axi_gpio_0/U0'
Finished Parsing XDC File [d:/WorkSpace/Vivado/HDMI_AXI_FULL/HDMI_AXI_FULL.srcs/sources_1/bd/HDMI_AXI_FULL/ip/HDMI_AXI_FULL_axi_gpio_0_0/HDMI_AXI_FULL_axi_gpio_0_0.xdc] for cell 'HDMI_AXI_FULL_i/axi_gpio_0/U0'
Parsing XDC File [d:/WorkSpace/Vivado/HDMI_AXI_FULL/HDMI_AXI_FULL.srcs/sources_1/bd/HDMI_AXI_FULL/ip/HDMI_AXI_FULL_axi_smc_0/bd_0/ip/ip_1/bd_98c6_psr_aclk_0_board.xdc] for cell 'HDMI_AXI_FULL_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [d:/WorkSpace/Vivado/HDMI_AXI_FULL/HDMI_AXI_FULL.srcs/sources_1/bd/HDMI_AXI_FULL/ip/HDMI_AXI_FULL_axi_smc_0/bd_0/ip/ip_1/bd_98c6_psr_aclk_0_board.xdc] for cell 'HDMI_AXI_FULL_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [d:/WorkSpace/Vivado/HDMI_AXI_FULL/HDMI_AXI_FULL.srcs/sources_1/bd/HDMI_AXI_FULL/ip/HDMI_AXI_FULL_axi_smc_0/bd_0/ip/ip_1/bd_98c6_psr_aclk_0.xdc] for cell 'HDMI_AXI_FULL_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [d:/WorkSpace/Vivado/HDMI_AXI_FULL/HDMI_AXI_FULL.srcs/sources_1/bd/HDMI_AXI_FULL/ip/HDMI_AXI_FULL_axi_smc_0/bd_0/ip/ip_1/bd_98c6_psr_aclk_0.xdc] for cell 'HDMI_AXI_FULL_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [d:/WorkSpace/Vivado/HDMI_AXI_FULL/HDMI_AXI_FULL.srcs/sources_1/bd/HDMI_AXI_FULL/ip/HDMI_AXI_FULL_rst_ps7_0_150M_0/HDMI_AXI_FULL_rst_ps7_0_150M_0_board.xdc] for cell 'HDMI_AXI_FULL_i/rst_ps7_0_150M/U0'
Finished Parsing XDC File [d:/WorkSpace/Vivado/HDMI_AXI_FULL/HDMI_AXI_FULL.srcs/sources_1/bd/HDMI_AXI_FULL/ip/HDMI_AXI_FULL_rst_ps7_0_150M_0/HDMI_AXI_FULL_rst_ps7_0_150M_0_board.xdc] for cell 'HDMI_AXI_FULL_i/rst_ps7_0_150M/U0'
Parsing XDC File [d:/WorkSpace/Vivado/HDMI_AXI_FULL/HDMI_AXI_FULL.srcs/sources_1/bd/HDMI_AXI_FULL/ip/HDMI_AXI_FULL_rst_ps7_0_150M_0/HDMI_AXI_FULL_rst_ps7_0_150M_0.xdc] for cell 'HDMI_AXI_FULL_i/rst_ps7_0_150M/U0'
Finished Parsing XDC File [d:/WorkSpace/Vivado/HDMI_AXI_FULL/HDMI_AXI_FULL.srcs/sources_1/bd/HDMI_AXI_FULL/ip/HDMI_AXI_FULL_rst_ps7_0_150M_0/HDMI_AXI_FULL_rst_ps7_0_150M_0.xdc] for cell 'HDMI_AXI_FULL_i/rst_ps7_0_150M/U0'
Parsing XDC File [D:/WorkSpace/Vivado/HDMI_AXI_FULL/HDMI_AXI_FULL.srcs/zedboard.xdc]
WARNING: [Vivado 12-584] No ports matched 'button[0]'. [D:/WorkSpace/Vivado/HDMI_AXI_FULL/HDMI_AXI_FULL.srcs/zedboard.xdc:25]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/WorkSpace/Vivado/HDMI_AXI_FULL/HDMI_AXI_FULL.srcs/zedboard.xdc:25]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'button[1]'. [D:/WorkSpace/Vivado/HDMI_AXI_FULL/HDMI_AXI_FULL.srcs/zedboard.xdc:26]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/WorkSpace/Vivado/HDMI_AXI_FULL/HDMI_AXI_FULL.srcs/zedboard.xdc:26]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'reset'. [D:/WorkSpace/Vivado/HDMI_AXI_FULL/HDMI_AXI_FULL.srcs/zedboard.xdc:29]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/WorkSpace/Vivado/HDMI_AXI_FULL/HDMI_AXI_FULL.srcs/zedboard.xdc:29]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'HDMI_AXI_FULL_i/HDMI_AXI_FULL_0/inst/HDMI_AXI_FULL_v2_0_M00_AXI_inst/hdmi01/hdmi_clk'. [D:/WorkSpace/Vivado/HDMI_AXI_FULL/HDMI_AXI_FULL.srcs/zedboard.xdc:39]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [D:/WorkSpace/Vivado/HDMI_AXI_FULL/HDMI_AXI_FULL.srcs/zedboard.xdc:39]
Finished Parsing XDC File [D:/WorkSpace/Vivado/HDMI_AXI_FULL/HDMI_AXI_FULL.srcs/zedboard.xdc]
Sourcing Tcl File [D:/Program/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'HDMI_AXI_FULL_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Program/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'HDMI_AXI_FULL_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Program/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'HDMI_AXI_FULL_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Program/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'HDMI_AXI_FULL_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Program/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'HDMI_AXI_FULL_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Program/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'HDMI_AXI_FULL_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Program/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'HDMI_AXI_FULL_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Program/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'HDMI_AXI_FULL_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Program/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'HDMI_AXI_FULL_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Program/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'HDMI_AXI_FULL_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 91 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 91 instances

12 Infos, 5 Warnings, 4 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 779.805 ; gain = 408.477
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.421 . Memory (MB): peak = 783.547 ; gain = 3.742

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 88f32699

Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1343.164 ; gain = 559.301

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-329] Generating Script for core instance : u_ila_0 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:ila:6.2 for cell u_ila_0_CV.
INFO: [Chipscope 16-220] Re-using generated and synthesized IP, "xilinx.com:ip:xsdbm:3.0", from Vivado IP cache entry "d0e072a1c7a787d2".
INFO: [Chipscope 16-220] Re-using generated and synthesized IP, "xilinx.com:ip:ila:6.2", from Vivado IP cache entry "32032b804d54521f".
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.259 . Memory (MB): peak = 1593.719 ; gain = 0.000
Phase 1 Generate And Synthesize Debug Cores | Checksum: 17370c2fd

Time (s): cpu = 00:00:12 ; elapsed = 00:00:28 . Memory (MB): peak = 1593.719 ; gain = 250.555

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 11 inverter(s) to 64 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 1452828e6

Time (s): cpu = 00:00:15 ; elapsed = 00:00:30 . Memory (MB): peak = 1593.719 ; gain = 250.555
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 5 inverter(s) to 5 load pin(s).
Phase 3 Constant propagation | Checksum: 1134456f4

Time (s): cpu = 00:00:16 ; elapsed = 00:00:31 . Memory (MB): peak = 1593.719 ; gain = 250.555
INFO: [Opt 31-389] Phase Constant propagation created 116 cells and removed 892 cells

Phase 4 Sweep
Phase 4 Sweep | Checksum: c6fb24ae

Time (s): cpu = 00:00:17 ; elapsed = 00:00:32 . Memory (MB): peak = 1593.719 ; gain = 250.555
INFO: [Opt 31-389] Phase Sweep created 4 cells and removed 752 cells

Phase 5 BUFG optimization
Phase 5 BUFG optimization | Checksum: c6fb24ae

Time (s): cpu = 00:00:18 ; elapsed = 00:00:33 . Memory (MB): peak = 1593.719 ; gain = 250.555
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 6 Shift Register Optimization
Phase 6 Shift Register Optimization | Checksum: 1431e45ba

Time (s): cpu = 00:00:19 ; elapsed = 00:00:34 . Memory (MB): peak = 1593.719 ; gain = 250.555
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 7 Post Processing Netlist
Phase 7 Post Processing Netlist | Checksum: 1c8d1c0e5

Time (s): cpu = 00:00:19 ; elapsed = 00:00:35 . Memory (MB): peak = 1593.719 ; gain = 250.555
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.072 . Memory (MB): peak = 1593.719 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1c8d1c0e5

Time (s): cpu = 00:00:20 ; elapsed = 00:00:35 . Memory (MB): peak = 1593.719 ; gain = 250.555

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.538 | TNS=0.000 |
INFO: [Pwropt 34-10] Applying ODC optimizations ...
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 1 BRAM(s) out of a total of 100 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 1 WE to EN ports
Number of BRAM Ports augmented: 107 newly gated: 2 Total Ports: 200
Ending PowerOpt Patch Enables Task | Checksum: ccf3bca1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.402 . Memory (MB): peak = 2138.320 ; gain = 0.000
Ending Power Optimization Task | Checksum: ccf3bca1

Time (s): cpu = 00:00:17 ; elapsed = 00:00:10 . Memory (MB): peak = 2138.320 ; gain = 544.602

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 15d2f86c5

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2138.320 ; gain = 0.000
Ending Final Cleanup Task | Checksum: 15d2f86c5

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2138.320 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
48 Infos, 5 Warnings, 4 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:47 ; elapsed = 00:00:56 . Memory (MB): peak = 2138.320 ; gain = 1358.516
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 2138.320 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/WorkSpace/Vivado/HDMI_AXI_FULL/HDMI_AXI_FULL.runs/impl_1/HDMI_AXI_FULL_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file HDMI_AXI_FULL_wrapper_drc_opted.rpt -pb HDMI_AXI_FULL_wrapper_drc_opted.pb -rpx HDMI_AXI_FULL_wrapper_drc_opted.rpx
Command: report_drc -file HDMI_AXI_FULL_wrapper_drc_opted.rpt -pb HDMI_AXI_FULL_wrapper_drc_opted.pb -rpx HDMI_AXI_FULL_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/WorkSpace/Vivado/HDMI_AXI_FULL/HDMI_AXI_FULL.runs/impl_1/HDMI_AXI_FULL_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.086 . Memory (MB): peak = 2138.320 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: d9f7b442

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.099 . Memory (MB): peak = 2138.320 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.080 . Memory (MB): peak = 2138.320 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 188bbeb68

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2138.320 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1aa4b95cf

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2138.320 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1aa4b95cf

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2138.320 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 1aa4b95cf

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 2138.320 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 2165ed983

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 2138.320 ; gain = 0.000

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.085 . Memory (MB): peak = 2138.320 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 16204bf2e

Time (s): cpu = 00:00:36 ; elapsed = 00:00:27 . Memory (MB): peak = 2138.320 ; gain = 0.000
Phase 2 Global Placement | Checksum: 23a3ae469

Time (s): cpu = 00:00:37 ; elapsed = 00:00:28 . Memory (MB): peak = 2138.320 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 23a3ae469

Time (s): cpu = 00:00:37 ; elapsed = 00:00:28 . Memory (MB): peak = 2138.320 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1d33e82b3

Time (s): cpu = 00:00:41 ; elapsed = 00:00:31 . Memory (MB): peak = 2138.320 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1e664a15d

Time (s): cpu = 00:00:41 ; elapsed = 00:00:32 . Memory (MB): peak = 2138.320 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1b75e1e3d

Time (s): cpu = 00:00:41 ; elapsed = 00:00:32 . Memory (MB): peak = 2138.320 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement

Phase 3.5.1 Place Remaining
Phase 3.5.1 Place Remaining | Checksum: d578f9dd

Time (s): cpu = 00:00:46 ; elapsed = 00:00:37 . Memory (MB): peak = 2138.320 ; gain = 0.000
Phase 3.5 Small Shape Detail Placement | Checksum: d578f9dd

Time (s): cpu = 00:00:46 ; elapsed = 00:00:37 . Memory (MB): peak = 2138.320 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 199747dec

Time (s): cpu = 00:00:47 ; elapsed = 00:00:38 . Memory (MB): peak = 2138.320 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 199747dec

Time (s): cpu = 00:00:47 ; elapsed = 00:00:38 . Memory (MB): peak = 2138.320 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 199747dec

Time (s): cpu = 00:00:47 ; elapsed = 00:00:38 . Memory (MB): peak = 2138.320 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 25aebabf6

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 25aebabf6

Time (s): cpu = 00:00:53 ; elapsed = 00:00:42 . Memory (MB): peak = 2138.320 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.324. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 239cae6bc

Time (s): cpu = 00:00:54 ; elapsed = 00:00:44 . Memory (MB): peak = 2138.320 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 239cae6bc

Time (s): cpu = 00:00:54 ; elapsed = 00:00:44 . Memory (MB): peak = 2138.320 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 239cae6bc

Time (s): cpu = 00:00:55 ; elapsed = 00:00:44 . Memory (MB): peak = 2138.320 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 239cae6bc

Time (s): cpu = 00:00:55 ; elapsed = 00:00:44 . Memory (MB): peak = 2138.320 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 1e3a9c80b

Time (s): cpu = 00:00:55 ; elapsed = 00:00:44 . Memory (MB): peak = 2138.320 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1e3a9c80b

Time (s): cpu = 00:00:55 ; elapsed = 00:00:45 . Memory (MB): peak = 2138.320 ; gain = 0.000
Ending Placer Task | Checksum: 12b904249

Time (s): cpu = 00:00:55 ; elapsed = 00:00:45 . Memory (MB): peak = 2138.320 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
74 Infos, 5 Warnings, 4 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:59 ; elapsed = 00:00:47 . Memory (MB): peak = 2138.320 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2138.320 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/WorkSpace/Vivado/HDMI_AXI_FULL/HDMI_AXI_FULL.runs/impl_1/HDMI_AXI_FULL_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2138.320 ; gain = 0.000
INFO: [runtcl-4] Executing : report_io -file HDMI_AXI_FULL_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.061 . Memory (MB): peak = 2138.320 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file HDMI_AXI_FULL_wrapper_utilization_placed.rpt -pb HDMI_AXI_FULL_wrapper_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.299 . Memory (MB): peak = 2138.320 ; gain = 0.000
INFO: [runtcl-4] Executing : report_control_sets -verbose -file HDMI_AXI_FULL_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.158 . Memory (MB): peak = 2138.320 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: e870c9de ConstDB: 0 ShapeSum: 431f786b RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 15ba0e198

Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 2138.320 ; gain = 0.000
Post Restoration Checksum: NetGraph: 97c07395 NumContArr: c3e06e03 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 15ba0e198

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 2138.320 ; gain = 0.000

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 15ba0e198

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 2138.320 ; gain = 0.000

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 15ba0e198

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 2138.320 ; gain = 0.000
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 14bed4c75

Time (s): cpu = 00:00:27 ; elapsed = 00:00:20 . Memory (MB): peak = 2138.320 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.413  | TNS=0.000  | WHS=-0.196 | THS=-686.735|


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: 101acb0e6

Time (s): cpu = 00:00:32 ; elapsed = 00:00:23 . Memory (MB): peak = 2138.320 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.413  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.5 Update Timing for Bus Skew | Checksum: 18de3b815

Time (s): cpu = 00:00:32 ; elapsed = 00:00:23 . Memory (MB): peak = 2138.320 ; gain = 0.000
Phase 2 Router Initialization | Checksum: 10b07d13d

Time (s): cpu = 00:00:32 ; elapsed = 00:00:23 . Memory (MB): peak = 2138.320 ; gain = 0.000

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: c9f87dfa

Time (s): cpu = 00:00:48 ; elapsed = 00:00:33 . Memory (MB): peak = 2138.320 ; gain = 0.000

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 2919
 Number of Nodes with overlaps = 680
 Number of Nodes with overlaps = 307
 Number of Nodes with overlaps = 99
 Number of Nodes with overlaps = 53
 Number of Nodes with overlaps = 15
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.204  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 108f14bcd

Time (s): cpu = 00:01:16 ; elapsed = 00:00:50 . Memory (MB): peak = 2138.320 ; gain = 0.000

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.204  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 10608e929

Time (s): cpu = 00:01:18 ; elapsed = 00:00:52 . Memory (MB): peak = 2138.320 ; gain = 0.000

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.204  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 14e5095f1

Time (s): cpu = 00:01:19 ; elapsed = 00:00:52 . Memory (MB): peak = 2138.320 ; gain = 0.000
Phase 4 Rip-up And Reroute | Checksum: 14e5095f1

Time (s): cpu = 00:01:19 ; elapsed = 00:00:52 . Memory (MB): peak = 2138.320 ; gain = 0.000

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 14e5095f1

Time (s): cpu = 00:01:19 ; elapsed = 00:00:52 . Memory (MB): peak = 2138.320 ; gain = 0.000

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 14e5095f1

Time (s): cpu = 00:01:19 ; elapsed = 00:00:52 . Memory (MB): peak = 2138.320 ; gain = 0.000
Phase 5 Delay and Skew Optimization | Checksum: 14e5095f1

Time (s): cpu = 00:01:19 ; elapsed = 00:00:52 . Memory (MB): peak = 2138.320 ; gain = 0.000

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: e97ee54f

Time (s): cpu = 00:01:20 ; elapsed = 00:00:53 . Memory (MB): peak = 2138.320 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.204  | TNS=0.000  | WHS=0.023  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 166c9822e

Time (s): cpu = 00:01:20 ; elapsed = 00:00:53 . Memory (MB): peak = 2138.320 ; gain = 0.000
Phase 6 Post Hold Fix | Checksum: 166c9822e

Time (s): cpu = 00:01:20 ; elapsed = 00:00:53 . Memory (MB): peak = 2138.320 ; gain = 0.000

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 8.56068 %
  Global Horizontal Routing Utilization  = 10.726 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 166c9822e

Time (s): cpu = 00:01:21 ; elapsed = 00:00:53 . Memory (MB): peak = 2138.320 ; gain = 0.000

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 166c9822e

Time (s): cpu = 00:01:21 ; elapsed = 00:00:54 . Memory (MB): peak = 2138.320 ; gain = 0.000

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 149269f64

Time (s): cpu = 00:01:22 ; elapsed = 00:00:55 . Memory (MB): peak = 2138.320 ; gain = 0.000

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.204  | TNS=0.000  | WHS=0.023  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 149269f64

Time (s): cpu = 00:01:22 ; elapsed = 00:00:55 . Memory (MB): peak = 2138.320 ; gain = 0.000
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:22 ; elapsed = 00:00:55 . Memory (MB): peak = 2138.320 ; gain = 0.000

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
94 Infos, 5 Warnings, 4 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:25 ; elapsed = 00:00:58 . Memory (MB): peak = 2138.320 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2138.320 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/WorkSpace/Vivado/HDMI_AXI_FULL/HDMI_AXI_FULL.runs/impl_1/HDMI_AXI_FULL_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 2138.320 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file HDMI_AXI_FULL_wrapper_drc_routed.rpt -pb HDMI_AXI_FULL_wrapper_drc_routed.pb -rpx HDMI_AXI_FULL_wrapper_drc_routed.rpx
Command: report_drc -file HDMI_AXI_FULL_wrapper_drc_routed.rpt -pb HDMI_AXI_FULL_wrapper_drc_routed.pb -rpx HDMI_AXI_FULL_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/WorkSpace/Vivado/HDMI_AXI_FULL/HDMI_AXI_FULL.runs/impl_1/HDMI_AXI_FULL_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file HDMI_AXI_FULL_wrapper_methodology_drc_routed.rpt -pb HDMI_AXI_FULL_wrapper_methodology_drc_routed.pb -rpx HDMI_AXI_FULL_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file HDMI_AXI_FULL_wrapper_methodology_drc_routed.rpt -pb HDMI_AXI_FULL_wrapper_methodology_drc_routed.pb -rpx HDMI_AXI_FULL_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file D:/WorkSpace/Vivado/HDMI_AXI_FULL/HDMI_AXI_FULL.runs/impl_1/HDMI_AXI_FULL_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 2138.320 ; gain = 0.000
INFO: [runtcl-4] Executing : report_power -file HDMI_AXI_FULL_wrapper_power_routed.rpt -pb HDMI_AXI_FULL_wrapper_power_summary_routed.pb -rpx HDMI_AXI_FULL_wrapper_power_routed.rpx
Command: report_power -file HDMI_AXI_FULL_wrapper_power_routed.rpt -pb HDMI_AXI_FULL_wrapper_power_summary_routed.pb -rpx HDMI_AXI_FULL_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
107 Infos, 6 Warnings, 4 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file HDMI_AXI_FULL_wrapper_route_status.rpt -pb HDMI_AXI_FULL_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file HDMI_AXI_FULL_wrapper_timing_summary_routed.rpt -pb HDMI_AXI_FULL_wrapper_timing_summary_routed.pb -rpx HDMI_AXI_FULL_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file HDMI_AXI_FULL_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file HDMI_AXI_FULL_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file HDMI_AXI_FULL_wrapper_bus_skew_routed.rpt -pb HDMI_AXI_FULL_wrapper_bus_skew_routed.pb -rpx HDMI_AXI_FULL_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Sun Jun 29 15:59:30 2025...
