# This script segment is generated automatically by AutoPilot

set name myproject_mul_16s_16s_26_1_1
if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler $name BINDTYPE {op} TYPE {mul} IMPL {auto} LATENCY 0 ALLOW_PRAGMA 1
}


# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 519 \
    name q_hashed_0_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_q_hashed_0_val \
    op interface \
    ports { q_hashed_0_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 520 \
    name q_hashed_1_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_q_hashed_1_val \
    op interface \
    ports { q_hashed_1_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 521 \
    name q_hashed_2_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_q_hashed_2_val \
    op interface \
    ports { q_hashed_2_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 522 \
    name q_hashed_3_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_q_hashed_3_val \
    op interface \
    ports { q_hashed_3_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 523 \
    name q_hashed_4_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_q_hashed_4_val \
    op interface \
    ports { q_hashed_4_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 524 \
    name q_hashed_5_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_q_hashed_5_val \
    op interface \
    ports { q_hashed_5_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 525 \
    name q_hashed_6_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_q_hashed_6_val \
    op interface \
    ports { q_hashed_6_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 526 \
    name q_hashed_7_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_q_hashed_7_val \
    op interface \
    ports { q_hashed_7_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 527 \
    name q_hashed_8_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_q_hashed_8_val \
    op interface \
    ports { q_hashed_8_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 528 \
    name q_hashed_9_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_q_hashed_9_val \
    op interface \
    ports { q_hashed_9_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 529 \
    name q_hashed_10_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_q_hashed_10_val \
    op interface \
    ports { q_hashed_10_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 530 \
    name q_hashed_11_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_q_hashed_11_val \
    op interface \
    ports { q_hashed_11_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 531 \
    name q_hashed_12_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_q_hashed_12_val \
    op interface \
    ports { q_hashed_12_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 532 \
    name q_hashed_13_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_q_hashed_13_val \
    op interface \
    ports { q_hashed_13_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 533 \
    name q_hashed_14_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_q_hashed_14_val \
    op interface \
    ports { q_hashed_14_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 534 \
    name q_hashed_15_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_q_hashed_15_val \
    op interface \
    ports { q_hashed_15_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 535 \
    name q_hashed_16_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_q_hashed_16_val \
    op interface \
    ports { q_hashed_16_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 536 \
    name q_hashed_17_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_q_hashed_17_val \
    op interface \
    ports { q_hashed_17_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 537 \
    name q_hashed_18_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_q_hashed_18_val \
    op interface \
    ports { q_hashed_18_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 538 \
    name q_hashed_19_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_q_hashed_19_val \
    op interface \
    ports { q_hashed_19_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 539 \
    name q_hashed_20_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_q_hashed_20_val \
    op interface \
    ports { q_hashed_20_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 540 \
    name q_hashed_21_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_q_hashed_21_val \
    op interface \
    ports { q_hashed_21_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 541 \
    name q_hashed_22_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_q_hashed_22_val \
    op interface \
    ports { q_hashed_22_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 542 \
    name q_hashed_23_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_q_hashed_23_val \
    op interface \
    ports { q_hashed_23_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 543 \
    name q_hashed_24_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_q_hashed_24_val \
    op interface \
    ports { q_hashed_24_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 544 \
    name q_hashed_25_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_q_hashed_25_val \
    op interface \
    ports { q_hashed_25_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 545 \
    name q_hashed_26_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_q_hashed_26_val \
    op interface \
    ports { q_hashed_26_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 546 \
    name q_hashed_27_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_q_hashed_27_val \
    op interface \
    ports { q_hashed_27_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 547 \
    name q_hashed_28_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_q_hashed_28_val \
    op interface \
    ports { q_hashed_28_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 548 \
    name q_hashed_29_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_q_hashed_29_val \
    op interface \
    ports { q_hashed_29_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 549 \
    name q_hashed_30_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_q_hashed_30_val \
    op interface \
    ports { q_hashed_30_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 550 \
    name q_hashed_31_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_q_hashed_31_val \
    op interface \
    ports { q_hashed_31_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 551 \
    name q_hashed_32_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_q_hashed_32_val \
    op interface \
    ports { q_hashed_32_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 552 \
    name q_hashed_33_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_q_hashed_33_val \
    op interface \
    ports { q_hashed_33_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 553 \
    name q_hashed_34_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_q_hashed_34_val \
    op interface \
    ports { q_hashed_34_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 554 \
    name q_hashed_35_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_q_hashed_35_val \
    op interface \
    ports { q_hashed_35_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 555 \
    name q_hashed_36_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_q_hashed_36_val \
    op interface \
    ports { q_hashed_36_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 556 \
    name q_hashed_37_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_q_hashed_37_val \
    op interface \
    ports { q_hashed_37_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 557 \
    name q_hashed_38_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_q_hashed_38_val \
    op interface \
    ports { q_hashed_38_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 558 \
    name q_hashed_39_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_q_hashed_39_val \
    op interface \
    ports { q_hashed_39_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 559 \
    name q_hashed_40_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_q_hashed_40_val \
    op interface \
    ports { q_hashed_40_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 560 \
    name q_hashed_41_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_q_hashed_41_val \
    op interface \
    ports { q_hashed_41_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 561 \
    name q_hashed_42_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_q_hashed_42_val \
    op interface \
    ports { q_hashed_42_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 562 \
    name q_hashed_43_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_q_hashed_43_val \
    op interface \
    ports { q_hashed_43_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 563 \
    name q_hashed_44_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_q_hashed_44_val \
    op interface \
    ports { q_hashed_44_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 564 \
    name q_hashed_45_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_q_hashed_45_val \
    op interface \
    ports { q_hashed_45_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 565 \
    name q_hashed_46_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_q_hashed_46_val \
    op interface \
    ports { q_hashed_46_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 566 \
    name q_hashed_47_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_q_hashed_47_val \
    op interface \
    ports { q_hashed_47_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 567 \
    name k_hashed_0_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_k_hashed_0_val \
    op interface \
    ports { k_hashed_0_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 568 \
    name k_hashed_1_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_k_hashed_1_val \
    op interface \
    ports { k_hashed_1_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 569 \
    name k_hashed_2_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_k_hashed_2_val \
    op interface \
    ports { k_hashed_2_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 570 \
    name k_hashed_3_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_k_hashed_3_val \
    op interface \
    ports { k_hashed_3_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 571 \
    name k_hashed_4_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_k_hashed_4_val \
    op interface \
    ports { k_hashed_4_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 572 \
    name k_hashed_5_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_k_hashed_5_val \
    op interface \
    ports { k_hashed_5_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 573 \
    name k_hashed_6_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_k_hashed_6_val \
    op interface \
    ports { k_hashed_6_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 574 \
    name k_hashed_7_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_k_hashed_7_val \
    op interface \
    ports { k_hashed_7_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 575 \
    name k_hashed_8_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_k_hashed_8_val \
    op interface \
    ports { k_hashed_8_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 576 \
    name k_hashed_9_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_k_hashed_9_val \
    op interface \
    ports { k_hashed_9_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 577 \
    name k_hashed_10_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_k_hashed_10_val \
    op interface \
    ports { k_hashed_10_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 578 \
    name k_hashed_11_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_k_hashed_11_val \
    op interface \
    ports { k_hashed_11_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 579 \
    name k_hashed_12_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_k_hashed_12_val \
    op interface \
    ports { k_hashed_12_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 580 \
    name k_hashed_13_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_k_hashed_13_val \
    op interface \
    ports { k_hashed_13_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 581 \
    name k_hashed_14_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_k_hashed_14_val \
    op interface \
    ports { k_hashed_14_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 582 \
    name k_hashed_15_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_k_hashed_15_val \
    op interface \
    ports { k_hashed_15_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 583 \
    name k_hashed_16_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_k_hashed_16_val \
    op interface \
    ports { k_hashed_16_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 584 \
    name k_hashed_17_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_k_hashed_17_val \
    op interface \
    ports { k_hashed_17_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 585 \
    name k_hashed_18_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_k_hashed_18_val \
    op interface \
    ports { k_hashed_18_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 586 \
    name k_hashed_19_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_k_hashed_19_val \
    op interface \
    ports { k_hashed_19_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 587 \
    name k_hashed_20_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_k_hashed_20_val \
    op interface \
    ports { k_hashed_20_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 588 \
    name k_hashed_21_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_k_hashed_21_val \
    op interface \
    ports { k_hashed_21_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 589 \
    name k_hashed_22_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_k_hashed_22_val \
    op interface \
    ports { k_hashed_22_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 590 \
    name k_hashed_23_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_k_hashed_23_val \
    op interface \
    ports { k_hashed_23_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 591 \
    name k_hashed_24_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_k_hashed_24_val \
    op interface \
    ports { k_hashed_24_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 592 \
    name k_hashed_25_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_k_hashed_25_val \
    op interface \
    ports { k_hashed_25_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 593 \
    name k_hashed_26_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_k_hashed_26_val \
    op interface \
    ports { k_hashed_26_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 594 \
    name k_hashed_27_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_k_hashed_27_val \
    op interface \
    ports { k_hashed_27_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 595 \
    name k_hashed_28_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_k_hashed_28_val \
    op interface \
    ports { k_hashed_28_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 596 \
    name k_hashed_29_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_k_hashed_29_val \
    op interface \
    ports { k_hashed_29_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 597 \
    name k_hashed_30_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_k_hashed_30_val \
    op interface \
    ports { k_hashed_30_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 598 \
    name k_hashed_31_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_k_hashed_31_val \
    op interface \
    ports { k_hashed_31_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 599 \
    name k_hashed_32_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_k_hashed_32_val \
    op interface \
    ports { k_hashed_32_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 600 \
    name k_hashed_33_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_k_hashed_33_val \
    op interface \
    ports { k_hashed_33_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 601 \
    name k_hashed_34_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_k_hashed_34_val \
    op interface \
    ports { k_hashed_34_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 602 \
    name k_hashed_35_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_k_hashed_35_val \
    op interface \
    ports { k_hashed_35_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 603 \
    name k_hashed_36_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_k_hashed_36_val \
    op interface \
    ports { k_hashed_36_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 604 \
    name k_hashed_37_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_k_hashed_37_val \
    op interface \
    ports { k_hashed_37_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 605 \
    name k_hashed_38_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_k_hashed_38_val \
    op interface \
    ports { k_hashed_38_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 606 \
    name k_hashed_39_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_k_hashed_39_val \
    op interface \
    ports { k_hashed_39_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 607 \
    name k_hashed_40_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_k_hashed_40_val \
    op interface \
    ports { k_hashed_40_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 608 \
    name k_hashed_41_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_k_hashed_41_val \
    op interface \
    ports { k_hashed_41_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 609 \
    name k_hashed_42_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_k_hashed_42_val \
    op interface \
    ports { k_hashed_42_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 610 \
    name k_hashed_43_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_k_hashed_43_val \
    op interface \
    ports { k_hashed_43_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 611 \
    name k_hashed_44_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_k_hashed_44_val \
    op interface \
    ports { k_hashed_44_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 612 \
    name k_hashed_45_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_k_hashed_45_val \
    op interface \
    ports { k_hashed_45_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 613 \
    name k_hashed_46_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_k_hashed_46_val \
    op interface \
    ports { k_hashed_46_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 614 \
    name k_hashed_47_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_k_hashed_47_val \
    op interface \
    ports { k_hashed_47_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 615 \
    name shifts_0_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_shifts_0_val \
    op interface \
    ports { shifts_0_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 616 \
    name shifts_1_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_shifts_1_val \
    op interface \
    ports { shifts_1_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 617 \
    name shifts_2_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_shifts_2_val \
    op interface \
    ports { shifts_2_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 618 \
    name shifts_3_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_shifts_3_val \
    op interface \
    ports { shifts_3_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 619 \
    name shifts_4_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_shifts_4_val \
    op interface \
    ports { shifts_4_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 620 \
    name shifts_5_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_shifts_5_val \
    op interface \
    ports { shifts_5_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 621 \
    name shifts_6_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_shifts_6_val \
    op interface \
    ports { shifts_6_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 622 \
    name shifts_7_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_shifts_7_val \
    op interface \
    ports { shifts_7_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 623 \
    name shifts_8_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_shifts_8_val \
    op interface \
    ports { shifts_8_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 624 \
    name shifts_9_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_shifts_9_val \
    op interface \
    ports { shifts_9_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 625 \
    name shifts_10_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_shifts_10_val \
    op interface \
    ports { shifts_10_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 626 \
    name shifts_11_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_shifts_11_val \
    op interface \
    ports { shifts_11_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 627 \
    name shifts_12_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_shifts_12_val \
    op interface \
    ports { shifts_12_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 628 \
    name shifts_13_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_shifts_13_val \
    op interface \
    ports { shifts_13_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 629 \
    name shifts_14_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_shifts_14_val \
    op interface \
    ports { shifts_14_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 630 \
    name shifts_15_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_shifts_15_val \
    op interface \
    ports { shifts_15_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 631 \
    name shifts_16_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_shifts_16_val \
    op interface \
    ports { shifts_16_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 632 \
    name shifts_17_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_shifts_17_val \
    op interface \
    ports { shifts_17_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 633 \
    name shifts_18_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_shifts_18_val \
    op interface \
    ports { shifts_18_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 634 \
    name shifts_19_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_shifts_19_val \
    op interface \
    ports { shifts_19_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 635 \
    name shifts_20_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_shifts_20_val \
    op interface \
    ports { shifts_20_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 636 \
    name shifts_21_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_shifts_21_val \
    op interface \
    ports { shifts_21_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 637 \
    name shifts_22_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_shifts_22_val \
    op interface \
    ports { shifts_22_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 638 \
    name shifts_23_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_shifts_23_val \
    op interface \
    ports { shifts_23_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 639 \
    name shifts_24_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_shifts_24_val \
    op interface \
    ports { shifts_24_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 640 \
    name shifts_25_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_shifts_25_val \
    op interface \
    ports { shifts_25_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 641 \
    name shifts_26_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_shifts_26_val \
    op interface \
    ports { shifts_26_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 642 \
    name shifts_27_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_shifts_27_val \
    op interface \
    ports { shifts_27_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 643 \
    name shifts_28_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_shifts_28_val \
    op interface \
    ports { shifts_28_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 644 \
    name shifts_29_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_shifts_29_val \
    op interface \
    ports { shifts_29_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 645 \
    name shifts_30_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_shifts_30_val \
    op interface \
    ports { shifts_30_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 646 \
    name shifts_31_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_shifts_31_val \
    op interface \
    ports { shifts_31_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 647 \
    name shifts_32_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_shifts_32_val \
    op interface \
    ports { shifts_32_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 648 \
    name shifts_33_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_shifts_33_val \
    op interface \
    ports { shifts_33_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 649 \
    name shifts_34_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_shifts_34_val \
    op interface \
    ports { shifts_34_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 650 \
    name shifts_35_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_shifts_35_val \
    op interface \
    ports { shifts_35_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 651 \
    name shifts_36_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_shifts_36_val \
    op interface \
    ports { shifts_36_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 652 \
    name shifts_37_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_shifts_37_val \
    op interface \
    ports { shifts_37_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 653 \
    name shifts_38_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_shifts_38_val \
    op interface \
    ports { shifts_38_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 654 \
    name shifts_39_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_shifts_39_val \
    op interface \
    ports { shifts_39_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 655 \
    name shifts_40_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_shifts_40_val \
    op interface \
    ports { shifts_40_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 656 \
    name shifts_41_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_shifts_41_val \
    op interface \
    ports { shifts_41_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 657 \
    name shifts_42_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_shifts_42_val \
    op interface \
    ports { shifts_42_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 658 \
    name shifts_43_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_shifts_43_val \
    op interface \
    ports { shifts_43_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 659 \
    name shifts_44_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_shifts_44_val \
    op interface \
    ports { shifts_44_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 660 \
    name shifts_45_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_shifts_45_val \
    op interface \
    ports { shifts_45_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 661 \
    name shifts_46_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_shifts_46_val \
    op interface \
    ports { shifts_46_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 662 \
    name shifts_47_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_shifts_47_val \
    op interface \
    ports { shifts_47_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_return \
    type ap_return \
    reset_level 1 \
    sync_rst true \
    corename ap_return \
    op interface \
    ports { ap_return { O 1 vector } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


