

================================================================
== Vivado HLS Report for 'rdc_mont'
================================================================
* Date:           Tue Dec 22 16:34:20 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        sikehls
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.625|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   68|   68|   68|   68|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------+-------------+-----+-----+-----+-----+---------+
        |                       |             |  Latency  |  Interval | Pipeline|
        |        Instance       |    Module   | min | max | min | max |   Type  |
        +-----------------------+-------------+-----+-----+-----+-----+---------+
        |grp_bc_mult_448_fu_30  |bc_mult_448  |   32|   32|   32|   32|   none  |
        +-----------------------+-------------+-----+-----+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       -|      -|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|     80|   27797|   4482|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     66|    -|
|Register         |        -|      -|    2246|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|     80|   30043|   4548|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|     36|      28|      8|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+-------+------+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E|   FF  |  LUT | URAM|
    +--------------------------+----------------------+---------+-------+-------+------+-----+
    |grp_bc_mult_448_fu_30     |bc_mult_448           |        0|     80|  27217|  4350|    0|
    |eval_4_isog_add_8eOg_U41  |eval_4_isog_add_8eOg  |        0|      0|    580|   132|    0|
    +--------------------------+----------------------+---------+-------+-------+------+-----+
    |Total                     |                      |        0|     80|  27797|  4482|    0|
    +--------------------------+----------------------+---------+-------+-------+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +---------------------------+----+-----------+-----+-----------+
    |            Name           | LUT| Input Size| Bits| Total Bits|
    +---------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                  |  27|          5|    1|          5|
    |ap_return                  |   9|          2|  448|        896|
    |grp_bc_mult_448_fu_30_a_V  |  15|          3|  448|       1344|
    |grp_bc_mult_448_fu_30_b_V  |  15|          3|  448|       1344|
    +---------------------------+----+-----------+-----+-----------+
    |Total                      |  66|         13| 1345|       3589|
    +---------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------+-----+----+-----+-----------+
    |                Name                |  FF | LUT| Bits| Const Bits|
    +------------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                           |    4|   0|    4|          0|
    |ap_return                           |  448|   0|  448|          0|
    |ap_return_preg                      |  448|   0|  448|          0|
    |grp_bc_mult_448_fu_30_ap_start_reg  |    1|   0|    1|          0|
    |m_V_reg_85                          |    1|   0|  448|        447|
    |ma_V_read_reg_75                    |  896|   0|  896|          0|
    |ma_trunc_V_reg_80                   |  448|   0|  448|          0|
    +------------------------------------+-----+----+-----+-----------+
    |Total                               | 2246|   0| 2693|        447|
    +------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+--------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------+-----+-----+------------+--------------+--------------+
|ap_clk     |  in |    1| ap_ctrl_hs |   rdc_mont   | return value |
|ap_rst     |  in |    1| ap_ctrl_hs |   rdc_mont   | return value |
|ap_start   |  in |    1| ap_ctrl_hs |   rdc_mont   | return value |
|ap_done    | out |    1| ap_ctrl_hs |   rdc_mont   | return value |
|ap_idle    | out |    1| ap_ctrl_hs |   rdc_mont   | return value |
|ap_ready   | out |    1| ap_ctrl_hs |   rdc_mont   | return value |
|ap_return  | out |  448| ap_ctrl_hs |   rdc_mont   | return value |
|ma_V       |  in |  896|   ap_none  |     ma_V     |    scalar    |
+-----------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 2
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 1
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%ma_V_read = call i896 @_ssdm_op_Read.ap_auto.i896(i896 %ma_V)" [sikehls/fpx.cpp:72]   --->   Operation 5 'read' 'ma_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%ma_trunc_V = trunc i896 %ma_V_read to i448" [sikehls/fpx.cpp:72]   --->   Operation 6 'trunc' 'ma_trunc_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [2/2] (1.76ns)   --->   "%mult_V_2 = call fastcc i896 @bc_mult_448(i448 %ma_trunc_V, i448 24439423661345221551909145011457493619085780243761596511325807336205221239331976725970216671828618445898719026692884939342314733568)" [sikehls/fpx.cpp:74]   --->   Operation 7 'call' 'mult_V_2' <Predicate = true> <Delay = 1.76> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 5.21>
ST_2 : Operation 8 [1/2] (3.44ns)   --->   "%mult_V_2 = call fastcc i896 @bc_mult_448(i448 %ma_trunc_V, i448 24439423661345221551909145011457493619085780243761596511325807336205221239331976725970216671828618445898719026692884939342314733568)" [sikehls/fpx.cpp:74]   --->   Operation 8 'call' 'mult_V_2' <Predicate = true> <Delay = 3.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%tmp = call i1 @_ssdm_op_BitSelect.i1.i896.i32(i896 %mult_V_2, i32 447)" [sikehls/fpx.cpp:75]   --->   Operation 9 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%m_V = call i448 @_ssdm_op_BitConcatenate.i448.i1.i447(i1 %tmp, i447 0)" [sikehls/fpx.cpp:75]   --->   Operation 10 'bitconcatenate' 'm_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [2/2] (1.76ns)   --->   "%mult_V = call fastcc i896 @bc_mult_448(i448 %m_V, i448 24439423661345221551909145011457493619085780243761596511325807336205221239331976725970216671828618445898719026692884939342314733567)" [sikehls/fpx.cpp:76]   --->   Operation 11 'call' 'mult_V' <Predicate = true> <Delay = 1.76> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 6.88>
ST_3 : Operation 12 [1/2] (3.44ns)   --->   "%mult_V = call fastcc i896 @bc_mult_448(i448 %m_V, i448 24439423661345221551909145011457493619085780243761596511325807336205221239331976725970216671828618445898719026692884939342314733567)" [sikehls/fpx.cpp:76]   --->   Operation 12 'call' 'mult_V' <Predicate = true> <Delay = 3.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 13 [2/2] (3.44ns)   --->   "%sum_V = add i896 %ma_V_read, %mult_V" [sikehls/fpx.cpp:77]   --->   Operation 13 'add' 'sum_V' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.44>
ST_4 : Operation 14 [1/2] (3.44ns)   --->   "%sum_V = add i896 %ma_V_read, %mult_V" [sikehls/fpx.cpp:77]   --->   Operation 14 'add' 'sum_V' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 15 [1/1] (0.00ns)   --->   "%ssdm_int_V_write_ass = call i448 @_ssdm_op_PartSelect.i448.i896.i32.i32(i896 %sum_V, i32 448, i32 895)" [sikehls/fpx.cpp:78]   --->   Operation 15 'partselect' 'ssdm_int_V_write_ass' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 16 [1/1] (0.00ns)   --->   "ret i448 %ssdm_int_V_write_ass" [sikehls/fpx.cpp:79]   --->   Operation 16 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 0; IO mode=ap_ctrl_hs:ce=0
Port [ ma_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
ma_V_read            (read          ) [ 00111]
ma_trunc_V           (trunc         ) [ 00100]
mult_V_2             (call          ) [ 00000]
tmp                  (bitselect     ) [ 00000]
m_V                  (bitconcatenate) [ 00010]
mult_V               (call          ) [ 00001]
sum_V                (add           ) [ 00000]
ssdm_int_V_write_ass (partselect    ) [ 00000]
ret_ln79             (ret           ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="ma_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ma_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1001" name="const_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i896"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bc_mult_448"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i896.i32"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i448.i1.i447"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i448.i896.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1004" name="ma_V_read_read_fu_24">
<pin_list>
<pin id="25" dir="0" index="0" bw="896" slack="0"/>
<pin id="26" dir="0" index="1" bw="896" slack="0"/>
<pin id="27" dir="1" index="2" bw="896" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ma_V_read/1 "/>
</bind>
</comp>

<comp id="30" class="1004" name="grp_bc_mult_448_fu_30">
<pin_list>
<pin id="31" dir="0" index="0" bw="896" slack="0"/>
<pin id="32" dir="0" index="1" bw="448" slack="0"/>
<pin id="33" dir="0" index="2" bw="435" slack="0"/>
<pin id="34" dir="1" index="3" bw="896" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="mult_V_2/1 mult_V/2 "/>
</bind>
</comp>

<comp id="38" class="1004" name="ma_trunc_V_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="896" slack="0"/>
<pin id="40" dir="1" index="1" bw="448" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="ma_trunc_V/1 "/>
</bind>
</comp>

<comp id="43" class="1004" name="tmp_fu_43">
<pin_list>
<pin id="44" dir="0" index="0" bw="1" slack="0"/>
<pin id="45" dir="0" index="1" bw="896" slack="0"/>
<pin id="46" dir="0" index="2" bw="10" slack="0"/>
<pin id="47" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="51" class="1004" name="m_V_fu_51">
<pin_list>
<pin id="52" dir="0" index="0" bw="448" slack="0"/>
<pin id="53" dir="0" index="1" bw="1" slack="0"/>
<pin id="54" dir="0" index="2" bw="1" slack="0"/>
<pin id="55" dir="1" index="3" bw="448" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="m_V/2 "/>
</bind>
</comp>

<comp id="60" class="1004" name="grp_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="896" slack="2"/>
<pin id="62" dir="0" index="1" bw="896" slack="0"/>
<pin id="63" dir="1" index="2" bw="896" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum_V/3 "/>
</bind>
</comp>

<comp id="65" class="1004" name="ssdm_int_V_write_ass_fu_65">
<pin_list>
<pin id="66" dir="0" index="0" bw="448" slack="0"/>
<pin id="67" dir="0" index="1" bw="896" slack="0"/>
<pin id="68" dir="0" index="2" bw="10" slack="0"/>
<pin id="69" dir="0" index="3" bw="11" slack="0"/>
<pin id="70" dir="1" index="4" bw="448" slack="2147483647"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="ssdm_int_V_write_ass/4 "/>
</bind>
</comp>

<comp id="75" class="1005" name="ma_V_read_reg_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="896" slack="2"/>
<pin id="77" dir="1" index="1" bw="896" slack="2"/>
</pin_list>
<bind>
<opset="ma_V_read "/>
</bind>
</comp>

<comp id="80" class="1005" name="ma_trunc_V_reg_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="448" slack="1"/>
<pin id="82" dir="1" index="1" bw="448" slack="1"/>
</pin_list>
<bind>
<opset="ma_trunc_V "/>
</bind>
</comp>

<comp id="85" class="1005" name="m_V_reg_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="448" slack="1"/>
<pin id="87" dir="1" index="1" bw="448" slack="1"/>
</pin_list>
<bind>
<opset="m_V "/>
</bind>
</comp>

<comp id="90" class="1005" name="mult_V_reg_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="896" slack="1"/>
<pin id="92" dir="1" index="1" bw="896" slack="1"/>
</pin_list>
<bind>
<opset="mult_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="28"><net_src comp="2" pin="0"/><net_sink comp="24" pin=0"/></net>

<net id="29"><net_src comp="0" pin="0"/><net_sink comp="24" pin=1"/></net>

<net id="35"><net_src comp="4" pin="0"/><net_sink comp="30" pin=0"/></net>

<net id="36"><net_src comp="6" pin="0"/><net_sink comp="30" pin=2"/></net>

<net id="37"><net_src comp="16" pin="0"/><net_sink comp="30" pin=2"/></net>

<net id="41"><net_src comp="24" pin="2"/><net_sink comp="38" pin=0"/></net>

<net id="42"><net_src comp="38" pin="1"/><net_sink comp="30" pin=1"/></net>

<net id="48"><net_src comp="8" pin="0"/><net_sink comp="43" pin=0"/></net>

<net id="49"><net_src comp="30" pin="3"/><net_sink comp="43" pin=1"/></net>

<net id="50"><net_src comp="10" pin="0"/><net_sink comp="43" pin=2"/></net>

<net id="56"><net_src comp="12" pin="0"/><net_sink comp="51" pin=0"/></net>

<net id="57"><net_src comp="43" pin="3"/><net_sink comp="51" pin=1"/></net>

<net id="58"><net_src comp="14" pin="0"/><net_sink comp="51" pin=2"/></net>

<net id="59"><net_src comp="51" pin="3"/><net_sink comp="30" pin=1"/></net>

<net id="64"><net_src comp="30" pin="3"/><net_sink comp="60" pin=1"/></net>

<net id="71"><net_src comp="18" pin="0"/><net_sink comp="65" pin=0"/></net>

<net id="72"><net_src comp="60" pin="2"/><net_sink comp="65" pin=1"/></net>

<net id="73"><net_src comp="20" pin="0"/><net_sink comp="65" pin=2"/></net>

<net id="74"><net_src comp="22" pin="0"/><net_sink comp="65" pin=3"/></net>

<net id="78"><net_src comp="24" pin="2"/><net_sink comp="75" pin=0"/></net>

<net id="79"><net_src comp="75" pin="1"/><net_sink comp="60" pin=0"/></net>

<net id="83"><net_src comp="38" pin="1"/><net_sink comp="80" pin=0"/></net>

<net id="84"><net_src comp="80" pin="1"/><net_sink comp="30" pin=1"/></net>

<net id="88"><net_src comp="51" pin="3"/><net_sink comp="85" pin=0"/></net>

<net id="89"><net_src comp="85" pin="1"/><net_sink comp="30" pin=1"/></net>

<net id="93"><net_src comp="30" pin="3"/><net_sink comp="90" pin=0"/></net>

<net id="94"><net_src comp="90" pin="1"/><net_sink comp="60" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: rdc_mont : ma_V | {1 }
  - Chain level:
	State 1
		mult_V_2 : 1
	State 2
		tmp : 1
		m_V : 2
		mult_V : 3
	State 3
		sum_V : 1
	State 4
		ssdm_int_V_write_ass : 1
		ret_ln79 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|---------|---------|
| Operation|       Functional Unit      |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|----------------------------|---------|---------|---------|---------|
|   call   |    grp_bc_mult_448_fu_30   |    80   |  53.07  |  95864  |   4451  |
|----------|----------------------------|---------|---------|---------|---------|
|    add   |          grp_fu_60         |    0    |    0    |   580   |   132   |
|----------|----------------------------|---------|---------|---------|---------|
|   read   |    ma_V_read_read_fu_24    |    0    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|---------|
|   trunc  |      ma_trunc_V_fu_38      |    0    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|---------|
| bitselect|          tmp_fu_43         |    0    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|---------|
|bitconcatenate|          m_V_fu_51         |    0    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|---------|
|partselect| ssdm_int_V_write_ass_fu_65 |    0    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|---------|
|   Total  |                            |    80   |  53.07  |  96444  |   4583  |
|----------|----------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------+--------+
|                 |   FF   |
+-----------------+--------+
|    m_V_reg_85   |   448  |
| ma_V_read_reg_75|   896  |
|ma_trunc_V_reg_80|   448  |
|  mult_V_reg_90  |   896  |
+-----------------+--------+
|      Total      |  2688  |
+-----------------+--------+

* Multiplexer (MUX) list: 
|-----------------------|------|------|------|--------||---------||---------|
|          Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------------|------|------|------|--------||---------||---------|
| grp_bc_mult_448_fu_30 |  p1  |   4  |  448 |  1792  ||    21   |
| grp_bc_mult_448_fu_30 |  p2  |   2  |  435 |   870  |
|       grp_fu_60       |  p1  |   2  |  896 |  1792  ||    9    |
|-----------------------|------|------|------|--------||---------||---------|
|         Total         |      |      |      |  4454  ||  5.3985 ||    30   |
|-----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   80   |   53   |  96444 |  4583  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    5   |    -   |   30   |
|  Register |    -   |    -   |  2688  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   80   |   58   |  99132 |  4613  |
+-----------+--------+--------+--------+--------+
