design,design_name,config,flow_status,total_runtime,routed_runtime,(Cell/mm^2)/Core_Util,DIEAREA_mm^2,CellPer_mm^2,OpenDP_Util,Final_Util,Peak_Memory_Usage_MB,synth_cell_count,tritonRoute_violations,Short_violations,MetSpc_violations,OffGrid_violations,MinHole_violations,Other_violations,Magic_violations,pin_antenna_violations,net_antenna_violations,lvs_total_errors,cvc_total_errors,klayout_violations,wire_length,vias,wns,pl_wns,optimized_wns,fastroute_wns,spef_wns,tns,pl_tns,optimized_tns,fastroute_tns,spef_tns,HPWL,routing_layer1_pct,routing_layer2_pct,routing_layer3_pct,routing_layer4_pct,routing_layer5_pct,routing_layer6_pct,wires_count,wire_bits,public_wires_count,public_wire_bits,memories_count,memory_bits,processes_count,cells_pre_abc,AND,DFF,NAND,NOR,OR,XOR,XNOR,MUX,inputs,outputs,level,DecapCells,WelltapCells,DiodeCells,FillCells,NonPhysCells,TotalCells,CoreArea_um^2,power_slowest_internal_uW,power_slowest_switching_uW,power_slowest_leakage_uW,power_typical_internal_uW,power_typical_switching_uW,power_typical_leakage_uW,power_fastest_internal_uW,power_fastest_switching_uW,power_fastest_leakage_uW,critical_path_ns,suggested_clock_period,suggested_clock_frequency,CLOCK_PERIOD,FP_ASPECT_RATIO,FP_CORE_UTIL,FP_PDN_HPITCH,FP_PDN_VPITCH,GRT_ADJUSTMENT,GRT_REPAIR_ANTENNAS,MAX_FANOUT_CONSTRAINT,PL_TARGET_DENSITY,RUN_HEURISTIC_DIODE_INSERTION,STD_CELL_LIBRARY,SYNTH_STRATEGY
/home/lucah/Desktop/ci2406-rej-pommedeterrible-tholin/openlane/Multiplexer,multiplexer,24_06_04_13_12,flow completed,0h8m26s0ms,0h6m0s0ms,22303.0303030303,0.22,10036.363636363636,4.29,-1,772.2,769,0,0,0,0,0,0,0,10,10,0,-1,-1,207924,16564,0.0,-1,-1,-1,0.0,0.0,-1,-1,-1,0.0,153285144.0,0.0,18.0,34.51,4.51,16.35,-1,1030,1771,47,788,0,0,0,1212,12,36,21,9,271,23,8,176,485,192,8,13349,2786,1032,3871,2208,23246,203144.83199999997,-1,-1,-1,0.000453,0.000328,2.23e-08,-1,-1,-1,3.0599999999999987,25.0,40.0,25,1,45,153.18,153.6,0.3,1,16,0.45,1,sky130_fd_sc_hd,AREA 0
