# vsim -f hds_args.tmp -no_autoacc -foreign "hdsInit /ext/eda/hds/2022_3/resources/downstream/modelsim/ModelSim_64Bit.dll" -pli ""/ext/eda/hds/2022_3/resources/downstream/modelsim/ModelSim_64Bit.dll"" 
# Start time: 18:40:08 on Jun 12,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/cpu_struct.vhd(533): (vopt-1549) At instance gen_rom_i the actual expression and the port 'addr' of component 'riscv_processor_lib.cpu(struct).gen_rom' have different sizes:  ([32,10]).
#         Region: /top_tb/cpu_i/gen_rom_i
# ** Error (suppressible): /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/cpu_struct.vhd(533): (vopt-1549) At instance gen_rom_i the actual expression and the port 'addr' of entity 'riscv_processor_lib.gen_rom' have different sizes:  ([32,10]).
#         Region: /top_tb/cpu_i/gen_rom_i
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=1, Warnings=1.
# Error loading design
# End time: 18:40:08 on Jun 12,2024, Elapsed time: 0:00:00
# Errors: 1, Warnings: 1
