-- ==============================================================
-- Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
-- Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-- ==============================================================
library ieee; 
use ieee.std_logic_1164.all; 
use ieee.std_logic_unsigned.all;

entity predict_ensemble_Hfu_rom is 
    generic(
             DWIDTH     : integer := 5; 
             AWIDTH     : integer := 9; 
             MEM_SIZE    : integer := 512
    ); 
    port (
          addr0      : in std_logic_vector(AWIDTH-1 downto 0); 
          ce0       : in std_logic; 
          q0         : out std_logic_vector(DWIDTH-1 downto 0);
          clk       : in std_logic
    ); 
end entity; 


architecture rtl of predict_ensemble_Hfu_rom is 

signal addr0_tmp : std_logic_vector(AWIDTH-1 downto 0); 
type mem_array is array (0 to MEM_SIZE-1) of std_logic_vector (DWIDTH-1 downto 0); 
signal mem : mem_array := (
    0 => "00001", 1 => "00011", 2 => "00101", 3 => "00111", 4 => "01001", 
    5 => "01011", 6 => "01101", 7 => "01111", 8 => "10001", 9 => "10011", 
    10 => "00000", 11 => "10101", 12 => "10111", 13 => "11001", 14 => "11011", 
    15 to 16=> "00000", 17 => "11101", 18 to 31=> "00000", 32 => "00001", 33 => "00011", 
    34 => "00000", 35 => "00101", 36 => "00111", 37 => "01001", 38 => "01011", 
    39 => "00000", 40 => "01101", 41 => "01111", 42 => "10001", 43 => "10011", 
    44 => "10101", 45 to 46=> "00000", 47 => "10111", 48 to 49=> "00000", 50 => "11001", 
    51 to 52=> "00000", 53 => "11011", 54 => "11101", 55 to 63=> "00000", 64 => "00001", 
    65 => "00011", 66 => "00101", 67 => "00111", 68 => "00000", 69 => "01001", 
    70 => "01011", 71 => "01101", 72 => "01111", 73 => "10001", 74 => "10011", 
    75 => "10101", 76 => "10111", 77 => "11001", 78 to 79=> "00000", 80 => "11011", 
    81 => "11101", 82 to 95=> "00000", 96 => "00001", 97 => "00011", 98 => "00101", 
    99 => "00111", 100 => "00000", 101 => "01001", 102 => "01011", 103 => "01101", 
    104 => "00000", 105 => "01111", 106 => "00000", 107 => "10001", 108 => "10011", 
    109 to 110=> "00000", 111 => "10101", 112 => "10111", 113 => "11001", 114 => "00000", 
    115 => "11011", 116 => "11101", 117 to 127=> "00000", 128 => "00001", 129 => "00011", 
    130 => "00101", 131 => "00111", 132 => "01001", 133 => "01011", 134 => "01101", 
    135 => "01111", 136 => "10001", 137 to 138=> "00000", 139 => "10011", 140 to 141=> "00000", 
    142 => "10101", 143 => "10111", 144 => "11001", 145 => "11011", 146 to 149=> "00000", 
    150 => "11101", 151 to 159=> "00000", 160 => "00001", 161 => "00011", 162 => "00101", 
    163 => "00111", 164 => "01001", 165 => "01011", 166 => "01101", 167 => "01111", 
    168 => "10001", 169 => "00000", 170 => "10011", 171 => "00000", 172 => "10101", 
    173 => "10111", 174 => "11001", 175 => "00000", 176 => "11011", 177 to 184=> "00000", 
    185 => "11101", 186 to 191=> "00000", 192 => "00001", 193 => "00011", 194 => "00101", 
    195 => "00111", 196 => "01001", 197 => "01011", 198 => "01101", 199 => "01111", 
    200 => "10001", 201 => "10011", 202 => "10101", 203 => "00000", 204 => "10111", 
    205 => "00000", 206 => "11001", 207 => "00000", 208 => "11011", 209 to 216=> "00000", 
    217 => "11101", 218 to 223=> "00000", 224 => "00001", 225 => "00011", 226 => "00101", 
    227 => "00111", 228 => "00000", 229 => "01001", 230 => "01011", 231 => "01101", 
    232 => "01111", 233 to 234=> "00000", 235 => "10001", 236 => "10011", 237 => "10101", 
    238 to 244=> "00000", 245 => "10111", 246 => "00000", 247 => "11001", 248 => "00000", 
    249 => "11011", 250 => "11101", 251 to 255=> "00000", 256 => "00001", 257 => "00011", 
    258 => "00101", 259 => "00111", 260 => "01001", 261 => "01011", 262 => "01101", 
    263 => "01111", 264 => "10001", 265 => "00000", 266 => "10011", 267 => "10101", 
    268 => "10111", 269 => "11001", 270 => "11011", 271 => "11101", 272 to 287=> "00000", 
    288 => "00001", 289 => "00011", 290 => "00101", 291 => "00111", 292 => "01001", 
    293 => "01011", 294 => "00000", 295 => "01101", 296 => "01111", 297 => "00000", 
    298 => "10001", 299 => "10011", 300 => "10101", 301 => "10111", 302 => "11001", 
    303 to 304=> "00000", 305 => "11011", 306 => "11101", 307 to 319=> "00000", 320 => "00001", 
    321 => "00011", 322 => "00101", 323 => "00000", 324 => "00111", 325 => "01001", 
    326 => "01011", 327 => "01101", 328 => "01111", 329 => "00000", 330 => "10001", 
    331 => "10011", 332 => "10101", 333 => "10111", 334 to 335=> "00000", 336 => "11001", 
    337 => "11011", 338 to 341=> "00000", 342 => "11101", 343 to 351=> "00000", 352 => "00001", 
    353 => "00011", 354 => "00101", 355 => "00111", 356 => "01001", 357 => "01011", 
    358 => "01101", 359 => "01111", 360 => "10001", 361 to 362=> "00000", 363 => "10011", 
    364 => "10101", 365 => "10111", 366 to 370=> "00000", 371 => "11001", 372 => "00000", 
    373 => "11011", 374 => "11101", 375 to 383=> "00000", 384 => "00001", 385 => "00011", 
    386 => "00101", 387 to 388=> "00000", 389 => "00111", 390 => "01001", 391 => "00000", 
    392 => "01011", 393 => "00000", 394 => "01101", 395 to 396=> "00000", 397 => "01111", 
    398 => "10001", 399 => "00000", 400 => "10011", 401 => "10101", 402 => "10111", 
    403 to 404=> "00000", 405 => "11001", 406 => "11011", 407 => "00000", 408 => "11101", 
    409 to 415=> "00000", 416 => "00001", 417 => "00011", 418 => "00101", 419 => "00111", 
    420 => "01001", 421 => "01011", 422 => "01101", 423 => "01111", 424 => "10001", 
    425 => "00000", 426 => "10011", 427 to 429=> "00000", 430 => "10101", 431 => "10111", 
    432 => "11001", 433 to 434=> "00000", 435 => "11011", 436 to 437=> "00000", 438 => "11101", 
    439 to 447=> "00000", 448 => "00001", 449 => "00011", 450 => "00000", 451 => "00101", 
    452 => "00111", 453 => "01001", 454 to 455=> "00000", 456 => "01011", 457 => "01101", 
    458 => "00000", 459 => "01111", 460 => "10001", 461 => "10011", 462 => "10101", 
    463 => "10111", 464 => "11001", 465 => "00000", 466 => "11011", 467 to 468=> "00000", 
    469 => "11101", 470 to 479=> "00000", 480 => "00001", 481 => "00011", 482 => "00101", 
    483 to 484=> "00000", 485 => "00111", 486 => "01001", 487 => "01011", 488 => "01101", 
    489 => "01111", 490 => "10001", 491 => "10011", 492 => "10101", 493 to 494=> "00000", 
    495 => "10111", 496 => "11001", 497 => "11011", 498 => "11101", 499 to 511=> "00000" );


begin 


memory_access_guard_0: process (addr0) 
begin
      addr0_tmp <= addr0;
--synthesis translate_off
      if (CONV_INTEGER(addr0) > mem_size-1) then
           addr0_tmp <= (others => '0');
      else 
           addr0_tmp <= addr0;
      end if;
--synthesis translate_on
end process;

p_rom_access: process (clk)  
begin 
    if (clk'event and clk = '1') then
        if (ce0 = '1') then 
            q0 <= mem(CONV_INTEGER(addr0_tmp)); 
        end if;
    end if;
end process;

end rtl;

Library IEEE;
use IEEE.std_logic_1164.all;

entity predict_ensemble_Hfu is
    generic (
        DataWidth : INTEGER := 5;
        AddressRange : INTEGER := 512;
        AddressWidth : INTEGER := 9);
    port (
        reset : IN STD_LOGIC;
        clk : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR(AddressWidth - 1 DOWNTO 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR(DataWidth - 1 DOWNTO 0));
end entity;

architecture arch of predict_ensemble_Hfu is
    component predict_ensemble_Hfu_rom is
        port (
            clk : IN STD_LOGIC;
            addr0 : IN STD_LOGIC_VECTOR;
            ce0 : IN STD_LOGIC;
            q0 : OUT STD_LOGIC_VECTOR);
    end component;



begin
    predict_ensemble_Hfu_rom_U :  component predict_ensemble_Hfu_rom
    port map (
        clk => clk,
        addr0 => address0,
        ce0 => ce0,
        q0 => q0);

end architecture;


