****************************************
Report : Averaged Power
Design : eth_core
Version: K-2015.12-SP1
Date   : Fri Nov 11 15:07:50 2016
****************************************



  Attributes
  ----------
      i  -  Including register clock pin internal power
      u  -  User defined power group

                        Internal  Switching  Leakage    Total
Power Group             Power     Power      Power      Power   (     %)  Attrs
--------------------------------------------------------------------------------
clock_network              0.0000    0.0000    0.0000    0.0000 ( 0.00%)  i
register                   0.0000    0.0000    0.0000    0.0000 ( 0.00%)  
combinational           2.175e-04 3.204e-04 1.124e-07 5.380e-04 (14.00%)  
sequential              3.253e-03 4.216e-05 1.015e-07 3.295e-03 (85.75%)  
memory                     0.0000    0.0000    0.0000    0.0000 ( 0.00%)  
io_pad                     0.0000    0.0000    0.0000    0.0000 ( 0.00%)  
black_box                  0.0000 9.684e-06    0.0000 9.684e-06 ( 0.25%)  

  Net Switching Power  = 3.722e-04   ( 9.69%)
  Cell Internal Power  = 3.470e-03   (90.31%)
  Cell Leakage Power   = 2.139e-07   ( 0.01%)
                         ---------
Total Power            = 3.843e-03  (100.00%)

1
