/* Generated by Yosys 0.16+31 (git sha1 81edda473, clang 13.0.1 -fPIC -Os) */

(* cells_not_processed =  1  *)
(* src = "../vtr/verilog/arm_core.v:4393.1-4506.10" *)
module a25_multiply(i_clk, i_core_stall, i_a_in, i_b_in, i_function, i_execute, o_out, o_flags, o_done);
  (* src = "../vtr/verilog/arm_core.v:4494.1-4500.12" *)
  wire [5:0] _000_;
  (* src = "../vtr/verilog/arm_core.v:4458.1-4491.8" *)
  wire [5:0] _001_;
  (* src = "../vtr/verilog/arm_core.v:4458.1-4491.8" *)
  wire [1:0] _002_;
  (* src = "../vtr/verilog/arm_core.v:4494.1-4500.12" *)
  wire _003_;
  (* src = "../vtr/verilog/arm_core.v:4494.1-4500.12" *)
  wire [67:0] _004_;
  (* src = "../vtr/verilog/arm_core.v:4458.1-4491.8" *)
  wire [67:0] _005_;
  (* src = "../vtr/verilog/arm_core.v:4427.13-4427.25" *)
  wire [5:0] _006_;
  (* src = "../vtr/verilog/arm_core.v:4458.1-4491.8" *)
  wire [5:0] _007_;
  (* src = "../vtr/verilog/arm_core.v:4419.13-4419.26" *)
  wire _008_;
  (* src = "../vtr/verilog/arm_core.v:4429.13-4429.28" *)
  wire [67:0] _009_;
  (* src = "../vtr/verilog/arm_core.v:4458.1-4491.8" *)
  wire [67:0] _010_;
  (* src = "../vtr/verilog/arm_core.v:4458.1-4491.8" *)
  wire [5:0] _011_;
  (* src = "../vtr/verilog/arm_core.v:4458.1-4491.8" *)
  wire [67:0] _012_;
  (* src = "../vtr/verilog/arm_core.v:4458.1-4491.8" *)
  wire [67:0] _013_;
  (* src = "../vtr/verilog/arm_core.v:4439.25-4439.49" *)
  wire [33:0] _014_;
  (* src = "../vtr/verilog/arm_core.v:4449.19-4449.43" *)
  wire [33:0] _015_;
  (* src = "../vtr/verilog/arm_core.v:4454.23-4454.61" *)
  wire [32:0] _016_;
  (* src = "../vtr/verilog/arm_core.v:4490.23-4490.35" *)
  wire [5:0] _017_;
  (* src = "../vtr/verilog/arm_core.v:4441.26-4441.47" *)
  wire _018_;
  (* src = "../vtr/verilog/arm_core.v:4442.26-4442.47" *)
  wire _019_;
  (* src = "../vtr/verilog/arm_core.v:4466.34-4466.56" *)
  wire _020_;
  (* src = "../vtr/verilog/arm_core.v:4469.10-4469.23" *)
  wire _021_;
  (* src = "../vtr/verilog/arm_core.v:4473.15-4473.29" *)
  wire _022_;
  (* src = "../vtr/verilog/arm_core.v:4484.9-4484.22" *)
  wire _023_;
  (* src = "../vtr/verilog/arm_core.v:4486.15-4486.29" *)
  wire _024_;
  (* src = "../vtr/verilog/arm_core.v:4487.15-4487.29" *)
  wire _025_;
  (* src = "../vtr/verilog/arm_core.v:4499.40-4499.54" *)
  wire _026_;
  (* src = "../vtr/verilog/arm_core.v:4471.15-4471.29" *)
  wire _027_;
  (* src = "../vtr/verilog/arm_core.v:4473.15-4473.43" *)
  wire _028_;
  (* src = "../vtr/verilog/arm_core.v:4486.15-4486.44" *)
  wire _029_;
  (* src = "../vtr/verilog/arm_core.v:4487.15-4487.44" *)
  wire _030_;
  (* src = "../vtr/verilog/arm_core.v:4486.33-4486.44" *)
  wire _031_;
  (* src = "../vtr/verilog/arm_core.v:4495.10-4495.23" *)
  wire _032_;
  (* src = "../vtr/verilog/arm_core.v:4486.14-4487.45" *)
  wire _033_;
  (* src = "../vtr/verilog/arm_core.v:4439.25-4439.41" *)
  wire [33:0] _034_;
  wire [5:0] _035_;
  wire _036_;
  wire [5:0] _037_;
  wire _038_;
  wire [5:0] _039_;
  wire _040_;
  wire [67:0] _041_;
  wire _042_;
  wire [67:0] _043_;
  wire _044_;
  wire [67:0] _045_;
  wire _046_;
  wire [67:0] _047_;
  wire _048_;
  wire [67:0] _049_;
  wire _050_;
  wire [67:0] _051_;
  wire _052_;
  wire [67:0] _053_;
  wire _054_;
  wire [5:0] _055_;
  wire _056_;
  wire _057_;
  wire _058_;
  (* src = "../vtr/verilog/arm_core.v:4441.26-4443.55" *)
  wire [33:0] _059_;
  (* src = "../vtr/verilog/arm_core.v:4442.26-4443.55" *)
  wire [33:0] _060_;
  (* src = "../vtr/verilog/arm_core.v:4485.23-4485.43" *)
  wire [5:0] _061_;
  (* src = "../vtr/verilog/arm_core.v:4497.28-4497.66" *)
  wire [5:0] _062_;
  (* src = "../vtr/verilog/arm_core.v:4498.28-4498.68" *)
  wire [67:0] _063_;
  (* src = "../vtr/verilog/arm_core.v:4499.28-4499.67" *)
  wire _064_;
  (* src = "../vtr/verilog/arm_core.v:4421.13-4421.23" *)
  wire accumulate;
  (* src = "../vtr/verilog/arm_core.v:4427.13-4427.18" *)
  reg [5:0] count = 6'h00;
  (* src = "../vtr/verilog/arm_core.v:4428.13-4428.22" *)
  wire [5:0] count_nxt;
  (* src = "../vtr/verilog/arm_core.v:4420.10-4420.16" *)
  wire enable;
  (* src = "../vtr/verilog/arm_core.v:4431.13-4431.22" *)
  wire [1:0] flags_nxt;
  (* src = "../vtr/verilog/arm_core.v:4410.29-4410.35" *)
  input [31:0] i_a_in;
  wire [31:0] i_a_in;
  (* src = "../vtr/verilog/arm_core.v:4411.29-4411.35" *)
  input [31:0] i_b_in;
  wire [31:0] i_b_in;
  (* src = "../vtr/verilog/arm_core.v:4407.29-4407.34" *)
  input i_clk;
  wire i_clk;
  (* src = "../vtr/verilog/arm_core.v:4408.29-4408.41" *)
  input i_core_stall;
  wire i_core_stall;
  (* src = "../vtr/verilog/arm_core.v:4413.29-4413.38" *)
  input i_execute;
  wire i_execute;
  (* src = "../vtr/verilog/arm_core.v:4412.29-4412.39" *)
  input [1:0] i_function;
  wire [1:0] i_function;
  (* src = "../vtr/verilog/arm_core.v:4422.13-4422.23" *)
  wire [33:0] multiplier;
  (* src = "../vtr/verilog/arm_core.v:4423.13-4423.27" *)
  wire [33:0] multiplier_bar;
  (* src = "../vtr/verilog/arm_core.v:4417.29-4417.35" *)
  output o_done;
  reg o_done = 1'h0;
  (* src = "../vtr/verilog/arm_core.v:4416.29-4416.36" *)
  output [1:0] o_flags;
  wire [1:0] o_flags;
  (* src = "../vtr/verilog/arm_core.v:4415.29-4415.34" *)
  output [31:0] o_out;
  wire [31:0] o_out;
  (* src = "../vtr/verilog/arm_core.v:4429.13-4429.20" *)
  reg [67:0] product = 68'h00000000000000000;
  (* src = "../vtr/verilog/arm_core.v:4430.13-4430.24" *)
  wire [67:0] product_nxt;
  (* src = "../vtr/verilog/arm_core.v:4424.13-4424.16" *)
  wire [33:0] sum;
  (* src = "../vtr/verilog/arm_core.v:4425.13-4425.20" *)
  wire [33:0] sum34_b;
  (* src = "../vtr/verilog/arm_core.v:4432.13-4432.21" *)
  wire [32:0] sum_acc1;
  assign _014_ = _034_ + (* src = "../vtr/verilog/arm_core.v:4439.25-4439.49" *) 34'h000000001;
  assign _015_ = product[67:34] + (* src = "../vtr/verilog/arm_core.v:4449.19-4449.43" *) sum34_b;
  assign _016_ = { 1'h0, product[32:1] } + (* src = "../vtr/verilog/arm_core.v:4454.23-4454.61" *) { 1'h0, i_a_in };
  assign _017_ = count + (* src = "../vtr/verilog/arm_core.v:4490.23-4490.35" *) 1'h1;
  assign _018_ = product[1:0] == (* src = "../vtr/verilog/arm_core.v:4441.26-4441.47" *) 2'h1;
  assign _019_ = product[1:0] == (* src = "../vtr/verilog/arm_core.v:4442.26-4442.47" *) 2'h2;
  assign _020_ = ! (* src = "../vtr/verilog/arm_core.v:4466.34-4466.56" *) product[32:1];
  assign _021_ = ! (* src = "../vtr/verilog/arm_core.v:4469.10-4469.23" *) count;
  assign _022_ = count == (* src = "../vtr/verilog/arm_core.v:4473.15-4473.29" *) 6'h22;
  assign _023_ = ! (* src = "../vtr/verilog/arm_core.v:4484.9-4484.22" *) count;
  assign _024_ = count == (* src = "../vtr/verilog/arm_core.v:4486.15-4486.29" *) 6'h22;
  assign _025_ = count == (* src = "../vtr/verilog/arm_core.v:4487.15-4487.29" *) 6'h23;
  assign _026_ = count == (* src = "../vtr/verilog/arm_core.v:4499.40-4499.54" *) 6'h1f;
  assign _027_ = count <= (* src = "../vtr/verilog/arm_core.v:4471.15-4471.29" *) 6'h21;
  assign _028_ = _022_ && (* src = "../vtr/verilog/arm_core.v:4473.15-4473.43" *) accumulate;
  assign _029_ = _024_ && (* src = "../vtr/verilog/arm_core.v:4486.15-4486.44" *) _031_;
  assign _030_ = _025_ && (* src = "../vtr/verilog/arm_core.v:4487.15-4487.44" *) accumulate;
  assign _031_ = ! (* src = "../vtr/verilog/arm_core.v:4486.33-4486.44" *) accumulate;
  assign _032_ = ! (* src = "../vtr/verilog/arm_core.v:4495.10-4495.23" *) i_core_stall;
  assign _033_ = _029_ || (* src = "../vtr/verilog/arm_core.v:4486.14-4487.45" *) _030_;
  assign _034_ = ~ (* src = "../vtr/verilog/arm_core.v:4439.25-4439.41" *) { 2'h0, i_a_in };
  (* src = "../vtr/verilog/arm_core.v:4494.1-4500.12" *)
  always @(posedge i_clk)
    o_done <= _057_;
  (* src = "../vtr/verilog/arm_core.v:4494.1-4500.12" *)
  always @(posedge i_clk)
    count <= _055_;
  (* src = "../vtr/verilog/arm_core.v:4494.1-4500.12" *)
  always @(posedge i_clk)
    product <= _053_;
  assign _035_ = _036_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/arm_core.v:4486.14-4487.45|../vtr/verilog/arm_core.v:4486.10-4490.36" *) 6'h00 : _017_;
  assign _037_ = _038_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/arm_core.v:4484.9-4484.22|../vtr/verilog/arm_core.v:4484.5-4490.36" *) 6'hxx : _035_;
  assign _039_ = _040_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/arm_core.v:4484.9-4484.22|../vtr/verilog/arm_core.v:4484.5-4490.36" *) _061_ : _011_;
  assign _041_ = _042_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/arm_core.v:4473.15-4473.43|../vtr/verilog/arm_core.v:4473.10-4480.39" *) { 3'h0, product[64:33], _016_[31:0], 1'h0 } : product;
  assign _043_ = _044_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/arm_core.v:4471.15-4471.29|../vtr/verilog/arm_core.v:4471.10-4480.39" *) 68'hxxxxxxxxxxxxxxxxx : _041_;
  assign _045_ = _046_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/arm_core.v:4469.10-4469.23|../vtr/verilog/arm_core.v:4469.5-4480.39" *) 68'hxxxxxxxxxxxxxxxxx : _043_;
  assign _047_ = _048_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/arm_core.v:4471.15-4471.29|../vtr/verilog/arm_core.v:4471.10-4480.39" *) { _015_[33], _015_, product[33:1] } : _013_;
  assign _049_ = _050_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/arm_core.v:4469.10-4469.23|../vtr/verilog/arm_core.v:4469.5-4480.39" *) 68'hxxxxxxxxxxxxxxxxx : _047_;
  assign _051_ = _052_ ? (* full_case = 32'd1 *) (* src = "../vtr/verilog/arm_core.v:4469.10-4469.23|../vtr/verilog/arm_core.v:4469.5-4480.39" *) { 35'h000000000, i_b_in, 1'h0 } : _012_;
  assign _053_ = i_core_stall ? (* src = "../vtr/verilog/arm_core.v:4495.10-4495.23|../vtr/verilog/arm_core.v:4495.5-4500.12" *) product : _063_;
  assign _055_ = i_core_stall ? (* src = "../vtr/verilog/arm_core.v:4495.10-4495.23|../vtr/verilog/arm_core.v:4495.5-4500.12" *) count : _062_;
  assign _057_ = i_core_stall ? (* src = "../vtr/verilog/arm_core.v:4495.10-4495.23|../vtr/verilog/arm_core.v:4495.5-4500.12" *) o_done : _064_;
  assign _059_ = _018_ ? (* src = "../vtr/verilog/arm_core.v:4441.26-4443.55" *) multiplier : _060_;
  assign _060_ = _019_ ? (* src = "../vtr/verilog/arm_core.v:4442.26-4443.55" *) multiplier_bar : 34'h000000000;
  assign _061_ = enable ? (* src = "../vtr/verilog/arm_core.v:4485.23-4485.43" *) 6'h01 : 6'h00;
  assign _062_ = i_execute ? (* src = "../vtr/verilog/arm_core.v:4497.28-4497.66" *) count_nxt : count;
  assign _063_ = i_execute ? (* src = "../vtr/verilog/arm_core.v:4498.28-4498.68" *) product_nxt : product;
  assign _064_ = i_execute ? (* src = "../vtr/verilog/arm_core.v:4499.28-4499.67" *) _026_ : o_done;
  assign enable = i_function[0];
  assign accumulate = i_function[1];
  assign multiplier = { 2'h0, i_a_in };
  assign multiplier_bar = _014_;
  assign sum34_b = _059_;
  assign sum = _015_;
  assign sum_acc1 = _016_;
  assign o_out = product[32:1];
  assign o_flags = flags_nxt;
  assign _008_ = 1'h0;
  assign _006_ = 6'h00;
  assign _009_ = 68'h00000000000000000;
  assign _001_ = _007_;
  assign _005_ = _010_;
  assign _002_ = { product[32], _020_ };
  assign _036_ = _033_;
  assign _038_ = _023_;
  assign _011_ = _037_;
  assign _040_ = _023_;
  assign _007_ = _039_;
  assign _042_ = _028_;
  assign _044_ = _027_;
  assign _046_ = _021_;
  assign _013_ = _045_;
  assign _048_ = _027_;
  assign _050_ = _021_;
  assign _012_ = _049_;
  assign _052_ = _021_;
  assign _010_ = _051_;
  assign _054_ = _032_;
  assign _004_ = _053_;
  assign _056_ = _032_;
  assign _000_ = _055_;
  assign _058_ = _032_;
  assign _003_ = _057_;
  assign count_nxt = _039_;
  assign product_nxt = _051_;
  assign flags_nxt = { product[32], _020_ };
endmodule
