
tx500_decoder.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000b8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002954  080000b8  080000b8  000100b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000090  08002a0c  08002a0c  00012a0c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002a9c  08002a9c  0002000c  2**0
                  CONTENTS
  4 .ARM          00000000  08002a9c  08002a9c  0002000c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08002a9c  08002a9c  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002a9c  08002a9c  00012a9c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08002aa0  08002aa0  00012aa0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  08002aa4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000007c  2000000c  08002ab0  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000088  08002ab0  00020088  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020034  2**0
                  CONTENTS, READONLY
 13 .debug_info   00006f9b  00000000  00000000  00020077  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001bb8  00000000  00000000  00027012  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000008e8  00000000  00000000  00028bd0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000695  00000000  00000000  000294b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00015e9d  00000000  00000000  00029b4d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000091b1  00000000  00000000  0003f9ea  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0008262d  00000000  00000000  00048b9b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00001e4c  00000000  00000000  000cb1c8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006b  00000000  00000000  000cd014  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000b8 <__do_global_dtors_aux>:
 80000b8:	b510      	push	{r4, lr}
 80000ba:	4c06      	ldr	r4, [pc, #24]	; (80000d4 <__do_global_dtors_aux+0x1c>)
 80000bc:	7823      	ldrb	r3, [r4, #0]
 80000be:	2b00      	cmp	r3, #0
 80000c0:	d107      	bne.n	80000d2 <__do_global_dtors_aux+0x1a>
 80000c2:	4b05      	ldr	r3, [pc, #20]	; (80000d8 <__do_global_dtors_aux+0x20>)
 80000c4:	2b00      	cmp	r3, #0
 80000c6:	d002      	beq.n	80000ce <__do_global_dtors_aux+0x16>
 80000c8:	4804      	ldr	r0, [pc, #16]	; (80000dc <__do_global_dtors_aux+0x24>)
 80000ca:	e000      	b.n	80000ce <__do_global_dtors_aux+0x16>
 80000cc:	bf00      	nop
 80000ce:	2301      	movs	r3, #1
 80000d0:	7023      	strb	r3, [r4, #0]
 80000d2:	bd10      	pop	{r4, pc}
 80000d4:	2000000c 	.word	0x2000000c
 80000d8:	00000000 	.word	0x00000000
 80000dc:	080029f4 	.word	0x080029f4

080000e0 <frame_dummy>:
 80000e0:	4b04      	ldr	r3, [pc, #16]	; (80000f4 <frame_dummy+0x14>)
 80000e2:	b510      	push	{r4, lr}
 80000e4:	2b00      	cmp	r3, #0
 80000e6:	d003      	beq.n	80000f0 <frame_dummy+0x10>
 80000e8:	4903      	ldr	r1, [pc, #12]	; (80000f8 <frame_dummy+0x18>)
 80000ea:	4804      	ldr	r0, [pc, #16]	; (80000fc <frame_dummy+0x1c>)
 80000ec:	e000      	b.n	80000f0 <frame_dummy+0x10>
 80000ee:	bf00      	nop
 80000f0:	bd10      	pop	{r4, pc}
 80000f2:	46c0      	nop			; (mov r8, r8)
 80000f4:	00000000 	.word	0x00000000
 80000f8:	20000010 	.word	0x20000010
 80000fc:	080029f4 	.word	0x080029f4

08000100 <__udivsi3>:
 8000100:	2200      	movs	r2, #0
 8000102:	0843      	lsrs	r3, r0, #1
 8000104:	428b      	cmp	r3, r1
 8000106:	d374      	bcc.n	80001f2 <__udivsi3+0xf2>
 8000108:	0903      	lsrs	r3, r0, #4
 800010a:	428b      	cmp	r3, r1
 800010c:	d35f      	bcc.n	80001ce <__udivsi3+0xce>
 800010e:	0a03      	lsrs	r3, r0, #8
 8000110:	428b      	cmp	r3, r1
 8000112:	d344      	bcc.n	800019e <__udivsi3+0x9e>
 8000114:	0b03      	lsrs	r3, r0, #12
 8000116:	428b      	cmp	r3, r1
 8000118:	d328      	bcc.n	800016c <__udivsi3+0x6c>
 800011a:	0c03      	lsrs	r3, r0, #16
 800011c:	428b      	cmp	r3, r1
 800011e:	d30d      	bcc.n	800013c <__udivsi3+0x3c>
 8000120:	22ff      	movs	r2, #255	; 0xff
 8000122:	0209      	lsls	r1, r1, #8
 8000124:	ba12      	rev	r2, r2
 8000126:	0c03      	lsrs	r3, r0, #16
 8000128:	428b      	cmp	r3, r1
 800012a:	d302      	bcc.n	8000132 <__udivsi3+0x32>
 800012c:	1212      	asrs	r2, r2, #8
 800012e:	0209      	lsls	r1, r1, #8
 8000130:	d065      	beq.n	80001fe <__udivsi3+0xfe>
 8000132:	0b03      	lsrs	r3, r0, #12
 8000134:	428b      	cmp	r3, r1
 8000136:	d319      	bcc.n	800016c <__udivsi3+0x6c>
 8000138:	e000      	b.n	800013c <__udivsi3+0x3c>
 800013a:	0a09      	lsrs	r1, r1, #8
 800013c:	0bc3      	lsrs	r3, r0, #15
 800013e:	428b      	cmp	r3, r1
 8000140:	d301      	bcc.n	8000146 <__udivsi3+0x46>
 8000142:	03cb      	lsls	r3, r1, #15
 8000144:	1ac0      	subs	r0, r0, r3
 8000146:	4152      	adcs	r2, r2
 8000148:	0b83      	lsrs	r3, r0, #14
 800014a:	428b      	cmp	r3, r1
 800014c:	d301      	bcc.n	8000152 <__udivsi3+0x52>
 800014e:	038b      	lsls	r3, r1, #14
 8000150:	1ac0      	subs	r0, r0, r3
 8000152:	4152      	adcs	r2, r2
 8000154:	0b43      	lsrs	r3, r0, #13
 8000156:	428b      	cmp	r3, r1
 8000158:	d301      	bcc.n	800015e <__udivsi3+0x5e>
 800015a:	034b      	lsls	r3, r1, #13
 800015c:	1ac0      	subs	r0, r0, r3
 800015e:	4152      	adcs	r2, r2
 8000160:	0b03      	lsrs	r3, r0, #12
 8000162:	428b      	cmp	r3, r1
 8000164:	d301      	bcc.n	800016a <__udivsi3+0x6a>
 8000166:	030b      	lsls	r3, r1, #12
 8000168:	1ac0      	subs	r0, r0, r3
 800016a:	4152      	adcs	r2, r2
 800016c:	0ac3      	lsrs	r3, r0, #11
 800016e:	428b      	cmp	r3, r1
 8000170:	d301      	bcc.n	8000176 <__udivsi3+0x76>
 8000172:	02cb      	lsls	r3, r1, #11
 8000174:	1ac0      	subs	r0, r0, r3
 8000176:	4152      	adcs	r2, r2
 8000178:	0a83      	lsrs	r3, r0, #10
 800017a:	428b      	cmp	r3, r1
 800017c:	d301      	bcc.n	8000182 <__udivsi3+0x82>
 800017e:	028b      	lsls	r3, r1, #10
 8000180:	1ac0      	subs	r0, r0, r3
 8000182:	4152      	adcs	r2, r2
 8000184:	0a43      	lsrs	r3, r0, #9
 8000186:	428b      	cmp	r3, r1
 8000188:	d301      	bcc.n	800018e <__udivsi3+0x8e>
 800018a:	024b      	lsls	r3, r1, #9
 800018c:	1ac0      	subs	r0, r0, r3
 800018e:	4152      	adcs	r2, r2
 8000190:	0a03      	lsrs	r3, r0, #8
 8000192:	428b      	cmp	r3, r1
 8000194:	d301      	bcc.n	800019a <__udivsi3+0x9a>
 8000196:	020b      	lsls	r3, r1, #8
 8000198:	1ac0      	subs	r0, r0, r3
 800019a:	4152      	adcs	r2, r2
 800019c:	d2cd      	bcs.n	800013a <__udivsi3+0x3a>
 800019e:	09c3      	lsrs	r3, r0, #7
 80001a0:	428b      	cmp	r3, r1
 80001a2:	d301      	bcc.n	80001a8 <__udivsi3+0xa8>
 80001a4:	01cb      	lsls	r3, r1, #7
 80001a6:	1ac0      	subs	r0, r0, r3
 80001a8:	4152      	adcs	r2, r2
 80001aa:	0983      	lsrs	r3, r0, #6
 80001ac:	428b      	cmp	r3, r1
 80001ae:	d301      	bcc.n	80001b4 <__udivsi3+0xb4>
 80001b0:	018b      	lsls	r3, r1, #6
 80001b2:	1ac0      	subs	r0, r0, r3
 80001b4:	4152      	adcs	r2, r2
 80001b6:	0943      	lsrs	r3, r0, #5
 80001b8:	428b      	cmp	r3, r1
 80001ba:	d301      	bcc.n	80001c0 <__udivsi3+0xc0>
 80001bc:	014b      	lsls	r3, r1, #5
 80001be:	1ac0      	subs	r0, r0, r3
 80001c0:	4152      	adcs	r2, r2
 80001c2:	0903      	lsrs	r3, r0, #4
 80001c4:	428b      	cmp	r3, r1
 80001c6:	d301      	bcc.n	80001cc <__udivsi3+0xcc>
 80001c8:	010b      	lsls	r3, r1, #4
 80001ca:	1ac0      	subs	r0, r0, r3
 80001cc:	4152      	adcs	r2, r2
 80001ce:	08c3      	lsrs	r3, r0, #3
 80001d0:	428b      	cmp	r3, r1
 80001d2:	d301      	bcc.n	80001d8 <__udivsi3+0xd8>
 80001d4:	00cb      	lsls	r3, r1, #3
 80001d6:	1ac0      	subs	r0, r0, r3
 80001d8:	4152      	adcs	r2, r2
 80001da:	0883      	lsrs	r3, r0, #2
 80001dc:	428b      	cmp	r3, r1
 80001de:	d301      	bcc.n	80001e4 <__udivsi3+0xe4>
 80001e0:	008b      	lsls	r3, r1, #2
 80001e2:	1ac0      	subs	r0, r0, r3
 80001e4:	4152      	adcs	r2, r2
 80001e6:	0843      	lsrs	r3, r0, #1
 80001e8:	428b      	cmp	r3, r1
 80001ea:	d301      	bcc.n	80001f0 <__udivsi3+0xf0>
 80001ec:	004b      	lsls	r3, r1, #1
 80001ee:	1ac0      	subs	r0, r0, r3
 80001f0:	4152      	adcs	r2, r2
 80001f2:	1a41      	subs	r1, r0, r1
 80001f4:	d200      	bcs.n	80001f8 <__udivsi3+0xf8>
 80001f6:	4601      	mov	r1, r0
 80001f8:	4152      	adcs	r2, r2
 80001fa:	4610      	mov	r0, r2
 80001fc:	4770      	bx	lr
 80001fe:	e7ff      	b.n	8000200 <__udivsi3+0x100>
 8000200:	b501      	push	{r0, lr}
 8000202:	2000      	movs	r0, #0
 8000204:	f000 f806 	bl	8000214 <__aeabi_idiv0>
 8000208:	bd02      	pop	{r1, pc}
 800020a:	46c0      	nop			; (mov r8, r8)

0800020c <__aeabi_uidivmod>:
 800020c:	2900      	cmp	r1, #0
 800020e:	d0f7      	beq.n	8000200 <__udivsi3+0x100>
 8000210:	e776      	b.n	8000100 <__udivsi3>
 8000212:	4770      	bx	lr

08000214 <__aeabi_idiv0>:
 8000214:	4770      	bx	lr
 8000216:	46c0      	nop			; (mov r8, r8)

08000218 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000218:	b580      	push	{r7, lr}
 800021a:	b082      	sub	sp, #8
 800021c:	af00      	add	r7, sp, #0
 800021e:	0002      	movs	r2, r0
 8000220:	1dfb      	adds	r3, r7, #7
 8000222:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000224:	1dfb      	adds	r3, r7, #7
 8000226:	781b      	ldrb	r3, [r3, #0]
 8000228:	2b7f      	cmp	r3, #127	; 0x7f
 800022a:	d809      	bhi.n	8000240 <__NVIC_EnableIRQ+0x28>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800022c:	1dfb      	adds	r3, r7, #7
 800022e:	781b      	ldrb	r3, [r3, #0]
 8000230:	001a      	movs	r2, r3
 8000232:	231f      	movs	r3, #31
 8000234:	401a      	ands	r2, r3
 8000236:	4b04      	ldr	r3, [pc, #16]	; (8000248 <__NVIC_EnableIRQ+0x30>)
 8000238:	2101      	movs	r1, #1
 800023a:	4091      	lsls	r1, r2
 800023c:	000a      	movs	r2, r1
 800023e:	601a      	str	r2, [r3, #0]
    __COMPILER_BARRIER();
  }
}
 8000240:	46c0      	nop			; (mov r8, r8)
 8000242:	46bd      	mov	sp, r7
 8000244:	b002      	add	sp, #8
 8000246:	bd80      	pop	{r7, pc}
 8000248:	e000e100 	.word	0xe000e100

0800024c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800024c:	b590      	push	{r4, r7, lr}
 800024e:	b083      	sub	sp, #12
 8000250:	af00      	add	r7, sp, #0
 8000252:	0002      	movs	r2, r0
 8000254:	6039      	str	r1, [r7, #0]
 8000256:	1dfb      	adds	r3, r7, #7
 8000258:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 800025a:	1dfb      	adds	r3, r7, #7
 800025c:	781b      	ldrb	r3, [r3, #0]
 800025e:	2b7f      	cmp	r3, #127	; 0x7f
 8000260:	d828      	bhi.n	80002b4 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000262:	4a2f      	ldr	r2, [pc, #188]	; (8000320 <__NVIC_SetPriority+0xd4>)
 8000264:	1dfb      	adds	r3, r7, #7
 8000266:	781b      	ldrb	r3, [r3, #0]
 8000268:	b25b      	sxtb	r3, r3
 800026a:	089b      	lsrs	r3, r3, #2
 800026c:	33c0      	adds	r3, #192	; 0xc0
 800026e:	009b      	lsls	r3, r3, #2
 8000270:	589b      	ldr	r3, [r3, r2]
 8000272:	1dfa      	adds	r2, r7, #7
 8000274:	7812      	ldrb	r2, [r2, #0]
 8000276:	0011      	movs	r1, r2
 8000278:	2203      	movs	r2, #3
 800027a:	400a      	ands	r2, r1
 800027c:	00d2      	lsls	r2, r2, #3
 800027e:	21ff      	movs	r1, #255	; 0xff
 8000280:	4091      	lsls	r1, r2
 8000282:	000a      	movs	r2, r1
 8000284:	43d2      	mvns	r2, r2
 8000286:	401a      	ands	r2, r3
 8000288:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800028a:	683b      	ldr	r3, [r7, #0]
 800028c:	019b      	lsls	r3, r3, #6
 800028e:	22ff      	movs	r2, #255	; 0xff
 8000290:	401a      	ands	r2, r3
 8000292:	1dfb      	adds	r3, r7, #7
 8000294:	781b      	ldrb	r3, [r3, #0]
 8000296:	0018      	movs	r0, r3
 8000298:	2303      	movs	r3, #3
 800029a:	4003      	ands	r3, r0
 800029c:	00db      	lsls	r3, r3, #3
 800029e:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80002a0:	481f      	ldr	r0, [pc, #124]	; (8000320 <__NVIC_SetPriority+0xd4>)
 80002a2:	1dfb      	adds	r3, r7, #7
 80002a4:	781b      	ldrb	r3, [r3, #0]
 80002a6:	b25b      	sxtb	r3, r3
 80002a8:	089b      	lsrs	r3, r3, #2
 80002aa:	430a      	orrs	r2, r1
 80002ac:	33c0      	adds	r3, #192	; 0xc0
 80002ae:	009b      	lsls	r3, r3, #2
 80002b0:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 80002b2:	e031      	b.n	8000318 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80002b4:	4a1b      	ldr	r2, [pc, #108]	; (8000324 <__NVIC_SetPriority+0xd8>)
 80002b6:	1dfb      	adds	r3, r7, #7
 80002b8:	781b      	ldrb	r3, [r3, #0]
 80002ba:	0019      	movs	r1, r3
 80002bc:	230f      	movs	r3, #15
 80002be:	400b      	ands	r3, r1
 80002c0:	3b08      	subs	r3, #8
 80002c2:	089b      	lsrs	r3, r3, #2
 80002c4:	3306      	adds	r3, #6
 80002c6:	009b      	lsls	r3, r3, #2
 80002c8:	18d3      	adds	r3, r2, r3
 80002ca:	3304      	adds	r3, #4
 80002cc:	681b      	ldr	r3, [r3, #0]
 80002ce:	1dfa      	adds	r2, r7, #7
 80002d0:	7812      	ldrb	r2, [r2, #0]
 80002d2:	0011      	movs	r1, r2
 80002d4:	2203      	movs	r2, #3
 80002d6:	400a      	ands	r2, r1
 80002d8:	00d2      	lsls	r2, r2, #3
 80002da:	21ff      	movs	r1, #255	; 0xff
 80002dc:	4091      	lsls	r1, r2
 80002de:	000a      	movs	r2, r1
 80002e0:	43d2      	mvns	r2, r2
 80002e2:	401a      	ands	r2, r3
 80002e4:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80002e6:	683b      	ldr	r3, [r7, #0]
 80002e8:	019b      	lsls	r3, r3, #6
 80002ea:	22ff      	movs	r2, #255	; 0xff
 80002ec:	401a      	ands	r2, r3
 80002ee:	1dfb      	adds	r3, r7, #7
 80002f0:	781b      	ldrb	r3, [r3, #0]
 80002f2:	0018      	movs	r0, r3
 80002f4:	2303      	movs	r3, #3
 80002f6:	4003      	ands	r3, r0
 80002f8:	00db      	lsls	r3, r3, #3
 80002fa:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80002fc:	4809      	ldr	r0, [pc, #36]	; (8000324 <__NVIC_SetPriority+0xd8>)
 80002fe:	1dfb      	adds	r3, r7, #7
 8000300:	781b      	ldrb	r3, [r3, #0]
 8000302:	001c      	movs	r4, r3
 8000304:	230f      	movs	r3, #15
 8000306:	4023      	ands	r3, r4
 8000308:	3b08      	subs	r3, #8
 800030a:	089b      	lsrs	r3, r3, #2
 800030c:	430a      	orrs	r2, r1
 800030e:	3306      	adds	r3, #6
 8000310:	009b      	lsls	r3, r3, #2
 8000312:	18c3      	adds	r3, r0, r3
 8000314:	3304      	adds	r3, #4
 8000316:	601a      	str	r2, [r3, #0]
}
 8000318:	46c0      	nop			; (mov r8, r8)
 800031a:	46bd      	mov	sp, r7
 800031c:	b003      	add	sp, #12
 800031e:	bd90      	pop	{r4, r7, pc}
 8000320:	e000e100 	.word	0xe000e100
 8000324:	e000ed00 	.word	0xe000ed00

08000328 <LL_TIM_EnableCounter>:
  * @rmtoll CR1          CEN           LL_TIM_EnableCounter
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_EnableCounter(TIM_TypeDef *TIMx)
{
 8000328:	b580      	push	{r7, lr}
 800032a:	b082      	sub	sp, #8
 800032c:	af00      	add	r7, sp, #0
 800032e:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->CR1, TIM_CR1_CEN);
 8000330:	687b      	ldr	r3, [r7, #4]
 8000332:	681b      	ldr	r3, [r3, #0]
 8000334:	2201      	movs	r2, #1
 8000336:	431a      	orrs	r2, r3
 8000338:	687b      	ldr	r3, [r7, #4]
 800033a:	601a      	str	r2, [r3, #0]
}
 800033c:	46c0      	nop			; (mov r8, r8)
 800033e:	46bd      	mov	sp, r7
 8000340:	b002      	add	sp, #8
 8000342:	bd80      	pop	{r7, pc}

08000344 <LL_TIM_EnableARRPreload>:
  * @rmtoll CR1          ARPE          LL_TIM_EnableARRPreload
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_EnableARRPreload(TIM_TypeDef *TIMx)
{
 8000344:	b580      	push	{r7, lr}
 8000346:	b082      	sub	sp, #8
 8000348:	af00      	add	r7, sp, #0
 800034a:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->CR1, TIM_CR1_ARPE);
 800034c:	687b      	ldr	r3, [r7, #4]
 800034e:	681b      	ldr	r3, [r3, #0]
 8000350:	2280      	movs	r2, #128	; 0x80
 8000352:	431a      	orrs	r2, r3
 8000354:	687b      	ldr	r3, [r7, #4]
 8000356:	601a      	str	r2, [r3, #0]
}
 8000358:	46c0      	nop			; (mov r8, r8)
 800035a:	46bd      	mov	sp, r7
 800035c:	b002      	add	sp, #8
 800035e:	bd80      	pop	{r7, pc}

08000360 <LL_TIM_EnableIT_UPDATE>:
  * @rmtoll DIER         UIE           LL_TIM_EnableIT_UPDATE
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_EnableIT_UPDATE(TIM_TypeDef *TIMx)
{
 8000360:	b580      	push	{r7, lr}
 8000362:	b082      	sub	sp, #8
 8000364:	af00      	add	r7, sp, #0
 8000366:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->DIER, TIM_DIER_UIE);
 8000368:	687b      	ldr	r3, [r7, #4]
 800036a:	68db      	ldr	r3, [r3, #12]
 800036c:	2201      	movs	r2, #1
 800036e:	431a      	orrs	r2, r3
 8000370:	687b      	ldr	r3, [r7, #4]
 8000372:	60da      	str	r2, [r3, #12]
}
 8000374:	46c0      	nop			; (mov r8, r8)
 8000376:	46bd      	mov	sp, r7
 8000378:	b002      	add	sp, #8
 800037a:	bd80      	pop	{r7, pc}

0800037c <LL_USART_Enable>:
  * @rmtoll CR1          UE            LL_USART_Enable
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_Enable(USART_TypeDef *USARTx)
{
 800037c:	b580      	push	{r7, lr}
 800037e:	b082      	sub	sp, #8
 8000380:	af00      	add	r7, sp, #0
 8000382:	6078      	str	r0, [r7, #4]
  SET_BIT(USARTx->CR1, USART_CR1_UE);
 8000384:	687b      	ldr	r3, [r7, #4]
 8000386:	681b      	ldr	r3, [r3, #0]
 8000388:	2201      	movs	r2, #1
 800038a:	431a      	orrs	r2, r3
 800038c:	687b      	ldr	r3, [r7, #4]
 800038e:	601a      	str	r2, [r3, #0]
}
 8000390:	46c0      	nop			; (mov r8, r8)
 8000392:	46bd      	mov	sp, r7
 8000394:	b002      	add	sp, #8
 8000396:	bd80      	pop	{r7, pc}

08000398 <LL_USART_DisableFIFO>:
  * @rmtoll CR1          FIFOEN        LL_USART_DisableFIFO
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_DisableFIFO(USART_TypeDef *USARTx)
{
 8000398:	b580      	push	{r7, lr}
 800039a:	b082      	sub	sp, #8
 800039c:	af00      	add	r7, sp, #0
 800039e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(USARTx->CR1, USART_CR1_FIFOEN);
 80003a0:	687b      	ldr	r3, [r7, #4]
 80003a2:	681b      	ldr	r3, [r3, #0]
 80003a4:	4a03      	ldr	r2, [pc, #12]	; (80003b4 <LL_USART_DisableFIFO+0x1c>)
 80003a6:	401a      	ands	r2, r3
 80003a8:	687b      	ldr	r3, [r7, #4]
 80003aa:	601a      	str	r2, [r3, #0]
}
 80003ac:	46c0      	nop			; (mov r8, r8)
 80003ae:	46bd      	mov	sp, r7
 80003b0:	b002      	add	sp, #8
 80003b2:	bd80      	pop	{r7, pc}
 80003b4:	dfffffff 	.word	0xdfffffff

080003b8 <LL_USART_SetTXFIFOThreshold>:
  *         @arg @ref LL_USART_FIFOTHRESHOLD_7_8
  *         @arg @ref LL_USART_FIFOTHRESHOLD_8_8
  * @retval None
  */
__STATIC_INLINE void LL_USART_SetTXFIFOThreshold(USART_TypeDef *USARTx, uint32_t Threshold)
{
 80003b8:	b580      	push	{r7, lr}
 80003ba:	b086      	sub	sp, #24
 80003bc:	af00      	add	r7, sp, #0
 80003be:	6078      	str	r0, [r7, #4]
 80003c0:	6039      	str	r1, [r7, #0]
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80003c2:	f3ef 8310 	mrs	r3, PRIMASK
 80003c6:	60bb      	str	r3, [r7, #8]
  return(result);
 80003c8:	68bb      	ldr	r3, [r7, #8]
  ATOMIC_MODIFY_REG(USARTx->CR3, USART_CR3_TXFTCFG, Threshold << USART_CR3_TXFTCFG_Pos);
 80003ca:	617b      	str	r3, [r7, #20]
 80003cc:	2301      	movs	r3, #1
 80003ce:	60fb      	str	r3, [r7, #12]
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80003d0:	68fb      	ldr	r3, [r7, #12]
 80003d2:	f383 8810 	msr	PRIMASK, r3
}
 80003d6:	46c0      	nop			; (mov r8, r8)
 80003d8:	687b      	ldr	r3, [r7, #4]
 80003da:	689b      	ldr	r3, [r3, #8]
 80003dc:	00db      	lsls	r3, r3, #3
 80003de:	08da      	lsrs	r2, r3, #3
 80003e0:	683b      	ldr	r3, [r7, #0]
 80003e2:	075b      	lsls	r3, r3, #29
 80003e4:	431a      	orrs	r2, r3
 80003e6:	687b      	ldr	r3, [r7, #4]
 80003e8:	609a      	str	r2, [r3, #8]
 80003ea:	697b      	ldr	r3, [r7, #20]
 80003ec:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80003ee:	693b      	ldr	r3, [r7, #16]
 80003f0:	f383 8810 	msr	PRIMASK, r3
}
 80003f4:	46c0      	nop			; (mov r8, r8)
}
 80003f6:	46c0      	nop			; (mov r8, r8)
 80003f8:	46bd      	mov	sp, r7
 80003fa:	b006      	add	sp, #24
 80003fc:	bd80      	pop	{r7, pc}
	...

08000400 <LL_USART_SetRXFIFOThreshold>:
  *         @arg @ref LL_USART_FIFOTHRESHOLD_7_8
  *         @arg @ref LL_USART_FIFOTHRESHOLD_8_8
  * @retval None
  */
__STATIC_INLINE void LL_USART_SetRXFIFOThreshold(USART_TypeDef *USARTx, uint32_t Threshold)
{
 8000400:	b580      	push	{r7, lr}
 8000402:	b086      	sub	sp, #24
 8000404:	af00      	add	r7, sp, #0
 8000406:	6078      	str	r0, [r7, #4]
 8000408:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800040a:	f3ef 8310 	mrs	r3, PRIMASK
 800040e:	60bb      	str	r3, [r7, #8]
  return(result);
 8000410:	68bb      	ldr	r3, [r7, #8]
  ATOMIC_MODIFY_REG(USARTx->CR3, USART_CR3_RXFTCFG, Threshold << USART_CR3_RXFTCFG_Pos);
 8000412:	617b      	str	r3, [r7, #20]
 8000414:	2301      	movs	r3, #1
 8000416:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8000418:	68fb      	ldr	r3, [r7, #12]
 800041a:	f383 8810 	msr	PRIMASK, r3
}
 800041e:	46c0      	nop			; (mov r8, r8)
 8000420:	687b      	ldr	r3, [r7, #4]
 8000422:	689b      	ldr	r3, [r3, #8]
 8000424:	4a08      	ldr	r2, [pc, #32]	; (8000448 <LL_USART_SetRXFIFOThreshold+0x48>)
 8000426:	401a      	ands	r2, r3
 8000428:	683b      	ldr	r3, [r7, #0]
 800042a:	065b      	lsls	r3, r3, #25
 800042c:	431a      	orrs	r2, r3
 800042e:	687b      	ldr	r3, [r7, #4]
 8000430:	609a      	str	r2, [r3, #8]
 8000432:	697b      	ldr	r3, [r7, #20]
 8000434:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8000436:	693b      	ldr	r3, [r7, #16]
 8000438:	f383 8810 	msr	PRIMASK, r3
}
 800043c:	46c0      	nop			; (mov r8, r8)
}
 800043e:	46c0      	nop			; (mov r8, r8)
 8000440:	46bd      	mov	sp, r7
 8000442:	b006      	add	sp, #24
 8000444:	bd80      	pop	{r7, pc}
 8000446:	46c0      	nop			; (mov r8, r8)
 8000448:	f1ffffff 	.word	0xf1ffffff

0800044c <LL_USART_ConfigAsyncMode>:
  *         CR3          HDSEL         LL_USART_ConfigAsyncMode
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_ConfigAsyncMode(USART_TypeDef *USARTx)
{
 800044c:	b580      	push	{r7, lr}
 800044e:	b082      	sub	sp, #8
 8000450:	af00      	add	r7, sp, #0
 8000452:	6078      	str	r0, [r7, #4]
  /* In Asynchronous mode, the following bits must be kept cleared:
  - LINEN, CLKEN bits in the USART_CR2 register,
  - SCEN, IREN and HDSEL bits in the USART_CR3 register.
  */
  CLEAR_BIT(USARTx->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8000454:	687b      	ldr	r3, [r7, #4]
 8000456:	685b      	ldr	r3, [r3, #4]
 8000458:	4a07      	ldr	r2, [pc, #28]	; (8000478 <LL_USART_ConfigAsyncMode+0x2c>)
 800045a:	401a      	ands	r2, r3
 800045c:	687b      	ldr	r3, [r7, #4]
 800045e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(USARTx->CR3, (USART_CR3_SCEN | USART_CR3_IREN | USART_CR3_HDSEL));
 8000460:	687b      	ldr	r3, [r7, #4]
 8000462:	689b      	ldr	r3, [r3, #8]
 8000464:	222a      	movs	r2, #42	; 0x2a
 8000466:	4393      	bics	r3, r2
 8000468:	001a      	movs	r2, r3
 800046a:	687b      	ldr	r3, [r7, #4]
 800046c:	609a      	str	r2, [r3, #8]
}
 800046e:	46c0      	nop			; (mov r8, r8)
 8000470:	46bd      	mov	sp, r7
 8000472:	b002      	add	sp, #8
 8000474:	bd80      	pop	{r7, pc}
 8000476:	46c0      	nop			; (mov r8, r8)
 8000478:	ffffb7ff 	.word	0xffffb7ff

0800047c <LL_USART_IsActiveFlag_TEACK>:
  * @rmtoll ISR          TEACK         LL_USART_IsActiveFlag_TEACK
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_TEACK(const USART_TypeDef *USARTx)
{
 800047c:	b580      	push	{r7, lr}
 800047e:	b082      	sub	sp, #8
 8000480:	af00      	add	r7, sp, #0
 8000482:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->ISR, USART_ISR_TEACK) == (USART_ISR_TEACK)) ? 1UL : 0UL);
 8000484:	687b      	ldr	r3, [r7, #4]
 8000486:	69da      	ldr	r2, [r3, #28]
 8000488:	2380      	movs	r3, #128	; 0x80
 800048a:	039b      	lsls	r3, r3, #14
 800048c:	401a      	ands	r2, r3
 800048e:	2380      	movs	r3, #128	; 0x80
 8000490:	039b      	lsls	r3, r3, #14
 8000492:	429a      	cmp	r2, r3
 8000494:	d101      	bne.n	800049a <LL_USART_IsActiveFlag_TEACK+0x1e>
 8000496:	2301      	movs	r3, #1
 8000498:	e000      	b.n	800049c <LL_USART_IsActiveFlag_TEACK+0x20>
 800049a:	2300      	movs	r3, #0
}
 800049c:	0018      	movs	r0, r3
 800049e:	46bd      	mov	sp, r7
 80004a0:	b002      	add	sp, #8
 80004a2:	bd80      	pop	{r7, pc}

080004a4 <LL_USART_IsActiveFlag_REACK>:
  * @rmtoll ISR          REACK         LL_USART_IsActiveFlag_REACK
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_REACK(const USART_TypeDef *USARTx)
{
 80004a4:	b580      	push	{r7, lr}
 80004a6:	b082      	sub	sp, #8
 80004a8:	af00      	add	r7, sp, #0
 80004aa:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->ISR, USART_ISR_REACK) == (USART_ISR_REACK)) ? 1UL : 0UL);
 80004ac:	687b      	ldr	r3, [r7, #4]
 80004ae:	69da      	ldr	r2, [r3, #28]
 80004b0:	2380      	movs	r3, #128	; 0x80
 80004b2:	03db      	lsls	r3, r3, #15
 80004b4:	401a      	ands	r2, r3
 80004b6:	2380      	movs	r3, #128	; 0x80
 80004b8:	03db      	lsls	r3, r3, #15
 80004ba:	429a      	cmp	r2, r3
 80004bc:	d101      	bne.n	80004c2 <LL_USART_IsActiveFlag_REACK+0x1e>
 80004be:	2301      	movs	r3, #1
 80004c0:	e000      	b.n	80004c4 <LL_USART_IsActiveFlag_REACK+0x20>
 80004c2:	2300      	movs	r3, #0
}
 80004c4:	0018      	movs	r0, r3
 80004c6:	46bd      	mov	sp, r7
 80004c8:	b002      	add	sp, #8
 80004ca:	bd80      	pop	{r7, pc}

080004cc <LL_USART_EnableIT_RXNE_RXFNE>:
  * @rmtoll CR1        RXNEIE_RXFNEIE  LL_USART_EnableIT_RXNE_RXFNE
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_EnableIT_RXNE_RXFNE(USART_TypeDef *USARTx)
{
 80004cc:	b580      	push	{r7, lr}
 80004ce:	b086      	sub	sp, #24
 80004d0:	af00      	add	r7, sp, #0
 80004d2:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80004d4:	f3ef 8310 	mrs	r3, PRIMASK
 80004d8:	60bb      	str	r3, [r7, #8]
  return(result);
 80004da:	68bb      	ldr	r3, [r7, #8]
  ATOMIC_SET_BIT(USARTx->CR1, USART_CR1_RXNEIE_RXFNEIE);
 80004dc:	617b      	str	r3, [r7, #20]
 80004de:	2301      	movs	r3, #1
 80004e0:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80004e2:	68fb      	ldr	r3, [r7, #12]
 80004e4:	f383 8810 	msr	PRIMASK, r3
}
 80004e8:	46c0      	nop			; (mov r8, r8)
 80004ea:	687b      	ldr	r3, [r7, #4]
 80004ec:	681b      	ldr	r3, [r3, #0]
 80004ee:	2220      	movs	r2, #32
 80004f0:	431a      	orrs	r2, r3
 80004f2:	687b      	ldr	r3, [r7, #4]
 80004f4:	601a      	str	r2, [r3, #0]
 80004f6:	697b      	ldr	r3, [r7, #20]
 80004f8:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80004fa:	693b      	ldr	r3, [r7, #16]
 80004fc:	f383 8810 	msr	PRIMASK, r3
}
 8000500:	46c0      	nop			; (mov r8, r8)
}
 8000502:	46c0      	nop			; (mov r8, r8)
 8000504:	46bd      	mov	sp, r7
 8000506:	b006      	add	sp, #24
 8000508:	bd80      	pop	{r7, pc}

0800050a <LL_GPIO_SetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 800050a:	b580      	push	{r7, lr}
 800050c:	b082      	sub	sp, #8
 800050e:	af00      	add	r7, sp, #0
 8000510:	6078      	str	r0, [r7, #4]
 8000512:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, PinMask);
 8000514:	687b      	ldr	r3, [r7, #4]
 8000516:	683a      	ldr	r2, [r7, #0]
 8000518:	619a      	str	r2, [r3, #24]
}
 800051a:	46c0      	nop			; (mov r8, r8)
 800051c:	46bd      	mov	sp, r7
 800051e:	b002      	add	sp, #8
 8000520:	bd80      	pop	{r7, pc}

08000522 <LL_GPIO_ResetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 8000522:	b580      	push	{r7, lr}
 8000524:	b082      	sub	sp, #8
 8000526:	af00      	add	r7, sp, #0
 8000528:	6078      	str	r0, [r7, #4]
 800052a:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BRR, PinMask);
 800052c:	687b      	ldr	r3, [r7, #4]
 800052e:	683a      	ldr	r2, [r7, #0]
 8000530:	629a      	str	r2, [r3, #40]	; 0x28
}
 8000532:	46c0      	nop			; (mov r8, r8)
 8000534:	46bd      	mov	sp, r7
 8000536:	b002      	add	sp, #8
 8000538:	bd80      	pop	{r7, pc}
	...

0800053c <LL_APB1_GRP1_EnableClock>:
  *         @arg @ref LL_APB1_GRP1_PERIPH_LPTIM1  (1)
  * @note Peripheral marked with (1) are not available all devices
  * @retval None
  */
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
 800053c:	b580      	push	{r7, lr}
 800053e:	b084      	sub	sp, #16
 8000540:	af00      	add	r7, sp, #0
 8000542:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APBENR1, Periphs);
 8000544:	4b07      	ldr	r3, [pc, #28]	; (8000564 <LL_APB1_GRP1_EnableClock+0x28>)
 8000546:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
 8000548:	4b06      	ldr	r3, [pc, #24]	; (8000564 <LL_APB1_GRP1_EnableClock+0x28>)
 800054a:	687a      	ldr	r2, [r7, #4]
 800054c:	430a      	orrs	r2, r1
 800054e:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APBENR1, Periphs);
 8000550:	4b04      	ldr	r3, [pc, #16]	; (8000564 <LL_APB1_GRP1_EnableClock+0x28>)
 8000552:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000554:	687a      	ldr	r2, [r7, #4]
 8000556:	4013      	ands	r3, r2
 8000558:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800055a:	68fb      	ldr	r3, [r7, #12]
}
 800055c:	46c0      	nop			; (mov r8, r8)
 800055e:	46bd      	mov	sp, r7
 8000560:	b004      	add	sp, #16
 8000562:	bd80      	pop	{r7, pc}
 8000564:	40021000 	.word	0x40021000

08000568 <LL_APB2_GRP1_EnableClock>:
  *         @arg @ref LL_APB2_GRP1_PERIPH_ADC
  * @note (*) peripheral not available on all devices
  * @retval None
  */
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
 8000568:	b580      	push	{r7, lr}
 800056a:	b084      	sub	sp, #16
 800056c:	af00      	add	r7, sp, #0
 800056e:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APBENR2, Periphs);
 8000570:	4b07      	ldr	r3, [pc, #28]	; (8000590 <LL_APB2_GRP1_EnableClock+0x28>)
 8000572:	6c19      	ldr	r1, [r3, #64]	; 0x40
 8000574:	4b06      	ldr	r3, [pc, #24]	; (8000590 <LL_APB2_GRP1_EnableClock+0x28>)
 8000576:	687a      	ldr	r2, [r7, #4]
 8000578:	430a      	orrs	r2, r1
 800057a:	641a      	str	r2, [r3, #64]	; 0x40
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APBENR2, Periphs);
 800057c:	4b04      	ldr	r3, [pc, #16]	; (8000590 <LL_APB2_GRP1_EnableClock+0x28>)
 800057e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000580:	687a      	ldr	r2, [r7, #4]
 8000582:	4013      	ands	r3, r2
 8000584:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000586:	68fb      	ldr	r3, [r7, #12]
}
 8000588:	46c0      	nop			; (mov r8, r8)
 800058a:	46bd      	mov	sp, r7
 800058c:	b004      	add	sp, #16
 800058e:	bd80      	pop	{r7, pc}
 8000590:	40021000 	.word	0x40021000

08000594 <LL_IOP_GRP1_EnableClock>:
  *         @arg @ref LL_IOP_GRP1_PERIPH_GPIOE
  *         @arg @ref LL_IOP_GRP1_PERIPH_GPIOF
  * @retval None
  */
__STATIC_INLINE void LL_IOP_GRP1_EnableClock(uint32_t Periphs)
{
 8000594:	b580      	push	{r7, lr}
 8000596:	b084      	sub	sp, #16
 8000598:	af00      	add	r7, sp, #0
 800059a:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->IOPENR, Periphs);
 800059c:	4b07      	ldr	r3, [pc, #28]	; (80005bc <LL_IOP_GRP1_EnableClock+0x28>)
 800059e:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80005a0:	4b06      	ldr	r3, [pc, #24]	; (80005bc <LL_IOP_GRP1_EnableClock+0x28>)
 80005a2:	687a      	ldr	r2, [r7, #4]
 80005a4:	430a      	orrs	r2, r1
 80005a6:	635a      	str	r2, [r3, #52]	; 0x34
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->IOPENR, Periphs);
 80005a8:	4b04      	ldr	r3, [pc, #16]	; (80005bc <LL_IOP_GRP1_EnableClock+0x28>)
 80005aa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80005ac:	687a      	ldr	r2, [r7, #4]
 80005ae:	4013      	ands	r3, r2
 80005b0:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80005b2:	68fb      	ldr	r3, [r7, #12]
}
 80005b4:	46c0      	nop			; (mov r8, r8)
 80005b6:	46bd      	mov	sp, r7
 80005b8:	b004      	add	sp, #16
 80005ba:	bd80      	pop	{r7, pc}
 80005bc:	40021000 	.word	0x40021000

080005c0 <ResetAllOuts>:
	uint8_t i = 0;
	while(str[i])
	USART2_Send (str[i++]);
}

void ResetAllOuts(){
 80005c0:	b580      	push	{r7, lr}
 80005c2:	af00      	add	r7, sp, #0
	LL_GPIO_ResetOutputPin(OUT_160_GPIO_Port, OUT_160_Pin);
 80005c4:	23a0      	movs	r3, #160	; 0xa0
 80005c6:	05db      	lsls	r3, r3, #23
 80005c8:	2110      	movs	r1, #16
 80005ca:	0018      	movs	r0, r3
 80005cc:	f7ff ffa9 	bl	8000522 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(OUT_80_GPIO_Port, OUT_80_Pin);
 80005d0:	23a0      	movs	r3, #160	; 0xa0
 80005d2:	05db      	lsls	r3, r3, #23
 80005d4:	2120      	movs	r1, #32
 80005d6:	0018      	movs	r0, r3
 80005d8:	f7ff ffa3 	bl	8000522 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(OUT_40_GPIO_Port, OUT_40_Pin);
 80005dc:	23a0      	movs	r3, #160	; 0xa0
 80005de:	05db      	lsls	r3, r3, #23
 80005e0:	2140      	movs	r1, #64	; 0x40
 80005e2:	0018      	movs	r0, r3
 80005e4:	f7ff ff9d 	bl	8000522 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(OUT_30_20_GPIO_Port, OUT_30_20_Pin);
 80005e8:	23a0      	movs	r3, #160	; 0xa0
 80005ea:	05db      	lsls	r3, r3, #23
 80005ec:	2180      	movs	r1, #128	; 0x80
 80005ee:	0018      	movs	r0, r3
 80005f0:	f7ff ff97 	bl	8000522 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(OUT_17_15_GPIO_Port, OUT_17_15_Pin);
 80005f4:	2380      	movs	r3, #128	; 0x80
 80005f6:	005a      	lsls	r2, r3, #1
 80005f8:	23a0      	movs	r3, #160	; 0xa0
 80005fa:	05db      	lsls	r3, r3, #23
 80005fc:	0011      	movs	r1, r2
 80005fe:	0018      	movs	r0, r3
 8000600:	f7ff ff8f 	bl	8000522 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(OUT_12_10_GPIO_Port, OUT_12_10_Pin);
 8000604:	2380      	movs	r3, #128	; 0x80
 8000606:	011a      	lsls	r2, r3, #4
 8000608:	23a0      	movs	r3, #160	; 0xa0
 800060a:	05db      	lsls	r3, r3, #23
 800060c:	0011      	movs	r1, r2
 800060e:	0018      	movs	r0, r3
 8000610:	f7ff ff87 	bl	8000522 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(OUT_6_GPIO_Port, OUT_6_Pin);
 8000614:	2380      	movs	r3, #128	; 0x80
 8000616:	015a      	lsls	r2, r3, #5
 8000618:	23a0      	movs	r3, #160	; 0xa0
 800061a:	05db      	lsls	r3, r3, #23
 800061c:	0011      	movs	r1, r2
 800061e:	0018      	movs	r0, r3
 8000620:	f7ff ff7f 	bl	8000522 <LL_GPIO_ResetOutputPin>
}
 8000624:	46c0      	nop			; (mov r8, r8)
 8000626:	46bd      	mov	sp, r7
 8000628:	bd80      	pop	{r7, pc}
	...

0800062c <SetOutput>:

void SetOutput(){
 800062c:	b580      	push	{r7, lr}
 800062e:	af00      	add	r7, sp, #0
	if (flag_band==160){
 8000630:	4b4c      	ldr	r3, [pc, #304]	; (8000764 <SetOutput+0x138>)
 8000632:	681b      	ldr	r3, [r3, #0]
 8000634:	2ba0      	cmp	r3, #160	; 0xa0
 8000636:	d10a      	bne.n	800064e <SetOutput+0x22>
		ResetAllOuts();
 8000638:	f7ff ffc2 	bl	80005c0 <ResetAllOuts>
		LL_GPIO_SetOutputPin(OUT_160_GPIO_Port, OUT_160_Pin);
 800063c:	23a0      	movs	r3, #160	; 0xa0
 800063e:	05db      	lsls	r3, r3, #23
 8000640:	2110      	movs	r1, #16
 8000642:	0018      	movs	r0, r3
 8000644:	f7ff ff61 	bl	800050a <LL_GPIO_SetOutputPin>
		flag_band=0;
 8000648:	4b46      	ldr	r3, [pc, #280]	; (8000764 <SetOutput+0x138>)
 800064a:	2200      	movs	r2, #0
 800064c:	601a      	str	r2, [r3, #0]
	}
	if (flag_band==80){
 800064e:	4b45      	ldr	r3, [pc, #276]	; (8000764 <SetOutput+0x138>)
 8000650:	681b      	ldr	r3, [r3, #0]
 8000652:	2b50      	cmp	r3, #80	; 0x50
 8000654:	d10a      	bne.n	800066c <SetOutput+0x40>
		ResetAllOuts();
 8000656:	f7ff ffb3 	bl	80005c0 <ResetAllOuts>
		LL_GPIO_SetOutputPin(OUT_80_GPIO_Port, OUT_80_Pin);
 800065a:	23a0      	movs	r3, #160	; 0xa0
 800065c:	05db      	lsls	r3, r3, #23
 800065e:	2120      	movs	r1, #32
 8000660:	0018      	movs	r0, r3
 8000662:	f7ff ff52 	bl	800050a <LL_GPIO_SetOutputPin>
		flag_band=0;
 8000666:	4b3f      	ldr	r3, [pc, #252]	; (8000764 <SetOutput+0x138>)
 8000668:	2200      	movs	r2, #0
 800066a:	601a      	str	r2, [r3, #0]
		}
	if ((flag_band==40)||(flag_band==60)){
 800066c:	4b3d      	ldr	r3, [pc, #244]	; (8000764 <SetOutput+0x138>)
 800066e:	681b      	ldr	r3, [r3, #0]
 8000670:	2b28      	cmp	r3, #40	; 0x28
 8000672:	d003      	beq.n	800067c <SetOutput+0x50>
 8000674:	4b3b      	ldr	r3, [pc, #236]	; (8000764 <SetOutput+0x138>)
 8000676:	681b      	ldr	r3, [r3, #0]
 8000678:	2b3c      	cmp	r3, #60	; 0x3c
 800067a:	d10a      	bne.n	8000692 <SetOutput+0x66>
		ResetAllOuts();
 800067c:	f7ff ffa0 	bl	80005c0 <ResetAllOuts>
		LL_GPIO_SetOutputPin(OUT_40_GPIO_Port, OUT_40_Pin);
 8000680:	23a0      	movs	r3, #160	; 0xa0
 8000682:	05db      	lsls	r3, r3, #23
 8000684:	2140      	movs	r1, #64	; 0x40
 8000686:	0018      	movs	r0, r3
 8000688:	f7ff ff3f 	bl	800050a <LL_GPIO_SetOutputPin>
		flag_band=0;
 800068c:	4b35      	ldr	r3, [pc, #212]	; (8000764 <SetOutput+0x138>)
 800068e:	2200      	movs	r2, #0
 8000690:	601a      	str	r2, [r3, #0]
		}
	if ((flag_band==30)||(flag_band==20)){
 8000692:	4b34      	ldr	r3, [pc, #208]	; (8000764 <SetOutput+0x138>)
 8000694:	681b      	ldr	r3, [r3, #0]
 8000696:	2b1e      	cmp	r3, #30
 8000698:	d003      	beq.n	80006a2 <SetOutput+0x76>
 800069a:	4b32      	ldr	r3, [pc, #200]	; (8000764 <SetOutput+0x138>)
 800069c:	681b      	ldr	r3, [r3, #0]
 800069e:	2b14      	cmp	r3, #20
 80006a0:	d10a      	bne.n	80006b8 <SetOutput+0x8c>
		ResetAllOuts();
 80006a2:	f7ff ff8d 	bl	80005c0 <ResetAllOuts>
		LL_GPIO_SetOutputPin(OUT_30_20_GPIO_Port, OUT_30_20_Pin);
 80006a6:	23a0      	movs	r3, #160	; 0xa0
 80006a8:	05db      	lsls	r3, r3, #23
 80006aa:	2180      	movs	r1, #128	; 0x80
 80006ac:	0018      	movs	r0, r3
 80006ae:	f7ff ff2c 	bl	800050a <LL_GPIO_SetOutputPin>
		flag_band=0;
 80006b2:	4b2c      	ldr	r3, [pc, #176]	; (8000764 <SetOutput+0x138>)
 80006b4:	2200      	movs	r2, #0
 80006b6:	601a      	str	r2, [r3, #0]
		}
	if ((flag_band==17)||(flag_band==15)){
 80006b8:	4b2a      	ldr	r3, [pc, #168]	; (8000764 <SetOutput+0x138>)
 80006ba:	681b      	ldr	r3, [r3, #0]
 80006bc:	2b11      	cmp	r3, #17
 80006be:	d003      	beq.n	80006c8 <SetOutput+0x9c>
 80006c0:	4b28      	ldr	r3, [pc, #160]	; (8000764 <SetOutput+0x138>)
 80006c2:	681b      	ldr	r3, [r3, #0]
 80006c4:	2b0f      	cmp	r3, #15
 80006c6:	d10c      	bne.n	80006e2 <SetOutput+0xb6>
		ResetAllOuts();
 80006c8:	f7ff ff7a 	bl	80005c0 <ResetAllOuts>
		LL_GPIO_SetOutputPin(OUT_17_15_GPIO_Port, OUT_17_15_Pin);
 80006cc:	2380      	movs	r3, #128	; 0x80
 80006ce:	005a      	lsls	r2, r3, #1
 80006d0:	23a0      	movs	r3, #160	; 0xa0
 80006d2:	05db      	lsls	r3, r3, #23
 80006d4:	0011      	movs	r1, r2
 80006d6:	0018      	movs	r0, r3
 80006d8:	f7ff ff17 	bl	800050a <LL_GPIO_SetOutputPin>
		flag_band=0;
 80006dc:	4b21      	ldr	r3, [pc, #132]	; (8000764 <SetOutput+0x138>)
 80006de:	2200      	movs	r2, #0
 80006e0:	601a      	str	r2, [r3, #0]
		}
	if ((flag_band==12)||(flag_band==10)){
 80006e2:	4b20      	ldr	r3, [pc, #128]	; (8000764 <SetOutput+0x138>)
 80006e4:	681b      	ldr	r3, [r3, #0]
 80006e6:	2b0c      	cmp	r3, #12
 80006e8:	d003      	beq.n	80006f2 <SetOutput+0xc6>
 80006ea:	4b1e      	ldr	r3, [pc, #120]	; (8000764 <SetOutput+0x138>)
 80006ec:	681b      	ldr	r3, [r3, #0]
 80006ee:	2b0a      	cmp	r3, #10
 80006f0:	d10c      	bne.n	800070c <SetOutput+0xe0>
		ResetAllOuts();
 80006f2:	f7ff ff65 	bl	80005c0 <ResetAllOuts>
		LL_GPIO_SetOutputPin(OUT_12_10_GPIO_Port, OUT_12_10_Pin);
 80006f6:	2380      	movs	r3, #128	; 0x80
 80006f8:	011a      	lsls	r2, r3, #4
 80006fa:	23a0      	movs	r3, #160	; 0xa0
 80006fc:	05db      	lsls	r3, r3, #23
 80006fe:	0011      	movs	r1, r2
 8000700:	0018      	movs	r0, r3
 8000702:	f7ff ff02 	bl	800050a <LL_GPIO_SetOutputPin>
		flag_band=0;
 8000706:	4b17      	ldr	r3, [pc, #92]	; (8000764 <SetOutput+0x138>)
 8000708:	2200      	movs	r2, #0
 800070a:	601a      	str	r2, [r3, #0]
		}
	if (flag_band==6){
 800070c:	4b15      	ldr	r3, [pc, #84]	; (8000764 <SetOutput+0x138>)
 800070e:	681b      	ldr	r3, [r3, #0]
 8000710:	2b06      	cmp	r3, #6
 8000712:	d10c      	bne.n	800072e <SetOutput+0x102>
		ResetAllOuts();
 8000714:	f7ff ff54 	bl	80005c0 <ResetAllOuts>
		LL_GPIO_SetOutputPin(OUT_6_GPIO_Port, OUT_6_Pin);
 8000718:	2380      	movs	r3, #128	; 0x80
 800071a:	015a      	lsls	r2, r3, #5
 800071c:	23a0      	movs	r3, #160	; 0xa0
 800071e:	05db      	lsls	r3, r3, #23
 8000720:	0011      	movs	r1, r2
 8000722:	0018      	movs	r0, r3
 8000724:	f7ff fef1 	bl	800050a <LL_GPIO_SetOutputPin>
		flag_band=0;
 8000728:	4b0e      	ldr	r3, [pc, #56]	; (8000764 <SetOutput+0x138>)
 800072a:	2200      	movs	r2, #0
 800072c:	601a      	str	r2, [r3, #0]
		}
	if (flag_band==0){
 800072e:	4b0d      	ldr	r3, [pc, #52]	; (8000764 <SetOutput+0x138>)
 8000730:	681b      	ldr	r3, [r3, #0]
 8000732:	2b00      	cmp	r3, #0
 8000734:	d112      	bne.n	800075c <SetOutput+0x130>
		TRXData[5] = TRXData[6] = TRXData[7] = TRXData[0] = TRXData[1] = '0';
 8000736:	4b0c      	ldr	r3, [pc, #48]	; (8000768 <SetOutput+0x13c>)
 8000738:	2230      	movs	r2, #48	; 0x30
 800073a:	705a      	strb	r2, [r3, #1]
 800073c:	4b0a      	ldr	r3, [pc, #40]	; (8000768 <SetOutput+0x13c>)
 800073e:	785a      	ldrb	r2, [r3, #1]
 8000740:	4b09      	ldr	r3, [pc, #36]	; (8000768 <SetOutput+0x13c>)
 8000742:	701a      	strb	r2, [r3, #0]
 8000744:	4b08      	ldr	r3, [pc, #32]	; (8000768 <SetOutput+0x13c>)
 8000746:	781a      	ldrb	r2, [r3, #0]
 8000748:	4b07      	ldr	r3, [pc, #28]	; (8000768 <SetOutput+0x13c>)
 800074a:	71da      	strb	r2, [r3, #7]
 800074c:	4b06      	ldr	r3, [pc, #24]	; (8000768 <SetOutput+0x13c>)
 800074e:	79da      	ldrb	r2, [r3, #7]
 8000750:	4b05      	ldr	r3, [pc, #20]	; (8000768 <SetOutput+0x13c>)
 8000752:	719a      	strb	r2, [r3, #6]
 8000754:	4b04      	ldr	r3, [pc, #16]	; (8000768 <SetOutput+0x13c>)
 8000756:	799a      	ldrb	r2, [r3, #6]
 8000758:	4b03      	ldr	r3, [pc, #12]	; (8000768 <SetOutput+0x13c>)
 800075a:	715a      	strb	r2, [r3, #5]
	}

}
 800075c:	46c0      	nop			; (mov r8, r8)
 800075e:	46bd      	mov	sp, r7
 8000760:	bd80      	pop	{r7, pc}
 8000762:	46c0      	nop			; (mov r8, r8)
 8000764:	20000028 	.word	0x20000028
 8000768:	20000058 	.word	0x20000058

0800076c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800076c:	b580      	push	{r7, lr}
 800076e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000770:	f000 fd82 	bl	8001278 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000774:	f000 f830 	bl	80007d8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000778:	f000 f9f2 	bl	8000b60 <MX_GPIO_Init>
  MX_USART1_UART_Init();
 800077c:	f000 f8aa 	bl	80008d4 <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 8000780:	f000 f95e 	bl	8000a40 <MX_USART2_UART_Init>
  MX_TIM14_Init();
 8000784:	f000 f870 	bl	8000868 <MX_TIM14_Init>
  /* USER CODE BEGIN 2 */
  LL_TIM_EnableCounter(TIM14);
 8000788:	4b0e      	ldr	r3, [pc, #56]	; (80007c4 <main+0x58>)
 800078a:	0018      	movs	r0, r3
 800078c:	f7ff fdcc 	bl	8000328 <LL_TIM_EnableCounter>
  LL_TIM_EnableIT_UPDATE(TIM14);
 8000790:	4b0c      	ldr	r3, [pc, #48]	; (80007c4 <main+0x58>)
 8000792:	0018      	movs	r0, r3
 8000794:	f7ff fde4 	bl	8000360 <LL_TIM_EnableIT_UPDATE>
  LL_USART_EnableIT_RXNE_RXFNE(USART1);
 8000798:	4b0b      	ldr	r3, [pc, #44]	; (80007c8 <main+0x5c>)
 800079a:	0018      	movs	r0, r3
 800079c:	f7ff fe96 	bl	80004cc <LL_USART_EnableIT_RXNE_RXFNE>
  LL_USART_EnableIT_RXNE_RXFNE(USART2);
 80007a0:	4b0a      	ldr	r3, [pc, #40]	; (80007cc <main+0x60>)
 80007a2:	0018      	movs	r0, r3
 80007a4:	f7ff fe92 	bl	80004cc <LL_USART_EnableIT_RXNE_RXFNE>
  flag_band = 0;
 80007a8:	4b09      	ldr	r3, [pc, #36]	; (80007d0 <main+0x64>)
 80007aa:	2200      	movs	r2, #0
 80007ac:	601a      	str	r2, [r3, #0]
  isDataReady=0;
 80007ae:	4b09      	ldr	r3, [pc, #36]	; (80007d4 <main+0x68>)
 80007b0:	2200      	movs	r2, #0
 80007b2:	601a      	str	r2, [r3, #0]
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
    if (isDataReady){
 80007b4:	4b07      	ldr	r3, [pc, #28]	; (80007d4 <main+0x68>)
 80007b6:	681b      	ldr	r3, [r3, #0]
 80007b8:	2b00      	cmp	r3, #0
 80007ba:	d0fb      	beq.n	80007b4 <main+0x48>
    	SetOutput();
 80007bc:	f7ff ff36 	bl	800062c <SetOutput>
    if (isDataReady){
 80007c0:	e7f8      	b.n	80007b4 <main+0x48>
 80007c2:	46c0      	nop			; (mov r8, r8)
 80007c4:	40002000 	.word	0x40002000
 80007c8:	40013800 	.word	0x40013800
 80007cc:	40004400 	.word	0x40004400
 80007d0:	20000028 	.word	0x20000028
 80007d4:	2000002c 	.word	0x2000002c

080007d8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80007d8:	b590      	push	{r4, r7, lr}
 80007da:	b093      	sub	sp, #76	; 0x4c
 80007dc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80007de:	2414      	movs	r4, #20
 80007e0:	193b      	adds	r3, r7, r4
 80007e2:	0018      	movs	r0, r3
 80007e4:	2334      	movs	r3, #52	; 0x34
 80007e6:	001a      	movs	r2, r3
 80007e8:	2100      	movs	r1, #0
 80007ea:	f002 f8d7 	bl	800299c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80007ee:	1d3b      	adds	r3, r7, #4
 80007f0:	0018      	movs	r0, r3
 80007f2:	2310      	movs	r3, #16
 80007f4:	001a      	movs	r2, r3
 80007f6:	2100      	movs	r1, #0
 80007f8:	f002 f8d0 	bl	800299c <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 80007fc:	2380      	movs	r3, #128	; 0x80
 80007fe:	009b      	lsls	r3, r3, #2
 8000800:	0018      	movs	r0, r3
 8000802:	f000 fe73 	bl	80014ec <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000806:	193b      	adds	r3, r7, r4
 8000808:	2202      	movs	r2, #2
 800080a:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800080c:	193b      	adds	r3, r7, r4
 800080e:	2280      	movs	r2, #128	; 0x80
 8000810:	0052      	lsls	r2, r2, #1
 8000812:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 8000814:	193b      	adds	r3, r7, r4
 8000816:	2200      	movs	r2, #0
 8000818:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800081a:	193b      	adds	r3, r7, r4
 800081c:	2240      	movs	r2, #64	; 0x40
 800081e:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000820:	193b      	adds	r3, r7, r4
 8000822:	2200      	movs	r2, #0
 8000824:	61da      	str	r2, [r3, #28]
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000826:	193b      	adds	r3, r7, r4
 8000828:	0018      	movs	r0, r3
 800082a:	f000 fe9f 	bl	800156c <HAL_RCC_OscConfig>
 800082e:	1e03      	subs	r3, r0, #0
 8000830:	d001      	beq.n	8000836 <SystemClock_Config+0x5e>
  {
    Error_Handler();
 8000832:	f000 fa99 	bl	8000d68 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000836:	1d3b      	adds	r3, r7, #4
 8000838:	2207      	movs	r2, #7
 800083a:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 800083c:	1d3b      	adds	r3, r7, #4
 800083e:	2200      	movs	r2, #0
 8000840:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000842:	1d3b      	adds	r3, r7, #4
 8000844:	2200      	movs	r2, #0
 8000846:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000848:	1d3b      	adds	r3, r7, #4
 800084a:	2200      	movs	r2, #0
 800084c:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800084e:	1d3b      	adds	r3, r7, #4
 8000850:	2100      	movs	r1, #0
 8000852:	0018      	movs	r0, r3
 8000854:	f001 f99a 	bl	8001b8c <HAL_RCC_ClockConfig>
 8000858:	1e03      	subs	r3, r0, #0
 800085a:	d001      	beq.n	8000860 <SystemClock_Config+0x88>
  {
    Error_Handler();
 800085c:	f000 fa84 	bl	8000d68 <Error_Handler>
  }
}
 8000860:	46c0      	nop			; (mov r8, r8)
 8000862:	46bd      	mov	sp, r7
 8000864:	b013      	add	sp, #76	; 0x4c
 8000866:	bd90      	pop	{r4, r7, pc}

08000868 <MX_TIM14_Init>:
  * @brief TIM14 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM14_Init(void)
{
 8000868:	b580      	push	{r7, lr}
 800086a:	b086      	sub	sp, #24
 800086c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM14_Init 0 */

  /* USER CODE END TIM14_Init 0 */

  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 800086e:	1d3b      	adds	r3, r7, #4
 8000870:	0018      	movs	r0, r3
 8000872:	2314      	movs	r3, #20
 8000874:	001a      	movs	r2, r3
 8000876:	2100      	movs	r1, #0
 8000878:	f002 f890 	bl	800299c <memset>

  /* Peripheral clock enable */
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_TIM14);
 800087c:	2380      	movs	r3, #128	; 0x80
 800087e:	021b      	lsls	r3, r3, #8
 8000880:	0018      	movs	r0, r3
 8000882:	f7ff fe71 	bl	8000568 <LL_APB2_GRP1_EnableClock>

  /* TIM14 interrupt Init */
  NVIC_SetPriority(TIM14_IRQn, 0);
 8000886:	2100      	movs	r1, #0
 8000888:	2013      	movs	r0, #19
 800088a:	f7ff fcdf 	bl	800024c <__NVIC_SetPriority>
  NVIC_EnableIRQ(TIM14_IRQn);
 800088e:	2013      	movs	r0, #19
 8000890:	f7ff fcc2 	bl	8000218 <__NVIC_EnableIRQ>

  /* USER CODE BEGIN TIM14_Init 1 */

  /* USER CODE END TIM14_Init 1 */
  TIM_InitStruct.Prescaler = 15999;
 8000894:	1d3b      	adds	r3, r7, #4
 8000896:	4a0d      	ldr	r2, [pc, #52]	; (80008cc <MX_TIM14_Init+0x64>)
 8000898:	801a      	strh	r2, [r3, #0]
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 800089a:	1d3b      	adds	r3, r7, #4
 800089c:	2200      	movs	r2, #0
 800089e:	605a      	str	r2, [r3, #4]
  TIM_InitStruct.Autoreload = 499;
 80008a0:	1d3b      	adds	r3, r7, #4
 80008a2:	22f4      	movs	r2, #244	; 0xf4
 80008a4:	32ff      	adds	r2, #255	; 0xff
 80008a6:	609a      	str	r2, [r3, #8]
  TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 80008a8:	1d3b      	adds	r3, r7, #4
 80008aa:	2200      	movs	r2, #0
 80008ac:	60da      	str	r2, [r3, #12]
  LL_TIM_Init(TIM14, &TIM_InitStruct);
 80008ae:	1d3b      	adds	r3, r7, #4
 80008b0:	4a07      	ldr	r2, [pc, #28]	; (80008d0 <MX_TIM14_Init+0x68>)
 80008b2:	0019      	movs	r1, r3
 80008b4:	0010      	movs	r0, r2
 80008b6:	f001 feeb 	bl	8002690 <LL_TIM_Init>
  LL_TIM_EnableARRPreload(TIM14);
 80008ba:	4b05      	ldr	r3, [pc, #20]	; (80008d0 <MX_TIM14_Init+0x68>)
 80008bc:	0018      	movs	r0, r3
 80008be:	f7ff fd41 	bl	8000344 <LL_TIM_EnableARRPreload>
  /* USER CODE BEGIN TIM14_Init 2 */

  /* USER CODE END TIM14_Init 2 */

}
 80008c2:	46c0      	nop			; (mov r8, r8)
 80008c4:	46bd      	mov	sp, r7
 80008c6:	b006      	add	sp, #24
 80008c8:	bd80      	pop	{r7, pc}
 80008ca:	46c0      	nop			; (mov r8, r8)
 80008cc:	00003e7f 	.word	0x00003e7f
 80008d0:	40002000 	.word	0x40002000

080008d4 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80008d4:	b590      	push	{r4, r7, lr}
 80008d6:	b095      	sub	sp, #84	; 0x54
 80008d8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN USART1_Init 0 */

  /* USER CODE END USART1_Init 0 */

  LL_USART_InitTypeDef USART_InitStruct = {0};
 80008da:	2330      	movs	r3, #48	; 0x30
 80008dc:	18fb      	adds	r3, r7, r3
 80008de:	0018      	movs	r0, r3
 80008e0:	2320      	movs	r3, #32
 80008e2:	001a      	movs	r2, r3
 80008e4:	2100      	movs	r1, #0
 80008e6:	f002 f859 	bl	800299c <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 80008ea:	2318      	movs	r3, #24
 80008ec:	18fb      	adds	r3, r7, r3
 80008ee:	0018      	movs	r0, r3
 80008f0:	2318      	movs	r3, #24
 80008f2:	001a      	movs	r2, r3
 80008f4:	2100      	movs	r1, #0
 80008f6:	f002 f851 	bl	800299c <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80008fa:	003b      	movs	r3, r7
 80008fc:	0018      	movs	r0, r3
 80008fe:	2318      	movs	r3, #24
 8000900:	001a      	movs	r2, r3
 8000902:	2100      	movs	r1, #0
 8000904:	f002 f84a 	bl	800299c <memset>

  /** Initializes the peripherals clocks
  */
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8000908:	003b      	movs	r3, r7
 800090a:	2201      	movs	r2, #1
 800090c:	601a      	str	r2, [r3, #0]
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 800090e:	003b      	movs	r3, r7
 8000910:	2200      	movs	r2, #0
 8000912:	605a      	str	r2, [r3, #4]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000914:	003b      	movs	r3, r7
 8000916:	0018      	movs	r0, r3
 8000918:	f001 fac2 	bl	8001ea0 <HAL_RCCEx_PeriphCLKConfig>
 800091c:	1e03      	subs	r3, r0, #0
 800091e:	d001      	beq.n	8000924 <MX_USART1_UART_Init+0x50>
  {
    Error_Handler();
 8000920:	f000 fa22 	bl	8000d68 <Error_Handler>
  }

  /* Peripheral clock enable */
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_USART1);
 8000924:	2380      	movs	r3, #128	; 0x80
 8000926:	01db      	lsls	r3, r3, #7
 8000928:	0018      	movs	r0, r3
 800092a:	f7ff fe1d 	bl	8000568 <LL_APB2_GRP1_EnableClock>

  LL_IOP_GRP1_EnableClock(LL_IOP_GRP1_PERIPH_GPIOB);
 800092e:	2002      	movs	r0, #2
 8000930:	f7ff fe30 	bl	8000594 <LL_IOP_GRP1_EnableClock>
  /**USART1 GPIO Configuration
  PB7   ------> USART1_RX
  PB6   ------> USART1_TX
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_7;
 8000934:	2418      	movs	r4, #24
 8000936:	193b      	adds	r3, r7, r4
 8000938:	2280      	movs	r2, #128	; 0x80
 800093a:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 800093c:	193b      	adds	r3, r7, r4
 800093e:	2202      	movs	r2, #2
 8000940:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8000942:	193b      	adds	r3, r7, r4
 8000944:	2200      	movs	r2, #0
 8000946:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8000948:	193b      	adds	r3, r7, r4
 800094a:	2200      	movs	r2, #0
 800094c:	60da      	str	r2, [r3, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 800094e:	193b      	adds	r3, r7, r4
 8000950:	2200      	movs	r2, #0
 8000952:	611a      	str	r2, [r3, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_0;
 8000954:	193b      	adds	r3, r7, r4
 8000956:	2200      	movs	r2, #0
 8000958:	615a      	str	r2, [r3, #20]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800095a:	193b      	adds	r3, r7, r4
 800095c:	4a36      	ldr	r2, [pc, #216]	; (8000a38 <MX_USART1_UART_Init+0x164>)
 800095e:	0019      	movs	r1, r3
 8000960:	0010      	movs	r0, r2
 8000962:	f001 fc7c 	bl	800225e <LL_GPIO_Init>

  GPIO_InitStruct.Pin = LL_GPIO_PIN_6;
 8000966:	0021      	movs	r1, r4
 8000968:	187b      	adds	r3, r7, r1
 800096a:	2240      	movs	r2, #64	; 0x40
 800096c:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 800096e:	187b      	adds	r3, r7, r1
 8000970:	2202      	movs	r2, #2
 8000972:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8000974:	187b      	adds	r3, r7, r1
 8000976:	2200      	movs	r2, #0
 8000978:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 800097a:	187b      	adds	r3, r7, r1
 800097c:	2200      	movs	r2, #0
 800097e:	60da      	str	r2, [r3, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8000980:	187b      	adds	r3, r7, r1
 8000982:	2200      	movs	r2, #0
 8000984:	611a      	str	r2, [r3, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_0;
 8000986:	187b      	adds	r3, r7, r1
 8000988:	2200      	movs	r2, #0
 800098a:	615a      	str	r2, [r3, #20]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800098c:	187b      	adds	r3, r7, r1
 800098e:	4a2a      	ldr	r2, [pc, #168]	; (8000a38 <MX_USART1_UART_Init+0x164>)
 8000990:	0019      	movs	r1, r3
 8000992:	0010      	movs	r0, r2
 8000994:	f001 fc63 	bl	800225e <LL_GPIO_Init>

  /* USART1 interrupt Init */
  NVIC_SetPriority(USART1_IRQn, 0);
 8000998:	2100      	movs	r1, #0
 800099a:	201b      	movs	r0, #27
 800099c:	f7ff fc56 	bl	800024c <__NVIC_SetPriority>
  NVIC_EnableIRQ(USART1_IRQn);
 80009a0:	201b      	movs	r0, #27
 80009a2:	f7ff fc39 	bl	8000218 <__NVIC_EnableIRQ>

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  USART_InitStruct.PrescalerValue = LL_USART_PRESCALER_DIV1;
 80009a6:	2130      	movs	r1, #48	; 0x30
 80009a8:	187b      	adds	r3, r7, r1
 80009aa:	2200      	movs	r2, #0
 80009ac:	601a      	str	r2, [r3, #0]
  USART_InitStruct.BaudRate = 9600;
 80009ae:	187b      	adds	r3, r7, r1
 80009b0:	2296      	movs	r2, #150	; 0x96
 80009b2:	0192      	lsls	r2, r2, #6
 80009b4:	605a      	str	r2, [r3, #4]
  USART_InitStruct.DataWidth = LL_USART_DATAWIDTH_8B;
 80009b6:	187b      	adds	r3, r7, r1
 80009b8:	2200      	movs	r2, #0
 80009ba:	609a      	str	r2, [r3, #8]
  USART_InitStruct.StopBits = LL_USART_STOPBITS_1;
 80009bc:	187b      	adds	r3, r7, r1
 80009be:	2200      	movs	r2, #0
 80009c0:	60da      	str	r2, [r3, #12]
  USART_InitStruct.Parity = LL_USART_PARITY_NONE;
 80009c2:	187b      	adds	r3, r7, r1
 80009c4:	2200      	movs	r2, #0
 80009c6:	611a      	str	r2, [r3, #16]
  USART_InitStruct.TransferDirection = LL_USART_DIRECTION_TX_RX;
 80009c8:	187b      	adds	r3, r7, r1
 80009ca:	220c      	movs	r2, #12
 80009cc:	615a      	str	r2, [r3, #20]
  USART_InitStruct.HardwareFlowControl = LL_USART_HWCONTROL_NONE;
 80009ce:	187b      	adds	r3, r7, r1
 80009d0:	2200      	movs	r2, #0
 80009d2:	619a      	str	r2, [r3, #24]
  USART_InitStruct.OverSampling = LL_USART_OVERSAMPLING_16;
 80009d4:	187b      	adds	r3, r7, r1
 80009d6:	2200      	movs	r2, #0
 80009d8:	61da      	str	r2, [r3, #28]
  LL_USART_Init(USART1, &USART_InitStruct);
 80009da:	187b      	adds	r3, r7, r1
 80009dc:	4a17      	ldr	r2, [pc, #92]	; (8000a3c <MX_USART1_UART_Init+0x168>)
 80009de:	0019      	movs	r1, r3
 80009e0:	0010      	movs	r0, r2
 80009e2:	f001 ff69 	bl	80028b8 <LL_USART_Init>
  LL_USART_SetTXFIFOThreshold(USART1, LL_USART_FIFOTHRESHOLD_1_8);
 80009e6:	4b15      	ldr	r3, [pc, #84]	; (8000a3c <MX_USART1_UART_Init+0x168>)
 80009e8:	2100      	movs	r1, #0
 80009ea:	0018      	movs	r0, r3
 80009ec:	f7ff fce4 	bl	80003b8 <LL_USART_SetTXFIFOThreshold>
  LL_USART_SetRXFIFOThreshold(USART1, LL_USART_FIFOTHRESHOLD_1_8);
 80009f0:	4b12      	ldr	r3, [pc, #72]	; (8000a3c <MX_USART1_UART_Init+0x168>)
 80009f2:	2100      	movs	r1, #0
 80009f4:	0018      	movs	r0, r3
 80009f6:	f7ff fd03 	bl	8000400 <LL_USART_SetRXFIFOThreshold>
  LL_USART_DisableFIFO(USART1);
 80009fa:	4b10      	ldr	r3, [pc, #64]	; (8000a3c <MX_USART1_UART_Init+0x168>)
 80009fc:	0018      	movs	r0, r3
 80009fe:	f7ff fccb 	bl	8000398 <LL_USART_DisableFIFO>
  LL_USART_ConfigAsyncMode(USART1);
 8000a02:	4b0e      	ldr	r3, [pc, #56]	; (8000a3c <MX_USART1_UART_Init+0x168>)
 8000a04:	0018      	movs	r0, r3
 8000a06:	f7ff fd21 	bl	800044c <LL_USART_ConfigAsyncMode>

  /* USER CODE BEGIN WKUPType USART1 */

  /* USER CODE END WKUPType USART1 */

  LL_USART_Enable(USART1);
 8000a0a:	4b0c      	ldr	r3, [pc, #48]	; (8000a3c <MX_USART1_UART_Init+0x168>)
 8000a0c:	0018      	movs	r0, r3
 8000a0e:	f7ff fcb5 	bl	800037c <LL_USART_Enable>

  /* Polling USART1 initialisation */
  while((!(LL_USART_IsActiveFlag_TEACK(USART1))) || (!(LL_USART_IsActiveFlag_REACK(USART1))))
 8000a12:	46c0      	nop			; (mov r8, r8)
 8000a14:	4b09      	ldr	r3, [pc, #36]	; (8000a3c <MX_USART1_UART_Init+0x168>)
 8000a16:	0018      	movs	r0, r3
 8000a18:	f7ff fd30 	bl	800047c <LL_USART_IsActiveFlag_TEACK>
 8000a1c:	1e03      	subs	r3, r0, #0
 8000a1e:	d0f9      	beq.n	8000a14 <MX_USART1_UART_Init+0x140>
 8000a20:	4b06      	ldr	r3, [pc, #24]	; (8000a3c <MX_USART1_UART_Init+0x168>)
 8000a22:	0018      	movs	r0, r3
 8000a24:	f7ff fd3e 	bl	80004a4 <LL_USART_IsActiveFlag_REACK>
 8000a28:	1e03      	subs	r3, r0, #0
 8000a2a:	d0f3      	beq.n	8000a14 <MX_USART1_UART_Init+0x140>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000a2c:	46c0      	nop			; (mov r8, r8)
 8000a2e:	46c0      	nop			; (mov r8, r8)
 8000a30:	46bd      	mov	sp, r7
 8000a32:	b015      	add	sp, #84	; 0x54
 8000a34:	bd90      	pop	{r4, r7, pc}
 8000a36:	46c0      	nop			; (mov r8, r8)
 8000a38:	50000400 	.word	0x50000400
 8000a3c:	40013800 	.word	0x40013800

08000a40 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000a40:	b590      	push	{r4, r7, lr}
 8000a42:	b08f      	sub	sp, #60	; 0x3c
 8000a44:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN USART2_Init 0 */

  /* USER CODE END USART2_Init 0 */

  LL_USART_InitTypeDef USART_InitStruct = {0};
 8000a46:	2418      	movs	r4, #24
 8000a48:	193b      	adds	r3, r7, r4
 8000a4a:	0018      	movs	r0, r3
 8000a4c:	2320      	movs	r3, #32
 8000a4e:	001a      	movs	r2, r3
 8000a50:	2100      	movs	r1, #0
 8000a52:	f001 ffa3 	bl	800299c <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a56:	003b      	movs	r3, r7
 8000a58:	0018      	movs	r0, r3
 8000a5a:	2318      	movs	r3, #24
 8000a5c:	001a      	movs	r2, r3
 8000a5e:	2100      	movs	r1, #0
 8000a60:	f001 ff9c 	bl	800299c <memset>

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_USART2);
 8000a64:	2380      	movs	r3, #128	; 0x80
 8000a66:	029b      	lsls	r3, r3, #10
 8000a68:	0018      	movs	r0, r3
 8000a6a:	f7ff fd67 	bl	800053c <LL_APB1_GRP1_EnableClock>

  LL_IOP_GRP1_EnableClock(LL_IOP_GRP1_PERIPH_GPIOA);
 8000a6e:	2001      	movs	r0, #1
 8000a70:	f7ff fd90 	bl	8000594 <LL_IOP_GRP1_EnableClock>
  /**USART2 GPIO Configuration
  PA2   ------> USART2_TX
  PA3   ------> USART2_RX
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_2;
 8000a74:	003b      	movs	r3, r7
 8000a76:	2204      	movs	r2, #4
 8000a78:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8000a7a:	003b      	movs	r3, r7
 8000a7c:	2202      	movs	r2, #2
 8000a7e:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8000a80:	003b      	movs	r3, r7
 8000a82:	2200      	movs	r2, #0
 8000a84:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8000a86:	003b      	movs	r3, r7
 8000a88:	2200      	movs	r2, #0
 8000a8a:	60da      	str	r2, [r3, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8000a8c:	003b      	movs	r3, r7
 8000a8e:	2200      	movs	r2, #0
 8000a90:	611a      	str	r2, [r3, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_1;
 8000a92:	003b      	movs	r3, r7
 8000a94:	2201      	movs	r2, #1
 8000a96:	615a      	str	r2, [r3, #20]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a98:	003a      	movs	r2, r7
 8000a9a:	23a0      	movs	r3, #160	; 0xa0
 8000a9c:	05db      	lsls	r3, r3, #23
 8000a9e:	0011      	movs	r1, r2
 8000aa0:	0018      	movs	r0, r3
 8000aa2:	f001 fbdc 	bl	800225e <LL_GPIO_Init>

  GPIO_InitStruct.Pin = LL_GPIO_PIN_3;
 8000aa6:	003b      	movs	r3, r7
 8000aa8:	2208      	movs	r2, #8
 8000aaa:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8000aac:	003b      	movs	r3, r7
 8000aae:	2202      	movs	r2, #2
 8000ab0:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8000ab2:	003b      	movs	r3, r7
 8000ab4:	2200      	movs	r2, #0
 8000ab6:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8000ab8:	003b      	movs	r3, r7
 8000aba:	2200      	movs	r2, #0
 8000abc:	60da      	str	r2, [r3, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8000abe:	003b      	movs	r3, r7
 8000ac0:	2200      	movs	r2, #0
 8000ac2:	611a      	str	r2, [r3, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_1;
 8000ac4:	003b      	movs	r3, r7
 8000ac6:	2201      	movs	r2, #1
 8000ac8:	615a      	str	r2, [r3, #20]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000aca:	003a      	movs	r2, r7
 8000acc:	23a0      	movs	r3, #160	; 0xa0
 8000ace:	05db      	lsls	r3, r3, #23
 8000ad0:	0011      	movs	r1, r2
 8000ad2:	0018      	movs	r0, r3
 8000ad4:	f001 fbc3 	bl	800225e <LL_GPIO_Init>

  /* USART2 interrupt Init */
  NVIC_SetPriority(USART2_IRQn, 0);
 8000ad8:	2100      	movs	r1, #0
 8000ada:	201c      	movs	r0, #28
 8000adc:	f7ff fbb6 	bl	800024c <__NVIC_SetPriority>
  NVIC_EnableIRQ(USART2_IRQn);
 8000ae0:	201c      	movs	r0, #28
 8000ae2:	f7ff fb99 	bl	8000218 <__NVIC_EnableIRQ>

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  USART_InitStruct.PrescalerValue = LL_USART_PRESCALER_DIV1;
 8000ae6:	193b      	adds	r3, r7, r4
 8000ae8:	2200      	movs	r2, #0
 8000aea:	601a      	str	r2, [r3, #0]
  USART_InitStruct.BaudRate = 9600;
 8000aec:	193b      	adds	r3, r7, r4
 8000aee:	2296      	movs	r2, #150	; 0x96
 8000af0:	0192      	lsls	r2, r2, #6
 8000af2:	605a      	str	r2, [r3, #4]
  USART_InitStruct.DataWidth = LL_USART_DATAWIDTH_8B;
 8000af4:	0021      	movs	r1, r4
 8000af6:	187b      	adds	r3, r7, r1
 8000af8:	2200      	movs	r2, #0
 8000afa:	609a      	str	r2, [r3, #8]
  USART_InitStruct.StopBits = LL_USART_STOPBITS_1;
 8000afc:	187b      	adds	r3, r7, r1
 8000afe:	2200      	movs	r2, #0
 8000b00:	60da      	str	r2, [r3, #12]
  USART_InitStruct.Parity = LL_USART_PARITY_NONE;
 8000b02:	187b      	adds	r3, r7, r1
 8000b04:	2200      	movs	r2, #0
 8000b06:	611a      	str	r2, [r3, #16]
  USART_InitStruct.TransferDirection = LL_USART_DIRECTION_TX_RX;
 8000b08:	187b      	adds	r3, r7, r1
 8000b0a:	220c      	movs	r2, #12
 8000b0c:	615a      	str	r2, [r3, #20]
  USART_InitStruct.HardwareFlowControl = LL_USART_HWCONTROL_NONE;
 8000b0e:	187b      	adds	r3, r7, r1
 8000b10:	2200      	movs	r2, #0
 8000b12:	619a      	str	r2, [r3, #24]
  USART_InitStruct.OverSampling = LL_USART_OVERSAMPLING_16;
 8000b14:	187b      	adds	r3, r7, r1
 8000b16:	2200      	movs	r2, #0
 8000b18:	61da      	str	r2, [r3, #28]
  LL_USART_Init(USART2, &USART_InitStruct);
 8000b1a:	187b      	adds	r3, r7, r1
 8000b1c:	4a0f      	ldr	r2, [pc, #60]	; (8000b5c <MX_USART2_UART_Init+0x11c>)
 8000b1e:	0019      	movs	r1, r3
 8000b20:	0010      	movs	r0, r2
 8000b22:	f001 fec9 	bl	80028b8 <LL_USART_Init>
  LL_USART_ConfigAsyncMode(USART2);
 8000b26:	4b0d      	ldr	r3, [pc, #52]	; (8000b5c <MX_USART2_UART_Init+0x11c>)
 8000b28:	0018      	movs	r0, r3
 8000b2a:	f7ff fc8f 	bl	800044c <LL_USART_ConfigAsyncMode>

  /* USER CODE BEGIN WKUPType USART2 */

  /* USER CODE END WKUPType USART2 */

  LL_USART_Enable(USART2);
 8000b2e:	4b0b      	ldr	r3, [pc, #44]	; (8000b5c <MX_USART2_UART_Init+0x11c>)
 8000b30:	0018      	movs	r0, r3
 8000b32:	f7ff fc23 	bl	800037c <LL_USART_Enable>

  /* Polling USART2 initialisation */
  while((!(LL_USART_IsActiveFlag_TEACK(USART2))) || (!(LL_USART_IsActiveFlag_REACK(USART2))))
 8000b36:	46c0      	nop			; (mov r8, r8)
 8000b38:	4b08      	ldr	r3, [pc, #32]	; (8000b5c <MX_USART2_UART_Init+0x11c>)
 8000b3a:	0018      	movs	r0, r3
 8000b3c:	f7ff fc9e 	bl	800047c <LL_USART_IsActiveFlag_TEACK>
 8000b40:	1e03      	subs	r3, r0, #0
 8000b42:	d0f9      	beq.n	8000b38 <MX_USART2_UART_Init+0xf8>
 8000b44:	4b05      	ldr	r3, [pc, #20]	; (8000b5c <MX_USART2_UART_Init+0x11c>)
 8000b46:	0018      	movs	r0, r3
 8000b48:	f7ff fcac 	bl	80004a4 <LL_USART_IsActiveFlag_REACK>
 8000b4c:	1e03      	subs	r3, r0, #0
 8000b4e:	d0f3      	beq.n	8000b38 <MX_USART2_UART_Init+0xf8>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000b50:	46c0      	nop			; (mov r8, r8)
 8000b52:	46c0      	nop			; (mov r8, r8)
 8000b54:	46bd      	mov	sp, r7
 8000b56:	b00f      	add	sp, #60	; 0x3c
 8000b58:	bd90      	pop	{r4, r7, pc}
 8000b5a:	46c0      	nop			; (mov r8, r8)
 8000b5c:	40004400 	.word	0x40004400

08000b60 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000b60:	b580      	push	{r7, lr}
 8000b62:	b086      	sub	sp, #24
 8000b64:	af00      	add	r7, sp, #0
  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b66:	003b      	movs	r3, r7
 8000b68:	0018      	movs	r0, r3
 8000b6a:	2318      	movs	r3, #24
 8000b6c:	001a      	movs	r2, r3
 8000b6e:	2100      	movs	r1, #0
 8000b70:	f001 ff14 	bl	800299c <memset>
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  LL_IOP_GRP1_EnableClock(LL_IOP_GRP1_PERIPH_GPIOB);
 8000b74:	2002      	movs	r0, #2
 8000b76:	f7ff fd0d 	bl	8000594 <LL_IOP_GRP1_EnableClock>
  LL_IOP_GRP1_EnableClock(LL_IOP_GRP1_PERIPH_GPIOC);
 8000b7a:	2004      	movs	r0, #4
 8000b7c:	f7ff fd0a 	bl	8000594 <LL_IOP_GRP1_EnableClock>
  LL_IOP_GRP1_EnableClock(LL_IOP_GRP1_PERIPH_GPIOA);
 8000b80:	2001      	movs	r0, #1
 8000b82:	f7ff fd07 	bl	8000594 <LL_IOP_GRP1_EnableClock>

  /**/
  LL_GPIO_ResetOutputPin(LED_GPIO_Port, LED_Pin);
 8000b86:	2380      	movs	r3, #128	; 0x80
 8000b88:	021b      	lsls	r3, r3, #8
 8000b8a:	4a76      	ldr	r2, [pc, #472]	; (8000d64 <MX_GPIO_Init+0x204>)
 8000b8c:	0019      	movs	r1, r3
 8000b8e:	0010      	movs	r0, r2
 8000b90:	f7ff fcc7 	bl	8000522 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(OUT_160_GPIO_Port, OUT_160_Pin);
 8000b94:	23a0      	movs	r3, #160	; 0xa0
 8000b96:	05db      	lsls	r3, r3, #23
 8000b98:	2110      	movs	r1, #16
 8000b9a:	0018      	movs	r0, r3
 8000b9c:	f7ff fcc1 	bl	8000522 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(OUT_80_GPIO_Port, OUT_80_Pin);
 8000ba0:	23a0      	movs	r3, #160	; 0xa0
 8000ba2:	05db      	lsls	r3, r3, #23
 8000ba4:	2120      	movs	r1, #32
 8000ba6:	0018      	movs	r0, r3
 8000ba8:	f7ff fcbb 	bl	8000522 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(OUT_40_GPIO_Port, OUT_40_Pin);
 8000bac:	23a0      	movs	r3, #160	; 0xa0
 8000bae:	05db      	lsls	r3, r3, #23
 8000bb0:	2140      	movs	r1, #64	; 0x40
 8000bb2:	0018      	movs	r0, r3
 8000bb4:	f7ff fcb5 	bl	8000522 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(OUT_30_20_GPIO_Port, OUT_30_20_Pin);
 8000bb8:	23a0      	movs	r3, #160	; 0xa0
 8000bba:	05db      	lsls	r3, r3, #23
 8000bbc:	2180      	movs	r1, #128	; 0x80
 8000bbe:	0018      	movs	r0, r3
 8000bc0:	f7ff fcaf 	bl	8000522 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(OUT_17_15_GPIO_Port, OUT_17_15_Pin);
 8000bc4:	2380      	movs	r3, #128	; 0x80
 8000bc6:	005a      	lsls	r2, r3, #1
 8000bc8:	23a0      	movs	r3, #160	; 0xa0
 8000bca:	05db      	lsls	r3, r3, #23
 8000bcc:	0011      	movs	r1, r2
 8000bce:	0018      	movs	r0, r3
 8000bd0:	f7ff fca7 	bl	8000522 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(OUT_12_10_GPIO_Port, OUT_12_10_Pin);
 8000bd4:	2380      	movs	r3, #128	; 0x80
 8000bd6:	011a      	lsls	r2, r3, #4
 8000bd8:	23a0      	movs	r3, #160	; 0xa0
 8000bda:	05db      	lsls	r3, r3, #23
 8000bdc:	0011      	movs	r1, r2
 8000bde:	0018      	movs	r0, r3
 8000be0:	f7ff fc9f 	bl	8000522 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(OUT_6_GPIO_Port, OUT_6_Pin);
 8000be4:	2380      	movs	r3, #128	; 0x80
 8000be6:	015a      	lsls	r2, r3, #5
 8000be8:	23a0      	movs	r3, #160	; 0xa0
 8000bea:	05db      	lsls	r3, r3, #23
 8000bec:	0011      	movs	r1, r2
 8000bee:	0018      	movs	r0, r3
 8000bf0:	f7ff fc97 	bl	8000522 <LL_GPIO_ResetOutputPin>

  /**/
  GPIO_InitStruct.Pin = LED_Pin;
 8000bf4:	003b      	movs	r3, r7
 8000bf6:	2280      	movs	r2, #128	; 0x80
 8000bf8:	0212      	lsls	r2, r2, #8
 8000bfa:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8000bfc:	003b      	movs	r3, r7
 8000bfe:	2201      	movs	r2, #1
 8000c00:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8000c02:	003b      	movs	r3, r7
 8000c04:	2200      	movs	r2, #0
 8000c06:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8000c08:	003b      	movs	r3, r7
 8000c0a:	2200      	movs	r2, #0
 8000c0c:	60da      	str	r2, [r3, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8000c0e:	003b      	movs	r3, r7
 8000c10:	2200      	movs	r2, #0
 8000c12:	611a      	str	r2, [r3, #16]
  LL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 8000c14:	003b      	movs	r3, r7
 8000c16:	4a53      	ldr	r2, [pc, #332]	; (8000d64 <MX_GPIO_Init+0x204>)
 8000c18:	0019      	movs	r1, r3
 8000c1a:	0010      	movs	r0, r2
 8000c1c:	f001 fb1f 	bl	800225e <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = OUT_160_Pin;
 8000c20:	003b      	movs	r3, r7
 8000c22:	2210      	movs	r2, #16
 8000c24:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8000c26:	003b      	movs	r3, r7
 8000c28:	2201      	movs	r2, #1
 8000c2a:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8000c2c:	003b      	movs	r3, r7
 8000c2e:	2200      	movs	r2, #0
 8000c30:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8000c32:	003b      	movs	r3, r7
 8000c34:	2200      	movs	r2, #0
 8000c36:	60da      	str	r2, [r3, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8000c38:	003b      	movs	r3, r7
 8000c3a:	2200      	movs	r2, #0
 8000c3c:	611a      	str	r2, [r3, #16]
  LL_GPIO_Init(OUT_160_GPIO_Port, &GPIO_InitStruct);
 8000c3e:	003a      	movs	r2, r7
 8000c40:	23a0      	movs	r3, #160	; 0xa0
 8000c42:	05db      	lsls	r3, r3, #23
 8000c44:	0011      	movs	r1, r2
 8000c46:	0018      	movs	r0, r3
 8000c48:	f001 fb09 	bl	800225e <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = OUT_80_Pin;
 8000c4c:	003b      	movs	r3, r7
 8000c4e:	2220      	movs	r2, #32
 8000c50:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8000c52:	003b      	movs	r3, r7
 8000c54:	2201      	movs	r2, #1
 8000c56:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8000c58:	003b      	movs	r3, r7
 8000c5a:	2200      	movs	r2, #0
 8000c5c:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8000c5e:	003b      	movs	r3, r7
 8000c60:	2200      	movs	r2, #0
 8000c62:	60da      	str	r2, [r3, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8000c64:	003b      	movs	r3, r7
 8000c66:	2200      	movs	r2, #0
 8000c68:	611a      	str	r2, [r3, #16]
  LL_GPIO_Init(OUT_80_GPIO_Port, &GPIO_InitStruct);
 8000c6a:	003a      	movs	r2, r7
 8000c6c:	23a0      	movs	r3, #160	; 0xa0
 8000c6e:	05db      	lsls	r3, r3, #23
 8000c70:	0011      	movs	r1, r2
 8000c72:	0018      	movs	r0, r3
 8000c74:	f001 faf3 	bl	800225e <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = OUT_40_Pin;
 8000c78:	003b      	movs	r3, r7
 8000c7a:	2240      	movs	r2, #64	; 0x40
 8000c7c:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8000c7e:	003b      	movs	r3, r7
 8000c80:	2201      	movs	r2, #1
 8000c82:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8000c84:	003b      	movs	r3, r7
 8000c86:	2200      	movs	r2, #0
 8000c88:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8000c8a:	003b      	movs	r3, r7
 8000c8c:	2200      	movs	r2, #0
 8000c8e:	60da      	str	r2, [r3, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8000c90:	003b      	movs	r3, r7
 8000c92:	2200      	movs	r2, #0
 8000c94:	611a      	str	r2, [r3, #16]
  LL_GPIO_Init(OUT_40_GPIO_Port, &GPIO_InitStruct);
 8000c96:	003a      	movs	r2, r7
 8000c98:	23a0      	movs	r3, #160	; 0xa0
 8000c9a:	05db      	lsls	r3, r3, #23
 8000c9c:	0011      	movs	r1, r2
 8000c9e:	0018      	movs	r0, r3
 8000ca0:	f001 fadd 	bl	800225e <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = OUT_30_20_Pin;
 8000ca4:	003b      	movs	r3, r7
 8000ca6:	2280      	movs	r2, #128	; 0x80
 8000ca8:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8000caa:	003b      	movs	r3, r7
 8000cac:	2201      	movs	r2, #1
 8000cae:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8000cb0:	003b      	movs	r3, r7
 8000cb2:	2200      	movs	r2, #0
 8000cb4:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8000cb6:	003b      	movs	r3, r7
 8000cb8:	2200      	movs	r2, #0
 8000cba:	60da      	str	r2, [r3, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8000cbc:	003b      	movs	r3, r7
 8000cbe:	2200      	movs	r2, #0
 8000cc0:	611a      	str	r2, [r3, #16]
  LL_GPIO_Init(OUT_30_20_GPIO_Port, &GPIO_InitStruct);
 8000cc2:	003a      	movs	r2, r7
 8000cc4:	23a0      	movs	r3, #160	; 0xa0
 8000cc6:	05db      	lsls	r3, r3, #23
 8000cc8:	0011      	movs	r1, r2
 8000cca:	0018      	movs	r0, r3
 8000ccc:	f001 fac7 	bl	800225e <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = OUT_17_15_Pin;
 8000cd0:	003b      	movs	r3, r7
 8000cd2:	2280      	movs	r2, #128	; 0x80
 8000cd4:	0052      	lsls	r2, r2, #1
 8000cd6:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8000cd8:	003b      	movs	r3, r7
 8000cda:	2201      	movs	r2, #1
 8000cdc:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8000cde:	003b      	movs	r3, r7
 8000ce0:	2200      	movs	r2, #0
 8000ce2:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8000ce4:	003b      	movs	r3, r7
 8000ce6:	2200      	movs	r2, #0
 8000ce8:	60da      	str	r2, [r3, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8000cea:	003b      	movs	r3, r7
 8000cec:	2200      	movs	r2, #0
 8000cee:	611a      	str	r2, [r3, #16]
  LL_GPIO_Init(OUT_17_15_GPIO_Port, &GPIO_InitStruct);
 8000cf0:	003a      	movs	r2, r7
 8000cf2:	23a0      	movs	r3, #160	; 0xa0
 8000cf4:	05db      	lsls	r3, r3, #23
 8000cf6:	0011      	movs	r1, r2
 8000cf8:	0018      	movs	r0, r3
 8000cfa:	f001 fab0 	bl	800225e <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = OUT_12_10_Pin;
 8000cfe:	003b      	movs	r3, r7
 8000d00:	2280      	movs	r2, #128	; 0x80
 8000d02:	0112      	lsls	r2, r2, #4
 8000d04:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8000d06:	003b      	movs	r3, r7
 8000d08:	2201      	movs	r2, #1
 8000d0a:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8000d0c:	003b      	movs	r3, r7
 8000d0e:	2200      	movs	r2, #0
 8000d10:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8000d12:	003b      	movs	r3, r7
 8000d14:	2200      	movs	r2, #0
 8000d16:	60da      	str	r2, [r3, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8000d18:	003b      	movs	r3, r7
 8000d1a:	2200      	movs	r2, #0
 8000d1c:	611a      	str	r2, [r3, #16]
  LL_GPIO_Init(OUT_12_10_GPIO_Port, &GPIO_InitStruct);
 8000d1e:	003a      	movs	r2, r7
 8000d20:	23a0      	movs	r3, #160	; 0xa0
 8000d22:	05db      	lsls	r3, r3, #23
 8000d24:	0011      	movs	r1, r2
 8000d26:	0018      	movs	r0, r3
 8000d28:	f001 fa99 	bl	800225e <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = OUT_6_Pin;
 8000d2c:	003b      	movs	r3, r7
 8000d2e:	2280      	movs	r2, #128	; 0x80
 8000d30:	0152      	lsls	r2, r2, #5
 8000d32:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8000d34:	003b      	movs	r3, r7
 8000d36:	2201      	movs	r2, #1
 8000d38:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8000d3a:	003b      	movs	r3, r7
 8000d3c:	2200      	movs	r2, #0
 8000d3e:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8000d40:	003b      	movs	r3, r7
 8000d42:	2200      	movs	r2, #0
 8000d44:	60da      	str	r2, [r3, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8000d46:	003b      	movs	r3, r7
 8000d48:	2200      	movs	r2, #0
 8000d4a:	611a      	str	r2, [r3, #16]
  LL_GPIO_Init(OUT_6_GPIO_Port, &GPIO_InitStruct);
 8000d4c:	003a      	movs	r2, r7
 8000d4e:	23a0      	movs	r3, #160	; 0xa0
 8000d50:	05db      	lsls	r3, r3, #23
 8000d52:	0011      	movs	r1, r2
 8000d54:	0018      	movs	r0, r3
 8000d56:	f001 fa82 	bl	800225e <LL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000d5a:	46c0      	nop			; (mov r8, r8)
 8000d5c:	46bd      	mov	sp, r7
 8000d5e:	b006      	add	sp, #24
 8000d60:	bd80      	pop	{r7, pc}
 8000d62:	46c0      	nop			; (mov r8, r8)
 8000d64:	50000800 	.word	0x50000800

08000d68 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000d68:	b580      	push	{r7, lr}
 8000d6a:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8000d6c:	b672      	cpsid	i
}
 8000d6e:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000d70:	e7fe      	b.n	8000d70 <Error_Handler+0x8>
	...

08000d74 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000d74:	b580      	push	{r7, lr}
 8000d76:	b082      	sub	sp, #8
 8000d78:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000d7a:	4b0f      	ldr	r3, [pc, #60]	; (8000db8 <HAL_MspInit+0x44>)
 8000d7c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000d7e:	4b0e      	ldr	r3, [pc, #56]	; (8000db8 <HAL_MspInit+0x44>)
 8000d80:	2101      	movs	r1, #1
 8000d82:	430a      	orrs	r2, r1
 8000d84:	641a      	str	r2, [r3, #64]	; 0x40
 8000d86:	4b0c      	ldr	r3, [pc, #48]	; (8000db8 <HAL_MspInit+0x44>)
 8000d88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000d8a:	2201      	movs	r2, #1
 8000d8c:	4013      	ands	r3, r2
 8000d8e:	607b      	str	r3, [r7, #4]
 8000d90:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000d92:	4b09      	ldr	r3, [pc, #36]	; (8000db8 <HAL_MspInit+0x44>)
 8000d94:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8000d96:	4b08      	ldr	r3, [pc, #32]	; (8000db8 <HAL_MspInit+0x44>)
 8000d98:	2180      	movs	r1, #128	; 0x80
 8000d9a:	0549      	lsls	r1, r1, #21
 8000d9c:	430a      	orrs	r2, r1
 8000d9e:	63da      	str	r2, [r3, #60]	; 0x3c
 8000da0:	4b05      	ldr	r3, [pc, #20]	; (8000db8 <HAL_MspInit+0x44>)
 8000da2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8000da4:	2380      	movs	r3, #128	; 0x80
 8000da6:	055b      	lsls	r3, r3, #21
 8000da8:	4013      	ands	r3, r2
 8000daa:	603b      	str	r3, [r7, #0]
 8000dac:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000dae:	46c0      	nop			; (mov r8, r8)
 8000db0:	46bd      	mov	sp, r7
 8000db2:	b002      	add	sp, #8
 8000db4:	bd80      	pop	{r7, pc}
 8000db6:	46c0      	nop			; (mov r8, r8)
 8000db8:	40021000 	.word	0x40021000

08000dbc <LL_TIM_ClearFlag_UPDATE>:
{
 8000dbc:	b580      	push	{r7, lr}
 8000dbe:	b082      	sub	sp, #8
 8000dc0:	af00      	add	r7, sp, #0
 8000dc2:	6078      	str	r0, [r7, #4]
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 8000dc4:	687b      	ldr	r3, [r7, #4]
 8000dc6:	2202      	movs	r2, #2
 8000dc8:	4252      	negs	r2, r2
 8000dca:	611a      	str	r2, [r3, #16]
}
 8000dcc:	46c0      	nop			; (mov r8, r8)
 8000dce:	46bd      	mov	sp, r7
 8000dd0:	b002      	add	sp, #8
 8000dd2:	bd80      	pop	{r7, pc}

08000dd4 <LL_TIM_IsActiveFlag_UPDATE>:
{
 8000dd4:	b580      	push	{r7, lr}
 8000dd6:	b082      	sub	sp, #8
 8000dd8:	af00      	add	r7, sp, #0
 8000dda:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(TIMx->SR, TIM_SR_UIF) == (TIM_SR_UIF)) ? 1UL : 0UL);
 8000ddc:	687b      	ldr	r3, [r7, #4]
 8000dde:	691b      	ldr	r3, [r3, #16]
 8000de0:	2201      	movs	r2, #1
 8000de2:	4013      	ands	r3, r2
 8000de4:	2b01      	cmp	r3, #1
 8000de6:	d101      	bne.n	8000dec <LL_TIM_IsActiveFlag_UPDATE+0x18>
 8000de8:	2301      	movs	r3, #1
 8000dea:	e000      	b.n	8000dee <LL_TIM_IsActiveFlag_UPDATE+0x1a>
 8000dec:	2300      	movs	r3, #0
}
 8000dee:	0018      	movs	r0, r3
 8000df0:	46bd      	mov	sp, r7
 8000df2:	b002      	add	sp, #8
 8000df4:	bd80      	pop	{r7, pc}

08000df6 <LL_USART_IsActiveFlag_RXNE_RXFNE>:
{
 8000df6:	b580      	push	{r7, lr}
 8000df8:	b082      	sub	sp, #8
 8000dfa:	af00      	add	r7, sp, #0
 8000dfc:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->ISR, USART_ISR_RXNE_RXFNE) == (USART_ISR_RXNE_RXFNE)) ? 1UL : 0UL);
 8000dfe:	687b      	ldr	r3, [r7, #4]
 8000e00:	69db      	ldr	r3, [r3, #28]
 8000e02:	2220      	movs	r2, #32
 8000e04:	4013      	ands	r3, r2
 8000e06:	2b20      	cmp	r3, #32
 8000e08:	d101      	bne.n	8000e0e <LL_USART_IsActiveFlag_RXNE_RXFNE+0x18>
 8000e0a:	2301      	movs	r3, #1
 8000e0c:	e000      	b.n	8000e10 <LL_USART_IsActiveFlag_RXNE_RXFNE+0x1a>
 8000e0e:	2300      	movs	r3, #0
}
 8000e10:	0018      	movs	r0, r3
 8000e12:	46bd      	mov	sp, r7
 8000e14:	b002      	add	sp, #8
 8000e16:	bd80      	pop	{r7, pc}

08000e18 <LL_USART_EnableIT_RXNE_RXFNE>:
{
 8000e18:	b580      	push	{r7, lr}
 8000e1a:	b086      	sub	sp, #24
 8000e1c:	af00      	add	r7, sp, #0
 8000e1e:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8000e20:	f3ef 8310 	mrs	r3, PRIMASK
 8000e24:	60bb      	str	r3, [r7, #8]
  return(result);
 8000e26:	68bb      	ldr	r3, [r7, #8]
  ATOMIC_SET_BIT(USARTx->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8000e28:	617b      	str	r3, [r7, #20]
 8000e2a:	2301      	movs	r3, #1
 8000e2c:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8000e2e:	68fb      	ldr	r3, [r7, #12]
 8000e30:	f383 8810 	msr	PRIMASK, r3
}
 8000e34:	46c0      	nop			; (mov r8, r8)
 8000e36:	687b      	ldr	r3, [r7, #4]
 8000e38:	681b      	ldr	r3, [r3, #0]
 8000e3a:	2220      	movs	r2, #32
 8000e3c:	431a      	orrs	r2, r3
 8000e3e:	687b      	ldr	r3, [r7, #4]
 8000e40:	601a      	str	r2, [r3, #0]
 8000e42:	697b      	ldr	r3, [r7, #20]
 8000e44:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8000e46:	693b      	ldr	r3, [r7, #16]
 8000e48:	f383 8810 	msr	PRIMASK, r3
}
 8000e4c:	46c0      	nop			; (mov r8, r8)
}
 8000e4e:	46c0      	nop			; (mov r8, r8)
 8000e50:	46bd      	mov	sp, r7
 8000e52:	b006      	add	sp, #24
 8000e54:	bd80      	pop	{r7, pc}

08000e56 <LL_USART_DisableIT_RXNE_RXFNE>:
  * @rmtoll CR1        RXNEIE_RXFNEIE  LL_USART_DisableIT_RXNE_RXFNE
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_DisableIT_RXNE_RXFNE(USART_TypeDef *USARTx)
{
 8000e56:	b580      	push	{r7, lr}
 8000e58:	b086      	sub	sp, #24
 8000e5a:	af00      	add	r7, sp, #0
 8000e5c:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8000e5e:	f3ef 8310 	mrs	r3, PRIMASK
 8000e62:	60bb      	str	r3, [r7, #8]
  return(result);
 8000e64:	68bb      	ldr	r3, [r7, #8]
  ATOMIC_CLEAR_BIT(USARTx->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8000e66:	617b      	str	r3, [r7, #20]
 8000e68:	2301      	movs	r3, #1
 8000e6a:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8000e6c:	68fb      	ldr	r3, [r7, #12]
 8000e6e:	f383 8810 	msr	PRIMASK, r3
}
 8000e72:	46c0      	nop			; (mov r8, r8)
 8000e74:	687b      	ldr	r3, [r7, #4]
 8000e76:	681b      	ldr	r3, [r3, #0]
 8000e78:	2220      	movs	r2, #32
 8000e7a:	4393      	bics	r3, r2
 8000e7c:	001a      	movs	r2, r3
 8000e7e:	687b      	ldr	r3, [r7, #4]
 8000e80:	601a      	str	r2, [r3, #0]
 8000e82:	697b      	ldr	r3, [r7, #20]
 8000e84:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8000e86:	693b      	ldr	r3, [r7, #16]
 8000e88:	f383 8810 	msr	PRIMASK, r3
}
 8000e8c:	46c0      	nop			; (mov r8, r8)
}
 8000e8e:	46c0      	nop			; (mov r8, r8)
 8000e90:	46bd      	mov	sp, r7
 8000e92:	b006      	add	sp, #24
 8000e94:	bd80      	pop	{r7, pc}

08000e96 <LL_USART_ReceiveData8>:
  * @rmtoll RDR          RDR           LL_USART_ReceiveData8
  * @param  USARTx USART Instance
  * @retval Value between Min_Data=0x00 and Max_Data=0xFF
  */
__STATIC_INLINE uint8_t LL_USART_ReceiveData8(const USART_TypeDef *USARTx)
{
 8000e96:	b580      	push	{r7, lr}
 8000e98:	b082      	sub	sp, #8
 8000e9a:	af00      	add	r7, sp, #0
 8000e9c:	6078      	str	r0, [r7, #4]
  return (uint8_t)(READ_BIT(USARTx->RDR, USART_RDR_RDR) & 0xFFU);
 8000e9e:	687b      	ldr	r3, [r7, #4]
 8000ea0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000ea2:	b2db      	uxtb	r3, r3
}
 8000ea4:	0018      	movs	r0, r3
 8000ea6:	46bd      	mov	sp, r7
 8000ea8:	b002      	add	sp, #8
 8000eaa:	bd80      	pop	{r7, pc}

08000eac <LL_USART_TransmitData8>:
  * @param  USARTx USART Instance
  * @param  Value between Min_Data=0x00 and Max_Data=0xFF
  * @retval None
  */
__STATIC_INLINE void LL_USART_TransmitData8(USART_TypeDef *USARTx, uint8_t Value)
{
 8000eac:	b580      	push	{r7, lr}
 8000eae:	b082      	sub	sp, #8
 8000eb0:	af00      	add	r7, sp, #0
 8000eb2:	6078      	str	r0, [r7, #4]
 8000eb4:	000a      	movs	r2, r1
 8000eb6:	1cfb      	adds	r3, r7, #3
 8000eb8:	701a      	strb	r2, [r3, #0]
  USARTx->TDR = Value;
 8000eba:	1cfb      	adds	r3, r7, #3
 8000ebc:	781a      	ldrb	r2, [r3, #0]
 8000ebe:	687b      	ldr	r3, [r7, #4]
 8000ec0:	629a      	str	r2, [r3, #40]	; 0x28
}
 8000ec2:	46c0      	nop			; (mov r8, r8)
 8000ec4:	46bd      	mov	sp, r7
 8000ec6:	b002      	add	sp, #8
 8000ec8:	bd80      	pop	{r7, pc}

08000eca <LL_GPIO_TogglePin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 8000eca:	b580      	push	{r7, lr}
 8000ecc:	b084      	sub	sp, #16
 8000ece:	af00      	add	r7, sp, #0
 8000ed0:	6078      	str	r0, [r7, #4]
 8000ed2:	6039      	str	r1, [r7, #0]
  uint32_t odr = READ_REG(GPIOx->ODR);
 8000ed4:	687b      	ldr	r3, [r7, #4]
 8000ed6:	695b      	ldr	r3, [r3, #20]
 8000ed8:	60fb      	str	r3, [r7, #12]
  WRITE_REG(GPIOx->BSRR, ((odr & PinMask) << 16u) | (~odr & PinMask));
 8000eda:	68fb      	ldr	r3, [r7, #12]
 8000edc:	683a      	ldr	r2, [r7, #0]
 8000ede:	4013      	ands	r3, r2
 8000ee0:	041a      	lsls	r2, r3, #16
 8000ee2:	68fb      	ldr	r3, [r7, #12]
 8000ee4:	43db      	mvns	r3, r3
 8000ee6:	6839      	ldr	r1, [r7, #0]
 8000ee8:	400b      	ands	r3, r1
 8000eea:	431a      	orrs	r2, r3
 8000eec:	687b      	ldr	r3, [r7, #4]
 8000eee:	619a      	str	r2, [r3, #24]
}
 8000ef0:	46c0      	nop			; (mov r8, r8)
 8000ef2:	46bd      	mov	sp, r7
 8000ef4:	b004      	add	sp, #16
 8000ef6:	bd80      	pop	{r7, pc}

08000ef8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000ef8:	b580      	push	{r7, lr}
 8000efa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000efc:	e7fe      	b.n	8000efc <NMI_Handler+0x4>

08000efe <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000efe:	b580      	push	{r7, lr}
 8000f00:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000f02:	e7fe      	b.n	8000f02 <HardFault_Handler+0x4>

08000f04 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000f04:	b580      	push	{r7, lr}
 8000f06:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000f08:	46c0      	nop			; (mov r8, r8)
 8000f0a:	46bd      	mov	sp, r7
 8000f0c:	bd80      	pop	{r7, pc}

08000f0e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000f0e:	b580      	push	{r7, lr}
 8000f10:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000f12:	46c0      	nop			; (mov r8, r8)
 8000f14:	46bd      	mov	sp, r7
 8000f16:	bd80      	pop	{r7, pc}

08000f18 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000f18:	b580      	push	{r7, lr}
 8000f1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000f1c:	f000 fa16 	bl	800134c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000f20:	46c0      	nop			; (mov r8, r8)
 8000f22:	46bd      	mov	sp, r7
 8000f24:	bd80      	pop	{r7, pc}
	...

08000f28 <TIM14_IRQHandler>:

/**
  * @brief This function handles TIM14 global interrupt.
  */
void TIM14_IRQHandler(void)
{
 8000f28:	b580      	push	{r7, lr}
 8000f2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM14_IRQn 0 */
	if (LL_TIM_IsActiveFlag_UPDATE(TIM14)) {
 8000f2c:	4b09      	ldr	r3, [pc, #36]	; (8000f54 <TIM14_IRQHandler+0x2c>)
 8000f2e:	0018      	movs	r0, r3
 8000f30:	f7ff ff50 	bl	8000dd4 <LL_TIM_IsActiveFlag_UPDATE>
 8000f34:	1e03      	subs	r3, r0, #0
 8000f36:	d00a      	beq.n	8000f4e <TIM14_IRQHandler+0x26>
		LL_TIM_ClearFlag_UPDATE(TIM14);
 8000f38:	4b06      	ldr	r3, [pc, #24]	; (8000f54 <TIM14_IRQHandler+0x2c>)
 8000f3a:	0018      	movs	r0, r3
 8000f3c:	f7ff ff3e 	bl	8000dbc <LL_TIM_ClearFlag_UPDATE>
		LL_GPIO_TogglePin(LED_GPIO_Port, LED_Pin);
 8000f40:	2380      	movs	r3, #128	; 0x80
 8000f42:	021b      	lsls	r3, r3, #8
 8000f44:	4a04      	ldr	r2, [pc, #16]	; (8000f58 <TIM14_IRQHandler+0x30>)
 8000f46:	0019      	movs	r1, r3
 8000f48:	0010      	movs	r0, r2
 8000f4a:	f7ff ffbe 	bl	8000eca <LL_GPIO_TogglePin>
	}
  /* USER CODE END TIM14_IRQn 0 */
  /* USER CODE BEGIN TIM14_IRQn 1 */

  /* USER CODE END TIM14_IRQn 1 */
}
 8000f4e:	46c0      	nop			; (mov r8, r8)
 8000f50:	46bd      	mov	sp, r7
 8000f52:	bd80      	pop	{r7, pc}
 8000f54:	40002000 	.word	0x40002000
 8000f58:	50000800 	.word	0x50000800

08000f5c <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt / USART1 wake-up interrupt through EXTI line 25.
  */
void USART1_IRQHandler(void)
{
 8000f5c:	b590      	push	{r4, r7, lr}
 8000f5e:	b083      	sub	sp, #12
 8000f60:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */
	char letter;
	static uint8_t cnt = 0;
	if (LL_USART_IsActiveFlag_RXNE(USART1)) {
 8000f62:	4b21      	ldr	r3, [pc, #132]	; (8000fe8 <USART1_IRQHandler+0x8c>)
 8000f64:	0018      	movs	r0, r3
 8000f66:	f7ff ff46 	bl	8000df6 <LL_USART_IsActiveFlag_RXNE_RXFNE>
 8000f6a:	1e03      	subs	r3, r0, #0
 8000f6c:	d037      	beq.n	8000fde <USART1_IRQHandler+0x82>
		LL_USART_DisableIT_RXNE(USART2);
 8000f6e:	4b1f      	ldr	r3, [pc, #124]	; (8000fec <USART1_IRQHandler+0x90>)
 8000f70:	0018      	movs	r0, r3
 8000f72:	f7ff ff70 	bl	8000e56 <LL_USART_DisableIT_RXNE_RXFNE>
		letter = LL_USART_ReceiveData8(USART1);
 8000f76:	1dfc      	adds	r4, r7, #7
 8000f78:	4b1b      	ldr	r3, [pc, #108]	; (8000fe8 <USART1_IRQHandler+0x8c>)
 8000f7a:	0018      	movs	r0, r3
 8000f7c:	f7ff ff8b 	bl	8000e96 <LL_USART_ReceiveData8>
 8000f80:	0003      	movs	r3, r0
 8000f82:	7023      	strb	r3, [r4, #0]
		LL_USART_TransmitData8(USART2, letter);
 8000f84:	1dfb      	adds	r3, r7, #7
 8000f86:	781b      	ldrb	r3, [r3, #0]
 8000f88:	4a18      	ldr	r2, [pc, #96]	; (8000fec <USART1_IRQHandler+0x90>)
 8000f8a:	0019      	movs	r1, r3
 8000f8c:	0010      	movs	r0, r2
 8000f8e:	f7ff ff8d 	bl	8000eac <LL_USART_TransmitData8>
		if (letter != ';') {
 8000f92:	1dfb      	adds	r3, r7, #7
 8000f94:	781b      	ldrb	r3, [r3, #0]
 8000f96:	2b3b      	cmp	r3, #59	; 0x3b
 8000f98:	d014      	beq.n	8000fc4 <USART1_IRQHandler+0x68>
			PCData[cnt] = letter;
 8000f9a:	4b15      	ldr	r3, [pc, #84]	; (8000ff0 <USART1_IRQHandler+0x94>)
 8000f9c:	781b      	ldrb	r3, [r3, #0]
 8000f9e:	0019      	movs	r1, r3
 8000fa0:	4b14      	ldr	r3, [pc, #80]	; (8000ff4 <USART1_IRQHandler+0x98>)
 8000fa2:	1dfa      	adds	r2, r7, #7
 8000fa4:	7812      	ldrb	r2, [r2, #0]
 8000fa6:	545a      	strb	r2, [r3, r1]
			cnt++;
 8000fa8:	4b11      	ldr	r3, [pc, #68]	; (8000ff0 <USART1_IRQHandler+0x94>)
 8000faa:	781b      	ldrb	r3, [r3, #0]
 8000fac:	3301      	adds	r3, #1
 8000fae:	b2da      	uxtb	r2, r3
 8000fb0:	4b0f      	ldr	r3, [pc, #60]	; (8000ff0 <USART1_IRQHandler+0x94>)
 8000fb2:	701a      	strb	r2, [r3, #0]
			if (cnt == 39)
 8000fb4:	4b0e      	ldr	r3, [pc, #56]	; (8000ff0 <USART1_IRQHandler+0x94>)
 8000fb6:	781b      	ldrb	r3, [r3, #0]
 8000fb8:	2b27      	cmp	r3, #39	; 0x27
 8000fba:	d10c      	bne.n	8000fd6 <USART1_IRQHandler+0x7a>
				cnt = 0;
 8000fbc:	4b0c      	ldr	r3, [pc, #48]	; (8000ff0 <USART1_IRQHandler+0x94>)
 8000fbe:	2200      	movs	r2, #0
 8000fc0:	701a      	strb	r2, [r3, #0]
 8000fc2:	e008      	b.n	8000fd6 <USART1_IRQHandler+0x7a>
		} else {
			PCData[cnt] = ';';
 8000fc4:	4b0a      	ldr	r3, [pc, #40]	; (8000ff0 <USART1_IRQHandler+0x94>)
 8000fc6:	781b      	ldrb	r3, [r3, #0]
 8000fc8:	001a      	movs	r2, r3
 8000fca:	4b0a      	ldr	r3, [pc, #40]	; (8000ff4 <USART1_IRQHandler+0x98>)
 8000fcc:	213b      	movs	r1, #59	; 0x3b
 8000fce:	5499      	strb	r1, [r3, r2]
			cnt = 0;
 8000fd0:	4b07      	ldr	r3, [pc, #28]	; (8000ff0 <USART1_IRQHandler+0x94>)
 8000fd2:	2200      	movs	r2, #0
 8000fd4:	701a      	strb	r2, [r3, #0]
		}
		LL_USART_EnableIT_RXNE(USART2);
 8000fd6:	4b05      	ldr	r3, [pc, #20]	; (8000fec <USART1_IRQHandler+0x90>)
 8000fd8:	0018      	movs	r0, r3
 8000fda:	f7ff ff1d 	bl	8000e18 <LL_USART_EnableIT_RXNE_RXFNE>
	}
  /* USER CODE END USART1_IRQn 0 */
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8000fde:	46c0      	nop			; (mov r8, r8)
 8000fe0:	46bd      	mov	sp, r7
 8000fe2:	b003      	add	sp, #12
 8000fe4:	bd90      	pop	{r4, r7, pc}
 8000fe6:	46c0      	nop			; (mov r8, r8)
 8000fe8:	40013800 	.word	0x40013800
 8000fec:	40004400 	.word	0x40004400
 8000ff0:	20000080 	.word	0x20000080
 8000ff4:	20000030 	.word	0x20000030

08000ff8 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt / USART2 wake-up interrupt through EXTI line 26.
  */
void USART2_IRQHandler(void)
{
 8000ff8:	b590      	push	{r4, r7, lr}
 8000ffa:	b083      	sub	sp, #12
 8000ffc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */
	char letter;
	static uint8_t i = 0;
	if (LL_USART_IsActiveFlag_RXNE(USART2)) {
 8000ffe:	4b80      	ldr	r3, [pc, #512]	; (8001200 <USART2_IRQHandler+0x208>)
 8001000:	0018      	movs	r0, r3
 8001002:	f7ff fef8 	bl	8000df6 <LL_USART_IsActiveFlag_RXNE_RXFNE>
 8001006:	1e03      	subs	r3, r0, #0
 8001008:	d100      	bne.n	800100c <USART2_IRQHandler+0x14>
 800100a:	e0f5      	b.n	80011f8 <USART2_IRQHandler+0x200>
		LL_USART_DisableIT_RXNE(USART1);
 800100c:	4b7d      	ldr	r3, [pc, #500]	; (8001204 <USART2_IRQHandler+0x20c>)
 800100e:	0018      	movs	r0, r3
 8001010:	f7ff ff21 	bl	8000e56 <LL_USART_DisableIT_RXNE_RXFNE>
		letter = LL_USART_ReceiveData8(USART2);
 8001014:	1dfc      	adds	r4, r7, #7
 8001016:	4b7a      	ldr	r3, [pc, #488]	; (8001200 <USART2_IRQHandler+0x208>)
 8001018:	0018      	movs	r0, r3
 800101a:	f7ff ff3c 	bl	8000e96 <LL_USART_ReceiveData8>
 800101e:	0003      	movs	r3, r0
 8001020:	7023      	strb	r3, [r4, #0]
		LL_USART_TransmitData8(USART1, letter);
 8001022:	1dfb      	adds	r3, r7, #7
 8001024:	781b      	ldrb	r3, [r3, #0]
 8001026:	4a77      	ldr	r2, [pc, #476]	; (8001204 <USART2_IRQHandler+0x20c>)
 8001028:	0019      	movs	r1, r3
 800102a:	0010      	movs	r0, r2
 800102c:	f7ff ff3e 	bl	8000eac <LL_USART_TransmitData8>
		if (letter != ';') {
 8001030:	1dfb      	adds	r3, r7, #7
 8001032:	781b      	ldrb	r3, [r3, #0]
 8001034:	2b3b      	cmp	r3, #59	; 0x3b
 8001036:	d018      	beq.n	800106a <USART2_IRQHandler+0x72>
			TRXData[i] = letter;
 8001038:	4b73      	ldr	r3, [pc, #460]	; (8001208 <USART2_IRQHandler+0x210>)
 800103a:	781b      	ldrb	r3, [r3, #0]
 800103c:	0019      	movs	r1, r3
 800103e:	4b73      	ldr	r3, [pc, #460]	; (800120c <USART2_IRQHandler+0x214>)
 8001040:	1dfa      	adds	r2, r7, #7
 8001042:	7812      	ldrb	r2, [r2, #0]
 8001044:	545a      	strb	r2, [r3, r1]
			i++;
 8001046:	4b70      	ldr	r3, [pc, #448]	; (8001208 <USART2_IRQHandler+0x210>)
 8001048:	781b      	ldrb	r3, [r3, #0]
 800104a:	3301      	adds	r3, #1
 800104c:	b2da      	uxtb	r2, r3
 800104e:	4b6e      	ldr	r3, [pc, #440]	; (8001208 <USART2_IRQHandler+0x210>)
 8001050:	701a      	strb	r2, [r3, #0]
			isDataReady = 0;
 8001052:	4b6f      	ldr	r3, [pc, #444]	; (8001210 <USART2_IRQHandler+0x218>)
 8001054:	2200      	movs	r2, #0
 8001056:	601a      	str	r2, [r3, #0]
			if (i == 39)
 8001058:	4b6b      	ldr	r3, [pc, #428]	; (8001208 <USART2_IRQHandler+0x210>)
 800105a:	781b      	ldrb	r3, [r3, #0]
 800105c:	2b27      	cmp	r3, #39	; 0x27
 800105e:	d000      	beq.n	8001062 <USART2_IRQHandler+0x6a>
 8001060:	e0c6      	b.n	80011f0 <USART2_IRQHandler+0x1f8>
				i = 0;
 8001062:	4b69      	ldr	r3, [pc, #420]	; (8001208 <USART2_IRQHandler+0x210>)
 8001064:	2200      	movs	r2, #0
 8001066:	701a      	strb	r2, [r3, #0]
 8001068:	e0c2      	b.n	80011f0 <USART2_IRQHandler+0x1f8>
		} else {
			TRXData[i] = ';';
 800106a:	4b67      	ldr	r3, [pc, #412]	; (8001208 <USART2_IRQHandler+0x210>)
 800106c:	781b      	ldrb	r3, [r3, #0]
 800106e:	001a      	movs	r2, r3
 8001070:	4b66      	ldr	r3, [pc, #408]	; (800120c <USART2_IRQHandler+0x214>)
 8001072:	213b      	movs	r1, #59	; 0x3b
 8001074:	5499      	strb	r1, [r3, r2]
			i = 0;
 8001076:	4b64      	ldr	r3, [pc, #400]	; (8001208 <USART2_IRQHandler+0x210>)
 8001078:	2200      	movs	r2, #0
 800107a:	701a      	strb	r2, [r3, #0]
			if ((TRXData[0] == 'I') && (TRXData[1] == 'F')) {
 800107c:	4b63      	ldr	r3, [pc, #396]	; (800120c <USART2_IRQHandler+0x214>)
 800107e:	781b      	ldrb	r3, [r3, #0]
 8001080:	2b49      	cmp	r3, #73	; 0x49
 8001082:	d000      	beq.n	8001086 <USART2_IRQHandler+0x8e>
 8001084:	e0b4      	b.n	80011f0 <USART2_IRQHandler+0x1f8>
 8001086:	4b61      	ldr	r3, [pc, #388]	; (800120c <USART2_IRQHandler+0x214>)
 8001088:	785b      	ldrb	r3, [r3, #1]
 800108a:	2b46      	cmp	r3, #70	; 0x46
 800108c:	d000      	beq.n	8001090 <USART2_IRQHandler+0x98>
 800108e:	e0af      	b.n	80011f0 <USART2_IRQHandler+0x1f8>
				isDataReady = 1;
 8001090:	4b5f      	ldr	r3, [pc, #380]	; (8001210 <USART2_IRQHandler+0x218>)
 8001092:	2201      	movs	r2, #1
 8001094:	601a      	str	r2, [r3, #0]
				if ((TRXData[5] == '0') && (TRXData[6] == '1')
 8001096:	4b5d      	ldr	r3, [pc, #372]	; (800120c <USART2_IRQHandler+0x214>)
 8001098:	795b      	ldrb	r3, [r3, #5]
 800109a:	2b30      	cmp	r3, #48	; 0x30
 800109c:	d10e      	bne.n	80010bc <USART2_IRQHandler+0xc4>
 800109e:	4b5b      	ldr	r3, [pc, #364]	; (800120c <USART2_IRQHandler+0x214>)
 80010a0:	799b      	ldrb	r3, [r3, #6]
 80010a2:	2b31      	cmp	r3, #49	; 0x31
 80010a4:	d10a      	bne.n	80010bc <USART2_IRQHandler+0xc4>
						&& ((TRXData[7] == '8') || (TRXData[7] == '9')))
 80010a6:	4b59      	ldr	r3, [pc, #356]	; (800120c <USART2_IRQHandler+0x214>)
 80010a8:	79db      	ldrb	r3, [r3, #7]
 80010aa:	2b38      	cmp	r3, #56	; 0x38
 80010ac:	d003      	beq.n	80010b6 <USART2_IRQHandler+0xbe>
 80010ae:	4b57      	ldr	r3, [pc, #348]	; (800120c <USART2_IRQHandler+0x214>)
 80010b0:	79db      	ldrb	r3, [r3, #7]
 80010b2:	2b39      	cmp	r3, #57	; 0x39
 80010b4:	d102      	bne.n	80010bc <USART2_IRQHandler+0xc4>
					flag_band = 160; //160m 1800-1900 kHz
 80010b6:	4b57      	ldr	r3, [pc, #348]	; (8001214 <USART2_IRQHandler+0x21c>)
 80010b8:	22a0      	movs	r2, #160	; 0xa0
 80010ba:	601a      	str	r2, [r3, #0]
				if ((TRXData[5] == '0') && (TRXData[6] == '3'))
 80010bc:	4b53      	ldr	r3, [pc, #332]	; (800120c <USART2_IRQHandler+0x214>)
 80010be:	795b      	ldrb	r3, [r3, #5]
 80010c0:	2b30      	cmp	r3, #48	; 0x30
 80010c2:	d106      	bne.n	80010d2 <USART2_IRQHandler+0xda>
 80010c4:	4b51      	ldr	r3, [pc, #324]	; (800120c <USART2_IRQHandler+0x214>)
 80010c6:	799b      	ldrb	r3, [r3, #6]
 80010c8:	2b33      	cmp	r3, #51	; 0x33
 80010ca:	d102      	bne.n	80010d2 <USART2_IRQHandler+0xda>
					flag_band = 80; //80m 3500-3800 kHz
 80010cc:	4b51      	ldr	r3, [pc, #324]	; (8001214 <USART2_IRQHandler+0x21c>)
 80010ce:	2250      	movs	r2, #80	; 0x50
 80010d0:	601a      	str	r2, [r3, #0]
				if ((TRXData[5] == '0') && (TRXData[6] == '5')
 80010d2:	4b4e      	ldr	r3, [pc, #312]	; (800120c <USART2_IRQHandler+0x214>)
 80010d4:	795b      	ldrb	r3, [r3, #5]
 80010d6:	2b30      	cmp	r3, #48	; 0x30
 80010d8:	d10e      	bne.n	80010f8 <USART2_IRQHandler+0x100>
 80010da:	4b4c      	ldr	r3, [pc, #304]	; (800120c <USART2_IRQHandler+0x214>)
 80010dc:	799b      	ldrb	r3, [r3, #6]
 80010de:	2b35      	cmp	r3, #53	; 0x35
 80010e0:	d10a      	bne.n	80010f8 <USART2_IRQHandler+0x100>
						&& ((TRXData[7] == '3') || (TRXData[7] == '4')))
 80010e2:	4b4a      	ldr	r3, [pc, #296]	; (800120c <USART2_IRQHandler+0x214>)
 80010e4:	79db      	ldrb	r3, [r3, #7]
 80010e6:	2b33      	cmp	r3, #51	; 0x33
 80010e8:	d003      	beq.n	80010f2 <USART2_IRQHandler+0xfa>
 80010ea:	4b48      	ldr	r3, [pc, #288]	; (800120c <USART2_IRQHandler+0x214>)
 80010ec:	79db      	ldrb	r3, [r3, #7]
 80010ee:	2b34      	cmp	r3, #52	; 0x34
 80010f0:	d102      	bne.n	80010f8 <USART2_IRQHandler+0x100>
					flag_band = 60; //60m 5300-5400 kHz
 80010f2:	4b48      	ldr	r3, [pc, #288]	; (8001214 <USART2_IRQHandler+0x21c>)
 80010f4:	223c      	movs	r2, #60	; 0x3c
 80010f6:	601a      	str	r2, [r3, #0]
				if ((TRXData[5] == '0') && (TRXData[6] == '7')
 80010f8:	4b44      	ldr	r3, [pc, #272]	; (800120c <USART2_IRQHandler+0x214>)
 80010fa:	795b      	ldrb	r3, [r3, #5]
 80010fc:	2b30      	cmp	r3, #48	; 0x30
 80010fe:	d112      	bne.n	8001126 <USART2_IRQHandler+0x12e>
 8001100:	4b42      	ldr	r3, [pc, #264]	; (800120c <USART2_IRQHandler+0x214>)
 8001102:	799b      	ldrb	r3, [r3, #6]
 8001104:	2b37      	cmp	r3, #55	; 0x37
 8001106:	d10e      	bne.n	8001126 <USART2_IRQHandler+0x12e>
						&& ((TRXData[7] == '0') || (TRXData[7] == '1')
 8001108:	4b40      	ldr	r3, [pc, #256]	; (800120c <USART2_IRQHandler+0x214>)
 800110a:	79db      	ldrb	r3, [r3, #7]
 800110c:	2b30      	cmp	r3, #48	; 0x30
 800110e:	d007      	beq.n	8001120 <USART2_IRQHandler+0x128>
 8001110:	4b3e      	ldr	r3, [pc, #248]	; (800120c <USART2_IRQHandler+0x214>)
 8001112:	79db      	ldrb	r3, [r3, #7]
 8001114:	2b31      	cmp	r3, #49	; 0x31
 8001116:	d003      	beq.n	8001120 <USART2_IRQHandler+0x128>
								|| (TRXData[7] == '2')))
 8001118:	4b3c      	ldr	r3, [pc, #240]	; (800120c <USART2_IRQHandler+0x214>)
 800111a:	79db      	ldrb	r3, [r3, #7]
 800111c:	2b32      	cmp	r3, #50	; 0x32
 800111e:	d102      	bne.n	8001126 <USART2_IRQHandler+0x12e>
					flag_band = 40; //40m 7000-7200 kHz
 8001120:	4b3c      	ldr	r3, [pc, #240]	; (8001214 <USART2_IRQHandler+0x21c>)
 8001122:	2228      	movs	r2, #40	; 0x28
 8001124:	601a      	str	r2, [r3, #0]
				if ((TRXData[5] == '1') && (TRXData[6] == '0')
 8001126:	4b39      	ldr	r3, [pc, #228]	; (800120c <USART2_IRQHandler+0x214>)
 8001128:	795b      	ldrb	r3, [r3, #5]
 800112a:	2b31      	cmp	r3, #49	; 0x31
 800112c:	d10a      	bne.n	8001144 <USART2_IRQHandler+0x14c>
 800112e:	4b37      	ldr	r3, [pc, #220]	; (800120c <USART2_IRQHandler+0x214>)
 8001130:	799b      	ldrb	r3, [r3, #6]
 8001132:	2b30      	cmp	r3, #48	; 0x30
 8001134:	d106      	bne.n	8001144 <USART2_IRQHandler+0x14c>
						&& (TRXData[7] == '1'))
 8001136:	4b35      	ldr	r3, [pc, #212]	; (800120c <USART2_IRQHandler+0x214>)
 8001138:	79db      	ldrb	r3, [r3, #7]
 800113a:	2b31      	cmp	r3, #49	; 0x31
 800113c:	d102      	bne.n	8001144 <USART2_IRQHandler+0x14c>
					flag_band = 30; //30m 10100 kHz
 800113e:	4b35      	ldr	r3, [pc, #212]	; (8001214 <USART2_IRQHandler+0x21c>)
 8001140:	221e      	movs	r2, #30
 8001142:	601a      	str	r2, [r3, #0]
				if ((TRXData[5] == '1') && (TRXData[6] == '4'))
 8001144:	4b31      	ldr	r3, [pc, #196]	; (800120c <USART2_IRQHandler+0x214>)
 8001146:	795b      	ldrb	r3, [r3, #5]
 8001148:	2b31      	cmp	r3, #49	; 0x31
 800114a:	d106      	bne.n	800115a <USART2_IRQHandler+0x162>
 800114c:	4b2f      	ldr	r3, [pc, #188]	; (800120c <USART2_IRQHandler+0x214>)
 800114e:	799b      	ldrb	r3, [r3, #6]
 8001150:	2b34      	cmp	r3, #52	; 0x34
 8001152:	d102      	bne.n	800115a <USART2_IRQHandler+0x162>
					flag_band = 20; //20m 14000-14350 kHz
 8001154:	4b2f      	ldr	r3, [pc, #188]	; (8001214 <USART2_IRQHandler+0x21c>)
 8001156:	2214      	movs	r2, #20
 8001158:	601a      	str	r2, [r3, #0]
				if ((TRXData[5] == '1') && (TRXData[6] == '8')
 800115a:	4b2c      	ldr	r3, [pc, #176]	; (800120c <USART2_IRQHandler+0x214>)
 800115c:	795b      	ldrb	r3, [r3, #5]
 800115e:	2b31      	cmp	r3, #49	; 0x31
 8001160:	d10e      	bne.n	8001180 <USART2_IRQHandler+0x188>
 8001162:	4b2a      	ldr	r3, [pc, #168]	; (800120c <USART2_IRQHandler+0x214>)
 8001164:	799b      	ldrb	r3, [r3, #6]
 8001166:	2b38      	cmp	r3, #56	; 0x38
 8001168:	d10a      	bne.n	8001180 <USART2_IRQHandler+0x188>
						&& ((TRXData[7] == '0') || (TRXData[7] == '1')))
 800116a:	4b28      	ldr	r3, [pc, #160]	; (800120c <USART2_IRQHandler+0x214>)
 800116c:	79db      	ldrb	r3, [r3, #7]
 800116e:	2b30      	cmp	r3, #48	; 0x30
 8001170:	d003      	beq.n	800117a <USART2_IRQHandler+0x182>
 8001172:	4b26      	ldr	r3, [pc, #152]	; (800120c <USART2_IRQHandler+0x214>)
 8001174:	79db      	ldrb	r3, [r3, #7]
 8001176:	2b31      	cmp	r3, #49	; 0x31
 8001178:	d102      	bne.n	8001180 <USART2_IRQHandler+0x188>
					flag_band = 17; //17m 18068-18150 kHz
 800117a:	4b26      	ldr	r3, [pc, #152]	; (8001214 <USART2_IRQHandler+0x21c>)
 800117c:	2211      	movs	r2, #17
 800117e:	601a      	str	r2, [r3, #0]
				if ((TRXData[5] == '2') && (TRXData[6] == '1'))
 8001180:	4b22      	ldr	r3, [pc, #136]	; (800120c <USART2_IRQHandler+0x214>)
 8001182:	795b      	ldrb	r3, [r3, #5]
 8001184:	2b32      	cmp	r3, #50	; 0x32
 8001186:	d106      	bne.n	8001196 <USART2_IRQHandler+0x19e>
 8001188:	4b20      	ldr	r3, [pc, #128]	; (800120c <USART2_IRQHandler+0x214>)
 800118a:	799b      	ldrb	r3, [r3, #6]
 800118c:	2b31      	cmp	r3, #49	; 0x31
 800118e:	d102      	bne.n	8001196 <USART2_IRQHandler+0x19e>
					flag_band = 15; //15m 21000-21450 kHz
 8001190:	4b20      	ldr	r3, [pc, #128]	; (8001214 <USART2_IRQHandler+0x21c>)
 8001192:	220f      	movs	r2, #15
 8001194:	601a      	str	r2, [r3, #0]
				if ((TRXData[5] == '2') && (TRXData[6] == '4')
 8001196:	4b1d      	ldr	r3, [pc, #116]	; (800120c <USART2_IRQHandler+0x214>)
 8001198:	795b      	ldrb	r3, [r3, #5]
 800119a:	2b32      	cmp	r3, #50	; 0x32
 800119c:	d10e      	bne.n	80011bc <USART2_IRQHandler+0x1c4>
 800119e:	4b1b      	ldr	r3, [pc, #108]	; (800120c <USART2_IRQHandler+0x214>)
 80011a0:	799b      	ldrb	r3, [r3, #6]
 80011a2:	2b34      	cmp	r3, #52	; 0x34
 80011a4:	d10a      	bne.n	80011bc <USART2_IRQHandler+0x1c4>
						&& ((TRXData[7] == '8') || (TRXData[7] == '9')))
 80011a6:	4b19      	ldr	r3, [pc, #100]	; (800120c <USART2_IRQHandler+0x214>)
 80011a8:	79db      	ldrb	r3, [r3, #7]
 80011aa:	2b38      	cmp	r3, #56	; 0x38
 80011ac:	d003      	beq.n	80011b6 <USART2_IRQHandler+0x1be>
 80011ae:	4b17      	ldr	r3, [pc, #92]	; (800120c <USART2_IRQHandler+0x214>)
 80011b0:	79db      	ldrb	r3, [r3, #7]
 80011b2:	2b39      	cmp	r3, #57	; 0x39
 80011b4:	d102      	bne.n	80011bc <USART2_IRQHandler+0x1c4>
					flag_band = 12; //12m 24890-24950 kHz
 80011b6:	4b17      	ldr	r3, [pc, #92]	; (8001214 <USART2_IRQHandler+0x21c>)
 80011b8:	220c      	movs	r2, #12
 80011ba:	601a      	str	r2, [r3, #0]
				if ((TRXData[5] == '2')
 80011bc:	4b13      	ldr	r3, [pc, #76]	; (800120c <USART2_IRQHandler+0x214>)
 80011be:	795b      	ldrb	r3, [r3, #5]
 80011c0:	2b32      	cmp	r3, #50	; 0x32
 80011c2:	d10a      	bne.n	80011da <USART2_IRQHandler+0x1e2>
						&& ((TRXData[6] == '8') || (TRXData[6] == '9')))
 80011c4:	4b11      	ldr	r3, [pc, #68]	; (800120c <USART2_IRQHandler+0x214>)
 80011c6:	799b      	ldrb	r3, [r3, #6]
 80011c8:	2b38      	cmp	r3, #56	; 0x38
 80011ca:	d003      	beq.n	80011d4 <USART2_IRQHandler+0x1dc>
 80011cc:	4b0f      	ldr	r3, [pc, #60]	; (800120c <USART2_IRQHandler+0x214>)
 80011ce:	799b      	ldrb	r3, [r3, #6]
 80011d0:	2b39      	cmp	r3, #57	; 0x39
 80011d2:	d102      	bne.n	80011da <USART2_IRQHandler+0x1e2>
					flag_band = 10; //10m 28000-29900 kHz
 80011d4:	4b0f      	ldr	r3, [pc, #60]	; (8001214 <USART2_IRQHandler+0x21c>)
 80011d6:	220a      	movs	r2, #10
 80011d8:	601a      	str	r2, [r3, #0]
				if ((TRXData[5] == '5') && (TRXData[6] == '0'))
 80011da:	4b0c      	ldr	r3, [pc, #48]	; (800120c <USART2_IRQHandler+0x214>)
 80011dc:	795b      	ldrb	r3, [r3, #5]
 80011de:	2b35      	cmp	r3, #53	; 0x35
 80011e0:	d106      	bne.n	80011f0 <USART2_IRQHandler+0x1f8>
 80011e2:	4b0a      	ldr	r3, [pc, #40]	; (800120c <USART2_IRQHandler+0x214>)
 80011e4:	799b      	ldrb	r3, [r3, #6]
 80011e6:	2b30      	cmp	r3, #48	; 0x30
 80011e8:	d102      	bne.n	80011f0 <USART2_IRQHandler+0x1f8>
					flag_band = 6; //6m 50100-50400 kHz
 80011ea:	4b0a      	ldr	r3, [pc, #40]	; (8001214 <USART2_IRQHandler+0x21c>)
 80011ec:	2206      	movs	r2, #6
 80011ee:	601a      	str	r2, [r3, #0]
			}

		}
		LL_USART_EnableIT_RXNE(USART1);
 80011f0:	4b04      	ldr	r3, [pc, #16]	; (8001204 <USART2_IRQHandler+0x20c>)
 80011f2:	0018      	movs	r0, r3
 80011f4:	f7ff fe10 	bl	8000e18 <LL_USART_EnableIT_RXNE_RXFNE>
	}
  /* USER CODE END USART2_IRQn 0 */
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80011f8:	46c0      	nop			; (mov r8, r8)
 80011fa:	46bd      	mov	sp, r7
 80011fc:	b003      	add	sp, #12
 80011fe:	bd90      	pop	{r4, r7, pc}
 8001200:	40004400 	.word	0x40004400
 8001204:	40013800 	.word	0x40013800
 8001208:	20000081 	.word	0x20000081
 800120c:	20000058 	.word	0x20000058
 8001210:	2000002c 	.word	0x2000002c
 8001214:	20000028 	.word	0x20000028

08001218 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001218:	b580      	push	{r7, lr}
 800121a:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800121c:	46c0      	nop			; (mov r8, r8)
 800121e:	46bd      	mov	sp, r7
 8001220:	bd80      	pop	{r7, pc}
	...

08001224 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001224:	480d      	ldr	r0, [pc, #52]	; (800125c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8001226:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8001228:	f7ff fff6 	bl	8001218 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800122c:	480c      	ldr	r0, [pc, #48]	; (8001260 <LoopForever+0x6>)
  ldr r1, =_edata
 800122e:	490d      	ldr	r1, [pc, #52]	; (8001264 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001230:	4a0d      	ldr	r2, [pc, #52]	; (8001268 <LoopForever+0xe>)
  movs r3, #0
 8001232:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001234:	e002      	b.n	800123c <LoopCopyDataInit>

08001236 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001236:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001238:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800123a:	3304      	adds	r3, #4

0800123c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800123c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800123e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001240:	d3f9      	bcc.n	8001236 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001242:	4a0a      	ldr	r2, [pc, #40]	; (800126c <LoopForever+0x12>)
  ldr r4, =_ebss
 8001244:	4c0a      	ldr	r4, [pc, #40]	; (8001270 <LoopForever+0x16>)
  movs r3, #0
 8001246:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001248:	e001      	b.n	800124e <LoopFillZerobss>

0800124a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800124a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800124c:	3204      	adds	r2, #4

0800124e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800124e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001250:	d3fb      	bcc.n	800124a <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8001252:	f001 fbab 	bl	80029ac <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 8001256:	f7ff fa89 	bl	800076c <main>

0800125a <LoopForever>:

LoopForever:
  b LoopForever
 800125a:	e7fe      	b.n	800125a <LoopForever>
  ldr   r0, =_estack
 800125c:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 8001260:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001264:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8001268:	08002aa4 	.word	0x08002aa4
  ldr r2, =_sbss
 800126c:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8001270:	20000088 	.word	0x20000088

08001274 <ADC1_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001274:	e7fe      	b.n	8001274 <ADC1_IRQHandler>
	...

08001278 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001278:	b580      	push	{r7, lr}
 800127a:	b082      	sub	sp, #8
 800127c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800127e:	1dfb      	adds	r3, r7, #7
 8001280:	2200      	movs	r2, #0
 8001282:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001284:	4b0b      	ldr	r3, [pc, #44]	; (80012b4 <HAL_Init+0x3c>)
 8001286:	681a      	ldr	r2, [r3, #0]
 8001288:	4b0a      	ldr	r3, [pc, #40]	; (80012b4 <HAL_Init+0x3c>)
 800128a:	2180      	movs	r1, #128	; 0x80
 800128c:	0049      	lsls	r1, r1, #1
 800128e:	430a      	orrs	r2, r1
 8001290:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001292:	2003      	movs	r0, #3
 8001294:	f000 f810 	bl	80012b8 <HAL_InitTick>
 8001298:	1e03      	subs	r3, r0, #0
 800129a:	d003      	beq.n	80012a4 <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 800129c:	1dfb      	adds	r3, r7, #7
 800129e:	2201      	movs	r2, #1
 80012a0:	701a      	strb	r2, [r3, #0]
 80012a2:	e001      	b.n	80012a8 <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 80012a4:	f7ff fd66 	bl	8000d74 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80012a8:	1dfb      	adds	r3, r7, #7
 80012aa:	781b      	ldrb	r3, [r3, #0]
}
 80012ac:	0018      	movs	r0, r3
 80012ae:	46bd      	mov	sp, r7
 80012b0:	b002      	add	sp, #8
 80012b2:	bd80      	pop	{r7, pc}
 80012b4:	40022000 	.word	0x40022000

080012b8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80012b8:	b590      	push	{r4, r7, lr}
 80012ba:	b085      	sub	sp, #20
 80012bc:	af00      	add	r7, sp, #0
 80012be:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80012c0:	230f      	movs	r3, #15
 80012c2:	18fb      	adds	r3, r7, r3
 80012c4:	2200      	movs	r2, #0
 80012c6:	701a      	strb	r2, [r3, #0]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/ 
  if ((uint32_t)uwTickFreq != 0U)
 80012c8:	4b1d      	ldr	r3, [pc, #116]	; (8001340 <HAL_InitTick+0x88>)
 80012ca:	781b      	ldrb	r3, [r3, #0]
 80012cc:	2b00      	cmp	r3, #0
 80012ce:	d02b      	beq.n	8001328 <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U /(uint32_t)uwTickFreq)) == 0U)
 80012d0:	4b1c      	ldr	r3, [pc, #112]	; (8001344 <HAL_InitTick+0x8c>)
 80012d2:	681c      	ldr	r4, [r3, #0]
 80012d4:	4b1a      	ldr	r3, [pc, #104]	; (8001340 <HAL_InitTick+0x88>)
 80012d6:	781b      	ldrb	r3, [r3, #0]
 80012d8:	0019      	movs	r1, r3
 80012da:	23fa      	movs	r3, #250	; 0xfa
 80012dc:	0098      	lsls	r0, r3, #2
 80012de:	f7fe ff0f 	bl	8000100 <__udivsi3>
 80012e2:	0003      	movs	r3, r0
 80012e4:	0019      	movs	r1, r3
 80012e6:	0020      	movs	r0, r4
 80012e8:	f7fe ff0a 	bl	8000100 <__udivsi3>
 80012ec:	0003      	movs	r3, r0
 80012ee:	0018      	movs	r0, r3
 80012f0:	f000 f8ef 	bl	80014d2 <HAL_SYSTICK_Config>
 80012f4:	1e03      	subs	r3, r0, #0
 80012f6:	d112      	bne.n	800131e <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80012f8:	687b      	ldr	r3, [r7, #4]
 80012fa:	2b03      	cmp	r3, #3
 80012fc:	d80a      	bhi.n	8001314 <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80012fe:	6879      	ldr	r1, [r7, #4]
 8001300:	2301      	movs	r3, #1
 8001302:	425b      	negs	r3, r3
 8001304:	2200      	movs	r2, #0
 8001306:	0018      	movs	r0, r3
 8001308:	f000 f8ce 	bl	80014a8 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800130c:	4b0e      	ldr	r3, [pc, #56]	; (8001348 <HAL_InitTick+0x90>)
 800130e:	687a      	ldr	r2, [r7, #4]
 8001310:	601a      	str	r2, [r3, #0]
 8001312:	e00d      	b.n	8001330 <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 8001314:	230f      	movs	r3, #15
 8001316:	18fb      	adds	r3, r7, r3
 8001318:	2201      	movs	r2, #1
 800131a:	701a      	strb	r2, [r3, #0]
 800131c:	e008      	b.n	8001330 <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 800131e:	230f      	movs	r3, #15
 8001320:	18fb      	adds	r3, r7, r3
 8001322:	2201      	movs	r2, #1
 8001324:	701a      	strb	r2, [r3, #0]
 8001326:	e003      	b.n	8001330 <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001328:	230f      	movs	r3, #15
 800132a:	18fb      	adds	r3, r7, r3
 800132c:	2201      	movs	r2, #1
 800132e:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 8001330:	230f      	movs	r3, #15
 8001332:	18fb      	adds	r3, r7, r3
 8001334:	781b      	ldrb	r3, [r3, #0]
}
 8001336:	0018      	movs	r0, r3
 8001338:	46bd      	mov	sp, r7
 800133a:	b005      	add	sp, #20
 800133c:	bd90      	pop	{r4, r7, pc}
 800133e:	46c0      	nop			; (mov r8, r8)
 8001340:	20000008 	.word	0x20000008
 8001344:	20000000 	.word	0x20000000
 8001348:	20000004 	.word	0x20000004

0800134c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800134c:	b580      	push	{r7, lr}
 800134e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001350:	4b05      	ldr	r3, [pc, #20]	; (8001368 <HAL_IncTick+0x1c>)
 8001352:	781b      	ldrb	r3, [r3, #0]
 8001354:	001a      	movs	r2, r3
 8001356:	4b05      	ldr	r3, [pc, #20]	; (800136c <HAL_IncTick+0x20>)
 8001358:	681b      	ldr	r3, [r3, #0]
 800135a:	18d2      	adds	r2, r2, r3
 800135c:	4b03      	ldr	r3, [pc, #12]	; (800136c <HAL_IncTick+0x20>)
 800135e:	601a      	str	r2, [r3, #0]
}
 8001360:	46c0      	nop			; (mov r8, r8)
 8001362:	46bd      	mov	sp, r7
 8001364:	bd80      	pop	{r7, pc}
 8001366:	46c0      	nop			; (mov r8, r8)
 8001368:	20000008 	.word	0x20000008
 800136c:	20000084 	.word	0x20000084

08001370 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001370:	b580      	push	{r7, lr}
 8001372:	af00      	add	r7, sp, #0
  return uwTick;
 8001374:	4b02      	ldr	r3, [pc, #8]	; (8001380 <HAL_GetTick+0x10>)
 8001376:	681b      	ldr	r3, [r3, #0]
}
 8001378:	0018      	movs	r0, r3
 800137a:	46bd      	mov	sp, r7
 800137c:	bd80      	pop	{r7, pc}
 800137e:	46c0      	nop			; (mov r8, r8)
 8001380:	20000084 	.word	0x20000084

08001384 <__NVIC_SetPriority>:
{
 8001384:	b590      	push	{r4, r7, lr}
 8001386:	b083      	sub	sp, #12
 8001388:	af00      	add	r7, sp, #0
 800138a:	0002      	movs	r2, r0
 800138c:	6039      	str	r1, [r7, #0]
 800138e:	1dfb      	adds	r3, r7, #7
 8001390:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8001392:	1dfb      	adds	r3, r7, #7
 8001394:	781b      	ldrb	r3, [r3, #0]
 8001396:	2b7f      	cmp	r3, #127	; 0x7f
 8001398:	d828      	bhi.n	80013ec <__NVIC_SetPriority+0x68>
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800139a:	4a2f      	ldr	r2, [pc, #188]	; (8001458 <__NVIC_SetPriority+0xd4>)
 800139c:	1dfb      	adds	r3, r7, #7
 800139e:	781b      	ldrb	r3, [r3, #0]
 80013a0:	b25b      	sxtb	r3, r3
 80013a2:	089b      	lsrs	r3, r3, #2
 80013a4:	33c0      	adds	r3, #192	; 0xc0
 80013a6:	009b      	lsls	r3, r3, #2
 80013a8:	589b      	ldr	r3, [r3, r2]
 80013aa:	1dfa      	adds	r2, r7, #7
 80013ac:	7812      	ldrb	r2, [r2, #0]
 80013ae:	0011      	movs	r1, r2
 80013b0:	2203      	movs	r2, #3
 80013b2:	400a      	ands	r2, r1
 80013b4:	00d2      	lsls	r2, r2, #3
 80013b6:	21ff      	movs	r1, #255	; 0xff
 80013b8:	4091      	lsls	r1, r2
 80013ba:	000a      	movs	r2, r1
 80013bc:	43d2      	mvns	r2, r2
 80013be:	401a      	ands	r2, r3
 80013c0:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80013c2:	683b      	ldr	r3, [r7, #0]
 80013c4:	019b      	lsls	r3, r3, #6
 80013c6:	22ff      	movs	r2, #255	; 0xff
 80013c8:	401a      	ands	r2, r3
 80013ca:	1dfb      	adds	r3, r7, #7
 80013cc:	781b      	ldrb	r3, [r3, #0]
 80013ce:	0018      	movs	r0, r3
 80013d0:	2303      	movs	r3, #3
 80013d2:	4003      	ands	r3, r0
 80013d4:	00db      	lsls	r3, r3, #3
 80013d6:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80013d8:	481f      	ldr	r0, [pc, #124]	; (8001458 <__NVIC_SetPriority+0xd4>)
 80013da:	1dfb      	adds	r3, r7, #7
 80013dc:	781b      	ldrb	r3, [r3, #0]
 80013de:	b25b      	sxtb	r3, r3
 80013e0:	089b      	lsrs	r3, r3, #2
 80013e2:	430a      	orrs	r2, r1
 80013e4:	33c0      	adds	r3, #192	; 0xc0
 80013e6:	009b      	lsls	r3, r3, #2
 80013e8:	501a      	str	r2, [r3, r0]
}
 80013ea:	e031      	b.n	8001450 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80013ec:	4a1b      	ldr	r2, [pc, #108]	; (800145c <__NVIC_SetPriority+0xd8>)
 80013ee:	1dfb      	adds	r3, r7, #7
 80013f0:	781b      	ldrb	r3, [r3, #0]
 80013f2:	0019      	movs	r1, r3
 80013f4:	230f      	movs	r3, #15
 80013f6:	400b      	ands	r3, r1
 80013f8:	3b08      	subs	r3, #8
 80013fa:	089b      	lsrs	r3, r3, #2
 80013fc:	3306      	adds	r3, #6
 80013fe:	009b      	lsls	r3, r3, #2
 8001400:	18d3      	adds	r3, r2, r3
 8001402:	3304      	adds	r3, #4
 8001404:	681b      	ldr	r3, [r3, #0]
 8001406:	1dfa      	adds	r2, r7, #7
 8001408:	7812      	ldrb	r2, [r2, #0]
 800140a:	0011      	movs	r1, r2
 800140c:	2203      	movs	r2, #3
 800140e:	400a      	ands	r2, r1
 8001410:	00d2      	lsls	r2, r2, #3
 8001412:	21ff      	movs	r1, #255	; 0xff
 8001414:	4091      	lsls	r1, r2
 8001416:	000a      	movs	r2, r1
 8001418:	43d2      	mvns	r2, r2
 800141a:	401a      	ands	r2, r3
 800141c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800141e:	683b      	ldr	r3, [r7, #0]
 8001420:	019b      	lsls	r3, r3, #6
 8001422:	22ff      	movs	r2, #255	; 0xff
 8001424:	401a      	ands	r2, r3
 8001426:	1dfb      	adds	r3, r7, #7
 8001428:	781b      	ldrb	r3, [r3, #0]
 800142a:	0018      	movs	r0, r3
 800142c:	2303      	movs	r3, #3
 800142e:	4003      	ands	r3, r0
 8001430:	00db      	lsls	r3, r3, #3
 8001432:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001434:	4809      	ldr	r0, [pc, #36]	; (800145c <__NVIC_SetPriority+0xd8>)
 8001436:	1dfb      	adds	r3, r7, #7
 8001438:	781b      	ldrb	r3, [r3, #0]
 800143a:	001c      	movs	r4, r3
 800143c:	230f      	movs	r3, #15
 800143e:	4023      	ands	r3, r4
 8001440:	3b08      	subs	r3, #8
 8001442:	089b      	lsrs	r3, r3, #2
 8001444:	430a      	orrs	r2, r1
 8001446:	3306      	adds	r3, #6
 8001448:	009b      	lsls	r3, r3, #2
 800144a:	18c3      	adds	r3, r0, r3
 800144c:	3304      	adds	r3, #4
 800144e:	601a      	str	r2, [r3, #0]
}
 8001450:	46c0      	nop			; (mov r8, r8)
 8001452:	46bd      	mov	sp, r7
 8001454:	b003      	add	sp, #12
 8001456:	bd90      	pop	{r4, r7, pc}
 8001458:	e000e100 	.word	0xe000e100
 800145c:	e000ed00 	.word	0xe000ed00

08001460 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001460:	b580      	push	{r7, lr}
 8001462:	b082      	sub	sp, #8
 8001464:	af00      	add	r7, sp, #0
 8001466:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001468:	687b      	ldr	r3, [r7, #4]
 800146a:	1e5a      	subs	r2, r3, #1
 800146c:	2380      	movs	r3, #128	; 0x80
 800146e:	045b      	lsls	r3, r3, #17
 8001470:	429a      	cmp	r2, r3
 8001472:	d301      	bcc.n	8001478 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001474:	2301      	movs	r3, #1
 8001476:	e010      	b.n	800149a <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001478:	4b0a      	ldr	r3, [pc, #40]	; (80014a4 <SysTick_Config+0x44>)
 800147a:	687a      	ldr	r2, [r7, #4]
 800147c:	3a01      	subs	r2, #1
 800147e:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001480:	2301      	movs	r3, #1
 8001482:	425b      	negs	r3, r3
 8001484:	2103      	movs	r1, #3
 8001486:	0018      	movs	r0, r3
 8001488:	f7ff ff7c 	bl	8001384 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800148c:	4b05      	ldr	r3, [pc, #20]	; (80014a4 <SysTick_Config+0x44>)
 800148e:	2200      	movs	r2, #0
 8001490:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001492:	4b04      	ldr	r3, [pc, #16]	; (80014a4 <SysTick_Config+0x44>)
 8001494:	2207      	movs	r2, #7
 8001496:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001498:	2300      	movs	r3, #0
}
 800149a:	0018      	movs	r0, r3
 800149c:	46bd      	mov	sp, r7
 800149e:	b002      	add	sp, #8
 80014a0:	bd80      	pop	{r7, pc}
 80014a2:	46c0      	nop			; (mov r8, r8)
 80014a4:	e000e010 	.word	0xe000e010

080014a8 <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80014a8:	b580      	push	{r7, lr}
 80014aa:	b084      	sub	sp, #16
 80014ac:	af00      	add	r7, sp, #0
 80014ae:	60b9      	str	r1, [r7, #8]
 80014b0:	607a      	str	r2, [r7, #4]
 80014b2:	210f      	movs	r1, #15
 80014b4:	187b      	adds	r3, r7, r1
 80014b6:	1c02      	adds	r2, r0, #0
 80014b8:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 80014ba:	68ba      	ldr	r2, [r7, #8]
 80014bc:	187b      	adds	r3, r7, r1
 80014be:	781b      	ldrb	r3, [r3, #0]
 80014c0:	b25b      	sxtb	r3, r3
 80014c2:	0011      	movs	r1, r2
 80014c4:	0018      	movs	r0, r3
 80014c6:	f7ff ff5d 	bl	8001384 <__NVIC_SetPriority>
}
 80014ca:	46c0      	nop			; (mov r8, r8)
 80014cc:	46bd      	mov	sp, r7
 80014ce:	b004      	add	sp, #16
 80014d0:	bd80      	pop	{r7, pc}

080014d2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80014d2:	b580      	push	{r7, lr}
 80014d4:	b082      	sub	sp, #8
 80014d6:	af00      	add	r7, sp, #0
 80014d8:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 80014da:	687b      	ldr	r3, [r7, #4]
 80014dc:	0018      	movs	r0, r3
 80014de:	f7ff ffbf 	bl	8001460 <SysTick_Config>
 80014e2:	0003      	movs	r3, r0
}
 80014e4:	0018      	movs	r0, r3
 80014e6:	46bd      	mov	sp, r7
 80014e8:	b002      	add	sp, #8
 80014ea:	bd80      	pop	{r7, pc}

080014ec <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80014ec:	b580      	push	{r7, lr}
 80014ee:	b084      	sub	sp, #16
 80014f0:	af00      	add	r7, sp, #0
 80014f2:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 80014f4:	4b19      	ldr	r3, [pc, #100]	; (800155c <HAL_PWREx_ControlVoltageScaling+0x70>)
 80014f6:	681b      	ldr	r3, [r3, #0]
 80014f8:	4a19      	ldr	r2, [pc, #100]	; (8001560 <HAL_PWREx_ControlVoltageScaling+0x74>)
 80014fa:	4013      	ands	r3, r2
 80014fc:	0019      	movs	r1, r3
 80014fe:	4b17      	ldr	r3, [pc, #92]	; (800155c <HAL_PWREx_ControlVoltageScaling+0x70>)
 8001500:	687a      	ldr	r2, [r7, #4]
 8001502:	430a      	orrs	r2, r1
 8001504:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001506:	687a      	ldr	r2, [r7, #4]
 8001508:	2380      	movs	r3, #128	; 0x80
 800150a:	009b      	lsls	r3, r3, #2
 800150c:	429a      	cmp	r2, r3
 800150e:	d11f      	bne.n	8001550 <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 8001510:	4b14      	ldr	r3, [pc, #80]	; (8001564 <HAL_PWREx_ControlVoltageScaling+0x78>)
 8001512:	681a      	ldr	r2, [r3, #0]
 8001514:	0013      	movs	r3, r2
 8001516:	005b      	lsls	r3, r3, #1
 8001518:	189b      	adds	r3, r3, r2
 800151a:	005b      	lsls	r3, r3, #1
 800151c:	4912      	ldr	r1, [pc, #72]	; (8001568 <HAL_PWREx_ControlVoltageScaling+0x7c>)
 800151e:	0018      	movs	r0, r3
 8001520:	f7fe fdee 	bl	8000100 <__udivsi3>
 8001524:	0003      	movs	r3, r0
 8001526:	3301      	adds	r3, #1
 8001528:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800152a:	e008      	b.n	800153e <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if (wait_loop_index != 0U)
 800152c:	68fb      	ldr	r3, [r7, #12]
 800152e:	2b00      	cmp	r3, #0
 8001530:	d003      	beq.n	800153a <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 8001532:	68fb      	ldr	r3, [r7, #12]
 8001534:	3b01      	subs	r3, #1
 8001536:	60fb      	str	r3, [r7, #12]
 8001538:	e001      	b.n	800153e <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 800153a:	2303      	movs	r3, #3
 800153c:	e009      	b.n	8001552 <HAL_PWREx_ControlVoltageScaling+0x66>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800153e:	4b07      	ldr	r3, [pc, #28]	; (800155c <HAL_PWREx_ControlVoltageScaling+0x70>)
 8001540:	695a      	ldr	r2, [r3, #20]
 8001542:	2380      	movs	r3, #128	; 0x80
 8001544:	00db      	lsls	r3, r3, #3
 8001546:	401a      	ands	r2, r3
 8001548:	2380      	movs	r3, #128	; 0x80
 800154a:	00db      	lsls	r3, r3, #3
 800154c:	429a      	cmp	r2, r3
 800154e:	d0ed      	beq.n	800152c <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 8001550:	2300      	movs	r3, #0
}
 8001552:	0018      	movs	r0, r3
 8001554:	46bd      	mov	sp, r7
 8001556:	b004      	add	sp, #16
 8001558:	bd80      	pop	{r7, pc}
 800155a:	46c0      	nop			; (mov r8, r8)
 800155c:	40007000 	.word	0x40007000
 8001560:	fffff9ff 	.word	0xfffff9ff
 8001564:	20000000 	.word	0x20000000
 8001568:	000f4240 	.word	0x000f4240

0800156c <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800156c:	b580      	push	{r7, lr}
 800156e:	b088      	sub	sp, #32
 8001570:	af00      	add	r7, sp, #0
 8001572:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001574:	687b      	ldr	r3, [r7, #4]
 8001576:	2b00      	cmp	r3, #0
 8001578:	d101      	bne.n	800157e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800157a:	2301      	movs	r3, #1
 800157c:	e2f3      	b.n	8001b66 <HAL_RCC_OscConfig+0x5fa>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800157e:	687b      	ldr	r3, [r7, #4]
 8001580:	681b      	ldr	r3, [r3, #0]
 8001582:	2201      	movs	r2, #1
 8001584:	4013      	ands	r3, r2
 8001586:	d100      	bne.n	800158a <HAL_RCC_OscConfig+0x1e>
 8001588:	e07c      	b.n	8001684 <HAL_RCC_OscConfig+0x118>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800158a:	4bc3      	ldr	r3, [pc, #780]	; (8001898 <HAL_RCC_OscConfig+0x32c>)
 800158c:	689b      	ldr	r3, [r3, #8]
 800158e:	2238      	movs	r2, #56	; 0x38
 8001590:	4013      	ands	r3, r2
 8001592:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001594:	4bc0      	ldr	r3, [pc, #768]	; (8001898 <HAL_RCC_OscConfig+0x32c>)
 8001596:	68db      	ldr	r3, [r3, #12]
 8001598:	2203      	movs	r2, #3
 800159a:	4013      	ands	r3, r2
 800159c:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 800159e:	69bb      	ldr	r3, [r7, #24]
 80015a0:	2b10      	cmp	r3, #16
 80015a2:	d102      	bne.n	80015aa <HAL_RCC_OscConfig+0x3e>
 80015a4:	697b      	ldr	r3, [r7, #20]
 80015a6:	2b03      	cmp	r3, #3
 80015a8:	d002      	beq.n	80015b0 <HAL_RCC_OscConfig+0x44>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 80015aa:	69bb      	ldr	r3, [r7, #24]
 80015ac:	2b08      	cmp	r3, #8
 80015ae:	d10b      	bne.n	80015c8 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80015b0:	4bb9      	ldr	r3, [pc, #740]	; (8001898 <HAL_RCC_OscConfig+0x32c>)
 80015b2:	681a      	ldr	r2, [r3, #0]
 80015b4:	2380      	movs	r3, #128	; 0x80
 80015b6:	029b      	lsls	r3, r3, #10
 80015b8:	4013      	ands	r3, r2
 80015ba:	d062      	beq.n	8001682 <HAL_RCC_OscConfig+0x116>
 80015bc:	687b      	ldr	r3, [r7, #4]
 80015be:	685b      	ldr	r3, [r3, #4]
 80015c0:	2b00      	cmp	r3, #0
 80015c2:	d15e      	bne.n	8001682 <HAL_RCC_OscConfig+0x116>
      {
        return HAL_ERROR;
 80015c4:	2301      	movs	r3, #1
 80015c6:	e2ce      	b.n	8001b66 <HAL_RCC_OscConfig+0x5fa>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80015c8:	687b      	ldr	r3, [r7, #4]
 80015ca:	685a      	ldr	r2, [r3, #4]
 80015cc:	2380      	movs	r3, #128	; 0x80
 80015ce:	025b      	lsls	r3, r3, #9
 80015d0:	429a      	cmp	r2, r3
 80015d2:	d107      	bne.n	80015e4 <HAL_RCC_OscConfig+0x78>
 80015d4:	4bb0      	ldr	r3, [pc, #704]	; (8001898 <HAL_RCC_OscConfig+0x32c>)
 80015d6:	681a      	ldr	r2, [r3, #0]
 80015d8:	4baf      	ldr	r3, [pc, #700]	; (8001898 <HAL_RCC_OscConfig+0x32c>)
 80015da:	2180      	movs	r1, #128	; 0x80
 80015dc:	0249      	lsls	r1, r1, #9
 80015de:	430a      	orrs	r2, r1
 80015e0:	601a      	str	r2, [r3, #0]
 80015e2:	e020      	b.n	8001626 <HAL_RCC_OscConfig+0xba>
 80015e4:	687b      	ldr	r3, [r7, #4]
 80015e6:	685a      	ldr	r2, [r3, #4]
 80015e8:	23a0      	movs	r3, #160	; 0xa0
 80015ea:	02db      	lsls	r3, r3, #11
 80015ec:	429a      	cmp	r2, r3
 80015ee:	d10e      	bne.n	800160e <HAL_RCC_OscConfig+0xa2>
 80015f0:	4ba9      	ldr	r3, [pc, #676]	; (8001898 <HAL_RCC_OscConfig+0x32c>)
 80015f2:	681a      	ldr	r2, [r3, #0]
 80015f4:	4ba8      	ldr	r3, [pc, #672]	; (8001898 <HAL_RCC_OscConfig+0x32c>)
 80015f6:	2180      	movs	r1, #128	; 0x80
 80015f8:	02c9      	lsls	r1, r1, #11
 80015fa:	430a      	orrs	r2, r1
 80015fc:	601a      	str	r2, [r3, #0]
 80015fe:	4ba6      	ldr	r3, [pc, #664]	; (8001898 <HAL_RCC_OscConfig+0x32c>)
 8001600:	681a      	ldr	r2, [r3, #0]
 8001602:	4ba5      	ldr	r3, [pc, #660]	; (8001898 <HAL_RCC_OscConfig+0x32c>)
 8001604:	2180      	movs	r1, #128	; 0x80
 8001606:	0249      	lsls	r1, r1, #9
 8001608:	430a      	orrs	r2, r1
 800160a:	601a      	str	r2, [r3, #0]
 800160c:	e00b      	b.n	8001626 <HAL_RCC_OscConfig+0xba>
 800160e:	4ba2      	ldr	r3, [pc, #648]	; (8001898 <HAL_RCC_OscConfig+0x32c>)
 8001610:	681a      	ldr	r2, [r3, #0]
 8001612:	4ba1      	ldr	r3, [pc, #644]	; (8001898 <HAL_RCC_OscConfig+0x32c>)
 8001614:	49a1      	ldr	r1, [pc, #644]	; (800189c <HAL_RCC_OscConfig+0x330>)
 8001616:	400a      	ands	r2, r1
 8001618:	601a      	str	r2, [r3, #0]
 800161a:	4b9f      	ldr	r3, [pc, #636]	; (8001898 <HAL_RCC_OscConfig+0x32c>)
 800161c:	681a      	ldr	r2, [r3, #0]
 800161e:	4b9e      	ldr	r3, [pc, #632]	; (8001898 <HAL_RCC_OscConfig+0x32c>)
 8001620:	499f      	ldr	r1, [pc, #636]	; (80018a0 <HAL_RCC_OscConfig+0x334>)
 8001622:	400a      	ands	r2, r1
 8001624:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001626:	687b      	ldr	r3, [r7, #4]
 8001628:	685b      	ldr	r3, [r3, #4]
 800162a:	2b00      	cmp	r3, #0
 800162c:	d014      	beq.n	8001658 <HAL_RCC_OscConfig+0xec>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800162e:	f7ff fe9f 	bl	8001370 <HAL_GetTick>
 8001632:	0003      	movs	r3, r0
 8001634:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001636:	e008      	b.n	800164a <HAL_RCC_OscConfig+0xde>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001638:	f7ff fe9a 	bl	8001370 <HAL_GetTick>
 800163c:	0002      	movs	r2, r0
 800163e:	693b      	ldr	r3, [r7, #16]
 8001640:	1ad3      	subs	r3, r2, r3
 8001642:	2b64      	cmp	r3, #100	; 0x64
 8001644:	d901      	bls.n	800164a <HAL_RCC_OscConfig+0xde>
          {
            return HAL_TIMEOUT;
 8001646:	2303      	movs	r3, #3
 8001648:	e28d      	b.n	8001b66 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800164a:	4b93      	ldr	r3, [pc, #588]	; (8001898 <HAL_RCC_OscConfig+0x32c>)
 800164c:	681a      	ldr	r2, [r3, #0]
 800164e:	2380      	movs	r3, #128	; 0x80
 8001650:	029b      	lsls	r3, r3, #10
 8001652:	4013      	ands	r3, r2
 8001654:	d0f0      	beq.n	8001638 <HAL_RCC_OscConfig+0xcc>
 8001656:	e015      	b.n	8001684 <HAL_RCC_OscConfig+0x118>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001658:	f7ff fe8a 	bl	8001370 <HAL_GetTick>
 800165c:	0003      	movs	r3, r0
 800165e:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001660:	e008      	b.n	8001674 <HAL_RCC_OscConfig+0x108>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001662:	f7ff fe85 	bl	8001370 <HAL_GetTick>
 8001666:	0002      	movs	r2, r0
 8001668:	693b      	ldr	r3, [r7, #16]
 800166a:	1ad3      	subs	r3, r2, r3
 800166c:	2b64      	cmp	r3, #100	; 0x64
 800166e:	d901      	bls.n	8001674 <HAL_RCC_OscConfig+0x108>
          {
            return HAL_TIMEOUT;
 8001670:	2303      	movs	r3, #3
 8001672:	e278      	b.n	8001b66 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001674:	4b88      	ldr	r3, [pc, #544]	; (8001898 <HAL_RCC_OscConfig+0x32c>)
 8001676:	681a      	ldr	r2, [r3, #0]
 8001678:	2380      	movs	r3, #128	; 0x80
 800167a:	029b      	lsls	r3, r3, #10
 800167c:	4013      	ands	r3, r2
 800167e:	d1f0      	bne.n	8001662 <HAL_RCC_OscConfig+0xf6>
 8001680:	e000      	b.n	8001684 <HAL_RCC_OscConfig+0x118>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001682:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001684:	687b      	ldr	r3, [r7, #4]
 8001686:	681b      	ldr	r3, [r3, #0]
 8001688:	2202      	movs	r2, #2
 800168a:	4013      	ands	r3, r2
 800168c:	d100      	bne.n	8001690 <HAL_RCC_OscConfig+0x124>
 800168e:	e099      	b.n	80017c4 <HAL_RCC_OscConfig+0x258>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001690:	4b81      	ldr	r3, [pc, #516]	; (8001898 <HAL_RCC_OscConfig+0x32c>)
 8001692:	689b      	ldr	r3, [r3, #8]
 8001694:	2238      	movs	r2, #56	; 0x38
 8001696:	4013      	ands	r3, r2
 8001698:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800169a:	4b7f      	ldr	r3, [pc, #508]	; (8001898 <HAL_RCC_OscConfig+0x32c>)
 800169c:	68db      	ldr	r3, [r3, #12]
 800169e:	2203      	movs	r2, #3
 80016a0:	4013      	ands	r3, r2
 80016a2:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 80016a4:	69bb      	ldr	r3, [r7, #24]
 80016a6:	2b10      	cmp	r3, #16
 80016a8:	d102      	bne.n	80016b0 <HAL_RCC_OscConfig+0x144>
 80016aa:	697b      	ldr	r3, [r7, #20]
 80016ac:	2b02      	cmp	r3, #2
 80016ae:	d002      	beq.n	80016b6 <HAL_RCC_OscConfig+0x14a>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 80016b0:	69bb      	ldr	r3, [r7, #24]
 80016b2:	2b00      	cmp	r3, #0
 80016b4:	d135      	bne.n	8001722 <HAL_RCC_OscConfig+0x1b6>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80016b6:	4b78      	ldr	r3, [pc, #480]	; (8001898 <HAL_RCC_OscConfig+0x32c>)
 80016b8:	681a      	ldr	r2, [r3, #0]
 80016ba:	2380      	movs	r3, #128	; 0x80
 80016bc:	00db      	lsls	r3, r3, #3
 80016be:	4013      	ands	r3, r2
 80016c0:	d005      	beq.n	80016ce <HAL_RCC_OscConfig+0x162>
 80016c2:	687b      	ldr	r3, [r7, #4]
 80016c4:	68db      	ldr	r3, [r3, #12]
 80016c6:	2b00      	cmp	r3, #0
 80016c8:	d101      	bne.n	80016ce <HAL_RCC_OscConfig+0x162>
      {
        return HAL_ERROR;
 80016ca:	2301      	movs	r3, #1
 80016cc:	e24b      	b.n	8001b66 <HAL_RCC_OscConfig+0x5fa>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80016ce:	4b72      	ldr	r3, [pc, #456]	; (8001898 <HAL_RCC_OscConfig+0x32c>)
 80016d0:	685b      	ldr	r3, [r3, #4]
 80016d2:	4a74      	ldr	r2, [pc, #464]	; (80018a4 <HAL_RCC_OscConfig+0x338>)
 80016d4:	4013      	ands	r3, r2
 80016d6:	0019      	movs	r1, r3
 80016d8:	687b      	ldr	r3, [r7, #4]
 80016da:	695b      	ldr	r3, [r3, #20]
 80016dc:	021a      	lsls	r2, r3, #8
 80016de:	4b6e      	ldr	r3, [pc, #440]	; (8001898 <HAL_RCC_OscConfig+0x32c>)
 80016e0:	430a      	orrs	r2, r1
 80016e2:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 80016e4:	69bb      	ldr	r3, [r7, #24]
 80016e6:	2b00      	cmp	r3, #0
 80016e8:	d112      	bne.n	8001710 <HAL_RCC_OscConfig+0x1a4>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 80016ea:	4b6b      	ldr	r3, [pc, #428]	; (8001898 <HAL_RCC_OscConfig+0x32c>)
 80016ec:	681b      	ldr	r3, [r3, #0]
 80016ee:	4a6e      	ldr	r2, [pc, #440]	; (80018a8 <HAL_RCC_OscConfig+0x33c>)
 80016f0:	4013      	ands	r3, r2
 80016f2:	0019      	movs	r1, r3
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	691a      	ldr	r2, [r3, #16]
 80016f8:	4b67      	ldr	r3, [pc, #412]	; (8001898 <HAL_RCC_OscConfig+0x32c>)
 80016fa:	430a      	orrs	r2, r1
 80016fc:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 80016fe:	4b66      	ldr	r3, [pc, #408]	; (8001898 <HAL_RCC_OscConfig+0x32c>)
 8001700:	681b      	ldr	r3, [r3, #0]
 8001702:	0adb      	lsrs	r3, r3, #11
 8001704:	2207      	movs	r2, #7
 8001706:	4013      	ands	r3, r2
 8001708:	4a68      	ldr	r2, [pc, #416]	; (80018ac <HAL_RCC_OscConfig+0x340>)
 800170a:	40da      	lsrs	r2, r3
 800170c:	4b68      	ldr	r3, [pc, #416]	; (80018b0 <HAL_RCC_OscConfig+0x344>)
 800170e:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8001710:	4b68      	ldr	r3, [pc, #416]	; (80018b4 <HAL_RCC_OscConfig+0x348>)
 8001712:	681b      	ldr	r3, [r3, #0]
 8001714:	0018      	movs	r0, r3
 8001716:	f7ff fdcf 	bl	80012b8 <HAL_InitTick>
 800171a:	1e03      	subs	r3, r0, #0
 800171c:	d051      	beq.n	80017c2 <HAL_RCC_OscConfig+0x256>
        {
          return HAL_ERROR;
 800171e:	2301      	movs	r3, #1
 8001720:	e221      	b.n	8001b66 <HAL_RCC_OscConfig+0x5fa>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001722:	687b      	ldr	r3, [r7, #4]
 8001724:	68db      	ldr	r3, [r3, #12]
 8001726:	2b00      	cmp	r3, #0
 8001728:	d030      	beq.n	800178c <HAL_RCC_OscConfig+0x220>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 800172a:	4b5b      	ldr	r3, [pc, #364]	; (8001898 <HAL_RCC_OscConfig+0x32c>)
 800172c:	681b      	ldr	r3, [r3, #0]
 800172e:	4a5e      	ldr	r2, [pc, #376]	; (80018a8 <HAL_RCC_OscConfig+0x33c>)
 8001730:	4013      	ands	r3, r2
 8001732:	0019      	movs	r1, r3
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	691a      	ldr	r2, [r3, #16]
 8001738:	4b57      	ldr	r3, [pc, #348]	; (8001898 <HAL_RCC_OscConfig+0x32c>)
 800173a:	430a      	orrs	r2, r1
 800173c:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 800173e:	4b56      	ldr	r3, [pc, #344]	; (8001898 <HAL_RCC_OscConfig+0x32c>)
 8001740:	681a      	ldr	r2, [r3, #0]
 8001742:	4b55      	ldr	r3, [pc, #340]	; (8001898 <HAL_RCC_OscConfig+0x32c>)
 8001744:	2180      	movs	r1, #128	; 0x80
 8001746:	0049      	lsls	r1, r1, #1
 8001748:	430a      	orrs	r2, r1
 800174a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800174c:	f7ff fe10 	bl	8001370 <HAL_GetTick>
 8001750:	0003      	movs	r3, r0
 8001752:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001754:	e008      	b.n	8001768 <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001756:	f7ff fe0b 	bl	8001370 <HAL_GetTick>
 800175a:	0002      	movs	r2, r0
 800175c:	693b      	ldr	r3, [r7, #16]
 800175e:	1ad3      	subs	r3, r2, r3
 8001760:	2b02      	cmp	r3, #2
 8001762:	d901      	bls.n	8001768 <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 8001764:	2303      	movs	r3, #3
 8001766:	e1fe      	b.n	8001b66 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001768:	4b4b      	ldr	r3, [pc, #300]	; (8001898 <HAL_RCC_OscConfig+0x32c>)
 800176a:	681a      	ldr	r2, [r3, #0]
 800176c:	2380      	movs	r3, #128	; 0x80
 800176e:	00db      	lsls	r3, r3, #3
 8001770:	4013      	ands	r3, r2
 8001772:	d0f0      	beq.n	8001756 <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001774:	4b48      	ldr	r3, [pc, #288]	; (8001898 <HAL_RCC_OscConfig+0x32c>)
 8001776:	685b      	ldr	r3, [r3, #4]
 8001778:	4a4a      	ldr	r2, [pc, #296]	; (80018a4 <HAL_RCC_OscConfig+0x338>)
 800177a:	4013      	ands	r3, r2
 800177c:	0019      	movs	r1, r3
 800177e:	687b      	ldr	r3, [r7, #4]
 8001780:	695b      	ldr	r3, [r3, #20]
 8001782:	021a      	lsls	r2, r3, #8
 8001784:	4b44      	ldr	r3, [pc, #272]	; (8001898 <HAL_RCC_OscConfig+0x32c>)
 8001786:	430a      	orrs	r2, r1
 8001788:	605a      	str	r2, [r3, #4]
 800178a:	e01b      	b.n	80017c4 <HAL_RCC_OscConfig+0x258>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 800178c:	4b42      	ldr	r3, [pc, #264]	; (8001898 <HAL_RCC_OscConfig+0x32c>)
 800178e:	681a      	ldr	r2, [r3, #0]
 8001790:	4b41      	ldr	r3, [pc, #260]	; (8001898 <HAL_RCC_OscConfig+0x32c>)
 8001792:	4949      	ldr	r1, [pc, #292]	; (80018b8 <HAL_RCC_OscConfig+0x34c>)
 8001794:	400a      	ands	r2, r1
 8001796:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001798:	f7ff fdea 	bl	8001370 <HAL_GetTick>
 800179c:	0003      	movs	r3, r0
 800179e:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80017a0:	e008      	b.n	80017b4 <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80017a2:	f7ff fde5 	bl	8001370 <HAL_GetTick>
 80017a6:	0002      	movs	r2, r0
 80017a8:	693b      	ldr	r3, [r7, #16]
 80017aa:	1ad3      	subs	r3, r2, r3
 80017ac:	2b02      	cmp	r3, #2
 80017ae:	d901      	bls.n	80017b4 <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 80017b0:	2303      	movs	r3, #3
 80017b2:	e1d8      	b.n	8001b66 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80017b4:	4b38      	ldr	r3, [pc, #224]	; (8001898 <HAL_RCC_OscConfig+0x32c>)
 80017b6:	681a      	ldr	r2, [r3, #0]
 80017b8:	2380      	movs	r3, #128	; 0x80
 80017ba:	00db      	lsls	r3, r3, #3
 80017bc:	4013      	ands	r3, r2
 80017be:	d1f0      	bne.n	80017a2 <HAL_RCC_OscConfig+0x236>
 80017c0:	e000      	b.n	80017c4 <HAL_RCC_OscConfig+0x258>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80017c2:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80017c4:	687b      	ldr	r3, [r7, #4]
 80017c6:	681b      	ldr	r3, [r3, #0]
 80017c8:	2208      	movs	r2, #8
 80017ca:	4013      	ands	r3, r2
 80017cc:	d047      	beq.n	800185e <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 80017ce:	4b32      	ldr	r3, [pc, #200]	; (8001898 <HAL_RCC_OscConfig+0x32c>)
 80017d0:	689b      	ldr	r3, [r3, #8]
 80017d2:	2238      	movs	r2, #56	; 0x38
 80017d4:	4013      	ands	r3, r2
 80017d6:	2b18      	cmp	r3, #24
 80017d8:	d10a      	bne.n	80017f0 <HAL_RCC_OscConfig+0x284>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 80017da:	4b2f      	ldr	r3, [pc, #188]	; (8001898 <HAL_RCC_OscConfig+0x32c>)
 80017dc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80017de:	2202      	movs	r2, #2
 80017e0:	4013      	ands	r3, r2
 80017e2:	d03c      	beq.n	800185e <HAL_RCC_OscConfig+0x2f2>
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	699b      	ldr	r3, [r3, #24]
 80017e8:	2b00      	cmp	r3, #0
 80017ea:	d138      	bne.n	800185e <HAL_RCC_OscConfig+0x2f2>
      {
        return HAL_ERROR;
 80017ec:	2301      	movs	r3, #1
 80017ee:	e1ba      	b.n	8001b66 <HAL_RCC_OscConfig+0x5fa>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80017f0:	687b      	ldr	r3, [r7, #4]
 80017f2:	699b      	ldr	r3, [r3, #24]
 80017f4:	2b00      	cmp	r3, #0
 80017f6:	d019      	beq.n	800182c <HAL_RCC_OscConfig+0x2c0>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 80017f8:	4b27      	ldr	r3, [pc, #156]	; (8001898 <HAL_RCC_OscConfig+0x32c>)
 80017fa:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80017fc:	4b26      	ldr	r3, [pc, #152]	; (8001898 <HAL_RCC_OscConfig+0x32c>)
 80017fe:	2101      	movs	r1, #1
 8001800:	430a      	orrs	r2, r1
 8001802:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001804:	f7ff fdb4 	bl	8001370 <HAL_GetTick>
 8001808:	0003      	movs	r3, r0
 800180a:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800180c:	e008      	b.n	8001820 <HAL_RCC_OscConfig+0x2b4>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800180e:	f7ff fdaf 	bl	8001370 <HAL_GetTick>
 8001812:	0002      	movs	r2, r0
 8001814:	693b      	ldr	r3, [r7, #16]
 8001816:	1ad3      	subs	r3, r2, r3
 8001818:	2b02      	cmp	r3, #2
 800181a:	d901      	bls.n	8001820 <HAL_RCC_OscConfig+0x2b4>
          {
            return HAL_TIMEOUT;
 800181c:	2303      	movs	r3, #3
 800181e:	e1a2      	b.n	8001b66 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001820:	4b1d      	ldr	r3, [pc, #116]	; (8001898 <HAL_RCC_OscConfig+0x32c>)
 8001822:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001824:	2202      	movs	r2, #2
 8001826:	4013      	ands	r3, r2
 8001828:	d0f1      	beq.n	800180e <HAL_RCC_OscConfig+0x2a2>
 800182a:	e018      	b.n	800185e <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 800182c:	4b1a      	ldr	r3, [pc, #104]	; (8001898 <HAL_RCC_OscConfig+0x32c>)
 800182e:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8001830:	4b19      	ldr	r3, [pc, #100]	; (8001898 <HAL_RCC_OscConfig+0x32c>)
 8001832:	2101      	movs	r1, #1
 8001834:	438a      	bics	r2, r1
 8001836:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001838:	f7ff fd9a 	bl	8001370 <HAL_GetTick>
 800183c:	0003      	movs	r3, r0
 800183e:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001840:	e008      	b.n	8001854 <HAL_RCC_OscConfig+0x2e8>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001842:	f7ff fd95 	bl	8001370 <HAL_GetTick>
 8001846:	0002      	movs	r2, r0
 8001848:	693b      	ldr	r3, [r7, #16]
 800184a:	1ad3      	subs	r3, r2, r3
 800184c:	2b02      	cmp	r3, #2
 800184e:	d901      	bls.n	8001854 <HAL_RCC_OscConfig+0x2e8>
          {
            return HAL_TIMEOUT;
 8001850:	2303      	movs	r3, #3
 8001852:	e188      	b.n	8001b66 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001854:	4b10      	ldr	r3, [pc, #64]	; (8001898 <HAL_RCC_OscConfig+0x32c>)
 8001856:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001858:	2202      	movs	r2, #2
 800185a:	4013      	ands	r3, r2
 800185c:	d1f1      	bne.n	8001842 <HAL_RCC_OscConfig+0x2d6>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800185e:	687b      	ldr	r3, [r7, #4]
 8001860:	681b      	ldr	r3, [r3, #0]
 8001862:	2204      	movs	r2, #4
 8001864:	4013      	ands	r3, r2
 8001866:	d100      	bne.n	800186a <HAL_RCC_OscConfig+0x2fe>
 8001868:	e0c6      	b.n	80019f8 <HAL_RCC_OscConfig+0x48c>
  {
    FlagStatus       pwrclkchanged = RESET;
 800186a:	231f      	movs	r3, #31
 800186c:	18fb      	adds	r3, r7, r3
 800186e:	2200      	movs	r2, #0
 8001870:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8001872:	4b09      	ldr	r3, [pc, #36]	; (8001898 <HAL_RCC_OscConfig+0x32c>)
 8001874:	689b      	ldr	r3, [r3, #8]
 8001876:	2238      	movs	r2, #56	; 0x38
 8001878:	4013      	ands	r3, r2
 800187a:	2b20      	cmp	r3, #32
 800187c:	d11e      	bne.n	80018bc <HAL_RCC_OscConfig+0x350>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 800187e:	4b06      	ldr	r3, [pc, #24]	; (8001898 <HAL_RCC_OscConfig+0x32c>)
 8001880:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001882:	2202      	movs	r2, #2
 8001884:	4013      	ands	r3, r2
 8001886:	d100      	bne.n	800188a <HAL_RCC_OscConfig+0x31e>
 8001888:	e0b6      	b.n	80019f8 <HAL_RCC_OscConfig+0x48c>
 800188a:	687b      	ldr	r3, [r7, #4]
 800188c:	689b      	ldr	r3, [r3, #8]
 800188e:	2b00      	cmp	r3, #0
 8001890:	d000      	beq.n	8001894 <HAL_RCC_OscConfig+0x328>
 8001892:	e0b1      	b.n	80019f8 <HAL_RCC_OscConfig+0x48c>
      {
        return HAL_ERROR;
 8001894:	2301      	movs	r3, #1
 8001896:	e166      	b.n	8001b66 <HAL_RCC_OscConfig+0x5fa>
 8001898:	40021000 	.word	0x40021000
 800189c:	fffeffff 	.word	0xfffeffff
 80018a0:	fffbffff 	.word	0xfffbffff
 80018a4:	ffff80ff 	.word	0xffff80ff
 80018a8:	ffffc7ff 	.word	0xffffc7ff
 80018ac:	00f42400 	.word	0x00f42400
 80018b0:	20000000 	.word	0x20000000
 80018b4:	20000004 	.word	0x20000004
 80018b8:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80018bc:	4bac      	ldr	r3, [pc, #688]	; (8001b70 <HAL_RCC_OscConfig+0x604>)
 80018be:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80018c0:	2380      	movs	r3, #128	; 0x80
 80018c2:	055b      	lsls	r3, r3, #21
 80018c4:	4013      	ands	r3, r2
 80018c6:	d101      	bne.n	80018cc <HAL_RCC_OscConfig+0x360>
 80018c8:	2301      	movs	r3, #1
 80018ca:	e000      	b.n	80018ce <HAL_RCC_OscConfig+0x362>
 80018cc:	2300      	movs	r3, #0
 80018ce:	2b00      	cmp	r3, #0
 80018d0:	d011      	beq.n	80018f6 <HAL_RCC_OscConfig+0x38a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 80018d2:	4ba7      	ldr	r3, [pc, #668]	; (8001b70 <HAL_RCC_OscConfig+0x604>)
 80018d4:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80018d6:	4ba6      	ldr	r3, [pc, #664]	; (8001b70 <HAL_RCC_OscConfig+0x604>)
 80018d8:	2180      	movs	r1, #128	; 0x80
 80018da:	0549      	lsls	r1, r1, #21
 80018dc:	430a      	orrs	r2, r1
 80018de:	63da      	str	r2, [r3, #60]	; 0x3c
 80018e0:	4ba3      	ldr	r3, [pc, #652]	; (8001b70 <HAL_RCC_OscConfig+0x604>)
 80018e2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80018e4:	2380      	movs	r3, #128	; 0x80
 80018e6:	055b      	lsls	r3, r3, #21
 80018e8:	4013      	ands	r3, r2
 80018ea:	60fb      	str	r3, [r7, #12]
 80018ec:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 80018ee:	231f      	movs	r3, #31
 80018f0:	18fb      	adds	r3, r7, r3
 80018f2:	2201      	movs	r2, #1
 80018f4:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80018f6:	4b9f      	ldr	r3, [pc, #636]	; (8001b74 <HAL_RCC_OscConfig+0x608>)
 80018f8:	681a      	ldr	r2, [r3, #0]
 80018fa:	2380      	movs	r3, #128	; 0x80
 80018fc:	005b      	lsls	r3, r3, #1
 80018fe:	4013      	ands	r3, r2
 8001900:	d11a      	bne.n	8001938 <HAL_RCC_OscConfig+0x3cc>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001902:	4b9c      	ldr	r3, [pc, #624]	; (8001b74 <HAL_RCC_OscConfig+0x608>)
 8001904:	681a      	ldr	r2, [r3, #0]
 8001906:	4b9b      	ldr	r3, [pc, #620]	; (8001b74 <HAL_RCC_OscConfig+0x608>)
 8001908:	2180      	movs	r1, #128	; 0x80
 800190a:	0049      	lsls	r1, r1, #1
 800190c:	430a      	orrs	r2, r1
 800190e:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 8001910:	f7ff fd2e 	bl	8001370 <HAL_GetTick>
 8001914:	0003      	movs	r3, r0
 8001916:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001918:	e008      	b.n	800192c <HAL_RCC_OscConfig+0x3c0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800191a:	f7ff fd29 	bl	8001370 <HAL_GetTick>
 800191e:	0002      	movs	r2, r0
 8001920:	693b      	ldr	r3, [r7, #16]
 8001922:	1ad3      	subs	r3, r2, r3
 8001924:	2b02      	cmp	r3, #2
 8001926:	d901      	bls.n	800192c <HAL_RCC_OscConfig+0x3c0>
          {
            return HAL_TIMEOUT;
 8001928:	2303      	movs	r3, #3
 800192a:	e11c      	b.n	8001b66 <HAL_RCC_OscConfig+0x5fa>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800192c:	4b91      	ldr	r3, [pc, #580]	; (8001b74 <HAL_RCC_OscConfig+0x608>)
 800192e:	681a      	ldr	r2, [r3, #0]
 8001930:	2380      	movs	r3, #128	; 0x80
 8001932:	005b      	lsls	r3, r3, #1
 8001934:	4013      	ands	r3, r2
 8001936:	d0f0      	beq.n	800191a <HAL_RCC_OscConfig+0x3ae>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001938:	687b      	ldr	r3, [r7, #4]
 800193a:	689b      	ldr	r3, [r3, #8]
 800193c:	2b01      	cmp	r3, #1
 800193e:	d106      	bne.n	800194e <HAL_RCC_OscConfig+0x3e2>
 8001940:	4b8b      	ldr	r3, [pc, #556]	; (8001b70 <HAL_RCC_OscConfig+0x604>)
 8001942:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8001944:	4b8a      	ldr	r3, [pc, #552]	; (8001b70 <HAL_RCC_OscConfig+0x604>)
 8001946:	2101      	movs	r1, #1
 8001948:	430a      	orrs	r2, r1
 800194a:	65da      	str	r2, [r3, #92]	; 0x5c
 800194c:	e01c      	b.n	8001988 <HAL_RCC_OscConfig+0x41c>
 800194e:	687b      	ldr	r3, [r7, #4]
 8001950:	689b      	ldr	r3, [r3, #8]
 8001952:	2b05      	cmp	r3, #5
 8001954:	d10c      	bne.n	8001970 <HAL_RCC_OscConfig+0x404>
 8001956:	4b86      	ldr	r3, [pc, #536]	; (8001b70 <HAL_RCC_OscConfig+0x604>)
 8001958:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800195a:	4b85      	ldr	r3, [pc, #532]	; (8001b70 <HAL_RCC_OscConfig+0x604>)
 800195c:	2104      	movs	r1, #4
 800195e:	430a      	orrs	r2, r1
 8001960:	65da      	str	r2, [r3, #92]	; 0x5c
 8001962:	4b83      	ldr	r3, [pc, #524]	; (8001b70 <HAL_RCC_OscConfig+0x604>)
 8001964:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8001966:	4b82      	ldr	r3, [pc, #520]	; (8001b70 <HAL_RCC_OscConfig+0x604>)
 8001968:	2101      	movs	r1, #1
 800196a:	430a      	orrs	r2, r1
 800196c:	65da      	str	r2, [r3, #92]	; 0x5c
 800196e:	e00b      	b.n	8001988 <HAL_RCC_OscConfig+0x41c>
 8001970:	4b7f      	ldr	r3, [pc, #508]	; (8001b70 <HAL_RCC_OscConfig+0x604>)
 8001972:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8001974:	4b7e      	ldr	r3, [pc, #504]	; (8001b70 <HAL_RCC_OscConfig+0x604>)
 8001976:	2101      	movs	r1, #1
 8001978:	438a      	bics	r2, r1
 800197a:	65da      	str	r2, [r3, #92]	; 0x5c
 800197c:	4b7c      	ldr	r3, [pc, #496]	; (8001b70 <HAL_RCC_OscConfig+0x604>)
 800197e:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8001980:	4b7b      	ldr	r3, [pc, #492]	; (8001b70 <HAL_RCC_OscConfig+0x604>)
 8001982:	2104      	movs	r1, #4
 8001984:	438a      	bics	r2, r1
 8001986:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001988:	687b      	ldr	r3, [r7, #4]
 800198a:	689b      	ldr	r3, [r3, #8]
 800198c:	2b00      	cmp	r3, #0
 800198e:	d014      	beq.n	80019ba <HAL_RCC_OscConfig+0x44e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001990:	f7ff fcee 	bl	8001370 <HAL_GetTick>
 8001994:	0003      	movs	r3, r0
 8001996:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001998:	e009      	b.n	80019ae <HAL_RCC_OscConfig+0x442>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800199a:	f7ff fce9 	bl	8001370 <HAL_GetTick>
 800199e:	0002      	movs	r2, r0
 80019a0:	693b      	ldr	r3, [r7, #16]
 80019a2:	1ad3      	subs	r3, r2, r3
 80019a4:	4a74      	ldr	r2, [pc, #464]	; (8001b78 <HAL_RCC_OscConfig+0x60c>)
 80019a6:	4293      	cmp	r3, r2
 80019a8:	d901      	bls.n	80019ae <HAL_RCC_OscConfig+0x442>
          {
            return HAL_TIMEOUT;
 80019aa:	2303      	movs	r3, #3
 80019ac:	e0db      	b.n	8001b66 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80019ae:	4b70      	ldr	r3, [pc, #448]	; (8001b70 <HAL_RCC_OscConfig+0x604>)
 80019b0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80019b2:	2202      	movs	r2, #2
 80019b4:	4013      	ands	r3, r2
 80019b6:	d0f0      	beq.n	800199a <HAL_RCC_OscConfig+0x42e>
 80019b8:	e013      	b.n	80019e2 <HAL_RCC_OscConfig+0x476>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80019ba:	f7ff fcd9 	bl	8001370 <HAL_GetTick>
 80019be:	0003      	movs	r3, r0
 80019c0:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80019c2:	e009      	b.n	80019d8 <HAL_RCC_OscConfig+0x46c>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80019c4:	f7ff fcd4 	bl	8001370 <HAL_GetTick>
 80019c8:	0002      	movs	r2, r0
 80019ca:	693b      	ldr	r3, [r7, #16]
 80019cc:	1ad3      	subs	r3, r2, r3
 80019ce:	4a6a      	ldr	r2, [pc, #424]	; (8001b78 <HAL_RCC_OscConfig+0x60c>)
 80019d0:	4293      	cmp	r3, r2
 80019d2:	d901      	bls.n	80019d8 <HAL_RCC_OscConfig+0x46c>
          {
            return HAL_TIMEOUT;
 80019d4:	2303      	movs	r3, #3
 80019d6:	e0c6      	b.n	8001b66 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80019d8:	4b65      	ldr	r3, [pc, #404]	; (8001b70 <HAL_RCC_OscConfig+0x604>)
 80019da:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80019dc:	2202      	movs	r2, #2
 80019de:	4013      	ands	r3, r2
 80019e0:	d1f0      	bne.n	80019c4 <HAL_RCC_OscConfig+0x458>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 80019e2:	231f      	movs	r3, #31
 80019e4:	18fb      	adds	r3, r7, r3
 80019e6:	781b      	ldrb	r3, [r3, #0]
 80019e8:	2b01      	cmp	r3, #1
 80019ea:	d105      	bne.n	80019f8 <HAL_RCC_OscConfig+0x48c>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 80019ec:	4b60      	ldr	r3, [pc, #384]	; (8001b70 <HAL_RCC_OscConfig+0x604>)
 80019ee:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80019f0:	4b5f      	ldr	r3, [pc, #380]	; (8001b70 <HAL_RCC_OscConfig+0x604>)
 80019f2:	4962      	ldr	r1, [pc, #392]	; (8001b7c <HAL_RCC_OscConfig+0x610>)
 80019f4:	400a      	ands	r2, r1
 80019f6:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	69db      	ldr	r3, [r3, #28]
 80019fc:	2b00      	cmp	r3, #0
 80019fe:	d100      	bne.n	8001a02 <HAL_RCC_OscConfig+0x496>
 8001a00:	e0b0      	b.n	8001b64 <HAL_RCC_OscConfig+0x5f8>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001a02:	4b5b      	ldr	r3, [pc, #364]	; (8001b70 <HAL_RCC_OscConfig+0x604>)
 8001a04:	689b      	ldr	r3, [r3, #8]
 8001a06:	2238      	movs	r2, #56	; 0x38
 8001a08:	4013      	ands	r3, r2
 8001a0a:	2b10      	cmp	r3, #16
 8001a0c:	d100      	bne.n	8001a10 <HAL_RCC_OscConfig+0x4a4>
 8001a0e:	e078      	b.n	8001b02 <HAL_RCC_OscConfig+0x596>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	69db      	ldr	r3, [r3, #28]
 8001a14:	2b02      	cmp	r3, #2
 8001a16:	d153      	bne.n	8001ac0 <HAL_RCC_OscConfig+0x554>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif /* RCC_PLLQ_SUPPORT */
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001a18:	4b55      	ldr	r3, [pc, #340]	; (8001b70 <HAL_RCC_OscConfig+0x604>)
 8001a1a:	681a      	ldr	r2, [r3, #0]
 8001a1c:	4b54      	ldr	r3, [pc, #336]	; (8001b70 <HAL_RCC_OscConfig+0x604>)
 8001a1e:	4958      	ldr	r1, [pc, #352]	; (8001b80 <HAL_RCC_OscConfig+0x614>)
 8001a20:	400a      	ands	r2, r1
 8001a22:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001a24:	f7ff fca4 	bl	8001370 <HAL_GetTick>
 8001a28:	0003      	movs	r3, r0
 8001a2a:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001a2c:	e008      	b.n	8001a40 <HAL_RCC_OscConfig+0x4d4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001a2e:	f7ff fc9f 	bl	8001370 <HAL_GetTick>
 8001a32:	0002      	movs	r2, r0
 8001a34:	693b      	ldr	r3, [r7, #16]
 8001a36:	1ad3      	subs	r3, r2, r3
 8001a38:	2b02      	cmp	r3, #2
 8001a3a:	d901      	bls.n	8001a40 <HAL_RCC_OscConfig+0x4d4>
          {
            return HAL_TIMEOUT;
 8001a3c:	2303      	movs	r3, #3
 8001a3e:	e092      	b.n	8001b66 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001a40:	4b4b      	ldr	r3, [pc, #300]	; (8001b70 <HAL_RCC_OscConfig+0x604>)
 8001a42:	681a      	ldr	r2, [r3, #0]
 8001a44:	2380      	movs	r3, #128	; 0x80
 8001a46:	049b      	lsls	r3, r3, #18
 8001a48:	4013      	ands	r3, r2
 8001a4a:	d1f0      	bne.n	8001a2e <HAL_RCC_OscConfig+0x4c2>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else /* !RCC_PLLQ_SUPPORT */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001a4c:	4b48      	ldr	r3, [pc, #288]	; (8001b70 <HAL_RCC_OscConfig+0x604>)
 8001a4e:	68db      	ldr	r3, [r3, #12]
 8001a50:	4a4c      	ldr	r2, [pc, #304]	; (8001b84 <HAL_RCC_OscConfig+0x618>)
 8001a52:	4013      	ands	r3, r2
 8001a54:	0019      	movs	r1, r3
 8001a56:	687b      	ldr	r3, [r7, #4]
 8001a58:	6a1a      	ldr	r2, [r3, #32]
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001a5e:	431a      	orrs	r2, r3
 8001a60:	687b      	ldr	r3, [r7, #4]
 8001a62:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001a64:	021b      	lsls	r3, r3, #8
 8001a66:	431a      	orrs	r2, r3
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001a6c:	431a      	orrs	r2, r3
 8001a6e:	687b      	ldr	r3, [r7, #4]
 8001a70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a72:	431a      	orrs	r2, r3
 8001a74:	4b3e      	ldr	r3, [pc, #248]	; (8001b70 <HAL_RCC_OscConfig+0x604>)
 8001a76:	430a      	orrs	r2, r1
 8001a78:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLR);
#endif /* RCC_PLLQ_SUPPORT */

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001a7a:	4b3d      	ldr	r3, [pc, #244]	; (8001b70 <HAL_RCC_OscConfig+0x604>)
 8001a7c:	681a      	ldr	r2, [r3, #0]
 8001a7e:	4b3c      	ldr	r3, [pc, #240]	; (8001b70 <HAL_RCC_OscConfig+0x604>)
 8001a80:	2180      	movs	r1, #128	; 0x80
 8001a82:	0449      	lsls	r1, r1, #17
 8001a84:	430a      	orrs	r2, r1
 8001a86:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 8001a88:	4b39      	ldr	r3, [pc, #228]	; (8001b70 <HAL_RCC_OscConfig+0x604>)
 8001a8a:	68da      	ldr	r2, [r3, #12]
 8001a8c:	4b38      	ldr	r3, [pc, #224]	; (8001b70 <HAL_RCC_OscConfig+0x604>)
 8001a8e:	2180      	movs	r1, #128	; 0x80
 8001a90:	0549      	lsls	r1, r1, #21
 8001a92:	430a      	orrs	r2, r1
 8001a94:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001a96:	f7ff fc6b 	bl	8001370 <HAL_GetTick>
 8001a9a:	0003      	movs	r3, r0
 8001a9c:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001a9e:	e008      	b.n	8001ab2 <HAL_RCC_OscConfig+0x546>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001aa0:	f7ff fc66 	bl	8001370 <HAL_GetTick>
 8001aa4:	0002      	movs	r2, r0
 8001aa6:	693b      	ldr	r3, [r7, #16]
 8001aa8:	1ad3      	subs	r3, r2, r3
 8001aaa:	2b02      	cmp	r3, #2
 8001aac:	d901      	bls.n	8001ab2 <HAL_RCC_OscConfig+0x546>
          {
            return HAL_TIMEOUT;
 8001aae:	2303      	movs	r3, #3
 8001ab0:	e059      	b.n	8001b66 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001ab2:	4b2f      	ldr	r3, [pc, #188]	; (8001b70 <HAL_RCC_OscConfig+0x604>)
 8001ab4:	681a      	ldr	r2, [r3, #0]
 8001ab6:	2380      	movs	r3, #128	; 0x80
 8001ab8:	049b      	lsls	r3, r3, #18
 8001aba:	4013      	ands	r3, r2
 8001abc:	d0f0      	beq.n	8001aa0 <HAL_RCC_OscConfig+0x534>
 8001abe:	e051      	b.n	8001b64 <HAL_RCC_OscConfig+0x5f8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001ac0:	4b2b      	ldr	r3, [pc, #172]	; (8001b70 <HAL_RCC_OscConfig+0x604>)
 8001ac2:	681a      	ldr	r2, [r3, #0]
 8001ac4:	4b2a      	ldr	r3, [pc, #168]	; (8001b70 <HAL_RCC_OscConfig+0x604>)
 8001ac6:	492e      	ldr	r1, [pc, #184]	; (8001b80 <HAL_RCC_OscConfig+0x614>)
 8001ac8:	400a      	ands	r2, r1
 8001aca:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001acc:	f7ff fc50 	bl	8001370 <HAL_GetTick>
 8001ad0:	0003      	movs	r3, r0
 8001ad2:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001ad4:	e008      	b.n	8001ae8 <HAL_RCC_OscConfig+0x57c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001ad6:	f7ff fc4b 	bl	8001370 <HAL_GetTick>
 8001ada:	0002      	movs	r2, r0
 8001adc:	693b      	ldr	r3, [r7, #16]
 8001ade:	1ad3      	subs	r3, r2, r3
 8001ae0:	2b02      	cmp	r3, #2
 8001ae2:	d901      	bls.n	8001ae8 <HAL_RCC_OscConfig+0x57c>
          {
            return HAL_TIMEOUT;
 8001ae4:	2303      	movs	r3, #3
 8001ae6:	e03e      	b.n	8001b66 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001ae8:	4b21      	ldr	r3, [pc, #132]	; (8001b70 <HAL_RCC_OscConfig+0x604>)
 8001aea:	681a      	ldr	r2, [r3, #0]
 8001aec:	2380      	movs	r3, #128	; 0x80
 8001aee:	049b      	lsls	r3, r3, #18
 8001af0:	4013      	ands	r3, r2
 8001af2:	d1f0      	bne.n	8001ad6 <HAL_RCC_OscConfig+0x56a>
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLQ_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
#else
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLREN);
 8001af4:	4b1e      	ldr	r3, [pc, #120]	; (8001b70 <HAL_RCC_OscConfig+0x604>)
 8001af6:	68da      	ldr	r2, [r3, #12]
 8001af8:	4b1d      	ldr	r3, [pc, #116]	; (8001b70 <HAL_RCC_OscConfig+0x604>)
 8001afa:	4923      	ldr	r1, [pc, #140]	; (8001b88 <HAL_RCC_OscConfig+0x61c>)
 8001afc:	400a      	ands	r2, r1
 8001afe:	60da      	str	r2, [r3, #12]
 8001b00:	e030      	b.n	8001b64 <HAL_RCC_OscConfig+0x5f8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	69db      	ldr	r3, [r3, #28]
 8001b06:	2b01      	cmp	r3, #1
 8001b08:	d101      	bne.n	8001b0e <HAL_RCC_OscConfig+0x5a2>
      {
        return HAL_ERROR;
 8001b0a:	2301      	movs	r3, #1
 8001b0c:	e02b      	b.n	8001b66 <HAL_RCC_OscConfig+0x5fa>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 8001b0e:	4b18      	ldr	r3, [pc, #96]	; (8001b70 <HAL_RCC_OscConfig+0x604>)
 8001b10:	68db      	ldr	r3, [r3, #12]
 8001b12:	617b      	str	r3, [r7, #20]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001b14:	697b      	ldr	r3, [r7, #20]
 8001b16:	2203      	movs	r2, #3
 8001b18:	401a      	ands	r2, r3
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	6a1b      	ldr	r3, [r3, #32]
 8001b1e:	429a      	cmp	r2, r3
 8001b20:	d11e      	bne.n	8001b60 <HAL_RCC_OscConfig+0x5f4>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8001b22:	697b      	ldr	r3, [r7, #20]
 8001b24:	2270      	movs	r2, #112	; 0x70
 8001b26:	401a      	ands	r2, r3
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001b2c:	429a      	cmp	r2, r3
 8001b2e:	d117      	bne.n	8001b60 <HAL_RCC_OscConfig+0x5f4>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001b30:	697a      	ldr	r2, [r7, #20]
 8001b32:	23fe      	movs	r3, #254	; 0xfe
 8001b34:	01db      	lsls	r3, r3, #7
 8001b36:	401a      	ands	r2, r3
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001b3c:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8001b3e:	429a      	cmp	r2, r3
 8001b40:	d10e      	bne.n	8001b60 <HAL_RCC_OscConfig+0x5f4>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8001b42:	697a      	ldr	r2, [r7, #20]
 8001b44:	23f8      	movs	r3, #248	; 0xf8
 8001b46:	039b      	lsls	r3, r3, #14
 8001b48:	401a      	ands	r2, r3
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001b4e:	429a      	cmp	r2, r3
 8001b50:	d106      	bne.n	8001b60 <HAL_RCC_OscConfig+0x5f4>
#if defined (RCC_PLLQ_SUPPORT)
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
#endif /* RCC_PLLQ_SUPPORT */
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 8001b52:	697b      	ldr	r3, [r7, #20]
 8001b54:	0f5b      	lsrs	r3, r3, #29
 8001b56:	075a      	lsls	r2, r3, #29
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8001b5c:	429a      	cmp	r2, r3
 8001b5e:	d001      	beq.n	8001b64 <HAL_RCC_OscConfig+0x5f8>
        {
          return HAL_ERROR;
 8001b60:	2301      	movs	r3, #1
 8001b62:	e000      	b.n	8001b66 <HAL_RCC_OscConfig+0x5fa>
        }
      }
    }
  }
  return HAL_OK;
 8001b64:	2300      	movs	r3, #0
}
 8001b66:	0018      	movs	r0, r3
 8001b68:	46bd      	mov	sp, r7
 8001b6a:	b008      	add	sp, #32
 8001b6c:	bd80      	pop	{r7, pc}
 8001b6e:	46c0      	nop			; (mov r8, r8)
 8001b70:	40021000 	.word	0x40021000
 8001b74:	40007000 	.word	0x40007000
 8001b78:	00001388 	.word	0x00001388
 8001b7c:	efffffff 	.word	0xefffffff
 8001b80:	feffffff 	.word	0xfeffffff
 8001b84:	1fc1808c 	.word	0x1fc1808c
 8001b88:	effefffc 	.word	0xeffefffc

08001b8c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001b8c:	b580      	push	{r7, lr}
 8001b8e:	b084      	sub	sp, #16
 8001b90:	af00      	add	r7, sp, #0
 8001b92:	6078      	str	r0, [r7, #4]
 8001b94:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	2b00      	cmp	r3, #0
 8001b9a:	d101      	bne.n	8001ba0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001b9c:	2301      	movs	r3, #1
 8001b9e:	e0e9      	b.n	8001d74 <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001ba0:	4b76      	ldr	r3, [pc, #472]	; (8001d7c <HAL_RCC_ClockConfig+0x1f0>)
 8001ba2:	681b      	ldr	r3, [r3, #0]
 8001ba4:	2207      	movs	r2, #7
 8001ba6:	4013      	ands	r3, r2
 8001ba8:	683a      	ldr	r2, [r7, #0]
 8001baa:	429a      	cmp	r2, r3
 8001bac:	d91e      	bls.n	8001bec <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001bae:	4b73      	ldr	r3, [pc, #460]	; (8001d7c <HAL_RCC_ClockConfig+0x1f0>)
 8001bb0:	681b      	ldr	r3, [r3, #0]
 8001bb2:	2207      	movs	r2, #7
 8001bb4:	4393      	bics	r3, r2
 8001bb6:	0019      	movs	r1, r3
 8001bb8:	4b70      	ldr	r3, [pc, #448]	; (8001d7c <HAL_RCC_ClockConfig+0x1f0>)
 8001bba:	683a      	ldr	r2, [r7, #0]
 8001bbc:	430a      	orrs	r2, r1
 8001bbe:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8001bc0:	f7ff fbd6 	bl	8001370 <HAL_GetTick>
 8001bc4:	0003      	movs	r3, r0
 8001bc6:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001bc8:	e009      	b.n	8001bde <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001bca:	f7ff fbd1 	bl	8001370 <HAL_GetTick>
 8001bce:	0002      	movs	r2, r0
 8001bd0:	68fb      	ldr	r3, [r7, #12]
 8001bd2:	1ad3      	subs	r3, r2, r3
 8001bd4:	4a6a      	ldr	r2, [pc, #424]	; (8001d80 <HAL_RCC_ClockConfig+0x1f4>)
 8001bd6:	4293      	cmp	r3, r2
 8001bd8:	d901      	bls.n	8001bde <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8001bda:	2303      	movs	r3, #3
 8001bdc:	e0ca      	b.n	8001d74 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001bde:	4b67      	ldr	r3, [pc, #412]	; (8001d7c <HAL_RCC_ClockConfig+0x1f0>)
 8001be0:	681b      	ldr	r3, [r3, #0]
 8001be2:	2207      	movs	r2, #7
 8001be4:	4013      	ands	r3, r2
 8001be6:	683a      	ldr	r2, [r7, #0]
 8001be8:	429a      	cmp	r2, r3
 8001bea:	d1ee      	bne.n	8001bca <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	681b      	ldr	r3, [r3, #0]
 8001bf0:	2202      	movs	r2, #2
 8001bf2:	4013      	ands	r3, r2
 8001bf4:	d015      	beq.n	8001c22 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001bf6:	687b      	ldr	r3, [r7, #4]
 8001bf8:	681b      	ldr	r3, [r3, #0]
 8001bfa:	2204      	movs	r2, #4
 8001bfc:	4013      	ands	r3, r2
 8001bfe:	d006      	beq.n	8001c0e <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8001c00:	4b60      	ldr	r3, [pc, #384]	; (8001d84 <HAL_RCC_ClockConfig+0x1f8>)
 8001c02:	689a      	ldr	r2, [r3, #8]
 8001c04:	4b5f      	ldr	r3, [pc, #380]	; (8001d84 <HAL_RCC_ClockConfig+0x1f8>)
 8001c06:	21e0      	movs	r1, #224	; 0xe0
 8001c08:	01c9      	lsls	r1, r1, #7
 8001c0a:	430a      	orrs	r2, r1
 8001c0c:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001c0e:	4b5d      	ldr	r3, [pc, #372]	; (8001d84 <HAL_RCC_ClockConfig+0x1f8>)
 8001c10:	689b      	ldr	r3, [r3, #8]
 8001c12:	4a5d      	ldr	r2, [pc, #372]	; (8001d88 <HAL_RCC_ClockConfig+0x1fc>)
 8001c14:	4013      	ands	r3, r2
 8001c16:	0019      	movs	r1, r3
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	689a      	ldr	r2, [r3, #8]
 8001c1c:	4b59      	ldr	r3, [pc, #356]	; (8001d84 <HAL_RCC_ClockConfig+0x1f8>)
 8001c1e:	430a      	orrs	r2, r1
 8001c20:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	681b      	ldr	r3, [r3, #0]
 8001c26:	2201      	movs	r2, #1
 8001c28:	4013      	ands	r3, r2
 8001c2a:	d057      	beq.n	8001cdc <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	685b      	ldr	r3, [r3, #4]
 8001c30:	2b01      	cmp	r3, #1
 8001c32:	d107      	bne.n	8001c44 <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001c34:	4b53      	ldr	r3, [pc, #332]	; (8001d84 <HAL_RCC_ClockConfig+0x1f8>)
 8001c36:	681a      	ldr	r2, [r3, #0]
 8001c38:	2380      	movs	r3, #128	; 0x80
 8001c3a:	029b      	lsls	r3, r3, #10
 8001c3c:	4013      	ands	r3, r2
 8001c3e:	d12b      	bne.n	8001c98 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8001c40:	2301      	movs	r3, #1
 8001c42:	e097      	b.n	8001d74 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	685b      	ldr	r3, [r3, #4]
 8001c48:	2b02      	cmp	r3, #2
 8001c4a:	d107      	bne.n	8001c5c <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001c4c:	4b4d      	ldr	r3, [pc, #308]	; (8001d84 <HAL_RCC_ClockConfig+0x1f8>)
 8001c4e:	681a      	ldr	r2, [r3, #0]
 8001c50:	2380      	movs	r3, #128	; 0x80
 8001c52:	049b      	lsls	r3, r3, #18
 8001c54:	4013      	ands	r3, r2
 8001c56:	d11f      	bne.n	8001c98 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8001c58:	2301      	movs	r3, #1
 8001c5a:	e08b      	b.n	8001d74 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	685b      	ldr	r3, [r3, #4]
 8001c60:	2b00      	cmp	r3, #0
 8001c62:	d107      	bne.n	8001c74 <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001c64:	4b47      	ldr	r3, [pc, #284]	; (8001d84 <HAL_RCC_ClockConfig+0x1f8>)
 8001c66:	681a      	ldr	r2, [r3, #0]
 8001c68:	2380      	movs	r3, #128	; 0x80
 8001c6a:	00db      	lsls	r3, r3, #3
 8001c6c:	4013      	ands	r3, r2
 8001c6e:	d113      	bne.n	8001c98 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8001c70:	2301      	movs	r3, #1
 8001c72:	e07f      	b.n	8001d74 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	685b      	ldr	r3, [r3, #4]
 8001c78:	2b03      	cmp	r3, #3
 8001c7a:	d106      	bne.n	8001c8a <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001c7c:	4b41      	ldr	r3, [pc, #260]	; (8001d84 <HAL_RCC_ClockConfig+0x1f8>)
 8001c7e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001c80:	2202      	movs	r2, #2
 8001c82:	4013      	ands	r3, r2
 8001c84:	d108      	bne.n	8001c98 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8001c86:	2301      	movs	r3, #1
 8001c88:	e074      	b.n	8001d74 <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001c8a:	4b3e      	ldr	r3, [pc, #248]	; (8001d84 <HAL_RCC_ClockConfig+0x1f8>)
 8001c8c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001c8e:	2202      	movs	r2, #2
 8001c90:	4013      	ands	r3, r2
 8001c92:	d101      	bne.n	8001c98 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8001c94:	2301      	movs	r3, #1
 8001c96:	e06d      	b.n	8001d74 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8001c98:	4b3a      	ldr	r3, [pc, #232]	; (8001d84 <HAL_RCC_ClockConfig+0x1f8>)
 8001c9a:	689b      	ldr	r3, [r3, #8]
 8001c9c:	2207      	movs	r2, #7
 8001c9e:	4393      	bics	r3, r2
 8001ca0:	0019      	movs	r1, r3
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	685a      	ldr	r2, [r3, #4]
 8001ca6:	4b37      	ldr	r3, [pc, #220]	; (8001d84 <HAL_RCC_ClockConfig+0x1f8>)
 8001ca8:	430a      	orrs	r2, r1
 8001caa:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001cac:	f7ff fb60 	bl	8001370 <HAL_GetTick>
 8001cb0:	0003      	movs	r3, r0
 8001cb2:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001cb4:	e009      	b.n	8001cca <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001cb6:	f7ff fb5b 	bl	8001370 <HAL_GetTick>
 8001cba:	0002      	movs	r2, r0
 8001cbc:	68fb      	ldr	r3, [r7, #12]
 8001cbe:	1ad3      	subs	r3, r2, r3
 8001cc0:	4a2f      	ldr	r2, [pc, #188]	; (8001d80 <HAL_RCC_ClockConfig+0x1f4>)
 8001cc2:	4293      	cmp	r3, r2
 8001cc4:	d901      	bls.n	8001cca <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 8001cc6:	2303      	movs	r3, #3
 8001cc8:	e054      	b.n	8001d74 <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001cca:	4b2e      	ldr	r3, [pc, #184]	; (8001d84 <HAL_RCC_ClockConfig+0x1f8>)
 8001ccc:	689b      	ldr	r3, [r3, #8]
 8001cce:	2238      	movs	r2, #56	; 0x38
 8001cd0:	401a      	ands	r2, r3
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	685b      	ldr	r3, [r3, #4]
 8001cd6:	00db      	lsls	r3, r3, #3
 8001cd8:	429a      	cmp	r2, r3
 8001cda:	d1ec      	bne.n	8001cb6 <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001cdc:	4b27      	ldr	r3, [pc, #156]	; (8001d7c <HAL_RCC_ClockConfig+0x1f0>)
 8001cde:	681b      	ldr	r3, [r3, #0]
 8001ce0:	2207      	movs	r2, #7
 8001ce2:	4013      	ands	r3, r2
 8001ce4:	683a      	ldr	r2, [r7, #0]
 8001ce6:	429a      	cmp	r2, r3
 8001ce8:	d21e      	bcs.n	8001d28 <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001cea:	4b24      	ldr	r3, [pc, #144]	; (8001d7c <HAL_RCC_ClockConfig+0x1f0>)
 8001cec:	681b      	ldr	r3, [r3, #0]
 8001cee:	2207      	movs	r2, #7
 8001cf0:	4393      	bics	r3, r2
 8001cf2:	0019      	movs	r1, r3
 8001cf4:	4b21      	ldr	r3, [pc, #132]	; (8001d7c <HAL_RCC_ClockConfig+0x1f0>)
 8001cf6:	683a      	ldr	r2, [r7, #0]
 8001cf8:	430a      	orrs	r2, r1
 8001cfa:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8001cfc:	f7ff fb38 	bl	8001370 <HAL_GetTick>
 8001d00:	0003      	movs	r3, r0
 8001d02:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001d04:	e009      	b.n	8001d1a <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001d06:	f7ff fb33 	bl	8001370 <HAL_GetTick>
 8001d0a:	0002      	movs	r2, r0
 8001d0c:	68fb      	ldr	r3, [r7, #12]
 8001d0e:	1ad3      	subs	r3, r2, r3
 8001d10:	4a1b      	ldr	r2, [pc, #108]	; (8001d80 <HAL_RCC_ClockConfig+0x1f4>)
 8001d12:	4293      	cmp	r3, r2
 8001d14:	d901      	bls.n	8001d1a <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 8001d16:	2303      	movs	r3, #3
 8001d18:	e02c      	b.n	8001d74 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001d1a:	4b18      	ldr	r3, [pc, #96]	; (8001d7c <HAL_RCC_ClockConfig+0x1f0>)
 8001d1c:	681b      	ldr	r3, [r3, #0]
 8001d1e:	2207      	movs	r2, #7
 8001d20:	4013      	ands	r3, r2
 8001d22:	683a      	ldr	r2, [r7, #0]
 8001d24:	429a      	cmp	r2, r3
 8001d26:	d1ee      	bne.n	8001d06 <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	681b      	ldr	r3, [r3, #0]
 8001d2c:	2204      	movs	r2, #4
 8001d2e:	4013      	ands	r3, r2
 8001d30:	d009      	beq.n	8001d46 <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8001d32:	4b14      	ldr	r3, [pc, #80]	; (8001d84 <HAL_RCC_ClockConfig+0x1f8>)
 8001d34:	689b      	ldr	r3, [r3, #8]
 8001d36:	4a15      	ldr	r2, [pc, #84]	; (8001d8c <HAL_RCC_ClockConfig+0x200>)
 8001d38:	4013      	ands	r3, r2
 8001d3a:	0019      	movs	r1, r3
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	68da      	ldr	r2, [r3, #12]
 8001d40:	4b10      	ldr	r3, [pc, #64]	; (8001d84 <HAL_RCC_ClockConfig+0x1f8>)
 8001d42:	430a      	orrs	r2, r1
 8001d44:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 8001d46:	f000 f829 	bl	8001d9c <HAL_RCC_GetSysClockFreq>
 8001d4a:	0001      	movs	r1, r0
 8001d4c:	4b0d      	ldr	r3, [pc, #52]	; (8001d84 <HAL_RCC_ClockConfig+0x1f8>)
 8001d4e:	689b      	ldr	r3, [r3, #8]
 8001d50:	0a1b      	lsrs	r3, r3, #8
 8001d52:	220f      	movs	r2, #15
 8001d54:	401a      	ands	r2, r3
 8001d56:	4b0e      	ldr	r3, [pc, #56]	; (8001d90 <HAL_RCC_ClockConfig+0x204>)
 8001d58:	0092      	lsls	r2, r2, #2
 8001d5a:	58d3      	ldr	r3, [r2, r3]
 8001d5c:	221f      	movs	r2, #31
 8001d5e:	4013      	ands	r3, r2
 8001d60:	000a      	movs	r2, r1
 8001d62:	40da      	lsrs	r2, r3
 8001d64:	4b0b      	ldr	r3, [pc, #44]	; (8001d94 <HAL_RCC_ClockConfig+0x208>)
 8001d66:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8001d68:	4b0b      	ldr	r3, [pc, #44]	; (8001d98 <HAL_RCC_ClockConfig+0x20c>)
 8001d6a:	681b      	ldr	r3, [r3, #0]
 8001d6c:	0018      	movs	r0, r3
 8001d6e:	f7ff faa3 	bl	80012b8 <HAL_InitTick>
 8001d72:	0003      	movs	r3, r0
}
 8001d74:	0018      	movs	r0, r3
 8001d76:	46bd      	mov	sp, r7
 8001d78:	b004      	add	sp, #16
 8001d7a:	bd80      	pop	{r7, pc}
 8001d7c:	40022000 	.word	0x40022000
 8001d80:	00001388 	.word	0x00001388
 8001d84:	40021000 	.word	0x40021000
 8001d88:	fffff0ff 	.word	0xfffff0ff
 8001d8c:	ffff8fff 	.word	0xffff8fff
 8001d90:	08002a0c 	.word	0x08002a0c
 8001d94:	20000000 	.word	0x20000000
 8001d98:	20000004 	.word	0x20000004

08001d9c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001d9c:	b580      	push	{r7, lr}
 8001d9e:	b086      	sub	sp, #24
 8001da0:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001da2:	4b3c      	ldr	r3, [pc, #240]	; (8001e94 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001da4:	689b      	ldr	r3, [r3, #8]
 8001da6:	2238      	movs	r2, #56	; 0x38
 8001da8:	4013      	ands	r3, r2
 8001daa:	d10f      	bne.n	8001dcc <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 8001dac:	4b39      	ldr	r3, [pc, #228]	; (8001e94 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001dae:	681b      	ldr	r3, [r3, #0]
 8001db0:	0adb      	lsrs	r3, r3, #11
 8001db2:	2207      	movs	r2, #7
 8001db4:	4013      	ands	r3, r2
 8001db6:	2201      	movs	r2, #1
 8001db8:	409a      	lsls	r2, r3
 8001dba:	0013      	movs	r3, r2
 8001dbc:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 8001dbe:	6839      	ldr	r1, [r7, #0]
 8001dc0:	4835      	ldr	r0, [pc, #212]	; (8001e98 <HAL_RCC_GetSysClockFreq+0xfc>)
 8001dc2:	f7fe f99d 	bl	8000100 <__udivsi3>
 8001dc6:	0003      	movs	r3, r0
 8001dc8:	613b      	str	r3, [r7, #16]
 8001dca:	e05d      	b.n	8001e88 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001dcc:	4b31      	ldr	r3, [pc, #196]	; (8001e94 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001dce:	689b      	ldr	r3, [r3, #8]
 8001dd0:	2238      	movs	r2, #56	; 0x38
 8001dd2:	4013      	ands	r3, r2
 8001dd4:	2b08      	cmp	r3, #8
 8001dd6:	d102      	bne.n	8001dde <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8001dd8:	4b30      	ldr	r3, [pc, #192]	; (8001e9c <HAL_RCC_GetSysClockFreq+0x100>)
 8001dda:	613b      	str	r3, [r7, #16]
 8001ddc:	e054      	b.n	8001e88 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001dde:	4b2d      	ldr	r3, [pc, #180]	; (8001e94 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001de0:	689b      	ldr	r3, [r3, #8]
 8001de2:	2238      	movs	r2, #56	; 0x38
 8001de4:	4013      	ands	r3, r2
 8001de6:	2b10      	cmp	r3, #16
 8001de8:	d138      	bne.n	8001e5c <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 8001dea:	4b2a      	ldr	r3, [pc, #168]	; (8001e94 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001dec:	68db      	ldr	r3, [r3, #12]
 8001dee:	2203      	movs	r2, #3
 8001df0:	4013      	ands	r3, r2
 8001df2:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8001df4:	4b27      	ldr	r3, [pc, #156]	; (8001e94 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001df6:	68db      	ldr	r3, [r3, #12]
 8001df8:	091b      	lsrs	r3, r3, #4
 8001dfa:	2207      	movs	r2, #7
 8001dfc:	4013      	ands	r3, r2
 8001dfe:	3301      	adds	r3, #1
 8001e00:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8001e02:	68fb      	ldr	r3, [r7, #12]
 8001e04:	2b03      	cmp	r3, #3
 8001e06:	d10d      	bne.n	8001e24 <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8001e08:	68b9      	ldr	r1, [r7, #8]
 8001e0a:	4824      	ldr	r0, [pc, #144]	; (8001e9c <HAL_RCC_GetSysClockFreq+0x100>)
 8001e0c:	f7fe f978 	bl	8000100 <__udivsi3>
 8001e10:	0003      	movs	r3, r0
 8001e12:	0019      	movs	r1, r3
 8001e14:	4b1f      	ldr	r3, [pc, #124]	; (8001e94 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001e16:	68db      	ldr	r3, [r3, #12]
 8001e18:	0a1b      	lsrs	r3, r3, #8
 8001e1a:	227f      	movs	r2, #127	; 0x7f
 8001e1c:	4013      	ands	r3, r2
 8001e1e:	434b      	muls	r3, r1
 8001e20:	617b      	str	r3, [r7, #20]
        break;
 8001e22:	e00d      	b.n	8001e40 <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 8001e24:	68b9      	ldr	r1, [r7, #8]
 8001e26:	481c      	ldr	r0, [pc, #112]	; (8001e98 <HAL_RCC_GetSysClockFreq+0xfc>)
 8001e28:	f7fe f96a 	bl	8000100 <__udivsi3>
 8001e2c:	0003      	movs	r3, r0
 8001e2e:	0019      	movs	r1, r3
 8001e30:	4b18      	ldr	r3, [pc, #96]	; (8001e94 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001e32:	68db      	ldr	r3, [r3, #12]
 8001e34:	0a1b      	lsrs	r3, r3, #8
 8001e36:	227f      	movs	r2, #127	; 0x7f
 8001e38:	4013      	ands	r3, r2
 8001e3a:	434b      	muls	r3, r1
 8001e3c:	617b      	str	r3, [r7, #20]
        break;
 8001e3e:	46c0      	nop			; (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 8001e40:	4b14      	ldr	r3, [pc, #80]	; (8001e94 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001e42:	68db      	ldr	r3, [r3, #12]
 8001e44:	0f5b      	lsrs	r3, r3, #29
 8001e46:	2207      	movs	r2, #7
 8001e48:	4013      	ands	r3, r2
 8001e4a:	3301      	adds	r3, #1
 8001e4c:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 8001e4e:	6879      	ldr	r1, [r7, #4]
 8001e50:	6978      	ldr	r0, [r7, #20]
 8001e52:	f7fe f955 	bl	8000100 <__udivsi3>
 8001e56:	0003      	movs	r3, r0
 8001e58:	613b      	str	r3, [r7, #16]
 8001e5a:	e015      	b.n	8001e88 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8001e5c:	4b0d      	ldr	r3, [pc, #52]	; (8001e94 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001e5e:	689b      	ldr	r3, [r3, #8]
 8001e60:	2238      	movs	r2, #56	; 0x38
 8001e62:	4013      	ands	r3, r2
 8001e64:	2b20      	cmp	r3, #32
 8001e66:	d103      	bne.n	8001e70 <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 8001e68:	2380      	movs	r3, #128	; 0x80
 8001e6a:	021b      	lsls	r3, r3, #8
 8001e6c:	613b      	str	r3, [r7, #16]
 8001e6e:	e00b      	b.n	8001e88 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8001e70:	4b08      	ldr	r3, [pc, #32]	; (8001e94 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001e72:	689b      	ldr	r3, [r3, #8]
 8001e74:	2238      	movs	r2, #56	; 0x38
 8001e76:	4013      	ands	r3, r2
 8001e78:	2b18      	cmp	r3, #24
 8001e7a:	d103      	bne.n	8001e84 <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 8001e7c:	23fa      	movs	r3, #250	; 0xfa
 8001e7e:	01db      	lsls	r3, r3, #7
 8001e80:	613b      	str	r3, [r7, #16]
 8001e82:	e001      	b.n	8001e88 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 8001e84:	2300      	movs	r3, #0
 8001e86:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8001e88:	693b      	ldr	r3, [r7, #16]
}
 8001e8a:	0018      	movs	r0, r3
 8001e8c:	46bd      	mov	sp, r7
 8001e8e:	b006      	add	sp, #24
 8001e90:	bd80      	pop	{r7, pc}
 8001e92:	46c0      	nop			; (mov r8, r8)
 8001e94:	40021000 	.word	0x40021000
 8001e98:	00f42400 	.word	0x00f42400
 8001e9c:	007a1200 	.word	0x007a1200

08001ea0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8001ea0:	b580      	push	{r7, lr}
 8001ea2:	b086      	sub	sp, #24
 8001ea4:	af00      	add	r7, sp, #0
 8001ea6:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret    = HAL_OK;   /* Intermediate status */
 8001ea8:	2313      	movs	r3, #19
 8001eaa:	18fb      	adds	r3, r7, r3
 8001eac:	2200      	movs	r2, #0
 8001eae:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8001eb0:	2312      	movs	r3, #18
 8001eb2:	18fb      	adds	r3, r7, r3
 8001eb4:	2200      	movs	r2, #0
 8001eb6:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	681a      	ldr	r2, [r3, #0]
 8001ebc:	2380      	movs	r3, #128	; 0x80
 8001ebe:	029b      	lsls	r3, r3, #10
 8001ec0:	4013      	ands	r3, r2
 8001ec2:	d100      	bne.n	8001ec6 <HAL_RCCEx_PeriphCLKConfig+0x26>
 8001ec4:	e0a3      	b.n	800200e <HAL_RCCEx_PeriphCLKConfig+0x16e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001ec6:	2011      	movs	r0, #17
 8001ec8:	183b      	adds	r3, r7, r0
 8001eca:	2200      	movs	r2, #0
 8001ecc:	701a      	strb	r2, [r3, #0]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001ece:	4b7f      	ldr	r3, [pc, #508]	; (80020cc <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8001ed0:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001ed2:	2380      	movs	r3, #128	; 0x80
 8001ed4:	055b      	lsls	r3, r3, #21
 8001ed6:	4013      	ands	r3, r2
 8001ed8:	d110      	bne.n	8001efc <HAL_RCCEx_PeriphCLKConfig+0x5c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001eda:	4b7c      	ldr	r3, [pc, #496]	; (80020cc <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8001edc:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001ede:	4b7b      	ldr	r3, [pc, #492]	; (80020cc <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8001ee0:	2180      	movs	r1, #128	; 0x80
 8001ee2:	0549      	lsls	r1, r1, #21
 8001ee4:	430a      	orrs	r2, r1
 8001ee6:	63da      	str	r2, [r3, #60]	; 0x3c
 8001ee8:	4b78      	ldr	r3, [pc, #480]	; (80020cc <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8001eea:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001eec:	2380      	movs	r3, #128	; 0x80
 8001eee:	055b      	lsls	r3, r3, #21
 8001ef0:	4013      	ands	r3, r2
 8001ef2:	60bb      	str	r3, [r7, #8]
 8001ef4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001ef6:	183b      	adds	r3, r7, r0
 8001ef8:	2201      	movs	r2, #1
 8001efa:	701a      	strb	r2, [r3, #0]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001efc:	4b74      	ldr	r3, [pc, #464]	; (80020d0 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8001efe:	681a      	ldr	r2, [r3, #0]
 8001f00:	4b73      	ldr	r3, [pc, #460]	; (80020d0 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8001f02:	2180      	movs	r1, #128	; 0x80
 8001f04:	0049      	lsls	r1, r1, #1
 8001f06:	430a      	orrs	r2, r1
 8001f08:	601a      	str	r2, [r3, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8001f0a:	f7ff fa31 	bl	8001370 <HAL_GetTick>
 8001f0e:	0003      	movs	r3, r0
 8001f10:	60fb      	str	r3, [r7, #12]

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8001f12:	e00b      	b.n	8001f2c <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001f14:	f7ff fa2c 	bl	8001370 <HAL_GetTick>
 8001f18:	0002      	movs	r2, r0
 8001f1a:	68fb      	ldr	r3, [r7, #12]
 8001f1c:	1ad3      	subs	r3, r2, r3
 8001f1e:	2b02      	cmp	r3, #2
 8001f20:	d904      	bls.n	8001f2c <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        ret = HAL_TIMEOUT;
 8001f22:	2313      	movs	r3, #19
 8001f24:	18fb      	adds	r3, r7, r3
 8001f26:	2203      	movs	r2, #3
 8001f28:	701a      	strb	r2, [r3, #0]
        break;
 8001f2a:	e005      	b.n	8001f38 <HAL_RCCEx_PeriphCLKConfig+0x98>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8001f2c:	4b68      	ldr	r3, [pc, #416]	; (80020d0 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8001f2e:	681a      	ldr	r2, [r3, #0]
 8001f30:	2380      	movs	r3, #128	; 0x80
 8001f32:	005b      	lsls	r3, r3, #1
 8001f34:	4013      	ands	r3, r2
 8001f36:	d0ed      	beq.n	8001f14 <HAL_RCCEx_PeriphCLKConfig+0x74>
      }
    }

    if (ret == HAL_OK)
 8001f38:	2313      	movs	r3, #19
 8001f3a:	18fb      	adds	r3, r7, r3
 8001f3c:	781b      	ldrb	r3, [r3, #0]
 8001f3e:	2b00      	cmp	r3, #0
 8001f40:	d154      	bne.n	8001fec <HAL_RCCEx_PeriphCLKConfig+0x14c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8001f42:	4b62      	ldr	r3, [pc, #392]	; (80020cc <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8001f44:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8001f46:	23c0      	movs	r3, #192	; 0xc0
 8001f48:	009b      	lsls	r3, r3, #2
 8001f4a:	4013      	ands	r3, r2
 8001f4c:	617b      	str	r3, [r7, #20]

      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8001f4e:	697b      	ldr	r3, [r7, #20]
 8001f50:	2b00      	cmp	r3, #0
 8001f52:	d019      	beq.n	8001f88 <HAL_RCCEx_PeriphCLKConfig+0xe8>
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	695b      	ldr	r3, [r3, #20]
 8001f58:	697a      	ldr	r2, [r7, #20]
 8001f5a:	429a      	cmp	r2, r3
 8001f5c:	d014      	beq.n	8001f88 <HAL_RCCEx_PeriphCLKConfig+0xe8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8001f5e:	4b5b      	ldr	r3, [pc, #364]	; (80020cc <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8001f60:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001f62:	4a5c      	ldr	r2, [pc, #368]	; (80020d4 <HAL_RCCEx_PeriphCLKConfig+0x234>)
 8001f64:	4013      	ands	r3, r2
 8001f66:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8001f68:	4b58      	ldr	r3, [pc, #352]	; (80020cc <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8001f6a:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8001f6c:	4b57      	ldr	r3, [pc, #348]	; (80020cc <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8001f6e:	2180      	movs	r1, #128	; 0x80
 8001f70:	0249      	lsls	r1, r1, #9
 8001f72:	430a      	orrs	r2, r1
 8001f74:	65da      	str	r2, [r3, #92]	; 0x5c
        __HAL_RCC_BACKUPRESET_RELEASE();
 8001f76:	4b55      	ldr	r3, [pc, #340]	; (80020cc <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8001f78:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8001f7a:	4b54      	ldr	r3, [pc, #336]	; (80020cc <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8001f7c:	4956      	ldr	r1, [pc, #344]	; (80020d8 <HAL_RCCEx_PeriphCLKConfig+0x238>)
 8001f7e:	400a      	ands	r2, r1
 8001f80:	65da      	str	r2, [r3, #92]	; 0x5c
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8001f82:	4b52      	ldr	r3, [pc, #328]	; (80020cc <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8001f84:	697a      	ldr	r2, [r7, #20]
 8001f86:	65da      	str	r2, [r3, #92]	; 0x5c
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8001f88:	697b      	ldr	r3, [r7, #20]
 8001f8a:	2201      	movs	r2, #1
 8001f8c:	4013      	ands	r3, r2
 8001f8e:	d016      	beq.n	8001fbe <HAL_RCCEx_PeriphCLKConfig+0x11e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001f90:	f7ff f9ee 	bl	8001370 <HAL_GetTick>
 8001f94:	0003      	movs	r3, r0
 8001f96:	60fb      	str	r3, [r7, #12]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001f98:	e00c      	b.n	8001fb4 <HAL_RCCEx_PeriphCLKConfig+0x114>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001f9a:	f7ff f9e9 	bl	8001370 <HAL_GetTick>
 8001f9e:	0002      	movs	r2, r0
 8001fa0:	68fb      	ldr	r3, [r7, #12]
 8001fa2:	1ad3      	subs	r3, r2, r3
 8001fa4:	4a4d      	ldr	r2, [pc, #308]	; (80020dc <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8001fa6:	4293      	cmp	r3, r2
 8001fa8:	d904      	bls.n	8001fb4 <HAL_RCCEx_PeriphCLKConfig+0x114>
          {
            ret = HAL_TIMEOUT;
 8001faa:	2313      	movs	r3, #19
 8001fac:	18fb      	adds	r3, r7, r3
 8001fae:	2203      	movs	r2, #3
 8001fb0:	701a      	strb	r2, [r3, #0]
            break;
 8001fb2:	e004      	b.n	8001fbe <HAL_RCCEx_PeriphCLKConfig+0x11e>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001fb4:	4b45      	ldr	r3, [pc, #276]	; (80020cc <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8001fb6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001fb8:	2202      	movs	r2, #2
 8001fba:	4013      	ands	r3, r2
 8001fbc:	d0ed      	beq.n	8001f9a <HAL_RCCEx_PeriphCLKConfig+0xfa>
          }
        }
      }

      if (ret == HAL_OK)
 8001fbe:	2313      	movs	r3, #19
 8001fc0:	18fb      	adds	r3, r7, r3
 8001fc2:	781b      	ldrb	r3, [r3, #0]
 8001fc4:	2b00      	cmp	r3, #0
 8001fc6:	d10a      	bne.n	8001fde <HAL_RCCEx_PeriphCLKConfig+0x13e>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8001fc8:	4b40      	ldr	r3, [pc, #256]	; (80020cc <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8001fca:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001fcc:	4a41      	ldr	r2, [pc, #260]	; (80020d4 <HAL_RCCEx_PeriphCLKConfig+0x234>)
 8001fce:	4013      	ands	r3, r2
 8001fd0:	0019      	movs	r1, r3
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	695a      	ldr	r2, [r3, #20]
 8001fd6:	4b3d      	ldr	r3, [pc, #244]	; (80020cc <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8001fd8:	430a      	orrs	r2, r1
 8001fda:	65da      	str	r2, [r3, #92]	; 0x5c
 8001fdc:	e00c      	b.n	8001ff8 <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8001fde:	2312      	movs	r3, #18
 8001fe0:	18fb      	adds	r3, r7, r3
 8001fe2:	2213      	movs	r2, #19
 8001fe4:	18ba      	adds	r2, r7, r2
 8001fe6:	7812      	ldrb	r2, [r2, #0]
 8001fe8:	701a      	strb	r2, [r3, #0]
 8001fea:	e005      	b.n	8001ff8 <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8001fec:	2312      	movs	r3, #18
 8001fee:	18fb      	adds	r3, r7, r3
 8001ff0:	2213      	movs	r2, #19
 8001ff2:	18ba      	adds	r2, r7, r2
 8001ff4:	7812      	ldrb	r2, [r2, #0]
 8001ff6:	701a      	strb	r2, [r3, #0]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8001ff8:	2311      	movs	r3, #17
 8001ffa:	18fb      	adds	r3, r7, r3
 8001ffc:	781b      	ldrb	r3, [r3, #0]
 8001ffe:	2b01      	cmp	r3, #1
 8002000:	d105      	bne.n	800200e <HAL_RCCEx_PeriphCLKConfig+0x16e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002002:	4b32      	ldr	r3, [pc, #200]	; (80020cc <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8002004:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002006:	4b31      	ldr	r3, [pc, #196]	; (80020cc <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8002008:	4935      	ldr	r1, [pc, #212]	; (80020e0 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 800200a:	400a      	ands	r2, r1
 800200c:	63da      	str	r2, [r3, #60]	; 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	681b      	ldr	r3, [r3, #0]
 8002012:	2201      	movs	r2, #1
 8002014:	4013      	ands	r3, r2
 8002016:	d009      	beq.n	800202c <HAL_RCCEx_PeriphCLKConfig+0x18c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002018:	4b2c      	ldr	r3, [pc, #176]	; (80020cc <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 800201a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800201c:	2203      	movs	r2, #3
 800201e:	4393      	bics	r3, r2
 8002020:	0019      	movs	r1, r3
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	685a      	ldr	r2, [r3, #4]
 8002026:	4b29      	ldr	r3, [pc, #164]	; (80020cc <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8002028:	430a      	orrs	r2, r1
 800202a:	655a      	str	r2, [r3, #84]	; 0x54
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
  }
#endif /* RCC_CCIPR_LPTIM2SEL */

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	681b      	ldr	r3, [r3, #0]
 8002030:	2220      	movs	r2, #32
 8002032:	4013      	ands	r3, r2
 8002034:	d009      	beq.n	800204a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002036:	4b25      	ldr	r3, [pc, #148]	; (80020cc <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8002038:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800203a:	4a2a      	ldr	r2, [pc, #168]	; (80020e4 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 800203c:	4013      	ands	r3, r2
 800203e:	0019      	movs	r1, r3
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	689a      	ldr	r2, [r3, #8]
 8002044:	4b21      	ldr	r3, [pc, #132]	; (80020cc <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8002046:	430a      	orrs	r2, r1
 8002048:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* RNG */
  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	681a      	ldr	r2, [r3, #0]
 800204e:	2380      	movs	r3, #128	; 0x80
 8002050:	01db      	lsls	r3, r3, #7
 8002052:	4013      	ands	r3, r2
 8002054:	d015      	beq.n	8002082 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8002056:	4b1d      	ldr	r3, [pc, #116]	; (80020cc <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8002058:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800205a:	009b      	lsls	r3, r3, #2
 800205c:	0899      	lsrs	r1, r3, #2
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	691a      	ldr	r2, [r3, #16]
 8002062:	4b1a      	ldr	r3, [pc, #104]	; (80020cc <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8002064:	430a      	orrs	r2, r1
 8002066:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLADC)
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	691a      	ldr	r2, [r3, #16]
 800206c:	2380      	movs	r3, #128	; 0x80
 800206e:	05db      	lsls	r3, r3, #23
 8002070:	429a      	cmp	r2, r3
 8002072:	d106      	bne.n	8002082 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8002074:	4b15      	ldr	r3, [pc, #84]	; (80020cc <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8002076:	68da      	ldr	r2, [r3, #12]
 8002078:	4b14      	ldr	r3, [pc, #80]	; (80020cc <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 800207a:	2180      	movs	r1, #128	; 0x80
 800207c:	0249      	lsls	r1, r1, #9
 800207e:	430a      	orrs	r2, r1
 8002080:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* RCC_CCIPR_TIM15SEL */

  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	681a      	ldr	r2, [r3, #0]
 8002086:	2380      	movs	r3, #128	; 0x80
 8002088:	011b      	lsls	r3, r3, #4
 800208a:	4013      	ands	r3, r2
 800208c:	d016      	beq.n	80020bc <HAL_RCCEx_PeriphCLKConfig+0x21c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 800208e:	4b0f      	ldr	r3, [pc, #60]	; (80020cc <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8002090:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002092:	4a15      	ldr	r2, [pc, #84]	; (80020e8 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8002094:	4013      	ands	r3, r2
 8002096:	0019      	movs	r1, r3
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	68da      	ldr	r2, [r3, #12]
 800209c:	4b0b      	ldr	r3, [pc, #44]	; (80020cc <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 800209e:	430a      	orrs	r2, r1
 80020a0:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->I2s1ClockSelection == RCC_I2S1CLKSOURCE_PLL)
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	68da      	ldr	r2, [r3, #12]
 80020a6:	2380      	movs	r3, #128	; 0x80
 80020a8:	01db      	lsls	r3, r3, #7
 80020aa:	429a      	cmp	r2, r3
 80020ac:	d106      	bne.n	80020bc <HAL_RCCEx_PeriphCLKConfig+0x21c>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 80020ae:	4b07      	ldr	r3, [pc, #28]	; (80020cc <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 80020b0:	68da      	ldr	r2, [r3, #12]
 80020b2:	4b06      	ldr	r3, [pc, #24]	; (80020cc <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 80020b4:	2180      	movs	r1, #128	; 0x80
 80020b6:	0249      	lsls	r1, r1, #9
 80020b8:	430a      	orrs	r2, r1
 80020ba:	60da      	str	r2, [r3, #12]
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* FDCAN1 || FDCAN2 */

  return status;
 80020bc:	2312      	movs	r3, #18
 80020be:	18fb      	adds	r3, r7, r3
 80020c0:	781b      	ldrb	r3, [r3, #0]
}
 80020c2:	0018      	movs	r0, r3
 80020c4:	46bd      	mov	sp, r7
 80020c6:	b006      	add	sp, #24
 80020c8:	bd80      	pop	{r7, pc}
 80020ca:	46c0      	nop			; (mov r8, r8)
 80020cc:	40021000 	.word	0x40021000
 80020d0:	40007000 	.word	0x40007000
 80020d4:	fffffcff 	.word	0xfffffcff
 80020d8:	fffeffff 	.word	0xfffeffff
 80020dc:	00001388 	.word	0x00001388
 80020e0:	efffffff 	.word	0xefffffff
 80020e4:	ffffcfff 	.word	0xffffcfff
 80020e8:	ffff3fff 	.word	0xffff3fff

080020ec <LL_GPIO_SetPinMode>:
{
 80020ec:	b580      	push	{r7, lr}
 80020ee:	b084      	sub	sp, #16
 80020f0:	af00      	add	r7, sp, #0
 80020f2:	60f8      	str	r0, [r7, #12]
 80020f4:	60b9      	str	r1, [r7, #8]
 80020f6:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, ((Pin * Pin) * GPIO_MODER_MODE0), ((Pin * Pin) * Mode));
 80020f8:	68fb      	ldr	r3, [r7, #12]
 80020fa:	6819      	ldr	r1, [r3, #0]
 80020fc:	68bb      	ldr	r3, [r7, #8]
 80020fe:	435b      	muls	r3, r3
 8002100:	001a      	movs	r2, r3
 8002102:	0013      	movs	r3, r2
 8002104:	005b      	lsls	r3, r3, #1
 8002106:	189b      	adds	r3, r3, r2
 8002108:	43db      	mvns	r3, r3
 800210a:	400b      	ands	r3, r1
 800210c:	001a      	movs	r2, r3
 800210e:	68bb      	ldr	r3, [r7, #8]
 8002110:	435b      	muls	r3, r3
 8002112:	6879      	ldr	r1, [r7, #4]
 8002114:	434b      	muls	r3, r1
 8002116:	431a      	orrs	r2, r3
 8002118:	68fb      	ldr	r3, [r7, #12]
 800211a:	601a      	str	r2, [r3, #0]
}
 800211c:	46c0      	nop			; (mov r8, r8)
 800211e:	46bd      	mov	sp, r7
 8002120:	b004      	add	sp, #16
 8002122:	bd80      	pop	{r7, pc}

08002124 <LL_GPIO_SetPinOutputType>:
{
 8002124:	b580      	push	{r7, lr}
 8002126:	b084      	sub	sp, #16
 8002128:	af00      	add	r7, sp, #0
 800212a:	60f8      	str	r0, [r7, #12]
 800212c:	60b9      	str	r1, [r7, #8]
 800212e:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 8002130:	68fb      	ldr	r3, [r7, #12]
 8002132:	685b      	ldr	r3, [r3, #4]
 8002134:	68ba      	ldr	r2, [r7, #8]
 8002136:	43d2      	mvns	r2, r2
 8002138:	401a      	ands	r2, r3
 800213a:	68bb      	ldr	r3, [r7, #8]
 800213c:	6879      	ldr	r1, [r7, #4]
 800213e:	434b      	muls	r3, r1
 8002140:	431a      	orrs	r2, r3
 8002142:	68fb      	ldr	r3, [r7, #12]
 8002144:	605a      	str	r2, [r3, #4]
}
 8002146:	46c0      	nop			; (mov r8, r8)
 8002148:	46bd      	mov	sp, r7
 800214a:	b004      	add	sp, #16
 800214c:	bd80      	pop	{r7, pc}

0800214e <LL_GPIO_SetPinSpeed>:
{
 800214e:	b580      	push	{r7, lr}
 8002150:	b084      	sub	sp, #16
 8002152:	af00      	add	r7, sp, #0
 8002154:	60f8      	str	r0, [r7, #12]
 8002156:	60b9      	str	r1, [r7, #8]
 8002158:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OSPEEDR, ((Pin * Pin) * GPIO_OSPEEDR_OSPEED0), ((Pin * Pin) * Speed));
 800215a:	68fb      	ldr	r3, [r7, #12]
 800215c:	6899      	ldr	r1, [r3, #8]
 800215e:	68bb      	ldr	r3, [r7, #8]
 8002160:	435b      	muls	r3, r3
 8002162:	001a      	movs	r2, r3
 8002164:	0013      	movs	r3, r2
 8002166:	005b      	lsls	r3, r3, #1
 8002168:	189b      	adds	r3, r3, r2
 800216a:	43db      	mvns	r3, r3
 800216c:	400b      	ands	r3, r1
 800216e:	001a      	movs	r2, r3
 8002170:	68bb      	ldr	r3, [r7, #8]
 8002172:	435b      	muls	r3, r3
 8002174:	6879      	ldr	r1, [r7, #4]
 8002176:	434b      	muls	r3, r1
 8002178:	431a      	orrs	r2, r3
 800217a:	68fb      	ldr	r3, [r7, #12]
 800217c:	609a      	str	r2, [r3, #8]
}
 800217e:	46c0      	nop			; (mov r8, r8)
 8002180:	46bd      	mov	sp, r7
 8002182:	b004      	add	sp, #16
 8002184:	bd80      	pop	{r7, pc}

08002186 <LL_GPIO_SetPinPull>:
{
 8002186:	b580      	push	{r7, lr}
 8002188:	b084      	sub	sp, #16
 800218a:	af00      	add	r7, sp, #0
 800218c:	60f8      	str	r0, [r7, #12]
 800218e:	60b9      	str	r1, [r7, #8]
 8002190:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, ((Pin * Pin) * GPIO_PUPDR_PUPD0), ((Pin * Pin) * Pull));
 8002192:	68fb      	ldr	r3, [r7, #12]
 8002194:	68d9      	ldr	r1, [r3, #12]
 8002196:	68bb      	ldr	r3, [r7, #8]
 8002198:	435b      	muls	r3, r3
 800219a:	001a      	movs	r2, r3
 800219c:	0013      	movs	r3, r2
 800219e:	005b      	lsls	r3, r3, #1
 80021a0:	189b      	adds	r3, r3, r2
 80021a2:	43db      	mvns	r3, r3
 80021a4:	400b      	ands	r3, r1
 80021a6:	001a      	movs	r2, r3
 80021a8:	68bb      	ldr	r3, [r7, #8]
 80021aa:	435b      	muls	r3, r3
 80021ac:	6879      	ldr	r1, [r7, #4]
 80021ae:	434b      	muls	r3, r1
 80021b0:	431a      	orrs	r2, r3
 80021b2:	68fb      	ldr	r3, [r7, #12]
 80021b4:	60da      	str	r2, [r3, #12]
}
 80021b6:	46c0      	nop			; (mov r8, r8)
 80021b8:	46bd      	mov	sp, r7
 80021ba:	b004      	add	sp, #16
 80021bc:	bd80      	pop	{r7, pc}

080021be <LL_GPIO_SetAFPin_0_7>:
{
 80021be:	b580      	push	{r7, lr}
 80021c0:	b084      	sub	sp, #16
 80021c2:	af00      	add	r7, sp, #0
 80021c4:	60f8      	str	r0, [r7, #12]
 80021c6:	60b9      	str	r1, [r7, #8]
 80021c8:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[0], ((((Pin * Pin) * Pin) * Pin) * GPIO_AFRL_AFSEL0),
 80021ca:	68fb      	ldr	r3, [r7, #12]
 80021cc:	6a19      	ldr	r1, [r3, #32]
 80021ce:	68bb      	ldr	r3, [r7, #8]
 80021d0:	435b      	muls	r3, r3
 80021d2:	68ba      	ldr	r2, [r7, #8]
 80021d4:	4353      	muls	r3, r2
 80021d6:	68ba      	ldr	r2, [r7, #8]
 80021d8:	435a      	muls	r2, r3
 80021da:	0013      	movs	r3, r2
 80021dc:	011b      	lsls	r3, r3, #4
 80021de:	1a9b      	subs	r3, r3, r2
 80021e0:	43db      	mvns	r3, r3
 80021e2:	400b      	ands	r3, r1
 80021e4:	001a      	movs	r2, r3
 80021e6:	68bb      	ldr	r3, [r7, #8]
 80021e8:	435b      	muls	r3, r3
 80021ea:	68b9      	ldr	r1, [r7, #8]
 80021ec:	434b      	muls	r3, r1
 80021ee:	68b9      	ldr	r1, [r7, #8]
 80021f0:	434b      	muls	r3, r1
 80021f2:	6879      	ldr	r1, [r7, #4]
 80021f4:	434b      	muls	r3, r1
 80021f6:	431a      	orrs	r2, r3
 80021f8:	68fb      	ldr	r3, [r7, #12]
 80021fa:	621a      	str	r2, [r3, #32]
}
 80021fc:	46c0      	nop			; (mov r8, r8)
 80021fe:	46bd      	mov	sp, r7
 8002200:	b004      	add	sp, #16
 8002202:	bd80      	pop	{r7, pc}

08002204 <LL_GPIO_SetAFPin_8_15>:
{
 8002204:	b580      	push	{r7, lr}
 8002206:	b084      	sub	sp, #16
 8002208:	af00      	add	r7, sp, #0
 800220a:	60f8      	str	r0, [r7, #12]
 800220c:	60b9      	str	r1, [r7, #8]
 800220e:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[1], (((((Pin >> 8U) * (Pin >> 8U)) * (Pin >> 8U)) * (Pin >> 8U)) * GPIO_AFRH_AFSEL8),
 8002210:	68fb      	ldr	r3, [r7, #12]
 8002212:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8002214:	68bb      	ldr	r3, [r7, #8]
 8002216:	0a1b      	lsrs	r3, r3, #8
 8002218:	68ba      	ldr	r2, [r7, #8]
 800221a:	0a12      	lsrs	r2, r2, #8
 800221c:	4353      	muls	r3, r2
 800221e:	68ba      	ldr	r2, [r7, #8]
 8002220:	0a12      	lsrs	r2, r2, #8
 8002222:	4353      	muls	r3, r2
 8002224:	68ba      	ldr	r2, [r7, #8]
 8002226:	0a12      	lsrs	r2, r2, #8
 8002228:	435a      	muls	r2, r3
 800222a:	0013      	movs	r3, r2
 800222c:	011b      	lsls	r3, r3, #4
 800222e:	1a9b      	subs	r3, r3, r2
 8002230:	43db      	mvns	r3, r3
 8002232:	400b      	ands	r3, r1
 8002234:	001a      	movs	r2, r3
 8002236:	68bb      	ldr	r3, [r7, #8]
 8002238:	0a1b      	lsrs	r3, r3, #8
 800223a:	68b9      	ldr	r1, [r7, #8]
 800223c:	0a09      	lsrs	r1, r1, #8
 800223e:	434b      	muls	r3, r1
 8002240:	68b9      	ldr	r1, [r7, #8]
 8002242:	0a09      	lsrs	r1, r1, #8
 8002244:	434b      	muls	r3, r1
 8002246:	68b9      	ldr	r1, [r7, #8]
 8002248:	0a09      	lsrs	r1, r1, #8
 800224a:	434b      	muls	r3, r1
 800224c:	6879      	ldr	r1, [r7, #4]
 800224e:	434b      	muls	r3, r1
 8002250:	431a      	orrs	r2, r3
 8002252:	68fb      	ldr	r3, [r7, #12]
 8002254:	625a      	str	r2, [r3, #36]	; 0x24
}
 8002256:	46c0      	nop			; (mov r8, r8)
 8002258:	46bd      	mov	sp, r7
 800225a:	b004      	add	sp, #16
 800225c:	bd80      	pop	{r7, pc}

0800225e <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 800225e:	b580      	push	{r7, lr}
 8002260:	b084      	sub	sp, #16
 8002262:	af00      	add	r7, sp, #0
 8002264:	6078      	str	r0, [r7, #4]
 8002266:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode));
  assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull));

  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */
  pinpos = 0;
 8002268:	2300      	movs	r3, #0
 800226a:	60fb      	str	r3, [r7, #12]

  /* Configure the port pins */
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00u)
 800226c:	e047      	b.n	80022fe <LL_GPIO_Init+0xa0>
  {
    /* Get current io position */
    currentpin = (GPIO_InitStruct->Pin) & (0x00000001uL << pinpos);
 800226e:	683b      	ldr	r3, [r7, #0]
 8002270:	681b      	ldr	r3, [r3, #0]
 8002272:	2101      	movs	r1, #1
 8002274:	68fa      	ldr	r2, [r7, #12]
 8002276:	4091      	lsls	r1, r2
 8002278:	000a      	movs	r2, r1
 800227a:	4013      	ands	r3, r2
 800227c:	60bb      	str	r3, [r7, #8]

    if (currentpin != 0x00u)
 800227e:	68bb      	ldr	r3, [r7, #8]
 8002280:	2b00      	cmp	r3, #0
 8002282:	d039      	beq.n	80022f8 <LL_GPIO_Init+0x9a>
    {
      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 8002284:	683b      	ldr	r3, [r7, #0]
 8002286:	685b      	ldr	r3, [r3, #4]
 8002288:	2b01      	cmp	r3, #1
 800228a:	d003      	beq.n	8002294 <LL_GPIO_Init+0x36>
 800228c:	683b      	ldr	r3, [r7, #0]
 800228e:	685b      	ldr	r3, [r3, #4]
 8002290:	2b02      	cmp	r3, #2
 8002292:	d10d      	bne.n	80022b0 <LL_GPIO_Init+0x52>
      {
        /* Check Speed mode parameters */
        assert_param(IS_LL_GPIO_SPEED(GPIO_InitStruct->Speed));

        /* Speed mode configuration */
        LL_GPIO_SetPinSpeed(GPIOx, currentpin, GPIO_InitStruct->Speed);
 8002294:	683b      	ldr	r3, [r7, #0]
 8002296:	689a      	ldr	r2, [r3, #8]
 8002298:	68b9      	ldr	r1, [r7, #8]
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	0018      	movs	r0, r3
 800229e:	f7ff ff56 	bl	800214e <LL_GPIO_SetPinSpeed>

        /* Check Output mode parameters */
        assert_param(IS_LL_GPIO_OUTPUT_TYPE(GPIO_InitStruct->OutputType));

        /* Output mode configuration*/
        LL_GPIO_SetPinOutputType(GPIOx, currentpin, GPIO_InitStruct->OutputType);
 80022a2:	683b      	ldr	r3, [r7, #0]
 80022a4:	68da      	ldr	r2, [r3, #12]
 80022a6:	68b9      	ldr	r1, [r7, #8]
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	0018      	movs	r0, r3
 80022ac:	f7ff ff3a 	bl	8002124 <LL_GPIO_SetPinOutputType>
      }

      /* Pull-up Pull down resistor configuration*/
      LL_GPIO_SetPinPull(GPIOx, currentpin, GPIO_InitStruct->Pull);
 80022b0:	683b      	ldr	r3, [r7, #0]
 80022b2:	691a      	ldr	r2, [r3, #16]
 80022b4:	68b9      	ldr	r1, [r7, #8]
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	0018      	movs	r0, r3
 80022ba:	f7ff ff64 	bl	8002186 <LL_GPIO_SetPinPull>

      if (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE)
 80022be:	683b      	ldr	r3, [r7, #0]
 80022c0:	685b      	ldr	r3, [r3, #4]
 80022c2:	2b02      	cmp	r3, #2
 80022c4:	d111      	bne.n	80022ea <LL_GPIO_Init+0x8c>
      {
        /* Check Alternate parameter */
        assert_param(IS_LL_GPIO_ALTERNATE(GPIO_InitStruct->Alternate));

        /* Speed mode configuration */
        if (currentpin < LL_GPIO_PIN_8)
 80022c6:	68bb      	ldr	r3, [r7, #8]
 80022c8:	2bff      	cmp	r3, #255	; 0xff
 80022ca:	d807      	bhi.n	80022dc <LL_GPIO_Init+0x7e>
        {
          LL_GPIO_SetAFPin_0_7(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 80022cc:	683b      	ldr	r3, [r7, #0]
 80022ce:	695a      	ldr	r2, [r3, #20]
 80022d0:	68b9      	ldr	r1, [r7, #8]
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	0018      	movs	r0, r3
 80022d6:	f7ff ff72 	bl	80021be <LL_GPIO_SetAFPin_0_7>
 80022da:	e006      	b.n	80022ea <LL_GPIO_Init+0x8c>
        }
        else
        {
          LL_GPIO_SetAFPin_8_15(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 80022dc:	683b      	ldr	r3, [r7, #0]
 80022de:	695a      	ldr	r2, [r3, #20]
 80022e0:	68b9      	ldr	r1, [r7, #8]
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	0018      	movs	r0, r3
 80022e6:	f7ff ff8d 	bl	8002204 <LL_GPIO_SetAFPin_8_15>
        }
      }

      /* Pin Mode configuration */
      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);
 80022ea:	683b      	ldr	r3, [r7, #0]
 80022ec:	685a      	ldr	r2, [r3, #4]
 80022ee:	68b9      	ldr	r1, [r7, #8]
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	0018      	movs	r0, r3
 80022f4:	f7ff fefa 	bl	80020ec <LL_GPIO_SetPinMode>
    }
    pinpos++;
 80022f8:	68fb      	ldr	r3, [r7, #12]
 80022fa:	3301      	adds	r3, #1
 80022fc:	60fb      	str	r3, [r7, #12]
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00u)
 80022fe:	683b      	ldr	r3, [r7, #0]
 8002300:	681a      	ldr	r2, [r3, #0]
 8002302:	68fb      	ldr	r3, [r7, #12]
 8002304:	40da      	lsrs	r2, r3
 8002306:	1e13      	subs	r3, r2, #0
 8002308:	d1b1      	bne.n	800226e <LL_GPIO_Init+0x10>
  }

  return (SUCCESS);
 800230a:	2300      	movs	r3, #0
}
 800230c:	0018      	movs	r0, r3
 800230e:	46bd      	mov	sp, r7
 8002310:	b004      	add	sp, #16
 8002312:	bd80      	pop	{r7, pc}

08002314 <LL_RCC_HSI_IsReady>:
  * @brief  Check if HSI clock is ready
  * @rmtoll CR           HSIRDY        LL_RCC_HSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSI_IsReady(void)
{
 8002314:	b580      	push	{r7, lr}
 8002316:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 8002318:	4b07      	ldr	r3, [pc, #28]	; (8002338 <LL_RCC_HSI_IsReady+0x24>)
 800231a:	681a      	ldr	r2, [r3, #0]
 800231c:	2380      	movs	r3, #128	; 0x80
 800231e:	00db      	lsls	r3, r3, #3
 8002320:	401a      	ands	r2, r3
 8002322:	2380      	movs	r3, #128	; 0x80
 8002324:	00db      	lsls	r3, r3, #3
 8002326:	429a      	cmp	r2, r3
 8002328:	d101      	bne.n	800232e <LL_RCC_HSI_IsReady+0x1a>
 800232a:	2301      	movs	r3, #1
 800232c:	e000      	b.n	8002330 <LL_RCC_HSI_IsReady+0x1c>
 800232e:	2300      	movs	r3, #0
}
 8002330:	0018      	movs	r0, r3
 8002332:	46bd      	mov	sp, r7
 8002334:	bd80      	pop	{r7, pc}
 8002336:	46c0      	nop			; (mov r8, r8)
 8002338:	40021000 	.word	0x40021000

0800233c <LL_RCC_LSE_IsReady>:
  * @brief  Check if LSE oscillator Ready
  * @rmtoll BDCR         LSERDY        LL_RCC_LSE_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_LSE_IsReady(void)
{
 800233c:	b580      	push	{r7, lr}
 800233e:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 8002340:	4b05      	ldr	r3, [pc, #20]	; (8002358 <LL_RCC_LSE_IsReady+0x1c>)
 8002342:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002344:	2202      	movs	r2, #2
 8002346:	4013      	ands	r3, r2
 8002348:	2b02      	cmp	r3, #2
 800234a:	d101      	bne.n	8002350 <LL_RCC_LSE_IsReady+0x14>
 800234c:	2301      	movs	r3, #1
 800234e:	e000      	b.n	8002352 <LL_RCC_LSE_IsReady+0x16>
 8002350:	2300      	movs	r3, #0
}
 8002352:	0018      	movs	r0, r3
 8002354:	46bd      	mov	sp, r7
 8002356:	bd80      	pop	{r7, pc}
 8002358:	40021000 	.word	0x40021000

0800235c <LL_RCC_GetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_PLL
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_LSI
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_LSE
  */
__STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)
{
 800235c:	b580      	push	{r7, lr}
 800235e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8002360:	4b03      	ldr	r3, [pc, #12]	; (8002370 <LL_RCC_GetSysClkSource+0x14>)
 8002362:	689b      	ldr	r3, [r3, #8]
 8002364:	2238      	movs	r2, #56	; 0x38
 8002366:	4013      	ands	r3, r2
}
 8002368:	0018      	movs	r0, r3
 800236a:	46bd      	mov	sp, r7
 800236c:	bd80      	pop	{r7, pc}
 800236e:	46c0      	nop			; (mov r8, r8)
 8002370:	40021000 	.word	0x40021000

08002374 <LL_RCC_GetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_128
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  */
__STATIC_INLINE uint32_t LL_RCC_GetAHBPrescaler(void)
{
 8002374:	b580      	push	{r7, lr}
 8002376:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 8002378:	4b03      	ldr	r3, [pc, #12]	; (8002388 <LL_RCC_GetAHBPrescaler+0x14>)
 800237a:	689a      	ldr	r2, [r3, #8]
 800237c:	23f0      	movs	r3, #240	; 0xf0
 800237e:	011b      	lsls	r3, r3, #4
 8002380:	4013      	ands	r3, r2
}
 8002382:	0018      	movs	r0, r3
 8002384:	46bd      	mov	sp, r7
 8002386:	bd80      	pop	{r7, pc}
 8002388:	40021000 	.word	0x40021000

0800238c <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 800238c:	b580      	push	{r7, lr}
 800238e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE));
 8002390:	4b03      	ldr	r3, [pc, #12]	; (80023a0 <LL_RCC_GetAPB1Prescaler+0x14>)
 8002392:	689a      	ldr	r2, [r3, #8]
 8002394:	23e0      	movs	r3, #224	; 0xe0
 8002396:	01db      	lsls	r3, r3, #7
 8002398:	4013      	ands	r3, r2
}
 800239a:	0018      	movs	r0, r3
 800239c:	46bd      	mov	sp, r7
 800239e:	bd80      	pop	{r7, pc}
 80023a0:	40021000 	.word	0x40021000

080023a4 <LL_RCC_GetUSARTClockSource>:
  *         @arg @ref LL_RCC_USART3_CLKSOURCE_HSI (*)
  *         @arg @ref LL_RCC_USART3_CLKSOURCE_LSE (*)
  * (*) feature not available on all devices
  */
__STATIC_INLINE uint32_t LL_RCC_GetUSARTClockSource(uint32_t USARTx)
{
 80023a4:	b580      	push	{r7, lr}
 80023a6:	b082      	sub	sp, #8
 80023a8:	af00      	add	r7, sp, #0
 80023aa:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, USARTx) | (USARTx << 16U));
 80023ac:	4b05      	ldr	r3, [pc, #20]	; (80023c4 <LL_RCC_GetUSARTClockSource+0x20>)
 80023ae:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80023b0:	687a      	ldr	r2, [r7, #4]
 80023b2:	401a      	ands	r2, r3
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	041b      	lsls	r3, r3, #16
 80023b8:	4313      	orrs	r3, r2
}
 80023ba:	0018      	movs	r0, r3
 80023bc:	46bd      	mov	sp, r7
 80023be:	b002      	add	sp, #8
 80023c0:	bd80      	pop	{r7, pc}
 80023c2:	46c0      	nop			; (mov r8, r8)
 80023c4:	40021000 	.word	0x40021000

080023c8 <LL_RCC_PLL_GetN>:
  * @brief  Get Main PLL multiplication factor for VCO
  * @rmtoll PLLCFGR      PLLN          LL_RCC_PLL_GetN
  * @retval Between 8 and 86
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetN(void)
{
 80023c8:	b580      	push	{r7, lr}
 80023ca:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 80023cc:	4b03      	ldr	r3, [pc, #12]	; (80023dc <LL_RCC_PLL_GetN+0x14>)
 80023ce:	68db      	ldr	r3, [r3, #12]
 80023d0:	0a1b      	lsrs	r3, r3, #8
 80023d2:	227f      	movs	r2, #127	; 0x7f
 80023d4:	4013      	ands	r3, r2
}
 80023d6:	0018      	movs	r0, r3
 80023d8:	46bd      	mov	sp, r7
 80023da:	bd80      	pop	{r7, pc}
 80023dc:	40021000 	.word	0x40021000

080023e0 <LL_RCC_PLL_GetR>:
  *         @arg @ref LL_RCC_PLLR_DIV_6
  *         @arg @ref LL_RCC_PLLR_DIV_7
  *         @arg @ref LL_RCC_PLLR_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetR(void)
{
 80023e0:	b580      	push	{r7, lr}
 80023e2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR));
 80023e4:	4b03      	ldr	r3, [pc, #12]	; (80023f4 <LL_RCC_PLL_GetR+0x14>)
 80023e6:	68db      	ldr	r3, [r3, #12]
 80023e8:	0f5b      	lsrs	r3, r3, #29
 80023ea:	075b      	lsls	r3, r3, #29
}
 80023ec:	0018      	movs	r0, r3
 80023ee:	46bd      	mov	sp, r7
 80023f0:	bd80      	pop	{r7, pc}
 80023f2:	46c0      	nop			; (mov r8, r8)
 80023f4:	40021000 	.word	0x40021000

080023f8 <LL_RCC_PLL_GetMainSource>:
  *         @arg @ref LL_RCC_PLLSOURCE_NONE
  *         @arg @ref LL_RCC_PLLSOURCE_HSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
 80023f8:	b580      	push	{r7, lr}
 80023fa:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 80023fc:	4b03      	ldr	r3, [pc, #12]	; (800240c <LL_RCC_PLL_GetMainSource+0x14>)
 80023fe:	68db      	ldr	r3, [r3, #12]
 8002400:	2203      	movs	r2, #3
 8002402:	4013      	ands	r3, r2
}
 8002404:	0018      	movs	r0, r3
 8002406:	46bd      	mov	sp, r7
 8002408:	bd80      	pop	{r7, pc}
 800240a:	46c0      	nop			; (mov r8, r8)
 800240c:	40021000 	.word	0x40021000

08002410 <LL_RCC_PLL_GetDivider>:
  *         @arg @ref LL_RCC_PLLM_DIV_6
  *         @arg @ref LL_RCC_PLLM_DIV_7
  *         @arg @ref LL_RCC_PLLM_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetDivider(void)
{
 8002410:	b580      	push	{r7, lr}
 8002412:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 8002414:	4b03      	ldr	r3, [pc, #12]	; (8002424 <LL_RCC_PLL_GetDivider+0x14>)
 8002416:	68db      	ldr	r3, [r3, #12]
 8002418:	2270      	movs	r2, #112	; 0x70
 800241a:	4013      	ands	r3, r2
}
 800241c:	0018      	movs	r0, r3
 800241e:	46bd      	mov	sp, r7
 8002420:	bd80      	pop	{r7, pc}
 8002422:	46c0      	nop			; (mov r8, r8)
 8002424:	40021000 	.word	0x40021000

08002428 <LL_RCC_GetSystemClocksFreq>:
  *         configuration based on this function will be incorrect.
  * @param  RCC_Clocks pointer to a @ref LL_RCC_ClocksTypeDef structure which will hold the clocks frequencies
  * @retval None
  */
void LL_RCC_GetSystemClocksFreq(LL_RCC_ClocksTypeDef *RCC_Clocks)
{
 8002428:	b580      	push	{r7, lr}
 800242a:	b082      	sub	sp, #8
 800242c:	af00      	add	r7, sp, #0
 800242e:	6078      	str	r0, [r7, #4]
  /* Get SYSCLK frequency */
  RCC_Clocks->SYSCLK_Frequency = RCC_GetSystemClockFreq();
 8002430:	f000 f866 	bl	8002500 <RCC_GetSystemClockFreq>
 8002434:	0002      	movs	r2, r0
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	601a      	str	r2, [r3, #0]

  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency   = RCC_GetHCLKClockFreq(RCC_Clocks->SYSCLK_Frequency);
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	681b      	ldr	r3, [r3, #0]
 800243e:	0018      	movs	r0, r3
 8002440:	f000 f88c 	bl	800255c <RCC_GetHCLKClockFreq>
 8002444:	0002      	movs	r2, r0
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	605a      	str	r2, [r3, #4]

  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency  = RCC_GetPCLK1ClockFreq(RCC_Clocks->HCLK_Frequency);
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	685b      	ldr	r3, [r3, #4]
 800244e:	0018      	movs	r0, r3
 8002450:	f000 f89c 	bl	800258c <RCC_GetPCLK1ClockFreq>
 8002454:	0002      	movs	r2, r0
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	609a      	str	r2, [r3, #8]
}
 800245a:	46c0      	nop			; (mov r8, r8)
 800245c:	46bd      	mov	sp, r7
 800245e:	b002      	add	sp, #8
 8002460:	bd80      	pop	{r7, pc}
	...

08002464 <LL_RCC_GetUSARTClockFreq>:
  *         @arg @ref LL_RCC_USART3_CLKSOURCE
  * @retval USART clock frequency (in Hz)
  *         - @ref  LL_RCC_PERIPH_FREQUENCY_NO indicates that oscillator (HSI or LSE) is not ready
  */
uint32_t LL_RCC_GetUSARTClockFreq(uint32_t USARTxSource)
{
 8002464:	b580      	push	{r7, lr}
 8002466:	b084      	sub	sp, #16
 8002468:	af00      	add	r7, sp, #0
 800246a:	6078      	str	r0, [r7, #4]
  uint32_t usart_frequency = LL_RCC_PERIPH_FREQUENCY_NO;
 800246c:	2300      	movs	r3, #0
 800246e:	60fb      	str	r3, [r7, #12]

  /* Check parameter */
  assert_param(IS_LL_RCC_USART_CLKSOURCE(USARTxSource));

  if (USARTxSource == LL_RCC_USART1_CLKSOURCE)
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	2b03      	cmp	r3, #3
 8002474:	d137      	bne.n	80024e6 <LL_RCC_GetUSARTClockFreq+0x82>
  {
    /* USART1CLK clock frequency */
    switch (LL_RCC_GetUSARTClockSource(USARTxSource))
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	0018      	movs	r0, r3
 800247a:	f7ff ff93 	bl	80023a4 <LL_RCC_GetUSARTClockSource>
 800247e:	0003      	movs	r3, r0
 8002480:	4a1b      	ldr	r2, [pc, #108]	; (80024f0 <LL_RCC_GetUSARTClockFreq+0x8c>)
 8002482:	4293      	cmp	r3, r2
 8002484:	d016      	beq.n	80024b4 <LL_RCC_GetUSARTClockFreq+0x50>
 8002486:	4a1a      	ldr	r2, [pc, #104]	; (80024f0 <LL_RCC_GetUSARTClockFreq+0x8c>)
 8002488:	4293      	cmp	r3, r2
 800248a:	d81c      	bhi.n	80024c6 <LL_RCC_GetUSARTClockFreq+0x62>
 800248c:	4a19      	ldr	r2, [pc, #100]	; (80024f4 <LL_RCC_GetUSARTClockFreq+0x90>)
 800248e:	4293      	cmp	r3, r2
 8002490:	d003      	beq.n	800249a <LL_RCC_GetUSARTClockFreq+0x36>
 8002492:	4a19      	ldr	r2, [pc, #100]	; (80024f8 <LL_RCC_GetUSARTClockFreq+0x94>)
 8002494:	4293      	cmp	r3, r2
 8002496:	d005      	beq.n	80024a4 <LL_RCC_GetUSARTClockFreq+0x40>
 8002498:	e015      	b.n	80024c6 <LL_RCC_GetUSARTClockFreq+0x62>
    {
      case LL_RCC_USART1_CLKSOURCE_SYSCLK: /* USART1 Clock is System Clock */
        usart_frequency = RCC_GetSystemClockFreq();
 800249a:	f000 f831 	bl	8002500 <RCC_GetSystemClockFreq>
 800249e:	0003      	movs	r3, r0
 80024a0:	60fb      	str	r3, [r7, #12]
        break;
 80024a2:	e020      	b.n	80024e6 <LL_RCC_GetUSARTClockFreq+0x82>

      case LL_RCC_USART1_CLKSOURCE_HSI:    /* USART1 Clock is HSI Osc. */
        if (LL_RCC_HSI_IsReady() == 1U)
 80024a4:	f7ff ff36 	bl	8002314 <LL_RCC_HSI_IsReady>
 80024a8:	0003      	movs	r3, r0
 80024aa:	2b01      	cmp	r3, #1
 80024ac:	d118      	bne.n	80024e0 <LL_RCC_GetUSARTClockFreq+0x7c>
        {
          usart_frequency = HSI_VALUE;
 80024ae:	4b13      	ldr	r3, [pc, #76]	; (80024fc <LL_RCC_GetUSARTClockFreq+0x98>)
 80024b0:	60fb      	str	r3, [r7, #12]
        }
        break;
 80024b2:	e015      	b.n	80024e0 <LL_RCC_GetUSARTClockFreq+0x7c>

      case LL_RCC_USART1_CLKSOURCE_LSE:    /* USART1 Clock is LSE Osc. */
        if (LL_RCC_LSE_IsReady() == 1U)
 80024b4:	f7ff ff42 	bl	800233c <LL_RCC_LSE_IsReady>
 80024b8:	0003      	movs	r3, r0
 80024ba:	2b01      	cmp	r3, #1
 80024bc:	d112      	bne.n	80024e4 <LL_RCC_GetUSARTClockFreq+0x80>
        {
          usart_frequency = LSE_VALUE;
 80024be:	2380      	movs	r3, #128	; 0x80
 80024c0:	021b      	lsls	r3, r3, #8
 80024c2:	60fb      	str	r3, [r7, #12]
        }
        break;
 80024c4:	e00e      	b.n	80024e4 <LL_RCC_GetUSARTClockFreq+0x80>

      case LL_RCC_USART1_CLKSOURCE_PCLK1:  /* USART1 Clock is PCLK1 */
      default:
        usart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 80024c6:	f000 f81b 	bl	8002500 <RCC_GetSystemClockFreq>
 80024ca:	0003      	movs	r3, r0
 80024cc:	0018      	movs	r0, r3
 80024ce:	f000 f845 	bl	800255c <RCC_GetHCLKClockFreq>
 80024d2:	0003      	movs	r3, r0
 80024d4:	0018      	movs	r0, r3
 80024d6:	f000 f859 	bl	800258c <RCC_GetPCLK1ClockFreq>
 80024da:	0003      	movs	r3, r0
 80024dc:	60fb      	str	r3, [r7, #12]
        break;
 80024de:	e002      	b.n	80024e6 <LL_RCC_GetUSARTClockFreq+0x82>
        break;
 80024e0:	46c0      	nop			; (mov r8, r8)
 80024e2:	e000      	b.n	80024e6 <LL_RCC_GetUSARTClockFreq+0x82>
        break;
 80024e4:	46c0      	nop			; (mov r8, r8)
#endif /* RCC_CCIPR_USART3SEL */
  else
  {
    /* nothing to do */
  }
  return usart_frequency;
 80024e6:	68fb      	ldr	r3, [r7, #12]
}
 80024e8:	0018      	movs	r0, r3
 80024ea:	46bd      	mov	sp, r7
 80024ec:	b004      	add	sp, #16
 80024ee:	bd80      	pop	{r7, pc}
 80024f0:	00030003 	.word	0x00030003
 80024f4:	00030001 	.word	0x00030001
 80024f8:	00030002 	.word	0x00030002
 80024fc:	00f42400 	.word	0x00f42400

08002500 <RCC_GetSystemClockFreq>:
/**
  * @brief  Return SYSTEM clock frequency
  * @retval SYSTEM clock frequency (in Hz)
  */
static uint32_t RCC_GetSystemClockFreq(void)
{
 8002500:	b580      	push	{r7, lr}
 8002502:	b082      	sub	sp, #8
 8002504:	af00      	add	r7, sp, #0
  uint32_t frequency;
  uint32_t hsidiv;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (LL_RCC_GetSysClkSource())
 8002506:	f7ff ff29 	bl	800235c <LL_RCC_GetSysClkSource>
 800250a:	0003      	movs	r3, r0
 800250c:	2b08      	cmp	r3, #8
 800250e:	d002      	beq.n	8002516 <RCC_GetSystemClockFreq+0x16>
 8002510:	2b10      	cmp	r3, #16
 8002512:	d003      	beq.n	800251c <RCC_GetSystemClockFreq+0x1c>
 8002514:	e007      	b.n	8002526 <RCC_GetSystemClockFreq+0x26>
  {
    case LL_RCC_SYS_CLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
      frequency = HSE_VALUE;
 8002516:	4b0e      	ldr	r3, [pc, #56]	; (8002550 <RCC_GetSystemClockFreq+0x50>)
 8002518:	607b      	str	r3, [r7, #4]
      break;
 800251a:	e014      	b.n	8002546 <RCC_GetSystemClockFreq+0x46>

    case LL_RCC_SYS_CLKSOURCE_STATUS_PLL:  /* PLL used as system clock  source */
      frequency = RCC_PLL_GetFreqDomain_SYS();
 800251c:	f000 f84c 	bl	80025b8 <RCC_PLL_GetFreqDomain_SYS>
 8002520:	0003      	movs	r3, r0
 8002522:	607b      	str	r3, [r7, #4]
      break;
 8002524:	e00f      	b.n	8002546 <RCC_GetSystemClockFreq+0x46>

    case LL_RCC_SYS_CLKSOURCE_STATUS_HSI:  /* HSI used as system clock  source */
    default:
      hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 8002526:	4b0b      	ldr	r3, [pc, #44]	; (8002554 <RCC_GetSystemClockFreq+0x54>)
 8002528:	681b      	ldr	r3, [r3, #0]
 800252a:	0adb      	lsrs	r3, r3, #11
 800252c:	2207      	movs	r2, #7
 800252e:	4013      	ands	r3, r2
 8002530:	2201      	movs	r2, #1
 8002532:	409a      	lsls	r2, r3
 8002534:	0013      	movs	r3, r2
 8002536:	603b      	str	r3, [r7, #0]
      frequency = (HSI_VALUE / hsidiv);
 8002538:	6839      	ldr	r1, [r7, #0]
 800253a:	4807      	ldr	r0, [pc, #28]	; (8002558 <RCC_GetSystemClockFreq+0x58>)
 800253c:	f7fd fde0 	bl	8000100 <__udivsi3>
 8002540:	0003      	movs	r3, r0
 8002542:	607b      	str	r3, [r7, #4]
      break;
 8002544:	46c0      	nop			; (mov r8, r8)
  }

  return frequency;
 8002546:	687b      	ldr	r3, [r7, #4]
}
 8002548:	0018      	movs	r0, r3
 800254a:	46bd      	mov	sp, r7
 800254c:	b002      	add	sp, #8
 800254e:	bd80      	pop	{r7, pc}
 8002550:	007a1200 	.word	0x007a1200
 8002554:	40021000 	.word	0x40021000
 8002558:	00f42400 	.word	0x00f42400

0800255c <RCC_GetHCLKClockFreq>:
  * @brief  Return HCLK clock frequency
  * @param  SYSCLK_Frequency SYSCLK clock frequency
  * @retval HCLK clock frequency (in Hz)
  */
static uint32_t RCC_GetHCLKClockFreq(uint32_t SYSCLK_Frequency)
{
 800255c:	b580      	push	{r7, lr}
 800255e:	b082      	sub	sp, #8
 8002560:	af00      	add	r7, sp, #0
 8002562:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  return __LL_RCC_CALC_HCLK_FREQ(SYSCLK_Frequency, LL_RCC_GetAHBPrescaler());
 8002564:	f7ff ff06 	bl	8002374 <LL_RCC_GetAHBPrescaler>
 8002568:	0003      	movs	r3, r0
 800256a:	0a1b      	lsrs	r3, r3, #8
 800256c:	220f      	movs	r2, #15
 800256e:	401a      	ands	r2, r3
 8002570:	4b05      	ldr	r3, [pc, #20]	; (8002588 <RCC_GetHCLKClockFreq+0x2c>)
 8002572:	0092      	lsls	r2, r2, #2
 8002574:	58d3      	ldr	r3, [r2, r3]
 8002576:	221f      	movs	r2, #31
 8002578:	4013      	ands	r3, r2
 800257a:	687a      	ldr	r2, [r7, #4]
 800257c:	40da      	lsrs	r2, r3
 800257e:	0013      	movs	r3, r2
}
 8002580:	0018      	movs	r0, r3
 8002582:	46bd      	mov	sp, r7
 8002584:	b002      	add	sp, #8
 8002586:	bd80      	pop	{r7, pc}
 8002588:	08002a0c 	.word	0x08002a0c

0800258c <RCC_GetPCLK1ClockFreq>:
  * @brief  Return PCLK1 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK1 clock frequency (in Hz)
  */
static uint32_t RCC_GetPCLK1ClockFreq(uint32_t HCLK_Frequency)
{
 800258c:	b580      	push	{r7, lr}
 800258e:	b082      	sub	sp, #8
 8002590:	af00      	add	r7, sp, #0
 8002592:	6078      	str	r0, [r7, #4]
  /* PCLK1 clock frequency */
  return __LL_RCC_CALC_PCLK1_FREQ(HCLK_Frequency, LL_RCC_GetAPB1Prescaler());
 8002594:	f7ff fefa 	bl	800238c <LL_RCC_GetAPB1Prescaler>
 8002598:	0003      	movs	r3, r0
 800259a:	0b1a      	lsrs	r2, r3, #12
 800259c:	4b05      	ldr	r3, [pc, #20]	; (80025b4 <RCC_GetPCLK1ClockFreq+0x28>)
 800259e:	0092      	lsls	r2, r2, #2
 80025a0:	58d3      	ldr	r3, [r2, r3]
 80025a2:	221f      	movs	r2, #31
 80025a4:	4013      	ands	r3, r2
 80025a6:	687a      	ldr	r2, [r7, #4]
 80025a8:	40da      	lsrs	r2, r3
 80025aa:	0013      	movs	r3, r2
}
 80025ac:	0018      	movs	r0, r3
 80025ae:	46bd      	mov	sp, r7
 80025b0:	b002      	add	sp, #8
 80025b2:	bd80      	pop	{r7, pc}
 80025b4:	08002a4c 	.word	0x08002a4c

080025b8 <RCC_PLL_GetFreqDomain_SYS>:
/**
  * @brief  Return PLL clock frequency used for system domain
  * @retval PLL clock frequency (in Hz)
  */
static uint32_t RCC_PLL_GetFreqDomain_SYS(void)
{
 80025b8:	b590      	push	{r4, r7, lr}
 80025ba:	b083      	sub	sp, #12
 80025bc:	af00      	add	r7, sp, #0
  uint32_t pllsource;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
  */
  pllsource = LL_RCC_PLL_GetMainSource();
 80025be:	f7ff ff1b 	bl	80023f8 <LL_RCC_PLL_GetMainSource>
 80025c2:	0003      	movs	r3, r0
 80025c4:	603b      	str	r3, [r7, #0]

  switch (pllsource)
 80025c6:	683b      	ldr	r3, [r7, #0]
 80025c8:	2b02      	cmp	r3, #2
 80025ca:	d003      	beq.n	80025d4 <RCC_PLL_GetFreqDomain_SYS+0x1c>
 80025cc:	683b      	ldr	r3, [r7, #0]
 80025ce:	2b03      	cmp	r3, #3
 80025d0:	d003      	beq.n	80025da <RCC_PLL_GetFreqDomain_SYS+0x22>
 80025d2:	e005      	b.n	80025e0 <RCC_PLL_GetFreqDomain_SYS+0x28>
  {
    case LL_RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllinputfreq = HSI_VALUE;
 80025d4:	4b13      	ldr	r3, [pc, #76]	; (8002624 <RCC_PLL_GetFreqDomain_SYS+0x6c>)
 80025d6:	607b      	str	r3, [r7, #4]
      break;
 80025d8:	e005      	b.n	80025e6 <RCC_PLL_GetFreqDomain_SYS+0x2e>

    case LL_RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllinputfreq = HSE_VALUE;
 80025da:	4b13      	ldr	r3, [pc, #76]	; (8002628 <RCC_PLL_GetFreqDomain_SYS+0x70>)
 80025dc:	607b      	str	r3, [r7, #4]
      break;
 80025de:	e002      	b.n	80025e6 <RCC_PLL_GetFreqDomain_SYS+0x2e>

    default:
      pllinputfreq = HSI_VALUE;
 80025e0:	4b10      	ldr	r3, [pc, #64]	; (8002624 <RCC_PLL_GetFreqDomain_SYS+0x6c>)
 80025e2:	607b      	str	r3, [r7, #4]
      break;
 80025e4:	46c0      	nop			; (mov r8, r8)
  }
  return __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 80025e6:	f7ff feef 	bl	80023c8 <LL_RCC_PLL_GetN>
 80025ea:	0002      	movs	r2, r0
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	4353      	muls	r3, r2
 80025f0:	001c      	movs	r4, r3
 80025f2:	f7ff ff0d 	bl	8002410 <LL_RCC_PLL_GetDivider>
 80025f6:	0003      	movs	r3, r0
 80025f8:	091b      	lsrs	r3, r3, #4
 80025fa:	3301      	adds	r3, #1
 80025fc:	0019      	movs	r1, r3
 80025fe:	0020      	movs	r0, r4
 8002600:	f7fd fd7e 	bl	8000100 <__udivsi3>
 8002604:	0003      	movs	r3, r0
 8002606:	001c      	movs	r4, r3
 8002608:	f7ff feea 	bl	80023e0 <LL_RCC_PLL_GetR>
 800260c:	0003      	movs	r3, r0
 800260e:	0f5b      	lsrs	r3, r3, #29
 8002610:	3301      	adds	r3, #1
 8002612:	0019      	movs	r1, r3
 8002614:	0020      	movs	r0, r4
 8002616:	f7fd fd73 	bl	8000100 <__udivsi3>
 800261a:	0003      	movs	r3, r0
                                   LL_RCC_PLL_GetN(), LL_RCC_PLL_GetR());
}
 800261c:	0018      	movs	r0, r3
 800261e:	46bd      	mov	sp, r7
 8002620:	b003      	add	sp, #12
 8002622:	bd90      	pop	{r4, r7, pc}
 8002624:	00f42400 	.word	0x00f42400
 8002628:	007a1200 	.word	0x007a1200

0800262c <LL_TIM_SetPrescaler>:
{
 800262c:	b580      	push	{r7, lr}
 800262e:	b082      	sub	sp, #8
 8002630:	af00      	add	r7, sp, #0
 8002632:	6078      	str	r0, [r7, #4]
 8002634:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->PSC, Prescaler);
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	683a      	ldr	r2, [r7, #0]
 800263a:	629a      	str	r2, [r3, #40]	; 0x28
}
 800263c:	46c0      	nop			; (mov r8, r8)
 800263e:	46bd      	mov	sp, r7
 8002640:	b002      	add	sp, #8
 8002642:	bd80      	pop	{r7, pc}

08002644 <LL_TIM_SetAutoReload>:
{
 8002644:	b580      	push	{r7, lr}
 8002646:	b082      	sub	sp, #8
 8002648:	af00      	add	r7, sp, #0
 800264a:	6078      	str	r0, [r7, #4]
 800264c:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->ARR, AutoReload);
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	683a      	ldr	r2, [r7, #0]
 8002652:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8002654:	46c0      	nop			; (mov r8, r8)
 8002656:	46bd      	mov	sp, r7
 8002658:	b002      	add	sp, #8
 800265a:	bd80      	pop	{r7, pc}

0800265c <LL_TIM_SetRepetitionCounter>:
{
 800265c:	b580      	push	{r7, lr}
 800265e:	b082      	sub	sp, #8
 8002660:	af00      	add	r7, sp, #0
 8002662:	6078      	str	r0, [r7, #4]
 8002664:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->RCR, RepetitionCounter);
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	683a      	ldr	r2, [r7, #0]
 800266a:	631a      	str	r2, [r3, #48]	; 0x30
}
 800266c:	46c0      	nop			; (mov r8, r8)
 800266e:	46bd      	mov	sp, r7
 8002670:	b002      	add	sp, #8
 8002672:	bd80      	pop	{r7, pc}

08002674 <LL_TIM_GenerateEvent_UPDATE>:
  * @rmtoll EGR          UG            LL_TIM_GenerateEvent_UPDATE
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_GenerateEvent_UPDATE(TIM_TypeDef *TIMx)
{
 8002674:	b580      	push	{r7, lr}
 8002676:	b082      	sub	sp, #8
 8002678:	af00      	add	r7, sp, #0
 800267a:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->EGR, TIM_EGR_UG);
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	695b      	ldr	r3, [r3, #20]
 8002680:	2201      	movs	r2, #1
 8002682:	431a      	orrs	r2, r3
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	615a      	str	r2, [r3, #20]
}
 8002688:	46c0      	nop			; (mov r8, r8)
 800268a:	46bd      	mov	sp, r7
 800268c:	b002      	add	sp, #8
 800268e:	bd80      	pop	{r7, pc}

08002690 <LL_TIM_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
ErrorStatus LL_TIM_Init(TIM_TypeDef *TIMx, const LL_TIM_InitTypeDef *TIM_InitStruct)
{
 8002690:	b580      	push	{r7, lr}
 8002692:	b084      	sub	sp, #16
 8002694:	af00      	add	r7, sp, #0
 8002696:	6078      	str	r0, [r7, #4]
 8002698:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(TIMx));
  assert_param(IS_LL_TIM_COUNTERMODE(TIM_InitStruct->CounterMode));
  assert_param(IS_LL_TIM_CLOCKDIVISION(TIM_InitStruct->ClockDivision));

  tmpcr1 = LL_TIM_ReadReg(TIMx, CR1);
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	681b      	ldr	r3, [r3, #0]
 800269e:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	4a2c      	ldr	r2, [pc, #176]	; (8002754 <LL_TIM_Init+0xc4>)
 80026a4:	4293      	cmp	r3, r2
 80026a6:	d003      	beq.n	80026b0 <LL_TIM_Init+0x20>
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	4a2b      	ldr	r2, [pc, #172]	; (8002758 <LL_TIM_Init+0xc8>)
 80026ac:	4293      	cmp	r3, r2
 80026ae:	d107      	bne.n	80026c0 <LL_TIM_Init+0x30>
  {
    /* Select the Counter Mode */
    MODIFY_REG(tmpcr1, (TIM_CR1_DIR | TIM_CR1_CMS), TIM_InitStruct->CounterMode);
 80026b0:	68fb      	ldr	r3, [r7, #12]
 80026b2:	2270      	movs	r2, #112	; 0x70
 80026b4:	4393      	bics	r3, r2
 80026b6:	001a      	movs	r2, r3
 80026b8:	683b      	ldr	r3, [r7, #0]
 80026ba:	685b      	ldr	r3, [r3, #4]
 80026bc:	4313      	orrs	r3, r2
 80026be:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	4a24      	ldr	r2, [pc, #144]	; (8002754 <LL_TIM_Init+0xc4>)
 80026c4:	4293      	cmp	r3, r2
 80026c6:	d00f      	beq.n	80026e8 <LL_TIM_Init+0x58>
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	4a23      	ldr	r2, [pc, #140]	; (8002758 <LL_TIM_Init+0xc8>)
 80026cc:	4293      	cmp	r3, r2
 80026ce:	d00b      	beq.n	80026e8 <LL_TIM_Init+0x58>
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	4a22      	ldr	r2, [pc, #136]	; (800275c <LL_TIM_Init+0xcc>)
 80026d4:	4293      	cmp	r3, r2
 80026d6:	d007      	beq.n	80026e8 <LL_TIM_Init+0x58>
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	4a21      	ldr	r2, [pc, #132]	; (8002760 <LL_TIM_Init+0xd0>)
 80026dc:	4293      	cmp	r3, r2
 80026de:	d003      	beq.n	80026e8 <LL_TIM_Init+0x58>
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	4a20      	ldr	r2, [pc, #128]	; (8002764 <LL_TIM_Init+0xd4>)
 80026e4:	4293      	cmp	r3, r2
 80026e6:	d106      	bne.n	80026f6 <LL_TIM_Init+0x66>
  {
    /* Set the clock division */
    MODIFY_REG(tmpcr1, TIM_CR1_CKD, TIM_InitStruct->ClockDivision);
 80026e8:	68fb      	ldr	r3, [r7, #12]
 80026ea:	4a1f      	ldr	r2, [pc, #124]	; (8002768 <LL_TIM_Init+0xd8>)
 80026ec:	401a      	ands	r2, r3
 80026ee:	683b      	ldr	r3, [r7, #0]
 80026f0:	68db      	ldr	r3, [r3, #12]
 80026f2:	4313      	orrs	r3, r2
 80026f4:	60fb      	str	r3, [r7, #12]
  }

  /* Write to TIMx CR1 */
  LL_TIM_WriteReg(TIMx, CR1, tmpcr1);
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	68fa      	ldr	r2, [r7, #12]
 80026fa:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  LL_TIM_SetAutoReload(TIMx, TIM_InitStruct->Autoreload);
 80026fc:	683b      	ldr	r3, [r7, #0]
 80026fe:	689a      	ldr	r2, [r3, #8]
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	0011      	movs	r1, r2
 8002704:	0018      	movs	r0, r3
 8002706:	f7ff ff9d 	bl	8002644 <LL_TIM_SetAutoReload>

  /* Set the Prescaler value */
  LL_TIM_SetPrescaler(TIMx, TIM_InitStruct->Prescaler);
 800270a:	683b      	ldr	r3, [r7, #0]
 800270c:	881b      	ldrh	r3, [r3, #0]
 800270e:	001a      	movs	r2, r3
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	0011      	movs	r1, r2
 8002714:	0018      	movs	r0, r3
 8002716:	f7ff ff89 	bl	800262c <LL_TIM_SetPrescaler>

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	4a0d      	ldr	r2, [pc, #52]	; (8002754 <LL_TIM_Init+0xc4>)
 800271e:	4293      	cmp	r3, r2
 8002720:	d007      	beq.n	8002732 <LL_TIM_Init+0xa2>
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	4a0e      	ldr	r2, [pc, #56]	; (8002760 <LL_TIM_Init+0xd0>)
 8002726:	4293      	cmp	r3, r2
 8002728:	d003      	beq.n	8002732 <LL_TIM_Init+0xa2>
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	4a0d      	ldr	r2, [pc, #52]	; (8002764 <LL_TIM_Init+0xd4>)
 800272e:	4293      	cmp	r3, r2
 8002730:	d106      	bne.n	8002740 <LL_TIM_Init+0xb0>
  {
    /* Set the Repetition Counter value */
    LL_TIM_SetRepetitionCounter(TIMx, TIM_InitStruct->RepetitionCounter);
 8002732:	683b      	ldr	r3, [r7, #0]
 8002734:	691a      	ldr	r2, [r3, #16]
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	0011      	movs	r1, r2
 800273a:	0018      	movs	r0, r3
 800273c:	f7ff ff8e 	bl	800265c <LL_TIM_SetRepetitionCounter>
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter value (if applicable) immediately */
  LL_TIM_GenerateEvent_UPDATE(TIMx);
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	0018      	movs	r0, r3
 8002744:	f7ff ff96 	bl	8002674 <LL_TIM_GenerateEvent_UPDATE>

  return SUCCESS;
 8002748:	2300      	movs	r3, #0
}
 800274a:	0018      	movs	r0, r3
 800274c:	46bd      	mov	sp, r7
 800274e:	b004      	add	sp, #16
 8002750:	bd80      	pop	{r7, pc}
 8002752:	46c0      	nop			; (mov r8, r8)
 8002754:	40012c00 	.word	0x40012c00
 8002758:	40000400 	.word	0x40000400
 800275c:	40002000 	.word	0x40002000
 8002760:	40014400 	.word	0x40014400
 8002764:	40014800 	.word	0x40014800
 8002768:	fffffcff 	.word	0xfffffcff

0800276c <LL_USART_IsEnabled>:
{
 800276c:	b580      	push	{r7, lr}
 800276e:	b082      	sub	sp, #8
 8002770:	af00      	add	r7, sp, #0
 8002772:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->CR1, USART_CR1_UE) == (USART_CR1_UE)) ? 1UL : 0UL);
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	681b      	ldr	r3, [r3, #0]
 8002778:	2201      	movs	r2, #1
 800277a:	4013      	ands	r3, r2
 800277c:	2b01      	cmp	r3, #1
 800277e:	d101      	bne.n	8002784 <LL_USART_IsEnabled+0x18>
 8002780:	2301      	movs	r3, #1
 8002782:	e000      	b.n	8002786 <LL_USART_IsEnabled+0x1a>
 8002784:	2300      	movs	r3, #0
}
 8002786:	0018      	movs	r0, r3
 8002788:	46bd      	mov	sp, r7
 800278a:	b002      	add	sp, #8
 800278c:	bd80      	pop	{r7, pc}

0800278e <LL_USART_SetPrescaler>:
{
 800278e:	b580      	push	{r7, lr}
 8002790:	b082      	sub	sp, #8
 8002792:	af00      	add	r7, sp, #0
 8002794:	6078      	str	r0, [r7, #4]
 8002796:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->PRESC, USART_PRESC_PRESCALER, (uint16_t)PrescalerValue);
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800279c:	220f      	movs	r2, #15
 800279e:	4393      	bics	r3, r2
 80027a0:	683a      	ldr	r2, [r7, #0]
 80027a2:	b292      	uxth	r2, r2
 80027a4:	431a      	orrs	r2, r3
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	62da      	str	r2, [r3, #44]	; 0x2c
}
 80027aa:	46c0      	nop			; (mov r8, r8)
 80027ac:	46bd      	mov	sp, r7
 80027ae:	b002      	add	sp, #8
 80027b0:	bd80      	pop	{r7, pc}
	...

080027b4 <LL_USART_SetStopBitsLength>:
{
 80027b4:	b580      	push	{r7, lr}
 80027b6:	b082      	sub	sp, #8
 80027b8:	af00      	add	r7, sp, #0
 80027ba:	6078      	str	r0, [r7, #4]
 80027bc:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR2, USART_CR2_STOP, StopBits);
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	685b      	ldr	r3, [r3, #4]
 80027c2:	4a05      	ldr	r2, [pc, #20]	; (80027d8 <LL_USART_SetStopBitsLength+0x24>)
 80027c4:	401a      	ands	r2, r3
 80027c6:	683b      	ldr	r3, [r7, #0]
 80027c8:	431a      	orrs	r2, r3
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	605a      	str	r2, [r3, #4]
}
 80027ce:	46c0      	nop			; (mov r8, r8)
 80027d0:	46bd      	mov	sp, r7
 80027d2:	b002      	add	sp, #8
 80027d4:	bd80      	pop	{r7, pc}
 80027d6:	46c0      	nop			; (mov r8, r8)
 80027d8:	ffffcfff 	.word	0xffffcfff

080027dc <LL_USART_SetHWFlowCtrl>:
{
 80027dc:	b580      	push	{r7, lr}
 80027de:	b082      	sub	sp, #8
 80027e0:	af00      	add	r7, sp, #0
 80027e2:	6078      	str	r0, [r7, #4]
 80027e4:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR3, USART_CR3_RTSE | USART_CR3_CTSE, HardwareFlowControl);
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	689b      	ldr	r3, [r3, #8]
 80027ea:	4a05      	ldr	r2, [pc, #20]	; (8002800 <LL_USART_SetHWFlowCtrl+0x24>)
 80027ec:	401a      	ands	r2, r3
 80027ee:	683b      	ldr	r3, [r7, #0]
 80027f0:	431a      	orrs	r2, r3
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	609a      	str	r2, [r3, #8]
}
 80027f6:	46c0      	nop			; (mov r8, r8)
 80027f8:	46bd      	mov	sp, r7
 80027fa:	b002      	add	sp, #8
 80027fc:	bd80      	pop	{r7, pc}
 80027fe:	46c0      	nop			; (mov r8, r8)
 8002800:	fffffcff 	.word	0xfffffcff

08002804 <LL_USART_SetBaudRate>:
{
 8002804:	b580      	push	{r7, lr}
 8002806:	b086      	sub	sp, #24
 8002808:	af00      	add	r7, sp, #0
 800280a:	60f8      	str	r0, [r7, #12]
 800280c:	60b9      	str	r1, [r7, #8]
 800280e:	607a      	str	r2, [r7, #4]
 8002810:	603b      	str	r3, [r7, #0]
  if (PrescalerValue > LL_USART_PRESCALER_DIV256)
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	2b0b      	cmp	r3, #11
 8002816:	d846      	bhi.n	80028a6 <LL_USART_SetBaudRate+0xa2>
  else if (BaudRate == 0U)
 8002818:	6a3b      	ldr	r3, [r7, #32]
 800281a:	2b00      	cmp	r3, #0
 800281c:	d043      	beq.n	80028a6 <LL_USART_SetBaudRate+0xa2>
  else if (OverSampling == LL_USART_OVERSAMPLING_8)
 800281e:	683a      	ldr	r2, [r7, #0]
 8002820:	2380      	movs	r3, #128	; 0x80
 8002822:	021b      	lsls	r3, r3, #8
 8002824:	429a      	cmp	r2, r3
 8002826:	d126      	bne.n	8002876 <LL_USART_SetBaudRate+0x72>
    usartdiv = (uint16_t)(__LL_USART_DIV_SAMPLING8(PeriphClk, (uint8_t)PrescalerValue, BaudRate));
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	b2db      	uxtb	r3, r3
 800282c:	001a      	movs	r2, r3
 800282e:	4b20      	ldr	r3, [pc, #128]	; (80028b0 <LL_USART_SetBaudRate+0xac>)
 8002830:	0092      	lsls	r2, r2, #2
 8002832:	58d3      	ldr	r3, [r2, r3]
 8002834:	0019      	movs	r1, r3
 8002836:	68b8      	ldr	r0, [r7, #8]
 8002838:	f7fd fc62 	bl	8000100 <__udivsi3>
 800283c:	0003      	movs	r3, r0
 800283e:	005a      	lsls	r2, r3, #1
 8002840:	6a3b      	ldr	r3, [r7, #32]
 8002842:	085b      	lsrs	r3, r3, #1
 8002844:	18d3      	adds	r3, r2, r3
 8002846:	6a39      	ldr	r1, [r7, #32]
 8002848:	0018      	movs	r0, r3
 800284a:	f7fd fc59 	bl	8000100 <__udivsi3>
 800284e:	0003      	movs	r3, r0
 8002850:	b29b      	uxth	r3, r3
 8002852:	617b      	str	r3, [r7, #20]
    brrtemp = usartdiv & 0xFFF0U;
 8002854:	697b      	ldr	r3, [r7, #20]
 8002856:	4a17      	ldr	r2, [pc, #92]	; (80028b4 <LL_USART_SetBaudRate+0xb0>)
 8002858:	4013      	ands	r3, r2
 800285a:	613b      	str	r3, [r7, #16]
    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800285c:	697b      	ldr	r3, [r7, #20]
 800285e:	085b      	lsrs	r3, r3, #1
 8002860:	b29b      	uxth	r3, r3
 8002862:	001a      	movs	r2, r3
 8002864:	2307      	movs	r3, #7
 8002866:	4013      	ands	r3, r2
 8002868:	693a      	ldr	r2, [r7, #16]
 800286a:	4313      	orrs	r3, r2
 800286c:	613b      	str	r3, [r7, #16]
    USARTx->BRR = brrtemp;
 800286e:	68fb      	ldr	r3, [r7, #12]
 8002870:	693a      	ldr	r2, [r7, #16]
 8002872:	60da      	str	r2, [r3, #12]
}
 8002874:	e017      	b.n	80028a6 <LL_USART_SetBaudRate+0xa2>
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING16(PeriphClk, (uint8_t)PrescalerValue, BaudRate));
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	b2db      	uxtb	r3, r3
 800287a:	001a      	movs	r2, r3
 800287c:	4b0c      	ldr	r3, [pc, #48]	; (80028b0 <LL_USART_SetBaudRate+0xac>)
 800287e:	0092      	lsls	r2, r2, #2
 8002880:	58d3      	ldr	r3, [r2, r3]
 8002882:	0019      	movs	r1, r3
 8002884:	68b8      	ldr	r0, [r7, #8]
 8002886:	f7fd fc3b 	bl	8000100 <__udivsi3>
 800288a:	0003      	movs	r3, r0
 800288c:	001a      	movs	r2, r3
 800288e:	6a3b      	ldr	r3, [r7, #32]
 8002890:	085b      	lsrs	r3, r3, #1
 8002892:	18d3      	adds	r3, r2, r3
 8002894:	6a39      	ldr	r1, [r7, #32]
 8002896:	0018      	movs	r0, r3
 8002898:	f7fd fc32 	bl	8000100 <__udivsi3>
 800289c:	0003      	movs	r3, r0
 800289e:	b29b      	uxth	r3, r3
 80028a0:	001a      	movs	r2, r3
 80028a2:	68fb      	ldr	r3, [r7, #12]
 80028a4:	60da      	str	r2, [r3, #12]
}
 80028a6:	46c0      	nop			; (mov r8, r8)
 80028a8:	46bd      	mov	sp, r7
 80028aa:	b006      	add	sp, #24
 80028ac:	bd80      	pop	{r7, pc}
 80028ae:	46c0      	nop			; (mov r8, r8)
 80028b0:	08002a6c 	.word	0x08002a6c
 80028b4:	0000fff0 	.word	0x0000fff0

080028b8 <LL_USART_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: USART registers are initialized according to USART_InitStruct content
  *          - ERROR: Problem occurred during USART Registers initialization
  */
ErrorStatus LL_USART_Init(USART_TypeDef *USARTx, const LL_USART_InitTypeDef *USART_InitStruct)
{
 80028b8:	b590      	push	{r4, r7, lr}
 80028ba:	b08b      	sub	sp, #44	; 0x2c
 80028bc:	af02      	add	r7, sp, #8
 80028be:	6078      	str	r0, [r7, #4]
 80028c0:	6039      	str	r1, [r7, #0]
  ErrorStatus status = ERROR;
 80028c2:	231f      	movs	r3, #31
 80028c4:	18fb      	adds	r3, r7, r3
 80028c6:	2201      	movs	r2, #1
 80028c8:	701a      	strb	r2, [r3, #0]
  uint32_t periphclk = LL_RCC_PERIPH_FREQUENCY_NO;
 80028ca:	2300      	movs	r3, #0
 80028cc:	61bb      	str	r3, [r7, #24]
  assert_param(IS_LL_USART_HWCONTROL(USART_InitStruct->HardwareFlowControl));
  assert_param(IS_LL_USART_OVERSAMPLING(USART_InitStruct->OverSampling));

  /* USART needs to be in disabled state, in order to be able to configure some bits in
     CRx registers */
  if (LL_USART_IsEnabled(USARTx) == 0U)
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	0018      	movs	r0, r3
 80028d2:	f7ff ff4b 	bl	800276c <LL_USART_IsEnabled>
 80028d6:	1e03      	subs	r3, r0, #0
 80028d8:	d153      	bne.n	8002982 <LL_USART_Init+0xca>
     * - DataWidth:          USART_CR1_M bits according to USART_InitStruct->DataWidth value
     * - Parity:             USART_CR1_PCE, USART_CR1_PS bits according to USART_InitStruct->Parity value
     * - TransferDirection:  USART_CR1_TE, USART_CR1_RE bits according to USART_InitStruct->TransferDirection value
     * - Oversampling:       USART_CR1_OVER8 bit according to USART_InitStruct->OverSampling value.
     */
    MODIFY_REG(USARTx->CR1,
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	4a2c      	ldr	r2, [pc, #176]	; (8002990 <LL_USART_Init+0xd8>)
 80028e0:	401a      	ands	r2, r3
 80028e2:	683b      	ldr	r3, [r7, #0]
 80028e4:	6899      	ldr	r1, [r3, #8]
 80028e6:	683b      	ldr	r3, [r7, #0]
 80028e8:	691b      	ldr	r3, [r3, #16]
 80028ea:	4319      	orrs	r1, r3
 80028ec:	683b      	ldr	r3, [r7, #0]
 80028ee:	695b      	ldr	r3, [r3, #20]
 80028f0:	4319      	orrs	r1, r3
 80028f2:	683b      	ldr	r3, [r7, #0]
 80028f4:	69db      	ldr	r3, [r3, #28]
 80028f6:	430b      	orrs	r3, r1
 80028f8:	431a      	orrs	r2, r3
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	601a      	str	r2, [r3, #0]
    /*---------------------------- USART CR2 Configuration ---------------------
     * Configure USARTx CR2 (Stop bits) with parameters:
     * - Stop Bits:          USART_CR2_STOP bits according to USART_InitStruct->StopBits value.
     * - CLKEN, CPOL, CPHA and LBCL bits are to be configured using LL_USART_ClockInit().
     */
    LL_USART_SetStopBitsLength(USARTx, USART_InitStruct->StopBits);
 80028fe:	683b      	ldr	r3, [r7, #0]
 8002900:	68da      	ldr	r2, [r3, #12]
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	0011      	movs	r1, r2
 8002906:	0018      	movs	r0, r3
 8002908:	f7ff ff54 	bl	80027b4 <LL_USART_SetStopBitsLength>
    /*---------------------------- USART CR3 Configuration ---------------------
     * Configure USARTx CR3 (Hardware Flow Control) with parameters:
     * - HardwareFlowControl: USART_CR3_RTSE, USART_CR3_CTSE bits according to
     *   USART_InitStruct->HardwareFlowControl value.
     */
    LL_USART_SetHWFlowCtrl(USARTx, USART_InitStruct->HardwareFlowControl);
 800290c:	683b      	ldr	r3, [r7, #0]
 800290e:	699a      	ldr	r2, [r3, #24]
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	0011      	movs	r1, r2
 8002914:	0018      	movs	r0, r3
 8002916:	f7ff ff61 	bl	80027dc <LL_USART_SetHWFlowCtrl>

    /*---------------------------- USART BRR Configuration ---------------------
     * Retrieve Clock frequency used for USART Peripheral
     */
    if (USARTx == USART1)
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	4a1d      	ldr	r2, [pc, #116]	; (8002994 <LL_USART_Init+0xdc>)
 800291e:	4293      	cmp	r3, r2
 8002920:	d105      	bne.n	800292e <LL_USART_Init+0x76>
    {
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART1_CLKSOURCE);
 8002922:	2003      	movs	r0, #3
 8002924:	f7ff fd9e 	bl	8002464 <LL_RCC_GetUSARTClockFreq>
 8002928:	0003      	movs	r3, r0
 800292a:	61bb      	str	r3, [r7, #24]
 800292c:	e00b      	b.n	8002946 <LL_USART_Init+0x8e>
    }
    else if (USARTx == USART2)
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	4a19      	ldr	r2, [pc, #100]	; (8002998 <LL_USART_Init+0xe0>)
 8002932:	4293      	cmp	r3, r2
 8002934:	d107      	bne.n	8002946 <LL_USART_Init+0x8e>
    {
#if defined(RCC_CCIPR_USART2SEL)
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART2_CLKSOURCE);
#else
      /* USART2 clock is PCLK */
      LL_RCC_GetSystemClocksFreq(&RCC_Clocks);
 8002936:	240c      	movs	r4, #12
 8002938:	193b      	adds	r3, r7, r4
 800293a:	0018      	movs	r0, r3
 800293c:	f7ff fd74 	bl	8002428 <LL_RCC_GetSystemClocksFreq>
      periphclk = RCC_Clocks.PCLK1_Frequency;
 8002940:	193b      	adds	r3, r7, r4
 8002942:	689b      	ldr	r3, [r3, #8]
 8002944:	61bb      	str	r3, [r7, #24]
    /* Configure the USART Baud Rate :
       - prescaler value is required
       - valid baud rate value (different from 0) is required
       - Peripheral clock as returned by RCC service, should be valid (different from 0).
    */
    if ((periphclk != LL_RCC_PERIPH_FREQUENCY_NO)
 8002946:	69bb      	ldr	r3, [r7, #24]
 8002948:	2b00      	cmp	r3, #0
 800294a:	d013      	beq.n	8002974 <LL_USART_Init+0xbc>
        && (USART_InitStruct->BaudRate != 0U))
 800294c:	683b      	ldr	r3, [r7, #0]
 800294e:	685b      	ldr	r3, [r3, #4]
 8002950:	2b00      	cmp	r3, #0
 8002952:	d00f      	beq.n	8002974 <LL_USART_Init+0xbc>
    {
      status = SUCCESS;
 8002954:	231f      	movs	r3, #31
 8002956:	18fb      	adds	r3, r7, r3
 8002958:	2200      	movs	r2, #0
 800295a:	701a      	strb	r2, [r3, #0]
      LL_USART_SetBaudRate(USARTx,
                           periphclk,
                           USART_InitStruct->PrescalerValue,
 800295c:	683b      	ldr	r3, [r7, #0]
 800295e:	681a      	ldr	r2, [r3, #0]
                           USART_InitStruct->OverSampling,
 8002960:	683b      	ldr	r3, [r7, #0]
 8002962:	69dc      	ldr	r4, [r3, #28]
                           USART_InitStruct->BaudRate);
 8002964:	683b      	ldr	r3, [r7, #0]
 8002966:	685b      	ldr	r3, [r3, #4]
      LL_USART_SetBaudRate(USARTx,
 8002968:	69b9      	ldr	r1, [r7, #24]
 800296a:	6878      	ldr	r0, [r7, #4]
 800296c:	9300      	str	r3, [sp, #0]
 800296e:	0023      	movs	r3, r4
 8002970:	f7ff ff48 	bl	8002804 <LL_USART_SetBaudRate>

    /*---------------------------- USART PRESC Configuration -----------------------
     * Configure USARTx PRESC (Prescaler) with parameters:
     * - PrescalerValue: USART_PRESC_PRESCALER bits according to USART_InitStruct->PrescalerValue value.
     */
    LL_USART_SetPrescaler(USARTx, USART_InitStruct->PrescalerValue);
 8002974:	683b      	ldr	r3, [r7, #0]
 8002976:	681a      	ldr	r2, [r3, #0]
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	0011      	movs	r1, r2
 800297c:	0018      	movs	r0, r3
 800297e:	f7ff ff06 	bl	800278e <LL_USART_SetPrescaler>
  }
  /* Endif (=> USART not in Disabled state => return ERROR) */

  return (status);
 8002982:	231f      	movs	r3, #31
 8002984:	18fb      	adds	r3, r7, r3
 8002986:	781b      	ldrb	r3, [r3, #0]
}
 8002988:	0018      	movs	r0, r3
 800298a:	46bd      	mov	sp, r7
 800298c:	b009      	add	sp, #36	; 0x24
 800298e:	bd90      	pop	{r4, r7, pc}
 8002990:	efff69f3 	.word	0xefff69f3
 8002994:	40013800 	.word	0x40013800
 8002998:	40004400 	.word	0x40004400

0800299c <memset>:
 800299c:	0003      	movs	r3, r0
 800299e:	1882      	adds	r2, r0, r2
 80029a0:	4293      	cmp	r3, r2
 80029a2:	d100      	bne.n	80029a6 <memset+0xa>
 80029a4:	4770      	bx	lr
 80029a6:	7019      	strb	r1, [r3, #0]
 80029a8:	3301      	adds	r3, #1
 80029aa:	e7f9      	b.n	80029a0 <memset+0x4>

080029ac <__libc_init_array>:
 80029ac:	b570      	push	{r4, r5, r6, lr}
 80029ae:	2600      	movs	r6, #0
 80029b0:	4c0c      	ldr	r4, [pc, #48]	; (80029e4 <__libc_init_array+0x38>)
 80029b2:	4d0d      	ldr	r5, [pc, #52]	; (80029e8 <__libc_init_array+0x3c>)
 80029b4:	1b64      	subs	r4, r4, r5
 80029b6:	10a4      	asrs	r4, r4, #2
 80029b8:	42a6      	cmp	r6, r4
 80029ba:	d109      	bne.n	80029d0 <__libc_init_array+0x24>
 80029bc:	2600      	movs	r6, #0
 80029be:	f000 f819 	bl	80029f4 <_init>
 80029c2:	4c0a      	ldr	r4, [pc, #40]	; (80029ec <__libc_init_array+0x40>)
 80029c4:	4d0a      	ldr	r5, [pc, #40]	; (80029f0 <__libc_init_array+0x44>)
 80029c6:	1b64      	subs	r4, r4, r5
 80029c8:	10a4      	asrs	r4, r4, #2
 80029ca:	42a6      	cmp	r6, r4
 80029cc:	d105      	bne.n	80029da <__libc_init_array+0x2e>
 80029ce:	bd70      	pop	{r4, r5, r6, pc}
 80029d0:	00b3      	lsls	r3, r6, #2
 80029d2:	58eb      	ldr	r3, [r5, r3]
 80029d4:	4798      	blx	r3
 80029d6:	3601      	adds	r6, #1
 80029d8:	e7ee      	b.n	80029b8 <__libc_init_array+0xc>
 80029da:	00b3      	lsls	r3, r6, #2
 80029dc:	58eb      	ldr	r3, [r5, r3]
 80029de:	4798      	blx	r3
 80029e0:	3601      	adds	r6, #1
 80029e2:	e7f2      	b.n	80029ca <__libc_init_array+0x1e>
 80029e4:	08002a9c 	.word	0x08002a9c
 80029e8:	08002a9c 	.word	0x08002a9c
 80029ec:	08002aa0 	.word	0x08002aa0
 80029f0:	08002a9c 	.word	0x08002a9c

080029f4 <_init>:
 80029f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80029f6:	46c0      	nop			; (mov r8, r8)
 80029f8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80029fa:	bc08      	pop	{r3}
 80029fc:	469e      	mov	lr, r3
 80029fe:	4770      	bx	lr

08002a00 <_fini>:
 8002a00:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002a02:	46c0      	nop			; (mov r8, r8)
 8002a04:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002a06:	bc08      	pop	{r3}
 8002a08:	469e      	mov	lr, r3
 8002a0a:	4770      	bx	lr
