
---------- Begin Simulation Statistics ----------
final_tick                                55109532500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 613421                       # Simulator instruction rate (inst/s)
host_mem_usage                                 718564                       # Number of bytes of host memory used
host_op_rate                                   975163                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    47.55                       # Real time elapsed on the host
host_tick_rate                             1158865912                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    29170998                       # Number of instructions simulated
sim_ops                                      46373553                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.055110                       # Number of seconds simulated
sim_ticks                                 55109532500                       # Number of ticks simulated
system.cpu.BranchMispred                        40514                       # Number of branch mispredictions
system.cpu.Branches                           2495132                       # Number of branches fetched
system.cpu.committedInsts                    29170998                       # Number of instructions committed
system.cpu.committedOps                      46373553                       # Number of ops (including micro ops) committed
system.cpu.idle_fraction                     0.000000                       # Percentage of idle cycles
system.cpu.not_idle_fraction                 1.000000                       # Percentage of non-idle cycles
system.cpu.numCycles                        110219065                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles               110219064.998000                       # Number of busy cycles
system.cpu.num_cc_register_reads              8950376                       # number of times the CC registers were read
system.cpu.num_cc_register_writes            15259866                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts      1393684                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                9130444                       # Number of float alu accesses
system.cpu.num_fp_insts                       9130444                       # number of float instructions
system.cpu.num_fp_register_reads              9979372                       # number of times the floating registers were read
system.cpu.num_fp_register_writes             8007910                       # number of times the floating registers were written
system.cpu.num_func_calls                      268670                       # number of times a function call or return occured
system.cpu.num_idle_cycles                   0.002000                       # Number of idle cycles
system.cpu.num_int_alu_accesses              40720266                       # Number of integer alu accesses
system.cpu.num_int_insts                     40720266                       # number of integer instructions
system.cpu.num_int_register_reads            89201624                       # number of times the integer registers were read
system.cpu.num_int_register_writes           34379465                       # number of times the integer registers were written
system.cpu.num_load_insts                    12199932                       # Number of load instructions
system.cpu.num_mem_refs                      14543357                       # number of memory refs
system.cpu.num_store_insts                    2343425                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                221829      0.48%      0.48% # Class of executed instruction
system.cpu.op_class::IntAlu                  25303820     54.56%     55.04% # Class of executed instruction
system.cpu.op_class::IntMult                  1092368      2.36%     57.40% # Class of executed instruction
system.cpu.op_class::IntDiv                     35967      0.08%     57.48% # Class of executed instruction
system.cpu.op_class::FloatAdd                 2044676      4.41%     61.89% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     61.89% # Class of executed instruction
system.cpu.op_class::FloatCvt                    1184      0.00%     61.89% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     61.89% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     61.89% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     61.89% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     61.89% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     61.89% # Class of executed instruction
system.cpu.op_class::SimdAdd                     6636      0.01%     61.90% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     61.90% # Class of executed instruction
system.cpu.op_class::SimdAlu                   618073      1.33%     63.23% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     63.23% # Class of executed instruction
system.cpu.op_class::SimdCvt                    13882      0.03%     63.26% # Class of executed instruction
system.cpu.op_class::SimdMisc                  291058      0.63%     63.89% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     63.89% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     63.89% # Class of executed instruction
system.cpu.op_class::SimdShift                    401      0.00%     63.89% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     63.89% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     63.89% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     63.89% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd              945420      2.04%     65.93% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     65.93% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     65.93% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt              142000      0.31%     66.24% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv               28470      0.06%     66.30% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     66.30% # Class of executed instruction
system.cpu.op_class::SimdFloatMult            1084700      2.34%     68.64% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     68.64% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                 90      0.00%     68.64% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     68.64% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     68.64% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     68.64% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     68.64% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     68.64% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     68.64% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     68.64% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     68.64% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     68.64% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     68.64% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     68.64% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     68.64% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     68.64% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     68.64% # Class of executed instruction
system.cpu.op_class::MemRead                  9630585     20.77%     89.41% # Class of executed instruction
system.cpu.op_class::MemWrite                 1502591      3.24%     92.65% # Class of executed instruction
system.cpu.op_class::FloatMemRead             2569347      5.54%     98.19% # Class of executed instruction
system.cpu.op_class::FloatMemWrite             840834      1.81%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                   46373931                       # Class of executed instruction
system.cpu.predictedBranches                  1473632                       # Number of branches predicted as taken
system.cpu.workload.numSyscalls                    80                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         2988                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         18475                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        11321                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1359                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        28606                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1359                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                 2495132                       # Number of BP lookups
system.cpu.branchPred.condPredicted           1393746                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             40514                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              1273212                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 1271482                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.864123                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                  134333                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups           68864                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              67817                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             1047                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted         1187                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     14527847                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         14527847                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     14527847                       # number of overall hits
system.cpu.dcache.overall_hits::total        14527847                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        15271                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          15271                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        15271                       # number of overall misses
system.cpu.dcache.overall_misses::total         15271                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1127071000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1127071000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1127071000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1127071000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     14543118                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     14543118                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     14543118                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     14543118                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.001050                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.001050                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.001050                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.001050                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 73804.662432                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 73804.662432                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 73804.662432                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 73804.662432                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         2574                       # number of writebacks
system.cpu.dcache.writebacks::total              2574                       # number of writebacks
system.cpu.dcache.demand_mshr_misses::.cpu.data        15271                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        15271                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        15271                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        15271                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   1111800000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1111800000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   1111800000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1111800000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001050                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001050                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001050                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001050                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 72804.662432                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 72804.662432                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 72804.662432                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 72804.662432                       # average overall mshr miss latency
system.cpu.dcache.replacements                  11177                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     12189865                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        12189865                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         9907                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          9907                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    719480000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    719480000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     12199772                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     12199772                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000812                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000812                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 72623.397598                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 72623.397598                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         9907                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         9907                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    709573000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    709573000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000812                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000812                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 71623.397598                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 71623.397598                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      2337982                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        2337982                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         5364                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         5364                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    407591000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    407591000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      2343346                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      2343346                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.002289                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.002289                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 75986.390753                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 75986.390753                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         5364                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         5364                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    402227000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    402227000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002289                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002289                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 74986.390753                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 74986.390753                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  55109532500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          4035.906511                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            14543118                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             15271                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            952.335669                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            174500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  4035.906511                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.985329                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.985329                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         4094                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           48                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          155                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           58                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          403                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4         3430                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.999512                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          29101507                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         29101507                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  55109532500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                    12199984                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     2343432                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          1334                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           211                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  55109532500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  55109532500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  55109532500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     39295683                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         39295683                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     39295683                       # number of overall hits
system.cpu.icache.overall_hits::total        39295683                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         2014                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2014                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         2014                       # number of overall misses
system.cpu.icache.overall_misses::total          2014                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    158968000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    158968000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    158968000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    158968000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     39297697                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     39297697                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     39297697                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     39297697                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000051                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000051                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000051                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000051                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 78931.479643                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 78931.479643                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 78931.479643                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 78931.479643                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          144                       # number of writebacks
system.cpu.icache.writebacks::total               144                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst         2014                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2014                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2014                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2014                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    156954000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    156954000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    156954000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    156954000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000051                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000051                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000051                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000051                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 77931.479643                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 77931.479643                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 77931.479643                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 77931.479643                       # average overall mshr miss latency
system.cpu.icache.replacements                    144                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     39295683                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        39295683                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         2014                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2014                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    158968000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    158968000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     39297697                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     39297697                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000051                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000051                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 78931.479643                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 78931.479643                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2014                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2014                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    156954000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    156954000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000051                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000051                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 77931.479643                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 77931.479643                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  55109532500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse          1624.273280                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            39297697                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2014                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          19512.262661                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst  1624.273280                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.396551                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.396551                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024         1870                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           47                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           65                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          115                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4         1643                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.456543                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          78597408                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         78597408                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  55109532500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                    39297824                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           433                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  55109532500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  55109532500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  55109532500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON  55109532500                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed
system.cpu.thread_0.numOps                          0                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                   10                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                 1788                       # number of demand (read+write) hits
system.l2.demand_hits::total                     1798                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  10                       # number of overall hits
system.l2.overall_hits::.cpu.data                1788                       # number of overall hits
system.l2.overall_hits::total                    1798                       # number of overall hits
system.l2.demand_misses::.cpu.inst               2004                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              13483                       # number of demand (read+write) misses
system.l2.demand_misses::total                  15487                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              2004                       # number of overall misses
system.l2.overall_misses::.cpu.data             13483                       # number of overall misses
system.l2.overall_misses::total                 15487                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    153819500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   1070116000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1223935500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    153819500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   1070116000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1223935500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             2014                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            15271                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                17285                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            2014                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           15271                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               17285                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.995035                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.882915                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.895979                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.995035                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.882915                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.895979                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 76756.237525                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 79367.796484                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 79029.863757                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 76756.237525                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 79367.796484                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 79029.863757                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                 656                       # number of writebacks
system.l2.writebacks::total                       656                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst          2004                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         13483                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             15487                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         2004                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        13483                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            15487                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    133779500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    935286000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1069065500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    133779500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    935286000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1069065500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.995035                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.882915                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.895979                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.995035                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.882915                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.895979                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 66756.237525                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 69367.796484                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 69029.863757                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 66756.237525                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 69367.796484                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 69029.863757                       # average overall mshr miss latency
system.l2.replacements                           3874                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks         2574                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             2574                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks         2574                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         2574                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          144                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              144                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          144                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          144                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          473                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           473                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data               227                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   227                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            5137                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                5137                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    391796000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     391796000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data          5364                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              5364                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.957681                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.957681                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 76269.417948                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 76269.417948                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         5137                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           5137                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    340426000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    340426000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.957681                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.957681                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 66269.417948                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 66269.417948                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             10                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 10                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         2004                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2004                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    153819500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    153819500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         2014                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           2014                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.995035                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.995035                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 76756.237525                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 76756.237525                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         2004                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2004                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    133779500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    133779500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.995035                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.995035                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 66756.237525                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 66756.237525                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data          1561                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              1561                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         8346                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            8346                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    678320000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    678320000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data         9907                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          9907                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.842435                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.842435                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 81274.862209                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 81274.862209                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data         8346                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         8346                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    594860000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    594860000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.842435                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.842435                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 71274.862209                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 71274.862209                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  55109532500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 10945.637055                       # Cycle average of tags in use
system.l2.tags.total_refs                       28133                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     15809                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.779556                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     133.319731                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst      1377.036735                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      9435.280589                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.008137                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.084048                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.575884                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.668069                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         11935                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           58                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           98                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          159                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          462                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        11158                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.728455                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     44415                       # Number of tag accesses
system.l2.tags.data_accesses                    44415                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  55109532500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples       656.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      2004.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     13476.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.069312776000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           37                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           37                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               45745                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                593                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       15487                       # Number of read requests accepted
system.mem_ctrls.writeReqs                        656                       # Number of write requests accepted
system.mem_ctrls.readBursts                     15487                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                      656                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      7                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.35                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 15487                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                  656                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   15480                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     38                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     38                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     38                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     38                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     38                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     38                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     38                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     38                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     39                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     38                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     38                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     38                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     38                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     37                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     37                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     37                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples           37                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     416.351351                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     67.127960                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1707.933257                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511            34     91.89%     91.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023            1      2.70%     94.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1535            1      2.70%     97.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10240-10751            1      2.70%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            37                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           37                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.918919                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.888311                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.037582                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               20     54.05%     54.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                1      2.70%     56.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               15     40.54%     97.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                1      2.70%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            37                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     448                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                  991168                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                41984                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                     17.99                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.76                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   55109458500                       # Total gap between requests
system.mem_ctrls.avgGap                    3413830.05                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       128256                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data       862464                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks        40064                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 2327292.469773718156                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 15649996.667999314144                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 726988.565907359123                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         2004                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data        13483                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks          656                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     51959250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data    384557250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 1051081876000                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     25927.77                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     28521.64                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks 1602258957.32                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       128256                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data       862912                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total        991168                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       128256                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       128256                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks        41984                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total        41984                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         2004                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        13483                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          15487                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks          656                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total           656                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst      2327292                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data     15658126                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total         17985418                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst      2327292                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      2327292                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks       761828                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total          761828                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks       761828                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst      2327292                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data     15658126                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total        18747247                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                15480                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                 626                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         1318                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         1028                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         1032                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3          884                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         1150                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5          955                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         1097                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7          894                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8          769                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9          752                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10          772                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11          983                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12          872                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13          969                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14          925                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         1080                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0           95                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1           61                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2           85                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3           55                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4          135                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5           98                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6           15                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7            4                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10            3                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11           24                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12            7                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13            5                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14            2                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15           37                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               146266500                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat              77400000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat          436516500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                 9448.74                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           28198.74                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               10323                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits                534                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            66.69                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           85.30                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples         5238                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   196.325315                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   122.641871                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   247.942039                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         2801     53.47%     53.47% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         1326     25.32%     78.79% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          391      7.46%     86.25% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          166      3.17%     89.42% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639           86      1.64%     91.07% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767           91      1.74%     92.80% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895           73      1.39%     94.20% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023           48      0.92%     95.11% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          256      4.89%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total         5238                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead                990720                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten              40064                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW               17.977289                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                0.726989                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.15                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.14                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.01                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               67.41                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  55109532500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy        20041980                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        10633590                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy       59676120                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy       2860560                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 4349807280.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy   2911533210                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  18710243040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   26064795780                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   472.963471                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  48615369250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   1840020000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   4654143250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy        17435880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy         9244620                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy       50851080                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy        407160                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 4349807280.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy   2698999590                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  18889218720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   26015964330                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   472.077391                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  49081278000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   1840020000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   4188234500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  55109532500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              10350                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          656                       # Transaction distribution
system.membus.trans_dist::CleanEvict             2332                       # Transaction distribution
system.membus.trans_dist::ReadExReq              5137                       # Transaction distribution
system.membus.trans_dist::ReadExResp             5137                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         10350                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port        33962                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total        33962                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  33962                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      1033152                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total      1033152                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 1033152                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             15487                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   15487    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               15487                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  55109532500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy            21117500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           82812500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.2                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp             11921                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty         3230                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          144                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           11821                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             5364                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            5364                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          2014                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         9907                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         4172                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port        41719                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                 45891                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       138112                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      1142080                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total                1280192                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                            3874                       # Total snoops (count)
system.tol2bus.snoopTraffic                     41984                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            21159                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.064228                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.245164                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  19800     93.58%     93.58% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1359      6.42%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              21159                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  55109532500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy           17021000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           3021000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          22906500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
