#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:35 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Sun Sep 18 11:55:06 2016
# Process ID: 2333
# Current directory: /home/jorge
# Command line: vivado
# Log file: /home/jorge/vivado.log
# Journal file: /home/jorge/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2016.2/data/ip'.
open_project: Time (s): cpu = 00:00:24 ; elapsed = 00:00:17 . Memory (MB): peak = 5792.430 ; gain = 55.141 ; free physical = 2946 ; free virtual = 10272
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets CORDIC_COS_32bits_round01]
add_files -fileset CORDIC_COS_32bits_round10 -norecurse {/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.sim/CORDIC_COS_32bits_round00/behav/CORDIC32_input_angles_dec.txt /home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.sim/CORDIC_COS_32bits_round00/behav/CORDIC32_resultado_dec.txt /home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/Coprocesador_CORDIC_RTL/sine_cosine_CORDIC/LUT_sincos_64.txt /home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/Coprocesador_CORDIC_RTL/sine_cosine_CORDIC/LUT_sincos_32.txt /home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.sim/CORDIC_COS_32bits_round00/behav/CORDIC32_resultado_hex.txt /home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.sim/CORDIC_COS_32bits_round00/behav/CORDIC32_input_angles_hex.txt}
add_files -fileset CORDIC_COS_32bits_round10 -norecurse /home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sim_1/new/testbench_CORDICArch2.v
update_compile_order -fileset CORDIC_COS_32bits_round10
set_property top testbench_CORDIC_Arch2 [get_filesets CORDIC_COS_32bits_round10]
set_property top_lib xil_defaultlib [get_filesets CORDIC_COS_32bits_round10]
update_compile_order -fileset CORDIC_COS_32bits_round10
current_fileset -simset [ get_filesets CORDIC_COS_32bits_round10 ]
launch_simulation -simset CORDIC_COS_32bits_round10 -noclean_dir
INFO: [USF-XSim-27] Simulation object is 'CORDIC_COS_32bits_round10'
INFO: [USF-XSim-37] Inspecting design source files for 'testbench_CORDIC_Arch2' in fileset 'CORDIC_COS_32bits_round10'...
INFO: [USF-XSim-25] Exported '/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.sim/CORDIC_COS_32bits_round10/behav/CORDIC32_input_angles_dec.txt'
INFO: [USF-XSim-25] Exported '/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.sim/CORDIC_COS_32bits_round10/behav/CORDIC32_resultado_dec.txt'
INFO: [USF-XSim-25] Exported '/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.sim/CORDIC_COS_32bits_round10/behav/LUT_sincos_64.txt'
INFO: [USF-XSim-25] Exported '/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.sim/CORDIC_COS_32bits_round10/behav/LUT_sincos_32.txt'
INFO: [USF-XSim-25] Exported '/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.sim/CORDIC_COS_32bits_round10/behav/CORDIC32_resultado_hex.txt'
INFO: [USF-XSim-25] Exported '/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.sim/CORDIC_COS_32bits_round10/behav/CORDIC32_input_angles_hex.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'CORDIC_COS_32bits_round10'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.sim/CORDIC_COS_32bits_round10/behav'
xvlog -m64 --relax -prj testbench_CORDIC_Arch2_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer_AC
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/shift_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_mux_array
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Rotate_Mux_Array.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rotate_Mux_Array
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/RegisterAdd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterAdd
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Greater_Comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Greater_Comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Comparator_Less.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Comparator_Less
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/xor_tri.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xor_tri
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/sgn_result.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sgn_result
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Priority_Codec_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Priority_Codec_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Priority_Codec_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Priority_Codec_32
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Mux_Array.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_Array
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Mux_3x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_3x1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/MultiplexTxT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MultiplexTxT
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Comparators.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Comparators
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/add_sub_carry_out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_sub_carry_out
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Tenth_Phase.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Tenth_Phase
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Round_Sgf_Dec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Round_Sgf_Dec
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Oper_Start_In.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Oper_Start_In
INFO: [VRFC 10-2458] undeclared symbol sign_result, assumed default net type wire [/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Oper_Start_In.v:110]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/LZD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LZD
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/FSM_Add_Subtract.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM_Add_Subtract
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/exp_operation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Exp_Operation
INFO: [VRFC 10-2458] undeclared symbol Overflow_flag, assumed default net type wire [/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/exp_operation.v:63]
INFO: [VRFC 10-2458] undeclared symbol Underflow_flag, assumed default net type wire [/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/exp_operation.v:64]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Barrel_shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Barrel_Shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Add_Subt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Add_Subt
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/Coprocesador_CORDIC_RTL/sine_cosine_CORDIC/Simple_Subt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Simple_Subt
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/Coprocesador_CORDIC_RTL/sine_cosine_CORDIC/sign_inverter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_inverter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/Coprocesador_CORDIC_RTL/sine_cosine_CORDIC/Op_Select.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Op_Select
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/Coprocesador_CORDIC_RTL/sine_cosine_CORDIC/Mux_3x1_b.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_3x1_b
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/Coprocesador_CORDIC_RTL/sine_cosine_CORDIC/Mux_2x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_2x1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/Coprocesador_CORDIC_RTL/sine_cosine_CORDIC/LUT_ROM_64bits.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LUT_ROM_64bits
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/FPU_Add_Subtract_Function.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FPU_Add_Subtract_Function
INFO: [VRFC 10-2458] undeclared symbol zero_flag, assumed default net type wire [/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/FPU_Add_Subtract_Function.v:167]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/Coprocesador_CORDIC_RTL/sine_cosine_CORDIC/d_ff_en.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module d_ff_en
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/Coprocesador_CORDIC_RTL/sine_cosine_CORDIC/counter_up.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_up
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/Coprocesador_CORDIC_RTL/sine_cosine_CORDIC/counter_d.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_d
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/Coprocesador_CORDIC_RTL/sine_cosine_CORDIC/CORDIC_FSM_v2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CORDIC_FSM_v2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/Coprocesador_CORDIC_RTL/sine_cosine_CORDIC/LUT_ROM_32bits.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LUT_ROM_32bits
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/Coprocesador_CORDIC_RTL/sine_cosine_CORDIC/CORDIC_Arch2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CORDIC_Arch2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sim_1/new/testbench_CORDICArch2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_CORDIC_Arch2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.sim/CORDIC_COS_32bits_round10/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.sim/CORDIC_COS_32bits_round10/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2016.2/bin/unwrapped/lnx64.o/xelab -wto 661f593270664d72ac16119d9a408109 --debug typical --relax --mt 8 -d RMODE10=1 -d SINGLE=1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_CORDIC_Arch2_behav xil_defaultlib.testbench_CORDIC_Arch2 xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 4 for port d [/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/Coprocesador_CORDIC_RTL/sine_cosine_CORDIC/CORDIC_Arch2.v:176]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 2 for port d [/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/Coprocesador_CORDIC_RTL/sine_cosine_CORDIC/CORDIC_Arch2.v:188]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.CORDIC_FSM_v2
Compiling module xil_defaultlib.counter_d(W=4)
Compiling module xil_defaultlib.counter_up(W=2)
Compiling module xil_defaultlib.d_ff_en(W=1)
Compiling module xil_defaultlib.d_ff_en(W=2)
Compiling module xil_defaultlib.d_ff_en(W=32)
Compiling module xil_defaultlib.Mux_2x1(W=32)
Compiling module xil_defaultlib.Simple_Subt(W=8,N=4)
Compiling module xil_defaultlib.LUT_ROM_32bits(W=32,N=4)
Compiling module xil_defaultlib.Mux_2x1(W=1)
Compiling module xil_defaultlib.Mux_3x1_b(W=32)
Compiling module xil_defaultlib.Op_Select
Compiling module xil_defaultlib.FSM_Add_Subtract
Compiling module xil_defaultlib.RegisterAdd(W=1)
Compiling module xil_defaultlib.RegisterAdd(W=2)
Compiling module xil_defaultlib.RegisterAdd(W=32)
Compiling module xil_defaultlib.Comparator(W=31)
Compiling module xil_defaultlib.xor_tri(W=32)
Compiling module xil_defaultlib.sgn_result
Compiling module xil_defaultlib.MultiplexTxT(W=31)
Compiling module xil_defaultlib.RegisterAdd(W=31)
Compiling module xil_defaultlib.Oper_Start_In(W=32)
Compiling module xil_defaultlib.Multiplexer_AC(W=8)
Compiling module xil_defaultlib.Mux_3x1(W=8)
Compiling module xil_defaultlib.add_sub_carry_out(W=8)
Compiling module xil_defaultlib.Greater_Comparator(W=9)
Compiling module xil_defaultlib.Comparator_Less(W=9)
Compiling module xil_defaultlib.Comparators(W_Exp=9)
Compiling module xil_defaultlib.RegisterAdd(W=8)
Compiling module xil_defaultlib.Exp_Operation(EW=8)
Compiling module xil_defaultlib.Mux_3x1(W=5)
Compiling module xil_defaultlib.Multiplexer_AC(W=26)
Compiling module xil_defaultlib.Multiplexer_AC(W=1)
Compiling module xil_defaultlib.Rotate_Mux_Array(SWR=26)
Compiling module xil_defaultlib.shift_mux_array(SWR=26,LEVEL=0)
Compiling module xil_defaultlib.shift_mux_array(SWR=26,LEVEL=1)
Compiling module xil_defaultlib.shift_mux_array(SWR=26,LEVEL=2)
Compiling module xil_defaultlib.RegisterAdd(W=26)
Compiling module xil_defaultlib.shift_mux_array(SWR=26,LEVEL=3)
Compiling module xil_defaultlib.shift_mux_array(SWR=26,LEVEL=4)
Compiling module xil_defaultlib.Mux_Array(SWR=26,EWR=5)
Compiling module xil_defaultlib.Barrel_Shifter(SWR=26,EWR=5)
Compiling module xil_defaultlib.add_sub_carry_out(W=26)
Compiling module xil_defaultlib.Add_Subt(SWR=26)
Compiling module xil_defaultlib.Priority_Codec_32
Compiling module xil_defaultlib.RegisterAdd(W=5)
Compiling module xil_defaultlib.LZD(SWR=26,EWR=5)
Compiling module xil_defaultlib.Round_Sgf_Dec
Compiling module xil_defaultlib.Mux_3x1(W=1)
Compiling module xil_defaultlib.Multiplexer_AC(W=23)
Compiling module xil_defaultlib.Tenth_Phase(W=32,EW=8,SW=23)
Compiling module xil_defaultlib.FPU_Add_Subtract_Function(W=32,E...
Compiling module xil_defaultlib.sign_inverter(W=32)
Compiling module xil_defaultlib.CORDIC_Arch2(W=32,EW=8,SW=23,SWR...
Compiling module xil_defaultlib.testbench_CORDIC_Arch2
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_CORDIC_Arch2_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:35 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source /home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.sim/CORDIC_COS_32bits_round10/behav/xsim.dir/testbench_CORDIC_Arch2_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sun Sep 18 12:02:26 2016...
run_program: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 5836.691 ; gain = 0.000 ; free physical = 1932 ; free virtual = 9771
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.sim/CORDIC_COS_32bits_round10/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_CORDIC_Arch2_behav -key {Behavioral:CORDIC_COS_32bits_round10:Functional:testbench_CORDIC_Arch2} -tclbatch {testbench_CORDIC_Arch2.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source testbench_CORDIC_Arch2.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: Too many words specified in data file LUT_sincos_32.txt
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_CORDIC_Arch2_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:00:17 . Memory (MB): peak = 5881.762 ; gain = 45.070 ; free physical = 1888 ; free virtual = 9759
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
WARNING: Too many words specified in data file LUT_sincos_32.txt
$finish called at time : 7759965 ns : File "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sim_1/new/testbench_CORDICArch2.v" Line 135
run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:23 . Memory (MB): peak = 5887.164 ; gain = 4.387 ; free physical = 1797 ; free virtual = 9715
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset CORDIC_COS_32bits_round10 -noclean_dir
INFO: [USF-XSim-27] Simulation object is 'CORDIC_COS_32bits_round10'
INFO: [USF-XSim-37] Inspecting design source files for 'testbench_CORDIC_Arch2' in fileset 'CORDIC_COS_32bits_round10'...
INFO: [USF-XSim-25] Exported '/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.sim/CORDIC_COS_32bits_round10/behav/CORDIC32_input_angles_dec.txt'
INFO: [USF-XSim-25] Exported '/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.sim/CORDIC_COS_32bits_round10/behav/CORDIC32_resultado_dec.txt'
INFO: [USF-XSim-25] Exported '/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.sim/CORDIC_COS_32bits_round10/behav/LUT_sincos_64.txt'
INFO: [USF-XSim-25] Exported '/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.sim/CORDIC_COS_32bits_round10/behav/LUT_sincos_32.txt'
INFO: [USF-XSim-25] Exported '/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.sim/CORDIC_COS_32bits_round10/behav/CORDIC32_resultado_hex.txt'
INFO: [USF-XSim-25] Exported '/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.sim/CORDIC_COS_32bits_round10/behav/CORDIC32_input_angles_hex.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'CORDIC_COS_32bits_round10'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.sim/CORDIC_COS_32bits_round10/behav'
xvlog -m64 --relax -prj testbench_CORDIC_Arch2_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer_AC
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/shift_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_mux_array
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Rotate_Mux_Array.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rotate_Mux_Array
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/RegisterAdd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterAdd
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Greater_Comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Greater_Comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Comparator_Less.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Comparator_Less
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/xor_tri.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xor_tri
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/sgn_result.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sgn_result
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Priority_Codec_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Priority_Codec_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Priority_Codec_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Priority_Codec_32
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Mux_Array.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_Array
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Mux_3x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_3x1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/MultiplexTxT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MultiplexTxT
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Comparators.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Comparators
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/add_sub_carry_out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_sub_carry_out
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Tenth_Phase.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Tenth_Phase
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Round_Sgf_Dec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Round_Sgf_Dec
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Oper_Start_In.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Oper_Start_In
INFO: [VRFC 10-2458] undeclared symbol sign_result, assumed default net type wire [/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Oper_Start_In.v:110]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/LZD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LZD
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/FSM_Add_Subtract.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM_Add_Subtract
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/exp_operation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Exp_Operation
INFO: [VRFC 10-2458] undeclared symbol Overflow_flag, assumed default net type wire [/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/exp_operation.v:63]
INFO: [VRFC 10-2458] undeclared symbol Underflow_flag, assumed default net type wire [/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/exp_operation.v:64]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Barrel_shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Barrel_Shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Add_Subt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Add_Subt
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/Coprocesador_CORDIC_RTL/sine_cosine_CORDIC/Simple_Subt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Simple_Subt
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/Coprocesador_CORDIC_RTL/sine_cosine_CORDIC/sign_inverter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_inverter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/Coprocesador_CORDIC_RTL/sine_cosine_CORDIC/Op_Select.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Op_Select
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/Coprocesador_CORDIC_RTL/sine_cosine_CORDIC/Mux_3x1_b.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_3x1_b
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/Coprocesador_CORDIC_RTL/sine_cosine_CORDIC/Mux_2x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_2x1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/Coprocesador_CORDIC_RTL/sine_cosine_CORDIC/LUT_ROM_64bits.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LUT_ROM_64bits
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/FPU_Add_Subtract_Function.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FPU_Add_Subtract_Function
INFO: [VRFC 10-2458] undeclared symbol zero_flag, assumed default net type wire [/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/FPU_Add_Subtract_Function.v:167]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/Coprocesador_CORDIC_RTL/sine_cosine_CORDIC/d_ff_en.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module d_ff_en
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/Coprocesador_CORDIC_RTL/sine_cosine_CORDIC/counter_up.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_up
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/Coprocesador_CORDIC_RTL/sine_cosine_CORDIC/counter_d.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_d
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/Coprocesador_CORDIC_RTL/sine_cosine_CORDIC/CORDIC_FSM_v2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CORDIC_FSM_v2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/Coprocesador_CORDIC_RTL/sine_cosine_CORDIC/LUT_ROM_32bits.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LUT_ROM_32bits
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/Coprocesador_CORDIC_RTL/sine_cosine_CORDIC/CORDIC_Arch2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CORDIC_Arch2
INFO: [VRFC 10-2458] undeclared symbol r_mode, assumed default net type wire [/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/Coprocesador_CORDIC_RTL/sine_cosine_CORDIC/CORDIC_Arch2.v:40]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sim_1/new/testbench_CORDICArch2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_CORDIC_Arch2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.sim/CORDIC_COS_32bits_round10/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.sim/CORDIC_COS_32bits_round10/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2016.2/bin/unwrapped/lnx64.o/xelab -wto 661f593270664d72ac16119d9a408109 --debug typical --relax --mt 8 -d RMODE10=1 -d SINGLE=1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_CORDIC_Arch2_behav xil_defaultlib.testbench_CORDIC_Arch2 xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 4 for port d [/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/Coprocesador_CORDIC_RTL/sine_cosine_CORDIC/CORDIC_Arch2.v:176]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 2 for port d [/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/Coprocesador_CORDIC_RTL/sine_cosine_CORDIC/CORDIC_Arch2.v:188]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port r_mode [/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/Coprocesador_CORDIC_RTL/sine_cosine_CORDIC/CORDIC_Arch2.v:436]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.CORDIC_FSM_v2
Compiling module xil_defaultlib.counter_d(W=4)
Compiling module xil_defaultlib.counter_up(W=2)
Compiling module xil_defaultlib.d_ff_en(W=1)
Compiling module xil_defaultlib.d_ff_en(W=2)
Compiling module xil_defaultlib.d_ff_en(W=32)
Compiling module xil_defaultlib.Mux_2x1(W=32)
Compiling module xil_defaultlib.Simple_Subt(W=8,N=4)
Compiling module xil_defaultlib.LUT_ROM_32bits(W=32,N=4)
Compiling module xil_defaultlib.Mux_2x1(W=1)
Compiling module xil_defaultlib.Mux_3x1_b(W=32)
Compiling module xil_defaultlib.Op_Select
Compiling module xil_defaultlib.FSM_Add_Subtract
Compiling module xil_defaultlib.RegisterAdd(W=1)
Compiling module xil_defaultlib.RegisterAdd(W=2)
Compiling module xil_defaultlib.RegisterAdd(W=32)
Compiling module xil_defaultlib.Comparator(W=31)
Compiling module xil_defaultlib.xor_tri(W=32)
Compiling module xil_defaultlib.sgn_result
Compiling module xil_defaultlib.MultiplexTxT(W=31)
Compiling module xil_defaultlib.RegisterAdd(W=31)
Compiling module xil_defaultlib.Oper_Start_In(W=32)
Compiling module xil_defaultlib.Multiplexer_AC(W=8)
Compiling module xil_defaultlib.Mux_3x1(W=8)
Compiling module xil_defaultlib.add_sub_carry_out(W=8)
Compiling module xil_defaultlib.Greater_Comparator(W=9)
Compiling module xil_defaultlib.Comparator_Less(W=9)
Compiling module xil_defaultlib.Comparators(W_Exp=9)
Compiling module xil_defaultlib.RegisterAdd(W=8)
Compiling module xil_defaultlib.Exp_Operation(EW=8)
Compiling module xil_defaultlib.Mux_3x1(W=5)
Compiling module xil_defaultlib.Multiplexer_AC(W=26)
Compiling module xil_defaultlib.Multiplexer_AC(W=1)
Compiling module xil_defaultlib.Rotate_Mux_Array(SWR=26)
Compiling module xil_defaultlib.shift_mux_array(SWR=26,LEVEL=0)
Compiling module xil_defaultlib.shift_mux_array(SWR=26,LEVEL=1)
Compiling module xil_defaultlib.shift_mux_array(SWR=26,LEVEL=2)
Compiling module xil_defaultlib.RegisterAdd(W=26)
Compiling module xil_defaultlib.shift_mux_array(SWR=26,LEVEL=3)
Compiling module xil_defaultlib.shift_mux_array(SWR=26,LEVEL=4)
Compiling module xil_defaultlib.Mux_Array(SWR=26,EWR=5)
Compiling module xil_defaultlib.Barrel_Shifter(SWR=26,EWR=5)
Compiling module xil_defaultlib.add_sub_carry_out(W=26)
Compiling module xil_defaultlib.Add_Subt(SWR=26)
Compiling module xil_defaultlib.Priority_Codec_32
Compiling module xil_defaultlib.RegisterAdd(W=5)
Compiling module xil_defaultlib.LZD(SWR=26,EWR=5)
Compiling module xil_defaultlib.Round_Sgf_Dec
Compiling module xil_defaultlib.Mux_3x1(W=1)
Compiling module xil_defaultlib.Multiplexer_AC(W=23)
Compiling module xil_defaultlib.Tenth_Phase(W=32,EW=8,SW=23)
Compiling module xil_defaultlib.FPU_Add_Subtract_Function(W=32,E...
Compiling module xil_defaultlib.sign_inverter(W=32)
Compiling module xil_defaultlib.CORDIC_Arch2(W=32,EW=8,SW=23,SWR...
Compiling module xil_defaultlib.testbench_CORDIC_Arch2
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_CORDIC_Arch2_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.sim/CORDIC_COS_32bits_round10/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_CORDIC_Arch2_behav -key {Behavioral:CORDIC_COS_32bits_round10:Functional:testbench_CORDIC_Arch2} -tclbatch {testbench_CORDIC_Arch2.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source testbench_CORDIC_Arch2.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: Too many words specified in data file LUT_sincos_32.txt
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_CORDIC_Arch2_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 5909.062 ; gain = 0.000 ; free physical = 1648 ; free virtual = 9568
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset CORDIC_COS_32bits_round10 -noclean_dir
INFO: [USF-XSim-27] Simulation object is 'CORDIC_COS_32bits_round10'
INFO: [USF-XSim-37] Inspecting design source files for 'testbench_CORDIC_Arch2' in fileset 'CORDIC_COS_32bits_round10'...
INFO: [USF-XSim-25] Exported '/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.sim/CORDIC_COS_32bits_round10/behav/CORDIC32_input_angles_dec.txt'
INFO: [USF-XSim-25] Exported '/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.sim/CORDIC_COS_32bits_round10/behav/CORDIC32_resultado_dec.txt'
INFO: [USF-XSim-25] Exported '/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.sim/CORDIC_COS_32bits_round10/behav/LUT_sincos_64.txt'
INFO: [USF-XSim-25] Exported '/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.sim/CORDIC_COS_32bits_round10/behav/LUT_sincos_32.txt'
INFO: [USF-XSim-25] Exported '/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.sim/CORDIC_COS_32bits_round10/behav/CORDIC32_resultado_hex.txt'
INFO: [USF-XSim-25] Exported '/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.sim/CORDIC_COS_32bits_round10/behav/CORDIC32_input_angles_hex.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'CORDIC_COS_32bits_round10'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.sim/CORDIC_COS_32bits_round10/behav'
xvlog -m64 --relax -prj testbench_CORDIC_Arch2_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer_AC
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/shift_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_mux_array
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Rotate_Mux_Array.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rotate_Mux_Array
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/RegisterAdd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterAdd
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Greater_Comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Greater_Comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Comparator_Less.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Comparator_Less
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/xor_tri.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xor_tri
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/sgn_result.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sgn_result
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Priority_Codec_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Priority_Codec_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Priority_Codec_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Priority_Codec_32
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Mux_Array.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_Array
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Mux_3x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_3x1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/MultiplexTxT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MultiplexTxT
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Comparators.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Comparators
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/add_sub_carry_out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_sub_carry_out
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Tenth_Phase.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Tenth_Phase
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Round_Sgf_Dec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Round_Sgf_Dec
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Oper_Start_In.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Oper_Start_In
INFO: [VRFC 10-2458] undeclared symbol sign_result, assumed default net type wire [/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Oper_Start_In.v:110]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/LZD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LZD
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/FSM_Add_Subtract.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM_Add_Subtract
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/exp_operation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Exp_Operation
INFO: [VRFC 10-2458] undeclared symbol Overflow_flag, assumed default net type wire [/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/exp_operation.v:63]
INFO: [VRFC 10-2458] undeclared symbol Underflow_flag, assumed default net type wire [/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/exp_operation.v:64]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Barrel_shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Barrel_Shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Add_Subt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Add_Subt
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/Coprocesador_CORDIC_RTL/sine_cosine_CORDIC/Simple_Subt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Simple_Subt
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/Coprocesador_CORDIC_RTL/sine_cosine_CORDIC/sign_inverter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_inverter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/Coprocesador_CORDIC_RTL/sine_cosine_CORDIC/Op_Select.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Op_Select
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/Coprocesador_CORDIC_RTL/sine_cosine_CORDIC/Mux_3x1_b.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_3x1_b
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/Coprocesador_CORDIC_RTL/sine_cosine_CORDIC/Mux_2x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_2x1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/Coprocesador_CORDIC_RTL/sine_cosine_CORDIC/LUT_ROM_64bits.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LUT_ROM_64bits
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/FPU_Add_Subtract_Function.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FPU_Add_Subtract_Function
INFO: [VRFC 10-2458] undeclared symbol zero_flag, assumed default net type wire [/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/FPU_Add_Subtract_Function.v:167]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/Coprocesador_CORDIC_RTL/sine_cosine_CORDIC/d_ff_en.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module d_ff_en
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/Coprocesador_CORDIC_RTL/sine_cosine_CORDIC/counter_up.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_up
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/Coprocesador_CORDIC_RTL/sine_cosine_CORDIC/counter_d.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_d
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/Coprocesador_CORDIC_RTL/sine_cosine_CORDIC/CORDIC_FSM_v2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CORDIC_FSM_v2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/Coprocesador_CORDIC_RTL/sine_cosine_CORDIC/LUT_ROM_32bits.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LUT_ROM_32bits
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/Coprocesador_CORDIC_RTL/sine_cosine_CORDIC/CORDIC_Arch2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CORDIC_Arch2
INFO: [VRFC 10-2458] undeclared symbol r_mode, assumed default net type wire [/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/Coprocesador_CORDIC_RTL/sine_cosine_CORDIC/CORDIC_Arch2.v:40]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sim_1/new/testbench_CORDICArch2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_CORDIC_Arch2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.sim/CORDIC_COS_32bits_round10/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.sim/CORDIC_COS_32bits_round10/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2016.2/bin/unwrapped/lnx64.o/xelab -wto 661f593270664d72ac16119d9a408109 --debug typical --relax --mt 8 -d RMODE10=1 -d SINGLE=1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_CORDIC_Arch2_behav xil_defaultlib.testbench_CORDIC_Arch2 xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 4 for port d [/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/Coprocesador_CORDIC_RTL/sine_cosine_CORDIC/CORDIC_Arch2.v:176]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 2 for port d [/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/Coprocesador_CORDIC_RTL/sine_cosine_CORDIC/CORDIC_Arch2.v:188]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port r_mode [/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/Coprocesador_CORDIC_RTL/sine_cosine_CORDIC/CORDIC_Arch2.v:436]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.CORDIC_FSM_v2
Compiling module xil_defaultlib.counter_d(W=4)
Compiling module xil_defaultlib.counter_up(W=2)
Compiling module xil_defaultlib.d_ff_en(W=1)
Compiling module xil_defaultlib.d_ff_en(W=2)
Compiling module xil_defaultlib.d_ff_en(W=32)
Compiling module xil_defaultlib.Mux_2x1(W=32)
Compiling module xil_defaultlib.Simple_Subt(W=8,N=4)
Compiling module xil_defaultlib.LUT_ROM_32bits(W=32,N=4)
Compiling module xil_defaultlib.Mux_2x1(W=1)
Compiling module xil_defaultlib.Mux_3x1_b(W=32)
Compiling module xil_defaultlib.Op_Select
Compiling module xil_defaultlib.FSM_Add_Subtract
Compiling module xil_defaultlib.RegisterAdd(W=1)
Compiling module xil_defaultlib.RegisterAdd(W=2)
Compiling module xil_defaultlib.RegisterAdd(W=32)
Compiling module xil_defaultlib.Comparator(W=31)
Compiling module xil_defaultlib.xor_tri(W=32)
Compiling module xil_defaultlib.sgn_result
Compiling module xil_defaultlib.MultiplexTxT(W=31)
Compiling module xil_defaultlib.RegisterAdd(W=31)
Compiling module xil_defaultlib.Oper_Start_In(W=32)
Compiling module xil_defaultlib.Multiplexer_AC(W=8)
Compiling module xil_defaultlib.Mux_3x1(W=8)
Compiling module xil_defaultlib.add_sub_carry_out(W=8)
Compiling module xil_defaultlib.Greater_Comparator(W=9)
Compiling module xil_defaultlib.Comparator_Less(W=9)
Compiling module xil_defaultlib.Comparators(W_Exp=9)
Compiling module xil_defaultlib.RegisterAdd(W=8)
Compiling module xil_defaultlib.Exp_Operation(EW=8)
Compiling module xil_defaultlib.Mux_3x1(W=5)
Compiling module xil_defaultlib.Multiplexer_AC(W=26)
Compiling module xil_defaultlib.Multiplexer_AC(W=1)
Compiling module xil_defaultlib.Rotate_Mux_Array(SWR=26)
Compiling module xil_defaultlib.shift_mux_array(SWR=26,LEVEL=0)
Compiling module xil_defaultlib.shift_mux_array(SWR=26,LEVEL=1)
Compiling module xil_defaultlib.shift_mux_array(SWR=26,LEVEL=2)
Compiling module xil_defaultlib.RegisterAdd(W=26)
Compiling module xil_defaultlib.shift_mux_array(SWR=26,LEVEL=3)
Compiling module xil_defaultlib.shift_mux_array(SWR=26,LEVEL=4)
Compiling module xil_defaultlib.Mux_Array(SWR=26,EWR=5)
Compiling module xil_defaultlib.Barrel_Shifter(SWR=26,EWR=5)
Compiling module xil_defaultlib.add_sub_carry_out(W=26)
Compiling module xil_defaultlib.Add_Subt(SWR=26)
Compiling module xil_defaultlib.Priority_Codec_32
Compiling module xil_defaultlib.RegisterAdd(W=5)
Compiling module xil_defaultlib.LZD(SWR=26,EWR=5)
Compiling module xil_defaultlib.Round_Sgf_Dec
Compiling module xil_defaultlib.Mux_3x1(W=1)
Compiling module xil_defaultlib.Multiplexer_AC(W=23)
Compiling module xil_defaultlib.Tenth_Phase(W=32,EW=8,SW=23)
Compiling module xil_defaultlib.FPU_Add_Subtract_Function(W=32,E...
Compiling module xil_defaultlib.sign_inverter(W=32)
Compiling module xil_defaultlib.CORDIC_Arch2(W=32,EW=8,SW=23,SWR...
Compiling module xil_defaultlib.testbench_CORDIC_Arch2
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_CORDIC_Arch2_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.sim/CORDIC_COS_32bits_round10/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_CORDIC_Arch2_behav -key {Behavioral:CORDIC_COS_32bits_round10:Functional:testbench_CORDIC_Arch2} -tclbatch {testbench_CORDIC_Arch2.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source testbench_CORDIC_Arch2.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: Too many words specified in data file LUT_sincos_32.txt
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_CORDIC_Arch2_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset CORDIC_COS_32bits_round10 -noclean_dir
INFO: [USF-XSim-27] Simulation object is 'CORDIC_COS_32bits_round10'
INFO: [USF-XSim-37] Inspecting design source files for 'testbench_CORDIC_Arch2' in fileset 'CORDIC_COS_32bits_round10'...
INFO: [USF-XSim-25] Exported '/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.sim/CORDIC_COS_32bits_round10/behav/CORDIC32_input_angles_dec.txt'
INFO: [USF-XSim-25] Exported '/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.sim/CORDIC_COS_32bits_round10/behav/CORDIC32_resultado_dec.txt'
INFO: [USF-XSim-25] Exported '/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.sim/CORDIC_COS_32bits_round10/behav/LUT_sincos_64.txt'
INFO: [USF-XSim-25] Exported '/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.sim/CORDIC_COS_32bits_round10/behav/LUT_sincos_32.txt'
INFO: [USF-XSim-25] Exported '/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.sim/CORDIC_COS_32bits_round10/behav/CORDIC32_resultado_hex.txt'
INFO: [USF-XSim-25] Exported '/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.sim/CORDIC_COS_32bits_round10/behav/CORDIC32_input_angles_hex.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'CORDIC_COS_32bits_round10'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.sim/CORDIC_COS_32bits_round10/behav'
xvlog -m64 --relax -prj testbench_CORDIC_Arch2_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer_AC
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/shift_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_mux_array
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Rotate_Mux_Array.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rotate_Mux_Array
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/RegisterAdd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterAdd
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Greater_Comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Greater_Comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Comparator_Less.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Comparator_Less
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/xor_tri.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xor_tri
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/sgn_result.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sgn_result
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Priority_Codec_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Priority_Codec_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Priority_Codec_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Priority_Codec_32
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Mux_Array.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_Array
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Mux_3x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_3x1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/MultiplexTxT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MultiplexTxT
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Comparators.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Comparators
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/add_sub_carry_out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_sub_carry_out
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Tenth_Phase.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Tenth_Phase
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Round_Sgf_Dec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Round_Sgf_Dec
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Oper_Start_In.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Oper_Start_In
INFO: [VRFC 10-2458] undeclared symbol sign_result, assumed default net type wire [/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Oper_Start_In.v:110]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/LZD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LZD
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/FSM_Add_Subtract.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM_Add_Subtract
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/exp_operation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Exp_Operation
INFO: [VRFC 10-2458] undeclared symbol Overflow_flag, assumed default net type wire [/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/exp_operation.v:63]
INFO: [VRFC 10-2458] undeclared symbol Underflow_flag, assumed default net type wire [/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/exp_operation.v:64]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Barrel_shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Barrel_Shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Add_Subt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Add_Subt
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/Coprocesador_CORDIC_RTL/sine_cosine_CORDIC/Simple_Subt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Simple_Subt
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/Coprocesador_CORDIC_RTL/sine_cosine_CORDIC/sign_inverter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_inverter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/Coprocesador_CORDIC_RTL/sine_cosine_CORDIC/Op_Select.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Op_Select
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/Coprocesador_CORDIC_RTL/sine_cosine_CORDIC/Mux_3x1_b.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_3x1_b
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/Coprocesador_CORDIC_RTL/sine_cosine_CORDIC/Mux_2x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_2x1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/Coprocesador_CORDIC_RTL/sine_cosine_CORDIC/LUT_ROM_64bits.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LUT_ROM_64bits
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/FPU_Add_Subtract_Function.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FPU_Add_Subtract_Function
INFO: [VRFC 10-2458] undeclared symbol zero_flag, assumed default net type wire [/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/FPU_Add_Subtract_Function.v:167]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/Coprocesador_CORDIC_RTL/sine_cosine_CORDIC/d_ff_en.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module d_ff_en
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/Coprocesador_CORDIC_RTL/sine_cosine_CORDIC/counter_up.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_up
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/Coprocesador_CORDIC_RTL/sine_cosine_CORDIC/counter_d.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_d
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/Coprocesador_CORDIC_RTL/sine_cosine_CORDIC/CORDIC_FSM_v2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CORDIC_FSM_v2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/Coprocesador_CORDIC_RTL/sine_cosine_CORDIC/LUT_ROM_32bits.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LUT_ROM_32bits
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/Coprocesador_CORDIC_RTL/sine_cosine_CORDIC/CORDIC_Arch2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CORDIC_Arch2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sim_1/new/testbench_CORDICArch2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_CORDIC_Arch2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.sim/CORDIC_COS_32bits_round10/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.sim/CORDIC_COS_32bits_round10/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2016.2/bin/unwrapped/lnx64.o/xelab -wto 661f593270664d72ac16119d9a408109 --debug typical --relax --mt 8 -d RMODE10=1 -d SINGLE=1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_CORDIC_Arch2_behav xil_defaultlib.testbench_CORDIC_Arch2 xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 4 for port d [/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/Coprocesador_CORDIC_RTL/sine_cosine_CORDIC/CORDIC_Arch2.v:176]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 2 for port d [/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/Coprocesador_CORDIC_RTL/sine_cosine_CORDIC/CORDIC_Arch2.v:188]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.CORDIC_FSM_v2
Compiling module xil_defaultlib.counter_d(W=4)
Compiling module xil_defaultlib.counter_up(W=2)
Compiling module xil_defaultlib.d_ff_en(W=1)
Compiling module xil_defaultlib.d_ff_en(W=2)
Compiling module xil_defaultlib.d_ff_en(W=32)
Compiling module xil_defaultlib.Mux_2x1(W=32)
Compiling module xil_defaultlib.Simple_Subt(W=8,N=4)
Compiling module xil_defaultlib.LUT_ROM_32bits(W=32,N=4)
Compiling module xil_defaultlib.Mux_2x1(W=1)
Compiling module xil_defaultlib.Mux_3x1_b(W=32)
Compiling module xil_defaultlib.Op_Select
Compiling module xil_defaultlib.FSM_Add_Subtract
Compiling module xil_defaultlib.RegisterAdd(W=1)
Compiling module xil_defaultlib.RegisterAdd(W=2)
Compiling module xil_defaultlib.RegisterAdd(W=32)
Compiling module xil_defaultlib.Comparator(W=31)
Compiling module xil_defaultlib.xor_tri(W=32)
Compiling module xil_defaultlib.sgn_result
Compiling module xil_defaultlib.MultiplexTxT(W=31)
Compiling module xil_defaultlib.RegisterAdd(W=31)
Compiling module xil_defaultlib.Oper_Start_In(W=32)
Compiling module xil_defaultlib.Multiplexer_AC(W=8)
Compiling module xil_defaultlib.Mux_3x1(W=8)
Compiling module xil_defaultlib.add_sub_carry_out(W=8)
Compiling module xil_defaultlib.Greater_Comparator(W=9)
Compiling module xil_defaultlib.Comparator_Less(W=9)
Compiling module xil_defaultlib.Comparators(W_Exp=9)
Compiling module xil_defaultlib.RegisterAdd(W=8)
Compiling module xil_defaultlib.Exp_Operation(EW=8)
Compiling module xil_defaultlib.Mux_3x1(W=5)
Compiling module xil_defaultlib.Multiplexer_AC(W=26)
Compiling module xil_defaultlib.Multiplexer_AC(W=1)
Compiling module xil_defaultlib.Rotate_Mux_Array(SWR=26)
Compiling module xil_defaultlib.shift_mux_array(SWR=26,LEVEL=0)
Compiling module xil_defaultlib.shift_mux_array(SWR=26,LEVEL=1)
Compiling module xil_defaultlib.shift_mux_array(SWR=26,LEVEL=2)
Compiling module xil_defaultlib.RegisterAdd(W=26)
Compiling module xil_defaultlib.shift_mux_array(SWR=26,LEVEL=3)
Compiling module xil_defaultlib.shift_mux_array(SWR=26,LEVEL=4)
Compiling module xil_defaultlib.Mux_Array(SWR=26,EWR=5)
Compiling module xil_defaultlib.Barrel_Shifter(SWR=26,EWR=5)
Compiling module xil_defaultlib.add_sub_carry_out(W=26)
Compiling module xil_defaultlib.Add_Subt(SWR=26)
Compiling module xil_defaultlib.Priority_Codec_32
Compiling module xil_defaultlib.RegisterAdd(W=5)
Compiling module xil_defaultlib.LZD(SWR=26,EWR=5)
Compiling module xil_defaultlib.Round_Sgf_Dec
Compiling module xil_defaultlib.Mux_3x1(W=1)
Compiling module xil_defaultlib.Multiplexer_AC(W=23)
Compiling module xil_defaultlib.Tenth_Phase(W=32,EW=8,SW=23)
Compiling module xil_defaultlib.FPU_Add_Subtract_Function(W=32,E...
Compiling module xil_defaultlib.sign_inverter(W=32)
Compiling module xil_defaultlib.CORDIC_Arch2(W=32,EW=8,SW=23,SWR...
Compiling module xil_defaultlib.testbench_CORDIC_Arch2
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_CORDIC_Arch2_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.sim/CORDIC_COS_32bits_round10/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_CORDIC_Arch2_behav -key {Behavioral:CORDIC_COS_32bits_round10:Functional:testbench_CORDIC_Arch2} -tclbatch {testbench_CORDIC_Arch2.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source testbench_CORDIC_Arch2.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: Too many words specified in data file LUT_sincos_32.txt
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_CORDIC_Arch2_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 5909.062 ; gain = 0.000 ; free physical = 1595 ; free virtual = 9542
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset CORDIC_COS_32bits_round10 -noclean_dir
INFO: [USF-XSim-27] Simulation object is 'CORDIC_COS_32bits_round10'
INFO: [USF-XSim-37] Inspecting design source files for 'testbench_CORDIC_Arch2' in fileset 'CORDIC_COS_32bits_round10'...
INFO: [USF-XSim-25] Exported '/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.sim/CORDIC_COS_32bits_round10/behav/CORDIC32_input_angles_dec.txt'
INFO: [USF-XSim-25] Exported '/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.sim/CORDIC_COS_32bits_round10/behav/CORDIC32_resultado_dec.txt'
INFO: [USF-XSim-25] Exported '/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.sim/CORDIC_COS_32bits_round10/behav/LUT_sincos_64.txt'
INFO: [USF-XSim-25] Exported '/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.sim/CORDIC_COS_32bits_round10/behav/LUT_sincos_32.txt'
INFO: [USF-XSim-25] Exported '/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.sim/CORDIC_COS_32bits_round10/behav/CORDIC32_resultado_hex.txt'
INFO: [USF-XSim-25] Exported '/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.sim/CORDIC_COS_32bits_round10/behav/CORDIC32_input_angles_hex.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'CORDIC_COS_32bits_round10'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.sim/CORDIC_COS_32bits_round10/behav'
xvlog -m64 --relax -prj testbench_CORDIC_Arch2_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer_AC
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/shift_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_mux_array
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Rotate_Mux_Array.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rotate_Mux_Array
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/RegisterAdd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterAdd
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Greater_Comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Greater_Comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Comparator_Less.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Comparator_Less
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/xor_tri.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xor_tri
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/sgn_result.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sgn_result
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Priority_Codec_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Priority_Codec_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Priority_Codec_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Priority_Codec_32
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Mux_Array.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_Array
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Mux_3x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_3x1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/MultiplexTxT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MultiplexTxT
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Comparators.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Comparators
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/add_sub_carry_out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_sub_carry_out
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Tenth_Phase.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Tenth_Phase
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Round_Sgf_Dec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Round_Sgf_Dec
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Oper_Start_In.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Oper_Start_In
INFO: [VRFC 10-2458] undeclared symbol sign_result, assumed default net type wire [/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Oper_Start_In.v:110]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/LZD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LZD
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/FSM_Add_Subtract.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM_Add_Subtract
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/exp_operation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Exp_Operation
INFO: [VRFC 10-2458] undeclared symbol Overflow_flag, assumed default net type wire [/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/exp_operation.v:63]
INFO: [VRFC 10-2458] undeclared symbol Underflow_flag, assumed default net type wire [/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/exp_operation.v:64]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Barrel_shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Barrel_Shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Add_Subt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Add_Subt
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/Coprocesador_CORDIC_RTL/sine_cosine_CORDIC/Simple_Subt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Simple_Subt
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/Coprocesador_CORDIC_RTL/sine_cosine_CORDIC/sign_inverter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_inverter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/Coprocesador_CORDIC_RTL/sine_cosine_CORDIC/Op_Select.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Op_Select
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/Coprocesador_CORDIC_RTL/sine_cosine_CORDIC/Mux_3x1_b.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_3x1_b
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/Coprocesador_CORDIC_RTL/sine_cosine_CORDIC/Mux_2x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_2x1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/Coprocesador_CORDIC_RTL/sine_cosine_CORDIC/LUT_ROM_64bits.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LUT_ROM_64bits
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/FPU_Add_Subtract_Function.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FPU_Add_Subtract_Function
INFO: [VRFC 10-2458] undeclared symbol zero_flag, assumed default net type wire [/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/FPU_Add_Subtract_Function.v:167]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/Coprocesador_CORDIC_RTL/sine_cosine_CORDIC/d_ff_en.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module d_ff_en
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/Coprocesador_CORDIC_RTL/sine_cosine_CORDIC/counter_up.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_up
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/Coprocesador_CORDIC_RTL/sine_cosine_CORDIC/counter_d.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_d
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/Coprocesador_CORDIC_RTL/sine_cosine_CORDIC/CORDIC_FSM_v2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CORDIC_FSM_v2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/Coprocesador_CORDIC_RTL/sine_cosine_CORDIC/LUT_ROM_32bits.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LUT_ROM_32bits
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/Coprocesador_CORDIC_RTL/sine_cosine_CORDIC/CORDIC_Arch2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CORDIC_Arch2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sim_1/new/testbench_CORDICArch2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_CORDIC_Arch2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.sim/CORDIC_COS_32bits_round10/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.sim/CORDIC_COS_32bits_round10/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2016.2/bin/unwrapped/lnx64.o/xelab -wto 661f593270664d72ac16119d9a408109 --debug typical --relax --mt 8 -d RMODE10=1 -d SINGLE=1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_CORDIC_Arch2_behav xil_defaultlib.testbench_CORDIC_Arch2 xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 4 for port d [/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/Coprocesador_CORDIC_RTL/sine_cosine_CORDIC/CORDIC_Arch2.v:176]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 2 for port d [/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/Coprocesador_CORDIC_RTL/sine_cosine_CORDIC/CORDIC_Arch2.v:188]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.CORDIC_FSM_v2
Compiling module xil_defaultlib.counter_d(W=4)
Compiling module xil_defaultlib.counter_up(W=2)
Compiling module xil_defaultlib.d_ff_en(W=1)
Compiling module xil_defaultlib.d_ff_en(W=2)
Compiling module xil_defaultlib.d_ff_en(W=32)
Compiling module xil_defaultlib.Mux_2x1(W=32)
Compiling module xil_defaultlib.Simple_Subt(W=8,N=4)
Compiling module xil_defaultlib.LUT_ROM_32bits(W=32,N=4)
Compiling module xil_defaultlib.Mux_2x1(W=1)
Compiling module xil_defaultlib.Mux_3x1_b(W=32)
Compiling module xil_defaultlib.Op_Select
Compiling module xil_defaultlib.FSM_Add_Subtract
Compiling module xil_defaultlib.RegisterAdd(W=1)
Compiling module xil_defaultlib.RegisterAdd(W=2)
Compiling module xil_defaultlib.RegisterAdd(W=32)
Compiling module xil_defaultlib.Comparator(W=31)
Compiling module xil_defaultlib.xor_tri(W=32)
Compiling module xil_defaultlib.sgn_result
Compiling module xil_defaultlib.MultiplexTxT(W=31)
Compiling module xil_defaultlib.RegisterAdd(W=31)
Compiling module xil_defaultlib.Oper_Start_In(W=32)
Compiling module xil_defaultlib.Multiplexer_AC(W=8)
Compiling module xil_defaultlib.Mux_3x1(W=8)
Compiling module xil_defaultlib.add_sub_carry_out(W=8)
Compiling module xil_defaultlib.Greater_Comparator(W=9)
Compiling module xil_defaultlib.Comparator_Less(W=9)
Compiling module xil_defaultlib.Comparators(W_Exp=9)
Compiling module xil_defaultlib.RegisterAdd(W=8)
Compiling module xil_defaultlib.Exp_Operation(EW=8)
Compiling module xil_defaultlib.Mux_3x1(W=5)
Compiling module xil_defaultlib.Multiplexer_AC(W=26)
Compiling module xil_defaultlib.Multiplexer_AC(W=1)
Compiling module xil_defaultlib.Rotate_Mux_Array(SWR=26)
Compiling module xil_defaultlib.shift_mux_array(SWR=26,LEVEL=0)
Compiling module xil_defaultlib.shift_mux_array(SWR=26,LEVEL=1)
Compiling module xil_defaultlib.shift_mux_array(SWR=26,LEVEL=2)
Compiling module xil_defaultlib.RegisterAdd(W=26)
Compiling module xil_defaultlib.shift_mux_array(SWR=26,LEVEL=3)
Compiling module xil_defaultlib.shift_mux_array(SWR=26,LEVEL=4)
Compiling module xil_defaultlib.Mux_Array(SWR=26,EWR=5)
Compiling module xil_defaultlib.Barrel_Shifter(SWR=26,EWR=5)
Compiling module xil_defaultlib.add_sub_carry_out(W=26)
Compiling module xil_defaultlib.Add_Subt(SWR=26)
Compiling module xil_defaultlib.Priority_Codec_32
Compiling module xil_defaultlib.RegisterAdd(W=5)
Compiling module xil_defaultlib.LZD(SWR=26,EWR=5)
Compiling module xil_defaultlib.Round_Sgf_Dec
Compiling module xil_defaultlib.Mux_3x1(W=1)
Compiling module xil_defaultlib.Multiplexer_AC(W=23)
Compiling module xil_defaultlib.Tenth_Phase(W=32,EW=8,SW=23)
Compiling module xil_defaultlib.FPU_Add_Subtract_Function(W=32,E...
Compiling module xil_defaultlib.sign_inverter(W=32)
Compiling module xil_defaultlib.CORDIC_Arch2(W=32,EW=8,SW=23,SWR...
Compiling module xil_defaultlib.testbench_CORDIC_Arch2
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_CORDIC_Arch2_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.sim/CORDIC_COS_32bits_round10/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_CORDIC_Arch2_behav -key {Behavioral:CORDIC_COS_32bits_round10:Functional:testbench_CORDIC_Arch2} -tclbatch {testbench_CORDIC_Arch2.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source testbench_CORDIC_Arch2.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: Too many words specified in data file LUT_sincos_32.txt
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_CORDIC_Arch2_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset CORDIC_COS_32bits_round10 -noclean_dir
INFO: [USF-XSim-27] Simulation object is 'CORDIC_COS_32bits_round10'
INFO: [USF-XSim-37] Inspecting design source files for 'testbench_CORDIC_Arch2' in fileset 'CORDIC_COS_32bits_round10'...
INFO: [USF-XSim-25] Exported '/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.sim/CORDIC_COS_32bits_round10/behav/CORDIC32_input_angles_dec.txt'
INFO: [USF-XSim-25] Exported '/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.sim/CORDIC_COS_32bits_round10/behav/CORDIC32_resultado_dec.txt'
INFO: [USF-XSim-25] Exported '/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.sim/CORDIC_COS_32bits_round10/behav/LUT_sincos_64.txt'
INFO: [USF-XSim-25] Exported '/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.sim/CORDIC_COS_32bits_round10/behav/LUT_sincos_32.txt'
INFO: [USF-XSim-25] Exported '/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.sim/CORDIC_COS_32bits_round10/behav/CORDIC32_resultado_hex.txt'
INFO: [USF-XSim-25] Exported '/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.sim/CORDIC_COS_32bits_round10/behav/CORDIC32_input_angles_hex.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'CORDIC_COS_32bits_round10'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.sim/CORDIC_COS_32bits_round10/behav'
xvlog -m64 --relax -prj testbench_CORDIC_Arch2_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer_AC
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/shift_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_mux_array
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Rotate_Mux_Array.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rotate_Mux_Array
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/RegisterAdd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterAdd
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Greater_Comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Greater_Comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Comparator_Less.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Comparator_Less
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/xor_tri.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xor_tri
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/sgn_result.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sgn_result
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Priority_Codec_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Priority_Codec_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Priority_Codec_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Priority_Codec_32
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Mux_Array.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_Array
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Mux_3x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_3x1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/MultiplexTxT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MultiplexTxT
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Comparators.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Comparators
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/add_sub_carry_out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_sub_carry_out
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Tenth_Phase.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Tenth_Phase
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Round_Sgf_Dec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Round_Sgf_Dec
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Oper_Start_In.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Oper_Start_In
INFO: [VRFC 10-2458] undeclared symbol sign_result, assumed default net type wire [/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Oper_Start_In.v:110]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/LZD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LZD
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/FSM_Add_Subtract.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM_Add_Subtract
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/exp_operation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Exp_Operation
INFO: [VRFC 10-2458] undeclared symbol Overflow_flag, assumed default net type wire [/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/exp_operation.v:63]
INFO: [VRFC 10-2458] undeclared symbol Underflow_flag, assumed default net type wire [/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/exp_operation.v:64]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Barrel_shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Barrel_Shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Add_Subt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Add_Subt
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/Coprocesador_CORDIC_RTL/sine_cosine_CORDIC/Simple_Subt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Simple_Subt
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/Coprocesador_CORDIC_RTL/sine_cosine_CORDIC/sign_inverter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_inverter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/Coprocesador_CORDIC_RTL/sine_cosine_CORDIC/Op_Select.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Op_Select
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/Coprocesador_CORDIC_RTL/sine_cosine_CORDIC/Mux_3x1_b.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_3x1_b
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/Coprocesador_CORDIC_RTL/sine_cosine_CORDIC/Mux_2x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_2x1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/Coprocesador_CORDIC_RTL/sine_cosine_CORDIC/LUT_ROM_64bits.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LUT_ROM_64bits
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/FPU_Add_Subtract_Function.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FPU_Add_Subtract_Function
INFO: [VRFC 10-2458] undeclared symbol zero_flag, assumed default net type wire [/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/FPU_Add_Subtract_Function.v:167]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/Coprocesador_CORDIC_RTL/sine_cosine_CORDIC/d_ff_en.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module d_ff_en
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/Coprocesador_CORDIC_RTL/sine_cosine_CORDIC/counter_up.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_up
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/Coprocesador_CORDIC_RTL/sine_cosine_CORDIC/counter_d.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_d
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/Coprocesador_CORDIC_RTL/sine_cosine_CORDIC/CORDIC_FSM_v2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CORDIC_FSM_v2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/Coprocesador_CORDIC_RTL/sine_cosine_CORDIC/LUT_ROM_32bits.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LUT_ROM_32bits
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/Coprocesador_CORDIC_RTL/sine_cosine_CORDIC/CORDIC_Arch2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CORDIC_Arch2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sim_1/new/testbench_CORDICArch2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_CORDIC_Arch2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.sim/CORDIC_COS_32bits_round10/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.sim/CORDIC_COS_32bits_round10/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2016.2/bin/unwrapped/lnx64.o/xelab -wto 661f593270664d72ac16119d9a408109 --debug typical --relax --mt 8 -d RMODE10=1 -d SINGLE=1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_CORDIC_Arch2_behav xil_defaultlib.testbench_CORDIC_Arch2 xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 4 for port d [/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/Coprocesador_CORDIC_RTL/sine_cosine_CORDIC/CORDIC_Arch2.v:176]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 2 for port d [/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/Coprocesador_CORDIC_RTL/sine_cosine_CORDIC/CORDIC_Arch2.v:188]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.CORDIC_FSM_v2
Compiling module xil_defaultlib.counter_d(W=4)
Compiling module xil_defaultlib.counter_up(W=2)
Compiling module xil_defaultlib.d_ff_en(W=1)
Compiling module xil_defaultlib.d_ff_en(W=2)
Compiling module xil_defaultlib.d_ff_en(W=32)
Compiling module xil_defaultlib.Mux_2x1(W=32)
Compiling module xil_defaultlib.Simple_Subt(W=8,N=4)
Compiling module xil_defaultlib.LUT_ROM_32bits(W=32,N=4)
Compiling module xil_defaultlib.Mux_2x1(W=1)
Compiling module xil_defaultlib.Mux_3x1_b(W=32)
Compiling module xil_defaultlib.Op_Select
Compiling module xil_defaultlib.FSM_Add_Subtract
Compiling module xil_defaultlib.RegisterAdd(W=1)
Compiling module xil_defaultlib.RegisterAdd(W=2)
Compiling module xil_defaultlib.RegisterAdd(W=32)
Compiling module xil_defaultlib.Comparator(W=31)
Compiling module xil_defaultlib.xor_tri(W=32)
Compiling module xil_defaultlib.sgn_result
Compiling module xil_defaultlib.MultiplexTxT(W=31)
Compiling module xil_defaultlib.RegisterAdd(W=31)
Compiling module xil_defaultlib.Oper_Start_In(W=32)
Compiling module xil_defaultlib.Multiplexer_AC(W=8)
Compiling module xil_defaultlib.Mux_3x1(W=8)
Compiling module xil_defaultlib.add_sub_carry_out(W=8)
Compiling module xil_defaultlib.Greater_Comparator(W=9)
Compiling module xil_defaultlib.Comparator_Less(W=9)
Compiling module xil_defaultlib.Comparators(W_Exp=9)
Compiling module xil_defaultlib.RegisterAdd(W=8)
Compiling module xil_defaultlib.Exp_Operation(EW=8)
Compiling module xil_defaultlib.Mux_3x1(W=5)
Compiling module xil_defaultlib.Multiplexer_AC(W=26)
Compiling module xil_defaultlib.Multiplexer_AC(W=1)
Compiling module xil_defaultlib.Rotate_Mux_Array(SWR=26)
Compiling module xil_defaultlib.shift_mux_array(SWR=26,LEVEL=0)
Compiling module xil_defaultlib.shift_mux_array(SWR=26,LEVEL=1)
Compiling module xil_defaultlib.shift_mux_array(SWR=26,LEVEL=2)
Compiling module xil_defaultlib.RegisterAdd(W=26)
Compiling module xil_defaultlib.shift_mux_array(SWR=26,LEVEL=3)
Compiling module xil_defaultlib.shift_mux_array(SWR=26,LEVEL=4)
Compiling module xil_defaultlib.Mux_Array(SWR=26,EWR=5)
Compiling module xil_defaultlib.Barrel_Shifter(SWR=26,EWR=5)
Compiling module xil_defaultlib.add_sub_carry_out(W=26)
Compiling module xil_defaultlib.Add_Subt(SWR=26)
Compiling module xil_defaultlib.Priority_Codec_32
Compiling module xil_defaultlib.RegisterAdd(W=5)
Compiling module xil_defaultlib.LZD(SWR=26,EWR=5)
Compiling module xil_defaultlib.Round_Sgf_Dec
Compiling module xil_defaultlib.Mux_3x1(W=1)
Compiling module xil_defaultlib.Multiplexer_AC(W=23)
Compiling module xil_defaultlib.Tenth_Phase(W=32,EW=8,SW=23)
Compiling module xil_defaultlib.FPU_Add_Subtract_Function(W=32,E...
Compiling module xil_defaultlib.sign_inverter(W=32)
Compiling module xil_defaultlib.CORDIC_Arch2(W=32,EW=8,SW=23,SWR...
Compiling module xil_defaultlib.testbench_CORDIC_Arch2
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_CORDIC_Arch2_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.sim/CORDIC_COS_32bits_round10/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_CORDIC_Arch2_behav -key {Behavioral:CORDIC_COS_32bits_round10:Functional:testbench_CORDIC_Arch2} -tclbatch {testbench_CORDIC_Arch2.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source testbench_CORDIC_Arch2.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: Too many words specified in data file LUT_sincos_32.txt
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_CORDIC_Arch2_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 5909.062 ; gain = 0.000 ; free physical = 1291 ; free virtual = 9351
run all
$finish called at time : 8553085 ns : File "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sim_1/new/testbench_CORDICArch2.v" Line 135
run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:24 . Memory (MB): peak = 5909.062 ; gain = 0.000 ; free physical = 1237 ; free virtual = 9353
current_fileset -simset [ get_filesets CORDIC_COS_32bits_round01 ]
launch_simulation -simset CORDIC_COS_32bits_round01 -noclean_dir
INFO: [USF-XSim-27] Simulation object is 'CORDIC_COS_32bits_round01'
INFO: [USF-XSim-37] Inspecting design source files for 'testbench_CORDIC_Arch2' in fileset 'CORDIC_COS_32bits_round01'...
INFO: [USF-XSim-25] Exported '/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.sim/CORDIC_COS_32bits_round01/behav/CORDIC32_input_angles_dec.txt'
INFO: [USF-XSim-25] Exported '/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.sim/CORDIC_COS_32bits_round01/behav/CORDIC32_resultado_dec.txt'
INFO: [USF-XSim-25] Exported '/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.sim/CORDIC_COS_32bits_round01/behav/LUT_sincos_32.txt'
INFO: [USF-XSim-25] Exported '/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.sim/CORDIC_COS_32bits_round01/behav/LUT_sincos_64.txt'
INFO: [USF-XSim-25] Exported '/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.sim/CORDIC_COS_32bits_round01/behav/CORDIC32_resultado_hex.txt'
INFO: [USF-XSim-25] Exported '/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.sim/CORDIC_COS_32bits_round01/behav/CORDIC32_input_angles_hex.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'CORDIC_COS_32bits_round01'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.sim/CORDIC_COS_32bits_round01/behav'
xvlog -m64 --relax -prj testbench_CORDIC_Arch2_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer_AC
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/shift_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_mux_array
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Rotate_Mux_Array.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rotate_Mux_Array
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/RegisterAdd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterAdd
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Greater_Comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Greater_Comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Comparator_Less.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Comparator_Less
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/xor_tri.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xor_tri
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/sgn_result.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sgn_result
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Priority_Codec_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Priority_Codec_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Priority_Codec_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Priority_Codec_32
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Mux_Array.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_Array
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Mux_3x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_3x1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/MultiplexTxT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MultiplexTxT
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Comparators.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Comparators
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/add_sub_carry_out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_sub_carry_out
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Tenth_Phase.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Tenth_Phase
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Round_Sgf_Dec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Round_Sgf_Dec
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Oper_Start_In.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Oper_Start_In
INFO: [VRFC 10-2458] undeclared symbol sign_result, assumed default net type wire [/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Oper_Start_In.v:110]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/LZD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LZD
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/FSM_Add_Subtract.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM_Add_Subtract
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/exp_operation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Exp_Operation
INFO: [VRFC 10-2458] undeclared symbol Overflow_flag, assumed default net type wire [/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/exp_operation.v:63]
INFO: [VRFC 10-2458] undeclared symbol Underflow_flag, assumed default net type wire [/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/exp_operation.v:64]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Barrel_shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Barrel_Shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Add_Subt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Add_Subt
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/Coprocesador_CORDIC_RTL/sine_cosine_CORDIC/Simple_Subt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Simple_Subt
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/Coprocesador_CORDIC_RTL/sine_cosine_CORDIC/sign_inverter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_inverter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/Coprocesador_CORDIC_RTL/sine_cosine_CORDIC/Op_Select.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Op_Select
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/Coprocesador_CORDIC_RTL/sine_cosine_CORDIC/Mux_3x1_b.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_3x1_b
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/Coprocesador_CORDIC_RTL/sine_cosine_CORDIC/Mux_2x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_2x1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/Coprocesador_CORDIC_RTL/sine_cosine_CORDIC/LUT_ROM_64bits.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LUT_ROM_64bits
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/FPU_Add_Subtract_Function.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FPU_Add_Subtract_Function
INFO: [VRFC 10-2458] undeclared symbol zero_flag, assumed default net type wire [/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/FPU_Add_Subtract_Function.v:167]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/Coprocesador_CORDIC_RTL/sine_cosine_CORDIC/d_ff_en.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module d_ff_en
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/Coprocesador_CORDIC_RTL/sine_cosine_CORDIC/counter_up.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_up
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/Coprocesador_CORDIC_RTL/sine_cosine_CORDIC/counter_d.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_d
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/Coprocesador_CORDIC_RTL/sine_cosine_CORDIC/CORDIC_FSM_v2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CORDIC_FSM_v2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/Coprocesador_CORDIC_RTL/sine_cosine_CORDIC/LUT_ROM_32bits.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LUT_ROM_32bits
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/Coprocesador_CORDIC_RTL/sine_cosine_CORDIC/CORDIC_Arch2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CORDIC_Arch2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sim_1/new/testbench_CORDICArch2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_CORDIC_Arch2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.sim/CORDIC_COS_32bits_round01/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.sim/CORDIC_COS_32bits_round01/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2016.2/bin/unwrapped/lnx64.o/xelab -wto 661f593270664d72ac16119d9a408109 --debug typical --relax --mt 8 -d RMODE01=1 -d SINGLE=1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_CORDIC_Arch2_behav xil_defaultlib.testbench_CORDIC_Arch2 xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 4 for port d [/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/Coprocesador_CORDIC_RTL/sine_cosine_CORDIC/CORDIC_Arch2.v:176]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 2 for port d [/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/Coprocesador_CORDIC_RTL/sine_cosine_CORDIC/CORDIC_Arch2.v:188]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.CORDIC_FSM_v2
Compiling module xil_defaultlib.counter_d(W=4)
Compiling module xil_defaultlib.counter_up(W=2)
Compiling module xil_defaultlib.d_ff_en(W=1)
Compiling module xil_defaultlib.d_ff_en(W=2)
Compiling module xil_defaultlib.d_ff_en(W=32)
Compiling module xil_defaultlib.Mux_2x1(W=32)
Compiling module xil_defaultlib.Simple_Subt(W=8,N=4)
Compiling module xil_defaultlib.LUT_ROM_32bits(W=32,N=4)
Compiling module xil_defaultlib.Mux_2x1(W=1)
Compiling module xil_defaultlib.Mux_3x1_b(W=32)
Compiling module xil_defaultlib.Op_Select
Compiling module xil_defaultlib.FSM_Add_Subtract
Compiling module xil_defaultlib.RegisterAdd(W=1)
Compiling module xil_defaultlib.RegisterAdd(W=2)
Compiling module xil_defaultlib.RegisterAdd(W=32)
Compiling module xil_defaultlib.Comparator(W=31)
Compiling module xil_defaultlib.xor_tri(W=32)
Compiling module xil_defaultlib.sgn_result
Compiling module xil_defaultlib.MultiplexTxT(W=31)
Compiling module xil_defaultlib.RegisterAdd(W=31)
Compiling module xil_defaultlib.Oper_Start_In(W=32)
Compiling module xil_defaultlib.Multiplexer_AC(W=8)
Compiling module xil_defaultlib.Mux_3x1(W=8)
Compiling module xil_defaultlib.add_sub_carry_out(W=8)
Compiling module xil_defaultlib.Greater_Comparator(W=9)
Compiling module xil_defaultlib.Comparator_Less(W=9)
Compiling module xil_defaultlib.Comparators(W_Exp=9)
Compiling module xil_defaultlib.RegisterAdd(W=8)
Compiling module xil_defaultlib.Exp_Operation(EW=8)
Compiling module xil_defaultlib.Mux_3x1(W=5)
Compiling module xil_defaultlib.Multiplexer_AC(W=26)
Compiling module xil_defaultlib.Multiplexer_AC(W=1)
Compiling module xil_defaultlib.Rotate_Mux_Array(SWR=26)
Compiling module xil_defaultlib.shift_mux_array(SWR=26,LEVEL=0)
Compiling module xil_defaultlib.shift_mux_array(SWR=26,LEVEL=1)
Compiling module xil_defaultlib.shift_mux_array(SWR=26,LEVEL=2)
Compiling module xil_defaultlib.RegisterAdd(W=26)
Compiling module xil_defaultlib.shift_mux_array(SWR=26,LEVEL=3)
Compiling module xil_defaultlib.shift_mux_array(SWR=26,LEVEL=4)
Compiling module xil_defaultlib.Mux_Array(SWR=26,EWR=5)
Compiling module xil_defaultlib.Barrel_Shifter(SWR=26,EWR=5)
Compiling module xil_defaultlib.add_sub_carry_out(W=26)
Compiling module xil_defaultlib.Add_Subt(SWR=26)
Compiling module xil_defaultlib.Priority_Codec_32
Compiling module xil_defaultlib.RegisterAdd(W=5)
Compiling module xil_defaultlib.LZD(SWR=26,EWR=5)
Compiling module xil_defaultlib.Round_Sgf_Dec
Compiling module xil_defaultlib.Mux_3x1(W=1)
Compiling module xil_defaultlib.Multiplexer_AC(W=23)
Compiling module xil_defaultlib.Tenth_Phase(W=32,EW=8,SW=23)
Compiling module xil_defaultlib.FPU_Add_Subtract_Function(W=32,E...
Compiling module xil_defaultlib.sign_inverter(W=32)
Compiling module xil_defaultlib.CORDIC_Arch2(W=32,EW=8,SW=23,SWR...
Compiling module xil_defaultlib.testbench_CORDIC_Arch2
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_CORDIC_Arch2_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.sim/CORDIC_COS_32bits_round01/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_CORDIC_Arch2_behav -key {Behavioral:CORDIC_COS_32bits_round01:Functional:testbench_CORDIC_Arch2} -tclbatch {testbench_CORDIC_Arch2.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source testbench_CORDIC_Arch2.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: Too many words specified in data file LUT_sincos_32.txt
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_CORDIC_Arch2_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 5937.867 ; gain = 28.805 ; free physical = 800 ; free virtual = 9092
run all
$finish called at time : 8553085 ns : File "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sim_1/new/testbench_CORDICArch2.v" Line 136
run: Time (s): cpu = 00:00:05 ; elapsed = 00:00:23 . Memory (MB): peak = 5937.867 ; gain = 0.000 ; free physical = 709 ; free virtual = 9039
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset CORDIC_COS_32bits_round01 -noclean_dir
INFO: [USF-XSim-27] Simulation object is 'CORDIC_COS_32bits_round01'
INFO: [USF-XSim-37] Inspecting design source files for 'testbench_CORDIC_Arch2' in fileset 'CORDIC_COS_32bits_round01'...
INFO: [USF-XSim-25] Exported '/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.sim/CORDIC_COS_32bits_round01/behav/CORDIC32_input_angles_dec.txt'
INFO: [USF-XSim-25] Exported '/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.sim/CORDIC_COS_32bits_round01/behav/CORDIC32_resultado_dec.txt'
INFO: [USF-XSim-25] Exported '/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.sim/CORDIC_COS_32bits_round01/behav/LUT_sincos_32.txt'
INFO: [USF-XSim-25] Exported '/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.sim/CORDIC_COS_32bits_round01/behav/LUT_sincos_64.txt'
INFO: [USF-XSim-25] Exported '/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.sim/CORDIC_COS_32bits_round01/behav/CORDIC32_resultado_hex.txt'
INFO: [USF-XSim-25] Exported '/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.sim/CORDIC_COS_32bits_round01/behav/CORDIC32_input_angles_hex.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'CORDIC_COS_32bits_round01'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.sim/CORDIC_COS_32bits_round01/behav'
xvlog -m64 --relax -prj testbench_CORDIC_Arch2_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer_AC
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/shift_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_mux_array
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Rotate_Mux_Array.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rotate_Mux_Array
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/RegisterAdd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterAdd
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Greater_Comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Greater_Comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Comparator_Less.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Comparator_Less
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/xor_tri.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xor_tri
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/sgn_result.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sgn_result
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Priority_Codec_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Priority_Codec_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Priority_Codec_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Priority_Codec_32
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Mux_Array.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_Array
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Mux_3x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_3x1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/MultiplexTxT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MultiplexTxT
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Comparators.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Comparators
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/add_sub_carry_out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_sub_carry_out
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Tenth_Phase.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Tenth_Phase
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Round_Sgf_Dec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Round_Sgf_Dec
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Oper_Start_In.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Oper_Start_In
INFO: [VRFC 10-2458] undeclared symbol sign_result, assumed default net type wire [/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Oper_Start_In.v:110]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/LZD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LZD
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/FSM_Add_Subtract.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM_Add_Subtract
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/exp_operation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Exp_Operation
INFO: [VRFC 10-2458] undeclared symbol Overflow_flag, assumed default net type wire [/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/exp_operation.v:63]
INFO: [VRFC 10-2458] undeclared symbol Underflow_flag, assumed default net type wire [/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/exp_operation.v:64]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Barrel_shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Barrel_Shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Add_Subt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Add_Subt
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/Coprocesador_CORDIC_RTL/sine_cosine_CORDIC/Simple_Subt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Simple_Subt
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/Coprocesador_CORDIC_RTL/sine_cosine_CORDIC/sign_inverter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_inverter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/Coprocesador_CORDIC_RTL/sine_cosine_CORDIC/Op_Select.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Op_Select
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/Coprocesador_CORDIC_RTL/sine_cosine_CORDIC/Mux_3x1_b.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_3x1_b
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/Coprocesador_CORDIC_RTL/sine_cosine_CORDIC/Mux_2x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_2x1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/Coprocesador_CORDIC_RTL/sine_cosine_CORDIC/LUT_ROM_64bits.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LUT_ROM_64bits
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/FPU_Add_Subtract_Function.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FPU_Add_Subtract_Function
INFO: [VRFC 10-2458] undeclared symbol zero_flag, assumed default net type wire [/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/FPU_Add_Subtract_Function.v:167]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/Coprocesador_CORDIC_RTL/sine_cosine_CORDIC/d_ff_en.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module d_ff_en
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/Coprocesador_CORDIC_RTL/sine_cosine_CORDIC/counter_up.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_up
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/Coprocesador_CORDIC_RTL/sine_cosine_CORDIC/counter_d.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_d
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/Coprocesador_CORDIC_RTL/sine_cosine_CORDIC/CORDIC_FSM_v2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CORDIC_FSM_v2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/Coprocesador_CORDIC_RTL/sine_cosine_CORDIC/LUT_ROM_32bits.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LUT_ROM_32bits
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/Coprocesador_CORDIC_RTL/sine_cosine_CORDIC/CORDIC_Arch2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CORDIC_Arch2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sim_1/new/testbench_CORDICArch2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_CORDIC_Arch2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.sim/CORDIC_COS_32bits_round01/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.sim/CORDIC_COS_32bits_round01/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2016.2/bin/unwrapped/lnx64.o/xelab -wto 661f593270664d72ac16119d9a408109 --debug typical --relax --mt 8 -d RMODE01=1 -d SINGLE=1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_CORDIC_Arch2_behav xil_defaultlib.testbench_CORDIC_Arch2 xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 4 for port d [/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/Coprocesador_CORDIC_RTL/sine_cosine_CORDIC/CORDIC_Arch2.v:176]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 2 for port d [/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/Coprocesador_CORDIC_RTL/sine_cosine_CORDIC/CORDIC_Arch2.v:188]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.CORDIC_FSM_v2
Compiling module xil_defaultlib.counter_d(W=4)
Compiling module xil_defaultlib.counter_up(W=2)
Compiling module xil_defaultlib.d_ff_en(W=1)
Compiling module xil_defaultlib.d_ff_en(W=2)
Compiling module xil_defaultlib.d_ff_en(W=32)
Compiling module xil_defaultlib.Mux_2x1(W=32)
Compiling module xil_defaultlib.Simple_Subt(W=8,N=4)
Compiling module xil_defaultlib.LUT_ROM_32bits(W=32,N=4)
Compiling module xil_defaultlib.Mux_2x1(W=1)
Compiling module xil_defaultlib.Mux_3x1_b(W=32)
Compiling module xil_defaultlib.Op_Select
Compiling module xil_defaultlib.FSM_Add_Subtract
Compiling module xil_defaultlib.RegisterAdd(W=1)
Compiling module xil_defaultlib.RegisterAdd(W=2)
Compiling module xil_defaultlib.RegisterAdd(W=32)
Compiling module xil_defaultlib.Comparator(W=31)
Compiling module xil_defaultlib.xor_tri(W=32)
Compiling module xil_defaultlib.sgn_result
Compiling module xil_defaultlib.MultiplexTxT(W=31)
Compiling module xil_defaultlib.RegisterAdd(W=31)
Compiling module xil_defaultlib.Oper_Start_In(W=32)
Compiling module xil_defaultlib.Multiplexer_AC(W=8)
Compiling module xil_defaultlib.Mux_3x1(W=8)
Compiling module xil_defaultlib.add_sub_carry_out(W=8)
Compiling module xil_defaultlib.Greater_Comparator(W=9)
Compiling module xil_defaultlib.Comparator_Less(W=9)
Compiling module xil_defaultlib.Comparators(W_Exp=9)
Compiling module xil_defaultlib.RegisterAdd(W=8)
Compiling module xil_defaultlib.Exp_Operation(EW=8)
Compiling module xil_defaultlib.Mux_3x1(W=5)
Compiling module xil_defaultlib.Multiplexer_AC(W=26)
Compiling module xil_defaultlib.Multiplexer_AC(W=1)
Compiling module xil_defaultlib.Rotate_Mux_Array(SWR=26)
Compiling module xil_defaultlib.shift_mux_array(SWR=26,LEVEL=0)
Compiling module xil_defaultlib.shift_mux_array(SWR=26,LEVEL=1)
Compiling module xil_defaultlib.shift_mux_array(SWR=26,LEVEL=2)
Compiling module xil_defaultlib.RegisterAdd(W=26)
Compiling module xil_defaultlib.shift_mux_array(SWR=26,LEVEL=3)
Compiling module xil_defaultlib.shift_mux_array(SWR=26,LEVEL=4)
Compiling module xil_defaultlib.Mux_Array(SWR=26,EWR=5)
Compiling module xil_defaultlib.Barrel_Shifter(SWR=26,EWR=5)
Compiling module xil_defaultlib.add_sub_carry_out(W=26)
Compiling module xil_defaultlib.Add_Subt(SWR=26)
Compiling module xil_defaultlib.Priority_Codec_32
Compiling module xil_defaultlib.RegisterAdd(W=5)
Compiling module xil_defaultlib.LZD(SWR=26,EWR=5)
Compiling module xil_defaultlib.Round_Sgf_Dec
Compiling module xil_defaultlib.Mux_3x1(W=1)
Compiling module xil_defaultlib.Multiplexer_AC(W=23)
Compiling module xil_defaultlib.Tenth_Phase(W=32,EW=8,SW=23)
Compiling module xil_defaultlib.FPU_Add_Subtract_Function(W=32,E...
Compiling module xil_defaultlib.sign_inverter(W=32)
Compiling module xil_defaultlib.CORDIC_Arch2(W=32,EW=8,SW=23,SWR...
Compiling module xil_defaultlib.testbench_CORDIC_Arch2
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_CORDIC_Arch2_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.sim/CORDIC_COS_32bits_round01/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_CORDIC_Arch2_behav -key {Behavioral:CORDIC_COS_32bits_round01:Functional:testbench_CORDIC_Arch2} -tclbatch {testbench_CORDIC_Arch2.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source testbench_CORDIC_Arch2.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: Too many words specified in data file LUT_sincos_32.txt
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_CORDIC_Arch2_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run all
$finish called at time : 7759965 ns : File "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sim_1/new/testbench_CORDICArch2.v" Line 136
run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:21 . Memory (MB): peak = 5937.887 ; gain = 0.000 ; free physical = 742 ; free virtual = 9046
set_property SOURCE_SET sources_1 [get_filesets CORDIC_COS_32bits_round01]
add_files -fileset CORDIC_COS_32bits_round11 -norecurse {/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.sim/CORDIC_COS_32bits_round00/behav/CORDIC32_input_angles_dec.txt /home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.sim/CORDIC_COS_32bits_round00/behav/CORDIC32_resultado_dec.txt /home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.sim/CORDIC_COS_32bits_round00/behav/LUT_sincos_32.txt /home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.sim/CORDIC_COS_32bits_round00/behav/LUT_sincos_64.txt /home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.sim/CORDIC_COS_32bits_round00/behav/CORDIC32_resultado_hex.txt /home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.sim/CORDIC_COS_32bits_round00/behav/CORDIC32_input_angles_hex.txt}
set_property SOURCE_SET sources_1 [get_filesets CORDIC_COS_32bits_round01]
add_files -fileset CORDIC_COS_32bits_round11 -norecurse /home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sim_1/new/testbench_CORDICArch2.v
current_fileset -simset [ get_filesets CORDIC_COS_32bits_round11 ]
update_compile_order -fileset CORDIC_COS_32bits_round11
launch_simulation -simset CORDIC_COS_32bits_round11 -noclean_dir
INFO: [USF-XSim-27] Simulation object is 'CORDIC_COS_32bits_round11'
INFO: [USF-XSim-37] Inspecting design source files for 'CORDIC_Arch3' in fileset 'CORDIC_COS_32bits_round11'...
INFO: [USF-XSim-25] Exported '/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.sim/CORDIC_COS_32bits_round11/behav/CORDIC32_input_angles_dec.txt'
INFO: [USF-XSim-25] Exported '/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.sim/CORDIC_COS_32bits_round11/behav/CORDIC32_resultado_dec.txt'
INFO: [USF-XSim-25] Exported '/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.sim/CORDIC_COS_32bits_round11/behav/LUT_sincos_32.txt'
INFO: [USF-XSim-25] Exported '/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.sim/CORDIC_COS_32bits_round11/behav/LUT_sincos_64.txt'
INFO: [USF-XSim-25] Exported '/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.sim/CORDIC_COS_32bits_round11/behav/CORDIC32_resultado_hex.txt'
INFO: [USF-XSim-25] Exported '/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.sim/CORDIC_COS_32bits_round11/behav/CORDIC32_input_angles_hex.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'CORDIC_COS_32bits_round11'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.sim/CORDIC_COS_32bits_round11/behav'
xvlog -m64 --relax -prj CORDIC_Arch3_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer_AC
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/shift_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_mux_array
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Rotate_Mux_Array.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rotate_Mux_Array
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/RegisterAdd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterAdd
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Greater_Comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Greater_Comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Comparator_Less.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Comparator_Less
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/xor_tri.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xor_tri
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/sgn_result.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sgn_result
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Priority_Codec_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Priority_Codec_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Priority_Codec_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Priority_Codec_32
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Mux_Array.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_Array
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Mux_3x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_3x1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/MultiplexTxT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MultiplexTxT
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Comparators.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Comparators
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/add_sub_carry_out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_sub_carry_out
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Tenth_Phase.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Tenth_Phase
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Round_Sgf_Dec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Round_Sgf_Dec
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Oper_Start_In.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Oper_Start_In
INFO: [VRFC 10-2458] undeclared symbol sign_result, assumed default net type wire [/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Oper_Start_In.v:110]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/LZD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LZD
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/FSM_Add_Subtract.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM_Add_Subtract
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/exp_operation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Exp_Operation
INFO: [VRFC 10-2458] undeclared symbol Overflow_flag, assumed default net type wire [/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/exp_operation.v:63]
INFO: [VRFC 10-2458] undeclared symbol Underflow_flag, assumed default net type wire [/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/exp_operation.v:64]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Barrel_shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Barrel_Shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Add_Subt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Add_Subt
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/Coprocesador_CORDIC_RTL/sine_cosine_CORDIC/Simple_Subt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Simple_Subt
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/Coprocesador_CORDIC_RTL/sine_cosine_CORDIC/sign_inverter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_inverter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/Coprocesador_CORDIC_RTL/sine_cosine_CORDIC/Op_Select.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Op_Select
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/Coprocesador_CORDIC_RTL/sine_cosine_CORDIC/Mux_3x1_b.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_3x1_b
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/Coprocesador_CORDIC_RTL/sine_cosine_CORDIC/Mux_2x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_2x1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/Coprocesador_CORDIC_RTL/sine_cosine_CORDIC/LUT_ROM_64bits.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LUT_ROM_64bits
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/FPU_Add_Subtract_Function.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FPU_Add_Subtract_Function
INFO: [VRFC 10-2458] undeclared symbol zero_flag, assumed default net type wire [/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/FPU_Add_Subtract_Function.v:167]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/Coprocesador_CORDIC_RTL/sine_cosine_CORDIC/d_ff_en.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module d_ff_en
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/Coprocesador_CORDIC_RTL/sine_cosine_CORDIC/counter_up.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_up
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/Coprocesador_CORDIC_RTL/sine_cosine_CORDIC/counter_d.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_d
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/Coprocesador_CORDIC_RTL/sine_cosine_CORDIC/CORDIC_FSM_v2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CORDIC_FSM_v2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/Coprocesador_CORDIC_RTL/sine_cosine_CORDIC/LUT_ROM_32bits.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LUT_ROM_32bits
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/new/CORDIC_Arch3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CORDIC_Arch3
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.sim/CORDIC_COS_32bits_round11/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.sim/CORDIC_COS_32bits_round11/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2016.2/bin/unwrapped/lnx64.o/xelab -wto 661f593270664d72ac16119d9a408109 --debug typical --relax --mt 8 -d RMODE11=1 -d SINGLE=1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CORDIC_Arch3_behav xil_defaultlib.CORDIC_Arch3 xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 4 for port d [/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/new/CORDIC_Arch3.v:176]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 2 for port d [/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/new/CORDIC_Arch3.v:188]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.CORDIC_FSM_v2
Compiling module xil_defaultlib.counter_d(W=4)
Compiling module xil_defaultlib.counter_up(W=2)
Compiling module xil_defaultlib.d_ff_en(W=1)
Compiling module xil_defaultlib.d_ff_en(W=2)
Compiling module xil_defaultlib.d_ff_en(W=32)
Compiling module xil_defaultlib.Mux_2x1(W=32)
Compiling module xil_defaultlib.Simple_Subt(W=8,N=4)
Compiling module xil_defaultlib.LUT_ROM_32bits(W=32,N=4)
Compiling module xil_defaultlib.Mux_2x1(W=1)
Compiling module xil_defaultlib.Mux_3x1_b(W=32)
Compiling module xil_defaultlib.Op_Select
Compiling module xil_defaultlib.FSM_Add_Subtract
Compiling module xil_defaultlib.RegisterAdd(W=1)
Compiling module xil_defaultlib.RegisterAdd(W=2)
Compiling module xil_defaultlib.RegisterAdd(W=32)
Compiling module xil_defaultlib.Comparator(W=31)
Compiling module xil_defaultlib.xor_tri(W=32)
Compiling module xil_defaultlib.sgn_result
Compiling module xil_defaultlib.MultiplexTxT(W=31)
Compiling module xil_defaultlib.RegisterAdd(W=31)
Compiling module xil_defaultlib.Oper_Start_In(W=32)
Compiling module xil_defaultlib.Multiplexer_AC(W=8)
Compiling module xil_defaultlib.Mux_3x1(W=8)
Compiling module xil_defaultlib.add_sub_carry_out(W=8)
Compiling module xil_defaultlib.Greater_Comparator(W=9)
Compiling module xil_defaultlib.Comparator_Less(W=9)
Compiling module xil_defaultlib.Comparators(W_Exp=9)
Compiling module xil_defaultlib.RegisterAdd(W=8)
Compiling module xil_defaultlib.Exp_Operation(EW=8)
Compiling module xil_defaultlib.Mux_3x1(W=5)
Compiling module xil_defaultlib.Multiplexer_AC(W=26)
Compiling module xil_defaultlib.Multiplexer_AC(W=1)
Compiling module xil_defaultlib.Rotate_Mux_Array(SWR=26)
Compiling module xil_defaultlib.shift_mux_array(SWR=26,LEVEL=0)
Compiling module xil_defaultlib.shift_mux_array(SWR=26,LEVEL=1)
Compiling module xil_defaultlib.shift_mux_array(SWR=26,LEVEL=2)
Compiling module xil_defaultlib.RegisterAdd(W=26)
Compiling module xil_defaultlib.shift_mux_array(SWR=26,LEVEL=3)
Compiling module xil_defaultlib.shift_mux_array(SWR=26,LEVEL=4)
Compiling module xil_defaultlib.Mux_Array(SWR=26,EWR=5)
Compiling module xil_defaultlib.Barrel_Shifter(SWR=26,EWR=5)
Compiling module xil_defaultlib.add_sub_carry_out(W=26)
Compiling module xil_defaultlib.Add_Subt(SWR=26)
Compiling module xil_defaultlib.Priority_Codec_32
Compiling module xil_defaultlib.RegisterAdd(W=5)
Compiling module xil_defaultlib.LZD(SWR=26,EWR=5)
Compiling module xil_defaultlib.Round_Sgf_Dec
Compiling module xil_defaultlib.Mux_3x1(W=1)
Compiling module xil_defaultlib.Multiplexer_AC(W=23)
Compiling module xil_defaultlib.Tenth_Phase(W=32,EW=8,SW=23)
Compiling module xil_defaultlib.FPU_Add_Subtract_Function(W=32,E...
Compiling module xil_defaultlib.sign_inverter(W=32)
Compiling module xil_defaultlib.CORDIC_Arch3
Compiling module xil_defaultlib.glbl
Built simulation snapshot CORDIC_Arch3_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:35 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source /home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.sim/CORDIC_COS_32bits_round11/behav/xsim.dir/CORDIC_Arch3_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sun Sep 18 13:16:40 2016...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.sim/CORDIC_COS_32bits_round11/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "CORDIC_Arch3_behav -key {Behavioral:CORDIC_COS_32bits_round11:Functional:CORDIC_Arch3} -tclbatch {CORDIC_Arch3.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source CORDIC_Arch3.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: Too many words specified in data file LUT_sincos_32.txt
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CORDIC_Arch3_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run 1000 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property top testbench_CORDIC_Arch2 [get_filesets CORDIC_COS_32bits_round11]
set_property top_lib xil_defaultlib [get_filesets CORDIC_COS_32bits_round11]
update_compile_order -fileset CORDIC_COS_32bits_round11
launch_simulation -simset CORDIC_COS_32bits_round11 -noclean_dir
INFO: [USF-XSim-27] Simulation object is 'CORDIC_COS_32bits_round11'
INFO: [USF-XSim-37] Inspecting design source files for 'testbench_CORDIC_Arch2' in fileset 'CORDIC_COS_32bits_round11'...
INFO: [USF-XSim-25] Exported '/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.sim/CORDIC_COS_32bits_round11/behav/CORDIC32_input_angles_dec.txt'
INFO: [USF-XSim-25] Exported '/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.sim/CORDIC_COS_32bits_round11/behav/CORDIC32_resultado_dec.txt'
INFO: [USF-XSim-25] Exported '/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.sim/CORDIC_COS_32bits_round11/behav/LUT_sincos_32.txt'
INFO: [USF-XSim-25] Exported '/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.sim/CORDIC_COS_32bits_round11/behav/LUT_sincos_64.txt'
INFO: [USF-XSim-25] Exported '/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.sim/CORDIC_COS_32bits_round11/behav/CORDIC32_resultado_hex.txt'
INFO: [USF-XSim-25] Exported '/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.sim/CORDIC_COS_32bits_round11/behav/CORDIC32_input_angles_hex.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'CORDIC_COS_32bits_round11'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.sim/CORDIC_COS_32bits_round11/behav'
xvlog -m64 --relax -prj testbench_CORDIC_Arch2_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer_AC
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/shift_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_mux_array
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Rotate_Mux_Array.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rotate_Mux_Array
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/RegisterAdd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterAdd
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Greater_Comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Greater_Comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Comparator_Less.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Comparator_Less
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/xor_tri.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xor_tri
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/sgn_result.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sgn_result
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Priority_Codec_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Priority_Codec_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Priority_Codec_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Priority_Codec_32
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Mux_Array.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_Array
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Mux_3x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_3x1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/MultiplexTxT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MultiplexTxT
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Comparators.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Comparators
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/add_sub_carry_out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_sub_carry_out
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Tenth_Phase.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Tenth_Phase
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Round_Sgf_Dec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Round_Sgf_Dec
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Oper_Start_In.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Oper_Start_In
INFO: [VRFC 10-2458] undeclared symbol sign_result, assumed default net type wire [/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Oper_Start_In.v:110]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/LZD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LZD
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/FSM_Add_Subtract.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM_Add_Subtract
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/exp_operation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Exp_Operation
INFO: [VRFC 10-2458] undeclared symbol Overflow_flag, assumed default net type wire [/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/exp_operation.v:63]
INFO: [VRFC 10-2458] undeclared symbol Underflow_flag, assumed default net type wire [/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/exp_operation.v:64]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Barrel_shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Barrel_Shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Add_Subt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Add_Subt
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/Coprocesador_CORDIC_RTL/sine_cosine_CORDIC/Simple_Subt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Simple_Subt
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/Coprocesador_CORDIC_RTL/sine_cosine_CORDIC/sign_inverter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_inverter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/Coprocesador_CORDIC_RTL/sine_cosine_CORDIC/Op_Select.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Op_Select
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/Coprocesador_CORDIC_RTL/sine_cosine_CORDIC/Mux_3x1_b.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_3x1_b
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/Coprocesador_CORDIC_RTL/sine_cosine_CORDIC/Mux_2x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_2x1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/Coprocesador_CORDIC_RTL/sine_cosine_CORDIC/LUT_ROM_64bits.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LUT_ROM_64bits
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/FPU_Add_Subtract_Function.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FPU_Add_Subtract_Function
INFO: [VRFC 10-2458] undeclared symbol zero_flag, assumed default net type wire [/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/FPU_Add_Subtract_Function.v:167]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/Coprocesador_CORDIC_RTL/sine_cosine_CORDIC/d_ff_en.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module d_ff_en
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/Coprocesador_CORDIC_RTL/sine_cosine_CORDIC/counter_up.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_up
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/Coprocesador_CORDIC_RTL/sine_cosine_CORDIC/counter_d.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_d
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/Coprocesador_CORDIC_RTL/sine_cosine_CORDIC/CORDIC_FSM_v2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CORDIC_FSM_v2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/Coprocesador_CORDIC_RTL/sine_cosine_CORDIC/LUT_ROM_32bits.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LUT_ROM_32bits
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/Coprocesador_CORDIC_RTL/sine_cosine_CORDIC/CORDIC_Arch2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CORDIC_Arch2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sim_1/new/testbench_CORDICArch2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_CORDIC_Arch2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.sim/CORDIC_COS_32bits_round11/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.sim/CORDIC_COS_32bits_round11/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2016.2/bin/unwrapped/lnx64.o/xelab -wto 661f593270664d72ac16119d9a408109 --debug typical --relax --mt 8 -d RMODE11=1 -d SINGLE=1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_CORDIC_Arch2_behav xil_defaultlib.testbench_CORDIC_Arch2 xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 4 for port d [/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/Coprocesador_CORDIC_RTL/sine_cosine_CORDIC/CORDIC_Arch2.v:176]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 2 for port d [/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sources_1/imports/Floating-Point-Unit-master/Coprocesador_CORDIC_RTL/sine_cosine_CORDIC/CORDIC_Arch2.v:188]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.CORDIC_FSM_v2
Compiling module xil_defaultlib.counter_d(W=4)
Compiling module xil_defaultlib.counter_up(W=2)
Compiling module xil_defaultlib.d_ff_en(W=1)
Compiling module xil_defaultlib.d_ff_en(W=2)
Compiling module xil_defaultlib.d_ff_en(W=32)
Compiling module xil_defaultlib.Mux_2x1(W=32)
Compiling module xil_defaultlib.Simple_Subt(W=8,N=4)
Compiling module xil_defaultlib.LUT_ROM_32bits(W=32,N=4)
Compiling module xil_defaultlib.Mux_2x1(W=1)
Compiling module xil_defaultlib.Mux_3x1_b(W=32)
Compiling module xil_defaultlib.Op_Select
Compiling module xil_defaultlib.FSM_Add_Subtract
Compiling module xil_defaultlib.RegisterAdd(W=1)
Compiling module xil_defaultlib.RegisterAdd(W=2)
Compiling module xil_defaultlib.RegisterAdd(W=32)
Compiling module xil_defaultlib.Comparator(W=31)
Compiling module xil_defaultlib.xor_tri(W=32)
Compiling module xil_defaultlib.sgn_result
Compiling module xil_defaultlib.MultiplexTxT(W=31)
Compiling module xil_defaultlib.RegisterAdd(W=31)
Compiling module xil_defaultlib.Oper_Start_In(W=32)
Compiling module xil_defaultlib.Multiplexer_AC(W=8)
Compiling module xil_defaultlib.Mux_3x1(W=8)
Compiling module xil_defaultlib.add_sub_carry_out(W=8)
Compiling module xil_defaultlib.Greater_Comparator(W=9)
Compiling module xil_defaultlib.Comparator_Less(W=9)
Compiling module xil_defaultlib.Comparators(W_Exp=9)
Compiling module xil_defaultlib.RegisterAdd(W=8)
Compiling module xil_defaultlib.Exp_Operation(EW=8)
Compiling module xil_defaultlib.Mux_3x1(W=5)
Compiling module xil_defaultlib.Multiplexer_AC(W=26)
Compiling module xil_defaultlib.Multiplexer_AC(W=1)
Compiling module xil_defaultlib.Rotate_Mux_Array(SWR=26)
Compiling module xil_defaultlib.shift_mux_array(SWR=26,LEVEL=0)
Compiling module xil_defaultlib.shift_mux_array(SWR=26,LEVEL=1)
Compiling module xil_defaultlib.shift_mux_array(SWR=26,LEVEL=2)
Compiling module xil_defaultlib.RegisterAdd(W=26)
Compiling module xil_defaultlib.shift_mux_array(SWR=26,LEVEL=3)
Compiling module xil_defaultlib.shift_mux_array(SWR=26,LEVEL=4)
Compiling module xil_defaultlib.Mux_Array(SWR=26,EWR=5)
Compiling module xil_defaultlib.Barrel_Shifter(SWR=26,EWR=5)
Compiling module xil_defaultlib.add_sub_carry_out(W=26)
Compiling module xil_defaultlib.Add_Subt(SWR=26)
Compiling module xil_defaultlib.Priority_Codec_32
Compiling module xil_defaultlib.RegisterAdd(W=5)
Compiling module xil_defaultlib.LZD(SWR=26,EWR=5)
Compiling module xil_defaultlib.Round_Sgf_Dec
Compiling module xil_defaultlib.Mux_3x1(W=1)
Compiling module xil_defaultlib.Multiplexer_AC(W=23)
Compiling module xil_defaultlib.Tenth_Phase(W=32,EW=8,SW=23)
Compiling module xil_defaultlib.FPU_Add_Subtract_Function(W=32,E...
Compiling module xil_defaultlib.sign_inverter(W=32)
Compiling module xil_defaultlib.CORDIC_Arch2(W=32,EW=8,SW=23,SWR...
Compiling module xil_defaultlib.testbench_CORDIC_Arch2
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_CORDIC_Arch2_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:35 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source /home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.sim/CORDIC_COS_32bits_round11/behav/xsim.dir/testbench_CORDIC_Arch2_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sun Sep 18 13:17:23 2016...
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.sim/CORDIC_COS_32bits_round11/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_CORDIC_Arch2_behav -key {Behavioral:CORDIC_COS_32bits_round11:Functional:testbench_CORDIC_Arch2} -tclbatch {testbench_CORDIC_Arch2.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source testbench_CORDIC_Arch2.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: Too many words specified in data file LUT_sincos_32.txt
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_CORDIC_Arch2_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run all
$finish called at time : 7754485 ns : File "/home/jorge/Documents/Karatsuba_FPU/CORDICO/CORDICO.srcs/sim_1/new/testbench_CORDICArch2.v" Line 136
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:21 . Memory (MB): peak = 5940.246 ; gain = 0.000 ; free physical = 742 ; free virtual = 9065
archive_project /home/jorge/Documents/Karatsuba_FPU/CORDICO_Pruebas_Redondeo.xpr.zip -force -include_config_settings
INFO: [Coretcl 2-137] starting archive...
INFO: [Coretcl 2-1499] Saving project copy to temporary location './.Xil/Vivado-2333-jorge-pc' for archiving project
Scanning sources...
Finished scanning sources
INFO: [Coretcl 2-1211] Creating project copy for archival...
INFO: [Coretcl 2-1213] Including run results for 'synth_1'
INFO: [Coretcl 2-1213] Including run results for 'impl_1'
INFO: [Coretcl 2-1212] Importing remotely added design sources and verilog include files (if any)...
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'CORDIC_COS_32bits_round00'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'CORDIC_COS_32bits_round01'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'CORDIC_COS_32bits_round10'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'CORDIC_COS_32bits_round11'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'sim_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sim_1'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'sources_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sources_1'
