;redcode
;assert 1
	SPL 0, <-2
	CMP -207, <-122
	MOV -1, <-26
	MOV -7, <-20
	DJN -1, @-20
	CMP @-207, <122
	SUB @0, @2
	SUB 20, @12
	ADD 270, 60
	SUB @0, @2
	SUB @0, @2
	CMP 20, @12
	CMP 20, @12
	SUB -110, 103
	SPL -110, 103
	SLT 20, @12
	CMP @0, @2
	SUB 270, 60
	SUB @0, @2
	SUB @0, @2
	SUB @0, @2
	ADD 270, 60
	SLT 130, 9
	SLT 20, @12
	ADD 270, 60
	ADD @-127, 100
	SLT 130, 9
	CMP @0, @2
	SPL -110, 103
	SUB @1, @2
	SUB @1, @2
	SUB #270, <1
	ADD #270, <1
	ADD #270, <1
	ADD 270, 60
	SUB 20, @12
	CMP 20, @12
	SUB 270, 60
	SPL 90, <2
	CMP 20, @12
	SUB 20, @12
	SUB @0, <2
	ADD @-127, 100
	SPL 0, <-2
	CMP -207, <-122
	ADD @-127, 100
	ADD @-127, 100
	SUB @121, 103
	CMP -207, <-122
	ADD #270, <1
	ADD #270, <1
	SUB @0, @2
	SUB @0, @2
