Checking out Encounter license ...
Encounter_Digital_Impl_Sys_XL 9.1 license checkout succeeded.
You can run 2 CPU jobs with the base license that is currently checked out.
If required, use the setMultiCpuUsage command to enable multi-CPU processing.
This Encounter release has been compiled with OA version 22.04-p058.
*******************************************************************
*   Copyright (c)  Cadence Design Systems, Inc.  1996 - 2009.     *
*                     All rights reserved.                        *
*                                                                 *
*                                                                 *
*                                                                 *
* This program contains confidential and trade secret information *
* of Cadence Design Systems, Inc. and is protected by copyright   *
* law and international treaties.  Any reproduction, use,         *
* distribution or disclosure of this program or any portion of it,*
* or any attempt to obtain a human-readable version of this       *
* program, without the express, prior written consent of          *
* Cadence Design Systems, Inc., is strictly prohibited.           *
*                                                                 *
*                 Cadence Design Systems, Inc.                    *
*                    2655 Seely Avenue                            *
*                   San Jose, CA 95134,  USA                      *
*                                                                 *
*                                                                 *
*******************************************************************

@(#)CDS: Encounter v09.11-s084_1 (32bit) 04/26/2010 12:41 (Linux 2.6)
@(#)CDS: NanoRoute v09.11-s008 NR100226-1806/USR63-UB (database version 2.30, 93.1.1) {superthreading v1.14}
@(#)CDS: CeltIC v09.11-s011_1 (32bit) 03/04/2010 09:23:40 (Linux 2.6.9-78.0.25.ELsmp)
@(#)CDS: CTE 09.11-s016_1 (32bit) Apr  8 2010 03:34:50 (Linux 2.6.9-78.0.25.ELsmp)
@(#)CDS: CPE v09.11-s023
--- Starting "Encounter v09.11-s084_1" on Tue Mar 21 14:43:28 2017 (mem=46.7M) ---
--- Running on 5013-w19 (x86_64 w/Linux 2.6.32-573.3.1.el6.x86_64) ---
This version was compiled on Mon Apr 26 12:41:13 PDT 2010.
Set DBUPerIGU to 1000.
Set net toggle Scale Factor to 1.00
Set Shrink Factor to 1.00000
<CMD> loadConfig Scripts/sorter_top.conf 0
Reading config file - Scripts/sorter_top.conf
<CMD> commitConfig

Loading Lef file /CMC/EDA/kits/gpdk_MIET_2.0/GSCLib_3.0/lef/GSCLib_3.0.lef...
Set DBUPerIGU to M2 pitch 1320.
Initializing default via types and wire widths ...

Loading Lef file /CMC/EDA/kits/gpdk_MIET_2.0/GSCLib_IO_1.4/lef/GSCLib_IO.lef...

Power Planner/ViaGen version 8.1.46 promoted on 02/17/2009.
viaInitial starts at Tue Mar 21 14:43:41 2017
**WARN: (ENCPP-556):	a SAMENET rule between different layers for a 6 layer technology is probably a mistake. Stacked vias will be difficult to create and probably will not be what you want. Check your DRC manual to see if you can remove this rule from your LEF file: 
	SAMENET Via1 Via2 0.300 ;
**WARN: (ENCPP-544):	You didn't use the STACK keyword with the LEF SAMENET rule. Stacked vias might not be created correctly.  
	SAMENET Via1 Via2 0.300 ;
**WARN: (ENCPP-556):	a SAMENET rule between different layers for a 6 layer technology is probably a mistake. Stacked vias will be difficult to create and probably will not be what you want. Check your DRC manual to see if you can remove this rule from your LEF file: 
	SAMENET Via2 Via3 0.300 ;
**WARN: (ENCPP-544):	You didn't use the STACK keyword with the LEF SAMENET rule. Stacked vias might not be created correctly.  
	SAMENET Via2 Via3 0.300 ;
**WARN: (ENCPP-556):	a SAMENET rule between different layers for a 6 layer technology is probably a mistake. Stacked vias will be difficult to create and probably will not be what you want. Check your DRC manual to see if you can remove this rule from your LEF file: 
	SAMENET Via3 Via4 0.300 ;
**WARN: (ENCPP-544):	You didn't use the STACK keyword with the LEF SAMENET rule. Stacked vias might not be created correctly.  
	SAMENET Via3 Via4 0.300 ;
**WARN: (ENCPP-556):	a SAMENET rule between different layers for a 6 layer technology is probably a mistake. Stacked vias will be difficult to create and probably will not be what you want. Check your DRC manual to see if you can remove this rule from your LEF file: 
	SAMENET Via4 Via5 0.300 ;
**WARN: (ENCPP-544):	You didn't use the STACK keyword with the LEF SAMENET rule. Stacked vias might not be created correctly.  
	SAMENET Via4 Via5 0.300 ;
**WARN: (ENCPP-557):	a single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. You should remove this statement from your LEF file.
	VIARULE TURNMetal1 GENERATE
**WARN: (ENCPP-557):	a single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. You should remove this statement from your LEF file.
	VIARULE TURNMetal2 GENERATE
**WARN: (ENCPP-557):	a single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. You should remove this statement from your LEF file.
	VIARULE TURNMetal3 GENERATE
**WARN: (ENCPP-557):	a single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. You should remove this statement from your LEF file.
	VIARULE TURNMetal4 GENERATE
**WARN: (ENCPP-557):	a single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. You should remove this statement from your LEF file.
	VIARULE TURNMetal5 GENERATE
**WARN: (ENCPP-557):	a single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. You should remove this statement from your LEF file.
	VIARULE TURNMetal6 GENERATE
viaInitial ends at Tue Mar 21 14:43:41 2017
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist 'Synthesized/sorter_top.v'
Reading verilog netlist '/CMC/EDA/kits/gpdk_MIET_2.0/GSCLib_3.0/verilog/GSCLib_3.0_stub.v'

*** Memory Usage v0.159.2.6.2.1 (Current mem = 255.953M, initial mem = 46.672M) ***
*** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=256.0M) ***
Set top cell to sorter_top.
Reading common timing library '/CMC/EDA/kits/gpdk_MIET_2.0/GSCLib_IO_1.4/timing/GSCLib_IO.lib' ...
**WARN: (TECHLIB-9018):	Nominal Condition 'nom_process' is not defined in timing library. Assuming default value '1'. Setting this attribute is recommended as it can impact timing and SI results.
**WARN: (TECHLIB-9018):	Nominal Condition 'nom_voltage' is not defined in timing library. Assuming default value '3.3'. Setting this attribute is recommended as it can impact timing and SI results.
**WARN: (TECHLIB-9018):	Nominal Condition 'nom_temperature' is not defined in timing library. Assuming default value '25'. Setting this attribute is recommended as it can impact timing and SI results.
**WARN: (TECHLIB-9108):	input_threshold_pct_rise not specifed in the library, using .lib default of 50%.
**WARN: (TECHLIB-9108):	slew_lower_threshold_pct_rise not specifed in the library, using .lib default of 20%.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'PCI33DGZ' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'EN' of cell 'PCI33DGZ' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'PAD' of cell 'PCI33DGZ' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'PAD' of cell 'PCI33DGZ' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'PCI33DGZ' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'PCI33SDGZ' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'EN' of cell 'PCI33SDGZ' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'PAD' of cell 'PCI33SDGZ' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'PAD' of cell 'PCI33SDGZ' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'PCI33SDGZ' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'PCI66DGZ' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'EN' of cell 'PCI66DGZ' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'PAD' of cell 'PCI66DGZ' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'PAD' of cell 'PCI66DGZ' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'PCI66DGZ' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'PCI66SDGZ' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'EN' of cell 'PCI66SDGZ' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'PAD' of cell 'PCI66SDGZ' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'PAD' of cell 'PCI66SDGZ' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'PCI66SDGZ' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
 read 130 cells in library 'GSCLib_IO' 
Reading common timing library '/CMC/EDA/kits/gpdk_MIET_2.0/GSCLib_3.0/timing/GSCLib_3.0.lib' ...
 read 38 cells in library 'GSCLib_2.0' 
*** End library_loading (cpu=0.00min, mem=1.8M, fe_cpu=0.05min, fe_mem=257.8M) ***
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell sorter_top ...
*** Netlist is unique.
** info: there are 179 modules.
** info: there are 221 stdCell insts.
** info: there are 33 Pad insts.

*** Memory Usage v0.159.2.6.2.1 (Current mem = 258.270M, initial mem = 46.672M) ***
**ERROR: (ENCCTE-29):	**ERROR: Cannot open (for read) Timing Constraint file: "/afs/ualberta.ca/home/a/k/akolkar/ece403-lab3/Encounter/sorter_top_final.enc.dat/sorter_top.pt".
Reasonfor error: No such file or directory
**ERROR: (ENCSYT-16027):	Failed to read timing constraint file /afs/ualberta.ca/home/a/k/akolkar/ece403-lab3/Encounter/sorter_top_final.enc.dat/sorter_top.pt
Total number of combinational cells: 28
Total number of sequential cells: 5
Total number of tristate cells: 5
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFX1 BUFX3 CLKBUFX1 CLKBUFX3 CLKBUFX2
Total number of usable buffers: 5
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: INVX1 INVX2 INVX4 INVX8
Total number of usable inverters: 4
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells:
Total number of identified usable delay cells: 0
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
No delay cells were detected in the set of buffers. Buffers will be used to fix hold violations.
*info: set bottom ioPad orient R180
Initializing I/O assignment ...
Horizontal Layer M1 offset = 660 (guessed)
Vertical Layer M2 offset = 660 (derived)
Suggestion: specify LAYER OFFSET in LEF file
Reason: hard to extract LAYER OFFSET from standard cells
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF.
Set Input Pin Transition Delay as 0.1 ps.
PreRoute Cap Scale Factor :        1.00
PreRoute Res Scale Factor :        1.00
PostRoute Cap Scale Factor :       1.00
PostRoute Res Scale Factor :       1.00
PostRoute XCap Scale Factor :      1.00

PreRoute Clock Cap Scale Factor :  1.00	[Derived from postRoute_cap (effortLevel low)]
PreRoute Clock Res Scale Factor :  1.00	[Derived from postRoute_res (effortLevel low)]
PostRoute Clock Cap Scale Factor : 1.00	[Derived from postRoute_cap (effortLevel low)]
PostRoute Clock Res Scale Factor : 1.00	[Derived from postRoute_res (effortLevel low)]
Set XCapacitance Thresholds: total_c_threshold to 5.00 [fF], and relative_c_threshold to 0.01
**WARN: (ENCCK-2057):	Failed to set CTS cell: buf**WARN: (ENCCK-2057):	Failed to set CTS cell: inv**ERROR: (ENCSYUTIL-96):	Cannot open (for read) Timing Constraint file: "/afs/ualberta.ca/home/a/k/akolkar/ece403-lab3/Encounter/sorter_top_final.enc.dat/sorter_top.pt".
Reason for error: No such file or directory.
<CMD> loadIoFile Scripts/sorter_top.io
Reading IO assignment file "Scripts/sorter_top.io" ...
Horizontal Layer M1 offset = 660 (guessed)
Vertical Layer M2 offset = 660 (derived)
Suggestion: specify LAYER OFFSET in LEF file
Reason: hard to extract LAYER OFFSET from standard cells
<CMD> getIoFlowFlag
<CMD> setFPlanRowSpacingAndType 0.66 1
<CMD> setBottomIoPadOrient R180
*info: set bottom ioPad orient R180
<CMD> setIoFlowFlag 0
<CMD> floorPlan -site CORE -r 0.05882352941 0.7 20 20 20 20
Adjusting Core to Left to: 20.1000. Core to Bottom to: 20.1000.
Horizontal Layer M1 offset = 660 (guessed)
Vertical Layer M2 offset = 660 (derived)
Suggestion: specify LAYER OFFSET in LEF file
Reason: hard to extract LAYER OFFSET from standard cells
<CMD> uiSetTool select
<CMD> getIoFlowFlag
<CMD> addRing -spacing_bottom 1 -width_left 5 -width_bottom 5 -width_top 5 -spacing_top 1 -layer_bottom Metal1 -stacked_via_top_layer Metal6 -width_right 5 -around core -jog_distance 0.33 -offset_bottom 2 -layer_top Metal1 -threshold 0.33 -offset_left 2 -spacing_right 1 -spacing_left 1 -offset_right 2 -offset_top 2 -layer_right Metal2 -nets {GRND POWR } -stacked_via_bottom_layer Metal1 -layer_left Metal2


The power planner created 8 wires.

<CMD> addStripe -block_ring_top_layer_limit Metal3 -max_same_layer_jog_length 0.6 -padcore_ring_bottom_layer_limit Metal1 -set_to_set_distance 100 -stacked_via_top_layer Metal6 -padcore_ring_top_layer_limit Metal3 -spacing 1 -xleft_offset 100 -xright_offset 100 -merge_stripes_value 0.33 -layer Metal2 -block_ring_bottom_layer_limit Metal1 -width 2 -nets {GRND POWR } -stacked_via_bottom_layer Metal1
**WARN: (ENCPP-2008):	AddStripe option -remove_floating_stripe_over_block is ON so all fragmented stripes within a block will be removed.
  To turn OFF, setAddStripeOption -remove_floating_stripe_over_block 0.

Starting stripe generation ...
Stripe generation is complete.

The power planner created 26 wires.

<CMD> getMultiCpuUsage -localCpu
<CMD> setPlaceMode -fp false
<CMD> placeDesign -prePlaceOpt
*** Starting placeDesign default flow ***
**ERROR: (ENCSYUTIL-96):	Cannot open (for read) Timing Constraint file: "/afs/ualberta.ca/home/a/k/akolkar/ece403-lab3/Encounter/sorter_top_final.enc.dat/sorter_top.pt".
Reason for error: No such file or directory.
*** Start deleteBufferTree ***
**ERROR: (ENCSYUTIL-96):	Cannot open (for read) Timing Constraint file: "/afs/ualberta.ca/home/a/k/akolkar/ece403-lab3/Encounter/sorter_top_final.enc.dat/sorter_top.pt".
Reason for error: No such file or directory.
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 273.7M)
Number of Loop : 0
Start delay calculation (mem=273.734M)...
Delay calculation completed. (cpu=0:00:00.0 real=0:00:00.0 mem=277.742M 0)
*** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 277.7M) ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist
*summary: 0 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:00.0) ***
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
Extracting macro/IO cell pins and blockage ...... 
Pin and blockage extraction finished
*** Starting "NanoPlace(TM) placement v0.892.2.8.2.1 (mem=277.7M)" ...
*** Build Buffered Sizing Timing Model
(cpu=0:00:00.0 mem=277.7M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:00.0 mem=277.7M) ***
Options: timingDriven ignoreScan ignoreSpare pinGuide gpeffort=medium 
**WARN: (ENCDB-2082):	Scan chains were not defined, -ignoreScan option will be ignored. 
Please first define the scan chains before using this option.
**ERROR: (ENCSYUTIL-96):	Cannot open (for read) Timing Constraint file: "/afs/ualberta.ca/home/a/k/akolkar/ece403-lab3/Encounter/sorter_top_final.enc.dat/sorter_top.pt".
Reason for error: No such file or directory.
**ERROR: (ENCCTE-8):	CTE TimingGraph Initialization Failed due to previous errors. This may cause CTE not reporting any paths. Check the logfile for the errors and fix them.
**ERROR: (ENCSYUTIL-96):	Cannot open (for read) Timing Constraint file: "/afs/ualberta.ca/home/a/k/akolkar/ece403-lab3/Encounter/sorter_top_final.enc.dat/sorter_top.pt".
Reason for error: No such file or directory.
**WARN: (ENCSP-162):	Failed to build timing graph.
Timing-driven placement option disabled.
#std cell=221 #block=0 (0 floating + 0 preplaced) #ioInst=40 #net=283 #term=918 #term/net=3.24, #fixedIo=40, #floatIo=0, #fixedPin=33, #floatPin=0
stdCell: 221 single + 0 double + 0 multi
Total standard cell length = 2.3001 (mm), area = 0.0182 (mm^2)
Average module density = 0.325.
Density for the design = 0.325.
       = stdcell_area 3485 (18217 um^2) / alloc_area 10730 (56088 um^2).
Pin Density = 0.263.
            = total # of pins 918 / total Instance area 3485.
Iteration  1: Total net bbox = 1.628e+04 (1.47e+04 1.60e+03)
              Est.  stn bbox = 1.628e+04 (1.47e+04 1.60e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 278.0M
Iteration  2: Total net bbox = 1.628e+04 (1.47e+04 1.60e+03)
              Est.  stn bbox = 1.628e+04 (1.47e+04 1.60e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 278.0M
Iteration  3: Total net bbox = 1.628e+04 (1.47e+04 1.60e+03)
              Est.  stn bbox = 1.628e+04 (1.47e+04 1.60e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 278.0M
Iteration  4: Total net bbox = 1.628e+04 (1.47e+04 1.60e+03)
              Est.  stn bbox = 1.628e+04 (1.47e+04 1.60e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 278.0M
Iteration  5: Total net bbox = 1.946e+04 (1.78e+04 1.64e+03)
              Est.  stn bbox = 1.946e+04 (1.78e+04 1.64e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 278.0M
Iteration  6: Total net bbox = 1.975e+04 (1.81e+04 1.63e+03)
              Est.  stn bbox = 1.975e+04 (1.81e+04 1.63e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 278.1M
Iteration  7: Total net bbox = 1.985e+04 (1.82e+04 1.63e+03)
              Est.  stn bbox = 1.985e+04 (1.82e+04 1.63e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 278.1M
Iteration  8: Total net bbox = 1.975e+04 (1.79e+04 1.83e+03)
              Est.  stn bbox = 1.975e+04 (1.79e+04 1.83e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 278.1M
Iteration  9: Total net bbox = 2.045e+04 (1.81e+04 2.40e+03)
              Est.  stn bbox = 2.045e+04 (1.81e+04 2.40e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 278.1M
Iteration 10: Total net bbox = 2.108e+04 (1.82e+04 2.90e+03)
              Est.  stn bbox = 2.108e+04 (1.82e+04 2.90e+03)
              cpu = 0:00:00.0 real = 0:00:01.0 mem = 278.1M
Iteration 11: Total net bbox = 2.120e+04 (1.83e+04 2.91e+03)
              Est.  stn bbox = 2.120e+04 (1.83e+04 2.91e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 278.1M
Iteration 12: Total net bbox = 2.123e+04 (1.83e+04 2.91e+03)
              Est.  stn bbox = 2.342e+04 (2.03e+04 3.13e+03)
              cpu = 0:00:00.1 real = 0:00:01.0 mem = 278.2M
Iteration 13: Total net bbox = 2.123e+04 (1.83e+04 2.91e+03)
              Est.  stn bbox = 2.342e+04 (2.03e+04 3.13e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 278.2M
Iteration 14: Total net bbox = 2.203e+04 (1.89e+04 3.11e+03)
              Est.  stn bbox = 2.425e+04 (2.09e+04 3.33e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 278.2M
*** cost = 2.203e+04 (1.89e+04 3.11e+03) (cpu for global=0:00:00.1) real=0:00:01.0***
Core Placement runtime cpu: 0:00:00.1 real: 0:00:01.0
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode. (cpu=0:00:00.0, real=0:00:00.0)
move report: preRPlace moves 139 insts, mean move: 5.23 um, max move: 22.44 um
	max move on inst (coreG/S2reg_reg_0_): (1006.50, 337.26) --> (984.06, 337.26)
Placement tweakage begins.
wire length = 2.236e+04 = 1.908e+04 H + 3.283e+03 V
wire length = 2.055e+04 = 1.743e+04 H + 3.119e+03 V
Placement tweakage ends.
move report: wireLenOpt moves 110 insts, mean move: 12.31 um, max move: 73.26 um
	max move on inst (coreG/U126): (825.66, 337.26) --> (881.76, 354.42)
move report: rPlace moves 182 insts, mean move: 9.64 um, max move: 69.30 um
	max move on inst (coreG/U126): (829.62, 337.26) --> (881.76, 354.42)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =        69.30 um
  inst (coreG/U126) with max move: (829.62, 337.26) -> (881.76, 354.42)
  mean    (X+Y) =         9.64 um
Total instances flipped for WireLenOpt: 4
Total instances flipped, including legalization: 23
Total instances moved : 182
*** cpu=0:00:00.0   mem=278.3M  mem(used)=0.1M***
Total net length = 2.063e+04 (1.745e+04 3.181e+03) (ext = 0.000e+00)
*** End of Placement (cpu=0:00:00.2, real=0:00:01.0, mem=278.3M) ***
default core: bins with density >  0.75 =    0 % ( 0 / 19 )
*** Free Virtual Timing Model ...(mem=278.3M)
Starting IO pin assignment...
**WARN: (ENCSP-9025):	No scan chain specified/traced.
*** Finishing placeDesign default flow ***
**placeDesign ... cpu = 0: 0: 0, real = 0: 0: 1, mem = 278.3M **
<CMD> setDrawView place
<CMD> clearGlobalNets
<CMD> globalNetConnect POWR -type pgpin -pin POWR -inst *
<CMD> globalNetConnect GRND -type pgpin -pin GRND -inst *
<CMD> globalNetConnect POWR -type tiehi -inst *
<CMD> globalNetConnect GRND -type tielo -inst *
<CMD> sroute -connect { blockPin padPin padRing corePin floatingStripe } -layerChangeRange { Metal1 Metal6 } -blockPinTarget { nearestRingStripe nearestTarget } -padPinPortConnect { allPort oneGeom } -checkAlignedSecondaryPin 1 -blockPin useLef -allowJogging 1 -crossoverViaBottomLayer Metal1 -allowLayerChange 1 -targetViaTopLayer Metal6 -crossoverViaTopLayer Metal6 -targetViaBottomLayer Metal1 -nets { GRND POWR }
No routing obstructions were found in the design.
*** Begin SPECIAL ROUTE on Tue Mar 21 14:43:42 2017 ***
Sroute/fcroute version 8.1.46 promoted on 02/17/2009.
SPECIAL ROUTE ran on directory: /afs/ualberta.ca/home/a/k/akolkar/ece403-lab3/Encounter-10
SPECIAL ROUTE ran on machine: 5013-w19 (Linux 2.6.32-573.3.1.el6.x86_64 x86_64 800Mhz)

Begin option processing ...
(from .sroute_9300.conf) srouteConnectPowerBump set to false
(from .sroute_9300.conf) routeSelectNet set to "GRND POWR"
(from .sroute_9300.conf) routeSpecial set to true
(from .sroute_9300.conf) srouteCrossoverViaTopLayer set to 6
(from .sroute_9300.conf) srouteFollowCorePinEnd set to 3
(from .sroute_9300.conf) srouteFollowPadPin set to true
(from .sroute_9300.conf) srouteJogControl set to "preferWithChanges differentLayer"
(from .sroute_9300.conf) sroutePadPinAllPorts set to true
(from .sroute_9300.conf) sroutePreserveExistingRoutes set to true
(from .sroute_9300.conf) srouteTopLayerLimit set to 6
(from .sroute_9300.conf) srouteTopTargetLayerLimit set to 6
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 520.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 13 layers, 6 routing layers, 1 overlap layer
Read in 177 macros, 13 used
Read in 261 components
  221 core components: 0 unplaced, 221 placed, 0 fixed
  36 pad components: 0 unplaced, 36 placed, 0 fixed
  4 other components: 0 unplaced, 0 placed, 4 fixed
Read in 33 logical pins
Read in 33 nets
Read in 2 special nets, 2 routed
Read in 522 terminals
2 nets selected.

Begin power routing ...
**WARN: (ENCSR-1254):	Net POWR does not have block pins to be routed. Please check net list.
**WARN: (ENCSR-1254):	Net GRND does not have block pins to be routed. Please check net list.
CPU time for FollowPin 0 seconds
CPU time for FollowPin 0 seconds
  Number of IO ports routed: 3
  Number of Block ports routed: 0
  Number of Stripe ports routed: 0
  Number of Core ports routed: 12
  Number of Pad ports routed: 0
  Number of Power Bump ports routed: 0
  Number of Pad Ring connections: 64
  Number of Followpin connections: 6
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 530.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 14 via definition ...

sroute post-processing starts at Tue Mar 21 14:43:42 2017
The viaGen is rebuilding shadow vias for net GRND.
sroute post-processing ends at Tue Mar 21 14:43:42 2017

sroute post-processing starts at Tue Mar 21 14:43:42 2017
The viaGen is rebuilding shadow vias for net POWR.
sroute post-processing ends at Tue Mar 21 14:43:42 2017

**WARN: (ENCPP-589):	The power planner detected wires that are close to the standard cell area.
**WARN: (ENCPP-590):	Turn on violation markers and run verifyGeometry to display violation details.

sroute: Total CPU time used = 0:0:0
sroute: Total Real time used = 0:0:0
sroute: Total Memory used = 0.30 megs
sroute: Total Peak Memory used = 272.09 megs
<CMD> trialRoute -maxRouteLayer 6
*** Starting trialRoute (mem=272.1M) ***

There are 0 pin guide points passed to trialRoute.
**WARN: (ENCTR-2325):	1 nets connect a pad term to a fterm without geometry and will not be routed.
Options:  -maxRouteLayer 6 -noPinGuide

Nr of prerouted/Fixed nets = 33
routingBox: (660 660) (4258980 1378740)
coreBox:    (640200 640200) (3620000 724680)
**WARN: (ENCTR-3823):	The standard cell row height appears to be too small.
Estimated standard cell row height = 0.6 metal3 tracks
Number of multi-gpin terms=75, multi-gpins=150, moved blk term=32/32

Phase 1a route (0:00:00.0 275.9M):
Est net length = 2.114e+04um = 1.756e+04H + 3.579e+03V
Usage: (1.3%H 1.0%V) = (1.852e+04um 1.000e+04um) = (5604 1194)
Obstruct: 62664 = 19874 (36.5%H) + 42790 (78.5%V)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1b route (0:00:00.0 276.9M):
Usage: (1.3%H 1.0%V) = (1.852e+04um 1.000e+04um) = (5602 1194)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1c route (0:00:00.0 276.9M):
Usage: (1.3%H 1.0%V) = (1.851e+04um 1.001e+04um) = (5599 1195)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1d route (0:00:00.0 276.9M):
Usage: (1.3%H 1.0%V) = (1.851e+04um 1.001e+04um) = (5599 1195)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1e route (0:00:00.0 277.5M):
Usage: (1.3%H 1.0%V) = (1.851e+04um 1.001e+04um) = (5599 1195)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Usage: (1.3%H 1.0%V) = (1.851e+04um 1.001e+04um) = (5599 1195)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  1:	106	 0.31%	485	 4.14%
  2:	0	 0.00%	216	 1.84%
  3:	0	 0.00%	249	 2.13%
  4:	0	 0.00%	295	 2.52%
  5:	85	 0.25%	3987	34.05%
  6:	0	 0.00%	12	 0.10%
  7:	890	 2.57%	0	 0.00%
  8:	778	 2.25%	0	 0.00%
  9:	1315	 3.80%	18	 0.15%
 10:	17584	50.78%	1091	 9.32%
 11:	8115	23.44%	121	 1.03%
 12:	59	 0.17%	174	 1.49%
 13:	235	 0.68%	176	 1.50%
 14:	20	 0.06%	308	 2.63%
 15:	29	 0.08%	4472	38.19%
 16:	42	 0.12%	0	 0.00%
 17:	81	 0.23%	0	 0.00%
 18:	116	 0.34%	26	 0.22%
 19:	313	 0.90%	0	 0.00%
 20:	4858	14.03%	80	 0.68%

Global route (cpu=0.0s real=0.0s 276.5M)
Phase 1l route (0:00:00.0 275.3M):


*** After '-updateRemainTrks' operation: 

Usage: (1.3%H 1.0%V) = (1.852e+04um 9.994e+03um) = (5605 1193)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  1:	106	 0.31%	485	 4.14%
  2:	0	 0.00%	216	 1.84%
  3:	0	 0.00%	249	 2.13%
  4:	0	 0.00%	295	 2.52%
  5:	85	 0.25%	3987	34.05%
  6:	0	 0.00%	12	 0.10%
  7:	889	 2.57%	0	 0.00%
  8:	779	 2.25%	0	 0.00%
  9:	1315	 3.80%	18	 0.15%
 10:	17584	50.78%	1090	 9.31%
 11:	8115	23.44%	122	 1.04%
 12:	59	 0.17%	172	 1.47%
 13:	235	 0.68%	178	 1.52%
 14:	22	 0.06%	309	 2.64%
 15:	28	 0.08%	4471	38.18%
 16:	41	 0.12%	0	 0.00%
 17:	83	 0.24%	0	 0.00%
 18:	114	 0.33%	26	 0.22%
 19:	315	 0.91%	0	 0.00%
 20:	4856	14.02%	80	 0.68%



*** Completed Phase 1 route (0:00:00.0 273.3M) ***


Total length: 2.180e+04um, number of vias: 1677
M1(H) length: 0.000e+00um, number of vias: 819
M2(V) length: 3.552e+03um, number of vias: 778
M3(H) length: 1.698e+04um, number of vias: 74
M4(V) length: 7.465e+02um, number of vias: 6
M5(H) length: 5.247e+02um, number of vias: 0
M6(V) length: 0.000e+00um
*** Completed Phase 2 route (0:00:00.0 273.3M) ***

*** Finished all Phases (cpu=0:00:00.0 mem=273.3M) ***
Peak Memory Usage was 280.5M 
*** Finished trialRoute (cpu=0:00:00.0 mem=273.3M) ***

<CMD> setDrawView place
<CMD> clearClockDomains
<CMD> setClockDomains -all
setClockDomains -all 
**WARN: (ENCSYC-1873):	The setClockDomains -all option is unsupported in CTE mode 
<CMD> timeDesign -preCTS -idealClock -pathReports -drvReports -slackReports -numPaths 50 -prefix sorter_top_preCTS -outDir report
*** Starting trialRoute (mem=273.3M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -noPinGuide

Nr of prerouted/Fixed nets = 33
routingBox: (660 660) (4258980 1378740)
coreBox:    (640200 640200) (3620000 724680)
**WARN: (ENCTR-3823):	The standard cell row height appears to be too small.
Estimated standard cell row height = 0.6 metal3 tracks
Number of multi-gpin terms=75, multi-gpins=150, moved blk term=32/32

Phase 1a route (0:00:00.0 276.1M):
Est net length = 2.114e+04um = 1.756e+04H + 3.579e+03V
Usage: (1.3%H 1.0%V) = (1.852e+04um 1.000e+04um) = (5604 1194)
Obstruct: 62664 = 19874 (36.5%H) + 42790 (78.5%V)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1b route (0:00:00.0 277.1M):
Usage: (1.3%H 1.0%V) = (1.852e+04um 1.000e+04um) = (5602 1194)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1c route (0:00:00.0 277.1M):
Usage: (1.3%H 1.0%V) = (1.851e+04um 1.001e+04um) = (5599 1195)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1d route (0:00:00.0 277.1M):
Usage: (1.3%H 1.0%V) = (1.851e+04um 1.001e+04um) = (5599 1195)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1e route (0:00:00.0 277.8M):
Usage: (1.3%H 1.0%V) = (1.851e+04um 1.001e+04um) = (5599 1195)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Usage: (1.3%H 1.0%V) = (1.851e+04um 1.001e+04um) = (5599 1195)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  1:	106	 0.31%	485	 4.14%
  2:	0	 0.00%	216	 1.84%
  3:	0	 0.00%	249	 2.13%
  4:	0	 0.00%	295	 2.52%
  5:	85	 0.25%	3987	34.05%
  6:	0	 0.00%	12	 0.10%
  7:	890	 2.57%	0	 0.00%
  8:	778	 2.25%	0	 0.00%
  9:	1315	 3.80%	18	 0.15%
 10:	17584	50.78%	1091	 9.32%
 11:	8115	23.44%	121	 1.03%
 12:	59	 0.17%	174	 1.49%
 13:	235	 0.68%	176	 1.50%
 14:	20	 0.06%	308	 2.63%
 15:	29	 0.08%	4472	38.19%
 16:	42	 0.12%	0	 0.00%
 17:	81	 0.23%	0	 0.00%
 18:	116	 0.34%	26	 0.22%
 19:	313	 0.90%	0	 0.00%
 20:	4858	14.03%	80	 0.68%

Global route (cpu=0.0s real=0.0s 276.8M)
Phase 1l route (0:00:00.0 275.5M):


*** After '-updateRemainTrks' operation: 

Usage: (1.3%H 1.0%V) = (1.852e+04um 9.994e+03um) = (5605 1193)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  1:	106	 0.31%	485	 4.14%
  2:	0	 0.00%	216	 1.84%
  3:	0	 0.00%	249	 2.13%
  4:	0	 0.00%	295	 2.52%
  5:	85	 0.25%	3987	34.05%
  6:	0	 0.00%	12	 0.10%
  7:	889	 2.57%	0	 0.00%
  8:	779	 2.25%	0	 0.00%
  9:	1315	 3.80%	18	 0.15%
 10:	17584	50.78%	1090	 9.31%
 11:	8115	23.44%	122	 1.04%
 12:	59	 0.17%	172	 1.47%
 13:	235	 0.68%	178	 1.52%
 14:	22	 0.06%	309	 2.64%
 15:	28	 0.08%	4471	38.18%
 16:	41	 0.12%	0	 0.00%
 17:	83	 0.24%	0	 0.00%
 18:	114	 0.33%	26	 0.22%
 19:	315	 0.91%	0	 0.00%
 20:	4856	14.02%	80	 0.68%



*** Completed Phase 1 route (0:00:00.0 273.9M) ***


Total length: 2.180e+04um, number of vias: 1677
M1(H) length: 0.000e+00um, number of vias: 819
M2(V) length: 3.552e+03um, number of vias: 778
M3(H) length: 1.698e+04um, number of vias: 74
M4(V) length: 7.465e+02um, number of vias: 6
M5(H) length: 5.247e+02um, number of vias: 0
M6(V) length: 0.000e+00um
*** Completed Phase 2 route (0:00:00.0 273.4M) ***

*** Finished all Phases (cpu=0:00:00.0 mem=273.4M) ***
Peak Memory Usage was 280.8M 
*** Finished trialRoute (cpu=0:00:00.0 mem=273.4M) ***

Extraction called for design 'sorter_top' of instances=261 and nets=285 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design sorter_top.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 273.367M)
**ERROR: (ENCSYUTIL-96):	Cannot open (for read) Timing Constraint file: "/afs/ualberta.ca/home/a/k/akolkar/ece403-lab3/Encounter/sorter_top_final.enc.dat/sorter_top.pt".
Reason for error: No such file or directory.

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.000  |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|    0    |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|          All Paths:|    0    |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     17 (17)      |   -0.268   |     17 (17)      |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 32.373%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
Reported timing to dir report
Total CPU time: 0.12 sec
Total Real time: 0.0 sec
Total Memory Usage: 280.398438 Mbytes
<CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad false
<CMD> optDesign -preCTS
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 280.4M **
Added -handlePreroute to trialRouteMode
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0.0; extra slack 0.1
Hold Target Slack: user slack 0.0
*info: Setting setup target slack to 0.100
*info: Hold target slack is 0.000
*** CTE mode ***
*** Starting trialRoute (mem=281.1M) ***

There are 0 pin guide points passed to trialRoute.
Start to check current routing status for nets...
All nets are already routed correctly.
*** Finishing trialRoute (mem=281.1M) ***

**ERROR: (ENCSYUTIL-96):	Cannot open (for read) Timing Constraint file: "/afs/ualberta.ca/home/a/k/akolkar/ece403-lab3/Encounter/sorter_top_final.enc.dat/sorter_top.pt".
Reason for error: No such file or directory.

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.000  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|    0    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     17 (17)      |   -0.268   |     17 (17)      |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 32.373%
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 281.1M **
Info: 33 io nets excluded

Netlist preparation processing... 
Removed 0 instance
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch

------------------------------------------------------------
     Summary (cpu=0.00min real=0.00min mem=281.3M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.000  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|    0    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     17 (17)      |   -0.268   |     17 (17)      |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 32.373%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 281.3M **
*info: Start fixing DRV (Mem = 281.30M) ...
*info: Options = -maxCap -maxTran -noMaxFanout -sensitivity -backward -reduceBuffer -maxIter 1
*info: Start fixing DRV iteration 1 ...
*** Starting dpFixDRCViolation (281.3M)
*info: 33 io nets excluded
*info: 2 special nets excluded.
*info: 2 no-driver nets excluded.
*** Starting multi-driver net buffering ***
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:00.0, MEM=281.3M) ***
*info: There are 5 candidate Buffer cells
*info: There are 4 candidate Inverter cells
Initializing placement sections/sites ...
Density before buffering = 0.323734
Start fixing design rules ... (0:00:00.0 281.3M)
Done fixing design rule (0:00:00.0 281.3M)

Summary:
0 buffer added on 0 net (with 0 driver resized)

Density after buffering = 0.323734
*** Completed dpFixDRCViolation (0:00:00.0 281.3M)

*info: DRV Fixing Iteration 1.
*info: Remaining violations:
*info:   Max cap violations:    17
*info:   Max tran violations:   0
*info:   Prev Max cap violations:    17
*info:   Prev Max tran violations:   0
*info:
*info: Completed fixing DRV (CPU Time = 0:00:00, Mem = 281.30M).

------------------------------------------------------------
     Summary (cpu=0.00min real=0.00min mem=281.3M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.000  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|    0    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     17 (17)      |   -0.268   |     17 (17)      |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 32.373%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 281.3M **
*** Starting optFanout (281.3M)
*info: 33 io nets excluded
*info: 2 special nets excluded.
*info: 2 no-driver nets excluded.
*** Starting multi-driver net buffering ***
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:00.0, MEM=281.3M) ***
Start fixing timing ... (0:00:00.0 281.3M)
*info: Buffered 0 large fanout net (> 100 terms)
Done fixing timing (0:00:00.0 281.3M)

Summary:
0 buffer added on 0 net (with 0 driver resized)

Density after buffering = 0.323734
*** Completed optFanout (0:00:00.0 281.3M)


------------------------------------------------------------
     Summary (cpu=0.00min real=0.00min mem=281.3M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.000  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|    0    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     17 (17)      |   -0.268   |     17 (17)      |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 32.373%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 281.3M **
*** Check timing (0:00:00.0)
************ Recovering area ***************
Info: 33 io nets excluded
*** Starting Area Reclaim ***
** Density before area reclaim = 32.373% **

*** starting 1-st reclaim pass: 189 instances 
*** starting 2-nd reclaim pass: 189 instances 
*** starting 3-rd reclaim pass: 178 instances 


** Area Reclaim Summary: Buffer Deletion = 0 Declone = 0 Downsize = 54 **
** Density Change = 3.010% **
** Density after area reclaim = 29.364% **
*** Finished Area Reclaim (0:00:00.1) ***
*** Starting sequential cell resizing ***
density before resizing = 29.364%
*summary:      0 instances changed cell type
density after resizing = 29.364%
*** Finish sequential cell resizing (cpu=0:00:00.0 mem=281.7M) ***
density before resizing = 29.364%
density after resizing = 29.364%
default core: bins with density >  0.75 =    0 % ( 0 / 19 )
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode. (cpu=0:00:00.0, real=0:00:00.0)
move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         0.00 um
  mean    (X+Y) =         0.00 um
Total instances moved : 0
*** cpu=0:00:00.0   mem=281.7M  mem(used)=0.0M***
*** Starting trialRoute (mem=281.7M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 33
routingBox: (660 660) (4258980 1378740)
coreBox:    (640200 640200) (3620000 724680)
**WARN: (ENCTR-3823):	The standard cell row height appears to be too small.
Estimated standard cell row height = 0.6 metal3 tracks
Number of multi-gpin terms=28, multi-gpins=56, moved blk term=32/32

Phase 1a route (0:00:00.0 284.9M):
Est net length = 2.123e+04um = 1.765e+04H + 3.580e+03V
Usage: (1.4%H 1.0%V) = (1.862e+04um 1.005e+04um) = (5632 1200)
Obstruct: 62664 = 19874 (36.5%H) + 42790 (78.5%V)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1b route (0:00:00.0 286.1M):
Usage: (1.3%H 1.0%V) = (1.861e+04um 1.006e+04um) = (5630 1200)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1c route (0:00:00.0 286.1M):
Usage: (1.3%H 1.0%V) = (1.860e+04um 1.006e+04um) = (5628 1201)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1d route (0:00:00.0 286.1M):
Usage: (1.3%H 1.0%V) = (1.860e+04um 1.006e+04um) = (5628 1201)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1e route (0:00:00.0 286.6M):
Usage: (1.3%H 1.0%V) = (1.860e+04um 1.006e+04um) = (5628 1201)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Usage: (1.3%H 1.0%V) = (1.860e+04um 1.006e+04um) = (5628 1201)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  1:	106	 0.31%	485	 4.14%
  2:	0	 0.00%	216	 1.84%
  3:	0	 0.00%	249	 2.13%
  4:	0	 0.00%	295	 2.52%
  5:	85	 0.25%	3987	34.05%
  6:	0	 0.00%	12	 0.10%
  7:	890	 2.57%	0	 0.00%
  8:	778	 2.25%	0	 0.00%
  9:	1315	 3.80%	19	 0.16%
 10:	17584	50.78%	1092	 9.33%
 11:	8115	23.44%	126	 1.08%
 12:	59	 0.17%	167	 1.43%
 13:	236	 0.68%	176	 1.50%
 14:	24	 0.07%	304	 2.60%
 15:	27	 0.08%	4476	38.22%
 16:	41	 0.12%	0	 0.00%
 17:	82	 0.24%	0	 0.00%
 18:	113	 0.33%	26	 0.22%
 19:	320	 0.92%	0	 0.00%
 20:	4851	14.01%	80	 0.68%

Global route (cpu=0.0s real=0.0s 285.4M)
Phase 1l route (0:00:00.0 284.1M):


*** After '-updateRemainTrks' operation: 

Usage: (1.4%H 1.0%V) = (1.862e+04um 1.005e+04um) = (5634 1200)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  1:	106	 0.31%	485	 4.14%
  2:	0	 0.00%	216	 1.84%
  3:	0	 0.00%	249	 2.13%
  4:	0	 0.00%	295	 2.52%
  5:	85	 0.25%	3987	34.05%
  6:	0	 0.00%	12	 0.10%
  7:	889	 2.57%	0	 0.00%
  8:	779	 2.25%	0	 0.00%
  9:	1315	 3.80%	18	 0.15%
 10:	17584	50.78%	1095	 9.35%
 11:	8115	23.44%	123	 1.05%
 12:	59	 0.17%	167	 1.43%
 13:	238	 0.69%	176	 1.50%
 14:	22	 0.06%	306	 2.61%
 15:	28	 0.08%	4475	38.22%
 16:	40	 0.12%	0	 0.00%
 17:	84	 0.24%	0	 0.00%
 18:	111	 0.32%	26	 0.22%
 19:	321	 0.93%	0	 0.00%
 20:	4850	14.01%	80	 0.68%



*** Completed Phase 1 route (0:00:00.0 282.4M) ***


Total length: 2.189e+04um, number of vias: 1687
M1(H) length: 0.000e+00um, number of vias: 819
M2(V) length: 3.521e+03um, number of vias: 788
M3(H) length: 1.734e+04um, number of vias: 74
M4(V) length: 7.690e+02um, number of vias: 6
M5(H) length: 2.581e+02um, number of vias: 0
M6(V) length: 0.000e+00um
*** Completed Phase 2 route (0:00:00.0 282.1M) ***

*** Finished all Phases (cpu=0:00:00.0 mem=282.1M) ***
Peak Memory Usage was 289.4M 
*** Finished trialRoute (cpu=0:00:00.0 mem=282.1M) ***

Extraction called for design 'sorter_top' of instances=261 and nets=285 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design sorter_top.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 275.629M)
**ERROR: (ENCSYUTIL-96):	Cannot open (for read) Timing Constraint file: "/afs/ualberta.ca/home/a/k/akolkar/ece403-lab3/Encounter/sorter_top_final.enc.dat/sorter_top.pt".
Reason for error: No such file or directory.
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 282.1M)
Number of Loop : 0
Start delay calculation (mem=282.145M)...
Delay calculation completed. (cpu=0:00:00.0 real=0:00:00.0 mem=282.145M 1)
*** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 282.1M) ***
**ERROR: (ENCSYUTIL-96):	Cannot open (for read) Timing Constraint file: "/afs/ualberta.ca/home/a/k/akolkar/ece403-lab3/Encounter/sorter_top_final.enc.dat/sorter_top.pt".
Reason for error: No such file or directory.

------------------------------------------------------------
     Summary (cpu=0.00min real=0.02min mem=282.1M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.000  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|    0    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     17 (17)      |   -0.268   |     17 (17)      |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 29.364%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:01, mem = 282.1M **
*info: Start fixing DRV (Mem = 282.14M) ...
*info: Options = -maxCap -maxTran -noMaxFanout -sensitivity -backward -reduceBuffer -secondPreCtsDrv -maxIter 1
*info: Start fixing DRV iteration 1 ...
*** Starting dpFixDRCViolation (282.1M)
*info: 33 io nets excluded
*info: 2 special nets excluded.
*info: 2 no-driver nets excluded.
*** Starting multi-driver net buffering ***
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:00.0, MEM=282.1M) ***
Start fixing design rules ... (0:00:00.0 282.1M)
Done fixing design rule (0:00:00.0 282.1M)

Summary:
0 buffer added on 0 net (with 0 driver resized)

Density after buffering = 0.293637
*** Completed dpFixDRCViolation (0:00:00.0 282.1M)

*info: DRV Fixing Iteration 1.
*info: Remaining violations:
*info:   Max cap violations:    17
*info:   Max tran violations:   0
*info:   Prev Max cap violations:    17
*info:   Prev Max tran violations:   0
*info: Start fixing DRV while maintaining existing placement ...
*** Starting dpFixDRCViolation (282.1M)
*info: 33 io nets excluded
*info: 2 special nets excluded.
*info: 2 no-driver nets excluded.
*** Starting multi-driver net buffering ***
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:00.0, MEM=282.1M) ***
Start fixing design rules ... (0:00:00.0 282.1M)
Done fixing design rule (0:00:00.0 282.1M)

Summary:
0 buffer added on 0 net (with 0 driver resized)

Density after buffering = 0.293637
*** Completed dpFixDRCViolation (0:00:00.0 282.1M)

*info: DRV Fixing Iteration 2.
*info: Remaining violations:
*info:   Max cap violations:    17
*info:   Max tran violations:   0
*info:   Prev Max cap violations:    17
*info:   Prev Max tran violations:   0
*info:
*info: Completed fixing DRV (CPU Time = 0:00:00, Mem = 282.14M).

------------------------------------------------------------
     Summary (cpu=0.00min real=0.00min mem=282.1M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.000  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|    0    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     17 (17)      |   -0.268   |     17 (17)      |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 29.364%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:01, mem = 282.1M **
*** Check timing (0:00:00.0)
*** Starting optCritPath ***
*info: 33 io nets excluded
*info: 2 special nets excluded.
*info: 2 no-driver nets excluded.
Density : 0.2936
Max route overflow : 0.0000
*** Done optCritPath (0:00:00.0 284.25M) ***

------------------------------------------------------------
     Summary (cpu=0.00min real=0.00min mem=282.2M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.000  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|    0    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     17 (17)      |   -0.268   |     17 (17)      |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 29.364%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 282.2M **
setClockDomains -fromType register -toType register 
**WARN: (ENCCTE-318):	Paths not in the reg2reg domain will be added 1000ns slack adjustment
*** Check timing (0:00:00.0)
Working on reg2reg pathgroup
*** Starting optCritPath ***
*info: 33 io nets excluded
*info: 2 special nets excluded.
*info: 2 no-driver nets excluded.
Density : 0.2936
Max route overflow : 0.0000
*** Done optCritPath (0:00:00.0 284.25M) ***

*info: reporting timing for user-set pathgroup(s)

------------------------------------------------------------
     Summary (cpu=0.00min real=0.00min mem=282.2M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.000  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|    0    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     17 (17)      |   -0.268   |     17 (17)      |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 29.364%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 282.2M **
**ERROR: (ENCSYUTIL-96):	Cannot open (for read) Timing Constraint file: "/afs/ualberta.ca/home/a/k/akolkar/ece403-lab3/Encounter/sorter_top_final.enc.dat/sorter_top.pt".
Reason for error: No such file or directory.
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 282.2M **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.000  |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|    0    |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|          All Paths:|    0    |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     17 (17)      |   -0.268   |     17 (17)      |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 29.364%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 282.2M **
*** Finished optDesign ***
<CMD> clearClockDomains
<CMD> setClockDomains -all
setClockDomains -all 
**WARN: (ENCSYC-1873):	The setClockDomains -all option is unsupported in CTE mode 
<CMD> timeDesign -preCTS -idealClock -pathReports -drvReports -slackReports -numPaths 50 -prefix sorter_top.ipo -outDir report
**WARN: (ENCEXT-3493):	Extraction mode changed by calling extraction setup command 'setExtractRCMode'. Therefore, parasitic data in the tool generated as per previous mode is deleted. Call of extractRC/spefIn will generate/bring parasitic data in the tool as per current mode.
*** Starting trialRoute (mem=282.2M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 33
routingBox: (660 660) (4258980 1378740)
coreBox:    (640200 640200) (3620000 724680)
**WARN: (ENCTR-3823):	The standard cell row height appears to be too small.
Estimated standard cell row height = 0.6 metal3 tracks
Number of multi-gpin terms=28, multi-gpins=56, moved blk term=32/32

Phase 1a route (0:00:00.0 285.4M):
Est net length = 2.123e+04um = 1.765e+04H + 3.580e+03V
Usage: (1.4%H 1.0%V) = (1.862e+04um 1.005e+04um) = (5632 1200)
Obstruct: 62664 = 19874 (36.5%H) + 42790 (78.5%V)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1b route (0:00:00.0 286.4M):
Usage: (1.3%H 1.0%V) = (1.861e+04um 1.006e+04um) = (5630 1200)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1c route (0:00:00.0 286.4M):
Usage: (1.3%H 1.0%V) = (1.860e+04um 1.006e+04um) = (5628 1201)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1d route (0:00:00.0 286.4M):
Usage: (1.3%H 1.0%V) = (1.860e+04um 1.006e+04um) = (5628 1201)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1e route (0:00:00.0 286.9M):
Usage: (1.3%H 1.0%V) = (1.860e+04um 1.006e+04um) = (5628 1201)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Usage: (1.3%H 1.0%V) = (1.860e+04um 1.006e+04um) = (5628 1201)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  1:	106	 0.31%	485	 4.14%
  2:	0	 0.00%	216	 1.84%
  3:	0	 0.00%	249	 2.13%
  4:	0	 0.00%	295	 2.52%
  5:	85	 0.25%	3987	34.05%
  6:	0	 0.00%	12	 0.10%
  7:	890	 2.57%	0	 0.00%
  8:	778	 2.25%	0	 0.00%
  9:	1315	 3.80%	19	 0.16%
 10:	17584	50.78%	1092	 9.33%
 11:	8115	23.44%	126	 1.08%
 12:	59	 0.17%	167	 1.43%
 13:	236	 0.68%	176	 1.50%
 14:	24	 0.07%	304	 2.60%
 15:	27	 0.08%	4476	38.22%
 16:	41	 0.12%	0	 0.00%
 17:	82	 0.24%	0	 0.00%
 18:	113	 0.33%	26	 0.22%
 19:	320	 0.92%	0	 0.00%
 20:	4851	14.01%	80	 0.68%

Global route (cpu=0.0s real=0.0s 285.9M)
Phase 1l route (0:00:00.0 284.6M):


*** After '-updateRemainTrks' operation: 

Usage: (1.4%H 1.0%V) = (1.862e+04um 1.005e+04um) = (5634 1200)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  1:	106	 0.31%	485	 4.14%
  2:	0	 0.00%	216	 1.84%
  3:	0	 0.00%	249	 2.13%
  4:	0	 0.00%	295	 2.52%
  5:	85	 0.25%	3987	34.05%
  6:	0	 0.00%	12	 0.10%
  7:	889	 2.57%	0	 0.00%
  8:	779	 2.25%	0	 0.00%
  9:	1315	 3.80%	18	 0.15%
 10:	17584	50.78%	1095	 9.35%
 11:	8115	23.44%	123	 1.05%
 12:	59	 0.17%	167	 1.43%
 13:	238	 0.69%	176	 1.50%
 14:	22	 0.06%	306	 2.61%
 15:	28	 0.08%	4475	38.22%
 16:	40	 0.12%	0	 0.00%
 17:	84	 0.24%	0	 0.00%
 18:	111	 0.32%	26	 0.22%
 19:	321	 0.93%	0	 0.00%
 20:	4850	14.01%	80	 0.68%



*** Completed Phase 1 route (0:00:00.0 282.9M) ***


Total length: 2.189e+04um, number of vias: 1687
M1(H) length: 0.000e+00um, number of vias: 819
M2(V) length: 3.521e+03um, number of vias: 788
M3(H) length: 1.734e+04um, number of vias: 74
M4(V) length: 7.690e+02um, number of vias: 6
M5(H) length: 2.581e+02um, number of vias: 0
M6(V) length: 0.000e+00um
*** Completed Phase 2 route (0:00:00.0 282.2M) ***

*** Finished all Phases (cpu=0:00:00.0 mem=282.2M) ***
Peak Memory Usage was 289.9M 
*** Finished trialRoute (cpu=0:00:00.0 mem=282.2M) ***

Extraction called for design 'sorter_top' of instances=261 and nets=285 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design sorter_top.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 275.727M)
**ERROR: (ENCSYUTIL-96):	Cannot open (for read) Timing Constraint file: "/afs/ualberta.ca/home/a/k/akolkar/ece403-lab3/Encounter/sorter_top_final.enc.dat/sorter_top.pt".
Reason for error: No such file or directory.

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.000  |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|    0    |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|          All Paths:|    0    |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     17 (17)      |   -0.268   |     17 (17)      |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 29.364%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
Reported timing to dir report
Total CPU time: 0.1 sec
Total Real time: 0.0 sec
Total Memory Usage: 282.242188 Mbytes
<CMD> addCTSCellList {CLKBUFX1 CLKBUFX2 CLKBUFX3 INVX1 INVX2 INVX4 INVX8}
<CMD> clockDesign -genSpecOnly Clock.ctstch
<clockDesign INFO> 'setCTSMode -routeClkNet true' is set inside clockDesign.

<clockDesign CMD> createClockTreeSpec -output Clock.ctstch -bufferList CLKBUFX1 CLKBUFX2 CLKBUFX3 INVX1 INVX2 INVX4 INVX8
Checking spec file integrity...

******* createClockTreeSpec begin *******
Options:  -output Clock.ctstch -bufferList CLKBUFX1 CLKBUFX2 CLKBUFX3 INVX1 INVX2 INVX4 INVX8 
CTE Mode
Total 0 clock roots are extracted.
*** End createClockTreeSpec (cpu=0:00:00.0, real=0:00:00.0, mem=282.2M) ***
<CMD> clockDesign -specFile Clock.ctstch -outDir output -fixedInstBeforeCTS
<clockDesign INFO> 'setCTSMode -routeClkNet true' is set inside clockDesign.

<clockDesign CMD> cleanupSpecifyClockTree
<clockDesign CMD> specifyClockTree -file Clock.ctstch
Checking spec file integrity...

Reading clock tree spec file 'Clock.ctstch' ...


***** !! NOTE !! *****

CTS treats D-pins and I/O pins as non-synchronous pins by default.
If you want to change the behavior, you need to use the SetDPinAsSync
or SetIoPinAsSync statement in the clock tree specification file,
or use the setCTSMode -traceDPinAsLeaf {true|false} command,
or use the setCTSMode -traceIoPinAsLeaf {true|false} command
before specifyClockTree command.

*** End specifyClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=287.2M) ***
<clockDesign CMD> changeClockStatus -all -fixedBuffers
Checking spec file integrity...

changeClockStatus Option :  -all -fixedBuffers 
**ERROR: (ENCCK-114):	No valid clock tree root is specified.
*** End changeClockStatus (cpu=0:00:00.0, real=0:00:00.0, mem=287.2M) ***
<clockDesign CMD> deleteClockTree -all
Checking spec file integrity...

deleteClockTree Option :  -all 
**ERROR: (ENCCK-114):	No valid clock tree root is specified.
*** End deleteClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=282.2M) ***
**WARN: (ENCEXT-3493):	Extraction mode changed by calling extraction setup command 'setExtractRCMode'. Therefore, parasitic data in the tool generated as per previous mode is deleted. Call of extractRC/spefIn will generate/bring parasitic data in the tool as per current mode.
<clockDesign CMD> ckSynthesis -report output/clock.report -forceReconvergent -breakLoop
Checking spec file integrity...


ckSynthesis Option :  -report output/clock.report -forceReconvergent -breakLoop 
**WARN: (ENCCK-313):	You have not specified a clock tree. Use the specifyClockTree command to do so.
*** End ckSynthesis (cpu=0:00:00.0, real=0:00:00.0, mem=282.2M) ***
<clockDesign CMD> timeDesign -postCTS -outDir output
*** Starting trialRoute (mem=275.7M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 33
routingBox: (660 660) (4258980 1378740)
coreBox:    (640200 640200) (3620000 724680)
**WARN: (ENCTR-3823):	The standard cell row height appears to be too small.
Estimated standard cell row height = 0.6 metal3 tracks
Number of multi-gpin terms=28, multi-gpins=56, moved blk term=32/32

Phase 1a route (0:00:00.0 278.9M):
Est net length = 2.123e+04um = 1.765e+04H + 3.580e+03V
Usage: (1.4%H 1.0%V) = (1.862e+04um 1.005e+04um) = (5632 1200)
Obstruct: 62664 = 19874 (36.5%H) + 42790 (78.5%V)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1b route (0:00:00.0 279.9M):
Usage: (1.3%H 1.0%V) = (1.861e+04um 1.006e+04um) = (5630 1200)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1c route (0:00:00.0 279.9M):
Usage: (1.3%H 1.0%V) = (1.860e+04um 1.006e+04um) = (5628 1201)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1d route (0:00:00.0 279.9M):
Usage: (1.3%H 1.0%V) = (1.860e+04um 1.006e+04um) = (5628 1201)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1e route (0:00:00.0 280.4M):
Usage: (1.3%H 1.0%V) = (1.860e+04um 1.006e+04um) = (5628 1201)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Usage: (1.3%H 1.0%V) = (1.860e+04um 1.006e+04um) = (5628 1201)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  1:	106	 0.31%	485	 4.14%
  2:	0	 0.00%	216	 1.84%
  3:	0	 0.00%	249	 2.13%
  4:	0	 0.00%	295	 2.52%
  5:	85	 0.25%	3987	34.05%
  6:	0	 0.00%	12	 0.10%
  7:	890	 2.57%	0	 0.00%
  8:	778	 2.25%	0	 0.00%
  9:	1315	 3.80%	19	 0.16%
 10:	17584	50.78%	1092	 9.33%
 11:	8115	23.44%	126	 1.08%
 12:	59	 0.17%	167	 1.43%
 13:	236	 0.68%	176	 1.50%
 14:	24	 0.07%	304	 2.60%
 15:	27	 0.08%	4476	38.22%
 16:	41	 0.12%	0	 0.00%
 17:	82	 0.24%	0	 0.00%
 18:	113	 0.33%	26	 0.22%
 19:	320	 0.92%	0	 0.00%
 20:	4851	14.01%	80	 0.68%

Global route (cpu=0.0s real=0.0s 279.4M)
Phase 1l route (0:00:00.0 278.1M):


*** After '-updateRemainTrks' operation: 

Usage: (1.4%H 1.0%V) = (1.862e+04um 1.005e+04um) = (5634 1200)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  1:	106	 0.31%	485	 4.14%
  2:	0	 0.00%	216	 1.84%
  3:	0	 0.00%	249	 2.13%
  4:	0	 0.00%	295	 2.52%
  5:	85	 0.25%	3987	34.05%
  6:	0	 0.00%	12	 0.10%
  7:	889	 2.57%	0	 0.00%
  8:	779	 2.25%	0	 0.00%
  9:	1315	 3.80%	18	 0.15%
 10:	17584	50.78%	1095	 9.35%
 11:	8115	23.44%	123	 1.05%
 12:	59	 0.17%	167	 1.43%
 13:	238	 0.69%	176	 1.50%
 14:	22	 0.06%	306	 2.61%
 15:	28	 0.08%	4475	38.22%
 16:	40	 0.12%	0	 0.00%
 17:	84	 0.24%	0	 0.00%
 18:	111	 0.32%	26	 0.22%
 19:	321	 0.93%	0	 0.00%
 20:	4850	14.01%	80	 0.68%



*** Completed Phase 1 route (0:00:00.0 276.4M) ***


Total length: 2.189e+04um, number of vias: 1687
M1(H) length: 0.000e+00um, number of vias: 819
M2(V) length: 3.521e+03um, number of vias: 788
M3(H) length: 1.734e+04um, number of vias: 74
M4(V) length: 7.690e+02um, number of vias: 6
M5(H) length: 2.581e+02um, number of vias: 0
M6(V) length: 0.000e+00um
*** Completed Phase 2 route (0:00:00.0 275.7M) ***

*** Finished all Phases (cpu=0:00:00.0 mem=275.7M) ***
Peak Memory Usage was 283.4M 
*** Finished trialRoute (cpu=0:00:00.0 mem=275.7M) ***

Extraction called for design 'sorter_top' of instances=261 and nets=285 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design sorter_top.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 275.727M)
**ERROR: (ENCSYUTIL-96):	Cannot open (for read) Timing Constraint file: "/afs/ualberta.ca/home/a/k/akolkar/ece403-lab3/Encounter/sorter_top_final.enc.dat/sorter_top.pt".
Reason for error: No such file or directory.

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.000  |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|    0    |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|          All Paths:|    0    |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     17 (17)      |   -0.268   |     17 (17)      |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 29.364%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
Reported timing to dir output
Total CPU time: 0.11 sec
Total Real time: 0.0 sec
Total Memory Usage: 282.242188 Mbytes
<CMD> trialRoute -maxRouteLayer 6 -highEffort
*** Starting trialRoute (mem=282.2M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -highEffort -maxRouteLayer 6 -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 33
routingBox: (660 660) (4258980 1378740)
coreBox:    (640200 640200) (3620000 724680)
**WARN: (ENCTR-3823):	The standard cell row height appears to be too small.
Estimated standard cell row height = 0.6 metal3 tracks
Number of multi-gpin terms=28, multi-gpins=56, moved blk term=32/32

Phase 1a route (0:00:00.0 285.4M):
Est net length = 2.123e+04um = 1.765e+04H + 3.580e+03V
Usage: (1.4%H 1.0%V) = (1.862e+04um 1.005e+04um) = (5632 1200)
Obstruct: 62664 = 19874 (36.5%H) + 42790 (78.5%V)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1b route (0:00:00.0 286.4M):
Usage: (1.3%H 1.0%V) = (1.861e+04um 1.006e+04um) = (5630 1200)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1c route (0:00:00.0 286.4M):
Usage: (1.3%H 1.0%V) = (1.860e+04um 1.006e+04um) = (5628 1201)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1d route (0:00:00.0 286.4M):
Usage: (1.3%H 1.0%V) = (1.860e+04um 1.006e+04um) = (5628 1201)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1e route (0:00:00.0 287.1M):
Usage: (1.3%H 1.0%V) = (1.860e+04um 1.006e+04um) = (5628 1201)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Usage: (1.3%H 1.0%V) = (1.860e+04um 1.006e+04um) = (5628 1201)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  1:	106	 0.31%	485	 4.14%
  2:	0	 0.00%	216	 1.84%
  3:	0	 0.00%	249	 2.13%
  4:	0	 0.00%	295	 2.52%
  5:	85	 0.25%	3987	34.05%
  6:	0	 0.00%	12	 0.10%
  7:	890	 2.57%	0	 0.00%
  8:	778	 2.25%	0	 0.00%
  9:	1315	 3.80%	19	 0.16%
 10:	17584	50.78%	1092	 9.33%
 11:	8115	23.44%	126	 1.08%
 12:	59	 0.17%	167	 1.43%
 13:	236	 0.68%	176	 1.50%
 14:	24	 0.07%	304	 2.60%
 15:	27	 0.08%	4476	38.22%
 16:	41	 0.12%	0	 0.00%
 17:	82	 0.24%	0	 0.00%
 18:	113	 0.33%	26	 0.22%
 19:	320	 0.92%	0	 0.00%
 20:	4851	14.01%	80	 0.68%

Global route (cpu=0.0s real=0.0s 286.0M)
Phase 1l route (0:00:00.0 284.8M):


*** After '-updateRemainTrks' operation: 

Usage: (1.4%H 1.0%V) = (1.862e+04um 1.005e+04um) = (5634 1200)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  1:	106	 0.31%	485	 4.14%
  2:	0	 0.00%	216	 1.84%
  3:	0	 0.00%	249	 2.13%
  4:	0	 0.00%	295	 2.52%
  5:	85	 0.25%	3987	34.05%
  6:	0	 0.00%	12	 0.10%
  7:	889	 2.57%	0	 0.00%
  8:	779	 2.25%	0	 0.00%
  9:	1315	 3.80%	18	 0.15%
 10:	17584	50.78%	1095	 9.35%
 11:	8115	23.44%	123	 1.05%
 12:	59	 0.17%	167	 1.43%
 13:	238	 0.69%	176	 1.50%
 14:	22	 0.06%	306	 2.61%
 15:	28	 0.08%	4475	38.22%
 16:	40	 0.12%	0	 0.00%
 17:	84	 0.24%	0	 0.00%
 18:	111	 0.32%	26	 0.22%
 19:	321	 0.93%	0	 0.00%
 20:	4850	14.01%	80	 0.68%



*** Completed Phase 1 route (0:00:00.0 282.9M) ***


Total length: 2.189e+04um, number of vias: 1687
M1(H) length: 0.000e+00um, number of vias: 819
M2(V) length: 3.521e+03um, number of vias: 788
M3(H) length: 1.734e+04um, number of vias: 74
M4(V) length: 7.690e+02um, number of vias: 6
M5(H) length: 2.581e+02um, number of vias: 0
M6(V) length: 0.000e+00um
*** Completed Phase 2 route (0:00:00.0 282.2M) ***

*** Finished all Phases (cpu=0:00:00.0 mem=282.2M) ***
Peak Memory Usage was 290.1M 
*** Finished trialRoute (cpu=0:00:00.1 mem=282.2M) ***

<CMD> setDrawView place
<CMD> clearClockDomains
<CMD> setClockDomains -all
setClockDomains -all 
**WARN: (ENCSYC-1873):	The setClockDomains -all option is unsupported in CTE mode 
<CMD> timeDesign -postCTS -pathReports -drvReports -slackReports -numPaths 50 -prefix sorter_top.cts -outDir report
*** Starting trialRoute (mem=275.7M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 33
routingBox: (660 660) (4258980 1378740)
coreBox:    (640200 640200) (3620000 724680)
**WARN: (ENCTR-3823):	The standard cell row height appears to be too small.
Estimated standard cell row height = 0.6 metal3 tracks
Number of multi-gpin terms=28, multi-gpins=56, moved blk term=32/32

Phase 1a route (0:00:00.0 278.9M):
Est net length = 2.123e+04um = 1.765e+04H + 3.580e+03V
Usage: (1.4%H 1.0%V) = (1.862e+04um 1.005e+04um) = (5632 1200)
Obstruct: 62664 = 19874 (36.5%H) + 42790 (78.5%V)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1b route (0:00:00.0 279.9M):
Usage: (1.3%H 1.0%V) = (1.861e+04um 1.006e+04um) = (5630 1200)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1c route (0:00:00.0 279.9M):
Usage: (1.3%H 1.0%V) = (1.860e+04um 1.006e+04um) = (5628 1201)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1d route (0:00:00.0 279.9M):
Usage: (1.3%H 1.0%V) = (1.860e+04um 1.006e+04um) = (5628 1201)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1e route (0:00:00.0 280.5M):
Usage: (1.3%H 1.0%V) = (1.860e+04um 1.006e+04um) = (5628 1201)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Usage: (1.3%H 1.0%V) = (1.860e+04um 1.006e+04um) = (5628 1201)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  1:	106	 0.31%	485	 4.14%
  2:	0	 0.00%	216	 1.84%
  3:	0	 0.00%	249	 2.13%
  4:	0	 0.00%	295	 2.52%
  5:	85	 0.25%	3987	34.05%
  6:	0	 0.00%	12	 0.10%
  7:	890	 2.57%	0	 0.00%
  8:	778	 2.25%	0	 0.00%
  9:	1315	 3.80%	19	 0.16%
 10:	17584	50.78%	1092	 9.33%
 11:	8115	23.44%	126	 1.08%
 12:	59	 0.17%	167	 1.43%
 13:	236	 0.68%	176	 1.50%
 14:	24	 0.07%	304	 2.60%
 15:	27	 0.08%	4476	38.22%
 16:	41	 0.12%	0	 0.00%
 17:	82	 0.24%	0	 0.00%
 18:	113	 0.33%	26	 0.22%
 19:	320	 0.92%	0	 0.00%
 20:	4851	14.01%	80	 0.68%

Global route (cpu=0.0s real=0.0s 279.5M)
Phase 1l route (0:00:00.0 278.3M):


*** After '-updateRemainTrks' operation: 

Usage: (1.4%H 1.0%V) = (1.862e+04um 1.005e+04um) = (5634 1200)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  1:	106	 0.31%	485	 4.14%
  2:	0	 0.00%	216	 1.84%
  3:	0	 0.00%	249	 2.13%
  4:	0	 0.00%	295	 2.52%
  5:	85	 0.25%	3987	34.05%
  6:	0	 0.00%	12	 0.10%
  7:	889	 2.57%	0	 0.00%
  8:	779	 2.25%	0	 0.00%
  9:	1315	 3.80%	18	 0.15%
 10:	17584	50.78%	1095	 9.35%
 11:	8115	23.44%	123	 1.05%
 12:	59	 0.17%	167	 1.43%
 13:	238	 0.69%	176	 1.50%
 14:	22	 0.06%	306	 2.61%
 15:	28	 0.08%	4475	38.22%
 16:	40	 0.12%	0	 0.00%
 17:	84	 0.24%	0	 0.00%
 18:	111	 0.32%	26	 0.22%
 19:	321	 0.93%	0	 0.00%
 20:	4850	14.01%	80	 0.68%



*** Completed Phase 1 route (0:00:00.0 276.4M) ***


Total length: 2.189e+04um, number of vias: 1687
M1(H) length: 0.000e+00um, number of vias: 819
M2(V) length: 3.521e+03um, number of vias: 788
M3(H) length: 1.734e+04um, number of vias: 74
M4(V) length: 7.690e+02um, number of vias: 6
M5(H) length: 2.581e+02um, number of vias: 0
M6(V) length: 0.000e+00um
*** Completed Phase 2 route (0:00:00.0 275.7M) ***

*** Finished all Phases (cpu=0:00:00.0 mem=275.7M) ***
Peak Memory Usage was 283.5M 
*** Finished trialRoute (cpu=0:00:00.0 mem=275.7M) ***

Extraction called for design 'sorter_top' of instances=261 and nets=285 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design sorter_top.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 275.727M)
**ERROR: (ENCSYUTIL-96):	Cannot open (for read) Timing Constraint file: "/afs/ualberta.ca/home/a/k/akolkar/ece403-lab3/Encounter/sorter_top_final.enc.dat/sorter_top.pt".
Reason for error: No such file or directory.

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.000  |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|    0    |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|          All Paths:|    0    |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     17 (17)      |   -0.268   |     17 (17)      |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 29.364%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
Reported timing to dir report
Total CPU time: 0.13 sec
Total Real time: 0.0 sec
Total Memory Usage: 282.242188 Mbytes
<CMD> clearClockDomains
<CMD> setClockDomains -all
setClockDomains -all 
**WARN: (ENCSYC-1873):	The setClockDomains -all option is unsupported in CTE mode 
<CMD> timeDesign -postCTS -hold -pathReports -slackReports -numPaths 50 -prefix sorter_top_postCTS -outDir report
**WARN: (ENCEXT-3493):	Extraction mode changed by calling extraction setup command 'setExtractRCMode'. Therefore, parasitic data in the tool generated as per previous mode is deleted. Call of extractRC/spefIn will generate/bring parasitic data in the tool as per current mode.
*** Starting trialRoute (mem=275.7M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 33
routingBox: (660 660) (4258980 1378740)
coreBox:    (640200 640200) (3620000 724680)
**WARN: (ENCTR-3823):	The standard cell row height appears to be too small.
Estimated standard cell row height = 0.6 metal3 tracks
Number of multi-gpin terms=28, multi-gpins=56, moved blk term=32/32

Phase 1a route (0:00:00.0 278.9M):
Est net length = 2.123e+04um = 1.765e+04H + 3.580e+03V
Usage: (1.4%H 1.0%V) = (1.862e+04um 1.005e+04um) = (5632 1200)
Obstruct: 62664 = 19874 (36.5%H) + 42790 (78.5%V)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1b route (0:00:00.0 279.9M):
Usage: (1.3%H 1.0%V) = (1.861e+04um 1.006e+04um) = (5630 1200)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1c route (0:00:00.0 279.9M):
Usage: (1.3%H 1.0%V) = (1.860e+04um 1.006e+04um) = (5628 1201)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1d route (0:00:00.0 279.9M):
Usage: (1.3%H 1.0%V) = (1.860e+04um 1.006e+04um) = (5628 1201)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1e route (0:00:00.0 280.5M):
Usage: (1.3%H 1.0%V) = (1.860e+04um 1.006e+04um) = (5628 1201)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Usage: (1.3%H 1.0%V) = (1.860e+04um 1.006e+04um) = (5628 1201)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  1:	106	 0.31%	485	 4.14%
  2:	0	 0.00%	216	 1.84%
  3:	0	 0.00%	249	 2.13%
  4:	0	 0.00%	295	 2.52%
  5:	85	 0.25%	3987	34.05%
  6:	0	 0.00%	12	 0.10%
  7:	890	 2.57%	0	 0.00%
  8:	778	 2.25%	0	 0.00%
  9:	1315	 3.80%	19	 0.16%
 10:	17584	50.78%	1092	 9.33%
 11:	8115	23.44%	126	 1.08%
 12:	59	 0.17%	167	 1.43%
 13:	236	 0.68%	176	 1.50%
 14:	24	 0.07%	304	 2.60%
 15:	27	 0.08%	4476	38.22%
 16:	41	 0.12%	0	 0.00%
 17:	82	 0.24%	0	 0.00%
 18:	113	 0.33%	26	 0.22%
 19:	320	 0.92%	0	 0.00%
 20:	4851	14.01%	80	 0.68%

Global route (cpu=0.0s real=0.0s 279.5M)
Phase 1l route (0:00:00.0 278.3M):


*** After '-updateRemainTrks' operation: 

Usage: (1.4%H 1.0%V) = (1.862e+04um 1.005e+04um) = (5634 1200)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  1:	106	 0.31%	485	 4.14%
  2:	0	 0.00%	216	 1.84%
  3:	0	 0.00%	249	 2.13%
  4:	0	 0.00%	295	 2.52%
  5:	85	 0.25%	3987	34.05%
  6:	0	 0.00%	12	 0.10%
  7:	889	 2.57%	0	 0.00%
  8:	779	 2.25%	0	 0.00%
  9:	1315	 3.80%	18	 0.15%
 10:	17584	50.78%	1095	 9.35%
 11:	8115	23.44%	123	 1.05%
 12:	59	 0.17%	167	 1.43%
 13:	238	 0.69%	176	 1.50%
 14:	22	 0.06%	306	 2.61%
 15:	28	 0.08%	4475	38.22%
 16:	40	 0.12%	0	 0.00%
 17:	84	 0.24%	0	 0.00%
 18:	111	 0.32%	26	 0.22%
 19:	321	 0.93%	0	 0.00%
 20:	4850	14.01%	80	 0.68%



*** Completed Phase 1 route (0:00:00.0 276.4M) ***


Total length: 2.189e+04um, number of vias: 1687
M1(H) length: 0.000e+00um, number of vias: 819
M2(V) length: 3.521e+03um, number of vias: 788
M3(H) length: 1.734e+04um, number of vias: 74
M4(V) length: 7.690e+02um, number of vias: 6
M5(H) length: 2.581e+02um, number of vias: 0
M6(V) length: 0.000e+00um
*** Completed Phase 2 route (0:00:00.0 275.7M) ***

*** Finished all Phases (cpu=0:00:00.0 mem=275.7M) ***
Peak Memory Usage was 283.5M 
*** Finished trialRoute (cpu=0:00:00.0 mem=275.7M) ***

Extraction called for design 'sorter_top' of instances=261 and nets=285 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design sorter_top.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 275.727M)
**ERROR: (ENCSYUTIL-96):	Cannot open (for read) Timing Constraint file: "/afs/ualberta.ca/home/a/k/akolkar/ece403-lab3/Encounter/sorter_top_final.enc.dat/sorter_top.pt".
Reason for error: No such file or directory.

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.000  |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|    0    |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|          All Paths:|    0    |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

Density: 29.364%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
Reported timing to dir report
Total CPU time: 0.11 sec
Total Real time: 0.0 sec
Total Memory Usage: 275.726562 Mbytes
<CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad false
<CMD> optDesign -postCTS -hold
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 275.7M **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0.0
Setup Target Slack: user slack 0.0;
*info: Setting setup target slack to 0.000
*info: Hold target slack is 0.000
*** CTE mode ***
*** Starting trialRoute (mem=275.7M) ***

There are 0 pin guide points passed to trialRoute.
Start to check current routing status for nets...
All nets are already routed correctly.
*** Finishing trialRoute (mem=275.7M) ***

**ERROR: (ENCSYUTIL-96):	Cannot open (for read) Timing Constraint file: "/afs/ualberta.ca/home/a/k/akolkar/ece403-lab3/Encounter/sorter_top_final.enc.dat/sorter_top.pt".
Reason for error: No such file or directory.
*info: All cells identified as Buffer and Delay cells:
*info: --------------------------------------------------
*info:          CLKBUFX1         -   GSCLib_2.0
*info:          CLKBUFX2         -   GSCLib_2.0
*info:             BUFX1         -   GSCLib_2.0
*info:          CLKBUFX3         -   GSCLib_2.0
*info:             BUFX3         -   GSCLib_2.0
**ERROR: (ENCSYUTIL-96):	Cannot open (for read) Timing Constraint file: "/afs/ualberta.ca/home/a/k/akolkar/ece403-lab3/Encounter/sorter_top_final.enc.dat/sorter_top.pt".
Reason for error: No such file or directory.
*** Started fixing hold violations - preprocessing (CPU=0:00:00.0, REAL=0:00:00.0, totSessionCpu=0:00:05.0, mem=275.7M)
Setting analysis mode to hold ...
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 282.2M)
Number of Loop : 0
Start delay calculation (mem=282.242M)...
Delay calculation completed. (cpu=0:00:00.0 real=0:00:00.0 mem=282.242M 1)
*** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 282.2M) ***
**ERROR: (ENCSYUTIL-96):	Cannot open (for read) Timing Constraint file: "/afs/ualberta.ca/home/a/k/akolkar/ece403-lab3/Encounter/sorter_top_final.enc.dat/sorter_top.pt".
--------------------------------------------------- 
   Hold Violation Summary with Target Slack 
--------------------------------------------------- 
 Target slack: 0.000 ns
 Worst Slack : 0.000 ns 
 TNS         : 0.000 ns 
 Viol paths  : 0 
 Max Local density  : 0.980 

 TNS and Viol paths do not include clock gating violations.
--------------------------------------------------- 
*** Started fixing hold violations, collecting hold timing for buffering (CPU=0:00:00.0, REAL=0:00:00.0, totSessionCpu=0:00:05.0, mem=282.2M)
*** Hold timing met, No need to fix hold violation 
Starting refinePlace ...
  Spread Effort: high, pre-route mode. (cpu=0:00:00.0, real=0:00:00.0)
move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         0.00 um
  mean    (X+Y) =         0.00 um
Total instances moved : 0
*** cpu=0:00:00.0   mem=275.7M  mem(used)=0.0M***
Ripped up 0 affected routes.
Total net length = 2.108e+04 (1.767e+04 3.412e+03) (ext = 0.000e+00)
default core: bins with density >  0.75 =    0 % ( 0 / 19 )
*** Starting trialRoute (mem=275.7M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 33
routingBox: (660 660) (4258980 1378740)
coreBox:    (640200 640200) (3620000 724680)
**WARN: (ENCTR-3823):	The standard cell row height appears to be too small.
Estimated standard cell row height = 0.6 metal3 tracks
Number of multi-gpin terms=28, multi-gpins=56, moved blk term=32/32

Phase 1a route (0:00:00.0 278.9M):
Est net length = 2.123e+04um = 1.765e+04H + 3.580e+03V
Usage: (1.4%H 1.0%V) = (1.862e+04um 1.005e+04um) = (5632 1200)
Obstruct: 62664 = 19874 (36.5%H) + 42790 (78.5%V)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1b route (0:00:00.0 279.9M):
Usage: (1.3%H 1.0%V) = (1.861e+04um 1.006e+04um) = (5630 1200)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1c route (0:00:00.0 279.9M):
Usage: (1.3%H 1.0%V) = (1.860e+04um 1.006e+04um) = (5628 1201)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1d route (0:00:00.0 279.9M):
Usage: (1.3%H 1.0%V) = (1.860e+04um 1.006e+04um) = (5628 1201)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1e route (0:00:00.0 280.5M):
Usage: (1.3%H 1.0%V) = (1.860e+04um 1.006e+04um) = (5628 1201)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Usage: (1.3%H 1.0%V) = (1.860e+04um 1.006e+04um) = (5628 1201)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  1:	106	 0.31%	485	 4.14%
  2:	0	 0.00%	216	 1.84%
  3:	0	 0.00%	249	 2.13%
  4:	0	 0.00%	295	 2.52%
  5:	85	 0.25%	3987	34.05%
  6:	0	 0.00%	12	 0.10%
  7:	890	 2.57%	0	 0.00%
  8:	778	 2.25%	0	 0.00%
  9:	1315	 3.80%	19	 0.16%
 10:	17584	50.78%	1092	 9.33%
 11:	8115	23.44%	126	 1.08%
 12:	59	 0.17%	167	 1.43%
 13:	236	 0.68%	176	 1.50%
 14:	24	 0.07%	304	 2.60%
 15:	27	 0.08%	4476	38.22%
 16:	41	 0.12%	0	 0.00%
 17:	82	 0.24%	0	 0.00%
 18:	113	 0.33%	26	 0.22%
 19:	320	 0.92%	0	 0.00%
 20:	4851	14.01%	80	 0.68%

Global route (cpu=0.0s real=0.0s 279.5M)
Phase 1l route (0:00:00.0 278.3M):


*** After '-updateRemainTrks' operation: 

Usage: (1.4%H 1.0%V) = (1.862e+04um 1.005e+04um) = (5634 1200)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  1:	106	 0.31%	485	 4.14%
  2:	0	 0.00%	216	 1.84%
  3:	0	 0.00%	249	 2.13%
  4:	0	 0.00%	295	 2.52%
  5:	85	 0.25%	3987	34.05%
  6:	0	 0.00%	12	 0.10%
  7:	889	 2.57%	0	 0.00%
  8:	779	 2.25%	0	 0.00%
  9:	1315	 3.80%	18	 0.15%
 10:	17584	50.78%	1095	 9.35%
 11:	8115	23.44%	123	 1.05%
 12:	59	 0.17%	167	 1.43%
 13:	238	 0.69%	176	 1.50%
 14:	22	 0.06%	306	 2.61%
 15:	28	 0.08%	4475	38.22%
 16:	40	 0.12%	0	 0.00%
 17:	84	 0.24%	0	 0.00%
 18:	111	 0.32%	26	 0.22%
 19:	321	 0.93%	0	 0.00%
 20:	4850	14.01%	80	 0.68%



*** Completed Phase 1 route (0:00:00.0 276.4M) ***


Total length: 2.189e+04um, number of vias: 1687
M1(H) length: 0.000e+00um, number of vias: 819
M2(V) length: 3.521e+03um, number of vias: 788
M3(H) length: 1.734e+04um, number of vias: 74
M4(V) length: 7.690e+02um, number of vias: 6
M5(H) length: 2.581e+02um, number of vias: 0
M6(V) length: 0.000e+00um
*** Completed Phase 2 route (0:00:00.0 275.7M) ***

*** Finished all Phases (cpu=0:00:00.0 mem=275.7M) ***
Peak Memory Usage was 283.5M 
*** Finished trialRoute (cpu=0:00:00.0 mem=275.7M) ***

Extraction called for design 'sorter_top' of instances=261 and nets=285 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design sorter_top.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 275.727M)
**ERROR: (ENCSYUTIL-96):	Cannot open (for read) Timing Constraint file: "/afs/ualberta.ca/home/a/k/akolkar/ece403-lab3/Encounter/sorter_top_final.enc.dat/sorter_top.pt".
Reason for error: No such file or directory.
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 282.2M)
Number of Loop : 0
Start delay calculation (mem=282.242M)...
Delay calculation completed. (cpu=0:00:00.0 real=0:00:00.0 mem=282.242M 1)
*** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 282.2M) ***
**ERROR: (ENCSYUTIL-96):	Cannot open (for read) Timing Constraint file: "/afs/ualberta.ca/home/a/k/akolkar/ece403-lab3/Encounter/sorter_top_final.enc.dat/sorter_top.pt".
Reason for error: No such file or directory.
**optDesign ... cpu = 0:00:00, real = 0:00:01, mem = 282.2M **
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:00, real = 0:00:01, mem = 282.2M **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.000  |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|    0    |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|          All Paths:|    0    |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.000  |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|    0    |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|          All Paths:|    0    |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     17 (17)      |   -0.268   |     17 (17)      |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 29.364%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:01, mem = 275.7M **
*** Finished optDesign ***
<CMD> clearClockDomains
<CMD> setClockDomains -all
setClockDomains -all 
**WARN: (ENCSYC-1873):	The setClockDomains -all option is unsupported in CTE mode 
<CMD> timeDesign -postCTS -hold -pathReports -slackReports -numPaths 50 -prefix sorter_top_postCTS -outDir report
**WARN: (ENCEXT-3493):	Extraction mode changed by calling extraction setup command 'setExtractRCMode'. Therefore, parasitic data in the tool generated as per previous mode is deleted. Call of extractRC/spefIn will generate/bring parasitic data in the tool as per current mode.
*** Starting trialRoute (mem=275.7M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 33
routingBox: (660 660) (4258980 1378740)
coreBox:    (640200 640200) (3620000 724680)
**WARN: (ENCTR-3823):	The standard cell row height appears to be too small.
Estimated standard cell row height = 0.6 metal3 tracks
Number of multi-gpin terms=28, multi-gpins=56, moved blk term=32/32

Phase 1a route (0:00:00.0 278.9M):
Est net length = 2.123e+04um = 1.765e+04H + 3.580e+03V
Usage: (1.4%H 1.0%V) = (1.862e+04um 1.005e+04um) = (5632 1200)
Obstruct: 62664 = 19874 (36.5%H) + 42790 (78.5%V)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1b route (0:00:00.0 279.9M):
Usage: (1.3%H 1.0%V) = (1.861e+04um 1.006e+04um) = (5630 1200)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1c route (0:00:00.0 279.9M):
Usage: (1.3%H 1.0%V) = (1.860e+04um 1.006e+04um) = (5628 1201)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1d route (0:00:00.0 279.9M):
Usage: (1.3%H 1.0%V) = (1.860e+04um 1.006e+04um) = (5628 1201)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1e route (0:00:00.0 280.5M):
Usage: (1.3%H 1.0%V) = (1.860e+04um 1.006e+04um) = (5628 1201)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Usage: (1.3%H 1.0%V) = (1.860e+04um 1.006e+04um) = (5628 1201)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  1:	106	 0.31%	485	 4.14%
  2:	0	 0.00%	216	 1.84%
  3:	0	 0.00%	249	 2.13%
  4:	0	 0.00%	295	 2.52%
  5:	85	 0.25%	3987	34.05%
  6:	0	 0.00%	12	 0.10%
  7:	890	 2.57%	0	 0.00%
  8:	778	 2.25%	0	 0.00%
  9:	1315	 3.80%	19	 0.16%
 10:	17584	50.78%	1092	 9.33%
 11:	8115	23.44%	126	 1.08%
 12:	59	 0.17%	167	 1.43%
 13:	236	 0.68%	176	 1.50%
 14:	24	 0.07%	304	 2.60%
 15:	27	 0.08%	4476	38.22%
 16:	41	 0.12%	0	 0.00%
 17:	82	 0.24%	0	 0.00%
 18:	113	 0.33%	26	 0.22%
 19:	320	 0.92%	0	 0.00%
 20:	4851	14.01%	80	 0.68%

Global route (cpu=0.0s real=0.0s 279.5M)
Phase 1l route (0:00:00.0 278.3M):


*** After '-updateRemainTrks' operation: 

Usage: (1.4%H 1.0%V) = (1.862e+04um 1.005e+04um) = (5634 1200)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  1:	106	 0.31%	485	 4.14%
  2:	0	 0.00%	216	 1.84%
  3:	0	 0.00%	249	 2.13%
  4:	0	 0.00%	295	 2.52%
  5:	85	 0.25%	3987	34.05%
  6:	0	 0.00%	12	 0.10%
  7:	889	 2.57%	0	 0.00%
  8:	779	 2.25%	0	 0.00%
  9:	1315	 3.80%	18	 0.15%
 10:	17584	50.78%	1095	 9.35%
 11:	8115	23.44%	123	 1.05%
 12:	59	 0.17%	167	 1.43%
 13:	238	 0.69%	176	 1.50%
 14:	22	 0.06%	306	 2.61%
 15:	28	 0.08%	4475	38.22%
 16:	40	 0.12%	0	 0.00%
 17:	84	 0.24%	0	 0.00%
 18:	111	 0.32%	26	 0.22%
 19:	321	 0.93%	0	 0.00%
 20:	4850	14.01%	80	 0.68%



*** Completed Phase 1 route (0:00:00.0 276.4M) ***


Total length: 2.189e+04um, number of vias: 1687
M1(H) length: 0.000e+00um, number of vias: 819
M2(V) length: 3.521e+03um, number of vias: 788
M3(H) length: 1.734e+04um, number of vias: 74
M4(V) length: 7.690e+02um, number of vias: 6
M5(H) length: 2.581e+02um, number of vias: 0
M6(V) length: 0.000e+00um
*** Completed Phase 2 route (0:00:00.0 275.7M) ***

*** Finished all Phases (cpu=0:00:00.0 mem=275.7M) ***
Peak Memory Usage was 283.5M 
*** Finished trialRoute (cpu=0:00:00.0 mem=275.7M) ***

Extraction called for design 'sorter_top' of instances=261 and nets=285 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design sorter_top.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 275.727M)
**ERROR: (ENCSYUTIL-96):	Cannot open (for read) Timing Constraint file: "/afs/ualberta.ca/home/a/k/akolkar/ece403-lab3/Encounter/sorter_top_final.enc.dat/sorter_top.pt".
Reason for error: No such file or directory.

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.000  |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|    0    |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|          All Paths:|    0    |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

Density: 29.364%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
Reported timing to dir report
Total CPU time: 0.11 sec
Total Real time: 0.0 sec
Total Memory Usage: 275.726562 Mbytes
<CMD> getFillerMode -quiet
<CMD> addFiller -cell FILL8 FILL4 FILL2 FILL1 -prefix FILL -markFixed
**WARN: (ENCSP-9057):	Fillers being added in a FIXED mode to the whole design. Some subsequent
operations, such as antenna fixing, may fail due to fillers being marked
as 'FIXED'. If this was not intended, use deleteFiller command to undo.
*INFO: Adding fillers to top-module.
*INFO:   Added 948 filler insts (cell FILL8 / prefix FILL).
*INFO:   Added 69 filler insts (cell FILL4 / prefix FILL).
*INFO:   Added 92 filler insts (cell FILL2 / prefix FILL).
*INFO:   Added 80 filler insts (cell FILL1 / prefix FILL).
*INFO: Total 1189 filler insts added - prefix FILL (CPU: 0:00:00.0).
<CMD> selectInst FILL_457
<CMD> wroute -multiCpu 2
Writing DEF file '.wroute_9300.def', current time is Tue Mar 21 14:43:44 2017 ...
unitPerMicron=2000, dbgMicronPerDBU=0.000500, unitPerDBU=1.000000
DEF file '.wroute_9300.def' is written, current time is Tue Mar 21 14:43:44 2017 ...
*** Begin WROUTE on Tue Mar 21 14:43:44 2017 ***
WROUTE /EDA/tools/cadence/EDI/tools.lnx86/fe/bin/32bit/wroute version 3.1.61 db version 1.01 (32 bit)
WROUTE compiled on 06/29/2009 23:59 (icmlin01)
WROUTE ran on directory: /afs/ualberta.ca/home/a/k/akolkar/ece403-lab3/Encounter-10
WROUTE ran on machine: 5013-w19 (Linux 2.6.32-573.3.1.el6.x86_64 x86_64 800Mhz)

Begin option processing ...
(from .wroute_9300.conf) grouteGgridMode set to "uniform"
(from .wroute_9300.conf) inputDefName set to ".wroute_9300.def"
(from .wroute_9300.conf) inputLefName set to "/CMC/EDA/kits/gpdk_MIET_2.0/GSCLib_3.0/lef/GSCLib_3.0.lef /CMC/EDA/kits/gpdk_MIET_2.0/GSCLib_IO_1.4/lef/GSCLib_IO.lef"
(from .wroute_9300.conf) outputDbName set to "sorter_top.wdb"
(from .wroute_9300.conf, hidden option) outputRefName set to ".wroute_9300.ref"
(from .wroute_9300.conf) processor set to 2
(from .wroute_9300.conf) routeFinal set to true
(from .wroute_9300.conf) routeGlobal set to true
(from .wroute_9300.conf) frouteAutoStop set to false
(from .wroute_9300.conf, hidden option) outputRefFullChangeInfo set to true
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 6.00 megs.

Begin checkout products ...
Encounter_C 9.0
Encounter_Digital_Impl_Sys_XL 9.0       [1 copy]
End checkout products.

Begin LEF/DEF in ...
Reading "/CMC/EDA/kits/gpdk_MIET_2.0/GSCLib_3.0/lef/GSCLib_3.0.lef" ...
Reading "/CMC/EDA/kits/gpdk_MIET_2.0/GSCLib_IO_1.4/lef/GSCLib_IO.lef" ...
Reading ".wroute_9300.def" ...
   *WARNING* design has no clock net
   A total of 1 warning.
Read in 13 layers, 6 routing layers, 1 overlap layer
Read in 177 macros, 17 used
Read in 1450 components
  1410 core components: 0 unplaced, 221 placed, 1189 fixed
  36 pad components: 0 unplaced, 36 placed, 0 fixed
  4 other components: 0 unplaced, 0 placed, 4 fixed
Read in 33 logical pins
Read in 2 special nets, 2 routed
Read in 285 nets
Read in 3913 terminals

Distribution of nets (excluding special nets):
       33 ( 1        term),    126 ( 2        term),     46 ( 3        term),
       37 ( 4        term),     22 ( 5        term),      9 ( 9        term),
        9 (10-19     term),      1 (30-39     term),      2 (60-69     term),
        0 (>=2000    term).
End LEF/DEF in: cpu: 0:00:00, real: 0:00:00, peak: 13.00 megs.

Begin global routing ...
Begin building data ...
Using automatically generated gcell grid instead of specified gcell grid

Gcell summary:
Layer             Gcell        Blocked Gcell        0-Track Gcell
-----------------------------------------------------------------
 1st routing      25491      21896 ( 85.90%)          0 (  0.00%)
 2nd routing      25491      21419 ( 84.03%)          0 (  0.00%)
 3rd routing      25491      10706 ( 42.00%)          0 (  0.00%)
 4th routing      25491      22569 ( 88.54%)          0 (  0.00%)
 5th routing      25491      22752 ( 89.26%)          0 (  0.00%)
 6th routing      25491      22752 ( 89.26%)          0 (  0.00%)
-----------------------------------------------------------------
                 152946     122094 ( 79.83%)          0 (  0.00%)
End building data: cpu: 0:00:00, real: 0:00:00, peak: 19.00 megs.

Begin routing ...
Layer            Length   Down-Via  Over-track     Over-capacity
----------------------------------------------------------------
 1st routing         26          0           0       0 (  0.00%)
 2nd routing        434        793           0       0 (  0.00%)
 3rd routing       2403        654           0       0 (  0.00%)
 4th routing         13         22           6       6 (  0.02%)
 5th routing          0          0           0       0 (  0.00%)
 6th routing          0          0           0       0 (  0.00%)
----------------------------------------------------------------
                   2876       1469           6       6 (  0.00%)

Over-capacity details
Layer              1-2 tracks      3-4 tracks      5-6 tracks      >=7 tracks
------------------------------------------------------------------------------
 1st routing        0 ( 0.00%)      0 ( 0.00%)      0 ( 0.00%)      0 ( 0.00%)
 2nd routing        0 ( 0.00%)      0 ( 0.00%)      0 ( 0.00%)      0 ( 0.00%)
 3rd routing        0 ( 0.00%)      0 ( 0.00%)      0 ( 0.00%)      0 ( 0.00%)
 4th routing        6 ( 0.02%)      0 ( 0.00%)      0 ( 0.00%)      0 ( 0.00%)
 5th routing        0 ( 0.00%)      0 ( 0.00%)      0 ( 0.00%)      0 ( 0.00%)
 6th routing        0 ( 0.00%)      0 ( 0.00%)      0 ( 0.00%)      0 ( 0.00%)
------------------------------------------------------------------------------
                    6 ( 0.00%)      0 ( 0.00%)      0 ( 0.00%)      0 ( 0.00%)
End routing: cpu: 0:00:00, real: 0:00:00, peak: 28.00 megs.

Begin pass 1 optimization ...
Layer            Length   Down-Via  Over-track     Over-capacity
----------------------------------------------------------------
 1st routing         44          0           0       0 (  0.00%)
 2nd routing        445        802           0       0 (  0.00%)
 3rd routing       2610        652           0       0 (  0.00%)
 4th routing          0          0           0       0 (  0.00%)
 5th routing          0          0           0       0 (  0.00%)
 6th routing          0          0           0       0 (  0.00%)
----------------------------------------------------------------
                   3099       1454           0       0 (  0.00%)

Over-capacity details
Layer              1-2 tracks      3-4 tracks      5-6 tracks      >=7 tracks
------------------------------------------------------------------------------
 1st routing        0 ( 0.00%)      0 ( 0.00%)      0 ( 0.00%)      0 ( 0.00%)
 2nd routing        0 ( 0.00%)      0 ( 0.00%)      0 ( 0.00%)      0 ( 0.00%)
 3rd routing        0 ( 0.00%)      0 ( 0.00%)      0 ( 0.00%)      0 ( 0.00%)
 4th routing        0 ( 0.00%)      0 ( 0.00%)      0 ( 0.00%)      0 ( 0.00%)
 5th routing        0 ( 0.00%)      0 ( 0.00%)      0 ( 0.00%)      0 ( 0.00%)
 6th routing        0 ( 0.00%)      0 ( 0.00%)      0 ( 0.00%)      0 ( 0.00%)
------------------------------------------------------------------------------
                    0 ( 0.00%)      0 ( 0.00%)      0 ( 0.00%)      0 ( 0.00%)
End pass 1 optimization: cpu: 0:00:00, real: 0:00:00, peak: 28.00 megs.

Begin pass 2 optimization ...
Layer            Length   Down-Via  Over-track     Over-capacity
----------------------------------------------------------------
 1st routing         45          0           0       0 (  0.00%)
 2nd routing        445        801           0       0 (  0.00%)
 3rd routing       2610        651           0       0 (  0.00%)
 4th routing          0          0           0       0 (  0.00%)
 5th routing          0          0           0       0 (  0.00%)
 6th routing          0          0           0       0 (  0.00%)
----------------------------------------------------------------
                   3100       1452           0       0 (  0.00%)

Over-capacity details
Layer              1-2 tracks      3-4 tracks      5-6 tracks      >=7 tracks
------------------------------------------------------------------------------
 1st routing        0 ( 0.00%)      0 ( 0.00%)      0 ( 0.00%)      0 ( 0.00%)
 2nd routing        0 ( 0.00%)      0 ( 0.00%)      0 ( 0.00%)      0 ( 0.00%)
 3rd routing        0 ( 0.00%)      0 ( 0.00%)      0 ( 0.00%)      0 ( 0.00%)
 4th routing        0 ( 0.00%)      0 ( 0.00%)      0 ( 0.00%)      0 ( 0.00%)
 5th routing        0 ( 0.00%)      0 ( 0.00%)      0 ( 0.00%)      0 ( 0.00%)
 6th routing        0 ( 0.00%)      0 ( 0.00%)      0 ( 0.00%)      0 ( 0.00%)
------------------------------------------------------------------------------
                    0 ( 0.00%)      0 ( 0.00%)      0 ( 0.00%)      0 ( 0.00%)
End pass 2 optimization: cpu: 0:00:00, real: 0:00:00, peak: 28.00 megs.

Begin pass 3 optimization ...
Layer            Length   Down-Via  Over-track     Over-capacity
----------------------------------------------------------------
 1st routing         45          0           0       0 (  0.00%)
 2nd routing        445        801           0       0 (  0.00%)
 3rd routing       2610        651           0       0 (  0.00%)
 4th routing          0          0           0       0 (  0.00%)
 5th routing          0          0           0       0 (  0.00%)
 6th routing          0          0           0       0 (  0.00%)
----------------------------------------------------------------
                   3100       1452           0       0 (  0.00%)

Over-capacity details
Layer              1-2 tracks      3-4 tracks      5-6 tracks      >=7 tracks
------------------------------------------------------------------------------
 1st routing        0 ( 0.00%)      0 ( 0.00%)      0 ( 0.00%)      0 ( 0.00%)
 2nd routing        0 ( 0.00%)      0 ( 0.00%)      0 ( 0.00%)      0 ( 0.00%)
 3rd routing        0 ( 0.00%)      0 ( 0.00%)      0 ( 0.00%)      0 ( 0.00%)
 4th routing        0 ( 0.00%)      0 ( 0.00%)      0 ( 0.00%)      0 ( 0.00%)
 5th routing        0 ( 0.00%)      0 ( 0.00%)      0 ( 0.00%)      0 ( 0.00%)
 6th routing        0 ( 0.00%)      0 ( 0.00%)      0 ( 0.00%)      0 ( 0.00%)
------------------------------------------------------------------------------
                    0 ( 0.00%)      0 ( 0.00%)      0 ( 0.00%)      0 ( 0.00%)
End pass 3 optimization: cpu: 0:00:00, real: 0:00:00, peak: 28.00 megs.

Begin pass 4 optimization ...
Layer            Length   Down-Via  Over-track     Over-capacity
----------------------------------------------------------------
 1st routing         45          0           0       0 (  0.00%)
 2nd routing        445        801           0       0 (  0.00%)
 3rd routing       2610        651           0       0 (  0.00%)
 4th routing          0          0           0       0 (  0.00%)
 5th routing          0          0           0       0 (  0.00%)
 6th routing          0          0           0       0 (  0.00%)
----------------------------------------------------------------
                   3100       1452           0       0 (  0.00%)

Over-capacity details
Layer              1-2 tracks      3-4 tracks      5-6 tracks      >=7 tracks
------------------------------------------------------------------------------
 1st routing        0 ( 0.00%)      0 ( 0.00%)      0 ( 0.00%)      0 ( 0.00%)
 2nd routing        0 ( 0.00%)      0 ( 0.00%)      0 ( 0.00%)      0 ( 0.00%)
 3rd routing        0 ( 0.00%)      0 ( 0.00%)      0 ( 0.00%)      0 ( 0.00%)
 4th routing        0 ( 0.00%)      0 ( 0.00%)      0 ( 0.00%)      0 ( 0.00%)
 5th routing        0 ( 0.00%)      0 ( 0.00%)      0 ( 0.00%)      0 ( 0.00%)
 6th routing        0 ( 0.00%)      0 ( 0.00%)      0 ( 0.00%)      0 ( 0.00%)
------------------------------------------------------------------------------
                    0 ( 0.00%)      0 ( 0.00%)      0 ( 0.00%)      0 ( 0.00%)
End pass 4 optimization: cpu: 0:00:00, real: 0:00:00, peak: 28.00 megs.
End global routing: cpu: 0:00:00, real: 0:00:00, peak: 28.00 megs.

Begin final routing ...
Begin building data ...
Running in mix chip assembly (85.4%) and standard cell (14.6%) mode.
End building data: cpu: 0:00:00, real: 0:00:00, peak: 28.00 megs.

Begin routing ...
Layer          H-Length   V-Length   Down-Via  Violation
--------------------------------------------------------
 1st routing       1270          7          0          0
 2nd routing        308       4342       1095          0
 3rd routing      16683         39        583          0
 4th routing          0        517        163          0
 5th routing         57          0          2          0
 6th routing          0          0          0          0
--------------------------------------------------------
                  18320       4907       1843          0
End routing: cpu: 0:00:01, real: 0:00:01, peak: 58.00 megs.
End final routing: cpu: 0:00:01, real: 0:00:01, peak: 58.00 megs.

Begin DB out ...
Writing "sorter_top.wdb" ...
Written out 13 layers, 6 routing layers, 1 overlap layer
Written out 177 macros, 17 used
Written out 1450 components
  1410 core components: 0 unplaced, 221 placed, 1189 fixed
  36 pad components: 0 unplaced, 36 placed, 0 fixed
  4 other components: 0 unplaced, 0 placed, 4 fixed
Written out 33 logical pins
Written out 2 special nets, 2 routed
Written out 285 nets, 252 routed
Written out 3913 terminals
Written out 152946 gcells for 6 layers
Written out 1355 real and virtual terminals
End DB out: cpu: 0:00:00, real: 0:00:00, peak: 58.00 megs.

Begin LEF/DEF/REF out ...
Writing ".wroute_9300.ref" ...
End LEF/DEF/REF out: cpu: 0:00:00, real: 0:00:00, peak: 58.00 megs.

Begin checkin products ...
Encounter_C
Encounter_Digital_Impl_Sys_XL
Multithread_Route_Option
End checkin products.

Begin final report ...
Total wire length                    =      23227 (     18320x       4907y)
Total number of vias                 =       1843
Total number of violations           =          0
Total number of over capacity gcells =          0 (  0.00%)
Total CPU time used                  =    0:00:02
Total real time used                 =    0:00:16
Maximum memory used                  =   58.00 megs
End final report.

*** End WROUTE on Tue Mar 21 14:44:00 2017 ***
Reading REF file '.wroute_9300.ref' ...
version 1.000000
design sorter_top
status frouted
--- CASESENSITIVE ON
--- DIVIDERCHAR '/'
--- BUSBITCHARS '[]'
--- UnitsPerDBU = 1.0000
there are 293 columns
there are 87 rows
there are 14 vias
There are 0 violations
REF file '.wroute_9300.ref' is parsed.
<CMD> clearClockDomains
<CMD> setClockDomains -all
setClockDomains -all 
**WARN: (ENCSYC-1873):	The setClockDomains -all option is unsupported in CTE mode 
<CMD> timeDesign -postRoute -pathReports -drvReports -slackReports -numPaths 50 -prefix sorter_top.finalsetup -outDir report
**WARN: (ENCEXT-3493):	Extraction mode changed by calling extraction setup command 'setExtractRCMode'. Therefore, parasitic data in the tool generated as per previous mode is deleted. Call of extractRC/spefIn will generate/bring parasitic data in the tool as per current mode.
Extraction called for design 'sorter_top' of instances=1450 and nets=285 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Detail RC Extraction called for design sorter_top.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
**WARN: (ENCEXT-3032):	Since cap. table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.6
      Min Width        : 0.3
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.6
      Min Width        : 0.3
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 0.6
      Min Width        : 0.3
      Layer Dielectric : 4.1
* Layer Id             : 4 - M4
      Thickness        : 0.6
      Min Width        : 0.3
      Layer Dielectric : 4.1
* Layer Id             : 5 - M5
      Thickness        : 0.6
      Min Width        : 0.3
      Layer Dielectric : 4.1
* Layer Id             : 6 - M6
      Thickness        : 1
      Min Width        : 0.3
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile ./sorter_top_GVD2UA_9300.rcdb.d  -basic
RC Mode: Detail [Basic CapTable, LEF Resistances]
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Coupling Cap. Scaling Factor : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res. Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 276.0M)
Creating parasitic data file './sorter_top_GVD2UA_9300.rcdb.d/header.seq' for storing RC.
Extracted 10.0941% (CPU Time= 0:00:00.0  MEM= 278.1M)
Extracted 20.0837% (CPU Time= 0:00:00.0  MEM= 278.1M)
Extracted 30.0732% (CPU Time= 0:00:00.0  MEM= 278.1M)
Extracted 40.0628% (CPU Time= 0:00:00.0  MEM= 278.1M)
Extracted 50.1046% (CPU Time= 0:00:00.0  MEM= 278.1M)
Extracted 60.0941% (CPU Time= 0:00:00.0  MEM= 278.1M)
Extracted 70.0837% (CPU Time= 0:00:00.0  MEM= 278.1M)
Extracted 80.0732% (CPU Time= 0:00:00.0  MEM= 278.1M)
Extracted 90.0628% (CPU Time= 0:00:00.0  MEM= 278.1M)
Extracted 100% (CPU Time= 0:00:00.0  MEM= 278.1M)
Nr. Extracted Resistors     : 3613
Nr. Extracted Ground Cap.   : 3827
Nr. Extracted Coupling Cap. : 0
Opening parasitic data file './sorter_top_GVD2UA_9300.rcdb.d/header.seq' for reading.
Detail RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 276.031M)
**ERROR: (ENCSYUTIL-96):	Cannot open (for read) Timing Constraint file: "/afs/ualberta.ca/home/a/k/akolkar/ece403-lab3/Encounter/sorter_top_final.enc.dat/sorter_top.pt".
Reason for error: No such file or directory.

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.000  |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|    0    |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|          All Paths:|    0    |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     17 (17)      |   -0.313   |     17 (17)      |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 100.000%
------------------------------------------------------------
Reported timing to dir report
Total CPU time: 0.1 sec
Total Real time: 0.0 sec
Total Memory Usage: 282.859375 Mbytes
<CMD> clearClockDomains
<CMD> setClockDomains -all
setClockDomains -all 
**WARN: (ENCSYC-1873):	The setClockDomains -all option is unsupported in CTE mode 
<CMD> timeDesign -postRoute -hold -pathReports -slackReports -numPaths 50 -prefix sorter_top.finalhold -outDir report
**WARN: (ENCEXT-3493):	Extraction mode changed by calling extraction setup command 'setExtractRCMode'. Therefore, parasitic data in the tool generated as per previous mode is deleted. Call of extractRC/spefIn will generate/bring parasitic data in the tool as per current mode.
Extraction called for design 'sorter_top' of instances=1450 and nets=285 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Detail RC Extraction called for design sorter_top.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
**WARN: (ENCEXT-3032):	Since cap. table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.6
      Min Width        : 0.3
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.6
      Min Width        : 0.3
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 0.6
      Min Width        : 0.3
      Layer Dielectric : 4.1
* Layer Id             : 4 - M4
      Thickness        : 0.6
      Min Width        : 0.3
      Layer Dielectric : 4.1
* Layer Id             : 5 - M5
      Thickness        : 0.6
      Min Width        : 0.3
      Layer Dielectric : 4.1
* Layer Id             : 6 - M6
      Thickness        : 1
      Min Width        : 0.3
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile ./sorter_top_GVD2UA_9300.rcdb.d -maxResLength 200  -basic
RC Mode: Detail [Basic CapTable, LEF Resistances]
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Coupling Cap. Scaling Factor : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res. Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 282.9M)
Creating parasitic data file './sorter_top_GVD2UA_9300.rcdb.d/header.seq' for storing RC.
Extracted 10.0941% (CPU Time= 0:00:00.0  MEM= 284.9M)
Extracted 20.0837% (CPU Time= 0:00:00.0  MEM= 284.9M)
Extracted 30.0732% (CPU Time= 0:00:00.0  MEM= 284.9M)
Extracted 40.0628% (CPU Time= 0:00:00.0  MEM= 284.9M)
Extracted 50.1046% (CPU Time= 0:00:00.0  MEM= 284.9M)
Extracted 60.0941% (CPU Time= 0:00:00.0  MEM= 284.9M)
Extracted 70.0837% (CPU Time= 0:00:00.0  MEM= 284.9M)
Extracted 80.0732% (CPU Time= 0:00:00.0  MEM= 284.9M)
Extracted 90.0628% (CPU Time= 0:00:00.0  MEM= 284.9M)
Extracted 100% (CPU Time= 0:00:00.0  MEM= 284.9M)
Nr. Extracted Resistors     : 3613
Nr. Extracted Ground Cap.   : 3827
Nr. Extracted Coupling Cap. : 0
Opening parasitic data file './sorter_top_GVD2UA_9300.rcdb.d/header.seq' for reading.
Detail RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 282.859M)
**ERROR: (ENCSYUTIL-96):	Cannot open (for read) Timing Constraint file: "/afs/ualberta.ca/home/a/k/akolkar/ece403-lab3/Encounter/sorter_top_final.enc.dat/sorter_top.pt".
Reason for error: No such file or directory.

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.000  |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|    0    |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|          All Paths:|    0    |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

Density: 100.000%
------------------------------------------------------------
Reported timing to dir report
Total CPU time: 0.08 sec
Total Real time: 0.0 sec
Total Memory Usage: 276.140625 Mbytes
<CMD> saveDesign sorter_top.enc
Checking spec file integrity...
**WARN: (ENCSYT-3036):	Design directory sorter_top.enc.dat exists, rename it to sorter_top.enc.dat.tmp.
If saveDesign succeeds, it will be deleted.
Writing Netlist "sorter_top.enc.dat/sorter_top.v.gz" ...
Saving clock tree spec file 'sorter_top.enc.dat/sorter_top.ctstch' ...
Saving configuration ...
Saving preference file sorter_top.enc.dat/enc.pref.tcl ...
Saving floorplan ...
Saving Drc markers ...
... No Drc file written since there is no markers found.
Saving placement ...
*** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=276.3M) ***
Saving route ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=276.3M) ***
*** Completed saveYieldMap (cpu=: 0:00:00.0 real=0:00:00.0 mem=: 0.000M) ***
Creating constraint file...
<CMD> saveNetlist output/sorter_top.v
Writing Netlist "output/sorter_top.v" ...
<CMD> defOut -floorplan -netlist -routing output/sorter_top.def
Writing DEF file 'output/sorter_top.def', current time is Tue Mar 21 14:44:01 2017 ...
unitPerMicron=2000, dbgMicronPerDBU=0.000500, unitPerDBU=1.000000
DEF file 'output/sorter_top.def' is written, current time is Tue Mar 21 14:44:01 2017 ...
<CMD> saveDesign sorter_top.enc
Checking spec file integrity...
**WARN: (ENCSYT-3036):	Design directory sorter_top.enc.dat exists, rename it to sorter_top.enc.dat.tmp.
If saveDesign succeeds, it will be deleted.
Writing Netlist "sorter_top.enc.dat/sorter_top.v.gz" ...
Saving clock tree spec file 'sorter_top.enc.dat/sorter_top.ctstch' ...
Saving configuration ...
Saving preference file sorter_top.enc.dat/enc.pref.tcl ...
Saving floorplan ...
Saving Drc markers ...
... No Drc file written since there is no markers found.
Saving placement ...
*** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=276.4M) ***
Saving route ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=276.4M) ***
*** Completed saveYieldMap (cpu=: 0:00:00.0 real=0:00:00.0 mem=: 0.000M) ***
Creating constraint file...
<CMD> saveDesign sorter_top_final.enc
Checking spec file integrity...
**WARN: (ENCSYT-3036):	Design directory sorter_top_final.enc.dat exists, rename it to sorter_top_final.enc.dat.tmp.
If saveDesign succeeds, it will be deleted.
Writing Netlist "sorter_top_final.enc.dat/sorter_top.v.gz" ...
Saving clock tree spec file 'sorter_top_final.enc.dat/sorter_top.ctstch' ...
Saving configuration ...
Saving preference file sorter_top_final.enc.dat/enc.pref.tcl ...
Saving floorplan ...
Saving Drc markers ...
... No Drc file written since there is no markers found.
Saving placement ...
*** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=276.4M) ***
Saving route ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=276.4M) ***
*** Completed saveYieldMap (cpu=: 0:00:00.0 real=0:00:00.0 mem=: 0.000M) ***
Creating constraint file...
<CMD> extractRC
Extraction called for design 'sorter_top' of instances=1450 and nets=285 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Detail RC Extraction called for design sorter_top.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
**WARN: (ENCEXT-3032):	Since cap. table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.6
      Min Width        : 0.3
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.6
      Min Width        : 0.3
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 0.6
      Min Width        : 0.3
      Layer Dielectric : 4.1
* Layer Id             : 4 - M4
      Thickness        : 0.6
      Min Width        : 0.3
      Layer Dielectric : 4.1
* Layer Id             : 5 - M5
      Thickness        : 0.6
      Min Width        : 0.3
      Layer Dielectric : 4.1
* Layer Id             : 6 - M6
      Thickness        : 1
      Min Width        : 0.3
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile ./sorter_top_GVD2UA_9300.rcdb.d -maxResLength 200  -basic
RC Mode: Detail [Basic CapTable, LEF Resistances]
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Coupling Cap. Scaling Factor : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res. Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 276.4M)
Creating parasitic data file './sorter_top_GVD2UA_9300.rcdb.d/header.seq' for storing RC.
Extracted 10.0941% (CPU Time= 0:00:00.0  MEM= 278.4M)
Extracted 20.0837% (CPU Time= 0:00:00.0  MEM= 278.4M)
Extracted 30.0732% (CPU Time= 0:00:00.0  MEM= 278.4M)
Extracted 40.0628% (CPU Time= 0:00:00.0  MEM= 278.4M)
Extracted 50.1046% (CPU Time= 0:00:00.0  MEM= 278.4M)
Extracted 60.0941% (CPU Time= 0:00:00.0  MEM= 278.4M)
Extracted 70.0837% (CPU Time= 0:00:00.0  MEM= 278.4M)
Extracted 80.0732% (CPU Time= 0:00:00.0  MEM= 278.4M)
Extracted 90.0628% (CPU Time= 0:00:00.0  MEM= 278.4M)
Extracted 100% (CPU Time= 0:00:00.0  MEM= 278.4M)
Nr. Extracted Resistors     : 3613
Nr. Extracted Ground Cap.   : 3827
Nr. Extracted Coupling Cap. : 0
Opening parasitic data file './sorter_top_GVD2UA_9300.rcdb.d/header.seq' for reading.
Detail RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 276.422M)
<CMD> write_sdf -version 2.1 -precision 4 design.sdf
Topological Sorting (CPU = 0:00:00.0, MEM = 284.9M)
Number of Loop : 0
Start delay calculation (mem=284.941M)...
delayCal using detail RC...
Opening parasitic data file './sorter_top_GVD2UA_9300.rcdb.d/header.seq' for reading.
RC Database In Completed (CPU Time= 0:00:00.0  MEM= 287.0M)
Closing parasitic data file './sorter_top_GVD2UA_9300.rcdb.d/header.seq'. 283 times net's RC data read were performed.
Delay calculation completed. (cpu=0:00:00.0 real=0:00:00.0 mem=285.574M 1)
Topological Sorting (CPU = 0:00:00.0, MEM = 285.6M)
Number of Loop : 0
Start delay calculation (mem=285.574M)...
delayCal using detail RC...
Delay calculation completed. (cpu=0:00:00.0 real=0:00:00.0 mem=285.699M 1)
*** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 285.7M) ***

*** Memory Usage v0.159.2.6.2.1 (Current mem = 277.051M, initial mem = 46.672M) ***
--- Ending "Encounter" (totcpu=0:00:13.0, real=0:02:04, mem=277.1M) ---
