[{"DBLP title": "A power-aware mapping approach to map IP cores onto NoCs under bandwidth and latency constraints.", "DBLP authors": ["Xiaohang Wang", "Mei Yang", "Yingtao Jiang", "Peng Liu"], "year": 2010, "MAG papers": [{"PaperId": 2054291601, "PaperTitle": "a power aware mapping approach to map ip cores onto nocs under bandwidth and latency constraints", "Year": 2010, "CitationCount": 36, "EstimatedCitation": 36, "Affiliations": {"university of nevada las vegas": 2.0, "zhejiang university": 2.0}}], "source": "ES"}, {"DBLP title": "A hardware/software framework for instruction and data scratchpad memory allocation.", "DBLP authors": ["Zhong-Ho Chen", "Alvin Wen-Yu Su"], "year": 2010, "MAG papers": [{"PaperId": 2033339079, "PaperTitle": "a hardware software framework for instruction and data scratchpad memory allocation", "Year": 2010, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"national cheng kung university": 2.0}}], "source": "ES"}, {"DBLP title": "Chameleon: Virtualizing idle acceleration cores of a heterogeneous multicore processor for caching and prefetching.", "DBLP authors": ["Dong Hyuk Woo", "Joshua B. Fryman", "Allan D. Knies", "Hsien-Hsin S. Lee"], "year": 2010, "MAG papers": [{"PaperId": 2105931145, "PaperTitle": "chameleon virtualizing idle acceleration cores of a heterogeneous multicore processor for caching and prefetching", "Year": 2010, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"intel": 2.0, "georgia institute of technology": 2.0}}], "source": "ES"}, {"DBLP title": "An analysis of on-chip interconnection networks for large-scale chip multiprocessors.", "DBLP authors": ["Daniel S\u00e1nchez", "George Michelogiannakis", "Christos Kozyrakis"], "year": 2010, "MAG papers": [{"PaperId": 2029990606, "PaperTitle": "an analysis of on chip interconnection networks for large scale chip multiprocessors", "Year": 2010, "CitationCount": 92, "EstimatedCitation": 169, "Affiliations": {"stanford university": 3.0}}], "source": "ES"}, {"DBLP title": "Performance-aware thermal management via task scheduling.", "DBLP authors": ["Xiuyi Zhou", "Jun Yang", "Marek Chrobak", "Youtao Zhang"], "year": 2010, "MAG papers": [{"PaperId": 2078073886, "PaperTitle": "performance aware thermal management via task scheduling", "Year": 2010, "CitationCount": 26, "EstimatedCitation": 26, "Affiliations": {"university of pittsburgh": 3.0, "university of california riverside": 1.0}}], "source": "ES"}, {"DBLP title": "Token tenure and PATCH: A predictive/adaptive token-counting hybrid.", "DBLP authors": ["Arun Raghavan", "Colin Blundell", "Milo M. K. Martin"], "year": 2010, "MAG papers": [{"PaperId": 2161276540, "PaperTitle": "token tenure and patch a predictive adaptive token counting hybrid", "Year": 2010, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"university of pennsylvania": 3.0}}], "source": "ES"}, {"DBLP title": "Automatic feedback-directed object fusing.", "DBLP authors": ["Christian Wimmer", "Hanspeter M\u00f6ssenb\u00f6ck"], "year": 2010, "MAG papers": [{"PaperId": 2047248271, "PaperTitle": "automatic feedback directed object fusing", "Year": 2010, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"johannes kepler university of linz": 2.0}}], "source": "ES"}, {"DBLP title": "Applied inference: Case studies in microarchitectural design.", "DBLP authors": ["Benjamin C. Lee", "David M. Brooks"], "year": 2010, "MAG papers": [{"PaperId": 2017375765, "PaperTitle": "applied inference case studies in microarchitectural design", "Year": 2010, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"harvard university": 1.0, "duke university": 1.0}}], "source": "ES"}, {"DBLP title": "Thread-management techniques to maximize efficiency in multicore and simultaneous multithreaded microprocessors.", "DBLP authors": ["Ryan N. Rakvic", "Qiong Cai", "Jos\u00e9 Gonz\u00e1lez", "Grigorios Magklis", "Pedro Chaparro", "Antonio Gonz\u00e1lez"], "year": 2010, "MAG papers": [{"PaperId": 1972995899, "PaperTitle": "thread management techniques to maximize efficiency in multicore and simultaneous multithreaded microprocessors", "Year": 2010, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"united states naval academy": 1.0, "polytechnic university of catalonia": 5.0}}], "source": "ES"}, {"DBLP title": "A memory-efficient pipelined implementation of the aho-corasick string-matching algorithm.", "DBLP authors": ["Derek Chi-Wai Pao", "Wei Lin", "Bin Liu"], "year": 2010, "MAG papers": [{"PaperId": 1982420044, "PaperTitle": "a memory efficient pipelined implementation of the aho corasick string matching algorithm", "Year": 2010, "CitationCount": 37, "EstimatedCitation": 62, "Affiliations": {"tsinghua university": 2.0, "city university of hong kong": 1.0}}], "source": "ES"}, {"DBLP title": "Exploiting the reuse supplied by loop-dependent stream references for stream processors.", "DBLP authors": ["Xuejun Yang", "Ying Zhang", "Xicheng Lu", "Jingling Xue", "Ian Rogers", "Gen Li", "Guibin Wang", "Xudong Fang"], "year": 2010, "MAG papers": [], "source": null}, {"DBLP title": "Eliminating voltage emergencies via software-guided code transformations.", "DBLP authors": ["Vijay Janapa Reddi", "Simone Campanoni", "Meeta Sharma Gupta", "Michael D. Smith", "Gu-Yeon Wei", "David M. Brooks", "Kim M. Hazelwood"], "year": 2010, "MAG papers": [{"PaperId": 2093985935, "PaperTitle": "eliminating voltage emergencies via software guided code transformations", "Year": 2010, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"university of virginia": 1.0, "harvard university": 6.0}}], "source": "ES"}, {"DBLP title": "PiPA: Pipelined profiling and analysis on multicore systems.", "DBLP authors": ["Qin Zhao", "Ioana Cutcutache", "Weng-Fai Wong"], "year": 2010, "MAG papers": [{"PaperId": 1964104501, "PaperTitle": "pipa pipelined profiling and analysis on multicore systems", "Year": 2010, "CitationCount": 14, "EstimatedCitation": 74, "Affiliations": {"massachusetts institute of technology": 1.0, "national university of singapore": 2.0}}], "source": "ES"}, {"DBLP title": "Quality of service shared cache management in chip multiprocessor architecture.", "DBLP authors": ["Fei Guo", "Yan Solihin", "Li Zhao", "Ravishankar R. Iyer"], "year": 2010, "MAG papers": [{"PaperId": 2059992278, "PaperTitle": "quality of service shared cache management in chip multiprocessor architecture", "Year": 2010, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"intel": 2.0, "vmware": 1.0, "north carolina state university": 1.0}}], "source": "ES"}, {"DBLP title": "Design exploration of hybrid caches with disparate memory technologies.", "DBLP authors": ["Xiaoxia Wu", "Jian Li", "Lixin Zhang", "Evan Speight", "Ramakrishnan Rajamony", "Yuan Xie"], "year": 2010, "MAG papers": [{"PaperId": 1968686941, "PaperTitle": "design exploration of hybrid caches with disparate memory technologies", "Year": 2010, "CitationCount": 36, "EstimatedCitation": 36, "Affiliations": {"pennsylvania state university": 2.0, "ibm": 4.0}}], "source": "ES"}, {"DBLP title": "Exploiting compression opportunities to improve SpMxV performance on shared memory systems.", "DBLP authors": ["Kornilios Kourtis", "Georgios I. Goumas", "Nectarios Koziris"], "year": 2010, "MAG papers": [{"PaperId": 2084296319, "PaperTitle": "exploiting compression opportunities to improve spmxv performance on shared memory systems", "Year": 2010, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": {"national technical university of athens": 3.0}}], "source": "ES"}, {"DBLP title": "Impact of high-level transformations within the ROCCC framework.", "DBLP authors": ["Betul Buyukkurt", "John Cortes", "Jason R. Villarreal", "Walid A. Najjar"], "year": 2010, "MAG papers": [{"PaperId": 1973845444, "PaperTitle": "impact of high level transformations within the roccc framework", "Year": 2010, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"university of california riverside": 4.0}}], "source": "ES"}, {"DBLP title": "DisIRer: Converting a retargetable compiler into a multiplatform binary translator.", "DBLP authors": ["Yuan-Shin Hwang", "Tzong-Yen Lin", "Rong-Guey Chang"], "year": 2010, "MAG papers": [{"PaperId": 2093122758, "PaperTitle": "disirer converting a retargetable compiler into a multiplatform binary translator", "Year": 2010, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"national taiwan university of science and technology": 1.0, "national chung cheng university": 2.0}}], "source": "ES"}, {"DBLP title": "Federation: Boosting per-thread performance of throughput-oriented manycore architectures.", "DBLP authors": ["Michael Boyer", "David Tarjan", "Kevin Skadron"], "year": 2010, "MAG papers": [{"PaperId": 2008026264, "PaperTitle": "federation boosting per thread performance of throughput oriented manycore architectures", "Year": 2010, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"university of virginia": 3.0}}], "source": "ES"}, {"DBLP title": "Collective optimization: A practical collaborative approach.", "DBLP authors": ["Grigori Fursin", "Olivier Temam"], "year": 2010, "MAG papers": [{"PaperId": 1988659054, "PaperTitle": "collective optimization a practical collaborative approach", "Year": 2010, "CitationCount": 36, "EstimatedCitation": 67, "Affiliations": {"french institute for research in computer science and automation": 2.0}}], "source": "ES"}, {"DBLP title": "Understanding the behavior and implications of context switch misses.", "DBLP authors": ["Fang Liu", "Yan Solihin"], "year": 2010, "MAG papers": [{"PaperId": 2078498955, "PaperTitle": "understanding the behavior and implications of context switch misses", "Year": 2010, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"north carolina state university": 2.0}}], "source": "ES"}]