$date
	Sat Oct 22 21:43:38 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#701930
b1100 &
b1100 %
1$
b1100 !
1"
#701931
0"
#701934
b110 &
b110 %
#701938
b11 &
b11 %
#701942
b1010 &
b1010 %
#701946
b101 &
b101 %
#701950
b10000 &
b10000 %
#701954
b1000 &
b1000 %
#701958
b100 &
b100 %
#701962
b10 &
b10 %
#701966
b1 &
1#
b1 %
#701970
b0 &
b0 %
0#
0$
#1704415
b1 !
1"
#1704418
b1 &
b1 %
1$
#1704419
0"
#1704422
1#
#1704426
b0 &
b0 %
0#
0$
#2734858
b10 &
b10 %
1$
b10 !
1"
#2734859
0"
#2734862
b1 &
1#
b1 %
#2734866
b0 &
b0 %
0#
0$
#4500012
