// Seed: 302895971
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16
);
  output wire id_16;
  inout wire id_15;
  inout wire id_14;
  output wire id_13;
  inout wire id_12;
  output wire id_11;
  inout wire id_10;
  input wire id_9;
  output wire id_8;
  input wire id_7;
  input wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_2 = {1'b0{id_12}};
  wire id_17, id_18;
  wand id_19 = 1;
  assign id_10 = 1;
endmodule
module module_1 (
    input tri0 id_0,
    input tri id_1,
    input wire id_2,
    input tri1 id_3,
    input supply1 id_4,
    input tri0 id_5,
    output wor id_6,
    input wire id_7,
    input uwire id_8,
    input tri0 id_9,
    output tri1 id_10,
    input wire id_11,
    input wand id_12,
    input tri id_13,
    output tri id_14,
    input wire id_15,
    output uwire id_16,
    input wor id_17,
    input tri id_18,
    input wand id_19,
    output tri0 id_20,
    input wand id_21,
    output tri0 id_22,
    inout uwire id_23,
    input tri id_24,
    input wor id_25,
    output supply1 id_26,
    input tri id_27,
    input supply1 id_28,
    output supply0 id_29,
    input wor id_30,
    input wire id_31,
    output supply0 id_32,
    input wor id_33,
    input tri0 id_34,
    output tri1 id_35,
    output tri0 id_36,
    input wire id_37,
    input supply0 id_38,
    input tri1 id_39,
    output wand id_40,
    output wor id_41
);
  wire id_43, id_44;
  module_0 modCall_1 (
      id_44,
      id_44,
      id_44,
      id_44,
      id_44,
      id_43,
      id_43,
      id_43,
      id_43,
      id_44,
      id_43,
      id_44,
      id_43,
      id_44,
      id_43,
      id_43
  );
endmodule
