

================================================================
== Vivado HLS Report for 'relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_s'
================================================================
* Date:           Sun Apr 14 16:57:53 2024

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        myproject_prj
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a200tfbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     3.589|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  513|  513|  513|  513|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |  512|  512|         4|          -|          -|   128|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!tmp)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	2  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.35>
ST_1 : Operation 6 [1/1] (1.35ns)   --->   "br label %1" [firmware/nnet_utils/nnet_activation.h:43]   --->   Operation 6 'br' <Predicate = true> <Delay = 1.35>

State 2 <SV = 1> <Delay = 1.75>
ST_2 : Operation 7 [1/1] (0.00ns)   --->   "%ii = phi i8 [ 0, %0 ], [ %ii_2, %3 ]"   --->   Operation 7 'phi' 'ii' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8 [1/1] (1.24ns)   --->   "%tmp = icmp eq i8 %ii, -128" [firmware/nnet_utils/nnet_activation.h:43]   --->   Operation 8 'icmp' 'tmp' <Predicate = true> <Delay = 1.24> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128)"   --->   Operation 9 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (1.71ns)   --->   "%ii_2 = add i8 %ii, 1" [firmware/nnet_utils/nnet_activation.h:43]   --->   Operation 10 'add' 'ii_2' <Predicate = true> <Delay = 1.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "br i1 %tmp, label %4, label %2" [firmware/nnet_utils/nnet_activation.h:43]   --->   Operation 11 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%arrayNo = call i4 @_ssdm_op_PartSelect.i4.i8.i32.i32(i8 %ii, i32 4, i32 7)" [firmware/nnet_utils/nnet_activation.h:43]   --->   Operation 12 'partselect' 'arrayNo' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%tmp_27 = trunc i8 %ii to i4" [firmware/nnet_utils/nnet_activation.h:43]   --->   Operation 13 'trunc' 'tmp_27' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%newIndex = zext i4 %tmp_27 to i64" [firmware/nnet_utils/nnet_activation.h:43]   --->   Operation 14 'zext' 'newIndex' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%data_0_V_addr = getelementptr [16 x i16]* %data_0_V, i64 0, i64 %newIndex" [firmware/nnet_utils/nnet_activation.h:43]   --->   Operation 15 'getelementptr' 'data_0_V_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 16 [2/2] (1.75ns)   --->   "%data_0_V_load = load i16* %data_0_V_addr, align 2" [firmware/nnet_utils/nnet_activation.h:43]   --->   Operation 16 'load' 'data_0_V_load' <Predicate = (!tmp)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 16> <RAM>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%data_1_V_addr = getelementptr [16 x i16]* %data_1_V, i64 0, i64 %newIndex" [firmware/nnet_utils/nnet_activation.h:43]   --->   Operation 17 'getelementptr' 'data_1_V_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 18 [2/2] (1.75ns)   --->   "%data_1_V_load = load i16* %data_1_V_addr, align 2" [firmware/nnet_utils/nnet_activation.h:43]   --->   Operation 18 'load' 'data_1_V_load' <Predicate = (!tmp)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 16> <RAM>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%data_2_V_addr = getelementptr [16 x i16]* %data_2_V, i64 0, i64 %newIndex" [firmware/nnet_utils/nnet_activation.h:43]   --->   Operation 19 'getelementptr' 'data_2_V_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 20 [2/2] (1.75ns)   --->   "%data_2_V_load = load i16* %data_2_V_addr, align 2" [firmware/nnet_utils/nnet_activation.h:43]   --->   Operation 20 'load' 'data_2_V_load' <Predicate = (!tmp)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 16> <RAM>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%data_3_V_addr = getelementptr [16 x i16]* %data_3_V, i64 0, i64 %newIndex" [firmware/nnet_utils/nnet_activation.h:43]   --->   Operation 21 'getelementptr' 'data_3_V_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 22 [2/2] (1.75ns)   --->   "%data_3_V_load = load i16* %data_3_V_addr, align 2" [firmware/nnet_utils/nnet_activation.h:43]   --->   Operation 22 'load' 'data_3_V_load' <Predicate = (!tmp)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 16> <RAM>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%data_4_V_addr = getelementptr [16 x i16]* %data_4_V, i64 0, i64 %newIndex" [firmware/nnet_utils/nnet_activation.h:43]   --->   Operation 23 'getelementptr' 'data_4_V_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 24 [2/2] (1.75ns)   --->   "%data_4_V_load = load i16* %data_4_V_addr, align 2" [firmware/nnet_utils/nnet_activation.h:43]   --->   Operation 24 'load' 'data_4_V_load' <Predicate = (!tmp)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 16> <RAM>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%data_5_V_addr = getelementptr [16 x i16]* %data_5_V, i64 0, i64 %newIndex" [firmware/nnet_utils/nnet_activation.h:43]   --->   Operation 25 'getelementptr' 'data_5_V_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 26 [2/2] (1.75ns)   --->   "%data_5_V_load = load i16* %data_5_V_addr, align 2" [firmware/nnet_utils/nnet_activation.h:43]   --->   Operation 26 'load' 'data_5_V_load' <Predicate = (!tmp)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 16> <RAM>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%data_6_V_addr = getelementptr [16 x i16]* %data_6_V, i64 0, i64 %newIndex" [firmware/nnet_utils/nnet_activation.h:43]   --->   Operation 27 'getelementptr' 'data_6_V_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 28 [2/2] (1.75ns)   --->   "%data_6_V_load = load i16* %data_6_V_addr, align 2" [firmware/nnet_utils/nnet_activation.h:43]   --->   Operation 28 'load' 'data_6_V_load' <Predicate = (!tmp)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 16> <RAM>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%data_7_V_addr = getelementptr [16 x i16]* %data_7_V, i64 0, i64 %newIndex" [firmware/nnet_utils/nnet_activation.h:43]   --->   Operation 29 'getelementptr' 'data_7_V_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 30 [2/2] (1.75ns)   --->   "%data_7_V_load = load i16* %data_7_V_addr, align 2" [firmware/nnet_utils/nnet_activation.h:43]   --->   Operation 30 'load' 'data_7_V_load' <Predicate = (!tmp)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 16> <RAM>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%res_0_V_addr = getelementptr [16 x i15]* %res_0_V, i64 0, i64 %newIndex" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 31 'getelementptr' 'res_0_V_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%res_1_V_addr = getelementptr [16 x i15]* %res_1_V, i64 0, i64 %newIndex" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 32 'getelementptr' 'res_1_V_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%res_2_V_addr = getelementptr [16 x i15]* %res_2_V, i64 0, i64 %newIndex" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 33 'getelementptr' 'res_2_V_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%res_3_V_addr = getelementptr [16 x i15]* %res_3_V, i64 0, i64 %newIndex" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 34 'getelementptr' 'res_3_V_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%res_4_V_addr = getelementptr [16 x i15]* %res_4_V, i64 0, i64 %newIndex" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 35 'getelementptr' 'res_4_V_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%res_5_V_addr = getelementptr [16 x i15]* %res_5_V, i64 0, i64 %newIndex" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 36 'getelementptr' 'res_5_V_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%res_6_V_addr = getelementptr [16 x i15]* %res_6_V, i64 0, i64 %newIndex" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 37 'getelementptr' 'res_6_V_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%res_7_V_addr = getelementptr [16 x i15]* %res_7_V, i64 0, i64 %newIndex" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 38 'getelementptr' 'res_7_V_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "ret void" [firmware/nnet_utils/nnet_activation.h:50]   --->   Operation 39 'ret' <Predicate = (tmp)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.58>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%arrayNo_cast = zext i4 %arrayNo to i32" [firmware/nnet_utils/nnet_activation.h:43]   --->   Operation 40 'zext' 'arrayNo_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/2] (1.75ns)   --->   "%data_0_V_load = load i16* %data_0_V_addr, align 2" [firmware/nnet_utils/nnet_activation.h:43]   --->   Operation 41 'load' 'data_0_V_load' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 16> <RAM>
ST_3 : Operation 42 [1/2] (1.75ns)   --->   "%data_1_V_load = load i16* %data_1_V_addr, align 2" [firmware/nnet_utils/nnet_activation.h:43]   --->   Operation 42 'load' 'data_1_V_load' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 16> <RAM>
ST_3 : Operation 43 [1/2] (1.75ns)   --->   "%data_2_V_load = load i16* %data_2_V_addr, align 2" [firmware/nnet_utils/nnet_activation.h:43]   --->   Operation 43 'load' 'data_2_V_load' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 16> <RAM>
ST_3 : Operation 44 [1/2] (1.75ns)   --->   "%data_3_V_load = load i16* %data_3_V_addr, align 2" [firmware/nnet_utils/nnet_activation.h:43]   --->   Operation 44 'load' 'data_3_V_load' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 16> <RAM>
ST_3 : Operation 45 [1/2] (1.75ns)   --->   "%data_4_V_load = load i16* %data_4_V_addr, align 2" [firmware/nnet_utils/nnet_activation.h:43]   --->   Operation 45 'load' 'data_4_V_load' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 16> <RAM>
ST_3 : Operation 46 [1/2] (1.75ns)   --->   "%data_5_V_load = load i16* %data_5_V_addr, align 2" [firmware/nnet_utils/nnet_activation.h:43]   --->   Operation 46 'load' 'data_5_V_load' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 16> <RAM>
ST_3 : Operation 47 [1/2] (1.75ns)   --->   "%data_6_V_load = load i16* %data_6_V_addr, align 2" [firmware/nnet_utils/nnet_activation.h:43]   --->   Operation 47 'load' 'data_6_V_load' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 16> <RAM>
ST_3 : Operation 48 [1/2] (1.75ns)   --->   "%data_7_V_load = load i16* %data_7_V_addr, align 2" [firmware/nnet_utils/nnet_activation.h:43]   --->   Operation 48 'load' 'data_7_V_load' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 16> <RAM>
ST_3 : Operation 49 [1/1] (1.83ns)   --->   "%datareg_V = call i16 @_ssdm_op_Mux.ap_auto.8i16.i32(i16 %data_0_V_load, i16 %data_1_V_load, i16 %data_2_V_load, i16 %data_3_V_load, i16 %data_4_V_load, i16 %data_5_V_load, i16 %data_6_V_load, i16 %data_7_V_load, i32 %arrayNo_cast)" [firmware/nnet_utils/nnet_activation.h:43]   --->   Operation 49 'mux' 'datareg_V' <Predicate = true> <Delay = 1.83> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.83> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_28 = trunc i16 %datareg_V to i15" [firmware/nnet_utils/nnet_activation.h:44]   --->   Operation 50 'trunc' 'tmp_28' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.81>
ST_4 : Operation 51 [1/1] (1.97ns)   --->   "%tmp_s = icmp sgt i16 %datareg_V, 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 51 'icmp' 'tmp_s' <Predicate = true> <Delay = 1.97> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 52 [1/1] (0.84ns)   --->   "%datareg_V_2 = select i1 %tmp_s, i15 %tmp_28, i15 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 52 'select' 'datareg_V_2' <Predicate = true> <Delay = 0.84> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 53 [1/1] (1.21ns)   --->   "switch i4 %arrayNo, label %branch7 [
    i4 0, label %branch0
    i4 1, label %branch1
    i4 2, label %branch2
    i4 3, label %branch3
    i4 4, label %branch4
    i4 5, label %branch5
    i4 6, label %branch6
  ]" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 53 'switch' <Predicate = true> <Delay = 1.21>

State 5 <SV = 4> <Delay = 1.75>
ST_5 : Operation 54 [1/1] (1.75ns)   --->   "store i15 %datareg_V_2, i15* %res_6_V_addr, align 2" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 54 'store' <Predicate = (arrayNo == 6)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 16> <RAM>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "br label %3" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 55 'br' <Predicate = (arrayNo == 6)> <Delay = 0.00>
ST_5 : Operation 56 [1/1] (1.75ns)   --->   "store i15 %datareg_V_2, i15* %res_5_V_addr, align 2" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 56 'store' <Predicate = (arrayNo == 5)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 16> <RAM>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "br label %3" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 57 'br' <Predicate = (arrayNo == 5)> <Delay = 0.00>
ST_5 : Operation 58 [1/1] (1.75ns)   --->   "store i15 %datareg_V_2, i15* %res_4_V_addr, align 2" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 58 'store' <Predicate = (arrayNo == 4)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 16> <RAM>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "br label %3" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 59 'br' <Predicate = (arrayNo == 4)> <Delay = 0.00>
ST_5 : Operation 60 [1/1] (1.75ns)   --->   "store i15 %datareg_V_2, i15* %res_3_V_addr, align 2" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 60 'store' <Predicate = (arrayNo == 3)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 16> <RAM>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "br label %3" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 61 'br' <Predicate = (arrayNo == 3)> <Delay = 0.00>
ST_5 : Operation 62 [1/1] (1.75ns)   --->   "store i15 %datareg_V_2, i15* %res_2_V_addr, align 2" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 62 'store' <Predicate = (arrayNo == 2)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 16> <RAM>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "br label %3" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 63 'br' <Predicate = (arrayNo == 2)> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (1.75ns)   --->   "store i15 %datareg_V_2, i15* %res_1_V_addr, align 2" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 64 'store' <Predicate = (arrayNo == 1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 16> <RAM>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "br label %3" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 65 'br' <Predicate = (arrayNo == 1)> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (1.75ns)   --->   "store i15 %datareg_V_2, i15* %res_0_V_addr, align 2" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 66 'store' <Predicate = (arrayNo == 0)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 16> <RAM>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "br label %3" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 67 'br' <Predicate = (arrayNo == 0)> <Delay = 0.00>
ST_5 : Operation 68 [1/1] (1.75ns)   --->   "store i15 %datareg_V_2, i15* %res_7_V_addr, align 2" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 68 'store' <Predicate = (arrayNo != 0 & arrayNo != 1 & arrayNo != 2 & arrayNo != 3 & arrayNo != 4 & arrayNo != 5 & arrayNo != 6)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 16> <RAM>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "br label %3" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 69 'br' <Predicate = (arrayNo != 0 & arrayNo != 1 & arrayNo != 2 & arrayNo != 3 & arrayNo != 4 & arrayNo != 5 & arrayNo != 6)> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "br label %1" [firmware/nnet_utils/nnet_activation.h:43]   --->   Operation 70 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0.625ns.

 <State 1>: 1.35ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('ii') with incoming values : ('ii', firmware/nnet_utils/nnet_activation.h:43) [19]  (1.35 ns)

 <State 2>: 1.75ns
The critical path consists of the following:
	'phi' operation ('ii') with incoming values : ('ii', firmware/nnet_utils/nnet_activation.h:43) [19]  (0 ns)
	'getelementptr' operation ('data_5_V_addr', firmware/nnet_utils/nnet_activation.h:43) [39]  (0 ns)
	'load' operation ('data_5_V_load', firmware/nnet_utils/nnet_activation.h:43) on array 'data_5_V' [40]  (1.75 ns)

 <State 3>: 3.59ns
The critical path consists of the following:
	'load' operation ('data_0_V_load', firmware/nnet_utils/nnet_activation.h:43) on array 'data_0_V' [30]  (1.75 ns)
	'mux' operation ('datareg.V', firmware/nnet_utils/nnet_activation.h:43) [45]  (1.83 ns)

 <State 4>: 2.82ns
The critical path consists of the following:
	'icmp' operation ('tmp_s', firmware/nnet_utils/nnet_activation.h:45) [47]  (1.98 ns)
	'select' operation ('datareg.V', firmware/nnet_utils/nnet_activation.h:45) [56]  (0.84 ns)

 <State 5>: 1.75ns
The critical path consists of the following:
	'store' operation (firmware/nnet_utils/nnet_activation.h:46) of variable 'datareg.V', firmware/nnet_utils/nnet_activation.h:45 on array 'res_6_V' [59]  (1.75 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
