v 20130925 2
C 54000 45300 1 270 0 current-1.sym
{
T 55000 44700 5 10 0 0 270 0 1
device=CURRENT_SOURCE
T 54500 45000 5 10 1 1 270 0 1
refdes=Iref
T 54000 45300 5 10 1 1 0 0 1
value=10u
}
C 54800 41700 1 0 1 asic-nmos-1.sym
{
T 53400 42500 5 8 0 0 0 6 1
device=NMOS_TRANSISTOR
T 54000 42500 5 10 1 1 0 6 1
refdes=Ml
T 54000 42300 5 8 1 1 0 6 1
model-name=nmos4
T 54000 42000 5 8 1 0 0 6 1
w=1u
T 54000 41800 5 8 1 0 0 6 1
l=3u
T 53300 44900 5 10 1 1 90 0 1
value=NMOSBSIM
}
C 56200 41700 1 0 0 asic-nmos-1.sym
{
T 57600 42500 5 8 0 0 0 0 1
device=NMOS_TRANSISTOR
T 57000 42500 5 10 1 1 0 0 1
refdes=Ml1
T 57000 42300 5 8 1 1 0 0 1
model-name=nmos4
T 57000 42000 5 8 1 0 0 0 1
w=1u
T 57000 41800 5 8 1 0 0 0 1
l=3u
T 56300 41500 5 10 1 1 0 0 1
value=NMOSBSIM
}
C 53700 45300 1 0 0 spice-include-1.sym
{
T 53800 45600 5 10 0 1 0 0 1
device=include
T 53800 45700 5 10 1 1 0 0 1
refdes=A1
T 54200 45400 5 10 1 1 0 0 1
file=bsim3.lib
}
C 54800 43300 1 0 1 asic-nmos-1.sym
{
T 53400 44100 5 8 0 0 0 6 1
device=NMOS_TRANSISTOR
T 54000 44100 5 10 1 1 0 6 1
refdes=M1
T 54000 43900 5 8 1 1 0 6 1
model-name=nmos4
T 54000 43600 5 8 1 0 0 6 1
w=1u
T 54000 43400 5 8 1 0 0 6 1
l=3u
T 53800 43000 5 10 1 1 0 0 1
value=NMOSBSIM
}
C 56200 43300 1 0 0 asic-nmos-1.sym
{
T 57600 44100 5 8 0 0 0 0 1
device=NMOS_TRANSISTOR
T 57000 44100 5 10 1 1 0 0 1
refdes=M2
T 57000 43900 5 8 1 1 0 0 1
model-name=nmos4
T 57000 43600 5 8 1 0 0 0 1
w=1u
T 57000 43400 5 8 1 0 0 0 1
l=3u
T 56300 43100 5 10 1 1 0 0 1
value=NMOSBSIM
}
N 54200 44400 54200 44300 4
{
T 54200 44400 5 10 1 1 0 0 1
netname=vd1
}
N 54100 43800 54100 43300 4
N 54100 43300 54200 43300 4
N 54200 43300 54200 42700 4
{
T 54200 43200 5 10 1 1 0 0 1
value=vs1
T 54200 43300 5 10 1 1 0 0 1
netname=vs1
}
N 54100 42200 54100 41500 4
N 54100 41500 56800 41500 4
N 54200 41500 54200 41600 4
N 54800 42200 56200 42200 4
N 54800 43800 56200 43800 4
N 56800 43300 56800 42700 4
{
T 56800 43300 5 10 1 1 0 0 1
netname=vscopy
}
N 56900 43800 56900 43300 4
N 56900 43300 56800 43300 4
N 56900 42200 56900 41700 4
N 56900 41700 56800 41700 4
C 55700 41200 1 0 0 gnd-1.sym
N 56800 41500 56800 41700 4
N 54200 41700 54100 41700 4
C 51800 43300 1 270 0 voltage-3.sym
{
T 52500 43100 5 8 0 0 270 0 1
device=VOLTAGE_SOURCE
T 52300 43000 5 10 1 1 270 0 1
refdes=Vsource
T 51800 43300 5 10 1 0 0 0 1
value=10V
}
N 52000 43300 52000 45300 4
N 52000 45300 56800 45300 4
N 52000 42400 52000 41500 4
N 52000 41500 54200 41500 4
C 56900 44400 1 90 0 resistor-1.sym
{
T 56500 44700 5 10 0 0 90 0 1
device=RESISTOR
T 56600 44600 5 10 1 1 90 0 1
refdes=Rup
T 56900 44400 5 10 1 1 0 0 1
value=1k
}
N 56800 44400 56800 44300 4
{
T 56800 44400 5 10 1 1 0 0 1
netname=vd3
}
N 56200 43800 56200 44400 4
N 56200 44400 56800 44400 4
N 54200 42700 54800 42700 4
N 54800 42700 54800 42200 4
