module top_module (
    input wire clk,
    input wire d, 
    input wire r,
    output reg q
	);
    
    always @(posedge clk) begin
        if(r)
            q = 0;
        else
            q = d;
    end

endmodule
