#! /mingw64/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\msys64\mingw64\lib\ivl\system.vpi";
:vpi_module "C:\msys64\mingw64\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\msys64\mingw64\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\msys64\mingw64\lib\ivl\v2005_math.vpi";
:vpi_module "C:\msys64\mingw64\lib\ivl\va_math.vpi";
:vpi_module "C:\msys64\mingw64\lib\ivl\v2009.vpi";
S_0000022a9b3eba40 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0000022a9b3eaf40 .scope module, "tb_core_basic" "tb_core_basic" 3 3;
 .timescale -9 -12;
v0000022a9b45c0b0_0 .net "branch_event_pc", 31 0, L_0000022a9b4beba0;  1 drivers
v0000022a9b45c330_0 .net "branch_event_taken", 0 0, L_0000022a9b4bef20;  1 drivers
v0000022a9b45b070_0 .net "branch_event_valid", 0 0, L_0000022a9b4bd450;  1 drivers
v0000022a9b45c6f0_0 .var "clk", 0 0;
v0000022a9b45a7b0_0 .var "reset", 0 0;
v0000022a9b45b570_0 .net "slot_event_is_auto", 0 0, L_0000022a9b4bb010;  1 drivers
v0000022a9b45b610_0 .net "slot_event_is_nop", 0 0, L_0000022a9b4bf4d0;  1 drivers
v0000022a9b45b6b0_0 .net "stat_branch_count", 31 0, v0000022a9b45aad0_0;  1 drivers
v0000022a9b45b7f0_0 .net "stat_cycle_count", 31 0, v0000022a9b45b750_0;  1 drivers
v0000022a9b45b890_0 .net "stat_slot_auto_count", 31 0, v0000022a9b45bc50_0;  1 drivers
v0000022a9b45c150_0 .net "stat_slot_manual_count", 31 0, v0000022a9b45cab0_0;  1 drivers
v0000022a9b45c650_0 .net "stat_slot_nop_count", 31 0, v0000022a9b45c1f0_0;  1 drivers
S_0000022a9b3eb2e0 .scope task, "load_program_basic" "load_program_basic" 3 42, 3 42 0, S_0000022a9b3eaf40;
 .timescale -9 -12;
TD_tb_core_basic.load_program_basic ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000022a9b3d95c0_0, 0, 32;
    %pushi/vec4 536936452, 0, 32;
    %store/vec4 v0000022a9b3d86c0_0, 0, 32;
    %fork TD_tb_core_basic.uut.imem.write_word, S_0000022a9b2d8700;
    %join;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0000022a9b3d95c0_0, 0, 32;
    %pushi/vec4 537001987, 0, 32;
    %store/vec4 v0000022a9b3d86c0_0, 0, 32;
    %fork TD_tb_core_basic.uut.imem.write_word, S_0000022a9b2d8700;
    %join;
    %pushi/vec4 8, 0, 32;
    %store/vec4 v0000022a9b3d95c0_0, 0, 32;
    %pushi/vec4 537067520, 0, 32;
    %store/vec4 v0000022a9b3d86c0_0, 0, 32;
    %fork TD_tb_core_basic.uut.imem.write_word, S_0000022a9b2d8700;
    %join;
    %pushi/vec4 12, 0, 32;
    %store/vec4 v0000022a9b3d95c0_0, 0, 32;
    %pushi/vec4 6428704, 0, 32;
    %store/vec4 v0000022a9b3d86c0_0, 0, 32;
    %fork TD_tb_core_basic.uut.imem.write_word, S_0000022a9b2d8700;
    %join;
    %pushi/vec4 16, 0, 32;
    %store/vec4 v0000022a9b3d95c0_0, 0, 32;
    %pushi/vec4 539099135, 0, 32;
    %store/vec4 v0000022a9b3d86c0_0, 0, 32;
    %fork TD_tb_core_basic.uut.imem.write_word, S_0000022a9b2d8700;
    %join;
    %pushi/vec4 20, 0, 32;
    %store/vec4 v0000022a9b3d95c0_0, 0, 32;
    %pushi/vec4 337707005, 0, 32;
    %store/vec4 v0000022a9b3d86c0_0, 0, 32;
    %fork TD_tb_core_basic.uut.imem.write_word, S_0000022a9b2d8700;
    %join;
    %pushi/vec4 24, 0, 32;
    %store/vec4 v0000022a9b3d95c0_0, 0, 32;
    %pushi/vec4 545521665, 0, 32;
    %store/vec4 v0000022a9b3d86c0_0, 0, 32;
    %fork TD_tb_core_basic.uut.imem.write_word, S_0000022a9b2d8700;
    %join;
    %pushi/vec4 28, 0, 32;
    %store/vec4 v0000022a9b3d95c0_0, 0, 32;
    %pushi/vec4 6303776, 0, 32;
    %store/vec4 v0000022a9b3d86c0_0, 0, 32;
    %fork TD_tb_core_basic.uut.imem.write_word, S_0000022a9b2d8700;
    %join;
    %pushi/vec4 32, 0, 32;
    %store/vec4 v0000022a9b3d95c0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000022a9b3d86c0_0, 0, 32;
    %fork TD_tb_core_basic.uut.imem.write_word, S_0000022a9b2d8700;
    %join;
    %end;
S_0000022a9b3eb470 .scope module, "uut" "core_top" 3 18, 4 4 0, S_0000022a9b3eaf40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "branch_event_valid";
    .port_info 3 /OUTPUT 32 "branch_event_pc";
    .port_info 4 /OUTPUT 1 "branch_event_taken";
    .port_info 5 /OUTPUT 1 "slot_event_is_nop";
    .port_info 6 /OUTPUT 1 "slot_event_is_auto";
    .port_info 7 /OUTPUT 32 "stat_cycle_count";
    .port_info 8 /OUTPUT 32 "stat_branch_count";
    .port_info 9 /OUTPUT 32 "stat_slot_manual_count";
    .port_info 10 /OUTPUT 32 "stat_slot_auto_count";
    .port_info 11 /OUTPUT 32 "stat_slot_nop_count";
v0000022a9b45c290_0 .net "branch_event_pc", 31 0, L_0000022a9b4beba0;  alias, 1 drivers
v0000022a9b45b430_0 .net "branch_event_taken", 0 0, L_0000022a9b4bef20;  alias, 1 drivers
v0000022a9b45c510_0 .net "branch_event_valid", 0 0, L_0000022a9b4bd450;  alias, 1 drivers
v0000022a9b45ac10_0 .net "clk", 0 0, v0000022a9b45c6f0_0;  1 drivers
v0000022a9b45bf70_0 .net "dmem_addr", 31 0, L_0000022a9b4be660;  1 drivers
v0000022a9b45a530_0 .net "dmem_rdata", 31 0, v0000022a9b3d9700_0;  1 drivers
v0000022a9b45c970_0 .net "dmem_wdata", 31 0, L_0000022a9b4bfcb0;  1 drivers
v0000022a9b45a5d0_0 .net "dmem_we", 0 0, L_0000022a9b4be430;  1 drivers
v0000022a9b45a990_0 .net "imem_addr", 31 0, v0000022a9b44bc40_0;  1 drivers
v0000022a9b45acb0_0 .net "imem_rdata", 31 0, L_0000022a9b3a9f00;  1 drivers
v0000022a9b45bd90_0 .net "reset", 0 0, v0000022a9b45a7b0_0;  1 drivers
v0000022a9b45be30_0 .net "slot_event_is_auto", 0 0, L_0000022a9b4bb010;  alias, 1 drivers
v0000022a9b45b4d0_0 .net "slot_event_is_nop", 0 0, L_0000022a9b4bf4d0;  alias, 1 drivers
v0000022a9b45a710_0 .net "stat_branch_count", 31 0, v0000022a9b45aad0_0;  alias, 1 drivers
v0000022a9b45ad50_0 .net "stat_cycle_count", 31 0, v0000022a9b45b750_0;  alias, 1 drivers
v0000022a9b45ca10_0 .net "stat_slot_auto_count", 31 0, v0000022a9b45bc50_0;  alias, 1 drivers
v0000022a9b45adf0_0 .net "stat_slot_manual_count", 31 0, v0000022a9b45cab0_0;  alias, 1 drivers
v0000022a9b45c010_0 .net "stat_slot_nop_count", 31 0, v0000022a9b45c1f0_0;  alias, 1 drivers
S_0000022a9b368e70 .scope module, "dmem" "data_memory" 4 33, 5 4 0, S_0000022a9b3eb470;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 32 "addr";
    .port_info 4 /INPUT 32 "wdata";
    .port_info 5 /OUTPUT 32 "rdata";
P_0000022a9b3b4470 .param/l "DEPTH" 0 5 5, +C4<00000000000000000000000100000000>;
v0000022a9b3d93e0_0 .net "addr", 31 0, L_0000022a9b4be660;  alias, 1 drivers
v0000022a9b3d9480_0 .net "clk", 0 0, v0000022a9b45c6f0_0;  alias, 1 drivers
v0000022a9b3d8a80_0 .var/i "i", 31 0;
v0000022a9b3d9520 .array "mem", 255 0, 31 0;
v0000022a9b3d9700_0 .var "rdata", 31 0;
v0000022a9b3d8300_0 .net "reset", 0 0, v0000022a9b45a7b0_0;  alias, 1 drivers
v0000022a9b3d88a0_0 .net "wdata", 31 0, L_0000022a9b4bfcb0;  alias, 1 drivers
v0000022a9b3d8b20_0 .net "we", 0 0, L_0000022a9b4be430;  alias, 1 drivers
E_0000022a9b3b44f0 .event posedge, v0000022a9b3d9480_0;
S_0000022a9b369000 .scope task, "load_mem" "load_mem" 5 31, 5 31 0, S_0000022a9b368e70;
 .timescale -9 -12;
v0000022a9b3d9d40_0 .var "filename", 1023 0;
TD_tb_core_basic.uut.dmem.load_mem ;
    %vpi_call/w 5 34 "$readmemh", v0000022a9b3d9d40_0, v0000022a9b3d9520 {0 0 0};
    %end;
S_0000022a9b360080 .scope function.vec4.s32, "read_word" "read_word" 5 46, 5 46 0, S_0000022a9b368e70;
 .timescale -9 -12;
v0000022a9b3d8940_0 .var "addr_in", 31 0;
; Variable read_word is vec4 return value of scope S_0000022a9b360080
TD_tb_core_basic.uut.dmem.read_word ;
    %load/vec4 v0000022a9b3d8940_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %load/vec4a v0000022a9b3d9520, 4;
    %ret/vec4 0, 0, 32;  Assign to read_word (store_vec4_to_lval)
    %end;
S_0000022a9b360210 .scope task, "write_word" "write_word" 5 38, 5 38 0, S_0000022a9b368e70;
 .timescale -9 -12;
v0000022a9b3d9980_0 .var "addr_in", 31 0;
v0000022a9b3d8760_0 .var "value", 31 0;
TD_tb_core_basic.uut.dmem.write_word ;
    %load/vec4 v0000022a9b3d8760_0;
    %load/vec4 v0000022a9b3d9980_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %store/vec4a v0000022a9b3d9520, 4, 0;
    %end;
S_0000022a9b2ee500 .scope module, "imem" "instruction_memory" 4 28, 6 4 0, S_0000022a9b3eb470;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "data";
P_0000022a9b3b45f0 .param/l "DEPTH" 0 6 5, +C4<00000000000000000000000100000000>;
L_0000022a9b3a9f00 .functor BUFZ 32, L_0000022a9b45db90, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000022a9b3d9160_0 .net *"_ivl_0", 31 0, L_0000022a9b45db90;  1 drivers
v0000022a9b3d83a0_0 .net *"_ivl_3", 29 0, L_0000022a9b45e090;  1 drivers
v0000022a9b3d8c60_0 .net "addr", 31 0, v0000022a9b44bc40_0;  alias, 1 drivers
v0000022a9b3d7f40_0 .net "data", 31 0, L_0000022a9b3a9f00;  alias, 1 drivers
v0000022a9b3d8260 .array "mem", 255 0, 31 0;
L_0000022a9b45db90 .array/port v0000022a9b3d8260, L_0000022a9b45e090;
L_0000022a9b45e090 .part v0000022a9b44bc40_0, 2, 30;
S_0000022a9b2ee690 .scope task, "load_mem" "load_mem" 6 16, 6 16 0, S_0000022a9b2ee500;
 .timescale -9 -12;
v0000022a9b3d8bc0_0 .var "filename", 1023 0;
TD_tb_core_basic.uut.imem.load_mem ;
    %vpi_call/w 6 19 "$readmemh", v0000022a9b3d8bc0_0, v0000022a9b3d8260 {0 0 0};
    %end;
S_0000022a9b2d8700 .scope task, "write_word" "write_word" 6 23, 6 23 0, S_0000022a9b2ee500;
 .timescale -9 -12;
v0000022a9b3d95c0_0 .var "addr_in", 31 0;
v0000022a9b3d86c0_0 .var "value", 31 0;
TD_tb_core_basic.uut.imem.write_word ;
    %load/vec4 v0000022a9b3d86c0_0;
    %load/vec4 v0000022a9b3d95c0_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %store/vec4a v0000022a9b3d8260, 4, 0;
    %end;
S_0000022a9b2d8890 .scope module, "u_cpu" "cpu_pipeline" 4 42, 7 6 0, S_0000022a9b3eb470;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 32 "imem_addr";
    .port_info 3 /INPUT 32 "imem_rdata";
    .port_info 4 /OUTPUT 1 "dmem_we";
    .port_info 5 /OUTPUT 32 "dmem_addr";
    .port_info 6 /OUTPUT 32 "dmem_wdata";
    .port_info 7 /INPUT 32 "dmem_rdata";
    .port_info 8 /OUTPUT 1 "branch_event_valid";
    .port_info 9 /OUTPUT 32 "branch_event_pc";
    .port_info 10 /OUTPUT 1 "branch_event_taken";
    .port_info 11 /OUTPUT 1 "slot_event_is_nop";
    .port_info 12 /OUTPUT 1 "slot_event_is_auto";
    .port_info 13 /OUTPUT 32 "stat_cycle_count";
    .port_info 14 /OUTPUT 32 "stat_branch_count";
    .port_info 15 /OUTPUT 32 "stat_slot_manual_count";
    .port_info 16 /OUTPUT 32 "stat_slot_auto_count";
    .port_info 17 /OUTPUT 32 "stat_slot_nop_count";
P_0000022a9b2d8a20 .param/l "BR_NONE" 1 7 29, C4<00>;
P_0000022a9b2d8a58 .param/l "SLOT_MODE_AUTO" 1 7 132, C4<01>;
P_0000022a9b2d8a90 .param/l "SLOT_MODE_MANUAL" 1 7 131, C4<00>;
P_0000022a9b2d8ac8 .param/l "SLOT_MODE_NOP" 1 7 133, C4<10>;
L_0000022a9b3aa7c0 .functor AND 1, L_0000022a9b45d050, L_0000022a9b45d370, C4<1>, C4<1>;
L_0000022a9b3aa980 .functor AND 1, v0000022a9b4530e0_0, v0000022a9b453040_0, C4<1>, C4<1>;
L_0000022a9b3aa670 .functor AND 1, L_0000022a9b45d050, v0000022a9b452780_0, C4<1>, C4<1>;
L_0000022a9b3aa910 .functor AND 1, L_0000022a9b45d050, L_0000022a9b45de10, C4<1>, C4<1>;
L_0000022a9b3aa6e0 .functor AND 1, L_0000022a9b3aa910, L_0000022a9b45cf10, C4<1>, C4<1>;
L_0000022a9b3aa750 .functor AND 1, L_0000022a9b3aa6e0, L_0000022a9b3d8ee0, C4<1>, C4<1>;
L_0000022a9b2d22a0 .functor AND 1, L_0000022a9b3aa750, v0000022a9b452460_0, C4<1>, C4<1>;
L_0000022a9b4bfaf0 .functor OR 1, L_0000022a9b4bec80, L_0000022a9b4bee40, C4<0>, C4<0>;
L_0000022a9b4bf310 .functor OR 1, L_0000022a9b4bfaf0, L_0000022a9b3aa670, C4<0>, C4<0>;
L_0000022a9b4bfd20 .functor AND 1, v0000022a9b4576b0_0, L_0000022a9b4bcd70, C4<1>, C4<1>;
L_0000022a9b4be6d0 .functor AND 1, L_0000022a9b4bfd20, L_0000022a9b4bdf90, C4<1>, C4<1>;
L_0000022a9b4bff50 .functor AND 1, L_0000022a9b4be6d0, L_0000022a9b4bdb30, C4<1>, C4<1>;
L_0000022a9b4be970 .functor AND 1, v0000022a9b45aa30_0, L_0000022a9b4be0d0, C4<1>, C4<1>;
L_0000022a9b4bed60 .functor AND 1, L_0000022a9b4be970, L_0000022a9b4bceb0, C4<1>, C4<1>;
L_0000022a9b4bedd0 .functor AND 1, v0000022a9b4576b0_0, L_0000022a9b4be030, C4<1>, C4<1>;
L_0000022a9b4be4a0 .functor AND 1, L_0000022a9b4bedd0, L_0000022a9b4bdbd0, C4<1>, C4<1>;
L_0000022a9b4be510 .functor AND 1, L_0000022a9b4be4a0, L_0000022a9b4bd630, C4<1>, C4<1>;
L_0000022a9b4bf850 .functor AND 1, v0000022a9b45aa30_0, L_0000022a9b4bd8b0, C4<1>, C4<1>;
L_0000022a9b4be740 .functor AND 1, L_0000022a9b4bf850, L_0000022a9b4be210, C4<1>, C4<1>;
L_0000022a9b4be580 .functor BUFZ 1, L_0000022a9b4be890, C4<0>, C4<0>, C4<0>;
L_0000022a9b4beba0 .functor BUFZ 32, v0000022a9b456490_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000022a9b4bef20 .functor BUFZ 1, L_0000022a9b4be890, C4<0>, C4<0>, C4<0>;
L_0000022a9b4bee40 .functor AND 1, v0000022a9b45af30_0, L_0000022a9b4bddb0, C4<1>, C4<1>;
L_0000022a9b4bf3f0 .functor AND 1, v0000022a9b45af30_0, L_0000022a9b4bd770, C4<1>, C4<1>;
L_0000022a9b45e8b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000022a9b4bf380 .functor OR 1, L_0000022a9b45e8b8, L_0000022a9b4bf3f0, C4<0>, C4<0>;
L_0000022a9b4bf460 .functor AND 1, L_0000022a9b4bc7d0, v0000022a9b45a850_0, C4<1>, C4<1>;
L_0000022a9b4bf4d0 .functor OR 1, L_0000022a9b4bd4f0, L_0000022a9b4bf460, C4<0>, C4<0>;
L_0000022a9b45e5e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000022a9b452c80_0 .net/2u *"_ivl_0", 1 0, L_0000022a9b45e5e8;  1 drivers
L_0000022a9b45ea20 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000022a9b453360_0 .net/2u *"_ivl_102", 4 0, L_0000022a9b45ea20;  1 drivers
v0000022a9b4537c0_0 .net *"_ivl_104", 0 0, L_0000022a9b4bd8b0;  1 drivers
v0000022a9b4534a0_0 .net *"_ivl_107", 0 0, L_0000022a9b4bf850;  1 drivers
v0000022a9b453540_0 .net *"_ivl_108", 0 0, L_0000022a9b4be210;  1 drivers
v0000022a9b453860_0 .net *"_ivl_112", 31 0, L_0000022a9b4bd9f0;  1 drivers
v0000022a9b451e20_0 .net *"_ivl_116", 31 0, L_0000022a9b4bda90;  1 drivers
v0000022a9b451ec0_0 .net *"_ivl_12", 0 0, L_0000022a9b45d370;  1 drivers
L_0000022a9b45ebd0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000022a9b44dfe0_0 .net/2u *"_ivl_122", 1 0, L_0000022a9b45ebd0;  1 drivers
L_0000022a9b45ec18 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000022a9b454290_0 .net/2u *"_ivl_130", 1 0, L_0000022a9b45ec18;  1 drivers
v0000022a9b455550_0 .net *"_ivl_132", 0 0, L_0000022a9b4bddb0;  1 drivers
L_0000022a9b45ec60 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0000022a9b454d30_0 .net/2u *"_ivl_136", 1 0, L_0000022a9b45ec60;  1 drivers
v0000022a9b454830_0 .net *"_ivl_138", 0 0, L_0000022a9b4bcf50;  1 drivers
L_0000022a9b45eca8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000022a9b454510_0 .net/2u *"_ivl_140", 31 0, L_0000022a9b45eca8;  1 drivers
L_0000022a9b45ecf0 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0000022a9b4543d0_0 .net/2u *"_ivl_144", 1 0, L_0000022a9b45ecf0;  1 drivers
v0000022a9b455730_0 .net *"_ivl_146", 0 0, L_0000022a9b4bcff0;  1 drivers
L_0000022a9b45ed38 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0000022a9b454330_0 .net/2u *"_ivl_150", 31 0, L_0000022a9b45ed38;  1 drivers
L_0000022a9b45ed80 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0000022a9b4554b0_0 .net/2u *"_ivl_154", 1 0, L_0000022a9b45ed80;  1 drivers
v0000022a9b454150_0 .net *"_ivl_156", 0 0, L_0000022a9b4bd770;  1 drivers
L_0000022a9b45e678 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000022a9b454010_0 .net/2u *"_ivl_16", 31 0, L_0000022a9b45e678;  1 drivers
L_0000022a9b45edc8 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0000022a9b455370_0 .net/2u *"_ivl_162", 1 0, L_0000022a9b45edc8;  1 drivers
v0000022a9b453cf0_0 .net *"_ivl_164", 0 0, L_0000022a9b4bd4f0;  1 drivers
L_0000022a9b45ee10 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000022a9b454970_0 .net/2u *"_ivl_166", 1 0, L_0000022a9b45ee10;  1 drivers
v0000022a9b453c50_0 .net *"_ivl_168", 0 0, L_0000022a9b4bc7d0;  1 drivers
v0000022a9b454dd0_0 .net *"_ivl_171", 0 0, L_0000022a9b4bf460;  1 drivers
L_0000022a9b45ee58 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0000022a9b4548d0_0 .net/2u *"_ivl_174", 1 0, L_0000022a9b45ee58;  1 drivers
v0000022a9b453bb0_0 .net *"_ivl_23", 0 0, L_0000022a9b45cdd0;  1 drivers
L_0000022a9b45e6c0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000022a9b454470_0 .net/2u *"_ivl_24", 1 0, L_0000022a9b45e6c0;  1 drivers
L_0000022a9b45e708 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000022a9b4559b0_0 .net/2u *"_ivl_26", 1 0, L_0000022a9b45e708;  1 drivers
L_0000022a9b45e750 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0000022a9b454e70_0 .net/2u *"_ivl_28", 1 0, L_0000022a9b45e750;  1 drivers
L_0000022a9b45e798 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0000022a9b453d90_0 .net/2u *"_ivl_30", 1 0, L_0000022a9b45e798;  1 drivers
L_0000022a9b45e7e0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000022a9b455050_0 .net/2u *"_ivl_32", 1 0, L_0000022a9b45e7e0;  1 drivers
v0000022a9b4550f0_0 .net *"_ivl_34", 1 0, L_0000022a9b45d730;  1 drivers
v0000022a9b454fb0_0 .net *"_ivl_36", 1 0, L_0000022a9b45d7d0;  1 drivers
v0000022a9b4545b0_0 .net *"_ivl_38", 1 0, L_0000022a9b45dd70;  1 drivers
v0000022a9b453e30_0 .net *"_ivl_47", 0 0, L_0000022a9b45de10;  1 drivers
v0000022a9b4552d0_0 .net *"_ivl_49", 0 0, L_0000022a9b3aa910;  1 drivers
v0000022a9b455690_0 .net *"_ivl_5", 29 0, L_0000022a9b45d870;  1 drivers
v0000022a9b453f70_0 .net *"_ivl_51", 0 0, L_0000022a9b45cf10;  1 drivers
v0000022a9b454a10_0 .net *"_ivl_53", 0 0, L_0000022a9b3aa6e0;  1 drivers
v0000022a9b455190_0 .net *"_ivl_55", 0 0, L_0000022a9b3d8ee0;  1 drivers
L_0000022a9b45e630 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000022a9b453ed0_0 .net/2u *"_ivl_6", 1 0, L_0000022a9b45e630;  1 drivers
v0000022a9b454650_0 .net *"_ivl_61", 0 0, L_0000022a9b4bfaf0;  1 drivers
v0000022a9b4546f0_0 .net *"_ivl_65", 0 0, L_0000022a9b4bcd70;  1 drivers
v0000022a9b455a50_0 .net *"_ivl_67", 0 0, L_0000022a9b4bfd20;  1 drivers
L_0000022a9b45e948 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000022a9b454790_0 .net/2u *"_ivl_68", 4 0, L_0000022a9b45e948;  1 drivers
v0000022a9b4540b0_0 .net *"_ivl_70", 0 0, L_0000022a9b4bdf90;  1 drivers
v0000022a9b4541f0_0 .net *"_ivl_73", 0 0, L_0000022a9b4be6d0;  1 drivers
v0000022a9b4555f0_0 .net *"_ivl_74", 0 0, L_0000022a9b4bdb30;  1 drivers
L_0000022a9b45e990 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000022a9b455910_0 .net/2u *"_ivl_78", 4 0, L_0000022a9b45e990;  1 drivers
v0000022a9b454ab0_0 .net *"_ivl_80", 0 0, L_0000022a9b4be0d0;  1 drivers
v0000022a9b454b50_0 .net *"_ivl_83", 0 0, L_0000022a9b4be970;  1 drivers
v0000022a9b454bf0_0 .net *"_ivl_84", 0 0, L_0000022a9b4bceb0;  1 drivers
v0000022a9b454c90_0 .net *"_ivl_89", 0 0, L_0000022a9b4be030;  1 drivers
v0000022a9b454f10_0 .net *"_ivl_91", 0 0, L_0000022a9b4bedd0;  1 drivers
L_0000022a9b45e9d8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000022a9b455230_0 .net/2u *"_ivl_92", 4 0, L_0000022a9b45e9d8;  1 drivers
v0000022a9b4557d0_0 .net *"_ivl_94", 0 0, L_0000022a9b4bdbd0;  1 drivers
v0000022a9b455410_0 .net *"_ivl_97", 0 0, L_0000022a9b4be4a0;  1 drivers
v0000022a9b455870_0 .net *"_ivl_98", 0 0, L_0000022a9b4bd630;  1 drivers
v0000022a9b456e90_0 .net "auto_slot_instr", 31 0, v0000022a9b452000_0;  1 drivers
v0000022a9b455ef0_0 .net "auto_slot_pc", 31 0, v0000022a9b451f60_0;  1 drivers
v0000022a9b457890_0 .net "auto_slot_use", 0 0, v0000022a9b4520a0_0;  1 drivers
v0000022a9b457bb0_0 .net "branch_event_pc", 31 0, L_0000022a9b4beba0;  alias, 1 drivers
v0000022a9b456f30_0 .net "branch_event_taken", 0 0, L_0000022a9b4bef20;  alias, 1 drivers
v0000022a9b455bd0_0 .net "branch_event_valid", 0 0, L_0000022a9b4bd450;  alias, 1 drivers
v0000022a9b457570_0 .net "branch_id_fire", 0 0, L_0000022a9b3aa750;  1 drivers
v0000022a9b457a70_0 .net "branch_is_backward_id", 0 0, L_0000022a9b3aa7c0;  1 drivers
v0000022a9b4579d0_0 .net "branch_offset_id", 31 0, L_0000022a9b45dc30;  1 drivers
v0000022a9b456850_0 .net "branch_redirect", 0 0, L_0000022a9b4be580;  1 drivers
v0000022a9b4572f0_0 .net "branch_target", 31 0, v0000022a9b3d8120_0;  1 drivers
v0000022a9b455c70_0 .net "branch_valid_id", 0 0, L_0000022a9b45d050;  1 drivers
v0000022a9b455f90_0 .net "cand0_instr", 31 0, v0000022a9b44b920_0;  1 drivers
v0000022a9b456030_0 .net "cand0_pc", 31 0, v0000022a9b44bb00_0;  1 drivers
v0000022a9b456210_0 .net "cand0_valid", 0 0, v0000022a9b44bba0_0;  1 drivers
v0000022a9b457ed0_0 .net "cand1_instr", 31 0, L_0000022a9b3a9f70;  1 drivers
v0000022a9b456670_0 .net "cand1_pc", 31 0, v0000022a9b44c320_0;  1 drivers
v0000022a9b4568f0_0 .net "cand1_valid", 0 0, L_0000022a9b3a8d80;  1 drivers
v0000022a9b456fd0_0 .net "clk", 0 0, v0000022a9b45c6f0_0;  alias, 1 drivers
v0000022a9b457250_0 .net "dmem_addr", 31 0, L_0000022a9b4be660;  alias, 1 drivers
v0000022a9b457070_0 .net "dmem_rdata", 31 0, v0000022a9b3d9700_0;  alias, 1 drivers
v0000022a9b457f70_0 .net "dmem_wdata", 31 0, L_0000022a9b4bfcb0;  alias, 1 drivers
v0000022a9b457610_0 .net "dmem_we", 0 0, L_0000022a9b4be430;  alias, 1 drivers
v0000022a9b456b70_0 .net "ex_alu_result", 31 0, v0000022a9b3d8e40_0;  1 drivers
v0000022a9b4560d0_0 .net "ex_branch_taken", 0 0, L_0000022a9b4be890;  1 drivers
v0000022a9b458150_0 .net "ex_dest_reg", 4 0, L_0000022a9b4bdd10;  1 drivers
v0000022a9b4562b0_0 .var "ex_mem_alu_result", 31 0;
v0000022a9b4565d0_0 .var "ex_mem_dest_reg", 4 0;
v0000022a9b457390_0 .net "ex_mem_forward_rs", 0 0, L_0000022a9b4bff50;  1 drivers
v0000022a9b458330_0 .net "ex_mem_forward_rt", 0 0, L_0000022a9b4be510;  1 drivers
v0000022a9b457110_0 .var "ex_mem_mem_read", 0 0;
v0000022a9b456990_0 .var "ex_mem_mem_to_reg", 0 0;
v0000022a9b4577f0_0 .var "ex_mem_mem_write", 0 0;
v0000022a9b4576b0_0 .var "ex_mem_reg_write", 0 0;
v0000022a9b457430_0 .var "ex_mem_rt_forward_value", 31 0;
v0000022a9b455d10_0 .net "ex_rt_forward_value", 31 0, L_0000022a9b4be7b0;  1 drivers
v0000022a9b4574d0_0 .net "ex_stage_rs_val", 31 0, L_0000022a9b4bd310;  1 drivers
v0000022a9b457750_0 .net "ex_stage_rt_val", 31 0, L_0000022a9b4bd6d0;  1 drivers
v0000022a9b457cf0_0 .net "force_nop_slot", 0 0, v0000022a9b4523c0_0;  1 drivers
L_0000022a9b45e900 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000022a9b457d90_0 .net "hazard_flush_id_ex", 0 0, L_0000022a9b45e900;  1 drivers
v0000022a9b456170_0 .net "hazard_flush_if_id", 0 0, L_0000022a9b45e8b8;  1 drivers
v0000022a9b456c10_0 .net "hazard_stall_id", 0 0, L_0000022a9b4bf7e0;  1 drivers
v0000022a9b455db0_0 .net "hazard_stall_if", 0 0, L_0000022a9b4bec80;  1 drivers
v0000022a9b455e50_0 .net "id_alu_op", 3 0, v0000022a9b447180_0;  1 drivers
v0000022a9b457930_0 .net "id_alu_src_immediate", 0 0, v0000022a9b4474a0_0;  1 drivers
v0000022a9b456710_0 .net "id_branch_type", 1 0, v0000022a9b447680_0;  1 drivers
v0000022a9b4571b0_0 .var "id_ex_alu_op", 3 0;
v0000022a9b457b10_0 .var "id_ex_alu_src_immediate", 0 0;
v0000022a9b456df0_0 .var "id_ex_branch_type", 1 0;
v0000022a9b457c50_0 .var "id_ex_imm_ext", 31 0;
v0000022a9b456350_0 .var "id_ex_jump_index", 25 0;
v0000022a9b457e30_0 .var "id_ex_mem_read", 0 0;
v0000022a9b458010_0 .var "id_ex_mem_to_reg", 0 0;
v0000022a9b4563f0_0 .var "id_ex_mem_write", 0 0;
v0000022a9b456490_0 .var "id_ex_pc", 31 0;
v0000022a9b456a30_0 .var "id_ex_pc_plus4", 31 0;
v0000022a9b456530_0 .var "id_ex_rd_addr", 4 0;
v0000022a9b4567b0_0 .var "id_ex_reg_dst_rd", 0 0;
v0000022a9b4580b0_0 .var "id_ex_reg_write", 0 0;
v0000022a9b4581f0_0 .var "id_ex_rs_addr", 4 0;
v0000022a9b458290_0 .var "id_ex_rs_val", 31 0;
v0000022a9b456ad0_0 .var "id_ex_rt_addr", 4 0;
v0000022a9b456cb0_0 .var "id_ex_rt_val", 31 0;
v0000022a9b456d50_0 .var "id_ex_slot_auto_instr", 31 0;
v0000022a9b458510_0 .var "id_ex_slot_auto_pc", 31 0;
v0000022a9b459a50_0 .var "id_ex_slot_manual_instr", 31 0;
v0000022a9b458bf0_0 .var "id_ex_slot_manual_is_nop", 0 0;
v0000022a9b458e70_0 .var "id_ex_slot_manual_pc", 31 0;
v0000022a9b459730_0 .var "id_ex_slot_mode", 1 0;
v0000022a9b4599b0_0 .net "id_imm_ext", 31 0, v0000022a9b44aca0_0;  1 drivers
v0000022a9b4595f0_0 .net "id_instr_in", 31 0, L_0000022a9b4bb790;  1 drivers
v0000022a9b458c90_0 .net "id_jump_index", 25 0, v0000022a9b44c5a0_0;  1 drivers
v0000022a9b458dd0_0 .net "id_mem_read", 0 0, v0000022a9b44ade0_0;  1 drivers
v0000022a9b459690_0 .net "id_mem_to_reg", 0 0, v0000022a9b44c780_0;  1 drivers
v0000022a9b4583d0_0 .net "id_mem_write", 0 0, v0000022a9b44bce0_0;  1 drivers
v0000022a9b458790_0 .net "id_pc_in", 31 0, L_0000022a9b4bacf0;  1 drivers
v0000022a9b458d30_0 .net "id_pc_plus4_in", 31 0, L_0000022a9b4bb830;  1 drivers
v0000022a9b458f10_0 .net "id_rd_addr", 4 0, L_0000022a9b45d4b0;  1 drivers
v0000022a9b458970_0 .net "id_reg_dst_rd", 0 0, v0000022a9b44ba60_0;  1 drivers
v0000022a9b459550_0 .net "id_reg_write", 0 0, v0000022a9b44c6e0_0;  1 drivers
v0000022a9b458470_0 .net "id_rs_addr", 4 0, L_0000022a9b45d410;  1 drivers
v0000022a9b4586f0_0 .net "id_rt_addr", 4 0, L_0000022a9b45da50;  1 drivers
v0000022a9b458fb0_0 .net "if_flush", 0 0, L_0000022a9b4bf380;  1 drivers
v0000022a9b459190_0 .net "if_instr", 31 0, v0000022a9b44b6a0_0;  1 drivers
v0000022a9b4597d0_0 .net "if_pc", 31 0, v0000022a9b44c1e0_0;  1 drivers
v0000022a9b458b50_0 .net "if_pc_plus4", 31 0, v0000022a9b44afc0_0;  1 drivers
v0000022a9b458830_0 .net "if_stall", 0 0, L_0000022a9b4bf310;  1 drivers
v0000022a9b4585b0_0 .net "imem_addr", 31 0, v0000022a9b44bc40_0;  alias, 1 drivers
v0000022a9b459870_0 .net "imem_rdata", 31 0, L_0000022a9b3a9f00;  alias, 1 drivers
v0000022a9b458650_0 .net "kill_cand1_signal", 0 0, L_0000022a9b2d22a0;  1 drivers
v0000022a9b4588d0_0 .net "manual_slot_instr_id", 31 0, L_0000022a9b45cc90;  1 drivers
v0000022a9b459050_0 .net "manual_slot_is_nop", 0 0, v0000022a9b453040_0;  1 drivers
v0000022a9b4590f0_0 .net "manual_slot_ok", 0 0, v0000022a9b4530e0_0;  1 drivers
v0000022a9b458ab0_0 .net "manual_slot_pc_id", 31 0, L_0000022a9b45d550;  1 drivers
v0000022a9b459910_0 .net "mem_stage_data", 31 0, L_0000022a9b4bf540;  1 drivers
v0000022a9b459230_0 .var "mem_wb_alu_result", 31 0;
v0000022a9b4592d0_0 .var "mem_wb_data", 31 0;
v0000022a9b458a10_0 .var "mem_wb_dest_reg", 4 0;
v0000022a9b459410_0 .net "mem_wb_forward_rs", 0 0, L_0000022a9b4bed60;  1 drivers
v0000022a9b459370_0 .net "mem_wb_forward_rt", 0 0, L_0000022a9b4be740;  1 drivers
v0000022a9b4594b0_0 .var "mem_wb_mem_to_reg", 0 0;
v0000022a9b45aa30_0 .var "mem_wb_reg_write", 0 0;
v0000022a9b45ae90_0 .net "predicted_branch_target", 31 0, L_0000022a9b45d2d0;  1 drivers
v0000022a9b45b110_0 .net "reset", 0 0, v0000022a9b45a7b0_0;  alias, 1 drivers
v0000022a9b45bb10_0 .net "rs_data", 31 0, L_0000022a9b45dcd0;  1 drivers
v0000022a9b45cb50_0 .net "rt_data", 31 0, L_0000022a9b45d190;  1 drivers
v0000022a9b45b1b0_0 .net "scheduler_kill_cand1_raw", 0 0, v0000022a9b452460_0;  1 drivers
v0000022a9b45a8f0_0 .net "scheduler_wait", 0 0, L_0000022a9b3aa670;  1 drivers
v0000022a9b45bed0_0 .var "slot_auto_instr_ex", 31 0;
v0000022a9b45c790_0 .var "slot_auto_pc_ex", 31 0;
v0000022a9b45a3f0_0 .net "slot_consumes_pc4", 0 0, L_0000022a9b4bf3f0;  1 drivers
v0000022a9b45af30_0 .var "slot_cycle_pending", 0 0;
v0000022a9b45b250_0 .net "slot_event_is_auto", 0 0, L_0000022a9b4bb010;  alias, 1 drivers
v0000022a9b45b930_0 .net "slot_event_is_nop", 0 0, L_0000022a9b4bf4d0;  alias, 1 drivers
v0000022a9b45c830_0 .net "slot_inject_active", 0 0, L_0000022a9b4bee40;  1 drivers
v0000022a9b45afd0_0 .net "slot_inject_instr", 31 0, L_0000022a9b4bd590;  1 drivers
v0000022a9b45b9d0_0 .net "slot_inject_pc_plus4_value", 31 0, L_0000022a9b4bd1d0;  1 drivers
v0000022a9b45ba70_0 .net "slot_inject_pc_value", 31 0, L_0000022a9b4bd130;  1 drivers
v0000022a9b45c470_0 .var "slot_manual_instr_ex", 31 0;
v0000022a9b45a850_0 .var "slot_manual_is_nop_ex", 0 0;
v0000022a9b45bbb0_0 .net "slot_manual_is_nop_id", 0 0, L_0000022a9b3aa980;  1 drivers
v0000022a9b45c3d0_0 .var "slot_manual_pc_ex", 31 0;
v0000022a9b45a670_0 .var "slot_mode_ex", 1 0;
v0000022a9b45a490_0 .net "slot_mode_id", 1 0, L_0000022a9b45ce70;  1 drivers
v0000022a9b45b2f0_0 .var "slot_nominal_pc_ex", 31 0;
v0000022a9b45aad0_0 .var "stat_branch_count", 31 0;
v0000022a9b45b750_0 .var "stat_cycle_count", 31 0;
v0000022a9b45bc50_0 .var "stat_slot_auto_count", 31 0;
v0000022a9b45cab0_0 .var "stat_slot_manual_count", 31 0;
v0000022a9b45c1f0_0 .var "stat_slot_nop_count", 31 0;
v0000022a9b45bcf0_0 .net "wait_for_candidates", 0 0, v0000022a9b452780_0;  1 drivers
v0000022a9b45c5b0_0 .net "wb_addr", 4 0, L_0000022a9b4bf620;  1 drivers
v0000022a9b45ab70_0 .net "wb_data", 31 0, L_0000022a9b4bbab0;  1 drivers
v0000022a9b45b390_0 .net "wb_we", 0 0, L_0000022a9b4bf5b0;  1 drivers
L_0000022a9b45d050 .cmp/ne 2, v0000022a9b447680_0, L_0000022a9b45e5e8;
L_0000022a9b45d870 .part v0000022a9b44aca0_0, 0, 30;
L_0000022a9b45dc30 .concat [ 2 30 0 0], L_0000022a9b45e630, L_0000022a9b45d870;
L_0000022a9b45d2d0 .arith/sum 32, L_0000022a9b4bb830, L_0000022a9b45dc30;
L_0000022a9b45d370 .cmp/gt 32, L_0000022a9b4bacf0, L_0000022a9b45d2d0;
L_0000022a9b45cc90 .functor MUXZ 32, L_0000022a9b45e678, v0000022a9b44b920_0, v0000022a9b44bba0_0, C4<>;
L_0000022a9b45d550 .functor MUXZ 32, L_0000022a9b4bb830, v0000022a9b44bb00_0, v0000022a9b44bba0_0, C4<>;
L_0000022a9b45cdd0 .reduce/nor L_0000022a9b45d050;
L_0000022a9b45d730 .functor MUXZ 2, L_0000022a9b45e7e0, L_0000022a9b45e798, v0000022a9b4523c0_0, C4<>;
L_0000022a9b45d7d0 .functor MUXZ 2, L_0000022a9b45d730, L_0000022a9b45e750, v0000022a9b4520a0_0, C4<>;
L_0000022a9b45dd70 .functor MUXZ 2, L_0000022a9b45d7d0, L_0000022a9b45e708, v0000022a9b4530e0_0, C4<>;
L_0000022a9b45ce70 .functor MUXZ 2, L_0000022a9b45dd70, L_0000022a9b45e6c0, L_0000022a9b45cdd0, C4<>;
L_0000022a9b45de10 .reduce/nor L_0000022a9b4bf7e0;
L_0000022a9b45cf10 .reduce/nor L_0000022a9b45e900;
L_0000022a9b3d8ee0 .reduce/nor L_0000022a9b3aa670;
L_0000022a9b4bcd70 .reduce/nor v0000022a9b457110_0;
L_0000022a9b4bdf90 .cmp/ne 5, v0000022a9b4565d0_0, L_0000022a9b45e948;
L_0000022a9b4bdb30 .cmp/eq 5, v0000022a9b4565d0_0, v0000022a9b4581f0_0;
L_0000022a9b4be0d0 .cmp/ne 5, v0000022a9b458a10_0, L_0000022a9b45e990;
L_0000022a9b4bceb0 .cmp/eq 5, v0000022a9b458a10_0, v0000022a9b4581f0_0;
L_0000022a9b4be030 .reduce/nor v0000022a9b457110_0;
L_0000022a9b4bdbd0 .cmp/ne 5, v0000022a9b4565d0_0, L_0000022a9b45e9d8;
L_0000022a9b4bd630 .cmp/eq 5, v0000022a9b4565d0_0, v0000022a9b456ad0_0;
L_0000022a9b4bd8b0 .cmp/ne 5, v0000022a9b458a10_0, L_0000022a9b45ea20;
L_0000022a9b4be210 .cmp/eq 5, v0000022a9b458a10_0, v0000022a9b456ad0_0;
L_0000022a9b4bd9f0 .functor MUXZ 32, v0000022a9b458290_0, L_0000022a9b4bbab0, L_0000022a9b4bed60, C4<>;
L_0000022a9b4bd310 .functor MUXZ 32, L_0000022a9b4bd9f0, v0000022a9b4562b0_0, L_0000022a9b4bff50, C4<>;
L_0000022a9b4bda90 .functor MUXZ 32, v0000022a9b456cb0_0, L_0000022a9b4bbab0, L_0000022a9b4be740, C4<>;
L_0000022a9b4bd6d0 .functor MUXZ 32, L_0000022a9b4bda90, v0000022a9b4562b0_0, L_0000022a9b4be510, C4<>;
L_0000022a9b4bd450 .cmp/ne 2, v0000022a9b456df0_0, L_0000022a9b45ebd0;
L_0000022a9b4bddb0 .cmp/ne 2, v0000022a9b45a670_0, L_0000022a9b45ec18;
L_0000022a9b4bcf50 .cmp/eq 2, v0000022a9b45a670_0, L_0000022a9b45ec60;
L_0000022a9b4bd590 .functor MUXZ 32, L_0000022a9b45eca8, v0000022a9b45bed0_0, L_0000022a9b4bcf50, C4<>;
L_0000022a9b4bcff0 .cmp/eq 2, v0000022a9b45a670_0, L_0000022a9b45ecf0;
L_0000022a9b4bd130 .functor MUXZ 32, v0000022a9b45b2f0_0, v0000022a9b45c790_0, L_0000022a9b4bcff0, C4<>;
L_0000022a9b4bd1d0 .arith/sum 32, L_0000022a9b4bd130, L_0000022a9b45ed38;
L_0000022a9b4bd770 .cmp/eq 2, v0000022a9b45a670_0, L_0000022a9b45ed80;
L_0000022a9b4bd4f0 .cmp/eq 2, v0000022a9b45a670_0, L_0000022a9b45edc8;
L_0000022a9b4bc7d0 .cmp/eq 2, v0000022a9b45a670_0, L_0000022a9b45ee10;
L_0000022a9b4bb010 .cmp/eq 2, v0000022a9b45a670_0, L_0000022a9b45ee58;
L_0000022a9b4bb790 .functor MUXZ 32, v0000022a9b44b6a0_0, L_0000022a9b4bd590, L_0000022a9b4bee40, C4<>;
L_0000022a9b4bacf0 .functor MUXZ 32, v0000022a9b44c1e0_0, L_0000022a9b4bd130, L_0000022a9b4bee40, C4<>;
L_0000022a9b4bb830 .functor MUXZ 32, v0000022a9b44afc0_0, L_0000022a9b4bd1d0, L_0000022a9b4bee40, C4<>;
S_0000022a9b2c99a0 .scope module, "u_ex_stage" "ex_stage" 7 379, 8 4 0, S_0000022a9b2d8890;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "id_pc_plus4";
    .port_info 3 /INPUT 32 "rs_val";
    .port_info 4 /INPUT 32 "rt_val";
    .port_info 5 /INPUT 32 "imm_ext";
    .port_info 6 /INPUT 26 "jump_index";
    .port_info 7 /INPUT 4 "alu_op";
    .port_info 8 /INPUT 1 "alu_src_immediate";
    .port_info 9 /INPUT 1 "reg_dst_rd";
    .port_info 10 /INPUT 5 "rs_addr";
    .port_info 11 /INPUT 5 "rt_addr";
    .port_info 12 /INPUT 5 "rd_addr";
    .port_info 13 /INPUT 2 "branch_type";
    .port_info 14 /OUTPUT 32 "alu_result";
    .port_info 15 /OUTPUT 32 "rt_forward_value";
    .port_info 16 /OUTPUT 5 "dest_reg_out";
    .port_info 17 /OUTPUT 1 "branch_taken";
    .port_info 18 /OUTPUT 32 "branch_target";
L_0000022a9b4be7b0 .functor BUFZ 32, L_0000022a9b4bd6d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000022a9b23db80_0 .net *"_ivl_3", 29 0, L_0000022a9b4bd3b0;  1 drivers
L_0000022a9b45eab0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000022a9b23dcc0_0 .net/2u *"_ivl_4", 1 0, L_0000022a9b45eab0;  1 drivers
v0000022a9b3a0470_0 .net "alu_op", 3 0, v0000022a9b4571b0_0;  1 drivers
v0000022a9b448940_0 .net "alu_operand_b", 31 0, L_0000022a9b4be2b0;  1 drivers
v0000022a9b448760_0 .net "alu_result", 31 0, v0000022a9b3d8e40_0;  alias, 1 drivers
v0000022a9b4479a0_0 .net "alu_src_immediate", 0 0, v0000022a9b457b10_0;  1 drivers
v0000022a9b447a40_0 .net "branch_offset", 31 0, L_0000022a9b4bd950;  1 drivers
v0000022a9b447fe0_0 .net "branch_taken", 0 0, L_0000022a9b4be890;  alias, 1 drivers
v0000022a9b447cc0_0 .net "branch_target", 31 0, v0000022a9b3d8120_0;  alias, 1 drivers
v0000022a9b446d20_0 .net "branch_type", 1 0, v0000022a9b456df0_0;  1 drivers
v0000022a9b447f40_0 .net "clk", 0 0, v0000022a9b45c6f0_0;  alias, 1 drivers
v0000022a9b447c20_0 .net "dest_reg_out", 4 0, L_0000022a9b4bdd10;  alias, 1 drivers
v0000022a9b446dc0_0 .net "id_pc_plus4", 31 0, v0000022a9b456a30_0;  1 drivers
v0000022a9b4470e0_0 .net "imm_ext", 31 0, v0000022a9b457c50_0;  1 drivers
v0000022a9b447ae0_0 .net "jump_index", 25 0, v0000022a9b456350_0;  1 drivers
v0000022a9b448580_0 .net "rd_addr", 4 0, v0000022a9b456530_0;  1 drivers
v0000022a9b446e60_0 .net "reg_dst_rd", 0 0, v0000022a9b4567b0_0;  1 drivers
v0000022a9b448800_0 .net "reset", 0 0, v0000022a9b45a7b0_0;  alias, 1 drivers
v0000022a9b447540_0 .net "rs_addr", 4 0, v0000022a9b4581f0_0;  1 drivers
v0000022a9b448620_0 .net "rs_val", 31 0, L_0000022a9b4bd310;  alias, 1 drivers
v0000022a9b447b80_0 .net "rt_addr", 4 0, v0000022a9b456ad0_0;  1 drivers
v0000022a9b448260_0 .net "rt_forward_value", 31 0, L_0000022a9b4be7b0;  alias, 1 drivers
v0000022a9b4472c0_0 .net "rt_val", 31 0, L_0000022a9b4bd6d0;  alias, 1 drivers
L_0000022a9b4be2b0 .functor MUXZ 32, L_0000022a9b4bd6d0, v0000022a9b457c50_0, v0000022a9b457b10_0, C4<>;
L_0000022a9b4bd3b0 .part v0000022a9b457c50_0, 0, 30;
L_0000022a9b4bd950 .concat [ 2 30 0 0], L_0000022a9b45eab0, L_0000022a9b4bd3b0;
L_0000022a9b4bdd10 .functor MUXZ 5, v0000022a9b456ad0_0, v0000022a9b456530_0, v0000022a9b4567b0_0, C4<>;
S_0000022a9b2c9b30 .scope module, "u_alu" "alu" 8 27, 9 4 0, S_0000022a9b2c99a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "op_a";
    .port_info 1 /INPUT 32 "op_b";
    .port_info 2 /INPUT 4 "alu_op";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_0000022a9b3d2fb0 .param/l "ALU_ADD" 1 9 11, C4<0000>;
P_0000022a9b3d2fe8 .param/l "ALU_AND" 1 9 13, C4<0010>;
P_0000022a9b3d3020 .param/l "ALU_OR" 1 9 14, C4<0011>;
P_0000022a9b3d3058 .param/l "ALU_PASS" 1 9 15, C4<0100>;
P_0000022a9b3d3090 .param/l "ALU_SUB" 1 9 12, C4<0001>;
L_0000022a9b45ea68 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000022a9b3d8d00_0 .net/2u *"_ivl_0", 31 0, L_0000022a9b45ea68;  1 drivers
v0000022a9b3d9660_0 .net "alu_op", 3 0, v0000022a9b4571b0_0;  alias, 1 drivers
v0000022a9b3d7fe0_0 .net "op_a", 31 0, L_0000022a9b4bd310;  alias, 1 drivers
v0000022a9b3d97a0_0 .net "op_b", 31 0, L_0000022a9b4be2b0;  alias, 1 drivers
v0000022a9b3d8e40_0 .var "result", 31 0;
v0000022a9b3d8620_0 .net "zero", 0 0, L_0000022a9b4bdef0;  1 drivers
E_0000022a9b3b3d30 .event anyedge, v0000022a9b3d9660_0, v0000022a9b3d7fe0_0, v0000022a9b3d97a0_0;
L_0000022a9b4bdef0 .cmp/eq 32, v0000022a9b3d8e40_0, L_0000022a9b45ea68;
S_0000022a9b2c7510 .scope module, "u_branch_unit" "branch_unit" 8 37, 10 4 0, S_0000022a9b2c99a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "branch_type";
    .port_info 1 /INPUT 32 "pc_plus4_ex";
    .port_info 2 /INPUT 32 "rs_val";
    .port_info 3 /INPUT 32 "rt_val";
    .port_info 4 /INPUT 32 "branch_offset";
    .port_info 5 /INPUT 26 "jump_index";
    .port_info 6 /OUTPUT 1 "branch_taken";
    .port_info 7 /OUTPUT 32 "branch_target";
P_0000022a9b2c9cc0 .param/l "BR_BEQ" 1 10 15, C4<01>;
P_0000022a9b2c9cf8 .param/l "BR_BNE" 1 10 16, C4<10>;
P_0000022a9b2c9d30 .param/l "BR_J" 1 10 17, C4<11>;
P_0000022a9b2c9d68 .param/l "BR_NONE" 1 10 14, C4<00>;
L_0000022a9b4bf700 .functor AND 1, L_0000022a9b4bdc70, L_0000022a9b4bcc30, C4<1>, C4<1>;
L_0000022a9b4bec10 .functor AND 1, L_0000022a9b4bccd0, L_0000022a9b4bd090, C4<1>, C4<1>;
L_0000022a9b4bf770 .functor OR 1, L_0000022a9b4bf700, L_0000022a9b4bec10, C4<0>, C4<0>;
L_0000022a9b4be890 .functor OR 1, L_0000022a9b4bf770, L_0000022a9b4bd810, C4<0>, C4<0>;
L_0000022a9b45eaf8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0000022a9b3d9840_0 .net/2u *"_ivl_0", 1 0, L_0000022a9b45eaf8;  1 drivers
v0000022a9b3d98e0_0 .net *"_ivl_10", 0 0, L_0000022a9b4bccd0;  1 drivers
v0000022a9b3d8f80_0 .net *"_ivl_12", 0 0, L_0000022a9b4bd090;  1 drivers
L_0000022a9b45eb88 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0000022a9b3d9a20_0 .net/2u *"_ivl_16", 1 0, L_0000022a9b45eb88;  1 drivers
v0000022a9b3d8440_0 .net *"_ivl_2", 0 0, L_0000022a9b4bdc70;  1 drivers
v0000022a9b3d81c0_0 .net *"_ivl_21", 0 0, L_0000022a9b4bf770;  1 drivers
v0000022a9b3d8580_0 .net *"_ivl_4", 0 0, L_0000022a9b4bcc30;  1 drivers
L_0000022a9b45eb40 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0000022a9b3d9ac0_0 .net/2u *"_ivl_8", 1 0, L_0000022a9b45eb40;  1 drivers
v0000022a9b3d8080_0 .net "beq_taken", 0 0, L_0000022a9b4bf700;  1 drivers
v0000022a9b3d9020_0 .net "bne_taken", 0 0, L_0000022a9b4bec10;  1 drivers
v0000022a9b3d9ca0_0 .net "branch_offset", 31 0, L_0000022a9b4bd950;  alias, 1 drivers
v0000022a9b3d9de0_0 .net "branch_taken", 0 0, L_0000022a9b4be890;  alias, 1 drivers
v0000022a9b3d8120_0 .var "branch_target", 31 0;
v0000022a9b3d90c0_0 .net "branch_type", 1 0, v0000022a9b456df0_0;  alias, 1 drivers
v0000022a9b3d84e0_0 .net "j_taken", 0 0, L_0000022a9b4bd810;  1 drivers
v0000022a9b23e440_0 .net "jump_index", 25 0, v0000022a9b456350_0;  alias, 1 drivers
v0000022a9b23e1c0_0 .net "pc_plus4_ex", 31 0, v0000022a9b456a30_0;  alias, 1 drivers
v0000022a9b23e6c0_0 .net "rs_val", 31 0, L_0000022a9b4bd310;  alias, 1 drivers
v0000022a9b23e940_0 .net "rt_val", 31 0, L_0000022a9b4bd6d0;  alias, 1 drivers
E_0000022a9b3b49b0 .event anyedge, v0000022a9b3d90c0_0, v0000022a9b23e1c0_0, v0000022a9b3d9ca0_0, v0000022a9b23e440_0;
L_0000022a9b4bdc70 .cmp/eq 2, v0000022a9b456df0_0, L_0000022a9b45eaf8;
L_0000022a9b4bcc30 .cmp/eq 32, L_0000022a9b4bd310, L_0000022a9b4bd6d0;
L_0000022a9b4bccd0 .cmp/eq 2, v0000022a9b456df0_0, L_0000022a9b45eb40;
L_0000022a9b4bd090 .cmp/ne 32, L_0000022a9b4bd310, L_0000022a9b4bd6d0;
L_0000022a9b4bd810 .cmp/eq 2, v0000022a9b456df0_0, L_0000022a9b45eb88;
S_0000022a9b2c76a0 .scope module, "u_hazard_unit" "hazard_unit" 7 234, 11 4 0, S_0000022a9b2d8890;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "ex_mem_read";
    .port_info 1 /INPUT 5 "ex_rt";
    .port_info 2 /INPUT 5 "id_rs";
    .port_info 3 /INPUT 5 "id_rt";
    .port_info 4 /OUTPUT 1 "stall_if";
    .port_info 5 /OUTPUT 1 "stall_id";
    .port_info 6 /OUTPUT 1 "flush_if_id";
    .port_info 7 /OUTPUT 1 "flush_id_ex";
L_0000022a9b2d0a20 .functor AND 1, L_0000022a9b4be170, L_0000022a9b4bd270, C4<1>, C4<1>;
L_0000022a9b24bd00 .functor AND 1, L_0000022a9b4bce10, L_0000022a9b4bde50, C4<1>, C4<1>;
L_0000022a9b4bf690 .functor OR 1, L_0000022a9b2d0a20, L_0000022a9b24bd00, C4<0>, C4<0>;
L_0000022a9b4bfe70 .functor AND 1, v0000022a9b457e30_0, L_0000022a9b4bf690, C4<1>, C4<1>;
L_0000022a9b4bec80 .functor BUFZ 1, L_0000022a9b4bfe70, C4<0>, C4<0>, C4<0>;
L_0000022a9b4bf7e0 .functor BUFZ 1, L_0000022a9b4bfe70, C4<0>, C4<0>, C4<0>;
v0000022a9b4483a0_0 .net *"_ivl_0", 0 0, L_0000022a9b4be170;  1 drivers
L_0000022a9b45e870 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000022a9b447360_0 .net/2u *"_ivl_10", 4 0, L_0000022a9b45e870;  1 drivers
v0000022a9b4484e0_0 .net *"_ivl_12", 0 0, L_0000022a9b4bde50;  1 drivers
v0000022a9b447ea0_0 .net *"_ivl_15", 0 0, L_0000022a9b24bd00;  1 drivers
v0000022a9b446b40_0 .net *"_ivl_17", 0 0, L_0000022a9b4bf690;  1 drivers
L_0000022a9b45e828 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000022a9b447400_0 .net/2u *"_ivl_2", 4 0, L_0000022a9b45e828;  1 drivers
v0000022a9b446f00_0 .net *"_ivl_4", 0 0, L_0000022a9b4bd270;  1 drivers
v0000022a9b447d60_0 .net *"_ivl_7", 0 0, L_0000022a9b2d0a20;  1 drivers
v0000022a9b4475e0_0 .net *"_ivl_8", 0 0, L_0000022a9b4bce10;  1 drivers
v0000022a9b447e00_0 .net "ex_mem_read", 0 0, v0000022a9b457e30_0;  1 drivers
v0000022a9b448120_0 .net "ex_rt", 4 0, v0000022a9b456ad0_0;  alias, 1 drivers
v0000022a9b448440_0 .net "flush_id_ex", 0 0, L_0000022a9b45e900;  alias, 1 drivers
v0000022a9b448300_0 .net "flush_if_id", 0 0, L_0000022a9b45e8b8;  alias, 1 drivers
v0000022a9b4481c0_0 .net "id_rs", 4 0, L_0000022a9b45d410;  alias, 1 drivers
v0000022a9b4486c0_0 .net "id_rt", 4 0, L_0000022a9b45da50;  alias, 1 drivers
v0000022a9b446c80_0 .net "load_use_hazard", 0 0, L_0000022a9b4bfe70;  1 drivers
v0000022a9b446fa0_0 .net "stall_id", 0 0, L_0000022a9b4bf7e0;  alias, 1 drivers
v0000022a9b447220_0 .net "stall_if", 0 0, L_0000022a9b4bec80;  alias, 1 drivers
L_0000022a9b4be170 .cmp/eq 5, v0000022a9b456ad0_0, L_0000022a9b45d410;
L_0000022a9b4bd270 .cmp/ne 5, L_0000022a9b45d410, L_0000022a9b45e828;
L_0000022a9b4bce10 .cmp/eq 5, v0000022a9b456ad0_0, L_0000022a9b45da50;
L_0000022a9b4bde50 .cmp/ne 5, L_0000022a9b45da50, L_0000022a9b45e870;
S_0000022a9b2b8c30 .scope module, "u_id_stage" "id_stage" 7 91, 12 6 0, S_0000022a9b2d8890;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "if_instr";
    .port_info 1 /INPUT 32 "if_pc_plus4";
    .port_info 2 /OUTPUT 5 "rs_addr";
    .port_info 3 /OUTPUT 5 "rt_addr";
    .port_info 4 /OUTPUT 5 "rd_addr";
    .port_info 5 /OUTPUT 4 "alu_op";
    .port_info 6 /OUTPUT 1 "alu_src_immediate";
    .port_info 7 /OUTPUT 1 "reg_dst_rd";
    .port_info 8 /OUTPUT 1 "reg_write";
    .port_info 9 /OUTPUT 1 "mem_read";
    .port_info 10 /OUTPUT 1 "mem_write";
    .port_info 11 /OUTPUT 1 "mem_to_reg";
    .port_info 12 /OUTPUT 2 "branch_type";
    .port_info 13 /OUTPUT 32 "imm_ext";
    .port_info 14 /OUTPUT 26 "jump_index";
    .port_info 15 /OUTPUT 1 "id_is_branch_or_jump";
P_0000022a9b2c7830 .param/l "BR_BEQ" 1 12 25, C4<01>;
P_0000022a9b2c7868 .param/l "BR_BNE" 1 12 26, C4<10>;
P_0000022a9b2c78a0 .param/l "BR_J" 1 12 27, C4<11>;
P_0000022a9b2c78d8 .param/l "BR_NONE" 1 12 24, C4<00>;
v0000022a9b447040_0 .net *"_ivl_13", 0 0, L_0000022a9b45cfb0;  1 drivers
v0000022a9b4488a0_0 .net *"_ivl_14", 15 0, L_0000022a9b45df50;  1 drivers
L_0000022a9b45e3a8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000022a9b4489e0_0 .net/2u *"_ivl_18", 15 0, L_0000022a9b45e3a8;  1 drivers
L_0000022a9b45e3f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000022a9b446be0_0 .net/2u *"_ivl_22", 1 0, L_0000022a9b45e3f0;  1 drivers
v0000022a9b447180_0 .var "alu_op", 3 0;
v0000022a9b4474a0_0 .var "alu_src_immediate", 0 0;
v0000022a9b447680_0 .var "branch_type", 1 0;
v0000022a9b447720_0 .net "funct", 5 0, L_0000022a9b45d9b0;  1 drivers
v0000022a9b4477c0_0 .net "id_is_branch_or_jump", 0 0, L_0000022a9b45e270;  1 drivers
v0000022a9b447860_0 .net "if_instr", 31 0, L_0000022a9b4bb790;  alias, 1 drivers
v0000022a9b447900_0 .net "if_pc_plus4", 31 0, L_0000022a9b4bb830;  alias, 1 drivers
v0000022a9b3d9c00_0 .net "imm", 15 0, L_0000022a9b45e130;  1 drivers
v0000022a9b44aca0_0 .var "imm_ext", 31 0;
v0000022a9b44c5a0_0 .var "jump_index", 25 0;
v0000022a9b44ade0_0 .var "mem_read", 0 0;
v0000022a9b44c780_0 .var "mem_to_reg", 0 0;
v0000022a9b44bce0_0 .var "mem_write", 0 0;
v0000022a9b44b7e0_0 .net "opcode", 5 0, L_0000022a9b45d910;  1 drivers
v0000022a9b44b880_0 .net "rd_addr", 4 0, L_0000022a9b45d4b0;  alias, 1 drivers
v0000022a9b44ba60_0 .var "reg_dst_rd", 0 0;
v0000022a9b44c6e0_0 .var "reg_write", 0 0;
v0000022a9b44b2e0_0 .net "rs_addr", 4 0, L_0000022a9b45d410;  alias, 1 drivers
v0000022a9b44c000_0 .net "rt_addr", 4 0, L_0000022a9b45da50;  alias, 1 drivers
v0000022a9b44b600_0 .net "sign_ext", 31 0, L_0000022a9b45e1d0;  1 drivers
v0000022a9b44b380_0 .net "zero_ext", 31 0, L_0000022a9b45dff0;  1 drivers
E_0000022a9b3b3df0 .event anyedge, v0000022a9b44b600_0, v0000022a9b447860_0, v0000022a9b44b7e0_0, v0000022a9b447720_0;
L_0000022a9b45d910 .part L_0000022a9b4bb790, 26, 6;
L_0000022a9b45d9b0 .part L_0000022a9b4bb790, 0, 6;
L_0000022a9b45d410 .part L_0000022a9b4bb790, 21, 5;
L_0000022a9b45da50 .part L_0000022a9b4bb790, 16, 5;
L_0000022a9b45d4b0 .part L_0000022a9b4bb790, 11, 5;
L_0000022a9b45e130 .part L_0000022a9b4bb790, 0, 16;
L_0000022a9b45cfb0 .part L_0000022a9b45e130, 15, 1;
LS_0000022a9b45df50_0_0 .concat [ 1 1 1 1], L_0000022a9b45cfb0, L_0000022a9b45cfb0, L_0000022a9b45cfb0, L_0000022a9b45cfb0;
LS_0000022a9b45df50_0_4 .concat [ 1 1 1 1], L_0000022a9b45cfb0, L_0000022a9b45cfb0, L_0000022a9b45cfb0, L_0000022a9b45cfb0;
LS_0000022a9b45df50_0_8 .concat [ 1 1 1 1], L_0000022a9b45cfb0, L_0000022a9b45cfb0, L_0000022a9b45cfb0, L_0000022a9b45cfb0;
LS_0000022a9b45df50_0_12 .concat [ 1 1 1 1], L_0000022a9b45cfb0, L_0000022a9b45cfb0, L_0000022a9b45cfb0, L_0000022a9b45cfb0;
L_0000022a9b45df50 .concat [ 4 4 4 4], LS_0000022a9b45df50_0_0, LS_0000022a9b45df50_0_4, LS_0000022a9b45df50_0_8, LS_0000022a9b45df50_0_12;
L_0000022a9b45e1d0 .concat [ 16 16 0 0], L_0000022a9b45e130, L_0000022a9b45df50;
L_0000022a9b45dff0 .concat [ 16 16 0 0], L_0000022a9b45e130, L_0000022a9b45e3a8;
L_0000022a9b45e270 .cmp/ne 2, v0000022a9b447680_0, L_0000022a9b45e3f0;
S_0000022a9b44d4d0 .scope module, "u_if_stage" "if_stage" 7 53, 13 9 0, S_0000022a9b2d8890;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 1 "flush";
    .port_info 4 /INPUT 1 "branch_redirect";
    .port_info 5 /INPUT 32 "branch_target";
    .port_info 6 /INPUT 1 "kill_cand1";
    .port_info 7 /OUTPUT 32 "imem_addr";
    .port_info 8 /INPUT 32 "imem_data";
    .port_info 9 /OUTPUT 32 "if_pc";
    .port_info 10 /OUTPUT 32 "if_pc_plus4";
    .port_info 11 /OUTPUT 32 "if_instr";
    .port_info 12 /OUTPUT 1 "cand0_valid";
    .port_info 13 /OUTPUT 32 "cand0_instr";
    .port_info 14 /OUTPUT 32 "cand0_pc";
    .port_info 15 /OUTPUT 1 "cand1_valid";
    .port_info 16 /OUTPUT 32 "cand1_instr";
    .port_info 17 /OUTPUT 32 "cand1_pc";
L_0000022a9b3a8d80 .functor BUFZ 1, v0000022a9b44c3c0_0, C4<0>, C4<0>, C4<0>;
L_0000022a9b3a9f70 .functor BUFZ 32, v0000022a9b44b1a0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000022a9b44ab60_0 .net "branch_redirect", 0 0, L_0000022a9b4be580;  alias, 1 drivers
v0000022a9b44b420_0 .net "branch_target", 31 0, v0000022a9b3d8120_0;  alias, 1 drivers
v0000022a9b44c280_0 .net "cand0_instr", 31 0, v0000022a9b44b920_0;  alias, 1 drivers
v0000022a9b44b4c0_0 .net "cand0_pc", 31 0, v0000022a9b44bb00_0;  alias, 1 drivers
v0000022a9b44ac00_0 .net "cand0_valid", 0 0, v0000022a9b44bba0_0;  alias, 1 drivers
v0000022a9b44b560_0 .net "cand1_instr", 31 0, L_0000022a9b3a9f70;  alias, 1 drivers
v0000022a9b44c460_0 .net "cand1_pc", 31 0, v0000022a9b44c320_0;  alias, 1 drivers
v0000022a9b44b740_0 .net "cand1_valid", 0 0, L_0000022a9b3a8d80;  alias, 1 drivers
v0000022a9b44bf60_0 .net "clk", 0 0, v0000022a9b45c6f0_0;  alias, 1 drivers
v0000022a9b44ae80_0 .var "fetch_pc", 31 0;
v0000022a9b44ad40_0 .var "fetch_pc_n", 31 0;
v0000022a9b44c8c0_0 .net "flush", 0 0, L_0000022a9b4bf380;  alias, 1 drivers
v0000022a9b44b6a0_0 .var "if_instr", 31 0;
v0000022a9b44af20_0 .var "if_instr_n", 31 0;
v0000022a9b44c1e0_0 .var "if_pc", 31 0;
v0000022a9b44be20_0 .var "if_pc_n", 31 0;
v0000022a9b44afc0_0 .var "if_pc_plus4", 31 0;
v0000022a9b44c960_0 .var "if_pc_plus4_n", 31 0;
v0000022a9b44bc40_0 .var "imem_addr", 31 0;
v0000022a9b44bd80_0 .net "imem_data", 31 0, L_0000022a9b3a9f00;  alias, 1 drivers
v0000022a9b44b240_0 .net "kill_cand1", 0 0, L_0000022a9b2d22a0;  alias, 1 drivers
v0000022a9b44b060_0 .net "reset", 0 0, v0000022a9b45a7b0_0;  alias, 1 drivers
v0000022a9b44b920_0 .var "slot0_instr", 31 0;
v0000022a9b44b9c0_0 .var "slot0_instr_n", 31 0;
v0000022a9b44bb00_0 .var "slot0_pc", 31 0;
v0000022a9b44b100_0 .var "slot0_pc_n", 31 0;
v0000022a9b44bba0_0 .var "slot0_valid", 0 0;
v0000022a9b44bec0_0 .var "slot0_valid_n", 0 0;
v0000022a9b44b1a0_0 .var "slot1_instr", 31 0;
v0000022a9b44c0a0_0 .var "slot1_instr_n", 31 0;
v0000022a9b44c320_0 .var "slot1_pc", 31 0;
v0000022a9b44c140_0 .var "slot1_pc_n", 31 0;
v0000022a9b44c3c0_0 .var "slot1_valid", 0 0;
v0000022a9b44c500_0 .var "slot1_valid_n", 0 0;
v0000022a9b44c640_0 .net "stall", 0 0, L_0000022a9b4bf310;  alias, 1 drivers
E_0000022a9b3b3ff0 .event anyedge, v0000022a9b44ae80_0;
E_0000022a9b3b47b0/0 .event anyedge, v0000022a9b44b920_0, v0000022a9b44bb00_0, v0000022a9b44bba0_0, v0000022a9b44b1a0_0;
E_0000022a9b3b47b0/1 .event anyedge, v0000022a9b44c320_0, v0000022a9b44c3c0_0, v0000022a9b44ae80_0, v0000022a9b44c1e0_0;
E_0000022a9b3b47b0/2 .event anyedge, v0000022a9b44afc0_0, v0000022a9b44b6a0_0, v0000022a9b44ab60_0, v0000022a9b3d8120_0;
E_0000022a9b3b47b0/3 .event anyedge, v0000022a9b44b240_0, v0000022a9b44c8c0_0, v0000022a9b44c640_0, v0000022a9b44c0a0_0;
E_0000022a9b3b47b0/4 .event anyedge, v0000022a9b44c140_0, v0000022a9b44c500_0, v0000022a9b44bec0_0, v0000022a9b3d7f40_0;
E_0000022a9b3b47b0/5 .event anyedge, v0000022a9b44ad40_0;
E_0000022a9b3b47b0 .event/or E_0000022a9b3b47b0/0, E_0000022a9b3b47b0/1, E_0000022a9b3b47b0/2, E_0000022a9b3b47b0/3, E_0000022a9b3b47b0/4, E_0000022a9b3b47b0/5;
S_0000022a9b44d1b0 .scope module, "u_mem_stage" "mem_stage" 7 488, 14 4 0, S_0000022a9b2d8890;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "mem_read";
    .port_info 1 /INPUT 1 "mem_write";
    .port_info 2 /INPUT 32 "alu_result";
    .port_info 3 /INPUT 32 "rt_forward_value";
    .port_info 4 /OUTPUT 1 "dmem_we";
    .port_info 5 /OUTPUT 32 "dmem_addr";
    .port_info 6 /OUTPUT 32 "dmem_wdata";
    .port_info 7 /INPUT 32 "dmem_rdata";
    .port_info 8 /OUTPUT 32 "mem_data_out";
L_0000022a9b4be430 .functor BUFZ 1, v0000022a9b4577f0_0, C4<0>, C4<0>, C4<0>;
L_0000022a9b4be660 .functor BUFZ 32, v0000022a9b4562b0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000022a9b4bfcb0 .functor BUFZ 32, v0000022a9b457430_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000022a9b4bf540 .functor BUFZ 32, v0000022a9b3d9700_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000022a9b44df40_0 .net "alu_result", 31 0, v0000022a9b4562b0_0;  1 drivers
v0000022a9b44f840_0 .net "dmem_addr", 31 0, L_0000022a9b4be660;  alias, 1 drivers
v0000022a9b44e260_0 .net "dmem_rdata", 31 0, v0000022a9b3d9700_0;  alias, 1 drivers
v0000022a9b44e3a0_0 .net "dmem_wdata", 31 0, L_0000022a9b4bfcb0;  alias, 1 drivers
v0000022a9b44e580_0 .net "dmem_we", 0 0, L_0000022a9b4be430;  alias, 1 drivers
v0000022a9b44f2a0_0 .net "mem_data_out", 31 0, L_0000022a9b4bf540;  alias, 1 drivers
v0000022a9b44f020_0 .net "mem_read", 0 0, v0000022a9b457110_0;  1 drivers
v0000022a9b44ed00_0 .net "mem_write", 0 0, v0000022a9b4577f0_0;  1 drivers
v0000022a9b44f700_0 .net "rt_forward_value", 31 0, v0000022a9b457430_0;  1 drivers
S_0000022a9b44cd00 .scope module, "u_reg_file" "reg_file" 7 117, 15 4 0, S_0000022a9b2d8890;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 5 "rs_addr";
    .port_info 3 /INPUT 5 "rt_addr";
    .port_info 4 /OUTPUT 32 "rs_data";
    .port_info 5 /OUTPUT 32 "rt_data";
    .port_info 6 /INPUT 1 "rd_we";
    .port_info 7 /INPUT 5 "rd_addr";
    .port_info 8 /INPUT 32 "rd_data";
L_0000022a9b45e438 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000022a9b44e440_0 .net/2u *"_ivl_0", 4 0, L_0000022a9b45e438;  1 drivers
L_0000022a9b45e4c8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000022a9b44e9e0_0 .net *"_ivl_11", 1 0, L_0000022a9b45e4c8;  1 drivers
L_0000022a9b45e510 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000022a9b44e080_0 .net/2u *"_ivl_14", 4 0, L_0000022a9b45e510;  1 drivers
v0000022a9b44f480_0 .net *"_ivl_16", 0 0, L_0000022a9b45daf0;  1 drivers
L_0000022a9b45e558 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000022a9b44f340_0 .net/2u *"_ivl_18", 31 0, L_0000022a9b45e558;  1 drivers
v0000022a9b44e300_0 .net *"_ivl_2", 0 0, L_0000022a9b45deb0;  1 drivers
v0000022a9b44e6c0_0 .net *"_ivl_20", 31 0, L_0000022a9b45cd30;  1 drivers
v0000022a9b44f200_0 .net *"_ivl_22", 6 0, L_0000022a9b45d0f0;  1 drivers
L_0000022a9b45e5a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000022a9b44f5c0_0 .net *"_ivl_25", 1 0, L_0000022a9b45e5a0;  1 drivers
L_0000022a9b45e480 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000022a9b44e800_0 .net/2u *"_ivl_4", 31 0, L_0000022a9b45e480;  1 drivers
v0000022a9b44e120_0 .net *"_ivl_6", 31 0, L_0000022a9b45cbf0;  1 drivers
v0000022a9b44f0c0_0 .net *"_ivl_8", 6 0, L_0000022a9b45d230;  1 drivers
v0000022a9b44e4e0_0 .net "clk", 0 0, v0000022a9b45c6f0_0;  alias, 1 drivers
v0000022a9b44e760_0 .var/i "i", 31 0;
v0000022a9b44eda0_0 .net "rd_addr", 4 0, L_0000022a9b4bf620;  alias, 1 drivers
v0000022a9b44f3e0_0 .net "rd_data", 31 0, L_0000022a9b4bbab0;  alias, 1 drivers
v0000022a9b44f520_0 .net "rd_we", 0 0, L_0000022a9b4bf5b0;  alias, 1 drivers
v0000022a9b44e8a0 .array "regs", 31 0, 31 0;
v0000022a9b44f160_0 .net "reset", 0 0, v0000022a9b45a7b0_0;  alias, 1 drivers
v0000022a9b44f660_0 .net "rs_addr", 4 0, L_0000022a9b45d410;  alias, 1 drivers
v0000022a9b44f7a0_0 .net "rs_data", 31 0, L_0000022a9b45dcd0;  alias, 1 drivers
v0000022a9b44db80_0 .net "rt_addr", 4 0, L_0000022a9b45da50;  alias, 1 drivers
v0000022a9b44f980_0 .net "rt_data", 31 0, L_0000022a9b45d190;  alias, 1 drivers
L_0000022a9b45deb0 .cmp/eq 5, L_0000022a9b45d410, L_0000022a9b45e438;
L_0000022a9b45cbf0 .array/port v0000022a9b44e8a0, L_0000022a9b45d230;
L_0000022a9b45d230 .concat [ 5 2 0 0], L_0000022a9b45d410, L_0000022a9b45e4c8;
L_0000022a9b45dcd0 .functor MUXZ 32, L_0000022a9b45cbf0, L_0000022a9b45e480, L_0000022a9b45deb0, C4<>;
L_0000022a9b45daf0 .cmp/eq 5, L_0000022a9b45da50, L_0000022a9b45e510;
L_0000022a9b45cd30 .array/port v0000022a9b44e8a0, L_0000022a9b45d0f0;
L_0000022a9b45d0f0 .concat [ 5 2 0 0], L_0000022a9b45da50, L_0000022a9b45e5a0;
L_0000022a9b45d190 .functor MUXZ 32, L_0000022a9b45cd30, L_0000022a9b45e558, L_0000022a9b45daf0, C4<>;
S_0000022a9b44d340 .scope module, "u_slot_scheduler" "delay_slot_scheduler" 7 157, 16 6 0, S_0000022a9b2d8890;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "branch_valid";
    .port_info 1 /INPUT 32 "branch_pc";
    .port_info 2 /INPUT 5 "branch_rs";
    .port_info 3 /INPUT 5 "branch_rt";
    .port_info 4 /INPUT 1 "branch_is_backward";
    .port_info 5 /INPUT 1 "cand0_valid";
    .port_info 6 /INPUT 32 "cand0_instr";
    .port_info 7 /INPUT 32 "cand0_pc";
    .port_info 8 /INPUT 1 "cand1_valid";
    .port_info 9 /INPUT 32 "cand1_instr";
    .port_info 10 /INPUT 32 "cand1_pc";
    .port_info 11 /OUTPUT 1 "manual_slot_ok";
    .port_info 12 /OUTPUT 1 "manual_slot_is_nop";
    .port_info 13 /OUTPUT 1 "auto_slot_use";
    .port_info 14 /OUTPUT 1 "force_nop_slot";
    .port_info 15 /OUTPUT 1 "wait_for_more_candidates";
    .port_info 16 /OUTPUT 32 "auto_slot_instr";
    .port_info 17 /OUTPUT 32 "auto_slot_pc";
    .port_info 18 /OUTPUT 1 "kill_cand1";
L_0000022a9b3aa830 .functor OR 1, L_0000022a9b45d5f0, L_0000022a9b45d690, C4<0>, C4<0>;
v0000022a9b451ce0_0 .net *"_ivl_1", 0 0, L_0000022a9b45d5f0;  1 drivers
v0000022a9b451ba0_0 .net *"_ivl_2", 0 0, L_0000022a9b45d690;  1 drivers
v0000022a9b452000_0 .var "auto_slot_instr", 31 0;
v0000022a9b451f60_0 .var "auto_slot_pc", 31 0;
v0000022a9b4520a0_0 .var "auto_slot_use", 0 0;
v0000022a9b4526e0_0 .net "branch_is_backward", 0 0, L_0000022a9b3aa7c0;  alias, 1 drivers
v0000022a9b452f00_0 .net "branch_pc", 31 0, L_0000022a9b4bacf0;  alias, 1 drivers
v0000022a9b452fa0_0 .net "branch_rs", 4 0, L_0000022a9b45d410;  alias, 1 drivers
v0000022a9b4528c0_0 .net "branch_rt", 4 0, L_0000022a9b45da50;  alias, 1 drivers
v0000022a9b4539a0_0 .net "branch_valid", 0 0, L_0000022a9b45d050;  alias, 1 drivers
v0000022a9b453720_0 .net "branch_window_ok", 0 0, L_0000022a9b3aa830;  1 drivers
v0000022a9b453680_0 .net "cand0_instr", 31 0, v0000022a9b44b920_0;  alias, 1 drivers
v0000022a9b452320_0 .net "cand0_pc", 31 0, v0000022a9b44bb00_0;  alias, 1 drivers
v0000022a9b452960_0 .net "cand0_valid", 0 0, v0000022a9b44bba0_0;  alias, 1 drivers
v0000022a9b452a00_0 .net "cand1_instr", 31 0, L_0000022a9b3a9f70;  alias, 1 drivers
v0000022a9b453180_0 .net "cand1_pc", 31 0, v0000022a9b44c320_0;  alias, 1 drivers
v0000022a9b4521e0_0 .net "cand1_valid", 0 0, L_0000022a9b3a8d80;  alias, 1 drivers
v0000022a9b4523c0_0 .var "force_nop_slot", 0 0;
v0000022a9b452460_0 .var "kill_cand1", 0 0;
v0000022a9b453040_0 .var "manual_slot_is_nop", 0 0;
v0000022a9b4530e0_0 .var "manual_slot_ok", 0 0;
v0000022a9b452780_0 .var "wait_for_more_candidates", 0 0;
E_0000022a9b3b5970/0 .event anyedge, v0000022a9b4539a0_0, v0000022a9b44ac00_0, v0000022a9b44c280_0, v0000022a9b4481c0_0;
E_0000022a9b3b5970/1 .event anyedge, v0000022a9b4486c0_0, v0000022a9b44b740_0, v0000022a9b44b560_0, v0000022a9b453720_0;
E_0000022a9b3b5970/2 .event anyedge, v0000022a9b44c460_0;
E_0000022a9b3b5970 .event/or E_0000022a9b3b5970/0, E_0000022a9b3b5970/1, E_0000022a9b3b5970/2;
L_0000022a9b45d5f0 .reduce/nor L_0000022a9b3aa7c0;
L_0000022a9b45d690 .cmp/gt 32, v0000022a9b44c320_0, L_0000022a9b4bacf0;
S_0000022a9b44ce90 .scope autofunction.vec4.s5, "get_dest_reg" "get_dest_reg" 16 82, 16 82 0, S_0000022a9b44d340;
 .timescale -9 -12;
; Variable get_dest_reg is vec4 return value of scope S_0000022a9b44ce90
v0000022a9b44de00_0 .var "instr", 31 0;
v0000022a9b44dc20_0 .var "opcode", 5 0;
TD_tb_core_basic.uut.u_cpu.u_slot_scheduler.get_dest_reg ;
    %alloc S_0000022a9b44cb70;
    %load/vec4 v0000022a9b44de00_0;
    %store/vec4 v0000022a9b44dea0_0, 0, 32;
    %callf/vec4 TD_tb_core_basic.uut.u_cpu.u_slot_scheduler.get_opcode, S_0000022a9b44cb70;
    %free S_0000022a9b44cb70;
    %store/vec4 v0000022a9b44dc20_0, 0, 6;
    %load/vec4 v0000022a9b44dc20_0;
    %cmpi/e 0, 0, 6;
    %jmp/0xz  T_6.0, 4;
    %alloc S_0000022a9b44d020;
    %load/vec4 v0000022a9b44de00_0;
    %store/vec4 v0000022a9b44e1c0_0, 0, 32;
    %callf/vec4 TD_tb_core_basic.uut.u_cpu.u_slot_scheduler.get_rd, S_0000022a9b44d020;
    %free S_0000022a9b44d020;
    %ret/vec4 0, 0, 5;  Assign to get_dest_reg (store_vec4_to_lval)
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0000022a9b44dc20_0;
    %cmpi/e 35, 0, 6;
    %jmp/1 T_6.4, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000022a9b44dc20_0;
    %cmpi/e 8, 0, 6;
    %flag_or 4, 8;
T_6.4;
    %jmp/0xz  T_6.2, 4;
    %alloc S_0000022a9b44d980;
    %load/vec4 v0000022a9b44de00_0;
    %store/vec4 v0000022a9b44eb20_0, 0, 32;
    %callf/vec4 TD_tb_core_basic.uut.u_cpu.u_slot_scheduler.get_rt, S_0000022a9b44d980;
    %free S_0000022a9b44d980;
    %ret/vec4 0, 0, 5;  Assign to get_dest_reg (store_vec4_to_lval)
    %jmp T_6.3;
T_6.2 ;
    %pushi/vec4 0, 0, 5;
    %ret/vec4 0, 0, 5;  Assign to get_dest_reg (store_vec4_to_lval)
T_6.3 ;
T_6.1 ;
    %end;
S_0000022a9b44d660 .scope autofunction.vec4.s6, "get_funct" "get_funct" 16 34, 16 34 0, S_0000022a9b44d340;
 .timescale -9 -12;
; Variable get_funct is vec4 return value of scope S_0000022a9b44d660
v0000022a9b44eee0_0 .var "instr", 31 0;
TD_tb_core_basic.uut.u_cpu.u_slot_scheduler.get_funct ;
    %load/vec4 v0000022a9b44eee0_0;
    %parti/s 6, 0, 2;
    %ret/vec4 0, 0, 6;  Assign to get_funct (store_vec4_to_lval)
    %end;
S_0000022a9b44cb70 .scope autofunction.vec4.s6, "get_opcode" "get_opcode" 16 27, 16 27 0, S_0000022a9b44d340;
 .timescale -9 -12;
; Variable get_opcode is vec4 return value of scope S_0000022a9b44cb70
v0000022a9b44dea0_0 .var "instr", 31 0;
TD_tb_core_basic.uut.u_cpu.u_slot_scheduler.get_opcode ;
    %load/vec4 v0000022a9b44dea0_0;
    %parti/s 6, 26, 6;
    %ret/vec4 0, 0, 6;  Assign to get_opcode (store_vec4_to_lval)
    %end;
S_0000022a9b44d020 .scope autofunction.vec4.s5, "get_rd" "get_rd" 16 55, 16 55 0, S_0000022a9b44d340;
 .timescale -9 -12;
; Variable get_rd is vec4 return value of scope S_0000022a9b44d020
v0000022a9b44e1c0_0 .var "instr", 31 0;
TD_tb_core_basic.uut.u_cpu.u_slot_scheduler.get_rd ;
    %load/vec4 v0000022a9b44e1c0_0;
    %parti/s 5, 11, 5;
    %ret/vec4 0, 0, 5;  Assign to get_rd (store_vec4_to_lval)
    %end;
S_0000022a9b44d7f0 .scope autofunction.vec4.s5, "get_rs" "get_rs" 16 41, 16 41 0, S_0000022a9b44d340;
 .timescale -9 -12;
; Variable get_rs is vec4 return value of scope S_0000022a9b44d7f0
v0000022a9b44e940_0 .var "instr", 31 0;
TD_tb_core_basic.uut.u_cpu.u_slot_scheduler.get_rs ;
    %load/vec4 v0000022a9b44e940_0;
    %parti/s 5, 21, 6;
    %ret/vec4 0, 0, 5;  Assign to get_rs (store_vec4_to_lval)
    %end;
S_0000022a9b44d980 .scope autofunction.vec4.s5, "get_rt" "get_rt" 16 48, 16 48 0, S_0000022a9b44d340;
 .timescale -9 -12;
; Variable get_rt is vec4 return value of scope S_0000022a9b44d980
v0000022a9b44eb20_0 .var "instr", 31 0;
TD_tb_core_basic.uut.u_cpu.u_slot_scheduler.get_rt ;
    %load/vec4 v0000022a9b44eb20_0;
    %parti/s 5, 16, 6;
    %ret/vec4 0, 0, 5;  Assign to get_rt (store_vec4_to_lval)
    %end;
S_0000022a9b450e50 .scope autofunction.vec2.s1, "is_control" "is_control" 16 62, 16 62 0, S_0000022a9b44d340;
 .timescale -9 -12;
v0000022a9b44ebc0_0 .var "instr", 31 0;
; Variable is_control is bool return value of scope S_0000022a9b450e50
v0000022a9b44ef80_0 .var "opcode", 5 0;
TD_tb_core_basic.uut.u_cpu.u_slot_scheduler.is_control ;
    %alloc S_0000022a9b44cb70;
    %load/vec4 v0000022a9b44ebc0_0;
    %store/vec4 v0000022a9b44dea0_0, 0, 32;
    %callf/vec4 TD_tb_core_basic.uut.u_cpu.u_slot_scheduler.get_opcode, S_0000022a9b44cb70;
    %free S_0000022a9b44cb70;
    %store/vec4 v0000022a9b44ef80_0, 0, 6;
    %load/vec4 v0000022a9b44ef80_0;
    %cmpi/e 4, 0, 6;
    %jmp/1 T_12.6, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000022a9b44ef80_0;
    %cmpi/e 5, 0, 6;
    %flag_or 4, 8;
T_12.6;
    %flag_get/vec4 4;
    %jmp/1 T_12.5, 4;
    %load/vec4 v0000022a9b44ef80_0;
    %pushi/vec4 2, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_12.5;
    %cast2;
    %ret/vec4 0, 0, 1;  Assign to is_control (store_vec4_to_lval)
    %end;
S_0000022a9b450680 .scope autofunction.vec2.s1, "is_memory_op" "is_memory_op" 16 73, 16 73 0, S_0000022a9b44d340;
 .timescale -9 -12;
v0000022a9b452d20_0 .var "instr", 31 0;
; Variable is_memory_op is bool return value of scope S_0000022a9b450680
v0000022a9b452140_0 .var "opcode", 5 0;
TD_tb_core_basic.uut.u_cpu.u_slot_scheduler.is_memory_op ;
    %alloc S_0000022a9b44cb70;
    %load/vec4 v0000022a9b452d20_0;
    %store/vec4 v0000022a9b44dea0_0, 0, 32;
    %callf/vec4 TD_tb_core_basic.uut.u_cpu.u_slot_scheduler.get_opcode, S_0000022a9b44cb70;
    %free S_0000022a9b44cb70;
    %store/vec4 v0000022a9b452140_0, 0, 6;
    %load/vec4 v0000022a9b452140_0;
    %cmpi/e 35, 0, 6;
    %flag_get/vec4 4;
    %jmp/1 T_13.7, 4;
    %load/vec4 v0000022a9b452140_0;
    %pushi/vec4 43, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_13.7;
    %cast2;
    %ret/vec4 0, 0, 1;  Assign to is_memory_op (store_vec4_to_lval)
    %end;
S_0000022a9b44feb0 .scope autofunction.vec2.s1, "safe_candidate" "safe_candidate" 16 111, 16 111 0, S_0000022a9b44d340;
 .timescale -9 -12;
v0000022a9b4535e0_0 .var "branch_rs_l", 4 0;
v0000022a9b452640_0 .var "branch_rt_l", 4 0;
v0000022a9b452e60_0 .var "dest", 4 0;
v0000022a9b453400_0 .var "instr", 31 0;
; Variable safe_candidate is bool return value of scope S_0000022a9b44feb0
TD_tb_core_basic.uut.u_cpu.u_slot_scheduler.safe_candidate ;
    %pushi/vec4 0, 0, 1;
    %ret/vec4 0, 0, 1;  Assign to safe_candidate (store_vec4_to_lval)
    %load/vec4 v0000022a9b453400_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_14.8, 4;
    %pushi/vec4 1, 0, 1;
    %ret/vec4 0, 0, 1;  Assign to safe_candidate (store_vec4_to_lval)
    %jmp T_14.9;
T_14.8 ;
    %alloc S_0000022a9b450e50;
    %load/vec4 v0000022a9b453400_0;
    %store/vec4 v0000022a9b44ebc0_0, 0, 32;
    %callf/vec4 TD_tb_core_basic.uut.u_cpu.u_slot_scheduler.is_control, S_0000022a9b450e50;
    %free S_0000022a9b450e50;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.10, 8;
    %pushi/vec4 0, 0, 1;
    %ret/vec4 0, 0, 1;  Assign to safe_candidate (store_vec4_to_lval)
    %jmp T_14.11;
T_14.10 ;
    %alloc S_0000022a9b450680;
    %load/vec4 v0000022a9b453400_0;
    %store/vec4 v0000022a9b452d20_0, 0, 32;
    %callf/vec4 TD_tb_core_basic.uut.u_cpu.u_slot_scheduler.is_memory_op, S_0000022a9b450680;
    %free S_0000022a9b450680;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.12, 8;
    %pushi/vec4 0, 0, 1;
    %ret/vec4 0, 0, 1;  Assign to safe_candidate (store_vec4_to_lval)
    %jmp T_14.13;
T_14.12 ;
    %alloc S_0000022a9b44ce90;
    %load/vec4 v0000022a9b453400_0;
    %store/vec4 v0000022a9b44de00_0, 0, 32;
    %callf/vec4 TD_tb_core_basic.uut.u_cpu.u_slot_scheduler.get_dest_reg, S_0000022a9b44ce90;
    %free S_0000022a9b44ce90;
    %store/vec4 v0000022a9b452e60_0, 0, 5;
    %load/vec4 v0000022a9b452e60_0;
    %cmpi/ne 0, 0, 5;
    %flag_get/vec4 4;
    %jmp/0 T_14.16, 4;
    %alloc S_0000022a9b450cc0;
    %load/vec4 v0000022a9b453400_0;
    %store/vec4 v0000022a9b452280_0, 0, 32;
    %callf/vec4 TD_tb_core_basic.uut.u_cpu.u_slot_scheduler.writes_register, S_0000022a9b450cc0;
    %free S_0000022a9b450cc0;
    %and;
T_14.16;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.14, 8;
    %load/vec4 v0000022a9b452e60_0;
    %load/vec4 v0000022a9b4535e0_0;
    %cmp/e;
    %jmp/1 T_14.19, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000022a9b452e60_0;
    %load/vec4 v0000022a9b452640_0;
    %cmp/e;
    %flag_or 4, 8;
T_14.19;
    %jmp/0xz  T_14.17, 4;
    %pushi/vec4 0, 0, 1;
    %ret/vec4 0, 0, 1;  Assign to safe_candidate (store_vec4_to_lval)
    %jmp T_14.18;
T_14.17 ;
    %pushi/vec4 1, 0, 1;
    %ret/vec4 0, 0, 1;  Assign to safe_candidate (store_vec4_to_lval)
T_14.18 ;
    %jmp T_14.15;
T_14.14 ;
    %pushi/vec4 1, 0, 1;
    %ret/vec4 0, 0, 1;  Assign to safe_candidate (store_vec4_to_lval)
T_14.15 ;
T_14.13 ;
T_14.11 ;
T_14.9 ;
    %end;
S_0000022a9b450cc0 .scope autofunction.vec2.s1, "writes_register" "writes_register" 16 96, 16 96 0, S_0000022a9b44d340;
 .timescale -9 -12;
v0000022a9b452280_0 .var "instr", 31 0;
v0000022a9b451c40_0 .var "opcode", 5 0;
; Variable writes_register is bool return value of scope S_0000022a9b450cc0
TD_tb_core_basic.uut.u_cpu.u_slot_scheduler.writes_register ;
    %alloc S_0000022a9b44cb70;
    %load/vec4 v0000022a9b452280_0;
    %store/vec4 v0000022a9b44dea0_0, 0, 32;
    %callf/vec4 TD_tb_core_basic.uut.u_cpu.u_slot_scheduler.get_opcode, S_0000022a9b44cb70;
    %free S_0000022a9b44cb70;
    %store/vec4 v0000022a9b451c40_0, 0, 6;
    %load/vec4 v0000022a9b451c40_0;
    %cmpi/e 0, 0, 6;
    %jmp/0xz  T_15.20, 4;
    %load/vec4 v0000022a9b452280_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %cast2;
    %ret/vec4 0, 0, 1;  Assign to writes_register (store_vec4_to_lval)
    %jmp T_15.21;
T_15.20 ;
    %load/vec4 v0000022a9b451c40_0;
    %cmpi/e 8, 0, 6;
    %jmp/1 T_15.24, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000022a9b451c40_0;
    %cmpi/e 35, 0, 6;
    %flag_or 4, 8;
T_15.24;
    %jmp/0xz  T_15.22, 4;
    %pushi/vec4 1, 0, 1;
    %ret/vec4 0, 0, 1;  Assign to writes_register (store_vec4_to_lval)
    %jmp T_15.23;
T_15.22 ;
    %pushi/vec4 0, 0, 1;
    %ret/vec4 0, 0, 1;  Assign to writes_register (store_vec4_to_lval)
T_15.23 ;
T_15.21 ;
    %end;
S_0000022a9b44fb90 .scope module, "u_wb_stage" "wb_stage" 7 528, 17 4 0, S_0000022a9b2d8890;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "reg_write";
    .port_info 1 /INPUT 1 "mem_to_reg";
    .port_info 2 /INPUT 5 "dest_reg";
    .port_info 3 /INPUT 32 "alu_result";
    .port_info 4 /INPUT 32 "mem_data";
    .port_info 5 /OUTPUT 1 "wb_we";
    .port_info 6 /OUTPUT 5 "wb_addr";
    .port_info 7 /OUTPUT 32 "wb_data";
L_0000022a9b4bf5b0 .functor BUFZ 1, v0000022a9b45aa30_0, C4<0>, C4<0>, C4<0>;
L_0000022a9b4bf620 .functor BUFZ 5, v0000022a9b458a10_0, C4<00000>, C4<00000>, C4<00000>;
v0000022a9b452b40_0 .net "alu_result", 31 0, v0000022a9b459230_0;  1 drivers
v0000022a9b453a40_0 .net "dest_reg", 4 0, v0000022a9b458a10_0;  1 drivers
v0000022a9b453900_0 .net "mem_data", 31 0, v0000022a9b4592d0_0;  1 drivers
v0000022a9b453220_0 .net "mem_to_reg", 0 0, v0000022a9b4594b0_0;  1 drivers
v0000022a9b4525a0_0 .net "reg_write", 0 0, v0000022a9b45aa30_0;  1 drivers
v0000022a9b452820_0 .net "wb_addr", 4 0, L_0000022a9b4bf620;  alias, 1 drivers
v0000022a9b4532c0_0 .net "wb_data", 31 0, L_0000022a9b4bbab0;  alias, 1 drivers
v0000022a9b452be0_0 .net "wb_we", 0 0, L_0000022a9b4bf5b0;  alias, 1 drivers
L_0000022a9b4bbab0 .functor MUXZ 32, v0000022a9b459230_0, v0000022a9b4592d0_0, v0000022a9b4594b0_0, C4<>;
    .scope S_0000022a9b368e70;
T_16 ;
    %wait E_0000022a9b3b44f0;
    %load/vec4 v0000022a9b3d8300_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000022a9b3d8a80_0, 0, 32;
T_16.2 ;
    %load/vec4 v0000022a9b3d8a80_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_16.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000022a9b3d8a80_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022a9b3d9520, 0, 4;
    %load/vec4 v0000022a9b3d8a80_0;
    %addi 1, 0, 32;
    %store/vec4 v0000022a9b3d8a80_0, 0, 32;
    %jmp T_16.2;
T_16.3 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000022a9b3d9700_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0000022a9b3d8b20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.4, 8;
    %load/vec4 v0000022a9b3d88a0_0;
    %load/vec4 v0000022a9b3d93e0_0;
    %parti/s 30, 2, 3;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022a9b3d9520, 0, 4;
T_16.4 ;
    %load/vec4 v0000022a9b3d93e0_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %load/vec4a v0000022a9b3d9520, 4;
    %assign/vec4 v0000022a9b3d9700_0, 0;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0000022a9b44d4d0;
T_17 ;
    %wait E_0000022a9b3b47b0;
    %load/vec4 v0000022a9b44b920_0;
    %store/vec4 v0000022a9b44b9c0_0, 0, 32;
    %load/vec4 v0000022a9b44bb00_0;
    %store/vec4 v0000022a9b44b100_0, 0, 32;
    %load/vec4 v0000022a9b44bba0_0;
    %store/vec4 v0000022a9b44bec0_0, 0, 1;
    %load/vec4 v0000022a9b44b1a0_0;
    %store/vec4 v0000022a9b44c0a0_0, 0, 32;
    %load/vec4 v0000022a9b44c320_0;
    %store/vec4 v0000022a9b44c140_0, 0, 32;
    %load/vec4 v0000022a9b44c3c0_0;
    %store/vec4 v0000022a9b44c500_0, 0, 1;
    %load/vec4 v0000022a9b44ae80_0;
    %store/vec4 v0000022a9b44ad40_0, 0, 32;
    %load/vec4 v0000022a9b44c1e0_0;
    %store/vec4 v0000022a9b44be20_0, 0, 32;
    %load/vec4 v0000022a9b44afc0_0;
    %store/vec4 v0000022a9b44c960_0, 0, 32;
    %load/vec4 v0000022a9b44b6a0_0;
    %store/vec4 v0000022a9b44af20_0, 0, 32;
    %load/vec4 v0000022a9b44ab60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %load/vec4 v0000022a9b44b420_0;
    %store/vec4 v0000022a9b44ad40_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022a9b44bec0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022a9b44c500_0, 0, 1;
T_17.0 ;
    %load/vec4 v0000022a9b44b240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022a9b44c500_0, 0, 1;
T_17.2 ;
    %load/vec4 v0000022a9b44c8c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.4, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000022a9b44af20_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000022a9b44be20_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000022a9b44c960_0, 0, 32;
    %jmp T_17.5;
T_17.4 ;
    %load/vec4 v0000022a9b44c640_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_17.8, 9;
    %load/vec4 v0000022a9b44bba0_0;
    %and;
T_17.8;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.6, 8;
    %load/vec4 v0000022a9b44b920_0;
    %store/vec4 v0000022a9b44af20_0, 0, 32;
    %load/vec4 v0000022a9b44bb00_0;
    %store/vec4 v0000022a9b44be20_0, 0, 32;
    %load/vec4 v0000022a9b44bb00_0;
    %addi 4, 0, 32;
    %store/vec4 v0000022a9b44c960_0, 0, 32;
    %load/vec4 v0000022a9b44c0a0_0;
    %store/vec4 v0000022a9b44b9c0_0, 0, 32;
    %load/vec4 v0000022a9b44c140_0;
    %store/vec4 v0000022a9b44b100_0, 0, 32;
    %load/vec4 v0000022a9b44c500_0;
    %store/vec4 v0000022a9b44bec0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022a9b44c500_0, 0, 1;
    %jmp T_17.7;
T_17.6 ;
    %load/vec4 v0000022a9b44c640_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.9, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000022a9b44af20_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000022a9b44be20_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000022a9b44c960_0, 0, 32;
T_17.9 ;
T_17.7 ;
T_17.5 ;
    %load/vec4 v0000022a9b44ab60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.11, 8;
    %load/vec4 v0000022a9b44bec0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.13, 8;
    %load/vec4 v0000022a9b44bd80_0;
    %store/vec4 v0000022a9b44b9c0_0, 0, 32;
    %load/vec4 v0000022a9b44ad40_0;
    %store/vec4 v0000022a9b44b100_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000022a9b44bec0_0, 0, 1;
    %load/vec4 v0000022a9b44ad40_0;
    %addi 4, 0, 32;
    %store/vec4 v0000022a9b44ad40_0, 0, 32;
    %jmp T_17.14;
T_17.13 ;
    %load/vec4 v0000022a9b44c500_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.15, 8;
    %load/vec4 v0000022a9b44bd80_0;
    %store/vec4 v0000022a9b44c0a0_0, 0, 32;
    %load/vec4 v0000022a9b44ad40_0;
    %store/vec4 v0000022a9b44c140_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000022a9b44c500_0, 0, 1;
    %load/vec4 v0000022a9b44ad40_0;
    %addi 4, 0, 32;
    %store/vec4 v0000022a9b44ad40_0, 0, 32;
T_17.15 ;
T_17.14 ;
T_17.11 ;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0000022a9b44d4d0;
T_18 ;
    %wait E_0000022a9b3b44f0;
    %load/vec4 v0000022a9b44b060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000022a9b44ae80_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000022a9b44b920_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000022a9b44bb00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000022a9b44bba0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000022a9b44b1a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000022a9b44c320_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000022a9b44c3c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000022a9b44c1e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000022a9b44afc0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000022a9b44b6a0_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0000022a9b44ad40_0;
    %assign/vec4 v0000022a9b44ae80_0, 0;
    %load/vec4 v0000022a9b44b9c0_0;
    %assign/vec4 v0000022a9b44b920_0, 0;
    %load/vec4 v0000022a9b44b100_0;
    %assign/vec4 v0000022a9b44bb00_0, 0;
    %load/vec4 v0000022a9b44bec0_0;
    %assign/vec4 v0000022a9b44bba0_0, 0;
    %load/vec4 v0000022a9b44c0a0_0;
    %assign/vec4 v0000022a9b44b1a0_0, 0;
    %load/vec4 v0000022a9b44c140_0;
    %assign/vec4 v0000022a9b44c320_0, 0;
    %load/vec4 v0000022a9b44c500_0;
    %assign/vec4 v0000022a9b44c3c0_0, 0;
    %load/vec4 v0000022a9b44be20_0;
    %assign/vec4 v0000022a9b44c1e0_0, 0;
    %load/vec4 v0000022a9b44c960_0;
    %assign/vec4 v0000022a9b44afc0_0, 0;
    %load/vec4 v0000022a9b44af20_0;
    %assign/vec4 v0000022a9b44b6a0_0, 0;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0000022a9b44d4d0;
T_19 ;
    %wait E_0000022a9b3b3ff0;
    %load/vec4 v0000022a9b44ae80_0;
    %store/vec4 v0000022a9b44bc40_0, 0, 32;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_0000022a9b2b8c30;
T_20 ;
    %wait E_0000022a9b3b3df0;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000022a9b447180_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022a9b4474a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022a9b44ba60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022a9b44c6e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022a9b44ade0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022a9b44bce0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022a9b44c780_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000022a9b447680_0, 0, 2;
    %load/vec4 v0000022a9b44b600_0;
    %store/vec4 v0000022a9b44aca0_0, 0, 32;
    %load/vec4 v0000022a9b447860_0;
    %parti/s 26, 0, 2;
    %store/vec4 v0000022a9b44c5a0_0, 0, 26;
    %load/vec4 v0000022a9b44b7e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_20.0, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_20.1, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_20.2, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_20.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_20.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_20.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_20.6, 6;
    %jmp T_20.8;
T_20.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000022a9b44ba60_0, 0, 1;
    %load/vec4 v0000022a9b447860_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %store/vec4 v0000022a9b44c6e0_0, 0, 1;
    %load/vec4 v0000022a9b447720_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_20.9, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_20.10, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_20.11, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_20.12, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000022a9b447180_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022a9b44c6e0_0, 0, 1;
    %jmp T_20.14;
T_20.9 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000022a9b447180_0, 0, 4;
    %jmp T_20.14;
T_20.10 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0000022a9b447180_0, 0, 4;
    %jmp T_20.14;
T_20.11 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000022a9b447180_0, 0, 4;
    %jmp T_20.14;
T_20.12 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0000022a9b447180_0, 0, 4;
    %jmp T_20.14;
T_20.14 ;
    %pop/vec4 1;
    %jmp T_20.8;
T_20.1 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000022a9b447180_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000022a9b4474a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000022a9b44c6e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022a9b44ba60_0, 0, 1;
    %jmp T_20.8;
T_20.2 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000022a9b447180_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000022a9b4474a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000022a9b44c6e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022a9b44ba60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000022a9b44ade0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000022a9b44c780_0, 0, 1;
    %jmp T_20.8;
T_20.3 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000022a9b447180_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000022a9b4474a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000022a9b44bce0_0, 0, 1;
    %jmp T_20.8;
T_20.4 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0000022a9b447180_0, 0, 4;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000022a9b447680_0, 0, 2;
    %jmp T_20.8;
T_20.5 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0000022a9b447180_0, 0, 4;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000022a9b447680_0, 0, 2;
    %jmp T_20.8;
T_20.6 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0000022a9b447680_0, 0, 2;
    %jmp T_20.8;
T_20.8 ;
    %pop/vec4 1;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_0000022a9b44cd00;
T_21 ;
    %wait E_0000022a9b3b44f0;
    %load/vec4 v0000022a9b44f160_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000022a9b44e760_0, 0, 32;
T_21.2 ;
    %load/vec4 v0000022a9b44e760_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_21.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000022a9b44e760_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022a9b44e8a0, 0, 4;
    %load/vec4 v0000022a9b44e760_0;
    %addi 1, 0, 32;
    %store/vec4 v0000022a9b44e760_0, 0, 32;
    %jmp T_21.2;
T_21.3 ;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0000022a9b44f520_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_21.6, 9;
    %load/vec4 v0000022a9b44eda0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_21.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.4, 8;
    %load/vec4 v0000022a9b44f3e0_0;
    %load/vec4 v0000022a9b44eda0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022a9b44e8a0, 0, 4;
T_21.4 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0000022a9b44d340;
T_22 ;
    %wait E_0000022a9b3b5970;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022a9b4530e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022a9b453040_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022a9b4520a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022a9b4523c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022a9b452780_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000022a9b452000_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000022a9b451f60_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022a9b452460_0, 0, 1;
    %load/vec4 v0000022a9b4539a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %load/vec4 v0000022a9b452960_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_22.4, 9;
    %alloc S_0000022a9b44feb0;
    %load/vec4 v0000022a9b453680_0;
    %load/vec4 v0000022a9b452fa0_0;
    %load/vec4 v0000022a9b4528c0_0;
    %store/vec4 v0000022a9b452640_0, 0, 5;
    %store/vec4 v0000022a9b4535e0_0, 0, 5;
    %store/vec4 v0000022a9b453400_0, 0, 32;
    %callf/vec4 TD_tb_core_basic.uut.u_cpu.u_slot_scheduler.safe_candidate, S_0000022a9b44feb0;
    %free S_0000022a9b44feb0;
    %and;
T_22.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000022a9b4530e0_0, 0, 1;
    %load/vec4 v0000022a9b453680_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0000022a9b453040_0, 0, 1;
    %jmp T_22.3;
T_22.2 ;
    %load/vec4 v0000022a9b4521e0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_22.8, 10;
    %alloc S_0000022a9b44feb0;
    %load/vec4 v0000022a9b452a00_0;
    %load/vec4 v0000022a9b452fa0_0;
    %load/vec4 v0000022a9b4528c0_0;
    %store/vec4 v0000022a9b452640_0, 0, 5;
    %store/vec4 v0000022a9b4535e0_0, 0, 5;
    %store/vec4 v0000022a9b453400_0, 0, 32;
    %callf/vec4 TD_tb_core_basic.uut.u_cpu.u_slot_scheduler.safe_candidate, S_0000022a9b44feb0;
    %free S_0000022a9b44feb0;
    %and;
T_22.8;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_22.7, 9;
    %load/vec4 v0000022a9b453720_0;
    %and;
T_22.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.5, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000022a9b4520a0_0, 0, 1;
    %load/vec4 v0000022a9b452a00_0;
    %store/vec4 v0000022a9b452000_0, 0, 32;
    %load/vec4 v0000022a9b453180_0;
    %store/vec4 v0000022a9b451f60_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000022a9b452460_0, 0, 1;
    %jmp T_22.6;
T_22.5 ;
    %load/vec4 v0000022a9b4521e0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_22.11, 9;
    %load/vec4 v0000022a9b453720_0;
    %and;
T_22.11;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.9, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000022a9b452780_0, 0, 1;
    %jmp T_22.10;
T_22.9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000022a9b4523c0_0, 0, 1;
T_22.10 ;
T_22.6 ;
T_22.3 ;
T_22.0 ;
    %jmp T_22;
    .thread T_22, $push;
    .scope S_0000022a9b2c9b30;
T_23 ;
    %wait E_0000022a9b3b3d30;
    %load/vec4 v0000022a9b3d9660_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_23.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_23.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_23.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_23.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_23.4, 6;
    %pushi/vec4 3735928559, 0, 32;
    %store/vec4 v0000022a9b3d8e40_0, 0, 32;
    %jmp T_23.6;
T_23.0 ;
    %load/vec4 v0000022a9b3d7fe0_0;
    %load/vec4 v0000022a9b3d97a0_0;
    %add;
    %store/vec4 v0000022a9b3d8e40_0, 0, 32;
    %jmp T_23.6;
T_23.1 ;
    %load/vec4 v0000022a9b3d7fe0_0;
    %load/vec4 v0000022a9b3d97a0_0;
    %sub;
    %store/vec4 v0000022a9b3d8e40_0, 0, 32;
    %jmp T_23.6;
T_23.2 ;
    %load/vec4 v0000022a9b3d7fe0_0;
    %load/vec4 v0000022a9b3d97a0_0;
    %and;
    %store/vec4 v0000022a9b3d8e40_0, 0, 32;
    %jmp T_23.6;
T_23.3 ;
    %load/vec4 v0000022a9b3d7fe0_0;
    %load/vec4 v0000022a9b3d97a0_0;
    %or;
    %store/vec4 v0000022a9b3d8e40_0, 0, 32;
    %jmp T_23.6;
T_23.4 ;
    %load/vec4 v0000022a9b3d97a0_0;
    %store/vec4 v0000022a9b3d8e40_0, 0, 32;
    %jmp T_23.6;
T_23.6 ;
    %pop/vec4 1;
    %jmp T_23;
    .thread T_23, $push;
    .scope S_0000022a9b2c7510;
T_24 ;
    %wait E_0000022a9b3b49b0;
    %load/vec4 v0000022a9b3d90c0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_24.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_24.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_24.2, 6;
    %load/vec4 v0000022a9b23e1c0_0;
    %addi 4, 0, 32;
    %store/vec4 v0000022a9b3d8120_0, 0, 32;
    %jmp T_24.4;
T_24.0 ;
    %load/vec4 v0000022a9b23e1c0_0;
    %load/vec4 v0000022a9b3d9ca0_0;
    %add;
    %store/vec4 v0000022a9b3d8120_0, 0, 32;
    %jmp T_24.4;
T_24.1 ;
    %load/vec4 v0000022a9b23e1c0_0;
    %load/vec4 v0000022a9b3d9ca0_0;
    %add;
    %store/vec4 v0000022a9b3d8120_0, 0, 32;
    %jmp T_24.4;
T_24.2 ;
    %load/vec4 v0000022a9b23e1c0_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0000022a9b23e440_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0000022a9b3d8120_0, 0, 32;
    %jmp T_24.4;
T_24.4 ;
    %pop/vec4 1;
    %jmp T_24;
    .thread T_24, $push;
    .scope S_0000022a9b2d8890;
T_25 ;
    %wait E_0000022a9b3b44f0;
    %load/vec4 v0000022a9b45b110_0;
    %flag_set/vec4 8;
    %jmp/1 T_25.2, 8;
    %load/vec4 v0000022a9b457d90_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_25.2;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000022a9b456490_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000022a9b456a30_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000022a9b458290_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000022a9b456cb0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000022a9b457c50_0, 0;
    %pushi/vec4 0, 0, 26;
    %assign/vec4 v0000022a9b456350_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000022a9b4571b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000022a9b457b10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000022a9b4567b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000022a9b4580b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000022a9b457e30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000022a9b4563f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000022a9b458010_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000022a9b456df0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000022a9b4581f0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000022a9b456ad0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000022a9b456530_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000022a9b459730_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000022a9b456d50_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000022a9b458510_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000022a9b458bf0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000022a9b459a50_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000022a9b458e70_0, 0;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0000022a9b45a8f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.3, 8;
    %load/vec4 v0000022a9b456490_0;
    %assign/vec4 v0000022a9b456490_0, 0;
    %load/vec4 v0000022a9b456a30_0;
    %assign/vec4 v0000022a9b456a30_0, 0;
    %load/vec4 v0000022a9b458290_0;
    %assign/vec4 v0000022a9b458290_0, 0;
    %load/vec4 v0000022a9b456cb0_0;
    %assign/vec4 v0000022a9b456cb0_0, 0;
    %load/vec4 v0000022a9b457c50_0;
    %assign/vec4 v0000022a9b457c50_0, 0;
    %load/vec4 v0000022a9b456350_0;
    %assign/vec4 v0000022a9b456350_0, 0;
    %load/vec4 v0000022a9b4571b0_0;
    %assign/vec4 v0000022a9b4571b0_0, 0;
    %load/vec4 v0000022a9b457b10_0;
    %assign/vec4 v0000022a9b457b10_0, 0;
    %load/vec4 v0000022a9b4567b0_0;
    %assign/vec4 v0000022a9b4567b0_0, 0;
    %load/vec4 v0000022a9b4580b0_0;
    %assign/vec4 v0000022a9b4580b0_0, 0;
    %load/vec4 v0000022a9b457e30_0;
    %assign/vec4 v0000022a9b457e30_0, 0;
    %load/vec4 v0000022a9b4563f0_0;
    %assign/vec4 v0000022a9b4563f0_0, 0;
    %load/vec4 v0000022a9b458010_0;
    %assign/vec4 v0000022a9b458010_0, 0;
    %load/vec4 v0000022a9b456df0_0;
    %assign/vec4 v0000022a9b456df0_0, 0;
    %load/vec4 v0000022a9b4581f0_0;
    %assign/vec4 v0000022a9b4581f0_0, 0;
    %load/vec4 v0000022a9b456ad0_0;
    %assign/vec4 v0000022a9b456ad0_0, 0;
    %load/vec4 v0000022a9b456530_0;
    %assign/vec4 v0000022a9b456530_0, 0;
    %load/vec4 v0000022a9b459730_0;
    %assign/vec4 v0000022a9b459730_0, 0;
    %load/vec4 v0000022a9b456d50_0;
    %assign/vec4 v0000022a9b456d50_0, 0;
    %load/vec4 v0000022a9b458510_0;
    %assign/vec4 v0000022a9b458510_0, 0;
    %load/vec4 v0000022a9b458bf0_0;
    %assign/vec4 v0000022a9b458bf0_0, 0;
    %load/vec4 v0000022a9b459a50_0;
    %assign/vec4 v0000022a9b459a50_0, 0;
    %load/vec4 v0000022a9b458e70_0;
    %assign/vec4 v0000022a9b458e70_0, 0;
    %jmp T_25.4;
T_25.3 ;
    %load/vec4 v0000022a9b456c10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.5, 8;
    %load/vec4 v0000022a9b458790_0;
    %assign/vec4 v0000022a9b456490_0, 0;
    %load/vec4 v0000022a9b458d30_0;
    %assign/vec4 v0000022a9b456a30_0, 0;
    %load/vec4 v0000022a9b45bb10_0;
    %assign/vec4 v0000022a9b458290_0, 0;
    %load/vec4 v0000022a9b45cb50_0;
    %assign/vec4 v0000022a9b456cb0_0, 0;
    %load/vec4 v0000022a9b4599b0_0;
    %assign/vec4 v0000022a9b457c50_0, 0;
    %load/vec4 v0000022a9b458c90_0;
    %assign/vec4 v0000022a9b456350_0, 0;
    %load/vec4 v0000022a9b455e50_0;
    %assign/vec4 v0000022a9b4571b0_0, 0;
    %load/vec4 v0000022a9b457930_0;
    %assign/vec4 v0000022a9b457b10_0, 0;
    %load/vec4 v0000022a9b458970_0;
    %assign/vec4 v0000022a9b4567b0_0, 0;
    %load/vec4 v0000022a9b459550_0;
    %assign/vec4 v0000022a9b4580b0_0, 0;
    %load/vec4 v0000022a9b458dd0_0;
    %assign/vec4 v0000022a9b457e30_0, 0;
    %load/vec4 v0000022a9b4583d0_0;
    %assign/vec4 v0000022a9b4563f0_0, 0;
    %load/vec4 v0000022a9b459690_0;
    %assign/vec4 v0000022a9b458010_0, 0;
    %load/vec4 v0000022a9b456710_0;
    %assign/vec4 v0000022a9b456df0_0, 0;
    %load/vec4 v0000022a9b458470_0;
    %assign/vec4 v0000022a9b4581f0_0, 0;
    %load/vec4 v0000022a9b4586f0_0;
    %assign/vec4 v0000022a9b456ad0_0, 0;
    %load/vec4 v0000022a9b458f10_0;
    %assign/vec4 v0000022a9b456530_0, 0;
    %load/vec4 v0000022a9b45a490_0;
    %assign/vec4 v0000022a9b459730_0, 0;
    %load/vec4 v0000022a9b456e90_0;
    %assign/vec4 v0000022a9b456d50_0, 0;
    %load/vec4 v0000022a9b455ef0_0;
    %assign/vec4 v0000022a9b458510_0, 0;
    %load/vec4 v0000022a9b45bbb0_0;
    %assign/vec4 v0000022a9b458bf0_0, 0;
    %load/vec4 v0000022a9b4588d0_0;
    %assign/vec4 v0000022a9b459a50_0, 0;
    %load/vec4 v0000022a9b458ab0_0;
    %assign/vec4 v0000022a9b458e70_0, 0;
    %jmp T_25.6;
T_25.5 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000022a9b456490_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000022a9b456a30_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000022a9b458290_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000022a9b456cb0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000022a9b457c50_0, 0;
    %pushi/vec4 0, 0, 26;
    %assign/vec4 v0000022a9b456350_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000022a9b4571b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000022a9b457b10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000022a9b4567b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000022a9b4580b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000022a9b457e30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000022a9b4563f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000022a9b458010_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000022a9b456df0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000022a9b4581f0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000022a9b456ad0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000022a9b456530_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000022a9b459730_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000022a9b456d50_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000022a9b458510_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000022a9b458bf0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000022a9b459a50_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000022a9b458e70_0, 0;
T_25.6 ;
T_25.4 ;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0000022a9b2d8890;
T_26 ;
    %wait E_0000022a9b3b44f0;
    %load/vec4 v0000022a9b45b110_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000022a9b45af30_0, 0;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0000022a9b455bd0_0;
    %assign/vec4 v0000022a9b45af30_0, 0;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0000022a9b2d8890;
T_27 ;
    %wait E_0000022a9b3b44f0;
    %load/vec4 v0000022a9b45b110_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000022a9b45a670_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000022a9b45bed0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000022a9b45c790_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000022a9b45b2f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000022a9b45c470_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000022a9b45c3d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000022a9b45a850_0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0000022a9b455bd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.2, 8;
    %load/vec4 v0000022a9b459730_0;
    %assign/vec4 v0000022a9b45a670_0, 0;
    %load/vec4 v0000022a9b456d50_0;
    %assign/vec4 v0000022a9b45bed0_0, 0;
    %load/vec4 v0000022a9b458510_0;
    %assign/vec4 v0000022a9b45c790_0, 0;
    %load/vec4 v0000022a9b456a30_0;
    %assign/vec4 v0000022a9b45b2f0_0, 0;
    %load/vec4 v0000022a9b459a50_0;
    %assign/vec4 v0000022a9b45c470_0, 0;
    %load/vec4 v0000022a9b458e70_0;
    %assign/vec4 v0000022a9b45c3d0_0, 0;
    %load/vec4 v0000022a9b458bf0_0;
    %assign/vec4 v0000022a9b45a850_0, 0;
T_27.2 ;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0000022a9b2d8890;
T_28 ;
    %wait E_0000022a9b3b44f0;
    %load/vec4 v0000022a9b45b110_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000022a9b4562b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000022a9b457430_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000022a9b4565d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000022a9b4576b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000022a9b457110_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000022a9b4577f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000022a9b456990_0, 0;
    %jmp T_28.1;
T_28.0 ;
    %load/vec4 v0000022a9b456b70_0;
    %assign/vec4 v0000022a9b4562b0_0, 0;
    %load/vec4 v0000022a9b455d10_0;
    %assign/vec4 v0000022a9b457430_0, 0;
    %load/vec4 v0000022a9b458150_0;
    %assign/vec4 v0000022a9b4565d0_0, 0;
    %load/vec4 v0000022a9b4580b0_0;
    %assign/vec4 v0000022a9b4576b0_0, 0;
    %load/vec4 v0000022a9b457e30_0;
    %assign/vec4 v0000022a9b457110_0, 0;
    %load/vec4 v0000022a9b4563f0_0;
    %assign/vec4 v0000022a9b4577f0_0, 0;
    %load/vec4 v0000022a9b458010_0;
    %assign/vec4 v0000022a9b456990_0, 0;
T_28.1 ;
    %jmp T_28;
    .thread T_28;
    .scope S_0000022a9b2d8890;
T_29 ;
    %wait E_0000022a9b3b44f0;
    %load/vec4 v0000022a9b45b110_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000022a9b459230_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000022a9b4592d0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000022a9b458a10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000022a9b45aa30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000022a9b4594b0_0, 0;
    %jmp T_29.1;
T_29.0 ;
    %load/vec4 v0000022a9b4562b0_0;
    %assign/vec4 v0000022a9b459230_0, 0;
    %load/vec4 v0000022a9b459910_0;
    %assign/vec4 v0000022a9b4592d0_0, 0;
    %load/vec4 v0000022a9b4565d0_0;
    %assign/vec4 v0000022a9b458a10_0, 0;
    %load/vec4 v0000022a9b4576b0_0;
    %assign/vec4 v0000022a9b45aa30_0, 0;
    %load/vec4 v0000022a9b456990_0;
    %assign/vec4 v0000022a9b4594b0_0, 0;
T_29.1 ;
    %jmp T_29;
    .thread T_29;
    .scope S_0000022a9b2d8890;
T_30 ;
    %wait E_0000022a9b3b44f0;
    %load/vec4 v0000022a9b45b110_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000022a9b45b750_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000022a9b45aad0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000022a9b45cab0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000022a9b45bc50_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000022a9b45c1f0_0, 0;
    %jmp T_30.1;
T_30.0 ;
    %load/vec4 v0000022a9b45b750_0;
    %addi 1, 0, 32;
    %assign/vec4 v0000022a9b45b750_0, 0;
    %load/vec4 v0000022a9b455bd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.2, 8;
    %load/vec4 v0000022a9b45aad0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0000022a9b45aad0_0, 0;
    %load/vec4 v0000022a9b459730_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_30.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_30.5, 6;
    %load/vec4 v0000022a9b45c1f0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0000022a9b45c1f0_0, 0;
    %jmp T_30.7;
T_30.4 ;
    %load/vec4 v0000022a9b458bf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.8, 8;
    %load/vec4 v0000022a9b45c1f0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0000022a9b45c1f0_0, 0;
    %jmp T_30.9;
T_30.8 ;
    %load/vec4 v0000022a9b45cab0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0000022a9b45cab0_0, 0;
T_30.9 ;
    %jmp T_30.7;
T_30.5 ;
    %load/vec4 v0000022a9b45bc50_0;
    %addi 1, 0, 32;
    %assign/vec4 v0000022a9b45bc50_0, 0;
    %jmp T_30.7;
T_30.7 ;
    %pop/vec4 1;
T_30.2 ;
T_30.1 ;
    %jmp T_30;
    .thread T_30;
    .scope S_0000022a9b3eaf40;
T_31 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022a9b45c6f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000022a9b45a7b0_0, 0, 1;
    %end;
    .thread T_31, $init;
    .scope S_0000022a9b3eaf40;
T_32 ;
    %vpi_call/w 3 33 "$dumpfile", "core_basic.vcd" {0 0 0};
    %vpi_call/w 3 34 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000022a9b3eb470 {0 0 0};
    %end;
    .thread T_32;
    .scope S_0000022a9b3eaf40;
T_33 ;
    %delay 5000, 0;
    %load/vec4 v0000022a9b45c6f0_0;
    %inv;
    %store/vec4 v0000022a9b45c6f0_0, 0, 1;
    %jmp T_33;
    .thread T_33;
    .scope S_0000022a9b3eaf40;
T_34 ;
    %fork TD_tb_core_basic.load_program_basic, S_0000022a9b3eb2e0;
    %join;
    %pushi/vec4 5, 0, 32;
T_34.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_34.1, 5;
    %jmp/1 T_34.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0000022a9b3b44f0;
    %jmp T_34.0;
T_34.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000022a9b45a7b0_0, 0;
    %pushi/vec4 80, 0, 32;
T_34.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_34.3, 5;
    %jmp/1 T_34.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0000022a9b3b44f0;
    %jmp T_34.2;
T_34.3 ;
    %pop/vec4 1;
    %vpi_call/w 3 62 "$display", "[TB] Cycles=%0d Branches=%0d ManualSlots=%0d AutoSlots=%0d SlotNOPs=%0d", v0000022a9b45b7f0_0, v0000022a9b45b6b0_0, v0000022a9b45c150_0, v0000022a9b45b890_0, v0000022a9b45c650_0 {0 0 0};
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000022a9b44e8a0, 4;
    %cmpi/ne 12, 0, 32;
    %jmp/0xz  T_34.4, 6;
    %vpi_call/w 3 67 "$display", "FAIL: r3 expected 12, got %0d", &A<v0000022a9b44e8a0, 3> {0 0 0};
    %vpi_call/w 3 68 "$fatal" {0 0 0};
T_34.4 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000022a9b44e8a0, 4;
    %cmpi/ne 4, 0, 32;
    %jmp/0xz  T_34.6, 6;
    %vpi_call/w 3 71 "$display", "FAIL: r4 expected 4 delay-slot executions, got %0d", &A<v0000022a9b44e8a0, 4> {0 0 0};
    %vpi_call/w 3 72 "$fatal" {0 0 0};
T_34.6 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000022a9b44e8a0, 4;
    %cmpi/ne 12, 0, 32;
    %jmp/0xz  T_34.8, 6;
    %vpi_call/w 3 75 "$display", "FAIL: r6 expected 12 copy, got %0d", &A<v0000022a9b44e8a0, 6> {0 0 0};
    %vpi_call/w 3 76 "$fatal" {0 0 0};
T_34.8 ;
    %vpi_call/w 3 79 "$display", "PASS: tb_core_basic finished with correct results." {0 0 0};
    %vpi_call/w 3 80 "$finish" {0 0 0};
    %end;
    .thread T_34;
    .scope S_0000022a9b3eaf40;
T_35 ;
    %wait E_0000022a9b3b44f0;
    %load/vec4 v0000022a9b45a7b0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_35.2, 9;
    %load/vec4 v0000022a9b45b070_0;
    %and;
T_35.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.0, 8;
    %vpi_call/w 3 85 "$display", "[BRANCH] pc=%h taken=%0d slot_is_nop=%0d slot_is_auto=%0d", v0000022a9b45c0b0_0, v0000022a9b45c330_0, v0000022a9b45b610_0, v0000022a9b45b570_0 {0 0 0};
T_35.0 ;
    %jmp T_35;
    .thread T_35;
# The file index is used to find the file name in the following table.
:file_names 18;
    "N/A";
    "<interactive>";
    "-";
    "D:\Delay_branch_project_new\tb\tb_core_basic.v";
    "D:\Delay_branch_project_new\rtl\core_top.v";
    "D:\Delay_branch_project_new\rtl\data_memory.v";
    "D:\Delay_branch_project_new\rtl\instruction_memory.v";
    "D:\Delay_branch_project_new\rtl\cpu_pipeline.v";
    "D:\Delay_branch_project_new\rtl\ex_stage.v";
    "D:\Delay_branch_project_new\rtl\alu.v";
    "D:\Delay_branch_project_new\rtl\branch_unit.v";
    "D:\Delay_branch_project_new\rtl\hazard_unit.v";
    "D:\Delay_branch_project_new\rtl\id_stage.v";
    "D:\Delay_branch_project_new\rtl\if_stage.v";
    "D:\Delay_branch_project_new\rtl\mem_stage.v";
    "D:\Delay_branch_project_new\rtl\reg_file.v";
    "D:\Delay_branch_project_new\rtl\delay_slot_scheduler.v";
    "D:\Delay_branch_project_new\rtl\wb_stage.v";
