{
    "id": "1582823543",
    "title": "System-Level Synthesis Using Evolutionary Algorithms",
    "venue": "Design Automation for Embedded Systems",
    "year": 1998,
    "authors": [
        {
            "name": "Tobias Blickle",
            "id": "2050948352",
            "org": "Computer Engineering and Communication Networks Lab (TIK), Swiss Federal Institute of Technology (ETH), Zurich, Switzerland 8092#TAB#"
        },
        {
            "name": "Jurgen Teich",
            "id": "2017911276",
            "org": "Computer Engineering and Communication Networks Lab (TIK), Swiss Federal Institute of Technology (ETH), Zurich, Switzerland 8092#TAB#"
        },
        {
            "name": "Lothar Thiele",
            "id": "2156635946",
            "org": "Computer Engineering and Communication Networks Lab (TIK), Swiss Federal Institute of Technology (ETH), Zurich, Switzerland 8092#TAB#"
        }
    ],
    "fields_of_study": [
        "Reference architecture",
        "Software architecture",
        "Computer science",
        "Scheduling (computing)",
        "Implementation",
        "Optimization problem",
        "Evolutionary algorithm",
        "Design space exploration",
        "Real-time computing",
        "Architecture"
    ],
    "references": [
        "180797010",
        "207223400",
        "1482076823",
        "1639032689",
        "2004068104",
        "2004659537",
        "2012613482",
        "2054918342",
        "2071806120",
        "2105015089",
        "2115681046",
        "2122834595",
        "2135308029",
        "2156728410",
        "2164377872",
        "2534739497"
    ]
}