{
  "module_name": "panel-novatek-nt36523.c",
  "hash_id": "a3566f7e664e3a56ec10263ea41595855226e2761332dc1df59da0880676f2d0",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/panel/panel-novatek-nt36523.c",
  "human_readable_source": "\n \n\n#include <linux/backlight.h>\n#include <linux/delay.h>\n#include <linux/gpio/consumer.h>\n#include <linux/module.h>\n#include <linux/of.h>\n#include <linux/of_graph.h>\n#include <linux/regulator/consumer.h>\n\n#include <video/mipi_display.h>\n\n#include <drm/drm_connector.h>\n#include <drm/drm_crtc.h>\n#include <drm/drm_mipi_dsi.h>\n#include <drm/drm_modes.h>\n#include <drm/drm_panel.h>\n\n#define DSI_NUM_MIN 1\n\n#define mipi_dsi_dual_dcs_write_seq(dsi0, dsi1, cmd, seq...)        \\\n\t\tdo {                                                 \\\n\t\t\tmipi_dsi_dcs_write_seq(dsi0, cmd, seq);      \\\n\t\t\tmipi_dsi_dcs_write_seq(dsi1, cmd, seq);      \\\n\t\t} while (0)\n\nstruct panel_info {\n\tstruct drm_panel panel;\n\tstruct mipi_dsi_device *dsi[2];\n\tconst struct panel_desc *desc;\n\tenum drm_panel_orientation orientation;\n\n\tstruct gpio_desc *reset_gpio;\n\tstruct backlight_device *backlight;\n\tstruct regulator *vddio;\n\n\tbool prepared;\n};\n\nstruct panel_desc {\n\tunsigned int width_mm;\n\tunsigned int height_mm;\n\n\tunsigned int bpc;\n\tunsigned int lanes;\n\tunsigned long mode_flags;\n\tenum mipi_dsi_pixel_format format;\n\n\tconst struct drm_display_mode *modes;\n\tunsigned int num_modes;\n\tconst struct mipi_dsi_device_info dsi_info;\n\tint (*init_sequence)(struct panel_info *pinfo);\n\n\tbool is_dual_dsi;\n\tbool has_dcs_backlight;\n};\n\nstatic inline struct panel_info *to_panel_info(struct drm_panel *panel)\n{\n\treturn container_of(panel, struct panel_info, panel);\n}\n\nstatic int elish_boe_init_sequence(struct panel_info *pinfo)\n{\n\tstruct mipi_dsi_device *dsi0 = pinfo->dsi[0];\n\tstruct mipi_dsi_device *dsi1 = pinfo->dsi[1];\n\t \n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0xff, 0x10);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0xfb, 0x01);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0xb9, 0x05);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0xff, 0x20);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0xfb, 0x01);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0x18, 0x40);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0xff, 0x10);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0xfb, 0x01);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0xb9, 0x02);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0xff, 0x23);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0xfb, 0x01);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0x00, 0x80);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0x01, 0x84);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0x05, 0x2d);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0x06, 0x00);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0x07, 0x00);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0x08, 0x01);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0x09, 0x45);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0x11, 0x02);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0x12, 0x80);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0x15, 0x83);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0x16, 0x0c);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0x29, 0x0a);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0x30, 0xff);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0x31, 0xfe);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0x32, 0xfd);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0x33, 0xfb);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0x34, 0xf8);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0x35, 0xf5);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0x36, 0xf3);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0x37, 0xf2);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0x38, 0xf2);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0x39, 0xf2);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0x3a, 0xef);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0x3b, 0xec);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0x3d, 0xe9);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0x3f, 0xe5);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0x40, 0xe5);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0x41, 0xe5);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0x2a, 0x13);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0x45, 0xff);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0x46, 0xf4);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0x47, 0xe7);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0x48, 0xda);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0x49, 0xcd);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0x4a, 0xc0);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0x4b, 0xb3);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0x4c, 0xb2);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0x4d, 0xb2);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0x4e, 0xb2);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0x4f, 0x99);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0x50, 0x80);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0x51, 0x68);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0x52, 0x66);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0x53, 0x66);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0x54, 0x66);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0x2b, 0x0e);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0x58, 0xff);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0x59, 0xfb);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0x5a, 0xf7);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0x5b, 0xf3);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0x5c, 0xef);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0x5d, 0xe3);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0x5e, 0xda);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0x5f, 0xd8);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0x60, 0xd8);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0x61, 0xd8);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0x62, 0xcb);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0x63, 0xbf);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0x64, 0xb3);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0x65, 0xb2);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0x66, 0xb2);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0x67, 0xb2);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0xff, 0x2a);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0xfb, 0x01);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0x25, 0x47);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0x30, 0x47);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0x39, 0x47);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0xff, 0x26);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0xfb, 0x01);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0x19, 0x10);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0x1a, 0xe0);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0x1b, 0x10);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0x1c, 0x00);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0x2a, 0x10);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0x2b, 0xe0);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0xff, 0x10);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0xfb, 0x01);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0xff, 0xf0);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0xfb, 0x01);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0x84, 0x08);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0x85, 0x0c);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0xff, 0x20);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0xfb, 0x01);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0x51, 0x00);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0xff, 0x25);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0xfb, 0x01);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0x91, 0x1f);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0x92, 0x0f);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0x93, 0x01);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0x94, 0x18);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0x95, 0x03);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0x96, 0x01);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0xff, 0x10);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0xb0, 0x01);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0xff, 0x25);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0xfb, 0x01);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0x19, 0x1f);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0x1b, 0x1b);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0xff, 0x24);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0xfb, 0x01);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0xb8, 0x28);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0xff, 0x27);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0xfb, 0x01);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0xd0, 0x31);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0xd1, 0x20);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0xd2, 0x30);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0xd4, 0x08);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0xde, 0x80);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0xdf, 0x02);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0xff, 0x26);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0xfb, 0x01);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0x00, 0x81);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0x01, 0xb0);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0xff, 0x22);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0xfb, 0x01);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0x9f, 0x50);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0x6f, 0x01);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0x70, 0x11);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0x73, 0x01);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0x74, 0x49);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0x76, 0x01);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0x77, 0x49);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0xa0, 0x3f);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0xa9, 0x50);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0xaa, 0x28);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0xab, 0x28);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0xad, 0x10);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0xb8, 0x00);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0xb9, 0x49);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0xba, 0x49);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0xbb, 0x49);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0xbe, 0x04);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0xbf, 0x49);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0xc0, 0x04);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0xc1, 0x59);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0xc2, 0x00);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0xc5, 0x00);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0xc6, 0x01);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0xc7, 0x48);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0xca, 0x43);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0xcb, 0x3c);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0xce, 0x00);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0xcf, 0x43);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0xd0, 0x3c);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0xd3, 0x43);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0xd4, 0x3c);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0xd7, 0x00);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0xdc, 0x43);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0xdd, 0x3c);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0xe1, 0x43);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0xe2, 0x3c);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0xf2, 0x00);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0xf3, 0x01);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0xf4, 0x48);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0xff, 0x25);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0xfb, 0x01);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0x13, 0x01);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0x14, 0x23);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0xbc, 0x01);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0xbd, 0x23);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0xff, 0x2a);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0xfb, 0x01);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0x97, 0x3c);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0x98, 0x02);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0x99, 0x95);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0x9a, 0x03);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0x9b, 0x00);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0x9c, 0x0b);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0x9d, 0x0a);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0x9e, 0x90);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0xff, 0x22);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0xfb, 0x01);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0x9f, 0x50);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0xff, 0x23);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0xfb, 0x01);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0xa3, 0x50);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0xff, 0xe0);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0xfb, 0x01);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0x14, 0x60);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0x16, 0xc0);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0x4f, 0x02);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0xff, 0xf0);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0xfb, 0x01);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0x3a, 0x08);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0xff, 0xd0);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0xfb, 0x01);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0x02, 0xaf);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0x09, 0xee);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0x1c, 0x99);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0x1d, 0x09);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0xff, 0x10);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0xfb, 0x01);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0x51, 0x0f, 0xff);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0x53, 0x2c);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0x35, 0x00);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0xbb, 0x13);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0x3b, 0x03, 0xac, 0x1a, 0x04, 0x04);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0x11);\n\tmsleep(70);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0x29);\n\n\treturn 0;\n}\n\nstatic int elish_csot_init_sequence(struct panel_info *pinfo)\n{\n\tstruct mipi_dsi_device *dsi0 = pinfo->dsi[0];\n\tstruct mipi_dsi_device *dsi1 = pinfo->dsi[1];\n\t \n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0xff, 0x10);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0xfb, 0x01);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0xb9, 0x05);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0xff, 0x20);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0xfb, 0x01);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0x18, 0x40);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0xff, 0x10);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0xfb, 0x01);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0xb9, 0x02);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0xff, 0xd0);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0xfb, 0x01);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0x02, 0xaf);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0x00, 0x30);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0x09, 0xee);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0x1c, 0x99);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0x1d, 0x09);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0xff, 0xf0);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0xfb, 0x01);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0x3a, 0x08);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0xff, 0xe0);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0xfb, 0x01);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0x4f, 0x02);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0xff, 0x20);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0xfb, 0x01);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0x58, 0x40);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0xff, 0x10);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0xfb, 0x01);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0x35, 0x00);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0xff, 0x23);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0xfb, 0x01);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0x00, 0x80);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0x01, 0x84);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0x05, 0x2d);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0x06, 0x00);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0x07, 0x00);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0x08, 0x01);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0x09, 0x45);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0x11, 0x02);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0x12, 0x80);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0x15, 0x83);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0x16, 0x0c);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0x29, 0x0a);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0x30, 0xff);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0x31, 0xfe);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0x32, 0xfd);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0x33, 0xfb);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0x34, 0xf8);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0x35, 0xf5);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0x36, 0xf3);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0x37, 0xf2);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0x38, 0xf2);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0x39, 0xf2);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0x3a, 0xef);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0x3b, 0xec);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0x3d, 0xe9);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0x3f, 0xe5);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0x40, 0xe5);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0x41, 0xe5);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0x2a, 0x13);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0x45, 0xff);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0x46, 0xf4);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0x47, 0xe7);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0x48, 0xda);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0x49, 0xcd);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0x4a, 0xc0);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0x4b, 0xb3);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0x4c, 0xb2);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0x4d, 0xb2);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0x4e, 0xb2);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0x4f, 0x99);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0x50, 0x80);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0x51, 0x68);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0x52, 0x66);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0x53, 0x66);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0x54, 0x66);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0x2b, 0x0e);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0x58, 0xff);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0x59, 0xfb);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0x5a, 0xf7);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0x5b, 0xf3);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0x5c, 0xef);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0x5d, 0xe3);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0x5e, 0xda);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0x5f, 0xd8);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0x60, 0xd8);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0x61, 0xd8);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0x62, 0xcb);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0x63, 0xbf);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0x64, 0xb3);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0x65, 0xb2);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0x66, 0xb2);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0x67, 0xb2);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0xff, 0x10);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0xfb, 0x01);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0x51, 0x0f, 0xff);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0x53, 0x2c);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0x55, 0x00);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0xbb, 0x13);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0x3b, 0x03, 0xac, 0x1a, 0x04, 0x04);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0xff, 0x2a);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0xfb, 0x01);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0x25, 0x46);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0x30, 0x46);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0x39, 0x46);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0xff, 0x26);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0xfb, 0x01);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0x01, 0xb0);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0x19, 0x10);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0x1a, 0xe0);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0x1b, 0x10);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0x1c, 0x00);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0x2a, 0x10);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0x2b, 0xe0);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0xff, 0xf0);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0xfb, 0x01);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0x84, 0x08);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0x85, 0x0c);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0xff, 0x20);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0xfb, 0x01);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0x51, 0x00);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0xff, 0x25);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0xfb, 0x01);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0x91, 0x1f);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0x92, 0x0f);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0x93, 0x01);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0x94, 0x18);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0x95, 0x03);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0x96, 0x01);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0xff, 0x10);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0xb0, 0x01);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0xff, 0x25);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0xfb, 0x01);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0x19, 0x1f);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0x1b, 0x1b);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0xff, 0x24);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0xfb, 0x01);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0xb8, 0x28);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0xff, 0x27);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0xfb, 0x01);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0xd0, 0x31);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0xd1, 0x20);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0xd4, 0x08);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0xde, 0x80);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0xdf, 0x02);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0xff, 0x26);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0xfb, 0x01);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0x00, 0x81);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0x01, 0xb0);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0xff, 0x22);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0xfb, 0x01);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0x6f, 0x01);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0x70, 0x11);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0x73, 0x01);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0x74, 0x4d);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0xa0, 0x3f);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0xa9, 0x50);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0xaa, 0x28);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0xab, 0x28);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0xad, 0x10);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0xb8, 0x00);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0xb9, 0x4b);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0xba, 0x96);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0xbb, 0x4b);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0xbe, 0x07);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0xbf, 0x4b);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0xc0, 0x07);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0xc1, 0x5c);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0xc2, 0x00);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0xc5, 0x00);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0xc6, 0x3f);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0xc7, 0x00);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0xca, 0x08);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0xcb, 0x40);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0xce, 0x00);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0xcf, 0x08);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0xd0, 0x40);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0xd3, 0x08);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0xd4, 0x40);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0xff, 0x25);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0xfb, 0x01);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0xbc, 0x01);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0xbd, 0x1c);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0xff, 0x2a);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0xfb, 0x01);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0x9a, 0x03);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0xff, 0x10);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0x11);\n\tmsleep(70);\n\tmipi_dsi_dual_dcs_write_seq(dsi0, dsi1, 0x29);\n\n\treturn 0;\n}\n\nstatic int j606f_boe_init_sequence(struct panel_info *pinfo)\n{\n\tstruct mipi_dsi_device *dsi = pinfo->dsi[0];\n\tstruct device *dev = &dsi->dev;\n\tint ret;\n\n\tmipi_dsi_dcs_write_seq(dsi, 0xff, 0x20);\n\tmipi_dsi_dcs_write_seq(dsi, 0xfb, 0x01);\n\tmipi_dsi_dcs_write_seq(dsi, 0x05, 0xd9);\n\tmipi_dsi_dcs_write_seq(dsi, 0x07, 0x78);\n\tmipi_dsi_dcs_write_seq(dsi, 0x08, 0x5a);\n\tmipi_dsi_dcs_write_seq(dsi, 0x0d, 0x63);\n\tmipi_dsi_dcs_write_seq(dsi, 0x0e, 0x91);\n\tmipi_dsi_dcs_write_seq(dsi, 0x0f, 0x73);\n\tmipi_dsi_dcs_write_seq(dsi, 0x95, 0xeb);\n\tmipi_dsi_dcs_write_seq(dsi, 0x96, 0xeb);\n\tmipi_dsi_dcs_write_seq(dsi, MIPI_DCS_SET_PARTIAL_ROWS, 0x11);\n\tmipi_dsi_dcs_write_seq(dsi, 0x6d, 0x66);\n\tmipi_dsi_dcs_write_seq(dsi, 0x75, 0xa2);\n\tmipi_dsi_dcs_write_seq(dsi, 0x77, 0xb3);\n\tmipi_dsi_dcs_write_seq(dsi, 0xb0, 0x00, 0x08, 0x00, 0x23, 0x00, 0x4d, 0x00, 0x6d, 0x00,\n\t\t\t       0x89, 0x00, 0xa1, 0x00, 0xb6, 0x00, 0xc9);\n\tmipi_dsi_dcs_write_seq(dsi, 0xb1, 0x00, 0xda, 0x01, 0x13, 0x01, 0x3c, 0x01, 0x7e, 0x01,\n\t\t\t       0xab, 0x01, 0xf7, 0x02, 0x2f, 0x02, 0x31);\n\tmipi_dsi_dcs_write_seq(dsi, 0xb2, 0x02, 0x67, 0x02, 0xa6, 0x02, 0xd1, 0x03, 0x08, 0x03,\n\t\t\t       0x2e, 0x03, 0x5b, 0x03, 0x6b, 0x03, 0x7b);\n\tmipi_dsi_dcs_write_seq(dsi, 0xb3, 0x03, 0x8e, 0x03, 0xa2, 0x03, 0xb7, 0x03, 0xe7, 0x03,\n\t\t\t       0xfd, 0x03, 0xff);\n\tmipi_dsi_dcs_write_seq(dsi, 0xb4, 0x00, 0x08, 0x00, 0x23, 0x00, 0x4d, 0x00, 0x6d, 0x00,\n\t\t\t       0x89, 0x00, 0xa1, 0x00, 0xb6, 0x00, 0xc9);\n\tmipi_dsi_dcs_write_seq(dsi, 0xb5, 0x00, 0xda, 0x01, 0x13, 0x01, 0x3c, 0x01, 0x7e, 0x01,\n\t\t\t       0xab, 0x01, 0xf7, 0x02, 0x2f, 0x02, 0x31);\n\tmipi_dsi_dcs_write_seq(dsi, 0xb6, 0x02, 0x67, 0x02, 0xa6, 0x02, 0xd1, 0x03, 0x08, 0x03,\n\t\t\t       0x2e, 0x03, 0x5b, 0x03, 0x6b, 0x03, 0x7b);\n\tmipi_dsi_dcs_write_seq(dsi, 0xb7, 0x03, 0x8e, 0x03, 0xa2, 0x03, 0xb7, 0x03, 0xe7, 0x03,\n\t\t\t       0xfd, 0x03, 0xff);\n\tmipi_dsi_dcs_write_seq(dsi, 0xb8, 0x00, 0x08, 0x00, 0x23, 0x00, 0x4d, 0x00, 0x6d, 0x00,\n\t\t\t       0x89, 0x00, 0xa1, 0x00, 0xb6, 0x00, 0xc9);\n\tmipi_dsi_dcs_write_seq(dsi, 0xb9, 0x00, 0xda, 0x01, 0x13, 0x01, 0x3c, 0x01, 0x7e, 0x01,\n\t\t\t       0xab, 0x01, 0xf7, 0x02, 0x2f, 0x02, 0x31);\n\tmipi_dsi_dcs_write_seq(dsi, 0xba, 0x02, 0x67, 0x02, 0xa6, 0x02, 0xd1, 0x03, 0x08, 0x03,\n\t\t\t       0x2e, 0x03, 0x5b, 0x03, 0x6b, 0x03, 0x7b);\n\tmipi_dsi_dcs_write_seq(dsi, 0xbb, 0x03, 0x8e, 0x03, 0xa2, 0x03, 0xb7, 0x03, 0xe7, 0x03,\n\t\t\t       0xfd, 0x03, 0xff);\n\tmipi_dsi_dcs_write_seq(dsi, 0xff, 0x21);\n\tmipi_dsi_dcs_write_seq(dsi, 0xfb, 0x01);\n\tmipi_dsi_dcs_write_seq(dsi, 0xb0, 0x00, 0x00, 0x00, 0x1b, 0x00, 0x45, 0x00, 0x65, 0x00,\n\t\t\t       0x81, 0x00, 0x99, 0x00, 0xae, 0x00, 0xc1);\n\tmipi_dsi_dcs_write_seq(dsi, 0xb1, 0x00, 0xd2, 0x01, 0x0b, 0x01, 0x34, 0x01, 0x76, 0x01,\n\t\t\t       0xa3, 0x01, 0xef, 0x02, 0x27, 0x02, 0x29);\n\tmipi_dsi_dcs_write_seq(dsi, 0xb2, 0x02, 0x5f, 0x02, 0x9e, 0x02, 0xc9, 0x03, 0x00, 0x03,\n\t\t\t       0x26, 0x03, 0x53, 0x03, 0x63, 0x03, 0x73);\n\tmipi_dsi_dcs_write_seq(dsi, 0xb3, 0x03, 0x86, 0x03, 0x9a, 0x03, 0xaf, 0x03, 0xdf, 0x03,\n\t\t\t       0xf5, 0x03, 0xf7);\n\tmipi_dsi_dcs_write_seq(dsi, 0xb4, 0x00, 0x00, 0x00, 0x1b, 0x00, 0x45, 0x00, 0x65, 0x00,\n\t\t\t       0x81, 0x00, 0x99, 0x00, 0xae, 0x00, 0xc1);\n\tmipi_dsi_dcs_write_seq(dsi, 0xb5, 0x00, 0xd2, 0x01, 0x0b, 0x01, 0x34, 0x01, 0x76, 0x01,\n\t\t\t       0xa3, 0x01, 0xef, 0x02, 0x27, 0x02, 0x29);\n\tmipi_dsi_dcs_write_seq(dsi, 0xb6, 0x02, 0x5f, 0x02, 0x9e, 0x02, 0xc9, 0x03, 0x00, 0x03,\n\t\t\t       0x26, 0x03, 0x53, 0x03, 0x63, 0x03, 0x73);\n\tmipi_dsi_dcs_write_seq(dsi, 0xb7, 0x03, 0x86, 0x03, 0x9a, 0x03, 0xaf, 0x03, 0xdf, 0x03,\n\t\t\t       0xf5, 0x03, 0xf7);\n\tmipi_dsi_dcs_write_seq(dsi, 0xb8, 0x00, 0x00, 0x00, 0x1b, 0x00, 0x45, 0x00, 0x65, 0x00,\n\t\t\t       0x81, 0x00, 0x99, 0x00, 0xae, 0x00, 0xc1);\n\tmipi_dsi_dcs_write_seq(dsi, 0xb9, 0x00, 0xd2, 0x01, 0x0b, 0x01, 0x34, 0x01, 0x76, 0x01,\n\t\t\t       0xa3, 0x01, 0xef, 0x02, 0x27, 0x02, 0x29);\n\tmipi_dsi_dcs_write_seq(dsi, 0xba, 0x02, 0x5f, 0x02, 0x9e, 0x02, 0xc9, 0x03, 0x00, 0x03,\n\t\t\t       0x26, 0x03, 0x53, 0x03, 0x63, 0x03, 0x73);\n\tmipi_dsi_dcs_write_seq(dsi, 0xbb, 0x03, 0x86, 0x03, 0x9a, 0x03, 0xaf, 0x03, 0xdf, 0x03,\n\t\t\t       0xf5, 0x03, 0xf7);\n\tmipi_dsi_dcs_write_seq(dsi, 0xff, 0x23);\n\tmipi_dsi_dcs_write_seq(dsi, 0xfb, 0x01);\n\tmipi_dsi_dcs_write_seq(dsi, 0x00, 0x80);\n\tmipi_dsi_dcs_write_seq(dsi, 0x07, 0x00);\n\tmipi_dsi_dcs_write_seq(dsi, 0x11, 0x01);\n\tmipi_dsi_dcs_write_seq(dsi, 0x12, 0x77);\n\tmipi_dsi_dcs_write_seq(dsi, 0x15, 0x07);\n\tmipi_dsi_dcs_write_seq(dsi, 0x16, 0x07);\n\tmipi_dsi_dcs_write_seq(dsi, 0xff, 0x24);\n\tmipi_dsi_dcs_write_seq(dsi, 0xfb, 0x01);\n\tmipi_dsi_dcs_write_seq(dsi, 0x00, 0x00);\n\tmipi_dsi_dcs_write_seq(dsi, 0x01, 0x00);\n\tmipi_dsi_dcs_write_seq(dsi, 0x02, 0x1c);\n\tmipi_dsi_dcs_write_seq(dsi, 0x03, 0x1c);\n\tmipi_dsi_dcs_write_seq(dsi, 0x04, 0x1d);\n\tmipi_dsi_dcs_write_seq(dsi, 0x05, 0x1d);\n\tmipi_dsi_dcs_write_seq(dsi, 0x06, 0x04);\n\tmipi_dsi_dcs_write_seq(dsi, 0x07, 0x04);\n\tmipi_dsi_dcs_write_seq(dsi, 0x08, 0x0f);\n\tmipi_dsi_dcs_write_seq(dsi, 0x09, 0x0f);\n\tmipi_dsi_dcs_write_seq(dsi, 0x0a, 0x0e);\n\tmipi_dsi_dcs_write_seq(dsi, 0x0b, 0x0e);\n\tmipi_dsi_dcs_write_seq(dsi, 0x0c, 0x0d);\n\tmipi_dsi_dcs_write_seq(dsi, 0x0d, 0x0d);\n\tmipi_dsi_dcs_write_seq(dsi, 0x0e, 0x0c);\n\tmipi_dsi_dcs_write_seq(dsi, 0x0f, 0x0c);\n\tmipi_dsi_dcs_write_seq(dsi, 0x10, 0x08);\n\tmipi_dsi_dcs_write_seq(dsi, 0x11, 0x08);\n\tmipi_dsi_dcs_write_seq(dsi, 0x12, 0x00);\n\tmipi_dsi_dcs_write_seq(dsi, 0x13, 0x00);\n\tmipi_dsi_dcs_write_seq(dsi, 0x14, 0x00);\n\tmipi_dsi_dcs_write_seq(dsi, 0x15, 0x00);\n\tmipi_dsi_dcs_write_seq(dsi, 0x16, 0x00);\n\tmipi_dsi_dcs_write_seq(dsi, 0x17, 0x00);\n\tmipi_dsi_dcs_write_seq(dsi, 0x18, 0x1c);\n\tmipi_dsi_dcs_write_seq(dsi, 0x19, 0x1c);\n\tmipi_dsi_dcs_write_seq(dsi, 0x1a, 0x1d);\n\tmipi_dsi_dcs_write_seq(dsi, 0x1b, 0x1d);\n\tmipi_dsi_dcs_write_seq(dsi, 0x1c, 0x04);\n\tmipi_dsi_dcs_write_seq(dsi, 0x1d, 0x04);\n\tmipi_dsi_dcs_write_seq(dsi, 0x1e, 0x0f);\n\tmipi_dsi_dcs_write_seq(dsi, 0x1f, 0x0f);\n\tmipi_dsi_dcs_write_seq(dsi, 0x20, 0x0e);\n\tmipi_dsi_dcs_write_seq(dsi, 0x21, 0x0e);\n\tmipi_dsi_dcs_write_seq(dsi, 0x22, 0x0d);\n\tmipi_dsi_dcs_write_seq(dsi, 0x23, 0x0d);\n\tmipi_dsi_dcs_write_seq(dsi, 0x24, 0x0c);\n\tmipi_dsi_dcs_write_seq(dsi, 0x25, 0x0c);\n\tmipi_dsi_dcs_write_seq(dsi, MIPI_DCS_SET_GAMMA_CURVE, 0x08);\n\tmipi_dsi_dcs_write_seq(dsi, 0x27, 0x08);\n\tmipi_dsi_dcs_write_seq(dsi, 0x28, 0x00);\n\tmipi_dsi_dcs_write_seq(dsi, 0x29, 0x00);\n\tmipi_dsi_dcs_write_seq(dsi, 0x2a, 0x00);\n\tmipi_dsi_dcs_write_seq(dsi, 0x2b, 0x00);\n\tmipi_dsi_dcs_write_seq(dsi, MIPI_DCS_WRITE_LUT, 0x20);\n\tmipi_dsi_dcs_write_seq(dsi, 0x2f, 0x0a);\n\tmipi_dsi_dcs_write_seq(dsi, MIPI_DCS_SET_PARTIAL_ROWS, 0x44);\n\tmipi_dsi_dcs_write_seq(dsi, 0x33, 0x0c);\n\tmipi_dsi_dcs_write_seq(dsi, 0x34, 0x32);\n\tmipi_dsi_dcs_write_seq(dsi, 0x37, 0x44);\n\tmipi_dsi_dcs_write_seq(dsi, 0x38, 0x40);\n\tmipi_dsi_dcs_write_seq(dsi, 0x39, 0x00);\n\n\tret = mipi_dsi_dcs_set_pixel_format(dsi, 0x9a);\n\tif (ret < 0) {\n\t\tdev_err(dev, \"Failed to set pixel format: %d\\n\", ret);\n\t\treturn ret;\n\t}\n\n\tmipi_dsi_dcs_write_seq(dsi, 0x3b, 0xa0);\n\tmipi_dsi_dcs_write_seq(dsi, MIPI_DCS_SET_3D_CONTROL, 0x42);\n\tmipi_dsi_dcs_write_seq(dsi, 0x3f, 0x06);\n\tmipi_dsi_dcs_write_seq(dsi, 0x43, 0x06);\n\tmipi_dsi_dcs_write_seq(dsi, 0x47, 0x66);\n\tmipi_dsi_dcs_write_seq(dsi, 0x4a, 0x9a);\n\tmipi_dsi_dcs_write_seq(dsi, 0x4b, 0xa0);\n\tmipi_dsi_dcs_write_seq(dsi, 0x4c, 0x91);\n\tmipi_dsi_dcs_write_seq(dsi, 0x4d, 0x21);\n\tmipi_dsi_dcs_write_seq(dsi, 0x4e, 0x43);\n\n\tret = mipi_dsi_dcs_set_display_brightness(dsi, 18);\n\tif (ret < 0) {\n\t\tdev_err(dev, \"Failed to set display brightness: %d\\n\", ret);\n\t\treturn ret;\n\t}\n\n\tmipi_dsi_dcs_write_seq(dsi, 0x52, 0x34);\n\tmipi_dsi_dcs_write_seq(dsi, 0x55, 0x82, 0x02);\n\tmipi_dsi_dcs_write_seq(dsi, 0x56, 0x04);\n\tmipi_dsi_dcs_write_seq(dsi, 0x58, 0x21);\n\tmipi_dsi_dcs_write_seq(dsi, 0x59, 0x30);\n\tmipi_dsi_dcs_write_seq(dsi, 0x5a, 0xba);\n\tmipi_dsi_dcs_write_seq(dsi, 0x5b, 0xa0);\n\tmipi_dsi_dcs_write_seq(dsi, MIPI_DCS_SET_CABC_MIN_BRIGHTNESS, 0x00, 0x06);\n\tmipi_dsi_dcs_write_seq(dsi, 0x5f, 0x00);\n\tmipi_dsi_dcs_write_seq(dsi, 0x65, 0x82);\n\tmipi_dsi_dcs_write_seq(dsi, 0x7e, 0x20);\n\tmipi_dsi_dcs_write_seq(dsi, 0x7f, 0x3c);\n\tmipi_dsi_dcs_write_seq(dsi, 0x82, 0x04);\n\tmipi_dsi_dcs_write_seq(dsi, 0x97, 0xc0);\n\tmipi_dsi_dcs_write_seq(dsi, 0xb6,\n\t\t\t       0x05, 0x00, 0x05, 0x00, 0x00, 0x00, 0x00, 0x00, 0x05,\n\t\t\t       0x05, 0x00, 0x00);\n\tmipi_dsi_dcs_write_seq(dsi, 0x92, 0xc4);\n\tmipi_dsi_dcs_write_seq(dsi, 0x93, 0x1a);\n\tmipi_dsi_dcs_write_seq(dsi, 0x94, 0x5f);\n\tmipi_dsi_dcs_write_seq(dsi, 0xd7, 0x55);\n\tmipi_dsi_dcs_write_seq(dsi, 0xda, 0x0a);\n\tmipi_dsi_dcs_write_seq(dsi, 0xde, 0x08);\n\tmipi_dsi_dcs_write_seq(dsi, 0xdb, 0x05);\n\tmipi_dsi_dcs_write_seq(dsi, 0xdc, 0xc4);\n\tmipi_dsi_dcs_write_seq(dsi, 0xdd, 0x22);\n\tmipi_dsi_dcs_write_seq(dsi, 0xdf, 0x05);\n\tmipi_dsi_dcs_write_seq(dsi, 0xe0, 0xc4);\n\tmipi_dsi_dcs_write_seq(dsi, 0xe1, 0x05);\n\tmipi_dsi_dcs_write_seq(dsi, 0xe2, 0xc4);\n\tmipi_dsi_dcs_write_seq(dsi, 0xe3, 0x05);\n\tmipi_dsi_dcs_write_seq(dsi, 0xe4, 0xc4);\n\tmipi_dsi_dcs_write_seq(dsi, 0xe5, 0x05);\n\tmipi_dsi_dcs_write_seq(dsi, 0xe6, 0xc4);\n\tmipi_dsi_dcs_write_seq(dsi, 0x5c, 0x88);\n\tmipi_dsi_dcs_write_seq(dsi, 0x5d, 0x08);\n\tmipi_dsi_dcs_write_seq(dsi, 0x8d, 0x88);\n\tmipi_dsi_dcs_write_seq(dsi, 0x8e, 0x08);\n\tmipi_dsi_dcs_write_seq(dsi, 0xb5, 0x90);\n\tmipi_dsi_dcs_write_seq(dsi, 0xff, 0x25);\n\tmipi_dsi_dcs_write_seq(dsi, 0xfb, 0x01);\n\tmipi_dsi_dcs_write_seq(dsi, 0x05, 0x00);\n\tmipi_dsi_dcs_write_seq(dsi, 0x19, 0x07);\n\tmipi_dsi_dcs_write_seq(dsi, 0x1f, 0xba);\n\tmipi_dsi_dcs_write_seq(dsi, 0x20, 0xa0);\n\tmipi_dsi_dcs_write_seq(dsi, MIPI_DCS_SET_GAMMA_CURVE, 0xba);\n\tmipi_dsi_dcs_write_seq(dsi, 0x27, 0xa0);\n\tmipi_dsi_dcs_write_seq(dsi, 0x33, 0xba);\n\tmipi_dsi_dcs_write_seq(dsi, 0x34, 0xa0);\n\tmipi_dsi_dcs_write_seq(dsi, 0x3f, 0xe0);\n\tmipi_dsi_dcs_write_seq(dsi, MIPI_DCS_SET_VSYNC_TIMING, 0x00);\n\tmipi_dsi_dcs_write_seq(dsi, 0x44, 0x00);\n\tmipi_dsi_dcs_write_seq(dsi, MIPI_DCS_GET_SCANLINE, 0x40);\n\tmipi_dsi_dcs_write_seq(dsi, 0x48, 0xba);\n\tmipi_dsi_dcs_write_seq(dsi, 0x49, 0xa0);\n\tmipi_dsi_dcs_write_seq(dsi, 0x5b, 0x00);\n\tmipi_dsi_dcs_write_seq(dsi, 0x5c, 0x00);\n\tmipi_dsi_dcs_write_seq(dsi, 0x5d, 0x00);\n\tmipi_dsi_dcs_write_seq(dsi, MIPI_DCS_SET_CABC_MIN_BRIGHTNESS, 0xd0);\n\tmipi_dsi_dcs_write_seq(dsi, 0x61, 0xba);\n\tmipi_dsi_dcs_write_seq(dsi, 0x62, 0xa0);\n\tmipi_dsi_dcs_write_seq(dsi, 0xf1, 0x10);\n\tmipi_dsi_dcs_write_seq(dsi, 0xff, 0x2a);\n\tmipi_dsi_dcs_write_seq(dsi, 0xfb, 0x01);\n\tmipi_dsi_dcs_write_seq(dsi, 0x64, 0x16);\n\tmipi_dsi_dcs_write_seq(dsi, 0x67, 0x16);\n\tmipi_dsi_dcs_write_seq(dsi, 0x6a, 0x16);\n\tmipi_dsi_dcs_write_seq(dsi, 0x70, 0x30);\n\tmipi_dsi_dcs_write_seq(dsi, MIPI_DCS_READ_PPS_START, 0xf3);\n\tmipi_dsi_dcs_write_seq(dsi, 0xa3, 0xff);\n\tmipi_dsi_dcs_write_seq(dsi, 0xa4, 0xff);\n\tmipi_dsi_dcs_write_seq(dsi, 0xa5, 0xff);\n\tmipi_dsi_dcs_write_seq(dsi, 0xd6, 0x08);\n\tmipi_dsi_dcs_write_seq(dsi, 0xff, 0x26);\n\tmipi_dsi_dcs_write_seq(dsi, 0xfb, 0x01);\n\tmipi_dsi_dcs_write_seq(dsi, 0x00, 0xa1);\n\tmipi_dsi_dcs_write_seq(dsi, 0x0a, 0xf2);\n\tmipi_dsi_dcs_write_seq(dsi, 0x04, 0x28);\n\tmipi_dsi_dcs_write_seq(dsi, 0x06, 0x30);\n\tmipi_dsi_dcs_write_seq(dsi, 0x0c, 0x13);\n\tmipi_dsi_dcs_write_seq(dsi, 0x0d, 0x0a);\n\tmipi_dsi_dcs_write_seq(dsi, 0x0f, 0x0a);\n\tmipi_dsi_dcs_write_seq(dsi, 0x11, 0x00);\n\tmipi_dsi_dcs_write_seq(dsi, 0x12, 0x50);\n\tmipi_dsi_dcs_write_seq(dsi, 0x13, 0x51);\n\tmipi_dsi_dcs_write_seq(dsi, 0x14, 0x65);\n\tmipi_dsi_dcs_write_seq(dsi, 0x15, 0x00);\n\tmipi_dsi_dcs_write_seq(dsi, 0x16, 0x10);\n\tmipi_dsi_dcs_write_seq(dsi, 0x17, 0xa0);\n\tmipi_dsi_dcs_write_seq(dsi, 0x18, 0x86);\n\tmipi_dsi_dcs_write_seq(dsi, 0x19, 0x11);\n\tmipi_dsi_dcs_write_seq(dsi, 0x1a, 0x7b);\n\tmipi_dsi_dcs_write_seq(dsi, 0x1b, 0x10);\n\tmipi_dsi_dcs_write_seq(dsi, 0x1c, 0xbb);\n\tmipi_dsi_dcs_write_seq(dsi, 0x22, 0x00);\n\tmipi_dsi_dcs_write_seq(dsi, 0x23, 0x00);\n\tmipi_dsi_dcs_write_seq(dsi, 0x2a, 0x11);\n\tmipi_dsi_dcs_write_seq(dsi, 0x2b, 0x7b);\n\tmipi_dsi_dcs_write_seq(dsi, 0x1d, 0x00);\n\tmipi_dsi_dcs_write_seq(dsi, 0x1e, 0xc3);\n\tmipi_dsi_dcs_write_seq(dsi, 0x1f, 0xc3);\n\tmipi_dsi_dcs_write_seq(dsi, 0x24, 0x00);\n\tmipi_dsi_dcs_write_seq(dsi, 0x25, 0xc3);\n\tmipi_dsi_dcs_write_seq(dsi, 0x2f, 0x05);\n\tmipi_dsi_dcs_write_seq(dsi, MIPI_DCS_SET_PARTIAL_ROWS, 0xc3);\n\tmipi_dsi_dcs_write_seq(dsi, MIPI_DCS_SET_PARTIAL_COLUMNS, 0x00);\n\tmipi_dsi_dcs_write_seq(dsi, 0x32, 0xc3);\n\tmipi_dsi_dcs_write_seq(dsi, 0x39, 0x00);\n\n\tret = mipi_dsi_dcs_set_pixel_format(dsi, 0xc3);\n\tif (ret < 0) {\n\t\tdev_err(dev, \"Failed to set pixel format: %d\\n\", ret);\n\t\treturn ret;\n\t}\n\n\tmipi_dsi_dcs_write_seq(dsi, 0x20, 0x01);\n\tmipi_dsi_dcs_write_seq(dsi, 0x33, 0x11);\n\tmipi_dsi_dcs_write_seq(dsi, 0x34, 0x78);\n\tmipi_dsi_dcs_write_seq(dsi, 0x35, 0x16);\n\tmipi_dsi_dcs_write_seq(dsi, 0xc8, 0x04);\n\tmipi_dsi_dcs_write_seq(dsi, 0xc9, 0x82);\n\tmipi_dsi_dcs_write_seq(dsi, 0xca, 0x4e);\n\tmipi_dsi_dcs_write_seq(dsi, 0xcb, 0x00);\n\tmipi_dsi_dcs_write_seq(dsi, MIPI_DCS_READ_PPS_CONTINUE, 0x4c);\n\tmipi_dsi_dcs_write_seq(dsi, 0xaa, 0x47);\n\tmipi_dsi_dcs_write_seq(dsi, 0xff, 0x27);\n\tmipi_dsi_dcs_write_seq(dsi, 0xfb, 0x01);\n\tmipi_dsi_dcs_write_seq(dsi, 0x56, 0x06);\n\tmipi_dsi_dcs_write_seq(dsi, 0x58, 0x80);\n\tmipi_dsi_dcs_write_seq(dsi, 0x59, 0x53);\n\tmipi_dsi_dcs_write_seq(dsi, 0x5a, 0x00);\n\tmipi_dsi_dcs_write_seq(dsi, 0x5b, 0x14);\n\tmipi_dsi_dcs_write_seq(dsi, 0x5c, 0x00);\n\tmipi_dsi_dcs_write_seq(dsi, 0x5d, 0x01);\n\tmipi_dsi_dcs_write_seq(dsi, MIPI_DCS_SET_CABC_MIN_BRIGHTNESS, 0x20);\n\tmipi_dsi_dcs_write_seq(dsi, 0x5f, 0x10);\n\tmipi_dsi_dcs_write_seq(dsi, 0x60, 0x00);\n\tmipi_dsi_dcs_write_seq(dsi, 0x61, 0x1d);\n\tmipi_dsi_dcs_write_seq(dsi, 0x62, 0x00);\n\tmipi_dsi_dcs_write_seq(dsi, 0x63, 0x01);\n\tmipi_dsi_dcs_write_seq(dsi, 0x64, 0x24);\n\tmipi_dsi_dcs_write_seq(dsi, 0x65, 0x1c);\n\tmipi_dsi_dcs_write_seq(dsi, 0x66, 0x00);\n\tmipi_dsi_dcs_write_seq(dsi, 0x67, 0x01);\n\tmipi_dsi_dcs_write_seq(dsi, 0x68, 0x25);\n\tmipi_dsi_dcs_write_seq(dsi, 0x00, 0x00);\n\tmipi_dsi_dcs_write_seq(dsi, 0x78, 0x00);\n\tmipi_dsi_dcs_write_seq(dsi, 0xc3, 0x00);\n\tmipi_dsi_dcs_write_seq(dsi, 0xd1, 0x24);\n\tmipi_dsi_dcs_write_seq(dsi, 0xd2, 0x30);\n\tmipi_dsi_dcs_write_seq(dsi, 0xff, 0x2a);\n\tmipi_dsi_dcs_write_seq(dsi, 0xfb, 0x01);\n\tmipi_dsi_dcs_write_seq(dsi, 0x22, 0x2f);\n\tmipi_dsi_dcs_write_seq(dsi, 0x23, 0x08);\n\tmipi_dsi_dcs_write_seq(dsi, 0x24, 0x00);\n\tmipi_dsi_dcs_write_seq(dsi, 0x25, 0xc3);\n\tmipi_dsi_dcs_write_seq(dsi, MIPI_DCS_SET_GAMMA_CURVE, 0xf8);\n\tmipi_dsi_dcs_write_seq(dsi, 0x27, 0x00);\n\tmipi_dsi_dcs_write_seq(dsi, 0x28, 0x1a);\n\tmipi_dsi_dcs_write_seq(dsi, 0x29, 0x00);\n\tmipi_dsi_dcs_write_seq(dsi, 0x2a, 0x1a);\n\tmipi_dsi_dcs_write_seq(dsi, 0x2b, 0x00);\n\tmipi_dsi_dcs_write_seq(dsi, MIPI_DCS_WRITE_LUT, 0x1a);\n\tmipi_dsi_dcs_write_seq(dsi, 0xff, 0xe0);\n\tmipi_dsi_dcs_write_seq(dsi, 0xfb, 0x01);\n\tmipi_dsi_dcs_write_seq(dsi, 0x14, 0x60);\n\tmipi_dsi_dcs_write_seq(dsi, 0x16, 0xc0);\n\tmipi_dsi_dcs_write_seq(dsi, 0xff, 0xf0);\n\tmipi_dsi_dcs_write_seq(dsi, 0xfb, 0x01);\n\n\tret = mipi_dsi_dcs_set_pixel_format(dsi, 0x08);\n\tif (ret < 0) {\n\t\tdev_err(dev, \"Failed to set pixel format: %d\\n\", ret);\n\t\treturn ret;\n\t}\n\n\tmipi_dsi_dcs_write_seq(dsi, 0xff, 0x24);\n\tmipi_dsi_dcs_write_seq(dsi, 0xfb, 0x01);\n\n\tret = mipi_dsi_dcs_set_pixel_format(dsi, 0x5d);\n\tif (ret < 0) {\n\t\tdev_err(dev, \"Failed to set pixel format: %d\\n\", ret);\n\t\treturn ret;\n\t}\n\n\tmipi_dsi_dcs_write_seq(dsi, 0x3b, 0x60);\n\tmipi_dsi_dcs_write_seq(dsi, 0x4a, 0x5d);\n\tmipi_dsi_dcs_write_seq(dsi, 0x4b, 0x60);\n\tmipi_dsi_dcs_write_seq(dsi, 0x5a, 0x70);\n\tmipi_dsi_dcs_write_seq(dsi, 0x5b, 0x60);\n\tmipi_dsi_dcs_write_seq(dsi, 0x91, 0x44);\n\tmipi_dsi_dcs_write_seq(dsi, 0x92, 0x75);\n\tmipi_dsi_dcs_write_seq(dsi, 0xdb, 0x05);\n\tmipi_dsi_dcs_write_seq(dsi, 0xdc, 0x75);\n\tmipi_dsi_dcs_write_seq(dsi, 0xdd, 0x22);\n\tmipi_dsi_dcs_write_seq(dsi, 0xdf, 0x05);\n\tmipi_dsi_dcs_write_seq(dsi, 0xe0, 0x75);\n\tmipi_dsi_dcs_write_seq(dsi, 0xe1, 0x05);\n\tmipi_dsi_dcs_write_seq(dsi, 0xe2, 0x75);\n\tmipi_dsi_dcs_write_seq(dsi, 0xe3, 0x05);\n\tmipi_dsi_dcs_write_seq(dsi, 0xe4, 0x75);\n\tmipi_dsi_dcs_write_seq(dsi, 0xe5, 0x05);\n\tmipi_dsi_dcs_write_seq(dsi, 0xe6, 0x75);\n\tmipi_dsi_dcs_write_seq(dsi, 0x5c, 0x00);\n\tmipi_dsi_dcs_write_seq(dsi, 0x5d, 0x00);\n\tmipi_dsi_dcs_write_seq(dsi, 0x8d, 0x00);\n\tmipi_dsi_dcs_write_seq(dsi, 0x8e, 0x00);\n\tmipi_dsi_dcs_write_seq(dsi, 0xff, 0x25);\n\tmipi_dsi_dcs_write_seq(dsi, 0xfb, 0x01);\n\tmipi_dsi_dcs_write_seq(dsi, 0x1f, 0x70);\n\tmipi_dsi_dcs_write_seq(dsi, 0x20, 0x60);\n\tmipi_dsi_dcs_write_seq(dsi, MIPI_DCS_SET_GAMMA_CURVE, 0x70);\n\tmipi_dsi_dcs_write_seq(dsi, 0x27, 0x60);\n\tmipi_dsi_dcs_write_seq(dsi, 0x33, 0x70);\n\tmipi_dsi_dcs_write_seq(dsi, 0x34, 0x60);\n\tmipi_dsi_dcs_write_seq(dsi, 0x48, 0x70);\n\tmipi_dsi_dcs_write_seq(dsi, 0x49, 0x60);\n\tmipi_dsi_dcs_write_seq(dsi, 0x5b, 0x00);\n\tmipi_dsi_dcs_write_seq(dsi, 0x61, 0x70);\n\tmipi_dsi_dcs_write_seq(dsi, 0x62, 0x60);\n\tmipi_dsi_dcs_write_seq(dsi, 0xff, 0x26);\n\tmipi_dsi_dcs_write_seq(dsi, 0xfb, 0x01);\n\tmipi_dsi_dcs_write_seq(dsi, 0x02, 0x31);\n\tmipi_dsi_dcs_write_seq(dsi, 0x19, 0x0a);\n\tmipi_dsi_dcs_write_seq(dsi, 0x1a, 0x7f);\n\tmipi_dsi_dcs_write_seq(dsi, 0x1b, 0x0a);\n\tmipi_dsi_dcs_write_seq(dsi, 0x1c, 0x0c);\n\tmipi_dsi_dcs_write_seq(dsi, 0x2a, 0x0a);\n\tmipi_dsi_dcs_write_seq(dsi, 0x2b, 0x7f);\n\tmipi_dsi_dcs_write_seq(dsi, 0x1e, 0x75);\n\tmipi_dsi_dcs_write_seq(dsi, 0x1f, 0x75);\n\tmipi_dsi_dcs_write_seq(dsi, 0x25, 0x75);\n\tmipi_dsi_dcs_write_seq(dsi, MIPI_DCS_SET_PARTIAL_ROWS, 0x75);\n\tmipi_dsi_dcs_write_seq(dsi, MIPI_DCS_SET_PARTIAL_COLUMNS, 0x05);\n\tmipi_dsi_dcs_write_seq(dsi, 0x32, 0x8d);\n\n\tret = mipi_dsi_dcs_set_pixel_format(dsi, 0x75);\n\tif (ret < 0) {\n\t\tdev_err(dev, \"Failed to set pixel format: %d\\n\", ret);\n\t\treturn ret;\n\t}\n\n\tmipi_dsi_dcs_write_seq(dsi, 0xff, 0x2a);\n\tmipi_dsi_dcs_write_seq(dsi, 0xfb, 0x01);\n\tmipi_dsi_dcs_write_seq(dsi, 0x25, 0x75);\n\tmipi_dsi_dcs_write_seq(dsi, 0xff, 0x10);\n\tmipi_dsi_dcs_write_seq(dsi, 0xfb, 0x01);\n\tmipi_dsi_dcs_write_seq(dsi, 0xb9, 0x01);\n\tmipi_dsi_dcs_write_seq(dsi, 0xff, 0x20);\n\tmipi_dsi_dcs_write_seq(dsi, 0xfb, 0x01);\n\tmipi_dsi_dcs_write_seq(dsi, 0x18, 0x40);\n\tmipi_dsi_dcs_write_seq(dsi, 0xff, 0x10);\n\tmipi_dsi_dcs_write_seq(dsi, 0xfb, 0x01);\n\tmipi_dsi_dcs_write_seq(dsi, 0xb9, 0x02);\n\n\tret = mipi_dsi_dcs_set_tear_on(dsi, MIPI_DSI_DCS_TEAR_MODE_VBLANK);\n\tif (ret < 0) {\n\t\tdev_err(dev, \"Failed to set tear on: %d\\n\", ret);\n\t\treturn ret;\n\t}\n\n\tmipi_dsi_dcs_write_seq(dsi, 0xbb, 0x13);\n\tmipi_dsi_dcs_write_seq(dsi, 0x3b, 0x03, 0x5f, 0x1a, 0x04, 0x04);\n\tmipi_dsi_dcs_write_seq(dsi, 0xff, 0x10);\n\tusleep_range(10000, 11000);\n\tmipi_dsi_dcs_write_seq(dsi, 0xfb, 0x01);\n\n\tret = mipi_dsi_dcs_set_display_brightness(dsi, 0);\n\tif (ret < 0) {\n\t\tdev_err(dev, \"Failed to set display brightness: %d\\n\", ret);\n\t\treturn ret;\n\t}\n\n\tmipi_dsi_dcs_write_seq(dsi, MIPI_DCS_WRITE_CONTROL_DISPLAY, 0x2c);\n\tmipi_dsi_dcs_write_seq(dsi, MIPI_DCS_WRITE_POWER_SAVE, 0x00);\n\tmipi_dsi_dcs_write_seq(dsi, 0x68, 0x05, 0x01);\n\n\tret = mipi_dsi_dcs_exit_sleep_mode(dsi);\n\tif (ret < 0) {\n\t\tdev_err(dev, \"Failed to exit sleep mode: %d\\n\", ret);\n\t\treturn ret;\n\t}\n\tmsleep(100);\n\n\tret = mipi_dsi_dcs_set_display_on(dsi);\n\tif (ret < 0) {\n\t\tdev_err(dev, \"Failed to set display on: %d\\n\", ret);\n\t\treturn ret;\n\t}\n\tmsleep(30);\n\n\treturn 0;\n}\n\nstatic const struct drm_display_mode elish_boe_modes[] = {\n\t{\n\t\t \n\t\t.clock = (1600 + 60 + 8 + 60) * (2560 + 26 + 4 + 168) * 104 / 1000,\n\t\t.hdisplay = 1600,\n\t\t.hsync_start = 1600 + 60,\n\t\t.hsync_end = 1600 + 60 + 8,\n\t\t.htotal = 1600 + 60 + 8 + 60,\n\t\t.vdisplay = 2560,\n\t\t.vsync_start = 2560 + 26,\n\t\t.vsync_end = 2560 + 26 + 4,\n\t\t.vtotal = 2560 + 26 + 4 + 168,\n\t},\n};\n\nstatic const struct drm_display_mode elish_csot_modes[] = {\n\t{\n\t\t \n\t\t.clock = (1600 + 200 + 40 + 52) * (2560 + 26 + 4 + 168) * 104 / 1000,\n\t\t.hdisplay = 1600,\n\t\t.hsync_start = 1600 + 200,\n\t\t.hsync_end = 1600 + 200 + 40,\n\t\t.htotal = 1600 + 200 + 40 + 52,\n\t\t.vdisplay = 2560,\n\t\t.vsync_start = 2560 + 26,\n\t\t.vsync_end = 2560 + 26 + 4,\n\t\t.vtotal = 2560 + 26 + 4 + 168,\n\t},\n};\n\nstatic const struct drm_display_mode j606f_boe_modes[] = {\n\t{\n\t\t.clock = (1200 + 58 + 2 + 60) * (2000 + 26 + 2 + 93) * 60 / 1000,\n\t\t.hdisplay = 1200,\n\t\t.hsync_start = 1200 + 58,\n\t\t.hsync_end = 1200 + 58 + 2,\n\t\t.htotal = 1200 + 58 + 2 + 60,\n\t\t.vdisplay = 2000,\n\t\t.vsync_start = 2000 + 26,\n\t\t.vsync_end = 2000 + 26 + 2,\n\t\t.vtotal = 2000 + 26 + 2 + 93,\n\t\t.width_mm = 143,\n\t\t.height_mm = 235,\n\t},\n};\n\nstatic const struct panel_desc elish_boe_desc = {\n\t.modes = elish_boe_modes,\n\t.num_modes = ARRAY_SIZE(elish_boe_modes),\n\t.dsi_info = {\n\t\t.type = \"BOE-elish\",\n\t\t.channel = 0,\n\t\t.node = NULL,\n\t},\n\t.width_mm = 127,\n\t.height_mm = 203,\n\t.bpc = 8,\n\t.lanes = 3,\n\t.format = MIPI_DSI_FMT_RGB888,\n\t.mode_flags = MIPI_DSI_MODE_VIDEO | MIPI_DSI_CLOCK_NON_CONTINUOUS | MIPI_DSI_MODE_LPM,\n\t.init_sequence = elish_boe_init_sequence,\n\t.is_dual_dsi = true,\n};\n\nstatic const struct panel_desc elish_csot_desc = {\n\t.modes = elish_csot_modes,\n\t.num_modes = ARRAY_SIZE(elish_csot_modes),\n\t.dsi_info = {\n\t\t.type = \"CSOT-elish\",\n\t\t.channel = 0,\n\t\t.node = NULL,\n\t},\n\t.width_mm = 127,\n\t.height_mm = 203,\n\t.bpc = 8,\n\t.lanes = 3,\n\t.format = MIPI_DSI_FMT_RGB888,\n\t.mode_flags = MIPI_DSI_MODE_VIDEO | MIPI_DSI_CLOCK_NON_CONTINUOUS | MIPI_DSI_MODE_LPM,\n\t.init_sequence = elish_csot_init_sequence,\n\t.is_dual_dsi = true,\n};\n\nstatic const struct panel_desc j606f_boe_desc = {\n\t.modes = j606f_boe_modes,\n\t.num_modes = ARRAY_SIZE(j606f_boe_modes),\n\t.width_mm = 143,\n\t.height_mm = 235,\n\t.bpc = 8,\n\t.lanes = 4,\n\t.format = MIPI_DSI_FMT_RGB888,\n\t.mode_flags = MIPI_DSI_MODE_VIDEO | MIPI_DSI_MODE_VIDEO_BURST |\n\t\t      MIPI_DSI_CLOCK_NON_CONTINUOUS | MIPI_DSI_MODE_LPM,\n\t.init_sequence = j606f_boe_init_sequence,\n\t.has_dcs_backlight = true,\n};\n\nstatic void nt36523_reset(struct panel_info *pinfo)\n{\n\tgpiod_set_value_cansleep(pinfo->reset_gpio, 1);\n\tusleep_range(12000, 13000);\n\tgpiod_set_value_cansleep(pinfo->reset_gpio, 0);\n\tusleep_range(12000, 13000);\n\tgpiod_set_value_cansleep(pinfo->reset_gpio, 1);\n\tusleep_range(12000, 13000);\n\tgpiod_set_value_cansleep(pinfo->reset_gpio, 0);\n\tusleep_range(12000, 13000);\n}\n\nstatic int nt36523_prepare(struct drm_panel *panel)\n{\n\tstruct panel_info *pinfo = to_panel_info(panel);\n\tint ret;\n\n\tif (pinfo->prepared)\n\t\treturn 0;\n\n\tret = regulator_enable(pinfo->vddio);\n\tif (ret) {\n\t\tdev_err(panel->dev, \"failed to enable vddio regulator: %d\\n\", ret);\n\t\treturn ret;\n\t}\n\n\tnt36523_reset(pinfo);\n\n\tret = pinfo->desc->init_sequence(pinfo);\n\tif (ret < 0) {\n\t\tregulator_disable(pinfo->vddio);\n\t\tdev_err(panel->dev, \"failed to initialize panel: %d\\n\", ret);\n\t\treturn ret;\n\t}\n\n\tpinfo->prepared = true;\n\n\treturn 0;\n}\n\nstatic int nt36523_disable(struct drm_panel *panel)\n{\n\tstruct panel_info *pinfo = to_panel_info(panel);\n\tint i, ret;\n\n\tfor (i = 0; i < DSI_NUM_MIN + pinfo->desc->is_dual_dsi; i++) {\n\t\tret = mipi_dsi_dcs_set_display_off(pinfo->dsi[i]);\n\t\tif (ret < 0)\n\t\t\tdev_err(&pinfo->dsi[i]->dev, \"failed to set display off: %d\\n\", ret);\n\t}\n\n\tfor (i = 0; i < DSI_NUM_MIN + pinfo->desc->is_dual_dsi; i++) {\n\t\tret = mipi_dsi_dcs_enter_sleep_mode(pinfo->dsi[i]);\n\t\tif (ret < 0)\n\t\t\tdev_err(&pinfo->dsi[i]->dev, \"failed to enter sleep mode: %d\\n\", ret);\n\t}\n\n\tmsleep(70);\n\n\treturn 0;\n}\n\nstatic int nt36523_unprepare(struct drm_panel *panel)\n{\n\tstruct panel_info *pinfo = to_panel_info(panel);\n\n\tif (!pinfo->prepared)\n\t\treturn 0;\n\n\tgpiod_set_value_cansleep(pinfo->reset_gpio, 1);\n\tregulator_disable(pinfo->vddio);\n\n\tpinfo->prepared = false;\n\n\treturn 0;\n}\n\nstatic void nt36523_remove(struct mipi_dsi_device *dsi)\n{\n\tstruct panel_info *pinfo = mipi_dsi_get_drvdata(dsi);\n\tint ret;\n\n\tret = mipi_dsi_detach(pinfo->dsi[0]);\n\tif (ret < 0)\n\t\tdev_err(&dsi->dev, \"failed to detach from DSI0 host: %d\\n\", ret);\n\n\tif (pinfo->desc->is_dual_dsi) {\n\t\tret = mipi_dsi_detach(pinfo->dsi[1]);\n\t\tif (ret < 0)\n\t\t\tdev_err(&pinfo->dsi[1]->dev, \"failed to detach from DSI1 host: %d\\n\", ret);\n\t\tmipi_dsi_device_unregister(pinfo->dsi[1]);\n\t}\n\n\tdrm_panel_remove(&pinfo->panel);\n}\n\nstatic int nt36523_get_modes(struct drm_panel *panel,\n\t\t\t       struct drm_connector *connector)\n{\n\tstruct panel_info *pinfo = to_panel_info(panel);\n\tint i;\n\n\tfor (i = 0; i < pinfo->desc->num_modes; i++) {\n\t\tconst struct drm_display_mode *m = &pinfo->desc->modes[i];\n\t\tstruct drm_display_mode *mode;\n\n\t\tmode = drm_mode_duplicate(connector->dev, m);\n\t\tif (!mode) {\n\t\t\tdev_err(panel->dev, \"failed to add mode %ux%u@%u\\n\",\n\t\t\t\tm->hdisplay, m->vdisplay, drm_mode_vrefresh(m));\n\t\t\treturn -ENOMEM;\n\t\t}\n\n\t\tmode->type = DRM_MODE_TYPE_DRIVER;\n\t\tif (i == 0)\n\t\t\tmode->type |= DRM_MODE_TYPE_PREFERRED;\n\n\t\tdrm_mode_set_name(mode);\n\t\tdrm_mode_probed_add(connector, mode);\n\t}\n\n\tconnector->display_info.width_mm = pinfo->desc->width_mm;\n\tconnector->display_info.height_mm = pinfo->desc->height_mm;\n\tconnector->display_info.bpc = pinfo->desc->bpc;\n\n\treturn pinfo->desc->num_modes;\n}\n\nstatic enum drm_panel_orientation nt36523_get_orientation(struct drm_panel *panel)\n{\n\tstruct panel_info *pinfo = to_panel_info(panel);\n\n\treturn pinfo->orientation;\n}\n\nstatic const struct drm_panel_funcs nt36523_panel_funcs = {\n\t.disable = nt36523_disable,\n\t.prepare = nt36523_prepare,\n\t.unprepare = nt36523_unprepare,\n\t.get_modes = nt36523_get_modes,\n\t.get_orientation = nt36523_get_orientation,\n};\n\nstatic int nt36523_bl_update_status(struct backlight_device *bl)\n{\n\tstruct mipi_dsi_device *dsi = bl_get_data(bl);\n\tu16 brightness = backlight_get_brightness(bl);\n\tint ret;\n\n\tdsi->mode_flags &= ~MIPI_DSI_MODE_LPM;\n\n\tret = mipi_dsi_dcs_set_display_brightness_large(dsi, brightness);\n\tif (ret < 0)\n\t\treturn ret;\n\n\tdsi->mode_flags |= MIPI_DSI_MODE_LPM;\n\n\treturn 0;\n}\n\nstatic int nt36523_bl_get_brightness(struct backlight_device *bl)\n{\n\tstruct mipi_dsi_device *dsi = bl_get_data(bl);\n\tu16 brightness;\n\tint ret;\n\n\tdsi->mode_flags &= ~MIPI_DSI_MODE_LPM;\n\n\tret = mipi_dsi_dcs_get_display_brightness_large(dsi, &brightness);\n\tif (ret < 0)\n\t\treturn ret;\n\n\tdsi->mode_flags |= MIPI_DSI_MODE_LPM;\n\n\treturn brightness;\n}\n\nstatic const struct backlight_ops nt36523_bl_ops = {\n\t.update_status = nt36523_bl_update_status,\n\t.get_brightness = nt36523_bl_get_brightness,\n};\n\nstatic struct backlight_device *nt36523_create_backlight(struct mipi_dsi_device *dsi)\n{\n\tstruct device *dev = &dsi->dev;\n\tconst struct backlight_properties props = {\n\t\t.type = BACKLIGHT_RAW,\n\t\t.brightness = 512,\n\t\t.max_brightness = 4095,\n\t\t.scale = BACKLIGHT_SCALE_NON_LINEAR,\n\t};\n\n\treturn devm_backlight_device_register(dev, dev_name(dev), dev, dsi,\n\t\t\t\t\t      &nt36523_bl_ops, &props);\n}\n\nstatic int nt36523_probe(struct mipi_dsi_device *dsi)\n{\n\tstruct device *dev = &dsi->dev;\n\tstruct device_node *dsi1;\n\tstruct mipi_dsi_host *dsi1_host;\n\tstruct panel_info *pinfo;\n\tconst struct mipi_dsi_device_info *info;\n\tint i, ret;\n\n\tpinfo = devm_kzalloc(dev, sizeof(*pinfo), GFP_KERNEL);\n\tif (!pinfo)\n\t\treturn -ENOMEM;\n\n\tpinfo->vddio = devm_regulator_get(dev, \"vddio\");\n\tif (IS_ERR(pinfo->vddio))\n\t\treturn dev_err_probe(dev, PTR_ERR(pinfo->vddio), \"failed to get vddio regulator\\n\");\n\n\tpinfo->reset_gpio = devm_gpiod_get(dev, \"reset\", GPIOD_OUT_HIGH);\n\tif (IS_ERR(pinfo->reset_gpio))\n\t\treturn dev_err_probe(dev, PTR_ERR(pinfo->reset_gpio), \"failed to get reset gpio\\n\");\n\n\tpinfo->desc = of_device_get_match_data(dev);\n\tif (!pinfo->desc)\n\t\treturn -ENODEV;\n\n\t \n\tif (pinfo->desc->is_dual_dsi) {\n\t\tinfo = &pinfo->desc->dsi_info;\n\n\t\tdsi1 = of_graph_get_remote_node(dsi->dev.of_node, 1, -1);\n\t\tif (!dsi1) {\n\t\t\tdev_err(dev, \"cannot get secondary DSI node.\\n\");\n\t\t\treturn -ENODEV;\n\t\t}\n\n\t\tdsi1_host = of_find_mipi_dsi_host_by_node(dsi1);\n\t\tof_node_put(dsi1);\n\t\tif (!dsi1_host)\n\t\t\treturn dev_err_probe(dev, -EPROBE_DEFER, \"cannot get secondary DSI host\\n\");\n\n\t\tpinfo->dsi[1] = mipi_dsi_device_register_full(dsi1_host, info);\n\t\tif (IS_ERR(pinfo->dsi[1])) {\n\t\t\tdev_err(dev, \"cannot get secondary DSI device\\n\");\n\t\t\treturn PTR_ERR(pinfo->dsi[1]);\n\t\t}\n\t}\n\n\tpinfo->dsi[0] = dsi;\n\tmipi_dsi_set_drvdata(dsi, pinfo);\n\tdrm_panel_init(&pinfo->panel, dev, &nt36523_panel_funcs, DRM_MODE_CONNECTOR_DSI);\n\n\tret = of_drm_get_panel_orientation(dev->of_node, &pinfo->orientation);\n\tif (ret < 0) {\n\t\tdev_err(dev, \"%pOF: failed to get orientation %d\\n\", dev->of_node, ret);\n\t\treturn ret;\n\t}\n\n\tif (pinfo->desc->has_dcs_backlight) {\n\t\tpinfo->panel.backlight = nt36523_create_backlight(dsi);\n\t\tif (IS_ERR(pinfo->panel.backlight))\n\t\t\treturn dev_err_probe(dev, PTR_ERR(pinfo->panel.backlight),\n\t\t\t\t\t     \"Failed to create backlight\\n\");\n\t} else {\n\t\tret = drm_panel_of_backlight(&pinfo->panel);\n\t\tif (ret)\n\t\t\treturn dev_err_probe(dev, ret, \"Failed to get backlight\\n\");\n\t}\n\n\tdrm_panel_add(&pinfo->panel);\n\n\tfor (i = 0; i < DSI_NUM_MIN + pinfo->desc->is_dual_dsi; i++) {\n\t\tpinfo->dsi[i]->lanes = pinfo->desc->lanes;\n\t\tpinfo->dsi[i]->format = pinfo->desc->format;\n\t\tpinfo->dsi[i]->mode_flags = pinfo->desc->mode_flags;\n\n\t\tret = mipi_dsi_attach(pinfo->dsi[i]);\n\t\tif (ret < 0)\n\t\t\treturn dev_err_probe(dev, ret, \"cannot attach to DSI%d host.\\n\", i);\n\t}\n\n\treturn 0;\n}\n\nstatic const struct of_device_id nt36523_of_match[] = {\n\t{\n\t\t.compatible = \"lenovo,j606f-boe-nt36523w\",\n\t\t.data = &j606f_boe_desc,\n\t},\n\t{\n\t\t.compatible = \"xiaomi,elish-boe-nt36523\",\n\t\t.data = &elish_boe_desc,\n\t},\n\t{\n\t\t.compatible = \"xiaomi,elish-csot-nt36523\",\n\t\t.data = &elish_csot_desc,\n\t},\n\t{},\n};\nMODULE_DEVICE_TABLE(of, nt36523_of_match);\n\nstatic struct mipi_dsi_driver nt36523_driver = {\n\t.probe = nt36523_probe,\n\t.remove = nt36523_remove,\n\t.driver = {\n\t\t.name = \"panel-novatek-nt36523\",\n\t\t.of_match_table = nt36523_of_match,\n\t},\n};\nmodule_mipi_dsi_driver(nt36523_driver);\n\nMODULE_AUTHOR(\"Jianhua Lu <lujianhua000@gmail.com>\");\nMODULE_DESCRIPTION(\"DRM driver for Novatek NT36523 based MIPI DSI panels\");\nMODULE_LICENSE(\"GPL\");\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}