// Seed: 3815892755
module module_0 (
    input  uwire id_0,
    output uwire id_1,
    output tri   id_2,
    input  wor   id_3
    , id_9,
    input  uwire id_4,
    input  wor   id_5,
    input  tri   id_6,
    input  tri   id_7
);
  assign id_2 = 1;
endmodule
module module_1 (
    output supply1 id_0,
    output logic   id_1,
    input  supply0 id_2
);
  wand id_4 = id_4 ? id_2 : id_2;
  supply1 id_5;
  supply0 id_6;
  initial begin
    id_5 = id_6;
    id_1 <= 1;
    id_5 = id_4;
  end
  module_0(
      id_2, id_0, id_0, id_4, id_2, id_4, id_5, id_5
  );
endmodule
