Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.3.1_AR71948 (lin64) Build 2489853 Tue Mar 26 04:18:30 MDT 2019
| Date              : Fri Oct 16 21:18:42 2020
| Host              : wei-Berkeley running 64-bit Ubuntu 18.04.5 LTS
| Command           : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx
| Design            : top
| Device            : xczu28dr-ffvg1517
| Speed File        : -2  PRODUCTION 1.23 10-29-2018
| Temperature Grade : E
------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 1442 register/latch pins with no clock driven by root clock pin: onegbe_test_one_gbe_mgt_clk_p (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 3204 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.941        0.000                      0                13485        0.010        0.000                      0                13419        0.700        0.000                       0                  5316  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                                                                                                                                                                                                                                                                                                                            Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                                                                                                                                                                                                                                                                                                                            ------------         ----------      --------------
clk_100_p                                                                                                                                                                                                                                                                                                                                                                                        {0.000 3.906}        7.812           128.008         
  clk_200m_mmcm                                                                                                                                                                                                                                                                                                                                                                                  {0.000 2.500}        5.000           200.013         
  user_clk_mmcm                                                                                                                                                                                                                                                                                                                                                                                  {0.000 1.953}        3.906           256.016         
clk_pl_0                                                                                                                                                                                                                                                                                                                                                                                         {0.000 5.000}        10.000          100.000         
onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                                                                                                                                                                                                                                                                                                                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                                                                                                                                                                                                                                                                                                                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_100_p                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          1.562        0.000                       0                     3  
  clk_200m_mmcm                                                                                                                                                                                                                                                                                                                                                                                        2.934        0.000                      0                 1164        0.010        0.000                      0                 1164        0.700        0.000                       0                   580  
  user_clk_mmcm                                                                                                                                                                                                                                                                                                                                                                                        1.941        0.000                      0                 1654        0.013        0.000                      0                 1654        1.411        0.000                       0                   760  
clk_pl_0                                                                                                                                                                                                                                                                                                                                                                                               4.372        0.000                      0                 9718        0.013        0.000                      0                 9718        3.500        0.000                       0                  3942  
onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O        7.027        0.000                      0                   50        0.045        0.000                      0                   50        3.725        0.000                       0                    31  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock     To Clock           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------     --------           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
               user_clk_mmcm      999.557        0.000                      0                   33                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                                                                                                                                                                                                                                                                                                                       From Clock                                                                                                                                                                                                                                                                                                                                                                                       To Clock                                                                                                                                                                                                                                                                                                                                                                                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                                                                                                                                                                                                                                                                                                                       ----------                                                                                                                                                                                                                                                                                                                                                                                       --------                                                                                                                                                                                                                                                                                                                                                                                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                                                                                                                                                                                                                                                                                                                                clk_200m_mmcm                                                                                                                                                                                                                                                                                                                                                                                    clk_200m_mmcm                                                                                                                                                                                                                                                                                                                                                                                          3.910        0.000                      0                   31        0.257        0.000                      0                   31  
**async_default**                                                                                                                                                                                                                                                                                                                                                                                clk_pl_0                                                                                                                                                                                                                                                                                                                                                                                         clk_pl_0                                                                                                                                                                                                                                                                                                                                                                                               7.966        0.000                      0                  650        0.145        0.000                      0                  650  
**async_default**                                                                                                                                                                                                                                                                                                                                                                                onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O        7.382        0.000                      0                   18        0.114        0.000                      0                   18  
**async_default**                                                                                                                                                                                                                                                                                                                                                                                user_clk_mmcm                                                                                                                                                                                                                                                                                                                                                                                    user_clk_mmcm                                                                                                                                                                                                                                                                                                                                                                                          2.965        0.000                      0                  134        0.104        0.000                      0                  134  
**default**                                                                                                                                                                                                                                                                                                                                                                                      user_clk_mmcm                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           3.329        0.000                      0                   33                                                                        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_100_p
  To Clock:  clk_100_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.562ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100_p
Waveform(ns):       { 0.000 3.906 }
Period(ns):         7.812
Sources:            { clk_100_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location     Pin
Min Period        n/a     BUFGCE/I           n/a            1.290         7.812       6.522      BUFGCE_X0Y2  zcu111_infr_inst/clk_100_BUFGCE_inst/I
Min Period        n/a     MMCME4_ADV/CLKIN1  n/a            1.071         7.812       6.741      MMCM_X0Y0    zcu111_infr_inst/user_200m_mmcm_inst/CLKIN1
Min Period        n/a     MMCME4_ADV/CLKIN1  n/a            1.071         7.812       6.741      MMCM_X0Y1    zcu111_infr_inst/user_clk_mmcm_inst/CLKIN1
Low Pulse Width   Fast    MMCME4_ADV/CLKIN1  n/a            2.344         3.906       1.562      MMCM_X0Y0    zcu111_infr_inst/user_200m_mmcm_inst/CLKIN1
Low Pulse Width   Fast    MMCME4_ADV/CLKIN1  n/a            2.344         3.906       1.562      MMCM_X0Y1    zcu111_infr_inst/user_clk_mmcm_inst/CLKIN1
Low Pulse Width   Slow    MMCME4_ADV/CLKIN1  n/a            2.344         3.906       1.562      MMCM_X0Y1    zcu111_infr_inst/user_clk_mmcm_inst/CLKIN1
Low Pulse Width   Slow    MMCME4_ADV/CLKIN1  n/a            2.344         3.906       1.562      MMCM_X0Y0    zcu111_infr_inst/user_200m_mmcm_inst/CLKIN1
High Pulse Width  Slow    MMCME4_ADV/CLKIN1  n/a            2.344         3.906       1.562      MMCM_X0Y0    zcu111_infr_inst/user_200m_mmcm_inst/CLKIN1
High Pulse Width  Slow    MMCME4_ADV/CLKIN1  n/a            2.344         3.906       1.562      MMCM_X0Y1    zcu111_infr_inst/user_clk_mmcm_inst/CLKIN1
High Pulse Width  Fast    MMCME4_ADV/CLKIN1  n/a            2.344         3.906       1.562      MMCM_X0Y0    zcu111_infr_inst/user_200m_mmcm_inst/CLKIN1
High Pulse Width  Fast    MMCME4_ADV/CLKIN1  n/a            2.344         3.906       1.562      MMCM_X0Y1    zcu111_infr_inst/user_clk_mmcm_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_200m_mmcm
  To Clock:  clk_200m_mmcm

Setup :            0  Failing Endpoints,  Worst Slack        2.934ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.700ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.934ns  (required time - arrival time)
  Source:                 onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/DRPCLK
                            (rising edge-triggered cell GTYE4_CHANNEL clocked by clk_200m_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gte4_drp_arb_i/do_r_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_200m_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200m_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200m_mmcm rise@5.000ns - clk_200m_mmcm rise@0.000ns)
  Data Path Delay:        1.896ns  (logic 1.048ns (55.274%)  route 0.848ns (44.726%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.043ns = ( 10.043 - 5.000 ) 
    Source Clock Delay      (SCD):    4.891ns
    Clock Pessimism Removal (CPR):    -0.197ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.832ns (routing 1.911ns, distribution 0.921ns)
  Clock Net Delay (Destination): 2.523ns (routing 1.739ns, distribution 0.784ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200m_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.656     0.656 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.706    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.706 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.029    zcu111_infr_inst/clk_100
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.057 r  zcu111_infr_inst/clk_100_BUFGCE_inst/O
                         net (fo=2, routed)           0.857     1.914    zcu111_infr_inst/clk_100_BUFGCE
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.787 r  zcu111_infr_inst/user_200m_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.031    zcu111_infr_inst/clk_200m_mmcm
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.059 r  zcu111_infr_inst/bufg_200m/O
    X0Y3 (CLOCK_ROOT)    net (fo=578, routed)         2.832     4.891    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/drpclk_in[0]
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                                r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/DRPCLK
  -------------------------------------------------------------------    -------------------
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL (Prop_GTYE4_CHANNEL_DRPCLK_DRPRDY)
                                                      0.830     5.721 r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/DRPRDY
                         net (fo=2, routed)           0.245     5.966    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gte4_drp_arb_i/gen_gtwizard_gtye4.drprdy_int
    SLICE_X0Y236         LUT4 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.068     6.034 r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gte4_drp_arb_i/drp_state[6]_i_2__0/O
                         net (fo=5, routed)           0.150     6.184    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gte4_drp_arb_i/drp_state[6]_i_2__0_n_0
    SLICE_X1Y237         LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.150     6.334 r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gte4_drp_arb_i/drp_state[6]_i_1/O
                         net (fo=17, routed)          0.453     6.787    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gte4_drp_arb_i/do_r
    SLICE_X0Y242         FDRE                                         r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gte4_drp_arb_i/do_r_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_200m_mmcm rise edge)
                                                      5.000     5.000 r  
    AL16                                              0.000     5.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     5.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.546     5.546 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     5.586    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.586 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     5.873    zcu111_infr_inst/clk_100
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.897 r  zcu111_infr_inst/clk_100_BUFGCE_inst/O
                         net (fo=2, routed)           0.755     6.652    zcu111_infr_inst/clk_100_BUFGCE
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     7.282 r  zcu111_infr_inst/user_200m_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.214     7.496    zcu111_infr_inst/clk_200m_mmcm
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.520 r  zcu111_infr_inst/bufg_200m/O
    X0Y3 (CLOCK_ROOT)    net (fo=578, routed)         2.523    10.043    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gte4_drp_arb_i/drpclk_in[0]
    SLICE_X0Y242         FDRE                                         r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gte4_drp_arb_i/do_r_reg[12]/C
                         clock pessimism             -0.197     9.846    
                         clock uncertainty           -0.064     9.782    
    SLICE_X0Y242         FDRE (Setup_HFF2_SLICEL_C_CE)
                                                     -0.060     9.722    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gte4_drp_arb_i/do_r_reg[12]
  -------------------------------------------------------------------
                         required time                          9.722    
                         arrival time                          -6.787    
  -------------------------------------------------------------------
                         slack                                  2.934    

Slack (MET) :             2.934ns  (required time - arrival time)
  Source:                 onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/DRPCLK
                            (rising edge-triggered cell GTYE4_CHANNEL clocked by clk_200m_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gte4_drp_arb_i/do_r_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_200m_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200m_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200m_mmcm rise@5.000ns - clk_200m_mmcm rise@0.000ns)
  Data Path Delay:        1.896ns  (logic 1.048ns (55.274%)  route 0.848ns (44.726%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.043ns = ( 10.043 - 5.000 ) 
    Source Clock Delay      (SCD):    4.891ns
    Clock Pessimism Removal (CPR):    -0.197ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.832ns (routing 1.911ns, distribution 0.921ns)
  Clock Net Delay (Destination): 2.523ns (routing 1.739ns, distribution 0.784ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200m_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.656     0.656 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.706    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.706 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.029    zcu111_infr_inst/clk_100
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.057 r  zcu111_infr_inst/clk_100_BUFGCE_inst/O
                         net (fo=2, routed)           0.857     1.914    zcu111_infr_inst/clk_100_BUFGCE
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.787 r  zcu111_infr_inst/user_200m_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.031    zcu111_infr_inst/clk_200m_mmcm
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.059 r  zcu111_infr_inst/bufg_200m/O
    X0Y3 (CLOCK_ROOT)    net (fo=578, routed)         2.832     4.891    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/drpclk_in[0]
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                                r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/DRPCLK
  -------------------------------------------------------------------    -------------------
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL (Prop_GTYE4_CHANNEL_DRPCLK_DRPRDY)
                                                      0.830     5.721 r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/DRPRDY
                         net (fo=2, routed)           0.245     5.966    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gte4_drp_arb_i/gen_gtwizard_gtye4.drprdy_int
    SLICE_X0Y236         LUT4 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.068     6.034 r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gte4_drp_arb_i/drp_state[6]_i_2__0/O
                         net (fo=5, routed)           0.150     6.184    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gte4_drp_arb_i/drp_state[6]_i_2__0_n_0
    SLICE_X1Y237         LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.150     6.334 r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gte4_drp_arb_i/drp_state[6]_i_1/O
                         net (fo=17, routed)          0.453     6.787    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gte4_drp_arb_i/do_r
    SLICE_X0Y242         FDRE                                         r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gte4_drp_arb_i/do_r_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_200m_mmcm rise edge)
                                                      5.000     5.000 r  
    AL16                                              0.000     5.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     5.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.546     5.546 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     5.586    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.586 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     5.873    zcu111_infr_inst/clk_100
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.897 r  zcu111_infr_inst/clk_100_BUFGCE_inst/O
                         net (fo=2, routed)           0.755     6.652    zcu111_infr_inst/clk_100_BUFGCE
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     7.282 r  zcu111_infr_inst/user_200m_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.214     7.496    zcu111_infr_inst/clk_200m_mmcm
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.520 r  zcu111_infr_inst/bufg_200m/O
    X0Y3 (CLOCK_ROOT)    net (fo=578, routed)         2.523    10.043    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gte4_drp_arb_i/drpclk_in[0]
    SLICE_X0Y242         FDRE                                         r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gte4_drp_arb_i/do_r_reg[14]/C
                         clock pessimism             -0.197     9.846    
                         clock uncertainty           -0.064     9.782    
    SLICE_X0Y242         FDRE (Setup_GFF2_SLICEL_C_CE)
                                                     -0.060     9.722    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gte4_drp_arb_i/do_r_reg[14]
  -------------------------------------------------------------------
                         required time                          9.722    
                         arrival time                          -6.787    
  -------------------------------------------------------------------
                         slack                                  2.934    

Slack (MET) :             2.934ns  (required time - arrival time)
  Source:                 onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/DRPCLK
                            (rising edge-triggered cell GTYE4_CHANNEL clocked by clk_200m_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gte4_drp_arb_i/do_r_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_200m_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200m_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200m_mmcm rise@5.000ns - clk_200m_mmcm rise@0.000ns)
  Data Path Delay:        1.896ns  (logic 1.048ns (55.274%)  route 0.848ns (44.726%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.043ns = ( 10.043 - 5.000 ) 
    Source Clock Delay      (SCD):    4.891ns
    Clock Pessimism Removal (CPR):    -0.197ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.832ns (routing 1.911ns, distribution 0.921ns)
  Clock Net Delay (Destination): 2.523ns (routing 1.739ns, distribution 0.784ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200m_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.656     0.656 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.706    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.706 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.029    zcu111_infr_inst/clk_100
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.057 r  zcu111_infr_inst/clk_100_BUFGCE_inst/O
                         net (fo=2, routed)           0.857     1.914    zcu111_infr_inst/clk_100_BUFGCE
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.787 r  zcu111_infr_inst/user_200m_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.031    zcu111_infr_inst/clk_200m_mmcm
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.059 r  zcu111_infr_inst/bufg_200m/O
    X0Y3 (CLOCK_ROOT)    net (fo=578, routed)         2.832     4.891    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/drpclk_in[0]
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                                r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/DRPCLK
  -------------------------------------------------------------------    -------------------
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL (Prop_GTYE4_CHANNEL_DRPCLK_DRPRDY)
                                                      0.830     5.721 r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/DRPRDY
                         net (fo=2, routed)           0.245     5.966    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gte4_drp_arb_i/gen_gtwizard_gtye4.drprdy_int
    SLICE_X0Y236         LUT4 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.068     6.034 r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gte4_drp_arb_i/drp_state[6]_i_2__0/O
                         net (fo=5, routed)           0.150     6.184    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gte4_drp_arb_i/drp_state[6]_i_2__0_n_0
    SLICE_X1Y237         LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.150     6.334 r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gte4_drp_arb_i/drp_state[6]_i_1/O
                         net (fo=17, routed)          0.453     6.787    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gte4_drp_arb_i/do_r
    SLICE_X0Y242         FDRE                                         r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gte4_drp_arb_i/do_r_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_200m_mmcm rise edge)
                                                      5.000     5.000 r  
    AL16                                              0.000     5.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     5.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.546     5.546 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     5.586    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.586 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     5.873    zcu111_infr_inst/clk_100
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.897 r  zcu111_infr_inst/clk_100_BUFGCE_inst/O
                         net (fo=2, routed)           0.755     6.652    zcu111_infr_inst/clk_100_BUFGCE
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     7.282 r  zcu111_infr_inst/user_200m_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.214     7.496    zcu111_infr_inst/clk_200m_mmcm
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.520 r  zcu111_infr_inst/bufg_200m/O
    X0Y3 (CLOCK_ROOT)    net (fo=578, routed)         2.523    10.043    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gte4_drp_arb_i/drpclk_in[0]
    SLICE_X0Y242         FDRE                                         r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gte4_drp_arb_i/do_r_reg[4]/C
                         clock pessimism             -0.197     9.846    
                         clock uncertainty           -0.064     9.782    
    SLICE_X0Y242         FDRE (Setup_FFF2_SLICEL_C_CE)
                                                     -0.060     9.722    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gte4_drp_arb_i/do_r_reg[4]
  -------------------------------------------------------------------
                         required time                          9.722    
                         arrival time                          -6.787    
  -------------------------------------------------------------------
                         slack                                  2.934    

Slack (MET) :             2.934ns  (required time - arrival time)
  Source:                 onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/DRPCLK
                            (rising edge-triggered cell GTYE4_CHANNEL clocked by clk_200m_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gte4_drp_arb_i/do_r_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_200m_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200m_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200m_mmcm rise@5.000ns - clk_200m_mmcm rise@0.000ns)
  Data Path Delay:        1.896ns  (logic 1.048ns (55.274%)  route 0.848ns (44.726%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.043ns = ( 10.043 - 5.000 ) 
    Source Clock Delay      (SCD):    4.891ns
    Clock Pessimism Removal (CPR):    -0.197ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.832ns (routing 1.911ns, distribution 0.921ns)
  Clock Net Delay (Destination): 2.523ns (routing 1.739ns, distribution 0.784ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200m_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.656     0.656 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.706    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.706 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.029    zcu111_infr_inst/clk_100
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.057 r  zcu111_infr_inst/clk_100_BUFGCE_inst/O
                         net (fo=2, routed)           0.857     1.914    zcu111_infr_inst/clk_100_BUFGCE
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.787 r  zcu111_infr_inst/user_200m_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.031    zcu111_infr_inst/clk_200m_mmcm
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.059 r  zcu111_infr_inst/bufg_200m/O
    X0Y3 (CLOCK_ROOT)    net (fo=578, routed)         2.832     4.891    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/drpclk_in[0]
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                                r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/DRPCLK
  -------------------------------------------------------------------    -------------------
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL (Prop_GTYE4_CHANNEL_DRPCLK_DRPRDY)
                                                      0.830     5.721 r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/DRPRDY
                         net (fo=2, routed)           0.245     5.966    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gte4_drp_arb_i/gen_gtwizard_gtye4.drprdy_int
    SLICE_X0Y236         LUT4 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.068     6.034 r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gte4_drp_arb_i/drp_state[6]_i_2__0/O
                         net (fo=5, routed)           0.150     6.184    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gte4_drp_arb_i/drp_state[6]_i_2__0_n_0
    SLICE_X1Y237         LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.150     6.334 r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gte4_drp_arb_i/drp_state[6]_i_1/O
                         net (fo=17, routed)          0.453     6.787    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gte4_drp_arb_i/do_r
    SLICE_X0Y242         FDRE                                         r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gte4_drp_arb_i/do_r_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_200m_mmcm rise edge)
                                                      5.000     5.000 r  
    AL16                                              0.000     5.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     5.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.546     5.546 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     5.586    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.586 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     5.873    zcu111_infr_inst/clk_100
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.897 r  zcu111_infr_inst/clk_100_BUFGCE_inst/O
                         net (fo=2, routed)           0.755     6.652    zcu111_infr_inst/clk_100_BUFGCE
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     7.282 r  zcu111_infr_inst/user_200m_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.214     7.496    zcu111_infr_inst/clk_200m_mmcm
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.520 r  zcu111_infr_inst/bufg_200m/O
    X0Y3 (CLOCK_ROOT)    net (fo=578, routed)         2.523    10.043    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gte4_drp_arb_i/drpclk_in[0]
    SLICE_X0Y242         FDRE                                         r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gte4_drp_arb_i/do_r_reg[8]/C
                         clock pessimism             -0.197     9.846    
                         clock uncertainty           -0.064     9.782    
    SLICE_X0Y242         FDRE (Setup_EFF2_SLICEL_C_CE)
                                                     -0.060     9.722    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gte4_drp_arb_i/do_r_reg[8]
  -------------------------------------------------------------------
                         required time                          9.722    
                         arrival time                          -6.787    
  -------------------------------------------------------------------
                         slack                                  2.934    

Slack (MET) :             2.965ns  (required time - arrival time)
  Source:                 onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/wait_ctr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_200m_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/wait_ctr_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_200m_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200m_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200m_mmcm rise@5.000ns - clk_200m_mmcm rise@0.000ns)
  Data Path Delay:        1.797ns  (logic 0.589ns (32.777%)  route 1.208ns (67.223%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.036ns = ( 10.036 - 5.000 ) 
    Source Clock Delay      (SCD):    4.886ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.827ns (routing 1.911ns, distribution 0.916ns)
  Clock Net Delay (Destination): 2.516ns (routing 1.739ns, distribution 0.777ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200m_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.656     0.656 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.706    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.706 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.029    zcu111_infr_inst/clk_100
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.057 r  zcu111_infr_inst/clk_100_BUFGCE_inst/O
                         net (fo=2, routed)           0.857     1.914    zcu111_infr_inst/clk_100_BUFGCE
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.787 r  zcu111_infr_inst/user_200m_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.031    zcu111_infr_inst/clk_200m_mmcm
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.059 r  zcu111_infr_inst/bufg_200m/O
    X0Y3 (CLOCK_ROOT)    net (fo=578, routed)         2.827     4.886    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/drpclk_in[0]
    SLICE_X4Y244         FDRE                                         r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/wait_ctr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y244         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     4.967 r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/wait_ctr_reg[9]/Q
                         net (fo=5, routed)           0.160     5.127    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/wait_ctr_reg_n_0_[9]
    SLICE_X3Y244         LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.157     5.284 r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/wait_ctr[24]_i_15/O
                         net (fo=3, routed)           0.230     5.514    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/wait_ctr[24]_i_15_n_0
    SLICE_X3Y244         LUT5 (Prop_C5LUT_SLICEL_I4_O)
                                                      0.098     5.612 f  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/wait_ctr[24]_i_11/O
                         net (fo=2, routed)           0.177     5.789    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/wait_ctr[24]_i_11_n_0
    SLICE_X4Y243         LUT5 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.165     5.954 f  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/wait_ctr[24]_i_5/O
                         net (fo=5, routed)           0.304     6.258    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/wait_ctr_reg[10]_0
    SLICE_X6Y242         LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.088     6.346 r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/wait_ctr[24]_i_1/O
                         net (fo=25, routed)          0.337     6.683    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/wait_ctr[24]_i_1_n_0
    SLICE_X6Y244         FDRE                                         r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/wait_ctr_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_200m_mmcm rise edge)
                                                      5.000     5.000 r  
    AL16                                              0.000     5.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     5.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.546     5.546 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     5.586    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.586 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     5.873    zcu111_infr_inst/clk_100
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.897 r  zcu111_infr_inst/clk_100_BUFGCE_inst/O
                         net (fo=2, routed)           0.755     6.652    zcu111_infr_inst/clk_100_BUFGCE
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     7.282 r  zcu111_infr_inst/user_200m_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.214     7.496    zcu111_infr_inst/clk_200m_mmcm
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.520 r  zcu111_infr_inst/bufg_200m/O
    X0Y3 (CLOCK_ROOT)    net (fo=578, routed)         2.516    10.036    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/drpclk_in[0]
    SLICE_X6Y244         FDRE                                         r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/wait_ctr_reg[16]/C
                         clock pessimism             -0.250     9.786    
                         clock uncertainty           -0.064     9.722    
    SLICE_X6Y244         FDRE (Setup_DFF_SLICEM_C_R)
                                                     -0.074     9.648    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/wait_ctr_reg[16]
  -------------------------------------------------------------------
                         required time                          9.648    
                         arrival time                          -6.683    
  -------------------------------------------------------------------
                         slack                                  2.965    

Slack (MET) :             2.965ns  (required time - arrival time)
  Source:                 onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/wait_ctr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_200m_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/wait_ctr_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_200m_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200m_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200m_mmcm rise@5.000ns - clk_200m_mmcm rise@0.000ns)
  Data Path Delay:        1.797ns  (logic 0.589ns (32.777%)  route 1.208ns (67.223%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.036ns = ( 10.036 - 5.000 ) 
    Source Clock Delay      (SCD):    4.886ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.827ns (routing 1.911ns, distribution 0.916ns)
  Clock Net Delay (Destination): 2.516ns (routing 1.739ns, distribution 0.777ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200m_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.656     0.656 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.706    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.706 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.029    zcu111_infr_inst/clk_100
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.057 r  zcu111_infr_inst/clk_100_BUFGCE_inst/O
                         net (fo=2, routed)           0.857     1.914    zcu111_infr_inst/clk_100_BUFGCE
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.787 r  zcu111_infr_inst/user_200m_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.031    zcu111_infr_inst/clk_200m_mmcm
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.059 r  zcu111_infr_inst/bufg_200m/O
    X0Y3 (CLOCK_ROOT)    net (fo=578, routed)         2.827     4.886    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/drpclk_in[0]
    SLICE_X4Y244         FDRE                                         r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/wait_ctr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y244         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     4.967 r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/wait_ctr_reg[9]/Q
                         net (fo=5, routed)           0.160     5.127    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/wait_ctr_reg_n_0_[9]
    SLICE_X3Y244         LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.157     5.284 r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/wait_ctr[24]_i_15/O
                         net (fo=3, routed)           0.230     5.514    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/wait_ctr[24]_i_15_n_0
    SLICE_X3Y244         LUT5 (Prop_C5LUT_SLICEL_I4_O)
                                                      0.098     5.612 f  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/wait_ctr[24]_i_11/O
                         net (fo=2, routed)           0.177     5.789    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/wait_ctr[24]_i_11_n_0
    SLICE_X4Y243         LUT5 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.165     5.954 f  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/wait_ctr[24]_i_5/O
                         net (fo=5, routed)           0.304     6.258    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/wait_ctr_reg[10]_0
    SLICE_X6Y242         LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.088     6.346 r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/wait_ctr[24]_i_1/O
                         net (fo=25, routed)          0.337     6.683    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/wait_ctr[24]_i_1_n_0
    SLICE_X6Y244         FDRE                                         r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/wait_ctr_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_200m_mmcm rise edge)
                                                      5.000     5.000 r  
    AL16                                              0.000     5.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     5.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.546     5.546 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     5.586    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.586 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     5.873    zcu111_infr_inst/clk_100
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.897 r  zcu111_infr_inst/clk_100_BUFGCE_inst/O
                         net (fo=2, routed)           0.755     6.652    zcu111_infr_inst/clk_100_BUFGCE
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     7.282 r  zcu111_infr_inst/user_200m_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.214     7.496    zcu111_infr_inst/clk_200m_mmcm
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.520 r  zcu111_infr_inst/bufg_200m/O
    X0Y3 (CLOCK_ROOT)    net (fo=578, routed)         2.516    10.036    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/drpclk_in[0]
    SLICE_X6Y244         FDRE                                         r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/wait_ctr_reg[8]/C
                         clock pessimism             -0.250     9.786    
                         clock uncertainty           -0.064     9.722    
    SLICE_X6Y244         FDRE (Setup_DFF2_SLICEM_C_R)
                                                     -0.074     9.648    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/wait_ctr_reg[8]
  -------------------------------------------------------------------
                         required time                          9.648    
                         arrival time                          -6.683    
  -------------------------------------------------------------------
                         slack                                  2.965    

Slack (MET) :             2.980ns  (required time - arrival time)
  Source:                 onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/DRPCLK
                            (rising edge-triggered cell GTYE4_CHANNEL clocked by clk_200m_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gte4_drp_arb_i/do_r_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_200m_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200m_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200m_mmcm rise@5.000ns - clk_200m_mmcm rise@0.000ns)
  Data Path Delay:        1.849ns  (logic 1.048ns (56.679%)  route 0.801ns (43.321%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.041ns = ( 10.041 - 5.000 ) 
    Source Clock Delay      (SCD):    4.891ns
    Clock Pessimism Removal (CPR):    -0.197ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.832ns (routing 1.911ns, distribution 0.921ns)
  Clock Net Delay (Destination): 2.521ns (routing 1.739ns, distribution 0.782ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200m_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.656     0.656 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.706    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.706 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.029    zcu111_infr_inst/clk_100
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.057 r  zcu111_infr_inst/clk_100_BUFGCE_inst/O
                         net (fo=2, routed)           0.857     1.914    zcu111_infr_inst/clk_100_BUFGCE
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.787 r  zcu111_infr_inst/user_200m_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.031    zcu111_infr_inst/clk_200m_mmcm
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.059 r  zcu111_infr_inst/bufg_200m/O
    X0Y3 (CLOCK_ROOT)    net (fo=578, routed)         2.832     4.891    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/drpclk_in[0]
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL                                r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/DRPCLK
  -------------------------------------------------------------------    -------------------
    GTYE4_CHANNEL_X0Y4   GTYE4_CHANNEL (Prop_GTYE4_CHANNEL_DRPCLK_DRPRDY)
                                                      0.830     5.721 r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/DRPRDY
                         net (fo=2, routed)           0.245     5.966    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gte4_drp_arb_i/gen_gtwizard_gtye4.drprdy_int
    SLICE_X0Y236         LUT4 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.068     6.034 r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gte4_drp_arb_i/drp_state[6]_i_2__0/O
                         net (fo=5, routed)           0.150     6.184    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gte4_drp_arb_i/drp_state[6]_i_2__0_n_0
    SLICE_X1Y237         LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.150     6.334 r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gte4_drp_arb_i/drp_state[6]_i_1/O
                         net (fo=17, routed)          0.406     6.740    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gte4_drp_arb_i/do_r
    SLICE_X0Y242         FDRE                                         r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gte4_drp_arb_i/do_r_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_200m_mmcm rise edge)
                                                      5.000     5.000 r  
    AL16                                              0.000     5.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     5.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.546     5.546 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     5.586    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.586 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     5.873    zcu111_infr_inst/clk_100
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.897 r  zcu111_infr_inst/clk_100_BUFGCE_inst/O
                         net (fo=2, routed)           0.755     6.652    zcu111_infr_inst/clk_100_BUFGCE
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     7.282 r  zcu111_infr_inst/user_200m_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.214     7.496    zcu111_infr_inst/clk_200m_mmcm
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.520 r  zcu111_infr_inst/bufg_200m/O
    X0Y3 (CLOCK_ROOT)    net (fo=578, routed)         2.521    10.041    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gte4_drp_arb_i/drpclk_in[0]
    SLICE_X0Y242         FDRE                                         r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gte4_drp_arb_i/do_r_reg[3]/C
                         clock pessimism             -0.197     9.844    
                         clock uncertainty           -0.064     9.780    
    SLICE_X0Y242         FDRE (Setup_AFF_SLICEL_C_CE)
                                                     -0.060     9.720    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gte4_drp_arb_i/do_r_reg[3]
  -------------------------------------------------------------------
                         required time                          9.720    
                         arrival time                          -6.740    
  -------------------------------------------------------------------
                         slack                                  2.980    

Slack (MET) :             2.992ns  (required time - arrival time)
  Source:                 onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/wait_ctr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_200m_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/wait_ctr_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_200m_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200m_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200m_mmcm rise@5.000ns - clk_200m_mmcm rise@0.000ns)
  Data Path Delay:        1.795ns  (logic 0.564ns (31.421%)  route 1.231ns (68.579%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.043ns = ( 10.043 - 5.000 ) 
    Source Clock Delay      (SCD):    4.868ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.809ns (routing 1.911ns, distribution 0.898ns)
  Clock Net Delay (Destination): 2.523ns (routing 1.739ns, distribution 0.784ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200m_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.656     0.656 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.706    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.706 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.029    zcu111_infr_inst/clk_100
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.057 r  zcu111_infr_inst/clk_100_BUFGCE_inst/O
                         net (fo=2, routed)           0.857     1.914    zcu111_infr_inst/clk_100_BUFGCE
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.787 r  zcu111_infr_inst/user_200m_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.031    zcu111_infr_inst/clk_200m_mmcm
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.059 r  zcu111_infr_inst/bufg_200m/O
    X0Y3 (CLOCK_ROOT)    net (fo=578, routed)         2.809     4.868    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/drpclk_in[0]
    SLICE_X6Y244         FDRE                                         r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/wait_ctr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y244         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     4.948 r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/wait_ctr_reg[8]/Q
                         net (fo=5, routed)           0.194     5.142    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/wait_ctr_reg_n_0_[8]
    SLICE_X3Y244         LUT3 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.133     5.275 r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/wait_ctr[24]_i_15/O
                         net (fo=3, routed)           0.230     5.505    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/wait_ctr[24]_i_15_n_0
    SLICE_X3Y244         LUT5 (Prop_C5LUT_SLICEL_I4_O)
                                                      0.098     5.603 f  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/wait_ctr[24]_i_11/O
                         net (fo=2, routed)           0.177     5.780    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/wait_ctr[24]_i_11_n_0
    SLICE_X4Y243         LUT5 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.165     5.945 f  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/wait_ctr[24]_i_5/O
                         net (fo=5, routed)           0.304     6.249    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/wait_ctr_reg[10]_0
    SLICE_X6Y242         LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.088     6.337 r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/wait_ctr[24]_i_1/O
                         net (fo=25, routed)          0.326     6.663    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/wait_ctr[24]_i_1_n_0
    SLICE_X4Y245         FDRE                                         r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/wait_ctr_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_200m_mmcm rise edge)
                                                      5.000     5.000 r  
    AL16                                              0.000     5.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     5.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.546     5.546 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     5.586    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.586 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     5.873    zcu111_infr_inst/clk_100
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.897 r  zcu111_infr_inst/clk_100_BUFGCE_inst/O
                         net (fo=2, routed)           0.755     6.652    zcu111_infr_inst/clk_100_BUFGCE
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     7.282 r  zcu111_infr_inst/user_200m_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.214     7.496    zcu111_infr_inst/clk_200m_mmcm
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.520 r  zcu111_infr_inst/bufg_200m/O
    X0Y3 (CLOCK_ROOT)    net (fo=578, routed)         2.523    10.043    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/drpclk_in[0]
    SLICE_X4Y245         FDRE                                         r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/wait_ctr_reg[17]/C
                         clock pessimism             -0.250     9.793    
                         clock uncertainty           -0.064     9.729    
    SLICE_X4Y245         FDRE (Setup_CFF_SLICEL_C_R)
                                                     -0.074     9.655    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/wait_ctr_reg[17]
  -------------------------------------------------------------------
                         required time                          9.655    
                         arrival time                          -6.663    
  -------------------------------------------------------------------
                         slack                                  2.992    

Slack (MET) :             2.992ns  (required time - arrival time)
  Source:                 onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/wait_ctr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_200m_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/wait_ctr_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_200m_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200m_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200m_mmcm rise@5.000ns - clk_200m_mmcm rise@0.000ns)
  Data Path Delay:        1.795ns  (logic 0.564ns (31.421%)  route 1.231ns (68.579%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.043ns = ( 10.043 - 5.000 ) 
    Source Clock Delay      (SCD):    4.868ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.809ns (routing 1.911ns, distribution 0.898ns)
  Clock Net Delay (Destination): 2.523ns (routing 1.739ns, distribution 0.784ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200m_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.656     0.656 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.706    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.706 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.029    zcu111_infr_inst/clk_100
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.057 r  zcu111_infr_inst/clk_100_BUFGCE_inst/O
                         net (fo=2, routed)           0.857     1.914    zcu111_infr_inst/clk_100_BUFGCE
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.787 r  zcu111_infr_inst/user_200m_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.031    zcu111_infr_inst/clk_200m_mmcm
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.059 r  zcu111_infr_inst/bufg_200m/O
    X0Y3 (CLOCK_ROOT)    net (fo=578, routed)         2.809     4.868    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/drpclk_in[0]
    SLICE_X6Y244         FDRE                                         r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/wait_ctr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y244         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     4.948 r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/wait_ctr_reg[8]/Q
                         net (fo=5, routed)           0.194     5.142    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/wait_ctr_reg_n_0_[8]
    SLICE_X3Y244         LUT3 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.133     5.275 r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/wait_ctr[24]_i_15/O
                         net (fo=3, routed)           0.230     5.505    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/wait_ctr[24]_i_15_n_0
    SLICE_X3Y244         LUT5 (Prop_C5LUT_SLICEL_I4_O)
                                                      0.098     5.603 f  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/wait_ctr[24]_i_11/O
                         net (fo=2, routed)           0.177     5.780    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/wait_ctr[24]_i_11_n_0
    SLICE_X4Y243         LUT5 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.165     5.945 f  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/wait_ctr[24]_i_5/O
                         net (fo=5, routed)           0.304     6.249    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/wait_ctr_reg[10]_0
    SLICE_X6Y242         LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.088     6.337 r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/wait_ctr[24]_i_1/O
                         net (fo=25, routed)          0.326     6.663    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/wait_ctr[24]_i_1_n_0
    SLICE_X4Y245         FDRE                                         r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/wait_ctr_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_200m_mmcm rise edge)
                                                      5.000     5.000 r  
    AL16                                              0.000     5.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     5.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.546     5.546 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     5.586    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.586 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     5.873    zcu111_infr_inst/clk_100
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.897 r  zcu111_infr_inst/clk_100_BUFGCE_inst/O
                         net (fo=2, routed)           0.755     6.652    zcu111_infr_inst/clk_100_BUFGCE
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     7.282 r  zcu111_infr_inst/user_200m_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.214     7.496    zcu111_infr_inst/clk_200m_mmcm
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.520 r  zcu111_infr_inst/bufg_200m/O
    X0Y3 (CLOCK_ROOT)    net (fo=578, routed)         2.523    10.043    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/drpclk_in[0]
    SLICE_X4Y245         FDRE                                         r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/wait_ctr_reg[18]/C
                         clock pessimism             -0.250     9.793    
                         clock uncertainty           -0.064     9.729    
    SLICE_X4Y245         FDRE (Setup_BFF_SLICEL_C_R)
                                                     -0.074     9.655    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/wait_ctr_reg[18]
  -------------------------------------------------------------------
                         required time                          9.655    
                         arrival time                          -6.663    
  -------------------------------------------------------------------
                         slack                                  2.992    

Slack (MET) :             2.992ns  (required time - arrival time)
  Source:                 onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/wait_ctr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_200m_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/wait_ctr_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_200m_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200m_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200m_mmcm rise@5.000ns - clk_200m_mmcm rise@0.000ns)
  Data Path Delay:        1.795ns  (logic 0.564ns (31.421%)  route 1.231ns (68.579%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.043ns = ( 10.043 - 5.000 ) 
    Source Clock Delay      (SCD):    4.868ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.809ns (routing 1.911ns, distribution 0.898ns)
  Clock Net Delay (Destination): 2.523ns (routing 1.739ns, distribution 0.784ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200m_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.656     0.656 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.706    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.706 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.029    zcu111_infr_inst/clk_100
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.057 r  zcu111_infr_inst/clk_100_BUFGCE_inst/O
                         net (fo=2, routed)           0.857     1.914    zcu111_infr_inst/clk_100_BUFGCE
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.787 r  zcu111_infr_inst/user_200m_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.031    zcu111_infr_inst/clk_200m_mmcm
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.059 r  zcu111_infr_inst/bufg_200m/O
    X0Y3 (CLOCK_ROOT)    net (fo=578, routed)         2.809     4.868    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/drpclk_in[0]
    SLICE_X6Y244         FDRE                                         r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/wait_ctr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y244         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     4.948 r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/wait_ctr_reg[8]/Q
                         net (fo=5, routed)           0.194     5.142    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/wait_ctr_reg_n_0_[8]
    SLICE_X3Y244         LUT3 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.133     5.275 r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/wait_ctr[24]_i_15/O
                         net (fo=3, routed)           0.230     5.505    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/wait_ctr[24]_i_15_n_0
    SLICE_X3Y244         LUT5 (Prop_C5LUT_SLICEL_I4_O)
                                                      0.098     5.603 f  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/wait_ctr[24]_i_11/O
                         net (fo=2, routed)           0.177     5.780    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/wait_ctr[24]_i_11_n_0
    SLICE_X4Y243         LUT5 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.165     5.945 f  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/wait_ctr[24]_i_5/O
                         net (fo=5, routed)           0.304     6.249    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/wait_ctr_reg[10]_0
    SLICE_X6Y242         LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.088     6.337 r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/wait_ctr[24]_i_1/O
                         net (fo=25, routed)          0.326     6.663    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/wait_ctr[24]_i_1_n_0
    SLICE_X4Y245         FDRE                                         r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/wait_ctr_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_200m_mmcm rise edge)
                                                      5.000     5.000 r  
    AL16                                              0.000     5.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     5.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.546     5.546 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     5.586    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.586 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     5.873    zcu111_infr_inst/clk_100
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.897 r  zcu111_infr_inst/clk_100_BUFGCE_inst/O
                         net (fo=2, routed)           0.755     6.652    zcu111_infr_inst/clk_100_BUFGCE
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     7.282 r  zcu111_infr_inst/user_200m_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.214     7.496    zcu111_infr_inst/clk_200m_mmcm
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.520 r  zcu111_infr_inst/bufg_200m/O
    X0Y3 (CLOCK_ROOT)    net (fo=578, routed)         2.523    10.043    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/drpclk_in[0]
    SLICE_X4Y245         FDRE                                         r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/wait_ctr_reg[20]/C
                         clock pessimism             -0.250     9.793    
                         clock uncertainty           -0.064     9.729    
    SLICE_X4Y245         FDRE (Setup_AFF_SLICEL_C_R)
                                                     -0.074     9.655    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/wait_ctr_reg[20]
  -------------------------------------------------------------------
                         required time                          9.655    
                         arrival time                          -6.663    
  -------------------------------------------------------------------
                         slack                                  2.992    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/daddr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_200m_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gte4_drp_arb_i/addr_i_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_200m_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200m_mmcm
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_200m_mmcm rise@0.000ns - clk_200m_mmcm rise@0.000ns)
  Data Path Delay:        0.179ns  (logic 0.058ns (32.402%)  route 0.121ns (67.598%))
  Logic Levels:           0  
  Clock Path Skew:        0.109ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.908ns
    Source Clock Delay      (SCD):    5.049ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Net Delay (Source):      2.529ns (routing 1.739ns, distribution 0.790ns)
  Clock Net Delay (Destination): 2.849ns (routing 1.911ns, distribution 0.938ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200m_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.546     0.546 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.586    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.586 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     0.873    zcu111_infr_inst/clk_100
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.897 r  zcu111_infr_inst/clk_100_BUFGCE_inst/O
                         net (fo=2, routed)           0.755     1.652    zcu111_infr_inst/clk_100_BUFGCE
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     2.282 r  zcu111_infr_inst/user_200m_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.214     2.496    zcu111_infr_inst/clk_200m_mmcm
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.520 r  zcu111_infr_inst/bufg_200m/O
    X0Y3 (CLOCK_ROOT)    net (fo=578, routed)         2.529     5.049    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/drpclk_in[0]
    SLICE_X3Y241         FDRE                                         r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/daddr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y241         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.058     5.107 r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/daddr_reg[6]/Q
                         net (fo=1, routed)           0.121     5.228    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gte4_drp_arb_i/addr_i_reg[27]_1[5]
    SLICE_X1Y240         FDRE                                         r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gte4_drp_arb_i/addr_i_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200m_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.656     0.656 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.706    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.706 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.029    zcu111_infr_inst/clk_100
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.057 r  zcu111_infr_inst/clk_100_BUFGCE_inst/O
                         net (fo=2, routed)           0.857     1.914    zcu111_infr_inst/clk_100_BUFGCE
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.787 r  zcu111_infr_inst/user_200m_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.031    zcu111_infr_inst/clk_200m_mmcm
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.059 r  zcu111_infr_inst/bufg_200m/O
    X0Y3 (CLOCK_ROOT)    net (fo=578, routed)         2.849     4.908    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gte4_drp_arb_i/drpclk_in[0]
    SLICE_X1Y240         FDRE                                         r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gte4_drp_arb_i/addr_i_reg[26]/C
                         clock pessimism              0.250     5.158    
    SLICE_X1Y240         FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.060     5.218    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gte4_drp_arb_i/addr_i_reg[26]
  -------------------------------------------------------------------
                         required time                         -5.218    
                         arrival time                           5.228    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gte4_drp_arb_i/DO_USR_O_reg[40]/C
                            (rising edge-triggered cell FDRE clocked by clk_200m_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/progdiv_cfg_store_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_200m_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200m_mmcm
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_200m_mmcm rise@0.000ns - clk_200m_mmcm rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.059ns (31.551%)  route 0.128ns (68.449%))
  Logic Levels:           0  
  Clock Path Skew:        0.115ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.908ns
    Source Clock Delay      (SCD):    5.043ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Net Delay (Source):      2.523ns (routing 1.739ns, distribution 0.784ns)
  Clock Net Delay (Destination): 2.849ns (routing 1.911ns, distribution 0.938ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200m_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.546     0.546 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.586    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.586 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     0.873    zcu111_infr_inst/clk_100
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.897 r  zcu111_infr_inst/clk_100_BUFGCE_inst/O
                         net (fo=2, routed)           0.755     1.652    zcu111_infr_inst/clk_100_BUFGCE
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     2.282 r  zcu111_infr_inst/user_200m_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.214     2.496    zcu111_infr_inst/clk_200m_mmcm
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.520 r  zcu111_infr_inst/bufg_200m/O
    X0Y3 (CLOCK_ROOT)    net (fo=578, routed)         2.523     5.043    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gte4_drp_arb_i/drpclk_in[0]
    SLICE_X0Y242         FDRE                                         r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gte4_drp_arb_i/DO_USR_O_reg[40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y242         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.059     5.102 r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gte4_drp_arb_i/DO_USR_O_reg[40]/Q
                         net (fo=3, routed)           0.128     5.230    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/progdiv_cfg_store_reg[15]_0[8]
    SLICE_X1Y242         FDRE                                         r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/progdiv_cfg_store_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200m_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.656     0.656 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.706    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.706 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.029    zcu111_infr_inst/clk_100
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.057 r  zcu111_infr_inst/clk_100_BUFGCE_inst/O
                         net (fo=2, routed)           0.857     1.914    zcu111_infr_inst/clk_100_BUFGCE
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.787 r  zcu111_infr_inst/user_200m_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.031    zcu111_infr_inst/clk_200m_mmcm
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.059 r  zcu111_infr_inst/bufg_200m/O
    X0Y3 (CLOCK_ROOT)    net (fo=578, routed)         2.849     4.908    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/drpclk_in[0]
    SLICE_X1Y242         FDRE                                         r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/progdiv_cfg_store_reg[8]/C
                         clock pessimism              0.250     5.158    
    SLICE_X1Y242         FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.060     5.218    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/progdiv_cfg_store_reg[8]
  -------------------------------------------------------------------
                         required time                         -5.218    
                         arrival time                           5.230    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/progclk_sel_store_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_200m_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/di_msk_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_200m_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200m_mmcm
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_200m_mmcm rise@0.000ns - clk_200m_mmcm rise@0.000ns)
  Data Path Delay:        0.184ns  (logic 0.082ns (44.565%)  route 0.102ns (55.435%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.111ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.853ns
    Source Clock Delay      (SCD):    4.996ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Net Delay (Source):      2.476ns (routing 1.739ns, distribution 0.737ns)
  Clock Net Delay (Destination): 2.794ns (routing 1.911ns, distribution 0.883ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200m_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.546     0.546 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.586    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.586 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     0.873    zcu111_infr_inst/clk_100
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.897 r  zcu111_infr_inst/clk_100_BUFGCE_inst/O
                         net (fo=2, routed)           0.755     1.652    zcu111_infr_inst/clk_100_BUFGCE
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     2.282 r  zcu111_infr_inst/user_200m_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.214     2.496    zcu111_infr_inst/clk_200m_mmcm
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.520 r  zcu111_infr_inst/bufg_200m/O
    X0Y3 (CLOCK_ROOT)    net (fo=578, routed)         2.476     4.996    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/drpclk_in[0]
    SLICE_X0Y239         FDRE                                         r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/progclk_sel_store_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y239         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.060     5.056 r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/progclk_sel_store_reg[7]/Q
                         net (fo=2, routed)           0.067     5.123    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/progclk_sel_store_reg_n_0_[7]
    SLICE_X1Y239         LUT5 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.022     5.145 r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/di_msk[7]_i_1/O
                         net (fo=1, routed)           0.035     5.180    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/di_msk[7]_i_1_n_0
    SLICE_X1Y239         FDRE                                         r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/di_msk_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200m_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.656     0.656 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.706    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.706 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.029    zcu111_infr_inst/clk_100
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.057 r  zcu111_infr_inst/clk_100_BUFGCE_inst/O
                         net (fo=2, routed)           0.857     1.914    zcu111_infr_inst/clk_100_BUFGCE
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.787 r  zcu111_infr_inst/user_200m_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.031    zcu111_infr_inst/clk_200m_mmcm
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.059 r  zcu111_infr_inst/bufg_200m/O
    X0Y3 (CLOCK_ROOT)    net (fo=578, routed)         2.794     4.853    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/drpclk_in[0]
    SLICE_X1Y239         FDRE                                         r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/di_msk_reg[7]/C
                         clock pessimism              0.254     5.107    
    SLICE_X1Y239         FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.060     5.167    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/di_msk_reg[7]
  -------------------------------------------------------------------
                         required time                         -5.167    
                         arrival time                           5.180    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gte4_drp_arb_i/arb_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_200m_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gte4_drp_arb_i/arb_state_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_200m_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200m_mmcm
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_200m_mmcm rise@0.000ns - clk_200m_mmcm rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.151ns (57.197%)  route 0.113ns (42.803%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.191ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.909ns
    Source Clock Delay      (SCD):    5.007ns
    Clock Pessimism Removal (CPR):    -0.289ns
  Clock Net Delay (Source):      2.487ns (routing 1.739ns, distribution 0.748ns)
  Clock Net Delay (Destination): 2.850ns (routing 1.911ns, distribution 0.939ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200m_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.546     0.546 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.586    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.586 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     0.873    zcu111_infr_inst/clk_100
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.897 r  zcu111_infr_inst/clk_100_BUFGCE_inst/O
                         net (fo=2, routed)           0.755     1.652    zcu111_infr_inst/clk_100_BUFGCE
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     2.282 r  zcu111_infr_inst/user_200m_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.214     2.496    zcu111_infr_inst/clk_200m_mmcm
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.520 r  zcu111_infr_inst/bufg_200m/O
    X0Y3 (CLOCK_ROOT)    net (fo=578, routed)         2.487     5.007    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gte4_drp_arb_i/drpclk_in[0]
    SLICE_X1Y238         FDRE                                         r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gte4_drp_arb_i/arb_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y238         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.058     5.065 r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gte4_drp_arb_i/arb_state_reg[1]/Q
                         net (fo=11, routed)          0.078     5.143    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gte4_drp_arb_i/arb_state_reg_n_0_[1]
    SLICE_X1Y240         LUT4 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.093     5.236 r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gte4_drp_arb_i/arb_state[0]_i_1/O
                         net (fo=1, routed)           0.035     5.271    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gte4_drp_arb_i/arb_state[0]
    SLICE_X1Y240         FDSE                                         r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gte4_drp_arb_i/arb_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200m_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.656     0.656 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.706    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.706 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.029    zcu111_infr_inst/clk_100
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.057 r  zcu111_infr_inst/clk_100_BUFGCE_inst/O
                         net (fo=2, routed)           0.857     1.914    zcu111_infr_inst/clk_100_BUFGCE
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.787 r  zcu111_infr_inst/user_200m_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.031    zcu111_infr_inst/clk_200m_mmcm
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.059 r  zcu111_infr_inst/bufg_200m/O
    X0Y3 (CLOCK_ROOT)    net (fo=578, routed)         2.850     4.909    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gte4_drp_arb_i/drpclk_in[0]
    SLICE_X1Y240         FDSE                                         r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gte4_drp_arb_i/arb_state_reg[0]/C
                         clock pessimism              0.289     5.198    
    SLICE_X1Y240         FDSE (Hold_CFF_SLICEM_C_D)
                                                      0.060     5.258    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gte4_drp_arb_i/arb_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -5.258    
                         arrival time                           5.271    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gte4_drp_arb_i/DO_USR_O_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by clk_200m_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/progdiv_cfg_store_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_200m_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200m_mmcm
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_200m_mmcm rise@0.000ns - clk_200m_mmcm rise@0.000ns)
  Data Path Delay:        0.170ns  (logic 0.059ns (34.706%)  route 0.111ns (65.294%))
  Logic Levels:           0  
  Clock Path Skew:        0.093ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.851ns
    Source Clock Delay      (SCD):    5.047ns
    Clock Pessimism Removal (CPR):    -0.289ns
  Clock Net Delay (Source):      2.527ns (routing 1.739ns, distribution 0.788ns)
  Clock Net Delay (Destination): 2.792ns (routing 1.911ns, distribution 0.881ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200m_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.546     0.546 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.586    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.586 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     0.873    zcu111_infr_inst/clk_100
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.897 r  zcu111_infr_inst/clk_100_BUFGCE_inst/O
                         net (fo=2, routed)           0.755     1.652    zcu111_infr_inst/clk_100_BUFGCE
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     2.282 r  zcu111_infr_inst/user_200m_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.214     2.496    zcu111_infr_inst/clk_200m_mmcm
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.520 r  zcu111_infr_inst/bufg_200m/O
    X0Y3 (CLOCK_ROOT)    net (fo=578, routed)         2.527     5.047    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gte4_drp_arb_i/drpclk_in[0]
    SLICE_X0Y240         FDRE                                         r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gte4_drp_arb_i/DO_USR_O_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y240         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.059     5.106 r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gte4_drp_arb_i/DO_USR_O_reg[34]/Q
                         net (fo=3, routed)           0.111     5.217    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/progdiv_cfg_store_reg[15]_0[2]
    SLICE_X1Y239         FDRE                                         r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/progdiv_cfg_store_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200m_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.656     0.656 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.706    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.706 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.029    zcu111_infr_inst/clk_100
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.057 r  zcu111_infr_inst/clk_100_BUFGCE_inst/O
                         net (fo=2, routed)           0.857     1.914    zcu111_infr_inst/clk_100_BUFGCE
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.787 r  zcu111_infr_inst/user_200m_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.031    zcu111_infr_inst/clk_200m_mmcm
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.059 r  zcu111_infr_inst/bufg_200m/O
    X0Y3 (CLOCK_ROOT)    net (fo=578, routed)         2.792     4.851    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/drpclk_in[0]
    SLICE_X1Y239         FDRE                                         r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/progdiv_cfg_store_reg[2]/C
                         clock pessimism              0.289     5.140    
    SLICE_X1Y239         FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.062     5.202    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/progdiv_cfg_store_reg[2]
  -------------------------------------------------------------------
                         required time                         -5.202    
                         arrival time                           5.217    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/di_msk_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_200m_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/di_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_200m_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200m_mmcm
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_200m_mmcm rise@0.000ns - clk_200m_mmcm rise@0.000ns)
  Data Path Delay:        0.184ns  (logic 0.058ns (31.522%)  route 0.126ns (68.478%))
  Logic Levels:           0  
  Clock Path Skew:        0.101ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.851ns
    Source Clock Delay      (SCD):    5.004ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Net Delay (Source):      2.484ns (routing 1.739ns, distribution 0.745ns)
  Clock Net Delay (Destination): 2.792ns (routing 1.911ns, distribution 0.881ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200m_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.546     0.546 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.586    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.586 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     0.873    zcu111_infr_inst/clk_100
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.897 r  zcu111_infr_inst/clk_100_BUFGCE_inst/O
                         net (fo=2, routed)           0.755     1.652    zcu111_infr_inst/clk_100_BUFGCE
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     2.282 r  zcu111_infr_inst/user_200m_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.214     2.496    zcu111_infr_inst/clk_200m_mmcm
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.520 r  zcu111_infr_inst/bufg_200m/O
    X0Y3 (CLOCK_ROOT)    net (fo=578, routed)         2.484     5.004    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/drpclk_in[0]
    SLICE_X4Y238         FDRE                                         r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/di_msk_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y238         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.058     5.062 r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/di_msk_reg[4]/Q
                         net (fo=1, routed)           0.126     5.188    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/di_msk_reg_n_0_[4]
    SLICE_X2Y236         FDCE                                         r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/di_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200m_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.656     0.656 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.706    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.706 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.029    zcu111_infr_inst/clk_100
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.057 r  zcu111_infr_inst/clk_100_BUFGCE_inst/O
                         net (fo=2, routed)           0.857     1.914    zcu111_infr_inst/clk_100_BUFGCE
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.787 r  zcu111_infr_inst/user_200m_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.031    zcu111_infr_inst/clk_200m_mmcm
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.059 r  zcu111_infr_inst/bufg_200m/O
    X0Y3 (CLOCK_ROOT)    net (fo=578, routed)         2.792     4.851    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/drpclk_in[0]
    SLICE_X2Y236         FDCE                                         r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/di_reg[4]/C
                         clock pessimism              0.254     5.105    
    SLICE_X2Y236         FDCE (Hold_EFF_SLICEL_C_D)
                                                      0.060     5.165    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/di_reg[4]
  -------------------------------------------------------------------
                         required time                         -5.165    
                         arrival time                           5.188    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gte4_drp_arb_i/do_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_200m_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gte4_drp_arb_i/DO_USR_O_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by clk_200m_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200m_mmcm
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_200m_mmcm rise@0.000ns - clk_200m_mmcm rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.058ns (28.856%)  route 0.143ns (71.144%))
  Logic Levels:           0  
  Clock Path Skew:        0.117ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.908ns
    Source Clock Delay      (SCD):    5.041ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Net Delay (Source):      2.521ns (routing 1.739ns, distribution 0.782ns)
  Clock Net Delay (Destination): 2.849ns (routing 1.911ns, distribution 0.938ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200m_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.546     0.546 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.586    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.586 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     0.873    zcu111_infr_inst/clk_100
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.897 r  zcu111_infr_inst/clk_100_BUFGCE_inst/O
                         net (fo=2, routed)           0.755     1.652    zcu111_infr_inst/clk_100_BUFGCE
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     2.282 r  zcu111_infr_inst/user_200m_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.214     2.496    zcu111_infr_inst/clk_200m_mmcm
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.520 r  zcu111_infr_inst/bufg_200m/O
    X0Y3 (CLOCK_ROOT)    net (fo=578, routed)         2.521     5.041    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gte4_drp_arb_i/drpclk_in[0]
    SLICE_X0Y242         FDRE                                         r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gte4_drp_arb_i/do_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y242         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.058     5.099 r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gte4_drp_arb_i/do_r_reg[3]/Q
                         net (fo=1, routed)           0.143     5.242    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gte4_drp_arb_i/DO_USR_O0[35]
    SLICE_X1Y241         FDRE                                         r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gte4_drp_arb_i/DO_USR_O_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200m_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.656     0.656 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.706    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.706 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.029    zcu111_infr_inst/clk_100
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.057 r  zcu111_infr_inst/clk_100_BUFGCE_inst/O
                         net (fo=2, routed)           0.857     1.914    zcu111_infr_inst/clk_100_BUFGCE
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.787 r  zcu111_infr_inst/user_200m_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.031    zcu111_infr_inst/clk_200m_mmcm
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.059 r  zcu111_infr_inst/bufg_200m/O
    X0Y3 (CLOCK_ROOT)    net (fo=578, routed)         2.849     4.908    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gte4_drp_arb_i/drpclk_in[0]
    SLICE_X1Y241         FDRE                                         r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gte4_drp_arb_i/DO_USR_O_reg[35]/C
                         clock pessimism              0.250     5.158    
    SLICE_X1Y241         FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.060     5.218    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gte4_drp_arb_i/DO_USR_O_reg[35]
  -------------------------------------------------------------------
                         required time                         -5.218    
                         arrival time                           5.242    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gte4_drp_arb_i/DO_USR_O_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_200m_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/progdiv_cfg_store_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_200m_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200m_mmcm
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_200m_mmcm rise@0.000ns - clk_200m_mmcm rise@0.000ns)
  Data Path Delay:        0.174ns  (logic 0.057ns (32.759%)  route 0.117ns (67.241%))
  Logic Levels:           0  
  Clock Path Skew:        0.085ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.851ns
    Source Clock Delay      (SCD):    5.055ns
    Clock Pessimism Removal (CPR):    -0.289ns
  Clock Net Delay (Source):      2.535ns (routing 1.739ns, distribution 0.796ns)
  Clock Net Delay (Destination): 2.792ns (routing 1.911ns, distribution 0.881ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200m_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.546     0.546 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.586    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.586 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     0.873    zcu111_infr_inst/clk_100
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.897 r  zcu111_infr_inst/clk_100_BUFGCE_inst/O
                         net (fo=2, routed)           0.755     1.652    zcu111_infr_inst/clk_100_BUFGCE
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     2.282 r  zcu111_infr_inst/user_200m_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.214     2.496    zcu111_infr_inst/clk_200m_mmcm
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.520 r  zcu111_infr_inst/bufg_200m/O
    X0Y3 (CLOCK_ROOT)    net (fo=578, routed)         2.535     5.055    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gte4_drp_arb_i/drpclk_in[0]
    SLICE_X1Y241         FDRE                                         r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gte4_drp_arb_i/DO_USR_O_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y241         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.057     5.112 r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gte4_drp_arb_i/DO_USR_O_reg[39]/Q
                         net (fo=3, routed)           0.117     5.229    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/progdiv_cfg_store_reg[15]_0[7]
    SLICE_X1Y239         FDRE                                         r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/progdiv_cfg_store_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200m_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.656     0.656 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.706    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.706 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.029    zcu111_infr_inst/clk_100
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.057 r  zcu111_infr_inst/clk_100_BUFGCE_inst/O
                         net (fo=2, routed)           0.857     1.914    zcu111_infr_inst/clk_100_BUFGCE
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.787 r  zcu111_infr_inst/user_200m_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.031    zcu111_infr_inst/clk_200m_mmcm
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.059 r  zcu111_infr_inst/bufg_200m/O
    X0Y3 (CLOCK_ROOT)    net (fo=578, routed)         2.792     4.851    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/drpclk_in[0]
    SLICE_X1Y239         FDRE                                         r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/progdiv_cfg_store_reg[7]/C
                         clock pessimism              0.289     5.140    
    SLICE_X1Y239         FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.062     5.202    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/progdiv_cfg_store_reg[7]
  -------------------------------------------------------------------
                         required time                         -5.202    
                         arrival time                           5.229    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_200m_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_200m_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200m_mmcm
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_200m_mmcm rise@0.000ns - clk_200m_mmcm rise@0.000ns)
  Data Path Delay:        0.188ns  (logic 0.095ns (50.532%)  route 0.093ns (49.468%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.099ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.895ns
    Source Clock Delay      (SCD):    5.046ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Net Delay (Source):      2.526ns (routing 1.739ns, distribution 0.787ns)
  Clock Net Delay (Destination): 2.836ns (routing 1.911ns, distribution 0.925ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200m_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.546     0.546 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.586    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.586 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     0.873    zcu111_infr_inst/clk_100
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.897 r  zcu111_infr_inst/clk_100_BUFGCE_inst/O
                         net (fo=2, routed)           0.755     1.652    zcu111_infr_inst/clk_100_BUFGCE
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     2.282 r  zcu111_infr_inst/user_200m_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.214     2.496    zcu111_infr_inst/clk_200m_mmcm
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.520 r  zcu111_infr_inst/bufg_200m/O
    X0Y3 (CLOCK_ROOT)    net (fo=578, routed)         2.526     5.046    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X3Y251         FDRE                                         r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y251         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     5.105 r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[2]/Q
                         net (fo=7, routed)           0.071     5.176    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg__0[2]
    SLICE_X2Y251         LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.036     5.212 r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr[5]_i_1/O
                         net (fo=1, routed)           0.022     5.234    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/p_0_in__3[5]
    SLICE_X2Y251         FDRE                                         r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200m_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.656     0.656 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.706    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.706 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.029    zcu111_infr_inst/clk_100
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.057 r  zcu111_infr_inst/clk_100_BUFGCE_inst/O
                         net (fo=2, routed)           0.857     1.914    zcu111_infr_inst/clk_100_BUFGCE
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.787 r  zcu111_infr_inst/user_200m_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.031    zcu111_infr_inst/clk_200m_mmcm
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.059 r  zcu111_infr_inst/bufg_200m/O
    X0Y3 (CLOCK_ROOT)    net (fo=578, routed)         2.836     4.895    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X2Y251         FDRE                                         r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[5]/C
                         clock pessimism              0.250     5.145    
    SLICE_X2Y251         FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.060     5.205    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr_reg[5]
  -------------------------------------------------------------------
                         required time                         -5.205    
                         arrival time                           5.234    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gte4_drp_arb_i/di_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_200m_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gte4_drp_arb_i/DI_O_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_200m_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200m_mmcm
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_200m_mmcm rise@0.000ns - clk_200m_mmcm rise@0.000ns)
  Data Path Delay:        0.141ns  (logic 0.058ns (41.135%)  route 0.083ns (58.865%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.851ns
    Source Clock Delay      (SCD):    5.006ns
    Clock Pessimism Removal (CPR):    -0.204ns
  Clock Net Delay (Source):      2.486ns (routing 1.739ns, distribution 0.747ns)
  Clock Net Delay (Destination): 2.792ns (routing 1.911ns, distribution 0.881ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200m_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.546     0.546 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.586    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.586 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     0.873    zcu111_infr_inst/clk_100
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.897 r  zcu111_infr_inst/clk_100_BUFGCE_inst/O
                         net (fo=2, routed)           0.755     1.652    zcu111_infr_inst/clk_100_BUFGCE
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     2.282 r  zcu111_infr_inst/user_200m_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.214     2.496    zcu111_infr_inst/clk_200m_mmcm
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.520 r  zcu111_infr_inst/bufg_200m/O
    X0Y3 (CLOCK_ROOT)    net (fo=578, routed)         2.486     5.006    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gte4_drp_arb_i/drpclk_in[0]
    SLICE_X1Y236         FDRE                                         r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gte4_drp_arb_i/di_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y236         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.058     5.064 r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gte4_drp_arb_i/di_reg[5]/Q
                         net (fo=1, routed)           0.083     5.147    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gte4_drp_arb_i/di[5]
    SLICE_X1Y238         FDRE                                         r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gte4_drp_arb_i/DI_O_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200m_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.656     0.656 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.706    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.706 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.029    zcu111_infr_inst/clk_100
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.057 r  zcu111_infr_inst/clk_100_BUFGCE_inst/O
                         net (fo=2, routed)           0.857     1.914    zcu111_infr_inst/clk_100_BUFGCE
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.787 r  zcu111_infr_inst/user_200m_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.031    zcu111_infr_inst/clk_200m_mmcm
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.059 r  zcu111_infr_inst/bufg_200m/O
    X0Y3 (CLOCK_ROOT)    net (fo=578, routed)         2.792     4.851    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gte4_drp_arb_i/drpclk_in[0]
    SLICE_X1Y238         FDRE                                         r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gte4_drp_arb_i/DI_O_reg[5]/C
                         clock pessimism              0.204     5.055    
    SLICE_X1Y238         FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.062     5.117    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gte4_drp_arb_i/DI_O_reg[5]
  -------------------------------------------------------------------
                         required time                         -5.117    
                         arrival time                           5.147    
  -------------------------------------------------------------------
                         slack                                  0.030    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_200m_mmcm
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { zcu111_infr_inst/user_200m_mmcm_inst/CLKOUT0 }

Check Type        Corner  Lib Pin               Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTYE4_CHANNEL/DRPCLK  n/a            4.000         5.000       1.000      GTYE4_CHANNEL_X0Y4  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/DRPCLK
Min Period        n/a     BUFGCE/I              n/a            1.290         5.000       3.710      BUFGCE_X0Y14        zcu111_infr_inst/bufg_200m/I
Min Period        n/a     MMCME4_ADV/CLKOUT0    n/a            1.071         5.000       3.929      MMCM_X0Y0           zcu111_infr_inst/user_200m_mmcm_inst/CLKOUT0
Min Period        n/a     FDSE/C                n/a            0.550         5.000       4.450      SLICE_X6Y241        onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/cpll_cal_state_reg[0]/C
Min Period        n/a     FDRE/C                n/a            0.550         5.000       4.450      SLICE_X3Y242        onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/cpll_cal_state_reg[10]/C
Min Period        n/a     FDRE/C                n/a            0.550         5.000       4.450      SLICE_X4Y240        onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/cpll_cal_state_reg[11]/C
Min Period        n/a     FDRE/C                n/a            0.550         5.000       4.450      SLICE_X3Y242        onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/cpll_cal_state_reg[12]/C
Min Period        n/a     FDRE/C                n/a            0.550         5.000       4.450      SLICE_X6Y240        onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/cpll_cal_state_reg[13]/C
Min Period        n/a     FDRE/C                n/a            0.550         5.000       4.450      SLICE_X5Y242        onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/cpll_cal_state_reg[14]/C
Min Period        n/a     FDRE/C                n/a            0.550         5.000       4.450      SLICE_X6Y241        onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/cpll_cal_state_reg[15]/C
Low Pulse Width   Slow    GTYE4_CHANNEL/DRPCLK  n/a            1.800         2.500       0.700      GTYE4_CHANNEL_X0Y4  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/DRPCLK
Low Pulse Width   Fast    GTYE4_CHANNEL/DRPCLK  n/a            1.800         2.500       0.700      GTYE4_CHANNEL_X0Y4  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/DRPCLK
Low Pulse Width   Fast    FDRE/C                n/a            0.275         2.500       2.225      SLICE_X5Y236        onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/progclk_sel_store_reg[10]/C
Low Pulse Width   Fast    FDRE/C                n/a            0.275         2.500       2.225      SLICE_X5Y238        onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/progclk_sel_store_reg[11]/C
Low Pulse Width   Fast    FDRE/C                n/a            0.275         2.500       2.225      SLICE_X5Y238        onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/progclk_sel_store_reg[12]/C
Low Pulse Width   Fast    FDRE/C                n/a            0.275         2.500       2.225      SLICE_X5Y236        onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/progdiv_cfg_store_reg[10]/C
Low Pulse Width   Fast    FDRE/C                n/a            0.275         2.500       2.225      SLICE_X5Y238        onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/progdiv_cfg_store_reg[11]/C
Low Pulse Width   Fast    FDRE/C                n/a            0.275         2.500       2.225      SLICE_X5Y238        onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/progdiv_cfg_store_reg[12]/C
Low Pulse Width   Fast    FDRE/C                n/a            0.275         2.500       2.225      SLICE_X5Y239        onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/progdiv_cfg_store_reg[6]/C
Low Pulse Width   Fast    FDRE/C                n/a            0.275         2.500       2.225      SLICE_X5Y239        onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/x0e1_store_reg[6]/C
High Pulse Width  Fast    GTYE4_CHANNEL/DRPCLK  n/a            1.800         2.500       0.700      GTYE4_CHANNEL_X0Y4  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/DRPCLK
High Pulse Width  Slow    GTYE4_CHANNEL/DRPCLK  n/a            1.800         2.500       0.700      GTYE4_CHANNEL_X0Y4  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/DRPCLK
High Pulse Width  Fast    FDSE/C                n/a            0.275         2.500       2.225      SLICE_X6Y241        onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/cpll_cal_state_reg[0]/C
High Pulse Width  Slow    FDRE/C                n/a            0.275         2.500       2.225      SLICE_X3Y242        onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/cpll_cal_state_reg[10]/C
High Pulse Width  Fast    FDRE/C                n/a            0.275         2.500       2.225      SLICE_X3Y242        onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/cpll_cal_state_reg[10]/C
High Pulse Width  Slow    FDRE/C                n/a            0.275         2.500       2.225      SLICE_X4Y240        onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/cpll_cal_state_reg[11]/C
High Pulse Width  Fast    FDRE/C                n/a            0.275         2.500       2.225      SLICE_X4Y240        onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/cpll_cal_state_reg[11]/C
High Pulse Width  Slow    FDRE/C                n/a            0.275         2.500       2.225      SLICE_X3Y242        onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/cpll_cal_state_reg[12]/C
High Pulse Width  Fast    FDRE/C                n/a            0.275         2.500       2.225      SLICE_X3Y242        onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/cpll_cal_state_reg[12]/C
High Pulse Width  Fast    FDRE/C                n/a            0.275         2.500       2.225      SLICE_X6Y240        onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/cpll_cal_state_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  user_clk_mmcm
  To Clock:  user_clk_mmcm

Setup :            0  Failing Endpoints,  Worst Slack        1.941ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.013ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.411ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.941ns  (required time - arrival time)
  Source:                 onegbe_test_inst/onegbe_test_struct/bitfield_snapshot/ss/add_del/op_mem_20_24_reg[0][12]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            axi4lite_interconnect/axi4lite_bitfield_snapshot_ss_bram_inst/ipb_bitfield_snapshot_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_5/WEA[0]
                            (rising edge-triggered cell RAMB36E2 clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             user_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.906ns  (user_clk_mmcm rise@3.906ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        1.457ns  (logic 0.149ns (10.226%)  route 1.308ns (89.774%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.181ns = ( 8.087 - 3.906 ) 
    Source Clock Delay      (SCD):    3.905ns
    Clock Pessimism Removal (CPR):    -0.328ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.807ns (routing 1.004ns, distribution 0.803ns)
  Clock Net Delay (Destination): 1.626ns (routing 0.914ns, distribution 0.712ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.656     0.656 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.706    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.706 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.029    zcu111_infr_inst/clk_100
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.057 r  zcu111_infr_inst/clk_100_BUFGCE_inst/O
                         net (fo=2, routed)           0.896     1.953    zcu111_infr_inst/clk_100_BUFGCE
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.826 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.070    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.098 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X1Y1 (CLOCK_ROOT)    net (fo=763, routed)         1.807     3.905    onegbe_test_inst/onegbe_test_struct/bitfield_snapshot/ss/add_del/O[0]
    SLICE_X33Y77         FDRE                                         r  onegbe_test_inst/onegbe_test_struct/bitfield_snapshot/ss/add_del/op_mem_20_24_reg[0][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y77         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     3.986 r  onegbe_test_inst/onegbe_test_struct/bitfield_snapshot/ss/add_del/op_mem_20_24_reg[0][12]/Q
                         net (fo=16, routed)          0.900     4.886    onegbe_test_inst/onegbe_test_struct/bitfield_snapshot/ss/we_del/g_a_wider.my_ram_reg_bram_5[0]
    SLICE_X26Y68         LUT2 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.068     4.954 r  onegbe_test_inst/onegbe_test_struct/bitfield_snapshot/ss/we_del/g_a_wider.my_ram_reg_bram_5_i_1/O
                         net (fo=4, routed)           0.408     5.362    axi4lite_interconnect/axi4lite_bitfield_snapshot_ss_bram_inst/ipb_bitfield_snapshot_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_5_2[0]
    RAMB36_X2Y14         RAMB36E2                                     r  axi4lite_interconnect/axi4lite_bitfield_snapshot_ss_bram_inst/ipb_bitfield_snapshot_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_5/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      3.906     3.906 r  
    AL16                                              0.000     3.906 r  clk_100_p (IN)
                         net (fo=0)                   0.000     3.906    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.546     4.452 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.492    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.492 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.779    zcu111_infr_inst/clk_100
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.803 r  zcu111_infr_inst/clk_100_BUFGCE_inst/O
                         net (fo=2, routed)           0.790     5.593    zcu111_infr_inst/clk_100_BUFGCE
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     6.223 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.214     6.437    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.461 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X1Y1 (CLOCK_ROOT)    net (fo=763, routed)         1.626     8.087    axi4lite_interconnect/axi4lite_bitfield_snapshot_ss_bram_inst/ipb_bitfield_snapshot_ss_bram_dp_ram_inst/asym_bram_tdp_inst/O[0]
    RAMB36_X2Y14         RAMB36E2                                     r  axi4lite_interconnect/axi4lite_bitfield_snapshot_ss_bram_inst/ipb_bitfield_snapshot_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_5/CLKARDCLK
                         clock pessimism             -0.328     7.759    
                         clock uncertainty           -0.062     7.697    
    RAMB36_X2Y14         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_WEA[0])
                                                     -0.394     7.303    axi4lite_interconnect/axi4lite_bitfield_snapshot_ss_bram_inst/ipb_bitfield_snapshot_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_5
  -------------------------------------------------------------------
                         required time                          7.303    
                         arrival time                          -5.362    
  -------------------------------------------------------------------
                         slack                                  1.941    

Slack (MET) :             1.954ns  (required time - arrival time)
  Source:                 onegbe_test_inst/onegbe_test_struct/bitfield_snapshot/ss/add_del/op_mem_20_24_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            axi4lite_interconnect/axi4lite_bitfield_snapshot_ss_bram_inst/ipb_bitfield_snapshot_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_7/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB18E2 clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             user_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.906ns  (user_clk_mmcm rise@3.906ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        1.509ns  (logic 0.076ns (5.036%)  route 1.433ns (94.964%))
  Logic Levels:           0  
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.172ns = ( 8.078 - 3.906 ) 
    Source Clock Delay      (SCD):    3.905ns
    Clock Pessimism Removal (CPR):    -0.328ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.807ns (routing 1.004ns, distribution 0.803ns)
  Clock Net Delay (Destination): 1.617ns (routing 0.914ns, distribution 0.703ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.656     0.656 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.706    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.706 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.029    zcu111_infr_inst/clk_100
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.057 r  zcu111_infr_inst/clk_100_BUFGCE_inst/O
                         net (fo=2, routed)           0.896     1.953    zcu111_infr_inst/clk_100_BUFGCE
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.826 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.070    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.098 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X1Y1 (CLOCK_ROOT)    net (fo=763, routed)         1.807     3.905    onegbe_test_inst/onegbe_test_struct/bitfield_snapshot/ss/add_del/O[0]
    SLICE_X31Y74         FDRE                                         r  onegbe_test_inst/onegbe_test_struct/bitfield_snapshot/ss/add_del/op_mem_20_24_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y74         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     3.981 r  onegbe_test_inst/onegbe_test_struct/bitfield_snapshot/ss/add_del/op_mem_20_24_reg[0][2]/Q
                         net (fo=8, routed)           1.433     5.414    axi4lite_interconnect/axi4lite_bitfield_snapshot_ss_bram_inst/ipb_bitfield_snapshot_ss_bram_dp_ram_inst/asym_bram_tdp_inst/onegbe_test_bitfield_snapshot_ss_bram_addr[2]
    RAMB18_X2Y34         RAMB18E2                                     r  axi4lite_interconnect/axi4lite_bitfield_snapshot_ss_bram_inst/ipb_bitfield_snapshot_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_7/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      3.906     3.906 r  
    AL16                                              0.000     3.906 r  clk_100_p (IN)
                         net (fo=0)                   0.000     3.906    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.546     4.452 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.492    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.492 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.779    zcu111_infr_inst/clk_100
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.803 r  zcu111_infr_inst/clk_100_BUFGCE_inst/O
                         net (fo=2, routed)           0.790     5.593    zcu111_infr_inst/clk_100_BUFGCE
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     6.223 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.214     6.437    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.461 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X1Y1 (CLOCK_ROOT)    net (fo=763, routed)         1.617     8.078    axi4lite_interconnect/axi4lite_bitfield_snapshot_ss_bram_inst/ipb_bitfield_snapshot_ss_bram_dp_ram_inst/asym_bram_tdp_inst/O[0]
    RAMB18_X2Y34         RAMB18E2                                     r  axi4lite_interconnect/axi4lite_bitfield_snapshot_ss_bram_inst/ipb_bitfield_snapshot_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_7/CLKARDCLK
                         clock pessimism             -0.328     7.750    
                         clock uncertainty           -0.062     7.688    
    RAMB18_X2Y34         RAMB18E2 (Setup_RAMB18E2_L_RAMB180_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.320     7.368    axi4lite_interconnect/axi4lite_bitfield_snapshot_ss_bram_inst/ipb_bitfield_snapshot_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_7
  -------------------------------------------------------------------
                         required time                          7.368    
                         arrival time                          -5.414    
  -------------------------------------------------------------------
                         slack                                  1.954    

Slack (MET) :             2.025ns  (required time - arrival time)
  Source:                 onegbe_test_inst/onegbe_test_struct/bitfield_snapshot/ss/add_del/op_mem_20_24_reg[0][12]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            axi4lite_interconnect/axi4lite_bitfield_snapshot_ss_bram_inst/ipb_bitfield_snapshot_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_5/ENARDEN
                            (rising edge-triggered cell RAMB36E2 clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             user_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.906ns  (user_clk_mmcm rise@3.906ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        1.425ns  (logic 0.149ns (10.456%)  route 1.276ns (89.544%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.181ns = ( 8.087 - 3.906 ) 
    Source Clock Delay      (SCD):    3.905ns
    Clock Pessimism Removal (CPR):    -0.328ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.807ns (routing 1.004ns, distribution 0.803ns)
  Clock Net Delay (Destination): 1.626ns (routing 0.914ns, distribution 0.712ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.656     0.656 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.706    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.706 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.029    zcu111_infr_inst/clk_100
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.057 r  zcu111_infr_inst/clk_100_BUFGCE_inst/O
                         net (fo=2, routed)           0.896     1.953    zcu111_infr_inst/clk_100_BUFGCE
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.826 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.070    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.098 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X1Y1 (CLOCK_ROOT)    net (fo=763, routed)         1.807     3.905    onegbe_test_inst/onegbe_test_struct/bitfield_snapshot/ss/add_del/O[0]
    SLICE_X33Y77         FDRE                                         r  onegbe_test_inst/onegbe_test_struct/bitfield_snapshot/ss/add_del/op_mem_20_24_reg[0][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y77         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     3.986 r  onegbe_test_inst/onegbe_test_struct/bitfield_snapshot/ss/add_del/op_mem_20_24_reg[0][12]/Q
                         net (fo=16, routed)          0.900     4.886    onegbe_test_inst/onegbe_test_struct/bitfield_snapshot/ss/we_del/g_a_wider.my_ram_reg_bram_5[0]
    SLICE_X26Y68         LUT2 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.068     4.954 r  onegbe_test_inst/onegbe_test_struct/bitfield_snapshot/ss/we_del/g_a_wider.my_ram_reg_bram_5_i_1/O
                         net (fo=4, routed)           0.376     5.330    axi4lite_interconnect/axi4lite_bitfield_snapshot_ss_bram_inst/ipb_bitfield_snapshot_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_5_2[0]
    RAMB36_X2Y14         RAMB36E2                                     r  axi4lite_interconnect/axi4lite_bitfield_snapshot_ss_bram_inst/ipb_bitfield_snapshot_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_5/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      3.906     3.906 r  
    AL16                                              0.000     3.906 r  clk_100_p (IN)
                         net (fo=0)                   0.000     3.906    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.546     4.452 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.492    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.492 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.779    zcu111_infr_inst/clk_100
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.803 r  zcu111_infr_inst/clk_100_BUFGCE_inst/O
                         net (fo=2, routed)           0.790     5.593    zcu111_infr_inst/clk_100_BUFGCE
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     6.223 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.214     6.437    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.461 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X1Y1 (CLOCK_ROOT)    net (fo=763, routed)         1.626     8.087    axi4lite_interconnect/axi4lite_bitfield_snapshot_ss_bram_inst/ipb_bitfield_snapshot_ss_bram_dp_ram_inst/asym_bram_tdp_inst/O[0]
    RAMB36_X2Y14         RAMB36E2                                     r  axi4lite_interconnect/axi4lite_bitfield_snapshot_ss_bram_inst/ipb_bitfield_snapshot_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_5/CLKARDCLK
                         clock pessimism             -0.328     7.759    
                         clock uncertainty           -0.062     7.697    
    RAMB36_X2Y14         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ENARDEN)
                                                     -0.342     7.355    axi4lite_interconnect/axi4lite_bitfield_snapshot_ss_bram_inst/ipb_bitfield_snapshot_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_5
  -------------------------------------------------------------------
                         required time                          7.355    
                         arrival time                          -5.330    
  -------------------------------------------------------------------
                         slack                                  2.025    

Slack (MET) :             2.084ns  (required time - arrival time)
  Source:                 onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]_rep/C
                            (rising edge-triggered cell FDCE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             user_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.906ns  (user_clk_mmcm rise@3.906ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        1.703ns  (logic 0.333ns (19.554%)  route 1.370ns (80.446%))
  Logic Levels:           4  (LUT6=1 MUXF7=1 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.140ns = ( 8.046 - 3.906 ) 
    Source Clock Delay      (SCD):    3.892ns
    Clock Pessimism Removal (CPR):    -0.330ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.794ns (routing 1.004ns, distribution 0.790ns)
  Clock Net Delay (Destination): 1.585ns (routing 0.914ns, distribution 0.671ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.656     0.656 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.706    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.706 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.029    zcu111_infr_inst/clk_100
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.057 r  zcu111_infr_inst/clk_100_BUFGCE_inst/O
                         net (fo=2, routed)           0.896     1.953    zcu111_infr_inst/clk_100_BUFGCE
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.826 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.070    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.098 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X1Y1 (CLOCK_ROOT)    net (fo=763, routed)         1.794     3.892    onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X30Y91         FDCE                                         r  onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y91         FDCE (Prop_FFF_SLICEM_C_Q)
                                                      0.076     3.968 r  onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]_rep/Q
                         net (fo=112, routed)         1.130     5.098    onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_704_767_7_10/ADDRB1
    SLICE_X28Y89         RAMD64E (Prop_B6LUT_SLICEM_RADR1_O)
                                                      0.125     5.223 r  onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_704_767_7_10/RAMB/O
                         net (fo=1, routed)           0.195     5.418    onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_704_767_7_10_n_1
    SLICE_X29Y88         LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.049     5.467 r  onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i[8]_i_6/O
                         net (fo=1, routed)           0.011     5.478    onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i[8]_i_6_n_0
    SLICE_X29Y88         MUXF7 (Prop_F7MUX_EF_SLICEL_I0_O)
                                                      0.057     5.535 r  onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]_i_3/O
                         net (fo=1, routed)           0.000     5.535    onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]_i_3_n_0
    SLICE_X29Y88         MUXF8 (Prop_F8MUX_TOP_SLICEL_I1_O)
                                                      0.026     5.561 r  onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]_i_1/O
                         net (fo=1, routed)           0.034     5.595    onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/p_0_out[8]
    SLICE_X29Y88         FDCE                                         r  onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      3.906     3.906 r  
    AL16                                              0.000     3.906 r  clk_100_p (IN)
                         net (fo=0)                   0.000     3.906    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.546     4.452 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.492    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.492 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.779    zcu111_infr_inst/clk_100
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.803 r  zcu111_infr_inst/clk_100_BUFGCE_inst/O
                         net (fo=2, routed)           0.790     5.593    zcu111_infr_inst/clk_100_BUFGCE
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     6.223 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.214     6.437    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.461 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X1Y1 (CLOCK_ROOT)    net (fo=763, routed)         1.585     8.046    onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X29Y88         FDCE                                         r  onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]/C
                         clock pessimism             -0.330     7.716    
                         clock uncertainty           -0.062     7.654    
    SLICE_X29Y88         FDCE (Setup_GFF_SLICEL_C_D)
                                                      0.025     7.679    onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]
  -------------------------------------------------------------------
                         required time                          7.679    
                         arrival time                          -5.595    
  -------------------------------------------------------------------
                         slack                                  2.084    

Slack (MET) :             2.086ns  (required time - arrival time)
  Source:                 onegbe_test_inst/onegbe_test_struct/bitfield_snapshot/ss/add_del/op_mem_20_24_reg[0][12]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            axi4lite_interconnect/axi4lite_bitfield_snapshot_ss_bram_inst/ipb_bitfield_snapshot_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_4/ENARDEN
                            (rising edge-triggered cell RAMB36E2 clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             user_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.906ns  (user_clk_mmcm rise@3.906ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        1.366ns  (logic 0.171ns (12.518%)  route 1.195ns (87.482%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.183ns = ( 8.089 - 3.906 ) 
    Source Clock Delay      (SCD):    3.905ns
    Clock Pessimism Removal (CPR):    -0.328ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.807ns (routing 1.004ns, distribution 0.803ns)
  Clock Net Delay (Destination): 1.628ns (routing 0.914ns, distribution 0.714ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.656     0.656 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.706    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.706 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.029    zcu111_infr_inst/clk_100
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.057 r  zcu111_infr_inst/clk_100_BUFGCE_inst/O
                         net (fo=2, routed)           0.896     1.953    zcu111_infr_inst/clk_100_BUFGCE
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.826 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.070    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.098 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X1Y1 (CLOCK_ROOT)    net (fo=763, routed)         1.807     3.905    onegbe_test_inst/onegbe_test_struct/bitfield_snapshot/ss/add_del/O[0]
    SLICE_X33Y77         FDRE                                         r  onegbe_test_inst/onegbe_test_struct/bitfield_snapshot/ss/add_del/op_mem_20_24_reg[0][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y77         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     3.986 f  onegbe_test_inst/onegbe_test_struct/bitfield_snapshot/ss/add_del/op_mem_20_24_reg[0][12]/Q
                         net (fo=16, routed)          0.898     4.884    axi4lite_interconnect/axi4lite_bitfield_snapshot_ss_bram_inst/ipb_bitfield_snapshot_ss_bram_dp_ram_inst/asym_bram_tdp_inst/onegbe_test_bitfield_snapshot_ss_bram_addr[12]
    SLICE_X26Y68         LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.090     4.974 f  axi4lite_interconnect/axi4lite_bitfield_snapshot_ss_bram_inst/ipb_bitfield_snapshot_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_4_ENARDEN_cooolgate_en_gate_1_LOPT_REMAP/O
                         net (fo=1, routed)           0.297     5.271    axi4lite_interconnect/axi4lite_bitfield_snapshot_ss_bram_inst/ipb_bitfield_snapshot_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_4_ENARDEN_cooolgate_en_sig_1
    RAMB36_X2Y13         RAMB36E2                                     r  axi4lite_interconnect/axi4lite_bitfield_snapshot_ss_bram_inst/ipb_bitfield_snapshot_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_4/ENARDEN  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      3.906     3.906 r  
    AL16                                              0.000     3.906 r  clk_100_p (IN)
                         net (fo=0)                   0.000     3.906    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.546     4.452 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.492    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.492 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.779    zcu111_infr_inst/clk_100
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.803 r  zcu111_infr_inst/clk_100_BUFGCE_inst/O
                         net (fo=2, routed)           0.790     5.593    zcu111_infr_inst/clk_100_BUFGCE
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     6.223 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.214     6.437    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.461 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X1Y1 (CLOCK_ROOT)    net (fo=763, routed)         1.628     8.089    axi4lite_interconnect/axi4lite_bitfield_snapshot_ss_bram_inst/ipb_bitfield_snapshot_ss_bram_dp_ram_inst/asym_bram_tdp_inst/O[0]
    RAMB36_X2Y13         RAMB36E2                                     r  axi4lite_interconnect/axi4lite_bitfield_snapshot_ss_bram_inst/ipb_bitfield_snapshot_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_4/CLKARDCLK
                         clock pessimism             -0.328     7.761    
                         clock uncertainty           -0.062     7.699    
    RAMB36_X2Y13         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ENARDEN)
                                                     -0.342     7.357    axi4lite_interconnect/axi4lite_bitfield_snapshot_ss_bram_inst/ipb_bitfield_snapshot_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_4
  -------------------------------------------------------------------
                         required time                          7.357    
                         arrival time                          -5.271    
  -------------------------------------------------------------------
                         slack                                  2.086    

Slack (MET) :             2.115ns  (required time - arrival time)
  Source:                 onegbe_test_inst/onegbe_test_struct/bitfield_snapshot/ss/we_del/op_mem_20_24_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            axi4lite_interconnect/axi4lite_bitfield_snapshot_ss_bram_inst/ipb_bitfield_snapshot_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_6/WEA[0]
                            (rising edge-triggered cell RAMB36E2 clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             user_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.906ns  (user_clk_mmcm rise@3.906ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        1.266ns  (logic 0.078ns (6.161%)  route 1.188ns (93.839%))
  Logic Levels:           0  
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.184ns = ( 8.090 - 3.906 ) 
    Source Clock Delay      (SCD):    3.925ns
    Clock Pessimism Removal (CPR):    -0.328ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.827ns (routing 1.004ns, distribution 0.823ns)
  Clock Net Delay (Destination): 1.629ns (routing 0.914ns, distribution 0.715ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.656     0.656 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.706    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.706 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.029    zcu111_infr_inst/clk_100
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.057 r  zcu111_infr_inst/clk_100_BUFGCE_inst/O
                         net (fo=2, routed)           0.896     1.953    zcu111_infr_inst/clk_100_BUFGCE
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.826 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.070    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.098 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X1Y1 (CLOCK_ROOT)    net (fo=763, routed)         1.827     3.925    onegbe_test_inst/onegbe_test_struct/bitfield_snapshot/ss/we_del/O[0]
    SLICE_X31Y78         FDRE                                         r  onegbe_test_inst/onegbe_test_struct/bitfield_snapshot/ss/we_del/op_mem_20_24_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y78         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     4.003 r  onegbe_test_inst/onegbe_test_struct/bitfield_snapshot/ss/we_del/op_mem_20_24_reg[0]/Q
                         net (fo=16, routed)          1.188     5.191    axi4lite_interconnect/axi4lite_bitfield_snapshot_ss_bram_inst/ipb_bitfield_snapshot_ss_bram_dp_ram_inst/asym_bram_tdp_inst/onegbe_test_bitfield_snapshot_ss_bram_we[0]
    RAMB36_X2Y12         RAMB36E2                                     r  axi4lite_interconnect/axi4lite_bitfield_snapshot_ss_bram_inst/ipb_bitfield_snapshot_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_6/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      3.906     3.906 r  
    AL16                                              0.000     3.906 r  clk_100_p (IN)
                         net (fo=0)                   0.000     3.906    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.546     4.452 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.492    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.492 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.779    zcu111_infr_inst/clk_100
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.803 r  zcu111_infr_inst/clk_100_BUFGCE_inst/O
                         net (fo=2, routed)           0.790     5.593    zcu111_infr_inst/clk_100_BUFGCE
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     6.223 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.214     6.437    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.461 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X1Y1 (CLOCK_ROOT)    net (fo=763, routed)         1.629     8.090    axi4lite_interconnect/axi4lite_bitfield_snapshot_ss_bram_inst/ipb_bitfield_snapshot_ss_bram_dp_ram_inst/asym_bram_tdp_inst/O[0]
    RAMB36_X2Y12         RAMB36E2                                     r  axi4lite_interconnect/axi4lite_bitfield_snapshot_ss_bram_inst/ipb_bitfield_snapshot_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_6/CLKARDCLK
                         clock pessimism             -0.328     7.762    
                         clock uncertainty           -0.062     7.700    
    RAMB36_X2Y12         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_WEA[0])
                                                     -0.394     7.306    axi4lite_interconnect/axi4lite_bitfield_snapshot_ss_bram_inst/ipb_bitfield_snapshot_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_6
  -------------------------------------------------------------------
                         required time                          7.306    
                         arrival time                          -5.191    
  -------------------------------------------------------------------
                         slack                                  2.115    

Slack (MET) :             2.117ns  (required time - arrival time)
  Source:                 onegbe_test_inst/onegbe_test_struct/bitfield_snapshot/ss/add_del/op_mem_20_24_reg[0][12]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            axi4lite_interconnect/axi4lite_bitfield_snapshot_ss_bram_inst/ipb_bitfield_snapshot_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_4/WEA[0]
                            (rising edge-triggered cell RAMB36E2 clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             user_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.906ns  (user_clk_mmcm rise@3.906ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        1.283ns  (logic 0.131ns (10.210%)  route 1.152ns (89.790%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.183ns = ( 8.089 - 3.906 ) 
    Source Clock Delay      (SCD):    3.905ns
    Clock Pessimism Removal (CPR):    -0.328ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.807ns (routing 1.004ns, distribution 0.803ns)
  Clock Net Delay (Destination): 1.628ns (routing 0.914ns, distribution 0.714ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.656     0.656 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.706    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.706 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.029    zcu111_infr_inst/clk_100
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.057 r  zcu111_infr_inst/clk_100_BUFGCE_inst/O
                         net (fo=2, routed)           0.896     1.953    zcu111_infr_inst/clk_100_BUFGCE
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.826 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.070    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.098 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X1Y1 (CLOCK_ROOT)    net (fo=763, routed)         1.807     3.905    onegbe_test_inst/onegbe_test_struct/bitfield_snapshot/ss/add_del/O[0]
    SLICE_X33Y77         FDRE                                         r  onegbe_test_inst/onegbe_test_struct/bitfield_snapshot/ss/add_del/op_mem_20_24_reg[0][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y77         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     3.986 f  onegbe_test_inst/onegbe_test_struct/bitfield_snapshot/ss/add_del/op_mem_20_24_reg[0][12]/Q
                         net (fo=16, routed)          0.900     4.886    onegbe_test_inst/onegbe_test_struct/bitfield_snapshot/ss/we_del/g_a_wider.my_ram_reg_bram_5[0]
    SLICE_X26Y68         LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.050     4.936 r  onegbe_test_inst/onegbe_test_struct/bitfield_snapshot/ss/we_del/g_a_wider.my_ram_reg_bram_4_i_3/O
                         net (fo=4, routed)           0.252     5.188    axi4lite_interconnect/axi4lite_bitfield_snapshot_ss_bram_inst/ipb_bitfield_snapshot_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_4_0[0]
    RAMB36_X2Y13         RAMB36E2                                     r  axi4lite_interconnect/axi4lite_bitfield_snapshot_ss_bram_inst/ipb_bitfield_snapshot_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_4/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      3.906     3.906 r  
    AL16                                              0.000     3.906 r  clk_100_p (IN)
                         net (fo=0)                   0.000     3.906    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.546     4.452 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.492    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.492 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.779    zcu111_infr_inst/clk_100
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.803 r  zcu111_infr_inst/clk_100_BUFGCE_inst/O
                         net (fo=2, routed)           0.790     5.593    zcu111_infr_inst/clk_100_BUFGCE
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     6.223 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.214     6.437    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.461 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X1Y1 (CLOCK_ROOT)    net (fo=763, routed)         1.628     8.089    axi4lite_interconnect/axi4lite_bitfield_snapshot_ss_bram_inst/ipb_bitfield_snapshot_ss_bram_dp_ram_inst/asym_bram_tdp_inst/O[0]
    RAMB36_X2Y13         RAMB36E2                                     r  axi4lite_interconnect/axi4lite_bitfield_snapshot_ss_bram_inst/ipb_bitfield_snapshot_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_4/CLKARDCLK
                         clock pessimism             -0.328     7.761    
                         clock uncertainty           -0.062     7.699    
    RAMB36_X2Y13         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_WEA[0])
                                                     -0.394     7.305    axi4lite_interconnect/axi4lite_bitfield_snapshot_ss_bram_inst/ipb_bitfield_snapshot_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_4
  -------------------------------------------------------------------
                         required time                          7.305    
                         arrival time                          -5.188    
  -------------------------------------------------------------------
                         slack                                  2.117    

Slack (MET) :             2.140ns  (required time - arrival time)
  Source:                 onegbe_test_inst/onegbe_test_struct/bitfield_snapshot/ss/add_del/op_mem_20_24_reg[0][10]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            axi4lite_interconnect/axi4lite_bitfield_snapshot_ss_bram_inst/ipb_bitfield_snapshot_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E2 clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             user_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.906ns  (user_clk_mmcm rise@3.906ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        1.385ns  (logic 0.076ns (5.487%)  route 1.309ns (94.513%))
  Logic Levels:           0  
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.194ns = ( 8.100 - 3.906 ) 
    Source Clock Delay      (SCD):    3.898ns
    Clock Pessimism Removal (CPR):    -0.328ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.800ns (routing 1.004ns, distribution 0.796ns)
  Clock Net Delay (Destination): 1.639ns (routing 0.914ns, distribution 0.725ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.656     0.656 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.706    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.706 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.029    zcu111_infr_inst/clk_100
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.057 r  zcu111_infr_inst/clk_100_BUFGCE_inst/O
                         net (fo=2, routed)           0.896     1.953    zcu111_infr_inst/clk_100_BUFGCE
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.826 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.070    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.098 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X1Y1 (CLOCK_ROOT)    net (fo=763, routed)         1.800     3.898    onegbe_test_inst/onegbe_test_struct/bitfield_snapshot/ss/add_del/O[0]
    SLICE_X30Y78         FDRE                                         r  onegbe_test_inst/onegbe_test_struct/bitfield_snapshot/ss/add_del/op_mem_20_24_reg[0][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y78         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.076     3.974 r  onegbe_test_inst/onegbe_test_struct/bitfield_snapshot/ss/add_del/op_mem_20_24_reg[0][10]/Q
                         net (fo=8, routed)           1.309     5.283    axi4lite_interconnect/axi4lite_bitfield_snapshot_ss_bram_inst/ipb_bitfield_snapshot_ss_bram_dp_ram_inst/asym_bram_tdp_inst/onegbe_test_bitfield_snapshot_ss_bram_addr[10]
    RAMB36_X3Y13         RAMB36E2                                     r  axi4lite_interconnect/axi4lite_bitfield_snapshot_ss_bram_inst/ipb_bitfield_snapshot_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      3.906     3.906 r  
    AL16                                              0.000     3.906 r  clk_100_p (IN)
                         net (fo=0)                   0.000     3.906    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.546     4.452 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.492    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.492 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.779    zcu111_infr_inst/clk_100
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.803 r  zcu111_infr_inst/clk_100_BUFGCE_inst/O
                         net (fo=2, routed)           0.790     5.593    zcu111_infr_inst/clk_100_BUFGCE
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     6.223 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.214     6.437    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.461 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X1Y1 (CLOCK_ROOT)    net (fo=763, routed)         1.639     8.100    axi4lite_interconnect/axi4lite_bitfield_snapshot_ss_bram_inst/ipb_bitfield_snapshot_ss_bram_dp_ram_inst/asym_bram_tdp_inst/O[0]
    RAMB36_X3Y13         RAMB36E2                                     r  axi4lite_interconnect/axi4lite_bitfield_snapshot_ss_bram_inst/ipb_bitfield_snapshot_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0/CLKARDCLK
                         clock pessimism             -0.328     7.772    
                         clock uncertainty           -0.062     7.710    
    RAMB36_X3Y13         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.287     7.423    axi4lite_interconnect/axi4lite_bitfield_snapshot_ss_bram_inst/ipb_bitfield_snapshot_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                          7.423    
                         arrival time                          -5.283    
  -------------------------------------------------------------------
                         slack                                  2.140    

Slack (MET) :             2.141ns  (required time - arrival time)
  Source:                 onegbe_test_inst/onegbe_test_struct/bitfield_snapshot/ss/add_del/op_mem_20_24_reg[0][10]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            axi4lite_interconnect/axi4lite_bitfield_snapshot_ss_bram_inst/ipb_bitfield_snapshot_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_3/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E2 clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             user_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.906ns  (user_clk_mmcm rise@3.906ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        1.373ns  (logic 0.076ns (5.535%)  route 1.297ns (94.465%))
  Logic Levels:           0  
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.183ns = ( 8.089 - 3.906 ) 
    Source Clock Delay      (SCD):    3.898ns
    Clock Pessimism Removal (CPR):    -0.328ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.800ns (routing 1.004ns, distribution 0.796ns)
  Clock Net Delay (Destination): 1.628ns (routing 0.914ns, distribution 0.714ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.656     0.656 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.706    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.706 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.029    zcu111_infr_inst/clk_100
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.057 r  zcu111_infr_inst/clk_100_BUFGCE_inst/O
                         net (fo=2, routed)           0.896     1.953    zcu111_infr_inst/clk_100_BUFGCE
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.826 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.070    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.098 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X1Y1 (CLOCK_ROOT)    net (fo=763, routed)         1.800     3.898    onegbe_test_inst/onegbe_test_struct/bitfield_snapshot/ss/add_del/O[0]
    SLICE_X30Y78         FDRE                                         r  onegbe_test_inst/onegbe_test_struct/bitfield_snapshot/ss/add_del/op_mem_20_24_reg[0][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y78         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.076     3.974 r  onegbe_test_inst/onegbe_test_struct/bitfield_snapshot/ss/add_del/op_mem_20_24_reg[0][10]/Q
                         net (fo=8, routed)           1.297     5.271    axi4lite_interconnect/axi4lite_bitfield_snapshot_ss_bram_inst/ipb_bitfield_snapshot_ss_bram_dp_ram_inst/asym_bram_tdp_inst/onegbe_test_bitfield_snapshot_ss_bram_addr[10]
    RAMB36_X3Y16         RAMB36E2                                     r  axi4lite_interconnect/axi4lite_bitfield_snapshot_ss_bram_inst/ipb_bitfield_snapshot_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_3/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      3.906     3.906 r  
    AL16                                              0.000     3.906 r  clk_100_p (IN)
                         net (fo=0)                   0.000     3.906    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.546     4.452 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.492    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.492 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.779    zcu111_infr_inst/clk_100
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.803 r  zcu111_infr_inst/clk_100_BUFGCE_inst/O
                         net (fo=2, routed)           0.790     5.593    zcu111_infr_inst/clk_100_BUFGCE
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     6.223 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.214     6.437    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.461 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X1Y1 (CLOCK_ROOT)    net (fo=763, routed)         1.628     8.089    axi4lite_interconnect/axi4lite_bitfield_snapshot_ss_bram_inst/ipb_bitfield_snapshot_ss_bram_dp_ram_inst/asym_bram_tdp_inst/O[0]
    RAMB36_X3Y16         RAMB36E2                                     r  axi4lite_interconnect/axi4lite_bitfield_snapshot_ss_bram_inst/ipb_bitfield_snapshot_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_3/CLKARDCLK
                         clock pessimism             -0.328     7.761    
                         clock uncertainty           -0.062     7.699    
    RAMB36_X3Y16         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.287     7.412    axi4lite_interconnect/axi4lite_bitfield_snapshot_ss_bram_inst/ipb_bitfield_snapshot_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_3
  -------------------------------------------------------------------
                         required time                          7.412    
                         arrival time                          -5.271    
  -------------------------------------------------------------------
                         slack                                  2.141    

Slack (MET) :             2.158ns  (required time - arrival time)
  Source:                 onegbe_test_inst/onegbe_test_struct/bitfield_snapshot/ss/we_del/op_mem_20_24_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            axi4lite_interconnect/axi4lite_bitfield_snapshot_ss_bram_inst/ipb_bitfield_snapshot_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_7/WEA[0]
                            (rising edge-triggered cell RAMB18E2 clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             user_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.906ns  (user_clk_mmcm rise@3.906ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        1.211ns  (logic 0.078ns (6.441%)  route 1.133ns (93.559%))
  Logic Levels:           0  
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.172ns = ( 8.078 - 3.906 ) 
    Source Clock Delay      (SCD):    3.925ns
    Clock Pessimism Removal (CPR):    -0.328ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.827ns (routing 1.004ns, distribution 0.823ns)
  Clock Net Delay (Destination): 1.617ns (routing 0.914ns, distribution 0.703ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.656     0.656 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.706    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.706 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.029    zcu111_infr_inst/clk_100
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.057 r  zcu111_infr_inst/clk_100_BUFGCE_inst/O
                         net (fo=2, routed)           0.896     1.953    zcu111_infr_inst/clk_100_BUFGCE
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.826 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.070    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.098 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X1Y1 (CLOCK_ROOT)    net (fo=763, routed)         1.827     3.925    onegbe_test_inst/onegbe_test_struct/bitfield_snapshot/ss/we_del/O[0]
    SLICE_X31Y78         FDRE                                         r  onegbe_test_inst/onegbe_test_struct/bitfield_snapshot/ss/we_del/op_mem_20_24_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y78         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     4.003 r  onegbe_test_inst/onegbe_test_struct/bitfield_snapshot/ss/we_del/op_mem_20_24_reg[0]/Q
                         net (fo=16, routed)          1.133     5.136    axi4lite_interconnect/axi4lite_bitfield_snapshot_ss_bram_inst/ipb_bitfield_snapshot_ss_bram_dp_ram_inst/asym_bram_tdp_inst/onegbe_test_bitfield_snapshot_ss_bram_we[0]
    RAMB18_X2Y34         RAMB18E2                                     r  axi4lite_interconnect/axi4lite_bitfield_snapshot_ss_bram_inst/ipb_bitfield_snapshot_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_7/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      3.906     3.906 r  
    AL16                                              0.000     3.906 r  clk_100_p (IN)
                         net (fo=0)                   0.000     3.906    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.546     4.452 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.492    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.492 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.779    zcu111_infr_inst/clk_100
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.803 r  zcu111_infr_inst/clk_100_BUFGCE_inst/O
                         net (fo=2, routed)           0.790     5.593    zcu111_infr_inst/clk_100_BUFGCE
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     6.223 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.214     6.437    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.461 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X1Y1 (CLOCK_ROOT)    net (fo=763, routed)         1.617     8.078    axi4lite_interconnect/axi4lite_bitfield_snapshot_ss_bram_inst/ipb_bitfield_snapshot_ss_bram_dp_ram_inst/asym_bram_tdp_inst/O[0]
    RAMB18_X2Y34         RAMB18E2                                     r  axi4lite_interconnect/axi4lite_bitfield_snapshot_ss_bram_inst/ipb_bitfield_snapshot_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_7/CLKARDCLK
                         clock pessimism             -0.328     7.750    
                         clock uncertainty           -0.062     7.688    
    RAMB18_X2Y34         RAMB18E2 (Setup_RAMB18E2_L_RAMB180_CLKARDCLK_WEA[0])
                                                     -0.394     7.294    axi4lite_interconnect/axi4lite_bitfield_snapshot_ss_bram_inst/ipb_bitfield_snapshot_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_7
  -------------------------------------------------------------------
                         required time                          7.294    
                         arrival time                          -5.136    
  -------------------------------------------------------------------
                         slack                                  2.158    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 onegbe_test_one_gbe/gbe_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            onegbe_test_one_gbe/gbe_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             user_clk_mmcm
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (user_clk_mmcm rise@0.000ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.134ns  (logic 0.059ns (44.030%)  route 0.075ns (55.970%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.915ns
    Source Clock Delay      (SCD):    4.139ns
    Clock Pessimism Removal (CPR):    -0.283ns
  Clock Net Delay (Source):      1.584ns (routing 0.914ns, distribution 0.670ns)
  Clock Net Delay (Destination): 1.817ns (routing 1.004ns, distribution 0.813ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.546     0.546 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.586    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.586 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     0.873    zcu111_infr_inst/clk_100
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.897 r  zcu111_infr_inst/clk_100_BUFGCE_inst/O
                         net (fo=2, routed)           0.790     1.687    zcu111_infr_inst/clk_100_BUFGCE
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     2.317 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.214     2.531    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.555 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X1Y1 (CLOCK_ROOT)    net (fo=763, routed)         1.584     4.139    onegbe_test_one_gbe/gbe_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X25Y86         FDCE                                         r  onegbe_test_one_gbe/gbe_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y86         FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.059     4.198 r  onegbe_test_one_gbe/gbe_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[10]/Q
                         net (fo=3, routed)           0.075     4.273    onegbe_test_one_gbe/gbe_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[10]
    SLICE_X25Y84         FDCE                                         r  onegbe_test_one_gbe/gbe_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.656     0.656 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.706    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.706 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.029    zcu111_infr_inst/clk_100
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.057 r  zcu111_infr_inst/clk_100_BUFGCE_inst/O
                         net (fo=2, routed)           0.896     1.953    zcu111_infr_inst/clk_100_BUFGCE
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.826 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.070    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.098 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X1Y1 (CLOCK_ROOT)    net (fo=763, routed)         1.817     3.915    onegbe_test_one_gbe/gbe_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X25Y84         FDCE                                         r  onegbe_test_one_gbe/gbe_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[10]/C
                         clock pessimism              0.283     4.198    
    SLICE_X25Y84         FDCE (Hold_AFF2_SLICEL_C_D)
                                                      0.062     4.260    onegbe_test_one_gbe/gbe_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[10]
  -------------------------------------------------------------------
                         required time                         -4.260    
                         arrival time                           4.273    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 onegbe_test_dest_ip/sBus_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            onegbe_test_one_gbe/gbe_tx_inst/gen_app_if_reg.app_destip_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             user_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_mmcm rise@0.000ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.259ns
    Source Clock Delay      (SCD):    2.416ns
    Clock Pessimism Removal (CPR):    -0.163ns
  Clock Net Delay (Source):      0.999ns (routing 0.545ns, distribution 0.454ns)
  Clock Net Delay (Destination): 1.127ns (routing 0.603ns, distribution 0.524ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.322     0.322 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.362    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.362 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.506    zcu111_infr_inst/clk_100
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.523 r  zcu111_infr_inst/clk_100_BUFGCE_inst/O
                         net (fo=2, routed)           0.502     1.025    zcu111_infr_inst/clk_100_BUFGCE
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.255 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.400    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.417 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X1Y1 (CLOCK_ROOT)    net (fo=763, routed)         0.999     2.416    onegbe_test_dest_ip/O[0]
    SLICE_X32Y72         FDRE                                         r  onegbe_test_dest_ip/sBus_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y72         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     2.455 r  onegbe_test_dest_ip/sBus_reg[0]/Q
                         net (fo=1, routed)           0.033     2.488    onegbe_test_one_gbe/gbe_tx_inst/gen_app_if_reg.app_destip_reg_reg[31]_0[0]
    SLICE_X32Y72         FDRE                                         r  onegbe_test_one_gbe/gbe_tx_inst/gen_app_if_reg.app_destip_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.427     0.427 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.477    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.477 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.658    zcu111_infr_inst/clk_100
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.677 r  zcu111_infr_inst/clk_100_BUFGCE_inst/O
                         net (fo=2, routed)           0.566     1.243    zcu111_infr_inst/clk_100_BUFGCE
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.948 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.165     1.113    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.132 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X1Y1 (CLOCK_ROOT)    net (fo=763, routed)         1.127     2.259    onegbe_test_one_gbe/gbe_tx_inst/O[0]
    SLICE_X32Y72         FDRE                                         r  onegbe_test_one_gbe/gbe_tx_inst/gen_app_if_reg.app_destip_reg_reg[0]/C
                         clock pessimism              0.163     2.422    
    SLICE_X32Y72         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     2.469    onegbe_test_one_gbe/gbe_tx_inst/gen_app_if_reg.app_destip_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.469    
                         arrival time                           2.488    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 onegbe_test_dest_ip/sBus_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            onegbe_test_one_gbe/gbe_tx_inst/gen_app_if_reg.app_destip_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             user_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_mmcm rise@0.000ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.259ns
    Source Clock Delay      (SCD):    2.417ns
    Clock Pessimism Removal (CPR):    -0.164ns
  Clock Net Delay (Source):      1.000ns (routing 0.545ns, distribution 0.455ns)
  Clock Net Delay (Destination): 1.127ns (routing 0.603ns, distribution 0.524ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.322     0.322 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.362    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.362 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.506    zcu111_infr_inst/clk_100
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.523 r  zcu111_infr_inst/clk_100_BUFGCE_inst/O
                         net (fo=2, routed)           0.502     1.025    zcu111_infr_inst/clk_100_BUFGCE
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.255 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.400    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.417 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X1Y1 (CLOCK_ROOT)    net (fo=763, routed)         1.000     2.417    onegbe_test_dest_ip/O[0]
    SLICE_X32Y71         FDRE                                         r  onegbe_test_dest_ip/sBus_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y71         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     2.456 r  onegbe_test_dest_ip/sBus_reg[10]/Q
                         net (fo=1, routed)           0.033     2.489    onegbe_test_one_gbe/gbe_tx_inst/gen_app_if_reg.app_destip_reg_reg[31]_0[10]
    SLICE_X32Y71         FDRE                                         r  onegbe_test_one_gbe/gbe_tx_inst/gen_app_if_reg.app_destip_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.427     0.427 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.477    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.477 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.658    zcu111_infr_inst/clk_100
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.677 r  zcu111_infr_inst/clk_100_BUFGCE_inst/O
                         net (fo=2, routed)           0.566     1.243    zcu111_infr_inst/clk_100_BUFGCE
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.948 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.165     1.113    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.132 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X1Y1 (CLOCK_ROOT)    net (fo=763, routed)         1.127     2.259    onegbe_test_one_gbe/gbe_tx_inst/O[0]
    SLICE_X32Y71         FDRE                                         r  onegbe_test_one_gbe/gbe_tx_inst/gen_app_if_reg.app_destip_reg_reg[10]/C
                         clock pessimism              0.164     2.423    
    SLICE_X32Y71         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     2.470    onegbe_test_one_gbe/gbe_tx_inst/gen_app_if_reg.app_destip_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.470    
                         arrival time                           2.489    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 onegbe_test_dest_ip/sBus_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            onegbe_test_one_gbe/gbe_tx_inst/gen_app_if_reg.app_destip_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             user_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_mmcm rise@0.000ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.258ns
    Source Clock Delay      (SCD):    2.416ns
    Clock Pessimism Removal (CPR):    -0.164ns
  Clock Net Delay (Source):      0.999ns (routing 0.545ns, distribution 0.454ns)
  Clock Net Delay (Destination): 1.126ns (routing 0.603ns, distribution 0.523ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.322     0.322 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.362    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.362 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.506    zcu111_infr_inst/clk_100
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.523 r  zcu111_infr_inst/clk_100_BUFGCE_inst/O
                         net (fo=2, routed)           0.502     1.025    zcu111_infr_inst/clk_100_BUFGCE
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.255 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.400    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.417 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X1Y1 (CLOCK_ROOT)    net (fo=763, routed)         0.999     2.416    onegbe_test_dest_ip/O[0]
    SLICE_X32Y73         FDRE                                         r  onegbe_test_dest_ip/sBus_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y73         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     2.455 r  onegbe_test_dest_ip/sBus_reg[13]/Q
                         net (fo=1, routed)           0.033     2.488    onegbe_test_one_gbe/gbe_tx_inst/gen_app_if_reg.app_destip_reg_reg[31]_0[13]
    SLICE_X32Y73         FDRE                                         r  onegbe_test_one_gbe/gbe_tx_inst/gen_app_if_reg.app_destip_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.427     0.427 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.477    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.477 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.658    zcu111_infr_inst/clk_100
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.677 r  zcu111_infr_inst/clk_100_BUFGCE_inst/O
                         net (fo=2, routed)           0.566     1.243    zcu111_infr_inst/clk_100_BUFGCE
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.948 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.165     1.113    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.132 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X1Y1 (CLOCK_ROOT)    net (fo=763, routed)         1.126     2.258    onegbe_test_one_gbe/gbe_tx_inst/O[0]
    SLICE_X32Y73         FDRE                                         r  onegbe_test_one_gbe/gbe_tx_inst/gen_app_if_reg.app_destip_reg_reg[13]/C
                         clock pessimism              0.164     2.422    
    SLICE_X32Y73         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     2.469    onegbe_test_one_gbe/gbe_tx_inst/gen_app_if_reg.app_destip_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.469    
                         arrival time                           2.488    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 onegbe_test_dest_ip/sBus_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            onegbe_test_one_gbe/gbe_tx_inst/gen_app_if_reg.app_destip_reg_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             user_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_mmcm rise@0.000ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.257ns
    Source Clock Delay      (SCD):    2.414ns
    Clock Pessimism Removal (CPR):    -0.163ns
  Clock Net Delay (Source):      0.997ns (routing 0.545ns, distribution 0.452ns)
  Clock Net Delay (Destination): 1.125ns (routing 0.603ns, distribution 0.522ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.322     0.322 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.362    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.362 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.506    zcu111_infr_inst/clk_100
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.523 r  zcu111_infr_inst/clk_100_BUFGCE_inst/O
                         net (fo=2, routed)           0.502     1.025    zcu111_infr_inst/clk_100_BUFGCE
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.255 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.400    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.417 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X1Y1 (CLOCK_ROOT)    net (fo=763, routed)         0.997     2.414    onegbe_test_dest_ip/O[0]
    SLICE_X29Y70         FDRE                                         r  onegbe_test_dest_ip/sBus_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y70         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     2.453 r  onegbe_test_dest_ip/sBus_reg[16]/Q
                         net (fo=1, routed)           0.033     2.486    onegbe_test_one_gbe/gbe_tx_inst/gen_app_if_reg.app_destip_reg_reg[31]_0[16]
    SLICE_X29Y70         FDRE                                         r  onegbe_test_one_gbe/gbe_tx_inst/gen_app_if_reg.app_destip_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.427     0.427 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.477    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.477 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.658    zcu111_infr_inst/clk_100
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.677 r  zcu111_infr_inst/clk_100_BUFGCE_inst/O
                         net (fo=2, routed)           0.566     1.243    zcu111_infr_inst/clk_100_BUFGCE
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.948 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.165     1.113    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.132 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X1Y1 (CLOCK_ROOT)    net (fo=763, routed)         1.125     2.257    onegbe_test_one_gbe/gbe_tx_inst/O[0]
    SLICE_X29Y70         FDRE                                         r  onegbe_test_one_gbe/gbe_tx_inst/gen_app_if_reg.app_destip_reg_reg[16]/C
                         clock pessimism              0.163     2.420    
    SLICE_X29Y70         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     2.467    onegbe_test_one_gbe/gbe_tx_inst/gen_app_if_reg.app_destip_reg_reg[16]
  -------------------------------------------------------------------
                         required time                         -2.467    
                         arrival time                           2.486    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 onegbe_test_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            onegbe_test_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             user_clk_mmcm
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (user_clk_mmcm rise@0.000ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.165ns  (logic 0.058ns (35.152%)  route 0.107ns (64.848%))
  Logic Levels:           0  
  Clock Path Skew:        0.085ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.920ns
    Source Clock Delay      (SCD):    4.166ns
    Clock Pessimism Removal (CPR):    -0.330ns
  Clock Net Delay (Source):      1.611ns (routing 0.914ns, distribution 0.697ns)
  Clock Net Delay (Destination): 1.822ns (routing 1.004ns, distribution 0.818ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.546     0.546 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.586    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.586 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     0.873    zcu111_infr_inst/clk_100
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.897 r  zcu111_infr_inst/clk_100_BUFGCE_inst/O
                         net (fo=2, routed)           0.790     1.687    zcu111_infr_inst/clk_100_BUFGCE
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     2.317 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.214     2.531    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.555 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X1Y1 (CLOCK_ROOT)    net (fo=763, routed)         1.611     4.166    onegbe_test_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X35Y74         FDCE                                         r  onegbe_test_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y74         FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     4.224 r  onegbe_test_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/Q
                         net (fo=7, routed)           0.107     4.331    onegbe_test_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X34Y74         FDPE                                         r  onegbe_test_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.656     0.656 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.706    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.706 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.029    zcu111_infr_inst/clk_100
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.057 r  zcu111_infr_inst/clk_100_BUFGCE_inst/O
                         net (fo=2, routed)           0.896     1.953    zcu111_infr_inst/clk_100_BUFGCE
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.826 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.070    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.098 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X1Y1 (CLOCK_ROOT)    net (fo=763, routed)         1.822     3.920    onegbe_test_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X34Y74         FDPE                                         r  onegbe_test_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/C
                         clock pessimism              0.330     4.251    
    SLICE_X34Y74         FDPE (Hold_EFF_SLICEM_C_D)
                                                      0.060     4.311    onegbe_test_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.311    
                         arrival time                           4.331    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 onegbe_test_dest_ip/sBus_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            onegbe_test_one_gbe/gbe_tx_inst/gen_app_if_reg.app_destip_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             user_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_mmcm rise@0.000ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.077ns  (logic 0.039ns (50.649%)  route 0.038ns (49.351%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.258ns
    Source Clock Delay      (SCD):    2.415ns
    Clock Pessimism Removal (CPR):    -0.163ns
  Clock Net Delay (Source):      0.998ns (routing 0.545ns, distribution 0.453ns)
  Clock Net Delay (Destination): 1.126ns (routing 0.603ns, distribution 0.523ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.322     0.322 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.362    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.362 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.506    zcu111_infr_inst/clk_100
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.523 r  zcu111_infr_inst/clk_100_BUFGCE_inst/O
                         net (fo=2, routed)           0.502     1.025    zcu111_infr_inst/clk_100_BUFGCE
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.255 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.400    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.417 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X1Y1 (CLOCK_ROOT)    net (fo=763, routed)         0.998     2.415    onegbe_test_dest_ip/O[0]
    SLICE_X31Y72         FDRE                                         r  onegbe_test_dest_ip/sBus_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y72         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     2.454 r  onegbe_test_dest_ip/sBus_reg[14]/Q
                         net (fo=1, routed)           0.038     2.492    onegbe_test_one_gbe/gbe_tx_inst/gen_app_if_reg.app_destip_reg_reg[31]_0[14]
    SLICE_X31Y72         FDRE                                         r  onegbe_test_one_gbe/gbe_tx_inst/gen_app_if_reg.app_destip_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.427     0.427 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.477    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.477 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.658    zcu111_infr_inst/clk_100
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.677 r  zcu111_infr_inst/clk_100_BUFGCE_inst/O
                         net (fo=2, routed)           0.566     1.243    zcu111_infr_inst/clk_100_BUFGCE
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.948 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.165     1.113    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.132 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X1Y1 (CLOCK_ROOT)    net (fo=763, routed)         1.126     2.258    onegbe_test_one_gbe/gbe_tx_inst/O[0]
    SLICE_X31Y72         FDRE                                         r  onegbe_test_one_gbe/gbe_tx_inst/gen_app_if_reg.app_destip_reg_reg[14]/C
                         clock pessimism              0.163     2.421    
    SLICE_X31Y72         FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.047     2.468    onegbe_test_one_gbe/gbe_tx_inst/gen_app_if_reg.app_destip_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.468    
                         arrival time                           2.492    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 onegbe_test_dest_ip/sBus_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            onegbe_test_one_gbe/gbe_tx_inst/gen_app_if_reg.app_destip_reg_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             user_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_mmcm rise@0.000ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.077ns  (logic 0.039ns (50.649%)  route 0.038ns (49.351%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.253ns
    Source Clock Delay      (SCD):    2.410ns
    Clock Pessimism Removal (CPR):    -0.163ns
  Clock Net Delay (Source):      0.993ns (routing 0.545ns, distribution 0.448ns)
  Clock Net Delay (Destination): 1.121ns (routing 0.603ns, distribution 0.518ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.322     0.322 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.362    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.362 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.506    zcu111_infr_inst/clk_100
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.523 r  zcu111_infr_inst/clk_100_BUFGCE_inst/O
                         net (fo=2, routed)           0.502     1.025    zcu111_infr_inst/clk_100_BUFGCE
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.255 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.400    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.417 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X1Y1 (CLOCK_ROOT)    net (fo=763, routed)         0.993     2.410    onegbe_test_dest_ip/O[0]
    SLICE_X30Y71         FDRE                                         r  onegbe_test_dest_ip/sBus_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y71         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     2.449 r  onegbe_test_dest_ip/sBus_reg[18]/Q
                         net (fo=1, routed)           0.038     2.487    onegbe_test_one_gbe/gbe_tx_inst/gen_app_if_reg.app_destip_reg_reg[31]_0[18]
    SLICE_X30Y71         FDRE                                         r  onegbe_test_one_gbe/gbe_tx_inst/gen_app_if_reg.app_destip_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.427     0.427 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.477    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.477 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.658    zcu111_infr_inst/clk_100
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.677 r  zcu111_infr_inst/clk_100_BUFGCE_inst/O
                         net (fo=2, routed)           0.566     1.243    zcu111_infr_inst/clk_100_BUFGCE
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.948 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.165     1.113    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.132 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X1Y1 (CLOCK_ROOT)    net (fo=763, routed)         1.121     2.253    onegbe_test_one_gbe/gbe_tx_inst/O[0]
    SLICE_X30Y71         FDRE                                         r  onegbe_test_one_gbe/gbe_tx_inst/gen_app_if_reg.app_destip_reg_reg[18]/C
                         clock pessimism              0.163     2.416    
    SLICE_X30Y71         FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.047     2.463    onegbe_test_one_gbe/gbe_tx_inst/gen_app_if_reg.app_destip_reg_reg[18]
  -------------------------------------------------------------------
                         required time                         -2.463    
                         arrival time                           2.487    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 onegbe_test_dest_port/sBus_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            onegbe_test_one_gbe/gbe_tx_inst/gen_app_if_reg.app_destport_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             user_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_mmcm rise@0.000ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.077ns  (logic 0.039ns (50.649%)  route 0.038ns (49.351%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.258ns
    Source Clock Delay      (SCD):    2.416ns
    Clock Pessimism Removal (CPR):    -0.164ns
  Clock Net Delay (Source):      0.999ns (routing 0.545ns, distribution 0.454ns)
  Clock Net Delay (Destination): 1.126ns (routing 0.603ns, distribution 0.523ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.322     0.322 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.362    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.362 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.506    zcu111_infr_inst/clk_100
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.523 r  zcu111_infr_inst/clk_100_BUFGCE_inst/O
                         net (fo=2, routed)           0.502     1.025    zcu111_infr_inst/clk_100_BUFGCE
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.255 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.400    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.417 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X1Y1 (CLOCK_ROOT)    net (fo=763, routed)         0.999     2.416    onegbe_test_dest_port/O[0]
    SLICE_X31Y71         FDRE                                         r  onegbe_test_dest_port/sBus_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y71         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     2.455 r  onegbe_test_dest_port/sBus_reg[0]/Q
                         net (fo=1, routed)           0.038     2.493    onegbe_test_one_gbe/gbe_tx_inst/gen_app_if_reg.app_destport_reg_reg[15]_0[0]
    SLICE_X31Y71         FDRE                                         r  onegbe_test_one_gbe/gbe_tx_inst/gen_app_if_reg.app_destport_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.427     0.427 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.477    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.477 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.658    zcu111_infr_inst/clk_100
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.677 r  zcu111_infr_inst/clk_100_BUFGCE_inst/O
                         net (fo=2, routed)           0.566     1.243    zcu111_infr_inst/clk_100_BUFGCE
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.948 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.165     1.113    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.132 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X1Y1 (CLOCK_ROOT)    net (fo=763, routed)         1.126     2.258    onegbe_test_one_gbe/gbe_tx_inst/O[0]
    SLICE_X31Y71         FDRE                                         r  onegbe_test_one_gbe/gbe_tx_inst/gen_app_if_reg.app_destport_reg_reg[0]/C
                         clock pessimism              0.164     2.422    
    SLICE_X31Y71         FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.047     2.469    onegbe_test_one_gbe/gbe_tx_inst/gen_app_if_reg.app_destport_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.469    
                         arrival time                           2.493    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 onegbe_test_dest_port/sBus_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            onegbe_test_one_gbe/gbe_tx_inst/gen_app_if_reg.app_destport_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             user_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_mmcm rise@0.000ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.077ns  (logic 0.039ns (50.649%)  route 0.038ns (49.351%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.257ns
    Source Clock Delay      (SCD):    2.415ns
    Clock Pessimism Removal (CPR):    -0.164ns
  Clock Net Delay (Source):      0.998ns (routing 0.545ns, distribution 0.453ns)
  Clock Net Delay (Destination): 1.125ns (routing 0.603ns, distribution 0.522ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.322     0.322 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.362    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.362 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.506    zcu111_infr_inst/clk_100
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.523 r  zcu111_infr_inst/clk_100_BUFGCE_inst/O
                         net (fo=2, routed)           0.502     1.025    zcu111_infr_inst/clk_100_BUFGCE
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.255 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.400    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.417 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X1Y1 (CLOCK_ROOT)    net (fo=763, routed)         0.998     2.415    onegbe_test_dest_port/O[0]
    SLICE_X31Y73         FDRE                                         r  onegbe_test_dest_port/sBus_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y73         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     2.454 r  onegbe_test_dest_port/sBus_reg[1]/Q
                         net (fo=1, routed)           0.038     2.492    onegbe_test_one_gbe/gbe_tx_inst/gen_app_if_reg.app_destport_reg_reg[15]_0[1]
    SLICE_X31Y73         FDRE                                         r  onegbe_test_one_gbe/gbe_tx_inst/gen_app_if_reg.app_destport_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.427     0.427 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.477    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.477 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.658    zcu111_infr_inst/clk_100
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.677 r  zcu111_infr_inst/clk_100_BUFGCE_inst/O
                         net (fo=2, routed)           0.566     1.243    zcu111_infr_inst/clk_100_BUFGCE
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.948 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.165     1.113    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.132 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X1Y1 (CLOCK_ROOT)    net (fo=763, routed)         1.125     2.257    onegbe_test_one_gbe/gbe_tx_inst/O[0]
    SLICE_X31Y73         FDRE                                         r  onegbe_test_one_gbe/gbe_tx_inst/gen_app_if_reg.app_destport_reg_reg[1]/C
                         clock pessimism              0.164     2.421    
    SLICE_X31Y73         FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.047     2.468    onegbe_test_one_gbe/gbe_tx_inst/gen_app_if_reg.app_destport_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.468    
                         arrival time                           2.492    
  -------------------------------------------------------------------
                         slack                                  0.024    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         user_clk_mmcm
Waveform(ns):       { 0.000 1.953 }
Period(ns):         3.906
Sources:            { zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         3.906       2.337      RAMB36_X3Y13  axi4lite_interconnect/axi4lite_bitfield_snapshot_ss_bram_inst/ipb_bitfield_snapshot_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         3.906       2.337      RAMB36_X3Y14  axi4lite_interconnect/axi4lite_bitfield_snapshot_ss_bram_inst/ipb_bitfield_snapshot_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_1/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         3.906       2.337      RAMB36_X3Y15  axi4lite_interconnect/axi4lite_bitfield_snapshot_ss_bram_inst/ipb_bitfield_snapshot_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_2/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         3.906       2.337      RAMB36_X2Y13  axi4lite_interconnect/axi4lite_bitfield_snapshot_ss_bram_inst/ipb_bitfield_snapshot_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_4/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.355         3.906       2.551      RAMB18_X2Y34  axi4lite_interconnect/axi4lite_bitfield_snapshot_ss_bram_inst/ipb_bitfield_snapshot_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_7/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         3.906       2.551      RAMB36_X2Y16  onegbe_test_one_gbe/gbe_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         3.906       2.551      RAMB36_X2Y15  onegbe_test_one_gbe/gbe_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         3.906       2.551      RAMB36_X3Y16  axi4lite_interconnect/axi4lite_bitfield_snapshot_ss_bram_inst/ipb_bitfield_snapshot_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_3/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         3.906       2.551      RAMB36_X2Y14  axi4lite_interconnect/axi4lite_bitfield_snapshot_ss_bram_inst/ipb_bitfield_snapshot_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_5/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         3.906       2.551      RAMB36_X2Y12  axi4lite_interconnect/axi4lite_bitfield_snapshot_ss_bram_inst/ipb_bitfield_snapshot_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_6/CLKARDCLK
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK  n/a            0.542         1.953       1.411      RAMB18_X2Y34  axi4lite_interconnect/axi4lite_bitfield_snapshot_ss_bram_inst/ipb_bitfield_snapshot_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_7/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         1.953       1.411      RAMB36_X3Y13  axi4lite_interconnect/axi4lite_bitfield_snapshot_ss_bram_inst/ipb_bitfield_snapshot_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         1.953       1.411      RAMB36_X2Y12  axi4lite_interconnect/axi4lite_bitfield_snapshot_ss_bram_inst/ipb_bitfield_snapshot_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_6/CLKARDCLK
Low Pulse Width   Fast    RAMB18E2/CLKARDCLK  n/a            0.542         1.953       1.411      RAMB18_X2Y34  axi4lite_interconnect/axi4lite_bitfield_snapshot_ss_bram_inst/ipb_bitfield_snapshot_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_7/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         1.953       1.411      RAMB36_X2Y16  onegbe_test_one_gbe/gbe_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         1.953       1.411      RAMB36_X3Y14  axi4lite_interconnect/axi4lite_bitfield_snapshot_ss_bram_inst/ipb_bitfield_snapshot_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_1/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         1.953       1.411      RAMB36_X3Y14  axi4lite_interconnect/axi4lite_bitfield_snapshot_ss_bram_inst/ipb_bitfield_snapshot_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_1/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         1.953       1.411      RAMB36_X2Y15  onegbe_test_one_gbe/gbe_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         1.953       1.411      RAMB36_X2Y15  onegbe_test_one_gbe/gbe_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         1.953       1.411      RAMB36_X3Y15  axi4lite_interconnect/axi4lite_bitfield_snapshot_ss_bram_inst/ipb_bitfield_snapshot_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_2/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         1.953       1.411      RAMB36_X2Y16  onegbe_test_one_gbe/gbe_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         1.953       1.411      RAMB36_X3Y15  axi4lite_interconnect/axi4lite_bitfield_snapshot_ss_bram_inst/ipb_bitfield_snapshot_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_2/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         1.953       1.411      RAMB36_X2Y14  axi4lite_interconnect/axi4lite_bitfield_snapshot_ss_bram_inst/ipb_bitfield_snapshot_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_5/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         1.953       1.411      RAMB36_X2Y12  axi4lite_interconnect/axi4lite_bitfield_snapshot_ss_bram_inst/ipb_bitfield_snapshot_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_6/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         1.953       1.411      RAMB36_X3Y13  axi4lite_interconnect/axi4lite_bitfield_snapshot_ss_bram_inst/ipb_bitfield_snapshot_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0/CLKARDCLK
High Pulse Width  Fast    RAMB18E2/CLKARDCLK  n/a            0.542         1.953       1.411      RAMB18_X2Y34  axi4lite_interconnect/axi4lite_bitfield_snapshot_ss_bram_inst/ipb_bitfield_snapshot_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_7/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         1.953       1.411      RAMB36_X2Y16  onegbe_test_one_gbe/gbe_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         1.953       1.411      RAMB36_X3Y14  axi4lite_interconnect/axi4lite_bitfield_snapshot_ss_bram_inst/ipb_bitfield_snapshot_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_1/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         1.953       1.411      RAMB36_X3Y14  axi4lite_interconnect/axi4lite_bitfield_snapshot_ss_bram_inst/ipb_bitfield_snapshot_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_1/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         1.953       1.411      RAMB36_X2Y15  onegbe_test_one_gbe/gbe_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        4.372ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.013ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.372ns  (required time - arrival time)
  Source:                 zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP0RDATA[48]
                            (rising edge-triggered cell PS8 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.539ns  (logic 0.291ns (6.411%)  route 4.248ns (93.589%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.513ns = ( 11.513 - 10.000 ) 
    Source Clock Delay      (SCD):    1.761ns
    Clock Pessimism Removal (CPR):    0.155ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.535ns (routing 0.555ns, distribution 0.980ns)
  Clock Net Delay (Destination): 1.331ns (routing 0.499ns, distribution 0.832ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=3942, routed)        1.535     1.761    zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/aclk
    SLICE_X23Y27         FDRE                                         r  zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y27         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     1.839 r  zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/m_valid_i_reg/Q
                         net (fo=21, routed)          0.359     2.198    zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/p_54_out
    SLICE_X25Y10         LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.090     2.288 f  zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/s_axi_rid[15]_INST_0_i_2/O
                         net (fo=146, routed)         2.117     4.405    zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/s_axi_rid[15]_INST_0_i_2_n_0
    SLICE_X11Y180        LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.123     4.528 r  zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/s_axi_rdata[48]_INST_0/O
                         net (fo=1, routed)           1.772     6.300    zcu111_inst/zynq_ultra_ps_e_0/U0/maxigp0_rdata[48]
    PS8_X0Y0             PS8                                          r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP0RDATA[48]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=3942, routed)        1.331    11.513    zcu111_inst/zynq_ultra_ps_e_0/U0/maxihpm0_fpd_aclk
    PS8_X0Y0             PS8                                          r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP0ACLK
                         clock pessimism              0.155    11.668    
                         clock uncertainty           -0.130    11.538    
    PS8_X0Y0             PS8 (Setup_PS8_MAXIGP0ACLK_MAXIGP0RDATA[48])
                                                     -0.866    10.672    zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i
  -------------------------------------------------------------------
                         required time                         10.672    
                         arrival time                          -6.300    
  -------------------------------------------------------------------
                         slack                                  4.372    

Slack (MET) :             4.491ns  (required time - arrival time)
  Source:                 zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP0RDATA[49]
                            (rising edge-triggered cell PS8 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.458ns  (logic 0.292ns (6.550%)  route 4.166ns (93.450%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.513ns = ( 11.513 - 10.000 ) 
    Source Clock Delay      (SCD):    1.761ns
    Clock Pessimism Removal (CPR):    0.155ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.535ns (routing 0.555ns, distribution 0.980ns)
  Clock Net Delay (Destination): 1.331ns (routing 0.499ns, distribution 0.832ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=3942, routed)        1.535     1.761    zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/aclk
    SLICE_X23Y27         FDRE                                         r  zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y27         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     1.839 r  zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/m_valid_i_reg/Q
                         net (fo=21, routed)          0.359     2.198    zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/p_54_out
    SLICE_X25Y10         LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.090     2.288 f  zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/s_axi_rid[15]_INST_0_i_2/O
                         net (fo=146, routed)         2.118     4.406    zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/s_axi_rid[15]_INST_0_i_2_n_0
    SLICE_X11Y180        LUT2 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.124     4.530 r  zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/s_axi_rdata[49]_INST_0/O
                         net (fo=1, routed)           1.689     6.219    zcu111_inst/zynq_ultra_ps_e_0/U0/maxigp0_rdata[49]
    PS8_X0Y0             PS8                                          r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP0RDATA[49]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=3942, routed)        1.331    11.513    zcu111_inst/zynq_ultra_ps_e_0/U0/maxihpm0_fpd_aclk
    PS8_X0Y0             PS8                                          r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP0ACLK
                         clock pessimism              0.155    11.668    
                         clock uncertainty           -0.130    11.538    
    PS8_X0Y0             PS8 (Setup_PS8_MAXIGP0ACLK_MAXIGP0RDATA[49])
                                                     -0.828    10.710    zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i
  -------------------------------------------------------------------
                         required time                         10.710    
                         arrival time                          -6.219    
  -------------------------------------------------------------------
                         slack                                  4.491    

Slack (MET) :             4.496ns  (required time - arrival time)
  Source:                 zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP0RDATA[112]
                            (rising edge-triggered cell PS8 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.559ns  (logic 0.257ns (5.637%)  route 4.302ns (94.363%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.513ns = ( 11.513 - 10.000 ) 
    Source Clock Delay      (SCD):    1.761ns
    Clock Pessimism Removal (CPR):    0.155ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.535ns (routing 0.555ns, distribution 0.980ns)
  Clock Net Delay (Destination): 1.331ns (routing 0.499ns, distribution 0.832ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=3942, routed)        1.535     1.761    zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/aclk
    SLICE_X23Y27         FDRE                                         r  zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y27         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     1.839 r  zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/m_valid_i_reg/Q
                         net (fo=21, routed)          0.359     2.198    zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/p_54_out
    SLICE_X25Y10         LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.090     2.288 f  zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/s_axi_rid[15]_INST_0_i_2/O
                         net (fo=146, routed)         2.110     4.398    zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/s_axi_rid[15]_INST_0_i_2_n_0
    SLICE_X11Y180        LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.089     4.487 r  zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/s_axi_rdata[112]_INST_0/O
                         net (fo=1, routed)           1.833     6.320    zcu111_inst/zynq_ultra_ps_e_0/U0/maxigp0_rdata[112]
    PS8_X0Y0             PS8                                          r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP0RDATA[112]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=3942, routed)        1.331    11.513    zcu111_inst/zynq_ultra_ps_e_0/U0/maxihpm0_fpd_aclk
    PS8_X0Y0             PS8                                          r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP0ACLK
                         clock pessimism              0.155    11.668    
                         clock uncertainty           -0.130    11.538    
    PS8_X0Y0             PS8 (Setup_PS8_MAXIGP0ACLK_MAXIGP0RDATA[112])
                                                     -0.722    10.816    zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i
  -------------------------------------------------------------------
                         required time                         10.816    
                         arrival time                          -6.320    
  -------------------------------------------------------------------
                         slack                                  4.496    

Slack (MET) :             4.500ns  (required time - arrival time)
  Source:                 zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP0RDATA[58]
                            (rising edge-triggered cell PS8 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.493ns  (logic 0.303ns (6.744%)  route 4.190ns (93.256%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.513ns = ( 11.513 - 10.000 ) 
    Source Clock Delay      (SCD):    1.761ns
    Clock Pessimism Removal (CPR):    0.155ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.535ns (routing 0.555ns, distribution 0.980ns)
  Clock Net Delay (Destination): 1.331ns (routing 0.499ns, distribution 0.832ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=3942, routed)        1.535     1.761    zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/aclk
    SLICE_X23Y27         FDRE                                         r  zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y27         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     1.839 f  zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/m_valid_i_reg/Q
                         net (fo=21, routed)          0.319     2.158    zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/p_54_out
    SLICE_X23Y13         LUT4 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.124     2.282 r  zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/s_axi_rdata[127]_INST_0_i_2/O
                         net (fo=70, routed)          2.025     4.307    zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/s_axi_rdata[127]_INST_0_i_2_n_0
    SLICE_X11Y180        LUT3 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.101     4.408 r  zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/s_axi_rdata[58]_INST_0/O
                         net (fo=1, routed)           1.846     6.254    zcu111_inst/zynq_ultra_ps_e_0/U0/maxigp0_rdata[58]
    PS8_X0Y0             PS8                                          r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP0RDATA[58]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=3942, routed)        1.331    11.513    zcu111_inst/zynq_ultra_ps_e_0/U0/maxihpm0_fpd_aclk
    PS8_X0Y0             PS8                                          r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP0ACLK
                         clock pessimism              0.155    11.668    
                         clock uncertainty           -0.130    11.538    
    PS8_X0Y0             PS8 (Setup_PS8_MAXIGP0ACLK_MAXIGP0RDATA[58])
                                                     -0.784    10.754    zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i
  -------------------------------------------------------------------
                         required time                         10.754    
                         arrival time                          -6.254    
  -------------------------------------------------------------------
                         slack                                  4.500    

Slack (MET) :             4.509ns  (required time - arrival time)
  Source:                 zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP0RDATA[59]
                            (rising edge-triggered cell PS8 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.415ns  (logic 0.302ns (6.840%)  route 4.113ns (93.160%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.513ns = ( 11.513 - 10.000 ) 
    Source Clock Delay      (SCD):    1.761ns
    Clock Pessimism Removal (CPR):    0.155ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.535ns (routing 0.555ns, distribution 0.980ns)
  Clock Net Delay (Destination): 1.331ns (routing 0.499ns, distribution 0.832ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=3942, routed)        1.535     1.761    zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/aclk
    SLICE_X23Y27         FDRE                                         r  zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y27         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     1.839 f  zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/m_valid_i_reg/Q
                         net (fo=21, routed)          0.319     2.158    zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/p_54_out
    SLICE_X23Y13         LUT4 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.124     2.282 r  zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/s_axi_rdata[127]_INST_0_i_2/O
                         net (fo=70, routed)          2.022     4.304    zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/s_axi_rdata[127]_INST_0_i_2_n_0
    SLICE_X11Y180        LUT3 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.100     4.404 r  zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/s_axi_rdata[59]_INST_0/O
                         net (fo=1, routed)           1.772     6.176    zcu111_inst/zynq_ultra_ps_e_0/U0/maxigp0_rdata[59]
    PS8_X0Y0             PS8                                          r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP0RDATA[59]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=3942, routed)        1.331    11.513    zcu111_inst/zynq_ultra_ps_e_0/U0/maxihpm0_fpd_aclk
    PS8_X0Y0             PS8                                          r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP0ACLK
                         clock pessimism              0.155    11.668    
                         clock uncertainty           -0.130    11.538    
    PS8_X0Y0             PS8 (Setup_PS8_MAXIGP0ACLK_MAXIGP0RDATA[59])
                                                     -0.853    10.685    zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i
  -------------------------------------------------------------------
                         required time                         10.685    
                         arrival time                          -6.176    
  -------------------------------------------------------------------
                         slack                                  4.509    

Slack (MET) :             4.559ns  (required time - arrival time)
  Source:                 zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP0RDATA[115]
                            (rising edge-triggered cell PS8 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.473ns  (logic 0.203ns (4.538%)  route 4.270ns (95.462%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.513ns = ( 11.513 - 10.000 ) 
    Source Clock Delay      (SCD):    1.761ns
    Clock Pessimism Removal (CPR):    0.155ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.535ns (routing 0.555ns, distribution 0.980ns)
  Clock Net Delay (Destination): 1.331ns (routing 0.499ns, distribution 0.832ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=3942, routed)        1.535     1.761    zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/aclk
    SLICE_X23Y27         FDRE                                         r  zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y27         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     1.839 r  zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/m_valid_i_reg/Q
                         net (fo=21, routed)          0.359     2.198    zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/p_54_out
    SLICE_X25Y10         LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.090     2.288 f  zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/s_axi_rid[15]_INST_0_i_2/O
                         net (fo=146, routed)         2.322     4.610    zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/s_axi_rid[15]_INST_0_i_2_n_0
    SLICE_X12Y180        LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.035     4.645 r  zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/s_axi_rdata[115]_INST_0/O
                         net (fo=1, routed)           1.589     6.234    zcu111_inst/zynq_ultra_ps_e_0/U0/maxigp0_rdata[115]
    PS8_X0Y0             PS8                                          r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP0RDATA[115]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=3942, routed)        1.331    11.513    zcu111_inst/zynq_ultra_ps_e_0/U0/maxihpm0_fpd_aclk
    PS8_X0Y0             PS8                                          r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP0ACLK
                         clock pessimism              0.155    11.668    
                         clock uncertainty           -0.130    11.538    
    PS8_X0Y0             PS8 (Setup_PS8_MAXIGP0ACLK_MAXIGP0RDATA[115])
                                                     -0.745    10.793    zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i
  -------------------------------------------------------------------
                         required time                         10.793    
                         arrival time                          -6.234    
  -------------------------------------------------------------------
                         slack                                  4.559    

Slack (MET) :             4.569ns  (required time - arrival time)
  Source:                 zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP0RDATA[114]
                            (rising edge-triggered cell PS8 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.404ns  (logic 0.204ns (4.632%)  route 4.200ns (95.368%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.513ns = ( 11.513 - 10.000 ) 
    Source Clock Delay      (SCD):    1.761ns
    Clock Pessimism Removal (CPR):    0.155ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.535ns (routing 0.555ns, distribution 0.980ns)
  Clock Net Delay (Destination): 1.331ns (routing 0.499ns, distribution 0.832ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=3942, routed)        1.535     1.761    zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/aclk
    SLICE_X23Y27         FDRE                                         r  zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y27         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     1.839 r  zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/m_valid_i_reg/Q
                         net (fo=21, routed)          0.359     2.198    zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/p_54_out
    SLICE_X25Y10         LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.090     2.288 f  zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/s_axi_rid[15]_INST_0_i_2/O
                         net (fo=146, routed)         2.322     4.610    zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/s_axi_rid[15]_INST_0_i_2_n_0
    SLICE_X12Y180        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.036     4.646 r  zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/s_axi_rdata[114]_INST_0/O
                         net (fo=1, routed)           1.519     6.165    zcu111_inst/zynq_ultra_ps_e_0/U0/maxigp0_rdata[114]
    PS8_X0Y0             PS8                                          r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP0RDATA[114]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=3942, routed)        1.331    11.513    zcu111_inst/zynq_ultra_ps_e_0/U0/maxihpm0_fpd_aclk
    PS8_X0Y0             PS8                                          r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP0ACLK
                         clock pessimism              0.155    11.668    
                         clock uncertainty           -0.130    11.538    
    PS8_X0Y0             PS8 (Setup_PS8_MAXIGP0ACLK_MAXIGP0RDATA[114])
                                                     -0.804    10.734    zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i
  -------------------------------------------------------------------
                         required time                         10.734    
                         arrival time                          -6.165    
  -------------------------------------------------------------------
                         slack                                  4.569    

Slack (MET) :             4.706ns  (required time - arrival time)
  Source:                 zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP0RDATA[113]
                            (rising edge-triggered cell PS8 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.313ns  (logic 0.258ns (5.982%)  route 4.055ns (94.018%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.513ns = ( 11.513 - 10.000 ) 
    Source Clock Delay      (SCD):    1.761ns
    Clock Pessimism Removal (CPR):    0.155ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.535ns (routing 0.555ns, distribution 0.980ns)
  Clock Net Delay (Destination): 1.331ns (routing 0.499ns, distribution 0.832ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=3942, routed)        1.535     1.761    zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/aclk
    SLICE_X23Y27         FDRE                                         r  zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y27         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     1.839 r  zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/m_valid_i_reg/Q
                         net (fo=21, routed)          0.359     2.198    zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/p_54_out
    SLICE_X25Y10         LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.090     2.288 f  zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/s_axi_rid[15]_INST_0_i_2/O
                         net (fo=146, routed)         2.111     4.399    zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/s_axi_rid[15]_INST_0_i_2_n_0
    SLICE_X11Y180        LUT2 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.090     4.489 r  zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/s_axi_rdata[113]_INST_0/O
                         net (fo=1, routed)           1.585     6.074    zcu111_inst/zynq_ultra_ps_e_0/U0/maxigp0_rdata[113]
    PS8_X0Y0             PS8                                          r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP0RDATA[113]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=3942, routed)        1.331    11.513    zcu111_inst/zynq_ultra_ps_e_0/U0/maxihpm0_fpd_aclk
    PS8_X0Y0             PS8                                          r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP0ACLK
                         clock pessimism              0.155    11.668    
                         clock uncertainty           -0.130    11.538    
    PS8_X0Y0             PS8 (Setup_PS8_MAXIGP0ACLK_MAXIGP0RDATA[113])
                                                     -0.758    10.780    zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i
  -------------------------------------------------------------------
                         required time                         10.780    
                         arrival time                          -6.074    
  -------------------------------------------------------------------
                         slack                                  4.706    

Slack (MET) :             5.203ns  (required time - arrival time)
  Source:                 zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP0RDATA[117]
                            (rising edge-triggered cell PS8 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.714ns  (logic 0.316ns (8.508%)  route 3.398ns (91.492%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.513ns = ( 11.513 - 10.000 ) 
    Source Clock Delay      (SCD):    1.761ns
    Clock Pessimism Removal (CPR):    0.155ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.535ns (routing 0.555ns, distribution 0.980ns)
  Clock Net Delay (Destination): 1.331ns (routing 0.499ns, distribution 0.832ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=3942, routed)        1.535     1.761    zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/aclk
    SLICE_X23Y27         FDRE                                         r  zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y27         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     1.839 r  zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/m_valid_i_reg/Q
                         net (fo=21, routed)          0.359     2.198    zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/p_54_out
    SLICE_X25Y10         LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.090     2.288 f  zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/s_axi_rid[15]_INST_0_i_2/O
                         net (fo=146, routed)         1.854     4.142    zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/s_axi_rid[15]_INST_0_i_2_n_0
    SLICE_X22Y172        LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.148     4.290 r  zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/s_axi_rdata[117]_INST_0/O
                         net (fo=1, routed)           1.185     5.475    zcu111_inst/zynq_ultra_ps_e_0/U0/maxigp0_rdata[117]
    PS8_X0Y0             PS8                                          r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP0RDATA[117]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=3942, routed)        1.331    11.513    zcu111_inst/zynq_ultra_ps_e_0/U0/maxihpm0_fpd_aclk
    PS8_X0Y0             PS8                                          r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP0ACLK
                         clock pessimism              0.155    11.668    
                         clock uncertainty           -0.130    11.538    
    PS8_X0Y0             PS8 (Setup_PS8_MAXIGP0ACLK_MAXIGP0RDATA[117])
                                                     -0.860    10.678    zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i
  -------------------------------------------------------------------
                         required time                         10.678    
                         arrival time                          -5.475    
  -------------------------------------------------------------------
                         slack                                  5.203    

Slack (MET) :             5.247ns  (required time - arrival time)
  Source:                 zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP0RDATA[57]
                            (rising edge-triggered cell PS8 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.708ns  (logic 0.299ns (8.064%)  route 3.409ns (91.936%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.513ns = ( 11.513 - 10.000 ) 
    Source Clock Delay      (SCD):    1.761ns
    Clock Pessimism Removal (CPR):    0.155ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.535ns (routing 0.555ns, distribution 0.980ns)
  Clock Net Delay (Destination): 1.331ns (routing 0.499ns, distribution 0.832ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=3942, routed)        1.535     1.761    zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/aclk
    SLICE_X23Y27         FDRE                                         r  zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y27         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     1.839 f  zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/m_valid_i_reg/Q
                         net (fo=21, routed)          0.319     2.158    zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/p_54_out
    SLICE_X23Y13         LUT4 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.124     2.282 r  zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/s_axi_rdata[127]_INST_0_i_2/O
                         net (fo=70, routed)          1.657     3.939    zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/s_axi_rdata[127]_INST_0_i_2_n_0
    SLICE_X19Y180        LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.097     4.036 r  zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/s_axi_rdata[57]_INST_0/O
                         net (fo=1, routed)           1.433     5.469    zcu111_inst/zynq_ultra_ps_e_0/U0/maxigp0_rdata[57]
    PS8_X0Y0             PS8                                          r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP0RDATA[57]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=3942, routed)        1.331    11.513    zcu111_inst/zynq_ultra_ps_e_0/U0/maxihpm0_fpd_aclk
    PS8_X0Y0             PS8                                          r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP0ACLK
                         clock pessimism              0.155    11.668    
                         clock uncertainty           -0.130    11.538    
    PS8_X0Y0             PS8 (Setup_PS8_MAXIGP0ACLK_MAXIGP0RDATA[57])
                                                     -0.822    10.716    zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i
  -------------------------------------------------------------------
                         required time                         10.716    
                         arrival time                          -5.469    
  -------------------------------------------------------------------
                         slack                                  5.247    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_mesg_i_reg[44]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AADDR_Q_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.058ns (31.016%)  route 0.129ns (68.984%))
  Logic Levels:           0  
  Clock Path Skew:        0.114ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.762ns
    Source Clock Delay      (SCD):    1.544ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Net Delay (Source):      1.362ns (routing 0.499ns, distribution 0.863ns)
  Clock Net Delay (Destination): 1.536ns (routing 0.555ns, distribution 0.981ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=3942, routed)        1.362     1.544    zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/aclk
    SLICE_X22Y56         FDRE                                         r  zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_mesg_i_reg[44]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y56         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.058     1.602 r  zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_mesg_i_reg[44]/Q
                         net (fo=2, routed)           0.129     1.731    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/s_axi_araddr[28]
    SLICE_X22Y61         FDRE                                         r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AADDR_Q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=3942, routed)        1.536     1.762    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/CLK
    SLICE_X22Y61         FDRE                                         r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AADDR_Q_reg[28]/C
                         clock pessimism             -0.104     1.658    
    SLICE_X22Y61         FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.060     1.718    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AADDR_Q_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.718    
                         arrival time                           1.731    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/queue_id_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/skid_buffer_reg[145]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.156ns  (logic 0.058ns (37.179%)  route 0.098ns (62.820%))
  Logic Levels:           0  
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.796ns
    Source Clock Delay      (SCD):    1.561ns
    Clock Pessimism Removal (CPR):    0.154ns
  Clock Net Delay (Source):      1.379ns (routing 0.499ns, distribution 0.880ns)
  Clock Net Delay (Destination): 1.570ns (routing 0.555ns, distribution 1.015ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=3942, routed)        1.379     1.561    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/CLK
    SLICE_X25Y9          FDRE                                         r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/queue_id_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y9          FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.058     1.619 r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/queue_id_reg[14]/Q
                         net (fo=3, routed)           0.098     1.717    zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/m_axi_rid[14]
    SLICE_X26Y9          FDRE                                         r  zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/skid_buffer_reg[145]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=3942, routed)        1.570     1.796    zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/aclk
    SLICE_X26Y9          FDRE                                         r  zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/skid_buffer_reg[145]/C
                         clock pessimism             -0.154     1.642    
    SLICE_X26Y9          FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.062     1.704    zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/skid_buffer_reg[145]
  -------------------------------------------------------------------
                         required time                         -1.704    
                         arrival time                           1.717    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.171ns  (logic 0.061ns (35.673%)  route 0.110ns (64.327%))
  Logic Levels:           0  
  Clock Path Skew:        0.095ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.805ns
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    0.154ns
  Clock Net Delay (Source):      1.374ns (routing 0.499ns, distribution 0.875ns)
  Clock Net Delay (Destination): 1.579ns (routing 0.555ns, distribution 1.024ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=3942, routed)        1.374     1.556    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/clk
    SLICE_X30Y29         FDRE                                         r  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y29         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.061     1.617 r  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]/Q
                         net (fo=1, routed)           0.110     1.727    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i[6]
    SLICE_X29Y28         FDRE                                         r  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=3942, routed)        1.579     1.805    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X29Y28         FDRE                                         r  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[6]/C
                         clock pessimism             -0.154     1.651    
    SLICE_X29Y28         FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.062     1.713    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.713    
                         arrival time                           1.727    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_mesg_i_reg[44]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_AADDR_Q_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.177ns  (logic 0.060ns (33.898%)  route 0.117ns (66.102%))
  Logic Levels:           0  
  Clock Path Skew:        0.100ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.793ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.155ns
  Clock Net Delay (Source):      1.356ns (routing 0.499ns, distribution 0.857ns)
  Clock Net Delay (Destination): 1.567ns (routing 0.555ns, distribution 1.012ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=3942, routed)        1.356     1.538    zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/aclk
    SLICE_X23Y40         FDRE                                         r  zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_mesg_i_reg[44]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y40         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.060     1.598 r  zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_mesg_i_reg[44]/Q
                         net (fo=2, routed)           0.117     1.715    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/s_axi_awaddr[28]
    SLICE_X25Y40         FDRE                                         r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_AADDR_Q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=3942, routed)        1.567     1.793    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/CLK
    SLICE_X25Y40         FDRE                                         r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_AADDR_Q_reg[28]/C
                         clock pessimism             -0.155     1.638    
    SLICE_X25Y40         FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.062     1.700    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_AADDR_Q_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.700    
                         arrival time                           1.715    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_mesg_i_reg[42]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AADDR_Q_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.193ns  (logic 0.059ns (30.570%)  route 0.134ns (69.430%))
  Logic Levels:           0  
  Clock Path Skew:        0.114ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.762ns
    Source Clock Delay      (SCD):    1.544ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Net Delay (Source):      1.362ns (routing 0.499ns, distribution 0.863ns)
  Clock Net Delay (Destination): 1.536ns (routing 0.555ns, distribution 0.981ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=3942, routed)        1.362     1.544    zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/aclk
    SLICE_X22Y56         FDRE                                         r  zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_mesg_i_reg[42]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y56         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.059     1.603 r  zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_mesg_i_reg[42]/Q
                         net (fo=2, routed)           0.134     1.737    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/s_axi_araddr[26]
    SLICE_X22Y61         FDRE                                         r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AADDR_Q_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=3942, routed)        1.536     1.762    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/CLK
    SLICE_X22Y61         FDRE                                         r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AADDR_Q_reg[26]/C
                         clock pessimism             -0.104     1.658    
    SLICE_X22Y61         FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.060     1.718    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AADDR_Q_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.718    
                         arrival time                           1.737    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_mask_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_27/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.160ns  (logic 0.058ns (36.250%)  route 0.102ns (63.750%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.810ns
    Source Clock Delay      (SCD):    1.548ns
    Clock Pessimism Removal (CPR):    0.201ns
  Clock Net Delay (Source):      1.366ns (routing 0.499ns, distribution 0.867ns)
  Clock Net Delay (Destination): 1.584ns (routing 0.555ns, distribution 1.029ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=3942, routed)        1.366     1.548    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/CLK
    SLICE_X27Y37         FDRE                                         r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_mask_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y37         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.058     1.606 r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_mask_q_reg[2]/Q
                         net (fo=3, routed)           0.102     1.708    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_27/DIB0
    SLICE_X27Y38         RAMD32                                       r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_27/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=3942, routed)        1.584     1.810    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_27/WCLK
    SLICE_X27Y38         RAMD32                                       r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_27/RAMB/CLK
                         clock pessimism             -0.201     1.609    
    SLICE_X27Y38         RAMD32 (Hold_B5LUT_SLICEM_CLK_I)
                                                      0.078     1.687    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_27/RAMB
  -------------------------------------------------------------------
                         required time                         -1.687    
                         arrival time                           1.708    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.176ns  (logic 0.058ns (32.955%)  route 0.118ns (67.045%))
  Logic Levels:           0  
  Clock Path Skew:        0.095ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.805ns
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    0.154ns
  Clock Net Delay (Source):      1.374ns (routing 0.499ns, distribution 0.875ns)
  Clock Net Delay (Destination): 1.579ns (routing 0.555ns, distribution 1.024ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=3942, routed)        1.374     1.556    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/clk
    SLICE_X30Y29         FDRE                                         r  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y29         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.058     1.614 r  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]/Q
                         net (fo=1, routed)           0.118     1.732    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i[3]
    SLICE_X29Y28         FDRE                                         r  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=3942, routed)        1.579     1.805    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X29Y28         FDRE                                         r  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[3]/C
                         clock pessimism             -0.154     1.651    
    SLICE_X29Y28         FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.060     1.711    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.711    
                         arrival time                           1.732    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_mesg_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AID_Q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.059ns (30.256%)  route 0.136ns (69.744%))
  Logic Levels:           0  
  Clock Path Skew:        0.112ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.819ns
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    0.154ns
  Clock Net Delay (Source):      1.371ns (routing 0.499ns, distribution 0.872ns)
  Clock Net Delay (Destination): 1.593ns (routing 0.555ns, distribution 1.038ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=3942, routed)        1.371     1.553    zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/aclk
    SLICE_X26Y11         FDRE                                         r  zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_mesg_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y11         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.059     1.612 r  zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_mesg_i_reg[10]/Q
                         net (fo=3, routed)           0.136     1.748    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/s_axi_arid[10]
    SLICE_X28Y11         FDRE                                         r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AID_Q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=3942, routed)        1.593     1.819    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/CLK
    SLICE_X28Y11         FDRE                                         r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AID_Q_reg[10]/C
                         clock pessimism             -0.154     1.665    
    SLICE_X28Y11         FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.061     1.726    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AID_Q_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.726    
                         arrival time                           1.748    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_mask_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_27/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.061ns (31.771%)  route 0.131ns (68.229%))
  Logic Levels:           0  
  Clock Path Skew:        0.109ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.810ns
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    0.155ns
  Clock Net Delay (Source):      1.364ns (routing 0.499ns, distribution 0.865ns)
  Clock Net Delay (Destination): 1.584ns (routing 0.555ns, distribution 1.029ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=3942, routed)        1.364     1.546    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/CLK
    SLICE_X28Y36         FDRE                                         r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_mask_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y36         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.061     1.607 r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_mask_q_reg[3]/Q
                         net (fo=3, routed)           0.131     1.738    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_27/DIB1
    SLICE_X27Y38         RAMD32                                       r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_27/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=3942, routed)        1.584     1.810    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_27/WCLK
    SLICE_X27Y38         RAMD32                                       r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_27/RAMB_D1/CLK
                         clock pessimism             -0.155     1.655    
    SLICE_X27Y38         RAMD32 (Hold_B6LUT_SLICEM_CLK_I)
                                                      0.060     1.715    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_27/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.715    
                         arrival time                           1.738    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_mesg_i_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.s_axi_rid_i_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.076ns  (logic 0.039ns (51.316%)  route 0.037ns (48.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.151ns
    Source Clock Delay      (SCD):    0.997ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Net Delay (Source):      0.877ns (routing 0.305ns, distribution 0.572ns)
  Clock Net Delay (Destination): 1.004ns (routing 0.346ns, distribution 0.658ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=3942, routed)        0.877     0.997    zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/aclk
    SLICE_X29Y9          FDRE                                         r  zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_mesg_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y9          FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.036 r  zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_mesg_i_reg[11]/Q
                         net (fo=3, routed)           0.037     1.073    zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt_reg[7]_0[11]
    SLICE_X29Y9          FDRE                                         r  zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.s_axi_rid_i_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=3942, routed)        1.004     1.151    zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/aclk
    SLICE_X29Y9          FDRE                                         r  zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.s_axi_rid_i_reg[11]/C
                         clock pessimism             -0.148     1.003    
    SLICE_X29Y9          FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     1.050    zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.s_axi_rid_i_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.050    
                         arrival time                           1.073    
  -------------------------------------------------------------------
                         slack                                  0.023    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     PS8/MAXIGP0ACLK     n/a            3.000         10.000      7.000      PS8_X0Y0      zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP0ACLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.569         10.000      8.431      RAMB18_X2Y34  axi4lite_interconnect/axi4lite_bitfield_snapshot_ss_bram_inst/ipb_bitfield_snapshot_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_7/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.569         10.000      8.431      RAMB36_X3Y13  axi4lite_interconnect/axi4lite_bitfield_snapshot_ss_bram_inst/ipb_bitfield_snapshot_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.569         10.000      8.431      RAMB36_X3Y14  axi4lite_interconnect/axi4lite_bitfield_snapshot_ss_bram_inst/ipb_bitfield_snapshot_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_1/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.569         10.000      8.431      RAMB36_X3Y15  axi4lite_interconnect/axi4lite_bitfield_snapshot_ss_bram_inst/ipb_bitfield_snapshot_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_2/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.569         10.000      8.431      RAMB36_X3Y16  axi4lite_interconnect/axi4lite_bitfield_snapshot_ss_bram_inst/ipb_bitfield_snapshot_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_3/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.569         10.000      8.431      RAMB36_X2Y13  axi4lite_interconnect/axi4lite_bitfield_snapshot_ss_bram_inst/ipb_bitfield_snapshot_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_4/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.569         10.000      8.431      RAMB36_X2Y14  axi4lite_interconnect/axi4lite_bitfield_snapshot_ss_bram_inst/ipb_bitfield_snapshot_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_5/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.569         10.000      8.431      RAMB36_X2Y12  axi4lite_interconnect/axi4lite_bitfield_snapshot_ss_bram_inst/ipb_bitfield_snapshot_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_6/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.355         10.000      8.645      RAMB18_X3Y20  onegbe_test_one_gbe/arp_cache_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
Low Pulse Width   Fast    PS8/MAXIGP0ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP0ACLK
Low Pulse Width   Slow    PS8/MAXIGP0ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP0ACLK
Low Pulse Width   Fast    RAMB18E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB18_X2Y34  axi4lite_interconnect/axi4lite_bitfield_snapshot_ss_bram_inst/ipb_bitfield_snapshot_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_7/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X3Y16  axi4lite_interconnect/axi4lite_bitfield_snapshot_ss_bram_inst/ipb_bitfield_snapshot_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_3/CLKBWRCLK
Low Pulse Width   Slow    RAMB18E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB18_X2Y34  axi4lite_interconnect/axi4lite_bitfield_snapshot_ss_bram_inst/ipb_bitfield_snapshot_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_7/CLKBWRCLK
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB18_X3Y20  onegbe_test_one_gbe/arp_cache_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
Low Pulse Width   Fast    RAMB18E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB18_X3Y20  onegbe_test_one_gbe/arp_cache_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X3Y11  onegbe_test_one_gbe/arp_cache_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X3Y11  onegbe_test_one_gbe/arp_cache_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X3Y13  axi4lite_interconnect/axi4lite_bitfield_snapshot_ss_bram_inst/ipb_bitfield_snapshot_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0/CLKBWRCLK
High Pulse Width  Slow    PS8/MAXIGP0ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP0ACLK
High Pulse Width  Fast    PS8/MAXIGP0ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP0ACLK
High Pulse Width  Slow    RAMB18E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB18_X2Y34  axi4lite_interconnect/axi4lite_bitfield_snapshot_ss_bram_inst/ipb_bitfield_snapshot_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_7/CLKBWRCLK
High Pulse Width  Slow    RAMB18E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB18_X3Y20  onegbe_test_one_gbe/arp_cache_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
High Pulse Width  Fast    RAMB18E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB18_X3Y20  onegbe_test_one_gbe/arp_cache_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X3Y11  onegbe_test_one_gbe/arp_cache_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X3Y13  axi4lite_interconnect/axi4lite_bitfield_snapshot_ss_bram_inst/ipb_bitfield_snapshot_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X3Y13  axi4lite_interconnect/axi4lite_bitfield_snapshot_ss_bram_inst/ipb_bitfield_snapshot_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X3Y14  axi4lite_interconnect/axi4lite_bitfield_snapshot_ss_bram_inst/ipb_bitfield_snapshot_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_1/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X3Y14  axi4lite_interconnect/axi4lite_bitfield_snapshot_ss_bram_inst/ipb_bitfield_snapshot_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_1/CLKBWRCLK



---------------------------------------------------------------------------------------------------
From Clock:  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  To Clock:  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O

Setup :            0  Failing Endpoints,  Worst Slack        7.027ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.045ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.725ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.027ns  (required time - arrival time)
  Source:                 onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[16]/CE
                            (rising edge-triggered cell FDCE clocked by onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@8.000ns - onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.787ns  (logic 0.231ns (29.352%)  route 0.556ns (70.648%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.388ns = ( 9.388 - 8.000 ) 
    Source Clock Delay      (SCD):    1.568ns
    Clock Pessimism Removal (CPR):    0.101ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.568ns (routing 0.703ns, distribution 0.865ns)
  Clock Net Delay (Destination): 1.388ns (routing 0.637ns, distribution 0.751ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y117       BUFG_GT                      0.000     0.000 r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=31, routed)          1.568     1.568    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X0Y232         FDRE                                         r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y232         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     1.649 r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[3]/Q
                         net (fo=2, routed)           0.205     1.854    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4[3]
    SLICE_X0Y232         LUT5 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.150     2.004 r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt0/O
                         net (fo=18, routed)          0.351     2.355    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt0_n_0
    SLICE_X1Y234         FDCE                                         r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      8.000     8.000 r  
    BUFG_GT_X0Y117       BUFG_GT                      0.000     8.000 r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=31, routed)          1.388     9.388    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X1Y234         FDCE                                         r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[16]/C
                         clock pessimism              0.101     9.489    
                         clock uncertainty           -0.046     9.443    
    SLICE_X1Y234         FDCE (Setup_AFF_SLICEM_C_CE)
                                                     -0.061     9.382    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[16]
  -------------------------------------------------------------------
                         required time                          9.382    
                         arrival time                          -2.355    
  -------------------------------------------------------------------
                         slack                                  7.027    

Slack (MET) :             7.027ns  (required time - arrival time)
  Source:                 onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[17]/CE
                            (rising edge-triggered cell FDCE clocked by onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@8.000ns - onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.787ns  (logic 0.231ns (29.352%)  route 0.556ns (70.648%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.388ns = ( 9.388 - 8.000 ) 
    Source Clock Delay      (SCD):    1.568ns
    Clock Pessimism Removal (CPR):    0.101ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.568ns (routing 0.703ns, distribution 0.865ns)
  Clock Net Delay (Destination): 1.388ns (routing 0.637ns, distribution 0.751ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y117       BUFG_GT                      0.000     0.000 r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=31, routed)          1.568     1.568    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X0Y232         FDRE                                         r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y232         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     1.649 r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[3]/Q
                         net (fo=2, routed)           0.205     1.854    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4[3]
    SLICE_X0Y232         LUT5 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.150     2.004 r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt0/O
                         net (fo=18, routed)          0.351     2.355    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt0_n_0
    SLICE_X1Y234         FDCE                                         r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      8.000     8.000 r  
    BUFG_GT_X0Y117       BUFG_GT                      0.000     8.000 r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=31, routed)          1.388     9.388    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X1Y234         FDCE                                         r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[17]/C
                         clock pessimism              0.101     9.489    
                         clock uncertainty           -0.046     9.443    
    SLICE_X1Y234         FDCE (Setup_BFF_SLICEM_C_CE)
                                                     -0.061     9.382    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[17]
  -------------------------------------------------------------------
                         required time                          9.382    
                         arrival time                          -2.355    
  -------------------------------------------------------------------
                         slack                                  7.027    

Slack (MET) :             7.076ns  (required time - arrival time)
  Source:                 onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@8.000ns - onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.742ns  (logic 0.231ns (31.132%)  route 0.511ns (68.868%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.392ns = ( 9.392 - 8.000 ) 
    Source Clock Delay      (SCD):    1.568ns
    Clock Pessimism Removal (CPR):    0.101ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.568ns (routing 0.703ns, distribution 0.865ns)
  Clock Net Delay (Destination): 1.392ns (routing 0.637ns, distribution 0.755ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y117       BUFG_GT                      0.000     0.000 r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=31, routed)          1.568     1.568    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X0Y232         FDRE                                         r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y232         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     1.649 r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[3]/Q
                         net (fo=2, routed)           0.205     1.854    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4[3]
    SLICE_X0Y232         LUT5 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.150     2.004 r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt0/O
                         net (fo=18, routed)          0.306     2.310    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt0_n_0
    SLICE_X1Y233         FDCE                                         r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      8.000     8.000 r  
    BUFG_GT_X0Y117       BUFG_GT                      0.000     8.000 r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=31, routed)          1.392     9.392    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X1Y233         FDCE                                         r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
                         clock pessimism              0.101     9.493    
                         clock uncertainty           -0.046     9.447    
    SLICE_X1Y233         FDCE (Setup_CFF_SLICEM_C_CE)
                                                     -0.061     9.386    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          9.386    
                         arrival time                          -2.310    
  -------------------------------------------------------------------
                         slack                                  7.076    

Slack (MET) :             7.076ns  (required time - arrival time)
  Source:                 onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@8.000ns - onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.742ns  (logic 0.231ns (31.132%)  route 0.511ns (68.868%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.392ns = ( 9.392 - 8.000 ) 
    Source Clock Delay      (SCD):    1.568ns
    Clock Pessimism Removal (CPR):    0.101ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.568ns (routing 0.703ns, distribution 0.865ns)
  Clock Net Delay (Destination): 1.392ns (routing 0.637ns, distribution 0.755ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y117       BUFG_GT                      0.000     0.000 r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=31, routed)          1.568     1.568    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X0Y232         FDRE                                         r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y232         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     1.649 r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[3]/Q
                         net (fo=2, routed)           0.205     1.854    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4[3]
    SLICE_X0Y232         LUT5 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.150     2.004 r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt0/O
                         net (fo=18, routed)          0.306     2.310    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt0_n_0
    SLICE_X1Y233         FDCE                                         r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      8.000     8.000 r  
    BUFG_GT_X0Y117       BUFG_GT                      0.000     8.000 r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=31, routed)          1.392     9.392    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X1Y233         FDCE                                         r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[11]/C
                         clock pessimism              0.101     9.493    
                         clock uncertainty           -0.046     9.447    
    SLICE_X1Y233         FDCE (Setup_DFF_SLICEM_C_CE)
                                                     -0.061     9.386    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          9.386    
                         arrival time                          -2.310    
  -------------------------------------------------------------------
                         slack                                  7.076    

Slack (MET) :             7.076ns  (required time - arrival time)
  Source:                 onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@8.000ns - onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.742ns  (logic 0.231ns (31.132%)  route 0.511ns (68.868%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.392ns = ( 9.392 - 8.000 ) 
    Source Clock Delay      (SCD):    1.568ns
    Clock Pessimism Removal (CPR):    0.101ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.568ns (routing 0.703ns, distribution 0.865ns)
  Clock Net Delay (Destination): 1.392ns (routing 0.637ns, distribution 0.755ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y117       BUFG_GT                      0.000     0.000 r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=31, routed)          1.568     1.568    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X0Y232         FDRE                                         r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y232         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     1.649 r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[3]/Q
                         net (fo=2, routed)           0.205     1.854    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4[3]
    SLICE_X0Y232         LUT5 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.150     2.004 r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt0/O
                         net (fo=18, routed)          0.306     2.310    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt0_n_0
    SLICE_X1Y233         FDCE                                         r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      8.000     8.000 r  
    BUFG_GT_X0Y117       BUFG_GT                      0.000     8.000 r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=31, routed)          1.392     9.392    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X1Y233         FDCE                                         r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[8]/C
                         clock pessimism              0.101     9.493    
                         clock uncertainty           -0.046     9.447    
    SLICE_X1Y233         FDCE (Setup_AFF_SLICEM_C_CE)
                                                     -0.061     9.386    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          9.386    
                         arrival time                          -2.310    
  -------------------------------------------------------------------
                         slack                                  7.076    

Slack (MET) :             7.076ns  (required time - arrival time)
  Source:                 onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@8.000ns - onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.742ns  (logic 0.231ns (31.132%)  route 0.511ns (68.868%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.392ns = ( 9.392 - 8.000 ) 
    Source Clock Delay      (SCD):    1.568ns
    Clock Pessimism Removal (CPR):    0.101ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.568ns (routing 0.703ns, distribution 0.865ns)
  Clock Net Delay (Destination): 1.392ns (routing 0.637ns, distribution 0.755ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y117       BUFG_GT                      0.000     0.000 r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=31, routed)          1.568     1.568    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X0Y232         FDRE                                         r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y232         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     1.649 r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[3]/Q
                         net (fo=2, routed)           0.205     1.854    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4[3]
    SLICE_X0Y232         LUT5 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.150     2.004 r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt0/O
                         net (fo=18, routed)          0.306     2.310    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt0_n_0
    SLICE_X1Y233         FDCE                                         r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      8.000     8.000 r  
    BUFG_GT_X0Y117       BUFG_GT                      0.000     8.000 r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=31, routed)          1.392     9.392    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X1Y233         FDCE                                         r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[9]/C
                         clock pessimism              0.101     9.493    
                         clock uncertainty           -0.046     9.447    
    SLICE_X1Y233         FDCE (Setup_BFF_SLICEM_C_CE)
                                                     -0.061     9.386    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          9.386    
                         arrival time                          -2.310    
  -------------------------------------------------------------------
                         slack                                  7.076    

Slack (MET) :             7.095ns  (required time - arrival time)
  Source:                 onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@8.000ns - onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.722ns  (logic 0.231ns (31.994%)  route 0.491ns (68.006%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.391ns = ( 9.391 - 8.000 ) 
    Source Clock Delay      (SCD):    1.568ns
    Clock Pessimism Removal (CPR):    0.101ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.568ns (routing 0.703ns, distribution 0.865ns)
  Clock Net Delay (Destination): 1.391ns (routing 0.637ns, distribution 0.754ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y117       BUFG_GT                      0.000     0.000 r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=31, routed)          1.568     1.568    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X0Y232         FDRE                                         r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y232         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     1.649 r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[3]/Q
                         net (fo=2, routed)           0.205     1.854    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4[3]
    SLICE_X0Y232         LUT5 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.150     2.004 r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt0/O
                         net (fo=18, routed)          0.286     2.290    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt0_n_0
    SLICE_X1Y233         FDCE                                         r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      8.000     8.000 r  
    BUFG_GT_X0Y117       BUFG_GT                      0.000     8.000 r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=31, routed)          1.391     9.391    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X1Y233         FDCE                                         r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[12]/C
                         clock pessimism              0.101     9.492    
                         clock uncertainty           -0.046     9.446    
    SLICE_X1Y233         FDCE (Setup_EFF_SLICEM_C_CE)
                                                     -0.061     9.385    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          9.385    
                         arrival time                          -2.290    
  -------------------------------------------------------------------
                         slack                                  7.095    

Slack (MET) :             7.095ns  (required time - arrival time)
  Source:                 onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@8.000ns - onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.722ns  (logic 0.231ns (31.994%)  route 0.491ns (68.006%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.391ns = ( 9.391 - 8.000 ) 
    Source Clock Delay      (SCD):    1.568ns
    Clock Pessimism Removal (CPR):    0.101ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.568ns (routing 0.703ns, distribution 0.865ns)
  Clock Net Delay (Destination): 1.391ns (routing 0.637ns, distribution 0.754ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y117       BUFG_GT                      0.000     0.000 r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=31, routed)          1.568     1.568    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X0Y232         FDRE                                         r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y232         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     1.649 r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[3]/Q
                         net (fo=2, routed)           0.205     1.854    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4[3]
    SLICE_X0Y232         LUT5 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.150     2.004 r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt0/O
                         net (fo=18, routed)          0.286     2.290    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt0_n_0
    SLICE_X1Y233         FDCE                                         r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      8.000     8.000 r  
    BUFG_GT_X0Y117       BUFG_GT                      0.000     8.000 r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=31, routed)          1.391     9.391    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X1Y233         FDCE                                         r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[13]/C
                         clock pessimism              0.101     9.492    
                         clock uncertainty           -0.046     9.446    
    SLICE_X1Y233         FDCE (Setup_FFF_SLICEM_C_CE)
                                                     -0.061     9.385    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                          9.385    
                         arrival time                          -2.290    
  -------------------------------------------------------------------
                         slack                                  7.095    

Slack (MET) :             7.095ns  (required time - arrival time)
  Source:                 onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@8.000ns - onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.722ns  (logic 0.231ns (31.994%)  route 0.491ns (68.006%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.391ns = ( 9.391 - 8.000 ) 
    Source Clock Delay      (SCD):    1.568ns
    Clock Pessimism Removal (CPR):    0.101ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.568ns (routing 0.703ns, distribution 0.865ns)
  Clock Net Delay (Destination): 1.391ns (routing 0.637ns, distribution 0.754ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y117       BUFG_GT                      0.000     0.000 r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=31, routed)          1.568     1.568    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X0Y232         FDRE                                         r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y232         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     1.649 r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[3]/Q
                         net (fo=2, routed)           0.205     1.854    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4[3]
    SLICE_X0Y232         LUT5 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.150     2.004 r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt0/O
                         net (fo=18, routed)          0.286     2.290    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt0_n_0
    SLICE_X1Y233         FDCE                                         r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      8.000     8.000 r  
    BUFG_GT_X0Y117       BUFG_GT                      0.000     8.000 r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=31, routed)          1.391     9.391    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X1Y233         FDCE                                         r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[14]/C
                         clock pessimism              0.101     9.492    
                         clock uncertainty           -0.046     9.446    
    SLICE_X1Y233         FDCE (Setup_GFF_SLICEM_C_CE)
                                                     -0.061     9.385    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                          9.385    
                         arrival time                          -2.290    
  -------------------------------------------------------------------
                         slack                                  7.095    

Slack (MET) :             7.095ns  (required time - arrival time)
  Source:                 onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[15]/CE
                            (rising edge-triggered cell FDCE clocked by onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@8.000ns - onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.722ns  (logic 0.231ns (31.994%)  route 0.491ns (68.006%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.391ns = ( 9.391 - 8.000 ) 
    Source Clock Delay      (SCD):    1.568ns
    Clock Pessimism Removal (CPR):    0.101ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.568ns (routing 0.703ns, distribution 0.865ns)
  Clock Net Delay (Destination): 1.391ns (routing 0.637ns, distribution 0.754ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y117       BUFG_GT                      0.000     0.000 r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=31, routed)          1.568     1.568    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X0Y232         FDRE                                         r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y232         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     1.649 r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[3]/Q
                         net (fo=2, routed)           0.205     1.854    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4[3]
    SLICE_X0Y232         LUT5 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.150     2.004 r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt0/O
                         net (fo=18, routed)          0.286     2.290    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt0_n_0
    SLICE_X1Y233         FDCE                                         r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      8.000     8.000 r  
    BUFG_GT_X0Y117       BUFG_GT                      0.000     8.000 r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=31, routed)          1.391     9.391    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X1Y233         FDCE                                         r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[15]/C
                         clock pessimism              0.101     9.492    
                         clock uncertainty           -0.046     9.446    
    SLICE_X1Y233         FDCE (Setup_HFF_SLICEM_C_CE)
                                                     -0.061     9.385    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                          9.385    
                         arrival time                          -2.290    
  -------------------------------------------------------------------
                         slack                                  7.095    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns - onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.039ns (39.796%)  route 0.059ns (60.204%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.983ns
    Source Clock Delay      (SCD):    0.868ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Net Delay (Source):      0.868ns (routing 0.386ns, distribution 0.482ns)
  Clock Net Delay (Destination): 0.983ns (routing 0.430ns, distribution 0.553ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y117       BUFG_GT                      0.000     0.000 r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=31, routed)          0.868     0.868    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X0Y232         FDSE                                         r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y232         FDSE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     0.907 r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[0]/Q
                         net (fo=2, routed)           0.059     0.966    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4[0]
    SLICE_X0Y232         FDRE                                         r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y117       BUFG_GT                      0.000     0.000 r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=31, routed)          0.983     0.983    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X0Y232         FDRE                                         r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
                         clock pessimism             -0.109     0.874    
    SLICE_X0Y232         FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     0.921    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.921    
                         arrival time                           0.966    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns - onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.116ns  (logic 0.056ns (48.276%)  route 0.060ns (51.724%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.985ns
    Source Clock Delay      (SCD):    0.868ns
    Clock Pessimism Removal (CPR):    0.111ns
  Clock Net Delay (Source):      0.868ns (routing 0.386ns, distribution 0.482ns)
  Clock Net Delay (Destination): 0.985ns (routing 0.430ns, distribution 0.555ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y117       BUFG_GT                      0.000     0.000 r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=31, routed)          0.868     0.868    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X1Y234         FDCE                                         r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y234         FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     0.906 r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[17]/Q
                         net (fo=2, routed)           0.053     0.959    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[17]
    SLICE_X1Y234         CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[1])
                                                      0.018     0.977 r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.007     0.984    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[16]_i_1_n_14
    SLICE_X1Y234         FDCE                                         r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y117       BUFG_GT                      0.000     0.000 r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=31, routed)          0.985     0.985    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X1Y234         FDCE                                         r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[17]/C
                         clock pessimism             -0.111     0.874    
    SLICE_X1Y234         FDCE (Hold_BFF_SLICEM_C_D)
                                                      0.046     0.920    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.920    
                         arrival time                           0.984    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns - onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.118ns  (logic 0.056ns (47.458%)  route 0.062ns (52.542%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.992ns
    Source Clock Delay      (SCD):    0.874ns
    Clock Pessimism Removal (CPR):    0.112ns
  Clock Net Delay (Source):      0.874ns (routing 0.386ns, distribution 0.488ns)
  Clock Net Delay (Destination): 0.992ns (routing 0.430ns, distribution 0.562ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y117       BUFG_GT                      0.000     0.000 r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=31, routed)          0.874     0.874    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X1Y232         FDCE                                         r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y232         FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     0.912 r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[1]/Q
                         net (fo=2, routed)           0.055     0.967    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[1]
    SLICE_X1Y232         CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[1])
                                                      0.018     0.985 r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.007     0.992    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]_i_1_n_14
    SLICE_X1Y232         FDCE                                         r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y117       BUFG_GT                      0.000     0.000 r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=31, routed)          0.992     0.992    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X1Y232         FDCE                                         r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[1]/C
                         clock pessimism             -0.112     0.880    
    SLICE_X1Y232         FDCE (Hold_BFF_SLICEM_C_D)
                                                      0.046     0.926    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.926    
                         arrival time                           0.992    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_en_dly1_reg/C
                            (rising edge-triggered cell FDRE clocked by onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_en_dly2_reg/D
                            (rising edge-triggered cell FDRE clocked by onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns - onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.119ns  (logic 0.041ns (34.454%)  route 0.078ns (65.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.987ns
    Source Clock Delay      (SCD):    0.871ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Net Delay (Source):      0.871ns (routing 0.386ns, distribution 0.485ns)
  Clock Net Delay (Destination): 0.987ns (routing 0.430ns, distribution 0.557ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y117       BUFG_GT                      0.000     0.000 r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=31, routed)          0.871     0.871    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X2Y232         FDRE                                         r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_en_dly1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y232         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     0.912 r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_en_dly1_reg/Q
                         net (fo=1, routed)           0.078     0.990    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_en_dly1
    SLICE_X2Y232         FDRE                                         r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_en_dly2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y117       BUFG_GT                      0.000     0.000 r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=31, routed)          0.987     0.987    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X2Y232         FDRE                                         r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_en_dly2_reg/C
                         clock pessimism             -0.110     0.877    
    SLICE_X2Y232         FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.047     0.924    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_en_dly2_reg
  -------------------------------------------------------------------
                         required time                         -0.924    
                         arrival time                           0.990    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns - onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.118ns  (logic 0.056ns (47.458%)  route 0.062ns (52.542%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.989ns
    Source Clock Delay      (SCD):    0.871ns
    Clock Pessimism Removal (CPR):    0.112ns
  Clock Net Delay (Source):      0.871ns (routing 0.386ns, distribution 0.485ns)
  Clock Net Delay (Destination): 0.989ns (routing 0.430ns, distribution 0.559ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y117       BUFG_GT                      0.000     0.000 r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=31, routed)          0.871     0.871    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X1Y233         FDCE                                         r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y233         FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     0.909 r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[9]/Q
                         net (fo=2, routed)           0.055     0.964    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[9]
    SLICE_X1Y233         CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[1])
                                                      0.018     0.982 r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.007     0.989    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[8]_i_1_n_14
    SLICE_X1Y233         FDCE                                         r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y117       BUFG_GT                      0.000     0.000 r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=31, routed)          0.989     0.989    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X1Y233         FDCE                                         r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[9]/C
                         clock pessimism             -0.112     0.877    
    SLICE_X1Y233         FDCE (Hold_BFF_SLICEM_C_D)
                                                      0.046     0.923    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.923    
                         arrival time                           0.989    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns - onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.122ns  (logic 0.057ns (46.721%)  route 0.065ns (53.279%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.992ns
    Source Clock Delay      (SCD):    0.874ns
    Clock Pessimism Removal (CPR):    0.112ns
  Clock Net Delay (Source):      0.874ns (routing 0.386ns, distribution 0.488ns)
  Clock Net Delay (Destination): 0.992ns (routing 0.430ns, distribution 0.562ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y117       BUFG_GT                      0.000     0.000 r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=31, routed)          0.874     0.874    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X1Y232         FDCE                                         r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y232         FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     0.912 r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[2]/Q
                         net (fo=2, routed)           0.058     0.970    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[2]
    SLICE_X1Y232         CARRY8 (Prop_CARRY8_SLICEM_S[2]_O[2])
                                                      0.019     0.989 r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.007     0.996    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]_i_1_n_13
    SLICE_X1Y232         FDCE                                         r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y117       BUFG_GT                      0.000     0.000 r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=31, routed)          0.992     0.992    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X1Y232         FDCE                                         r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[2]/C
                         clock pessimism             -0.112     0.880    
    SLICE_X1Y232         FDCE (Hold_CFF_SLICEM_C_D)
                                                      0.046     0.926    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.926    
                         arrival time                           0.996    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns - onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.122ns  (logic 0.057ns (46.721%)  route 0.065ns (53.279%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.989ns
    Source Clock Delay      (SCD):    0.871ns
    Clock Pessimism Removal (CPR):    0.112ns
  Clock Net Delay (Source):      0.871ns (routing 0.386ns, distribution 0.485ns)
  Clock Net Delay (Destination): 0.989ns (routing 0.430ns, distribution 0.559ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y117       BUFG_GT                      0.000     0.000 r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=31, routed)          0.871     0.871    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X1Y233         FDCE                                         r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y233         FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     0.909 r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]/Q
                         net (fo=2, routed)           0.058     0.967    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]
    SLICE_X1Y233         CARRY8 (Prop_CARRY8_SLICEM_S[2]_O[2])
                                                      0.019     0.986 r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.007     0.993    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[8]_i_1_n_13
    SLICE_X1Y233         FDCE                                         r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y117       BUFG_GT                      0.000     0.000 r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=31, routed)          0.989     0.989    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X1Y233         FDCE                                         r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
                         clock pessimism             -0.112     0.877    
    SLICE_X1Y233         FDCE (Hold_CFF_SLICEM_C_D)
                                                      0.046     0.923    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.923    
                         arrival time                           0.993    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/tstclk_rst_dly1_reg/C
                            (rising edge-triggered cell FDRE clocked by onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/tstclk_rst_dly2_reg/D
                            (rising edge-triggered cell FDRE clocked by onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns - onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.124ns  (logic 0.040ns (32.258%)  route 0.084ns (67.742%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.987ns
    Source Clock Delay      (SCD):    0.871ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Net Delay (Source):      0.871ns (routing 0.386ns, distribution 0.485ns)
  Clock Net Delay (Destination): 0.987ns (routing 0.430ns, distribution 0.557ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y117       BUFG_GT                      0.000     0.000 r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=31, routed)          0.871     0.871    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X2Y232         FDRE                                         r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/tstclk_rst_dly1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y232         FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.040     0.911 r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/tstclk_rst_dly1_reg/Q
                         net (fo=1, routed)           0.084     0.995    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/tstclk_rst_dly1
    SLICE_X2Y232         FDRE                                         r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/tstclk_rst_dly2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y117       BUFG_GT                      0.000     0.000 r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=31, routed)          0.987     0.987    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X2Y232         FDRE                                         r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/tstclk_rst_dly2_reg/C
                         clock pessimism             -0.110     0.877    
    SLICE_X2Y232         FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.047     0.924    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/tstclk_rst_dly2_reg
  -------------------------------------------------------------------
                         required time                         -0.924    
                         arrival time                           0.995    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns - onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.123ns  (logic 0.057ns (46.341%)  route 0.066ns (53.659%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.987ns
    Source Clock Delay      (SCD):    0.870ns
    Clock Pessimism Removal (CPR):    0.111ns
  Clock Net Delay (Source):      0.870ns (routing 0.386ns, distribution 0.484ns)
  Clock Net Delay (Destination): 0.987ns (routing 0.430ns, distribution 0.557ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y117       BUFG_GT                      0.000     0.000 r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=31, routed)          0.870     0.870    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X1Y233         FDCE                                         r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y233         FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     0.909 r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[15]/Q
                         net (fo=2, routed)           0.059     0.968    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[15]
    SLICE_X1Y233         CARRY8 (Prop_CARRY8_SLICEM_S[7]_O[7])
                                                      0.018     0.986 r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[8]_i_1/O[7]
                         net (fo=1, routed)           0.007     0.993    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[8]_i_1_n_8
    SLICE_X1Y233         FDCE                                         r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y117       BUFG_GT                      0.000     0.000 r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=31, routed)          0.987     0.987    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X1Y233         FDCE                                         r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[15]/C
                         clock pessimism             -0.111     0.876    
    SLICE_X1Y233         FDCE (Hold_HFF_SLICEM_C_D)
                                                      0.046     0.922    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           0.993    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns - onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.123ns  (logic 0.057ns (46.341%)  route 0.066ns (53.659%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.990ns
    Source Clock Delay      (SCD):    0.873ns
    Clock Pessimism Removal (CPR):    0.111ns
  Clock Net Delay (Source):      0.873ns (routing 0.386ns, distribution 0.487ns)
  Clock Net Delay (Destination): 0.990ns (routing 0.430ns, distribution 0.560ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y117       BUFG_GT                      0.000     0.000 r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=31, routed)          0.873     0.873    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X1Y232         FDCE                                         r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y232         FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     0.912 r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[7]/Q
                         net (fo=2, routed)           0.059     0.971    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[7]
    SLICE_X1Y232         CARRY8 (Prop_CARRY8_SLICEM_S[7]_O[7])
                                                      0.018     0.989 r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]_i_1/O[7]
                         net (fo=1, routed)           0.007     0.996    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]_i_1_n_8
    SLICE_X1Y232         FDCE                                         r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y117       BUFG_GT                      0.000     0.000 r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=31, routed)          0.990     0.990    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X1Y232         FDCE                                         r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[7]/C
                         clock pessimism             -0.111     0.879    
    SLICE_X1Y232         FDCE (Hold_HFF_SLICEM_C_D)
                                                      0.046     0.925    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.925    
                         arrival time                           0.996    
  -------------------------------------------------------------------
                         slack                                  0.071    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDPE/C   n/a            0.550         8.000       7.450      SLICE_X3Y233  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_meta_reg/C
Min Period        n/a     FDPE/C   n/a            0.550         8.000       7.450      SLICE_X3Y233  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
Min Period        n/a     FDPE/C   n/a            0.550         8.000       7.450      SLICE_X3Y233  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_sync1_reg/C
Min Period        n/a     FDPE/C   n/a            0.550         8.000       7.450      SLICE_X3Y233  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_sync2_reg/C
Min Period        n/a     FDPE/C   n/a            0.550         8.000       7.450      SLICE_X3Y233  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_sync3_reg/C
Min Period        n/a     FDCE/C   n/a            0.550         8.000       7.450      SLICE_X1Y232  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
Min Period        n/a     FDCE/C   n/a            0.550         8.000       7.450      SLICE_X1Y233  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
Min Period        n/a     FDCE/C   n/a            0.550         8.000       7.450      SLICE_X1Y233  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[11]/C
Min Period        n/a     FDCE/C   n/a            0.550         8.000       7.450      SLICE_X1Y233  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[12]/C
Min Period        n/a     FDCE/C   n/a            0.550         8.000       7.450      SLICE_X1Y233  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[13]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.275         4.000       3.725      SLICE_X3Y233  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_meta_reg/C
Low Pulse Width   Slow    FDPE/C   n/a            0.275         4.000       3.725      SLICE_X3Y233  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
Low Pulse Width   Slow    FDPE/C   n/a            0.275         4.000       3.725      SLICE_X3Y233  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_sync1_reg/C
Low Pulse Width   Slow    FDPE/C   n/a            0.275         4.000       3.725      SLICE_X3Y233  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_sync2_reg/C
Low Pulse Width   Slow    FDPE/C   n/a            0.275         4.000       3.725      SLICE_X3Y233  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_sync3_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.275         4.000       3.725      SLICE_X1Y234  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[16]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.275         4.000       3.725      SLICE_X1Y234  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         4.000       3.725      SLICE_X1Y232  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         4.000       3.725      SLICE_X1Y232  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         4.000       3.725      SLICE_X1Y232  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[6]/C
High Pulse Width  Slow    FDCE/C   n/a            0.275         4.000       3.725      SLICE_X1Y232  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.275         4.000       3.725      SLICE_X1Y232  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.275         4.000       3.725      SLICE_X1Y233  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.275         4.000       3.725      SLICE_X1Y233  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.275         4.000       3.725      SLICE_X1Y232  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.275         4.000       3.725      SLICE_X1Y232  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.275         4.000       3.725      SLICE_X1Y232  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.275         4.000       3.725      SLICE_X1Y232  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.275         4.000       3.725      SLICE_X1Y232  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.275         4.000       3.725      SLICE_X1Y232  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  user_clk_mmcm

Setup :            0  Failing Endpoints,  Worst Slack      999.557ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             999.557ns  (required time - arrival time)
  Source:                 onegbe_test_one_gbe/gbe_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            onegbe_test_one_gbe/gbe_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             user_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.468ns  (logic 0.080ns (17.094%)  route 0.388ns (82.906%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y82         FDRE                         0.000     0.000 r  onegbe_test_one_gbe/gbe_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X24Y82         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     0.080 r  onegbe_test_one_gbe/gbe_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.388     0.468    onegbe_test_one_gbe/gbe_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[5]
    SLICE_X24Y82         FDRE                                         r  onegbe_test_one_gbe/gbe_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X24Y82         FDRE (Setup_GFF2_SLICEM_C_D)
                                                      0.025  1000.025    onegbe_test_one_gbe/gbe_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                       1000.025    
                         arrival time                          -0.468    
  -------------------------------------------------------------------
                         slack                                999.557    

Slack (MET) :             999.591ns  (required time - arrival time)
  Source:                 onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             user_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.434ns  (logic 0.077ns (17.742%)  route 0.357ns (82.258%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y88         FDRE                         0.000     0.000 r  onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X31Y88         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     0.077 r  onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.357     0.434    onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[9]
    SLICE_X31Y88         FDRE                                         r  onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X31Y88         FDRE (Setup_GFF2_SLICEM_C_D)
                                                      0.025  1000.025    onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                       1000.025    
                         arrival time                          -0.434    
  -------------------------------------------------------------------
                         slack                                999.591    

Slack (MET) :             999.638ns  (required time - arrival time)
  Source:                 onegbe_test_one_gbe/gbe_rx_inst/rx_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            onegbe_test_one_gbe/gbe_rx_inst/rx_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             user_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.387ns  (logic 0.080ns (20.672%)  route 0.307ns (79.328%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y94         FDRE                         0.000     0.000 r  onegbe_test_one_gbe/gbe_rx_inst/rx_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X32Y94         FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     0.080 r  onegbe_test_one_gbe/gbe_rx_inst/rx_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.307     0.387    onegbe_test_one_gbe/gbe_rx_inst/rx_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X31Y96         FDRE                                         r  onegbe_test_one_gbe/gbe_rx_inst/rx_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X31Y96         FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.025  1000.025    onegbe_test_one_gbe/gbe_rx_inst/rx_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                       1000.025    
                         arrival time                          -0.387    
  -------------------------------------------------------------------
                         slack                                999.638    

Slack (MET) :             999.639ns  (required time - arrival time)
  Source:                 onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             user_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.386ns  (logic 0.078ns (20.207%)  route 0.308ns (79.793%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y89         FDRE                         0.000     0.000 r  onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X31Y89         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     0.078 r  onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.308     0.386    onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[6]
    SLICE_X31Y89         FDRE                                         r  onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X31Y89         FDRE (Setup_CFF2_SLICEM_C_D)
                                                      0.025  1000.025    onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                       1000.025    
                         arrival time                          -0.386    
  -------------------------------------------------------------------
                         slack                                999.639    

Slack (MET) :             999.639ns  (required time - arrival time)
  Source:                 onegbe_test_one_gbe/gbe_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            onegbe_test_one_gbe/gbe_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             user_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.386ns  (logic 0.078ns (20.207%)  route 0.308ns (79.793%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y81         FDRE                         0.000     0.000 r  onegbe_test_one_gbe/gbe_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X24Y81         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     0.078 r  onegbe_test_one_gbe/gbe_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.308     0.386    onegbe_test_one_gbe/gbe_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[6]
    SLICE_X24Y81         FDRE                                         r  onegbe_test_one_gbe/gbe_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X24Y81         FDRE (Setup_GFF2_SLICEM_C_D)
                                                      0.025  1000.025    onegbe_test_one_gbe/gbe_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                       1000.025    
                         arrival time                          -0.386    
  -------------------------------------------------------------------
                         slack                                999.639    

Slack (MET) :             999.667ns  (required time - arrival time)
  Source:                 onegbe_test_one_gbe/gbe_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            onegbe_test_one_gbe/gbe_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/D
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             user_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.358ns  (logic 0.081ns (22.626%)  route 0.277ns (77.374%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y83         FDRE                         0.000     0.000 r  onegbe_test_one_gbe/gbe_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[11]/C
    SLICE_X25Y83         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     0.081 r  onegbe_test_one_gbe/gbe_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[11]/Q
                         net (fo=1, routed)           0.277     0.358    onegbe_test_one_gbe/gbe_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[11]
    SLICE_X25Y83         FDRE                                         r  onegbe_test_one_gbe/gbe_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X25Y83         FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.025  1000.025    onegbe_test_one_gbe/gbe_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][11]
  -------------------------------------------------------------------
                         required time                       1000.025    
                         arrival time                          -0.358    
  -------------------------------------------------------------------
                         slack                                999.667    

Slack (MET) :             999.667ns  (required time - arrival time)
  Source:                 onegbe_test_one_gbe/gbe_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            onegbe_test_one_gbe/gbe_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             user_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.358ns  (logic 0.077ns (21.508%)  route 0.281ns (78.492%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y81         FDRE                         0.000     0.000 r  onegbe_test_one_gbe/gbe_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X24Y81         FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.077     0.077 r  onegbe_test_one_gbe/gbe_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.281     0.358    onegbe_test_one_gbe/gbe_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[7]
    SLICE_X25Y81         FDRE                                         r  onegbe_test_one_gbe/gbe_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X25Y81         FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.025  1000.025    onegbe_test_one_gbe/gbe_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                       1000.025    
                         arrival time                          -0.358    
  -------------------------------------------------------------------
                         slack                                999.667    

Slack (MET) :             999.668ns  (required time - arrival time)
  Source:                 onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             user_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.357ns  (logic 0.078ns (21.849%)  route 0.279ns (78.151%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y90         FDRE                         0.000     0.000 r  onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X31Y90         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     0.078 r  onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.279     0.357    onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X31Y91         FDRE                                         r  onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X31Y91         FDRE (Setup_CFF2_SLICEM_C_D)
                                                      0.025  1000.025    onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                       1000.025    
                         arrival time                          -0.357    
  -------------------------------------------------------------------
                         slack                                999.668    

Slack (MET) :             999.673ns  (required time - arrival time)
  Source:                 onegbe_test_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            onegbe_test_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             user_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.352ns  (logic 0.080ns (22.727%)  route 0.272ns (77.273%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y69         FDRE                         0.000     0.000 r  onegbe_test_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X34Y69         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     0.080 r  onegbe_test_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.272     0.352    onegbe_test_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X34Y73         FDRE                                         r  onegbe_test_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X34Y73         FDRE (Setup_CFF2_SLICEM_C_D)
                                                      0.025  1000.025    onegbe_test_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                       1000.025    
                         arrival time                          -0.352    
  -------------------------------------------------------------------
                         slack                                999.673    

Slack (MET) :             999.674ns  (required time - arrival time)
  Source:                 onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             user_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.351ns  (logic 0.077ns (21.937%)  route 0.274ns (78.063%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y88         FDRE                         0.000     0.000 r  onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
    SLICE_X31Y88         FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.077     0.077 r  onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.274     0.351    onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[8]
    SLICE_X32Y88         FDRE                                         r  onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X32Y88         FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.025  1000.025    onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                       1000.025    
                         arrival time                          -0.351    
  -------------------------------------------------------------------
                         slack                                999.674    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_200m_mmcm
  To Clock:  clk_200m_mmcm

Setup :            0  Failing Endpoints,  Worst Slack        3.910ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.257ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.910ns  (required time - arrival time)
  Source:                 onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_200m_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/den_reg/CLR
                            (recovery check against rising-edge clock clk_200m_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200m_mmcm rise@5.000ns - clk_200m_mmcm rise@0.000ns)
  Data Path Delay:        0.784ns  (logic 0.079ns (10.077%)  route 0.705ns (89.923%))
  Logic Levels:           0  
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.004ns = ( 10.004 - 5.000 ) 
    Source Clock Delay      (SCD):    4.891ns
    Clock Pessimism Removal (CPR):    -0.289ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.832ns (routing 1.911ns, distribution 0.921ns)
  Clock Net Delay (Destination): 2.484ns (routing 1.739ns, distribution 0.745ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200m_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.656     0.656 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.706    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.706 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.029    zcu111_infr_inst/clk_100
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.057 r  zcu111_infr_inst/clk_100_BUFGCE_inst/O
                         net (fo=2, routed)           0.857     1.914    zcu111_infr_inst/clk_100_BUFGCE
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.787 r  zcu111_infr_inst/user_200m_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.031    zcu111_infr_inst/clk_200m_mmcm
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.059 r  zcu111_infr_inst/bufg_200m/O
    X0Y3 (CLOCK_ROOT)    net (fo=578, routed)         2.832     4.891    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/drpclk_in[0]
    SLICE_X3Y244         FDPE                                         r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y244         FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     4.970 f  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/Q
                         net (fo=73, routed)          0.705     5.675    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/AS[0]
    SLICE_X4Y236         FDCE                                         f  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/den_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200m_mmcm rise edge)
                                                      5.000     5.000 r  
    AL16                                              0.000     5.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     5.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.546     5.546 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     5.586    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.586 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     5.873    zcu111_infr_inst/clk_100
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.897 r  zcu111_infr_inst/clk_100_BUFGCE_inst/O
                         net (fo=2, routed)           0.755     6.652    zcu111_infr_inst/clk_100_BUFGCE
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     7.282 r  zcu111_infr_inst/user_200m_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.214     7.496    zcu111_infr_inst/clk_200m_mmcm
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.520 r  zcu111_infr_inst/bufg_200m/O
    X0Y3 (CLOCK_ROOT)    net (fo=578, routed)         2.484    10.004    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/drpclk_in[0]
    SLICE_X4Y236         FDCE                                         r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/den_reg/C
                         clock pessimism             -0.289     9.715    
                         clock uncertainty           -0.064     9.651    
    SLICE_X4Y236         FDCE (Recov_HFF_SLICEL_C_CLR)
                                                     -0.066     9.585    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/den_reg
  -------------------------------------------------------------------
                         required time                          9.585    
                         arrival time                          -5.675    
  -------------------------------------------------------------------
                         slack                                  3.910    

Slack (MET) :             3.910ns  (required time - arrival time)
  Source:                 onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_200m_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/di_reg[10]/CLR
                            (recovery check against rising-edge clock clk_200m_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200m_mmcm rise@5.000ns - clk_200m_mmcm rise@0.000ns)
  Data Path Delay:        0.784ns  (logic 0.079ns (10.077%)  route 0.705ns (89.923%))
  Logic Levels:           0  
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.004ns = ( 10.004 - 5.000 ) 
    Source Clock Delay      (SCD):    4.891ns
    Clock Pessimism Removal (CPR):    -0.289ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.832ns (routing 1.911ns, distribution 0.921ns)
  Clock Net Delay (Destination): 2.484ns (routing 1.739ns, distribution 0.745ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200m_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.656     0.656 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.706    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.706 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.029    zcu111_infr_inst/clk_100
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.057 r  zcu111_infr_inst/clk_100_BUFGCE_inst/O
                         net (fo=2, routed)           0.857     1.914    zcu111_infr_inst/clk_100_BUFGCE
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.787 r  zcu111_infr_inst/user_200m_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.031    zcu111_infr_inst/clk_200m_mmcm
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.059 r  zcu111_infr_inst/bufg_200m/O
    X0Y3 (CLOCK_ROOT)    net (fo=578, routed)         2.832     4.891    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/drpclk_in[0]
    SLICE_X3Y244         FDPE                                         r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y244         FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     4.970 f  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/Q
                         net (fo=73, routed)          0.705     5.675    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/AS[0]
    SLICE_X4Y236         FDCE                                         f  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/di_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200m_mmcm rise edge)
                                                      5.000     5.000 r  
    AL16                                              0.000     5.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     5.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.546     5.546 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     5.586    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.586 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     5.873    zcu111_infr_inst/clk_100
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.897 r  zcu111_infr_inst/clk_100_BUFGCE_inst/O
                         net (fo=2, routed)           0.755     6.652    zcu111_infr_inst/clk_100_BUFGCE
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     7.282 r  zcu111_infr_inst/user_200m_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.214     7.496    zcu111_infr_inst/clk_200m_mmcm
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.520 r  zcu111_infr_inst/bufg_200m/O
    X0Y3 (CLOCK_ROOT)    net (fo=578, routed)         2.484    10.004    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/drpclk_in[0]
    SLICE_X4Y236         FDCE                                         r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/di_reg[10]/C
                         clock pessimism             -0.289     9.715    
                         clock uncertainty           -0.064     9.651    
    SLICE_X4Y236         FDCE (Recov_HFF2_SLICEL_C_CLR)
                                                     -0.066     9.585    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/di_reg[10]
  -------------------------------------------------------------------
                         required time                          9.585    
                         arrival time                          -5.675    
  -------------------------------------------------------------------
                         slack                                  3.910    

Slack (MET) :             3.910ns  (required time - arrival time)
  Source:                 onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_200m_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/di_reg[14]/CLR
                            (recovery check against rising-edge clock clk_200m_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200m_mmcm rise@5.000ns - clk_200m_mmcm rise@0.000ns)
  Data Path Delay:        0.784ns  (logic 0.079ns (10.077%)  route 0.705ns (89.923%))
  Logic Levels:           0  
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.004ns = ( 10.004 - 5.000 ) 
    Source Clock Delay      (SCD):    4.891ns
    Clock Pessimism Removal (CPR):    -0.289ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.832ns (routing 1.911ns, distribution 0.921ns)
  Clock Net Delay (Destination): 2.484ns (routing 1.739ns, distribution 0.745ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200m_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.656     0.656 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.706    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.706 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.029    zcu111_infr_inst/clk_100
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.057 r  zcu111_infr_inst/clk_100_BUFGCE_inst/O
                         net (fo=2, routed)           0.857     1.914    zcu111_infr_inst/clk_100_BUFGCE
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.787 r  zcu111_infr_inst/user_200m_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.031    zcu111_infr_inst/clk_200m_mmcm
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.059 r  zcu111_infr_inst/bufg_200m/O
    X0Y3 (CLOCK_ROOT)    net (fo=578, routed)         2.832     4.891    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/drpclk_in[0]
    SLICE_X3Y244         FDPE                                         r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y244         FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     4.970 f  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/Q
                         net (fo=73, routed)          0.705     5.675    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/AS[0]
    SLICE_X3Y236         FDCE                                         f  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/di_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200m_mmcm rise edge)
                                                      5.000     5.000 r  
    AL16                                              0.000     5.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     5.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.546     5.546 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     5.586    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.586 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     5.873    zcu111_infr_inst/clk_100
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.897 r  zcu111_infr_inst/clk_100_BUFGCE_inst/O
                         net (fo=2, routed)           0.755     6.652    zcu111_infr_inst/clk_100_BUFGCE
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     7.282 r  zcu111_infr_inst/user_200m_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.214     7.496    zcu111_infr_inst/clk_200m_mmcm
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.520 r  zcu111_infr_inst/bufg_200m/O
    X0Y3 (CLOCK_ROOT)    net (fo=578, routed)         2.484    10.004    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/drpclk_in[0]
    SLICE_X3Y236         FDCE                                         r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/di_reg[14]/C
                         clock pessimism             -0.289     9.715    
                         clock uncertainty           -0.064     9.651    
    SLICE_X3Y236         FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.066     9.585    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/di_reg[14]
  -------------------------------------------------------------------
                         required time                          9.585    
                         arrival time                          -5.675    
  -------------------------------------------------------------------
                         slack                                  3.910    

Slack (MET) :             3.910ns  (required time - arrival time)
  Source:                 onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_200m_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/di_reg[15]/CLR
                            (recovery check against rising-edge clock clk_200m_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200m_mmcm rise@5.000ns - clk_200m_mmcm rise@0.000ns)
  Data Path Delay:        0.784ns  (logic 0.079ns (10.077%)  route 0.705ns (89.923%))
  Logic Levels:           0  
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.004ns = ( 10.004 - 5.000 ) 
    Source Clock Delay      (SCD):    4.891ns
    Clock Pessimism Removal (CPR):    -0.289ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.832ns (routing 1.911ns, distribution 0.921ns)
  Clock Net Delay (Destination): 2.484ns (routing 1.739ns, distribution 0.745ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200m_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.656     0.656 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.706    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.706 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.029    zcu111_infr_inst/clk_100
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.057 r  zcu111_infr_inst/clk_100_BUFGCE_inst/O
                         net (fo=2, routed)           0.857     1.914    zcu111_infr_inst/clk_100_BUFGCE
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.787 r  zcu111_infr_inst/user_200m_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.031    zcu111_infr_inst/clk_200m_mmcm
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.059 r  zcu111_infr_inst/bufg_200m/O
    X0Y3 (CLOCK_ROOT)    net (fo=578, routed)         2.832     4.891    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/drpclk_in[0]
    SLICE_X3Y244         FDPE                                         r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y244         FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     4.970 f  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/Q
                         net (fo=73, routed)          0.705     5.675    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/AS[0]
    SLICE_X4Y236         FDCE                                         f  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/di_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200m_mmcm rise edge)
                                                      5.000     5.000 r  
    AL16                                              0.000     5.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     5.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.546     5.546 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     5.586    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.586 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     5.873    zcu111_infr_inst/clk_100
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.897 r  zcu111_infr_inst/clk_100_BUFGCE_inst/O
                         net (fo=2, routed)           0.755     6.652    zcu111_infr_inst/clk_100_BUFGCE
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     7.282 r  zcu111_infr_inst/user_200m_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.214     7.496    zcu111_infr_inst/clk_200m_mmcm
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.520 r  zcu111_infr_inst/bufg_200m/O
    X0Y3 (CLOCK_ROOT)    net (fo=578, routed)         2.484    10.004    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/drpclk_in[0]
    SLICE_X4Y236         FDCE                                         r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/di_reg[15]/C
                         clock pessimism             -0.289     9.715    
                         clock uncertainty           -0.064     9.651    
    SLICE_X4Y236         FDCE (Recov_GFF2_SLICEL_C_CLR)
                                                     -0.066     9.585    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/di_reg[15]
  -------------------------------------------------------------------
                         required time                          9.585    
                         arrival time                          -5.675    
  -------------------------------------------------------------------
                         slack                                  3.910    

Slack (MET) :             3.910ns  (required time - arrival time)
  Source:                 onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_200m_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/di_reg[1]/CLR
                            (recovery check against rising-edge clock clk_200m_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200m_mmcm rise@5.000ns - clk_200m_mmcm rise@0.000ns)
  Data Path Delay:        0.784ns  (logic 0.079ns (10.077%)  route 0.705ns (89.923%))
  Logic Levels:           0  
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.004ns = ( 10.004 - 5.000 ) 
    Source Clock Delay      (SCD):    4.891ns
    Clock Pessimism Removal (CPR):    -0.289ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.832ns (routing 1.911ns, distribution 0.921ns)
  Clock Net Delay (Destination): 2.484ns (routing 1.739ns, distribution 0.745ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200m_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.656     0.656 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.706    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.706 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.029    zcu111_infr_inst/clk_100
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.057 r  zcu111_infr_inst/clk_100_BUFGCE_inst/O
                         net (fo=2, routed)           0.857     1.914    zcu111_infr_inst/clk_100_BUFGCE
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.787 r  zcu111_infr_inst/user_200m_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.031    zcu111_infr_inst/clk_200m_mmcm
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.059 r  zcu111_infr_inst/bufg_200m/O
    X0Y3 (CLOCK_ROOT)    net (fo=578, routed)         2.832     4.891    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/drpclk_in[0]
    SLICE_X3Y244         FDPE                                         r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y244         FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     4.970 f  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/Q
                         net (fo=73, routed)          0.705     5.675    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/AS[0]
    SLICE_X3Y236         FDCE                                         f  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/di_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200m_mmcm rise edge)
                                                      5.000     5.000 r  
    AL16                                              0.000     5.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     5.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.546     5.546 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     5.586    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.586 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     5.873    zcu111_infr_inst/clk_100
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.897 r  zcu111_infr_inst/clk_100_BUFGCE_inst/O
                         net (fo=2, routed)           0.755     6.652    zcu111_infr_inst/clk_100_BUFGCE
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     7.282 r  zcu111_infr_inst/user_200m_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.214     7.496    zcu111_infr_inst/clk_200m_mmcm
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.520 r  zcu111_infr_inst/bufg_200m/O
    X0Y3 (CLOCK_ROOT)    net (fo=578, routed)         2.484    10.004    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/drpclk_in[0]
    SLICE_X3Y236         FDCE                                         r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/di_reg[1]/C
                         clock pessimism             -0.289     9.715    
                         clock uncertainty           -0.064     9.651    
    SLICE_X3Y236         FDCE (Recov_EFF2_SLICEL_C_CLR)
                                                     -0.066     9.585    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/di_reg[1]
  -------------------------------------------------------------------
                         required time                          9.585    
                         arrival time                          -5.675    
  -------------------------------------------------------------------
                         slack                                  3.910    

Slack (MET) :             3.910ns  (required time - arrival time)
  Source:                 onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_200m_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/di_reg[3]/CLR
                            (recovery check against rising-edge clock clk_200m_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200m_mmcm rise@5.000ns - clk_200m_mmcm rise@0.000ns)
  Data Path Delay:        0.784ns  (logic 0.079ns (10.077%)  route 0.705ns (89.923%))
  Logic Levels:           0  
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.004ns = ( 10.004 - 5.000 ) 
    Source Clock Delay      (SCD):    4.891ns
    Clock Pessimism Removal (CPR):    -0.289ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.832ns (routing 1.911ns, distribution 0.921ns)
  Clock Net Delay (Destination): 2.484ns (routing 1.739ns, distribution 0.745ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200m_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.656     0.656 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.706    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.706 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.029    zcu111_infr_inst/clk_100
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.057 r  zcu111_infr_inst/clk_100_BUFGCE_inst/O
                         net (fo=2, routed)           0.857     1.914    zcu111_infr_inst/clk_100_BUFGCE
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.787 r  zcu111_infr_inst/user_200m_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.031    zcu111_infr_inst/clk_200m_mmcm
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.059 r  zcu111_infr_inst/bufg_200m/O
    X0Y3 (CLOCK_ROOT)    net (fo=578, routed)         2.832     4.891    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/drpclk_in[0]
    SLICE_X3Y244         FDPE                                         r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y244         FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     4.970 f  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/Q
                         net (fo=73, routed)          0.705     5.675    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/AS[0]
    SLICE_X3Y236         FDCE                                         f  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/di_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200m_mmcm rise edge)
                                                      5.000     5.000 r  
    AL16                                              0.000     5.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     5.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.546     5.546 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     5.586    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.586 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     5.873    zcu111_infr_inst/clk_100
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.897 r  zcu111_infr_inst/clk_100_BUFGCE_inst/O
                         net (fo=2, routed)           0.755     6.652    zcu111_infr_inst/clk_100_BUFGCE
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     7.282 r  zcu111_infr_inst/user_200m_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.214     7.496    zcu111_infr_inst/clk_200m_mmcm
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.520 r  zcu111_infr_inst/bufg_200m/O
    X0Y3 (CLOCK_ROOT)    net (fo=578, routed)         2.484    10.004    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/drpclk_in[0]
    SLICE_X3Y236         FDCE                                         r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/di_reg[3]/C
                         clock pessimism             -0.289     9.715    
                         clock uncertainty           -0.064     9.651    
    SLICE_X3Y236         FDCE (Recov_FFF_SLICEL_C_CLR)
                                                     -0.066     9.585    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/di_reg[3]
  -------------------------------------------------------------------
                         required time                          9.585    
                         arrival time                          -5.675    
  -------------------------------------------------------------------
                         slack                                  3.910    

Slack (MET) :             3.910ns  (required time - arrival time)
  Source:                 onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_200m_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/di_reg[6]/CLR
                            (recovery check against rising-edge clock clk_200m_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200m_mmcm rise@5.000ns - clk_200m_mmcm rise@0.000ns)
  Data Path Delay:        0.784ns  (logic 0.079ns (10.077%)  route 0.705ns (89.923%))
  Logic Levels:           0  
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.004ns = ( 10.004 - 5.000 ) 
    Source Clock Delay      (SCD):    4.891ns
    Clock Pessimism Removal (CPR):    -0.289ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.832ns (routing 1.911ns, distribution 0.921ns)
  Clock Net Delay (Destination): 2.484ns (routing 1.739ns, distribution 0.745ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200m_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.656     0.656 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.706    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.706 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.029    zcu111_infr_inst/clk_100
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.057 r  zcu111_infr_inst/clk_100_BUFGCE_inst/O
                         net (fo=2, routed)           0.857     1.914    zcu111_infr_inst/clk_100_BUFGCE
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.787 r  zcu111_infr_inst/user_200m_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.031    zcu111_infr_inst/clk_200m_mmcm
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.059 r  zcu111_infr_inst/bufg_200m/O
    X0Y3 (CLOCK_ROOT)    net (fo=578, routed)         2.832     4.891    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/drpclk_in[0]
    SLICE_X3Y244         FDPE                                         r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y244         FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     4.970 f  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/Q
                         net (fo=73, routed)          0.705     5.675    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/AS[0]
    SLICE_X3Y236         FDCE                                         f  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/di_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200m_mmcm rise edge)
                                                      5.000     5.000 r  
    AL16                                              0.000     5.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     5.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.546     5.546 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     5.586    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.586 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     5.873    zcu111_infr_inst/clk_100
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.897 r  zcu111_infr_inst/clk_100_BUFGCE_inst/O
                         net (fo=2, routed)           0.755     6.652    zcu111_infr_inst/clk_100_BUFGCE
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     7.282 r  zcu111_infr_inst/user_200m_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.214     7.496    zcu111_infr_inst/clk_200m_mmcm
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.520 r  zcu111_infr_inst/bufg_200m/O
    X0Y3 (CLOCK_ROOT)    net (fo=578, routed)         2.484    10.004    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/drpclk_in[0]
    SLICE_X3Y236         FDCE                                         r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/di_reg[6]/C
                         clock pessimism             -0.289     9.715    
                         clock uncertainty           -0.064     9.651    
    SLICE_X3Y236         FDCE (Recov_FFF2_SLICEL_C_CLR)
                                                     -0.066     9.585    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/di_reg[6]
  -------------------------------------------------------------------
                         required time                          9.585    
                         arrival time                          -5.675    
  -------------------------------------------------------------------
                         slack                                  3.910    

Slack (MET) :             3.930ns  (required time - arrival time)
  Source:                 onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_200m_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/di_reg[4]/CLR
                            (recovery check against rising-edge clock clk_200m_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200m_mmcm rise@5.000ns - clk_200m_mmcm rise@0.000ns)
  Data Path Delay:        0.765ns  (logic 0.079ns (10.327%)  route 0.686ns (89.673%))
  Logic Levels:           0  
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.005ns = ( 10.005 - 5.000 ) 
    Source Clock Delay      (SCD):    4.891ns
    Clock Pessimism Removal (CPR):    -0.289ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.832ns (routing 1.911ns, distribution 0.921ns)
  Clock Net Delay (Destination): 2.485ns (routing 1.739ns, distribution 0.746ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200m_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.656     0.656 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.706    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.706 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.029    zcu111_infr_inst/clk_100
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.057 r  zcu111_infr_inst/clk_100_BUFGCE_inst/O
                         net (fo=2, routed)           0.857     1.914    zcu111_infr_inst/clk_100_BUFGCE
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.787 r  zcu111_infr_inst/user_200m_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.031    zcu111_infr_inst/clk_200m_mmcm
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.059 r  zcu111_infr_inst/bufg_200m/O
    X0Y3 (CLOCK_ROOT)    net (fo=578, routed)         2.832     4.891    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/drpclk_in[0]
    SLICE_X3Y244         FDPE                                         r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y244         FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     4.970 f  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/Q
                         net (fo=73, routed)          0.686     5.656    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/AS[0]
    SLICE_X2Y236         FDCE                                         f  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/di_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200m_mmcm rise edge)
                                                      5.000     5.000 r  
    AL16                                              0.000     5.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     5.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.546     5.546 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     5.586    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.586 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     5.873    zcu111_infr_inst/clk_100
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.897 r  zcu111_infr_inst/clk_100_BUFGCE_inst/O
                         net (fo=2, routed)           0.755     6.652    zcu111_infr_inst/clk_100_BUFGCE
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     7.282 r  zcu111_infr_inst/user_200m_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.214     7.496    zcu111_infr_inst/clk_200m_mmcm
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.520 r  zcu111_infr_inst/bufg_200m/O
    X0Y3 (CLOCK_ROOT)    net (fo=578, routed)         2.485    10.005    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/drpclk_in[0]
    SLICE_X2Y236         FDCE                                         r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/di_reg[4]/C
                         clock pessimism             -0.289     9.716    
                         clock uncertainty           -0.064     9.652    
    SLICE_X2Y236         FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.066     9.586    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/di_reg[4]
  -------------------------------------------------------------------
                         required time                          9.586    
                         arrival time                          -5.656    
  -------------------------------------------------------------------
                         slack                                  3.930    

Slack (MET) :             3.930ns  (required time - arrival time)
  Source:                 onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_200m_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/di_reg[7]/CLR
                            (recovery check against rising-edge clock clk_200m_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200m_mmcm rise@5.000ns - clk_200m_mmcm rise@0.000ns)
  Data Path Delay:        0.765ns  (logic 0.079ns (10.327%)  route 0.686ns (89.673%))
  Logic Levels:           0  
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.005ns = ( 10.005 - 5.000 ) 
    Source Clock Delay      (SCD):    4.891ns
    Clock Pessimism Removal (CPR):    -0.289ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.832ns (routing 1.911ns, distribution 0.921ns)
  Clock Net Delay (Destination): 2.485ns (routing 1.739ns, distribution 0.746ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200m_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.656     0.656 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.706    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.706 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.029    zcu111_infr_inst/clk_100
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.057 r  zcu111_infr_inst/clk_100_BUFGCE_inst/O
                         net (fo=2, routed)           0.857     1.914    zcu111_infr_inst/clk_100_BUFGCE
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.787 r  zcu111_infr_inst/user_200m_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.031    zcu111_infr_inst/clk_200m_mmcm
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.059 r  zcu111_infr_inst/bufg_200m/O
    X0Y3 (CLOCK_ROOT)    net (fo=578, routed)         2.832     4.891    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/drpclk_in[0]
    SLICE_X3Y244         FDPE                                         r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y244         FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     4.970 f  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/Q
                         net (fo=73, routed)          0.686     5.656    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/AS[0]
    SLICE_X2Y236         FDCE                                         f  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/di_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200m_mmcm rise edge)
                                                      5.000     5.000 r  
    AL16                                              0.000     5.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     5.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.546     5.546 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     5.586    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.586 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     5.873    zcu111_infr_inst/clk_100
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.897 r  zcu111_infr_inst/clk_100_BUFGCE_inst/O
                         net (fo=2, routed)           0.755     6.652    zcu111_infr_inst/clk_100_BUFGCE
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     7.282 r  zcu111_infr_inst/user_200m_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.214     7.496    zcu111_infr_inst/clk_200m_mmcm
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.520 r  zcu111_infr_inst/bufg_200m/O
    X0Y3 (CLOCK_ROOT)    net (fo=578, routed)         2.485    10.005    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/drpclk_in[0]
    SLICE_X2Y236         FDCE                                         r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/di_reg[7]/C
                         clock pessimism             -0.289     9.716    
                         clock uncertainty           -0.064     9.652    
    SLICE_X2Y236         FDCE (Recov_EFF2_SLICEL_C_CLR)
                                                     -0.066     9.586    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/di_reg[7]
  -------------------------------------------------------------------
                         required time                          9.586    
                         arrival time                          -5.656    
  -------------------------------------------------------------------
                         slack                                  3.930    

Slack (MET) :             3.930ns  (required time - arrival time)
  Source:                 onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_200m_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/di_reg[8]/CLR
                            (recovery check against rising-edge clock clk_200m_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200m_mmcm rise@5.000ns - clk_200m_mmcm rise@0.000ns)
  Data Path Delay:        0.765ns  (logic 0.079ns (10.327%)  route 0.686ns (89.673%))
  Logic Levels:           0  
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.005ns = ( 10.005 - 5.000 ) 
    Source Clock Delay      (SCD):    4.891ns
    Clock Pessimism Removal (CPR):    -0.289ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.832ns (routing 1.911ns, distribution 0.921ns)
  Clock Net Delay (Destination): 2.485ns (routing 1.739ns, distribution 0.746ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200m_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.656     0.656 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.706    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.706 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.029    zcu111_infr_inst/clk_100
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.057 r  zcu111_infr_inst/clk_100_BUFGCE_inst/O
                         net (fo=2, routed)           0.857     1.914    zcu111_infr_inst/clk_100_BUFGCE
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.787 r  zcu111_infr_inst/user_200m_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.031    zcu111_infr_inst/clk_200m_mmcm
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.059 r  zcu111_infr_inst/bufg_200m/O
    X0Y3 (CLOCK_ROOT)    net (fo=578, routed)         2.832     4.891    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/drpclk_in[0]
    SLICE_X3Y244         FDPE                                         r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y244         FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     4.970 f  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/Q
                         net (fo=73, routed)          0.686     5.656    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/AS[0]
    SLICE_X2Y236         FDCE                                         f  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/di_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200m_mmcm rise edge)
                                                      5.000     5.000 r  
    AL16                                              0.000     5.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     5.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.546     5.546 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     5.586    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.586 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     5.873    zcu111_infr_inst/clk_100
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.897 r  zcu111_infr_inst/clk_100_BUFGCE_inst/O
                         net (fo=2, routed)           0.755     6.652    zcu111_infr_inst/clk_100_BUFGCE
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     7.282 r  zcu111_infr_inst/user_200m_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.214     7.496    zcu111_infr_inst/clk_200m_mmcm
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.520 r  zcu111_infr_inst/bufg_200m/O
    X0Y3 (CLOCK_ROOT)    net (fo=578, routed)         2.485    10.005    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/drpclk_in[0]
    SLICE_X2Y236         FDCE                                         r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/di_reg[8]/C
                         clock pessimism             -0.289     9.716    
                         clock uncertainty           -0.064     9.652    
    SLICE_X2Y236         FDCE (Recov_FFF_SLICEL_C_CLR)
                                                     -0.066     9.586    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/di_reg[8]
  -------------------------------------------------------------------
                         required time                          9.586    
                         arrival time                          -5.656    
  -------------------------------------------------------------------
                         slack                                  3.930    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/freq_counter_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_200m_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/done_o_reg/CLR
                            (removal check against rising-edge clock clk_200m_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200m_mmcm rise@0.000ns - clk_200m_mmcm rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.039ns (13.311%)  route 0.254ns (86.689%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.821ns
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    -0.172ns
  Clock Net Delay (Source):      1.540ns (routing 1.039ns, distribution 0.501ns)
  Clock Net Delay (Destination): 1.711ns (routing 1.154ns, distribution 0.557ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200m_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.322     0.322 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.362    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.362 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.506    zcu111_infr_inst/clk_100
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.523 r  zcu111_infr_inst/clk_100_BUFGCE_inst/O
                         net (fo=2, routed)           0.482     1.005    zcu111_infr_inst/clk_100_BUFGCE
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.235 r  zcu111_infr_inst/user_200m_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.380    zcu111_infr_inst/clk_200m_mmcm
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.397 r  zcu111_infr_inst/bufg_200m/O
    X0Y3 (CLOCK_ROOT)    net (fo=578, routed)         1.540     2.937    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/drpclk_in[0]
    SLICE_X6Y241         FDRE                                         r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/freq_counter_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y241         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     2.976 f  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/freq_counter_rst_reg/Q
                         net (fo=8, routed)           0.254     3.230    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/AS[0]
    SLICE_X4Y234         FDCE                                         f  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/done_o_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200m_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.427     0.427 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.477    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.477 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.658    zcu111_infr_inst/clk_100
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.677 r  zcu111_infr_inst/clk_100_BUFGCE_inst/O
                         net (fo=2, routed)           0.544     1.221    zcu111_infr_inst/clk_100_BUFGCE
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.926 r  zcu111_infr_inst/user_200m_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.165     1.091    zcu111_infr_inst/clk_200m_mmcm
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.110 r  zcu111_infr_inst/bufg_200m/O
    X0Y3 (CLOCK_ROOT)    net (fo=578, routed)         1.711     2.821    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/drpclk_in[0]
    SLICE_X4Y234         FDCE                                         r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/done_o_reg/C
                         clock pessimism              0.172     2.993    
    SLICE_X4Y234         FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.020     2.973    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/done_o_reg
  -------------------------------------------------------------------
                         required time                         -2.973    
                         arrival time                           3.230    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/freq_counter_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_200m_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/state_reg[0]/PRE
                            (removal check against rising-edge clock clk_200m_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200m_mmcm rise@0.000ns - clk_200m_mmcm rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.039ns (13.311%)  route 0.254ns (86.689%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.821ns
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    -0.172ns
  Clock Net Delay (Source):      1.540ns (routing 1.039ns, distribution 0.501ns)
  Clock Net Delay (Destination): 1.711ns (routing 1.154ns, distribution 0.557ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200m_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.322     0.322 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.362    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.362 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.506    zcu111_infr_inst/clk_100
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.523 r  zcu111_infr_inst/clk_100_BUFGCE_inst/O
                         net (fo=2, routed)           0.482     1.005    zcu111_infr_inst/clk_100_BUFGCE
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.235 r  zcu111_infr_inst/user_200m_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.380    zcu111_infr_inst/clk_200m_mmcm
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.397 r  zcu111_infr_inst/bufg_200m/O
    X0Y3 (CLOCK_ROOT)    net (fo=578, routed)         1.540     2.937    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/drpclk_in[0]
    SLICE_X6Y241         FDRE                                         r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/freq_counter_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y241         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     2.976 f  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/freq_counter_rst_reg/Q
                         net (fo=8, routed)           0.254     3.230    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/AS[0]
    SLICE_X4Y234         FDPE                                         f  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/state_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_200m_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.427     0.427 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.477    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.477 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.658    zcu111_infr_inst/clk_100
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.677 r  zcu111_infr_inst/clk_100_BUFGCE_inst/O
                         net (fo=2, routed)           0.544     1.221    zcu111_infr_inst/clk_100_BUFGCE
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.926 r  zcu111_infr_inst/user_200m_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.165     1.091    zcu111_infr_inst/clk_200m_mmcm
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.110 r  zcu111_infr_inst/bufg_200m/O
    X0Y3 (CLOCK_ROOT)    net (fo=578, routed)         1.711     2.821    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/drpclk_in[0]
    SLICE_X4Y234         FDPE                                         r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/state_reg[0]/C
                         clock pessimism              0.172     2.993    
    SLICE_X4Y234         FDPE (Remov_GFF2_SLICEL_C_PRE)
                                                     -0.020     2.973    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/state_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.973    
                         arrival time                           3.230    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/freq_counter_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_200m_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/state_reg[4]/CLR
                            (removal check against rising-edge clock clk_200m_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200m_mmcm rise@0.000ns - clk_200m_mmcm rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.039ns (13.311%)  route 0.254ns (86.689%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.821ns
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    -0.172ns
  Clock Net Delay (Source):      1.540ns (routing 1.039ns, distribution 0.501ns)
  Clock Net Delay (Destination): 1.711ns (routing 1.154ns, distribution 0.557ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200m_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.322     0.322 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.362    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.362 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.506    zcu111_infr_inst/clk_100
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.523 r  zcu111_infr_inst/clk_100_BUFGCE_inst/O
                         net (fo=2, routed)           0.482     1.005    zcu111_infr_inst/clk_100_BUFGCE
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.235 r  zcu111_infr_inst/user_200m_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.380    zcu111_infr_inst/clk_200m_mmcm
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.397 r  zcu111_infr_inst/bufg_200m/O
    X0Y3 (CLOCK_ROOT)    net (fo=578, routed)         1.540     2.937    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/drpclk_in[0]
    SLICE_X6Y241         FDRE                                         r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/freq_counter_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y241         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     2.976 f  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/freq_counter_rst_reg/Q
                         net (fo=8, routed)           0.254     3.230    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/AS[0]
    SLICE_X4Y234         FDCE                                         f  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200m_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.427     0.427 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.477    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.477 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.658    zcu111_infr_inst/clk_100
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.677 r  zcu111_infr_inst/clk_100_BUFGCE_inst/O
                         net (fo=2, routed)           0.544     1.221    zcu111_infr_inst/clk_100_BUFGCE
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.926 r  zcu111_infr_inst/user_200m_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.165     1.091    zcu111_infr_inst/clk_200m_mmcm
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.110 r  zcu111_infr_inst/bufg_200m/O
    X0Y3 (CLOCK_ROOT)    net (fo=578, routed)         1.711     2.821    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/drpclk_in[0]
    SLICE_X4Y234         FDCE                                         r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/state_reg[4]/C
                         clock pessimism              0.172     2.993    
    SLICE_X4Y234         FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                     -0.020     2.973    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/state_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.973    
                         arrival time                           3.230    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/freq_counter_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_200m_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/state_reg[1]/CLR
                            (removal check against rising-edge clock clk_200m_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200m_mmcm rise@0.000ns - clk_200m_mmcm rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.039ns (13.311%)  route 0.254ns (86.689%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.817ns
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    -0.172ns
  Clock Net Delay (Source):      1.540ns (routing 1.039ns, distribution 0.501ns)
  Clock Net Delay (Destination): 1.707ns (routing 1.154ns, distribution 0.553ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200m_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.322     0.322 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.362    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.362 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.506    zcu111_infr_inst/clk_100
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.523 r  zcu111_infr_inst/clk_100_BUFGCE_inst/O
                         net (fo=2, routed)           0.482     1.005    zcu111_infr_inst/clk_100_BUFGCE
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.235 r  zcu111_infr_inst/user_200m_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.380    zcu111_infr_inst/clk_200m_mmcm
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.397 r  zcu111_infr_inst/bufg_200m/O
    X0Y3 (CLOCK_ROOT)    net (fo=578, routed)         1.540     2.937    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/drpclk_in[0]
    SLICE_X6Y241         FDRE                                         r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/freq_counter_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y241         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     2.976 f  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/freq_counter_rst_reg/Q
                         net (fo=8, routed)           0.254     3.230    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/AS[0]
    SLICE_X4Y234         FDCE                                         f  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200m_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.427     0.427 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.477    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.477 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.658    zcu111_infr_inst/clk_100
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.677 r  zcu111_infr_inst/clk_100_BUFGCE_inst/O
                         net (fo=2, routed)           0.544     1.221    zcu111_infr_inst/clk_100_BUFGCE
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.926 r  zcu111_infr_inst/user_200m_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.165     1.091    zcu111_infr_inst/clk_200m_mmcm
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.110 r  zcu111_infr_inst/bufg_200m/O
    X0Y3 (CLOCK_ROOT)    net (fo=578, routed)         1.707     2.817    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/drpclk_in[0]
    SLICE_X4Y234         FDCE                                         r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/state_reg[1]/C
                         clock pessimism              0.172     2.989    
    SLICE_X4Y234         FDCE (Remov_CFF2_SLICEL_C_CLR)
                                                     -0.020     2.969    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/state_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.969    
                         arrival time                           3.230    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/freq_counter_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_200m_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/state_reg[2]/CLR
                            (removal check against rising-edge clock clk_200m_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200m_mmcm rise@0.000ns - clk_200m_mmcm rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.039ns (13.311%)  route 0.254ns (86.689%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.817ns
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    -0.172ns
  Clock Net Delay (Source):      1.540ns (routing 1.039ns, distribution 0.501ns)
  Clock Net Delay (Destination): 1.707ns (routing 1.154ns, distribution 0.553ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200m_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.322     0.322 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.362    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.362 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.506    zcu111_infr_inst/clk_100
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.523 r  zcu111_infr_inst/clk_100_BUFGCE_inst/O
                         net (fo=2, routed)           0.482     1.005    zcu111_infr_inst/clk_100_BUFGCE
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.235 r  zcu111_infr_inst/user_200m_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.380    zcu111_infr_inst/clk_200m_mmcm
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.397 r  zcu111_infr_inst/bufg_200m/O
    X0Y3 (CLOCK_ROOT)    net (fo=578, routed)         1.540     2.937    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/drpclk_in[0]
    SLICE_X6Y241         FDRE                                         r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/freq_counter_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y241         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     2.976 f  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/freq_counter_rst_reg/Q
                         net (fo=8, routed)           0.254     3.230    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/AS[0]
    SLICE_X4Y234         FDCE                                         f  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200m_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.427     0.427 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.477    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.477 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.658    zcu111_infr_inst/clk_100
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.677 r  zcu111_infr_inst/clk_100_BUFGCE_inst/O
                         net (fo=2, routed)           0.544     1.221    zcu111_infr_inst/clk_100_BUFGCE
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.926 r  zcu111_infr_inst/user_200m_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.165     1.091    zcu111_infr_inst/clk_200m_mmcm
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.110 r  zcu111_infr_inst/bufg_200m/O
    X0Y3 (CLOCK_ROOT)    net (fo=578, routed)         1.707     2.817    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/drpclk_in[0]
    SLICE_X4Y234         FDCE                                         r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/state_reg[2]/C
                         clock pessimism              0.172     2.989    
    SLICE_X4Y234         FDCE (Remov_BFF_SLICEL_C_CLR)
                                                     -0.020     2.969    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/state_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.969    
                         arrival time                           3.230    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/freq_counter_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_200m_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/state_reg[3]/CLR
                            (removal check against rising-edge clock clk_200m_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200m_mmcm rise@0.000ns - clk_200m_mmcm rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.039ns (13.311%)  route 0.254ns (86.689%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.817ns
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    -0.172ns
  Clock Net Delay (Source):      1.540ns (routing 1.039ns, distribution 0.501ns)
  Clock Net Delay (Destination): 1.707ns (routing 1.154ns, distribution 0.553ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200m_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.322     0.322 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.362    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.362 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.506    zcu111_infr_inst/clk_100
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.523 r  zcu111_infr_inst/clk_100_BUFGCE_inst/O
                         net (fo=2, routed)           0.482     1.005    zcu111_infr_inst/clk_100_BUFGCE
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.235 r  zcu111_infr_inst/user_200m_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.380    zcu111_infr_inst/clk_200m_mmcm
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.397 r  zcu111_infr_inst/bufg_200m/O
    X0Y3 (CLOCK_ROOT)    net (fo=578, routed)         1.540     2.937    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/drpclk_in[0]
    SLICE_X6Y241         FDRE                                         r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/freq_counter_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y241         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     2.976 f  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/freq_counter_rst_reg/Q
                         net (fo=8, routed)           0.254     3.230    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/AS[0]
    SLICE_X4Y234         FDCE                                         f  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200m_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.427     0.427 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.477    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.477 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.658    zcu111_infr_inst/clk_100
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.677 r  zcu111_infr_inst/clk_100_BUFGCE_inst/O
                         net (fo=2, routed)           0.544     1.221    zcu111_infr_inst/clk_100_BUFGCE
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.926 r  zcu111_infr_inst/user_200m_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.165     1.091    zcu111_infr_inst/clk_200m_mmcm
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.110 r  zcu111_infr_inst/bufg_200m/O
    X0Y3 (CLOCK_ROOT)    net (fo=578, routed)         1.707     2.817    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/drpclk_in[0]
    SLICE_X4Y234         FDCE                                         r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/state_reg[3]/C
                         clock pessimism              0.172     2.989    
    SLICE_X4Y234         FDCE (Remov_DFF_SLICEL_C_CLR)
                                                     -0.020     2.969    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/state_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.969    
                         arrival time                           3.230    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_200m_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/drp_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_200m_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200m_mmcm rise@0.000ns - clk_200m_mmcm rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.039ns (12.787%)  route 0.266ns (87.213%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.821ns
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    -0.172ns
  Clock Net Delay (Source):      1.546ns (routing 1.039ns, distribution 0.507ns)
  Clock Net Delay (Destination): 1.711ns (routing 1.154ns, distribution 0.557ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200m_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.322     0.322 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.362    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.362 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.506    zcu111_infr_inst/clk_100
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.523 r  zcu111_infr_inst/clk_100_BUFGCE_inst/O
                         net (fo=2, routed)           0.482     1.005    zcu111_infr_inst/clk_100_BUFGCE
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.235 r  zcu111_infr_inst/user_200m_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.380    zcu111_infr_inst/clk_200m_mmcm
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.397 r  zcu111_infr_inst/bufg_200m/O
    X0Y3 (CLOCK_ROOT)    net (fo=578, routed)         1.546     2.943    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/drpclk_in[0]
    SLICE_X3Y244         FDPE                                         r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y244         FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     2.982 f  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/Q
                         net (fo=73, routed)          0.266     3.248    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/AS[0]
    SLICE_X4Y239         FDCE                                         f  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/drp_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200m_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.427     0.427 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.477    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.477 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.658    zcu111_infr_inst/clk_100
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.677 r  zcu111_infr_inst/clk_100_BUFGCE_inst/O
                         net (fo=2, routed)           0.544     1.221    zcu111_infr_inst/clk_100_BUFGCE
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.926 r  zcu111_infr_inst/user_200m_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.165     1.091    zcu111_infr_inst/clk_200m_mmcm
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.110 r  zcu111_infr_inst/bufg_200m/O
    X0Y3 (CLOCK_ROOT)    net (fo=578, routed)         1.711     2.821    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/drpclk_in[0]
    SLICE_X4Y239         FDCE                                         r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/drp_state_reg[1]/C
                         clock pessimism              0.172     2.993    
    SLICE_X4Y239         FDCE (Remov_HFF_SLICEL_C_CLR)
                                                     -0.020     2.973    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/drp_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.973    
                         arrival time                           3.248    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_200m_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/drp_state_reg[2]/CLR
                            (removal check against rising-edge clock clk_200m_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200m_mmcm rise@0.000ns - clk_200m_mmcm rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.039ns (12.787%)  route 0.266ns (87.213%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.821ns
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    -0.172ns
  Clock Net Delay (Source):      1.546ns (routing 1.039ns, distribution 0.507ns)
  Clock Net Delay (Destination): 1.711ns (routing 1.154ns, distribution 0.557ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200m_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.322     0.322 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.362    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.362 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.506    zcu111_infr_inst/clk_100
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.523 r  zcu111_infr_inst/clk_100_BUFGCE_inst/O
                         net (fo=2, routed)           0.482     1.005    zcu111_infr_inst/clk_100_BUFGCE
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.235 r  zcu111_infr_inst/user_200m_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.380    zcu111_infr_inst/clk_200m_mmcm
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.397 r  zcu111_infr_inst/bufg_200m/O
    X0Y3 (CLOCK_ROOT)    net (fo=578, routed)         1.546     2.943    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/drpclk_in[0]
    SLICE_X3Y244         FDPE                                         r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y244         FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     2.982 f  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/Q
                         net (fo=73, routed)          0.266     3.248    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/AS[0]
    SLICE_X4Y239         FDCE                                         f  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/drp_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200m_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.427     0.427 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.477    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.477 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.658    zcu111_infr_inst/clk_100
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.677 r  zcu111_infr_inst/clk_100_BUFGCE_inst/O
                         net (fo=2, routed)           0.544     1.221    zcu111_infr_inst/clk_100_BUFGCE
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.926 r  zcu111_infr_inst/user_200m_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.165     1.091    zcu111_infr_inst/clk_200m_mmcm
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.110 r  zcu111_infr_inst/bufg_200m/O
    X0Y3 (CLOCK_ROOT)    net (fo=578, routed)         1.711     2.821    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/drpclk_in[0]
    SLICE_X4Y239         FDCE                                         r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/drp_state_reg[2]/C
                         clock pessimism              0.172     2.993    
    SLICE_X4Y239         FDCE (Remov_GFF_SLICEL_C_CLR)
                                                     -0.020     2.973    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/drp_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.973    
                         arrival time                           3.248    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_200m_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/drp_state_reg[3]/CLR
                            (removal check against rising-edge clock clk_200m_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200m_mmcm rise@0.000ns - clk_200m_mmcm rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.039ns (12.787%)  route 0.266ns (87.213%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.821ns
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    -0.172ns
  Clock Net Delay (Source):      1.546ns (routing 1.039ns, distribution 0.507ns)
  Clock Net Delay (Destination): 1.711ns (routing 1.154ns, distribution 0.557ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200m_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.322     0.322 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.362    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.362 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.506    zcu111_infr_inst/clk_100
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.523 r  zcu111_infr_inst/clk_100_BUFGCE_inst/O
                         net (fo=2, routed)           0.482     1.005    zcu111_infr_inst/clk_100_BUFGCE
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.235 r  zcu111_infr_inst/user_200m_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.380    zcu111_infr_inst/clk_200m_mmcm
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.397 r  zcu111_infr_inst/bufg_200m/O
    X0Y3 (CLOCK_ROOT)    net (fo=578, routed)         1.546     2.943    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/drpclk_in[0]
    SLICE_X3Y244         FDPE                                         r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y244         FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     2.982 f  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/Q
                         net (fo=73, routed)          0.266     3.248    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/AS[0]
    SLICE_X4Y239         FDCE                                         f  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/drp_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200m_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.427     0.427 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.477    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.477 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.658    zcu111_infr_inst/clk_100
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.677 r  zcu111_infr_inst/clk_100_BUFGCE_inst/O
                         net (fo=2, routed)           0.544     1.221    zcu111_infr_inst/clk_100_BUFGCE
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.926 r  zcu111_infr_inst/user_200m_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.165     1.091    zcu111_infr_inst/clk_200m_mmcm
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.110 r  zcu111_infr_inst/bufg_200m/O
    X0Y3 (CLOCK_ROOT)    net (fo=578, routed)         1.711     2.821    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/drpclk_in[0]
    SLICE_X4Y239         FDCE                                         r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/drp_state_reg[3]/C
                         clock pessimism              0.172     2.993    
    SLICE_X4Y239         FDCE (Remov_GFF2_SLICEL_C_CLR)
                                                     -0.020     2.973    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/drp_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.973    
                         arrival time                           3.248    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_200m_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/drp_state_reg[6]/CLR
                            (removal check against rising-edge clock clk_200m_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200m_mmcm rise@0.000ns - clk_200m_mmcm rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.039ns (12.787%)  route 0.266ns (87.213%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.821ns
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    -0.172ns
  Clock Net Delay (Source):      1.546ns (routing 1.039ns, distribution 0.507ns)
  Clock Net Delay (Destination): 1.711ns (routing 1.154ns, distribution 0.557ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200m_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.322     0.322 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.362    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.362 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.506    zcu111_infr_inst/clk_100
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.523 r  zcu111_infr_inst/clk_100_BUFGCE_inst/O
                         net (fo=2, routed)           0.482     1.005    zcu111_infr_inst/clk_100_BUFGCE
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.235 r  zcu111_infr_inst/user_200m_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.380    zcu111_infr_inst/clk_200m_mmcm
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.397 r  zcu111_infr_inst/bufg_200m/O
    X0Y3 (CLOCK_ROOT)    net (fo=578, routed)         1.546     2.943    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/drpclk_in[0]
    SLICE_X3Y244         FDPE                                         r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y244         FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     2.982 f  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/Q
                         net (fo=73, routed)          0.266     3.248    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/AS[0]
    SLICE_X4Y239         FDCE                                         f  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/drp_state_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200m_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.427     0.427 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.477    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.477 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.658    zcu111_infr_inst/clk_100
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.677 r  zcu111_infr_inst/clk_100_BUFGCE_inst/O
                         net (fo=2, routed)           0.544     1.221    zcu111_infr_inst/clk_100_BUFGCE
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.926 r  zcu111_infr_inst/user_200m_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.165     1.091    zcu111_infr_inst/clk_200m_mmcm
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.110 r  zcu111_infr_inst/bufg_200m/O
    X0Y3 (CLOCK_ROOT)    net (fo=578, routed)         1.711     2.821    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/drpclk_in[0]
    SLICE_X4Y239         FDCE                                         r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/drp_state_reg[6]/C
                         clock pessimism              0.172     2.993    
    SLICE_X4Y239         FDCE (Remov_HFF2_SLICEL_C_CLR)
                                                     -0.020     2.973    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/drp_state_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.973    
                         arrival time                           3.248    
  -------------------------------------------------------------------
                         slack                                  0.275    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        7.966ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.145ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.966ns  (required time - arrival time)
  Source:                 zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[rdata][16]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.699ns  (logic 0.076ns (4.473%)  route 1.623ns (95.527%))
  Logic Levels:           0  
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.556ns = ( 11.556 - 10.000 ) 
    Source Clock Delay      (SCD):    1.799ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.573ns (routing 0.555ns, distribution 1.018ns)
  Clock Net Delay (Destination): 1.374ns (routing 0.499ns, distribution 0.875ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=3942, routed)        1.573     1.799    zcu111_inst/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X30Y49         FDRE                                         r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y49         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     1.875 r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=457, routed)         1.623     3.498    axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_slave_logic_inst/axil_rst_n[0]
    SLICE_X28Y73         FDCE                                         f  axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[rdata][16]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=3942, routed)        1.374    11.556    axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_slave_logic_inst/axil_clk
    SLICE_X28Y73         FDCE                                         r  axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[rdata][16]/C
                         clock pessimism              0.104    11.660    
                         clock uncertainty           -0.130    11.530    
    SLICE_X28Y73         FDCE (Recov_CFF_SLICEM_C_CLR)
                                                     -0.066    11.464    axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[rdata][16]
  -------------------------------------------------------------------
                         required time                         11.464    
                         arrival time                          -3.498    
  -------------------------------------------------------------------
                         slack                                  7.966    

Slack (MET) :             7.966ns  (required time - arrival time)
  Source:                 zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[rdata][20]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.699ns  (logic 0.076ns (4.473%)  route 1.623ns (95.527%))
  Logic Levels:           0  
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.556ns = ( 11.556 - 10.000 ) 
    Source Clock Delay      (SCD):    1.799ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.573ns (routing 0.555ns, distribution 1.018ns)
  Clock Net Delay (Destination): 1.374ns (routing 0.499ns, distribution 0.875ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=3942, routed)        1.573     1.799    zcu111_inst/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X30Y49         FDRE                                         r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y49         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     1.875 r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=457, routed)         1.623     3.498    axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_slave_logic_inst/axil_rst_n[0]
    SLICE_X28Y73         FDCE                                         f  axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[rdata][20]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=3942, routed)        1.374    11.556    axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_slave_logic_inst/axil_clk
    SLICE_X28Y73         FDCE                                         r  axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[rdata][20]/C
                         clock pessimism              0.104    11.660    
                         clock uncertainty           -0.130    11.530    
    SLICE_X28Y73         FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.066    11.464    axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[rdata][20]
  -------------------------------------------------------------------
                         required time                         11.464    
                         arrival time                          -3.498    
  -------------------------------------------------------------------
                         slack                                  7.966    

Slack (MET) :             7.966ns  (required time - arrival time)
  Source:                 zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[dest_port][20]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.699ns  (logic 0.076ns (4.473%)  route 1.623ns (95.527%))
  Logic Levels:           0  
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.556ns = ( 11.556 - 10.000 ) 
    Source Clock Delay      (SCD):    1.799ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.573ns (routing 0.555ns, distribution 1.018ns)
  Clock Net Delay (Destination): 1.374ns (routing 0.499ns, distribution 0.875ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=3942, routed)        1.573     1.799    zcu111_inst/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X30Y49         FDRE                                         r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y49         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     1.875 r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=457, routed)         1.623     3.498    axi4lite_interconnect/axi4lite_sw_reg_inst/bbstub_peripheral_aresetn[0]
    SLICE_X28Y73         FDCE                                         f  axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[dest_port][20]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=3942, routed)        1.374    11.556    axi4lite_interconnect/axi4lite_sw_reg_inst/axil_clk
    SLICE_X28Y73         FDCE                                         r  axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[dest_port][20]/C
                         clock pessimism              0.104    11.660    
                         clock uncertainty           -0.130    11.530    
    SLICE_X28Y73         FDCE (Recov_DFF2_SLICEM_C_CLR)
                                                     -0.066    11.464    axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[dest_port][20]
  -------------------------------------------------------------------
                         required time                         11.464    
                         arrival time                          -3.498    
  -------------------------------------------------------------------
                         slack                                  7.966    

Slack (MET) :             7.968ns  (required time - arrival time)
  Source:                 zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[bitfield_snapshot_ss_ctrl][20]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.696ns  (logic 0.076ns (4.481%)  route 1.620ns (95.519%))
  Logic Levels:           0  
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.555ns = ( 11.555 - 10.000 ) 
    Source Clock Delay      (SCD):    1.799ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.573ns (routing 0.555ns, distribution 1.018ns)
  Clock Net Delay (Destination): 1.373ns (routing 0.499ns, distribution 0.874ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=3942, routed)        1.573     1.799    zcu111_inst/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X30Y49         FDRE                                         r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y49         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     1.875 r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=457, routed)         1.620     3.495    axi4lite_interconnect/axi4lite_sw_reg_inst/bbstub_peripheral_aresetn[0]
    SLICE_X28Y73         FDCE                                         f  axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[bitfield_snapshot_ss_ctrl][20]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=3942, routed)        1.373    11.555    axi4lite_interconnect/axi4lite_sw_reg_inst/axil_clk
    SLICE_X28Y73         FDCE                                         r  axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[bitfield_snapshot_ss_ctrl][20]/C
                         clock pessimism              0.104    11.659    
                         clock uncertainty           -0.130    11.529    
    SLICE_X28Y73         FDCE (Recov_HFF_SLICEM_C_CLR)
                                                     -0.066    11.463    axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[bitfield_snapshot_ss_ctrl][20]
  -------------------------------------------------------------------
                         required time                         11.463    
                         arrival time                          -3.495    
  -------------------------------------------------------------------
                         slack                                  7.968    

Slack (MET) :             7.968ns  (required time - arrival time)
  Source:                 zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[rst][20]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.696ns  (logic 0.076ns (4.481%)  route 1.620ns (95.519%))
  Logic Levels:           0  
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.555ns = ( 11.555 - 10.000 ) 
    Source Clock Delay      (SCD):    1.799ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.573ns (routing 0.555ns, distribution 1.018ns)
  Clock Net Delay (Destination): 1.373ns (routing 0.499ns, distribution 0.874ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=3942, routed)        1.573     1.799    zcu111_inst/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X30Y49         FDRE                                         r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y49         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     1.875 r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=457, routed)         1.620     3.495    axi4lite_interconnect/axi4lite_sw_reg_inst/bbstub_peripheral_aresetn[0]
    SLICE_X28Y73         FDCE                                         f  axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[rst][20]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=3942, routed)        1.373    11.555    axi4lite_interconnect/axi4lite_sw_reg_inst/axil_clk
    SLICE_X28Y73         FDCE                                         r  axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[rst][20]/C
                         clock pessimism              0.104    11.659    
                         clock uncertainty           -0.130    11.529    
    SLICE_X28Y73         FDCE (Recov_HFF2_SLICEM_C_CLR)
                                                     -0.066    11.463    axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[rst][20]
  -------------------------------------------------------------------
                         required time                         11.463    
                         arrival time                          -3.495    
  -------------------------------------------------------------------
                         slack                                  7.968    

Slack (MET) :             7.975ns  (required time - arrival time)
  Source:                 zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[bitfield_snapshot_ss_status][12]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.685ns  (logic 0.076ns (4.510%)  route 1.609ns (95.490%))
  Logic Levels:           0  
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.551ns = ( 11.551 - 10.000 ) 
    Source Clock Delay      (SCD):    1.799ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.573ns (routing 0.555ns, distribution 1.018ns)
  Clock Net Delay (Destination): 1.369ns (routing 0.499ns, distribution 0.870ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=3942, routed)        1.573     1.799    zcu111_inst/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X30Y49         FDRE                                         r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y49         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     1.875 r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=457, routed)         1.609     3.484    axi4lite_interconnect/axi4lite_sw_reg_inst/bbstub_peripheral_aresetn[0]
    SLICE_X31Y77         FDCE                                         f  axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[bitfield_snapshot_ss_status][12]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=3942, routed)        1.369    11.551    axi4lite_interconnect/axi4lite_sw_reg_inst/axil_clk
    SLICE_X31Y77         FDCE                                         r  axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[bitfield_snapshot_ss_status][12]/C
                         clock pessimism              0.104    11.655    
                         clock uncertainty           -0.130    11.525    
    SLICE_X31Y77         FDCE (Recov_AFF_SLICEM_C_CLR)
                                                     -0.066    11.459    axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[bitfield_snapshot_ss_status][12]
  -------------------------------------------------------------------
                         required time                         11.459    
                         arrival time                          -3.484    
  -------------------------------------------------------------------
                         slack                                  7.975    

Slack (MET) :             7.975ns  (required time - arrival time)
  Source:                 zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[bitfield_snapshot_ss_status][14]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.685ns  (logic 0.076ns (4.510%)  route 1.609ns (95.490%))
  Logic Levels:           0  
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.551ns = ( 11.551 - 10.000 ) 
    Source Clock Delay      (SCD):    1.799ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.573ns (routing 0.555ns, distribution 1.018ns)
  Clock Net Delay (Destination): 1.369ns (routing 0.499ns, distribution 0.870ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=3942, routed)        1.573     1.799    zcu111_inst/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X30Y49         FDRE                                         r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y49         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     1.875 r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=457, routed)         1.609     3.484    axi4lite_interconnect/axi4lite_sw_reg_inst/bbstub_peripheral_aresetn[0]
    SLICE_X31Y77         FDCE                                         f  axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[bitfield_snapshot_ss_status][14]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=3942, routed)        1.369    11.551    axi4lite_interconnect/axi4lite_sw_reg_inst/axil_clk
    SLICE_X31Y77         FDCE                                         r  axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[bitfield_snapshot_ss_status][14]/C
                         clock pessimism              0.104    11.655    
                         clock uncertainty           -0.130    11.525    
    SLICE_X31Y77         FDCE (Recov_AFF2_SLICEM_C_CLR)
                                                     -0.066    11.459    axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[bitfield_snapshot_ss_status][14]
  -------------------------------------------------------------------
                         required time                         11.459    
                         arrival time                          -3.484    
  -------------------------------------------------------------------
                         slack                                  7.975    

Slack (MET) :             7.977ns  (required time - arrival time)
  Source:                 zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4lite_interconnect/axi4lite_bitfield_snapshot_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[rdata][0]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.684ns  (logic 0.076ns (4.513%)  route 1.608ns (95.487%))
  Logic Levels:           0  
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.552ns = ( 11.552 - 10.000 ) 
    Source Clock Delay      (SCD):    1.799ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.573ns (routing 0.555ns, distribution 1.018ns)
  Clock Net Delay (Destination): 1.370ns (routing 0.499ns, distribution 0.871ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=3942, routed)        1.573     1.799    zcu111_inst/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X30Y49         FDRE                                         r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y49         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     1.875 r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=457, routed)         1.608     3.483    axi4lite_interconnect/axi4lite_bitfield_snapshot_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[rvalid]_0
    SLICE_X29Y73         FDCE                                         f  axi4lite_interconnect/axi4lite_bitfield_snapshot_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[rdata][0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=3942, routed)        1.370    11.552    axi4lite_interconnect/axi4lite_bitfield_snapshot_ss_bram_inst/axi4lite_slave_logic_inst/axil_clk
    SLICE_X29Y73         FDCE                                         r  axi4lite_interconnect/axi4lite_bitfield_snapshot_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[rdata][0]/C
                         clock pessimism              0.104    11.656    
                         clock uncertainty           -0.130    11.526    
    SLICE_X29Y73         FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.066    11.460    axi4lite_interconnect/axi4lite_bitfield_snapshot_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[rdata][0]
  -------------------------------------------------------------------
                         required time                         11.460    
                         arrival time                          -3.483    
  -------------------------------------------------------------------
                         slack                                  7.977    

Slack (MET) :             7.977ns  (required time - arrival time)
  Source:                 zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4lite_interconnect/axi4lite_bitfield_snapshot_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[rdata][31]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.684ns  (logic 0.076ns (4.513%)  route 1.608ns (95.487%))
  Logic Levels:           0  
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.552ns = ( 11.552 - 10.000 ) 
    Source Clock Delay      (SCD):    1.799ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.573ns (routing 0.555ns, distribution 1.018ns)
  Clock Net Delay (Destination): 1.370ns (routing 0.499ns, distribution 0.871ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=3942, routed)        1.573     1.799    zcu111_inst/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X30Y49         FDRE                                         r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y49         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     1.875 r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=457, routed)         1.608     3.483    axi4lite_interconnect/axi4lite_bitfield_snapshot_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[rvalid]_0
    SLICE_X29Y73         FDCE                                         f  axi4lite_interconnect/axi4lite_bitfield_snapshot_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[rdata][31]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=3942, routed)        1.370    11.552    axi4lite_interconnect/axi4lite_bitfield_snapshot_ss_bram_inst/axi4lite_slave_logic_inst/axil_clk
    SLICE_X29Y73         FDCE                                         r  axi4lite_interconnect/axi4lite_bitfield_snapshot_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[rdata][31]/C
                         clock pessimism              0.104    11.656    
                         clock uncertainty           -0.130    11.526    
    SLICE_X29Y73         FDCE (Recov_DFF2_SLICEL_C_CLR)
                                                     -0.066    11.460    axi4lite_interconnect/axi4lite_bitfield_snapshot_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[rdata][31]
  -------------------------------------------------------------------
                         required time                         11.460    
                         arrival time                          -3.483    
  -------------------------------------------------------------------
                         slack                                  7.977    

Slack (MET) :             7.979ns  (required time - arrival time)
  Source:                 zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[rdata][3]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.684ns  (logic 0.076ns (4.513%)  route 1.608ns (95.487%))
  Logic Levels:           0  
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.554ns = ( 11.554 - 10.000 ) 
    Source Clock Delay      (SCD):    1.799ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.573ns (routing 0.555ns, distribution 1.018ns)
  Clock Net Delay (Destination): 1.372ns (routing 0.499ns, distribution 0.873ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=3942, routed)        1.573     1.799    zcu111_inst/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X30Y49         FDRE                                         r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y49         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     1.875 r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=457, routed)         1.608     3.483    axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_slave_logic_inst/axil_rst_n[0]
    SLICE_X28Y76         FDCE                                         f  axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[rdata][3]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=3942, routed)        1.372    11.554    axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_slave_logic_inst/axil_clk
    SLICE_X28Y76         FDCE                                         r  axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[rdata][3]/C
                         clock pessimism              0.104    11.658    
                         clock uncertainty           -0.130    11.528    
    SLICE_X28Y76         FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.066    11.462    axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[rdata][3]
  -------------------------------------------------------------------
                         required time                         11.462    
                         arrival time                          -3.483    
  -------------------------------------------------------------------
                         slack                                  7.979    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 zcu111_inst/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            onegbe_test_bitfield_snapshot_ss_status/sBusValid_reg/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.139ns  (logic 0.039ns (28.058%)  route 0.100ns (71.942%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.136ns
    Source Clock Delay      (SCD):    0.989ns
    Clock Pessimism Removal (CPR):    0.133ns
  Clock Net Delay (Source):      0.869ns (routing 0.305ns, distribution 0.564ns)
  Clock Net Delay (Destination): 0.989ns (routing 0.346ns, distribution 0.643ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=3942, routed)        0.869     0.989    zcu111_inst/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X30Y49         FDRE                                         r  zcu111_inst/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y49         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     1.028 f  zcu111_inst/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=3, routed)           0.100     1.128    onegbe_test_bitfield_snapshot_ss_status/axil_rst[0]
    SLICE_X30Y50         FDCE                                         f  onegbe_test_bitfield_snapshot_ss_status/sBusValid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=3942, routed)        0.989     1.136    onegbe_test_bitfield_snapshot_ss_status/axil_clk
    SLICE_X30Y50         FDCE                                         r  onegbe_test_bitfield_snapshot_ss_status/sBusValid_reg/C
                         clock pessimism             -0.133     1.003    
    SLICE_X30Y50         FDCE (Remov_EFF_SLICEM_C_CLR)
                                                     -0.020     0.983    onegbe_test_bitfield_snapshot_ss_status/sBusValid_reg
  -------------------------------------------------------------------
                         required time                         -0.983    
                         arrival time                           1.128    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 zcu111_inst/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            onegbe_test_bitfield_snapshot_ss_status/vBusValidTmp_reg/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.139ns  (logic 0.039ns (28.058%)  route 0.100ns (71.942%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.136ns
    Source Clock Delay      (SCD):    0.989ns
    Clock Pessimism Removal (CPR):    0.133ns
  Clock Net Delay (Source):      0.869ns (routing 0.305ns, distribution 0.564ns)
  Clock Net Delay (Destination): 0.989ns (routing 0.346ns, distribution 0.643ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=3942, routed)        0.869     0.989    zcu111_inst/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X30Y49         FDRE                                         r  zcu111_inst/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y49         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     1.028 f  zcu111_inst/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=3, routed)           0.100     1.128    onegbe_test_bitfield_snapshot_ss_status/axil_rst[0]
    SLICE_X30Y50         FDCE                                         f  onegbe_test_bitfield_snapshot_ss_status/vBusValidTmp_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=3942, routed)        0.989     1.136    onegbe_test_bitfield_snapshot_ss_status/axil_clk
    SLICE_X30Y50         FDCE                                         r  onegbe_test_bitfield_snapshot_ss_status/vBusValidTmp_reg/C
                         clock pessimism             -0.133     1.003    
    SLICE_X30Y50         FDCE (Remov_EFF2_SLICEM_C_CLR)
                                                     -0.020     0.983    onegbe_test_bitfield_snapshot_ss_status/vBusValidTmp_reg
  -------------------------------------------------------------------
                         required time                         -0.983    
                         arrival time                           1.128    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.164ns  (logic 0.062ns (37.805%)  route 0.102ns (62.195%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.143ns
    Source Clock Delay      (SCD):    0.988ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Net Delay (Source):      0.868ns (routing 0.305ns, distribution 0.563ns)
  Clock Net Delay (Destination): 0.996ns (routing 0.346ns, distribution 0.650ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=3942, routed)        0.868     0.988    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X29Y38         FDRE                                         r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y38         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.027 f  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.026     1.053    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X29Y38         LUT3 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.023     1.076 f  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.076     1.152    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X29Y38         FDPE                                         f  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=3942, routed)        0.996     1.143    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X29Y38         FDPE                                         r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism             -0.138     1.005    
    SLICE_X29Y38         FDPE (Remov_EFF_SLICEL_C_PRE)
                                                     -0.020     0.985    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.985    
                         arrival time                           1.152    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.164ns  (logic 0.062ns (37.805%)  route 0.102ns (62.195%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.143ns
    Source Clock Delay      (SCD):    0.988ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Net Delay (Source):      0.868ns (routing 0.305ns, distribution 0.563ns)
  Clock Net Delay (Destination): 0.996ns (routing 0.346ns, distribution 0.650ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=3942, routed)        0.868     0.988    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X29Y38         FDRE                                         r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y38         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.027 f  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.026     1.053    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X29Y38         LUT3 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.023     1.076 f  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.076     1.152    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X29Y38         FDPE                                         f  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=3942, routed)        0.996     1.143    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X29Y38         FDPE                                         r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
                         clock pessimism             -0.138     1.005    
    SLICE_X29Y38         FDPE (Remov_EFF2_SLICEL_C_PRE)
                                                     -0.020     0.985    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -0.985    
                         arrival time                           1.152    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.164ns  (logic 0.062ns (37.805%)  route 0.102ns (62.195%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.143ns
    Source Clock Delay      (SCD):    0.988ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Net Delay (Source):      0.868ns (routing 0.305ns, distribution 0.563ns)
  Clock Net Delay (Destination): 0.996ns (routing 0.346ns, distribution 0.650ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=3942, routed)        0.868     0.988    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X29Y38         FDRE                                         r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y38         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.027 f  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.026     1.053    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X29Y38         LUT3 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.023     1.076 f  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.076     1.152    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X29Y38         FDCE                                         f  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=3942, routed)        0.996     1.143    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X29Y38         FDCE                                         r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism             -0.138     1.005    
    SLICE_X29Y38         FDCE (Remov_FFF_SLICEL_C_CLR)
                                                     -0.020     0.985    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.985    
                         arrival time                           1.152    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.164ns  (logic 0.062ns (37.805%)  route 0.102ns (62.195%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.143ns
    Source Clock Delay      (SCD):    0.988ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Net Delay (Source):      0.868ns (routing 0.305ns, distribution 0.563ns)
  Clock Net Delay (Destination): 0.996ns (routing 0.346ns, distribution 0.650ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=3942, routed)        0.868     0.988    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X29Y38         FDRE                                         r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y38         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.027 f  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.026     1.053    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X29Y38         LUT3 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.023     1.076 f  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.076     1.152    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X29Y38         FDCE                                         f  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=3942, routed)        0.996     1.143    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X29Y38         FDCE                                         r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                         clock pessimism             -0.138     1.005    
    SLICE_X29Y38         FDCE (Remov_FFF2_SLICEL_C_CLR)
                                                     -0.020     0.985    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg
  -------------------------------------------------------------------
                         required time                         -0.985    
                         arrival time                           1.152    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.164ns  (logic 0.062ns (37.805%)  route 0.102ns (62.195%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.143ns
    Source Clock Delay      (SCD):    0.988ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Net Delay (Source):      0.868ns (routing 0.305ns, distribution 0.563ns)
  Clock Net Delay (Destination): 0.996ns (routing 0.346ns, distribution 0.650ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=3942, routed)        0.868     0.988    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X29Y38         FDRE                                         r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y38         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.027 f  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.026     1.053    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X29Y38         LUT3 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.023     1.076 f  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.076     1.152    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg_0
    SLICE_X29Y38         FDPE                                         f  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=3942, routed)        0.996     1.143    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X29Y38         FDPE                                         r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
                         clock pessimism             -0.138     1.005    
    SLICE_X29Y38         FDPE (Remov_GFF_SLICEL_C_PRE)
                                                     -0.020     0.985    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.985    
                         arrival time                           1.152    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.164ns  (logic 0.062ns (37.805%)  route 0.102ns (62.195%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.143ns
    Source Clock Delay      (SCD):    0.988ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Net Delay (Source):      0.868ns (routing 0.305ns, distribution 0.563ns)
  Clock Net Delay (Destination): 0.996ns (routing 0.346ns, distribution 0.650ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=3942, routed)        0.868     0.988    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X29Y38         FDRE                                         r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y38         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.027 f  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.026     1.053    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X29Y38         LUT3 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.023     1.076 f  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.076     1.152    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg_0
    SLICE_X29Y38         FDPE                                         f  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=3942, routed)        0.996     1.143    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X29Y38         FDPE                                         r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/C
                         clock pessimism             -0.138     1.005    
    SLICE_X29Y38         FDPE (Remov_GFF2_SLICEL_C_PRE)
                                                     -0.020     0.985    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         -0.985    
                         arrival time                           1.152    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.171ns  (logic 0.062ns (36.257%)  route 0.109ns (63.743%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.144ns
    Source Clock Delay      (SCD):    0.988ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Net Delay (Source):      0.868ns (routing 0.305ns, distribution 0.563ns)
  Clock Net Delay (Destination): 0.997ns (routing 0.346ns, distribution 0.651ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=3942, routed)        0.868     0.988    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X29Y38         FDRE                                         r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y38         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.027 f  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.026     1.053    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X29Y38         LUT3 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.023     1.076 f  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.083     1.159    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X28Y38         FDCE                                         f  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=3942, routed)        0.997     1.144    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X28Y38         FDCE                                         r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.138     1.006    
    SLICE_X28Y38         FDCE (Remov_AFF_SLICEM_C_CLR)
                                                     -0.020     0.986    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.986    
                         arrival time                           1.159    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.171ns  (logic 0.062ns (36.257%)  route 0.109ns (63.743%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.144ns
    Source Clock Delay      (SCD):    0.988ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Net Delay (Source):      0.868ns (routing 0.305ns, distribution 0.563ns)
  Clock Net Delay (Destination): 0.997ns (routing 0.346ns, distribution 0.651ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=3942, routed)        0.868     0.988    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X29Y38         FDRE                                         r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y38         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.027 f  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.026     1.053    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X29Y38         LUT3 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.023     1.076 f  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.083     1.159    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X28Y38         FDCE                                         f  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=3942, routed)        0.997     1.144    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X28Y38         FDCE                                         r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.138     1.006    
    SLICE_X28Y38         FDCE (Remov_AFF2_SLICEM_C_CLR)
                                                     -0.020     0.986    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.986    
                         arrival time                           1.159    
  -------------------------------------------------------------------
                         slack                                  0.173    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  To Clock:  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O

Setup :            0  Failing Endpoints,  Worst Slack        7.382ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.114ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.382ns  (required time - arrival time)
  Source:                 onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/CLR
                            (recovery check against rising-edge clock onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@8.000ns - onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.079ns (18.161%)  route 0.356ns (81.839%))
  Logic Levels:           0  
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.396ns = ( 9.396 - 8.000 ) 
    Source Clock Delay      (SCD):    1.568ns
    Clock Pessimism Removal (CPR):    0.101ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.568ns (routing 0.703ns, distribution 0.865ns)
  Clock Net Delay (Destination): 1.396ns (routing 0.637ns, distribution 0.759ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y117       BUFG_GT                      0.000     0.000 r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=31, routed)          1.568     1.568    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/txoutclkmon
    SLICE_X3Y233         FDPE                                         r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y233         FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     1.647 f  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/Q
                         net (fo=18, routed)          0.356     2.003    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/rst_in_out
    SLICE_X1Y232         FDCE                                         f  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      8.000     8.000 r  
    BUFG_GT_X0Y117       BUFG_GT                      0.000     8.000 r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=31, routed)          1.396     9.396    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X1Y232         FDCE                                         r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
                         clock pessimism              0.101     9.497    
                         clock uncertainty           -0.046     9.451    
    SLICE_X1Y232         FDCE (Recov_AFF_SLICEM_C_CLR)
                                                     -0.066     9.385    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          9.385    
                         arrival time                          -2.003    
  -------------------------------------------------------------------
                         slack                                  7.382    

Slack (MET) :             7.382ns  (required time - arrival time)
  Source:                 onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[1]/CLR
                            (recovery check against rising-edge clock onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@8.000ns - onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.079ns (18.161%)  route 0.356ns (81.839%))
  Logic Levels:           0  
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.396ns = ( 9.396 - 8.000 ) 
    Source Clock Delay      (SCD):    1.568ns
    Clock Pessimism Removal (CPR):    0.101ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.568ns (routing 0.703ns, distribution 0.865ns)
  Clock Net Delay (Destination): 1.396ns (routing 0.637ns, distribution 0.759ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y117       BUFG_GT                      0.000     0.000 r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=31, routed)          1.568     1.568    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/txoutclkmon
    SLICE_X3Y233         FDPE                                         r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y233         FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     1.647 f  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/Q
                         net (fo=18, routed)          0.356     2.003    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/rst_in_out
    SLICE_X1Y232         FDCE                                         f  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      8.000     8.000 r  
    BUFG_GT_X0Y117       BUFG_GT                      0.000     8.000 r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=31, routed)          1.396     9.396    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X1Y232         FDCE                                         r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[1]/C
                         clock pessimism              0.101     9.497    
                         clock uncertainty           -0.046     9.451    
    SLICE_X1Y232         FDCE (Recov_BFF_SLICEM_C_CLR)
                                                     -0.066     9.385    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          9.385    
                         arrival time                          -2.003    
  -------------------------------------------------------------------
                         slack                                  7.382    

Slack (MET) :             7.382ns  (required time - arrival time)
  Source:                 onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[2]/CLR
                            (recovery check against rising-edge clock onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@8.000ns - onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.079ns (18.161%)  route 0.356ns (81.839%))
  Logic Levels:           0  
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.396ns = ( 9.396 - 8.000 ) 
    Source Clock Delay      (SCD):    1.568ns
    Clock Pessimism Removal (CPR):    0.101ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.568ns (routing 0.703ns, distribution 0.865ns)
  Clock Net Delay (Destination): 1.396ns (routing 0.637ns, distribution 0.759ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y117       BUFG_GT                      0.000     0.000 r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=31, routed)          1.568     1.568    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/txoutclkmon
    SLICE_X3Y233         FDPE                                         r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y233         FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     1.647 f  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/Q
                         net (fo=18, routed)          0.356     2.003    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/rst_in_out
    SLICE_X1Y232         FDCE                                         f  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      8.000     8.000 r  
    BUFG_GT_X0Y117       BUFG_GT                      0.000     8.000 r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=31, routed)          1.396     9.396    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X1Y232         FDCE                                         r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[2]/C
                         clock pessimism              0.101     9.497    
                         clock uncertainty           -0.046     9.451    
    SLICE_X1Y232         FDCE (Recov_CFF_SLICEM_C_CLR)
                                                     -0.066     9.385    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          9.385    
                         arrival time                          -2.003    
  -------------------------------------------------------------------
                         slack                                  7.382    

Slack (MET) :             7.382ns  (required time - arrival time)
  Source:                 onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[3]/CLR
                            (recovery check against rising-edge clock onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@8.000ns - onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.079ns (18.161%)  route 0.356ns (81.839%))
  Logic Levels:           0  
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.396ns = ( 9.396 - 8.000 ) 
    Source Clock Delay      (SCD):    1.568ns
    Clock Pessimism Removal (CPR):    0.101ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.568ns (routing 0.703ns, distribution 0.865ns)
  Clock Net Delay (Destination): 1.396ns (routing 0.637ns, distribution 0.759ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y117       BUFG_GT                      0.000     0.000 r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=31, routed)          1.568     1.568    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/txoutclkmon
    SLICE_X3Y233         FDPE                                         r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y233         FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     1.647 f  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/Q
                         net (fo=18, routed)          0.356     2.003    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/rst_in_out
    SLICE_X1Y232         FDCE                                         f  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      8.000     8.000 r  
    BUFG_GT_X0Y117       BUFG_GT                      0.000     8.000 r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=31, routed)          1.396     9.396    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X1Y232         FDCE                                         r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[3]/C
                         clock pessimism              0.101     9.497    
                         clock uncertainty           -0.046     9.451    
    SLICE_X1Y232         FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.066     9.385    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          9.385    
                         arrival time                          -2.003    
  -------------------------------------------------------------------
                         slack                                  7.382    

Slack (MET) :             7.384ns  (required time - arrival time)
  Source:                 onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[4]/CLR
                            (recovery check against rising-edge clock onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@8.000ns - onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.079ns (18.287%)  route 0.353ns (81.713%))
  Logic Levels:           0  
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.395ns = ( 9.395 - 8.000 ) 
    Source Clock Delay      (SCD):    1.568ns
    Clock Pessimism Removal (CPR):    0.101ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.568ns (routing 0.703ns, distribution 0.865ns)
  Clock Net Delay (Destination): 1.395ns (routing 0.637ns, distribution 0.758ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y117       BUFG_GT                      0.000     0.000 r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=31, routed)          1.568     1.568    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/txoutclkmon
    SLICE_X3Y233         FDPE                                         r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y233         FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     1.647 f  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/Q
                         net (fo=18, routed)          0.353     2.000    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/rst_in_out
    SLICE_X1Y232         FDCE                                         f  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      8.000     8.000 r  
    BUFG_GT_X0Y117       BUFG_GT                      0.000     8.000 r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=31, routed)          1.395     9.395    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X1Y232         FDCE                                         r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[4]/C
                         clock pessimism              0.101     9.496    
                         clock uncertainty           -0.046     9.450    
    SLICE_X1Y232         FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.066     9.384    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          9.384    
                         arrival time                          -2.000    
  -------------------------------------------------------------------
                         slack                                  7.384    

Slack (MET) :             7.384ns  (required time - arrival time)
  Source:                 onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[5]/CLR
                            (recovery check against rising-edge clock onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@8.000ns - onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.079ns (18.287%)  route 0.353ns (81.713%))
  Logic Levels:           0  
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.395ns = ( 9.395 - 8.000 ) 
    Source Clock Delay      (SCD):    1.568ns
    Clock Pessimism Removal (CPR):    0.101ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.568ns (routing 0.703ns, distribution 0.865ns)
  Clock Net Delay (Destination): 1.395ns (routing 0.637ns, distribution 0.758ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y117       BUFG_GT                      0.000     0.000 r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=31, routed)          1.568     1.568    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/txoutclkmon
    SLICE_X3Y233         FDPE                                         r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y233         FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     1.647 f  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/Q
                         net (fo=18, routed)          0.353     2.000    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/rst_in_out
    SLICE_X1Y232         FDCE                                         f  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      8.000     8.000 r  
    BUFG_GT_X0Y117       BUFG_GT                      0.000     8.000 r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=31, routed)          1.395     9.395    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X1Y232         FDCE                                         r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[5]/C
                         clock pessimism              0.101     9.496    
                         clock uncertainty           -0.046     9.450    
    SLICE_X1Y232         FDCE (Recov_FFF_SLICEM_C_CLR)
                                                     -0.066     9.384    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          9.384    
                         arrival time                          -2.000    
  -------------------------------------------------------------------
                         slack                                  7.384    

Slack (MET) :             7.384ns  (required time - arrival time)
  Source:                 onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[6]/CLR
                            (recovery check against rising-edge clock onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@8.000ns - onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.079ns (18.287%)  route 0.353ns (81.713%))
  Logic Levels:           0  
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.395ns = ( 9.395 - 8.000 ) 
    Source Clock Delay      (SCD):    1.568ns
    Clock Pessimism Removal (CPR):    0.101ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.568ns (routing 0.703ns, distribution 0.865ns)
  Clock Net Delay (Destination): 1.395ns (routing 0.637ns, distribution 0.758ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y117       BUFG_GT                      0.000     0.000 r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=31, routed)          1.568     1.568    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/txoutclkmon
    SLICE_X3Y233         FDPE                                         r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y233         FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     1.647 f  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/Q
                         net (fo=18, routed)          0.353     2.000    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/rst_in_out
    SLICE_X1Y232         FDCE                                         f  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      8.000     8.000 r  
    BUFG_GT_X0Y117       BUFG_GT                      0.000     8.000 r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=31, routed)          1.395     9.395    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X1Y232         FDCE                                         r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[6]/C
                         clock pessimism              0.101     9.496    
                         clock uncertainty           -0.046     9.450    
    SLICE_X1Y232         FDCE (Recov_GFF_SLICEM_C_CLR)
                                                     -0.066     9.384    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          9.384    
                         arrival time                          -2.000    
  -------------------------------------------------------------------
                         slack                                  7.384    

Slack (MET) :             7.384ns  (required time - arrival time)
  Source:                 onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[7]/CLR
                            (recovery check against rising-edge clock onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@8.000ns - onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.079ns (18.287%)  route 0.353ns (81.713%))
  Logic Levels:           0  
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.395ns = ( 9.395 - 8.000 ) 
    Source Clock Delay      (SCD):    1.568ns
    Clock Pessimism Removal (CPR):    0.101ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.568ns (routing 0.703ns, distribution 0.865ns)
  Clock Net Delay (Destination): 1.395ns (routing 0.637ns, distribution 0.758ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y117       BUFG_GT                      0.000     0.000 r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=31, routed)          1.568     1.568    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/txoutclkmon
    SLICE_X3Y233         FDPE                                         r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y233         FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     1.647 f  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/Q
                         net (fo=18, routed)          0.353     2.000    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/rst_in_out
    SLICE_X1Y232         FDCE                                         f  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      8.000     8.000 r  
    BUFG_GT_X0Y117       BUFG_GT                      0.000     8.000 r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=31, routed)          1.395     9.395    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X1Y232         FDCE                                         r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[7]/C
                         clock pessimism              0.101     9.496    
                         clock uncertainty           -0.046     9.450    
    SLICE_X1Y232         FDCE (Recov_HFF_SLICEM_C_CLR)
                                                     -0.066     9.384    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          9.384    
                         arrival time                          -2.000    
  -------------------------------------------------------------------
                         slack                                  7.384    

Slack (MET) :             7.438ns  (required time - arrival time)
  Source:                 onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[16]/CLR
                            (recovery check against rising-edge clock onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@8.000ns - onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.079ns (21.294%)  route 0.292ns (78.706%))
  Logic Levels:           0  
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.388ns = ( 9.388 - 8.000 ) 
    Source Clock Delay      (SCD):    1.568ns
    Clock Pessimism Removal (CPR):    0.101ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.568ns (routing 0.703ns, distribution 0.865ns)
  Clock Net Delay (Destination): 1.388ns (routing 0.637ns, distribution 0.751ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y117       BUFG_GT                      0.000     0.000 r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=31, routed)          1.568     1.568    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/txoutclkmon
    SLICE_X3Y233         FDPE                                         r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y233         FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     1.647 f  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/Q
                         net (fo=18, routed)          0.292     1.939    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/rst_in_out
    SLICE_X1Y234         FDCE                                         f  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      8.000     8.000 r  
    BUFG_GT_X0Y117       BUFG_GT                      0.000     8.000 r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=31, routed)          1.388     9.388    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X1Y234         FDCE                                         r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[16]/C
                         clock pessimism              0.101     9.489    
                         clock uncertainty           -0.046     9.443    
    SLICE_X1Y234         FDCE (Recov_AFF_SLICEM_C_CLR)
                                                     -0.066     9.377    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[16]
  -------------------------------------------------------------------
                         required time                          9.377    
                         arrival time                          -1.939    
  -------------------------------------------------------------------
                         slack                                  7.438    

Slack (MET) :             7.438ns  (required time - arrival time)
  Source:                 onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[17]/CLR
                            (recovery check against rising-edge clock onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@8.000ns - onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.079ns (21.294%)  route 0.292ns (78.706%))
  Logic Levels:           0  
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.388ns = ( 9.388 - 8.000 ) 
    Source Clock Delay      (SCD):    1.568ns
    Clock Pessimism Removal (CPR):    0.101ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.568ns (routing 0.703ns, distribution 0.865ns)
  Clock Net Delay (Destination): 1.388ns (routing 0.637ns, distribution 0.751ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y117       BUFG_GT                      0.000     0.000 r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=31, routed)          1.568     1.568    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/txoutclkmon
    SLICE_X3Y233         FDPE                                         r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y233         FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     1.647 f  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/Q
                         net (fo=18, routed)          0.292     1.939    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/rst_in_out
    SLICE_X1Y234         FDCE                                         f  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      8.000     8.000 r  
    BUFG_GT_X0Y117       BUFG_GT                      0.000     8.000 r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=31, routed)          1.388     9.388    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X1Y234         FDCE                                         r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[17]/C
                         clock pessimism              0.101     9.489    
                         clock uncertainty           -0.046     9.443    
    SLICE_X1Y234         FDCE (Recov_BFF_SLICEM_C_CLR)
                                                     -0.066     9.377    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[17]
  -------------------------------------------------------------------
                         required time                          9.377    
                         arrival time                          -1.939    
  -------------------------------------------------------------------
                         slack                                  7.438    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]/CLR
                            (removal check against rising-edge clock onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns - onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.149ns  (logic 0.039ns (26.175%)  route 0.110ns (73.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.989ns
    Source Clock Delay      (SCD):    0.867ns
    Clock Pessimism Removal (CPR):    0.067ns
  Clock Net Delay (Source):      0.867ns (routing 0.386ns, distribution 0.481ns)
  Clock Net Delay (Destination): 0.989ns (routing 0.430ns, distribution 0.559ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y117       BUFG_GT                      0.000     0.000 r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=31, routed)          0.867     0.867    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/txoutclkmon
    SLICE_X3Y233         FDPE                                         r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y233         FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     0.906 f  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/Q
                         net (fo=18, routed)          0.110     1.016    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/rst_in_out
    SLICE_X1Y233         FDCE                                         f  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y117       BUFG_GT                      0.000     0.000 r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=31, routed)          0.989     0.989    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X1Y233         FDCE                                         r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
                         clock pessimism             -0.067     0.922    
    SLICE_X1Y233         FDCE (Remov_CFF_SLICEM_C_CLR)
                                                     -0.020     0.902    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.902    
                         arrival time                           1.016    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[11]/CLR
                            (removal check against rising-edge clock onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns - onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.149ns  (logic 0.039ns (26.175%)  route 0.110ns (73.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.989ns
    Source Clock Delay      (SCD):    0.867ns
    Clock Pessimism Removal (CPR):    0.067ns
  Clock Net Delay (Source):      0.867ns (routing 0.386ns, distribution 0.481ns)
  Clock Net Delay (Destination): 0.989ns (routing 0.430ns, distribution 0.559ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y117       BUFG_GT                      0.000     0.000 r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=31, routed)          0.867     0.867    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/txoutclkmon
    SLICE_X3Y233         FDPE                                         r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y233         FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     0.906 f  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/Q
                         net (fo=18, routed)          0.110     1.016    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/rst_in_out
    SLICE_X1Y233         FDCE                                         f  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y117       BUFG_GT                      0.000     0.000 r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=31, routed)          0.989     0.989    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X1Y233         FDCE                                         r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[11]/C
                         clock pessimism             -0.067     0.922    
    SLICE_X1Y233         FDCE (Remov_DFF_SLICEM_C_CLR)
                                                     -0.020     0.902    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.902    
                         arrival time                           1.016    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[8]/CLR
                            (removal check against rising-edge clock onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns - onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.149ns  (logic 0.039ns (26.175%)  route 0.110ns (73.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.989ns
    Source Clock Delay      (SCD):    0.867ns
    Clock Pessimism Removal (CPR):    0.067ns
  Clock Net Delay (Source):      0.867ns (routing 0.386ns, distribution 0.481ns)
  Clock Net Delay (Destination): 0.989ns (routing 0.430ns, distribution 0.559ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y117       BUFG_GT                      0.000     0.000 r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=31, routed)          0.867     0.867    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/txoutclkmon
    SLICE_X3Y233         FDPE                                         r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y233         FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     0.906 f  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/Q
                         net (fo=18, routed)          0.110     1.016    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/rst_in_out
    SLICE_X1Y233         FDCE                                         f  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y117       BUFG_GT                      0.000     0.000 r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=31, routed)          0.989     0.989    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X1Y233         FDCE                                         r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[8]/C
                         clock pessimism             -0.067     0.922    
    SLICE_X1Y233         FDCE (Remov_AFF_SLICEM_C_CLR)
                                                     -0.020     0.902    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.902    
                         arrival time                           1.016    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[9]/CLR
                            (removal check against rising-edge clock onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns - onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.149ns  (logic 0.039ns (26.175%)  route 0.110ns (73.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.989ns
    Source Clock Delay      (SCD):    0.867ns
    Clock Pessimism Removal (CPR):    0.067ns
  Clock Net Delay (Source):      0.867ns (routing 0.386ns, distribution 0.481ns)
  Clock Net Delay (Destination): 0.989ns (routing 0.430ns, distribution 0.559ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y117       BUFG_GT                      0.000     0.000 r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=31, routed)          0.867     0.867    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/txoutclkmon
    SLICE_X3Y233         FDPE                                         r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y233         FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     0.906 f  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/Q
                         net (fo=18, routed)          0.110     1.016    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/rst_in_out
    SLICE_X1Y233         FDCE                                         f  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y117       BUFG_GT                      0.000     0.000 r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=31, routed)          0.989     0.989    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X1Y233         FDCE                                         r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[9]/C
                         clock pessimism             -0.067     0.922    
    SLICE_X1Y233         FDCE (Remov_BFF_SLICEM_C_CLR)
                                                     -0.020     0.902    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.902    
                         arrival time                           1.016    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[12]/CLR
                            (removal check against rising-edge clock onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns - onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.148ns  (logic 0.039ns (26.351%)  route 0.109ns (73.649%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.987ns
    Source Clock Delay      (SCD):    0.867ns
    Clock Pessimism Removal (CPR):    0.067ns
  Clock Net Delay (Source):      0.867ns (routing 0.386ns, distribution 0.481ns)
  Clock Net Delay (Destination): 0.987ns (routing 0.430ns, distribution 0.557ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y117       BUFG_GT                      0.000     0.000 r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=31, routed)          0.867     0.867    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/txoutclkmon
    SLICE_X3Y233         FDPE                                         r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y233         FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     0.906 f  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/Q
                         net (fo=18, routed)          0.109     1.015    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/rst_in_out
    SLICE_X1Y233         FDCE                                         f  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y117       BUFG_GT                      0.000     0.000 r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=31, routed)          0.987     0.987    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X1Y233         FDCE                                         r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[12]/C
                         clock pessimism             -0.067     0.920    
    SLICE_X1Y233         FDCE (Remov_EFF_SLICEM_C_CLR)
                                                     -0.020     0.900    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.900    
                         arrival time                           1.015    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[13]/CLR
                            (removal check against rising-edge clock onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns - onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.148ns  (logic 0.039ns (26.351%)  route 0.109ns (73.649%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.987ns
    Source Clock Delay      (SCD):    0.867ns
    Clock Pessimism Removal (CPR):    0.067ns
  Clock Net Delay (Source):      0.867ns (routing 0.386ns, distribution 0.481ns)
  Clock Net Delay (Destination): 0.987ns (routing 0.430ns, distribution 0.557ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y117       BUFG_GT                      0.000     0.000 r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=31, routed)          0.867     0.867    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/txoutclkmon
    SLICE_X3Y233         FDPE                                         r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y233         FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     0.906 f  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/Q
                         net (fo=18, routed)          0.109     1.015    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/rst_in_out
    SLICE_X1Y233         FDCE                                         f  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y117       BUFG_GT                      0.000     0.000 r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=31, routed)          0.987     0.987    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X1Y233         FDCE                                         r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[13]/C
                         clock pessimism             -0.067     0.920    
    SLICE_X1Y233         FDCE (Remov_FFF_SLICEM_C_CLR)
                                                     -0.020     0.900    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.900    
                         arrival time                           1.015    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[14]/CLR
                            (removal check against rising-edge clock onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns - onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.148ns  (logic 0.039ns (26.351%)  route 0.109ns (73.649%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.987ns
    Source Clock Delay      (SCD):    0.867ns
    Clock Pessimism Removal (CPR):    0.067ns
  Clock Net Delay (Source):      0.867ns (routing 0.386ns, distribution 0.481ns)
  Clock Net Delay (Destination): 0.987ns (routing 0.430ns, distribution 0.557ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y117       BUFG_GT                      0.000     0.000 r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=31, routed)          0.867     0.867    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/txoutclkmon
    SLICE_X3Y233         FDPE                                         r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y233         FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     0.906 f  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/Q
                         net (fo=18, routed)          0.109     1.015    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/rst_in_out
    SLICE_X1Y233         FDCE                                         f  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y117       BUFG_GT                      0.000     0.000 r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=31, routed)          0.987     0.987    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X1Y233         FDCE                                         r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[14]/C
                         clock pessimism             -0.067     0.920    
    SLICE_X1Y233         FDCE (Remov_GFF_SLICEM_C_CLR)
                                                     -0.020     0.900    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.900    
                         arrival time                           1.015    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[15]/CLR
                            (removal check against rising-edge clock onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns - onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.148ns  (logic 0.039ns (26.351%)  route 0.109ns (73.649%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.987ns
    Source Clock Delay      (SCD):    0.867ns
    Clock Pessimism Removal (CPR):    0.067ns
  Clock Net Delay (Source):      0.867ns (routing 0.386ns, distribution 0.481ns)
  Clock Net Delay (Destination): 0.987ns (routing 0.430ns, distribution 0.557ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y117       BUFG_GT                      0.000     0.000 r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=31, routed)          0.867     0.867    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/txoutclkmon
    SLICE_X3Y233         FDPE                                         r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y233         FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     0.906 f  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/Q
                         net (fo=18, routed)          0.109     1.015    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/rst_in_out
    SLICE_X1Y233         FDCE                                         f  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y117       BUFG_GT                      0.000     0.000 r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=31, routed)          0.987     0.987    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X1Y233         FDCE                                         r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[15]/C
                         clock pessimism             -0.067     0.920    
    SLICE_X1Y233         FDCE (Remov_HFF_SLICEM_C_CLR)
                                                     -0.020     0.900    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.900    
                         arrival time                           1.015    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[16]/CLR
                            (removal check against rising-edge clock onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns - onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.168ns  (logic 0.039ns (23.214%)  route 0.129ns (76.786%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.985ns
    Source Clock Delay      (SCD):    0.867ns
    Clock Pessimism Removal (CPR):    0.067ns
  Clock Net Delay (Source):      0.867ns (routing 0.386ns, distribution 0.481ns)
  Clock Net Delay (Destination): 0.985ns (routing 0.430ns, distribution 0.555ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y117       BUFG_GT                      0.000     0.000 r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=31, routed)          0.867     0.867    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/txoutclkmon
    SLICE_X3Y233         FDPE                                         r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y233         FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     0.906 f  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/Q
                         net (fo=18, routed)          0.129     1.035    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/rst_in_out
    SLICE_X1Y234         FDCE                                         f  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y117       BUFG_GT                      0.000     0.000 r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=31, routed)          0.985     0.985    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X1Y234         FDCE                                         r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[16]/C
                         clock pessimism             -0.067     0.918    
    SLICE_X1Y234         FDCE (Remov_AFF_SLICEM_C_CLR)
                                                     -0.020     0.898    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.898    
                         arrival time                           1.035    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[17]/CLR
                            (removal check against rising-edge clock onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns - onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.168ns  (logic 0.039ns (23.214%)  route 0.129ns (76.786%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.985ns
    Source Clock Delay      (SCD):    0.867ns
    Clock Pessimism Removal (CPR):    0.067ns
  Clock Net Delay (Source):      0.867ns (routing 0.386ns, distribution 0.481ns)
  Clock Net Delay (Destination): 0.985ns (routing 0.430ns, distribution 0.555ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y117       BUFG_GT                      0.000     0.000 r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=31, routed)          0.867     0.867    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/txoutclkmon
    SLICE_X3Y233         FDPE                                         r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y233         FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     0.906 f  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/Q
                         net (fo=18, routed)          0.129     1.035    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/rst_in_out
    SLICE_X1Y234         FDCE                                         f  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y117       BUFG_GT                      0.000     0.000 r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X0Y3 (CLOCK_ROOT)    net (fo=31, routed)          0.985     0.985    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X1Y234         FDCE                                         r  onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[17]/C
                         clock pessimism             -0.067     0.918    
    SLICE_X1Y234         FDCE (Remov_BFF_SLICEM_C_CLR)
                                                     -0.020     0.898    onegbe_test_one_gbe_pcs_pma/U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.898    
                         arrival time                           1.035    
  -------------------------------------------------------------------
                         slack                                  0.137    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  user_clk_mmcm
  To Clock:  user_clk_mmcm

Setup :            0  Failing Endpoints,  Worst Slack        2.965ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.104ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.965ns  (required time - arrival time)
  Source:                 onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (recovery check against rising-edge clock user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.906ns  (user_clk_mmcm rise@3.906ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.753ns  (logic 0.081ns (10.757%)  route 0.672ns (89.243%))
  Logic Levels:           0  
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.154ns = ( 8.060 - 3.906 ) 
    Source Clock Delay      (SCD):    3.884ns
    Clock Pessimism Removal (CPR):    -0.330ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.786ns (routing 1.004ns, distribution 0.782ns)
  Clock Net Delay (Destination): 1.599ns (routing 0.914ns, distribution 0.685ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.656     0.656 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.706    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.706 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.029    zcu111_infr_inst/clk_100
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.057 r  zcu111_infr_inst/clk_100_BUFGCE_inst/O
                         net (fo=2, routed)           0.896     1.953    zcu111_infr_inst/clk_100_BUFGCE
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.826 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.070    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.098 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X1Y1 (CLOCK_ROOT)    net (fo=763, routed)         1.786     3.884    onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X26Y89         FDPE                                         r  onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y89         FDPE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     3.965 f  onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=40, routed)          0.672     4.637    onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X28Y93         FDPE                                         f  onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      3.906     3.906 r  
    AL16                                              0.000     3.906 r  clk_100_p (IN)
                         net (fo=0)                   0.000     3.906    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.546     4.452 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.492    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.492 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.779    zcu111_infr_inst/clk_100
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.803 r  zcu111_infr_inst/clk_100_BUFGCE_inst/O
                         net (fo=2, routed)           0.790     5.593    zcu111_infr_inst/clk_100_BUFGCE
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     6.223 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.214     6.437    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.461 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X1Y1 (CLOCK_ROOT)    net (fo=763, routed)         1.599     8.060    onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X28Y93         FDPE                                         r  onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism             -0.330     7.730    
                         clock uncertainty           -0.062     7.668    
    SLICE_X28Y93         FDPE (Recov_BFF2_SLICEM_C_PRE)
                                                     -0.066     7.602    onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                          7.602    
                         arrival time                          -4.637    
  -------------------------------------------------------------------
                         slack                                  2.965    

Slack (MET) :             2.965ns  (required time - arrival time)
  Source:                 onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (recovery check against rising-edge clock user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.906ns  (user_clk_mmcm rise@3.906ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.753ns  (logic 0.081ns (10.757%)  route 0.672ns (89.243%))
  Logic Levels:           0  
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.154ns = ( 8.060 - 3.906 ) 
    Source Clock Delay      (SCD):    3.884ns
    Clock Pessimism Removal (CPR):    -0.330ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.786ns (routing 1.004ns, distribution 0.782ns)
  Clock Net Delay (Destination): 1.599ns (routing 0.914ns, distribution 0.685ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.656     0.656 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.706    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.706 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.029    zcu111_infr_inst/clk_100
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.057 r  zcu111_infr_inst/clk_100_BUFGCE_inst/O
                         net (fo=2, routed)           0.896     1.953    zcu111_infr_inst/clk_100_BUFGCE
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.826 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.070    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.098 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X1Y1 (CLOCK_ROOT)    net (fo=763, routed)         1.786     3.884    onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X26Y89         FDPE                                         r  onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y89         FDPE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     3.965 f  onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=40, routed)          0.672     4.637    onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X28Y93         FDCE                                         f  onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      3.906     3.906 r  
    AL16                                              0.000     3.906 r  clk_100_p (IN)
                         net (fo=0)                   0.000     3.906    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.546     4.452 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.492    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.492 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.779    zcu111_infr_inst/clk_100
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.803 r  zcu111_infr_inst/clk_100_BUFGCE_inst/O
                         net (fo=2, routed)           0.790     5.593    zcu111_infr_inst/clk_100_BUFGCE
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     6.223 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.214     6.437    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.461 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X1Y1 (CLOCK_ROOT)    net (fo=763, routed)         1.599     8.060    onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X28Y93         FDCE                                         r  onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism             -0.330     7.730    
                         clock uncertainty           -0.062     7.668    
    SLICE_X28Y93         FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.066     7.602    onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                          7.602    
                         arrival time                          -4.637    
  -------------------------------------------------------------------
                         slack                                  2.965    

Slack (MET) :             2.965ns  (required time - arrival time)
  Source:                 onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
                            (recovery check against rising-edge clock user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.906ns  (user_clk_mmcm rise@3.906ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.753ns  (logic 0.081ns (10.757%)  route 0.672ns (89.243%))
  Logic Levels:           0  
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.154ns = ( 8.060 - 3.906 ) 
    Source Clock Delay      (SCD):    3.884ns
    Clock Pessimism Removal (CPR):    -0.330ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.786ns (routing 1.004ns, distribution 0.782ns)
  Clock Net Delay (Destination): 1.599ns (routing 0.914ns, distribution 0.685ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.656     0.656 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.706    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.706 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.029    zcu111_infr_inst/clk_100
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.057 r  zcu111_infr_inst/clk_100_BUFGCE_inst/O
                         net (fo=2, routed)           0.896     1.953    zcu111_infr_inst/clk_100_BUFGCE
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.826 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.070    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.098 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X1Y1 (CLOCK_ROOT)    net (fo=763, routed)         1.786     3.884    onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X26Y89         FDPE                                         r  onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y89         FDPE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     3.965 f  onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=40, routed)          0.672     4.637    onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X28Y93         FDCE                                         f  onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      3.906     3.906 r  
    AL16                                              0.000     3.906 r  clk_100_p (IN)
                         net (fo=0)                   0.000     3.906    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.546     4.452 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.492    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.492 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.779    zcu111_infr_inst/clk_100
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.803 r  zcu111_infr_inst/clk_100_BUFGCE_inst/O
                         net (fo=2, routed)           0.790     5.593    zcu111_infr_inst/clk_100_BUFGCE
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     6.223 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.214     6.437    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.461 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X1Y1 (CLOCK_ROOT)    net (fo=763, routed)         1.599     8.060    onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X28Y93         FDCE                                         r  onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                         clock pessimism             -0.330     7.730    
                         clock uncertainty           -0.062     7.668    
    SLICE_X28Y93         FDCE (Recov_DFF2_SLICEM_C_CLR)
                                                     -0.066     7.602    onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                          7.602    
                         arrival time                          -4.637    
  -------------------------------------------------------------------
                         slack                                  2.965    

Slack (MET) :             2.965ns  (required time - arrival time)
  Source:                 onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
                            (recovery check against rising-edge clock user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.906ns  (user_clk_mmcm rise@3.906ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.753ns  (logic 0.081ns (10.757%)  route 0.672ns (89.243%))
  Logic Levels:           0  
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.154ns = ( 8.060 - 3.906 ) 
    Source Clock Delay      (SCD):    3.884ns
    Clock Pessimism Removal (CPR):    -0.330ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.786ns (routing 1.004ns, distribution 0.782ns)
  Clock Net Delay (Destination): 1.599ns (routing 0.914ns, distribution 0.685ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.656     0.656 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.706    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.706 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.029    zcu111_infr_inst/clk_100
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.057 r  zcu111_infr_inst/clk_100_BUFGCE_inst/O
                         net (fo=2, routed)           0.896     1.953    zcu111_infr_inst/clk_100_BUFGCE
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.826 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.070    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.098 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X1Y1 (CLOCK_ROOT)    net (fo=763, routed)         1.786     3.884    onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X26Y89         FDPE                                         r  onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y89         FDPE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     3.965 f  onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=40, routed)          0.672     4.637    onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X28Y93         FDCE                                         f  onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      3.906     3.906 r  
    AL16                                              0.000     3.906 r  clk_100_p (IN)
                         net (fo=0)                   0.000     3.906    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.546     4.452 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.492    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.492 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.779    zcu111_infr_inst/clk_100
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.803 r  zcu111_infr_inst/clk_100_BUFGCE_inst/O
                         net (fo=2, routed)           0.790     5.593    zcu111_infr_inst/clk_100_BUFGCE
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     6.223 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.214     6.437    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.461 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X1Y1 (CLOCK_ROOT)    net (fo=763, routed)         1.599     8.060    onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X28Y93         FDCE                                         r  onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                         clock pessimism             -0.330     7.730    
                         clock uncertainty           -0.062     7.668    
    SLICE_X28Y93         FDCE (Recov_CFF_SLICEM_C_CLR)
                                                     -0.066     7.602    onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                          7.602    
                         arrival time                          -4.637    
  -------------------------------------------------------------------
                         slack                                  2.965    

Slack (MET) :             2.965ns  (required time - arrival time)
  Source:                 onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
                            (recovery check against rising-edge clock user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.906ns  (user_clk_mmcm rise@3.906ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.753ns  (logic 0.081ns (10.757%)  route 0.672ns (89.243%))
  Logic Levels:           0  
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.154ns = ( 8.060 - 3.906 ) 
    Source Clock Delay      (SCD):    3.884ns
    Clock Pessimism Removal (CPR):    -0.330ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.786ns (routing 1.004ns, distribution 0.782ns)
  Clock Net Delay (Destination): 1.599ns (routing 0.914ns, distribution 0.685ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.656     0.656 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.706    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.706 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.029    zcu111_infr_inst/clk_100
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.057 r  zcu111_infr_inst/clk_100_BUFGCE_inst/O
                         net (fo=2, routed)           0.896     1.953    zcu111_infr_inst/clk_100_BUFGCE
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.826 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.070    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.098 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X1Y1 (CLOCK_ROOT)    net (fo=763, routed)         1.786     3.884    onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X26Y89         FDPE                                         r  onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y89         FDPE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     3.965 f  onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=40, routed)          0.672     4.637    onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X28Y93         FDCE                                         f  onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      3.906     3.906 r  
    AL16                                              0.000     3.906 r  clk_100_p (IN)
                         net (fo=0)                   0.000     3.906    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.546     4.452 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.492    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.492 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.779    zcu111_infr_inst/clk_100
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.803 r  zcu111_infr_inst/clk_100_BUFGCE_inst/O
                         net (fo=2, routed)           0.790     5.593    zcu111_infr_inst/clk_100_BUFGCE
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     6.223 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.214     6.437    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.461 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X1Y1 (CLOCK_ROOT)    net (fo=763, routed)         1.599     8.060    onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X28Y93         FDCE                                         r  onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/C
                         clock pessimism             -0.330     7.730    
                         clock uncertainty           -0.062     7.668    
    SLICE_X28Y93         FDCE (Recov_CFF2_SLICEM_C_CLR)
                                                     -0.066     7.602    onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                          7.602    
                         arrival time                          -4.637    
  -------------------------------------------------------------------
                         slack                                  2.965    

Slack (MET) :             2.967ns  (required time - arrival time)
  Source:                 onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
                            (recovery check against rising-edge clock user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.906ns  (user_clk_mmcm rise@3.906ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.750ns  (logic 0.081ns (10.800%)  route 0.669ns (89.200%))
  Logic Levels:           0  
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.153ns = ( 8.059 - 3.906 ) 
    Source Clock Delay      (SCD):    3.884ns
    Clock Pessimism Removal (CPR):    -0.330ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.786ns (routing 1.004ns, distribution 0.782ns)
  Clock Net Delay (Destination): 1.598ns (routing 0.914ns, distribution 0.684ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.656     0.656 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.706    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.706 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.029    zcu111_infr_inst/clk_100
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.057 r  zcu111_infr_inst/clk_100_BUFGCE_inst/O
                         net (fo=2, routed)           0.896     1.953    zcu111_infr_inst/clk_100_BUFGCE
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.826 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.070    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.098 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X1Y1 (CLOCK_ROOT)    net (fo=763, routed)         1.786     3.884    onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X26Y89         FDPE                                         r  onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y89         FDPE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     3.965 f  onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=40, routed)          0.669     4.634    onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/AR[0]
    SLICE_X28Y93         FDPE                                         f  onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      3.906     3.906 r  
    AL16                                              0.000     3.906 r  clk_100_p (IN)
                         net (fo=0)                   0.000     3.906    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.546     4.452 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.492    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.492 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.779    zcu111_infr_inst/clk_100
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.803 r  zcu111_infr_inst/clk_100_BUFGCE_inst/O
                         net (fo=2, routed)           0.790     5.593    zcu111_infr_inst/clk_100_BUFGCE
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     6.223 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.214     6.437    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.461 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X1Y1 (CLOCK_ROOT)    net (fo=763, routed)         1.598     8.059    onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X28Y93         FDPE                                         r  onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
                         clock pessimism             -0.330     7.729    
                         clock uncertainty           -0.062     7.667    
    SLICE_X28Y93         FDPE (Recov_HFF2_SLICEM_C_PRE)
                                                     -0.066     7.601    onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                          7.601    
                         arrival time                          -4.634    
  -------------------------------------------------------------------
                         slack                                  2.967    

Slack (MET) :             2.967ns  (required time - arrival time)
  Source:                 onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
                            (recovery check against rising-edge clock user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.906ns  (user_clk_mmcm rise@3.906ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.750ns  (logic 0.081ns (10.800%)  route 0.669ns (89.200%))
  Logic Levels:           0  
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.153ns = ( 8.059 - 3.906 ) 
    Source Clock Delay      (SCD):    3.884ns
    Clock Pessimism Removal (CPR):    -0.330ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.786ns (routing 1.004ns, distribution 0.782ns)
  Clock Net Delay (Destination): 1.598ns (routing 0.914ns, distribution 0.684ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.656     0.656 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.706    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.706 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.029    zcu111_infr_inst/clk_100
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.057 r  zcu111_infr_inst/clk_100_BUFGCE_inst/O
                         net (fo=2, routed)           0.896     1.953    zcu111_infr_inst/clk_100_BUFGCE
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.826 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.070    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.098 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X1Y1 (CLOCK_ROOT)    net (fo=763, routed)         1.786     3.884    onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X26Y89         FDPE                                         r  onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y89         FDPE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     3.965 f  onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=40, routed)          0.669     4.634    onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/AR[0]
    SLICE_X28Y93         FDPE                                         f  onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      3.906     3.906 r  
    AL16                                              0.000     3.906 r  clk_100_p (IN)
                         net (fo=0)                   0.000     3.906    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.546     4.452 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.492    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.492 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.779    zcu111_infr_inst/clk_100
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.803 r  zcu111_infr_inst/clk_100_BUFGCE_inst/O
                         net (fo=2, routed)           0.790     5.593    zcu111_infr_inst/clk_100_BUFGCE
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     6.223 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.214     6.437    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.461 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X1Y1 (CLOCK_ROOT)    net (fo=763, routed)         1.598     8.059    onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X28Y93         FDPE                                         r  onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                         clock pessimism             -0.330     7.729    
                         clock uncertainty           -0.062     7.667    
    SLICE_X28Y93         FDPE (Recov_GFF2_SLICEM_C_PRE)
                                                     -0.066     7.601    onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                          7.601    
                         arrival time                          -4.634    
  -------------------------------------------------------------------
                         slack                                  2.967    

Slack (MET) :             2.967ns  (required time - arrival time)
  Source:                 onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[8]/CLR
                            (recovery check against rising-edge clock user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.906ns  (user_clk_mmcm rise@3.906ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.750ns  (logic 0.081ns (10.800%)  route 0.669ns (89.200%))
  Logic Levels:           0  
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.153ns = ( 8.059 - 3.906 ) 
    Source Clock Delay      (SCD):    3.884ns
    Clock Pessimism Removal (CPR):    -0.330ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.786ns (routing 1.004ns, distribution 0.782ns)
  Clock Net Delay (Destination): 1.598ns (routing 0.914ns, distribution 0.684ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.656     0.656 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.706    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.706 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.029    zcu111_infr_inst/clk_100
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.057 r  zcu111_infr_inst/clk_100_BUFGCE_inst/O
                         net (fo=2, routed)           0.896     1.953    zcu111_infr_inst/clk_100_BUFGCE
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.826 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.070    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.098 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X1Y1 (CLOCK_ROOT)    net (fo=763, routed)         1.786     3.884    onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X26Y89         FDPE                                         r  onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y89         FDPE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     3.965 f  onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=40, routed)          0.669     4.634    onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/AR[0]
    SLICE_X28Y93         FDCE                                         f  onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      3.906     3.906 r  
    AL16                                              0.000     3.906 r  clk_100_p (IN)
                         net (fo=0)                   0.000     3.906    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.546     4.452 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.492    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.492 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.779    zcu111_infr_inst/clk_100
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.803 r  zcu111_infr_inst/clk_100_BUFGCE_inst/O
                         net (fo=2, routed)           0.790     5.593    zcu111_infr_inst/clk_100_BUFGCE
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     6.223 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.214     6.437    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.461 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X1Y1 (CLOCK_ROOT)    net (fo=763, routed)         1.598     8.059    onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X28Y93         FDCE                                         r  onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[8]/C
                         clock pessimism             -0.330     7.729    
                         clock uncertainty           -0.062     7.667    
    SLICE_X28Y93         FDCE (Recov_HFF_SLICEM_C_CLR)
                                                     -0.066     7.601    onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[8]
  -------------------------------------------------------------------
                         required time                          7.601    
                         arrival time                          -4.634    
  -------------------------------------------------------------------
                         slack                                  2.967    

Slack (MET) :             2.976ns  (required time - arrival time)
  Source:                 onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
                            (recovery check against rising-edge clock user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.906ns  (user_clk_mmcm rise@3.906ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.738ns  (logic 0.081ns (10.976%)  route 0.657ns (89.024%))
  Logic Levels:           0  
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.150ns = ( 8.056 - 3.906 ) 
    Source Clock Delay      (SCD):    3.884ns
    Clock Pessimism Removal (CPR):    -0.330ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.786ns (routing 1.004ns, distribution 0.782ns)
  Clock Net Delay (Destination): 1.595ns (routing 0.914ns, distribution 0.681ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.656     0.656 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.706    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.706 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.029    zcu111_infr_inst/clk_100
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.057 r  zcu111_infr_inst/clk_100_BUFGCE_inst/O
                         net (fo=2, routed)           0.896     1.953    zcu111_infr_inst/clk_100_BUFGCE
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.826 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.070    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.098 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X1Y1 (CLOCK_ROOT)    net (fo=763, routed)         1.786     3.884    onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X26Y89         FDPE                                         r  onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y89         FDPE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     3.965 f  onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=40, routed)          0.657     4.622    onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/AR[0]
    SLICE_X29Y93         FDPE                                         f  onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      3.906     3.906 r  
    AL16                                              0.000     3.906 r  clk_100_p (IN)
                         net (fo=0)                   0.000     3.906    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.546     4.452 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.492    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.492 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.779    zcu111_infr_inst/clk_100
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.803 r  zcu111_infr_inst/clk_100_BUFGCE_inst/O
                         net (fo=2, routed)           0.790     5.593    zcu111_infr_inst/clk_100_BUFGCE
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     6.223 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.214     6.437    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.461 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X1Y1 (CLOCK_ROOT)    net (fo=763, routed)         1.595     8.056    onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X29Y93         FDPE                                         r  onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
                         clock pessimism             -0.330     7.726    
                         clock uncertainty           -0.062     7.664    
    SLICE_X29Y93         FDPE (Recov_DFF2_SLICEL_C_PRE)
                                                     -0.066     7.598    onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg
  -------------------------------------------------------------------
                         required time                          7.598    
                         arrival time                          -4.622    
  -------------------------------------------------------------------
                         slack                                  2.976    

Slack (MET) :             2.976ns  (required time - arrival time)
  Source:                 onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (recovery check against rising-edge clock user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.906ns  (user_clk_mmcm rise@3.906ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.738ns  (logic 0.081ns (10.976%)  route 0.657ns (89.024%))
  Logic Levels:           0  
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.150ns = ( 8.056 - 3.906 ) 
    Source Clock Delay      (SCD):    3.884ns
    Clock Pessimism Removal (CPR):    -0.330ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.786ns (routing 1.004ns, distribution 0.782ns)
  Clock Net Delay (Destination): 1.595ns (routing 0.914ns, distribution 0.681ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.656     0.656 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.706    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.706 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.029    zcu111_infr_inst/clk_100
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.057 r  zcu111_infr_inst/clk_100_BUFGCE_inst/O
                         net (fo=2, routed)           0.896     1.953    zcu111_infr_inst/clk_100_BUFGCE
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.826 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.070    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.098 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X1Y1 (CLOCK_ROOT)    net (fo=763, routed)         1.786     3.884    onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X26Y89         FDPE                                         r  onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y89         FDPE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     3.965 f  onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=40, routed)          0.657     4.622    onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/AR[0]
    SLICE_X29Y93         FDCE                                         f  onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      3.906     3.906 r  
    AL16                                              0.000     3.906 r  clk_100_p (IN)
                         net (fo=0)                   0.000     3.906    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.546     4.452 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.492    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.492 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.779    zcu111_infr_inst/clk_100
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.803 r  zcu111_infr_inst/clk_100_BUFGCE_inst/O
                         net (fo=2, routed)           0.790     5.593    zcu111_infr_inst/clk_100_BUFGCE
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     6.223 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.214     6.437    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.461 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X1Y1 (CLOCK_ROOT)    net (fo=763, routed)         1.595     8.056    onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X29Y93         FDCE                                         r  onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism             -0.330     7.726    
                         clock uncertainty           -0.062     7.664    
    SLICE_X29Y93         FDCE (Recov_CFF2_SLICEL_C_CLR)
                                                     -0.066     7.598    onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                          7.598    
                         arrival time                          -4.622    
  -------------------------------------------------------------------
                         slack                                  2.976    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 onegbe_test_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            onegbe_test_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
                            (removal check against rising-edge clock user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_mmcm rise@0.000ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.138ns  (logic 0.039ns (28.261%)  route 0.099ns (71.739%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.263ns
    Source Clock Delay      (SCD):    2.413ns
    Clock Pessimism Removal (CPR):    -0.204ns
  Clock Net Delay (Source):      0.996ns (routing 0.545ns, distribution 0.451ns)
  Clock Net Delay (Destination): 1.131ns (routing 0.603ns, distribution 0.528ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.322     0.322 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.362    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.362 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.506    zcu111_infr_inst/clk_100
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.523 r  zcu111_infr_inst/clk_100_BUFGCE_inst/O
                         net (fo=2, routed)           0.502     1.025    zcu111_infr_inst/clk_100_BUFGCE
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.255 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.400    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.417 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X1Y1 (CLOCK_ROOT)    net (fo=763, routed)         0.996     2.413    onegbe_test_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X34Y76         FDPE                                         r  onegbe_test_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y76         FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     2.452 f  onegbe_test_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=6, routed)           0.099     2.551    onegbe_test_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X33Y76         FDCE                                         f  onegbe_test_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.427     0.427 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.477    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.477 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.658    zcu111_infr_inst/clk_100
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.677 r  zcu111_infr_inst/clk_100_BUFGCE_inst/O
                         net (fo=2, routed)           0.566     1.243    zcu111_infr_inst/clk_100_BUFGCE
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.948 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.165     1.113    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.132 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X1Y1 (CLOCK_ROOT)    net (fo=763, routed)         1.131     2.263    onegbe_test_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X33Y76         FDCE                                         r  onegbe_test_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/C
                         clock pessimism              0.204     2.467    
    SLICE_X33Y76         FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.020     2.447    onegbe_test_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.447    
                         arrival time                           2.551    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 onegbe_test_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            onegbe_test_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/CLR
                            (removal check against rising-edge clock user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_mmcm rise@0.000ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.153ns  (logic 0.041ns (26.797%)  route 0.112ns (73.203%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.260ns
    Source Clock Delay      (SCD):    2.413ns
    Clock Pessimism Removal (CPR):    -0.204ns
  Clock Net Delay (Source):      0.996ns (routing 0.545ns, distribution 0.451ns)
  Clock Net Delay (Destination): 1.128ns (routing 0.603ns, distribution 0.525ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.322     0.322 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.362    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.362 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.506    zcu111_infr_inst/clk_100
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.523 r  zcu111_infr_inst/clk_100_BUFGCE_inst/O
                         net (fo=2, routed)           0.502     1.025    zcu111_infr_inst/clk_100_BUFGCE
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.255 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.400    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.417 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X1Y1 (CLOCK_ROOT)    net (fo=763, routed)         0.996     2.413    onegbe_test_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X33Y75         FDPE                                         r  onegbe_test_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y75         FDPE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     2.454 f  onegbe_test_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=19, routed)          0.112     2.566    onegbe_test_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg_1
    SLICE_X34Y75         FDCE                                         f  onegbe_test_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.427     0.427 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.477    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.477 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.658    zcu111_infr_inst/clk_100
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.677 r  zcu111_infr_inst/clk_100_BUFGCE_inst/O
                         net (fo=2, routed)           0.566     1.243    zcu111_infr_inst/clk_100_BUFGCE
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.948 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.165     1.113    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.132 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X1Y1 (CLOCK_ROOT)    net (fo=763, routed)         1.128     2.260    onegbe_test_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X34Y75         FDCE                                         r  onegbe_test_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.204     2.464    
    SLICE_X34Y75         FDCE (Remov_EFF_SLICEM_C_CLR)
                                                     -0.020     2.444    onegbe_test_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -2.444    
                         arrival time                           2.566    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 onegbe_test_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            onegbe_test_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/CLR
                            (removal check against rising-edge clock user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_mmcm rise@0.000ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.153ns  (logic 0.041ns (26.797%)  route 0.112ns (73.203%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.260ns
    Source Clock Delay      (SCD):    2.413ns
    Clock Pessimism Removal (CPR):    -0.204ns
  Clock Net Delay (Source):      0.996ns (routing 0.545ns, distribution 0.451ns)
  Clock Net Delay (Destination): 1.128ns (routing 0.603ns, distribution 0.525ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.322     0.322 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.362    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.362 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.506    zcu111_infr_inst/clk_100
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.523 r  zcu111_infr_inst/clk_100_BUFGCE_inst/O
                         net (fo=2, routed)           0.502     1.025    zcu111_infr_inst/clk_100_BUFGCE
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.255 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.400    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.417 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X1Y1 (CLOCK_ROOT)    net (fo=763, routed)         0.996     2.413    onegbe_test_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X33Y75         FDPE                                         r  onegbe_test_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y75         FDPE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     2.454 f  onegbe_test_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=19, routed)          0.112     2.566    onegbe_test_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg_1
    SLICE_X34Y75         FDCE                                         f  onegbe_test_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.427     0.427 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.477    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.477 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.658    zcu111_infr_inst/clk_100
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.677 r  zcu111_infr_inst/clk_100_BUFGCE_inst/O
                         net (fo=2, routed)           0.566     1.243    zcu111_infr_inst/clk_100_BUFGCE
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.948 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.165     1.113    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.132 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X1Y1 (CLOCK_ROOT)    net (fo=763, routed)         1.128     2.260    onegbe_test_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X34Y75         FDCE                                         r  onegbe_test_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism              0.204     2.464    
    SLICE_X34Y75         FDCE (Remov_EFF2_SLICEM_C_CLR)
                                                     -0.020     2.444    onegbe_test_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -2.444    
                         arrival time                           2.566    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 onegbe_test_one_gbe/gbe_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            onegbe_test_one_gbe/gbe_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/CLR
                            (removal check against rising-edge clock user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_mmcm rise@0.000ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.153ns  (logic 0.041ns (26.797%)  route 0.112ns (73.203%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.247ns
    Source Clock Delay      (SCD):    2.406ns
    Clock Pessimism Removal (CPR):    -0.204ns
  Clock Net Delay (Source):      0.989ns (routing 0.545ns, distribution 0.444ns)
  Clock Net Delay (Destination): 1.115ns (routing 0.603ns, distribution 0.512ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.322     0.322 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.362    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.362 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.506    zcu111_infr_inst/clk_100
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.523 r  zcu111_infr_inst/clk_100_BUFGCE_inst/O
                         net (fo=2, routed)           0.502     1.025    zcu111_infr_inst/clk_100_BUFGCE
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.255 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.400    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.417 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X1Y1 (CLOCK_ROOT)    net (fo=763, routed)         0.989     2.406    onegbe_test_one_gbe/gbe_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X27Y84         FDPE                                         r  onegbe_test_one_gbe/gbe_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y84         FDPE (Prop_DFF2_SLICEM_C_Q)
                                                      0.041     2.447 f  onegbe_test_one_gbe/gbe_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=43, routed)          0.112     2.559    onegbe_test_one_gbe/gbe_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/AR[0]
    SLICE_X26Y84         FDCE                                         f  onegbe_test_one_gbe/gbe_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.427     0.427 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.477    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.477 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.658    zcu111_infr_inst/clk_100
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.677 r  zcu111_infr_inst/clk_100_BUFGCE_inst/O
                         net (fo=2, routed)           0.566     1.243    zcu111_infr_inst/clk_100_BUFGCE
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.948 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.165     1.113    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.132 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X1Y1 (CLOCK_ROOT)    net (fo=763, routed)         1.115     2.247    onegbe_test_one_gbe/gbe_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X26Y84         FDCE                                         r  onegbe_test_one_gbe/gbe_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.204     2.451    
    SLICE_X26Y84         FDCE (Remov_HFF_SLICEL_C_CLR)
                                                     -0.020     2.431    onegbe_test_one_gbe/gbe_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -2.431    
                         arrival time                           2.559    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 onegbe_test_one_gbe/gbe_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            onegbe_test_one_gbe/gbe_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/CLR
                            (removal check against rising-edge clock user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_mmcm rise@0.000ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.153ns  (logic 0.041ns (26.797%)  route 0.112ns (73.203%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.247ns
    Source Clock Delay      (SCD):    2.406ns
    Clock Pessimism Removal (CPR):    -0.204ns
  Clock Net Delay (Source):      0.989ns (routing 0.545ns, distribution 0.444ns)
  Clock Net Delay (Destination): 1.115ns (routing 0.603ns, distribution 0.512ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.322     0.322 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.362    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.362 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.506    zcu111_infr_inst/clk_100
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.523 r  zcu111_infr_inst/clk_100_BUFGCE_inst/O
                         net (fo=2, routed)           0.502     1.025    zcu111_infr_inst/clk_100_BUFGCE
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.255 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.400    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.417 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X1Y1 (CLOCK_ROOT)    net (fo=763, routed)         0.989     2.406    onegbe_test_one_gbe/gbe_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X27Y84         FDPE                                         r  onegbe_test_one_gbe/gbe_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y84         FDPE (Prop_DFF2_SLICEM_C_Q)
                                                      0.041     2.447 f  onegbe_test_one_gbe/gbe_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=43, routed)          0.112     2.559    onegbe_test_one_gbe/gbe_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/AR[0]
    SLICE_X26Y84         FDCE                                         f  onegbe_test_one_gbe/gbe_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.427     0.427 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.477    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.477 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.658    zcu111_infr_inst/clk_100
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.677 r  zcu111_infr_inst/clk_100_BUFGCE_inst/O
                         net (fo=2, routed)           0.566     1.243    zcu111_infr_inst/clk_100_BUFGCE
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.948 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.165     1.113    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.132 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X1Y1 (CLOCK_ROOT)    net (fo=763, routed)         1.115     2.247    onegbe_test_one_gbe/gbe_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X26Y84         FDCE                                         r  onegbe_test_one_gbe/gbe_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism              0.204     2.451    
    SLICE_X26Y84         FDCE (Remov_GFF_SLICEL_C_CLR)
                                                     -0.020     2.431    onegbe_test_one_gbe/gbe_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -2.431    
                         arrival time                           2.559    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 onegbe_test_one_gbe/gbe_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            onegbe_test_one_gbe/gbe_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (removal check against rising-edge clock user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_mmcm rise@0.000ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.153ns  (logic 0.041ns (26.797%)  route 0.112ns (73.203%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.247ns
    Source Clock Delay      (SCD):    2.406ns
    Clock Pessimism Removal (CPR):    -0.204ns
  Clock Net Delay (Source):      0.989ns (routing 0.545ns, distribution 0.444ns)
  Clock Net Delay (Destination): 1.115ns (routing 0.603ns, distribution 0.512ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.322     0.322 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.362    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.362 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.506    zcu111_infr_inst/clk_100
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.523 r  zcu111_infr_inst/clk_100_BUFGCE_inst/O
                         net (fo=2, routed)           0.502     1.025    zcu111_infr_inst/clk_100_BUFGCE
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.255 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.400    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.417 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X1Y1 (CLOCK_ROOT)    net (fo=763, routed)         0.989     2.406    onegbe_test_one_gbe/gbe_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X27Y84         FDPE                                         r  onegbe_test_one_gbe/gbe_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y84         FDPE (Prop_DFF2_SLICEM_C_Q)
                                                      0.041     2.447 f  onegbe_test_one_gbe/gbe_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=43, routed)          0.112     2.559    onegbe_test_one_gbe/gbe_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X26Y84         FDCE                                         f  onegbe_test_one_gbe/gbe_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.427     0.427 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.477    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.477 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.658    zcu111_infr_inst/clk_100
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.677 r  zcu111_infr_inst/clk_100_BUFGCE_inst/O
                         net (fo=2, routed)           0.566     1.243    zcu111_infr_inst/clk_100_BUFGCE
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.948 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.165     1.113    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.132 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X1Y1 (CLOCK_ROOT)    net (fo=763, routed)         1.115     2.247    onegbe_test_one_gbe/gbe_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X26Y84         FDCE                                         r  onegbe_test_one_gbe/gbe_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism              0.204     2.451    
    SLICE_X26Y84         FDCE (Remov_HFF2_SLICEL_C_CLR)
                                                     -0.020     2.431    onegbe_test_one_gbe/gbe_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.431    
                         arrival time                           2.559    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 onegbe_test_one_gbe/gbe_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            onegbe_test_one_gbe/gbe_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]/CLR
                            (removal check against rising-edge clock user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_mmcm rise@0.000ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.153ns  (logic 0.041ns (26.797%)  route 0.112ns (73.203%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.247ns
    Source Clock Delay      (SCD):    2.406ns
    Clock Pessimism Removal (CPR):    -0.204ns
  Clock Net Delay (Source):      0.989ns (routing 0.545ns, distribution 0.444ns)
  Clock Net Delay (Destination): 1.115ns (routing 0.603ns, distribution 0.512ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.322     0.322 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.362    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.362 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.506    zcu111_infr_inst/clk_100
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.523 r  zcu111_infr_inst/clk_100_BUFGCE_inst/O
                         net (fo=2, routed)           0.502     1.025    zcu111_infr_inst/clk_100_BUFGCE
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.255 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.400    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.417 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X1Y1 (CLOCK_ROOT)    net (fo=763, routed)         0.989     2.406    onegbe_test_one_gbe/gbe_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X27Y84         FDPE                                         r  onegbe_test_one_gbe/gbe_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y84         FDPE (Prop_DFF2_SLICEM_C_Q)
                                                      0.041     2.447 f  onegbe_test_one_gbe/gbe_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=43, routed)          0.112     2.559    onegbe_test_one_gbe/gbe_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X26Y84         FDCE                                         f  onegbe_test_one_gbe/gbe_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.427     0.427 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.477    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.477 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.658    zcu111_infr_inst/clk_100
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.677 r  zcu111_infr_inst/clk_100_BUFGCE_inst/O
                         net (fo=2, routed)           0.566     1.243    zcu111_infr_inst/clk_100_BUFGCE
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.948 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.165     1.113    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.132 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X1Y1 (CLOCK_ROOT)    net (fo=763, routed)         1.115     2.247    onegbe_test_one_gbe/gbe_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X26Y84         FDCE                                         r  onegbe_test_one_gbe/gbe_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]/C
                         clock pessimism              0.204     2.451    
    SLICE_X26Y84         FDCE (Remov_GFF2_SLICEL_C_CLR)
                                                     -0.020     2.431    onegbe_test_one_gbe/gbe_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.431    
                         arrival time                           2.559    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 onegbe_test_one_gbe/gbe_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            onegbe_test_one_gbe/gbe_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]/CLR
                            (removal check against rising-edge clock user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_mmcm rise@0.000ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.153ns  (logic 0.041ns (26.797%)  route 0.112ns (73.203%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.247ns
    Source Clock Delay      (SCD):    2.406ns
    Clock Pessimism Removal (CPR):    -0.204ns
  Clock Net Delay (Source):      0.989ns (routing 0.545ns, distribution 0.444ns)
  Clock Net Delay (Destination): 1.115ns (routing 0.603ns, distribution 0.512ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.322     0.322 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.362    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.362 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.506    zcu111_infr_inst/clk_100
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.523 r  zcu111_infr_inst/clk_100_BUFGCE_inst/O
                         net (fo=2, routed)           0.502     1.025    zcu111_infr_inst/clk_100_BUFGCE
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.255 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.400    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.417 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X1Y1 (CLOCK_ROOT)    net (fo=763, routed)         0.989     2.406    onegbe_test_one_gbe/gbe_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X27Y84         FDPE                                         r  onegbe_test_one_gbe/gbe_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y84         FDPE (Prop_DFF2_SLICEM_C_Q)
                                                      0.041     2.447 f  onegbe_test_one_gbe/gbe_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=43, routed)          0.112     2.559    onegbe_test_one_gbe/gbe_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X26Y84         FDCE                                         f  onegbe_test_one_gbe/gbe_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.427     0.427 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.477    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.477 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.658    zcu111_infr_inst/clk_100
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.677 r  zcu111_infr_inst/clk_100_BUFGCE_inst/O
                         net (fo=2, routed)           0.566     1.243    zcu111_infr_inst/clk_100_BUFGCE
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.948 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.165     1.113    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.132 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X1Y1 (CLOCK_ROOT)    net (fo=763, routed)         1.115     2.247    onegbe_test_one_gbe/gbe_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X26Y84         FDCE                                         r  onegbe_test_one_gbe/gbe_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]/C
                         clock pessimism              0.204     2.451    
    SLICE_X26Y84         FDCE (Remov_FFF2_SLICEL_C_CLR)
                                                     -0.020     2.431    onegbe_test_one_gbe/gbe_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.431    
                         arrival time                           2.559    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 onegbe_test_one_gbe/gbe_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            onegbe_test_one_gbe/gbe_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[8]/CLR
                            (removal check against rising-edge clock user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_mmcm rise@0.000ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.153ns  (logic 0.041ns (26.797%)  route 0.112ns (73.203%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.247ns
    Source Clock Delay      (SCD):    2.406ns
    Clock Pessimism Removal (CPR):    -0.204ns
  Clock Net Delay (Source):      0.989ns (routing 0.545ns, distribution 0.444ns)
  Clock Net Delay (Destination): 1.115ns (routing 0.603ns, distribution 0.512ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.322     0.322 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.362    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.362 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.506    zcu111_infr_inst/clk_100
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.523 r  zcu111_infr_inst/clk_100_BUFGCE_inst/O
                         net (fo=2, routed)           0.502     1.025    zcu111_infr_inst/clk_100_BUFGCE
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.255 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.400    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.417 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X1Y1 (CLOCK_ROOT)    net (fo=763, routed)         0.989     2.406    onegbe_test_one_gbe/gbe_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X27Y84         FDPE                                         r  onegbe_test_one_gbe/gbe_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y84         FDPE (Prop_DFF2_SLICEM_C_Q)
                                                      0.041     2.447 f  onegbe_test_one_gbe/gbe_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=43, routed)          0.112     2.559    onegbe_test_one_gbe/gbe_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X26Y84         FDCE                                         f  onegbe_test_one_gbe/gbe_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.427     0.427 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.477    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.477 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.658    zcu111_infr_inst/clk_100
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.677 r  zcu111_infr_inst/clk_100_BUFGCE_inst/O
                         net (fo=2, routed)           0.566     1.243    zcu111_infr_inst/clk_100_BUFGCE
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.948 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.165     1.113    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.132 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X1Y1 (CLOCK_ROOT)    net (fo=763, routed)         1.115     2.247    onegbe_test_one_gbe/gbe_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X26Y84         FDCE                                         r  onegbe_test_one_gbe/gbe_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[8]/C
                         clock pessimism              0.204     2.451    
    SLICE_X26Y84         FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                     -0.020     2.431    onegbe_test_one_gbe/gbe_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.431    
                         arrival time                           2.559    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 onegbe_test_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            onegbe_test_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
                            (removal check against rising-edge clock user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_mmcm rise@0.000ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.162ns  (logic 0.039ns (24.074%)  route 0.123ns (75.926%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.260ns
    Source Clock Delay      (SCD):    2.413ns
    Clock Pessimism Removal (CPR):    -0.204ns
  Clock Net Delay (Source):      0.996ns (routing 0.545ns, distribution 0.451ns)
  Clock Net Delay (Destination): 1.128ns (routing 0.603ns, distribution 0.525ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.322     0.322 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.362    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.362 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.506    zcu111_infr_inst/clk_100
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.523 r  zcu111_infr_inst/clk_100_BUFGCE_inst/O
                         net (fo=2, routed)           0.502     1.025    zcu111_infr_inst/clk_100_BUFGCE
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.255 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.400    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.417 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X1Y1 (CLOCK_ROOT)    net (fo=763, routed)         0.996     2.413    onegbe_test_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X34Y76         FDPE                                         r  onegbe_test_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y76         FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     2.452 f  onegbe_test_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=6, routed)           0.123     2.575    onegbe_test_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X33Y75         FDCE                                         f  onegbe_test_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.427     0.427 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.477    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.477 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.658    zcu111_infr_inst/clk_100
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.677 r  zcu111_infr_inst/clk_100_BUFGCE_inst/O
                         net (fo=2, routed)           0.566     1.243    zcu111_infr_inst/clk_100_BUFGCE
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.948 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.165     1.113    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.132 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X1Y1 (CLOCK_ROOT)    net (fo=763, routed)         1.128     2.260    onegbe_test_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X33Y75         FDCE                                         r  onegbe_test_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/C
                         clock pessimism              0.204     2.464    
    SLICE_X33Y75         FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.020     2.444    onegbe_test_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.444    
                         arrival time                           2.575    
  -------------------------------------------------------------------
                         slack                                  0.131    





---------------------------------------------------------------------------------------------------
Path Group:  **default**
From Clock:  user_clk_mmcm
  To Clock:  

Setup :            0  Failing Endpoints,  Worst Slack        3.329ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.329ns  (required time - arrival time)
  Source:                 onegbe_test_one_gbe/gbe_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            onegbe_test_one_gbe/gbe_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.906ns  (MaxDelay Path 3.906ns)
  Data Path Delay:        0.602ns  (logic 0.081ns (13.455%)  route 0.521ns (86.545%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.906ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y81                                      0.000     0.000 r  onegbe_test_one_gbe/gbe_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X26Y81         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     0.081 r  onegbe_test_one_gbe/gbe_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.521     0.602    onegbe_test_one_gbe/gbe_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[9]
    SLICE_X26Y81         FDRE                                         r  onegbe_test_one_gbe/gbe_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.906     3.906    
    SLICE_X26Y81         FDRE (Setup_fdre_C_D)        0.025     3.931    onegbe_test_one_gbe/gbe_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                          3.931    
                         arrival time                          -0.602    
  -------------------------------------------------------------------
                         slack                                  3.329    

Slack (MET) :             3.518ns  (required time - arrival time)
  Source:                 onegbe_test_one_gbe/gbe_rx_inst/rx_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            onegbe_test_one_gbe/gbe_rx_inst/rx_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.906ns  (MaxDelay Path 3.906ns)
  Data Path Delay:        0.413ns  (logic 0.080ns (19.370%)  route 0.333ns (80.630%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.906ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y97                                      0.000     0.000 r  onegbe_test_one_gbe/gbe_rx_inst/rx_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X30Y97         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     0.080 r  onegbe_test_one_gbe/gbe_rx_inst/rx_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.333     0.413    onegbe_test_one_gbe/gbe_rx_inst/rx_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X32Y95         FDRE                                         r  onegbe_test_one_gbe/gbe_rx_inst/rx_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.906     3.906    
    SLICE_X32Y95         FDRE (Setup_fdre_C_D)        0.025     3.931    onegbe_test_one_gbe/gbe_rx_inst/rx_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          3.931    
                         arrival time                          -0.413    
  -------------------------------------------------------------------
                         slack                                  3.518    

Slack (MET) :             3.541ns  (required time - arrival time)
  Source:                 onegbe_test_one_gbe/gbe_rx_inst/rx_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            onegbe_test_one_gbe/gbe_rx_inst/rx_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.906ns  (MaxDelay Path 3.906ns)
  Data Path Delay:        0.390ns  (logic 0.078ns (20.000%)  route 0.312ns (80.000%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.906ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y97                                      0.000     0.000 r  onegbe_test_one_gbe/gbe_rx_inst/rx_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X30Y97         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     0.078 r  onegbe_test_one_gbe/gbe_rx_inst/rx_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.312     0.390    onegbe_test_one_gbe/gbe_rx_inst/rx_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X32Y95         FDRE                                         r  onegbe_test_one_gbe/gbe_rx_inst/rx_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.906     3.906    
    SLICE_X32Y95         FDRE (Setup_fdre_C_D)        0.025     3.931    onegbe_test_one_gbe/gbe_rx_inst/rx_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          3.931    
                         arrival time                          -0.390    
  -------------------------------------------------------------------
                         slack                                  3.541    

Slack (MET) :             3.545ns  (required time - arrival time)
  Source:                 onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.906ns  (MaxDelay Path 3.906ns)
  Data Path Delay:        0.386ns  (logic 0.079ns (20.466%)  route 0.307ns (79.534%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.906ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y89                                      0.000     0.000 r  onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X29Y89         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     0.079 r  onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.307     0.386    onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[4]
    SLICE_X31Y87         FDRE                                         r  onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.906     3.906    
    SLICE_X31Y87         FDRE (Setup_fdre_C_D)        0.025     3.931    onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                          3.931    
                         arrival time                          -0.386    
  -------------------------------------------------------------------
                         slack                                  3.545    

Slack (MET) :             3.562ns  (required time - arrival time)
  Source:                 onegbe_test_one_gbe/gbe_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            onegbe_test_one_gbe/gbe_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.906ns  (MaxDelay Path 3.906ns)
  Data Path Delay:        0.369ns  (logic 0.080ns (21.680%)  route 0.289ns (78.320%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.906ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y79                                      0.000     0.000 r  onegbe_test_one_gbe/gbe_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X24Y79         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     0.080 r  onegbe_test_one_gbe/gbe_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.289     0.369    onegbe_test_one_gbe/gbe_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X24Y79         FDRE                                         r  onegbe_test_one_gbe/gbe_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.906     3.906    
    SLICE_X24Y79         FDRE (Setup_fdre_C_D)        0.025     3.931    onegbe_test_one_gbe/gbe_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          3.931    
                         arrival time                          -0.369    
  -------------------------------------------------------------------
                         slack                                  3.562    

Slack (MET) :             3.573ns  (required time - arrival time)
  Source:                 onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.906ns  (MaxDelay Path 3.906ns)
  Data Path Delay:        0.358ns  (logic 0.081ns (22.626%)  route 0.277ns (77.374%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.906ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y84                                      0.000     0.000 r  onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X29Y84         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     0.081 r  onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.277     0.358    onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[6]
    SLICE_X29Y84         FDRE                                         r  onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.906     3.906    
    SLICE_X29Y84         FDRE (Setup_fdre_C_D)        0.025     3.931    onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                          3.931    
                         arrival time                          -0.358    
  -------------------------------------------------------------------
                         slack                                  3.573    

Slack (MET) :             3.578ns  (required time - arrival time)
  Source:                 onegbe_test_one_gbe/gbe_rx_inst/rx_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            onegbe_test_one_gbe/gbe_rx_inst/rx_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.906ns  (MaxDelay Path 3.906ns)
  Data Path Delay:        0.353ns  (logic 0.078ns (22.096%)  route 0.275ns (77.904%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.906ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y97                                      0.000     0.000 r  onegbe_test_one_gbe/gbe_rx_inst/rx_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X30Y97         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     0.078 r  onegbe_test_one_gbe/gbe_rx_inst/rx_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.275     0.353    onegbe_test_one_gbe/gbe_rx_inst/rx_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X31Y97         FDRE                                         r  onegbe_test_one_gbe/gbe_rx_inst/rx_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.906     3.906    
    SLICE_X31Y97         FDRE (Setup_fdre_C_D)        0.025     3.931    onegbe_test_one_gbe/gbe_rx_inst/rx_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          3.931    
                         arrival time                          -0.353    
  -------------------------------------------------------------------
                         slack                                  3.578    

Slack (MET) :             3.578ns  (required time - arrival time)
  Source:                 onegbe_test_one_gbe/gbe_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            onegbe_test_one_gbe/gbe_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.906ns  (MaxDelay Path 3.906ns)
  Data Path Delay:        0.353ns  (logic 0.079ns (22.380%)  route 0.274ns (77.620%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.906ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y80                                      0.000     0.000 r  onegbe_test_one_gbe/gbe_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X25Y80         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     0.079 r  onegbe_test_one_gbe/gbe_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.274     0.353    onegbe_test_one_gbe/gbe_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X25Y80         FDRE                                         r  onegbe_test_one_gbe/gbe_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.906     3.906    
    SLICE_X25Y80         FDRE (Setup_fdre_C_D)        0.025     3.931    onegbe_test_one_gbe/gbe_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          3.931    
                         arrival time                          -0.353    
  -------------------------------------------------------------------
                         slack                                  3.578    

Slack (MET) :             3.608ns  (required time - arrival time)
  Source:                 onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.906ns  (MaxDelay Path 3.906ns)
  Data Path Delay:        0.323ns  (logic 0.081ns (25.077%)  route 0.242ns (74.923%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.906ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y90                                      0.000     0.000 r  onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X29Y90         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     0.081 r  onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.242     0.323    onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X29Y90         FDRE                                         r  onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.906     3.906    
    SLICE_X29Y90         FDRE (Setup_fdre_C_D)        0.025     3.931    onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          3.931    
                         arrival time                          -0.323    
  -------------------------------------------------------------------
                         slack                                  3.608    

Slack (MET) :             3.608ns  (required time - arrival time)
  Source:                 onegbe_test_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            onegbe_test_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.906ns  (MaxDelay Path 3.906ns)
  Data Path Delay:        0.323ns  (logic 0.081ns (25.077%)  route 0.242ns (74.923%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.906ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y71                                      0.000     0.000 r  onegbe_test_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X33Y71         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     0.081 r  onegbe_test_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.242     0.323    onegbe_test_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X33Y71         FDRE                                         r  onegbe_test_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.906     3.906    
    SLICE_X33Y71         FDRE (Setup_fdre_C_D)        0.025     3.931    onegbe_test_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          3.931    
                         arrival time                          -0.323    
  -------------------------------------------------------------------
                         slack                                  3.608    





