<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.14"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>third_party/ti/cc26xxware/inc/hw_aux_wuc.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="Open-Thread-Logo-200x42.png"/></td>
    <td style="padding-left: 0.5em;">
    <div id="projectbrief">CLI and NCP Application</div>
    </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_44f42edf5dd23d4deca0321224e9ce90.html">third_party</a></li><li class="navelem"><a class="el" href="dir_b6fe208a7a21be315c3bff71fe2aa296.html">ti</a></li><li class="navelem"><a class="el" href="dir_0f87a7e18e8ebfd6e62490fd1e1c0c84.html">cc26xxware</a></li><li class="navelem"><a class="el" href="dir_55f3f6d3cea898fdc8055b789ade61d3.html">inc</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">hw_aux_wuc.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="hw__aux__wuc_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/******************************************************************************</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">*  Filename:       hw_aux_wuc_h</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">*  Revised:        2016-03-14 09:20:59 +0100 (Mon, 14 Mar 2016)</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">*  Revision:       45924</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">*</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">* Copyright (c) 2015 - 2016, Texas Instruments Incorporated</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">* All rights reserved.</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">*</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">* Redistribution and use in source and binary forms, with or without</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">* modification, are permitted provided that the following conditions are met:</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">*</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">* 1) Redistributions of source code must retain the above copyright notice,</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment">*    this list of conditions and the following disclaimer.</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment">*</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment">* 2) Redistributions in binary form must reproduce the above copyright notice,</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment">*    this list of conditions and the following disclaimer in the documentation</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment">*    and/or other materials provided with the distribution.</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment">*</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment">* 3) Neither the name of the ORGANIZATION nor the names of its contributors may</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment">*    be used to endorse or promote products derived from this software without</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment">*    specific prior written permission.</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment">*</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment">* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS &quot;AS IS&quot;</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment">* AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment">* IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment">* ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment">* LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment">* CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment">* SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment">* INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment">* CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment">* ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment">* POSSIBILITY OF SUCH DAMAGE.</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment">*</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment">******************************************************************************/</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;</div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="preprocessor">#ifndef __HW_AUX_WUC_H__</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="preprocessor">#define __HW_AUX_WUC_H__</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;</div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="comment">// This section defines the register offsets of</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="comment">// AUX_WUC component</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="comment">// Module Clock Enable</span></div><div class="line"><a name="l00047"></a><span class="lineno"><a class="line" href="hw__aux__wuc_8h.html#a63d061db1a7534e141bc74a39b950a84">   47</a></span>&#160;<span class="preprocessor">#define AUX_WUC_O_MODCLKEN0                                         0x00000000</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;</div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="comment">// Power Off Request</span></div><div class="line"><a name="l00050"></a><span class="lineno"><a class="line" href="hw__aux__wuc_8h.html#a5e1611cc1d164e8ef7e6c6be75081f0b">   50</a></span>&#160;<span class="preprocessor">#define AUX_WUC_O_PWROFFREQ                                         0x00000004</span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;</div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="comment">// Power Down Request</span></div><div class="line"><a name="l00053"></a><span class="lineno"><a class="line" href="hw__aux__wuc_8h.html#ac740ccee638132e9896959406a1c2c0f">   53</a></span>&#160;<span class="preprocessor">#define AUX_WUC_O_PWRDWNREQ                                         0x00000008</span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;</div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="comment">// Power Down Acknowledgment</span></div><div class="line"><a name="l00056"></a><span class="lineno"><a class="line" href="hw__aux__wuc_8h.html#aec8eb99bef4b2c58b1c55271b6f3f2be">   56</a></span>&#160;<span class="preprocessor">#define AUX_WUC_O_PWRDWNACK                                         0x0000000C</span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;</div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="comment">// Low Frequency Clock Request</span></div><div class="line"><a name="l00059"></a><span class="lineno"><a class="line" href="hw__aux__wuc_8h.html#ad251afc6b14c3df667cf6a9df2c679df">   59</a></span>&#160;<span class="preprocessor">#define AUX_WUC_O_CLKLFREQ                                          0x00000010</span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;</div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="comment">// Low Frequency Clock Acknowledgment</span></div><div class="line"><a name="l00062"></a><span class="lineno"><a class="line" href="hw__aux__wuc_8h.html#a35d77e1f1a1505bf989a19b3d409e808">   62</a></span>&#160;<span class="preprocessor">#define AUX_WUC_O_CLKLFACK                                          0x00000014</span></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;</div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="comment">// Wake-up Event Flags</span></div><div class="line"><a name="l00065"></a><span class="lineno"><a class="line" href="hw__aux__wuc_8h.html#abefecc94b50a38a1d47178d7fca4a800">   65</a></span>&#160;<span class="preprocessor">#define AUX_WUC_O_WUEVFLAGS                                         0x00000028</span></div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;</div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="comment">// Wake-up Event Clear</span></div><div class="line"><a name="l00068"></a><span class="lineno"><a class="line" href="hw__aux__wuc_8h.html#a6c4d6a621bd7ed500c48376bc6419ee2">   68</a></span>&#160;<span class="preprocessor">#define AUX_WUC_O_WUEVCLR                                           0x0000002C</span></div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;</div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="comment">// ADC Clock Control</span></div><div class="line"><a name="l00071"></a><span class="lineno"><a class="line" href="hw__aux__wuc_8h.html#ad1d02213a32964fc33f9b4d13276cc32">   71</a></span>&#160;<span class="preprocessor">#define AUX_WUC_O_ADCCLKCTL                                         0x00000030</span></div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;</div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="comment">// TDC Clock Control</span></div><div class="line"><a name="l00074"></a><span class="lineno"><a class="line" href="hw__aux__wuc_8h.html#a2985c69306ec5756f19d359001f552d0">   74</a></span>&#160;<span class="preprocessor">#define AUX_WUC_O_TDCCLKCTL                                         0x00000034</span></div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;</div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="comment">// Reference Clock Control</span></div><div class="line"><a name="l00077"></a><span class="lineno"><a class="line" href="hw__aux__wuc_8h.html#a6737d96d8e091c4126c0c911f1f66b76">   77</a></span>&#160;<span class="preprocessor">#define AUX_WUC_O_REFCLKCTL                                         0x00000038</span></div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;</div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="comment">// Real Time Counter Sub Second Increment 0</span></div><div class="line"><a name="l00080"></a><span class="lineno"><a class="line" href="hw__aux__wuc_8h.html#a68924b55178e5d09746ec7107005626e">   80</a></span>&#160;<span class="preprocessor">#define AUX_WUC_O_RTCSUBSECINC0                                     0x0000003C</span></div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;</div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="comment">// Real Time Counter Sub Second Increment 1</span></div><div class="line"><a name="l00083"></a><span class="lineno"><a class="line" href="hw__aux__wuc_8h.html#a6e4584a3719b465bba92f43a1309932a">   83</a></span>&#160;<span class="preprocessor">#define AUX_WUC_O_RTCSUBSECINC1                                     0x00000040</span></div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;</div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="comment">// Real Time Counter Sub Second Increment Control</span></div><div class="line"><a name="l00086"></a><span class="lineno"><a class="line" href="hw__aux__wuc_8h.html#a00735096ace591e9557a5757f5aaa8bf">   86</a></span>&#160;<span class="preprocessor">#define AUX_WUC_O_RTCSUBSECINCCTL                                   0x00000044</span></div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;</div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="comment">// MCU Bus Control</span></div><div class="line"><a name="l00089"></a><span class="lineno"><a class="line" href="hw__aux__wuc_8h.html#a97967004c4fc3f41c4d73975de1dafba">   89</a></span>&#160;<span class="preprocessor">#define AUX_WUC_O_MCUBUSCTL                                         0x00000048</span></div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;</div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="comment">// MCU Bus Status</span></div><div class="line"><a name="l00092"></a><span class="lineno"><a class="line" href="hw__aux__wuc_8h.html#acd65aa796933c680f5415483f1fd041a">   92</a></span>&#160;<span class="preprocessor">#define AUX_WUC_O_MCUBUSSTAT                                        0x0000004C</span></div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;</div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="comment">// AON Domain Control Status</span></div><div class="line"><a name="l00095"></a><span class="lineno"><a class="line" href="hw__aux__wuc_8h.html#a9083f06e1658c153c33aba4a1e865587">   95</a></span>&#160;<span class="preprocessor">#define AUX_WUC_O_AONCTLSTAT                                        0x00000050</span></div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;</div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="comment">// AUX Input Output Latch</span></div><div class="line"><a name="l00098"></a><span class="lineno"><a class="line" href="hw__aux__wuc_8h.html#ab99d62e143415af2890b4ce22945c98c">   98</a></span>&#160;<span class="preprocessor">#define AUX_WUC_O_AUXIOLATCH                                        0x00000054</span></div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;</div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="comment">// Module Clock Enable 1</span></div><div class="line"><a name="l00101"></a><span class="lineno"><a class="line" href="hw__aux__wuc_8h.html#ab9fc502203cdedfc47a2b410ae450057">  101</a></span>&#160;<span class="preprocessor">#define AUX_WUC_O_MODCLKEN1                                         0x0000005C</span></div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;</div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="comment">// Register: AUX_WUC_O_MODCLKEN0</span></div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="comment">// Field:     [7] AUX_ADI4</span></div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="comment">// Enables (1) or disables (0) clock for AUX_ADI4.</span></div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="comment">// ENUMs:</span></div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="comment">// EN                       System CPU has requested clock for AUX_ADI4</span></div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="comment">// DIS                      System CPU has not requested clock for AUX_ADI4</span></div><div class="line"><a name="l00114"></a><span class="lineno"><a class="line" href="hw__aux__wuc_8h.html#a067fc9055b244885ee0851ce92424140">  114</a></span>&#160;<span class="preprocessor">#define AUX_WUC_MODCLKEN0_AUX_ADI4                                  0x00000080</span></div><div class="line"><a name="l00115"></a><span class="lineno"><a class="line" href="hw__aux__wuc_8h.html#a0d5d9f10c7badc66a95289a26446f2e1">  115</a></span>&#160;<span class="preprocessor">#define AUX_WUC_MODCLKEN0_AUX_ADI4_BITN                                      7</span></div><div class="line"><a name="l00116"></a><span class="lineno"><a class="line" href="hw__aux__wuc_8h.html#a662606d791c0ee636dff20bd0f773aed">  116</a></span>&#160;<span class="preprocessor">#define AUX_WUC_MODCLKEN0_AUX_ADI4_M                                0x00000080</span></div><div class="line"><a name="l00117"></a><span class="lineno"><a class="line" href="hw__aux__wuc_8h.html#a000bf2ed95c0bbd61e13bddc728d3102">  117</a></span>&#160;<span class="preprocessor">#define AUX_WUC_MODCLKEN0_AUX_ADI4_S                                         7</span></div><div class="line"><a name="l00118"></a><span class="lineno"><a class="line" href="hw__aux__wuc_8h.html#a5a246674f633964db1e2493598faa961">  118</a></span>&#160;<span class="preprocessor">#define AUX_WUC_MODCLKEN0_AUX_ADI4_EN                               0x00000080</span></div><div class="line"><a name="l00119"></a><span class="lineno"><a class="line" href="hw__aux__wuc_8h.html#af966d7b7192119be0a72516ec4ecf08b">  119</a></span>&#160;<span class="preprocessor">#define AUX_WUC_MODCLKEN0_AUX_ADI4_DIS                              0x00000000</span></div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;</div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="comment">// Field:     [6] AUX_DDI0_OSC</span></div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="comment">// Enables (1) or disables (0) clock for AUX_DDI0_OSC.</span></div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="comment">// ENUMs:</span></div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;<span class="comment">// EN                       System CPU has requested clock for AUX_DDI0_OSC</span></div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;<span class="comment">// DIS                      System CPU has not requested clock for</span></div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="comment">//                          AUX_DDI0_OSC</span></div><div class="line"><a name="l00128"></a><span class="lineno"><a class="line" href="hw__aux__wuc_8h.html#a0f1ee11b2eadd77f63b19f72d8c1b7b2">  128</a></span>&#160;<span class="preprocessor">#define AUX_WUC_MODCLKEN0_AUX_DDI0_OSC                              0x00000040</span></div><div class="line"><a name="l00129"></a><span class="lineno"><a class="line" href="hw__aux__wuc_8h.html#a3060cf81fe1ac94692e5b347575adc2f">  129</a></span>&#160;<span class="preprocessor">#define AUX_WUC_MODCLKEN0_AUX_DDI0_OSC_BITN                                  6</span></div><div class="line"><a name="l00130"></a><span class="lineno"><a class="line" href="hw__aux__wuc_8h.html#aab726c8e1799e8722af5d1c05adf6ca3">  130</a></span>&#160;<span class="preprocessor">#define AUX_WUC_MODCLKEN0_AUX_DDI0_OSC_M                            0x00000040</span></div><div class="line"><a name="l00131"></a><span class="lineno"><a class="line" href="hw__aux__wuc_8h.html#a51db389e805500112b7e661a11a82afb">  131</a></span>&#160;<span class="preprocessor">#define AUX_WUC_MODCLKEN0_AUX_DDI0_OSC_S                                     6</span></div><div class="line"><a name="l00132"></a><span class="lineno"><a class="line" href="hw__aux__wuc_8h.html#a510b72560ff4ce9828fd8e931f7ffab5">  132</a></span>&#160;<span class="preprocessor">#define AUX_WUC_MODCLKEN0_AUX_DDI0_OSC_EN                           0x00000040</span></div><div class="line"><a name="l00133"></a><span class="lineno"><a class="line" href="hw__aux__wuc_8h.html#a24b2af85775f8e4d4ab070641e9130ad">  133</a></span>&#160;<span class="preprocessor">#define AUX_WUC_MODCLKEN0_AUX_DDI0_OSC_DIS                          0x00000000</span></div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;</div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="comment">// Field:     [5] TDC</span></div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;<span class="comment">// Enables (1) or disables (0) clock for AUX_TDCIF.</span></div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<span class="comment">// Note that the TDC counter and reference clock sources must be requested</span></div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<span class="comment">// separately using TDCCLKCTL and REFCLKCTL, respectively.</span></div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<span class="comment">// ENUMs:</span></div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="comment">// EN                       System CPU has requested clock for TDC</span></div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;<span class="comment">// DIS                      System CPU has not requested clock for TDC</span></div><div class="line"><a name="l00144"></a><span class="lineno"><a class="line" href="hw__aux__wuc_8h.html#ab3b21a52e931d2908fd077ce5a59db8d">  144</a></span>&#160;<span class="preprocessor">#define AUX_WUC_MODCLKEN0_TDC                                       0x00000020</span></div><div class="line"><a name="l00145"></a><span class="lineno"><a class="line" href="hw__aux__wuc_8h.html#ae5c210fd478ba527a18bad98de5d53bf">  145</a></span>&#160;<span class="preprocessor">#define AUX_WUC_MODCLKEN0_TDC_BITN                                           5</span></div><div class="line"><a name="l00146"></a><span class="lineno"><a class="line" href="hw__aux__wuc_8h.html#a47dc927882425f2a4cde2fe813dee97a">  146</a></span>&#160;<span class="preprocessor">#define AUX_WUC_MODCLKEN0_TDC_M                                     0x00000020</span></div><div class="line"><a name="l00147"></a><span class="lineno"><a class="line" href="hw__aux__wuc_8h.html#a4651db052e86091d7b643f100e00d464">  147</a></span>&#160;<span class="preprocessor">#define AUX_WUC_MODCLKEN0_TDC_S                                              5</span></div><div class="line"><a name="l00148"></a><span class="lineno"><a class="line" href="hw__aux__wuc_8h.html#a8938adef9405d7468696c18f0ccfa812">  148</a></span>&#160;<span class="preprocessor">#define AUX_WUC_MODCLKEN0_TDC_EN                                    0x00000020</span></div><div class="line"><a name="l00149"></a><span class="lineno"><a class="line" href="hw__aux__wuc_8h.html#a7f4ceb2384fc0fc64a665ffcf08e218c">  149</a></span>&#160;<span class="preprocessor">#define AUX_WUC_MODCLKEN0_TDC_DIS                                   0x00000000</span></div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;</div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;<span class="comment">// Field:     [4] ANAIF</span></div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="comment">// Enables (1) or disables (0) clock for AUX_ANAIF.</span></div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;<span class="comment">// Note that the ADC internal clock must be requested separately using</span></div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;<span class="comment">// ADCCLKCTL.</span></div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;<span class="comment">// ENUMs:</span></div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;<span class="comment">// EN                       System CPU has requested clock for ANAIF</span></div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;<span class="comment">// DIS                      System CPU has not requested clock for ANAIF</span></div><div class="line"><a name="l00160"></a><span class="lineno"><a class="line" href="hw__aux__wuc_8h.html#a250d1219cb17e165b606a77e4b1d75e8">  160</a></span>&#160;<span class="preprocessor">#define AUX_WUC_MODCLKEN0_ANAIF                                     0x00000010</span></div><div class="line"><a name="l00161"></a><span class="lineno"><a class="line" href="hw__aux__wuc_8h.html#af9f439f9f84e4c09dbc1522f9714da0e">  161</a></span>&#160;<span class="preprocessor">#define AUX_WUC_MODCLKEN0_ANAIF_BITN                                         4</span></div><div class="line"><a name="l00162"></a><span class="lineno"><a class="line" href="hw__aux__wuc_8h.html#ae0a60f748d99469fda2160cea49f9ab1">  162</a></span>&#160;<span class="preprocessor">#define AUX_WUC_MODCLKEN0_ANAIF_M                                   0x00000010</span></div><div class="line"><a name="l00163"></a><span class="lineno"><a class="line" href="hw__aux__wuc_8h.html#ac2d8e9f7e9f0691cecf26f716491f5b5">  163</a></span>&#160;<span class="preprocessor">#define AUX_WUC_MODCLKEN0_ANAIF_S                                            4</span></div><div class="line"><a name="l00164"></a><span class="lineno"><a class="line" href="hw__aux__wuc_8h.html#a3d972131835631ecce812709023ec568">  164</a></span>&#160;<span class="preprocessor">#define AUX_WUC_MODCLKEN0_ANAIF_EN                                  0x00000010</span></div><div class="line"><a name="l00165"></a><span class="lineno"><a class="line" href="hw__aux__wuc_8h.html#aa2e54d429d250f42d542c35622cd365d">  165</a></span>&#160;<span class="preprocessor">#define AUX_WUC_MODCLKEN0_ANAIF_DIS                                 0x00000000</span></div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;</div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;<span class="comment">// Field:     [3] TIMER</span></div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;<span class="comment">// Enables (1) or disables (0) clock for AUX_TIMER.</span></div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;<span class="comment">// ENUMs:</span></div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;<span class="comment">// EN                       System CPU has requested clock for TIMER</span></div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;<span class="comment">// DIS                      System CPU has not requested clock for TIMER</span></div><div class="line"><a name="l00173"></a><span class="lineno"><a class="line" href="hw__aux__wuc_8h.html#a74b3f95174f6996093ee652b6a3c9df4">  173</a></span>&#160;<span class="preprocessor">#define AUX_WUC_MODCLKEN0_TIMER                                     0x00000008</span></div><div class="line"><a name="l00174"></a><span class="lineno"><a class="line" href="hw__aux__wuc_8h.html#abfd22ccaae74b98661a07133d77f2c18">  174</a></span>&#160;<span class="preprocessor">#define AUX_WUC_MODCLKEN0_TIMER_BITN                                         3</span></div><div class="line"><a name="l00175"></a><span class="lineno"><a class="line" href="hw__aux__wuc_8h.html#a62db0b45c959b21fcfee29c52ec3650f">  175</a></span>&#160;<span class="preprocessor">#define AUX_WUC_MODCLKEN0_TIMER_M                                   0x00000008</span></div><div class="line"><a name="l00176"></a><span class="lineno"><a class="line" href="hw__aux__wuc_8h.html#a0caf26b0423df45dfb36b2c64c8e9809">  176</a></span>&#160;<span class="preprocessor">#define AUX_WUC_MODCLKEN0_TIMER_S                                            3</span></div><div class="line"><a name="l00177"></a><span class="lineno"><a class="line" href="hw__aux__wuc_8h.html#ae8251b5ff76818e21b86891cbea0d9d4">  177</a></span>&#160;<span class="preprocessor">#define AUX_WUC_MODCLKEN0_TIMER_EN                                  0x00000008</span></div><div class="line"><a name="l00178"></a><span class="lineno"><a class="line" href="hw__aux__wuc_8h.html#a2f0edeb20eb7a54290ad54d6b34e7e7a">  178</a></span>&#160;<span class="preprocessor">#define AUX_WUC_MODCLKEN0_TIMER_DIS                                 0x00000000</span></div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;</div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;<span class="comment">// Field:     [2] AIODIO1</span></div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;<span class="comment">// Enables (1) or disables (0) clock for AUX_AIODIO1.</span></div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;<span class="comment">// ENUMs:</span></div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;<span class="comment">// EN                       System CPU has requested clock for AIODIO1</span></div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;<span class="comment">// DIS                      System CPU has not requested clock for AIODIO1</span></div><div class="line"><a name="l00186"></a><span class="lineno"><a class="line" href="hw__aux__wuc_8h.html#adfc0175d08c7cf80df03979567f06a12">  186</a></span>&#160;<span class="preprocessor">#define AUX_WUC_MODCLKEN0_AIODIO1                                   0x00000004</span></div><div class="line"><a name="l00187"></a><span class="lineno"><a class="line" href="hw__aux__wuc_8h.html#a1f5b06c6323f58288d6d04625fe0aef0">  187</a></span>&#160;<span class="preprocessor">#define AUX_WUC_MODCLKEN0_AIODIO1_BITN                                       2</span></div><div class="line"><a name="l00188"></a><span class="lineno"><a class="line" href="hw__aux__wuc_8h.html#ad5eb305ca86ede726f5676da42555595">  188</a></span>&#160;<span class="preprocessor">#define AUX_WUC_MODCLKEN0_AIODIO1_M                                 0x00000004</span></div><div class="line"><a name="l00189"></a><span class="lineno"><a class="line" href="hw__aux__wuc_8h.html#a51a40a78f90e072909cb3c576d2deaf6">  189</a></span>&#160;<span class="preprocessor">#define AUX_WUC_MODCLKEN0_AIODIO1_S                                          2</span></div><div class="line"><a name="l00190"></a><span class="lineno"><a class="line" href="hw__aux__wuc_8h.html#ae15e7e93dafc26ca7c5fa0fc6b4cfb7c">  190</a></span>&#160;<span class="preprocessor">#define AUX_WUC_MODCLKEN0_AIODIO1_EN                                0x00000004</span></div><div class="line"><a name="l00191"></a><span class="lineno"><a class="line" href="hw__aux__wuc_8h.html#a2dc8420c3c3a80cea52168ffc856c937">  191</a></span>&#160;<span class="preprocessor">#define AUX_WUC_MODCLKEN0_AIODIO1_DIS                               0x00000000</span></div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;</div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;<span class="comment">// Field:     [1] AIODIO0</span></div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;<span class="comment">// Enables (1) or disables (0) clock for AUX_AIODIO0.</span></div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;<span class="comment">// ENUMs:</span></div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;<span class="comment">// EN                       System CPU has requested clock for AIODIO0</span></div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;<span class="comment">// DIS                      System CPU has not requested clock for AIODIO0</span></div><div class="line"><a name="l00199"></a><span class="lineno"><a class="line" href="hw__aux__wuc_8h.html#a16348de8ce266979cff13b042f708d31">  199</a></span>&#160;<span class="preprocessor">#define AUX_WUC_MODCLKEN0_AIODIO0                                   0x00000002</span></div><div class="line"><a name="l00200"></a><span class="lineno"><a class="line" href="hw__aux__wuc_8h.html#a15be1ba6f8b353d926c3819e72edddb6">  200</a></span>&#160;<span class="preprocessor">#define AUX_WUC_MODCLKEN0_AIODIO0_BITN                                       1</span></div><div class="line"><a name="l00201"></a><span class="lineno"><a class="line" href="hw__aux__wuc_8h.html#af258386e027286dabcafcacc22aa2241">  201</a></span>&#160;<span class="preprocessor">#define AUX_WUC_MODCLKEN0_AIODIO0_M                                 0x00000002</span></div><div class="line"><a name="l00202"></a><span class="lineno"><a class="line" href="hw__aux__wuc_8h.html#ad4fc4770431257f50291eb23aa587da5">  202</a></span>&#160;<span class="preprocessor">#define AUX_WUC_MODCLKEN0_AIODIO0_S                                          1</span></div><div class="line"><a name="l00203"></a><span class="lineno"><a class="line" href="hw__aux__wuc_8h.html#a2a3a8e2e74c83bedcffe84a696e52ef6">  203</a></span>&#160;<span class="preprocessor">#define AUX_WUC_MODCLKEN0_AIODIO0_EN                                0x00000002</span></div><div class="line"><a name="l00204"></a><span class="lineno"><a class="line" href="hw__aux__wuc_8h.html#a480097af29d4992f1b270574e0a8621d">  204</a></span>&#160;<span class="preprocessor">#define AUX_WUC_MODCLKEN0_AIODIO0_DIS                               0x00000000</span></div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;</div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;<span class="comment">// Field:     [0] SMPH</span></div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;<span class="comment">// Enables (1) or disables (0) clock for AUX_SMPH.</span></div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;<span class="comment">// ENUMs:</span></div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;<span class="comment">// EN                       System CPU has requested clock for SMPH</span></div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;<span class="comment">// DIS                      System CPU has not requested clock for SMPH</span></div><div class="line"><a name="l00212"></a><span class="lineno"><a class="line" href="hw__aux__wuc_8h.html#a8db2e377450c5990e6f1ac7c2c058195">  212</a></span>&#160;<span class="preprocessor">#define AUX_WUC_MODCLKEN0_SMPH                                      0x00000001</span></div><div class="line"><a name="l00213"></a><span class="lineno"><a class="line" href="hw__aux__wuc_8h.html#a7e12a80b9fb05e7daaf384905e2f2556">  213</a></span>&#160;<span class="preprocessor">#define AUX_WUC_MODCLKEN0_SMPH_BITN                                          0</span></div><div class="line"><a name="l00214"></a><span class="lineno"><a class="line" href="hw__aux__wuc_8h.html#a89d1994289f9722818658e73a2498c87">  214</a></span>&#160;<span class="preprocessor">#define AUX_WUC_MODCLKEN0_SMPH_M                                    0x00000001</span></div><div class="line"><a name="l00215"></a><span class="lineno"><a class="line" href="hw__aux__wuc_8h.html#ae30174630ca2894c5e223935498a053e">  215</a></span>&#160;<span class="preprocessor">#define AUX_WUC_MODCLKEN0_SMPH_S                                             0</span></div><div class="line"><a name="l00216"></a><span class="lineno"><a class="line" href="hw__aux__wuc_8h.html#aa96d27022ea43f9a760865cc2a7d42c7">  216</a></span>&#160;<span class="preprocessor">#define AUX_WUC_MODCLKEN0_SMPH_EN                                   0x00000001</span></div><div class="line"><a name="l00217"></a><span class="lineno"><a class="line" href="hw__aux__wuc_8h.html#a8ee77402455cf921f99f7ecbd05a39f4">  217</a></span>&#160;<span class="preprocessor">#define AUX_WUC_MODCLKEN0_SMPH_DIS                                  0x00000000</span></div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;</div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;<span class="comment">// Register: AUX_WUC_O_PWROFFREQ</span></div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;<span class="comment">// Field:     [0] REQ</span></div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;<span class="comment">// Power off request</span></div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;<span class="comment">// 0: No action</span></div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;<span class="comment">// 1: Request to power down AUX. Once set, this bit shall not be cleared. The</span></div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;<span class="comment">// bit will be reset again when AUX is powered up again.</span></div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;<span class="comment">// The request will only happen if AONCTLSTAT.AUX_FORCE_ON = 0 and</span></div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;<span class="comment">// MCUBUSSTAT.DISCONNECTED=1.</span></div><div class="line"><a name="l00234"></a><span class="lineno"><a class="line" href="hw__aux__wuc_8h.html#a7eaac05f70460f815d778629aeb48d78">  234</a></span>&#160;<span class="preprocessor">#define AUX_WUC_PWROFFREQ_REQ                                       0x00000001</span></div><div class="line"><a name="l00235"></a><span class="lineno"><a class="line" href="hw__aux__wuc_8h.html#a645a206321b497c4b9937b5b015d516c">  235</a></span>&#160;<span class="preprocessor">#define AUX_WUC_PWROFFREQ_REQ_BITN                                           0</span></div><div class="line"><a name="l00236"></a><span class="lineno"><a class="line" href="hw__aux__wuc_8h.html#ad9f9d88e7e99f1d990f9ee722648b8d5">  236</a></span>&#160;<span class="preprocessor">#define AUX_WUC_PWROFFREQ_REQ_M                                     0x00000001</span></div><div class="line"><a name="l00237"></a><span class="lineno"><a class="line" href="hw__aux__wuc_8h.html#a21a35fbadab5b4c30fc8ea90775d0e00">  237</a></span>&#160;<span class="preprocessor">#define AUX_WUC_PWROFFREQ_REQ_S                                              0</span></div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;</div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;<span class="comment">// Register: AUX_WUC_O_PWRDWNREQ</span></div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;<span class="comment">// Field:     [0] REQ</span></div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;<span class="comment">// Power down request</span></div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;<span class="comment">// 0: Request for system to be in active mode</span></div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;<span class="comment">// 1: Request for system to be in power down mode</span></div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;<span class="comment">// When REQ is 1 one shall assume that the system is in power down, and that</span></div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;<span class="comment">// current supply is limited. When setting REQ = 0, one shall assume that the</span></div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;<span class="comment">// system is in power down until  PWRDWNACK.ACK = 0</span></div><div class="line"><a name="l00254"></a><span class="lineno"><a class="line" href="hw__aux__wuc_8h.html#a7df880a13441f3606ec03bee3cbc776a">  254</a></span>&#160;<span class="preprocessor">#define AUX_WUC_PWRDWNREQ_REQ                                       0x00000001</span></div><div class="line"><a name="l00255"></a><span class="lineno"><a class="line" href="hw__aux__wuc_8h.html#a67738bac557f262c0376a4ece59f669a">  255</a></span>&#160;<span class="preprocessor">#define AUX_WUC_PWRDWNREQ_REQ_BITN                                           0</span></div><div class="line"><a name="l00256"></a><span class="lineno"><a class="line" href="hw__aux__wuc_8h.html#ae52f1492ffa1729ac30c385e85d1d545">  256</a></span>&#160;<span class="preprocessor">#define AUX_WUC_PWRDWNREQ_REQ_M                                     0x00000001</span></div><div class="line"><a name="l00257"></a><span class="lineno"><a class="line" href="hw__aux__wuc_8h.html#a51143c9d996a5604cc2dffb8b9c4ba4e">  257</a></span>&#160;<span class="preprocessor">#define AUX_WUC_PWRDWNREQ_REQ_S                                              0</span></div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;</div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;<span class="comment">// Register: AUX_WUC_O_PWRDWNACK</span></div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;<span class="comment">// Field:     [0] ACK</span></div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;<span class="comment">// Power down acknowledgment. Indicates whether the power down request given by</span></div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;<span class="comment">// PWRDWNREQ.REQ is captured by the AON domain or not</span></div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;<span class="comment">// 0: AUX can assume that the system is in active mode</span></div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;<span class="comment">// 1: The request for power down is acknowledged and the AUX must act like the</span></div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;<span class="comment">// system is in power down mode and power supply is limited</span></div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;<span class="comment">// The system CPU cannot use this bit since the bus bridge between MCU domain</span></div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;<span class="comment">// and AUX domain is always disconnected when this bit is set. For AUX_SCE use</span></div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;<span class="comment">// only</span></div><div class="line"><a name="l00276"></a><span class="lineno"><a class="line" href="hw__aux__wuc_8h.html#ab84b032a5458c0f3ab6c9198a2259c72">  276</a></span>&#160;<span class="preprocessor">#define AUX_WUC_PWRDWNACK_ACK                                       0x00000001</span></div><div class="line"><a name="l00277"></a><span class="lineno"><a class="line" href="hw__aux__wuc_8h.html#ace7833142fb2ea9dc66c5f9fcb5a7214">  277</a></span>&#160;<span class="preprocessor">#define AUX_WUC_PWRDWNACK_ACK_BITN                                           0</span></div><div class="line"><a name="l00278"></a><span class="lineno"><a class="line" href="hw__aux__wuc_8h.html#ad3c548e3b65e87d2d149e4e776b6b770">  278</a></span>&#160;<span class="preprocessor">#define AUX_WUC_PWRDWNACK_ACK_M                                     0x00000001</span></div><div class="line"><a name="l00279"></a><span class="lineno"><a class="line" href="hw__aux__wuc_8h.html#a63481af6b0291f52c424cb06abb7fdd3">  279</a></span>&#160;<span class="preprocessor">#define AUX_WUC_PWRDWNACK_ACK_S                                              0</span></div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;</div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;<span class="comment">// Register: AUX_WUC_O_CLKLFREQ</span></div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;<span class="comment">// Field:     [0] REQ</span></div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;<span class="comment">// Low frequency request</span></div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;<span class="comment">// 0: Request clock frequency to be controlled by AON_WUC:AUXCLK and the system</span></div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;<span class="comment">// state</span></div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;<span class="comment">// 1: Request low frequency clock SCLK_LF as the clock source for AUX</span></div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;<span class="comment">// This bit must not be modified unless CLKLFACK.ACK matches the current value</span></div><div class="line"><a name="l00295"></a><span class="lineno"><a class="line" href="hw__aux__wuc_8h.html#a9c7d0799bd90cdc51d873b551dfebe2f">  295</a></span>&#160;<span class="preprocessor">#define AUX_WUC_CLKLFREQ_REQ                                        0x00000001</span></div><div class="line"><a name="l00296"></a><span class="lineno"><a class="line" href="hw__aux__wuc_8h.html#a5ea4ec55b5533277315c8339426c4373">  296</a></span>&#160;<span class="preprocessor">#define AUX_WUC_CLKLFREQ_REQ_BITN                                            0</span></div><div class="line"><a name="l00297"></a><span class="lineno"><a class="line" href="hw__aux__wuc_8h.html#a1df6819019ed57ff5c0fd6e51112ff4b">  297</a></span>&#160;<span class="preprocessor">#define AUX_WUC_CLKLFREQ_REQ_M                                      0x00000001</span></div><div class="line"><a name="l00298"></a><span class="lineno"><a class="line" href="hw__aux__wuc_8h.html#accffd392977809aa292fd9cc4f6dcb1d">  298</a></span>&#160;<span class="preprocessor">#define AUX_WUC_CLKLFREQ_REQ_S                                               0</span></div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;</div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;<span class="comment">// Register: AUX_WUC_O_CLKLFACK</span></div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;<span class="comment">// Field:     [0] ACK</span></div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;<span class="comment">// Acknowledgment of CLKLFREQ.REQ</span></div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;<span class="comment">// 0: Acknowledgement that clock frequency is controlled by AON_WUC:AUXCLK and</span></div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;<span class="comment">// the system state</span></div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;<span class="comment">// 1: Acknowledgement that the low frequency clock SCLK_LF is the clock source</span></div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;<span class="comment">// for AUX</span></div><div class="line"><a name="l00313"></a><span class="lineno"><a class="line" href="hw__aux__wuc_8h.html#acb32f5c39588d4b706383f14e7fdffd7">  313</a></span>&#160;<span class="preprocessor">#define AUX_WUC_CLKLFACK_ACK                                        0x00000001</span></div><div class="line"><a name="l00314"></a><span class="lineno"><a class="line" href="hw__aux__wuc_8h.html#a7fb6714e02aaadc0e04dcf181c251dab">  314</a></span>&#160;<span class="preprocessor">#define AUX_WUC_CLKLFACK_ACK_BITN                                            0</span></div><div class="line"><a name="l00315"></a><span class="lineno"><a class="line" href="hw__aux__wuc_8h.html#a2651472c508f5ffc179cc67b15449bf1">  315</a></span>&#160;<span class="preprocessor">#define AUX_WUC_CLKLFACK_ACK_M                                      0x00000001</span></div><div class="line"><a name="l00316"></a><span class="lineno"><a class="line" href="hw__aux__wuc_8h.html#a6de190b0fa5b69d14d0cc016181cab74">  316</a></span>&#160;<span class="preprocessor">#define AUX_WUC_CLKLFACK_ACK_S                                               0</span></div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;</div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;<span class="comment">// Register: AUX_WUC_O_WUEVFLAGS</span></div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;<span class="comment">// Field:     [2] AON_RTC_CH2</span></div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;<span class="comment">// Indicates pending event from AON_RTC_CH2 compare. Note that this flag will</span></div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;<span class="comment">// be set whenever the AON_RTC_CH2 event happens, but that does not mean that</span></div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;<span class="comment">// this event is a wake-up event. To make the AON_RTC_CH2 a wake-up event for</span></div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;<span class="comment">// the AUX domain configure it as a wake-up event in AON_EVENT:AUXWUSEL.WU0_EV,</span></div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;<span class="comment">// AON_EVENT:AUXWUSEL.WU1_EV or AON_EVENT:AUXWUSEL.WU2_EV.</span></div><div class="line"><a name="l00330"></a><span class="lineno"><a class="line" href="hw__aux__wuc_8h.html#a0ca76eb28262822874b8a66a446037cd">  330</a></span>&#160;<span class="preprocessor">#define AUX_WUC_WUEVFLAGS_AON_RTC_CH2                               0x00000004</span></div><div class="line"><a name="l00331"></a><span class="lineno"><a class="line" href="hw__aux__wuc_8h.html#ac5f3c237510fe171c2f29c670ce5fb23">  331</a></span>&#160;<span class="preprocessor">#define AUX_WUC_WUEVFLAGS_AON_RTC_CH2_BITN                                   2</span></div><div class="line"><a name="l00332"></a><span class="lineno"><a class="line" href="hw__aux__wuc_8h.html#a1c6c9081373eb0d621669488fec60afc">  332</a></span>&#160;<span class="preprocessor">#define AUX_WUC_WUEVFLAGS_AON_RTC_CH2_M                             0x00000004</span></div><div class="line"><a name="l00333"></a><span class="lineno"><a class="line" href="hw__aux__wuc_8h.html#aad7ab261cc5dd75bc30d2f01c32ef073">  333</a></span>&#160;<span class="preprocessor">#define AUX_WUC_WUEVFLAGS_AON_RTC_CH2_S                                      2</span></div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;</div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;<span class="comment">// Field:     [1] AON_SW</span></div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;<span class="comment">// Indicates pending event triggered by system CPU writing a 1 to</span></div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;<span class="comment">// AON_WUC:AUXCTL.SWEV.</span></div><div class="line"><a name="l00339"></a><span class="lineno"><a class="line" href="hw__aux__wuc_8h.html#aa4b8270bd6196ab3baeaef0c37866543">  339</a></span>&#160;<span class="preprocessor">#define AUX_WUC_WUEVFLAGS_AON_SW                                    0x00000002</span></div><div class="line"><a name="l00340"></a><span class="lineno"><a class="line" href="hw__aux__wuc_8h.html#ac934de23345c01b4a4b8abc52628b697">  340</a></span>&#160;<span class="preprocessor">#define AUX_WUC_WUEVFLAGS_AON_SW_BITN                                        1</span></div><div class="line"><a name="l00341"></a><span class="lineno"><a class="line" href="hw__aux__wuc_8h.html#a5f25136916c471317d33e7a41af2a5c9">  341</a></span>&#160;<span class="preprocessor">#define AUX_WUC_WUEVFLAGS_AON_SW_M                                  0x00000002</span></div><div class="line"><a name="l00342"></a><span class="lineno"><a class="line" href="hw__aux__wuc_8h.html#ad56fc0dfa6090538d7286255197bf280">  342</a></span>&#160;<span class="preprocessor">#define AUX_WUC_WUEVFLAGS_AON_SW_S                                           1</span></div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;</div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;<span class="comment">// Field:     [0] AON_PROG_WU</span></div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;<span class="comment">// Indicates pending event triggered by the sources selected in</span></div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;<span class="comment">// AON_EVENT:AUXWUSEL.WU0_EV, AON_EVENT:AUXWUSEL.WU1_EV and</span></div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;<span class="comment">// AON_EVENT:AUXWUSEL.WU2_EV.</span></div><div class="line"><a name="l00349"></a><span class="lineno"><a class="line" href="hw__aux__wuc_8h.html#a6549cfa7405cba51a9269d6cd54d1ef5">  349</a></span>&#160;<span class="preprocessor">#define AUX_WUC_WUEVFLAGS_AON_PROG_WU                               0x00000001</span></div><div class="line"><a name="l00350"></a><span class="lineno"><a class="line" href="hw__aux__wuc_8h.html#a563c5ecc4bd7b109689cba5f1495f794">  350</a></span>&#160;<span class="preprocessor">#define AUX_WUC_WUEVFLAGS_AON_PROG_WU_BITN                                   0</span></div><div class="line"><a name="l00351"></a><span class="lineno"><a class="line" href="hw__aux__wuc_8h.html#ae8ad6463e0cff2c7a05011c6721f84e2">  351</a></span>&#160;<span class="preprocessor">#define AUX_WUC_WUEVFLAGS_AON_PROG_WU_M                             0x00000001</span></div><div class="line"><a name="l00352"></a><span class="lineno"><a class="line" href="hw__aux__wuc_8h.html#a473235a83830a6f44c5705f59fe57973">  352</a></span>&#160;<span class="preprocessor">#define AUX_WUC_WUEVFLAGS_AON_PROG_WU_S                                      0</span></div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;</div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;<span class="comment">// Register: AUX_WUC_O_WUEVCLR</span></div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;<span class="comment">// Field:     [2] AON_RTC_CH2</span></div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;<span class="comment">// Set to clear the WUEVFLAGS.AON_RTC_CH2 wake-up event. Note that if RTC</span></div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;<span class="comment">// channel 2 is also set as source for AON_PROG_WU this field can also clear</span></div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;<span class="comment">// WUEVFLAGS.AON_PROG_WU</span></div><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;<span class="comment">// This bit must remain set until WUEVFLAGS.AON_RTC_CH2 returns to 0.</span></div><div class="line"><a name="l00366"></a><span class="lineno"><a class="line" href="hw__aux__wuc_8h.html#aa4a1bca77cc953688dfa3a488527d30d">  366</a></span>&#160;<span class="preprocessor">#define AUX_WUC_WUEVCLR_AON_RTC_CH2                                 0x00000004</span></div><div class="line"><a name="l00367"></a><span class="lineno"><a class="line" href="hw__aux__wuc_8h.html#a9d944c53209820b0813851bf57ddfee7">  367</a></span>&#160;<span class="preprocessor">#define AUX_WUC_WUEVCLR_AON_RTC_CH2_BITN                                     2</span></div><div class="line"><a name="l00368"></a><span class="lineno"><a class="line" href="hw__aux__wuc_8h.html#ad87531d236b8321540778dc129ae2c55">  368</a></span>&#160;<span class="preprocessor">#define AUX_WUC_WUEVCLR_AON_RTC_CH2_M                               0x00000004</span></div><div class="line"><a name="l00369"></a><span class="lineno"><a class="line" href="hw__aux__wuc_8h.html#a67fdd596a84d5cd31182dd9590114603">  369</a></span>&#160;<span class="preprocessor">#define AUX_WUC_WUEVCLR_AON_RTC_CH2_S                                        2</span></div><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;</div><div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;<span class="comment">// Field:     [1] AON_SW</span></div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;<span class="comment">// Set to clear the WUEVFLAGS.AON_SW wake-up event.</span></div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;<span class="comment">// This bit must remain set until WUEVFLAGS.AON_SW returns to 0.</span></div><div class="line"><a name="l00376"></a><span class="lineno"><a class="line" href="hw__aux__wuc_8h.html#a93ab00ada6abe06d6c7169f7f6621267">  376</a></span>&#160;<span class="preprocessor">#define AUX_WUC_WUEVCLR_AON_SW                                      0x00000002</span></div><div class="line"><a name="l00377"></a><span class="lineno"><a class="line" href="hw__aux__wuc_8h.html#a18bb255940c433ea5faeda392615f60b">  377</a></span>&#160;<span class="preprocessor">#define AUX_WUC_WUEVCLR_AON_SW_BITN                                          1</span></div><div class="line"><a name="l00378"></a><span class="lineno"><a class="line" href="hw__aux__wuc_8h.html#abf1d4de278c87e5162ccc31b072ff9ec">  378</a></span>&#160;<span class="preprocessor">#define AUX_WUC_WUEVCLR_AON_SW_M                                    0x00000002</span></div><div class="line"><a name="l00379"></a><span class="lineno"><a class="line" href="hw__aux__wuc_8h.html#a805f0bfd0511e549dafb8631e0ca5d95">  379</a></span>&#160;<span class="preprocessor">#define AUX_WUC_WUEVCLR_AON_SW_S                                             1</span></div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;</div><div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;<span class="comment">// Field:     [0] AON_PROG_WU</span></div><div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;<span class="comment">// Set to clear the WUEVFLAGS.AON_PROG_WU wake-up event. Note only if an IO</span></div><div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;<span class="comment">// event is selected as wake-up event, is it possible to use this field to</span></div><div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;<span class="comment">// clear the source. Other sources cannot be cleared using this field.</span></div><div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;<span class="comment">// The IO pin needs to be assigned to AUX in the IOC and the input enable for</span></div><div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;<span class="comment">// the pin needs to be set in AIODIO0 or AIODIO1 for this clearing to take</span></div><div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;<span class="comment">// effect.</span></div><div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;<span class="comment">// This bit must remain set until WUEVFLAGS.AON_PROG_WU returns to 0.</span></div><div class="line"><a name="l00392"></a><span class="lineno"><a class="line" href="hw__aux__wuc_8h.html#a691c73d80f78a39e72e00160b4e51611">  392</a></span>&#160;<span class="preprocessor">#define AUX_WUC_WUEVCLR_AON_PROG_WU                                 0x00000001</span></div><div class="line"><a name="l00393"></a><span class="lineno"><a class="line" href="hw__aux__wuc_8h.html#aab759ca49349e1c01810434fa9850988">  393</a></span>&#160;<span class="preprocessor">#define AUX_WUC_WUEVCLR_AON_PROG_WU_BITN                                     0</span></div><div class="line"><a name="l00394"></a><span class="lineno"><a class="line" href="hw__aux__wuc_8h.html#afe7a18dbe4b6a56fe80b7272dc49fb51">  394</a></span>&#160;<span class="preprocessor">#define AUX_WUC_WUEVCLR_AON_PROG_WU_M                               0x00000001</span></div><div class="line"><a name="l00395"></a><span class="lineno"><a class="line" href="hw__aux__wuc_8h.html#a1521118c8d39338182580f179d4d5eea">  395</a></span>&#160;<span class="preprocessor">#define AUX_WUC_WUEVCLR_AON_PROG_WU_S                                        0</span></div><div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;</div><div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;<span class="comment">// Register: AUX_WUC_O_ADCCLKCTL</span></div><div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;<span class="comment">// Field:     [1] ACK</span></div><div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;<span class="comment">// Acknowledges the last value written to REQ.</span></div><div class="line"><a name="l00405"></a><span class="lineno"><a class="line" href="hw__aux__wuc_8h.html#aeac4421f298b3348943e85691757ccb1">  405</a></span>&#160;<span class="preprocessor">#define AUX_WUC_ADCCLKCTL_ACK                                       0x00000002</span></div><div class="line"><a name="l00406"></a><span class="lineno"><a class="line" href="hw__aux__wuc_8h.html#a44a63d7462859bdfb0624848a5160bb0">  406</a></span>&#160;<span class="preprocessor">#define AUX_WUC_ADCCLKCTL_ACK_BITN                                           1</span></div><div class="line"><a name="l00407"></a><span class="lineno"><a class="line" href="hw__aux__wuc_8h.html#a6094ce18bf3364f59229891a2e5c26ed">  407</a></span>&#160;<span class="preprocessor">#define AUX_WUC_ADCCLKCTL_ACK_M                                     0x00000002</span></div><div class="line"><a name="l00408"></a><span class="lineno"><a class="line" href="hw__aux__wuc_8h.html#a9284c631776caa8af78bb8be96223293">  408</a></span>&#160;<span class="preprocessor">#define AUX_WUC_ADCCLKCTL_ACK_S                                              1</span></div><div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;</div><div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;<span class="comment">// Field:     [0] REQ</span></div><div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;<span class="comment">// Enables(1) or disables (0) the ADC internal clock.</span></div><div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;<span class="comment">// This bit must not be modified unless ACK matches the current value.</span></div><div class="line"><a name="l00415"></a><span class="lineno"><a class="line" href="hw__aux__wuc_8h.html#ab49ef4708959142cead9a65cb81fc6df">  415</a></span>&#160;<span class="preprocessor">#define AUX_WUC_ADCCLKCTL_REQ                                       0x00000001</span></div><div class="line"><a name="l00416"></a><span class="lineno"><a class="line" href="hw__aux__wuc_8h.html#a0b12cfb2c40a0127f43ae8f4e3475ad7">  416</a></span>&#160;<span class="preprocessor">#define AUX_WUC_ADCCLKCTL_REQ_BITN                                           0</span></div><div class="line"><a name="l00417"></a><span class="lineno"><a class="line" href="hw__aux__wuc_8h.html#a14cc37fffc8b01c9a1ed13b46a3c60d4">  417</a></span>&#160;<span class="preprocessor">#define AUX_WUC_ADCCLKCTL_REQ_M                                     0x00000001</span></div><div class="line"><a name="l00418"></a><span class="lineno"><a class="line" href="hw__aux__wuc_8h.html#a33766f4904ed1cb40a3f7162d0793cba">  418</a></span>&#160;<span class="preprocessor">#define AUX_WUC_ADCCLKCTL_REQ_S                                              0</span></div><div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;</div><div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;<span class="comment">// Register: AUX_WUC_O_TDCCLKCTL</span></div><div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;<span class="comment">// Field:     [1] ACK</span></div><div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;<span class="comment">// Acknowledges the last value written to REQ.</span></div><div class="line"><a name="l00428"></a><span class="lineno"><a class="line" href="hw__aux__wuc_8h.html#a80b2699349d08e831a3ea496162a6c3c">  428</a></span>&#160;<span class="preprocessor">#define AUX_WUC_TDCCLKCTL_ACK                                       0x00000002</span></div><div class="line"><a name="l00429"></a><span class="lineno"><a class="line" href="hw__aux__wuc_8h.html#a3734412dae1c282d8154679e0dab85fd">  429</a></span>&#160;<span class="preprocessor">#define AUX_WUC_TDCCLKCTL_ACK_BITN                                           1</span></div><div class="line"><a name="l00430"></a><span class="lineno"><a class="line" href="hw__aux__wuc_8h.html#af1a077f0f97ba14b122fa728b9340e2e">  430</a></span>&#160;<span class="preprocessor">#define AUX_WUC_TDCCLKCTL_ACK_M                                     0x00000002</span></div><div class="line"><a name="l00431"></a><span class="lineno"><a class="line" href="hw__aux__wuc_8h.html#a68f04a86d546b55e19fd2b4814de3886">  431</a></span>&#160;<span class="preprocessor">#define AUX_WUC_TDCCLKCTL_ACK_S                                              1</span></div><div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;</div><div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;<span class="comment">// Field:     [0] REQ</span></div><div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;<span class="comment">// Enables(1) or disables (0) the TDC counter clock source.</span></div><div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;<span class="comment">// This bit must not be modified unless ACK matches the current value.</span></div><div class="line"><a name="l00438"></a><span class="lineno"><a class="line" href="hw__aux__wuc_8h.html#adeddace415bea659e166c219501c5ef7">  438</a></span>&#160;<span class="preprocessor">#define AUX_WUC_TDCCLKCTL_REQ                                       0x00000001</span></div><div class="line"><a name="l00439"></a><span class="lineno"><a class="line" href="hw__aux__wuc_8h.html#aaf7c16ce80bbfab92f2fee221d0cbfca">  439</a></span>&#160;<span class="preprocessor">#define AUX_WUC_TDCCLKCTL_REQ_BITN                                           0</span></div><div class="line"><a name="l00440"></a><span class="lineno"><a class="line" href="hw__aux__wuc_8h.html#a14e75a3796d4c84d0e13462c335a1479">  440</a></span>&#160;<span class="preprocessor">#define AUX_WUC_TDCCLKCTL_REQ_M                                     0x00000001</span></div><div class="line"><a name="l00441"></a><span class="lineno"><a class="line" href="hw__aux__wuc_8h.html#ac68f8e832770514a45b8b6b46de82d5c">  441</a></span>&#160;<span class="preprocessor">#define AUX_WUC_TDCCLKCTL_REQ_S                                              0</span></div><div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;</div><div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;<span class="comment">// Register: AUX_WUC_O_REFCLKCTL</span></div><div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;<span class="comment">// Field:     [1] ACK</span></div><div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;<span class="comment">// Acknowledges the last value written to REQ.</span></div><div class="line"><a name="l00451"></a><span class="lineno"><a class="line" href="hw__aux__wuc_8h.html#ac8c55887c25a767f0e8f03dfe1c22932">  451</a></span>&#160;<span class="preprocessor">#define AUX_WUC_REFCLKCTL_ACK                                       0x00000002</span></div><div class="line"><a name="l00452"></a><span class="lineno"><a class="line" href="hw__aux__wuc_8h.html#a661b1fe5a45a307054f6f0466fac418f">  452</a></span>&#160;<span class="preprocessor">#define AUX_WUC_REFCLKCTL_ACK_BITN                                           1</span></div><div class="line"><a name="l00453"></a><span class="lineno"><a class="line" href="hw__aux__wuc_8h.html#acef986fadb7ad732736efabcda854511">  453</a></span>&#160;<span class="preprocessor">#define AUX_WUC_REFCLKCTL_ACK_M                                     0x00000002</span></div><div class="line"><a name="l00454"></a><span class="lineno"><a class="line" href="hw__aux__wuc_8h.html#a4ed434c62bd042b9b2b231038b6955f8">  454</a></span>&#160;<span class="preprocessor">#define AUX_WUC_REFCLKCTL_ACK_S                                              1</span></div><div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;</div><div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;<span class="comment">// Field:     [0] REQ</span></div><div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;<span class="comment">// Enables(1) or disables (0) the TDC reference clock source.</span></div><div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;<span class="comment">// This bit must not be modified unless ACK matches the current value.</span></div><div class="line"><a name="l00461"></a><span class="lineno"><a class="line" href="hw__aux__wuc_8h.html#ad3a048ef5b4d360149253d56191726e4">  461</a></span>&#160;<span class="preprocessor">#define AUX_WUC_REFCLKCTL_REQ                                       0x00000001</span></div><div class="line"><a name="l00462"></a><span class="lineno"><a class="line" href="hw__aux__wuc_8h.html#a8d9d12bef4f8ae436d17304fdba2e642">  462</a></span>&#160;<span class="preprocessor">#define AUX_WUC_REFCLKCTL_REQ_BITN                                           0</span></div><div class="line"><a name="l00463"></a><span class="lineno"><a class="line" href="hw__aux__wuc_8h.html#aa141e038fdec590c5c6058b71a3d1b54">  463</a></span>&#160;<span class="preprocessor">#define AUX_WUC_REFCLKCTL_REQ_M                                     0x00000001</span></div><div class="line"><a name="l00464"></a><span class="lineno"><a class="line" href="hw__aux__wuc_8h.html#a80867d00ecedc61f77a11fc370cf36f2">  464</a></span>&#160;<span class="preprocessor">#define AUX_WUC_REFCLKCTL_REQ_S                                              0</span></div><div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;</div><div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;<span class="comment">// Register: AUX_WUC_O_RTCSUBSECINC0</span></div><div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;<span class="comment">// Field:  [15:0] INC15_0</span></div><div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;<span class="comment">// Bits 15:0 of the RTC sub-second increment value.</span></div><div class="line"><a name="l00474"></a><span class="lineno"><a class="line" href="hw__aux__wuc_8h.html#a87f86d7c1e68bce756ffb2805b1e8a9b">  474</a></span>&#160;<span class="preprocessor">#define AUX_WUC_RTCSUBSECINC0_INC15_0_W                                     16</span></div><div class="line"><a name="l00475"></a><span class="lineno"><a class="line" href="hw__aux__wuc_8h.html#a61c9307612c0689fbf394434545896ed">  475</a></span>&#160;<span class="preprocessor">#define AUX_WUC_RTCSUBSECINC0_INC15_0_M                             0x0000FFFF</span></div><div class="line"><a name="l00476"></a><span class="lineno"><a class="line" href="hw__aux__wuc_8h.html#a73b23543b414b19a2787664abbcf2b94">  476</a></span>&#160;<span class="preprocessor">#define AUX_WUC_RTCSUBSECINC0_INC15_0_S                                      0</span></div><div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;</div><div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;<span class="comment">// Register: AUX_WUC_O_RTCSUBSECINC1</span></div><div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;<span class="comment">// Field:   [7:0] INC23_16</span></div><div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;<span class="comment">// Bits 23:16 of the RTC sub-second increment value.</span></div><div class="line"><a name="l00486"></a><span class="lineno"><a class="line" href="hw__aux__wuc_8h.html#a1cc621b3897f4c1532a6bf3a75cf6ec2">  486</a></span>&#160;<span class="preprocessor">#define AUX_WUC_RTCSUBSECINC1_INC23_16_W                                     8</span></div><div class="line"><a name="l00487"></a><span class="lineno"><a class="line" href="hw__aux__wuc_8h.html#a41e36104a16d7554acb7bde691b60229">  487</a></span>&#160;<span class="preprocessor">#define AUX_WUC_RTCSUBSECINC1_INC23_16_M                            0x000000FF</span></div><div class="line"><a name="l00488"></a><span class="lineno"><a class="line" href="hw__aux__wuc_8h.html#accb29c3738b0e745f8b7aaf85567a8c7">  488</a></span>&#160;<span class="preprocessor">#define AUX_WUC_RTCSUBSECINC1_INC23_16_S                                     0</span></div><div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;</div><div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;<span class="comment">// Register: AUX_WUC_O_RTCSUBSECINCCTL</span></div><div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;<span class="comment">// Field:     [1] UPD_ACK</span></div><div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;<span class="comment">// Acknowledgment of the UPD_REQ.</span></div><div class="line"><a name="l00498"></a><span class="lineno"><a class="line" href="hw__aux__wuc_8h.html#afc31ff03bdbc0804953d8b6da6cb6077">  498</a></span>&#160;<span class="preprocessor">#define AUX_WUC_RTCSUBSECINCCTL_UPD_ACK                             0x00000002</span></div><div class="line"><a name="l00499"></a><span class="lineno"><a class="line" href="hw__aux__wuc_8h.html#afd93de79c1de868062c036d038ff602e">  499</a></span>&#160;<span class="preprocessor">#define AUX_WUC_RTCSUBSECINCCTL_UPD_ACK_BITN                                 1</span></div><div class="line"><a name="l00500"></a><span class="lineno"><a class="line" href="hw__aux__wuc_8h.html#a4324b6c13a749537c6d727a8dccb12cd">  500</a></span>&#160;<span class="preprocessor">#define AUX_WUC_RTCSUBSECINCCTL_UPD_ACK_M                           0x00000002</span></div><div class="line"><a name="l00501"></a><span class="lineno"><a class="line" href="hw__aux__wuc_8h.html#a0ecd96cb0c0a7866b2a8add34bd5de4f">  501</a></span>&#160;<span class="preprocessor">#define AUX_WUC_RTCSUBSECINCCTL_UPD_ACK_S                                    1</span></div><div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;</div><div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;<span class="comment">// Field:     [0] UPD_REQ</span></div><div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;<span class="comment">// Signal that a new real time counter sub second increment value is available</span></div><div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;<span class="comment">// 0: New sub second increment is not available</span></div><div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;<span class="comment">// 1: New sub second increment is available</span></div><div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;<span class="comment">// This bit must not be modified unless UPD_ACK matches the current value.</span></div><div class="line"><a name="l00511"></a><span class="lineno"><a class="line" href="hw__aux__wuc_8h.html#ab3acb38dd8c8c33735ae6ac64cec2a13">  511</a></span>&#160;<span class="preprocessor">#define AUX_WUC_RTCSUBSECINCCTL_UPD_REQ                             0x00000001</span></div><div class="line"><a name="l00512"></a><span class="lineno"><a class="line" href="hw__aux__wuc_8h.html#a3e02f7e5a1228eb177a0a5268da1dd5d">  512</a></span>&#160;<span class="preprocessor">#define AUX_WUC_RTCSUBSECINCCTL_UPD_REQ_BITN                                 0</span></div><div class="line"><a name="l00513"></a><span class="lineno"><a class="line" href="hw__aux__wuc_8h.html#a5b38dc1195b0a3b5ee93784417cb0ae4">  513</a></span>&#160;<span class="preprocessor">#define AUX_WUC_RTCSUBSECINCCTL_UPD_REQ_M                           0x00000001</span></div><div class="line"><a name="l00514"></a><span class="lineno"><a class="line" href="hw__aux__wuc_8h.html#a30a1bb28f21ad74b12d72f84b6d0f52e">  514</a></span>&#160;<span class="preprocessor">#define AUX_WUC_RTCSUBSECINCCTL_UPD_REQ_S                                    0</span></div><div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;</div><div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;<span class="comment">// Register: AUX_WUC_O_MCUBUSCTL</span></div><div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;<span class="comment">// Field:     [0] DISCONNECT_REQ</span></div><div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;<span class="comment">// Requests the AUX domain bus to be disconnected from the MCU domain bus. The</span></div><div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;<span class="comment">// request has no effect when AON_WUC:AUX_CTL.AUX_FORCE_ON is set.</span></div><div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;<span class="comment">// The disconnection status can be monitored through MCUBUSSTAT. Note however</span></div><div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;<span class="comment">// that this register cannot be read by the system CPU while disconnected.</span></div><div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;<span class="comment">// It is recommended that this bit is set and remains set after initial</span></div><div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;<span class="comment">// power-up, and that the system CPU uses AON_WUC:AUX_CTL.AUX_FORCE_ON to</span></div><div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;<span class="comment">// connect/disconnect the bus.</span></div><div class="line"><a name="l00532"></a><span class="lineno"><a class="line" href="hw__aux__wuc_8h.html#ac5748d6c9e9b4cbed851badaa2afcf0c">  532</a></span>&#160;<span class="preprocessor">#define AUX_WUC_MCUBUSCTL_DISCONNECT_REQ                            0x00000001</span></div><div class="line"><a name="l00533"></a><span class="lineno"><a class="line" href="hw__aux__wuc_8h.html#a6b454260f9429c9b90293b840a2992c1">  533</a></span>&#160;<span class="preprocessor">#define AUX_WUC_MCUBUSCTL_DISCONNECT_REQ_BITN                                0</span></div><div class="line"><a name="l00534"></a><span class="lineno"><a class="line" href="hw__aux__wuc_8h.html#a2649c7ea2dfe82bcfcedbc89e904967c">  534</a></span>&#160;<span class="preprocessor">#define AUX_WUC_MCUBUSCTL_DISCONNECT_REQ_M                          0x00000001</span></div><div class="line"><a name="l00535"></a><span class="lineno"><a class="line" href="hw__aux__wuc_8h.html#aaa27dc2eeb7b752bc1a247dafe90b8d0">  535</a></span>&#160;<span class="preprocessor">#define AUX_WUC_MCUBUSCTL_DISCONNECT_REQ_S                                   0</span></div><div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;</div><div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;<span class="comment">// Register: AUX_WUC_O_MCUBUSSTAT</span></div><div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;<span class="comment">// Field:     [1] DISCONNECTED</span></div><div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;<span class="comment">// Indicates whether the AUX domain and MCU domain buses are currently</span></div><div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;<span class="comment">// disconnected (1) or connected (0).</span></div><div class="line"><a name="l00546"></a><span class="lineno"><a class="line" href="hw__aux__wuc_8h.html#a72635d3129c364f984f339a7213e5254">  546</a></span>&#160;<span class="preprocessor">#define AUX_WUC_MCUBUSSTAT_DISCONNECTED                             0x00000002</span></div><div class="line"><a name="l00547"></a><span class="lineno"><a class="line" href="hw__aux__wuc_8h.html#a3cbfa3611ff4689602fd85cd4c6981d9">  547</a></span>&#160;<span class="preprocessor">#define AUX_WUC_MCUBUSSTAT_DISCONNECTED_BITN                                 1</span></div><div class="line"><a name="l00548"></a><span class="lineno"><a class="line" href="hw__aux__wuc_8h.html#a292105f6bafd4f3794f53d3b74bbd5f2">  548</a></span>&#160;<span class="preprocessor">#define AUX_WUC_MCUBUSSTAT_DISCONNECTED_M                           0x00000002</span></div><div class="line"><a name="l00549"></a><span class="lineno"><a class="line" href="hw__aux__wuc_8h.html#ae40eb197c98ff90ce65fabbdb1ee1d47">  549</a></span>&#160;<span class="preprocessor">#define AUX_WUC_MCUBUSSTAT_DISCONNECTED_S                                    1</span></div><div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;</div><div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;<span class="comment">// Field:     [0] DISCONNECT_ACK</span></div><div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;<span class="comment">// Acknowledges reception of the bus disconnection request, by matching the</span></div><div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;<span class="comment">// value of MCUBUSCTL.DISCONNECT_REQ.</span></div><div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;<span class="comment">// Note that if AON_WUC:AUXCTL.AUX_FORCE_ON = 1 a reconnect to the MCU domain</span></div><div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;<span class="comment">// bus will be made regardless of the state of MCUBUSCTL.DISCONNECT_REQ</span></div><div class="line"><a name="l00558"></a><span class="lineno"><a class="line" href="hw__aux__wuc_8h.html#af8cfb43649ef0f2ffdf4c146cd5b6229">  558</a></span>&#160;<span class="preprocessor">#define AUX_WUC_MCUBUSSTAT_DISCONNECT_ACK                           0x00000001</span></div><div class="line"><a name="l00559"></a><span class="lineno"><a class="line" href="hw__aux__wuc_8h.html#a30b18f7eac42715a38c14d77eb8dc821">  559</a></span>&#160;<span class="preprocessor">#define AUX_WUC_MCUBUSSTAT_DISCONNECT_ACK_BITN                               0</span></div><div class="line"><a name="l00560"></a><span class="lineno"><a class="line" href="hw__aux__wuc_8h.html#a6c1ec62379073123662fe8c14ce4b970">  560</a></span>&#160;<span class="preprocessor">#define AUX_WUC_MCUBUSSTAT_DISCONNECT_ACK_M                         0x00000001</span></div><div class="line"><a name="l00561"></a><span class="lineno"><a class="line" href="hw__aux__wuc_8h.html#a45d32ff5851e6bb255cbb7c23297d9dc">  561</a></span>&#160;<span class="preprocessor">#define AUX_WUC_MCUBUSSTAT_DISCONNECT_ACK_S                                  0</span></div><div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;</div><div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;<span class="comment">// Register: AUX_WUC_O_AONCTLSTAT</span></div><div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;<span class="comment">// Field:     [1] AUX_FORCE_ON</span></div><div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;<span class="comment">// Status of AON_WUC:AUX_CTL.AUX_FORCE_ON.</span></div><div class="line"><a name="l00571"></a><span class="lineno"><a class="line" href="hw__aux__wuc_8h.html#a8246c563e03d34ce4a86cbbf378602fa">  571</a></span>&#160;<span class="preprocessor">#define AUX_WUC_AONCTLSTAT_AUX_FORCE_ON                             0x00000002</span></div><div class="line"><a name="l00572"></a><span class="lineno"><a class="line" href="hw__aux__wuc_8h.html#a169898766fbbd88942c0999755dcd103">  572</a></span>&#160;<span class="preprocessor">#define AUX_WUC_AONCTLSTAT_AUX_FORCE_ON_BITN                                 1</span></div><div class="line"><a name="l00573"></a><span class="lineno"><a class="line" href="hw__aux__wuc_8h.html#abb4757386e8ddaee2457cc7fcec62687">  573</a></span>&#160;<span class="preprocessor">#define AUX_WUC_AONCTLSTAT_AUX_FORCE_ON_M                           0x00000002</span></div><div class="line"><a name="l00574"></a><span class="lineno"><a class="line" href="hw__aux__wuc_8h.html#a6ed8d9051fd5ee0e9df2cb777af23406">  574</a></span>&#160;<span class="preprocessor">#define AUX_WUC_AONCTLSTAT_AUX_FORCE_ON_S                                    1</span></div><div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;</div><div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;<span class="comment">// Field:     [0] SCE_RUN_EN</span></div><div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160;<span class="comment">// Status of AON_WUC:AUX_CTL.SCE_RUN_EN.</span></div><div class="line"><a name="l00579"></a><span class="lineno"><a class="line" href="hw__aux__wuc_8h.html#acb724fe08386b42197d86743943bf901">  579</a></span>&#160;<span class="preprocessor">#define AUX_WUC_AONCTLSTAT_SCE_RUN_EN                               0x00000001</span></div><div class="line"><a name="l00580"></a><span class="lineno"><a class="line" href="hw__aux__wuc_8h.html#a4a286339aab05212c2d6ad9acb6fee0f">  580</a></span>&#160;<span class="preprocessor">#define AUX_WUC_AONCTLSTAT_SCE_RUN_EN_BITN                                   0</span></div><div class="line"><a name="l00581"></a><span class="lineno"><a class="line" href="hw__aux__wuc_8h.html#a3d4bdac51d599b94617b3b36b0ece177">  581</a></span>&#160;<span class="preprocessor">#define AUX_WUC_AONCTLSTAT_SCE_RUN_EN_M                             0x00000001</span></div><div class="line"><a name="l00582"></a><span class="lineno"><a class="line" href="hw__aux__wuc_8h.html#affa4c28e50dcb9729e0e5f9637430907">  582</a></span>&#160;<span class="preprocessor">#define AUX_WUC_AONCTLSTAT_SCE_RUN_EN_S                                      0</span></div><div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160;</div><div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;<span class="comment">// Register: AUX_WUC_O_AUXIOLATCH</span></div><div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;<span class="comment">// Field:     [0] EN</span></div><div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;<span class="comment">// Opens (1) or closes (0) the AUX_AIODIO0/AUX_AIODIO1 signal latching.</span></div><div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;<span class="comment">// At startup, set EN = TRANSP before configuring AUX_AIODIO0/AUX_AIODIO1 and</span></div><div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;<span class="comment">// subsequently selecting AUX mode in the AON_IOC.</span></div><div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;<span class="comment">// When powering off the AUX domain (using PWROFFREQ.REQ), set EN = STATIC in</span></div><div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;<span class="comment">// advance preserve the current state (mode and output value) of the I/O pins.</span></div><div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;<span class="comment">// ENUMs:</span></div><div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;<span class="comment">// TRANSP                   Latches are transparent ( open )</span></div><div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;<span class="comment">// STATIC                   Latches are static ( closed )</span></div><div class="line"><a name="l00601"></a><span class="lineno"><a class="line" href="hw__aux__wuc_8h.html#a048e7679fe1f29f88f079256b6fa1429">  601</a></span>&#160;<span class="preprocessor">#define AUX_WUC_AUXIOLATCH_EN                                       0x00000001</span></div><div class="line"><a name="l00602"></a><span class="lineno"><a class="line" href="hw__aux__wuc_8h.html#ac35adc0cee6b1fbf9ad208d27ffdf3b4">  602</a></span>&#160;<span class="preprocessor">#define AUX_WUC_AUXIOLATCH_EN_BITN                                           0</span></div><div class="line"><a name="l00603"></a><span class="lineno"><a class="line" href="hw__aux__wuc_8h.html#a6df798b375e807daae6bc73ccc7d9746">  603</a></span>&#160;<span class="preprocessor">#define AUX_WUC_AUXIOLATCH_EN_M                                     0x00000001</span></div><div class="line"><a name="l00604"></a><span class="lineno"><a class="line" href="hw__aux__wuc_8h.html#a47ca8b20939a0627ee6ad97a3d41b29c">  604</a></span>&#160;<span class="preprocessor">#define AUX_WUC_AUXIOLATCH_EN_S                                              0</span></div><div class="line"><a name="l00605"></a><span class="lineno"><a class="line" href="hw__aux__wuc_8h.html#abc335000344b4200dcf499643a178708">  605</a></span>&#160;<span class="preprocessor">#define AUX_WUC_AUXIOLATCH_EN_TRANSP                                0x00000001</span></div><div class="line"><a name="l00606"></a><span class="lineno"><a class="line" href="hw__aux__wuc_8h.html#afbc68a975c8d4f05b76567dc4e50330c">  606</a></span>&#160;<span class="preprocessor">#define AUX_WUC_AUXIOLATCH_EN_STATIC                                0x00000000</span></div><div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;</div><div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;<span class="comment">// Register: AUX_WUC_O_MODCLKEN1</span></div><div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;<span class="comment">// Field:     [7] AUX_ADI4</span></div><div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;<span class="comment">// Enables (1) or disables (0) clock for AUX_ADI4.</span></div><div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;<span class="comment">// ENUMs:</span></div><div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;<span class="comment">// EN                       AUX_SCE has requested clock for AUX_ADI4</span></div><div class="line"><a name="l00618"></a><span class="lineno">  618</span>&#160;<span class="comment">// DIS                      AUX_SCE has not requested clock for AUX_ADI4</span></div><div class="line"><a name="l00619"></a><span class="lineno"><a class="line" href="hw__aux__wuc_8h.html#a00671efa7f4a06aff7769e0a27d84790">  619</a></span>&#160;<span class="preprocessor">#define AUX_WUC_MODCLKEN1_AUX_ADI4                                  0x00000080</span></div><div class="line"><a name="l00620"></a><span class="lineno"><a class="line" href="hw__aux__wuc_8h.html#aec36bf2807b94a9d7bf17f8b9b818c6a">  620</a></span>&#160;<span class="preprocessor">#define AUX_WUC_MODCLKEN1_AUX_ADI4_BITN                                      7</span></div><div class="line"><a name="l00621"></a><span class="lineno"><a class="line" href="hw__aux__wuc_8h.html#ab3108e32f0f3230e990c36376d44e434">  621</a></span>&#160;<span class="preprocessor">#define AUX_WUC_MODCLKEN1_AUX_ADI4_M                                0x00000080</span></div><div class="line"><a name="l00622"></a><span class="lineno"><a class="line" href="hw__aux__wuc_8h.html#afd31a18a8ac6168c49d55655f9292b9f">  622</a></span>&#160;<span class="preprocessor">#define AUX_WUC_MODCLKEN1_AUX_ADI4_S                                         7</span></div><div class="line"><a name="l00623"></a><span class="lineno"><a class="line" href="hw__aux__wuc_8h.html#a3ba42d85ef38fcaf29dc175a2d4c8e4b">  623</a></span>&#160;<span class="preprocessor">#define AUX_WUC_MODCLKEN1_AUX_ADI4_EN                               0x00000080</span></div><div class="line"><a name="l00624"></a><span class="lineno"><a class="line" href="hw__aux__wuc_8h.html#adc7b3f51050dce07a940b6909af1c736">  624</a></span>&#160;<span class="preprocessor">#define AUX_WUC_MODCLKEN1_AUX_ADI4_DIS                              0x00000000</span></div><div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160;</div><div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160;<span class="comment">// Field:     [6] AUX_DDI0_OSC</span></div><div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160;<span class="comment">// Enables (1) or disables (0) clock for AUX_DDI0_OSC.</span></div><div class="line"><a name="l00629"></a><span class="lineno">  629</span>&#160;<span class="comment">// ENUMs:</span></div><div class="line"><a name="l00630"></a><span class="lineno">  630</span>&#160;<span class="comment">// EN                       AUX_SCE has requested clock for AUX_DDI0_OSC</span></div><div class="line"><a name="l00631"></a><span class="lineno">  631</span>&#160;<span class="comment">// DIS                      AUX_SCE has not requested clock for AUX_DDI0_OSC</span></div><div class="line"><a name="l00632"></a><span class="lineno"><a class="line" href="hw__aux__wuc_8h.html#ae949046dcb60587f328eeabb49f3428b">  632</a></span>&#160;<span class="preprocessor">#define AUX_WUC_MODCLKEN1_AUX_DDI0_OSC                              0x00000040</span></div><div class="line"><a name="l00633"></a><span class="lineno"><a class="line" href="hw__aux__wuc_8h.html#a5e6f238076a88374464b4a6f45a79e4e">  633</a></span>&#160;<span class="preprocessor">#define AUX_WUC_MODCLKEN1_AUX_DDI0_OSC_BITN                                  6</span></div><div class="line"><a name="l00634"></a><span class="lineno"><a class="line" href="hw__aux__wuc_8h.html#a4c34970a17cab792ee8cba8986eb0af6">  634</a></span>&#160;<span class="preprocessor">#define AUX_WUC_MODCLKEN1_AUX_DDI0_OSC_M                            0x00000040</span></div><div class="line"><a name="l00635"></a><span class="lineno"><a class="line" href="hw__aux__wuc_8h.html#a7ddeffbbbda3ac28adb3bfacd88d9dea">  635</a></span>&#160;<span class="preprocessor">#define AUX_WUC_MODCLKEN1_AUX_DDI0_OSC_S                                     6</span></div><div class="line"><a name="l00636"></a><span class="lineno"><a class="line" href="hw__aux__wuc_8h.html#aa1bc310d4b707376fb4dfb0a1c120184">  636</a></span>&#160;<span class="preprocessor">#define AUX_WUC_MODCLKEN1_AUX_DDI0_OSC_EN                           0x00000040</span></div><div class="line"><a name="l00637"></a><span class="lineno"><a class="line" href="hw__aux__wuc_8h.html#a0042bbcf98b1ccb87d8dfc6d53f417f6">  637</a></span>&#160;<span class="preprocessor">#define AUX_WUC_MODCLKEN1_AUX_DDI0_OSC_DIS                          0x00000000</span></div><div class="line"><a name="l00638"></a><span class="lineno">  638</span>&#160;</div><div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160;<span class="comment">// Field:     [4] ANAIF</span></div><div class="line"><a name="l00640"></a><span class="lineno">  640</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00641"></a><span class="lineno">  641</span>&#160;<span class="comment">// Enables (1) or disables (0) clock for AUX_ANAIF.</span></div><div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160;<span class="comment">// ENUMs:</span></div><div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;<span class="comment">// EN                       AUX_SCE has requested clock for ANAIF</span></div><div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160;<span class="comment">// DIS                      AUX_SCE has not requested clock for ANAIF</span></div><div class="line"><a name="l00645"></a><span class="lineno"><a class="line" href="hw__aux__wuc_8h.html#a903324636787fb495983e61ca206cfec">  645</a></span>&#160;<span class="preprocessor">#define AUX_WUC_MODCLKEN1_ANAIF                                     0x00000010</span></div><div class="line"><a name="l00646"></a><span class="lineno"><a class="line" href="hw__aux__wuc_8h.html#a802e799e26c42198c8e1d9eece670d66">  646</a></span>&#160;<span class="preprocessor">#define AUX_WUC_MODCLKEN1_ANAIF_BITN                                         4</span></div><div class="line"><a name="l00647"></a><span class="lineno"><a class="line" href="hw__aux__wuc_8h.html#ac3b84812076af5260feec2486cf89fb7">  647</a></span>&#160;<span class="preprocessor">#define AUX_WUC_MODCLKEN1_ANAIF_M                                   0x00000010</span></div><div class="line"><a name="l00648"></a><span class="lineno"><a class="line" href="hw__aux__wuc_8h.html#af3a560c1aff5f78ee37f6abd7ba406de">  648</a></span>&#160;<span class="preprocessor">#define AUX_WUC_MODCLKEN1_ANAIF_S                                            4</span></div><div class="line"><a name="l00649"></a><span class="lineno"><a class="line" href="hw__aux__wuc_8h.html#aae1e56431ed31e58028023df98418b71">  649</a></span>&#160;<span class="preprocessor">#define AUX_WUC_MODCLKEN1_ANAIF_EN                                  0x00000010</span></div><div class="line"><a name="l00650"></a><span class="lineno"><a class="line" href="hw__aux__wuc_8h.html#a74d8c631015a8a54b8d11240eacfe2c2">  650</a></span>&#160;<span class="preprocessor">#define AUX_WUC_MODCLKEN1_ANAIF_DIS                                 0x00000000</span></div><div class="line"><a name="l00651"></a><span class="lineno">  651</span>&#160;</div><div class="line"><a name="l00652"></a><span class="lineno">  652</span>&#160;<span class="comment">// Field:     [3] TIMER</span></div><div class="line"><a name="l00653"></a><span class="lineno">  653</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00654"></a><span class="lineno">  654</span>&#160;<span class="comment">// Enables (1) or disables (0) clock for AUX_TIMER.</span></div><div class="line"><a name="l00655"></a><span class="lineno">  655</span>&#160;<span class="comment">// ENUMs:</span></div><div class="line"><a name="l00656"></a><span class="lineno">  656</span>&#160;<span class="comment">// EN                       AUX_SCE has requested clock for TIMER</span></div><div class="line"><a name="l00657"></a><span class="lineno">  657</span>&#160;<span class="comment">// DIS                      AUX_SCE has not requested clock for TIMER</span></div><div class="line"><a name="l00658"></a><span class="lineno"><a class="line" href="hw__aux__wuc_8h.html#a65c36a35af9034f5e5fde1fe9332c11c">  658</a></span>&#160;<span class="preprocessor">#define AUX_WUC_MODCLKEN1_TIMER                                     0x00000008</span></div><div class="line"><a name="l00659"></a><span class="lineno"><a class="line" href="hw__aux__wuc_8h.html#a487b34e3552643a9f09e411611f0751a">  659</a></span>&#160;<span class="preprocessor">#define AUX_WUC_MODCLKEN1_TIMER_BITN                                         3</span></div><div class="line"><a name="l00660"></a><span class="lineno"><a class="line" href="hw__aux__wuc_8h.html#a797c87f3552cfd959d6b95221fcb99e1">  660</a></span>&#160;<span class="preprocessor">#define AUX_WUC_MODCLKEN1_TIMER_M                                   0x00000008</span></div><div class="line"><a name="l00661"></a><span class="lineno"><a class="line" href="hw__aux__wuc_8h.html#adcfc1052441dd3a1c0f75949cc654f8f">  661</a></span>&#160;<span class="preprocessor">#define AUX_WUC_MODCLKEN1_TIMER_S                                            3</span></div><div class="line"><a name="l00662"></a><span class="lineno"><a class="line" href="hw__aux__wuc_8h.html#a9beb5d4c308196c38767c18c516b9c6d">  662</a></span>&#160;<span class="preprocessor">#define AUX_WUC_MODCLKEN1_TIMER_EN                                  0x00000008</span></div><div class="line"><a name="l00663"></a><span class="lineno"><a class="line" href="hw__aux__wuc_8h.html#a4854a631842bcb483c4b0d5dc9212bea">  663</a></span>&#160;<span class="preprocessor">#define AUX_WUC_MODCLKEN1_TIMER_DIS                                 0x00000000</span></div><div class="line"><a name="l00664"></a><span class="lineno">  664</span>&#160;</div><div class="line"><a name="l00665"></a><span class="lineno">  665</span>&#160;<span class="comment">// Field:     [2] AIODIO1</span></div><div class="line"><a name="l00666"></a><span class="lineno">  666</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00667"></a><span class="lineno">  667</span>&#160;<span class="comment">// Enables (1) or disables (0) clock for AUX_AIODIO1.</span></div><div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160;<span class="comment">// ENUMs:</span></div><div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160;<span class="comment">// EN                       AUX_SCE has requested clock for AIODIO1</span></div><div class="line"><a name="l00670"></a><span class="lineno">  670</span>&#160;<span class="comment">// DIS                      AUX_SCE has not requested clock for AIODIO1</span></div><div class="line"><a name="l00671"></a><span class="lineno"><a class="line" href="hw__aux__wuc_8h.html#a1a103f68bbdbaa379b66efcf95935199">  671</a></span>&#160;<span class="preprocessor">#define AUX_WUC_MODCLKEN1_AIODIO1                                   0x00000004</span></div><div class="line"><a name="l00672"></a><span class="lineno"><a class="line" href="hw__aux__wuc_8h.html#aecc3cb8a340e45a14cee50a993eafab8">  672</a></span>&#160;<span class="preprocessor">#define AUX_WUC_MODCLKEN1_AIODIO1_BITN                                       2</span></div><div class="line"><a name="l00673"></a><span class="lineno"><a class="line" href="hw__aux__wuc_8h.html#a5444d3cf44039513a97e23e7e6a01975">  673</a></span>&#160;<span class="preprocessor">#define AUX_WUC_MODCLKEN1_AIODIO1_M                                 0x00000004</span></div><div class="line"><a name="l00674"></a><span class="lineno"><a class="line" href="hw__aux__wuc_8h.html#af2e08aa6418ad12ec403e246810449bf">  674</a></span>&#160;<span class="preprocessor">#define AUX_WUC_MODCLKEN1_AIODIO1_S                                          2</span></div><div class="line"><a name="l00675"></a><span class="lineno"><a class="line" href="hw__aux__wuc_8h.html#a51509bcffbdff15f688611897ac0a9b1">  675</a></span>&#160;<span class="preprocessor">#define AUX_WUC_MODCLKEN1_AIODIO1_EN                                0x00000004</span></div><div class="line"><a name="l00676"></a><span class="lineno"><a class="line" href="hw__aux__wuc_8h.html#a182fa44eb91f665640cc8e379db6377e">  676</a></span>&#160;<span class="preprocessor">#define AUX_WUC_MODCLKEN1_AIODIO1_DIS                               0x00000000</span></div><div class="line"><a name="l00677"></a><span class="lineno">  677</span>&#160;</div><div class="line"><a name="l00678"></a><span class="lineno">  678</span>&#160;<span class="comment">// Field:     [1] AIODIO0</span></div><div class="line"><a name="l00679"></a><span class="lineno">  679</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00680"></a><span class="lineno">  680</span>&#160;<span class="comment">// Enables (1) or disables (0) clock for AUX_AIODIO0.</span></div><div class="line"><a name="l00681"></a><span class="lineno">  681</span>&#160;<span class="comment">// ENUMs:</span></div><div class="line"><a name="l00682"></a><span class="lineno">  682</span>&#160;<span class="comment">// EN                       AUX_SCE has requested clock for AIODIO0</span></div><div class="line"><a name="l00683"></a><span class="lineno">  683</span>&#160;<span class="comment">// DIS                      AUX_SCE has not requested clock for AIODIO0</span></div><div class="line"><a name="l00684"></a><span class="lineno"><a class="line" href="hw__aux__wuc_8h.html#a889a8092ff0c4cfe19d2a67fd60bc4e8">  684</a></span>&#160;<span class="preprocessor">#define AUX_WUC_MODCLKEN1_AIODIO0                                   0x00000002</span></div><div class="line"><a name="l00685"></a><span class="lineno"><a class="line" href="hw__aux__wuc_8h.html#a9b0c833a0bcc40c11908725decbf5c63">  685</a></span>&#160;<span class="preprocessor">#define AUX_WUC_MODCLKEN1_AIODIO0_BITN                                       1</span></div><div class="line"><a name="l00686"></a><span class="lineno"><a class="line" href="hw__aux__wuc_8h.html#a6767d83ea714727259485ef1ae39ea9f">  686</a></span>&#160;<span class="preprocessor">#define AUX_WUC_MODCLKEN1_AIODIO0_M                                 0x00000002</span></div><div class="line"><a name="l00687"></a><span class="lineno"><a class="line" href="hw__aux__wuc_8h.html#aea76c44deee3c58f779bfbca9cd1d455">  687</a></span>&#160;<span class="preprocessor">#define AUX_WUC_MODCLKEN1_AIODIO0_S                                          1</span></div><div class="line"><a name="l00688"></a><span class="lineno"><a class="line" href="hw__aux__wuc_8h.html#ac0bc4dce13662d8b8f654cdcd58ba52a">  688</a></span>&#160;<span class="preprocessor">#define AUX_WUC_MODCLKEN1_AIODIO0_EN                                0x00000002</span></div><div class="line"><a name="l00689"></a><span class="lineno"><a class="line" href="hw__aux__wuc_8h.html#a0e96781959dd87ac34e35af1e5aa4321">  689</a></span>&#160;<span class="preprocessor">#define AUX_WUC_MODCLKEN1_AIODIO0_DIS                               0x00000000</span></div><div class="line"><a name="l00690"></a><span class="lineno">  690</span>&#160;</div><div class="line"><a name="l00691"></a><span class="lineno">  691</span>&#160;<span class="comment">// Field:     [0] SMPH</span></div><div class="line"><a name="l00692"></a><span class="lineno">  692</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00693"></a><span class="lineno">  693</span>&#160;<span class="comment">// Enables (1) or disables (0) clock for AUX_SMPH.</span></div><div class="line"><a name="l00694"></a><span class="lineno">  694</span>&#160;<span class="comment">// ENUMs:</span></div><div class="line"><a name="l00695"></a><span class="lineno">  695</span>&#160;<span class="comment">// EN                       AUX_SCE has requested clock for SMPH</span></div><div class="line"><a name="l00696"></a><span class="lineno">  696</span>&#160;<span class="comment">// DIS                      AUX_SCE has not requested clock for SMPH</span></div><div class="line"><a name="l00697"></a><span class="lineno"><a class="line" href="hw__aux__wuc_8h.html#af214f66d80215aa27938c7fefe395e83">  697</a></span>&#160;<span class="preprocessor">#define AUX_WUC_MODCLKEN1_SMPH                                      0x00000001</span></div><div class="line"><a name="l00698"></a><span class="lineno"><a class="line" href="hw__aux__wuc_8h.html#ab7ab1379ad34411e76b14664c558d06a">  698</a></span>&#160;<span class="preprocessor">#define AUX_WUC_MODCLKEN1_SMPH_BITN                                          0</span></div><div class="line"><a name="l00699"></a><span class="lineno"><a class="line" href="hw__aux__wuc_8h.html#a23ec4c9201786031de7fbe661d830ad5">  699</a></span>&#160;<span class="preprocessor">#define AUX_WUC_MODCLKEN1_SMPH_M                                    0x00000001</span></div><div class="line"><a name="l00700"></a><span class="lineno"><a class="line" href="hw__aux__wuc_8h.html#afa632a7d58345ca01e82248f6fd25c59">  700</a></span>&#160;<span class="preprocessor">#define AUX_WUC_MODCLKEN1_SMPH_S                                             0</span></div><div class="line"><a name="l00701"></a><span class="lineno"><a class="line" href="hw__aux__wuc_8h.html#a4eee609066dfd9b77284fe9b0b595cee">  701</a></span>&#160;<span class="preprocessor">#define AUX_WUC_MODCLKEN1_SMPH_EN                                   0x00000001</span></div><div class="line"><a name="l00702"></a><span class="lineno"><a class="line" href="hw__aux__wuc_8h.html#a89d350d6eb92b6a9de5043c23f7b103b">  702</a></span>&#160;<span class="preprocessor">#define AUX_WUC_MODCLKEN1_SMPH_DIS                                  0x00000000</span></div><div class="line"><a name="l00703"></a><span class="lineno">  703</span>&#160;</div><div class="line"><a name="l00704"></a><span class="lineno">  704</span>&#160;</div><div class="line"><a name="l00705"></a><span class="lineno">  705</span>&#160;<span class="preprocessor">#endif // __AUX_WUC__</span></div></div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon May 15 2017 18:32:28 by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.14
</small></address>
</body>
</html>
