{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1692909522007 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1692909522008 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 24 17:38:41 2023 " "Processing started: Thu Aug 24 17:38:41 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1692909522008 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692909522008 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Entrega1 -c Entrega_1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Entrega1 -c Entrega_1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692909522008 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1692909522180 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1692909522181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel.vhd 2 1 " "Found 2 design units, including 1 entities, in source file toplevel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 toplevel-rtl " "Found design unit 1: toplevel-rtl" {  } { { "toplevel.vhd" "" { Text "/home/soc/Documents/SOC_linux/Entregas/Entrega-1/toplevel.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692909529407 ""} { "Info" "ISGN_ENTITY_NAME" "1 toplevel " "Found entity 1: toplevel" {  } { { "toplevel.vhd" "" { Text "/home/soc/Documents/SOC_linux/Entregas/Entrega-1/toplevel.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692909529407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692909529407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stepmotor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file stepmotor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 stepmotor-rtl " "Found design unit 1: stepmotor-rtl" {  } { { "stepmotor.vhd" "" { Text "/home/soc/Documents/SOC_linux/Entregas/Entrega-1/stepmotor.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692909529407 ""} { "Info" "ISGN_ENTITY_NAME" "1 stepmotor " "Found entity 1: stepmotor" {  } { { "stepmotor.vhd" "" { Text "/home/soc/Documents/SOC_linux/Entregas/Entrega-1/stepmotor.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692909529407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692909529407 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "toplevel " "Elaborating entity \"toplevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1692909529441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stepmotor stepmotor:u1 " "Elaborating entity \"stepmotor\" for hierarchy \"stepmotor:u1\"" {  } { { "toplevel.vhd" "u1" { Text "/home/soc/Documents/SOC_linux/Entregas/Entrega-1/toplevel.vhd" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692909529442 ""}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "steps\[0\] stepmotor.vhd(99) " "Can't infer register for \"steps\[0\]\" at stepmotor.vhd(99) because it does not hold its value outside the clock edge" {  } { { "stepmotor.vhd" "" { Text "/home/soc/Documents/SOC_linux/Entregas/Entrega-1/stepmotor.vhd" 99 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1692909529444 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steps\[0\] stepmotor.vhd(98) " "Inferred latch for \"steps\[0\]\" at stepmotor.vhd(98)" {  } { { "stepmotor.vhd" "" { Text "/home/soc/Documents/SOC_linux/Entregas/Entrega-1/stepmotor.vhd" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692909529444 "|toplevel|stepmotor:u1"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "steps\[1\] stepmotor.vhd(99) " "Can't infer register for \"steps\[1\]\" at stepmotor.vhd(99) because it does not hold its value outside the clock edge" {  } { { "stepmotor.vhd" "" { Text "/home/soc/Documents/SOC_linux/Entregas/Entrega-1/stepmotor.vhd" 99 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1692909529444 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steps\[1\] stepmotor.vhd(98) " "Inferred latch for \"steps\[1\]\" at stepmotor.vhd(98)" {  } { { "stepmotor.vhd" "" { Text "/home/soc/Documents/SOC_linux/Entregas/Entrega-1/stepmotor.vhd" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692909529444 "|toplevel|stepmotor:u1"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "steps\[2\] stepmotor.vhd(99) " "Can't infer register for \"steps\[2\]\" at stepmotor.vhd(99) because it does not hold its value outside the clock edge" {  } { { "stepmotor.vhd" "" { Text "/home/soc/Documents/SOC_linux/Entregas/Entrega-1/stepmotor.vhd" 99 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1692909529444 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steps\[2\] stepmotor.vhd(98) " "Inferred latch for \"steps\[2\]\" at stepmotor.vhd(98)" {  } { { "stepmotor.vhd" "" { Text "/home/soc/Documents/SOC_linux/Entregas/Entrega-1/stepmotor.vhd" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692909529444 "|toplevel|stepmotor:u1"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "steps\[3\] stepmotor.vhd(99) " "Can't infer register for \"steps\[3\]\" at stepmotor.vhd(99) because it does not hold its value outside the clock edge" {  } { { "stepmotor.vhd" "" { Text "/home/soc/Documents/SOC_linux/Entregas/Entrega-1/stepmotor.vhd" 99 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1692909529444 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steps\[3\] stepmotor.vhd(98) " "Inferred latch for \"steps\[3\]\" at stepmotor.vhd(98)" {  } { { "stepmotor.vhd" "" { Text "/home/soc/Documents/SOC_linux/Entregas/Entrega-1/stepmotor.vhd" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692909529445 "|toplevel|stepmotor:u1"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "steps\[4\] stepmotor.vhd(99) " "Can't infer register for \"steps\[4\]\" at stepmotor.vhd(99) because it does not hold its value outside the clock edge" {  } { { "stepmotor.vhd" "" { Text "/home/soc/Documents/SOC_linux/Entregas/Entrega-1/stepmotor.vhd" 99 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1692909529445 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steps\[4\] stepmotor.vhd(98) " "Inferred latch for \"steps\[4\]\" at stepmotor.vhd(98)" {  } { { "stepmotor.vhd" "" { Text "/home/soc/Documents/SOC_linux/Entregas/Entrega-1/stepmotor.vhd" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692909529445 "|toplevel|stepmotor:u1"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "steps\[5\] stepmotor.vhd(99) " "Can't infer register for \"steps\[5\]\" at stepmotor.vhd(99) because it does not hold its value outside the clock edge" {  } { { "stepmotor.vhd" "" { Text "/home/soc/Documents/SOC_linux/Entregas/Entrega-1/stepmotor.vhd" 99 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1692909529445 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steps\[5\] stepmotor.vhd(98) " "Inferred latch for \"steps\[5\]\" at stepmotor.vhd(98)" {  } { { "stepmotor.vhd" "" { Text "/home/soc/Documents/SOC_linux/Entregas/Entrega-1/stepmotor.vhd" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692909529445 "|toplevel|stepmotor:u1"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "steps\[6\] stepmotor.vhd(99) " "Can't infer register for \"steps\[6\]\" at stepmotor.vhd(99) because it does not hold its value outside the clock edge" {  } { { "stepmotor.vhd" "" { Text "/home/soc/Documents/SOC_linux/Entregas/Entrega-1/stepmotor.vhd" 99 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1692909529445 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steps\[6\] stepmotor.vhd(98) " "Inferred latch for \"steps\[6\]\" at stepmotor.vhd(98)" {  } { { "stepmotor.vhd" "" { Text "/home/soc/Documents/SOC_linux/Entregas/Entrega-1/stepmotor.vhd" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692909529445 "|toplevel|stepmotor:u1"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "steps\[7\] stepmotor.vhd(99) " "Can't infer register for \"steps\[7\]\" at stepmotor.vhd(99) because it does not hold its value outside the clock edge" {  } { { "stepmotor.vhd" "" { Text "/home/soc/Documents/SOC_linux/Entregas/Entrega-1/stepmotor.vhd" 99 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1692909529445 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steps\[7\] stepmotor.vhd(98) " "Inferred latch for \"steps\[7\]\" at stepmotor.vhd(98)" {  } { { "stepmotor.vhd" "" { Text "/home/soc/Documents/SOC_linux/Entregas/Entrega-1/stepmotor.vhd" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692909529445 "|toplevel|stepmotor:u1"}
{ "Error" "EVRFX_VDB_2015_UNCONVERTED" "stepmotor.vhd(99) " "HDL error at stepmotor.vhd(99): couldn't implement registers for assignments on this clock edge" {  } { { "stepmotor.vhd" "" { Text "/home/soc/Documents/SOC_linux/Entregas/Entrega-1/stepmotor.vhd" 99 0 0 } }  } 0 10822 "HDL error at %1!s!: couldn't implement registers for assignments on this clock edge" 0 0 "Analysis & Synthesis" 0 -1 1692909529446 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "stepmotor:u1 " "Can't elaborate user hierarchy \"stepmotor:u1\"" {  } { { "toplevel.vhd" "u1" { Text "/home/soc/Documents/SOC_linux/Entregas/Entrega-1/toplevel.vhd" 36 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692909529446 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 10 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 10 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "1009 " "Peak virtual memory: 1009 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1692909529497 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Aug 24 17:38:49 2023 " "Processing ended: Thu Aug 24 17:38:49 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1692909529497 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1692909529497 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1692909529497 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1692909529497 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 12 s 1  " "Quartus Prime Full Compilation was unsuccessful. 12 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1692909529593 ""}
