#-----------------------------------------------------------
# Vivado v2016.1 (64-bit)
# SW Build 1538259 on Fri Apr  8 15:45:23 MDT 2016
# IP Build 1537824 on Fri Apr  8 04:28:57 MDT 2016
# Start of session at: Tue Aug 30 22:58:41 2016
# Process ID: 3625
# Current directory: /home/sabertazimi/gitrepo/dld/starter/starter.runs/synth_1
# Command line: vivado -log clock.vds -mode batch -messageDb vivado.pb -notrace -source clock.tcl
# Log file: /home/sabertazimi/gitrepo/dld/starter/starter.runs/synth_1/clock.vds
# Journal file: /home/sabertazimi/gitrepo/dld/starter/starter.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source clock.tcl -notrace
Command: synth_design -top clock -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 3847 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1050.492 ; gain = 154.078 ; free physical = 899 ; free virtual = 11091
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'clock' [/home/sabertazimi/gitrepo/dld/starter/starter.srcs/sources_1/new/clock.v:23]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'range_divider' [/home/sabertazimi/gitrepo/dld/starter/starter.srcs/sources_1/new/range_divider.v:23]
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter RANGE bound to: 27'b101111101011110000100000000 
INFO: [Synth 8-256] done synthesizing module 'range_divider' (1#1) [/home/sabertazimi/gitrepo/dld/starter/starter.srcs/sources_1/new/range_divider.v:23]
INFO: [Synth 8-638] synthesizing module 'tick_divider' [/home/sabertazimi/gitrepo/dld/starter/starter.srcs/sources_1/new/tick_divider.v:23]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tick_divider' (2#1) [/home/sabertazimi/gitrepo/dld/starter/starter.srcs/sources_1/new/tick_divider.v:23]
INFO: [Synth 8-638] synthesizing module 'timer' [/home/sabertazimi/gitrepo/dld/starter/starter.srcs/sources_1/new/timer.v:32]
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter RANGE bound to: 60 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'timer' (3#1) [/home/sabertazimi/gitrepo/dld/starter/starter.srcs/sources_1/new/timer.v:32]
INFO: [Synth 8-638] synthesizing module 'timer__parameterized0' [/home/sabertazimi/gitrepo/dld/starter/starter.srcs/sources_1/new/timer.v:32]
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter RANGE bound to: 24 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'timer__parameterized0' (3#1) [/home/sabertazimi/gitrepo/dld/starter/starter.srcs/sources_1/new/timer.v:32]
INFO: [Synth 8-638] synthesizing module 'ring' [/home/sabertazimi/gitrepo/dld/starter/starter.srcs/sources_1/new/ring.v:27]
	Parameter LEN bound to: 5 - type: integer 
WARNING: [Synth 8-5788] Register count_reg in module ring is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/sabertazimi/gitrepo/dld/starter/starter.srcs/sources_1/new/ring.v:47]
INFO: [Synth 8-256] done synthesizing module 'ring' (4#1) [/home/sabertazimi/gitrepo/dld/starter/starter.srcs/sources_1/new/ring.v:27]
INFO: [Synth 8-638] synthesizing module 'time_displayer' [/home/sabertazimi/gitrepo/dld/starter/starter.srcs/sources_1/new/time_displayer.v:22]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'time_to_segment' [/home/sabertazimi/gitrepo/dld/starter/starter.srcs/sources_1/new/time_to_segment.v:23]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'integer_to_bcd' [/home/sabertazimi/gitrepo/dld/starter/starter.srcs/sources_1/new/integer_to_bcd.v:23]
INFO: [Synth 8-256] done synthesizing module 'integer_to_bcd' (5#1) [/home/sabertazimi/gitrepo/dld/starter/starter.srcs/sources_1/new/integer_to_bcd.v:23]
INFO: [Synth 8-638] synthesizing module 'bcd_to_segment' [/home/sabertazimi/gitrepo/dld/starter/starter.srcs/sources_1/new/bcd_to_segment.v:23]
INFO: [Synth 8-256] done synthesizing module 'bcd_to_segment' (6#1) [/home/sabertazimi/gitrepo/dld/starter/starter.srcs/sources_1/new/bcd_to_segment.v:23]
INFO: [Synth 8-256] done synthesizing module 'time_to_segment' (7#1) [/home/sabertazimi/gitrepo/dld/starter/starter.srcs/sources_1/new/time_to_segment.v:23]
INFO: [Synth 8-226] default block is never used [/home/sabertazimi/gitrepo/dld/starter/starter.srcs/sources_1/new/time_displayer.v:62]
WARNING: [Synth 8-567] referenced signal 'sec_seg' should be on the sensitivity list [/home/sabertazimi/gitrepo/dld/starter/starter.srcs/sources_1/new/time_displayer.v:61]
WARNING: [Synth 8-567] referenced signal 'min_seg' should be on the sensitivity list [/home/sabertazimi/gitrepo/dld/starter/starter.srcs/sources_1/new/time_displayer.v:61]
WARNING: [Synth 8-567] referenced signal 'hour_seg' should be on the sensitivity list [/home/sabertazimi/gitrepo/dld/starter/starter.srcs/sources_1/new/time_displayer.v:61]
INFO: [Synth 8-256] done synthesizing module 'time_displayer' (8#1) [/home/sabertazimi/gitrepo/dld/starter/starter.srcs/sources_1/new/time_displayer.v:22]
INFO: [Synth 8-256] done synthesizing module 'clock' (9#1) [/home/sabertazimi/gitrepo/dld/starter/starter.srcs/sources_1/new/clock.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1090.930 ; gain = 194.516 ; free physical = 857 ; free virtual = 11049
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1090.930 ; gain = 194.516 ; free physical = 856 ; free virtual = 11048
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/sabertazimi/gitrepo/dld/starter/starter.srcs/constrs_1/new/clock.xdc]
WARNING: [Vivado 12-507] No nets matched 'power_IBUF'. [/home/sabertazimi/gitrepo/dld/starter/starter.srcs/constrs_1/new/clock.xdc:8]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sabertazimi/gitrepo/dld/starter/starter.srcs/constrs_1/new/clock.xdc:8]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'switch_en_IBUF'. [/home/sabertazimi/gitrepo/dld/starter/starter.srcs/constrs_1/new/clock.xdc:12]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sabertazimi/gitrepo/dld/starter/starter.srcs/constrs_1/new/clock.xdc:12]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'sig_up_sec_IBUF'. [/home/sabertazimi/gitrepo/dld/starter/starter.srcs/constrs_1/new/clock.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sabertazimi/gitrepo/dld/starter/starter.srcs/constrs_1/new/clock.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'sig_up_min_IBUF'. [/home/sabertazimi/gitrepo/dld/starter/starter.srcs/constrs_1/new/clock.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sabertazimi/gitrepo/dld/starter/starter.srcs/constrs_1/new/clock.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'sig_up_hour_IBUF'. [/home/sabertazimi/gitrepo/dld/starter/starter.srcs/constrs_1/new/clock.xdc:24]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sabertazimi/gitrepo/dld/starter/starter.srcs/constrs_1/new/clock.xdc:24]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'sig_reset_IBUF'. [/home/sabertazimi/gitrepo/dld/starter/starter.srcs/constrs_1/new/clock.xdc:28]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sabertazimi/gitrepo/dld/starter/starter.srcs/constrs_1/new/clock.xdc:28]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/sabertazimi/gitrepo/dld/starter/starter.srcs/constrs_1/new/clock.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/sabertazimi/gitrepo/dld/starter/starter.srcs/constrs_1/new/clock.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/clock_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/clock_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1425.414 ; gain = 0.000 ; free physical = 684 ; free virtual = 10872
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1425.414 ; gain = 529.000 ; free physical = 682 ; free virtual = 10870
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1425.414 ; gain = 529.000 ; free physical = 682 ; free virtual = 10870
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1425.414 ; gain = 529.000 ; free physical = 682 ; free virtual = 10870
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "sig_end" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_end" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "bell" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1425.414 ; gain = 529.000 ; free physical = 671 ; free virtual = 10859
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 5     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 10    
	  12 Input      8 Bit        Muxes := 6     
	   8 Input      8 Bit        Muxes := 1     
	  11 Input      4 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module range_divider 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
Module timer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module timer__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ring 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module integer_to_bcd 
Detailed RTL Component Info : 
+---Muxes : 
	  11 Input      4 Bit        Muxes := 1     
Module bcd_to_segment 
Detailed RTL Component Info : 
+---Muxes : 
	  12 Input      8 Bit        Muxes := 1     
Module time_displayer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   8 Input      8 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1425.414 ; gain = 529.000 ; free physical = 671 ; free virtual = 10859
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "RING/count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RING/bell" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1425.414 ; gain = 529.000 ; free physical = 672 ; free virtual = 10860
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1425.414 ; gain = 529.000 ; free physical = 672 ; free virtual = 10860

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (TICK_DIVIDER/clk_group_reg[16]) is unused and will be removed from module clock.
WARNING: [Synth 8-3332] Sequential element (TICK_DIVIDER/clk_group_reg[17]) is unused and will be removed from module clock.
WARNING: [Synth 8-3332] Sequential element (TICK_DIVIDER/clk_group_reg[18]) is unused and will be removed from module clock.
WARNING: [Synth 8-3332] Sequential element (TICK_DIVIDER/clk_group_reg[19]) is unused and will be removed from module clock.
WARNING: [Synth 8-3332] Sequential element (TICK_DIVIDER/clk_group_reg[20]) is unused and will be removed from module clock.
WARNING: [Synth 8-3332] Sequential element (TICK_DIVIDER/clk_group_reg[21]) is unused and will be removed from module clock.
WARNING: [Synth 8-3332] Sequential element (TICK_DIVIDER/clk_group_reg[22]) is unused and will be removed from module clock.
WARNING: [Synth 8-3332] Sequential element (TICK_DIVIDER/clk_group_reg[23]) is unused and will be removed from module clock.
WARNING: [Synth 8-3332] Sequential element (TICK_DIVIDER/clk_group_reg[24]) is unused and will be removed from module clock.
WARNING: [Synth 8-3332] Sequential element (TICK_DIVIDER/clk_group_reg[25]) is unused and will be removed from module clock.
WARNING: [Synth 8-3332] Sequential element (TICK_DIVIDER/clk_group_reg[26]) is unused and will be removed from module clock.
WARNING: [Synth 8-3332] Sequential element (TICK_DIVIDER/clk_group_reg[27]) is unused and will be removed from module clock.
WARNING: [Synth 8-3332] Sequential element (TICK_DIVIDER/clk_group_reg[28]) is unused and will be removed from module clock.
WARNING: [Synth 8-3332] Sequential element (TICK_DIVIDER/clk_group_reg[29]) is unused and will be removed from module clock.
WARNING: [Synth 8-3332] Sequential element (TICK_DIVIDER/clk_group_reg[30]) is unused and will be removed from module clock.
WARNING: [Synth 8-3332] Sequential element (TICK_DIVIDER/clk_group_reg[31]) is unused and will be removed from module clock.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1425.414 ; gain = 529.000 ; free physical = 656 ; free virtual = 10844
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1425.414 ; gain = 529.000 ; free physical = 656 ; free virtual = 10844

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 1425.414 ; gain = 529.000 ; free physical = 615 ; free virtual = 10802
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 1425.414 ; gain = 529.000 ; free physical = 614 ; free virtual = 10801
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 1435.430 ; gain = 539.016 ; free physical = 584 ; free virtual = 10771
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 1435.430 ; gain = 539.016 ; free physical = 584 ; free virtual = 10771

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 1435.430 ; gain = 539.016 ; free physical = 584 ; free virtual = 10771
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 1435.430 ; gain = 539.016 ; free physical = 583 ; free virtual = 10771
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 1435.430 ; gain = 539.016 ; free physical = 583 ; free virtual = 10771
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 1435.430 ; gain = 539.016 ; free physical = 583 ; free virtual = 10771
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 1435.430 ; gain = 539.016 ; free physical = 583 ; free virtual = 10771
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 1435.430 ; gain = 539.016 ; free physical = 583 ; free virtual = 10771
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 1435.430 ; gain = 539.016 ; free physical = 583 ; free virtual = 10771
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |   345|
|3     |LUT1   |   228|
|4     |LUT2   |   474|
|5     |LUT3   |   342|
|6     |LUT4   |   554|
|7     |LUT5   |   145|
|8     |LUT6   |    98|
|9     |FDPE   |     1|
|10    |FDRE   |   103|
|11    |IBUF   |     4|
|12    |OBUF   |    17|
+------+-------+------+

Report Instance Areas: 
+------+----------------+----------------------+------+
|      |Instance        |Module                |Cells |
+------+----------------+----------------------+------+
|1     |top             |                      |  2313|
|2     |  HOUR_TIMER    |timer__parameterized0 |   291|
|3     |  MIN_TIMER     |timer                 |   282|
|4     |  RANGE_DIVIDER |range_divider         |   119|
|5     |  RING          |ring                  |    83|
|6     |  SEC_TIMER     |timer_0               |   280|
|7     |  SEG_SEVEN     |time_displayer        |  1051|
|8     |    HOUR_SEG    |time_to_segment       |   306|
|9     |    MIN_SEG     |time_to_segment_1     |   305|
|10    |    SEC_SEG     |time_to_segment_2     |   313|
|11    |  TICK_DIVIDER  |tick_divider          |    36|
+------+----------------+----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 1435.430 ; gain = 539.016 ; free physical = 583 ; free virtual = 10771
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 16 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1435.430 ; gain = 117.449 ; free physical = 583 ; free virtual = 10771
Synthesis Optimization Complete : Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 1435.438 ; gain = 539.023 ; free physical = 583 ; free virtual = 10771
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 349 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
39 Infos, 26 Warnings, 6 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 1435.438 ; gain = 464.527 ; free physical = 584 ; free virtual = 10771
report_utilization: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.08 . Memory (MB): peak = 1467.445 ; gain = 0.000 ; free physical = 584 ; free virtual = 10772
INFO: [Common 17-206] Exiting Vivado at Tue Aug 30 22:59:17 2016...
