
*** Running vivado
    with args -log pwm_mmc.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source pwm_mmc.tcl


****** Vivado v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source pwm_mmc.tcl -notrace
Command: synth_design -top pwm_mmc -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 20148 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 418.301 ; gain = 96.734
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'pwm_mmc' [D:/Especialidad sistemas embebidos UBA/Circuitos_logicos_pro/Clase_1/pwm/Sintesis/pwm.srcs/sources_1/new/pwm_mmc.vhd:19]
	Parameter N bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'vio_0' declared at 'D:/Especialidad sistemas embebidos UBA/Circuitos_logicos_pro/Clase_1/pwm/Sintesis/pwm.runs/synth_1/.Xil/Vivado-27492-LAPTOP-VCKIONAK/realtime/vio_0_stub.vhdl:5' bound to instance 'vio_inst' of component 'vio_0' [D:/Especialidad sistemas embebidos UBA/Circuitos_logicos_pro/Clase_1/pwm/Sintesis/pwm.srcs/sources_1/new/pwm_mmc.vhd:59]
INFO: [Synth 8-638] synthesizing module 'vio_0' [D:/Especialidad sistemas embebidos UBA/Circuitos_logicos_pro/Clase_1/pwm/Sintesis/pwm.runs/synth_1/.Xil/Vivado-27492-LAPTOP-VCKIONAK/realtime/vio_0_stub.vhdl:17]
INFO: [Synth 8-638] synthesizing module 'pwm' [D:/Especialidad sistemas embebidos UBA/Circuitos_logicos_pro/Clase_1/pwm/Fuentes/pwm.vhd:19]
	Parameter N bound to: 32 - type: integer 
	Parameter N bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'contBCD' declared at 'D:/Especialidad sistemas embebidos UBA/Circuitos_logicos_pro/Clase_1/pwm/Fuentes/contBCD.vhd:5' bound to instance 'contBCD_inst' of component 'contBCD' [D:/Especialidad sistemas embebidos UBA/Circuitos_logicos_pro/Clase_1/pwm/Fuentes/pwm.vhd:43]
INFO: [Synth 8-638] synthesizing module 'contBCD' [D:/Especialidad sistemas embebidos UBA/Circuitos_logicos_pro/Clase_1/pwm/Fuentes/contBCD.vhd:19]
	Parameter N bound to: 32 - type: integer 
	Parameter N bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'reg' declared at 'D:/Especialidad sistemas embebidos UBA/Circuitos_logicos_pro/Clase_1/pwm/Fuentes/reg.vhd:4' bound to instance 'reg_inst' of component 'reg' [D:/Especialidad sistemas embebidos UBA/Circuitos_logicos_pro/Clase_1/pwm/Fuentes/contBCD.vhd:46]
INFO: [Synth 8-638] synthesizing module '\reg ' [D:/Especialidad sistemas embebidos UBA/Circuitos_logicos_pro/Clase_1/pwm/Fuentes/reg.vhd:18]
	Parameter N bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module '\reg ' (1#1) [D:/Especialidad sistemas embebidos UBA/Circuitos_logicos_pro/Clase_1/pwm/Fuentes/reg.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'contBCD' (2#1) [D:/Especialidad sistemas embebidos UBA/Circuitos_logicos_pro/Clase_1/pwm/Fuentes/contBCD.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'pwm' (3#1) [D:/Especialidad sistemas embebidos UBA/Circuitos_logicos_pro/Clase_1/pwm/Fuentes/pwm.vhd:19]
INFO: [Synth 8-3491] module 'clk_wiz_0' declared at 'D:/Especialidad sistemas embebidos UBA/Circuitos_logicos_pro/Clase_1/pwm/Sintesis/pwm.runs/synth_1/.Xil/Vivado-27492-LAPTOP-VCKIONAK/realtime/clk_wiz_0_stub.vhdl:5' bound to instance 'mmc_inst' of component 'clk_wiz_0' [D:/Especialidad sistemas embebidos UBA/Circuitos_logicos_pro/Clase_1/pwm/Sintesis/pwm.srcs/sources_1/new/pwm_mmc.vhd:82]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0' [D:/Especialidad sistemas embebidos UBA/Circuitos_logicos_pro/Clase_1/pwm/Sintesis/pwm.runs/synth_1/.Xil/Vivado-27492-LAPTOP-VCKIONAK/realtime/clk_wiz_0_stub.vhdl:14]
INFO: [Synth 8-3491] module 'ila_0' declared at 'D:/Especialidad sistemas embebidos UBA/Circuitos_logicos_pro/Clase_1/pwm/Sintesis/pwm.runs/synth_1/.Xil/Vivado-27492-LAPTOP-VCKIONAK/realtime/ila_0_stub.vhdl:5' bound to instance 'ila_inst' of component 'ila_0' [D:/Especialidad sistemas embebidos UBA/Circuitos_logicos_pro/Clase_1/pwm/Sintesis/pwm.srcs/sources_1/new/pwm_mmc.vhd:89]
INFO: [Synth 8-638] synthesizing module 'ila_0' [D:/Especialidad sistemas embebidos UBA/Circuitos_logicos_pro/Clase_1/pwm/Sintesis/pwm.runs/synth_1/.Xil/Vivado-27492-LAPTOP-VCKIONAK/realtime/ila_0_stub.vhdl:13]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'pwm_inst'. This will prevent further optimization [D:/Especialidad sistemas embebidos UBA/Circuitos_logicos_pro/Clase_1/pwm/Sintesis/pwm.srcs/sources_1/new/pwm_mmc.vhd:69]
INFO: [Synth 8-256] done synthesizing module 'pwm_mmc' (4#1) [D:/Especialidad sistemas embebidos UBA/Circuitos_logicos_pro/Clase_1/pwm/Sintesis/pwm.srcs/sources_1/new/pwm_mmc.vhd:19]
WARNING: [Synth 8-3331] design contBCD has unconnected port num_maxi[31]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 472.246 ; gain = 150.680
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 472.246 ; gain = 150.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 472.246 ; gain = 150.680
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/Especialidad sistemas embebidos UBA/Circuitos_logicos_pro/Clase_1/pwm/Sintesis/pwm.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'mmc_inst'
Finished Parsing XDC File [d:/Especialidad sistemas embebidos UBA/Circuitos_logicos_pro/Clase_1/pwm/Sintesis/pwm.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'mmc_inst'
Parsing XDC File [d:/Especialidad sistemas embebidos UBA/Circuitos_logicos_pro/Clase_1/pwm/Sintesis/pwm.srcs/sources_1/ip/vio_0/vio_0/vio_0_in_context.xdc] for cell 'vio_inst'
Finished Parsing XDC File [d:/Especialidad sistemas embebidos UBA/Circuitos_logicos_pro/Clase_1/pwm/Sintesis/pwm.srcs/sources_1/ip/vio_0/vio_0/vio_0_in_context.xdc] for cell 'vio_inst'
Parsing XDC File [d:/Especialidad sistemas embebidos UBA/Circuitos_logicos_pro/Clase_1/pwm/Sintesis/pwm.srcs/sources_1/ip/ila_0/ila_0/ila_0_in_context.xdc] for cell 'ila_inst'
Finished Parsing XDC File [d:/Especialidad sistemas embebidos UBA/Circuitos_logicos_pro/Clase_1/pwm/Sintesis/pwm.srcs/sources_1/ip/ila_0/ila_0/ila_0_in_context.xdc] for cell 'ila_inst'
Parsing XDC File [D:/Especialidad sistemas embebidos UBA/Circuitos_logicos_pro/Clase_1/digilent-xdc-master/Arty-Z7-10-Master.xdc]
Finished Parsing XDC File [D:/Especialidad sistemas embebidos UBA/Circuitos_logicos_pro/Clase_1/digilent-xdc-master/Arty-Z7-10-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Especialidad sistemas embebidos UBA/Circuitos_logicos_pro/Clase_1/digilent-xdc-master/Arty-Z7-10-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/pwm_mmc_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/pwm_mmc_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 809.977 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'ila_inst' at clock pin 'clk' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'vio_inst' at clock pin 'clk' is different from the actual clock period '5.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 809.977 ; gain = 488.410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 809.977 ; gain = 488.410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk_i. (constraint file  {d:/Especialidad sistemas embebidos UBA/Circuitos_logicos_pro/Clase_1/pwm/Sintesis/pwm.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc}, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk_i. (constraint file  {d:/Especialidad sistemas embebidos UBA/Circuitos_logicos_pro/Clase_1/pwm/Sintesis/pwm.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc}, line 4).
Applied set_property DONT_TOUCH = true for mmc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for vio_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ila_inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 809.977 ; gain = 488.410
---------------------------------------------------------------------------------
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [D:/Especialidad sistemas embebidos UBA/Circuitos_logicos_pro/Clase_1/pwm/Fuentes/pwm.vhd:42]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [D:/Especialidad sistemas embebidos UBA/Circuitos_logicos_pro/Clase_1/pwm/Fuentes/pwm.vhd:42]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [D:/Especialidad sistemas embebidos UBA/Circuitos_logicos_pro/Clase_1/pwm/Fuentes/pwm.vhd:42]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 809.977 ; gain = 488.410
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input     31 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	               18 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     31 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module reg 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module contBCD 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     31 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
Module pwm 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     31 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               18 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     31 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-6014] Unused sequential element A was removed.  [D:/Especialidad sistemas embebidos UBA/Circuitos_logicos_pro/Clase_1/pwm/Fuentes/pwm.vhd:42]
WARNING: [Synth 8-6014] Unused sequential element A was removed.  [D:/Especialidad sistemas embebidos UBA/Circuitos_logicos_pro/Clase_1/pwm/Fuentes/pwm.vhd:42]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [D:/Especialidad sistemas embebidos UBA/Circuitos_logicos_pro/Clase_1/pwm/Fuentes/pwm.vhd:42]
DSP Report: Generating DSP n_ciclos_on2, operation Mode is: A*B.
DSP Report: operator n_ciclos_on2 is absorbed into DSP n_ciclos_on2.
DSP Report: operator n_ciclos_on2 is absorbed into DSP n_ciclos_on2.
DSP Report: Generating DSP n_ciclos_on2, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP n_ciclos_on2.
DSP Report: operator n_ciclos_on2 is absorbed into DSP n_ciclos_on2.
DSP Report: operator n_ciclos_on2 is absorbed into DSP n_ciclos_on2.
DSP Report: Generating DSP n_ciclos_on2, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP n_ciclos_on2.
DSP Report: operator n_ciclos_on2 is absorbed into DSP n_ciclos_on2.
DSP Report: operator n_ciclos_on2 is absorbed into DSP n_ciclos_on2.
WARNING: [Synth 8-3331] design contBCD has unconnected port num_maxi[31]
INFO: [Synth 8-3886] merging instance 'pwm_inst/aux1_reg[28]' (FDR) to 'pwm_inst/aux1_reg[31]'
INFO: [Synth 8-3886] merging instance 'pwm_inst/aux1_reg[29]' (FDR) to 'pwm_inst/aux1_reg[31]'
INFO: [Synth 8-3886] merging instance 'pwm_inst/aux1_reg[30]' (FDR) to 'pwm_inst/aux1_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pwm_inst/\aux1_reg[31] )
WARNING: [Synth 8-3332] Sequential element (aux1_reg[31]) is unused and will be removed from module pwm.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 809.977 ; gain = 488.410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping     | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|pwm         | A*B             | 15     | 15     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pwm         | A2*B            | 18     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|pwm         | (PCIN>>17)+A2*B | 15     | 15     | -      | -      | 15     | 1    | 0    | -    | -    | -     | 0    | 0    | 
+------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'mmc_inst/clk_out1' to pin 'mmc_inst/bbstub_clk_out1/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 856.043 ; gain = 534.477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 880.836 ; gain = 559.270
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 885.691 ; gain = 564.125
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 885.691 ; gain = 564.125
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 885.691 ; gain = 564.125
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 885.691 ; gain = 564.125
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 885.691 ; gain = 564.125
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 885.691 ; gain = 564.125
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 885.691 ; gain = 564.125
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |vio_0         |         1|
|2     |clk_wiz_0     |         1|
|3     |ila_0         |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-----------------+------+
|      |Cell             |Count |
+------+-----------------+------+
|1     |clk_wiz_0_bbox_1 |     1|
|2     |ila_0_bbox_2     |     1|
|3     |vio_0_bbox_0     |     1|
|4     |CARRY4           |   365|
|5     |DSP48E1_1        |     3|
|6     |LUT1             |   124|
|7     |LUT2             |    95|
|8     |LUT3             |  1034|
|9     |LUT4             |    57|
|10    |LUT5             |    96|
|11    |LUT6             |   293|
|12    |FDRE             |    62|
+------+-----------------+------+

Report Instance Areas: 
+------+-----------------+--------+------+
|      |Instance         |Module  |Cells |
+------+-----------------+--------+------+
|1     |top              |        |  2197|
|2     |  pwm_inst       |pwm     |  2129|
|3     |    contBCD_inst |contBCD |   162|
|4     |      reg_inst   |\reg    |   123|
+------+-----------------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 885.691 ; gain = 564.125
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 7 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:28 . Memory (MB): peak = 885.691 ; gain = 226.395
Synthesis Optimization Complete : Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 885.691 ; gain = 564.125
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 368 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'pwm_mmc' is not ideal for floorplanning, since the cellview 'pwm' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
36 Infos, 11 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:40 . Memory (MB): peak = 885.691 ; gain = 565.832
INFO: [Common 17-1381] The checkpoint 'D:/Especialidad sistemas embebidos UBA/Circuitos_logicos_pro/Clase_1/pwm/Sintesis/pwm.runs/synth_1/pwm_mmc.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file pwm_mmc_utilization_synth.rpt -pb pwm_mmc_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 885.691 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Apr 23 23:35:15 2024...
