INFO: [VRFC 10-163] Analyzing VHDL file "/home/chrispy/workspace/cod_lab4/cod_lab4.srcs/sources_1/new/add_sub_16.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'adder_16'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/chrispy/workspace/cod_lab4/cod_lab4.srcs/sources_1/new/adder_subtractor_16.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'adder_subtractor_16'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/chrispy/workspace/cod_lab4/cod_lab4.srcs/sources_1/new/and_16.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'and_16'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/chrispy/workspace/cod_lab4/cod_lab4.srcs/sources_1/new/not_16.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'not_16'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/chrispy/workspace/cod_lab4/cod_lab4.srcs/sources_1/new/or_16.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'or_16'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/chrispy/workspace/cod_lab4/cod_lab4.srcs/sources_1/new/xor_16.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'xor_16'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/chrispy/workspace/cod_lab4/cod_lab4.srcs/sources_1/new/sll_16.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sll_16'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/chrispy/workspace/cod_lab4/cod_lab4.srcs/sources_1/new/srl_16.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'srl_16'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/chrispy/workspace/cod_lab4/cod_lab4.srcs/sources_1/new/sra_16.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sra_16'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/chrispy/workspace/cod_lab4/cod_lab4.srcs/sources_1/new/Mux8to1_16.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Mux8to1_16'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/chrispy/workspace/cod_lab4/cod_lab4.srcs/sources_1/new/ALU_16.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ALU_16'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/chrispy/workspace/cod_lab4/cod_lab4.srcs/sim_1/new/ALU_16_testbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ALU_16_testbench'
