/*
 * DO NOT EDIT THIS FILE!
 * This file is auto-generated from the registers file.
 * Edits to this file will be lost when it is regenerated.
 *
 * $Id: $
 * $Copyright: (c) 2016 Broadcom.
 * Broadcom Proprietary and Confidential. All rights reserved.$
 *
 * File:        allregs_q.i
 * Purpose:     Independent register descriptions.
 */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_QBLOCK_NEXT_MEMDEBUGr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2a080021,
        0,
        9,
        soc_QBLOCK_NEXT_MEMDEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_QBLOCK_NEXT_MEMDEBUG_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xaa001300,
        0,
        1,
        soc_PKTHDRMEMDEBUG_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_QBLOCK_NEXT_MEMDEBUG_BCM56270_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xaa001200,
        0,
        1,
        soc_AGINGCTRMEMDEBUG_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_QBLOCK_NEXT_MEMDEBUG_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xaa001f00,
        0,
        1,
        soc_FT_CNTR_RAM_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_QBLOCK_NEXT_MEM_ECC_STATUS_0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2a080032,
        0,
        1,
        soc_EB_CCP_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_QBLOCK_NEXT_MEM_ECC_STATUS_1r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2a080033,
        0,
        1,
        soc_EB_CCP_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_QBLOCK_NEXT_MEM_ECC_STATUS_2r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2a080034,
        0,
        1,
        soc_EB_CCP_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_QBLOCK_NEXT_MEM_ECC_STATUS_3r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2a080035,
        0,
        1,
        soc_EB_CCP_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_QBLOCK_NEXT_MEM_ECC_STATUS_4r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2a080036,
        0,
        1,
        soc_EB_CCP_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_QBLOCK_NEXT_MEM_ECC_STATUS_5r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2a080037,
        0,
        1,
        soc_EB_CCP_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_QBLOCK_NEXT_MEM_ECC_STATUS_6r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2a080038,
        0,
        1,
        soc_EB_CCP_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_QBLOCK_NEXT_MEM_ECC_STATUS_7r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2a080039,
        0,
        1,
        soc_EB_CCP_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_QBLOCK_NEXT_MEM_ECC_STATUS_0_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xaa001500,
        0,
        1,
        soc_MMU_REPL_HEAD_TBL_ECC_STATUS_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_QBLOCK_NEXT_MEM_ECC_STATUS_0_BCM56270_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xaa001400,
        0,
        1,
        soc_CTR_FLEX_CNT_ECC_STATUS_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_QBLOCK_NEXT_MEM_ECC_STATUS_0_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xaa003000,
        0,
        1,
        soc_CTR_FLEX_CNT_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_QBLOCK_NEXT_MEM_ECC_STATUS_1_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xaa003100,
        0,
        1,
        soc_CTR_FLEX_CNT_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_QBLOCK_NEXT_MEM_ECC_STATUS_2_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xaa003200,
        0,
        1,
        soc_CTR_FLEX_CNT_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_QBLOCK_NEXT_MEM_ECC_STATUS_3_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xaa003300,
        0,
        1,
        soc_CTR_FLEX_CNT_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_QBLOCK_NEXT_MEM_ECC_STATUS_4_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xaa003400,
        0,
        1,
        soc_CTR_FLEX_CNT_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_QBLOCK_NEXT_MEM_ECC_STATUS_5_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xaa003500,
        0,
        1,
        soc_CTR_FLEX_CNT_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_QBLOCK_NEXT_MEM_ECC_STATUS_6_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xaa003600,
        0,
        1,
        soc_CTR_FLEX_CNT_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_QBLOCK_NEXT_MEM_ECC_STATUS_7_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xaa003700,
        0,
        1,
        soc_CTR_FLEX_CNT_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_QCN_CNM_PRP_CNTr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x9a004000,
        0,
        1,
        soc_ECC_SINGLE_BIT_ERRORS_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_QCN_CNM_PRP_CNT_BCM56560_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x5e004000,
        0,
        1,
        soc_ICFG_INTR_COUNTER_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_QCN_CNM_PRP_CNT_BCM56850_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x5e004000,
        0,
        1,
        soc_ECC_SINGLE_BIT_ERRORS_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_QCN_CNM_PRP_CTRLr */
        soc_block_list[5],
        soc_portreg,
        1,
        0x38001000,
        0,
        2,
        soc_QCN_CNM_PRP_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_QCN_CNM_PRP_CTRL_BCM56560_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0x54007c00,
        0,
        2,
        soc_QCN_CNM_PRP_CTRL_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_QCN_CNM_PRP_CTRL_BCM56850_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0x44007c00,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        2,
        soc_QCN_CNM_PRP_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_REG_INT_QCN_CNM_PRP_CTRL_BCM56860_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0x54007c00,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        2,
        soc_QCN_CNM_PRP_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_QCN_CNM_PRP_DLF_COUNTr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x3a000a00,
        0,
        1,
        soc_QCN_CNM_PRP_DLF_COUNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_QCN_CNM_PRP_DLF_COUNT_BCM56560_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x56007b00,
        0,
        1,
        soc_QCN_CNM_PRP_DLF_COUNT_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_QCN_CNM_PRP_DLF_COUNT_BCM56850_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x46007b00,
        (6 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_QCN_CNM_PRP_DLF_COUNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_REG_INT_QCN_CNM_PRP_DLF_COUNT_BCM56860_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x56007b00,
        (6 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_QCN_CNM_PRP_DLF_COUNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_QCN_CNM_PRP_DLF_COUNT_Xr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x46007b00,
        (1 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_QCN_CNM_PRP_DLF_COUNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_REG_INT_QCN_CNM_PRP_DLF_COUNT_X_BCM56860_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x56007b00,
        (1 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_QCN_CNM_PRP_DLF_COUNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_QCN_CNM_PRP_DLF_COUNT_Yr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x46007b00,
        (2 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_QCN_CNM_PRP_DLF_COUNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_REG_INT_QCN_CNM_PRP_DLF_COUNT_Y_BCM56860_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x56007b00,
        (2 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_QCN_CNM_PRP_DLF_COUNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_QCN_CNM_RVD_TBL_ECC_ERR1r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x9a004800,
        0,
        3,
        soc_QCN_CNM_RVD_TBL_ECC_ERR1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_QCN_CNM_RVD_TBL_ECC_ERR2r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x9a004900,
        0,
        3,
        soc_QCN_CNM_RVD_TBL_ECC_ERR1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_QCN_CNM_TIMER_TBL_ECC_ERR1r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x9a004600,
        0,
        3,
        soc_QCN_CNM_RVD_TBL_ECC_ERR1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_QCN_CNM_TIMER_TBL_ECC_ERR2r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x9a004700,
        0,
        3,
        soc_QCN_CNM_RVD_TBL_ECC_ERR1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_QCN_PFC_STATEr */
        soc_block_list[4],
        soc_portreg,
        1,
        0x98003000,
        0,
        1,
        soc_CHFC2PFC_STATE_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_QCN_PFC_STATE_BCM56560_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0x5c003000,
        0,
        1,
        soc_CHFC2PFC_STATE_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        86,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_QCN_PFC_STATE_BCM56850_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0x5c003000,
        0,
        1,
        soc_CHFC2PFC_STATE_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        72,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_QCN_TBID_TBL_ECC_ERR1r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x9a004200,
        0,
        3,
        soc_CHFC_TC2PRI_TBL_ECC_ERR1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_QCN_TBID_TBL_ECC_ERR2r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x9a004300,
        0,
        3,
        soc_CHFC_TC2PRI_TBL_ECC_ERR1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_QCN_TOV_TBL_ECC_ERR1r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x9a004400,
        0,
        3,
        soc_QCN_TOV_TBL_ECC_ERR1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_QCN_TOV_TBL_ECC_ERR2r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x9a004500,
        0,
        3,
        soc_QCN_TOV_TBL_ECC_ERR1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_QDB_MEM_DEBUG_TMr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x12002700,
        0,
        6,
        soc_QDB_MEM_DEBUG_TMr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_QDB_MEM_DEBUG_TM_BCM56560_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x12002600,
        0,
        4,
        soc_QDB_MEM_DEBUG_TM_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_REG_INT_QDB_MEM_DEBUG_TM_BCM56860_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x12002700,
        0,
        6,
        soc_QDB_MEM_DEBUG_TM_BCM56860_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_QDB_MEM_DEBUG_TM_BCM56960_A0r */
        soc_block_list[161],
        soc_xpereg,
        1,
        0xa802700,
        (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        8,
        soc_QDB_MEM_DEBUG_TM_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_QDB_MEM_DEBUG_TM_BCM56970_A0r */
        soc_block_list[161],
        soc_xpereg,
        1,
        0x6802700,
        (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        8,
        soc_QDB_MEM_DEBUG_TM_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_QENTRY_LOWER_MEMDEBUG_0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2a08001f,
        0,
        4,
        soc_QENTRY_LOWER_MEMDEBUG_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_QENTRY_LOWER_MEMDEBUG_1r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2a080020,
        0,
        14,
        soc_QENTRY_LOWER_MEMDEBUG_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_QENTRY_LOWER_MEMDEBUG_0_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xaa001e00,
        0,
        2,
        soc_QENTRY_LOWER_MEMDEBUG_0_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_QENTRY_LOWER_MEM_ECC_STATUS_0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2a08002a,
        0,
        1,
        soc_EB_CCP_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_QENTRY_LOWER_MEM_ECC_STATUS_1r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2a08002b,
        0,
        1,
        soc_EB_CCP_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_QENTRY_LOWER_MEM_ECC_STATUS_2r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2a08002c,
        0,
        1,
        soc_EB_CCP_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_QENTRY_LOWER_MEM_ECC_STATUS_3r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2a08002d,
        0,
        1,
        soc_EB_CCP_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_QENTRY_LOWER_MEM_ECC_STATUS_4r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2a08002e,
        0,
        1,
        soc_EB_CCP_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_QENTRY_LOWER_MEM_ECC_STATUS_5r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2a08002f,
        0,
        1,
        soc_EB_CCP_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_QENTRY_LOWER_MEM_ECC_STATUS_6r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2a080030,
        0,
        1,
        soc_EB_CCP_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_QENTRY_LOWER_MEM_ECC_STATUS_7r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2a080031,
        0,
        1,
        soc_EB_CCP_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_QENTRY_LOWER_MEM_ECC_STATUS_0_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xaa002800,
        0,
        1,
        soc_CTR_FLEX_CNT_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_QENTRY_LOWER_MEM_ECC_STATUS_1_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xaa002900,
        0,
        1,
        soc_CTR_FLEX_CNT_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_QENTRY_LOWER_MEM_ECC_STATUS_2_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xaa002a00,
        0,
        1,
        soc_CTR_FLEX_CNT_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_QENTRY_LOWER_MEM_ECC_STATUS_3_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xaa002b00,
        0,
        1,
        soc_CTR_FLEX_CNT_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_QENTRY_LOWER_MEM_ECC_STATUS_4_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xaa002c00,
        0,
        1,
        soc_CTR_FLEX_CNT_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_QENTRY_LOWER_MEM_ECC_STATUS_5_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xaa002d00,
        0,
        1,
        soc_CTR_FLEX_CNT_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_QENTRY_LOWER_MEM_ECC_STATUS_6_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xaa002e00,
        0,
        1,
        soc_CTR_FLEX_CNT_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_QENTRY_LOWER_MEM_ECC_STATUS_7_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xaa002f00,
        0,
        1,
        soc_CTR_FLEX_CNT_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_QENTRY_L_MEMDEBUGr */
        soc_block_list[4],
        soc_genreg,
        1,
        0xaa001200,
        0,
        1,
        soc_PKTHDRMEMDEBUG_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_QENTRY_L_MEMDEBUG_BCM56270_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xaa001100,
        0,
        1,
        soc_AGINGCTRMEMDEBUG_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_QENTRY_MEM_ECC_STATUS_0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xaa001400,
        0,
        1,
        soc_QENTRY_MEM_ECC_STATUS_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_QENTRY_MEM_ECC_STATUS_0_BCM56270_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xaa001300,
        0,
        1,
        soc_MMU_CCPE_MEM_ECC_STATUS_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_QENTRY_UPPER_MEMDEBUG_0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2a08001d,
        0,
        4,
        soc_QENTRY_LOWER_MEMDEBUG_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_QENTRY_UPPER_MEMDEBUG_1r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2a08001e,
        0,
        14,
        soc_QENTRY_LOWER_MEMDEBUG_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_QENTRY_UPPER_MEMDEBUG_0_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xaa001d00,
        0,
        2,
        soc_QENTRY_LOWER_MEMDEBUG_0_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_QENTRY_UPPER_MEM_ECC_STATUS_0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2a080022,
        0,
        1,
        soc_EB_CELL_DATA_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_QENTRY_UPPER_MEM_ECC_STATUS_1r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2a080023,
        0,
        1,
        soc_EB_CELL_DATA_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_QENTRY_UPPER_MEM_ECC_STATUS_2r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2a080024,
        0,
        1,
        soc_EB_CELL_DATA_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_QENTRY_UPPER_MEM_ECC_STATUS_3r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2a080025,
        0,
        1,
        soc_EB_CELL_DATA_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_QENTRY_UPPER_MEM_ECC_STATUS_4r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2a080026,
        0,
        1,
        soc_EB_CELL_DATA_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_QENTRY_UPPER_MEM_ECC_STATUS_5r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2a080027,
        0,
        1,
        soc_EB_CELL_DATA_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_QENTRY_UPPER_MEM_ECC_STATUS_6r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2a080028,
        0,
        1,
        soc_EB_CELL_DATA_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_QENTRY_UPPER_MEM_ECC_STATUS_7r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2a080029,
        0,
        1,
        soc_EB_CELL_DATA_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_QENTRY_UPPER_MEM_ECC_STATUS_0_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xaa002000,
        0,
        1,
        soc_MMU_REPL_HEAD_TBL_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_QENTRY_UPPER_MEM_ECC_STATUS_1_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xaa002100,
        0,
        1,
        soc_MMU_REPL_HEAD_TBL_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_QENTRY_UPPER_MEM_ECC_STATUS_2_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xaa002200,
        0,
        1,
        soc_MMU_REPL_HEAD_TBL_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_QENTRY_UPPER_MEM_ECC_STATUS_3_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xaa002300,
        0,
        1,
        soc_MMU_REPL_HEAD_TBL_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_QENTRY_UPPER_MEM_ECC_STATUS_4_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xaa002400,
        0,
        1,
        soc_MMU_REPL_HEAD_TBL_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_QENTRY_UPPER_MEM_ECC_STATUS_5_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xaa002500,
        0,
        1,
        soc_MMU_REPL_HEAD_TBL_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_QENTRY_UPPER_MEM_ECC_STATUS_6_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xaa002600,
        0,
        1,
        soc_MMU_REPL_HEAD_TBL_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_QENTRY_UPPER_MEM_ECC_STATUS_7_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xaa002700,
        0,
        1,
        soc_MMU_REPL_HEAD_TBL_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_QENTRY_U_MEMDEBUGr */
        soc_block_list[4],
        soc_genreg,
        1,
        0xaa001100,
        0,
        1,
        soc_PKTHDRMEMDEBUG_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_QE_INTEROP_CONFIGr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x308001a,
        0,
        1,
        soc_QE_INTEROP_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QE_TYPE_CHANNEL_MASK_A0_HIr */
        soc_block_list[19],
        soc_genreg,
        1,
        0x80036,
        0,
        1,
        soc_QE_TYPE_CHANNEL_MASK_A0_HIr_fields,
        SOC_RESET_VAL_DEC(0x00003fff, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QE_TYPE_CHANNEL_MASK_A0_LOr */
        soc_block_list[19],
        soc_genreg,
        1,
        0x80037,
        0,
        1,
        soc_QE_TYPE_CHANNEL_MASK_A0_LOr_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QE_TYPE_CHANNEL_MASK_A1_HIr */
        soc_block_list[19],
        soc_genreg,
        1,
        0x80038,
        0,
        1,
        soc_QE_TYPE_CHANNEL_MASK_A1_HIr_fields,
        SOC_RESET_VAL_DEC(0x00003fff, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QE_TYPE_CHANNEL_MASK_A1_LOr */
        soc_block_list[19],
        soc_genreg,
        1,
        0x80039,
        0,
        1,
        soc_QE_TYPE_CHANNEL_MASK_A1_LOr_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QE_TYPE_CHANNEL_MASK_A2_HIr */
        soc_block_list[19],
        soc_genreg,
        1,
        0x8003a,
        0,
        1,
        soc_QE_TYPE_CHANNEL_MASK_A2_HIr_fields,
        SOC_RESET_VAL_DEC(0x00003fff, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QE_TYPE_CHANNEL_MASK_A2_LOr */
        soc_block_list[19],
        soc_genreg,
        1,
        0x8003b,
        0,
        1,
        soc_QE_TYPE_CHANNEL_MASK_A2_LOr_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QE_TYPE_CHANNEL_MASK_A3_HIr */
        soc_block_list[19],
        soc_genreg,
        1,
        0x8003c,
        0,
        1,
        soc_QE_TYPE_CHANNEL_MASK_A3_HIr_fields,
        SOC_RESET_VAL_DEC(0x00003fff, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QE_TYPE_CHANNEL_MASK_A3_LOr */
        soc_block_list[19],
        soc_genreg,
        1,
        0x8003d,
        0,
        1,
        soc_QE_TYPE_CHANNEL_MASK_A3_LOr_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QE_TYPE_CHANNEL_MASK_B0_HIr */
        soc_block_list[19],
        soc_genreg,
        1,
        0x8003e,
        0,
        1,
        soc_QE_TYPE_CHANNEL_MASK_B0_HIr_fields,
        SOC_RESET_VAL_DEC(0x00003fff, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QE_TYPE_CHANNEL_MASK_B0_LOr */
        soc_block_list[19],
        soc_genreg,
        1,
        0x8003f,
        0,
        1,
        soc_QE_TYPE_CHANNEL_MASK_B0_LOr_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QE_TYPE_CHANNEL_MASK_B1_HIr */
        soc_block_list[19],
        soc_genreg,
        1,
        0x80040,
        0,
        1,
        soc_QE_TYPE_CHANNEL_MASK_B1_HIr_fields,
        SOC_RESET_VAL_DEC(0x00003fff, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QE_TYPE_CHANNEL_MASK_B1_LOr */
        soc_block_list[19],
        soc_genreg,
        1,
        0x80041,
        0,
        1,
        soc_QE_TYPE_CHANNEL_MASK_B1_LOr_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QE_TYPE_CHANNEL_MASK_B2_HIr */
        soc_block_list[19],
        soc_genreg,
        1,
        0x80042,
        0,
        1,
        soc_QE_TYPE_CHANNEL_MASK_B2_HIr_fields,
        SOC_RESET_VAL_DEC(0x00003fff, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QE_TYPE_CHANNEL_MASK_B2_LOr */
        soc_block_list[19],
        soc_genreg,
        1,
        0x80043,
        0,
        1,
        soc_QE_TYPE_CHANNEL_MASK_B2_LOr_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QE_TYPE_CHANNEL_MASK_B3_HIr */
        soc_block_list[19],
        soc_genreg,
        1,
        0x80044,
        0,
        1,
        soc_QE_TYPE_CHANNEL_MASK_B3_HIr_fields,
        SOC_RESET_VAL_DEC(0x00003fff, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QE_TYPE_CHANNEL_MASK_B3_LOr */
        soc_block_list[19],
        soc_genreg,
        1,
        0x80045,
        0,
        1,
        soc_QE_TYPE_CHANNEL_MASK_B3_LOr_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_QGPORT_CONFIGr */
        soc_block_list[13],
        soc_genreg,
        1,
        0x80d00,
        0,
        2,
        soc_GPORT_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_QGPORT_MAC_XGXS_CTRLr */
        soc_block_list[13],
        soc_genreg,
        1,
        0x80d01,
        0,
        11,
        soc_MAC_XGXS_CTRL_BCM56800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_QGPORT_MAC_XGXS_STAT_GS0r */
        soc_block_list[13],
        soc_genreg,
        1,
        0x80d02,
        SOC_REG_FLAG_RO,
        22,
        soc_MAC_XGXS_STAT_BCM56800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_QGPORT_MAC_XGXS_STAT_GS1r */
        soc_block_list[13],
        soc_genreg,
        1,
        0x80d03,
        SOC_REG_FLAG_RO,
        22,
        soc_MAC_XGXS_STAT_BCM56800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_QGPORT_MAC_XGXS_STAT_GS2r */
        soc_block_list[13],
        soc_genreg,
        1,
        0x80d04,
        SOC_REG_FLAG_RO,
        22,
        soc_MAC_XGXS_STAT_BCM56800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_QGPORT_MAC_XGXS_STAT_GS3r */
        soc_block_list[13],
        soc_genreg,
        1,
        0x80d05,
        SOC_REG_FLAG_RO,
        22,
        soc_MAC_XGXS_STAT_BCM56800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QMA_BP_SYNCr */
        soc_block_list[18],
        soc_genreg,
        1,
        0x80023,
        0,
        3,
        soc_QMA_BP_SYNCr_fields,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QMA_CONFIG0r */
        soc_block_list[18],
        soc_genreg,
        1,
        0x80001,
        0,
        5,
        soc_QMA_CONFIG0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000f1, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QMA_CONFIG1r */
        soc_block_list[18],
        soc_genreg,
        1,
        0x80002,
        0,
        2,
        soc_QMA_CONFIG1r_fields,
        SOC_RESET_VAL_DEC(0x00050000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QMA_DEBUG1r */
        soc_block_list[18],
        soc_genreg,
        1,
        0x80011,
        0,
        4,
        soc_QMA_DEBUG1r_fields,
        SOC_RESET_VAL_DEC(0x005fffe8, 0x00000000)
        SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QMA_DEBUG2r */
        soc_block_list[18],
        soc_genreg,
        1,
        0x80012,
        0,
        1,
        soc_QMA_DEBUG2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QMA_ECC_DEBUG0r */
        soc_block_list[18],
        soc_genreg,
        1,
        0x80016,
        0,
        18,
        soc_QMA_ECC_DEBUG0r_fields,
        SOC_RESET_VAL_DEC(0x00011555, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QMA_ECC_ERROR0r */
        soc_block_list[18],
        soc_genreg,
        1,
        0x80017,
        0,
        22,
        soc_QMA_ECC_ERROR0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QMA_ECC_ERROR0_MASKr */
        soc_block_list[18],
        soc_genreg,
        1,
        0x80018,
        0,
        22,
        soc_QMA_ECC_ERROR0_MASKr_fields,
        SOC_RESET_VAL_DEC(0x003fffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QMA_ERROR0r */
        soc_block_list[18],
        soc_genreg,
        1,
        0x80008,
        0,
        1,
        soc_QMA_ERROR0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QMA_ERROR1r */
        soc_block_list[18],
        soc_genreg,
        1,
        0x8000a,
        0,
        2,
        soc_QMA_ERROR1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0)
    { /* SOC_REG_INT_QMA_ERROR2r */
        soc_block_list[18],
        soc_genreg,
        1,
        0x8000c,
        0,
        6,
        soc_QMA_ERROR2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QMA_ERROR0_MASKr */
        soc_block_list[18],
        soc_genreg,
        1,
        0x80009,
        0,
        1,
        soc_QMA_ERROR0_MASKr_fields,
        SOC_RESET_VAL_DEC(0x0000ffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QMA_ERROR1_MASKr */
        soc_block_list[18],
        soc_genreg,
        1,
        0x8000b,
        0,
        2,
        soc_QMA_ERROR1_MASKr_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_C0)
    { /* SOC_REG_INT_QMA_ERROR2_BCM88230_C0r */
        soc_block_list[18],
        soc_genreg,
        1,
        0x8000c,
        0,
        7,
        soc_QMA_ERROR2_BCM88230_C0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0)
    { /* SOC_REG_INT_QMA_ERROR2_MASKr */
        soc_block_list[18],
        soc_genreg,
        1,
        0x8000d,
        0,
        6,
        soc_QMA_ERROR2_MASKr_fields,
        SOC_RESET_VAL_DEC(0x0000003f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_C0)
    { /* SOC_REG_INT_QMA_ERROR2_MASK_BCM88230_C0r */
        soc_block_list[18],
        soc_genreg,
        1,
        0x8000d,
        0,
        7,
        soc_QMA_ERROR2_MASK_BCM88230_C0r_fields,
        SOC_RESET_VAL_DEC(0x0000007f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QMA_HALT_CFGr */
        soc_block_list[18],
        soc_genreg,
        1,
        0x80010,
        0,
        7,
        soc_QMA_HALT_CFGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QMA_IFENQR_DEBUGr */
        soc_block_list[18],
        soc_genreg,
        1,
        0x80026,
        0,
        5,
        soc_QMA_IFENQR_DEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000420, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QMA_LQ_WRED_PDROP0r */
        soc_block_list[18],
        soc_genreg,
        1,
        0x80006,
        0,
        2,
        soc_QMA_LQ_WRED_PDROP0r_fields,
        SOC_RESET_VAL_DEC(0x000fffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QMA_LQ_WRED_PDROP1r */
        soc_block_list[18],
        soc_genreg,
        1,
        0x80007,
        0,
        2,
        soc_QMA_LQ_WRED_PDROP1r_fields,
        SOC_RESET_VAL_DEC(0x000fffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QMA_QBUFFSPROFILE_ECC_STATUSr */
        soc_block_list[18],
        soc_genreg,
        1,
        0x80019,
        0,
        2,
        soc_QMA_QBUFFSPROFILE_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QMA_QS_SB_DEBUGr */
        soc_block_list[18],
        soc_genreg,
        1,
        0x80014,
        0,
        5,
        soc_CI0_TX_SB_DEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QMA_Q_MAX_BUFFS_ECC_STATUSr */
        soc_block_list[18],
        soc_genreg,
        1,
        0x8001b,
        0,
        1,
        soc_EP_REQP_BUFFER_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QMA_Q_MIN_BUFFS_ECC_STATUSr */
        soc_block_list[18],
        soc_genreg,
        1,
        0x8001c,
        0,
        1,
        soc_EP_REQP_BUFFER_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QMA_RAM_TM0r */
        soc_block_list[18],
        soc_genreg,
        1,
        0x80022,
        0,
        9,
        soc_QMA_RAM_TM0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QMA_RAM_TM1r */
        soc_block_list[18],
        soc_genreg,
        1,
        0x80024,
        0,
        1,
        soc_QMA_RAM_TM1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QMA_RANDGEN_ECC_STATUSr */
        soc_block_list[18],
        soc_genreg,
        1,
        0x80020,
        0,
        3,
        soc_QMA_RANDGEN_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QMA_RAND_DEBUGr */
        soc_block_list[18],
        soc_genreg,
        1,
        0x80013,
        0,
        1,
        soc_QMA_RAND_DEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QMA_RBENQR_DEBUGr */
        soc_block_list[18],
        soc_genreg,
        1,
        0x80025,
        0,
        4,
        soc_QMA_RBENQR_DEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QMA_RBENQR_FIFO_ECC_STATUSr */
        soc_block_list[18],
        soc_genreg,
        1,
        0x8001f,
        0,
        1,
        soc_QMA_RBENQR_FIFO_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00078000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QMA_RB_SB_DEBUGr */
        soc_block_list[18],
        soc_genreg,
        1,
        0x80015,
        0,
        5,
        soc_CI0_TX_SB_DEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QMA_SW_RESETr */
        soc_block_list[18],
        soc_genreg,
        1,
        0x80000,
        0,
        1,
        soc_QMA_SW_RESETr_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QMA_TAG_DEBUGr */
        soc_block_list[18],
        soc_genreg,
        1,
        0x80021,
        0,
        5,
        soc_QMA_TAG_DEBUGr_fields,
        SOC_RESET_VAL_DEC(0x02000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QMA_VOQ_WRED_PDROP0r */
        soc_block_list[18],
        soc_genreg,
        1,
        0x80004,
        0,
        2,
        soc_QMA_VOQ_WRED_PDROP0r_fields,
        SOC_RESET_VAL_DEC(0x000fffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QMA_VOQ_WRED_PDROP1r */
        soc_block_list[18],
        soc_genreg,
        1,
        0x80005,
        0,
        2,
        soc_QMA_VOQ_WRED_PDROP1r_fields,
        SOC_RESET_VAL_DEC(0x000fffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QMA_VOQ_WRED_STATE_ECC_STATUSr */
        soc_block_list[18],
        soc_genreg,
        1,
        0x8001e,
        0,
        1,
        soc_EB_CELL_DATA_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QMA_WREDCURVE_ECC_STATUSr */
        soc_block_list[18],
        soc_genreg,
        1,
        0x8001a,
        0,
        1,
        soc_QMA_WREDCURVE_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QMA_WRED_AVG_QUEUE_LENGTH_ECC_STATUSr */
        soc_block_list[18],
        soc_genreg,
        1,
        0x8001d,
        0,
        1,
        soc_EB_CELL_DATA_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QMA_WRED_CONFIGr */
        soc_block_list[18],
        soc_genreg,
        1,
        0x80003,
        0,
        11,
        soc_QMA_WRED_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x01bc0000, 0x00000000)
        SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QMB_ALLOCBUFFSCNT_ECC_STATUSr */
        soc_block_list[25],
        soc_genreg,
        1,
        0x80031,
        0,
        2,
        soc_QMA_QBUFFSPROFILE_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QMB_ARB_DEBUGr */
        soc_block_list[25],
        soc_genreg,
        1,
        0x8005e,
        0,
        9,
        soc_QMB_ARB_DEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QMB_BUFFER_LIST_A_ECC_STATUSr */
        soc_block_list[25],
        soc_genreg,
        1,
        0x80036,
        0,
        2,
        soc_QMB_BUFFER_LIST_A_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QMB_BUFFER_LIST_B_ECC_STATUSr */
        soc_block_list[25],
        soc_genreg,
        1,
        0x80037,
        0,
        2,
        soc_QMB_BUFFER_LIST_B_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QMB_BUFFER_LIST_C_ECC_STATUSr */
        soc_block_list[25],
        soc_genreg,
        1,
        0x80038,
        0,
        2,
        soc_QMB_BUFFER_LIST_C_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QMB_BUFFER_LIST_D_ECC_STATUSr */
        soc_block_list[25],
        soc_genreg,
        1,
        0x80039,
        0,
        2,
        soc_QMB_BUFFER_LIST_D_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QMB_CONFIG0r */
        soc_block_list[25],
        soc_genreg,
        1,
        0x80001,
        0,
        6,
        soc_QMB_CONFIG0r_fields,
        SOC_RESET_VAL_DEC(0x00000005, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QMB_CONFIG1r */
        soc_block_list[25],
        soc_genreg,
        1,
        0x80002,
        0,
        1,
        soc_QMB_CONFIG1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QMB_CONFIG2r */
        soc_block_list[25],
        soc_genreg,
        1,
        0x80003,
        0,
        4,
        soc_QMB_CONFIG2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QMB_CONFIG3r */
        soc_block_list[25],
        soc_genreg,
        1,
        0x80004,
        0,
        4,
        soc_QMB_CONFIG3r_fields,
        SOC_RESET_VAL_DEC(0x00200000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QMB_DEBUG0r */
        soc_block_list[25],
        soc_genreg,
        1,
        0x80022,
        0,
        2,
        soc_QMB_DEBUG0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0013ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QMB_DEBUG1r */
        soc_block_list[25],
        soc_genreg,
        1,
        0x80023,
        0,
        4,
        soc_QMB_DEBUG1r_fields,
        SOC_RESET_VAL_DEC(0x0001fffe, 0x00000000)
        SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QMB_DEBUG2r */
        soc_block_list[25],
        soc_genreg,
        1,
        0x80024,
        0,
        3,
        soc_QMB_DEBUG2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QMB_DEBUG_CNT0r */
        soc_block_list[25],
        soc_genreg,
        1,
        0x8004a,
        0,
        2,
        soc_QMB_DEBUG_CNT0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QMB_DEBUG_CNT1r */
        soc_block_list[25],
        soc_genreg,
        1,
        0x8004b,
        0,
        2,
        soc_QMB_DEBUG_CNT1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QMB_DEBUG_CNT2r */
        soc_block_list[25],
        soc_genreg,
        1,
        0x8004c,
        0,
        2,
        soc_QMB_DEBUG_CNT2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QMB_DEBUG_CNT3r */
        soc_block_list[25],
        soc_genreg,
        1,
        0x8004d,
        0,
        2,
        soc_QMB_DEBUG_CNT3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QMB_DEBUG_CNT4r */
        soc_block_list[25],
        soc_genreg,
        1,
        0x8004e,
        0,
        1,
        soc_QMB_DEBUG_CNT4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QMB_DEBUG_CNT5r */
        soc_block_list[25],
        soc_genreg,
        1,
        0x8004f,
        0,
        1,
        soc_QMB_DEBUG_CNT5r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QMB_DEBUG_CNT6r */
        soc_block_list[25],
        soc_genreg,
        1,
        0x80050,
        0,
        2,
        soc_QMB_DEBUG_CNT6r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QMB_DEBUG_CNT7r */
        soc_block_list[25],
        soc_genreg,
        1,
        0x80051,
        0,
        2,
        soc_QMB_DEBUG_CNT7r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QMB_DEQD_SB_DEBUGr */
        soc_block_list[25],
        soc_genreg,
        1,
        0x8002b,
        0,
        5,
        soc_CI0_TX_SB_DEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0)
    { /* SOC_REG_INT_QMB_ECC_DEBUG0r */
        soc_block_list[25],
        soc_genreg,
        1,
        0x8002c,
        0,
        28,
        soc_QMB_ECC_DEBUG0r_fields,
        SOC_RESET_VAL_DEC(0x05555555, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_C0)
    { /* SOC_REG_INT_QMB_ECC_DEBUG0_BCM88230_C0r */
        soc_block_list[25],
        soc_genreg,
        1,
        0x8002c,
        0,
        30,
        soc_QMB_ECC_DEBUG0_BCM88230_C0r_fields,
        SOC_RESET_VAL_DEC(0x15555555, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QMB_ECC_ERROR0r */
        soc_block_list[25],
        soc_genreg,
        1,
        0x8002d,
        0,
        32,
        soc_QMB_ECC_ERROR0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0)
    { /* SOC_REG_INT_QMB_ECC_ERROR1r */
        soc_block_list[25],
        soc_genreg,
        1,
        0x8002f,
        0,
        16,
        soc_QMB_ECC_ERROR1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QMB_ECC_ERROR0_MASKr */
        soc_block_list[25],
        soc_genreg,
        1,
        0x8002e,
        0,
        32,
        soc_QMB_ECC_ERROR0_MASKr_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_C0)
    { /* SOC_REG_INT_QMB_ECC_ERROR1_BCM88230_C0r */
        soc_block_list[25],
        soc_genreg,
        1,
        0x8002f,
        0,
        18,
        soc_QMB_ECC_ERROR1_BCM88230_C0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0)
    { /* SOC_REG_INT_QMB_ECC_ERROR1_MASKr */
        soc_block_list[25],
        soc_genreg,
        1,
        0x80030,
        0,
        16,
        soc_QMB_ECC_ERROR1_MASKr_fields,
        SOC_RESET_VAL_DEC(0x0000ffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_C0)
    { /* SOC_REG_INT_QMB_ECC_ERROR1_MASK_BCM88230_C0r */
        soc_block_list[25],
        soc_genreg,
        1,
        0x80030,
        0,
        18,
        soc_QMB_ECC_ERROR1_MASK_BCM88230_C0r_fields,
        SOC_RESET_VAL_DEC(0x0003ffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QMB_ECONTEXT_ALLOCBUFFSCNT_ECC_STATUSr */
        soc_block_list[25],
        soc_genreg,
        1,
        0x8003a,
        0,
        1,
        soc_FD_SVT_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QMB_ECONTEXT_INFLIGHTBUFFCNT_ECC_STATUSr */
        soc_block_list[25],
        soc_genreg,
        1,
        0x8003b,
        0,
        1,
        soc_FD_SVT_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QMB_ECONTEXT_TAIL_LLA_ECC_STATUSr */
        soc_block_list[25],
        soc_genreg,
        1,
        0x8003c,
        0,
        1,
        soc_FD_SVT_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QMB_EMPTY_QUEUE_GRANTr */
        soc_block_list[25],
        soc_genreg,
        1,
        0x80042,
        0,
        2,
        soc_QMB_EMPTY_QUEUE_GRANTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QMB_ENQD_DEBUGr */
        soc_block_list[25],
        soc_genreg,
        1,
        0x80045,
        0,
        5,
        soc_QMB_ENQD_DEBUGr_fields,
        SOC_RESET_VAL_DEC(0x0000b000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QMB_ENQD_FIFO_ECC_STATUSr */
        soc_block_list[25],
        soc_genreg,
        1,
        0x80040,
        0,
        1,
        soc_EP_STATS_CTRL_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QMB_ENQD_SB_DEBUGr */
        soc_block_list[25],
        soc_genreg,
        1,
        0x8002a,
        0,
        5,
        soc_CI0_TX_SB_DEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QMB_ENQR_DEBUGr */
        soc_block_list[25],
        soc_genreg,
        1,
        0x80046,
        0,
        3,
        soc_QMB_ENQR_DEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QMB_ENQR_FIFO_ECC_STATUSr */
        soc_block_list[25],
        soc_genreg,
        1,
        0x8003f,
        0,
        1,
        soc_EP_STATS_CTRL_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QMB_ENQ_REQ_DEBUG4r */
        soc_block_list[25],
        soc_genreg,
        1,
        0x80025,
        0,
        1,
        soc_QMB_ENQ_REQ_DEBUG4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QMB_ERROR0r */
        soc_block_list[25],
        soc_genreg,
        1,
        0x80017,
        0,
        1,
        soc_QMB_ERROR0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QMB_ERROR1r */
        soc_block_list[25],
        soc_genreg,
        1,
        0x80019,
        0,
        1,
        soc_QMB_ERROR1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QMB_ERROR2r */
        soc_block_list[25],
        soc_genreg,
        1,
        0x8001b,
        0,
        1,
        soc_QMB_ERROR2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QMB_ERROR3r */
        soc_block_list[25],
        soc_genreg,
        1,
        0x8001d,
        0,
        23,
        soc_QMB_ERROR3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QMB_ERROR0_MASKr */
        soc_block_list[25],
        soc_genreg,
        1,
        0x80018,
        0,
        1,
        soc_QMB_ERROR0_MASKr_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QMB_ERROR1_MASKr */
        soc_block_list[25],
        soc_genreg,
        1,
        0x8001a,
        0,
        1,
        soc_QMB_ERROR1_MASKr_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QMB_ERROR2_MASKr */
        soc_block_list[25],
        soc_genreg,
        1,
        0x8001c,
        0,
        1,
        soc_QMB_ERROR2_MASKr_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QMB_ERROR3_MASKr */
        soc_block_list[25],
        soc_genreg,
        1,
        0x8001e,
        0,
        23,
        soc_QMB_ERROR3_MASKr_fields,
        SOC_RESET_VAL_DEC(0x007fffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QMB_ETAGS_DEBUG0r */
        soc_block_list[25],
        soc_genreg,
        1,
        0x80048,
        0,
        3,
        soc_QMB_ETAGS_DEBUG0r_fields,
        SOC_RESET_VAL_DEC(0x00000100, 0x00000000)
        SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QMB_ETAGS_DEBUG1r */
        soc_block_list[25],
        soc_genreg,
        1,
        0x80049,
        0,
        5,
        soc_QMB_ETAGS_DEBUG1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QMB_FLUSH_PENDING_ECC_STATUSr */
        soc_block_list[25],
        soc_genreg,
        1,
        0x80035,
        0,
        1,
        soc_QMB_FLUSH_PENDING_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QMB_FL_DEBUG0r */
        soc_block_list[25],
        soc_genreg,
        1,
        0x80026,
        0,
        6,
        soc_QMB_FL_DEBUG0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QMB_FL_DEBUG1r */
        soc_block_list[25],
        soc_genreg,
        1,
        0x80027,
        0,
        1,
        soc_QMB_FL_DEBUG1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QMB_FL_DEBUG2r */
        soc_block_list[25],
        soc_genreg,
        1,
        0x80028,
        0,
        1,
        soc_QMB_FL_DEBUG2r_fields,
        SOC_RESET_VAL_DEC(0x0003ffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QMB_FL_DEBUG3r */
        soc_block_list[25],
        soc_genreg,
        1,
        0x80029,
        0,
        2,
        soc_QMB_FL_DEBUG3r_fields,
        SOC_RESET_VAL_DEC(0x00040000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QMB_FL_DEBUG4r */
        soc_block_list[25],
        soc_genreg,
        1,
        0x80047,
        0,
        3,
        soc_QMB_FL_DEBUG4r_fields,
        SOC_RESET_VAL_DEC(0x00040000, 0x00000000)
        SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QMB_HALT_CFGr */
        soc_block_list[25],
        soc_genreg,
        1,
        0x80021,
        0,
        13,
        soc_QMB_HALT_CFGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QMB_HEAD_LLA_ECC_STATUSr */
        soc_block_list[25],
        soc_genreg,
        1,
        0x80032,
        0,
        2,
        soc_QMA_QBUFFSPROFILE_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QMB_LLA_TRANS_ECC_STATUSr */
        soc_block_list[25],
        soc_genreg,
        1,
        0x80034,
        0,
        1,
        soc_EP_DEST_PORT_MAP_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_B0) || defined(BCM_88230_C0)
    { /* SOC_REG_INT_QMB_PFC_COS0_STATUS0r */
        soc_block_list[25],
        soc_genreg,
        1,
        0x80077,
        0,
        2,
        soc_QMB_PFC_COS0_STATUS0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_B0) || defined(BCM_88230_C0)
    { /* SOC_REG_INT_QMB_PFC_COS0_WATERMARKr */
        soc_block_list[25],
        soc_genreg,
        1,
        0x8007f,
        0,
        1,
        soc_QMB_PFC_COS0_WATERMARKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_B0) || defined(BCM_88230_C0)
    { /* SOC_REG_INT_QMB_PFC_COS1_STATUS0r */
        soc_block_list[25],
        soc_genreg,
        1,
        0x80078,
        0,
        2,
        soc_QMB_PFC_COS0_STATUS0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_B0) || defined(BCM_88230_C0)
    { /* SOC_REG_INT_QMB_PFC_COS1_WATERMARKr */
        soc_block_list[25],
        soc_genreg,
        1,
        0x80080,
        0,
        1,
        soc_QMB_PFC_COS0_WATERMARKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_B0) || defined(BCM_88230_C0)
    { /* SOC_REG_INT_QMB_PFC_COS2_STATUS0r */
        soc_block_list[25],
        soc_genreg,
        1,
        0x80079,
        0,
        2,
        soc_QMB_PFC_COS0_STATUS0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_B0) || defined(BCM_88230_C0)
    { /* SOC_REG_INT_QMB_PFC_COS2_WATERMARKr */
        soc_block_list[25],
        soc_genreg,
        1,
        0x80081,
        0,
        1,
        soc_QMB_PFC_COS0_WATERMARKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_B0) || defined(BCM_88230_C0)
    { /* SOC_REG_INT_QMB_PFC_COS3_STATUS0r */
        soc_block_list[25],
        soc_genreg,
        1,
        0x8007a,
        0,
        2,
        soc_QMB_PFC_COS0_STATUS0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_B0) || defined(BCM_88230_C0)
    { /* SOC_REG_INT_QMB_PFC_COS3_WATERMARKr */
        soc_block_list[25],
        soc_genreg,
        1,
        0x80082,
        0,
        1,
        soc_QMB_PFC_COS0_WATERMARKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_B0) || defined(BCM_88230_C0)
    { /* SOC_REG_INT_QMB_PFC_COS4_STATUS0r */
        soc_block_list[25],
        soc_genreg,
        1,
        0x8007b,
        0,
        2,
        soc_QMB_PFC_COS0_STATUS0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_B0) || defined(BCM_88230_C0)
    { /* SOC_REG_INT_QMB_PFC_COS4_WATERMARKr */
        soc_block_list[25],
        soc_genreg,
        1,
        0x80083,
        0,
        1,
        soc_QMB_PFC_COS0_WATERMARKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_B0) || defined(BCM_88230_C0)
    { /* SOC_REG_INT_QMB_PFC_COS5_STATUS0r */
        soc_block_list[25],
        soc_genreg,
        1,
        0x8007c,
        0,
        2,
        soc_QMB_PFC_COS0_STATUS0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_B0) || defined(BCM_88230_C0)
    { /* SOC_REG_INT_QMB_PFC_COS5_WATERMARKr */
        soc_block_list[25],
        soc_genreg,
        1,
        0x80084,
        0,
        1,
        soc_QMB_PFC_COS0_WATERMARKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_B0) || defined(BCM_88230_C0)
    { /* SOC_REG_INT_QMB_PFC_COS6_STATUS0r */
        soc_block_list[25],
        soc_genreg,
        1,
        0x8007d,
        0,
        2,
        soc_QMB_PFC_COS0_STATUS0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_B0) || defined(BCM_88230_C0)
    { /* SOC_REG_INT_QMB_PFC_COS6_WATERMARKr */
        soc_block_list[25],
        soc_genreg,
        1,
        0x80085,
        0,
        1,
        soc_QMB_PFC_COS0_WATERMARKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_B0) || defined(BCM_88230_C0)
    { /* SOC_REG_INT_QMB_PFC_COS7_STATUS0r */
        soc_block_list[25],
        soc_genreg,
        1,
        0x8007e,
        0,
        2,
        soc_QMB_PFC_COS0_STATUS0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_B0) || defined(BCM_88230_C0)
    { /* SOC_REG_INT_QMB_PFC_COS7_WATERMARKr */
        soc_block_list[25],
        soc_genreg,
        1,
        0x80086,
        0,
        1,
        soc_QMB_PFC_COS0_WATERMARKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_C0)
    { /* SOC_REG_INT_QMB_PFC_ERRORr */
        soc_block_list[25],
        soc_genreg,
        1,
        0x800b9,
        0,
        9,
        soc_QMB_PFC_ERRORr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_C0)
    { /* SOC_REG_INT_QMB_PFC_ERROR_MASKr */
        soc_block_list[25],
        soc_genreg,
        1,
        0x800ba,
        0,
        9,
        soc_QMB_PFC_ERROR_MASKr_fields,
        SOC_RESET_VAL_DEC(0x000001ff, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_C0)
    { /* SOC_REG_INT_QMB_PFC_LINE_CNT_ECC_STATUSr */
        soc_block_list[25],
        soc_genreg,
        1,
        0x800b2,
        0,
        1,
        soc_QMB_STATSCFG_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_B0) || defined(BCM_88230_C0)
    { /* SOC_REG_INT_QMB_PFC_LOSSLESS_STATUSr */
        soc_block_list[25],
        soc_genreg,
        1,
        0x80087,
        0,
        1,
        soc_QMB_PFC_LOSSLESS_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_C0)
    { /* SOC_REG_INT_QMB_PFC_PG_RESERVE_DROP_0r */
        soc_block_list[25],
        soc_genreg,
        1,
        0x800b6,
        0,
        4,
        soc_QMB_PFC_PG_RESERVE_DROP_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_C0)
    { /* SOC_REG_INT_QMB_PFC_PG_RESERVE_DROP_1r */
        soc_block_list[25],
        soc_genreg,
        1,
        0x800b7,
        0,
        4,
        soc_QMB_PFC_PG_RESERVE_DROP_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_C0)
    { /* SOC_REG_INT_QMB_PFC_PG_TAIL_DROP_0r */
        soc_block_list[25],
        soc_genreg,
        1,
        0x800b4,
        0,
        4,
        soc_QMB_PFC_PG_TAIL_DROP_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_C0)
    { /* SOC_REG_INT_QMB_PFC_PG_TAIL_DROP_1r */
        soc_block_list[25],
        soc_genreg,
        1,
        0x800b5,
        0,
        4,
        soc_QMB_PFC_PG_TAIL_DROP_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_C0)
    { /* SOC_REG_INT_QMB_PFC_SP_PG_TAIL_DROPr */
        soc_block_list[25],
        soc_genreg,
        1,
        0x800b3,
        0,
        1,
        soc_QMB_ERROR0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_C0)
    { /* SOC_REG_INT_QMB_PFC_SP_PG_TAIL_DROP_ERROR0r */
        soc_block_list[25],
        soc_genreg,
        1,
        0x800bf,
        0,
        1,
        soc_QMB_PFC_SP_PG_TAIL_DROP_ERROR0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_C0)
    { /* SOC_REG_INT_QMB_PFC_SP_PG_TAIL_DROP_ERROR1r */
        soc_block_list[25],
        soc_genreg,
        1,
        0x800c1,
        0,
        1,
        soc_QMB_PFC_SP_PG_TAIL_DROP_ERROR0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_C0)
    { /* SOC_REG_INT_QMB_PFC_SP_PG_TAIL_DROP_ERROR2r */
        soc_block_list[25],
        soc_genreg,
        1,
        0x800c3,
        0,
        1,
        soc_QMB_PFC_SP_PG_TAIL_DROP_ERROR0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_C0)
    { /* SOC_REG_INT_QMB_PFC_SP_PG_TAIL_DROP_ERROR3r */
        soc_block_list[25],
        soc_genreg,
        1,
        0x800c5,
        0,
        1,
        soc_QMB_PFC_SP_PG_TAIL_DROP_ERROR0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_C0)
    { /* SOC_REG_INT_QMB_PFC_SP_PG_TAIL_DROP_ERROR0_MASKr */
        soc_block_list[25],
        soc_genreg,
        1,
        0x800c0,
        0,
        1,
        soc_QMB_PFC_SP_PG_TAIL_DROP_ERROR0_MASKr_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_C0)
    { /* SOC_REG_INT_QMB_PFC_SP_PG_TAIL_DROP_ERROR1_MASKr */
        soc_block_list[25],
        soc_genreg,
        1,
        0x800c2,
        0,
        1,
        soc_QMB_PFC_SP_PG_TAIL_DROP_ERROR0_MASKr_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_C0)
    { /* SOC_REG_INT_QMB_PFC_SP_PG_TAIL_DROP_ERROR2_MASKr */
        soc_block_list[25],
        soc_genreg,
        1,
        0x800c4,
        0,
        1,
        soc_QMB_PFC_SP_PG_TAIL_DROP_ERROR0_MASKr_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_C0)
    { /* SOC_REG_INT_QMB_PFC_SP_PG_TAIL_DROP_ERROR3_MASKr */
        soc_block_list[25],
        soc_genreg,
        1,
        0x800c6,
        0,
        1,
        soc_QMB_PFC_SP_PG_TAIL_DROP_ERROR0_MASKr_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_C0)
    { /* SOC_REG_INT_QMB_PFC_SP_PG_XSTATE0r */
        soc_block_list[25],
        soc_genreg,
        1,
        0x800bb,
        0,
        1,
        soc_QMB_PFC_SP_PG_XSTATE0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_C0)
    { /* SOC_REG_INT_QMB_PFC_SP_PG_XSTATE1r */
        soc_block_list[25],
        soc_genreg,
        1,
        0x800bc,
        0,
        1,
        soc_QMB_PFC_SP_PG_XSTATE0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_C0)
    { /* SOC_REG_INT_QMB_PFC_SP_PG_XSTATE2r */
        soc_block_list[25],
        soc_genreg,
        1,
        0x800bd,
        0,
        1,
        soc_QMB_PFC_SP_PG_XSTATE0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_C0)
    { /* SOC_REG_INT_QMB_PFC_SP_PG_XSTATE3r */
        soc_block_list[25],
        soc_genreg,
        1,
        0x800be,
        0,
        1,
        soc_QMB_PFC_SP_PG_XSTATE0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QMB_PKT_HDR_ADJUST0r */
        soc_block_list[25],
        soc_genreg,
        1,
        0x80008,
        0,
        8,
        soc_QMB_PKT_HDR_ADJUST0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QMB_PKT_HDR_ADJUST1r */
        soc_block_list[25],
        soc_genreg,
        1,
        0x80009,
        0,
        8,
        soc_QMB_PKT_HDR_ADJUST1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QMB_PKT_HDR_ADJUST2r */
        soc_block_list[25],
        soc_genreg,
        1,
        0x8000a,
        0,
        8,
        soc_QMB_PKT_HDR_ADJUST2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QMB_PKT_HDR_ADJUST3r */
        soc_block_list[25],
        soc_genreg,
        1,
        0x8000b,
        0,
        8,
        soc_QMB_PKT_HDR_ADJUST3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QMB_PKT_HDR_ADJUST4r */
        soc_block_list[25],
        soc_genreg,
        1,
        0x8000c,
        0,
        4,
        soc_QMB_PKT_HDR_ADJUST4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QMB_QUEUE_CONFIG_CTRLr */
        soc_block_list[25],
        soc_genreg,
        1,
        0x80005,
        0,
        5,
        soc_QMB_QUEUE_CONFIG_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QMB_QUEUE_CONFIG_DATAr */
        soc_block_list[25],
        soc_genreg,
        1,
        0x80006,
        0,
        3,
        soc_QMB_QUEUE_CONFIG_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QMB_RAM_TM0r */
        soc_block_list[25],
        soc_genreg,
        1,
        0x80043,
        0,
        9,
        soc_QMB_RAM_TM0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0)
    { /* SOC_REG_INT_QMB_RAM_TM1r */
        soc_block_list[25],
        soc_genreg,
        1,
        0x80044,
        0,
        7,
        soc_QMB_RAM_TM1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_C0)
    { /* SOC_REG_INT_QMB_RAM_TM1_BCM88230_C0r */
        soc_block_list[25],
        soc_genreg,
        1,
        0x80044,
        0,
        8,
        soc_QMB_RAM_TM1_BCM88230_C0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QMB_SELECTED_Qr */
        soc_block_list[25],
        soc_genreg,
        1,
        0x80013,
        0,
        1,
        soc_QMB_SELECTED_Qr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QMB_SLQ_BYTE_CNTr */
        soc_block_list[25],
        soc_genreg,
        1,
        0x80016,
        0,
        1,
        soc_QMB_SLQ_BYTE_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QMB_SLQ_COUNTER_ECC_STATUSr */
        soc_block_list[25],
        soc_genreg,
        1,
        0x8003d,
        0,
        1,
        soc_FD_SVT_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QMB_SLQ_PKT_CNTr */
        soc_block_list[25],
        soc_genreg,
        1,
        0x80015,
        0,
        1,
        soc_QMB_SLQ_PKT_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QMB_SLQ_PTRr */
        soc_block_list[25],
        soc_genreg,
        1,
        0x80014,
        0,
        3,
        soc_QMB_SLQ_PTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QMB_STATSCFG_ECC_STATUSr */
        soc_block_list[25],
        soc_genreg,
        1,
        0x8003e,
        0,
        1,
        soc_QMB_STATSCFG_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QMB_STATUS0r */
        soc_block_list[25],
        soc_genreg,
        1,
        0x80011,
        0,
        1,
        soc_QMB_STATUS0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QMB_STATUS1r */
        soc_block_list[25],
        soc_genreg,
        1,
        0x80012,
        0,
        1,
        soc_QMB_STATUS1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QMB_SW_RESETr */
        soc_block_list[25],
        soc_genreg,
        1,
        0x80000,
        0,
        1,
        soc_QMA_SW_RESETr_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QMB_TAIL_LLA_ECC_STATUSr */
        soc_block_list[25],
        soc_genreg,
        1,
        0x80033,
        0,
        2,
        soc_QMA_QBUFFSPROFILE_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QMB_TC_FP_ECC_STATUSr */
        soc_block_list[25],
        soc_genreg,
        1,
        0x80041,
        0,
        1,
        soc_FD_SVT_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QMB_TRACE_IF_STATUSr */
        soc_block_list[25],
        soc_genreg,
        1,
        0x8001f,
        0,
        2,
        soc_QMB_TRACE_IF_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QMB_TRACE_IF_STATUS_MASKr */
        soc_block_list[25],
        soc_genreg,
        1,
        0x80020,
        0,
        2,
        soc_QMB_TRACE_IF_STATUS_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000003, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QMC_AGER_CONFIG0r */
        soc_block_list[31],
        soc_genreg,
        1,
        0x80004,
        0,
        2,
        soc_QMC_AGER_CONFIG0r_fields,
        SOC_RESET_VAL_DEC(0x0000000e, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QMC_AGER_CONFIG1r */
        soc_block_list[31],
        soc_genreg,
        1,
        0x80005,
        0,
        2,
        soc_QMC_AGER_CONFIG1r_fields,
        SOC_RESET_VAL_DEC(0x7fffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QMC_BUFFER_AGE_ECC_STATUSr */
        soc_block_list[31],
        soc_genreg,
        1,
        0x80011,
        0,
        1,
        soc_EB_CELL_DATA_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0)
    { /* SOC_REG_INT_QMC_CONFIG0r */
        soc_block_list[31],
        soc_genreg,
        1,
        0x80001,
        0,
        6,
        soc_QMC_CONFIG0r_fields,
        SOC_RESET_VAL_DEC(0x00000008, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_B0) || defined(BCM_88230_C0)
    { /* SOC_REG_INT_QMC_CONFIG0_BCM88230_B0r */
        soc_block_list[31],
        soc_genreg,
        1,
        0x80001,
        0,
        7,
        soc_QMC_CONFIG0_BCM88230_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000008, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QMC_DC_CONFIG0r */
        soc_block_list[31],
        soc_genreg,
        1,
        0x80002,
        0,
        1,
        soc_QMC_DC_CONFIG0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QMC_DC_CONFIG1r */
        soc_block_list[31],
        soc_genreg,
        1,
        0x80003,
        0,
        1,
        soc_QMC_DC_CONFIG1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QMC_ECC_DEBUGr */
        soc_block_list[31],
        soc_genreg,
        1,
        0x8000c,
        0,
        8,
        soc_QMC_ECC_DEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000055, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QMC_ECC_ERRORr */
        soc_block_list[31],
        soc_genreg,
        1,
        0x8000d,
        0,
        10,
        soc_QMC_ECC_ERRORr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QMC_ECC_ERROR_MASKr */
        soc_block_list[31],
        soc_genreg,
        1,
        0x8000e,
        0,
        10,
        soc_QMC_ECC_ERROR_MASKr_fields,
        SOC_RESET_VAL_DEC(0x000003ff, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QMC_ERROR0r */
        soc_block_list[31],
        soc_genreg,
        1,
        0x80009,
        0,
        15,
        soc_QMC_ERROR0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QMC_ERROR0_MASKr */
        soc_block_list[31],
        soc_genreg,
        1,
        0x8000a,
        0,
        15,
        soc_QMC_ERROR0_MASKr_fields,
        SOC_RESET_VAL_DEC(0x0001ffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QMC_QAVG_CONFIG0r */
        soc_block_list[31],
        soc_genreg,
        1,
        0x80006,
        0,
        2,
        soc_QMC_QAVG_CONFIG0r_fields,
        SOC_RESET_VAL_DEC(0x0001fffe, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QMC_RAM_TM0r */
        soc_block_list[31],
        soc_genreg,
        1,
        0x80013,
        0,
        4,
        soc_QMC_RAM_TM0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QMC_RATE_DELTA_MAX_ECC_STATUSr */
        soc_block_list[31],
        soc_genreg,
        1,
        0x80012,
        0,
        1,
        soc_EP_CLASS_RESOLUTION_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QMC_STATUS0r */
        soc_block_list[31],
        soc_genreg,
        1,
        0x80007,
        0,
        2,
        soc_QMC_STATUS0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QMC_STATUS1r */
        soc_block_list[31],
        soc_genreg,
        1,
        0x80008,
        0,
        1,
        soc_QMC_STATUS1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QMC_SW_RESETr */
        soc_block_list[31],
        soc_genreg,
        1,
        0x80000,
        0,
        1,
        soc_QMA_SW_RESETr_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QMC_VOQ_ARRIVALS_ECC_STATUSr */
        soc_block_list[31],
        soc_genreg,
        1,
        0x8000f,
        0,
        2,
        soc_QMA_QBUFFSPROFILE_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QMC_VOQ_CONFIG_ECC_STATUSr */
        soc_block_list[31],
        soc_genreg,
        1,
        0x80010,
        0,
        1,
        soc_EB_CELL_DATA_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_AGED_DROP_COUNTr */
        soc_block_list[111],
        soc_genreg,
        1,
        0x2004200,
        0,
        2,
        soc_QM_AGED_DROP_COUNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_AGER_CONFIGr */
        soc_block_list[111],
        soc_genreg,
        1,
        0x2001000,
        0,
        6,
        soc_QM_AGER_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x000ee000, 0x00000000)
        SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_AGER_DEBUGr */
        soc_block_list[111],
        soc_genreg,
        1,
        0x2008900,
        0,
        4,
        soc_QM_AGER_DEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_AGER_STATUSr */
        soc_block_list[111],
        soc_genreg,
        1,
        0x2002800,
        0,
        3,
        soc_QM_AGER_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_AG_ACCEPT_COUNTr */
        soc_block_list[111],
        soc_genreg,
        1,
        0x2003c00,
        0,
        1,
        soc_QM_AG_ACCEPT_COUNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_BUFFER_CONFIG0r */
        soc_block_list[111],
        soc_genreg,
        1,
        0x2000500,
        0,
        2,
        soc_QM_BUFFER_CONFIG0r_fields,
        SOC_RESET_VAL_DEC(0x00004000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_BUFFER_CONFIG1r */
        soc_block_list[111],
        soc_genreg,
        1,
        0x2000600,
        0,
        2,
        soc_QM_BUFFER_CONFIG1r_fields,
        SOC_RESET_VAL_DEC(0x20004000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_BUFFER_CONFIG2r */
        soc_block_list[111],
        soc_genreg,
        1,
        0x2000700,
        0,
        2,
        soc_QM_BUFFER_CONFIG2r_fields,
        SOC_RESET_VAL_DEC(0x00003fff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_BUFFER_CONFIG3r */
        soc_block_list[111],
        soc_genreg,
        1,
        0x2000800,
        0,
        2,
        soc_QM_BUFFER_CONFIG3r_fields,
        SOC_RESET_VAL_DEC(0x0fffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_BUFFER_CONFIG4r */
        soc_block_list[111],
        soc_genreg,
        1,
        0x2000900,
        0,
        2,
        soc_QM_BUFFER_CONFIG4r_fields,
        SOC_RESET_VAL_DEC(0x00003fff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_BUFFER_CONFIG5r */
        soc_block_list[111],
        soc_genreg,
        1,
        0x2000a00,
        0,
        2,
        soc_QM_BUFFER_CONFIG5r_fields,
        SOC_RESET_VAL_DEC(0x0fffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_BUFFER_CONFIG6r */
        soc_block_list[111],
        soc_genreg,
        1,
        0x2000b00,
        0,
        1,
        soc_QM_BUFFER_CONFIG6r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_BUFFER_CONFIG7r */
        soc_block_list[111],
        soc_genreg,
        1,
        0x2000c00,
        0,
        1,
        soc_QM_BUFFER_CONFIG7r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_BUFFER_CONFIG8r */
        soc_block_list[111],
        soc_genreg,
        1,
        0x2000d00,
        0,
        8,
        soc_QM_BUFFER_CONFIG8r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0f7fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_BUFFER_STATUS0r */
        soc_block_list[111],
        soc_genreg,
        1,
        0x2001800,
        0,
        5,
        soc_QM_BUFFER_STATUS0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_BUFFER_STATUS1r */
        soc_block_list[111],
        soc_genreg,
        1,
        0x2001900,
        0,
        2,
        soc_QM_BUFFER_STATUS1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_BUFFER_STATUS2r */
        soc_block_list[111],
        soc_genreg,
        1,
        0x2001a00,
        0,
        5,
        soc_QM_BUFFER_STATUS2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_BUFFER_STATUS3r */
        soc_block_list[111],
        soc_genreg,
        1,
        0x2001b00,
        0,
        5,
        soc_QM_BUFFER_STATUS3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_BUFFER_STATUS4r */
        soc_block_list[111],
        soc_genreg,
        1,
        0x2001c00,
        0,
        12,
        soc_QM_BUFFER_STATUS4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_CONFIGr */
        soc_block_list[111],
        soc_genreg,
        1,
        0x2000000,
        0,
        2,
        soc_QM_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QM_CS_CONFIG0r */
        soc_block_list[25],
        soc_genreg,
        1,
        0x8000d,
        0,
        3,
        soc_QM_CS_CONFIG0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QM_CS_CONFIG1r */
        soc_block_list[25],
        soc_genreg,
        1,
        0x8000e,
        0,
        2,
        soc_QM_CS_CONFIG1r_fields,
        SOC_RESET_VAL_DEC(0xffff0000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QM_CS_QSTATSLKUP0r */
        soc_block_list[25],
        soc_genreg,
        1,
        0x8000f,
        0,
        8,
        soc_QM_CS_QSTATSLKUP0r_fields,
        SOC_RESET_VAL_DEC(0x76543210, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QM_CS_QSTATSLKUP1r */
        soc_block_list[25],
        soc_genreg,
        1,
        0x80010,
        0,
        8,
        soc_QM_CS_QSTATSLKUP1r_fields,
        SOC_RESET_VAL_DEC(0xfedcba98, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_DEBUGr */
        soc_block_list[111],
        soc_genreg,
        1,
        0x2007a00,
        0,
        8,
        soc_QM_DEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_DEBUG_ENQ_TAGr */
        soc_block_list[111],
        soc_genreg,
        1,
        0x2009900,
        0,
        10,
        soc_QM_DEBUG_ENQ_TAGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_DEBUG_HPRE_ENQr */
        soc_block_list[111],
        soc_genreg,
        1,
        0x2008a00,
        0,
        4,
        soc_QM_DEBUG_HPRE_ENQr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_DEBUG_HPRE_ENQDONEr */
        soc_block_list[111],
        soc_genreg,
        1,
        0x2008b00,
        0,
        4,
        soc_QM_DEBUG_HPRE_ENQr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_DEBUG_HPTE_DEQr */
        soc_block_list[111],
        soc_genreg,
        1,
        0x2009000,
        0,
        4,
        soc_QM_DEBUG_HPRE_ENQr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_DEBUG_IPRE0_EG_ENQ_RESPr */
        soc_block_list[111],
        soc_genreg,
        1,
        0x2009600,
        0,
        4,
        soc_QM_DEBUG_IPRE0_EG_ENQ_RESPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_DEBUG_IPRE0_IG_ENQ_RESPr */
        soc_block_list[111],
        soc_genreg,
        1,
        0x2009500,
        0,
        4,
        soc_QM_DEBUG_IPRE0_EG_ENQ_RESPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_DEBUG_IPRE1_EG_ENQ_RESPr */
        soc_block_list[111],
        soc_genreg,
        1,
        0x2009800,
        0,
        4,
        soc_QM_DEBUG_IPRE0_EG_ENQ_RESPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_DEBUG_IPRE1_IG_ENQ_RESPr */
        soc_block_list[111],
        soc_genreg,
        1,
        0x2009700,
        0,
        4,
        soc_QM_DEBUG_IPRE0_EG_ENQ_RESPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_DEBUG_IPRE_EG_ENQr */
        soc_block_list[111],
        soc_genreg,
        1,
        0x2008d00,
        0,
        6,
        soc_QM_DEBUG_IPRE_EG_ENQr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_DEBUG_IPRE_EG_ENQDONEr */
        soc_block_list[111],
        soc_genreg,
        1,
        0x2008f00,
        0,
        4,
        soc_QM_DEBUG_IPRE_EG_ENQDONEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_DEBUG_IPRE_IG_ENQr */
        soc_block_list[111],
        soc_genreg,
        1,
        0x2008c00,
        0,
        6,
        soc_QM_DEBUG_IPRE_EG_ENQr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_DEBUG_IPRE_IG_ENQDONEr */
        soc_block_list[111],
        soc_genreg,
        1,
        0x2008e00,
        0,
        4,
        soc_QM_DEBUG_IPRE_EG_ENQDONEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_DEBUG_IPTE_EG_DEQr */
        soc_block_list[111],
        soc_genreg,
        1,
        0x2009200,
        0,
        4,
        soc_QM_DEBUG_IPTE_EG_DEQr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_DEBUG_IPTE_EG_DEQDONEr */
        soc_block_list[111],
        soc_genreg,
        1,
        0x2009400,
        0,
        4,
        soc_QM_DEBUG_IPTE_EG_DEQr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_DEBUG_IPTE_IG_DEQr */
        soc_block_list[111],
        soc_genreg,
        1,
        0x2009100,
        0,
        4,
        soc_QM_DEBUG_IPTE_EG_DEQr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_DEBUG_IPTE_IG_DEQDONEr */
        soc_block_list[111],
        soc_genreg,
        1,
        0x2009300,
        0,
        4,
        soc_QM_DEBUG_IPTE_EG_DEQr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_DEBUG_LB_DROPr */
        soc_block_list[111],
        soc_genreg,
        1,
        0x2009a00,
        0,
        4,
        soc_QM_DEBUG_LB_DROPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_DQUEUE_CONFIG0r */
        soc_block_list[111],
        soc_genreg,
        1,
        0x2000100,
        0,
        1,
        soc_QM_DQUEUE_CONFIG0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_DQUEUE_CONFIG1r */
        soc_block_list[111],
        soc_genreg,
        1,
        0x2000200,
        0,
        1,
        soc_QM_DQUEUE_CONFIG1r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_DQUEUE_CONFIG2r */
        soc_block_list[111],
        soc_genreg,
        1,
        0x2000300,
        0,
        1,
        soc_QM_DQUEUE_CONFIG2r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_DQUEUE_CONFIG3r */
        soc_block_list[111],
        soc_genreg,
        1,
        0x2000400,
        0,
        1,
        soc_QM_DQUEUE_CONFIG3r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_ECC_DEBUG0r */
        soc_block_list[111],
        soc_genreg,
        1,
        0x2004f00,
        0,
        16,
        soc_QM_ECC_DEBUG0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_ECC_DEBUG1r */
        soc_block_list[111],
        soc_genreg,
        1,
        0x2005000,
        0,
        20,
        soc_QM_ECC_DEBUG1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_ECC_DEBUG2r */
        soc_block_list[111],
        soc_genreg,
        1,
        0x2005100,
        0,
        19,
        soc_QM_ECC_DEBUG2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_ECC_DEBUG3r */
        soc_block_list[111],
        soc_genreg,
        1,
        0x2005200,
        0,
        19,
        soc_QM_ECC_DEBUG3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_ECC_DEBUG4r */
        soc_block_list[111],
        soc_genreg,
        1,
        0x2005300,
        0,
        8,
        soc_QM_ECC_DEBUG4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_ECC_ERROR0r */
        soc_block_list[111],
        soc_genreg,
        1,
        0x2004500,
        0,
        20,
        soc_QM_ECC_ERROR0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_ECC_ERROR1r */
        soc_block_list[111],
        soc_genreg,
        1,
        0x2004700,
        0,
        24,
        soc_QM_ECC_ERROR1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_ECC_ERROR2r */
        soc_block_list[111],
        soc_genreg,
        1,
        0x2004900,
        0,
        18,
        soc_QM_ECC_ERROR2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_ECC_ERROR3r */
        soc_block_list[111],
        soc_genreg,
        1,
        0x2004b00,
        0,
        8,
        soc_QM_ECC_ERROR3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_ECC_ERROR0_MASKr */
        soc_block_list[111],
        soc_genreg,
        1,
        0x2004600,
        0,
        20,
        soc_QM_ECC_ERROR0_MASKr_fields,
        SOC_RESET_VAL_DEC(0x000fffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_ECC_ERROR1_MASKr */
        soc_block_list[111],
        soc_genreg,
        1,
        0x2004800,
        0,
        24,
        soc_QM_ECC_ERROR1_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00ffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_ECC_ERROR2_MASKr */
        soc_block_list[111],
        soc_genreg,
        1,
        0x2004a00,
        0,
        18,
        soc_QM_ECC_ERROR2_MASKr_fields,
        SOC_RESET_VAL_DEC(0x0003ffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_ECC_ERROR3_MASKr */
        soc_block_list[111],
        soc_genreg,
        1,
        0x2004c00,
        0,
        8,
        soc_QM_ECC_ERROR3_MASKr_fields,
        SOC_RESET_VAL_DEC(0x000000ff, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_ECC_STATUS0r */
        soc_block_list[111],
        soc_genreg,
        1,
        0x2005500,
        0,
        4,
        soc_QM_ECC_STATUS0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_ECC_STATUS1r */
        soc_block_list[111],
        soc_genreg,
        1,
        0x2005600,
        0,
        2,
        soc_QM_ECC_STATUS1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_ECC_STATUS2r */
        soc_block_list[111],
        soc_genreg,
        1,
        0x2005700,
        0,
        1,
        soc_QM_ECC_STATUS2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_ECC_STATUS3r */
        soc_block_list[111],
        soc_genreg,
        1,
        0x2005800,
        0,
        1,
        soc_QM_ECC_STATUS3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_ECC_STATUS4r */
        soc_block_list[111],
        soc_genreg,
        1,
        0x2005900,
        0,
        1,
        soc_QM_ECC_STATUS4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_ECC_STATUS5r */
        soc_block_list[111],
        soc_genreg,
        1,
        0x2005a00,
        0,
        2,
        soc_QM_ECC_STATUS5r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_ECC_STATUS6r */
        soc_block_list[111],
        soc_genreg,
        1,
        0x2005b00,
        0,
        1,
        soc_QM_ECC_STATUS6r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_ECC_STATUS7r */
        soc_block_list[111],
        soc_genreg,
        1,
        0x2005c00,
        0,
        1,
        soc_QM_ECC_STATUS7r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_ECC_STATUS8r */
        soc_block_list[111],
        soc_genreg,
        1,
        0x2005d00,
        0,
        1,
        soc_QM_ECC_STATUS8r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_ECC_STATUS9r */
        soc_block_list[111],
        soc_genreg,
        1,
        0x2005e00,
        0,
        1,
        soc_QM_ECC_STATUS9r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_ECC_STATUS10r */
        soc_block_list[111],
        soc_genreg,
        1,
        0x2005f00,
        0,
        1,
        soc_QM_ECC_STATUS10r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_ECC_STATUS11r */
        soc_block_list[111],
        soc_genreg,
        1,
        0x2006000,
        0,
        2,
        soc_QM_ECC_STATUS11r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_ECC_STATUS12r */
        soc_block_list[111],
        soc_genreg,
        1,
        0x2006100,
        0,
        1,
        soc_QM_ECC_STATUS12r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_ECC_STATUS13r */
        soc_block_list[111],
        soc_genreg,
        1,
        0x2006200,
        0,
        1,
        soc_QM_ECC_STATUS13r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_ECC_STATUS14r */
        soc_block_list[111],
        soc_genreg,
        1,
        0x2006300,
        0,
        1,
        soc_QM_ECC_STATUS14r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_ECC_STATUS15r */
        soc_block_list[111],
        soc_genreg,
        1,
        0x2006400,
        0,
        1,
        soc_QM_ECC_STATUS15r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_ECC_STATUS16r */
        soc_block_list[111],
        soc_genreg,
        1,
        0x2006500,
        0,
        2,
        soc_QM_ECC_STATUS16r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_ECC_STATUS17r */
        soc_block_list[111],
        soc_genreg,
        1,
        0x2006600,
        0,
        2,
        soc_QM_ECC_STATUS17r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_ECC_STATUS18r */
        soc_block_list[111],
        soc_genreg,
        1,
        0x2006700,
        0,
        2,
        soc_QM_ECC_STATUS18r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_ECC_STATUS19r */
        soc_block_list[111],
        soc_genreg,
        1,
        0x2006800,
        0,
        3,
        soc_QM_ECC_STATUS19r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_EGRESS_SQ_ACCEPT_COUNTr */
        soc_block_list[111],
        soc_genreg,
        1,
        0x2003500,
        0,
        1,
        soc_QM_EGRESS_SQ_ACCEPT_COUNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_EGRESS_SQ_DROP_COUNTr */
        soc_block_list[111],
        soc_genreg,
        1,
        0x2003600,
        0,
        1,
        soc_QM_EGRESS_SQ_DROP_COUNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_ERRORr */
        soc_block_list[111],
        soc_genreg,
        1,
        0x2004300,
        0,
        12,
        soc_QM_ERRORr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_ERROR_MASKr */
        soc_block_list[111],
        soc_genreg,
        1,
        0x2004400,
        0,
        12,
        soc_QM_ERROR_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000fff, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_FC_CONFIG0r */
        soc_block_list[111],
        soc_genreg,
        1,
        0x2001100,
        0,
        1,
        soc_QM_FC_CONFIG0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_FC_CONFIG1r */
        soc_block_list[111],
        soc_genreg,
        1,
        0x2001200,
        0,
        1,
        soc_QM_FC_CONFIG1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_FC_CONFIG2r */
        soc_block_list[111],
        soc_genreg,
        1,
        0x2001300,
        0,
        2,
        soc_QM_FC_CONFIG2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_FC_DEBUG0r */
        soc_block_list[111],
        soc_genreg,
        1,
        0x2007b00,
        0,
        1,
        soc_QM_FC_DEBUG0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_FC_DEBUG1r */
        soc_block_list[111],
        soc_genreg,
        1,
        0x2007c00,
        0,
        1,
        soc_QM_FC_DEBUG1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_FC_DEBUG2r */
        soc_block_list[111],
        soc_genreg,
        1,
        0x2007d00,
        0,
        1,
        soc_QM_FC_DEBUG2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_FC_DEBUG3r */
        soc_block_list[111],
        soc_genreg,
        1,
        0x2007e00,
        0,
        1,
        soc_QM_FC_DEBUG3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_FC_DEBUG4r */
        soc_block_list[111],
        soc_genreg,
        1,
        0x2007f00,
        0,
        3,
        soc_QM_FC_DEBUG4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_FC_DEBUG5r */
        soc_block_list[111],
        soc_genreg,
        1,
        0x2008000,
        0,
        1,
        soc_QM_FC_DEBUG5r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_FC_STATUS0r */
        soc_block_list[111],
        soc_genreg,
        1,
        0x2002900,
        0,
        1,
        soc_QM_FC_STATUS0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_FC_STATUS1r */
        soc_block_list[111],
        soc_genreg,
        1,
        0x2002a00,
        0,
        1,
        soc_QM_FC_STATUS1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_FC_STATUS2r */
        soc_block_list[111],
        soc_genreg,
        1,
        0x2002b00,
        0,
        1,
        soc_QM_FC_STATUS2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_FC_STATUS3r */
        soc_block_list[111],
        soc_genreg,
        1,
        0x2002c00,
        0,
        1,
        soc_QM_FC_STATUS3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_FC_STATUS4r */
        soc_block_list[111],
        soc_genreg,
        1,
        0x2002d00,
        0,
        5,
        soc_QM_FC_STATUS4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_FP_CONFIG0r */
        soc_block_list[111],
        soc_genreg,
        1,
        0x2000e00,
        0,
        5,
        soc_QM_FP_CONFIG0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x7ffffffe, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_FP_CONFIG1r */
        soc_block_list[111],
        soc_genreg,
        1,
        0x2000f00,
        0,
        6,
        soc_QM_FP_CONFIG1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0007fffe, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_FP_FIFO_PTR0r */
        soc_block_list[111],
        soc_genreg,
        1,
        0x2002300,
        0,
        2,
        soc_QM_FP_FIFO_PTR0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_FP_FIFO_PTR1r */
        soc_block_list[111],
        soc_genreg,
        1,
        0x2002400,
        0,
        2,
        soc_QM_FP_FIFO_PTR0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_FP_FIFO_PTR2r */
        soc_block_list[111],
        soc_genreg,
        1,
        0x2002500,
        0,
        2,
        soc_QM_FP_FIFO_PTR0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_FP_FIFO_PTR3r */
        soc_block_list[111],
        soc_genreg,
        1,
        0x2002600,
        0,
        2,
        soc_QM_FP_FIFO_PTR0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_FP_FIFO_PTR4r */
        soc_block_list[111],
        soc_genreg,
        1,
        0x2002700,
        0,
        2,
        soc_QM_FP_FIFO_PTR0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_FP_STATUS0r */
        soc_block_list[111],
        soc_genreg,
        1,
        0x2001d00,
        0,
        2,
        soc_QM_FP_STATUS0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_FP_STATUS1r */
        soc_block_list[111],
        soc_genreg,
        1,
        0x2001e00,
        0,
        2,
        soc_QM_FP_STATUS1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_FP_STATUS2r */
        soc_block_list[111],
        soc_genreg,
        1,
        0x2001f00,
        0,
        2,
        soc_QM_FP_STATUS2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_FP_STATUS3r */
        soc_block_list[111],
        soc_genreg,
        1,
        0x2002000,
        0,
        2,
        soc_QM_FP_STATUS3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_FP_STATUS4r */
        soc_block_list[111],
        soc_genreg,
        1,
        0x2002100,
        0,
        2,
        soc_QM_FP_STATUS4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_FP_STATUS5r */
        soc_block_list[111],
        soc_genreg,
        1,
        0x2002200,
        0,
        1,
        soc_QM_FP_STATUS5r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_C0)
    { /* SOC_REG_INT_QM_HCFC_CONFIG0r */
        soc_block_list[25],
        soc_genreg,
        1,
        0x800b0,
        0,
        7,
        soc_QM_HCFC_CONFIG0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_C0)
    { /* SOC_REG_INT_QM_HCFC_CONFIG1r */
        soc_block_list[25],
        soc_genreg,
        1,
        0x800b1,
        0,
        3,
        soc_QM_HCFC_CONFIG1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_HPTE_PAUSE_CONFIG0r */
        soc_block_list[111],
        soc_genreg,
        1,
        0x2001400,
        0,
        4,
        soc_QM_HPTE_PAUSE_CONFIG0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_HPTE_PAUSE_CONFIG1r */
        soc_block_list[111],
        soc_genreg,
        1,
        0x2001500,
        0,
        2,
        soc_QM_HPTE_PAUSE_CONFIG1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_HPTE_PAUSE_DEBUG0r */
        soc_block_list[111],
        soc_genreg,
        1,
        0x2008100,
        0,
        1,
        soc_QM_HPTE_PAUSE_DEBUG0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_HPTE_PAUSE_DEBUG1r */
        soc_block_list[111],
        soc_genreg,
        1,
        0x2008200,
        0,
        1,
        soc_QM_HPTE_PAUSE_DEBUG1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_HPTE_PAUSE_DEBUG2r */
        soc_block_list[111],
        soc_genreg,
        1,
        0x2008300,
        0,
        1,
        soc_QM_HPTE_PAUSE_DEBUG2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_HPTE_PAUSE_DEBUG3r */
        soc_block_list[111],
        soc_genreg,
        1,
        0x2008400,
        0,
        1,
        soc_QM_HPTE_PAUSE_DEBUG3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_HPTE_PAUSE_DEBUG4r */
        soc_block_list[111],
        soc_genreg,
        1,
        0x2008500,
        0,
        4,
        soc_QM_HPTE_PAUSE_DEBUG4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_HPTE_PAUSE_DEBUG5r */
        soc_block_list[111],
        soc_genreg,
        1,
        0x2008600,
        0,
        1,
        soc_QM_HPTE_PAUSE_DEBUG5r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_HPTE_PAUSE_STATUS0r */
        soc_block_list[111],
        soc_genreg,
        1,
        0x2002e00,
        0,
        1,
        soc_QM_HPTE_PAUSE_STATUS0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_HPTE_PAUSE_STATUS1r */
        soc_block_list[111],
        soc_genreg,
        1,
        0x2002f00,
        0,
        1,
        soc_QM_HPTE_PAUSE_STATUS1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_HPTE_PAUSE_STATUS2r */
        soc_block_list[111],
        soc_genreg,
        1,
        0x2003000,
        0,
        1,
        soc_QM_HPTE_PAUSE_STATUS2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_HPTE_PAUSE_STATUS3r */
        soc_block_list[111],
        soc_genreg,
        1,
        0x2003100,
        0,
        1,
        soc_QM_HPTE_PAUSE_STATUS3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_HPTE_PAUSE_STATUS4r */
        soc_block_list[111],
        soc_genreg,
        1,
        0x2003200,
        0,
        4,
        soc_QM_HPTE_PAUSE_STATUS4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_INGRESS_SQ_ACCEPT_COUNTr */
        soc_block_list[111],
        soc_genreg,
        1,
        0x2003300,
        0,
        1,
        soc_QM_EGRESS_SQ_ACCEPT_COUNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_INGRESS_SQ_DROP_COUNTr */
        soc_block_list[111],
        soc_genreg,
        1,
        0x2003400,
        0,
        1,
        soc_QM_EGRESS_SQ_DROP_COUNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_IPRE_EG_PAUSE_DEBUGr */
        soc_block_list[111],
        soc_genreg,
        1,
        0x2008800,
        0,
        3,
        soc_QM_IPRE_EG_PAUSE_DEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_IPRE_IG_PAUSE_DEBUGr */
        soc_block_list[111],
        soc_genreg,
        1,
        0x2008700,
        0,
        3,
        soc_QM_IPRE_EG_PAUSE_DEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_B0) || defined(BCM_88230_C0)
    { /* SOC_REG_INT_QM_LLFC_CONFIGr */
        soc_block_list[25],
        soc_genreg,
        1,
        0x80072,
        0,
        2,
        soc_QM_LLFC_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_B0) || defined(BCM_88230_C0)
    { /* SOC_REG_INT_QM_LLFC_COS_TO_PG_MAP0r */
        soc_block_list[25],
        soc_genreg,
        1,
        0x80073,
        0,
        2,
        soc_QM_LLFC_COS_TO_PG_MAP0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_B0) || defined(BCM_88230_C0)
    { /* SOC_REG_INT_QM_LLFC_COS_TO_PG_MAP1r */
        soc_block_list[25],
        soc_genreg,
        1,
        0x80074,
        0,
        2,
        soc_QM_LLFC_COS_TO_PG_MAP1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_B0) || defined(BCM_88230_C0)
    { /* SOC_REG_INT_QM_LLFC_COS_TO_PG_MAP2r */
        soc_block_list[25],
        soc_genreg,
        1,
        0x80075,
        0,
        2,
        soc_QM_LLFC_COS_TO_PG_MAP2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_B0) || defined(BCM_88230_C0)
    { /* SOC_REG_INT_QM_LLFC_COS_TO_PG_MAP3r */
        soc_block_list[25],
        soc_genreg,
        1,
        0x80076,
        0,
        2,
        soc_QM_LLFC_COS_TO_PG_MAP3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_MEM_INITr */
        soc_block_list[111],
        soc_genreg,
        1,
        0x2001600,
        0,
        27,
        soc_QM_MEM_INITr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_MEM_INIT_STATUSr */
        soc_block_list[111],
        soc_genreg,
        1,
        0x2001700,
        0,
        27,
        soc_QM_MEM_INIT_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_MEM_TEST0r */
        soc_block_list[111],
        soc_genreg,
        1,
        0x2006a00,
        0,
        5,
        soc_QM_MEM_TEST0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_MEM_TEST1r */
        soc_block_list[111],
        soc_genreg,
        1,
        0x2006b00,
        0,
        6,
        soc_QM_MEM_TEST1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_MEM_TEST2r */
        soc_block_list[111],
        soc_genreg,
        1,
        0x2006c00,
        0,
        2,
        soc_QM_MEM_TEST2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_MEM_TEST3r */
        soc_block_list[111],
        soc_genreg,
        1,
        0x2006d00,
        0,
        5,
        soc_QM_MEM_TEST3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_MEM_TEST4r */
        soc_block_list[111],
        soc_genreg,
        1,
        0x2006e00,
        0,
        4,
        soc_QM_MEM_TEST4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_MEM_TEST5r */
        soc_block_list[111],
        soc_genreg,
        1,
        0x2006f00,
        0,
        4,
        soc_QM_MEM_TEST5r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_MEM_TEST6r */
        soc_block_list[111],
        soc_genreg,
        1,
        0x2007000,
        0,
        4,
        soc_QM_MEM_TEST6r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_MEM_TEST7r */
        soc_block_list[111],
        soc_genreg,
        1,
        0x2007100,
        0,
        4,
        soc_QM_MEM_TEST7r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_MEM_TEST8r */
        soc_block_list[111],
        soc_genreg,
        1,
        0x2007200,
        0,
        4,
        soc_QM_MEM_TEST8r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_MEM_TEST9r */
        soc_block_list[111],
        soc_genreg,
        1,
        0x2007300,
        0,
        4,
        soc_QM_MEM_TEST9r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_MEM_TEST10r */
        soc_block_list[111],
        soc_genreg,
        1,
        0x2007400,
        0,
        4,
        soc_QM_MEM_TEST10r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_MEM_TEST11r */
        soc_block_list[111],
        soc_genreg,
        1,
        0x2007500,
        0,
        4,
        soc_QM_MEM_TEST11r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_MEM_TEST12r */
        soc_block_list[111],
        soc_genreg,
        1,
        0x2007600,
        0,
        4,
        soc_QM_MEM_TEST12r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_PARITY_DEBUGr */
        soc_block_list[111],
        soc_genreg,
        1,
        0x2005400,
        0,
        27,
        soc_QM_PARITY_DEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_PARITY_ERRORr */
        soc_block_list[111],
        soc_genreg,
        1,
        0x2004d00,
        0,
        12,
        soc_QM_PARITY_ERRORr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_PARITY_ERROR_MASKr */
        soc_block_list[111],
        soc_genreg,
        1,
        0x2004e00,
        0,
        12,
        soc_QM_PARITY_ERROR_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000fff, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_PARITY_STATUSr */
        soc_block_list[111],
        soc_genreg,
        1,
        0x2006900,
        0,
        1,
        soc_QM_PARITY_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_PD_ASSISTr */
        soc_block_list[111],
        soc_genreg,
        1,
        0x2011b00,
        0,
        2,
        soc_CI_PD_ASSISTr_fields,
        SOC_RESET_VAL_DEC(0xffff0000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_PED_EGRESS_ACCEPT_COUNTr */
        soc_block_list[111],
        soc_genreg,
        1,
        0x2003900,
        0,
        1,
        soc_QM_PED_EGRESS_ACCEPT_COUNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_PED_EGRESS_DROP_COUNTr */
        soc_block_list[111],
        soc_genreg,
        1,
        0x2003a00,
        0,
        1,
        soc_QM_PED_EGRESS_DROP_COUNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_PED_INGRESS_ACCEPT_COUNTr */
        soc_block_list[111],
        soc_genreg,
        1,
        0x2003700,
        0,
        1,
        soc_QM_PED_EGRESS_ACCEPT_COUNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_PED_INGRESS_DROP_COUNTr */
        soc_block_list[111],
        soc_genreg,
        1,
        0x2003800,
        0,
        1,
        soc_QM_PED_EGRESS_DROP_COUNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_B0)
    { /* SOC_REG_INT_QM_PFC_CONFIG0r */
        soc_block_list[25],
        soc_genreg,
        1,
        0x8005f,
        0,
        3,
        soc_QM_PFC_CONFIG0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_B0) || defined(BCM_88230_C0)
    { /* SOC_REG_INT_QM_PFC_CONFIG1r */
        soc_block_list[25],
        soc_genreg,
        1,
        0x80060,
        0,
        1,
        soc_QM_PFC_CONFIG1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_B0) || defined(BCM_88230_C0)
    { /* SOC_REG_INT_QM_PFC_CONFIG2r */
        soc_block_list[25],
        soc_genreg,
        1,
        0x80061,
        0,
        8,
        soc_QM_PFC_CONFIG2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_C0)
    { /* SOC_REG_INT_QM_PFC_CONFIG0_BCM88230_C0r */
        soc_block_list[25],
        soc_genreg,
        1,
        0x8005f,
        0,
        5,
        soc_QM_PFC_CONFIG0_BCM88230_C0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_C0)
    { /* SOC_REG_INT_QM_PFC_DEBUGr */
        soc_block_list[25],
        soc_genreg,
        1,
        0x800b8,
        0,
        11,
        soc_QM_PFC_DEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000004, 0x00000000)
        SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_C0)
    { /* SOC_REG_INT_QM_PFC_ENQ_SRC_PORT_LKUP_CFGr */
        soc_block_list[18],
        soc_genreg,
        1,
        0x80038,
        0,
        2,
        soc_QM_PFC_ENQ_SRC_PORT_LKUP_CFGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_C0)
    { /* SOC_REG_INT_QM_PFC_ENQ_SRC_PORT_LKUP_DEBUGr */
        soc_block_list[18],
        soc_genreg,
        1,
        0x80039,
        0,
        1,
        soc_QM_PFC_ENQ_SRC_PORT_LKUP_DEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_B0) || defined(BCM_88230_C0)
    { /* SOC_REG_INT_QM_PFC_MAX_THRESHOLD_COS0r */
        soc_block_list[25],
        soc_genreg,
        1,
        0x8006a,
        0,
        1,
        soc_QM_PFC_MAX_THRESHOLD_COS0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_B0) || defined(BCM_88230_C0)
    { /* SOC_REG_INT_QM_PFC_MAX_THRESHOLD_COS1r */
        soc_block_list[25],
        soc_genreg,
        1,
        0x8006b,
        0,
        1,
        soc_QM_PFC_MAX_THRESHOLD_COS0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_B0) || defined(BCM_88230_C0)
    { /* SOC_REG_INT_QM_PFC_MAX_THRESHOLD_COS2r */
        soc_block_list[25],
        soc_genreg,
        1,
        0x8006c,
        0,
        1,
        soc_QM_PFC_MAX_THRESHOLD_COS0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_B0) || defined(BCM_88230_C0)
    { /* SOC_REG_INT_QM_PFC_MAX_THRESHOLD_COS3r */
        soc_block_list[25],
        soc_genreg,
        1,
        0x8006d,
        0,
        1,
        soc_QM_PFC_MAX_THRESHOLD_COS0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_B0) || defined(BCM_88230_C0)
    { /* SOC_REG_INT_QM_PFC_MAX_THRESHOLD_COS4r */
        soc_block_list[25],
        soc_genreg,
        1,
        0x8006e,
        0,
        1,
        soc_QM_PFC_MAX_THRESHOLD_COS0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_B0) || defined(BCM_88230_C0)
    { /* SOC_REG_INT_QM_PFC_MAX_THRESHOLD_COS5r */
        soc_block_list[25],
        soc_genreg,
        1,
        0x8006f,
        0,
        1,
        soc_QM_PFC_MAX_THRESHOLD_COS0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_B0) || defined(BCM_88230_C0)
    { /* SOC_REG_INT_QM_PFC_MAX_THRESHOLD_COS6r */
        soc_block_list[25],
        soc_genreg,
        1,
        0x80070,
        0,
        1,
        soc_QM_PFC_MAX_THRESHOLD_COS0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_B0) || defined(BCM_88230_C0)
    { /* SOC_REG_INT_QM_PFC_MAX_THRESHOLD_COS7r */
        soc_block_list[25],
        soc_genreg,
        1,
        0x80071,
        0,
        1,
        soc_QM_PFC_MAX_THRESHOLD_COS0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_C0)
    { /* SOC_REG_INT_QM_PFC_PG_BUF_XON_THRESHOLD_0r */
        soc_block_list[25],
        soc_genreg,
        1,
        0x800a8,
        0,
        1,
        soc_QM_PFC_PG_BUF_XON_THRESHOLD_0r_fields,
        SOC_RESET_VAL_DEC(0x0003ffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_C0)
    { /* SOC_REG_INT_QM_PFC_PG_BUF_XON_THRESHOLD_1r */
        soc_block_list[25],
        soc_genreg,
        1,
        0x800a9,
        0,
        1,
        soc_QM_PFC_PG_BUF_XON_THRESHOLD_0r_fields,
        SOC_RESET_VAL_DEC(0x0003ffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_C0)
    { /* SOC_REG_INT_QM_PFC_PG_BUF_XON_THRESHOLD_2r */
        soc_block_list[25],
        soc_genreg,
        1,
        0x800aa,
        0,
        1,
        soc_QM_PFC_PG_BUF_XON_THRESHOLD_0r_fields,
        SOC_RESET_VAL_DEC(0x0003ffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_C0)
    { /* SOC_REG_INT_QM_PFC_PG_BUF_XON_THRESHOLD_3r */
        soc_block_list[25],
        soc_genreg,
        1,
        0x800ab,
        0,
        1,
        soc_QM_PFC_PG_BUF_XON_THRESHOLD_0r_fields,
        SOC_RESET_VAL_DEC(0x0003ffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_C0)
    { /* SOC_REG_INT_QM_PFC_PG_BUF_XON_THRESHOLD_4r */
        soc_block_list[25],
        soc_genreg,
        1,
        0x800ac,
        0,
        1,
        soc_QM_PFC_PG_BUF_XON_THRESHOLD_0r_fields,
        SOC_RESET_VAL_DEC(0x0003ffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_C0)
    { /* SOC_REG_INT_QM_PFC_PG_BUF_XON_THRESHOLD_5r */
        soc_block_list[25],
        soc_genreg,
        1,
        0x800ad,
        0,
        1,
        soc_QM_PFC_PG_BUF_XON_THRESHOLD_0r_fields,
        SOC_RESET_VAL_DEC(0x0003ffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_C0)
    { /* SOC_REG_INT_QM_PFC_PG_BUF_XON_THRESHOLD_6r */
        soc_block_list[25],
        soc_genreg,
        1,
        0x800ae,
        0,
        1,
        soc_QM_PFC_PG_BUF_XON_THRESHOLD_0r_fields,
        SOC_RESET_VAL_DEC(0x0003ffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_C0)
    { /* SOC_REG_INT_QM_PFC_PG_BUF_XON_THRESHOLD_7r */
        soc_block_list[25],
        soc_genreg,
        1,
        0x800af,
        0,
        1,
        soc_QM_PFC_PG_BUF_XON_THRESHOLD_0r_fields,
        SOC_RESET_VAL_DEC(0x0003ffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_C0)
    { /* SOC_REG_INT_QM_PFC_RSVD_THRESHOLD_0r */
        soc_block_list[25],
        soc_genreg,
        1,
        0x80088,
        0,
        1,
        soc_QM_PFC_RSVD_THRESHOLD_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_C0)
    { /* SOC_REG_INT_QM_PFC_RSVD_THRESHOLD_1r */
        soc_block_list[25],
        soc_genreg,
        1,
        0x80089,
        0,
        1,
        soc_QM_PFC_RSVD_THRESHOLD_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_C0)
    { /* SOC_REG_INT_QM_PFC_RSVD_THRESHOLD_2r */
        soc_block_list[25],
        soc_genreg,
        1,
        0x8008a,
        0,
        1,
        soc_QM_PFC_RSVD_THRESHOLD_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_C0)
    { /* SOC_REG_INT_QM_PFC_RSVD_THRESHOLD_3r */
        soc_block_list[25],
        soc_genreg,
        1,
        0x8008b,
        0,
        1,
        soc_QM_PFC_RSVD_THRESHOLD_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_C0)
    { /* SOC_REG_INT_QM_PFC_RSVD_THRESHOLD_4r */
        soc_block_list[25],
        soc_genreg,
        1,
        0x8008c,
        0,
        1,
        soc_QM_PFC_RSVD_THRESHOLD_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_C0)
    { /* SOC_REG_INT_QM_PFC_RSVD_THRESHOLD_5r */
        soc_block_list[25],
        soc_genreg,
        1,
        0x8008d,
        0,
        1,
        soc_QM_PFC_RSVD_THRESHOLD_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_C0)
    { /* SOC_REG_INT_QM_PFC_RSVD_THRESHOLD_6r */
        soc_block_list[25],
        soc_genreg,
        1,
        0x8008e,
        0,
        1,
        soc_QM_PFC_RSVD_THRESHOLD_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_C0)
    { /* SOC_REG_INT_QM_PFC_RSVD_THRESHOLD_7r */
        soc_block_list[25],
        soc_genreg,
        1,
        0x8008f,
        0,
        1,
        soc_QM_PFC_RSVD_THRESHOLD_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_C0)
    { /* SOC_REG_INT_QM_PFC_SP_PG_LINE_MAX_THRESHOLD_0r */
        soc_block_list[25],
        soc_genreg,
        1,
        0x80090,
        0,
        1,
        soc_QM_PFC_SP_PG_LINE_MAX_THRESHOLD_0r_fields,
        SOC_RESET_VAL_DEC(0x0fffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_C0)
    { /* SOC_REG_INT_QM_PFC_SP_PG_LINE_MAX_THRESHOLD_1r */
        soc_block_list[25],
        soc_genreg,
        1,
        0x80091,
        0,
        1,
        soc_QM_PFC_SP_PG_LINE_MAX_THRESHOLD_0r_fields,
        SOC_RESET_VAL_DEC(0x0fffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_C0)
    { /* SOC_REG_INT_QM_PFC_SP_PG_LINE_MAX_THRESHOLD_2r */
        soc_block_list[25],
        soc_genreg,
        1,
        0x80092,
        0,
        1,
        soc_QM_PFC_SP_PG_LINE_MAX_THRESHOLD_0r_fields,
        SOC_RESET_VAL_DEC(0x0fffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_C0)
    { /* SOC_REG_INT_QM_PFC_SP_PG_LINE_MAX_THRESHOLD_3r */
        soc_block_list[25],
        soc_genreg,
        1,
        0x80093,
        0,
        1,
        soc_QM_PFC_SP_PG_LINE_MAX_THRESHOLD_0r_fields,
        SOC_RESET_VAL_DEC(0x0fffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_C0)
    { /* SOC_REG_INT_QM_PFC_SP_PG_LINE_MAX_THRESHOLD_4r */
        soc_block_list[25],
        soc_genreg,
        1,
        0x80094,
        0,
        1,
        soc_QM_PFC_SP_PG_LINE_MAX_THRESHOLD_0r_fields,
        SOC_RESET_VAL_DEC(0x0fffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_C0)
    { /* SOC_REG_INT_QM_PFC_SP_PG_LINE_MAX_THRESHOLD_5r */
        soc_block_list[25],
        soc_genreg,
        1,
        0x80095,
        0,
        1,
        soc_QM_PFC_SP_PG_LINE_MAX_THRESHOLD_0r_fields,
        SOC_RESET_VAL_DEC(0x0fffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_C0)
    { /* SOC_REG_INT_QM_PFC_SP_PG_LINE_MAX_THRESHOLD_6r */
        soc_block_list[25],
        soc_genreg,
        1,
        0x80096,
        0,
        1,
        soc_QM_PFC_SP_PG_LINE_MAX_THRESHOLD_0r_fields,
        SOC_RESET_VAL_DEC(0x0fffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_C0)
    { /* SOC_REG_INT_QM_PFC_SP_PG_LINE_MAX_THRESHOLD_7r */
        soc_block_list[25],
        soc_genreg,
        1,
        0x80097,
        0,
        1,
        soc_QM_PFC_SP_PG_LINE_MAX_THRESHOLD_0r_fields,
        SOC_RESET_VAL_DEC(0x0fffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_C0)
    { /* SOC_REG_INT_QM_PFC_SP_PG_LINE_XOFF_THRESHOLD_0r */
        soc_block_list[25],
        soc_genreg,
        1,
        0x80098,
        0,
        1,
        soc_QM_PFC_SP_PG_LINE_XOFF_THRESHOLD_0r_fields,
        SOC_RESET_VAL_DEC(0x0fffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_C0)
    { /* SOC_REG_INT_QM_PFC_SP_PG_LINE_XOFF_THRESHOLD_1r */
        soc_block_list[25],
        soc_genreg,
        1,
        0x8009a,
        0,
        1,
        soc_QM_PFC_SP_PG_LINE_XOFF_THRESHOLD_0r_fields,
        SOC_RESET_VAL_DEC(0x0fffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_C0)
    { /* SOC_REG_INT_QM_PFC_SP_PG_LINE_XOFF_THRESHOLD_2r */
        soc_block_list[25],
        soc_genreg,
        1,
        0x8009c,
        0,
        1,
        soc_QM_PFC_SP_PG_LINE_XOFF_THRESHOLD_0r_fields,
        SOC_RESET_VAL_DEC(0x0fffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_C0)
    { /* SOC_REG_INT_QM_PFC_SP_PG_LINE_XOFF_THRESHOLD_3r */
        soc_block_list[25],
        soc_genreg,
        1,
        0x8009e,
        0,
        1,
        soc_QM_PFC_SP_PG_LINE_XOFF_THRESHOLD_0r_fields,
        SOC_RESET_VAL_DEC(0x0fffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_C0)
    { /* SOC_REG_INT_QM_PFC_SP_PG_LINE_XOFF_THRESHOLD_4r */
        soc_block_list[25],
        soc_genreg,
        1,
        0x800a0,
        0,
        1,
        soc_QM_PFC_SP_PG_LINE_XOFF_THRESHOLD_0r_fields,
        SOC_RESET_VAL_DEC(0x0fffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_C0)
    { /* SOC_REG_INT_QM_PFC_SP_PG_LINE_XOFF_THRESHOLD_5r */
        soc_block_list[25],
        soc_genreg,
        1,
        0x800a2,
        0,
        1,
        soc_QM_PFC_SP_PG_LINE_XOFF_THRESHOLD_0r_fields,
        SOC_RESET_VAL_DEC(0x0fffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_C0)
    { /* SOC_REG_INT_QM_PFC_SP_PG_LINE_XOFF_THRESHOLD_6r */
        soc_block_list[25],
        soc_genreg,
        1,
        0x800a4,
        0,
        1,
        soc_QM_PFC_SP_PG_LINE_XOFF_THRESHOLD_0r_fields,
        SOC_RESET_VAL_DEC(0x0fffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_C0)
    { /* SOC_REG_INT_QM_PFC_SP_PG_LINE_XOFF_THRESHOLD_7r */
        soc_block_list[25],
        soc_genreg,
        1,
        0x800a6,
        0,
        1,
        soc_QM_PFC_SP_PG_LINE_XOFF_THRESHOLD_0r_fields,
        SOC_RESET_VAL_DEC(0x0fffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_C0)
    { /* SOC_REG_INT_QM_PFC_SP_PG_LINE_XON_THRESHOLD_0r */
        soc_block_list[25],
        soc_genreg,
        1,
        0x80099,
        0,
        1,
        soc_QM_PFC_SP_PG_LINE_XON_THRESHOLD_0r_fields,
        SOC_RESET_VAL_DEC(0x0fffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_C0)
    { /* SOC_REG_INT_QM_PFC_SP_PG_LINE_XON_THRESHOLD_1r */
        soc_block_list[25],
        soc_genreg,
        1,
        0x8009b,
        0,
        1,
        soc_QM_PFC_SP_PG_LINE_XON_THRESHOLD_0r_fields,
        SOC_RESET_VAL_DEC(0x0fffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_C0)
    { /* SOC_REG_INT_QM_PFC_SP_PG_LINE_XON_THRESHOLD_2r */
        soc_block_list[25],
        soc_genreg,
        1,
        0x8009d,
        0,
        1,
        soc_QM_PFC_SP_PG_LINE_XON_THRESHOLD_0r_fields,
        SOC_RESET_VAL_DEC(0x0fffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_C0)
    { /* SOC_REG_INT_QM_PFC_SP_PG_LINE_XON_THRESHOLD_3r */
        soc_block_list[25],
        soc_genreg,
        1,
        0x8009f,
        0,
        1,
        soc_QM_PFC_SP_PG_LINE_XON_THRESHOLD_0r_fields,
        SOC_RESET_VAL_DEC(0x0fffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_C0)
    { /* SOC_REG_INT_QM_PFC_SP_PG_LINE_XON_THRESHOLD_4r */
        soc_block_list[25],
        soc_genreg,
        1,
        0x800a1,
        0,
        1,
        soc_QM_PFC_SP_PG_LINE_XON_THRESHOLD_0r_fields,
        SOC_RESET_VAL_DEC(0x0fffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_C0)
    { /* SOC_REG_INT_QM_PFC_SP_PG_LINE_XON_THRESHOLD_5r */
        soc_block_list[25],
        soc_genreg,
        1,
        0x800a3,
        0,
        1,
        soc_QM_PFC_SP_PG_LINE_XON_THRESHOLD_0r_fields,
        SOC_RESET_VAL_DEC(0x0fffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_C0)
    { /* SOC_REG_INT_QM_PFC_SP_PG_LINE_XON_THRESHOLD_6r */
        soc_block_list[25],
        soc_genreg,
        1,
        0x800a5,
        0,
        1,
        soc_QM_PFC_SP_PG_LINE_XON_THRESHOLD_0r_fields,
        SOC_RESET_VAL_DEC(0x0fffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_C0)
    { /* SOC_REG_INT_QM_PFC_SP_PG_LINE_XON_THRESHOLD_7r */
        soc_block_list[25],
        soc_genreg,
        1,
        0x800a7,
        0,
        1,
        soc_QM_PFC_SP_PG_LINE_XON_THRESHOLD_0r_fields,
        SOC_RESET_VAL_DEC(0x0fffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_B0) || defined(BCM_88230_C0)
    { /* SOC_REG_INT_QM_PFC_THRESHOLD_COS0r */
        soc_block_list[25],
        soc_genreg,
        1,
        0x80062,
        0,
        2,
        soc_QM_PFC_THRESHOLD_COS0r_fields,
        SOC_RESET_VAL_DEC(0x0003ffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_B0) || defined(BCM_88230_C0)
    { /* SOC_REG_INT_QM_PFC_THRESHOLD_COS1r */
        soc_block_list[25],
        soc_genreg,
        1,
        0x80063,
        0,
        2,
        soc_QM_PFC_THRESHOLD_COS0r_fields,
        SOC_RESET_VAL_DEC(0x0003ffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_B0) || defined(BCM_88230_C0)
    { /* SOC_REG_INT_QM_PFC_THRESHOLD_COS2r */
        soc_block_list[25],
        soc_genreg,
        1,
        0x80064,
        0,
        2,
        soc_QM_PFC_THRESHOLD_COS0r_fields,
        SOC_RESET_VAL_DEC(0x0003ffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_B0) || defined(BCM_88230_C0)
    { /* SOC_REG_INT_QM_PFC_THRESHOLD_COS3r */
        soc_block_list[25],
        soc_genreg,
        1,
        0x80065,
        0,
        2,
        soc_QM_PFC_THRESHOLD_COS0r_fields,
        SOC_RESET_VAL_DEC(0x0003ffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_B0) || defined(BCM_88230_C0)
    { /* SOC_REG_INT_QM_PFC_THRESHOLD_COS4r */
        soc_block_list[25],
        soc_genreg,
        1,
        0x80066,
        0,
        2,
        soc_QM_PFC_THRESHOLD_COS0r_fields,
        SOC_RESET_VAL_DEC(0x0003ffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_B0) || defined(BCM_88230_C0)
    { /* SOC_REG_INT_QM_PFC_THRESHOLD_COS5r */
        soc_block_list[25],
        soc_genreg,
        1,
        0x80067,
        0,
        2,
        soc_QM_PFC_THRESHOLD_COS0r_fields,
        SOC_RESET_VAL_DEC(0x0003ffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_B0) || defined(BCM_88230_C0)
    { /* SOC_REG_INT_QM_PFC_THRESHOLD_COS6r */
        soc_block_list[25],
        soc_genreg,
        1,
        0x80068,
        0,
        2,
        soc_QM_PFC_THRESHOLD_COS0r_fields,
        SOC_RESET_VAL_DEC(0x0003ffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_B0) || defined(BCM_88230_C0)
    { /* SOC_REG_INT_QM_PFC_THRESHOLD_COS7r */
        soc_block_list[25],
        soc_genreg,
        1,
        0x80069,
        0,
        2,
        soc_QM_PFC_THRESHOLD_COS0r_fields,
        SOC_RESET_VAL_DEC(0x0003ffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QM_QSB_RAND_SB_DEBUGr */
        soc_block_list[23],
        soc_genreg,
        1,
        0x80053,
        0,
        5,
        soc_QM_QSB_RAND_SB_DEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QM_QSB_RATE_SB_DEBUGr */
        soc_block_list[23],
        soc_genreg,
        1,
        0x80054,
        0,
        5,
        soc_QM_QSB_RAND_SB_DEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_QUEUE_STATUS0r */
        soc_block_list[111],
        soc_genreg,
        1,
        0x2007700,
        0,
        4,
        soc_QM_QUEUE_STATUS0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_QUEUE_STATUS1r */
        soc_block_list[111],
        soc_genreg,
        1,
        0x2007800,
        0,
        1,
        soc_QM_QUEUE_STATUS1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_RC_ACCEPT_COUNTr */
        soc_block_list[111],
        soc_genreg,
        1,
        0x2003d00,
        0,
        1,
        soc_QM_AG_ACCEPT_COUNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_REPL_STATUSr */
        soc_block_list[111],
        soc_genreg,
        1,
        0x2007900,
        0,
        4,
        soc_QM_REPL_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_RESERVED_DROP_COUNTr */
        soc_block_list[111],
        soc_genreg,
        1,
        0x2004100,
        0,
        2,
        soc_QM_RESERVED_DROP_COUNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_RP_ACCEPT_COUNTr */
        soc_block_list[111],
        soc_genreg,
        1,
        0x2003e00,
        0,
        1,
        soc_QM_AG_ACCEPT_COUNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_RT_ACCEPT_COUNTr */
        soc_block_list[111],
        soc_genreg,
        1,
        0x2003b00,
        0,
        1,
        soc_QM_AG_ACCEPT_COUNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QM_TAIL_DROP_CONFIGr */
        soc_block_list[25],
        soc_genreg,
        1,
        0x80007,
        0,
        3,
        soc_QM_TAIL_DROP_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_TM_DROP_COUNT0r */
        soc_block_list[111],
        soc_genreg,
        1,
        0x2003f00,
        0,
        2,
        soc_QM_TM_DROP_COUNT0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_TM_DROP_COUNT1r */
        soc_block_list[111],
        soc_genreg,
        1,
        0x2004000,
        0,
        2,
        soc_QM_TM_DROP_COUNT1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_TRACE_IF_HPRE_ENQDONE_CAPT0r */
        soc_block_list[111],
        soc_genreg,
        1,
        0x2011800,
        0,
        5,
        soc_QM_TRACE_IF_HPRE_ENQDONE_CAPT0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_TRACE_IF_HPRE_ENQDONE_CAPT1r */
        soc_block_list[111],
        soc_genreg,
        1,
        0x2011700,
        0,
        6,
        soc_QM_TRACE_IF_HPRE_ENQDONE_CAPT1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_TRACE_IF_HPRE_ENQDONE_CAPT2r */
        soc_block_list[111],
        soc_genreg,
        1,
        0x2011600,
        0,
        7,
        soc_QM_TRACE_IF_HPRE_ENQDONE_CAPT2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_TRACE_IF_HPRE_ENQDONE_CAPT3r */
        soc_block_list[111],
        soc_genreg,
        1,
        0x2011500,
        0,
        13,
        soc_QM_TRACE_IF_HPRE_ENQDONE_CAPT3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_TRACE_IF_HPRE_ENQDONE_CONTROLr */
        soc_block_list[111],
        soc_genreg,
        1,
        0x2010b00,
        0,
        4,
        soc_QM_TRACE_IF_HPRE_ENQDONE_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_TRACE_IF_HPRE_ENQDONE_COUNTERr */
        soc_block_list[111],
        soc_genreg,
        1,
        0x2010c00,
        0,
        1,
        soc_PB_TRACE_IF_COUNTER_PAGE_RD_PTEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_TRACE_IF_HPRE_ENQDONE_MASK0r */
        soc_block_list[111],
        soc_genreg,
        1,
        0x2011400,
        0,
        5,
        soc_QM_TRACE_IF_HPRE_ENQDONE_MASK0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_TRACE_IF_HPRE_ENQDONE_MASK1r */
        soc_block_list[111],
        soc_genreg,
        1,
        0x2011300,
        0,
        6,
        soc_QM_TRACE_IF_HPRE_ENQDONE_MASK1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_TRACE_IF_HPRE_ENQDONE_MASK2r */
        soc_block_list[111],
        soc_genreg,
        1,
        0x2011200,
        0,
        7,
        soc_QM_TRACE_IF_HPRE_ENQDONE_MASK2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_TRACE_IF_HPRE_ENQDONE_MASK3r */
        soc_block_list[111],
        soc_genreg,
        1,
        0x2011100,
        0,
        13,
        soc_QM_TRACE_IF_HPRE_ENQDONE_MASK3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_TRACE_IF_HPRE_ENQDONE_VALUE0r */
        soc_block_list[111],
        soc_genreg,
        1,
        0x2011000,
        0,
        5,
        soc_QM_TRACE_IF_HPRE_ENQDONE_MASK0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_TRACE_IF_HPRE_ENQDONE_VALUE1r */
        soc_block_list[111],
        soc_genreg,
        1,
        0x2010f00,
        0,
        6,
        soc_QM_TRACE_IF_HPRE_ENQDONE_MASK1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_TRACE_IF_HPRE_ENQDONE_VALUE2r */
        soc_block_list[111],
        soc_genreg,
        1,
        0x2010e00,
        0,
        7,
        soc_QM_TRACE_IF_HPRE_ENQDONE_MASK2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_TRACE_IF_HPRE_ENQDONE_VALUE3r */
        soc_block_list[111],
        soc_genreg,
        1,
        0x2010d00,
        0,
        13,
        soc_QM_TRACE_IF_HPRE_ENQDONE_MASK3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_TRACE_IF_HPRE_ENQUEUE_CAPT0r */
        soc_block_list[111],
        soc_genreg,
        1,
        0x200be00,
        0,
        10,
        soc_QM_TRACE_IF_HPRE_ENQUEUE_CAPT0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_TRACE_IF_HPRE_ENQUEUE_CAPT1r */
        soc_block_list[111],
        soc_genreg,
        1,
        0x200bd00,
        0,
        4,
        soc_QM_TRACE_IF_HPRE_ENQUEUE_CAPT1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_TRACE_IF_HPRE_ENQUEUE_CAPT2r */
        soc_block_list[111],
        soc_genreg,
        1,
        0x200bc00,
        0,
        6,
        soc_QM_TRACE_IF_HPRE_ENQUEUE_CAPT2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_TRACE_IF_HPRE_ENQUEUE_CAPT3r */
        soc_block_list[111],
        soc_genreg,
        1,
        0x200bb00,
        0,
        7,
        soc_QM_TRACE_IF_HPRE_ENQUEUE_CAPT3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_TRACE_IF_HPRE_ENQUEUE_CAPT4r */
        soc_block_list[111],
        soc_genreg,
        1,
        0x200ba00,
        0,
        1,
        soc_QM_TRACE_IF_HPRE_ENQUEUE_CAPT4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_TRACE_IF_HPRE_ENQUEUE_CAPT5r */
        soc_block_list[111],
        soc_genreg,
        1,
        0x200b900,
        0,
        17,
        soc_QM_TRACE_IF_HPRE_ENQUEUE_CAPT5r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_TRACE_IF_HPRE_ENQUEUE_CONTROLr */
        soc_block_list[111],
        soc_genreg,
        1,
        0x200ab00,
        0,
        4,
        soc_QM_TRACE_IF_HPRE_ENQDONE_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_TRACE_IF_HPRE_ENQUEUE_COUNTERr */
        soc_block_list[111],
        soc_genreg,
        1,
        0x200ac00,
        0,
        1,
        soc_PB_TRACE_IF_COUNTER_PAGE_RD_PTEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_TRACE_IF_HPRE_ENQUEUE_MASK0r */
        soc_block_list[111],
        soc_genreg,
        1,
        0x200b800,
        0,
        10,
        soc_QM_TRACE_IF_HPRE_ENQUEUE_MASK0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_TRACE_IF_HPRE_ENQUEUE_MASK1r */
        soc_block_list[111],
        soc_genreg,
        1,
        0x200b700,
        0,
        4,
        soc_QM_TRACE_IF_HPRE_ENQUEUE_MASK1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_TRACE_IF_HPRE_ENQUEUE_MASK2r */
        soc_block_list[111],
        soc_genreg,
        1,
        0x200b600,
        0,
        6,
        soc_QM_TRACE_IF_HPRE_ENQUEUE_MASK2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_TRACE_IF_HPRE_ENQUEUE_MASK3r */
        soc_block_list[111],
        soc_genreg,
        1,
        0x200b500,
        0,
        7,
        soc_QM_TRACE_IF_HPRE_ENQUEUE_MASK3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_TRACE_IF_HPRE_ENQUEUE_MASK4r */
        soc_block_list[111],
        soc_genreg,
        1,
        0x200b400,
        0,
        1,
        soc_QM_TRACE_IF_HPRE_ENQUEUE_MASK4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_TRACE_IF_HPRE_ENQUEUE_MASK5r */
        soc_block_list[111],
        soc_genreg,
        1,
        0x200b300,
        0,
        17,
        soc_QM_TRACE_IF_HPRE_ENQUEUE_MASK5r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_TRACE_IF_HPRE_ENQUEUE_VALUE0r */
        soc_block_list[111],
        soc_genreg,
        1,
        0x200b200,
        0,
        10,
        soc_QM_TRACE_IF_HPRE_ENQUEUE_MASK0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_TRACE_IF_HPRE_ENQUEUE_VALUE1r */
        soc_block_list[111],
        soc_genreg,
        1,
        0x200b100,
        0,
        4,
        soc_QM_TRACE_IF_HPRE_ENQUEUE_MASK1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_TRACE_IF_HPRE_ENQUEUE_VALUE2r */
        soc_block_list[111],
        soc_genreg,
        1,
        0x200b000,
        0,
        6,
        soc_QM_TRACE_IF_HPRE_ENQUEUE_MASK2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_TRACE_IF_HPRE_ENQUEUE_VALUE3r */
        soc_block_list[111],
        soc_genreg,
        1,
        0x200af00,
        0,
        7,
        soc_QM_TRACE_IF_HPRE_ENQUEUE_MASK3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_TRACE_IF_HPRE_ENQUEUE_VALUE4r */
        soc_block_list[111],
        soc_genreg,
        1,
        0x200ae00,
        0,
        1,
        soc_QM_TRACE_IF_HPRE_ENQUEUE_MASK4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_TRACE_IF_HPRE_ENQUEUE_VALUE5r */
        soc_block_list[111],
        soc_genreg,
        1,
        0x200ad00,
        0,
        17,
        soc_QM_TRACE_IF_HPRE_ENQUEUE_MASK5r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_TRACE_IF_HPTE_DEQUEUE_CAPT0r */
        soc_block_list[111],
        soc_genreg,
        1,
        0x200fa00,
        0,
        5,
        soc_QM_TRACE_IF_HPTE_DEQUEUE_CAPT0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_TRACE_IF_HPTE_DEQUEUE_CAPT1r */
        soc_block_list[111],
        soc_genreg,
        1,
        0x200f900,
        0,
        5,
        soc_QM_TRACE_IF_HPTE_DEQUEUE_CAPT1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_TRACE_IF_HPTE_DEQUEUE_CAPT2r */
        soc_block_list[111],
        soc_genreg,
        1,
        0x200f800,
        0,
        13,
        soc_QM_TRACE_IF_HPTE_DEQUEUE_CAPT2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_TRACE_IF_HPTE_DEQUEUE_CONTROLr */
        soc_block_list[111],
        soc_genreg,
        1,
        0x200f000,
        0,
        4,
        soc_QM_TRACE_IF_HPRE_ENQDONE_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_TRACE_IF_HPTE_DEQUEUE_COUNTERr */
        soc_block_list[111],
        soc_genreg,
        1,
        0x200f100,
        0,
        1,
        soc_PB_TRACE_IF_COUNTER_PAGE_RD_PTEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_TRACE_IF_HPTE_DEQUEUE_MASK0r */
        soc_block_list[111],
        soc_genreg,
        1,
        0x200f700,
        0,
        5,
        soc_QM_TRACE_IF_HPTE_DEQUEUE_MASK0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_TRACE_IF_HPTE_DEQUEUE_MASK1r */
        soc_block_list[111],
        soc_genreg,
        1,
        0x200f600,
        0,
        5,
        soc_QM_TRACE_IF_HPTE_DEQUEUE_MASK1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_TRACE_IF_HPTE_DEQUEUE_MASK2r */
        soc_block_list[111],
        soc_genreg,
        1,
        0x200f500,
        0,
        13,
        soc_QM_TRACE_IF_HPRE_ENQDONE_MASK3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_TRACE_IF_HPTE_DEQUEUE_VALUE0r */
        soc_block_list[111],
        soc_genreg,
        1,
        0x200f400,
        0,
        5,
        soc_QM_TRACE_IF_HPTE_DEQUEUE_MASK0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_TRACE_IF_HPTE_DEQUEUE_VALUE1r */
        soc_block_list[111],
        soc_genreg,
        1,
        0x200f300,
        0,
        5,
        soc_QM_TRACE_IF_HPTE_DEQUEUE_MASK1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_TRACE_IF_HPTE_DEQUEUE_VALUE2r */
        soc_block_list[111],
        soc_genreg,
        1,
        0x200f200,
        0,
        13,
        soc_QM_TRACE_IF_HPRE_ENQDONE_MASK3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_TRACE_IF_HPTE_FREE_PAGE_RELEASE_CAPT0r */
        soc_block_list[111],
        soc_genreg,
        1,
        0x200df00,
        0,
        2,
        soc_QM_TRACE_IF_HPTE_FREE_PAGE_RELEASE_CAPT0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_TRACE_IF_HPTE_FREE_PAGE_RELEASE_CONTROLr */
        soc_block_list[111],
        soc_genreg,
        1,
        0x200db00,
        0,
        4,
        soc_QM_TRACE_IF_HPRE_ENQDONE_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_TRACE_IF_HPTE_FREE_PAGE_RELEASE_COUNTERr */
        soc_block_list[111],
        soc_genreg,
        1,
        0x200dc00,
        0,
        1,
        soc_PB_TRACE_IF_COUNTER_PAGE_RD_PTEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_TRACE_IF_HPTE_FREE_PAGE_RELEASE_MASK0r */
        soc_block_list[111],
        soc_genreg,
        1,
        0x200de00,
        0,
        2,
        soc_QM_TRACE_IF_HPTE_FREE_PAGE_RELEASE_MASK0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_TRACE_IF_HPTE_FREE_PAGE_RELEASE_VALUE0r */
        soc_block_list[111],
        soc_genreg,
        1,
        0x200dd00,
        0,
        2,
        soc_QM_TRACE_IF_HPTE_FREE_PAGE_RELEASE_MASK0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_TRACE_IF_IPRE_EG_ENQDONE_CAPT0r */
        soc_block_list[111],
        soc_genreg,
        1,
        0x200a200,
        0,
        3,
        soc_QM_TRACE_IF_IPRE_EG_ENQDONE_CAPT0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_TRACE_IF_IPRE_EG_ENQDONE_CAPT1r */
        soc_block_list[111],
        soc_genreg,
        1,
        0x200a100,
        0,
        17,
        soc_QM_TRACE_IF_IPRE_EG_ENQDONE_CAPT1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_TRACE_IF_IPRE_EG_ENQDONE_CONTROLr */
        soc_block_list[111],
        soc_genreg,
        1,
        0x2009b00,
        0,
        4,
        soc_QM_TRACE_IF_HPRE_ENQDONE_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_TRACE_IF_IPRE_EG_ENQDONE_COUNTERr */
        soc_block_list[111],
        soc_genreg,
        1,
        0x2009c00,
        0,
        1,
        soc_PB_TRACE_IF_COUNTER_PAGE_RD_PTEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_TRACE_IF_IPRE_EG_ENQDONE_MASK0r */
        soc_block_list[111],
        soc_genreg,
        1,
        0x200a000,
        0,
        3,
        soc_QM_TRACE_IF_IPRE_EG_ENQDONE_MASK0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_TRACE_IF_IPRE_EG_ENQDONE_MASK1r */
        soc_block_list[111],
        soc_genreg,
        1,
        0x2009f00,
        0,
        17,
        soc_QM_TRACE_IF_IPRE_EG_ENQDONE_MASK1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_TRACE_IF_IPRE_EG_ENQDONE_VALUE0r */
        soc_block_list[111],
        soc_genreg,
        1,
        0x2009e00,
        0,
        3,
        soc_QM_TRACE_IF_IPRE_EG_ENQDONE_MASK0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_TRACE_IF_IPRE_EG_ENQDONE_VALUE1r */
        soc_block_list[111],
        soc_genreg,
        1,
        0x2009d00,
        0,
        17,
        soc_QM_TRACE_IF_IPRE_EG_ENQDONE_MASK1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_TRACE_IF_IPRE_EG_ENQUEUE_CAPT0r */
        soc_block_list[111],
        soc_genreg,
        1,
        0x200cc00,
        0,
        1,
        soc_QM_TRACE_IF_IPRE_EG_ENQUEUE_CAPT0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_TRACE_IF_IPRE_EG_ENQUEUE_CAPT1r */
        soc_block_list[111],
        soc_genreg,
        1,
        0x200cb00,
        0,
        6,
        soc_QM_TRACE_IF_IPRE_EG_ENQUEUE_CAPT1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_TRACE_IF_IPRE_EG_ENQUEUE_CAPT2r */
        soc_block_list[111],
        soc_genreg,
        1,
        0x200ca00,
        0,
        6,
        soc_QM_TRACE_IF_IPRE_EG_ENQUEUE_CAPT2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_TRACE_IF_IPRE_EG_ENQUEUE_CAPT3r */
        soc_block_list[111],
        soc_genreg,
        1,
        0x200c900,
        0,
        13,
        soc_QM_TRACE_IF_HPTE_DEQUEUE_CAPT2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_TRACE_IF_IPRE_EG_ENQUEUE_CONTROLr */
        soc_block_list[111],
        soc_genreg,
        1,
        0x200bf00,
        0,
        4,
        soc_QM_TRACE_IF_HPRE_ENQDONE_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_TRACE_IF_IPRE_EG_ENQUEUE_COUNTERr */
        soc_block_list[111],
        soc_genreg,
        1,
        0x200c000,
        0,
        1,
        soc_PB_TRACE_IF_COUNTER_PAGE_RD_PTEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_TRACE_IF_IPRE_EG_ENQUEUE_MASK0r */
        soc_block_list[111],
        soc_genreg,
        1,
        0x200c800,
        0,
        1,
        soc_QM_TRACE_IF_IPRE_EG_ENQUEUE_MASK0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_TRACE_IF_IPRE_EG_ENQUEUE_MASK1r */
        soc_block_list[111],
        soc_genreg,
        1,
        0x200c700,
        0,
        6,
        soc_QM_TRACE_IF_IPRE_EG_ENQUEUE_MASK1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_TRACE_IF_IPRE_EG_ENQUEUE_MASK2r */
        soc_block_list[111],
        soc_genreg,
        1,
        0x200c600,
        0,
        6,
        soc_QM_TRACE_IF_IPRE_EG_ENQUEUE_MASK2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_TRACE_IF_IPRE_EG_ENQUEUE_MASK3r */
        soc_block_list[111],
        soc_genreg,
        1,
        0x200c500,
        0,
        13,
        soc_QM_TRACE_IF_HPRE_ENQDONE_MASK3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_TRACE_IF_IPRE_EG_ENQUEUE_VALUE0r */
        soc_block_list[111],
        soc_genreg,
        1,
        0x200c400,
        0,
        1,
        soc_QM_TRACE_IF_IPRE_EG_ENQUEUE_MASK0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_TRACE_IF_IPRE_EG_ENQUEUE_VALUE1r */
        soc_block_list[111],
        soc_genreg,
        1,
        0x200c300,
        0,
        6,
        soc_QM_TRACE_IF_IPRE_EG_ENQUEUE_MASK1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_TRACE_IF_IPRE_EG_ENQUEUE_VALUE2r */
        soc_block_list[111],
        soc_genreg,
        1,
        0x200c200,
        0,
        6,
        soc_QM_TRACE_IF_IPRE_EG_ENQUEUE_MASK2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_TRACE_IF_IPRE_EG_ENQUEUE_VALUE3r */
        soc_block_list[111],
        soc_genreg,
        1,
        0x200c100,
        0,
        13,
        soc_QM_TRACE_IF_HPRE_ENQDONE_MASK3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_TRACE_IF_IPRE_IG_ENQDONE_CAPT0r */
        soc_block_list[111],
        soc_genreg,
        1,
        0x200aa00,
        0,
        3,
        soc_QM_TRACE_IF_IPRE_EG_ENQDONE_CAPT0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_TRACE_IF_IPRE_IG_ENQDONE_CAPT1r */
        soc_block_list[111],
        soc_genreg,
        1,
        0x200a900,
        0,
        17,
        soc_QM_TRACE_IF_IPRE_EG_ENQDONE_CAPT1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_TRACE_IF_IPRE_IG_ENQDONE_CONTROLr */
        soc_block_list[111],
        soc_genreg,
        1,
        0x200a300,
        0,
        4,
        soc_QM_TRACE_IF_HPRE_ENQDONE_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_TRACE_IF_IPRE_IG_ENQDONE_COUNTERr */
        soc_block_list[111],
        soc_genreg,
        1,
        0x200a400,
        0,
        1,
        soc_PB_TRACE_IF_COUNTER_PAGE_RD_PTEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_TRACE_IF_IPRE_IG_ENQDONE_MASK0r */
        soc_block_list[111],
        soc_genreg,
        1,
        0x200a800,
        0,
        3,
        soc_QM_TRACE_IF_IPRE_EG_ENQDONE_MASK0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_TRACE_IF_IPRE_IG_ENQDONE_MASK1r */
        soc_block_list[111],
        soc_genreg,
        1,
        0x200a700,
        0,
        17,
        soc_QM_TRACE_IF_IPRE_EG_ENQDONE_MASK1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_TRACE_IF_IPRE_IG_ENQDONE_VALUE0r */
        soc_block_list[111],
        soc_genreg,
        1,
        0x200a600,
        0,
        3,
        soc_QM_TRACE_IF_IPRE_EG_ENQDONE_MASK0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_TRACE_IF_IPRE_IG_ENQDONE_VALUE1r */
        soc_block_list[111],
        soc_genreg,
        1,
        0x200a500,
        0,
        17,
        soc_QM_TRACE_IF_IPRE_EG_ENQDONE_MASK1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_TRACE_IF_IPRE_IG_ENQUEUE_CAPT0r */
        soc_block_list[111],
        soc_genreg,
        1,
        0x200da00,
        0,
        1,
        soc_QM_TRACE_IF_IPRE_EG_ENQUEUE_CAPT0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_TRACE_IF_IPRE_IG_ENQUEUE_CAPT1r */
        soc_block_list[111],
        soc_genreg,
        1,
        0x200d900,
        0,
        6,
        soc_QM_TRACE_IF_IPRE_EG_ENQUEUE_CAPT1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_TRACE_IF_IPRE_IG_ENQUEUE_CAPT2r */
        soc_block_list[111],
        soc_genreg,
        1,
        0x200d800,
        0,
        6,
        soc_QM_TRACE_IF_IPRE_EG_ENQUEUE_CAPT2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_TRACE_IF_IPRE_IG_ENQUEUE_CAPT3r */
        soc_block_list[111],
        soc_genreg,
        1,
        0x200d700,
        0,
        13,
        soc_QM_TRACE_IF_HPTE_DEQUEUE_CAPT2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_TRACE_IF_IPRE_IG_ENQUEUE_CONTROLr */
        soc_block_list[111],
        soc_genreg,
        1,
        0x200cd00,
        0,
        4,
        soc_QM_TRACE_IF_HPRE_ENQDONE_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_TRACE_IF_IPRE_IG_ENQUEUE_COUNTERr */
        soc_block_list[111],
        soc_genreg,
        1,
        0x200ce00,
        0,
        1,
        soc_PB_TRACE_IF_COUNTER_PAGE_RD_PTEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_TRACE_IF_IPRE_IG_ENQUEUE_MASK0r */
        soc_block_list[111],
        soc_genreg,
        1,
        0x200d600,
        0,
        1,
        soc_QM_TRACE_IF_IPRE_EG_ENQUEUE_MASK0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_TRACE_IF_IPRE_IG_ENQUEUE_MASK1r */
        soc_block_list[111],
        soc_genreg,
        1,
        0x200d500,
        0,
        6,
        soc_QM_TRACE_IF_IPRE_EG_ENQUEUE_MASK1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_TRACE_IF_IPRE_IG_ENQUEUE_MASK2r */
        soc_block_list[111],
        soc_genreg,
        1,
        0x200d400,
        0,
        6,
        soc_QM_TRACE_IF_IPRE_EG_ENQUEUE_MASK2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_TRACE_IF_IPRE_IG_ENQUEUE_MASK3r */
        soc_block_list[111],
        soc_genreg,
        1,
        0x200d300,
        0,
        13,
        soc_QM_TRACE_IF_HPRE_ENQDONE_MASK3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_TRACE_IF_IPRE_IG_ENQUEUE_VALUE0r */
        soc_block_list[111],
        soc_genreg,
        1,
        0x200d200,
        0,
        1,
        soc_QM_TRACE_IF_IPRE_EG_ENQUEUE_MASK0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_TRACE_IF_IPRE_IG_ENQUEUE_VALUE1r */
        soc_block_list[111],
        soc_genreg,
        1,
        0x200d100,
        0,
        6,
        soc_QM_TRACE_IF_IPRE_EG_ENQUEUE_MASK1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_TRACE_IF_IPRE_IG_ENQUEUE_VALUE2r */
        soc_block_list[111],
        soc_genreg,
        1,
        0x200d000,
        0,
        6,
        soc_QM_TRACE_IF_IPRE_EG_ENQUEUE_MASK2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_TRACE_IF_IPRE_IG_ENQUEUE_VALUE3r */
        soc_block_list[111],
        soc_genreg,
        1,
        0x200cf00,
        0,
        13,
        soc_QM_TRACE_IF_HPRE_ENQDONE_MASK3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_TRACE_IF_IPTE_EG_DEQDONE_CAPT0r */
        soc_block_list[111],
        soc_genreg,
        1,
        0x200e700,
        0,
        6,
        soc_QM_TRACE_IF_IPTE_EG_DEQDONE_CAPT0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_TRACE_IF_IPTE_EG_DEQDONE_CAPT1r */
        soc_block_list[111],
        soc_genreg,
        1,
        0x200e600,
        0,
        16,
        soc_QM_TRACE_IF_IPTE_EG_DEQDONE_CAPT1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_TRACE_IF_IPTE_EG_DEQDONE_CONTROLr */
        soc_block_list[111],
        soc_genreg,
        1,
        0x200e000,
        0,
        4,
        soc_QM_TRACE_IF_HPRE_ENQDONE_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_TRACE_IF_IPTE_EG_DEQDONE_COUNTERr */
        soc_block_list[111],
        soc_genreg,
        1,
        0x200e100,
        0,
        1,
        soc_PB_TRACE_IF_COUNTER_PAGE_RD_PTEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_TRACE_IF_IPTE_EG_DEQDONE_MASK0r */
        soc_block_list[111],
        soc_genreg,
        1,
        0x200e500,
        0,
        6,
        soc_QM_TRACE_IF_IPTE_EG_DEQDONE_MASK0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_TRACE_IF_IPTE_EG_DEQDONE_MASK1r */
        soc_block_list[111],
        soc_genreg,
        1,
        0x200e400,
        0,
        16,
        soc_QM_TRACE_IF_IPTE_EG_DEQDONE_MASK1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_TRACE_IF_IPTE_EG_DEQDONE_VALUE0r */
        soc_block_list[111],
        soc_genreg,
        1,
        0x200e300,
        0,
        6,
        soc_QM_TRACE_IF_IPTE_EG_DEQDONE_MASK0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_TRACE_IF_IPTE_EG_DEQDONE_VALUE1r */
        soc_block_list[111],
        soc_genreg,
        1,
        0x200e200,
        0,
        16,
        soc_QM_TRACE_IF_IPTE_EG_DEQDONE_MASK1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_TRACE_IF_IPTE_EG_DEQUEUE_CAPT0r */
        soc_block_list[111],
        soc_genreg,
        1,
        0x2010200,
        0,
        6,
        soc_QM_TRACE_IF_IPTE_EG_DEQUEUE_CAPT0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_TRACE_IF_IPTE_EG_DEQUEUE_CAPT1r */
        soc_block_list[111],
        soc_genreg,
        1,
        0x2010100,
        0,
        18,
        soc_QM_TRACE_IF_IPTE_EG_DEQUEUE_CAPT1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_TRACE_IF_IPTE_EG_DEQUEUE_CONTROLr */
        soc_block_list[111],
        soc_genreg,
        1,
        0x200fb00,
        0,
        4,
        soc_QM_TRACE_IF_HPRE_ENQDONE_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_TRACE_IF_IPTE_EG_DEQUEUE_COUNTERr */
        soc_block_list[111],
        soc_genreg,
        1,
        0x200fc00,
        0,
        1,
        soc_PB_TRACE_IF_COUNTER_PAGE_RD_PTEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_TRACE_IF_IPTE_EG_DEQUEUE_MASK0r */
        soc_block_list[111],
        soc_genreg,
        1,
        0x2010000,
        0,
        6,
        soc_QM_TRACE_IF_IPTE_EG_DEQUEUE_MASK0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_TRACE_IF_IPTE_EG_DEQUEUE_MASK1r */
        soc_block_list[111],
        soc_genreg,
        1,
        0x200ff00,
        0,
        18,
        soc_QM_TRACE_IF_IPTE_EG_DEQUEUE_MASK1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_TRACE_IF_IPTE_EG_DEQUEUE_VALUE0r */
        soc_block_list[111],
        soc_genreg,
        1,
        0x200fe00,
        0,
        6,
        soc_QM_TRACE_IF_IPTE_EG_DEQUEUE_MASK0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_TRACE_IF_IPTE_EG_DEQUEUE_VALUE1r */
        soc_block_list[111],
        soc_genreg,
        1,
        0x200fd00,
        0,
        18,
        soc_QM_TRACE_IF_IPTE_EG_DEQUEUE_MASK1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_TRACE_IF_IPTE_IG_DEQDONE_CAPT0r */
        soc_block_list[111],
        soc_genreg,
        1,
        0x200ef00,
        0,
        6,
        soc_QM_TRACE_IF_IPTE_EG_DEQDONE_CAPT0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_TRACE_IF_IPTE_IG_DEQDONE_CAPT1r */
        soc_block_list[111],
        soc_genreg,
        1,
        0x200ee00,
        0,
        16,
        soc_QM_TRACE_IF_IPTE_EG_DEQDONE_CAPT1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_TRACE_IF_IPTE_IG_DEQDONE_CONTROLr */
        soc_block_list[111],
        soc_genreg,
        1,
        0x200e800,
        0,
        4,
        soc_QM_TRACE_IF_HPRE_ENQDONE_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_TRACE_IF_IPTE_IG_DEQDONE_COUNTERr */
        soc_block_list[111],
        soc_genreg,
        1,
        0x200e900,
        0,
        1,
        soc_PB_TRACE_IF_COUNTER_PAGE_RD_PTEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_TRACE_IF_IPTE_IG_DEQDONE_MASK0r */
        soc_block_list[111],
        soc_genreg,
        1,
        0x200ed00,
        0,
        6,
        soc_QM_TRACE_IF_IPTE_EG_DEQDONE_MASK0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_TRACE_IF_IPTE_IG_DEQDONE_MASK1r */
        soc_block_list[111],
        soc_genreg,
        1,
        0x200ec00,
        0,
        16,
        soc_QM_TRACE_IF_IPTE_EG_DEQDONE_MASK1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_TRACE_IF_IPTE_IG_DEQDONE_VALUE0r */
        soc_block_list[111],
        soc_genreg,
        1,
        0x200eb00,
        0,
        6,
        soc_QM_TRACE_IF_IPTE_EG_DEQDONE_MASK0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_TRACE_IF_IPTE_IG_DEQDONE_VALUE1r */
        soc_block_list[111],
        soc_genreg,
        1,
        0x200ea00,
        0,
        16,
        soc_QM_TRACE_IF_IPTE_EG_DEQDONE_MASK1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_TRACE_IF_IPTE_IG_DEQUEUE_CAPT0r */
        soc_block_list[111],
        soc_genreg,
        1,
        0x2010a00,
        0,
        6,
        soc_QM_TRACE_IF_IPTE_EG_DEQUEUE_CAPT0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_TRACE_IF_IPTE_IG_DEQUEUE_CAPT1r */
        soc_block_list[111],
        soc_genreg,
        1,
        0x2010900,
        0,
        18,
        soc_QM_TRACE_IF_IPTE_EG_DEQUEUE_CAPT1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_TRACE_IF_IPTE_IG_DEQUEUE_CONTROLr */
        soc_block_list[111],
        soc_genreg,
        1,
        0x2010300,
        0,
        4,
        soc_QM_TRACE_IF_HPRE_ENQDONE_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_TRACE_IF_IPTE_IG_DEQUEUE_COUNTERr */
        soc_block_list[111],
        soc_genreg,
        1,
        0x2010400,
        0,
        1,
        soc_PB_TRACE_IF_COUNTER_PAGE_RD_PTEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_TRACE_IF_IPTE_IG_DEQUEUE_MASK0r */
        soc_block_list[111],
        soc_genreg,
        1,
        0x2010800,
        0,
        6,
        soc_QM_TRACE_IF_IPTE_EG_DEQUEUE_MASK0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_TRACE_IF_IPTE_IG_DEQUEUE_MASK1r */
        soc_block_list[111],
        soc_genreg,
        1,
        0x2010700,
        0,
        18,
        soc_QM_TRACE_IF_IPTE_EG_DEQUEUE_MASK1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_TRACE_IF_IPTE_IG_DEQUEUE_VALUE0r */
        soc_block_list[111],
        soc_genreg,
        1,
        0x2010600,
        0,
        6,
        soc_QM_TRACE_IF_IPTE_EG_DEQUEUE_MASK0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_TRACE_IF_IPTE_IG_DEQUEUE_VALUE1r */
        soc_block_list[111],
        soc_genreg,
        1,
        0x2010500,
        0,
        18,
        soc_QM_TRACE_IF_IPTE_EG_DEQUEUE_MASK1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_TRACE_IF_STATUSr */
        soc_block_list[111],
        soc_genreg,
        1,
        0x2011900,
        0,
        12,
        soc_QM_TRACE_IF_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_QM_TRACE_IF_STATUS_MASKr */
        soc_block_list[111],
        soc_genreg,
        1,
        0x2011a00,
        0,
        12,
        soc_QM_TRACE_IF_STATUS_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000fff, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QM_TX_DEQREQ_SB_DEBUGr */
        soc_block_list[30],
        soc_genreg,
        1,
        0x80015,
        0,
        5,
        soc_CI0_TX_SB_DEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_QPORT_CNTMAXSIZEr */
        soc_block_list[14],
        soc_genreg,
        1,
        0x80903,
        0,
        1,
        soc_GPORT_CNTMAXSIZEr_fields,
        SOC_RESET_VAL_DEC(0x000005ee, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_QPORT_CONFIGr */
        soc_block_list[14],
        soc_genreg,
        1,
        0x80900,
        0,
        1,
        soc_GPORT_CONFIG_BCM56624_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_QPORT_RSV_MASKr */
        soc_block_list[14],
        soc_genreg,
        1,
        0x80901,
        0,
        1,
        soc_GPORT_RSV_MASK_BCM56334_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000070, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_QPORT_SGNDET_EARLYCRSr */
        soc_block_list[14],
        soc_portreg,
        1,
        0x908,
        0,
        2,
        soc_GPORT_SGNDET_EARLYCRSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_QPORT_STAT_UPDATE_MASKr */
        soc_block_list[14],
        soc_genreg,
        1,
        0x80902,
        0,
        1,
        soc_GPORT_RSV_MASK_BCM56334_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000070, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_QPORT_TPIDr */
        soc_block_list[14],
        soc_genreg,
        1,
        0x80907,
        0,
        1,
        soc_GPORT_TPIDr_fields,
        SOC_RESET_VAL_DEC(0x00008100, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QPP_BP_MONITOR_DEBUGr */
        soc_block_list[19],
        soc_genreg,
        1,
        0x80009,
        0,
        17,
        soc_QPP_BP_MONITOR_DEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_QRH_ALLOWED_LINKS_PIPE_0_REGISTERr */
        soc_block_list[148],
        soc_genreg,
        1,
        0x109,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_BRDC_QRH_ALLOWED_LINKS_PIPE_0_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_QRH_ALLOWED_LINKS_PIPE_1_REGISTERr */
        soc_block_list[148],
        soc_genreg,
        1,
        0x10f,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_BRDC_QRH_ALLOWED_LINKS_PIPE_1_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_QRH_ALLOWED_LINKS_PIPE_2_REGISTERr */
        soc_block_list[148],
        soc_genreg,
        1,
        0x115,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_BRDC_QRH_ALLOWED_LINKS_PIPE_2_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_QRH_ALL_MUL_DROP_THr */
        soc_block_list[148],
        soc_genreg,
        1,
        0x125,
        SOC_REG_FLAG_64_BITS,
        3,
        soc_BRDC_QRH_ALL_MUL_DROP_THr_fields,
        SOC_RESET_VAL_DEC(0x08000200, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000003ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_QRH_AUTO_DOC_NAME_0r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x107,
        0,
        1,
        soc_BRDC_QRH_AUTO_DOC_NAME_0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_QRH_AUTO_DOC_NAME_1r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x13e,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_BRDC_QRH_AUTO_DOC_NAME_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_QRH_CRH_INTERRUPT_MASK_REGISTERr */
        soc_block_list[148],
        soc_genreg,
        1,
        0x104,
        0,
        3,
        soc_BRDC_QRH_CRH_INTERRUPT_MASK_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_QRH_CRH_INTERRUPT_REGISTERr */
        soc_block_list[148],
        soc_genreg,
        1,
        0x103,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        3,
        soc_BRDC_QRH_CRH_INTERRUPT_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_QRH_CRH_INTERRUPT_REGISTER_TESTr */
        soc_block_list[148],
        soc_genreg,
        1,
        0x105,
        0,
        1,
        soc_BRDC_QRH_CRH_INTERRUPT_REGISTER_TESTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_QRH_DRH_DROPPED_LOW_MULr */
        soc_block_list[148],
        soc_genreg,
        1,
        0x127,
        SOC_REG_FLAG_RO,
        2,
        soc_BRDC_QRH_DRH_DROPPED_LOW_MULr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_QRH_DRH_FLOW_CONTROL_CNT_Pr */
        soc_block_list[148],
        soc_genreg,
        3,
        0x12c,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        1,
        soc_BRDC_QRH_DRH_FLOW_CONTROL_CNT_Pr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_QRH_DRH_INPUT_QUERY_CNT_Pr */
        soc_block_list[148],
        soc_genreg,
        3,
        0x129,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        1,
        soc_BRDC_QRH_DRH_INPUT_QUERY_CNT_Pr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_QRH_DRH_INTERRUPT_MASK_REGISTERr */
        soc_block_list[148],
        soc_genreg,
        1,
        0x101,
        0,
        6,
        soc_BRDC_QRH_DRH_INTERRUPT_MASK_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_QRH_DRH_INTERRUPT_REGISTERr */
        soc_block_list[148],
        soc_genreg,
        1,
        0x100,
        SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        6,
        soc_BRDC_QRH_DRH_INTERRUPT_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_QRH_DRH_INTERRUPT_REGISTER_TESTr */
        soc_block_list[148],
        soc_genreg,
        1,
        0x102,
        0,
        1,
        soc_BRDC_QRH_DRH_INTERRUPT_REGISTER_TESTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_QRH_DRH_LOAD_BALANCING_GENERAL_CONFIGr */
        soc_block_list[148],
        soc_genreg,
        1,
        0x135,
        SOC_REG_FLAG_64_BITS,
        6,
        soc_BRDC_QRH_DRH_LOAD_BALANCING_GENERAL_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000030, 0x0000ffff)
        SOC_RESET_MASK_DEC(0x0000007f, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_QRH_DRH_LOAD_BALANCING_LEVEL_CONFIGr */
        soc_block_list[148],
        soc_genreg,
        1,
        0x132,
        SOC_REG_FLAG_64_BITS,
        4,
        soc_RTP_DRH_LOAD_BALANCING_LEVEL_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x11008ff0, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000001)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_QRH_DRH_LOAD_BALANCING_LEVEL_OPTIMIZATIONr */
        soc_block_list[148],
        soc_genreg,
        1,
        0x134,
        0,
        2,
        soc_RTP_DRH_LOAD_BALANCING_LEVEL_OPTIMIZATIONr_fields,
        SOC_RESET_VAL_DEC(0xffff0080, 0x00000000)
        SOC_RESET_MASK_DEC(0xffff00ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_QRH_DRH_MCSFF_HIT_COUNTERr */
        soc_block_list[148],
        soc_genreg,
        1,
        0x128,
        SOC_REG_FLAG_RO,
        2,
        soc_BRDC_QRH_DRH_MCSFF_HIT_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_QRH_DRH_OUTPUT_REPLY_CNT_Pr */
        soc_block_list[148],
        soc_genreg,
        3,
        0x12f,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        1,
        soc_BRDC_QRH_DRH_OUTPUT_REPLY_CNT_Pr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_QRH_DRH_REP_FIFO_STAT_Pr */
        soc_block_list[148],
        soc_genreg,
        3,
        0x151,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        1,
        soc_BRDC_QRH_DRH_REP_FIFO_STAT_Pr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_QRH_DRH_UNREACHABLEMULTICASTINFOr */
        soc_block_list[148],
        soc_genreg,
        1,
        0x121,
        SOC_REG_FLAG_RO,
        2,
        soc_BRDC_QRH_DRH_UNREACHABLEMULTICASTINFOr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x7ffff7ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_QRH_DRH_WFQ_CONFIGURATIONSr */
        soc_block_list[148],
        soc_genreg,
        1,
        0x141,
        SOC_REG_FLAG_ABOVE_64_BITS,
        10,
        soc_BRDC_QRH_DRH_WFQ_CONFIGURATIONSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_QRH_DYN_PIPES_WEIGHTS_REGISTERr */
        soc_block_list[148],
        soc_genreg,
        1,
        0x146,
        0,
        5,
        soc_BRDC_QRH_DYN_PIPES_WEIGHTS_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x81010101, 0x00000000)
        SOC_RESET_MASK_DEC(0xff7f7f7f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_QRH_ECC_1B_ERR_CNTr */
        soc_block_list[148],
        soc_genreg,
        1,
        0x94,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_BRDC_CCS_ECC_1B_ERR_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_QRH_ECC_2B_ERR_CNTr */
        soc_block_list[148],
        soc_genreg,
        1,
        0x96,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_BRDC_CCS_ECC_2B_ERR_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_QRH_ECC_ERR_1B_INITIATEr */
        soc_block_list[148],
        soc_genreg,
        1,
        0xa4,
        0,
        1,
        soc_BRDC_CCH_ECC_ERR_1B_INITIATEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_QRH_ECC_ERR_1B_MONITOR_MEM_MASKr */
        soc_block_list[148],
        soc_genreg,
        1,
        0x9a,
        0,
        1,
        soc_BRDC_CCH_ECC_ERR_1B_MONITOR_MEM_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_QRH_ECC_ERR_2B_INITIATEr */
        soc_block_list[148],
        soc_genreg,
        1,
        0xa6,
        0,
        1,
        soc_BRDC_CCH_ECC_ERR_2B_INITIATEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_QRH_ECC_ERR_2B_MONITOR_MEM_MASKr */
        soc_block_list[148],
        soc_genreg,
        1,
        0x9c,
        0,
        1,
        soc_BRDC_CCH_ECC_ERR_2B_MONITOR_MEM_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_QRH_ECC_INTERRUPT_REGISTERr */
        soc_block_list[148],
        soc_genreg,
        1,
        0x7,
        SOC_REG_FLAG_INTERRUPT,
        3,
        soc_DCH_ECC_INTERRUPT_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_QRH_ECC_INTERRUPT_REGISTER_MASKr */
        soc_block_list[148],
        soc_genreg,
        1,
        0x17,
        0,
        3,
        soc_CCS_ECC_INTERRUPT_REGISTER_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_QRH_ECC_INTERRUPT_REGISTER_TESTr */
        soc_block_list[148],
        soc_genreg,
        1,
        0x1f,
        0,
        1,
        soc_CCS_ECC_INTERRUPT_REGISTER_TESTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_QRH_ENABLE_DYNAMIC_MEMORY_ACCESSr */
        soc_block_list[148],
        soc_genreg,
        1,
        0x84,
        0,
        1,
        soc_DCL_ENABLE_DYNAMIC_MEMORY_ACCESSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_QRH_ERROR_INITIATION_DATAr */
        soc_block_list[148],
        soc_genreg,
        1,
        0xa3,
        0,
        1,
        soc_CCS_ERROR_INITIATION_DATA_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_QRH_FE_GLOBAL_FE_DEST_IDS_1r */
        soc_block_list[148],
        soc_genreg,
        1,
        0xf6,
        0,
        4,
        soc_BRDC_QRH_FE_GLOBAL_FE_DEST_IDS_1r_fields,
        SOC_RESET_VAL_DEC(0x007f97f8, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_QRH_FE_GLOBAL_FE_DEST_IDS_2r */
        soc_block_list[148],
        soc_genreg,
        1,
        0xf7,
        0,
        4,
        soc_BRDC_QRH_FE_GLOBAL_FE_DEST_IDS_2r_fields,
        SOC_RESET_VAL_DEC(0x007fb7fa, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_QRH_FE_GLOBAL_FE_DEST_IDS_3r */
        soc_block_list[148],
        soc_genreg,
        1,
        0xf8,
        0,
        4,
        soc_BRDC_QRH_FE_GLOBAL_FE_DEST_IDS_3r_fields,
        SOC_RESET_VAL_DEC(0x007fd7fc, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_QRH_FE_GLOBAL_FE_DEST_IDS_4r */
        soc_block_list[148],
        soc_genreg,
        1,
        0xf9,
        0,
        4,
        soc_BRDC_QRH_FE_GLOBAL_FE_DEST_IDS_4r_fields,
        SOC_RESET_VAL_DEC(0x007ff7fe, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_QRH_FE_GLOBAL_GENERAL_CFG_1r */
        soc_block_list[148],
        soc_genreg,
        1,
        0xf4,
        0,
        4,
        soc_BRDC_LCM_FE_GLOBAL_GENERAL_CFG_1r_fields,
        SOC_RESET_VAL_DEC(0x0000000c, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_QRH_FE_GROUP_DEST_IDr */
        soc_block_list[148],
        soc_genreg,
        8,
        0x147,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_BRDC_QRH_FE_GROUP_DEST_IDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_QRH_GLOBAL_MEM_OPTIONSr */
        soc_block_list[148],
        soc_genreg,
        1,
        0xc2,
        0,
        6,
        soc_BRDC_QRH_GLOBAL_MEM_OPTIONSr_fields,
        SOC_RESET_VAL_DEC(0x00000030, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_QRH_GTIMER_CONFIGURATIONr */
        soc_block_list[148],
        soc_genreg,
        1,
        0x89,
        0,
        3,
        soc_BRDC_CCH_GTIMER_CONFIGURATIONr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_QRH_GTIMER_CYCLEr */
        soc_block_list[148],
        soc_genreg,
        1,
        0x88,
        0,
        1,
        soc_BRDC_CCH_GTIMER_CYCLEr_fields,
        SOC_RESET_VAL_DEC(0x2aea5400, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_QRH_INDIRECT_COMMANDr */
        soc_block_list[148],
        soc_genreg,
        1,
        0x80,
        0,
        5,
        soc_DCL_INDIRECT_COMMANDr_fields,
        SOC_RESET_VAL_DEC(0x00100000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_QRH_INDIRECT_COMMAND_ADDRESSr */
        soc_block_list[148],
        soc_genreg,
        1,
        0x81,
        0,
        2,
        soc_DCL_INDIRECT_COMMAND_ADDRESSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_QRH_INDIRECT_COMMAND_DATA_INCREMENTr */
        soc_block_list[148],
        soc_genreg,
        1,
        0x82,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_DCL_INDIRECT_COMMAND_DATA_INCREMENTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_QRH_INDIRECT_COMMAND_RD_DATAr */
        soc_block_list[148],
        soc_genreg,
        1,
        0x60,
        SOC_REG_FLAG_ABOVE_64_BITS |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        1,
        soc_DCL_INDIRECT_COMMAND_RD_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_QRH_INDIRECT_COMMAND_WIDE_MEMr */
        soc_block_list[148],
        soc_genreg,
        1,
        0x41,
        0,
        1,
        soc_DCL_INDIRECT_COMMAND_WIDE_MEMr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_QRH_INDIRECT_COMMAND_WR_DATAr */
        soc_block_list[148],
        soc_genreg,
        1,
        0x20,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_DCL_INDIRECT_COMMAND_WR_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_QRH_INDIRECT_FORCE_BUBBLEr */
        soc_block_list[148],
        soc_genreg,
        1,
        0x83,
        0,
        4,
        soc_DCL_INDIRECT_FORCE_BUBBLEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_QRH_INDIRECT_WR_MASKr */
        soc_block_list[148],
        soc_genreg,
        1,
        0x40,
        0,
        1,
        soc_BRDC_DCML_INDIRECT_WR_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_QRH_INTERRUPT_MASK_REGISTERr */
        soc_block_list[148],
        soc_genreg,
        1,
        0x10,
        0,
        1,
        soc_BRDC_CCH_INTERRUPT_MASK_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_QRH_INTERRUPT_REGISTERr */
        soc_block_list[148],
        soc_genreg,
        1,
        0,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_INTERRUPT |
                          SOC_REG_FLAG_SIGNAL,
        3,
        soc_BRDC_QRH_INTERRUPT_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_QRH_INTERRUPT_REGISTER_TESTr */
        soc_block_list[148],
        soc_genreg,
        1,
        0x18,
        0,
        1,
        soc_CCS_INTERRUPT_REGISTER_TESTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_QRH_LCM_FC_CONFIGr */
        soc_block_list[148],
        soc_genreg,
        1,
        0x14f,
        0,
        1,
        soc_BRDC_QRH_LCM_FC_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_QRH_LOAD_BALANCE_MAX_DEBUG_LINK_Pr */
        soc_block_list[148],
        soc_genreg,
        3,
        0x157,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_BRDC_QRH_LOAD_BALANCE_MAX_DEBUG_LINK_Pr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_QRH_LOAD_BALANCE_MAX_LEVEL_Pr */
        soc_block_list[148],
        soc_genreg,
        3,
        0x154,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_REG_ARRAY,
        2,
        soc_BRDC_QRH_LOAD_BALANCE_MAX_LEVEL_Pr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_QRH_LOCAL_ROUTE_CONFIGURATIONSr */
        soc_block_list[148],
        soc_genreg,
        1,
        0x13d,
        0,
        5,
        soc_BRDC_QRH_LOCAL_ROUTE_CONFIGURATIONSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003f6, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_QRH_LOW_PR_MULTHr */
        soc_block_list[148],
        soc_genreg,
        1,
        0x123,
        SOC_REG_FLAG_64_BITS,
        3,
        soc_BRDC_QRH_LOW_PR_MULTHr_fields,
        SOC_RESET_VAL_DEC(0x08000200, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000003ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_QRH_LOW_PR_MUL_CTRLr */
        soc_block_list[148],
        soc_genreg,
        1,
        0x122,
        0,
        7,
        soc_BRDC_QRH_LOW_PR_MUL_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000500, 0x00000000)
        SOC_RESET_MASK_DEC(0x0ffffff7, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_QRH_MASK_FC_AGING_PERIODr */
        soc_block_list[148],
        soc_genreg,
        1,
        0x150,
        0,
        1,
        soc_BRDC_QRH_MASK_FC_AGING_PERIODr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_QRH_MULICAST_ALLOWED_LINKS_REGISTERr */
        soc_block_list[148],
        soc_genreg,
        1,
        0x11b,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_BRDC_QRH_MULICAST_ALLOWED_LINKS_REGISTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_QRH_MULTICAST_MODE_SELECTIONr */
        soc_block_list[148],
        soc_genreg,
        1,
        0x108,
        0,
        4,
        soc_BRDC_QRH_MULTICAST_MODE_SELECTIONr_fields,
        SOC_RESET_VAL_DEC(0x00000101, 0x00000000)
        SOC_RESET_MASK_DEC(0x001fff01, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_QRH_PIPES_WEIGHTS_COUNTER_0r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x143,
        SOC_REG_FLAG_RO,
        1,
        soc_BRDC_QRH_PIPES_WEIGHTS_COUNTER_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_QRH_PIPES_WEIGHTS_COUNTER_1r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x144,
        SOC_REG_FLAG_RO,
        1,
        soc_BRDC_QRH_PIPES_WEIGHTS_COUNTER_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_QRH_PIPES_WEIGHTS_COUNTER_2r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x145,
        SOC_REG_FLAG_RO,
        1,
        soc_BRDC_QRH_PIPES_WEIGHTS_COUNTER_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_QRH_REACHABILITY_MESSAGE_GENERATOR_CONFIGURATIONr */
        soc_block_list[148],
        soc_genreg,
        1,
        0x106,
        0,
        2,
        soc_BRDC_QRH_REACHABILITY_MESSAGE_GENERATOR_CONFIGURATIONr_fields,
        SOC_RESET_VAL_DEC(0x000007ff, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_QRH_RESERVED_MIRROR_ADDRr */
        soc_block_list[148],
        soc_genreg,
        1,
        0x85,
        0,
        2,
        soc_CCS_RESERVED_MIRROR_ADDRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x8000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_QRH_RESERVED_MTCDr */
        soc_block_list[148],
        soc_genreg,
        1,
        0xae,
        0,
        6,
        soc_BRDC_CCH_RESERVED_MTCDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_QRH_RESERVED_MTCPr */
        soc_block_list[148],
        soc_genreg,
        1,
        0xad,
        SOC_REG_FLAG_64_BITS,
        17,
        soc_BRDC_CCH_RESERVED_MTCPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x03000006)
        SOC_RESET_MASK_DEC(0xfff9ffff, 0x07ffffef)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_QRH_RESERVED_SPARE_0r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x90,
        0,
        1,
        soc_CCS_RESERVED_SPARE_0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_QRH_RESERVED_SPARE_1r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x91,
        0,
        1,
        soc_CCS_RESERVED_SPARE_1r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_QRH_RESERVED_SPARE_2r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x92,
        0,
        1,
        soc_CCS_RESERVED_SPARE_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_QRH_RESERVED_SPARE_3r */
        soc_block_list[148],
        soc_genreg,
        1,
        0x93,
        0,
        1,
        soc_CCS_RESERVED_SPARE_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_QRH_SBUS_BROADCAST_IDr */
        soc_block_list[148],
        soc_genreg,
        1,
        0x86,
        0,
        1,
        soc_DCMC_SBUS_BROADCAST_IDr_fields,
        SOC_RESET_VAL_DEC(0x0000007f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_QRH_SBUS_LAST_IN_CHAINr */
        soc_block_list[148],
        soc_genreg,
        1,
        0x87,
        0,
        1,
        soc_CCS_SBUS_LAST_IN_CHAINr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_QRH_SIMPLE_RR_LINKS_CONFIGr */
        soc_block_list[148],
        soc_genreg,
        1,
        0x137,
        SOC_REG_FLAG_ABOVE_64_BITS,
        1,
        soc_BRDC_QRH_SIMPLE_RR_LINKS_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QSA_AGEEVENT_ECC_STATUSr */
        soc_block_list[19],
        soc_genreg,
        1,
        0x8008d,
        0,
        1,
        soc_QSA_AGEEVENT_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QSA_AGEFLAGS_ECC_STATUSr */
        soc_block_list[19],
        soc_genreg,
        1,
        0x8008c,
        0,
        1,
        soc_QSA_AGEFLAGS_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QSA_AGEH_ECC_STATUSr */
        soc_block_list[19],
        soc_genreg,
        1,
        0x8008a,
        0,
        2,
        soc_QSA_AGEH_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QSA_AGEL_ECC_STATUSr */
        soc_block_list[19],
        soc_genreg,
        1,
        0x8008b,
        0,
        2,
        soc_QSA_AGEL_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QSA_AGETHRESH_ECC_STATUSr */
        soc_block_list[19],
        soc_genreg,
        1,
        0x8008e,
        0,
        1,
        soc_QSA_AGETHRESH_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QSA_BSE_ECC_STATUSr */
        soc_block_list[19],
        soc_genreg,
        1,
        0x80092,
        0,
        1,
        soc_QSA_BSE_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QSA_BSN_ECC_STATUSr */
        soc_block_list[19],
        soc_genreg,
        1,
        0x80093,
        0,
        1,
        soc_QSA_BSN_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QSA_CALENDAR_AGER_ECC_DEBUGr */
        soc_block_list[19],
        soc_genreg,
        1,
        0x80083,
        0,
        18,
        soc_QSA_CALENDAR_AGER_ECC_DEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00015555, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QSA_CALENDAR_AGER_ECC_ERRORr */
        soc_block_list[19],
        soc_genreg,
        1,
        0x80085,
        0,
        18,
        soc_QSA_CALENDAR_AGER_ECC_ERRORr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QSA_CALENDAR_AGER_ECC_ERROR_MASKr */
        soc_block_list[19],
        soc_genreg,
        1,
        0x80086,
        0,
        18,
        soc_QSA_CALENDAR_AGER_ECC_ERROR_MASKr_fields,
        SOC_RESET_VAL_DEC(0x0003ffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QSA_CALENDAR_ECC_STATUSr */
        soc_block_list[19],
        soc_genreg,
        1,
        0x80089,
        0,
        2,
        soc_QSA_CALENDAR_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QSA_E2NT_ECC_STATUSr */
        soc_block_list[19],
        soc_genreg,
        1,
        0x80091,
        0,
        1,
        soc_QSA_E2NT_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QSA_ENQDEQD_SB_DEBUGr */
        soc_block_list[19],
        soc_genreg,
        1,
        0x8007c,
        0,
        5,
        soc_CI_RB_RBTAG_SB_DEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QSA_ERRORr */
        soc_block_list[19],
        soc_genreg,
        1,
        0x80061,
        0,
        9,
        soc_QSA_ERRORr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QSA_ERROR_MASKr */
        soc_block_list[19],
        soc_genreg,
        1,
        0x80062,
        0,
        9,
        soc_QSA_ERROR_MASKr_fields,
        SOC_RESET_VAL_DEC(0x000001ff, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QSA_HALT_CFGr */
        soc_block_list[19],
        soc_genreg,
        1,
        0x80068,
        0,
        16,
        soc_QSA_HALT_CFGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QSA_INITr */
        soc_block_list[19],
        soc_genreg,
        1,
        0x80002,
        0,
        3,
        soc_QSA_INITr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QSA_MEM_DEBUG_AGEFLAGSr */
        soc_block_list[19],
        soc_genreg,
        1,
        0x8007f,
        0,
        7,
        soc_QSA_MEM_DEBUG_AGEFLAGSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QSA_MEM_DEBUG_AGEHr */
        soc_block_list[19],
        soc_genreg,
        1,
        0x8007d,
        0,
        8,
        soc_QSA_MEM_DEBUG_AGEHr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QSA_MEM_DEBUG_AGELr */
        soc_block_list[19],
        soc_genreg,
        1,
        0x8007e,
        0,
        8,
        soc_QSA_MEM_DEBUG_AGELr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QSA_MEM_DEBUG_ASSORTED0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0x80080,
        0,
        7,
        soc_QSA_MEM_DEBUG_ASSORTED0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QSA_MEM_DEBUG_ASSORTED1r */
        soc_block_list[19],
        soc_genreg,
        1,
        0x80081,
        0,
        8,
        soc_QSA_MEM_DEBUG_ASSORTED1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QSA_MEM_DEBUG_ASSORTED2r */
        soc_block_list[19],
        soc_genreg,
        1,
        0x80082,
        0,
        2,
        soc_QSA_MEM_DEBUG_ASSORTED2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QSA_Q2SC0_ECC_STATUSr */
        soc_block_list[19],
        soc_genreg,
        1,
        0x80096,
        0,
        2,
        soc_QSA_Q2SC0_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QSA_Q2SC1_ECC_STATUSr */
        soc_block_list[19],
        soc_genreg,
        1,
        0x80095,
        0,
        2,
        soc_QSA_Q2SC1_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QSA_QPARAMS_ECC_STATUSr */
        soc_block_list[19],
        soc_genreg,
        1,
        0x80098,
        0,
        2,
        soc_QSA_QPARAMS_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QSA_QPP_ECC_DEBUGr */
        soc_block_list[19],
        soc_genreg,
        1,
        0x80084,
        0,
        30,
        soc_QSA_QPP_ECC_DEBUGr_fields,
        SOC_RESET_VAL_DEC(0x15555555, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QSA_QPP_ECC_ERRORr */
        soc_block_list[19],
        soc_genreg,
        1,
        0x80087,
        0,
        30,
        soc_QSA_QPP_ECC_ERRORr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QSA_QPP_ECC_ERROR_MASKr */
        soc_block_list[19],
        soc_genreg,
        1,
        0x80088,
        0,
        30,
        soc_QSA_QPP_ECC_ERROR_MASKr_fields,
        SOC_RESET_VAL_DEC(0x3fffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QSA_QSTATE_ECC_STATUSr */
        soc_block_list[19],
        soc_genreg,
        1,
        0x80097,
        0,
        2,
        soc_QSA_QSTATE_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QSA_QTHRESH_ECC_STATUSr */
        soc_block_list[19],
        soc_genreg,
        1,
        0x8008f,
        0,
        2,
        soc_QSA_QTHRESH_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QSA_S2N_ECC_STATUSr */
        soc_block_list[19],
        soc_genreg,
        1,
        0x80094,
        0,
        1,
        soc_QSA_S2N_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QSA_SOFT_RESETr */
        soc_block_list[19],
        soc_genreg,
        1,
        0x80001,
        0,
        1,
        soc_QMA_SW_RESETr_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QSA_TRACE_IF_STATUSr */
        soc_block_list[19],
        soc_genreg,
        1,
        0x80066,
        0,
        2,
        soc_QSA_TRACE_IF_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QSA_TRACE_IF_STATUS_MASKr */
        soc_block_list[19],
        soc_genreg,
        1,
        0x80067,
        0,
        2,
        soc_QSA_TRACE_IF_STATUS_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000003, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QSA_TREX2_DEBUG_ENABLEr */
        soc_block_list[19],
        soc_genreg,
        1,
        0x80000,
        0,
        1,
        soc_QSA_TREX2_DEBUG_ENABLEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QSA_TSTB_ECC_STATUSr */
        soc_block_list[19],
        soc_genreg,
        1,
        0x80090,
        0,
        1,
        soc_QSA_TSTB_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QSB_BAA0_ECC_STATUSr */
        soc_block_list[23],
        soc_genreg,
        1,
        0x8006b,
        0,
        3,
        soc_QSB_BAA0_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QSB_BAA1_ECC_STATUSr */
        soc_block_list[23],
        soc_genreg,
        1,
        0x8006c,
        0,
        2,
        soc_QSB_BAA1_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QSB_BAA2_ECC_STATUSr */
        soc_block_list[23],
        soc_genreg,
        1,
        0x8006d,
        0,
        2,
        soc_QSB_BAA2_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QSB_BAA3_ECC_STATUSr */
        soc_block_list[23],
        soc_genreg,
        1,
        0x8006e,
        0,
        2,
        soc_QSB_BAA3_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QSB_BAA4_ECC_STATUSr */
        soc_block_list[23],
        soc_genreg,
        1,
        0x8006f,
        0,
        2,
        soc_QSB_BAA4_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QSB_BAA5_ECC_STATUSr */
        soc_block_list[23],
        soc_genreg,
        1,
        0x80070,
        0,
        2,
        soc_QSB_BAA5_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QSB_BAA6_ECC_STATUSr */
        soc_block_list[23],
        soc_genreg,
        1,
        0x80071,
        0,
        2,
        soc_QSB_BAA6_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QSB_BAA_ECC_DEBUGr */
        soc_block_list[23],
        soc_genreg,
        1,
        0x8005e,
        0,
        30,
        soc_QSB_BAA_ECC_DEBUGr_fields,
        SOC_RESET_VAL_DEC(0x15555555, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QSB_BAA_ECC_ERRORr */
        soc_block_list[23],
        soc_genreg,
        1,
        0x80062,
        0,
        30,
        soc_QSB_BAA_ECC_ERRORr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QSB_BAA_ECC_ERROR_MASKr */
        soc_block_list[23],
        soc_genreg,
        1,
        0x80063,
        0,
        30,
        soc_QSB_BAA_ECC_ERROR_MASKr_fields,
        SOC_RESET_VAL_DEC(0x3fffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QSB_ENABLEr */
        soc_block_list[23],
        soc_genreg,
        1,
        0x80003,
        0,
        25,
        soc_QSB_ENABLEr_fields,
        SOC_RESET_VAL_DEC(0x00001000, 0x00000000)
        SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QSB_GEN_ERROR_FLAGSr */
        soc_block_list[23],
        soc_genreg,
        1,
        0x80026,
        0,
        16,
        soc_QSB_GEN_ERROR_FLAGSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QSB_GEN_ERROR_FLAGS_MASKr */
        soc_block_list[23],
        soc_genreg,
        1,
        0x80027,
        0,
        16,
        soc_QSB_GEN_ERROR_FLAGS_MASKr_fields,
        SOC_RESET_VAL_DEC(0x0000ffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QSB_GGP_ECC_STATUSr */
        soc_block_list[23],
        soc_genreg,
        1,
        0x80066,
        0,
        2,
        soc_QSB_GGP_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QSB_HALT_CFGr */
        soc_block_list[23],
        soc_genreg,
        1,
        0x80032,
        0,
        19,
        soc_QSB_HALT_CFGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x077fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QSB_INITr */
        soc_block_list[23],
        soc_genreg,
        1,
        0x80002,
        0,
        2,
        soc_QSB_INITr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QSB_MEM_DEBUG_ASSORTED0r */
        soc_block_list[23],
        soc_genreg,
        1,
        0x8005b,
        0,
        7,
        soc_QSB_MEM_DEBUG_ASSORTED0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QSB_MEM_DEBUG_ASSORTED1r */
        soc_block_list[23],
        soc_genreg,
        1,
        0x8005c,
        0,
        4,
        soc_QSB_MEM_DEBUG_ASSORTED1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QSB_MEM_DEBUG_BAA0r */
        soc_block_list[23],
        soc_genreg,
        1,
        0x80056,
        0,
        8,
        soc_QSB_MEM_DEBUG_BAA0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QSB_MEM_DEBUG_BAA1r */
        soc_block_list[23],
        soc_genreg,
        1,
        0x80057,
        0,
        8,
        soc_QSB_MEM_DEBUG_BAA1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QSB_MEM_DEBUG_BAA2r */
        soc_block_list[23],
        soc_genreg,
        1,
        0x80058,
        0,
        3,
        soc_QSB_MEM_DEBUG_BAA2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QSB_MEM_DEBUG_SHAPER0r */
        soc_block_list[23],
        soc_genreg,
        1,
        0x80059,
        0,
        8,
        soc_QSB_MEM_DEBUG_SHAPER0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QSB_MEM_DEBUG_SHAPER1r */
        soc_block_list[23],
        soc_genreg,
        1,
        0x8005a,
        0,
        2,
        soc_QSB_MEM_DEBUG_SHAPER1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QSB_PLUT_ECC_STATUSr */
        soc_block_list[23],
        soc_genreg,
        1,
        0x8006a,
        0,
        1,
        soc_QSB_PLUT_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QSB_PUP0_ECC_STATUSr */
        soc_block_list[23],
        soc_genreg,
        1,
        0x80068,
        0,
        1,
        soc_QSB_PUP0_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QSB_PUP1_ECC_STATUSr */
        soc_block_list[23],
        soc_genreg,
        1,
        0x80067,
        0,
        2,
        soc_QSB_PUP1_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QSB_PUP_ERROR_FLAGSr */
        soc_block_list[23],
        soc_genreg,
        1,
        0x80024,
        0,
        13,
        soc_QSB_PUP_ERROR_FLAGSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QSB_PUP_ERROR_FLAGS_MASKr */
        soc_block_list[23],
        soc_genreg,
        1,
        0x80025,
        0,
        13,
        soc_QSB_PUP_ERROR_FLAGS_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00001fff, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QSB_SHAPER0_ECC_STATUSr */
        soc_block_list[23],
        soc_genreg,
        1,
        0x80072,
        0,
        2,
        soc_QSB_SHAPER0_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QSB_SHAPER1_ECC_STATUSr */
        soc_block_list[23],
        soc_genreg,
        1,
        0x80073,
        0,
        2,
        soc_QSB_SHAPER1_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QSB_SHAPER2_ECC_STATUSr */
        soc_block_list[23],
        soc_genreg,
        1,
        0x80074,
        0,
        2,
        soc_QSB_SHAPER2_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QSB_SHAPER3_ECC_STATUSr */
        soc_block_list[23],
        soc_genreg,
        1,
        0x80075,
        0,
        2,
        soc_QSB_SHAPER3_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QSB_SHAPER4_ECC_STATUSr */
        soc_block_list[23],
        soc_genreg,
        1,
        0x80076,
        0,
        2,
        soc_QSB_SHAPER4_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QSB_SHAPER_ECC_DEBUGr */
        soc_block_list[23],
        soc_genreg,
        1,
        0x8005f,
        0,
        20,
        soc_QSB_SHAPER_ECC_DEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00055555, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QSB_SHAPER_ECC_ERRORr */
        soc_block_list[23],
        soc_genreg,
        1,
        0x80064,
        0,
        20,
        soc_QSB_SHAPER_ECC_ERRORr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QSB_SHAPER_ECC_ERROR_MASKr */
        soc_block_list[23],
        soc_genreg,
        1,
        0x80065,
        0,
        20,
        soc_QSB_SHAPER_ECC_ERROR_MASKr_fields,
        SOC_RESET_VAL_DEC(0x000fffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QSB_SOFT_RESETr */
        soc_block_list[23],
        soc_genreg,
        1,
        0x80001,
        0,
        1,
        soc_QMA_SW_RESETr_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QSB_SPP_ECC_STATUSr */
        soc_block_list[23],
        soc_genreg,
        1,
        0x80069,
        0,
        2,
        soc_QSB_SPP_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QSB_SPP_GGP_PUP_ECC_ERRORr */
        soc_block_list[23],
        soc_genreg,
        1,
        0x80060,
        0,
        16,
        soc_QSB_SPP_GGP_PUP_ECC_ERRORr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QSB_SPP_GGP_PUP_ECC_ERROR_MASKr */
        soc_block_list[23],
        soc_genreg,
        1,
        0x80061,
        0,
        16,
        soc_QSB_SPP_GGP_PUP_ECC_ERROR_MASKr_fields,
        SOC_RESET_VAL_DEC(0x0000ffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QSB_SPP_PUP_GGP_ECC_DEBUGr */
        soc_block_list[23],
        soc_genreg,
        1,
        0x8005d,
        0,
        16,
        soc_QSB_SPP_PUP_GGP_ECC_DEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00005555, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QSB_TRACE_IF_STATUSr */
        soc_block_list[23],
        soc_genreg,
        1,
        0x80030,
        0,
        4,
        soc_QSB_TRACE_IF_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QSB_TRACE_IF_STATUS_MASKr */
        soc_block_list[23],
        soc_genreg,
        1,
        0x80031,
        0,
        4,
        soc_QSB_TRACE_IF_STATUS_MASKr_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QSB_TREX2_DEBUG_ENABLEr */
        soc_block_list[23],
        soc_genreg,
        1,
        0x80000,
        0,
        1,
        soc_QSB_TREX2_DEBUG_ENABLEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_QSPI_BSPI_REGISTERS_B0_CTRLr */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021018,
        0,
        2,
        soc_QSPI_BSPI_REGISTERS_B0_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53570_A0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_QSPI_BSPI_REGISTERS_B0_CTRL_BCM53400_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18047018,
        0,
        2,
        soc_QSPI_BSPI_REGISTERS_B0_CTRL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_QSPI_BSPI_REGISTERS_B0_CTRL_BCM56450_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18027018,
        0,
        2,
        soc_QSPI_BSPI_REGISTERS_B0_CTRL_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0) || defined(BCM_56560_A0) || \
    defined(BCM_56560_B0) || defined(BCM_56960_A0) || \
    defined(BCM_56965_A0) || defined(BCM_56970_A0)
    { /* SOC_REG_INT_QSPI_BSPI_REGISTERS_B0_CTRL_BCM56960_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021018,
        0,
        2,
        soc_QSPI_BSPI_REGISTERS_B0_CTRL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_QSPI_BSPI_REGISTERS_B0_CTRL_BCM88270_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021018,
        0,
        2,
        soc_QSPI_BSPI_REGISTERS_B0_CTRL_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_QSPI_BSPI_REGISTERS_B0_CTRL_BCM88375_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021018,
        0,
        2,
        soc_QSPI_BSPI_REGISTERS_B0_CTRL_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_QSPI_BSPI_REGISTERS_B0_CTRL_BCM88375_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021018,
        0,
        2,
        soc_QSPI_BSPI_REGISTERS_B0_CTRL_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_QSPI_BSPI_REGISTERS_B0_CTRL_BCM88470_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021018,
        0,
        2,
        soc_QSPI_BSPI_REGISTERS_B0_CTRL_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_QSPI_BSPI_REGISTERS_B0_CTRL_BCM88470_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021018,
        0,
        2,
        soc_QSPI_BSPI_REGISTERS_B0_CTRL_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_QSPI_BSPI_REGISTERS_B0_CTRL_BCM88675_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021018,
        0,
        2,
        soc_QSPI_BSPI_REGISTERS_B0_CTRL_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_QSPI_BSPI_REGISTERS_B0_CTRL_BCM88680_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021018,
        0,
        2,
        soc_QSPI_BSPI_REGISTERS_B0_CTRL_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_QSPI_BSPI_REGISTERS_B0_CTRL_BCM88690_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021018,
        0,
        2,
        soc_QSPI_BSPI_REGISTERS_B0_CTRL_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_QSPI_BSPI_REGISTERS_B0_CTRL_BCM88790_A0r */
        soc_block_list[1],
        soc_cpureg,
        1,
        0x18021018,
        0,
        2,
        soc_CMICM_BSPI_B0_CNTRL_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_QSPI_BSPI_REGISTERS_B0_STATUSr */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021014,
        SOC_REG_FLAG_RO,
        7,
        soc_QSPI_BSPI_REGISTERS_B0_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x10000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53570_A0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_QSPI_BSPI_REGISTERS_B0_STATUS_BCM53400_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18047014,
        SOC_REG_FLAG_RO,
        7,
        soc_QSPI_BSPI_REGISTERS_B0_STATUS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x10000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_QSPI_BSPI_REGISTERS_B0_STATUS_BCM56450_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18027014,
        SOC_REG_FLAG_RO,
        7,
        soc_QSPI_BSPI_REGISTERS_B0_STATUS_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x10000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0) || defined(BCM_56560_A0) || \
    defined(BCM_56560_B0) || defined(BCM_56960_A0) || \
    defined(BCM_56965_A0) || defined(BCM_56970_A0)
    { /* SOC_REG_INT_QSPI_BSPI_REGISTERS_B0_STATUS_BCM56960_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021014,
        SOC_REG_FLAG_RO,
        7,
        soc_QSPI_BSPI_REGISTERS_B0_STATUS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x10000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_QSPI_BSPI_REGISTERS_B0_STATUS_BCM88270_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021014,
        SOC_REG_FLAG_RO,
        7,
        soc_QSPI_BSPI_REGISTERS_B0_STATUS_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x10000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_QSPI_BSPI_REGISTERS_B0_STATUS_BCM88375_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021014,
        SOC_REG_FLAG_RO,
        7,
        soc_QSPI_BSPI_REGISTERS_B0_STATUS_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x10000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_QSPI_BSPI_REGISTERS_B0_STATUS_BCM88375_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021014,
        SOC_REG_FLAG_RO,
        7,
        soc_QSPI_BSPI_REGISTERS_B0_STATUS_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x10000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_QSPI_BSPI_REGISTERS_B0_STATUS_BCM88470_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021014,
        SOC_REG_FLAG_RO,
        7,
        soc_QSPI_BSPI_REGISTERS_B0_STATUS_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x10000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_QSPI_BSPI_REGISTERS_B0_STATUS_BCM88470_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021014,
        SOC_REG_FLAG_RO,
        7,
        soc_QSPI_BSPI_REGISTERS_B0_STATUS_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x10000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_QSPI_BSPI_REGISTERS_B0_STATUS_BCM88675_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021014,
        SOC_REG_FLAG_RO,
        7,
        soc_QSPI_BSPI_REGISTERS_B0_STATUS_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x10000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_QSPI_BSPI_REGISTERS_B0_STATUS_BCM88680_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021014,
        SOC_REG_FLAG_RO,
        7,
        soc_QSPI_BSPI_REGISTERS_B0_STATUS_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x10000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_QSPI_BSPI_REGISTERS_B0_STATUS_BCM88690_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021014,
        SOC_REG_FLAG_RO,
        7,
        soc_QSPI_BSPI_REGISTERS_B0_STATUS_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x10000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_QSPI_BSPI_REGISTERS_B0_STATUS_BCM88790_A0r */
        soc_block_list[1],
        soc_cpureg,
        1,
        0x18021014,
        SOC_REG_FLAG_RO,
        7,
        soc_QSPI_BSPI_REGISTERS_B0_STATUS_BCM88790_A0r_fields,
        SOC_RESET_VAL_DEC(0x10000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_QSPI_BSPI_REGISTERS_B1_CTRLr */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021020,
        0,
        2,
        soc_QSPI_BSPI_REGISTERS_B1_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53570_A0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_QSPI_BSPI_REGISTERS_B1_CTRL_BCM53400_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18047020,
        0,
        2,
        soc_QSPI_BSPI_REGISTERS_B1_CTRL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_QSPI_BSPI_REGISTERS_B1_CTRL_BCM56450_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18027020,
        0,
        2,
        soc_QSPI_BSPI_REGISTERS_B1_CTRL_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0) || defined(BCM_56560_A0) || \
    defined(BCM_56560_B0) || defined(BCM_56960_A0) || \
    defined(BCM_56965_A0) || defined(BCM_56970_A0)
    { /* SOC_REG_INT_QSPI_BSPI_REGISTERS_B1_CTRL_BCM56960_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021020,
        0,
        2,
        soc_QSPI_BSPI_REGISTERS_B1_CTRL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_QSPI_BSPI_REGISTERS_B1_CTRL_BCM88270_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021020,
        0,
        2,
        soc_QSPI_BSPI_REGISTERS_B1_CTRL_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_QSPI_BSPI_REGISTERS_B1_CTRL_BCM88375_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021020,
        0,
        2,
        soc_QSPI_BSPI_REGISTERS_B1_CTRL_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_QSPI_BSPI_REGISTERS_B1_CTRL_BCM88375_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021020,
        0,
        2,
        soc_QSPI_BSPI_REGISTERS_B1_CTRL_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_QSPI_BSPI_REGISTERS_B1_CTRL_BCM88470_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021020,
        0,
        2,
        soc_QSPI_BSPI_REGISTERS_B1_CTRL_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_QSPI_BSPI_REGISTERS_B1_CTRL_BCM88470_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021020,
        0,
        2,
        soc_QSPI_BSPI_REGISTERS_B1_CTRL_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_QSPI_BSPI_REGISTERS_B1_CTRL_BCM88675_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021020,
        0,
        2,
        soc_QSPI_BSPI_REGISTERS_B1_CTRL_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_QSPI_BSPI_REGISTERS_B1_CTRL_BCM88680_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021020,
        0,
        2,
        soc_QSPI_BSPI_REGISTERS_B1_CTRL_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_QSPI_BSPI_REGISTERS_B1_CTRL_BCM88690_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021020,
        0,
        2,
        soc_QSPI_BSPI_REGISTERS_B1_CTRL_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_QSPI_BSPI_REGISTERS_B1_CTRL_BCM88790_A0r */
        soc_block_list[1],
        soc_cpureg,
        1,
        0x18021020,
        0,
        2,
        soc_CMICM_BSPI_B1_CNTRL_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_QSPI_BSPI_REGISTERS_B1_STATUSr */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x1802101c,
        SOC_REG_FLAG_RO,
        7,
        soc_QSPI_BSPI_REGISTERS_B1_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x10000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53570_A0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_QSPI_BSPI_REGISTERS_B1_STATUS_BCM53400_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x1804701c,
        SOC_REG_FLAG_RO,
        7,
        soc_QSPI_BSPI_REGISTERS_B1_STATUS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x10000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_QSPI_BSPI_REGISTERS_B1_STATUS_BCM56450_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x1802701c,
        SOC_REG_FLAG_RO,
        7,
        soc_QSPI_BSPI_REGISTERS_B1_STATUS_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x10000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0) || defined(BCM_56560_A0) || \
    defined(BCM_56560_B0) || defined(BCM_56960_A0) || \
    defined(BCM_56965_A0) || defined(BCM_56970_A0)
    { /* SOC_REG_INT_QSPI_BSPI_REGISTERS_B1_STATUS_BCM56960_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x1802101c,
        SOC_REG_FLAG_RO,
        7,
        soc_QSPI_BSPI_REGISTERS_B1_STATUS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x10000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_QSPI_BSPI_REGISTERS_B1_STATUS_BCM88270_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x1802101c,
        SOC_REG_FLAG_RO,
        7,
        soc_QSPI_BSPI_REGISTERS_B1_STATUS_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x10000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_QSPI_BSPI_REGISTERS_B1_STATUS_BCM88375_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x1802101c,
        SOC_REG_FLAG_RO,
        7,
        soc_QSPI_BSPI_REGISTERS_B1_STATUS_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x10000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_QSPI_BSPI_REGISTERS_B1_STATUS_BCM88375_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x1802101c,
        SOC_REG_FLAG_RO,
        7,
        soc_QSPI_BSPI_REGISTERS_B1_STATUS_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x10000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_QSPI_BSPI_REGISTERS_B1_STATUS_BCM88470_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x1802101c,
        SOC_REG_FLAG_RO,
        7,
        soc_QSPI_BSPI_REGISTERS_B1_STATUS_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x10000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_QSPI_BSPI_REGISTERS_B1_STATUS_BCM88470_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x1802101c,
        SOC_REG_FLAG_RO,
        7,
        soc_QSPI_BSPI_REGISTERS_B1_STATUS_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x10000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_QSPI_BSPI_REGISTERS_B1_STATUS_BCM88675_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x1802101c,
        SOC_REG_FLAG_RO,
        7,
        soc_QSPI_BSPI_REGISTERS_B1_STATUS_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x10000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_QSPI_BSPI_REGISTERS_B1_STATUS_BCM88680_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x1802101c,
        SOC_REG_FLAG_RO,
        7,
        soc_QSPI_BSPI_REGISTERS_B1_STATUS_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x10000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_QSPI_BSPI_REGISTERS_B1_STATUS_BCM88690_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x1802101c,
        SOC_REG_FLAG_RO,
        7,
        soc_QSPI_BSPI_REGISTERS_B1_STATUS_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x10000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_QSPI_BSPI_REGISTERS_B1_STATUS_BCM88790_A0r */
        soc_block_list[1],
        soc_cpureg,
        1,
        0x1802101c,
        SOC_REG_FLAG_RO,
        7,
        soc_QSPI_BSPI_REGISTERS_B1_STATUS_BCM88790_A0r_fields,
        SOC_RESET_VAL_DEC(0x10000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_QSPI_BSPI_REGISTERS_BITS_PER_CYCLEr */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x1802102c,
        0,
        5,
        soc_QSPI_BSPI_REGISTERS_BITS_PER_CYCLEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x030303ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53570_A0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_QSPI_BSPI_REGISTERS_BITS_PER_CYCLE_BCM53400_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x1804702c,
        0,
        5,
        soc_QSPI_BSPI_REGISTERS_BITS_PER_CYCLE_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x030303ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_QSPI_BSPI_REGISTERS_BITS_PER_CYCLE_BCM56450_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x1802702c,
        0,
        5,
        soc_QSPI_BSPI_REGISTERS_BITS_PER_CYCLE_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x030303ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0) || defined(BCM_56560_A0) || \
    defined(BCM_56560_B0) || defined(BCM_56960_A0) || \
    defined(BCM_56965_A0) || defined(BCM_56970_A0)
    { /* SOC_REG_INT_QSPI_BSPI_REGISTERS_BITS_PER_CYCLE_BCM56960_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x1802102c,
        0,
        5,
        soc_QSPI_BSPI_REGISTERS_BITS_PER_CYCLE_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x030303ff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_QSPI_BSPI_REGISTERS_BITS_PER_CYCLE_BCM88270_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x1802102c,
        0,
        5,
        soc_QSPI_BSPI_REGISTERS_BITS_PER_CYCLE_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x030303ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_QSPI_BSPI_REGISTERS_BITS_PER_CYCLE_BCM88375_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x1802102c,
        0,
        5,
        soc_QSPI_BSPI_REGISTERS_BITS_PER_CYCLE_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x030303ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_QSPI_BSPI_REGISTERS_BITS_PER_CYCLE_BCM88375_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x1802102c,
        0,
        5,
        soc_QSPI_BSPI_REGISTERS_BITS_PER_CYCLE_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x030303ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_QSPI_BSPI_REGISTERS_BITS_PER_CYCLE_BCM88470_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x1802102c,
        0,
        5,
        soc_QSPI_BSPI_REGISTERS_BITS_PER_CYCLE_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x030303ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_QSPI_BSPI_REGISTERS_BITS_PER_CYCLE_BCM88470_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x1802102c,
        0,
        5,
        soc_QSPI_BSPI_REGISTERS_BITS_PER_CYCLE_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x030303ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_QSPI_BSPI_REGISTERS_BITS_PER_CYCLE_BCM88675_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x1802102c,
        0,
        5,
        soc_QSPI_BSPI_REGISTERS_BITS_PER_CYCLE_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x030303ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_QSPI_BSPI_REGISTERS_BITS_PER_CYCLE_BCM88680_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x1802102c,
        0,
        5,
        soc_QSPI_BSPI_REGISTERS_BITS_PER_CYCLE_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x030303ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_QSPI_BSPI_REGISTERS_BITS_PER_CYCLE_BCM88690_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x1802102c,
        0,
        5,
        soc_QSPI_BSPI_REGISTERS_BITS_PER_CYCLE_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x030303ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_QSPI_BSPI_REGISTERS_BITS_PER_CYCLE_BCM88790_A0r */
        soc_block_list[1],
        soc_cpureg,
        1,
        0x1802102c,
        0,
        5,
        soc_QSPI_BSPI_REGISTERS_BITS_PER_CYCLE_BCM88790_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x030303ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_QSPI_BSPI_REGISTERS_BITS_PER_PHASEr */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021030,
        0,
        5,
        soc_QSPI_BSPI_REGISTERS_BITS_PER_PHASEr_fields,
        SOC_RESET_VAL_DEC(0x00000008, 0x00000000)
        SOC_RESET_MASK_DEC(0x0101ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53570_A0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_QSPI_BSPI_REGISTERS_BITS_PER_PHASE_BCM53400_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18047030,
        0,
        5,
        soc_QSPI_BSPI_REGISTERS_BITS_PER_PHASE_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000008, 0x00000000)
        SOC_RESET_MASK_DEC(0x0101ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_QSPI_BSPI_REGISTERS_BITS_PER_PHASE_BCM56450_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18027030,
        0,
        5,
        soc_QSPI_BSPI_REGISTERS_BITS_PER_PHASE_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000008, 0x00000000)
        SOC_RESET_MASK_DEC(0x0101ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0) || defined(BCM_56560_A0) || \
    defined(BCM_56560_B0) || defined(BCM_56960_A0) || \
    defined(BCM_56965_A0) || defined(BCM_56970_A0)
    { /* SOC_REG_INT_QSPI_BSPI_REGISTERS_BITS_PER_PHASE_BCM56960_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021030,
        0,
        5,
        soc_QSPI_BSPI_REGISTERS_BITS_PER_PHASE_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000008, 0x00000000)
        SOC_RESET_MASK_DEC(0x0101ffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_QSPI_BSPI_REGISTERS_BITS_PER_PHASE_BCM88270_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021030,
        0,
        5,
        soc_QSPI_BSPI_REGISTERS_BITS_PER_PHASE_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000008, 0x00000000)
        SOC_RESET_MASK_DEC(0x0101ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_QSPI_BSPI_REGISTERS_BITS_PER_PHASE_BCM88375_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021030,
        0,
        5,
        soc_QSPI_BSPI_REGISTERS_BITS_PER_PHASE_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000008, 0x00000000)
        SOC_RESET_MASK_DEC(0x0101ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_QSPI_BSPI_REGISTERS_BITS_PER_PHASE_BCM88375_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021030,
        0,
        5,
        soc_QSPI_BSPI_REGISTERS_BITS_PER_PHASE_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000008, 0x00000000)
        SOC_RESET_MASK_DEC(0x0101ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_QSPI_BSPI_REGISTERS_BITS_PER_PHASE_BCM88470_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021030,
        0,
        5,
        soc_QSPI_BSPI_REGISTERS_BITS_PER_PHASE_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000008, 0x00000000)
        SOC_RESET_MASK_DEC(0x0101ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_QSPI_BSPI_REGISTERS_BITS_PER_PHASE_BCM88470_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021030,
        0,
        5,
        soc_QSPI_BSPI_REGISTERS_BITS_PER_PHASE_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000008, 0x00000000)
        SOC_RESET_MASK_DEC(0x0101ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_QSPI_BSPI_REGISTERS_BITS_PER_PHASE_BCM88675_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021030,
        0,
        5,
        soc_QSPI_BSPI_REGISTERS_BITS_PER_PHASE_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000008, 0x00000000)
        SOC_RESET_MASK_DEC(0x0101ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_QSPI_BSPI_REGISTERS_BITS_PER_PHASE_BCM88680_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021030,
        0,
        5,
        soc_QSPI_BSPI_REGISTERS_BITS_PER_PHASE_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000008, 0x00000000)
        SOC_RESET_MASK_DEC(0x0101ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_QSPI_BSPI_REGISTERS_BITS_PER_PHASE_BCM88690_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021030,
        0,
        5,
        soc_QSPI_BSPI_REGISTERS_BITS_PER_PHASE_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000008, 0x00000000)
        SOC_RESET_MASK_DEC(0x0101ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_QSPI_BSPI_REGISTERS_BITS_PER_PHASE_BCM88790_A0r */
        soc_block_list[1],
        soc_cpureg,
        1,
        0x18021030,
        0,
        5,
        soc_QSPI_BSPI_REGISTERS_BITS_PER_PHASE_BCM88790_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000008, 0x00000000)
        SOC_RESET_MASK_DEC(0x0101ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_QSPI_BSPI_REGISTERS_BSPI_FLASH_UPPER_ADDR_BYTEr */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021038,
        0,
        2,
        soc_QSPI_BSPI_REGISTERS_BSPI_FLASH_UPPER_ADDR_BYTEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53570_A0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_QSPI_BSPI_REGISTERS_BSPI_FLASH_UPPER_ADDR_BYTE_BCM53400_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18047038,
        0,
        2,
        soc_QSPI_BSPI_REGISTERS_BSPI_FLASH_UPPER_ADDR_BYTE_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_QSPI_BSPI_REGISTERS_BSPI_FLASH_UPPER_ADDR_BYTE_BCM56450_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18027038,
        0,
        2,
        soc_QSPI_BSPI_REGISTERS_BSPI_FLASH_UPPER_ADDR_BYTE_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0) || defined(BCM_56560_A0) || \
    defined(BCM_56560_B0) || defined(BCM_56960_A0) || \
    defined(BCM_56965_A0) || defined(BCM_56970_A0)
    { /* SOC_REG_INT_QSPI_BSPI_REGISTERS_BSPI_FLASH_UPPER_ADDR_BYTE_BCM56960_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021038,
        0,
        2,
        soc_QSPI_BSPI_REGISTERS_BSPI_FLASH_UPPER_ADDR_BYTE_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_QSPI_BSPI_REGISTERS_BSPI_FLASH_UPPER_ADDR_BYTE_BCM88270_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021038,
        0,
        2,
        soc_QSPI_BSPI_REGISTERS_BSPI_FLASH_UPPER_ADDR_BYTE_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_QSPI_BSPI_REGISTERS_BSPI_FLASH_UPPER_ADDR_BYTE_BCM88375_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021038,
        0,
        2,
        soc_QSPI_BSPI_REGISTERS_BSPI_FLASH_UPPER_ADDR_BYTE_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_QSPI_BSPI_REGISTERS_BSPI_FLASH_UPPER_ADDR_BYTE_BCM88375_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021038,
        0,
        2,
        soc_QSPI_BSPI_REGISTERS_BSPI_FLASH_UPPER_ADDR_BYTE_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_QSPI_BSPI_REGISTERS_BSPI_FLASH_UPPER_ADDR_BYTE_BCM88470_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021038,
        0,
        2,
        soc_QSPI_BSPI_REGISTERS_BSPI_FLASH_UPPER_ADDR_BYTE_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_QSPI_BSPI_REGISTERS_BSPI_FLASH_UPPER_ADDR_BYTE_BCM88470_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021038,
        0,
        2,
        soc_QSPI_BSPI_REGISTERS_BSPI_FLASH_UPPER_ADDR_BYTE_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_QSPI_BSPI_REGISTERS_BSPI_FLASH_UPPER_ADDR_BYTE_BCM88675_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021038,
        0,
        2,
        soc_QSPI_BSPI_REGISTERS_BSPI_FLASH_UPPER_ADDR_BYTE_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_QSPI_BSPI_REGISTERS_BSPI_FLASH_UPPER_ADDR_BYTE_BCM88680_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021038,
        0,
        2,
        soc_QSPI_BSPI_REGISTERS_BSPI_FLASH_UPPER_ADDR_BYTE_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_QSPI_BSPI_REGISTERS_BSPI_FLASH_UPPER_ADDR_BYTE_BCM88690_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021038,
        0,
        2,
        soc_QSPI_BSPI_REGISTERS_BSPI_FLASH_UPPER_ADDR_BYTE_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_QSPI_BSPI_REGISTERS_BSPI_FLASH_UPPER_ADDR_BYTE_BCM88790_A0r */
        soc_block_list[1],
        soc_cpureg,
        1,
        0x18021038,
        0,
        2,
        soc_QSPI_BSPI_REGISTERS_BSPI_FLASH_UPPER_ADDR_BYTE_BCM88790_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_QSPI_BSPI_REGISTERS_BSPI_PIO_DATAr */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x1802104c,
        0,
        2,
        soc_QSPI_BSPI_REGISTERS_BSPI_PIO_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53570_A0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_QSPI_BSPI_REGISTERS_BSPI_PIO_DATA_BCM53400_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x1804704c,
        0,
        2,
        soc_QSPI_BSPI_REGISTERS_BSPI_PIO_DATA_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_QSPI_BSPI_REGISTERS_BSPI_PIO_DATA_BCM56450_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x1802704c,
        0,
        2,
        soc_QSPI_BSPI_REGISTERS_BSPI_PIO_DATA_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0) || defined(BCM_56560_A0) || \
    defined(BCM_56560_B0) || defined(BCM_56960_A0) || \
    defined(BCM_56965_A0) || defined(BCM_56970_A0)
    { /* SOC_REG_INT_QSPI_BSPI_REGISTERS_BSPI_PIO_DATA_BCM56960_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x1802104c,
        0,
        2,
        soc_QSPI_BSPI_REGISTERS_BSPI_PIO_DATA_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_QSPI_BSPI_REGISTERS_BSPI_PIO_DATA_BCM88270_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x1802104c,
        0,
        2,
        soc_QSPI_BSPI_REGISTERS_BSPI_PIO_DATA_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_QSPI_BSPI_REGISTERS_BSPI_PIO_DATA_BCM88375_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x1802104c,
        0,
        2,
        soc_QSPI_BSPI_REGISTERS_BSPI_PIO_DATA_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_QSPI_BSPI_REGISTERS_BSPI_PIO_DATA_BCM88375_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x1802104c,
        0,
        2,
        soc_QSPI_BSPI_REGISTERS_BSPI_PIO_DATA_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_QSPI_BSPI_REGISTERS_BSPI_PIO_DATA_BCM88470_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x1802104c,
        0,
        2,
        soc_QSPI_BSPI_REGISTERS_BSPI_PIO_DATA_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_QSPI_BSPI_REGISTERS_BSPI_PIO_DATA_BCM88470_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x1802104c,
        0,
        2,
        soc_QSPI_BSPI_REGISTERS_BSPI_PIO_DATA_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_QSPI_BSPI_REGISTERS_BSPI_PIO_DATA_BCM88675_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x1802104c,
        0,
        2,
        soc_QSPI_BSPI_REGISTERS_BSPI_PIO_DATA_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_QSPI_BSPI_REGISTERS_BSPI_PIO_DATA_BCM88680_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x1802104c,
        0,
        2,
        soc_QSPI_BSPI_REGISTERS_BSPI_PIO_DATA_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_QSPI_BSPI_REGISTERS_BSPI_PIO_DATA_BCM88690_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x1802104c,
        0,
        2,
        soc_QSPI_BSPI_REGISTERS_BSPI_PIO_DATA_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_QSPI_BSPI_REGISTERS_BSPI_PIO_DATA_BCM88790_A0r */
        soc_block_list[1],
        soc_cpureg,
        1,
        0x1802104c,
        0,
        2,
        soc_QSPI_BSPI_REGISTERS_BSPI_PIO_DATA_BCM88790_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_QSPI_BSPI_REGISTERS_BSPI_PIO_IODIRr */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021048,
        0,
        2,
        soc_QSPI_BSPI_REGISTERS_BSPI_PIO_IODIRr_fields,
        SOC_RESET_VAL_DEC(0x00000003, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53570_A0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_QSPI_BSPI_REGISTERS_BSPI_PIO_IODIR_BCM53400_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18047048,
        0,
        2,
        soc_QSPI_BSPI_REGISTERS_BSPI_PIO_IODIR_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000003, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_QSPI_BSPI_REGISTERS_BSPI_PIO_IODIR_BCM56450_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18027048,
        0,
        2,
        soc_QSPI_BSPI_REGISTERS_BSPI_PIO_IODIR_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000003, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0) || defined(BCM_56560_A0) || \
    defined(BCM_56560_B0) || defined(BCM_56960_A0) || \
    defined(BCM_56965_A0) || defined(BCM_56970_A0)
    { /* SOC_REG_INT_QSPI_BSPI_REGISTERS_BSPI_PIO_IODIR_BCM56960_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021048,
        0,
        2,
        soc_QSPI_BSPI_REGISTERS_BSPI_PIO_IODIR_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000003, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_QSPI_BSPI_REGISTERS_BSPI_PIO_IODIR_BCM88270_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021048,
        0,
        2,
        soc_QSPI_BSPI_REGISTERS_BSPI_PIO_IODIR_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000003, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_QSPI_BSPI_REGISTERS_BSPI_PIO_IODIR_BCM88375_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021048,
        0,
        2,
        soc_QSPI_BSPI_REGISTERS_BSPI_PIO_IODIR_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000003, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_QSPI_BSPI_REGISTERS_BSPI_PIO_IODIR_BCM88375_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021048,
        0,
        2,
        soc_QSPI_BSPI_REGISTERS_BSPI_PIO_IODIR_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000003, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_QSPI_BSPI_REGISTERS_BSPI_PIO_IODIR_BCM88470_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021048,
        0,
        2,
        soc_QSPI_BSPI_REGISTERS_BSPI_PIO_IODIR_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000003, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_QSPI_BSPI_REGISTERS_BSPI_PIO_IODIR_BCM88470_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021048,
        0,
        2,
        soc_QSPI_BSPI_REGISTERS_BSPI_PIO_IODIR_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000003, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_QSPI_BSPI_REGISTERS_BSPI_PIO_IODIR_BCM88675_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021048,
        0,
        2,
        soc_QSPI_BSPI_REGISTERS_BSPI_PIO_IODIR_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000003, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_QSPI_BSPI_REGISTERS_BSPI_PIO_IODIR_BCM88680_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021048,
        0,
        2,
        soc_QSPI_BSPI_REGISTERS_BSPI_PIO_IODIR_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000003, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_QSPI_BSPI_REGISTERS_BSPI_PIO_IODIR_BCM88690_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021048,
        0,
        2,
        soc_QSPI_BSPI_REGISTERS_BSPI_PIO_IODIR_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000003, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_QSPI_BSPI_REGISTERS_BSPI_PIO_IODIR_BCM88790_A0r */
        soc_block_list[1],
        soc_cpureg,
        1,
        0x18021048,
        0,
        2,
        soc_QSPI_BSPI_REGISTERS_BSPI_PIO_IODIR_BCM88790_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000003, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_QSPI_BSPI_REGISTERS_BSPI_PIO_MODE_ENABLEr */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021044,
        0,
        2,
        soc_QSPI_BSPI_REGISTERS_BSPI_PIO_MODE_ENABLEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53570_A0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_QSPI_BSPI_REGISTERS_BSPI_PIO_MODE_ENABLE_BCM53400_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18047044,
        0,
        2,
        soc_QSPI_BSPI_REGISTERS_BSPI_PIO_MODE_ENABLE_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_QSPI_BSPI_REGISTERS_BSPI_PIO_MODE_ENABLE_BCM56450_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18027044,
        0,
        2,
        soc_QSPI_BSPI_REGISTERS_BSPI_PIO_MODE_ENABLE_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0) || defined(BCM_56560_A0) || \
    defined(BCM_56560_B0) || defined(BCM_56960_A0) || \
    defined(BCM_56965_A0) || defined(BCM_56970_A0)
    { /* SOC_REG_INT_QSPI_BSPI_REGISTERS_BSPI_PIO_MODE_ENABLE_BCM56960_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021044,
        0,
        2,
        soc_QSPI_BSPI_REGISTERS_BSPI_PIO_MODE_ENABLE_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_QSPI_BSPI_REGISTERS_BSPI_PIO_MODE_ENABLE_BCM88270_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021044,
        0,
        2,
        soc_QSPI_BSPI_REGISTERS_BSPI_PIO_MODE_ENABLE_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_QSPI_BSPI_REGISTERS_BSPI_PIO_MODE_ENABLE_BCM88375_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021044,
        0,
        2,
        soc_QSPI_BSPI_REGISTERS_BSPI_PIO_MODE_ENABLE_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_QSPI_BSPI_REGISTERS_BSPI_PIO_MODE_ENABLE_BCM88375_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021044,
        0,
        2,
        soc_QSPI_BSPI_REGISTERS_BSPI_PIO_MODE_ENABLE_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_QSPI_BSPI_REGISTERS_BSPI_PIO_MODE_ENABLE_BCM88470_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021044,
        0,
        2,
        soc_QSPI_BSPI_REGISTERS_BSPI_PIO_MODE_ENABLE_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_QSPI_BSPI_REGISTERS_BSPI_PIO_MODE_ENABLE_BCM88470_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021044,
        0,
        2,
        soc_QSPI_BSPI_REGISTERS_BSPI_PIO_MODE_ENABLE_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_QSPI_BSPI_REGISTERS_BSPI_PIO_MODE_ENABLE_BCM88675_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021044,
        0,
        2,
        soc_QSPI_BSPI_REGISTERS_BSPI_PIO_MODE_ENABLE_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_QSPI_BSPI_REGISTERS_BSPI_PIO_MODE_ENABLE_BCM88680_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021044,
        0,
        2,
        soc_QSPI_BSPI_REGISTERS_BSPI_PIO_MODE_ENABLE_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_QSPI_BSPI_REGISTERS_BSPI_PIO_MODE_ENABLE_BCM88690_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021044,
        0,
        2,
        soc_QSPI_BSPI_REGISTERS_BSPI_PIO_MODE_ENABLE_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_QSPI_BSPI_REGISTERS_BSPI_PIO_MODE_ENABLE_BCM88790_A0r */
        soc_block_list[1],
        soc_cpureg,
        1,
        0x18021044,
        0,
        2,
        soc_QSPI_BSPI_REGISTERS_BSPI_PIO_MODE_ENABLE_BCM88790_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_QSPI_BSPI_REGISTERS_BSPI_XOR_ENABLEr */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021040,
        0,
        2,
        soc_QSPI_BSPI_REGISTERS_BSPI_XOR_ENABLEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53570_A0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_QSPI_BSPI_REGISTERS_BSPI_XOR_ENABLE_BCM53400_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18047040,
        0,
        2,
        soc_QSPI_BSPI_REGISTERS_BSPI_XOR_ENABLE_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_QSPI_BSPI_REGISTERS_BSPI_XOR_ENABLE_BCM56450_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18027040,
        0,
        2,
        soc_QSPI_BSPI_REGISTERS_BSPI_XOR_ENABLE_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0) || defined(BCM_56560_A0) || \
    defined(BCM_56560_B0) || defined(BCM_56960_A0) || \
    defined(BCM_56965_A0) || defined(BCM_56970_A0)
    { /* SOC_REG_INT_QSPI_BSPI_REGISTERS_BSPI_XOR_ENABLE_BCM56960_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021040,
        0,
        2,
        soc_QSPI_BSPI_REGISTERS_BSPI_XOR_ENABLE_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_QSPI_BSPI_REGISTERS_BSPI_XOR_ENABLE_BCM88270_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021040,
        0,
        2,
        soc_QSPI_BSPI_REGISTERS_BSPI_XOR_ENABLE_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_QSPI_BSPI_REGISTERS_BSPI_XOR_ENABLE_BCM88375_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021040,
        0,
        2,
        soc_QSPI_BSPI_REGISTERS_BSPI_XOR_ENABLE_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_QSPI_BSPI_REGISTERS_BSPI_XOR_ENABLE_BCM88375_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021040,
        0,
        2,
        soc_QSPI_BSPI_REGISTERS_BSPI_XOR_ENABLE_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_QSPI_BSPI_REGISTERS_BSPI_XOR_ENABLE_BCM88470_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021040,
        0,
        2,
        soc_QSPI_BSPI_REGISTERS_BSPI_XOR_ENABLE_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_QSPI_BSPI_REGISTERS_BSPI_XOR_ENABLE_BCM88470_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021040,
        0,
        2,
        soc_QSPI_BSPI_REGISTERS_BSPI_XOR_ENABLE_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_QSPI_BSPI_REGISTERS_BSPI_XOR_ENABLE_BCM88675_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021040,
        0,
        2,
        soc_QSPI_BSPI_REGISTERS_BSPI_XOR_ENABLE_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_QSPI_BSPI_REGISTERS_BSPI_XOR_ENABLE_BCM88680_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021040,
        0,
        2,
        soc_QSPI_BSPI_REGISTERS_BSPI_XOR_ENABLE_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_QSPI_BSPI_REGISTERS_BSPI_XOR_ENABLE_BCM88690_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021040,
        0,
        2,
        soc_QSPI_BSPI_REGISTERS_BSPI_XOR_ENABLE_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_QSPI_BSPI_REGISTERS_BSPI_XOR_ENABLE_BCM88790_A0r */
        soc_block_list[1],
        soc_cpureg,
        1,
        0x18021040,
        0,
        2,
        soc_QSPI_BSPI_REGISTERS_BSPI_XOR_ENABLE_BCM88790_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_QSPI_BSPI_REGISTERS_BSPI_XOR_VALUEr */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x1802103c,
        0,
        2,
        soc_QSPI_BSPI_REGISTERS_BSPI_XOR_VALUEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53570_A0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_QSPI_BSPI_REGISTERS_BSPI_XOR_VALUE_BCM53400_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x1804703c,
        0,
        2,
        soc_QSPI_BSPI_REGISTERS_BSPI_XOR_VALUE_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_QSPI_BSPI_REGISTERS_BSPI_XOR_VALUE_BCM56450_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x1802703c,
        0,
        2,
        soc_QSPI_BSPI_REGISTERS_BSPI_XOR_VALUE_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0) || defined(BCM_56560_A0) || \
    defined(BCM_56560_B0) || defined(BCM_56960_A0) || \
    defined(BCM_56965_A0) || defined(BCM_56970_A0)
    { /* SOC_REG_INT_QSPI_BSPI_REGISTERS_BSPI_XOR_VALUE_BCM56960_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x1802103c,
        0,
        2,
        soc_QSPI_BSPI_REGISTERS_BSPI_XOR_VALUE_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_QSPI_BSPI_REGISTERS_BSPI_XOR_VALUE_BCM88270_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x1802103c,
        0,
        2,
        soc_QSPI_BSPI_REGISTERS_BSPI_XOR_VALUE_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_QSPI_BSPI_REGISTERS_BSPI_XOR_VALUE_BCM88375_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x1802103c,
        0,
        2,
        soc_QSPI_BSPI_REGISTERS_BSPI_XOR_VALUE_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_QSPI_BSPI_REGISTERS_BSPI_XOR_VALUE_BCM88375_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x1802103c,
        0,
        2,
        soc_QSPI_BSPI_REGISTERS_BSPI_XOR_VALUE_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_QSPI_BSPI_REGISTERS_BSPI_XOR_VALUE_BCM88470_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x1802103c,
        0,
        2,
        soc_QSPI_BSPI_REGISTERS_BSPI_XOR_VALUE_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_QSPI_BSPI_REGISTERS_BSPI_XOR_VALUE_BCM88470_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x1802103c,
        0,
        2,
        soc_QSPI_BSPI_REGISTERS_BSPI_XOR_VALUE_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_QSPI_BSPI_REGISTERS_BSPI_XOR_VALUE_BCM88675_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x1802103c,
        0,
        2,
        soc_QSPI_BSPI_REGISTERS_BSPI_XOR_VALUE_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_QSPI_BSPI_REGISTERS_BSPI_XOR_VALUE_BCM88680_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x1802103c,
        0,
        2,
        soc_QSPI_BSPI_REGISTERS_BSPI_XOR_VALUE_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_QSPI_BSPI_REGISTERS_BSPI_XOR_VALUE_BCM88690_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x1802103c,
        0,
        2,
        soc_QSPI_BSPI_REGISTERS_BSPI_XOR_VALUE_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_QSPI_BSPI_REGISTERS_BSPI_XOR_VALUE_BCM88790_A0r */
        soc_block_list[1],
        soc_cpureg,
        1,
        0x1802103c,
        0,
        2,
        soc_QSPI_BSPI_REGISTERS_BSPI_XOR_VALUE_BCM88790_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_QSPI_BSPI_REGISTERS_BUSY_STATUSr */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x1802100c,
        SOC_REG_FLAG_RO,
        2,
        soc_QSPI_BSPI_REGISTERS_BUSY_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53570_A0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_QSPI_BSPI_REGISTERS_BUSY_STATUS_BCM53400_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x1804700c,
        SOC_REG_FLAG_RO,
        2,
        soc_AVS_REG_HW_MNTR_SW_MEASUREMENT_UNIT_BUSYr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_QSPI_BSPI_REGISTERS_BUSY_STATUS_BCM56450_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x1802700c,
        SOC_REG_FLAG_RO,
        2,
        soc_QSPI_BSPI_REGISTERS_BUSY_STATUS_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0) || defined(BCM_56560_A0) || \
    defined(BCM_56560_B0) || defined(BCM_56960_A0) || \
    defined(BCM_56965_A0) || defined(BCM_56970_A0)
    { /* SOC_REG_INT_QSPI_BSPI_REGISTERS_BUSY_STATUS_BCM56960_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x1802100c,
        SOC_REG_FLAG_RO,
        2,
        soc_AVS_REG_HW_MNTR_SW_MEASUREMENT_UNIT_BUSYr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_QSPI_BSPI_REGISTERS_BUSY_STATUS_BCM88270_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x1802100c,
        SOC_REG_FLAG_RO,
        2,
        soc_QSPI_BSPI_REGISTERS_BUSY_STATUS_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_QSPI_BSPI_REGISTERS_BUSY_STATUS_BCM88375_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x1802100c,
        SOC_REG_FLAG_RO,
        2,
        soc_QSPI_BSPI_REGISTERS_BUSY_STATUS_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_QSPI_BSPI_REGISTERS_BUSY_STATUS_BCM88375_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x1802100c,
        SOC_REG_FLAG_RO,
        2,
        soc_QSPI_BSPI_REGISTERS_BUSY_STATUS_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_QSPI_BSPI_REGISTERS_BUSY_STATUS_BCM88470_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x1802100c,
        SOC_REG_FLAG_RO,
        2,
        soc_QSPI_BSPI_REGISTERS_BUSY_STATUS_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_QSPI_BSPI_REGISTERS_BUSY_STATUS_BCM88470_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x1802100c,
        SOC_REG_FLAG_RO,
        2,
        soc_QSPI_BSPI_REGISTERS_BUSY_STATUS_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_QSPI_BSPI_REGISTERS_BUSY_STATUS_BCM88675_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x1802100c,
        SOC_REG_FLAG_RO,
        2,
        soc_QSPI_BSPI_REGISTERS_BUSY_STATUS_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_QSPI_BSPI_REGISTERS_BUSY_STATUS_BCM88680_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x1802100c,
        SOC_REG_FLAG_RO,
        2,
        soc_QSPI_BSPI_REGISTERS_BUSY_STATUS_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_QSPI_BSPI_REGISTERS_BUSY_STATUS_BCM88690_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x1802100c,
        SOC_REG_FLAG_RO,
        2,
        soc_QSPI_BSPI_REGISTERS_BUSY_STATUS_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_QSPI_BSPI_REGISTERS_BUSY_STATUS_BCM88790_A0r */
        soc_block_list[1],
        soc_cpureg,
        1,
        0x1802100c,
        SOC_REG_FLAG_RO,
        2,
        soc_CMICM_BSPI_BUSY_STATUS_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_QSPI_BSPI_REGISTERS_CMD_AND_MODE_BYTEr */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021034,
        0,
        3,
        soc_QSPI_BSPI_REGISTERS_CMD_AND_MODE_BYTEr_fields,
        SOC_RESET_VAL_DEC(0x0000000b, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53570_A0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_QSPI_BSPI_REGISTERS_CMD_AND_MODE_BYTE_BCM53400_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18047034,
        0,
        3,
        soc_QSPI_BSPI_REGISTERS_CMD_AND_MODE_BYTE_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000b, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_QSPI_BSPI_REGISTERS_CMD_AND_MODE_BYTE_BCM56450_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18027034,
        0,
        3,
        soc_QSPI_BSPI_REGISTERS_CMD_AND_MODE_BYTE_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000b, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0) || defined(BCM_56560_A0) || \
    defined(BCM_56560_B0) || defined(BCM_56960_A0) || \
    defined(BCM_56965_A0) || defined(BCM_56970_A0)
    { /* SOC_REG_INT_QSPI_BSPI_REGISTERS_CMD_AND_MODE_BYTE_BCM56960_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021034,
        0,
        3,
        soc_QSPI_BSPI_REGISTERS_CMD_AND_MODE_BYTE_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000b, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_QSPI_BSPI_REGISTERS_CMD_AND_MODE_BYTE_BCM88270_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021034,
        0,
        3,
        soc_QSPI_BSPI_REGISTERS_CMD_AND_MODE_BYTE_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000b, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_QSPI_BSPI_REGISTERS_CMD_AND_MODE_BYTE_BCM88375_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021034,
        0,
        3,
        soc_QSPI_BSPI_REGISTERS_CMD_AND_MODE_BYTE_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000b, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_QSPI_BSPI_REGISTERS_CMD_AND_MODE_BYTE_BCM88375_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021034,
        0,
        3,
        soc_QSPI_BSPI_REGISTERS_CMD_AND_MODE_BYTE_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x0000000b, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_QSPI_BSPI_REGISTERS_CMD_AND_MODE_BYTE_BCM88470_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021034,
        0,
        3,
        soc_QSPI_BSPI_REGISTERS_CMD_AND_MODE_BYTE_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000b, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_QSPI_BSPI_REGISTERS_CMD_AND_MODE_BYTE_BCM88470_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021034,
        0,
        3,
        soc_QSPI_BSPI_REGISTERS_CMD_AND_MODE_BYTE_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x0000000b, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_QSPI_BSPI_REGISTERS_CMD_AND_MODE_BYTE_BCM88675_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021034,
        0,
        3,
        soc_QSPI_BSPI_REGISTERS_CMD_AND_MODE_BYTE_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x0000000b, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_QSPI_BSPI_REGISTERS_CMD_AND_MODE_BYTE_BCM88680_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021034,
        0,
        3,
        soc_QSPI_BSPI_REGISTERS_CMD_AND_MODE_BYTE_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000b, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_QSPI_BSPI_REGISTERS_CMD_AND_MODE_BYTE_BCM88690_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021034,
        0,
        3,
        soc_QSPI_BSPI_REGISTERS_CMD_AND_MODE_BYTE_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000b, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_QSPI_BSPI_REGISTERS_CMD_AND_MODE_BYTE_BCM88790_A0r */
        soc_block_list[1],
        soc_cpureg,
        1,
        0x18021034,
        0,
        3,
        soc_QSPI_BSPI_REGISTERS_CMD_AND_MODE_BYTE_BCM88790_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000b, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_QSPI_BSPI_REGISTERS_FLEX_MODE_ENABLEr */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021028,
        0,
        2,
        soc_QSPI_BSPI_REGISTERS_FLEX_MODE_ENABLEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53570_A0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_QSPI_BSPI_REGISTERS_FLEX_MODE_ENABLE_BCM53400_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18047028,
        0,
        2,
        soc_QSPI_BSPI_REGISTERS_FLEX_MODE_ENABLE_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_QSPI_BSPI_REGISTERS_FLEX_MODE_ENABLE_BCM56450_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18027028,
        0,
        2,
        soc_QSPI_BSPI_REGISTERS_FLEX_MODE_ENABLE_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0) || defined(BCM_56560_A0) || \
    defined(BCM_56560_B0) || defined(BCM_56960_A0) || \
    defined(BCM_56965_A0) || defined(BCM_56970_A0)
    { /* SOC_REG_INT_QSPI_BSPI_REGISTERS_FLEX_MODE_ENABLE_BCM56960_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021028,
        0,
        2,
        soc_QSPI_BSPI_REGISTERS_FLEX_MODE_ENABLE_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_QSPI_BSPI_REGISTERS_FLEX_MODE_ENABLE_BCM88270_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021028,
        0,
        2,
        soc_QSPI_BSPI_REGISTERS_FLEX_MODE_ENABLE_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_QSPI_BSPI_REGISTERS_FLEX_MODE_ENABLE_BCM88375_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021028,
        0,
        2,
        soc_QSPI_BSPI_REGISTERS_FLEX_MODE_ENABLE_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_QSPI_BSPI_REGISTERS_FLEX_MODE_ENABLE_BCM88375_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021028,
        0,
        2,
        soc_QSPI_BSPI_REGISTERS_FLEX_MODE_ENABLE_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_QSPI_BSPI_REGISTERS_FLEX_MODE_ENABLE_BCM88470_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021028,
        0,
        2,
        soc_QSPI_BSPI_REGISTERS_FLEX_MODE_ENABLE_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_QSPI_BSPI_REGISTERS_FLEX_MODE_ENABLE_BCM88470_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021028,
        0,
        2,
        soc_QSPI_BSPI_REGISTERS_FLEX_MODE_ENABLE_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_QSPI_BSPI_REGISTERS_FLEX_MODE_ENABLE_BCM88675_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021028,
        0,
        2,
        soc_QSPI_BSPI_REGISTERS_FLEX_MODE_ENABLE_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_QSPI_BSPI_REGISTERS_FLEX_MODE_ENABLE_BCM88680_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021028,
        0,
        2,
        soc_QSPI_BSPI_REGISTERS_FLEX_MODE_ENABLE_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_QSPI_BSPI_REGISTERS_FLEX_MODE_ENABLE_BCM88690_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021028,
        0,
        2,
        soc_QSPI_BSPI_REGISTERS_FLEX_MODE_ENABLE_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_QSPI_BSPI_REGISTERS_FLEX_MODE_ENABLE_BCM88790_A0r */
        soc_block_list[1],
        soc_cpureg,
        1,
        0x18021028,
        0,
        2,
        soc_QSPI_BSPI_REGISTERS_FLEX_MODE_ENABLE_BCM88790_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_QSPI_BSPI_REGISTERS_INTR_STATUSr */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021010,
        SOC_REG_FLAG_RO,
        3,
        soc_QSPI_BSPI_REGISTERS_INTR_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53570_A0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_QSPI_BSPI_REGISTERS_INTR_STATUS_BCM53400_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18047010,
        SOC_REG_FLAG_RO,
        3,
        soc_CMICM_BSPI_INTR_STATUS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_QSPI_BSPI_REGISTERS_INTR_STATUS_BCM56450_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18027010,
        SOC_REG_FLAG_RO,
        3,
        soc_CMICM_BSPI_INTR_STATUS_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0) || defined(BCM_56560_A0) || \
    defined(BCM_56560_B0) || defined(BCM_56960_A0) || \
    defined(BCM_56965_A0) || defined(BCM_56970_A0)
    { /* SOC_REG_INT_QSPI_BSPI_REGISTERS_INTR_STATUS_BCM56960_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021010,
        SOC_REG_FLAG_RO,
        3,
        soc_CMICM_BSPI_INTR_STATUS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_QSPI_BSPI_REGISTERS_INTR_STATUS_BCM88270_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021010,
        SOC_REG_FLAG_RO,
        3,
        soc_QSPI_BSPI_REGISTERS_INTR_STATUS_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_QSPI_BSPI_REGISTERS_INTR_STATUS_BCM88375_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021010,
        SOC_REG_FLAG_RO,
        3,
        soc_QSPI_BSPI_REGISTERS_INTR_STATUS_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_QSPI_BSPI_REGISTERS_INTR_STATUS_BCM88375_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021010,
        SOC_REG_FLAG_RO,
        3,
        soc_QSPI_BSPI_REGISTERS_INTR_STATUS_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_QSPI_BSPI_REGISTERS_INTR_STATUS_BCM88470_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021010,
        SOC_REG_FLAG_RO,
        3,
        soc_QSPI_BSPI_REGISTERS_INTR_STATUS_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_QSPI_BSPI_REGISTERS_INTR_STATUS_BCM88470_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021010,
        SOC_REG_FLAG_RO,
        3,
        soc_QSPI_BSPI_REGISTERS_INTR_STATUS_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_QSPI_BSPI_REGISTERS_INTR_STATUS_BCM88675_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021010,
        SOC_REG_FLAG_RO,
        3,
        soc_QSPI_BSPI_REGISTERS_INTR_STATUS_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_QSPI_BSPI_REGISTERS_INTR_STATUS_BCM88680_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021010,
        SOC_REG_FLAG_RO,
        3,
        soc_QSPI_BSPI_REGISTERS_INTR_STATUS_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_QSPI_BSPI_REGISTERS_INTR_STATUS_BCM88690_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021010,
        SOC_REG_FLAG_RO,
        3,
        soc_QSPI_BSPI_REGISTERS_INTR_STATUS_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_QSPI_BSPI_REGISTERS_INTR_STATUS_BCM88790_A0r */
        soc_block_list[1],
        soc_cpureg,
        1,
        0x18021010,
        SOC_REG_FLAG_RO,
        3,
        soc_CMICM_BSPI_INTR_STATUS_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_QSPI_BSPI_REGISTERS_MAST_N_BOOT_CTRLr */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021008,
        0,
        2,
        soc_QSPI_BSPI_REGISTERS_MAST_N_BOOT_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53570_A0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_QSPI_BSPI_REGISTERS_MAST_N_BOOT_CTRL_BCM53400_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18047008,
        0,
        2,
        soc_CMICM_BSPI_MAST_N_BOOT_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_QSPI_BSPI_REGISTERS_MAST_N_BOOT_CTRL_BCM56450_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18027008,
        0,
        2,
        soc_CMICM_BSPI_MAST_N_BOOT_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0) || defined(BCM_56560_A0) || \
    defined(BCM_56560_B0) || defined(BCM_56960_A0) || \
    defined(BCM_56965_A0) || defined(BCM_56970_A0)
    { /* SOC_REG_INT_QSPI_BSPI_REGISTERS_MAST_N_BOOT_CTRL_BCM56960_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021008,
        0,
        2,
        soc_CMICM_BSPI_MAST_N_BOOT_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_QSPI_BSPI_REGISTERS_MAST_N_BOOT_CTRL_BCM88270_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021008,
        0,
        2,
        soc_QSPI_BSPI_REGISTERS_MAST_N_BOOT_CTRL_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_QSPI_BSPI_REGISTERS_MAST_N_BOOT_CTRL_BCM88375_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021008,
        0,
        2,
        soc_QSPI_BSPI_REGISTERS_MAST_N_BOOT_CTRL_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_QSPI_BSPI_REGISTERS_MAST_N_BOOT_CTRL_BCM88375_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021008,
        0,
        2,
        soc_QSPI_BSPI_REGISTERS_MAST_N_BOOT_CTRL_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_QSPI_BSPI_REGISTERS_MAST_N_BOOT_CTRL_BCM88470_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021008,
        0,
        2,
        soc_QSPI_BSPI_REGISTERS_MAST_N_BOOT_CTRL_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_QSPI_BSPI_REGISTERS_MAST_N_BOOT_CTRL_BCM88470_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021008,
        0,
        2,
        soc_QSPI_BSPI_REGISTERS_MAST_N_BOOT_CTRL_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_QSPI_BSPI_REGISTERS_MAST_N_BOOT_CTRL_BCM88675_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021008,
        0,
        2,
        soc_QSPI_BSPI_REGISTERS_MAST_N_BOOT_CTRL_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_QSPI_BSPI_REGISTERS_MAST_N_BOOT_CTRL_BCM88680_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021008,
        0,
        2,
        soc_QSPI_BSPI_REGISTERS_MAST_N_BOOT_CTRL_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_QSPI_BSPI_REGISTERS_MAST_N_BOOT_CTRL_BCM88690_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021008,
        0,
        2,
        soc_QSPI_BSPI_REGISTERS_MAST_N_BOOT_CTRL_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_QSPI_BSPI_REGISTERS_MAST_N_BOOT_CTRL_BCM88790_A0r */
        soc_block_list[1],
        soc_cpureg,
        1,
        0x18021008,
        0,
        2,
        soc_CMICM_BSPI_MAST_N_BOOT_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_QSPI_BSPI_REGISTERS_REVISION_IDr */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021000,
        SOC_REG_FLAG_RO,
        3,
        soc_QSPI_BSPI_REGISTERS_REVISION_IDr_fields,
        SOC_RESET_VAL_DEC(0x00000401, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53570_A0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_QSPI_BSPI_REGISTERS_REVISION_ID_BCM53400_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18047000,
        SOC_REG_FLAG_RO,
        3,
        soc_QSPI_BSPI_REGISTERS_REVISION_ID_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000401, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_QSPI_BSPI_REGISTERS_REVISION_ID_BCM56450_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18027000,
        SOC_REG_FLAG_RO,
        3,
        soc_QSPI_BSPI_REGISTERS_REVISION_ID_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000401, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0) || defined(BCM_56560_A0) || \
    defined(BCM_56560_B0) || defined(BCM_56960_A0) || \
    defined(BCM_56965_A0) || defined(BCM_56970_A0)
    { /* SOC_REG_INT_QSPI_BSPI_REGISTERS_REVISION_ID_BCM56960_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021000,
        SOC_REG_FLAG_RO,
        3,
        soc_QSPI_BSPI_REGISTERS_REVISION_ID_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000401, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_QSPI_BSPI_REGISTERS_REVISION_ID_BCM88270_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021000,
        SOC_REG_FLAG_RO,
        3,
        soc_QSPI_BSPI_REGISTERS_REVISION_ID_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000401, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_QSPI_BSPI_REGISTERS_REVISION_ID_BCM88375_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021000,
        SOC_REG_FLAG_RO,
        3,
        soc_QSPI_BSPI_REGISTERS_REVISION_ID_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000401, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_QSPI_BSPI_REGISTERS_REVISION_ID_BCM88375_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021000,
        SOC_REG_FLAG_RO,
        3,
        soc_QSPI_BSPI_REGISTERS_REVISION_ID_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000401, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_QSPI_BSPI_REGISTERS_REVISION_ID_BCM88470_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021000,
        SOC_REG_FLAG_RO,
        3,
        soc_QSPI_BSPI_REGISTERS_REVISION_ID_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000401, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_QSPI_BSPI_REGISTERS_REVISION_ID_BCM88470_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021000,
        SOC_REG_FLAG_RO,
        3,
        soc_QSPI_BSPI_REGISTERS_REVISION_ID_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000401, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_QSPI_BSPI_REGISTERS_REVISION_ID_BCM88675_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021000,
        SOC_REG_FLAG_RO,
        3,
        soc_QSPI_BSPI_REGISTERS_REVISION_ID_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000401, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_QSPI_BSPI_REGISTERS_REVISION_ID_BCM88680_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021000,
        SOC_REG_FLAG_RO,
        3,
        soc_QSPI_BSPI_REGISTERS_REVISION_ID_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000401, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_QSPI_BSPI_REGISTERS_REVISION_ID_BCM88690_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021000,
        SOC_REG_FLAG_RO,
        3,
        soc_QSPI_BSPI_REGISTERS_REVISION_ID_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000401, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_QSPI_BSPI_REGISTERS_REVISION_ID_BCM88790_A0r */
        soc_block_list[1],
        soc_cpureg,
        1,
        0x18021000,
        SOC_REG_FLAG_RO,
        3,
        soc_QSPI_BSPI_REGISTERS_REVISION_ID_BCM88790_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000401, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_QSPI_BSPI_REGISTERS_SCRATCHr */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021004,
        0,
        1,
        soc_QSPI_BSPI_REGISTERS_SCRATCHr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53570_A0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_QSPI_BSPI_REGISTERS_SCRATCH_BCM53400_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18047004,
        0,
        1,
        soc_QSPI_BSPI_REGISTERS_SCRATCH_BCM88790_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_QSPI_BSPI_REGISTERS_SCRATCH_BCM56450_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18027004,
        0,
        1,
        soc_QSPI_BSPI_REGISTERS_SCRATCH_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0) || defined(BCM_56560_A0) || \
    defined(BCM_56560_B0) || defined(BCM_56960_A0) || \
    defined(BCM_56965_A0) || defined(BCM_56970_A0)
    { /* SOC_REG_INT_QSPI_BSPI_REGISTERS_SCRATCH_BCM56960_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021004,
        0,
        1,
        soc_QSPI_BSPI_REGISTERS_SCRATCH_BCM88790_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_QSPI_BSPI_REGISTERS_SCRATCH_BCM88270_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021004,
        0,
        1,
        soc_QSPI_BSPI_REGISTERS_SCRATCH_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_QSPI_BSPI_REGISTERS_SCRATCH_BCM88375_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021004,
        0,
        1,
        soc_QSPI_BSPI_REGISTERS_SCRATCH_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_QSPI_BSPI_REGISTERS_SCRATCH_BCM88375_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021004,
        0,
        1,
        soc_QSPI_BSPI_REGISTERS_SCRATCH_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_QSPI_BSPI_REGISTERS_SCRATCH_BCM88470_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021004,
        0,
        1,
        soc_QSPI_BSPI_REGISTERS_SCRATCH_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_QSPI_BSPI_REGISTERS_SCRATCH_BCM88470_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021004,
        0,
        1,
        soc_QSPI_BSPI_REGISTERS_SCRATCH_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_QSPI_BSPI_REGISTERS_SCRATCH_BCM88675_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021004,
        0,
        1,
        soc_QSPI_BSPI_REGISTERS_SCRATCH_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_QSPI_BSPI_REGISTERS_SCRATCH_BCM88680_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021004,
        0,
        1,
        soc_QSPI_BSPI_REGISTERS_SCRATCH_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_QSPI_BSPI_REGISTERS_SCRATCH_BCM88690_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021004,
        0,
        1,
        soc_QSPI_BSPI_REGISTERS_SCRATCH_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_QSPI_BSPI_REGISTERS_SCRATCH_BCM88790_A0r */
        soc_block_list[1],
        soc_cpureg,
        1,
        0x18021004,
        0,
        1,
        soc_QSPI_BSPI_REGISTERS_SCRATCH_BCM88790_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_QSPI_BSPI_REGISTERS_STRAP_OVERRIDE_CTRLr */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021024,
        0,
        6,
        soc_QSPI_BSPI_REGISTERS_STRAP_OVERRIDE_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53570_A0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_QSPI_BSPI_REGISTERS_STRAP_OVERRIDE_CTRL_BCM53400_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18047024,
        0,
        6,
        soc_QSPI_BSPI_REGISTERS_STRAP_OVERRIDE_CTRL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_QSPI_BSPI_REGISTERS_STRAP_OVERRIDE_CTRL_BCM56450_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18027024,
        0,
        6,
        soc_QSPI_BSPI_REGISTERS_STRAP_OVERRIDE_CTRL_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0) || defined(BCM_56560_A0) || \
    defined(BCM_56560_B0) || defined(BCM_56960_A0) || \
    defined(BCM_56965_A0) || defined(BCM_56970_A0)
    { /* SOC_REG_INT_QSPI_BSPI_REGISTERS_STRAP_OVERRIDE_CTRL_BCM56960_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021024,
        0,
        6,
        soc_QSPI_BSPI_REGISTERS_STRAP_OVERRIDE_CTRL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_QSPI_BSPI_REGISTERS_STRAP_OVERRIDE_CTRL_BCM88270_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021024,
        0,
        6,
        soc_QSPI_BSPI_REGISTERS_STRAP_OVERRIDE_CTRL_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_QSPI_BSPI_REGISTERS_STRAP_OVERRIDE_CTRL_BCM88375_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021024,
        0,
        6,
        soc_QSPI_BSPI_REGISTERS_STRAP_OVERRIDE_CTRL_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_QSPI_BSPI_REGISTERS_STRAP_OVERRIDE_CTRL_BCM88375_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021024,
        0,
        6,
        soc_QSPI_BSPI_REGISTERS_STRAP_OVERRIDE_CTRL_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_QSPI_BSPI_REGISTERS_STRAP_OVERRIDE_CTRL_BCM88470_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021024,
        0,
        6,
        soc_QSPI_BSPI_REGISTERS_STRAP_OVERRIDE_CTRL_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_QSPI_BSPI_REGISTERS_STRAP_OVERRIDE_CTRL_BCM88470_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021024,
        0,
        6,
        soc_QSPI_BSPI_REGISTERS_STRAP_OVERRIDE_CTRL_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_QSPI_BSPI_REGISTERS_STRAP_OVERRIDE_CTRL_BCM88675_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021024,
        0,
        6,
        soc_QSPI_BSPI_REGISTERS_STRAP_OVERRIDE_CTRL_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_QSPI_BSPI_REGISTERS_STRAP_OVERRIDE_CTRL_BCM88680_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021024,
        0,
        6,
        soc_QSPI_BSPI_REGISTERS_STRAP_OVERRIDE_CTRL_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_QSPI_BSPI_REGISTERS_STRAP_OVERRIDE_CTRL_BCM88690_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021024,
        0,
        6,
        soc_QSPI_BSPI_REGISTERS_STRAP_OVERRIDE_CTRL_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_QSPI_BSPI_REGISTERS_STRAP_OVERRIDE_CTRL_BCM88790_A0r */
        soc_block_list[1],
        soc_cpureg,
        1,
        0x18021024,
        0,
        7,
        soc_QSPI_BSPI_REGISTERS_STRAP_OVERRIDE_CTRL_BCM88790_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_QSPI_IDM_IDM_ERROR_LOG_ADDR_LSBr */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x1811590c,
        SOC_REG_FLAG_RO,
        1,
        soc_QSPI_IDM_IDM_ERROR_LOG_ADDR_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53570_A0) || \
    defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_QSPI_IDM_IDM_ERROR_LOG_ADDR_LSB_BCM53400_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0xf810690c,
        SOC_REG_FLAG_RO,
        1,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_ADDR_LSB_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_QSPI_IDM_IDM_ERROR_LOG_ADDR_LSB_BCM56160_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x1811f90c,
        SOC_REG_FLAG_RO,
        1,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_ADDR_LSB_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_QSPI_IDM_IDM_ERROR_LOG_ADDR_LSB_BCM56450_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x1811c90c,
        SOC_REG_FLAG_RO,
        1,
        soc_CMIC_CMC0_CCM_DMA_CUR_HOST0_ADDR_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0) || defined(BCM_56560_A0) || \
    defined(BCM_56560_B0) || defined(BCM_56960_A0) || \
    defined(BCM_56965_A0) || defined(BCM_56970_A0)
    { /* SOC_REG_INT_QSPI_IDM_IDM_ERROR_LOG_ADDR_LSB_BCM56960_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x1811590c,
        SOC_REG_FLAG_RO,
        1,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_ADDR_LSB_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_QSPI_IDM_IDM_ERROR_LOG_ADDR_LSB_BCM88270_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x1811590c,
        SOC_REG_FLAG_RO,
        1,
        soc_QSPI_IDM_IDM_ERROR_LOG_ADDR_LSB_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_QSPI_IDM_IDM_ERROR_LOG_ADDR_LSB_BCM88375_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x1811590c,
        SOC_REG_FLAG_RO,
        1,
        soc_QSPI_IDM_IDM_ERROR_LOG_ADDR_LSB_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_QSPI_IDM_IDM_ERROR_LOG_ADDR_LSB_BCM88375_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x1811590c,
        SOC_REG_FLAG_RO,
        1,
        soc_QSPI_IDM_IDM_ERROR_LOG_ADDR_LSB_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_QSPI_IDM_IDM_ERROR_LOG_ADDR_LSB_BCM88470_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x1811590c,
        SOC_REG_FLAG_RO,
        1,
        soc_QSPI_IDM_IDM_ERROR_LOG_ADDR_LSB_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_QSPI_IDM_IDM_ERROR_LOG_ADDR_LSB_BCM88470_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x1811590c,
        SOC_REG_FLAG_RO,
        1,
        soc_QSPI_IDM_IDM_ERROR_LOG_ADDR_LSB_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_QSPI_IDM_IDM_ERROR_LOG_ADDR_LSB_BCM88675_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x1811590c,
        SOC_REG_FLAG_RO,
        1,
        soc_QSPI_IDM_IDM_ERROR_LOG_ADDR_LSB_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_QSPI_IDM_IDM_ERROR_LOG_ADDR_LSB_BCM88680_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x1811590c,
        SOC_REG_FLAG_RO,
        1,
        soc_QSPI_IDM_IDM_ERROR_LOG_ADDR_LSB_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_QSPI_IDM_IDM_ERROR_LOG_ADDR_LSB_BCM88690_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x1811590c,
        SOC_REG_FLAG_RO,
        1,
        soc_QSPI_IDM_IDM_ERROR_LOG_ADDR_LSB_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_QSPI_IDM_IDM_ERROR_LOG_ADDR_LSB_BCM88790_A0r */
        soc_block_list[1],
        soc_cpureg,
        1,
        0x1811590c,
        SOC_REG_FLAG_RO,
        1,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_ADDR_LSB_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_QSPI_IDM_IDM_ERROR_LOG_COMPLETEr */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18115904,
        SOC_REG_FLAG_RO,
        3,
        soc_QSPI_IDM_IDM_ERROR_LOG_COMPLETEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53570_A0) || \
    defined(BCM_56260_A0)
    { /* SOC_REG_INT_QSPI_IDM_IDM_ERROR_LOG_COMPLETE_BCM53400_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0xf8106904,
        SOC_REG_FLAG_RO,
        3,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_COMPLETE_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_QSPI_IDM_IDM_ERROR_LOG_COMPLETE_BCM56160_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x1811f904,
        SOC_REG_FLAG_RO,
        3,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_COMPLETE_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_REG_INT_QSPI_IDM_IDM_ERROR_LOG_COMPLETE_BCM56260_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0xf8106904,
        0,
        3,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_COMPLETE_BCM56260_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_QSPI_IDM_IDM_ERROR_LOG_COMPLETE_BCM56450_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x1811c904,
        SOC_REG_FLAG_RO,
        3,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_COMPLETE_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0) || defined(BCM_56560_A0) || \
    defined(BCM_56560_B0) || defined(BCM_56960_A0) || \
    defined(BCM_56965_A0) || defined(BCM_56970_A0)
    { /* SOC_REG_INT_QSPI_IDM_IDM_ERROR_LOG_COMPLETE_BCM56960_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18115904,
        SOC_REG_FLAG_RO,
        3,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_COMPLETE_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_QSPI_IDM_IDM_ERROR_LOG_COMPLETE_BCM88270_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18115904,
        SOC_REG_FLAG_RO,
        3,
        soc_QSPI_IDM_IDM_ERROR_LOG_COMPLETE_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_QSPI_IDM_IDM_ERROR_LOG_COMPLETE_BCM88375_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18115904,
        SOC_REG_FLAG_RO,
        3,
        soc_QSPI_IDM_IDM_ERROR_LOG_COMPLETE_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_QSPI_IDM_IDM_ERROR_LOG_COMPLETE_BCM88375_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18115904,
        SOC_REG_FLAG_RO,
        3,
        soc_QSPI_IDM_IDM_ERROR_LOG_COMPLETE_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_QSPI_IDM_IDM_ERROR_LOG_COMPLETE_BCM88470_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18115904,
        SOC_REG_FLAG_RO,
        3,
        soc_QSPI_IDM_IDM_ERROR_LOG_COMPLETE_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_QSPI_IDM_IDM_ERROR_LOG_COMPLETE_BCM88470_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18115904,
        SOC_REG_FLAG_RO,
        3,
        soc_QSPI_IDM_IDM_ERROR_LOG_COMPLETE_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_QSPI_IDM_IDM_ERROR_LOG_COMPLETE_BCM88675_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18115904,
        SOC_REG_FLAG_RO,
        3,
        soc_QSPI_IDM_IDM_ERROR_LOG_COMPLETE_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_QSPI_IDM_IDM_ERROR_LOG_COMPLETE_BCM88680_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18115904,
        SOC_REG_FLAG_RO,
        3,
        soc_QSPI_IDM_IDM_ERROR_LOG_COMPLETE_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_QSPI_IDM_IDM_ERROR_LOG_COMPLETE_BCM88690_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18115904,
        SOC_REG_FLAG_RO,
        3,
        soc_QSPI_IDM_IDM_ERROR_LOG_COMPLETE_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_QSPI_IDM_IDM_ERROR_LOG_COMPLETE_BCM88790_A0r */
        soc_block_list[1],
        soc_cpureg,
        1,
        0x18115904,
        SOC_REG_FLAG_RO,
        3,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_COMPLETE_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_QSPI_IDM_IDM_ERROR_LOG_CONTROLr */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18115900,
        0,
        7,
        soc_QSPI_IDM_IDM_ERROR_LOG_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000040, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53570_A0) || \
    defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_QSPI_IDM_IDM_ERROR_LOG_CONTROL_BCM53400_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0xf8106900,
        0,
        7,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_CONTROL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000040, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_QSPI_IDM_IDM_ERROR_LOG_CONTROL_BCM56160_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x1811f900,
        0,
        7,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_CONTROL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000040, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_QSPI_IDM_IDM_ERROR_LOG_CONTROL_BCM56450_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x1811c900,
        0,
        7,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_CONTROL_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000040, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0) || defined(BCM_56560_A0) || \
    defined(BCM_56560_B0) || defined(BCM_56960_A0) || \
    defined(BCM_56965_A0) || defined(BCM_56970_A0)
    { /* SOC_REG_INT_QSPI_IDM_IDM_ERROR_LOG_CONTROL_BCM56960_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18115900,
        0,
        7,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_CONTROL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000040, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_QSPI_IDM_IDM_ERROR_LOG_CONTROL_BCM88270_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18115900,
        0,
        7,
        soc_QSPI_IDM_IDM_ERROR_LOG_CONTROL_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000040, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_QSPI_IDM_IDM_ERROR_LOG_CONTROL_BCM88375_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18115900,
        0,
        7,
        soc_QSPI_IDM_IDM_ERROR_LOG_CONTROL_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000040, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_QSPI_IDM_IDM_ERROR_LOG_CONTROL_BCM88375_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18115900,
        0,
        7,
        soc_QSPI_IDM_IDM_ERROR_LOG_CONTROL_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000040, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_QSPI_IDM_IDM_ERROR_LOG_CONTROL_BCM88470_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18115900,
        0,
        7,
        soc_QSPI_IDM_IDM_ERROR_LOG_CONTROL_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000040, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_QSPI_IDM_IDM_ERROR_LOG_CONTROL_BCM88470_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18115900,
        0,
        7,
        soc_QSPI_IDM_IDM_ERROR_LOG_CONTROL_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000040, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_QSPI_IDM_IDM_ERROR_LOG_CONTROL_BCM88675_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18115900,
        0,
        7,
        soc_QSPI_IDM_IDM_ERROR_LOG_CONTROL_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000040, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_QSPI_IDM_IDM_ERROR_LOG_CONTROL_BCM88680_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18115900,
        0,
        7,
        soc_QSPI_IDM_IDM_ERROR_LOG_CONTROL_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000040, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_QSPI_IDM_IDM_ERROR_LOG_CONTROL_BCM88690_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18115900,
        0,
        7,
        soc_QSPI_IDM_IDM_ERROR_LOG_CONTROL_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000040, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_QSPI_IDM_IDM_ERROR_LOG_CONTROL_BCM88790_A0r */
        soc_block_list[1],
        soc_cpureg,
        1,
        0x18115900,
        0,
        7,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_CONTROL_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000040, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_QSPI_IDM_IDM_ERROR_LOG_FLAGSr */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x1811591c,
        SOC_REG_FLAG_RO,
        11,
        soc_QSPI_IDM_IDM_ERROR_LOG_FLAGSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53570_A0) || \
    defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_QSPI_IDM_IDM_ERROR_LOG_FLAGS_BCM53400_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0xf810691c,
        SOC_REG_FLAG_RO,
        11,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_FLAGS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_QSPI_IDM_IDM_ERROR_LOG_FLAGS_BCM56160_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x1811f91c,
        SOC_REG_FLAG_RO,
        11,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_FLAGS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_QSPI_IDM_IDM_ERROR_LOG_FLAGS_BCM56450_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x1811c91c,
        SOC_REG_FLAG_RO,
        11,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_FLAGS_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0) || defined(BCM_56560_A0) || \
    defined(BCM_56560_B0) || defined(BCM_56960_A0) || \
    defined(BCM_56965_A0) || defined(BCM_56970_A0)
    { /* SOC_REG_INT_QSPI_IDM_IDM_ERROR_LOG_FLAGS_BCM56960_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x1811591c,
        SOC_REG_FLAG_RO,
        11,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_FLAGS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_QSPI_IDM_IDM_ERROR_LOG_FLAGS_BCM88270_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x1811591c,
        SOC_REG_FLAG_RO,
        11,
        soc_QSPI_IDM_IDM_ERROR_LOG_FLAGS_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_QSPI_IDM_IDM_ERROR_LOG_FLAGS_BCM88375_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x1811591c,
        SOC_REG_FLAG_RO,
        11,
        soc_QSPI_IDM_IDM_ERROR_LOG_FLAGS_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_QSPI_IDM_IDM_ERROR_LOG_FLAGS_BCM88375_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x1811591c,
        SOC_REG_FLAG_RO,
        11,
        soc_QSPI_IDM_IDM_ERROR_LOG_FLAGS_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_QSPI_IDM_IDM_ERROR_LOG_FLAGS_BCM88470_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x1811591c,
        SOC_REG_FLAG_RO,
        11,
        soc_QSPI_IDM_IDM_ERROR_LOG_FLAGS_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_QSPI_IDM_IDM_ERROR_LOG_FLAGS_BCM88470_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x1811591c,
        SOC_REG_FLAG_RO,
        11,
        soc_QSPI_IDM_IDM_ERROR_LOG_FLAGS_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_QSPI_IDM_IDM_ERROR_LOG_FLAGS_BCM88675_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x1811591c,
        SOC_REG_FLAG_RO,
        11,
        soc_QSPI_IDM_IDM_ERROR_LOG_FLAGS_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_QSPI_IDM_IDM_ERROR_LOG_FLAGS_BCM88680_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x1811591c,
        SOC_REG_FLAG_RO,
        11,
        soc_QSPI_IDM_IDM_ERROR_LOG_FLAGS_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_QSPI_IDM_IDM_ERROR_LOG_FLAGS_BCM88690_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x1811591c,
        SOC_REG_FLAG_RO,
        11,
        soc_QSPI_IDM_IDM_ERROR_LOG_FLAGS_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_QSPI_IDM_IDM_ERROR_LOG_FLAGS_BCM88790_A0r */
        soc_block_list[1],
        soc_cpureg,
        1,
        0x1811591c,
        SOC_REG_FLAG_RO,
        11,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_FLAGS_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_QSPI_IDM_IDM_ERROR_LOG_IDr */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18115914,
        SOC_REG_FLAG_RO,
        2,
        soc_QSPI_IDM_IDM_ERROR_LOG_IDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53570_A0) || \
    defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_QSPI_IDM_IDM_ERROR_LOG_ID_BCM53400_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0xf8106914,
        SOC_REG_FLAG_RO,
        2,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_ID_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_QSPI_IDM_IDM_ERROR_LOG_ID_BCM56160_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x1811f914,
        SOC_REG_FLAG_RO,
        2,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_ID_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_QSPI_IDM_IDM_ERROR_LOG_ID_BCM56450_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x1811c914,
        SOC_REG_FLAG_RO,
        2,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_ID_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0) || defined(BCM_56560_A0) || \
    defined(BCM_56560_B0) || defined(BCM_56960_A0) || \
    defined(BCM_56965_A0) || defined(BCM_56970_A0)
    { /* SOC_REG_INT_QSPI_IDM_IDM_ERROR_LOG_ID_BCM56960_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18115914,
        SOC_REG_FLAG_RO,
        2,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_ID_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_QSPI_IDM_IDM_ERROR_LOG_ID_BCM88270_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18115914,
        SOC_REG_FLAG_RO,
        2,
        soc_QSPI_IDM_IDM_ERROR_LOG_ID_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_QSPI_IDM_IDM_ERROR_LOG_ID_BCM88375_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18115914,
        SOC_REG_FLAG_RO,
        2,
        soc_QSPI_IDM_IDM_ERROR_LOG_ID_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_QSPI_IDM_IDM_ERROR_LOG_ID_BCM88375_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18115914,
        SOC_REG_FLAG_RO,
        2,
        soc_QSPI_IDM_IDM_ERROR_LOG_ID_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_QSPI_IDM_IDM_ERROR_LOG_ID_BCM88470_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18115914,
        SOC_REG_FLAG_RO,
        2,
        soc_QSPI_IDM_IDM_ERROR_LOG_ID_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_QSPI_IDM_IDM_ERROR_LOG_ID_BCM88470_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18115914,
        SOC_REG_FLAG_RO,
        2,
        soc_QSPI_IDM_IDM_ERROR_LOG_ID_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_QSPI_IDM_IDM_ERROR_LOG_ID_BCM88675_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18115914,
        SOC_REG_FLAG_RO,
        2,
        soc_QSPI_IDM_IDM_ERROR_LOG_ID_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_QSPI_IDM_IDM_ERROR_LOG_ID_BCM88680_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18115914,
        SOC_REG_FLAG_RO,
        2,
        soc_QSPI_IDM_IDM_ERROR_LOG_ID_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_QSPI_IDM_IDM_ERROR_LOG_ID_BCM88690_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18115914,
        SOC_REG_FLAG_RO,
        2,
        soc_QSPI_IDM_IDM_ERROR_LOG_ID_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_QSPI_IDM_IDM_ERROR_LOG_ID_BCM88790_A0r */
        soc_block_list[1],
        soc_cpureg,
        1,
        0x18115914,
        SOC_REG_FLAG_RO,
        2,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_ID_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_QSPI_IDM_IDM_ERROR_LOG_STATUSr */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18115908,
        SOC_REG_FLAG_RO,
        3,
        soc_QSPI_IDM_IDM_ERROR_LOG_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53570_A0) || \
    defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_QSPI_IDM_IDM_ERROR_LOG_STATUS_BCM53400_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0xf8106908,
        SOC_REG_FLAG_RO,
        3,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_STATUS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_QSPI_IDM_IDM_ERROR_LOG_STATUS_BCM56160_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x1811f908,
        SOC_REG_FLAG_RO,
        3,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_STATUS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_QSPI_IDM_IDM_ERROR_LOG_STATUS_BCM56450_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x1811c908,
        SOC_REG_FLAG_RO,
        3,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_STATUS_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0) || defined(BCM_56560_A0) || \
    defined(BCM_56560_B0) || defined(BCM_56960_A0) || \
    defined(BCM_56965_A0) || defined(BCM_56970_A0)
    { /* SOC_REG_INT_QSPI_IDM_IDM_ERROR_LOG_STATUS_BCM56960_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18115908,
        SOC_REG_FLAG_RO,
        3,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_STATUS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_QSPI_IDM_IDM_ERROR_LOG_STATUS_BCM88270_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18115908,
        SOC_REG_FLAG_RO,
        3,
        soc_QSPI_IDM_IDM_ERROR_LOG_STATUS_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_QSPI_IDM_IDM_ERROR_LOG_STATUS_BCM88375_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18115908,
        SOC_REG_FLAG_RO,
        3,
        soc_QSPI_IDM_IDM_ERROR_LOG_STATUS_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_QSPI_IDM_IDM_ERROR_LOG_STATUS_BCM88375_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18115908,
        SOC_REG_FLAG_RO,
        3,
        soc_QSPI_IDM_IDM_ERROR_LOG_STATUS_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_QSPI_IDM_IDM_ERROR_LOG_STATUS_BCM88470_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18115908,
        SOC_REG_FLAG_RO,
        3,
        soc_QSPI_IDM_IDM_ERROR_LOG_STATUS_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_QSPI_IDM_IDM_ERROR_LOG_STATUS_BCM88470_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18115908,
        SOC_REG_FLAG_RO,
        3,
        soc_QSPI_IDM_IDM_ERROR_LOG_STATUS_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_QSPI_IDM_IDM_ERROR_LOG_STATUS_BCM88675_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18115908,
        SOC_REG_FLAG_RO,
        3,
        soc_QSPI_IDM_IDM_ERROR_LOG_STATUS_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_QSPI_IDM_IDM_ERROR_LOG_STATUS_BCM88680_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18115908,
        SOC_REG_FLAG_RO,
        3,
        soc_QSPI_IDM_IDM_ERROR_LOG_STATUS_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_QSPI_IDM_IDM_ERROR_LOG_STATUS_BCM88690_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18115908,
        SOC_REG_FLAG_RO,
        3,
        soc_QSPI_IDM_IDM_ERROR_LOG_STATUS_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_QSPI_IDM_IDM_ERROR_LOG_STATUS_BCM88790_A0r */
        soc_block_list[1],
        soc_cpureg,
        1,
        0x18115908,
        SOC_REG_FLAG_RO,
        3,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_STATUS_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_QSPI_IDM_IDM_INTERRUPT_STATUSr */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18115a00,
        SOC_REG_FLAG_RO,
        3,
        soc_QSPI_IDM_IDM_INTERRUPT_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53570_A0) || \
    defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_QSPI_IDM_IDM_INTERRUPT_STATUS_BCM53400_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0xf8106a00,
        SOC_REG_FLAG_RO,
        3,
        soc_A9JTAG_M0_IDM_IDM_INTERRUPT_STATUS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_QSPI_IDM_IDM_INTERRUPT_STATUS_BCM56450_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x1811ca00,
        SOC_REG_FLAG_RO,
        3,
        soc_A9JTAG_M0_IDM_IDM_INTERRUPT_STATUS_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_QSPI_IDM_IDM_INTERRUPT_STATUS_BCM88270_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18115a00,
        SOC_REG_FLAG_RO,
        3,
        soc_QSPI_IDM_IDM_INTERRUPT_STATUS_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_QSPI_IDM_IDM_INTERRUPT_STATUS_BCM88375_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18115a00,
        SOC_REG_FLAG_RO,
        3,
        soc_QSPI_IDM_IDM_INTERRUPT_STATUS_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_QSPI_IDM_IDM_INTERRUPT_STATUS_BCM88375_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18115a00,
        SOC_REG_FLAG_RO,
        3,
        soc_QSPI_IDM_IDM_INTERRUPT_STATUS_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_QSPI_IDM_IDM_INTERRUPT_STATUS_BCM88470_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18115a00,
        SOC_REG_FLAG_RO,
        3,
        soc_QSPI_IDM_IDM_INTERRUPT_STATUS_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_QSPI_IDM_IDM_INTERRUPT_STATUS_BCM88470_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18115a00,
        SOC_REG_FLAG_RO,
        3,
        soc_QSPI_IDM_IDM_INTERRUPT_STATUS_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_QSPI_IDM_IDM_INTERRUPT_STATUS_BCM88675_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18115a00,
        SOC_REG_FLAG_RO,
        3,
        soc_QSPI_IDM_IDM_INTERRUPT_STATUS_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_QSPI_IDM_IDM_INTERRUPT_STATUS_BCM88680_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18115a00,
        SOC_REG_FLAG_RO,
        3,
        soc_QSPI_IDM_IDM_INTERRUPT_STATUS_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_QSPI_IDM_IDM_INTERRUPT_STATUS_BCM88690_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18115a00,
        SOC_REG_FLAG_RO,
        3,
        soc_QSPI_IDM_IDM_INTERRUPT_STATUS_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_QSPI_IDM_IDM_INTERRUPT_STATUS_BCM88790_A0r */
        soc_block_list[1],
        soc_cpureg,
        1,
        0x18115a00,
        SOC_REG_FLAG_RO,
        3,
        soc_A9JTAG_M0_IDM_IDM_INTERRUPT_STATUS_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_QSPI_IDM_IDM_IO_CONTROL_DIRECTr */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18115408,
        0,
        11,
        soc_QSPI_IDM_IDM_IO_CONTROL_DIRECTr_fields,
        SOC_RESET_VAL_DEC(0x000001fd, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ff07fd, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53570_A0) || \
    defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_QSPI_IDM_IDM_IO_CONTROL_DIRECT_BCM53400_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0xf8106408,
        0,
        11,
        soc_QSPI_IDM_IDM_IO_CONTROL_DIRECT_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x000001fd, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ff07fd, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_QSPI_IDM_IDM_IO_CONTROL_DIRECT_BCM56160_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x1811f408,
        0,
        11,
        soc_QSPI_IDM_IDM_IO_CONTROL_DIRECT_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x000001fd, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ff07fd, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_QSPI_IDM_IDM_IO_CONTROL_DIRECT_BCM56450_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x1811c408,
        0,
        10,
        soc_QSPI_IDM_IDM_IO_CONTROL_DIRECT_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x000001fd, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007fd, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0) || defined(BCM_56560_A0) || \
    defined(BCM_56560_B0) || defined(BCM_56960_A0) || \
    defined(BCM_56965_A0)
    { /* SOC_REG_INT_QSPI_IDM_IDM_IO_CONTROL_DIRECT_BCM56960_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18115408,
        0,
        11,
        soc_QSPI_IDM_IDM_IO_CONTROL_DIRECT_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x000001fd, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ff07fd, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_QSPI_IDM_IDM_IO_CONTROL_DIRECT_BCM56970_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18115408,
        0,
        13,
        soc_QSPI_IDM_IDM_IO_CONTROL_DIRECT_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x000009fd, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ff1ffd, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_QSPI_IDM_IDM_IO_CONTROL_DIRECT_BCM88270_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18115408,
        0,
        11,
        soc_QSPI_IDM_IDM_IO_CONTROL_DIRECT_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x000001fd, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ff07fd, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_QSPI_IDM_IDM_IO_CONTROL_DIRECT_BCM88375_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18115408,
        0,
        11,
        soc_QSPI_IDM_IDM_IO_CONTROL_DIRECT_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x000001fd, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ff07fd, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_QSPI_IDM_IDM_IO_CONTROL_DIRECT_BCM88375_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18115408,
        0,
        11,
        soc_QSPI_IDM_IDM_IO_CONTROL_DIRECT_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x000001fd, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ff07fd, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_QSPI_IDM_IDM_IO_CONTROL_DIRECT_BCM88470_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18115408,
        0,
        11,
        soc_QSPI_IDM_IDM_IO_CONTROL_DIRECT_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x000001fd, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ff07fd, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_QSPI_IDM_IDM_IO_CONTROL_DIRECT_BCM88470_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18115408,
        0,
        11,
        soc_QSPI_IDM_IDM_IO_CONTROL_DIRECT_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x000001fd, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ff07fd, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_QSPI_IDM_IDM_IO_CONTROL_DIRECT_BCM88675_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18115408,
        0,
        11,
        soc_QSPI_IDM_IDM_IO_CONTROL_DIRECT_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x000001fd, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ff07fd, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_QSPI_IDM_IDM_IO_CONTROL_DIRECT_BCM88680_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18115408,
        0,
        11,
        soc_QSPI_IDM_IDM_IO_CONTROL_DIRECT_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x000001fd, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ff07fd, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_QSPI_IDM_IDM_IO_CONTROL_DIRECT_BCM88690_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18115408,
        0,
        11,
        soc_QSPI_IDM_IDM_IO_CONTROL_DIRECT_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x000001fd, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ff07fd, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_QSPI_IDM_IDM_IO_CONTROL_DIRECT_BCM88790_A0r */
        soc_block_list[1],
        soc_cpureg,
        1,
        0x18115408,
        0,
        12,
        soc_QSPI_IDM_IDM_IO_CONTROL_DIRECT_BCM88790_A0r_fields,
        SOC_RESET_VAL_DEC(0x000019fc, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ff1ffc, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_QSPI_IDM_IDM_IO_STATUSr */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18115500,
        SOC_REG_FLAG_RO,
        5,
        soc_QSPI_IDM_IDM_IO_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53570_A0) || \
    defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_QSPI_IDM_IDM_IO_STATUS_BCM53400_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0xf8106500,
        SOC_REG_FLAG_RO,
        5,
        soc_QSPI_IDM_IDM_IO_STATUS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_QSPI_IDM_IDM_IO_STATUS_BCM56160_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x1811f500,
        SOC_REG_FLAG_RO,
        5,
        soc_QSPI_IDM_IDM_IO_STATUS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_QSPI_IDM_IDM_IO_STATUS_BCM56450_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x1811c500,
        SOC_REG_FLAG_RO,
        1,
        soc_DDR_S2_IDM_IO_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0) || defined(BCM_56560_A0) || \
    defined(BCM_56560_B0) || defined(BCM_56960_A0) || \
    defined(BCM_56965_A0) || defined(BCM_56970_A0)
    { /* SOC_REG_INT_QSPI_IDM_IDM_IO_STATUS_BCM56960_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18115500,
        SOC_REG_FLAG_RO,
        5,
        soc_QSPI_IDM_IDM_IO_STATUS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_QSPI_IDM_IDM_IO_STATUS_BCM88270_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18115500,
        SOC_REG_FLAG_RO,
        5,
        soc_QSPI_IDM_IDM_IO_STATUS_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_QSPI_IDM_IDM_IO_STATUS_BCM88375_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18115500,
        SOC_REG_FLAG_RO,
        5,
        soc_QSPI_IDM_IDM_IO_STATUS_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_QSPI_IDM_IDM_IO_STATUS_BCM88375_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18115500,
        SOC_REG_FLAG_RO,
        5,
        soc_QSPI_IDM_IDM_IO_STATUS_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_QSPI_IDM_IDM_IO_STATUS_BCM88470_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18115500,
        SOC_REG_FLAG_RO,
        5,
        soc_QSPI_IDM_IDM_IO_STATUS_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_QSPI_IDM_IDM_IO_STATUS_BCM88470_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18115500,
        SOC_REG_FLAG_RO,
        5,
        soc_QSPI_IDM_IDM_IO_STATUS_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_QSPI_IDM_IDM_IO_STATUS_BCM88675_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18115500,
        SOC_REG_FLAG_RO,
        5,
        soc_QSPI_IDM_IDM_IO_STATUS_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_QSPI_IDM_IDM_IO_STATUS_BCM88680_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18115500,
        SOC_REG_FLAG_RO,
        5,
        soc_QSPI_IDM_IDM_IO_STATUS_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_QSPI_IDM_IDM_IO_STATUS_BCM88690_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18115500,
        SOC_REG_FLAG_RO,
        5,
        soc_QSPI_IDM_IDM_IO_STATUS_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_QSPI_IDM_IDM_IO_STATUS_BCM88790_A0r */
        soc_block_list[1],
        soc_cpureg,
        1,
        0x18115500,
        SOC_REG_FLAG_RO,
        6,
        soc_QSPI_IDM_IDM_IO_STATUS_BCM88790_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_QSPI_IDM_IDM_RESET_CONTROLr */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18115800,
        0,
        2,
        soc_QSPI_IDM_IDM_RESET_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53570_A0) || \
    defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_QSPI_IDM_IDM_RESET_CONTROL_BCM53400_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0xf8106800,
        0,
        2,
        soc_A9JTAG_M0_IDM_RESET_CONTROL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_QSPI_IDM_IDM_RESET_CONTROL_BCM56160_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x1811f800,
        0,
        2,
        soc_A9JTAG_M0_IDM_RESET_CONTROL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_QSPI_IDM_IDM_RESET_CONTROL_BCM56450_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x1811c800,
        0,
        2,
        soc_A9JTAG_M0_IDM_RESET_CONTROL_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0) || defined(BCM_56560_A0) || \
    defined(BCM_56560_B0) || defined(BCM_56960_A0) || \
    defined(BCM_56965_A0) || defined(BCM_56970_A0)
    { /* SOC_REG_INT_QSPI_IDM_IDM_RESET_CONTROL_BCM56960_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18115800,
        0,
        2,
        soc_A9JTAG_M0_IDM_RESET_CONTROL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_QSPI_IDM_IDM_RESET_CONTROL_BCM88270_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18115800,
        0,
        2,
        soc_QSPI_IDM_IDM_RESET_CONTROL_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_QSPI_IDM_IDM_RESET_CONTROL_BCM88375_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18115800,
        0,
        2,
        soc_QSPI_IDM_IDM_RESET_CONTROL_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_QSPI_IDM_IDM_RESET_CONTROL_BCM88375_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18115800,
        0,
        2,
        soc_QSPI_IDM_IDM_RESET_CONTROL_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_QSPI_IDM_IDM_RESET_CONTROL_BCM88470_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18115800,
        0,
        2,
        soc_QSPI_IDM_IDM_RESET_CONTROL_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_QSPI_IDM_IDM_RESET_CONTROL_BCM88470_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18115800,
        0,
        2,
        soc_QSPI_IDM_IDM_RESET_CONTROL_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_QSPI_IDM_IDM_RESET_CONTROL_BCM88675_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18115800,
        0,
        2,
        soc_QSPI_IDM_IDM_RESET_CONTROL_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_QSPI_IDM_IDM_RESET_CONTROL_BCM88680_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18115800,
        0,
        2,
        soc_QSPI_IDM_IDM_RESET_CONTROL_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_QSPI_IDM_IDM_RESET_CONTROL_BCM88690_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18115800,
        0,
        2,
        soc_QSPI_IDM_IDM_RESET_CONTROL_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_QSPI_IDM_IDM_RESET_CONTROL_BCM88790_A0r */
        soc_block_list[1],
        soc_cpureg,
        1,
        0x18115800,
        0,
        2,
        soc_A9JTAG_M0_IDM_RESET_CONTROL_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_QSPI_IDM_IDM_RESET_READ_IDr */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18115808,
        SOC_REG_FLAG_RO,
        2,
        soc_QSPI_IDM_IDM_RESET_READ_IDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53570_A0) || \
    defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_QSPI_IDM_IDM_RESET_READ_ID_BCM53400_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0xf8106808,
        SOC_REG_FLAG_RO,
        2,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_ID_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_QSPI_IDM_IDM_RESET_READ_ID_BCM56160_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x1811f808,
        SOC_REG_FLAG_RO,
        2,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_ID_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_QSPI_IDM_IDM_RESET_READ_ID_BCM56450_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x1811c808,
        SOC_REG_FLAG_RO,
        2,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_ID_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0) || defined(BCM_56560_A0) || \
    defined(BCM_56560_B0) || defined(BCM_56960_A0) || \
    defined(BCM_56965_A0) || defined(BCM_56970_A0)
    { /* SOC_REG_INT_QSPI_IDM_IDM_RESET_READ_ID_BCM56960_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18115808,
        SOC_REG_FLAG_RO,
        2,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_ID_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_QSPI_IDM_IDM_RESET_READ_ID_BCM88270_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18115808,
        SOC_REG_FLAG_RO,
        2,
        soc_QSPI_IDM_IDM_RESET_READ_ID_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_QSPI_IDM_IDM_RESET_READ_ID_BCM88375_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18115808,
        SOC_REG_FLAG_RO,
        2,
        soc_QSPI_IDM_IDM_RESET_READ_ID_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_QSPI_IDM_IDM_RESET_READ_ID_BCM88375_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18115808,
        SOC_REG_FLAG_RO,
        2,
        soc_QSPI_IDM_IDM_RESET_READ_ID_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_QSPI_IDM_IDM_RESET_READ_ID_BCM88470_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18115808,
        SOC_REG_FLAG_RO,
        2,
        soc_QSPI_IDM_IDM_RESET_READ_ID_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_QSPI_IDM_IDM_RESET_READ_ID_BCM88470_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18115808,
        SOC_REG_FLAG_RO,
        2,
        soc_QSPI_IDM_IDM_RESET_READ_ID_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_QSPI_IDM_IDM_RESET_READ_ID_BCM88675_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18115808,
        SOC_REG_FLAG_RO,
        2,
        soc_QSPI_IDM_IDM_RESET_READ_ID_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_QSPI_IDM_IDM_RESET_READ_ID_BCM88680_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18115808,
        SOC_REG_FLAG_RO,
        2,
        soc_QSPI_IDM_IDM_RESET_READ_ID_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_QSPI_IDM_IDM_RESET_READ_ID_BCM88690_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18115808,
        SOC_REG_FLAG_RO,
        2,
        soc_QSPI_IDM_IDM_RESET_READ_ID_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_QSPI_IDM_IDM_RESET_READ_ID_BCM88790_A0r */
        soc_block_list[1],
        soc_cpureg,
        1,
        0x18115808,
        SOC_REG_FLAG_RO,
        2,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_ID_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_QSPI_IDM_IDM_RESET_STATUSr */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18115804,
        SOC_REG_FLAG_RO,
        5,
        soc_QSPI_IDM_IDM_RESET_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53570_A0) || \
    defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_QSPI_IDM_IDM_RESET_STATUS_BCM53400_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0xf8106804,
        SOC_REG_FLAG_RO,
        5,
        soc_A9JTAG_M0_IDM_IDM_RESET_STATUS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_QSPI_IDM_IDM_RESET_STATUS_BCM56450_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x1811c804,
        SOC_REG_FLAG_RO,
        5,
        soc_A9JTAG_M0_IDM_IDM_RESET_STATUS_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_QSPI_IDM_IDM_RESET_STATUS_BCM88270_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18115804,
        SOC_REG_FLAG_RO,
        5,
        soc_QSPI_IDM_IDM_RESET_STATUS_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_QSPI_IDM_IDM_RESET_STATUS_BCM88375_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18115804,
        SOC_REG_FLAG_RO,
        5,
        soc_QSPI_IDM_IDM_RESET_STATUS_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_QSPI_IDM_IDM_RESET_STATUS_BCM88375_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18115804,
        SOC_REG_FLAG_RO,
        5,
        soc_QSPI_IDM_IDM_RESET_STATUS_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_QSPI_IDM_IDM_RESET_STATUS_BCM88470_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18115804,
        SOC_REG_FLAG_RO,
        5,
        soc_QSPI_IDM_IDM_RESET_STATUS_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_QSPI_IDM_IDM_RESET_STATUS_BCM88470_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18115804,
        SOC_REG_FLAG_RO,
        5,
        soc_QSPI_IDM_IDM_RESET_STATUS_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_QSPI_IDM_IDM_RESET_STATUS_BCM88675_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18115804,
        SOC_REG_FLAG_RO,
        5,
        soc_QSPI_IDM_IDM_RESET_STATUS_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_QSPI_IDM_IDM_RESET_STATUS_BCM88680_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18115804,
        SOC_REG_FLAG_RO,
        5,
        soc_QSPI_IDM_IDM_RESET_STATUS_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_QSPI_IDM_IDM_RESET_STATUS_BCM88690_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18115804,
        SOC_REG_FLAG_RO,
        5,
        soc_QSPI_IDM_IDM_RESET_STATUS_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_QSPI_IDM_IDM_RESET_STATUS_BCM88790_A0r */
        soc_block_list[1],
        soc_cpureg,
        1,
        0x18115804,
        SOC_REG_FLAG_RO,
        5,
        soc_A9JTAG_M0_IDM_IDM_RESET_STATUS_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_QSPI_IDM_IDM_RESET_WRITE_IDr */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x1811580c,
        SOC_REG_FLAG_RO,
        2,
        soc_QSPI_IDM_IDM_RESET_WRITE_IDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53570_A0) || \
    defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_QSPI_IDM_IDM_RESET_WRITE_ID_BCM53400_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0xf810680c,
        SOC_REG_FLAG_RO,
        2,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_ID_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_QSPI_IDM_IDM_RESET_WRITE_ID_BCM56160_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x1811f80c,
        SOC_REG_FLAG_RO,
        2,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_ID_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_QSPI_IDM_IDM_RESET_WRITE_ID_BCM56450_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x1811c80c,
        SOC_REG_FLAG_RO,
        2,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_ID_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0) || defined(BCM_56560_A0) || \
    defined(BCM_56560_B0) || defined(BCM_56960_A0) || \
    defined(BCM_56965_A0) || defined(BCM_56970_A0)
    { /* SOC_REG_INT_QSPI_IDM_IDM_RESET_WRITE_ID_BCM56960_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x1811580c,
        SOC_REG_FLAG_RO,
        2,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_ID_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_QSPI_IDM_IDM_RESET_WRITE_ID_BCM88270_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x1811580c,
        SOC_REG_FLAG_RO,
        2,
        soc_QSPI_IDM_IDM_RESET_WRITE_ID_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_QSPI_IDM_IDM_RESET_WRITE_ID_BCM88375_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x1811580c,
        SOC_REG_FLAG_RO,
        2,
        soc_QSPI_IDM_IDM_RESET_WRITE_ID_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_QSPI_IDM_IDM_RESET_WRITE_ID_BCM88375_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x1811580c,
        SOC_REG_FLAG_RO,
        2,
        soc_QSPI_IDM_IDM_RESET_WRITE_ID_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_QSPI_IDM_IDM_RESET_WRITE_ID_BCM88470_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x1811580c,
        SOC_REG_FLAG_RO,
        2,
        soc_QSPI_IDM_IDM_RESET_WRITE_ID_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_QSPI_IDM_IDM_RESET_WRITE_ID_BCM88470_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x1811580c,
        SOC_REG_FLAG_RO,
        2,
        soc_QSPI_IDM_IDM_RESET_WRITE_ID_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_QSPI_IDM_IDM_RESET_WRITE_ID_BCM88675_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x1811580c,
        SOC_REG_FLAG_RO,
        2,
        soc_QSPI_IDM_IDM_RESET_WRITE_ID_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_QSPI_IDM_IDM_RESET_WRITE_ID_BCM88680_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x1811580c,
        SOC_REG_FLAG_RO,
        2,
        soc_QSPI_IDM_IDM_RESET_WRITE_ID_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_QSPI_IDM_IDM_RESET_WRITE_ID_BCM88690_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x1811580c,
        SOC_REG_FLAG_RO,
        2,
        soc_QSPI_IDM_IDM_RESET_WRITE_ID_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_QSPI_IDM_IDM_RESET_WRITE_ID_BCM88790_A0r */
        soc_block_list[1],
        soc_cpureg,
        1,
        0x1811580c,
        SOC_REG_FLAG_RO,
        2,
        soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_ID_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_QSPI_MSPI_CDRAM00r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021340,
        0,
        2,
        soc_QSPI_MSPI_CDRAM00r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_QSPI_MSPI_CDRAM01r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021344,
        0,
        2,
        soc_QSPI_MSPI_CDRAM01r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_QSPI_MSPI_CDRAM02r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021348,
        0,
        2,
        soc_QSPI_MSPI_CDRAM02r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_QSPI_MSPI_CDRAM03r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x1802134c,
        0,
        2,
        soc_QSPI_MSPI_CDRAM03r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_QSPI_MSPI_CDRAM04r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021350,
        0,
        2,
        soc_QSPI_MSPI_CDRAM04r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_QSPI_MSPI_CDRAM05r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021354,
        0,
        2,
        soc_QSPI_MSPI_CDRAM05r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_QSPI_MSPI_CDRAM06r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021358,
        0,
        2,
        soc_QSPI_MSPI_CDRAM06r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_QSPI_MSPI_CDRAM07r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x1802135c,
        0,
        2,
        soc_QSPI_MSPI_CDRAM07r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_QSPI_MSPI_CDRAM08r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021360,
        0,
        2,
        soc_QSPI_MSPI_CDRAM08r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_QSPI_MSPI_CDRAM09r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021364,
        0,
        2,
        soc_QSPI_MSPI_CDRAM09r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_QSPI_MSPI_CDRAM10r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021368,
        0,
        2,
        soc_QSPI_MSPI_CDRAM10r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_QSPI_MSPI_CDRAM11r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x1802136c,
        0,
        2,
        soc_QSPI_MSPI_CDRAM11r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_QSPI_MSPI_CDRAM12r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021370,
        0,
        2,
        soc_QSPI_MSPI_CDRAM12r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_QSPI_MSPI_CDRAM13r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021374,
        0,
        2,
        soc_QSPI_MSPI_CDRAM13r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_QSPI_MSPI_CDRAM14r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021378,
        0,
        2,
        soc_QSPI_MSPI_CDRAM14r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_QSPI_MSPI_CDRAM15r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x1802137c,
        0,
        2,
        soc_QSPI_MSPI_CDRAM15r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53570_A0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_QSPI_MSPI_CDRAM00_BCM53400_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18047340,
        0,
        2,
        soc_QSPI_MSPI_CDRAM00_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_QSPI_MSPI_CDRAM00_BCM56450_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18027340,
        0,
        2,
        soc_QSPI_MSPI_CDRAM00_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0) || defined(BCM_56560_A0) || \
    defined(BCM_56560_B0) || defined(BCM_56960_A0) || \
    defined(BCM_56965_A0) || defined(BCM_56970_A0)
    { /* SOC_REG_INT_QSPI_MSPI_CDRAM00_BCM56960_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021340,
        0,
        2,
        soc_QSPI_MSPI_CDRAM00_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_QSPI_MSPI_CDRAM00_BCM88270_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021340,
        0,
        2,
        soc_QSPI_MSPI_CDRAM00_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_QSPI_MSPI_CDRAM00_BCM88375_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021340,
        0,
        2,
        soc_QSPI_MSPI_CDRAM00_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_QSPI_MSPI_CDRAM00_BCM88375_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021340,
        0,
        2,
        soc_QSPI_MSPI_CDRAM00_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_QSPI_MSPI_CDRAM00_BCM88470_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021340,
        0,
        2,
        soc_QSPI_MSPI_CDRAM00_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_QSPI_MSPI_CDRAM00_BCM88470_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021340,
        0,
        2,
        soc_QSPI_MSPI_CDRAM00_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_QSPI_MSPI_CDRAM00_BCM88675_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021340,
        0,
        2,
        soc_QSPI_MSPI_CDRAM00_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_QSPI_MSPI_CDRAM00_BCM88680_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021340,
        0,
        2,
        soc_QSPI_MSPI_CDRAM00_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_QSPI_MSPI_CDRAM00_BCM88690_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021340,
        0,
        2,
        soc_QSPI_MSPI_CDRAM00_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_QSPI_MSPI_CDRAM00_BCM88790_A0r */
        soc_block_list[1],
        soc_cpureg,
        1,
        0x18021340,
        0,
        2,
        soc_QSPI_MSPI_CDRAM00_BCM88790_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53570_A0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_QSPI_MSPI_CDRAM01_BCM53400_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18047344,
        0,
        2,
        soc_QSPI_MSPI_CDRAM00_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_QSPI_MSPI_CDRAM01_BCM56450_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18027344,
        0,
        2,
        soc_QSPI_MSPI_CDRAM00_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0) || defined(BCM_56560_A0) || \
    defined(BCM_56560_B0) || defined(BCM_56960_A0) || \
    defined(BCM_56965_A0) || defined(BCM_56970_A0)
    { /* SOC_REG_INT_QSPI_MSPI_CDRAM01_BCM56960_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021344,
        0,
        2,
        soc_QSPI_MSPI_CDRAM00_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_QSPI_MSPI_CDRAM01_BCM88270_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021344,
        0,
        2,
        soc_QSPI_MSPI_CDRAM01_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_QSPI_MSPI_CDRAM01_BCM88375_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021344,
        0,
        2,
        soc_QSPI_MSPI_CDRAM01_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_QSPI_MSPI_CDRAM01_BCM88375_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021344,
        0,
        2,
        soc_QSPI_MSPI_CDRAM01_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_QSPI_MSPI_CDRAM01_BCM88470_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021344,
        0,
        2,
        soc_QSPI_MSPI_CDRAM01_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_QSPI_MSPI_CDRAM01_BCM88470_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021344,
        0,
        2,
        soc_QSPI_MSPI_CDRAM01_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_QSPI_MSPI_CDRAM01_BCM88675_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021344,
        0,
        2,
        soc_QSPI_MSPI_CDRAM01_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_QSPI_MSPI_CDRAM01_BCM88680_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021344,
        0,
        2,
        soc_QSPI_MSPI_CDRAM01_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_QSPI_MSPI_CDRAM01_BCM88690_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021344,
        0,
        2,
        soc_QSPI_MSPI_CDRAM01_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_QSPI_MSPI_CDRAM01_BCM88790_A0r */
        soc_block_list[1],
        soc_cpureg,
        1,
        0x18021344,
        0,
        2,
        soc_QSPI_MSPI_CDRAM00_BCM88790_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53570_A0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_QSPI_MSPI_CDRAM02_BCM53400_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18047348,
        0,
        2,
        soc_QSPI_MSPI_CDRAM00_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_QSPI_MSPI_CDRAM02_BCM56450_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18027348,
        0,
        2,
        soc_QSPI_MSPI_CDRAM00_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0) || defined(BCM_56560_A0) || \
    defined(BCM_56560_B0) || defined(BCM_56960_A0) || \
    defined(BCM_56965_A0) || defined(BCM_56970_A0)
    { /* SOC_REG_INT_QSPI_MSPI_CDRAM02_BCM56960_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021348,
        0,
        2,
        soc_QSPI_MSPI_CDRAM00_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_QSPI_MSPI_CDRAM02_BCM88270_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021348,
        0,
        2,
        soc_QSPI_MSPI_CDRAM02_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_QSPI_MSPI_CDRAM02_BCM88375_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021348,
        0,
        2,
        soc_QSPI_MSPI_CDRAM02_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_QSPI_MSPI_CDRAM02_BCM88375_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021348,
        0,
        2,
        soc_QSPI_MSPI_CDRAM02_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_QSPI_MSPI_CDRAM02_BCM88470_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021348,
        0,
        2,
        soc_QSPI_MSPI_CDRAM02_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_QSPI_MSPI_CDRAM02_BCM88470_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021348,
        0,
        2,
        soc_QSPI_MSPI_CDRAM02_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_QSPI_MSPI_CDRAM02_BCM88675_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021348,
        0,
        2,
        soc_QSPI_MSPI_CDRAM02_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_QSPI_MSPI_CDRAM02_BCM88680_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021348,
        0,
        2,
        soc_QSPI_MSPI_CDRAM02_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_QSPI_MSPI_CDRAM02_BCM88690_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021348,
        0,
        2,
        soc_QSPI_MSPI_CDRAM02_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_QSPI_MSPI_CDRAM02_BCM88790_A0r */
        soc_block_list[1],
        soc_cpureg,
        1,
        0x18021348,
        0,
        2,
        soc_QSPI_MSPI_CDRAM00_BCM88790_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53570_A0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_QSPI_MSPI_CDRAM03_BCM53400_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x1804734c,
        0,
        2,
        soc_QSPI_MSPI_CDRAM00_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_QSPI_MSPI_CDRAM03_BCM56450_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x1802734c,
        0,
        2,
        soc_QSPI_MSPI_CDRAM00_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0) || defined(BCM_56560_A0) || \
    defined(BCM_56560_B0) || defined(BCM_56960_A0) || \
    defined(BCM_56965_A0) || defined(BCM_56970_A0)
    { /* SOC_REG_INT_QSPI_MSPI_CDRAM03_BCM56960_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x1802134c,
        0,
        2,
        soc_QSPI_MSPI_CDRAM00_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_QSPI_MSPI_CDRAM03_BCM88270_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x1802134c,
        0,
        2,
        soc_QSPI_MSPI_CDRAM03_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_QSPI_MSPI_CDRAM03_BCM88375_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x1802134c,
        0,
        2,
        soc_QSPI_MSPI_CDRAM03_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_QSPI_MSPI_CDRAM03_BCM88375_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x1802134c,
        0,
        2,
        soc_QSPI_MSPI_CDRAM03_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_QSPI_MSPI_CDRAM03_BCM88470_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x1802134c,
        0,
        2,
        soc_QSPI_MSPI_CDRAM03_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_QSPI_MSPI_CDRAM03_BCM88470_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x1802134c,
        0,
        2,
        soc_QSPI_MSPI_CDRAM03_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_QSPI_MSPI_CDRAM03_BCM88675_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x1802134c,
        0,
        2,
        soc_QSPI_MSPI_CDRAM03_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_QSPI_MSPI_CDRAM03_BCM88680_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x1802134c,
        0,
        2,
        soc_QSPI_MSPI_CDRAM03_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_QSPI_MSPI_CDRAM03_BCM88690_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x1802134c,
        0,
        2,
        soc_QSPI_MSPI_CDRAM03_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_QSPI_MSPI_CDRAM03_BCM88790_A0r */
        soc_block_list[1],
        soc_cpureg,
        1,
        0x1802134c,
        0,
        2,
        soc_QSPI_MSPI_CDRAM00_BCM88790_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53570_A0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_QSPI_MSPI_CDRAM04_BCM53400_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18047350,
        0,
        2,
        soc_QSPI_MSPI_CDRAM00_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_QSPI_MSPI_CDRAM04_BCM56450_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18027350,
        0,
        2,
        soc_QSPI_MSPI_CDRAM00_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0) || defined(BCM_56560_A0) || \
    defined(BCM_56560_B0) || defined(BCM_56960_A0) || \
    defined(BCM_56965_A0) || defined(BCM_56970_A0)
    { /* SOC_REG_INT_QSPI_MSPI_CDRAM04_BCM56960_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021350,
        0,
        2,
        soc_QSPI_MSPI_CDRAM00_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_QSPI_MSPI_CDRAM04_BCM88270_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021350,
        0,
        2,
        soc_QSPI_MSPI_CDRAM04_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_QSPI_MSPI_CDRAM04_BCM88375_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021350,
        0,
        2,
        soc_QSPI_MSPI_CDRAM04_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_QSPI_MSPI_CDRAM04_BCM88375_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021350,
        0,
        2,
        soc_QSPI_MSPI_CDRAM04_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_QSPI_MSPI_CDRAM04_BCM88470_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021350,
        0,
        2,
        soc_QSPI_MSPI_CDRAM04_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_QSPI_MSPI_CDRAM04_BCM88470_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021350,
        0,
        2,
        soc_QSPI_MSPI_CDRAM04_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_QSPI_MSPI_CDRAM04_BCM88675_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021350,
        0,
        2,
        soc_QSPI_MSPI_CDRAM04_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_QSPI_MSPI_CDRAM04_BCM88680_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021350,
        0,
        2,
        soc_QSPI_MSPI_CDRAM04_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_QSPI_MSPI_CDRAM04_BCM88690_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021350,
        0,
        2,
        soc_QSPI_MSPI_CDRAM04_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_QSPI_MSPI_CDRAM04_BCM88790_A0r */
        soc_block_list[1],
        soc_cpureg,
        1,
        0x18021350,
        0,
        2,
        soc_QSPI_MSPI_CDRAM00_BCM88790_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53570_A0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_QSPI_MSPI_CDRAM05_BCM53400_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18047354,
        0,
        2,
        soc_QSPI_MSPI_CDRAM00_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_QSPI_MSPI_CDRAM05_BCM56450_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18027354,
        0,
        2,
        soc_QSPI_MSPI_CDRAM00_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0) || defined(BCM_56560_A0) || \
    defined(BCM_56560_B0) || defined(BCM_56960_A0) || \
    defined(BCM_56965_A0) || defined(BCM_56970_A0)
    { /* SOC_REG_INT_QSPI_MSPI_CDRAM05_BCM56960_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021354,
        0,
        2,
        soc_QSPI_MSPI_CDRAM00_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_QSPI_MSPI_CDRAM05_BCM88270_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021354,
        0,
        2,
        soc_QSPI_MSPI_CDRAM05_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_QSPI_MSPI_CDRAM05_BCM88375_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021354,
        0,
        2,
        soc_QSPI_MSPI_CDRAM05_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_QSPI_MSPI_CDRAM05_BCM88375_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021354,
        0,
        2,
        soc_QSPI_MSPI_CDRAM05_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_QSPI_MSPI_CDRAM05_BCM88470_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021354,
        0,
        2,
        soc_QSPI_MSPI_CDRAM05_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_QSPI_MSPI_CDRAM05_BCM88470_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021354,
        0,
        2,
        soc_QSPI_MSPI_CDRAM05_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_QSPI_MSPI_CDRAM05_BCM88675_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021354,
        0,
        2,
        soc_QSPI_MSPI_CDRAM05_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_QSPI_MSPI_CDRAM05_BCM88680_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021354,
        0,
        2,
        soc_QSPI_MSPI_CDRAM05_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_QSPI_MSPI_CDRAM05_BCM88690_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021354,
        0,
        2,
        soc_QSPI_MSPI_CDRAM05_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_QSPI_MSPI_CDRAM05_BCM88790_A0r */
        soc_block_list[1],
        soc_cpureg,
        1,
        0x18021354,
        0,
        2,
        soc_QSPI_MSPI_CDRAM00_BCM88790_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53570_A0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_QSPI_MSPI_CDRAM06_BCM53400_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18047358,
        0,
        2,
        soc_QSPI_MSPI_CDRAM00_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_QSPI_MSPI_CDRAM06_BCM56450_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18027358,
        0,
        2,
        soc_QSPI_MSPI_CDRAM00_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0) || defined(BCM_56560_A0) || \
    defined(BCM_56560_B0) || defined(BCM_56960_A0) || \
    defined(BCM_56965_A0) || defined(BCM_56970_A0)
    { /* SOC_REG_INT_QSPI_MSPI_CDRAM06_BCM56960_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021358,
        0,
        2,
        soc_QSPI_MSPI_CDRAM00_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_QSPI_MSPI_CDRAM06_BCM88270_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021358,
        0,
        2,
        soc_QSPI_MSPI_CDRAM06_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_QSPI_MSPI_CDRAM06_BCM88375_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021358,
        0,
        2,
        soc_QSPI_MSPI_CDRAM06_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_QSPI_MSPI_CDRAM06_BCM88375_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021358,
        0,
        2,
        soc_QSPI_MSPI_CDRAM06_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_QSPI_MSPI_CDRAM06_BCM88470_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021358,
        0,
        2,
        soc_QSPI_MSPI_CDRAM06_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_QSPI_MSPI_CDRAM06_BCM88470_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021358,
        0,
        2,
        soc_QSPI_MSPI_CDRAM06_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_QSPI_MSPI_CDRAM06_BCM88675_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021358,
        0,
        2,
        soc_QSPI_MSPI_CDRAM06_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_QSPI_MSPI_CDRAM06_BCM88680_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021358,
        0,
        2,
        soc_QSPI_MSPI_CDRAM06_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_QSPI_MSPI_CDRAM06_BCM88690_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021358,
        0,
        2,
        soc_QSPI_MSPI_CDRAM06_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_QSPI_MSPI_CDRAM06_BCM88790_A0r */
        soc_block_list[1],
        soc_cpureg,
        1,
        0x18021358,
        0,
        2,
        soc_QSPI_MSPI_CDRAM00_BCM88790_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53570_A0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_QSPI_MSPI_CDRAM07_BCM53400_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x1804735c,
        0,
        2,
        soc_QSPI_MSPI_CDRAM00_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_QSPI_MSPI_CDRAM07_BCM56450_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x1802735c,
        0,
        2,
        soc_QSPI_MSPI_CDRAM00_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0) || defined(BCM_56560_A0) || \
    defined(BCM_56560_B0) || defined(BCM_56960_A0) || \
    defined(BCM_56965_A0) || defined(BCM_56970_A0)
    { /* SOC_REG_INT_QSPI_MSPI_CDRAM07_BCM56960_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x1802135c,
        0,
        2,
        soc_QSPI_MSPI_CDRAM00_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_QSPI_MSPI_CDRAM07_BCM88270_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x1802135c,
        0,
        2,
        soc_QSPI_MSPI_CDRAM07_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_QSPI_MSPI_CDRAM07_BCM88375_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x1802135c,
        0,
        2,
        soc_QSPI_MSPI_CDRAM07_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_QSPI_MSPI_CDRAM07_BCM88375_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x1802135c,
        0,
        2,
        soc_QSPI_MSPI_CDRAM07_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_QSPI_MSPI_CDRAM07_BCM88470_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x1802135c,
        0,
        2,
        soc_QSPI_MSPI_CDRAM07_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_QSPI_MSPI_CDRAM07_BCM88470_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x1802135c,
        0,
        2,
        soc_QSPI_MSPI_CDRAM07_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_QSPI_MSPI_CDRAM07_BCM88675_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x1802135c,
        0,
        2,
        soc_QSPI_MSPI_CDRAM07_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_QSPI_MSPI_CDRAM07_BCM88680_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x1802135c,
        0,
        2,
        soc_QSPI_MSPI_CDRAM07_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_QSPI_MSPI_CDRAM07_BCM88690_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x1802135c,
        0,
        2,
        soc_QSPI_MSPI_CDRAM07_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_QSPI_MSPI_CDRAM07_BCM88790_A0r */
        soc_block_list[1],
        soc_cpureg,
        1,
        0x1802135c,
        0,
        2,
        soc_QSPI_MSPI_CDRAM00_BCM88790_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53570_A0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_QSPI_MSPI_CDRAM08_BCM53400_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18047360,
        0,
        2,
        soc_QSPI_MSPI_CDRAM00_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_QSPI_MSPI_CDRAM08_BCM56450_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18027360,
        0,
        2,
        soc_QSPI_MSPI_CDRAM00_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0) || defined(BCM_56560_A0) || \
    defined(BCM_56560_B0) || defined(BCM_56960_A0) || \
    defined(BCM_56965_A0) || defined(BCM_56970_A0)
    { /* SOC_REG_INT_QSPI_MSPI_CDRAM08_BCM56960_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021360,
        0,
        2,
        soc_QSPI_MSPI_CDRAM00_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_QSPI_MSPI_CDRAM08_BCM88270_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021360,
        0,
        2,
        soc_QSPI_MSPI_CDRAM08_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_QSPI_MSPI_CDRAM08_BCM88375_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021360,
        0,
        2,
        soc_QSPI_MSPI_CDRAM08_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_QSPI_MSPI_CDRAM08_BCM88375_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021360,
        0,
        2,
        soc_QSPI_MSPI_CDRAM08_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_QSPI_MSPI_CDRAM08_BCM88470_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021360,
        0,
        2,
        soc_QSPI_MSPI_CDRAM08_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_QSPI_MSPI_CDRAM08_BCM88470_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021360,
        0,
        2,
        soc_QSPI_MSPI_CDRAM08_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_QSPI_MSPI_CDRAM08_BCM88675_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021360,
        0,
        2,
        soc_QSPI_MSPI_CDRAM08_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_QSPI_MSPI_CDRAM08_BCM88680_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021360,
        0,
        2,
        soc_QSPI_MSPI_CDRAM08_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_QSPI_MSPI_CDRAM08_BCM88690_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021360,
        0,
        2,
        soc_QSPI_MSPI_CDRAM08_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_QSPI_MSPI_CDRAM08_BCM88790_A0r */
        soc_block_list[1],
        soc_cpureg,
        1,
        0x18021360,
        0,
        2,
        soc_QSPI_MSPI_CDRAM00_BCM88790_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53570_A0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_QSPI_MSPI_CDRAM09_BCM53400_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18047364,
        0,
        2,
        soc_QSPI_MSPI_CDRAM00_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_QSPI_MSPI_CDRAM09_BCM56450_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18027364,
        0,
        2,
        soc_QSPI_MSPI_CDRAM00_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0) || defined(BCM_56560_A0) || \
    defined(BCM_56560_B0) || defined(BCM_56960_A0) || \
    defined(BCM_56965_A0) || defined(BCM_56970_A0)
    { /* SOC_REG_INT_QSPI_MSPI_CDRAM09_BCM56960_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021364,
        0,
        2,
        soc_QSPI_MSPI_CDRAM00_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_QSPI_MSPI_CDRAM09_BCM88270_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021364,
        0,
        2,
        soc_QSPI_MSPI_CDRAM09_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_QSPI_MSPI_CDRAM09_BCM88375_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021364,
        0,
        2,
        soc_QSPI_MSPI_CDRAM09_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_QSPI_MSPI_CDRAM09_BCM88375_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021364,
        0,
        2,
        soc_QSPI_MSPI_CDRAM09_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_QSPI_MSPI_CDRAM09_BCM88470_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021364,
        0,
        2,
        soc_QSPI_MSPI_CDRAM09_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_QSPI_MSPI_CDRAM09_BCM88470_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021364,
        0,
        2,
        soc_QSPI_MSPI_CDRAM09_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_QSPI_MSPI_CDRAM09_BCM88675_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021364,
        0,
        2,
        soc_QSPI_MSPI_CDRAM09_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_QSPI_MSPI_CDRAM09_BCM88680_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021364,
        0,
        2,
        soc_QSPI_MSPI_CDRAM09_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_QSPI_MSPI_CDRAM09_BCM88690_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021364,
        0,
        2,
        soc_QSPI_MSPI_CDRAM09_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_QSPI_MSPI_CDRAM09_BCM88790_A0r */
        soc_block_list[1],
        soc_cpureg,
        1,
        0x18021364,
        0,
        2,
        soc_QSPI_MSPI_CDRAM00_BCM88790_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53570_A0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_QSPI_MSPI_CDRAM10_BCM53400_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18047368,
        0,
        2,
        soc_QSPI_MSPI_CDRAM00_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_QSPI_MSPI_CDRAM10_BCM56450_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18027368,
        0,
        2,
        soc_QSPI_MSPI_CDRAM00_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0) || defined(BCM_56560_A0) || \
    defined(BCM_56560_B0) || defined(BCM_56960_A0) || \
    defined(BCM_56965_A0) || defined(BCM_56970_A0)
    { /* SOC_REG_INT_QSPI_MSPI_CDRAM10_BCM56960_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021368,
        0,
        2,
        soc_QSPI_MSPI_CDRAM00_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_QSPI_MSPI_CDRAM10_BCM88270_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021368,
        0,
        2,
        soc_QSPI_MSPI_CDRAM10_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_QSPI_MSPI_CDRAM10_BCM88375_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021368,
        0,
        2,
        soc_QSPI_MSPI_CDRAM10_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_QSPI_MSPI_CDRAM10_BCM88375_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021368,
        0,
        2,
        soc_QSPI_MSPI_CDRAM10_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_QSPI_MSPI_CDRAM10_BCM88470_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021368,
        0,
        2,
        soc_QSPI_MSPI_CDRAM10_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_QSPI_MSPI_CDRAM10_BCM88470_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021368,
        0,
        2,
        soc_QSPI_MSPI_CDRAM10_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_QSPI_MSPI_CDRAM10_BCM88675_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021368,
        0,
        2,
        soc_QSPI_MSPI_CDRAM10_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_QSPI_MSPI_CDRAM10_BCM88680_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021368,
        0,
        2,
        soc_QSPI_MSPI_CDRAM10_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_QSPI_MSPI_CDRAM10_BCM88690_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021368,
        0,
        2,
        soc_QSPI_MSPI_CDRAM10_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_QSPI_MSPI_CDRAM10_BCM88790_A0r */
        soc_block_list[1],
        soc_cpureg,
        1,
        0x18021368,
        0,
        2,
        soc_QSPI_MSPI_CDRAM00_BCM88790_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53570_A0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_QSPI_MSPI_CDRAM11_BCM53400_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x1804736c,
        0,
        2,
        soc_QSPI_MSPI_CDRAM00_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_QSPI_MSPI_CDRAM11_BCM56450_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x1802736c,
        0,
        2,
        soc_QSPI_MSPI_CDRAM00_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0) || defined(BCM_56560_A0) || \
    defined(BCM_56560_B0) || defined(BCM_56960_A0) || \
    defined(BCM_56965_A0) || defined(BCM_56970_A0)
    { /* SOC_REG_INT_QSPI_MSPI_CDRAM11_BCM56960_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x1802136c,
        0,
        2,
        soc_QSPI_MSPI_CDRAM00_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_QSPI_MSPI_CDRAM11_BCM88270_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x1802136c,
        0,
        2,
        soc_QSPI_MSPI_CDRAM11_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_QSPI_MSPI_CDRAM11_BCM88375_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x1802136c,
        0,
        2,
        soc_QSPI_MSPI_CDRAM11_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_QSPI_MSPI_CDRAM11_BCM88375_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x1802136c,
        0,
        2,
        soc_QSPI_MSPI_CDRAM11_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_QSPI_MSPI_CDRAM11_BCM88470_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x1802136c,
        0,
        2,
        soc_QSPI_MSPI_CDRAM11_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_QSPI_MSPI_CDRAM11_BCM88470_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x1802136c,
        0,
        2,
        soc_QSPI_MSPI_CDRAM11_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_QSPI_MSPI_CDRAM11_BCM88675_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x1802136c,
        0,
        2,
        soc_QSPI_MSPI_CDRAM11_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_QSPI_MSPI_CDRAM11_BCM88680_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x1802136c,
        0,
        2,
        soc_QSPI_MSPI_CDRAM11_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_QSPI_MSPI_CDRAM11_BCM88690_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x1802136c,
        0,
        2,
        soc_QSPI_MSPI_CDRAM11_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_QSPI_MSPI_CDRAM11_BCM88790_A0r */
        soc_block_list[1],
        soc_cpureg,
        1,
        0x1802136c,
        0,
        2,
        soc_QSPI_MSPI_CDRAM00_BCM88790_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53570_A0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_QSPI_MSPI_CDRAM12_BCM53400_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18047370,
        0,
        2,
        soc_QSPI_MSPI_CDRAM00_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_QSPI_MSPI_CDRAM12_BCM56450_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18027370,
        0,
        2,
        soc_QSPI_MSPI_CDRAM00_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0) || defined(BCM_56560_A0) || \
    defined(BCM_56560_B0) || defined(BCM_56960_A0) || \
    defined(BCM_56965_A0) || defined(BCM_56970_A0)
    { /* SOC_REG_INT_QSPI_MSPI_CDRAM12_BCM56960_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021370,
        0,
        2,
        soc_QSPI_MSPI_CDRAM00_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_QSPI_MSPI_CDRAM12_BCM88270_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021370,
        0,
        2,
        soc_QSPI_MSPI_CDRAM12_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_QSPI_MSPI_CDRAM12_BCM88375_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021370,
        0,
        2,
        soc_QSPI_MSPI_CDRAM12_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_QSPI_MSPI_CDRAM12_BCM88375_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021370,
        0,
        2,
        soc_QSPI_MSPI_CDRAM12_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_QSPI_MSPI_CDRAM12_BCM88470_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021370,
        0,
        2,
        soc_QSPI_MSPI_CDRAM12_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_QSPI_MSPI_CDRAM12_BCM88470_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021370,
        0,
        2,
        soc_QSPI_MSPI_CDRAM12_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_QSPI_MSPI_CDRAM12_BCM88675_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021370,
        0,
        2,
        soc_QSPI_MSPI_CDRAM12_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_QSPI_MSPI_CDRAM12_BCM88680_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021370,
        0,
        2,
        soc_QSPI_MSPI_CDRAM12_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_QSPI_MSPI_CDRAM12_BCM88690_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021370,
        0,
        2,
        soc_QSPI_MSPI_CDRAM12_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_QSPI_MSPI_CDRAM12_BCM88790_A0r */
        soc_block_list[1],
        soc_cpureg,
        1,
        0x18021370,
        0,
        2,
        soc_QSPI_MSPI_CDRAM00_BCM88790_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53570_A0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_QSPI_MSPI_CDRAM13_BCM53400_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18047374,
        0,
        2,
        soc_QSPI_MSPI_CDRAM00_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_QSPI_MSPI_CDRAM13_BCM56450_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18027374,
        0,
        2,
        soc_QSPI_MSPI_CDRAM00_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0) || defined(BCM_56560_A0) || \
    defined(BCM_56560_B0) || defined(BCM_56960_A0) || \
    defined(BCM_56965_A0) || defined(BCM_56970_A0)
    { /* SOC_REG_INT_QSPI_MSPI_CDRAM13_BCM56960_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021374,
        0,
        2,
        soc_QSPI_MSPI_CDRAM00_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_QSPI_MSPI_CDRAM13_BCM88270_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021374,
        0,
        2,
        soc_QSPI_MSPI_CDRAM13_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_QSPI_MSPI_CDRAM13_BCM88375_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021374,
        0,
        2,
        soc_QSPI_MSPI_CDRAM13_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_QSPI_MSPI_CDRAM13_BCM88375_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021374,
        0,
        2,
        soc_QSPI_MSPI_CDRAM13_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_QSPI_MSPI_CDRAM13_BCM88470_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021374,
        0,
        2,
        soc_QSPI_MSPI_CDRAM13_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_QSPI_MSPI_CDRAM13_BCM88470_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021374,
        0,
        2,
        soc_QSPI_MSPI_CDRAM13_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_QSPI_MSPI_CDRAM13_BCM88675_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021374,
        0,
        2,
        soc_QSPI_MSPI_CDRAM13_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_QSPI_MSPI_CDRAM13_BCM88680_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021374,
        0,
        2,
        soc_QSPI_MSPI_CDRAM13_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_QSPI_MSPI_CDRAM13_BCM88690_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021374,
        0,
        2,
        soc_QSPI_MSPI_CDRAM13_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_QSPI_MSPI_CDRAM13_BCM88790_A0r */
        soc_block_list[1],
        soc_cpureg,
        1,
        0x18021374,
        0,
        2,
        soc_QSPI_MSPI_CDRAM00_BCM88790_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53570_A0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_QSPI_MSPI_CDRAM14_BCM53400_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18047378,
        0,
        2,
        soc_QSPI_MSPI_CDRAM00_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_QSPI_MSPI_CDRAM14_BCM56450_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18027378,
        0,
        2,
        soc_QSPI_MSPI_CDRAM00_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0) || defined(BCM_56560_A0) || \
    defined(BCM_56560_B0) || defined(BCM_56960_A0) || \
    defined(BCM_56965_A0) || defined(BCM_56970_A0)
    { /* SOC_REG_INT_QSPI_MSPI_CDRAM14_BCM56960_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021378,
        0,
        2,
        soc_QSPI_MSPI_CDRAM00_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_QSPI_MSPI_CDRAM14_BCM88270_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021378,
        0,
        2,
        soc_QSPI_MSPI_CDRAM14_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_QSPI_MSPI_CDRAM14_BCM88375_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021378,
        0,
        2,
        soc_QSPI_MSPI_CDRAM14_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_QSPI_MSPI_CDRAM14_BCM88375_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021378,
        0,
        2,
        soc_QSPI_MSPI_CDRAM14_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_QSPI_MSPI_CDRAM14_BCM88470_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021378,
        0,
        2,
        soc_QSPI_MSPI_CDRAM14_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_QSPI_MSPI_CDRAM14_BCM88470_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021378,
        0,
        2,
        soc_QSPI_MSPI_CDRAM14_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_QSPI_MSPI_CDRAM14_BCM88675_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021378,
        0,
        2,
        soc_QSPI_MSPI_CDRAM14_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_QSPI_MSPI_CDRAM14_BCM88680_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021378,
        0,
        2,
        soc_QSPI_MSPI_CDRAM14_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_QSPI_MSPI_CDRAM14_BCM88690_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021378,
        0,
        2,
        soc_QSPI_MSPI_CDRAM14_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_QSPI_MSPI_CDRAM14_BCM88790_A0r */
        soc_block_list[1],
        soc_cpureg,
        1,
        0x18021378,
        0,
        2,
        soc_QSPI_MSPI_CDRAM00_BCM88790_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53570_A0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_QSPI_MSPI_CDRAM15_BCM53400_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x1804737c,
        0,
        2,
        soc_QSPI_MSPI_CDRAM00_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_QSPI_MSPI_CDRAM15_BCM56450_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x1802737c,
        0,
        2,
        soc_QSPI_MSPI_CDRAM00_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0) || defined(BCM_56560_A0) || \
    defined(BCM_56560_B0) || defined(BCM_56960_A0) || \
    defined(BCM_56965_A0) || defined(BCM_56970_A0)
    { /* SOC_REG_INT_QSPI_MSPI_CDRAM15_BCM56960_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x1802137c,
        0,
        2,
        soc_QSPI_MSPI_CDRAM00_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_QSPI_MSPI_CDRAM15_BCM88270_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x1802137c,
        0,
        2,
        soc_QSPI_MSPI_CDRAM15_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_QSPI_MSPI_CDRAM15_BCM88375_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x1802137c,
        0,
        2,
        soc_QSPI_MSPI_CDRAM15_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_QSPI_MSPI_CDRAM15_BCM88375_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x1802137c,
        0,
        2,
        soc_QSPI_MSPI_CDRAM15_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_QSPI_MSPI_CDRAM15_BCM88470_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x1802137c,
        0,
        2,
        soc_QSPI_MSPI_CDRAM15_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_QSPI_MSPI_CDRAM15_BCM88470_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x1802137c,
        0,
        2,
        soc_QSPI_MSPI_CDRAM15_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_QSPI_MSPI_CDRAM15_BCM88675_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x1802137c,
        0,
        2,
        soc_QSPI_MSPI_CDRAM15_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_QSPI_MSPI_CDRAM15_BCM88680_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x1802137c,
        0,
        2,
        soc_QSPI_MSPI_CDRAM15_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_QSPI_MSPI_CDRAM15_BCM88690_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x1802137c,
        0,
        2,
        soc_QSPI_MSPI_CDRAM15_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_QSPI_MSPI_CDRAM15_BCM88790_A0r */
        soc_block_list[1],
        soc_cpureg,
        1,
        0x1802137c,
        0,
        2,
        soc_QSPI_MSPI_CDRAM00_BCM88790_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_QSPI_MSPI_CPTQPr */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021224,
        SOC_REG_FLAG_RO,
        2,
        soc_QSPI_MSPI_CPTQPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53570_A0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_QSPI_MSPI_CPTQP_BCM53400_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18047224,
        SOC_REG_FLAG_RO,
        2,
        soc_QSPI_MSPI_CPTQP_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_QSPI_MSPI_CPTQP_BCM56450_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18027224,
        SOC_REG_FLAG_RO,
        2,
        soc_QSPI_MSPI_CPTQP_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0) || defined(BCM_56560_A0) || \
    defined(BCM_56560_B0) || defined(BCM_56960_A0) || \
    defined(BCM_56965_A0) || defined(BCM_56970_A0)
    { /* SOC_REG_INT_QSPI_MSPI_CPTQP_BCM56960_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021224,
        SOC_REG_FLAG_RO,
        2,
        soc_QSPI_MSPI_CPTQP_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_QSPI_MSPI_CPTQP_BCM88270_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021224,
        SOC_REG_FLAG_RO,
        2,
        soc_QSPI_MSPI_CPTQP_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_QSPI_MSPI_CPTQP_BCM88375_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021224,
        SOC_REG_FLAG_RO,
        2,
        soc_QSPI_MSPI_CPTQP_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_QSPI_MSPI_CPTQP_BCM88375_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021224,
        SOC_REG_FLAG_RO,
        2,
        soc_QSPI_MSPI_CPTQP_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_QSPI_MSPI_CPTQP_BCM88470_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021224,
        SOC_REG_FLAG_RO,
        2,
        soc_QSPI_MSPI_CPTQP_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_QSPI_MSPI_CPTQP_BCM88470_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021224,
        SOC_REG_FLAG_RO,
        2,
        soc_QSPI_MSPI_CPTQP_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_QSPI_MSPI_CPTQP_BCM88675_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021224,
        SOC_REG_FLAG_RO,
        2,
        soc_QSPI_MSPI_CPTQP_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_QSPI_MSPI_CPTQP_BCM88680_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021224,
        SOC_REG_FLAG_RO,
        2,
        soc_QSPI_MSPI_CPTQP_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_QSPI_MSPI_CPTQP_BCM88690_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021224,
        SOC_REG_FLAG_RO,
        2,
        soc_QSPI_MSPI_CPTQP_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_QSPI_MSPI_CPTQP_BCM88790_A0r */
        soc_block_list[1],
        soc_cpureg,
        1,
        0x18021224,
        SOC_REG_FLAG_RO,
        2,
        soc_MSPI_CPTQP_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_QSPI_MSPI_DISABLE_FLUSH_GENr */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021384,
        0,
        2,
        soc_QSPI_MSPI_DISABLE_FLUSH_GENr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53570_A0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_QSPI_MSPI_DISABLE_FLUSH_GEN_BCM53400_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18047384,
        0,
        2,
        soc_QSPI_MSPI_DISABLE_FLUSH_GEN_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_QSPI_MSPI_DISABLE_FLUSH_GEN_BCM56450_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18027384,
        0,
        2,
        soc_QSPI_MSPI_DISABLE_FLUSH_GEN_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0) || defined(BCM_56560_A0) || \
    defined(BCM_56560_B0) || defined(BCM_56960_A0) || \
    defined(BCM_56965_A0) || defined(BCM_56970_A0)
    { /* SOC_REG_INT_QSPI_MSPI_DISABLE_FLUSH_GEN_BCM56960_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021384,
        0,
        2,
        soc_QSPI_MSPI_DISABLE_FLUSH_GEN_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_QSPI_MSPI_DISABLE_FLUSH_GEN_BCM88270_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021384,
        0,
        2,
        soc_QSPI_MSPI_DISABLE_FLUSH_GEN_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_QSPI_MSPI_DISABLE_FLUSH_GEN_BCM88375_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021384,
        0,
        2,
        soc_QSPI_MSPI_DISABLE_FLUSH_GEN_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_QSPI_MSPI_DISABLE_FLUSH_GEN_BCM88375_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021384,
        0,
        2,
        soc_QSPI_MSPI_DISABLE_FLUSH_GEN_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_QSPI_MSPI_DISABLE_FLUSH_GEN_BCM88470_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021384,
        0,
        2,
        soc_QSPI_MSPI_DISABLE_FLUSH_GEN_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_QSPI_MSPI_DISABLE_FLUSH_GEN_BCM88470_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021384,
        0,
        2,
        soc_QSPI_MSPI_DISABLE_FLUSH_GEN_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_QSPI_MSPI_DISABLE_FLUSH_GEN_BCM88675_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021384,
        0,
        2,
        soc_QSPI_MSPI_DISABLE_FLUSH_GEN_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_QSPI_MSPI_DISABLE_FLUSH_GEN_BCM88680_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021384,
        0,
        2,
        soc_QSPI_MSPI_DISABLE_FLUSH_GEN_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_QSPI_MSPI_DISABLE_FLUSH_GEN_BCM88690_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021384,
        0,
        2,
        soc_QSPI_MSPI_DISABLE_FLUSH_GEN_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_QSPI_MSPI_DISABLE_FLUSH_GEN_BCM88790_A0r */
        soc_block_list[1],
        soc_cpureg,
        1,
        0x18021384,
        0,
        2,
        soc_QSPI_MSPI_DISABLE_FLUSH_GEN_BCM88790_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_QSPI_MSPI_ENDQPr */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021214,
        0,
        2,
        soc_QSPI_MSPI_ENDQPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53570_A0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_QSPI_MSPI_ENDQP_BCM53400_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18047214,
        0,
        2,
        soc_QSPI_MSPI_ENDQP_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_QSPI_MSPI_ENDQP_BCM56450_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18027214,
        0,
        2,
        soc_QSPI_MSPI_ENDQP_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0) || defined(BCM_56560_A0) || \
    defined(BCM_56560_B0) || defined(BCM_56960_A0) || \
    defined(BCM_56965_A0) || defined(BCM_56970_A0)
    { /* SOC_REG_INT_QSPI_MSPI_ENDQP_BCM56960_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021214,
        0,
        2,
        soc_QSPI_MSPI_ENDQP_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_QSPI_MSPI_ENDQP_BCM88270_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021214,
        0,
        2,
        soc_QSPI_MSPI_ENDQP_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_QSPI_MSPI_ENDQP_BCM88375_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021214,
        0,
        2,
        soc_QSPI_MSPI_ENDQP_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_QSPI_MSPI_ENDQP_BCM88375_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021214,
        0,
        2,
        soc_QSPI_MSPI_ENDQP_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_QSPI_MSPI_ENDQP_BCM88470_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021214,
        0,
        2,
        soc_QSPI_MSPI_ENDQP_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_QSPI_MSPI_ENDQP_BCM88470_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021214,
        0,
        2,
        soc_QSPI_MSPI_ENDQP_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_QSPI_MSPI_ENDQP_BCM88675_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021214,
        0,
        2,
        soc_QSPI_MSPI_ENDQP_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_QSPI_MSPI_ENDQP_BCM88680_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021214,
        0,
        2,
        soc_QSPI_MSPI_ENDQP_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_QSPI_MSPI_ENDQP_BCM88690_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021214,
        0,
        2,
        soc_QSPI_MSPI_ENDQP_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_QSPI_MSPI_ENDQP_BCM88790_A0r */
        soc_block_list[1],
        soc_cpureg,
        1,
        0x18021214,
        0,
        2,
        soc_MSPI_ENDQP_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_QSPI_MSPI_INTERRUPT_MSPI_DONEr */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180213b4,
        0,
        1,
        soc_QSPI_MSPI_INTERRUPT_MSPI_DONEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53570_A0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_QSPI_MSPI_INTERRUPT_MSPI_DONE_BCM53400_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180473b4,
        0,
        1,
        soc_QSPI_MSPI_INTERRUPT_MSPI_DONE_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_QSPI_MSPI_INTERRUPT_MSPI_DONE_BCM56450_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180273b4,
        0,
        1,
        soc_QSPI_MSPI_INTERRUPT_MSPI_DONE_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0) || defined(BCM_56560_A0) || \
    defined(BCM_56560_B0) || defined(BCM_56960_A0) || \
    defined(BCM_56965_A0) || defined(BCM_56970_A0)
    { /* SOC_REG_INT_QSPI_MSPI_INTERRUPT_MSPI_DONE_BCM56960_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180213b4,
        0,
        1,
        soc_QSPI_MSPI_INTERRUPT_MSPI_DONE_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_QSPI_MSPI_INTERRUPT_MSPI_DONE_BCM88270_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180213b4,
        0,
        1,
        soc_QSPI_MSPI_INTERRUPT_MSPI_DONE_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_QSPI_MSPI_INTERRUPT_MSPI_DONE_BCM88375_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180213b4,
        0,
        1,
        soc_QSPI_MSPI_INTERRUPT_MSPI_DONE_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_QSPI_MSPI_INTERRUPT_MSPI_DONE_BCM88375_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180213b4,
        0,
        1,
        soc_QSPI_MSPI_INTERRUPT_MSPI_DONE_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_QSPI_MSPI_INTERRUPT_MSPI_DONE_BCM88470_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180213b4,
        0,
        1,
        soc_QSPI_MSPI_INTERRUPT_MSPI_DONE_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_QSPI_MSPI_INTERRUPT_MSPI_DONE_BCM88470_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180213b4,
        0,
        1,
        soc_QSPI_MSPI_INTERRUPT_MSPI_DONE_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_QSPI_MSPI_INTERRUPT_MSPI_DONE_BCM88675_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180213b4,
        0,
        1,
        soc_QSPI_MSPI_INTERRUPT_MSPI_DONE_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_QSPI_MSPI_INTERRUPT_MSPI_DONE_BCM88680_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180213b4,
        0,
        1,
        soc_QSPI_MSPI_INTERRUPT_MSPI_DONE_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_QSPI_MSPI_INTERRUPT_MSPI_DONE_BCM88690_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180213b4,
        0,
        1,
        soc_QSPI_MSPI_INTERRUPT_MSPI_DONE_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_QSPI_MSPI_INTERRUPT_MSPI_DONE_BCM88790_A0r */
        soc_block_list[1],
        soc_cpureg,
        1,
        0x180213b4,
        0,
        1,
        soc_QSPI_MSPI_INTERRUPT_MSPI_DONE_BCM88790_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_QSPI_MSPI_INTERRUPT_MSPI_HALT_SET_TRANSACTION_DONEr */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180213b8,
        0,
        1,
        soc_QSPI_MSPI_INTERRUPT_MSPI_HALT_SET_TRANSACTION_DONEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53570_A0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_QSPI_MSPI_INTERRUPT_MSPI_HALT_SET_TRANSACTION_DONE_BCM53400_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180473b8,
        0,
        1,
        soc_QSPI_MSPI_INTERRUPT_MSPI_HALT_SET_TRANSACTION_DONE_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_QSPI_MSPI_INTERRUPT_MSPI_HALT_SET_TRANSACTION_DONE_BCM56450_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180273b8,
        0,
        1,
        soc_QSPI_MSPI_INTERRUPT_MSPI_HALT_SET_TRANSACTION_DONE_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0) || defined(BCM_56560_A0) || \
    defined(BCM_56560_B0) || defined(BCM_56960_A0) || \
    defined(BCM_56965_A0) || defined(BCM_56970_A0)
    { /* SOC_REG_INT_QSPI_MSPI_INTERRUPT_MSPI_HALT_SET_TRANSACTION_DONE_BCM56960_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180213b8,
        0,
        1,
        soc_QSPI_MSPI_INTERRUPT_MSPI_HALT_SET_TRANSACTION_DONE_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_QSPI_MSPI_INTERRUPT_MSPI_HALT_SET_TRANSACTION_DONE_BCM88270_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180213b8,
        0,
        1,
        soc_QSPI_MSPI_INTERRUPT_MSPI_HALT_SET_TRANSACTION_DONE_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_QSPI_MSPI_INTERRUPT_MSPI_HALT_SET_TRANSACTION_DONE_BCM88375_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180213b8,
        0,
        1,
        soc_QSPI_MSPI_INTERRUPT_MSPI_HALT_SET_TRANSACTION_DONE_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_QSPI_MSPI_INTERRUPT_MSPI_HALT_SET_TRANSACTION_DONE_BCM88375_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180213b8,
        0,
        1,
        soc_QSPI_MSPI_INTERRUPT_MSPI_HALT_SET_TRANSACTION_DONE_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_QSPI_MSPI_INTERRUPT_MSPI_HALT_SET_TRANSACTION_DONE_BCM88470_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180213b8,
        0,
        1,
        soc_QSPI_MSPI_INTERRUPT_MSPI_HALT_SET_TRANSACTION_DONE_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_QSPI_MSPI_INTERRUPT_MSPI_HALT_SET_TRANSACTION_DONE_BCM88470_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180213b8,
        0,
        1,
        soc_QSPI_MSPI_INTERRUPT_MSPI_HALT_SET_TRANSACTION_DONE_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_QSPI_MSPI_INTERRUPT_MSPI_HALT_SET_TRANSACTION_DONE_BCM88675_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180213b8,
        0,
        1,
        soc_QSPI_MSPI_INTERRUPT_MSPI_HALT_SET_TRANSACTION_DONE_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_QSPI_MSPI_INTERRUPT_MSPI_HALT_SET_TRANSACTION_DONE_BCM88680_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180213b8,
        0,
        1,
        soc_QSPI_MSPI_INTERRUPT_MSPI_HALT_SET_TRANSACTION_DONE_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_QSPI_MSPI_INTERRUPT_MSPI_HALT_SET_TRANSACTION_DONE_BCM88690_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180213b8,
        0,
        1,
        soc_QSPI_MSPI_INTERRUPT_MSPI_HALT_SET_TRANSACTION_DONE_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_QSPI_MSPI_INTERRUPT_MSPI_HALT_SET_TRANSACTION_DONE_BCM88790_A0r */
        soc_block_list[1],
        soc_cpureg,
        1,
        0x180213b8,
        0,
        1,
        soc_QSPI_MSPI_INTERRUPT_MSPI_HALT_SET_TRANSACTION_DONE_BCM88790_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_QSPI_MSPI_MSPI_STATUSr */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021220,
        0,
        3,
        soc_QSPI_MSPI_MSPI_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53570_A0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_QSPI_MSPI_MSPI_STATUS_BCM53400_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18047220,
        0,
        3,
        soc_QSPI_MSPI_MSPI_STATUS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_QSPI_MSPI_MSPI_STATUS_BCM56450_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18027220,
        0,
        3,
        soc_QSPI_MSPI_MSPI_STATUS_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0) || defined(BCM_56560_A0) || \
    defined(BCM_56560_B0) || defined(BCM_56960_A0) || \
    defined(BCM_56965_A0) || defined(BCM_56970_A0)
    { /* SOC_REG_INT_QSPI_MSPI_MSPI_STATUS_BCM56960_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021220,
        0,
        3,
        soc_QSPI_MSPI_MSPI_STATUS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_QSPI_MSPI_MSPI_STATUS_BCM88270_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021220,
        0,
        3,
        soc_QSPI_MSPI_MSPI_STATUS_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_QSPI_MSPI_MSPI_STATUS_BCM88375_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021220,
        0,
        3,
        soc_QSPI_MSPI_MSPI_STATUS_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_QSPI_MSPI_MSPI_STATUS_BCM88375_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021220,
        0,
        3,
        soc_QSPI_MSPI_MSPI_STATUS_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_QSPI_MSPI_MSPI_STATUS_BCM88470_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021220,
        0,
        3,
        soc_QSPI_MSPI_MSPI_STATUS_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_QSPI_MSPI_MSPI_STATUS_BCM88470_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021220,
        0,
        3,
        soc_QSPI_MSPI_MSPI_STATUS_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_QSPI_MSPI_MSPI_STATUS_BCM88675_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021220,
        0,
        3,
        soc_QSPI_MSPI_MSPI_STATUS_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_QSPI_MSPI_MSPI_STATUS_BCM88680_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021220,
        0,
        3,
        soc_QSPI_MSPI_MSPI_STATUS_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_QSPI_MSPI_MSPI_STATUS_BCM88690_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021220,
        0,
        3,
        soc_QSPI_MSPI_MSPI_STATUS_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_QSPI_MSPI_MSPI_STATUS_BCM88790_A0r */
        soc_block_list[1],
        soc_cpureg,
        1,
        0x18021220,
        0,
        3,
        soc_QSPI_MSPI_MSPI_STATUS_BCM88790_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_QSPI_MSPI_NEWQPr */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021210,
        0,
        2,
        soc_QSPI_MSPI_NEWQPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53570_A0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_QSPI_MSPI_NEWQP_BCM53400_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18047210,
        0,
        2,
        soc_QSPI_MSPI_NEWQP_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_QSPI_MSPI_NEWQP_BCM56450_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18027210,
        0,
        2,
        soc_QSPI_MSPI_NEWQP_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0) || defined(BCM_56560_A0) || \
    defined(BCM_56560_B0) || defined(BCM_56960_A0) || \
    defined(BCM_56965_A0) || defined(BCM_56970_A0)
    { /* SOC_REG_INT_QSPI_MSPI_NEWQP_BCM56960_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021210,
        0,
        2,
        soc_QSPI_MSPI_NEWQP_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_QSPI_MSPI_NEWQP_BCM88270_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021210,
        0,
        2,
        soc_QSPI_MSPI_NEWQP_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_QSPI_MSPI_NEWQP_BCM88375_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021210,
        0,
        2,
        soc_QSPI_MSPI_NEWQP_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_QSPI_MSPI_NEWQP_BCM88375_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021210,
        0,
        2,
        soc_QSPI_MSPI_NEWQP_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_QSPI_MSPI_NEWQP_BCM88470_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021210,
        0,
        2,
        soc_QSPI_MSPI_NEWQP_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_QSPI_MSPI_NEWQP_BCM88470_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021210,
        0,
        2,
        soc_QSPI_MSPI_NEWQP_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_QSPI_MSPI_NEWQP_BCM88675_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021210,
        0,
        2,
        soc_QSPI_MSPI_NEWQP_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_QSPI_MSPI_NEWQP_BCM88680_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021210,
        0,
        2,
        soc_QSPI_MSPI_NEWQP_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_QSPI_MSPI_NEWQP_BCM88690_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021210,
        0,
        2,
        soc_QSPI_MSPI_NEWQP_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_QSPI_MSPI_NEWQP_BCM88790_A0r */
        soc_block_list[1],
        soc_cpureg,
        1,
        0x18021210,
        0,
        2,
        soc_MSPI_NEWQP_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM00r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180212c0,
        0,
        2,
        soc_QSPI_MSPI_RXRAM00r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM01r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180212c4,
        0,
        2,
        soc_QSPI_MSPI_RXRAM01r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM02r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180212c8,
        0,
        2,
        soc_QSPI_MSPI_RXRAM02r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM03r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180212cc,
        0,
        2,
        soc_QSPI_MSPI_RXRAM03r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM04r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180212d0,
        0,
        2,
        soc_QSPI_MSPI_RXRAM04r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM05r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180212d4,
        0,
        2,
        soc_QSPI_MSPI_RXRAM05r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM06r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180212d8,
        0,
        2,
        soc_QSPI_MSPI_RXRAM06r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM07r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180212dc,
        0,
        2,
        soc_QSPI_MSPI_RXRAM07r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM08r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180212e0,
        0,
        2,
        soc_QSPI_MSPI_RXRAM08r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM09r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180212e4,
        0,
        2,
        soc_QSPI_MSPI_RXRAM09r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM10r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180212e8,
        0,
        2,
        soc_QSPI_MSPI_RXRAM10r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM11r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180212ec,
        0,
        2,
        soc_QSPI_MSPI_RXRAM11r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM12r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180212f0,
        0,
        2,
        soc_QSPI_MSPI_RXRAM12r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM13r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180212f4,
        0,
        2,
        soc_QSPI_MSPI_RXRAM13r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM14r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180212f8,
        0,
        2,
        soc_QSPI_MSPI_RXRAM14r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM15r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180212fc,
        0,
        2,
        soc_QSPI_MSPI_RXRAM15r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM16r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021300,
        0,
        2,
        soc_QSPI_MSPI_RXRAM16r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM17r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021304,
        0,
        2,
        soc_QSPI_MSPI_RXRAM17r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM18r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021308,
        0,
        2,
        soc_QSPI_MSPI_RXRAM18r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM19r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x1802130c,
        0,
        2,
        soc_QSPI_MSPI_RXRAM19r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM20r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021310,
        0,
        2,
        soc_QSPI_MSPI_RXRAM20r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM21r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021314,
        0,
        2,
        soc_QSPI_MSPI_RXRAM21r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM22r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021318,
        0,
        2,
        soc_QSPI_MSPI_RXRAM22r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM23r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x1802131c,
        0,
        2,
        soc_QSPI_MSPI_RXRAM23r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM24r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021320,
        0,
        2,
        soc_QSPI_MSPI_RXRAM24r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM25r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021324,
        0,
        2,
        soc_QSPI_MSPI_RXRAM25r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM26r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021328,
        0,
        2,
        soc_QSPI_MSPI_RXRAM26r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM27r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x1802132c,
        0,
        2,
        soc_QSPI_MSPI_RXRAM27r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM28r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021330,
        0,
        2,
        soc_QSPI_MSPI_RXRAM28r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM29r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021334,
        0,
        2,
        soc_QSPI_MSPI_RXRAM29r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM30r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021338,
        0,
        2,
        soc_QSPI_MSPI_RXRAM30r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM31r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x1802133c,
        0,
        2,
        soc_QSPI_MSPI_RXRAM31r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53570_A0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM00_BCM53400_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180472c0,
        0,
        2,
        soc_QSPI_MSPI_RXRAM00_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM00_BCM56450_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180272c0,
        0,
        2,
        soc_QSPI_MSPI_RXRAM00_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0) || defined(BCM_56560_A0) || \
    defined(BCM_56560_B0) || defined(BCM_56960_A0) || \
    defined(BCM_56965_A0) || defined(BCM_56970_A0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM00_BCM56960_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180212c0,
        0,
        2,
        soc_QSPI_MSPI_RXRAM00_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM00_BCM88270_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180212c0,
        0,
        2,
        soc_QSPI_MSPI_RXRAM00_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM00_BCM88375_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180212c0,
        0,
        2,
        soc_QSPI_MSPI_RXRAM00_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM00_BCM88375_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180212c0,
        0,
        2,
        soc_QSPI_MSPI_RXRAM00_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM00_BCM88470_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180212c0,
        0,
        2,
        soc_QSPI_MSPI_RXRAM00_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM00_BCM88470_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180212c0,
        0,
        2,
        soc_QSPI_MSPI_RXRAM00_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM00_BCM88675_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180212c0,
        0,
        2,
        soc_QSPI_MSPI_RXRAM00_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM00_BCM88680_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180212c0,
        0,
        2,
        soc_QSPI_MSPI_RXRAM00_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM00_BCM88690_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180212c0,
        0,
        2,
        soc_QSPI_MSPI_RXRAM00_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM00_BCM88790_A0r */
        soc_block_list[1],
        soc_cpureg,
        1,
        0x180212c0,
        0,
        2,
        soc_MSPI_RXRAM_00_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53570_A0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM01_BCM53400_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180472c4,
        0,
        2,
        soc_QSPI_MSPI_RXRAM00_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM01_BCM56450_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180272c4,
        0,
        2,
        soc_QSPI_MSPI_RXRAM00_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0) || defined(BCM_56560_A0) || \
    defined(BCM_56560_B0) || defined(BCM_56960_A0) || \
    defined(BCM_56965_A0) || defined(BCM_56970_A0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM01_BCM56960_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180212c4,
        0,
        2,
        soc_QSPI_MSPI_RXRAM00_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM01_BCM88270_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180212c4,
        0,
        2,
        soc_QSPI_MSPI_RXRAM01_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM01_BCM88375_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180212c4,
        0,
        2,
        soc_QSPI_MSPI_RXRAM01_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM01_BCM88375_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180212c4,
        0,
        2,
        soc_QSPI_MSPI_RXRAM01_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM01_BCM88470_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180212c4,
        0,
        2,
        soc_QSPI_MSPI_RXRAM01_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM01_BCM88470_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180212c4,
        0,
        2,
        soc_QSPI_MSPI_RXRAM01_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM01_BCM88675_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180212c4,
        0,
        2,
        soc_QSPI_MSPI_RXRAM01_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM01_BCM88680_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180212c4,
        0,
        2,
        soc_QSPI_MSPI_RXRAM01_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM01_BCM88690_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180212c4,
        0,
        2,
        soc_QSPI_MSPI_RXRAM01_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM01_BCM88790_A0r */
        soc_block_list[1],
        soc_cpureg,
        1,
        0x180212c4,
        0,
        2,
        soc_MSPI_RXRAM_00_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53570_A0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM02_BCM53400_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180472c8,
        0,
        2,
        soc_QSPI_MSPI_RXRAM00_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM02_BCM56450_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180272c8,
        0,
        2,
        soc_QSPI_MSPI_RXRAM00_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0) || defined(BCM_56560_A0) || \
    defined(BCM_56560_B0) || defined(BCM_56960_A0) || \
    defined(BCM_56965_A0) || defined(BCM_56970_A0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM02_BCM56960_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180212c8,
        0,
        2,
        soc_QSPI_MSPI_RXRAM00_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM02_BCM88270_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180212c8,
        0,
        2,
        soc_QSPI_MSPI_RXRAM02_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM02_BCM88375_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180212c8,
        0,
        2,
        soc_QSPI_MSPI_RXRAM02_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM02_BCM88375_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180212c8,
        0,
        2,
        soc_QSPI_MSPI_RXRAM02_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM02_BCM88470_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180212c8,
        0,
        2,
        soc_QSPI_MSPI_RXRAM02_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM02_BCM88470_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180212c8,
        0,
        2,
        soc_QSPI_MSPI_RXRAM02_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM02_BCM88675_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180212c8,
        0,
        2,
        soc_QSPI_MSPI_RXRAM02_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM02_BCM88680_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180212c8,
        0,
        2,
        soc_QSPI_MSPI_RXRAM02_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM02_BCM88690_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180212c8,
        0,
        2,
        soc_QSPI_MSPI_RXRAM02_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM02_BCM88790_A0r */
        soc_block_list[1],
        soc_cpureg,
        1,
        0x180212c8,
        0,
        2,
        soc_MSPI_RXRAM_00_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53570_A0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM03_BCM53400_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180472cc,
        0,
        2,
        soc_QSPI_MSPI_RXRAM00_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM03_BCM56450_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180272cc,
        0,
        2,
        soc_QSPI_MSPI_RXRAM00_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0) || defined(BCM_56560_A0) || \
    defined(BCM_56560_B0) || defined(BCM_56960_A0) || \
    defined(BCM_56965_A0) || defined(BCM_56970_A0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM03_BCM56960_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180212cc,
        0,
        2,
        soc_QSPI_MSPI_RXRAM00_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM03_BCM88270_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180212cc,
        0,
        2,
        soc_QSPI_MSPI_RXRAM03_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM03_BCM88375_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180212cc,
        0,
        2,
        soc_QSPI_MSPI_RXRAM03_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM03_BCM88375_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180212cc,
        0,
        2,
        soc_QSPI_MSPI_RXRAM03_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM03_BCM88470_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180212cc,
        0,
        2,
        soc_QSPI_MSPI_RXRAM03_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM03_BCM88470_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180212cc,
        0,
        2,
        soc_QSPI_MSPI_RXRAM03_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM03_BCM88675_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180212cc,
        0,
        2,
        soc_QSPI_MSPI_RXRAM03_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM03_BCM88680_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180212cc,
        0,
        2,
        soc_QSPI_MSPI_RXRAM03_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM03_BCM88690_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180212cc,
        0,
        2,
        soc_QSPI_MSPI_RXRAM03_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM03_BCM88790_A0r */
        soc_block_list[1],
        soc_cpureg,
        1,
        0x180212cc,
        0,
        2,
        soc_MSPI_RXRAM_00_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53570_A0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM04_BCM53400_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180472d0,
        0,
        2,
        soc_QSPI_MSPI_RXRAM00_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM04_BCM56450_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180272d0,
        0,
        2,
        soc_QSPI_MSPI_RXRAM00_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0) || defined(BCM_56560_A0) || \
    defined(BCM_56560_B0) || defined(BCM_56960_A0) || \
    defined(BCM_56965_A0) || defined(BCM_56970_A0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM04_BCM56960_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180212d0,
        0,
        2,
        soc_QSPI_MSPI_RXRAM00_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM04_BCM88270_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180212d0,
        0,
        2,
        soc_QSPI_MSPI_RXRAM04_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM04_BCM88375_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180212d0,
        0,
        2,
        soc_QSPI_MSPI_RXRAM04_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM04_BCM88375_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180212d0,
        0,
        2,
        soc_QSPI_MSPI_RXRAM04_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM04_BCM88470_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180212d0,
        0,
        2,
        soc_QSPI_MSPI_RXRAM04_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM04_BCM88470_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180212d0,
        0,
        2,
        soc_QSPI_MSPI_RXRAM04_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM04_BCM88675_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180212d0,
        0,
        2,
        soc_QSPI_MSPI_RXRAM04_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM04_BCM88680_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180212d0,
        0,
        2,
        soc_QSPI_MSPI_RXRAM04_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM04_BCM88690_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180212d0,
        0,
        2,
        soc_QSPI_MSPI_RXRAM04_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM04_BCM88790_A0r */
        soc_block_list[1],
        soc_cpureg,
        1,
        0x180212d0,
        0,
        2,
        soc_MSPI_RXRAM_00_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53570_A0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM05_BCM53400_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180472d4,
        0,
        2,
        soc_QSPI_MSPI_RXRAM00_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM05_BCM56450_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180272d4,
        0,
        2,
        soc_QSPI_MSPI_RXRAM00_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0) || defined(BCM_56560_A0) || \
    defined(BCM_56560_B0) || defined(BCM_56960_A0) || \
    defined(BCM_56965_A0) || defined(BCM_56970_A0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM05_BCM56960_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180212d4,
        0,
        2,
        soc_QSPI_MSPI_RXRAM00_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM05_BCM88270_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180212d4,
        0,
        2,
        soc_QSPI_MSPI_RXRAM05_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM05_BCM88375_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180212d4,
        0,
        2,
        soc_QSPI_MSPI_RXRAM05_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM05_BCM88375_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180212d4,
        0,
        2,
        soc_QSPI_MSPI_RXRAM05_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM05_BCM88470_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180212d4,
        0,
        2,
        soc_QSPI_MSPI_RXRAM05_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM05_BCM88470_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180212d4,
        0,
        2,
        soc_QSPI_MSPI_RXRAM05_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM05_BCM88675_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180212d4,
        0,
        2,
        soc_QSPI_MSPI_RXRAM05_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM05_BCM88680_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180212d4,
        0,
        2,
        soc_QSPI_MSPI_RXRAM05_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM05_BCM88690_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180212d4,
        0,
        2,
        soc_QSPI_MSPI_RXRAM05_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM05_BCM88790_A0r */
        soc_block_list[1],
        soc_cpureg,
        1,
        0x180212d4,
        0,
        2,
        soc_MSPI_RXRAM_00_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53570_A0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM06_BCM53400_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180472d8,
        0,
        2,
        soc_QSPI_MSPI_RXRAM00_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM06_BCM56450_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180272d8,
        0,
        2,
        soc_QSPI_MSPI_RXRAM00_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0) || defined(BCM_56560_A0) || \
    defined(BCM_56560_B0) || defined(BCM_56960_A0) || \
    defined(BCM_56965_A0) || defined(BCM_56970_A0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM06_BCM56960_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180212d8,
        0,
        2,
        soc_QSPI_MSPI_RXRAM00_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM06_BCM88270_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180212d8,
        0,
        2,
        soc_QSPI_MSPI_RXRAM06_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM06_BCM88375_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180212d8,
        0,
        2,
        soc_QSPI_MSPI_RXRAM06_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM06_BCM88375_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180212d8,
        0,
        2,
        soc_QSPI_MSPI_RXRAM06_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM06_BCM88470_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180212d8,
        0,
        2,
        soc_QSPI_MSPI_RXRAM06_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM06_BCM88470_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180212d8,
        0,
        2,
        soc_QSPI_MSPI_RXRAM06_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM06_BCM88675_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180212d8,
        0,
        2,
        soc_QSPI_MSPI_RXRAM06_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM06_BCM88680_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180212d8,
        0,
        2,
        soc_QSPI_MSPI_RXRAM06_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM06_BCM88690_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180212d8,
        0,
        2,
        soc_QSPI_MSPI_RXRAM06_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM06_BCM88790_A0r */
        soc_block_list[1],
        soc_cpureg,
        1,
        0x180212d8,
        0,
        2,
        soc_MSPI_RXRAM_00_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53570_A0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM07_BCM53400_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180472dc,
        0,
        2,
        soc_QSPI_MSPI_RXRAM00_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM07_BCM56450_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180272dc,
        0,
        2,
        soc_QSPI_MSPI_RXRAM00_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0) || defined(BCM_56560_A0) || \
    defined(BCM_56560_B0) || defined(BCM_56960_A0) || \
    defined(BCM_56965_A0) || defined(BCM_56970_A0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM07_BCM56960_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180212dc,
        0,
        2,
        soc_QSPI_MSPI_RXRAM00_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM07_BCM88270_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180212dc,
        0,
        2,
        soc_QSPI_MSPI_RXRAM07_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM07_BCM88375_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180212dc,
        0,
        2,
        soc_QSPI_MSPI_RXRAM07_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM07_BCM88375_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180212dc,
        0,
        2,
        soc_QSPI_MSPI_RXRAM07_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM07_BCM88470_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180212dc,
        0,
        2,
        soc_QSPI_MSPI_RXRAM07_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM07_BCM88470_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180212dc,
        0,
        2,
        soc_QSPI_MSPI_RXRAM07_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM07_BCM88675_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180212dc,
        0,
        2,
        soc_QSPI_MSPI_RXRAM07_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM07_BCM88680_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180212dc,
        0,
        2,
        soc_QSPI_MSPI_RXRAM07_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM07_BCM88690_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180212dc,
        0,
        2,
        soc_QSPI_MSPI_RXRAM07_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM07_BCM88790_A0r */
        soc_block_list[1],
        soc_cpureg,
        1,
        0x180212dc,
        0,
        2,
        soc_MSPI_RXRAM_00_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53570_A0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM08_BCM53400_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180472e0,
        0,
        2,
        soc_QSPI_MSPI_RXRAM00_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM08_BCM56450_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180272e0,
        0,
        2,
        soc_QSPI_MSPI_RXRAM00_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0) || defined(BCM_56560_A0) || \
    defined(BCM_56560_B0) || defined(BCM_56960_A0) || \
    defined(BCM_56965_A0) || defined(BCM_56970_A0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM08_BCM56960_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180212e0,
        0,
        2,
        soc_QSPI_MSPI_RXRAM00_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM08_BCM88270_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180212e0,
        0,
        2,
        soc_QSPI_MSPI_RXRAM08_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM08_BCM88375_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180212e0,
        0,
        2,
        soc_QSPI_MSPI_RXRAM08_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM08_BCM88375_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180212e0,
        0,
        2,
        soc_QSPI_MSPI_RXRAM08_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM08_BCM88470_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180212e0,
        0,
        2,
        soc_QSPI_MSPI_RXRAM08_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM08_BCM88470_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180212e0,
        0,
        2,
        soc_QSPI_MSPI_RXRAM08_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM08_BCM88675_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180212e0,
        0,
        2,
        soc_QSPI_MSPI_RXRAM08_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM08_BCM88680_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180212e0,
        0,
        2,
        soc_QSPI_MSPI_RXRAM08_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM08_BCM88690_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180212e0,
        0,
        2,
        soc_QSPI_MSPI_RXRAM08_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM08_BCM88790_A0r */
        soc_block_list[1],
        soc_cpureg,
        1,
        0x180212e0,
        0,
        2,
        soc_MSPI_RXRAM_00_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53570_A0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM09_BCM53400_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180472e4,
        0,
        2,
        soc_QSPI_MSPI_RXRAM00_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM09_BCM56450_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180272e4,
        0,
        2,
        soc_QSPI_MSPI_RXRAM00_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0) || defined(BCM_56560_A0) || \
    defined(BCM_56560_B0) || defined(BCM_56960_A0) || \
    defined(BCM_56965_A0) || defined(BCM_56970_A0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM09_BCM56960_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180212e4,
        0,
        2,
        soc_QSPI_MSPI_RXRAM00_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM09_BCM88270_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180212e4,
        0,
        2,
        soc_QSPI_MSPI_RXRAM09_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM09_BCM88375_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180212e4,
        0,
        2,
        soc_QSPI_MSPI_RXRAM09_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM09_BCM88375_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180212e4,
        0,
        2,
        soc_QSPI_MSPI_RXRAM09_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM09_BCM88470_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180212e4,
        0,
        2,
        soc_QSPI_MSPI_RXRAM09_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM09_BCM88470_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180212e4,
        0,
        2,
        soc_QSPI_MSPI_RXRAM09_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM09_BCM88675_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180212e4,
        0,
        2,
        soc_QSPI_MSPI_RXRAM09_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM09_BCM88680_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180212e4,
        0,
        2,
        soc_QSPI_MSPI_RXRAM09_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM09_BCM88690_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180212e4,
        0,
        2,
        soc_QSPI_MSPI_RXRAM09_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM09_BCM88790_A0r */
        soc_block_list[1],
        soc_cpureg,
        1,
        0x180212e4,
        0,
        2,
        soc_MSPI_RXRAM_00_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53570_A0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM10_BCM53400_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180472e8,
        0,
        2,
        soc_QSPI_MSPI_RXRAM00_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM10_BCM56450_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180272e8,
        0,
        2,
        soc_QSPI_MSPI_RXRAM00_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0) || defined(BCM_56560_A0) || \
    defined(BCM_56560_B0) || defined(BCM_56960_A0) || \
    defined(BCM_56965_A0) || defined(BCM_56970_A0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM10_BCM56960_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180212e8,
        0,
        2,
        soc_QSPI_MSPI_RXRAM00_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM10_BCM88270_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180212e8,
        0,
        2,
        soc_QSPI_MSPI_RXRAM10_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM10_BCM88375_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180212e8,
        0,
        2,
        soc_QSPI_MSPI_RXRAM10_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM10_BCM88375_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180212e8,
        0,
        2,
        soc_QSPI_MSPI_RXRAM10_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM10_BCM88470_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180212e8,
        0,
        2,
        soc_QSPI_MSPI_RXRAM10_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM10_BCM88470_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180212e8,
        0,
        2,
        soc_QSPI_MSPI_RXRAM10_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM10_BCM88675_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180212e8,
        0,
        2,
        soc_QSPI_MSPI_RXRAM10_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM10_BCM88680_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180212e8,
        0,
        2,
        soc_QSPI_MSPI_RXRAM10_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM10_BCM88690_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180212e8,
        0,
        2,
        soc_QSPI_MSPI_RXRAM10_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM10_BCM88790_A0r */
        soc_block_list[1],
        soc_cpureg,
        1,
        0x180212e8,
        0,
        2,
        soc_MSPI_RXRAM_00_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53570_A0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM11_BCM53400_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180472ec,
        0,
        2,
        soc_QSPI_MSPI_RXRAM00_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM11_BCM56450_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180272ec,
        0,
        2,
        soc_QSPI_MSPI_RXRAM00_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0) || defined(BCM_56560_A0) || \
    defined(BCM_56560_B0) || defined(BCM_56960_A0) || \
    defined(BCM_56965_A0) || defined(BCM_56970_A0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM11_BCM56960_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180212ec,
        0,
        2,
        soc_QSPI_MSPI_RXRAM00_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM11_BCM88270_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180212ec,
        0,
        2,
        soc_QSPI_MSPI_RXRAM11_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM11_BCM88375_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180212ec,
        0,
        2,
        soc_QSPI_MSPI_RXRAM11_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM11_BCM88375_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180212ec,
        0,
        2,
        soc_QSPI_MSPI_RXRAM11_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM11_BCM88470_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180212ec,
        0,
        2,
        soc_QSPI_MSPI_RXRAM11_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM11_BCM88470_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180212ec,
        0,
        2,
        soc_QSPI_MSPI_RXRAM11_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM11_BCM88675_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180212ec,
        0,
        2,
        soc_QSPI_MSPI_RXRAM11_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM11_BCM88680_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180212ec,
        0,
        2,
        soc_QSPI_MSPI_RXRAM11_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM11_BCM88690_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180212ec,
        0,
        2,
        soc_QSPI_MSPI_RXRAM11_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM11_BCM88790_A0r */
        soc_block_list[1],
        soc_cpureg,
        1,
        0x180212ec,
        0,
        2,
        soc_MSPI_RXRAM_00_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53570_A0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM12_BCM53400_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180472f0,
        0,
        2,
        soc_QSPI_MSPI_RXRAM00_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM12_BCM56450_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180272f0,
        0,
        2,
        soc_QSPI_MSPI_RXRAM00_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0) || defined(BCM_56560_A0) || \
    defined(BCM_56560_B0) || defined(BCM_56960_A0) || \
    defined(BCM_56965_A0) || defined(BCM_56970_A0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM12_BCM56960_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180212f0,
        0,
        2,
        soc_QSPI_MSPI_RXRAM00_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM12_BCM88270_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180212f0,
        0,
        2,
        soc_QSPI_MSPI_RXRAM12_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM12_BCM88375_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180212f0,
        0,
        2,
        soc_QSPI_MSPI_RXRAM12_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM12_BCM88375_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180212f0,
        0,
        2,
        soc_QSPI_MSPI_RXRAM12_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM12_BCM88470_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180212f0,
        0,
        2,
        soc_QSPI_MSPI_RXRAM12_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM12_BCM88470_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180212f0,
        0,
        2,
        soc_QSPI_MSPI_RXRAM12_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM12_BCM88675_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180212f0,
        0,
        2,
        soc_QSPI_MSPI_RXRAM12_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM12_BCM88680_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180212f0,
        0,
        2,
        soc_QSPI_MSPI_RXRAM12_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM12_BCM88690_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180212f0,
        0,
        2,
        soc_QSPI_MSPI_RXRAM12_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM12_BCM88790_A0r */
        soc_block_list[1],
        soc_cpureg,
        1,
        0x180212f0,
        0,
        2,
        soc_MSPI_RXRAM_00_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53570_A0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM13_BCM53400_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180472f4,
        0,
        2,
        soc_QSPI_MSPI_RXRAM00_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM13_BCM56450_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180272f4,
        0,
        2,
        soc_QSPI_MSPI_RXRAM00_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0) || defined(BCM_56560_A0) || \
    defined(BCM_56560_B0) || defined(BCM_56960_A0) || \
    defined(BCM_56965_A0) || defined(BCM_56970_A0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM13_BCM56960_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180212f4,
        0,
        2,
        soc_QSPI_MSPI_RXRAM00_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM13_BCM88270_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180212f4,
        0,
        2,
        soc_QSPI_MSPI_RXRAM13_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM13_BCM88375_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180212f4,
        0,
        2,
        soc_QSPI_MSPI_RXRAM13_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM13_BCM88375_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180212f4,
        0,
        2,
        soc_QSPI_MSPI_RXRAM13_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM13_BCM88470_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180212f4,
        0,
        2,
        soc_QSPI_MSPI_RXRAM13_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM13_BCM88470_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180212f4,
        0,
        2,
        soc_QSPI_MSPI_RXRAM13_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM13_BCM88675_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180212f4,
        0,
        2,
        soc_QSPI_MSPI_RXRAM13_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM13_BCM88680_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180212f4,
        0,
        2,
        soc_QSPI_MSPI_RXRAM13_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM13_BCM88690_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180212f4,
        0,
        2,
        soc_QSPI_MSPI_RXRAM13_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM13_BCM88790_A0r */
        soc_block_list[1],
        soc_cpureg,
        1,
        0x180212f4,
        0,
        2,
        soc_MSPI_RXRAM_00_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53570_A0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM14_BCM53400_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180472f8,
        0,
        2,
        soc_QSPI_MSPI_RXRAM00_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM14_BCM56450_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180272f8,
        0,
        2,
        soc_QSPI_MSPI_RXRAM00_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0) || defined(BCM_56560_A0) || \
    defined(BCM_56560_B0) || defined(BCM_56960_A0) || \
    defined(BCM_56965_A0) || defined(BCM_56970_A0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM14_BCM56960_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180212f8,
        0,
        2,
        soc_QSPI_MSPI_RXRAM00_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM14_BCM88270_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180212f8,
        0,
        2,
        soc_QSPI_MSPI_RXRAM14_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM14_BCM88375_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180212f8,
        0,
        2,
        soc_QSPI_MSPI_RXRAM14_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM14_BCM88375_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180212f8,
        0,
        2,
        soc_QSPI_MSPI_RXRAM14_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM14_BCM88470_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180212f8,
        0,
        2,
        soc_QSPI_MSPI_RXRAM14_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM14_BCM88470_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180212f8,
        0,
        2,
        soc_QSPI_MSPI_RXRAM14_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM14_BCM88675_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180212f8,
        0,
        2,
        soc_QSPI_MSPI_RXRAM14_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM14_BCM88680_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180212f8,
        0,
        2,
        soc_QSPI_MSPI_RXRAM14_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM14_BCM88690_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180212f8,
        0,
        2,
        soc_QSPI_MSPI_RXRAM14_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM14_BCM88790_A0r */
        soc_block_list[1],
        soc_cpureg,
        1,
        0x180212f8,
        0,
        2,
        soc_MSPI_RXRAM_00_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53570_A0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM15_BCM53400_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180472fc,
        0,
        2,
        soc_QSPI_MSPI_RXRAM00_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM15_BCM56450_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180272fc,
        0,
        2,
        soc_QSPI_MSPI_RXRAM00_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0) || defined(BCM_56560_A0) || \
    defined(BCM_56560_B0) || defined(BCM_56960_A0) || \
    defined(BCM_56965_A0) || defined(BCM_56970_A0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM15_BCM56960_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180212fc,
        0,
        2,
        soc_QSPI_MSPI_RXRAM00_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM15_BCM88270_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180212fc,
        0,
        2,
        soc_QSPI_MSPI_RXRAM15_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM15_BCM88375_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180212fc,
        0,
        2,
        soc_QSPI_MSPI_RXRAM15_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM15_BCM88375_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180212fc,
        0,
        2,
        soc_QSPI_MSPI_RXRAM15_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM15_BCM88470_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180212fc,
        0,
        2,
        soc_QSPI_MSPI_RXRAM15_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM15_BCM88470_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180212fc,
        0,
        2,
        soc_QSPI_MSPI_RXRAM15_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM15_BCM88675_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180212fc,
        0,
        2,
        soc_QSPI_MSPI_RXRAM15_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM15_BCM88680_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180212fc,
        0,
        2,
        soc_QSPI_MSPI_RXRAM15_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM15_BCM88690_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180212fc,
        0,
        2,
        soc_QSPI_MSPI_RXRAM15_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM15_BCM88790_A0r */
        soc_block_list[1],
        soc_cpureg,
        1,
        0x180212fc,
        0,
        2,
        soc_MSPI_RXRAM_00_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53570_A0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM16_BCM53400_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18047300,
        0,
        2,
        soc_QSPI_MSPI_RXRAM00_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM16_BCM56450_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18027300,
        0,
        2,
        soc_QSPI_MSPI_RXRAM00_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0) || defined(BCM_56560_A0) || \
    defined(BCM_56560_B0) || defined(BCM_56960_A0) || \
    defined(BCM_56965_A0) || defined(BCM_56970_A0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM16_BCM56960_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021300,
        0,
        2,
        soc_QSPI_MSPI_RXRAM00_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM16_BCM88270_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021300,
        0,
        2,
        soc_QSPI_MSPI_RXRAM16_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM16_BCM88375_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021300,
        0,
        2,
        soc_QSPI_MSPI_RXRAM16_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM16_BCM88375_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021300,
        0,
        2,
        soc_QSPI_MSPI_RXRAM16_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM16_BCM88470_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021300,
        0,
        2,
        soc_QSPI_MSPI_RXRAM16_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM16_BCM88470_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021300,
        0,
        2,
        soc_QSPI_MSPI_RXRAM16_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM16_BCM88675_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021300,
        0,
        2,
        soc_QSPI_MSPI_RXRAM16_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM16_BCM88680_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021300,
        0,
        2,
        soc_QSPI_MSPI_RXRAM16_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM16_BCM88690_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021300,
        0,
        2,
        soc_QSPI_MSPI_RXRAM16_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM16_BCM88790_A0r */
        soc_block_list[1],
        soc_cpureg,
        1,
        0x18021300,
        0,
        2,
        soc_MSPI_RXRAM_00_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53570_A0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM17_BCM53400_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18047304,
        0,
        2,
        soc_QSPI_MSPI_RXRAM00_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM17_BCM56450_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18027304,
        0,
        2,
        soc_QSPI_MSPI_RXRAM00_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0) || defined(BCM_56560_A0) || \
    defined(BCM_56560_B0) || defined(BCM_56960_A0) || \
    defined(BCM_56965_A0) || defined(BCM_56970_A0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM17_BCM56960_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021304,
        0,
        2,
        soc_QSPI_MSPI_RXRAM00_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM17_BCM88270_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021304,
        0,
        2,
        soc_QSPI_MSPI_RXRAM17_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM17_BCM88375_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021304,
        0,
        2,
        soc_QSPI_MSPI_RXRAM17_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM17_BCM88375_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021304,
        0,
        2,
        soc_QSPI_MSPI_RXRAM17_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM17_BCM88470_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021304,
        0,
        2,
        soc_QSPI_MSPI_RXRAM17_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM17_BCM88470_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021304,
        0,
        2,
        soc_QSPI_MSPI_RXRAM17_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM17_BCM88675_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021304,
        0,
        2,
        soc_QSPI_MSPI_RXRAM17_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM17_BCM88680_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021304,
        0,
        2,
        soc_QSPI_MSPI_RXRAM17_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM17_BCM88690_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021304,
        0,
        2,
        soc_QSPI_MSPI_RXRAM17_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM17_BCM88790_A0r */
        soc_block_list[1],
        soc_cpureg,
        1,
        0x18021304,
        0,
        2,
        soc_MSPI_RXRAM_00_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53570_A0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM18_BCM53400_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18047308,
        0,
        2,
        soc_QSPI_MSPI_RXRAM00_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM18_BCM56450_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18027308,
        0,
        2,
        soc_QSPI_MSPI_RXRAM00_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0) || defined(BCM_56560_A0) || \
    defined(BCM_56560_B0) || defined(BCM_56960_A0) || \
    defined(BCM_56965_A0) || defined(BCM_56970_A0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM18_BCM56960_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021308,
        0,
        2,
        soc_QSPI_MSPI_RXRAM00_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM18_BCM88270_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021308,
        0,
        2,
        soc_QSPI_MSPI_RXRAM18_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM18_BCM88375_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021308,
        0,
        2,
        soc_QSPI_MSPI_RXRAM18_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM18_BCM88375_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021308,
        0,
        2,
        soc_QSPI_MSPI_RXRAM18_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM18_BCM88470_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021308,
        0,
        2,
        soc_QSPI_MSPI_RXRAM18_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM18_BCM88470_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021308,
        0,
        2,
        soc_QSPI_MSPI_RXRAM18_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM18_BCM88675_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021308,
        0,
        2,
        soc_QSPI_MSPI_RXRAM18_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM18_BCM88680_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021308,
        0,
        2,
        soc_QSPI_MSPI_RXRAM18_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM18_BCM88690_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021308,
        0,
        2,
        soc_QSPI_MSPI_RXRAM18_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM18_BCM88790_A0r */
        soc_block_list[1],
        soc_cpureg,
        1,
        0x18021308,
        0,
        2,
        soc_MSPI_RXRAM_00_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53570_A0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM19_BCM53400_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x1804730c,
        0,
        2,
        soc_QSPI_MSPI_RXRAM00_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM19_BCM56450_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x1802730c,
        0,
        2,
        soc_QSPI_MSPI_RXRAM00_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0) || defined(BCM_56560_A0) || \
    defined(BCM_56560_B0) || defined(BCM_56960_A0) || \
    defined(BCM_56965_A0) || defined(BCM_56970_A0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM19_BCM56960_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x1802130c,
        0,
        2,
        soc_QSPI_MSPI_RXRAM00_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM19_BCM88270_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x1802130c,
        0,
        2,
        soc_QSPI_MSPI_RXRAM19_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM19_BCM88375_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x1802130c,
        0,
        2,
        soc_QSPI_MSPI_RXRAM19_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM19_BCM88375_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x1802130c,
        0,
        2,
        soc_QSPI_MSPI_RXRAM19_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM19_BCM88470_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x1802130c,
        0,
        2,
        soc_QSPI_MSPI_RXRAM19_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM19_BCM88470_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x1802130c,
        0,
        2,
        soc_QSPI_MSPI_RXRAM19_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM19_BCM88675_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x1802130c,
        0,
        2,
        soc_QSPI_MSPI_RXRAM19_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM19_BCM88680_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x1802130c,
        0,
        2,
        soc_QSPI_MSPI_RXRAM19_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM19_BCM88690_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x1802130c,
        0,
        2,
        soc_QSPI_MSPI_RXRAM19_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM19_BCM88790_A0r */
        soc_block_list[1],
        soc_cpureg,
        1,
        0x1802130c,
        0,
        2,
        soc_MSPI_RXRAM_00_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53570_A0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM20_BCM53400_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18047310,
        0,
        2,
        soc_QSPI_MSPI_RXRAM00_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM20_BCM56450_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18027310,
        0,
        2,
        soc_QSPI_MSPI_RXRAM00_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0) || defined(BCM_56560_A0) || \
    defined(BCM_56560_B0) || defined(BCM_56960_A0) || \
    defined(BCM_56965_A0) || defined(BCM_56970_A0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM20_BCM56960_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021310,
        0,
        2,
        soc_QSPI_MSPI_RXRAM00_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM20_BCM88270_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021310,
        0,
        2,
        soc_QSPI_MSPI_RXRAM20_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM20_BCM88375_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021310,
        0,
        2,
        soc_QSPI_MSPI_RXRAM20_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM20_BCM88375_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021310,
        0,
        2,
        soc_QSPI_MSPI_RXRAM20_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM20_BCM88470_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021310,
        0,
        2,
        soc_QSPI_MSPI_RXRAM20_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM20_BCM88470_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021310,
        0,
        2,
        soc_QSPI_MSPI_RXRAM20_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM20_BCM88675_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021310,
        0,
        2,
        soc_QSPI_MSPI_RXRAM20_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM20_BCM88680_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021310,
        0,
        2,
        soc_QSPI_MSPI_RXRAM20_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM20_BCM88690_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021310,
        0,
        2,
        soc_QSPI_MSPI_RXRAM20_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM20_BCM88790_A0r */
        soc_block_list[1],
        soc_cpureg,
        1,
        0x18021310,
        0,
        2,
        soc_MSPI_RXRAM_00_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53570_A0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM21_BCM53400_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18047314,
        0,
        2,
        soc_QSPI_MSPI_RXRAM00_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM21_BCM56450_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18027314,
        0,
        2,
        soc_QSPI_MSPI_RXRAM00_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0) || defined(BCM_56560_A0) || \
    defined(BCM_56560_B0) || defined(BCM_56960_A0) || \
    defined(BCM_56965_A0) || defined(BCM_56970_A0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM21_BCM56960_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021314,
        0,
        2,
        soc_QSPI_MSPI_RXRAM00_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM21_BCM88270_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021314,
        0,
        2,
        soc_QSPI_MSPI_RXRAM21_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM21_BCM88375_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021314,
        0,
        2,
        soc_QSPI_MSPI_RXRAM21_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM21_BCM88375_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021314,
        0,
        2,
        soc_QSPI_MSPI_RXRAM21_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM21_BCM88470_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021314,
        0,
        2,
        soc_QSPI_MSPI_RXRAM21_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM21_BCM88470_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021314,
        0,
        2,
        soc_QSPI_MSPI_RXRAM21_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM21_BCM88675_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021314,
        0,
        2,
        soc_QSPI_MSPI_RXRAM21_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM21_BCM88680_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021314,
        0,
        2,
        soc_QSPI_MSPI_RXRAM21_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM21_BCM88690_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021314,
        0,
        2,
        soc_QSPI_MSPI_RXRAM21_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM21_BCM88790_A0r */
        soc_block_list[1],
        soc_cpureg,
        1,
        0x18021314,
        0,
        2,
        soc_MSPI_RXRAM_00_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53570_A0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM22_BCM53400_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18047318,
        0,
        2,
        soc_QSPI_MSPI_RXRAM00_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM22_BCM56450_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18027318,
        0,
        2,
        soc_QSPI_MSPI_RXRAM00_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0) || defined(BCM_56560_A0) || \
    defined(BCM_56560_B0) || defined(BCM_56960_A0) || \
    defined(BCM_56965_A0) || defined(BCM_56970_A0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM22_BCM56960_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021318,
        0,
        2,
        soc_QSPI_MSPI_RXRAM00_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM22_BCM88270_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021318,
        0,
        2,
        soc_QSPI_MSPI_RXRAM22_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM22_BCM88375_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021318,
        0,
        2,
        soc_QSPI_MSPI_RXRAM22_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM22_BCM88375_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021318,
        0,
        2,
        soc_QSPI_MSPI_RXRAM22_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM22_BCM88470_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021318,
        0,
        2,
        soc_QSPI_MSPI_RXRAM22_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM22_BCM88470_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021318,
        0,
        2,
        soc_QSPI_MSPI_RXRAM22_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM22_BCM88675_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021318,
        0,
        2,
        soc_QSPI_MSPI_RXRAM22_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM22_BCM88680_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021318,
        0,
        2,
        soc_QSPI_MSPI_RXRAM22_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM22_BCM88690_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021318,
        0,
        2,
        soc_QSPI_MSPI_RXRAM22_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM22_BCM88790_A0r */
        soc_block_list[1],
        soc_cpureg,
        1,
        0x18021318,
        0,
        2,
        soc_MSPI_RXRAM_00_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53570_A0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM23_BCM53400_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x1804731c,
        0,
        2,
        soc_QSPI_MSPI_RXRAM00_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM23_BCM56450_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x1802731c,
        0,
        2,
        soc_QSPI_MSPI_RXRAM00_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0) || defined(BCM_56560_A0) || \
    defined(BCM_56560_B0) || defined(BCM_56960_A0) || \
    defined(BCM_56965_A0) || defined(BCM_56970_A0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM23_BCM56960_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x1802131c,
        0,
        2,
        soc_QSPI_MSPI_RXRAM00_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM23_BCM88270_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x1802131c,
        0,
        2,
        soc_QSPI_MSPI_RXRAM23_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM23_BCM88375_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x1802131c,
        0,
        2,
        soc_QSPI_MSPI_RXRAM23_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM23_BCM88375_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x1802131c,
        0,
        2,
        soc_QSPI_MSPI_RXRAM23_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM23_BCM88470_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x1802131c,
        0,
        2,
        soc_QSPI_MSPI_RXRAM23_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM23_BCM88470_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x1802131c,
        0,
        2,
        soc_QSPI_MSPI_RXRAM23_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM23_BCM88675_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x1802131c,
        0,
        2,
        soc_QSPI_MSPI_RXRAM23_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM23_BCM88680_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x1802131c,
        0,
        2,
        soc_QSPI_MSPI_RXRAM23_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM23_BCM88690_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x1802131c,
        0,
        2,
        soc_QSPI_MSPI_RXRAM23_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM23_BCM88790_A0r */
        soc_block_list[1],
        soc_cpureg,
        1,
        0x1802131c,
        0,
        2,
        soc_MSPI_RXRAM_00_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53570_A0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM24_BCM53400_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18047320,
        0,
        2,
        soc_QSPI_MSPI_RXRAM00_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM24_BCM56450_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18027320,
        0,
        2,
        soc_QSPI_MSPI_RXRAM00_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0) || defined(BCM_56560_A0) || \
    defined(BCM_56560_B0) || defined(BCM_56960_A0) || \
    defined(BCM_56965_A0) || defined(BCM_56970_A0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM24_BCM56960_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021320,
        0,
        2,
        soc_QSPI_MSPI_RXRAM00_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM24_BCM88270_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021320,
        0,
        2,
        soc_QSPI_MSPI_RXRAM24_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM24_BCM88375_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021320,
        0,
        2,
        soc_QSPI_MSPI_RXRAM24_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM24_BCM88375_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021320,
        0,
        2,
        soc_QSPI_MSPI_RXRAM24_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM24_BCM88470_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021320,
        0,
        2,
        soc_QSPI_MSPI_RXRAM24_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM24_BCM88470_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021320,
        0,
        2,
        soc_QSPI_MSPI_RXRAM24_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM24_BCM88675_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021320,
        0,
        2,
        soc_QSPI_MSPI_RXRAM24_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM24_BCM88680_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021320,
        0,
        2,
        soc_QSPI_MSPI_RXRAM24_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM24_BCM88690_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021320,
        0,
        2,
        soc_QSPI_MSPI_RXRAM24_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM24_BCM88790_A0r */
        soc_block_list[1],
        soc_cpureg,
        1,
        0x18021320,
        0,
        2,
        soc_MSPI_RXRAM_00_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53570_A0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM25_BCM53400_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18047324,
        0,
        2,
        soc_QSPI_MSPI_RXRAM00_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM25_BCM56450_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18027324,
        0,
        2,
        soc_QSPI_MSPI_RXRAM00_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0) || defined(BCM_56560_A0) || \
    defined(BCM_56560_B0) || defined(BCM_56960_A0) || \
    defined(BCM_56965_A0) || defined(BCM_56970_A0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM25_BCM56960_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021324,
        0,
        2,
        soc_QSPI_MSPI_RXRAM00_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM25_BCM88270_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021324,
        0,
        2,
        soc_QSPI_MSPI_RXRAM25_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM25_BCM88375_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021324,
        0,
        2,
        soc_QSPI_MSPI_RXRAM25_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM25_BCM88375_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021324,
        0,
        2,
        soc_QSPI_MSPI_RXRAM25_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM25_BCM88470_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021324,
        0,
        2,
        soc_QSPI_MSPI_RXRAM25_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM25_BCM88470_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021324,
        0,
        2,
        soc_QSPI_MSPI_RXRAM25_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM25_BCM88675_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021324,
        0,
        2,
        soc_QSPI_MSPI_RXRAM25_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM25_BCM88680_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021324,
        0,
        2,
        soc_QSPI_MSPI_RXRAM25_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM25_BCM88690_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021324,
        0,
        2,
        soc_QSPI_MSPI_RXRAM25_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM25_BCM88790_A0r */
        soc_block_list[1],
        soc_cpureg,
        1,
        0x18021324,
        0,
        2,
        soc_MSPI_RXRAM_00_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53570_A0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM26_BCM53400_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18047328,
        0,
        2,
        soc_QSPI_MSPI_RXRAM00_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM26_BCM56450_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18027328,
        0,
        2,
        soc_QSPI_MSPI_RXRAM00_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0) || defined(BCM_56560_A0) || \
    defined(BCM_56560_B0) || defined(BCM_56960_A0) || \
    defined(BCM_56965_A0) || defined(BCM_56970_A0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM26_BCM56960_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021328,
        0,
        2,
        soc_QSPI_MSPI_RXRAM00_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM26_BCM88270_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021328,
        0,
        2,
        soc_QSPI_MSPI_RXRAM26_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM26_BCM88375_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021328,
        0,
        2,
        soc_QSPI_MSPI_RXRAM26_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM26_BCM88375_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021328,
        0,
        2,
        soc_QSPI_MSPI_RXRAM26_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM26_BCM88470_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021328,
        0,
        2,
        soc_QSPI_MSPI_RXRAM26_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM26_BCM88470_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021328,
        0,
        2,
        soc_QSPI_MSPI_RXRAM26_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM26_BCM88675_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021328,
        0,
        2,
        soc_QSPI_MSPI_RXRAM26_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM26_BCM88680_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021328,
        0,
        2,
        soc_QSPI_MSPI_RXRAM26_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM26_BCM88690_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021328,
        0,
        2,
        soc_QSPI_MSPI_RXRAM26_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM26_BCM88790_A0r */
        soc_block_list[1],
        soc_cpureg,
        1,
        0x18021328,
        0,
        2,
        soc_MSPI_RXRAM_00_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53570_A0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM27_BCM53400_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x1804732c,
        0,
        2,
        soc_QSPI_MSPI_RXRAM00_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM27_BCM56450_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x1802732c,
        0,
        2,
        soc_QSPI_MSPI_RXRAM00_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0) || defined(BCM_56560_A0) || \
    defined(BCM_56560_B0) || defined(BCM_56960_A0) || \
    defined(BCM_56965_A0) || defined(BCM_56970_A0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM27_BCM56960_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x1802132c,
        0,
        2,
        soc_QSPI_MSPI_RXRAM00_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM27_BCM88270_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x1802132c,
        0,
        2,
        soc_QSPI_MSPI_RXRAM27_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM27_BCM88375_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x1802132c,
        0,
        2,
        soc_QSPI_MSPI_RXRAM27_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM27_BCM88375_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x1802132c,
        0,
        2,
        soc_QSPI_MSPI_RXRAM27_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM27_BCM88470_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x1802132c,
        0,
        2,
        soc_QSPI_MSPI_RXRAM27_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM27_BCM88470_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x1802132c,
        0,
        2,
        soc_QSPI_MSPI_RXRAM27_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM27_BCM88675_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x1802132c,
        0,
        2,
        soc_QSPI_MSPI_RXRAM27_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM27_BCM88680_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x1802132c,
        0,
        2,
        soc_QSPI_MSPI_RXRAM27_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM27_BCM88690_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x1802132c,
        0,
        2,
        soc_QSPI_MSPI_RXRAM27_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM27_BCM88790_A0r */
        soc_block_list[1],
        soc_cpureg,
        1,
        0x1802132c,
        0,
        2,
        soc_MSPI_RXRAM_00_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53570_A0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM28_BCM53400_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18047330,
        0,
        2,
        soc_QSPI_MSPI_RXRAM00_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM28_BCM56450_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18027330,
        0,
        2,
        soc_QSPI_MSPI_RXRAM00_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0) || defined(BCM_56560_A0) || \
    defined(BCM_56560_B0) || defined(BCM_56960_A0) || \
    defined(BCM_56965_A0) || defined(BCM_56970_A0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM28_BCM56960_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021330,
        0,
        2,
        soc_QSPI_MSPI_RXRAM00_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM28_BCM88270_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021330,
        0,
        2,
        soc_QSPI_MSPI_RXRAM28_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM28_BCM88375_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021330,
        0,
        2,
        soc_QSPI_MSPI_RXRAM28_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM28_BCM88375_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021330,
        0,
        2,
        soc_QSPI_MSPI_RXRAM28_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM28_BCM88470_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021330,
        0,
        2,
        soc_QSPI_MSPI_RXRAM28_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM28_BCM88470_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021330,
        0,
        2,
        soc_QSPI_MSPI_RXRAM28_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM28_BCM88675_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021330,
        0,
        2,
        soc_QSPI_MSPI_RXRAM28_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM28_BCM88680_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021330,
        0,
        2,
        soc_QSPI_MSPI_RXRAM28_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM28_BCM88690_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021330,
        0,
        2,
        soc_QSPI_MSPI_RXRAM28_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM28_BCM88790_A0r */
        soc_block_list[1],
        soc_cpureg,
        1,
        0x18021330,
        0,
        2,
        soc_MSPI_RXRAM_00_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53570_A0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM29_BCM53400_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18047334,
        0,
        2,
        soc_QSPI_MSPI_RXRAM00_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM29_BCM56450_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18027334,
        0,
        2,
        soc_QSPI_MSPI_RXRAM00_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0) || defined(BCM_56560_A0) || \
    defined(BCM_56560_B0) || defined(BCM_56960_A0) || \
    defined(BCM_56965_A0) || defined(BCM_56970_A0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM29_BCM56960_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021334,
        0,
        2,
        soc_QSPI_MSPI_RXRAM00_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM29_BCM88270_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021334,
        0,
        2,
        soc_QSPI_MSPI_RXRAM29_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM29_BCM88375_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021334,
        0,
        2,
        soc_QSPI_MSPI_RXRAM29_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM29_BCM88375_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021334,
        0,
        2,
        soc_QSPI_MSPI_RXRAM29_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM29_BCM88470_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021334,
        0,
        2,
        soc_QSPI_MSPI_RXRAM29_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM29_BCM88470_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021334,
        0,
        2,
        soc_QSPI_MSPI_RXRAM29_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM29_BCM88675_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021334,
        0,
        2,
        soc_QSPI_MSPI_RXRAM29_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM29_BCM88680_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021334,
        0,
        2,
        soc_QSPI_MSPI_RXRAM29_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM29_BCM88690_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021334,
        0,
        2,
        soc_QSPI_MSPI_RXRAM29_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM29_BCM88790_A0r */
        soc_block_list[1],
        soc_cpureg,
        1,
        0x18021334,
        0,
        2,
        soc_MSPI_RXRAM_00_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53570_A0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM30_BCM53400_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18047338,
        0,
        2,
        soc_QSPI_MSPI_RXRAM00_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM30_BCM56450_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18027338,
        0,
        2,
        soc_QSPI_MSPI_RXRAM00_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0) || defined(BCM_56560_A0) || \
    defined(BCM_56560_B0) || defined(BCM_56960_A0) || \
    defined(BCM_56965_A0) || defined(BCM_56970_A0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM30_BCM56960_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021338,
        0,
        2,
        soc_QSPI_MSPI_RXRAM00_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM30_BCM88270_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021338,
        0,
        2,
        soc_QSPI_MSPI_RXRAM30_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM30_BCM88375_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021338,
        0,
        2,
        soc_QSPI_MSPI_RXRAM30_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM30_BCM88375_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021338,
        0,
        2,
        soc_QSPI_MSPI_RXRAM30_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM30_BCM88470_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021338,
        0,
        2,
        soc_QSPI_MSPI_RXRAM30_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM30_BCM88470_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021338,
        0,
        2,
        soc_QSPI_MSPI_RXRAM30_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM30_BCM88675_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021338,
        0,
        2,
        soc_QSPI_MSPI_RXRAM30_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM30_BCM88680_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021338,
        0,
        2,
        soc_QSPI_MSPI_RXRAM30_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM30_BCM88690_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021338,
        0,
        2,
        soc_QSPI_MSPI_RXRAM30_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM30_BCM88790_A0r */
        soc_block_list[1],
        soc_cpureg,
        1,
        0x18021338,
        0,
        2,
        soc_MSPI_RXRAM_00_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53570_A0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM31_BCM53400_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x1804733c,
        0,
        2,
        soc_QSPI_MSPI_RXRAM00_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM31_BCM56450_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x1802733c,
        0,
        2,
        soc_QSPI_MSPI_RXRAM00_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0) || defined(BCM_56560_A0) || \
    defined(BCM_56560_B0) || defined(BCM_56960_A0) || \
    defined(BCM_56965_A0) || defined(BCM_56970_A0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM31_BCM56960_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x1802133c,
        0,
        2,
        soc_QSPI_MSPI_RXRAM00_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM31_BCM88270_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x1802133c,
        0,
        2,
        soc_QSPI_MSPI_RXRAM31_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM31_BCM88375_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x1802133c,
        0,
        2,
        soc_QSPI_MSPI_RXRAM31_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM31_BCM88375_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x1802133c,
        0,
        2,
        soc_QSPI_MSPI_RXRAM31_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM31_BCM88470_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x1802133c,
        0,
        2,
        soc_QSPI_MSPI_RXRAM31_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM31_BCM88470_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x1802133c,
        0,
        2,
        soc_QSPI_MSPI_RXRAM31_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM31_BCM88675_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x1802133c,
        0,
        2,
        soc_QSPI_MSPI_RXRAM31_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM31_BCM88680_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x1802133c,
        0,
        2,
        soc_QSPI_MSPI_RXRAM31_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM31_BCM88690_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x1802133c,
        0,
        2,
        soc_QSPI_MSPI_RXRAM31_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_QSPI_MSPI_RXRAM31_BCM88790_A0r */
        soc_block_list[1],
        soc_cpureg,
        1,
        0x1802133c,
        0,
        2,
        soc_MSPI_RXRAM_00_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_QSPI_MSPI_SPCR2r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021218,
        0,
        9,
        soc_QSPI_MSPI_SPCR2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_QSPI_MSPI_SPCR0_LSBr */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021200,
        0,
        2,
        soc_QSPI_MSPI_SPCR0_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53570_A0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_QSPI_MSPI_SPCR0_LSB_BCM53400_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18047200,
        0,
        2,
        soc_QSPI_MSPI_SPCR0_LSB_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_QSPI_MSPI_SPCR0_LSB_BCM56450_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18027200,
        0,
        2,
        soc_QSPI_MSPI_SPCR0_LSB_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0) || defined(BCM_56560_A0) || \
    defined(BCM_56560_B0) || defined(BCM_56960_A0) || \
    defined(BCM_56965_A0) || defined(BCM_56970_A0)
    { /* SOC_REG_INT_QSPI_MSPI_SPCR0_LSB_BCM56960_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021200,
        0,
        2,
        soc_QSPI_MSPI_SPCR0_LSB_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_QSPI_MSPI_SPCR0_LSB_BCM88270_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021200,
        0,
        2,
        soc_QSPI_MSPI_SPCR0_LSB_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_QSPI_MSPI_SPCR0_LSB_BCM88375_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021200,
        0,
        2,
        soc_QSPI_MSPI_SPCR0_LSB_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_QSPI_MSPI_SPCR0_LSB_BCM88375_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021200,
        0,
        2,
        soc_QSPI_MSPI_SPCR0_LSB_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_QSPI_MSPI_SPCR0_LSB_BCM88470_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021200,
        0,
        2,
        soc_QSPI_MSPI_SPCR0_LSB_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_QSPI_MSPI_SPCR0_LSB_BCM88470_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021200,
        0,
        2,
        soc_QSPI_MSPI_SPCR0_LSB_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_QSPI_MSPI_SPCR0_LSB_BCM88675_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021200,
        0,
        2,
        soc_QSPI_MSPI_SPCR0_LSB_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_QSPI_MSPI_SPCR0_LSB_BCM88680_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021200,
        0,
        2,
        soc_QSPI_MSPI_SPCR0_LSB_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_QSPI_MSPI_SPCR0_LSB_BCM88690_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021200,
        0,
        2,
        soc_QSPI_MSPI_SPCR0_LSB_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_QSPI_MSPI_SPCR0_LSB_BCM88790_A0r */
        soc_block_list[1],
        soc_cpureg,
        1,
        0x18021200,
        0,
        2,
        soc_MSPI_SPCR0_LSB_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_QSPI_MSPI_SPCR0_MSBr */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021204,
        0,
        6,
        soc_QSPI_MSPI_SPCR0_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000080, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53570_A0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_QSPI_MSPI_SPCR0_MSB_BCM53400_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18047204,
        0,
        6,
        soc_QSPI_MSPI_SPCR0_MSB_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000080, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_QSPI_MSPI_SPCR0_MSB_BCM56450_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18027204,
        0,
        6,
        soc_QSPI_MSPI_SPCR0_MSB_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000080, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0) || defined(BCM_56560_A0) || \
    defined(BCM_56560_B0) || defined(BCM_56960_A0) || \
    defined(BCM_56965_A0) || defined(BCM_56970_A0)
    { /* SOC_REG_INT_QSPI_MSPI_SPCR0_MSB_BCM56960_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021204,
        0,
        6,
        soc_QSPI_MSPI_SPCR0_MSB_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000080, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_QSPI_MSPI_SPCR0_MSB_BCM88270_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021204,
        0,
        6,
        soc_QSPI_MSPI_SPCR0_MSB_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000080, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_QSPI_MSPI_SPCR0_MSB_BCM88375_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021204,
        0,
        6,
        soc_QSPI_MSPI_SPCR0_MSB_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000080, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_QSPI_MSPI_SPCR0_MSB_BCM88375_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021204,
        0,
        6,
        soc_QSPI_MSPI_SPCR0_MSB_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000080, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_QSPI_MSPI_SPCR0_MSB_BCM88470_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021204,
        0,
        6,
        soc_QSPI_MSPI_SPCR0_MSB_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000080, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_QSPI_MSPI_SPCR0_MSB_BCM88470_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021204,
        0,
        6,
        soc_QSPI_MSPI_SPCR0_MSB_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000080, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_QSPI_MSPI_SPCR0_MSB_BCM88675_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021204,
        0,
        6,
        soc_QSPI_MSPI_SPCR0_MSB_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000080, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_QSPI_MSPI_SPCR0_MSB_BCM88680_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021204,
        0,
        6,
        soc_QSPI_MSPI_SPCR0_MSB_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000080, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_QSPI_MSPI_SPCR0_MSB_BCM88690_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021204,
        0,
        6,
        soc_QSPI_MSPI_SPCR0_MSB_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000080, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_QSPI_MSPI_SPCR0_MSB_BCM88790_A0r */
        soc_block_list[1],
        soc_cpureg,
        1,
        0x18021204,
        0,
        6,
        soc_QSPI_MSPI_SPCR0_MSB_BCM88790_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000080, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_QSPI_MSPI_SPCR1_LSBr */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021208,
        0,
        2,
        soc_QSPI_MSPI_SPCR1_LSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53570_A0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_QSPI_MSPI_SPCR1_LSB_BCM53400_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18047208,
        0,
        2,
        soc_QSPI_MSPI_SPCR1_LSB_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_QSPI_MSPI_SPCR1_LSB_BCM56450_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18027208,
        0,
        2,
        soc_QSPI_MSPI_SPCR1_LSB_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0) || defined(BCM_56560_A0) || \
    defined(BCM_56560_B0) || defined(BCM_56960_A0) || \
    defined(BCM_56965_A0) || defined(BCM_56970_A0)
    { /* SOC_REG_INT_QSPI_MSPI_SPCR1_LSB_BCM56960_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021208,
        0,
        2,
        soc_QSPI_MSPI_SPCR1_LSB_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_QSPI_MSPI_SPCR1_LSB_BCM88270_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021208,
        0,
        2,
        soc_QSPI_MSPI_SPCR1_LSB_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_QSPI_MSPI_SPCR1_LSB_BCM88375_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021208,
        0,
        2,
        soc_QSPI_MSPI_SPCR1_LSB_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_QSPI_MSPI_SPCR1_LSB_BCM88375_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021208,
        0,
        2,
        soc_QSPI_MSPI_SPCR1_LSB_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_QSPI_MSPI_SPCR1_LSB_BCM88470_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021208,
        0,
        2,
        soc_QSPI_MSPI_SPCR1_LSB_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_QSPI_MSPI_SPCR1_LSB_BCM88470_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021208,
        0,
        2,
        soc_QSPI_MSPI_SPCR1_LSB_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_QSPI_MSPI_SPCR1_LSB_BCM88675_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021208,
        0,
        2,
        soc_QSPI_MSPI_SPCR1_LSB_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_QSPI_MSPI_SPCR1_LSB_BCM88680_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021208,
        0,
        2,
        soc_QSPI_MSPI_SPCR1_LSB_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_QSPI_MSPI_SPCR1_LSB_BCM88690_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021208,
        0,
        2,
        soc_QSPI_MSPI_SPCR1_LSB_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_QSPI_MSPI_SPCR1_LSB_BCM88790_A0r */
        soc_block_list[1],
        soc_cpureg,
        1,
        0x18021208,
        0,
        2,
        soc_MSPI_SPCR1_LSB_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_QSPI_MSPI_SPCR1_MSBr */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x1802120c,
        0,
        2,
        soc_QSPI_MSPI_SPCR1_MSBr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53570_A0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_QSPI_MSPI_SPCR1_MSB_BCM53400_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x1804720c,
        0,
        2,
        soc_QSPI_MSPI_SPCR1_MSB_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_QSPI_MSPI_SPCR1_MSB_BCM56450_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x1802720c,
        0,
        2,
        soc_QSPI_MSPI_SPCR1_MSB_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0) || defined(BCM_56560_A0) || \
    defined(BCM_56560_B0) || defined(BCM_56960_A0) || \
    defined(BCM_56965_A0) || defined(BCM_56970_A0)
    { /* SOC_REG_INT_QSPI_MSPI_SPCR1_MSB_BCM56960_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x1802120c,
        0,
        2,
        soc_QSPI_MSPI_SPCR1_MSB_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_QSPI_MSPI_SPCR1_MSB_BCM88270_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x1802120c,
        0,
        2,
        soc_QSPI_MSPI_SPCR1_MSB_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_QSPI_MSPI_SPCR1_MSB_BCM88375_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x1802120c,
        0,
        2,
        soc_QSPI_MSPI_SPCR1_MSB_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_QSPI_MSPI_SPCR1_MSB_BCM88375_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x1802120c,
        0,
        2,
        soc_QSPI_MSPI_SPCR1_MSB_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_QSPI_MSPI_SPCR1_MSB_BCM88470_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x1802120c,
        0,
        2,
        soc_QSPI_MSPI_SPCR1_MSB_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_QSPI_MSPI_SPCR1_MSB_BCM88470_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x1802120c,
        0,
        2,
        soc_QSPI_MSPI_SPCR1_MSB_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_QSPI_MSPI_SPCR1_MSB_BCM88675_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x1802120c,
        0,
        2,
        soc_QSPI_MSPI_SPCR1_MSB_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_QSPI_MSPI_SPCR1_MSB_BCM88680_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x1802120c,
        0,
        2,
        soc_QSPI_MSPI_SPCR1_MSB_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_QSPI_MSPI_SPCR1_MSB_BCM88690_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x1802120c,
        0,
        2,
        soc_QSPI_MSPI_SPCR1_MSB_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_QSPI_MSPI_SPCR1_MSB_BCM88790_A0r */
        soc_block_list[1],
        soc_cpureg,
        1,
        0x1802120c,
        0,
        2,
        soc_MSPI_SPCR1_MSB_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53570_A0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_QSPI_MSPI_SPCR2_BCM53400_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18047218,
        0,
        9,
        soc_QSPI_MSPI_SPCR2_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_QSPI_MSPI_SPCR2_BCM56450_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18027218,
        0,
        9,
        soc_QSPI_MSPI_SPCR2_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0) || defined(BCM_56560_A0) || \
    defined(BCM_56560_B0) || defined(BCM_56960_A0) || \
    defined(BCM_56965_A0) || defined(BCM_56970_A0)
    { /* SOC_REG_INT_QSPI_MSPI_SPCR2_BCM56960_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021218,
        0,
        9,
        soc_QSPI_MSPI_SPCR2_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_QSPI_MSPI_SPCR2_BCM88270_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021218,
        0,
        9,
        soc_QSPI_MSPI_SPCR2_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_QSPI_MSPI_SPCR2_BCM88375_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021218,
        0,
        9,
        soc_QSPI_MSPI_SPCR2_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_QSPI_MSPI_SPCR2_BCM88375_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021218,
        0,
        9,
        soc_QSPI_MSPI_SPCR2_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_QSPI_MSPI_SPCR2_BCM88470_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021218,
        0,
        9,
        soc_QSPI_MSPI_SPCR2_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_QSPI_MSPI_SPCR2_BCM88470_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021218,
        0,
        9,
        soc_QSPI_MSPI_SPCR2_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_QSPI_MSPI_SPCR2_BCM88675_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021218,
        0,
        9,
        soc_QSPI_MSPI_SPCR2_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_QSPI_MSPI_SPCR2_BCM88680_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021218,
        0,
        9,
        soc_QSPI_MSPI_SPCR2_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_QSPI_MSPI_SPCR2_BCM88690_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021218,
        0,
        9,
        soc_QSPI_MSPI_SPCR2_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_QSPI_MSPI_SPCR2_BCM88790_A0r */
        soc_block_list[1],
        soc_cpureg,
        1,
        0x18021218,
        0,
        9,
        soc_QSPI_MSPI_SPCR2_BCM88790_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM00r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021240,
        0,
        2,
        soc_QSPI_MSPI_TXRAM00r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM01r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021244,
        0,
        2,
        soc_QSPI_MSPI_TXRAM01r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM02r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021248,
        0,
        2,
        soc_QSPI_MSPI_TXRAM02r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM03r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x1802124c,
        0,
        2,
        soc_QSPI_MSPI_TXRAM03r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM04r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021250,
        0,
        2,
        soc_QSPI_MSPI_TXRAM04r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM05r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021254,
        0,
        2,
        soc_QSPI_MSPI_TXRAM05r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM06r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021258,
        0,
        2,
        soc_QSPI_MSPI_TXRAM06r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM07r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x1802125c,
        0,
        2,
        soc_QSPI_MSPI_TXRAM07r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM08r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021260,
        0,
        2,
        soc_QSPI_MSPI_TXRAM08r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM09r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021264,
        0,
        2,
        soc_QSPI_MSPI_TXRAM09r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM10r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021268,
        0,
        2,
        soc_QSPI_MSPI_TXRAM10r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM11r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x1802126c,
        0,
        2,
        soc_QSPI_MSPI_TXRAM11r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM12r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021270,
        0,
        2,
        soc_QSPI_MSPI_TXRAM12r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM13r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021274,
        0,
        2,
        soc_QSPI_MSPI_TXRAM13r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM14r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021278,
        0,
        2,
        soc_QSPI_MSPI_TXRAM14r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM15r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x1802127c,
        0,
        2,
        soc_QSPI_MSPI_TXRAM15r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM16r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021280,
        0,
        2,
        soc_QSPI_MSPI_TXRAM16r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM17r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021284,
        0,
        2,
        soc_QSPI_MSPI_TXRAM17r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM18r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021288,
        0,
        2,
        soc_QSPI_MSPI_TXRAM18r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM19r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x1802128c,
        0,
        2,
        soc_QSPI_MSPI_TXRAM19r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM20r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021290,
        0,
        2,
        soc_QSPI_MSPI_TXRAM20r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM21r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021294,
        0,
        2,
        soc_QSPI_MSPI_TXRAM21r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM22r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021298,
        0,
        2,
        soc_QSPI_MSPI_TXRAM22r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM23r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x1802129c,
        0,
        2,
        soc_QSPI_MSPI_TXRAM23r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM24r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180212a0,
        0,
        2,
        soc_QSPI_MSPI_TXRAM24r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM25r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180212a4,
        0,
        2,
        soc_QSPI_MSPI_TXRAM25r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM26r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180212a8,
        0,
        2,
        soc_QSPI_MSPI_TXRAM26r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM27r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180212ac,
        0,
        2,
        soc_QSPI_MSPI_TXRAM27r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM28r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180212b0,
        0,
        2,
        soc_QSPI_MSPI_TXRAM28r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM29r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180212b4,
        0,
        2,
        soc_QSPI_MSPI_TXRAM29r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM30r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180212b8,
        0,
        2,
        soc_QSPI_MSPI_TXRAM30r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM31r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180212bc,
        0,
        2,
        soc_QSPI_MSPI_TXRAM31r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53570_A0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM00_BCM53400_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18047240,
        0,
        2,
        soc_QSPI_MSPI_TXRAM00_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM00_BCM56450_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18027240,
        0,
        2,
        soc_QSPI_MSPI_TXRAM00_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0) || defined(BCM_56560_A0) || \
    defined(BCM_56560_B0) || defined(BCM_56960_A0) || \
    defined(BCM_56965_A0) || defined(BCM_56970_A0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM00_BCM56960_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021240,
        0,
        2,
        soc_QSPI_MSPI_TXRAM00_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM00_BCM88270_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021240,
        0,
        2,
        soc_QSPI_MSPI_TXRAM00_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM00_BCM88375_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021240,
        0,
        2,
        soc_QSPI_MSPI_TXRAM00_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM00_BCM88375_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021240,
        0,
        2,
        soc_QSPI_MSPI_TXRAM00_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM00_BCM88470_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021240,
        0,
        2,
        soc_QSPI_MSPI_TXRAM00_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM00_BCM88470_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021240,
        0,
        2,
        soc_QSPI_MSPI_TXRAM00_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM00_BCM88675_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021240,
        0,
        2,
        soc_QSPI_MSPI_TXRAM00_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM00_BCM88680_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021240,
        0,
        2,
        soc_QSPI_MSPI_TXRAM00_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM00_BCM88690_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021240,
        0,
        2,
        soc_QSPI_MSPI_TXRAM00_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM00_BCM88790_A0r */
        soc_block_list[1],
        soc_cpureg,
        1,
        0x18021240,
        0,
        2,
        soc_MSPI_TXRAM_00_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53570_A0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM01_BCM53400_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18047244,
        0,
        2,
        soc_QSPI_MSPI_TXRAM00_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM01_BCM56450_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18027244,
        0,
        2,
        soc_QSPI_MSPI_TXRAM00_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0) || defined(BCM_56560_A0) || \
    defined(BCM_56560_B0) || defined(BCM_56960_A0) || \
    defined(BCM_56965_A0) || defined(BCM_56970_A0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM01_BCM56960_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021244,
        0,
        2,
        soc_QSPI_MSPI_TXRAM00_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM01_BCM88270_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021244,
        0,
        2,
        soc_QSPI_MSPI_TXRAM01_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM01_BCM88375_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021244,
        0,
        2,
        soc_QSPI_MSPI_TXRAM01_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM01_BCM88375_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021244,
        0,
        2,
        soc_QSPI_MSPI_TXRAM01_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM01_BCM88470_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021244,
        0,
        2,
        soc_QSPI_MSPI_TXRAM01_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM01_BCM88470_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021244,
        0,
        2,
        soc_QSPI_MSPI_TXRAM01_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM01_BCM88675_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021244,
        0,
        2,
        soc_QSPI_MSPI_TXRAM01_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM01_BCM88680_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021244,
        0,
        2,
        soc_QSPI_MSPI_TXRAM01_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM01_BCM88690_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021244,
        0,
        2,
        soc_QSPI_MSPI_TXRAM01_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM01_BCM88790_A0r */
        soc_block_list[1],
        soc_cpureg,
        1,
        0x18021244,
        0,
        2,
        soc_MSPI_TXRAM_00_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53570_A0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM02_BCM53400_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18047248,
        0,
        2,
        soc_QSPI_MSPI_TXRAM00_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM02_BCM56450_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18027248,
        0,
        2,
        soc_QSPI_MSPI_TXRAM00_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0) || defined(BCM_56560_A0) || \
    defined(BCM_56560_B0) || defined(BCM_56960_A0) || \
    defined(BCM_56965_A0) || defined(BCM_56970_A0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM02_BCM56960_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021248,
        0,
        2,
        soc_QSPI_MSPI_TXRAM00_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM02_BCM88270_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021248,
        0,
        2,
        soc_QSPI_MSPI_TXRAM02_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM02_BCM88375_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021248,
        0,
        2,
        soc_QSPI_MSPI_TXRAM02_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM02_BCM88375_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021248,
        0,
        2,
        soc_QSPI_MSPI_TXRAM02_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM02_BCM88470_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021248,
        0,
        2,
        soc_QSPI_MSPI_TXRAM02_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM02_BCM88470_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021248,
        0,
        2,
        soc_QSPI_MSPI_TXRAM02_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM02_BCM88675_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021248,
        0,
        2,
        soc_QSPI_MSPI_TXRAM02_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM02_BCM88680_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021248,
        0,
        2,
        soc_QSPI_MSPI_TXRAM02_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM02_BCM88690_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021248,
        0,
        2,
        soc_QSPI_MSPI_TXRAM02_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM02_BCM88790_A0r */
        soc_block_list[1],
        soc_cpureg,
        1,
        0x18021248,
        0,
        2,
        soc_MSPI_TXRAM_00_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53570_A0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM03_BCM53400_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x1804724c,
        0,
        2,
        soc_QSPI_MSPI_TXRAM00_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM03_BCM56450_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x1802724c,
        0,
        2,
        soc_QSPI_MSPI_TXRAM00_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0) || defined(BCM_56560_A0) || \
    defined(BCM_56560_B0) || defined(BCM_56960_A0) || \
    defined(BCM_56965_A0) || defined(BCM_56970_A0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM03_BCM56960_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x1802124c,
        0,
        2,
        soc_QSPI_MSPI_TXRAM00_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM03_BCM88270_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x1802124c,
        0,
        2,
        soc_QSPI_MSPI_TXRAM03_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM03_BCM88375_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x1802124c,
        0,
        2,
        soc_QSPI_MSPI_TXRAM03_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM03_BCM88375_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x1802124c,
        0,
        2,
        soc_QSPI_MSPI_TXRAM03_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM03_BCM88470_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x1802124c,
        0,
        2,
        soc_QSPI_MSPI_TXRAM03_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM03_BCM88470_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x1802124c,
        0,
        2,
        soc_QSPI_MSPI_TXRAM03_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM03_BCM88675_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x1802124c,
        0,
        2,
        soc_QSPI_MSPI_TXRAM03_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM03_BCM88680_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x1802124c,
        0,
        2,
        soc_QSPI_MSPI_TXRAM03_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM03_BCM88690_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x1802124c,
        0,
        2,
        soc_QSPI_MSPI_TXRAM03_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM03_BCM88790_A0r */
        soc_block_list[1],
        soc_cpureg,
        1,
        0x1802124c,
        0,
        2,
        soc_MSPI_TXRAM_00_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53570_A0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM04_BCM53400_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18047250,
        0,
        2,
        soc_QSPI_MSPI_TXRAM00_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM04_BCM56450_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18027250,
        0,
        2,
        soc_QSPI_MSPI_TXRAM00_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0) || defined(BCM_56560_A0) || \
    defined(BCM_56560_B0) || defined(BCM_56960_A0) || \
    defined(BCM_56965_A0) || defined(BCM_56970_A0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM04_BCM56960_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021250,
        0,
        2,
        soc_QSPI_MSPI_TXRAM00_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM04_BCM88270_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021250,
        0,
        2,
        soc_QSPI_MSPI_TXRAM04_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM04_BCM88375_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021250,
        0,
        2,
        soc_QSPI_MSPI_TXRAM04_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM04_BCM88375_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021250,
        0,
        2,
        soc_QSPI_MSPI_TXRAM04_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM04_BCM88470_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021250,
        0,
        2,
        soc_QSPI_MSPI_TXRAM04_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM04_BCM88470_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021250,
        0,
        2,
        soc_QSPI_MSPI_TXRAM04_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM04_BCM88675_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021250,
        0,
        2,
        soc_QSPI_MSPI_TXRAM04_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM04_BCM88680_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021250,
        0,
        2,
        soc_QSPI_MSPI_TXRAM04_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM04_BCM88690_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021250,
        0,
        2,
        soc_QSPI_MSPI_TXRAM04_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM04_BCM88790_A0r */
        soc_block_list[1],
        soc_cpureg,
        1,
        0x18021250,
        0,
        2,
        soc_MSPI_TXRAM_00_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53570_A0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM05_BCM53400_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18047254,
        0,
        2,
        soc_QSPI_MSPI_TXRAM00_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM05_BCM56450_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18027254,
        0,
        2,
        soc_QSPI_MSPI_TXRAM00_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0) || defined(BCM_56560_A0) || \
    defined(BCM_56560_B0) || defined(BCM_56960_A0) || \
    defined(BCM_56965_A0) || defined(BCM_56970_A0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM05_BCM56960_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021254,
        0,
        2,
        soc_QSPI_MSPI_TXRAM00_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM05_BCM88270_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021254,
        0,
        2,
        soc_QSPI_MSPI_TXRAM05_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM05_BCM88375_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021254,
        0,
        2,
        soc_QSPI_MSPI_TXRAM05_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM05_BCM88375_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021254,
        0,
        2,
        soc_QSPI_MSPI_TXRAM05_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM05_BCM88470_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021254,
        0,
        2,
        soc_QSPI_MSPI_TXRAM05_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM05_BCM88470_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021254,
        0,
        2,
        soc_QSPI_MSPI_TXRAM05_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM05_BCM88675_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021254,
        0,
        2,
        soc_QSPI_MSPI_TXRAM05_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM05_BCM88680_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021254,
        0,
        2,
        soc_QSPI_MSPI_TXRAM05_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM05_BCM88690_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021254,
        0,
        2,
        soc_QSPI_MSPI_TXRAM05_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM05_BCM88790_A0r */
        soc_block_list[1],
        soc_cpureg,
        1,
        0x18021254,
        0,
        2,
        soc_MSPI_TXRAM_00_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53570_A0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM06_BCM53400_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18047258,
        0,
        2,
        soc_QSPI_MSPI_TXRAM00_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM06_BCM56450_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18027258,
        0,
        2,
        soc_QSPI_MSPI_TXRAM00_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0) || defined(BCM_56560_A0) || \
    defined(BCM_56560_B0) || defined(BCM_56960_A0) || \
    defined(BCM_56965_A0) || defined(BCM_56970_A0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM06_BCM56960_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021258,
        0,
        2,
        soc_QSPI_MSPI_TXRAM00_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM06_BCM88270_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021258,
        0,
        2,
        soc_QSPI_MSPI_TXRAM06_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM06_BCM88375_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021258,
        0,
        2,
        soc_QSPI_MSPI_TXRAM06_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM06_BCM88375_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021258,
        0,
        2,
        soc_QSPI_MSPI_TXRAM06_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM06_BCM88470_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021258,
        0,
        2,
        soc_QSPI_MSPI_TXRAM06_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM06_BCM88470_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021258,
        0,
        2,
        soc_QSPI_MSPI_TXRAM06_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM06_BCM88675_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021258,
        0,
        2,
        soc_QSPI_MSPI_TXRAM06_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM06_BCM88680_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021258,
        0,
        2,
        soc_QSPI_MSPI_TXRAM06_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM06_BCM88690_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021258,
        0,
        2,
        soc_QSPI_MSPI_TXRAM06_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM06_BCM88790_A0r */
        soc_block_list[1],
        soc_cpureg,
        1,
        0x18021258,
        0,
        2,
        soc_MSPI_TXRAM_00_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53570_A0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM07_BCM53400_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x1804725c,
        0,
        2,
        soc_QSPI_MSPI_TXRAM00_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM07_BCM56450_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x1802725c,
        0,
        2,
        soc_QSPI_MSPI_TXRAM00_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0) || defined(BCM_56560_A0) || \
    defined(BCM_56560_B0) || defined(BCM_56960_A0) || \
    defined(BCM_56965_A0) || defined(BCM_56970_A0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM07_BCM56960_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x1802125c,
        0,
        2,
        soc_QSPI_MSPI_TXRAM00_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM07_BCM88270_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x1802125c,
        0,
        2,
        soc_QSPI_MSPI_TXRAM07_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM07_BCM88375_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x1802125c,
        0,
        2,
        soc_QSPI_MSPI_TXRAM07_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM07_BCM88375_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x1802125c,
        0,
        2,
        soc_QSPI_MSPI_TXRAM07_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM07_BCM88470_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x1802125c,
        0,
        2,
        soc_QSPI_MSPI_TXRAM07_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM07_BCM88470_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x1802125c,
        0,
        2,
        soc_QSPI_MSPI_TXRAM07_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM07_BCM88675_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x1802125c,
        0,
        2,
        soc_QSPI_MSPI_TXRAM07_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM07_BCM88680_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x1802125c,
        0,
        2,
        soc_QSPI_MSPI_TXRAM07_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM07_BCM88690_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x1802125c,
        0,
        2,
        soc_QSPI_MSPI_TXRAM07_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM07_BCM88790_A0r */
        soc_block_list[1],
        soc_cpureg,
        1,
        0x1802125c,
        0,
        2,
        soc_MSPI_TXRAM_00_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53570_A0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM08_BCM53400_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18047260,
        0,
        2,
        soc_QSPI_MSPI_TXRAM00_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM08_BCM56450_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18027260,
        0,
        2,
        soc_QSPI_MSPI_TXRAM00_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0) || defined(BCM_56560_A0) || \
    defined(BCM_56560_B0) || defined(BCM_56960_A0) || \
    defined(BCM_56965_A0) || defined(BCM_56970_A0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM08_BCM56960_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021260,
        0,
        2,
        soc_QSPI_MSPI_TXRAM00_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM08_BCM88270_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021260,
        0,
        2,
        soc_QSPI_MSPI_TXRAM08_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM08_BCM88375_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021260,
        0,
        2,
        soc_QSPI_MSPI_TXRAM08_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM08_BCM88375_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021260,
        0,
        2,
        soc_QSPI_MSPI_TXRAM08_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM08_BCM88470_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021260,
        0,
        2,
        soc_QSPI_MSPI_TXRAM08_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM08_BCM88470_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021260,
        0,
        2,
        soc_QSPI_MSPI_TXRAM08_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM08_BCM88675_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021260,
        0,
        2,
        soc_QSPI_MSPI_TXRAM08_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM08_BCM88680_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021260,
        0,
        2,
        soc_QSPI_MSPI_TXRAM08_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM08_BCM88690_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021260,
        0,
        2,
        soc_QSPI_MSPI_TXRAM08_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM08_BCM88790_A0r */
        soc_block_list[1],
        soc_cpureg,
        1,
        0x18021260,
        0,
        2,
        soc_MSPI_TXRAM_00_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53570_A0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM09_BCM53400_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18047264,
        0,
        2,
        soc_QSPI_MSPI_TXRAM00_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM09_BCM56450_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18027264,
        0,
        2,
        soc_QSPI_MSPI_TXRAM00_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0) || defined(BCM_56560_A0) || \
    defined(BCM_56560_B0) || defined(BCM_56960_A0) || \
    defined(BCM_56965_A0) || defined(BCM_56970_A0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM09_BCM56960_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021264,
        0,
        2,
        soc_QSPI_MSPI_TXRAM00_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM09_BCM88270_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021264,
        0,
        2,
        soc_QSPI_MSPI_TXRAM09_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM09_BCM88375_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021264,
        0,
        2,
        soc_QSPI_MSPI_TXRAM09_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM09_BCM88375_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021264,
        0,
        2,
        soc_QSPI_MSPI_TXRAM09_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM09_BCM88470_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021264,
        0,
        2,
        soc_QSPI_MSPI_TXRAM09_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM09_BCM88470_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021264,
        0,
        2,
        soc_QSPI_MSPI_TXRAM09_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM09_BCM88675_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021264,
        0,
        2,
        soc_QSPI_MSPI_TXRAM09_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM09_BCM88680_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021264,
        0,
        2,
        soc_QSPI_MSPI_TXRAM09_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM09_BCM88690_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021264,
        0,
        2,
        soc_QSPI_MSPI_TXRAM09_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM09_BCM88790_A0r */
        soc_block_list[1],
        soc_cpureg,
        1,
        0x18021264,
        0,
        2,
        soc_MSPI_TXRAM_00_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53570_A0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM10_BCM53400_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18047268,
        0,
        2,
        soc_QSPI_MSPI_TXRAM00_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM10_BCM56450_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18027268,
        0,
        2,
        soc_QSPI_MSPI_TXRAM00_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0) || defined(BCM_56560_A0) || \
    defined(BCM_56560_B0) || defined(BCM_56960_A0) || \
    defined(BCM_56965_A0) || defined(BCM_56970_A0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM10_BCM56960_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021268,
        0,
        2,
        soc_QSPI_MSPI_TXRAM00_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM10_BCM88270_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021268,
        0,
        2,
        soc_QSPI_MSPI_TXRAM10_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM10_BCM88375_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021268,
        0,
        2,
        soc_QSPI_MSPI_TXRAM10_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM10_BCM88375_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021268,
        0,
        2,
        soc_QSPI_MSPI_TXRAM10_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM10_BCM88470_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021268,
        0,
        2,
        soc_QSPI_MSPI_TXRAM10_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM10_BCM88470_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021268,
        0,
        2,
        soc_QSPI_MSPI_TXRAM10_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM10_BCM88675_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021268,
        0,
        2,
        soc_QSPI_MSPI_TXRAM10_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM10_BCM88680_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021268,
        0,
        2,
        soc_QSPI_MSPI_TXRAM10_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM10_BCM88690_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021268,
        0,
        2,
        soc_QSPI_MSPI_TXRAM10_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM10_BCM88790_A0r */
        soc_block_list[1],
        soc_cpureg,
        1,
        0x18021268,
        0,
        2,
        soc_MSPI_TXRAM_00_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53570_A0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM11_BCM53400_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x1804726c,
        0,
        2,
        soc_QSPI_MSPI_TXRAM00_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM11_BCM56450_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x1802726c,
        0,
        2,
        soc_QSPI_MSPI_TXRAM00_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0) || defined(BCM_56560_A0) || \
    defined(BCM_56560_B0) || defined(BCM_56960_A0) || \
    defined(BCM_56965_A0) || defined(BCM_56970_A0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM11_BCM56960_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x1802126c,
        0,
        2,
        soc_QSPI_MSPI_TXRAM00_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM11_BCM88270_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x1802126c,
        0,
        2,
        soc_QSPI_MSPI_TXRAM11_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM11_BCM88375_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x1802126c,
        0,
        2,
        soc_QSPI_MSPI_TXRAM11_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM11_BCM88375_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x1802126c,
        0,
        2,
        soc_QSPI_MSPI_TXRAM11_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM11_BCM88470_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x1802126c,
        0,
        2,
        soc_QSPI_MSPI_TXRAM11_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM11_BCM88470_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x1802126c,
        0,
        2,
        soc_QSPI_MSPI_TXRAM11_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM11_BCM88675_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x1802126c,
        0,
        2,
        soc_QSPI_MSPI_TXRAM11_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM11_BCM88680_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x1802126c,
        0,
        2,
        soc_QSPI_MSPI_TXRAM11_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM11_BCM88690_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x1802126c,
        0,
        2,
        soc_QSPI_MSPI_TXRAM11_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM11_BCM88790_A0r */
        soc_block_list[1],
        soc_cpureg,
        1,
        0x1802126c,
        0,
        2,
        soc_MSPI_TXRAM_00_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53570_A0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM12_BCM53400_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18047270,
        0,
        2,
        soc_QSPI_MSPI_TXRAM00_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM12_BCM56450_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18027270,
        0,
        2,
        soc_QSPI_MSPI_TXRAM00_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0) || defined(BCM_56560_A0) || \
    defined(BCM_56560_B0) || defined(BCM_56960_A0) || \
    defined(BCM_56965_A0) || defined(BCM_56970_A0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM12_BCM56960_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021270,
        0,
        2,
        soc_QSPI_MSPI_TXRAM00_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM12_BCM88270_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021270,
        0,
        2,
        soc_QSPI_MSPI_TXRAM12_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM12_BCM88375_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021270,
        0,
        2,
        soc_QSPI_MSPI_TXRAM12_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM12_BCM88375_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021270,
        0,
        2,
        soc_QSPI_MSPI_TXRAM12_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM12_BCM88470_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021270,
        0,
        2,
        soc_QSPI_MSPI_TXRAM12_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM12_BCM88470_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021270,
        0,
        2,
        soc_QSPI_MSPI_TXRAM12_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM12_BCM88675_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021270,
        0,
        2,
        soc_QSPI_MSPI_TXRAM12_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM12_BCM88680_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021270,
        0,
        2,
        soc_QSPI_MSPI_TXRAM12_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM12_BCM88690_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021270,
        0,
        2,
        soc_QSPI_MSPI_TXRAM12_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM12_BCM88790_A0r */
        soc_block_list[1],
        soc_cpureg,
        1,
        0x18021270,
        0,
        2,
        soc_MSPI_TXRAM_00_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53570_A0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM13_BCM53400_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18047274,
        0,
        2,
        soc_QSPI_MSPI_TXRAM00_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM13_BCM56450_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18027274,
        0,
        2,
        soc_QSPI_MSPI_TXRAM00_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0) || defined(BCM_56560_A0) || \
    defined(BCM_56560_B0) || defined(BCM_56960_A0) || \
    defined(BCM_56965_A0) || defined(BCM_56970_A0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM13_BCM56960_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021274,
        0,
        2,
        soc_QSPI_MSPI_TXRAM00_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM13_BCM88270_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021274,
        0,
        2,
        soc_QSPI_MSPI_TXRAM13_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM13_BCM88375_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021274,
        0,
        2,
        soc_QSPI_MSPI_TXRAM13_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM13_BCM88375_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021274,
        0,
        2,
        soc_QSPI_MSPI_TXRAM13_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM13_BCM88470_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021274,
        0,
        2,
        soc_QSPI_MSPI_TXRAM13_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM13_BCM88470_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021274,
        0,
        2,
        soc_QSPI_MSPI_TXRAM13_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM13_BCM88675_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021274,
        0,
        2,
        soc_QSPI_MSPI_TXRAM13_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM13_BCM88680_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021274,
        0,
        2,
        soc_QSPI_MSPI_TXRAM13_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM13_BCM88690_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021274,
        0,
        2,
        soc_QSPI_MSPI_TXRAM13_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM13_BCM88790_A0r */
        soc_block_list[1],
        soc_cpureg,
        1,
        0x18021274,
        0,
        2,
        soc_MSPI_TXRAM_00_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53570_A0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM14_BCM53400_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18047278,
        0,
        2,
        soc_QSPI_MSPI_TXRAM00_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM14_BCM56450_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18027278,
        0,
        2,
        soc_QSPI_MSPI_TXRAM00_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0) || defined(BCM_56560_A0) || \
    defined(BCM_56560_B0) || defined(BCM_56960_A0) || \
    defined(BCM_56965_A0) || defined(BCM_56970_A0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM14_BCM56960_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021278,
        0,
        2,
        soc_QSPI_MSPI_TXRAM00_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM14_BCM88270_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021278,
        0,
        2,
        soc_QSPI_MSPI_TXRAM14_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM14_BCM88375_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021278,
        0,
        2,
        soc_QSPI_MSPI_TXRAM14_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM14_BCM88375_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021278,
        0,
        2,
        soc_QSPI_MSPI_TXRAM14_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM14_BCM88470_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021278,
        0,
        2,
        soc_QSPI_MSPI_TXRAM14_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM14_BCM88470_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021278,
        0,
        2,
        soc_QSPI_MSPI_TXRAM14_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM14_BCM88675_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021278,
        0,
        2,
        soc_QSPI_MSPI_TXRAM14_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM14_BCM88680_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021278,
        0,
        2,
        soc_QSPI_MSPI_TXRAM14_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM14_BCM88690_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021278,
        0,
        2,
        soc_QSPI_MSPI_TXRAM14_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM14_BCM88790_A0r */
        soc_block_list[1],
        soc_cpureg,
        1,
        0x18021278,
        0,
        2,
        soc_MSPI_TXRAM_00_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53570_A0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM15_BCM53400_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x1804727c,
        0,
        2,
        soc_QSPI_MSPI_TXRAM00_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM15_BCM56450_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x1802727c,
        0,
        2,
        soc_QSPI_MSPI_TXRAM00_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0) || defined(BCM_56560_A0) || \
    defined(BCM_56560_B0) || defined(BCM_56960_A0) || \
    defined(BCM_56965_A0) || defined(BCM_56970_A0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM15_BCM56960_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x1802127c,
        0,
        2,
        soc_QSPI_MSPI_TXRAM00_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM15_BCM88270_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x1802127c,
        0,
        2,
        soc_QSPI_MSPI_TXRAM15_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM15_BCM88375_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x1802127c,
        0,
        2,
        soc_QSPI_MSPI_TXRAM15_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM15_BCM88375_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x1802127c,
        0,
        2,
        soc_QSPI_MSPI_TXRAM15_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM15_BCM88470_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x1802127c,
        0,
        2,
        soc_QSPI_MSPI_TXRAM15_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM15_BCM88470_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x1802127c,
        0,
        2,
        soc_QSPI_MSPI_TXRAM15_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM15_BCM88675_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x1802127c,
        0,
        2,
        soc_QSPI_MSPI_TXRAM15_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM15_BCM88680_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x1802127c,
        0,
        2,
        soc_QSPI_MSPI_TXRAM15_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM15_BCM88690_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x1802127c,
        0,
        2,
        soc_QSPI_MSPI_TXRAM15_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM15_BCM88790_A0r */
        soc_block_list[1],
        soc_cpureg,
        1,
        0x1802127c,
        0,
        2,
        soc_MSPI_TXRAM_00_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53570_A0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM16_BCM53400_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18047280,
        0,
        2,
        soc_QSPI_MSPI_TXRAM00_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM16_BCM56450_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18027280,
        0,
        2,
        soc_QSPI_MSPI_TXRAM00_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0) || defined(BCM_56560_A0) || \
    defined(BCM_56560_B0) || defined(BCM_56960_A0) || \
    defined(BCM_56965_A0) || defined(BCM_56970_A0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM16_BCM56960_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021280,
        0,
        2,
        soc_QSPI_MSPI_TXRAM00_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM16_BCM88270_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021280,
        0,
        2,
        soc_QSPI_MSPI_TXRAM16_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM16_BCM88375_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021280,
        0,
        2,
        soc_QSPI_MSPI_TXRAM16_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM16_BCM88375_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021280,
        0,
        2,
        soc_QSPI_MSPI_TXRAM16_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM16_BCM88470_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021280,
        0,
        2,
        soc_QSPI_MSPI_TXRAM16_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM16_BCM88470_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021280,
        0,
        2,
        soc_QSPI_MSPI_TXRAM16_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM16_BCM88675_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021280,
        0,
        2,
        soc_QSPI_MSPI_TXRAM16_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM16_BCM88680_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021280,
        0,
        2,
        soc_QSPI_MSPI_TXRAM16_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM16_BCM88690_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021280,
        0,
        2,
        soc_QSPI_MSPI_TXRAM16_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM16_BCM88790_A0r */
        soc_block_list[1],
        soc_cpureg,
        1,
        0x18021280,
        0,
        2,
        soc_MSPI_TXRAM_00_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53570_A0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM17_BCM53400_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18047284,
        0,
        2,
        soc_QSPI_MSPI_TXRAM00_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM17_BCM56450_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18027284,
        0,
        2,
        soc_QSPI_MSPI_TXRAM00_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0) || defined(BCM_56560_A0) || \
    defined(BCM_56560_B0) || defined(BCM_56960_A0) || \
    defined(BCM_56965_A0) || defined(BCM_56970_A0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM17_BCM56960_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021284,
        0,
        2,
        soc_QSPI_MSPI_TXRAM00_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM17_BCM88270_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021284,
        0,
        2,
        soc_QSPI_MSPI_TXRAM17_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM17_BCM88375_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021284,
        0,
        2,
        soc_QSPI_MSPI_TXRAM17_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM17_BCM88375_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021284,
        0,
        2,
        soc_QSPI_MSPI_TXRAM17_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM17_BCM88470_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021284,
        0,
        2,
        soc_QSPI_MSPI_TXRAM17_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM17_BCM88470_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021284,
        0,
        2,
        soc_QSPI_MSPI_TXRAM17_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM17_BCM88675_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021284,
        0,
        2,
        soc_QSPI_MSPI_TXRAM17_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM17_BCM88680_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021284,
        0,
        2,
        soc_QSPI_MSPI_TXRAM17_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM17_BCM88690_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021284,
        0,
        2,
        soc_QSPI_MSPI_TXRAM17_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM17_BCM88790_A0r */
        soc_block_list[1],
        soc_cpureg,
        1,
        0x18021284,
        0,
        2,
        soc_MSPI_TXRAM_00_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53570_A0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM18_BCM53400_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18047288,
        0,
        2,
        soc_QSPI_MSPI_TXRAM00_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM18_BCM56450_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18027288,
        0,
        2,
        soc_QSPI_MSPI_TXRAM00_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0) || defined(BCM_56560_A0) || \
    defined(BCM_56560_B0) || defined(BCM_56960_A0) || \
    defined(BCM_56965_A0) || defined(BCM_56970_A0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM18_BCM56960_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021288,
        0,
        2,
        soc_QSPI_MSPI_TXRAM00_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM18_BCM88270_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021288,
        0,
        2,
        soc_QSPI_MSPI_TXRAM18_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM18_BCM88375_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021288,
        0,
        2,
        soc_QSPI_MSPI_TXRAM18_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM18_BCM88375_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021288,
        0,
        2,
        soc_QSPI_MSPI_TXRAM18_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM18_BCM88470_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021288,
        0,
        2,
        soc_QSPI_MSPI_TXRAM18_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM18_BCM88470_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021288,
        0,
        2,
        soc_QSPI_MSPI_TXRAM18_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM18_BCM88675_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021288,
        0,
        2,
        soc_QSPI_MSPI_TXRAM18_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM18_BCM88680_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021288,
        0,
        2,
        soc_QSPI_MSPI_TXRAM18_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM18_BCM88690_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021288,
        0,
        2,
        soc_QSPI_MSPI_TXRAM18_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM18_BCM88790_A0r */
        soc_block_list[1],
        soc_cpureg,
        1,
        0x18021288,
        0,
        2,
        soc_MSPI_TXRAM_00_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53570_A0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM19_BCM53400_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x1804728c,
        0,
        2,
        soc_QSPI_MSPI_TXRAM00_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM19_BCM56450_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x1802728c,
        0,
        2,
        soc_QSPI_MSPI_TXRAM00_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0) || defined(BCM_56560_A0) || \
    defined(BCM_56560_B0) || defined(BCM_56960_A0) || \
    defined(BCM_56965_A0) || defined(BCM_56970_A0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM19_BCM56960_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x1802128c,
        0,
        2,
        soc_QSPI_MSPI_TXRAM00_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM19_BCM88270_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x1802128c,
        0,
        2,
        soc_QSPI_MSPI_TXRAM19_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM19_BCM88375_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x1802128c,
        0,
        2,
        soc_QSPI_MSPI_TXRAM19_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM19_BCM88375_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x1802128c,
        0,
        2,
        soc_QSPI_MSPI_TXRAM19_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM19_BCM88470_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x1802128c,
        0,
        2,
        soc_QSPI_MSPI_TXRAM19_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM19_BCM88470_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x1802128c,
        0,
        2,
        soc_QSPI_MSPI_TXRAM19_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM19_BCM88675_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x1802128c,
        0,
        2,
        soc_QSPI_MSPI_TXRAM19_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM19_BCM88680_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x1802128c,
        0,
        2,
        soc_QSPI_MSPI_TXRAM19_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM19_BCM88690_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x1802128c,
        0,
        2,
        soc_QSPI_MSPI_TXRAM19_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM19_BCM88790_A0r */
        soc_block_list[1],
        soc_cpureg,
        1,
        0x1802128c,
        0,
        2,
        soc_MSPI_TXRAM_00_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53570_A0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM20_BCM53400_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18047290,
        0,
        2,
        soc_QSPI_MSPI_TXRAM00_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM20_BCM56450_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18027290,
        0,
        2,
        soc_QSPI_MSPI_TXRAM00_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0) || defined(BCM_56560_A0) || \
    defined(BCM_56560_B0) || defined(BCM_56960_A0) || \
    defined(BCM_56965_A0) || defined(BCM_56970_A0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM20_BCM56960_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021290,
        0,
        2,
        soc_QSPI_MSPI_TXRAM00_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM20_BCM88270_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021290,
        0,
        2,
        soc_QSPI_MSPI_TXRAM20_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM20_BCM88375_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021290,
        0,
        2,
        soc_QSPI_MSPI_TXRAM20_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM20_BCM88375_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021290,
        0,
        2,
        soc_QSPI_MSPI_TXRAM20_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM20_BCM88470_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021290,
        0,
        2,
        soc_QSPI_MSPI_TXRAM20_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM20_BCM88470_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021290,
        0,
        2,
        soc_QSPI_MSPI_TXRAM20_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM20_BCM88675_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021290,
        0,
        2,
        soc_QSPI_MSPI_TXRAM20_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM20_BCM88680_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021290,
        0,
        2,
        soc_QSPI_MSPI_TXRAM20_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM20_BCM88690_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021290,
        0,
        2,
        soc_QSPI_MSPI_TXRAM20_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM20_BCM88790_A0r */
        soc_block_list[1],
        soc_cpureg,
        1,
        0x18021290,
        0,
        2,
        soc_MSPI_TXRAM_00_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53570_A0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM21_BCM53400_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18047294,
        0,
        2,
        soc_QSPI_MSPI_TXRAM00_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM21_BCM56450_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18027294,
        0,
        2,
        soc_QSPI_MSPI_TXRAM00_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0) || defined(BCM_56560_A0) || \
    defined(BCM_56560_B0) || defined(BCM_56960_A0) || \
    defined(BCM_56965_A0) || defined(BCM_56970_A0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM21_BCM56960_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021294,
        0,
        2,
        soc_QSPI_MSPI_TXRAM00_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM21_BCM88270_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021294,
        0,
        2,
        soc_QSPI_MSPI_TXRAM21_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM21_BCM88375_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021294,
        0,
        2,
        soc_QSPI_MSPI_TXRAM21_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM21_BCM88375_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021294,
        0,
        2,
        soc_QSPI_MSPI_TXRAM21_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM21_BCM88470_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021294,
        0,
        2,
        soc_QSPI_MSPI_TXRAM21_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM21_BCM88470_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021294,
        0,
        2,
        soc_QSPI_MSPI_TXRAM21_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM21_BCM88675_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021294,
        0,
        2,
        soc_QSPI_MSPI_TXRAM21_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM21_BCM88680_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021294,
        0,
        2,
        soc_QSPI_MSPI_TXRAM21_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM21_BCM88690_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021294,
        0,
        2,
        soc_QSPI_MSPI_TXRAM21_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM21_BCM88790_A0r */
        soc_block_list[1],
        soc_cpureg,
        1,
        0x18021294,
        0,
        2,
        soc_MSPI_TXRAM_00_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53570_A0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM22_BCM53400_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18047298,
        0,
        2,
        soc_QSPI_MSPI_TXRAM00_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM22_BCM56450_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18027298,
        0,
        2,
        soc_QSPI_MSPI_TXRAM00_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0) || defined(BCM_56560_A0) || \
    defined(BCM_56560_B0) || defined(BCM_56960_A0) || \
    defined(BCM_56965_A0) || defined(BCM_56970_A0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM22_BCM56960_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021298,
        0,
        2,
        soc_QSPI_MSPI_TXRAM00_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM22_BCM88270_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021298,
        0,
        2,
        soc_QSPI_MSPI_TXRAM22_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM22_BCM88375_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021298,
        0,
        2,
        soc_QSPI_MSPI_TXRAM22_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM22_BCM88375_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021298,
        0,
        2,
        soc_QSPI_MSPI_TXRAM22_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM22_BCM88470_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021298,
        0,
        2,
        soc_QSPI_MSPI_TXRAM22_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM22_BCM88470_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021298,
        0,
        2,
        soc_QSPI_MSPI_TXRAM22_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM22_BCM88675_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021298,
        0,
        2,
        soc_QSPI_MSPI_TXRAM22_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM22_BCM88680_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021298,
        0,
        2,
        soc_QSPI_MSPI_TXRAM22_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM22_BCM88690_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021298,
        0,
        2,
        soc_QSPI_MSPI_TXRAM22_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM22_BCM88790_A0r */
        soc_block_list[1],
        soc_cpureg,
        1,
        0x18021298,
        0,
        2,
        soc_MSPI_TXRAM_00_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53570_A0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM23_BCM53400_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x1804729c,
        0,
        2,
        soc_QSPI_MSPI_TXRAM00_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM23_BCM56450_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x1802729c,
        0,
        2,
        soc_QSPI_MSPI_TXRAM00_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0) || defined(BCM_56560_A0) || \
    defined(BCM_56560_B0) || defined(BCM_56960_A0) || \
    defined(BCM_56965_A0) || defined(BCM_56970_A0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM23_BCM56960_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x1802129c,
        0,
        2,
        soc_QSPI_MSPI_TXRAM00_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM23_BCM88270_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x1802129c,
        0,
        2,
        soc_QSPI_MSPI_TXRAM23_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM23_BCM88375_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x1802129c,
        0,
        2,
        soc_QSPI_MSPI_TXRAM23_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM23_BCM88375_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x1802129c,
        0,
        2,
        soc_QSPI_MSPI_TXRAM23_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM23_BCM88470_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x1802129c,
        0,
        2,
        soc_QSPI_MSPI_TXRAM23_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM23_BCM88470_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x1802129c,
        0,
        2,
        soc_QSPI_MSPI_TXRAM23_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM23_BCM88675_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x1802129c,
        0,
        2,
        soc_QSPI_MSPI_TXRAM23_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM23_BCM88680_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x1802129c,
        0,
        2,
        soc_QSPI_MSPI_TXRAM23_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM23_BCM88690_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x1802129c,
        0,
        2,
        soc_QSPI_MSPI_TXRAM23_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM23_BCM88790_A0r */
        soc_block_list[1],
        soc_cpureg,
        1,
        0x1802129c,
        0,
        2,
        soc_MSPI_TXRAM_00_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53570_A0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM24_BCM53400_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180472a0,
        0,
        2,
        soc_QSPI_MSPI_TXRAM00_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM24_BCM56450_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180272a0,
        0,
        2,
        soc_QSPI_MSPI_TXRAM00_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0) || defined(BCM_56560_A0) || \
    defined(BCM_56560_B0) || defined(BCM_56960_A0) || \
    defined(BCM_56965_A0) || defined(BCM_56970_A0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM24_BCM56960_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180212a0,
        0,
        2,
        soc_QSPI_MSPI_TXRAM00_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM24_BCM88270_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180212a0,
        0,
        2,
        soc_QSPI_MSPI_TXRAM24_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM24_BCM88375_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180212a0,
        0,
        2,
        soc_QSPI_MSPI_TXRAM24_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM24_BCM88375_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180212a0,
        0,
        2,
        soc_QSPI_MSPI_TXRAM24_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM24_BCM88470_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180212a0,
        0,
        2,
        soc_QSPI_MSPI_TXRAM24_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM24_BCM88470_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180212a0,
        0,
        2,
        soc_QSPI_MSPI_TXRAM24_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM24_BCM88675_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180212a0,
        0,
        2,
        soc_QSPI_MSPI_TXRAM24_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM24_BCM88680_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180212a0,
        0,
        2,
        soc_QSPI_MSPI_TXRAM24_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM24_BCM88690_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180212a0,
        0,
        2,
        soc_QSPI_MSPI_TXRAM24_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM24_BCM88790_A0r */
        soc_block_list[1],
        soc_cpureg,
        1,
        0x180212a0,
        0,
        2,
        soc_MSPI_TXRAM_00_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53570_A0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM25_BCM53400_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180472a4,
        0,
        2,
        soc_QSPI_MSPI_TXRAM00_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM25_BCM56450_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180272a4,
        0,
        2,
        soc_QSPI_MSPI_TXRAM00_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0) || defined(BCM_56560_A0) || \
    defined(BCM_56560_B0) || defined(BCM_56960_A0) || \
    defined(BCM_56965_A0) || defined(BCM_56970_A0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM25_BCM56960_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180212a4,
        0,
        2,
        soc_QSPI_MSPI_TXRAM00_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM25_BCM88270_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180212a4,
        0,
        2,
        soc_QSPI_MSPI_TXRAM25_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM25_BCM88375_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180212a4,
        0,
        2,
        soc_QSPI_MSPI_TXRAM25_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM25_BCM88375_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180212a4,
        0,
        2,
        soc_QSPI_MSPI_TXRAM25_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM25_BCM88470_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180212a4,
        0,
        2,
        soc_QSPI_MSPI_TXRAM25_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM25_BCM88470_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180212a4,
        0,
        2,
        soc_QSPI_MSPI_TXRAM25_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM25_BCM88675_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180212a4,
        0,
        2,
        soc_QSPI_MSPI_TXRAM25_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM25_BCM88680_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180212a4,
        0,
        2,
        soc_QSPI_MSPI_TXRAM25_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM25_BCM88690_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180212a4,
        0,
        2,
        soc_QSPI_MSPI_TXRAM25_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM25_BCM88790_A0r */
        soc_block_list[1],
        soc_cpureg,
        1,
        0x180212a4,
        0,
        2,
        soc_MSPI_TXRAM_00_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53570_A0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM26_BCM53400_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180472a8,
        0,
        2,
        soc_QSPI_MSPI_TXRAM00_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM26_BCM56450_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180272a8,
        0,
        2,
        soc_QSPI_MSPI_TXRAM00_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0) || defined(BCM_56560_A0) || \
    defined(BCM_56560_B0) || defined(BCM_56960_A0) || \
    defined(BCM_56965_A0) || defined(BCM_56970_A0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM26_BCM56960_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180212a8,
        0,
        2,
        soc_QSPI_MSPI_TXRAM00_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM26_BCM88270_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180212a8,
        0,
        2,
        soc_QSPI_MSPI_TXRAM26_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM26_BCM88375_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180212a8,
        0,
        2,
        soc_QSPI_MSPI_TXRAM26_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM26_BCM88375_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180212a8,
        0,
        2,
        soc_QSPI_MSPI_TXRAM26_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM26_BCM88470_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180212a8,
        0,
        2,
        soc_QSPI_MSPI_TXRAM26_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM26_BCM88470_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180212a8,
        0,
        2,
        soc_QSPI_MSPI_TXRAM26_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM26_BCM88675_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180212a8,
        0,
        2,
        soc_QSPI_MSPI_TXRAM26_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM26_BCM88680_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180212a8,
        0,
        2,
        soc_QSPI_MSPI_TXRAM26_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM26_BCM88690_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180212a8,
        0,
        2,
        soc_QSPI_MSPI_TXRAM26_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM26_BCM88790_A0r */
        soc_block_list[1],
        soc_cpureg,
        1,
        0x180212a8,
        0,
        2,
        soc_MSPI_TXRAM_00_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53570_A0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM27_BCM53400_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180472ac,
        0,
        2,
        soc_QSPI_MSPI_TXRAM00_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM27_BCM56450_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180272ac,
        0,
        2,
        soc_QSPI_MSPI_TXRAM00_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0) || defined(BCM_56560_A0) || \
    defined(BCM_56560_B0) || defined(BCM_56960_A0) || \
    defined(BCM_56965_A0) || defined(BCM_56970_A0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM27_BCM56960_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180212ac,
        0,
        2,
        soc_QSPI_MSPI_TXRAM00_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM27_BCM88270_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180212ac,
        0,
        2,
        soc_QSPI_MSPI_TXRAM27_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM27_BCM88375_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180212ac,
        0,
        2,
        soc_QSPI_MSPI_TXRAM27_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM27_BCM88375_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180212ac,
        0,
        2,
        soc_QSPI_MSPI_TXRAM27_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM27_BCM88470_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180212ac,
        0,
        2,
        soc_QSPI_MSPI_TXRAM27_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM27_BCM88470_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180212ac,
        0,
        2,
        soc_QSPI_MSPI_TXRAM27_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM27_BCM88675_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180212ac,
        0,
        2,
        soc_QSPI_MSPI_TXRAM27_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM27_BCM88680_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180212ac,
        0,
        2,
        soc_QSPI_MSPI_TXRAM27_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM27_BCM88690_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180212ac,
        0,
        2,
        soc_QSPI_MSPI_TXRAM27_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM27_BCM88790_A0r */
        soc_block_list[1],
        soc_cpureg,
        1,
        0x180212ac,
        0,
        2,
        soc_MSPI_TXRAM_00_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53570_A0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM28_BCM53400_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180472b0,
        0,
        2,
        soc_QSPI_MSPI_TXRAM00_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM28_BCM56450_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180272b0,
        0,
        2,
        soc_QSPI_MSPI_TXRAM00_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0) || defined(BCM_56560_A0) || \
    defined(BCM_56560_B0) || defined(BCM_56960_A0) || \
    defined(BCM_56965_A0) || defined(BCM_56970_A0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM28_BCM56960_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180212b0,
        0,
        2,
        soc_QSPI_MSPI_TXRAM00_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM28_BCM88270_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180212b0,
        0,
        2,
        soc_QSPI_MSPI_TXRAM28_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM28_BCM88375_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180212b0,
        0,
        2,
        soc_QSPI_MSPI_TXRAM28_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM28_BCM88375_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180212b0,
        0,
        2,
        soc_QSPI_MSPI_TXRAM28_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM28_BCM88470_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180212b0,
        0,
        2,
        soc_QSPI_MSPI_TXRAM28_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM28_BCM88470_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180212b0,
        0,
        2,
        soc_QSPI_MSPI_TXRAM28_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM28_BCM88675_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180212b0,
        0,
        2,
        soc_QSPI_MSPI_TXRAM28_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM28_BCM88680_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180212b0,
        0,
        2,
        soc_QSPI_MSPI_TXRAM28_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM28_BCM88690_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180212b0,
        0,
        2,
        soc_QSPI_MSPI_TXRAM28_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM28_BCM88790_A0r */
        soc_block_list[1],
        soc_cpureg,
        1,
        0x180212b0,
        0,
        2,
        soc_MSPI_TXRAM_00_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53570_A0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM29_BCM53400_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180472b4,
        0,
        2,
        soc_QSPI_MSPI_TXRAM00_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM29_BCM56450_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180272b4,
        0,
        2,
        soc_QSPI_MSPI_TXRAM00_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0) || defined(BCM_56560_A0) || \
    defined(BCM_56560_B0) || defined(BCM_56960_A0) || \
    defined(BCM_56965_A0) || defined(BCM_56970_A0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM29_BCM56960_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180212b4,
        0,
        2,
        soc_QSPI_MSPI_TXRAM00_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM29_BCM88270_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180212b4,
        0,
        2,
        soc_QSPI_MSPI_TXRAM29_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM29_BCM88375_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180212b4,
        0,
        2,
        soc_QSPI_MSPI_TXRAM29_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM29_BCM88375_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180212b4,
        0,
        2,
        soc_QSPI_MSPI_TXRAM29_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM29_BCM88470_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180212b4,
        0,
        2,
        soc_QSPI_MSPI_TXRAM29_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM29_BCM88470_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180212b4,
        0,
        2,
        soc_QSPI_MSPI_TXRAM29_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM29_BCM88675_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180212b4,
        0,
        2,
        soc_QSPI_MSPI_TXRAM29_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM29_BCM88680_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180212b4,
        0,
        2,
        soc_QSPI_MSPI_TXRAM29_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM29_BCM88690_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180212b4,
        0,
        2,
        soc_QSPI_MSPI_TXRAM29_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM29_BCM88790_A0r */
        soc_block_list[1],
        soc_cpureg,
        1,
        0x180212b4,
        0,
        2,
        soc_MSPI_TXRAM_00_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53570_A0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM30_BCM53400_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180472b8,
        0,
        2,
        soc_QSPI_MSPI_TXRAM00_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM30_BCM56450_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180272b8,
        0,
        2,
        soc_QSPI_MSPI_TXRAM00_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0) || defined(BCM_56560_A0) || \
    defined(BCM_56560_B0) || defined(BCM_56960_A0) || \
    defined(BCM_56965_A0) || defined(BCM_56970_A0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM30_BCM56960_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180212b8,
        0,
        2,
        soc_QSPI_MSPI_TXRAM00_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM30_BCM88270_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180212b8,
        0,
        2,
        soc_QSPI_MSPI_TXRAM30_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM30_BCM88375_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180212b8,
        0,
        2,
        soc_QSPI_MSPI_TXRAM30_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM30_BCM88375_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180212b8,
        0,
        2,
        soc_QSPI_MSPI_TXRAM30_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM30_BCM88470_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180212b8,
        0,
        2,
        soc_QSPI_MSPI_TXRAM30_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM30_BCM88470_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180212b8,
        0,
        2,
        soc_QSPI_MSPI_TXRAM30_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM30_BCM88675_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180212b8,
        0,
        2,
        soc_QSPI_MSPI_TXRAM30_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM30_BCM88680_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180212b8,
        0,
        2,
        soc_QSPI_MSPI_TXRAM30_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM30_BCM88690_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180212b8,
        0,
        2,
        soc_QSPI_MSPI_TXRAM30_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM30_BCM88790_A0r */
        soc_block_list[1],
        soc_cpureg,
        1,
        0x180212b8,
        0,
        2,
        soc_MSPI_TXRAM_00_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53570_A0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM31_BCM53400_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180472bc,
        0,
        2,
        soc_QSPI_MSPI_TXRAM00_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM31_BCM56450_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180272bc,
        0,
        2,
        soc_QSPI_MSPI_TXRAM00_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0) || defined(BCM_56560_A0) || \
    defined(BCM_56560_B0) || defined(BCM_56960_A0) || \
    defined(BCM_56965_A0) || defined(BCM_56970_A0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM31_BCM56960_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180212bc,
        0,
        2,
        soc_QSPI_MSPI_TXRAM00_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM31_BCM88270_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180212bc,
        0,
        2,
        soc_QSPI_MSPI_TXRAM31_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM31_BCM88375_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180212bc,
        0,
        2,
        soc_QSPI_MSPI_TXRAM31_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM31_BCM88375_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180212bc,
        0,
        2,
        soc_QSPI_MSPI_TXRAM31_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM31_BCM88470_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180212bc,
        0,
        2,
        soc_QSPI_MSPI_TXRAM31_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM31_BCM88470_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180212bc,
        0,
        2,
        soc_QSPI_MSPI_TXRAM31_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM31_BCM88675_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180212bc,
        0,
        2,
        soc_QSPI_MSPI_TXRAM31_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM31_BCM88680_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180212bc,
        0,
        2,
        soc_QSPI_MSPI_TXRAM31_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM31_BCM88690_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180212bc,
        0,
        2,
        soc_QSPI_MSPI_TXRAM31_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_QSPI_MSPI_TXRAM31_BCM88790_A0r */
        soc_block_list[1],
        soc_cpureg,
        1,
        0x180212bc,
        0,
        2,
        soc_MSPI_TXRAM_00_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_QSPI_MSPI_WRITE_LOCKr */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021380,
        0,
        2,
        soc_QSPI_MSPI_WRITE_LOCKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53570_A0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_QSPI_MSPI_WRITE_LOCK_BCM53400_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18047380,
        0,
        2,
        soc_QSPI_MSPI_WRITE_LOCK_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_QSPI_MSPI_WRITE_LOCK_BCM56450_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18027380,
        0,
        2,
        soc_QSPI_MSPI_WRITE_LOCK_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0) || defined(BCM_56560_A0) || \
    defined(BCM_56560_B0) || defined(BCM_56960_A0) || \
    defined(BCM_56965_A0) || defined(BCM_56970_A0)
    { /* SOC_REG_INT_QSPI_MSPI_WRITE_LOCK_BCM56960_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021380,
        0,
        2,
        soc_QSPI_MSPI_WRITE_LOCK_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_QSPI_MSPI_WRITE_LOCK_BCM88270_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021380,
        0,
        2,
        soc_QSPI_MSPI_WRITE_LOCK_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_QSPI_MSPI_WRITE_LOCK_BCM88375_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021380,
        0,
        2,
        soc_QSPI_MSPI_WRITE_LOCK_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_QSPI_MSPI_WRITE_LOCK_BCM88375_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021380,
        0,
        2,
        soc_QSPI_MSPI_WRITE_LOCK_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_QSPI_MSPI_WRITE_LOCK_BCM88470_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021380,
        0,
        2,
        soc_QSPI_MSPI_WRITE_LOCK_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_QSPI_MSPI_WRITE_LOCK_BCM88470_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021380,
        0,
        2,
        soc_QSPI_MSPI_WRITE_LOCK_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_QSPI_MSPI_WRITE_LOCK_BCM88675_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021380,
        0,
        2,
        soc_QSPI_MSPI_WRITE_LOCK_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_QSPI_MSPI_WRITE_LOCK_BCM88680_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021380,
        0,
        2,
        soc_QSPI_MSPI_WRITE_LOCK_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_QSPI_MSPI_WRITE_LOCK_BCM88690_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021380,
        0,
        2,
        soc_QSPI_MSPI_WRITE_LOCK_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_QSPI_MSPI_WRITE_LOCK_BCM88790_A0r */
        soc_block_list[1],
        soc_cpureg,
        1,
        0x18021380,
        0,
        2,
        soc_QSPI_MSPI_WRITE_LOCK_BCM88790_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_QSPI_RAF_CTRLr */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021108,
        0,
        3,
        soc_QSPI_RAF_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53570_A0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_QSPI_RAF_CTRL_BCM53400_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18047108,
        0,
        3,
        soc_QSPI_RAF_CTRL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_QSPI_RAF_CTRL_BCM56450_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18027108,
        0,
        3,
        soc_QSPI_RAF_CTRL_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0) || defined(BCM_56560_A0) || \
    defined(BCM_56560_B0) || defined(BCM_56960_A0) || \
    defined(BCM_56965_A0) || defined(BCM_56970_A0)
    { /* SOC_REG_INT_QSPI_RAF_CTRL_BCM56960_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021108,
        0,
        3,
        soc_QSPI_RAF_CTRL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_QSPI_RAF_CTRL_BCM88270_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021108,
        0,
        3,
        soc_QSPI_RAF_CTRL_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_QSPI_RAF_CTRL_BCM88375_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021108,
        0,
        3,
        soc_QSPI_RAF_CTRL_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_QSPI_RAF_CTRL_BCM88375_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021108,
        0,
        3,
        soc_QSPI_RAF_CTRL_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_QSPI_RAF_CTRL_BCM88470_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021108,
        0,
        3,
        soc_QSPI_RAF_CTRL_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_QSPI_RAF_CTRL_BCM88470_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021108,
        0,
        3,
        soc_QSPI_RAF_CTRL_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_QSPI_RAF_CTRL_BCM88675_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021108,
        0,
        3,
        soc_QSPI_RAF_CTRL_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_QSPI_RAF_CTRL_BCM88680_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021108,
        0,
        3,
        soc_QSPI_RAF_CTRL_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_QSPI_RAF_CTRL_BCM88690_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021108,
        0,
        3,
        soc_QSPI_RAF_CTRL_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_QSPI_RAF_CTRL_BCM88790_A0r */
        soc_block_list[1],
        soc_cpureg,
        1,
        0x18021108,
        0,
        3,
        soc_QSPI_RAF_CTRL_BCM88790_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_QSPI_RAF_CURR_ADDRr */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021120,
        SOC_REG_FLAG_RO,
        1,
        soc_QSPI_RAF_CURR_ADDRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53570_A0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_QSPI_RAF_CURR_ADDR_BCM53400_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18047120,
        SOC_REG_FLAG_RO,
        1,
        soc_QSPI_RAF_CURR_ADDR_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_QSPI_RAF_CURR_ADDR_BCM56450_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18027120,
        SOC_REG_FLAG_RO,
        1,
        soc_QSPI_RAF_CURR_ADDR_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0) || defined(BCM_56560_A0) || \
    defined(BCM_56560_B0) || defined(BCM_56960_A0) || \
    defined(BCM_56965_A0) || defined(BCM_56970_A0)
    { /* SOC_REG_INT_QSPI_RAF_CURR_ADDR_BCM56960_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021120,
        SOC_REG_FLAG_RO,
        1,
        soc_QSPI_RAF_CURR_ADDR_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_QSPI_RAF_CURR_ADDR_BCM88270_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021120,
        SOC_REG_FLAG_RO,
        1,
        soc_QSPI_RAF_CURR_ADDR_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_QSPI_RAF_CURR_ADDR_BCM88375_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021120,
        SOC_REG_FLAG_RO,
        1,
        soc_QSPI_RAF_CURR_ADDR_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_QSPI_RAF_CURR_ADDR_BCM88375_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021120,
        SOC_REG_FLAG_RO,
        1,
        soc_QSPI_RAF_CURR_ADDR_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_QSPI_RAF_CURR_ADDR_BCM88470_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021120,
        SOC_REG_FLAG_RO,
        1,
        soc_QSPI_RAF_CURR_ADDR_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_QSPI_RAF_CURR_ADDR_BCM88470_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021120,
        SOC_REG_FLAG_RO,
        1,
        soc_QSPI_RAF_CURR_ADDR_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_QSPI_RAF_CURR_ADDR_BCM88675_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021120,
        SOC_REG_FLAG_RO,
        1,
        soc_QSPI_RAF_CURR_ADDR_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_QSPI_RAF_CURR_ADDR_BCM88680_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021120,
        SOC_REG_FLAG_RO,
        1,
        soc_QSPI_RAF_CURR_ADDR_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_QSPI_RAF_CURR_ADDR_BCM88690_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021120,
        SOC_REG_FLAG_RO,
        1,
        soc_QSPI_RAF_CURR_ADDR_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_QSPI_RAF_CURR_ADDR_BCM88790_A0r */
        soc_block_list[1],
        soc_cpureg,
        1,
        0x18021120,
        SOC_REG_FLAG_RO,
        1,
        soc_QSPI_RAF_CURR_ADDR_BCM88790_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_QSPI_RAF_ECC_LOGr */
        soc_block_list[1],
        soc_cpureg,
        1,
        0x18021124,
        SOC_REG_FLAG_RO,
        5,
        soc_QSPI_RAF_ECC_LOGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_QSPI_RAF_ECC_LOG_BCM56970_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021124,
        SOC_REG_FLAG_RO,
        5,
        soc_QSPI_RAF_ECC_LOG_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_QSPI_RAF_FULLNESSr */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x1802110c,
        SOC_REG_FLAG_RO,
        2,
        soc_QSPI_RAF_FULLNESSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53570_A0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_QSPI_RAF_FULLNESS_BCM53400_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x1804710c,
        SOC_REG_FLAG_RO,
        2,
        soc_QSPI_RAF_FULLNESS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_QSPI_RAF_FULLNESS_BCM56450_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x1802710c,
        SOC_REG_FLAG_RO,
        2,
        soc_QSPI_RAF_FULLNESS_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0) || defined(BCM_56560_A0) || \
    defined(BCM_56560_B0) || defined(BCM_56960_A0) || \
    defined(BCM_56965_A0) || defined(BCM_56970_A0)
    { /* SOC_REG_INT_QSPI_RAF_FULLNESS_BCM56960_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x1802110c,
        SOC_REG_FLAG_RO,
        2,
        soc_QSPI_RAF_FULLNESS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_QSPI_RAF_FULLNESS_BCM88270_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x1802110c,
        SOC_REG_FLAG_RO,
        2,
        soc_QSPI_RAF_FULLNESS_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_QSPI_RAF_FULLNESS_BCM88375_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x1802110c,
        SOC_REG_FLAG_RO,
        2,
        soc_QSPI_RAF_FULLNESS_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_QSPI_RAF_FULLNESS_BCM88375_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x1802110c,
        SOC_REG_FLAG_RO,
        2,
        soc_QSPI_RAF_FULLNESS_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_QSPI_RAF_FULLNESS_BCM88470_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x1802110c,
        SOC_REG_FLAG_RO,
        2,
        soc_QSPI_RAF_FULLNESS_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_QSPI_RAF_FULLNESS_BCM88470_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x1802110c,
        SOC_REG_FLAG_RO,
        2,
        soc_QSPI_RAF_FULLNESS_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_QSPI_RAF_FULLNESS_BCM88675_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x1802110c,
        SOC_REG_FLAG_RO,
        2,
        soc_QSPI_RAF_FULLNESS_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_QSPI_RAF_FULLNESS_BCM88680_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x1802110c,
        SOC_REG_FLAG_RO,
        2,
        soc_QSPI_RAF_FULLNESS_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_QSPI_RAF_FULLNESS_BCM88690_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x1802110c,
        SOC_REG_FLAG_RO,
        2,
        soc_QSPI_RAF_FULLNESS_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_QSPI_RAF_FULLNESS_BCM88790_A0r */
        soc_block_list[1],
        soc_cpureg,
        1,
        0x1802110c,
        SOC_REG_FLAG_RO,
        2,
        soc_QSPI_RAF_FULLNESS_BCM88790_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_QSPI_RAF_INTERRUPT_ECC_2B_UNCORRECTABLE_ERR_DETECTEDr */
        soc_block_list[1],
        soc_cpureg,
        1,
        0x180213bc,
        0,
        2,
        soc_QSPI_RAF_INTERRUPT_ECC_2B_UNCORRECTABLE_ERR_DETECTEDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_QSPI_RAF_INTERRUPT_ECC_2B_UNCORRECTABLE_ERR_DETECTED_BCM56970_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180213bc,
        0,
        2,
        soc_QSPI_RAF_INTERRUPT_ECC_2B_UNCORRECTABLE_ERR_DETECTED_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_QSPI_RAF_INTERRUPT_LR_FULLNESS_REACHEDr */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180213a0,
        0,
        1,
        soc_QSPI_RAF_INTERRUPT_LR_FULLNESS_REACHEDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53570_A0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_QSPI_RAF_INTERRUPT_LR_FULLNESS_REACHED_BCM53400_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180473a0,
        0,
        1,
        soc_QSPI_RAF_INTERRUPT_LR_FULLNESS_REACHED_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_QSPI_RAF_INTERRUPT_LR_FULLNESS_REACHED_BCM56450_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180273a0,
        0,
        1,
        soc_QSPI_RAF_INTERRUPT_LR_FULLNESS_REACHED_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0) || defined(BCM_56560_A0) || \
    defined(BCM_56560_B0) || defined(BCM_56960_A0) || \
    defined(BCM_56965_A0) || defined(BCM_56970_A0)
    { /* SOC_REG_INT_QSPI_RAF_INTERRUPT_LR_FULLNESS_REACHED_BCM56960_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180213a0,
        0,
        1,
        soc_QSPI_RAF_INTERRUPT_LR_FULLNESS_REACHED_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_QSPI_RAF_INTERRUPT_LR_FULLNESS_REACHED_BCM88270_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180213a0,
        0,
        1,
        soc_QSPI_RAF_INTERRUPT_LR_FULLNESS_REACHED_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_QSPI_RAF_INTERRUPT_LR_FULLNESS_REACHED_BCM88375_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180213a0,
        0,
        1,
        soc_QSPI_RAF_INTERRUPT_LR_FULLNESS_REACHED_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_QSPI_RAF_INTERRUPT_LR_FULLNESS_REACHED_BCM88375_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180213a0,
        0,
        1,
        soc_QSPI_RAF_INTERRUPT_LR_FULLNESS_REACHED_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_QSPI_RAF_INTERRUPT_LR_FULLNESS_REACHED_BCM88470_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180213a0,
        0,
        1,
        soc_QSPI_RAF_INTERRUPT_LR_FULLNESS_REACHED_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_QSPI_RAF_INTERRUPT_LR_FULLNESS_REACHED_BCM88470_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180213a0,
        0,
        1,
        soc_QSPI_RAF_INTERRUPT_LR_FULLNESS_REACHED_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_QSPI_RAF_INTERRUPT_LR_FULLNESS_REACHED_BCM88675_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180213a0,
        0,
        1,
        soc_QSPI_RAF_INTERRUPT_LR_FULLNESS_REACHED_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_QSPI_RAF_INTERRUPT_LR_FULLNESS_REACHED_BCM88680_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180213a0,
        0,
        1,
        soc_QSPI_RAF_INTERRUPT_LR_FULLNESS_REACHED_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_QSPI_RAF_INTERRUPT_LR_FULLNESS_REACHED_BCM88690_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180213a0,
        0,
        1,
        soc_QSPI_RAF_INTERRUPT_LR_FULLNESS_REACHED_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_QSPI_RAF_INTERRUPT_LR_FULLNESS_REACHED_BCM88790_A0r */
        soc_block_list[1],
        soc_cpureg,
        1,
        0x180213a0,
        0,
        1,
        soc_QSPI_RAF_INTERRUPT_LR_FULLNESS_REACHED_BCM88790_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_QSPI_RAF_INTERRUPT_LR_IMPATIENTr */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180213a8,
        0,
        1,
        soc_QSPI_RAF_INTERRUPT_LR_IMPATIENTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53570_A0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_QSPI_RAF_INTERRUPT_LR_IMPATIENT_BCM53400_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180473a8,
        0,
        1,
        soc_QSPI_RAF_INTERRUPT_LR_IMPATIENT_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_QSPI_RAF_INTERRUPT_LR_IMPATIENT_BCM56450_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180273a8,
        0,
        1,
        soc_QSPI_RAF_INTERRUPT_LR_IMPATIENT_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0) || defined(BCM_56560_A0) || \
    defined(BCM_56560_B0) || defined(BCM_56960_A0) || \
    defined(BCM_56965_A0) || defined(BCM_56970_A0)
    { /* SOC_REG_INT_QSPI_RAF_INTERRUPT_LR_IMPATIENT_BCM56960_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180213a8,
        0,
        1,
        soc_QSPI_RAF_INTERRUPT_LR_IMPATIENT_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_QSPI_RAF_INTERRUPT_LR_IMPATIENT_BCM88270_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180213a8,
        0,
        1,
        soc_QSPI_RAF_INTERRUPT_LR_IMPATIENT_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_QSPI_RAF_INTERRUPT_LR_IMPATIENT_BCM88375_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180213a8,
        0,
        1,
        soc_QSPI_RAF_INTERRUPT_LR_IMPATIENT_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_QSPI_RAF_INTERRUPT_LR_IMPATIENT_BCM88375_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180213a8,
        0,
        1,
        soc_QSPI_RAF_INTERRUPT_LR_IMPATIENT_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_QSPI_RAF_INTERRUPT_LR_IMPATIENT_BCM88470_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180213a8,
        0,
        1,
        soc_QSPI_RAF_INTERRUPT_LR_IMPATIENT_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_QSPI_RAF_INTERRUPT_LR_IMPATIENT_BCM88470_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180213a8,
        0,
        1,
        soc_QSPI_RAF_INTERRUPT_LR_IMPATIENT_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_QSPI_RAF_INTERRUPT_LR_IMPATIENT_BCM88675_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180213a8,
        0,
        1,
        soc_QSPI_RAF_INTERRUPT_LR_IMPATIENT_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_QSPI_RAF_INTERRUPT_LR_IMPATIENT_BCM88680_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180213a8,
        0,
        1,
        soc_QSPI_RAF_INTERRUPT_LR_IMPATIENT_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_QSPI_RAF_INTERRUPT_LR_IMPATIENT_BCM88690_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180213a8,
        0,
        1,
        soc_QSPI_RAF_INTERRUPT_LR_IMPATIENT_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_QSPI_RAF_INTERRUPT_LR_IMPATIENT_BCM88790_A0r */
        soc_block_list[1],
        soc_cpureg,
        1,
        0x180213a8,
        0,
        1,
        soc_QSPI_RAF_INTERRUPT_LR_IMPATIENT_BCM88790_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_QSPI_RAF_INTERRUPT_LR_OVERREADr */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180213b0,
        0,
        1,
        soc_QSPI_RAF_INTERRUPT_LR_OVERREADr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53570_A0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_QSPI_RAF_INTERRUPT_LR_OVERREAD_BCM53400_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180473b0,
        0,
        1,
        soc_QSPI_RAF_INTERRUPT_LR_OVERREAD_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_QSPI_RAF_INTERRUPT_LR_OVERREAD_BCM56450_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180273b0,
        0,
        1,
        soc_QSPI_RAF_INTERRUPT_LR_OVERREAD_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0) || defined(BCM_56560_A0) || \
    defined(BCM_56560_B0) || defined(BCM_56960_A0) || \
    defined(BCM_56965_A0) || defined(BCM_56970_A0)
    { /* SOC_REG_INT_QSPI_RAF_INTERRUPT_LR_OVERREAD_BCM56960_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180213b0,
        0,
        1,
        soc_QSPI_RAF_INTERRUPT_LR_OVERREAD_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_QSPI_RAF_INTERRUPT_LR_OVERREAD_BCM88270_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180213b0,
        0,
        1,
        soc_QSPI_RAF_INTERRUPT_LR_OVERREAD_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_QSPI_RAF_INTERRUPT_LR_OVERREAD_BCM88375_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180213b0,
        0,
        1,
        soc_QSPI_RAF_INTERRUPT_LR_OVERREAD_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_QSPI_RAF_INTERRUPT_LR_OVERREAD_BCM88375_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180213b0,
        0,
        1,
        soc_QSPI_RAF_INTERRUPT_LR_OVERREAD_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_QSPI_RAF_INTERRUPT_LR_OVERREAD_BCM88470_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180213b0,
        0,
        1,
        soc_QSPI_RAF_INTERRUPT_LR_OVERREAD_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_QSPI_RAF_INTERRUPT_LR_OVERREAD_BCM88470_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180213b0,
        0,
        1,
        soc_QSPI_RAF_INTERRUPT_LR_OVERREAD_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_QSPI_RAF_INTERRUPT_LR_OVERREAD_BCM88675_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180213b0,
        0,
        1,
        soc_QSPI_RAF_INTERRUPT_LR_OVERREAD_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_QSPI_RAF_INTERRUPT_LR_OVERREAD_BCM88680_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180213b0,
        0,
        1,
        soc_QSPI_RAF_INTERRUPT_LR_OVERREAD_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_QSPI_RAF_INTERRUPT_LR_OVERREAD_BCM88690_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180213b0,
        0,
        1,
        soc_QSPI_RAF_INTERRUPT_LR_OVERREAD_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_QSPI_RAF_INTERRUPT_LR_OVERREAD_BCM88790_A0r */
        soc_block_list[1],
        soc_cpureg,
        1,
        0x180213b0,
        0,
        1,
        soc_QSPI_RAF_INTERRUPT_LR_OVERREAD_BCM88790_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_QSPI_RAF_INTERRUPT_LR_SESSION_DONEr */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180213ac,
        0,
        1,
        soc_QSPI_RAF_INTERRUPT_LR_SESSION_DONEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53570_A0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_QSPI_RAF_INTERRUPT_LR_SESSION_DONE_BCM53400_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180473ac,
        0,
        1,
        soc_QSPI_RAF_INTERRUPT_LR_SESSION_DONE_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_QSPI_RAF_INTERRUPT_LR_SESSION_DONE_BCM56450_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180273ac,
        0,
        1,
        soc_QSPI_RAF_INTERRUPT_LR_SESSION_DONE_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0) || defined(BCM_56560_A0) || \
    defined(BCM_56560_B0) || defined(BCM_56960_A0) || \
    defined(BCM_56965_A0) || defined(BCM_56970_A0)
    { /* SOC_REG_INT_QSPI_RAF_INTERRUPT_LR_SESSION_DONE_BCM56960_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180213ac,
        0,
        1,
        soc_QSPI_RAF_INTERRUPT_LR_SESSION_DONE_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_QSPI_RAF_INTERRUPT_LR_SESSION_DONE_BCM88270_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180213ac,
        0,
        1,
        soc_QSPI_RAF_INTERRUPT_LR_SESSION_DONE_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_QSPI_RAF_INTERRUPT_LR_SESSION_DONE_BCM88375_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180213ac,
        0,
        1,
        soc_QSPI_RAF_INTERRUPT_LR_SESSION_DONE_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_QSPI_RAF_INTERRUPT_LR_SESSION_DONE_BCM88375_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180213ac,
        0,
        1,
        soc_QSPI_RAF_INTERRUPT_LR_SESSION_DONE_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_QSPI_RAF_INTERRUPT_LR_SESSION_DONE_BCM88470_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180213ac,
        0,
        1,
        soc_QSPI_RAF_INTERRUPT_LR_SESSION_DONE_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_QSPI_RAF_INTERRUPT_LR_SESSION_DONE_BCM88470_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180213ac,
        0,
        1,
        soc_QSPI_RAF_INTERRUPT_LR_SESSION_DONE_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_QSPI_RAF_INTERRUPT_LR_SESSION_DONE_BCM88675_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180213ac,
        0,
        1,
        soc_QSPI_RAF_INTERRUPT_LR_SESSION_DONE_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_QSPI_RAF_INTERRUPT_LR_SESSION_DONE_BCM88680_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180213ac,
        0,
        1,
        soc_QSPI_RAF_INTERRUPT_LR_SESSION_DONE_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_QSPI_RAF_INTERRUPT_LR_SESSION_DONE_BCM88690_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180213ac,
        0,
        1,
        soc_QSPI_RAF_INTERRUPT_LR_SESSION_DONE_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_QSPI_RAF_INTERRUPT_LR_SESSION_DONE_BCM88790_A0r */
        soc_block_list[1],
        soc_cpureg,
        1,
        0x180213ac,
        0,
        1,
        soc_QSPI_RAF_INTERRUPT_LR_SESSION_DONE_BCM88790_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_QSPI_RAF_INTERRUPT_LR_TRUNCATEDr */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180213a4,
        0,
        1,
        soc_QSPI_RAF_INTERRUPT_LR_TRUNCATEDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53570_A0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_QSPI_RAF_INTERRUPT_LR_TRUNCATED_BCM53400_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180473a4,
        0,
        1,
        soc_QSPI_RAF_INTERRUPT_LR_TRUNCATED_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_QSPI_RAF_INTERRUPT_LR_TRUNCATED_BCM56450_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180273a4,
        0,
        1,
        soc_QSPI_RAF_INTERRUPT_LR_TRUNCATED_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0) || defined(BCM_56560_A0) || \
    defined(BCM_56560_B0) || defined(BCM_56960_A0) || \
    defined(BCM_56965_A0) || defined(BCM_56970_A0)
    { /* SOC_REG_INT_QSPI_RAF_INTERRUPT_LR_TRUNCATED_BCM56960_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180213a4,
        0,
        1,
        soc_QSPI_RAF_INTERRUPT_LR_TRUNCATED_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_QSPI_RAF_INTERRUPT_LR_TRUNCATED_BCM88270_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180213a4,
        0,
        1,
        soc_QSPI_RAF_INTERRUPT_LR_TRUNCATED_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_QSPI_RAF_INTERRUPT_LR_TRUNCATED_BCM88375_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180213a4,
        0,
        1,
        soc_QSPI_RAF_INTERRUPT_LR_TRUNCATED_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_QSPI_RAF_INTERRUPT_LR_TRUNCATED_BCM88375_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180213a4,
        0,
        1,
        soc_QSPI_RAF_INTERRUPT_LR_TRUNCATED_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_QSPI_RAF_INTERRUPT_LR_TRUNCATED_BCM88470_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180213a4,
        0,
        1,
        soc_QSPI_RAF_INTERRUPT_LR_TRUNCATED_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_QSPI_RAF_INTERRUPT_LR_TRUNCATED_BCM88470_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180213a4,
        0,
        1,
        soc_QSPI_RAF_INTERRUPT_LR_TRUNCATED_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_QSPI_RAF_INTERRUPT_LR_TRUNCATED_BCM88675_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180213a4,
        0,
        1,
        soc_QSPI_RAF_INTERRUPT_LR_TRUNCATED_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_QSPI_RAF_INTERRUPT_LR_TRUNCATED_BCM88680_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180213a4,
        0,
        1,
        soc_QSPI_RAF_INTERRUPT_LR_TRUNCATED_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_QSPI_RAF_INTERRUPT_LR_TRUNCATED_BCM88690_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x180213a4,
        0,
        1,
        soc_QSPI_RAF_INTERRUPT_LR_TRUNCATED_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_QSPI_RAF_INTERRUPT_LR_TRUNCATED_BCM88790_A0r */
        soc_block_list[1],
        soc_cpureg,
        1,
        0x180213a4,
        0,
        1,
        soc_QSPI_RAF_INTERRUPT_LR_TRUNCATED_BCM88790_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_QSPI_RAF_NUM_WORDSr */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021104,
        0,
        1,
        soc_QSPI_RAF_NUM_WORDSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53570_A0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_QSPI_RAF_NUM_WORDS_BCM53400_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18047104,
        0,
        1,
        soc_QSPI_RAF_NUM_WORDS_BCM88790_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_QSPI_RAF_NUM_WORDS_BCM56450_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18027104,
        0,
        1,
        soc_QSPI_RAF_NUM_WORDS_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0) || defined(BCM_56560_A0) || \
    defined(BCM_56560_B0) || defined(BCM_56960_A0) || \
    defined(BCM_56965_A0) || defined(BCM_56970_A0)
    { /* SOC_REG_INT_QSPI_RAF_NUM_WORDS_BCM56960_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021104,
        0,
        1,
        soc_QSPI_RAF_NUM_WORDS_BCM88790_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_QSPI_RAF_NUM_WORDS_BCM88270_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021104,
        0,
        1,
        soc_QSPI_RAF_NUM_WORDS_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_QSPI_RAF_NUM_WORDS_BCM88375_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021104,
        0,
        1,
        soc_QSPI_RAF_NUM_WORDS_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_QSPI_RAF_NUM_WORDS_BCM88375_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021104,
        0,
        1,
        soc_QSPI_RAF_NUM_WORDS_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_QSPI_RAF_NUM_WORDS_BCM88470_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021104,
        0,
        1,
        soc_QSPI_RAF_NUM_WORDS_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_QSPI_RAF_NUM_WORDS_BCM88470_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021104,
        0,
        1,
        soc_QSPI_RAF_NUM_WORDS_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_QSPI_RAF_NUM_WORDS_BCM88675_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021104,
        0,
        1,
        soc_QSPI_RAF_NUM_WORDS_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_QSPI_RAF_NUM_WORDS_BCM88680_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021104,
        0,
        1,
        soc_QSPI_RAF_NUM_WORDS_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_QSPI_RAF_NUM_WORDS_BCM88690_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021104,
        0,
        1,
        soc_QSPI_RAF_NUM_WORDS_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_QSPI_RAF_NUM_WORDS_BCM88790_A0r */
        soc_block_list[1],
        soc_cpureg,
        1,
        0x18021104,
        0,
        1,
        soc_QSPI_RAF_NUM_WORDS_BCM88790_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_QSPI_RAF_READ_DATAr */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021118,
        SOC_REG_FLAG_RO,
        1,
        soc_QSPI_RAF_READ_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53570_A0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_QSPI_RAF_READ_DATA_BCM53400_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18047118,
        SOC_REG_FLAG_RO,
        1,
        soc_CMIC_BS0_INPUT_TIME_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_QSPI_RAF_READ_DATA_BCM56450_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18027118,
        SOC_REG_FLAG_RO,
        1,
        soc_CMIC_BS_INPUT_TIME_0_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0) || defined(BCM_56560_A0) || \
    defined(BCM_56560_B0) || defined(BCM_56960_A0) || \
    defined(BCM_56965_A0) || defined(BCM_56970_A0)
    { /* SOC_REG_INT_QSPI_RAF_READ_DATA_BCM56960_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021118,
        SOC_REG_FLAG_RO,
        1,
        soc_CMIC_BS0_INPUT_TIME_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_QSPI_RAF_READ_DATA_BCM88270_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021118,
        SOC_REG_FLAG_RO,
        1,
        soc_QSPI_RAF_READ_DATA_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_QSPI_RAF_READ_DATA_BCM88375_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021118,
        SOC_REG_FLAG_RO,
        1,
        soc_QSPI_RAF_READ_DATA_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_QSPI_RAF_READ_DATA_BCM88375_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021118,
        SOC_REG_FLAG_RO,
        1,
        soc_QSPI_RAF_READ_DATA_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_QSPI_RAF_READ_DATA_BCM88470_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021118,
        SOC_REG_FLAG_RO,
        1,
        soc_QSPI_RAF_READ_DATA_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_QSPI_RAF_READ_DATA_BCM88470_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021118,
        SOC_REG_FLAG_RO,
        1,
        soc_QSPI_RAF_READ_DATA_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_QSPI_RAF_READ_DATA_BCM88675_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021118,
        SOC_REG_FLAG_RO,
        1,
        soc_QSPI_RAF_READ_DATA_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_QSPI_RAF_READ_DATA_BCM88680_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021118,
        SOC_REG_FLAG_RO,
        1,
        soc_QSPI_RAF_READ_DATA_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_QSPI_RAF_READ_DATA_BCM88690_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021118,
        SOC_REG_FLAG_RO,
        1,
        soc_QSPI_RAF_READ_DATA_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_QSPI_RAF_READ_DATA_BCM88790_A0r */
        soc_block_list[1],
        soc_cpureg,
        1,
        0x18021118,
        SOC_REG_FLAG_RO,
        1,
        soc_CMIC_BS0_INPUT_TIME_0_BCM88950_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_QSPI_RAF_START_ADDRr */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021100,
        0,
        1,
        soc_QSPI_RAF_START_ADDRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53570_A0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_QSPI_RAF_START_ADDR_BCM53400_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18047100,
        0,
        1,
        soc_QSPI_RAF_START_ADDR_BCM88790_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_QSPI_RAF_START_ADDR_BCM56450_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18027100,
        0,
        1,
        soc_CMIC_SER0_START_ADDR_0_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0) || defined(BCM_56560_A0) || \
    defined(BCM_56560_B0) || defined(BCM_56960_A0) || \
    defined(BCM_56965_A0) || defined(BCM_56970_A0)
    { /* SOC_REG_INT_QSPI_RAF_START_ADDR_BCM56960_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021100,
        0,
        1,
        soc_QSPI_RAF_START_ADDR_BCM88790_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_QSPI_RAF_START_ADDR_BCM88270_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021100,
        0,
        1,
        soc_QSPI_RAF_START_ADDR_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_QSPI_RAF_START_ADDR_BCM88375_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021100,
        0,
        1,
        soc_QSPI_RAF_START_ADDR_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_QSPI_RAF_START_ADDR_BCM88375_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021100,
        0,
        1,
        soc_QSPI_RAF_START_ADDR_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_QSPI_RAF_START_ADDR_BCM88470_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021100,
        0,
        1,
        soc_QSPI_RAF_START_ADDR_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_QSPI_RAF_START_ADDR_BCM88470_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021100,
        0,
        1,
        soc_QSPI_RAF_START_ADDR_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_QSPI_RAF_START_ADDR_BCM88675_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021100,
        0,
        1,
        soc_QSPI_RAF_START_ADDR_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_QSPI_RAF_START_ADDR_BCM88680_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021100,
        0,
        1,
        soc_QSPI_RAF_START_ADDR_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_QSPI_RAF_START_ADDR_BCM88690_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021100,
        0,
        1,
        soc_QSPI_RAF_START_ADDR_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_QSPI_RAF_START_ADDR_BCM88790_A0r */
        soc_block_list[1],
        soc_cpureg,
        1,
        0x18021100,
        0,
        1,
        soc_QSPI_RAF_START_ADDR_BCM88790_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_QSPI_RAF_STATUSr */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021114,
        SOC_REG_FLAG_RO,
        4,
        soc_QSPI_RAF_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53570_A0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_QSPI_RAF_STATUS_BCM53400_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18047114,
        SOC_REG_FLAG_RO,
        4,
        soc_QSPI_RAF_STATUS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_QSPI_RAF_STATUS_BCM56450_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18027114,
        SOC_REG_FLAG_RO,
        4,
        soc_QSPI_RAF_STATUS_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0) || defined(BCM_56560_A0) || \
    defined(BCM_56560_B0) || defined(BCM_56960_A0) || \
    defined(BCM_56965_A0) || defined(BCM_56970_A0)
    { /* SOC_REG_INT_QSPI_RAF_STATUS_BCM56960_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021114,
        SOC_REG_FLAG_RO,
        4,
        soc_QSPI_RAF_STATUS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_QSPI_RAF_STATUS_BCM88270_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021114,
        SOC_REG_FLAG_RO,
        4,
        soc_QSPI_RAF_STATUS_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_QSPI_RAF_STATUS_BCM88375_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021114,
        SOC_REG_FLAG_RO,
        4,
        soc_QSPI_RAF_STATUS_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_QSPI_RAF_STATUS_BCM88375_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021114,
        SOC_REG_FLAG_RO,
        4,
        soc_QSPI_RAF_STATUS_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_QSPI_RAF_STATUS_BCM88470_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021114,
        SOC_REG_FLAG_RO,
        4,
        soc_QSPI_RAF_STATUS_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_QSPI_RAF_STATUS_BCM88470_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021114,
        SOC_REG_FLAG_RO,
        4,
        soc_QSPI_RAF_STATUS_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_QSPI_RAF_STATUS_BCM88675_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021114,
        SOC_REG_FLAG_RO,
        4,
        soc_QSPI_RAF_STATUS_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_QSPI_RAF_STATUS_BCM88680_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021114,
        SOC_REG_FLAG_RO,
        4,
        soc_QSPI_RAF_STATUS_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_QSPI_RAF_STATUS_BCM88690_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021114,
        SOC_REG_FLAG_RO,
        4,
        soc_QSPI_RAF_STATUS_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_QSPI_RAF_STATUS_BCM88790_A0r */
        soc_block_list[1],
        soc_cpureg,
        1,
        0x18021114,
        SOC_REG_FLAG_RO,
        4,
        soc_QSPI_RAF_STATUS_BCM88790_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_QSPI_RAF_WATERMARKr */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021110,
        0,
        2,
        soc_QSPI_RAF_WATERMARKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53570_A0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_QSPI_RAF_WATERMARK_BCM53400_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18047110,
        0,
        2,
        soc_QSPI_RAF_WATERMARK_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_QSPI_RAF_WATERMARK_BCM56450_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18027110,
        0,
        2,
        soc_QSPI_RAF_WATERMARK_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0) || defined(BCM_56560_A0) || \
    defined(BCM_56560_B0) || defined(BCM_56960_A0) || \
    defined(BCM_56965_A0) || defined(BCM_56970_A0)
    { /* SOC_REG_INT_QSPI_RAF_WATERMARK_BCM56960_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021110,
        0,
        2,
        soc_QSPI_RAF_WATERMARK_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_QSPI_RAF_WATERMARK_BCM88270_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021110,
        0,
        2,
        soc_QSPI_RAF_WATERMARK_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_QSPI_RAF_WATERMARK_BCM88375_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021110,
        0,
        2,
        soc_QSPI_RAF_WATERMARK_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_QSPI_RAF_WATERMARK_BCM88375_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021110,
        0,
        2,
        soc_QSPI_RAF_WATERMARK_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_QSPI_RAF_WATERMARK_BCM88470_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021110,
        0,
        2,
        soc_QSPI_RAF_WATERMARK_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_QSPI_RAF_WATERMARK_BCM88470_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021110,
        0,
        2,
        soc_QSPI_RAF_WATERMARK_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_QSPI_RAF_WATERMARK_BCM88675_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021110,
        0,
        2,
        soc_QSPI_RAF_WATERMARK_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_QSPI_RAF_WATERMARK_BCM88680_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021110,
        0,
        2,
        soc_QSPI_RAF_WATERMARK_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_QSPI_RAF_WATERMARK_BCM88690_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x18021110,
        0,
        2,
        soc_QSPI_RAF_WATERMARK_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_QSPI_RAF_WATERMARK_BCM88790_A0r */
        soc_block_list[1],
        soc_cpureg,
        1,
        0x18021110,
        0,
        2,
        soc_QSPI_RAF_WATERMARK_BCM88790_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_QSPI_RAF_WORD_CNTr */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x1802111c,
        SOC_REG_FLAG_RO,
        1,
        soc_QSPI_RAF_WORD_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53570_A0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_QSPI_RAF_WORD_CNT_BCM53400_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x1804711c,
        SOC_REG_FLAG_RO,
        1,
        soc_QSPI_RAF_WORD_CNT_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_QSPI_RAF_WORD_CNT_BCM56450_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x1802711c,
        SOC_REG_FLAG_RO,
        1,
        soc_QSPI_RAF_WORD_CNT_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0) || defined(BCM_56560_A0) || \
    defined(BCM_56560_B0) || defined(BCM_56960_A0) || \
    defined(BCM_56965_A0) || defined(BCM_56970_A0)
    { /* SOC_REG_INT_QSPI_RAF_WORD_CNT_BCM56960_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x1802111c,
        SOC_REG_FLAG_RO,
        1,
        soc_QSPI_RAF_WORD_CNT_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88270_A0)
    { /* SOC_REG_INT_QSPI_RAF_WORD_CNT_BCM88270_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x1802111c,
        SOC_REG_FLAG_RO,
        1,
        soc_QSPI_RAF_WORD_CNT_BCM88270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_QSPI_RAF_WORD_CNT_BCM88375_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x1802111c,
        SOC_REG_FLAG_RO,
        1,
        soc_QSPI_RAF_WORD_CNT_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_QSPI_RAF_WORD_CNT_BCM88375_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x1802111c,
        SOC_REG_FLAG_RO,
        1,
        soc_QSPI_RAF_WORD_CNT_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_QSPI_RAF_WORD_CNT_BCM88470_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x1802111c,
        SOC_REG_FLAG_RO,
        1,
        soc_QSPI_RAF_WORD_CNT_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_QSPI_RAF_WORD_CNT_BCM88470_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x1802111c,
        SOC_REG_FLAG_RO,
        1,
        soc_QSPI_RAF_WORD_CNT_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_QSPI_RAF_WORD_CNT_BCM88675_B0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x1802111c,
        SOC_REG_FLAG_RO,
        1,
        soc_QSPI_RAF_WORD_CNT_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_QSPI_RAF_WORD_CNT_BCM88680_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x1802111c,
        SOC_REG_FLAG_RO,
        1,
        soc_QSPI_RAF_WORD_CNT_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88690_A0)
    { /* SOC_REG_INT_QSPI_RAF_WORD_CNT_BCM88690_A0r */
        soc_block_list[80],
        soc_iprocreg,
        1,
        0x1802111c,
        SOC_REG_FLAG_RO,
        1,
        soc_QSPI_RAF_WORD_CNT_BCM88690_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88790_A0)
    { /* SOC_REG_INT_QSPI_RAF_WORD_CNT_BCM88790_A0r */
        soc_block_list[1],
        soc_cpureg,
        1,
        0x1802111c,
        SOC_REG_FLAG_RO,
        1,
        soc_QSPI_RAF_WORD_CNT_BCM88790_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_QSTRUCT_FAP0_WATERMARKr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2a080048,
        0,
        1,
        soc_QSTRUCT_FAP0_WATERMARKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_QSTRUCT_FAP0_WATERMARK_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xaa004600,
        0,
        1,
        soc_QSTRUCT_FAP0_WATERMARK_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_QSTRUCT_FAP1_WATERMARKr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2a080049,
        0,
        1,
        soc_QSTRUCT_FAP0_WATERMARKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_QSTRUCT_FAP1_WATERMARK_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xaa004700,
        0,
        1,
        soc_QSTRUCT_FAP0_WATERMARK_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_QSTRUCT_FAP2_WATERMARKr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2a08004a,
        0,
        1,
        soc_QSTRUCT_FAP0_WATERMARKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_QSTRUCT_FAP2_WATERMARK_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xaa004800,
        0,
        1,
        soc_QSTRUCT_FAP0_WATERMARK_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_QSTRUCT_FAP3_WATERMARKr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2a08004b,
        0,
        1,
        soc_QSTRUCT_FAP0_WATERMARKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_QSTRUCT_FAP3_WATERMARK_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xaa004900,
        0,
        1,
        soc_QSTRUCT_FAP0_WATERMARK_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_QSTRUCT_FAPCONFIGr */
        soc_block_list[4],
        soc_genreg,
        2,
        0xaa000000,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_QSTRUCT_FAPCONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00004600, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_QSTRUCT_FAPCONFIG_0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2a080000,
        0,
        1,
        soc_QSTRUCT_FAPCONFIG_0r_fields,
        SOC_RESET_VAL_DEC(0x00011800, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_QSTRUCT_FAPCONFIG_1r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2a080001,
        0,
        1,
        soc_QSTRUCT_FAPCONFIG_0r_fields,
        SOC_RESET_VAL_DEC(0x00011800, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_QSTRUCT_FAPCONFIG_2r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2a080002,
        0,
        1,
        soc_QSTRUCT_FAPCONFIG_0r_fields,
        SOC_RESET_VAL_DEC(0x00011800, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_QSTRUCT_FAPCONFIG_3r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2a080003,
        0,
        1,
        soc_QSTRUCT_FAPCONFIG_0r_fields,
        SOC_RESET_VAL_DEC(0x00011800, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_QSTRUCT_FAPCONFIG_0_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xaa000000,
        0,
        1,
        soc_QSTRUCT_FAPCONFIG_0_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00011800, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_QSTRUCT_FAPCONFIG_1_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xaa000100,
        0,
        1,
        soc_QSTRUCT_FAPCONFIG_0_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00011800, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_QSTRUCT_FAPCONFIG_2_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xaa000200,
        0,
        1,
        soc_QSTRUCT_FAPCONFIG_0_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00011800, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_QSTRUCT_FAPCONFIG_3_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xaa000300,
        0,
        1,
        soc_QSTRUCT_FAPCONFIG_0_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00011800, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_QSTRUCT_FAPCONFIG_BCM56270_A0r */
        soc_block_list[4],
        soc_genreg,
        2,
        0xaa000000,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_QSTRUCT_FAPCONFIG_BCM56270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000f00, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_QSTRUCT_FAPFULLRESETPOINTr */
        soc_block_list[4],
        soc_genreg,
        2,
        0xaa000600,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_QSTRUCT_FAPFULLRESETPOINTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_QSTRUCT_FAPFULLRESETPOINT_0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2a08000c,
        0,
        1,
        soc_QSTRUCT_FAPFULLRESETPOINT_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_QSTRUCT_FAPFULLRESETPOINT_1r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2a08000d,
        0,
        1,
        soc_QSTRUCT_FAPFULLRESETPOINT_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_QSTRUCT_FAPFULLRESETPOINT_2r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2a08000e,
        0,
        1,
        soc_QSTRUCT_FAPFULLRESETPOINT_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_QSTRUCT_FAPFULLRESETPOINT_3r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2a08000f,
        0,
        1,
        soc_QSTRUCT_FAPFULLRESETPOINT_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_QSTRUCT_FAPFULLRESETPOINT_0_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xaa000c00,
        0,
        1,
        soc_QSTRUCT_FAPFULLRESETPOINT_0_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_QSTRUCT_FAPFULLRESETPOINT_1_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xaa000d00,
        0,
        1,
        soc_QSTRUCT_FAPFULLRESETPOINT_0_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_QSTRUCT_FAPFULLRESETPOINT_2_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xaa000e00,
        0,
        1,
        soc_QSTRUCT_FAPFULLRESETPOINT_0_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_QSTRUCT_FAPFULLRESETPOINT_3_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xaa000f00,
        0,
        1,
        soc_QSTRUCT_FAPFULLRESETPOINT_0_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_QSTRUCT_FAPFULLRESETPOINT_BCM56270_A0r */
        soc_block_list[4],
        soc_genreg,
        2,
        0xaa000600,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_QSTRUCT_FAPFULLRESETPOINT_BCM56270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_QSTRUCT_FAPFULLSETPOINTr */
        soc_block_list[4],
        soc_genreg,
        2,
        0xaa000400,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_QSTRUCT_FAPFULLSETPOINTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_QSTRUCT_FAPFULLSETPOINT_0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2a080008,
        0,
        1,
        soc_QSTRUCT_FAPFULLSETPOINT_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_QSTRUCT_FAPFULLSETPOINT_1r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2a080009,
        0,
        1,
        soc_QSTRUCT_FAPFULLSETPOINT_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_QSTRUCT_FAPFULLSETPOINT_2r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2a08000a,
        0,
        1,
        soc_QSTRUCT_FAPFULLSETPOINT_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_QSTRUCT_FAPFULLSETPOINT_3r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2a08000b,
        0,
        1,
        soc_QSTRUCT_FAPFULLSETPOINT_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_QSTRUCT_FAPFULLSETPOINT_0_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xaa000800,
        0,
        1,
        soc_QSTRUCT_FAPFULLSETPOINT_0_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_QSTRUCT_FAPFULLSETPOINT_1_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xaa000900,
        0,
        1,
        soc_QSTRUCT_FAPFULLSETPOINT_0_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_QSTRUCT_FAPFULLSETPOINT_2_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xaa000a00,
        0,
        1,
        soc_QSTRUCT_FAPFULLSETPOINT_0_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_QSTRUCT_FAPFULLSETPOINT_3_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xaa000b00,
        0,
        1,
        soc_QSTRUCT_FAPFULLSETPOINT_0_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_QSTRUCT_FAPFULLSETPOINT_BCM56270_A0r */
        soc_block_list[4],
        soc_genreg,
        2,
        0xaa000400,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_QSTRUCT_FAPFULLSETPOINT_BCM56270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_QSTRUCT_FAPINITr */
        soc_block_list[4],
        soc_genreg,
        2,
        0xaa000200,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_MMU_ENQ_FAPINIT_0_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_QSTRUCT_FAPINIT_0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2a080004,
        0,
        1,
        soc_MMU_ENQ_FAPINIT_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_QSTRUCT_FAPINIT_1r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2a080005,
        0,
        1,
        soc_MMU_ENQ_FAPINIT_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_QSTRUCT_FAPINIT_2r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2a080006,
        0,
        1,
        soc_MMU_ENQ_FAPINIT_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_QSTRUCT_FAPINIT_3r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2a080007,
        0,
        1,
        soc_MMU_ENQ_FAPINIT_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_QSTRUCT_FAPINIT_0_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xaa000400,
        0,
        1,
        soc_MMU_ENQ_FAPINIT_0_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_QSTRUCT_FAPINIT_1_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xaa000500,
        0,
        1,
        soc_MMU_ENQ_FAPINIT_0_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_QSTRUCT_FAPINIT_2_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xaa000600,
        0,
        1,
        soc_MMU_ENQ_FAPINIT_0_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_QSTRUCT_FAPINIT_3_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xaa000700,
        0,
        1,
        soc_MMU_ENQ_FAPINIT_0_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_QSTRUCT_FAPOTPCONFIGr */
        soc_block_list[4],
        soc_genreg,
        2,
        0xaa000a00,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        1,
        soc_QSTRUCT_FAPOTPCONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00004600, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_QSTRUCT_FAPOTPCONFIG_0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2a080014,
        SOC_REG_FLAG_RO,
        1,
        soc_QSTRUCT_FAPOTPCONFIG_0r_fields,
        SOC_RESET_VAL_DEC(0x00004600, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_QSTRUCT_FAPOTPCONFIG_1r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2a080015,
        SOC_REG_FLAG_RO,
        1,
        soc_QSTRUCT_FAPOTPCONFIG_0r_fields,
        SOC_RESET_VAL_DEC(0x00004600, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_QSTRUCT_FAPOTPCONFIG_2r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2a080016,
        SOC_REG_FLAG_RO,
        1,
        soc_QSTRUCT_FAPOTPCONFIG_0r_fields,
        SOC_RESET_VAL_DEC(0x00004600, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_QSTRUCT_FAPOTPCONFIG_3r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2a080017,
        SOC_REG_FLAG_RO,
        1,
        soc_QSTRUCT_FAPOTPCONFIG_0r_fields,
        SOC_RESET_VAL_DEC(0x00004600, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_QSTRUCT_FAPOTPCONFIG_0_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xaa001400,
        SOC_REG_FLAG_RO,
        1,
        soc_QSTRUCT_FAPOTPCONFIG_0_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00004600, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_QSTRUCT_FAPOTPCONFIG_1_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xaa001500,
        SOC_REG_FLAG_RO,
        1,
        soc_QSTRUCT_FAPOTPCONFIG_0_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00004600, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_QSTRUCT_FAPOTPCONFIG_2_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xaa001600,
        SOC_REG_FLAG_RO,
        1,
        soc_QSTRUCT_FAPOTPCONFIG_0_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00004600, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_QSTRUCT_FAPOTPCONFIG_3_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xaa001700,
        SOC_REG_FLAG_RO,
        1,
        soc_QSTRUCT_FAPOTPCONFIG_0_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00004600, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_QSTRUCT_FAPOTPCONFIG_BCM56270_A0r */
        soc_block_list[4],
        soc_genreg,
        2,
        0xaa000a00,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        1,
        soc_QSTRUCT_FAPOTPCONFIG_BCM56270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000f00, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_QSTRUCT_FAPREADPOINTERr */
        soc_block_list[4],
        soc_genreg,
        2,
        0xaa000800,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        2,
        soc_QSTRUCT_FAPREADPOINTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_QSTRUCT_FAPREADPOINTER_0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2a080010,
        SOC_REG_FLAG_RO,
        2,
        soc_QSTRUCT_FAPREADPOINTER_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_QSTRUCT_FAPREADPOINTER_1r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2a080011,
        SOC_REG_FLAG_RO,
        2,
        soc_QSTRUCT_FAPREADPOINTER_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_QSTRUCT_FAPREADPOINTER_2r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2a080012,
        SOC_REG_FLAG_RO,
        2,
        soc_QSTRUCT_FAPREADPOINTER_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_QSTRUCT_FAPREADPOINTER_3r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2a080013,
        SOC_REG_FLAG_RO,
        2,
        soc_QSTRUCT_FAPREADPOINTER_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_QSTRUCT_FAPREADPOINTER_0_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xaa001000,
        SOC_REG_FLAG_RO,
        2,
        soc_QSTRUCT_FAPREADPOINTER_0_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_QSTRUCT_FAPREADPOINTER_1_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xaa001100,
        SOC_REG_FLAG_RO,
        2,
        soc_QSTRUCT_FAPREADPOINTER_0_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_QSTRUCT_FAPREADPOINTER_2_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xaa001200,
        SOC_REG_FLAG_RO,
        2,
        soc_QSTRUCT_FAPREADPOINTER_0_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_QSTRUCT_FAPREADPOINTER_3_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xaa001300,
        SOC_REG_FLAG_RO,
        2,
        soc_QSTRUCT_FAPREADPOINTER_0_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_QSTRUCT_FAPREADPOINTER_BCM56270_A0r */
        soc_block_list[4],
        soc_genreg,
        2,
        0xaa000800,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        2,
        soc_QSTRUCT_FAPREADPOINTER_BCM56270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_QSTRUCT_FAPSTACKSTATUSr */
        soc_block_list[4],
        soc_genreg,
        2,
        0xaa000c00,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        2,
        soc_QSTRUCT_FAPSTACKSTATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_QSTRUCT_FAPSTACKSTATUS_0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2a080018,
        SOC_REG_FLAG_RO,
        2,
        soc_QSTRUCT_FAPSTACKSTATUS_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_QSTRUCT_FAPSTACKSTATUS_1r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2a080019,
        SOC_REG_FLAG_RO,
        2,
        soc_QSTRUCT_FAPSTACKSTATUS_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_QSTRUCT_FAPSTACKSTATUS_2r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2a08001a,
        SOC_REG_FLAG_RO,
        2,
        soc_QSTRUCT_FAPSTACKSTATUS_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_QSTRUCT_FAPSTACKSTATUS_3r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2a08001b,
        SOC_REG_FLAG_RO,
        2,
        soc_QSTRUCT_FAPSTACKSTATUS_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_QSTRUCT_FAPSTACKSTATUS_0_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xaa001800,
        SOC_REG_FLAG_RO,
        2,
        soc_QSTRUCT_FAPSTACKSTATUS_0_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_QSTRUCT_FAPSTACKSTATUS_1_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xaa001900,
        SOC_REG_FLAG_RO,
        2,
        soc_QSTRUCT_FAPSTACKSTATUS_0_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_QSTRUCT_FAPSTACKSTATUS_2_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xaa001a00,
        SOC_REG_FLAG_RO,
        2,
        soc_QSTRUCT_FAPSTACKSTATUS_0_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_QSTRUCT_FAPSTACKSTATUS_3_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xaa001b00,
        SOC_REG_FLAG_RO,
        2,
        soc_QSTRUCT_FAPSTACKSTATUS_0_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_QSTRUCT_FAPSTACKSTATUS_BCM56270_A0r */
        soc_block_list[4],
        soc_genreg,
        2,
        0xaa000c00,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        2,
        soc_MMU_ENQ_FAPSTACKSTATUS_0_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_QSTRUCT_FAP_BITMAP_ECC_DEBUGr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2a080050,
        0,
        8,
        soc_QSTRUCT_FAP_BITMAP_ECC_DEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000055, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_QSTRUCT_FAP_BITMAP_ECC_DEBUG_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xaa002500,
        0,
        4,
        soc_QSTRUCT_FAP_BITMAP_ECC_DEBUG_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000009, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_QSTRUCT_FAP_BITMAP_ECC_DEBUG_BCM56270_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xaa002400,
        0,
        4,
        soc_QSTRUCT_FAP_BITMAP_ECC_DEBUG_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000009, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_QSTRUCT_FAP_BITMAP_ECC_DEBUG_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xaa004e00,
        0,
        8,
        soc_QSTRUCT_FAP_BITMAP_ECC_DEBUG_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000055, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_QSTRUCT_FAP_MEMDEBUGr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2a08001c,
        0,
        6,
        soc_QSTRUCT_FAP_MEMDEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_QSTRUCT_FAP_MEMDEBUG_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xaa001c00,
        0,
        2,
        soc_MMU_ENQ_FAP_MEMDEBUG_0_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_QSTRUCT_FAP_MEMDEBUG_BITMAPr */
        soc_block_list[4],
        soc_genreg,
        1,
        0xaa000e00,
        0,
        1,
        soc_PKTHDRMEMDEBUG_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_QSTRUCT_FAP_MEMDEBUG_BITMAP_BCM56270_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xaa000e00,
        0,
        1,
        soc_AGINGCTRMEMDEBUG_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_QSTRUCT_FAP_MEMDEBUG_STACKr */
        soc_block_list[4],
        soc_genreg,
        1,
        0xaa001000,
        0,
        1,
        soc_ING_VLAN_TAG_ACTION_PROFILE_DATA_DBGCTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_QSTRUCT_FAP_MEMDEBUG_STACK_BCM56270_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xaa001000,
        0,
        1,
        soc_DSCP_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_QSTRUCT_FAP_MEM_ECC_STATUSr */
        soc_block_list[4],
        soc_genreg,
        2,
        0xaa001600,
        SOC_REG_FLAG_ARRAY,
        2,
        soc_QSTRUCT_FAP_MEM_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_QSTRUCT_FAP_MEM_ECC_STATUS_0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2a08003a,
        0,
        2,
        soc_QSTRUCT_FAP_MEM_ECC_STATUS_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_QSTRUCT_FAP_MEM_ECC_STATUS_1r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2a08003b,
        0,
        2,
        soc_QSTRUCT_FAP_MEM_ECC_STATUS_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_QSTRUCT_FAP_MEM_ECC_STATUS_2r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2a08003c,
        0,
        2,
        soc_QSTRUCT_FAP_MEM_ECC_STATUS_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_QSTRUCT_FAP_MEM_ECC_STATUS_3r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2a08003d,
        0,
        2,
        soc_QSTRUCT_FAP_MEM_ECC_STATUS_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_QSTRUCT_FAP_MEM_ECC_STATUS_0_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xaa003800,
        0,
        2,
        soc_QSTRUCT_FAP_MEM_ECC_STATUS_0_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_QSTRUCT_FAP_MEM_ECC_STATUS_1_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xaa003900,
        0,
        2,
        soc_QSTRUCT_FAP_MEM_ECC_STATUS_0_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_QSTRUCT_FAP_MEM_ECC_STATUS_2_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xaa003a00,
        0,
        2,
        soc_QSTRUCT_FAP_MEM_ECC_STATUS_0_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_QSTRUCT_FAP_MEM_ECC_STATUS_3_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xaa003b00,
        0,
        2,
        soc_QSTRUCT_FAP_MEM_ECC_STATUS_0_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_QSTRUCT_FAP_MEM_ECC_STATUS_BCM56270_A0r */
        soc_block_list[4],
        soc_genreg,
        2,
        0xaa001500,
        SOC_REG_FLAG_ARRAY,
        2,
        soc_QSTRUCT_FAP_MEM_ECC_STATUS_BCM56270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_QSTRUCT_FAP_MEM_ERRORr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2a080044,
        0,
        21,
        soc_QSTRUCT_FAP_MEM_ERRORr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_QSTRUCT_FAP_MEM_ERROR_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xaa001c00,
        0,
        15,
        soc_QSTRUCT_FAP_MEM_ERROR_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_QSTRUCT_FAP_MEM_ERROR_BCM56270_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xaa001b00,
        0,
        15,
        soc_QSTRUCT_FAP_MEM_ERROR_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_QSTRUCT_FAP_MEM_ERROR_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xaa004200,
        0,
        21,
        soc_QSTRUCT_FAP_MEM_ERROR_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_QSTRUCT_FAP_MEM_ERROR_MASKr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2a080045,
        0,
        21,
        soc_QSTRUCT_FAP_MEM_ERROR_MASKr_fields,
        SOC_RESET_VAL_DEC(0x001fffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_QSTRUCT_FAP_MEM_ERROR_MASK_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xaa001d00,
        0,
        15,
        soc_QSTRUCT_FAP_MEM_ERROR_MASK_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00007fff, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_QSTRUCT_FAP_MEM_ERROR_MASK_BCM56270_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xaa001c00,
        0,
        15,
        soc_QSTRUCT_FAP_MEM_ERROR_MASK_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00007fff, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_QSTRUCT_FAP_MEM_ERROR_MASK_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xaa004300,
        0,
        21,
        soc_QSTRUCT_FAP_MEM_ERROR_MASK_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x001fffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_QSTRUCT_FAP_STACK_ECC_DEBUGr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2a08004f,
        0,
        8,
        soc_QSTRUCT_FAP_STACK_ECC_DEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000055, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_QSTRUCT_FAP_STACK_ECC_DEBUG_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xaa002400,
        0,
        4,
        soc_QSTRUCT_FAP_STACK_ECC_DEBUG_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000009, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_QSTRUCT_FAP_STACK_ECC_DEBUG_BCM56270_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xaa002300,
        0,
        4,
        soc_QSTRUCT_FAP_STACK_ECC_DEBUG_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000009, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_QSTRUCT_FAP_STACK_ECC_DEBUG_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xaa004d00,
        0,
        8,
        soc_QSTRUCT_FAP_STACK_ECC_DEBUG_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000055, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_QSTRUCT_FAP_WATERMARKr */
        soc_block_list[4],
        soc_genreg,
        2,
        0xaa002000,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_QSTRUCT_FAP_WATERMARKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_QSTRUCT_FAP_WATERMARK_BCM56270_A0r */
        soc_block_list[4],
        soc_genreg,
        2,
        0xaa001f00,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_QSTRUCT_FAP_WATERMARK_BCM56270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_QSTRUCT_INTERRUPTr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2a080046,
        0,
        4,
        soc_QSTRUCT_INTERRUPTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_QSTRUCT_INTERRUPT_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xaa001e00,
        0,
        3,
        soc_QSTRUCT_INTERRUPT_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_QSTRUCT_INTERRUPT_BCM56270_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xaa001d00,
        0,
        3,
        soc_QSTRUCT_INTERRUPT_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_QSTRUCT_INTERRUPT_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xaa004400,
        0,
        4,
        soc_QSTRUCT_INTERRUPT_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_QSTRUCT_INTERRUPT_MASKr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2a080047,
        0,
        4,
        soc_QSTRUCT_INTERRUPT_MASKr_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_QSTRUCT_INTERRUPT_MASK_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xaa001f00,
        0,
        3,
        soc_QSTRUCT_INTERRUPT_MASK_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000007, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_QSTRUCT_INTERRUPT_MASK_BCM56270_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xaa001e00,
        0,
        3,
        soc_QSTRUCT_INTERRUPT_MASK_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000007, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_QSTRUCT_INTERRUPT_MASK_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xaa004500,
        0,
        4,
        soc_QSTRUCT_INTERRUPT_MASK_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_QSTRUCT_QBLOCK_NEXT_ECC_DEBUGr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2a08004e,
        0,
        16,
        soc_QSTRUCT_QBLOCK_NEXT_ECC_DEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00005555, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_QSTRUCT_QBLOCK_NEXT_ECC_DEBUG_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xaa002300,
        0,
        2,
        soc_QSTRUCT_QBLOCK_NEXT_ECC_DEBUG_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_QSTRUCT_QBLOCK_NEXT_ECC_DEBUG_BCM56270_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xaa002200,
        0,
        2,
        soc_QSTRUCT_QBLOCK_NEXT_ECC_DEBUG_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_QSTRUCT_QBLOCK_NEXT_ECC_DEBUG_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xaa004c00,
        0,
        16,
        soc_QSTRUCT_QBLOCK_NEXT_ECC_DEBUG_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00005555, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_QSTRUCT_QBLOCK_NEXT_ERRORr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2a080042,
        0,
        16,
        soc_QSTRUCT_QBLOCK_NEXT_ERRORr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_QSTRUCT_QBLOCK_NEXT_ERROR_0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xaa001a00,
        0,
        2,
        soc_QSTRUCT_QBLOCK_NEXT_ERROR_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_QSTRUCT_QBLOCK_NEXT_ERROR_0_BCM56270_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xaa001900,
        0,
        2,
        soc_QSTRUCT_QBLOCK_NEXT_ERROR_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_QSTRUCT_QBLOCK_NEXT_ERROR_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xaa004000,
        0,
        16,
        soc_QSTRUCT_QBLOCK_NEXT_ERROR_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_QSTRUCT_QBLOCK_NEXT_ERROR_MASKr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2a080043,
        0,
        16,
        soc_QSTRUCT_QBLOCK_NEXT_ERROR_MASKr_fields,
        SOC_RESET_VAL_DEC(0x0000ffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_QSTRUCT_QBLOCK_NEXT_ERROR_MASK_0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xaa001b00,
        0,
        2,
        soc_QSTRUCT_QBLOCK_NEXT_ERROR_MASK_0r_fields,
        SOC_RESET_VAL_DEC(0x00000003, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_QSTRUCT_QBLOCK_NEXT_ERROR_MASK_0_BCM56270_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xaa001a00,
        0,
        2,
        soc_QSTRUCT_QBLOCK_NEXT_ERROR_MASK_0r_fields,
        SOC_RESET_VAL_DEC(0x00000003, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_QSTRUCT_QBLOCK_NEXT_ERROR_MASK_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xaa004100,
        0,
        16,
        soc_QSTRUCT_QBLOCK_NEXT_ERROR_MASK_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000ffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_QSTRUCT_QENTRY_ECC_DEBUGr */
        soc_block_list[4],
        soc_genreg,
        1,
        0xaa002200,
        0,
        2,
        soc_QSTRUCT_QENTRY_ECC_DEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_QSTRUCT_QENTRY_ECC_DEBUG_BCM56270_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xaa002100,
        0,
        2,
        soc_QSTRUCT_QENTRY_ECC_DEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_QSTRUCT_QENTRY_ERROR_0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xaa001800,
        0,
        2,
        soc_QSTRUCT_QBLOCK_NEXT_ERROR_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_QSTRUCT_QENTRY_ERROR_0_BCM56270_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xaa001700,
        0,
        2,
        soc_QSTRUCT_QBLOCK_NEXT_ERROR_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_QSTRUCT_QENTRY_ERROR_MASK_0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xaa001900,
        0,
        2,
        soc_QSTRUCT_QBLOCK_NEXT_ERROR_MASK_0r_fields,
        SOC_RESET_VAL_DEC(0x00000003, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_QSTRUCT_QENTRY_ERROR_MASK_0_BCM56270_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xaa001800,
        0,
        2,
        soc_QSTRUCT_QBLOCK_NEXT_ERROR_MASK_0r_fields,
        SOC_RESET_VAL_DEC(0x00000003, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_QSTRUCT_QENTRY_LOWER_ECC_DEBUGr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2a08004d,
        0,
        16,
        soc_QSTRUCT_QENTRY_LOWER_ECC_DEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00005555, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_QSTRUCT_QENTRY_LOWER_ECC_DEBUG_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xaa004b00,
        0,
        16,
        soc_QSTRUCT_QENTRY_LOWER_ECC_DEBUG_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00005555, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_QSTRUCT_QENTRY_LOWER_ERRORr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2a080040,
        0,
        16,
        soc_QSTRUCT_QBLOCK_NEXT_ERRORr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_QSTRUCT_QENTRY_LOWER_ERROR_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xaa003e00,
        0,
        16,
        soc_QSTRUCT_QBLOCK_NEXT_ERROR_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_QSTRUCT_QENTRY_LOWER_ERROR_MASKr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2a080041,
        0,
        16,
        soc_QSTRUCT_QBLOCK_NEXT_ERROR_MASKr_fields,
        SOC_RESET_VAL_DEC(0x0000ffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_QSTRUCT_QENTRY_LOWER_ERROR_MASK_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xaa003f00,
        0,
        16,
        soc_QSTRUCT_QBLOCK_NEXT_ERROR_MASK_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000ffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_QSTRUCT_QENTRY_UPPER_ECC_DEBUGr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2a08004c,
        0,
        16,
        soc_QSTRUCT_QENTRY_UPPER_ECC_DEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00005555, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_QSTRUCT_QENTRY_UPPER_ECC_DEBUG_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xaa004a00,
        0,
        16,
        soc_QSTRUCT_QENTRY_UPPER_ECC_DEBUG_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00005555, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_QSTRUCT_QENTRY_UPPER_ERRORr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2a08003e,
        0,
        16,
        soc_QSTRUCT_QBLOCK_NEXT_ERRORr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_QSTRUCT_QENTRY_UPPER_ERROR_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xaa003c00,
        0,
        16,
        soc_QSTRUCT_QBLOCK_NEXT_ERROR_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_QSTRUCT_QENTRY_UPPER_ERROR_MASKr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x2a08003f,
        0,
        16,
        soc_QSTRUCT_QBLOCK_NEXT_ERROR_MASKr_fields,
        SOC_RESET_VAL_DEC(0x0000ffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_QSTRUCT_QENTRY_UPPER_ERROR_MASK_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0xaa003d00,
        0,
        16,
        soc_QSTRUCT_QBLOCK_NEXT_ERROR_MASK_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000ffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QS_CALENDAR_TYPE_DECODEr */
        soc_block_list[23],
        soc_genreg,
        1,
        0x80011,
        0,
        1,
        soc_QS_CALENDAR_TYPE_DECODEr_fields,
        SOC_RESET_VAL_DEC(0x00040000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QS_CONFIG0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0x80003,
        0,
        7,
        soc_QS_CONFIG0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QS_CONFIG1r */
        soc_block_list[19],
        soc_genreg,
        1,
        0x80004,
        0,
        1,
        soc_QS_CONFIG1r_fields,
        SOC_RESET_VAL_DEC(0x00008000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QS_RATE_SB_DEBUGr */
        soc_block_list[31],
        soc_genreg,
        1,
        0x8000b,
        0,
        5,
        soc_CI0_TX_SB_DEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QS_TS_HI_PRI_MSKr */
        soc_block_list[23],
        soc_genreg,
        1,
        0x80012,
        0,
        1,
        soc_QS_TS_HI_PRI_MSKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QS_TX_GRANT_SB_DEBUGr */
        soc_block_list[30],
        soc_genreg,
        1,
        0x80016,
        0,
        5,
        soc_CI0_TX_SB_DEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_QUAD0_SERDES_CTRLr */
        soc_block_list[2],
        soc_genreg,
        1,
        0x80043,
        0,
        12,
        soc_QUAD0_SERDES_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_QUAD0_SERDES_STATUS0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0x80045,
        SOC_REG_FLAG_RO,
        9,
        soc_QUAD0_SERDES_STATUS0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xe0000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_QUAD0_SERDES_STATUS1r */
        soc_block_list[2],
        soc_genreg,
        1,
        0x80046,
        SOC_REG_FLAG_RO,
        3,
        soc_QUAD0_SERDES_STATUS1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffff00, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_QUAD1_SERDES_CTRLr */
        soc_block_list[2],
        soc_genreg,
        1,
        0x80044,
        0,
        12,
        soc_QUAD0_SERDES_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_QUAD1_SERDES_STATUS0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0x80047,
        SOC_REG_FLAG_RO,
        9,
        soc_QUAD0_SERDES_STATUS0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xe0000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_QUAD1_SERDES_STATUS1r */
        soc_block_list[2],
        soc_genreg,
        1,
        0x80048,
        SOC_REG_FLAG_RO,
        3,
        soc_QUAD0_SERDES_STATUS1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffff00, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_QUEUE_SRC_DEBUGr */
        soc_block_list[23],
        soc_genreg,
        1,
        0x80029,
        0,
        8,
        soc_QUEUE_SRC_DEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_Q_DEPTH_THRESH0r */
        soc_block_list[19],
        soc_genreg,
        1,
        0x8000a,
        0,
        1,
        soc_Q_DEPTH_THRESH0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_Q_DEPTH_THRESH1r */
        soc_block_list[19],
        soc_genreg,
        1,
        0x8000b,
        0,
        1,
        soc_Q_DEPTH_THRESH1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_Q_DEPTH_THRESH2r */
        soc_block_list[19],
        soc_genreg,
        1,
        0x8000c,
        0,
        1,
        soc_Q_DEPTH_THRESH2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_Q_DEPTH_THRESH3r */
        soc_block_list[19],
        soc_genreg,
        1,
        0x8000d,
        0,
        1,
        soc_Q_DEPTH_THRESH3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_Q_DEPTH_THRESH4r */
        soc_block_list[19],
        soc_genreg,
        1,
        0x8000e,
        0,
        1,
        soc_Q_DEPTH_THRESH4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_Q_DEPTH_THRESH5r */
        soc_block_list[19],
        soc_genreg,
        1,
        0x8000f,
        0,
        1,
        soc_Q_DEPTH_THRESH5r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_Q_DEPTH_THRESH6r */
        soc_block_list[19],
        soc_genreg,
        1,
        0x80010,
        0,
        1,
        soc_Q_DEPTH_THRESH6r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_Q_DEPTH_THRESH7r */
        soc_block_list[19],
        soc_genreg,
        1,
        0x80011,
        0,
        1,
        soc_Q_DEPTH_THRESH7r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_Q_DEPTH_THRESH8r */
        soc_block_list[19],
        soc_genreg,
        1,
        0x80012,
        0,
        1,
        soc_Q_DEPTH_THRESH8r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_Q_DEPTH_THRESH9r */
        soc_block_list[19],
        soc_genreg,
        1,
        0x80013,
        0,
        1,
        soc_Q_DEPTH_THRESH9r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_Q_DEPTH_THRESH10r */
        soc_block_list[19],
        soc_genreg,
        1,
        0x80014,
        0,
        1,
        soc_Q_DEPTH_THRESH10r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_Q_DEPTH_THRESH11r */
        soc_block_list[19],
        soc_genreg,
        1,
        0x80015,
        0,
        1,
        soc_Q_DEPTH_THRESH11r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_Q_DEPTH_THRESH12r */
        soc_block_list[19],
        soc_genreg,
        1,
        0x80016,
        0,
        1,
        soc_Q_DEPTH_THRESH12r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_Q_DEPTH_THRESH13r */
        soc_block_list[19],
        soc_genreg,
        1,
        0x80017,
        0,
        1,
        soc_Q_DEPTH_THRESH13r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_Q_DEPTH_THRESH14r */
        soc_block_list[19],
        soc_genreg,
        1,
        0x80018,
        0,
        1,
        soc_Q_DEPTH_THRESH14r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_Q_DEPTH_THRESH15r */
        soc_block_list[19],
        soc_genreg,
        1,
        0x80019,
        0,
        1,
        soc_Q_DEPTH_THRESH15r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_Q_SCHED_CPU_L0_NODE_CONFIGr */
        soc_block_list[161],
        soc_genreg,
        1,
        0x36001a00,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        3,
        soc_Q_SCHED_CPU_L0_NODE_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_Q_SCHED_CPU_L0_NODE_CONFIG_BCM56970_A0r */
        soc_block_list[161],
        soc_genreg,
        1,
        0x12001a00,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        3,
        soc_Q_SCHED_CPU_L0_NODE_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_Q_SCHED_CPU_L1_MC_QUEUE_CONFIGr */
        soc_block_list[161],
        soc_genreg,
        1,
        0x36001c00,
        SOC_REG_FLAG_64_BITS |
                          (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_Q_SCHED_CPU_L1_MC_QUEUE_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_Q_SCHED_CPU_L1_MC_QUEUE_CONFIG_BCM56970_A0r */
        soc_block_list[161],
        soc_genreg,
        1,
        0x12001c00,
        SOC_REG_FLAG_64_BITS |
                          (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_Q_SCHED_CPU_L1_MC_QUEUE_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_Q_SCHED_CPU_L1_MC_QUEUE_L0_MAPPINGr */
        soc_block_list[161],
        soc_genreg,
        48,
        0x36001d00,
        SOC_REG_FLAG_ARRAY |
                          (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_Q_SCHED_CPU_L1_MC_QUEUE_L0_MAPPINGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_Q_SCHED_CPU_L1_MC_QUEUE_L0_MAPPING_BCM56970_A0r */
        soc_block_list[161],
        soc_genreg,
        48,
        0x12001d00,
        SOC_REG_FLAG_ARRAY |
                          (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_Q_SCHED_CPU_L1_MC_QUEUE_L0_MAPPINGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_Q_SCHED_CPU_L1_MC_QUEUE_MASKr */
        soc_block_list[161],
        soc_genreg,
        1,
        0x36001b00,
        SOC_REG_FLAG_64_BITS |
                          (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_Q_SCHED_CPU_L1_MC_QUEUE_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_Q_SCHED_CPU_L1_MC_QUEUE_MASK_BCM56970_A0r */
        soc_block_list[161],
        soc_genreg,
        1,
        0x12001b00,
        SOC_REG_FLAG_64_BITS |
                          (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_Q_SCHED_CPU_L1_MC_QUEUE_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_Q_SCHED_CPU_PORT_CONFIGr */
        soc_block_list[161],
        soc_genreg,
        1,
        0x36001900,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        2,
        soc_Q_SCHED_CPU_PORT_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_Q_SCHED_CPU_PORT_CONFIG_BCM56970_A0r */
        soc_block_list[161],
        soc_genreg,
        1,
        0x12001900,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        2,
        soc_Q_SCHED_CPU_PORT_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_Q_SCHED_DD_CHIP_CONFIG1r */
        soc_block_list[161],
        soc_genreg,
        1,
        0x36000400,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        5,
        soc_Q_SCHED_DD_CHIP_CONFIG1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_Q_SCHED_DD_CHIP_CONFIG2r */
        soc_block_list[161],
        soc_genreg,
        1,
        0x36000500,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_Q_SCHED_DD_CHIP_CONFIG2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_Q_SCHED_DD_CHIP_CONFIG1_BCM56970_A0r */
        soc_block_list[161],
        soc_genreg,
        1,
        0x12000400,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        5,
        soc_Q_SCHED_DD_CHIP_CONFIG1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_Q_SCHED_DD_CHIP_CONFIG2_BCM56970_A0r */
        soc_block_list[161],
        soc_genreg,
        1,
        0x12000500,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_Q_SCHED_DD_CHIP_CONFIG2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_Q_SCHED_DD_PORT_CONFIGr */
        soc_block_list[161],
        soc_portreg,
        1,
        0x34800e00,
        (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_Q_SCHED_DD_PORT_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        82,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_Q_SCHED_DD_PORT_CONFIG_BCM56970_A0r */
        soc_block_list[161],
        soc_portreg,
        1,
        0x10800e00,
        (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_Q_SCHED_DD_PORT_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        82,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_Q_SCHED_DD_TIMER_Ar */
        soc_block_list[161],
        soc_portreg,
        1,
        0x34800800,
        (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_Q_SCHED_DD_TIMER_Ar_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        82,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_Q_SCHED_DD_TIMER_A_BCM56970_A0r */
        soc_block_list[161],
        soc_portreg,
        1,
        0x10800800,
        (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_Q_SCHED_DD_TIMER_Ar_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        82,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_Q_SCHED_DD_TIMER_Br */
        soc_block_list[161],
        soc_portreg,
        1,
        0x34800900,
        (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_Q_SCHED_DD_TIMER_Ar_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        82,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_Q_SCHED_DD_TIMER_B_BCM56970_A0r */
        soc_block_list[161],
        soc_portreg,
        1,
        0x10800900,
        (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_Q_SCHED_DD_TIMER_Ar_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        82,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_Q_SCHED_DD_TIMER_ENABLE_Ar */
        soc_block_list[161],
        soc_pipereg,
        1,
        0x35800600,
        SOC_REG_FLAG_64_BITS |
                          (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_Q_SCHED_DD_TIMER_ENABLE_Ar_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000003)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_Q_SCHED_DD_TIMER_ENABLE_A_BCM56970_A0r */
        soc_block_list[161],
        soc_pipereg,
        1,
        0x11800600,
        SOC_REG_FLAG_64_BITS |
                          (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_Q_SCHED_DD_TIMER_ENABLE_Ar_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000003)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_Q_SCHED_DD_TIMER_ENABLE_Br */
        soc_block_list[161],
        soc_pipereg,
        1,
        0x35800700,
        SOC_REG_FLAG_64_BITS |
                          (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_Q_SCHED_DD_TIMER_ENABLE_Ar_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000003)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_Q_SCHED_DD_TIMER_ENABLE_B_BCM56970_A0r */
        soc_block_list[161],
        soc_pipereg,
        1,
        0x11800700,
        SOC_REG_FLAG_64_BITS |
                          (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_Q_SCHED_DD_TIMER_ENABLE_Ar_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000003)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_Q_SCHED_DD_TIMER_STATUS_Ar */
        soc_block_list[161],
        soc_pipereg,
        1,
        0x35800a00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO |
                          (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_Q_SCHED_DD_TIMER_STATUS_Ar_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000003)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_Q_SCHED_DD_TIMER_STATUS_A_BCM56970_A0r */
        soc_block_list[161],
        soc_pipereg,
        1,
        0x11800a00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO |
                          (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_Q_SCHED_DD_TIMER_STATUS_Ar_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000003)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_Q_SCHED_DD_TIMER_STATUS_A_MASKr */
        soc_block_list[161],
        soc_pipereg,
        1,
        0x35800c00,
        SOC_REG_FLAG_64_BITS |
                          (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_Q_SCHED_DD_TIMER_STATUS_A_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000003)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_Q_SCHED_DD_TIMER_STATUS_A_MASK_BCM56970_A0r */
        soc_block_list[161],
        soc_pipereg,
        1,
        0x11800c00,
        SOC_REG_FLAG_64_BITS |
                          (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_Q_SCHED_DD_TIMER_STATUS_A_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000003)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_Q_SCHED_DD_TIMER_STATUS_Br */
        soc_block_list[161],
        soc_pipereg,
        1,
        0x35800b00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO |
                          (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_Q_SCHED_DD_TIMER_STATUS_Ar_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000003)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_Q_SCHED_DD_TIMER_STATUS_B_BCM56970_A0r */
        soc_block_list[161],
        soc_pipereg,
        1,
        0x11800b00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO |
                          (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_Q_SCHED_DD_TIMER_STATUS_Ar_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000003)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_Q_SCHED_DD_TIMER_STATUS_B_MASKr */
        soc_block_list[161],
        soc_pipereg,
        1,
        0x35800d00,
        SOC_REG_FLAG_64_BITS |
                          (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_Q_SCHED_DD_TIMER_STATUS_A_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000003)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_Q_SCHED_DD_TIMER_STATUS_B_MASK_BCM56970_A0r */
        soc_block_list[161],
        soc_pipereg,
        1,
        0x11800d00,
        SOC_REG_FLAG_64_BITS |
                          (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_Q_SCHED_DD_TIMER_STATUS_A_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000003)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_Q_SCHED_DEBUG_FORCE_CPU_COSMASKr */
        soc_block_list[161],
        soc_genreg,
        1,
        0x36000f00,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_Q_SCHED_DEBUG_FORCE_CPU_COSMASKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_Q_SCHED_DEBUG_FORCE_CPU_COSMASK_BCM56970_A0r */
        soc_block_list[161],
        soc_genreg,
        1,
        0x12000f00,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_Q_SCHED_DEBUG_FORCE_CPU_COSMASKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_Q_SCHED_ENABLE_ECCP_MEMr */
        soc_block_list[161],
        soc_pipereg,
        1,
        0x35801400,
        (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        9,
        soc_Q_SCHED_ENABLE_ECCP_MEMr_fields,
        SOC_RESET_VAL_DEC(0x000000ff, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_Q_SCHED_ENABLE_ECCP_MEM_BCM56970_A0r */
        soc_block_list[161],
        soc_pipereg,
        1,
        0x11801400,
        (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        9,
        soc_Q_SCHED_ENABLE_ECCP_MEMr_fields,
        SOC_RESET_VAL_DEC(0x000000ff, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_Q_SCHED_EN_COR_ERR_RPTr */
        soc_block_list[161],
        soc_pipereg,
        1,
        0x35801300,
        (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        9,
        soc_Q_SCHED_EN_COR_ERR_RPTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_Q_SCHED_EN_COR_ERR_RPT_BCM56970_A0r */
        soc_block_list[161],
        soc_pipereg,
        1,
        0x11801300,
        (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        9,
        soc_Q_SCHED_EN_COR_ERR_RPTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_Q_SCHED_L0_MEMORY_TMr */
        soc_block_list[161],
        soc_pipereg,
        1,
        0x35801000,
        (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        10,
        soc_Q_SCHED_L0_MEMORY_TMr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_Q_SCHED_L0_MEMORY_TM_BCM56970_A0r */
        soc_block_list[161],
        soc_pipereg,
        1,
        0x11801000,
        (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        10,
        soc_Q_SCHED_L0_MEMORY_TMr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_Q_SCHED_L0_NODE_CONFIGr */
        soc_block_list[161],
        soc_portreg,
        1,
        0x34801600,
        (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        3,
        soc_Q_SCHED_CPU_L0_NODE_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        82,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_Q_SCHED_L0_NODE_CONFIG_BCM56970_A0r */
        soc_block_list[161],
        soc_portreg,
        1,
        0x10801600,
        (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        3,
        soc_Q_SCHED_CPU_L0_NODE_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        82,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_Q_SCHED_L1_MC_QUEUE_CONFIGr */
        soc_block_list[161],
        soc_portreg,
        1,
        0x34801800,
        (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        2,
        soc_Q_SCHED_L1_MC_QUEUE_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        82,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_Q_SCHED_L1_MC_QUEUE_CONFIG_BCM56970_A0r */
        soc_block_list[161],
        soc_portreg,
        1,
        0x10801800,
        (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        2,
        soc_Q_SCHED_L1_MC_QUEUE_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        82,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_Q_SCHED_L1_MEMORY_TMr */
        soc_block_list[161],
        soc_pipereg,
        1,
        0x35801100,
        (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        11,
        soc_Q_SCHED_L1_MEMORY_TMr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_Q_SCHED_L1_MEMORY_TM_BCM56970_A0r */
        soc_block_list[161],
        soc_pipereg,
        1,
        0x11801100,
        (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        11,
        soc_Q_SCHED_L1_MEMORY_TMr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_Q_SCHED_L1_UC_QUEUE_CONFIGr */
        soc_block_list[161],
        soc_portreg,
        1,
        0x34801700,
        (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        2,
        soc_Q_SCHED_L1_MC_QUEUE_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        82,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_Q_SCHED_L1_UC_QUEUE_CONFIG_BCM56970_A0r */
        soc_block_list[161],
        soc_portreg,
        1,
        0x10801700,
        (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        2,
        soc_Q_SCHED_L1_MC_QUEUE_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        82,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_Q_SCHED_L2_MEMORY_TMr */
        soc_block_list[161],
        soc_pipereg,
        1,
        0x35801200,
        (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        10,
        soc_Q_SCHED_L2_MEMORY_TMr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_Q_SCHED_L2_MEMORY_TM_BCM56970_A0r */
        soc_block_list[161],
        soc_pipereg,
        1,
        0x11801200,
        (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        10,
        soc_Q_SCHED_L2_MEMORY_TMr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_Q_SCHED_PORT_CONFIGr */
        soc_block_list[161],
        soc_portreg,
        1,
        0x34801500,
        (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_Q_SCHED_PORT_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        82,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_Q_SCHED_PORT_CONFIG_BCM56970_A0r */
        soc_block_list[161],
        soc_portreg,
        1,
        0x10801500,
        (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_Q_SCHED_PORT_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        82,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_Q_SCHED_PORT_EMPTY_STATUSr */
        soc_block_list[161],
        soc_pipereg,
        1,
        0x35800200,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO |
                          (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_Q_SCHED_PORT_EMPTY_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000003)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_Q_SCHED_PORT_EMPTY_STATUS_BCM56970_A0r */
        soc_block_list[161],
        soc_pipereg,
        1,
        0x11800200,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO |
                          (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_Q_SCHED_PORT_EMPTY_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000003)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_Q_SCHED_PORT_FLUSHr */
        soc_block_list[161],
        soc_pipereg,
        1,
        0x35800100,
        SOC_REG_FLAG_64_BITS |
                          (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_Q_SCHED_PORT_FLUSHr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000003)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_Q_SCHED_PORT_FLUSH_BCM56970_A0r */
        soc_block_list[161],
        soc_pipereg,
        1,
        0x11800100,
        SOC_REG_FLAG_64_BITS |
                          (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_Q_SCHED_PORT_FLUSHr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000003)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_Q_SCHED_RQE_SNAPSHOTr */
        soc_block_list[161],
        soc_pipereg,
        1,
        0x35800300,
        (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        2,
        soc_Q_SCHED_RQE_SNAPSHOTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_Q_SCHED_RQE_SNAPSHOT_BCM56970_A0r */
        soc_block_list[161],
        soc_pipereg,
        1,
        0x11800300,
        (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        2,
        soc_Q_SCHED_RQE_SNAPSHOTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_Q_SCHED_SPECIAL_CONFIGr */
        soc_block_list[161],
        soc_pipereg,
        1,
        0x35800000,
        (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        6,
        soc_Q_SCHED_SPECIAL_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_Q_SCHED_SPECIAL_CONFIG_BCM56970_A0r */
        soc_block_list[161],
        soc_pipereg,
        1,
        0x11800000,
        (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        6,
        soc_Q_SCHED_SPECIAL_CONFIG_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

