#lang rosette/safe

(require rosette/lib/match "../lib/bv.rkt" "lang-base.rkt")

(provide (except-out (all-defined-out) define-load-syntax define-store-syntax))

(current-bitwidth mspx-bits)

; instruction set representation

; operands
(struct op () #:transparent)
(struct reg op (r) #:transparent)
(struct imm op (i) #:transparent)
(struct abs op (addr) #:transparent)
(struct idx op (r i) #:transparent)

; executable instructions
(struct instruction () #:transparent)
(struct fmt1 instruction (op1 op2) #:transparent)
(struct fmt2 instruction (op1) #:transparent)

; definitions of instructions
(define-instruction
  [mov.w fmt1] [mov.b fmt1]
  [add.w fmt1] [add.b fmt1]
  ; no addc
  [sub.w fmt1] [sub.b fmt1]
  ; no subc
  [cmp.w fmt1] [cmp.b fmt1]
  ; no dadd
  [bit.w fmt1] [bit.b fmt1]
  [bic.w fmt1] [bic.b fmt1]
  [bis.w fmt1] [bis.b fmt1]
  [xor.w fmt1] [xor.b fmt1]
  [and.w fmt1] [and.b fmt1]
  
  [push.w fmt2] [push.b fmt2]
  [pop.w fmt2] [pop.b fmt2] ; normally emulated, explicit due to lack of ai mode
  ; no rrc
  [rra.w fmt2] [rra.b fmt2]
  [swpb fmt2]
  [sxt fmt2]
  ; no call
  ; no reti

  ; jumps are a different kind of structure
  )

; manage control flow with a structures that represent basic blocks
; we can't model call, because return blocks have many successors
(struct bblock () #:transparent)
(struct halt bblock (instrs) #:transparent)
(struct jump bblock (instrs
                     branch-condition
                     [taken-block #:mutable]
                     [untaken-block #:mutable]) #:transparent)

; representation of branch conditions
(struct br () #:transparent)

; representation of jump instructions
(define-instruction
  [jz br] [jnz br] [jc br] [jnc br] [jn br] [jge br] [jl br] [jmp br])

; representation of complete state
(struct state (entry-block r m running) #:transparent)

; addressing mode matches as macros

; master load macro
(define-syntax (define-load-syntax stx)
  (syntax-case stx ()
    [(_ [id register-refx memory-refx truncx])
     #'(begin (define-syntax-rule (id op registers memory)
                (match op
                  [(reg r)    (register-refx registers r)]
                  [(imm i)    (truncx i)]
                  [(abs addr) (memory-refx memory addr)]
                  [(idx r i)  (memory-refx memory (bvadd (register-ref registers r) i))])))]
    [(_ [id register-refx memory-refx truncx] more ...)
     #'(begin
         (define-load-syntax [id register-refx memory-refx truncx])
         (define-load-syntax more ...))]))

; define 16-bit and 8-bit load macros
(define-load-syntax
  [load16 register-ref16 memory-ref16 trunc16]
  [load8 register-ref8 memory-ref8 trunc8])

; master store macro
(define-syntax (define-store-syntax stx)
  (syntax-case stx ()
    [(_ [id register-setx! memory-setx!])
     #'(begin (define-syntax-rule (id x op registers memory)
                (match op
                  [(reg r)    (register-setx! registers r x)]
                  [(abs addr) (memory-setx! memory addr x)]
                  [(idx r i)  (memory-setx! memory (bvadd (register-ref registers r) i) x)])))]
    [(_ [id register-setx! memory-setx!] more ...)
     #'(begin
         (define-store-syntax [id register-setx! memory-setx!])
         (define-store-syntax more ...))]))

; define 16-bit and 8-bit store macros
(define-store-syntax
  [store16 register-set16! memory-set16!]
  [store8 register-set8! memory-set8!])

(define SP 0)
(define SR 1)

; interpreter step function
; this macro expands into a huge mess which inlines the entire logic of the step function
(define (step instr r m)
  (match instr
    [(mov.w src dst) (store16 (load16 src r m) dst r m)]
    [(mov.b src dst) (store8 (load8 src r m) dst r m)]
    [(add.w src dst) (store16 (bvadd (load16 src r m) (load16 dst r m)) dst r m)]
    [(add.b src dst) (store8 (bvadd (load8 src r m) (load8 dst r m)) dst r m)]
    [(sub.w src dst) (store16 (bvsub (load16 dst r m) (load16 src r m)) dst r m)]
    [(sub.b src dst) (store8 (bvsub (load8 dst r m) (load8 src r m)) dst r m)]
    ; r1 is the status register. for simplicity, only bit and cmp affect it indirectly
    ; extraction for comparison ends up being kind of nasty...
    [(cmp.w src dst) (let ([srcval (load16 src r m)]
                           [dstval (load16 dst r m)])
                       (let ([x (bvsub dstval srcval)])
                         (let ([src16 (mspx->word srcval)]
                               [dst16 (mspx->word dstval)]
                               [x16 (mspx->word x)])
                           (let ([c (if (bveq (bvand (mspx-bv 65536) x) (mspx-bv 65536)) (mspx-bv 1) (mspx-bv 0))]
                                 [z (if (bveq x (mspx-bv 0)) (mspx-bv 2) (mspx-bv 0))]
                                 [n (if (bvsgt src16 dst16) (mspx-bv 4) (mspx-bv 0))]
                                 [v (if (or (and (bvslt src16 (word 0)) (bvsge dst16 (word 0)) (bvslt x16 (word 0)))
                                            (and (bvsge src16 (word 0)) (bvslt dst16 (word 0)) (bvsge x16 (word 0))))
                                        (mspx-bv 256) (mspx-bv 0))])
                         (register-set! r SR (bvor c z n v))))))]
    [(cmp.b src dst) (let ([srcval (load8 src r m)]
                           [dstval (load8 dst r m)])
                       (let ([x (bvsub dstval srcval)])
                         (let ([src8 (mspx->byte srcval)]
                               [dst8 (mspx->byte dstval)]
                               [x8 (mspx->byte x)])
                           (let ([c (if (bveq (bvand (mspx-bv 256) x) (mspx-bv 256)) (mspx-bv 1) (mspx-bv 0))]
                                 [z (if (bveq x (mspx-bv 0)) (mspx-bv 2) (mspx-bv 0))]
                                 [n (if (bvsgt src8 dst8) (mspx-bv 4) (mspx-bv 0))]
                                 [v (if (or (and (bvslt src8 (byte 0)) (bvsge dst8 (byte 0)) (bvslt x8 (byte 0)))
                                            (and (bvsge src8 (byte 0)) (bvslt dst8 (byte 0)) (bvsge x8 (byte 0))))
                                        (mspx-bv 256) (mspx-bv 0))])
                         (register-set! r SR (bvor c z n v))))))]
    [(bit.w src dst) (let ([x (bvand (load16 src r m) (load16 dst r m))])
                       (let ([c (if (bveq x (mspx-bv 0)) (mspx-bv 0) (mspx-bv 1))]
                             [z (if (bveq x (mspx-bv 0)) (mspx-bv 2) (mspx-bv 0))]
                             [n (if (bveq (bvand (mspx-bv 32768) x) (mspx-bv 32768)) (mspx-bv 4) (mspx-bv 0))])
                         (register-set! r SR (bvor c z n))))]
    [(bit.b src dst) (let ([x (bvand (load8 src r m) (load8 dst r m))])
                       (let ([c (if (bveq x (mspx-bv 0)) (mspx-bv 0) (mspx-bv 1))]
                             [z (if (bveq x (mspx-bv 0)) (mspx-bv 2) (mspx-bv 0))]
                             [n (if (bveq (bvand (mspx-bv 128) x) (mspx-bv 128)) (mspx-bv 4) (mspx-bv 0))])
                         (register-set! r SR (bvor c z n))))]
    [(bic.w src dst) (store16 (bvand (bvnot (load16 src r m)) (load16 dst r m)) dst r m)]
    [(bic.b src dst) (store8 (bvand (bvnot (load8 src r m)) (load8 dst r m)) dst r m)]
    [(bis.w src dst) (store16 (bvor (load16 src r m) (load16 dst r m)) dst r m)]
    [(bis.b src dst) (store8 (bvor (load8 src r m) (load8 dst r m)) dst r m)]
    [(xor.w src dst) (store16 (bvxor (load16 src r m) (load16 dst r m)) dst r m)]
    [(xor.b src dst) (store8 (bvxor (load8 src r m) (load8 dst r m)) dst r m)]
    [(and.w src dst) (store16 (bvand (load16 src r m) (load16 dst r m)) dst r m)]
    [(and.b src dst) (store8 (bvand (load8 src r m) (load8 dst r m)) dst r m)]

    ; mask off the first bit of SP, push / pop only deal with even SP addresses
    [(push.w src) (let ([sp (bvsub (mask1 (register-ref r SP)) (mspx-bv 2))])
                    (memory-set16! m sp (load16 src r m))
                    (register-set! r SP sp))]
    [(push.b src) (let ([sp (bvsub (mask1 (register-ref r SP)) (mspx-bv 2))])
                    (memory-set8! m sp (load8 src r m))
                    (register-set! r SP sp))]
    [(pop.w dst) (let ([sp (mask1 (register-ref r SP))])
                    (store16 (memory-ref16 m sp) dst r m)
                    (register-set! r SP (bvadd sp (mspx-bv 2))))]
    [(pop.b dst) (let ([sp (mask1 (register-ref r SP))])
                    (store8 (memory-ref8 m sp) dst r m)
                    (register-set! r SP (bvadd sp (mspx-bv 2))))]

    ; effect on carry is not modeled (yet?)
    [(rra.w dst) (let ([srcval (load16 dst r m)])
                   (store16 (bvor (sign16 srcval) (bvlshr srcval 1)) dst r m))]
    [(rra.b dst) (let ([srcval (load8 dst r m)])
                   (store8 (bvor (sign8 srcval) (bvlshr srcval 1)) dst r m))]

    [(swpb dst) (let ([srcval (load16 dst r m)])
                  (store16 (bvor (high8->low srcval) (low8->high srcval)) dst r m))]

    ; does not set 4 high bits in register mode (yet?)
    [(sxt dst) (let* ([srcval (load16 dst r m)]
                      [dstval (if (bveq (sign8 srcval) (mspx-bv 0))
                                  (trunc8 srcval)
                                  ; macro for this constant?
                                  (bvor srcval (mspx-bv #x0ff00)))])
                 (store16 dstval dst r m))]))

(define (stepn s n)
  (if (> n 0)
    (match s
      [(state block r m running)
       (match block
         [(halt instrs)
          (match instrs
            [(cons instr rest)
             (step instr r m)
             (stepn (state (halt rest) r m running) (- n 1))]
            ['()
             (set-box! running #f)
             s])]
         [(jump instrs branch-condition taken-block untaken-block)
          (match instrs
            [(cons instr rest)
             (step instr r m)
             (stepn (state (jump rest branch-condition taken-block untaken-block) r m running) (- n 1))]
            ['()
             (match branch-condition
               [(jz) (stepn (state (if (bveq (bvand (register-ref r 1) (mspx-bv 2)) (mspx-bv 2))
                                       taken-block
                                       untaken-block)
                                   r m running)
                            (- n 1))]
               [(jnz) (stepn (state (if (bveq (bvand (register-ref r 1) (mspx-bv 2)) (mspx-bv 2))
                                       untaken-block
                                       taken-block)
                                   r m running)
                            (- n 1))]
               [(jmp) (stepn (state taken-block r m running)
                             (- n 1))])])])])
    s))
